
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.087535                       # Number of seconds simulated
sim_ticks                                 87534926000                       # Number of ticks simulated
final_tick                                87534926000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 230386                       # Simulator instruction rate (inst/s)
host_op_rate                                   253015                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               26082175                       # Simulator tick rate (ticks/s)
host_mem_usage                                 725648                       # Number of bytes of host memory used
host_seconds                                  3356.12                       # Real time elapsed on the host
sim_insts                                   773204561                       # Number of instructions simulated
sim_ops                                     849148202                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu0.inst           210624                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data           146304                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst            68736                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data            70592                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst            64576                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data            63808                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.inst            38016                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.data            53568                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.inst           101248                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.data            77568                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu5.inst            74816                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu5.data            66176                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu6.inst            50880                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu6.data            53824                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu7.inst           122240                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu7.data            53696                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1316672                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst       210624                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst        68736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst        64576                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu3.inst        38016                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu4.inst       101248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu5.inst        74816                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu6.inst        50880                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu7.inst       122240                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total          731136                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       321344                       # Number of bytes written to this memory
system.physmem.bytes_written::total            321344                       # Number of bytes written to this memory
system.physmem.num_reads::cpu0.inst              3291                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data              2286                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst              1074                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data              1103                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst              1009                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data               997                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.inst               594                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.data               837                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.inst              1582                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.data              1212                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu5.inst              1169                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu5.data              1034                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu6.inst               795                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu6.data               841                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu7.inst              1910                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu7.data               839                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 20573                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5021                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5021                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.inst             2406171                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data             1671379                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst              785241                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data              806444                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst              737717                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data              728943                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.inst              434295                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.data              611961                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.inst             1156658                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.data              886138                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu5.inst              854699                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu5.data              755995                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu6.inst              581254                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu6.data              614886                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu7.inst             1396471                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu7.data              613424                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                15041676                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst        2406171                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst         785241                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst         737717                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu3.inst         434295                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu4.inst        1156658                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu5.inst         854699                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu6.inst         581254                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu7.inst        1396471                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            8352506                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           3671038                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                3671038                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           3671038                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst            2406171                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data            1671379                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst             785241                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data             806444                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst             737717                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data             728943                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.inst             434295                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.data             611961                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.inst            1156658                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.data             886138                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu5.inst             854699                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu5.data             755995                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu6.inst             581254                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu6.data             614886                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu7.inst            1396471                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu7.data             613424                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               18712714                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups               18456662                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         11296627                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect           435973                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups            10048382                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                8693412                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.515541                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                2304810                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect             40471                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups         567470                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits            562717                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses            4753                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted         9523                       # Number of mispredicted indirect branches.
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls              254283                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON    87534926000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                        87534927                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles          18634970                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                     103600041                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   18456662                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches          11560939                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     68364759                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                 879557                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          371                       # Number of stall cycles due to pending traps
system.cpu0.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                 14370779                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                78134                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          87439897                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.339748                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.878676                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                23947677     27.39%     27.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                 9837028     11.25%     38.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                53655192     61.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            87439897                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.210849                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.183528                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                16323966                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles             11572650                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 47263239                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles             11873297                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                406745                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved             4932905                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                33306                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts             114678086                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                57464                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                406745                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                18906977                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                1350710                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles        580020                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 56520079                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              9675366                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts             114058646                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents               7370179                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                 52893                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  3169                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands          143171204                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            526942954                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       145704659                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps            123901899                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                19269305                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts             20718                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts          9344                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                 10373434                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            14704675                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            9321497                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          4391587                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1676402                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                 112846076                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded              18161                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                102298793                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued          1461374                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined       12396253                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined     50066442                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved           937                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     87439897                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.169933                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.549320                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            7025677      8.03%      8.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           58529647     66.94%     74.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           21884573     25.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       87439897                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               61162423     94.15%     94.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     94.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     94.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     94.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     94.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     94.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     94.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     94.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     94.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     94.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     94.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     94.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     94.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     94.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     94.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     94.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     94.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     94.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     94.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     94.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     94.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     94.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     94.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     94.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     94.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     94.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     94.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     94.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     94.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     94.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2443561      3.76%     97.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite              1354673      2.09%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             78741388     76.97%     76.97% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              523587      0.51%     77.48% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     77.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     77.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     77.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     77.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     77.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     77.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     77.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     77.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     77.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     77.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     77.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     77.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     77.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     77.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     77.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     77.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     77.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     77.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     77.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc         11308      0.01%     77.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     77.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.49% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            14210245     13.89%     91.39% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            8812249      8.61%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             102298793                       # Type of FU issued
system.cpu0.iq.rate                          1.168663                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                   64960657                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.635009                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         358459482                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes        125262235                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses    101923132                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses             167259434                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads         1895593                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads      1128206                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses          351                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation         1788                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores       663263                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads       149746                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked         1120                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                406745                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                1324063                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                20939                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts          112864285                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts            82340                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             14704675                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             9321497                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts              9216                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                   211                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  970                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents          1788                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect        217186                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect       209566                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              426752                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts            102158706                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             14162661                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           140087                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           48                       # number of nop insts executed
system.cpu0.iew.exec_refs                    22948380                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                15925762                       # Number of branches executed
system.cpu0.iew.exec_stores                   8785719                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.167062                       # Inst execution rate
system.cpu0.iew.wb_sent                     101949181                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                    101923148                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 73511634                       # num instructions producing a value
system.cpu0.iew.wb_consumers                169752303                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      1.164371                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.433052                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts       12396366                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls          17224                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           402940                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     85717959                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.172076                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.034677                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     11267730     13.15%     13.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     61104262     71.29%     84.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      8038279      9.38%     93.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2451470      2.86%     96.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1038259      1.21%     97.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       272356      0.32%     98.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       532553      0.62%     98.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       881780      1.03%     99.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       131270      0.15%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     85717959                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            88898875                       # Number of instructions committed
system.cpu0.commit.committedOps             100467984                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      22234703                       # Number of memory references committed
system.cpu0.commit.loads                     13576469                       # Number of loads committed
system.cpu0.commit.membars                       8830                       # Number of memory barriers committed
system.cpu0.commit.branches                  15777839                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 90841210                       # Number of committed integer instructions.
system.cpu0.commit.function_calls             2565221                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        77716825     77.35%     77.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         505148      0.50%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc        11308      0.01%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       13576469     13.51%     91.38% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       8658218      8.62%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        100467984                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               131270                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                   198422225                       # The number of ROB reads
system.cpu0.rob.rob_writes                  227451104                       # The number of ROB writes
system.cpu0.timesIdled                           4967                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          95030                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                   88898875                       # Number of Instructions Simulated
system.cpu0.committedOps                    100467984                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.984657                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.984657                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.015582                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.015582                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads               120026509                       # number of integer regfile reads
system.cpu0.int_regfile_writes               70889662                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1136                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                351517898                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                53103757                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               22787185                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 14756                       # number of misc regfile writes
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements             9118                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          228.985960                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           20150931                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             9372                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs          2150.120679                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle      11922778500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   228.985960                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.894476                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.894476                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          254                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           63                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           55                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         80719114                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        80719114                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data     11650583                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11650583                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      8485945                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       8485945                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         5948                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5948                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         4110                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4110                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     20136528                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        20136528                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     20136528                       # number of overall hits
system.cpu0.dcache.overall_hits::total       20136528                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data         9729                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9729                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        17124                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        17124                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          494                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          494                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data         1765                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1765                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        26853                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         26853                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        26853                       # number of overall misses
system.cpu0.dcache.overall_misses::total        26853                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    225451000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    225451000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    366732760                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    366732760                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data      4801000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      4801000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data     17276000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     17276000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data       554000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       554000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    592183760                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    592183760                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    592183760                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    592183760                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     11660312                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11660312                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      8503069                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      8503069                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         6442                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         6442                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         5875                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5875                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     20163381                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     20163381                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     20163381                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     20163381                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.000834                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000834                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.002014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.002014                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.076684                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.076684                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.300426                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.300426                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.001332                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.001332                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.001332                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.001332                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 23173.090760                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23173.090760                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 21416.302266                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 21416.302266                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data  9718.623482                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9718.623482                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  9788.101983                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9788.101983                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 22052.797080                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 22052.797080                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 22052.797080                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 22052.797080                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         4939                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              891                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     5.543210                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks         7209                       # number of writebacks
system.cpu0.dcache.writebacks::total             7209                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data         3657                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         3657                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         5463                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         5463                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data          142                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          142                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         9120                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         9120                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         9120                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         9120                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         6072                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         6072                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        11661                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        11661                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          352                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          352                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data         1765                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1765                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        17733                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        17733                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        17733                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        17733                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data    105474000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    105474000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    187786386                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    187786386                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data      2579000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2579000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data     13828500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     13828500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data       461500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       461500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    293260386                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    293260386                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    293260386                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    293260386                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000521                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000521                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.001371                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.001371                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.054641                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.054641                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.300426                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.300426                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000879                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000879                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000879                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000879                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 17370.553360                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17370.553360                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 16103.797787                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 16103.797787                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data  7326.704545                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7326.704545                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  7834.844193                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7834.844193                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 16537.550668                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16537.550668                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 16537.550668                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16537.550668                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements           304887                       # number of replacements
system.cpu0.icache.tags.tagsinuse          255.956216                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           14063126                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           305143                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            46.087002                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle         43112500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   255.956216                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999829                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999829                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          141                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         57788267                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        57788267                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst     14063126                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       14063126                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     14063126                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        14063126                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     14063126                       # number of overall hits
system.cpu0.icache.overall_hits::total       14063126                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst       307653                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       307653                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst       307653                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        307653                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst       307653                       # number of overall misses
system.cpu0.icache.overall_misses::total       307653                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst   4924404000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   4924404000                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst   4924404000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   4924404000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst   4924404000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   4924404000                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     14370779                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     14370779                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     14370779                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     14370779                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     14370779                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     14370779                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.021408                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.021408                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.021408                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.021408                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.021408                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.021408                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 16006.357812                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 16006.357812                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 16006.357812                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 16006.357812                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 16006.357812                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 16006.357812                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          104                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    11.555556                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks       304887                       # number of writebacks
system.cpu0.icache.writebacks::total           304887                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst         2502                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         2502                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst         2502                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         2502                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst         2502                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         2502                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst       305151                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       305151                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst       305151                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       305151                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst       305151                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       305151                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst   4269477000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4269477000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst   4269477000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4269477000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst   4269477000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4269477000                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.021234                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.021234                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.021234                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.021234                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.021234                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.021234                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 13991.358377                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13991.358377                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 13991.358377                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13991.358377                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 13991.358377                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13991.358377                       # average overall mshr miss latency
system.cpu1.branchPred.lookups               14663098                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          8404068                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           356291                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             8003471                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                6937869                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            86.685752                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                2034211                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect             38444                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups         453538                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits            449825                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses            3713                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted         2993                       # Number of mispredicted indirect branches.
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.pwrStateResidencyTicks::ON    87534926000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                        69741722                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles          13006405                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      84479639                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                   14663098                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           9421905                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     56334709                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 719309                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles         4496                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                 11782380                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                66628                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          69705266                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.370647                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.860787                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                17694194     25.38%     25.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 8480813     12.17%     37.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                43530259     62.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            69705266                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.210249                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.211321                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                10834277                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles             10565193                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                 36753297                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles             11220469                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                332029                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved             4359430                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                27837                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              93472511                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                47386                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                332029                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                13213331                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                1137960                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles        372550                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                 45577100                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              9072295                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              92964776                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents               6928274                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                 52558                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                   883                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands          118903997                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            432831626                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups       121045057                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps            102330239                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                16573755                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts             13580                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts          8113                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  9755077                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads            11409845                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6954517                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads          4207304                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1609305                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  91961143                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded              16440                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 83024175                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued          1228991                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined       10446955                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined     42767444                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved           610                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     69705266                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.191075                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.518753                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            3991999      5.73%      5.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           48402359     69.44%     75.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           17310908     24.83%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       69705266                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               51577253     95.11%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     95.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1962817      3.62%     98.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               690289      1.27%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             64963815     78.25%     78.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              483912      0.58%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc          5406      0.01%     78.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     78.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.84% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11049837     13.31%     92.15% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6521205      7.85%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              83024175                       # Type of FU issued
system.cpu1.iq.rate                          1.190452                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                   54230359                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.653188                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads         291212966                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes        102425856                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     82753771                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses             137254534                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads         1727756                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads       831472                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses          346                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation         1325                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       567377                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads       111677                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked         1051                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                332029                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                1116346                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                15787                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           91977647                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts            67523                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts             11409845                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             6954517                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts              8031                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                   119                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                  826                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents          1325                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        173140                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       176356                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              349496                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             82924837                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts             11016261                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts            99338                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                           64                       # number of nop insts executed
system.cpu1.iew.exec_refs                    17522796                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                12625737                       # Number of branches executed
system.cpu1.iew.exec_stores                   6506535                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.189028                       # Inst execution rate
system.cpu1.iew.wb_sent                      82768590                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     82753771                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 62132523                       # num instructions producing a value
system.cpu1.iew.wb_consumers                149044178                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      1.186575                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.416873                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts       10447062                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls          15830                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           328666                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     68261329                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.194390                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.038279                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      7373212     10.80%     10.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     50607341     74.14%     84.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6177020      9.05%     93.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1788950      2.62%     96.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       783218      1.15%     97.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       137015      0.20%     97.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       461581      0.68%     98.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       848972      1.24%     99.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        84020      0.12%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     68261329                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            72148464                       # Number of instructions committed
system.cpu1.commit.committedOps              81530628                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                      16965513                       # Number of memory references committed
system.cpu1.commit.loads                     10578373                       # Number of loads committed
system.cpu1.commit.membars                       8154                       # Number of memory barriers committed
system.cpu1.commit.branches                  12502679                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 74546861                       # Number of committed integer instructions.
system.cpu1.commit.function_calls             2318494                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        64093975     78.61%     78.61% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         465734      0.57%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     79.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc         5406      0.01%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10578373     12.97%     92.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       6387140      7.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         81530628                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                84020                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                   160127368                       # The number of ROB reads
system.cpu1.rob.rob_writes                  185399436                       # The number of ROB writes
system.cpu1.timesIdled                           3200                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                          36456                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                    17793204                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   72148464                       # Number of Instructions Simulated
system.cpu1.committedOps                     81530628                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.966642                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.966642                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.034509                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.034509                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                98510590                       # number of integer regfile reads
system.cpu1.int_regfile_writes               59428297                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                284813919                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                42962418                       # number of cc regfile writes
system.cpu1.misc_regfile_reads               17210613                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 13871                       # number of misc regfile writes
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements             2730                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          173.411627                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15196921                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2958                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs          5137.566261                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle      55685438500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   173.411627                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.677389                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.677389                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          228                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          128                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         60885113                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        60885113                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data      8821307                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8821307                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      6369365                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6369365                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         5197                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         5197                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         3432                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         3432                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data     15190672                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15190672                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     15190672                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15190672                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         6989                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         6989                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        10182                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        10182                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          530                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          530                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data         1802                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1802                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        17171                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         17171                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        17171                       # number of overall misses
system.cpu1.dcache.overall_misses::total        17171                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data    110594000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    110594000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    163193313                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    163193313                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data      4983000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4983000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data     15141000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     15141000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data       618000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       618000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data    273787313                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    273787313                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data    273787313                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    273787313                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      8828296                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8828296                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      6379547                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6379547                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         5727                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         5727                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         5234                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         5234                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     15207843                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15207843                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     15207843                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15207843                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.000792                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.000792                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.001596                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001596                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.092544                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.092544                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.344287                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.344287                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.001129                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.001129                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.001129                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.001129                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 15824.009157                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 15824.009157                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 16027.628462                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 16027.628462                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data  9401.886792                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  9401.886792                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  8402.330744                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8402.330744                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 15944.750626                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 15944.750626                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 15944.750626                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 15944.750626                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         4017                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              856                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     4.692757                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks         1512                       # number of writebacks
system.cpu1.dcache.writebacks::total             1512                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data         1602                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1602                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data         4250                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         4250                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data          167                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          167                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data         5852                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         5852                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data         5852                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         5852                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         5387                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5387                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         5932                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         5932                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data          363                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          363                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data         1802                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1802                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        11319                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        11319                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        11319                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        11319                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data     65359000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     65359000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     84463409                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     84463409                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data      2580500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2580500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data     11631000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     11631000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data       514500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       514500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data    149822409                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    149822409                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data    149822409                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    149822409                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.000610                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000610                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.000930                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000930                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.063384                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.063384                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.344287                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.344287                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.000744                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.000744                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.000744                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.000744                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12132.726935                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12132.726935                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 14238.605698                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 14238.605698                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data  7108.815427                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7108.815427                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  6454.495006                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6454.495006                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 13236.364431                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13236.364431                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 13236.364431                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13236.364431                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements            72609                       # number of replacements
system.cpu1.icache.tags.tagsinuse          203.479103                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           11708197                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            72865                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           160.683415                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle      31381130000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   203.479103                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.794840                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.794840                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          181                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         47202386                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        47202386                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst     11708197                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11708197                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     11708197                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11708197                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     11708197                       # number of overall hits
system.cpu1.icache.overall_hits::total       11708197                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        74183                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        74183                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        74183                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         74183                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        74183                       # number of overall misses
system.cpu1.icache.overall_misses::total        74183                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst   1295681000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1295681000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst   1295681000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1295681000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst   1295681000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1295681000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst     11782380                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11782380                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     11782380                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11782380                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     11782380                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11782380                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.006296                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006296                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.006296                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006296                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.006296                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006296                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 17466.009733                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17466.009733                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 17466.009733                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17466.009733                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 17466.009733                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17466.009733                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           15                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           15                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks        72609                       # number of writebacks
system.cpu1.icache.writebacks::total            72609                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst         1317                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1317                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst         1317                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1317                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst         1317                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1317                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst        72866                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        72866                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst        72866                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        72866                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst        72866                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        72866                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst   1132405500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1132405500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst   1132405500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1132405500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst   1132405500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1132405500                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.006184                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006184                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.006184                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006184                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.006184                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006184                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 15540.931299                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 15540.931299                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 15540.931299                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 15540.931299                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 15540.931299                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 15540.931299                       # average overall mshr miss latency
system.cpu2.branchPred.lookups               14656187                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          8381995                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           360662                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             8042236                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                6939260                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            86.285207                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                2041492                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect             38942                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups         454304                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits            451234                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses            3070                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted         2870                       # Number of mispredicted indirect branches.
system.cpu2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.pwrStateResidencyTicks::ON    87534926000                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                        69741396                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles          13037446                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      84520091                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                   14656187                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           9431986                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     56300635                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                 727109                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles         6761                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                 11817303                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                67553                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          69708399                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.371650                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.860254                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                17654009     25.33%     25.33% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 8493244     12.18%     37.51% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                43561146     62.49%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            69708399                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.210150                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.211907                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                10866286                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles             10459987                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                 36938070                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles             11108023                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                336032                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved             4372709                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                27737                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts              93566769                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                47161                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                336032                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                13227198                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                1143386                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles        348491                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                 45668201                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles              8985090                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              93052541                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents               6861135                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                 52775                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                  1209                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands          118932542                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups            433265785                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups       121202367                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps            102238691                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                16693846                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts             12729                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts          7212                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  9652078                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads            11422839                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6963819                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads          4202905                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1606101                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  92040895                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded              15182                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 83027447                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued          1240549                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined       10537953                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined     43149278                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved           376                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     69708399                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.191068                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.518965                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            4000002      5.74%      5.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           48389347     69.42%     75.16% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           17319050     24.84%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       69708399                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu               51538279     95.13%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     95.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               1953936      3.61%     98.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               682331      1.26%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             64957649     78.24%     78.24% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult              483477      0.58%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc          5406      0.01%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.83% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            11052201     13.31%     92.14% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            6528714      7.86%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              83027447                       # Type of FU issued
system.cpu2.iq.rate                          1.190505                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                   54174546                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.652490                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads         291178388                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes        102595323                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     82756306                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses             137201993                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads         1729787                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads       838249                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses          294                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation         1298                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       574333                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads       110256                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked          685                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                336032                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                1124079                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                13569                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           92056166                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts            69776                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts             11422839                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             6963819                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts              7171                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                    84                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                  527                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents          1298                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        177420                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect       176773                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              354193                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             82926416                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts             11018145                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           101031                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                           89                       # number of nop insts executed
system.cpu2.iew.exec_refs                    17532001                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                12610723                       # Number of branches executed
system.cpu2.iew.exec_stores                   6513856                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.189056                       # Inst execution rate
system.cpu2.iew.wb_sent                      82770321                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     82756306                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 62107440                       # num instructions producing a value
system.cpu2.iew.wb_consumers                148946556                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      1.186617                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.416978                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts       10537992                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls          14806                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           333140                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     68251358                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.194381                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.038089                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      7374921     10.81%     10.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     50589886     74.12%     84.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      6182492      9.06%     93.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1790017      2.62%     96.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       788637      1.16%     97.77% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       131036      0.19%     97.96% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       460857      0.68%     98.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       849763      1.25%     99.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        83749      0.12%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     68251358                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            72127768                       # Number of instructions committed
system.cpu2.commit.committedOps              81518124                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                      16974076                       # Number of memory references committed
system.cpu2.commit.loads                     10584590                       # Number of loads committed
system.cpu2.commit.membars                       7821                       # Number of memory barriers committed
system.cpu2.commit.branches                  12487102                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 74560784                       # Number of committed integer instructions.
system.cpu2.commit.function_calls             2323327                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        64072951     78.60%     78.60% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult         465691      0.57%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc         5406      0.01%     79.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     79.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.18% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       10584590     12.98%     92.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       6389486      7.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         81518124                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                83749                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                   160202009                       # The number of ROB reads
system.cpu2.rob.rob_writes                  185569383                       # The number of ROB writes
system.cpu2.timesIdled                           3018                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                          32997                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                    17793530                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                   72127768                       # Number of Instructions Simulated
system.cpu2.committedOps                     81518124                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.966915                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.966915                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.034217                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.034217                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                98515365                       # number of integer regfile reads
system.cpu2.int_regfile_writes               59473026                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                284836429                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                42840774                       # number of cc regfile writes
system.cpu2.misc_regfile_reads               17210018                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                 11592                       # number of misc regfile writes
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements             1692                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          181.592459                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15216212                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             1939                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs          7847.453326                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle      32752643500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   181.592459                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.709346                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.709346                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          247                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          119                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           33                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         60892397                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        60892397                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data      8826562                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8826562                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      6380200                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6380200                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data         5038                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         5038                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data         4357                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         4357                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data     15206762                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15206762                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data     15206762                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15206762                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data         3013                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         3013                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         1976                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         1976                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data          376                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          376                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data          740                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          740                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data         4989                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          4989                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data         4989                       # number of overall misses
system.cpu2.dcache.overall_misses::total         4989                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data     72127000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     72127000                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data     84199404                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     84199404                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data      3461000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      3461000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data      7711000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      7711000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data       594000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       594000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data    156326404                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    156326404                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data    156326404                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    156326404                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      8829575                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8829575                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      6382176                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6382176                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data         5414                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         5414                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data         5097                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         5097                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data     15211751                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15211751                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data     15211751                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15211751                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.000341                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.000341                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.000310                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000310                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.069450                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.069450                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.145183                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.145183                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.000328                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.000328                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.000328                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.000328                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 23938.599403                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 23938.599403                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 42611.034413                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 42611.034413                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data  9204.787234                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  9204.787234                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 10420.270270                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 10420.270270                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 31334.216075                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 31334.216075                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 31334.216075                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 31334.216075                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         2872                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs              178                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    16.134831                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks          791                       # number of writebacks
system.cpu2.dcache.writebacks::total              791                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data          850                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          850                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data          995                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          995                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data          103                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          103                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data         1845                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1845                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data         1845                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1845                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data         2163                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         2163                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data          981                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          981                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data          273                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          273                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data          740                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          740                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data         3144                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3144                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data         3144                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3144                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data     42273000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     42273000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data     43467941                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     43467941                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data      1739000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      1739000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data      6324000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      6324000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data       497000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       497000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data     85740941                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     85740941                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data     85740941                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     85740941                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.000245                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000245                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.000154                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000154                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.050425                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.050425                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.145183                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.145183                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.000207                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000207                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.000207                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000207                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 19543.689320                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 19543.689320                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 44309.827727                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 44309.827727                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data  6369.963370                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6369.963370                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  8545.945946                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  8545.945946                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 27271.291667                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27271.291667                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 27271.291667                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27271.291667                       # average overall mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements            72578                       # number of replacements
system.cpu2.icache.tags.tagsinuse          203.321109                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           11743158                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            72834                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           161.231815                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle      31619975000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   203.321109                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.794223                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.794223                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          185                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         47342046                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        47342046                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst     11743158                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11743158                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     11743158                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11743158                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     11743158                       # number of overall hits
system.cpu2.icache.overall_hits::total       11743158                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst        74145                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        74145                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst        74145                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         74145                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst        74145                       # number of overall misses
system.cpu2.icache.overall_misses::total        74145                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst   1284090000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1284090000                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst   1284090000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1284090000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst   1284090000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1284090000                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst     11817303                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11817303                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     11817303                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11817303                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     11817303                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11817303                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.006274                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006274                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.006274                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006274                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.006274                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006274                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 17318.632409                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 17318.632409                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 17318.632409                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 17318.632409                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 17318.632409                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 17318.632409                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks        72578                       # number of writebacks
system.cpu2.icache.writebacks::total            72578                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst         1311                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1311                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst         1311                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1311                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst         1311                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1311                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst        72834                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        72834                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst        72834                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        72834                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst        72834                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        72834                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst   1121124000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1121124000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst   1121124000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1121124000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst   1121124000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1121124000                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.006163                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.006163                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.006163                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.006163                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.006163                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.006163                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 15392.865969                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 15392.865969                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 15392.865969                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 15392.865969                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 15392.865969                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 15392.865969                       # average overall mshr miss latency
system.cpu3.branchPred.lookups               14660905                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          8368292                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect           362444                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             8080543                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                6937913                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            85.859490                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                2049715                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect             39275                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups         457035                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits            452928                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses            4107                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted         2911                       # Number of mispredicted indirect branches.
system.cpu3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.pwrStateResidencyTicks::ON    87534926000                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                        69741101                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles          13069266                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                      84636775                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                   14660905                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches           9440556                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                     56278550                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                 730629                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.TlbCycles                        47                       # Number of cycles fetch has spent waiting for tlb
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu3.fetch.PendingTrapStallCycles         4846                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                 11851754                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                66083                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples          69718027                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.373671                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.859339                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                17583684     25.22%     25.22% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 8499064     12.19%     37.41% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                43635279     62.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            69718027                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.210219                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.213585                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                10866931                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles             10389836                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                 37123959                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles             10999500                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                337800                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved             4383108                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                27733                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts              93683545                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                47105                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                337800                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                13205421                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                1161856                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles        349886                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                 45767667                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles              8895396                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              93174351                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents               6793281                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                 52289                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents                   713                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands          119015343                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups            433903789                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups       121399331                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps            102131741                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                16883598                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts             12841                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts          7335                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  9559496                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads            11438921                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6992142                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads          4207054                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1637567                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  92157035                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded              15281                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 83004420                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued          1249192                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined       10686626                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined     43835615                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved           414                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples     69718027                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.190573                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.519497                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0            4030459      5.78%      5.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           48370716     69.38%     75.16% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           17316852     24.84%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       69718027                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu               51484176     95.09%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     95.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               1964914      3.63%     98.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               693398      1.28%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             64928724     78.22%     78.22% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult              482923      0.58%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc          5406      0.01%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.81% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            11049326     13.31%     92.12% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            6538041      7.88%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              83004420                       # Type of FU issued
system.cpu3.iq.rate                          1.190179                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                   54142488                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.652284                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads         291118547                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes        102860265                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     82740891                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses             137146908                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads         1731381                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads       854612                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses          381                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation         1327                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores       595596                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads       105122                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked          511                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                337800                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                1141138                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                14735                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           92172386                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts            68721                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts             11438921                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             6992142                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts              7299                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                    80                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                  877                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents          1327                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect        176679                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect       179277                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts              355956                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             82905803                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts             11016760                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts            98617                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                           70                       # number of nop insts executed
system.cpu3.iew.exec_refs                    17539966                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                12598530                       # Number of branches executed
system.cpu3.iew.exec_stores                   6523206                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.188765                       # Inst execution rate
system.cpu3.iew.wb_sent                      82754686                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     82740891                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                 62088209                       # num instructions producing a value
system.cpu3.iew.wb_consumers                148873770                       # num instructions consuming a value
system.cpu3.iew.wb_rate                      1.186401                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.417053                       # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts       10686634                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls          14867                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts           334930                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples     68241869                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.194072                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.038685                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0      7399330     10.84%     10.84% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     50563120     74.09%     84.94% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      6171048      9.04%     93.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1793952      2.63%     96.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       786927      1.15%     97.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       132358      0.19%     97.96% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       460867      0.68%     98.63% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       850218      1.25%     99.88% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        84049      0.12%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     68241869                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts            72088917                       # Number of instructions committed
system.cpu3.commit.committedOps              81485690                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                      16980855                       # Number of memory references committed
system.cpu3.commit.loads                     10584309                       # Number of loads committed
system.cpu3.commit.membars                       7769                       # Number of memory barriers committed
system.cpu3.commit.branches                  12473467                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                 74549951                       # Number of committed integer instructions.
system.cpu3.commit.function_calls             2326872                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        64033804     78.58%     78.58% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult         465625      0.57%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     79.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc         5406      0.01%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       10584309     12.99%     92.15% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       6396546      7.85%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         81485690                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                84049                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                   160309208                       # The number of ROB reads
system.cpu3.rob.rob_writes                  185820926                       # The number of ROB writes
system.cpu3.timesIdled                           2819                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                          23074                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                    17793825                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                   72088917                       # Number of Instructions Simulated
system.cpu3.committedOps                     81485690                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.967432                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.967432                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.033665                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.033665                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                98496965                       # number of integer regfile reads
system.cpu3.int_regfile_writes               59498154                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                284796725                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                42725000                       # number of cc regfile writes
system.cpu3.misc_regfile_reads               17223332                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                 12322                       # number of misc regfile writes
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements             1879                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          178.810284                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15225742                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             2126                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs          7161.684854                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle      32521262500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   178.810284                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.698478                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.698478                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          247                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           67                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          122                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         60930500                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        60930500                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::cpu3.data      8828568                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8828568                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      6386854                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6386854                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data         5114                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         5114                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data         4250                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         4250                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data     15215422                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15215422                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data     15215422                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15215422                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data         3409                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         3409                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         2058                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2058                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data          487                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          487                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data          920                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          920                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data         5467                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          5467                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data         5467                       # number of overall misses
system.cpu3.dcache.overall_misses::total         5467                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data     72618000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     72618000                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data     71570918                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     71570918                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data      4508000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4508000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data      8461000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      8461000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data       663000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       663000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data    144188918                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    144188918                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data    144188918                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    144188918                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      8831977                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8831977                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      6388912                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6388912                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data         5601                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         5601                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data         5170                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         5170                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data     15220889                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15220889                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data     15220889                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15220889                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.000386                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.000386                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.000322                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000322                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.086949                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.086949                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.177950                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.177950                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.000359                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.000359                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.000359                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.000359                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 21301.848049                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 21301.848049                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 34776.928086                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 34776.928086                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data  9256.673511                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  9256.673511                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data  9196.739130                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  9196.739130                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 26374.413389                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 26374.413389                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 26374.413389                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 26374.413389                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         1764                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs              157                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    11.235669                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks          976                       # number of writebacks
system.cpu3.dcache.writebacks::total              976                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data          992                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          992                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data          910                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          910                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::cpu3.data           90                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           90                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data         1902                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1902                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data         1902                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1902                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data         2417                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         2417                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         1148                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         1148                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data          397                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          397                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data          920                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          920                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data         3565                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3565                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data         3565                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3565                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data     41575000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     41575000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data     38544450                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     38544450                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data      2663500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2663500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data      6723500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      6723500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data       553500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       553500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data     80119450                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     80119450                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data     80119450                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     80119450                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.000274                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.000274                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.000180                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000180                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.070880                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.070880                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.177950                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.177950                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.000234                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.000234                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.000234                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.000234                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 17201.075714                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 17201.075714                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 33575.304878                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 33575.304878                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data  6709.068010                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6709.068010                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data  7308.152174                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7308.152174                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 22473.899018                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 22473.899018                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 22473.899018                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 22473.899018                       # average overall mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements            71462                       # number of replacements
system.cpu3.icache.tags.tagsinuse          203.306130                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           11778865                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            71718                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           164.238615                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle      31383264000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   203.306130                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.794165                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.794165                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          186                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         47478734                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        47478734                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst     11778865                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11778865                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst     11778865                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11778865                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst     11778865                       # number of overall hits
system.cpu3.icache.overall_hits::total       11778865                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst        72889                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        72889                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst        72889                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         72889                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst        72889                       # number of overall misses
system.cpu3.icache.overall_misses::total        72889                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst   1257370000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1257370000                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst   1257370000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1257370000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst   1257370000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1257370000                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst     11851754                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11851754                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst     11851754                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11851754                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst     11851754                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11851754                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.006150                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006150                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.006150                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006150                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.006150                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006150                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 17250.476752                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 17250.476752                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 17250.476752                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 17250.476752                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 17250.476752                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 17250.476752                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks        71462                       # number of writebacks
system.cpu3.icache.writebacks::total            71462                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst         1171                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1171                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst         1171                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1171                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst         1171                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1171                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst        71718                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        71718                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst        71718                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        71718                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst        71718                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        71718                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst   1099540500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1099540500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst   1099540500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1099540500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst   1099540500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1099540500                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.006051                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.006051                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.006051                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.006051                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.006051                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.006051                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 15331.443989                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 15331.443989                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 15331.443989                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 15331.443989                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 15331.443989                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 15331.443989                       # average overall mshr miss latency
system.cpu4.branchPred.lookups               26857014                       # Number of BP lookups
system.cpu4.branchPred.condPredicted         20241732                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect           425386                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups            14415870                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits               13220845                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            91.710351                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                2149793                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect             39746                       # Number of incorrect RAS predictions.
system.cpu4.branchPred.indirectLookups         548987                       # Number of indirect predictor lookups.
system.cpu4.branchPred.indirectHits            545205                       # Number of indirect target hits.
system.cpu4.branchPred.indirectMisses            3782                       # Number of indirect misses.
system.cpu4.branchPredindirectMispredicted         3017                       # Number of mispredicted indirect branches.
system.cpu4.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.pwrStateResidencyTicks::ON    87534926000                       # Cumulative time (in ticks) in various power states
system.cpu4.numCycles                        69740804                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles          13823263                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                     131578213                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                   26857014                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches          15915843                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                     55379978                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                 958855                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu4.fetch.PendingTrapStallCycles         4719                       # Number of stall cycles due to pending traps
system.cpu4.fetch.CacheLines                 12547034                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes               110148                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples          69687394                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             2.044327                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            1.225314                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                15823706     22.71%     22.71% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                 3367003      4.83%     27.54% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                12393252     17.78%     45.32% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                38103433     54.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total            69687394                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.385098                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       1.886675                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                13785280                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles              4839877                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                 48404555                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles              2205788                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                451893                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved             4442432                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                27747                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts             137942629                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                65647                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                451893                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                15109506                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                1048355                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles       1741451                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                 49271609                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles              2064579                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts             136904798                       # Number of instructions processed by rename
system.cpu4.rename.IQFullEvents                973387                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.LQFullEvents                164640                       # Number of times rename has blocked due to LQ full
system.cpu4.rename.SQFullEvents                  1730                       # Number of times rename has blocked due to SQ full
system.cpu4.rename.RenamedOperands          200516161                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups            634637538                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups       168814392                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps            181789739                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                18726419                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts             64289                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts         58877                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                  4039310                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads            17363311                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores            6926602                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads           821637                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores         1121001                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                 135100248                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded             118068                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                128339549                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued           914188                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined       10092776                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined     32896682                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved           526                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples     69687394                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        1.841647                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       0.866597                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0            6573679      9.43%      9.43% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1           12837579     18.42%     27.85% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2           35326438     50.69%     78.55% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3           14949698     21.45%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total       69687394                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu               29470607     80.82%     80.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                    34      0.00%     80.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0      0.00%     80.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0      0.00%     80.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0      0.00%     80.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0      0.00%     80.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0      0.00%     80.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMultAcc                0      0.00%     80.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0      0.00%     80.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMisc                   0      0.00%     80.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0      0.00%     80.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0      0.00%     80.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0      0.00%     80.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0      0.00%     80.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0      0.00%     80.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0      0.00%     80.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0      0.00%     80.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0      0.00%     80.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0      0.00%     80.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0      0.00%     80.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0      0.00%     80.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0      0.00%     80.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0      0.00%     80.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0      0.00%     80.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0      0.00%     80.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0      0.00%     80.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0      0.00%     80.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0      0.00%     80.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0      0.00%     80.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0      0.00%     80.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead               4796912     13.16%     93.98% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite              2196647      6.02%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu            103946466     80.99%     80.99% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult              479531      0.37%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMultAcc              0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMisc                 0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc          5406      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.37% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead            17126715     13.34%     94.72% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite            6781431      5.28%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total             128339549                       # Type of FU issued
system.cpu4.iq.rate                          1.840236                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                   36464200                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                  0.284123                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads         363744880                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes        145312197                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses    127908751                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses             164803749                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads         1748296                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads      1038349                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation         1107                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores       275837                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads        34712                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked         1238                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                451893                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                1023407                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles                19289                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts          135218438                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts           115043                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts             17363311                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts             6926602                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts             58776                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                   222                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                  599                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents          1107                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect        184109                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect       236984                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts              421093                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts            128086072                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts             17075729                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts           253477                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                          122                       # number of nop insts executed
system.cpu4.iew.exec_refs                    23832409                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                23737255                       # Number of branches executed
system.cpu4.iew.exec_stores                   6756680                       # Number of stores executed
system.cpu4.iew.exec_rate                    1.836602                       # Inst execution rate
system.cpu4.iew.wb_sent                     127979996                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                    127908751                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                 88734259                       # num instructions producing a value
system.cpu4.iew.wb_consumers                188434278                       # num instructions consuming a value
system.cpu4.iew.wb_rate                      1.834059                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.470903                       # average fanout of values written-back
system.cpu4.commit.commitSquashedInsts       10092907                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls         117542                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts           397852                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples     68217365                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     1.834218                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     1.910616                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0      9770776     14.32%     14.32% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1     35594913     52.18%     66.50% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2      8283495     12.14%     78.64% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3      3156749      4.63%     83.27% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4      5249217      7.69%     90.97% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5       429253      0.63%     91.60% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6      1232713      1.81%     93.40% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7      3048013      4.47%     97.87% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8      1452236      2.13%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total     68217365                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts           115371951                       # Number of instructions committed
system.cpu4.commit.committedOps             125125540                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                      22975727                       # Number of memory references committed
system.cpu4.commit.loads                     16324962                       # Number of loads committed
system.cpu4.commit.membars                      59106                       # Number of memory barriers committed
system.cpu4.commit.branches                  23347961                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                107516825                       # Number of committed integer instructions.
system.cpu4.commit.function_calls             2427808                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu       101678803     81.26%     81.26% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult         465604      0.37%     81.63% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     81.63% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     81.63% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     81.63% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     81.63% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     81.63% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMultAcc            0      0.00%     81.63% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     81.63% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMisc            0      0.00%     81.63% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     81.63% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     81.63% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     81.63% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     81.63% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     81.63% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     81.63% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     81.63% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     81.63% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     81.63% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     81.63% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     81.63% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     81.63% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     81.63% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     81.63% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     81.63% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     81.63% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     81.63% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc         5406      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.64% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead       16324962     13.05%     94.68% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite       6650765      5.32%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total        125125540                       # Class of committed instruction
system.cpu4.commit.bw_lim_events              1452236                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                   201294141                       # The number of ROB reads
system.cpu4.rob.rob_writes                  271909742                       # The number of ROB writes
system.cpu4.timesIdled                           3615                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                          53410                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                    17794122                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                  115371951                       # Number of Instructions Simulated
system.cpu4.committedOps                    125125540                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              0.604487                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        0.604487                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              1.654296                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        1.654296                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads               148599373                       # number of integer regfile reads
system.cpu4.int_regfile_writes               77712417                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                438649063                       # number of cc regfile reads
system.cpu4.cc_regfile_writes               106480773                       # number of cc regfile writes
system.cpu4.misc_regfile_reads               23928852                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                 12335                       # number of misc regfile writes
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.replacements             1895                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          172.660071                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           21281416                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             2108                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs         10095.548387                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle      49274357000                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   172.660071                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.674453                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.674453                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          213                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          183                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         86395550                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        86395550                       # Number of data accesses
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.ReadReq_hits::cpu4.data     14937928                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       14937928                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data      6637585                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       6637585                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data         5166                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         5166                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data         3887                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         3887                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data     21575513                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        21575513                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data     21575513                       # number of overall hits
system.cpu4.dcache.overall_hits::total       21575513                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data         5244                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         5244                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data         5709                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         5709                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data          391                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          391                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data         1275                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total         1275                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data        10953                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         10953                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data        10953                       # number of overall misses
system.cpu4.dcache.overall_misses::total        10953                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data     97752000                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total     97752000                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data    133214741                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    133214741                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data      4039000                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total      4039000                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data     14600000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total     14600000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::cpu4.data       516000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total       516000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data    230966741                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    230966741                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data    230966741                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    230966741                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data     14943172                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     14943172                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data      6643294                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      6643294                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data         5557                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         5557                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data         5162                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         5162                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data     21586466                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     21586466                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data     21586466                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     21586466                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.000351                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.000351                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.000859                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000859                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.070362                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.070362                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.246997                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.246997                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.000507                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.000507                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.000507                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.000507                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 18640.732265                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 18640.732265                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 23334.163776                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 23334.163776                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data 10329.923274                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 10329.923274                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data 11450.980392                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 11450.980392                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 21087.075778                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 21087.075778                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 21087.075778                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 21087.075778                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs         4554                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs              640                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs     7.115625                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.writebacks::writebacks          919                       # number of writebacks
system.cpu4.dcache.writebacks::total              919                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data         1106                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1106                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data         2523                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         2523                       # number of WriteReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::cpu4.data          115                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total          115                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data         3629                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         3629                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data         3629                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         3629                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data         4138                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         4138                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data         3186                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total         3186                       # number of WriteReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data          276                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total          276                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data         1275                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total         1275                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data         7324                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         7324                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data         7324                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         7324                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data     59127000                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     59127000                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data     65089822                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     65089822                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data      2022500                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total      2022500                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data     12111000                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total     12111000                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::cpu4.data       439500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total       439500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data    124216822                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    124216822                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data    124216822                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    124216822                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.000277                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.000277                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.000480                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000480                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.049667                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.049667                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data     0.246997                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.246997                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.000339                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.000339                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.000339                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.000339                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 14288.786854                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 14288.786854                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 20429.950408                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 20429.950408                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data  7327.898551                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7327.898551                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data  9498.823529                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total  9498.823529                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 16960.243310                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 16960.243310                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 16960.243310                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 16960.243310                       # average overall mshr miss latency
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.replacements            72419                       # number of replacements
system.cpu4.icache.tags.tagsinuse          203.610878                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           12471955                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs            72675                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           171.612728                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle      27008490000                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst   203.610878                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.795355                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.795355                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          235                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         50260814                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        50260814                       # Number of data accesses
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.ReadReq_hits::cpu4.inst     12471955                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12471955                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst     12471955                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12471955                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst     12471955                       # number of overall hits
system.cpu4.icache.overall_hits::total       12471955                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst        75079                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total        75079                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst        75079                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total         75079                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst        75079                       # number of overall misses
system.cpu4.icache.overall_misses::total        75079                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst   1331237000                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total   1331237000                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst   1331237000                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total   1331237000                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst   1331237000                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total   1331237000                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst     12547034                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12547034                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst     12547034                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12547034                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst     12547034                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12547034                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.005984                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.005984                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.005984                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.005984                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.005984                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.005984                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 17731.149855                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 17731.149855                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 17731.149855                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 17731.149855                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 17731.149855                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 17731.149855                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.writebacks::writebacks        72419                       # number of writebacks
system.cpu4.icache.writebacks::total            72419                       # number of writebacks
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst         2401                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total         2401                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst         2401                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total         2401                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst         2401                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total         2401                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst        72678                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total        72678                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst        72678                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total        72678                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst        72678                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total        72678                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst   1156666000                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total   1156666000                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst   1156666000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total   1156666000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst   1156666000                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total   1156666000                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.005792                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.005792                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.005792                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.005792                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.005792                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.005792                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 15914.939872                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 15914.939872                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 15914.939872                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 15914.939872                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 15914.939872                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 15914.939872                       # average overall mshr miss latency
system.cpu5.branchPred.lookups               26747350                       # Number of BP lookups
system.cpu5.branchPred.condPredicted         20064861                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect           433379                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups            14366167                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits               13166382                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            91.648538                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                2170366                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect             41202                       # Number of incorrect RAS predictions.
system.cpu5.branchPred.indirectLookups         553981                       # Number of indirect predictor lookups.
system.cpu5.branchPred.indirectHits            550650                       # Number of indirect target hits.
system.cpu5.branchPred.indirectMisses            3331                       # Number of indirect misses.
system.cpu5.branchPredindirectMispredicted         3020                       # Number of mispredicted indirect branches.
system.cpu5.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.pwrStateResidencyTicks::ON    87534926000                       # Cumulative time (in ticks) in various power states
system.cpu5.numCycles                        69740507                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles          13906780                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                     131354879                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                   26747350                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches          15887398                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                     55304471                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                 972831                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu5.fetch.PendingTrapStallCycles         3511                       # Number of stall cycles due to pending traps
system.cpu5.fetch.IcacheWaitRetryStallCycles            3                       # Number of stall cycles due to full MSHR
system.cpu5.fetch.CacheLines                 12649952                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes               118591                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples          69701188                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             2.042150                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            1.226747                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                15890312     22.80%     22.80% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                 3368955      4.83%     27.63% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                12354447     17.72%     45.36% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                38087474     54.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total            69701188                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.383527                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       1.883480                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                13855139                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles              4785915                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                 48419843                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles              2181360                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                458930                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved             4487267                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                27750                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts             137870318                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                65489                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                458930                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                15161452                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                1055259                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles       1713940                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                 49280091                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles              2031515                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts             136837961                       # Number of instructions processed by rename
system.cpu5.rename.IQFullEvents                954080                       # Number of times rename has blocked due to IQ full
system.cpu5.rename.LQFullEvents                165989                       # Number of times rename has blocked due to LQ full
system.cpu5.rename.SQFullEvents                  1716                       # Number of times rename has blocked due to SQ full
system.cpu5.rename.RenamedOperands          199874892                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups            634382571                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups       168877851                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps            181003723                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                18871166                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts             63377                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts         57951                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                  3971051                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads            17350474                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores            6990771                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads           856326                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores         1111418                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                 134994521                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded             116253                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                128182539                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued           912233                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined       10222610                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined     33146096                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved           510                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples     69701188                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        1.839029                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       0.866927                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0            6589006      9.45%      9.45% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1           12938348     18.56%     28.02% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2           35277311     50.61%     78.63% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::3           14896523     21.37%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total       69701188                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu               29146925     80.50%     80.50% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                    79      0.00%     80.50% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0      0.00%     80.50% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0      0.00%     80.50% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0      0.00%     80.50% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0      0.00%     80.50% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0      0.00%     80.50% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMultAcc                0      0.00%     80.50% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0      0.00%     80.50% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMisc                   0      0.00%     80.50% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0      0.00%     80.50% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0      0.00%     80.50% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0      0.00%     80.50% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0      0.00%     80.50% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0      0.00%     80.50% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0      0.00%     80.50% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0      0.00%     80.50% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0      0.00%     80.50% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0      0.00%     80.50% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0      0.00%     80.50% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0      0.00%     80.50% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0      0.00%     80.50% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0      0.00%     80.50% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0      0.00%     80.50% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0      0.00%     80.50% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0      0.00%     80.50% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0      0.00%     80.50% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0      0.00%     80.50% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0      0.00%     80.50% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.50% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0      0.00%     80.50% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead               4835802     13.36%     93.85% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite              2226535      6.15%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu            103737641     80.93%     80.93% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult              479636      0.37%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMultAcc              0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMisc                 0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc          5406      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead            17115299     13.35%     94.66% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite            6844557      5.34%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total             128182539                       # Type of FU issued
system.cpu5.iq.rate                          1.837993                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                   36209341                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                  0.282483                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads         363187840                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes        145334443                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses    127750892                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses             164391880                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads         1771473                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads      1029529                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses           52                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation         1062                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores       303455                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads        34702                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked         1109                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                458930                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                1030645                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles                19292                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts          135110872                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts           115489                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts             17350474                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts             6990771                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts             57864                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                   138                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                  598                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents          1062                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect        184861                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect       244079                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts              428940                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts            127927785                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts             17064445                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts           254754                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                           98                       # number of nop insts executed
system.cpu5.iew.exec_refs                    23882375                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                23639124                       # Number of branches executed
system.cpu5.iew.exec_stores                   6817930                       # Number of stores executed
system.cpu5.iew.exec_rate                    1.834340                       # Inst execution rate
system.cpu5.iew.wb_sent                     127820662                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                    127750892                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                 88504849                       # num instructions producing a value
system.cpu5.iew.wb_consumers                187938160                       # num instructions consuming a value
system.cpu5.iew.wb_rate                      1.831803                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.470925                       # average fanout of values written-back
system.cpu5.commit.commitSquashedInsts       10222712                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls         115743                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts           405894                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples     68215287                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     1.830794                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     1.906762                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0      9819516     14.39%     14.39% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1     35526257     52.08%     66.47% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2      8331547     12.21%     78.69% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3      3185664      4.67%     83.36% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4      5219251      7.65%     91.01% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5       438069      0.64%     91.65% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6      1238276      1.82%     93.47% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7      3008840      4.41%     97.88% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8      1447867      2.12%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total     68215287                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts           115084093                       # Number of instructions committed
system.cpu5.commit.committedOps             124888164                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                      23008261                       # Number of memory references committed
system.cpu5.commit.loads                     16320945                       # Number of loads committed
system.cpu5.commit.membars                      58181                       # Number of memory barriers committed
system.cpu5.commit.branches                  23240475                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                107447513                       # Number of committed integer instructions.
system.cpu5.commit.function_calls             2454749                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu       101409295     81.20%     81.20% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult         465202      0.37%     81.57% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     81.57% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     81.57% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     81.57% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     81.57% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     81.57% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMultAcc            0      0.00%     81.57% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     81.57% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMisc            0      0.00%     81.57% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     81.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     81.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     81.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     81.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     81.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     81.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     81.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     81.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     81.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     81.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     81.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     81.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     81.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     81.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     81.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     81.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     81.57% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc         5406      0.00%     81.58% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     81.58% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.58% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.58% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead       16320945     13.07%     94.65% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite       6687316      5.35%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total        124888164                       # Class of committed instruction
system.cpu5.commit.bw_lim_events              1447867                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                   201201107                       # The number of ROB reads
system.cpu5.rob.rob_writes                  271710324                       # The number of ROB writes
system.cpu5.timesIdled                           3265                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                          39319                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                    17794419                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                  115084093                       # Number of Instructions Simulated
system.cpu5.committedOps                    124888164                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              0.605996                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        0.605996                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              1.650176                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        1.650176                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads               148425305                       # number of integer regfile reads
system.cpu5.int_regfile_writes               77832009                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                438215183                       # number of cc regfile reads
system.cpu5.cc_regfile_writes               105621064                       # number of cc regfile writes
system.cpu5.misc_regfile_reads               23972014                       # number of misc regfile reads
system.cpu5.misc_regfile_writes                 12766                       # number of misc regfile writes
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.replacements             2025                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          181.829581                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           21541850                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             2233                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs          9647.044335                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle      49156085000                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   181.829581                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.710272                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.710272                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          208                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          176                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         86404098                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        86404098                       # Number of data accesses
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.ReadReq_hits::cpu5.data     14903836                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       14903836                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data      6673734                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       6673734                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data         5198                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         5198                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data         4068                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         4068                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data     21577570                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        21577570                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data     21577570                       # number of overall hits
system.cpu5.dcache.overall_hits::total       21577570                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data         5133                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         5133                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data         5873                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         5873                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data          423                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total          423                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data         1098                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         1098                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data        11006                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         11006                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data        11006                       # number of overall misses
system.cpu5.dcache.overall_misses::total        11006                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data     90386000                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total     90386000                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data    137481256                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    137481256                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data      4249000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total      4249000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data     14653000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total     14653000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::cpu5.data       425000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total       425000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data    227867256                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    227867256                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data    227867256                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    227867256                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data     14908969                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     14908969                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data      6679607                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      6679607                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data         5621                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         5621                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data         5166                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         5166                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data     21588576                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     21588576                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data     21588576                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     21588576                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.000344                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.000344                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.000879                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000879                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.075254                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.075254                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.212544                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.212544                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.000510                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.000510                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.000510                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.000510                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 17608.805767                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 17608.805767                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 23409.033884                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 23409.033884                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data 10044.917258                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 10044.917258                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data 13345.173042                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 13345.173042                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 20703.912048                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 20703.912048                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 20703.912048                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 20703.912048                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs         3305                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs              628                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs     5.262739                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.writebacks::writebacks         1046                       # number of writebacks
system.cpu5.dcache.writebacks::total             1046                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data         1159                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1159                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data         2703                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total         2703                       # number of WriteReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::cpu5.data           97                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total           97                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data         3862                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         3862                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data         3862                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         3862                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data         3974                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         3974                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data         3170                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total         3170                       # number of WriteReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data          326                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total          326                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data         1098                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total         1098                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data         7144                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         7144                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data         7144                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         7144                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data     53285000                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     53285000                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data     60827824                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     60827824                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data      2313000                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total      2313000                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data     12522000                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total     12522000                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::cpu5.data       345500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total       345500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data    114112824                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    114112824                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data    114112824                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    114112824                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.000267                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.000267                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.000475                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000475                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data     0.057997                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.057997                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data     0.212544                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.212544                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.000331                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.000331                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.000331                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.000331                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data 13408.404630                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 13408.404630                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 19188.588013                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 19188.588013                       # average WriteReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data  7095.092025                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7095.092025                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data 11404.371585                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 11404.371585                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 15973.239642                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 15973.239642                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 15973.239642                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 15973.239642                       # average overall mshr miss latency
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.replacements            72521                       # number of replacements
system.cpu5.icache.tags.tagsinuse          203.526147                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           12574724                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs            72777                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           172.784314                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle      27119274000                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst   203.526147                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.795024                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.795024                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          235                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         50672593                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        50672593                       # Number of data accesses
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.ReadReq_hits::cpu5.inst     12574724                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12574724                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst     12574724                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12574724                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst     12574724                       # number of overall hits
system.cpu5.icache.overall_hits::total       12574724                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst        75228                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total        75228                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst        75228                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total         75228                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst        75228                       # number of overall misses
system.cpu5.icache.overall_misses::total        75228                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst   1297887000                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total   1297887000                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst   1297887000                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total   1297887000                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst   1297887000                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total   1297887000                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst     12649952                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12649952                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst     12649952                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12649952                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst     12649952                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12649952                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.005947                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.005947                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.005947                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.005947                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.005947                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.005947                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 17252.711756                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 17252.711756                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 17252.711756                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 17252.711756                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 17252.711756                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 17252.711756                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs           16                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs     5.333333                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.writebacks::writebacks        72521                       # number of writebacks
system.cpu5.icache.writebacks::total            72521                       # number of writebacks
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst         2443                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total         2443                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst         2443                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total         2443                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst         2443                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total         2443                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst        72785                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total        72785                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst        72785                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total        72785                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst        72785                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total        72785                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst   1127262500                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total   1127262500                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst   1127262500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total   1127262500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst   1127262500                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total   1127262500                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.005754                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.005754                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.005754                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.005754                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.005754                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.005754                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 15487.566119                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 15487.566119                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 15487.566119                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 15487.566119                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 15487.566119                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 15487.566119                       # average overall mshr miss latency
system.cpu6.branchPred.lookups               26844343                       # Number of BP lookups
system.cpu6.branchPred.condPredicted         20202225                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect           425714                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups            14417540                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits               13223697                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            91.719510                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                2156169                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect             40752                       # Number of incorrect RAS predictions.
system.cpu6.branchPred.indirectLookups         551836                       # Number of indirect predictor lookups.
system.cpu6.branchPred.indirectHits            547673                       # Number of indirect target hits.
system.cpu6.branchPred.indirectMisses            4163                       # Number of indirect misses.
system.cpu6.branchPredindirectMispredicted         2943                       # Number of mispredicted indirect branches.
system.cpu6.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.pwrStateResidencyTicks::ON    87534926000                       # Cumulative time (in ticks) in various power states
system.cpu6.numCycles                        69740211                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles          13840025                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                     131598639                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                   26844343                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches          15927539                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                     55386739                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                 958783                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu6.fetch.PendingTrapStallCycles         4410                       # Number of stall cycles due to pending traps
system.cpu6.fetch.CacheLines                 12587016                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes               113008                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples          69710569                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             2.044367                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            1.225316                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                15828724     22.71%     22.71% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                 3367733      4.83%     27.54% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                12396061     17.78%     45.32% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                38118051     54.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total            69710569                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.384919                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       1.886984                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                13801763                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles              4814639                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                 48437993                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles              2204266                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                451907                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved             4462124                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                27691                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts             138020768                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                65364                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                451907                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                15120962                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                1048803                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles       1720284                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                 49308820                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles              2059792                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts             136988846                       # Number of instructions processed by rename
system.cpu6.rename.IQFullEvents                973023                       # Number of times rename has blocked due to IQ full
system.cpu6.rename.LQFullEvents                164608                       # Number of times rename has blocked due to LQ full
system.cpu6.rename.SQFullEvents                  1297                       # Number of times rename has blocked due to SQ full
system.cpu6.rename.RenamedOperands          200464168                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups            635025344                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups       168947850                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps            181732934                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                18731231                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts             63669                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts         58259                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                  4028128                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads            17372833                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores            6950609                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads           826093                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores         1113413                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                 135177651                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded             117138                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                128414091                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued           910320                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined       10116087                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined     32906169                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved           369                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples     69710569                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        1.842104                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       0.865744                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0            6539895      9.38%      9.38% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1           12877283     18.47%     27.85% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2           35343365     50.70%     78.55% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::3           14950026     21.45%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total       69710569                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu               29386100     80.72%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                    14      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMultAcc                0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMisc                   0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0      0.00%     80.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead               4812953     13.22%     93.94% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite              2207779      6.06%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu            103980608     80.97%     80.97% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult              479220      0.37%     81.35% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     81.35% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     81.35% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     81.35% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     81.35% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     81.35% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMultAcc              0      0.00%     81.35% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     81.35% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMisc                 0      0.00%     81.35% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     81.35% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     81.35% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     81.35% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     81.35% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     81.35% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     81.35% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     81.35% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     81.35% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     81.35% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     81.35% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.35% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     81.35% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.35% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.35% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.35% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.35% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.35% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc          5406      0.00%     81.35% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     81.35% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.35% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.35% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead            17141091     13.35%     94.70% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite            6807766      5.30%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total             128414091                       # Type of FU issued
system.cpu6.iq.rate                          1.841321                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                   36406846                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                  0.283511                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads         363855917                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes        145412025                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses    127984432                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses             164820937                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads         1759804                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads      1030499                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses           52                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation         1149                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores       286872                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads        36774                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked          544                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                451907                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                1023436                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles                18563                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts          135294919                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts           113568                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts             17372833                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts             6950609                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts             58175                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                   140                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                  334                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents          1149                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect        183456                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect       237730                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts              421186                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts            128162252                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts             17089655                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts           251839                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                          130                       # number of nop insts executed
system.cpu6.iew.exec_refs                    23871859                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                23730430                       # Number of branches executed
system.cpu6.iew.exec_stores                   6782204                       # Number of stores executed
system.cpu6.iew.exec_rate                    1.837710                       # Inst execution rate
system.cpu6.iew.wb_sent                     128054897                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                    127984432                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                 88749880                       # num instructions producing a value
system.cpu6.iew.wb_consumers                188452739                       # num instructions consuming a value
system.cpu6.iew.wb_rate                      1.835160                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.470940                       # average fanout of values written-back
system.cpu6.commit.commitSquashedInsts       10116213                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls         116769                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts           398230                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples     68238365                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     1.834433                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     1.909542                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0      9746640     14.28%     14.28% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1     35616255     52.19%     66.48% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2      8301735     12.17%     78.64% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3      3170164      4.65%     83.29% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4      5241283      7.68%     90.97% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5       433750      0.64%     91.61% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6      1236478      1.81%     93.42% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7      3040745      4.46%     97.87% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8      1451315      2.13%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total     68238365                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts           115400388                       # Number of instructions committed
system.cpu6.commit.committedOps             125178702                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                      23006071                       # Number of memory references committed
system.cpu6.commit.loads                     16342334                       # Number of loads committed
system.cpu6.commit.membars                      58792                       # Number of memory barriers committed
system.cpu6.commit.branches                  23338288                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                107608892                       # Number of committed integer instructions.
system.cpu6.commit.function_calls             2440846                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu       101701603     81.25%     81.25% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult         465622      0.37%     81.62% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     81.62% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     81.62% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     81.62% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     81.62% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     81.62% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMultAcc            0      0.00%     81.62% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     81.62% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMisc            0      0.00%     81.62% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     81.62% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     81.62% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     81.62% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     81.62% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     81.62% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     81.62% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     81.62% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     81.62% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     81.62% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     81.62% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     81.62% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     81.62% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     81.62% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     81.62% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     81.62% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     81.62% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     81.62% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc         5406      0.00%     81.62% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     81.62% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.62% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.62% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead       16342334     13.06%     94.68% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite       6663737      5.32%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total        125178702                       # Class of committed instruction
system.cpu6.commit.bw_lim_events              1451315                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                   201397548                       # The number of ROB reads
system.cpu6.rob.rob_writes                  272064309                       # The number of ROB writes
system.cpu6.timesIdled                           2978                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                          29642                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                    17794715                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                  115400388                       # Number of Instructions Simulated
system.cpu6.committedOps                    125178702                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              0.604333                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        0.604333                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              1.654718                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        1.654718                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads               148682899                       # number of integer regfile reads
system.cpu6.int_regfile_writes               77817918                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                438949888                       # number of cc regfile reads
system.cpu6.cc_regfile_writes               106320826                       # number of cc regfile writes
system.cpu6.misc_regfile_reads               23961661                       # number of misc regfile reads
system.cpu6.misc_regfile_writes                 11545                       # number of misc regfile writes
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.replacements             2379                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          182.423608                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs           21528846                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs             2600                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs          8280.325385                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle      43303374000                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   182.423608                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.712592                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.712592                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          221                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          190                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses         86449756                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses        86449756                       # Number of data accesses
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.ReadReq_hits::cpu6.data     14939973                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       14939973                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data      6653025                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       6653025                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data         5071                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         5071                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::cpu6.data         4281                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         4281                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::cpu6.data     21592998                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        21592998                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data     21592998                       # number of overall hits
system.cpu6.dcache.overall_hits::total       21592998                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data         4371                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         4371                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data         3336                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         3336                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data          348                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          348                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data          829                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total          829                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data         7707                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          7707                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data         7707                       # number of overall misses
system.cpu6.dcache.overall_misses::total         7707                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data     84532000                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total     84532000                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data     85492410                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     85492410                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data      3250000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total      3250000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data      8317000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total      8317000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::cpu6.data       471000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total       471000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data    170024410                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    170024410                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data    170024410                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    170024410                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data     14944344                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     14944344                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data      6656361                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      6656361                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data         5419                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         5419                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data         5110                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         5110                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data     21600705                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     21600705                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data     21600705                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     21600705                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.000292                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.000292                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.000501                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000501                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.064218                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.064218                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data     0.162231                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.162231                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.000357                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.000357                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.000357                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.000357                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 19339.281629                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 19339.281629                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 25627.221223                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 25627.221223                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data  9339.080460                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total  9339.080460                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data 10032.569361                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total 10032.569361                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 22061.036720                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 22061.036720                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 22061.036720                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 22061.036720                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs         2125                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs              174                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs    12.212644                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.writebacks::writebacks         1265                       # number of writebacks
system.cpu6.dcache.writebacks::total             1265                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data         1082                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1082                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data         1981                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         1981                       # number of WriteReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::cpu6.data           83                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total           83                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data         3063                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         3063                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data         3063                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         3063                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data         3289                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         3289                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data         1355                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total         1355                       # number of WriteReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data          265                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total          265                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data          829                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total          829                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data         4644                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         4644                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data         4644                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         4644                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data     49382500                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     49382500                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data     41435442                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     41435442                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data      1750000                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total      1750000                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data      6741000                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total      6741000                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::cpu6.data       382000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total       382000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data     90817942                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     90817942                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data     90817942                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     90817942                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.000220                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.000220                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.000204                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000204                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data     0.048902                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.048902                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data     0.162231                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.162231                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.000215                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.000215                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.000215                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.000215                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data 15014.442080                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 15014.442080                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 30579.661993                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 30579.661993                       # average WriteReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data  6603.773585                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6603.773585                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data  8131.483715                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total  8131.483715                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 19555.973730                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 19555.973730                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 19555.973730                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 19555.973730                       # average overall mshr miss latency
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.replacements            71168                       # number of replacements
system.cpu6.icache.tags.tagsinuse          203.639888                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs           12513238                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs            71424                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs           175.196545                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle      26926008000                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst   203.639888                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.795468                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.795468                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          235                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses         50419488                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses        50419488                       # Number of data accesses
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.ReadReq_hits::cpu6.inst     12513238                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12513238                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst     12513238                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12513238                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst     12513238                       # number of overall hits
system.cpu6.icache.overall_hits::total       12513238                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst        73778                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total        73778                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst        73778                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total         73778                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst        73778                       # number of overall misses
system.cpu6.icache.overall_misses::total        73778                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst   1271973000                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total   1271973000                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst   1271973000                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total   1271973000                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst   1271973000                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total   1271973000                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst     12587016                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12587016                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst     12587016                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12587016                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst     12587016                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12587016                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.005861                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.005861                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.005861                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.005861                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.005861                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.005861                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 17240.545962                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 17240.545962                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 17240.545962                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 17240.545962                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 17240.545962                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 17240.545962                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs           31                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs    10.333333                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.writebacks::writebacks        71168                       # number of writebacks
system.cpu6.icache.writebacks::total            71168                       # number of writebacks
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst         2354                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total         2354                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst         2354                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total         2354                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst         2354                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total         2354                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst        71424                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total        71424                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst        71424                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total        71424                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst        71424                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total        71424                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst   1105903500                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total   1105903500                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst   1105903500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total   1105903500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst   1105903500                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total   1105903500                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.005674                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.005674                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.005674                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.005674                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.005674                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.005674                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 15483.639953                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 15483.639953                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 15483.639953                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 15483.639953                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 15483.639953                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 15483.639953                       # average overall mshr miss latency
system.cpu7.branchPred.lookups               31381360                       # Number of BP lookups
system.cpu7.branchPred.condPredicted         26396722                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect           334014                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups            16535781                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits               15658803                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            94.696483                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                1642614                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect             25800                       # Number of incorrect RAS predictions.
system.cpu7.branchPred.indirectLookups         472489                       # Number of indirect predictor lookups.
system.cpu7.branchPred.indirectHits            469294                       # Number of indirect target hits.
system.cpu7.branchPred.indirectMisses            3195                       # Number of indirect misses.
system.cpu7.branchPredindirectMispredicted         2027                       # Number of mispredicted indirect branches.
system.cpu7.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.pwrStateResidencyTicks::ON    87534926000                       # Cumulative time (in ticks) in various power states
system.cpu7.numCycles                        69739920                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles          10536813                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                     140834481                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                   31381360                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches          17770711                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                     58725860                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                 847157                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu7.fetch.PendingTrapStallCycles          118                       # Number of stall cycles due to pending traps
system.cpu7.fetch.CacheLines                  9580256                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes                70880                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples          69686374                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             2.131726                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            1.159215                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                13317352     19.11%     19.11% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                 2884322      4.14%     23.25% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                14786163     21.22%     44.47% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                38698537     55.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total            69686374                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.449977                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       2.019424                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                10887319                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles              6976039                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                 48072422                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles              3345688                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                404905                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved             3167272                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                18847                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts             141961018                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                44597                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                404905                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                12787253                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                1124777                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles       2661294                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                 49508483                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles              3199661                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts             140900899                       # Number of instructions processed by rename
system.cpu7.rename.IQFullEvents               1562133                       # Number of times rename has blocked due to IQ full
system.cpu7.rename.LQFullEvents                108432                       # Number of times rename has blocked due to LQ full
system.cpu7.rename.SQFullEvents                  1184                       # Number of times rename has blocked due to SQ full
system.cpu7.rename.RenamedOperands          224431746                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups            651687990                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups       167649148                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps            204345494                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                20086248                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts             96282                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts         92671                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                  6501342                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads            18042516                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores            4872576                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads           732091                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores          743851                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                 139279488                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded             185767                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                132081252                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued          1035582                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined       10511885                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined     34856820                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved           263                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples     69686374                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        1.895367                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       0.866310                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0            6978379     10.01%     10.01% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1            9241673     13.26%     23.28% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2           37559387     53.90%     77.17% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::3           15906935     22.83%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total       69686374                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu               38499469     88.46%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                    51      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMultAcc                0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMisc                   0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0      0.00%     88.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead               3457629      7.94%     96.40% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite              1565153      3.60%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu            109091512     82.59%     82.59% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult              319685      0.24%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMultAcc              0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMisc                 0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc          3604      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.84% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead            17889815     13.54%     96.38% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite            4776636      3.62%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total             132081252                       # Type of FU issued
system.cpu7.iq.rate                          1.893912                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                   43522302                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                  0.329512                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads         378406762                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes        149977897                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses    131741531                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses             175603554                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads         1162728                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads      1169851                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses           46                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation          760                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores       177347                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads        24986                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked          433                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                404905                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                1107061                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles                13136                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts          139465267                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts            78615                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts             18042516                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts             4872576                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts             92630                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                   267                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                  499                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents           760                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect        119838                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect       210759                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts              330597                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts            131914969                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts             17856127                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts           166283                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                           12                       # number of nop insts executed
system.cpu7.iew.exec_refs                    22616907                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                27332552                       # Number of branches executed
system.cpu7.iew.exec_stores                   4760780                       # Number of stores executed
system.cpu7.iew.exec_rate                    1.891527                       # Inst execution rate
system.cpu7.iew.wb_sent                     131842165                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                    131741531                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                 92764841                       # num instructions producing a value
system.cpu7.iew.wb_consumers                191981841                       # num instructions consuming a value
system.cpu7.iew.wb_rate                      1.889040                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.483196                       # average fanout of values written-back
system.cpu7.commit.commitSquashedInsts       10511903                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls         185504                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts           315341                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples     68180763                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     1.891345                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     2.001195                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0      9269830     13.60%     13.60% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1     37748228     55.36%     68.96% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2      5778493      8.48%     77.44% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3      2206337      3.24%     80.67% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4      6229050      9.14%     89.81% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5       392473      0.58%     90.38% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6       822837      1.21%     91.59% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7      4654562      6.83%     98.42% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8      1078953      1.58%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total     68180763                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts           122084105                       # Number of instructions committed
system.cpu7.commit.committedOps             128953370                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                      21567894                       # Number of memory references committed
system.cpu7.commit.loads                     16872665                       # Number of loads committed
system.cpu7.commit.membars                      92993                       # Number of memory barriers committed
system.cpu7.commit.branches                  26916531                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                106068311                       # Number of committed integer instructions.
system.cpu7.commit.function_calls             1721663                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu       107071481     83.03%     83.03% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult         310391      0.24%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMultAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMisc            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc         3604      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.27% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead       16872665     13.08%     96.36% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite       4695229      3.64%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total        128953370                       # Class of committed instruction
system.cpu7.commit.bw_lim_events              1078953                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                   205411496                       # The number of ROB reads
system.cpu7.rob.rob_writes                  280437872                       # The number of ROB writes
system.cpu7.timesIdled                           2869                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                          53546                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                    17795006                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                  122084105                       # Number of Instructions Simulated
system.cpu7.committedOps                    128953370                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              0.571245                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        0.571245                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              1.750563                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        1.750563                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads               150615836                       # number of integer regfile reads
system.cpu7.int_regfile_writes               70384396                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                451405422                       # number of cc regfile reads
system.cpu7.cc_regfile_writes               136925344                       # number of cc regfile writes
system.cpu7.misc_regfile_reads               23055353                       # number of misc regfile reads
system.cpu7.misc_regfile_writes                  8041                       # number of misc regfile writes
system.cpu7.dcache.tags.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.tags.replacements             1152                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          175.774744                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs           21095621                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs             1370                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs         15398.263504                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle      33654015000                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   175.774744                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.686620                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.686620                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          218                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          188                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses         84536278                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses        84536278                       # Number of data accesses
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.ReadReq_hits::cpu7.data     16431214                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       16431214                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data      4688520                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       4688520                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data         3387                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         3387                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data         2878                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         2878                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data     21119734                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        21119734                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data     21119734                       # number of overall hits
system.cpu7.dcache.overall_hits::total       21119734                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data         4332                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         4332                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data         1768                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         1768                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data          289                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total          289                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data          545                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total          545                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data         6100                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          6100                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data         6100                       # number of overall misses
system.cpu7.dcache.overall_misses::total         6100                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data     82880000                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total     82880000                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data     69758932                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     69758932                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data      2521000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total      2521000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data      4256000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total      4256000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::cpu7.data       181000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total       181000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data    152638932                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    152638932                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data    152638932                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    152638932                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data     16435546                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     16435546                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data      4690288                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      4690288                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data         3676                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         3676                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data         3423                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         3423                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data     21125834                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     21125834                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data     21125834                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     21125834                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.000264                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.000264                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.000377                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000377                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.078618                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.078618                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.159217                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.159217                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.000289                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.000289                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.000289                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.000289                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 19132.040628                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 19132.040628                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 39456.409502                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 39456.409502                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data  8723.183391                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total  8723.183391                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data  7809.174312                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total  7809.174312                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 25022.775738                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 25022.775738                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 25022.775738                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 25022.775738                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs         1841                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs              123                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs    14.967480                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.writebacks::writebacks          614                       # number of writebacks
system.cpu7.dcache.writebacks::total              614                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data          693                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total          693                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data         1013                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total         1013                       # number of WriteReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::cpu7.data           70                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total           70                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data         1706                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1706                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data         1706                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1706                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data         3639                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         3639                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data          755                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          755                       # number of WriteReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data          219                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total          219                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data          545                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total          545                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data         4394                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         4394                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data         4394                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         4394                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data     50900000                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     50900000                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data     29327956                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     29327956                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data      1387000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total      1387000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data      3201000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total      3201000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::cpu7.data       144000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total       144000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data     80227956                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     80227956                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data     80227956                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     80227956                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.000161                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000161                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.059576                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.059576                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data     0.159217                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.159217                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.000208                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.000208                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.000208                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.000208                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data 13987.359165                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 13987.359165                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 38844.974834                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 38844.974834                       # average WriteReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data  6333.333333                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6333.333333                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data  5873.394495                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total  5873.394495                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data 18258.524351                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 18258.524351                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data 18258.524351                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 18258.524351                       # average overall mshr miss latency
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.replacements            47569                       # number of replacements
system.cpu7.icache.tags.tagsinuse          203.541949                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            9530484                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs            47825                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           199.278285                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle      26900184000                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst   203.541949                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.795086                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.795086                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          235                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses         38368849                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses        38368849                       # Number of data accesses
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.ReadReq_hits::cpu7.inst      9530484                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        9530484                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst      9530484                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         9530484                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst      9530484                       # number of overall hits
system.cpu7.icache.overall_hits::total        9530484                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst        49772                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total        49772                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst        49772                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total         49772                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst        49772                       # number of overall misses
system.cpu7.icache.overall_misses::total        49772                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst    931647000                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total    931647000                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst    931647000                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total    931647000                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst    931647000                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total    931647000                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst      9580256                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      9580256                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst      9580256                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      9580256                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst      9580256                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      9580256                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.005195                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.005195                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.005195                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.005195                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.005195                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.005195                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 18718.295427                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 18718.295427                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 18718.295427                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 18718.295427                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 18718.295427                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 18718.295427                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            7                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs            7                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.writebacks::writebacks        47569                       # number of writebacks
system.cpu7.icache.writebacks::total            47569                       # number of writebacks
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst         1947                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total         1947                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst         1947                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total         1947                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst         1947                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total         1947                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst        47825                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total        47825                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst        47825                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total        47825                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst        47825                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total        47825                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst    801073000                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total    801073000                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst    801073000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total    801073000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst    801073000                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total    801073000                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.004992                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.004992                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.004992                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.004992                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.004992                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.004992                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 16750.088866                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 16750.088866                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 16750.088866                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 16750.088866                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 16750.088866                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 16750.088866                       # average overall mshr miss latency
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                     27058                       # number of replacements
system.l2.tags.tagsinuse                  1007.291339                       # Cycle average of tags in use
system.l2.tags.total_refs                     1105557                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     28082                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     39.368884                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               17825950000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      217.527866                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       193.460184                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       126.738067                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        22.305312                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        24.689617                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        26.656709                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        23.134423                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst        12.967593                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        17.094374                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst        60.001520                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data        37.441259                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.inst        41.183495                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.data        46.490920                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.inst        26.376677                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data        18.840023                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.inst        92.602957                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.data        19.780344                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.212430                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.188926                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.123768                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.021783                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.024111                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.026032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.022592                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.012664                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.016694                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.058595                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.036564                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.inst        0.040218                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.data        0.045401                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.inst        0.025758                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.018398                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.inst        0.090433                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.data        0.019317                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.983683                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          351                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          257                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          272                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4575958                       # Number of tag accesses
system.l2.tags.data_accesses                  4575958                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        14332                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            14332                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       306296                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           306296                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu0.data              254                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data              309                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data                4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu4.data               94                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu5.data              107                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu6.data               12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu7.data                8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  789                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu0.data             76                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data             37                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data              3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu3.data              3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu4.data              9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu5.data              5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu6.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu7.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                135                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data              5770                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data               493                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data               102                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data               154                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu4.data               173                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu5.data               184                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu6.data               417                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu7.data               140                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7433                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu0.inst         301765                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu1.inst          71676                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu2.inst          71775                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu3.inst          71031                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu4.inst          70998                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu5.inst          71553                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu6.inst          70511                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu7.inst          45873                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             775182                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu0.data          1367                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu1.data          1246                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu2.data           791                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu3.data           876                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu4.data           803                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu5.data           948                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu6.data          1217                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu7.data           341                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              7589                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu0.inst               301765                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                 7137                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                71676                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                 1739                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                71775                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                  893                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                71031                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                 1030                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst                70998                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data                  976                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.inst                71553                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.data                 1132                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.inst                70511                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.data                 1634                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.inst                45873                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.data                  481                       # number of demand (read+write) hits
system.l2.demand_hits::total                   790204                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst              301765                       # number of overall hits
system.l2.overall_hits::cpu0.data                7137                       # number of overall hits
system.l2.overall_hits::cpu1.inst               71676                       # number of overall hits
system.l2.overall_hits::cpu1.data                1739                       # number of overall hits
system.l2.overall_hits::cpu2.inst               71775                       # number of overall hits
system.l2.overall_hits::cpu2.data                 893                       # number of overall hits
system.l2.overall_hits::cpu3.inst               71031                       # number of overall hits
system.l2.overall_hits::cpu3.data                1030                       # number of overall hits
system.l2.overall_hits::cpu4.inst               70998                       # number of overall hits
system.l2.overall_hits::cpu4.data                 976                       # number of overall hits
system.l2.overall_hits::cpu5.inst               71553                       # number of overall hits
system.l2.overall_hits::cpu5.data                1132                       # number of overall hits
system.l2.overall_hits::cpu6.inst               70511                       # number of overall hits
system.l2.overall_hits::cpu6.data                1634                       # number of overall hits
system.l2.overall_hits::cpu7.inst               45873                       # number of overall hits
system.l2.overall_hits::cpu7.data                 481                       # number of overall hits
system.l2.overall_hits::total                  790204                       # number of overall hits
system.l2.UpgradeReq_misses::cpu0.data            106                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data            130                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data             15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data             27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu4.data             45                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu5.data             43                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu6.data             15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu7.data             12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                393                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data          151                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data           83                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data           96                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data           79                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu4.data          198                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu5.data          245                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu6.data           95                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu7.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              965                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data            1281                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data             704                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data             626                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data             517                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data             748                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu5.data             674                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu6.data             517                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu7.data             400                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5467                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu0.inst         3377                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu1.inst         1185                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu2.inst         1059                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu3.inst          687                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu4.inst         1677                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu5.inst         1223                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu6.inst          913                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu7.inst         1952                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12073                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu0.data         1037                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu1.data          422                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu2.data          386                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu3.data          344                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu4.data          494                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu5.data          385                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu6.data          352                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu7.data          469                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3889                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu0.inst               3377                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               2318                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst               1185                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data               1126                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst               1059                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data               1012                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                687                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data                861                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst               1677                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data               1242                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.inst               1223                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.data               1059                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.inst                913                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.data                869                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.inst               1952                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.data                869                       # number of demand (read+write) misses
system.l2.demand_misses::total                  21429                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst              3377                       # number of overall misses
system.l2.overall_misses::cpu0.data              2318                       # number of overall misses
system.l2.overall_misses::cpu1.inst              1185                       # number of overall misses
system.l2.overall_misses::cpu1.data              1126                       # number of overall misses
system.l2.overall_misses::cpu2.inst              1059                       # number of overall misses
system.l2.overall_misses::cpu2.data              1012                       # number of overall misses
system.l2.overall_misses::cpu3.inst               687                       # number of overall misses
system.l2.overall_misses::cpu3.data               861                       # number of overall misses
system.l2.overall_misses::cpu4.inst              1677                       # number of overall misses
system.l2.overall_misses::cpu4.data              1242                       # number of overall misses
system.l2.overall_misses::cpu5.inst              1223                       # number of overall misses
system.l2.overall_misses::cpu5.data              1059                       # number of overall misses
system.l2.overall_misses::cpu6.inst               913                       # number of overall misses
system.l2.overall_misses::cpu6.data               869                       # number of overall misses
system.l2.overall_misses::cpu7.inst              1952                       # number of overall misses
system.l2.overall_misses::cpu7.data               869                       # number of overall misses
system.l2.overall_misses::total                 21429                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu0.data       219500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu1.data        90500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu3.data       152500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu4.data       185500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu5.data        92000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu6.data        93500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu7.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       894500                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu0.data       157500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu1.data        31500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu2.data        31500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu3.data        31500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu5.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       281500                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data     78612500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data     43304500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data     38617000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data     31821000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu4.data     46092000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu5.data     41385000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu6.data     31829500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu7.data     24757000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     336418500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu0.inst    207649500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu1.inst     72877000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu2.inst     65841000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu3.inst     41812000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu4.inst    104097000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu5.inst     76146500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu6.inst     56239500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu7.inst    120056000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    744718500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu0.data     64162000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu1.data     26028000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu2.data     23895500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu3.data     21116500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu4.data     30558000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu5.data     23864000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu6.data     21609500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu7.data     28917000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    240150500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu0.inst    207649500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data    142774500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst     72877000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data     69332500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst     65841000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data     62512500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst     41812000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data     52937500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.inst    104097000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.data     76650000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.inst     76146500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.data     65249000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.inst     56239500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.data     53439000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.inst    120056000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.data     53674000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1321287500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst    207649500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data    142774500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst     72877000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data     69332500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst     65841000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data     62512500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst     41812000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data     52937500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.inst    104097000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.data     76650000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.inst     76146500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.data     65249000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.inst     56239500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.data     53439000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.inst    120056000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.data     53674000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1321287500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        14332                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        14332                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       306296                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       306296                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data          360                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data          439                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data           19                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu4.data          139                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu5.data          150                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu6.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu7.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1182                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data          227                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data          120                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data           99                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data           82                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu4.data          207                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu5.data          250                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu6.data           96                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu7.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1100                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data          7051                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data          1197                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data           728                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data           671                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data           921                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu5.data           858                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu6.data           934                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu7.data           540                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12900                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu0.inst       305142                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu1.inst        72861                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu2.inst        72834                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu3.inst        71718                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu4.inst        72675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu5.inst        72776                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu6.inst        71424                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu7.inst        47825                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         787255                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu0.data         2404                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu1.data         1668                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu2.data         1177                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu3.data         1220                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu4.data         1297                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu5.data         1333                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu6.data         1569                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu7.data          810                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         11478                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst           305142                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data             9455                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst            72861                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data             2865                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst            72834                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data             1905                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst            71718                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data             1891                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst            72675                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data             2218                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.inst            72776                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.data             2191                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.inst            71424                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.data             2503                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.inst            47825                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.data             1350                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               811633                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst          305142                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data            9455                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst           72861                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data            2865                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst           72834                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data            1905                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst           71718                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data            1891                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst           72675                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data            2218                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.inst           72776                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.data            2191                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.inst           71424                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.data            2503                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.inst           47825                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.data            1350                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              811633                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.294444                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.296128                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.789474                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.964286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu4.data     0.323741                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu5.data     0.286667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu6.data     0.555556                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu7.data     0.600000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.332487                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data     0.665198                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.691667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.969697                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data     0.963415                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu4.data     0.956522                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu5.data     0.980000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu6.data     0.989583                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu7.data     0.947368                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.877273                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.181676                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.588137                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.859890                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.770492                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data     0.812161                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu5.data     0.785548                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu6.data     0.553533                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu7.data     0.740741                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.423798                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu0.inst     0.011067                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu1.inst     0.016264                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu2.inst     0.014540                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu3.inst     0.009579                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu4.inst     0.023075                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu5.inst     0.016805                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu6.inst     0.012783                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu7.inst     0.040815                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.015336                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu0.data     0.431364                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu1.data     0.252998                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu2.data     0.327952                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu3.data     0.281967                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu4.data     0.380879                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu5.data     0.288822                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu6.data     0.224347                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu7.data     0.579012                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.338822                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.011067                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.245161                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.016264                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.393019                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.014540                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.531234                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.009579                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.455315                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.023075                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.559964                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.inst        0.016805                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.data        0.483341                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.inst        0.012783                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.data        0.347183                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.inst        0.040815                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.data        0.643704                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.026402                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.011067                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.245161                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.016264                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.393019                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.014540                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.531234                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.009579                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.455315                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.023075                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.559964                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst       0.016805                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data       0.483341                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst       0.012783                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data       0.347183                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst       0.040815                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data       0.643704                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.026402                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu0.data  2070.754717                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu1.data   696.153846                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu3.data  5648.148148                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu4.data  4122.222222                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu5.data  2139.534884                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu6.data  6233.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu7.data  5083.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2276.081425                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu0.data  1043.046358                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu1.data   379.518072                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu2.data   328.125000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu3.data   398.734177                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu5.data   120.408163                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   291.709845                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 61368.071819                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 61512.073864                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 61688.498403                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 61549.323017                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu4.data 61620.320856                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu5.data 61402.077151                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu6.data 61565.764023                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu7.data 61892.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 61536.217304                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu0.inst 61489.339651                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu1.inst 61499.578059                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu2.inst 62172.804533                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu3.inst 60861.717613                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu4.inst 62073.345259                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu5.inst 62262.060507                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu6.inst 61598.576123                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu7.inst 61504.098361                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 61684.626853                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu0.data 61872.709740                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu1.data 61677.725118                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu2.data 61905.440415                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu3.data 61385.174419                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu4.data 61858.299595                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu5.data 61984.415584                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu6.data 61390.625000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu7.data 61656.716418                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 61751.221394                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 61489.339651                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 61593.830889                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 61499.578059                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 61574.156306                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 62172.804533                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 61771.245059                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 60861.717613                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 61483.739837                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.inst 62073.345259                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.data 61714.975845                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.inst 62262.060507                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.data 61613.786591                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.inst 61598.576123                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.data 61494.821634                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.inst 61504.098361                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.data 61765.247411                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61658.850156                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 61489.339651                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 61593.830889                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 61499.578059                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 61574.156306                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 62172.804533                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 61771.245059                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 60861.717613                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 61483.739837                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.inst 62073.345259                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.data 61714.975845                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.inst 62262.060507                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.data 61613.786591                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.inst 61598.576123                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.data 61494.821634                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.inst 61504.098361                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.data 61765.247411                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61658.850156                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets              175                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       2                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets    87.500000                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                 5021                       # number of writebacks
system.l2.writebacks::total                      5021                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu0.inst           86                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu1.inst          111                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu2.inst           50                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu3.inst           93                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu4.inst           95                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu5.inst           54                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu6.inst          118                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu7.inst           42                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           649                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu0.data           31                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu1.data           21                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu2.data           15                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu3.data           22                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu4.data           30                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu5.data           24                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu6.data           27                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu7.data           30                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          200                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst              86                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              31                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst             111                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data              21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              50                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data              15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              93                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data              22                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.inst              95                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.data              30                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.inst              54                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.data              24                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.inst             118                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.data              27                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu7.inst              42                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu7.data              30                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 849                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst             86                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             31                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst            111                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data             21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             50                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data             15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             93                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data             22                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.inst             95                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.data             30                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.inst             54                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.data             24                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.inst            118                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.data             27                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu7.inst             42                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu7.data             30                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                849                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks         1161                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1161                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data          106                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data          130                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu2.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu3.data           27                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu4.data           45                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu5.data           43                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu6.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu7.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           393                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu0.data          151                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data           83                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu2.data           96                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu3.data           79                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu4.data          198                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu5.data          245                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu6.data           95                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu7.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          965                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data         1281                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data          704                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data          626                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data          517                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu4.data          748                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu5.data          674                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu6.data          517                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu7.data          400                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5467                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu0.inst         3291                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu1.inst         1074                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu2.inst         1009                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu3.inst          594                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu4.inst         1582                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu5.inst         1169                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu6.inst          795                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu7.inst         1910                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        11424                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu0.data         1006                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu1.data          401                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu2.data          371                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu3.data          322                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu4.data          464                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu5.data          361                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu6.data          325                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu7.data          439                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3689                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst          3291                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          2287                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst          1074                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data          1105                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst          1009                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data           997                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst           594                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data           839                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.inst          1582                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.data          1212                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.inst          1169                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.data          1035                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.inst           795                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.data           842                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.inst          1910                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.data           839                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             20580                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst         3291                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         2287                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst         1074                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data         1105                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst         1009                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data          997                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst          594                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data          839                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.inst         1582                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.data         1212                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.inst         1169                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.data         1035                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.inst          795                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.data          842                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.inst         1910                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.data          839                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            20580                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data      2272500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data      2782500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu2.data       318500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu3.data       569500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu4.data       956500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu5.data       914000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu6.data       320500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu7.data       255500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      8389500                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu0.data      3239500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data      1782500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu2.data      2064000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu3.data      1697500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu4.data      4249000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu5.data      5258500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu6.data      2039000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu7.data       386000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     20716000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     65802001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data     36264001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data     32356501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data     26650501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu4.data     38612000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu5.data     34644003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu6.data     26658003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu7.data     20755005                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    281742015                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu0.inst    170321000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu1.inst     56396502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu2.inst     53100001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu3.inst     31248001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu4.inst     82896506                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu5.inst     61396501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu6.inst     41669500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu7.inst     98597003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    595625014                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu0.data     52397000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu1.data     20941002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu2.data     19366500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu3.data     16695000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu4.data     24269001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu5.data     18918000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu6.data     16891000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu7.data     22886002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    192363505                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst    170321000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data    118199001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst     56396502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data     57205003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst     53100001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data     51723001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst     31248001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data     43345501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.inst     82896506                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.data     62881001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.inst     61396501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.data     53562003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.inst     41669500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.data     43549003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.inst     98597003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.data     43641007                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1069730534                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst    170321000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data    118199001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst     56396502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data     57205003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst     53100001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data     51723001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst     31248001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data     43345501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.inst     82896506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.data     62881001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.inst     61396501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.data     53562003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.inst     41669500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.data     43549003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.inst     98597003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.data     43641007                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1069730534                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.294444                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data     0.296128                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu2.data     0.789474                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu3.data     0.964286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu4.data     0.323741                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu5.data     0.286667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu6.data     0.555556                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu7.data     0.600000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.332487                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu0.data     0.665198                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.691667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu2.data     0.969697                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu3.data     0.963415                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu4.data     0.956522                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu5.data     0.980000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu6.data     0.989583                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu7.data     0.947368                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.877273                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.181676                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.588137                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.859890                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.770492                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu4.data     0.812161                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu5.data     0.785548                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu6.data     0.553533                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu7.data     0.740741                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.423798                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.010785                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.014740                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.013853                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.008282                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu4.inst     0.021768                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu5.inst     0.016063                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu6.inst     0.011131                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu7.inst     0.039937                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.014511                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu0.data     0.418469                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu1.data     0.240408                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu2.data     0.315208                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu3.data     0.263934                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu4.data     0.357749                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu5.data     0.270818                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu6.data     0.207138                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu7.data     0.541975                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.321397                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.010785                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.241883                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.014740                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.385689                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.013853                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.523360                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.008282                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.443681                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.inst     0.021768                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.data     0.546438                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.inst     0.016063                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.data     0.472387                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.inst     0.011131                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.data     0.336396                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.inst     0.039937                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.data     0.621481                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.025356                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.010785                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.241883                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.014740                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.385689                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.013853                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.523360                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.008282                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.443681                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.inst     0.021768                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.data     0.546438                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.inst     0.016063                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.data     0.472387                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.inst     0.011131                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.data     0.336396                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.inst     0.039937                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.data     0.621481                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.025356                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data 21438.679245                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data 21403.846154                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu2.data 21233.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu3.data 21092.592593                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu4.data 21255.555556                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu5.data 21255.813953                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu6.data 21366.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu7.data 21291.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21347.328244                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 21453.642384                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 21475.903614                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data        21500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu3.data 21487.341772                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu4.data 21459.595960                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu5.data 21463.265306                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu6.data 21463.157895                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu7.data 21444.444444                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21467.357513                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 51367.682279                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 51511.365057                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 51687.701278                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 51548.357834                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu4.data 51620.320856                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu5.data 51400.597923                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu6.data 51562.868472                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu7.data 51887.512500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 51535.031096                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 51753.570343                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 52510.709497                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 52626.363726                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 52606.062290                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu4.inst 52399.814159                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu5.inst 52520.531223                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu6.inst 52414.465409                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu7.inst 51621.467539                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 52138.043943                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 52084.493042                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 52221.950125                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 52200.808625                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 51847.826087                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu4.data 52303.881466                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu5.data 52404.432133                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu6.data 51972.307692                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu7.data 52132.123007                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 52145.162646                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 51753.570343                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 51682.991255                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 52510.709497                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 51769.233484                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 52626.363726                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 51878.636911                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst 52606.062290                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 51663.290822                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.inst 52399.814159                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.data 51882.014026                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.inst 52520.531223                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.data 51750.727536                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.inst 52414.465409                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.data 51720.906176                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.inst 51621.467539                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.data 52015.502980                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 51979.131876                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 51753.570343                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 51682.991255                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 52510.709497                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 51769.233484                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 52626.363726                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 51878.636911                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst 52606.062290                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 51663.290822                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.inst 52399.814159                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.data 51882.014026                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.inst 52520.531223                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.data 51750.727536                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.inst 52414.465409                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.data 51720.906176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.inst 51621.467539                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.data 52015.502980                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 51979.131876                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         47471                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        32834                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              15113                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5021                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6503                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             5090                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           8504                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5551                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5460                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15113                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port        66355                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  66355                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port      1638016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1638016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            12320                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             35743                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   35743    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               35743                       # Request fanout histogram
system.membus.reqLayer0.occupancy            67969710                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          102865000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1666127                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       444794                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       896993                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          16817                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         8917                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         7900                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  87534926000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            820791                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           18                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        19353                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       785213                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           30575                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            5872                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          8639                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          14511                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          335                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          335                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            22387                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           22387                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        787281                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        33528                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       915180                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        39018                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       218336                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        19645                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       218246                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side         7879                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       214898                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         8768                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side       217772                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side        13341                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side       218082                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side        13188                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side       214016                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side        10747                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side       143219                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side         7705                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2480040                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     39041856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1066496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      9310080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       280128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      9306368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       172544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      9163520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       183488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side      9286016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side       200768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side      9299008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side       207168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side      9125888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side       241152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side      6105216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side       125696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              103115392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           71185                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2362816                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           885102                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.904958                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           2.224519                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 334625     37.81%     37.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 143618     16.23%     54.03% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 122672     13.86%     67.89% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 124981     14.12%     82.01% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  38992      4.41%     86.42% # Request fanout histogram
system.tol2bus.snoop_fanout::5                  37979      4.29%     90.71% # Request fanout histogram
system.tol2bus.snoop_fanout::6                  38557      4.36%     95.07% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  31811      3.59%     98.66% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   2829      0.32%     98.98% # Request fanout histogram
system.tol2bus.snoop_fanout::9                   2422      0.27%     99.25% # Request fanout histogram
system.tol2bus.snoop_fanout::10                  2127      0.24%     99.49% # Request fanout histogram
system.tol2bus.snoop_fanout::11                  1406      0.16%     99.65% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   909      0.10%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   837      0.09%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   739      0.08%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::15                   574      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                    24      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             885102                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1632655905                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         457887062                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          26322327                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         109503934                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          16723280                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy         109453951                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           5496797                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy        107725535                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          6376794                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy        109217039                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy         11322301                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy        109386533                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy         11013768                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy        107305612                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy          7757289                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy         71887162                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy          7183816                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
