/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.35
Hash     : d4a5e5a
Date     : Feb  9 2024
Type     : Engineering
Log Time   : Fri Feb  9 09:16:01 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 34
# Timing Graph Levels: 68

#Path 1
Startpoint: main_uart_rx_fifo_level0[4].Q[0] (dffre clocked by sys_clk)
Endpoint  : main_uart_rx_fifo_level0[4].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock sys_clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
sys_clk.inpad[0] (.input)                                        0.000     0.000
main_uart_rx_fifo_level0[4].C[0] (dffre)                         0.779     0.779
main_uart_rx_fifo_level0[4].Q[0] (dffre) [clock-to-output]       0.029     0.808
$abc$49251$li016_li016.in[3] (.names)                            0.066     0.874
$abc$49251$li016_li016.out[0] (.names)                           0.039     0.913
main_uart_rx_fifo_level0[4].D[0] (dffre)                         0.000     0.913
data arrival time                                                          0.913

clock sys_clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
sys_clk.inpad[0] (.input)                                        0.000     0.000
main_uart_rx_fifo_level0[4].C[0] (dffre)                         0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          0.913
--------------------------------------------------------------------------------
slack (MET)                                                                0.162


#Path 2
Startpoint: main_uart_rx_fifo_level0[4].Q[0] (dffre clocked by sys_clk)
Endpoint  : main_uart_rx_fifo_readable.D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock sys_clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
sys_clk.inpad[0] (.input)                                        0.000     0.000
main_uart_rx_fifo_level0[4].C[0] (dffre)                         0.779     0.779
main_uart_rx_fifo_level0[4].Q[0] (dffre) [clock-to-output]       0.029     0.808
$abc$49251$li008_li008.in[0] (.names)                            0.066     0.874
$abc$49251$li008_li008.out[0] (.names)                           0.039     0.913
main_uart_rx_fifo_readable.D[0] (dffre)                          0.000     0.913
data arrival time                                                          0.913

clock sys_clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
sys_clk.inpad[0] (.input)                                        0.000     0.000
main_uart_rx_fifo_readable.C[0] (dffre)                          0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          0.913
--------------------------------------------------------------------------------
slack (MET)                                                                0.162


#Path 3
Startpoint: main_uart_rx_fifo_level0[4].Q[0] (dffre clocked by sys_clk)
Endpoint  : main_uart_rx_fifo_level0[1].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock sys_clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
sys_clk.inpad[0] (.input)                                        0.000     0.000
main_uart_rx_fifo_level0[4].C[0] (dffre)                         0.779     0.779
main_uart_rx_fifo_level0[4].Q[0] (dffre) [clock-to-output]       0.029     0.808
$abc$49251$li019_li019.in[4] (.names)                            0.066     0.874
$abc$49251$li019_li019.out[0] (.names)                           0.065     0.939
main_uart_rx_fifo_level0[1].D[0] (dffre)                         0.000     0.939
data arrival time                                                          0.939

clock sys_clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
sys_clk.inpad[0] (.input)                                        0.000     0.000
main_uart_rx_fifo_level0[1].C[0] (dffre)                         0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          0.939
--------------------------------------------------------------------------------
slack (MET)                                                                0.188


#Path 4
Startpoint: main_uart_rx_fifo_level0[0].Q[0] (dffre clocked by sys_clk)
Endpoint  : main_uart_rx_fifo_level0[2].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock sys_clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
sys_clk.inpad[0] (.input)                                        0.000     0.000
main_uart_rx_fifo_level0[0].C[0] (dffre)                         0.779     0.779
main_uart_rx_fifo_level0[0].Q[0] (dffre) [clock-to-output]       0.029     0.808
$abc$49251$li018_li018.in[4] (.names)                            0.066     0.874
$abc$49251$li018_li018.out[0] (.names)                           0.076     0.951
main_uart_rx_fifo_level0[2].D[0] (dffre)                         0.000     0.951
data arrival time                                                          0.951

clock sys_clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
sys_clk.inpad[0] (.input)                                        0.000     0.000
main_uart_rx_fifo_level0[2].C[0] (dffre)                         0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          0.951
--------------------------------------------------------------------------------
slack (MET)                                                                0.200


#Path 5
Startpoint: builder_csr_bankarray_dat_r[6].Q[0] (dffre clocked by sys_clk)
Endpoint  : main_uart_rx_fifo_produce[3].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock sys_clk (rise edge)                                         0.000     0.000
clock source latency                                              0.000     0.000
sys_clk.inpad[0] (.input)                                         0.000     0.000
builder_csr_bankarray_dat_r[6].C[0] (dffre)                       0.779     0.779
builder_csr_bankarray_dat_r[6].Q[0] (dffre) [clock-to-output]     0.029     0.808
$abc$49251$li012_li012.in[5] (.names)                             0.066     0.874
$abc$49251$li012_li012.out[0] (.names)                            0.076     0.951
main_uart_rx_fifo_produce[3].D[0] (dffre)                         0.000     0.951
data arrival time                                                           0.951

clock sys_clk (rise edge)                                         0.000     0.000
clock source latency                                              0.000     0.000
sys_clk.inpad[0] (.input)                                         0.000     0.000
main_uart_rx_fifo_produce[3].C[0] (dffre)                         0.779     0.779
clock uncertainty                                                 0.000     0.779
cell hold time                                                   -0.028     0.751
data required time                                                          0.751
---------------------------------------------------------------------------------
data required time                                                         -0.751
data arrival time                                                           0.951
---------------------------------------------------------------------------------
slack (MET)                                                                 0.200


#Path 6
Startpoint: builder_csr_bankarray_dat_r[6].Q[0] (dffre clocked by sys_clk)
Endpoint  : main_uart_rx_fifo_produce[2].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock sys_clk (rise edge)                                         0.000     0.000
clock source latency                                              0.000     0.000
sys_clk.inpad[0] (.input)                                         0.000     0.000
builder_csr_bankarray_dat_r[6].C[0] (dffre)                       0.779     0.779
builder_csr_bankarray_dat_r[6].Q[0] (dffre) [clock-to-output]     0.029     0.808
$abc$49251$li013_li013.in[3] (.names)                             0.066     0.874
$abc$49251$li013_li013.out[0] (.names)                            0.076     0.951
main_uart_rx_fifo_produce[2].D[0] (dffre)                         0.000     0.951
data arrival time                                                           0.951

clock sys_clk (rise edge)                                         0.000     0.000
clock source latency                                              0.000     0.000
sys_clk.inpad[0] (.input)                                         0.000     0.000
main_uart_rx_fifo_produce[2].C[0] (dffre)                         0.779     0.779
clock uncertainty                                                 0.000     0.779
cell hold time                                                   -0.028     0.751
data required time                                                          0.751
---------------------------------------------------------------------------------
data required time                                                         -0.751
data arrival time                                                           0.951
---------------------------------------------------------------------------------
slack (MET)                                                                 0.200


#Path 7
Startpoint: main_uart_rx_fifo_level0[0].Q[0] (dffre clocked by sys_clk)
Endpoint  : main_uart_rx_fifo_level0[0].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock sys_clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
sys_clk.inpad[0] (.input)                                        0.000     0.000
main_uart_rx_fifo_level0[0].C[0] (dffre)                         0.779     0.779
main_uart_rx_fifo_level0[0].Q[0] (dffre) [clock-to-output]       0.029     0.808
$abc$49251$li020_li020.in[3] (.names)                            0.066     0.874
$abc$49251$li020_li020.out[0] (.names)                           0.101     0.976
main_uart_rx_fifo_level0[0].D[0] (dffre)                         0.000     0.976
data arrival time                                                          0.976

clock sys_clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
sys_clk.inpad[0] (.input)                                        0.000     0.000
main_uart_rx_fifo_level0[0].C[0] (dffre)                         0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          0.976
--------------------------------------------------------------------------------
slack (MET)                                                                0.225


#Path 8
Startpoint: builder_csr_bankarray_dat_r[6].Q[0] (dffre clocked by sys_clk)
Endpoint  : main_uart_rx_fifo_produce[1].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock sys_clk (rise edge)                                         0.000     0.000
clock source latency                                              0.000     0.000
sys_clk.inpad[0] (.input)                                         0.000     0.000
builder_csr_bankarray_dat_r[6].C[0] (dffre)                       0.779     0.779
builder_csr_bankarray_dat_r[6].Q[0] (dffre) [clock-to-output]     0.029     0.808
$abc$49251$li014_li014.in[2] (.names)                             0.066     0.874
$abc$49251$li014_li014.out[0] (.names)                            0.101     0.976
main_uart_rx_fifo_produce[1].D[0] (dffre)                         0.000     0.976
data arrival time                                                           0.976

clock sys_clk (rise edge)                                         0.000     0.000
clock source latency                                              0.000     0.000
sys_clk.inpad[0] (.input)                                         0.000     0.000
main_uart_rx_fifo_produce[1].C[0] (dffre)                         0.779     0.779
clock uncertainty                                                 0.000     0.779
cell hold time                                                   -0.028     0.751
data required time                                                          0.751
---------------------------------------------------------------------------------
data required time                                                         -0.751
data arrival time                                                           0.976
---------------------------------------------------------------------------------
slack (MET)                                                                 0.225


#Path 9
Startpoint: builder_csr_bankarray_dat_r[6].Q[0] (dffre clocked by sys_clk)
Endpoint  : main_uart_rx_fifo_produce[0].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock sys_clk (rise edge)                                         0.000     0.000
clock source latency                                              0.000     0.000
sys_clk.inpad[0] (.input)                                         0.000     0.000
builder_csr_bankarray_dat_r[6].C[0] (dffre)                       0.779     0.779
builder_csr_bankarray_dat_r[6].Q[0] (dffre) [clock-to-output]     0.029     0.808
$abc$49251$li015_li015.in[0] (.names)                             0.066     0.874
$abc$49251$li015_li015.out[0] (.names)                            0.101     0.976
main_uart_rx_fifo_produce[0].D[0] (dffre)                         0.000     0.976
data arrival time                                                           0.976

clock sys_clk (rise edge)                                         0.000     0.000
clock source latency                                              0.000     0.000
sys_clk.inpad[0] (.input)                                         0.000     0.000
main_uart_rx_fifo_produce[0].C[0] (dffre)                         0.779     0.779
clock uncertainty                                                 0.000     0.779
cell hold time                                                   -0.028     0.751
data required time                                                          0.751
---------------------------------------------------------------------------------
data required time                                                         -0.751
data arrival time                                                           0.976
---------------------------------------------------------------------------------
slack (MET)                                                                 0.225


#Path 10
Startpoint: VexRiscv.execute_RS1[30].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[31].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_RS1[30].C[0] (dffre)                                                0.779     0.779
VexRiscv.execute_RS1[30].Q[0] (dffre) [clock-to-output]                              0.029     0.808
$abc$49251$li084_li084.in[1] (.names)                                                0.066     0.874
$abc$49251$li084_li084.out[0] (.names)                                               0.154     1.029
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[31].D[0] (dffre)                       0.000     1.029
data arrival time                                                                              1.029

clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[31].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              1.029
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.278


#Path 11
Startpoint: VexRiscv.execute_RS1[30].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[30].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_RS1[30].C[0] (dffre)                                                0.779     0.779
VexRiscv.execute_RS1[30].Q[0] (dffre) [clock-to-output]                              0.029     0.808
$abc$49251$li082_li082.in[0] (.names)                                                0.066     0.874
$abc$49251$li082_li082.out[0] (.names)                                               0.154     1.029
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[30].D[0] (dffre)                       0.000     1.029
data arrival time                                                                              1.029

clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[30].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              1.029
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.278


#Path 12
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[31].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[31].C[0] (dffre)                         0.779     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[31].Q[0] (dffre) [clock-to-output]       0.029     0.808
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31].D[0] (dffre)                       0.221     1.029
data arrival time                                                                                1.029

clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                1.029
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.278


#Path 13
Startpoint: main_uart_rx_fifo_level0[4].Q[0] (dffre clocked by sys_clk)
Endpoint  : main_uart_rx_fifo_level0[3].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock sys_clk (rise edge)                                         0.000     0.000
clock source latency                                              0.000     0.000
sys_clk.inpad[0] (.input)                                         0.000     0.000
main_uart_rx_fifo_level0[4].C[0] (dffre)                          0.779     0.779
main_uart_rx_fifo_level0[4].Q[0] (dffre) [clock-to-output]        0.029     0.808
main_uart_rx_fifo_wrport_we.in[1] (.names)                        0.066     0.874
main_uart_rx_fifo_wrport_we.out[0] (.names)                       0.065     0.939
$abc$49251$li017_li017.in[3] (.names)                             0.066     1.006
$abc$49251$li017_li017.out[0] (.names)                            0.144     1.149
main_uart_rx_fifo_level0[3].D[0] (dffre)                          0.000     1.149
data arrival time                                                           1.149

clock sys_clk (rise edge)                                         0.000     0.000
clock source latency                                              0.000     0.000
sys_clk.inpad[0] (.input)                                         0.000     0.000
main_uart_rx_fifo_level0[3].C[0] (dffre)                          0.779     0.779
clock uncertainty                                                 0.000     0.779
cell hold time                                                   -0.028     0.751
data required time                                                          0.751
---------------------------------------------------------------------------------
data required time                                                         -0.751
data arrival time                                                           1.149
---------------------------------------------------------------------------------
slack (MET)                                                                 0.398


#Path 14
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[30].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[30].C[0] (dffre)                         0.779     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[30].Q[0] (dffre) [clock-to-output]       0.029     0.808
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30].D[0] (dffre)                       0.354     1.162
data arrival time                                                                                1.162

clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                1.162
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.411


#Path 15
Startpoint: VexRiscv.execute_RS1[0].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                0.000     0.000
sys_clk.inpad[0] (.input)                                                           0.000     0.000
VexRiscv.execute_RS1[0].C[0] (dffre)                                                0.779     0.779
VexRiscv.execute_RS1[0].Q[0] (dffre) [clock-to-output]                              0.029     0.808
$auto$maccmap.cc:240:synth$7143.C[1].p[0] (adder_carry)                             0.351     1.159
$auto$maccmap.cc:240:synth$7143.C[1].sumout[0] (adder_carry)                        0.018     1.177
VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0].D[0] (dffre)                       0.000     1.177
data arrival time                                                                             1.177

clock sys_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                0.000     0.000
sys_clk.inpad[0] (.input)                                                           0.000     0.000
VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                   0.000     0.779
cell hold time                                                                     -0.028     0.751
data required time                                                                            0.751
---------------------------------------------------------------------------------------------------
data required time                                                                           -0.751
data arrival time                                                                             1.177
---------------------------------------------------------------------------------------------------
slack (MET)                                                                                   0.426


#Path 16
Startpoint: VexRiscv.execute_RS1[10].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[10].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_RS1[10].C[0] (dffre)                                                0.779     0.779
VexRiscv.execute_RS1[10].Q[0] (dffre) [clock-to-output]                              0.029     0.808
$auto$maccmap.cc:240:synth$7143.C[11].p[0] (adder_carry)                             0.351     1.159
$auto$maccmap.cc:240:synth$7143.C[11].sumout[0] (adder_carry)                        0.018     1.177
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[10].D[0] (dffre)                       0.000     1.177
data arrival time                                                                              1.177

clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[10].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              1.177
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.426


#Path 17
Startpoint: VexRiscv.execute_RS1[2].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[2].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                0.000     0.000
sys_clk.inpad[0] (.input)                                                           0.000     0.000
VexRiscv.execute_RS1[2].C[0] (dffre)                                                0.779     0.779
VexRiscv.execute_RS1[2].Q[0] (dffre) [clock-to-output]                              0.029     0.808
$auto$maccmap.cc:240:synth$7143.C[3].p[0] (adder_carry)                             0.351     1.159
$auto$maccmap.cc:240:synth$7143.C[3].sumout[0] (adder_carry)                        0.018     1.177
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[2].D[0] (dffre)                       0.000     1.177
data arrival time                                                                             1.177

clock sys_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                0.000     0.000
sys_clk.inpad[0] (.input)                                                           0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[2].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                   0.000     0.779
cell hold time                                                                     -0.028     0.751
data required time                                                                            0.751
---------------------------------------------------------------------------------------------------
data required time                                                                           -0.751
data arrival time                                                                             1.177
---------------------------------------------------------------------------------------------------
slack (MET)                                                                                   0.426


#Path 18
Startpoint: VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27].Q[0] (dffre clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A2[11] (RS_TDP36K clocked by sys_clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27].C[0] (dffre)                       0.779     0.779
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27].Q[0] (dffre) [clock-to-output]     0.029     0.808
VexRiscv.lastStageRegFileWrite_payload_data[27].in[0] (.names)                         0.066     0.874
VexRiscv.lastStageRegFileWrite_payload_data[27].out[0] (.names)                        0.099     0.973
WDATA_A2[11]_2.in[0] (.names)                                                          0.066     1.040
WDATA_A2[11]_2.out[0] (.names)                                                         0.101     1.141
DATA_OUT_B2[10]_2.WDATA_A2[11] (RS_TDP36K)                                             0.220     1.360
data arrival time                                                                                1.360

clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K)                                                0.779     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                         0.144     0.924
data required time                                                                               0.924
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.924
data arrival time                                                                                1.360
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.437


#Path 19
Startpoint: VexRiscv.execute_RS1[2].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[3].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                0.000     0.000
sys_clk.inpad[0] (.input)                                                           0.000     0.000
VexRiscv.execute_RS1[2].C[0] (dffre)                                                0.779     0.779
VexRiscv.execute_RS1[2].Q[0] (dffre) [clock-to-output]                              0.029     0.808
$auto$maccmap.cc:240:synth$7143.C[3].p[0] (adder_carry)                             0.351     1.159
$auto$maccmap.cc:240:synth$7143.C[3].cout[0] (adder_carry)                          0.014     1.173
$auto$maccmap.cc:240:synth$7143.C[4].cin[0] (adder_carry)                           0.000     1.173
$auto$maccmap.cc:240:synth$7143.C[4].sumout[0] (adder_carry)                        0.018     1.192
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[3].D[0] (dffre)                       0.000     1.192
data arrival time                                                                             1.192

clock sys_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                0.000     0.000
sys_clk.inpad[0] (.input)                                                           0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[3].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                   0.000     0.779
cell hold time                                                                     -0.028     0.751
data required time                                                                            0.751
---------------------------------------------------------------------------------------------------
data required time                                                                           -0.751
data arrival time                                                                             1.192
---------------------------------------------------------------------------------------------------
slack (MET)                                                                                   0.441


#Path 20
Startpoint: VexRiscv.execute_RS1[10].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[11].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_RS1[10].C[0] (dffre)                                                0.779     0.779
VexRiscv.execute_RS1[10].Q[0] (dffre) [clock-to-output]                              0.029     0.808
$auto$maccmap.cc:240:synth$7143.C[11].p[0] (adder_carry)                             0.351     1.159
$auto$maccmap.cc:240:synth$7143.C[11].cout[0] (adder_carry)                          0.014     1.173
$auto$maccmap.cc:240:synth$7143.C[12].cin[0] (adder_carry)                           0.000     1.173
$auto$maccmap.cc:240:synth$7143.C[12].sumout[0] (adder_carry)                        0.018     1.192
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[11].D[0] (dffre)                       0.000     1.192
data arrival time                                                                              1.192

clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[11].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              1.192
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.441


#Path 21
Startpoint: VexRiscv.execute_RS1[0].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                0.000     0.000
sys_clk.inpad[0] (.input)                                                           0.000     0.000
VexRiscv.execute_RS1[0].C[0] (dffre)                                                0.779     0.779
VexRiscv.execute_RS1[0].Q[0] (dffre) [clock-to-output]                              0.029     0.808
$auto$maccmap.cc:240:synth$7143.C[1].p[0] (adder_carry)                             0.351     1.159
$auto$maccmap.cc:240:synth$7143.C[1].cout[0] (adder_carry)                          0.014     1.173
$auto$maccmap.cc:240:synth$7143.C[2].cin[0] (adder_carry)                           0.000     1.173
$auto$maccmap.cc:240:synth$7143.C[2].sumout[0] (adder_carry)                        0.018     1.192
VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1].D[0] (dffre)                       0.000     1.192
data arrival time                                                                             1.192

clock sys_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                0.000     0.000
sys_clk.inpad[0] (.input)                                                           0.000     0.000
VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                   0.000     0.779
cell hold time                                                                     -0.028     0.751
data required time                                                                            0.751
---------------------------------------------------------------------------------------------------
data required time                                                                           -0.751
data arrival time                                                                             1.192
---------------------------------------------------------------------------------------------------
slack (MET)                                                                                   0.441


#Path 22
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[28].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[28].C[0] (dffre)                         0.779     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[28].Q[0] (dffre) [clock-to-output]       0.029     0.808
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28].D[0] (dffre)                       0.387     1.195
data arrival time                                                                                1.195

clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                1.195
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.444


#Path 23
Startpoint: VexRiscv.execute_RS1[10].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[12].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_RS1[10].C[0] (dffre)                                                0.779     0.779
VexRiscv.execute_RS1[10].Q[0] (dffre) [clock-to-output]                              0.029     0.808
$auto$maccmap.cc:240:synth$7143.C[11].p[0] (adder_carry)                             0.351     1.159
$auto$maccmap.cc:240:synth$7143.C[11].cout[0] (adder_carry)                          0.014     1.173
$auto$maccmap.cc:240:synth$7143.C[12].cin[0] (adder_carry)                           0.000     1.173
$auto$maccmap.cc:240:synth$7143.C[12].cout[0] (adder_carry)                          0.018     1.191
$auto$maccmap.cc:240:synth$7143.C[13].cin[0] (adder_carry)                           0.000     1.191
$auto$maccmap.cc:240:synth$7143.C[13].sumout[0] (adder_carry)                        0.018     1.210
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[12].D[0] (dffre)                       0.000     1.210
data arrival time                                                                              1.210

clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[12].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              1.210
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.459


#Path 24
Startpoint: VexRiscv.execute_RS1[2].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[4].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                0.000     0.000
sys_clk.inpad[0] (.input)                                                           0.000     0.000
VexRiscv.execute_RS1[2].C[0] (dffre)                                                0.779     0.779
VexRiscv.execute_RS1[2].Q[0] (dffre) [clock-to-output]                              0.029     0.808
$auto$maccmap.cc:240:synth$7143.C[3].p[0] (adder_carry)                             0.351     1.159
$auto$maccmap.cc:240:synth$7143.C[3].cout[0] (adder_carry)                          0.014     1.173
$auto$maccmap.cc:240:synth$7143.C[4].cin[0] (adder_carry)                           0.000     1.173
$auto$maccmap.cc:240:synth$7143.C[4].cout[0] (adder_carry)                          0.018     1.191
$auto$maccmap.cc:240:synth$7143.C[5].cin[0] (adder_carry)                           0.000     1.191
$auto$maccmap.cc:240:synth$7143.C[5].sumout[0] (adder_carry)                        0.018     1.210
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[4].D[0] (dffre)                       0.000     1.210
data arrival time                                                                             1.210

clock sys_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                0.000     0.000
sys_clk.inpad[0] (.input)                                                           0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[4].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                   0.000     0.779
cell hold time                                                                     -0.028     0.751
data required time                                                                            0.751
---------------------------------------------------------------------------------------------------
data required time                                                                           -0.751
data arrival time                                                                             1.210
---------------------------------------------------------------------------------------------------
slack (MET)                                                                                   0.459


#Path 25
Startpoint: VexRiscv.execute_RS1[13].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[13].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_RS1[13].C[0] (dffre)                                                0.779     0.779
VexRiscv.execute_RS1[13].Q[0] (dffre) [clock-to-output]                              0.029     0.808
$auto$maccmap.cc:240:synth$7143.C[14].p[0] (adder_carry)                             0.385     1.193
$auto$maccmap.cc:240:synth$7143.C[14].sumout[0] (adder_carry)                        0.018     1.211
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[13].D[0] (dffre)                       0.000     1.211
data arrival time                                                                              1.211

clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[13].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              1.211
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.460


#Path 26
Startpoint: VexRiscv.execute_RS1[5].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[5].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                0.000     0.000
sys_clk.inpad[0] (.input)                                                           0.000     0.000
VexRiscv.execute_RS1[5].C[0] (dffre)                                                0.779     0.779
VexRiscv.execute_RS1[5].Q[0] (dffre) [clock-to-output]                              0.029     0.808
$auto$maccmap.cc:240:synth$7143.C[6].p[0] (adder_carry)                             0.385     1.193
$auto$maccmap.cc:240:synth$7143.C[6].sumout[0] (adder_carry)                        0.018     1.211
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[5].D[0] (dffre)                       0.000     1.211
data arrival time                                                                             1.211

clock sys_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                0.000     0.000
sys_clk.inpad[0] (.input)                                                           0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[5].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                   0.000     0.779
cell hold time                                                                     -0.028     0.751
data required time                                                                            0.751
---------------------------------------------------------------------------------------------------
data required time                                                                           -0.751
data arrival time                                                                             1.211
---------------------------------------------------------------------------------------------------
slack (MET)                                                                                   0.460


#Path 27
Startpoint: VexRiscv.execute_RS1[7].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[7].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                0.000     0.000
sys_clk.inpad[0] (.input)                                                           0.000     0.000
VexRiscv.execute_RS1[7].C[0] (dffre)                                                0.779     0.779
VexRiscv.execute_RS1[7].Q[0] (dffre) [clock-to-output]                              0.029     0.808
$auto$maccmap.cc:240:synth$7143.C[8].p[0] (adder_carry)                             0.387     1.195
$auto$maccmap.cc:240:synth$7143.C[8].sumout[0] (adder_carry)                        0.018     1.213
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[7].D[0] (dffre)                       0.000     1.213
data arrival time                                                                             1.213

clock sys_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                0.000     0.000
sys_clk.inpad[0] (.input)                                                           0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[7].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                   0.000     0.779
cell hold time                                                                     -0.028     0.751
data required time                                                                            0.751
---------------------------------------------------------------------------------------------------
data required time                                                                           -0.751
data arrival time                                                                             1.213
---------------------------------------------------------------------------------------------------
slack (MET)                                                                                   0.463


#Path 28
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[12].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[12].C[0] (dffre)                         0.779     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[12].Q[0] (dffre) [clock-to-output]       0.029     0.808
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12].D[0] (dffre)                       0.412     1.220
data arrival time                                                                                1.220

clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                1.220
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.469


#Path 29
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[29].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[29].C[0] (dffre)                         0.779     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[29].Q[0] (dffre) [clock-to-output]       0.029     0.808
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29].D[0] (dffre)                       0.412     1.220
data arrival time                                                                                1.220

clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                1.220
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.469


#Path 30
Startpoint: VexRiscv.execute_RS1[13].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[14].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_RS1[13].C[0] (dffre)                                                0.779     0.779
VexRiscv.execute_RS1[13].Q[0] (dffre) [clock-to-output]                              0.029     0.808
$auto$maccmap.cc:240:synth$7143.C[14].p[0] (adder_carry)                             0.385     1.193
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry)                          0.014     1.207
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry)                           0.000     1.207
$auto$maccmap.cc:240:synth$7143.C[15].sumout[0] (adder_carry)                        0.018     1.226
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[14].D[0] (dffre)                       0.000     1.226
data arrival time                                                                              1.226

clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[14].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              1.226
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.475


#Path 31
Startpoint: VexRiscv.execute_RS1[5].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[6].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                0.000     0.000
sys_clk.inpad[0] (.input)                                                           0.000     0.000
VexRiscv.execute_RS1[5].C[0] (dffre)                                                0.779     0.779
VexRiscv.execute_RS1[5].Q[0] (dffre) [clock-to-output]                              0.029     0.808
$auto$maccmap.cc:240:synth$7143.C[6].p[0] (adder_carry)                             0.385     1.193
$auto$maccmap.cc:240:synth$7143.C[6].cout[0] (adder_carry)                          0.014     1.207
$auto$maccmap.cc:240:synth$7143.C[7].cin[0] (adder_carry)                           0.000     1.207
$auto$maccmap.cc:240:synth$7143.C[7].sumout[0] (adder_carry)                        0.018     1.226
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[6].D[0] (dffre)                       0.000     1.226
data arrival time                                                                             1.226

clock sys_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                0.000     0.000
sys_clk.inpad[0] (.input)                                                           0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[6].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                   0.000     0.779
cell hold time                                                                     -0.028     0.751
data required time                                                                            0.751
---------------------------------------------------------------------------------------------------
data required time                                                                           -0.751
data arrival time                                                                             1.226
---------------------------------------------------------------------------------------------------
slack (MET)                                                                                   0.475


#Path 32
Startpoint: VexRiscv.execute_RS1[7].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[8].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                0.000     0.000
sys_clk.inpad[0] (.input)                                                           0.000     0.000
VexRiscv.execute_RS1[7].C[0] (dffre)                                                0.779     0.779
VexRiscv.execute_RS1[7].Q[0] (dffre) [clock-to-output]                              0.029     0.808
$auto$maccmap.cc:240:synth$7143.C[8].p[0] (adder_carry)                             0.387     1.195
$auto$maccmap.cc:240:synth$7143.C[8].cout[0] (adder_carry)                          0.014     1.209
$auto$maccmap.cc:240:synth$7143.C[9].cin[0] (adder_carry)                           0.000     1.209
$auto$maccmap.cc:240:synth$7143.C[9].sumout[0] (adder_carry)                        0.018     1.228
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[8].D[0] (dffre)                       0.000     1.228
data arrival time                                                                             1.228

clock sys_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                0.000     0.000
sys_clk.inpad[0] (.input)                                                           0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[8].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                   0.000     0.779
cell hold time                                                                     -0.028     0.751
data required time                                                                            0.751
---------------------------------------------------------------------------------------------------
data required time                                                                           -0.751
data arrival time                                                                             1.228
---------------------------------------------------------------------------------------------------
slack (MET)                                                                                   0.477


#Path 33
Startpoint: VexRiscv.execute_RS1[13].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[15].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_RS1[13].C[0] (dffre)                                                0.779     0.779
VexRiscv.execute_RS1[13].Q[0] (dffre) [clock-to-output]                              0.029     0.808
$auto$maccmap.cc:240:synth$7143.C[14].p[0] (adder_carry)                             0.385     1.193
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry)                          0.014     1.207
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry)                           0.000     1.207
$auto$maccmap.cc:240:synth$7143.C[15].cout[0] (adder_carry)                          0.018     1.225
$auto$maccmap.cc:240:synth$7143.C[16].cin[0] (adder_carry)                           0.000     1.225
$auto$maccmap.cc:240:synth$7143.C[16].sumout[0] (adder_carry)                        0.018     1.244
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[15].D[0] (dffre)                       0.000     1.244
data arrival time                                                                              1.244

clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[15].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              1.244
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.493


#Path 34
Startpoint: VexRiscv.execute_RS1[7].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[9].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                0.000     0.000
sys_clk.inpad[0] (.input)                                                           0.000     0.000
VexRiscv.execute_RS1[7].C[0] (dffre)                                                0.779     0.779
VexRiscv.execute_RS1[7].Q[0] (dffre) [clock-to-output]                              0.029     0.808
$auto$maccmap.cc:240:synth$7143.C[8].p[0] (adder_carry)                             0.387     1.195
$auto$maccmap.cc:240:synth$7143.C[8].cout[0] (adder_carry)                          0.014     1.209
$auto$maccmap.cc:240:synth$7143.C[9].cin[0] (adder_carry)                           0.000     1.209
$auto$maccmap.cc:240:synth$7143.C[9].cout[0] (adder_carry)                          0.018     1.227
$auto$maccmap.cc:240:synth$7143.C[10].cin[0] (adder_carry)                          0.000     1.227
$auto$maccmap.cc:240:synth$7143.C[10].sumout[0] (adder_carry)                       0.018     1.246
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[9].D[0] (dffre)                       0.000     1.246
data arrival time                                                                             1.246

clock sys_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                0.000     0.000
sys_clk.inpad[0] (.input)                                                           0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[9].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                   0.000     0.779
cell hold time                                                                     -0.028     0.751
data required time                                                                            0.751
---------------------------------------------------------------------------------------------------
data required time                                                                           -0.751
data arrival time                                                                             1.246
---------------------------------------------------------------------------------------------------
slack (MET)                                                                                   0.495


#Path 35
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[13].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[13].C[0] (dffre)                         0.779     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[13].Q[0] (dffre) [clock-to-output]       0.029     0.808
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13].D[0] (dffre)                       0.446     1.254
data arrival time                                                                                1.254

clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                1.254
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.503


#Path 36
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[27].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[27].C[0] (dffre)                         0.779     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[27].Q[0] (dffre) [clock-to-output]       0.029     0.808
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27].D[0] (dffre)                       0.446     1.254
data arrival time                                                                                1.254

clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                1.254
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.503


#Path 37
Startpoint: VexRiscv.execute_RS1[13].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[16].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_RS1[13].C[0] (dffre)                                                0.779     0.779
VexRiscv.execute_RS1[13].Q[0] (dffre) [clock-to-output]                              0.029     0.808
$auto$maccmap.cc:240:synth$7143.C[14].p[0] (adder_carry)                             0.385     1.193
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry)                          0.014     1.207
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry)                           0.000     1.207
$auto$maccmap.cc:240:synth$7143.C[15].cout[0] (adder_carry)                          0.018     1.225
$auto$maccmap.cc:240:synth$7143.C[16].cin[0] (adder_carry)                           0.000     1.225
$auto$maccmap.cc:240:synth$7143.C[16].cout[0] (adder_carry)                          0.018     1.244
$auto$maccmap.cc:240:synth$7143.C[17].cin[0] (adder_carry)                           0.000     1.244
$auto$maccmap.cc:240:synth$7143.C[17].sumout[0] (adder_carry)                        0.018     1.262
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[16].D[0] (dffre)                       0.000     1.262
data arrival time                                                                              1.262

clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[16].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              1.262
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.511


#Path 38
Startpoint: VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26].Q[0] (dffre clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A2[10] (RS_TDP36K clocked by sys_clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26].C[0] (dffre)                       0.779     0.779
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26].Q[0] (dffre) [clock-to-output]     0.029     0.808
VexRiscv.lastStageRegFileWrite_payload_data[26].in[0] (.names)                         0.066     0.874
VexRiscv.lastStageRegFileWrite_payload_data[26].out[0] (.names)                        0.065     0.939
WDATA_A2[10]_2.in[0] (.names)                                                          0.066     1.006
WDATA_A2[10]_2.out[0] (.names)                                                         0.099     1.105
DATA_OUT_B2[10]_2.WDATA_A2[10] (RS_TDP36K)                                             0.339     1.443
data arrival time                                                                                1.443

clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K)                                                0.779     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                         0.144     0.924
data required time                                                                               0.924
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.924
data arrival time                                                                                1.443
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.520


#Path 39
Startpoint: VexRiscv.execute_RS1[23].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[23].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_RS1[23].C[0] (dffre)                                                0.779     0.779
VexRiscv.execute_RS1[23].Q[0] (dffre) [clock-to-output]                              0.029     0.808
$auto$maccmap.cc:240:synth$7143.C[24].p[0] (adder_carry)                             0.451     1.259
$auto$maccmap.cc:240:synth$7143.C[24].sumout[0] (adder_carry)                        0.018     1.277
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[23].D[0] (dffre)                       0.000     1.277
data arrival time                                                                              1.277

clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[23].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              1.277
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.527


#Path 40
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[3].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[3].C[0] (dffre)                         0.779     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[3].Q[0] (dffre) [clock-to-output]       0.029     0.808
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3].D[0] (dffre)                       0.470     1.278
data arrival time                                                                               1.278

clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                     0.000     0.779
cell hold time                                                                       -0.028     0.751
data required time                                                                              0.751
-----------------------------------------------------------------------------------------------------
data required time                                                                             -0.751
data arrival time                                                                               1.278
-----------------------------------------------------------------------------------------------------
slack (MET)                                                                                     0.527


#Path 41
Startpoint: VexRiscv.execute_RS1[13].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[17].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_RS1[13].C[0] (dffre)                                                0.779     0.779
VexRiscv.execute_RS1[13].Q[0] (dffre) [clock-to-output]                              0.029     0.808
$auto$maccmap.cc:240:synth$7143.C[14].p[0] (adder_carry)                             0.385     1.193
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry)                          0.014     1.207
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry)                           0.000     1.207
$auto$maccmap.cc:240:synth$7143.C[15].cout[0] (adder_carry)                          0.018     1.225
$auto$maccmap.cc:240:synth$7143.C[16].cin[0] (adder_carry)                           0.000     1.225
$auto$maccmap.cc:240:synth$7143.C[16].cout[0] (adder_carry)                          0.018     1.244
$auto$maccmap.cc:240:synth$7143.C[17].cin[0] (adder_carry)                           0.000     1.244
$auto$maccmap.cc:240:synth$7143.C[17].cout[0] (adder_carry)                          0.018     1.262
$auto$maccmap.cc:240:synth$7143.C[18].cin[0] (adder_carry)                           0.000     1.262
$auto$maccmap.cc:240:synth$7143.C[18].sumout[0] (adder_carry)                        0.018     1.280
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[17].D[0] (dffre)                       0.000     1.280
data arrival time                                                                              1.280

clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[17].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              1.280
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.529


#Path 42
Startpoint: VexRiscv.execute_RS1[23].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[24].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_RS1[23].C[0] (dffre)                                                0.779     0.779
VexRiscv.execute_RS1[23].Q[0] (dffre) [clock-to-output]                              0.029     0.808
$auto$maccmap.cc:240:synth$7143.C[24].p[0] (adder_carry)                             0.451     1.259
$auto$maccmap.cc:240:synth$7143.C[24].cout[0] (adder_carry)                          0.014     1.273
$auto$maccmap.cc:240:synth$7143.C[25].cin[0] (adder_carry)                           0.000     1.273
$auto$maccmap.cc:240:synth$7143.C[25].sumout[0] (adder_carry)                        0.018     1.292
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[24].D[0] (dffre)                       0.000     1.292
data arrival time                                                                              1.292

clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[24].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              1.292
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.541


#Path 43
Startpoint: VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10].Q[0] (dffre clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A1[10] (RS_TDP36K clocked by sys_clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10].C[0] (dffre)                       0.779     0.779
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10].Q[0] (dffre) [clock-to-output]     0.029     0.808
VexRiscv.lastStageRegFileWrite_payload_data[10].in[0] (.names)                         0.066     0.874
VexRiscv.lastStageRegFileWrite_payload_data[10].out[0] (.names)                        0.101     0.976
WDATA_A1[10]_2.in[0] (.names)                                                          0.066     1.042
WDATA_A1[10]_2.out[0] (.names)                                                         0.099     1.141
DATA_OUT_B2[10]_2.WDATA_A1[10] (RS_TDP36K)                                             0.281     1.421
data arrival time                                                                                1.421

clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
DATA_OUT_B2[10]_2.CLK_A1[0] (RS_TDP36K)                                                0.779     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                         0.099     0.878
data required time                                                                               0.878
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.878
data arrival time                                                                                1.421
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.544


#Path 44
Startpoint: VexRiscv.execute_RS1[26].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[26].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_RS1[26].C[0] (dffre)                                                0.779     0.779
VexRiscv.execute_RS1[26].Q[0] (dffre) [clock-to-output]                              0.029     0.808
$auto$maccmap.cc:240:synth$7143.C[27].p[0] (adder_carry)                             0.470     1.278
$auto$maccmap.cc:240:synth$7143.C[27].sumout[0] (adder_carry)                        0.018     1.296
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[26].D[0] (dffre)                       0.000     1.296
data arrival time                                                                              1.296

clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[26].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              1.296
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.545


#Path 45
Startpoint: VexRiscv.execute_RS1[13].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[18].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_RS1[13].C[0] (dffre)                                                0.779     0.779
VexRiscv.execute_RS1[13].Q[0] (dffre) [clock-to-output]                              0.029     0.808
$auto$maccmap.cc:240:synth$7143.C[14].p[0] (adder_carry)                             0.385     1.193
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry)                          0.014     1.207
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry)                           0.000     1.207
$auto$maccmap.cc:240:synth$7143.C[15].cout[0] (adder_carry)                          0.018     1.225
$auto$maccmap.cc:240:synth$7143.C[16].cin[0] (adder_carry)                           0.000     1.225
$auto$maccmap.cc:240:synth$7143.C[16].cout[0] (adder_carry)                          0.018     1.244
$auto$maccmap.cc:240:synth$7143.C[17].cin[0] (adder_carry)                           0.000     1.244
$auto$maccmap.cc:240:synth$7143.C[17].cout[0] (adder_carry)                          0.018     1.262
$auto$maccmap.cc:240:synth$7143.C[18].cin[0] (adder_carry)                           0.000     1.262
$auto$maccmap.cc:240:synth$7143.C[18].cout[0] (adder_carry)                          0.018     1.280
$auto$maccmap.cc:240:synth$7143.C[19].cin[0] (adder_carry)                           0.000     1.280
$auto$maccmap.cc:240:synth$7143.C[19].sumout[0] (adder_carry)                        0.018     1.298
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[18].D[0] (dffre)                       0.000     1.298
data arrival time                                                                              1.298

clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[18].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              1.298
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.547


#Path 46
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[22].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[22].C[0] (dffre)                         0.779     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[22].Q[0] (dffre) [clock-to-output]       0.029     0.808
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22].D[0] (dffre)                       0.501     1.309
data arrival time                                                                                1.309

clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                1.309
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.558


#Path 47
Startpoint: VexRiscv.execute_RS1[23].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[25].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_RS1[23].C[0] (dffre)                                                0.779     0.779
VexRiscv.execute_RS1[23].Q[0] (dffre) [clock-to-output]                              0.029     0.808
$auto$maccmap.cc:240:synth$7143.C[24].p[0] (adder_carry)                             0.451     1.259
$auto$maccmap.cc:240:synth$7143.C[24].cout[0] (adder_carry)                          0.014     1.273
$auto$maccmap.cc:240:synth$7143.C[25].cin[0] (adder_carry)                           0.000     1.273
$auto$maccmap.cc:240:synth$7143.C[25].cout[0] (adder_carry)                          0.018     1.291
$auto$maccmap.cc:240:synth$7143.C[26].cin[0] (adder_carry)                           0.000     1.291
$auto$maccmap.cc:240:synth$7143.C[26].sumout[0] (adder_carry)                        0.018     1.310
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[25].D[0] (dffre)                       0.000     1.310
data arrival time                                                                              1.310

clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[25].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              1.310
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.559


#Path 48
Startpoint: VexRiscv.execute_RS1[26].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[27].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_RS1[26].C[0] (dffre)                                                0.779     0.779
VexRiscv.execute_RS1[26].Q[0] (dffre) [clock-to-output]                              0.029     0.808
$auto$maccmap.cc:240:synth$7143.C[27].p[0] (adder_carry)                             0.470     1.278
$auto$maccmap.cc:240:synth$7143.C[27].cout[0] (adder_carry)                          0.014     1.292
$auto$maccmap.cc:240:synth$7143.C[28].cin[0] (adder_carry)                           0.000     1.292
$auto$maccmap.cc:240:synth$7143.C[28].sumout[0] (adder_carry)                        0.018     1.310
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[27].D[0] (dffre)                       0.000     1.310
data arrival time                                                                              1.310

clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[27].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              1.310
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.560


#Path 49
Startpoint: VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22].Q[0] (dffre clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A2[6] (RS_TDP36K clocked by sys_clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22].C[0] (dffre)                       0.779     0.779
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22].Q[0] (dffre) [clock-to-output]     0.029     0.808
VexRiscv.lastStageRegFileWrite_payload_data[22].in[0] (.names)                         0.066     0.874
VexRiscv.lastStageRegFileWrite_payload_data[22].out[0] (.names)                        0.101     0.976
WDATA_A2[6]_2.in[0] (.names)                                                           0.066     1.042
WDATA_A2[6]_2.out[0] (.names)                                                          0.101     1.143
DATA_OUT_B2[10]_2.WDATA_A2[6] (RS_TDP36K)                                              0.345     1.487
data arrival time                                                                                1.487

clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K)                                                0.779     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                         0.144     0.924
data required time                                                                               0.924
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.924
data arrival time                                                                                1.487
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.564


#Path 50
Startpoint: VexRiscv.execute_RS1[13].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[19].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_RS1[13].C[0] (dffre)                                                0.779     0.779
VexRiscv.execute_RS1[13].Q[0] (dffre) [clock-to-output]                              0.029     0.808
$auto$maccmap.cc:240:synth$7143.C[14].p[0] (adder_carry)                             0.385     1.193
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry)                          0.014     1.207
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry)                           0.000     1.207
$auto$maccmap.cc:240:synth$7143.C[15].cout[0] (adder_carry)                          0.018     1.225
$auto$maccmap.cc:240:synth$7143.C[16].cin[0] (adder_carry)                           0.000     1.225
$auto$maccmap.cc:240:synth$7143.C[16].cout[0] (adder_carry)                          0.018     1.244
$auto$maccmap.cc:240:synth$7143.C[17].cin[0] (adder_carry)                           0.000     1.244
$auto$maccmap.cc:240:synth$7143.C[17].cout[0] (adder_carry)                          0.018     1.262
$auto$maccmap.cc:240:synth$7143.C[18].cin[0] (adder_carry)                           0.000     1.262
$auto$maccmap.cc:240:synth$7143.C[18].cout[0] (adder_carry)                          0.018     1.280
$auto$maccmap.cc:240:synth$7143.C[19].cin[0] (adder_carry)                           0.000     1.280
$auto$maccmap.cc:240:synth$7143.C[19].cout[0] (adder_carry)                          0.018     1.298
$auto$maccmap.cc:240:synth$7143.C[20].cin[0] (adder_carry)                           0.000     1.298
$auto$maccmap.cc:240:synth$7143.C[20].sumout[0] (adder_carry)                        0.018     1.317
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[19].D[0] (dffre)                       0.000     1.317
data arrival time                                                                              1.317

clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[19].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              1.317
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.566


#Path 51
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[15] (RS_TDP36K clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[15].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                          0.000     0.000
clock source latency                                                               0.000     0.000
sys_clk.inpad[0] (.input)                                                          0.000     0.000
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K)                                            0.779     0.779
DATA_OUT_B2[10]_2.RDATA_B1[15] (RS_TDP36K) [clock-to-output]                       0.050     0.829
VexRiscv._zz_RegFilePlugin_regFile_port0[15].in[0] (.names)                        0.347     1.176
VexRiscv._zz_RegFilePlugin_regFile_port0[15].out[0] (.names)                       0.144     1.319
VexRiscv.execute_RS1[15].D[0] (dffre)                                              0.000     1.319
data arrival time                                                                            1.319

clock sys_clk (rise edge)                                                          0.000     0.000
clock source latency                                                               0.000     0.000
sys_clk.inpad[0] (.input)                                                          0.000     0.000
VexRiscv.execute_RS1[15].C[0] (dffre)                                              0.779     0.779
clock uncertainty                                                                  0.000     0.779
cell hold time                                                                    -0.028     0.751
data required time                                                                           0.751
--------------------------------------------------------------------------------------------------
data required time                                                                          -0.751
data arrival time                                                                            1.319
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.568


#Path 52
Startpoint: VexRiscv.execute_RS1[26].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[28].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_RS1[26].C[0] (dffre)                                                0.779     0.779
VexRiscv.execute_RS1[26].Q[0] (dffre) [clock-to-output]                              0.029     0.808
$auto$maccmap.cc:240:synth$7143.C[27].p[0] (adder_carry)                             0.470     1.278
$auto$maccmap.cc:240:synth$7143.C[27].cout[0] (adder_carry)                          0.014     1.292
$auto$maccmap.cc:240:synth$7143.C[28].cin[0] (adder_carry)                           0.000     1.292
$auto$maccmap.cc:240:synth$7143.C[28].cout[0] (adder_carry)                          0.018     1.310
$auto$maccmap.cc:240:synth$7143.C[29].cin[0] (adder_carry)                           0.000     1.310
$auto$maccmap.cc:240:synth$7143.C[29].sumout[0] (adder_carry)                        0.018     1.329
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[28].D[0] (dffre)                       0.000     1.329
data arrival time                                                                              1.329

clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[28].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              1.329
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.578


#Path 53
Startpoint: VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15].Q[0] (dffre clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A1[15] (RS_TDP36K clocked by sys_clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15].C[0] (dffre)                       0.779     0.779
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15].Q[0] (dffre) [clock-to-output]     0.029     0.808
VexRiscv.lastStageRegFileWrite_payload_data[15].in[0] (.names)                         0.066     0.874
VexRiscv.lastStageRegFileWrite_payload_data[15].out[0] (.names)                        0.144     1.018
WDATA_A1[15]_2.in[0] (.names)                                                          0.066     1.084
WDATA_A1[15]_2.out[0] (.names)                                                         0.154     1.239
DATA_OUT_B2[10]_2.WDATA_A1[15] (RS_TDP36K)                                             0.220     1.458
data arrival time                                                                                1.458

clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
DATA_OUT_B2[10]_2.CLK_A1[0] (RS_TDP36K)                                                0.779     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                         0.099     0.878
data required time                                                                               0.878
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.878
data arrival time                                                                                1.458
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.581


#Path 54
Startpoint: VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31].Q[0] (dffre clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A2[15] (RS_TDP36K clocked by sys_clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31].C[0] (dffre)                       0.779     0.779
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31].Q[0] (dffre) [clock-to-output]     0.029     0.808
VexRiscv.lastStageRegFileWrite_payload_data[31].in[0] (.names)                         0.066     0.874
VexRiscv.lastStageRegFileWrite_payload_data[31].out[0] (.names)                        0.101     0.976
WDATA_A2[15]_2.in[0] (.names)                                                          0.066     1.042
WDATA_A2[15]_2.out[0] (.names)                                                         0.065     1.107
DATA_OUT_B2[10]_2.WDATA_A2[15] (RS_TDP36K)                                             0.399     1.506
data arrival time                                                                                1.506

clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K)                                                0.779     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                         0.144     0.924
data required time                                                                               0.924
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.924
data arrival time                                                                                1.506
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.583


#Path 55
Startpoint: DATA_OUT_B2[10]_2.RDATA_B2[6] (RS_TDP36K clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[22].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                          0.000     0.000
clock source latency                                                               0.000     0.000
sys_clk.inpad[0] (.input)                                                          0.000     0.000
DATA_OUT_B2[10]_2.CLK_B2[0] (RS_TDP36K)                                            0.779     0.779
DATA_OUT_B2[10]_2.RDATA_B2[6] (RS_TDP36K) [clock-to-output]                        0.143     0.922
VexRiscv._zz_RegFilePlugin_regFile_port0[22].in[0] (.names)                        0.347     1.269
VexRiscv._zz_RegFilePlugin_regFile_port0[22].out[0] (.names)                       0.065     1.334
VexRiscv.execute_RS1[22].D[0] (dffre)                                              0.000     1.334
data arrival time                                                                            1.334

clock sys_clk (rise edge)                                                          0.000     0.000
clock source latency                                                               0.000     0.000
sys_clk.inpad[0] (.input)                                                          0.000     0.000
VexRiscv.execute_RS1[22].C[0] (dffre)                                              0.779     0.779
clock uncertainty                                                                  0.000     0.779
cell hold time                                                                    -0.028     0.751
data required time                                                                           0.751
--------------------------------------------------------------------------------------------------
data required time                                                                          -0.751
data arrival time                                                                            1.334
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.583


#Path 56
Startpoint: VexRiscv.execute_RS1[13].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[20].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_RS1[13].C[0] (dffre)                                                0.779     0.779
VexRiscv.execute_RS1[13].Q[0] (dffre) [clock-to-output]                              0.029     0.808
$auto$maccmap.cc:240:synth$7143.C[14].p[0] (adder_carry)                             0.385     1.193
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry)                          0.014     1.207
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry)                           0.000     1.207
$auto$maccmap.cc:240:synth$7143.C[15].cout[0] (adder_carry)                          0.018     1.225
$auto$maccmap.cc:240:synth$7143.C[16].cin[0] (adder_carry)                           0.000     1.225
$auto$maccmap.cc:240:synth$7143.C[16].cout[0] (adder_carry)                          0.018     1.244
$auto$maccmap.cc:240:synth$7143.C[17].cin[0] (adder_carry)                           0.000     1.244
$auto$maccmap.cc:240:synth$7143.C[17].cout[0] (adder_carry)                          0.018     1.262
$auto$maccmap.cc:240:synth$7143.C[18].cin[0] (adder_carry)                           0.000     1.262
$auto$maccmap.cc:240:synth$7143.C[18].cout[0] (adder_carry)                          0.018     1.280
$auto$maccmap.cc:240:synth$7143.C[19].cin[0] (adder_carry)                           0.000     1.280
$auto$maccmap.cc:240:synth$7143.C[19].cout[0] (adder_carry)                          0.018     1.298
$auto$maccmap.cc:240:synth$7143.C[20].cin[0] (adder_carry)                           0.000     1.298
$auto$maccmap.cc:240:synth$7143.C[20].cout[0] (adder_carry)                          0.018     1.316
$auto$maccmap.cc:240:synth$7143.C[21].cin[0] (adder_carry)                           0.000     1.316
$auto$maccmap.cc:240:synth$7143.C[21].sumout[0] (adder_carry)                        0.018     1.335
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[20].D[0] (dffre)                       0.000     1.335
data arrival time                                                                              1.335

clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[20].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              1.335
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.584


#Path 57
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[7].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[7].C[0] (dffre)                         0.779     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[7].Q[0] (dffre) [clock-to-output]       0.029     0.808
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7].D[0] (dffre)                       0.531     1.339
data arrival time                                                                               1.339

clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                     0.000     0.779
cell hold time                                                                       -0.028     0.751
data required time                                                                              0.751
-----------------------------------------------------------------------------------------------------
data required time                                                                             -0.751
data arrival time                                                                               1.339
-----------------------------------------------------------------------------------------------------
slack (MET)                                                                                     0.588


#Path 58
Startpoint: VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23].Q[0] (dffre clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A2[7] (RS_TDP36K clocked by sys_clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23].C[0] (dffre)                       0.779     0.779
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23].Q[0] (dffre) [clock-to-output]     0.029     0.808
VexRiscv.lastStageRegFileWrite_payload_data[23].in[0] (.names)                         0.066     0.874
VexRiscv.lastStageRegFileWrite_payload_data[23].out[0] (.names)                        0.144     1.018
WDATA_A2[7]_2.in[0] (.names)                                                           0.066     1.084
WDATA_A2[7]_2.out[0] (.names)                                                          0.154     1.239
DATA_OUT_B2[10]_2.WDATA_A2[7] (RS_TDP36K)                                              0.281     1.519
data arrival time                                                                                1.519

clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K)                                                0.779     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                         0.144     0.924
data required time                                                                               0.924
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.924
data arrival time                                                                                1.519
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.596


#Path 59
Startpoint: VexRiscv.execute_RS1[26].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[29].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_RS1[26].C[0] (dffre)                                                0.779     0.779
VexRiscv.execute_RS1[26].Q[0] (dffre) [clock-to-output]                              0.029     0.808
$auto$maccmap.cc:240:synth$7143.C[27].p[0] (adder_carry)                             0.470     1.278
$auto$maccmap.cc:240:synth$7143.C[27].cout[0] (adder_carry)                          0.014     1.292
$auto$maccmap.cc:240:synth$7143.C[28].cin[0] (adder_carry)                           0.000     1.292
$auto$maccmap.cc:240:synth$7143.C[28].cout[0] (adder_carry)                          0.018     1.310
$auto$maccmap.cc:240:synth$7143.C[29].cin[0] (adder_carry)                           0.000     1.310
$auto$maccmap.cc:240:synth$7143.C[29].cout[0] (adder_carry)                          0.018     1.328
$auto$maccmap.cc:240:synth$7143.C[30].cin[0] (adder_carry)                           0.000     1.328
$auto$maccmap.cc:240:synth$7143.C[30].sumout[0] (adder_carry)                        0.018     1.347
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[29].D[0] (dffre)                       0.000     1.347
data arrival time                                                                              1.347

clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[29].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              1.347
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.596


#Path 60
Startpoint: VexRiscv.execute_RS1[13].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[21].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_RS1[13].C[0] (dffre)                                                0.779     0.779
VexRiscv.execute_RS1[13].Q[0] (dffre) [clock-to-output]                              0.029     0.808
$auto$maccmap.cc:240:synth$7143.C[14].p[0] (adder_carry)                             0.385     1.193
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry)                          0.014     1.207
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry)                           0.000     1.207
$auto$maccmap.cc:240:synth$7143.C[15].cout[0] (adder_carry)                          0.018     1.225
$auto$maccmap.cc:240:synth$7143.C[16].cin[0] (adder_carry)                           0.000     1.225
$auto$maccmap.cc:240:synth$7143.C[16].cout[0] (adder_carry)                          0.018     1.244
$auto$maccmap.cc:240:synth$7143.C[17].cin[0] (adder_carry)                           0.000     1.244
$auto$maccmap.cc:240:synth$7143.C[17].cout[0] (adder_carry)                          0.018     1.262
$auto$maccmap.cc:240:synth$7143.C[18].cin[0] (adder_carry)                           0.000     1.262
$auto$maccmap.cc:240:synth$7143.C[18].cout[0] (adder_carry)                          0.018     1.280
$auto$maccmap.cc:240:synth$7143.C[19].cin[0] (adder_carry)                           0.000     1.280
$auto$maccmap.cc:240:synth$7143.C[19].cout[0] (adder_carry)                          0.018     1.298
$auto$maccmap.cc:240:synth$7143.C[20].cin[0] (adder_carry)                           0.000     1.298
$auto$maccmap.cc:240:synth$7143.C[20].cout[0] (adder_carry)                          0.018     1.316
$auto$maccmap.cc:240:synth$7143.C[21].cin[0] (adder_carry)                           0.000     1.316
$auto$maccmap.cc:240:synth$7143.C[21].cout[0] (adder_carry)                          0.018     1.334
$auto$maccmap.cc:240:synth$7143.C[22].cin[0] (adder_carry)                           0.000     1.334
$auto$maccmap.cc:240:synth$7143.C[22].sumout[0] (adder_carry)                        0.018     1.353
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[21].D[0] (dffre)                       0.000     1.353
data arrival time                                                                              1.353

clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[21].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              1.353
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.602


#Path 61
Startpoint: VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1].Q[0] (dffre clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A1[1] (RS_TDP36K clocked by sys_clk)
Path Type : hold

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1].C[0] (dffre)                       0.779     0.779
VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1].Q[0] (dffre) [clock-to-output]     0.029     0.808
VexRiscv.lastStageRegFileWrite_payload_data[1].in[0] (.names)                         0.066     0.874
VexRiscv.lastStageRegFileWrite_payload_data[1].out[0] (.names)                        0.101     0.976
WDATA_A1[1]_2.in[0] (.names)                                                          0.066     1.042
WDATA_A1[1]_2.out[0] (.names)                                                         0.101     1.143
DATA_OUT_B2[10]_2.WDATA_A1[1] (RS_TDP36K)                                             0.339     1.481
data arrival time                                                                               1.481

clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
DATA_OUT_B2[10]_2.CLK_A1[0] (RS_TDP36K)                                               0.779     0.779
clock uncertainty                                                                     0.000     0.779
cell hold time                                                                        0.099     0.878
data required time                                                                              0.878
-----------------------------------------------------------------------------------------------------
data required time                                                                             -0.878
data arrival time                                                                               1.481
-----------------------------------------------------------------------------------------------------
slack (MET)                                                                                     0.604


#Path 62
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[25].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[25].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[25].C[0] (dffre)                         0.779     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[25].Q[0] (dffre) [clock-to-output]       0.029     0.808
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[25].D[0] (dffre)                       0.548     1.357
data arrival time                                                                                1.357

clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[25].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                1.357
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.606


#Path 63
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[9].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[9].C[0] (dffre)                         0.779     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[9].Q[0] (dffre) [clock-to-output]       0.029     0.808
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9].D[0] (dffre)                       0.548     1.357
data arrival time                                                                               1.357

clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                     0.000     0.779
cell hold time                                                                       -0.028     0.751
data required time                                                                              0.751
-----------------------------------------------------------------------------------------------------
data required time                                                                             -0.751
data arrival time                                                                               1.357
-----------------------------------------------------------------------------------------------------
slack (MET)                                                                                     0.606


#Path 64
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[10].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[10].C[0] (dffre)                         0.779     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[10].Q[0] (dffre) [clock-to-output]       0.029     0.808
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10].D[0] (dffre)                       0.548     1.357
data arrival time                                                                                1.357

clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                1.357
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.606


#Path 65
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[6] (RS_TDP36K clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[6].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                         0.000     0.000
clock source latency                                                              0.000     0.000
sys_clk.inpad[0] (.input)                                                         0.000     0.000
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K)                                           0.779     0.779
DATA_OUT_B2[10]_2.RDATA_B1[6] (RS_TDP36K) [clock-to-output]                       0.050     0.829
VexRiscv._zz_RegFilePlugin_regFile_port0[6].in[0] (.names)                        0.466     1.295
VexRiscv._zz_RegFilePlugin_regFile_port0[6].out[0] (.names)                       0.065     1.359
VexRiscv.execute_RS1[6].D[0] (dffre)                                              0.000     1.359
data arrival time                                                                           1.359

clock sys_clk (rise edge)                                                         0.000     0.000
clock source latency                                                              0.000     0.000
sys_clk.inpad[0] (.input)                                                         0.000     0.000
VexRiscv.execute_RS1[6].C[0] (dffre)                                              0.779     0.779
clock uncertainty                                                                 0.000     0.779
cell hold time                                                                   -0.028     0.751
data required time                                                                          0.751
-------------------------------------------------------------------------------------------------
data required time                                                                         -0.751
data arrival time                                                                           1.359
-------------------------------------------------------------------------------------------------
slack (MET)                                                                                 0.609


#Path 66
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[10] (RS_TDP36K clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[10].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                          0.000     0.000
clock source latency                                                               0.000     0.000
sys_clk.inpad[0] (.input)                                                          0.000     0.000
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K)                                            0.779     0.779
DATA_OUT_B2[10]_2.RDATA_B1[10] (RS_TDP36K) [clock-to-output]                       0.050     0.829
VexRiscv._zz_RegFilePlugin_regFile_port0[10].in[0] (.names)                        0.466     1.295
VexRiscv._zz_RegFilePlugin_regFile_port0[10].out[0] (.names)                       0.065     1.359
VexRiscv.execute_RS1[10].D[0] (dffre)                                              0.000     1.359
data arrival time                                                                            1.359

clock sys_clk (rise edge)                                                          0.000     0.000
clock source latency                                                               0.000     0.000
sys_clk.inpad[0] (.input)                                                          0.000     0.000
VexRiscv.execute_RS1[10].C[0] (dffre)                                              0.779     0.779
clock uncertainty                                                                  0.000     0.779
cell hold time                                                                    -0.028     0.751
data required time                                                                           0.751
--------------------------------------------------------------------------------------------------
data required time                                                                          -0.751
data arrival time                                                                            1.359
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.609


#Path 67
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[8] (RS_TDP36K clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[8].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                         0.000     0.000
clock source latency                                                              0.000     0.000
sys_clk.inpad[0] (.input)                                                         0.000     0.000
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K)                                           0.779     0.779
DATA_OUT_B2[10]_2.RDATA_B1[8] (RS_TDP36K) [clock-to-output]                       0.050     0.829
VexRiscv._zz_RegFilePlugin_regFile_port0[8].in[0] (.names)                        0.466     1.295
VexRiscv._zz_RegFilePlugin_regFile_port0[8].out[0] (.names)                       0.065     1.359
VexRiscv.execute_RS1[8].D[0] (dffre)                                              0.000     1.359
data arrival time                                                                           1.359

clock sys_clk (rise edge)                                                         0.000     0.000
clock source latency                                                              0.000     0.000
sys_clk.inpad[0] (.input)                                                         0.000     0.000
VexRiscv.execute_RS1[8].C[0] (dffre)                                              0.779     0.779
clock uncertainty                                                                 0.000     0.779
cell hold time                                                                   -0.028     0.751
data required time                                                                          0.751
-------------------------------------------------------------------------------------------------
data required time                                                                         -0.751
data arrival time                                                                           1.359
-------------------------------------------------------------------------------------------------
slack (MET)                                                                                 0.609


#Path 68
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[14].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[14].C[0] (dffre)                         0.779     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[14].Q[0] (dffre) [clock-to-output]       0.029     0.808
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14].D[0] (dffre)                       0.551     1.360
data arrival time                                                                                1.360

clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                1.360
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.609


#Path 69
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[5].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[5].C[0] (dffre)                         0.779     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[5].Q[0] (dffre) [clock-to-output]       0.029     0.808
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5].D[0] (dffre)                       0.559     1.367
data arrival time                                                                               1.367

clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                     0.000     0.779
cell hold time                                                                       -0.028     0.751
data required time                                                                              0.751
-----------------------------------------------------------------------------------------------------
data required time                                                                             -0.751
data arrival time                                                                               1.367
-----------------------------------------------------------------------------------------------------
slack (MET)                                                                                     0.616


#Path 70
Startpoint: DATA_OUT_B2[10]_2.RDATA_B2[3] (RS_TDP36K clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[19].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                          0.000     0.000
clock source latency                                                               0.000     0.000
sys_clk.inpad[0] (.input)                                                          0.000     0.000
DATA_OUT_B2[10]_2.CLK_B2[0] (RS_TDP36K)                                            0.779     0.779
DATA_OUT_B2[10]_2.RDATA_B2[3] (RS_TDP36K) [clock-to-output]                        0.143     0.922
VexRiscv._zz_RegFilePlugin_regFile_port0[19].in[0] (.names)                        0.347     1.269
VexRiscv._zz_RegFilePlugin_regFile_port0[19].out[0] (.names)                       0.099     1.368
VexRiscv.execute_RS1[19].D[0] (dffre)                                              0.000     1.368
data arrival time                                                                            1.368

clock sys_clk (rise edge)                                                          0.000     0.000
clock source latency                                                               0.000     0.000
sys_clk.inpad[0] (.input)                                                          0.000     0.000
VexRiscv.execute_RS1[19].C[0] (dffre)                                              0.779     0.779
clock uncertainty                                                                  0.000     0.779
cell hold time                                                                    -0.028     0.751
data required time                                                                           0.751
--------------------------------------------------------------------------------------------------
data required time                                                                          -0.751
data arrival time                                                                            1.368
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.617


#Path 71
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[16].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[16].C[0] (dffre)                         0.779     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[16].Q[0] (dffre) [clock-to-output]       0.029     0.808
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16].D[0] (dffre)                       0.562     1.370
data arrival time                                                                                1.370

clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                1.370
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.619


#Path 72
Startpoint: VexRiscv.execute_RS1[13].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[22].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_RS1[13].C[0] (dffre)                                                0.779     0.779
VexRiscv.execute_RS1[13].Q[0] (dffre) [clock-to-output]                              0.029     0.808
$auto$maccmap.cc:240:synth$7143.C[14].p[0] (adder_carry)                             0.385     1.193
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry)                          0.014     1.207
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry)                           0.000     1.207
$auto$maccmap.cc:240:synth$7143.C[15].cout[0] (adder_carry)                          0.018     1.225
$auto$maccmap.cc:240:synth$7143.C[16].cin[0] (adder_carry)                           0.000     1.225
$auto$maccmap.cc:240:synth$7143.C[16].cout[0] (adder_carry)                          0.018     1.244
$auto$maccmap.cc:240:synth$7143.C[17].cin[0] (adder_carry)                           0.000     1.244
$auto$maccmap.cc:240:synth$7143.C[17].cout[0] (adder_carry)                          0.018     1.262
$auto$maccmap.cc:240:synth$7143.C[18].cin[0] (adder_carry)                           0.000     1.262
$auto$maccmap.cc:240:synth$7143.C[18].cout[0] (adder_carry)                          0.018     1.280
$auto$maccmap.cc:240:synth$7143.C[19].cin[0] (adder_carry)                           0.000     1.280
$auto$maccmap.cc:240:synth$7143.C[19].cout[0] (adder_carry)                          0.018     1.298
$auto$maccmap.cc:240:synth$7143.C[20].cin[0] (adder_carry)                           0.000     1.298
$auto$maccmap.cc:240:synth$7143.C[20].cout[0] (adder_carry)                          0.018     1.316
$auto$maccmap.cc:240:synth$7143.C[21].cin[0] (adder_carry)                           0.000     1.316
$auto$maccmap.cc:240:synth$7143.C[21].cout[0] (adder_carry)                          0.018     1.334
$auto$maccmap.cc:240:synth$7143.C[22].cin[0] (adder_carry)                           0.000     1.334
$auto$maccmap.cc:240:synth$7143.C[22].cout[0] (adder_carry)                          0.018     1.353
$auto$maccmap.cc:240:synth$7143.C[23].cin[0] (adder_carry)                           0.000     1.353
$auto$maccmap.cc:240:synth$7143.C[23].sumout[0] (adder_carry)                        0.018     1.371
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[22].D[0] (dffre)                       0.000     1.371
data arrival time                                                                              1.371

clock sys_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                 0.000     0.000
sys_clk.inpad[0] (.input)                                                            0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[22].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              1.371
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.620


#Path 73
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[21].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[21].C[0] (dffre)                         0.779     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[21].Q[0] (dffre) [clock-to-output]       0.029     0.808
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21].D[0] (dffre)                       0.565     1.373
data arrival time                                                                                1.373

clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                1.373
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.622


#Path 74
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[6].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[6].C[0] (dffre)                         0.779     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[6].Q[0] (dffre) [clock-to-output]       0.029     0.808
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6].D[0] (dffre)                       0.567     1.375
data arrival time                                                                               1.375

clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                     0.000     0.779
cell hold time                                                                       -0.028     0.751
data required time                                                                              0.751
-----------------------------------------------------------------------------------------------------
data required time                                                                             -0.751
data arrival time                                                                               1.375
-----------------------------------------------------------------------------------------------------
slack (MET)                                                                                     0.624


#Path 75
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[24].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[24].C[0] (dffre)                         0.779     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[24].Q[0] (dffre) [clock-to-output]       0.029     0.808
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24].D[0] (dffre)                       0.567     1.375
data arrival time                                                                                1.375

clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                1.375
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.624


#Path 76
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[20].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[20].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[20].C[0] (dffre)                         0.779     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[20].Q[0] (dffre) [clock-to-output]       0.029     0.808
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[20].D[0] (dffre)                       0.567     1.375
data arrival time                                                                                1.375

clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[20].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                1.375
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.624


#Path 77
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[19].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[19].C[0] (dffre)                         0.779     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[19].Q[0] (dffre) [clock-to-output]       0.029     0.808
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19].D[0] (dffre)                       0.568     1.376
data arrival time                                                                                1.376

clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                1.376
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.625


#Path 78
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[9] (RS_TDP36K clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[9].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                         0.000     0.000
clock source latency                                                              0.000     0.000
sys_clk.inpad[0] (.input)                                                         0.000     0.000
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K)                                           0.779     0.779
DATA_OUT_B2[10]_2.RDATA_B1[9] (RS_TDP36K) [clock-to-output]                       0.050     0.829
VexRiscv._zz_RegFilePlugin_regFile_port0[9].in[0] (.names)                        0.405     1.234
VexRiscv._zz_RegFilePlugin_regFile_port0[9].out[0] (.names)                       0.144     1.377
VexRiscv.execute_RS1[9].D[0] (dffre)                                              0.000     1.377
data arrival time                                                                           1.377

clock sys_clk (rise edge)                                                         0.000     0.000
clock source latency                                                              0.000     0.000
sys_clk.inpad[0] (.input)                                                         0.000     0.000
VexRiscv.execute_RS1[9].C[0] (dffre)                                              0.779     0.779
clock uncertainty                                                                 0.000     0.779
cell hold time                                                                   -0.028     0.751
data required time                                                                          0.751
-------------------------------------------------------------------------------------------------
data required time                                                                         -0.751
data arrival time                                                                           1.377
-------------------------------------------------------------------------------------------------
slack (MET)                                                                                 0.626


#Path 79
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[1] (RS_TDP36K clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[1].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                         0.000     0.000
clock source latency                                                              0.000     0.000
sys_clk.inpad[0] (.input)                                                         0.000     0.000
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K)                                           0.779     0.779
DATA_OUT_B2[10]_2.RDATA_B1[1] (RS_TDP36K) [clock-to-output]                       0.050     0.829
VexRiscv._zz_RegFilePlugin_regFile_port0[1].in[0] (.names)                        0.405     1.234
VexRiscv._zz_RegFilePlugin_regFile_port0[1].out[0] (.names)                       0.144     1.377
VexRiscv.execute_RS1[1].D[0] (dffre)                                              0.000     1.377
data arrival time                                                                           1.377

clock sys_clk (rise edge)                                                         0.000     0.000
clock source latency                                                              0.000     0.000
sys_clk.inpad[0] (.input)                                                         0.000     0.000
VexRiscv.execute_RS1[1].C[0] (dffre)                                              0.779     0.779
clock uncertainty                                                                 0.000     0.779
cell hold time                                                                   -0.028     0.751
data required time                                                                          0.751
-------------------------------------------------------------------------------------------------
data required time                                                                         -0.751
data arrival time                                                                           1.377
-------------------------------------------------------------------------------------------------
slack (MET)                                                                                 0.626


#Path 80
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[0] (RS_TDP36K clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[0].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                         0.000     0.000
clock source latency                                                              0.000     0.000
sys_clk.inpad[0] (.input)                                                         0.000     0.000
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K)                                           0.779     0.779
DATA_OUT_B2[10]_2.RDATA_B1[0] (RS_TDP36K) [clock-to-output]                       0.050     0.829
VexRiscv._zz_RegFilePlugin_regFile_port0[0].in[0] (.names)                        0.408     1.237
VexRiscv._zz_RegFilePlugin_regFile_port0[0].out[0] (.names)                       0.144     1.380
VexRiscv.execute_RS1[0].D[0] (dffre)                                              0.000     1.380
data arrival time                                                                           1.380

clock sys_clk (rise edge)                                                         0.000     0.000
clock source latency                                                              0.000     0.000
sys_clk.inpad[0] (.input)                                                         0.000     0.000
VexRiscv.execute_RS1[0].C[0] (dffre)                                              0.779     0.779
clock uncertainty                                                                 0.000     0.779
cell hold time                                                                   -0.028     0.751
data required time                                                                          0.751
-------------------------------------------------------------------------------------------------
data required time                                                                         -0.751
data arrival time                                                                           1.380
-------------------------------------------------------------------------------------------------
slack (MET)                                                                                 0.629


#Path 81
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[4].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[4].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[4].C[0] (dffre)                         0.779     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[4].Q[0] (dffre) [clock-to-output]       0.029     0.808
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[4].D[0] (dffre)                       0.573     1.381
data arrival time                                                                               1.381

clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[4].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                     0.000     0.779
cell hold time                                                                       -0.028     0.751
data required time                                                                              0.751
-----------------------------------------------------------------------------------------------------
data required time                                                                             -0.751
data arrival time                                                                               1.381
-----------------------------------------------------------------------------------------------------
slack (MET)                                                                                     0.630


#Path 82
Startpoint: DATA_OUT_B2[10]_2.RDATA_B2[15] (RS_TDP36K clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[31].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                          0.000     0.000
clock source latency                                                               0.000     0.000
sys_clk.inpad[0] (.input)                                                          0.000     0.000
DATA_OUT_B2[10]_2.CLK_B2[0] (RS_TDP36K)                                            0.779     0.779
DATA_OUT_B2[10]_2.RDATA_B2[15] (RS_TDP36K) [clock-to-output]                       0.143     0.922
VexRiscv._zz_RegFilePlugin_regFile_port0[31].in[0] (.names)                        0.405     1.327
VexRiscv._zz_RegFilePlugin_regFile_port0[31].out[0] (.names)                       0.065     1.391
VexRiscv.execute_RS1[31].D[0] (dffre)                                              0.000     1.391
data arrival time                                                                            1.391

clock sys_clk (rise edge)                                                          0.000     0.000
clock source latency                                                               0.000     0.000
sys_clk.inpad[0] (.input)                                                          0.000     0.000
VexRiscv.execute_RS1[31].C[0] (dffre)                                              0.779     0.779
clock uncertainty                                                                  0.000     0.779
cell hold time                                                                    -0.028     0.751
data required time                                                                           0.751
--------------------------------------------------------------------------------------------------
data required time                                                                          -0.751
data arrival time                                                                            1.391
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.641


#Path 83
Startpoint: builder_csr_bankarray_dat_r[6].Q[0] (dffre clocked by sys_clk)
Endpoint  : $abc$45733$lo0.R[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock sys_clk (rise edge)                                         0.000     0.000
clock source latency                                              0.000     0.000
sys_clk.inpad[0] (.input)                                         0.000     0.000
builder_csr_bankarray_dat_r[6].C[0] (dffre)                       0.779     0.779
builder_csr_bankarray_dat_r[6].Q[0] (dffre) [clock-to-output]     0.029     0.808
$abc$45733$lo0.R[0] (dffre)                                       0.585     1.393
data arrival time                                                           1.393

clock sys_clk (rise edge)                                         0.000     0.000
clock source latency                                              0.000     0.000
sys_clk.inpad[0] (.input)                                         0.000     0.000
$abc$45733$lo0.C[0] (dffre)                                       0.779     0.779
clock uncertainty                                                 0.000     0.779
cell hold time                                                   -0.028     0.751
data required time                                                          0.751
---------------------------------------------------------------------------------
data required time                                                         -0.751
data arrival time                                                           1.393
---------------------------------------------------------------------------------
slack (MET)                                                                 0.642


#Path 84
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[3] (RS_TDP36K clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[3].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                         0.000     0.000
clock source latency                                                              0.000     0.000
sys_clk.inpad[0] (.input)                                                         0.000     0.000
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K)                                           0.779     0.779
DATA_OUT_B2[10]_2.RDATA_B1[3] (RS_TDP36K) [clock-to-output]                       0.050     0.829
VexRiscv._zz_RegFilePlugin_regFile_port0[3].in[0] (.names)                        0.466     1.295
VexRiscv._zz_RegFilePlugin_regFile_port0[3].out[0] (.names)                       0.099     1.394
VexRiscv.execute_RS1[3].D[0] (dffre)                                              0.000     1.394
data arrival time                                                                           1.394

clock sys_clk (rise edge)                                                         0.000     0.000
clock source latency                                                              0.000     0.000
sys_clk.inpad[0] (.input)                                                         0.000     0.000
VexRiscv.execute_RS1[3].C[0] (dffre)                                              0.779     0.779
clock uncertainty                                                                 0.000     0.779
cell hold time                                                                   -0.028     0.751
data required time                                                                          0.751
-------------------------------------------------------------------------------------------------
data required time                                                                         -0.751
data arrival time                                                                           1.394
-------------------------------------------------------------------------------------------------
slack (MET)                                                                                 0.643


#Path 85
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[13] (RS_TDP36K clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[13].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                          0.000     0.000
clock source latency                                                               0.000     0.000
sys_clk.inpad[0] (.input)                                                          0.000     0.000
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K)                                            0.779     0.779
DATA_OUT_B2[10]_2.RDATA_B1[13] (RS_TDP36K) [clock-to-output]                       0.050     0.829
VexRiscv._zz_RegFilePlugin_regFile_port0[13].in[0] (.names)                        0.466     1.295
VexRiscv._zz_RegFilePlugin_regFile_port0[13].out[0] (.names)                       0.099     1.394
VexRiscv.execute_RS1[13].D[0] (dffre)                                              0.000     1.394
data arrival time                                                                            1.394

clock sys_clk (rise edge)                                                          0.000     0.000
clock source latency                                                               0.000     0.000
sys_clk.inpad[0] (.input)                                                          0.000     0.000
VexRiscv.execute_RS1[13].C[0] (dffre)                                              0.779     0.779
clock uncertainty                                                                  0.000     0.779
cell hold time                                                                    -0.028     0.751
data required time                                                                           0.751
--------------------------------------------------------------------------------------------------
data required time                                                                          -0.751
data arrival time                                                                            1.394
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.643


#Path 86
Startpoint: VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28].Q[0] (dffre clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A2[12] (RS_TDP36K clocked by sys_clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28].C[0] (dffre)                       0.779     0.779
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28].Q[0] (dffre) [clock-to-output]     0.029     0.808
VexRiscv.lastStageRegFileWrite_payload_data[28].in[0] (.names)                         0.066     0.874
VexRiscv.lastStageRegFileWrite_payload_data[28].out[0] (.names)                        0.144     1.018
WDATA_A2[12]_2.in[0] (.names)                                                          0.066     1.084
WDATA_A2[12]_2.out[0] (.names)                                                         0.144     1.228
DATA_OUT_B2[10]_2.WDATA_A2[12] (RS_TDP36K)                                             0.339     1.566
data arrival time                                                                                1.566

clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K)                                                0.779     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                         0.144     0.924
data required time                                                                               0.924
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.924
data arrival time                                                                                1.566
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.643


#Path 87
Startpoint: VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30].Q[0] (dffre clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A2[14] (RS_TDP36K clocked by sys_clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30].C[0] (dffre)                       0.779     0.779
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30].Q[0] (dffre) [clock-to-output]     0.029     0.808
VexRiscv.lastStageRegFileWrite_payload_data[30].in[0] (.names)                         0.066     0.874
VexRiscv.lastStageRegFileWrite_payload_data[30].out[0] (.names)                        0.144     1.018
WDATA_A2[14]_2.in[0] (.names)                                                          0.066     1.084
WDATA_A2[14]_2.out[0] (.names)                                                         0.144     1.228
DATA_OUT_B2[10]_2.WDATA_A2[14] (RS_TDP36K)                                             0.339     1.566
data arrival time                                                                                1.566

clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K)                                                0.779     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                         0.144     0.924
data required time                                                                               0.924
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.924
data arrival time                                                                                1.566
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.643


#Path 88
Startpoint: VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16].Q[0] (dffre clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A2[0] (RS_TDP36K clocked by sys_clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16].C[0] (dffre)                       0.779     0.779
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16].Q[0] (dffre) [clock-to-output]     0.029     0.808
VexRiscv.lastStageRegFileWrite_payload_data[16].in[0] (.names)                         0.066     0.874
VexRiscv.lastStageRegFileWrite_payload_data[16].out[0] (.names)                        0.144     1.018
WDATA_A2[0]_2.in[0] (.names)                                                           0.066     1.084
WDATA_A2[0]_2.out[0] (.names)                                                          0.154     1.239
DATA_OUT_B2[10]_2.WDATA_A2[0] (RS_TDP36K)                                              0.342     1.580
data arrival time                                                                                1.580

clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K)                                                0.779     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                         0.144     0.924
data required time                                                                               0.924
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.924
data arrival time                                                                                1.580
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.657


#Path 89
Startpoint: DATA_OUT_B2[10]_2.RDATA_B2[4] (RS_TDP36K clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[20].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                          0.000     0.000
clock source latency                                                               0.000     0.000
sys_clk.inpad[0] (.input)                                                          0.000     0.000
DATA_OUT_B2[10]_2.CLK_B2[0] (RS_TDP36K)                                            0.779     0.779
DATA_OUT_B2[10]_2.RDATA_B2[4] (RS_TDP36K) [clock-to-output]                        0.143     0.922
VexRiscv._zz_RegFilePlugin_regFile_port0[20].in[0] (.names)                        0.347     1.269
VexRiscv._zz_RegFilePlugin_regFile_port0[20].out[0] (.names)                       0.144     1.412
VexRiscv.execute_RS1[20].D[0] (dffre)                                              0.000     1.412
data arrival time                                                                            1.412

clock sys_clk (rise edge)                                                          0.000     0.000
clock source latency                                                               0.000     0.000
sys_clk.inpad[0] (.input)                                                          0.000     0.000
VexRiscv.execute_RS1[20].C[0] (dffre)                                              0.779     0.779
clock uncertainty                                                                  0.000     0.779
cell hold time                                                                    -0.028     0.751
data required time                                                                           0.751
--------------------------------------------------------------------------------------------------
data required time                                                                          -0.751
data arrival time                                                                            1.412
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.661


#Path 90
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[26].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[26].C[0] (dffre)                         0.779     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[26].Q[0] (dffre) [clock-to-output]       0.029     0.808
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26].D[0] (dffre)                       0.609     1.417
data arrival time                                                                                1.417

clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                1.417
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.667


#Path 91
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[11].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[11].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[11].C[0] (dffre)                         0.779     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[11].Q[0] (dffre) [clock-to-output]       0.029     0.808
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[11].D[0] (dffre)                       0.609     1.417
data arrival time                                                                                1.417

clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[11].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                1.417
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.667


#Path 92
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[14] (RS_TDP36K clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[14].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                          0.000     0.000
clock source latency                                                               0.000     0.000
sys_clk.inpad[0] (.input)                                                          0.000     0.000
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K)                                            0.779     0.779
DATA_OUT_B2[10]_2.RDATA_B1[14] (RS_TDP36K) [clock-to-output]                       0.050     0.829
VexRiscv._zz_RegFilePlugin_regFile_port0[14].in[0] (.names)                        0.527     1.356
VexRiscv._zz_RegFilePlugin_regFile_port0[14].out[0] (.names)                       0.065     1.420
VexRiscv.execute_RS1[14].D[0] (dffre)                                              0.000     1.420
data arrival time                                                                            1.420

clock sys_clk (rise edge)                                                          0.000     0.000
clock source latency                                                               0.000     0.000
sys_clk.inpad[0] (.input)                                                          0.000     0.000
VexRiscv.execute_RS1[14].C[0] (dffre)                                              0.779     0.779
clock uncertainty                                                                  0.000     0.779
cell hold time                                                                    -0.028     0.751
data required time                                                                           0.751
--------------------------------------------------------------------------------------------------
data required time                                                                          -0.751
data arrival time                                                                            1.420
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.670


#Path 93
Startpoint: DATA_OUT_B2[10]_2.RDATA_B2[0] (RS_TDP36K clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[16].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                          0.000     0.000
clock source latency                                                               0.000     0.000
sys_clk.inpad[0] (.input)                                                          0.000     0.000
DATA_OUT_B2[10]_2.CLK_B2[0] (RS_TDP36K)                                            0.779     0.779
DATA_OUT_B2[10]_2.RDATA_B2[0] (RS_TDP36K) [clock-to-output]                        0.143     0.922
VexRiscv._zz_RegFilePlugin_regFile_port0[16].in[0] (.names)                        0.347     1.269
VexRiscv._zz_RegFilePlugin_regFile_port0[16].out[0] (.names)                       0.154     1.423
VexRiscv.execute_RS1[16].D[0] (dffre)                                              0.000     1.423
data arrival time                                                                            1.423

clock sys_clk (rise edge)                                                          0.000     0.000
clock source latency                                                               0.000     0.000
sys_clk.inpad[0] (.input)                                                          0.000     0.000
VexRiscv.execute_RS1[16].C[0] (dffre)                                              0.779     0.779
clock uncertainty                                                                  0.000     0.779
cell hold time                                                                    -0.028     0.751
data required time                                                                           0.751
--------------------------------------------------------------------------------------------------
data required time                                                                          -0.751
data arrival time                                                                            1.423
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.672


#Path 94
Startpoint: DATA_OUT_B2[10]_2.RDATA_B2[2] (RS_TDP36K clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[18].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                          0.000     0.000
clock source latency                                                               0.000     0.000
sys_clk.inpad[0] (.input)                                                          0.000     0.000
DATA_OUT_B2[10]_2.CLK_B2[0] (RS_TDP36K)                                            0.779     0.779
DATA_OUT_B2[10]_2.RDATA_B2[2] (RS_TDP36K) [clock-to-output]                        0.143     0.922
VexRiscv._zz_RegFilePlugin_regFile_port0[18].in[0] (.names)                        0.347     1.269
VexRiscv._zz_RegFilePlugin_regFile_port0[18].out[0] (.names)                       0.154     1.423
VexRiscv.execute_RS1[18].D[0] (dffre)                                              0.000     1.423
data arrival time                                                                            1.423

clock sys_clk (rise edge)                                                          0.000     0.000
clock source latency                                                               0.000     0.000
sys_clk.inpad[0] (.input)                                                          0.000     0.000
VexRiscv.execute_RS1[18].C[0] (dffre)                                              0.779     0.779
clock uncertainty                                                                  0.000     0.779
cell hold time                                                                    -0.028     0.751
data required time                                                                           0.751
--------------------------------------------------------------------------------------------------
data required time                                                                          -0.751
data arrival time                                                                            1.423
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.672


#Path 95
Startpoint: DATA_OUT_B2[10]_2.RDATA_B2[7] (RS_TDP36K clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[23].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                          0.000     0.000
clock source latency                                                               0.000     0.000
sys_clk.inpad[0] (.input)                                                          0.000     0.000
DATA_OUT_B2[10]_2.CLK_B2[0] (RS_TDP36K)                                            0.779     0.779
DATA_OUT_B2[10]_2.RDATA_B2[7] (RS_TDP36K) [clock-to-output]                        0.143     0.922
VexRiscv._zz_RegFilePlugin_regFile_port0[23].in[0] (.names)                        0.408     1.330
VexRiscv._zz_RegFilePlugin_regFile_port0[23].out[0] (.names)                       0.099     1.429
VexRiscv.execute_RS1[23].D[0] (dffre)                                              0.000     1.429
data arrival time                                                                            1.429

clock sys_clk (rise edge)                                                          0.000     0.000
clock source latency                                                               0.000     0.000
sys_clk.inpad[0] (.input)                                                          0.000     0.000
VexRiscv.execute_RS1[23].C[0] (dffre)                                              0.779     0.779
clock uncertainty                                                                  0.000     0.779
cell hold time                                                                    -0.028     0.751
data required time                                                                           0.751
--------------------------------------------------------------------------------------------------
data required time                                                                          -0.751
data arrival time                                                                            1.429
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.678


#Path 96
Startpoint: DATA_OUT_B2[10]_2.RDATA_B2[5] (RS_TDP36K clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[21].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                          0.000     0.000
clock source latency                                                               0.000     0.000
sys_clk.inpad[0] (.input)                                                          0.000     0.000
DATA_OUT_B2[10]_2.CLK_B2[0] (RS_TDP36K)                                            0.779     0.779
DATA_OUT_B2[10]_2.RDATA_B2[5] (RS_TDP36K) [clock-to-output]                        0.143     0.922
VexRiscv._zz_RegFilePlugin_regFile_port0[21].in[0] (.names)                        0.408     1.330
VexRiscv._zz_RegFilePlugin_regFile_port0[21].out[0] (.names)                       0.101     1.431
VexRiscv.execute_RS1[21].D[0] (dffre)                                              0.000     1.431
data arrival time                                                                            1.431

clock sys_clk (rise edge)                                                          0.000     0.000
clock source latency                                                               0.000     0.000
sys_clk.inpad[0] (.input)                                                          0.000     0.000
VexRiscv.execute_RS1[21].C[0] (dffre)                                              0.779     0.779
clock uncertainty                                                                  0.000     0.779
cell hold time                                                                    -0.028     0.751
data required time                                                                           0.751
--------------------------------------------------------------------------------------------------
data required time                                                                          -0.751
data arrival time                                                                            1.431
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.680


#Path 97
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[17].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[17].C[0] (dffre)                         0.779     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[17].Q[0] (dffre) [clock-to-output]       0.029     0.808
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17].D[0] (dffre)                       0.623     1.431
data arrival time                                                                                1.431

clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                1.431
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.680


#Path 98
Startpoint: VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19].Q[0] (dffre clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A2[3] (RS_TDP36K clocked by sys_clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19].C[0] (dffre)                       0.779     0.779
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19].Q[0] (dffre) [clock-to-output]     0.029     0.808
VexRiscv.lastStageRegFileWrite_payload_data[19].in[0] (.names)                         0.066     0.874
VexRiscv.lastStageRegFileWrite_payload_data[19].out[0] (.names)                        0.065     0.939
WDATA_A2[3]_2.in[0] (.names)                                                           0.228     1.167
WDATA_A2[3]_2.out[0] (.names)                                                          0.099     1.266
DATA_OUT_B2[10]_2.WDATA_A2[3] (RS_TDP36K)                                              0.339     1.605
data arrival time                                                                                1.605

clock sys_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                   0.000     0.000
sys_clk.inpad[0] (.input)                                                              0.000     0.000
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K)                                                0.779     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                         0.144     0.924
data required time                                                                               0.924
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.924
data arrival time                                                                                1.605
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.681


#Path 99
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[8].Q[0] (dffre clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[8].C[0] (dffre)                         0.779     0.779
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[8].Q[0] (dffre) [clock-to-output]       0.029     0.808
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8].D[0] (dffre)                       0.626     1.434
data arrival time                                                                               1.434

clock sys_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                  0.000     0.000
sys_clk.inpad[0] (.input)                                                             0.000     0.000
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                     0.000     0.779
cell hold time                                                                       -0.028     0.751
data required time                                                                              0.751
-----------------------------------------------------------------------------------------------------
data required time                                                                             -0.751
data arrival time                                                                               1.434
-----------------------------------------------------------------------------------------------------
slack (MET)                                                                                     0.683


#Path 100
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[12] (RS_TDP36K clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[12].D[0] (dffre clocked by sys_clk)
Path Type : hold

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                          0.000     0.000
clock source latency                                                               0.000     0.000
sys_clk.inpad[0] (.input)                                                          0.000     0.000
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K)                                            0.779     0.779
DATA_OUT_B2[10]_2.RDATA_B1[12] (RS_TDP36K) [clock-to-output]                       0.050     0.829
VexRiscv._zz_RegFilePlugin_regFile_port0[12].in[0] (.names)                        0.466     1.295
VexRiscv._zz_RegFilePlugin_regFile_port0[12].out[0] (.names)                       0.144     1.438
VexRiscv.execute_RS1[12].D[0] (dffre)                                              0.000     1.438
data arrival time                                                                            1.438

clock sys_clk (rise edge)                                                          0.000     0.000
clock source latency                                                               0.000     0.000
sys_clk.inpad[0] (.input)                                                          0.000     0.000
VexRiscv.execute_RS1[12].C[0] (dffre)                                              0.779     0.779
clock uncertainty                                                                  0.000     0.779
cell hold time                                                                    -0.028     0.751
data required time                                                                           0.751
--------------------------------------------------------------------------------------------------
data required time                                                                          -0.751
data arrival time                                                                            1.438
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  0.687


#End of timing report
