-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
-- Date        : Fri Jan 13 17:31:30 2017
-- Host        : KLight-PC running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               D:/Document/Verilog/VGA/VGA.srcs/sources_1/ip/title1_1/title1_sim_netlist.vhdl
-- Design      : title1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity title1_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of title1_bindec : entity is "bindec";
end title1_bindec;

architecture STRUCTURE of title1_bindec is
begin
\ENOUT_inferred__5/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(1),
      I1 => addra(2),
      I2 => addra(0),
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity title1_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_7_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of title1_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end title1_blk_mem_gen_mux;

architecture STRUCTURE of title1_blk_mem_gen_mux is
  signal \douta[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\douta[1]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[1]_INST_0_i_1_n_0\,
      I1 => \douta[1]_INST_0_i_2_n_0\,
      O => douta(0),
      S => sel_pipe_d1(2)
    );
\douta[1]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(0),
      I1 => sel_pipe_d1(1),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0),
      O => \douta[1]_INST_0_i_1_n_0\
    );
\douta[1]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => p_7_out(0),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      O => \douta[1]_INST_0_i_2_n_0\
    );
\douta[2]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[2]_INST_0_i_1_n_0\,
      I1 => \douta[2]_INST_0_i_2_n_0\,
      O => douta(1),
      S => sel_pipe_d1(2)
    );
\douta[2]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(1),
      I1 => sel_pipe_d1(1),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1),
      O => \douta[2]_INST_0_i_1_n_0\
    );
\douta[2]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => p_7_out(1),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1),
      O => \douta[2]_INST_0_i_2_n_0\
    );
\douta[3]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_1_n_0\,
      I1 => \douta[3]_INST_0_i_2_n_0\,
      O => douta(2),
      S => sel_pipe_d1(2)
    );
\douta[3]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(2),
      I1 => sel_pipe_d1(1),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2),
      O => \douta[3]_INST_0_i_1_n_0\
    );
\douta[3]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => p_7_out(2),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(2),
      O => \douta[3]_INST_0_i_2_n_0\
    );
\douta[4]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_1_n_0\,
      I1 => \douta[4]_INST_0_i_2_n_0\,
      O => douta(3),
      S => sel_pipe_d1(2)
    );
\douta[4]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(3),
      I1 => sel_pipe_d1(1),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3),
      O => \douta[4]_INST_0_i_1_n_0\
    );
\douta[4]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => p_7_out(3),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3),
      O => \douta[4]_INST_0_i_2_n_0\
    );
\douta[5]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_1_n_0\,
      I1 => \douta[5]_INST_0_i_2_n_0\,
      O => douta(4),
      S => sel_pipe_d1(2)
    );
\douta[5]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(4),
      I1 => sel_pipe_d1(1),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4),
      O => \douta[5]_INST_0_i_1_n_0\
    );
\douta[5]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => p_7_out(4),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(4),
      O => \douta[5]_INST_0_i_2_n_0\
    );
\douta[6]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_1_n_0\,
      I1 => \douta[6]_INST_0_i_2_n_0\,
      O => douta(5),
      S => sel_pipe_d1(2)
    );
\douta[6]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(5),
      I1 => sel_pipe_d1(1),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5),
      O => \douta[6]_INST_0_i_1_n_0\
    );
\douta[6]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => p_7_out(5),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(5),
      O => \douta[6]_INST_0_i_2_n_0\
    );
\douta[7]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_1_n_0\,
      I1 => \douta[7]_INST_0_i_2_n_0\,
      O => douta(6),
      S => sel_pipe_d1(2)
    );
\douta[7]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(6),
      I1 => sel_pipe_d1(1),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6),
      O => \douta[7]_INST_0_i_1_n_0\
    );
\douta[7]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => p_7_out(6),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(6),
      O => \douta[7]_INST_0_i_2_n_0\
    );
\douta[8]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[8]_INST_0_i_1_n_0\,
      I1 => \douta[8]_INST_0_i_2_n_0\,
      O => douta(7),
      S => sel_pipe_d1(2)
    );
\douta[8]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(7),
      I1 => sel_pipe_d1(1),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7),
      O => \douta[8]_INST_0_i_1_n_0\
    );
\douta[8]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => p_7_out(7),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7),
      O => \douta[8]_INST_0_i_2_n_0\
    );
\douta[9]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[9]_INST_0_i_1_n_0\,
      I1 => \douta[9]_INST_0_i_2_n_0\,
      O => douta(8),
      S => sel_pipe_d1(2)
    );
\douta[9]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOPADOP(0),
      I1 => sel_pipe_d1(1),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      O => \douta[9]_INST_0_i_1_n_0\
    );
\douta[9]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => p_7_out(8),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(0),
      O => \douta[9]_INST_0_i_2_n_0\
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity title1_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of title1_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end title1_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of title1_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0800000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000002000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000001000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000600000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(13 downto 0) => addra(13 downto 0),
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 1) => B"000000000000000",
      DIADI(0) => dina(0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 1),
      DOADO(0) => douta(0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \title1_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    \douta[8]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \title1_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \title1_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \title1_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"000000000000000000000FC00000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000003C00000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000407F80000000000000000",
      INITP_06 => X"001FFFF800000000000000000000000000000000000000000000001FFBF80000",
      INITP_07 => X"000000000000003FFFFE8000000000000FA00000000000000000000000000000",
      INITP_08 => X"800000000000000000000000000F87FFC000000000005FD0001C000000000000",
      INITP_09 => X"00001C7F001FF00000000000000000000000000403FFE000000000003FE0001F",
      INITP_0A => X"000FFC00000000001CFF0017FE00000000000000000000000000003FE0000000",
      INITP_0B => X"000000000000000F9C00000000001FBFC003FF00000000000000000000000000",
      INITP_0C => X"080000020000000000000000000FC400000000000EBFC001FFE0000000000000",
      INITP_0D => X"003FC0007FF00000007FF0000000000000000007E00000000000003FC000FFF0",
      INITP_0E => X"E80000000000003FE0003FB80400007FFC000000000000000007E00000000000",
      INITP_0F => X"000000000003F00000000000003FE0000FC80E0000FFFC000000000000000001",
      INIT_00 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_01 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_02 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_03 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_04 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_05 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_06 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_07 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_08 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_09 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_0A => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_0B => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_0C => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_0D => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_0E => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_0F => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_10 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_11 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_12 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_13 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_14 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_15 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_16 => X"7878000000000000000078787878787878787878787878787878787878787878",
      INIT_17 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_18 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_19 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_1A => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_1B => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_1C => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_1D => X"7878787878787878787878787878787878780000A05050505050087878787878",
      INIT_1E => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_1F => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_20 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_21 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_22 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_23 => X"7800000000C8F8F8F8F860000078787878787878787878787878787878787878",
      INIT_24 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_25 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_26 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_27 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_28 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_29 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_2A => X"7878787878787878787878000010000000002020201050F8F8F8F8F810007878",
      INIT_2B => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_2C => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_2D => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_2E => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_2F => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_30 => X"50D8F8F8F8E850F8F8F8F8F8D800007878787878787878787878787878787878",
      INIT_31 => X"7878787878787878787878787878787878787878787878787878005050505050",
      INIT_32 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_33 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_34 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_35 => X"7878787878787878787878787878787878787800000000000000787878787878",
      INIT_36 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_37 => X"7878787878787878780000F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8600000",
      INIT_38 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_39 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_3A => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_3B => X"787800A8F8F8F8F8F82010000000000078787878787878787878000000007800",
      INIT_3C => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_3D => X"F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8A898007878787878787878787878787878",
      INIT_3E => X"787878787878787878787878787878787878787878787878780070F8F8F8F8F8",
      INIT_3F => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_40 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_41 => X"0000787878787878780000505050E80008007878787878787878787878787878",
      INIT_42 => X"78787878787878787878787878787878001000F8F8F8F8F8F8F8E81000000000",
      INIT_43 => X"F850887878787878787878787878787878787878787878787878787878787878",
      INIT_44 => X"7878787878787878000020A83078F8F8F8E8A8A8A850F8F8F8F8F8F8F8F8F8F8",
      INIT_45 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_46 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_47 => X"7000000078787878787878787878787878787878787878787878787878787878",
      INIT_48 => X"8080D8F8F8F870B8F8F8F820000000000000787878787878780000F8F8F8F870",
      INIT_49 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_4A => X"88880000000070F8F8F8F8F8F8F8F8F8F8F87000787878787878787878787878",
      INIT_4B => X"7878787878787878787878787878787878787878787878000000000000108888",
      INIT_4C => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_4D => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_4E => X"C808787878787878780868F8F8F8F8F8F8F8F8F8200000787878787878787878",
      INIT_4F => X"78787878787878787878787878787878780060F8F8F8000060F8F8F8F8F8F8F8",
      INIT_50 => X"F8F8F8E820000078787878787878787878787878787878787878787878787878",
      INIT_51 => X"78787878787878000000000000000000000000000000000000001870F8F8F8F8",
      INIT_52 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_53 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_54 => X"F8F8F8F8F8505000107878787878787878787878787878787878787878787878",
      INIT_55 => X"000020F8F8F800A870F8F8F8F8F8F8F8C8080000787878780000A830C8F8F8F8",
      INIT_56 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_57 => X"000000000000000000000040F8F8F8F8F8F8F8F8F8D800787878787878787878",
      INIT_58 => X"7878787878787878787878787878787878787878787878000000000000000000",
      INIT_59 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_5A => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_5B => X"F898080078787878000000008860F8F8F8F8F8F8F8F8F870D000787878787878",
      INIT_5C => X"78787878787878787878787878787878000000F8F8F870F8F888B8F8F8F8F8F8",
      INIT_5D => X"F8408898F8F80078787878787878787878787878787878787878787878787878",
      INIT_5E => X"7878787878787800000000000008080000000000000000000000008870F8F8F8",
      INIT_5F => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_60 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_61 => X"F8F8F8F8F8F8F8F8F8F898087878787878787878787878787878787878787878",
      INIT_62 => X"00000060F8F8F860100030F8F8F8F8F8F8F808007878780008000000000068F8",
      INIT_63 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_64 => X"78000008080808080000000050F8F8F8F8F8A800005000787878787878787878",
      INIT_65 => X"7878787878787878787878787878787878787878787878787800000000000000",
      INIT_66 => X"0000000000787878787878787878787878787878787878787878787878787878",
      INIT_67 => X"7878787888200000787878787878787878787878787878000000001028209800",
      INIT_68 => X"F8F800007878780000000000000088C8F8F8F8F8F8F8F8F8F8F8F85878787878",
      INIT_69 => X"7878787878787878787878787878787800000000A8A82000000030F8F8F8F8F8",
      INIT_6A => X"F8F8F80000000078787878787878787878787878787878787878787878787878",
      INIT_6B => X"7878787878787878787878787878787878780000000000000000000000B8F8F8",
      INIT_6C => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_6D => X"7878787878780000009898D8F8F8F85050505050000000787878787878787878",
      INIT_6E => X"90F8F8F8F8F8F8F8F8F8F8500078787878787878808888000078787878787878",
      INIT_6F => X"0000000000000800000030F8F8F8F8F8F8F80008007878780000000000000088",
      INIT_70 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_71 => X"7878787878787800000000000010F8F8F8F8F860000078787878787878787878",
      INIT_72 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_73 => X"F8F8F8F870D80000787878787878787878787878787878787878787878787878",
      INIT_74 => X"78787800207000080078787878787878787878787800000000F8F8F8F8F8F8F8",
      INIT_75 => X"F8F898000078787878000000000000008860F8F8F8F8F8F87060F8F898787878",
      INIT_76 => X"7878787878787878787878787878787878080000000000000000C0F8F8F8F8F8",
      INIT_77 => X"F8F8F8E810007878787878787878787878787878787878787878787878787878",
      INIT_78 => X"78787878787878787878787800000000000000000000000000000000008840F8",
      INIT_79 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_7A => X"7878780000008860F8F8F8F8F8F8F8F8F8F8F8F8F8F840A80078787878787878",
      INIT_7B => X"0000B0E8F8F8F8F87010B0409878787878780020F8F870000000787878787878",
      INIT_7C => X"7800000000000000000030F8F8F8F8F8F8F87000007878787878000000000000",
      INIT_7D => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_7E => X"88889088888888908800000000001070F8F8F8F8400078787878787878787878",
      INIT_7F => X"7878787878787878787878787878787878787878787878787878780000000888",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[8]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[9]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \title1_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \title1_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \title1_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \title1_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0FFFFF80000000000003FFC0F00000000000003FE0000FC03F0001FFFF800000",
      INITP_01 => X"E0000FC01F803FFFFFC000000000004FFF82780000000000001FF0000FC03F80",
      INITP_02 => X"001C0000003FE00007F01FF0FFFE0FF00000000000BFFFFDFC0000000000003F",
      INITP_03 => X"00FFFFFFFE0000BE0000003FF00001F81FFFFFFC03F00000000000FFFFFFFC00",
      INITP_04 => X"03F00000000000FFFFFFFC00007F8000003FF80001F80FFFFFF007F800000000",
      INITP_05 => X"007C03FFFFE001F0003C000001FFBF7FFC00001F8000003FF80000F807FFFFE0",
      INITP_06 => X"F200007FF800003C01FFFF800060003C001001FE0007FD000017C400007FF800",
      INITP_07 => X"0000BE0187FFF000007FFC00003C00FFFE000000007FC3F001FD0000FE00000F",
      INITP_08 => X"07FFFA7801FC00000C038FFFFF8800FFFC00003E001FFE00000001FFF0F001FC",
      INITP_09 => X"0000000000000BFFFE7000FC00001C0E1FFFFFF8007FFE00003E000000000000",
      INITP_0A => X"017EFF00001E00000000000007BFFFBC00FC0000000F3FFFFFFC007FFF00001E",
      INITP_0B => X"003E3F807FFF01FEFE00001E0000000000000E1E5FBC00FC0000003E3FFFFFFF",
      INITP_0C => X"87FE003F800000783F807FFF03FEFF00001E0000000000001E3F0FFE007E0000",
      INITP_0D => X"000000001C1F03FE023FC00000703F805FC301FE3F00000E0000000000001E3F",
      INITP_0E => X"3FC0001C0000000000001E3F01FF001FF00020303F803FC001FC3FC0000C0000",
      INITP_0F => X"1FE00FF0003E1FE000180000000000001C3F807F800FFC03E0701F800FC0007C",
      INIT_00 => X"F8F8F8F8F8F8F8F8C00000787878787878787878787878787878787878787878",
      INIT_01 => X"7800B8F8F8F8F8B8000000787878787878000000000860F8F8F8F8F8F8F8F8F8",
      INIT_02 => X"F8F8700000787878787878000000000000000088F8F8F8F8F870000888787878",
      INIT_03 => X"787878787878787878787878787878787800007878787808000030F8F8F8F8F8",
      INIT_04 => X"F8F8F8F848007878787878787878787878787878787878787878787878787878",
      INIT_05 => X"78787878787878780000000000E8707070707070707070707018000000000088",
      INIT_06 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_07 => X"780000085070F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8A8000078787878",
      INIT_08 => X"00000000F8F8F8F8F8F88800007878787808E0F8F8F8F8F89808007878787878",
      INIT_09 => X"7878787878780000000040F8F8F8F8F8F8F87098007878787878787800000000",
      INIT_0A => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_0B => X"F8F8F8F8F8F8F8F8F8A820202020100060F8F8F8F8B000787878787878787878",
      INIT_0C => X"7878787878787878787878787878787878787878787878000010202050F8F8F8",
      INIT_0D => X"F8F8F8F8F8F8F8F8F8F820087878787878787878787878787878787878787878",
      INIT_0E => X"780060F8F8F8F8F8F800080000000000000810F8F8F8F8F8F8F8F8F8F8F8F8F8",
      INIT_0F => X"F8F8F8C80078787878787878780000000000000030F8F8F8F8F8C80008787878",
      INIT_10 => X"7878787878787878787878787878787878787878787800000088F8F8F8F8F8F8",
      INIT_11 => X"D8F8F8F8F8F80078787878787878787878787878787878787878000000000078",
      INIT_12 => X"787878787878000018E8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8E850",
      INIT_13 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_14 => X"5050D8F8F8F8F8F8F8F8F8F8F8F8F8E8A8A8A8A8F8F8F8F8F8F8F8B800787878",
      INIT_15 => X"000000000030F8F8F8F8F85008787878000020F8F8F8F8F8F850501000000000",
      INIT_16 => X"78787878787800000088F8F8F8F8F8F8F8F8F8C8000078787878787878780000",
      INIT_17 => X"7878787878787878000060707070000000787878787878787878787878787878",
      INIT_18 => X"F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F808787878787878787878",
      INIT_19 => X"78787878787878787878787878787878787878787878000898F8F8F8F8F8F8F8",
      INIT_1A => X"0000000088A8F8F8F8F8F8D80078787878787878787878787878787878787878",
      INIT_1B => X"000090F8F8F8F8F8F8F8F8F870707070F8F8F8F8F8F8F8F8F8F8F8F8F8308888",
      INIT_1C => X"F8F8F8D8900800787878787878787800080000000000C8F8F8F8F8F898787878",
      INIT_1D => X"0000787878787878787878787878787878787878787800000088F8F8F8F8F8F8",
      INIT_1E => X"F8F8F8F8F8F8980078787878787878787878787878780008D8E8F8F8F8F87020",
      INIT_1F => X"7878787878780000F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8",
      INIT_20 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_21 => X"F8F8F8F8F8F8F8F8F8F8F8F84088000000000000009870F8F8F8F8F830787878",
      INIT_22 => X"0000000000000030F8F8F8F89808787800000088F8F8F8F8F8F8F8F8F8F8F8F8",
      INIT_23 => X"78787878787800000088F8F8F8F8F8F8F8F8F8F8980800007878787878787878",
      INIT_24 => X"7878787878000000001870F8F8F8F8F8D8080080787878787878787878787878",
      INIT_25 => X"F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8E8087878787878787878",
      INIT_26 => X"7878787878787878787878787878787878787878780000C8F8F8F8F8F8F8F8F8",
      INIT_27 => X"00000000000098F8F8F8F8F8A878787878787878787878787878000000000078",
      INIT_28 => X"00000000D0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8A800000000",
      INIT_29 => X"F8F8F8F8700000807878787878787878780000000000000830F8F8F870880078",
      INIT_2A => X"F860000080787878787878787878787878787878787800000098F8F8F8F8F8F8",
      INIT_2B => X"F8F8F8F8F8F8E80078787878787878787878787800080000000088F8F8F8F8F8",
      INIT_2C => X"7878787878000070F8F8F8F8F8F8F8F8F8881818181818189070F8F8F8F8F8F8",
      INIT_2D => X"78787878787878787878987070D8007878787878787878787878787878787878",
      INIT_2E => X"F8F8F8F8F8F8F8F8F8F8F890080000000800000000000010F8F8F8F8A8787878",
      INIT_2F => X"7800000000000000A8F8F8F8F8980078000000000060F8F8F8F8F8F8F8F8F8F8",
      INIT_30 => X"787878787878000000F8F8F8F8F8F8F8F8F8F8F8300000007878787878787878",
      INIT_31 => X"000078787800000000009010E8F8F8F8F8702000000000787878787878787878",
      INIT_32 => X"8808000000000000000000000010F8F8F8F8F8F8F8F8E8987878787878787800",
      INIT_33 => X"000000007800000000008090787878787878787878000070F8F8F8F8F8F8F8E8",
      INIT_34 => X"000000000000000020F8F8C80078787878787878787878780000F8F8F8F84800",
      INIT_35 => X"78000000000000D870F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8D888000000007800",
      INIT_36 => X"F8F8F8F8F8C800007878787878787878787800000000000088E8F8F8F8700078",
      INIT_37 => X"F8F8F8D8008000787878787878787878787878787878000000F8F8F8F8F8F8F8",
      INIT_38 => X"F8F8F8F8F8F8F84000787878787800C8000078000000008800000000B8F8F8F8",
      INIT_39 => X"7878787878008870F8F8F8F8F8F8E8180000000000000000000000000000A8A8",
      INIT_3A => X"78787878787878000050F8F8F8F8F8D8505000000000105050505010A8787878",
      INIT_3B => X"F8F8F8F8F8F8F8400000000000787878000000080000000088A8A80800787878",
      INIT_3C => X"78787800000000000088F8F8F8700000787808000000000098F8F8F8F8F8F8F8",
      INIT_3D => X"787878787878000000F8F8F8F8F8F8F8F8F8F8F8F87000007878787878787878",
      INIT_3E => X"B80000000010707070707070F8F8F8F8F8F8F8F8008808000000007878787878",
      INIT_3F => X"000000000000000000000000000000882040F8F8F8F8F84000787878780060F8",
      INIT_40 => X"F8F870D8880888C8F8F8F870007878787878787878000070F8F8F8F8F8F86000",
      INIT_41 => X"78787800080000000000000078787878787878787878007070F8F8F8F8F8F8F8",
      INIT_42 => X"78780008000000000088A8F8F8F8F8F8F8F8F8F830A098900000007878787878",
      INIT_43 => X"F8F8F8F8F8700000007878787878787878787878000000000000F8F8F8F85808",
      INIT_44 => X"F8F8F8F8F8F8F8F85020A82098000078787878787800000098F8F8F8F8F8F8F8",
      INIT_45 => X"00000060F8F8E8007878787888C8F8F83000009070F8F8F8F8F8F8F8F8F8F8F8",
      INIT_46 => X"7878787878000050F8F8F8F8F8F8600000000808080800000000000000000000",
      INIT_47 => X"787878787898F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8A8A00000F8F8F898007878",
      INIT_48 => X"0000000000000000008078787878787878787800000000000008007878787878",
      INIT_49 => X"7878787878000000000030F8F8F8500078787800000000000000000000000000",
      INIT_4A => X"787878787878000060F8F8F8F8F8F8F8F8F8F8F8F8F830000078787878787878",
      INIT_4B => X"000000B8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8C80000",
      INIT_4C => X"000000000000000000000000000000000000001050F8E80078787800D8F8F8E8",
      INIT_4D => X"F8F8F8F8F8F870A800B8F8F8600078787878787878000000F8F8F8F8F8F86000",
      INIT_4E => X"787878780000000000007878787878787878787898E8F8F8F8F8F8F8F8F8F8F8",
      INIT_4F => X"7878787878000000000000000000000000000000000000007878787878787878",
      INIT_50 => X"F8F8F8F8F8F8F89800787878787878787878787878000800000088F8F8F85000",
      INIT_51 => X"F8F8F8F8F8F8F8F8F8F8F8F8F8F84080007878787878000060F8F8F8F8F8F8F8",
      INIT_52 => X"000000000088887878787800F8F8F820000010F8F8F8F8F8F8F8F8F8F8F8F8F8",
      INIT_53 => X"7878787878000000F8F8F8F8F8F8600000007878787878787878000008000000",
      INIT_54 => X"7878787820F8F8F83088F8F8F8F8F8F8F8F8F8F8F8F8F8F870A8F8F8F8300078",
      INIT_55 => X"0000000000007878787878787878787878787878780000007878787878787878",
      INIT_56 => X"7878787878780008000088F8F8F8D88878787878787800000000000000000000",
      INIT_57 => X"7878787878780010E8F8F8F8F8F8F80030F8F8F8F8F8F8980000787878787878",
      INIT_58 => X"0000F8F8F8F8F8F8F870D8D8D8D8D8D8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F898",
      INIT_59 => X"00000078787878787878780000000000000000000000787878789870F8F81000",
      INIT_5A => X"00B860F8F8F8F8F8F8E850F8F8F88800787878787800000098F8F8F8F8F8E888",
      INIT_5B => X"7878787878787878787878787878787878787800F8F8F8C8009860F8F8F8F888",
      INIT_5C => X"7878787878787878000000000000000000000000007878787878787878787878",
      INIT_5D => X"30F8F8F8F8F8F82008007878787878787878787878780000000088F8F8F85000",
      INIT_5E => X"20F8F8F8F8F8F8F8F8F8F8F8F8F8F8A07878787878000830F8F8F8F8F8F8F800",
      INIT_5F => X"00000000000078787800B8F8F8F810000000F8F8F8F8F8F8F840000000000000",
      INIT_60 => X"787878787800000088D8F8F8F8F8F8E888880000787878787878787878780000",
      INIT_61 => X"78780050F8F8F800000098F8F8F8F850000000A8D8F8F8F8F8F8F8F8F8F85000",
      INIT_62 => X"0078787878787878787878787878787878787878787878787878787878787878",
      INIT_63 => X"7878787878787800080088F8F8F8500078787878787878787878000000000000",
      INIT_64 => X"787878787800A8F8F8F8F8F8F8F8F80030F8F8F8F8F8F8F80000787878787878",
      INIT_65 => X"0000F8F8F8F8F8F8F84000000000000000F8F8F8F8F8F8F8F8F8F8F8F8F8F898",
      INIT_66 => X"7000000000787878787878787878787800000008007878787810F8F8F8400000",
      INIT_67 => X"D80000000070F8F8F8F8F8F8F8F8F80000787878780000000040F8F8F8F8F8F8",
      INIT_68 => X"7878787878787878787878787878787878780070F8F81000000070F8F8F8F8F8",
      INIT_69 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_6A => X"0060F8F8F8F8F8F800080078787878787878787878787878000000A8F8F8B800",
      INIT_6B => X"0010E8F8F8F8F8F8F8F800000090E01000787878780088F8F8F8F8F8F8F8F800",
      INIT_6C => X"78000000007878787898F8F8E8000000000010F8F8F8F8F8F840000000000000",
      INIT_6D => X"0078787878A81000000050F8F8F8F8F8F8F8C808000000787878787878787878",
      INIT_6E => X"780000F8F8F88800000060F8F8F8F8F8600000000088D870F8F8F8F8F8F8F860",
      INIT_6F => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_70 => X"7878787878787878000000A8F870007878787878787878787878787878787878",
      INIT_71 => X"00787878780888F8F8F8F8F8F8F840000060F8F8F8F8F8F850B8007878787878",
      INIT_72 => X"000098F8F8F8F8F8F84000080000000000009870F8F8F8F8F8F8000000000800",
      INIT_73 => X"F8F8F8D800000800000000007800000000A85000787878780060F8F8E8000000",
      INIT_74 => X"6000000000000098F8F8F8F8F8F8F8702078787878787800000088F8F8F8F8F8",
      INIT_75 => X"78787878787878787878787878787878780000F8F8F81800000098F8F8F8F8F8",
      INIT_76 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_77 => X"0060F8F8F8F8F8F8F8500000787878787878787878787878000088F8F8700078",
      INIT_78 => X"00000088F8F8F8F8F8F86000000878787878787878000088E8F8F8F8F8F82000",
      INIT_79 => X"70F898787878787800F8F8F8E8007808000020F8F8F8F8F8F8C8000000080000",
      INIT_7A => X"307878787878787808000020F8F8F8F8F8F8F8F870B80000000000000090B870",
      INIT_7B => X"78000070F8F88808000098F8F8F8F8F8F8A800000000000088F8F8F8F8F8F8F8",
      INIT_7C => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_7D => X"7878787878787878000088F8F800787878787878787878787878787878787878",
      INIT_7E => X"78787878780800000060F8F8F8F89800000060F8F8F8F8F8F8D8100000787878",
      INIT_7F => X"000020F8F8F8F8F8F8F810000000000000000000F8F8F8F8F8F8F85000080078",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => DOPADOP(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \title1_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    \douta[8]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \title1_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \title1_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \title1_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"8001FFFF40701FE00FF8001E1FE000380000000000001E3FC17F8007FFFFA078",
      INITP_01 => X"00001F0FC79F80003FFC00701FE007F8000C1FE000380000000000001E1FCE3F",
      INITP_02 => X"01E00000000000000E87C7E780000FD800701FC001FC000007F8007800000000",
      INITP_03 => X"01F8000E03FE01E00000000000000F87D7E78000000000701FE001FC000007FC",
      INITP_04 => X"0000007007E001FE002000FFEFC00000000000000F87FFE780000000007007E0",
      INITP_05 => X"07E3FF83C0000000007007F8007E0040003FFF800000000000000FC3FF87C000",
      INITP_06 => X"00000000000003FFFF8380000000007003F0003F0000001FFC00000000000000",
      INITP_07 => X"80000000000000000000000000FFFF0380000000003007F0003F80000007E000",
      INITP_08 => X"000000FC001F800000000000000000000000007FFF0100000000000007F4003F",
      INITP_09 => X"7C0300000000000000FE001FC00000000000000000000000001FFC0180000000",
      INITP_0A => X"0000000000003E8000000000000000FC001F8000000000000000000000000008",
      INITP_0B => X"0000000000000000000000003F0000000000000000FE01078000000000000000",
      INITP_0C => X"003F8FC7E0000000000000000000000000001F80000000000000007F83C7C000",
      INITP_0D => X"000000000000001FFFC7E0000000000000000000000000001FE0000000000000",
      INITP_0E => X"000000000000000000000000000FFF8380000000000000000000000000000F80",
      INITP_0F => X"000000000000000000000000000000000000000FFF8000000000000000000000",
      INIT_00 => X"F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8E810787878787800F8F8F850087800",
      INIT_01 => X"F830000000A8A810001070F8F8F8F8F83078787878787878000000000050F8F8",
      INIT_02 => X"78787878787878787878787878787878780800F8F8F8F80800009870F8F8F8F8",
      INIT_03 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_04 => X"000088F8F8F8F8F8F8F8D8000000787878787878787878780000D8F8F8007878",
      INIT_05 => X"00000000B8F8F8F8F8F8F8F89800007878787878780000000000C8F8F8F89800",
      INIT_06 => X"A89878787878787800F8F8F80800780800008850F8F8F8F8F8F8100000000800",
      INIT_07 => X"3078787878787878780000000000A8D8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8",
      INIT_08 => X"780008F8F8F8F80000000050F8F8F8F8F8308800C0F8F860000098F8F8F8F8F8",
      INIT_09 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_0A => X"78787878787878780000F8F8F800787878787878787878787878787878787878",
      INIT_0B => X"787878787878000000000060F850000000000830F8F8F8F8F8F8F8E800007878",
      INIT_0C => X"080000B8F8F8F8F8F8F81008000000000000000000B8F8F8F8F8F8F898000000",
      INIT_0D => X"8820F8F8F8F8F8F8F8F8F8F8F8F84088787878787878787800F8F8F808787808",
      INIT_0E => X"F8F88800C8F8F8F870008870F8F8F8F830787878787878787878780800000088",
      INIT_0F => X"78787878787878787878787878787878780008F8F8F8F8500000000070F8F8F8",
      INIT_10 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_11 => X"00000000C8F8F8F8F8F8F8701800000000787878787878000098F8F898007878",
      INIT_12 => X"000000000000E8F8F8F8F8F8F898000078787878788000000000000008080000",
      INIT_13 => X"787878787878787800F8F8F808787808080000B8F8F8F8F8F8F8A80000007800",
      INIT_14 => X"F888787878787878787878787808000000000000D8D8D8D8D8D860D8D8000078",
      INIT_15 => X"78000000F8F8F8E81000000000F8F8F8F8F88800C8F8F8F8F8F8B88860F8F8F8",
      INIT_16 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_17 => X"00007878787800185070F8608878787878787878787878787878787878787878",
      INIT_18 => X"787878787880008880000008008080800000000090F8F8F8F8F8F8F870100000",
      INIT_19 => X"080000B8F8F8F8F8F8F8F8000000780008000000000020F8F8F8F8F8F8708800",
      INIT_1A => X"00000000000000000000000000807878787878787878787800F8F8F808787808",
      INIT_1B => X"F8F88810E8F8F8F8F8F8B80020F8F8F8F8887878787878787878787878787800",
      INIT_1C => X"7878787878787878787878787878787878000088F8F8F8F83000000000F8F8F8",
      INIT_1D => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_1E => X"000000000020F8F8F8F8F8F8F87070C80800000000000078F8F8700000787878",
      INIT_1F => X"00080000000088F8F8F8F8F8F8E8000078787878787800008080000000008080",
      INIT_20 => X"787878787878787800F8F8F80878780000000000E8F8F8F8F8F8F80000007800",
      INIT_21 => X"F888787878787878787878787878787878800000000000080078787878787878",
      INIT_22 => X"78000000F8F8F8F8F888000000F8F8F8F8F87070F8F8F8F8F8F8B80028F8F8F8",
      INIT_23 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_24 => X"F8F8D820F8F8F8F870D800007878787878787878787878787878787878787878",
      INIT_25 => X"0000787878787878780000808080000000080000000000D0F8F8F8F8F8F8F8F8",
      INIT_26 => X"0000000000F8F8F8F8F8F8E8000078780000000000000010F8F8F8F8F8F85088",
      INIT_27 => X"78787878787878787878787878787878787878787878787800F8F8F808787878",
      INIT_28 => X"F8F8F8F8F8F8F8F8F860000000B8F8F8F8A87878787878787878787878787878",
      INIT_29 => X"78787878787878787878787878787878780000009870F8F8F8F820880020F8F8",
      INIT_2A => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_2B => X"7878000000000008B0C8F8F8F8F8F8F8F8F8F8F8F8F8F8F89800007878787878",
      INIT_2C => X"7800000000000000C8F8F8F8F8F8F82000089878787878787800800000007878",
      INIT_2D => X"787878787878787800F8F8F8007878780000000000F8F8F8F8F8F8F830007878",
      INIT_2E => X"F810787878787878787878787878787878787878787878787878787878787878",
      INIT_2F => X"787800000050F8F8F8F8F8600020F8F8F8F8F8F8F8F8F8F8F8200000000070F8",
      INIT_30 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_31 => X"F8F8F8F8F8508888007878787878787878787878787878787878787878787878",
      INIT_32 => X"080000787878787878787878787878787878000000000000000060F8F8F8F8F8",
      INIT_33 => X"0000000000A8F8F8F8F8F8F840007878780000000000000000E8F8F8F8F8F898",
      INIT_34 => X"78787878787878787878787878787878787878787878787800F8F8F888787878",
      INIT_35 => X"F8F8F8F8F8F8F8F8F8080000008870F8F8887878787878787878787878787878",
      INIT_36 => X"78787878787878787878787878787878787800080000F8F8F8F8F8F87070F8F8",
      INIT_37 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_38 => X"78787878000800000000000020D8D8D8D8D8B800000000007878787878787878",
      INIT_39 => X"78780000000000000000F8F8F8F8F8F898008078787878787878787878787878",
      INIT_3A => X"7878787878787878780030F800007878000000000010F8F8F8F8F8F840000000",
      INIT_3B => X"F888787878787878787878787878787878787878787878787878787878787878",
      INIT_3C => X"7878000000000060F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F890000000000050F8",
      INIT_3D => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_3E => X"0000000000007878787878787878787878787878787878787878787878787878",
      INIT_3F => X"7000000078787878787878787878787878787878787800000800000000000000",
      INIT_40 => X"000000000010F8F8F8F8F8F8E810000078787800000000000000F8F8F8F8F8F8",
      INIT_41 => X"7878787878787878787878787878787878787878787878787800002800007878",
      INIT_42 => X"F8F8F8F8F8F8F85088007800000000F8C8887878787878787878787878787878",
      INIT_43 => X"787878787878787878787878787878787878780000000088A8F8F8F8F8F8F8F8",
      INIT_44 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_45 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_46 => X"0078787800000000000030F8F8F8F8F870880080787878787878787878787878",
      INIT_47 => X"7878787878787878780000000000787878000800000088E8F8F8F8F8F8700000",
      INIT_48 => X"3078787878787878787878787878787878787878787878787878787878787878",
      INIT_49 => X"787878780000000000888850F8F8F8F8F8F8F8F8F8F8E88800787800000000F8",
      INIT_4A => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_4B => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_4C => X"7010000078787878787878787878787878787878787878787878787878787878",
      INIT_4D => X"78780000000000E8F8F8F8F8F8F898000078787800000000000008B8F8F8F8F8",
      INIT_4E => X"7878787878787878787878787878787878787878787878787878000078787878",
      INIT_4F => X"6070F8F8F8F8E88800007800000050D8A8787878787878787878787878787878",
      INIT_50 => X"78787878787878787878787878787878787878780000000000000008D8606060",
      INIT_51 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_52 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_53 => X"0000787800000000000000B8F8F8F8F8F8C80078787878787878787878787878",
      INIT_54 => X"7878787878787878787800007878787878780000000000B0F8F8F8F8F8F8E800",
      INIT_55 => X"0078787878787878787878787878787878787878787878787878787878787878",
      INIT_56 => X"7878787878780000000000000000000008C8F8F8F8F8F8601800787800000800",
      INIT_57 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_58 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_59 => X"F8C8007878787878787878787878787878787878787878787878787878787878",
      INIT_5A => X"787800000000000098F8F8F8F8F8F8400000000000086070C8000090E8F8F8F8",
      INIT_5B => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_5C => X"008870F8F8F8F8F8880800780000087878787878787878787878787878787878",
      INIT_5D => X"7878787878787878787878787878787878787878787878000000000000000000",
      INIT_5E => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_5F => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_60 => X"C000000898C8F8F8F8B8000000F8F8F8F8D80000787878787878787878787878",
      INIT_61 => X"7878787878787878787878787878787878787800080000008870F8F8F8F8F8F8",
      INIT_62 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_63 => X"78787878787878787878000008000000000000F8F8F8F8F8F820900000080078",
      INIT_64 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_65 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_66 => X"F8F8D80078787878787878787878787878787878787878787878787878787878",
      INIT_67 => X"78787878000800000040F8F8F8F8F8F8F8C800C8D8F8F8F8F8F8D0000030F8F8",
      INIT_68 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_69 => X"000000B8F8F8F8F8F8F830000000787878787878787878787878787878787878",
      INIT_6A => X"7878787878787878787878787878787878787878787878787878780000000000",
      INIT_6B => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_6C => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_6D => X"F8F870F8F8F8F8F8F8F8E8000010F8F8F8F8F800787878787878787878787878",
      INIT_6E => X"7878787878787878787878787878787878787878780000000000E8F8F8F8F8F8",
      INIT_6F => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_70 => X"787878787878787878787878787878000800000858F8F8F8F888007878787878",
      INIT_71 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_72 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_73 => X"5000000078787878787878787878787878787878787878787878787878787878",
      INIT_74 => X"787878787810000000000060F8F8F8F8F8F8F8F8F8F8F8F8F8E800000088D8D8",
      INIT_75 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_76 => X"0000000000006060880000787878787878787878787878787878787878787878",
      INIT_77 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_78 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_79 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_7A => X"F8F8F8F8F8F8F8F8D88800000000000000007878787878787878787878787878",
      INIT_7B => X"7878787878787878787878787878787878787878787800000000008850F8F8F8",
      INIT_7C => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_7D => X"7878787878787878787878787878787878000000000000007878787878787878",
      INIT_7E => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_7F => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[8]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[9]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \title1_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    p_7_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \title1_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \title1_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \title1_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"F800000000000000000000000000000000000000000000000003FE0000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0878787878787878787878787878787878787878787878787878787878787878",
      INIT_01 => X"7878787878787878080000000088F8F8F8F8F8F8F8F8F8880000000000000000",
      INIT_02 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_03 => X"7878000000007878787878787878787878787878787878787878787878787878",
      INIT_04 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_05 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_06 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_07 => X"D8D8D8D850000878787878000000007878787878787878787878787878787878",
      INIT_08 => X"78787878787878787878787878787878787878787878787800000000000000A8",
      INIT_09 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_0A => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_0B => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_0C => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_0D => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_0E => X"7878787878787878780000000000000000000000000078787878787878787878",
      INIT_0F => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_10 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_11 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_12 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_13 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_14 => X"0078787878787878787878787878787878787878787878787878787878787878",
      INIT_15 => X"7878787878787878787878787878787878787878787878787878787878000000",
      INIT_16 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_17 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_18 => X"7878787878787878787878787878787878787878787878787878787878787878",
      INIT_19 => X"0000000000000000000000000000000078787878787878787878787878787878",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1) => '0',
      DIPADIP(0) => dina(8),
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => p_7_out(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => p_7_out(8),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \title1_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \title1_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \title1_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \title1_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5555555555555555555555555555555555555555555555555555555555555555",
      INIT_01 => X"5555555555555555555555555555555555555555555555555555555555555555",
      INIT_02 => X"5555555555555555555555555555555555555555555555555555555555555555",
      INIT_03 => X"5555555555555555555555555555555555555555555555555555555555555555",
      INIT_04 => X"5555555555555555555555555555555555555555555555555555555555555555",
      INIT_05 => X"5555555555555555500005555555555555555555555555555555555555555555",
      INIT_06 => X"5555555555555555555555555555555555555555555555555555555555555555",
      INIT_07 => X"5555555555555555555555555555555555555555502AA1555555555555555555",
      INIT_08 => X"402FFC1555555555555555555555555555555555555555555555555555555555",
      INIT_09 => X"5555555555555555555555555555555555555555555555555555555555555555",
      INIT_0A => X"555555555555555555555400054BFF0555555555555555555555555555555555",
      INIT_0B => X"5555555555555555555555555555555555555555555555555555555555555555",
      INIT_0C => X"5555555555555555555555555555555555555555555552AAAFFBFF8155555555",
      INIT_0D => X"555543FFFFFFFFF0555555555555555555555555540005555555555555555555",
      INIT_0E => X"51FFD00055555004555555555555555555555555555555555555555555555555",
      INIT_0F => X"55555555555555555555555555554FFFFFFFFFFD055555555555555555555555",
      INIT_10 => X"E1555555555555555555555503FFFC00055542AC055555555555555555555555",
      INIT_11 => X"C055555555555555555555555555555555555555555555555555057FF56FFFFF",
      INIT_12 => X"5555555555540000000FFFFFFC55555555555555555555550BFDFD00055543FF",
      INIT_13 => X"555555554FF0FFFF85554FFFFF41555555555555555555555555555555555555",
      INIT_14 => X"5555555555555555555555555555555555540000000003FFFF41555555555555",
      INIT_15 => X"000002FFFFE15555555555555555555507F1FFFF805505BFFFE8155555555555",
      INIT_16 => X"C055003FFFFF8555555555555555555555555555555555555555555555540000",
      INIT_17 => X"555555555555555555540000000000FFE0F15555555555555555555503FFC7FF",
      INIT_18 => X"555555555555555503FF07FFF054000FFFFFF055555555555555555555555555",
      INIT_19 => X"551055555554005000155555555555555555555555554000400000BFF4215555",
      INIT_1A => X"555555555000001FFC0155555555555555555555005407FFF0540002FFFFFE55",
      INIT_1B => X"000007FFF01500003FFFFE1555001555555002FEAA0155555555555555555555",
      INIT_1C => X"FFE055555555555555555555555555555554000FFF0555555555555555555555",
      INIT_1D => X"FF0555555555555555555555400007FFF01540003FFFFF155470155555403FFF",
      INIT_1E => X"07FFC61551FC05555403FFFFFFF915555555555555555555555555000000000B",
      INIT_1F => X"555555555555540000000003FF8555555555555555555555400007FFFC155000",
      INIT_20 => X"55555555415407FFFC15540000FFF01547FD0155400FFFFFFFFF415555555555",
      INIT_21 => X"40BFFFFFFFFFD05555555555555555555555003FFFFFC000FF85555555555555",
      INIT_22 => X"FFFFD550FFD15555555555555555555555500BFFFC15550000FFF0154BFF0155",
      INIT_23 => X"FE155540007FF8154FFFC00003FFFFFFFFFFF4555555555555555555555405BF",
      INIT_24 => X"555555555555555555503FFFFFFFFFFEBFF15555555550015555555555500FFF",
      INIT_25 => X"55550FF01555555555500FFFFE055550001FFE1507FFE800ABFFFFFF55FFFD15",
      INIT_26 => X"03FFFFFFFFFFFFD0001FFE15555555555555555555503FFFFFFFFFFFFFF15555",
      INIT_27 => X"5550FFFFFFFFFFFFFFF055555550BFFD0555555555500FFFFE015554000BFF15",
      INIT_28 => X"55500FFFFF0055550001FF0500FFFFFFFFFFFF80000FFF555555555555555555",
      INIT_29 => X"0003FF5555555001555555555542FFFFFFFFFFFFFFFC555555400FFF80555555",
      INIT_2A => X"FFFC5555550003FFF015555555500FFFFFC0555540007FC100BFFFFFFFFFFD00",
      INIT_2B => X"40007FC1003FFFFFFFFFFC000000FF55555553E1555555555543FFFFC0003FFF",
      INIT_2C => X"004000555543FFFF0000000FFFFC5554054000FFF401555555503FFFFF405555",
      INIT_2D => X"FE01555555503FFFFFE0555550003FF14002FFFFFFFF800400007E1555550FF8",
      INIT_2E => X"FFFE00150000141555542FFEA002A8555543FFFC00000005FFFE15520400007F",
      INIT_2F => X"000000002FFE154F400FFFFFFF00015555503FFFFFF0555554000FF050003FFF",
      INIT_30 => X"FFF0155555000FF8500007FFFF400155540000555553FFFFFE02FF155543FFFC",
      INIT_31 => X"554FFFFFFFD03F055542FFFC0000000003FC552F40FFFFFFFFFF950155403FFF",
      INIT_32 => X"01FFFFFFFFFFFFE05550FFFFFFF41555554007F8540000000000055554000155",
      INIT_33 => X"554000000000555555000555553FFFFFFFFD1FC55540FFFC0000000000BC54BF",
      INIT_34 => X"5540FFFC05555000000154FC03FFFFFFFFFFFFF81550FFFFFFFC1555554003F8",
      INIT_35 => X"5550FFFC7FFC0555555003F8555000000005555555405555557F4FFFFFFFDFD1",
      INIT_36 => X"5555555554FE0FFC1FFFFBF055403FFC01555400000553F00FFFFAAAFFFFFFFC",
      INIT_37 => X"000547F00FFFE0007FFFFFFC5541FFFC7FFD0555555003F85555000000155555",
      INIT_38 => X"555403F855555000155555555555555552FC03FE01BFFFF855402FFF00555550",
      INIT_39 => X"803FFFFC15402FFFC015555500154FE00FFFE0003FFFFFFC5543FFFC7FFF0555",
      INIT_3A => X"0FFFF0081543FFFC3FFF0155555501F455555555555555555555555553F00FFF",
      INIT_3B => X"555555555555555543F00FFFC00BFFFF15500BFFF801555540154FC003FFE000",
      INIT_3C => X"FE00004018553FC003FFE00003FFF0001543FFF83FFF9155555501F155555555",
      INIT_3D => X"3FFFE055555503F155555555555555555555555543F003FFC000FFFF555403FF",
      INIT_3E => X"43F003FFD0003FFF555501FFFFD00007F1553FC407FFE00000FFFC055540FFF4",
      INIT_3F => X"07FFF00000FFFE0155403FF00FFFE015555503C5555555555555555555555555",
      INIT_40 => X"55555555555555555555555543FC03FFD0140FFF5555002FFFFFFFFFF1553F84",
      INIT_41 => X"55554006FFFFFFFF45553F0402FFF000007FFF0155400BF003FFF80555550BC5",
      INIT_42 => X"555003E001FFFF0555550FC555555555555555555555555543FC02FFD07F03FF",
      INIT_43 => X"5555555543FE00FFF0BFC3FF555554001FFFFFF855553F1401FFF000001FFF00",
      INIT_44 => X"55553F1401FFF404000FFFC05540000000BFFF0015540F055555555555555555",
      INIT_45 => X"0550BF1555555555555555555555555540FF003FF0BFF4FFC555554000AAAE81",
      INIT_46 => X"F0FFF47FC55555540000000555553F1401FFFC040007FFF055400000003FFFC0",
      INIT_47 => X"0003FFF055500000001FFFFE0003FC1555555555555555555555555540FF403F",
      INIT_48 => X"555555555555555540FFC03FFFFFF47FC55555554000155555553F1400FFFC04",
      INIT_49 => X"5555555555553F15003FFF050000FFF8055540000002FFFFF9FFE05555555555",
      INIT_4A => X"50006FFFFFFF0155555555555555555555555555403FF41FFFFFF01FC5555555",
      INIT_4B => X"502FFF1FFFFFD00FC55555555555555555553F15003FFF454000BFFD01554005",
      INIT_4C => X"001FFF8540003FFC0155555550000FFFFFE01555555555555555555555555555",
      INIT_4D => X"555555555555555555555555500FFFFFFFFFC00FC55555555555555555553F15",
      INIT_4E => X"C55555555555555555554705000FFF8050000FFF015555555500006AA4005555",
      INIT_4F => X"C055555555500000000555555555555555555555555555555003FFFFFFFF000B",
      INIT_50 => X"5555555554007FFFFFFE0403855555555555555555554105000FFFC054000FFF",
      INIT_51 => X"555540054003FFF0150007FFC055555555555555555555555555555555555555",
      INIT_52 => X"55555555555555555555555555555555550002FFFFFC14035555555555555555",
      INIT_53 => X"FFFC040A5555555555555555555550555003FFF0150001FFC055555555555555",
      INIT_54 => X"050001FFE15555555555555555555555555555555555555555555555550000BF",
      INIT_55 => X"5555555555555555555000002FFF05001555555555555555555550555001FFFC",
      INIT_56 => X"555555555555555550003FFE000F80FFE1555555555555555555555555555555",
      INIT_57 => X"5555555555555555555555555555555555555555555400000FFF010155555555",
      INIT_58 => X"5555500003FFD00155555555555555555555555554003FFF402FD03FE0555555",
      INIT_59 => X"55002FFFE2BFF81FF85555555555555555555555555555555555555555555555",
      INIT_5A => X"5555555555555555555555555555540001FFF405555555555555555555555555",
      INIT_5B => X"55555555555555555555555555400FFFFFFFFC0FFC5555555555555555555555",
      INIT_5C => X"8055555555555555555555555555555555555555555555555555555400BFC155",
      INIT_5D => X"5555555555555555000F0155555555555555555555555555554003FFFFFFF00A",
      INIT_5E => X"55555555555000BFFFFF80000555555555555555555555555555555555555555",
      INIT_5F => X"5555555555555555555555555555555555555555400055555555555555555555",
      INIT_60 => X"500555555555555555555555555555555555000FFFFC00001555555555555555",
      INIT_61 => X"AA81540155555555555555555555555555555555555555555555555555555555",
      INIT_62 => X"5555555555555555555555555555555555555555555555555555555555550001",
      INIT_63 => X"5555555555555555555540000005555555555555555555555555555555555555",
      INIT_64 => X"5555555555555555555555555555555555555555555555555555555555555555",
      INIT_65 => X"5555555555555555555555555555555555555555555555401555555555555555",
      INIT_66 => X"0000000000000000000000000000000000000000555555555555555555555555",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => dina(1 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity title1_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of title1_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end title1_blk_mem_gen_prim_width;

architecture STRUCTURE of title1_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.title1_blk_mem_gen_prim_wrapper_init
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(0) => dina(0),
      douta(0) => douta(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \title1_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \douta[8]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \title1_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \title1_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \title1_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\title1_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[8]\(7 downto 0) => \douta[8]\(7 downto 0),
      \douta[9]\(0) => \douta[9]\(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \title1_blk_mem_gen_prim_width__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \title1_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \title1_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \title1_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\title1_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOPADOP(0) => DOPADOP(0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \title1_blk_mem_gen_prim_width__parameterized2\ is
  port (
    \douta[8]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \title1_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \title1_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \title1_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\title1_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[8]\(7 downto 0) => \douta[8]\(7 downto 0),
      \douta[9]\(0) => \douta[9]\(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \title1_blk_mem_gen_prim_width__parameterized3\ is
  port (
    p_7_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \title1_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \title1_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \title1_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\title1_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      ena_array(0) => ena_array(0),
      p_7_out(8 downto 0) => p_7_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \title1_blk_mem_gen_prim_width__parameterized4\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \title1_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \title1_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \title1_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\title1_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(1 downto 0) => dina(1 downto 0),
      douta(1 downto 0) => douta(1 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity title1_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of title1_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end title1_blk_mem_gen_generic_cstr;

architecture STRUCTURE of title1_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 6 to 6 );
  signal p_7_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_8\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.title1_bindec
     port map (
      addra(2 downto 0) => addra(13 downto 11),
      ena_array(0) => ena_array(6)
    );
\has_mux_a.A\: entity work.title1_blk_mem_gen_mux
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[1].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[1].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[1].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[1].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[3].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[3].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[3].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[3].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[3].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[3].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[3].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[3].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[1].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[3].ram.r_n_8\,
      DOADO(7) => \ramloop[2].ram.r_n_0\,
      DOADO(6) => \ramloop[2].ram.r_n_1\,
      DOADO(5) => \ramloop[2].ram.r_n_2\,
      DOADO(4) => \ramloop[2].ram.r_n_3\,
      DOADO(3) => \ramloop[2].ram.r_n_4\,
      DOADO(2) => \ramloop[2].ram.r_n_5\,
      DOADO(1) => \ramloop[2].ram.r_n_6\,
      DOADO(0) => \ramloop[2].ram.r_n_7\,
      DOPADOP(0) => \ramloop[2].ram.r_n_8\,
      addra(2 downto 0) => addra(13 downto 11),
      clka => clka,
      douta(8 downto 0) => douta(9 downto 1),
      p_7_out(8 downto 0) => p_7_out(8 downto 0)
    );
\ramloop[0].ram.r\: entity work.title1_blk_mem_gen_prim_width
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(0) => dina(0),
      douta(0) => douta(0),
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\title1_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(9 downto 1),
      \douta[8]\(7) => \ramloop[1].ram.r_n_0\,
      \douta[8]\(6) => \ramloop[1].ram.r_n_1\,
      \douta[8]\(5) => \ramloop[1].ram.r_n_2\,
      \douta[8]\(4) => \ramloop[1].ram.r_n_3\,
      \douta[8]\(3) => \ramloop[1].ram.r_n_4\,
      \douta[8]\(2) => \ramloop[1].ram.r_n_5\,
      \douta[8]\(1) => \ramloop[1].ram.r_n_6\,
      \douta[8]\(0) => \ramloop[1].ram.r_n_7\,
      \douta[9]\(0) => \ramloop[1].ram.r_n_8\,
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\title1_blk_mem_gen_prim_width__parameterized1\
     port map (
      DOADO(7) => \ramloop[2].ram.r_n_0\,
      DOADO(6) => \ramloop[2].ram.r_n_1\,
      DOADO(5) => \ramloop[2].ram.r_n_2\,
      DOADO(4) => \ramloop[2].ram.r_n_3\,
      DOADO(3) => \ramloop[2].ram.r_n_4\,
      DOADO(2) => \ramloop[2].ram.r_n_5\,
      DOADO(1) => \ramloop[2].ram.r_n_6\,
      DOADO(0) => \ramloop[2].ram.r_n_7\,
      DOPADOP(0) => \ramloop[2].ram.r_n_8\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(9 downto 1),
      wea(0) => wea(0)
    );
\ramloop[3].ram.r\: entity work.\title1_blk_mem_gen_prim_width__parameterized2\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(9 downto 1),
      \douta[8]\(7) => \ramloop[3].ram.r_n_0\,
      \douta[8]\(6) => \ramloop[3].ram.r_n_1\,
      \douta[8]\(5) => \ramloop[3].ram.r_n_2\,
      \douta[8]\(4) => \ramloop[3].ram.r_n_3\,
      \douta[8]\(3) => \ramloop[3].ram.r_n_4\,
      \douta[8]\(2) => \ramloop[3].ram.r_n_5\,
      \douta[8]\(1) => \ramloop[3].ram.r_n_6\,
      \douta[8]\(0) => \ramloop[3].ram.r_n_7\,
      \douta[9]\(0) => \ramloop[3].ram.r_n_8\,
      wea(0) => wea(0)
    );
\ramloop[4].ram.r\: entity work.\title1_blk_mem_gen_prim_width__parameterized3\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(9 downto 1),
      ena_array(0) => ena_array(6),
      p_7_out(8 downto 0) => p_7_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[5].ram.r\: entity work.\title1_blk_mem_gen_prim_width__parameterized4\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(1 downto 0) => dina(11 downto 10),
      douta(1 downto 0) => douta(11 downto 10),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity title1_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of title1_blk_mem_gen_top : entity is "blk_mem_gen_top";
end title1_blk_mem_gen_top;

architecture STRUCTURE of title1_blk_mem_gen_top is
begin
\valid.cstr\: entity work.title1_blk_mem_gen_generic_cstr
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(11 downto 0) => dina(11 downto 0),
      douta(11 downto 0) => douta(11 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity title1_blk_mem_gen_v8_3_5_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of title1_blk_mem_gen_v8_3_5_synth : entity is "blk_mem_gen_v8_3_5_synth";
end title1_blk_mem_gen_v8_3_5_synth;

architecture STRUCTURE of title1_blk_mem_gen_v8_3_5_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.title1_blk_mem_gen_top
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(11 downto 0) => dina(11 downto 0),
      douta(11 downto 0) => douta(11 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity title1_blk_mem_gen_v8_3_5 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of title1_blk_mem_gen_v8_3_5 : entity is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of title1_blk_mem_gen_v8_3_5 : entity is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of title1_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of title1_blk_mem_gen_v8_3_5 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of title1_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of title1_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of title1_blk_mem_gen_v8_3_5 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of title1_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of title1_blk_mem_gen_v8_3_5 : entity is "2";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of title1_blk_mem_gen_v8_3_5 : entity is "4";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of title1_blk_mem_gen_v8_3_5 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of title1_blk_mem_gen_v8_3_5 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of title1_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of title1_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of title1_blk_mem_gen_v8_3_5 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of title1_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of title1_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of title1_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of title1_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of title1_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of title1_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of title1_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of title1_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of title1_blk_mem_gen_v8_3_5 : entity is "Estimated Power for IP     :     6.153268 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of title1_blk_mem_gen_v8_3_5 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of title1_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of title1_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of title1_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of title1_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of title1_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of title1_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of title1_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of title1_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of title1_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of title1_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of title1_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of title1_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of title1_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of title1_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of title1_blk_mem_gen_v8_3_5 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of title1_blk_mem_gen_v8_3_5 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of title1_blk_mem_gen_v8_3_5 : entity is "title1.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of title1_blk_mem_gen_v8_3_5 : entity is "title1.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of title1_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of title1_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of title1_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of title1_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of title1_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of title1_blk_mem_gen_v8_3_5 : entity is 13104;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of title1_blk_mem_gen_v8_3_5 : entity is 13104;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of title1_blk_mem_gen_v8_3_5 : entity is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of title1_blk_mem_gen_v8_3_5 : entity is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of title1_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of title1_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of title1_blk_mem_gen_v8_3_5 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of title1_blk_mem_gen_v8_3_5 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of title1_blk_mem_gen_v8_3_5 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of title1_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of title1_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of title1_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of title1_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of title1_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of title1_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of title1_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of title1_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of title1_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of title1_blk_mem_gen_v8_3_5 : entity is 13104;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of title1_blk_mem_gen_v8_3_5 : entity is 13104;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of title1_blk_mem_gen_v8_3_5 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of title1_blk_mem_gen_v8_3_5 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of title1_blk_mem_gen_v8_3_5 : entity is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of title1_blk_mem_gen_v8_3_5 : entity is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of title1_blk_mem_gen_v8_3_5 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of title1_blk_mem_gen_v8_3_5 : entity is "blk_mem_gen_v8_3_5";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of title1_blk_mem_gen_v8_3_5 : entity is "yes";
end title1_blk_mem_gen_v8_3_5;

architecture STRUCTURE of title1_blk_mem_gen_v8_3_5 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.title1_blk_mem_gen_v8_3_5_synth
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(11 downto 0) => dina(11 downto 0),
      douta(11 downto 0) => douta(11 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity title1 is
  port (
    clka : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of title1 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of title1 : entity is "title1,blk_mem_gen_v8_3_5,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of title1 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of title1 : entity is "blk_mem_gen_v8_3_5,Vivado 2016.4";
end title1;

architecture STRUCTURE of title1 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "2";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "4";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     6.153268 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "title1.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "title1.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 13104;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 13104;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 13104;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 13104;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.title1_blk_mem_gen_v8_3_5
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => B"00000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(11 downto 0) => dina(11 downto 0),
      dinb(11 downto 0) => B"000000000000",
      douta(11 downto 0) => douta(11 downto 0),
      doutb(11 downto 0) => NLW_U0_doutb_UNCONNECTED(11 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(13 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(13 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(13 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(13 downto 0),
      s_axi_rdata(11 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(11 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(11 downto 0) => B"000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
