verilog blk_mem_gen_v8_4_2  \
"../../../ipstatic/simulation/blk_mem_gen_v8_4.v" \

verilog xil_defaultlib  \
"../../../../Project.srcs/sources_1/ip/median_bin_5x5_0/ip/delayLineBRAM/sim/delayLineBRAM.v" \
"../../../../Project.srcs/sources_1/ip/median_bin_5x5_0/imports/ip_repo/delayLinieBRAM_WP.v" \
"../../../../Project.srcs/sources_1/ip/median_bin_5x5_0/imports/ip_repo/median_bin_5x5.v" \
"../../../../Project.srcs/sources_1/ip/median_bin_5x5_0/sim/median_bin_5x5_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
