
MagneticPodium.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010590  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001910  08010830  08010830  00011830  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08012140  08012140  00013140  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08012148  08012148  00013148  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0801214c  0801214c  0001314c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000003a0  24000000  08012150  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00006300  240003a0  080124f0  000143a0  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  240066a0  080124f0  000146a0  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000143a0  2**0
                  CONTENTS, READONLY
 10 .debug_info   000389d6  00000000  00000000  000143ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000075f7  00000000  00000000  0004cda4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_loclists 00013eb0  00000000  00000000  0005439b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00001da0  00000000  00000000  00068250  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 000020d0  00000000  00000000  00069ff0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0003f75b  00000000  00000000  0006c0c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   000370c3  00000000  00000000  000ab81b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00173ba8  00000000  00000000  000e28de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  00256486  2**0
                  CONTENTS, READONLY
 19 .debug_frame  000067ac  00000000  00000000  002564cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 0000007e  00000000  00000000  0025cc78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240003a0 	.word	0x240003a0
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08010818 	.word	0x08010818

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240003a4 	.word	0x240003a4
 80002dc:	08010818 	.word	0x08010818

080002e0 <strcmp>:
 80002e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80002e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002e8:	2a01      	cmp	r2, #1
 80002ea:	bf28      	it	cs
 80002ec:	429a      	cmpcs	r2, r3
 80002ee:	d0f7      	beq.n	80002e0 <strcmp>
 80002f0:	1ad0      	subs	r0, r2, r3
 80002f2:	4770      	bx	lr
	...

08000300 <memchr>:
 8000300:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000304:	2a10      	cmp	r2, #16
 8000306:	db2b      	blt.n	8000360 <memchr+0x60>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	d008      	beq.n	8000320 <memchr+0x20>
 800030e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000312:	3a01      	subs	r2, #1
 8000314:	428b      	cmp	r3, r1
 8000316:	d02d      	beq.n	8000374 <memchr+0x74>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	b342      	cbz	r2, 8000370 <memchr+0x70>
 800031e:	d1f6      	bne.n	800030e <memchr+0xe>
 8000320:	b4f0      	push	{r4, r5, r6, r7}
 8000322:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000326:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800032a:	f022 0407 	bic.w	r4, r2, #7
 800032e:	f07f 0700 	mvns.w	r7, #0
 8000332:	2300      	movs	r3, #0
 8000334:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000338:	3c08      	subs	r4, #8
 800033a:	ea85 0501 	eor.w	r5, r5, r1
 800033e:	ea86 0601 	eor.w	r6, r6, r1
 8000342:	fa85 f547 	uadd8	r5, r5, r7
 8000346:	faa3 f587 	sel	r5, r3, r7
 800034a:	fa86 f647 	uadd8	r6, r6, r7
 800034e:	faa5 f687 	sel	r6, r5, r7
 8000352:	b98e      	cbnz	r6, 8000378 <memchr+0x78>
 8000354:	d1ee      	bne.n	8000334 <memchr+0x34>
 8000356:	bcf0      	pop	{r4, r5, r6, r7}
 8000358:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800035c:	f002 0207 	and.w	r2, r2, #7
 8000360:	b132      	cbz	r2, 8000370 <memchr+0x70>
 8000362:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000366:	3a01      	subs	r2, #1
 8000368:	ea83 0301 	eor.w	r3, r3, r1
 800036c:	b113      	cbz	r3, 8000374 <memchr+0x74>
 800036e:	d1f8      	bne.n	8000362 <memchr+0x62>
 8000370:	2000      	movs	r0, #0
 8000372:	4770      	bx	lr
 8000374:	3801      	subs	r0, #1
 8000376:	4770      	bx	lr
 8000378:	2d00      	cmp	r5, #0
 800037a:	bf06      	itte	eq
 800037c:	4635      	moveq	r5, r6
 800037e:	3803      	subeq	r0, #3
 8000380:	3807      	subne	r0, #7
 8000382:	f015 0f01 	tst.w	r5, #1
 8000386:	d107      	bne.n	8000398 <memchr+0x98>
 8000388:	3001      	adds	r0, #1
 800038a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800038e:	bf02      	ittt	eq
 8000390:	3001      	addeq	r0, #1
 8000392:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000396:	3001      	addeq	r0, #1
 8000398:	bcf0      	pop	{r4, r5, r6, r7}
 800039a:	3801      	subs	r0, #1
 800039c:	4770      	bx	lr
 800039e:	bf00      	nop

080003a0 <strlen>:
 80003a0:	4603      	mov	r3, r0
 80003a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003a6:	2a00      	cmp	r2, #0
 80003a8:	d1fb      	bne.n	80003a2 <strlen+0x2>
 80003aa:	1a18      	subs	r0, r3, r0
 80003ac:	3801      	subs	r0, #1
 80003ae:	4770      	bx	lr

080003b0 <__aeabi_drsub>:
 80003b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003b4:	e002      	b.n	80003bc <__adddf3>
 80003b6:	bf00      	nop

080003b8 <__aeabi_dsub>:
 80003b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003bc <__adddf3>:
 80003bc:	b530      	push	{r4, r5, lr}
 80003be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003c6:	ea94 0f05 	teq	r4, r5
 80003ca:	bf08      	it	eq
 80003cc:	ea90 0f02 	teqeq	r0, r2
 80003d0:	bf1f      	itttt	ne
 80003d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003e2:	f000 80e2 	beq.w	80005aa <__adddf3+0x1ee>
 80003e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ee:	bfb8      	it	lt
 80003f0:	426d      	neglt	r5, r5
 80003f2:	dd0c      	ble.n	800040e <__adddf3+0x52>
 80003f4:	442c      	add	r4, r5
 80003f6:	ea80 0202 	eor.w	r2, r0, r2
 80003fa:	ea81 0303 	eor.w	r3, r1, r3
 80003fe:	ea82 0000 	eor.w	r0, r2, r0
 8000402:	ea83 0101 	eor.w	r1, r3, r1
 8000406:	ea80 0202 	eor.w	r2, r0, r2
 800040a:	ea81 0303 	eor.w	r3, r1, r3
 800040e:	2d36      	cmp	r5, #54	@ 0x36
 8000410:	bf88      	it	hi
 8000412:	bd30      	pophi	{r4, r5, pc}
 8000414:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000418:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800041c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000420:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000424:	d002      	beq.n	800042c <__adddf3+0x70>
 8000426:	4240      	negs	r0, r0
 8000428:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800042c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000430:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000434:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000438:	d002      	beq.n	8000440 <__adddf3+0x84>
 800043a:	4252      	negs	r2, r2
 800043c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000440:	ea94 0f05 	teq	r4, r5
 8000444:	f000 80a7 	beq.w	8000596 <__adddf3+0x1da>
 8000448:	f1a4 0401 	sub.w	r4, r4, #1
 800044c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000450:	db0d      	blt.n	800046e <__adddf3+0xb2>
 8000452:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000456:	fa22 f205 	lsr.w	r2, r2, r5
 800045a:	1880      	adds	r0, r0, r2
 800045c:	f141 0100 	adc.w	r1, r1, #0
 8000460:	fa03 f20e 	lsl.w	r2, r3, lr
 8000464:	1880      	adds	r0, r0, r2
 8000466:	fa43 f305 	asr.w	r3, r3, r5
 800046a:	4159      	adcs	r1, r3
 800046c:	e00e      	b.n	800048c <__adddf3+0xd0>
 800046e:	f1a5 0520 	sub.w	r5, r5, #32
 8000472:	f10e 0e20 	add.w	lr, lr, #32
 8000476:	2a01      	cmp	r2, #1
 8000478:	fa03 fc0e 	lsl.w	ip, r3, lr
 800047c:	bf28      	it	cs
 800047e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000482:	fa43 f305 	asr.w	r3, r3, r5
 8000486:	18c0      	adds	r0, r0, r3
 8000488:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800048c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000490:	d507      	bpl.n	80004a2 <__adddf3+0xe6>
 8000492:	f04f 0e00 	mov.w	lr, #0
 8000496:	f1dc 0c00 	rsbs	ip, ip, #0
 800049a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800049e:	eb6e 0101 	sbc.w	r1, lr, r1
 80004a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80004a6:	d31b      	bcc.n	80004e0 <__adddf3+0x124>
 80004a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80004ac:	d30c      	bcc.n	80004c8 <__adddf3+0x10c>
 80004ae:	0849      	lsrs	r1, r1, #1
 80004b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004b8:	f104 0401 	add.w	r4, r4, #1
 80004bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004c4:	f080 809a 	bcs.w	80005fc <__adddf3+0x240>
 80004c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004cc:	bf08      	it	eq
 80004ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004d2:	f150 0000 	adcs.w	r0, r0, #0
 80004d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004da:	ea41 0105 	orr.w	r1, r1, r5
 80004de:	bd30      	pop	{r4, r5, pc}
 80004e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004e4:	4140      	adcs	r0, r0
 80004e6:	eb41 0101 	adc.w	r1, r1, r1
 80004ea:	3c01      	subs	r4, #1
 80004ec:	bf28      	it	cs
 80004ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004f2:	d2e9      	bcs.n	80004c8 <__adddf3+0x10c>
 80004f4:	f091 0f00 	teq	r1, #0
 80004f8:	bf04      	itt	eq
 80004fa:	4601      	moveq	r1, r0
 80004fc:	2000      	moveq	r0, #0
 80004fe:	fab1 f381 	clz	r3, r1
 8000502:	bf08      	it	eq
 8000504:	3320      	addeq	r3, #32
 8000506:	f1a3 030b 	sub.w	r3, r3, #11
 800050a:	f1b3 0220 	subs.w	r2, r3, #32
 800050e:	da0c      	bge.n	800052a <__adddf3+0x16e>
 8000510:	320c      	adds	r2, #12
 8000512:	dd08      	ble.n	8000526 <__adddf3+0x16a>
 8000514:	f102 0c14 	add.w	ip, r2, #20
 8000518:	f1c2 020c 	rsb	r2, r2, #12
 800051c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000520:	fa21 f102 	lsr.w	r1, r1, r2
 8000524:	e00c      	b.n	8000540 <__adddf3+0x184>
 8000526:	f102 0214 	add.w	r2, r2, #20
 800052a:	bfd8      	it	le
 800052c:	f1c2 0c20 	rsble	ip, r2, #32
 8000530:	fa01 f102 	lsl.w	r1, r1, r2
 8000534:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000538:	bfdc      	itt	le
 800053a:	ea41 010c 	orrle.w	r1, r1, ip
 800053e:	4090      	lslle	r0, r2
 8000540:	1ae4      	subs	r4, r4, r3
 8000542:	bfa2      	ittt	ge
 8000544:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000548:	4329      	orrge	r1, r5
 800054a:	bd30      	popge	{r4, r5, pc}
 800054c:	ea6f 0404 	mvn.w	r4, r4
 8000550:	3c1f      	subs	r4, #31
 8000552:	da1c      	bge.n	800058e <__adddf3+0x1d2>
 8000554:	340c      	adds	r4, #12
 8000556:	dc0e      	bgt.n	8000576 <__adddf3+0x1ba>
 8000558:	f104 0414 	add.w	r4, r4, #20
 800055c:	f1c4 0220 	rsb	r2, r4, #32
 8000560:	fa20 f004 	lsr.w	r0, r0, r4
 8000564:	fa01 f302 	lsl.w	r3, r1, r2
 8000568:	ea40 0003 	orr.w	r0, r0, r3
 800056c:	fa21 f304 	lsr.w	r3, r1, r4
 8000570:	ea45 0103 	orr.w	r1, r5, r3
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f1c4 040c 	rsb	r4, r4, #12
 800057a:	f1c4 0220 	rsb	r2, r4, #32
 800057e:	fa20 f002 	lsr.w	r0, r0, r2
 8000582:	fa01 f304 	lsl.w	r3, r1, r4
 8000586:	ea40 0003 	orr.w	r0, r0, r3
 800058a:	4629      	mov	r1, r5
 800058c:	bd30      	pop	{r4, r5, pc}
 800058e:	fa21 f004 	lsr.w	r0, r1, r4
 8000592:	4629      	mov	r1, r5
 8000594:	bd30      	pop	{r4, r5, pc}
 8000596:	f094 0f00 	teq	r4, #0
 800059a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800059e:	bf06      	itte	eq
 80005a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80005a4:	3401      	addeq	r4, #1
 80005a6:	3d01      	subne	r5, #1
 80005a8:	e74e      	b.n	8000448 <__adddf3+0x8c>
 80005aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ae:	bf18      	it	ne
 80005b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005b4:	d029      	beq.n	800060a <__adddf3+0x24e>
 80005b6:	ea94 0f05 	teq	r4, r5
 80005ba:	bf08      	it	eq
 80005bc:	ea90 0f02 	teqeq	r0, r2
 80005c0:	d005      	beq.n	80005ce <__adddf3+0x212>
 80005c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005c6:	bf04      	itt	eq
 80005c8:	4619      	moveq	r1, r3
 80005ca:	4610      	moveq	r0, r2
 80005cc:	bd30      	pop	{r4, r5, pc}
 80005ce:	ea91 0f03 	teq	r1, r3
 80005d2:	bf1e      	ittt	ne
 80005d4:	2100      	movne	r1, #0
 80005d6:	2000      	movne	r0, #0
 80005d8:	bd30      	popne	{r4, r5, pc}
 80005da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005de:	d105      	bne.n	80005ec <__adddf3+0x230>
 80005e0:	0040      	lsls	r0, r0, #1
 80005e2:	4149      	adcs	r1, r1
 80005e4:	bf28      	it	cs
 80005e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ea:	bd30      	pop	{r4, r5, pc}
 80005ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005f0:	bf3c      	itt	cc
 80005f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005f6:	bd30      	popcc	{r4, r5, pc}
 80005f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000600:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000604:	f04f 0000 	mov.w	r0, #0
 8000608:	bd30      	pop	{r4, r5, pc}
 800060a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800060e:	bf1a      	itte	ne
 8000610:	4619      	movne	r1, r3
 8000612:	4610      	movne	r0, r2
 8000614:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000618:	bf1c      	itt	ne
 800061a:	460b      	movne	r3, r1
 800061c:	4602      	movne	r2, r0
 800061e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000622:	bf06      	itte	eq
 8000624:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000628:	ea91 0f03 	teqeq	r1, r3
 800062c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000630:	bd30      	pop	{r4, r5, pc}
 8000632:	bf00      	nop

08000634 <__aeabi_ui2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000648:	f04f 0500 	mov.w	r5, #0
 800064c:	f04f 0100 	mov.w	r1, #0
 8000650:	e750      	b.n	80004f4 <__adddf3+0x138>
 8000652:	bf00      	nop

08000654 <__aeabi_i2d>:
 8000654:	f090 0f00 	teq	r0, #0
 8000658:	bf04      	itt	eq
 800065a:	2100      	moveq	r1, #0
 800065c:	4770      	bxeq	lr
 800065e:	b530      	push	{r4, r5, lr}
 8000660:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000664:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000668:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800066c:	bf48      	it	mi
 800066e:	4240      	negmi	r0, r0
 8000670:	f04f 0100 	mov.w	r1, #0
 8000674:	e73e      	b.n	80004f4 <__adddf3+0x138>
 8000676:	bf00      	nop

08000678 <__aeabi_f2d>:
 8000678:	0042      	lsls	r2, r0, #1
 800067a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800067e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000682:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000686:	bf1f      	itttt	ne
 8000688:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800068c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000690:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000694:	4770      	bxne	lr
 8000696:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800069a:	bf08      	it	eq
 800069c:	4770      	bxeq	lr
 800069e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80006a2:	bf04      	itt	eq
 80006a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80006a8:	4770      	bxeq	lr
 80006aa:	b530      	push	{r4, r5, lr}
 80006ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006b8:	e71c      	b.n	80004f4 <__adddf3+0x138>
 80006ba:	bf00      	nop

080006bc <__aeabi_ul2d>:
 80006bc:	ea50 0201 	orrs.w	r2, r0, r1
 80006c0:	bf08      	it	eq
 80006c2:	4770      	bxeq	lr
 80006c4:	b530      	push	{r4, r5, lr}
 80006c6:	f04f 0500 	mov.w	r5, #0
 80006ca:	e00a      	b.n	80006e2 <__aeabi_l2d+0x16>

080006cc <__aeabi_l2d>:
 80006cc:	ea50 0201 	orrs.w	r2, r0, r1
 80006d0:	bf08      	it	eq
 80006d2:	4770      	bxeq	lr
 80006d4:	b530      	push	{r4, r5, lr}
 80006d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006da:	d502      	bpl.n	80006e2 <__aeabi_l2d+0x16>
 80006dc:	4240      	negs	r0, r0
 80006de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ee:	f43f aed8 	beq.w	80004a2 <__adddf3+0xe6>
 80006f2:	f04f 0203 	mov.w	r2, #3
 80006f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006fa:	bf18      	it	ne
 80006fc:	3203      	addne	r2, #3
 80006fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000702:	bf18      	it	ne
 8000704:	3203      	addne	r2, #3
 8000706:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800070a:	f1c2 0320 	rsb	r3, r2, #32
 800070e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000712:	fa20 f002 	lsr.w	r0, r0, r2
 8000716:	fa01 fe03 	lsl.w	lr, r1, r3
 800071a:	ea40 000e 	orr.w	r0, r0, lr
 800071e:	fa21 f102 	lsr.w	r1, r1, r2
 8000722:	4414      	add	r4, r2
 8000724:	e6bd      	b.n	80004a2 <__adddf3+0xe6>
 8000726:	bf00      	nop

08000728 <__aeabi_uldivmod>:
 8000728:	b953      	cbnz	r3, 8000740 <__aeabi_uldivmod+0x18>
 800072a:	b94a      	cbnz	r2, 8000740 <__aeabi_uldivmod+0x18>
 800072c:	2900      	cmp	r1, #0
 800072e:	bf08      	it	eq
 8000730:	2800      	cmpeq	r0, #0
 8000732:	bf1c      	itt	ne
 8000734:	f04f 31ff 	movne.w	r1, #4294967295
 8000738:	f04f 30ff 	movne.w	r0, #4294967295
 800073c:	f000 b9c0 	b.w	8000ac0 <__aeabi_idiv0>
 8000740:	f1ad 0c08 	sub.w	ip, sp, #8
 8000744:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000748:	f000 f83e 	bl	80007c8 <__udivmoddi4>
 800074c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000750:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000754:	b004      	add	sp, #16
 8000756:	4770      	bx	lr

08000758 <__aeabi_d2lz>:
 8000758:	b508      	push	{r3, lr}
 800075a:	4602      	mov	r2, r0
 800075c:	460b      	mov	r3, r1
 800075e:	ec43 2b17 	vmov	d7, r2, r3
 8000762:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000766:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800076a:	d403      	bmi.n	8000774 <__aeabi_d2lz+0x1c>
 800076c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000770:	f000 b80a 	b.w	8000788 <__aeabi_d2ulz>
 8000774:	eeb1 7b47 	vneg.f64	d7, d7
 8000778:	ec51 0b17 	vmov	r0, r1, d7
 800077c:	f000 f804 	bl	8000788 <__aeabi_d2ulz>
 8000780:	4240      	negs	r0, r0
 8000782:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000786:	bd08      	pop	{r3, pc}

08000788 <__aeabi_d2ulz>:
 8000788:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80007b8 <__aeabi_d2ulz+0x30>
 800078c:	ec41 0b17 	vmov	d7, r0, r1
 8000790:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007c0 <__aeabi_d2ulz+0x38>
 8000794:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000798:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800079c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80007a0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80007a4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80007a8:	ee16 1a10 	vmov	r1, s12
 80007ac:	ee17 0a90 	vmov	r0, s15
 80007b0:	4770      	bx	lr
 80007b2:	bf00      	nop
 80007b4:	f3af 8000 	nop.w
 80007b8:	00000000 	.word	0x00000000
 80007bc:	3df00000 	.word	0x3df00000
 80007c0:	00000000 	.word	0x00000000
 80007c4:	41f00000 	.word	0x41f00000

080007c8 <__udivmoddi4>:
 80007c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007cc:	9d08      	ldr	r5, [sp, #32]
 80007ce:	468e      	mov	lr, r1
 80007d0:	4604      	mov	r4, r0
 80007d2:	4688      	mov	r8, r1
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d14a      	bne.n	800086e <__udivmoddi4+0xa6>
 80007d8:	428a      	cmp	r2, r1
 80007da:	4617      	mov	r7, r2
 80007dc:	d962      	bls.n	80008a4 <__udivmoddi4+0xdc>
 80007de:	fab2 f682 	clz	r6, r2
 80007e2:	b14e      	cbz	r6, 80007f8 <__udivmoddi4+0x30>
 80007e4:	f1c6 0320 	rsb	r3, r6, #32
 80007e8:	fa01 f806 	lsl.w	r8, r1, r6
 80007ec:	fa20 f303 	lsr.w	r3, r0, r3
 80007f0:	40b7      	lsls	r7, r6
 80007f2:	ea43 0808 	orr.w	r8, r3, r8
 80007f6:	40b4      	lsls	r4, r6
 80007f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007fc:	fa1f fc87 	uxth.w	ip, r7
 8000800:	fbb8 f1fe 	udiv	r1, r8, lr
 8000804:	0c23      	lsrs	r3, r4, #16
 8000806:	fb0e 8811 	mls	r8, lr, r1, r8
 800080a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800080e:	fb01 f20c 	mul.w	r2, r1, ip
 8000812:	429a      	cmp	r2, r3
 8000814:	d909      	bls.n	800082a <__udivmoddi4+0x62>
 8000816:	18fb      	adds	r3, r7, r3
 8000818:	f101 30ff 	add.w	r0, r1, #4294967295
 800081c:	f080 80ea 	bcs.w	80009f4 <__udivmoddi4+0x22c>
 8000820:	429a      	cmp	r2, r3
 8000822:	f240 80e7 	bls.w	80009f4 <__udivmoddi4+0x22c>
 8000826:	3902      	subs	r1, #2
 8000828:	443b      	add	r3, r7
 800082a:	1a9a      	subs	r2, r3, r2
 800082c:	b2a3      	uxth	r3, r4
 800082e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000832:	fb0e 2210 	mls	r2, lr, r0, r2
 8000836:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800083a:	fb00 fc0c 	mul.w	ip, r0, ip
 800083e:	459c      	cmp	ip, r3
 8000840:	d909      	bls.n	8000856 <__udivmoddi4+0x8e>
 8000842:	18fb      	adds	r3, r7, r3
 8000844:	f100 32ff 	add.w	r2, r0, #4294967295
 8000848:	f080 80d6 	bcs.w	80009f8 <__udivmoddi4+0x230>
 800084c:	459c      	cmp	ip, r3
 800084e:	f240 80d3 	bls.w	80009f8 <__udivmoddi4+0x230>
 8000852:	443b      	add	r3, r7
 8000854:	3802      	subs	r0, #2
 8000856:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800085a:	eba3 030c 	sub.w	r3, r3, ip
 800085e:	2100      	movs	r1, #0
 8000860:	b11d      	cbz	r5, 800086a <__udivmoddi4+0xa2>
 8000862:	40f3      	lsrs	r3, r6
 8000864:	2200      	movs	r2, #0
 8000866:	e9c5 3200 	strd	r3, r2, [r5]
 800086a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800086e:	428b      	cmp	r3, r1
 8000870:	d905      	bls.n	800087e <__udivmoddi4+0xb6>
 8000872:	b10d      	cbz	r5, 8000878 <__udivmoddi4+0xb0>
 8000874:	e9c5 0100 	strd	r0, r1, [r5]
 8000878:	2100      	movs	r1, #0
 800087a:	4608      	mov	r0, r1
 800087c:	e7f5      	b.n	800086a <__udivmoddi4+0xa2>
 800087e:	fab3 f183 	clz	r1, r3
 8000882:	2900      	cmp	r1, #0
 8000884:	d146      	bne.n	8000914 <__udivmoddi4+0x14c>
 8000886:	4573      	cmp	r3, lr
 8000888:	d302      	bcc.n	8000890 <__udivmoddi4+0xc8>
 800088a:	4282      	cmp	r2, r0
 800088c:	f200 8105 	bhi.w	8000a9a <__udivmoddi4+0x2d2>
 8000890:	1a84      	subs	r4, r0, r2
 8000892:	eb6e 0203 	sbc.w	r2, lr, r3
 8000896:	2001      	movs	r0, #1
 8000898:	4690      	mov	r8, r2
 800089a:	2d00      	cmp	r5, #0
 800089c:	d0e5      	beq.n	800086a <__udivmoddi4+0xa2>
 800089e:	e9c5 4800 	strd	r4, r8, [r5]
 80008a2:	e7e2      	b.n	800086a <__udivmoddi4+0xa2>
 80008a4:	2a00      	cmp	r2, #0
 80008a6:	f000 8090 	beq.w	80009ca <__udivmoddi4+0x202>
 80008aa:	fab2 f682 	clz	r6, r2
 80008ae:	2e00      	cmp	r6, #0
 80008b0:	f040 80a4 	bne.w	80009fc <__udivmoddi4+0x234>
 80008b4:	1a8a      	subs	r2, r1, r2
 80008b6:	0c03      	lsrs	r3, r0, #16
 80008b8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008bc:	b280      	uxth	r0, r0
 80008be:	b2bc      	uxth	r4, r7
 80008c0:	2101      	movs	r1, #1
 80008c2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008c6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008ce:	fb04 f20c 	mul.w	r2, r4, ip
 80008d2:	429a      	cmp	r2, r3
 80008d4:	d907      	bls.n	80008e6 <__udivmoddi4+0x11e>
 80008d6:	18fb      	adds	r3, r7, r3
 80008d8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80008dc:	d202      	bcs.n	80008e4 <__udivmoddi4+0x11c>
 80008de:	429a      	cmp	r2, r3
 80008e0:	f200 80e0 	bhi.w	8000aa4 <__udivmoddi4+0x2dc>
 80008e4:	46c4      	mov	ip, r8
 80008e6:	1a9b      	subs	r3, r3, r2
 80008e8:	fbb3 f2fe 	udiv	r2, r3, lr
 80008ec:	fb0e 3312 	mls	r3, lr, r2, r3
 80008f0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80008f4:	fb02 f404 	mul.w	r4, r2, r4
 80008f8:	429c      	cmp	r4, r3
 80008fa:	d907      	bls.n	800090c <__udivmoddi4+0x144>
 80008fc:	18fb      	adds	r3, r7, r3
 80008fe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000902:	d202      	bcs.n	800090a <__udivmoddi4+0x142>
 8000904:	429c      	cmp	r4, r3
 8000906:	f200 80ca 	bhi.w	8000a9e <__udivmoddi4+0x2d6>
 800090a:	4602      	mov	r2, r0
 800090c:	1b1b      	subs	r3, r3, r4
 800090e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000912:	e7a5      	b.n	8000860 <__udivmoddi4+0x98>
 8000914:	f1c1 0620 	rsb	r6, r1, #32
 8000918:	408b      	lsls	r3, r1
 800091a:	fa22 f706 	lsr.w	r7, r2, r6
 800091e:	431f      	orrs	r7, r3
 8000920:	fa0e f401 	lsl.w	r4, lr, r1
 8000924:	fa20 f306 	lsr.w	r3, r0, r6
 8000928:	fa2e fe06 	lsr.w	lr, lr, r6
 800092c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000930:	4323      	orrs	r3, r4
 8000932:	fa00 f801 	lsl.w	r8, r0, r1
 8000936:	fa1f fc87 	uxth.w	ip, r7
 800093a:	fbbe f0f9 	udiv	r0, lr, r9
 800093e:	0c1c      	lsrs	r4, r3, #16
 8000940:	fb09 ee10 	mls	lr, r9, r0, lr
 8000944:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000948:	fb00 fe0c 	mul.w	lr, r0, ip
 800094c:	45a6      	cmp	lr, r4
 800094e:	fa02 f201 	lsl.w	r2, r2, r1
 8000952:	d909      	bls.n	8000968 <__udivmoddi4+0x1a0>
 8000954:	193c      	adds	r4, r7, r4
 8000956:	f100 3aff 	add.w	sl, r0, #4294967295
 800095a:	f080 809c 	bcs.w	8000a96 <__udivmoddi4+0x2ce>
 800095e:	45a6      	cmp	lr, r4
 8000960:	f240 8099 	bls.w	8000a96 <__udivmoddi4+0x2ce>
 8000964:	3802      	subs	r0, #2
 8000966:	443c      	add	r4, r7
 8000968:	eba4 040e 	sub.w	r4, r4, lr
 800096c:	fa1f fe83 	uxth.w	lr, r3
 8000970:	fbb4 f3f9 	udiv	r3, r4, r9
 8000974:	fb09 4413 	mls	r4, r9, r3, r4
 8000978:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800097c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000980:	45a4      	cmp	ip, r4
 8000982:	d908      	bls.n	8000996 <__udivmoddi4+0x1ce>
 8000984:	193c      	adds	r4, r7, r4
 8000986:	f103 3eff 	add.w	lr, r3, #4294967295
 800098a:	f080 8082 	bcs.w	8000a92 <__udivmoddi4+0x2ca>
 800098e:	45a4      	cmp	ip, r4
 8000990:	d97f      	bls.n	8000a92 <__udivmoddi4+0x2ca>
 8000992:	3b02      	subs	r3, #2
 8000994:	443c      	add	r4, r7
 8000996:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800099a:	eba4 040c 	sub.w	r4, r4, ip
 800099e:	fba0 ec02 	umull	lr, ip, r0, r2
 80009a2:	4564      	cmp	r4, ip
 80009a4:	4673      	mov	r3, lr
 80009a6:	46e1      	mov	r9, ip
 80009a8:	d362      	bcc.n	8000a70 <__udivmoddi4+0x2a8>
 80009aa:	d05f      	beq.n	8000a6c <__udivmoddi4+0x2a4>
 80009ac:	b15d      	cbz	r5, 80009c6 <__udivmoddi4+0x1fe>
 80009ae:	ebb8 0203 	subs.w	r2, r8, r3
 80009b2:	eb64 0409 	sbc.w	r4, r4, r9
 80009b6:	fa04 f606 	lsl.w	r6, r4, r6
 80009ba:	fa22 f301 	lsr.w	r3, r2, r1
 80009be:	431e      	orrs	r6, r3
 80009c0:	40cc      	lsrs	r4, r1
 80009c2:	e9c5 6400 	strd	r6, r4, [r5]
 80009c6:	2100      	movs	r1, #0
 80009c8:	e74f      	b.n	800086a <__udivmoddi4+0xa2>
 80009ca:	fbb1 fcf2 	udiv	ip, r1, r2
 80009ce:	0c01      	lsrs	r1, r0, #16
 80009d0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009d4:	b280      	uxth	r0, r0
 80009d6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009da:	463b      	mov	r3, r7
 80009dc:	4638      	mov	r0, r7
 80009de:	463c      	mov	r4, r7
 80009e0:	46b8      	mov	r8, r7
 80009e2:	46be      	mov	lr, r7
 80009e4:	2620      	movs	r6, #32
 80009e6:	fbb1 f1f7 	udiv	r1, r1, r7
 80009ea:	eba2 0208 	sub.w	r2, r2, r8
 80009ee:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80009f2:	e766      	b.n	80008c2 <__udivmoddi4+0xfa>
 80009f4:	4601      	mov	r1, r0
 80009f6:	e718      	b.n	800082a <__udivmoddi4+0x62>
 80009f8:	4610      	mov	r0, r2
 80009fa:	e72c      	b.n	8000856 <__udivmoddi4+0x8e>
 80009fc:	f1c6 0220 	rsb	r2, r6, #32
 8000a00:	fa2e f302 	lsr.w	r3, lr, r2
 8000a04:	40b7      	lsls	r7, r6
 8000a06:	40b1      	lsls	r1, r6
 8000a08:	fa20 f202 	lsr.w	r2, r0, r2
 8000a0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a10:	430a      	orrs	r2, r1
 8000a12:	fbb3 f8fe 	udiv	r8, r3, lr
 8000a16:	b2bc      	uxth	r4, r7
 8000a18:	fb0e 3318 	mls	r3, lr, r8, r3
 8000a1c:	0c11      	lsrs	r1, r2, #16
 8000a1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a22:	fb08 f904 	mul.w	r9, r8, r4
 8000a26:	40b0      	lsls	r0, r6
 8000a28:	4589      	cmp	r9, r1
 8000a2a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a2e:	b280      	uxth	r0, r0
 8000a30:	d93e      	bls.n	8000ab0 <__udivmoddi4+0x2e8>
 8000a32:	1879      	adds	r1, r7, r1
 8000a34:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a38:	d201      	bcs.n	8000a3e <__udivmoddi4+0x276>
 8000a3a:	4589      	cmp	r9, r1
 8000a3c:	d81f      	bhi.n	8000a7e <__udivmoddi4+0x2b6>
 8000a3e:	eba1 0109 	sub.w	r1, r1, r9
 8000a42:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a46:	fb09 f804 	mul.w	r8, r9, r4
 8000a4a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a4e:	b292      	uxth	r2, r2
 8000a50:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a54:	4542      	cmp	r2, r8
 8000a56:	d229      	bcs.n	8000aac <__udivmoddi4+0x2e4>
 8000a58:	18ba      	adds	r2, r7, r2
 8000a5a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a5e:	d2c4      	bcs.n	80009ea <__udivmoddi4+0x222>
 8000a60:	4542      	cmp	r2, r8
 8000a62:	d2c2      	bcs.n	80009ea <__udivmoddi4+0x222>
 8000a64:	f1a9 0102 	sub.w	r1, r9, #2
 8000a68:	443a      	add	r2, r7
 8000a6a:	e7be      	b.n	80009ea <__udivmoddi4+0x222>
 8000a6c:	45f0      	cmp	r8, lr
 8000a6e:	d29d      	bcs.n	80009ac <__udivmoddi4+0x1e4>
 8000a70:	ebbe 0302 	subs.w	r3, lr, r2
 8000a74:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a78:	3801      	subs	r0, #1
 8000a7a:	46e1      	mov	r9, ip
 8000a7c:	e796      	b.n	80009ac <__udivmoddi4+0x1e4>
 8000a7e:	eba7 0909 	sub.w	r9, r7, r9
 8000a82:	4449      	add	r1, r9
 8000a84:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a88:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a8c:	fb09 f804 	mul.w	r8, r9, r4
 8000a90:	e7db      	b.n	8000a4a <__udivmoddi4+0x282>
 8000a92:	4673      	mov	r3, lr
 8000a94:	e77f      	b.n	8000996 <__udivmoddi4+0x1ce>
 8000a96:	4650      	mov	r0, sl
 8000a98:	e766      	b.n	8000968 <__udivmoddi4+0x1a0>
 8000a9a:	4608      	mov	r0, r1
 8000a9c:	e6fd      	b.n	800089a <__udivmoddi4+0xd2>
 8000a9e:	443b      	add	r3, r7
 8000aa0:	3a02      	subs	r2, #2
 8000aa2:	e733      	b.n	800090c <__udivmoddi4+0x144>
 8000aa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000aa8:	443b      	add	r3, r7
 8000aaa:	e71c      	b.n	80008e6 <__udivmoddi4+0x11e>
 8000aac:	4649      	mov	r1, r9
 8000aae:	e79c      	b.n	80009ea <__udivmoddi4+0x222>
 8000ab0:	eba1 0109 	sub.w	r1, r1, r9
 8000ab4:	46c4      	mov	ip, r8
 8000ab6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000aba:	fb09 f804 	mul.w	r8, r9, r4
 8000abe:	e7c4      	b.n	8000a4a <__udivmoddi4+0x282>

08000ac0 <__aeabi_idiv0>:
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop

08000ac4 <Load_Coil_Calibration>:
#include "debug_console.h"

static CoilCalibData_t calib_data;
static uint8_t calib_loaded ;

void Load_Coil_Calibration(void) {
 8000ac4:	b530      	push	{r4, r5, lr}
 8000ac6:	b087      	sub	sp, #28
    CoilCalibHeader_t header;
    QSPI_Flash_ReadBuffer(COIL_CALIB_FLASH_ADDR, (uint8_t*)&header, sizeof(header));
 8000ac8:	2214      	movs	r2, #20
 8000aca:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8000ace:	a901      	add	r1, sp, #4
 8000ad0:	f002 ff26 	bl	8003920 <QSPI_Flash_ReadBuffer>

    if (header.signature != COIL_CALIB_SIGNATURE || header.version != COIL_CALIB_VERSION) {
 8000ad4:	4b14      	ldr	r3, [pc, #80]	@ (8000b28 <Load_Coil_Calibration+0x64>)
 8000ad6:	9a01      	ldr	r2, [sp, #4]
 8000ad8:	429a      	cmp	r2, r3
 8000ada:	d102      	bne.n	8000ae2 <Load_Coil_Calibration+0x1e>
 8000adc:	9d02      	ldr	r5, [sp, #8]
 8000ade:	2d01      	cmp	r5, #1
 8000ae0:	d005      	beq.n	8000aee <Load_Coil_Calibration+0x2a>
        Debug_Print(LOG_LEVEL_ERROR, "Coil calibration signature/version mismatch!\r\n");
 8000ae2:	4912      	ldr	r1, [pc, #72]	@ (8000b2c <Load_Coil_Calibration+0x68>)
        return;
    }
    if (header.num_coils != COIL_CALIB_NUM_COILS ||
        header.num_sensors != COIL_CALIB_NUM_SENSORS ||
        header.num_points != COIL_CALIB_NUM_POINTS) {
        Debug_Print(LOG_LEVEL_ERROR, "Coil calibration size mismatch!\r\n");
 8000ae4:	2000      	movs	r0, #0
 8000ae6:	f000 fa85 	bl	8000ff4 <Debug_Print>

    QSPI_Flash_ReadBuffer(COIL_CALIB_FLASH_ADDR, (uint8_t*)&calib_data, sizeof(CoilCalibData_t));
    calib_loaded = 1;
    Debug_Print(LOG_LEVEL_INFO, "Coil calibration loaded (%d coils, %d points)\r\n",
                calib_data.header.num_coils, calib_data.header.num_points);
}
 8000aea:	b007      	add	sp, #28
 8000aec:	bd30      	pop	{r4, r5, pc}
    if (header.num_coils != COIL_CALIB_NUM_COILS ||
 8000aee:	9b03      	ldr	r3, [sp, #12]
 8000af0:	2b0c      	cmp	r3, #12
 8000af2:	d105      	bne.n	8000b00 <Load_Coil_Calibration+0x3c>
 8000af4:	9b04      	ldr	r3, [sp, #16]
 8000af6:	2b05      	cmp	r3, #5
 8000af8:	d102      	bne.n	8000b00 <Load_Coil_Calibration+0x3c>
        header.num_sensors != COIL_CALIB_NUM_SENSORS ||
 8000afa:	9b05      	ldr	r3, [sp, #20]
 8000afc:	2b0d      	cmp	r3, #13
 8000afe:	d001      	beq.n	8000b04 <Load_Coil_Calibration+0x40>
        Debug_Print(LOG_LEVEL_ERROR, "Coil calibration size mismatch!\r\n");
 8000b00:	490b      	ldr	r1, [pc, #44]	@ (8000b30 <Load_Coil_Calibration+0x6c>)
 8000b02:	e7ef      	b.n	8000ae4 <Load_Coil_Calibration+0x20>
    QSPI_Flash_ReadBuffer(COIL_CALIB_FLASH_ADDR, (uint8_t*)&calib_data, sizeof(CoilCalibData_t));
 8000b04:	4c0b      	ldr	r4, [pc, #44]	@ (8000b34 <Load_Coil_Calibration+0x70>)
 8000b06:	f242 42d8 	movw	r2, #9432	@ 0x24d8
 8000b0a:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8000b0e:	4621      	mov	r1, r4
 8000b10:	f002 ff06 	bl	8003920 <QSPI_Flash_ReadBuffer>
    calib_loaded = 1;
 8000b14:	4b08      	ldr	r3, [pc, #32]	@ (8000b38 <Load_Coil_Calibration+0x74>)
    Debug_Print(LOG_LEVEL_INFO, "Coil calibration loaded (%d coils, %d points)\r\n",
 8000b16:	68a2      	ldr	r2, [r4, #8]
 8000b18:	2002      	movs	r0, #2
    calib_loaded = 1;
 8000b1a:	701d      	strb	r5, [r3, #0]
    Debug_Print(LOG_LEVEL_INFO, "Coil calibration loaded (%d coils, %d points)\r\n",
 8000b1c:	4907      	ldr	r1, [pc, #28]	@ (8000b3c <Load_Coil_Calibration+0x78>)
 8000b1e:	6923      	ldr	r3, [r4, #16]
 8000b20:	f000 fa68 	bl	8000ff4 <Debug_Print>
 8000b24:	e7e1      	b.n	8000aea <Load_Coil_Calibration+0x26>
 8000b26:	bf00      	nop
 8000b28:	cafebabe 	.word	0xcafebabe
 8000b2c:	08010830 	.word	0x08010830
 8000b30:	0801085f 	.word	0x0801085f
 8000b34:	240003c0 	.word	0x240003c0
 8000b38:	240003bc 	.word	0x240003bc
 8000b3c:	08010881 	.word	0x08010881

08000b40 <Get_Coil_Field>:

void Get_Coil_Field(uint8_t coil, float I, float field[5][3]) {
    if (!calib_loaded) {
 8000b40:	4b49      	ldr	r3, [pc, #292]	@ (8000c68 <Get_Coil_Field+0x128>)
void Get_Coil_Field(uint8_t coil, float I, float field[5][3]) {
 8000b42:	b5f0      	push	{r4, r5, r6, r7, lr}
    if (!calib_loaded) {
 8000b44:	781b      	ldrb	r3, [r3, #0]
 8000b46:	b95b      	cbnz	r3, 8000b60 <Get_Coil_Field+0x20>
 8000b48:	f101 023c 	add.w	r2, r1, #60	@ 0x3c
        for (int s = 0; s < 5; s++)
            for (int k = 0; k < 3; k++)
                field[s][k] = 0.0f;
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	600b      	str	r3, [r1, #0]
        for (int s = 0; s < 5; s++)
 8000b50:	310c      	adds	r1, #12
                field[s][k] = 0.0f;
 8000b52:	f841 3c08 	str.w	r3, [r1, #-8]
 8000b56:	f841 3c04 	str.w	r3, [r1, #-4]
        for (int s = 0; s < 5; s++)
 8000b5a:	428a      	cmp	r2, r1
 8000b5c:	d1f7      	bne.n	8000b4e <Get_Coil_Field+0xe>
                float v1 = calib_data.field[coil][idx+1][s][k];
                field[s][k] = v0 + t * (v1 - v0);
            }
        }
    }
}
 8000b5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    float I_min = calib_data.currents[0];
 8000b60:	4b42      	ldr	r3, [pc, #264]	@ (8000c6c <Get_Coil_Field+0x12c>)
    int idx = 0;
 8000b62:	2200      	movs	r2, #0
    float I_min = calib_data.currents[0];
 8000b64:	ed93 7a05 	vldr	s14, [r3, #20]
    float I_max = calib_data.currents[COIL_CALIB_NUM_POINTS-1];
 8000b68:	f103 0518 	add.w	r5, r3, #24
 8000b6c:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
    if (I < I_min) I = I_min;
 8000b70:	eeb4 7a40 	vcmp.f32	s14, s0
 8000b74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b78:	fe37 0a00 	vselgt.f32	s0, s14, s0
    if (I > I_max) I = I_max;
 8000b7c:	eeb4 0a67 	vcmp.f32	s0, s15
 8000b80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b84:	fe37 0a80 	vselgt.f32	s0, s15, s0
    while (idx < COIL_CALIB_NUM_POINTS-1 && I > calib_data.currents[idx+1]) {
 8000b88:	ecf5 6a01 	vldmia	r5!, {s13}
 8000b8c:	4614      	mov	r4, r2
 8000b8e:	3201      	adds	r2, #1
 8000b90:	eef4 6ac0 	vcmpe.f32	s13, s0
 8000b94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b98:	d418      	bmi.n	8000bcc <Get_Coil_Field+0x8c>
    if (I <= calib_data.currents[0]) {
 8000b9a:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8000b9e:	f44f 7543 	mov.w	r5, #780	@ 0x30c
 8000ba2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ba6:	d815      	bhi.n	8000bd4 <Get_Coil_Field+0x94>
 8000ba8:	fb05 3300 	mla	r3, r5, r0, r3
 8000bac:	f101 023c 	add.w	r2, r1, #60	@ 0x3c
                field[s][k] = calib_data.field[coil][0][s][k];
 8000bb0:	6c98      	ldr	r0, [r3, #72]	@ 0x48
        for (int s = 0; s < 5; s++)
 8000bb2:	310c      	adds	r1, #12
 8000bb4:	330c      	adds	r3, #12
                field[s][k] = calib_data.field[coil][0][s][k];
 8000bb6:	f841 0c0c 	str.w	r0, [r1, #-12]
 8000bba:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8000bbc:	f841 0c08 	str.w	r0, [r1, #-8]
 8000bc0:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 8000bc2:	f841 0c04 	str.w	r0, [r1, #-4]
        for (int s = 0; s < 5; s++)
 8000bc6:	4291      	cmp	r1, r2
 8000bc8:	d1f2      	bne.n	8000bb0 <Get_Coil_Field+0x70>
 8000bca:	e7c8      	b.n	8000b5e <Get_Coil_Field+0x1e>
    while (idx < COIL_CALIB_NUM_POINTS-1 && I > calib_data.currents[idx+1]) {
 8000bcc:	2a0c      	cmp	r2, #12
 8000bce:	d1db      	bne.n	8000b88 <Get_Coil_Field+0x48>
 8000bd0:	4614      	mov	r4, r2
 8000bd2:	e7e2      	b.n	8000b9a <Get_Coil_Field+0x5a>
    } else if (I >= calib_data.currents[COIL_CALIB_NUM_POINTS-1]) {
 8000bd4:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8000bd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000bdc:	db14      	blt.n	8000c08 <Get_Coil_Field+0xc8>
 8000bde:	fb05 3300 	mla	r3, r5, r0, r3
 8000be2:	f101 023c 	add.w	r2, r1, #60	@ 0x3c
                field[s][k] = calib_data.field[coil][COIL_CALIB_NUM_POINTS-1][s][k];
 8000be6:	f8d3 0318 	ldr.w	r0, [r3, #792]	@ 0x318
        for (int s = 0; s < 5; s++)
 8000bea:	310c      	adds	r1, #12
 8000bec:	330c      	adds	r3, #12
                field[s][k] = calib_data.field[coil][COIL_CALIB_NUM_POINTS-1][s][k];
 8000bee:	f841 0c0c 	str.w	r0, [r1, #-12]
 8000bf2:	f8d3 0310 	ldr.w	r0, [r3, #784]	@ 0x310
 8000bf6:	f841 0c08 	str.w	r0, [r1, #-8]
 8000bfa:	f8d3 0314 	ldr.w	r0, [r3, #788]	@ 0x314
 8000bfe:	f841 0c04 	str.w	r0, [r1, #-4]
        for (int s = 0; s < 5; s++)
 8000c02:	4291      	cmp	r1, r2
 8000c04:	d1ef      	bne.n	8000be6 <Get_Coil_Field+0xa6>
 8000c06:	e7aa      	b.n	8000b5e <Get_Coil_Field+0x1e>
        float t = (I - calib_data.currents[idx]) / (calib_data.currents[idx+1] - calib_data.currents[idx]);
 8000c08:	eb03 0284 	add.w	r2, r3, r4, lsl #2
 8000c0c:	fb05 3300 	mla	r3, r5, r0, r3
            for (int k = 0; k < 3; k++) {
 8000c10:	f101 0e0c 	add.w	lr, r1, #12
        float t = (I - calib_data.currents[idx]) / (calib_data.currents[idx+1] - calib_data.currents[idx]);
 8000c14:	2000      	movs	r0, #0
 8000c16:	ed92 7a05 	vldr	s14, [r2, #20]
 8000c1a:	edd2 7a06 	vldr	s15, [r2, #24]
 8000c1e:	223c      	movs	r2, #60	@ 0x3c
 8000c20:	ee30 0a47 	vsub.f32	s0, s0, s14
 8000c24:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000c28:	fb04 2202 	mla	r2, r4, r2, r2
 8000c2c:	f1a2 073c 	sub.w	r7, r2, #60	@ 0x3c
 8000c30:	4252      	negs	r2, r2
 8000c32:	eec0 6a27 	vdiv.f32	s13, s0, s15
        for (int s = 0; s < 5; s++) {
 8000c36:	443b      	add	r3, r7
 8000c38:	3384      	adds	r3, #132	@ 0x84
            for (int k = 0; k < 3; k++) {
 8000c3a:	181d      	adds	r5, r3, r0
 8000c3c:	1844      	adds	r4, r0, r1
 8000c3e:	eb0e 0c00 	add.w	ip, lr, r0
                float v0 = calib_data.field[coil][idx][s][k];
 8000c42:	19ee      	adds	r6, r5, r7
                float v1 = calib_data.field[coil][idx+1][s][k];
 8000c44:	ecb5 7a01 	vldmia	r5!, {s14}
                float v0 = calib_data.field[coil][idx][s][k];
 8000c48:	4416      	add	r6, r2
 8000c4a:	edd6 7a00 	vldr	s15, [r6]
                field[s][k] = v0 + t * (v1 - v0);
 8000c4e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000c52:	eee7 7a26 	vfma.f32	s15, s14, s13
 8000c56:	ece4 7a01 	vstmia	r4!, {s15}
            for (int k = 0; k < 3; k++) {
 8000c5a:	4564      	cmp	r4, ip
 8000c5c:	d1f1      	bne.n	8000c42 <Get_Coil_Field+0x102>
        for (int s = 0; s < 5; s++) {
 8000c5e:	300c      	adds	r0, #12
 8000c60:	283c      	cmp	r0, #60	@ 0x3c
 8000c62:	d1ea      	bne.n	8000c3a <Get_Coil_Field+0xfa>
 8000c64:	e77b      	b.n	8000b5e <Get_Coil_Field+0x1e>
 8000c66:	bf00      	nop
 8000c68:	240003bc 	.word	0x240003bc
 8000c6c:	240003c0 	.word	0x240003c0

08000c70 <Coils_Init>:
// Массив катушек
static Coil_t coils[NUM_COILS];
static CoilTest_t coil_test = {0};

void Coils_Init(void)
{
 8000c70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c74:	4d48      	ldr	r5, [pc, #288]	@ (8000d98 <Coils_Init+0x128>)
 8000c76:	2600      	movs	r6, #0
    for (int i = 0; i < NUM_COILS; i++) {
        coils[i].current_pwm = 0.0f;
 8000c78:	f04f 0a00 	mov.w	sl, #0
 8000c7c:	f8df 812c 	ldr.w	r8, [pc, #300]	@ 8000dac <Coils_Init+0x13c>
    for (int i = 0; i < NUM_COILS; i++) {
 8000c80:	4637      	mov	r7, r6
 8000c82:	462c      	mov	r4, r5
 8000c84:	f8df 9128 	ldr.w	r9, [pc, #296]	@ 8000db0 <Coils_Init+0x140>
        coils[i].target_pwm = 0.0f;
        coils[i].enabled_time_ms = 0;
 8000c88:	2100      	movs	r1, #0
        coils[i].temperature_c = 25.0f;
 8000c8a:	4b44      	ldr	r3, [pc, #272]	@ (8000d9c <Coils_Init+0x12c>)
        coils[i].current_ma = 0;
        coils[i].total_on_time_ms = 0;
        coils[i].activation_count = 0;
        coils[i].is_faulty = 0;
        memset(coils[i].fault_reason, 0, sizeof(coils[i].fault_reason));
 8000c8c:	2220      	movs	r2, #32
 8000c8e:	f105 002d 	add.w	r0, r5, #45	@ 0x2d
        coils[i].temperature_c = 25.0f;
 8000c92:	61eb      	str	r3, [r5, #28]
        coils[i].current_pwm = 0.0f;
 8000c94:	f8c5 a010 	str.w	sl, [r5, #16]
        coils[i].target_pwm = 0.0f;
 8000c98:	f8c5 a014 	str.w	sl, [r5, #20]
        coils[i].enabled_time_ms = 0;
 8000c9c:	61a9      	str	r1, [r5, #24]
        coils[i].activation_count = 0;
 8000c9e:	62a9      	str	r1, [r5, #40]	@ 0x28
        coils[i].is_faulty = 0;
 8000ca0:	f885 102c 	strb.w	r1, [r5, #44]	@ 0x2c
        coils[i].total_on_time_ms = 0;
 8000ca4:	e9c5 1108 	strd	r1, r1, [r5, #32]
        memset(coils[i].fault_reason, 0, sizeof(coils[i].fault_reason));
 8000ca8:	f00c fe9c 	bl	800d9e4 <memset>

        // Назначение DIR портов и пинов в соответствии с main.h
        switch (i) {
 8000cac:	1e7b      	subs	r3, r7, #1
 8000cae:	2b0a      	cmp	r3, #10
 8000cb0:	d807      	bhi.n	8000cc2 <Coils_Init+0x52>
 8000cb2:	e8df f003 	tbb	[pc, r3]
 8000cb6:	120c      	.short	0x120c
 8000cb8:	3c352c1a 	.word	0x3c352c1a
 8000cbc:	5e564c43 	.word	0x5e564c43
 8000cc0:	66          	.byte	0x66
 8000cc1:	00          	.byte	0x00
            case 0:  coils[i].dir_port = Coil1_DIR_GPIO_Port; coils[i].dir_pin = Coil1_DIR_Pin; break;
 8000cc2:	4b37      	ldr	r3, [pc, #220]	@ (8000da0 <Coils_Init+0x130>)
 8000cc4:	60a3      	str	r3, [r4, #8]
 8000cc6:	2301      	movs	r3, #1
 8000cc8:	81a3      	strh	r3, [r4, #12]
    for (int i = 0; i < NUM_COILS; i++) {
 8000cca:	4633      	mov	r3, r6
 8000ccc:	e014      	b.n	8000cf8 <Coils_Init+0x88>
            case 1:  coils[i].dir_port = Coil2_DIR_GPIO_Port; coils[i].dir_pin = Coil2_DIR_Pin; break;
 8000cce:	4b34      	ldr	r3, [pc, #208]	@ (8000da0 <Coils_Init+0x130>)
 8000cd0:	65a3      	str	r3, [r4, #88]	@ 0x58
 8000cd2:	2302      	movs	r3, #2
 8000cd4:	f8a4 305c 	strh.w	r3, [r4, #92]	@ 0x5c
            case 11: coils[i].dir_port = Coil12_DIR_GPIO_Port; coils[i].dir_pin = Coil12_DIR_Pin; break;
            default: coils[i].dir_port = GPIOE; coils[i].dir_pin = 0; break;
        }

        // Назначение таймеров и каналов в соответствии с .ioc
        if (i < 4) {
 8000cd8:	e7f7      	b.n	8000cca <Coils_Init+0x5a>
            case 2:  coils[i].dir_port = Coil3_DIR_GPIO_Port; coils[i].dir_pin = Coil3_DIR_Pin; break;
 8000cda:	4b32      	ldr	r3, [pc, #200]	@ (8000da4 <Coils_Init+0x134>)
 8000cdc:	f8c4 30a8 	str.w	r3, [r4, #168]	@ 0xa8
 8000ce0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ce4:	f8a4 30ac 	strh.w	r3, [r4, #172]	@ 0xac
        if (i < 4) {
 8000ce8:	e7ef      	b.n	8000cca <Coils_Init+0x5a>
            case 3:  coils[i].dir_port = Coil4_DIR_GPIO_Port; coils[i].dir_pin = Coil4_DIR_Pin; break;
 8000cea:	4b2d      	ldr	r3, [pc, #180]	@ (8000da0 <Coils_Init+0x130>)
 8000cec:	f8c4 30f8 	str.w	r3, [r4, #248]	@ 0xf8
 8000cf0:	2308      	movs	r3, #8
 8000cf2:	f8a4 30fc 	strh.w	r3, [r4, #252]	@ 0xfc
 8000cf6:	230c      	movs	r3, #12
 8000cf8:	4a2b      	ldr	r2, [pc, #172]	@ (8000da8 <Coils_Init+0x138>)
    for (int i = 0; i < NUM_COILS; i++) {
 8000cfa:	3701      	adds	r7, #1
 8000cfc:	3604      	adds	r6, #4
 8000cfe:	2f0c      	cmp	r7, #12
            // Первые 4 катушки на TIM1
            coils[i].timer = &htim1;
            coils[i].channel = (i == 0) ? TIM_CHANNEL_1 :
 8000d00:	e9c5 2300 	strd	r2, r3, [r5]
    for (int i = 0; i < NUM_COILS; i++) {
 8000d04:	f105 0550 	add.w	r5, r5, #80	@ 0x50
 8000d08:	d1be      	bne.n	8000c88 <Coils_Init+0x18>
        }
    }

    // Запуск ШИМ для всех каналов (можно перенести в main после инициализации)
    // Здесь только инициализация структур, запуск делаем отдельно.
}
 8000d0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
            case 4:  coils[i].dir_port = Coil5_DIR_GPIO_Port; coils[i].dir_pin = Coil5_DIR_Pin; break;
 8000d0e:	4b24      	ldr	r3, [pc, #144]	@ (8000da0 <Coils_Init+0x130>)
 8000d10:	f8c4 3148 	str.w	r3, [r4, #328]	@ 0x148
 8000d14:	2310      	movs	r3, #16
 8000d16:	f8a4 314c 	strh.w	r3, [r4, #332]	@ 0x14c
            coils[i].channel = (i == 4) ? TIM_CHANNEL_1 :
 8000d1a:	f1a6 0310 	sub.w	r3, r6, #16
 8000d1e:	e014      	b.n	8000d4a <Coils_Init+0xda>
            case 5:  coils[i].dir_port = Coil6_DIR_GPIO_Port; coils[i].dir_pin = Coil6_DIR_Pin; break;
 8000d20:	4b1f      	ldr	r3, [pc, #124]	@ (8000da0 <Coils_Init+0x130>)
 8000d22:	f8c4 3198 	str.w	r3, [r4, #408]	@ 0x198
 8000d26:	2320      	movs	r3, #32
 8000d28:	f8a4 319c 	strh.w	r3, [r4, #412]	@ 0x19c
        if (i < 4) {
 8000d2c:	e7f5      	b.n	8000d1a <Coils_Init+0xaa>
            case 6:  coils[i].dir_port = Coil7_DIR_GPIO_Port; coils[i].dir_pin = Coil7_DIR_Pin; break;
 8000d2e:	4b1c      	ldr	r3, [pc, #112]	@ (8000da0 <Coils_Init+0x130>)
 8000d30:	f8c4 31e8 	str.w	r3, [r4, #488]	@ 0x1e8
 8000d34:	2340      	movs	r3, #64	@ 0x40
 8000d36:	f8a4 31ec 	strh.w	r3, [r4, #492]	@ 0x1ec
        if (i < 4) {
 8000d3a:	e7ee      	b.n	8000d1a <Coils_Init+0xaa>
            case 7:  coils[i].dir_port = Coil8_DIR_GPIO_Port; coils[i].dir_pin = Coil8_DIR_Pin; break;
 8000d3c:	4b18      	ldr	r3, [pc, #96]	@ (8000da0 <Coils_Init+0x130>)
 8000d3e:	f8c4 3238 	str.w	r3, [r4, #568]	@ 0x238
 8000d42:	2380      	movs	r3, #128	@ 0x80
 8000d44:	f8a4 323c 	strh.w	r3, [r4, #572]	@ 0x23c
 8000d48:	230c      	movs	r3, #12
 8000d4a:	464a      	mov	r2, r9
 8000d4c:	e7d5      	b.n	8000cfa <Coils_Init+0x8a>
            case 8:  coils[i].dir_port = Coil9_DIR_GPIO_Port; coils[i].dir_pin = Coil9_DIR_Pin; break;
 8000d4e:	4b14      	ldr	r3, [pc, #80]	@ (8000da0 <Coils_Init+0x130>)
 8000d50:	f8c4 3288 	str.w	r3, [r4, #648]	@ 0x288
 8000d54:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000d58:	f8a4 328c 	strh.w	r3, [r4, #652]	@ 0x28c
            coils[i].channel = (i == 8) ? TIM_CHANNEL_1 :
 8000d5c:	f1a6 0320 	sub.w	r3, r6, #32
 8000d60:	e017      	b.n	8000d92 <Coils_Init+0x122>
            case 9:  coils[i].dir_port = Coil10_DIR_GPIO_Port; coils[i].dir_pin = Coil10_DIR_Pin; break;
 8000d62:	4b0f      	ldr	r3, [pc, #60]	@ (8000da0 <Coils_Init+0x130>)
 8000d64:	f8c4 32d8 	str.w	r3, [r4, #728]	@ 0x2d8
 8000d68:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d6c:	f8a4 32dc 	strh.w	r3, [r4, #732]	@ 0x2dc
        if (i < 4) {
 8000d70:	e7f4      	b.n	8000d5c <Coils_Init+0xec>
            case 10: coils[i].dir_port = Coil11_DIR_GPIO_Port; coils[i].dir_pin = Coil11_DIR_Pin; break;
 8000d72:	4b0b      	ldr	r3, [pc, #44]	@ (8000da0 <Coils_Init+0x130>)
 8000d74:	f8c4 3328 	str.w	r3, [r4, #808]	@ 0x328
 8000d78:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d7c:	f8a4 332c 	strh.w	r3, [r4, #812]	@ 0x32c
        if (i < 4) {
 8000d80:	e7ec      	b.n	8000d5c <Coils_Init+0xec>
            case 11: coils[i].dir_port = Coil12_DIR_GPIO_Port; coils[i].dir_pin = Coil12_DIR_Pin; break;
 8000d82:	4b07      	ldr	r3, [pc, #28]	@ (8000da0 <Coils_Init+0x130>)
 8000d84:	f8c4 3378 	str.w	r3, [r4, #888]	@ 0x378
 8000d88:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000d8c:	f8a4 337c 	strh.w	r3, [r4, #892]	@ 0x37c
 8000d90:	230c      	movs	r3, #12
 8000d92:	4642      	mov	r2, r8
 8000d94:	e7b1      	b.n	8000cfa <Coils_Init+0x8a>
 8000d96:	bf00      	nop
 8000d98:	240028b8 	.word	0x240028b8
 8000d9c:	41c80000 	.word	0x41c80000
 8000da0:	58021000 	.word	0x58021000
 8000da4:	58020800 	.word	0x58020800
 8000da8:	24005a04 	.word	0x24005a04
 8000dac:	2400596c 	.word	0x2400596c
 8000db0:	240059b8 	.word	0x240059b8

08000db4 <Set_Coil_Power>:

void Set_Coil_Power(uint8_t coil_idx, float power)
{
	Debug_Print(LOG_LEVEL_INFO, "Set_Coil_Power(%d, %f)\r\n", coil_idx, power);
 8000db4:	eeb7 7ac0 	vcvt.f64.f32	d7, s0
 8000db8:	4602      	mov	r2, r0
 8000dba:	4946      	ldr	r1, [pc, #280]	@ (8000ed4 <Set_Coil_Power+0x120>)
{
 8000dbc:	b530      	push	{r4, r5, lr}
 8000dbe:	ed2d 8b02 	vpush	{d8}
 8000dc2:	b083      	sub	sp, #12
 8000dc4:	4605      	mov	r5, r0
	Debug_Print(LOG_LEVEL_INFO, "Set_Coil_Power(%d, %f)\r\n", coil_idx, power);
 8000dc6:	2002      	movs	r0, #2
{
 8000dc8:	eeb0 8a40 	vmov.f32	s16, s0
	Debug_Print(LOG_LEVEL_INFO, "Set_Coil_Power(%d, %f)\r\n", coil_idx, power);
 8000dcc:	ed8d 7b00 	vstr	d7, [sp]
 8000dd0:	f000 f910 	bl	8000ff4 <Debug_Print>
    if (coil_idx >= NUM_COILS) return;
 8000dd4:	2d0b      	cmp	r5, #11
 8000dd6:	d870      	bhi.n	8000eba <Set_Coil_Power+0x106>
    if (coils[coil_idx].is_faulty) return;
 8000dd8:	4c3f      	ldr	r4, [pc, #252]	@ (8000ed8 <Set_Coil_Power+0x124>)
 8000dda:	2350      	movs	r3, #80	@ 0x50
 8000ddc:	fb03 4305 	mla	r3, r3, r5, r4
 8000de0:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d168      	bne.n	8000eba <Set_Coil_Power+0x106>

    // Ограничение мощности
    if (power > 1.0f) power = 1.0f;
 8000de8:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8000dec:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8000df0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000df4:	dc29      	bgt.n	8000e4a <Set_Coil_Power+0x96>
    if (power < -1.0f) power = -1.0f;
 8000df6:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 8000dfa:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8000dfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e02:	d425      	bmi.n	8000e50 <Set_Coil_Power+0x9c>

    Coil_t *coil = &coils[coil_idx];

    // Установка направления
    if (power >= 0) {
 8000e04:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8000e08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e0c:	db22      	blt.n	8000e54 <Set_Coil_Power+0xa0>
        HAL_GPIO_WritePin(coil->dir_port, coil->dir_pin, GPIO_PIN_RESET); // положительное направление
 8000e0e:	2350      	movs	r3, #80	@ 0x50
 8000e10:	2200      	movs	r2, #0
 8000e12:	fb03 4305 	mla	r3, r3, r5, r4
 8000e16:	8999      	ldrh	r1, [r3, #12]
 8000e18:	6898      	ldr	r0, [r3, #8]
 8000e1a:	f004 ff5b 	bl	8005cd4 <HAL_GPIO_WritePin>
        power = -power;
    }

    // Установка ШИМ
    uint32_t compare = (uint32_t)(power * PWM_MAX_VALUE);
    __HAL_TIM_SET_COMPARE(coil->timer, coil->channel, compare);
 8000e1e:	2250      	movs	r2, #80	@ 0x50
    uint32_t compare = (uint32_t)(power * PWM_MAX_VALUE);
 8000e20:	eddf 7a2e 	vldr	s15, [pc, #184]	@ 8000edc <Set_Coil_Power+0x128>
    __HAL_TIM_SET_COMPARE(coil->timer, coil->channel, compare);
 8000e24:	436a      	muls	r2, r5
    uint32_t compare = (uint32_t)(power * PWM_MAX_VALUE);
 8000e26:	ee68 7a27 	vmul.f32	s15, s16, s15
    __HAL_TIM_SET_COMPARE(coil->timer, coil->channel, compare);
 8000e2a:	18a1      	adds	r1, r4, r2
 8000e2c:	58a2      	ldr	r2, [r4, r2]
    uint32_t compare = (uint32_t)(power * PWM_MAX_VALUE);
 8000e2e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
    __HAL_TIM_SET_COMPARE(coil->timer, coil->channel, compare);
 8000e32:	6849      	ldr	r1, [r1, #4]
 8000e34:	6812      	ldr	r2, [r2, #0]
 8000e36:	2908      	cmp	r1, #8
    uint32_t compare = (uint32_t)(power * PWM_MAX_VALUE);
 8000e38:	ee17 3a90 	vmov	r3, s15
    __HAL_TIM_SET_COMPARE(coil->timer, coil->channel, compare);
 8000e3c:	d044      	beq.n	8000ec8 <Set_Coil_Power+0x114>
 8000e3e:	d814      	bhi.n	8000e6a <Set_Coil_Power+0xb6>
 8000e40:	b1d1      	cbz	r1, 8000e78 <Set_Coil_Power+0xc4>
 8000e42:	2904      	cmp	r1, #4
 8000e44:	d03d      	beq.n	8000ec2 <Set_Coil_Power+0x10e>
 8000e46:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8000e48:	e018      	b.n	8000e7c <Set_Coil_Power+0xc8>
    if (power > 1.0f) power = 1.0f;
 8000e4a:	eeb0 8a67 	vmov.f32	s16, s15
 8000e4e:	e7de      	b.n	8000e0e <Set_Coil_Power+0x5a>
    if (power < -1.0f) power = -1.0f;
 8000e50:	eeb0 8a67 	vmov.f32	s16, s15
        HAL_GPIO_WritePin(coil->dir_port, coil->dir_pin, GPIO_PIN_SET);   // отрицательное
 8000e54:	2350      	movs	r3, #80	@ 0x50
 8000e56:	2201      	movs	r2, #1
        power = -power;
 8000e58:	eeb1 8a48 	vneg.f32	s16, s16
        HAL_GPIO_WritePin(coil->dir_port, coil->dir_pin, GPIO_PIN_SET);   // отрицательное
 8000e5c:	fb03 4305 	mla	r3, r3, r5, r4
 8000e60:	8999      	ldrh	r1, [r3, #12]
 8000e62:	6898      	ldr	r0, [r3, #8]
 8000e64:	f004 ff36 	bl	8005cd4 <HAL_GPIO_WritePin>
        power = -power;
 8000e68:	e7d9      	b.n	8000e1e <Set_Coil_Power+0x6a>
 8000e6a:	290c      	cmp	r1, #12
 8000e6c:	d02f      	beq.n	8000ece <Set_Coil_Power+0x11a>
 8000e6e:	2910      	cmp	r1, #16
 8000e70:	d1e9      	bne.n	8000e46 <Set_Coil_Power+0x92>
    __HAL_TIM_SET_COMPARE(coil->timer, coil->channel, compare);
 8000e72:	edc2 7a16 	vstr	s15, [r2, #88]	@ 0x58
 8000e76:	e001      	b.n	8000e7c <Set_Coil_Power+0xc8>
 8000e78:	edc2 7a0d 	vstr	s15, [r2, #52]	@ 0x34

    coil->current_pwm = (power >= 0) ? power : -power; // сохраняем знак
 8000e7c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8000e80:	2350      	movs	r3, #80	@ 0x50
 8000e82:	fb03 4405 	mla	r4, r3, r5, r4
 8000e86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    coil->target_pwm = power;
 8000e8a:	ed84 8a05 	vstr	s16, [r4, #20]
    coil->current_pwm = (power >= 0) ? power : -power; // сохраняем знак
 8000e8e:	bfb4      	ite	lt
 8000e90:	eef1 7a48 	vneglt.f32	s15, s16
 8000e94:	eef0 7a48 	vmovge.f32	s15, s16
    coil->enabled_time_ms = HAL_GetTick();

    if (fabsf(power) > 0.01f) {
 8000e98:	eeb0 8ac8 	vabs.f32	s16, s16
    coil->current_pwm = (power >= 0) ? power : -power; // сохраняем знак
 8000e9c:	edc4 7a04 	vstr	s15, [r4, #16]
    coil->enabled_time_ms = HAL_GetTick();
 8000ea0:	f003 ff7c 	bl	8004d9c <HAL_GetTick>
    if (fabsf(power) > 0.01f) {
 8000ea4:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8000ee0 <Set_Coil_Power+0x12c>
    coil->enabled_time_ms = HAL_GetTick();
 8000ea8:	61a0      	str	r0, [r4, #24]
    if (fabsf(power) > 0.01f) {
 8000eaa:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8000eae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
        coil->activation_count++;
 8000eb2:	bfc2      	ittt	gt
 8000eb4:	6aa3      	ldrgt	r3, [r4, #40]	@ 0x28
 8000eb6:	3301      	addgt	r3, #1
 8000eb8:	62a3      	strgt	r3, [r4, #40]	@ 0x28
    }
}
 8000eba:	b003      	add	sp, #12
 8000ebc:	ecbd 8b02 	vpop	{d8}
 8000ec0:	bd30      	pop	{r4, r5, pc}
    __HAL_TIM_SET_COMPARE(coil->timer, coil->channel, compare);
 8000ec2:	edc2 7a0e 	vstr	s15, [r2, #56]	@ 0x38
 8000ec6:	e7d9      	b.n	8000e7c <Set_Coil_Power+0xc8>
 8000ec8:	edc2 7a0f 	vstr	s15, [r2, #60]	@ 0x3c
 8000ecc:	e7d6      	b.n	8000e7c <Set_Coil_Power+0xc8>
 8000ece:	edc2 7a10 	vstr	s15, [r2, #64]	@ 0x40
 8000ed2:	e7d3      	b.n	8000e7c <Set_Coil_Power+0xc8>
 8000ed4:	080108b1 	.word	0x080108b1
 8000ed8:	240028b8 	.word	0x240028b8
 8000edc:	451c3000 	.word	0x451c3000
 8000ee0:	3c23d70a 	.word	0x3c23d70a

08000ee4 <Set_All_Coils_Power>:

void Set_All_Coils_Power(float power)
{
 8000ee4:	b510      	push	{r4, lr}
 8000ee6:	ed2d 8b02 	vpush	{d8}
 8000eea:	eeb0 8a40 	vmov.f32	s16, s0
    for (int i = 0; i < NUM_COILS; i++) {
 8000eee:	2400      	movs	r4, #0
        Set_Coil_Power(i, power);
 8000ef0:	b2e0      	uxtb	r0, r4
    for (int i = 0; i < NUM_COILS; i++) {
 8000ef2:	3401      	adds	r4, #1
        Set_Coil_Power(i, power);
 8000ef4:	eeb0 0a48 	vmov.f32	s0, s16
 8000ef8:	f7ff ff5c 	bl	8000db4 <Set_Coil_Power>
    for (int i = 0; i < NUM_COILS; i++) {
 8000efc:	2c0c      	cmp	r4, #12
 8000efe:	d1f7      	bne.n	8000ef0 <Set_All_Coils_Power+0xc>
    }
}
 8000f00:	ecbd 8b02 	vpop	{d8}
 8000f04:	bd10      	pop	{r4, pc}
	...

08000f08 <Stop_All_Coils>:

void Stop_All_Coils(void)
{
    Set_All_Coils_Power(0.0f);
 8000f08:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8000f10 <Stop_All_Coils+0x8>
 8000f0c:	f7ff bfea 	b.w	8000ee4 <Set_All_Coils_Power>
 8000f10:	00000000 	.word	0x00000000

08000f14 <Get_Coil_Power>:
}

float Get_Coil_Power(uint8_t coil_idx)
{
    if (coil_idx >= NUM_COILS) return 0.0f;
 8000f14:	280b      	cmp	r0, #11
    return coils[coil_idx].current_pwm;
 8000f16:	bf9f      	itttt	ls
 8000f18:	4b04      	ldrls	r3, [pc, #16]	@ (8000f2c <Get_Coil_Power+0x18>)
 8000f1a:	2250      	movls	r2, #80	@ 0x50
 8000f1c:	fb02 3300 	mlals	r3, r2, r0, r3
 8000f20:	ed93 0a04 	vldrls	s0, [r3, #16]
    if (coil_idx >= NUM_COILS) return 0.0f;
 8000f24:	bf88      	it	hi
 8000f26:	ed9f 0a02 	vldrhi	s0, [pc, #8]	@ 8000f30 <Get_Coil_Power+0x1c>
}
 8000f2a:	4770      	bx	lr
 8000f2c:	240028b8 	.word	0x240028b8
 8000f30:	00000000 	.word	0x00000000

08000f34 <Start_Coil_Test>:

// --- Тестирование катушек ---
void Start_Coil_Test(uint8_t coil_idx, float start_pwm, float end_pwm,
                     float step, uint32_t step_duration)
{
    if (coil_idx >= NUM_COILS) return;
 8000f34:	280b      	cmp	r0, #11
{
 8000f36:	b510      	push	{r4, lr}
    if (coil_idx >= NUM_COILS) return;
 8000f38:	d80f      	bhi.n	8000f5a <Start_Coil_Test+0x26>
    coil_test.coil_index = coil_idx;
 8000f3a:	4c08      	ldr	r4, [pc, #32]	@ (8000f5c <Start_Coil_Test+0x28>)
    coil_test.test_pwm_start = start_pwm;
    coil_test.test_pwm_end = end_pwm;
    coil_test.test_pwm_step = step;
    coil_test.step_duration_ms = step_duration;
    coil_test.test_in_progress = 1;
 8000f3c:	2301      	movs	r3, #1
    coil_test.coil_index = coil_idx;
 8000f3e:	7020      	strb	r0, [r4, #0]
    coil_test.test_in_progress = 1;
 8000f40:	7523      	strb	r3, [r4, #20]
    coil_test.test_pwm_start = start_pwm;
 8000f42:	ed84 0a01 	vstr	s0, [r4, #4]
    coil_test.test_pwm_end = end_pwm;
 8000f46:	edc4 0a02 	vstr	s1, [r4, #8]
    coil_test.test_pwm_step = step;
 8000f4a:	ed84 1a03 	vstr	s2, [r4, #12]
    coil_test.step_duration_ms = step_duration;
 8000f4e:	6121      	str	r1, [r4, #16]
    coil_test.test_start_time = HAL_GetTick();
 8000f50:	f003 ff24 	bl	8004d9c <HAL_GetTick>
    coil_test.steps_completed = 0;
 8000f54:	2300      	movs	r3, #0
    coil_test.test_start_time = HAL_GetTick();
 8000f56:	61a0      	str	r0, [r4, #24]
    coil_test.steps_completed = 0;
 8000f58:	61e3      	str	r3, [r4, #28]
}
 8000f5a:	bd10      	pop	{r4, pc}
 8000f5c:	24002898 	.word	0x24002898

08000f60 <Stop_Coil_Test>:

void Stop_Coil_Test(void)
{
    coil_test.test_in_progress = 0;
 8000f60:	4b03      	ldr	r3, [pc, #12]	@ (8000f70 <Stop_Coil_Test+0x10>)
 8000f62:	2200      	movs	r2, #0
    Set_Coil_Power(coil_test.coil_index, 0.0f);
 8000f64:	ed9f 0a03 	vldr	s0, [pc, #12]	@ 8000f74 <Stop_Coil_Test+0x14>
 8000f68:	7818      	ldrb	r0, [r3, #0]
    coil_test.test_in_progress = 0;
 8000f6a:	751a      	strb	r2, [r3, #20]
    Set_Coil_Power(coil_test.coil_index, 0.0f);
 8000f6c:	f7ff bf22 	b.w	8000db4 <Set_Coil_Power>
 8000f70:	24002898 	.word	0x24002898
 8000f74:	00000000 	.word	0x00000000

08000f78 <Process_Coil_Test>:
}

void Process_Coil_Test(void)
{
 8000f78:	b538      	push	{r3, r4, r5, lr}
    if (!coil_test.test_in_progress) return;
 8000f7a:	4c1a      	ldr	r4, [pc, #104]	@ (8000fe4 <Process_Coil_Test+0x6c>)
 8000f7c:	7d23      	ldrb	r3, [r4, #20]
 8000f7e:	b37b      	cbz	r3, 8000fe0 <Process_Coil_Test+0x68>

    uint32_t now = HAL_GetTick();
 8000f80:	f003 ff0c 	bl	8004d9c <HAL_GetTick>
    uint32_t elapsed = now - coil_test.test_start_time;
 8000f84:	69a3      	ldr	r3, [r4, #24]
 8000f86:	1ac5      	subs	r5, r0, r3
    uint32_t step = elapsed / coil_test.step_duration_ms;
 8000f88:	6923      	ldr	r3, [r4, #16]
 8000f8a:	fbb5 f5f3 	udiv	r5, r5, r3

    if (step > coil_test.steps_completed) {
 8000f8e:	69e3      	ldr	r3, [r4, #28]
 8000f90:	42ab      	cmp	r3, r5
 8000f92:	d225      	bcs.n	8000fe0 <Process_Coil_Test+0x68>
        float power = coil_test.test_pwm_start +
                      coil_test.test_pwm_step * step;
 8000f94:	ed94 7a03 	vldr	s14, [r4, #12]
        float power = coil_test.test_pwm_start +
 8000f98:	ee07 5a90 	vmov	s15, r5
 8000f9c:	ed94 0a01 	vldr	s0, [r4, #4]
        // Проверка окончания
        if ((coil_test.test_pwm_step > 0 && power <= coil_test.test_pwm_end) ||
 8000fa0:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
        float power = coil_test.test_pwm_start +
 8000fa4:	eef8 7a67 	vcvt.f32.u32	s15, s15
        if ((coil_test.test_pwm_step > 0 && power <= coil_test.test_pwm_end) ||
 8000fa8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
        float power = coil_test.test_pwm_start +
 8000fac:	eea7 0a27 	vfma.f32	s0, s14, s15
        if ((coil_test.test_pwm_step > 0 && power <= coil_test.test_pwm_end) ||
 8000fb0:	dd0a      	ble.n	8000fc8 <Process_Coil_Test+0x50>
 8000fb2:	edd4 7a02 	vldr	s15, [r4, #8]
 8000fb6:	eef4 7ac0 	vcmpe.f32	s15, s0
 8000fba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fbe:	da0b      	bge.n	8000fd8 <Process_Coil_Test+0x60>
            coil_test.steps_completed = step;
        } else {
            Stop_Coil_Test();
        }
    }
}
 8000fc0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
            Stop_Coil_Test();
 8000fc4:	f7ff bfcc 	b.w	8000f60 <Stop_Coil_Test>
        if ((coil_test.test_pwm_step > 0 && power <= coil_test.test_pwm_end) ||
 8000fc8:	d5fa      	bpl.n	8000fc0 <Process_Coil_Test+0x48>
            (coil_test.test_pwm_step < 0 && power >= coil_test.test_pwm_end)) {
 8000fca:	edd4 7a02 	vldr	s15, [r4, #8]
 8000fce:	eef4 7ac0 	vcmpe.f32	s15, s0
 8000fd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fd6:	d8f3      	bhi.n	8000fc0 <Process_Coil_Test+0x48>
            Set_Coil_Power(coil_test.coil_index, power);
 8000fd8:	7820      	ldrb	r0, [r4, #0]
 8000fda:	f7ff feeb 	bl	8000db4 <Set_Coil_Power>
            coil_test.steps_completed = step;
 8000fde:	61e5      	str	r5, [r4, #28]
}
 8000fe0:	bd38      	pop	{r3, r4, r5, pc}
 8000fe2:	bf00      	nop
 8000fe4:	24002898 	.word	0x24002898

08000fe8 <Debug_Init>:
static UART_HandleTypeDef* debug_uart = NULL;
static LogLevel_t current_log_level = LOG_LEVEL_INFO;
static OutputFormat_t current_format = FORMAT_HUMAN;

void Debug_Init(UART_HandleTypeDef* huart) {
    debug_uart = huart;
 8000fe8:	4b01      	ldr	r3, [pc, #4]	@ (8000ff0 <Debug_Init+0x8>)
 8000fea:	6018      	str	r0, [r3, #0]
}
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop
 8000ff0:	24002c78 	.word	0x24002c78

08000ff4 <Debug_Print>:

void Debug_Print(LogLevel_t level, const char* format, ...) {
    if(level > current_log_level || debug_uart == NULL) return;
 8000ff4:	2802      	cmp	r0, #2
void Debug_Print(LogLevel_t level, const char* format, ...) {
 8000ff6:	b40e      	push	{r1, r2, r3}
 8000ff8:	b530      	push	{r4, r5, lr}
 8000ffa:	f5ad 7d0e 	sub.w	sp, sp, #568	@ 0x238
    if(level > current_log_level || debug_uart == NULL) return;
 8000ffe:	d81e      	bhi.n	800103e <Debug_Print+0x4a>
 8001000:	4c12      	ldr	r4, [pc, #72]	@ (800104c <Debug_Print+0x58>)
 8001002:	6823      	ldr	r3, [r4, #0]
 8001004:	b1db      	cbz	r3, 800103e <Debug_Print+0x4a>
    char buffer[256];
    va_list args;
    va_start(args, format);
    vsnprintf(buffer, sizeof(buffer), format, args);
 8001006:	ad03      	add	r5, sp, #12
    va_start(args, format);
 8001008:	ab92      	add	r3, sp, #584	@ 0x248
    vsnprintf(buffer, sizeof(buffer), format, args);
 800100a:	9a91      	ldr	r2, [sp, #580]	@ 0x244
 800100c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001010:	4628      	mov	r0, r5
    va_start(args, format);
 8001012:	9302      	str	r3, [sp, #8]
    vsnprintf(buffer, sizeof(buffer), format, args);
 8001014:	f00c fcd8 	bl	800d9c8 <vsniprintf>
    va_end(args);
    char timed_buffer[300];
    snprintf(timed_buffer, sizeof(timed_buffer), "[%lu] %s\r\n",
             (unsigned long)HAL_GetTick(), buffer);
 8001018:	f003 fec0 	bl	8004d9c <HAL_GetTick>
    snprintf(timed_buffer, sizeof(timed_buffer), "[%lu] %s\r\n",
 800101c:	4a0c      	ldr	r2, [pc, #48]	@ (8001050 <Debug_Print+0x5c>)
             (unsigned long)HAL_GetTick(), buffer);
 800101e:	4603      	mov	r3, r0
    snprintf(timed_buffer, sizeof(timed_buffer), "[%lu] %s\r\n",
 8001020:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 8001024:	a843      	add	r0, sp, #268	@ 0x10c
 8001026:	9500      	str	r5, [sp, #0]
 8001028:	f00c fc04 	bl	800d834 <sniprintf>
    HAL_UART_Transmit(debug_uart, (uint8_t*)timed_buffer, strlen(timed_buffer), 100);
 800102c:	a843      	add	r0, sp, #268	@ 0x10c
 800102e:	f7ff f9b7 	bl	80003a0 <strlen>
 8001032:	2364      	movs	r3, #100	@ 0x64
 8001034:	b282      	uxth	r2, r0
 8001036:	a943      	add	r1, sp, #268	@ 0x10c
 8001038:	6820      	ldr	r0, [r4, #0]
 800103a:	f008 ffde 	bl	8009ffa <HAL_UART_Transmit>
}
 800103e:	f50d 7d0e 	add.w	sp, sp, #568	@ 0x238
 8001042:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8001046:	b003      	add	sp, #12
 8001048:	4770      	bx	lr
 800104a:	bf00      	nop
 800104c:	24002c78 	.word	0x24002c78
 8001050:	080108ca 	.word	0x080108ca

08001054 <MX_DMA_Init>:
  */
void MX_DMA_Init(void)
{

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001054:	4b10      	ldr	r3, [pc, #64]	@ (8001098 <MX_DMA_Init+0x44>)
{
 8001056:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001058:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800105c:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 800105e:	f042 0201 	orr.w	r2, r2, #1
 8001062:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8001066:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001068:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800106c:	4611      	mov	r1, r2
  __HAL_RCC_DMA1_CLK_ENABLE();
 800106e:	f003 0301 	and.w	r3, r3, #1
 8001072:	9301      	str	r3, [sp, #4]
 8001074:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8001076:	f003 fecb 	bl	8004e10 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800107a:	200b      	movs	r0, #11
 800107c:	f003 fefa 	bl	8004e74 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8001080:	2200      	movs	r2, #0
 8001082:	200c      	movs	r0, #12
 8001084:	4611      	mov	r1, r2
 8001086:	f003 fec3 	bl	8004e10 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800108a:	200c      	movs	r0, #12

}
 800108c:	b003      	add	sp, #12
 800108e:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001092:	f003 beef 	b.w	8004e74 <HAL_NVIC_EnableIRQ>
 8001096:	bf00      	nop
 8001098:	58024400 	.word	0x58024400

0800109c <MX_GPIO_Init>:
/** Configure pins
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 800109c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800109e:	b08d      	sub	sp, #52	@ 0x34

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010a0:	2214      	movs	r2, #20
 80010a2:	2100      	movs	r1, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, Coil4_DIR_Pin|Coil5_DIR_Pin|Coil6_DIR_Pin|Coil7_DIR_Pin
 80010a4:	4f40      	ldr	r7, [pc, #256]	@ (80011a8 <MX_GPIO_Init+0x10c>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010a6:	a807      	add	r0, sp, #28
                          |Coil8_DIR_Pin|Coil9_DIR_Pin|Coil10_DIR_Pin|Coil11_DIR_Pin
                          |Coil12_DIR_Pin|Coil1_DIR_Pin|Coil2_DIR_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Coil3_DIR_GPIO_Port, Coil3_DIR_Pin, GPIO_PIN_RESET);
 80010a8:	4d40      	ldr	r5, [pc, #256]	@ (80011ac <MX_GPIO_Init+0x110>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010aa:	f00c fc9b 	bl	800d9e4 <memset>
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80010ae:	4b40      	ldr	r3, [pc, #256]	@ (80011b0 <MX_GPIO_Init+0x114>)
  HAL_GPIO_WritePin(GPIOE, Coil4_DIR_Pin|Coil5_DIR_Pin|Coil6_DIR_Pin|Coil7_DIR_Pin
 80010b0:	4638      	mov	r0, r7
 80010b2:	f249 51fb 	movw	r1, #38395	@ 0x95fb
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80010b6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
                           Coil12_DIR_Pin Coil1_DIR_Pin Coil2_DIR_Pin */
  GPIO_InitStruct.Pin = Coil4_DIR_Pin|Coil5_DIR_Pin|Coil6_DIR_Pin|Coil7_DIR_Pin
                          |Coil8_DIR_Pin|Coil9_DIR_Pin|Coil10_DIR_Pin|Coil11_DIR_Pin
                          |Coil12_DIR_Pin|Coil1_DIR_Pin|Coil2_DIR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ba:	2400      	movs	r4, #0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010bc:	2601      	movs	r6, #1
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80010be:	f042 0210 	orr.w	r2, r2, #16
 80010c2:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80010c6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80010ca:	f002 0210 	and.w	r2, r2, #16
 80010ce:	9201      	str	r2, [sp, #4]
 80010d0:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010d2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80010d6:	f042 0204 	orr.w	r2, r2, #4
 80010da:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80010de:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80010e2:	f002 0204 	and.w	r2, r2, #4
 80010e6:	9202      	str	r2, [sp, #8]
 80010e8:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010ea:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80010ee:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80010f2:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80010f6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80010fa:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 80010fe:	9203      	str	r2, [sp, #12]
 8001100:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001102:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001106:	f042 0201 	orr.w	r2, r2, #1
 800110a:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 800110e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001112:	f002 0201 	and.w	r2, r2, #1
 8001116:	9204      	str	r2, [sp, #16]
 8001118:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800111a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800111e:	f042 0202 	orr.w	r2, r2, #2
 8001122:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001126:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800112a:	f002 0202 	and.w	r2, r2, #2
 800112e:	9205      	str	r2, [sp, #20]
 8001130:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001132:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001136:	f042 0208 	orr.w	r2, r2, #8
 800113a:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
  HAL_GPIO_WritePin(GPIOE, Coil4_DIR_Pin|Coil5_DIR_Pin|Coil6_DIR_Pin|Coil7_DIR_Pin
 800113e:	2200      	movs	r2, #0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001140:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001144:	f003 0308 	and.w	r3, r3, #8
 8001148:	9306      	str	r3, [sp, #24]
 800114a:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOE, Coil4_DIR_Pin|Coil5_DIR_Pin|Coil6_DIR_Pin|Coil7_DIR_Pin
 800114c:	f004 fdc2 	bl	8005cd4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Coil3_DIR_GPIO_Port, Coil3_DIR_Pin, GPIO_PIN_RESET);
 8001150:	4628      	mov	r0, r5
 8001152:	2200      	movs	r2, #0
 8001154:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001158:	f004 fdbc 	bl	8005cd4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, Sensor1_CS_Pin|Sensor2_CS_Pin|Sensor3_CS_Pin|Sensor4_CS_Pin
 800115c:	2201      	movs	r2, #1
 800115e:	4628      	mov	r0, r5
 8001160:	21ff      	movs	r1, #255	@ 0xff
 8001162:	f004 fdb7 	bl	8005cd4 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001166:	f249 53fb 	movw	r3, #38395	@ 0x95fb
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800116a:	a907      	add	r1, sp, #28
 800116c:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800116e:	e9cd 3607 	strd	r3, r6, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001172:	e9cd 4409 	strd	r4, r4, [sp, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001176:	f004 fcc5 	bl	8005b04 <HAL_GPIO_Init>

  /*Configure GPIO pins : Coil3_DIR_Pin Sensor1_CS_Pin Sensor2_CS_Pin Sensor3_CS_Pin
                           Sensor4_CS_Pin Sensor5_CS_Pin Sensor6_CS_Pin Sensor7_CS_Pin
                           Sensor8_CS_Pin */
  GPIO_InitStruct.Pin = Coil3_DIR_Pin|Sensor1_CS_Pin|Sensor2_CS_Pin|Sensor3_CS_Pin
 800117a:	f242 03ff 	movw	r3, #8447	@ 0x20ff
                          |Sensor4_CS_Pin|Sensor5_CS_Pin|Sensor6_CS_Pin|Sensor7_CS_Pin
                          |Sensor8_CS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800117e:	a907      	add	r1, sp, #28
 8001180:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001182:	e9cd 3607 	strd	r3, r6, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001186:	e9cd 4409 	strd	r4, r4, [sp, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800118a:	f004 fcbb 	bl	8005b04 <HAL_GPIO_Init>

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_CLOSE);
 800118e:	4621      	mov	r1, r4
 8001190:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 8001194:	f003 fe20 	bl	8004dd8 <HAL_SYSCFG_AnalogSwitchConfig>

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_CLOSE);
 8001198:	4621      	mov	r1, r4
 800119a:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 800119e:	f003 fe1b 	bl	8004dd8 <HAL_SYSCFG_AnalogSwitchConfig>

}
 80011a2:	b00d      	add	sp, #52	@ 0x34
 80011a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011a6:	bf00      	nop
 80011a8:	58021000 	.word	0x58021000
 80011ac:	58020800 	.word	0x58020800
 80011b0:	58024400 	.word	0x58024400

080011b4 <InvertMatrix_6x6>:
/**
 * Обращение матрицы 6x6 методом Гаусса-Жордана.
 * Возвращает 1 при успехе, 0 если матрица вырождена.
 */
static int InvertMatrix_6x6(const float A[6][6], float inv[6][6])
{
 80011b4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80011b8:	b0c9      	sub	sp, #292	@ 0x124
    float aug[6][12];
    for (int i = 0; i < 6; i++) {
        for (int j = 0; j < 6; j++) {
            aug[i][j] = A[i][j];
            aug[i][j+6] = (i == j) ? 1.0f : 0.0f;
 80011ba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
{
 80011be:	4686      	mov	lr, r0
 80011c0:	460e      	mov	r6, r1
            aug[i][j+6] = (i == j) ? 1.0f : 0.0f;
 80011c2:	46ec      	mov	ip, sp
    for (int i = 0; i < 6; i++) {
 80011c4:	2700      	movs	r7, #0
            aug[i][j] = A[i][j];
 80011c6:	f04f 0818 	mov.w	r8, #24
            aug[i][j+6] = (i == j) ? 1.0f : 0.0f;
 80011ca:	eddf 7a4c 	vldr	s15, [pc, #304]	@ 80012fc <InvertMatrix_6x6+0x148>
            aug[i][j] = A[i][j];
 80011ce:	fb08 e507 	mla	r5, r8, r7, lr
 80011d2:	4664      	mov	r4, ip
 80011d4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011d6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011d8:	f10c 0218 	add.w	r2, ip, #24
        for (int j = 0; j < 6; j++) {
 80011dc:	2300      	movs	r3, #0
            aug[i][j] = A[i][j];
 80011de:	e895 0003 	ldmia.w	r5, {r0, r1}
 80011e2:	e884 0003 	stmia.w	r4, {r0, r1}
            aug[i][j+6] = (i == j) ? 1.0f : 0.0f;
 80011e6:	429f      	cmp	r7, r3
        for (int j = 0; j < 6; j++) {
 80011e8:	f103 0301 	add.w	r3, r3, #1
            aug[i][j+6] = (i == j) ? 1.0f : 0.0f;
 80011ec:	fe47 6a27 	vseleq.f32	s13, s14, s15
        for (int j = 0; j < 6; j++) {
 80011f0:	2b06      	cmp	r3, #6
            aug[i][j+6] = (i == j) ? 1.0f : 0.0f;
 80011f2:	ece2 6a01 	vstmia	r2!, {s13}
        for (int j = 0; j < 6; j++) {
 80011f6:	d1f6      	bne.n	80011e6 <InvertMatrix_6x6+0x32>
    for (int i = 0; i < 6; i++) {
 80011f8:	3701      	adds	r7, #1
 80011fa:	f10c 0c30 	add.w	ip, ip, #48	@ 0x30
 80011fe:	2f06      	cmp	r7, #6
 8001200:	d1e5      	bne.n	80011ce <InvertMatrix_6x6+0x1a>
 8001202:	4669      	mov	r1, sp
 8001204:	4668      	mov	r0, sp
 8001206:	2200      	movs	r2, #0
            if (fabsf(aug[row][col]) > max_val) {
                max_val = fabsf(aug[row][col]);
                pivot = row;
            }
        }
        if (max_val < 1e-6f) return 0;
 8001208:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8001300 <InvertMatrix_6x6+0x14c>
 800120c:	f04f 0c30 	mov.w	ip, #48	@ 0x30
        float max_val = fabsf(aug[col][col]);
 8001210:	edd0 7a00 	vldr	s15, [r0]
 8001214:	4615      	mov	r5, r2
 8001216:	4617      	mov	r7, r2
 8001218:	3201      	adds	r2, #1
 800121a:	eef0 7ae7 	vabs.f32	s15, s15
        for (int row = col+1; row < 6; row++) {
 800121e:	4686      	mov	lr, r0
 8001220:	4614      	mov	r4, r2
        int pivot = col;
 8001222:	462b      	mov	r3, r5
        for (int row = col+1; row < 6; row++) {
 8001224:	2c06      	cmp	r4, #6
 8001226:	d155      	bne.n	80012d4 <InvertMatrix_6x6+0x120>
        if (max_val < 1e-6f) return 0;
 8001228:	eef4 7ae6 	vcmpe.f32	s15, s13
 800122c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001230:	d462      	bmi.n	80012f8 <InvertMatrix_6x6+0x144>

        // Обмен строк
        if (pivot != col) {
 8001232:	42ab      	cmp	r3, r5
 8001234:	d00e      	beq.n	8001254 <InvertMatrix_6x6+0xa0>
 8001236:	466c      	mov	r4, sp
 8001238:	468e      	mov	lr, r1
 800123a:	fb0c 4303 	mla	r3, ip, r3, r4
 800123e:	240c      	movs	r4, #12
            for (int j = 0; j < 12; j++) {
                float tmp = aug[col][j];
 8001240:	f8de 8000 	ldr.w	r8, [lr]
            for (int j = 0; j < 12; j++) {
 8001244:	3c01      	subs	r4, #1
                aug[col][j] = aug[pivot][j];
 8001246:	f8d3 9000 	ldr.w	r9, [r3]
 800124a:	f84e 9b04 	str.w	r9, [lr], #4
                aug[pivot][j] = tmp;
 800124e:	f843 8b04 	str.w	r8, [r3], #4
            for (int j = 0; j < 12; j++) {
 8001252:	d1f5      	bne.n	8001240 <InvertMatrix_6x6+0x8c>
            }
        }

        // Нормализация строки
        float div = aug[col][col];
 8001254:	ed90 7a00 	vldr	s14, [r0]
 8001258:	460c      	mov	r4, r1
 800125a:	230c      	movs	r3, #12
        for (int j = 0; j < 12; j++) {
            aug[col][j] /= div;
 800125c:	ed94 6a00 	vldr	s12, [r4]
        for (int j = 0; j < 12; j++) {
 8001260:	3b01      	subs	r3, #1
            aug[col][j] /= div;
 8001262:	eec6 7a07 	vdiv.f32	s15, s12, s14
 8001266:	ece4 7a01 	vstmia	r4!, {s15}
        for (int j = 0; j < 12; j++) {
 800126a:	d1f7      	bne.n	800125c <InvertMatrix_6x6+0xa8>
 800126c:	00bf      	lsls	r7, r7, #2
 800126e:	466c      	mov	r4, sp
        }

        // Обнуление остальных строк
        for (int row = 0; row < 6; row++) {
            if (row != col) {
 8001270:	429d      	cmp	r5, r3
 8001272:	d012      	beq.n	800129a <InvertMatrix_6x6+0xe6>
                float factor = aug[row][col];
 8001274:	eb04 0e07 	add.w	lr, r4, r7
 8001278:	4689      	mov	r9, r1
 800127a:	46a0      	mov	r8, r4
 800127c:	ed9e 7a00 	vldr	s14, [lr]
 8001280:	f04f 0e0c 	mov.w	lr, #12
                for (int j = 0; j < 12; j++) {
                    aug[row][j] -= factor * aug[col][j];
 8001284:	edd8 7a00 	vldr	s15, [r8]
                for (int j = 0; j < 12; j++) {
 8001288:	f1be 0e01 	subs.w	lr, lr, #1
                    aug[row][j] -= factor * aug[col][j];
 800128c:	ecb9 6a01 	vldmia	r9!, {s12}
 8001290:	eee6 7a47 	vfms.f32	s15, s12, s14
 8001294:	ece8 7a01 	vstmia	r8!, {s15}
                for (int j = 0; j < 12; j++) {
 8001298:	d1f4      	bne.n	8001284 <InvertMatrix_6x6+0xd0>
        for (int row = 0; row < 6; row++) {
 800129a:	3301      	adds	r3, #1
 800129c:	3430      	adds	r4, #48	@ 0x30
 800129e:	2b06      	cmp	r3, #6
 80012a0:	d1e6      	bne.n	8001270 <InvertMatrix_6x6+0xbc>
    for (int col = 0; col < 6; col++) {
 80012a2:	2a06      	cmp	r2, #6
 80012a4:	f100 0034 	add.w	r0, r0, #52	@ 0x34
 80012a8:	f101 0130 	add.w	r1, r1, #48	@ 0x30
 80012ac:	d1b0      	bne.n	8001210 <InvertMatrix_6x6+0x5c>
 80012ae:	af06      	add	r7, sp, #24
 80012b0:	f106 0c90 	add.w	ip, r6, #144	@ 0x90
    }

    // Извлечение обратной матрицы
    for (int i = 0; i < 6; i++) {
        for (int j = 0; j < 6; j++) {
            inv[i][j] = aug[i][j+6];
 80012b4:	463d      	mov	r5, r7
 80012b6:	4634      	mov	r4, r6
    for (int i = 0; i < 6; i++) {
 80012b8:	3618      	adds	r6, #24
 80012ba:	3730      	adds	r7, #48	@ 0x30
            inv[i][j] = aug[i][j+6];
 80012bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    for (int i = 0; i < 6; i++) {
 80012be:	45b4      	cmp	ip, r6
            inv[i][j] = aug[i][j+6];
 80012c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012c2:	e895 0003 	ldmia.w	r5, {r0, r1}
 80012c6:	e884 0003 	stmia.w	r4, {r0, r1}
    for (int i = 0; i < 6; i++) {
 80012ca:	d1f3      	bne.n	80012b4 <InvertMatrix_6x6+0x100>
        }
    }
    return 1;
 80012cc:	2001      	movs	r0, #1
}
 80012ce:	b049      	add	sp, #292	@ 0x124
 80012d0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
            if (fabsf(aug[row][col]) > max_val) {
 80012d4:	ed9e 7a0c 	vldr	s14, [lr, #48]	@ 0x30
 80012d8:	f10e 0e30 	add.w	lr, lr, #48	@ 0x30
 80012dc:	eeb0 7ac7 	vabs.f32	s14, s14
 80012e0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012e8:	bfd4      	ite	le
 80012ea:	eeb0 7a67 	vmovle.f32	s14, s15
                pivot = row;
 80012ee:	4623      	movgt	r3, r4
        for (int row = col+1; row < 6; row++) {
 80012f0:	3401      	adds	r4, #1
 80012f2:	eef0 7a47 	vmov.f32	s15, s14
 80012f6:	e795      	b.n	8001224 <InvertMatrix_6x6+0x70>
        if (max_val < 1e-6f) return 0;
 80012f8:	2000      	movs	r0, #0
 80012fa:	e7e8      	b.n	80012ce <InvertMatrix_6x6+0x11a>
 80012fc:	00000000 	.word	0x00000000
 8001300:	358637bd 	.word	0x358637bd

08001304 <ComputeResidual>:
 * residual – массив из 15 чисел (сначала x,y,z для датчика 0, потом датчик 1 и т.д.)
 */
static void ComputeResidual(const float p[3], const float m[3],
                            const float ball_meas[5][3],
                            float residual[15])
{
 8001304:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001308:	4607      	mov	r7, r0
 800130a:	4688      	mov	r8, r1
 800130c:	4e4d      	ldr	r6, [pc, #308]	@ (8001444 <ComputeResidual+0x140>)
 800130e:	4614      	mov	r4, r2
 8001310:	461d      	mov	r5, r3
    for (int i = 0; i < 5; i++) {
 8001312:	f04f 0900 	mov.w	r9, #0
{
 8001316:	ed2d 8b06 	vpush	{d8-d10}
        float s[3] = {sensors[i].geometry.x / 1000.0f,
 800131a:	ed9f aa4b 	vldr	s20, [pc, #300]	@ 8001448 <ComputeResidual+0x144>
{
 800131e:	b083      	sub	sp, #12
        B[0] = B[1] = B[2] = 0;
 8001320:	eddf aa4a 	vldr	s21, [pc, #296]	@ 800144c <ComputeResidual+0x148>
        float s[3] = {sensors[i].geometry.x / 1000.0f,
 8001324:	edd6 7a03 	vldr	s15, [r6, #12]
 8001328:	eec7 9a8a 	vdiv.f32	s19, s15, s20
    float r[3] = { s[0] - p[0], s[1] - p[1], s[2] - p[2] };  // Нет /1000; уже в метрах
 800132c:	edd7 7a00 	vldr	s15, [r7]
 8001330:	ee79 9ae7 	vsub.f32	s19, s19, s15
                      sensors[i].geometry.y / 1000.0f,
 8001334:	edd6 7a04 	vldr	s15, [r6, #16]
 8001338:	ee87 9a8a 	vdiv.f32	s18, s15, s20
    float r[3] = { s[0] - p[0], s[1] - p[1], s[2] - p[2] };  // Нет /1000; уже в метрах
 800133c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001340:	ee39 9a67 	vsub.f32	s18, s18, s15
                      sensors[i].geometry.z / 1000.0f};
 8001344:	edd6 7a05 	vldr	s15, [r6, #20]
 8001348:	eec7 8a8a 	vdiv.f32	s17, s15, s20
    float r[3] = { s[0] - p[0], s[1] - p[1], s[2] - p[2] };  // Нет /1000; уже в метрах
 800134c:	edd7 7a02 	vldr	s15, [r7, #8]
    float r2 = r[0]*r[0] + r[1]*r[1] + r[2]*r[2];
 8001350:	ee29 8a09 	vmul.f32	s16, s18, s18
 8001354:	eea9 8aa9 	vfma.f32	s16, s19, s19
    float r[3] = { s[0] - p[0], s[1] - p[1], s[2] - p[2] };  // Нет /1000; уже в метрах
 8001358:	ee78 8ae7 	vsub.f32	s17, s17, s15
    float r2 = r[0]*r[0] + r[1]*r[1] + r[2]*r[2];
 800135c:	eea8 8aa8 	vfma.f32	s16, s17, s17
    float r_norm = sqrtf(r2);
 8001360:	eeb0 0a48 	vmov.f32	s0, s16
 8001364:	f00f f88c 	bl	8010480 <sqrtf>
    if (r_norm < 1e-6f) {
 8001368:	eddf 7a39 	vldr	s15, [pc, #228]	@ 8001450 <ComputeResidual+0x14c>
 800136c:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8001370:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001374:	d45e      	bmi.n	8001434 <ComputeResidual+0x130>
    float mr = m[0]*r[0] + m[1]*r[1] + m[2]*r[2];
 8001376:	ed98 7a01 	vldr	s14, [r8, #4]
    float r3 = r2 * r_norm;
 800137a:	ee28 0a00 	vmul.f32	s0, s16, s0
    float mr = m[0]*r[0] + m[1]*r[1] + m[2]*r[2];
 800137e:	edd8 6a00 	vldr	s13, [r8]
    float factor1 = 3.0f * mr / r5;
 8001382:	eeb0 6a08 	vmov.f32	s12, #8	@ 0x40400000  3.0
    float mr = m[0]*r[0] + m[1]*r[1] + m[2]*r[2];
 8001386:	ee69 7a07 	vmul.f32	s15, s18, s14
 800138a:	ed98 5a02 	vldr	s10, [r8, #8]
    float r5 = r3 * r2;
 800138e:	ee28 8a00 	vmul.f32	s16, s16, s0
    float mr = m[0]*r[0] + m[1]*r[1] + m[2]*r[2];
 8001392:	eee9 7aa6 	vfma.f32	s15, s19, s13
 8001396:	eee8 7a85 	vfma.f32	s15, s17, s10
    float factor1 = 3.0f * mr / r5;
 800139a:	ee67 7a86 	vmul.f32	s15, s15, s12
    float factor2 = 1.0f / r3;
 800139e:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
    float factor1 = 3.0f * mr / r5;
 80013a2:	eec7 5a88 	vdiv.f32	s11, s15, s16
    float factor2 = 1.0f / r3;
 80013a6:	eec6 7a00 	vdiv.f32	s15, s12, s0
    B[0] = MU0_4PI * (factor1 * r[0] - factor2 * m[0]);
 80013aa:	ed9f 6a2a 	vldr	s12, [pc, #168]	@ 8001454 <ComputeResidual+0x150>
 80013ae:	ee67 6ae6 	vnmul.f32	s13, s15, s13
    B[1] = MU0_4PI * (factor1 * r[1] - factor2 * m[1]);
 80013b2:	ee27 7ac7 	vnmul.f32	s14, s15, s14
    B[2] = MU0_4PI * (factor1 * r[2] - factor2 * m[2]);
 80013b6:	ee67 7ac5 	vnmul.f32	s15, s15, s10
    B[0] = MU0_4PI * (factor1 * r[0] - factor2 * m[0]);
 80013ba:	eee9 6aa5 	vfma.f32	s13, s19, s11
    B[1] = MU0_4PI * (factor1 * r[1] - factor2 * m[1]);
 80013be:	eea9 7a25 	vfma.f32	s14, s18, s11
    B[2] = MU0_4PI * (factor1 * r[2] - factor2 * m[2]);
 80013c2:	eee8 7aa5 	vfma.f32	s15, s17, s11
    B[0] = MU0_4PI * (factor1 * r[0] - factor2 * m[0]);
 80013c6:	ee66 6a86 	vmul.f32	s13, s13, s12
    B[1] = MU0_4PI * (factor1 * r[1] - factor2 * m[1]);
 80013ca:	ee27 7a06 	vmul.f32	s14, s14, s12
    B[2] = MU0_4PI * (factor1 * r[2] - factor2 * m[2]);
 80013ce:	ee67 7a86 	vmul.f32	s15, s15, s12
        float B_model[3];
        DipoleField(p, m, s, B_model);
        residual[3*i + 0] = B_model[0] - ball_meas[i][0];
 80013d2:	ed94 6a00 	vldr	s12, [r4]
 80013d6:	ee36 6ac6 	vsub.f32	s12, s13, s12
 80013da:	ed85 6a00 	vstr	s12, [r5]
        residual[3*i + 1] = B_model[1] - ball_meas[i][1];
 80013de:	ed94 6a01 	vldr	s12, [r4, #4]
 80013e2:	ee37 7a46 	vsub.f32	s14, s14, s12
 80013e6:	ed85 7a01 	vstr	s14, [r5, #4]
        residual[3*i + 2] = B_model[2] - ball_meas[i][2];
 80013ea:	ed94 7a02 	vldr	s14, [r4, #8]
 80013ee:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80013f2:	edc5 7a02 	vstr	s15, [r5, #8]

        // Отладка: выводим для первого датчика на первой итерации (можно добавить условие)
        if (i == 0) {
 80013f6:	f1b9 0f00 	cmp.w	r9, #0
 80013fa:	d10d      	bne.n	8001418 <ComputeResidual+0x114>
            Debug_Print(LOG_LEVEL_INFO, "Residual: B_model[0]=%.3e, ball_meas[0]=%.3e\n",
 80013fc:	ed94 7a00 	vldr	s14, [r4]
 8001400:	2002      	movs	r0, #2
 8001402:	4915      	ldr	r1, [pc, #84]	@ (8001458 <ComputeResidual+0x154>)
 8001404:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8001408:	ed8d 7b00 	vstr	d7, [sp]
 800140c:	eeb7 7ae6 	vcvt.f64.f32	d7, s13
 8001410:	ec53 2b17 	vmov	r2, r3, d7
 8001414:	f7ff fdee 	bl	8000ff4 <Debug_Print>
    for (int i = 0; i < 5; i++) {
 8001418:	f109 0901 	add.w	r9, r9, #1
 800141c:	3660      	adds	r6, #96	@ 0x60
 800141e:	340c      	adds	r4, #12
 8001420:	350c      	adds	r5, #12
 8001422:	f1b9 0f05 	cmp.w	r9, #5
 8001426:	f47f af7d 	bne.w	8001324 <ComputeResidual+0x20>
                        B_model[0], ball_meas[i][0]);
        }
    }
}
 800142a:	b003      	add	sp, #12
 800142c:	ecbd 8b06 	vpop	{d8-d10}
 8001430:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        B[0] = B[1] = B[2] = 0;
 8001434:	eef0 7a6a 	vmov.f32	s15, s21
 8001438:	eeb0 7a6a 	vmov.f32	s14, s21
 800143c:	eef0 6a6a 	vmov.f32	s13, s21
 8001440:	e7c7      	b.n	80013d2 <ComputeResidual+0xce>
 8001442:	bf00      	nop
 8001444:	240054f0 	.word	0x240054f0
 8001448:	447a0000 	.word	0x447a0000
 800144c:	00000000 	.word	0x00000000
 8001450:	358637bd 	.word	0x358637bd
 8001454:	33d6bf95 	.word	0x33d6bf95
 8001458:	080108d5 	.word	0x080108d5
 800145c:	00000000 	.word	0x00000000

08001460 <Initialize_Coil_Geometry>:

// ------------------------------------------------------------------
// Основные функции управления
// ------------------------------------------------------------------

void Initialize_Coil_Geometry(void) {
 8001460:	b570      	push	{r4, r5, r6, lr}
 8001462:	4c47      	ldr	r4, [pc, #284]	@ (8001580 <Initialize_Coil_Geometry+0x120>)
    // Нижний уровень: 4 катушки на z=5 мм, r=25 мм (диаметр 50 мм /2), на 90° друг от друга
    float lower_r = 25.0f;  // мм
    float lower_z = 5.0f;
    for (int i = 0; i < 4; i++) {
 8001464:	2600      	movs	r6, #0
void Initialize_Coil_Geometry(void) {
 8001466:	ed2d 8b08 	vpush	{d8-d11}
        float angle = i * (M_PI / 2.0f);  // 0°,90°,180°,270°
 800146a:	ed9f ab41 	vldr	d10, [pc, #260]	@ 8001570 <Initialize_Coil_Geometry+0x110>
        coil_geometry[i].x = lower_r * cosf(angle);
 800146e:	eeb3 9a09 	vmov.f32	s18, #57	@ 0x41c80000  25.0
void Initialize_Coil_Geometry(void) {
 8001472:	4625      	mov	r5, r4
        coil_geometry[i].y = lower_r * sinf(angle);
        coil_geometry[i].z = lower_z;
        // Ориентация: направлены к центру (0,0,20 мм), нормализуйте
        float dx = -coil_geometry[i].x, dy = -coil_geometry[i].y, dz = 20.0f - lower_z;
        float norm = sqrtf(dx*dx + dy*dy + dz*dz);
 8001474:	eddf 9a43 	vldr	s19, [pc, #268]	@ 8001584 <Initialize_Coil_Geometry+0x124>
        float angle = i * (M_PI / 2.0f);  // 0°,90°,180°,270°
 8001478:	ee07 6a90 	vmov	s15, r6
    for (int i = 0; i < 4; i++) {
 800147c:	3601      	adds	r6, #1
 800147e:	3520      	adds	r5, #32
        float angle = i * (M_PI / 2.0f);  // 0°,90°,180°,270°
 8001480:	eeb8 0be7 	vcvt.f64.s32	d0, s15
 8001484:	ee20 0b0a 	vmul.f64	d0, d0, d10
 8001488:	eeb7 8bc0 	vcvt.f32.f64	s16, d0
        coil_geometry[i].x = lower_r * cosf(angle);
 800148c:	eeb0 0a48 	vmov.f32	s0, s16
 8001490:	f00f f902 	bl	8010698 <cosf>
 8001494:	ee60 8a09 	vmul.f32	s17, s0, s18
        coil_geometry[i].y = lower_r * sinf(angle);
 8001498:	eeb0 0a48 	vmov.f32	s0, s16
        coil_geometry[i].x = lower_r * cosf(angle);
 800149c:	ed45 8a08 	vstr	s17, [r5, #-32]	@ 0xffffffe0
        coil_geometry[i].y = lower_r * sinf(angle);
 80014a0:	f00f f836 	bl	8010510 <sinf>
 80014a4:	ee20 8a09 	vmul.f32	s16, s0, s18
        coil_geometry[i].z = lower_z;
 80014a8:	4b37      	ldr	r3, [pc, #220]	@ (8001588 <Initialize_Coil_Geometry+0x128>)
        float norm = sqrtf(dx*dx + dy*dy + dz*dz);
 80014aa:	ee28 0a08 	vmul.f32	s0, s16, s16
        coil_geometry[i].y = lower_r * sinf(angle);
 80014ae:	ed05 8a07 	vstr	s16, [r5, #-28]	@ 0xffffffe4
        coil_geometry[i].z = lower_z;
 80014b2:	f845 3c18 	str.w	r3, [r5, #-24]
        float dx = -coil_geometry[i].x, dy = -coil_geometry[i].y, dz = 20.0f - lower_z;
 80014b6:	eeb1 8a48 	vneg.f32	s16, s16
        float norm = sqrtf(dx*dx + dy*dy + dz*dz);
 80014ba:	eea8 0aa8 	vfma.f32	s0, s17, s17
        float dx = -coil_geometry[i].x, dy = -coil_geometry[i].y, dz = 20.0f - lower_z;
 80014be:	eef1 8a68 	vneg.f32	s17, s17
        float norm = sqrtf(dx*dx + dy*dy + dz*dz);
 80014c2:	ee30 0a29 	vadd.f32	s0, s0, s19
 80014c6:	f00e ffdb 	bl	8010480 <sqrtf>
        coil_geometry[i].orientation[0] = dx / norm;
 80014ca:	eec8 7a80 	vdiv.f32	s15, s17, s0
    for (int i = 0; i < 4; i++) {
 80014ce:	2e04      	cmp	r6, #4
        coil_geometry[i].orientation[1] = dy / norm;
        coil_geometry[i].orientation[2] = dz / norm;
 80014d0:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
        coil_geometry[i].orientation[0] = dx / norm;
 80014d4:	ed45 7a05 	vstr	s15, [r5, #-20]	@ 0xffffffec
        coil_geometry[i].orientation[1] = dy / norm;
 80014d8:	eec8 7a00 	vdiv.f32	s15, s16, s0
 80014dc:	ed45 7a04 	vstr	s15, [r5, #-16]
        coil_geometry[i].orientation[2] = dz / norm;
 80014e0:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80014e4:	ed45 7a03 	vstr	s15, [r5, #-12]
    for (int i = 0; i < 4; i++) {
 80014e8:	d1c6      	bne.n	8001478 <Initialize_Coil_Geometry+0x18>
        coil_geometry[i].z = upper_z;
        float dx = -coil_geometry[i].x, dy = -coil_geometry[i].y, dz = 20.0f - upper_z;  // Центр на ~20 мм высоте
        float norm = sqrtf(dx*dx + dy*dy + dz*dz);
        coil_geometry[i].orientation[0] = dx / norm;
        coil_geometry[i].orientation[1] = dy / norm;
        coil_geometry[i].orientation[2] = dz / norm;
 80014ea:	eeb9 ba04 	vmov.f32	s22, #148	@ 0xc0a00000 -5.0
 80014ee:	2500      	movs	r5, #0
        coil_geometry[i].x = upper_r * cosf(angle);
 80014f0:	eddf 9a26 	vldr	s19, [pc, #152]	@ 800158c <Initialize_Coil_Geometry+0x12c>
        float angle = (i-4) * (M_PI / 4.0f);
 80014f4:	ed9f ab20 	vldr	d10, [pc, #128]	@ 8001578 <Initialize_Coil_Geometry+0x118>
 80014f8:	ee07 5a90 	vmov	s15, r5
    for (int i = 4; i < 12; i++) {
 80014fc:	3501      	adds	r5, #1
 80014fe:	3420      	adds	r4, #32
        float angle = (i-4) * (M_PI / 4.0f);
 8001500:	eeb8 0be7 	vcvt.f64.s32	d0, s15
 8001504:	ee20 0b0a 	vmul.f64	d0, d0, d10
 8001508:	eeb7 8bc0 	vcvt.f32.f64	s16, d0
        coil_geometry[i].x = upper_r * cosf(angle);
 800150c:	eeb0 0a48 	vmov.f32	s0, s16
 8001510:	f00f f8c2 	bl	8010698 <cosf>
 8001514:	ee60 8a29 	vmul.f32	s17, s0, s19
        coil_geometry[i].y = upper_r * sinf(angle);
 8001518:	eeb0 0a48 	vmov.f32	s0, s16
        coil_geometry[i].x = upper_r * cosf(angle);
 800151c:	edc4 8a18 	vstr	s17, [r4, #96]	@ 0x60
        coil_geometry[i].y = upper_r * sinf(angle);
 8001520:	f00e fff6 	bl	8010510 <sinf>
 8001524:	ee20 8a29 	vmul.f32	s16, s0, s19
        coil_geometry[i].z = upper_z;
 8001528:	ed84 9a1a 	vstr	s18, [r4, #104]	@ 0x68
        float norm = sqrtf(dx*dx + dy*dy + dz*dz);
 800152c:	ee28 0a08 	vmul.f32	s0, s16, s16
        coil_geometry[i].y = upper_r * sinf(angle);
 8001530:	ed84 8a19 	vstr	s16, [r4, #100]	@ 0x64
        float dx = -coil_geometry[i].x, dy = -coil_geometry[i].y, dz = 20.0f - upper_z;  // Центр на ~20 мм высоте
 8001534:	eeb1 8a48 	vneg.f32	s16, s16
        float norm = sqrtf(dx*dx + dy*dy + dz*dz);
 8001538:	eea8 0aa8 	vfma.f32	s0, s17, s17
        float dx = -coil_geometry[i].x, dy = -coil_geometry[i].y, dz = 20.0f - upper_z;  // Центр на ~20 мм высоте
 800153c:	eef1 8a68 	vneg.f32	s17, s17
        float norm = sqrtf(dx*dx + dy*dy + dz*dz);
 8001540:	ee30 0a09 	vadd.f32	s0, s0, s18
 8001544:	f00e ff9c 	bl	8010480 <sqrtf>
        coil_geometry[i].orientation[0] = dx / norm;
 8001548:	eec8 7a80 	vdiv.f32	s15, s17, s0
    for (int i = 4; i < 12; i++) {
 800154c:	2d08      	cmp	r5, #8
        coil_geometry[i].orientation[0] = dx / norm;
 800154e:	edc4 7a1b 	vstr	s15, [r4, #108]	@ 0x6c
        coil_geometry[i].orientation[1] = dy / norm;
 8001552:	eec8 7a00 	vdiv.f32	s15, s16, s0
 8001556:	edc4 7a1c 	vstr	s15, [r4, #112]	@ 0x70
        coil_geometry[i].orientation[2] = dz / norm;
 800155a:	eecb 7a00 	vdiv.f32	s15, s22, s0
 800155e:	edc4 7a1d 	vstr	s15, [r4, #116]	@ 0x74
    for (int i = 4; i < 12; i++) {
 8001562:	d1c9      	bne.n	80014f8 <Initialize_Coil_Geometry+0x98>
    }
}
 8001564:	ecbd 8b08 	vpop	{d8-d11}
 8001568:	bd70      	pop	{r4, r5, r6, pc}
 800156a:	bf00      	nop
 800156c:	f3af 8000 	nop.w
 8001570:	54442d18 	.word	0x54442d18
 8001574:	3ff921fb 	.word	0x3ff921fb
 8001578:	54442d18 	.word	0x54442d18
 800157c:	3fe921fb 	.word	0x3fe921fb
 8001580:	24002c84 	.word	0x24002c84
 8001584:	43610000 	.word	0x43610000
 8001588:	40a00000 	.word	0x40a00000
 800158c:	42340000 	.word	0x42340000

08001590 <Initialize_Sensor_Geometry>:

void Initialize_Sensor_Geometry(void) {
 8001590:	b570      	push	{r4, r5, r6, lr}
 8001592:	ed2d 8b04 	vpush	{d8-d9}
    sensors[0].geometry.z = 0.0f;
    // 4 вокруг, на z~20 мм (выше дна), r=55 мм (диаметр чаши ~110 мм /2), на 90° друг от друга
    float sensor_r = 55.0f;
    float sensor_z = 20.0f;  // Подстройте по точному размещению
    for (int i = 1; i < 5; i++) {
        float angle = (i-1) * (M_PI / 2.0f);
 8001596:	ed9f 9b16 	vldr	d9, [pc, #88]	@ 80015f0 <Initialize_Sensor_Geometry+0x60>
    sensors[0].geometry.x = 0.0f;
 800159a:	4c17      	ldr	r4, [pc, #92]	@ (80015f8 <Initialize_Sensor_Geometry+0x68>)
 800159c:	2300      	movs	r3, #0
    sensors[0].geometry.z = 0.0f;
 800159e:	2500      	movs	r5, #0
        sensors[i].geometry.x = sensor_r * cosf(angle);
 80015a0:	eddf 8a16 	vldr	s17, [pc, #88]	@ 80015fc <Initialize_Sensor_Geometry+0x6c>
        sensors[i].geometry.y = sensor_r * sinf(angle);
        sensors[i].geometry.z = sensor_z;
 80015a4:	4e16      	ldr	r6, [pc, #88]	@ (8001600 <Initialize_Sensor_Geometry+0x70>)
    sensors[0].geometry.x = 0.0f;
 80015a6:	60e3      	str	r3, [r4, #12]
    sensors[0].geometry.y = 0.0f;
 80015a8:	6123      	str	r3, [r4, #16]
    sensors[0].geometry.z = 0.0f;
 80015aa:	6163      	str	r3, [r4, #20]
        float angle = (i-1) * (M_PI / 2.0f);
 80015ac:	ee07 5a90 	vmov	s15, r5
    for (int i = 1; i < 5; i++) {
 80015b0:	3501      	adds	r5, #1
 80015b2:	3460      	adds	r4, #96	@ 0x60
        float angle = (i-1) * (M_PI / 2.0f);
 80015b4:	eeb8 0be7 	vcvt.f64.s32	d0, s15
 80015b8:	ee20 0b09 	vmul.f64	d0, d0, d9
 80015bc:	eeb7 8bc0 	vcvt.f32.f64	s16, d0
        sensors[i].geometry.x = sensor_r * cosf(angle);
 80015c0:	eeb0 0a48 	vmov.f32	s0, s16
 80015c4:	f00f f868 	bl	8010698 <cosf>
 80015c8:	ee20 0a28 	vmul.f32	s0, s0, s17
 80015cc:	ed84 0a03 	vstr	s0, [r4, #12]
        sensors[i].geometry.y = sensor_r * sinf(angle);
 80015d0:	eeb0 0a48 	vmov.f32	s0, s16
 80015d4:	f00e ff9c 	bl	8010510 <sinf>
 80015d8:	ee20 0a28 	vmul.f32	s0, s0, s17
    for (int i = 1; i < 5; i++) {
 80015dc:	2d04      	cmp	r5, #4
        sensors[i].geometry.z = sensor_z;
 80015de:	6166      	str	r6, [r4, #20]
        sensors[i].geometry.y = sensor_r * sinf(angle);
 80015e0:	ed84 0a04 	vstr	s0, [r4, #16]
    for (int i = 1; i < 5; i++) {
 80015e4:	d1e2      	bne.n	80015ac <Initialize_Sensor_Geometry+0x1c>
    }
}
 80015e6:	ecbd 8b04 	vpop	{d8-d9}
 80015ea:	bd70      	pop	{r4, r5, r6, pc}
 80015ec:	f3af 8000 	nop.w
 80015f0:	54442d18 	.word	0x54442d18
 80015f4:	3ff921fb 	.word	0x3ff921fb
 80015f8:	240054f0 	.word	0x240054f0
 80015fc:	425c0000 	.word	0x425c0000
 8001600:	41a00000 	.word	0x41a00000

08001604 <Calculate_Ball_Position>:

void Calculate_Ball_Position(Position3D_t* position)
{
 8001604:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001608:	ed2d 8b04 	vpush	{d8-d9}
 800160c:	b08d      	sub	sp, #52	@ 0x34
    float weights[ACTIVE_SENSORS];
    float total_weight = 0.0f;
 800160e:	ed9f 8a4a 	vldr	s16, [pc, #296]	@ 8001738 <Calculate_Ball_Position+0x134>
 8001612:	4d4a      	ldr	r5, [pc, #296]	@ (800173c <Calculate_Ball_Position+0x138>)
{
 8001614:	4604      	mov	r4, r0
 8001616:	af07      	add	r7, sp, #28
 8001618:	eef0 8a48 	vmov.f32	s17, s16
 800161c:	eeb0 9a48 	vmov.f32	s18, s16
 8001620:	462e      	mov	r6, r5
 8001622:	46b9      	mov	r9, r7

    for (int i = 0; i < ACTIVE_SENSORS; i++) {
 8001624:	f04f 0800 	mov.w	r8, #0
        if (sensors[i].is_connected) {
 8001628:	f896 3051 	ldrb.w	r3, [r6, #81]	@ 0x51
 800162c:	b36b      	cbz	r3, 800168a <Calculate_Ball_Position+0x86>
            float B = sqrtf(sensors[i].magnetic_field[0]*sensors[i].magnetic_field[0] +
                            sensors[i].magnetic_field[1]*sensors[i].magnetic_field[1] +
 800162e:	ed96 0a0a 	vldr	s0, [r6, #40]	@ 0x28
            float B = sqrtf(sensors[i].magnetic_field[0]*sensors[i].magnetic_field[0] +
 8001632:	edd6 7a09 	vldr	s15, [r6, #36]	@ 0x24
                            sensors[i].magnetic_field[1]*sensors[i].magnetic_field[1] +
 8001636:	ee20 0a00 	vmul.f32	s0, s0, s0
            float B = sqrtf(sensors[i].magnetic_field[0]*sensors[i].magnetic_field[0] +
 800163a:	eea7 0aa7 	vfma.f32	s0, s15, s15
                            sensors[i].magnetic_field[2]*sensors[i].magnetic_field[2]);
 800163e:	edd6 7a0b 	vldr	s15, [r6, #44]	@ 0x2c
            float B = sqrtf(sensors[i].magnetic_field[0]*sensors[i].magnetic_field[0] +
 8001642:	eea7 0aa7 	vfma.f32	s0, s15, s15
 8001646:	f00e ff1b 	bl	8010480 <sqrtf>
            weights[i] = B * B; // квадрат модуля
 800164a:	ee20 0a00 	vmul.f32	s0, s0, s0
            total_weight += weights[i];
 800164e:	ee38 8a00 	vadd.f32	s16, s16, s0
    for (int i = 0; i < ACTIVE_SENSORS; i++) {
 8001652:	f108 0801 	add.w	r8, r8, #1
 8001656:	3660      	adds	r6, #96	@ 0x60
            weights[i] = B * B; // квадрат модуля
 8001658:	eca9 0a01 	vstmia	r9!, {s0}
    for (int i = 0; i < ACTIVE_SENSORS; i++) {
 800165c:	f1b8 0f05 	cmp.w	r8, #5
 8001660:	d1e2      	bne.n	8001628 <Calculate_Ball_Position+0x24>
        } else {
            weights[i] = 0.0f;
        }
    }

    if (total_weight < 0.001f) {
 8001662:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8001740 <Calculate_Ball_Position+0x13c>
 8001666:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800166a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800166e:	d50f      	bpl.n	8001690 <Calculate_Ball_Position+0x8c>
        position->x = 0; position->y = 0; position->z = 0;
 8001670:	edc4 8a00 	vstr	s17, [r4]
 8001674:	edc4 8a01 	vstr	s17, [r4, #4]
 8001678:	edc4 8a02 	vstr	s17, [r4, #8]
        position->confidence = 0.0f;
 800167c:	edc4 8a03 	vstr	s17, [r4, #12]
    if (position->confidence > 1.0f) position->confidence = 1.0f;
    position->timestamp = HAL_GetTick();

    Debug_Print(LOG_LEVEL_INFO, "Rough position: (%.1f,%.1f,%.1f) conf=%.2f\n",
                position->x, position->y, position->z, position->confidence);
}
 8001680:	b00d      	add	sp, #52	@ 0x34
 8001682:	ecbd 8b04 	vpop	{d8-d9}
 8001686:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800168a:	eeb0 0a49 	vmov.f32	s0, s18
 800168e:	e7e0      	b.n	8001652 <Calculate_Ball_Position+0x4e>
 8001690:	eddf 7a29 	vldr	s15, [pc, #164]	@ 8001738 <Calculate_Ball_Position+0x134>
    for (int i = 0; i < ACTIVE_SENSORS; i++) {
 8001694:	2300      	movs	r3, #0
 8001696:	eeb0 7a67 	vmov.f32	s14, s15
 800169a:	eef0 6a67 	vmov.f32	s13, s15
        position->x += sensors[i].geometry.x * weights[i];
 800169e:	ecb7 6a01 	vldmia	r7!, {s12}
    for (int i = 0; i < ACTIVE_SENSORS; i++) {
 80016a2:	3301      	adds	r3, #1
        position->x += sensors[i].geometry.x * weights[i];
 80016a4:	edd5 5a03 	vldr	s11, [r5, #12]
    for (int i = 0; i < ACTIVE_SENSORS; i++) {
 80016a8:	3560      	adds	r5, #96	@ 0x60
 80016aa:	2b05      	cmp	r3, #5
        position->x += sensors[i].geometry.x * weights[i];
 80016ac:	eee5 6a86 	vfma.f32	s13, s11, s12
        position->y += sensors[i].geometry.y * weights[i];
 80016b0:	ed55 5a14 	vldr	s11, [r5, #-80]	@ 0xffffffb0
 80016b4:	eea6 7a25 	vfma.f32	s14, s12, s11
        position->z += sensors[i].geometry.z * weights[i];
 80016b8:	ed55 5a13 	vldr	s11, [r5, #-76]	@ 0xffffffb4
 80016bc:	eee6 7a25 	vfma.f32	s15, s12, s11
    for (int i = 0; i < ACTIVE_SENSORS; i++) {
 80016c0:	d1ed      	bne.n	800169e <Calculate_Ball_Position+0x9a>
    position->x /= total_weight;
 80016c2:	ee86 6a88 	vdiv.f32	s12, s13, s16
    position->y /= total_weight;
 80016c6:	eec7 6a08 	vdiv.f32	s13, s14, s16
    position->z /= total_weight;
 80016ca:	ee87 7a88 	vdiv.f32	s14, s15, s16
    position->x /= total_weight;
 80016ce:	ed84 6a00 	vstr	s12, [r4]
    position->y /= total_weight;
 80016d2:	edc4 6a01 	vstr	s13, [r4, #4]
    position->z /= total_weight;
 80016d6:	ed84 7a02 	vstr	s14, [r4, #8]
    position->confidence = total_weight / (ACTIVE_SENSORS * 10000.0f);
 80016da:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8001744 <Calculate_Ball_Position+0x140>
 80016de:	eec8 7a07 	vdiv.f32	s15, s16, s14
    if (position->confidence > 1.0f) position->confidence = 1.0f;
 80016e2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80016e6:	eef4 7a47 	vcmp.f32	s15, s14
 80016ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016ee:	fe77 7a27 	vselgt.f32	s15, s14, s15
 80016f2:	edc4 7a03 	vstr	s15, [r4, #12]
    position->timestamp = HAL_GetTick();
 80016f6:	f003 fb51 	bl	8004d9c <HAL_GetTick>
    Debug_Print(LOG_LEVEL_INFO, "Rough position: (%.1f,%.1f,%.1f) conf=%.2f\n",
 80016fa:	ed94 7a03 	vldr	s14, [r4, #12]
 80016fe:	edd4 6a00 	vldr	s13, [r4]
 8001702:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
    position->timestamp = HAL_GetTick();
 8001706:	6120      	str	r0, [r4, #16]
    Debug_Print(LOG_LEVEL_INFO, "Rough position: (%.1f,%.1f,%.1f) conf=%.2f\n",
 8001708:	490f      	ldr	r1, [pc, #60]	@ (8001748 <Calculate_Ball_Position+0x144>)
 800170a:	2002      	movs	r0, #2
 800170c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8001710:	ed94 7a02 	vldr	s14, [r4, #8]
 8001714:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8001718:	ed8d 7b02 	vstr	d7, [sp, #8]
 800171c:	ed94 7a01 	vldr	s14, [r4, #4]
 8001720:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8001724:	ed8d 7b00 	vstr	d7, [sp]
 8001728:	eeb7 7ae6 	vcvt.f64.f32	d7, s13
 800172c:	ec53 2b17 	vmov	r2, r3, d7
 8001730:	f7ff fc60 	bl	8000ff4 <Debug_Print>
 8001734:	e7a4      	b.n	8001680 <Calculate_Ball_Position+0x7c>
 8001736:	bf00      	nop
 8001738:	00000000 	.word	0x00000000
 800173c:	240054f0 	.word	0x240054f0
 8001740:	3a83126f 	.word	0x3a83126f
 8001744:	47435000 	.word	0x47435000
 8001748:	08010903 	.word	0x08010903
 800174c:	00000000 	.word	0x00000000

08001750 <Update_PID_Controller>:
    .max_integral = 100.0f,
    .max_output   = 1.0f
};

void Update_PID_Controller(float dt)
{
 8001750:	b530      	push	{r4, r5, lr}
 8001752:	ed2d 8b08 	vpush	{d8-d11}
 8001756:	b097      	sub	sp, #92	@ 0x5c
 8001758:	eef0 9a40 	vmov.f32	s19, s0
    Position3D_t ball_pos;
    Calculate_Ball_Position(&ball_pos);
 800175c:	a80b      	add	r0, sp, #44	@ 0x2c
 800175e:	f7ff ff51 	bl	8001604 <Calculate_Ball_Position>
    system_state.ball_position[0] = ball_pos.x;
 8001762:	4b9f      	ldr	r3, [pc, #636]	@ (80019e0 <Update_PID_Controller+0x290>)
 8001764:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8001766:	611a      	str	r2, [r3, #16]
    system_state.ball_position[1] = ball_pos.y;
 8001768:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800176a:	615a      	str	r2, [r3, #20]
    system_state.ball_position[2] = ball_pos.z;
 800176c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800176e:	619a      	str	r2, [r3, #24]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001770:	b672      	cpsid	i

    // Получаем данные IMU
    IMU_Data_t imu;
    __disable_irq();
    memcpy(&imu, (void*)&last_imu_data, sizeof(IMU_Data_t));
 8001772:	4b9c      	ldr	r3, [pc, #624]	@ (80019e4 <Update_PID_Controller+0x294>)
 8001774:	aa10      	add	r2, sp, #64	@ 0x40
 8001776:	f103 0510 	add.w	r5, r3, #16
 800177a:	6818      	ldr	r0, [r3, #0]
 800177c:	3308      	adds	r3, #8
 800177e:	f853 1c04 	ldr.w	r1, [r3, #-4]
 8001782:	4614      	mov	r4, r2
 8001784:	42ab      	cmp	r3, r5
 8001786:	c403      	stmia	r4!, {r0, r1}
 8001788:	4622      	mov	r2, r4
 800178a:	d1f6      	bne.n	800177a <Update_PID_Controller+0x2a>
 800178c:	6818      	ldr	r0, [r3, #0]
 800178e:	6020      	str	r0, [r4, #0]
 8001790:	889b      	ldrh	r3, [r3, #4]
 8001792:	80a3      	strh	r3, [r4, #4]
 8001794:	f9bd 3046 	ldrsh.w	r3, [sp, #70]	@ 0x46
 8001798:	ee08 3a10 	vmov	s16, r3
 800179c:	f9bd 3048 	ldrsh.w	r3, [sp, #72]	@ 0x48
 80017a0:	ee06 3a10 	vmov	s12, r3
 80017a4:	f9bd 304a 	ldrsh.w	r3, [sp, #74]	@ 0x4a
 80017a8:	ee07 3a10 	vmov	s14, r3
 80017ac:	f9bd 304c 	ldrsh.w	r3, [sp, #76]	@ 0x4c
 80017b0:	ee0b 3a10 	vmov	s22, r3
 80017b4:	f9bd 304e 	ldrsh.w	r3, [sp, #78]	@ 0x4e
 80017b8:	ee0a 3a90 	vmov	s21, r3
 80017bc:	f9bd 3050 	ldrsh.w	r3, [sp, #80]	@ 0x50
 80017c0:	ee0a 3a10 	vmov	s20, r3
  __ASM volatile ("cpsie i" : : : "memory");
 80017c4:	b662      	cpsie	i
    // Преобразуем в физические единицы
    float roll  = imu.roll  * 0.001f;      // радианы
    float pitch = imu.pitch * 0.001f;
    float yaw   = imu.yaw   * 0.001f;

    float gyro_x = imu.gyro_x * 0.001f * (M_PI/180.0f); // mdps -> rad/s
 80017c6:	eeb8 8ac8 	vcvt.f32.s32	s16, s16
    float roll  = imu.roll  * 0.001f;      // радианы
 80017ca:	eddf ba87 	vldr	s23, [pc, #540]	@ 80019e8 <Update_PID_Controller+0x298>
    float gyro_y = imu.gyro_y * 0.001f * (M_PI/180.0f);
 80017ce:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
    float gyro_z = imu.gyro_z * 0.001f * (M_PI/180.0f);

    // Отладочный вывод IMU раз в секунду
    static uint32_t last_imu_debug = 0;
    if (HAL_GetTick() - last_imu_debug > 1000) {
 80017d2:	4c86      	ldr	r4, [pc, #536]	@ (80019ec <Update_PID_Controller+0x29c>)
    float gyro_z = imu.gyro_z * 0.001f * (M_PI/180.0f);
 80017d4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
    float gyro_x = imu.gyro_x * 0.001f * (M_PI/180.0f); // mdps -> rad/s
 80017d8:	ee28 8a2b 	vmul.f32	s16, s16, s23
    float gyro_y = imu.gyro_y * 0.001f * (M_PI/180.0f);
 80017dc:	ee26 6a2b 	vmul.f32	s12, s12, s23
    float gyro_z = imu.gyro_z * 0.001f * (M_PI/180.0f);
 80017e0:	ee27 7a2b 	vmul.f32	s14, s14, s23
    float gyro_x = imu.gyro_x * 0.001f * (M_PI/180.0f); // mdps -> rad/s
 80017e4:	eeb7 8ac8 	vcvt.f64.f32	d8, s16
    float gyro_y = imu.gyro_y * 0.001f * (M_PI/180.0f);
 80017e8:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
    float gyro_z = imu.gyro_z * 0.001f * (M_PI/180.0f);
 80017ec:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
    float roll  = imu.roll  * 0.001f;      // радианы
 80017f0:	eeb8 bacb 	vcvt.f32.s32	s22, s22
    float pitch = imu.pitch * 0.001f;
 80017f4:	eef8 aaea 	vcvt.f32.s32	s21, s21
    float yaw   = imu.yaw   * 0.001f;
 80017f8:	eeb8 aaca 	vcvt.f32.s32	s20, s20
    float roll  = imu.roll  * 0.001f;      // радианы
 80017fc:	ee2b ba2b 	vmul.f32	s22, s22, s23
    float pitch = imu.pitch * 0.001f;
 8001800:	ee6a aaab 	vmul.f32	s21, s21, s23
    float yaw   = imu.yaw   * 0.001f;
 8001804:	ee2a aa2b 	vmul.f32	s20, s20, s23
    float gyro_x = imu.gyro_x * 0.001f * (M_PI/180.0f); // mdps -> rad/s
 8001808:	ed9f 5b73 	vldr	d5, [pc, #460]	@ 80019d8 <Update_PID_Controller+0x288>
 800180c:	ee28 8b05 	vmul.f64	d8, d8, d5
    float gyro_y = imu.gyro_y * 0.001f * (M_PI/180.0f);
 8001810:	ee26 6b05 	vmul.f64	d6, d6, d5
    float gyro_z = imu.gyro_z * 0.001f * (M_PI/180.0f);
 8001814:	ee27 7b05 	vmul.f64	d7, d7, d5
    float gyro_x = imu.gyro_x * 0.001f * (M_PI/180.0f); // mdps -> rad/s
 8001818:	eeb7 8bc8 	vcvt.f32.f64	s16, d8
    float gyro_y = imu.gyro_y * 0.001f * (M_PI/180.0f);
 800181c:	eef7 8bc6 	vcvt.f32.f64	s17, d6
    float gyro_z = imu.gyro_z * 0.001f * (M_PI/180.0f);
 8001820:	eeb7 9bc7 	vcvt.f32.f64	s18, d7
    if (HAL_GetTick() - last_imu_debug > 1000) {
 8001824:	f003 faba 	bl	8004d9c <HAL_GetTick>
 8001828:	6823      	ldr	r3, [r4, #0]
 800182a:	1ac0      	subs	r0, r0, r3
 800182c:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8001830:	d912      	bls.n	8001858 <Update_PID_Controller+0x108>
        last_imu_debug = HAL_GetTick();
 8001832:	f003 fab3 	bl	8004d9c <HAL_GetTick>
        Debug_Print(LOG_LEVEL_INFO, "IMU angles: roll=%.2f pitch=%.2f yaw=%.2f\n",
 8001836:	eeb7 7aca 	vcvt.f64.f32	d7, s20
        last_imu_debug = HAL_GetTick();
 800183a:	6020      	str	r0, [r4, #0]
        Debug_Print(LOG_LEVEL_INFO, "IMU angles: roll=%.2f pitch=%.2f yaw=%.2f\n",
 800183c:	2002      	movs	r0, #2
 800183e:	496c      	ldr	r1, [pc, #432]	@ (80019f0 <Update_PID_Controller+0x2a0>)
 8001840:	ed8d 7b02 	vstr	d7, [sp, #8]
 8001844:	eeb7 7aea 	vcvt.f64.f32	d7, s21
 8001848:	ed8d 7b00 	vstr	d7, [sp]
 800184c:	eeb7 7acb 	vcvt.f64.f32	d7, s22
 8001850:	ec53 2b17 	vmov	r2, r3, d7
 8001854:	f7ff fbce 	bl	8000ff4 <Debug_Print>
                    roll, pitch, yaw);
    }

    // Ошибка по позиции
    float error_pos[3] = {
        pid_controller.setpoint_pos[0] - ball_pos.x,
 8001858:	4b66      	ldr	r3, [pc, #408]	@ (80019f4 <Update_PID_Controller+0x2a4>)
 800185a:	a805      	add	r0, sp, #20
 800185c:	ed9d 7a0b 	vldr	s14, [sp, #44]	@ 0x2c
        pid_controller.setpoint_pos[1] - ball_pos.y,
        pid_controller.setpoint_pos[2] - ball_pos.z
    };

    for (int i = 0; i < 3; i++) {
 8001860:	2100      	movs	r1, #0
        pid_controller.setpoint_pos[0] - ball_pos.x,
 8001862:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8001866:	461a      	mov	r2, r3
        pid_controller.output_pos[i] = pid_controller.Kp_pos[i] * error_pos[i];

        pid_controller.integral_pos[i] += error_pos[i] * dt;
        if (pid_controller.integral_pos[i] >  pid_controller.max_integral) pid_controller.integral_pos[i] =  pid_controller.max_integral;
 8001868:	ed93 6a2a 	vldr	s12, [r3, #168]	@ 0xa8
        pid_controller.setpoint_pos[0] - ball_pos.x,
 800186c:	ee77 7ac7 	vsub.f32	s15, s15, s14
        pid_controller.setpoint_pos[1] - ball_pos.y,
 8001870:	ed9d 7a0c 	vldr	s14, [sp, #48]	@ 0x30
            float derivative = (error_pos[i] - pid_controller.prev_error_pos[i]) / dt;
            pid_controller.output_pos[i] += pid_controller.Kd_pos[i] * derivative;
            pid_controller.prev_error_pos[i] = error_pos[i];
        }

        if (pid_controller.output_pos[i] >  pid_controller.max_output) pid_controller.output_pos[i] =  pid_controller.max_output;
 8001874:	edd3 6a2b 	vldr	s13, [r3, #172]	@ 0xac
        if (pid_controller.integral_pos[i] < -pid_controller.max_integral) pid_controller.integral_pos[i] = -pid_controller.max_integral;
 8001878:	eeb1 5a46 	vneg.f32	s10, s12
    float error_pos[3] = {
 800187c:	edcd 7a05 	vstr	s15, [sp, #20]
        if (pid_controller.output_pos[i] < -pid_controller.max_output) pid_controller.output_pos[i] = -pid_controller.max_output;
 8001880:	eef1 5a66 	vneg.f32	s11, s13
        pid_controller.setpoint_pos[1] - ball_pos.y,
 8001884:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8001888:	ee77 7ac7 	vsub.f32	s15, s15, s14
        pid_controller.setpoint_pos[2] - ball_pos.z
 800188c:	ed9d 7a0d 	vldr	s14, [sp, #52]	@ 0x34
    float error_pos[3] = {
 8001890:	edcd 7a06 	vstr	s15, [sp, #24]
        pid_controller.setpoint_pos[2] - ball_pos.z
 8001894:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8001898:	ee77 7ac7 	vsub.f32	s15, s15, s14
    float error_pos[3] = {
 800189c:	edcd 7a07 	vstr	s15, [sp, #28]
        pid_controller.output_pos[i] = pid_controller.Kp_pos[i] * error_pos[i];
 80018a0:	ecb3 7a01 	vldmia	r3!, {s14}
 80018a4:	ecf0 4a01 	vldmia	r0!, {s9}
        pid_controller.integral_pos[i] += error_pos[i] * dt;
 80018a8:	edd3 7a08 	vldr	s15, [r3, #32]
        pid_controller.output_pos[i] = pid_controller.Kp_pos[i] * error_pos[i];
 80018ac:	ee27 7a24 	vmul.f32	s14, s14, s9
        pid_controller.output_pos[i] += pid_controller.Ki_pos[i] * pid_controller.integral_pos[i];
 80018b0:	ed93 4a02 	vldr	s8, [r3, #8]
        pid_controller.integral_pos[i] += error_pos[i] * dt;
 80018b4:	eee4 7aa9 	vfma.f32	s15, s9, s19
        if (pid_controller.integral_pos[i] >  pid_controller.max_integral) pid_controller.integral_pos[i] =  pid_controller.max_integral;
 80018b8:	eef4 7a46 	vcmp.f32	s15, s12
 80018bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018c0:	fe76 7a27 	vselgt.f32	s15, s12, s15
        if (pid_controller.integral_pos[i] < -pid_controller.max_integral) pid_controller.integral_pos[i] = -pid_controller.max_integral;
 80018c4:	eeb4 5a67 	vcmp.f32	s10, s15
 80018c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
        if (dt > 0.001f) {
 80018cc:	eef4 9aeb 	vcmpe.f32	s19, s23
        if (pid_controller.integral_pos[i] < -pid_controller.max_integral) pid_controller.integral_pos[i] = -pid_controller.max_integral;
 80018d0:	fe75 7a27 	vselgt.f32	s15, s10, s15
        pid_controller.output_pos[i] += pid_controller.Ki_pos[i] * pid_controller.integral_pos[i];
 80018d4:	eea4 7a27 	vfma.f32	s14, s8, s15
        if (dt > 0.001f) {
 80018d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018dc:	edc3 7a08 	vstr	s15, [r3, #32]
        pid_controller.output_pos[i] += pid_controller.Ki_pos[i] * pid_controller.integral_pos[i];
 80018e0:	ed83 7a11 	vstr	s14, [r3, #68]	@ 0x44
        if (dt > 0.001f) {
 80018e4:	dd0d      	ble.n	8001902 <Update_PID_Controller+0x1b2>
            float derivative = (error_pos[i] - pid_controller.prev_error_pos[i]) / dt;
 80018e6:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
            pid_controller.prev_error_pos[i] = error_pos[i];
 80018ea:	edc3 4a0b 	vstr	s9, [r3, #44]	@ 0x2c
            float derivative = (error_pos[i] - pid_controller.prev_error_pos[i]) / dt;
 80018ee:	ee74 7ae7 	vsub.f32	s15, s9, s15
 80018f2:	ee87 4aa9 	vdiv.f32	s8, s15, s19
            pid_controller.output_pos[i] += pid_controller.Kd_pos[i] * derivative;
 80018f6:	edd3 7a05 	vldr	s15, [r3, #20]
 80018fa:	eea7 7a84 	vfma.f32	s14, s15, s8
 80018fe:	ed83 7a11 	vstr	s14, [r3, #68]	@ 0x44
        if (pid_controller.output_pos[i] >  pid_controller.max_output) pid_controller.output_pos[i] =  pid_controller.max_output;
 8001902:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
    for (int i = 0; i < 3; i++) {
 8001906:	3101      	adds	r1, #1
        if (pid_controller.output_pos[i] >  pid_controller.max_output) pid_controller.output_pos[i] =  pid_controller.max_output;
 8001908:	eef4 7a66 	vcmp.f32	s15, s13
 800190c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001910:	fe76 7aa7 	vselgt.f32	s15, s13, s15
        if (pid_controller.output_pos[i] < -pid_controller.max_output) pid_controller.output_pos[i] = -pid_controller.max_output;
 8001914:	eef4 5a67 	vcmp.f32	s11, s15
 8001918:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800191c:	fe75 7aa7 	vselgt.f32	s15, s11, s15
    for (int i = 0; i < 3; i++) {
 8001920:	2903      	cmp	r1, #3
 8001922:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
 8001926:	d1bb      	bne.n	80018a0 <Update_PID_Controller+0x150>
    }

    // Ошибка по ориентации
    float error_ori[3] = {
        pid_controller.setpoint_ori[0] - roll,
 8001928:	edd2 7a24 	vldr	s15, [r2, #144]	@ 0x90
 800192c:	a908      	add	r1, sp, #32
 800192e:	4b32      	ldr	r3, [pc, #200]	@ (80019f8 <Update_PID_Controller+0x2a8>)
 8001930:	ee77 7acb 	vsub.f32	s15, s15, s22
    float error_ori[3] = {
 8001934:	edcd 7a08 	vstr	s15, [sp, #32]
        pid_controller.setpoint_ori[1] - pitch,
 8001938:	edd2 7a25 	vldr	s15, [r2, #148]	@ 0x94
 800193c:	ee77 7aea 	vsub.f32	s15, s15, s21
    float error_ori[3] = {
 8001940:	edcd 7a09 	vstr	s15, [sp, #36]	@ 0x24
        pid_controller.setpoint_ori[2] - yaw
 8001944:	edd2 7a26 	vldr	s15, [r2, #152]	@ 0x98
    };

    for (int i = 0; i < 3; i++) {
 8001948:	2200      	movs	r2, #0
        pid_controller.setpoint_ori[2] - yaw
 800194a:	ee77 7aca 	vsub.f32	s15, s15, s20
    float error_ori[3] = {
 800194e:	edcd 7a0a 	vstr	s15, [sp, #40]	@ 0x28
        pid_controller.output_ori[i] = pid_controller.Kp_ori[i] * error_ori[i];
 8001952:	ecf3 7a01 	vldmia	r3!, {s15}
 8001956:	ecf1 4a01 	vldmia	r1!, {s9}

        pid_controller.integral_ori[i] += error_ori[i] * dt;
 800195a:	ed93 7a08 	vldr	s14, [r3, #32]
        pid_controller.output_ori[i] = pid_controller.Kp_ori[i] * error_ori[i];
 800195e:	ee67 7aa4 	vmul.f32	s15, s15, s9
        if (pid_controller.integral_ori[i] >  pid_controller.max_integral) pid_controller.integral_ori[i] =  pid_controller.max_integral;
        if (pid_controller.integral_ori[i] < -pid_controller.max_integral) pid_controller.integral_ori[i] = -pid_controller.max_integral;
        pid_controller.output_ori[i] += pid_controller.Ki_ori[i] * pid_controller.integral_ori[i];
 8001962:	ed93 4a02 	vldr	s8, [r3, #8]
        pid_controller.integral_ori[i] += error_ori[i] * dt;
 8001966:	eea4 7aa9 	vfma.f32	s14, s9, s19
        if (pid_controller.integral_ori[i] >  pid_controller.max_integral) pid_controller.integral_ori[i] =  pid_controller.max_integral;
 800196a:	eeb4 6a47 	vcmp.f32	s12, s14
 800196e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001972:	bf48      	it	mi
 8001974:	eeb0 7a46 	vmovmi.f32	s14, s12
        if (pid_controller.integral_ori[i] < -pid_controller.max_integral) pid_controller.integral_ori[i] = -pid_controller.max_integral;
 8001978:	eeb4 5a47 	vcmp.f32	s10, s14
 800197c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001980:	fe35 7a07 	vselgt.f32	s14, s10, s14
        pid_controller.output_ori[i] += pid_controller.Ki_ori[i] * pid_controller.integral_ori[i];
 8001984:	eee4 7a07 	vfma.f32	s15, s8, s14
 8001988:	ed83 7a08 	vstr	s14, [r3, #32]

        float angular_velocity = (i==0) ? gyro_x : (i==1) ? gyro_y : gyro_z;
 800198c:	b1f2      	cbz	r2, 80019cc <Update_PID_Controller+0x27c>
 800198e:	2a01      	cmp	r2, #1
 8001990:	fe08 7a89 	vseleq.f32	s14, s17, s18
        pid_controller.output_ori[i] += pid_controller.Kd_ori[i] * angular_velocity;
 8001994:	ed93 4a05 	vldr	s8, [r3, #20]
    for (int i = 0; i < 3; i++) {
 8001998:	3201      	adds	r2, #1

        if (pid_controller.output_ori[i] >  pid_controller.max_output) pid_controller.output_ori[i] =  pid_controller.max_output;
        if (pid_controller.output_ori[i] < -pid_controller.max_output) pid_controller.output_ori[i] = -pid_controller.max_output;

        pid_controller.prev_error_ori[i] = error_ori[i];
 800199a:	edc3 4a0b 	vstr	s9, [r3, #44]	@ 0x2c
        pid_controller.output_ori[i] += pid_controller.Kd_ori[i] * angular_velocity;
 800199e:	eee4 7a07 	vfma.f32	s15, s8, s14
        if (pid_controller.output_ori[i] >  pid_controller.max_output) pid_controller.output_ori[i] =  pid_controller.max_output;
 80019a2:	eef4 6a67 	vcmp.f32	s13, s15
 80019a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019aa:	bf48      	it	mi
 80019ac:	eef0 7a66 	vmovmi.f32	s15, s13
        if (pid_controller.output_ori[i] < -pid_controller.max_output) pid_controller.output_ori[i] = -pid_controller.max_output;
 80019b0:	eef4 5a67 	vcmp.f32	s11, s15
 80019b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019b8:	fe75 7aa7 	vselgt.f32	s15, s11, s15
    for (int i = 0; i < 3; i++) {
 80019bc:	2a03      	cmp	r2, #3
 80019be:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
 80019c2:	d1c6      	bne.n	8001952 <Update_PID_Controller+0x202>
    }
}
 80019c4:	b017      	add	sp, #92	@ 0x5c
 80019c6:	ecbd 8b08 	vpop	{d8-d11}
 80019ca:	bd30      	pop	{r4, r5, pc}
        float angular_velocity = (i==0) ? gyro_x : (i==1) ? gyro_y : gyro_z;
 80019cc:	eeb0 7a48 	vmov.f32	s14, s16
 80019d0:	e7e0      	b.n	8001994 <Update_PID_Controller+0x244>
 80019d2:	bf00      	nop
 80019d4:	f3af 8000 	nop.w
 80019d8:	a2529d39 	.word	0xa2529d39
 80019dc:	3f91df46 	.word	0x3f91df46
 80019e0:	24002e08 	.word	0x24002e08
 80019e4:	24002f91 	.word	0x24002f91
 80019e8:	3a83126f 	.word	0x3a83126f
 80019ec:	24002c80 	.word	0x24002c80
 80019f0:	0801092f 	.word	0x0801092f
 80019f4:	24000000 	.word	0x24000000
 80019f8:	24000054 	.word	0x24000054

080019fc <Calculate_Coil_Forces>:

void Calculate_Coil_Forces(float fx, float fy, float fz,
                           float tx, float ty, float tz,
                           float* coil_powers)
{
 80019fc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    float ball_pos[3] = {system_state.ball_position[0],
 8001a00:	4bc0      	ldr	r3, [pc, #768]	@ (8001d04 <Calculate_Coil_Forces+0x308>)
{
 8001a02:	4607      	mov	r7, r0
 8001a04:	4cc0      	ldr	r4, [pc, #768]	@ (8001d08 <Calculate_Coil_Forces+0x30c>)
    for (int j = 0; j < NUM_COILS; j++) {
 8001a06:	f04f 0800 	mov.w	r8, #0
{
 8001a0a:	ed2d 8b10 	vpush	{d8-d15}
 8001a0e:	f5ad 7d31 	sub.w	sp, sp, #708	@ 0x2c4
                         system_state.ball_position[1],
                         system_state.ball_position[2]};

    // Пока считаем момент шара постоянным вертикальным
    float ball_moment[3] = {0.0f, 0.0f, 1.0f}; // временно большой момент
 8001a12:	eeb7 9a00 	vmov.f32	s18, #112	@ 0x3f800000  1.0
{
 8001a16:	eeb0 ca40 	vmov.f32	s24, s0
    float ball_moment[3] = {0.0f, 0.0f, 1.0f}; // временно большой момент
 8001a1a:	ed9f 8ac3 	vldr	s16, [pc, #780]	@ 8001d28 <Calculate_Coil_Forces+0x32c>
{
 8001a1e:	eef0 ba60 	vmov.f32	s23, s1
    float ball_pos[3] = {system_state.ball_position[0],
 8001a22:	ed93 da04 	vldr	s26, [r3, #16]
{
 8001a26:	eeb0 ba41 	vmov.f32	s22, s2
                         system_state.ball_position[1],
 8001a2a:	edd3 da05 	vldr	s27, [r3, #20]
{
 8001a2e:	eef0 aa61 	vmov.f32	s21, s3
                         system_state.ball_position[2]};
 8001a32:	ed93 ea06 	vldr	s28, [r3, #24]
{
 8001a36:	eeb0 aa42 	vmov.f32	s20, s4
    float ball_moment[3] = {0.0f, 0.0f, 1.0f}; // временно большой момент
 8001a3a:	ae68      	add	r6, sp, #416	@ 0x1a0
{
 8001a3c:	eef0 9a62 	vmov.f32	s19, s5
        (ball_pos[0] - r_c[0]) / 1000.0f,
 8001a40:	eddf cab2 	vldr	s25, [pc, #712]	@ 8001d0c <Calculate_Coil_Forces+0x310>
    float ball_moment[3] = {0.0f, 0.0f, 1.0f}; // временно большой момент
 8001a44:	ed8d 8a05 	vstr	s16, [sp, #20]
 8001a48:	ed8d 8a06 	vstr	s16, [sp, #24]
 8001a4c:	ed8d 9a07 	vstr	s18, [sp, #28]
                    coil_geometry[coil_idx].y,
 8001a50:	ed14 7a02 	vldr	s14, [r4, #-8]
    float r[3] = {
 8001a54:	ad20      	add	r5, sp, #128	@ 0x80
        (ball_pos[0] - r_c[0]) / 1000.0f,
 8001a56:	ed54 6a03 	vldr	s13, [r4, #-12]
        (ball_pos[1] - r_c[1]) / 1000.0f,
 8001a5a:	ee3d 7ac7 	vsub.f32	s14, s27, s14
                    coil_geometry[coil_idx].z};
 8001a5e:	ed54 7a01 	vldr	s15, [r4, #-4]
        (ball_pos[0] - r_c[0]) / 1000.0f,
 8001a62:	ee7d 6a66 	vsub.f32	s13, s26, s13
        (ball_pos[2] - r_c[2]) / 1000.0f
 8001a66:	ee7e 7a67 	vsub.f32	s15, s28, s15
        (ball_pos[1] - r_c[1]) / 1000.0f,
 8001a6a:	eec7 8a2c 	vdiv.f32	s17, s14, s25
        (ball_pos[0] - r_c[0]) / 1000.0f,
 8001a6e:	eec6 faac 	vdiv.f32	s31, s13, s25
        (ball_pos[2] - r_c[2]) / 1000.0f
 8001a72:	ee87 faac 	vdiv.f32	s30, s15, s25
    float r2 = r[0]*r[0] + r[1]*r[1] + r[2]*r[2];
 8001a76:	ee68 eaa8 	vmul.f32	s29, s17, s17
    float r[3] = {
 8001a7a:	edc5 8a01 	vstr	s17, [r5, #4]
    float r2 = r[0]*r[0] + r[1]*r[1] + r[2]*r[2];
 8001a7e:	eeef eaaf 	vfma.f32	s29, s31, s31
    float r[3] = {
 8001a82:	edc5 fa00 	vstr	s31, [r5]
 8001a86:	ed85 fa02 	vstr	s30, [r5, #8]
    float r2 = r[0]*r[0] + r[1]*r[1] + r[2]*r[2];
 8001a8a:	eeef ea0f 	vfma.f32	s29, s30, s30
    float r_norm = sqrtf(r2);
 8001a8e:	eeb0 0a6e 	vmov.f32	s0, s29
 8001a92:	f00e fcf5 	bl	8010480 <sqrtf>
    if (r_norm < 1e-6f) {
 8001a96:	eddf 7a9e 	vldr	s15, [pc, #632]	@ 8001d10 <Calculate_Coil_Forces+0x314>
 8001a9a:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8001a9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aa2:	d535      	bpl.n	8001b10 <Calculate_Coil_Forces+0x114>
        force[0] = force[1] = force[2] = 0;
 8001aa4:	ed8d 8a10 	vstr	s16, [sp, #64]	@ 0x40
 8001aa8:	ed8d 8a0f 	vstr	s16, [sp, #60]	@ 0x3c
 8001aac:	ed8d 8a0e 	vstr	s16, [sp, #56]	@ 0x38
        torque[0] = torque[1] = torque[2] = 0;
 8001ab0:	ed8d 8a16 	vstr	s16, [sp, #88]	@ 0x58
 8001ab4:	ed8d 8a15 	vstr	s16, [sp, #84]	@ 0x54
 8001ab8:	ed8d 8a14 	vstr	s16, [sp, #80]	@ 0x50
            A[i][j]   = f[i];
 8001abc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
    for (int j = 0; j < NUM_COILS; j++) {
 8001abe:	f108 0801 	add.w	r8, r8, #1
 8001ac2:	3420      	adds	r4, #32
            A[i][j]   = f[i];
 8001ac4:	f846 3b04 	str.w	r3, [r6], #4
    for (int j = 0; j < NUM_COILS; j++) {
 8001ac8:	f1b8 0f0c 	cmp.w	r8, #12
            A[i+3][j] = t[i];
 8001acc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8001ace:	f8c6 308c 	str.w	r3, [r6, #140]	@ 0x8c
            A[i][j]   = f[i];
 8001ad2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8001ad4:	62f3      	str	r3, [r6, #44]	@ 0x2c
            A[i+3][j] = t[i];
 8001ad6:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8001ad8:	f8c6 30bc 	str.w	r3, [r6, #188]	@ 0xbc
            A[i][j]   = f[i];
 8001adc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8001ade:	65f3      	str	r3, [r6, #92]	@ 0x5c
            A[i+3][j] = t[i];
 8001ae0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8001ae2:	f8c6 30ec 	str.w	r3, [r6, #236]	@ 0xec
    for (int j = 0; j < NUM_COILS; j++) {
 8001ae6:	d1b3      	bne.n	8001a50 <Calculate_Coil_Forces+0x54>
 8001ae8:	ab68      	add	r3, sp, #416	@ 0x1a0
        float sum = 0.0f;
 8001aea:	eddf 7a8f 	vldr	s15, [pc, #572]	@ 8001d28 <Calculate_Coil_Forces+0x32c>
        for (int i = 0; i < 6; i++)
 8001aee:	2200      	movs	r2, #0
            for (int j = 0; j < 12; j++)
 8001af0:	f103 0130 	add.w	r1, r3, #48	@ 0x30
                sum += fabsf(A[i][j]);
 8001af4:	ecb3 7a01 	vldmia	r3!, {s14}
 8001af8:	eeb0 7ac7 	vabs.f32	s14, s14
            for (int j = 0; j < 12; j++)
 8001afc:	4299      	cmp	r1, r3
                sum += fabsf(A[i][j]);
 8001afe:	ee77 7a87 	vadd.f32	s15, s15, s14
            for (int j = 0; j < 12; j++)
 8001b02:	d1f7      	bne.n	8001af4 <Calculate_Coil_Forces+0xf8>
        for (int i = 0; i < 6; i++)
 8001b04:	3201      	adds	r2, #1
 8001b06:	2a06      	cmp	r2, #6
 8001b08:	f000 808e 	beq.w	8001c28 <Calculate_Coil_Forces+0x22c>
 8001b0c:	460b      	mov	r3, r1
 8001b0e:	e7ef      	b.n	8001af0 <Calculate_Coil_Forces+0xf4>
               coil_geometry[coil_idx].orientation[1]*r[1] +
 8001b10:	edd4 7a01 	vldr	s15, [r4, #4]
    float Mr = ball_moment[0]*r[0] + ball_moment[1]*r[1] + ball_moment[2]*r[2];
 8001b14:	ee28 7a88 	vmul.f32	s14, s17, s16
    float mr = coil_geometry[coil_idx].orientation[0]*r[0] +
 8001b18:	edd4 5a00 	vldr	s11, [r4]
    float r5 = r2 * r2 * r_norm;
 8001b1c:	ee6e 6aae 	vmul.f32	s13, s29, s29
               coil_geometry[coil_idx].orientation[1]*r[1] +
 8001b20:	ee68 8aa7 	vmul.f32	s17, s17, s15
               coil_geometry[coil_idx].orientation[2]*r[2];
 8001b24:	ed94 6a02 	vldr	s12, [r4, #8]
    float Mr = ball_moment[0]*r[0] + ball_moment[1]*r[1] + ball_moment[2]*r[2];
 8001b28:	eeaf 7a88 	vfma.f32	s14, s31, s16
 8001b2c:	aa0e      	add	r2, sp, #56	@ 0x38
    float r5 = r2 * r2 * r_norm;
 8001b2e:	ee66 6a80 	vmul.f32	s13, s13, s0
    float Mr = ball_moment[0]*r[0] + ball_moment[1]*r[1] + ball_moment[2]*r[2];
 8001b32:	f10d 0c14 	add.w	ip, sp, #20
    float mr = coil_geometry[coil_idx].orientation[0]*r[0] +
 8001b36:	eeef 8aa5 	vfma.f32	s17, s31, s11
 8001b3a:	46ae      	mov	lr, r5
               ball_moment[1]*coil_geometry[coil_idx].orientation[1] +
 8001b3c:	ee67 7a88 	vmul.f32	s15, s15, s16
                              5.0f * Mr * mr * r[i] / r2 );
 8001b40:	4611      	mov	r1, r2
    float factor = 3.0f / r5;
 8001b42:	eeb0 5a08 	vmov.f32	s10, #8	@ 0x40400000  3.0
                              5.0f * Mr * mr * r[i] / r2 );
 8001b46:	4628      	mov	r0, r5
 8001b48:	46a1      	mov	r9, r4
    for (int i = 0; i < 3; i++) {
 8001b4a:	2300      	movs	r3, #0
    float Mm = ball_moment[0]*coil_geometry[coil_idx].orientation[0] +
 8001b4c:	eee5 7a88 	vfma.f32	s15, s11, s16
    float factor = 3.0f / r5;
 8001b50:	eec5 4a26 	vdiv.f32	s9, s10, s13
    float mr = coil_geometry[coil_idx].orientation[0]*r[0] +
 8001b54:	eeef 8a06 	vfma.f32	s17, s30, s12
    float Mr = ball_moment[0]*r[0] + ball_moment[1]*r[1] + ball_moment[2]*r[2];
 8001b58:	ee3f 7a07 	vadd.f32	s14, s30, s14
                              5.0f * Mr * mr * r[i] / r2 );
 8001b5c:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
    float Mm = ball_moment[0]*coil_geometry[coil_idx].orientation[0] +
 8001b60:	ee76 5a27 	vadd.f32	s11, s12, s15
                              5.0f * Mr * mr * r[i] / r2 );
 8001b64:	ee67 6a26 	vmul.f32	s13, s14, s13
 8001b68:	ee66 6aa8 	vmul.f32	s13, s13, s17
                              mr * ball_moment[i] +
 8001b6c:	ecfc 7a01 	vldmia	ip!, {s15}
    for (int i = 0; i < 3; i++) {
 8001b70:	3301      	adds	r3, #1
        force[i] = factor * ( Mr * coil_geometry[coil_idx].orientation[i] +
 8001b72:	ecb9 6a01 	vldmia	r9!, {s12}
                              mr * ball_moment[i] +
 8001b76:	ee68 7aa7 	vmul.f32	s15, s17, s15
    for (int i = 0; i < 3; i++) {
 8001b7a:	2b03      	cmp	r3, #3
        force[i] = factor * ( Mr * coil_geometry[coil_idx].orientation[i] +
 8001b7c:	eee7 7a06 	vfma.f32	s15, s14, s12
                              Mm * r[i] -
 8001b80:	ecb0 6a01 	vldmia	r0!, {s12}
                              mr * ball_moment[i] +
 8001b84:	eee5 7a86 	vfma.f32	s15, s11, s12
                              5.0f * Mr * mr * r[i] / r2 );
 8001b88:	ee26 6a26 	vmul.f32	s12, s12, s13
 8001b8c:	ee86 4a2e 	vdiv.f32	s8, s12, s29
                              Mm * r[i] -
 8001b90:	ee77 7ac4 	vsub.f32	s15, s15, s8
        force[i] = factor * ( Mr * coil_geometry[coil_idx].orientation[i] +
 8001b94:	ee67 7aa4 	vmul.f32	s15, s15, s9
 8001b98:	ece1 7a01 	vstmia	r1!, {s15}
    for (int i = 0; i < 3; i++) {
 8001b9c:	d1e6      	bne.n	8001b6c <Calculate_Coil_Forces+0x170>
    float r3 = r2 * r_norm;
 8001b9e:	ee2e 0a80 	vmul.f32	s0, s29, s0
 8001ba2:	a844      	add	r0, sp, #272	@ 0x110
    float coeff = 3.0f * mr / r2;
 8001ba4:	ee68 8a85 	vmul.f32	s17, s17, s10
 8001ba8:	46a4      	mov	ip, r4
    for (int i = 0; i < 3; i++) {
 8001baa:	2100      	movs	r1, #0
 8001bac:	4603      	mov	r3, r0
    factor = 1.0f / r3;
 8001bae:	ee89 7a00 	vdiv.f32	s14, s18, s0
    float coeff = 3.0f * mr / r2;
 8001bb2:	ee88 6aae 	vdiv.f32	s12, s17, s29
        B[i] = factor * (coeff * r[i] - coil_geometry[coil_idx].orientation[i]);
 8001bb6:	ecfe 6a01 	vldmia	lr!, {s13}
    for (int i = 0; i < 3; i++) {
 8001bba:	3101      	adds	r1, #1
        B[i] = factor * (coeff * r[i] - coil_geometry[coil_idx].orientation[i]);
 8001bbc:	ecfc 7a01 	vldmia	ip!, {s15}
    for (int i = 0; i < 3; i++) {
 8001bc0:	2903      	cmp	r1, #3
        B[i] = factor * (coeff * r[i] - coil_geometry[coil_idx].orientation[i]);
 8001bc2:	eed6 7a26 	vfnms.f32	s15, s12, s13
 8001bc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bca:	ece0 7a01 	vstmia	r0!, {s15}
    for (int i = 0; i < 3; i++) {
 8001bce:	d1f2      	bne.n	8001bb6 <Calculate_Coil_Forces+0x1ba>
    torque[0] = ball_moment[1]*B[2] - ball_moment[2]*B[1];
 8001bd0:	ed93 7a01 	vldr	s14, [r3, #4]
    for (int i = 0; i < 3; i++) {
 8001bd4:	2100      	movs	r1, #0
    torque[0] = ball_moment[1]*B[2] - ball_moment[2]*B[1];
 8001bd6:	edd3 6a02 	vldr	s13, [r3, #8]
 8001bda:	eef0 7a47 	vmov.f32	s15, s14
 8001bde:	eed6 7a88 	vfnms.f32	s15, s13, s16
 8001be2:	edcd 7a14 	vstr	s15, [sp, #80]	@ 0x50
    torque[1] = ball_moment[2]*B[0] - ball_moment[0]*B[2];
 8001be6:	edd3 7a00 	vldr	s15, [r3]
 8001bea:	ab14      	add	r3, sp, #80	@ 0x50
 8001bec:	eeb0 6a67 	vmov.f32	s12, s15
    torque[2] = ball_moment[0]*B[1] - ball_moment[1]*B[0];
 8001bf0:	ee68 7a67 	vnmul.f32	s15, s16, s15
    torque[1] = ball_moment[2]*B[0] - ball_moment[0]*B[2];
 8001bf4:	eea6 6ac8 	vfms.f32	s12, s13, s16
    torque[2] = ball_moment[0]*B[1] - ball_moment[1]*B[0];
 8001bf8:	eee7 7a08 	vfma.f32	s15, s14, s16
        force[i]  *= MU0_4PI;
 8001bfc:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8001d14 <Calculate_Coil_Forces+0x318>
    torque[1] = ball_moment[2]*B[0] - ball_moment[0]*B[2];
 8001c00:	ed8d 6a15 	vstr	s12, [sp, #84]	@ 0x54
    torque[2] = ball_moment[0]*B[1] - ball_moment[1]*B[0];
 8001c04:	edcd 7a16 	vstr	s15, [sp, #88]	@ 0x58
        force[i]  *= MU0_4PI;
 8001c08:	edd2 7a00 	vldr	s15, [r2]
    for (int i = 0; i < 3; i++) {
 8001c0c:	3101      	adds	r1, #1
        force[i]  *= MU0_4PI;
 8001c0e:	ee67 7a87 	vmul.f32	s15, s15, s14
    for (int i = 0; i < 3; i++) {
 8001c12:	2903      	cmp	r1, #3
        force[i]  *= MU0_4PI;
 8001c14:	ece2 7a01 	vstmia	r2!, {s15}
        torque[i] *= MU0_4PI;
 8001c18:	edd3 7a00 	vldr	s15, [r3]
 8001c1c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c20:	ece3 7a01 	vstmia	r3!, {s15}
    for (int i = 0; i < 3; i++) {
 8001c24:	d1f0      	bne.n	8001c08 <Calculate_Coil_Forces+0x20c>
 8001c26:	e749      	b.n	8001abc <Calculate_Coil_Forces+0xc0>
        Debug_Print(LOG_LEVEL_INFO, "Matrix A avg = %.2e\n", sum / (6*12));
 8001c28:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8001d18 <Calculate_Coil_Forces+0x31c>
 8001c2c:	2002      	movs	r0, #2
 8001c2e:	493b      	ldr	r1, [pc, #236]	@ (8001d1c <Calculate_Coil_Forces+0x320>)
    for (int i = 0; i < 6; i++) {
 8001c30:	2600      	movs	r6, #0
        Debug_Print(LOG_LEVEL_INFO, "Matrix A avg = %.2e\n", sum / (6*12));
 8001c32:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001c36:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8001c3a:	ec53 2b17 	vmov	r2, r3, d7
 8001c3e:	f7ff f9d9 	bl	8000ff4 <Debug_Print>
    float C[6][6] = {0};
 8001c42:	2290      	movs	r2, #144	@ 0x90
 8001c44:	2100      	movs	r1, #0
 8001c46:	4628      	mov	r0, r5

    float A[6][12];
    Build_Matrix_A(ball_pos, ball_moment, A);

    float u[6] = {fx, fy, fz, tx, ty, tz};
 8001c48:	ed8d ca08 	vstr	s24, [sp, #32]
 8001c4c:	edcd ba09 	vstr	s23, [sp, #36]	@ 0x24
 8001c50:	ed8d ba0a 	vstr	s22, [sp, #40]	@ 0x28
 8001c54:	edcd aa0b 	vstr	s21, [sp, #44]	@ 0x2c
 8001c58:	ed8d aa0c 	vstr	s20, [sp, #48]	@ 0x30
 8001c5c:	edcd 9a0d 	vstr	s19, [sp, #52]	@ 0x34
    float C[6][6] = {0};
 8001c60:	f00b fec0 	bl	800d9e4 <memset>
    for (int i = 0; i < 6; i++) {
 8001c64:	462a      	mov	r2, r5
    float C[6][6] = {0};
 8001c66:	4628      	mov	r0, r5
 8001c68:	ab68      	add	r3, sp, #416	@ 0x1a0
            float sum = 0;
 8001c6a:	ac68      	add	r4, sp, #416	@ 0x1a0
 8001c6c:	4680      	mov	r8, r0
        for (int j = 0; j < 6; j++) {
 8001c6e:	2100      	movs	r1, #0
 8001c70:	f103 0e30 	add.w	lr, r3, #48	@ 0x30
 8001c74:	e00d      	b.n	8001c92 <Calculate_Coil_Forces+0x296>
                sum += A[i][k] * A[j][k];
 8001c76:	ecfc 6a01 	vldmia	ip!, {s13}
 8001c7a:	ecb9 7a01 	vldmia	r9!, {s14}
            for (int k = 0; k < NUM_COILS; k++) {
 8001c7e:	45e6      	cmp	lr, ip
                sum += A[i][k] * A[j][k];
 8001c80:	eee6 7a87 	vfma.f32	s15, s13, s14
            for (int k = 0; k < NUM_COILS; k++) {
 8001c84:	d1f7      	bne.n	8001c76 <Calculate_Coil_Forces+0x27a>
        for (int j = 0; j < 6; j++) {
 8001c86:	3101      	adds	r1, #1
 8001c88:	3430      	adds	r4, #48	@ 0x30
            C[i][j] = sum;
 8001c8a:	ece8 7a01 	vstmia	r8!, {s15}
        for (int j = 0; j < 6; j++) {
 8001c8e:	2906      	cmp	r1, #6
 8001c90:	d004      	beq.n	8001c9c <Calculate_Coil_Forces+0x2a0>
        for (int i = 0; i < 6; i++)
 8001c92:	46a1      	mov	r9, r4
 8001c94:	469c      	mov	ip, r3
            float sum = 0;
 8001c96:	eddf 7a24 	vldr	s15, [pc, #144]	@ 8001d28 <Calculate_Coil_Forces+0x32c>
 8001c9a:	e7ec      	b.n	8001c76 <Calculate_Coil_Forces+0x27a>
    for (int i = 0; i < 6; i++) {
 8001c9c:	3601      	adds	r6, #1
 8001c9e:	3018      	adds	r0, #24
 8001ca0:	2e06      	cmp	r6, #6
 8001ca2:	d001      	beq.n	8001ca8 <Calculate_Coil_Forces+0x2ac>
 8001ca4:	4673      	mov	r3, lr
 8001ca6:	e7e0      	b.n	8001c6a <Calculate_Coil_Forces+0x26e>
    for (int i = 0; i < 6; i++) {
 8001ca8:	2300      	movs	r3, #0
        C[i][i] += lambda * lambda;
 8001caa:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8001d20 <Calculate_Coil_Forces+0x324>
 8001cae:	edd2 7a00 	vldr	s15, [r2]
    for (int i = 0; i < 6; i++) {
 8001cb2:	3301      	adds	r3, #1
        C[i][i] += lambda * lambda;
 8001cb4:	4611      	mov	r1, r2
 8001cb6:	321c      	adds	r2, #28
 8001cb8:	ee77 7a87 	vadd.f32	s15, s15, s14
    for (int i = 0; i < 6; i++) {
 8001cbc:	2b06      	cmp	r3, #6
        C[i][i] += lambda * lambda;
 8001cbe:	edc1 7a00 	vstr	s15, [r1]
    for (int i = 0; i < 6; i++) {
 8001cc2:	d1f4      	bne.n	8001cae <Calculate_Coil_Forces+0x2b2>
    if (!InvertMatrix_6x6(C, C_inv)) {
 8001cc4:	a944      	add	r1, sp, #272	@ 0x110
 8001cc6:	4628      	mov	r0, r5
 8001cc8:	f7ff fa74 	bl	80011b4 <InvertMatrix_6x6>
 8001ccc:	4604      	mov	r4, r0
 8001cce:	bb68      	cbnz	r0, 8001d2c <Calculate_Coil_Forces+0x330>
    	Debug_Print(LOG_LEVEL_ERROR, "Solve_Currents: Matrix inversion failed!\n");
 8001cd0:	4914      	ldr	r1, [pc, #80]	@ (8001d24 <Calculate_Coil_Forces+0x328>)
            Debug_Print(LOG_LEVEL_ERROR, "Matrix inversion failed!\n");
 8001cd2:	f7ff f98f 	bl	8000ff4 <Debug_Print>
            memset(I, 0, NUM_COILS * sizeof(float));
 8001cd6:	2230      	movs	r2, #48	@ 0x30
 8001cd8:	4621      	mov	r1, r4
 8001cda:	a814      	add	r0, sp, #80	@ 0x50
 8001cdc:	f00b fe82 	bl	800d9e4 <memset>
    float I[12];
    Solve_Currents(A, u, I, 0.001f); // lambda = 0.001

    for (int i = 0; i < NUM_COILS; i++) {
        coil_powers[i] = I[i];
 8001ce0:	ac14      	add	r4, sp, #80	@ 0x50
 8001ce2:	463b      	mov	r3, r7
 8001ce4:	4622      	mov	r2, r4
 8001ce6:	3308      	adds	r3, #8
 8001ce8:	ca03      	ldmia	r2!, {r0, r1}
 8001cea:	42aa      	cmp	r2, r5
 8001cec:	f843 0c08 	str.w	r0, [r3, #-8]
 8001cf0:	f843 1c04 	str.w	r1, [r3, #-4]
 8001cf4:	4614      	mov	r4, r2
 8001cf6:	d1f5      	bne.n	8001ce4 <Calculate_Coil_Forces+0x2e8>
    }
}
 8001cf8:	f50d 7d31 	add.w	sp, sp, #708	@ 0x2c4
 8001cfc:	ecbd 8b10 	vpop	{d8-d15}
 8001d00:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001d04:	24002e08 	.word	0x24002e08
 8001d08:	24002c90 	.word	0x24002c90
 8001d0c:	447a0000 	.word	0x447a0000
 8001d10:	358637bd 	.word	0x358637bd
 8001d14:	33d6bf95 	.word	0x33d6bf95
 8001d18:	42900000 	.word	0x42900000
 8001d1c:	0801095a 	.word	0x0801095a
 8001d20:	358637be 	.word	0x358637be
 8001d24:	0801096f 	.word	0x0801096f
 8001d28:	00000000 	.word	0x00000000
 8001d2c:	aa44      	add	r2, sp, #272	@ 0x110
    if (!InvertMatrix_6x6(C, C_inv)) {
 8001d2e:	a80e      	add	r0, sp, #56	@ 0x38
    for (int i = 0; i < 6; i++) {
 8001d30:	2300      	movs	r3, #0
        for (int j = 0; j < 6; j++) {
 8001d32:	ac08      	add	r4, sp, #32
    for (int i = 0; i < 6; i++) {
 8001d34:	4616      	mov	r6, r2
 8001d36:	ed5f 7a04 	vldr	s15, [pc, #-16]	@ 8001d28 <Calculate_Coil_Forces+0x32c>
        for (int j = 0; j < 6; j++) {
 8001d3a:	2100      	movs	r1, #0
 8001d3c:	3101      	adds	r1, #1
            tmp[i] += C_inv[i][j] * u[j];
 8001d3e:	ecf6 6a01 	vldmia	r6!, {s13}
 8001d42:	ecb4 7a01 	vldmia	r4!, {s14}
        for (int j = 0; j < 6; j++) {
 8001d46:	2906      	cmp	r1, #6
            tmp[i] += C_inv[i][j] * u[j];
 8001d48:	eee6 7a87 	vfma.f32	s15, s13, s14
        for (int j = 0; j < 6; j++) {
 8001d4c:	d1f6      	bne.n	8001d3c <Calculate_Coil_Forces+0x340>
    for (int i = 0; i < 6; i++) {
 8001d4e:	3301      	adds	r3, #1
 8001d50:	3218      	adds	r2, #24
 8001d52:	ece0 7a01 	vstmia	r0!, {s15}
 8001d56:	2b06      	cmp	r3, #6
 8001d58:	d1eb      	bne.n	8001d32 <Calculate_Coil_Forces+0x336>
 8001d5a:	aa14      	add	r2, sp, #80	@ 0x50
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	4610      	mov	r0, r2
        for (int i = 0; i < 6; i++) {
 8001d60:	a968      	add	r1, sp, #416	@ 0x1a0
    for (int i = 0; i < 6; i++) {
 8001d62:	ae0e      	add	r6, sp, #56	@ 0x38
 8001d64:	ed5f 7a10 	vldr	s15, [pc, #-64]	@ 8001d28 <Calculate_Coil_Forces+0x32c>
 8001d68:	18cc      	adds	r4, r1, r3
        for (int i = 0; i < 6; i++) {
 8001d6a:	2100      	movs	r1, #0
            I[k] += A[i][k] * tmp[i];
 8001d6c:	46a4      	mov	ip, r4
        for (int i = 0; i < 6; i++) {
 8001d6e:	3101      	adds	r1, #1
            I[k] += A[i][k] * tmp[i];
 8001d70:	ecb6 7a01 	vldmia	r6!, {s14}
 8001d74:	3430      	adds	r4, #48	@ 0x30
 8001d76:	eddc 6a00 	vldr	s13, [ip]
        for (int i = 0; i < 6; i++) {
 8001d7a:	2906      	cmp	r1, #6
            I[k] += A[i][k] * tmp[i];
 8001d7c:	eee6 7a87 	vfma.f32	s15, s13, s14
        for (int i = 0; i < 6; i++) {
 8001d80:	d1f4      	bne.n	8001d6c <Calculate_Coil_Forces+0x370>
    for (int k = 0; k < NUM_COILS; k++) {
 8001d82:	3304      	adds	r3, #4
 8001d84:	ece0 7a01 	vstmia	r0!, {s15}
 8001d88:	2b30      	cmp	r3, #48	@ 0x30
 8001d8a:	d1e9      	bne.n	8001d60 <Calculate_Coil_Forces+0x364>
 8001d8c:	4611      	mov	r1, r2
        float max_abs = 0.0f;
 8001d8e:	ed5f 7a1a 	vldr	s15, [pc, #-104]	@ 8001d28 <Calculate_Coil_Forces+0x32c>
        for (int k = 0; k < NUM_COILS; k++) {
 8001d92:	2300      	movs	r3, #0
            float abs_val = fabsf(I[k]);
 8001d94:	ecb1 7a01 	vldmia	r1!, {s14}
        for (int k = 0; k < NUM_COILS; k++) {
 8001d98:	3301      	adds	r3, #1
            float abs_val = fabsf(I[k]);
 8001d9a:	eeb0 7ac7 	vabs.f32	s14, s14
            if (abs_val > max_abs) max_abs = abs_val;
 8001d9e:	eeb4 7a67 	vcmp.f32	s14, s15
 8001da2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001da6:	fe77 7a27 	vselgt.f32	s15, s14, s15
        for (int k = 0; k < NUM_COILS; k++) {
 8001daa:	2b0c      	cmp	r3, #12
 8001dac:	d1f2      	bne.n	8001d94 <Calculate_Coil_Forces+0x398>
        if (max_abs > 1.0f) {
 8001dae:	eef4 7ac9 	vcmpe.f32	s15, s18
 8001db2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001db6:	dd13      	ble.n	8001de0 <Calculate_Coil_Forces+0x3e4>
            float scale = 1.0f / max_abs;
 8001db8:	ee89 7a27 	vdiv.f32	s14, s18, s15
            for (int k = 0; k < NUM_COILS; k++) {
 8001dbc:	2300      	movs	r3, #0
                I[k] *= scale;
 8001dbe:	edd2 7a00 	vldr	s15, [r2]
            for (int k = 0; k < NUM_COILS; k++) {
 8001dc2:	3301      	adds	r3, #1
 8001dc4:	2b0c      	cmp	r3, #12
                I[k] *= scale;
 8001dc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001dca:	ece2 7a01 	vstmia	r2!, {s15}
            for (int k = 0; k < NUM_COILS; k++) {
 8001dce:	d1f6      	bne.n	8001dbe <Calculate_Coil_Forces+0x3c2>
            Debug_Print(LOG_LEVEL_INFO, "Solve_Currents: scaled by %.3f\n", scale);
 8001dd0:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8001dd4:	4912      	ldr	r1, [pc, #72]	@ (8001e20 <Calculate_Coil_Forces+0x424>)
 8001dd6:	2002      	movs	r0, #2
 8001dd8:	ec53 2b17 	vmov	r2, r3, d7
 8001ddc:	f7ff f90a 	bl	8000ff4 <Debug_Print>
        Debug_Print(LOG_LEVEL_INFO, "Solve_Currents: I0=%.3f I1=%.3f I2=%.3f\n", I[0], I[1], I[2]);
 8001de0:	ed9d 7a16 	vldr	s14, [sp, #88]	@ 0x58
 8001de4:	2002      	movs	r0, #2
 8001de6:	eddd 6a14 	vldr	s13, [sp, #80]	@ 0x50
 8001dea:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8001dee:	490d      	ldr	r1, [pc, #52]	@ (8001e24 <Calculate_Coil_Forces+0x428>)
 8001df0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8001df4:	ed9d 7a15 	vldr	s14, [sp, #84]	@ 0x54
 8001df8:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8001dfc:	ed8d 7b00 	vstr	d7, [sp]
 8001e00:	eeb7 7ae6 	vcvt.f64.f32	d7, s13
 8001e04:	ec53 2b17 	vmov	r2, r3, d7
 8001e08:	f7ff f8f4 	bl	8000ff4 <Debug_Print>
        if (!InvertMatrix_6x6(C, C_inv)) {
 8001e0c:	a944      	add	r1, sp, #272	@ 0x110
 8001e0e:	4628      	mov	r0, r5
 8001e10:	f7ff f9d0 	bl	80011b4 <InvertMatrix_6x6>
 8001e14:	4604      	mov	r4, r0
 8001e16:	2800      	cmp	r0, #0
 8001e18:	f47f af62 	bne.w	8001ce0 <Calculate_Coil_Forces+0x2e4>
            Debug_Print(LOG_LEVEL_ERROR, "Matrix inversion failed!\n");
 8001e1c:	4902      	ldr	r1, [pc, #8]	@ (8001e28 <Calculate_Coil_Forces+0x42c>)
 8001e1e:	e758      	b.n	8001cd2 <Calculate_Coil_Forces+0x2d6>
 8001e20:	08010999 	.word	0x08010999
 8001e24:	080109b9 	.word	0x080109b9
 8001e28:	0801097f 	.word	0x0801097f

08001e2c <Apply_Levitation_Control>:

void Apply_Levitation_Control(void)
{
 8001e2c:	b5f0      	push	{r4, r5, r6, r7, lr}
    static uint32_t last_time = 0;
    uint32_t current_time = HAL_GetTick();
    if (last_time == 0) { last_time = current_time; return; }
 8001e2e:	4f20      	ldr	r7, [pc, #128]	@ (8001eb0 <Apply_Levitation_Control+0x84>)
{
 8001e30:	b08d      	sub	sp, #52	@ 0x34
    uint32_t current_time = HAL_GetTick();
 8001e32:	f002 ffb3 	bl	8004d9c <HAL_GetTick>
 8001e36:	4604      	mov	r4, r0
    if (last_time == 0) { last_time = current_time; return; }
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	b913      	cbnz	r3, 8001e42 <Apply_Levitation_Control+0x16>

    for (int i = 0; i < NUM_COILS; i++) {
        Set_Coil_Power(i, coil_powers[i]);
    }

    last_time = current_time;
 8001e3c:	603c      	str	r4, [r7, #0]
}
 8001e3e:	b00d      	add	sp, #52	@ 0x34
 8001e40:	bdf0      	pop	{r4, r5, r6, r7, pc}
    float dt = (current_time - last_time) / 1000.0f;
 8001e42:	1ac3      	subs	r3, r0, r3
 8001e44:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8001eb4 <Apply_Levitation_Control+0x88>
 8001e48:	ee07 3a90 	vmov	s15, r3
 8001e4c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e50:	ee87 0a87 	vdiv.f32	s0, s15, s14
    if (dt < 0.001f) return;
 8001e54:	eddf 7a18 	vldr	s15, [pc, #96]	@ 8001eb8 <Apply_Levitation_Control+0x8c>
 8001e58:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8001e5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e60:	d4ed      	bmi.n	8001e3e <Apply_Levitation_Control+0x12>
    Update_PID_Controller(dt);
 8001e62:	f7ff fc75 	bl	8001750 <Update_PID_Controller>
    float fx = pid_controller.output_pos[0] * 10.0f;
 8001e66:	4b15      	ldr	r3, [pc, #84]	@ (8001ebc <Apply_Levitation_Control+0x90>)
 8001e68:	eef2 7a04 	vmov.f32	s15, #36	@ 0x41200000  10.0
    Calculate_Coil_Forces(fx, fy, fz, tx, ty, tz, coil_powers);
 8001e6c:	ed9f 1a14 	vldr	s2, [pc, #80]	@ 8001ec0 <Apply_Levitation_Control+0x94>
    float fx = pid_controller.output_pos[0] * 10.0f;
 8001e70:	ed93 0a12 	vldr	s0, [r3, #72]	@ 0x48
    float fy = pid_controller.output_pos[1] * 10.0f;
 8001e74:	466d      	mov	r5, sp
 8001e76:	edd3 0a13 	vldr	s1, [r3, #76]	@ 0x4c
    for (int i = 0; i < NUM_COILS; i++) {
 8001e7a:	2600      	movs	r6, #0
    float fz = pid_controller.output_pos[2] * 10.0f + 9.8f; // компенсация гравитации
 8001e7c:	ed93 7a14 	vldr	s14, [r3, #80]	@ 0x50
    Calculate_Coil_Forces(fx, fy, fz, tx, ty, tz, coil_powers);
 8001e80:	ee20 0a27 	vmul.f32	s0, s0, s15
 8001e84:	ee60 0aa7 	vmul.f32	s1, s1, s15
 8001e88:	4668      	mov	r0, sp
 8001e8a:	eea7 1a27 	vfma.f32	s2, s14, s15
 8001e8e:	edd3 2a29 	vldr	s5, [r3, #164]	@ 0xa4
 8001e92:	ed93 2a28 	vldr	s4, [r3, #160]	@ 0xa0
 8001e96:	edd3 1a27 	vldr	s3, [r3, #156]	@ 0x9c
 8001e9a:	f7ff fdaf 	bl	80019fc <Calculate_Coil_Forces>
        Set_Coil_Power(i, coil_powers[i]);
 8001e9e:	b2f0      	uxtb	r0, r6
    for (int i = 0; i < NUM_COILS; i++) {
 8001ea0:	3601      	adds	r6, #1
        Set_Coil_Power(i, coil_powers[i]);
 8001ea2:	ecb5 0a01 	vldmia	r5!, {s0}
 8001ea6:	f7fe ff85 	bl	8000db4 <Set_Coil_Power>
    for (int i = 0; i < NUM_COILS; i++) {
 8001eaa:	2e0c      	cmp	r6, #12
 8001eac:	d1f7      	bne.n	8001e9e <Apply_Levitation_Control+0x72>
 8001eae:	e7c5      	b.n	8001e3c <Apply_Levitation_Control+0x10>
 8001eb0:	24002c7c 	.word	0x24002c7c
 8001eb4:	447a0000 	.word	0x447a0000
 8001eb8:	3a83126f 	.word	0x3a83126f
 8001ebc:	24000000 	.word	0x24000000
 8001ec0:	411ccccd 	.word	0x411ccccd

08001ec4 <Start_Levitation>:

void Start_Levitation(void)
{
 8001ec4:	b530      	push	{r4, r5, lr}
    Debug_Print(LOG_LEVEL_INFO, "Starting levitation control...\r\n");
 8001ec6:	4922      	ldr	r1, [pc, #136]	@ (8001f50 <Start_Levitation+0x8c>)
{
 8001ec8:	b085      	sub	sp, #20
    Debug_Print(LOG_LEVEL_INFO, "Starting levitation control...\r\n");
 8001eca:	2002      	movs	r0, #2

    memset(pid_controller.integral_pos,  0, sizeof(pid_controller.integral_pos));
 8001ecc:	2400      	movs	r4, #0
    Debug_Print(LOG_LEVEL_INFO, "Starting levitation control...\r\n");
 8001ece:	f7ff f891 	bl	8000ff4 <Debug_Print>
    memset(pid_controller.integral_pos,  0, sizeof(pid_controller.integral_pos));
 8001ed2:	4a20      	ldr	r2, [pc, #128]	@ (8001f54 <Start_Levitation+0x90>)
    memset(pid_controller.output_pos,    0, sizeof(pid_controller.output_pos));
    memset(pid_controller.integral_ori,  0, sizeof(pid_controller.integral_ori));
    memset(pid_controller.prev_error_ori,0, sizeof(pid_controller.prev_error_ori));
    memset(pid_controller.output_ori,    0, sizeof(pid_controller.output_ori));

    system_state.levitation_active = 1;
 8001ed4:	2101      	movs	r1, #1
 8001ed6:	4d20      	ldr	r5, [pc, #128]	@ (8001f58 <Start_Levitation+0x94>)
    memset(pid_controller.integral_pos,  0, sizeof(pid_controller.integral_pos));
 8001ed8:	6094      	str	r4, [r2, #8]
    memset(pid_controller.prev_error_pos,0, sizeof(pid_controller.prev_error_pos));
 8001eda:	6154      	str	r4, [r2, #20]
    memset(pid_controller.output_pos,    0, sizeof(pid_controller.output_pos));
 8001edc:	62d4      	str	r4, [r2, #44]	@ 0x2c
    memset(pid_controller.integral_ori,  0, sizeof(pid_controller.integral_ori));
 8001ede:	65d4      	str	r4, [r2, #92]	@ 0x5c
    memset(pid_controller.prev_error_ori,0, sizeof(pid_controller.prev_error_ori));
 8001ee0:	6694      	str	r4, [r2, #104]	@ 0x68
    memset(pid_controller.output_ori,    0, sizeof(pid_controller.output_ori));
 8001ee2:	f8c2 4080 	str.w	r4, [r2, #128]	@ 0x80
    memset(pid_controller.integral_pos,  0, sizeof(pid_controller.integral_pos));
 8001ee6:	e9c2 4400 	strd	r4, r4, [r2]
    memset(pid_controller.prev_error_pos,0, sizeof(pid_controller.prev_error_pos));
 8001eea:	e9c2 4403 	strd	r4, r4, [r2, #12]
    memset(pid_controller.output_pos,    0, sizeof(pid_controller.output_pos));
 8001eee:	e9c2 4409 	strd	r4, r4, [r2, #36]	@ 0x24
    memset(pid_controller.integral_ori,  0, sizeof(pid_controller.integral_ori));
 8001ef2:	e9c2 4415 	strd	r4, r4, [r2, #84]	@ 0x54
    memset(pid_controller.prev_error_ori,0, sizeof(pid_controller.prev_error_ori));
 8001ef6:	e9c2 4418 	strd	r4, r4, [r2, #96]	@ 0x60
    memset(pid_controller.output_ori,    0, sizeof(pid_controller.output_ori));
 8001efa:	e9c2 441e 	strd	r4, r4, [r2, #120]	@ 0x78
    system_state.levitation_active = 1;
 8001efe:	4a17      	ldr	r2, [pc, #92]	@ (8001f5c <Start_Levitation+0x98>)
 8001f00:	7111      	strb	r1, [r2, #4]
    current_mode = MODE_LEVITATION;
 8001f02:	2102      	movs	r1, #2
 8001f04:	4a16      	ldr	r2, [pc, #88]	@ (8001f60 <Start_Levitation+0x9c>)
 8001f06:	7011      	strb	r1, [r2, #0]

    for (int i = 0; i < ACTIVE_SENSORS; i++) {
        if (!sensors[i].is_connected) {
 8001f08:	f895 3051 	ldrb.w	r3, [r5, #81]	@ 0x51
 8001f0c:	b913      	cbnz	r3, 8001f14 <Start_Levitation+0x50>
            Test_Sensor_Connection(i);
 8001f0e:	b2e0      	uxtb	r0, r4
 8001f10:	f002 f870 	bl	8003ff4 <Test_Sensor_Connection>
    for (int i = 0; i < ACTIVE_SENSORS; i++) {
 8001f14:	3401      	adds	r4, #1
 8001f16:	3560      	adds	r5, #96	@ 0x60
 8001f18:	2c05      	cmp	r4, #5
 8001f1a:	d1f5      	bne.n	8001f08 <Start_Levitation+0x44>
        }
    }

    Debug_Print(LOG_LEVEL_INFO, "Levitation started. Target: (%.1f, %.1f, %.1f)\r\n",
               pid_controller.setpoint_pos[0],
 8001f1c:	4b11      	ldr	r3, [pc, #68]	@ (8001f64 <Start_Levitation+0xa0>)
    Debug_Print(LOG_LEVEL_INFO, "Levitation started. Target: (%.1f, %.1f, %.1f)\r\n",
 8001f1e:	2002      	movs	r0, #2
 8001f20:	4911      	ldr	r1, [pc, #68]	@ (8001f68 <Start_Levitation+0xa4>)
 8001f22:	ed93 7a11 	vldr	s14, [r3, #68]	@ 0x44
 8001f26:	edd3 6a0f 	vldr	s13, [r3, #60]	@ 0x3c
 8001f2a:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8001f2e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8001f32:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8001f36:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8001f3a:	ed8d 7b00 	vstr	d7, [sp]
 8001f3e:	eeb7 7ae6 	vcvt.f64.f32	d7, s13
 8001f42:	ec53 2b17 	vmov	r2, r3, d7
 8001f46:	f7ff f855 	bl	8000ff4 <Debug_Print>
               pid_controller.setpoint_pos[1],
               pid_controller.setpoint_pos[2]);
}
 8001f4a:	b005      	add	sp, #20
 8001f4c:	bd30      	pop	{r4, r5, pc}
 8001f4e:	bf00      	nop
 8001f50:	080109e2 	.word	0x080109e2
 8001f54:	24000024 	.word	0x24000024
 8001f58:	240054f0 	.word	0x240054f0
 8001f5c:	24002e08 	.word	0x24002e08
 8001f60:	24002e04 	.word	0x24002e04
 8001f64:	24000000 	.word	0x24000000
 8001f68:	08010a03 	.word	0x08010a03

08001f6c <Stop_Levitation>:

void Stop_Levitation(void)
{
 8001f6c:	b508      	push	{r3, lr}
    Debug_Print(LOG_LEVEL_INFO, "Stopping levitation control...\r\n");
 8001f6e:	4906      	ldr	r1, [pc, #24]	@ (8001f88 <Stop_Levitation+0x1c>)
 8001f70:	2002      	movs	r0, #2
 8001f72:	f7ff f83f 	bl	8000ff4 <Debug_Print>
    Stop_All_Coils();
 8001f76:	f7fe ffc7 	bl	8000f08 <Stop_All_Coils>
    system_state.levitation_active = 0;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	4a03      	ldr	r2, [pc, #12]	@ (8001f8c <Stop_Levitation+0x20>)
 8001f7e:	7113      	strb	r3, [r2, #4]
    current_mode = MODE_IDLE;
 8001f80:	4a03      	ldr	r2, [pc, #12]	@ (8001f90 <Stop_Levitation+0x24>)
 8001f82:	7013      	strb	r3, [r2, #0]
}
 8001f84:	bd08      	pop	{r3, pc}
 8001f86:	bf00      	nop
 8001f88:	08010a34 	.word	0x08010a34
 8001f8c:	24002e08 	.word	0x24002e08
 8001f90:	24002e04 	.word	0x24002e04

08001f94 <Set_Levitation_Target>:
void Set_Levitation_Target(float x, float y, float z)
{
    pid_controller.setpoint_pos[0] = x;
    pid_controller.setpoint_pos[1] = y;
    pid_controller.setpoint_pos[2] = z;
    Debug_Print(LOG_LEVEL_INFO, "Levitation target updated: (%.1f, %.1f, %.1f)\r\n", x, y, z);
 8001f94:	eeb7 7ae0 	vcvt.f64.f32	d7, s1
{
 8001f98:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    pid_controller.setpoint_pos[0] = x;
 8001f9a:	4b0c      	ldr	r3, [pc, #48]	@ (8001fcc <Set_Levitation_Target+0x38>)
    Debug_Print(LOG_LEVEL_INFO, "Levitation target updated: (%.1f, %.1f, %.1f)\r\n", x, y, z);
 8001f9c:	2002      	movs	r0, #2
 8001f9e:	490c      	ldr	r1, [pc, #48]	@ (8001fd0 <Set_Levitation_Target+0x3c>)
    pid_controller.setpoint_pos[0] = x;
 8001fa0:	ed83 0a0f 	vstr	s0, [r3, #60]	@ 0x3c
    pid_controller.setpoint_pos[1] = y;
 8001fa4:	edc3 0a10 	vstr	s1, [r3, #64]	@ 0x40
    pid_controller.setpoint_pos[2] = z;
 8001fa8:	ed83 1a11 	vstr	s2, [r3, #68]	@ 0x44
    Debug_Print(LOG_LEVEL_INFO, "Levitation target updated: (%.1f, %.1f, %.1f)\r\n", x, y, z);
 8001fac:	eeb7 1ac1 	vcvt.f64.f32	d1, s2
 8001fb0:	ed8d 7b00 	vstr	d7, [sp]
 8001fb4:	eeb7 7ac0 	vcvt.f64.f32	d7, s0
 8001fb8:	ed8d 1b02 	vstr	d1, [sp, #8]
 8001fbc:	ec53 2b17 	vmov	r2, r3, d7
 8001fc0:	f7ff f818 	bl	8000ff4 <Debug_Print>
}
 8001fc4:	b005      	add	sp, #20
 8001fc6:	f85d fb04 	ldr.w	pc, [sp], #4
 8001fca:	bf00      	nop
 8001fcc:	24000000 	.word	0x24000000
 8001fd0:	08010a55 	.word	0x08010a55

08001fd4 <EstimateBallPosition>:
             pid_controller.setpoint_pos[0], pid_controller.setpoint_pos[1], pid_controller.setpoint_pos[2],
             pid_controller.output_pos[0], pid_controller.output_pos[1], pid_controller.output_pos[2]);
}

void EstimateBallPosition(float ball_pos[3], const float orientation[4])
{
 8001fd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001fd8:	ed2d 8b10 	vpush	{d8-d15}
 8001fdc:	f5ad 7d29 	sub.w	sp, sp, #676	@ 0x2a4
 8001fe0:	4605      	mov	r5, r0
 8001fe2:	eddf aae5 	vldr	s21, [pc, #916]	@ 8002378 <EstimateBallPosition+0x3a4>
    // 1. Грубая оценка (уже в мм)
    Position3D_t rough;
    Calculate_Ball_Position(&rough);
 8001fe6:	a81f      	add	r0, sp, #124	@ 0x7c
 8001fe8:	f7ff fb0c 	bl	8001604 <Calculate_Ball_Position>
    float p_m[3]; // позиция в метрах

    if (rough.confidence > 0.1f) {
 8001fec:	ed9d 7a22 	vldr	s14, [sp, #136]	@ 0x88
 8001ff0:	eddf 7ae2 	vldr	s15, [pc, #904]	@ 800237c <EstimateBallPosition+0x3a8>
 8001ff4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ff8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ffc:	f340 8227 	ble.w	800244e <EstimateBallPosition+0x47a>
        p_m[0] = rough.x / 1000.0f;
 8002000:	ed9d 7a1f 	vldr	s14, [sp, #124]	@ 0x7c
 8002004:	eec7 7a2a 	vdiv.f32	s15, s14, s21
        p_m[1] = rough.y / 1000.0f;
 8002008:	ed9d 7a20 	vldr	s14, [sp, #128]	@ 0x80
        p_m[0] = rough.x / 1000.0f;
 800200c:	edcd 7a13 	vstr	s15, [sp, #76]	@ 0x4c
        p_m[1] = rough.y / 1000.0f;
 8002010:	eec7 7a2a 	vdiv.f32	s15, s14, s21
        p_m[2] = rough.z / 1000.0f;
 8002014:	ed9d 7a21 	vldr	s14, [sp, #132]	@ 0x84
        p_m[1] = rough.y / 1000.0f;
 8002018:	edcd 7a14 	vstr	s15, [sp, #80]	@ 0x50
        p_m[2] = rough.z / 1000.0f;
 800201c:	eec7 7a2a 	vdiv.f32	s15, s14, s21
 8002020:	edcd 7a15 	vstr	s15, [sp, #84]	@ 0x54
        if (p_m[0] == 0 && p_m[1] == 0 && p_m[2] == 0) {
            p_m[2] = 0.025f; // центр чаши в метрах (25 мм)
        }
    }

    Debug_Print(LOG_LEVEL_INFO, "EstimateBallPosition: rough_m=(%.3f,%.3f,%.3f)\n",
 8002024:	ed9d 7a15 	vldr	s14, [sp, #84]	@ 0x54
 8002028:	ae24      	add	r6, sp, #144	@ 0x90
 800202a:	eddd 6a13 	vldr	s13, [sp, #76]	@ 0x4c
                p_m[0], p_m[1], p_m[2]);

    // NEW: получаем текущие токи всех катушек
    float coil_currents[NUM_COILS];
    for (int c = 0; c < NUM_COILS; c++) {
 800202e:	2400      	movs	r4, #0
    Debug_Print(LOG_LEVEL_INFO, "EstimateBallPosition: rough_m=(%.3f,%.3f,%.3f)\n",
 8002030:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8002034:	4637      	mov	r7, r6
 8002036:	49d2      	ldr	r1, [pc, #840]	@ (8002380 <EstimateBallPosition+0x3ac>)
 8002038:	2002      	movs	r0, #2
 800203a:	ed8d 7b02 	vstr	d7, [sp, #8]
 800203e:	ed9d 7a14 	vldr	s14, [sp, #80]	@ 0x50
 8002042:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8002046:	ed8d 7b00 	vstr	d7, [sp]
 800204a:	eeb7 7ae6 	vcvt.f64.f32	d7, s13
 800204e:	ec53 2b17 	vmov	r2, r3, d7
 8002052:	f7fe ffcf 	bl	8000ff4 <Debug_Print>
        coil_currents[c] = Get_Coil_Power(c);
 8002056:	b2e0      	uxtb	r0, r4
    for (int c = 0; c < NUM_COILS; c++) {
 8002058:	3401      	adds	r4, #1
        coil_currents[c] = Get_Coil_Power(c);
 800205a:	f7fe ff5b 	bl	8000f14 <Get_Coil_Power>
 800205e:	eca7 0a01 	vstmia	r7!, {s0}
    for (int c = 0; c < NUM_COILS; c++) {
 8002062:	2c0c      	cmp	r4, #12
 8002064:	d1f7      	bne.n	8002056 <EstimateBallPosition+0x82>
    }

    // NEW: вычисляем суммарное поле катушек (в µT)
    float B_coil_total[5][3] = {{0}};
    for (int c = 0; c < NUM_COILS; c++) {
 8002066:	2400      	movs	r4, #0
    float B_coil_total[5][3] = {{0}};
 8002068:	223c      	movs	r2, #60	@ 0x3c
 800206a:	2100      	movs	r1, #0
 800206c:	a830      	add	r0, sp, #192	@ 0xc0
 800206e:	f00b fcb9 	bl	800d9e4 <memset>
        float field_c[5][3];
        Get_Coil_Field(c, coil_currents[c], field_c);
 8002072:	a97b      	add	r1, sp, #492	@ 0x1ec
 8002074:	b2e0      	uxtb	r0, r4
 8002076:	ecb6 0a01 	vldmia	r6!, {s0}
 800207a:	f7fe fd61 	bl	8000b40 <Get_Coil_Field>
        for (int s = 0; s < 5; s++) {
 800207e:	a930      	add	r1, sp, #192	@ 0xc0
 8002080:	aa7b      	add	r2, sp, #492	@ 0x1ec
 8002082:	2000      	movs	r0, #0
        Get_Coil_Field(c, coil_currents[c], field_c);
 8002084:	460b      	mov	r3, r1
            for (int k = 0; k < 3; k++) {
                B_coil_total[s][k] += field_c[s][k];
 8002086:	edd3 7a00 	vldr	s15, [r3]
        for (int s = 0; s < 5; s++) {
 800208a:	3001      	adds	r0, #1
                B_coil_total[s][k] += field_c[s][k];
 800208c:	ed92 7a00 	vldr	s14, [r2]
        for (int s = 0; s < 5; s++) {
 8002090:	330c      	adds	r3, #12
 8002092:	2805      	cmp	r0, #5
 8002094:	f102 020c 	add.w	r2, r2, #12
                B_coil_total[s][k] += field_c[s][k];
 8002098:	ee77 7a87 	vadd.f32	s15, s15, s14
 800209c:	ed12 7a02 	vldr	s14, [r2, #-8]
 80020a0:	ed43 7a03 	vstr	s15, [r3, #-12]
 80020a4:	ed53 7a02 	vldr	s15, [r3, #-8]
 80020a8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80020ac:	ed12 7a01 	vldr	s14, [r2, #-4]
 80020b0:	ed43 7a02 	vstr	s15, [r3, #-8]
 80020b4:	ed53 7a01 	vldr	s15, [r3, #-4]
 80020b8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80020bc:	ed43 7a01 	vstr	s15, [r3, #-4]
        for (int s = 0; s < 5; s++) {
 80020c0:	d1e1      	bne.n	8002086 <EstimateBallPosition+0xb2>
    for (int c = 0; c < NUM_COILS; c++) {
 80020c2:	3401      	adds	r4, #1
 80020c4:	2c0c      	cmp	r4, #12
 80020c6:	d1d4      	bne.n	8002072 <EstimateBallPosition+0x9e>
 80020c8:	aa3f      	add	r2, sp, #252	@ 0xfc
 80020ca:	4bae      	ldr	r3, [pc, #696]	@ (8002384 <EstimateBallPosition+0x3b0>)
        }
    }

    // 2. Измерения с датчиков (переводим в Теслы, вычитая offset и поле катушек)
    float B_ball_T[5][3];
    for (int i = 0; i < 5; i++) {
 80020cc:	2000      	movs	r0, #0
        B_ball_T[i][0] = (sensors[i].magnetic_field[0] - sensors[i].offset[0] - B_coil_total[i][0]) * 1e-6f;
 80020ce:	eddf caae 	vldr	s25, [pc, #696]	@ 8002388 <EstimateBallPosition+0x3b4>
 80020d2:	4617      	mov	r7, r2
 80020d4:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
    for (int i = 0; i < 5; i++) {
 80020d8:	3001      	adds	r0, #1
        B_ball_T[i][0] = (sensors[i].magnetic_field[0] - sensors[i].offset[0] - B_coil_total[i][0]) * 1e-6f;
 80020da:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
    for (int i = 0; i < 5; i++) {
 80020de:	310c      	adds	r1, #12
 80020e0:	2805      	cmp	r0, #5
 80020e2:	f103 0360 	add.w	r3, r3, #96	@ 0x60
        B_ball_T[i][0] = (sensors[i].magnetic_field[0] - sensors[i].offset[0] - B_coil_total[i][0]) * 1e-6f;
 80020e6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80020ea:	ed11 7a03 	vldr	s14, [r1, #-12]
    for (int i = 0; i < 5; i++) {
 80020ee:	f102 020c 	add.w	r2, r2, #12
        B_ball_T[i][0] = (sensors[i].magnetic_field[0] - sensors[i].offset[0] - B_coil_total[i][0]) * 1e-6f;
 80020f2:	ee77 7ac7 	vsub.f32	s15, s15, s14
        B_ball_T[i][1] = (sensors[i].magnetic_field[1] - sensors[i].offset[1] - B_coil_total[i][1]) * 1e-6f;
 80020f6:	ed13 7a09 	vldr	s14, [r3, #-36]	@ 0xffffffdc
        B_ball_T[i][0] = (sensors[i].magnetic_field[0] - sensors[i].offset[0] - B_coil_total[i][0]) * 1e-6f;
 80020fa:	ee67 7aac 	vmul.f32	s15, s15, s25
 80020fe:	ed42 7a03 	vstr	s15, [r2, #-12]
        B_ball_T[i][1] = (sensors[i].magnetic_field[1] - sensors[i].offset[1] - B_coil_total[i][1]) * 1e-6f;
 8002102:	ed53 7a0e 	vldr	s15, [r3, #-56]	@ 0xffffffc8
 8002106:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800210a:	ed11 7a02 	vldr	s14, [r1, #-8]
 800210e:	ee77 7ac7 	vsub.f32	s15, s15, s14
        B_ball_T[i][2] = (sensors[i].magnetic_field[2] - sensors[i].offset[2] - B_coil_total[i][2]) * 1e-6f;
 8002112:	ed13 7a08 	vldr	s14, [r3, #-32]	@ 0xffffffe0
        B_ball_T[i][1] = (sensors[i].magnetic_field[1] - sensors[i].offset[1] - B_coil_total[i][1]) * 1e-6f;
 8002116:	ee67 7aac 	vmul.f32	s15, s15, s25
 800211a:	ed42 7a02 	vstr	s15, [r2, #-8]
        B_ball_T[i][2] = (sensors[i].magnetic_field[2] - sensors[i].offset[2] - B_coil_total[i][2]) * 1e-6f;
 800211e:	ed53 7a0d 	vldr	s15, [r3, #-52]	@ 0xffffffcc
 8002122:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002126:	ed11 7a01 	vldr	s14, [r1, #-4]
 800212a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800212e:	ee67 7aac 	vmul.f32	s15, s15, s25
 8002132:	ed42 7a01 	vstr	s15, [r2, #-4]
    for (int i = 0; i < 5; i++) {
 8002136:	d1cd      	bne.n	80020d4 <EstimateBallPosition+0x100>
    }

    // 3. Магнитный момент шара (в СИ) - пока оставим как есть, но нужно уточнить
    float m[3] = {0.0f, 0.0f, 1.0f};  // TODO: заменить на реальный момент
 8002138:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800213c:	2300      	movs	r3, #0
        JTJ[k][k] += lambda * JTJ[k][k];  // Демпфируем диагональ
 800213e:	eddf ea93 	vldr	s29, [pc, #588]	@ 800238c <EstimateBallPosition+0x3b8>
    float m[3] = {0.0f, 0.0f, 1.0f};  // TODO: заменить на реальный момент
 8002142:	9316      	str	r3, [sp, #88]	@ 0x58
 8002144:	9317      	str	r3, [sp, #92]	@ 0x5c
 8002146:	edcd 7a18 	vstr	s15, [sp, #96]	@ 0x60
 800214a:	9011      	str	r0, [sp, #68]	@ 0x44
    ComputeResidual(p, m, ball_meas, r);
 800214c:	f10d 0970 	add.w	r9, sp, #112	@ 0x70
 8002150:	ab4e      	add	r3, sp, #312	@ 0x138
 8002152:	463a      	mov	r2, r7
 8002154:	a916      	add	r1, sp, #88	@ 0x58
 8002156:	a813      	add	r0, sp, #76	@ 0x4c
    ComputeResidual(p, m, ball_meas, residual0);
 8002158:	f04f 0800 	mov.w	r8, #0
        float p_plus[3] = { p[0], p[1], p[2] };
 800215c:	46ca      	mov	sl, r9
    ComputeResidual(p, m, ball_meas, r);
 800215e:	f7ff f8d1 	bl	8001304 <ComputeResidual>
    ComputeResidual(p, m, ball_meas, residual0);
 8002162:	ab5d      	add	r3, sp, #372	@ 0x174
 8002164:	463a      	mov	r2, r7
 8002166:	a916      	add	r1, sp, #88	@ 0x58
 8002168:	a813      	add	r0, sp, #76	@ 0x4c
 800216a:	f7ff f8cb 	bl	8001304 <ComputeResidual>
        float p_plus[3] = { p[0], p[1], p[2] };
 800216e:	eddd 7a13 	vldr	s15, [sp, #76]	@ 0x4c
        ComputeResidual(p_plus, m, ball_meas, res_plus);
 8002172:	ab6c      	add	r3, sp, #432	@ 0x1b0
 8002174:	463a      	mov	r2, r7
 8002176:	a916      	add	r1, sp, #88	@ 0x58
        float p_plus[3] = { p[0], p[1], p[2] };
 8002178:	edca 7a00 	vstr	s15, [sl]
        ComputeResidual(p_plus, m, ball_meas, res_plus);
 800217c:	4650      	mov	r0, sl
        float p_plus[3] = { p[0], p[1], p[2] };
 800217e:	edcd 7a0e 	vstr	s15, [sp, #56]	@ 0x38
 8002182:	ae7b      	add	r6, sp, #492	@ 0x1ec
 8002184:	eddd 7a14 	vldr	s15, [sp, #80]	@ 0x50
 8002188:	edca 7a01 	vstr	s15, [sl, #4]
 800218c:	edcd 7a0f 	vstr	s15, [sp, #60]	@ 0x3c
 8002190:	eddd 7a15 	vldr	s15, [sp, #84]	@ 0x54
 8002194:	edca 7a02 	vstr	s15, [sl, #8]
 8002198:	edcd 7a10 	vstr	s15, [sp, #64]	@ 0x40
        p_plus[j] += delta;
 800219c:	edd9 7a00 	vldr	s15, [r9]
 80021a0:	ee77 7aac 	vadd.f32	s15, s15, s25
 80021a4:	ece9 7a01 	vstmia	r9!, {s15}
        ComputeResidual(p_plus, m, ball_meas, res_plus);
 80021a8:	f7ff f8ac 	bl	8001304 <ComputeResidual>
        for (int i = 0; i < 15; i++) {
 80021ac:	aa5d      	add	r2, sp, #372	@ 0x174
 80021ae:	a86c      	add	r0, sp, #432	@ 0x1b0
 80021b0:	eb06 0108 	add.w	r1, r6, r8
 80021b4:	2300      	movs	r3, #0
 80021b6:	4614      	mov	r4, r2
            J[i][j] = (res_plus[i] - residual0[i]) / delta;
 80021b8:	ecb2 7a01 	vldmia	r2!, {s14}
        for (int i = 0; i < 15; i++) {
 80021bc:	3301      	adds	r3, #1
            J[i][j] = (res_plus[i] - residual0[i]) / delta;
 80021be:	ecf0 7a01 	vldmia	r0!, {s15}
 80021c2:	468c      	mov	ip, r1
        for (int i = 0; i < 15; i++) {
 80021c4:	2b0f      	cmp	r3, #15
            J[i][j] = (res_plus[i] - residual0[i]) / delta;
 80021c6:	f101 010c 	add.w	r1, r1, #12
 80021ca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80021ce:	ee87 7aac 	vdiv.f32	s14, s15, s25
 80021d2:	ed8c 7a00 	vstr	s14, [ip]
        for (int i = 0; i < 15; i++) {
 80021d6:	d1ef      	bne.n	80021b8 <EstimateBallPosition+0x1e4>
    for (int j = 0; j < 3; j++) {
 80021d8:	f108 0804 	add.w	r8, r8, #4
 80021dc:	f1b8 0f0c 	cmp.w	r8, #12
 80021e0:	d1c5      	bne.n	800216e <EstimateBallPosition+0x19a>
    float JTJ[3][3] = {{0}};
 80021e2:	2224      	movs	r2, #36	@ 0x24
 80021e4:	2100      	movs	r1, #0
 80021e6:	4620      	mov	r0, r4
 80021e8:	f00b fbfc 	bl	800d9e4 <memset>
    float JTr[3] = {0};
 80021ec:	2300      	movs	r3, #0
 80021ee:	aa4e      	add	r2, sp, #312	@ 0x138
 80021f0:	931b      	str	r3, [sp, #108]	@ 0x6c
 80021f2:	e9cd 3319 	strd	r3, r3, [sp, #100]	@ 0x64
        for (int k = 0; k < 3; k++) {
 80021f6:	a919      	add	r1, sp, #100	@ 0x64
            JTr[k] += J[i][k] * r[i];
 80021f8:	ecf2 6a01 	vldmia	r2!, {s13}
 80021fc:	f50d 7eba 	add.w	lr, sp, #372	@ 0x174
 8002200:	46b2      	mov	sl, r6
        for (int k = 0; k < 3; k++) {
 8002202:	f04f 0c00 	mov.w	ip, #0
 8002206:	4608      	mov	r0, r1
            JTr[k] += J[i][k] * r[i];
 8002208:	edd1 7a00 	vldr	s15, [r1]
 800220c:	46b3      	mov	fp, r6
 800220e:	ecba 7a01 	vldmia	sl!, {s14}
 8002212:	46f1      	mov	r9, lr
 8002214:	f04f 0803 	mov.w	r8, #3
 8002218:	eee7 7a26 	vfma.f32	s15, s14, s13
 800221c:	ece1 7a01 	vstmia	r1!, {s15}
                JTJ[k][l] += J[i][k] * J[i][l];
 8002220:	edd9 7a00 	vldr	s15, [r9]
            for (int l = 0; l < 3; l++) {
 8002224:	f1b8 0801 	subs.w	r8, r8, #1
                JTJ[k][l] += J[i][k] * J[i][l];
 8002228:	ecbb 6a01 	vldmia	fp!, {s12}
 800222c:	eee7 7a06 	vfma.f32	s15, s14, s12
 8002230:	ece9 7a01 	vstmia	r9!, {s15}
            for (int l = 0; l < 3; l++) {
 8002234:	d1f4      	bne.n	8002220 <EstimateBallPosition+0x24c>
        for (int k = 0; k < 3; k++) {
 8002236:	f10c 0c01 	add.w	ip, ip, #1
 800223a:	f10e 0e0c 	add.w	lr, lr, #12
 800223e:	f1bc 0f03 	cmp.w	ip, #3
 8002242:	d1e1      	bne.n	8002208 <EstimateBallPosition+0x234>
    for (int i = 0; i < 15; i++) {
 8002244:	3301      	adds	r3, #1
 8002246:	360c      	adds	r6, #12
 8002248:	2b0f      	cmp	r3, #15
 800224a:	d1d4      	bne.n	80021f6 <EstimateBallPosition+0x222>
        JTJ[k][k] += lambda * JTJ[k][k];  // Демпфируем диагональ
 800224c:	edd4 8a08 	vldr	s17, [r4, #32]
    float det = JTJ[0][0] * (JTJ[1][1]*JTJ[2][2] - JTJ[1][2]*JTJ[2][1])
 8002250:	ed94 da05 	vldr	s26, [r4, #20]
              - JTJ[0][1] * (JTJ[1][0]*JTJ[2][2] - JTJ[1][2]*JTJ[2][0])
 8002254:	edd4 fa06 	vldr	s31, [r4, #24]
        JTJ[k][k] += lambda * JTJ[k][k];  // Демпфируем диагональ
 8002258:	eee8 8aae 	vfma.f32	s17, s17, s29
 800225c:	ed94 8a04 	vldr	s16, [r4, #16]
              - JTJ[0][1] * (JTJ[1][0]*JTJ[2][2] - JTJ[1][2]*JTJ[2][0])
 8002260:	ee6d da2f 	vmul.f32	s27, s26, s31
    float det = JTJ[0][0] * (JTJ[1][1]*JTJ[2][2] - JTJ[1][2]*JTJ[2][1])
 8002264:	ed94 ba07 	vldr	s22, [r4, #28]
        JTJ[k][k] += lambda * JTJ[k][k];  // Демпфируем диагональ
 8002268:	eea8 8a2e 	vfma.f32	s16, s16, s29
              - JTJ[0][1] * (JTJ[1][0]*JTJ[2][2] - JTJ[1][2]*JTJ[2][0])
 800226c:	ed94 aa03 	vldr	s20, [r4, #12]
    float det = JTJ[0][0] * (JTJ[1][1]*JTJ[2][2] - JTJ[1][2]*JTJ[2][1])
 8002270:	ee2b ea4d 	vnmul.f32	s28, s22, s26
        JTJ[k][k] += lambda * JTJ[k][k];  // Демпфируем диагональ
 8002274:	edd4 9a00 	vldr	s19, [r4]
              - JTJ[0][1] * (JTJ[1][0]*JTJ[2][2] - JTJ[1][2]*JTJ[2][0])
 8002278:	eeb0 9a6d 	vmov.f32	s18, s27
 800227c:	ed94 fa01 	vldr	s30, [r4, #4]
        JTJ[k][k] += lambda * JTJ[k][k];  // Демпфируем диагональ
 8002280:	eee9 9aae 	vfma.f32	s19, s19, s29
                det, JTJ[0][0], JTr[0], JTr[1], JTr[2]);
 8002284:	edd0 7a00 	vldr	s15, [r0]
    float det = JTJ[0][0] * (JTJ[1][1]*JTJ[2][2] - JTJ[1][2]*JTJ[2][1])
 8002288:	eef0 6a4e 	vmov.f32	s13, s28
              + JTJ[0][2] * (JTJ[1][0]*JTJ[2][1] - JTJ[1][1]*JTJ[2][0]);
 800228c:	ed94 ca02 	vldr	s24, [r4, #8]
              - JTJ[0][1] * (JTJ[1][0]*JTJ[2][2] - JTJ[1][2]*JTJ[2][0])
 8002290:	ee98 9a8a 	vfnms.f32	s18, s17, s20
                det, JTJ[0][0], JTr[0], JTr[1], JTr[2]);
 8002294:	edcd 7a0b 	vstr	s15, [sp, #44]	@ 0x2c
              + JTJ[0][2] * (JTJ[1][0]*JTJ[2][1] - JTJ[1][1]*JTJ[2][0]);
 8002298:	ee6b ba0a 	vmul.f32	s23, s22, s20
                det, JTJ[0][0], JTr[0], JTr[1], JTr[2]);
 800229c:	edd0 7a01 	vldr	s15, [r0, #4]
    float det = JTJ[0][0] * (JTJ[1][1]*JTJ[2][2] - JTJ[1][2]*JTJ[2][1])
 80022a0:	eee8 6a88 	vfma.f32	s13, s17, s16
        JTJ[k][k] += lambda * JTJ[k][k];  // Демпфируем диагональ
 80022a4:	ed84 8a04 	vstr	s16, [r4, #16]
                det, JTJ[0][0], JTr[0], JTr[1], JTr[2]);
 80022a8:	edcd 7a0c 	vstr	s15, [sp, #48]	@ 0x30
 80022ac:	edd0 7a02 	vldr	s15, [r0, #8]
    Debug_Print(LOG_LEVEL_INFO, "GN: det=%.2e, JTJ[0][0]=%.2e, JTr=(%.2e,%.2e,%.2e)\n",
 80022b0:	2002      	movs	r0, #2
        JTJ[k][k] += lambda * JTJ[k][k];  // Демпфируем диагональ
 80022b2:	edc4 9a00 	vstr	s19, [r4]
              - JTJ[0][1] * (JTJ[1][0]*JTJ[2][2] - JTJ[1][2]*JTJ[2][0])
 80022b6:	ee29 9a4f 	vnmul.f32	s18, s18, s30
                det, JTJ[0][0], JTr[0], JTr[1], JTr[2]);
 80022ba:	edcd 7a0d 	vstr	s15, [sp, #52]	@ 0x34
        JTJ[k][k] += lambda * JTJ[k][k];  // Демпфируем диагональ
 80022be:	edc4 8a08 	vstr	s17, [r4, #32]
    Debug_Print(LOG_LEVEL_INFO, "GN: det=%.2e, JTJ[0][0]=%.2e, JTr=(%.2e,%.2e,%.2e)\n",
 80022c2:	4933      	ldr	r1, [pc, #204]	@ (8002390 <EstimateBallPosition+0x3bc>)
              - JTJ[0][1] * (JTJ[1][0]*JTJ[2][2] - JTJ[1][2]*JTJ[2][0])
 80022c4:	eea6 9aa9 	vfma.f32	s18, s13, s19
              + JTJ[0][2] * (JTJ[1][0]*JTJ[2][1] - JTJ[1][1]*JTJ[2][0]);
 80022c8:	eef0 6a6b 	vmov.f32	s13, s23
 80022cc:	eeef 6ac8 	vfms.f32	s13, s31, s16
    float det = JTJ[0][0] * (JTJ[1][1]*JTJ[2][2] - JTJ[1][2]*JTJ[2][1])
 80022d0:	eeac 9a26 	vfma.f32	s18, s24, s13
    Debug_Print(LOG_LEVEL_INFO, "GN: det=%.2e, JTJ[0][0]=%.2e, JTr=(%.2e,%.2e,%.2e)\n",
 80022d4:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 80022d8:	eddd 7a0c 	vldr	s15, [sp, #48]	@ 0x30
 80022dc:	ed8d 6b06 	vstr	d6, [sp, #24]
 80022e0:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 80022e4:	eddd 7a0b 	vldr	s15, [sp, #44]	@ 0x2c
 80022e8:	ed8d 6b04 	vstr	d6, [sp, #16]
 80022ec:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 80022f0:	eeb7 7ac9 	vcvt.f64.f32	d7, s18
 80022f4:	ed8d 6b02 	vstr	d6, [sp, #8]
 80022f8:	eeb7 6ae9 	vcvt.f64.f32	d6, s19
 80022fc:	ec53 2b17 	vmov	r2, r3, d7
 8002300:	ed8d 6b00 	vstr	d6, [sp]
 8002304:	f7fe fe76 	bl	8000ff4 <Debug_Print>
    if (fabsf(det) < 1e-12f) {
 8002308:	eef0 6ac9 	vabs.f32	s13, s18
 800230c:	eddf 7a21 	vldr	s15, [pc, #132]	@ 8002394 <EstimateBallPosition+0x3c0>
 8002310:	eef4 6ae7 	vcmpe.f32	s13, s15
 8002314:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002318:	f140 80bf 	bpl.w	800249a <EstimateBallPosition+0x4c6>
        Debug_Print(LOG_LEVEL_INFO, "GN: singular, increasing lambda and retrying\n");
 800231c:	491e      	ldr	r1, [pc, #120]	@ (8002398 <EstimateBallPosition+0x3c4>)
 800231e:	2002      	movs	r0, #2
 8002320:	f7fe fe68 	bl	8000ff4 <Debug_Print>
            JTJ[k][k] += lambda * JTJ[k][k];  // Повторно демпфируем
 8002324:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 800239c <EstimateBallPosition+0x3c8>
        det = JTJ[0][0] * (JTJ[1][1]*JTJ[2][2] - JTJ[1][2]*JTJ[2][1])
 8002328:	eeb0 6a4e 	vmov.f32	s12, s28
            JTJ[k][k] += lambda * JTJ[k][k];  // Повторно демпфируем
 800232c:	eee8 8aa6 	vfma.f32	s17, s17, s13
 8002330:	eea8 8a26 	vfma.f32	s16, s16, s13
 8002334:	eee9 9aa6 	vfma.f32	s19, s19, s13
            - JTJ[0][1] * (JTJ[1][0]*JTJ[2][2] - JTJ[1][2]*JTJ[2][0])
 8002338:	eef1 6a6d 	vneg.f32	s13, s27
            + JTJ[0][2] * (JTJ[1][0]*JTJ[2][1] - JTJ[1][1]*JTJ[2][0]);
 800233c:	eef1 7a6f 	vneg.f32	s15, s31
            - JTJ[0][1] * (JTJ[1][0]*JTJ[2][2] - JTJ[1][2]*JTJ[2][0])
 8002340:	eeea 6a28 	vfma.f32	s13, s20, s17
            JTJ[k][k] += lambda * JTJ[k][k];  // Повторно демпфируем
 8002344:	edc4 8a08 	vstr	s17, [r4, #32]
        det = JTJ[0][0] * (JTJ[1][1]*JTJ[2][2] - JTJ[1][2]*JTJ[2][1])
 8002348:	eea8 6a88 	vfma.f32	s12, s17, s16
            JTJ[k][k] += lambda * JTJ[k][k];  // Повторно демпфируем
 800234c:	ed84 8a04 	vstr	s16, [r4, #16]
 8002350:	edc4 9a00 	vstr	s19, [r4]
            - JTJ[0][1] * (JTJ[1][0]*JTJ[2][2] - JTJ[1][2]*JTJ[2][0])
 8002354:	ee66 6acf 	vnmul.f32	s13, s13, s30
 8002358:	eee6 6a29 	vfma.f32	s13, s12, s19
            + JTJ[0][2] * (JTJ[1][0]*JTJ[2][1] - JTJ[1][1]*JTJ[2][0]);
 800235c:	eeb0 6a6b 	vmov.f32	s12, s23
 8002360:	eea7 6a88 	vfma.f32	s12, s15, s16
        if (fabsf(det) < 1e-12f) {
 8002364:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8002394 <EstimateBallPosition+0x3c0>
        det = JTJ[0][0] * (JTJ[1][1]*JTJ[2][2] - JTJ[1][2]*JTJ[2][1])
 8002368:	eeec 6a06 	vfma.f32	s13, s24, s12
 800236c:	eeb0 9a66 	vmov.f32	s18, s13
        if (fabsf(det) < 1e-12f) {
 8002370:	eef0 6ae6 	vabs.f32	s13, s13
 8002374:	e014      	b.n	80023a0 <EstimateBallPosition+0x3cc>
 8002376:	bf00      	nop
 8002378:	447a0000 	.word	0x447a0000
 800237c:	3dcccccd 	.word	0x3dcccccd
 8002380:	08010a85 	.word	0x08010a85
 8002384:	240054f0 	.word	0x240054f0
 8002388:	358637bd 	.word	0x358637bd
 800238c:	3a83126f 	.word	0x3a83126f
 8002390:	08010ab5 	.word	0x08010ab5
 8002394:	2b8cbccc 	.word	0x2b8cbccc
 8002398:	08010ae9 	.word	0x08010ae9
 800239c:	3c23d70b 	.word	0x3c23d70b
 80023a0:	eef4 6ae7 	vcmpe.f32	s13, s15
 80023a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023a8:	d577      	bpl.n	800249a <EstimateBallPosition+0x4c6>
            Debug_Print(LOG_LEVEL_INFO, "GN: still singular, skipping\n");
 80023aa:	4995      	ldr	r1, [pc, #596]	@ (8002600 <EstimateBallPosition+0x62c>)
 80023ac:	2002      	movs	r0, #2
 80023ae:	f7fe fe21 	bl	8000ff4 <Debug_Print>

    // 4. Итерации Гаусса-Ньютона (p_m уже в метрах)
    for (int iter = 0; iter < 5; iter++) {
 80023b2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80023b4:	3b01      	subs	r3, #1
 80023b6:	9311      	str	r3, [sp, #68]	@ 0x44
 80023b8:	f47f aec8 	bne.w	800214c <EstimateBallPosition+0x178>
        GaussNewtonIteration(p_m, m, B_ball_T);
    }

    // 5. Ограничение в пределах чаши (переводим в мм для удобства)
    float p_mm[3] = {p_m[0]*1000, p_m[1]*1000, p_m[2]*1000};
 80023bc:	ed9d 7a14 	vldr	s14, [sp, #80]	@ 0x50
 80023c0:	ed9d 9a13 	vldr	s18, [sp, #76]	@ 0x4c
 80023c4:	ee67 8a2a 	vmul.f32	s17, s14, s21
 80023c8:	ed9d 7a15 	vldr	s14, [sp, #84]	@ 0x54
 80023cc:	ee29 9a2a 	vmul.f32	s18, s18, s21
 80023d0:	ee67 aa2a 	vmul.f32	s21, s14, s21
    if (p_mm[2] < 0.0f) p_mm[2] = 0.0f;
 80023d4:	eef5 aac0 	vcmpe.f32	s21, #0.0
 80023d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023dc:	f100 810c 	bmi.w	80025f8 <EstimateBallPosition+0x624>
    if (p_mm[2] > 40.0f) p_mm[2] = 40.0f;
 80023e0:	eddf 7a88 	vldr	s15, [pc, #544]	@ 8002604 <EstimateBallPosition+0x630>
 80023e4:	eef4 aa67 	vcmp.f32	s21, s15
 80023e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023ec:	fe77 aaaa 	vselgt.f32	s21, s15, s21
    float xy_lim = 55.0f;
    float xy_dist = sqrtf(p_mm[0]*p_mm[0] + p_mm[1]*p_mm[1]);
 80023f0:	ee28 0aa8 	vmul.f32	s0, s17, s17
 80023f4:	eea9 0a09 	vfma.f32	s0, s18, s18
 80023f8:	f00e f842 	bl	8010480 <sqrtf>
    if (xy_dist > xy_lim) {
 80023fc:	ed9f 7a82 	vldr	s14, [pc, #520]	@ 8002608 <EstimateBallPosition+0x634>
        p_mm[1] *= scale;
    }

    ball_pos[0] = p_mm[0];
    ball_pos[1] = p_mm[1];
    ball_pos[2] = p_mm[2];
 8002400:	edc5 aa02 	vstr	s21, [r5, #8]

    Debug_Print(LOG_LEVEL_INFO, "EstimateBallPosition: final=(%.1f,%.1f,%.1f)\n",
 8002404:	2002      	movs	r0, #2
    if (xy_dist > xy_lim) {
 8002406:	eeb4 0ac7 	vcmpe.f32	s0, s14
    Debug_Print(LOG_LEVEL_INFO, "EstimateBallPosition: final=(%.1f,%.1f,%.1f)\n",
 800240a:	4980      	ldr	r1, [pc, #512]	@ (800260c <EstimateBallPosition+0x638>)
    if (xy_dist > xy_lim) {
 800240c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
        float scale = xy_lim / xy_dist;
 8002410:	bfc2      	ittt	gt
 8002412:	eec7 7a00 	vdivgt.f32	s15, s14, s0
        p_mm[0] *= scale;
 8002416:	ee29 9a27 	vmulgt.f32	s18, s18, s15
        p_mm[1] *= scale;
 800241a:	ee68 8aa7 	vmulgt.f32	s17, s17, s15
    Debug_Print(LOG_LEVEL_INFO, "EstimateBallPosition: final=(%.1f,%.1f,%.1f)\n",
 800241e:	eeb7 7aea 	vcvt.f64.f32	d7, s21
    ball_pos[0] = p_mm[0];
 8002422:	ed85 9a00 	vstr	s18, [r5]
    ball_pos[1] = p_mm[1];
 8002426:	edc5 8a01 	vstr	s17, [r5, #4]
    Debug_Print(LOG_LEVEL_INFO, "EstimateBallPosition: final=(%.1f,%.1f,%.1f)\n",
 800242a:	ed8d 7b02 	vstr	d7, [sp, #8]
 800242e:	eeb7 7ae8 	vcvt.f64.f32	d7, s17
 8002432:	ed8d 7b00 	vstr	d7, [sp]
 8002436:	eeb7 7ac9 	vcvt.f64.f32	d7, s18
 800243a:	ec53 2b17 	vmov	r2, r3, d7
 800243e:	f7fe fdd9 	bl	8000ff4 <Debug_Print>
                ball_pos[0], ball_pos[1], ball_pos[2]);
}
 8002442:	f50d 7d29 	add.w	sp, sp, #676	@ 0x2a4
 8002446:	ecbd 8b10 	vpop	{d8-d15}
 800244a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        p_m[0] = ball_pos[0] / 1000.0f;
 800244e:	edd5 7a00 	vldr	s15, [r5]
        p_m[2] = ball_pos[2] / 1000.0f;
 8002452:	ed95 6a02 	vldr	s12, [r5, #8]
        p_m[0] = ball_pos[0] / 1000.0f;
 8002456:	eec7 6aaa 	vdiv.f32	s13, s15, s21
        p_m[1] = ball_pos[1] / 1000.0f;
 800245a:	edd5 7a01 	vldr	s15, [r5, #4]
 800245e:	ee87 7aaa 	vdiv.f32	s14, s15, s21
        p_m[2] = ball_pos[2] / 1000.0f;
 8002462:	eec6 7a2a 	vdiv.f32	s15, s12, s21
        if (p_m[0] == 0 && p_m[1] == 0 && p_m[2] == 0) {
 8002466:	eef5 6a40 	vcmp.f32	s13, #0.0
        p_m[0] = ball_pos[0] / 1000.0f;
 800246a:	edcd 6a13 	vstr	s13, [sp, #76]	@ 0x4c
        if (p_m[0] == 0 && p_m[1] == 0 && p_m[2] == 0) {
 800246e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
        p_m[1] = ball_pos[1] / 1000.0f;
 8002472:	ed8d 7a14 	vstr	s14, [sp, #80]	@ 0x50
        p_m[2] = ball_pos[2] / 1000.0f;
 8002476:	edcd 7a15 	vstr	s15, [sp, #84]	@ 0x54
        if (p_m[0] == 0 && p_m[1] == 0 && p_m[2] == 0) {
 800247a:	f47f add3 	bne.w	8002024 <EstimateBallPosition+0x50>
 800247e:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8002482:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002486:	f47f adcd 	bne.w	8002024 <EstimateBallPosition+0x50>
 800248a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800248e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
            p_m[2] = 0.025f; // центр чаши в метрах (25 мм)
 8002492:	bf04      	itt	eq
 8002494:	4b5e      	ldreq	r3, [pc, #376]	@ (8002610 <EstimateBallPosition+0x63c>)
 8002496:	9315      	streq	r3, [sp, #84]	@ 0x54
 8002498:	e5c4      	b.n	8002024 <EstimateBallPosition+0x50>
    float inv_det = 1.0f / det;
 800249a:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
    inv_JTJ[0][0] = inv_det * (JTJ[1][1]*JTJ[2][2] - JTJ[1][2]*JTJ[2][1]);
 800249e:	ed9d 6a61 	vldr	s12, [sp, #388]	@ 0x184
 80024a2:	eef0 4a4e 	vmov.f32	s9, s28
 80024a6:	eddd 2a65 	vldr	s5, [sp, #404]	@ 0x194
    inv_JTJ[1][0] = inv_det * (JTJ[1][2]*JTJ[2][0] - JTJ[1][0]*JTJ[2][2]);
 80024aa:	eeb0 5a6d 	vmov.f32	s10, s27
    float dp[3] = {0};
 80024ae:	2300      	movs	r3, #0
    float inv_det = 1.0f / det;
 80024b0:	eec7 6a89 	vdiv.f32	s13, s15, s18
    inv_JTJ[0][0] = inv_det * (JTJ[1][1]*JTJ[2][2] - JTJ[1][2]*JTJ[2][1]);
 80024b4:	a91c      	add	r1, sp, #112	@ 0x70
 80024b6:	aa6c      	add	r2, sp, #432	@ 0x1b0
    float dp[3] = {0};
 80024b8:	931e      	str	r3, [sp, #120]	@ 0x78
    inv_JTJ[0][0] = inv_det * (JTJ[1][1]*JTJ[2][2] - JTJ[1][2]*JTJ[2][1]);
 80024ba:	eee6 4a22 	vfma.f32	s9, s12, s5
    inv_JTJ[1][0] = inv_det * (JTJ[1][2]*JTJ[2][0] - JTJ[1][0]*JTJ[2][2]);
 80024be:	eeaa 5a62 	vfms.f32	s10, s20, s5
    inv_JTJ[2][0] = inv_det * (JTJ[1][0]*JTJ[2][1] - JTJ[1][1]*JTJ[2][0]);
 80024c2:	eef1 7a6f 	vneg.f32	s15, s31
 80024c6:	eef0 5a6b 	vmov.f32	s11, s23
    float dp[3] = {0};
 80024ca:	e9cd 331c 	strd	r3, r3, [sp, #112]	@ 0x70
    inv_JTJ[2][0] = inv_det * (JTJ[1][0]*JTJ[2][1] - JTJ[1][1]*JTJ[2][0]);
 80024ce:	eee6 5a27 	vfma.f32	s11, s12, s15
    inv_JTJ[0][0] = inv_det * (JTJ[1][1]*JTJ[2][2] - JTJ[1][2]*JTJ[2][1]);
 80024d2:	ee66 4aa4 	vmul.f32	s9, s13, s9
    inv_JTJ[1][0] = inv_det * (JTJ[1][2]*JTJ[2][0] - JTJ[1][0]*JTJ[2][2]);
 80024d6:	ee26 5a85 	vmul.f32	s10, s13, s10
    inv_JTJ[2][0] = inv_det * (JTJ[1][0]*JTJ[2][1] - JTJ[1][1]*JTJ[2][0]);
 80024da:	ee66 5aa5 	vmul.f32	s11, s13, s11
    inv_JTJ[0][0] = inv_det * (JTJ[1][1]*JTJ[2][2] - JTJ[1][2]*JTJ[2][1]);
 80024de:	edcd 4a6c 	vstr	s9, [sp, #432]	@ 0x1b0
    inv_JTJ[0][1] = inv_det * (JTJ[0][2]*JTJ[2][1] - JTJ[0][1]*JTJ[2][2]);
 80024e2:	ee62 4acf 	vnmul.f32	s9, s5, s30
    inv_JTJ[1][0] = inv_det * (JTJ[1][2]*JTJ[2][0] - JTJ[1][0]*JTJ[2][2]);
 80024e6:	ed8d 5a6f 	vstr	s10, [sp, #444]	@ 0x1bc
    inv_JTJ[1][1] = inv_det * (JTJ[0][0]*JTJ[2][2] - JTJ[0][2]*JTJ[2][0]);
 80024ea:	ed9d 5a5d 	vldr	s10, [sp, #372]	@ 0x174
    inv_JTJ[0][1] = inv_det * (JTJ[0][2]*JTJ[2][1] - JTJ[0][1]*JTJ[2][2]);
 80024ee:	eeeb 4a0c 	vfma.f32	s9, s22, s24
    inv_JTJ[2][0] = inv_det * (JTJ[1][0]*JTJ[2][1] - JTJ[1][1]*JTJ[2][0]);
 80024f2:	edcd 5a72 	vstr	s11, [sp, #456]	@ 0x1c8
    inv_JTJ[2][1] = inv_det * (JTJ[0][1]*JTJ[2][0] - JTJ[0][0]*JTJ[2][1]);
 80024f6:	ee65 7a4b 	vnmul.f32	s15, s10, s22
    inv_JTJ[1][2] = inv_det * (JTJ[0][2]*JTJ[1][0] - JTJ[0][0]*JTJ[1][2]);
 80024fa:	ee25 7a4d 	vnmul.f32	s14, s10, s26
    inv_JTJ[2][1] = inv_det * (JTJ[0][1]*JTJ[2][0] - JTJ[0][0]*JTJ[2][1]);
 80024fe:	eeef 7a2f 	vfma.f32	s15, s30, s31
    inv_JTJ[1][2] = inv_det * (JTJ[0][2]*JTJ[1][0] - JTJ[0][0]*JTJ[1][2]);
 8002502:	eeaa 7a0c 	vfma.f32	s14, s20, s24
    inv_JTJ[0][1] = inv_det * (JTJ[0][2]*JTJ[2][1] - JTJ[0][1]*JTJ[2][2]);
 8002506:	ee66 4aa4 	vmul.f32	s9, s13, s9
    inv_JTJ[2][2] = inv_det * (JTJ[0][0]*JTJ[1][1] - JTJ[0][1]*JTJ[1][0]);
 800250a:	ee2a aa4f 	vnmul.f32	s20, s20, s30
    inv_JTJ[0][1] = inv_det * (JTJ[0][2]*JTJ[2][1] - JTJ[0][1]*JTJ[2][2]);
 800250e:	edcd 4a6d 	vstr	s9, [sp, #436]	@ 0x1b4
    inv_JTJ[0][2] = inv_det * (JTJ[0][1]*JTJ[1][2] - JTJ[0][2]*JTJ[1][1]);
 8002512:	ee66 4a4c 	vnmul.f32	s9, s12, s24
    inv_JTJ[2][1] = inv_det * (JTJ[0][1]*JTJ[2][0] - JTJ[0][0]*JTJ[2][1]);
 8002516:	ee66 7aa7 	vmul.f32	s15, s13, s15
    inv_JTJ[2][2] = inv_det * (JTJ[0][0]*JTJ[1][1] - JTJ[0][1]*JTJ[1][0]);
 800251a:	eea6 aa05 	vfma.f32	s20, s12, s10
    inv_JTJ[0][2] = inv_det * (JTJ[0][1]*JTJ[1][2] - JTJ[0][2]*JTJ[1][1]);
 800251e:	eeed 4a0f 	vfma.f32	s9, s26, s30
    inv_JTJ[2][1] = inv_det * (JTJ[0][1]*JTJ[2][0] - JTJ[0][0]*JTJ[2][1]);
 8002522:	edcd 7a73 	vstr	s15, [sp, #460]	@ 0x1cc
    inv_JTJ[1][2] = inv_det * (JTJ[0][2]*JTJ[1][0] - JTJ[0][0]*JTJ[1][2]);
 8002526:	ee26 7a87 	vmul.f32	s14, s13, s14
    float neg_JTr[3] = {-JTr[0], -JTr[1], -JTr[2]};
 800252a:	eddd 7a0b 	vldr	s15, [sp, #44]	@ 0x2c
 800252e:	eeb1 ea67 	vneg.f32	s28, s15
 8002532:	eddd 7a0c 	vldr	s15, [sp, #48]	@ 0x30
    inv_JTJ[1][2] = inv_det * (JTJ[0][2]*JTJ[1][0] - JTJ[0][0]*JTJ[1][2]);
 8002536:	ed8d 7a71 	vstr	s14, [sp, #452]	@ 0x1c4
    inv_JTJ[0][2] = inv_det * (JTJ[0][1]*JTJ[1][2] - JTJ[0][2]*JTJ[1][1]);
 800253a:	ee66 4aa4 	vmul.f32	s9, s13, s9
    float neg_JTr[3] = {-JTr[0], -JTr[1], -JTr[2]};
 800253e:	eef1 da67 	vneg.f32	s27, s15
 8002542:	eddd 7a0d 	vldr	s15, [sp, #52]	@ 0x34
    inv_JTJ[0][2] = inv_det * (JTJ[0][1]*JTJ[1][2] - JTJ[0][2]*JTJ[1][1]);
 8002546:	edcd 4a6e 	vstr	s9, [sp, #440]	@ 0x1b8
    inv_JTJ[1][1] = inv_det * (JTJ[0][0]*JTJ[2][2] - JTJ[0][2]*JTJ[2][0]);
 800254a:	ee6c 4a6f 	vnmul.f32	s9, s24, s31
    float neg_JTr[3] = {-JTr[0], -JTr[1], -JTr[2]};
 800254e:	eeb1 da67 	vneg.f32	s26, s15
    inv_JTJ[1][1] = inv_det * (JTJ[0][0]*JTJ[2][2] - JTJ[0][2]*JTJ[2][0]);
 8002552:	eee2 4a85 	vfma.f32	s9, s5, s10
 8002556:	ee66 4aa4 	vmul.f32	s9, s13, s9
    inv_JTJ[2][2] = inv_det * (JTJ[0][0]*JTJ[1][1] - JTJ[0][1]*JTJ[1][0]);
 800255a:	ee66 6a8a 	vmul.f32	s13, s13, s20
    inv_JTJ[1][1] = inv_det * (JTJ[0][0]*JTJ[2][2] - JTJ[0][2]*JTJ[2][0]);
 800255e:	edcd 4a70 	vstr	s9, [sp, #448]	@ 0x1c0
    inv_JTJ[2][2] = inv_det * (JTJ[0][0]*JTJ[1][1] - JTJ[0][1]*JTJ[1][0]);
 8002562:	edcd 6a74 	vstr	s13, [sp, #464]	@ 0x1d0
            dp[i] += inv_JTJ[i][j] * neg_JTr[j];
 8002566:	ed92 7a00 	vldr	s14, [r2]
    for (int i = 0; i < 3; i++) {
 800256a:	3301      	adds	r3, #1
 800256c:	edd1 7a00 	vldr	s15, [r1]
 8002570:	320c      	adds	r2, #12
 8002572:	2b03      	cmp	r3, #3
            dp[i] += inv_JTJ[i][j] * neg_JTr[j];
 8002574:	eeee 7a07 	vfma.f32	s15, s28, s14
 8002578:	ed12 7a02 	vldr	s14, [r2, #-8]
 800257c:	eeed 7a87 	vfma.f32	s15, s27, s14
 8002580:	ed12 7a01 	vldr	s14, [r2, #-4]
 8002584:	eeed 7a07 	vfma.f32	s15, s26, s14
        for (int j = 0; j < 3; j++) {
 8002588:	ece1 7a01 	vstmia	r1!, {s15}
    for (int i = 0; i < 3; i++) {
 800258c:	d1eb      	bne.n	8002566 <EstimateBallPosition+0x592>
    p[0] += dp[0];
 800258e:	eddd 5a1c 	vldr	s11, [sp, #112]	@ 0x70
    Debug_Print(LOG_LEVEL_INFO, "GN iter: dp=(%.3f,%.3f,%.3f) -> p=(%.3f,%.3f,%.3f)\n",
 8002592:	2002      	movs	r0, #2
    p[0] += dp[0];
 8002594:	eddd 7a0e 	vldr	s15, [sp, #56]	@ 0x38
    p[1] += dp[1];
 8002598:	eddd 6a1d 	vldr	s13, [sp, #116]	@ 0x74
    p[0] += dp[0];
 800259c:	ee35 baa7 	vadd.f32	s22, s11, s15
    p[1] += dp[1];
 80025a0:	eddd 7a0f 	vldr	s15, [sp, #60]	@ 0x3c
    p[2] += dp[2];
 80025a4:	ed9d 6a1e 	vldr	s12, [sp, #120]	@ 0x78
    p[1] += dp[1];
 80025a8:	ee76 baa7 	vadd.f32	s23, s13, s15
    p[2] += dp[2];
 80025ac:	eddd 7a10 	vldr	s15, [sp, #64]	@ 0x40
    p[0] += dp[0];
 80025b0:	ed8d ba13 	vstr	s22, [sp, #76]	@ 0x4c
    p[2] += dp[2];
 80025b4:	ee36 ca27 	vadd.f32	s24, s12, s15
    Debug_Print(LOG_LEVEL_INFO, "GN iter: dp=(%.3f,%.3f,%.3f) -> p=(%.3f,%.3f,%.3f)\n",
 80025b8:	4916      	ldr	r1, [pc, #88]	@ (8002614 <EstimateBallPosition+0x640>)
    p[1] += dp[1];
 80025ba:	edcd ba14 	vstr	s23, [sp, #80]	@ 0x50
    Debug_Print(LOG_LEVEL_INFO, "GN iter: dp=(%.3f,%.3f,%.3f) -> p=(%.3f,%.3f,%.3f)\n",
 80025be:	eeb7 7acc 	vcvt.f64.f32	d7, s24
    p[2] += dp[2];
 80025c2:	ed8d ca15 	vstr	s24, [sp, #84]	@ 0x54
    Debug_Print(LOG_LEVEL_INFO, "GN iter: dp=(%.3f,%.3f,%.3f) -> p=(%.3f,%.3f,%.3f)\n",
 80025c6:	ed8d 7b08 	vstr	d7, [sp, #32]
 80025ca:	eeb7 7aeb 	vcvt.f64.f32	d7, s23
 80025ce:	eeb7 bacb 	vcvt.f64.f32	d11, s22
 80025d2:	ed8d 7b06 	vstr	d7, [sp, #24]
 80025d6:	eeb7 7ac6 	vcvt.f64.f32	d7, s12
 80025da:	ed8d bb04 	vstr	d11, [sp, #16]
 80025de:	ed8d 7b02 	vstr	d7, [sp, #8]
 80025e2:	eeb7 7ae6 	vcvt.f64.f32	d7, s13
 80025e6:	ed8d 7b00 	vstr	d7, [sp]
 80025ea:	eeb7 7ae5 	vcvt.f64.f32	d7, s11
 80025ee:	ec53 2b17 	vmov	r2, r3, d7
 80025f2:	f7fe fcff 	bl	8000ff4 <Debug_Print>
 80025f6:	e6dc      	b.n	80023b2 <EstimateBallPosition+0x3de>
    if (p_mm[2] < 0.0f) p_mm[2] = 0.0f;
 80025f8:	eddf aa07 	vldr	s21, [pc, #28]	@ 8002618 <EstimateBallPosition+0x644>
 80025fc:	e6f8      	b.n	80023f0 <EstimateBallPosition+0x41c>
 80025fe:	bf00      	nop
 8002600:	08010b17 	.word	0x08010b17
 8002604:	42200000 	.word	0x42200000
 8002608:	425c0000 	.word	0x425c0000
 800260c:	08010b69 	.word	0x08010b69
 8002610:	3ccccccd 	.word	0x3ccccccd
 8002614:	08010b35 	.word	0x08010b35
 8002618:	00000000 	.word	0x00000000

0800261c <System_Init>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// Инициализация системы
void System_Init(void) {
 800261c:	b538      	push	{r3, r4, r5, lr}
    Debug_Init(&huart2);
 800261e:	4817      	ldr	r0, [pc, #92]	@ (800267c <System_Init+0x60>)
    Debug_Print(LOG_LEVEL_INFO, "=== Magnetic Manipulator System Initialization ===\r\n");

    Coils_Init();
     system_state.coils_enabled = 1;
 8002620:	2501      	movs	r5, #1
 8002622:	4c17      	ldr	r4, [pc, #92]	@ (8002680 <System_Init+0x64>)
    Debug_Init(&huart2);
 8002624:	f7fe fce0 	bl	8000fe8 <Debug_Init>
    Debug_Print(LOG_LEVEL_INFO, "=== Magnetic Manipulator System Initialization ===\r\n");
 8002628:	4916      	ldr	r1, [pc, #88]	@ (8002684 <System_Init+0x68>)
 800262a:	2002      	movs	r0, #2
 800262c:	f7fe fce2 	bl	8000ff4 <Debug_Print>
    Coils_Init();
 8002630:	f7fe fb1e 	bl	8000c70 <Coils_Init>
     system_state.coils_enabled = 1;
 8002634:	7025      	strb	r5, [r4, #0]
     Initialize_Coil_Geometry();   // <-- добавить эту строку
 8002636:	f7fe ff13 	bl	8001460 <Initialize_Coil_Geometry>
     Initialize_Sensor_Geometry();   // <-- добавить эту строку
 800263a:	f7fe ffa9 	bl	8001590 <Initialize_Sensor_Geometry>
     Load_Coil_Calibration();
 800263e:	f7fe fa41 	bl	8000ac4 <Load_Coil_Calibration>

    Debug_Print(LOG_LEVEL_INFO, "Initializing magnetic sensors...\r\n");
 8002642:	4911      	ldr	r1, [pc, #68]	@ (8002688 <System_Init+0x6c>)
 8002644:	2002      	movs	r0, #2
 8002646:	f7fe fcd5 	bl	8000ff4 <Debug_Print>
    Sensors_Init();
 800264a:	f001 fd8b 	bl	8004164 <Sensors_Init>
    system_state.sensors_enabled = 1;
 800264e:	7065      	strb	r5, [r4, #1]

    if (!QSPI_Flash_Init()) {
 8002650:	f001 f8e4 	bl	800381c <QSPI_Flash_Init>
 8002654:	b970      	cbnz	r0, 8002674 <System_Init+0x58>
        Debug_Print(LOG_LEVEL_ERROR, "Failed to initialize QSPI Flash!\r\n");
 8002656:	490d      	ldr	r1, [pc, #52]	@ (800268c <System_Init+0x70>)
    } else {
        Debug_Print(LOG_LEVEL_INFO, "QSPI Flash initialized.\r\n");
 8002658:	f7fe fccc 	bl	8000ff4 <Debug_Print>
    }

    Debug_Print(LOG_LEVEL_INFO, "Loading calibration data...\r\n");
 800265c:	490c      	ldr	r1, [pc, #48]	@ (8002690 <System_Init+0x74>)
 800265e:	2002      	movs	r0, #2
 8002660:	f7fe fcc8 	bl	8000ff4 <Debug_Print>
    Load_Calibration_From_Flash();
 8002664:	f001 fd2c 	bl	80040c0 <Load_Calibration_From_Flash>

    Debug_Print(LOG_LEVEL_INFO, "System initialization complete.\r\n");
 8002668:	490a      	ldr	r1, [pc, #40]	@ (8002694 <System_Init+0x78>)
 800266a:	2002      	movs	r0, #2
}
 800266c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    Debug_Print(LOG_LEVEL_INFO, "System initialization complete.\r\n");
 8002670:	f7fe bcc0 	b.w	8000ff4 <Debug_Print>
        Debug_Print(LOG_LEVEL_INFO, "QSPI Flash initialized.\r\n");
 8002674:	4908      	ldr	r1, [pc, #32]	@ (8002698 <System_Init+0x7c>)
 8002676:	2002      	movs	r0, #2
 8002678:	e7ee      	b.n	8002658 <System_Init+0x3c>
 800267a:	bf00      	nop
 800267c:	24005ae4 	.word	0x24005ae4
 8002680:	24002e08 	.word	0x24002e08
 8002684:	08010b97 	.word	0x08010b97
 8002688:	08010bcc 	.word	0x08010bcc
 800268c:	08010bef 	.word	0x08010bef
 8002690:	08010c2c 	.word	0x08010c2c
 8002694:	08010c4a 	.word	0x08010c4a
 8002698:	08010c12 	.word	0x08010c12

0800269c <Process_IMU_Byte>:
// FIX: Убрали второй обработчик HAL_UART_RxCpltCallback, оставим один позже
// Пока убираем этот блок (он дублируется)

void Process_IMU_Byte(uint8_t byte)
{
    switch (imu_rx_state) {
 800269c:	4a16      	ldr	r2, [pc, #88]	@ (80026f8 <Process_IMU_Byte+0x5c>)
{
 800269e:	b510      	push	{r4, lr}
    switch (imu_rx_state) {
 80026a0:	7813      	ldrb	r3, [r2, #0]
 80026a2:	2b01      	cmp	r3, #1
 80026a4:	d007      	beq.n	80026b6 <Process_IMU_Byte+0x1a>
 80026a6:	2b02      	cmp	r3, #2
 80026a8:	d00d      	beq.n	80026c6 <Process_IMU_Byte+0x2a>
 80026aa:	b91b      	cbnz	r3, 80026b4 <Process_IMU_Byte+0x18>
        case WAIT_FOR_AA:
            if (byte == 0xAA) imu_rx_state = WAIT_FOR_55;
 80026ac:	28aa      	cmp	r0, #170	@ 0xaa
 80026ae:	d101      	bne.n	80026b4 <Process_IMU_Byte+0x18>
 80026b0:	2301      	movs	r3, #1
        case RECEIVING_DATA:
            imu_temp_buf[imu_temp_idx++] = byte;
            if (imu_temp_idx >= IMU_PACKET_SIZE) {
                memcpy((void*)&last_imu_data, imu_temp_buf, IMU_PACKET_SIZE);
                imu_packet_ready = 1;
                imu_rx_state = WAIT_FOR_AA;
 80026b2:	7013      	strb	r3, [r2, #0]
            }
            break;
    }
}
 80026b4:	bd10      	pop	{r4, pc}
            if (byte == 0x55) {
 80026b6:	2855      	cmp	r0, #85	@ 0x55
 80026b8:	f04f 0300 	mov.w	r3, #0
 80026bc:	d1f9      	bne.n	80026b2 <Process_IMU_Byte+0x16>
                imu_rx_state = RECEIVING_DATA;
 80026be:	2102      	movs	r1, #2
 80026c0:	7011      	strb	r1, [r2, #0]
                imu_temp_idx = 0;
 80026c2:	4a0e      	ldr	r2, [pc, #56]	@ (80026fc <Process_IMU_Byte+0x60>)
 80026c4:	e7f5      	b.n	80026b2 <Process_IMU_Byte+0x16>
            imu_temp_buf[imu_temp_idx++] = byte;
 80026c6:	4b0d      	ldr	r3, [pc, #52]	@ (80026fc <Process_IMU_Byte+0x60>)
 80026c8:	781c      	ldrb	r4, [r3, #0]
 80026ca:	1c61      	adds	r1, r4, #1
 80026cc:	b2c9      	uxtb	r1, r1
 80026ce:	7019      	strb	r1, [r3, #0]
            if (imu_temp_idx >= IMU_PACKET_SIZE) {
 80026d0:	2915      	cmp	r1, #21
            imu_temp_buf[imu_temp_idx++] = byte;
 80026d2:	4b0b      	ldr	r3, [pc, #44]	@ (8002700 <Process_IMU_Byte+0x64>)
 80026d4:	5518      	strb	r0, [r3, r4]
            if (imu_temp_idx >= IMU_PACKET_SIZE) {
 80026d6:	d9ed      	bls.n	80026b4 <Process_IMU_Byte+0x18>
                memcpy((void*)&last_imu_data, imu_temp_buf, IMU_PACKET_SIZE);
 80026d8:	490a      	ldr	r1, [pc, #40]	@ (8002704 <Process_IMU_Byte+0x68>)
 80026da:	f103 0014 	add.w	r0, r3, #20
 80026de:	f853 4b04 	ldr.w	r4, [r3], #4
 80026e2:	4283      	cmp	r3, r0
 80026e4:	f841 4b04 	str.w	r4, [r1], #4
 80026e8:	d1f9      	bne.n	80026de <Process_IMU_Byte+0x42>
 80026ea:	881b      	ldrh	r3, [r3, #0]
 80026ec:	800b      	strh	r3, [r1, #0]
                imu_packet_ready = 1;
 80026ee:	2101      	movs	r1, #1
 80026f0:	4b05      	ldr	r3, [pc, #20]	@ (8002708 <Process_IMU_Byte+0x6c>)
 80026f2:	7019      	strb	r1, [r3, #0]
                imu_rx_state = WAIT_FOR_AA;
 80026f4:	2300      	movs	r3, #0
 80026f6:	e7dc      	b.n	80026b2 <Process_IMU_Byte+0x16>
 80026f8:	24002fbe 	.word	0x24002fbe
 80026fc:	24002fa7 	.word	0x24002fa7
 8002700:	24002fa8 	.word	0x24002fa8
 8002704:	24002f91 	.word	0x24002f91
 8002708:	24002f90 	.word	0x24002f90

0800270c <Calculate_CPU_Usage>:
    } else {
        Debug_Print(LOG_LEVEL_ERROR, "QSPI not responding! ID: 0x%08lX\r\n", jedec_id);
    }
}

void Calculate_CPU_Usage(void) {
 800270c:	b508      	push	{r3, lr}
    uint32_t current_time = HAL_GetTick();
 800270e:	f002 fb45 	bl	8004d9c <HAL_GetTick>
    uint32_t elapsed = current_time - last_cpu_measure;
 8002712:	4a07      	ldr	r2, [pc, #28]	@ (8002730 <Calculate_CPU_Usage+0x24>)
 8002714:	6813      	ldr	r3, [r2, #0]
 8002716:	1ac3      	subs	r3, r0, r3
    if(elapsed >= 1000) {
 8002718:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800271c:	d306      	bcc.n	800272c <Calculate_CPU_Usage+0x20>
        float usage = 0.0f; // Заглушка
        system_state.cpu_usage_percent = usage;
 800271e:	4b05      	ldr	r3, [pc, #20]	@ (8002734 <Calculate_CPU_Usage+0x28>)
 8002720:	2100      	movs	r1, #0
        idle_counter = 0;
        last_cpu_measure = current_time;
 8002722:	6010      	str	r0, [r2, #0]
        system_state.cpu_usage_percent = usage;
 8002724:	60d9      	str	r1, [r3, #12]
        idle_counter = 0;
 8002726:	2100      	movs	r1, #0
 8002728:	4b03      	ldr	r3, [pc, #12]	@ (8002738 <Calculate_CPU_Usage+0x2c>)
 800272a:	6019      	str	r1, [r3, #0]
    }
}
 800272c:	bd08      	pop	{r3, pc}
 800272e:	bf00      	nop
 8002730:	24002e44 	.word	0x24002e44
 8002734:	24002e08 	.word	0x24002e08
 8002738:	24002e38 	.word	0x24002e38

0800273c <Update_Uptime>:

void Update_Uptime(void) {
 800273c:	b508      	push	{r3, lr}
    system_state.system_uptime_ms = HAL_GetTick();
 800273e:	f002 fb2d 	bl	8004d9c <HAL_GetTick>
 8002742:	4b01      	ldr	r3, [pc, #4]	@ (8002748 <Update_Uptime+0xc>)
 8002744:	6098      	str	r0, [r3, #8]
}
 8002746:	bd08      	pop	{r3, pc}
 8002748:	24002e08 	.word	0x24002e08

0800274c <Update_System_Status>:
void Update_System_Status(void) {
 800274c:	b508      	push	{r3, lr}
    Update_Uptime();
 800274e:	f7ff fff5 	bl	800273c <Update_Uptime>
}
 8002752:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Calculate_CPU_Usage();
 8002756:	f7ff bfd9 	b.w	800270c <Calculate_CPU_Usage>
	...

0800275c <Show_Help_Menu>:

void Show_Help_Menu(void) {
 800275c:	b508      	push	{r3, lr}
    Debug_Print(LOG_LEVEL_INFO, "Available commands:\r\n");
 800275e:	4927      	ldr	r1, [pc, #156]	@ (80027fc <Show_Help_Menu+0xa0>)
 8002760:	2002      	movs	r0, #2
 8002762:	f7fe fc47 	bl	8000ff4 <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "help - Show this menu\r\n");
 8002766:	4926      	ldr	r1, [pc, #152]	@ (8002800 <Show_Help_Menu+0xa4>)
 8002768:	2002      	movs	r0, #2
 800276a:	f7fe fc43 	bl	8000ff4 <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "status - Show system status\r\n");
 800276e:	4925      	ldr	r1, [pc, #148]	@ (8002804 <Show_Help_Menu+0xa8>)
 8002770:	2002      	movs	r0, #2
 8002772:	f7fe fc3f 	bl	8000ff4 <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "sensor <idx> - Read sensor data\r\n");
 8002776:	4924      	ldr	r1, [pc, #144]	@ (8002808 <Show_Help_Menu+0xac>)
 8002778:	2002      	movs	r0, #2
 800277a:	f7fe fc3b 	bl	8000ff4 <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "calibrate [idx] - Calibrate sensor offset (all sensors if no index)\r\n");
 800277e:	4923      	ldr	r1, [pc, #140]	@ (800280c <Show_Help_Menu+0xb0>)
 8002780:	2002      	movs	r0, #2
 8002782:	f7fe fc37 	bl	8000ff4 <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "save_cal - Save calibration data to flash\r\n");
 8002786:	4922      	ldr	r1, [pc, #136]	@ (8002810 <Show_Help_Menu+0xb4>)
 8002788:	2002      	movs	r0, #2
 800278a:	f7fe fc33 	bl	8000ff4 <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "load_cal - Load calibration data from flash\r\n");
 800278e:	4921      	ldr	r1, [pc, #132]	@ (8002814 <Show_Help_Menu+0xb8>)
 8002790:	2002      	movs	r0, #2
 8002792:	f7fe fc2f 	bl	8000ff4 <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "start_stream [interval_ms] - Start data streaming (default: 50 ms)\r\n");
 8002796:	4920      	ldr	r1, [pc, #128]	@ (8002818 <Show_Help_Menu+0xbc>)
 8002798:	2002      	movs	r0, #2
 800279a:	f7fe fc2b 	bl	8000ff4 <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "stop_stream - Stop data streaming\r\n");
 800279e:	491f      	ldr	r1, [pc, #124]	@ (800281c <Show_Help_Menu+0xc0>)
 80027a0:	2002      	movs	r0, #2
 80027a2:	f7fe fc27 	bl	8000ff4 <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "levitate - Start levitation control\r\n");
 80027a6:	491e      	ldr	r1, [pc, #120]	@ (8002820 <Show_Help_Menu+0xc4>)
 80027a8:	2002      	movs	r0, #2
 80027aa:	f7fe fc23 	bl	8000ff4 <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "stop_levitate - Stop levitation control\r\n");
 80027ae:	491d      	ldr	r1, [pc, #116]	@ (8002824 <Show_Help_Menu+0xc8>)
 80027b0:	2002      	movs	r0, #2
 80027b2:	f7fe fc1f 	bl	8000ff4 <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "set_target x y z - Set levitation target position\r\n");
 80027b6:	491c      	ldr	r1, [pc, #112]	@ (8002828 <Show_Help_Menu+0xcc>)
 80027b8:	2002      	movs	r0, #2
 80027ba:	f7fe fc1b 	bl	8000ff4 <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "read_cal <idx> - Read sensor with calibration applied\r\n");
 80027be:	491b      	ldr	r1, [pc, #108]	@ (800282c <Show_Help_Menu+0xd0>)
 80027c0:	2002      	movs	r0, #2
 80027c2:	f7fe fc17 	bl	8000ff4 <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "read_raw <idx> - Read raw sensor data (with gain)\r\n");
 80027c6:	491a      	ldr	r1, [pc, #104]	@ (8002830 <Show_Help_Menu+0xd4>)
 80027c8:	2002      	movs	r0, #2
 80027ca:	f7fe fc13 	bl	8000ff4 <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "test_coil <idx> <start> <end> <step> <duration_ms> - Run test on single coil\r\n");
 80027ce:	4919      	ldr	r1, [pc, #100]	@ (8002834 <Show_Help_Menu+0xd8>)
 80027d0:	2002      	movs	r0, #2
 80027d2:	f7fe fc0f 	bl	8000ff4 <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "test_all <power> - Set all coils to power (-1..1)\r\n");
 80027d6:	4918      	ldr	r1, [pc, #96]	@ (8002838 <Show_Help_Menu+0xdc>)
 80027d8:	2002      	movs	r0, #2
 80027da:	f7fe fc0b 	bl	8000ff4 <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "test_group <mask> <power> - Set coils by bit mask (hex) to power\r\n");
 80027de:	4917      	ldr	r1, [pc, #92]	@ (800283c <Show_Help_Menu+0xe0>)
 80027e0:	2002      	movs	r0, #2
 80027e2:	f7fe fc07 	bl	8000ff4 <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "stop_test - Stop current coil test\r\n");
 80027e6:	4916      	ldr	r1, [pc, #88]	@ (8002840 <Show_Help_Menu+0xe4>)
 80027e8:	2002      	movs	r0, #2
 80027ea:	f7fe fc03 	bl	8000ff4 <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "coils_off - Turn off all coils\r\n");
 80027ee:	4915      	ldr	r1, [pc, #84]	@ (8002844 <Show_Help_Menu+0xe8>)
 80027f0:	2002      	movs	r0, #2
}
 80027f2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Debug_Print(LOG_LEVEL_INFO, "coils_off - Turn off all coils\r\n");
 80027f6:	f7fe bbfd 	b.w	8000ff4 <Debug_Print>
 80027fa:	bf00      	nop
 80027fc:	08010c6c 	.word	0x08010c6c
 8002800:	08010c82 	.word	0x08010c82
 8002804:	08010c9a 	.word	0x08010c9a
 8002808:	08010cb8 	.word	0x08010cb8
 800280c:	08010cda 	.word	0x08010cda
 8002810:	08010d20 	.word	0x08010d20
 8002814:	08010d4c 	.word	0x08010d4c
 8002818:	08010d7a 	.word	0x08010d7a
 800281c:	08010dbf 	.word	0x08010dbf
 8002820:	08010de3 	.word	0x08010de3
 8002824:	08010e09 	.word	0x08010e09
 8002828:	08010e33 	.word	0x08010e33
 800282c:	08010e67 	.word	0x08010e67
 8002830:	08010e9f 	.word	0x08010e9f
 8002834:	08010ed3 	.word	0x08010ed3
 8002838:	08010f22 	.word	0x08010f22
 800283c:	08010f56 	.word	0x08010f56
 8002840:	08010f99 	.word	0x08010f99
 8002844:	08010fbe 	.word	0x08010fbe

08002848 <Show_Prompt>:

void Show_Prompt(void) {
    HAL_UART_Transmit(&huart2, (uint8_t*)"\r\n> ", 4, 10);
 8002848:	230a      	movs	r3, #10
 800284a:	2204      	movs	r2, #4
 800284c:	4901      	ldr	r1, [pc, #4]	@ (8002854 <Show_Prompt+0xc>)
 800284e:	4802      	ldr	r0, [pc, #8]	@ (8002858 <Show_Prompt+0x10>)
 8002850:	f007 bbd3 	b.w	8009ffa <HAL_UART_Transmit>
 8002854:	08010fdf 	.word	0x08010fdf
 8002858:	24005ae4 	.word	0x24005ae4

0800285c <Show_System_Status>:
}

void Show_System_Status(void) {
 800285c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    Debug_Print(LOG_LEVEL_INFO, "System status:\r\n");
    Debug_Print(LOG_LEVEL_INFO, "Uptime: %lu ms\r\n", system_state.system_uptime_ms);
 800285e:	4c28      	ldr	r4, [pc, #160]	@ (8002900 <Show_System_Status+0xa4>)
    Debug_Print(LOG_LEVEL_INFO, "System status:\r\n");
 8002860:	2002      	movs	r0, #2
 8002862:	4928      	ldr	r1, [pc, #160]	@ (8002904 <Show_System_Status+0xa8>)
 8002864:	f7fe fbc6 	bl	8000ff4 <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "Uptime: %lu ms\r\n", system_state.system_uptime_ms);
 8002868:	68a2      	ldr	r2, [r4, #8]
 800286a:	4927      	ldr	r1, [pc, #156]	@ (8002908 <Show_System_Status+0xac>)
 800286c:	2002      	movs	r0, #2
 800286e:	f7fe fbc1 	bl	8000ff4 <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "CPU usage: %.1f%%\r\n", system_state.cpu_usage_percent);
 8002872:	edd4 7a03 	vldr	s15, [r4, #12]
 8002876:	4925      	ldr	r1, [pc, #148]	@ (800290c <Show_System_Status+0xb0>)
 8002878:	2002      	movs	r0, #2
 800287a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800287e:	ec53 2b17 	vmov	r2, r3, d7
 8002882:	f7fe fbb7 	bl	8000ff4 <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "Coils enabled: %d\r\n", system_state.coils_enabled);
 8002886:	7822      	ldrb	r2, [r4, #0]
 8002888:	4921      	ldr	r1, [pc, #132]	@ (8002910 <Show_System_Status+0xb4>)
 800288a:	2002      	movs	r0, #2
 800288c:	f7fe fbb2 	bl	8000ff4 <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "Sensors enabled: %d\r\n", system_state.sensors_enabled);
 8002890:	7862      	ldrb	r2, [r4, #1]
 8002892:	4920      	ldr	r1, [pc, #128]	@ (8002914 <Show_System_Status+0xb8>)
 8002894:	2002      	movs	r0, #2
 8002896:	f7fe fbad 	bl	8000ff4 <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "Calibration done: %d\r\n", system_state.calibration_done);
 800289a:	78e2      	ldrb	r2, [r4, #3]
 800289c:	491e      	ldr	r1, [pc, #120]	@ (8002918 <Show_System_Status+0xbc>)
 800289e:	2002      	movs	r0, #2
 80028a0:	f7fe fba8 	bl	8000ff4 <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "Monitoring active: %d\r\n", system_state.monitoring_active);
 80028a4:	78a2      	ldrb	r2, [r4, #2]
 80028a6:	491d      	ldr	r1, [pc, #116]	@ (800291c <Show_System_Status+0xc0>)
 80028a8:	2002      	movs	r0, #2
 80028aa:	f7fe fba3 	bl	8000ff4 <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "Levitation active: %d\r\n", system_state.levitation_active);
 80028ae:	7922      	ldrb	r2, [r4, #4]
 80028b0:	491b      	ldr	r1, [pc, #108]	@ (8002920 <Show_System_Status+0xc4>)
 80028b2:	2002      	movs	r0, #2
 80028b4:	f7fe fb9e 	bl	8000ff4 <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "Ball position: X=%.2f, Y=%.2f, Z=%.2f\r\n",
 80028b8:	ed94 7a06 	vldr	s14, [r4, #24]
 80028bc:	edd4 6a04 	vldr	s13, [r4, #16]
 80028c0:	2002      	movs	r0, #2
 80028c2:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80028c6:	4917      	ldr	r1, [pc, #92]	@ (8002924 <Show_System_Status+0xc8>)
 80028c8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80028cc:	ed94 7a05 	vldr	s14, [r4, #20]
                system_state.ball_position[0], system_state.ball_position[1], system_state.ball_position[2]);

    Get_Sensor_Stats_String(console_buffer, sizeof(console_buffer));
 80028d0:	4c15      	ldr	r4, [pc, #84]	@ (8002928 <Show_System_Status+0xcc>)
    Debug_Print(LOG_LEVEL_INFO, "Ball position: X=%.2f, Y=%.2f, Z=%.2f\r\n",
 80028d2:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80028d6:	ed8d 7b00 	vstr	d7, [sp]
 80028da:	eeb7 7ae6 	vcvt.f64.f32	d7, s13
 80028de:	ec53 2b17 	vmov	r2, r3, d7
 80028e2:	f7fe fb87 	bl	8000ff4 <Debug_Print>
    Get_Sensor_Stats_String(console_buffer, sizeof(console_buffer));
 80028e6:	4620      	mov	r0, r4
 80028e8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80028ec:	f001 fb90 	bl	8004010 <Get_Sensor_Stats_String>
    Debug_Print(LOG_LEVEL_INFO, "%s\r\n", console_buffer);
 80028f0:	4622      	mov	r2, r4
 80028f2:	490e      	ldr	r1, [pc, #56]	@ (800292c <Show_System_Status+0xd0>)
 80028f4:	2002      	movs	r0, #2
}
 80028f6:	b004      	add	sp, #16
 80028f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Debug_Print(LOG_LEVEL_INFO, "%s\r\n", console_buffer);
 80028fc:	f7fe bb7a 	b.w	8000ff4 <Debug_Print>
 8002900:	24002e08 	.word	0x24002e08
 8002904:	08010fe4 	.word	0x08010fe4
 8002908:	08010ff5 	.word	0x08010ff5
 800290c:	08011006 	.word	0x08011006
 8002910:	0801101a 	.word	0x0801101a
 8002914:	0801102e 	.word	0x0801102e
 8002918:	08011044 	.word	0x08011044
 800291c:	0801105b 	.word	0x0801105b
 8002920:	08011073 	.word	0x08011073
 8002924:	0801108b 	.word	0x0801108b
 8002928:	24002e90 	.word	0x24002e90
 800292c:	080108d0 	.word	0x080108d0

08002930 <Stream_Sensor_Data>:

void Stream_Sensor_Data(void) {
    if (!streaming_active) return;
 8002930:	4b3c      	ldr	r3, [pc, #240]	@ (8002a24 <Stream_Sensor_Data+0xf4>)
void Stream_Sensor_Data(void) {
 8002932:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    if (!streaming_active) return;
 8002936:	781b      	ldrb	r3, [r3, #0]
void Stream_Sensor_Data(void) {
 8002938:	b0a6      	sub	sp, #152	@ 0x98
    if (!streaming_active) return;
 800293a:	2b00      	cmp	r3, #0
 800293c:	d06a      	beq.n	8002a14 <Stream_Sensor_Data+0xe4>
    uint32_t current_time = HAL_GetTick();
 800293e:	f002 fa2d 	bl	8004d9c <HAL_GetTick>
    if (current_time - last_stream_time < stream_interval_ms) {
 8002942:	4939      	ldr	r1, [pc, #228]	@ (8002a28 <Stream_Sensor_Data+0xf8>)
    uint32_t current_time = HAL_GetTick();
 8002944:	4603      	mov	r3, r0
    if (current_time - last_stream_time < stream_interval_ms) {
 8002946:	680a      	ldr	r2, [r1, #0]
 8002948:	1a82      	subs	r2, r0, r2
 800294a:	4838      	ldr	r0, [pc, #224]	@ (8002a2c <Stream_Sensor_Data+0xfc>)
 800294c:	6800      	ldr	r0, [r0, #0]
 800294e:	4282      	cmp	r2, r0
 8002950:	d360      	bcc.n	8002a14 <Stream_Sensor_Data+0xe4>
        return;
    }
    last_stream_time = current_time;
 8002952:	600b      	str	r3, [r1, #0]

    char buffer[128];
    int len = snprintf(buffer, sizeof(buffer), "%lu", current_time);
 8002954:	a806      	add	r0, sp, #24
 8002956:	4a36      	ldr	r2, [pc, #216]	@ (8002a30 <Stream_Sensor_Data+0x100>)
 8002958:	2180      	movs	r1, #128	@ 0x80
 800295a:	f00a ff6b 	bl	800d834 <sniprintf>
 800295e:	4d35      	ldr	r5, [pc, #212]	@ (8002a34 <Stream_Sensor_Data+0x104>)
 8002960:	4604      	mov	r4, r0

    for (int i = 0; i < ACTIVE_SENSORS; i++) {
 8002962:	2600      	movs	r6, #0
            float x = sensors[i].magnetic_field[0] + sensors[i].offset[0];
            float y = sensors[i].magnetic_field[1] + sensors[i].offset[1];
            float z = sensors[i].magnetic_field[2] + sensors[i].offset[2];
            len += snprintf(buffer + len, sizeof(buffer) - len, ",%.1f,%.1f,%.1f", x, y, z);
        } else {
            len += snprintf(buffer + len, sizeof(buffer) - len, ",0,0,0");
 8002964:	4f34      	ldr	r7, [pc, #208]	@ (8002a38 <Stream_Sensor_Data+0x108>)
            len += snprintf(buffer + len, sizeof(buffer) - len, ",%.1f,%.1f,%.1f", x, y, z);
 8002966:	f8df 80d8 	ldr.w	r8, [pc, #216]	@ 8002a40 <Stream_Sensor_Data+0x110>
 800296a:	ab06      	add	r3, sp, #24
 800296c:	f1c4 0180 	rsb	r1, r4, #128	@ 0x80
 8002970:	1918      	adds	r0, r3, r4
        if (sensors[i].is_connected) {
 8002972:	f895 3051 	ldrb.w	r3, [r5, #81]	@ 0x51
 8002976:	2b00      	cmp	r3, #0
 8002978:	d04f      	beq.n	8002a1a <Stream_Sensor_Data+0xea>
            float z = sensors[i].magnetic_field[2] + sensors[i].offset[2];
 800297a:	edd5 7a10 	vldr	s15, [r5, #64]	@ 0x40
            len += snprintf(buffer + len, sizeof(buffer) - len, ",%.1f,%.1f,%.1f", x, y, z);
 800297e:	4642      	mov	r2, r8
            float z = sensors[i].magnetic_field[2] + sensors[i].offset[2];
 8002980:	ed95 7a0b 	vldr	s14, [r5, #44]	@ 0x2c
 8002984:	ee37 7a27 	vadd.f32	s14, s14, s15
            len += snprintf(buffer + len, sizeof(buffer) - len, ",%.1f,%.1f,%.1f", x, y, z);
 8002988:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 800298c:	ed8d 7b04 	vstr	d7, [sp, #16]
            float y = sensors[i].magnetic_field[1] + sensors[i].offset[1];
 8002990:	edd5 7a0f 	vldr	s15, [r5, #60]	@ 0x3c
 8002994:	ed95 7a0a 	vldr	s14, [r5, #40]	@ 0x28
 8002998:	ee37 7a27 	vadd.f32	s14, s14, s15
            len += snprintf(buffer + len, sizeof(buffer) - len, ",%.1f,%.1f,%.1f", x, y, z);
 800299c:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80029a0:	ed8d 7b02 	vstr	d7, [sp, #8]
            float x = sensors[i].magnetic_field[0] + sensors[i].offset[0];
 80029a4:	edd5 7a0e 	vldr	s15, [r5, #56]	@ 0x38
 80029a8:	ed95 7a09 	vldr	s14, [r5, #36]	@ 0x24
 80029ac:	ee37 7a27 	vadd.f32	s14, s14, s15
            len += snprintf(buffer + len, sizeof(buffer) - len, ",%.1f,%.1f,%.1f", x, y, z);
 80029b0:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80029b4:	ed8d 7b00 	vstr	d7, [sp]
 80029b8:	f00a ff3c 	bl	800d834 <sniprintf>
    for (int i = 0; i < ACTIVE_SENSORS; i++) {
 80029bc:	3601      	adds	r6, #1
            len += snprintf(buffer + len, sizeof(buffer) - len, ",0,0,0");
 80029be:	4404      	add	r4, r0
    for (int i = 0; i < ACTIVE_SENSORS; i++) {
 80029c0:	3560      	adds	r5, #96	@ 0x60
 80029c2:	2e05      	cmp	r6, #5
 80029c4:	d1d1      	bne.n	800296a <Stream_Sensor_Data+0x3a>
        }
    }
    len += snprintf(buffer + len, sizeof(buffer) - len, ",%.1f,%.1f,%.1f",
                    system_state.ball_position[0],
                    system_state.ball_position[1],
                    system_state.ball_position[2]);
 80029c6:	4b1d      	ldr	r3, [pc, #116]	@ (8002a3c <Stream_Sensor_Data+0x10c>)
    len += snprintf(buffer + len, sizeof(buffer) - len, ",%.1f,%.1f,%.1f",
 80029c8:	f1c4 0180 	rsb	r1, r4, #128	@ 0x80
 80029cc:	4a1c      	ldr	r2, [pc, #112]	@ (8002a40 <Stream_Sensor_Data+0x110>)
 80029ce:	ed93 7a06 	vldr	s14, [r3, #24]
 80029d2:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80029d6:	ed8d 7b04 	vstr	d7, [sp, #16]
 80029da:	ed93 7a05 	vldr	s14, [r3, #20]
 80029de:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80029e2:	ed8d 7b02 	vstr	d7, [sp, #8]
 80029e6:	ed93 7a04 	vldr	s14, [r3, #16]
 80029ea:	ab06      	add	r3, sp, #24
 80029ec:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80029f0:	1918      	adds	r0, r3, r4
 80029f2:	ed8d 7b00 	vstr	d7, [sp]
 80029f6:	f00a ff1d 	bl	800d834 <sniprintf>
    strcat(buffer, "\n");
 80029fa:	4912      	ldr	r1, [pc, #72]	@ (8002a44 <Stream_Sensor_Data+0x114>)
 80029fc:	a806      	add	r0, sp, #24
 80029fe:	f00a fff9 	bl	800d9f4 <strcat>
    HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 10);
 8002a02:	a806      	add	r0, sp, #24
 8002a04:	f7fd fccc 	bl	80003a0 <strlen>
 8002a08:	230a      	movs	r3, #10
 8002a0a:	b282      	uxth	r2, r0
 8002a0c:	a906      	add	r1, sp, #24
 8002a0e:	480e      	ldr	r0, [pc, #56]	@ (8002a48 <Stream_Sensor_Data+0x118>)
 8002a10:	f007 faf3 	bl	8009ffa <HAL_UART_Transmit>
}
 8002a14:	b026      	add	sp, #152	@ 0x98
 8002a16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            len += snprintf(buffer + len, sizeof(buffer) - len, ",0,0,0");
 8002a1a:	463a      	mov	r2, r7
 8002a1c:	f00a ff0a 	bl	800d834 <sniprintf>
 8002a20:	e7cc      	b.n	80029bc <Stream_Sensor_Data+0x8c>
 8002a22:	bf00      	nop
 8002a24:	24002e34 	.word	0x24002e34
 8002a28:	24002e40 	.word	0x24002e40
 8002a2c:	240000b0 	.word	0x240000b0
 8002a30:	080110b3 	.word	0x080110b3
 8002a34:	240054f0 	.word	0x240054f0
 8002a38:	080110c7 	.word	0x080110c7
 8002a3c:	24002e08 	.word	0x24002e08
 8002a40:	080110b7 	.word	0x080110b7
 8002a44:	080116f2 	.word	0x080116f2
 8002a48:	24005ae4 	.word	0x24005ae4

08002a4c <Process_Coil_Calib_Data>:
void Process_Coil_Calib_Data(uint8_t *buffer, uint32_t len) {
 8002a4c:	b573      	push	{r0, r1, r4, r5, r6, lr}
    Debug_Print(LOG_LEVEL_INFO, "Processing %d bytes...\r\n", len);
 8002a4e:	460a      	mov	r2, r1
void Process_Coil_Calib_Data(uint8_t *buffer, uint32_t len) {
 8002a50:	460d      	mov	r5, r1
 8002a52:	4604      	mov	r4, r0
    Debug_Print(LOG_LEVEL_INFO, "Processing %d bytes...\r\n", len);
 8002a54:	4931      	ldr	r1, [pc, #196]	@ (8002b1c <Process_Coil_Calib_Data+0xd0>)
 8002a56:	2002      	movs	r0, #2
 8002a58:	f7fe facc 	bl	8000ff4 <Debug_Print>

    if (len != sizeof(CoilCalibData_t)) {
 8002a5c:	f242 42d8 	movw	r2, #9432	@ 0x24d8
 8002a60:	4295      	cmp	r5, r2
 8002a62:	d007      	beq.n	8002a74 <Process_Coil_Calib_Data+0x28>
        Debug_Print(LOG_LEVEL_ERROR, "Data size mismatch: expected %d, got %d\r\n",
 8002a64:	462b      	mov	r3, r5
 8002a66:	492e      	ldr	r1, [pc, #184]	@ (8002b20 <Process_Coil_Calib_Data+0xd4>)
 8002a68:	2000      	movs	r0, #0
    Debug_Print(LOG_LEVEL_INFO, "Writing data to QSPI...\r\n");
    QSPI_Flash_WriteBuffer(COIL_CALIB_FLASH_ADDR, buffer, sizeof(CoilCalibData_t));

    Debug_Print(LOG_LEVEL_INFO, "Coil calibration saved to QSPI at 0x%06lX\r\n", COIL_CALIB_FLASH_ADDR);
    HAL_UART_Transmit(&huart2, (uint8_t*)"OK\r\n", 4, 100);
}
 8002a6a:	b002      	add	sp, #8
 8002a6c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        Debug_Print(LOG_LEVEL_ERROR, "Data size mismatch: expected %d, got %d\r\n",
 8002a70:	f7fe bac0 	b.w	8000ff4 <Debug_Print>
    Debug_Print(LOG_LEVEL_INFO, "Signature: 0x%08X, Version: %d\r\n",
 8002a74:	e9d4 2300 	ldrd	r2, r3, [r4]
 8002a78:	492a      	ldr	r1, [pc, #168]	@ (8002b24 <Process_Coil_Calib_Data+0xd8>)
 8002a7a:	2002      	movs	r0, #2
 8002a7c:	f7fe faba 	bl	8000ff4 <Debug_Print>
    if (hdr->signature != COIL_CALIB_SIGNATURE) {
 8002a80:	6822      	ldr	r2, [r4, #0]
 8002a82:	4b29      	ldr	r3, [pc, #164]	@ (8002b28 <Process_Coil_Calib_Data+0xdc>)
 8002a84:	429a      	cmp	r2, r3
 8002a86:	d006      	beq.n	8002a96 <Process_Coil_Calib_Data+0x4a>
        Debug_Print(LOG_LEVEL_ERROR, "Invalid signature\r\n");
 8002a88:	4928      	ldr	r1, [pc, #160]	@ (8002b2c <Process_Coil_Calib_Data+0xe0>)
        Debug_Print(LOG_LEVEL_ERROR, "Invalid version\r\n");
 8002a8a:	2000      	movs	r0, #0
}
 8002a8c:	b002      	add	sp, #8
 8002a8e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        Debug_Print(LOG_LEVEL_ERROR, "Invalid version\r\n");
 8002a92:	f7fe baaf 	b.w	8000ff4 <Debug_Print>
    if (hdr->version != COIL_CALIB_VERSION) {
 8002a96:	6863      	ldr	r3, [r4, #4]
 8002a98:	2b01      	cmp	r3, #1
 8002a9a:	d001      	beq.n	8002aa0 <Process_Coil_Calib_Data+0x54>
        Debug_Print(LOG_LEVEL_ERROR, "Invalid version\r\n");
 8002a9c:	4924      	ldr	r1, [pc, #144]	@ (8002b30 <Process_Coil_Calib_Data+0xe4>)
 8002a9e:	e7f4      	b.n	8002a8a <Process_Coil_Calib_Data+0x3e>
        hdr->num_sensors != COIL_CALIB_NUM_SENSORS ||
 8002aa0:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
        hdr->num_points != COIL_CALIB_NUM_POINTS) {
 8002aa4:	6921      	ldr	r1, [r4, #16]
    if (hdr->num_coils != COIL_CALIB_NUM_COILS ||
 8002aa6:	2a0c      	cmp	r2, #12
 8002aa8:	d103      	bne.n	8002ab2 <Process_Coil_Calib_Data+0x66>
 8002aaa:	2b05      	cmp	r3, #5
 8002aac:	d101      	bne.n	8002ab2 <Process_Coil_Calib_Data+0x66>
        hdr->num_sensors != COIL_CALIB_NUM_SENSORS ||
 8002aae:	290d      	cmp	r1, #13
 8002ab0:	d006      	beq.n	8002ac0 <Process_Coil_Calib_Data+0x74>
        Debug_Print(LOG_LEVEL_ERROR, "Size mismatch: coils=%d, sensors=%d, points=%d\r\n",
 8002ab2:	9100      	str	r1, [sp, #0]
 8002ab4:	2000      	movs	r0, #0
 8002ab6:	491f      	ldr	r1, [pc, #124]	@ (8002b34 <Process_Coil_Calib_Data+0xe8>)
 8002ab8:	f7fe fa9c 	bl	8000ff4 <Debug_Print>
}
 8002abc:	b002      	add	sp, #8
 8002abe:	bd70      	pop	{r4, r5, r6, pc}
    for (uint32_t addr = COIL_CALIB_FLASH_ADDR; addr < COIL_CALIB_FLASH_ADDR + sizeof(CoilCalibData_t); addr += 4096) {
 8002ac0:	f44f 3580 	mov.w	r5, #65536	@ 0x10000
        Debug_Print(LOG_LEVEL_INFO, "Erased sector at 0x%06lX\r\n", addr);
 8002ac4:	4e1c      	ldr	r6, [pc, #112]	@ (8002b38 <Process_Coil_Calib_Data+0xec>)
    Debug_Print(LOG_LEVEL_INFO, "Erasing sectors...\r\n");
 8002ac6:	491d      	ldr	r1, [pc, #116]	@ (8002b3c <Process_Coil_Calib_Data+0xf0>)
 8002ac8:	2002      	movs	r0, #2
 8002aca:	f7fe fa93 	bl	8000ff4 <Debug_Print>
        QSPI_Flash_EraseSector(addr);
 8002ace:	4628      	mov	r0, r5
 8002ad0:	f000 feaa 	bl	8003828 <QSPI_Flash_EraseSector>
        Debug_Print(LOG_LEVEL_INFO, "Erased sector at 0x%06lX\r\n", addr);
 8002ad4:	462a      	mov	r2, r5
    for (uint32_t addr = COIL_CALIB_FLASH_ADDR; addr < COIL_CALIB_FLASH_ADDR + sizeof(CoilCalibData_t); addr += 4096) {
 8002ad6:	f505 5580 	add.w	r5, r5, #4096	@ 0x1000
        Debug_Print(LOG_LEVEL_INFO, "Erased sector at 0x%06lX\r\n", addr);
 8002ada:	4631      	mov	r1, r6
 8002adc:	2002      	movs	r0, #2
 8002ade:	f7fe fa89 	bl	8000ff4 <Debug_Print>
    for (uint32_t addr = COIL_CALIB_FLASH_ADDR; addr < COIL_CALIB_FLASH_ADDR + sizeof(CoilCalibData_t); addr += 4096) {
 8002ae2:	f5b5 3f98 	cmp.w	r5, #77824	@ 0x13000
 8002ae6:	d1f2      	bne.n	8002ace <Process_Coil_Calib_Data+0x82>
    Debug_Print(LOG_LEVEL_INFO, "Writing data to QSPI...\r\n");
 8002ae8:	4915      	ldr	r1, [pc, #84]	@ (8002b40 <Process_Coil_Calib_Data+0xf4>)
 8002aea:	2002      	movs	r0, #2
 8002aec:	f7fe fa82 	bl	8000ff4 <Debug_Print>
    QSPI_Flash_WriteBuffer(COIL_CALIB_FLASH_ADDR, buffer, sizeof(CoilCalibData_t));
 8002af0:	4621      	mov	r1, r4
 8002af2:	f242 42d8 	movw	r2, #9432	@ 0x24d8
 8002af6:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8002afa:	f000 fee9 	bl	80038d0 <QSPI_Flash_WriteBuffer>
    Debug_Print(LOG_LEVEL_INFO, "Coil calibration saved to QSPI at 0x%06lX\r\n", COIL_CALIB_FLASH_ADDR);
 8002afe:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002b02:	4910      	ldr	r1, [pc, #64]	@ (8002b44 <Process_Coil_Calib_Data+0xf8>)
 8002b04:	2002      	movs	r0, #2
 8002b06:	f7fe fa75 	bl	8000ff4 <Debug_Print>
    HAL_UART_Transmit(&huart2, (uint8_t*)"OK\r\n", 4, 100);
 8002b0a:	2364      	movs	r3, #100	@ 0x64
 8002b0c:	2204      	movs	r2, #4
 8002b0e:	490e      	ldr	r1, [pc, #56]	@ (8002b48 <Process_Coil_Calib_Data+0xfc>)
 8002b10:	480e      	ldr	r0, [pc, #56]	@ (8002b4c <Process_Coil_Calib_Data+0x100>)
}
 8002b12:	b002      	add	sp, #8
 8002b14:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UART_Transmit(&huart2, (uint8_t*)"OK\r\n", 4, 100);
 8002b18:	f007 ba6f 	b.w	8009ffa <HAL_UART_Transmit>
 8002b1c:	080110ce 	.word	0x080110ce
 8002b20:	080110e7 	.word	0x080110e7
 8002b24:	08011111 	.word	0x08011111
 8002b28:	cafebabe 	.word	0xcafebabe
 8002b2c:	08011132 	.word	0x08011132
 8002b30:	08011146 	.word	0x08011146
 8002b34:	08011158 	.word	0x08011158
 8002b38:	0801119e 	.word	0x0801119e
 8002b3c:	08011189 	.word	0x08011189
 8002b40:	080111b9 	.word	0x080111b9
 8002b44:	080111d3 	.word	0x080111d3
 8002b48:	080111ff 	.word	0x080111ff
 8002b4c:	24005ae4 	.word	0x24005ae4

08002b50 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

// FIX: ЕДИНСТВЕННЫЙ обработчик UART (объединяем USART2 и USART3)
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
    if (huart->Instance == USART2) {
 8002b50:	6802      	ldr	r2, [r0, #0]
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8002b52:	b538      	push	{r3, r4, r5, lr}
    if (huart->Instance == USART2) {
 8002b54:	4b24      	ldr	r3, [pc, #144]	@ (8002be8 <HAL_UART_RxCpltCallback+0x98>)
 8002b56:	429a      	cmp	r2, r3
 8002b58:	d145      	bne.n	8002be6 <HAL_UART_RxCpltCallback+0x96>
        if (binary_rx_mode) {
 8002b5a:	4a24      	ldr	r2, [pc, #144]	@ (8002bec <HAL_UART_RxCpltCallback+0x9c>)
 8002b5c:	7813      	ldrb	r3, [r2, #0]
 8002b5e:	b1d3      	cbz	r3, 8002b96 <HAL_UART_RxCpltCallback+0x46>
            // Режим приёма бинарных данных
            if (binary_rx_index < binary_rx_total) {
 8002b60:	4c23      	ldr	r4, [pc, #140]	@ (8002bf0 <HAL_UART_RxCpltCallback+0xa0>)
 8002b62:	4924      	ldr	r1, [pc, #144]	@ (8002bf4 <HAL_UART_RxCpltCallback+0xa4>)
 8002b64:	6823      	ldr	r3, [r4, #0]
 8002b66:	6809      	ldr	r1, [r1, #0]
 8002b68:	428b      	cmp	r3, r1
 8002b6a:	d30b      	bcc.n	8002b84 <HAL_UART_RxCpltCallback+0x34>
                binary_rx_buffer[binary_rx_index++] = RxChar;
            }
            if (binary_rx_index >= binary_rx_total) {
                // Приняли все данные – выходим из режима и запускаем сохранение
                binary_rx_mode = 0;
 8002b6c:	2300      	movs	r3, #0
                // Сохраняем данные (можно вызвать функцию обработки)
                Process_Coil_Calib_Data(binary_rx_buffer, binary_rx_total);
 8002b6e:	4822      	ldr	r0, [pc, #136]	@ (8002bf8 <HAL_UART_RxCpltCallback+0xa8>)
                binary_rx_mode = 0;
 8002b70:	7013      	strb	r3, [r2, #0]
                Process_Coil_Calib_Data(binary_rx_buffer, binary_rx_total);
 8002b72:	f7ff ff6b 	bl	8002a4c <Process_Coil_Calib_Data>
            } else if (command_index < sizeof(command_buffer) - 1) {
                command_buffer[command_index++] = RxChar;
                HAL_UART_Transmit(&huart2, &RxChar, 1, 10);
            }
        }
        HAL_UART_Receive_IT(&huart2, &RxChar, 1);
 8002b76:	2201      	movs	r2, #1
 8002b78:	4920      	ldr	r1, [pc, #128]	@ (8002bfc <HAL_UART_RxCpltCallback+0xac>)
 8002b7a:	4821      	ldr	r0, [pc, #132]	@ (8002c00 <HAL_UART_RxCpltCallback+0xb0>)
    }
}
 8002b7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
        HAL_UART_Receive_IT(&huart2, &RxChar, 1);
 8002b80:	f007 bba6 	b.w	800a2d0 <HAL_UART_Receive_IT>
                binary_rx_buffer[binary_rx_index++] = RxChar;
 8002b84:	1c58      	adds	r0, r3, #1
 8002b86:	6020      	str	r0, [r4, #0]
            if (binary_rx_index >= binary_rx_total) {
 8002b88:	4281      	cmp	r1, r0
                binary_rx_buffer[binary_rx_index++] = RxChar;
 8002b8a:	4c1c      	ldr	r4, [pc, #112]	@ (8002bfc <HAL_UART_RxCpltCallback+0xac>)
 8002b8c:	7825      	ldrb	r5, [r4, #0]
 8002b8e:	4c1a      	ldr	r4, [pc, #104]	@ (8002bf8 <HAL_UART_RxCpltCallback+0xa8>)
 8002b90:	54e5      	strb	r5, [r4, r3]
            if (binary_rx_index >= binary_rx_total) {
 8002b92:	d8f0      	bhi.n	8002b76 <HAL_UART_RxCpltCallback+0x26>
 8002b94:	e7ea      	b.n	8002b6c <HAL_UART_RxCpltCallback+0x1c>
            if (RxChar == '\r' || RxChar == '\n') {
 8002b96:	4919      	ldr	r1, [pc, #100]	@ (8002bfc <HAL_UART_RxCpltCallback+0xac>)
            } else if (command_index < sizeof(command_buffer) - 1) {
 8002b98:	481a      	ldr	r0, [pc, #104]	@ (8002c04 <HAL_UART_RxCpltCallback+0xb4>)
            if (RxChar == '\r' || RxChar == '\n') {
 8002b9a:	780a      	ldrb	r2, [r1, #0]
            } else if (command_index < sizeof(command_buffer) - 1) {
 8002b9c:	8803      	ldrh	r3, [r0, #0]
            if (RxChar == '\r' || RxChar == '\n') {
 8002b9e:	2a0d      	cmp	r2, #13
 8002ba0:	d001      	beq.n	8002ba6 <HAL_UART_RxCpltCallback+0x56>
 8002ba2:	2a0a      	cmp	r2, #10
 8002ba4:	d10a      	bne.n	8002bbc <HAL_UART_RxCpltCallback+0x6c>
                if (command_index > 0) {
 8002ba6:	b113      	cbz	r3, 8002bae <HAL_UART_RxCpltCallback+0x5e>
                    new_command = 1;
 8002ba8:	4b17      	ldr	r3, [pc, #92]	@ (8002c08 <HAL_UART_RxCpltCallback+0xb8>)
 8002baa:	2201      	movs	r2, #1
 8002bac:	701a      	strb	r2, [r3, #0]
                HAL_UART_Transmit(&huart2, (uint8_t*)"\r\n", 2, 10);
 8002bae:	230a      	movs	r3, #10
 8002bb0:	2202      	movs	r2, #2
 8002bb2:	4916      	ldr	r1, [pc, #88]	@ (8002c0c <HAL_UART_RxCpltCallback+0xbc>)
                HAL_UART_Transmit(&huart2, &RxChar, 1, 10);
 8002bb4:	4812      	ldr	r0, [pc, #72]	@ (8002c00 <HAL_UART_RxCpltCallback+0xb0>)
 8002bb6:	f007 fa20 	bl	8009ffa <HAL_UART_Transmit>
 8002bba:	e7dc      	b.n	8002b76 <HAL_UART_RxCpltCallback+0x26>
            } else if (RxChar == '\b' || RxChar == 127) {
 8002bbc:	2a08      	cmp	r2, #8
 8002bbe:	d001      	beq.n	8002bc4 <HAL_UART_RxCpltCallback+0x74>
 8002bc0:	2a7f      	cmp	r2, #127	@ 0x7f
 8002bc2:	d107      	bne.n	8002bd4 <HAL_UART_RxCpltCallback+0x84>
                if (command_index > 0) {
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d0d6      	beq.n	8002b76 <HAL_UART_RxCpltCallback+0x26>
                    command_index--;
 8002bc8:	3b01      	subs	r3, #1
                    HAL_UART_Transmit(&huart2, (uint8_t*)"\b \b", 3, 10);
 8002bca:	2203      	movs	r2, #3
 8002bcc:	4910      	ldr	r1, [pc, #64]	@ (8002c10 <HAL_UART_RxCpltCallback+0xc0>)
                    command_index--;
 8002bce:	8003      	strh	r3, [r0, #0]
                    HAL_UART_Transmit(&huart2, (uint8_t*)"\b \b", 3, 10);
 8002bd0:	230a      	movs	r3, #10
 8002bd2:	e7ef      	b.n	8002bb4 <HAL_UART_RxCpltCallback+0x64>
            } else if (command_index < sizeof(command_buffer) - 1) {
 8002bd4:	2b3e      	cmp	r3, #62	@ 0x3e
 8002bd6:	d8ce      	bhi.n	8002b76 <HAL_UART_RxCpltCallback+0x26>
                command_buffer[command_index++] = RxChar;
 8002bd8:	1c5c      	adds	r4, r3, #1
 8002bda:	8004      	strh	r4, [r0, #0]
 8002bdc:	480d      	ldr	r0, [pc, #52]	@ (8002c14 <HAL_UART_RxCpltCallback+0xc4>)
 8002bde:	54c2      	strb	r2, [r0, r3]
                HAL_UART_Transmit(&huart2, &RxChar, 1, 10);
 8002be0:	230a      	movs	r3, #10
 8002be2:	2201      	movs	r2, #1
 8002be4:	e7e6      	b.n	8002bb4 <HAL_UART_RxCpltCallback+0x64>
}
 8002be6:	bd38      	pop	{r3, r4, r5, pc}
 8002be8:	40004400 	.word	0x40004400
 8002bec:	240054a0 	.word	0x240054a0
 8002bf0:	24002fc4 	.word	0x24002fc4
 8002bf4:	24002fc0 	.word	0x24002fc0
 8002bf8:	24002fc8 	.word	0x24002fc8
 8002bfc:	24002e4c 	.word	0x24002e4c
 8002c00:	24005ae4 	.word	0x24005ae4
 8002c04:	24002e4e 	.word	0x24002e4e
 8002c08:	24002e35 	.word	0x24002e35
 8002c0c:	080116f1 	.word	0x080116f1
 8002c10:	080112a4 	.word	0x080112a4
 8002c14:	24002e50 	.word	0x24002e50

08002c18 <Error_Handler>:

// FIX: ЕДИНСТВЕННЫЙ Error_Handler
void Error_Handler(void) {
    Debug_Print(LOG_LEVEL_ERROR, "Fatal error occurred! System halted.\r\n");
 8002c18:	4904      	ldr	r1, [pc, #16]	@ (8002c2c <Error_Handler+0x14>)
 8002c1a:	2000      	movs	r0, #0
void Error_Handler(void) {
 8002c1c:	b508      	push	{r3, lr}
    Debug_Print(LOG_LEVEL_ERROR, "Fatal error occurred! System halted.\r\n");
 8002c1e:	f7fe f9e9 	bl	8000ff4 <Debug_Print>
    while(1) {
        HAL_Delay(500);
 8002c22:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002c26:	f002 f8bf 	bl	8004da8 <HAL_Delay>
    while(1) {
 8002c2a:	e7fa      	b.n	8002c22 <Error_Handler+0xa>
 8002c2c:	080112a8 	.word	0x080112a8

08002c30 <SystemClock_Config>:
{
 8002c30:	b530      	push	{r4, r5, lr}
 8002c32:	b09d      	sub	sp, #116	@ 0x74
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002c34:	224c      	movs	r2, #76	@ 0x4c
 8002c36:	2100      	movs	r1, #0
 8002c38:	a809      	add	r0, sp, #36	@ 0x24
 8002c3a:	f00a fed3 	bl	800d9e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002c3e:	2220      	movs	r2, #32
 8002c40:	2100      	movs	r1, #0
 8002c42:	a801      	add	r0, sp, #4
 8002c44:	f00a fece 	bl	800d9e4 <memset>
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8002c48:	2002      	movs	r0, #2
 8002c4a:	f003 fda3 	bl	8006794 <HAL_PWREx_ConfigSupply>
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002c4e:	2300      	movs	r3, #0
 8002c50:	9300      	str	r3, [sp, #0]
 8002c52:	4b22      	ldr	r3, [pc, #136]	@ (8002cdc <SystemClock_Config+0xac>)
 8002c54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c56:	f022 0201 	bic.w	r2, r2, #1
 8002c5a:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002c5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c5e:	f003 0301 	and.w	r3, r3, #1
 8002c62:	9300      	str	r3, [sp, #0]
 8002c64:	4b1e      	ldr	r3, [pc, #120]	@ (8002ce0 <SystemClock_Config+0xb0>)
 8002c66:	699a      	ldr	r2, [r3, #24]
 8002c68:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 8002c6c:	619a      	str	r2, [r3, #24]
 8002c6e:	699a      	ldr	r2, [r3, #24]
 8002c70:	f402 4240 	and.w	r2, r2, #49152	@ 0xc000
 8002c74:	9200      	str	r2, [sp, #0]
 8002c76:	9a00      	ldr	r2, [sp, #0]
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8002c78:	699a      	ldr	r2, [r3, #24]
 8002c7a:	0494      	lsls	r4, r2, #18
 8002c7c:	d5fc      	bpl.n	8002c78 <SystemClock_Config+0x48>
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002c7e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002c82:	2101      	movs	r1, #1
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002c84:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8002c86:	200c      	movs	r0, #12
  RCC_OscInitStruct.PLL.PLLN = 64;
 8002c88:	2540      	movs	r5, #64	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 2;
 8002c8a:	9414      	str	r4, [sp, #80]	@ 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002c8c:	e9cd 1309 	strd	r1, r3, [sp, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002c90:	2304      	movs	r3, #4
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002c92:	e9cd 3417 	strd	r3, r4, [sp, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8002c96:	2300      	movs	r3, #0
 8002c98:	e9cd 0319 	strd	r0, r3, [sp, #100]	@ 0x64
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002c9c:	a809      	add	r0, sp, #36	@ 0x24
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8002c9e:	931b      	str	r3, [sp, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002ca0:	e9cd 4412 	strd	r4, r4, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = 2;
 8002ca4:	e9cd 5415 	strd	r5, r4, [sp, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002ca8:	f004 f81e 	bl	8006ce8 <HAL_RCC_OscConfig>
 8002cac:	b108      	cbz	r0, 8002cb2 <SystemClock_Config+0x82>
    Error_Handler();
 8002cae:	f7ff ffb3 	bl	8002c18 <Error_Handler>
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002cb2:	2303      	movs	r3, #3
 8002cb4:	223f      	movs	r2, #63	@ 0x3f
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8002cb6:	9003      	str	r0, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002cb8:	4621      	mov	r1, r4
 8002cba:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8002cbc:	9506      	str	r5, [sp, #24]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002cbe:	e9cd 2301 	strd	r2, r3, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8002cc2:	2308      	movs	r3, #8
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8002cc4:	e9cd 3504 	strd	r3, r5, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8002cc8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8002ccc:	e9cd 3507 	strd	r3, r5, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002cd0:	f004 fb54 	bl	800737c <HAL_RCC_ClockConfig>
 8002cd4:	2800      	cmp	r0, #0
 8002cd6:	d1ea      	bne.n	8002cae <SystemClock_Config+0x7e>
}
 8002cd8:	b01d      	add	sp, #116	@ 0x74
 8002cda:	bd30      	pop	{r4, r5, pc}
 8002cdc:	58000400 	.word	0x58000400
 8002ce0:	58024800 	.word	0x58024800

08002ce4 <Process_Console_Commands>:
    }
}

void Process_Console_Commands(void) {
    if (!new_command) return;
 8002ce4:	4a9e      	ldr	r2, [pc, #632]	@ (8002f60 <Process_Console_Commands+0x27c>)
void Process_Console_Commands(void) {
 8002ce6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002cea:	ed2d 8b08 	vpush	{d8-d11}
    if (!new_command) return;
 8002cee:	7813      	ldrb	r3, [r2, #0]
void Process_Console_Commands(void) {
 8002cf0:	b086      	sub	sp, #24
    if (!new_command) return;
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	f000 833a 	beq.w	800336c <Process_Console_Commands+0x688>
    new_command = 0;
 8002cf8:	2300      	movs	r3, #0

    command_buffer[command_index] = '\0';
 8002cfa:	4e9a      	ldr	r6, [pc, #616]	@ (8002f64 <Process_Console_Commands+0x280>)
    new_command = 0;
 8002cfc:	7013      	strb	r3, [r2, #0]
    command_buffer[command_index] = '\0';
 8002cfe:	8831      	ldrh	r1, [r6, #0]
 8002d00:	4a99      	ldr	r2, [pc, #612]	@ (8002f68 <Process_Console_Commands+0x284>)
 8002d02:	5453      	strb	r3, [r2, r1]
    total_commands++;
 8002d04:	4999      	ldr	r1, [pc, #612]	@ (8002f6c <Process_Console_Commands+0x288>)
 8002d06:	680b      	ldr	r3, [r1, #0]
 8002d08:	3301      	adds	r3, #1
 8002d0a:	600b      	str	r3, [r1, #0]

    // Удаляем пробелы в начале и конце
    char *cmd_start = (char*)command_buffer;
    while (*cmd_start == ' ' || *cmd_start == '\t' || *cmd_start == '\r' || *cmd_start == '\n')
 8002d0c:	4614      	mov	r4, r2
 8002d0e:	3201      	adds	r2, #1
 8002d10:	7823      	ldrb	r3, [r4, #0]
 8002d12:	3b09      	subs	r3, #9
 8002d14:	b2db      	uxtb	r3, r3
 8002d16:	2b17      	cmp	r3, #23
 8002d18:	d804      	bhi.n	8002d24 <Process_Console_Commands+0x40>
 8002d1a:	4995      	ldr	r1, [pc, #596]	@ (8002f70 <Process_Console_Commands+0x28c>)
 8002d1c:	fa21 f303 	lsr.w	r3, r1, r3
 8002d20:	07d9      	lsls	r1, r3, #31
 8002d22:	d4f3      	bmi.n	8002d0c <Process_Console_Commands+0x28>
        cmd_start++;

    int len = strlen(cmd_start);
 8002d24:	4620      	mov	r0, r4
    while (len > 0 && (cmd_start[len-1] == ' ' || cmd_start[len-1] == '\t' ||
                        cmd_start[len-1] == '\r' || cmd_start[len-1] == '\n')) {
        cmd_start[--len] = '\0';
 8002d26:	2500      	movs	r5, #0
    int len = strlen(cmd_start);
 8002d28:	f7fd fb3a 	bl	80003a0 <strlen>
    while (len > 0 && (cmd_start[len-1] == ' ' || cmd_start[len-1] == '\t' ||
 8002d2c:	4990      	ldr	r1, [pc, #576]	@ (8002f70 <Process_Console_Commands+0x28c>)
 8002d2e:	1822      	adds	r2, r4, r0
 8002d30:	b1a8      	cbz	r0, 8002d5e <Process_Console_Commands+0x7a>
 8002d32:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8002d36:	3b09      	subs	r3, #9
 8002d38:	b2db      	uxtb	r3, r3
 8002d3a:	2b17      	cmp	r3, #23
 8002d3c:	d803      	bhi.n	8002d46 <Process_Console_Commands+0x62>
 8002d3e:	fa21 f303 	lsr.w	r3, r1, r3
 8002d42:	07db      	lsls	r3, r3, #31
 8002d44:	d418      	bmi.n	8002d78 <Process_Console_Commands+0x94>
        Show_Prompt();
        return;
    }


    char *cmd = strtok(cmd_start, " ");
 8002d46:	4620      	mov	r0, r4
 8002d48:	498a      	ldr	r1, [pc, #552]	@ (8002f74 <Process_Console_Commands+0x290>)
 8002d4a:	f00a fe75 	bl	800da38 <strtok>
    if (cmd == NULL) {
 8002d4e:	4604      	mov	r4, r0
 8002d50:	b128      	cbz	r0, 8002d5e <Process_Console_Commands+0x7a>
        memset(command_buffer, 0, sizeof(command_buffer));
        Show_Prompt();
        return;
    }

    if (strcmp(cmd, "help") == 0) {
 8002d52:	4989      	ldr	r1, [pc, #548]	@ (8002f78 <Process_Console_Commands+0x294>)
 8002d54:	f7fd fac4 	bl	80002e0 <strcmp>
 8002d58:	b990      	cbnz	r0, 8002d80 <Process_Console_Commands+0x9c>
        Show_Help_Menu();
 8002d5a:	f7ff fcff 	bl	800275c <Show_Help_Menu>
        command_index = 0;
 8002d5e:	2100      	movs	r1, #0
        memset(command_buffer, 0, sizeof(command_buffer));
 8002d60:	2240      	movs	r2, #64	@ 0x40
 8002d62:	4881      	ldr	r0, [pc, #516]	@ (8002f68 <Process_Console_Commands+0x284>)
        command_index = 0;
 8002d64:	8031      	strh	r1, [r6, #0]
        memset(command_buffer, 0, sizeof(command_buffer));
 8002d66:	f00a fe3d 	bl	800d9e4 <memset>
    }

    command_index = 0;
    memset(command_buffer, 0, sizeof(command_buffer));
    Show_Prompt();
}
 8002d6a:	b006      	add	sp, #24
 8002d6c:	ecbd 8b08 	vpop	{d8-d11}
 8002d70:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
        Show_Prompt();
 8002d74:	f7ff bd68 	b.w	8002848 <Show_Prompt>
        cmd_start[--len] = '\0';
 8002d78:	3801      	subs	r0, #1
 8002d7a:	f802 5d01 	strb.w	r5, [r2, #-1]!
 8002d7e:	e7d7      	b.n	8002d30 <Process_Console_Commands+0x4c>
    else if (strcmp(cmd, "status") == 0) {
 8002d80:	497e      	ldr	r1, [pc, #504]	@ (8002f7c <Process_Console_Commands+0x298>)
 8002d82:	4620      	mov	r0, r4
 8002d84:	f7fd faac 	bl	80002e0 <strcmp>
 8002d88:	b910      	cbnz	r0, 8002d90 <Process_Console_Commands+0xac>
        Show_System_Status();
 8002d8a:	f7ff fd67 	bl	800285c <Show_System_Status>
 8002d8e:	e7e6      	b.n	8002d5e <Process_Console_Commands+0x7a>
    else if (strcmp(cmd, "coil") == 0) {
 8002d90:	497b      	ldr	r1, [pc, #492]	@ (8002f80 <Process_Console_Commands+0x29c>)
 8002d92:	4620      	mov	r0, r4
 8002d94:	f7fd faa4 	bl	80002e0 <strcmp>
 8002d98:	4605      	mov	r5, r0
 8002d9a:	bb48      	cbnz	r0, 8002df0 <Process_Console_Commands+0x10c>
        char *idx_str = strtok(NULL, " ");
 8002d9c:	4975      	ldr	r1, [pc, #468]	@ (8002f74 <Process_Console_Commands+0x290>)
 8002d9e:	f00a fe4b 	bl	800da38 <strtok>
 8002da2:	4604      	mov	r4, r0
        char *power_str = strtok(NULL, " ");
 8002da4:	4973      	ldr	r1, [pc, #460]	@ (8002f74 <Process_Console_Commands+0x290>)
 8002da6:	4628      	mov	r0, r5
 8002da8:	f00a fe46 	bl	800da38 <strtok>
 8002dac:	4605      	mov	r5, r0
        if (idx_str && power_str) {
 8002dae:	b1ec      	cbz	r4, 8002dec <Process_Console_Commands+0x108>
 8002db0:	b1e0      	cbz	r0, 8002dec <Process_Console_Commands+0x108>
            int idx = atoi(idx_str);
 8002db2:	4620      	mov	r0, r4
 8002db4:	f008 ff77 	bl	800bca6 <atoi>
 8002db8:	4604      	mov	r4, r0
            float power = atof(power_str);
 8002dba:	4628      	mov	r0, r5
 8002dbc:	f008 ff70 	bl	800bca0 <atof>
            if (idx >= 0 && idx < NUM_COILS) {
 8002dc0:	2c0b      	cmp	r4, #11
 8002dc2:	d810      	bhi.n	8002de6 <Process_Console_Commands+0x102>
            float power = atof(power_str);
 8002dc4:	eeb7 8bc0 	vcvt.f32.f64	s16, d0
                Set_Coil_Power(idx, power);
 8002dc8:	b2e0      	uxtb	r0, r4
 8002dca:	eeb0 0a48 	vmov.f32	s0, s16
 8002dce:	f7fd fff1 	bl	8000db4 <Set_Coil_Power>
                Debug_Print(LOG_LEVEL_INFO, "Coil %d set to %.2f\r\n", idx, power);
 8002dd2:	eeb7 8ac8 	vcvt.f64.f32	d8, s16
 8002dd6:	4622      	mov	r2, r4
 8002dd8:	496a      	ldr	r1, [pc, #424]	@ (8002f84 <Process_Console_Commands+0x2a0>)
 8002dda:	ed8d 8b00 	vstr	d8, [sp]
            Debug_Print(LOG_LEVEL_INFO, "Set mask 0x%X to %.2f\r\n", mask, power);
 8002dde:	2002      	movs	r0, #2
 8002de0:	f7fe f908 	bl	8000ff4 <Debug_Print>
        if (mask_str && power_str) {
 8002de4:	e7bb      	b.n	8002d5e <Process_Console_Commands+0x7a>
                Debug_Print(LOG_LEVEL_ERROR, "Invalid coil index\r\n");
 8002de6:	4968      	ldr	r1, [pc, #416]	@ (8002f88 <Process_Console_Commands+0x2a4>)
            Debug_Print(LOG_LEVEL_ERROR, "Usage: set_target x y z\r\n");
 8002de8:	2000      	movs	r0, #0
 8002dea:	e01c      	b.n	8002e26 <Process_Console_Commands+0x142>
            Debug_Print(LOG_LEVEL_ERROR, "Usage: coil <idx> <power>\r\n");
 8002dec:	4967      	ldr	r1, [pc, #412]	@ (8002f8c <Process_Console_Commands+0x2a8>)
 8002dee:	e7fb      	b.n	8002de8 <Process_Console_Commands+0x104>
    else if (strcmp(cmd, "coil_all") == 0) {
 8002df0:	4967      	ldr	r1, [pc, #412]	@ (8002f90 <Process_Console_Commands+0x2ac>)
 8002df2:	4620      	mov	r0, r4
 8002df4:	f7fd fa74 	bl	80002e0 <strcmp>
 8002df8:	b9c0      	cbnz	r0, 8002e2c <Process_Console_Commands+0x148>
        char *power_str = strtok(NULL, " ");
 8002dfa:	495e      	ldr	r1, [pc, #376]	@ (8002f74 <Process_Console_Commands+0x290>)
 8002dfc:	f00a fe1c 	bl	800da38 <strtok>
        if (power_str) {
 8002e00:	b180      	cbz	r0, 8002e24 <Process_Console_Commands+0x140>
            float power = atof(power_str);
 8002e02:	f008 ff4d 	bl	800bca0 <atof>
 8002e06:	eeb7 8bc0 	vcvt.f32.f64	s16, d0
            Set_All_Coils_Power(power);
 8002e0a:	eeb0 0a48 	vmov.f32	s0, s16
 8002e0e:	f7fe f869 	bl	8000ee4 <Set_All_Coils_Power>
            Debug_Print(LOG_LEVEL_INFO, "All coils set to %.2f\r\n", power);
 8002e12:	eeb7 7ac8 	vcvt.f64.f32	d7, s16
 8002e16:	495f      	ldr	r1, [pc, #380]	@ (8002f94 <Process_Console_Commands+0x2b0>)
 8002e18:	ec53 2b17 	vmov	r2, r3, d7
            Debug_Print(LOG_LEVEL_INFO, "Set all coils to %.2f\r\n", power);
 8002e1c:	2002      	movs	r0, #2
 8002e1e:	f7fe f8e9 	bl	8000ff4 <Debug_Print>
 8002e22:	e79c      	b.n	8002d5e <Process_Console_Commands+0x7a>
            Debug_Print(LOG_LEVEL_ERROR, "Usage: coil_all <power>\r\n");
 8002e24:	495c      	ldr	r1, [pc, #368]	@ (8002f98 <Process_Console_Commands+0x2b4>)
            Debug_Print(LOG_LEVEL_ERROR, "Usage: set_target x y z\r\n");
 8002e26:	f7fe f8e5 	bl	8000ff4 <Debug_Print>
 8002e2a:	e798      	b.n	8002d5e <Process_Console_Commands+0x7a>
    else if (strcmp(cmd, "coil_off") == 0) {
 8002e2c:	495b      	ldr	r1, [pc, #364]	@ (8002f9c <Process_Console_Commands+0x2b8>)
 8002e2e:	4620      	mov	r0, r4
 8002e30:	f7fd fa56 	bl	80002e0 <strcmp>
 8002e34:	b920      	cbnz	r0, 8002e40 <Process_Console_Commands+0x15c>
        Stop_All_Coils();
 8002e36:	f7fe f867 	bl	8000f08 <Stop_All_Coils>
        Debug_Print(LOG_LEVEL_INFO, "All coils turned off\r\n");
 8002e3a:	4959      	ldr	r1, [pc, #356]	@ (8002fa0 <Process_Console_Commands+0x2bc>)
        Debug_Print(LOG_LEVEL_INFO, "Try 'help' for available commands\r\n");
 8002e3c:	2002      	movs	r0, #2
 8002e3e:	e7f2      	b.n	8002e26 <Process_Console_Commands+0x142>
    else if (strcmp(cmd, "sensor") == 0) {
 8002e40:	4958      	ldr	r1, [pc, #352]	@ (8002fa4 <Process_Console_Commands+0x2c0>)
 8002e42:	4620      	mov	r0, r4
 8002e44:	f7fd fa4c 	bl	80002e0 <strcmp>
 8002e48:	b960      	cbnz	r0, 8002e64 <Process_Console_Commands+0x180>
        char *arg = strtok(NULL, " ");
 8002e4a:	494a      	ldr	r1, [pc, #296]	@ (8002f74 <Process_Console_Commands+0x290>)
 8002e4c:	f00a fdf4 	bl	800da38 <strtok>
        if (!arg) {
 8002e50:	b908      	cbnz	r0, 8002e56 <Process_Console_Commands+0x172>
            Debug_Print(LOG_LEVEL_ERROR, "Usage: sensor <idx>\r\n");
 8002e52:	4955      	ldr	r1, [pc, #340]	@ (8002fa8 <Process_Console_Commands+0x2c4>)
 8002e54:	e7e7      	b.n	8002e26 <Process_Console_Commands+0x142>
            int idx = atoi(arg);
 8002e56:	f008 ff26 	bl	800bca6 <atoi>
            if (idx < 0 || idx >= NUM_SENSORS) {
 8002e5a:	2807      	cmp	r0, #7
 8002e5c:	f240 811e 	bls.w	800309c <Process_Console_Commands+0x3b8>
                Debug_Print(LOG_LEVEL_ERROR, "Invalid sensor index\r\n");
 8002e60:	4952      	ldr	r1, [pc, #328]	@ (8002fac <Process_Console_Commands+0x2c8>)
 8002e62:	e7c1      	b.n	8002de8 <Process_Console_Commands+0x104>
    else if (strcmp(cmd, CMD_TEST_COIL) == 0) {
 8002e64:	4952      	ldr	r1, [pc, #328]	@ (8002fb0 <Process_Console_Commands+0x2cc>)
 8002e66:	4620      	mov	r0, r4
 8002e68:	f7fd fa3a 	bl	80002e0 <strcmp>
 8002e6c:	4605      	mov	r5, r0
 8002e6e:	2800      	cmp	r0, #0
 8002e70:	d15b      	bne.n	8002f2a <Process_Console_Commands+0x246>
        char *idx_str = strtok(NULL, " ");
 8002e72:	4940      	ldr	r1, [pc, #256]	@ (8002f74 <Process_Console_Commands+0x290>)
 8002e74:	f00a fde0 	bl	800da38 <strtok>
        char *start_str = strtok(NULL, " ");
 8002e78:	493e      	ldr	r1, [pc, #248]	@ (8002f74 <Process_Console_Commands+0x290>)
        char *idx_str = strtok(NULL, " ");
 8002e7a:	4604      	mov	r4, r0
        char *start_str = strtok(NULL, " ");
 8002e7c:	4628      	mov	r0, r5
 8002e7e:	f00a fddb 	bl	800da38 <strtok>
        char *end_str = strtok(NULL, " ");
 8002e82:	493c      	ldr	r1, [pc, #240]	@ (8002f74 <Process_Console_Commands+0x290>)
        char *start_str = strtok(NULL, " ");
 8002e84:	4682      	mov	sl, r0
        char *end_str = strtok(NULL, " ");
 8002e86:	4628      	mov	r0, r5
 8002e88:	f00a fdd6 	bl	800da38 <strtok>
        char *step_str = strtok(NULL, " ");
 8002e8c:	4939      	ldr	r1, [pc, #228]	@ (8002f74 <Process_Console_Commands+0x290>)
        char *end_str = strtok(NULL, " ");
 8002e8e:	4681      	mov	r9, r0
        char *step_str = strtok(NULL, " ");
 8002e90:	4628      	mov	r0, r5
 8002e92:	f00a fdd1 	bl	800da38 <strtok>
        char *dur_str = strtok(NULL, " ");
 8002e96:	4937      	ldr	r1, [pc, #220]	@ (8002f74 <Process_Console_Commands+0x290>)
        char *step_str = strtok(NULL, " ");
 8002e98:	4680      	mov	r8, r0
        char *dur_str = strtok(NULL, " ");
 8002e9a:	4628      	mov	r0, r5
 8002e9c:	f00a fdcc 	bl	800da38 <strtok>
 8002ea0:	4607      	mov	r7, r0
        if (idx_str && start_str && end_str && step_str && dur_str) {
 8002ea2:	2c00      	cmp	r4, #0
 8002ea4:	d03f      	beq.n	8002f26 <Process_Console_Commands+0x242>
 8002ea6:	f1ba 0f00 	cmp.w	sl, #0
 8002eaa:	d03c      	beq.n	8002f26 <Process_Console_Commands+0x242>
 8002eac:	f1b9 0f00 	cmp.w	r9, #0
 8002eb0:	d039      	beq.n	8002f26 <Process_Console_Commands+0x242>
 8002eb2:	f1b8 0f00 	cmp.w	r8, #0
 8002eb6:	d036      	beq.n	8002f26 <Process_Console_Commands+0x242>
 8002eb8:	b3a8      	cbz	r0, 8002f26 <Process_Console_Commands+0x242>
            int idx = atoi(idx_str);
 8002eba:	4620      	mov	r0, r4
 8002ebc:	f008 fef3 	bl	800bca6 <atoi>
 8002ec0:	4604      	mov	r4, r0
            float start = atof(start_str);
 8002ec2:	4650      	mov	r0, sl
 8002ec4:	f008 feec 	bl	800bca0 <atof>
            float end = atof(end_str);
 8002ec8:	4648      	mov	r0, r9
            float start = atof(start_str);
 8002eca:	eeb0 8b40 	vmov.f64	d8, d0
            float end = atof(end_str);
 8002ece:	f008 fee7 	bl	800bca0 <atof>
            float step = atof(step_str);
 8002ed2:	4640      	mov	r0, r8
            float end = atof(end_str);
 8002ed4:	eeb0 9b40 	vmov.f64	d9, d0
            float step = atof(step_str);
 8002ed8:	f008 fee2 	bl	800bca0 <atof>
            uint32_t dur = atoi(dur_str);
 8002edc:	4638      	mov	r0, r7
            float step = atof(step_str);
 8002ede:	eeb0 ab40 	vmov.f64	d10, d0
            uint32_t dur = atoi(dur_str);
 8002ee2:	f008 fee0 	bl	800bca6 <atoi>
            if (idx >= 0 && idx < NUM_COILS) {
 8002ee6:	2c0b      	cmp	r4, #11
            uint32_t dur = atoi(dur_str);
 8002ee8:	4607      	mov	r7, r0
            if (idx >= 0 && idx < NUM_COILS) {
 8002eea:	f63f af7c 	bhi.w	8002de6 <Process_Console_Commands+0x102>
                    if (i != idx) Set_Coil_Power(i, 0.0f);
 8002eee:	ed9f ba31 	vldr	s22, [pc, #196]	@ 8002fb4 <Process_Console_Commands+0x2d0>
 8002ef2:	42ac      	cmp	r4, r5
 8002ef4:	d004      	beq.n	8002f00 <Process_Console_Commands+0x21c>
 8002ef6:	eeb0 0a4b 	vmov.f32	s0, s22
 8002efa:	b2e8      	uxtb	r0, r5
 8002efc:	f7fd ff5a 	bl	8000db4 <Set_Coil_Power>
                for (int i = 0; i < NUM_COILS; i++) {
 8002f00:	3501      	adds	r5, #1
 8002f02:	2d0c      	cmp	r5, #12
 8002f04:	d1f5      	bne.n	8002ef2 <Process_Console_Commands+0x20e>
                Start_Coil_Test(idx, start, end, step, dur);
 8002f06:	4639      	mov	r1, r7
 8002f08:	eeb7 1bca 	vcvt.f32.f64	s2, d10
 8002f0c:	eef7 0bc9 	vcvt.f32.f64	s1, d9
 8002f10:	b2e0      	uxtb	r0, r4
 8002f12:	eeb7 0bc8 	vcvt.f32.f64	s0, d8
 8002f16:	f7fe f80d 	bl	8000f34 <Start_Coil_Test>
                Debug_Print(LOG_LEVEL_INFO, "Started test on coil %d\r\n", idx);
 8002f1a:	4622      	mov	r2, r4
 8002f1c:	4926      	ldr	r1, [pc, #152]	@ (8002fb8 <Process_Console_Commands+0x2d4>)
        Debug_Print(LOG_LEVEL_INFO, "Streaming started (interval: %lu ms)\r\n", stream_interval_ms);
 8002f1e:	2002      	movs	r0, #2
 8002f20:	f7fe f868 	bl	8000ff4 <Debug_Print>
 8002f24:	e71b      	b.n	8002d5e <Process_Console_Commands+0x7a>
            Debug_Print(LOG_LEVEL_ERROR, "Usage: test_coil <idx> <start> <end> <step> <duration_ms>\r\n");
 8002f26:	4925      	ldr	r1, [pc, #148]	@ (8002fbc <Process_Console_Commands+0x2d8>)
 8002f28:	e75e      	b.n	8002de8 <Process_Console_Commands+0x104>
    else if (strcmp(cmd, CMD_TEST_ALL) == 0) {
 8002f2a:	4925      	ldr	r1, [pc, #148]	@ (8002fc0 <Process_Console_Commands+0x2dc>)
 8002f2c:	4620      	mov	r0, r4
 8002f2e:	f7fd f9d7 	bl	80002e0 <strcmp>
 8002f32:	2800      	cmp	r0, #0
 8002f34:	d14a      	bne.n	8002fcc <Process_Console_Commands+0x2e8>
        char *power_str = strtok(NULL, " ");
 8002f36:	490f      	ldr	r1, [pc, #60]	@ (8002f74 <Process_Console_Commands+0x290>)
 8002f38:	f00a fd7e 	bl	800da38 <strtok>
        if (power_str) {
 8002f3c:	b168      	cbz	r0, 8002f5a <Process_Console_Commands+0x276>
            float power = atof(power_str);
 8002f3e:	f008 feaf 	bl	800bca0 <atof>
 8002f42:	eeb7 8bc0 	vcvt.f32.f64	s16, d0
            Set_All_Coils_Power(power);
 8002f46:	eeb0 0a48 	vmov.f32	s0, s16
 8002f4a:	f7fd ffcb 	bl	8000ee4 <Set_All_Coils_Power>
            Debug_Print(LOG_LEVEL_INFO, "Set all coils to %.2f\r\n", power);
 8002f4e:	eeb7 7ac8 	vcvt.f64.f32	d7, s16
 8002f52:	491c      	ldr	r1, [pc, #112]	@ (8002fc4 <Process_Console_Commands+0x2e0>)
 8002f54:	ec53 2b17 	vmov	r2, r3, d7
 8002f58:	e760      	b.n	8002e1c <Process_Console_Commands+0x138>
            Debug_Print(LOG_LEVEL_ERROR, "Usage: test_all <power>\r\n");
 8002f5a:	491b      	ldr	r1, [pc, #108]	@ (8002fc8 <Process_Console_Commands+0x2e4>)
 8002f5c:	e744      	b.n	8002de8 <Process_Console_Commands+0x104>
 8002f5e:	bf00      	nop
 8002f60:	24002e35 	.word	0x24002e35
 8002f64:	24002e4e 	.word	0x24002e4e
 8002f68:	24002e50 	.word	0x24002e50
 8002f6c:	24002e3c 	.word	0x24002e3c
 8002f70:	00800013 	.word	0x00800013
 8002f74:	08011d21 	.word	0x08011d21
 8002f78:	080112cf 	.word	0x080112cf
 8002f7c:	080112d4 	.word	0x080112d4
 8002f80:	080115d9 	.word	0x080115d9
 8002f84:	080112db 	.word	0x080112db
 8002f88:	080112f1 	.word	0x080112f1
 8002f8c:	08011306 	.word	0x08011306
 8002f90:	08011322 	.word	0x08011322
 8002f94:	0801132b 	.word	0x0801132b
 8002f98:	08011343 	.word	0x08011343
 8002f9c:	0801135d 	.word	0x0801135d
 8002fa0:	08011366 	.word	0x08011366
 8002fa4:	0801137d 	.word	0x0801137d
 8002fa8:	08011384 	.word	0x08011384
 8002fac:	0801139a 	.word	0x0801139a
 8002fb0:	080113b1 	.word	0x080113b1
 8002fb4:	00000000 	.word	0x00000000
 8002fb8:	080113bb 	.word	0x080113bb
 8002fbc:	080113d5 	.word	0x080113d5
 8002fc0:	08011411 	.word	0x08011411
 8002fc4:	0801141a 	.word	0x0801141a
 8002fc8:	08011432 	.word	0x08011432
    else if (strcmp(cmd, CMD_TEST_GROUP) == 0) {
 8002fcc:	49a7      	ldr	r1, [pc, #668]	@ (800326c <Process_Console_Commands+0x588>)
 8002fce:	4620      	mov	r0, r4
 8002fd0:	f7fd f986 	bl	80002e0 <strcmp>
 8002fd4:	4605      	mov	r5, r0
 8002fd6:	bb80      	cbnz	r0, 800303a <Process_Console_Commands+0x356>
        char *mask_str = strtok(NULL, " ");
 8002fd8:	49a5      	ldr	r1, [pc, #660]	@ (8003270 <Process_Console_Commands+0x58c>)
 8002fda:	2000      	movs	r0, #0
 8002fdc:	f00a fd2c 	bl	800da38 <strtok>
 8002fe0:	4604      	mov	r4, r0
        char *power_str = strtok(NULL, " ");
 8002fe2:	49a3      	ldr	r1, [pc, #652]	@ (8003270 <Process_Console_Commands+0x58c>)
 8002fe4:	2000      	movs	r0, #0
 8002fe6:	f00a fd27 	bl	800da38 <strtok>
 8002fea:	4607      	mov	r7, r0
        if (mask_str && power_str) {
 8002fec:	b31c      	cbz	r4, 8003036 <Process_Console_Commands+0x352>
 8002fee:	b310      	cbz	r0, 8003036 <Process_Console_Commands+0x352>
            uint32_t mask = strtoul(mask_str, NULL, 0);
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	4620      	mov	r0, r4
                    Set_Coil_Power(i, 0.0f);
 8002ff4:	eddf 8a9f 	vldr	s17, [pc, #636]	@ 8003274 <Process_Console_Commands+0x590>
            uint32_t mask = strtoul(mask_str, NULL, 0);
 8002ff8:	4611      	mov	r1, r2
 8002ffa:	f009 fd15 	bl	800ca28 <strtoul>
 8002ffe:	4604      	mov	r4, r0
            float power = atof(power_str);
 8003000:	4638      	mov	r0, r7
                if (mask & (1 << i)) {
 8003002:	2701      	movs	r7, #1
            float power = atof(power_str);
 8003004:	f008 fe4c 	bl	800bca0 <atof>
 8003008:	eeb7 8bc0 	vcvt.f32.f64	s16, d0
                if (mask & (1 << i)) {
 800300c:	fa07 f305 	lsl.w	r3, r7, r5
 8003010:	b2e8      	uxtb	r0, r5
            for (int i = 0; i < NUM_COILS; i++) {
 8003012:	3501      	adds	r5, #1
                if (mask & (1 << i)) {
 8003014:	4223      	tst	r3, r4
                    Set_Coil_Power(i, power);
 8003016:	bf14      	ite	ne
 8003018:	eeb0 0a48 	vmovne.f32	s0, s16
                    Set_Coil_Power(i, 0.0f);
 800301c:	eeb0 0a68 	vmoveq.f32	s0, s17
 8003020:	f7fd fec8 	bl	8000db4 <Set_Coil_Power>
            for (int i = 0; i < NUM_COILS; i++) {
 8003024:	2d0c      	cmp	r5, #12
 8003026:	d1f1      	bne.n	800300c <Process_Console_Commands+0x328>
            Debug_Print(LOG_LEVEL_INFO, "Set mask 0x%X to %.2f\r\n", mask, power);
 8003028:	eeb7 8ac8 	vcvt.f64.f32	d8, s16
 800302c:	4622      	mov	r2, r4
 800302e:	4992      	ldr	r1, [pc, #584]	@ (8003278 <Process_Console_Commands+0x594>)
 8003030:	ed8d 8b00 	vstr	d8, [sp]
 8003034:	e6d3      	b.n	8002dde <Process_Console_Commands+0xfa>
            Debug_Print(LOG_LEVEL_ERROR, "Usage: test_group <mask> <power>\r\n");
 8003036:	4991      	ldr	r1, [pc, #580]	@ (800327c <Process_Console_Commands+0x598>)
 8003038:	e6d6      	b.n	8002de8 <Process_Console_Commands+0x104>
    else if (strcmp(cmd, CMD_STOP_TEST) == 0) {
 800303a:	4991      	ldr	r1, [pc, #580]	@ (8003280 <Process_Console_Commands+0x59c>)
 800303c:	4620      	mov	r0, r4
 800303e:	f7fd f94f 	bl	80002e0 <strcmp>
 8003042:	b918      	cbnz	r0, 800304c <Process_Console_Commands+0x368>
        Stop_Coil_Test();
 8003044:	f7fd ff8c 	bl	8000f60 <Stop_Coil_Test>
        Debug_Print(LOG_LEVEL_INFO, "Coil test stopped\r\n");
 8003048:	498e      	ldr	r1, [pc, #568]	@ (8003284 <Process_Console_Commands+0x5a0>)
 800304a:	e6f7      	b.n	8002e3c <Process_Console_Commands+0x158>
    else if (strcmp(cmd, "read_raw") == 0) {
 800304c:	498e      	ldr	r1, [pc, #568]	@ (8003288 <Process_Console_Commands+0x5a4>)
 800304e:	4620      	mov	r0, r4
 8003050:	f7fd f946 	bl	80002e0 <strcmp>
 8003054:	b970      	cbnz	r0, 8003074 <Process_Console_Commands+0x390>
        char *arg = strtok(NULL, " ");
 8003056:	4986      	ldr	r1, [pc, #536]	@ (8003270 <Process_Console_Commands+0x58c>)
 8003058:	f00a fcee 	bl	800da38 <strtok>
        if (!arg) {
 800305c:	b908      	cbnz	r0, 8003062 <Process_Console_Commands+0x37e>
            Debug_Print(LOG_LEVEL_ERROR, "Usage: read_raw <idx>\r\n");
 800305e:	498b      	ldr	r1, [pc, #556]	@ (800328c <Process_Console_Commands+0x5a8>)
 8003060:	e6e1      	b.n	8002e26 <Process_Console_Commands+0x142>
            int idx = atoi(arg);
 8003062:	f008 fe20 	bl	800bca6 <atoi>
            if (idx < 0 || idx >= NUM_SENSORS) {
 8003066:	2807      	cmp	r0, #7
 8003068:	f63f aefa 	bhi.w	8002e60 <Process_Console_Commands+0x17c>
                Read_Sensor_With_Gain(idx);
 800306c:	b2c0      	uxtb	r0, r0
 800306e:	f000 fdd3 	bl	8003c18 <Read_Sensor_With_Gain>
 8003072:	e674      	b.n	8002d5e <Process_Console_Commands+0x7a>
    else if (strcmp(cmd, CMD_COILS_OFF) == 0) {
 8003074:	4986      	ldr	r1, [pc, #536]	@ (8003290 <Process_Console_Commands+0x5ac>)
 8003076:	4620      	mov	r0, r4
 8003078:	f7fd f932 	bl	80002e0 <strcmp>
 800307c:	2800      	cmp	r0, #0
 800307e:	f43f aeda 	beq.w	8002e36 <Process_Console_Commands+0x152>
    else if (strcmp(cmd, "read_cal") == 0) {
 8003082:	4984      	ldr	r1, [pc, #528]	@ (8003294 <Process_Console_Commands+0x5b0>)
 8003084:	4620      	mov	r0, r4
 8003086:	f7fd f92b 	bl	80002e0 <strcmp>
 800308a:	b958      	cbnz	r0, 80030a4 <Process_Console_Commands+0x3c0>
        char *arg = strtok(NULL, " ");
 800308c:	4978      	ldr	r1, [pc, #480]	@ (8003270 <Process_Console_Commands+0x58c>)
 800308e:	f00a fcd3 	bl	800da38 <strtok>
        if (!arg) {
 8003092:	2800      	cmp	r0, #0
 8003094:	f47f aedf 	bne.w	8002e56 <Process_Console_Commands+0x172>
            Debug_Print(LOG_LEVEL_ERROR, "Usage: read_cal <idx>\r\n");
 8003098:	497f      	ldr	r1, [pc, #508]	@ (8003298 <Process_Console_Commands+0x5b4>)
 800309a:	e6c4      	b.n	8002e26 <Process_Console_Commands+0x142>
                Read_Sensor_Calibrated(idx);
 800309c:	b2c0      	uxtb	r0, r0
 800309e:	f000 ff59 	bl	8003f54 <Read_Sensor_Calibrated>
 80030a2:	e65c      	b.n	8002d5e <Process_Console_Commands+0x7a>
    else if (strcmp(cmd, "set_pid_pos") == 0) {
 80030a4:	497d      	ldr	r1, [pc, #500]	@ (800329c <Process_Console_Commands+0x5b8>)
 80030a6:	4620      	mov	r0, r4
 80030a8:	f7fd f91a 	bl	80002e0 <strcmp>
 80030ac:	4605      	mov	r5, r0
 80030ae:	2800      	cmp	r0, #0
 80030b0:	d154      	bne.n	800315c <Process_Console_Commands+0x478>
        char *axis_str = strtok(NULL, " ");
 80030b2:	496f      	ldr	r1, [pc, #444]	@ (8003270 <Process_Console_Commands+0x58c>)
 80030b4:	f00a fcc0 	bl	800da38 <strtok>
        char *kp_str = strtok(NULL, " ");
 80030b8:	496d      	ldr	r1, [pc, #436]	@ (8003270 <Process_Console_Commands+0x58c>)
        char *axis_str = strtok(NULL, " ");
 80030ba:	4604      	mov	r4, r0
        char *kp_str = strtok(NULL, " ");
 80030bc:	4628      	mov	r0, r5
 80030be:	f00a fcbb 	bl	800da38 <strtok>
        char *ki_str = strtok(NULL, " ");
 80030c2:	496b      	ldr	r1, [pc, #428]	@ (8003270 <Process_Console_Commands+0x58c>)
        char *kp_str = strtok(NULL, " ");
 80030c4:	4680      	mov	r8, r0
        char *ki_str = strtok(NULL, " ");
 80030c6:	4628      	mov	r0, r5
 80030c8:	f00a fcb6 	bl	800da38 <strtok>
        char *kd_str = strtok(NULL, " ");
 80030cc:	4968      	ldr	r1, [pc, #416]	@ (8003270 <Process_Console_Commands+0x58c>)
        char *ki_str = strtok(NULL, " ");
 80030ce:	4607      	mov	r7, r0
        char *kd_str = strtok(NULL, " ");
 80030d0:	4628      	mov	r0, r5
 80030d2:	f00a fcb1 	bl	800da38 <strtok>
 80030d6:	4605      	mov	r5, r0
        if (axis_str && kp_str && ki_str && kd_str) {
 80030d8:	2c00      	cmp	r4, #0
 80030da:	f43f ae40 	beq.w	8002d5e <Process_Console_Commands+0x7a>
 80030de:	f1b8 0f00 	cmp.w	r8, #0
 80030e2:	f43f ae3c 	beq.w	8002d5e <Process_Console_Commands+0x7a>
 80030e6:	2f00      	cmp	r7, #0
 80030e8:	f43f ae39 	beq.w	8002d5e <Process_Console_Commands+0x7a>
 80030ec:	2800      	cmp	r0, #0
 80030ee:	f43f ae36 	beq.w	8002d5e <Process_Console_Commands+0x7a>
            int axis = atoi(axis_str);
 80030f2:	4620      	mov	r0, r4
 80030f4:	f008 fdd7 	bl	800bca6 <atoi>
 80030f8:	4604      	mov	r4, r0
            float kp = atof(kp_str);
 80030fa:	4640      	mov	r0, r8
 80030fc:	f008 fdd0 	bl	800bca0 <atof>
            float ki = atof(ki_str);
 8003100:	4638      	mov	r0, r7
            float kp = atof(kp_str);
 8003102:	eeb0 8b40 	vmov.f64	d8, d0
            float ki = atof(ki_str);
 8003106:	f008 fdcb 	bl	800bca0 <atof>
            float kd = atof(kd_str);
 800310a:	4628      	mov	r0, r5
            float ki = atof(ki_str);
 800310c:	eeb0 9b40 	vmov.f64	d9, d0
            float kd = atof(kd_str);
 8003110:	f008 fdc6 	bl	800bca0 <atof>
            if (axis >=0 && axis <3) {
 8003114:	2c02      	cmp	r4, #2
 8003116:	f63f ae22 	bhi.w	8002d5e <Process_Console_Commands+0x7a>
                pid_controller.Kp_pos[axis] = kp;
 800311a:	4b61      	ldr	r3, [pc, #388]	@ (80032a0 <Process_Console_Commands+0x5bc>)
            float kp = atof(kp_str);
 800311c:	eeb7 8bc8 	vcvt.f32.f64	s16, d8
            float ki = atof(ki_str);
 8003120:	eeb7 9bc9 	vcvt.f32.f64	s18, d9
                Debug_Print(LOG_LEVEL_INFO, "PID pos[%d] set to %f %f %f\n", axis, kp, ki, kd);
 8003124:	495f      	ldr	r1, [pc, #380]	@ (80032a4 <Process_Console_Commands+0x5c0>)
            float kd = atof(kd_str);
 8003126:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
                pid_controller.Kp_pos[axis] = kp;
 800312a:	eb03 0284 	add.w	r2, r3, r4, lsl #2
                Debug_Print(LOG_LEVEL_INFO, "PID pos[%d] set to %f %f %f\n", axis, kp, ki, kd);
 800312e:	2002      	movs	r0, #2
                pid_controller.Kp_pos[axis] = kp;
 8003130:	ed82 8a00 	vstr	s16, [r2]
                Debug_Print(LOG_LEVEL_INFO, "PID pos[%d] set to %f %f %f\n", axis, kp, ki, kd);
 8003134:	eeb7 8ac8 	vcvt.f64.f32	d8, s16
                pid_controller.Ki_pos[axis] = ki;
 8003138:	ed82 9a03 	vstr	s18, [r2, #12]
                Debug_Print(LOG_LEVEL_INFO, "PID pos[%d] set to %f %f %f\n", axis, kp, ki, kd);
 800313c:	eeb7 9ac9 	vcvt.f64.f32	d9, s18
                pid_controller.Kd_pos[axis] = kd;
 8003140:	ed82 0a06 	vstr	s0, [r2, #24]
                Debug_Print(LOG_LEVEL_INFO, "PID pos[%d] set to %f %f %f\n", axis, kp, ki, kd);
 8003144:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 8003148:	4622      	mov	r2, r4
 800314a:	ed8d 0b04 	vstr	d0, [sp, #16]
 800314e:	ed8d 9b02 	vstr	d9, [sp, #8]
 8003152:	ed8d 8b00 	vstr	d8, [sp]
 8003156:	f7fd ff4d 	bl	8000ff4 <Debug_Print>
 800315a:	e600      	b.n	8002d5e <Process_Console_Commands+0x7a>
    else if (strcmp(cmd, "set_pid_ori") == 0) {
 800315c:	4952      	ldr	r1, [pc, #328]	@ (80032a8 <Process_Console_Commands+0x5c4>)
 800315e:	4620      	mov	r0, r4
 8003160:	f7fd f8be 	bl	80002e0 <strcmp>
 8003164:	2800      	cmp	r0, #0
 8003166:	f43f adfa 	beq.w	8002d5e <Process_Console_Commands+0x7a>
    else if (strcmp(cmd, "calibrate") == 0) {
 800316a:	4950      	ldr	r1, [pc, #320]	@ (80032ac <Process_Console_Commands+0x5c8>)
 800316c:	4620      	mov	r0, r4
 800316e:	f7fd f8b7 	bl	80002e0 <strcmp>
 8003172:	4605      	mov	r5, r0
 8003174:	b9e0      	cbnz	r0, 80031b0 <Process_Console_Commands+0x4cc>
        char *arg = strtok(NULL, " ");
 8003176:	493e      	ldr	r1, [pc, #248]	@ (8003270 <Process_Console_Commands+0x58c>)
 8003178:	f00a fc5e 	bl	800da38 <strtok>
        if (!arg) {
 800317c:	b978      	cbnz	r0, 800319e <Process_Console_Commands+0x4ba>
            Debug_Print(LOG_LEVEL_INFO, "Calibrating all active sensors...\r\n");
 800317e:	4c4c      	ldr	r4, [pc, #304]	@ (80032b0 <Process_Console_Commands+0x5cc>)
 8003180:	2002      	movs	r0, #2
 8003182:	494c      	ldr	r1, [pc, #304]	@ (80032b4 <Process_Console_Commands+0x5d0>)
 8003184:	f7fd ff36 	bl	8000ff4 <Debug_Print>
                if (sensors[i].is_connected) {
 8003188:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 800318c:	b113      	cbz	r3, 8003194 <Process_Console_Commands+0x4b0>
                    Calibrate_Offset_Procedure(i);
 800318e:	b2e8      	uxtb	r0, r5
 8003190:	f000 fe1e 	bl	8003dd0 <Calibrate_Offset_Procedure>
            for (int i = 0; i < ACTIVE_SENSORS; i++) {
 8003194:	3501      	adds	r5, #1
 8003196:	3460      	adds	r4, #96	@ 0x60
 8003198:	2d05      	cmp	r5, #5
 800319a:	d1f5      	bne.n	8003188 <Process_Console_Commands+0x4a4>
 800319c:	e5df      	b.n	8002d5e <Process_Console_Commands+0x7a>
            int idx = atoi(arg);
 800319e:	f008 fd82 	bl	800bca6 <atoi>
            if (idx < 0 || idx >= NUM_SENSORS) {
 80031a2:	2807      	cmp	r0, #7
 80031a4:	f63f ae5c 	bhi.w	8002e60 <Process_Console_Commands+0x17c>
                Calibrate_Offset_Procedure(idx);
 80031a8:	b2c0      	uxtb	r0, r0
 80031aa:	f000 fe11 	bl	8003dd0 <Calibrate_Offset_Procedure>
 80031ae:	e5d6      	b.n	8002d5e <Process_Console_Commands+0x7a>
    else if (strcmp(cmd, "save_cal") == 0) {
 80031b0:	4941      	ldr	r1, [pc, #260]	@ (80032b8 <Process_Console_Commands+0x5d4>)
 80031b2:	4620      	mov	r0, r4
 80031b4:	f7fd f894 	bl	80002e0 <strcmp>
 80031b8:	b910      	cbnz	r0, 80031c0 <Process_Console_Commands+0x4dc>
        Save_Calibration_To_Flash();
 80031ba:	f000 ff3f 	bl	800403c <Save_Calibration_To_Flash>
 80031be:	e5ce      	b.n	8002d5e <Process_Console_Commands+0x7a>
    else if (strcmp(cmd, "load_cal") == 0) {
 80031c0:	493e      	ldr	r1, [pc, #248]	@ (80032bc <Process_Console_Commands+0x5d8>)
 80031c2:	4620      	mov	r0, r4
 80031c4:	f7fd f88c 	bl	80002e0 <strcmp>
 80031c8:	b910      	cbnz	r0, 80031d0 <Process_Console_Commands+0x4ec>
        Load_Calibration_From_Flash();
 80031ca:	f000 ff79 	bl	80040c0 <Load_Calibration_From_Flash>
 80031ce:	e5c6      	b.n	8002d5e <Process_Console_Commands+0x7a>
    else if (strcmp(cmd, "start_stream") == 0) {
 80031d0:	493b      	ldr	r1, [pc, #236]	@ (80032c0 <Process_Console_Commands+0x5dc>)
 80031d2:	4620      	mov	r0, r4
 80031d4:	f7fd f884 	bl	80002e0 <strcmp>
 80031d8:	b998      	cbnz	r0, 8003202 <Process_Console_Commands+0x51e>
        char *arg = strtok(NULL, " ");
 80031da:	4925      	ldr	r1, [pc, #148]	@ (8003270 <Process_Console_Commands+0x58c>)
 80031dc:	4c39      	ldr	r4, [pc, #228]	@ (80032c4 <Process_Console_Commands+0x5e0>)
 80031de:	f00a fc2b 	bl	800da38 <strtok>
        if (arg) {
 80031e2:	b140      	cbz	r0, 80031f6 <Process_Console_Commands+0x512>
            int interval = atoi(arg);
 80031e4:	f008 fd5f 	bl	800bca6 <atoi>
            if (interval >= 10 && interval <= 1000) {
 80031e8:	f240 33de 	movw	r3, #990	@ 0x3de
 80031ec:	f1a0 020a 	sub.w	r2, r0, #10
 80031f0:	429a      	cmp	r2, r3
                stream_interval_ms = interval;
 80031f2:	bf98      	it	ls
 80031f4:	6020      	strls	r0, [r4, #0]
        streaming_active = 1;
 80031f6:	2201      	movs	r2, #1
 80031f8:	4b33      	ldr	r3, [pc, #204]	@ (80032c8 <Process_Console_Commands+0x5e4>)
        Debug_Print(LOG_LEVEL_INFO, "Streaming started (interval: %lu ms)\r\n", stream_interval_ms);
 80031fa:	4934      	ldr	r1, [pc, #208]	@ (80032cc <Process_Console_Commands+0x5e8>)
        streaming_active = 1;
 80031fc:	701a      	strb	r2, [r3, #0]
        Debug_Print(LOG_LEVEL_INFO, "Streaming started (interval: %lu ms)\r\n", stream_interval_ms);
 80031fe:	6822      	ldr	r2, [r4, #0]
 8003200:	e68d      	b.n	8002f1e <Process_Console_Commands+0x23a>
    else if (strcmp(cmd, "stop_stream") == 0) {
 8003202:	4933      	ldr	r1, [pc, #204]	@ (80032d0 <Process_Console_Commands+0x5ec>)
 8003204:	4620      	mov	r0, r4
 8003206:	f7fd f86b 	bl	80002e0 <strcmp>
 800320a:	b918      	cbnz	r0, 8003214 <Process_Console_Commands+0x530>
        streaming_active = 0;
 800320c:	4b2e      	ldr	r3, [pc, #184]	@ (80032c8 <Process_Console_Commands+0x5e4>)
        Debug_Print(LOG_LEVEL_INFO, "Streaming stopped\r\n");
 800320e:	4931      	ldr	r1, [pc, #196]	@ (80032d4 <Process_Console_Commands+0x5f0>)
        streaming_active = 0;
 8003210:	7018      	strb	r0, [r3, #0]
        Debug_Print(LOG_LEVEL_INFO, "Streaming stopped\r\n");
 8003212:	e613      	b.n	8002e3c <Process_Console_Commands+0x158>
    else if (strcmp(cmd, "levitate") == 0) {
 8003214:	4930      	ldr	r1, [pc, #192]	@ (80032d8 <Process_Console_Commands+0x5f4>)
 8003216:	4620      	mov	r0, r4
 8003218:	f7fd f862 	bl	80002e0 <strcmp>
 800321c:	b910      	cbnz	r0, 8003224 <Process_Console_Commands+0x540>
        Start_Levitation();
 800321e:	f7fe fe51 	bl	8001ec4 <Start_Levitation>
 8003222:	e59c      	b.n	8002d5e <Process_Console_Commands+0x7a>
    else if (strcmp(cmd, "stop_levitate") == 0) {
 8003224:	492d      	ldr	r1, [pc, #180]	@ (80032dc <Process_Console_Commands+0x5f8>)
 8003226:	4620      	mov	r0, r4
 8003228:	f7fd f85a 	bl	80002e0 <strcmp>
 800322c:	b910      	cbnz	r0, 8003234 <Process_Console_Commands+0x550>
        Stop_Levitation();
 800322e:	f7fe fe9d 	bl	8001f6c <Stop_Levitation>
 8003232:	e594      	b.n	8002d5e <Process_Console_Commands+0x7a>
    else if (strcmp(cmd, "flash_coil") == 0) {
 8003234:	492a      	ldr	r1, [pc, #168]	@ (80032e0 <Process_Console_Commands+0x5fc>)
 8003236:	4620      	mov	r0, r4
 8003238:	f7fd f852 	bl	80002e0 <strcmp>
 800323c:	4605      	mov	r5, r0
 800323e:	2800      	cmp	r0, #0
 8003240:	d15c      	bne.n	80032fc <Process_Console_Commands+0x618>
        Debug_Print(LOG_LEVEL_INFO, "Ready to receive %d bytes...\r\n", sizeof(CoilCalibData_t));
 8003242:	f242 42d8 	movw	r2, #9432	@ 0x24d8
 8003246:	4927      	ldr	r1, [pc, #156]	@ (80032e4 <Process_Console_Commands+0x600>)
 8003248:	2002      	movs	r0, #2
 800324a:	f7fd fed3 	bl	8000ff4 <Debug_Print>
        binary_rx_mode = 1;
 800324e:	2201      	movs	r2, #1
 8003250:	4b25      	ldr	r3, [pc, #148]	@ (80032e8 <Process_Console_Commands+0x604>)
        binary_rx_total = sizeof(CoilCalibData_t);
 8003252:	f242 41d8 	movw	r1, #9432	@ 0x24d8
        HAL_UART_Transmit(&huart2, (uint8_t*)"G", 1, 100);
 8003256:	4825      	ldr	r0, [pc, #148]	@ (80032ec <Process_Console_Commands+0x608>)
        binary_rx_mode = 1;
 8003258:	701a      	strb	r2, [r3, #0]
        binary_rx_index = 0;
 800325a:	4b25      	ldr	r3, [pc, #148]	@ (80032f0 <Process_Console_Commands+0x60c>)
 800325c:	601d      	str	r5, [r3, #0]
        binary_rx_total = sizeof(CoilCalibData_t);
 800325e:	4b25      	ldr	r3, [pc, #148]	@ (80032f4 <Process_Console_Commands+0x610>)
 8003260:	6019      	str	r1, [r3, #0]
        HAL_UART_Transmit(&huart2, (uint8_t*)"G", 1, 100);
 8003262:	2364      	movs	r3, #100	@ 0x64
 8003264:	4924      	ldr	r1, [pc, #144]	@ (80032f8 <Process_Console_Commands+0x614>)
 8003266:	f006 fec8 	bl	8009ffa <HAL_UART_Transmit>
 800326a:	e578      	b.n	8002d5e <Process_Console_Commands+0x7a>
 800326c:	0801144c 	.word	0x0801144c
 8003270:	08011d21 	.word	0x08011d21
 8003274:	00000000 	.word	0x00000000
 8003278:	08011457 	.word	0x08011457
 800327c:	0801146f 	.word	0x0801146f
 8003280:	08011492 	.word	0x08011492
 8003284:	0801149c 	.word	0x0801149c
 8003288:	080114b0 	.word	0x080114b0
 800328c:	080114b9 	.word	0x080114b9
 8003290:	080114d1 	.word	0x080114d1
 8003294:	080114db 	.word	0x080114db
 8003298:	080114e4 	.word	0x080114e4
 800329c:	080114fc 	.word	0x080114fc
 80032a0:	24000000 	.word	0x24000000
 80032a4:	08011508 	.word	0x08011508
 80032a8:	08011525 	.word	0x08011525
 80032ac:	08011531 	.word	0x08011531
 80032b0:	240054f0 	.word	0x240054f0
 80032b4:	0801153b 	.word	0x0801153b
 80032b8:	0801155f 	.word	0x0801155f
 80032bc:	08011568 	.word	0x08011568
 80032c0:	08011571 	.word	0x08011571
 80032c4:	240000b0 	.word	0x240000b0
 80032c8:	24002e34 	.word	0x24002e34
 80032cc:	0801157e 	.word	0x0801157e
 80032d0:	080115a5 	.word	0x080115a5
 80032d4:	080115b1 	.word	0x080115b1
 80032d8:	080115ca 	.word	0x080115ca
 80032dc:	080115c5 	.word	0x080115c5
 80032e0:	080115d3 	.word	0x080115d3
 80032e4:	08011204 	.word	0x08011204
 80032e8:	240054a0 	.word	0x240054a0
 80032ec:	24005ae4 	.word	0x24005ae4
 80032f0:	24002fc4 	.word	0x24002fc4
 80032f4:	24002fc0 	.word	0x24002fc0
 80032f8:	08011d2c 	.word	0x08011d2c
    else if (strcmp(cmd, "set_target") == 0) {
 80032fc:	491e      	ldr	r1, [pc, #120]	@ (8003378 <Process_Console_Commands+0x694>)
 80032fe:	4620      	mov	r0, r4
 8003300:	f7fc ffee 	bl	80002e0 <strcmp>
 8003304:	4605      	mov	r5, r0
 8003306:	bb50      	cbnz	r0, 800335e <Process_Console_Commands+0x67a>
        char *x_str = strtok(NULL, " ");
 8003308:	491c      	ldr	r1, [pc, #112]	@ (800337c <Process_Console_Commands+0x698>)
 800330a:	f00a fb95 	bl	800da38 <strtok>
        char *y_str = strtok(NULL, " ");
 800330e:	491b      	ldr	r1, [pc, #108]	@ (800337c <Process_Console_Commands+0x698>)
        char *x_str = strtok(NULL, " ");
 8003310:	4680      	mov	r8, r0
        char *y_str = strtok(NULL, " ");
 8003312:	4628      	mov	r0, r5
 8003314:	f00a fb90 	bl	800da38 <strtok>
        char *z_str = strtok(NULL, " ");
 8003318:	4918      	ldr	r1, [pc, #96]	@ (800337c <Process_Console_Commands+0x698>)
        char *y_str = strtok(NULL, " ");
 800331a:	4607      	mov	r7, r0
        char *z_str = strtok(NULL, " ");
 800331c:	4628      	mov	r0, r5
 800331e:	f00a fb8b 	bl	800da38 <strtok>
 8003322:	4604      	mov	r4, r0
        if (x_str && y_str && z_str) {
 8003324:	f1b8 0f00 	cmp.w	r8, #0
 8003328:	d017      	beq.n	800335a <Process_Console_Commands+0x676>
 800332a:	b1b7      	cbz	r7, 800335a <Process_Console_Commands+0x676>
 800332c:	b1a8      	cbz	r0, 800335a <Process_Console_Commands+0x676>
            float x = atof(x_str);
 800332e:	4640      	mov	r0, r8
 8003330:	f008 fcb6 	bl	800bca0 <atof>
            float y = atof(y_str);
 8003334:	4638      	mov	r0, r7
            float x = atof(x_str);
 8003336:	eeb7 8bc0 	vcvt.f32.f64	s16, d0
            float y = atof(y_str);
 800333a:	f008 fcb1 	bl	800bca0 <atof>
 800333e:	eef7 8bc0 	vcvt.f32.f64	s17, d0
            float z = atof(z_str);
 8003342:	4620      	mov	r0, r4
 8003344:	f008 fcac 	bl	800bca0 <atof>
            Set_Levitation_Target(x, y, z);
 8003348:	eeb7 1bc0 	vcvt.f32.f64	s2, d0
 800334c:	eeb0 0a48 	vmov.f32	s0, s16
 8003350:	eef0 0a68 	vmov.f32	s1, s17
 8003354:	f7fe fe1e 	bl	8001f94 <Set_Levitation_Target>
        if (x_str && y_str && z_str) {
 8003358:	e501      	b.n	8002d5e <Process_Console_Commands+0x7a>
            Debug_Print(LOG_LEVEL_ERROR, "Usage: set_target x y z\r\n");
 800335a:	4909      	ldr	r1, [pc, #36]	@ (8003380 <Process_Console_Commands+0x69c>)
 800335c:	e544      	b.n	8002de8 <Process_Console_Commands+0x104>
        Debug_Print(LOG_LEVEL_ERROR, "Unknown command: '%s'\r\n", cmd);
 800335e:	4909      	ldr	r1, [pc, #36]	@ (8003384 <Process_Console_Commands+0x6a0>)
 8003360:	4622      	mov	r2, r4
 8003362:	2000      	movs	r0, #0
 8003364:	f7fd fe46 	bl	8000ff4 <Debug_Print>
        Debug_Print(LOG_LEVEL_INFO, "Try 'help' for available commands\r\n");
 8003368:	4907      	ldr	r1, [pc, #28]	@ (8003388 <Process_Console_Commands+0x6a4>)
 800336a:	e567      	b.n	8002e3c <Process_Console_Commands+0x158>
}
 800336c:	b006      	add	sp, #24
 800336e:	ecbd 8b08 	vpop	{d8-d11}
 8003372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003376:	bf00      	nop
 8003378:	080115de 	.word	0x080115de
 800337c:	08011d21 	.word	0x08011d21
 8003380:	080115e9 	.word	0x080115e9
 8003384:	08011603 	.word	0x08011603
 8003388:	0801161b 	.word	0x0801161b

0800338c <main>:
{
 800338c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003390:	b09d      	sub	sp, #116	@ 0x74
  HAL_MPU_Disable();

  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
  MPU_InitStruct.BaseAddress = 0x0;
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8003392:	2400      	movs	r4, #0
  HAL_Init();
 8003394:	f001 fcc8 	bl	8004d28 <HAL_Init>
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8003398:	2210      	movs	r2, #16
 800339a:	2100      	movs	r1, #0
 800339c:	a818      	add	r0, sp, #96	@ 0x60
 800339e:	f00a fb21 	bl	800d9e4 <memset>
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80033a2:	2501      	movs	r5, #1
  HAL_MPU_Disable();
 80033a4:	f001 fd88 	bl	8004eb8 <HAL_MPU_Disable>
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80033a8:	f248 731f 	movw	r3, #34591	@ 0x871f
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80033ac:	a818      	add	r0, sp, #96	@ 0x60
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80033ae:	f8ad 5060 	strh.w	r5, [sp, #96]	@ 0x60
    if (now - last_sensor_read >= 20) {
 80033b2:	4eab      	ldr	r6, [pc, #684]	@ (8003660 <main+0x2d4>)
    if (imu_packet_ready) {
 80033b4:	f8df 830c 	ldr.w	r8, [pc, #780]	@ 80036c4 <main+0x338>
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80033b8:	e9cd 4319 	strd	r4, r3, [sp, #100]	@ 0x64
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80033bc:	f240 1301 	movw	r3, #257	@ 0x101
 80033c0:	931b      	str	r3, [sp, #108]	@ 0x6c
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80033c2:	f001 fd97 	bl	8004ef4 <HAL_MPU_ConfigRegion>
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80033c6:	2004      	movs	r0, #4
 80033c8:	f001 fd84 	bl	8004ed4 <HAL_MPU_Enable>
  HAL_Init();
 80033cc:	f001 fcac 	bl	8004d28 <HAL_Init>
  SystemClock_Config();
 80033d0:	f7ff fc2e 	bl	8002c30 <SystemClock_Config>
  MX_GPIO_Init();
 80033d4:	f7fd fe62 	bl	800109c <MX_GPIO_Init>
  MX_DMA_Init();
 80033d8:	f7fd fe3c 	bl	8001054 <MX_DMA_Init>
  MX_SPI1_Init();
 80033dc:	f000 ff74 	bl	80042c8 <MX_SPI1_Init>
  MX_TIM1_Init();
 80033e0:	f001 fa3c 	bl	800485c <MX_TIM1_Init>
  MX_TIM2_Init();
 80033e4:	f001 fab0 	bl	8004948 <MX_TIM2_Init>
  MX_TIM3_Init();
 80033e8:	f001 fb02 	bl	80049f0 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 80033ec:	f001 fb54 	bl	8004a98 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80033f0:	f001 fb84 	bl	8004afc <MX_USART3_UART_Init>
  MX_QUADSPI_Init();
 80033f4:	f000 face 	bl	8003994 <MX_QUADSPI_Init>
  MX_USB_DEVICE_Init();
 80033f8:	f008 fa66 	bl	800b8c8 <MX_USB_DEVICE_Init>
  System_Init();
 80033fc:	f7ff f90e 	bl	800261c <System_Init>
  HAL_UART_Receive_IT(&huart2, &RxChar, 1);
 8003400:	462a      	mov	r2, r5
 8003402:	4998      	ldr	r1, [pc, #608]	@ (8003664 <main+0x2d8>)
 8003404:	4898      	ldr	r0, [pc, #608]	@ (8003668 <main+0x2dc>)
 8003406:	f006 ff63 	bl	800a2d0 <HAL_UART_Receive_IT>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800340a:	4621      	mov	r1, r4
 800340c:	4897      	ldr	r0, [pc, #604]	@ (800366c <main+0x2e0>)
 800340e:	f005 ff05 	bl	800921c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8003412:	2104      	movs	r1, #4
 8003414:	4895      	ldr	r0, [pc, #596]	@ (800366c <main+0x2e0>)
 8003416:	f005 ff01 	bl	800921c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 800341a:	2108      	movs	r1, #8
 800341c:	4893      	ldr	r0, [pc, #588]	@ (800366c <main+0x2e0>)
 800341e:	f005 fefd 	bl	800921c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8003422:	210c      	movs	r1, #12
 8003424:	4891      	ldr	r0, [pc, #580]	@ (800366c <main+0x2e0>)
 8003426:	f005 fef9 	bl	800921c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800342a:	4621      	mov	r1, r4
 800342c:	4890      	ldr	r0, [pc, #576]	@ (8003670 <main+0x2e4>)
 800342e:	f005 fef5 	bl	800921c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8003432:	2104      	movs	r1, #4
 8003434:	488e      	ldr	r0, [pc, #568]	@ (8003670 <main+0x2e4>)
 8003436:	f005 fef1 	bl	800921c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 800343a:	2108      	movs	r1, #8
 800343c:	488c      	ldr	r0, [pc, #560]	@ (8003670 <main+0x2e4>)
 800343e:	f005 feed 	bl	800921c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8003442:	210c      	movs	r1, #12
 8003444:	488a      	ldr	r0, [pc, #552]	@ (8003670 <main+0x2e4>)
 8003446:	f005 fee9 	bl	800921c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800344a:	4621      	mov	r1, r4
 800344c:	4889      	ldr	r0, [pc, #548]	@ (8003674 <main+0x2e8>)
 800344e:	f005 fee5 	bl	800921c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8003452:	2104      	movs	r1, #4
 8003454:	4887      	ldr	r0, [pc, #540]	@ (8003674 <main+0x2e8>)
 8003456:	f005 fee1 	bl	800921c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 800345a:	2108      	movs	r1, #8
 800345c:	4885      	ldr	r0, [pc, #532]	@ (8003674 <main+0x2e8>)
 800345e:	f005 fedd 	bl	800921c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8003462:	210c      	movs	r1, #12
 8003464:	4883      	ldr	r0, [pc, #524]	@ (8003674 <main+0x2e8>)
 8003466:	f005 fed9 	bl	800921c <HAL_TIM_PWM_Start>
  Debug_Print(LOG_LEVEL_INFO, "\r\n");
 800346a:	4983      	ldr	r1, [pc, #524]	@ (8003678 <main+0x2ec>)
 800346c:	2002      	movs	r0, #2
 800346e:	f7fd fdc1 	bl	8000ff4 <Debug_Print>
  Debug_Print(LOG_LEVEL_INFO, "========================================\r\n");
 8003472:	4982      	ldr	r1, [pc, #520]	@ (800367c <main+0x2f0>)
 8003474:	2002      	movs	r0, #2
 8003476:	f7fd fdbd 	bl	8000ff4 <Debug_Print>
  Debug_Print(LOG_LEVEL_INFO, "   MAGNETIC MANIPULATOR CONTROL SYSTEM\r\n");
 800347a:	4981      	ldr	r1, [pc, #516]	@ (8003680 <main+0x2f4>)
 800347c:	2002      	movs	r0, #2
 800347e:	f7fd fdb9 	bl	8000ff4 <Debug_Print>
  Debug_Print(LOG_LEVEL_INFO, "   Version: 2.0 Cleaned | Coils: %d | Sensors: %d\r\n", NUM_COILS, NUM_SENSORS);
 8003482:	2308      	movs	r3, #8
 8003484:	220c      	movs	r2, #12
 8003486:	497f      	ldr	r1, [pc, #508]	@ (8003684 <main+0x2f8>)
 8003488:	2002      	movs	r0, #2
 800348a:	f7fd fdb3 	bl	8000ff4 <Debug_Print>
  Debug_Print(LOG_LEVEL_INFO, "========================================\r\n\r\n");
 800348e:	497e      	ldr	r1, [pc, #504]	@ (8003688 <main+0x2fc>)
 8003490:	2002      	movs	r0, #2
 8003492:	f7fd fdaf 	bl	8000ff4 <Debug_Print>
  Show_Help_Menu();
 8003496:	f7ff f961 	bl	800275c <Show_Help_Menu>
  HAL_UART_Transmit(&huart2, (uint8_t*)"\r\n> ", 4, 10);
 800349a:	230a      	movs	r3, #10
 800349c:	2204      	movs	r2, #4
 800349e:	497b      	ldr	r1, [pc, #492]	@ (800368c <main+0x300>)
 80034a0:	4871      	ldr	r0, [pc, #452]	@ (8003668 <main+0x2dc>)
 80034a2:	f006 fdaa 	bl	8009ffa <HAL_UART_Transmit>
  last_monitor_time = HAL_GetTick();
 80034a6:	f001 fc79 	bl	8004d9c <HAL_GetTick>
 80034aa:	4b79      	ldr	r3, [pc, #484]	@ (8003690 <main+0x304>)
 80034ac:	6018      	str	r0, [r3, #0]
  last_cpu_measure = HAL_GetTick();
 80034ae:	f001 fc75 	bl	8004d9c <HAL_GetTick>
 80034b2:	4b78      	ldr	r3, [pc, #480]	@ (8003694 <main+0x308>)
 80034b4:	6018      	str	r0, [r3, #0]
    uint32_t now = HAL_GetTick();
 80034b6:	f001 fc71 	bl	8004d9c <HAL_GetTick>
 80034ba:	4605      	mov	r5, r0
    Process_Console_Commands();
 80034bc:	f7ff fc12 	bl	8002ce4 <Process_Console_Commands>
    if (now - last_sensor_read >= 20) {
 80034c0:	6833      	ldr	r3, [r6, #0]
 80034c2:	1aeb      	subs	r3, r5, r3
 80034c4:	2b13      	cmp	r3, #19
 80034c6:	d90c      	bls.n	80034e2 <main+0x156>
 80034c8:	4f73      	ldr	r7, [pc, #460]	@ (8003698 <main+0x30c>)
        for (int i = 0; i < ACTIVE_SENSORS; i++) {
 80034ca:	2400      	movs	r4, #0
            if (sensors[i].is_connected) {
 80034cc:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 80034d0:	b113      	cbz	r3, 80034d8 <main+0x14c>
                Read_Sensor_With_Gain(i);
 80034d2:	b2e0      	uxtb	r0, r4
 80034d4:	f000 fba0 	bl	8003c18 <Read_Sensor_With_Gain>
        for (int i = 0; i < ACTIVE_SENSORS; i++) {
 80034d8:	3401      	adds	r4, #1
 80034da:	3760      	adds	r7, #96	@ 0x60
 80034dc:	2c05      	cmp	r4, #5
 80034de:	d1f5      	bne.n	80034cc <main+0x140>
        last_sensor_read = now;
 80034e0:	6035      	str	r5, [r6, #0]
    if (imu_packet_ready) {
 80034e2:	f898 3000 	ldrb.w	r3, [r8]
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d03d      	beq.n	8003566 <main+0x1da>
                    last_imu_data.sequence,
 80034ea:	4c6c      	ldr	r4, [pc, #432]	@ (800369c <main+0x310>)
        imu_packet_ready = 0;
 80034ec:	2300      	movs	r3, #0
 80034ee:	f888 3000 	strb.w	r3, [r8]
                    last_imu_data.sequence,
 80034f2:	8aa2      	ldrh	r2, [r4, #20]
                    last_imu_data.accel_x, last_imu_data.accel_y, last_imu_data.accel_z,
 80034f4:	f9b4 3000 	ldrsh.w	r3, [r4]
 80034f8:	9317      	str	r3, [sp, #92]	@ 0x5c
 80034fa:	f9b4 1002 	ldrsh.w	r1, [r4, #2]
 80034fe:	f9b4 0004 	ldrsh.w	r0, [r4, #4]
                    last_imu_data.gyro_x, last_imu_data.gyro_y, last_imu_data.gyro_z,
 8003502:	f9b4 7006 	ldrsh.w	r7, [r4, #6]
 8003506:	f9b4 c008 	ldrsh.w	ip, [r4, #8]
 800350a:	f9b4 e00a 	ldrsh.w	lr, [r4, #10]
                    last_imu_data.roll, last_imu_data.pitch, last_imu_data.yaw,
 800350e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003512:	f9b4 900e 	ldrsh.w	r9, [r4, #14]
 8003516:	f9b4 a010 	ldrsh.w	sl, [r4, #16]
                    last_imu_data.battery);
 800351a:	f894 b012 	ldrb.w	fp, [r4, #18]
        Debug_Print(LOG_LEVEL_INFO, "IMU pkt: seq=%u, accel=%d,%d,%d, gyro=%d,%d,%d, roll=%d, pitch=%d, yaw=%d, batt=%u\n",
 800351e:	9100      	str	r1, [sp, #0]
 8003520:	495f      	ldr	r1, [pc, #380]	@ (80036a0 <main+0x314>)
 8003522:	e9cd 3905 	strd	r3, r9, [sp, #20]
 8003526:	e9cd ce03 	strd	ip, lr, [sp, #12]
 800352a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800352c:	e9cd 0701 	strd	r0, r7, [sp, #4]
 8003530:	e9cd ab07 	strd	sl, fp, [sp, #28]
 8003534:	2002      	movs	r0, #2
 8003536:	f7fd fd5d 	bl	8000ff4 <Debug_Print>
        uint32_t now = HAL_GetTick();
 800353a:	f001 fc2f 	bl	8004d9c <HAL_GetTick>
        if (now - last_print > 1000) {
 800353e:	4a59      	ldr	r2, [pc, #356]	@ (80036a4 <main+0x318>)
 8003540:	6813      	ldr	r3, [r2, #0]
 8003542:	1ac3      	subs	r3, r0, r3
 8003544:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003548:	d90d      	bls.n	8003566 <main+0x1da>
            last_print = now;
 800354a:	6010      	str	r0, [r2, #0]
                       last_imu_data.sequence,
 800354c:	8aa2      	ldrh	r2, [r4, #20]
                       last_imu_data.roll,
 800354e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
                       last_imu_data.pitch,
 8003552:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
                       last_imu_data.yaw);
 8003556:	f9b4 0010 	ldrsh.w	r0, [r4, #16]
            Debug_Print(LOG_LEVEL_INFO, "IMU seq=%u r=%d p=%d y=%d\n",
 800355a:	e9cd 1000 	strd	r1, r0, [sp]
 800355e:	4952      	ldr	r1, [pc, #328]	@ (80036a8 <main+0x31c>)
 8003560:	2002      	movs	r0, #2
 8003562:	f7fd fd47 	bl	8000ff4 <Debug_Print>
    if (system_state.levitation_active && (now - last_control_time >= 1)) {
 8003566:	4c51      	ldr	r4, [pc, #324]	@ (80036ac <main+0x320>)
    Stream_Sensor_Data();
 8003568:	f7ff f9e2 	bl	8002930 <Stream_Sensor_Data>
    if (system_state.levitation_active && (now - last_control_time >= 1)) {
 800356c:	7923      	ldrb	r3, [r4, #4]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d069      	beq.n	8003646 <main+0x2ba>
 8003572:	4f4f      	ldr	r7, [pc, #316]	@ (80036b0 <main+0x324>)
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	42ab      	cmp	r3, r5
 8003578:	d153      	bne.n	8003622 <main+0x296>
    if (system_state.levitation_active && (now - last_levitation_print > 200)) {
 800357a:	4a4e      	ldr	r2, [pc, #312]	@ (80036b4 <main+0x328>)
 800357c:	6813      	ldr	r3, [r2, #0]
 800357e:	1aeb      	subs	r3, r5, r3
 8003580:	2bc8      	cmp	r3, #200	@ 0xc8
 8003582:	d960      	bls.n	8003646 <main+0x2ba>
                    pid_controller.setpoint_pos[0],
 8003584:	4b4c      	ldr	r3, [pc, #304]	@ (80036b8 <main+0x32c>)
        Debug_Print(LOG_LEVEL_INFO,
 8003586:	2002      	movs	r0, #2
                    system_state.ball_position[0],
 8003588:	edd4 1a04 	vldr	s3, [r4, #16]
        Debug_Print(LOG_LEVEL_INFO,
 800358c:	ed93 2a14 	vldr	s4, [r3, #80]	@ 0x50
                    system_state.ball_position[1],
 8003590:	ed94 7a05 	vldr	s14, [r4, #20]
        Debug_Print(LOG_LEVEL_INFO,
 8003594:	eeb7 2ac2 	vcvt.f64.f32	d2, s4
                    system_state.ball_position[2],
 8003598:	ed94 6a06 	vldr	s12, [r4, #24]
                    pid_controller.setpoint_pos[0],
 800359c:	ed93 5a0f 	vldr	s10, [r3, #60]	@ 0x3c
                    pid_controller.setpoint_pos[1],
 80035a0:	ed93 4a10 	vldr	s8, [r3, #64]	@ 0x40
                    pid_controller.setpoint_pos[2],
 80035a4:	ed93 3a11 	vldr	s6, [r3, #68]	@ 0x44
        last_levitation_print = now;
 80035a8:	6015      	str	r5, [r2, #0]
        Debug_Print(LOG_LEVEL_INFO,
 80035aa:	4944      	ldr	r1, [pc, #272]	@ (80036bc <main+0x330>)
 80035ac:	ed8d 2b14 	vstr	d2, [sp, #80]	@ 0x50
 80035b0:	ed93 2a13 	vldr	s4, [r3, #76]	@ 0x4c
 80035b4:	eeb7 2ac2 	vcvt.f64.f32	d2, s4
 80035b8:	ed8d 2b12 	vstr	d2, [sp, #72]	@ 0x48
 80035bc:	ed93 2a12 	vldr	s4, [r3, #72]	@ 0x48
 80035c0:	eeb7 2ac2 	vcvt.f64.f32	d2, s4
 80035c4:	ed8d 2b10 	vstr	d2, [sp, #64]	@ 0x40
                    pid_controller.setpoint_pos[2] - system_state.ball_position[2],
 80035c8:	ee33 2a46 	vsub.f32	s4, s6, s12
        Debug_Print(LOG_LEVEL_INFO,
 80035cc:	eeb7 3ac3 	vcvt.f64.f32	d3, s6
 80035d0:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
 80035d4:	eeb7 2ac2 	vcvt.f64.f32	d2, s4
 80035d8:	ed8d 3b08 	vstr	d3, [sp, #32]
 80035dc:	ed8d 2b0e 	vstr	d2, [sp, #56]	@ 0x38
                    pid_controller.setpoint_pos[1] - system_state.ball_position[1],
 80035e0:	ee34 2a47 	vsub.f32	s4, s8, s14
        Debug_Print(LOG_LEVEL_INFO,
 80035e4:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80035e8:	eeb7 4ac4 	vcvt.f64.f32	d4, s8
 80035ec:	eeb7 2ac2 	vcvt.f64.f32	d2, s4
 80035f0:	ed8d 7b00 	vstr	d7, [sp]
 80035f4:	ed8d 2b0c 	vstr	d2, [sp, #48]	@ 0x30
                    pid_controller.setpoint_pos[0] - system_state.ball_position[0],
 80035f8:	ee35 2a61 	vsub.f32	s4, s10, s3
        Debug_Print(LOG_LEVEL_INFO,
 80035fc:	eeb7 7ae1 	vcvt.f64.f32	d7, s3
 8003600:	eeb7 5ac5 	vcvt.f64.f32	d5, s10
 8003604:	eeb7 2ac2 	vcvt.f64.f32	d2, s4
 8003608:	ec53 2b17 	vmov	r2, r3, d7
 800360c:	ed8d 2b0a 	vstr	d2, [sp, #40]	@ 0x28
 8003610:	ed8d 4b06 	vstr	d4, [sp, #24]
 8003614:	ed8d 5b04 	vstr	d5, [sp, #16]
 8003618:	ed8d 6b02 	vstr	d6, [sp, #8]
 800361c:	f7fd fcea 	bl	8000ff4 <Debug_Print>
 8003620:	e011      	b.n	8003646 <main+0x2ba>
        float current_orientation[4] = {1.0f, 0.0f, 0.0f, 0.0f}; // единичный кватернион
 8003622:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
        EstimateBallPosition(system_state.ball_position, current_orientation);
 8003626:	a918      	add	r1, sp, #96	@ 0x60
 8003628:	f104 0010 	add.w	r0, r4, #16
        float current_orientation[4] = {1.0f, 0.0f, 0.0f, 0.0f}; // единичный кватернион
 800362c:	9318      	str	r3, [sp, #96]	@ 0x60
 800362e:	2300      	movs	r3, #0
 8003630:	9319      	str	r3, [sp, #100]	@ 0x64
 8003632:	931a      	str	r3, [sp, #104]	@ 0x68
 8003634:	931b      	str	r3, [sp, #108]	@ 0x6c
        EstimateBallPosition(system_state.ball_position, current_orientation);
 8003636:	f7fe fccd 	bl	8001fd4 <EstimateBallPosition>
        Apply_Levitation_Control();
 800363a:	f7fe fbf7 	bl	8001e2c <Apply_Levitation_Control>
    if (system_state.levitation_active && (now - last_levitation_print > 200)) {
 800363e:	7923      	ldrb	r3, [r4, #4]
        last_control_time = now;
 8003640:	603d      	str	r5, [r7, #0]
    if (system_state.levitation_active && (now - last_levitation_print > 200)) {
 8003642:	2b00      	cmp	r3, #0
 8003644:	d199      	bne.n	800357a <main+0x1ee>
    Update_System_Status();
 8003646:	f7ff f881 	bl	800274c <Update_System_Status>
    Process_Coil_Test();
 800364a:	f7fd fc95 	bl	8000f78 <Process_Coil_Test>
    if(!streaming_active) {
 800364e:	4b1c      	ldr	r3, [pc, #112]	@ (80036c0 <main+0x334>)
 8003650:	781b      	ldrb	r3, [r3, #0]
 8003652:	b91b      	cbnz	r3, 800365c <main+0x2d0>
        HAL_Delay(1);
 8003654:	2001      	movs	r0, #1
        HAL_Delay(0);
 8003656:	f001 fba7 	bl	8004da8 <HAL_Delay>
 800365a:	e72c      	b.n	80034b6 <main+0x12a>
 800365c:	2000      	movs	r0, #0
 800365e:	e7fa      	b.n	8003656 <main+0x2ca>
 8003660:	24002e30 	.word	0x24002e30
 8003664:	24002e4c 	.word	0x24002e4c
 8003668:	24005ae4 	.word	0x24005ae4
 800366c:	24005a04 	.word	0x24005a04
 8003670:	240059b8 	.word	0x240059b8
 8003674:	2400596c 	.word	0x2400596c
 8003678:	080116f1 	.word	0x080116f1
 800367c:	0801163f 	.word	0x0801163f
 8003680:	0801166a 	.word	0x0801166a
 8003684:	08011693 	.word	0x08011693
 8003688:	080116c7 	.word	0x080116c7
 800368c:	08010fdf 	.word	0x08010fdf
 8003690:	24002e48 	.word	0x24002e48
 8003694:	24002e44 	.word	0x24002e44
 8003698:	240054f0 	.word	0x240054f0
 800369c:	24002f91 	.word	0x24002f91
 80036a0:	080116f4 	.word	0x080116f4
 80036a4:	24002e2c 	.word	0x24002e2c
 80036a8:	08011748 	.word	0x08011748
 80036ac:	24002e08 	.word	0x24002e08
 80036b0:	24002e28 	.word	0x24002e28
 80036b4:	24002e24 	.word	0x24002e24
 80036b8:	24000000 	.word	0x24000000
 80036bc:	08011763 	.word	0x08011763
 80036c0:	24002e34 	.word	0x24002e34
 80036c4:	24002f90 	.word	0x24002f90

080036c8 <QSPI_WriteEnable>:
#include "debug_console.h"

extern QSPI_HandleTypeDef hqspi;

// --- Вспомогательные функции для STM32H7 ---
static void QSPI_WriteEnable(void) {
 80036c8:	b500      	push	{lr}
 80036ca:	b08f      	sub	sp, #60	@ 0x3c
    QSPI_CommandTypeDef cmd = {0};
 80036cc:	2234      	movs	r2, #52	@ 0x34
 80036ce:	2100      	movs	r1, #0
 80036d0:	a801      	add	r0, sp, #4
 80036d2:	f00a f987 	bl	800d9e4 <memset>

    cmd.Instruction = W25Q_WRITE_ENABLE;
 80036d6:	2306      	movs	r3, #6
    cmd.DummyCycles = 0;
    cmd.DdrMode = QSPI_DDR_MODE_DISABLE;
    cmd.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
    cmd.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;

    if (HAL_QSPI_Command(&hqspi, &cmd, HAL_MAX_DELAY) != HAL_OK) {
 80036d8:	f04f 32ff 	mov.w	r2, #4294967295
 80036dc:	4669      	mov	r1, sp
    cmd.Instruction = W25Q_WRITE_ENABLE;
 80036de:	9300      	str	r3, [sp, #0]
    cmd.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 80036e0:	f44f 7380 	mov.w	r3, #256	@ 0x100
    if (HAL_QSPI_Command(&hqspi, &cmd, HAL_MAX_DELAY) != HAL_OK) {
 80036e4:	4803      	ldr	r0, [pc, #12]	@ (80036f4 <QSPI_WriteEnable+0x2c>)
    cmd.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 80036e6:	9306      	str	r3, [sp, #24]
    if (HAL_QSPI_Command(&hqspi, &cmd, HAL_MAX_DELAY) != HAL_OK) {
 80036e8:	f003 f9ac 	bl	8006a44 <HAL_QSPI_Command>
        return;
    }
}
 80036ec:	b00f      	add	sp, #60	@ 0x3c
 80036ee:	f85d fb04 	ldr.w	pc, [sp], #4
 80036f2:	bf00      	nop
 80036f4:	240054a4 	.word	0x240054a4

080036f8 <QSPI_Flash_WritePage.part.0>:

    HAL_QSPI_Command(&hqspi, &cmd, HAL_MAX_DELAY);
    QSPI_WaitForWriteEnd();
}

void QSPI_Flash_WritePage(uint32_t address, const uint8_t *data, uint32_t len) {
 80036f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80036fc:	b094      	sub	sp, #80	@ 0x50
 80036fe:	4615      	mov	r5, r2

    QSPI_WriteEnable();

    cmd.Instruction = W25Q_PAGE_PROGRAM;
    cmd.InstructionMode = QSPI_INSTRUCTION_1_LINE;
    cmd.AddressMode = QSPI_ADDRESS_1_LINE;
 8003700:	f44f 7880 	mov.w	r8, #256	@ 0x100
void QSPI_Flash_WritePage(uint32_t address, const uint8_t *data, uint32_t len) {
 8003704:	4604      	mov	r4, r0
 8003706:	460e      	mov	r6, r1
    QSPI_CommandTypeDef cmd = {0};
 8003708:	2238      	movs	r2, #56	@ 0x38
 800370a:	2100      	movs	r1, #0
 800370c:	a806      	add	r0, sp, #24
 800370e:	f00a f969 	bl	800d9e4 <memset>
    QSPI_AutoPollingTypeDef config = {0};
 8003712:	2218      	movs	r2, #24
 8003714:	2100      	movs	r1, #0
 8003716:	4668      	mov	r0, sp
 8003718:	f00a f964 	bl	800d9e4 <memset>
    cmd.AddressSize = QSPI_ADDRESS_24_BITS;
    cmd.Address = address;
    cmd.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
    cmd.DataMode = QSPI_DATA_1_LINE;
 800371c:	f04f 7780 	mov.w	r7, #16777216	@ 0x1000000
    QSPI_WriteEnable();
 8003720:	f7ff ffd2 	bl	80036c8 <QSPI_WriteEnable>
    if(len > 256) len = 256;
 8003724:	4545      	cmp	r5, r8
    cmd.Instruction = W25Q_PAGE_PROGRAM;
 8003726:	f04f 0302 	mov.w	r3, #2
    cmd.Address = address;
 800372a:	9407      	str	r4, [sp, #28]
    if(len > 256) len = 256;
 800372c:	bf28      	it	cs
 800372e:	4645      	movcs	r5, r8
    cmd.DataMode = QSPI_DATA_1_LINE;
 8003730:	2400      	movs	r4, #0
    cmd.Instruction = W25Q_PAGE_PROGRAM;
 8003732:	9306      	str	r3, [sp, #24]
    cmd.AddressMode = QSPI_ADDRESS_1_LINE;
 8003734:	f44f 6380 	mov.w	r3, #1024	@ 0x400
    cmd.NbData = len;
 8003738:	9510      	str	r5, [sp, #64]	@ 0x40
    cmd.DummyCycles = 0;
    cmd.DdrMode = QSPI_DDR_MODE_DISABLE;
    cmd.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
    cmd.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;

    HAL_QSPI_Command(&hqspi, &cmd, HAL_MAX_DELAY);
 800373a:	a906      	add	r1, sp, #24
 800373c:	4d1a      	ldr	r5, [pc, #104]	@ (80037a8 <QSPI_Flash_WritePage.part.0+0xb0>)
 800373e:	f04f 32ff 	mov.w	r2, #4294967295
    cmd.DummyCycles = 0;
 8003742:	940b      	str	r4, [sp, #44]	@ 0x2c
    HAL_QSPI_Command(&hqspi, &cmd, HAL_MAX_DELAY);
 8003744:	4628      	mov	r0, r5
    cmd.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8003746:	9413      	str	r4, [sp, #76]	@ 0x4c
    cmd.AddressMode = QSPI_ADDRESS_1_LINE;
 8003748:	e9cd 830c 	strd	r8, r3, [sp, #48]	@ 0x30
    cmd.AddressSize = QSPI_ADDRESS_24_BITS;
 800374c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
    cmd.DataMode = QSPI_DATA_1_LINE;
 8003750:	e9cd 470e 	strd	r4, r7, [sp, #56]	@ 0x38
    cmd.AddressSize = QSPI_ADDRESS_24_BITS;
 8003754:	9309      	str	r3, [sp, #36]	@ 0x24
    cmd.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
 8003756:	e9cd 4411 	strd	r4, r4, [sp, #68]	@ 0x44
    HAL_QSPI_Command(&hqspi, &cmd, HAL_MAX_DELAY);
 800375a:	f003 f973 	bl	8006a44 <HAL_QSPI_Command>
    HAL_QSPI_Transmit(&hqspi, (uint8_t*)data, HAL_MAX_DELAY);
 800375e:	4631      	mov	r1, r6
 8003760:	f04f 32ff 	mov.w	r2, #4294967295
 8003764:	4628      	mov	r0, r5
 8003766:	f003 f9b1 	bl	8006acc <HAL_QSPI_Transmit>

    config.Match = 0x00;
    config.Mask = 0x01;
 800376a:	2301      	movs	r3, #1
    config.MatchMode = QSPI_MATCH_MODE_AND;
    config.Interval = 0x10;
 800376c:	2210      	movs	r2, #16
    config.StatusBytesSize = 1;
    config.AutomaticStop = QSPI_AUTOMATIC_STOP_ENABLE;

    cmd.Instruction = W25Q_READ_STATUS_REG;
 800376e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
    config.Mask = 0x01;
 8003772:	9301      	str	r3, [sp, #4]
    cmd.DummyCycles = 0;
    cmd.DdrMode = QSPI_DDR_MODE_DISABLE;
    cmd.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
    cmd.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;

    HAL_QSPI_AutoPolling(&hqspi, &cmd, &config, HAL_MAX_DELAY);
 8003774:	4628      	mov	r0, r5
    config.Match = 0x00;
 8003776:	9400      	str	r4, [sp, #0]
    config.MatchMode = QSPI_MATCH_MODE_AND;
 8003778:	9404      	str	r4, [sp, #16]
    cmd.DummyCycles = 0;
 800377a:	940b      	str	r4, [sp, #44]	@ 0x2c
    cmd.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 800377c:	9413      	str	r4, [sp, #76]	@ 0x4c
    config.StatusBytesSize = 1;
 800377e:	e9cd 2302 	strd	r2, r3, [sp, #8]
    cmd.Instruction = W25Q_READ_STATUS_REG;
 8003782:	2205      	movs	r2, #5
    cmd.NbData = 1;
 8003784:	e9cd 730f 	strd	r7, r3, [sp, #60]	@ 0x3c
    cmd.Instruction = W25Q_READ_STATUS_REG;
 8003788:	e9cd 1205 	strd	r1, r2, [sp, #20]
    HAL_QSPI_AutoPolling(&hqspi, &cmd, &config, HAL_MAX_DELAY);
 800378c:	f04f 33ff 	mov.w	r3, #4294967295
 8003790:	466a      	mov	r2, sp
 8003792:	a906      	add	r1, sp, #24
    cmd.AddressMode = QSPI_ADDRESS_NONE;
 8003794:	e9cd 840c 	strd	r8, r4, [sp, #48]	@ 0x30
    cmd.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
 8003798:	e9cd 4411 	strd	r4, r4, [sp, #68]	@ 0x44
    HAL_QSPI_AutoPolling(&hqspi, &cmd, &config, HAL_MAX_DELAY);
 800379c:	f003 fa52 	bl	8006c44 <HAL_QSPI_AutoPolling>
}
 80037a0:	b014      	add	sp, #80	@ 0x50
 80037a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80037a6:	bf00      	nop
 80037a8:	240054a4 	.word	0x240054a4

080037ac <QSPI_Flash_ReadJEDECID>:
uint32_t QSPI_Flash_ReadJEDECID(void) {
 80037ac:	b500      	push	{lr}
 80037ae:	b091      	sub	sp, #68	@ 0x44
    QSPI_CommandTypeDef cmd = {0};
 80037b0:	2234      	movs	r2, #52	@ 0x34
 80037b2:	2100      	movs	r1, #0
 80037b4:	a803      	add	r0, sp, #12
 80037b6:	f00a f915 	bl	800d9e4 <memset>
    uint8_t id[3] = {0};
 80037ba:	2300      	movs	r3, #0
    cmd.NbData = 3;
 80037bc:	f04f 7080 	mov.w	r0, #16777216	@ 0x1000000
    if (HAL_QSPI_Command(&hqspi, &cmd, HAL_MAX_DELAY) != HAL_OK) {
 80037c0:	f04f 32ff 	mov.w	r2, #4294967295
    uint8_t id[3] = {0};
 80037c4:	f8ad 3004 	strh.w	r3, [sp, #4]
    if (HAL_QSPI_Command(&hqspi, &cmd, HAL_MAX_DELAY) != HAL_OK) {
 80037c8:	a902      	add	r1, sp, #8
    uint8_t id[3] = {0};
 80037ca:	f88d 3006 	strb.w	r3, [sp, #6]
    cmd.Instruction = W25Q_JEDEC_ID;
 80037ce:	239f      	movs	r3, #159	@ 0x9f
 80037d0:	9302      	str	r3, [sp, #8]
    cmd.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 80037d2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80037d6:	9308      	str	r3, [sp, #32]
    cmd.NbData = 3;
 80037d8:	2303      	movs	r3, #3
 80037da:	e9cd 030b 	strd	r0, r3, [sp, #44]	@ 0x2c
    if (HAL_QSPI_Command(&hqspi, &cmd, HAL_MAX_DELAY) != HAL_OK) {
 80037de:	480e      	ldr	r0, [pc, #56]	@ (8003818 <QSPI_Flash_ReadJEDECID+0x6c>)
 80037e0:	f003 f930 	bl	8006a44 <HAL_QSPI_Command>
 80037e4:	b120      	cbz	r0, 80037f0 <QSPI_Flash_ReadJEDECID+0x44>
        return 0xFFFFFFFF;
 80037e6:	f04f 30ff 	mov.w	r0, #4294967295
}
 80037ea:	b011      	add	sp, #68	@ 0x44
 80037ec:	f85d fb04 	ldr.w	pc, [sp], #4
    if (HAL_QSPI_Receive(&hqspi, id, HAL_MAX_DELAY) != HAL_OK) {
 80037f0:	f04f 32ff 	mov.w	r2, #4294967295
 80037f4:	a901      	add	r1, sp, #4
 80037f6:	4808      	ldr	r0, [pc, #32]	@ (8003818 <QSPI_Flash_ReadJEDECID+0x6c>)
 80037f8:	f003 f9c4 	bl	8006b84 <HAL_QSPI_Receive>
 80037fc:	2800      	cmp	r0, #0
 80037fe:	d1f2      	bne.n	80037e6 <QSPI_Flash_ReadJEDECID+0x3a>
    return (id[0] << 16) | (id[1] << 8) | id[2];
 8003800:	f89d 0005 	ldrb.w	r0, [sp, #5]
 8003804:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8003808:	0200      	lsls	r0, r0, #8
 800380a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800380e:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8003812:	4318      	orrs	r0, r3
 8003814:	e7e9      	b.n	80037ea <QSPI_Flash_ReadJEDECID+0x3e>
 8003816:	bf00      	nop
 8003818:	240054a4 	.word	0x240054a4

0800381c <QSPI_Flash_Init>:
bool QSPI_Flash_Init(void) {
 800381c:	b508      	push	{r3, lr}
    uint32_t jedec_id = QSPI_Flash_ReadJEDECID();
 800381e:	f7ff ffc5 	bl	80037ac <QSPI_Flash_ReadJEDECID>
}
 8003822:	2001      	movs	r0, #1
 8003824:	bd08      	pop	{r3, pc}
	...

08003828 <QSPI_Flash_EraseSector>:
void QSPI_Flash_EraseSector(uint32_t address) {
 8003828:	b530      	push	{r4, r5, lr}
 800382a:	b09f      	sub	sp, #124	@ 0x7c
    QSPI_CommandTypeDef cmd = {0};
 800382c:	2238      	movs	r2, #56	@ 0x38
 800382e:	2100      	movs	r1, #0
void QSPI_Flash_EraseSector(uint32_t address) {
 8003830:	4604      	mov	r4, r0
    QSPI_CommandTypeDef cmd = {0};
 8003832:	a802      	add	r0, sp, #8
    if (HAL_QSPI_Command(&hqspi, &cmd, HAL_MAX_DELAY) != HAL_OK) {
 8003834:	4d23      	ldr	r5, [pc, #140]	@ (80038c4 <QSPI_Flash_EraseSector+0x9c>)
    QSPI_CommandTypeDef cmd = {0};
 8003836:	f00a f8d5 	bl	800d9e4 <memset>
    address &= ~(4096UL - 1);
 800383a:	f36f 040b 	bfc	r4, #0, #12
    QSPI_WriteEnable();
 800383e:	f7ff ff43 	bl	80036c8 <QSPI_WriteEnable>
    cmd.Instruction = W25Q_SECTOR_ERASE;
 8003842:	2320      	movs	r3, #32
    cmd.AddressMode = QSPI_ADDRESS_1_LINE;
 8003844:	f44f 7c80 	mov.w	ip, #256	@ 0x100
    cmd.Address = address;
 8003848:	9403      	str	r4, [sp, #12]
    cmd.Instruction = W25Q_SECTOR_ERASE;
 800384a:	9302      	str	r3, [sp, #8]
    cmd.AddressMode = QSPI_ADDRESS_1_LINE;
 800384c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
    cmd.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8003850:	2400      	movs	r4, #0
    HAL_QSPI_Command(&hqspi, &cmd, HAL_MAX_DELAY);
 8003852:	f04f 32ff 	mov.w	r2, #4294967295
 8003856:	a902      	add	r1, sp, #8
 8003858:	481a      	ldr	r0, [pc, #104]	@ (80038c4 <QSPI_Flash_EraseSector+0x9c>)
    cmd.DummyCycles = 0;
 800385a:	9407      	str	r4, [sp, #28]
    cmd.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 800385c:	940f      	str	r4, [sp, #60]	@ 0x3c
    cmd.AddressMode = QSPI_ADDRESS_1_LINE;
 800385e:	e9cd c308 	strd	ip, r3, [sp, #32]
    cmd.AddressSize = QSPI_ADDRESS_24_BITS;
 8003862:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
    cmd.DataMode = QSPI_DATA_NONE;
 8003866:	e9cd 440a 	strd	r4, r4, [sp, #40]	@ 0x28
    cmd.AddressSize = QSPI_ADDRESS_24_BITS;
 800386a:	9305      	str	r3, [sp, #20]
    cmd.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
 800386c:	e9cd 440d 	strd	r4, r4, [sp, #52]	@ 0x34
    HAL_QSPI_Command(&hqspi, &cmd, HAL_MAX_DELAY);
 8003870:	f003 f8e8 	bl	8006a44 <HAL_QSPI_Command>
    QSPI_CommandTypeDef cmd = {0};
 8003874:	2234      	movs	r2, #52	@ 0x34
 8003876:	2100      	movs	r1, #0
 8003878:	a811      	add	r0, sp, #68	@ 0x44
 800387a:	f00a f8b3 	bl	800d9e4 <memset>
    cmd.Instruction = W25Q_READ_STATUS_REG;
 800387e:	2305      	movs	r3, #5
    cmd.NbData = 1;
 8003880:	f04f 7080 	mov.w	r0, #16777216	@ 0x1000000
    if (HAL_QSPI_Command(&hqspi, &cmd, HAL_MAX_DELAY) != HAL_OK) {
 8003884:	f04f 32ff 	mov.w	r2, #4294967295
    cmd.Instruction = W25Q_READ_STATUS_REG;
 8003888:	9310      	str	r3, [sp, #64]	@ 0x40
    cmd.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 800388a:	f44f 7380 	mov.w	r3, #256	@ 0x100
    if (HAL_QSPI_Command(&hqspi, &cmd, HAL_MAX_DELAY) != HAL_OK) {
 800388e:	a910      	add	r1, sp, #64	@ 0x40
    uint8_t status = 0;
 8003890:	f88d 4007 	strb.w	r4, [sp, #7]
    cmd.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8003894:	9316      	str	r3, [sp, #88]	@ 0x58
    cmd.NbData = 1;
 8003896:	2301      	movs	r3, #1
 8003898:	e9cd 0319 	strd	r0, r3, [sp, #100]	@ 0x64
    if (HAL_QSPI_Command(&hqspi, &cmd, HAL_MAX_DELAY) != HAL_OK) {
 800389c:	4809      	ldr	r0, [pc, #36]	@ (80038c4 <QSPI_Flash_EraseSector+0x9c>)
 800389e:	f003 f8d1 	bl	8006a44 <HAL_QSPI_Command>
 80038a2:	2800      	cmp	r0, #0
 80038a4:	d1e6      	bne.n	8003874 <QSPI_Flash_EraseSector+0x4c>
    if (HAL_QSPI_Receive(&hqspi, &status, HAL_MAX_DELAY) != HAL_OK) {
 80038a6:	f04f 32ff 	mov.w	r2, #4294967295
 80038aa:	f10d 0107 	add.w	r1, sp, #7
 80038ae:	4628      	mov	r0, r5
 80038b0:	f003 f968 	bl	8006b84 <HAL_QSPI_Receive>
 80038b4:	2800      	cmp	r0, #0
 80038b6:	d1dd      	bne.n	8003874 <QSPI_Flash_EraseSector+0x4c>
    return status;
 80038b8:	f89d 3007 	ldrb.w	r3, [sp, #7]
    } while (status & 0x01);
 80038bc:	07db      	lsls	r3, r3, #31
 80038be:	d4d9      	bmi.n	8003874 <QSPI_Flash_EraseSector+0x4c>
}
 80038c0:	b01f      	add	sp, #124	@ 0x7c
 80038c2:	bd30      	pop	{r4, r5, pc}
 80038c4:	240054a4 	.word	0x240054a4

080038c8 <QSPI_Flash_WritePage>:
    if(len == 0) return;
 80038c8:	b10a      	cbz	r2, 80038ce <QSPI_Flash_WritePage+0x6>
 80038ca:	f7ff bf15 	b.w	80036f8 <QSPI_Flash_WritePage.part.0>
}
 80038ce:	4770      	bx	lr

080038d0 <QSPI_Flash_WriteBuffer>:

void QSPI_Flash_WriteBuffer(uint32_t address, const uint8_t *data, uint32_t len) {
 80038d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80038d4:	f022 08ff 	bic.w	r8, r2, #255	@ 0xff
 80038d8:	4605      	mov	r5, r0
 80038da:	460f      	mov	r7, r1
 80038dc:	4614      	mov	r4, r2
    uint32_t page_addr = address;
    uint32_t num_of_page = len / 256;
    uint32_t num_of_single = len % 256;
 80038de:	fa5f f982 	uxtb.w	r9, r2
    uint32_t idx = 0;

    for(; idx < num_of_page; idx++) {
 80038e2:	4480      	add	r8, r0
 80038e4:	4606      	mov	r6, r0
        QSPI_Flash_WritePage(page_addr + (idx * 256), data + (idx * 256), 256);
 80038e6:	eba1 0a00 	sub.w	sl, r1, r0
    for(; idx < num_of_page; idx++) {
 80038ea:	4546      	cmp	r6, r8
 80038ec:	d10b      	bne.n	8003906 <QSPI_Flash_WriteBuffer+0x36>
    }

    if(num_of_single != 0) {
 80038ee:	f1b9 0f00 	cmp.w	r9, #0
 80038f2:	d012      	beq.n	800391a <QSPI_Flash_WriteBuffer+0x4a>
        QSPI_Flash_WritePage(page_addr + (num_of_page * 256), data + (num_of_page * 256), num_of_single);
 80038f4:	f024 04ff 	bic.w	r4, r4, #255	@ 0xff
 80038f8:	464a      	mov	r2, r9
 80038fa:	1939      	adds	r1, r7, r4
 80038fc:	1960      	adds	r0, r4, r5
    }
}
 80038fe:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
        QSPI_Flash_WritePage(page_addr + (num_of_page * 256), data + (num_of_page * 256), num_of_single);
 8003902:	f7ff bfe1 	b.w	80038c8 <QSPI_Flash_WritePage>
    if(len == 0) return;
 8003906:	eb0a 0106 	add.w	r1, sl, r6
 800390a:	4630      	mov	r0, r6
 800390c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003910:	f506 7680 	add.w	r6, r6, #256	@ 0x100
 8003914:	f7ff fef0 	bl	80036f8 <QSPI_Flash_WritePage.part.0>
    for(; idx < num_of_page; idx++) {
 8003918:	e7e7      	b.n	80038ea <QSPI_Flash_WriteBuffer+0x1a>
}
 800391a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

08003920 <QSPI_Flash_ReadBuffer>:

void QSPI_Flash_ReadBuffer(uint32_t address, uint8_t *data, uint32_t len) {
 8003920:	b570      	push	{r4, r5, r6, lr}
 8003922:	b08e      	sub	sp, #56	@ 0x38
 8003924:	4614      	mov	r4, r2
 8003926:	4606      	mov	r6, r0
    QSPI_CommandTypeDef cmd = {0};
 8003928:	2230      	movs	r2, #48	@ 0x30
void QSPI_Flash_ReadBuffer(uint32_t address, uint8_t *data, uint32_t len) {
 800392a:	460d      	mov	r5, r1
    QSPI_CommandTypeDef cmd = {0};
 800392c:	a802      	add	r0, sp, #8
 800392e:	2100      	movs	r1, #0
 8003930:	f00a f858 	bl	800d9e4 <memset>
   // uint32_t tickstart = HAL_GetTick();

    cmd.Instruction = W25Q_READ_DATA;
 8003934:	2303      	movs	r3, #3
    cmd.InstructionMode = QSPI_INSTRUCTION_1_LINE;
    cmd.AddressMode = QSPI_ADDRESS_1_LINE;
 8003936:	f44f 7180 	mov.w	r1, #256	@ 0x100
    cmd.DummyCycles = 0;
    cmd.DdrMode = QSPI_DDR_MODE_DISABLE;
    cmd.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
    cmd.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;

    if (HAL_QSPI_Command(&hqspi, &cmd, 5000) != HAL_OK) {  // Таймаут 1000ms
 800393a:	f241 3288 	movw	r2, #5000	@ 0x1388
    cmd.Instruction = W25Q_READ_DATA;
 800393e:	9300      	str	r3, [sp, #0]
    cmd.AddressMode = QSPI_ADDRESS_1_LINE;
 8003940:	f44f 6380 	mov.w	r3, #1024	@ 0x400
    if (HAL_QSPI_Command(&hqspi, &cmd, 5000) != HAL_OK) {  // Таймаут 1000ms
 8003944:	4810      	ldr	r0, [pc, #64]	@ (8003988 <QSPI_Flash_ReadBuffer+0x68>)
    cmd.Address = address;
 8003946:	9601      	str	r6, [sp, #4]
    cmd.AddressMode = QSPI_ADDRESS_1_LINE;
 8003948:	e9cd 1306 	strd	r1, r3, [sp, #24]
    cmd.AddressSize = QSPI_ADDRESS_24_BITS;
 800394c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
    if (HAL_QSPI_Command(&hqspi, &cmd, 5000) != HAL_OK) {  // Таймаут 1000ms
 8003950:	4669      	mov	r1, sp
    cmd.AddressSize = QSPI_ADDRESS_24_BITS;
 8003952:	9303      	str	r3, [sp, #12]
    cmd.DataMode = QSPI_DATA_1_LINE;
 8003954:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
    cmd.NbData = len;
 8003958:	e9cd 3409 	strd	r3, r4, [sp, #36]	@ 0x24
    if (HAL_QSPI_Command(&hqspi, &cmd, 5000) != HAL_OK) {  // Таймаут 1000ms
 800395c:	f003 f872 	bl	8006a44 <HAL_QSPI_Command>
 8003960:	4604      	mov	r4, r0
 8003962:	b128      	cbz	r0, 8003970 <QSPI_Flash_ReadBuffer+0x50>
        Debug_Print(LOG_LEVEL_ERROR, "QSPI command timeout!\r\n");
 8003964:	4909      	ldr	r1, [pc, #36]	@ (800398c <QSPI_Flash_ReadBuffer+0x6c>)
 8003966:	2000      	movs	r0, #0
        return;
    }

    if (HAL_QSPI_Receive(&hqspi, data, 5000) != HAL_OK) {  // Таймаут 1000ms
        Debug_Print(LOG_LEVEL_ERROR, "QSPI receive timeout!\r\n");
 8003968:	f7fd fb44 	bl	8000ff4 <Debug_Print>
        return;
    }
}
 800396c:	b00e      	add	sp, #56	@ 0x38
 800396e:	bd70      	pop	{r4, r5, r6, pc}
    if (HAL_QSPI_Receive(&hqspi, data, 5000) != HAL_OK) {  // Таймаут 1000ms
 8003970:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003974:	4629      	mov	r1, r5
 8003976:	4804      	ldr	r0, [pc, #16]	@ (8003988 <QSPI_Flash_ReadBuffer+0x68>)
 8003978:	f003 f904 	bl	8006b84 <HAL_QSPI_Receive>
 800397c:	2800      	cmp	r0, #0
 800397e:	d0f5      	beq.n	800396c <QSPI_Flash_ReadBuffer+0x4c>
        Debug_Print(LOG_LEVEL_ERROR, "QSPI receive timeout!\r\n");
 8003980:	4903      	ldr	r1, [pc, #12]	@ (8003990 <QSPI_Flash_ReadBuffer+0x70>)
 8003982:	4620      	mov	r0, r4
 8003984:	e7f0      	b.n	8003968 <QSPI_Flash_ReadBuffer+0x48>
 8003986:	bf00      	nop
 8003988:	240054a4 	.word	0x240054a4
 800398c:	080117c3 	.word	0x080117c3
 8003990:	080117db 	.word	0x080117db

08003994 <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 8003994:	b508      	push	{r3, lr}
  /* USER CODE END QUADSPI_Init 0 */

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  hqspi.Instance = QUADSPI;
 8003996:	480b      	ldr	r0, [pc, #44]	@ (80039c4 <MX_QUADSPI_Init+0x30>)
  hqspi.Init.ClockPrescaler = 8;
 8003998:	2308      	movs	r3, #8
 800399a:	4a0b      	ldr	r2, [pc, #44]	@ (80039c8 <MX_QUADSPI_Init+0x34>)
  hqspi.Init.FifoThreshold = 1;
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 800399c:	2101      	movs	r1, #1
  hqspi.Init.ClockPrescaler = 8;
 800399e:	e9c0 2300 	strd	r2, r3, [r0]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 80039a2:	2300      	movs	r3, #0
  hqspi.Init.FlashSize = 23;
 80039a4:	2217      	movs	r2, #23
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 80039a6:	e9c0 1302 	strd	r1, r3, [r0, #8]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 80039aa:	e9c0 2304 	strd	r2, r3, [r0, #16]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 80039ae:	e9c0 3306 	strd	r3, r3, [r0, #24]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 80039b2:	6203      	str	r3, [r0, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 80039b4:	f002 fffa 	bl	80069ac <HAL_QSPI_Init>
 80039b8:	b118      	cbz	r0, 80039c2 <MX_QUADSPI_Init+0x2e>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 80039ba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80039be:	f7ff b92b 	b.w	8002c18 <Error_Handler>
}
 80039c2:	bd08      	pop	{r3, pc}
 80039c4:	240054a4 	.word	0x240054a4
 80039c8:	52005000 	.word	0x52005000

080039cc <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 80039cc:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039ce:	2214      	movs	r2, #20
{
 80039d0:	b0bb      	sub	sp, #236	@ 0xec
 80039d2:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039d4:	2100      	movs	r1, #0
 80039d6:	eb0d 0002 	add.w	r0, sp, r2
 80039da:	f00a f803 	bl	800d9e4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80039de:	22c0      	movs	r2, #192	@ 0xc0
 80039e0:	2100      	movs	r1, #0
 80039e2:	a80a      	add	r0, sp, #40	@ 0x28
 80039e4:	f009 fffe 	bl	800d9e4 <memset>
  if(qspiHandle->Instance==QUADSPI)
 80039e8:	6822      	ldr	r2, [r4, #0]
 80039ea:	4b36      	ldr	r3, [pc, #216]	@ (8003ac4 <HAL_QSPI_MspInit+0xf8>)
 80039ec:	429a      	cmp	r2, r3
 80039ee:	d167      	bne.n	8003ac0 <HAL_QSPI_MspInit+0xf4>

  /* USER CODE END QUADSPI_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_QSPI;
 80039f0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80039f4:	2300      	movs	r3, #0
    PeriphClkInitStruct.QspiClockSelection = RCC_QSPICLKSOURCE_D1HCLK;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80039f6:	a80a      	add	r0, sp, #40	@ 0x28
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_QSPI;
 80039f8:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80039fc:	f003 ff16 	bl	800782c <HAL_RCCEx_PeriphCLKConfig>
 8003a00:	b108      	cbz	r0, 8003a06 <HAL_QSPI_MspInit+0x3a>
    {
      Error_Handler();
 8003a02:	f7ff f909 	bl	8002c18 <Error_Handler>
    }

    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8003a06:	4b30      	ldr	r3, [pc, #192]	@ (8003ac8 <HAL_QSPI_MspInit+0xfc>)
    PD12     ------> QUADSPI_BK1_IO1
    PD13     ------> QUADSPI_BK1_IO3
    PB6     ------> QUADSPI_BK1_NCS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a08:	2502      	movs	r5, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a0a:	2400      	movs	r4, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8003a0c:	2609      	movs	r6, #9
    __HAL_RCC_QSPI_CLK_ENABLE();
 8003a0e:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a12:	2704      	movs	r7, #4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003a14:	a905      	add	r1, sp, #20
 8003a16:	482d      	ldr	r0, [pc, #180]	@ (8003acc <HAL_QSPI_MspInit+0x100>)
    __HAL_RCC_QSPI_CLK_ENABLE();
 8003a18:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003a1c:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
 8003a20:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 8003a24:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8003a28:	9201      	str	r2, [sp, #4]
 8003a2a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003a2c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8003a30:	f042 0210 	orr.w	r2, r2, #16
 8003a34:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8003a38:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8003a3c:	f002 0210 	and.w	r2, r2, #16
 8003a40:	9202      	str	r2, [sp, #8]
 8003a42:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a44:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8003a48:	f042 0202 	orr.w	r2, r2, #2
 8003a4c:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8003a50:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8003a54:	f002 0202 	and.w	r2, r2, #2
 8003a58:	9203      	str	r2, [sp, #12]
 8003a5a:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003a5c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8003a60:	f042 0208 	orr.w	r2, r2, #8
 8003a64:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8003a68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8003a6c:	9609      	str	r6, [sp, #36]	@ 0x24
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003a6e:	f003 0308 	and.w	r3, r3, #8
 8003a72:	9304      	str	r3, [sp, #16]
 8003a74:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a76:	e9cd 7505 	strd	r7, r5, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a7a:	e9cd 4407 	strd	r4, r4, [sp, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003a7e:	f002 f841 	bl	8005b04 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a82:	a905      	add	r1, sp, #20
 8003a84:	4812      	ldr	r0, [pc, #72]	@ (8003ad0 <HAL_QSPI_MspInit+0x104>)
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8003a86:	9609      	str	r6, [sp, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a88:	e9cd 7505 	strd	r7, r5, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a8c:	e9cd 4407 	strd	r4, r4, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a90:	f002 f838 	bl	8005b04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 8003a94:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003a98:	a905      	add	r1, sp, #20
 8003a9a:	480e      	ldr	r0, [pc, #56]	@ (8003ad4 <HAL_QSPI_MspInit+0x108>)
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8003a9c:	9609      	str	r6, [sp, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a9e:	e9cd 3505 	strd	r3, r5, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003aa2:	e9cd 4407 	strd	r4, r4, [sp, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003aa6:	f002 f82d 	bl	8005b04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003aaa:	2340      	movs	r3, #64	@ 0x40
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003aac:	a905      	add	r1, sp, #20
 8003aae:	4808      	ldr	r0, [pc, #32]	@ (8003ad0 <HAL_QSPI_MspInit+0x104>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ab0:	e9cd 3505 	strd	r3, r5, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8003ab4:	230a      	movs	r3, #10
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ab6:	e9cd 4407 	strd	r4, r4, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8003aba:	9309      	str	r3, [sp, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003abc:	f002 f822 	bl	8005b04 <HAL_GPIO_Init>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 8003ac0:	b03b      	add	sp, #236	@ 0xec
 8003ac2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ac4:	52005000 	.word	0x52005000
 8003ac8:	58024400 	.word	0x58024400
 8003acc:	58021000 	.word	0x58021000
 8003ad0:	58020400 	.word	0x58020400
 8003ad4:	58020c00 	.word	0x58020c00

08003ad8 <mlx90393_exit.isra.0>:
    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
    HAL_Delay(EXIT_DELAY_MS);
    return 1;
}

static uint8_t mlx90393_exit(MLX90393_t *sensor) {
 8003ad8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    uint8_t tx[2] = {0x80, 0x00};
 8003ada:	2380      	movs	r3, #128	@ 0x80
static uint8_t mlx90393_exit(MLX90393_t *sensor) {
 8003adc:	4604      	mov	r4, r0
    uint8_t rx[2];
    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_RESET);
 8003ade:	8901      	ldrh	r1, [r0, #8]
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	6840      	ldr	r0, [r0, #4]
    uint8_t tx[2] = {0x80, 0x00};
 8003ae4:	f8ad 3008 	strh.w	r3, [sp, #8]
    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_RESET);
 8003ae8:	f002 f8f4 	bl	8005cd4 <HAL_GPIO_WritePin>
    HAL_Delay(CS_DELAY_MS);
 8003aec:	2002      	movs	r0, #2
 8003aee:	f001 f95b 	bl	8004da8 <HAL_Delay>
    if (HAL_SPI_TransmitReceive(sensor->spi, tx, rx, 2, 100) != HAL_OK) {
 8003af2:	2364      	movs	r3, #100	@ 0x64
 8003af4:	aa03      	add	r2, sp, #12
 8003af6:	a902      	add	r1, sp, #8
 8003af8:	9300      	str	r3, [sp, #0]
 8003afa:	2302      	movs	r3, #2
 8003afc:	6820      	ldr	r0, [r4, #0]
 8003afe:	f004 fddb 	bl	80086b8 <HAL_SPI_TransmitReceive>
        HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 8003b02:	2201      	movs	r2, #1
 8003b04:	8921      	ldrh	r1, [r4, #8]
 8003b06:	6860      	ldr	r0, [r4, #4]
 8003b08:	f002 f8e4 	bl	8005cd4 <HAL_GPIO_WritePin>
        HAL_Delay(POST_CS_DELAY_MS);
 8003b0c:	2005      	movs	r0, #5
 8003b0e:	f001 f94b 	bl	8004da8 <HAL_Delay>
        return 0;
    }
    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
    HAL_Delay(EXIT_DELAY_MS);
    return 1;
}
 8003b12:	b004      	add	sp, #16
 8003b14:	bd10      	pop	{r4, pc}
	...

08003b18 <ConfigureSensor>:
    return sum;
}

// ==================== Конфигурация датчика ====================
void ConfigureSensor(uint8_t sensor_idx) {
    if (sensor_idx >= NUM_SENSORS) return;
 8003b18:	2807      	cmp	r0, #7
void ConfigureSensor(uint8_t sensor_idx) {
 8003b1a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003b1e:	4605      	mov	r5, r0
 8003b20:	b085      	sub	sp, #20
    if (sensor_idx >= NUM_SENSORS) return;
 8003b22:	d864      	bhi.n	8003bee <ConfigureSensor+0xd6>
    MLX90393_t *s = &sensors[sensor_idx];
 8003b24:	4e39      	ldr	r6, [pc, #228]	@ (8003c0c <ConfigureSensor+0xf4>)
 8003b26:	eb00 0740 	add.w	r7, r0, r0, lsl #1
    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_RESET);
 8003b2a:	f04f 0860 	mov.w	r8, #96	@ 0x60
    if (HAL_SPI_TransmitReceive(sensor->spi, tx, rx, 2, 100) != HAL_OK) {
 8003b2e:	f04f 0964 	mov.w	r9, #100	@ 0x64
    MLX90393_t *s = &sensors[sensor_idx];
 8003b32:	eb06 1747 	add.w	r7, r6, r7, lsl #5
    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_RESET);
 8003b36:	fb08 f805 	mul.w	r8, r8, r5

    mlx90393_exit(s);
 8003b3a:	4638      	mov	r0, r7
    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_RESET);
 8003b3c:	eb06 0408 	add.w	r4, r6, r8
    mlx90393_exit(s);
 8003b40:	f7ff ffca 	bl	8003ad8 <mlx90393_exit.isra.0>
    uint8_t tx[2] = {0xF0, 0x00};
 8003b44:	23f0      	movs	r3, #240	@ 0xf0
    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_RESET);
 8003b46:	2200      	movs	r2, #0
 8003b48:	8921      	ldrh	r1, [r4, #8]
 8003b4a:	6860      	ldr	r0, [r4, #4]
    uint8_t tx[2] = {0xF0, 0x00};
 8003b4c:	f8ad 3008 	strh.w	r3, [sp, #8]
    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_RESET);
 8003b50:	f002 f8c0 	bl	8005cd4 <HAL_GPIO_WritePin>
    HAL_Delay(CS_DELAY_MS);
 8003b54:	2002      	movs	r0, #2
 8003b56:	f001 f927 	bl	8004da8 <HAL_Delay>
    if (HAL_SPI_TransmitReceive(sensor->spi, tx, rx, 2, 100) != HAL_OK) {
 8003b5a:	2302      	movs	r3, #2
 8003b5c:	aa03      	add	r2, sp, #12
 8003b5e:	a902      	add	r1, sp, #8
 8003b60:	f8cd 9000 	str.w	r9, [sp]
 8003b64:	f856 0008 	ldr.w	r0, [r6, r8]
 8003b68:	f004 fda6 	bl	80086b8 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 8003b6c:	2201      	movs	r2, #1
 8003b6e:	8921      	ldrh	r1, [r4, #8]
 8003b70:	6860      	ldr	r0, [r4, #4]
 8003b72:	f002 f8af 	bl	8005cd4 <HAL_GPIO_WritePin>
    HAL_Delay(EXIT_DELAY_MS);
 8003b76:	2005      	movs	r0, #5
 8003b78:	f001 f916 	bl	8004da8 <HAL_Delay>
    mlx90393_reset(s);
    mlx90393_exit(s);
 8003b7c:	4638      	mov	r0, r7
 8003b7e:	f7ff ffab 	bl	8003ad8 <mlx90393_exit.isra.0>
    HAL_Delay(10);
 8003b82:	200a      	movs	r0, #10
 8003b84:	f001 f910 	bl	8004da8 <HAL_Delay>

    uint8_t tx[2] = {0x00, 0x00};
 8003b88:	2200      	movs	r2, #0
    uint8_t rx[2] = {0xFF, 0xFF};
 8003b8a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
    HAL_GPIO_WritePin(s->cs_port, s->cs_pin, GPIO_PIN_RESET);
 8003b8e:	8921      	ldrh	r1, [r4, #8]
 8003b90:	6860      	ldr	r0, [r4, #4]
    uint8_t tx[2] = {0x00, 0x00};
 8003b92:	f8ad 2008 	strh.w	r2, [sp, #8]
    uint8_t rx[2] = {0xFF, 0xFF};
 8003b96:	f8ad 300c 	strh.w	r3, [sp, #12]
    HAL_GPIO_WritePin(s->cs_port, s->cs_pin, GPIO_PIN_RESET);
 8003b9a:	f002 f89b 	bl	8005cd4 <HAL_GPIO_WritePin>
    HAL_Delay(CS_DELAY_MS);
 8003b9e:	2002      	movs	r0, #2
 8003ba0:	f001 f902 	bl	8004da8 <HAL_Delay>
    HAL_StatusTypeDef status = HAL_SPI_TransmitReceive(s->spi, tx, rx, 2, 100);
 8003ba4:	2302      	movs	r3, #2
 8003ba6:	aa03      	add	r2, sp, #12
 8003ba8:	a902      	add	r1, sp, #8
 8003baa:	f8cd 9000 	str.w	r9, [sp]
 8003bae:	f856 0008 	ldr.w	r0, [r6, r8]
 8003bb2:	f004 fd81 	bl	80086b8 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(s->cs_port, s->cs_pin, GPIO_PIN_SET);
 8003bb6:	2201      	movs	r2, #1
    HAL_StatusTypeDef status = HAL_SPI_TransmitReceive(s->spi, tx, rx, 2, 100);
 8003bb8:	4607      	mov	r7, r0
    HAL_GPIO_WritePin(s->cs_port, s->cs_pin, GPIO_PIN_SET);
 8003bba:	8921      	ldrh	r1, [r4, #8]
 8003bbc:	6860      	ldr	r0, [r4, #4]
 8003bbe:	f002 f889 	bl	8005cd4 <HAL_GPIO_WritePin>
    HAL_Delay(POST_CS_DELAY_MS);
 8003bc2:	2005      	movs	r0, #5
 8003bc4:	f001 f8f0 	bl	8004da8 <HAL_Delay>

    if (status == HAL_OK && !(rx[0] == 0xFF && rx[1] == 0xFF)) {
 8003bc8:	b9a7      	cbnz	r7, 8003bf4 <ConfigureSensor+0xdc>
 8003bca:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8003bce:	f89d 200d 	ldrb.w	r2, [sp, #13]
 8003bd2:	4013      	ands	r3, r2
 8003bd4:	2bff      	cmp	r3, #255	@ 0xff
 8003bd6:	d00d      	beq.n	8003bf4 <ConfigureSensor+0xdc>
        s->is_connected = 1;
 8003bd8:	2301      	movs	r3, #1
        Debug_Print(LOG_LEVEL_INFO, "Sensor %d ready (factory settings, GAIN_SEL=7)\r\n", sensor_idx);
 8003bda:	462a      	mov	r2, r5
 8003bdc:	490c      	ldr	r1, [pc, #48]	@ (8003c10 <ConfigureSensor+0xf8>)
 8003bde:	2002      	movs	r0, #2
        s->is_connected = 1;
 8003be0:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
        Debug_Print(LOG_LEVEL_INFO, "Sensor %d ready (factory settings, GAIN_SEL=7)\r\n", sensor_idx);
 8003be4:	f7fd fa06 	bl	8000ff4 <Debug_Print>
        s->gain_sel = 7;
 8003be8:	2307      	movs	r3, #7
 8003bea:	f884 3053 	strb.w	r3, [r4, #83]	@ 0x53
    } else {
        s->is_connected = 0;
        Debug_Print(LOG_LEVEL_ERROR, "Sensor %d not responding\r\n", sensor_idx);
    }
}
 8003bee:	b005      	add	sp, #20
 8003bf0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        s->is_connected = 0;
 8003bf4:	2360      	movs	r3, #96	@ 0x60
 8003bf6:	2000      	movs	r0, #0
        Debug_Print(LOG_LEVEL_ERROR, "Sensor %d not responding\r\n", sensor_idx);
 8003bf8:	462a      	mov	r2, r5
 8003bfa:	4906      	ldr	r1, [pc, #24]	@ (8003c14 <ConfigureSensor+0xfc>)
        s->is_connected = 0;
 8003bfc:	fb03 6605 	mla	r6, r3, r5, r6
 8003c00:	f886 0051 	strb.w	r0, [r6, #81]	@ 0x51
        Debug_Print(LOG_LEVEL_ERROR, "Sensor %d not responding\r\n", sensor_idx);
 8003c04:	f7fd f9f6 	bl	8000ff4 <Debug_Print>
 8003c08:	e7f1      	b.n	8003bee <ConfigureSensor+0xd6>
 8003c0a:	bf00      	nop
 8003c0c:	240054f0 	.word	0x240054f0
 8003c10:	080117f3 	.word	0x080117f3
 8003c14:	08011824 	.word	0x08011824

08003c18 <Read_Sensor_With_Gain>:
    {0.300f, 0.484f}, {0.250f, 0.403f}, {0.200f, 0.323f}, {0.150f, 0.242f}
};

// ==================== Чтение с учётом GAIN_SEL ====================
uint8_t Read_Sensor_With_Gain(uint8_t sensor_idx) {
    if (sensor_idx >= NUM_SENSORS) return 0;
 8003c18:	2807      	cmp	r0, #7
uint8_t Read_Sensor_With_Gain(uint8_t sensor_idx) {
 8003c1a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003c1e:	4605      	mov	r5, r0
 8003c20:	b089      	sub	sp, #36	@ 0x24
    if (sensor_idx >= NUM_SENSORS) return 0;
 8003c22:	d83c      	bhi.n	8003c9e <Read_Sensor_With_Gain+0x86>
    MLX90393_t *s = &sensors[sensor_idx];
    if (!s->is_connected) return 0;
 8003c24:	2760      	movs	r7, #96	@ 0x60
 8003c26:	f8df 81a4 	ldr.w	r8, [pc, #420]	@ 8003dcc <Read_Sensor_With_Gain+0x1b4>
 8003c2a:	4347      	muls	r7, r0
 8003c2c:	eb08 0407 	add.w	r4, r8, r7
 8003c30:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 8003c34:	b39b      	cbz	r3, 8003c9e <Read_Sensor_With_Gain+0x86>
    MLX90393_t *s = &sensors[sensor_idx];
 8003c36:	eb05 0545 	add.w	r5, r5, r5, lsl #1
    if (HAL_SPI_TransmitReceive(sensor->spi, tx, rx, 2, 100) != HAL_OK) {
 8003c3a:	f04f 0964 	mov.w	r9, #100	@ 0x64

    uint32_t t0 = HAL_GetTick();
 8003c3e:	f001 f8ad 	bl	8004d9c <HAL_GetTick>
 8003c42:	4606      	mov	r6, r0

    mlx90393_exit(s);
 8003c44:	eb08 1045 	add.w	r0, r8, r5, lsl #5
 8003c48:	f7ff ff46 	bl	8003ad8 <mlx90393_exit.isra.0>
    HAL_Delay(2);
 8003c4c:	2002      	movs	r0, #2
 8003c4e:	f001 f8ab 	bl	8004da8 <HAL_Delay>
    uint8_t tx[2] = {0x3F, 0x00};
 8003c52:	233f      	movs	r3, #63	@ 0x3f
    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_RESET);
 8003c54:	2200      	movs	r2, #0
 8003c56:	8921      	ldrh	r1, [r4, #8]
 8003c58:	6860      	ldr	r0, [r4, #4]
    uint8_t tx[2] = {0x3F, 0x00};
 8003c5a:	f8ad 3008 	strh.w	r3, [sp, #8]
    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_RESET);
 8003c5e:	f002 f839 	bl	8005cd4 <HAL_GPIO_WritePin>
    HAL_Delay(CS_DELAY_MS);
 8003c62:	2002      	movs	r0, #2
 8003c64:	f001 f8a0 	bl	8004da8 <HAL_Delay>
    if (HAL_SPI_TransmitReceive(sensor->spi, tx, rx, 2, 100) != HAL_OK) {
 8003c68:	f8cd 9000 	str.w	r9, [sp]
 8003c6c:	aa05      	add	r2, sp, #20
 8003c6e:	a902      	add	r1, sp, #8
 8003c70:	2302      	movs	r3, #2
 8003c72:	f858 0007 	ldr.w	r0, [r8, r7]
 8003c76:	f004 fd1f 	bl	80086b8 <HAL_SPI_TransmitReceive>
 8003c7a:	4605      	mov	r5, r0
 8003c7c:	8921      	ldrh	r1, [r4, #8]
        HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 8003c7e:	2201      	movs	r2, #1
 8003c80:	6860      	ldr	r0, [r4, #4]
    if (HAL_SPI_TransmitReceive(sensor->spi, tx, rx, 2, 100) != HAL_OK) {
 8003c82:	b185      	cbz	r5, 8003ca6 <Read_Sensor_With_Gain+0x8e>
        HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 8003c84:	f002 f826 	bl	8005cd4 <HAL_GPIO_WritePin>
        HAL_Delay(POST_CS_DELAY_MS);
 8003c88:	2005      	movs	r0, #5
 8003c8a:	f001 f88d 	bl	8004da8 <HAL_Delay>

    uint8_t status;
    if (!mlx90393_start_sm_xyzT(s, &status)) {
        s->failed_reads++;
 8003c8e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003c90:	3301      	adds	r3, #1
 8003c92:	65a3      	str	r3, [r4, #88]	@ 0x58
        s->read_error_count++;
 8003c94:	f894 3052 	ldrb.w	r3, [r4, #82]	@ 0x52
 8003c98:	3301      	adds	r3, #1
 8003c9a:	f884 3052 	strb.w	r3, [r4, #82]	@ 0x52
    if (sensor_idx >= NUM_SENSORS) return 0;
 8003c9e:	2000      	movs	r0, #0
        s->average_read_time_ms = dt;
    else
        s->average_read_time_ms = s->average_read_time_ms * 0.9f + dt * 0.1f;

    return 1;
}
 8003ca0:	b009      	add	sp, #36	@ 0x24
 8003ca2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 8003ca6:	f002 f815 	bl	8005cd4 <HAL_GPIO_WritePin>
    HAL_Delay(POST_CS_DELAY_MS);
 8003caa:	2005      	movs	r0, #5
 8003cac:	f001 f87c 	bl	8004da8 <HAL_Delay>
    HAL_Delay(SM_CONV_DELAY_MS);
 8003cb0:	2014      	movs	r0, #20
 8003cb2:	f001 f879 	bl	8004da8 <HAL_Delay>
    uint8_t tx[10] = {0x4F, 0x00, 0,0,0,0,0,0,0,0};
 8003cb6:	234f      	movs	r3, #79	@ 0x4f
    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_RESET);
 8003cb8:	462a      	mov	r2, r5
 8003cba:	8921      	ldrh	r1, [r4, #8]
 8003cbc:	6860      	ldr	r0, [r4, #4]
    uint8_t tx[10] = {0x4F, 0x00, 0,0,0,0,0,0,0,0};
 8003cbe:	f8ad 5010 	strh.w	r5, [sp, #16]
 8003cc2:	e9cd 3502 	strd	r3, r5, [sp, #8]
    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_RESET);
 8003cc6:	f002 f805 	bl	8005cd4 <HAL_GPIO_WritePin>
    HAL_Delay(CS_DELAY_MS);
 8003cca:	2002      	movs	r0, #2
 8003ccc:	f001 f86c 	bl	8004da8 <HAL_Delay>
    if (HAL_SPI_TransmitReceive(sensor->spi, tx, rx, 10, 100) != HAL_OK) {
 8003cd0:	f8cd 9000 	str.w	r9, [sp]
 8003cd4:	aa05      	add	r2, sp, #20
 8003cd6:	a902      	add	r1, sp, #8
 8003cd8:	230a      	movs	r3, #10
 8003cda:	f858 0007 	ldr.w	r0, [r8, r7]
 8003cde:	f004 fceb 	bl	80086b8 <HAL_SPI_TransmitReceive>
 8003ce2:	8921      	ldrh	r1, [r4, #8]
        HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 8003ce4:	2201      	movs	r2, #1
    if (HAL_SPI_TransmitReceive(sensor->spi, tx, rx, 10, 100) != HAL_OK) {
 8003ce6:	b108      	cbz	r0, 8003cec <Read_Sensor_With_Gain+0xd4>
        HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 8003ce8:	6860      	ldr	r0, [r4, #4]
 8003cea:	e7cb      	b.n	8003c84 <Read_Sensor_With_Gain+0x6c>
    HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 8003cec:	6860      	ldr	r0, [r4, #4]
 8003cee:	f001 fff1 	bl	8005cd4 <HAL_GPIO_WritePin>
    HAL_Delay(POST_CS_DELAY_MS);
 8003cf2:	2005      	movs	r0, #5
 8003cf4:	f001 f858 	bl	8004da8 <HAL_Delay>
    if (traw) *traw = (uint16_t)((rx[2] << 8) | rx[3]);
 8003cf8:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    uint8_t gain = (s->gain_sel <= 7) ? s->gain_sel : 7;
 8003cfc:	f894 2053 	ldrb.w	r2, [r4, #83]	@ 0x53
 8003d00:	ba5b      	rev16	r3, r3
    float lsb_xy = gain_coeff[gain][0];
 8003d02:	2a07      	cmp	r2, #7
 8003d04:	b29b      	uxth	r3, r3
 8003d06:	bf28      	it	cs
 8003d08:	2207      	movcs	r2, #7
 8003d0a:	ee07 3a90 	vmov	s15, r3
    if (xraw) *xraw = (int16_t)((rx[4] << 8) | rx[5]);
 8003d0e:	f8bd 3018 	ldrh.w	r3, [sp, #24]
 8003d12:	badb      	revsh	r3, r3
    s->temperature = ((float)traw - 46244.0f) / 45.2f + 25.0f;
 8003d14:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d18:	ee06 3a10 	vmov	s12, r3
    if (yraw) *yraw = (int16_t)((rx[6] << 8) | rx[7]);
 8003d1c:	f8bd 301a 	ldrh.w	r3, [sp, #26]
 8003d20:	badb      	revsh	r3, r3
    s->magnetic_field[0] = xraw * lsb_xy;
 8003d22:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8003d26:	ee06 3a90 	vmov	s13, r3
    if (zraw) *zraw = (int16_t)((rx[8] << 8) | rx[9]);
 8003d2a:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8003d2e:	badb      	revsh	r3, r3
    s->magnetic_field[1] = yraw * lsb_xy;
 8003d30:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8003d34:	ee07 3a10 	vmov	s14, r3
    float lsb_xy = gain_coeff[gain][0];
 8003d38:	4b1f      	ldr	r3, [pc, #124]	@ (8003db8 <Read_Sensor_With_Gain+0x1a0>)
 8003d3a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    s->magnetic_field[2] = zraw * lsb_z;
 8003d3e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
    float lsb_z  = gain_coeff[gain][1];
 8003d42:	ed93 5a01 	vldr	s10, [r3, #4]
    float lsb_xy = gain_coeff[gain][0];
 8003d46:	edd3 5a00 	vldr	s11, [r3]
    s->magnetic_field[2] = zraw * lsb_z;
 8003d4a:	ee27 7a05 	vmul.f32	s14, s14, s10
    s->total_reads++;
 8003d4e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
    s->magnetic_field[1] = yraw * lsb_xy;
 8003d50:	ee66 6aa5 	vmul.f32	s13, s13, s11
    s->magnetic_field[0] = xraw * lsb_xy;
 8003d54:	ee26 6a25 	vmul.f32	s12, s12, s11
    s->total_reads++;
 8003d58:	3301      	adds	r3, #1
    s->magnetic_field[2] = zraw * lsb_z;
 8003d5a:	ed84 7a0b 	vstr	s14, [r4, #44]	@ 0x2c
    s->temperature = ((float)traw - 46244.0f) / 45.2f + 25.0f;
 8003d5e:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8003dbc <Read_Sensor_With_Gain+0x1a4>
    s->magnetic_field[1] = yraw * lsb_xy;
 8003d62:	edc4 6a0a 	vstr	s13, [r4, #40]	@ 0x28
    s->temperature = ((float)traw - 46244.0f) / 45.2f + 25.0f;
 8003d66:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003d6a:	eddf 6a15 	vldr	s13, [pc, #84]	@ 8003dc0 <Read_Sensor_With_Gain+0x1a8>
    s->total_reads++;
 8003d6e:	6563      	str	r3, [r4, #84]	@ 0x54
    s->magnetic_field[0] = xraw * lsb_xy;
 8003d70:	ed84 6a09 	vstr	s12, [r4, #36]	@ 0x24
    s->temperature = ((float)traw - 46244.0f) / 45.2f + 25.0f;
 8003d74:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003d78:	eef3 7a09 	vmov.f32	s15, #57	@ 0x41c80000  25.0
 8003d7c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d80:	edc4 7a0c 	vstr	s15, [r4, #48]	@ 0x30
    s->last_read_time = HAL_GetTick();
 8003d84:	f001 f80a 	bl	8004d9c <HAL_GetTick>
    if (s->total_reads == 1)
 8003d88:	6d63      	ldr	r3, [r4, #84]	@ 0x54
    s->last_read_time = HAL_GetTick();
 8003d8a:	6360      	str	r0, [r4, #52]	@ 0x34
    float dt = (float)(s->last_read_time - t0);
 8003d8c:	1b80      	subs	r0, r0, r6
    if (s->total_reads == 1)
 8003d8e:	2b01      	cmp	r3, #1
    float dt = (float)(s->last_read_time - t0);
 8003d90:	ee07 0a90 	vmov	s15, r0
 8003d94:	eef8 7a67 	vcvt.f32.u32	s15, s15
    if (s->total_reads == 1)
 8003d98:	d103      	bne.n	8003da2 <Read_Sensor_With_Gain+0x18a>
    return 1;
 8003d9a:	2001      	movs	r0, #1
        s->average_read_time_ms = dt;
 8003d9c:	edc4 7a17 	vstr	s15, [r4, #92]	@ 0x5c
 8003da0:	e77e      	b.n	8003ca0 <Read_Sensor_With_Gain+0x88>
        s->average_read_time_ms = s->average_read_time_ms * 0.9f + dt * 0.1f;
 8003da2:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8003dc4 <Read_Sensor_With_Gain+0x1ac>
 8003da6:	edd4 6a17 	vldr	s13, [r4, #92]	@ 0x5c
 8003daa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003dae:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8003dc8 <Read_Sensor_With_Gain+0x1b0>
 8003db2:	eee6 7a87 	vfma.f32	s15, s13, s14
 8003db6:	e7f0      	b.n	8003d9a <Read_Sensor_With_Gain+0x182>
 8003db8:	08011d30 	.word	0x08011d30
 8003dbc:	4734a400 	.word	0x4734a400
 8003dc0:	4234cccd 	.word	0x4234cccd
 8003dc4:	3dcccccd 	.word	0x3dcccccd
 8003dc8:	3f666666 	.word	0x3f666666
 8003dcc:	240054f0 	.word	0x240054f0

08003dd0 <Calibrate_Offset_Procedure>:

// ==================== Калибровка смещения ====================
void Calibrate_Offset_Procedure(uint8_t sensor_idx) {
    if (sensor_idx >= NUM_SENSORS) return;
 8003dd0:	2807      	cmp	r0, #7
void Calibrate_Offset_Procedure(uint8_t sensor_idx) {
 8003dd2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003dd4:	4605      	mov	r5, r0
 8003dd6:	ed2d 8b04 	vpush	{d8-d9}
 8003dda:	b087      	sub	sp, #28
    if (sensor_idx >= NUM_SENSORS) return;
 8003ddc:	f200 80a5 	bhi.w	8003f2a <Calibrate_Offset_Procedure+0x15a>
    MLX90393_t *s = &sensors[sensor_idx];
    if (!s->is_connected) {
 8003de0:	4c54      	ldr	r4, [pc, #336]	@ (8003f34 <Calibrate_Offset_Procedure+0x164>)
 8003de2:	2660      	movs	r6, #96	@ 0x60
        Debug_Print(LOG_LEVEL_ERROR, "Sensor %d not connected", sensor_idx);
 8003de4:	462a      	mov	r2, r5
    if (!s->is_connected) {
 8003de6:	fb06 4600 	mla	r6, r6, r0, r4
 8003dea:	f896 0051 	ldrb.w	r0, [r6, #81]	@ 0x51
 8003dee:	b938      	cbnz	r0, 8003e00 <Calibrate_Offset_Procedure+0x30>
        Debug_Print(LOG_LEVEL_ERROR, "Sensor %d not connected", sensor_idx);
 8003df0:	4951      	ldr	r1, [pc, #324]	@ (8003f38 <Calibrate_Offset_Procedure+0x168>)
    float cal_y = s->magnetic_field[1] + s->offset[1];
    float cal_z = s->magnetic_field[2] + s->offset[2];
    float mag = sqrtf(cal_x*cal_x + cal_y*cal_y + cal_z*cal_z);
    Debug_Print(LOG_LEVEL_INFO, "After offset: X=%.1f, Y=%.1f, Z=%.1f µT, magnitude=%.1f µT",
                cal_x, cal_y, cal_z, mag);
}
 8003df2:	b007      	add	sp, #28
 8003df4:	ecbd 8b04 	vpop	{d8-d9}
 8003df8:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        Debug_Print(LOG_LEVEL_ERROR, "Sensor %d not connected", sensor_idx);
 8003dfc:	f7fd b8fa 	b.w	8000ff4 <Debug_Print>
    float sum_x = 0, sum_y = 0, sum_z = 0;
 8003e00:	ed9f 8a4e 	vldr	s16, [pc, #312]	@ 8003f3c <Calibrate_Offset_Procedure+0x16c>
    Debug_Print(LOG_LEVEL_INFO, "=== CALIBRATION PROCEDURE Sensor %d ===", sensor_idx);
 8003e04:	2002      	movs	r0, #2
 8003e06:	494e      	ldr	r1, [pc, #312]	@ (8003f40 <Calibrate_Offset_Procedure+0x170>)
    for (int i = 0; i < samples; i++) {
 8003e08:	2700      	movs	r7, #0
    float sum_x = 0, sum_y = 0, sum_z = 0;
 8003e0a:	eef0 8a48 	vmov.f32	s17, s16
    Debug_Print(LOG_LEVEL_INFO, "=== CALIBRATION PROCEDURE Sensor %d ===", sensor_idx);
 8003e0e:	f7fd f8f1 	bl	8000ff4 <Debug_Print>
    float sum_x = 0, sum_y = 0, sum_z = 0;
 8003e12:	eeb0 9a48 	vmov.f32	s18, s16
    Debug_Print(LOG_LEVEL_INFO, "Remove all magnets, wait 3 seconds...");
 8003e16:	494b      	ldr	r1, [pc, #300]	@ (8003f44 <Calibrate_Offset_Procedure+0x174>)
 8003e18:	2002      	movs	r0, #2
 8003e1a:	f7fd f8eb 	bl	8000ff4 <Debug_Print>
    HAL_Delay(3000);
 8003e1e:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8003e22:	f000 ffc1 	bl	8004da8 <HAL_Delay>
        if (Read_Sensor_With_Gain(sensor_idx)) {
 8003e26:	4628      	mov	r0, r5
 8003e28:	f7ff fef6 	bl	8003c18 <Read_Sensor_With_Gain>
 8003e2c:	b1e0      	cbz	r0, 8003e68 <Calibrate_Offset_Procedure+0x98>
            sum_x += s->magnetic_field[0];
 8003e2e:	ed96 7a09 	vldr	s14, [r6, #36]	@ 0x24
            Debug_Print(LOG_LEVEL_INFO, "Sample %d: X=%.1f, Y=%.1f, Z=%.1f",
 8003e32:	463a      	mov	r2, r7
            sum_y += s->magnetic_field[1];
 8003e34:	ed96 6a0a 	vldr	s12, [r6, #40]	@ 0x28
            Debug_Print(LOG_LEVEL_INFO, "Sample %d: X=%.1f, Y=%.1f, Z=%.1f",
 8003e38:	2002      	movs	r0, #2
            sum_z += s->magnetic_field[2];
 8003e3a:	ed96 5a0b 	vldr	s10, [r6, #44]	@ 0x2c
            sum_x += s->magnetic_field[0];
 8003e3e:	ee39 9a07 	vadd.f32	s18, s18, s14
            sum_y += s->magnetic_field[1];
 8003e42:	ee78 8a86 	vadd.f32	s17, s17, s12
            Debug_Print(LOG_LEVEL_INFO, "Sample %d: X=%.1f, Y=%.1f, Z=%.1f",
 8003e46:	4940      	ldr	r1, [pc, #256]	@ (8003f48 <Calibrate_Offset_Procedure+0x178>)
            sum_z += s->magnetic_field[2];
 8003e48:	ee38 8a05 	vadd.f32	s16, s16, s10
            Debug_Print(LOG_LEVEL_INFO, "Sample %d: X=%.1f, Y=%.1f, Z=%.1f",
 8003e4c:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
 8003e50:	eeb7 5ac5 	vcvt.f64.f32	d5, s10
 8003e54:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8003e58:	ed8d 5b04 	vstr	d5, [sp, #16]
 8003e5c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8003e60:	ed8d 7b00 	vstr	d7, [sp]
 8003e64:	f7fd f8c6 	bl	8000ff4 <Debug_Print>
    for (int i = 0; i < samples; i++) {
 8003e68:	3701      	adds	r7, #1
        HAL_Delay(100);
 8003e6a:	2064      	movs	r0, #100	@ 0x64
 8003e6c:	f000 ff9c 	bl	8004da8 <HAL_Delay>
    for (int i = 0; i < samples; i++) {
 8003e70:	2f14      	cmp	r7, #20
 8003e72:	d1d8      	bne.n	8003e26 <Calibrate_Offset_Procedure+0x56>
    s->offset[0] = -sum_x / samples;
 8003e74:	eef3 7a04 	vmov.f32	s15, #52	@ 0x41a00000  20.0
 8003e78:	2360      	movs	r3, #96	@ 0x60
    s->offset[1] = -sum_y / samples;
 8003e7a:	eef1 8a68 	vneg.f32	s17, s17
    Debug_Print(LOG_LEVEL_INFO, "Offset calculated: X=%.1f, Y=%.1f, Z=%.1f µT",
 8003e7e:	4933      	ldr	r1, [pc, #204]	@ (8003f4c <Calibrate_Offset_Procedure+0x17c>)
    s->offset[0] = -sum_x / samples;
 8003e80:	eeb1 9a49 	vneg.f32	s18, s18
 8003e84:	fb03 4405 	mla	r4, r3, r5, r4
    s->offset[2] = -sum_z / samples;
 8003e88:	eeb1 8a48 	vneg.f32	s16, s16
    s->is_calibrated = 1;
 8003e8c:	2301      	movs	r3, #1
    s->offset[1] = -sum_y / samples;
 8003e8e:	ee88 7aa7 	vdiv.f32	s14, s17, s15
    Debug_Print(LOG_LEVEL_INFO, "Offset calculated: X=%.1f, Y=%.1f, Z=%.1f µT",
 8003e92:	2002      	movs	r0, #2
    s->is_calibrated = 1;
 8003e94:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
    s->offset[0] = -sum_x / samples;
 8003e98:	eec9 5a27 	vdiv.f32	s11, s18, s15
    s->offset[2] = -sum_z / samples;
 8003e9c:	ee88 6a27 	vdiv.f32	s12, s16, s15
    s->offset[1] = -sum_y / samples;
 8003ea0:	ed84 7a0f 	vstr	s14, [r4, #60]	@ 0x3c
    Debug_Print(LOG_LEVEL_INFO, "Offset calculated: X=%.1f, Y=%.1f, Z=%.1f µT",
 8003ea4:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
    s->offset[0] = -sum_x / samples;
 8003ea8:	edc4 5a0e 	vstr	s11, [r4, #56]	@ 0x38
    s->offset[2] = -sum_z / samples;
 8003eac:	ed84 6a10 	vstr	s12, [r4, #64]	@ 0x40
    Debug_Print(LOG_LEVEL_INFO, "Offset calculated: X=%.1f, Y=%.1f, Z=%.1f µT",
 8003eb0:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
 8003eb4:	ed8d 7b00 	vstr	d7, [sp]
 8003eb8:	eeb7 7ae5 	vcvt.f64.f32	d7, s11
 8003ebc:	ed8d 6b02 	vstr	d6, [sp, #8]
 8003ec0:	ec53 2b17 	vmov	r2, r3, d7
 8003ec4:	f7fd f896 	bl	8000ff4 <Debug_Print>
    Read_Sensor_With_Gain(sensor_idx);
 8003ec8:	4628      	mov	r0, r5
 8003eca:	f7ff fea5 	bl	8003c18 <Read_Sensor_With_Gain>
    float cal_x = s->magnetic_field[0] + s->offset[0];
 8003ece:	edd4 7a0e 	vldr	s15, [r4, #56]	@ 0x38
 8003ed2:	ed94 9a09 	vldr	s18, [r4, #36]	@ 0x24
    float cal_y = s->magnetic_field[1] + s->offset[1];
 8003ed6:	ed94 7a0a 	vldr	s14, [r4, #40]	@ 0x28
    float cal_x = s->magnetic_field[0] + s->offset[0];
 8003eda:	ee39 9a27 	vadd.f32	s18, s18, s15
    float cal_y = s->magnetic_field[1] + s->offset[1];
 8003ede:	edd4 7a0f 	vldr	s15, [r4, #60]	@ 0x3c
 8003ee2:	ee37 8a27 	vadd.f32	s16, s14, s15
    float cal_z = s->magnetic_field[2] + s->offset[2];
 8003ee6:	ed94 7a0b 	vldr	s14, [r4, #44]	@ 0x2c
 8003eea:	edd4 7a10 	vldr	s15, [r4, #64]	@ 0x40
    float mag = sqrtf(cal_x*cal_x + cal_y*cal_y + cal_z*cal_z);
 8003eee:	ee28 0a08 	vmul.f32	s0, s16, s16
    float cal_z = s->magnetic_field[2] + s->offset[2];
 8003ef2:	ee77 8a27 	vadd.f32	s17, s14, s15
    float mag = sqrtf(cal_x*cal_x + cal_y*cal_y + cal_z*cal_z);
 8003ef6:	eea9 0a09 	vfma.f32	s0, s18, s18
 8003efa:	eea8 0aa8 	vfma.f32	s0, s17, s17
 8003efe:	f00c fabf 	bl	8010480 <sqrtf>
    Debug_Print(LOG_LEVEL_INFO, "After offset: X=%.1f, Y=%.1f, Z=%.1f µT, magnitude=%.1f µT",
 8003f02:	eeb7 7ae8 	vcvt.f64.f32	d7, s17
 8003f06:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 8003f0a:	4911      	ldr	r1, [pc, #68]	@ (8003f50 <Calibrate_Offset_Procedure+0x180>)
 8003f0c:	eeb7 8ac8 	vcvt.f64.f32	d8, s16
 8003f10:	2002      	movs	r0, #2
 8003f12:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003f16:	eeb7 7ac9 	vcvt.f64.f32	d7, s18
 8003f1a:	ed8d 0b04 	vstr	d0, [sp, #16]
 8003f1e:	ec53 2b17 	vmov	r2, r3, d7
 8003f22:	ed8d 8b00 	vstr	d8, [sp]
 8003f26:	f7fd f865 	bl	8000ff4 <Debug_Print>
}
 8003f2a:	b007      	add	sp, #28
 8003f2c:	ecbd 8b04 	vpop	{d8-d9}
 8003f30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003f32:	bf00      	nop
 8003f34:	240054f0 	.word	0x240054f0
 8003f38:	0801183f 	.word	0x0801183f
 8003f3c:	00000000 	.word	0x00000000
 8003f40:	08011857 	.word	0x08011857
 8003f44:	0801187f 	.word	0x0801187f
 8003f48:	080118a5 	.word	0x080118a5
 8003f4c:	080118c7 	.word	0x080118c7
 8003f50:	080118f5 	.word	0x080118f5

08003f54 <Read_Sensor_Calibrated>:

// ==================== Чтение с калибровкой ====================
uint8_t Read_Sensor_Calibrated(uint8_t sensor_idx) {
 8003f54:	b510      	push	{r4, lr}
 8003f56:	ed2d 8b04 	vpush	{d8-d9}
 8003f5a:	b088      	sub	sp, #32
 8003f5c:	4604      	mov	r4, r0
    if (!Read_Sensor_With_Gain(sensor_idx)) return 0;
 8003f5e:	f7ff fe5b 	bl	8003c18 <Read_Sensor_With_Gain>
 8003f62:	b160      	cbz	r0, 8003f7e <Read_Sensor_Calibrated+0x2a>
    MLX90393_t *s = &sensors[sensor_idx];
    if (!s->is_calibrated) {
 8003f64:	2260      	movs	r2, #96	@ 0x60
 8003f66:	4b20      	ldr	r3, [pc, #128]	@ (8003fe8 <Read_Sensor_Calibrated+0x94>)
 8003f68:	fb02 3304 	mla	r3, r2, r4, r3
 8003f6c:	f893 2050 	ldrb.w	r2, [r3, #80]	@ 0x50
 8003f70:	b94a      	cbnz	r2, 8003f86 <Read_Sensor_Calibrated+0x32>
        Debug_Print(LOG_LEVEL_INFO, "Sensor %d not calibrated, raw data displayed.", sensor_idx);
 8003f72:	4622      	mov	r2, r4
 8003f74:	491d      	ldr	r1, [pc, #116]	@ (8003fec <Read_Sensor_Calibrated+0x98>)
 8003f76:	2002      	movs	r0, #2
 8003f78:	f7fd f83c 	bl	8000ff4 <Debug_Print>
uint8_t Read_Sensor_Calibrated(uint8_t sensor_idx) {
 8003f7c:	2001      	movs	r0, #1
    float cal_z = s->magnetic_field[2] + s->offset[2];
    float mag = sqrtf(cal_x*cal_x + cal_y*cal_y + cal_z*cal_z);
    Debug_Print(LOG_LEVEL_INFO, "Sensor %d calibrated: X=%.1f, Y=%.1f, Z=%.1f µT, magnitude=%.1f µT",
                sensor_idx, cal_x, cal_y, cal_z, mag);
    return 1;
}
 8003f7e:	b008      	add	sp, #32
 8003f80:	ecbd 8b04 	vpop	{d8-d9}
 8003f84:	bd10      	pop	{r4, pc}
    float cal_x = s->magnetic_field[0] + s->offset[0];
 8003f86:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8003f8a:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8003f8e:	ee37 8a27 	vadd.f32	s16, s14, s15
    float cal_y = s->magnetic_field[1] + s->offset[1];
 8003f92:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8003f96:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8003f9a:	ee77 8a27 	vadd.f32	s17, s14, s15
    float cal_z = s->magnetic_field[2] + s->offset[2];
 8003f9e:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8003fa2:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
    float mag = sqrtf(cal_x*cal_x + cal_y*cal_y + cal_z*cal_z);
 8003fa6:	ee28 0aa8 	vmul.f32	s0, s17, s17
    float cal_z = s->magnetic_field[2] + s->offset[2];
 8003faa:	ee37 9a27 	vadd.f32	s18, s14, s15
    float mag = sqrtf(cal_x*cal_x + cal_y*cal_y + cal_z*cal_z);
 8003fae:	eea8 0a08 	vfma.f32	s0, s16, s16
 8003fb2:	eea9 0a09 	vfma.f32	s0, s18, s18
 8003fb6:	f00c fa63 	bl	8010480 <sqrtf>
    Debug_Print(LOG_LEVEL_INFO, "Sensor %d calibrated: X=%.1f, Y=%.1f, Z=%.1f µT, magnitude=%.1f µT",
 8003fba:	eeb7 7ae8 	vcvt.f64.f32	d7, s17
 8003fbe:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 8003fc2:	4622      	mov	r2, r4
 8003fc4:	eeb7 9ac9 	vcvt.f64.f32	d9, s18
 8003fc8:	4909      	ldr	r1, [pc, #36]	@ (8003ff0 <Read_Sensor_Calibrated+0x9c>)
 8003fca:	eeb7 8ac8 	vcvt.f64.f32	d8, s16
 8003fce:	2002      	movs	r0, #2
 8003fd0:	ed8d 0b06 	vstr	d0, [sp, #24]
 8003fd4:	ed8d 9b04 	vstr	d9, [sp, #16]
 8003fd8:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003fdc:	ed8d 8b00 	vstr	d8, [sp]
 8003fe0:	f7fd f808 	bl	8000ff4 <Debug_Print>
    return 1;
 8003fe4:	e7ca      	b.n	8003f7c <Read_Sensor_Calibrated+0x28>
 8003fe6:	bf00      	nop
 8003fe8:	240054f0 	.word	0x240054f0
 8003fec:	08011932 	.word	0x08011932
 8003ff0:	08011960 	.word	0x08011960

08003ff4 <Test_Sensor_Connection>:
        }
    }
}

uint8_t Test_Sensor_Connection(uint8_t sensor_idx) {
    if (sensor_idx >= NUM_SENSORS) return 0;
 8003ff4:	2807      	cmp	r0, #7
    return sensors[sensor_idx].is_connected;
 8003ff6:	bf9f      	itttt	ls
 8003ff8:	4b04      	ldrls	r3, [pc, #16]	@ (800400c <Test_Sensor_Connection+0x18>)
 8003ffa:	2260      	movls	r2, #96	@ 0x60
 8003ffc:	fb02 3300 	mlals	r3, r2, r0, r3
 8004000:	f893 0051 	ldrbls.w	r0, [r3, #81]	@ 0x51
    if (sensor_idx >= NUM_SENSORS) return 0;
 8004004:	bf88      	it	hi
 8004006:	2000      	movhi	r0, #0
}
 8004008:	4770      	bx	lr
 800400a:	bf00      	nop
 800400c:	240054f0 	.word	0x240054f0

08004010 <Get_Sensor_Stats_String>:
    float y = s->magnetic_field[1];
    float z = s->magnetic_field[2];
    return sqrtf(x*x + y*y + z*z);
}

void Get_Sensor_Stats_String(char *buffer, uint16_t buffer_size) {
 8004010:	b537      	push	{r0, r1, r2, r4, r5, lr}
    int connected = 0;
    for (int i = 0; i < NUM_SENSORS; i++)
 8004012:	2200      	movs	r2, #0
 8004014:	4c07      	ldr	r4, [pc, #28]	@ (8004034 <Get_Sensor_Stats_String+0x24>)
    int connected = 0;
 8004016:	4613      	mov	r3, r2
        if (sensors[i].is_connected) connected++;
 8004018:	f894 5051 	ldrb.w	r5, [r4, #81]	@ 0x51
 800401c:	b105      	cbz	r5, 8004020 <Get_Sensor_Stats_String+0x10>
 800401e:	3301      	adds	r3, #1
    for (int i = 0; i < NUM_SENSORS; i++)
 8004020:	3201      	adds	r2, #1
 8004022:	3460      	adds	r4, #96	@ 0x60
 8004024:	2a08      	cmp	r2, #8
 8004026:	d1f7      	bne.n	8004018 <Get_Sensor_Stats_String+0x8>
    snprintf(buffer, buffer_size, "Sensors: %d/%d connected", connected, NUM_SENSORS);
 8004028:	9200      	str	r2, [sp, #0]
 800402a:	4a03      	ldr	r2, [pc, #12]	@ (8004038 <Get_Sensor_Stats_String+0x28>)
 800402c:	f009 fc02 	bl	800d834 <sniprintf>
}
 8004030:	b003      	add	sp, #12
 8004032:	bd30      	pop	{r4, r5, pc}
 8004034:	240054f0 	.word	0x240054f0
 8004038:	080119a5 	.word	0x080119a5

0800403c <Save_Calibration_To_Flash>:

// ==================== Сохранение/загрузка калибровки ====================
void Save_Calibration_To_Flash(void) {
 800403c:	b570      	push	{r4, r5, r6, lr}
    Debug_Print(LOG_LEVEL_INFO, "Saving calibration to flash...");
 800403e:	491c      	ldr	r1, [pc, #112]	@ (80040b0 <Save_Calibration_To_Flash+0x74>)
void Save_Calibration_To_Flash(void) {
 8004040:	b0b4      	sub	sp, #208	@ 0xd0
    Debug_Print(LOG_LEVEL_INFO, "Saving calibration to flash...");
 8004042:	2002      	movs	r0, #2
    CalibrationData_t cal_data;
    cal_data.signature = CALIBRATION_DATA_SIGNATURE;
    cal_data.version = CALIBRATION_DATA_VERSION;
    for (int i = 0; i < NUM_SENSORS; i++) {
 8004044:	2500      	movs	r5, #0
    Debug_Print(LOG_LEVEL_INFO, "Saving calibration to flash...");
 8004046:	f7fc ffd5 	bl	8000ff4 <Debug_Print>
    cal_data.version = CALIBRATION_DATA_VERSION;
 800404a:	2301      	movs	r3, #1
 800404c:	4a19      	ldr	r2, [pc, #100]	@ (80040b4 <Save_Calibration_To_Flash+0x78>)
 800404e:	ac03      	add	r4, sp, #12
 8004050:	e9cd 2301 	strd	r2, r3, [sp, #4]
    for (int i = 0; i < NUM_SENSORS; i++) {
 8004054:	4b18      	ldr	r3, [pc, #96]	@ (80040b8 <Save_Calibration_To_Flash+0x7c>)
 8004056:	3501      	adds	r5, #1
        for (int j = 0; j < 3; j++) {
            cal_data.offsets[i][j] = sensors[i].offset[j];
            cal_data.scales[i][j] = sensors[i].scale[j];
 8004058:	f104 0660 	add.w	r6, r4, #96	@ 0x60
            cal_data.offsets[i][j] = sensors[i].offset[j];
 800405c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004060:	e884 0007 	stmia.w	r4, {r0, r1, r2}
            cal_data.scales[i][j] = sensors[i].scale[j];
 8004064:	f103 020c 	add.w	r2, r3, #12
    for (int i = 0; i < NUM_SENSORS; i++) {
 8004068:	2d08      	cmp	r5, #8
 800406a:	f104 040c 	add.w	r4, r4, #12
 800406e:	f103 0360 	add.w	r3, r3, #96	@ 0x60
            cal_data.scales[i][j] = sensors[i].scale[j];
 8004072:	ca07      	ldmia	r2, {r0, r1, r2}
 8004074:	e886 0007 	stmia.w	r6, {r0, r1, r2}
    for (int i = 0; i < NUM_SENSORS; i++) {
 8004078:	d1ed      	bne.n	8004056 <Save_Calibration_To_Flash+0x1a>
 800407a:	a801      	add	r0, sp, #4
    uint32_t sum = 0;
 800407c:	2300      	movs	r3, #0
 800407e:	4604      	mov	r4, r0
    for (size_t i = 0; i < size; i++) sum += bytes[i];
 8004080:	461a      	mov	r2, r3
 8004082:	3201      	adds	r2, #1
 8004084:	f810 1b01 	ldrb.w	r1, [r0], #1
 8004088:	2ac8      	cmp	r2, #200	@ 0xc8
 800408a:	440b      	add	r3, r1
 800408c:	d1f9      	bne.n	8004082 <Save_Calibration_To_Flash+0x46>
        }
    }
    cal_data.checksum = calculate_calibration_checksum(&cal_data);

    QSPI_Flash_EraseSector(CALIBRATION_DATA_ADDR);
 800408e:	2000      	movs	r0, #0
    cal_data.checksum = calculate_calibration_checksum(&cal_data);
 8004090:	9333      	str	r3, [sp, #204]	@ 0xcc
    QSPI_Flash_EraseSector(CALIBRATION_DATA_ADDR);
 8004092:	f7ff fbc9 	bl	8003828 <QSPI_Flash_EraseSector>
    QSPI_Flash_WriteBuffer(CALIBRATION_DATA_ADDR, (uint8_t*)&cal_data, sizeof(CalibrationData_t));
 8004096:	4621      	mov	r1, r4
 8004098:	22cc      	movs	r2, #204	@ 0xcc
 800409a:	2000      	movs	r0, #0
 800409c:	f7ff fc18 	bl	80038d0 <QSPI_Flash_WriteBuffer>
    Debug_Print(LOG_LEVEL_INFO, "Calibration saved at 0x%08lX", CALIBRATION_DATA_ADDR);
 80040a0:	2200      	movs	r2, #0
 80040a2:	4906      	ldr	r1, [pc, #24]	@ (80040bc <Save_Calibration_To_Flash+0x80>)
 80040a4:	2002      	movs	r0, #2
 80040a6:	f7fc ffa5 	bl	8000ff4 <Debug_Print>
}
 80040aa:	b034      	add	sp, #208	@ 0xd0
 80040ac:	bd70      	pop	{r4, r5, r6, pc}
 80040ae:	bf00      	nop
 80040b0:	080119be 	.word	0x080119be
 80040b4:	deadbeef 	.word	0xdeadbeef
 80040b8:	24005528 	.word	0x24005528
 80040bc:	080119dd 	.word	0x080119dd

080040c0 <Load_Calibration_From_Flash>:

void Load_Calibration_From_Flash(void) {
 80040c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80040c2:	b0b5      	sub	sp, #212	@ 0xd4
    Debug_Print(LOG_LEVEL_INFO, "Loading calibration from flash...");
 80040c4:	4920      	ldr	r1, [pc, #128]	@ (8004148 <Load_Calibration_From_Flash+0x88>)
 80040c6:	2002      	movs	r0, #2
 80040c8:	f7fc ff94 	bl	8000ff4 <Debug_Print>
    CalibrationData_t cal_data;
    QSPI_Flash_ReadBuffer(CALIBRATION_DATA_ADDR, (uint8_t*)&cal_data, sizeof(CalibrationData_t));
 80040cc:	22cc      	movs	r2, #204	@ 0xcc
 80040ce:	a901      	add	r1, sp, #4
 80040d0:	2000      	movs	r0, #0
 80040d2:	f7ff fc25 	bl	8003920 <QSPI_Flash_ReadBuffer>

    if (cal_data.signature != CALIBRATION_DATA_SIGNATURE) {
 80040d6:	4b1d      	ldr	r3, [pc, #116]	@ (800414c <Load_Calibration_From_Flash+0x8c>)
 80040d8:	9a01      	ldr	r2, [sp, #4]
 80040da:	429a      	cmp	r2, r3
 80040dc:	d005      	beq.n	80040ea <Load_Calibration_From_Flash+0x2a>
        Debug_Print(LOG_LEVEL_WARNING, "Invalid signature, skipping load");
 80040de:	491c      	ldr	r1, [pc, #112]	@ (8004150 <Load_Calibration_From_Flash+0x90>)
        Debug_Print(LOG_LEVEL_WARNING, "Version mismatch, skipping load");
        return;
    }
    uint32_t expected = calculate_calibration_checksum(&cal_data);
    if (cal_data.checksum != expected) {
        Debug_Print(LOG_LEVEL_WARNING, "Checksum mismatch, skipping load");
 80040e0:	2001      	movs	r0, #1
            sensors[i].offset[j] = cal_data.offsets[i][j];
            sensors[i].scale[j] = cal_data.scales[i][j];
        }
        sensors[i].is_calibrated = 1;
    }
    Debug_Print(LOG_LEVEL_INFO, "Calibration loaded.");
 80040e2:	f7fc ff87 	bl	8000ff4 <Debug_Print>
}
 80040e6:	b035      	add	sp, #212	@ 0xd4
 80040e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (cal_data.version != CALIBRATION_DATA_VERSION) {
 80040ea:	9b02      	ldr	r3, [sp, #8]
 80040ec:	2b01      	cmp	r3, #1
 80040ee:	d001      	beq.n	80040f4 <Load_Calibration_From_Flash+0x34>
        Debug_Print(LOG_LEVEL_WARNING, "Version mismatch, skipping load");
 80040f0:	4918      	ldr	r1, [pc, #96]	@ (8004154 <Load_Calibration_From_Flash+0x94>)
 80040f2:	e7f5      	b.n	80040e0 <Load_Calibration_From_Flash+0x20>
    uint32_t sum = 0;
 80040f4:	2200      	movs	r2, #0
 80040f6:	ab01      	add	r3, sp, #4
    for (size_t i = 0; i < size; i++) sum += bytes[i];
 80040f8:	4611      	mov	r1, r2
 80040fa:	3101      	adds	r1, #1
 80040fc:	f813 0b01 	ldrb.w	r0, [r3], #1
 8004100:	29c8      	cmp	r1, #200	@ 0xc8
 8004102:	4402      	add	r2, r0
 8004104:	d1f9      	bne.n	80040fa <Load_Calibration_From_Flash+0x3a>
    if (cal_data.checksum != expected) {
 8004106:	9b33      	ldr	r3, [sp, #204]	@ 0xcc
 8004108:	4293      	cmp	r3, r2
 800410a:	d11a      	bne.n	8004142 <Load_Calibration_From_Flash+0x82>
 800410c:	4b12      	ldr	r3, [pc, #72]	@ (8004158 <Load_Calibration_From_Flash+0x98>)
 800410e:	ac03      	add	r4, sp, #12
    for (int i = 0; i < NUM_SENSORS; i++) {
 8004110:	2500      	movs	r5, #0
        sensors[i].is_calibrated = 1;
 8004112:	2701      	movs	r7, #1
    for (int i = 0; i < NUM_SENSORS; i++) {
 8004114:	3501      	adds	r5, #1
            sensors[i].scale[j] = cal_data.scales[i][j];
 8004116:	f103 060c 	add.w	r6, r3, #12
            sensors[i].offset[j] = cal_data.offsets[i][j];
 800411a:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800411e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            sensors[i].scale[j] = cal_data.scales[i][j];
 8004122:	f104 0260 	add.w	r2, r4, #96	@ 0x60
    for (int i = 0; i < NUM_SENSORS; i++) {
 8004126:	2d08      	cmp	r5, #8
 8004128:	f103 0360 	add.w	r3, r3, #96	@ 0x60
 800412c:	f104 040c 	add.w	r4, r4, #12
            sensors[i].scale[j] = cal_data.scales[i][j];
 8004130:	ca07      	ldmia	r2, {r0, r1, r2}
 8004132:	e886 0007 	stmia.w	r6, {r0, r1, r2}
        sensors[i].is_calibrated = 1;
 8004136:	f803 7c48 	strb.w	r7, [r3, #-72]
    for (int i = 0; i < NUM_SENSORS; i++) {
 800413a:	d1eb      	bne.n	8004114 <Load_Calibration_From_Flash+0x54>
    Debug_Print(LOG_LEVEL_INFO, "Calibration loaded.");
 800413c:	4907      	ldr	r1, [pc, #28]	@ (800415c <Load_Calibration_From_Flash+0x9c>)
 800413e:	2002      	movs	r0, #2
 8004140:	e7cf      	b.n	80040e2 <Load_Calibration_From_Flash+0x22>
        Debug_Print(LOG_LEVEL_WARNING, "Checksum mismatch, skipping load");
 8004142:	4907      	ldr	r1, [pc, #28]	@ (8004160 <Load_Calibration_From_Flash+0xa0>)
 8004144:	e7cc      	b.n	80040e0 <Load_Calibration_From_Flash+0x20>
 8004146:	bf00      	nop
 8004148:	080119fa 	.word	0x080119fa
 800414c:	deadbeef 	.word	0xdeadbeef
 8004150:	08011a1c 	.word	0x08011a1c
 8004154:	08011a3d 	.word	0x08011a3d
 8004158:	24005528 	.word	0x24005528
 800415c:	08011a7e 	.word	0x08011a7e
 8004160:	08011a5d 	.word	0x08011a5d

08004164 <Sensors_Init>:
void Sensors_Init(void) {
 8004164:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8004168:	4c50      	ldr	r4, [pc, #320]	@ (80042ac <Sensors_Init+0x148>)
    Debug_Print(LOG_LEVEL_INFO, "Initializing magnetic sensors...\r\n");
 800416a:	2600      	movs	r6, #0
        sensors[i].spi       = &hspi1;
 800416c:	4f50      	ldr	r7, [pc, #320]	@ (80042b0 <Sensors_Init+0x14c>)
    Debug_Print(LOG_LEVEL_INFO, "Initializing magnetic sensors...\r\n");
 800416e:	2002      	movs	r0, #2
        sensors[i].cs_port   = GPIOC;
 8004170:	f8df 814c 	ldr.w	r8, [pc, #332]	@ 80042c0 <Sensors_Init+0x15c>
 8004174:	f1a4 0524 	sub.w	r5, r4, #36	@ 0x24
    Debug_Print(LOG_LEVEL_INFO, "Initializing magnetic sensors...\r\n");
 8004178:	494e      	ldr	r1, [pc, #312]	@ (80042b4 <Sensors_Init+0x150>)
 800417a:	f7fc ff3b 	bl	8000ff4 <Debug_Print>
        switch(i) {
 800417e:	b2f3      	uxtb	r3, r6
 8004180:	3b01      	subs	r3, #1
        sensors[i].cs_port   = GPIOC;
 8004182:	e944 7809 	strd	r7, r8, [r4, #-36]	@ 0x24
        switch(i) {
 8004186:	2b06      	cmp	r3, #6
 8004188:	d805      	bhi.n	8004196 <Sensors_Init+0x32>
 800418a:	e8df f003 	tbb	[pc, r3]
 800418e:	6d69      	.short	0x6d69
 8004190:	7d797571 	.word	0x7d797571
 8004194:	81          	.byte	0x81
 8004195:	00          	.byte	0x00
            case 0: sensors[i].cs_pin = Sensor1_CS_Pin; break;
 8004196:	2301      	movs	r3, #1
 8004198:	812b      	strh	r3, [r5, #8]
        HAL_GPIO_WritePin(sensors[i].cs_port, sensors[i].cs_pin, GPIO_PIN_SET);
 800419a:	f834 1c1c 	ldrh.w	r1, [r4, #-28]
 800419e:	2201      	movs	r2, #1
 80041a0:	4640      	mov	r0, r8
    for (uint8_t i = 0; i < NUM_SENSORS; i++) {
 80041a2:	3601      	adds	r6, #1
        HAL_GPIO_WritePin(sensors[i].cs_port, sensors[i].cs_pin, GPIO_PIN_SET);
 80041a4:	f001 fd96 	bl	8005cd4 <HAL_GPIO_WritePin>
        sensors[i].temperature      = 0.0f;
 80041a8:	2300      	movs	r3, #0
        memset(sensors[i].magnetic_field, 0, sizeof(sensors[i].magnetic_field));
 80041aa:	2200      	movs	r2, #0
        sensors[i].gain_sel         = 7;
 80041ac:	2107      	movs	r1, #7
        sensors[i].temperature      = 0.0f;
 80041ae:	60e3      	str	r3, [r4, #12]
    for (uint8_t i = 0; i < NUM_SENSORS; i++) {
 80041b0:	2e08      	cmp	r6, #8
        sensors[i].average_read_time_ms = 0.0f;
 80041b2:	63a3      	str	r3, [r4, #56]	@ 0x38
        sensors[i].offset[0] = sensors[i].offset[1] = sensors[i].offset[2] = 0.0f;
 80041b4:	61e3      	str	r3, [r4, #28]
 80041b6:	61a3      	str	r3, [r4, #24]
 80041b8:	6163      	str	r3, [r4, #20]
        sensors[i].scale[0] = sensors[i].scale[1] = sensors[i].scale[2] = 1.0f;
 80041ba:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
        memset(sensors[i].magnetic_field, 0, sizeof(sensors[i].magnetic_field));
 80041be:	60a2      	str	r2, [r4, #8]
        sensors[i].is_connected     = 0;
 80041c0:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
        sensors[i].is_calibrated    = 0;
 80041c4:	f884 202c 	strb.w	r2, [r4, #44]	@ 0x2c
        sensors[i].read_error_count = 0;
 80041c8:	f884 202e 	strb.w	r2, [r4, #46]	@ 0x2e
        sensors[i].last_read_time   = 0;
 80041cc:	6122      	str	r2, [r4, #16]
        sensors[i].gain_sel         = 7;
 80041ce:	f884 102f 	strb.w	r1, [r4, #47]	@ 0x2f
        sensors[i].scale[0] = sensors[i].scale[1] = sensors[i].scale[2] = 1.0f;
 80041d2:	62a3      	str	r3, [r4, #40]	@ 0x28
 80041d4:	6263      	str	r3, [r4, #36]	@ 0x24
 80041d6:	6223      	str	r3, [r4, #32]
        memset(sensors[i].magnetic_field, 0, sizeof(sensors[i].magnetic_field));
 80041d8:	e9c4 2200 	strd	r2, r2, [r4]
        sensors[i].failed_reads     = 0;
 80041dc:	e9c4 220c 	strd	r2, r2, [r4, #48]	@ 0x30
    for (uint8_t i = 0; i < NUM_SENSORS; i++) {
 80041e0:	f104 0460 	add.w	r4, r4, #96	@ 0x60
 80041e4:	d1cb      	bne.n	800417e <Sensors_Init+0x1a>
 80041e6:	4d34      	ldr	r5, [pc, #208]	@ (80042b8 <Sensors_Init+0x154>)
 80041e8:	4614      	mov	r4, r2
            Debug_Print(LOG_LEVEL_WARNING, "Sensor %d not detected\r\n", i);
 80041ea:	4f34      	ldr	r7, [pc, #208]	@ (80042bc <Sensors_Init+0x158>)
            Debug_Print(LOG_LEVEL_INFO, "Sensor %d detected\r\n", i);
 80041ec:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80042c4 <Sensors_Init+0x160>
        uint8_t tx[2] = {0x00, 0x00};
 80041f0:	2200      	movs	r2, #0
        uint8_t rx[2] = {0xFF, 0xFF};
 80041f2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
        HAL_GPIO_WritePin(sensors[i].cs_port, sensors[i].cs_pin, GPIO_PIN_RESET);
 80041f6:	8929      	ldrh	r1, [r5, #8]
 80041f8:	6868      	ldr	r0, [r5, #4]
        uint8_t tx[2] = {0x00, 0x00};
 80041fa:	f8ad 2008 	strh.w	r2, [sp, #8]
        uint8_t rx[2] = {0xFF, 0xFF};
 80041fe:	f8ad 300c 	strh.w	r3, [sp, #12]
        HAL_GPIO_WritePin(sensors[i].cs_port, sensors[i].cs_pin, GPIO_PIN_RESET);
 8004202:	f001 fd67 	bl	8005cd4 <HAL_GPIO_WritePin>
        HAL_Delay(CS_DELAY_MS);
 8004206:	2002      	movs	r0, #2
 8004208:	f000 fdce 	bl	8004da8 <HAL_Delay>
        HAL_StatusTypeDef status = HAL_SPI_TransmitReceive(sensors[i].spi, tx, rx, 2, 100);
 800420c:	2364      	movs	r3, #100	@ 0x64
 800420e:	aa03      	add	r2, sp, #12
 8004210:	a902      	add	r1, sp, #8
 8004212:	9300      	str	r3, [sp, #0]
 8004214:	2302      	movs	r3, #2
 8004216:	6828      	ldr	r0, [r5, #0]
 8004218:	f004 fa4e 	bl	80086b8 <HAL_SPI_TransmitReceive>
        HAL_GPIO_WritePin(sensors[i].cs_port, sensors[i].cs_pin, GPIO_PIN_SET);
 800421c:	2201      	movs	r2, #1
        HAL_StatusTypeDef status = HAL_SPI_TransmitReceive(sensors[i].spi, tx, rx, 2, 100);
 800421e:	4606      	mov	r6, r0
        HAL_GPIO_WritePin(sensors[i].cs_port, sensors[i].cs_pin, GPIO_PIN_SET);
 8004220:	8929      	ldrh	r1, [r5, #8]
 8004222:	6868      	ldr	r0, [r5, #4]
 8004224:	f001 fd56 	bl	8005cd4 <HAL_GPIO_WritePin>
        HAL_Delay(POST_CS_DELAY_MS);
 8004228:	2005      	movs	r0, #5
 800422a:	f000 fdbd 	bl	8004da8 <HAL_Delay>
        if (status == HAL_OK && !(rx[0] == 0xFF && rx[1] == 0xFF)) {
 800422e:	bb9e      	cbnz	r6, 8004298 <Sensors_Init+0x134>
 8004230:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8004234:	f89d 200d 	ldrb.w	r2, [sp, #13]
 8004238:	4013      	ands	r3, r2
 800423a:	2bff      	cmp	r3, #255	@ 0xff
 800423c:	d02c      	beq.n	8004298 <Sensors_Init+0x134>
            Debug_Print(LOG_LEVEL_INFO, "Sensor %d detected\r\n", i);
 800423e:	2002      	movs	r0, #2
 8004240:	4622      	mov	r2, r4
 8004242:	4641      	mov	r1, r8
 8004244:	f7fc fed6 	bl	8000ff4 <Debug_Print>
            ConfigureSensor(i);
 8004248:	b2e0      	uxtb	r0, r4
 800424a:	f7ff fc65 	bl	8003b18 <ConfigureSensor>
    for (uint8_t i = 0; i < ACTIVE_SENSORS; i++) {
 800424e:	3401      	adds	r4, #1
 8004250:	3560      	adds	r5, #96	@ 0x60
 8004252:	2c05      	cmp	r4, #5
 8004254:	d1cc      	bne.n	80041f0 <Sensors_Init+0x8c>
}
 8004256:	b004      	add	sp, #16
 8004258:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    Load_Calibration_From_Flash();
 800425c:	f7ff bf30 	b.w	80040c0 <Load_Calibration_From_Flash>
            case 1: sensors[i].cs_pin = Sensor2_CS_Pin; break;
 8004260:	2302      	movs	r3, #2
 8004262:	f8a5 3068 	strh.w	r3, [r5, #104]	@ 0x68
 8004266:	e798      	b.n	800419a <Sensors_Init+0x36>
            case 2: sensors[i].cs_pin = Sensor3_CS_Pin; break;
 8004268:	2304      	movs	r3, #4
 800426a:	f8a5 30c8 	strh.w	r3, [r5, #200]	@ 0xc8
 800426e:	e794      	b.n	800419a <Sensors_Init+0x36>
            case 3: sensors[i].cs_pin = Sensor4_CS_Pin; break;
 8004270:	2308      	movs	r3, #8
 8004272:	f8a5 3128 	strh.w	r3, [r5, #296]	@ 0x128
 8004276:	e790      	b.n	800419a <Sensors_Init+0x36>
            case 4: sensors[i].cs_pin = Sensor5_CS_Pin; break;
 8004278:	2310      	movs	r3, #16
 800427a:	f8a5 3188 	strh.w	r3, [r5, #392]	@ 0x188
 800427e:	e78c      	b.n	800419a <Sensors_Init+0x36>
            case 5: sensors[i].cs_pin = Sensor6_CS_Pin; break;
 8004280:	2320      	movs	r3, #32
 8004282:	f8a5 31e8 	strh.w	r3, [r5, #488]	@ 0x1e8
 8004286:	e788      	b.n	800419a <Sensors_Init+0x36>
            case 6: sensors[i].cs_pin = Sensor7_CS_Pin; break;
 8004288:	2340      	movs	r3, #64	@ 0x40
 800428a:	f8a5 3248 	strh.w	r3, [r5, #584]	@ 0x248
 800428e:	e784      	b.n	800419a <Sensors_Init+0x36>
            case 7: sensors[i].cs_pin = Sensor8_CS_Pin; break;
 8004290:	2380      	movs	r3, #128	@ 0x80
 8004292:	f8a5 32a8 	strh.w	r3, [r5, #680]	@ 0x2a8
 8004296:	e780      	b.n	800419a <Sensors_Init+0x36>
            sensors[i].is_connected = 0;
 8004298:	2300      	movs	r3, #0
            Debug_Print(LOG_LEVEL_WARNING, "Sensor %d not detected\r\n", i);
 800429a:	4622      	mov	r2, r4
 800429c:	4639      	mov	r1, r7
 800429e:	2001      	movs	r0, #1
            sensors[i].is_connected = 0;
 80042a0:	f885 3051 	strb.w	r3, [r5, #81]	@ 0x51
            Debug_Print(LOG_LEVEL_WARNING, "Sensor %d not detected\r\n", i);
 80042a4:	f7fc fea6 	bl	8000ff4 <Debug_Print>
 80042a8:	e7d1      	b.n	800424e <Sensors_Init+0xea>
 80042aa:	bf00      	nop
 80042ac:	24005514 	.word	0x24005514
 80042b0:	240058e0 	.word	0x240058e0
 80042b4:	08010bcc 	.word	0x08010bcc
 80042b8:	240054f0 	.word	0x240054f0
 80042bc:	08011aa7 	.word	0x08011aa7
 80042c0:	58020800 	.word	0x58020800
 80042c4:	08011a92 	.word	0x08011a92

080042c8 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_rx;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80042c8:	b508      	push	{r3, lr}
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80042ca:	4814      	ldr	r0, [pc, #80]	@ (800431c <MX_SPI1_Init+0x54>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80042cc:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80042d0:	4a13      	ldr	r2, [pc, #76]	@ (8004320 <MX_SPI1_Init+0x58>)
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi1.Init.NSS = SPI_NSS_SOFT;
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80042d2:	f04f 6180 	mov.w	r1, #67108864	@ 0x4000000
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80042d6:	e9c0 2300 	strd	r2, r3, [r0]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80042da:	2300      	movs	r3, #0
 80042dc:	2207      	movs	r2, #7
 80042de:	e9c0 3202 	strd	r3, r2, [r0, #8]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80042e2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80042e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80042ea:	e9c0 1206 	strd	r1, r2, [r0, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80042ee:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi1.Init.CRCPolynomial = 0x0;
 80042f2:	e9c0 330a 	strd	r3, r3, [r0, #40]	@ 0x28
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80042f6:	e9c0 330d 	strd	r3, r3, [r0, #52]	@ 0x34
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80042fa:	e9c0 330f 	strd	r3, r3, [r0, #60]	@ 0x3c
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80042fe:	e9c0 3311 	strd	r3, r3, [r0, #68]	@ 0x44
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8004302:	e9c0 3313 	strd	r3, r3, [r0, #76]	@ 0x4c
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8004306:	e9c0 3315 	strd	r3, r3, [r0, #84]	@ 0x54
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800430a:	f004 f931 	bl	8008570 <HAL_SPI_Init>
 800430e:	b118      	cbz	r0, 8004318 <MX_SPI1_Init+0x50>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8004310:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8004314:	f7fe bc80 	b.w	8002c18 <Error_Handler>
}
 8004318:	bd08      	pop	{r3, pc}
 800431a:	bf00      	nop
 800431c:	240058e0 	.word	0x240058e0
 8004320:	40013000 	.word	0x40013000

08004324 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004324:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004326:	2214      	movs	r2, #20
{
 8004328:	b0bb      	sub	sp, #236	@ 0xec
 800432a:	4606      	mov	r6, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800432c:	2100      	movs	r1, #0
 800432e:	eb0d 0002 	add.w	r0, sp, r2
 8004332:	f009 fb57 	bl	800d9e4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004336:	22c0      	movs	r2, #192	@ 0xc0
 8004338:	2100      	movs	r1, #0
 800433a:	a80a      	add	r0, sp, #40	@ 0x28
 800433c:	f009 fb52 	bl	800d9e4 <memset>
  if(spiHandle->Instance==SPI1)
 8004340:	6832      	ldr	r2, [r6, #0]
 8004342:	4b50      	ldr	r3, [pc, #320]	@ (8004484 <HAL_SPI_MspInit+0x160>)
 8004344:	429a      	cmp	r2, r3
 8004346:	f040 809b 	bne.w	8004480 <HAL_SPI_MspInit+0x15c>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 800434a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800434e:	2300      	movs	r3, #0
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004350:	a80a      	add	r0, sp, #40	@ 0x28
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8004352:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004356:	f003 fa69 	bl	800782c <HAL_RCCEx_PeriphCLKConfig>
 800435a:	b108      	cbz	r0, 8004360 <HAL_SPI_MspInit+0x3c>
    {
      Error_Handler();
 800435c:	f7fe fc5c 	bl	8002c18 <Error_Handler>
    }

    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004360:	4b49      	ldr	r3, [pc, #292]	@ (8004488 <HAL_SPI_MspInit+0x164>)
    PD7     ------> SPI1_MOSI
    PB4 (NJTRST)     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004362:	2500      	movs	r5, #0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004364:	2702      	movs	r7, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004366:	2405      	movs	r4, #5
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004368:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800436c:	a905      	add	r1, sp, #20
 800436e:	4847      	ldr	r0, [pc, #284]	@ (800448c <HAL_SPI_MspInit+0x168>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004370:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004374:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 8004378:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 800437c:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8004380:	9201      	str	r2, [sp, #4]
 8004382:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004384:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8004388:	f042 0201 	orr.w	r2, r2, #1
 800438c:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8004390:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8004394:	f002 0201 	and.w	r2, r2, #1
 8004398:	9202      	str	r2, [sp, #8]
 800439a:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800439c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80043a0:	f042 0208 	orr.w	r2, r2, #8
 80043a4:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80043a8:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80043ac:	f002 0208 	and.w	r2, r2, #8
 80043b0:	9203      	str	r2, [sp, #12]
 80043b2:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80043b4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80043b8:	f042 0202 	orr.w	r2, r2, #2
 80043bc:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80043c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80043c4:	9409      	str	r4, [sp, #36]	@ 0x24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80043c6:	f003 0302 	and.w	r3, r3, #2
 80043ca:	9304      	str	r3, [sp, #16]
 80043cc:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043ce:	2320      	movs	r3, #32
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043d0:	e9cd 5507 	strd	r5, r5, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043d4:	e9cd 3705 	strd	r3, r7, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043d8:	f001 fb94 	bl	8005b04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80043dc:	2380      	movs	r3, #128	@ 0x80
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80043de:	a905      	add	r1, sp, #20
 80043e0:	482b      	ldr	r0, [pc, #172]	@ (8004490 <HAL_SPI_MspInit+0x16c>)
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80043e2:	9409      	str	r4, [sp, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043e4:	e9cd 3705 	strd	r3, r7, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043e8:	e9cd 5507 	strd	r5, r5, [sp, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80043ec:	f001 fb8a 	bl	8005b04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80043f0:	2310      	movs	r3, #16
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80043f2:	4828      	ldr	r0, [pc, #160]	@ (8004494 <HAL_SPI_MspInit+0x170>)
 80043f4:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80043f6:	9409      	str	r4, [sp, #36]	@ 0x24

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Stream0;
 80043f8:	4c27      	ldr	r4, [pc, #156]	@ (8004498 <HAL_SPI_MspInit+0x174>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043fa:	e9cd 3705 	strd	r3, r7, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043fe:	e9cd 5507 	strd	r5, r5, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004402:	f001 fb7f 	bl	8005b04 <HAL_GPIO_Init>
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 8004406:	4825      	ldr	r0, [pc, #148]	@ (800449c <HAL_SPI_MspInit+0x178>)
 8004408:	2325      	movs	r3, #37	@ 0x25
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800440a:	f44f 7780 	mov.w	r7, #256	@ 0x100
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800440e:	61a5      	str	r5, [r4, #24]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004410:	6265      	str	r5, [r4, #36]	@ 0x24
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 8004412:	e9c4 0300 	strd	r0, r3, [r4]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004416:	f44f 6380 	mov.w	r3, #1024	@ 0x400
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 800441a:	4620      	mov	r0, r4
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800441c:	e9c4 3504 	strd	r3, r5, [r4, #16]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8004420:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004424:	e9c4 5502 	strd	r5, r5, [r4, #8]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8004428:	e9c4 7307 	strd	r7, r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 800442c:	f000 fe5e 	bl	80050ec <HAL_DMA_Init>
 8004430:	b108      	cbz	r0, 8004436 <HAL_SPI_MspInit+0x112>
    {
      Error_Handler();
 8004432:	f7fe fbf1 	bl	8002c18 <Error_Handler>

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Stream1;
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8004436:	4a1a      	ldr	r2, [pc, #104]	@ (80044a0 <HAL_SPI_MspInit+0x17c>)
 8004438:	2326      	movs	r3, #38	@ 0x26
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 800443a:	67f4      	str	r4, [r6, #124]	@ 0x7c
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800443c:	2140      	movs	r1, #64	@ 0x40
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 800443e:	63a6      	str	r6, [r4, #56]	@ 0x38
    hdma_spi1_tx.Instance = DMA1_Stream1;
 8004440:	4c18      	ldr	r4, [pc, #96]	@ (80044a4 <HAL_SPI_MspInit+0x180>)
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8004442:	e9c4 2300 	strd	r2, r3, [r4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004446:	2300      	movs	r3, #0
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004448:	f44f 6280 	mov.w	r2, #1024	@ 0x400
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_HIGH;
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 800444c:	4620      	mov	r0, r4
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800444e:	e9c4 2304 	strd	r2, r3, [r4, #16]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8004452:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004456:	e9c4 1302 	strd	r1, r3, [r4, #8]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 800445a:	e9c4 3306 	strd	r3, r3, [r4, #24]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800445e:	e9c4 2308 	strd	r2, r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8004462:	f000 fe43 	bl	80050ec <HAL_DMA_Init>
 8004466:	b108      	cbz	r0, 800446c <HAL_SPI_MspInit+0x148>
    {
      Error_Handler();
 8004468:	f7fe fbd6 	bl	8002c18 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 800446c:	2200      	movs	r2, #0
 800446e:	2023      	movs	r0, #35	@ 0x23
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8004470:	67b4      	str	r4, [r6, #120]	@ 0x78
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8004472:	4611      	mov	r1, r2
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8004474:	63a6      	str	r6, [r4, #56]	@ 0x38
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8004476:	f000 fccb 	bl	8004e10 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 800447a:	2023      	movs	r0, #35	@ 0x23
 800447c:	f000 fcfa 	bl	8004e74 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8004480:	b03b      	add	sp, #236	@ 0xec
 8004482:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004484:	40013000 	.word	0x40013000
 8004488:	58024400 	.word	0x58024400
 800448c:	58020000 	.word	0x58020000
 8004490:	58020c00 	.word	0x58020c00
 8004494:	58020400 	.word	0x58020400
 8004498:	24005868 	.word	0x24005868
 800449c:	40020010 	.word	0x40020010
 80044a0:	40020028 	.word	0x40020028
 80044a4:	240057f0 	.word	0x240057f0

080044a8 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80044a8:	4b07      	ldr	r3, [pc, #28]	@ (80044c8 <HAL_MspInit+0x20>)
{
 80044aa:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80044ac:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 80044b0:	f042 0202 	orr.w	r2, r2, #2
 80044b4:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
 80044b8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80044bc:	f003 0302 	and.w	r3, r3, #2
 80044c0:	9301      	str	r3, [sp, #4]
 80044c2:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80044c4:	b002      	add	sp, #8
 80044c6:	4770      	bx	lr
 80044c8:	58024400 	.word	0x58024400

080044cc <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80044cc:	e7fe      	b.n	80044cc <NMI_Handler>

080044ce <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80044ce:	e7fe      	b.n	80044ce <HardFault_Handler>

080044d0 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80044d0:	e7fe      	b.n	80044d0 <MemManage_Handler>

080044d2 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80044d2:	e7fe      	b.n	80044d2 <BusFault_Handler>

080044d4 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80044d4:	e7fe      	b.n	80044d4 <UsageFault_Handler>

080044d6 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80044d6:	4770      	bx	lr

080044d8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 80044d8:	4770      	bx	lr

080044da <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 80044da:	4770      	bx	lr

080044dc <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80044dc:	f000 bc52 	b.w	8004d84 <HAL_IncTick>

080044e0 <DMA1_Stream0_IRQHandler>:
void DMA1_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 80044e0:	4801      	ldr	r0, [pc, #4]	@ (80044e8 <DMA1_Stream0_IRQHandler+0x8>)
 80044e2:	f001 b93f 	b.w	8005764 <HAL_DMA_IRQHandler>
 80044e6:	bf00      	nop
 80044e8:	24005868 	.word	0x24005868

080044ec <DMA1_Stream1_IRQHandler>:
void DMA1_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80044ec:	4801      	ldr	r0, [pc, #4]	@ (80044f4 <DMA1_Stream1_IRQHandler+0x8>)
 80044ee:	f001 b939 	b.w	8005764 <HAL_DMA_IRQHandler>
 80044f2:	bf00      	nop
 80044f4:	240057f0 	.word	0x240057f0

080044f8 <SPI1_IRQHandler>:
void SPI1_IRQHandler(void)
{
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80044f8:	4801      	ldr	r0, [pc, #4]	@ (8004500 <SPI1_IRQHandler+0x8>)
 80044fa:	f004 ba97 	b.w	8008a2c <HAL_SPI_IRQHandler>
 80044fe:	bf00      	nop
 8004500:	240058e0 	.word	0x240058e0

08004504 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004504:	4801      	ldr	r0, [pc, #4]	@ (800450c <USART2_IRQHandler+0x8>)
 8004506:	f004 bf4f 	b.w	80093a8 <HAL_UART_IRQHandler>
 800450a:	bf00      	nop
 800450c:	24005ae4 	.word	0x24005ae4

08004510 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8004510:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART3_IRQn 0 */
  if (__HAL_UART_GET_FLAG(&huart3, UART_FLAG_RXNE) != RESET) {
 8004512:	4b07      	ldr	r3, [pc, #28]	@ (8004530 <USART3_IRQHandler+0x20>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	69da      	ldr	r2, [r3, #28]
 8004518:	0692      	lsls	r2, r2, #26
 800451a:	d503      	bpl.n	8004524 <USART3_IRQHandler+0x14>
      uint8_t byte = (uint8_t)(huart3.Instance->RDR & 0xFF);
 800451c:	6a58      	ldr	r0, [r3, #36]	@ 0x24
      Process_IMU_Byte(byte);
 800451e:	b2c0      	uxtb	r0, r0
 8004520:	f7fe f8bc 	bl	800269c <Process_IMU_Byte>
  }
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8004524:	4802      	ldr	r0, [pc, #8]	@ (8004530 <USART3_IRQHandler+0x20>)
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8004526:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_UART_IRQHandler(&huart3);
 800452a:	f004 bf3d 	b.w	80093a8 <HAL_UART_IRQHandler>
 800452e:	bf00      	nop
 8004530:	24005a50 	.word	0x24005a50

08004534 <OTG_FS_IRQHandler>:
void OTG_FS_IRQHandler(void)
{
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8004534:	4801      	ldr	r0, [pc, #4]	@ (800453c <OTG_FS_IRQHandler+0x8>)
 8004536:	f001 bd8d 	b.w	8006054 <HAL_PCD_IRQHandler>
 800453a:	bf00      	nop
 800453c:	24006070 	.word	0x24006070

08004540 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8004540:	2001      	movs	r0, #1
 8004542:	4770      	bx	lr

08004544 <_kill>:

int _kill(int pid, int sig)
{
 8004544:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004546:	f009 fb1d 	bl	800db84 <__errno>
 800454a:	2316      	movs	r3, #22
 800454c:	6003      	str	r3, [r0, #0]
  return -1;
}
 800454e:	f04f 30ff 	mov.w	r0, #4294967295
 8004552:	bd08      	pop	{r3, pc}

08004554 <_exit>:

void _exit (int status)
{
 8004554:	b508      	push	{r3, lr}
  errno = EINVAL;
 8004556:	f009 fb15 	bl	800db84 <__errno>
 800455a:	2316      	movs	r3, #22
 800455c:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 800455e:	e7fe      	b.n	800455e <_exit+0xa>

08004560 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004560:	b570      	push	{r4, r5, r6, lr}
 8004562:	460d      	mov	r5, r1
 8004564:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004566:	460e      	mov	r6, r1
 8004568:	1b73      	subs	r3, r6, r5
 800456a:	429c      	cmp	r4, r3
 800456c:	dc01      	bgt.n	8004572 <_read+0x12>
  {
    *ptr++ = __io_getchar();
  }

  return len;
}
 800456e:	4620      	mov	r0, r4
 8004570:	bd70      	pop	{r4, r5, r6, pc}
    *ptr++ = __io_getchar();
 8004572:	f3af 8000 	nop.w
 8004576:	f806 0b01 	strb.w	r0, [r6], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800457a:	e7f5      	b.n	8004568 <_read+0x8>

0800457c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800457c:	b570      	push	{r4, r5, r6, lr}
 800457e:	460d      	mov	r5, r1
 8004580:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004582:	460e      	mov	r6, r1
 8004584:	1b73      	subs	r3, r6, r5
 8004586:	429c      	cmp	r4, r3
 8004588:	dc01      	bgt.n	800458e <_write+0x12>
  {
    __io_putchar(*ptr++);
  }
  return len;
}
 800458a:	4620      	mov	r0, r4
 800458c:	bd70      	pop	{r4, r5, r6, pc}
    __io_putchar(*ptr++);
 800458e:	f816 0b01 	ldrb.w	r0, [r6], #1
 8004592:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004596:	e7f5      	b.n	8004584 <_write+0x8>

08004598 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8004598:	f04f 30ff 	mov.w	r0, #4294967295
 800459c:	4770      	bx	lr

0800459e <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 800459e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
  return 0;
}
 80045a2:	2000      	movs	r0, #0
  st->st_mode = S_IFCHR;
 80045a4:	604b      	str	r3, [r1, #4]
}
 80045a6:	4770      	bx	lr

080045a8 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 80045a8:	2001      	movs	r0, #1
 80045aa:	4770      	bx	lr

080045ac <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 80045ac:	2000      	movs	r0, #0
 80045ae:	4770      	bx	lr

080045b0 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80045b0:	4a0b      	ldr	r2, [pc, #44]	@ (80045e0 <_sbrk+0x30>)
{
 80045b2:	4603      	mov	r3, r0
  if (NULL == __sbrk_heap_end)
 80045b4:	6811      	ldr	r1, [r2, #0]
{
 80045b6:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 80045b8:	b909      	cbnz	r1, 80045be <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 80045ba:	490a      	ldr	r1, [pc, #40]	@ (80045e4 <_sbrk+0x34>)
 80045bc:	6011      	str	r1, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80045be:	6810      	ldr	r0, [r2, #0]
 80045c0:	4909      	ldr	r1, [pc, #36]	@ (80045e8 <_sbrk+0x38>)
 80045c2:	4c0a      	ldr	r4, [pc, #40]	@ (80045ec <_sbrk+0x3c>)
 80045c4:	4403      	add	r3, r0
 80045c6:	1b09      	subs	r1, r1, r4
 80045c8:	428b      	cmp	r3, r1
 80045ca:	d906      	bls.n	80045da <_sbrk+0x2a>
  {
    errno = ENOMEM;
 80045cc:	f009 fada 	bl	800db84 <__errno>
 80045d0:	230c      	movs	r3, #12
 80045d2:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 80045d4:	f04f 30ff 	mov.w	r0, #4294967295

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 80045d8:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 80045da:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 80045dc:	e7fc      	b.n	80045d8 <_sbrk+0x28>
 80045de:	bf00      	nop
 80045e0:	24005968 	.word	0x24005968
 80045e4:	240066a0 	.word	0x240066a0
 80045e8:	24080000 	.word	0x24080000
 80045ec:	00000400 	.word	0x00000400

080045f0 <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80045f0:	4a2e      	ldr	r2, [pc, #184]	@ (80046ac <SystemInit+0xbc>)
 80045f2:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80045f6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80045fa:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80045fe:	4a2c      	ldr	r2, [pc, #176]	@ (80046b0 <SystemInit+0xc0>)
 8004600:	6813      	ldr	r3, [r2, #0]
 8004602:	f003 030f 	and.w	r3, r3, #15
 8004606:	2b06      	cmp	r3, #6
 8004608:	d805      	bhi.n	8004616 <SystemInit+0x26>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800460a:	6813      	ldr	r3, [r2, #0]
 800460c:	f023 030f 	bic.w	r3, r3, #15
 8004610:	f043 0307 	orr.w	r3, r3, #7
 8004614:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8004616:	4b27      	ldr	r3, [pc, #156]	@ (80046b4 <SystemInit+0xc4>)
 8004618:	681a      	ldr	r2, [r3, #0]
 800461a:	f042 0201 	orr.w	r2, r2, #1
 800461e:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8004620:	2200      	movs	r2, #0
 8004622:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8004624:	4a24      	ldr	r2, [pc, #144]	@ (80046b8 <SystemInit+0xc8>)
 8004626:	6819      	ldr	r1, [r3, #0]
 8004628:	400a      	ands	r2, r1

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800462a:	4921      	ldr	r1, [pc, #132]	@ (80046b0 <SystemInit+0xc0>)
  RCC->CR &= 0xEAF6ED7FU;
 800462c:	601a      	str	r2, [r3, #0]
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800462e:	680a      	ldr	r2, [r1, #0]
 8004630:	0710      	lsls	r0, r2, #28
 8004632:	d505      	bpl.n	8004640 <SystemInit+0x50>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004634:	680a      	ldr	r2, [r1, #0]
 8004636:	f022 020f 	bic.w	r2, r2, #15
 800463a:	f042 0207 	orr.w	r2, r2, #7
 800463e:	600a      	str	r2, [r1, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8004640:	2200      	movs	r2, #0

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8004642:	491e      	ldr	r1, [pc, #120]	@ (80046bc <SystemInit+0xcc>)
  RCC->D1CFGR = 0x00000000;
 8004644:	619a      	str	r2, [r3, #24]
  RCC->D2CFGR = 0x00000000;
 8004646:	61da      	str	r2, [r3, #28]
  RCC->D3CFGR = 0x00000000;
 8004648:	621a      	str	r2, [r3, #32]
  RCC->PLLCKSELR = 0x02020200;
 800464a:	6299      	str	r1, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800464c:	491c      	ldr	r1, [pc, #112]	@ (80046c0 <SystemInit+0xd0>)
 800464e:	62d9      	str	r1, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8004650:	491c      	ldr	r1, [pc, #112]	@ (80046c4 <SystemInit+0xd4>)
 8004652:	6319      	str	r1, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8004654:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8004656:	6399      	str	r1, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8004658:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800465a:	6419      	str	r1, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800465c:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800465e:	6819      	ldr	r1, [r3, #0]
 8004660:	f421 2180 	bic.w	r1, r1, #262144	@ 0x40000
 8004664:	6019      	str	r1, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8004666:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8004668:	4b17      	ldr	r3, [pc, #92]	@ (80046c8 <SystemInit+0xd8>)
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f36f 030f 	bfc	r3, #0, #16
 8004670:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004674:	d203      	bcs.n	800467e <SystemInit+0x8e>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8004676:	4b15      	ldr	r3, [pc, #84]	@ (80046cc <SystemInit+0xdc>)
 8004678:	2201      	movs	r2, #1
 800467a:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800467e:	4b0d      	ldr	r3, [pc, #52]	@ (80046b4 <SystemInit+0xc4>)
 8004680:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 8004684:	04d2      	lsls	r2, r2, #19
 8004686:	d40f      	bmi.n	80046a8 <SystemInit+0xb8>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8004688:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800468c:	f243 01d2 	movw	r1, #12498	@ 0x30d2
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8004690:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004694:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8004698:	4a0d      	ldr	r2, [pc, #52]	@ (80046d0 <SystemInit+0xe0>)
 800469a:	6011      	str	r1, [r2, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800469c:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 80046a0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80046a4:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80046a8:	4770      	bx	lr
 80046aa:	bf00      	nop
 80046ac:	e000ed00 	.word	0xe000ed00
 80046b0:	52002000 	.word	0x52002000
 80046b4:	58024400 	.word	0x58024400
 80046b8:	eaf6ed7f 	.word	0xeaf6ed7f
 80046bc:	02020200 	.word	0x02020200
 80046c0:	01ff0000 	.word	0x01ff0000
 80046c4:	01010280 	.word	0x01010280
 80046c8:	5c001000 	.word	0x5c001000
 80046cc:	51008000 	.word	0x51008000
 80046d0:	52004000 	.word	0x52004000

080046d4 <ExitRun0Mode>:
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80046d4:	4b04      	ldr	r3, [pc, #16]	@ (80046e8 <ExitRun0Mode+0x14>)
 80046d6:	68da      	ldr	r2, [r3, #12]
 80046d8:	f042 0202 	orr.w	r2, r2, #2
 80046dc:	60da      	str	r2, [r3, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80046de:	685a      	ldr	r2, [r3, #4]
 80046e0:	0492      	lsls	r2, r2, #18
 80046e2:	d5fc      	bpl.n	80046de <ExitRun0Mode+0xa>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80046e4:	4770      	bx	lr
 80046e6:	bf00      	nop
 80046e8:	58024800 	.word	0x58024800

080046ec <HAL_TIM_PWM_MspInit>:
}

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{

  if(tim_pwmHandle->Instance==TIM1)
 80046ec:	6803      	ldr	r3, [r0, #0]
{
 80046ee:	b084      	sub	sp, #16
  if(tim_pwmHandle->Instance==TIM1)
 80046f0:	4a19      	ldr	r2, [pc, #100]	@ (8004758 <HAL_TIM_PWM_MspInit+0x6c>)
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d10e      	bne.n	8004714 <HAL_TIM_PWM_MspInit+0x28>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80046f6:	4b19      	ldr	r3, [pc, #100]	@ (800475c <HAL_TIM_PWM_MspInit+0x70>)
 80046f8:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80046fc:	f042 0201 	orr.w	r2, r2, #1
 8004700:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 8004704:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004708:	f003 0301 	and.w	r3, r3, #1
 800470c:	9301      	str	r3, [sp, #4]
 800470e:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8004710:	b004      	add	sp, #16
 8004712:	4770      	bx	lr
  else if(tim_pwmHandle->Instance==TIM2)
 8004714:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004718:	d10d      	bne.n	8004736 <HAL_TIM_PWM_MspInit+0x4a>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800471a:	4b10      	ldr	r3, [pc, #64]	@ (800475c <HAL_TIM_PWM_MspInit+0x70>)
 800471c:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8004720:	f042 0201 	orr.w	r2, r2, #1
 8004724:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 8004728:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800472c:	f003 0301 	and.w	r3, r3, #1
 8004730:	9302      	str	r3, [sp, #8]
 8004732:	9b02      	ldr	r3, [sp, #8]
 8004734:	e7ec      	b.n	8004710 <HAL_TIM_PWM_MspInit+0x24>
  else if(tim_pwmHandle->Instance==TIM3)
 8004736:	4a0a      	ldr	r2, [pc, #40]	@ (8004760 <HAL_TIM_PWM_MspInit+0x74>)
 8004738:	4293      	cmp	r3, r2
 800473a:	d1e9      	bne.n	8004710 <HAL_TIM_PWM_MspInit+0x24>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800473c:	4b07      	ldr	r3, [pc, #28]	@ (800475c <HAL_TIM_PWM_MspInit+0x70>)
 800473e:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8004742:	f042 0202 	orr.w	r2, r2, #2
 8004746:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 800474a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800474e:	f003 0302 	and.w	r3, r3, #2
 8004752:	9303      	str	r3, [sp, #12]
 8004754:	9b03      	ldr	r3, [sp, #12]
}
 8004756:	e7db      	b.n	8004710 <HAL_TIM_PWM_MspInit+0x24>
 8004758:	40010000 	.word	0x40010000
 800475c:	58024400 	.word	0x58024400
 8004760:	40000400 	.word	0x40000400

08004764 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004764:	2214      	movs	r2, #20
 8004766:	2100      	movs	r1, #0
{
 8004768:	b510      	push	{r4, lr}
 800476a:	b08a      	sub	sp, #40	@ 0x28
 800476c:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800476e:	eb0d 0002 	add.w	r0, sp, r2
 8004772:	f009 f937 	bl	800d9e4 <memset>
  if(timHandle->Instance==TIM1)
 8004776:	6823      	ldr	r3, [r4, #0]
 8004778:	4a32      	ldr	r2, [pc, #200]	@ (8004844 <HAL_TIM_MspPostInit+0xe0>)
 800477a:	4293      	cmp	r3, r2
 800477c:	d119      	bne.n	80047b2 <HAL_TIM_MspPostInit+0x4e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800477e:	4b32      	ldr	r3, [pc, #200]	@ (8004848 <HAL_TIM_MspPostInit+0xe4>)
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004780:	f44f 41d4 	mov.w	r1, #27136	@ 0x6a00
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004784:	4831      	ldr	r0, [pc, #196]	@ (800484c <HAL_TIM_MspPostInit+0xe8>)
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004786:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800478a:	f042 0210 	orr.w	r2, r2, #16
 800478e:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8004792:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004796:	f003 0310 	and.w	r3, r3, #16
 800479a:	9301      	str	r3, [sp, #4]
 800479c:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800479e:	2302      	movs	r3, #2
 80047a0:	e9cd 1305 	strd	r1, r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80047a4:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80047a6:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80047a8:	9309      	str	r3, [sp, #36]	@ 0x24
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047aa:	f001 f9ab 	bl	8005b04 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80047ae:	b00a      	add	sp, #40	@ 0x28
 80047b0:	bd10      	pop	{r4, pc}
  else if(timHandle->Instance==TIM2)
 80047b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047b6:	d115      	bne.n	80047e4 <HAL_TIM_MspPostInit+0x80>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80047b8:	4b23      	ldr	r3, [pc, #140]	@ (8004848 <HAL_TIM_MspPostInit+0xe4>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047ba:	a905      	add	r1, sp, #20
 80047bc:	4824      	ldr	r0, [pc, #144]	@ (8004850 <HAL_TIM_MspPostInit+0xec>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80047be:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80047c2:	f042 0201 	orr.w	r2, r2, #1
 80047c6:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047ca:	220f      	movs	r2, #15
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80047cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80047d0:	f003 0301 	and.w	r3, r3, #1
 80047d4:	9302      	str	r3, [sp, #8]
 80047d6:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047d8:	2302      	movs	r3, #2
 80047da:	e9cd 2305 	strd	r2, r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80047de:	2301      	movs	r3, #1
 80047e0:	9309      	str	r3, [sp, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047e2:	e7e2      	b.n	80047aa <HAL_TIM_MspPostInit+0x46>
  else if(timHandle->Instance==TIM3)
 80047e4:	4a1b      	ldr	r2, [pc, #108]	@ (8004854 <HAL_TIM_MspPostInit+0xf0>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d1e1      	bne.n	80047ae <HAL_TIM_MspPostInit+0x4a>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80047ea:	4b17      	ldr	r3, [pc, #92]	@ (8004848 <HAL_TIM_MspPostInit+0xe4>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047ec:	2402      	movs	r4, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047ee:	a905      	add	r1, sp, #20
 80047f0:	4817      	ldr	r0, [pc, #92]	@ (8004850 <HAL_TIM_MspPostInit+0xec>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80047f2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80047f6:	f042 0201 	orr.w	r2, r2, #1
 80047fa:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80047fe:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8004802:	f002 0201 	and.w	r2, r2, #1
 8004806:	9203      	str	r2, [sp, #12]
 8004808:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800480a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800480e:	f042 0202 	orr.w	r2, r2, #2
 8004812:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8004816:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800481a:	9409      	str	r4, [sp, #36]	@ 0x24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800481c:	f003 0302 	and.w	r3, r3, #2
 8004820:	9304      	str	r3, [sp, #16]
 8004822:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004824:	23c0      	movs	r3, #192	@ 0xc0
 8004826:	e9cd 3405 	strd	r3, r4, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800482a:	f001 f96b 	bl	8005b04 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800482e:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004830:	a905      	add	r1, sp, #20
 8004832:	4809      	ldr	r0, [pc, #36]	@ (8004858 <HAL_TIM_MspPostInit+0xf4>)
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004834:	9409      	str	r4, [sp, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004836:	e9cd 3405 	strd	r3, r4, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800483a:	2300      	movs	r3, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800483c:	e9cd 3307 	strd	r3, r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004840:	e7b3      	b.n	80047aa <HAL_TIM_MspPostInit+0x46>
 8004842:	bf00      	nop
 8004844:	40010000 	.word	0x40010000
 8004848:	58024400 	.word	0x58024400
 800484c:	58021000 	.word	0x58021000
 8004850:	58020000 	.word	0x58020000
 8004854:	40000400 	.word	0x40000400
 8004858:	58020400 	.word	0x58020400

0800485c <MX_TIM1_Init>:
{
 800485c:	b510      	push	{r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800485e:	2400      	movs	r4, #0
{
 8004860:	b096      	sub	sp, #88	@ 0x58
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004862:	221c      	movs	r2, #28
 8004864:	4621      	mov	r1, r4
 8004866:	a804      	add	r0, sp, #16
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004868:	9403      	str	r4, [sp, #12]
 800486a:	e9cd 4401 	strd	r4, r4, [sp, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800486e:	f009 f8b9 	bl	800d9e4 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004872:	222c      	movs	r2, #44	@ 0x2c
 8004874:	4621      	mov	r1, r4
 8004876:	eb0d 0002 	add.w	r0, sp, r2
 800487a:	f009 f8b3 	bl	800d9e4 <memset>
  htim1.Instance = TIM1;
 800487e:	4830      	ldr	r0, [pc, #192]	@ (8004940 <MX_TIM1_Init+0xe4>)
  htim1.Init.Prescaler = 1;
 8004880:	2301      	movs	r3, #1
 8004882:	4a30      	ldr	r2, [pc, #192]	@ (8004944 <MX_TIM1_Init+0xe8>)
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004884:	6084      	str	r4, [r0, #8]
  htim1.Init.RepetitionCounter = 0;
 8004886:	6144      	str	r4, [r0, #20]
  htim1.Init.Prescaler = 1;
 8004888:	e9c0 2300 	strd	r2, r3, [r0]
  htim1.Init.Period = 2499;
 800488c:	f640 13c3 	movw	r3, #2499	@ 0x9c3
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004890:	e9c0 3403 	strd	r3, r4, [r0, #12]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004894:	2380      	movs	r3, #128	@ 0x80
 8004896:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8004898:	f004 fb36 	bl	8008f08 <HAL_TIM_PWM_Init>
 800489c:	b108      	cbz	r0, 80048a2 <MX_TIM1_Init+0x46>
    Error_Handler();
 800489e:	f7fe f9bb 	bl	8002c18 <Error_Handler>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80048a2:	a901      	add	r1, sp, #4
 80048a4:	4826      	ldr	r0, [pc, #152]	@ (8004940 <MX_TIM1_Init+0xe4>)
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80048a6:	9403      	str	r4, [sp, #12]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80048a8:	e9cd 4401 	strd	r4, r4, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80048ac:	f004 fcb8 	bl	8009220 <HAL_TIMEx_MasterConfigSynchronization>
 80048b0:	b108      	cbz	r0, 80048b6 <MX_TIM1_Init+0x5a>
    Error_Handler();
 80048b2:	f7fe f9b1 	bl	8002c18 <Error_Handler>
  sConfigOC.Pulse = 0;
 80048b6:	2200      	movs	r2, #0
 80048b8:	2360      	movs	r3, #96	@ 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80048ba:	a904      	add	r1, sp, #16
 80048bc:	4820      	ldr	r0, [pc, #128]	@ (8004940 <MX_TIM1_Init+0xe4>)
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80048be:	920a      	str	r2, [sp, #40]	@ 0x28
  sConfigOC.Pulse = 0;
 80048c0:	e9cd 3204 	strd	r3, r2, [sp, #16]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80048c4:	e9cd 2206 	strd	r2, r2, [sp, #24]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80048c8:	e9cd 2208 	strd	r2, r2, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80048cc:	f004 fb8c 	bl	8008fe8 <HAL_TIM_PWM_ConfigChannel>
 80048d0:	b108      	cbz	r0, 80048d6 <MX_TIM1_Init+0x7a>
    Error_Handler();
 80048d2:	f7fe f9a1 	bl	8002c18 <Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80048d6:	2204      	movs	r2, #4
 80048d8:	a904      	add	r1, sp, #16
 80048da:	4819      	ldr	r0, [pc, #100]	@ (8004940 <MX_TIM1_Init+0xe4>)
 80048dc:	f004 fb84 	bl	8008fe8 <HAL_TIM_PWM_ConfigChannel>
 80048e0:	b108      	cbz	r0, 80048e6 <MX_TIM1_Init+0x8a>
    Error_Handler();
 80048e2:	f7fe f999 	bl	8002c18 <Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80048e6:	2208      	movs	r2, #8
 80048e8:	a904      	add	r1, sp, #16
 80048ea:	4815      	ldr	r0, [pc, #84]	@ (8004940 <MX_TIM1_Init+0xe4>)
 80048ec:	f004 fb7c 	bl	8008fe8 <HAL_TIM_PWM_ConfigChannel>
 80048f0:	b108      	cbz	r0, 80048f6 <MX_TIM1_Init+0x9a>
    Error_Handler();
 80048f2:	f7fe f991 	bl	8002c18 <Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80048f6:	220c      	movs	r2, #12
 80048f8:	a904      	add	r1, sp, #16
 80048fa:	4811      	ldr	r0, [pc, #68]	@ (8004940 <MX_TIM1_Init+0xe4>)
 80048fc:	f004 fb74 	bl	8008fe8 <HAL_TIM_PWM_ConfigChannel>
 8004900:	b108      	cbz	r0, 8004906 <MX_TIM1_Init+0xaa>
    Error_Handler();
 8004902:	f7fe f989 	bl	8002c18 <Error_Handler>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004906:	2300      	movs	r3, #0
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004908:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800490c:	a90b      	add	r1, sp, #44	@ 0x2c
 800490e:	480c      	ldr	r0, [pc, #48]	@ (8004940 <MX_TIM1_Init+0xe4>)
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004910:	930f      	str	r3, [sp, #60]	@ 0x3c
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8004912:	9312      	str	r3, [sp, #72]	@ 0x48
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004914:	9315      	str	r3, [sp, #84]	@ 0x54
  sBreakDeadTimeConfig.BreakFilter = 0;
 8004916:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800491a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800491e:	e9cd 330b 	strd	r3, r3, [sp, #44]	@ 0x2c
  sBreakDeadTimeConfig.DeadTime = 0;
 8004922:	e9cd 330d 	strd	r3, r3, [sp, #52]	@ 0x34
  sBreakDeadTimeConfig.Break2Filter = 0;
 8004926:	e9cd 2313 	strd	r2, r3, [sp, #76]	@ 0x4c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800492a:	f004 fcc3 	bl	80092b4 <HAL_TIMEx_ConfigBreakDeadTime>
 800492e:	b108      	cbz	r0, 8004934 <MX_TIM1_Init+0xd8>
    Error_Handler();
 8004930:	f7fe f972 	bl	8002c18 <Error_Handler>
  HAL_TIM_MspPostInit(&htim1);
 8004934:	4802      	ldr	r0, [pc, #8]	@ (8004940 <MX_TIM1_Init+0xe4>)
 8004936:	f7ff ff15 	bl	8004764 <HAL_TIM_MspPostInit>
}
 800493a:	b016      	add	sp, #88	@ 0x58
 800493c:	bd10      	pop	{r4, pc}
 800493e:	bf00      	nop
 8004940:	24005a04 	.word	0x24005a04
 8004944:	40010000 	.word	0x40010000

08004948 <MX_TIM2_Init>:
{
 8004948:	b510      	push	{r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800494a:	2400      	movs	r4, #0
{
 800494c:	b08a      	sub	sp, #40	@ 0x28
  TIM_OC_InitTypeDef sConfigOC = {0};
 800494e:	221c      	movs	r2, #28
 8004950:	4621      	mov	r1, r4
 8004952:	a803      	add	r0, sp, #12
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004954:	9402      	str	r4, [sp, #8]
 8004956:	e9cd 4400 	strd	r4, r4, [sp]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800495a:	f009 f843 	bl	800d9e4 <memset>
  htim2.Instance = TIM2;
 800495e:	4823      	ldr	r0, [pc, #140]	@ (80049ec <MX_TIM2_Init+0xa4>)
  htim2.Init.Prescaler = 1;
 8004960:	2301      	movs	r3, #1
 8004962:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004966:	6084      	str	r4, [r0, #8]
  htim2.Init.Prescaler = 1;
 8004968:	e9c0 2300 	strd	r2, r3, [r0]
  htim2.Init.Period = 2499;
 800496c:	f640 13c3 	movw	r3, #2499	@ 0x9c3
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004970:	e9c0 3403 	strd	r3, r4, [r0, #12]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004974:	2380      	movs	r3, #128	@ 0x80
 8004976:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8004978:	f004 fac6 	bl	8008f08 <HAL_TIM_PWM_Init>
 800497c:	b108      	cbz	r0, 8004982 <MX_TIM2_Init+0x3a>
    Error_Handler();
 800497e:	f7fe f94b 	bl	8002c18 <Error_Handler>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004982:	4669      	mov	r1, sp
 8004984:	4819      	ldr	r0, [pc, #100]	@ (80049ec <MX_TIM2_Init+0xa4>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004986:	9400      	str	r4, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004988:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800498a:	f004 fc49 	bl	8009220 <HAL_TIMEx_MasterConfigSynchronization>
 800498e:	b108      	cbz	r0, 8004994 <MX_TIM2_Init+0x4c>
    Error_Handler();
 8004990:	f7fe f942 	bl	8002c18 <Error_Handler>
  sConfigOC.Pulse = 0;
 8004994:	2200      	movs	r2, #0
 8004996:	2360      	movs	r3, #96	@ 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004998:	a903      	add	r1, sp, #12
 800499a:	4814      	ldr	r0, [pc, #80]	@ (80049ec <MX_TIM2_Init+0xa4>)
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800499c:	9205      	str	r2, [sp, #20]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800499e:	9207      	str	r2, [sp, #28]
  sConfigOC.Pulse = 0;
 80049a0:	e9cd 3203 	strd	r3, r2, [sp, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80049a4:	f004 fb20 	bl	8008fe8 <HAL_TIM_PWM_ConfigChannel>
 80049a8:	b108      	cbz	r0, 80049ae <MX_TIM2_Init+0x66>
    Error_Handler();
 80049aa:	f7fe f935 	bl	8002c18 <Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80049ae:	2204      	movs	r2, #4
 80049b0:	a903      	add	r1, sp, #12
 80049b2:	480e      	ldr	r0, [pc, #56]	@ (80049ec <MX_TIM2_Init+0xa4>)
 80049b4:	f004 fb18 	bl	8008fe8 <HAL_TIM_PWM_ConfigChannel>
 80049b8:	b108      	cbz	r0, 80049be <MX_TIM2_Init+0x76>
    Error_Handler();
 80049ba:	f7fe f92d 	bl	8002c18 <Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80049be:	2208      	movs	r2, #8
 80049c0:	a903      	add	r1, sp, #12
 80049c2:	480a      	ldr	r0, [pc, #40]	@ (80049ec <MX_TIM2_Init+0xa4>)
 80049c4:	f004 fb10 	bl	8008fe8 <HAL_TIM_PWM_ConfigChannel>
 80049c8:	b108      	cbz	r0, 80049ce <MX_TIM2_Init+0x86>
    Error_Handler();
 80049ca:	f7fe f925 	bl	8002c18 <Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80049ce:	220c      	movs	r2, #12
 80049d0:	4806      	ldr	r0, [pc, #24]	@ (80049ec <MX_TIM2_Init+0xa4>)
 80049d2:	eb0d 0102 	add.w	r1, sp, r2
 80049d6:	f004 fb07 	bl	8008fe8 <HAL_TIM_PWM_ConfigChannel>
 80049da:	b108      	cbz	r0, 80049e0 <MX_TIM2_Init+0x98>
    Error_Handler();
 80049dc:	f7fe f91c 	bl	8002c18 <Error_Handler>
  HAL_TIM_MspPostInit(&htim2);
 80049e0:	4802      	ldr	r0, [pc, #8]	@ (80049ec <MX_TIM2_Init+0xa4>)
 80049e2:	f7ff febf 	bl	8004764 <HAL_TIM_MspPostInit>
}
 80049e6:	b00a      	add	sp, #40	@ 0x28
 80049e8:	bd10      	pop	{r4, pc}
 80049ea:	bf00      	nop
 80049ec:	240059b8 	.word	0x240059b8

080049f0 <MX_TIM3_Init>:
{
 80049f0:	b510      	push	{r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80049f2:	2400      	movs	r4, #0
{
 80049f4:	b08a      	sub	sp, #40	@ 0x28
  TIM_OC_InitTypeDef sConfigOC = {0};
 80049f6:	221c      	movs	r2, #28
 80049f8:	4621      	mov	r1, r4
 80049fa:	a803      	add	r0, sp, #12
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80049fc:	9402      	str	r4, [sp, #8]
 80049fe:	e9cd 4400 	strd	r4, r4, [sp]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004a02:	f008 ffef 	bl	800d9e4 <memset>
  htim3.Instance = TIM3;
 8004a06:	4822      	ldr	r0, [pc, #136]	@ (8004a90 <MX_TIM3_Init+0xa0>)
  htim3.Init.Prescaler = 1;
 8004a08:	2301      	movs	r3, #1
 8004a0a:	4a22      	ldr	r2, [pc, #136]	@ (8004a94 <MX_TIM3_Init+0xa4>)
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004a0c:	6084      	str	r4, [r0, #8]
  htim3.Init.Prescaler = 1;
 8004a0e:	e9c0 2300 	strd	r2, r3, [r0]
  htim3.Init.Period = 2499;
 8004a12:	f640 13c3 	movw	r3, #2499	@ 0x9c3
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004a16:	e9c0 3403 	strd	r3, r4, [r0, #12]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004a1a:	2380      	movs	r3, #128	@ 0x80
 8004a1c:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8004a1e:	f004 fa73 	bl	8008f08 <HAL_TIM_PWM_Init>
 8004a22:	b108      	cbz	r0, 8004a28 <MX_TIM3_Init+0x38>
    Error_Handler();
 8004a24:	f7fe f8f8 	bl	8002c18 <Error_Handler>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004a28:	4669      	mov	r1, sp
 8004a2a:	4819      	ldr	r0, [pc, #100]	@ (8004a90 <MX_TIM3_Init+0xa0>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004a2c:	9400      	str	r4, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004a2e:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004a30:	f004 fbf6 	bl	8009220 <HAL_TIMEx_MasterConfigSynchronization>
 8004a34:	b108      	cbz	r0, 8004a3a <MX_TIM3_Init+0x4a>
    Error_Handler();
 8004a36:	f7fe f8ef 	bl	8002c18 <Error_Handler>
  sConfigOC.Pulse = 0;
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	2360      	movs	r3, #96	@ 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004a3e:	a903      	add	r1, sp, #12
 8004a40:	4813      	ldr	r0, [pc, #76]	@ (8004a90 <MX_TIM3_Init+0xa0>)
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004a42:	9205      	str	r2, [sp, #20]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004a44:	9207      	str	r2, [sp, #28]
  sConfigOC.Pulse = 0;
 8004a46:	e9cd 3203 	strd	r3, r2, [sp, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004a4a:	f004 facd 	bl	8008fe8 <HAL_TIM_PWM_ConfigChannel>
 8004a4e:	b108      	cbz	r0, 8004a54 <MX_TIM3_Init+0x64>
    Error_Handler();
 8004a50:	f7fe f8e2 	bl	8002c18 <Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004a54:	2204      	movs	r2, #4
 8004a56:	a903      	add	r1, sp, #12
 8004a58:	480d      	ldr	r0, [pc, #52]	@ (8004a90 <MX_TIM3_Init+0xa0>)
 8004a5a:	f004 fac5 	bl	8008fe8 <HAL_TIM_PWM_ConfigChannel>
 8004a5e:	b108      	cbz	r0, 8004a64 <MX_TIM3_Init+0x74>
    Error_Handler();
 8004a60:	f7fe f8da 	bl	8002c18 <Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004a64:	2208      	movs	r2, #8
 8004a66:	a903      	add	r1, sp, #12
 8004a68:	4809      	ldr	r0, [pc, #36]	@ (8004a90 <MX_TIM3_Init+0xa0>)
 8004a6a:	f004 fabd 	bl	8008fe8 <HAL_TIM_PWM_ConfigChannel>
 8004a6e:	b108      	cbz	r0, 8004a74 <MX_TIM3_Init+0x84>
    Error_Handler();
 8004a70:	f7fe f8d2 	bl	8002c18 <Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004a74:	220c      	movs	r2, #12
 8004a76:	4806      	ldr	r0, [pc, #24]	@ (8004a90 <MX_TIM3_Init+0xa0>)
 8004a78:	eb0d 0102 	add.w	r1, sp, r2
 8004a7c:	f004 fab4 	bl	8008fe8 <HAL_TIM_PWM_ConfigChannel>
 8004a80:	b108      	cbz	r0, 8004a86 <MX_TIM3_Init+0x96>
    Error_Handler();
 8004a82:	f7fe f8c9 	bl	8002c18 <Error_Handler>
  HAL_TIM_MspPostInit(&htim3);
 8004a86:	4802      	ldr	r0, [pc, #8]	@ (8004a90 <MX_TIM3_Init+0xa0>)
 8004a88:	f7ff fe6c 	bl	8004764 <HAL_TIM_MspPostInit>
}
 8004a8c:	b00a      	add	sp, #40	@ 0x28
 8004a8e:	bd10      	pop	{r4, pc}
 8004a90:	2400596c 	.word	0x2400596c
 8004a94:	40000400 	.word	0x40000400

08004a98 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004a98:	b508      	push	{r3, lr}
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004a9a:	4816      	ldr	r0, [pc, #88]	@ (8004af4 <MX_USART2_UART_Init+0x5c>)
  huart2.Init.BaudRate = 115200;
 8004a9c:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8004aa0:	4a15      	ldr	r2, [pc, #84]	@ (8004af8 <MX_USART2_UART_Init+0x60>)
 8004aa2:	e9c0 2300 	strd	r2, r3, [r0]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004aa6:	2300      	movs	r3, #0
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004aa8:	220c      	movs	r2, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004aaa:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004aae:	6103      	str	r3, [r0, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004ab0:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004ab4:	e9c0 3307 	strd	r3, r3, [r0, #28]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004ab8:	e9c0 3309 	strd	r3, r3, [r0, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004abc:	f005 fb4d 	bl	800a15a <HAL_UART_Init>
 8004ac0:	b108      	cbz	r0, 8004ac6 <MX_USART2_UART_Init+0x2e>
  {
    Error_Handler();
 8004ac2:	f7fe f8a9 	bl	8002c18 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004ac6:	2100      	movs	r1, #0
 8004ac8:	480a      	ldr	r0, [pc, #40]	@ (8004af4 <MX_USART2_UART_Init+0x5c>)
 8004aca:	f005 fc63 	bl	800a394 <HAL_UARTEx_SetTxFifoThreshold>
 8004ace:	b108      	cbz	r0, 8004ad4 <MX_USART2_UART_Init+0x3c>
  {
    Error_Handler();
 8004ad0:	f7fe f8a2 	bl	8002c18 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004ad4:	2100      	movs	r1, #0
 8004ad6:	4807      	ldr	r0, [pc, #28]	@ (8004af4 <MX_USART2_UART_Init+0x5c>)
 8004ad8:	f005 fc7c 	bl	800a3d4 <HAL_UARTEx_SetRxFifoThreshold>
 8004adc:	b108      	cbz	r0, 8004ae2 <MX_USART2_UART_Init+0x4a>
  {
    Error_Handler();
 8004ade:	f7fe f89b 	bl	8002c18 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8004ae2:	4804      	ldr	r0, [pc, #16]	@ (8004af4 <MX_USART2_UART_Init+0x5c>)
 8004ae4:	f005 fc3b 	bl	800a35e <HAL_UARTEx_DisableFifoMode>
 8004ae8:	b118      	cbz	r0, 8004af2 <MX_USART2_UART_Init+0x5a>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004aea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8004aee:	f7fe b893 	b.w	8002c18 <Error_Handler>
}
 8004af2:	bd08      	pop	{r3, pc}
 8004af4:	24005ae4 	.word	0x24005ae4
 8004af8:	40004400 	.word	0x40004400

08004afc <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8004afc:	b508      	push	{r3, lr}
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8004afe:	4816      	ldr	r0, [pc, #88]	@ (8004b58 <MX_USART3_UART_Init+0x5c>)
  huart3.Init.BaudRate = 115200;
 8004b00:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8004b04:	4a15      	ldr	r2, [pc, #84]	@ (8004b5c <MX_USART3_UART_Init+0x60>)
 8004b06:	e9c0 2300 	strd	r2, r3, [r0]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8004b0a:	2300      	movs	r3, #0
  huart3.Init.StopBits = UART_STOPBITS_1;
  huart3.Init.Parity = UART_PARITY_NONE;
  huart3.Init.Mode = UART_MODE_TX_RX;
 8004b0c:	220c      	movs	r2, #12
  huart3.Init.StopBits = UART_STOPBITS_1;
 8004b0e:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart3.Init.Parity = UART_PARITY_NONE;
 8004b12:	6103      	str	r3, [r0, #16]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004b14:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004b18:	e9c0 3307 	strd	r3, r3, [r0, #28]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004b1c:	e9c0 3309 	strd	r3, r3, [r0, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8004b20:	f005 fb1b 	bl	800a15a <HAL_UART_Init>
 8004b24:	b108      	cbz	r0, 8004b2a <MX_USART3_UART_Init+0x2e>
  {
    Error_Handler();
 8004b26:	f7fe f877 	bl	8002c18 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004b2a:	2100      	movs	r1, #0
 8004b2c:	480a      	ldr	r0, [pc, #40]	@ (8004b58 <MX_USART3_UART_Init+0x5c>)
 8004b2e:	f005 fc31 	bl	800a394 <HAL_UARTEx_SetTxFifoThreshold>
 8004b32:	b108      	cbz	r0, 8004b38 <MX_USART3_UART_Init+0x3c>
  {
    Error_Handler();
 8004b34:	f7fe f870 	bl	8002c18 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004b38:	2100      	movs	r1, #0
 8004b3a:	4807      	ldr	r0, [pc, #28]	@ (8004b58 <MX_USART3_UART_Init+0x5c>)
 8004b3c:	f005 fc4a 	bl	800a3d4 <HAL_UARTEx_SetRxFifoThreshold>
 8004b40:	b108      	cbz	r0, 8004b46 <MX_USART3_UART_Init+0x4a>
  {
    Error_Handler();
 8004b42:	f7fe f869 	bl	8002c18 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8004b46:	4804      	ldr	r0, [pc, #16]	@ (8004b58 <MX_USART3_UART_Init+0x5c>)
 8004b48:	f005 fc09 	bl	800a35e <HAL_UARTEx_DisableFifoMode>
 8004b4c:	b118      	cbz	r0, 8004b56 <MX_USART3_UART_Init+0x5a>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8004b4e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8004b52:	f7fe b861 	b.w	8002c18 <Error_Handler>
}
 8004b56:	bd08      	pop	{r3, pc}
 8004b58:	24005a50 	.word	0x24005a50
 8004b5c:	40004800 	.word	0x40004800

08004b60 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004b60:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b62:	2214      	movs	r2, #20
{
 8004b64:	b0ba      	sub	sp, #232	@ 0xe8
 8004b66:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b68:	2100      	movs	r1, #0
 8004b6a:	eb0d 0002 	add.w	r0, sp, r2
 8004b6e:	f008 ff39 	bl	800d9e4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004b72:	22c0      	movs	r2, #192	@ 0xc0
 8004b74:	2100      	movs	r1, #0
 8004b76:	a80a      	add	r0, sp, #40	@ 0x28
 8004b78:	f008 ff34 	bl	800d9e4 <memset>
  if(uartHandle->Instance==USART2)
 8004b7c:	6823      	ldr	r3, [r4, #0]
 8004b7e:	4a3c      	ldr	r2, [pc, #240]	@ (8004c70 <HAL_UART_MspInit+0x110>)
 8004b80:	4293      	cmp	r3, r2
 8004b82:	d139      	bne.n	8004bf8 <HAL_UART_MspInit+0x98>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8004b84:	2202      	movs	r2, #2
 8004b86:	2300      	movs	r3, #0
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004b88:	a80a      	add	r0, sp, #40	@ 0x28
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8004b8a:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004b8e:	f002 fe4d 	bl	800782c <HAL_RCCEx_PeriphCLKConfig>
 8004b92:	b108      	cbz	r0, 8004b98 <HAL_UART_MspInit+0x38>
    {
      Error_Handler();
 8004b94:	f7fe f840 	bl	8002c18 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004b98:	4b36      	ldr	r3, [pc, #216]	@ (8004c74 <HAL_UART_MspInit+0x114>)
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b9a:	2160      	movs	r1, #96	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b9c:	2400      	movs	r4, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004b9e:	4836      	ldr	r0, [pc, #216]	@ (8004c78 <HAL_UART_MspInit+0x118>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8004ba0:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8004ba4:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8004ba8:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 8004bac:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8004bb0:	f402 3200 	and.w	r2, r2, #131072	@ 0x20000
 8004bb4:	9201      	str	r2, [sp, #4]
 8004bb6:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004bb8:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8004bbc:	f042 0208 	orr.w	r2, r2, #8
 8004bc0:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8004bc4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004bc8:	f003 0308 	and.w	r3, r3, #8
 8004bcc:	9302      	str	r3, [sp, #8]
 8004bce:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bd0:	2302      	movs	r3, #2
 8004bd2:	e9cd 1305 	strd	r1, r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004bd6:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004bd8:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004bda:	9309      	str	r3, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004bdc:	e9cd 4407 	strd	r4, r4, [sp, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004be0:	f000 ff90 	bl	8005b04 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004be4:	2026      	movs	r0, #38	@ 0x26
 8004be6:	4622      	mov	r2, r4
 8004be8:	4621      	mov	r1, r4
 8004bea:	f000 f911 	bl	8004e10 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004bee:	2026      	movs	r0, #38	@ 0x26
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8004bf0:	f000 f940 	bl	8004e74 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8004bf4:	b03a      	add	sp, #232	@ 0xe8
 8004bf6:	bd10      	pop	{r4, pc}
  else if(uartHandle->Instance==USART3)
 8004bf8:	4a20      	ldr	r2, [pc, #128]	@ (8004c7c <HAL_UART_MspInit+0x11c>)
 8004bfa:	4293      	cmp	r3, r2
 8004bfc:	d1fa      	bne.n	8004bf4 <HAL_UART_MspInit+0x94>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8004bfe:	2202      	movs	r2, #2
 8004c00:	2300      	movs	r3, #0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004c02:	a80a      	add	r0, sp, #40	@ 0x28
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8004c04:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004c08:	f002 fe10 	bl	800782c <HAL_RCCEx_PeriphCLKConfig>
 8004c0c:	b108      	cbz	r0, 8004c12 <HAL_UART_MspInit+0xb2>
      Error_Handler();
 8004c0e:	f7fe f803 	bl	8002c18 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004c12:	4b18      	ldr	r3, [pc, #96]	@ (8004c74 <HAL_UART_MspInit+0x114>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c14:	2400      	movs	r4, #0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c16:	a905      	add	r1, sp, #20
 8004c18:	4819      	ldr	r0, [pc, #100]	@ (8004c80 <HAL_UART_MspInit+0x120>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8004c1a:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8004c1e:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8004c22:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 8004c26:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8004c2a:	f402 2280 	and.w	r2, r2, #262144	@ 0x40000
 8004c2e:	9203      	str	r2, [sp, #12]
 8004c30:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c32:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8004c36:	f042 0202 	orr.w	r2, r2, #2
 8004c3a:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c3e:	f44f 6240 	mov.w	r2, #3072	@ 0xc00
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004c46:	f003 0302 	and.w	r3, r3, #2
 8004c4a:	9304      	str	r3, [sp, #16]
 8004c4c:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c4e:	2302      	movs	r3, #2
 8004c50:	e9cd 2305 	strd	r2, r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004c54:	2307      	movs	r3, #7
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c56:	e9cd 4407 	strd	r4, r4, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004c5a:	9309      	str	r3, [sp, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c5c:	f000 ff52 	bl	8005b04 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8004c60:	2027      	movs	r0, #39	@ 0x27
 8004c62:	4622      	mov	r2, r4
 8004c64:	4621      	mov	r1, r4
 8004c66:	f000 f8d3 	bl	8004e10 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8004c6a:	2027      	movs	r0, #39	@ 0x27
 8004c6c:	e7c0      	b.n	8004bf0 <HAL_UART_MspInit+0x90>
 8004c6e:	bf00      	nop
 8004c70:	40004400 	.word	0x40004400
 8004c74:	58024400 	.word	0x58024400
 8004c78:	58020c00 	.word	0x58020c00
 8004c7c:	40004800 	.word	0x40004800
 8004c80:	58020400 	.word	0x58020400

08004c84 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8004c84:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8004cc0 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8004c88:	f7ff fd24 	bl	80046d4 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8004c8c:	f7ff fcb0 	bl	80045f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004c90:	480c      	ldr	r0, [pc, #48]	@ (8004cc4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004c92:	490d      	ldr	r1, [pc, #52]	@ (8004cc8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004c94:	4a0d      	ldr	r2, [pc, #52]	@ (8004ccc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004c96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004c98:	e002      	b.n	8004ca0 <LoopCopyDataInit>

08004c9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004c9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004c9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004c9e:	3304      	adds	r3, #4

08004ca0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004ca0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004ca2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004ca4:	d3f9      	bcc.n	8004c9a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004ca6:	4a0a      	ldr	r2, [pc, #40]	@ (8004cd0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004ca8:	4c0a      	ldr	r4, [pc, #40]	@ (8004cd4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8004caa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004cac:	e001      	b.n	8004cb2 <LoopFillZerobss>

08004cae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004cae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004cb0:	3204      	adds	r2, #4

08004cb2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004cb2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004cb4:	d3fb      	bcc.n	8004cae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004cb6:	f008 ff6b 	bl	800db90 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004cba:	f7fe fb67 	bl	800338c <main>
  bx  lr
 8004cbe:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004cc0:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8004cc4:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8004cc8:	240003a0 	.word	0x240003a0
  ldr r2, =_sidata
 8004ccc:	08012150 	.word	0x08012150
  ldr r2, =_sbss
 8004cd0:	240003a0 	.word	0x240003a0
  ldr r4, =_ebss
 8004cd4:	240066a0 	.word	0x240066a0

08004cd8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004cd8:	e7fe      	b.n	8004cd8 <ADC3_IRQHandler>
	...

08004cdc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004cdc:	b538      	push	{r3, r4, r5, lr}
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8004cde:	4b0f      	ldr	r3, [pc, #60]	@ (8004d1c <HAL_InitTick+0x40>)
{
 8004ce0:	4605      	mov	r5, r0
  if((uint32_t)uwTickFreq == 0UL)
 8004ce2:	781a      	ldrb	r2, [r3, #0]
 8004ce4:	b90a      	cbnz	r2, 8004cea <HAL_InitTick+0xe>
  {
    return HAL_ERROR;
 8004ce6:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8004ce8:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8004cea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004cee:	fbb3 f3f2 	udiv	r3, r3, r2
 8004cf2:	4a0b      	ldr	r2, [pc, #44]	@ (8004d20 <HAL_InitTick+0x44>)
 8004cf4:	6810      	ldr	r0, [r2, #0]
 8004cf6:	fbb0 f0f3 	udiv	r0, r0, r3
 8004cfa:	f000 f8c9 	bl	8004e90 <HAL_SYSTICK_Config>
 8004cfe:	4604      	mov	r4, r0
 8004d00:	2800      	cmp	r0, #0
 8004d02:	d1f0      	bne.n	8004ce6 <HAL_InitTick+0xa>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004d04:	2d0f      	cmp	r5, #15
 8004d06:	d8ee      	bhi.n	8004ce6 <HAL_InitTick+0xa>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004d08:	4602      	mov	r2, r0
 8004d0a:	4629      	mov	r1, r5
 8004d0c:	f04f 30ff 	mov.w	r0, #4294967295
 8004d10:	f000 f87e 	bl	8004e10 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004d14:	4b03      	ldr	r3, [pc, #12]	@ (8004d24 <HAL_InitTick+0x48>)
 8004d16:	4620      	mov	r0, r4
 8004d18:	601d      	str	r5, [r3, #0]
  return HAL_OK;
 8004d1a:	e7e5      	b.n	8004ce8 <HAL_InitTick+0xc>
 8004d1c:	240000bc 	.word	0x240000bc
 8004d20:	240000b8 	.word	0x240000b8
 8004d24:	240000c0 	.word	0x240000c0

08004d28 <HAL_Init>:
{
 8004d28:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004d2a:	2003      	movs	r0, #3
 8004d2c:	f000 f85e 	bl	8004dec <HAL_NVIC_SetPriorityGrouping>
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004d30:	f002 fa82 	bl	8007238 <HAL_RCC_GetSysClockFreq>
 8004d34:	490f      	ldr	r1, [pc, #60]	@ (8004d74 <HAL_Init+0x4c>)
 8004d36:	4a10      	ldr	r2, [pc, #64]	@ (8004d78 <HAL_Init+0x50>)
 8004d38:	698b      	ldr	r3, [r1, #24]
 8004d3a:	f3c3 2303 	ubfx	r3, r3, #8, #4
 8004d3e:	5cd3      	ldrb	r3, [r2, r3]
 8004d40:	f003 031f 	and.w	r3, r3, #31
 8004d44:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004d46:	698b      	ldr	r3, [r1, #24]
 8004d48:	f003 030f 	and.w	r3, r3, #15
 8004d4c:	5cd3      	ldrb	r3, [r2, r3]
 8004d4e:	4a0b      	ldr	r2, [pc, #44]	@ (8004d7c <HAL_Init+0x54>)
 8004d50:	f003 031f 	and.w	r3, r3, #31
 8004d54:	fa20 f303 	lsr.w	r3, r0, r3
 8004d58:	6013      	str	r3, [r2, #0]
  SystemCoreClock = common_system_clock;
 8004d5a:	4b09      	ldr	r3, [pc, #36]	@ (8004d80 <HAL_Init+0x58>)
 8004d5c:	6018      	str	r0, [r3, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004d5e:	200f      	movs	r0, #15
 8004d60:	f7ff ffbc 	bl	8004cdc <HAL_InitTick>
 8004d64:	4604      	mov	r4, r0
 8004d66:	b918      	cbnz	r0, 8004d70 <HAL_Init+0x48>
  HAL_MspInit();
 8004d68:	f7ff fb9e 	bl	80044a8 <HAL_MspInit>
}
 8004d6c:	4620      	mov	r0, r4
 8004d6e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8004d70:	2401      	movs	r4, #1
 8004d72:	e7fb      	b.n	8004d6c <HAL_Init+0x44>
 8004d74:	58024400 	.word	0x58024400
 8004d78:	08011d70 	.word	0x08011d70
 8004d7c:	240000b4 	.word	0x240000b4
 8004d80:	240000b8 	.word	0x240000b8

08004d84 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8004d84:	4a03      	ldr	r2, [pc, #12]	@ (8004d94 <HAL_IncTick+0x10>)
 8004d86:	4b04      	ldr	r3, [pc, #16]	@ (8004d98 <HAL_IncTick+0x14>)
 8004d88:	6811      	ldr	r1, [r2, #0]
 8004d8a:	781b      	ldrb	r3, [r3, #0]
 8004d8c:	440b      	add	r3, r1
 8004d8e:	6013      	str	r3, [r2, #0]
}
 8004d90:	4770      	bx	lr
 8004d92:	bf00      	nop
 8004d94:	24005b78 	.word	0x24005b78
 8004d98:	240000bc 	.word	0x240000bc

08004d9c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8004d9c:	4b01      	ldr	r3, [pc, #4]	@ (8004da4 <HAL_GetTick+0x8>)
 8004d9e:	6818      	ldr	r0, [r3, #0]
}
 8004da0:	4770      	bx	lr
 8004da2:	bf00      	nop
 8004da4:	24005b78 	.word	0x24005b78

08004da8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004da8:	b538      	push	{r3, r4, r5, lr}
 8004daa:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8004dac:	f7ff fff6 	bl	8004d9c <HAL_GetTick>
 8004db0:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004db2:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8004db4:	bf1e      	ittt	ne
 8004db6:	4b04      	ldrne	r3, [pc, #16]	@ (8004dc8 <HAL_Delay+0x20>)
 8004db8:	781b      	ldrbne	r3, [r3, #0]
 8004dba:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004dbc:	f7ff ffee 	bl	8004d9c <HAL_GetTick>
 8004dc0:	1b43      	subs	r3, r0, r5
 8004dc2:	42a3      	cmp	r3, r4
 8004dc4:	d3fa      	bcc.n	8004dbc <HAL_Delay+0x14>
  {
  }
}
 8004dc6:	bd38      	pop	{r3, r4, r5, pc}
 8004dc8:	240000bc 	.word	0x240000bc

08004dcc <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 8004dcc:	4b01      	ldr	r3, [pc, #4]	@ (8004dd4 <HAL_GetREVID+0x8>)
 8004dce:	6818      	ldr	r0, [r3, #0]
}
 8004dd0:	0c00      	lsrs	r0, r0, #16
 8004dd2:	4770      	bx	lr
 8004dd4:	5c001000 	.word	0x5c001000

08004dd8 <HAL_SYSCFG_AnalogSwitchConfig>:
{
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8004dd8:	4a03      	ldr	r2, [pc, #12]	@ (8004de8 <HAL_SYSCFG_AnalogSwitchConfig+0x10>)
 8004dda:	6853      	ldr	r3, [r2, #4]
 8004ddc:	ea23 0300 	bic.w	r3, r3, r0
 8004de0:	430b      	orrs	r3, r1
 8004de2:	6053      	str	r3, [r2, #4]
}
 8004de4:	4770      	bx	lr
 8004de6:	bf00      	nop
 8004de8:	58000400 	.word	0x58000400

08004dec <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004dec:	4907      	ldr	r1, [pc, #28]	@ (8004e0c <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004dee:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004df0:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004df2:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004df6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004dfa:	0412      	lsls	r2, r2, #16
 8004dfc:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004dfe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004e00:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004e04:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8004e08:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8004e0a:	4770      	bx	lr
 8004e0c:	e000ed00 	.word	0xe000ed00

08004e10 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004e10:	4b16      	ldr	r3, [pc, #88]	@ (8004e6c <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004e12:	b530      	push	{r4, r5, lr}
 8004e14:	68dc      	ldr	r4, [r3, #12]
 8004e16:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004e1a:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004e1e:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004e20:	2b04      	cmp	r3, #4
 8004e22:	bf28      	it	cs
 8004e24:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004e26:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e28:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004e2c:	bf8c      	ite	hi
 8004e2e:	3c03      	subhi	r4, #3
 8004e30:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e32:	fa05 f303 	lsl.w	r3, r5, r3
  if ((int32_t)(IRQn) >= 0)
 8004e36:	2800      	cmp	r0, #0
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004e38:	fa05 f504 	lsl.w	r5, r5, r4
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e3c:	ea21 0303 	bic.w	r3, r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004e40:	ea22 0205 	bic.w	r2, r2, r5
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e44:	fa03 f304 	lsl.w	r3, r3, r4
 8004e48:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e4c:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8004e50:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 8004e52:	db06      	blt.n	8004e62 <HAL_NVIC_SetPriority+0x52>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e54:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8004e58:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8004e5c:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8004e60:	bd30      	pop	{r4, r5, pc}
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e62:	f000 000f 	and.w	r0, r0, #15
 8004e66:	4a02      	ldr	r2, [pc, #8]	@ (8004e70 <HAL_NVIC_SetPriority+0x60>)
 8004e68:	5413      	strb	r3, [r2, r0]
 8004e6a:	e7f9      	b.n	8004e60 <HAL_NVIC_SetPriority+0x50>
 8004e6c:	e000ed00 	.word	0xe000ed00
 8004e70:	e000ed14 	.word	0xe000ed14

08004e74 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8004e74:	2800      	cmp	r0, #0
 8004e76:	db07      	blt.n	8004e88 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004e78:	2301      	movs	r3, #1
 8004e7a:	0941      	lsrs	r1, r0, #5
 8004e7c:	f000 001f 	and.w	r0, r0, #31
 8004e80:	4a02      	ldr	r2, [pc, #8]	@ (8004e8c <HAL_NVIC_EnableIRQ+0x18>)
 8004e82:	4083      	lsls	r3, r0
 8004e84:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8004e88:	4770      	bx	lr
 8004e8a:	bf00      	nop
 8004e8c:	e000e100 	.word	0xe000e100

08004e90 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004e90:	3801      	subs	r0, #1
 8004e92:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8004e96:	d20b      	bcs.n	8004eb0 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004e98:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e9c:	4a05      	ldr	r2, [pc, #20]	@ (8004eb4 <HAL_SYSTICK_Config+0x24>)
 8004e9e:	21f0      	movs	r1, #240	@ 0xf0
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004ea0:	6158      	str	r0, [r3, #20]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004ea2:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ea4:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004ea8:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004eaa:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004eac:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004eae:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8004eb0:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8004eb2:	4770      	bx	lr
 8004eb4:	e000ed00 	.word	0xe000ed00

08004eb8 <HAL_MPU_Disable>:
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8004eb8:	f3bf 8f5f 	dmb	sy
{
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8004ebc:	4b04      	ldr	r3, [pc, #16]	@ (8004ed0 <HAL_MPU_Disable+0x18>)
 8004ebe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004ec0:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004ec4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8004ecc:	4770      	bx	lr
 8004ece:	bf00      	nop
 8004ed0:	e000ed00 	.word	0xe000ed00

08004ed4 <HAL_MPU_Enable>:
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8004ed4:	4b06      	ldr	r3, [pc, #24]	@ (8004ef0 <HAL_MPU_Enable+0x1c>)
 8004ed6:	f040 0001 	orr.w	r0, r0, #1
 8004eda:	f8c3 0094 	str.w	r0, [r3, #148]	@ 0x94

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8004ede:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004ee0:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8004ee4:	625a      	str	r2, [r3, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8004ee6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8004eea:	f3bf 8f6f 	isb	sy

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8004eee:	4770      	bx	lr
 8004ef0:	e000ed00 	.word	0xe000ed00

08004ef4 <HAL_MPU_ConfigRegion>:
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8004ef4:	7843      	ldrb	r3, [r0, #1]
 8004ef6:	4a14      	ldr	r2, [pc, #80]	@ (8004f48 <HAL_MPU_ConfigRegion+0x54>)
 8004ef8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8004efc:	f8d2 30a0 	ldr.w	r3, [r2, #160]	@ 0xa0
 8004f00:	f023 0301 	bic.w	r3, r3, #1
 8004f04:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8004f08:	6843      	ldr	r3, [r0, #4]
 8004f0a:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8004f0e:	7ac3      	ldrb	r3, [r0, #11]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004f10:	7b01      	ldrb	r1, [r0, #12]
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8004f12:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004f14:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8004f18:	7801      	ldrb	r1, [r0, #0]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8004f1a:	430b      	orrs	r3, r1
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8004f1c:	7a81      	ldrb	r1, [r0, #10]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8004f1e:	ea43 43c1 	orr.w	r3, r3, r1, lsl #19
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8004f22:	7b41      	ldrb	r1, [r0, #13]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8004f24:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8004f28:	7b81      	ldrb	r1, [r0, #14]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8004f2a:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8004f2e:	7bc1      	ldrb	r1, [r0, #15]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8004f30:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8004f34:	7a41      	ldrb	r1, [r0, #9]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8004f36:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8004f3a:	7a01      	ldrb	r1, [r0, #8]
 8004f3c:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004f40:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
}
 8004f44:	4770      	bx	lr
 8004f46:	bf00      	nop
 8004f48:	e000ed00 	.word	0xe000ed00

08004f4c <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004f4c:	6803      	ldr	r3, [r0, #0]
{
 8004f4e:	4602      	mov	r2, r0
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004f50:	4923      	ldr	r1, [pc, #140]	@ (8004fe0 <DMA_CalcBaseAndBitshift+0x94>)
 8004f52:	428b      	cmp	r3, r1
{
 8004f54:	b510      	push	{r4, lr}
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004f56:	d031      	beq.n	8004fbc <DMA_CalcBaseAndBitshift+0x70>
 8004f58:	3118      	adds	r1, #24
 8004f5a:	428b      	cmp	r3, r1
 8004f5c:	d02e      	beq.n	8004fbc <DMA_CalcBaseAndBitshift+0x70>
 8004f5e:	3118      	adds	r1, #24
 8004f60:	428b      	cmp	r3, r1
 8004f62:	d02b      	beq.n	8004fbc <DMA_CalcBaseAndBitshift+0x70>
 8004f64:	3118      	adds	r1, #24
 8004f66:	428b      	cmp	r3, r1
 8004f68:	d028      	beq.n	8004fbc <DMA_CalcBaseAndBitshift+0x70>
 8004f6a:	3118      	adds	r1, #24
 8004f6c:	428b      	cmp	r3, r1
 8004f6e:	d025      	beq.n	8004fbc <DMA_CalcBaseAndBitshift+0x70>
 8004f70:	3118      	adds	r1, #24
 8004f72:	428b      	cmp	r3, r1
 8004f74:	d022      	beq.n	8004fbc <DMA_CalcBaseAndBitshift+0x70>
 8004f76:	3118      	adds	r1, #24
 8004f78:	428b      	cmp	r3, r1
 8004f7a:	d01f      	beq.n	8004fbc <DMA_CalcBaseAndBitshift+0x70>
 8004f7c:	3118      	adds	r1, #24
 8004f7e:	428b      	cmp	r3, r1
 8004f80:	d01c      	beq.n	8004fbc <DMA_CalcBaseAndBitshift+0x70>
 8004f82:	f501 7156 	add.w	r1, r1, #856	@ 0x358
 8004f86:	428b      	cmp	r3, r1
 8004f88:	d018      	beq.n	8004fbc <DMA_CalcBaseAndBitshift+0x70>
 8004f8a:	3118      	adds	r1, #24
 8004f8c:	428b      	cmp	r3, r1
 8004f8e:	d015      	beq.n	8004fbc <DMA_CalcBaseAndBitshift+0x70>
 8004f90:	3118      	adds	r1, #24
 8004f92:	428b      	cmp	r3, r1
 8004f94:	d012      	beq.n	8004fbc <DMA_CalcBaseAndBitshift+0x70>
 8004f96:	3118      	adds	r1, #24
 8004f98:	428b      	cmp	r3, r1
 8004f9a:	d00f      	beq.n	8004fbc <DMA_CalcBaseAndBitshift+0x70>
 8004f9c:	3118      	adds	r1, #24
 8004f9e:	428b      	cmp	r3, r1
 8004fa0:	d00c      	beq.n	8004fbc <DMA_CalcBaseAndBitshift+0x70>
 8004fa2:	3118      	adds	r1, #24
 8004fa4:	428b      	cmp	r3, r1
 8004fa6:	d009      	beq.n	8004fbc <DMA_CalcBaseAndBitshift+0x70>
 8004fa8:	3118      	adds	r1, #24
 8004faa:	428b      	cmp	r3, r1
 8004fac:	d006      	beq.n	8004fbc <DMA_CalcBaseAndBitshift+0x70>
 8004fae:	3118      	adds	r1, #24
 8004fb0:	428b      	cmp	r3, r1
 8004fb2:	d003      	beq.n	8004fbc <DMA_CalcBaseAndBitshift+0x70>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8004fb4:	f023 00ff 	bic.w	r0, r3, #255	@ 0xff
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8004fb8:	6590      	str	r0, [r2, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
}
 8004fba:	bd10      	pop	{r4, pc}
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004fbc:	b2dc      	uxtb	r4, r3
 8004fbe:	2118      	movs	r1, #24
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8004fc0:	4808      	ldr	r0, [pc, #32]	@ (8004fe4 <DMA_CalcBaseAndBitshift+0x98>)
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004fc2:	3c10      	subs	r4, #16
 8004fc4:	fbb4 f1f1 	udiv	r1, r4, r1
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8004fc8:	f001 0107 	and.w	r1, r1, #7
    if (stream_number > 3U)
 8004fcc:	2c5f      	cmp	r4, #95	@ 0x5f
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8004fce:	5c41      	ldrb	r1, [r0, r1]
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8004fd0:	f423 707f 	bic.w	r0, r3, #1020	@ 0x3fc
 8004fd4:	f020 0003 	bic.w	r0, r0, #3
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8004fd8:	65d1      	str	r1, [r2, #92]	@ 0x5c
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8004fda:	bf88      	it	hi
 8004fdc:	3004      	addhi	r0, #4
 8004fde:	e7eb      	b.n	8004fb8 <DMA_CalcBaseAndBitshift+0x6c>
 8004fe0:	40020010 	.word	0x40020010
 8004fe4:	08011d80 	.word	0x08011d80

08004fe8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8004fe8:	6802      	ldr	r2, [r0, #0]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004fea:	4920      	ldr	r1, [pc, #128]	@ (800506c <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
  else
  {
    /* DMA1/DMA2 Streams are connected to DMAMUX1 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004fec:	b2d3      	uxtb	r3, r2
  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004fee:	428a      	cmp	r2, r1
 8004ff0:	d028      	beq.n	8005044 <DMA_CalcDMAMUXChannelBaseAndMask+0x5c>
 8004ff2:	3114      	adds	r1, #20
 8004ff4:	428a      	cmp	r2, r1
 8004ff6:	d025      	beq.n	8005044 <DMA_CalcDMAMUXChannelBaseAndMask+0x5c>
 8004ff8:	3114      	adds	r1, #20
 8004ffa:	428a      	cmp	r2, r1
 8004ffc:	d022      	beq.n	8005044 <DMA_CalcDMAMUXChannelBaseAndMask+0x5c>
 8004ffe:	3114      	adds	r1, #20
 8005000:	428a      	cmp	r2, r1
 8005002:	d01f      	beq.n	8005044 <DMA_CalcDMAMUXChannelBaseAndMask+0x5c>
 8005004:	3114      	adds	r1, #20
 8005006:	428a      	cmp	r2, r1
 8005008:	d01c      	beq.n	8005044 <DMA_CalcDMAMUXChannelBaseAndMask+0x5c>
 800500a:	3114      	adds	r1, #20
 800500c:	428a      	cmp	r2, r1
 800500e:	d019      	beq.n	8005044 <DMA_CalcDMAMUXChannelBaseAndMask+0x5c>
 8005010:	3114      	adds	r1, #20
 8005012:	428a      	cmp	r2, r1
 8005014:	d016      	beq.n	8005044 <DMA_CalcDMAMUXChannelBaseAndMask+0x5c>
 8005016:	3114      	adds	r1, #20
 8005018:	428a      	cmp	r2, r1
 800501a:	d013      	beq.n	8005044 <DMA_CalcDMAMUXChannelBaseAndMask+0x5c>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800501c:	2118      	movs	r1, #24
 800501e:	3b10      	subs	r3, #16
 8005020:	fbb3 f3f1 	udiv	r3, r3, r1

    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8005024:	4912      	ldr	r1, [pc, #72]	@ (8005070 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 8005026:	4411      	add	r1, r2
 8005028:	29a8      	cmp	r1, #168	@ 0xa8
 800502a:	d91c      	bls.n	8005066 <DMA_CalcDMAMUXChannelBaseAndMask+0x7e>
       (stream_baseaddress >= ((uint32_t)DMA2_Stream0)))
    {
      stream_number += 8U;
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800502c:	f103 5280 	add.w	r2, r3, #268435456	@ 0x10000000
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005030:	2101      	movs	r1, #1
 8005032:	f003 031f 	and.w	r3, r3, #31
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8005036:	f502 4202 	add.w	r2, r2, #33280	@ 0x8200
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800503a:	fa01 f303 	lsl.w	r3, r1, r3
 800503e:	490d      	ldr	r1, [pc, #52]	@ (8005074 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8005040:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005042:	e00c      	b.n	800505e <DMA_CalcDMAMUXChannelBaseAndMask+0x76>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8005044:	2214      	movs	r2, #20
 8005046:	3b08      	subs	r3, #8
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005048:	2101      	movs	r1, #1
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800504a:	fbb3 f3f2 	udiv	r3, r3, r2
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800504e:	f103 52b0 	add.w	r2, r3, #369098752	@ 0x16000000
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005052:	fa01 f303 	lsl.w	r3, r1, r3
 8005056:	4908      	ldr	r1, [pc, #32]	@ (8005078 <DMA_CalcDMAMUXChannelBaseAndMask+0x90>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8005058:	f502 4216 	add.w	r2, r2, #38400	@ 0x9600
 800505c:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800505e:	6683      	str	r3, [r0, #104]	@ 0x68
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8005060:	e9c0 2118 	strd	r2, r1, [r0, #96]	@ 0x60
  }
}
 8005064:	4770      	bx	lr
      stream_number += 8U;
 8005066:	3308      	adds	r3, #8
 8005068:	e7e0      	b.n	800502c <DMA_CalcDMAMUXChannelBaseAndMask+0x44>
 800506a:	bf00      	nop
 800506c:	58025408 	.word	0x58025408
 8005070:	bffdfbf0 	.word	0xbffdfbf0
 8005074:	40020880 	.word	0x40020880
 8005078:	58025880 	.word	0x58025880

0800507c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800507c:	7902      	ldrb	r2, [r0, #4]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 800507e:	1e51      	subs	r1, r2, #1
 8005080:	2907      	cmp	r1, #7
{
 8005082:	b510      	push	{r4, lr}
  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8005084:	d821      	bhi.n	80050ca <DMA_CalcDMAMUXRequestGenBaseAndMask+0x4e>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005086:	6803      	ldr	r3, [r0, #0]
 8005088:	4c13      	ldr	r4, [pc, #76]	@ (80050d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x5c>)
 800508a:	42a3      	cmp	r3, r4
 800508c:	d01e      	beq.n	80050cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x50>
 800508e:	3414      	adds	r4, #20
 8005090:	42a3      	cmp	r3, r4
 8005092:	d01b      	beq.n	80050cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x50>
 8005094:	3414      	adds	r4, #20
 8005096:	42a3      	cmp	r3, r4
 8005098:	d018      	beq.n	80050cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x50>
 800509a:	3414      	adds	r4, #20
 800509c:	42a3      	cmp	r3, r4
 800509e:	d015      	beq.n	80050cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x50>
 80050a0:	3414      	adds	r4, #20
 80050a2:	42a3      	cmp	r3, r4
 80050a4:	d012      	beq.n	80050cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x50>
 80050a6:	3414      	adds	r4, #20
 80050a8:	42a3      	cmp	r3, r4
 80050aa:	d00f      	beq.n	80050cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x50>
 80050ac:	3414      	adds	r4, #20
 80050ae:	42a3      	cmp	r3, r4
 80050b0:	d00c      	beq.n	80050cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x50>
 80050b2:	3414      	adds	r4, #20
 80050b4:	42a3      	cmp	r3, r4
 80050b6:	d009      	beq.n	80050cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x50>
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80050b8:	4b08      	ldr	r3, [pc, #32]	@ (80050dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x60>)
 80050ba:	4413      	add	r3, r2
 80050bc:	4a08      	ldr	r2, [pc, #32]	@ (80050e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x64>)
 80050be:	009b      	lsls	r3, r3, #2
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80050c0:	e9c0 321b 	strd	r3, r2, [r0, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80050c4:	2301      	movs	r3, #1
 80050c6:	408b      	lsls	r3, r1
 80050c8:	6743      	str	r3, [r0, #116]	@ 0x74
  }
}
 80050ca:	bd10      	pop	{r4, pc}
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80050cc:	4b05      	ldr	r3, [pc, #20]	@ (80050e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x68>)
 80050ce:	4413      	add	r3, r2
 80050d0:	4a05      	ldr	r2, [pc, #20]	@ (80050e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>)
 80050d2:	009b      	lsls	r3, r3, #2
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80050d4:	e7f4      	b.n	80050c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>
 80050d6:	bf00      	nop
 80050d8:	58025408 	.word	0x58025408
 80050dc:	1000823f 	.word	0x1000823f
 80050e0:	40020940 	.word	0x40020940
 80050e4:	1600963f 	.word	0x1600963f
 80050e8:	58025940 	.word	0x58025940

080050ec <HAL_DMA_Init>:
{
 80050ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050ee:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80050f0:	f7ff fe54 	bl	8004d9c <HAL_GetTick>
 80050f4:	4606      	mov	r6, r0
  if(hdma == NULL)
 80050f6:	2c00      	cmp	r4, #0
 80050f8:	f000 80a9 	beq.w	800524e <HAL_DMA_Init+0x162>
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80050fc:	6823      	ldr	r3, [r4, #0]
 80050fe:	4d6f      	ldr	r5, [pc, #444]	@ (80052bc <HAL_DMA_Init+0x1d0>)
 8005100:	42ab      	cmp	r3, r5
 8005102:	d064      	beq.n	80051ce <HAL_DMA_Init+0xe2>
 8005104:	4a6e      	ldr	r2, [pc, #440]	@ (80052c0 <HAL_DMA_Init+0x1d4>)
 8005106:	4293      	cmp	r3, r2
 8005108:	d061      	beq.n	80051ce <HAL_DMA_Init+0xe2>
 800510a:	3218      	adds	r2, #24
 800510c:	4293      	cmp	r3, r2
 800510e:	d05e      	beq.n	80051ce <HAL_DMA_Init+0xe2>
 8005110:	3218      	adds	r2, #24
 8005112:	4293      	cmp	r3, r2
 8005114:	d05b      	beq.n	80051ce <HAL_DMA_Init+0xe2>
 8005116:	3218      	adds	r2, #24
 8005118:	4293      	cmp	r3, r2
 800511a:	d058      	beq.n	80051ce <HAL_DMA_Init+0xe2>
 800511c:	3218      	adds	r2, #24
 800511e:	4293      	cmp	r3, r2
 8005120:	d055      	beq.n	80051ce <HAL_DMA_Init+0xe2>
 8005122:	3218      	adds	r2, #24
 8005124:	4293      	cmp	r3, r2
 8005126:	d052      	beq.n	80051ce <HAL_DMA_Init+0xe2>
 8005128:	3218      	adds	r2, #24
 800512a:	4293      	cmp	r3, r2
 800512c:	d04f      	beq.n	80051ce <HAL_DMA_Init+0xe2>
 800512e:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8005132:	4293      	cmp	r3, r2
 8005134:	d04b      	beq.n	80051ce <HAL_DMA_Init+0xe2>
 8005136:	3218      	adds	r2, #24
 8005138:	4293      	cmp	r3, r2
 800513a:	d048      	beq.n	80051ce <HAL_DMA_Init+0xe2>
 800513c:	3218      	adds	r2, #24
 800513e:	4293      	cmp	r3, r2
 8005140:	d045      	beq.n	80051ce <HAL_DMA_Init+0xe2>
 8005142:	3218      	adds	r2, #24
 8005144:	4293      	cmp	r3, r2
 8005146:	d042      	beq.n	80051ce <HAL_DMA_Init+0xe2>
 8005148:	3218      	adds	r2, #24
 800514a:	4293      	cmp	r3, r2
 800514c:	d03f      	beq.n	80051ce <HAL_DMA_Init+0xe2>
 800514e:	3218      	adds	r2, #24
 8005150:	4293      	cmp	r3, r2
 8005152:	d03c      	beq.n	80051ce <HAL_DMA_Init+0xe2>
 8005154:	3218      	adds	r2, #24
 8005156:	4293      	cmp	r3, r2
 8005158:	d039      	beq.n	80051ce <HAL_DMA_Init+0xe2>
 800515a:	3218      	adds	r2, #24
 800515c:	4293      	cmp	r3, r2
 800515e:	d036      	beq.n	80051ce <HAL_DMA_Init+0xe2>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8005160:	4a58      	ldr	r2, [pc, #352]	@ (80052c4 <HAL_DMA_Init+0x1d8>)
 8005162:	4293      	cmp	r3, r2
 8005164:	f040 812f 	bne.w	80053c6 <HAL_DMA_Init+0x2da>
    hdma->State = HAL_DMA_STATE_BUSY;
 8005168:	2202      	movs	r2, #2
 800516a:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 800516e:	2200      	movs	r2, #0
 8005170:	f884 2034 	strb.w	r2, [r4, #52]	@ 0x34
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005174:	68a2      	ldr	r2, [r4, #8]
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8005176:	6818      	ldr	r0, [r3, #0]
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005178:	2a40      	cmp	r2, #64	@ 0x40
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800517a:	f36f 1010 	bfc	r0, #4, #13
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800517e:	f000 8140 	beq.w	8005402 <HAL_DMA_Init+0x316>
 8005182:	f1a2 0180 	sub.w	r1, r2, #128	@ 0x80
 8005186:	424a      	negs	r2, r1
 8005188:	414a      	adcs	r2, r1
 800518a:	0392      	lsls	r2, r2, #14
 800518c:	e9d4 1603 	ldrd	r1, r6, [r4, #12]
 8005190:	4331      	orrs	r1, r6
 8005192:	6966      	ldr	r6, [r4, #20]
 8005194:	4331      	orrs	r1, r6
 8005196:	69a6      	ldr	r6, [r4, #24]
 8005198:	4331      	orrs	r1, r6
 800519a:	69e6      	ldr	r6, [r4, #28]
 800519c:	4331      	orrs	r1, r6
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800519e:	6a26      	ldr	r6, [r4, #32]
 80051a0:	ea40 1016 	orr.w	r0, r0, r6, lsr #4
 80051a4:	ea40 01d1 	orr.w	r1, r0, r1, lsr #3
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80051a8:	4620      	mov	r0, r4
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80051aa:	430a      	orrs	r2, r1
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80051ac:	601a      	str	r2, [r3, #0]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80051ae:	4a46      	ldr	r2, [pc, #280]	@ (80052c8 <HAL_DMA_Init+0x1dc>)
 80051b0:	441a      	add	r2, r3
 80051b2:	2314      	movs	r3, #20
 80051b4:	fbb2 f2f3 	udiv	r2, r2, r3
 80051b8:	0092      	lsls	r2, r2, #2
 80051ba:	65e2      	str	r2, [r4, #92]	@ 0x5c
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80051bc:	f7ff fec6 	bl	8004f4c <DMA_CalcBaseAndBitshift>
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80051c0:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80051c2:	f003 021f 	and.w	r2, r3, #31
 80051c6:	2301      	movs	r3, #1
 80051c8:	4093      	lsls	r3, r2
 80051ca:	6043      	str	r3, [r0, #4]
 80051cc:	e092      	b.n	80052f4 <HAL_DMA_Init+0x208>
    hdma->State = HAL_DMA_STATE_BUSY;
 80051ce:	2202      	movs	r2, #2
 80051d0:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 80051d4:	2200      	movs	r2, #0
 80051d6:	f884 2034 	strb.w	r2, [r4, #52]	@ 0x34
    __HAL_DMA_DISABLE(hdma);
 80051da:	681a      	ldr	r2, [r3, #0]
 80051dc:	f022 0201 	bic.w	r2, r2, #1
 80051e0:	601a      	str	r2, [r3, #0]
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80051e2:	6822      	ldr	r2, [r4, #0]
 80051e4:	6813      	ldr	r3, [r2, #0]
 80051e6:	07db      	lsls	r3, r3, #31
 80051e8:	d427      	bmi.n	800523a <HAL_DMA_Init+0x14e>
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80051ea:	6813      	ldr	r3, [r2, #0]
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80051ec:	4837      	ldr	r0, [pc, #220]	@ (80052cc <HAL_DMA_Init+0x1e0>)
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80051ee:	69a1      	ldr	r1, [r4, #24]
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80051f0:	4018      	ands	r0, r3
    registerValue |=  hdma->Init.Direction           |
 80051f2:	e9d4 3602 	ldrd	r3, r6, [r4, #8]
 80051f6:	4333      	orrs	r3, r6
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80051f8:	6926      	ldr	r6, [r4, #16]
 80051fa:	4333      	orrs	r3, r6
 80051fc:	6966      	ldr	r6, [r4, #20]
 80051fe:	4333      	orrs	r3, r6
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005200:	69e6      	ldr	r6, [r4, #28]
 8005202:	430b      	orrs	r3, r1
 8005204:	4333      	orrs	r3, r6
            hdma->Init.Mode                | hdma->Init.Priority;
 8005206:	6a26      	ldr	r6, [r4, #32]
 8005208:	4333      	orrs	r3, r6
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800520a:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 800520c:	2e04      	cmp	r6, #4
    registerValue |=  hdma->Init.Direction           |
 800520e:	ea43 0300 	orr.w	r3, r3, r0
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005212:	bf02      	ittt	eq
 8005214:	e9d4 070b 	ldrdeq	r0, r7, [r4, #44]	@ 0x2c
 8005218:	4338      	orreq	r0, r7
 800521a:	4303      	orreq	r3, r0
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 800521c:	482c      	ldr	r0, [pc, #176]	@ (80052d0 <HAL_DMA_Init+0x1e4>)
 800521e:	6800      	ldr	r0, [r0, #0]
 8005220:	f36f 000f 	bfc	r0, #0, #16
 8005224:	f1b0 5f00 	cmp.w	r0, #536870912	@ 0x20000000
 8005228:	d31b      	bcc.n	8005262 <HAL_DMA_Init+0x176>
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 800522a:	6860      	ldr	r0, [r4, #4]
 800522c:	282e      	cmp	r0, #46	@ 0x2e
 800522e:	d810      	bhi.n	8005252 <HAL_DMA_Init+0x166>
 8005230:	2828      	cmp	r0, #40	@ 0x28
 8005232:	d916      	bls.n	8005262 <HAL_DMA_Init+0x176>
        registerValue |= DMA_SxCR_TRBUFF;
 8005234:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005238:	e013      	b.n	8005262 <HAL_DMA_Init+0x176>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800523a:	f7ff fdaf 	bl	8004d9c <HAL_GetTick>
 800523e:	1b80      	subs	r0, r0, r6
 8005240:	2805      	cmp	r0, #5
 8005242:	d9ce      	bls.n	80051e2 <HAL_DMA_Init+0xf6>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005244:	2320      	movs	r3, #32
 8005246:	6563      	str	r3, [r4, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_ERROR;
 8005248:	2303      	movs	r3, #3
 800524a:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
    return HAL_ERROR;
 800524e:	2001      	movs	r0, #1
}
 8005250:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005252:	383f      	subs	r0, #63	@ 0x3f
 8005254:	2813      	cmp	r0, #19
 8005256:	d804      	bhi.n	8005262 <HAL_DMA_Init+0x176>
 8005258:	4f1e      	ldr	r7, [pc, #120]	@ (80052d4 <HAL_DMA_Init+0x1e8>)
 800525a:	fa27 f000 	lsr.w	r0, r7, r0
 800525e:	07c7      	lsls	r7, r0, #31
 8005260:	d4e8      	bmi.n	8005234 <HAL_DMA_Init+0x148>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8005262:	6013      	str	r3, [r2, #0]
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005264:	2e04      	cmp	r6, #4
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8005266:	6953      	ldr	r3, [r2, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005268:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 800526c:	ea43 0306 	orr.w	r3, r3, r6
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005270:	d136      	bne.n	80052e0 <HAL_DMA_Init+0x1f4>
      registerValue |= hdma->Init.FIFOThreshold;
 8005272:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005274:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
      registerValue |= hdma->Init.FIFOThreshold;
 8005276:	4303      	orrs	r3, r0
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005278:	b396      	cbz	r6, 80052e0 <HAL_DMA_Init+0x1f4>
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800527a:	b939      	cbnz	r1, 800528c <HAL_DMA_Init+0x1a0>
    switch (hdma->Init.FIFOThreshold)
 800527c:	2801      	cmp	r0, #1
 800527e:	d015      	beq.n	80052ac <HAL_DMA_Init+0x1c0>
 8005280:	f030 0102 	bics.w	r1, r0, #2
 8005284:	d12c      	bne.n	80052e0 <HAL_DMA_Init+0x1f4>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005286:	01f0      	lsls	r0, r6, #7
 8005288:	d52a      	bpl.n	80052e0 <HAL_DMA_Init+0x1f4>
 800528a:	e012      	b.n	80052b2 <HAL_DMA_Init+0x1c6>
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800528c:	f5b1 5f00 	cmp.w	r1, #8192	@ 0x2000
 8005290:	d122      	bne.n	80052d8 <HAL_DMA_Init+0x1ec>
    switch (hdma->Init.FIFOThreshold)
 8005292:	2803      	cmp	r0, #3
 8005294:	d824      	bhi.n	80052e0 <HAL_DMA_Init+0x1f4>
 8005296:	a101      	add	r1, pc, #4	@ (adr r1, 800529c <HAL_DMA_Init+0x1b0>)
 8005298:	f851 f020 	ldr.w	pc, [r1, r0, lsl #2]
 800529c:	080052b3 	.word	0x080052b3
 80052a0:	08005287 	.word	0x08005287
 80052a4:	080052b3 	.word	0x080052b3
 80052a8:	080052ad 	.word	0x080052ad
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80052ac:	f1b6 7fc0 	cmp.w	r6, #25165824	@ 0x1800000
 80052b0:	d116      	bne.n	80052e0 <HAL_DMA_Init+0x1f4>
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80052b2:	2340      	movs	r3, #64	@ 0x40
 80052b4:	6563      	str	r3, [r4, #84]	@ 0x54
          hdma->State = HAL_DMA_STATE_READY;
 80052b6:	2301      	movs	r3, #1
 80052b8:	e7c7      	b.n	800524a <HAL_DMA_Init+0x15e>
 80052ba:	bf00      	nop
 80052bc:	40020010 	.word	0x40020010
 80052c0:	40020028 	.word	0x40020028
 80052c4:	58025408 	.word	0x58025408
 80052c8:	a7fdabf8 	.word	0xa7fdabf8
 80052cc:	fe10803f 	.word	0xfe10803f
 80052d0:	5c001000 	.word	0x5c001000
 80052d4:	000f030f 	.word	0x000f030f
    switch (hdma->Init.FIFOThreshold)
 80052d8:	2802      	cmp	r0, #2
 80052da:	d9ea      	bls.n	80052b2 <HAL_DMA_Init+0x1c6>
 80052dc:	2803      	cmp	r0, #3
 80052de:	d0d2      	beq.n	8005286 <HAL_DMA_Init+0x19a>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80052e0:	6153      	str	r3, [r2, #20]
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80052e2:	4620      	mov	r0, r4
 80052e4:	f7ff fe32 	bl	8004f4c <DMA_CalcBaseAndBitshift>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80052e8:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80052ea:	f003 021f 	and.w	r2, r3, #31
 80052ee:	233f      	movs	r3, #63	@ 0x3f
 80052f0:	4093      	lsls	r3, r2
 80052f2:	6083      	str	r3, [r0, #8]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80052f4:	6823      	ldr	r3, [r4, #0]
 80052f6:	42ab      	cmp	r3, r5
 80052f8:	d045      	beq.n	8005386 <HAL_DMA_Init+0x29a>
 80052fa:	4a45      	ldr	r2, [pc, #276]	@ (8005410 <HAL_DMA_Init+0x324>)
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d042      	beq.n	8005386 <HAL_DMA_Init+0x29a>
 8005300:	3218      	adds	r2, #24
 8005302:	4293      	cmp	r3, r2
 8005304:	d03f      	beq.n	8005386 <HAL_DMA_Init+0x29a>
 8005306:	3218      	adds	r2, #24
 8005308:	4293      	cmp	r3, r2
 800530a:	d03c      	beq.n	8005386 <HAL_DMA_Init+0x29a>
 800530c:	3218      	adds	r2, #24
 800530e:	4293      	cmp	r3, r2
 8005310:	d039      	beq.n	8005386 <HAL_DMA_Init+0x29a>
 8005312:	3218      	adds	r2, #24
 8005314:	4293      	cmp	r3, r2
 8005316:	d036      	beq.n	8005386 <HAL_DMA_Init+0x29a>
 8005318:	3218      	adds	r2, #24
 800531a:	4293      	cmp	r3, r2
 800531c:	d033      	beq.n	8005386 <HAL_DMA_Init+0x29a>
 800531e:	3218      	adds	r2, #24
 8005320:	4293      	cmp	r3, r2
 8005322:	d030      	beq.n	8005386 <HAL_DMA_Init+0x29a>
 8005324:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8005328:	4293      	cmp	r3, r2
 800532a:	d02c      	beq.n	8005386 <HAL_DMA_Init+0x29a>
 800532c:	3218      	adds	r2, #24
 800532e:	4293      	cmp	r3, r2
 8005330:	d029      	beq.n	8005386 <HAL_DMA_Init+0x29a>
 8005332:	3218      	adds	r2, #24
 8005334:	4293      	cmp	r3, r2
 8005336:	d026      	beq.n	8005386 <HAL_DMA_Init+0x29a>
 8005338:	3218      	adds	r2, #24
 800533a:	4293      	cmp	r3, r2
 800533c:	d023      	beq.n	8005386 <HAL_DMA_Init+0x29a>
 800533e:	3218      	adds	r2, #24
 8005340:	4293      	cmp	r3, r2
 8005342:	d020      	beq.n	8005386 <HAL_DMA_Init+0x29a>
 8005344:	3218      	adds	r2, #24
 8005346:	4293      	cmp	r3, r2
 8005348:	d01d      	beq.n	8005386 <HAL_DMA_Init+0x29a>
 800534a:	3218      	adds	r2, #24
 800534c:	4293      	cmp	r3, r2
 800534e:	d01a      	beq.n	8005386 <HAL_DMA_Init+0x29a>
 8005350:	3218      	adds	r2, #24
 8005352:	4293      	cmp	r3, r2
 8005354:	d017      	beq.n	8005386 <HAL_DMA_Init+0x29a>
 8005356:	4a2f      	ldr	r2, [pc, #188]	@ (8005414 <HAL_DMA_Init+0x328>)
 8005358:	4293      	cmp	r3, r2
 800535a:	d014      	beq.n	8005386 <HAL_DMA_Init+0x29a>
 800535c:	3214      	adds	r2, #20
 800535e:	4293      	cmp	r3, r2
 8005360:	d011      	beq.n	8005386 <HAL_DMA_Init+0x29a>
 8005362:	3214      	adds	r2, #20
 8005364:	4293      	cmp	r3, r2
 8005366:	d00e      	beq.n	8005386 <HAL_DMA_Init+0x29a>
 8005368:	3214      	adds	r2, #20
 800536a:	4293      	cmp	r3, r2
 800536c:	d00b      	beq.n	8005386 <HAL_DMA_Init+0x29a>
 800536e:	3214      	adds	r2, #20
 8005370:	4293      	cmp	r3, r2
 8005372:	d008      	beq.n	8005386 <HAL_DMA_Init+0x29a>
 8005374:	3214      	adds	r2, #20
 8005376:	4293      	cmp	r3, r2
 8005378:	d005      	beq.n	8005386 <HAL_DMA_Init+0x29a>
 800537a:	3214      	adds	r2, #20
 800537c:	4293      	cmp	r3, r2
 800537e:	d002      	beq.n	8005386 <HAL_DMA_Init+0x29a>
 8005380:	3214      	adds	r2, #20
 8005382:	4293      	cmp	r3, r2
 8005384:	d119      	bne.n	80053ba <HAL_DMA_Init+0x2ce>
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005386:	4620      	mov	r0, r4
 8005388:	2500      	movs	r5, #0
 800538a:	f7ff fe2d 	bl	8004fe8 <DMA_CalcDMAMUXChannelBaseAndMask>
    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800538e:	68a3      	ldr	r3, [r4, #8]
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005390:	6e22      	ldr	r2, [r4, #96]	@ 0x60
    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005392:	2b80      	cmp	r3, #128	@ 0x80
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005394:	bf04      	itt	eq
 8005396:	2300      	moveq	r3, #0
 8005398:	6063      	streq	r3, [r4, #4]
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800539a:	6863      	ldr	r3, [r4, #4]
 800539c:	b2d9      	uxtb	r1, r3
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800539e:	3b01      	subs	r3, #1
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80053a0:	6011      	str	r1, [r2, #0]
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80053a2:	2b07      	cmp	r3, #7
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80053a4:	e9d4 2119 	ldrd	r2, r1, [r4, #100]	@ 0x64
 80053a8:	6051      	str	r1, [r2, #4]
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80053aa:	d82c      	bhi.n	8005406 <HAL_DMA_Init+0x31a>
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80053ac:	f7ff fe66 	bl	800507c <DMA_CalcDMAMUXRequestGenBaseAndMask>
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80053b0:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 80053b2:	601d      	str	r5, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80053b4:	e9d4 321c 	ldrd	r3, r2, [r4, #112]	@ 0x70
 80053b8:	605a      	str	r2, [r3, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80053ba:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 80053bc:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80053be:	6560      	str	r0, [r4, #84]	@ 0x54
  hdma->State = HAL_DMA_STATE_READY;
 80053c0:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
  return HAL_OK;
 80053c4:	e744      	b.n	8005250 <HAL_DMA_Init+0x164>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80053c6:	4a14      	ldr	r2, [pc, #80]	@ (8005418 <HAL_DMA_Init+0x32c>)
 80053c8:	4293      	cmp	r3, r2
 80053ca:	f43f aecd 	beq.w	8005168 <HAL_DMA_Init+0x7c>
 80053ce:	3214      	adds	r2, #20
 80053d0:	4293      	cmp	r3, r2
 80053d2:	f43f aec9 	beq.w	8005168 <HAL_DMA_Init+0x7c>
 80053d6:	3214      	adds	r2, #20
 80053d8:	4293      	cmp	r3, r2
 80053da:	f43f aec5 	beq.w	8005168 <HAL_DMA_Init+0x7c>
 80053de:	3214      	adds	r2, #20
 80053e0:	4293      	cmp	r3, r2
 80053e2:	f43f aec1 	beq.w	8005168 <HAL_DMA_Init+0x7c>
 80053e6:	3214      	adds	r2, #20
 80053e8:	4293      	cmp	r3, r2
 80053ea:	f43f aebd 	beq.w	8005168 <HAL_DMA_Init+0x7c>
 80053ee:	3214      	adds	r2, #20
 80053f0:	4293      	cmp	r3, r2
 80053f2:	f43f aeb9 	beq.w	8005168 <HAL_DMA_Init+0x7c>
 80053f6:	3214      	adds	r2, #20
 80053f8:	4293      	cmp	r3, r2
 80053fa:	f43f aeb5 	beq.w	8005168 <HAL_DMA_Init+0x7c>
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80053fe:	2340      	movs	r3, #64	@ 0x40
 8005400:	e721      	b.n	8005246 <HAL_DMA_Init+0x15a>
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005402:	2210      	movs	r2, #16
 8005404:	e6c2      	b.n	800518c <HAL_DMA_Init+0xa0>
      hdma->DMAmuxRequestGenStatus = 0U;
 8005406:	e9c4 551b 	strd	r5, r5, [r4, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatusMask = 0U;
 800540a:	6765      	str	r5, [r4, #116]	@ 0x74
 800540c:	e7d5      	b.n	80053ba <HAL_DMA_Init+0x2ce>
 800540e:	bf00      	nop
 8005410:	40020028 	.word	0x40020028
 8005414:	58025408 	.word	0x58025408
 8005418:	5802541c 	.word	0x5802541c

0800541c <HAL_DMA_Abort>:
{
 800541c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800541e:	4605      	mov	r5, r0
  uint32_t tickstart = HAL_GetTick();
 8005420:	f7ff fcbc 	bl	8004d9c <HAL_GetTick>
 8005424:	4607      	mov	r7, r0
  if(hdma == NULL)
 8005426:	b145      	cbz	r5, 800543a <HAL_DMA_Abort+0x1e>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005428:	f895 3035 	ldrb.w	r3, [r5, #53]	@ 0x35
 800542c:	2b02      	cmp	r3, #2
 800542e:	d006      	beq.n	800543e <HAL_DMA_Abort+0x22>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005430:	2380      	movs	r3, #128	@ 0x80
 8005432:	656b      	str	r3, [r5, #84]	@ 0x54
    __HAL_UNLOCK(hdma);
 8005434:	2300      	movs	r3, #0
 8005436:	f885 3034 	strb.w	r3, [r5, #52]	@ 0x34
    return HAL_ERROR;
 800543a:	2001      	movs	r0, #1
}
 800543c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800543e:	682c      	ldr	r4, [r5, #0]
 8005440:	4e7c      	ldr	r6, [pc, #496]	@ (8005634 <HAL_DMA_Abort+0x218>)
 8005442:	42b4      	cmp	r4, r6
 8005444:	d05b      	beq.n	80054fe <HAL_DMA_Abort+0xe2>
 8005446:	4b7c      	ldr	r3, [pc, #496]	@ (8005638 <HAL_DMA_Abort+0x21c>)
 8005448:	429c      	cmp	r4, r3
 800544a:	d058      	beq.n	80054fe <HAL_DMA_Abort+0xe2>
 800544c:	3318      	adds	r3, #24
 800544e:	429c      	cmp	r4, r3
 8005450:	d055      	beq.n	80054fe <HAL_DMA_Abort+0xe2>
 8005452:	3318      	adds	r3, #24
 8005454:	429c      	cmp	r4, r3
 8005456:	d052      	beq.n	80054fe <HAL_DMA_Abort+0xe2>
 8005458:	3318      	adds	r3, #24
 800545a:	429c      	cmp	r4, r3
 800545c:	d04f      	beq.n	80054fe <HAL_DMA_Abort+0xe2>
 800545e:	3318      	adds	r3, #24
 8005460:	429c      	cmp	r4, r3
 8005462:	d04c      	beq.n	80054fe <HAL_DMA_Abort+0xe2>
 8005464:	3318      	adds	r3, #24
 8005466:	429c      	cmp	r4, r3
 8005468:	d049      	beq.n	80054fe <HAL_DMA_Abort+0xe2>
 800546a:	3318      	adds	r3, #24
 800546c:	429c      	cmp	r4, r3
 800546e:	d046      	beq.n	80054fe <HAL_DMA_Abort+0xe2>
 8005470:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8005474:	429c      	cmp	r4, r3
 8005476:	d042      	beq.n	80054fe <HAL_DMA_Abort+0xe2>
 8005478:	3318      	adds	r3, #24
 800547a:	429c      	cmp	r4, r3
 800547c:	d03f      	beq.n	80054fe <HAL_DMA_Abort+0xe2>
 800547e:	3318      	adds	r3, #24
 8005480:	429c      	cmp	r4, r3
 8005482:	d03c      	beq.n	80054fe <HAL_DMA_Abort+0xe2>
 8005484:	3318      	adds	r3, #24
 8005486:	429c      	cmp	r4, r3
 8005488:	d039      	beq.n	80054fe <HAL_DMA_Abort+0xe2>
 800548a:	3318      	adds	r3, #24
 800548c:	429c      	cmp	r4, r3
 800548e:	d036      	beq.n	80054fe <HAL_DMA_Abort+0xe2>
 8005490:	3318      	adds	r3, #24
 8005492:	429c      	cmp	r4, r3
 8005494:	d033      	beq.n	80054fe <HAL_DMA_Abort+0xe2>
 8005496:	3318      	adds	r3, #24
 8005498:	429c      	cmp	r4, r3
 800549a:	d030      	beq.n	80054fe <HAL_DMA_Abort+0xe2>
 800549c:	3318      	adds	r3, #24
 800549e:	429c      	cmp	r4, r3
 80054a0:	d02d      	beq.n	80054fe <HAL_DMA_Abort+0xe2>
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80054a2:	6823      	ldr	r3, [r4, #0]
 80054a4:	f023 030e 	bic.w	r3, r3, #14
 80054a8:	6023      	str	r3, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80054aa:	4b64      	ldr	r3, [pc, #400]	@ (800563c <HAL_DMA_Abort+0x220>)
 80054ac:	429c      	cmp	r4, r3
 80054ae:	d12f      	bne.n	8005510 <HAL_DMA_Abort+0xf4>
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80054b0:	6e2a      	ldr	r2, [r5, #96]	@ 0x60
    __HAL_DMA_DISABLE(hdma);
 80054b2:	42b4      	cmp	r4, r6
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80054b4:	6813      	ldr	r3, [r2, #0]
 80054b6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80054ba:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80054bc:	d03d      	beq.n	800553a <HAL_DMA_Abort+0x11e>
 80054be:	4b5e      	ldr	r3, [pc, #376]	@ (8005638 <HAL_DMA_Abort+0x21c>)
 80054c0:	429c      	cmp	r4, r3
 80054c2:	d03a      	beq.n	800553a <HAL_DMA_Abort+0x11e>
 80054c4:	3318      	adds	r3, #24
 80054c6:	429c      	cmp	r4, r3
 80054c8:	d037      	beq.n	800553a <HAL_DMA_Abort+0x11e>
 80054ca:	3318      	adds	r3, #24
 80054cc:	429c      	cmp	r4, r3
 80054ce:	d034      	beq.n	800553a <HAL_DMA_Abort+0x11e>
 80054d0:	3318      	adds	r3, #24
 80054d2:	429c      	cmp	r4, r3
 80054d4:	d031      	beq.n	800553a <HAL_DMA_Abort+0x11e>
 80054d6:	3318      	adds	r3, #24
 80054d8:	429c      	cmp	r4, r3
 80054da:	d02e      	beq.n	800553a <HAL_DMA_Abort+0x11e>
 80054dc:	3318      	adds	r3, #24
 80054de:	429c      	cmp	r4, r3
 80054e0:	d02b      	beq.n	800553a <HAL_DMA_Abort+0x11e>
 80054e2:	3318      	adds	r3, #24
 80054e4:	429c      	cmp	r4, r3
 80054e6:	d028      	beq.n	800553a <HAL_DMA_Abort+0x11e>
 80054e8:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 80054ec:	429c      	cmp	r4, r3
 80054ee:	d024      	beq.n	800553a <HAL_DMA_Abort+0x11e>
 80054f0:	3318      	adds	r3, #24
 80054f2:	429c      	cmp	r4, r3
 80054f4:	d021      	beq.n	800553a <HAL_DMA_Abort+0x11e>
 80054f6:	3318      	adds	r3, #24
 80054f8:	429c      	cmp	r4, r3
 80054fa:	d01e      	beq.n	800553a <HAL_DMA_Abort+0x11e>
 80054fc:	e01d      	b.n	800553a <HAL_DMA_Abort+0x11e>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80054fe:	6823      	ldr	r3, [r4, #0]
 8005500:	f023 031e 	bic.w	r3, r3, #30
 8005504:	6023      	str	r3, [r4, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005506:	6963      	ldr	r3, [r4, #20]
 8005508:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800550c:	6163      	str	r3, [r4, #20]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800550e:	e7cf      	b.n	80054b0 <HAL_DMA_Abort+0x94>
 8005510:	4b4b      	ldr	r3, [pc, #300]	@ (8005640 <HAL_DMA_Abort+0x224>)
 8005512:	429c      	cmp	r4, r3
 8005514:	d0cc      	beq.n	80054b0 <HAL_DMA_Abort+0x94>
 8005516:	3314      	adds	r3, #20
 8005518:	429c      	cmp	r4, r3
 800551a:	d0c9      	beq.n	80054b0 <HAL_DMA_Abort+0x94>
 800551c:	3314      	adds	r3, #20
 800551e:	429c      	cmp	r4, r3
 8005520:	d0c6      	beq.n	80054b0 <HAL_DMA_Abort+0x94>
 8005522:	3314      	adds	r3, #20
 8005524:	429c      	cmp	r4, r3
 8005526:	d0c3      	beq.n	80054b0 <HAL_DMA_Abort+0x94>
 8005528:	3314      	adds	r3, #20
 800552a:	429c      	cmp	r4, r3
 800552c:	d0c0      	beq.n	80054b0 <HAL_DMA_Abort+0x94>
 800552e:	3314      	adds	r3, #20
 8005530:	429c      	cmp	r4, r3
 8005532:	d0bd      	beq.n	80054b0 <HAL_DMA_Abort+0x94>
 8005534:	3314      	adds	r3, #20
 8005536:	429c      	cmp	r4, r3
 8005538:	d0ba      	beq.n	80054b0 <HAL_DMA_Abort+0x94>
    __HAL_DMA_DISABLE(hdma);
 800553a:	6823      	ldr	r3, [r4, #0]
 800553c:	f023 0301 	bic.w	r3, r3, #1
 8005540:	6023      	str	r3, [r4, #0]
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8005542:	6823      	ldr	r3, [r4, #0]
 8005544:	07db      	lsls	r3, r3, #31
 8005546:	d447      	bmi.n	80055d8 <HAL_DMA_Abort+0x1bc>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005548:	682b      	ldr	r3, [r5, #0]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800554a:	6dea      	ldr	r2, [r5, #92]	@ 0x5c
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800554c:	42b3      	cmp	r3, r6
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800554e:	6da8      	ldr	r0, [r5, #88]	@ 0x58
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005550:	f002 021f 	and.w	r2, r2, #31
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005554:	d04b      	beq.n	80055ee <HAL_DMA_Abort+0x1d2>
 8005556:	4938      	ldr	r1, [pc, #224]	@ (8005638 <HAL_DMA_Abort+0x21c>)
 8005558:	428b      	cmp	r3, r1
 800555a:	d048      	beq.n	80055ee <HAL_DMA_Abort+0x1d2>
 800555c:	3118      	adds	r1, #24
 800555e:	428b      	cmp	r3, r1
 8005560:	d045      	beq.n	80055ee <HAL_DMA_Abort+0x1d2>
 8005562:	3118      	adds	r1, #24
 8005564:	428b      	cmp	r3, r1
 8005566:	d042      	beq.n	80055ee <HAL_DMA_Abort+0x1d2>
 8005568:	3118      	adds	r1, #24
 800556a:	428b      	cmp	r3, r1
 800556c:	d03f      	beq.n	80055ee <HAL_DMA_Abort+0x1d2>
 800556e:	3118      	adds	r1, #24
 8005570:	428b      	cmp	r3, r1
 8005572:	d03c      	beq.n	80055ee <HAL_DMA_Abort+0x1d2>
 8005574:	3118      	adds	r1, #24
 8005576:	428b      	cmp	r3, r1
 8005578:	d039      	beq.n	80055ee <HAL_DMA_Abort+0x1d2>
 800557a:	3118      	adds	r1, #24
 800557c:	428b      	cmp	r3, r1
 800557e:	d036      	beq.n	80055ee <HAL_DMA_Abort+0x1d2>
 8005580:	f501 7156 	add.w	r1, r1, #856	@ 0x358
 8005584:	428b      	cmp	r3, r1
 8005586:	d032      	beq.n	80055ee <HAL_DMA_Abort+0x1d2>
 8005588:	3118      	adds	r1, #24
 800558a:	428b      	cmp	r3, r1
 800558c:	d02f      	beq.n	80055ee <HAL_DMA_Abort+0x1d2>
 800558e:	3118      	adds	r1, #24
 8005590:	428b      	cmp	r3, r1
 8005592:	d02c      	beq.n	80055ee <HAL_DMA_Abort+0x1d2>
 8005594:	3118      	adds	r1, #24
 8005596:	428b      	cmp	r3, r1
 8005598:	d029      	beq.n	80055ee <HAL_DMA_Abort+0x1d2>
 800559a:	3118      	adds	r1, #24
 800559c:	428b      	cmp	r3, r1
 800559e:	d026      	beq.n	80055ee <HAL_DMA_Abort+0x1d2>
 80055a0:	3118      	adds	r1, #24
 80055a2:	428b      	cmp	r3, r1
 80055a4:	d023      	beq.n	80055ee <HAL_DMA_Abort+0x1d2>
 80055a6:	3118      	adds	r1, #24
 80055a8:	428b      	cmp	r3, r1
 80055aa:	d020      	beq.n	80055ee <HAL_DMA_Abort+0x1d2>
 80055ac:	3118      	adds	r1, #24
 80055ae:	428b      	cmp	r3, r1
 80055b0:	d01d      	beq.n	80055ee <HAL_DMA_Abort+0x1d2>
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80055b2:	2101      	movs	r1, #1
 80055b4:	fa01 f202 	lsl.w	r2, r1, r2
 80055b8:	6042      	str	r2, [r0, #4]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80055ba:	4a20      	ldr	r2, [pc, #128]	@ (800563c <HAL_DMA_Abort+0x220>)
 80055bc:	4293      	cmp	r3, r2
 80055be:	d11a      	bne.n	80055f6 <HAL_DMA_Abort+0x1da>
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80055c0:	e9d5 3219 	ldrd	r3, r2, [r5, #100]	@ 0x64
 80055c4:	605a      	str	r2, [r3, #4]
      if(hdma->DMAmuxRequestGen != 0U)
 80055c6:	6eeb      	ldr	r3, [r5, #108]	@ 0x6c
 80055c8:	bb5b      	cbnz	r3, 8005622 <HAL_DMA_Abort+0x206>
    hdma->State = HAL_DMA_STATE_READY;
 80055ca:	2301      	movs	r3, #1
    __HAL_UNLOCK(hdma);
 80055cc:	2000      	movs	r0, #0
    hdma->State = HAL_DMA_STATE_READY;
 80055ce:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 80055d2:	f885 0034 	strb.w	r0, [r5, #52]	@ 0x34
  return HAL_OK;
 80055d6:	e731      	b.n	800543c <HAL_DMA_Abort+0x20>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80055d8:	f7ff fbe0 	bl	8004d9c <HAL_GetTick>
 80055dc:	1bc0      	subs	r0, r0, r7
 80055de:	2805      	cmp	r0, #5
 80055e0:	d9af      	bls.n	8005542 <HAL_DMA_Abort+0x126>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80055e2:	2320      	movs	r3, #32
 80055e4:	656b      	str	r3, [r5, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_ERROR;
 80055e6:	2303      	movs	r3, #3
 80055e8:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
        __HAL_UNLOCK(hdma);
 80055ec:	e722      	b.n	8005434 <HAL_DMA_Abort+0x18>
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80055ee:	233f      	movs	r3, #63	@ 0x3f
 80055f0:	4093      	lsls	r3, r2
 80055f2:	6083      	str	r3, [r0, #8]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80055f4:	e7e4      	b.n	80055c0 <HAL_DMA_Abort+0x1a4>
 80055f6:	4a12      	ldr	r2, [pc, #72]	@ (8005640 <HAL_DMA_Abort+0x224>)
 80055f8:	4293      	cmp	r3, r2
 80055fa:	d0e1      	beq.n	80055c0 <HAL_DMA_Abort+0x1a4>
 80055fc:	3214      	adds	r2, #20
 80055fe:	4293      	cmp	r3, r2
 8005600:	d0de      	beq.n	80055c0 <HAL_DMA_Abort+0x1a4>
 8005602:	3214      	adds	r2, #20
 8005604:	4293      	cmp	r3, r2
 8005606:	d0db      	beq.n	80055c0 <HAL_DMA_Abort+0x1a4>
 8005608:	3214      	adds	r2, #20
 800560a:	4293      	cmp	r3, r2
 800560c:	d0d8      	beq.n	80055c0 <HAL_DMA_Abort+0x1a4>
 800560e:	3214      	adds	r2, #20
 8005610:	4293      	cmp	r3, r2
 8005612:	d0d5      	beq.n	80055c0 <HAL_DMA_Abort+0x1a4>
 8005614:	3214      	adds	r2, #20
 8005616:	4293      	cmp	r3, r2
 8005618:	d0d2      	beq.n	80055c0 <HAL_DMA_Abort+0x1a4>
 800561a:	3214      	adds	r2, #20
 800561c:	4293      	cmp	r3, r2
 800561e:	d1d4      	bne.n	80055ca <HAL_DMA_Abort+0x1ae>
 8005620:	e7ce      	b.n	80055c0 <HAL_DMA_Abort+0x1a4>
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005622:	681a      	ldr	r2, [r3, #0]
 8005624:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005628:	601a      	str	r2, [r3, #0]
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800562a:	e9d5 321c 	ldrd	r3, r2, [r5, #112]	@ 0x70
 800562e:	605a      	str	r2, [r3, #4]
 8005630:	e7cb      	b.n	80055ca <HAL_DMA_Abort+0x1ae>
 8005632:	bf00      	nop
 8005634:	40020010 	.word	0x40020010
 8005638:	40020028 	.word	0x40020028
 800563c:	58025408 	.word	0x58025408
 8005640:	5802541c 	.word	0x5802541c

08005644 <HAL_DMA_Abort_IT>:
{
 8005644:	b508      	push	{r3, lr}
  if(hdma == NULL)
 8005646:	b128      	cbz	r0, 8005654 <HAL_DMA_Abort_IT+0x10>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005648:	f890 3035 	ldrb.w	r3, [r0, #53]	@ 0x35
 800564c:	2b02      	cmp	r3, #2
 800564e:	d003      	beq.n	8005658 <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005650:	2380      	movs	r3, #128	@ 0x80
 8005652:	6543      	str	r3, [r0, #84]	@ 0x54
    return HAL_ERROR;
 8005654:	2001      	movs	r0, #1
 8005656:	e05d      	b.n	8005714 <HAL_DMA_Abort_IT+0xd0>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005658:	6803      	ldr	r3, [r0, #0]
 800565a:	4a3f      	ldr	r2, [pc, #252]	@ (8005758 <HAL_DMA_Abort_IT+0x114>)
 800565c:	4293      	cmp	r3, r2
 800565e:	d051      	beq.n	8005704 <HAL_DMA_Abort_IT+0xc0>
 8005660:	3218      	adds	r2, #24
 8005662:	4293      	cmp	r3, r2
 8005664:	d04e      	beq.n	8005704 <HAL_DMA_Abort_IT+0xc0>
 8005666:	3218      	adds	r2, #24
 8005668:	4293      	cmp	r3, r2
 800566a:	d04b      	beq.n	8005704 <HAL_DMA_Abort_IT+0xc0>
 800566c:	3218      	adds	r2, #24
 800566e:	4293      	cmp	r3, r2
 8005670:	d048      	beq.n	8005704 <HAL_DMA_Abort_IT+0xc0>
 8005672:	3218      	adds	r2, #24
 8005674:	4293      	cmp	r3, r2
 8005676:	d045      	beq.n	8005704 <HAL_DMA_Abort_IT+0xc0>
 8005678:	3218      	adds	r2, #24
 800567a:	4293      	cmp	r3, r2
 800567c:	d042      	beq.n	8005704 <HAL_DMA_Abort_IT+0xc0>
 800567e:	3218      	adds	r2, #24
 8005680:	4293      	cmp	r3, r2
 8005682:	d03f      	beq.n	8005704 <HAL_DMA_Abort_IT+0xc0>
 8005684:	3218      	adds	r2, #24
 8005686:	4293      	cmp	r3, r2
 8005688:	d03c      	beq.n	8005704 <HAL_DMA_Abort_IT+0xc0>
 800568a:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 800568e:	4293      	cmp	r3, r2
 8005690:	d038      	beq.n	8005704 <HAL_DMA_Abort_IT+0xc0>
 8005692:	3218      	adds	r2, #24
 8005694:	4293      	cmp	r3, r2
 8005696:	d035      	beq.n	8005704 <HAL_DMA_Abort_IT+0xc0>
 8005698:	3218      	adds	r2, #24
 800569a:	4293      	cmp	r3, r2
 800569c:	d032      	beq.n	8005704 <HAL_DMA_Abort_IT+0xc0>
 800569e:	3218      	adds	r2, #24
 80056a0:	4293      	cmp	r3, r2
 80056a2:	d02f      	beq.n	8005704 <HAL_DMA_Abort_IT+0xc0>
 80056a4:	3218      	adds	r2, #24
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d02c      	beq.n	8005704 <HAL_DMA_Abort_IT+0xc0>
 80056aa:	3218      	adds	r2, #24
 80056ac:	4293      	cmp	r3, r2
 80056ae:	d029      	beq.n	8005704 <HAL_DMA_Abort_IT+0xc0>
 80056b0:	3218      	adds	r2, #24
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d026      	beq.n	8005704 <HAL_DMA_Abort_IT+0xc0>
 80056b6:	3218      	adds	r2, #24
 80056b8:	4293      	cmp	r3, r2
 80056ba:	d023      	beq.n	8005704 <HAL_DMA_Abort_IT+0xc0>
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80056bc:	681a      	ldr	r2, [r3, #0]
 80056be:	f022 020e 	bic.w	r2, r2, #14
 80056c2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_DISABLE(hdma);
 80056c4:	681a      	ldr	r2, [r3, #0]
 80056c6:	f022 0201 	bic.w	r2, r2, #1
 80056ca:	601a      	str	r2, [r3, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80056cc:	4a23      	ldr	r2, [pc, #140]	@ (800575c <HAL_DMA_Abort_IT+0x118>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d121      	bne.n	8005716 <HAL_DMA_Abort_IT+0xd2>
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80056d2:	6e02      	ldr	r2, [r0, #96]	@ 0x60
 80056d4:	6813      	ldr	r3, [r2, #0]
 80056d6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80056da:	6013      	str	r3, [r2, #0]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80056dc:	e9d0 1316 	ldrd	r1, r3, [r0, #88]	@ 0x58
 80056e0:	f003 021f 	and.w	r2, r3, #31
 80056e4:	2301      	movs	r3, #1
 80056e6:	4093      	lsls	r3, r2
 80056e8:	604b      	str	r3, [r1, #4]
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80056ea:	e9d0 3219 	ldrd	r3, r2, [r0, #100]	@ 0x64
 80056ee:	605a      	str	r2, [r3, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 80056f0:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 80056f2:	b32b      	cbz	r3, 8005740 <HAL_DMA_Abort_IT+0xfc>
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80056f4:	681a      	ldr	r2, [r3, #0]
 80056f6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80056fa:	601a      	str	r2, [r3, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80056fc:	e9d0 321c 	ldrd	r3, r2, [r0, #112]	@ 0x70
 8005700:	605a      	str	r2, [r3, #4]
 8005702:	e01d      	b.n	8005740 <HAL_DMA_Abort_IT+0xfc>
      hdma->State = HAL_DMA_STATE_ABORT;
 8005704:	2204      	movs	r2, #4
 8005706:	f880 2035 	strb.w	r2, [r0, #53]	@ 0x35
      __HAL_DMA_DISABLE(hdma);
 800570a:	681a      	ldr	r2, [r3, #0]
 800570c:	f022 0201 	bic.w	r2, r2, #1
 8005710:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8005712:	2000      	movs	r0, #0
}
 8005714:	bd08      	pop	{r3, pc}
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005716:	4a12      	ldr	r2, [pc, #72]	@ (8005760 <HAL_DMA_Abort_IT+0x11c>)
 8005718:	4293      	cmp	r3, r2
 800571a:	d0da      	beq.n	80056d2 <HAL_DMA_Abort_IT+0x8e>
 800571c:	3214      	adds	r2, #20
 800571e:	4293      	cmp	r3, r2
 8005720:	d0d7      	beq.n	80056d2 <HAL_DMA_Abort_IT+0x8e>
 8005722:	3214      	adds	r2, #20
 8005724:	4293      	cmp	r3, r2
 8005726:	d0d4      	beq.n	80056d2 <HAL_DMA_Abort_IT+0x8e>
 8005728:	3214      	adds	r2, #20
 800572a:	4293      	cmp	r3, r2
 800572c:	d0d1      	beq.n	80056d2 <HAL_DMA_Abort_IT+0x8e>
 800572e:	3214      	adds	r2, #20
 8005730:	4293      	cmp	r3, r2
 8005732:	d0ce      	beq.n	80056d2 <HAL_DMA_Abort_IT+0x8e>
 8005734:	3214      	adds	r2, #20
 8005736:	4293      	cmp	r3, r2
 8005738:	d0cb      	beq.n	80056d2 <HAL_DMA_Abort_IT+0x8e>
 800573a:	3214      	adds	r2, #20
 800573c:	4293      	cmp	r3, r2
 800573e:	d0c8      	beq.n	80056d2 <HAL_DMA_Abort_IT+0x8e>
      hdma->State = HAL_DMA_STATE_READY;
 8005740:	2301      	movs	r3, #1
 8005742:	f880 3035 	strb.w	r3, [r0, #53]	@ 0x35
      __HAL_UNLOCK(hdma);
 8005746:	2300      	movs	r3, #0
 8005748:	f880 3034 	strb.w	r3, [r0, #52]	@ 0x34
      if(hdma->XferAbortCallback != NULL)
 800574c:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 800574e:	2b00      	cmp	r3, #0
 8005750:	d0df      	beq.n	8005712 <HAL_DMA_Abort_IT+0xce>
        hdma->XferAbortCallback(hdma);
 8005752:	4798      	blx	r3
 8005754:	e7dd      	b.n	8005712 <HAL_DMA_Abort_IT+0xce>
 8005756:	bf00      	nop
 8005758:	40020010 	.word	0x40020010
 800575c:	58025408 	.word	0x58025408
 8005760:	5802541c 	.word	0x5802541c

08005764 <HAL_DMA_IRQHandler>:
  __IO uint32_t count = 0U;
 8005764:	2300      	movs	r3, #0
{
 8005766:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  __IO uint32_t count = 0U;
 800576a:	9301      	str	r3, [sp, #4]
{
 800576c:	4604      	mov	r4, r0
  uint32_t timeout = SystemCoreClock / 9600U;
 800576e:	4b84      	ldr	r3, [pc, #528]	@ (8005980 <HAL_DMA_IRQHandler+0x21c>)
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8005770:	4f84      	ldr	r7, [pc, #528]	@ (8005984 <HAL_DMA_IRQHandler+0x220>)
  uint32_t timeout = SystemCoreClock / 9600U;
 8005772:	681e      	ldr	r6, [r3, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8005774:	6803      	ldr	r3, [r0, #0]
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005776:	6d85      	ldr	r5, [r0, #88]	@ 0x58
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8005778:	42bb      	cmp	r3, r7
  tmpisr_dma  = regs_dma->ISR;
 800577a:	f8d5 8000 	ldr.w	r8, [r5]
  tmpisr_bdma = regs_bdma->ISR;
 800577e:	f8d5 c000 	ldr.w	ip, [r5]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8005782:	d047      	beq.n	8005814 <HAL_DMA_IRQHandler+0xb0>
 8005784:	4a80      	ldr	r2, [pc, #512]	@ (8005988 <HAL_DMA_IRQHandler+0x224>)
 8005786:	4293      	cmp	r3, r2
 8005788:	d044      	beq.n	8005814 <HAL_DMA_IRQHandler+0xb0>
 800578a:	3218      	adds	r2, #24
 800578c:	4293      	cmp	r3, r2
 800578e:	d041      	beq.n	8005814 <HAL_DMA_IRQHandler+0xb0>
 8005790:	3218      	adds	r2, #24
 8005792:	4293      	cmp	r3, r2
 8005794:	d03e      	beq.n	8005814 <HAL_DMA_IRQHandler+0xb0>
 8005796:	3218      	adds	r2, #24
 8005798:	4293      	cmp	r3, r2
 800579a:	d03b      	beq.n	8005814 <HAL_DMA_IRQHandler+0xb0>
 800579c:	3218      	adds	r2, #24
 800579e:	4293      	cmp	r3, r2
 80057a0:	d038      	beq.n	8005814 <HAL_DMA_IRQHandler+0xb0>
 80057a2:	3218      	adds	r2, #24
 80057a4:	4293      	cmp	r3, r2
 80057a6:	d035      	beq.n	8005814 <HAL_DMA_IRQHandler+0xb0>
 80057a8:	3218      	adds	r2, #24
 80057aa:	4293      	cmp	r3, r2
 80057ac:	d032      	beq.n	8005814 <HAL_DMA_IRQHandler+0xb0>
 80057ae:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 80057b2:	4293      	cmp	r3, r2
 80057b4:	d02e      	beq.n	8005814 <HAL_DMA_IRQHandler+0xb0>
 80057b6:	3218      	adds	r2, #24
 80057b8:	4293      	cmp	r3, r2
 80057ba:	d02b      	beq.n	8005814 <HAL_DMA_IRQHandler+0xb0>
 80057bc:	3218      	adds	r2, #24
 80057be:	4293      	cmp	r3, r2
 80057c0:	d028      	beq.n	8005814 <HAL_DMA_IRQHandler+0xb0>
 80057c2:	3218      	adds	r2, #24
 80057c4:	4293      	cmp	r3, r2
 80057c6:	d025      	beq.n	8005814 <HAL_DMA_IRQHandler+0xb0>
 80057c8:	3218      	adds	r2, #24
 80057ca:	4293      	cmp	r3, r2
 80057cc:	d022      	beq.n	8005814 <HAL_DMA_IRQHandler+0xb0>
 80057ce:	3218      	adds	r2, #24
 80057d0:	4293      	cmp	r3, r2
 80057d2:	d01f      	beq.n	8005814 <HAL_DMA_IRQHandler+0xb0>
 80057d4:	3218      	adds	r2, #24
 80057d6:	4293      	cmp	r3, r2
 80057d8:	d01c      	beq.n	8005814 <HAL_DMA_IRQHandler+0xb0>
 80057da:	3218      	adds	r2, #24
 80057dc:	4293      	cmp	r3, r2
 80057de:	d019      	beq.n	8005814 <HAL_DMA_IRQHandler+0xb0>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80057e0:	4a6a      	ldr	r2, [pc, #424]	@ (800598c <HAL_DMA_IRQHandler+0x228>)
 80057e2:	4293      	cmp	r3, r2
 80057e4:	f040 8136 	bne.w	8005a54 <HAL_DMA_IRQHandler+0x2f0>
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80057e8:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 80057ea:	2004      	movs	r0, #4
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80057ec:	681a      	ldr	r2, [r3, #0]
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80057ee:	f001 011f 	and.w	r1, r1, #31
 80057f2:	4088      	lsls	r0, r1
 80057f4:	ea10 0f0c 	tst.w	r0, ip
 80057f8:	f000 8153 	beq.w	8005aa2 <HAL_DMA_IRQHandler+0x33e>
 80057fc:	0756      	lsls	r6, r2, #29
 80057fe:	f140 8150 	bpl.w	8005aa2 <HAL_DMA_IRQHandler+0x33e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005802:	0411      	lsls	r1, r2, #16
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8005804:	6068      	str	r0, [r5, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005806:	f140 8144 	bpl.w	8005a92 <HAL_DMA_IRQHandler+0x32e>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800580a:	03d3      	lsls	r3, r2, #15
 800580c:	f100 8147 	bmi.w	8005a9e <HAL_DMA_IRQHandler+0x33a>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005810:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8005812:	e0a0      	b.n	8005956 <HAL_DMA_IRQHandler+0x1f2>
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005814:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8005816:	2108      	movs	r1, #8
 8005818:	f002 021f 	and.w	r2, r2, #31
 800581c:	4091      	lsls	r1, r2
 800581e:	ea11 0f08 	tst.w	r1, r8
 8005822:	d00b      	beq.n	800583c <HAL_DMA_IRQHandler+0xd8>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8005824:	6818      	ldr	r0, [r3, #0]
 8005826:	0740      	lsls	r0, r0, #29
 8005828:	d508      	bpl.n	800583c <HAL_DMA_IRQHandler+0xd8>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 800582a:	6818      	ldr	r0, [r3, #0]
 800582c:	f020 0004 	bic.w	r0, r0, #4
 8005830:	6018      	str	r0, [r3, #0]
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005832:	60a9      	str	r1, [r5, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005834:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 8005836:	f041 0101 	orr.w	r1, r1, #1
 800583a:	6561      	str	r1, [r4, #84]	@ 0x54
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800583c:	fa28 f102 	lsr.w	r1, r8, r2
 8005840:	07c8      	lsls	r0, r1, #31
 8005842:	d509      	bpl.n	8005858 <HAL_DMA_IRQHandler+0xf4>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8005844:	6959      	ldr	r1, [r3, #20]
 8005846:	0609      	lsls	r1, r1, #24
 8005848:	d506      	bpl.n	8005858 <HAL_DMA_IRQHandler+0xf4>
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800584a:	2101      	movs	r1, #1
 800584c:	4091      	lsls	r1, r2
 800584e:	60a9      	str	r1, [r5, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005850:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 8005852:	f041 0102 	orr.w	r1, r1, #2
 8005856:	6561      	str	r1, [r4, #84]	@ 0x54
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005858:	2104      	movs	r1, #4
 800585a:	4091      	lsls	r1, r2
 800585c:	ea11 0f08 	tst.w	r1, r8
 8005860:	d007      	beq.n	8005872 <HAL_DMA_IRQHandler+0x10e>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8005862:	6818      	ldr	r0, [r3, #0]
 8005864:	0780      	lsls	r0, r0, #30
 8005866:	d504      	bpl.n	8005872 <HAL_DMA_IRQHandler+0x10e>
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005868:	60a9      	str	r1, [r5, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800586a:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 800586c:	f041 0104 	orr.w	r1, r1, #4
 8005870:	6561      	str	r1, [r4, #84]	@ 0x54
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005872:	2110      	movs	r1, #16
 8005874:	fa01 f202 	lsl.w	r2, r1, r2
 8005878:	ea12 0f08 	tst.w	r2, r8
 800587c:	d00f      	beq.n	800589e <HAL_DMA_IRQHandler+0x13a>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800587e:	6819      	ldr	r1, [r3, #0]
 8005880:	0709      	lsls	r1, r1, #28
 8005882:	d50c      	bpl.n	800589e <HAL_DMA_IRQHandler+0x13a>
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005884:	60aa      	str	r2, [r5, #8]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005886:	681a      	ldr	r2, [r3, #0]
 8005888:	0350      	lsls	r0, r2, #13
 800588a:	d56c      	bpl.n	8005966 <HAL_DMA_IRQHandler+0x202>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	0319      	lsls	r1, r3, #12
 8005890:	d401      	bmi.n	8005896 <HAL_DMA_IRQHandler+0x132>
          if(hdma->XferHalfCpltCallback != NULL)
 8005892:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005894:	e000      	b.n	8005898 <HAL_DMA_IRQHandler+0x134>
            if(hdma->XferM1HalfCpltCallback != NULL)
 8005896:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
          if(hdma->XferHalfCpltCallback != NULL)
 8005898:	b10b      	cbz	r3, 800589e <HAL_DMA_IRQHandler+0x13a>
            hdma->XferHalfCpltCallback(hdma);
 800589a:	4620      	mov	r0, r4
 800589c:	4798      	blx	r3
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800589e:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80058a0:	2120      	movs	r1, #32
 80058a2:	f002 021f 	and.w	r2, r2, #31
 80058a6:	4091      	lsls	r1, r2
 80058a8:	ea11 0f08 	tst.w	r1, r8
 80058ac:	d07a      	beq.n	80059a4 <HAL_DMA_IRQHandler+0x240>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80058ae:	6823      	ldr	r3, [r4, #0]
 80058b0:	42bb      	cmp	r3, r7
 80058b2:	d02d      	beq.n	8005910 <HAL_DMA_IRQHandler+0x1ac>
 80058b4:	4834      	ldr	r0, [pc, #208]	@ (8005988 <HAL_DMA_IRQHandler+0x224>)
 80058b6:	4283      	cmp	r3, r0
 80058b8:	d02a      	beq.n	8005910 <HAL_DMA_IRQHandler+0x1ac>
 80058ba:	3018      	adds	r0, #24
 80058bc:	4283      	cmp	r3, r0
 80058be:	d027      	beq.n	8005910 <HAL_DMA_IRQHandler+0x1ac>
 80058c0:	3018      	adds	r0, #24
 80058c2:	4283      	cmp	r3, r0
 80058c4:	d024      	beq.n	8005910 <HAL_DMA_IRQHandler+0x1ac>
 80058c6:	3018      	adds	r0, #24
 80058c8:	4283      	cmp	r3, r0
 80058ca:	d021      	beq.n	8005910 <HAL_DMA_IRQHandler+0x1ac>
 80058cc:	3018      	adds	r0, #24
 80058ce:	4283      	cmp	r3, r0
 80058d0:	d01e      	beq.n	8005910 <HAL_DMA_IRQHandler+0x1ac>
 80058d2:	3018      	adds	r0, #24
 80058d4:	4283      	cmp	r3, r0
 80058d6:	d01b      	beq.n	8005910 <HAL_DMA_IRQHandler+0x1ac>
 80058d8:	3018      	adds	r0, #24
 80058da:	4283      	cmp	r3, r0
 80058dc:	d018      	beq.n	8005910 <HAL_DMA_IRQHandler+0x1ac>
 80058de:	f500 7056 	add.w	r0, r0, #856	@ 0x358
 80058e2:	4283      	cmp	r3, r0
 80058e4:	d014      	beq.n	8005910 <HAL_DMA_IRQHandler+0x1ac>
 80058e6:	3018      	adds	r0, #24
 80058e8:	4283      	cmp	r3, r0
 80058ea:	d011      	beq.n	8005910 <HAL_DMA_IRQHandler+0x1ac>
 80058ec:	3018      	adds	r0, #24
 80058ee:	4283      	cmp	r3, r0
 80058f0:	d00e      	beq.n	8005910 <HAL_DMA_IRQHandler+0x1ac>
 80058f2:	3018      	adds	r0, #24
 80058f4:	4283      	cmp	r3, r0
 80058f6:	d00b      	beq.n	8005910 <HAL_DMA_IRQHandler+0x1ac>
 80058f8:	3018      	adds	r0, #24
 80058fa:	4283      	cmp	r3, r0
 80058fc:	d008      	beq.n	8005910 <HAL_DMA_IRQHandler+0x1ac>
 80058fe:	3018      	adds	r0, #24
 8005900:	4283      	cmp	r3, r0
 8005902:	d005      	beq.n	8005910 <HAL_DMA_IRQHandler+0x1ac>
 8005904:	3018      	adds	r0, #24
 8005906:	4283      	cmp	r3, r0
 8005908:	d002      	beq.n	8005910 <HAL_DMA_IRQHandler+0x1ac>
 800590a:	3018      	adds	r0, #24
 800590c:	4283      	cmp	r3, r0
 800590e:	d132      	bne.n	8005976 <HAL_DMA_IRQHandler+0x212>
 8005910:	6818      	ldr	r0, [r3, #0]
 8005912:	f010 0f10 	tst.w	r0, #16
 8005916:	d045      	beq.n	80059a4 <HAL_DMA_IRQHandler+0x240>
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005918:	60a9      	str	r1, [r5, #8]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 800591a:	f894 1035 	ldrb.w	r1, [r4, #53]	@ 0x35
 800591e:	2904      	cmp	r1, #4
 8005920:	d136      	bne.n	8005990 <HAL_DMA_IRQHandler+0x22c>
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005922:	6819      	ldr	r1, [r3, #0]
 8005924:	f021 0116 	bic.w	r1, r1, #22
 8005928:	6019      	str	r1, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800592a:	6959      	ldr	r1, [r3, #20]
 800592c:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8005930:	6159      	str	r1, [r3, #20]
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005932:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8005934:	b909      	cbnz	r1, 800593a <HAL_DMA_IRQHandler+0x1d6>
 8005936:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8005938:	b119      	cbz	r1, 8005942 <HAL_DMA_IRQHandler+0x1de>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800593a:	6819      	ldr	r1, [r3, #0]
 800593c:	f021 0108 	bic.w	r1, r1, #8
 8005940:	6019      	str	r1, [r3, #0]
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005942:	233f      	movs	r3, #63	@ 0x3f
 8005944:	4093      	lsls	r3, r2
 8005946:	60ab      	str	r3, [r5, #8]
          hdma->State = HAL_DMA_STATE_READY;
 8005948:	2301      	movs	r3, #1
 800594a:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 800594e:	2300      	movs	r3, #0
 8005950:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
          if(hdma->XferAbortCallback != NULL)
 8005954:	6d23      	ldr	r3, [r4, #80]	@ 0x50
      if (hdma->XferErrorCallback != NULL)
 8005956:	2b00      	cmp	r3, #0
 8005958:	f000 8098 	beq.w	8005a8c <HAL_DMA_IRQHandler+0x328>
        hdma->XferErrorCallback(hdma);
 800595c:	4620      	mov	r0, r4
}
 800595e:	b002      	add	sp, #8
 8005960:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        hdma->XferErrorCallback(hdma);
 8005964:	4718      	bx	r3
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005966:	681a      	ldr	r2, [r3, #0]
 8005968:	05d2      	lsls	r2, r2, #23
 800596a:	d492      	bmi.n	8005892 <HAL_DMA_IRQHandler+0x12e>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800596c:	681a      	ldr	r2, [r3, #0]
 800596e:	f022 0208 	bic.w	r2, r2, #8
 8005972:	601a      	str	r2, [r3, #0]
 8005974:	e78d      	b.n	8005892 <HAL_DMA_IRQHandler+0x12e>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8005976:	6818      	ldr	r0, [r3, #0]
 8005978:	f010 0f02 	tst.w	r0, #2
 800597c:	e7cb      	b.n	8005916 <HAL_DMA_IRQHandler+0x1b2>
 800597e:	bf00      	nop
 8005980:	240000b8 	.word	0x240000b8
 8005984:	40020010 	.word	0x40020010
 8005988:	40020028 	.word	0x40020028
 800598c:	58025408 	.word	0x58025408
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005990:	681a      	ldr	r2, [r3, #0]
 8005992:	0350      	lsls	r0, r2, #13
 8005994:	d543      	bpl.n	8005a1e <HAL_DMA_IRQHandler+0x2ba>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	0319      	lsls	r1, r3, #12
 800599a:	d44d      	bmi.n	8005a38 <HAL_DMA_IRQHandler+0x2d4>
            if(hdma->XferM1CpltCallback != NULL)
 800599c:	6c63      	ldr	r3, [r4, #68]	@ 0x44
          if(hdma->XferCpltCallback != NULL)
 800599e:	b10b      	cbz	r3, 80059a4 <HAL_DMA_IRQHandler+0x240>
            hdma->XferCpltCallback(hdma);
 80059a0:	4620      	mov	r0, r4
 80059a2:	4798      	blx	r3
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80059a4:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d070      	beq.n	8005a8c <HAL_DMA_IRQHandler+0x328>
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80059aa:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80059ac:	07da      	lsls	r2, r3, #31
 80059ae:	d54f      	bpl.n	8005a50 <HAL_DMA_IRQHandler+0x2ec>
        hdma->State = HAL_DMA_STATE_ABORT;
 80059b0:	2304      	movs	r3, #4
 80059b2:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
        __HAL_DMA_DISABLE(hdma);
 80059b6:	6823      	ldr	r3, [r4, #0]
 80059b8:	42bb      	cmp	r3, r7
 80059ba:	d01e      	beq.n	80059fa <HAL_DMA_IRQHandler+0x296>
 80059bc:	4a4f      	ldr	r2, [pc, #316]	@ (8005afc <HAL_DMA_IRQHandler+0x398>)
 80059be:	4293      	cmp	r3, r2
 80059c0:	d01b      	beq.n	80059fa <HAL_DMA_IRQHandler+0x296>
 80059c2:	3218      	adds	r2, #24
 80059c4:	4293      	cmp	r3, r2
 80059c6:	d018      	beq.n	80059fa <HAL_DMA_IRQHandler+0x296>
 80059c8:	3218      	adds	r2, #24
 80059ca:	4293      	cmp	r3, r2
 80059cc:	d015      	beq.n	80059fa <HAL_DMA_IRQHandler+0x296>
 80059ce:	3218      	adds	r2, #24
 80059d0:	4293      	cmp	r3, r2
 80059d2:	d012      	beq.n	80059fa <HAL_DMA_IRQHandler+0x296>
 80059d4:	3218      	adds	r2, #24
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d00f      	beq.n	80059fa <HAL_DMA_IRQHandler+0x296>
 80059da:	3218      	adds	r2, #24
 80059dc:	4293      	cmp	r3, r2
 80059de:	d00c      	beq.n	80059fa <HAL_DMA_IRQHandler+0x296>
 80059e0:	3218      	adds	r2, #24
 80059e2:	4293      	cmp	r3, r2
 80059e4:	d009      	beq.n	80059fa <HAL_DMA_IRQHandler+0x296>
 80059e6:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 80059ea:	4293      	cmp	r3, r2
 80059ec:	d005      	beq.n	80059fa <HAL_DMA_IRQHandler+0x296>
 80059ee:	3218      	adds	r2, #24
 80059f0:	4293      	cmp	r3, r2
 80059f2:	d002      	beq.n	80059fa <HAL_DMA_IRQHandler+0x296>
 80059f4:	3218      	adds	r2, #24
 80059f6:	4293      	cmp	r3, r2
 80059f8:	d0ff      	beq.n	80059fa <HAL_DMA_IRQHandler+0x296>
 80059fa:	681a      	ldr	r2, [r3, #0]
 80059fc:	f022 0201 	bic.w	r2, r2, #1
 8005a00:	601a      	str	r2, [r3, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005a02:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8005a06:	fbb6 f6f2 	udiv	r6, r6, r2
          if (++count > timeout)
 8005a0a:	9a01      	ldr	r2, [sp, #4]
 8005a0c:	3201      	adds	r2, #1
 8005a0e:	42b2      	cmp	r2, r6
 8005a10:	9201      	str	r2, [sp, #4]
 8005a12:	d913      	bls.n	8005a3c <HAL_DMA_IRQHandler+0x2d8>
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	07db      	lsls	r3, r3, #31
 8005a18:	d414      	bmi.n	8005a44 <HAL_DMA_IRQHandler+0x2e0>
          hdma->State = HAL_DMA_STATE_READY;
 8005a1a:	2301      	movs	r3, #1
 8005a1c:	e013      	b.n	8005a46 <HAL_DMA_IRQHandler+0x2e2>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005a1e:	681a      	ldr	r2, [r3, #0]
 8005a20:	f412 7280 	ands.w	r2, r2, #256	@ 0x100
 8005a24:	d108      	bne.n	8005a38 <HAL_DMA_IRQHandler+0x2d4>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8005a26:	6819      	ldr	r1, [r3, #0]
 8005a28:	f021 0110 	bic.w	r1, r1, #16
 8005a2c:	6019      	str	r1, [r3, #0]
            hdma->State = HAL_DMA_STATE_READY;
 8005a2e:	2301      	movs	r3, #1
            __HAL_UNLOCK(hdma);
 8005a30:	f884 2034 	strb.w	r2, [r4, #52]	@ 0x34
            hdma->State = HAL_DMA_STATE_READY;
 8005a34:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
          if(hdma->XferCpltCallback != NULL)
 8005a38:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8005a3a:	e7b0      	b.n	800599e <HAL_DMA_IRQHandler+0x23a>
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8005a3c:	681a      	ldr	r2, [r3, #0]
 8005a3e:	07d7      	lsls	r7, r2, #31
 8005a40:	d4e3      	bmi.n	8005a0a <HAL_DMA_IRQHandler+0x2a6>
 8005a42:	e7e7      	b.n	8005a14 <HAL_DMA_IRQHandler+0x2b0>
          hdma->State = HAL_DMA_STATE_ERROR;
 8005a44:	2303      	movs	r3, #3
      hdma->State = HAL_DMA_STATE_READY;
 8005a46:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      __HAL_UNLOCK(hdma);
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
      if (hdma->XferErrorCallback != NULL)
 8005a50:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8005a52:	e780      	b.n	8005956 <HAL_DMA_IRQHandler+0x1f2>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8005a54:	4a2a      	ldr	r2, [pc, #168]	@ (8005b00 <HAL_DMA_IRQHandler+0x39c>)
 8005a56:	4293      	cmp	r3, r2
 8005a58:	f43f aec6 	beq.w	80057e8 <HAL_DMA_IRQHandler+0x84>
 8005a5c:	3214      	adds	r2, #20
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	f43f aec2 	beq.w	80057e8 <HAL_DMA_IRQHandler+0x84>
 8005a64:	3214      	adds	r2, #20
 8005a66:	4293      	cmp	r3, r2
 8005a68:	f43f aebe 	beq.w	80057e8 <HAL_DMA_IRQHandler+0x84>
 8005a6c:	3214      	adds	r2, #20
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	f43f aeba 	beq.w	80057e8 <HAL_DMA_IRQHandler+0x84>
 8005a74:	3214      	adds	r2, #20
 8005a76:	4293      	cmp	r3, r2
 8005a78:	f43f aeb6 	beq.w	80057e8 <HAL_DMA_IRQHandler+0x84>
 8005a7c:	3214      	adds	r2, #20
 8005a7e:	4293      	cmp	r3, r2
 8005a80:	f43f aeb2 	beq.w	80057e8 <HAL_DMA_IRQHandler+0x84>
 8005a84:	3214      	adds	r2, #20
 8005a86:	4293      	cmp	r3, r2
 8005a88:	f43f aeae 	beq.w	80057e8 <HAL_DMA_IRQHandler+0x84>
}
 8005a8c:	b002      	add	sp, #8
 8005a8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005a92:	0697      	lsls	r7, r2, #26
 8005a94:	d403      	bmi.n	8005a9e <HAL_DMA_IRQHandler+0x33a>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005a96:	681a      	ldr	r2, [r3, #0]
 8005a98:	f022 0204 	bic.w	r2, r2, #4
 8005a9c:	601a      	str	r2, [r3, #0]
       if(hdma->XferHalfCpltCallback != NULL)
 8005a9e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005aa0:	e759      	b.n	8005956 <HAL_DMA_IRQHandler+0x1f2>
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8005aa2:	2002      	movs	r0, #2
 8005aa4:	4088      	lsls	r0, r1
 8005aa6:	ea10 0f0c 	tst.w	r0, ip
 8005aaa:	d016      	beq.n	8005ada <HAL_DMA_IRQHandler+0x376>
 8005aac:	0796      	lsls	r6, r2, #30
 8005aae:	d514      	bpl.n	8005ada <HAL_DMA_IRQHandler+0x376>
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8005ab0:	6068      	str	r0, [r5, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005ab2:	0410      	lsls	r0, r2, #16
 8005ab4:	d503      	bpl.n	8005abe <HAL_DMA_IRQHandler+0x35a>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8005ab6:	03d1      	lsls	r1, r2, #15
 8005ab8:	d40d      	bmi.n	8005ad6 <HAL_DMA_IRQHandler+0x372>
          if(hdma->XferM1CpltCallback != NULL)
 8005aba:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8005abc:	e74b      	b.n	8005956 <HAL_DMA_IRQHandler+0x1f2>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005abe:	f012 0220 	ands.w	r2, r2, #32
 8005ac2:	d108      	bne.n	8005ad6 <HAL_DMA_IRQHandler+0x372>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005ac4:	6819      	ldr	r1, [r3, #0]
 8005ac6:	f021 010a 	bic.w	r1, r1, #10
 8005aca:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8005acc:	2301      	movs	r3, #1
          __HAL_UNLOCK(hdma);
 8005ace:	f884 2034 	strb.w	r2, [r4, #52]	@ 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8005ad2:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
        if(hdma->XferCpltCallback != NULL)
 8005ad6:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8005ad8:	e73d      	b.n	8005956 <HAL_DMA_IRQHandler+0x1f2>
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8005ada:	2008      	movs	r0, #8
 8005adc:	4088      	lsls	r0, r1
 8005ade:	ea10 0f0c 	tst.w	r0, ip
 8005ae2:	d0d3      	beq.n	8005a8c <HAL_DMA_IRQHandler+0x328>
 8005ae4:	0712      	lsls	r2, r2, #28
 8005ae6:	d5d1      	bpl.n	8005a8c <HAL_DMA_IRQHandler+0x328>
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005ae8:	681a      	ldr	r2, [r3, #0]
 8005aea:	f022 020e 	bic.w	r2, r2, #14
 8005aee:	601a      	str	r2, [r3, #0]
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005af0:	2301      	movs	r3, #1
 8005af2:	fa03 f101 	lsl.w	r1, r3, r1
 8005af6:	6069      	str	r1, [r5, #4]
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005af8:	6563      	str	r3, [r4, #84]	@ 0x54
 8005afa:	e7a4      	b.n	8005a46 <HAL_DMA_IRQHandler+0x2e2>
 8005afc:	40020028 	.word	0x40020028
 8005b00:	5802541c 	.word	0x5802541c

08005b04 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8005b04:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00U;
 8005b08:	2300      	movs	r3, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005b0a:	f8df 91c4 	ldr.w	r9, [pc, #452]	@ 8005cd0 <HAL_GPIO_Init+0x1cc>
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005b0e:	f04f 44b0 	mov.w	r4, #1476395008	@ 0x58000000
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005b12:	680a      	ldr	r2, [r1, #0]
 8005b14:	fa32 f503 	lsrs.w	r5, r2, r3
 8005b18:	d102      	bne.n	8005b20 <HAL_GPIO_Init+0x1c>
      }
    }

    position++;
  }
}
 8005b1a:	b003      	add	sp, #12
 8005b1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005b20:	2501      	movs	r5, #1
 8005b22:	fa05 f803 	lsl.w	r8, r5, r3
    if (iocurrent != 0x00U)
 8005b26:	ea18 0202 	ands.w	r2, r8, r2
 8005b2a:	f000 80bb 	beq.w	8005ca4 <HAL_GPIO_Init+0x1a0>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005b2e:	684e      	ldr	r6, [r1, #4]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005b30:	2703      	movs	r7, #3
 8005b32:	ea4f 0e43 	mov.w	lr, r3, lsl #1
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005b36:	f006 0503 	and.w	r5, r6, #3
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005b3a:	fa07 fc0e 	lsl.w	ip, r7, lr
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005b3e:	1e6f      	subs	r7, r5, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005b40:	ea6f 0c0c 	mvn.w	ip, ip
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005b44:	2f01      	cmp	r7, #1
 8005b46:	d834      	bhi.n	8005bb2 <HAL_GPIO_Init+0xae>
        temp = GPIOx->OSPEEDR;
 8005b48:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005b4a:	ea07 0a0c 	and.w	sl, r7, ip
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005b4e:	68cf      	ldr	r7, [r1, #12]
 8005b50:	fa07 f70e 	lsl.w	r7, r7, lr
 8005b54:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 8005b58:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8005b5a:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005b5c:	ea27 0808 	bic.w	r8, r7, r8
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005b60:	f3c6 1700 	ubfx	r7, r6, #4, #1
 8005b64:	409f      	lsls	r7, r3
 8005b66:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->OTYPER = temp;
 8005b6a:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8005b6c:	68c7      	ldr	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005b6e:	2d02      	cmp	r5, #2
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005b70:	ea07 080c 	and.w	r8, r7, ip
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005b74:	688f      	ldr	r7, [r1, #8]
 8005b76:	fa07 f70e 	lsl.w	r7, r7, lr
 8005b7a:	ea47 0708 	orr.w	r7, r7, r8
      GPIOx->PUPDR = temp;
 8005b7e:	60c7      	str	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005b80:	d119      	bne.n	8005bb6 <HAL_GPIO_Init+0xb2>
        temp = GPIOx->AFR[position >> 3U];
 8005b82:	ea4f 08d3 	mov.w	r8, r3, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005b86:	f003 0a07 	and.w	sl, r3, #7
 8005b8a:	f04f 0b0f 	mov.w	fp, #15
 8005b8e:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 8005b92:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
        temp = GPIOx->AFR[position >> 3U];
 8005b96:	f8d8 7020 	ldr.w	r7, [r8, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005b9a:	fa0b fb0a 	lsl.w	fp, fp, sl
 8005b9e:	ea27 0b0b 	bic.w	fp, r7, fp
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005ba2:	690f      	ldr	r7, [r1, #16]
 8005ba4:	fa07 f70a 	lsl.w	r7, r7, sl
 8005ba8:	ea47 070b 	orr.w	r7, r7, fp
        GPIOx->AFR[position >> 3U] = temp;
 8005bac:	f8c8 7020 	str.w	r7, [r8, #32]
 8005bb0:	e001      	b.n	8005bb6 <HAL_GPIO_Init+0xb2>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005bb2:	2d03      	cmp	r5, #3
 8005bb4:	d1da      	bne.n	8005b6c <HAL_GPIO_Init+0x68>
      temp = GPIOx->MODER;
 8005bb6:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005bb8:	fa05 f50e 	lsl.w	r5, r5, lr
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005bbc:	f416 3f40 	tst.w	r6, #196608	@ 0x30000
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005bc0:	ea07 070c 	and.w	r7, r7, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005bc4:	ea45 0507 	orr.w	r5, r5, r7
      GPIOx->MODER = temp;
 8005bc8:	6005      	str	r5, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005bca:	d06b      	beq.n	8005ca4 <HAL_GPIO_Init+0x1a0>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005bcc:	f8d9 50f4 	ldr.w	r5, [r9, #244]	@ 0xf4
 8005bd0:	f023 0703 	bic.w	r7, r3, #3
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005bd4:	f003 0c03 	and.w	ip, r3, #3
 8005bd8:	f04f 0e0f 	mov.w	lr, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005bdc:	f045 0502 	orr.w	r5, r5, #2
 8005be0:	f107 47b0 	add.w	r7, r7, #1476395008	@ 0x58000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005be4:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005be8:	f8c9 50f4 	str.w	r5, [r9, #244]	@ 0xf4
 8005bec:	f507 6780 	add.w	r7, r7, #1024	@ 0x400
 8005bf0:	f8d9 50f4 	ldr.w	r5, [r9, #244]	@ 0xf4
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005bf4:	fa0e fe0c 	lsl.w	lr, lr, ip
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005bf8:	f005 0502 	and.w	r5, r5, #2
 8005bfc:	9501      	str	r5, [sp, #4]
 8005bfe:	9d01      	ldr	r5, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8005c00:	68bd      	ldr	r5, [r7, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005c02:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005c06:	4d31      	ldr	r5, [pc, #196]	@ (8005ccc <HAL_GPIO_Init+0x1c8>)
 8005c08:	42a8      	cmp	r0, r5
 8005c0a:	d04d      	beq.n	8005ca8 <HAL_GPIO_Init+0x1a4>
 8005c0c:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005c10:	42a8      	cmp	r0, r5
 8005c12:	d04b      	beq.n	8005cac <HAL_GPIO_Init+0x1a8>
 8005c14:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005c18:	42a8      	cmp	r0, r5
 8005c1a:	d049      	beq.n	8005cb0 <HAL_GPIO_Init+0x1ac>
 8005c1c:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005c20:	42a8      	cmp	r0, r5
 8005c22:	d047      	beq.n	8005cb4 <HAL_GPIO_Init+0x1b0>
 8005c24:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005c28:	42a8      	cmp	r0, r5
 8005c2a:	d045      	beq.n	8005cb8 <HAL_GPIO_Init+0x1b4>
 8005c2c:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005c30:	42a8      	cmp	r0, r5
 8005c32:	d043      	beq.n	8005cbc <HAL_GPIO_Init+0x1b8>
 8005c34:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005c38:	42a8      	cmp	r0, r5
 8005c3a:	d041      	beq.n	8005cc0 <HAL_GPIO_Init+0x1bc>
 8005c3c:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005c40:	42a8      	cmp	r0, r5
 8005c42:	d03f      	beq.n	8005cc4 <HAL_GPIO_Init+0x1c0>
 8005c44:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005c48:	42a8      	cmp	r0, r5
 8005c4a:	d03d      	beq.n	8005cc8 <HAL_GPIO_Init+0x1c4>
 8005c4c:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005c50:	42a8      	cmp	r0, r5
 8005c52:	bf14      	ite	ne
 8005c54:	250a      	movne	r5, #10
 8005c56:	2509      	moveq	r5, #9
 8005c58:	fa05 f50c 	lsl.w	r5, r5, ip
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005c5c:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005c60:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005c64:	60bd      	str	r5, [r7, #8]
        temp &= ~(iocurrent);
 8005c66:	ea6f 0702 	mvn.w	r7, r2
        temp = EXTI->RTSR1;
 8005c6a:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 8005c6c:	bf0c      	ite	eq
 8005c6e:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8005c70:	4315      	orrne	r5, r2
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005c72:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
        EXTI->RTSR1 = temp;
 8005c76:	6025      	str	r5, [r4, #0]
        temp = EXTI->FTSR1;
 8005c78:	6865      	ldr	r5, [r4, #4]
        temp &= ~(iocurrent);
 8005c7a:	bf0c      	ite	eq
 8005c7c:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8005c7e:	4315      	orrne	r5, r2
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005c80:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
        EXTI->FTSR1 = temp;
 8005c84:	6065      	str	r5, [r4, #4]
        temp = EXTI_CurrentCPU->EMR1;
 8005c86:	f8d4 5084 	ldr.w	r5, [r4, #132]	@ 0x84
        temp &= ~(iocurrent);
 8005c8a:	bf0c      	ite	eq
 8005c8c:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8005c8e:	4315      	orrne	r5, r2
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005c90:	03f6      	lsls	r6, r6, #15
        EXTI_CurrentCPU->EMR1 = temp;
 8005c92:	f8c4 5084 	str.w	r5, [r4, #132]	@ 0x84
        temp = EXTI_CurrentCPU->IMR1;
 8005c96:	f8d4 5080 	ldr.w	r5, [r4, #128]	@ 0x80
        temp &= ~(iocurrent);
 8005c9a:	bf54      	ite	pl
 8005c9c:	403d      	andpl	r5, r7
          temp |= iocurrent;
 8005c9e:	4315      	orrmi	r5, r2
        EXTI_CurrentCPU->IMR1 = temp;
 8005ca0:	f8c4 5080 	str.w	r5, [r4, #128]	@ 0x80
    position++;
 8005ca4:	3301      	adds	r3, #1
 8005ca6:	e734      	b.n	8005b12 <HAL_GPIO_Init+0xe>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005ca8:	2500      	movs	r5, #0
 8005caa:	e7d5      	b.n	8005c58 <HAL_GPIO_Init+0x154>
 8005cac:	2501      	movs	r5, #1
 8005cae:	e7d3      	b.n	8005c58 <HAL_GPIO_Init+0x154>
 8005cb0:	2502      	movs	r5, #2
 8005cb2:	e7d1      	b.n	8005c58 <HAL_GPIO_Init+0x154>
 8005cb4:	2503      	movs	r5, #3
 8005cb6:	e7cf      	b.n	8005c58 <HAL_GPIO_Init+0x154>
 8005cb8:	2504      	movs	r5, #4
 8005cba:	e7cd      	b.n	8005c58 <HAL_GPIO_Init+0x154>
 8005cbc:	2505      	movs	r5, #5
 8005cbe:	e7cb      	b.n	8005c58 <HAL_GPIO_Init+0x154>
 8005cc0:	2506      	movs	r5, #6
 8005cc2:	e7c9      	b.n	8005c58 <HAL_GPIO_Init+0x154>
 8005cc4:	2507      	movs	r5, #7
 8005cc6:	e7c7      	b.n	8005c58 <HAL_GPIO_Init+0x154>
 8005cc8:	2508      	movs	r5, #8
 8005cca:	e7c5      	b.n	8005c58 <HAL_GPIO_Init+0x154>
 8005ccc:	58020000 	.word	0x58020000
 8005cd0:	58024400 	.word	0x58024400

08005cd4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005cd4:	b10a      	cbz	r2, 8005cda <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005cd6:	6181      	str	r1, [r0, #24]
  }
}
 8005cd8:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005cda:	0409      	lsls	r1, r1, #16
 8005cdc:	e7fb      	b.n	8005cd6 <HAL_GPIO_WritePin+0x2>

08005cde <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005cde:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005ce0:	4604      	mov	r4, r0
 8005ce2:	b1e0      	cbz	r0, 8005d1e <HAL_PCD_Init+0x40>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005ce4:	f890 3495 	ldrb.w	r3, [r0, #1173]	@ 0x495
 8005ce8:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8005cec:	b91b      	cbnz	r3, 8005cf6 <HAL_PCD_Init+0x18>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005cee:	f880 2494 	strb.w	r2, [r0, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005cf2:	f005 fe81 	bl	800b9f8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005cf6:	2303      	movs	r3, #3

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005cf8:	6820      	ldr	r0, [r4, #0]

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005cfa:	1d25      	adds	r5, r4, #4
  hpcd->State = HAL_PCD_STATE_BUSY;
 8005cfc:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
  __HAL_PCD_DISABLE(hpcd);
 8005d00:	f004 fc70 	bl	800a5e4 <USB_DisableGlobalInt>
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005d04:	7c23      	ldrb	r3, [r4, #16]
 8005d06:	f88d 3000 	strb.w	r3, [sp]
 8005d0a:	6820      	ldr	r0, [r4, #0]
 8005d0c:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 8005d10:	f004 fba3 	bl	800a45a <USB_CoreInit>
 8005d14:	4601      	mov	r1, r0
 8005d16:	b130      	cbz	r0, 8005d26 <HAL_PCD_Init+0x48>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005d18:	2302      	movs	r3, #2
 8005d1a:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
    return HAL_ERROR;
 8005d1e:	2501      	movs	r5, #1
  }

  (void)USB_DevDisconnect(hpcd->Instance);

  return HAL_OK;
}
 8005d20:	4628      	mov	r0, r5
 8005d22:	b003      	add	sp, #12
 8005d24:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8005d26:	6820      	ldr	r0, [r4, #0]
 8005d28:	f004 fc62 	bl	800a5f0 <USB_SetCurrentMode>
 8005d2c:	2800      	cmp	r0, #0
 8005d2e:	d1f3      	bne.n	8005d18 <HAL_PCD_Init+0x3a>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005d30:	7926      	ldrb	r6, [r4, #4]
 8005d32:	f104 0314 	add.w	r3, r4, #20
    hpcd->IN_ep[i].is_in = 1U;
 8005d36:	2701      	movs	r7, #1
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005d38:	4602      	mov	r2, r0
 8005d3a:	b2c1      	uxtb	r1, r0
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005d3c:	3324      	adds	r3, #36	@ 0x24
 8005d3e:	428e      	cmp	r6, r1
 8005d40:	d820      	bhi.n	8005d84 <HAL_PCD_Init+0xa6>
 8005d42:	2100      	movs	r1, #0
 8005d44:	f504 7315 	add.w	r3, r4, #596	@ 0x254
    hpcd->OUT_ep[i].is_in = 0U;
 8005d48:	460a      	mov	r2, r1
 8005d4a:	b2c8      	uxtb	r0, r1
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005d4c:	3324      	adds	r3, #36	@ 0x24
 8005d4e:	4286      	cmp	r6, r0
 8005d50:	d826      	bhi.n	8005da0 <HAL_PCD_Init+0xc2>
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005d52:	7c23      	ldrb	r3, [r4, #16]
 8005d54:	f88d 3000 	strb.w	r3, [sp]
 8005d58:	6820      	ldr	r0, [r4, #0]
 8005d5a:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 8005d5e:	f004 fcc1 	bl	800a6e4 <USB_DevInit>
 8005d62:	4605      	mov	r5, r0
 8005d64:	2800      	cmp	r0, #0
 8005d66:	d1d7      	bne.n	8005d18 <HAL_PCD_Init+0x3a>
  hpcd->State = HAL_PCD_STATE_READY;
 8005d68:	2301      	movs	r3, #1
  hpcd->USB_Address = 0U;
 8005d6a:	7460      	strb	r0, [r4, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8005d6c:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
  if (hpcd->Init.lpm_enable == 1U)
 8005d70:	7b23      	ldrb	r3, [r4, #12]
 8005d72:	2b01      	cmp	r3, #1
 8005d74:	d102      	bne.n	8005d7c <HAL_PCD_Init+0x9e>
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8005d76:	4620      	mov	r0, r4
 8005d78:	f000 fcf7 	bl	800676a <HAL_PCDEx_ActivateLPM>
  (void)USB_DevDisconnect(hpcd->Instance);
 8005d7c:	6820      	ldr	r0, [r4, #0]
 8005d7e:	f004 fff3 	bl	800ad68 <USB_DevDisconnect>
  return HAL_OK;
 8005d82:	e7cd      	b.n	8005d20 <HAL_PCD_Init+0x42>
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005d84:	f823 0c0a 	strh.w	r0, [r3, #-10]
 8005d88:	3001      	adds	r0, #1
    hpcd->IN_ep[i].is_in = 1U;
 8005d8a:	f803 7c23 	strb.w	r7, [r3, #-35]
    hpcd->IN_ep[i].num = i;
 8005d8e:	f803 1c24 	strb.w	r1, [r3, #-36]
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005d92:	f803 2c20 	strb.w	r2, [r3, #-32]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005d96:	f843 2c14 	str.w	r2, [r3, #-20]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005d9a:	e943 2207 	strd	r2, r2, [r3, #-28]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005d9e:	e7cc      	b.n	8005d3a <HAL_PCD_Init+0x5c>
    hpcd->OUT_ep[i].is_in = 0U;
 8005da0:	3101      	adds	r1, #1
 8005da2:	f803 2c23 	strb.w	r2, [r3, #-35]
    hpcd->OUT_ep[i].num = i;
 8005da6:	f803 0c24 	strb.w	r0, [r3, #-36]
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005daa:	f803 2c20 	strb.w	r2, [r3, #-32]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005dae:	f843 2c14 	str.w	r2, [r3, #-20]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005db2:	e943 2207 	strd	r2, r2, [r3, #-28]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005db6:	e7c8      	b.n	8005d4a <HAL_PCD_Init+0x6c>

08005db8 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8005db8:	b510      	push	{r4, lr}
 8005dba:	4604      	mov	r4, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005dbc:	6800      	ldr	r0, [r0, #0]

  __HAL_LOCK(hpcd);
 8005dbe:	f894 3494 	ldrb.w	r3, [r4, #1172]	@ 0x494
 8005dc2:	2b01      	cmp	r3, #1
 8005dc4:	d015      	beq.n	8005df2 <HAL_PCD_Start+0x3a>
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	f884 3494 	strb.w	r3, [r4, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8005dcc:	68c3      	ldr	r3, [r0, #12]
 8005dce:	065b      	lsls	r3, r3, #25
 8005dd0:	d506      	bpl.n	8005de0 <HAL_PCD_Start+0x28>
 8005dd2:	7b63      	ldrb	r3, [r4, #13]
 8005dd4:	2b01      	cmp	r3, #1
 8005dd6:	d103      	bne.n	8005de0 <HAL_PCD_Start+0x28>
      (hpcd->Init.battery_charging_enable == 1U))
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005dd8:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8005dda:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005dde:	6383      	str	r3, [r0, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8005de0:	f004 fbfa 	bl	800a5d8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8005de4:	6820      	ldr	r0, [r4, #0]
 8005de6:	f004 ffb1 	bl	800ad4c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8005dea:	2000      	movs	r0, #0
 8005dec:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494

  return HAL_OK;
}
 8005df0:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8005df2:	2002      	movs	r0, #2
 8005df4:	e7fc      	b.n	8005df0 <HAL_PCD_Start+0x38>

08005df6 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005df6:	b510      	push	{r4, lr}
  __HAL_LOCK(hpcd);
 8005df8:	f890 2494 	ldrb.w	r2, [r0, #1172]	@ 0x494
{
 8005dfc:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8005dfe:	2a01      	cmp	r2, #1
 8005e00:	d00a      	beq.n	8005e18 <HAL_PCD_SetAddress+0x22>
 8005e02:	2201      	movs	r2, #1
  hpcd->USB_Address = address;
 8005e04:	7441      	strb	r1, [r0, #17]
  __HAL_LOCK(hpcd);
 8005e06:	f880 2494 	strb.w	r2, [r0, #1172]	@ 0x494
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005e0a:	6800      	ldr	r0, [r0, #0]
 8005e0c:	f004 ff8e 	bl	800ad2c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005e10:	2000      	movs	r0, #0
 8005e12:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494

  return HAL_OK;
}
 8005e16:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8005e18:	2002      	movs	r0, #2
 8005e1a:	e7fc      	b.n	8005e16 <HAL_PCD_SetAddress+0x20>

08005e1c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005e1c:	b570      	push	{r4, r5, r6, lr}
 8005e1e:	f001 060f 	and.w	r6, r1, #15
  HAL_StatusTypeDef ret = HAL_OK;
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005e22:	f011 0f80 	tst.w	r1, #128	@ 0x80
{
 8005e26:	4605      	mov	r5, r0
 8005e28:	f04f 0024 	mov.w	r0, #36	@ 0x24
 8005e2c:	eb06 04c6 	add.w	r4, r6, r6, lsl #3
 8005e30:	ea4f 0484 	mov.w	r4, r4, lsl #2
  if ((ep_addr & 0x80U) == 0x80U)
 8005e34:	d020      	beq.n	8005e78 <HAL_PCD_EP_Open+0x5c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005e36:	f104 0114 	add.w	r1, r4, #20
    ep->is_in = 1U;
 8005e3a:	fb00 5006 	mla	r0, r0, r6, r5
 8005e3e:	2401      	movs	r4, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005e40:	4429      	add	r1, r5
    ep->is_in = 1U;
 8005e42:	7544      	strb	r4, [r0, #21]
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
    ep->is_in = 0U;
  }

  ep->num = ep_addr & EP_ADDR_MSK;
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8005e44:	f3c2 020a 	ubfx	r2, r2, #0, #11
  ep->num = ep_addr & EP_ADDR_MSK;
 8005e48:	700e      	strb	r6, [r1, #0]
  ep->type = ep_type;
 8005e4a:	710b      	strb	r3, [r1, #4]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8005e4c:	608a      	str	r2, [r1, #8]

  if (ep->is_in != 0U)
 8005e4e:	784a      	ldrb	r2, [r1, #1]
 8005e50:	b102      	cbz	r2, 8005e54 <HAL_PCD_EP_Open+0x38>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005e52:	834e      	strh	r6, [r1, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005e54:	2b02      	cmp	r3, #2
  {
    ep->data_pid_start = 0U;
 8005e56:	bf04      	itt	eq
 8005e58:	2300      	moveq	r3, #0
 8005e5a:	714b      	strbeq	r3, [r1, #5]
  }

  __HAL_LOCK(hpcd);
 8005e5c:	f895 3494 	ldrb.w	r3, [r5, #1172]	@ 0x494
 8005e60:	2b01      	cmp	r3, #1
 8005e62:	d012      	beq.n	8005e8a <HAL_PCD_EP_Open+0x6e>
 8005e64:	2301      	movs	r3, #1
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005e66:	6828      	ldr	r0, [r5, #0]
  __HAL_LOCK(hpcd);
 8005e68:	f885 3494 	strb.w	r3, [r5, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005e6c:	f004 fcfd 	bl	800a86a <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005e70:	2000      	movs	r0, #0
 8005e72:	f885 0494 	strb.w	r0, [r5, #1172]	@ 0x494

  return ret;
}
 8005e76:	bd70      	pop	{r4, r5, r6, pc}
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005e78:	f504 7115 	add.w	r1, r4, #596	@ 0x254
    ep->is_in = 0U;
 8005e7c:	fb00 5006 	mla	r0, r0, r6, r5
 8005e80:	2400      	movs	r4, #0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005e82:	4429      	add	r1, r5
    ep->is_in = 0U;
 8005e84:	f880 4255 	strb.w	r4, [r0, #597]	@ 0x255
 8005e88:	e7dc      	b.n	8005e44 <HAL_PCD_EP_Open+0x28>
  __HAL_LOCK(hpcd);
 8005e8a:	2002      	movs	r0, #2
 8005e8c:	e7f3      	b.n	8005e76 <HAL_PCD_EP_Open+0x5a>

08005e8e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005e8e:	b510      	push	{r4, lr}
 8005e90:	4604      	mov	r4, r0
 8005e92:	f001 000f 	and.w	r0, r1, #15
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005e96:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8005e9a:	f04f 0224 	mov.w	r2, #36	@ 0x24
 8005e9e:	eb00 03c0 	add.w	r3, r0, r0, lsl #3
 8005ea2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005ea6:	d015      	beq.n	8005ed4 <HAL_PCD_EP_Close+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005ea8:	f103 0114 	add.w	r1, r3, #20
    ep->is_in = 1U;
 8005eac:	fb02 4200 	mla	r2, r2, r0, r4
 8005eb0:	2301      	movs	r3, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005eb2:	4421      	add	r1, r4
    ep->is_in = 1U;
 8005eb4:	7553      	strb	r3, [r2, #21]
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
    ep->is_in = 0U;
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8005eb6:	7008      	strb	r0, [r1, #0]

  __HAL_LOCK(hpcd);
 8005eb8:	f894 3494 	ldrb.w	r3, [r4, #1172]	@ 0x494
 8005ebc:	2b01      	cmp	r3, #1
 8005ebe:	d012      	beq.n	8005ee6 <HAL_PCD_EP_Close+0x58>
 8005ec0:	2301      	movs	r3, #1
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005ec2:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 8005ec4:	f884 3494 	strb.w	r3, [r4, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005ec8:	f004 fd0e 	bl	800a8e8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005ecc:	2000      	movs	r0, #0
 8005ece:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
  return HAL_OK;
}
 8005ed2:	bd10      	pop	{r4, pc}
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005ed4:	f503 7115 	add.w	r1, r3, #596	@ 0x254
    ep->is_in = 0U;
 8005ed8:	fb02 4200 	mla	r2, r2, r0, r4
 8005edc:	2300      	movs	r3, #0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005ede:	4421      	add	r1, r4
    ep->is_in = 0U;
 8005ee0:	f882 3255 	strb.w	r3, [r2, #597]	@ 0x255
 8005ee4:	e7e7      	b.n	8005eb6 <HAL_PCD_EP_Close+0x28>
  __HAL_LOCK(hpcd);
 8005ee6:	2002      	movs	r0, #2
 8005ee8:	e7f3      	b.n	8005ed2 <HAL_PCD_EP_Close+0x44>

08005eea <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005eea:	b570      	push	{r4, r5, r6, lr}
 8005eec:	f001 050f 	and.w	r5, r1, #15
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005ef0:	2424      	movs	r4, #36	@ 0x24
{
 8005ef2:	4616      	mov	r6, r2
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005ef4:	fb04 0105 	mla	r1, r4, r5, r0

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005ef8:	fb04 0405 	mla	r4, r4, r5, r0
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005efc:	f501 7115 	add.w	r1, r1, #596	@ 0x254
  ep->xfer_len = len;
  ep->xfer_count = 0U;
  ep->is_in = 0U;
  ep->num = ep_addr & EP_ADDR_MSK;
 8005f00:	f884 5254 	strb.w	r5, [r4, #596]	@ 0x254
  ep->xfer_len = len;
 8005f04:	e9c4 2398 	strd	r2, r3, [r4, #608]	@ 0x260
  ep->xfer_count = 0U;
 8005f08:	2300      	movs	r3, #0
 8005f0a:	f8c4 3268 	str.w	r3, [r4, #616]	@ 0x268
  ep->is_in = 0U;
 8005f0e:	f884 3255 	strb.w	r3, [r4, #597]	@ 0x255

  if (hpcd->Init.dma_enable == 1U)
 8005f12:	7982      	ldrb	r2, [r0, #6]
  {
    ep->dma_addr = (uint32_t)pBuf;
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005f14:	6800      	ldr	r0, [r0, #0]
  if (hpcd->Init.dma_enable == 1U)
 8005f16:	2a01      	cmp	r2, #1
    ep->dma_addr = (uint32_t)pBuf;
 8005f18:	bf08      	it	eq
 8005f1a:	f8c4 6270 	streq.w	r6, [r4, #624]	@ 0x270
  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005f1e:	f004 fd8f 	bl	800aa40 <USB_EPStartXfer>

  return HAL_OK;
}
 8005f22:	2000      	movs	r0, #0
 8005f24:	bd70      	pop	{r4, r5, r6, pc}

08005f26 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005f26:	b570      	push	{r4, r5, r6, lr}
 8005f28:	f001 050f 	and.w	r5, r1, #15
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005f2c:	2424      	movs	r4, #36	@ 0x24
{
 8005f2e:	4616      	mov	r6, r2
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005f30:	fb04 0105 	mla	r1, r4, r5, r0

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005f34:	fb04 0405 	mla	r4, r4, r5, r0
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005f38:	3114      	adds	r1, #20
  ep->xfer_len = len;
  ep->xfer_count = 0U;
  ep->is_in = 1U;
  ep->num = ep_addr & EP_ADDR_MSK;
 8005f3a:	7525      	strb	r5, [r4, #20]
  ep->xfer_len = len;
 8005f3c:	e9c4 2308 	strd	r2, r3, [r4, #32]
  ep->xfer_count = 0U;
 8005f40:	2300      	movs	r3, #0
 8005f42:	62a3      	str	r3, [r4, #40]	@ 0x28
  ep->is_in = 1U;
 8005f44:	2301      	movs	r3, #1
 8005f46:	7563      	strb	r3, [r4, #21]

  if (hpcd->Init.dma_enable == 1U)
 8005f48:	7982      	ldrb	r2, [r0, #6]
  {
    ep->dma_addr = (uint32_t)pBuf;
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005f4a:	6800      	ldr	r0, [r0, #0]
  if (hpcd->Init.dma_enable == 1U)
 8005f4c:	429a      	cmp	r2, r3
    ep->dma_addr = (uint32_t)pBuf;
 8005f4e:	bf08      	it	eq
 8005f50:	6326      	streq	r6, [r4, #48]	@ 0x30
  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005f52:	f004 fd75 	bl	800aa40 <USB_EPStartXfer>

  return HAL_OK;
}
 8005f56:	2000      	movs	r0, #0
 8005f58:	bd70      	pop	{r4, r5, r6, pc}

08005f5a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005f5a:	b538      	push	{r3, r4, r5, lr}
 8005f5c:	f001 050f 	and.w	r5, r1, #15
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005f60:	7903      	ldrb	r3, [r0, #4]
{
 8005f62:	4604      	mov	r4, r0
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005f64:	42ab      	cmp	r3, r5
 8005f66:	d32b      	bcc.n	8005fc0 <HAL_PCD_EP_SetStall+0x66>
  {
    return HAL_ERROR;
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005f68:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8005f6c:	f04f 0024 	mov.w	r0, #36	@ 0x24
 8005f70:	d01d      	beq.n	8005fae <HAL_PCD_EP_SetStall+0x54>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005f72:	fb00 4105 	mla	r1, r0, r5, r4
    ep->is_in = 1U;
 8005f76:	2301      	movs	r3, #1
 8005f78:	fb00 4005 	mla	r0, r0, r5, r4
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005f7c:	3114      	adds	r1, #20
    ep->is_in = 1U;
 8005f7e:	7543      	strb	r3, [r0, #21]
  {
    ep = &hpcd->OUT_ep[ep_addr];
    ep->is_in = 0U;
  }

  ep->is_stall = 1U;
 8005f80:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 8005f82:	700d      	strb	r5, [r1, #0]
  ep->is_stall = 1U;
 8005f84:	708b      	strb	r3, [r1, #2]

  __HAL_LOCK(hpcd);
 8005f86:	f894 2494 	ldrb.w	r2, [r4, #1172]	@ 0x494
 8005f8a:	429a      	cmp	r2, r3
 8005f8c:	d01a      	beq.n	8005fc4 <HAL_PCD_EP_SetStall+0x6a>

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005f8e:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 8005f90:	f884 3494 	strb.w	r3, [r4, #1172]	@ 0x494
  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005f94:	f004 fe76 	bl	800ac84 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005f98:	b92d      	cbnz	r5, 8005fa6 <HAL_PCD_EP_SetStall+0x4c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8005f9a:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8005f9e:	79a1      	ldrb	r1, [r4, #6]
 8005fa0:	6820      	ldr	r0, [r4, #0]
 8005fa2:	f004 ff2f 	bl	800ae04 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005fa6:	2000      	movs	r0, #0
 8005fa8:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494

  return HAL_OK;
}
 8005fac:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->OUT_ep[ep_addr];
 8005fae:	fb00 4301 	mla	r3, r0, r1, r4
    ep->is_in = 0U;
 8005fb2:	461a      	mov	r2, r3
    ep = &hpcd->OUT_ep[ep_addr];
 8005fb4:	f503 7115 	add.w	r1, r3, #596	@ 0x254
    ep->is_in = 0U;
 8005fb8:	2300      	movs	r3, #0
 8005fba:	f882 3255 	strb.w	r3, [r2, #597]	@ 0x255
 8005fbe:	e7df      	b.n	8005f80 <HAL_PCD_EP_SetStall+0x26>
    return HAL_ERROR;
 8005fc0:	2001      	movs	r0, #1
 8005fc2:	e7f3      	b.n	8005fac <HAL_PCD_EP_SetStall+0x52>
  __HAL_LOCK(hpcd);
 8005fc4:	2002      	movs	r0, #2
 8005fc6:	e7f1      	b.n	8005fac <HAL_PCD_EP_SetStall+0x52>

08005fc8 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005fc8:	b538      	push	{r3, r4, r5, lr}
 8005fca:	f001 020f 	and.w	r2, r1, #15
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005fce:	7903      	ldrb	r3, [r0, #4]
{
 8005fd0:	4604      	mov	r4, r0
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	d329      	bcc.n	800602a <HAL_PCD_EP_ClrStall+0x62>
  {
    return HAL_ERROR;
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005fd6:	eb02 03c2 	add.w	r3, r2, r2, lsl #3
 8005fda:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8005fde:	f04f 0024 	mov.w	r0, #36	@ 0x24
 8005fe2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005fe6:	d017      	beq.n	8006018 <HAL_PCD_EP_ClrStall+0x50>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005fe8:	f103 0114 	add.w	r1, r3, #20
    ep->is_in = 1U;
 8005fec:	fb00 4002 	mla	r0, r0, r2, r4
 8005ff0:	2301      	movs	r3, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005ff2:	4421      	add	r1, r4
    ep->is_in = 1U;
 8005ff4:	7543      	strb	r3, [r0, #21]
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
    ep->is_in = 0U;
  }

  ep->is_stall = 0U;
 8005ff6:	2500      	movs	r5, #0
  ep->num = ep_addr & EP_ADDR_MSK;
 8005ff8:	700a      	strb	r2, [r1, #0]
  ep->is_stall = 0U;
 8005ffa:	708d      	strb	r5, [r1, #2]

  __HAL_LOCK(hpcd);
 8005ffc:	f894 3494 	ldrb.w	r3, [r4, #1172]	@ 0x494
 8006000:	2b01      	cmp	r3, #1
 8006002:	d014      	beq.n	800602e <HAL_PCD_EP_ClrStall+0x66>
 8006004:	2301      	movs	r3, #1
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8006006:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 8006008:	f884 3494 	strb.w	r3, [r4, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800600c:	f004 fe65 	bl	800acda <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);

  return HAL_OK;
 8006010:	4628      	mov	r0, r5
  __HAL_UNLOCK(hpcd);
 8006012:	f884 5494 	strb.w	r5, [r4, #1172]	@ 0x494
}
 8006016:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006018:	f503 7115 	add.w	r1, r3, #596	@ 0x254
    ep->is_in = 0U;
 800601c:	fb00 4002 	mla	r0, r0, r2, r4
 8006020:	2300      	movs	r3, #0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006022:	4421      	add	r1, r4
    ep->is_in = 0U;
 8006024:	f880 3255 	strb.w	r3, [r0, #597]	@ 0x255
 8006028:	e7e5      	b.n	8005ff6 <HAL_PCD_EP_ClrStall+0x2e>
    return HAL_ERROR;
 800602a:	2001      	movs	r0, #1
 800602c:	e7f3      	b.n	8006016 <HAL_PCD_EP_ClrStall+0x4e>
  __HAL_LOCK(hpcd);
 800602e:	2002      	movs	r0, #2
 8006030:	e7f1      	b.n	8006016 <HAL_PCD_EP_ClrStall+0x4e>

08006032 <HAL_PCD_EP_Abort>:
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8006032:	f001 030f 	and.w	r3, r1, #15
 8006036:	060a      	lsls	r2, r1, #24
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006038:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 800603c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8006040:	bf4c      	ite	mi
 8006042:	f103 0114 	addmi.w	r1, r3, #20
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006046:	f503 7115 	addpl.w	r1, r3, #596	@ 0x254
 800604a:	4401      	add	r1, r0
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800604c:	6800      	ldr	r0, [r0, #0]
 800604e:	f004 bca1 	b.w	800a994 <USB_EPStopXfer>
	...

08006054 <HAL_PCD_IRQHandler>:
{
 8006054:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006058:	6806      	ldr	r6, [r0, #0]
{
 800605a:	b089      	sub	sp, #36	@ 0x24
 800605c:	4604      	mov	r4, r0
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800605e:	4630      	mov	r0, r6
 8006060:	f004 febe 	bl	800ade0 <USB_GetMode>
 8006064:	9003      	str	r0, [sp, #12]
 8006066:	2800      	cmp	r0, #0
 8006068:	f040 816f 	bne.w	800634a <HAL_PCD_IRQHandler+0x2f6>
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800606c:	6820      	ldr	r0, [r4, #0]
 800606e:	f004 fe89 	bl	800ad84 <USB_ReadInterrupts>
 8006072:	2800      	cmp	r0, #0
 8006074:	f000 8169 	beq.w	800634a <HAL_PCD_IRQHandler+0x2f6>
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8006078:	f8d6 3808 	ldr.w	r3, [r6, #2056]	@ 0x808
 800607c:	f506 6500 	add.w	r5, r6, #2048	@ 0x800
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8006080:	6820      	ldr	r0, [r4, #0]
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8006082:	f3c3 230d 	ubfx	r3, r3, #8, #14
 8006086:	f8c4 34d4 	str.w	r3, [r4, #1236]	@ 0x4d4
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800608a:	f004 fe7b 	bl	800ad84 <USB_ReadInterrupts>
 800608e:	0787      	lsls	r7, r0, #30
 8006090:	d504      	bpl.n	800609c <HAL_PCD_IRQHandler+0x48>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8006092:	6822      	ldr	r2, [r4, #0]
 8006094:	6953      	ldr	r3, [r2, #20]
 8006096:	f003 0302 	and.w	r3, r3, #2
 800609a:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800609c:	6820      	ldr	r0, [r4, #0]
 800609e:	f004 fe71 	bl	800ad84 <USB_ReadInterrupts>
 80060a2:	06c0      	lsls	r0, r0, #27
 80060a4:	d52d      	bpl.n	8006102 <HAL_PCD_IRQHandler+0xae>
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80060a6:	6822      	ldr	r2, [r4, #0]
 80060a8:	6993      	ldr	r3, [r2, #24]
 80060aa:	f023 0310 	bic.w	r3, r3, #16
 80060ae:	6193      	str	r3, [r2, #24]
      RegVal = USBx->GRXSTSP;
 80060b0:	f8d6 8020 	ldr.w	r8, [r6, #32]
      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80060b4:	f408 13f0 	and.w	r3, r8, #1966080	@ 0x1e0000
      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80060b8:	f008 070f 	and.w	r7, r8, #15
      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80060bc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80060c0:	f040 8146 	bne.w	8006350 <HAL_PCD_IRQHandler+0x2fc>
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80060c4:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80060c8:	ea18 0f03 	tst.w	r8, r3
 80060cc:	d014      	beq.n	80060f8 <HAL_PCD_IRQHandler+0xa4>
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80060ce:	2324      	movs	r3, #36	@ 0x24
 80060d0:	f3c8 190a 	ubfx	r9, r8, #4, #11
 80060d4:	4630      	mov	r0, r6
 80060d6:	fb03 4707 	mla	r7, r3, r7, r4
 80060da:	464a      	mov	r2, r9
 80060dc:	f8d7 1260 	ldr.w	r1, [r7, #608]	@ 0x260
 80060e0:	f004 fdb0 	bl	800ac44 <USB_ReadPacket>
          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80060e4:	f8d7 3260 	ldr.w	r3, [r7, #608]	@ 0x260
 80060e8:	444b      	add	r3, r9
 80060ea:	f8c7 3260 	str.w	r3, [r7, #608]	@ 0x260
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80060ee:	f8d7 3268 	ldr.w	r3, [r7, #616]	@ 0x268
 80060f2:	444b      	add	r3, r9
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80060f4:	f8c7 3268 	str.w	r3, [r7, #616]	@ 0x268
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80060f8:	6822      	ldr	r2, [r4, #0]
 80060fa:	6993      	ldr	r3, [r2, #24]
 80060fc:	f043 0310 	orr.w	r3, r3, #16
 8006100:	6193      	str	r3, [r2, #24]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8006102:	6820      	ldr	r0, [r4, #0]
 8006104:	f004 fe3e 	bl	800ad84 <USB_ReadInterrupts>
 8006108:	0301      	lsls	r1, r0, #12
 800610a:	f100 8134 	bmi.w	8006376 <HAL_PCD_IRQHandler+0x322>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800610e:	6820      	ldr	r0, [r4, #0]
 8006110:	f004 fe38 	bl	800ad84 <USB_ReadInterrupts>
 8006114:	0342      	lsls	r2, r0, #13
 8006116:	d50d      	bpl.n	8006134 <HAL_PCD_IRQHandler+0xe0>
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8006118:	4627      	mov	r7, r4
 800611a:	f506 6b10 	add.w	fp, r6, #2304	@ 0x900
      epnum = 0U;
 800611e:	f04f 0a00 	mov.w	sl, #0
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8006122:	6820      	ldr	r0, [r4, #0]
 8006124:	f004 fe3a 	bl	800ad9c <USB_ReadDevAllInEpInterrupt>
 8006128:	9004      	str	r0, [sp, #16]
      while (ep_intr != 0U)
 800612a:	9b04      	ldr	r3, [sp, #16]
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800612c:	6820      	ldr	r0, [r4, #0]
      while (ep_intr != 0U)
 800612e:	2b00      	cmp	r3, #0
 8006130:	f040 81eb 	bne.w	800650a <HAL_PCD_IRQHandler+0x4b6>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8006134:	6820      	ldr	r0, [r4, #0]
 8006136:	f004 fe25 	bl	800ad84 <USB_ReadInterrupts>
 800613a:	2800      	cmp	r0, #0
 800613c:	da13      	bge.n	8006166 <HAL_PCD_IRQHandler+0x112>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800613e:	686b      	ldr	r3, [r5, #4]
 8006140:	f023 0301 	bic.w	r3, r3, #1
 8006144:	606b      	str	r3, [r5, #4]
      if (hpcd->LPM_State == LPM_L1)
 8006146:	f894 34cc 	ldrb.w	r3, [r4, #1228]	@ 0x4cc
 800614a:	2b01      	cmp	r3, #1
 800614c:	f040 8283 	bne.w	8006656 <HAL_PCD_IRQHandler+0x602>
        hpcd->LPM_State = LPM_L0;
 8006150:	2100      	movs	r1, #0
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8006152:	4620      	mov	r0, r4
        hpcd->LPM_State = LPM_L0;
 8006154:	f884 14cc 	strb.w	r1, [r4, #1228]	@ 0x4cc
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8006158:	f000 fb1a 	bl	8006790 <HAL_PCDEx_LPM_Callback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800615c:	6822      	ldr	r2, [r4, #0]
 800615e:	6953      	ldr	r3, [r2, #20]
 8006160:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006164:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8006166:	6820      	ldr	r0, [r4, #0]
 8006168:	f004 fe0c 	bl	800ad84 <USB_ReadInterrupts>
 800616c:	0503      	lsls	r3, r0, #20
 800616e:	d50a      	bpl.n	8006186 <HAL_PCD_IRQHandler+0x132>
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8006170:	68ab      	ldr	r3, [r5, #8]
 8006172:	07df      	lsls	r7, r3, #31
 8006174:	d502      	bpl.n	800617c <HAL_PCD_IRQHandler+0x128>
        HAL_PCD_SuspendCallback(hpcd);
 8006176:	4620      	mov	r0, r4
 8006178:	f005 fcd0 	bl	800bb1c <HAL_PCD_SuspendCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800617c:	6822      	ldr	r2, [r4, #0]
 800617e:	6953      	ldr	r3, [r2, #20]
 8006180:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006184:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8006186:	6820      	ldr	r0, [r4, #0]
 8006188:	f004 fdfc 	bl	800ad84 <USB_ReadInterrupts>
 800618c:	0100      	lsls	r0, r0, #4
 800618e:	d514      	bpl.n	80061ba <HAL_PCD_IRQHandler+0x166>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8006190:	6823      	ldr	r3, [r4, #0]
 8006192:	695a      	ldr	r2, [r3, #20]
 8006194:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8006198:	615a      	str	r2, [r3, #20]
      if (hpcd->LPM_State == LPM_L0)
 800619a:	f894 24cc 	ldrb.w	r2, [r4, #1228]	@ 0x4cc
 800619e:	2a00      	cmp	r2, #0
 80061a0:	f040 825d 	bne.w	800665e <HAL_PCD_IRQHandler+0x60a>
        hpcd->LPM_State = LPM_L1;
 80061a4:	2101      	movs	r1, #1
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80061a6:	4620      	mov	r0, r4
        hpcd->LPM_State = LPM_L1;
 80061a8:	f884 14cc 	strb.w	r1, [r4, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 80061ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061ae:	f3c3 0383 	ubfx	r3, r3, #2, #4
 80061b2:	f8c4 34d0 	str.w	r3, [r4, #1232]	@ 0x4d0
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80061b6:	f000 faeb 	bl	8006790 <HAL_PCDEx_LPM_Callback>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80061ba:	6820      	ldr	r0, [r4, #0]
 80061bc:	f004 fde2 	bl	800ad84 <USB_ReadInterrupts>
 80061c0:	04c1      	lsls	r1, r0, #19
 80061c2:	d533      	bpl.n	800622c <HAL_PCD_IRQHandler+0x1d8>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80061c4:	686b      	ldr	r3, [r5, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80061c6:	2110      	movs	r1, #16
 80061c8:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80061ca:	f023 0301 	bic.w	r3, r3, #1
 80061ce:	606b      	str	r3, [r5, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80061d0:	f004 fa3c 	bl	800a64c <USB_FlushTxFifo>
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80061d4:	7920      	ldrb	r0, [r4, #4]
 80061d6:	f506 6310 	add.w	r3, r6, #2304	@ 0x900
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80061da:	f64f 317f 	movw	r1, #64383	@ 0xfb7f
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80061de:	9a03      	ldr	r2, [sp, #12]
 80061e0:	4290      	cmp	r0, r2
 80061e2:	f200 8240 	bhi.w	8006666 <HAL_PCD_IRQHandler+0x612>
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80061e6:	69eb      	ldr	r3, [r5, #28]
 80061e8:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80061ec:	61eb      	str	r3, [r5, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80061ee:	7be3      	ldrb	r3, [r4, #15]
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	f000 8257 	beq.w	80066a4 <HAL_PCD_IRQHandler+0x650>
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80061f6:	f8d5 3084 	ldr.w	r3, [r5, #132]	@ 0x84
 80061fa:	f043 030b 	orr.w	r3, r3, #11
 80061fe:	f8c5 3084 	str.w	r3, [r5, #132]	@ 0x84
        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8006202:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 8006204:	f043 030b 	orr.w	r3, r3, #11
 8006208:	646b      	str	r3, [r5, #68]	@ 0x44
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800620a:	f8d6 3800 	ldr.w	r3, [r6, #2048]	@ 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800620e:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8006212:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8006214:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8006218:	f8c6 3800 	str.w	r3, [r6, #2048]	@ 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800621c:	79a1      	ldrb	r1, [r4, #6]
 800621e:	f004 fdf1 	bl	800ae04 <USB_EP0_OutStart>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8006222:	6822      	ldr	r2, [r4, #0]
 8006224:	6953      	ldr	r3, [r2, #20]
 8006226:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800622a:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800622c:	6820      	ldr	r0, [r4, #0]
 800622e:	f004 fda9 	bl	800ad84 <USB_ReadInterrupts>
 8006232:	0482      	lsls	r2, r0, #18
 8006234:	d516      	bpl.n	8006264 <HAL_PCD_IRQHandler+0x210>
      (void)USB_ActivateSetup(hpcd->Instance);
 8006236:	6820      	ldr	r0, [r4, #0]
 8006238:	f004 fdd6 	bl	800ade8 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800623c:	6820      	ldr	r0, [r4, #0]
 800623e:	f004 fb09 	bl	800a854 <USB_GetDevSpeed>
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006242:	6827      	ldr	r7, [r4, #0]
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8006244:	71e0      	strb	r0, [r4, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006246:	f001 f9bf 	bl	80075c8 <HAL_RCC_GetHCLKFreq>
 800624a:	79e2      	ldrb	r2, [r4, #7]
 800624c:	4601      	mov	r1, r0
 800624e:	4638      	mov	r0, r7
 8006250:	f004 f952 	bl	800a4f8 <USB_SetTurnaroundTime>
      HAL_PCD_ResetCallback(hpcd);
 8006254:	4620      	mov	r0, r4
 8006256:	f005 fc4e 	bl	800baf6 <HAL_PCD_ResetCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800625a:	6822      	ldr	r2, [r4, #0]
 800625c:	6953      	ldr	r3, [r2, #20]
 800625e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006262:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8006264:	6820      	ldr	r0, [r4, #0]
 8006266:	f004 fd8d 	bl	800ad84 <USB_ReadInterrupts>
 800626a:	0703      	lsls	r3, r0, #28
 800626c:	d507      	bpl.n	800627e <HAL_PCD_IRQHandler+0x22a>
      HAL_PCD_SOFCallback(hpcd);
 800626e:	4620      	mov	r0, r4
 8006270:	f005 fc3d 	bl	800baee <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8006274:	6822      	ldr	r2, [r4, #0]
 8006276:	6953      	ldr	r3, [r2, #20]
 8006278:	f003 0308 	and.w	r3, r3, #8
 800627c:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800627e:	6820      	ldr	r0, [r4, #0]
 8006280:	f004 fd80 	bl	800ad84 <USB_ReadInterrupts>
 8006284:	0607      	lsls	r7, r0, #24
 8006286:	f100 8218 	bmi.w	80066ba <HAL_PCD_IRQHandler+0x666>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800628a:	6820      	ldr	r0, [r4, #0]
 800628c:	f004 fd7a 	bl	800ad84 <USB_ReadInterrupts>
 8006290:	02c0      	lsls	r0, r0, #11
 8006292:	d50c      	bpl.n	80062ae <HAL_PCD_IRQHandler+0x25a>
 8006294:	46a0      	mov	r8, r4
 8006296:	f506 6912 	add.w	r9, r6, #2336	@ 0x920
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800629a:	2701      	movs	r7, #1
 800629c:	7923      	ldrb	r3, [r4, #4]
 800629e:	42bb      	cmp	r3, r7
 80062a0:	f200 8224 	bhi.w	80066ec <HAL_PCD_IRQHandler+0x698>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80062a4:	6822      	ldr	r2, [r4, #0]
 80062a6:	6953      	ldr	r3, [r2, #20]
 80062a8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80062ac:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80062ae:	6820      	ldr	r0, [r4, #0]
 80062b0:	f004 fd68 	bl	800ad84 <USB_ReadInterrupts>
 80062b4:	0281      	lsls	r1, r0, #10
 80062b6:	d52b      	bpl.n	8006310 <HAL_PCD_IRQHandler+0x2bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80062b8:	f894 e004 	ldrb.w	lr, [r4, #4]
 80062bc:	4623      	mov	r3, r4
 80062be:	f506 6132 	add.w	r1, r6, #2848	@ 0xb20
 80062c2:	f04f 0c01 	mov.w	ip, #1
 80062c6:	45e6      	cmp	lr, ip
 80062c8:	d91d      	bls.n	8006306 <HAL_PCD_IRQHandler+0x2b2>
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80062ca:	f893 727c 	ldrb.w	r7, [r3, #636]	@ 0x27c
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80062ce:	6808      	ldr	r0, [r1, #0]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80062d0:	2f01      	cmp	r7, #1
 80062d2:	f040 8221 	bne.w	8006718 <HAL_PCD_IRQHandler+0x6c4>
 80062d6:	2800      	cmp	r0, #0
 80062d8:	f280 821e 	bge.w	8006718 <HAL_PCD_IRQHandler+0x6c4>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 80062dc:	f8d4 24d4 	ldr.w	r2, [r4, #1236]	@ 0x4d4
 80062e0:	ea82 4010 	eor.w	r0, r2, r0, lsr #16
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80062e4:	07c2      	lsls	r2, r0, #31
 80062e6:	f100 8217 	bmi.w	8006718 <HAL_PCD_IRQHandler+0x6c4>
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80062ea:	f883 727b 	strb.w	r7, [r3, #635]	@ 0x27b
          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80062ee:	69b0      	ldr	r0, [r6, #24]
 80062f0:	f040 0080 	orr.w	r0, r0, #128	@ 0x80
 80062f4:	61b0      	str	r0, [r6, #24]
          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80062f6:	6970      	ldr	r0, [r6, #20]
 80062f8:	0600      	lsls	r0, r0, #24
 80062fa:	f100 820d 	bmi.w	8006718 <HAL_PCD_IRQHandler+0x6c4>
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80062fe:	686b      	ldr	r3, [r5, #4]
 8006300:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006304:	606b      	str	r3, [r5, #4]
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8006306:	6822      	ldr	r2, [r4, #0]
 8006308:	6953      	ldr	r3, [r2, #20]
 800630a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800630e:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8006310:	6820      	ldr	r0, [r4, #0]
 8006312:	f004 fd37 	bl	800ad84 <USB_ReadInterrupts>
 8006316:	0041      	lsls	r1, r0, #1
 8006318:	d507      	bpl.n	800632a <HAL_PCD_IRQHandler+0x2d6>
      HAL_PCD_ConnectCallback(hpcd);
 800631a:	4620      	mov	r0, r4
 800631c:	f005 fc22 	bl	800bb64 <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8006320:	6822      	ldr	r2, [r4, #0]
 8006322:	6953      	ldr	r3, [r2, #20]
 8006324:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006328:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800632a:	6820      	ldr	r0, [r4, #0]
 800632c:	f004 fd2a 	bl	800ad84 <USB_ReadInterrupts>
 8006330:	0742      	lsls	r2, r0, #29
 8006332:	d50a      	bpl.n	800634a <HAL_PCD_IRQHandler+0x2f6>
      RegVal = hpcd->Instance->GOTGINT;
 8006334:	6823      	ldr	r3, [r4, #0]
 8006336:	685d      	ldr	r5, [r3, #4]
      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8006338:	076b      	lsls	r3, r5, #29
 800633a:	d502      	bpl.n	8006342 <HAL_PCD_IRQHandler+0x2ee>
        HAL_PCD_DisconnectCallback(hpcd);
 800633c:	4620      	mov	r0, r4
 800633e:	f005 fc15 	bl	800bb6c <HAL_PCD_DisconnectCallback>
      hpcd->Instance->GOTGINT |= RegVal;
 8006342:	6822      	ldr	r2, [r4, #0]
 8006344:	6853      	ldr	r3, [r2, #4]
 8006346:	432b      	orrs	r3, r5
 8006348:	6053      	str	r3, [r2, #4]
}
 800634a:	b009      	add	sp, #36	@ 0x24
 800634c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8006350:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006354:	f47f aed0 	bne.w	80060f8 <HAL_PCD_IRQHandler+0xa4>
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8006358:	2208      	movs	r2, #8
 800635a:	f204 419c 	addw	r1, r4, #1180	@ 0x49c
 800635e:	4630      	mov	r0, r6
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006360:	f3c8 180a 	ubfx	r8, r8, #4, #11
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8006364:	f004 fc6e 	bl	800ac44 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006368:	2324      	movs	r3, #36	@ 0x24
 800636a:	fb03 4707 	mla	r7, r3, r7, r4
 800636e:	f8d7 3268 	ldr.w	r3, [r7, #616]	@ 0x268
 8006372:	4443      	add	r3, r8
 8006374:	e6be      	b.n	80060f4 <HAL_PCD_IRQHandler+0xa0>
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8006376:	f506 6830 	add.w	r8, r6, #2816	@ 0xb00
 800637a:	46a2      	mov	sl, r4
      epnum = 0U;
 800637c:	2700      	movs	r7, #0
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800637e:	6820      	ldr	r0, [r4, #0]
 8006380:	f004 fd04 	bl	800ad8c <USB_ReadDevAllOutEpInterrupt>
 8006384:	9004      	str	r0, [sp, #16]
      while (ep_intr != 0U)
 8006386:	9b04      	ldr	r3, [sp, #16]
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006388:	6820      	ldr	r0, [r4, #0]
      while (ep_intr != 0U)
 800638a:	2b00      	cmp	r3, #0
 800638c:	f43f aebf 	beq.w	800610e <HAL_PCD_IRQHandler+0xba>
        if ((ep_intr & 0x1U) != 0U)
 8006390:	9b04      	ldr	r3, [sp, #16]
 8006392:	07db      	lsls	r3, r3, #31
 8006394:	d578      	bpl.n	8006488 <HAL_PCD_IRQHandler+0x434>
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006396:	fa5f fb87 	uxtb.w	fp, r7
 800639a:	4659      	mov	r1, fp
 800639c:	f004 fd06 	bl	800adac <USB_ReadDevOutEPInterrupt>
          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80063a0:	f010 0f01 	tst.w	r0, #1
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80063a4:	4681      	mov	r9, r0
          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80063a6:	d01f      	beq.n	80063e8 <HAL_PCD_IRQHandler+0x394>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80063a8:	2301      	movs	r3, #1
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80063aa:	6820      	ldr	r0, [r4, #0]
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80063ac:	f8c8 3008 	str.w	r3, [r8, #8]
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80063b0:	f500 6330 	add.w	r3, r0, #2816	@ 0xb00

  if (hpcd->Init.dma_enable == 1U)
 80063b4:	f894 c006 	ldrb.w	ip, [r4, #6]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80063b8:	eb03 1347 	add.w	r3, r3, r7, lsl #5
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80063bc:	6c01      	ldr	r1, [r0, #64]	@ 0x40
  if (hpcd->Init.dma_enable == 1U)
 80063be:	f1bc 0f01 	cmp.w	ip, #1
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80063c2:	689a      	ldr	r2, [r3, #8]
  if (hpcd->Init.dma_enable == 1U)
 80063c4:	f040 808b 	bne.w	80064de <HAL_PCD_IRQHandler+0x48a>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80063c8:	f012 0f08 	tst.w	r2, #8
 80063cc:	d007      	beq.n	80063de <HAL_PCD_IRQHandler+0x38a>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80063ce:	48b3      	ldr	r0, [pc, #716]	@ (800669c <HAL_PCD_IRQHandler+0x648>)
 80063d0:	4281      	cmp	r1, r0
 80063d2:	d909      	bls.n	80063e8 <HAL_PCD_IRQHandler+0x394>
 80063d4:	0412      	lsls	r2, r2, #16
 80063d6:	d507      	bpl.n	80063e8 <HAL_PCD_IRQHandler+0x394>
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80063d8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80063dc:	e003      	b.n	80063e6 <HAL_PCD_IRQHandler+0x392>
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80063de:	f012 0f20 	tst.w	r2, #32
 80063e2:	d05a      	beq.n	800649a <HAL_PCD_IRQHandler+0x446>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80063e4:	2220      	movs	r2, #32
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80063e6:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80063e8:	f019 0f08 	tst.w	r9, #8
 80063ec:	d021      	beq.n	8006432 <HAL_PCD_IRQHandler+0x3de>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80063ee:	2308      	movs	r3, #8
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80063f0:	49aa      	ldr	r1, [pc, #680]	@ (800669c <HAL_PCD_IRQHandler+0x648>)
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80063f2:	f8c8 3008 	str.w	r3, [r8, #8]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80063f6:	6823      	ldr	r3, [r4, #0]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80063f8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80063fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80063fe:	428a      	cmp	r2, r1
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006400:	eb03 1347 	add.w	r3, r3, r7, lsl #5
 8006404:	6898      	ldr	r0, [r3, #8]
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006406:	d904      	bls.n	8006412 <HAL_PCD_IRQHandler+0x3be>
 8006408:	0400      	lsls	r0, r0, #16
 800640a:	d502      	bpl.n	8006412 <HAL_PCD_IRQHandler+0x3be>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800640c:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8006410:	6098      	str	r0, [r3, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8006412:	4620      	mov	r0, r4
 8006414:	9205      	str	r2, [sp, #20]
 8006416:	f005 fb53 	bl	800bac0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800641a:	9a05      	ldr	r2, [sp, #20]
 800641c:	499f      	ldr	r1, [pc, #636]	@ (800669c <HAL_PCD_IRQHandler+0x648>)
 800641e:	428a      	cmp	r2, r1
 8006420:	d907      	bls.n	8006432 <HAL_PCD_IRQHandler+0x3de>
 8006422:	79a1      	ldrb	r1, [r4, #6]
 8006424:	2901      	cmp	r1, #1
 8006426:	d104      	bne.n	8006432 <HAL_PCD_IRQHandler+0x3de>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006428:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 800642c:	6820      	ldr	r0, [r4, #0]
 800642e:	f004 fce9 	bl	800ae04 <USB_EP0_OutStart>
          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8006432:	f019 0f10 	tst.w	r9, #16
 8006436:	d002      	beq.n	800643e <HAL_PCD_IRQHandler+0x3ea>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8006438:	2310      	movs	r3, #16
 800643a:	f8c8 3008 	str.w	r3, [r8, #8]
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800643e:	f019 0f02 	tst.w	r9, #2
 8006442:	d014      	beq.n	800646e <HAL_PCD_IRQHandler+0x41a>
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8006444:	6973      	ldr	r3, [r6, #20]
 8006446:	0619      	lsls	r1, r3, #24
 8006448:	d503      	bpl.n	8006452 <HAL_PCD_IRQHandler+0x3fe>
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800644a:	686b      	ldr	r3, [r5, #4]
 800644c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006450:	606b      	str	r3, [r5, #4]
            if (ep->is_iso_incomplete == 1U)
 8006452:	f89a 3257 	ldrb.w	r3, [sl, #599]	@ 0x257
 8006456:	2b01      	cmp	r3, #1
 8006458:	d106      	bne.n	8006468 <HAL_PCD_IRQHandler+0x414>
              ep->is_iso_incomplete = 0U;
 800645a:	2300      	movs	r3, #0
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800645c:	4659      	mov	r1, fp
 800645e:	4620      	mov	r0, r4
              ep->is_iso_incomplete = 0U;
 8006460:	f88a 3257 	strb.w	r3, [sl, #599]	@ 0x257
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8006464:	f005 fb76 	bl	800bb54 <HAL_PCD_ISOOUTIncompleteCallback>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8006468:	2302      	movs	r3, #2
 800646a:	f8c8 3008 	str.w	r3, [r8, #8]
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800646e:	f019 0f20 	tst.w	r9, #32
 8006472:	d002      	beq.n	800647a <HAL_PCD_IRQHandler+0x426>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006474:	2320      	movs	r3, #32
 8006476:	f8c8 3008 	str.w	r3, [r8, #8]
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800647a:	f419 5f00 	tst.w	r9, #8192	@ 0x2000
 800647e:	d003      	beq.n	8006488 <HAL_PCD_IRQHandler+0x434>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8006480:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006484:	f8c8 3008 	str.w	r3, [r8, #8]
        ep_intr >>= 1U;
 8006488:	9b04      	ldr	r3, [sp, #16]
        epnum++;
 800648a:	3701      	adds	r7, #1
        ep_intr >>= 1U;
 800648c:	f108 0820 	add.w	r8, r8, #32
 8006490:	f10a 0a24 	add.w	sl, sl, #36	@ 0x24
 8006494:	085b      	lsrs	r3, r3, #1
 8006496:	9304      	str	r3, [sp, #16]
 8006498:	e775      	b.n	8006386 <HAL_PCD_IRQHandler+0x332>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800649a:	f8df c200 	ldr.w	ip, [pc, #512]	@ 800669c <HAL_PCD_IRQHandler+0x648>
 800649e:	4561      	cmp	r1, ip
 80064a0:	d901      	bls.n	80064a6 <HAL_PCD_IRQHandler+0x452>
 80064a2:	0412      	lsls	r2, r2, #16
 80064a4:	d498      	bmi.n	80063d8 <HAL_PCD_IRQHandler+0x384>
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80064a6:	691a      	ldr	r2, [r3, #16]
 80064a8:	f8da 3274 	ldr.w	r3, [sl, #628]	@ 0x274
 80064ac:	f3c2 0212 	ubfx	r2, r2, #0, #19
 80064b0:	1a9b      	subs	r3, r3, r2
 80064b2:	f8ca 3268 	str.w	r3, [sl, #616]	@ 0x268
        if (epnum == 0U)
 80064b6:	b96f      	cbnz	r7, 80064d4 <HAL_PCD_IRQHandler+0x480>
          if (ep->xfer_len == 0U)
 80064b8:	f8d4 2264 	ldr.w	r2, [r4, #612]	@ 0x264
 80064bc:	b92a      	cbnz	r2, 80064ca <HAL_PCD_IRQHandler+0x476>
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80064be:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 80064c2:	2101      	movs	r1, #1
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80064c4:	f004 fc9e 	bl	800ae04 <USB_EP0_OutStart>
 80064c8:	e004      	b.n	80064d4 <HAL_PCD_IRQHandler+0x480>
            ep->xfer_buff += ep->xfer_count;
 80064ca:	f8d4 2260 	ldr.w	r2, [r4, #608]	@ 0x260
 80064ce:	441a      	add	r2, r3
 80064d0:	f8c4 2260 	str.w	r2, [r4, #608]	@ 0x260
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80064d4:	4659      	mov	r1, fp
 80064d6:	4620      	mov	r0, r4
 80064d8:	f005 faf8 	bl	800bacc <HAL_PCD_DataOutStageCallback>
 80064dc:	e784      	b.n	80063e8 <HAL_PCD_IRQHandler+0x394>
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80064de:	f8df c1c0 	ldr.w	ip, [pc, #448]	@ 80066a0 <HAL_PCD_IRQHandler+0x64c>
 80064e2:	4561      	cmp	r1, ip
 80064e4:	d107      	bne.n	80064f6 <HAL_PCD_IRQHandler+0x4a2>
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80064e6:	0411      	lsls	r1, r2, #16
 80064e8:	f53f af76 	bmi.w	80063d8 <HAL_PCD_IRQHandler+0x384>
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80064ec:	0692      	lsls	r2, r2, #26
 80064ee:	d5f1      	bpl.n	80064d4 <HAL_PCD_IRQHandler+0x480>
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80064f0:	2220      	movs	r2, #32
 80064f2:	609a      	str	r2, [r3, #8]
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80064f4:	e7ee      	b.n	80064d4 <HAL_PCD_IRQHandler+0x480>
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80064f6:	2f00      	cmp	r7, #0
 80064f8:	d1ec      	bne.n	80064d4 <HAL_PCD_IRQHandler+0x480>
 80064fa:	f8d4 3264 	ldr.w	r3, [r4, #612]	@ 0x264
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d1e8      	bne.n	80064d4 <HAL_PCD_IRQHandler+0x480>
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8006502:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8006506:	4639      	mov	r1, r7
 8006508:	e7dc      	b.n	80064c4 <HAL_PCD_IRQHandler+0x470>
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800650a:	9b04      	ldr	r3, [sp, #16]
 800650c:	07da      	lsls	r2, r3, #31
 800650e:	f140 8099 	bpl.w	8006644 <HAL_PCD_IRQHandler+0x5f0>
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006512:	fa5f f38a 	uxtb.w	r3, sl
 8006516:	4619      	mov	r1, r3
 8006518:	9305      	str	r3, [sp, #20]
 800651a:	f004 fc50 	bl	800adbe <USB_ReadDevInEPInterrupt>
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800651e:	f010 0f01 	tst.w	r0, #1
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006522:	4680      	mov	r8, r0
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8006524:	d01f      	beq.n	8006566 <HAL_PCD_IRQHandler+0x512>
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006526:	2101      	movs	r1, #1
 8006528:	f00a 020f 	and.w	r2, sl, #15
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800652c:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800652e:	fa01 f202 	lsl.w	r2, r1, r2
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006532:	ea23 0302 	bic.w	r3, r3, r2
 8006536:	636b      	str	r3, [r5, #52]	@ 0x34
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8006538:	f8cb 1008 	str.w	r1, [fp, #8]
            if (hpcd->Init.dma_enable == 1U)
 800653c:	79a1      	ldrb	r1, [r4, #6]
 800653e:	2901      	cmp	r1, #1
 8006540:	d10d      	bne.n	800655e <HAL_PCD_IRQHandler+0x50a>
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8006542:	e9d7 2307 	ldrd	r2, r3, [r7, #28]
 8006546:	4413      	add	r3, r2
 8006548:	623b      	str	r3, [r7, #32]
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800654a:	f1ba 0f00 	cmp.w	sl, #0
 800654e:	d106      	bne.n	800655e <HAL_PCD_IRQHandler+0x50a>
 8006550:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8006552:	b923      	cbnz	r3, 800655e <HAL_PCD_IRQHandler+0x50a>
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006554:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8006558:	6820      	ldr	r0, [r4, #0]
 800655a:	f004 fc53 	bl	800ae04 <USB_EP0_OutStart>
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800655e:	9905      	ldr	r1, [sp, #20]
 8006560:	4620      	mov	r0, r4
 8006562:	f005 fabc 	bl	800bade <HAL_PCD_DataInStageCallback>
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8006566:	f018 0f08 	tst.w	r8, #8
 800656a:	d002      	beq.n	8006572 <HAL_PCD_IRQHandler+0x51e>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800656c:	2308      	movs	r3, #8
 800656e:	f8cb 3008 	str.w	r3, [fp, #8]
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8006572:	f018 0f10 	tst.w	r8, #16
 8006576:	d002      	beq.n	800657e <HAL_PCD_IRQHandler+0x52a>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8006578:	2310      	movs	r3, #16
 800657a:	f8cb 3008 	str.w	r3, [fp, #8]
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800657e:	f018 0f40 	tst.w	r8, #64	@ 0x40
 8006582:	d002      	beq.n	800658a <HAL_PCD_IRQHandler+0x536>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8006584:	2340      	movs	r3, #64	@ 0x40
 8006586:	f8cb 3008 	str.w	r3, [fp, #8]
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800658a:	f018 0f02 	tst.w	r8, #2
 800658e:	d00f      	beq.n	80065b0 <HAL_PCD_IRQHandler+0x55c>
            (void)USB_FlushTxFifo(USBx, epnum);
 8006590:	4651      	mov	r1, sl
 8006592:	4630      	mov	r0, r6
 8006594:	f004 f85a 	bl	800a64c <USB_FlushTxFifo>
            if (ep->is_iso_incomplete == 1U)
 8006598:	7dfb      	ldrb	r3, [r7, #23]
 800659a:	2b01      	cmp	r3, #1
 800659c:	d105      	bne.n	80065aa <HAL_PCD_IRQHandler+0x556>
              ep->is_iso_incomplete = 0U;
 800659e:	2300      	movs	r3, #0
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80065a0:	9905      	ldr	r1, [sp, #20]
 80065a2:	4620      	mov	r0, r4
              ep->is_iso_incomplete = 0U;
 80065a4:	75fb      	strb	r3, [r7, #23]
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80065a6:	f005 fad9 	bl	800bb5c <HAL_PCD_ISOINIncompleteCallback>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80065aa:	2302      	movs	r3, #2
 80065ac:	f8cb 3008 	str.w	r3, [fp, #8]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80065b0:	6823      	ldr	r3, [r4, #0]
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80065b2:	f018 0f80 	tst.w	r8, #128	@ 0x80
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80065b6:	9306      	str	r3, [sp, #24]
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80065b8:	d044      	beq.n	8006644 <HAL_PCD_IRQHandler+0x5f0>
  if (ep->xfer_count > ep->xfer_len)
 80065ba:	e9d7 3209 	ldrd	r3, r2, [r7, #36]	@ 0x24
 80065be:	429a      	cmp	r2, r3
 80065c0:	d840      	bhi.n	8006644 <HAL_PCD_IRQHandler+0x5f0>
  len = ep->xfer_len - ep->xfer_count;
 80065c2:	eba3 0802 	sub.w	r8, r3, r2
  if (len > ep->maxpacket)
 80065c6:	69fb      	ldr	r3, [r7, #28]
 80065c8:	4598      	cmp	r8, r3
 80065ca:	bf28      	it	cs
 80065cc:	4698      	movcs	r8, r3
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80065ce:	9b06      	ldr	r3, [sp, #24]
  len32b = (len + 3U) / 4U;
 80065d0:	f108 0803 	add.w	r8, r8, #3
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80065d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
  len32b = (len + 3U) / 4U;
 80065d8:	ea4f 0898 	mov.w	r8, r8, lsr #2
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80065dc:	eb03 134a 	add.w	r3, r3, sl, lsl #5
 80065e0:	9307      	str	r3, [sp, #28]
 80065e2:	9b07      	ldr	r3, [sp, #28]
 80065e4:	6999      	ldr	r1, [r3, #24]
 80065e6:	b289      	uxth	r1, r1
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80065e8:	4541      	cmp	r1, r8
 80065ea:	e9d7 3209 	ldrd	r3, r2, [r7, #36]	@ 0x24
 80065ee:	d327      	bcc.n	8006640 <HAL_PCD_IRQHandler+0x5ec>
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80065f0:	4293      	cmp	r3, r2
 80065f2:	d80b      	bhi.n	800660c <HAL_PCD_IRQHandler+0x5b8>
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80065f4:	9b06      	ldr	r3, [sp, #24]
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80065f6:	f00a 000f 	and.w	r0, sl, #15
 80065fa:	2101      	movs	r1, #1
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80065fc:	f8d3 2834 	ldr.w	r2, [r3, #2100]	@ 0x834
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006600:	4081      	lsls	r1, r0
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006602:	ea22 0201 	bic.w	r2, r2, r1
 8006606:	f8c3 2834 	str.w	r2, [r3, #2100]	@ 0x834
 800660a:	e01b      	b.n	8006644 <HAL_PCD_IRQHandler+0x5f0>
    len = ep->xfer_len - ep->xfer_count;
 800660c:	eba3 0902 	sub.w	r9, r3, r2
    if (len > ep->maxpacket)
 8006610:	69fb      	ldr	r3, [r7, #28]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006612:	9a05      	ldr	r2, [sp, #20]
    if (len > ep->maxpacket)
 8006614:	4599      	cmp	r9, r3
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006616:	9806      	ldr	r0, [sp, #24]
    if (len > ep->maxpacket)
 8006618:	bf28      	it	cs
 800661a:	4699      	movcs	r9, r3
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800661c:	79a3      	ldrb	r3, [r4, #6]
 800661e:	9300      	str	r3, [sp, #0]
 8006620:	fa1f f389 	uxth.w	r3, r9
 8006624:	6a39      	ldr	r1, [r7, #32]
    len32b = (len + 3U) / 4U;
 8006626:	f109 0803 	add.w	r8, r9, #3
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800662a:	f004 f9f5 	bl	800aa18 <USB_WritePacket>
    ep->xfer_buff  += len;
 800662e:	6a3b      	ldr	r3, [r7, #32]
    len32b = (len + 3U) / 4U;
 8006630:	ea4f 0898 	mov.w	r8, r8, lsr #2
    ep->xfer_buff  += len;
 8006634:	444b      	add	r3, r9
 8006636:	623b      	str	r3, [r7, #32]
    ep->xfer_count += len;
 8006638:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800663a:	444b      	add	r3, r9
 800663c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800663e:	e7d0      	b.n	80065e2 <HAL_PCD_IRQHandler+0x58e>
  if (ep->xfer_len <= ep->xfer_count)
 8006640:	4293      	cmp	r3, r2
 8006642:	d9d7      	bls.n	80065f4 <HAL_PCD_IRQHandler+0x5a0>
        ep_intr >>= 1U;
 8006644:	9b04      	ldr	r3, [sp, #16]
        epnum++;
 8006646:	f10a 0a01 	add.w	sl, sl, #1
        ep_intr >>= 1U;
 800664a:	3724      	adds	r7, #36	@ 0x24
 800664c:	f10b 0b20 	add.w	fp, fp, #32
 8006650:	085b      	lsrs	r3, r3, #1
 8006652:	9304      	str	r3, [sp, #16]
 8006654:	e569      	b.n	800612a <HAL_PCD_IRQHandler+0xd6>
        HAL_PCD_ResumeCallback(hpcd);
 8006656:	4620      	mov	r0, r4
 8006658:	f005 fa78 	bl	800bb4c <HAL_PCD_ResumeCallback>
 800665c:	e57e      	b.n	800615c <HAL_PCD_IRQHandler+0x108>
        HAL_PCD_SuspendCallback(hpcd);
 800665e:	4620      	mov	r0, r4
 8006660:	f005 fa5c 	bl	800bb1c <HAL_PCD_SuspendCallback>
 8006664:	e5a9      	b.n	80061ba <HAL_PCD_IRQHandler+0x166>
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8006666:	6099      	str	r1, [r3, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006668:	3320      	adds	r3, #32
 800666a:	f853 2c20 	ldr.w	r2, [r3, #-32]
 800666e:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 8006672:	f843 2c20 	str.w	r2, [r3, #-32]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8006676:	f8c3 11e8 	str.w	r1, [r3, #488]	@ 0x1e8
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800667a:	f8d3 21e0 	ldr.w	r2, [r3, #480]	@ 0x1e0
 800667e:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 8006682:	f8c3 21e0 	str.w	r2, [r3, #480]	@ 0x1e0
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006686:	f8d3 21e0 	ldr.w	r2, [r3, #480]	@ 0x1e0
 800668a:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 800668e:	f8c3 21e0 	str.w	r2, [r3, #480]	@ 0x1e0
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006692:	9a03      	ldr	r2, [sp, #12]
 8006694:	3201      	adds	r2, #1
 8006696:	9203      	str	r2, [sp, #12]
 8006698:	e5a1      	b.n	80061de <HAL_PCD_IRQHandler+0x18a>
 800669a:	bf00      	nop
 800669c:	4f54300a 	.word	0x4f54300a
 80066a0:	4f54310a 	.word	0x4f54310a
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80066a4:	696b      	ldr	r3, [r5, #20]
 80066a6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80066aa:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 80066ae:	616b      	str	r3, [r5, #20]
        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80066b0:	692b      	ldr	r3, [r5, #16]
 80066b2:	f043 030b 	orr.w	r3, r3, #11
 80066b6:	612b      	str	r3, [r5, #16]
 80066b8:	e5a7      	b.n	800620a <HAL_PCD_IRQHandler+0x1b6>
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80066ba:	69b3      	ldr	r3, [r6, #24]
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80066bc:	2701      	movs	r7, #1
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80066be:	f204 2857 	addw	r8, r4, #599	@ 0x257
 80066c2:	f04f 0924 	mov.w	r9, #36	@ 0x24
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80066c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80066ca:	61b3      	str	r3, [r6, #24]
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80066cc:	7923      	ldrb	r3, [r4, #4]
 80066ce:	42bb      	cmp	r3, r7
 80066d0:	f67f addb 	bls.w	800628a <HAL_PCD_IRQHandler+0x236>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80066d4:	fb09 f307 	mul.w	r3, r9, r7
 80066d8:	f818 3003 	ldrb.w	r3, [r8, r3]
 80066dc:	2b01      	cmp	r3, #1
 80066de:	d103      	bne.n	80066e8 <HAL_PCD_IRQHandler+0x694>
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80066e0:	b2f9      	uxtb	r1, r7
 80066e2:	4620      	mov	r0, r4
 80066e4:	f7ff fca5 	bl	8006032 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80066e8:	3701      	adds	r7, #1
 80066ea:	e7ef      	b.n	80066cc <HAL_PCD_IRQHandler+0x678>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80066ec:	f898 303c 	ldrb.w	r3, [r8, #60]	@ 0x3c
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80066f0:	f8d9 2000 	ldr.w	r2, [r9]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80066f4:	2b01      	cmp	r3, #1
 80066f6:	d109      	bne.n	800670c <HAL_PCD_IRQHandler+0x6b8>
 80066f8:	2a00      	cmp	r2, #0
 80066fa:	da07      	bge.n	800670c <HAL_PCD_IRQHandler+0x6b8>
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80066fc:	f067 017f 	orn	r1, r7, #127	@ 0x7f
 8006700:	4620      	mov	r0, r4
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8006702:	f888 303b 	strb.w	r3, [r8, #59]	@ 0x3b
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8006706:	b2c9      	uxtb	r1, r1
 8006708:	f7ff fc93 	bl	8006032 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800670c:	3701      	adds	r7, #1
 800670e:	f108 0824 	add.w	r8, r8, #36	@ 0x24
 8006712:	f109 0920 	add.w	r9, r9, #32
 8006716:	e5c1      	b.n	800629c <HAL_PCD_IRQHandler+0x248>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006718:	f10c 0c01 	add.w	ip, ip, #1
 800671c:	3324      	adds	r3, #36	@ 0x24
 800671e:	3120      	adds	r1, #32
 8006720:	e5d1      	b.n	80062c6 <HAL_PCD_IRQHandler+0x272>
 8006722:	bf00      	nop

08006724 <HAL_PCDEx_SetTxFiFo>:
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8006724:	6800      	ldr	r0, [r0, #0]

  if (fifo == 0U)
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8006726:	0412      	lsls	r2, r2, #16
  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8006728:	6a43      	ldr	r3, [r0, #36]	@ 0x24
{
 800672a:	b570      	push	{r4, r5, r6, lr}
  if (fifo == 0U)
 800672c:	b919      	cbnz	r1, 8006736 <HAL_PCDEx_SetTxFiFo+0x12>
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800672e:	4313      	orrs	r3, r2
 8006730:	6283      	str	r3, [r0, #40]	@ 0x28
    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
  }

  return HAL_OK;
}
 8006732:	2000      	movs	r0, #0
 8006734:	bd70      	pop	{r4, r5, r6, pc}
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8006736:	6a84      	ldr	r4, [r0, #40]	@ 0x28
    for (i = 0U; i < (fifo - 1U); i++)
 8006738:	1e4e      	subs	r6, r1, #1
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800673a:	eb03 4314 	add.w	r3, r3, r4, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 800673e:	2400      	movs	r4, #0
 8006740:	42b4      	cmp	r4, r6
 8006742:	d305      	bcc.n	8006750 <HAL_PCDEx_SetTxFiFo+0x2c>
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8006744:	313f      	adds	r1, #63	@ 0x3f
 8006746:	4313      	orrs	r3, r2
 8006748:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 800674c:	6043      	str	r3, [r0, #4]
 800674e:	e7f0      	b.n	8006732 <HAL_PCDEx_SetTxFiFo+0xe>
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8006750:	f104 0540 	add.w	r5, r4, #64	@ 0x40
 8006754:	3401      	adds	r4, #1
 8006756:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 800675a:	686d      	ldr	r5, [r5, #4]
 800675c:	eb03 4315 	add.w	r3, r3, r5, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 8006760:	e7ee      	b.n	8006740 <HAL_PCDEx_SetTxFiFo+0x1c>

08006762 <HAL_PCDEx_SetRxFiFo>:
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
  hpcd->Instance->GRXFSIZ = size;
 8006762:	6803      	ldr	r3, [r0, #0]

  return HAL_OK;
}
 8006764:	2000      	movs	r0, #0
  hpcd->Instance->GRXFSIZ = size;
 8006766:	6259      	str	r1, [r3, #36]	@ 0x24
}
 8006768:	4770      	bx	lr

0800676a <HAL_PCDEx_ActivateLPM>:
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;

  hpcd->lpm_active = 1U;
 800676a:	2101      	movs	r1, #1
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800676c:	6802      	ldr	r2, [r0, #0]
{
 800676e:	4603      	mov	r3, r0
  hpcd->lpm_active = 1U;
 8006770:	f8c0 14d8 	str.w	r1, [r0, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8006774:	2000      	movs	r0, #0
 8006776:	f883 04cc 	strb.w	r0, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800677a:	6993      	ldr	r3, [r2, #24]
 800677c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006780:	6193      	str	r3, [r2, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8006782:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8006784:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006788:	f043 0303 	orr.w	r3, r3, #3
 800678c:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
}
 800678e:	4770      	bx	lr

08006790 <HAL_PCDEx_LPM_Callback>:
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8006790:	4770      	bx	lr
	...

08006794 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8006794:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8006796:	4c10      	ldr	r4, [pc, #64]	@ (80067d8 <HAL_PWREx_ConfigSupply+0x44>)
 8006798:	68e3      	ldr	r3, [r4, #12]
 800679a:	f013 0f04 	tst.w	r3, #4
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800679e:	68e3      	ldr	r3, [r4, #12]
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80067a0:	d105      	bne.n	80067ae <HAL_PWREx_ConfigSupply+0x1a>
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80067a2:	f003 0307 	and.w	r3, r3, #7
 80067a6:	1a18      	subs	r0, r3, r0
 80067a8:	bf18      	it	ne
 80067aa:	2001      	movne	r0, #1
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
}
 80067ac:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80067ae:	f023 0307 	bic.w	r3, r3, #7
 80067b2:	4318      	orrs	r0, r3
 80067b4:	60e0      	str	r0, [r4, #12]
  tickstart = HAL_GetTick ();
 80067b6:	f7fe faf1 	bl	8004d9c <HAL_GetTick>
 80067ba:	4605      	mov	r5, r0
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80067bc:	6863      	ldr	r3, [r4, #4]
 80067be:	049b      	lsls	r3, r3, #18
 80067c0:	d501      	bpl.n	80067c6 <HAL_PWREx_ConfigSupply+0x32>
      return HAL_OK;
 80067c2:	2000      	movs	r0, #0
 80067c4:	e7f2      	b.n	80067ac <HAL_PWREx_ConfigSupply+0x18>
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80067c6:	f7fe fae9 	bl	8004d9c <HAL_GetTick>
 80067ca:	1b40      	subs	r0, r0, r5
 80067cc:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 80067d0:	d9f4      	bls.n	80067bc <HAL_PWREx_ConfigSupply+0x28>
      return HAL_ERROR;
 80067d2:	2001      	movs	r0, #1
 80067d4:	e7ea      	b.n	80067ac <HAL_PWREx_ConfigSupply+0x18>
 80067d6:	bf00      	nop
 80067d8:	58024800 	.word	0x58024800

080067dc <HAL_PWREx_EnableUSBVoltageDetector>:
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 80067dc:	4a02      	ldr	r2, [pc, #8]	@ (80067e8 <HAL_PWREx_EnableUSBVoltageDetector+0xc>)
 80067de:	68d3      	ldr	r3, [r2, #12]
 80067e0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80067e4:	60d3      	str	r3, [r2, #12]
}
 80067e6:	4770      	bx	lr
 80067e8:	58024800 	.word	0x58024800

080067ec <QSPI_Config>:
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 80067ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));

  if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED))
 80067f0:	6a4c      	ldr	r4, [r1, #36]	@ 0x24
 80067f2:	b134      	cbz	r4, 8006802 <QSPI_Config+0x16>
 80067f4:	f1b2 6f40 	cmp.w	r2, #201326592	@ 0xc000000
 80067f8:	d003      	beq.n	8006802 <QSPI_Config+0x16>
  {
    /* Configure QSPI: DLR register with the number of data to read or write */
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1U));
 80067fa:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 80067fc:	6805      	ldr	r5, [r0, #0]
 80067fe:	3b01      	subs	r3, #1
 8006800:	612b      	str	r3, [r5, #16]
  }

  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 8006802:	f8d1 a018 	ldr.w	sl, [r1, #24]
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
    {
      /* Configure QSPI: ABR register with alternate bytes value */
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8006806:	e9d1 c607 	ldrd	ip, r6, [r1, #28]
  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 800680a:	f1ba 0f00 	cmp.w	sl, #0
 800680e:	d052      	beq.n	80068b6 <QSPI_Config+0xca>
      {
        /*---- Command with instruction, address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8006810:	694f      	ldr	r7, [r1, #20]
 8006812:	ea44 0a0a 	orr.w	sl, r4, sl
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1U));
 8006816:	6805      	ldr	r5, [r0, #0]
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8006818:	04bf      	lsls	r7, r7, #18
 800681a:	680b      	ldr	r3, [r1, #0]
 800681c:	f8d1 e034 	ldr.w	lr, [r1, #52]	@ 0x34
 8006820:	ea4a 0a02 	orr.w	sl, sl, r2
 8006824:	e9d1 980b 	ldrd	r9, r8, [r1, #44]	@ 0x2c
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 8006828:	b34e      	cbz	r6, 800687e <QSPI_Config+0x92>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 800682a:	688c      	ldr	r4, [r1, #8]
 800682c:	ea4a 0006 	orr.w	r0, sl, r6
 8006830:	61ec      	str	r4, [r5, #28]
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8006832:	690c      	ldr	r4, [r1, #16]
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8006834:	f1bc 0f00 	cmp.w	ip, #0
 8006838:	d013      	beq.n	8006862 <QSPI_Config+0x76>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800683a:	ea43 030c 	orr.w	r3, r3, ip
 800683e:	ea43 0309 	orr.w	r3, r3, r9
 8006842:	ea43 0308 	orr.w	r3, r3, r8
 8006846:	ea43 030e 	orr.w	r3, r3, lr
 800684a:	4323      	orrs	r3, r4
 800684c:	68cc      	ldr	r4, [r1, #12]
 800684e:	4323      	orrs	r3, r4
 8006850:	433b      	orrs	r3, r7
 8006852:	4303      	orrs	r3, r0
                                         cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) |
                                         cmd->AlternateBytesSize | cmd->AlternateByteMode |
                                         cmd->AddressSize | cmd->AddressMode |
                                         cmd->InstructionMode | FunctionalMode));

        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8006854:	f1b2 6f40 	cmp.w	r2, #201326592	@ 0xc000000
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8006858:	616b      	str	r3, [r5, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800685a:	d00e      	beq.n	800687a <QSPI_Config+0x8e>
        {
          /* Configure QSPI: AR register with address value */
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800685c:	684b      	ldr	r3, [r1, #4]
 800685e:	61ab      	str	r3, [r5, #24]
 8006860:	e00b      	b.n	800687a <QSPI_Config+0x8e>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8006862:	ea43 0309 	orr.w	r3, r3, r9
 8006866:	ea43 0308 	orr.w	r3, r3, r8
 800686a:	ea43 030e 	orr.w	r3, r3, lr
 800686e:	4323      	orrs	r3, r4
 8006870:	433b      	orrs	r3, r7
 8006872:	4303      	orrs	r3, r0
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8006874:	616b      	str	r3, [r5, #20]
        CLEAR_REG(hqspi->Instance->AR);
 8006876:	f8c5 c018 	str.w	ip, [r5, #24]
          CLEAR_REG(hqspi->Instance->AR);
        }
      }
    }
  }
}
 800687a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800687e:	f1bc 0f00 	cmp.w	ip, #0
 8006882:	d00d      	beq.n	80068a0 <QSPI_Config+0xb4>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8006884:	ea43 030c 	orr.w	r3, r3, ip
 8006888:	68c8      	ldr	r0, [r1, #12]
 800688a:	ea43 0309 	orr.w	r3, r3, r9
 800688e:	ea43 0308 	orr.w	r3, r3, r8
 8006892:	ea43 030e 	orr.w	r3, r3, lr
 8006896:	4303      	orrs	r3, r0
 8006898:	433b      	orrs	r3, r7
 800689a:	ea43 030a 	orr.w	r3, r3, sl
 800689e:	e7d9      	b.n	8006854 <QSPI_Config+0x68>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80068a0:	ea43 0309 	orr.w	r3, r3, r9
 80068a4:	ea43 0308 	orr.w	r3, r3, r8
 80068a8:	ea43 000e 	orr.w	r0, r3, lr
 80068ac:	ea40 0307 	orr.w	r3, r0, r7
 80068b0:	ea43 030a 	orr.w	r3, r3, sl
 80068b4:	e7de      	b.n	8006874 <QSPI_Config+0x88>
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 80068b6:	b316      	cbz	r6, 80068fe <QSPI_Config+0x112>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 80068b8:	688b      	ldr	r3, [r1, #8]
 80068ba:	4326      	orrs	r6, r4
 80068bc:	6805      	ldr	r5, [r0, #0]
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80068be:	694f      	ldr	r7, [r1, #20]
 80068c0:	4316      	orrs	r6, r2
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 80068c2:	61eb      	str	r3, [r5, #28]
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80068c4:	04bf      	lsls	r7, r7, #18
 80068c6:	690b      	ldr	r3, [r1, #16]
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80068c8:	6b4c      	ldr	r4, [r1, #52]	@ 0x34
 80068ca:	e9d1 8e0b 	ldrd	r8, lr, [r1, #44]	@ 0x2c
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 80068ce:	f1bc 0f00 	cmp.w	ip, #0
 80068d2:	d00b      	beq.n	80068ec <QSPI_Config+0x100>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80068d4:	ea43 030c 	orr.w	r3, r3, ip
 80068d8:	68c8      	ldr	r0, [r1, #12]
 80068da:	ea43 0308 	orr.w	r3, r3, r8
 80068de:	ea43 030e 	orr.w	r3, r3, lr
 80068e2:	4323      	orrs	r3, r4
 80068e4:	4303      	orrs	r3, r0
 80068e6:	433b      	orrs	r3, r7
 80068e8:	4333      	orrs	r3, r6
 80068ea:	e7b3      	b.n	8006854 <QSPI_Config+0x68>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80068ec:	ea43 0208 	orr.w	r2, r3, r8
 80068f0:	ea42 020e 	orr.w	r2, r2, lr
 80068f4:	4322      	orrs	r2, r4
 80068f6:	433a      	orrs	r2, r7
 80068f8:	4332      	orrs	r2, r6
 80068fa:	616a      	str	r2, [r5, #20]
        CLEAR_REG(hqspi->Instance->AR);
 80068fc:	e7bb      	b.n	8006876 <QSPI_Config+0x8a>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 80068fe:	f1bc 0f00 	cmp.w	ip, #0
 8006902:	d01a      	beq.n	800693a <QSPI_Config+0x14e>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8006904:	ea44 030c 	orr.w	r3, r4, ip
 8006908:	6acc      	ldr	r4, [r1, #44]	@ 0x2c
 800690a:	6800      	ldr	r0, [r0, #0]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800690c:	f1b2 6f40 	cmp.w	r2, #201326592	@ 0xc000000
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8006910:	ea43 0302 	orr.w	r3, r3, r2
 8006914:	ea43 0304 	orr.w	r3, r3, r4
 8006918:	6b0c      	ldr	r4, [r1, #48]	@ 0x30
 800691a:	ea43 0304 	orr.w	r3, r3, r4
 800691e:	6b4c      	ldr	r4, [r1, #52]	@ 0x34
 8006920:	ea43 0304 	orr.w	r3, r3, r4
 8006924:	68cc      	ldr	r4, [r1, #12]
 8006926:	ea43 0304 	orr.w	r3, r3, r4
 800692a:	694c      	ldr	r4, [r1, #20]
 800692c:	ea43 4384 	orr.w	r3, r3, r4, lsl #18
 8006930:	6143      	str	r3, [r0, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8006932:	d0a2      	beq.n	800687a <QSPI_Config+0x8e>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8006934:	684b      	ldr	r3, [r1, #4]
 8006936:	6183      	str	r3, [r0, #24]
 8006938:	e79f      	b.n	800687a <QSPI_Config+0x8e>
        if (cmd->DataMode != QSPI_DATA_NONE)
 800693a:	2c00      	cmp	r4, #0
 800693c:	d09d      	beq.n	800687a <QSPI_Config+0x8e>
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800693e:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
 8006940:	6800      	ldr	r0, [r0, #0]
 8006942:	4323      	orrs	r3, r4
 8006944:	4313      	orrs	r3, r2
 8006946:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8006948:	4313      	orrs	r3, r2
 800694a:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
 800694c:	4313      	orrs	r3, r2
 800694e:	694a      	ldr	r2, [r1, #20]
 8006950:	ea43 4382 	orr.w	r3, r3, r2, lsl #18
 8006954:	6143      	str	r3, [r0, #20]
          CLEAR_REG(hqspi->Instance->AR);
 8006956:	f8c0 c018 	str.w	ip, [r0, #24]
}
 800695a:	e78e      	b.n	800687a <QSPI_Config+0x8e>

0800695c <QSPI_WaitFlagStateUntilTimeout>:
{
 800695c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006960:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8006964:	4604      	mov	r4, r0
 8006966:	460e      	mov	r6, r1
 8006968:	4615      	mov	r5, r2
 800696a:	461f      	mov	r7, r3
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800696c:	6822      	ldr	r2, [r4, #0]
 800696e:	6893      	ldr	r3, [r2, #8]
 8006970:	4233      	tst	r3, r6
 8006972:	bf14      	ite	ne
 8006974:	2301      	movne	r3, #1
 8006976:	2300      	moveq	r3, #0
 8006978:	42ab      	cmp	r3, r5
 800697a:	d101      	bne.n	8006980 <QSPI_WaitFlagStateUntilTimeout+0x24>
  return HAL_OK;
 800697c:	2000      	movs	r0, #0
 800697e:	e00f      	b.n	80069a0 <QSPI_WaitFlagStateUntilTimeout+0x44>
    if (Timeout != HAL_MAX_DELAY)
 8006980:	f1b8 3fff 	cmp.w	r8, #4294967295
 8006984:	d0f3      	beq.n	800696e <QSPI_WaitFlagStateUntilTimeout+0x12>
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006986:	f7fe fa09 	bl	8004d9c <HAL_GetTick>
 800698a:	1bc0      	subs	r0, r0, r7
 800698c:	4540      	cmp	r0, r8
 800698e:	d909      	bls.n	80069a4 <QSPI_WaitFlagStateUntilTimeout+0x48>
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8006990:	2304      	movs	r3, #4
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8006992:	2001      	movs	r0, #1
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8006994:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8006998:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800699a:	f043 0301 	orr.w	r3, r3, #1
 800699e:	6463      	str	r3, [r4, #68]	@ 0x44
}
 80069a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80069a4:	f1b8 0f00 	cmp.w	r8, #0
 80069a8:	d1e0      	bne.n	800696c <QSPI_WaitFlagStateUntilTimeout+0x10>
 80069aa:	e7f1      	b.n	8006990 <QSPI_WaitFlagStateUntilTimeout+0x34>

080069ac <HAL_QSPI_Init>:
{
 80069ac:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80069ae:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80069b0:	f7fe f9f4 	bl	8004d9c <HAL_GetTick>
 80069b4:	4605      	mov	r5, r0
  if(hqspi == NULL)
 80069b6:	2c00      	cmp	r4, #0
 80069b8:	d03f      	beq.n	8006a3a <HAL_QSPI_Init+0x8e>
  if(hqspi->State == HAL_QSPI_STATE_RESET)
 80069ba:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 80069be:	b92b      	cbnz	r3, 80069cc <HAL_QSPI_Init+0x20>
    HAL_QSPI_MspInit(hqspi);
 80069c0:	4620      	mov	r0, r4
 80069c2:	f7fd f803 	bl	80039cc <HAL_QSPI_MspInit>
  hqspi->Timeout = Timeout;
 80069c6:	f241 3388 	movw	r3, #5000	@ 0x1388
 80069ca:	64a3      	str	r3, [r4, #72]	@ 0x48
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 80069cc:	6821      	ldr	r1, [r4, #0]
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 80069ce:	4620      	mov	r0, r4
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 80069d0:	68a3      	ldr	r3, [r4, #8]
 80069d2:	680a      	ldr	r2, [r1, #0]
 80069d4:	3b01      	subs	r3, #1
 80069d6:	f422 52f8 	bic.w	r2, r2, #7936	@ 0x1f00
 80069da:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 80069de:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 80069e0:	600a      	str	r2, [r1, #0]
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 80069e2:	2200      	movs	r2, #0
 80069e4:	9300      	str	r3, [sp, #0]
 80069e6:	2120      	movs	r1, #32
 80069e8:	462b      	mov	r3, r5
 80069ea:	f7ff ffb7 	bl	800695c <QSPI_WaitFlagStateUntilTimeout>
  if(status == HAL_OK)
 80069ee:	bb10      	cbnz	r0, 8006a36 <HAL_QSPI_Init+0x8a>
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 80069f0:	6822      	ldr	r2, [r4, #0]
 80069f2:	69e5      	ldr	r5, [r4, #28]
 80069f4:	68e3      	ldr	r3, [r4, #12]
 80069f6:	6811      	ldr	r1, [r2, #0]
 80069f8:	432b      	orrs	r3, r5
 80069fa:	6a25      	ldr	r5, [r4, #32]
 80069fc:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8006a00:	432b      	orrs	r3, r5
 8006a02:	6865      	ldr	r5, [r4, #4]
 8006a04:	f021 01d0 	bic.w	r1, r1, #208	@ 0xd0
 8006a08:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
 8006a0c:	430b      	orrs	r3, r1
 8006a0e:	6013      	str	r3, [r2, #0]
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8006a10:	6855      	ldr	r5, [r2, #4]
 8006a12:	e9d4 3105 	ldrd	r3, r1, [r4, #20]
 8006a16:	430b      	orrs	r3, r1
 8006a18:	6921      	ldr	r1, [r4, #16]
 8006a1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8006a1e:	4908      	ldr	r1, [pc, #32]	@ (8006a40 <HAL_QSPI_Init+0x94>)
 8006a20:	4029      	ands	r1, r5
 8006a22:	430b      	orrs	r3, r1
 8006a24:	6053      	str	r3, [r2, #4]
    __HAL_QSPI_ENABLE(hqspi);
 8006a26:	6813      	ldr	r3, [r2, #0]
 8006a28:	f043 0301 	orr.w	r3, r3, #1
 8006a2c:	6013      	str	r3, [r2, #0]
    hqspi->State = HAL_QSPI_STATE_READY;
 8006a2e:	2301      	movs	r3, #1
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8006a30:	6460      	str	r0, [r4, #68]	@ 0x44
    hqspi->State = HAL_QSPI_STATE_READY;
 8006a32:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
}
 8006a36:	b003      	add	sp, #12
 8006a38:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8006a3a:	2001      	movs	r0, #1
 8006a3c:	e7fb      	b.n	8006a36 <HAL_QSPI_Init+0x8a>
 8006a3e:	bf00      	nop
 8006a40:	ffe0f8fe 	.word	0xffe0f8fe

08006a44 <HAL_QSPI_Command>:
{
 8006a44:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8006a48:	4604      	mov	r4, r0
 8006a4a:	468a      	mov	sl, r1
 8006a4c:	4690      	mov	r8, r2
  uint32_t tickstart = HAL_GetTick();
 8006a4e:	f7fe f9a5 	bl	8004d9c <HAL_GetTick>
  __HAL_LOCK(hqspi);
 8006a52:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
  uint32_t tickstart = HAL_GetTick();
 8006a56:	4607      	mov	r7, r0
  __HAL_LOCK(hqspi);
 8006a58:	2b01      	cmp	r3, #1
 8006a5a:	d035      	beq.n	8006ac8 <HAL_QSPI_Command+0x84>
 8006a5c:	2301      	movs	r3, #1
 8006a5e:	2602      	movs	r6, #2
 8006a60:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
  if(hqspi->State == HAL_QSPI_STATE_READY)
 8006a64:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8006a68:	2b01      	cmp	r3, #1
 8006a6a:	fa5f f983 	uxtb.w	r9, r3
 8006a6e:	d129      	bne.n	8006ac4 <HAL_QSPI_Command+0x80>
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8006a70:	2200      	movs	r2, #0
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8006a72:	4603      	mov	r3, r0
 8006a74:	2120      	movs	r1, #32
 8006a76:	4620      	mov	r0, r4
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8006a78:	6462      	str	r2, [r4, #68]	@ 0x44
    hqspi->State = HAL_QSPI_STATE_BUSY;
 8006a7a:	f884 6041 	strb.w	r6, [r4, #65]	@ 0x41
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8006a7e:	f8cd 8000 	str.w	r8, [sp]
 8006a82:	f7ff ff6b 	bl	800695c <QSPI_WaitFlagStateUntilTimeout>
    if (status == HAL_OK)
 8006a86:	4605      	mov	r5, r0
 8006a88:	b9a8      	cbnz	r0, 8006ab6 <HAL_QSPI_Command+0x72>
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8006a8a:	4602      	mov	r2, r0
 8006a8c:	4651      	mov	r1, sl
 8006a8e:	4620      	mov	r0, r4
 8006a90:	f7ff feac 	bl	80067ec <QSPI_Config>
      if (cmd->DataMode == QSPI_DATA_NONE)
 8006a94:	f8da 3024 	ldr.w	r3, [sl, #36]	@ 0x24
 8006a98:	b95b      	cbnz	r3, 8006ab2 <HAL_QSPI_Command+0x6e>
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8006a9a:	463b      	mov	r3, r7
 8006a9c:	464a      	mov	r2, r9
 8006a9e:	4631      	mov	r1, r6
 8006aa0:	4620      	mov	r0, r4
 8006aa2:	f8cd 8000 	str.w	r8, [sp]
 8006aa6:	f7ff ff59 	bl	800695c <QSPI_WaitFlagStateUntilTimeout>
        if (status == HAL_OK)
 8006aaa:	4605      	mov	r5, r0
 8006aac:	b918      	cbnz	r0, 8006ab6 <HAL_QSPI_Command+0x72>
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8006aae:	6823      	ldr	r3, [r4, #0]
 8006ab0:	60de      	str	r6, [r3, #12]
        hqspi->State = HAL_QSPI_STATE_READY;
 8006ab2:	f884 9041 	strb.w	r9, [r4, #65]	@ 0x41
  __HAL_UNLOCK(hqspi);
 8006ab6:	2300      	movs	r3, #0
 8006ab8:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
}
 8006abc:	4628      	mov	r0, r5
 8006abe:	b002      	add	sp, #8
 8006ac0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    status = HAL_BUSY;
 8006ac4:	4635      	mov	r5, r6
 8006ac6:	e7f6      	b.n	8006ab6 <HAL_QSPI_Command+0x72>
  __HAL_LOCK(hqspi);
 8006ac8:	2502      	movs	r5, #2
 8006aca:	e7f7      	b.n	8006abc <HAL_QSPI_Command+0x78>

08006acc <HAL_QSPI_Transmit>:
{
 8006acc:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8006ad0:	4604      	mov	r4, r0
 8006ad2:	4688      	mov	r8, r1
 8006ad4:	4617      	mov	r7, r2
  uint32_t tickstart = HAL_GetTick();
 8006ad6:	f7fe f961 	bl	8004d9c <HAL_GetTick>
  __HAL_LOCK(hqspi);
 8006ada:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
  uint32_t tickstart = HAL_GetTick();
 8006ade:	4606      	mov	r6, r0
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8006ae0:	6825      	ldr	r5, [r4, #0]
  __HAL_LOCK(hqspi);
 8006ae2:	2b01      	cmp	r3, #1
 8006ae4:	d04c      	beq.n	8006b80 <HAL_QSPI_Transmit+0xb4>
 8006ae6:	2301      	movs	r3, #1
 8006ae8:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
  if(hqspi->State == HAL_QSPI_STATE_READY)
 8006aec:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8006af0:	2b01      	cmp	r3, #1
 8006af2:	b2d8      	uxtb	r0, r3
 8006af4:	d142      	bne.n	8006b7c <HAL_QSPI_Transmit+0xb0>
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8006af6:	2300      	movs	r3, #0
 8006af8:	6463      	str	r3, [r4, #68]	@ 0x44
    if(pData != NULL )
 8006afa:	f1b8 0f00 	cmp.w	r8, #0
 8006afe:	d038      	beq.n	8006b72 <HAL_QSPI_Transmit+0xa6>
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 8006b00:	2312      	movs	r3, #18
 8006b02:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 8006b06:	692b      	ldr	r3, [r5, #16]
 8006b08:	3301      	adds	r3, #1
 8006b0a:	62e3      	str	r3, [r4, #44]	@ 0x2c
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 8006b0c:	692b      	ldr	r3, [r5, #16]
      hqspi->pTxBuffPtr = pData;
 8006b0e:	f8c4 8024 	str.w	r8, [r4, #36]	@ 0x24
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 8006b12:	3301      	adds	r3, #1
 8006b14:	62a3      	str	r3, [r4, #40]	@ 0x28
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8006b16:	696b      	ldr	r3, [r5, #20]
 8006b18:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 8006b1c:	616b      	str	r3, [r5, #20]
      while(hqspi->TxXferCount > 0U)
 8006b1e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8006b20:	b99b      	cbnz	r3, 8006b4a <HAL_QSPI_Transmit+0x7e>
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8006b22:	4633      	mov	r3, r6
 8006b24:	2201      	movs	r2, #1
 8006b26:	2102      	movs	r1, #2
 8006b28:	4620      	mov	r0, r4
 8006b2a:	9700      	str	r7, [sp, #0]
 8006b2c:	f7ff ff16 	bl	800695c <QSPI_WaitFlagStateUntilTimeout>
        if (status == HAL_OK)
 8006b30:	b910      	cbnz	r0, 8006b38 <HAL_QSPI_Transmit+0x6c>
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8006b32:	6823      	ldr	r3, [r4, #0]
 8006b34:	2202      	movs	r2, #2
 8006b36:	60da      	str	r2, [r3, #12]
      hqspi->State = HAL_QSPI_STATE_READY;
 8006b38:	2301      	movs	r3, #1
 8006b3a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_UNLOCK(hqspi);
 8006b3e:	2300      	movs	r3, #0
 8006b40:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
}
 8006b44:	b002      	add	sp, #8
 8006b46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_FT, SET, tickstart, Timeout);
 8006b4a:	4633      	mov	r3, r6
 8006b4c:	2201      	movs	r2, #1
 8006b4e:	2104      	movs	r1, #4
 8006b50:	4620      	mov	r0, r4
 8006b52:	9700      	str	r7, [sp, #0]
 8006b54:	f7ff ff02 	bl	800695c <QSPI_WaitFlagStateUntilTimeout>
        if (status != HAL_OK)
 8006b58:	2800      	cmp	r0, #0
 8006b5a:	d1ed      	bne.n	8006b38 <HAL_QSPI_Transmit+0x6c>
        *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 8006b5c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8006b5e:	781b      	ldrb	r3, [r3, #0]
 8006b60:	f885 3020 	strb.w	r3, [r5, #32]
        hqspi->pTxBuffPtr++;
 8006b64:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8006b66:	3301      	adds	r3, #1
 8006b68:	6263      	str	r3, [r4, #36]	@ 0x24
        hqspi->TxXferCount--;
 8006b6a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8006b6c:	3b01      	subs	r3, #1
 8006b6e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006b70:	e7d5      	b.n	8006b1e <HAL_QSPI_Transmit+0x52>
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8006b72:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8006b74:	f043 0308 	orr.w	r3, r3, #8
 8006b78:	6463      	str	r3, [r4, #68]	@ 0x44
      status = HAL_ERROR;
 8006b7a:	e7e0      	b.n	8006b3e <HAL_QSPI_Transmit+0x72>
    status = HAL_BUSY;
 8006b7c:	2002      	movs	r0, #2
 8006b7e:	e7de      	b.n	8006b3e <HAL_QSPI_Transmit+0x72>
  __HAL_LOCK(hqspi);
 8006b80:	2002      	movs	r0, #2
 8006b82:	e7df      	b.n	8006b44 <HAL_QSPI_Transmit+0x78>

08006b84 <HAL_QSPI_Receive>:
{
 8006b84:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8006b88:	4604      	mov	r4, r0
 8006b8a:	4617      	mov	r7, r2
 8006b8c:	4688      	mov	r8, r1
  uint32_t tickstart = HAL_GetTick();
 8006b8e:	f7fe f905 	bl	8004d9c <HAL_GetTick>
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 8006b92:	6825      	ldr	r5, [r4, #0]
  uint32_t tickstart = HAL_GetTick();
 8006b94:	4606      	mov	r6, r0
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 8006b96:	69aa      	ldr	r2, [r5, #24]
  __HAL_LOCK(hqspi);
 8006b98:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8006b9c:	2b01      	cmp	r3, #1
 8006b9e:	d04f      	beq.n	8006c40 <HAL_QSPI_Receive+0xbc>
 8006ba0:	2301      	movs	r3, #1
 8006ba2:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
  if(hqspi->State == HAL_QSPI_STATE_READY)
 8006ba6:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8006baa:	2b01      	cmp	r3, #1
 8006bac:	b2d8      	uxtb	r0, r3
 8006bae:	d145      	bne.n	8006c3c <HAL_QSPI_Receive+0xb8>
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	6463      	str	r3, [r4, #68]	@ 0x44
    if(pData != NULL )
 8006bb4:	f1b8 0f00 	cmp.w	r8, #0
 8006bb8:	d03b      	beq.n	8006c32 <HAL_QSPI_Receive+0xae>
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX;
 8006bba:	2322      	movs	r3, #34	@ 0x22
 8006bbc:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 8006bc0:	692b      	ldr	r3, [r5, #16]
 8006bc2:	3301      	adds	r3, #1
 8006bc4:	63a3      	str	r3, [r4, #56]	@ 0x38
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 8006bc6:	692b      	ldr	r3, [r5, #16]
      hqspi->pRxBuffPtr = pData;
 8006bc8:	f8c4 8030 	str.w	r8, [r4, #48]	@ 0x30
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 8006bcc:	3301      	adds	r3, #1
 8006bce:	6363      	str	r3, [r4, #52]	@ 0x34
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 8006bd0:	6969      	ldr	r1, [r5, #20]
 8006bd2:	f021 6140 	bic.w	r1, r1, #201326592	@ 0xc000000
 8006bd6:	f041 6180 	orr.w	r1, r1, #67108864	@ 0x4000000
 8006bda:	6169      	str	r1, [r5, #20]
      WRITE_REG(hqspi->Instance->AR, addr_reg);
 8006bdc:	61aa      	str	r2, [r5, #24]
      while(hqspi->RxXferCount > 0U)
 8006bde:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006be0:	b99b      	cbnz	r3, 8006c0a <HAL_QSPI_Receive+0x86>
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8006be2:	4633      	mov	r3, r6
 8006be4:	2201      	movs	r2, #1
 8006be6:	2102      	movs	r1, #2
 8006be8:	4620      	mov	r0, r4
 8006bea:	9700      	str	r7, [sp, #0]
 8006bec:	f7ff feb6 	bl	800695c <QSPI_WaitFlagStateUntilTimeout>
        if  (status == HAL_OK)
 8006bf0:	b910      	cbnz	r0, 8006bf8 <HAL_QSPI_Receive+0x74>
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8006bf2:	6823      	ldr	r3, [r4, #0]
 8006bf4:	2202      	movs	r2, #2
 8006bf6:	60da      	str	r2, [r3, #12]
      hqspi->State = HAL_QSPI_STATE_READY;
 8006bf8:	2301      	movs	r3, #1
 8006bfa:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_UNLOCK(hqspi);
 8006bfe:	2300      	movs	r3, #0
 8006c00:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
}
 8006c04:	b002      	add	sp, #8
 8006c06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, (QSPI_FLAG_FT | QSPI_FLAG_TC), SET, tickstart, Timeout);
 8006c0a:	4633      	mov	r3, r6
 8006c0c:	2201      	movs	r2, #1
 8006c0e:	2106      	movs	r1, #6
 8006c10:	4620      	mov	r0, r4
 8006c12:	9700      	str	r7, [sp, #0]
 8006c14:	f7ff fea2 	bl	800695c <QSPI_WaitFlagStateUntilTimeout>
        if  (status != HAL_OK)
 8006c18:	2800      	cmp	r0, #0
 8006c1a:	d1ed      	bne.n	8006bf8 <HAL_QSPI_Receive+0x74>
        *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 8006c1c:	f895 2020 	ldrb.w	r2, [r5, #32]
 8006c20:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8006c22:	701a      	strb	r2, [r3, #0]
        hqspi->pRxBuffPtr++;
 8006c24:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8006c26:	3301      	adds	r3, #1
 8006c28:	6323      	str	r3, [r4, #48]	@ 0x30
        hqspi->RxXferCount--;
 8006c2a:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006c2c:	3b01      	subs	r3, #1
 8006c2e:	63a3      	str	r3, [r4, #56]	@ 0x38
 8006c30:	e7d5      	b.n	8006bde <HAL_QSPI_Receive+0x5a>
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8006c32:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8006c34:	f043 0308 	orr.w	r3, r3, #8
 8006c38:	6463      	str	r3, [r4, #68]	@ 0x44
      status = HAL_ERROR;
 8006c3a:	e7e0      	b.n	8006bfe <HAL_QSPI_Receive+0x7a>
    status = HAL_BUSY;
 8006c3c:	2002      	movs	r0, #2
 8006c3e:	e7de      	b.n	8006bfe <HAL_QSPI_Receive+0x7a>
  __HAL_LOCK(hqspi);
 8006c40:	2002      	movs	r0, #2
 8006c42:	e7df      	b.n	8006c04 <HAL_QSPI_Receive+0x80>

08006c44 <HAL_QSPI_AutoPolling>:
{
 8006c44:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006c48:	4604      	mov	r4, r0
 8006c4a:	461f      	mov	r7, r3
 8006c4c:	4689      	mov	r9, r1
 8006c4e:	4615      	mov	r5, r2
  uint32_t tickstart = HAL_GetTick();
 8006c50:	f7fe f8a4 	bl	8004d9c <HAL_GetTick>
  __HAL_LOCK(hqspi);
 8006c54:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
  uint32_t tickstart = HAL_GetTick();
 8006c58:	4606      	mov	r6, r0
  __HAL_LOCK(hqspi);
 8006c5a:	2b01      	cmp	r3, #1
 8006c5c:	d041      	beq.n	8006ce2 <HAL_QSPI_AutoPolling+0x9e>
 8006c5e:	2301      	movs	r3, #1
 8006c60:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
  if(hqspi->State == HAL_QSPI_STATE_READY)
 8006c64:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8006c68:	2b01      	cmp	r3, #1
 8006c6a:	fa5f f883 	uxtb.w	r8, r3
 8006c6e:	d136      	bne.n	8006cde <HAL_QSPI_AutoPolling+0x9a>
    hqspi->State = HAL_QSPI_STATE_BUSY_AUTO_POLLING;
 8006c70:	2342      	movs	r3, #66	@ 0x42
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8006c72:	2200      	movs	r2, #0
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8006c74:	2120      	movs	r1, #32
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8006c76:	6462      	str	r2, [r4, #68]	@ 0x44
    hqspi->State = HAL_QSPI_STATE_BUSY_AUTO_POLLING;
 8006c78:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8006c7c:	4603      	mov	r3, r0
 8006c7e:	9700      	str	r7, [sp, #0]
 8006c80:	4620      	mov	r0, r4
 8006c82:	f7ff fe6b 	bl	800695c <QSPI_WaitFlagStateUntilTimeout>
    if (status == HAL_OK)
 8006c86:	bb20      	cbnz	r0, 8006cd2 <HAL_QSPI_AutoPolling+0x8e>
      WRITE_REG(hqspi->Instance->PSMAR, cfg->Match);
 8006c88:	6822      	ldr	r2, [r4, #0]
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_AUTO_POLLING);
 8006c8a:	4620      	mov	r0, r4
      WRITE_REG(hqspi->Instance->PSMAR, cfg->Match);
 8006c8c:	682b      	ldr	r3, [r5, #0]
      MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PMM | QUADSPI_CR_APMS),
 8006c8e:	6929      	ldr	r1, [r5, #16]
      WRITE_REG(hqspi->Instance->PSMAR, cfg->Match);
 8006c90:	6293      	str	r3, [r2, #40]	@ 0x28
      WRITE_REG(hqspi->Instance->PSMKR, cfg->Mask);
 8006c92:	686b      	ldr	r3, [r5, #4]
 8006c94:	6253      	str	r3, [r2, #36]	@ 0x24
      WRITE_REG(hqspi->Instance->PIR, cfg->Interval);
 8006c96:	68ab      	ldr	r3, [r5, #8]
 8006c98:	62d3      	str	r3, [r2, #44]	@ 0x2c
      MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PMM | QUADSPI_CR_APMS),
 8006c9a:	6813      	ldr	r3, [r2, #0]
 8006c9c:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8006ca0:	430b      	orrs	r3, r1
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_AUTO_POLLING);
 8006ca2:	4649      	mov	r1, r9
      MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PMM | QUADSPI_CR_APMS),
 8006ca4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006ca8:	6013      	str	r3, [r2, #0]
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_AUTO_POLLING);
 8006caa:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
      cmd->NbData = cfg->StatusBytesSize;
 8006cae:	68eb      	ldr	r3, [r5, #12]
 8006cb0:	f8c9 3028 	str.w	r3, [r9, #40]	@ 0x28
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_AUTO_POLLING);
 8006cb4:	f7ff fd9a 	bl	80067ec <QSPI_Config>
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_SM, SET, tickstart, Timeout);
 8006cb8:	4633      	mov	r3, r6
 8006cba:	4642      	mov	r2, r8
 8006cbc:	2108      	movs	r1, #8
 8006cbe:	4620      	mov	r0, r4
 8006cc0:	9700      	str	r7, [sp, #0]
 8006cc2:	f7ff fe4b 	bl	800695c <QSPI_WaitFlagStateUntilTimeout>
      if (status == HAL_OK)
 8006cc6:	b920      	cbnz	r0, 8006cd2 <HAL_QSPI_AutoPolling+0x8e>
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_SM);
 8006cc8:	6823      	ldr	r3, [r4, #0]
 8006cca:	2208      	movs	r2, #8
 8006ccc:	60da      	str	r2, [r3, #12]
        hqspi->State = HAL_QSPI_STATE_READY;
 8006cce:	f884 8041 	strb.w	r8, [r4, #65]	@ 0x41
  __HAL_UNLOCK(hqspi);
 8006cd2:	2300      	movs	r3, #0
 8006cd4:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
}
 8006cd8:	b003      	add	sp, #12
 8006cda:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    status = HAL_BUSY;
 8006cde:	2002      	movs	r0, #2
 8006ce0:	e7f7      	b.n	8006cd2 <HAL_QSPI_AutoPolling+0x8e>
  __HAL_LOCK(hqspi);
 8006ce2:	2002      	movs	r0, #2
 8006ce4:	e7f8      	b.n	8006cd8 <HAL_QSPI_AutoPolling+0x94>
	...

08006ce8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006ce8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006cea:	4604      	mov	r4, r0
 8006cec:	2800      	cmp	r0, #0
 8006cee:	d074      	beq.n	8006dda <HAL_RCC_OscConfig+0xf2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006cf0:	6803      	ldr	r3, [r0, #0]
 8006cf2:	07d8      	lsls	r0, r3, #31
 8006cf4:	d45e      	bmi.n	8006db4 <HAL_RCC_OscConfig+0xcc>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006cf6:	6823      	ldr	r3, [r4, #0]
 8006cf8:	0799      	lsls	r1, r3, #30
 8006cfa:	f100 80ad 	bmi.w	8006e58 <HAL_RCC_OscConfig+0x170>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8006cfe:	6823      	ldr	r3, [r4, #0]
 8006d00:	06da      	lsls	r2, r3, #27
 8006d02:	d527      	bpl.n	8006d54 <HAL_RCC_OscConfig+0x6c>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006d04:	4a9c      	ldr	r2, [pc, #624]	@ (8006f78 <HAL_RCC_OscConfig+0x290>)
 8006d06:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006d08:	6a91      	ldr	r1, [r2, #40]	@ 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006d0a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8006d0e:	2b08      	cmp	r3, #8
 8006d10:	d007      	beq.n	8006d22 <HAL_RCC_OscConfig+0x3a>
 8006d12:	2b18      	cmp	r3, #24
 8006d14:	f040 8103 	bne.w	8006f1e <HAL_RCC_OscConfig+0x236>
 8006d18:	f001 0303 	and.w	r3, r1, #3
 8006d1c:	2b01      	cmp	r3, #1
 8006d1e:	f040 80fe 	bne.w	8006f1e <HAL_RCC_OscConfig+0x236>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006d22:	6813      	ldr	r3, [r2, #0]
 8006d24:	05db      	lsls	r3, r3, #23
 8006d26:	d502      	bpl.n	8006d2e <HAL_RCC_OscConfig+0x46>
 8006d28:	69e3      	ldr	r3, [r4, #28]
 8006d2a:	2b80      	cmp	r3, #128	@ 0x80
 8006d2c:	d155      	bne.n	8006dda <HAL_RCC_OscConfig+0xf2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006d2e:	f7fe f84d 	bl	8004dcc <HAL_GetREVID>
 8006d32:	f241 0303 	movw	r3, #4099	@ 0x1003
 8006d36:	6a21      	ldr	r1, [r4, #32]
 8006d38:	4298      	cmp	r0, r3
 8006d3a:	4b8f      	ldr	r3, [pc, #572]	@ (8006f78 <HAL_RCC_OscConfig+0x290>)
 8006d3c:	f200 80e8 	bhi.w	8006f10 <HAL_RCC_OscConfig+0x228>
 8006d40:	685a      	ldr	r2, [r3, #4]
 8006d42:	2920      	cmp	r1, #32
 8006d44:	f022 42f8 	bic.w	r2, r2, #2080374784	@ 0x7c000000
 8006d48:	bf0c      	ite	eq
 8006d4a:	f042 4280 	orreq.w	r2, r2, #1073741824	@ 0x40000000
 8006d4e:	ea42 6281 	orrne.w	r2, r2, r1, lsl #26
 8006d52:	605a      	str	r2, [r3, #4]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006d54:	6823      	ldr	r3, [r4, #0]
 8006d56:	0719      	lsls	r1, r3, #28
 8006d58:	f100 8123 	bmi.w	8006fa2 <HAL_RCC_OscConfig+0x2ba>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006d5c:	6823      	ldr	r3, [r4, #0]
 8006d5e:	069a      	lsls	r2, r3, #26
 8006d60:	f100 8144 	bmi.w	8006fec <HAL_RCC_OscConfig+0x304>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006d64:	6823      	ldr	r3, [r4, #0]
 8006d66:	075d      	lsls	r5, r3, #29
 8006d68:	d51e      	bpl.n	8006da8 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006d6a:	4d84      	ldr	r5, [pc, #528]	@ (8006f7c <HAL_RCC_OscConfig+0x294>)
 8006d6c:	682b      	ldr	r3, [r5, #0]
 8006d6e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006d72:	602b      	str	r3, [r5, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006d74:	f7fe f812 	bl	8004d9c <HAL_GetTick>
 8006d78:	4606      	mov	r6, r0

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006d7a:	682b      	ldr	r3, [r5, #0]
 8006d7c:	05da      	lsls	r2, r3, #23
 8006d7e:	f140 815a 	bpl.w	8007036 <HAL_RCC_OscConfig+0x34e>
        return HAL_TIMEOUT;
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006d82:	68a3      	ldr	r3, [r4, #8]
 8006d84:	4d7c      	ldr	r5, [pc, #496]	@ (8006f78 <HAL_RCC_OscConfig+0x290>)
 8006d86:	2b01      	cmp	r3, #1
 8006d88:	f040 815c 	bne.w	8007044 <HAL_RCC_OscConfig+0x35c>
 8006d8c:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8006d8e:	f043 0301 	orr.w	r3, r3, #1
 8006d92:	672b      	str	r3, [r5, #112]	@ 0x70
      tickstart = HAL_GetTick();

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006d94:	f241 3788 	movw	r7, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8006d98:	f7fe f800 	bl	8004d9c <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006d9c:	4e76      	ldr	r6, [pc, #472]	@ (8006f78 <HAL_RCC_OscConfig+0x290>)
      tickstart = HAL_GetTick();
 8006d9e:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006da0:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 8006da2:	079b      	lsls	r3, r3, #30
 8006da4:	f140 8174 	bpl.w	8007090 <HAL_RCC_OscConfig+0x3a8>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006da8:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8006daa:	2900      	cmp	r1, #0
 8006dac:	f040 8177 	bne.w	800709e <HAL_RCC_OscConfig+0x3b6>
          __HAL_RCC_PLLFRACN_ENABLE();
        }
      }
    }
  }
  return HAL_OK;
 8006db0:	2000      	movs	r0, #0
 8006db2:	e02b      	b.n	8006e0c <HAL_RCC_OscConfig+0x124>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006db4:	4a70      	ldr	r2, [pc, #448]	@ (8006f78 <HAL_RCC_OscConfig+0x290>)
 8006db6:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006db8:	6a91      	ldr	r1, [r2, #40]	@ 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006dba:	f003 0338 	and.w	r3, r3, #56	@ 0x38
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8006dbe:	2b10      	cmp	r3, #16
 8006dc0:	d005      	beq.n	8006dce <HAL_RCC_OscConfig+0xe6>
 8006dc2:	2b18      	cmp	r3, #24
 8006dc4:	d10b      	bne.n	8006dde <HAL_RCC_OscConfig+0xf6>
 8006dc6:	f001 0303 	and.w	r3, r1, #3
 8006dca:	2b02      	cmp	r3, #2
 8006dcc:	d107      	bne.n	8006dde <HAL_RCC_OscConfig+0xf6>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006dce:	6813      	ldr	r3, [r2, #0]
 8006dd0:	039a      	lsls	r2, r3, #14
 8006dd2:	d590      	bpl.n	8006cf6 <HAL_RCC_OscConfig+0xe>
 8006dd4:	6863      	ldr	r3, [r4, #4]
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d18d      	bne.n	8006cf6 <HAL_RCC_OscConfig+0xe>
    return HAL_ERROR;
 8006dda:	2001      	movs	r0, #1
 8006ddc:	e016      	b.n	8006e0c <HAL_RCC_OscConfig+0x124>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006dde:	6863      	ldr	r3, [r4, #4]
 8006de0:	4d65      	ldr	r5, [pc, #404]	@ (8006f78 <HAL_RCC_OscConfig+0x290>)
 8006de2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006de6:	d112      	bne.n	8006e0e <HAL_RCC_OscConfig+0x126>
 8006de8:	682b      	ldr	r3, [r5, #0]
 8006dea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006dee:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8006df0:	f7fd ffd4 	bl	8004d9c <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006df4:	4e60      	ldr	r6, [pc, #384]	@ (8006f78 <HAL_RCC_OscConfig+0x290>)
        tickstart = HAL_GetTick();
 8006df6:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006df8:	6833      	ldr	r3, [r6, #0]
 8006dfa:	039b      	lsls	r3, r3, #14
 8006dfc:	f53f af7b 	bmi.w	8006cf6 <HAL_RCC_OscConfig+0xe>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006e00:	f7fd ffcc 	bl	8004d9c <HAL_GetTick>
 8006e04:	1b40      	subs	r0, r0, r5
 8006e06:	2864      	cmp	r0, #100	@ 0x64
 8006e08:	d9f6      	bls.n	8006df8 <HAL_RCC_OscConfig+0x110>
            return HAL_TIMEOUT;
 8006e0a:	2003      	movs	r0, #3
}
 8006e0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006e0e:	b9a3      	cbnz	r3, 8006e3a <HAL_RCC_OscConfig+0x152>
 8006e10:	682b      	ldr	r3, [r5, #0]
 8006e12:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006e16:	602b      	str	r3, [r5, #0]
 8006e18:	682b      	ldr	r3, [r5, #0]
 8006e1a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006e1e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8006e20:	f7fd ffbc 	bl	8004d9c <HAL_GetTick>
 8006e24:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006e26:	682b      	ldr	r3, [r5, #0]
 8006e28:	039f      	lsls	r7, r3, #14
 8006e2a:	f57f af64 	bpl.w	8006cf6 <HAL_RCC_OscConfig+0xe>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006e2e:	f7fd ffb5 	bl	8004d9c <HAL_GetTick>
 8006e32:	1b80      	subs	r0, r0, r6
 8006e34:	2864      	cmp	r0, #100	@ 0x64
 8006e36:	d9f6      	bls.n	8006e26 <HAL_RCC_OscConfig+0x13e>
 8006e38:	e7e7      	b.n	8006e0a <HAL_RCC_OscConfig+0x122>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006e3a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006e3e:	682b      	ldr	r3, [r5, #0]
 8006e40:	d103      	bne.n	8006e4a <HAL_RCC_OscConfig+0x162>
 8006e42:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006e46:	602b      	str	r3, [r5, #0]
 8006e48:	e7ce      	b.n	8006de8 <HAL_RCC_OscConfig+0x100>
 8006e4a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006e4e:	602b      	str	r3, [r5, #0]
 8006e50:	682b      	ldr	r3, [r5, #0]
 8006e52:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006e56:	e7ca      	b.n	8006dee <HAL_RCC_OscConfig+0x106>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006e58:	4947      	ldr	r1, [pc, #284]	@ (8006f78 <HAL_RCC_OscConfig+0x290>)
 8006e5a:	68e2      	ldr	r2, [r4, #12]
 8006e5c:	690b      	ldr	r3, [r1, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006e5e:	6a88      	ldr	r0, [r1, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8006e60:	f013 0338 	ands.w	r3, r3, #56	@ 0x38
 8006e64:	d003      	beq.n	8006e6e <HAL_RCC_OscConfig+0x186>
 8006e66:	2b18      	cmp	r3, #24
 8006e68:	d12a      	bne.n	8006ec0 <HAL_RCC_OscConfig+0x1d8>
 8006e6a:	0780      	lsls	r0, r0, #30
 8006e6c:	d128      	bne.n	8006ec0 <HAL_RCC_OscConfig+0x1d8>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006e6e:	680b      	ldr	r3, [r1, #0]
 8006e70:	075b      	lsls	r3, r3, #29
 8006e72:	d501      	bpl.n	8006e78 <HAL_RCC_OscConfig+0x190>
 8006e74:	2a00      	cmp	r2, #0
 8006e76:	d0b0      	beq.n	8006dda <HAL_RCC_OscConfig+0xf2>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006e78:	4d3f      	ldr	r5, [pc, #252]	@ (8006f78 <HAL_RCC_OscConfig+0x290>)
 8006e7a:	682b      	ldr	r3, [r5, #0]
 8006e7c:	f023 0319 	bic.w	r3, r3, #25
 8006e80:	4313      	orrs	r3, r2
 8006e82:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8006e84:	f7fd ff8a 	bl	8004d9c <HAL_GetTick>
 8006e88:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006e8a:	682b      	ldr	r3, [r5, #0]
 8006e8c:	075f      	lsls	r7, r3, #29
 8006e8e:	d511      	bpl.n	8006eb4 <HAL_RCC_OscConfig+0x1cc>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006e90:	f7fd ff9c 	bl	8004dcc <HAL_GetREVID>
 8006e94:	f241 0303 	movw	r3, #4099	@ 0x1003
 8006e98:	6922      	ldr	r2, [r4, #16]
 8006e9a:	4298      	cmp	r0, r3
 8006e9c:	686b      	ldr	r3, [r5, #4]
 8006e9e:	d822      	bhi.n	8006ee6 <HAL_RCC_OscConfig+0x1fe>
 8006ea0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8006ea4:	2a40      	cmp	r2, #64	@ 0x40
 8006ea6:	bf0c      	ite	eq
 8006ea8:	f443 3300 	orreq.w	r3, r3, #131072	@ 0x20000
 8006eac:	ea43 3302 	orrne.w	r3, r3, r2, lsl #12
 8006eb0:	606b      	str	r3, [r5, #4]
 8006eb2:	e724      	b.n	8006cfe <HAL_RCC_OscConfig+0x16>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006eb4:	f7fd ff72 	bl	8004d9c <HAL_GetTick>
 8006eb8:	1b80      	subs	r0, r0, r6
 8006eba:	2802      	cmp	r0, #2
 8006ebc:	d9e5      	bls.n	8006e8a <HAL_RCC_OscConfig+0x1a2>
 8006ebe:	e7a4      	b.n	8006e0a <HAL_RCC_OscConfig+0x122>
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006ec0:	4d2d      	ldr	r5, [pc, #180]	@ (8006f78 <HAL_RCC_OscConfig+0x290>)
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006ec2:	682b      	ldr	r3, [r5, #0]
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006ec4:	b1a2      	cbz	r2, 8006ef0 <HAL_RCC_OscConfig+0x208>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006ec6:	f023 0319 	bic.w	r3, r3, #25
 8006eca:	4313      	orrs	r3, r2
 8006ecc:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8006ece:	f7fd ff65 	bl	8004d9c <HAL_GetTick>
 8006ed2:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006ed4:	682b      	ldr	r3, [r5, #0]
 8006ed6:	0758      	lsls	r0, r3, #29
 8006ed8:	d4da      	bmi.n	8006e90 <HAL_RCC_OscConfig+0x1a8>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006eda:	f7fd ff5f 	bl	8004d9c <HAL_GetTick>
 8006ede:	1b80      	subs	r0, r0, r6
 8006ee0:	2802      	cmp	r0, #2
 8006ee2:	d9f7      	bls.n	8006ed4 <HAL_RCC_OscConfig+0x1ec>
 8006ee4:	e791      	b.n	8006e0a <HAL_RCC_OscConfig+0x122>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006ee6:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8006eea:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8006eee:	e7df      	b.n	8006eb0 <HAL_RCC_OscConfig+0x1c8>
        __HAL_RCC_HSI_DISABLE();
 8006ef0:	f023 0301 	bic.w	r3, r3, #1
 8006ef4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8006ef6:	f7fd ff51 	bl	8004d9c <HAL_GetTick>
 8006efa:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006efc:	682b      	ldr	r3, [r5, #0]
 8006efe:	0759      	lsls	r1, r3, #29
 8006f00:	f57f aefd 	bpl.w	8006cfe <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006f04:	f7fd ff4a 	bl	8004d9c <HAL_GetTick>
 8006f08:	1b80      	subs	r0, r0, r6
 8006f0a:	2802      	cmp	r0, #2
 8006f0c:	d9f6      	bls.n	8006efc <HAL_RCC_OscConfig+0x214>
 8006f0e:	e77c      	b.n	8006e0a <HAL_RCC_OscConfig+0x122>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006f10:	68da      	ldr	r2, [r3, #12]
 8006f12:	f022 527c 	bic.w	r2, r2, #1056964608	@ 0x3f000000
 8006f16:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8006f1a:	60da      	str	r2, [r3, #12]
 8006f1c:	e71a      	b.n	8006d54 <HAL_RCC_OscConfig+0x6c>
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8006f1e:	69e3      	ldr	r3, [r4, #28]
 8006f20:	4d15      	ldr	r5, [pc, #84]	@ (8006f78 <HAL_RCC_OscConfig+0x290>)
 8006f22:	b36b      	cbz	r3, 8006f80 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_CSI_ENABLE();
 8006f24:	682b      	ldr	r3, [r5, #0]
 8006f26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006f2a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8006f2c:	f7fd ff36 	bl	8004d9c <HAL_GetTick>
 8006f30:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006f32:	682b      	ldr	r3, [r5, #0]
 8006f34:	05df      	lsls	r7, r3, #23
 8006f36:	d511      	bpl.n	8006f5c <HAL_RCC_OscConfig+0x274>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006f38:	f7fd ff48 	bl	8004dcc <HAL_GetREVID>
 8006f3c:	f241 0303 	movw	r3, #4099	@ 0x1003
 8006f40:	6a22      	ldr	r2, [r4, #32]
 8006f42:	4298      	cmp	r0, r3
 8006f44:	d810      	bhi.n	8006f68 <HAL_RCC_OscConfig+0x280>
 8006f46:	686b      	ldr	r3, [r5, #4]
 8006f48:	2a20      	cmp	r2, #32
 8006f4a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8006f4e:	bf0c      	ite	eq
 8006f50:	f043 4380 	orreq.w	r3, r3, #1073741824	@ 0x40000000
 8006f54:	ea43 6382 	orrne.w	r3, r3, r2, lsl #26
 8006f58:	606b      	str	r3, [r5, #4]
 8006f5a:	e6fb      	b.n	8006d54 <HAL_RCC_OscConfig+0x6c>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8006f5c:	f7fd ff1e 	bl	8004d9c <HAL_GetTick>
 8006f60:	1b80      	subs	r0, r0, r6
 8006f62:	2802      	cmp	r0, #2
 8006f64:	d9e5      	bls.n	8006f32 <HAL_RCC_OscConfig+0x24a>
 8006f66:	e750      	b.n	8006e0a <HAL_RCC_OscConfig+0x122>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006f68:	68eb      	ldr	r3, [r5, #12]
 8006f6a:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 8006f6e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8006f72:	60eb      	str	r3, [r5, #12]
 8006f74:	e6ee      	b.n	8006d54 <HAL_RCC_OscConfig+0x6c>
 8006f76:	bf00      	nop
 8006f78:	58024400 	.word	0x58024400
 8006f7c:	58024800 	.word	0x58024800
        __HAL_RCC_CSI_DISABLE();
 8006f80:	682b      	ldr	r3, [r5, #0]
 8006f82:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006f86:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8006f88:	f7fd ff08 	bl	8004d9c <HAL_GetTick>
 8006f8c:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006f8e:	682b      	ldr	r3, [r5, #0]
 8006f90:	05d8      	lsls	r0, r3, #23
 8006f92:	f57f aedf 	bpl.w	8006d54 <HAL_RCC_OscConfig+0x6c>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8006f96:	f7fd ff01 	bl	8004d9c <HAL_GetTick>
 8006f9a:	1b80      	subs	r0, r0, r6
 8006f9c:	2802      	cmp	r0, #2
 8006f9e:	d9f6      	bls.n	8006f8e <HAL_RCC_OscConfig+0x2a6>
 8006fa0:	e733      	b.n	8006e0a <HAL_RCC_OscConfig+0x122>
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006fa2:	6963      	ldr	r3, [r4, #20]
 8006fa4:	4da3      	ldr	r5, [pc, #652]	@ (8007234 <HAL_RCC_OscConfig+0x54c>)
 8006fa6:	b183      	cbz	r3, 8006fca <HAL_RCC_OscConfig+0x2e2>
      __HAL_RCC_LSI_ENABLE();
 8006fa8:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8006faa:	f043 0301 	orr.w	r3, r3, #1
 8006fae:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 8006fb0:	f7fd fef4 	bl	8004d9c <HAL_GetTick>
 8006fb4:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006fb6:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8006fb8:	079b      	lsls	r3, r3, #30
 8006fba:	f53f aecf 	bmi.w	8006d5c <HAL_RCC_OscConfig+0x74>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006fbe:	f7fd feed 	bl	8004d9c <HAL_GetTick>
 8006fc2:	1b80      	subs	r0, r0, r6
 8006fc4:	2802      	cmp	r0, #2
 8006fc6:	d9f6      	bls.n	8006fb6 <HAL_RCC_OscConfig+0x2ce>
 8006fc8:	e71f      	b.n	8006e0a <HAL_RCC_OscConfig+0x122>
      __HAL_RCC_LSI_DISABLE();
 8006fca:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8006fcc:	f023 0301 	bic.w	r3, r3, #1
 8006fd0:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 8006fd2:	f7fd fee3 	bl	8004d9c <HAL_GetTick>
 8006fd6:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006fd8:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8006fda:	079f      	lsls	r7, r3, #30
 8006fdc:	f57f aebe 	bpl.w	8006d5c <HAL_RCC_OscConfig+0x74>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006fe0:	f7fd fedc 	bl	8004d9c <HAL_GetTick>
 8006fe4:	1b80      	subs	r0, r0, r6
 8006fe6:	2802      	cmp	r0, #2
 8006fe8:	d9f6      	bls.n	8006fd8 <HAL_RCC_OscConfig+0x2f0>
 8006fea:	e70e      	b.n	8006e0a <HAL_RCC_OscConfig+0x122>
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8006fec:	69a3      	ldr	r3, [r4, #24]
 8006fee:	4d91      	ldr	r5, [pc, #580]	@ (8007234 <HAL_RCC_OscConfig+0x54c>)
 8006ff0:	b183      	cbz	r3, 8007014 <HAL_RCC_OscConfig+0x32c>
      __HAL_RCC_HSI48_ENABLE();
 8006ff2:	682b      	ldr	r3, [r5, #0]
 8006ff4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006ff8:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8006ffa:	f7fd fecf 	bl	8004d9c <HAL_GetTick>
 8006ffe:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8007000:	682b      	ldr	r3, [r5, #0]
 8007002:	0498      	lsls	r0, r3, #18
 8007004:	f53f aeae 	bmi.w	8006d64 <HAL_RCC_OscConfig+0x7c>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007008:	f7fd fec8 	bl	8004d9c <HAL_GetTick>
 800700c:	1b80      	subs	r0, r0, r6
 800700e:	2802      	cmp	r0, #2
 8007010:	d9f6      	bls.n	8007000 <HAL_RCC_OscConfig+0x318>
 8007012:	e6fa      	b.n	8006e0a <HAL_RCC_OscConfig+0x122>
      __HAL_RCC_HSI48_DISABLE();
 8007014:	682b      	ldr	r3, [r5, #0]
 8007016:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800701a:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 800701c:	f7fd febe 	bl	8004d9c <HAL_GetTick>
 8007020:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007022:	682b      	ldr	r3, [r5, #0]
 8007024:	0499      	lsls	r1, r3, #18
 8007026:	f57f ae9d 	bpl.w	8006d64 <HAL_RCC_OscConfig+0x7c>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800702a:	f7fd feb7 	bl	8004d9c <HAL_GetTick>
 800702e:	1b80      	subs	r0, r0, r6
 8007030:	2802      	cmp	r0, #2
 8007032:	d9f6      	bls.n	8007022 <HAL_RCC_OscConfig+0x33a>
 8007034:	e6e9      	b.n	8006e0a <HAL_RCC_OscConfig+0x122>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007036:	f7fd feb1 	bl	8004d9c <HAL_GetTick>
 800703a:	1b80      	subs	r0, r0, r6
 800703c:	2864      	cmp	r0, #100	@ 0x64
 800703e:	f67f ae9c 	bls.w	8006d7a <HAL_RCC_OscConfig+0x92>
 8007042:	e6e2      	b.n	8006e0a <HAL_RCC_OscConfig+0x122>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007044:	b9b3      	cbnz	r3, 8007074 <HAL_RCC_OscConfig+0x38c>
 8007046:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007048:	f241 3788 	movw	r7, #5000	@ 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800704c:	f023 0301 	bic.w	r3, r3, #1
 8007050:	672b      	str	r3, [r5, #112]	@ 0x70
 8007052:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8007054:	f023 0304 	bic.w	r3, r3, #4
 8007058:	672b      	str	r3, [r5, #112]	@ 0x70
      tickstart = HAL_GetTick();
 800705a:	f7fd fe9f 	bl	8004d9c <HAL_GetTick>
 800705e:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007060:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8007062:	0798      	lsls	r0, r3, #30
 8007064:	f57f aea0 	bpl.w	8006da8 <HAL_RCC_OscConfig+0xc0>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007068:	f7fd fe98 	bl	8004d9c <HAL_GetTick>
 800706c:	1b80      	subs	r0, r0, r6
 800706e:	42b8      	cmp	r0, r7
 8007070:	d9f6      	bls.n	8007060 <HAL_RCC_OscConfig+0x378>
 8007072:	e6ca      	b.n	8006e0a <HAL_RCC_OscConfig+0x122>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007074:	2b05      	cmp	r3, #5
 8007076:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8007078:	d103      	bne.n	8007082 <HAL_RCC_OscConfig+0x39a>
 800707a:	f043 0304 	orr.w	r3, r3, #4
 800707e:	672b      	str	r3, [r5, #112]	@ 0x70
 8007080:	e684      	b.n	8006d8c <HAL_RCC_OscConfig+0xa4>
 8007082:	f023 0301 	bic.w	r3, r3, #1
 8007086:	672b      	str	r3, [r5, #112]	@ 0x70
 8007088:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 800708a:	f023 0304 	bic.w	r3, r3, #4
 800708e:	e680      	b.n	8006d92 <HAL_RCC_OscConfig+0xaa>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007090:	f7fd fe84 	bl	8004d9c <HAL_GetTick>
 8007094:	1b40      	subs	r0, r0, r5
 8007096:	42b8      	cmp	r0, r7
 8007098:	f67f ae82 	bls.w	8006da0 <HAL_RCC_OscConfig+0xb8>
 800709c:	e6b5      	b.n	8006e0a <HAL_RCC_OscConfig+0x122>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800709e:	4d65      	ldr	r5, [pc, #404]	@ (8007234 <HAL_RCC_OscConfig+0x54c>)
 80070a0:	692b      	ldr	r3, [r5, #16]
 80070a2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80070a6:	2b18      	cmp	r3, #24
 80070a8:	d078      	beq.n	800719c <HAL_RCC_OscConfig+0x4b4>
        __HAL_RCC_PLL_DISABLE();
 80070aa:	682b      	ldr	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80070ac:	2902      	cmp	r1, #2
        __HAL_RCC_PLL_DISABLE();
 80070ae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80070b2:	602b      	str	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80070b4:	d165      	bne.n	8007182 <HAL_RCC_OscConfig+0x49a>
        tickstart = HAL_GetTick();
 80070b6:	f7fd fe71 	bl	8004d9c <HAL_GetTick>
 80070ba:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80070bc:	682b      	ldr	r3, [r5, #0]
 80070be:	0199      	lsls	r1, r3, #6
 80070c0:	d459      	bmi.n	8007176 <HAL_RCC_OscConfig+0x48e>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80070c2:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 80070c4:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80070c6:	f423 737c 	bic.w	r3, r3, #1008	@ 0x3f0
 80070ca:	f023 0303 	bic.w	r3, r3, #3
 80070ce:	4313      	orrs	r3, r2
 80070d0:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80070d2:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 80070d6:	62ab      	str	r3, [r5, #40]	@ 0x28
 80070d8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80070da:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80070dc:	3b01      	subs	r3, #1
 80070de:	3a01      	subs	r2, #1
 80070e0:	025b      	lsls	r3, r3, #9
 80070e2:	0412      	lsls	r2, r2, #16
 80070e4:	b29b      	uxth	r3, r3
 80070e6:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 80070ea:	4313      	orrs	r3, r2
 80070ec:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80070ee:	3a01      	subs	r2, #1
 80070f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80070f4:	4313      	orrs	r3, r2
 80070f6:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 80070f8:	3a01      	subs	r2, #1
 80070fa:	0612      	lsls	r2, r2, #24
 80070fc:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8007100:	4313      	orrs	r3, r2
 8007102:	632b      	str	r3, [r5, #48]	@ 0x30
        __HAL_RCC_PLLFRACN_DISABLE();
 8007104:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8007106:	f023 0301 	bic.w	r3, r3, #1
 800710a:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800710c:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 800710e:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8007110:	f36f 03cf 	bfc	r3, #3, #13
 8007114:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8007118:	636b      	str	r3, [r5, #52]	@ 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800711a:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 800711c:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 800711e:	f023 030c 	bic.w	r3, r3, #12
 8007122:	4313      	orrs	r3, r2
 8007124:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8007126:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8007128:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800712a:	f023 0302 	bic.w	r3, r3, #2
 800712e:	4313      	orrs	r3, r2
 8007130:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007132:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8007134:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007138:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800713a:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 800713c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007140:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8007142:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8007144:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007148:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_ENABLE();
 800714a:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 800714c:	f043 0301 	orr.w	r3, r3, #1
 8007150:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLL_ENABLE();
 8007152:	682b      	ldr	r3, [r5, #0]
 8007154:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007158:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800715a:	f7fd fe1f 	bl	8004d9c <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800715e:	4d35      	ldr	r5, [pc, #212]	@ (8007234 <HAL_RCC_OscConfig+0x54c>)
        tickstart = HAL_GetTick();
 8007160:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007162:	682b      	ldr	r3, [r5, #0]
 8007164:	019a      	lsls	r2, r3, #6
 8007166:	f53f ae23 	bmi.w	8006db0 <HAL_RCC_OscConfig+0xc8>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800716a:	f7fd fe17 	bl	8004d9c <HAL_GetTick>
 800716e:	1b00      	subs	r0, r0, r4
 8007170:	2802      	cmp	r0, #2
 8007172:	d9f6      	bls.n	8007162 <HAL_RCC_OscConfig+0x47a>
 8007174:	e649      	b.n	8006e0a <HAL_RCC_OscConfig+0x122>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007176:	f7fd fe11 	bl	8004d9c <HAL_GetTick>
 800717a:	1b80      	subs	r0, r0, r6
 800717c:	2802      	cmp	r0, #2
 800717e:	d99d      	bls.n	80070bc <HAL_RCC_OscConfig+0x3d4>
 8007180:	e643      	b.n	8006e0a <HAL_RCC_OscConfig+0x122>
        tickstart = HAL_GetTick();
 8007182:	f7fd fe0b 	bl	8004d9c <HAL_GetTick>
 8007186:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007188:	682b      	ldr	r3, [r5, #0]
 800718a:	019b      	lsls	r3, r3, #6
 800718c:	f57f ae10 	bpl.w	8006db0 <HAL_RCC_OscConfig+0xc8>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007190:	f7fd fe04 	bl	8004d9c <HAL_GetTick>
 8007194:	1b00      	subs	r0, r0, r4
 8007196:	2802      	cmp	r0, #2
 8007198:	d9f6      	bls.n	8007188 <HAL_RCC_OscConfig+0x4a0>
 800719a:	e636      	b.n	8006e0a <HAL_RCC_OscConfig+0x122>
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800719c:	2901      	cmp	r1, #1
      temp1_pllckcfg = RCC->PLLCKSELR;
 800719e:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 80071a0:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80071a2:	f43f ae1a 	beq.w	8006dda <HAL_RCC_OscConfig+0xf2>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80071a6:	f002 0103 	and.w	r1, r2, #3
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80071aa:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 80071ac:	4281      	cmp	r1, r0
 80071ae:	f47f ae14 	bne.w	8006dda <HAL_RCC_OscConfig+0xf2>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80071b2:	f3c2 1205 	ubfx	r2, r2, #4, #6
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80071b6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80071b8:	428a      	cmp	r2, r1
 80071ba:	f47f ae0e 	bne.w	8006dda <HAL_RCC_OscConfig+0xf2>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80071be:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80071c0:	f3c3 0108 	ubfx	r1, r3, #0, #9
 80071c4:	3a01      	subs	r2, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80071c6:	4291      	cmp	r1, r2
 80071c8:	f47f ae07 	bne.w	8006dda <HAL_RCC_OscConfig+0xf2>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80071cc:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 80071ce:	f3c3 2146 	ubfx	r1, r3, #9, #7
 80071d2:	3a01      	subs	r2, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80071d4:	4291      	cmp	r1, r2
 80071d6:	f47f ae00 	bne.w	8006dda <HAL_RCC_OscConfig+0xf2>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80071da:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80071dc:	f3c3 4106 	ubfx	r1, r3, #16, #7
 80071e0:	3a01      	subs	r2, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80071e2:	4291      	cmp	r1, r2
 80071e4:	f47f adf9 	bne.w	8006dda <HAL_RCC_OscConfig+0xf2>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80071e8:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 80071ea:	f3c3 6306 	ubfx	r3, r3, #24, #7
 80071ee:	3a01      	subs	r2, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80071f0:	4293      	cmp	r3, r2
 80071f2:	f47f adf2 	bne.w	8006dda <HAL_RCC_OscConfig+0xf2>
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80071f6:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80071f8:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80071fa:	f3c3 03cc 	ubfx	r3, r3, #3, #13
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80071fe:	429a      	cmp	r2, r3
 8007200:	f43f add6 	beq.w	8006db0 <HAL_RCC_OscConfig+0xc8>
          __HAL_RCC_PLLFRACN_DISABLE();
 8007204:	4d0b      	ldr	r5, [pc, #44]	@ (8007234 <HAL_RCC_OscConfig+0x54c>)
 8007206:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8007208:	f023 0301 	bic.w	r3, r3, #1
 800720c:	62eb      	str	r3, [r5, #44]	@ 0x2c
          tickstart = HAL_GetTick();
 800720e:	f7fd fdc5 	bl	8004d9c <HAL_GetTick>
 8007212:	4606      	mov	r6, r0
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8007214:	f7fd fdc2 	bl	8004d9c <HAL_GetTick>
 8007218:	42b0      	cmp	r0, r6
 800721a:	d0fb      	beq.n	8007214 <HAL_RCC_OscConfig+0x52c>
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800721c:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 800721e:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8007220:	f36f 03cf 	bfc	r3, #3, #13
 8007224:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8007228:	636b      	str	r3, [r5, #52]	@ 0x34
          __HAL_RCC_PLLFRACN_ENABLE();
 800722a:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 800722c:	f043 0301 	orr.w	r3, r3, #1
 8007230:	62eb      	str	r3, [r5, #44]	@ 0x2c
 8007232:	e5bd      	b.n	8006db0 <HAL_RCC_OscConfig+0xc8>
 8007234:	58024400 	.word	0x58024400

08007238 <HAL_RCC_GetSysClockFreq>:
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007238:	4b49      	ldr	r3, [pc, #292]	@ (8007360 <HAL_RCC_GetSysClockFreq+0x128>)
 800723a:	691a      	ldr	r2, [r3, #16]
 800723c:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 8007240:	2a10      	cmp	r2, #16
{
 8007242:	b530      	push	{r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007244:	f000 8088 	beq.w	8007358 <HAL_RCC_GetSysClockFreq+0x120>
 8007248:	2a18      	cmp	r2, #24
 800724a:	d00c      	beq.n	8007266 <HAL_RCC_GetSysClockFreq+0x2e>
 800724c:	2a00      	cmp	r2, #0
 800724e:	f040 8085 	bne.w	800735c <HAL_RCC_GetSysClockFreq+0x124>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007252:	681a      	ldr	r2, [r3, #0]
 8007254:	4843      	ldr	r0, [pc, #268]	@ (8007364 <HAL_RCC_GetSysClockFreq+0x12c>)
 8007256:	f012 0f20 	tst.w	r2, #32
 800725a:	d003      	beq.n	8007264 <HAL_RCC_GetSysClockFreq+0x2c>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8007262:	40d8      	lsrs	r0, r3
      sysclockfreq = CSI_VALUE;
      break;
  }

  return sysclockfreq;
}
 8007264:	bd30      	pop	{r4, r5, pc}
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007266:	6a99      	ldr	r1, [r3, #40]	@ 0x28
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8007268:	6a9d      	ldr	r5, [r3, #40]	@ 0x28
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800726a:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
      if (pllm != 0U)
 800726c:	f415 7f7c 	tst.w	r5, #1008	@ 0x3f0
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8007270:	f3c5 1005 	ubfx	r0, r5, #4, #6
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8007274:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
      if (pllm != 0U)
 8007276:	d0f5      	beq.n	8007264 <HAL_RCC_GetSysClockFreq+0x2c>
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8007278:	f3c2 02cc 	ubfx	r2, r2, #3, #13
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800727c:	f004 0401 	and.w	r4, r4, #1
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007280:	f001 0103 	and.w	r1, r1, #3
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007284:	ee07 0a90 	vmov	s15, r0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8007288:	4362      	muls	r2, r4
 800728a:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
        switch (pllsource)
 800728e:	2901      	cmp	r1, #1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007290:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007294:	ee06 2a90 	vmov	s13, r2
 8007298:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
        switch (pllsource)
 800729c:	d04e      	beq.n	800733c <HAL_RCC_GetSysClockFreq+0x104>
 800729e:	2902      	cmp	r1, #2
 80072a0:	d03e      	beq.n	8007320 <HAL_RCC_GetSysClockFreq+0xe8>
 80072a2:	2900      	cmp	r1, #0
 80072a4:	d14a      	bne.n	800733c <HAL_RCC_GetSysClockFreq+0x104>
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80072a6:	681a      	ldr	r2, [r3, #0]
 80072a8:	0692      	lsls	r2, r2, #26
 80072aa:	d527      	bpl.n	80072fc <HAL_RCC_GetSysClockFreq+0xc4>
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80072ac:	6819      	ldr	r1, [r3, #0]
 80072ae:	4a2d      	ldr	r2, [pc, #180]	@ (8007364 <HAL_RCC_GetSysClockFreq+0x12c>)
 80072b0:	f3c1 01c1 	ubfx	r1, r1, #3, #2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80072b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80072b6:	40ca      	lsrs	r2, r1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80072b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80072bc:	ee07 2a90 	vmov	s15, r2
 80072c0:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 80072c4:	eec5 7a87 	vdiv.f32	s15, s11, s14
 80072c8:	ee07 3a10 	vmov	s14, r3
 80072cc:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80072d0:	ee37 7a26 	vadd.f32	s14, s14, s13
 80072d4:	ee37 7a06 	vadd.f32	s14, s14, s12
 80072d8:	ee67 7a87 	vmul.f32	s15, s15, s14
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80072dc:	4b20      	ldr	r3, [pc, #128]	@ (8007360 <HAL_RCC_GetSysClockFreq+0x128>)
 80072de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072e0:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80072e4:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80072e6:	ee07 3a10 	vmov	s14, r3
 80072ea:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 80072ee:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80072f2:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 80072f6:	ee17 0a90 	vmov	r0, s15
 80072fa:	e7b3      	b.n	8007264 <HAL_RCC_GetSysClockFreq+0x2c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80072fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007302:	ee07 3a90 	vmov	s15, r3
 8007306:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800730a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800730e:	ee77 7a86 	vadd.f32	s15, s15, s12
 8007312:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8007368 <HAL_RCC_GetSysClockFreq+0x130>
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007316:	eec6 6a07 	vdiv.f32	s13, s12, s14
 800731a:	ee67 7aa6 	vmul.f32	s15, s15, s13
            break;
 800731e:	e7dd      	b.n	80072dc <HAL_RCC_GetSysClockFreq+0xa4>
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007320:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007322:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007326:	ee07 3a90 	vmov	s15, r3
 800732a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800732e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007332:	ee77 7a86 	vadd.f32	s15, s15, s12
 8007336:	ed9f 6a0d 	vldr	s12, [pc, #52]	@ 800736c <HAL_RCC_GetSysClockFreq+0x134>
 800733a:	e7ec      	b.n	8007316 <HAL_RCC_GetSysClockFreq+0xde>
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800733c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800733e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007342:	ee07 3a90 	vmov	s15, r3
 8007346:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800734a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800734e:	ee77 7a86 	vadd.f32	s15, s15, s12
 8007352:	ed9f 6a07 	vldr	s12, [pc, #28]	@ 8007370 <HAL_RCC_GetSysClockFreq+0x138>
 8007356:	e7de      	b.n	8007316 <HAL_RCC_GetSysClockFreq+0xde>
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007358:	4806      	ldr	r0, [pc, #24]	@ (8007374 <HAL_RCC_GetSysClockFreq+0x13c>)
 800735a:	e783      	b.n	8007264 <HAL_RCC_GetSysClockFreq+0x2c>
      sysclockfreq = CSI_VALUE;
 800735c:	4806      	ldr	r0, [pc, #24]	@ (8007378 <HAL_RCC_GetSysClockFreq+0x140>)
 800735e:	e781      	b.n	8007264 <HAL_RCC_GetSysClockFreq+0x2c>
 8007360:	58024400 	.word	0x58024400
 8007364:	03d09000 	.word	0x03d09000
 8007368:	4c742400 	.word	0x4c742400
 800736c:	4bbebc20 	.word	0x4bbebc20
 8007370:	4a742400 	.word	0x4a742400
 8007374:	017d7840 	.word	0x017d7840
 8007378:	003d0900 	.word	0x003d0900

0800737c <HAL_RCC_ClockConfig>:
{
 800737c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007380:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8007382:	4604      	mov	r4, r0
 8007384:	b910      	cbnz	r0, 800738c <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8007386:	2001      	movs	r0, #1
}
 8007388:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800738c:	4a88      	ldr	r2, [pc, #544]	@ (80075b0 <HAL_RCC_ClockConfig+0x234>)
 800738e:	6813      	ldr	r3, [r2, #0]
 8007390:	f003 030f 	and.w	r3, r3, #15
 8007394:	428b      	cmp	r3, r1
 8007396:	f0c0 8093 	bcc.w	80074c0 <HAL_RCC_ClockConfig+0x144>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800739a:	6823      	ldr	r3, [r4, #0]
 800739c:	075f      	lsls	r7, r3, #29
 800739e:	f100 809b 	bmi.w	80074d8 <HAL_RCC_ClockConfig+0x15c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80073a2:	071e      	lsls	r6, r3, #28
 80073a4:	d50b      	bpl.n	80073be <HAL_RCC_ClockConfig+0x42>
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80073a6:	4983      	ldr	r1, [pc, #524]	@ (80075b4 <HAL_RCC_ClockConfig+0x238>)
 80073a8:	6960      	ldr	r0, [r4, #20]
 80073aa:	69ca      	ldr	r2, [r1, #28]
 80073ac:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 80073b0:	4290      	cmp	r0, r2
 80073b2:	d904      	bls.n	80073be <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80073b4:	69ca      	ldr	r2, [r1, #28]
 80073b6:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80073ba:	4302      	orrs	r2, r0
 80073bc:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80073be:	06d8      	lsls	r0, r3, #27
 80073c0:	d50b      	bpl.n	80073da <HAL_RCC_ClockConfig+0x5e>
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80073c2:	497c      	ldr	r1, [pc, #496]	@ (80075b4 <HAL_RCC_ClockConfig+0x238>)
 80073c4:	69a0      	ldr	r0, [r4, #24]
 80073c6:	69ca      	ldr	r2, [r1, #28]
 80073c8:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 80073cc:	4290      	cmp	r0, r2
 80073ce:	d904      	bls.n	80073da <HAL_RCC_ClockConfig+0x5e>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80073d0:	69ca      	ldr	r2, [r1, #28]
 80073d2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80073d6:	4302      	orrs	r2, r0
 80073d8:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80073da:	0699      	lsls	r1, r3, #26
 80073dc:	d50b      	bpl.n	80073f6 <HAL_RCC_ClockConfig+0x7a>
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80073de:	4975      	ldr	r1, [pc, #468]	@ (80075b4 <HAL_RCC_ClockConfig+0x238>)
 80073e0:	69e0      	ldr	r0, [r4, #28]
 80073e2:	6a0a      	ldr	r2, [r1, #32]
 80073e4:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 80073e8:	4290      	cmp	r0, r2
 80073ea:	d904      	bls.n	80073f6 <HAL_RCC_ClockConfig+0x7a>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80073ec:	6a0a      	ldr	r2, [r1, #32]
 80073ee:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80073f2:	4302      	orrs	r2, r0
 80073f4:	620a      	str	r2, [r1, #32]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80073f6:	079a      	lsls	r2, r3, #30
 80073f8:	d50b      	bpl.n	8007412 <HAL_RCC_ClockConfig+0x96>
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80073fa:	496e      	ldr	r1, [pc, #440]	@ (80075b4 <HAL_RCC_ClockConfig+0x238>)
 80073fc:	68e0      	ldr	r0, [r4, #12]
 80073fe:	698a      	ldr	r2, [r1, #24]
 8007400:	f002 020f 	and.w	r2, r2, #15
 8007404:	4290      	cmp	r0, r2
 8007406:	d904      	bls.n	8007412 <HAL_RCC_ClockConfig+0x96>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007408:	698a      	ldr	r2, [r1, #24]
 800740a:	f022 020f 	bic.w	r2, r2, #15
 800740e:	4302      	orrs	r2, r0
 8007410:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007412:	07df      	lsls	r7, r3, #31
 8007414:	d46e      	bmi.n	80074f4 <HAL_RCC_ClockConfig+0x178>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007416:	6823      	ldr	r3, [r4, #0]
 8007418:	079e      	lsls	r6, r3, #30
 800741a:	f100 80a1 	bmi.w	8007560 <HAL_RCC_ClockConfig+0x1e4>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800741e:	4964      	ldr	r1, [pc, #400]	@ (80075b0 <HAL_RCC_ClockConfig+0x234>)
 8007420:	680a      	ldr	r2, [r1, #0]
 8007422:	f002 020f 	and.w	r2, r2, #15
 8007426:	42aa      	cmp	r2, r5
 8007428:	f200 80a8 	bhi.w	800757c <HAL_RCC_ClockConfig+0x200>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800742c:	0758      	lsls	r0, r3, #29
 800742e:	f100 80b1 	bmi.w	8007594 <HAL_RCC_ClockConfig+0x218>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007432:	0719      	lsls	r1, r3, #28
 8007434:	d50b      	bpl.n	800744e <HAL_RCC_ClockConfig+0xd2>
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8007436:	495f      	ldr	r1, [pc, #380]	@ (80075b4 <HAL_RCC_ClockConfig+0x238>)
 8007438:	6960      	ldr	r0, [r4, #20]
 800743a:	69ca      	ldr	r2, [r1, #28]
 800743c:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8007440:	4290      	cmp	r0, r2
 8007442:	d204      	bcs.n	800744e <HAL_RCC_ClockConfig+0xd2>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8007444:	69ca      	ldr	r2, [r1, #28]
 8007446:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800744a:	4302      	orrs	r2, r0
 800744c:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800744e:	06da      	lsls	r2, r3, #27
 8007450:	d50b      	bpl.n	800746a <HAL_RCC_ClockConfig+0xee>
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8007452:	4958      	ldr	r1, [pc, #352]	@ (80075b4 <HAL_RCC_ClockConfig+0x238>)
 8007454:	69a0      	ldr	r0, [r4, #24]
 8007456:	69ca      	ldr	r2, [r1, #28]
 8007458:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 800745c:	4290      	cmp	r0, r2
 800745e:	d204      	bcs.n	800746a <HAL_RCC_ClockConfig+0xee>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8007460:	69ca      	ldr	r2, [r1, #28]
 8007462:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8007466:	4302      	orrs	r2, r0
 8007468:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800746a:	069b      	lsls	r3, r3, #26
 800746c:	d50b      	bpl.n	8007486 <HAL_RCC_ClockConfig+0x10a>
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800746e:	4a51      	ldr	r2, [pc, #324]	@ (80075b4 <HAL_RCC_ClockConfig+0x238>)
 8007470:	69e1      	ldr	r1, [r4, #28]
 8007472:	6a13      	ldr	r3, [r2, #32]
 8007474:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007478:	4299      	cmp	r1, r3
 800747a:	d204      	bcs.n	8007486 <HAL_RCC_ClockConfig+0x10a>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800747c:	6a13      	ldr	r3, [r2, #32]
 800747e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007482:	430b      	orrs	r3, r1
 8007484:	6213      	str	r3, [r2, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8007486:	f7ff fed7 	bl	8007238 <HAL_RCC_GetSysClockFreq>
 800748a:	494a      	ldr	r1, [pc, #296]	@ (80075b4 <HAL_RCC_ClockConfig+0x238>)
 800748c:	4a4a      	ldr	r2, [pc, #296]	@ (80075b8 <HAL_RCC_ClockConfig+0x23c>)
 800748e:	698b      	ldr	r3, [r1, #24]
 8007490:	f3c3 2303 	ubfx	r3, r3, #8, #4
 8007494:	5cd3      	ldrb	r3, [r2, r3]
 8007496:	f003 031f 	and.w	r3, r3, #31
 800749a:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800749c:	698b      	ldr	r3, [r1, #24]
 800749e:	f003 030f 	and.w	r3, r3, #15
 80074a2:	5cd3      	ldrb	r3, [r2, r3]
 80074a4:	4a45      	ldr	r2, [pc, #276]	@ (80075bc <HAL_RCC_ClockConfig+0x240>)
 80074a6:	f003 031f 	and.w	r3, r3, #31
 80074aa:	fa20 f303 	lsr.w	r3, r0, r3
 80074ae:	6013      	str	r3, [r2, #0]
  SystemCoreClock = common_system_clock;
 80074b0:	4b43      	ldr	r3, [pc, #268]	@ (80075c0 <HAL_RCC_ClockConfig+0x244>)
 80074b2:	6018      	str	r0, [r3, #0]
  halstatus = HAL_InitTick(uwTickPrio);
 80074b4:	4b43      	ldr	r3, [pc, #268]	@ (80075c4 <HAL_RCC_ClockConfig+0x248>)
}
 80074b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  halstatus = HAL_InitTick(uwTickPrio);
 80074ba:	6818      	ldr	r0, [r3, #0]
 80074bc:	f7fd bc0e 	b.w	8004cdc <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80074c0:	6813      	ldr	r3, [r2, #0]
 80074c2:	f023 030f 	bic.w	r3, r3, #15
 80074c6:	430b      	orrs	r3, r1
 80074c8:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80074ca:	6813      	ldr	r3, [r2, #0]
 80074cc:	f003 030f 	and.w	r3, r3, #15
 80074d0:	428b      	cmp	r3, r1
 80074d2:	f47f af58 	bne.w	8007386 <HAL_RCC_ClockConfig+0xa>
 80074d6:	e760      	b.n	800739a <HAL_RCC_ClockConfig+0x1e>
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80074d8:	4936      	ldr	r1, [pc, #216]	@ (80075b4 <HAL_RCC_ClockConfig+0x238>)
 80074da:	6920      	ldr	r0, [r4, #16]
 80074dc:	698a      	ldr	r2, [r1, #24]
 80074de:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 80074e2:	4290      	cmp	r0, r2
 80074e4:	f67f af5d 	bls.w	80073a2 <HAL_RCC_ClockConfig+0x26>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80074e8:	698a      	ldr	r2, [r1, #24]
 80074ea:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80074ee:	4302      	orrs	r2, r0
 80074f0:	618a      	str	r2, [r1, #24]
 80074f2:	e756      	b.n	80073a2 <HAL_RCC_ClockConfig+0x26>
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80074f4:	4b2f      	ldr	r3, [pc, #188]	@ (80075b4 <HAL_RCC_ClockConfig+0x238>)
 80074f6:	68a1      	ldr	r1, [r4, #8]
 80074f8:	699a      	ldr	r2, [r3, #24]
 80074fa:	f422 6270 	bic.w	r2, r2, #3840	@ 0xf00
 80074fe:	430a      	orrs	r2, r1
 8007500:	619a      	str	r2, [r3, #24]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007502:	6861      	ldr	r1, [r4, #4]
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007504:	681a      	ldr	r2, [r3, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007506:	2902      	cmp	r1, #2
 8007508:	d11d      	bne.n	8007546 <HAL_RCC_ClockConfig+0x1ca>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800750a:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800750e:	f43f af3a 	beq.w	8007386 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007512:	691a      	ldr	r2, [r3, #16]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007514:	f241 3888 	movw	r8, #5000	@ 0x1388
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007518:	4f26      	ldr	r7, [pc, #152]	@ (80075b4 <HAL_RCC_ClockConfig+0x238>)
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800751a:	f022 0207 	bic.w	r2, r2, #7
 800751e:	430a      	orrs	r2, r1
 8007520:	611a      	str	r2, [r3, #16]
    tickstart = HAL_GetTick();
 8007522:	f7fd fc3b 	bl	8004d9c <HAL_GetTick>
 8007526:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007528:	693b      	ldr	r3, [r7, #16]
 800752a:	6862      	ldr	r2, [r4, #4]
 800752c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007530:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 8007534:	f43f af6f 	beq.w	8007416 <HAL_RCC_ClockConfig+0x9a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007538:	f7fd fc30 	bl	8004d9c <HAL_GetTick>
 800753c:	1b80      	subs	r0, r0, r6
 800753e:	4540      	cmp	r0, r8
 8007540:	d9f2      	bls.n	8007528 <HAL_RCC_ClockConfig+0x1ac>
        return HAL_TIMEOUT;
 8007542:	2003      	movs	r0, #3
 8007544:	e720      	b.n	8007388 <HAL_RCC_ClockConfig+0xc>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007546:	2903      	cmp	r1, #3
 8007548:	d102      	bne.n	8007550 <HAL_RCC_ClockConfig+0x1d4>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800754a:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 800754e:	e7de      	b.n	800750e <HAL_RCC_ClockConfig+0x192>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8007550:	2901      	cmp	r1, #1
 8007552:	d102      	bne.n	800755a <HAL_RCC_ClockConfig+0x1de>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007554:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8007558:	e7d9      	b.n	800750e <HAL_RCC_ClockConfig+0x192>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800755a:	f012 0f04 	tst.w	r2, #4
 800755e:	e7d6      	b.n	800750e <HAL_RCC_ClockConfig+0x192>
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8007560:	4914      	ldr	r1, [pc, #80]	@ (80075b4 <HAL_RCC_ClockConfig+0x238>)
 8007562:	68e0      	ldr	r0, [r4, #12]
 8007564:	698a      	ldr	r2, [r1, #24]
 8007566:	f002 020f 	and.w	r2, r2, #15
 800756a:	4290      	cmp	r0, r2
 800756c:	f4bf af57 	bcs.w	800741e <HAL_RCC_ClockConfig+0xa2>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007570:	698a      	ldr	r2, [r1, #24]
 8007572:	f022 020f 	bic.w	r2, r2, #15
 8007576:	4302      	orrs	r2, r0
 8007578:	618a      	str	r2, [r1, #24]
 800757a:	e750      	b.n	800741e <HAL_RCC_ClockConfig+0xa2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800757c:	680a      	ldr	r2, [r1, #0]
 800757e:	f022 020f 	bic.w	r2, r2, #15
 8007582:	432a      	orrs	r2, r5
 8007584:	600a      	str	r2, [r1, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007586:	680a      	ldr	r2, [r1, #0]
 8007588:	f002 020f 	and.w	r2, r2, #15
 800758c:	42aa      	cmp	r2, r5
 800758e:	f47f aefa 	bne.w	8007386 <HAL_RCC_ClockConfig+0xa>
 8007592:	e74b      	b.n	800742c <HAL_RCC_ClockConfig+0xb0>
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8007594:	4907      	ldr	r1, [pc, #28]	@ (80075b4 <HAL_RCC_ClockConfig+0x238>)
 8007596:	6920      	ldr	r0, [r4, #16]
 8007598:	698a      	ldr	r2, [r1, #24]
 800759a:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 800759e:	4290      	cmp	r0, r2
 80075a0:	f4bf af47 	bcs.w	8007432 <HAL_RCC_ClockConfig+0xb6>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80075a4:	698a      	ldr	r2, [r1, #24]
 80075a6:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80075aa:	4302      	orrs	r2, r0
 80075ac:	618a      	str	r2, [r1, #24]
 80075ae:	e740      	b.n	8007432 <HAL_RCC_ClockConfig+0xb6>
 80075b0:	52002000 	.word	0x52002000
 80075b4:	58024400 	.word	0x58024400
 80075b8:	08011d70 	.word	0x08011d70
 80075bc:	240000b4 	.word	0x240000b4
 80075c0:	240000b8 	.word	0x240000b8
 80075c4:	240000c0 	.word	0x240000c0

080075c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80075c8:	b508      	push	{r3, lr}
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80075ca:	f7ff fe35 	bl	8007238 <HAL_RCC_GetSysClockFreq>
 80075ce:	4a0b      	ldr	r2, [pc, #44]	@ (80075fc <HAL_RCC_GetHCLKFreq+0x34>)
 80075d0:	490b      	ldr	r1, [pc, #44]	@ (8007600 <HAL_RCC_GetHCLKFreq+0x38>)
 80075d2:	6993      	ldr	r3, [r2, #24]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80075d4:	6992      	ldr	r2, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80075d6:	f3c3 2303 	ubfx	r3, r3, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80075da:	f002 020f 	and.w	r2, r2, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80075de:	5ccb      	ldrb	r3, [r1, r3]
 80075e0:	f003 031f 	and.w	r3, r3, #31
 80075e4:	fa20 f303 	lsr.w	r3, r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80075e8:	5c88      	ldrb	r0, [r1, r2]
 80075ea:	4a06      	ldr	r2, [pc, #24]	@ (8007604 <HAL_RCC_GetHCLKFreq+0x3c>)
 80075ec:	f000 001f 	and.w	r0, r0, #31
 80075f0:	fa23 f000 	lsr.w	r0, r3, r0
 80075f4:	6010      	str	r0, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80075f6:	4a04      	ldr	r2, [pc, #16]	@ (8007608 <HAL_RCC_GetHCLKFreq+0x40>)
 80075f8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 80075fa:	bd08      	pop	{r3, pc}
 80075fc:	58024400 	.word	0x58024400
 8007600:	08011d70 	.word	0x08011d70
 8007604:	240000b4 	.word	0x240000b4
 8007608:	240000b8 	.word	0x240000b8

0800760c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800760c:	b508      	push	{r3, lr}
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800760e:	f7ff ffdb 	bl	80075c8 <HAL_RCC_GetHCLKFreq>
 8007612:	4b05      	ldr	r3, [pc, #20]	@ (8007628 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8007614:	4a05      	ldr	r2, [pc, #20]	@ (800762c <HAL_RCC_GetPCLK1Freq+0x20>)
 8007616:	69db      	ldr	r3, [r3, #28]
 8007618:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800761c:	5cd3      	ldrb	r3, [r2, r3]
 800761e:	f003 031f 	and.w	r3, r3, #31
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8007622:	40d8      	lsrs	r0, r3
 8007624:	bd08      	pop	{r3, pc}
 8007626:	bf00      	nop
 8007628:	58024400 	.word	0x58024400
 800762c:	08011d70 	.word	0x08011d70

08007630 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007630:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8007632:	f7ff ffc9 	bl	80075c8 <HAL_RCC_GetHCLKFreq>
 8007636:	4b05      	ldr	r3, [pc, #20]	@ (800764c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8007638:	4a05      	ldr	r2, [pc, #20]	@ (8007650 <HAL_RCC_GetPCLK2Freq+0x20>)
 800763a:	69db      	ldr	r3, [r3, #28]
 800763c:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8007640:	5cd3      	ldrb	r3, [r2, r3]
 8007642:	f003 031f 	and.w	r3, r3, #31
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8007646:	40d8      	lsrs	r0, r3
 8007648:	bd08      	pop	{r3, pc}
 800764a:	bf00      	nop
 800764c:	58024400 	.word	0x58024400
 8007650:	08011d70 	.word	0x08011d70

08007654 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8007654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007656:	4c39      	ldr	r4, [pc, #228]	@ (800773c <RCCEx_PLL2_Config+0xe8>)
{
 8007658:	4606      	mov	r6, r0
 800765a:	460d      	mov	r5, r1
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800765c:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800765e:	f003 0303 	and.w	r3, r3, #3
 8007662:	2b03      	cmp	r3, #3
 8007664:	d067      	beq.n	8007736 <RCCEx_PLL2_Config+0xe2>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8007666:	6823      	ldr	r3, [r4, #0]
 8007668:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800766c:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800766e:	f7fd fb95 	bl	8004d9c <HAL_GetTick>
 8007672:	4607      	mov	r7, r0

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007674:	6823      	ldr	r3, [r4, #0]
 8007676:	011a      	lsls	r2, r3, #4
 8007678:	d449      	bmi.n	800770e <RCCEx_PLL2_Config+0xba>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800767a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800767c:	6832      	ldr	r2, [r6, #0]
 800767e:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8007682:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8007686:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007688:	68b3      	ldr	r3, [r6, #8]
 800768a:	68f2      	ldr	r2, [r6, #12]
 800768c:	3b01      	subs	r3, #1
 800768e:	3a01      	subs	r2, #1
 8007690:	025b      	lsls	r3, r3, #9
 8007692:	0412      	lsls	r2, r2, #16
 8007694:	b29b      	uxth	r3, r3
 8007696:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 800769a:	4313      	orrs	r3, r2
 800769c:	6872      	ldr	r2, [r6, #4]
 800769e:	3a01      	subs	r2, #1
 80076a0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80076a4:	4313      	orrs	r3, r2
 80076a6:	6932      	ldr	r2, [r6, #16]
 80076a8:	3a01      	subs	r2, #1
 80076aa:	0612      	lsls	r2, r2, #24
 80076ac:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 80076b0:	4313      	orrs	r3, r2
 80076b2:	63a3      	str	r3, [r4, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80076b4:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80076b6:	6972      	ldr	r2, [r6, #20]
 80076b8:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80076bc:	4313      	orrs	r3, r2
 80076be:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80076c0:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80076c2:	69b2      	ldr	r2, [r6, #24]
 80076c4:	f023 0320 	bic.w	r3, r3, #32
 80076c8:	4313      	orrs	r3, r2
 80076ca:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80076cc:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80076ce:	f023 0310 	bic.w	r3, r3, #16
 80076d2:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80076d4:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80076d6:	69f2      	ldr	r2, [r6, #28]
 80076d8:	f36f 03cf 	bfc	r3, #3, #13
 80076dc:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80076e0:	63e3      	str	r3, [r4, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80076e2:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80076e4:	f043 0310 	orr.w	r3, r3, #16
 80076e8:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80076ea:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 80076ec:	b9b5      	cbnz	r5, 800771c <RCCEx_PLL2_Config+0xc8>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80076ee:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80076f2:	62e3      	str	r3, [r4, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80076f4:	4c11      	ldr	r4, [pc, #68]	@ (800773c <RCCEx_PLL2_Config+0xe8>)
 80076f6:	6823      	ldr	r3, [r4, #0]
 80076f8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80076fc:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80076fe:	f7fd fb4d 	bl	8004d9c <HAL_GetTick>
 8007702:	4605      	mov	r5, r0

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007704:	6823      	ldr	r3, [r4, #0]
 8007706:	011b      	lsls	r3, r3, #4
 8007708:	d50f      	bpl.n	800772a <RCCEx_PLL2_Config+0xd6>
    }

  }


  return status;
 800770a:	2000      	movs	r0, #0
 800770c:	e005      	b.n	800771a <RCCEx_PLL2_Config+0xc6>
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800770e:	f7fd fb45 	bl	8004d9c <HAL_GetTick>
 8007712:	1bc0      	subs	r0, r0, r7
 8007714:	2802      	cmp	r0, #2
 8007716:	d9ad      	bls.n	8007674 <RCCEx_PLL2_Config+0x20>
        return HAL_TIMEOUT;
 8007718:	2003      	movs	r0, #3
}
 800771a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if (Divider == DIVIDER_Q_UPDATE)
 800771c:	2d01      	cmp	r5, #1
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800771e:	bf0c      	ite	eq
 8007720:	f443 1380 	orreq.w	r3, r3, #1048576	@ 0x100000
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8007724:	f443 1300 	orrne.w	r3, r3, #2097152	@ 0x200000
 8007728:	e7e3      	b.n	80076f2 <RCCEx_PLL2_Config+0x9e>
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800772a:	f7fd fb37 	bl	8004d9c <HAL_GetTick>
 800772e:	1b40      	subs	r0, r0, r5
 8007730:	2802      	cmp	r0, #2
 8007732:	d9e7      	bls.n	8007704 <RCCEx_PLL2_Config+0xb0>
 8007734:	e7f0      	b.n	8007718 <RCCEx_PLL2_Config+0xc4>
    return HAL_ERROR;
 8007736:	2001      	movs	r0, #1
 8007738:	e7ef      	b.n	800771a <RCCEx_PLL2_Config+0xc6>
 800773a:	bf00      	nop
 800773c:	58024400 	.word	0x58024400

08007740 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8007740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007742:	4c39      	ldr	r4, [pc, #228]	@ (8007828 <RCCEx_PLL3_Config+0xe8>)
{
 8007744:	4606      	mov	r6, r0
 8007746:	460d      	mov	r5, r1
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007748:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800774a:	f003 0303 	and.w	r3, r3, #3
 800774e:	2b03      	cmp	r3, #3
 8007750:	d067      	beq.n	8007822 <RCCEx_PLL3_Config+0xe2>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8007752:	6823      	ldr	r3, [r4, #0]
 8007754:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007758:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800775a:	f7fd fb1f 	bl	8004d9c <HAL_GetTick>
 800775e:	4607      	mov	r7, r0
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007760:	6823      	ldr	r3, [r4, #0]
 8007762:	009a      	lsls	r2, r3, #2
 8007764:	d449      	bmi.n	80077fa <RCCEx_PLL3_Config+0xba>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8007766:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8007768:	6832      	ldr	r2, [r6, #0]
 800776a:	f023 737c 	bic.w	r3, r3, #66060288	@ 0x3f00000
 800776e:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8007772:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007774:	68b3      	ldr	r3, [r6, #8]
 8007776:	68f2      	ldr	r2, [r6, #12]
 8007778:	3b01      	subs	r3, #1
 800777a:	3a01      	subs	r2, #1
 800777c:	025b      	lsls	r3, r3, #9
 800777e:	0412      	lsls	r2, r2, #16
 8007780:	b29b      	uxth	r3, r3
 8007782:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8007786:	4313      	orrs	r3, r2
 8007788:	6872      	ldr	r2, [r6, #4]
 800778a:	3a01      	subs	r2, #1
 800778c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007790:	4313      	orrs	r3, r2
 8007792:	6932      	ldr	r2, [r6, #16]
 8007794:	3a01      	subs	r2, #1
 8007796:	0612      	lsls	r2, r2, #24
 8007798:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 800779c:	4313      	orrs	r3, r2
 800779e:	6423      	str	r3, [r4, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80077a0:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80077a2:	6972      	ldr	r2, [r6, #20]
 80077a4:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80077a8:	4313      	orrs	r3, r2
 80077aa:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80077ac:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80077ae:	69b2      	ldr	r2, [r6, #24]
 80077b0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80077b4:	4313      	orrs	r3, r2
 80077b6:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80077b8:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80077ba:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80077be:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80077c0:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80077c2:	69f2      	ldr	r2, [r6, #28]
 80077c4:	f36f 03cf 	bfc	r3, #3, #13
 80077c8:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80077cc:	6463      	str	r3, [r4, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80077ce:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80077d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80077d4:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80077d6:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 80077d8:	b9b5      	cbnz	r5, 8007808 <RCCEx_PLL3_Config+0xc8>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80077da:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80077de:	62e3      	str	r3, [r4, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80077e0:	4c11      	ldr	r4, [pc, #68]	@ (8007828 <RCCEx_PLL3_Config+0xe8>)
 80077e2:	6823      	ldr	r3, [r4, #0]
 80077e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80077e8:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80077ea:	f7fd fad7 	bl	8004d9c <HAL_GetTick>
 80077ee:	4605      	mov	r5, r0

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80077f0:	6823      	ldr	r3, [r4, #0]
 80077f2:	009b      	lsls	r3, r3, #2
 80077f4:	d50f      	bpl.n	8007816 <RCCEx_PLL3_Config+0xd6>
    }

  }


  return status;
 80077f6:	2000      	movs	r0, #0
 80077f8:	e005      	b.n	8007806 <RCCEx_PLL3_Config+0xc6>
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80077fa:	f7fd facf 	bl	8004d9c <HAL_GetTick>
 80077fe:	1bc0      	subs	r0, r0, r7
 8007800:	2802      	cmp	r0, #2
 8007802:	d9ad      	bls.n	8007760 <RCCEx_PLL3_Config+0x20>
        return HAL_TIMEOUT;
 8007804:	2003      	movs	r0, #3
}
 8007806:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if (Divider == DIVIDER_Q_UPDATE)
 8007808:	2d01      	cmp	r5, #1
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800780a:	bf0c      	ite	eq
 800780c:	f443 0300 	orreq.w	r3, r3, #8388608	@ 0x800000
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8007810:	f043 7380 	orrne.w	r3, r3, #16777216	@ 0x1000000
 8007814:	e7e3      	b.n	80077de <RCCEx_PLL3_Config+0x9e>
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007816:	f7fd fac1 	bl	8004d9c <HAL_GetTick>
 800781a:	1b40      	subs	r0, r0, r5
 800781c:	2802      	cmp	r0, #2
 800781e:	d9e7      	bls.n	80077f0 <RCCEx_PLL3_Config+0xb0>
 8007820:	e7f0      	b.n	8007804 <RCCEx_PLL3_Config+0xc4>
    return HAL_ERROR;
 8007822:	2001      	movs	r0, #1
 8007824:	e7ef      	b.n	8007806 <RCCEx_PLL3_Config+0xc6>
 8007826:	bf00      	nop
 8007828:	58024400 	.word	0x58024400

0800782c <HAL_RCCEx_PeriphCLKConfig>:
{
 800782c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007830:	6803      	ldr	r3, [r0, #0]
{
 8007832:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007834:	0118      	lsls	r0, r3, #4
 8007836:	d51e      	bpl.n	8007876 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    switch (PeriphClkInit->SpdifrxClockSelection)
 8007838:	6eab      	ldr	r3, [r5, #104]	@ 0x68
 800783a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800783e:	d02b      	beq.n	8007898 <HAL_RCCEx_PeriphCLKConfig+0x6c>
 8007840:	d80f      	bhi.n	8007862 <HAL_RCCEx_PeriphCLKConfig+0x36>
 8007842:	b1d3      	cbz	r3, 800787a <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8007844:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007848:	d01d      	beq.n	8007886 <HAL_RCCEx_PeriphCLKConfig+0x5a>
 800784a:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800784c:	682b      	ldr	r3, [r5, #0]
 800784e:	05d9      	lsls	r1, r3, #23
 8007850:	d551      	bpl.n	80078f6 <HAL_RCCEx_PeriphCLKConfig+0xca>
    switch (PeriphClkInit->Sai1ClockSelection)
 8007852:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 8007854:	2b04      	cmp	r3, #4
 8007856:	d84d      	bhi.n	80078f4 <HAL_RCCEx_PeriphCLKConfig+0xc8>
 8007858:	e8df f003 	tbb	[pc, r3]
 800785c:	29463f24 	.word	0x29463f24
 8007860:	29          	.byte	0x29
 8007861:	00          	.byte	0x00
    switch (PeriphClkInit->SpdifrxClockSelection)
 8007862:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007866:	d1f0      	bne.n	800784a <HAL_RCCEx_PeriphCLKConfig+0x1e>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8007868:	4a85      	ldr	r2, [pc, #532]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800786a:	6ea9      	ldr	r1, [r5, #104]	@ 0x68
 800786c:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800786e:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8007872:	430b      	orrs	r3, r1
 8007874:	6513      	str	r3, [r2, #80]	@ 0x50
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007876:	2600      	movs	r6, #0
 8007878:	e7e8      	b.n	800784c <HAL_RCCEx_PeriphCLKConfig+0x20>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800787a:	4a81      	ldr	r2, [pc, #516]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800787c:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800787e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007882:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8007884:	e7f0      	b.n	8007868 <HAL_RCCEx_PeriphCLKConfig+0x3c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007886:	2102      	movs	r1, #2
 8007888:	f105 0008 	add.w	r0, r5, #8
 800788c:	f7ff fee2 	bl	8007654 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007890:	4606      	mov	r6, r0
    if (ret == HAL_OK)
 8007892:	2800      	cmp	r0, #0
 8007894:	d1da      	bne.n	800784c <HAL_RCCEx_PeriphCLKConfig+0x20>
 8007896:	e7e7      	b.n	8007868 <HAL_RCCEx_PeriphCLKConfig+0x3c>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007898:	2102      	movs	r1, #2
 800789a:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 800789e:	f7ff ff4f 	bl	8007740 <RCCEx_PLL3_Config>
 80078a2:	e7f5      	b.n	8007890 <HAL_RCCEx_PeriphCLKConfig+0x64>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80078a4:	4a76      	ldr	r2, [pc, #472]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80078a6:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80078a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80078ac:	62d3      	str	r3, [r2, #44]	@ 0x2c
    switch (PeriphClkInit->SpdifrxClockSelection)
 80078ae:	4634      	mov	r4, r6
    if (ret == HAL_OK)
 80078b0:	bb1c      	cbnz	r4, 80078fa <HAL_RCCEx_PeriphCLKConfig+0xce>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80078b2:	4a73      	ldr	r2, [pc, #460]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80078b4:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 80078b6:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 80078b8:	f023 0307 	bic.w	r3, r3, #7
 80078bc:	430b      	orrs	r3, r1
 80078be:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80078c0:	682b      	ldr	r3, [r5, #0]
 80078c2:	059a      	lsls	r2, r3, #22
 80078c4:	d528      	bpl.n	8007918 <HAL_RCCEx_PeriphCLKConfig+0xec>
    switch (PeriphClkInit->Sai23ClockSelection)
 80078c6:	6deb      	ldr	r3, [r5, #92]	@ 0x5c
 80078c8:	2b80      	cmp	r3, #128	@ 0x80
 80078ca:	d043      	beq.n	8007954 <HAL_RCCEx_PeriphCLKConfig+0x128>
 80078cc:	d817      	bhi.n	80078fe <HAL_RCCEx_PeriphCLKConfig+0xd2>
 80078ce:	b3a3      	cbz	r3, 800793a <HAL_RCCEx_PeriphCLKConfig+0x10e>
 80078d0:	2b40      	cmp	r3, #64	@ 0x40
 80078d2:	d038      	beq.n	8007946 <HAL_RCCEx_PeriphCLKConfig+0x11a>
 80078d4:	2601      	movs	r6, #1
 80078d6:	4634      	mov	r4, r6
 80078d8:	e01e      	b.n	8007918 <HAL_RCCEx_PeriphCLKConfig+0xec>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80078da:	2100      	movs	r1, #0
 80078dc:	f105 0008 	add.w	r0, r5, #8
 80078e0:	f7ff feb8 	bl	8007654 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80078e4:	4604      	mov	r4, r0
        break;
 80078e6:	e7e3      	b.n	80078b0 <HAL_RCCEx_PeriphCLKConfig+0x84>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80078e8:	2100      	movs	r1, #0
 80078ea:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 80078ee:	f7ff ff27 	bl	8007740 <RCCEx_PLL3_Config>
 80078f2:	e7f7      	b.n	80078e4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    switch (PeriphClkInit->Sai1ClockSelection)
 80078f4:	2601      	movs	r6, #1
 80078f6:	4634      	mov	r4, r6
 80078f8:	e7e2      	b.n	80078c0 <HAL_RCCEx_PeriphCLKConfig+0x94>
      status = ret;
 80078fa:	4626      	mov	r6, r4
 80078fc:	e7e0      	b.n	80078c0 <HAL_RCCEx_PeriphCLKConfig+0x94>
    switch (PeriphClkInit->Sai23ClockSelection)
 80078fe:	2bc0      	cmp	r3, #192	@ 0xc0
 8007900:	d002      	beq.n	8007908 <HAL_RCCEx_PeriphCLKConfig+0xdc>
 8007902:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007906:	d1e5      	bne.n	80078d4 <HAL_RCCEx_PeriphCLKConfig+0xa8>
    if (ret == HAL_OK)
 8007908:	bb54      	cbnz	r4, 8007960 <HAL_RCCEx_PeriphCLKConfig+0x134>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800790a:	4a5d      	ldr	r2, [pc, #372]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800790c:	6de9      	ldr	r1, [r5, #92]	@ 0x5c
 800790e:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8007910:	f423 73e0 	bic.w	r3, r3, #448	@ 0x1c0
 8007914:	430b      	orrs	r3, r1
 8007916:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8007918:	682b      	ldr	r3, [r5, #0]
 800791a:	055b      	lsls	r3, r3, #21
 800791c:	d531      	bpl.n	8007982 <HAL_RCCEx_PeriphCLKConfig+0x156>
    switch (PeriphClkInit->Sai4AClockSelection)
 800791e:	f8d5 30a8 	ldr.w	r3, [r5, #168]	@ 0xa8
 8007922:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007926:	d049      	beq.n	80079bc <HAL_RCCEx_PeriphCLKConfig+0x190>
 8007928:	d81c      	bhi.n	8007964 <HAL_RCCEx_PeriphCLKConfig+0x138>
 800792a:	2b00      	cmp	r3, #0
 800792c:	d039      	beq.n	80079a2 <HAL_RCCEx_PeriphCLKConfig+0x176>
 800792e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007932:	d03c      	beq.n	80079ae <HAL_RCCEx_PeriphCLKConfig+0x182>
 8007934:	2601      	movs	r6, #1
 8007936:	4634      	mov	r4, r6
 8007938:	e023      	b.n	8007982 <HAL_RCCEx_PeriphCLKConfig+0x156>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800793a:	4a51      	ldr	r2, [pc, #324]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800793c:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800793e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007942:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 8007944:	e7e0      	b.n	8007908 <HAL_RCCEx_PeriphCLKConfig+0xdc>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007946:	2100      	movs	r1, #0
 8007948:	f105 0008 	add.w	r0, r5, #8
 800794c:	f7ff fe82 	bl	8007654 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007950:	4604      	mov	r4, r0
        break;
 8007952:	e7d9      	b.n	8007908 <HAL_RCCEx_PeriphCLKConfig+0xdc>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007954:	2100      	movs	r1, #0
 8007956:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 800795a:	f7ff fef1 	bl	8007740 <RCCEx_PLL3_Config>
 800795e:	e7f7      	b.n	8007950 <HAL_RCCEx_PeriphCLKConfig+0x124>
      status = ret;
 8007960:	4626      	mov	r6, r4
 8007962:	e7d9      	b.n	8007918 <HAL_RCCEx_PeriphCLKConfig+0xec>
    switch (PeriphClkInit->Sai4AClockSelection)
 8007964:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007968:	d002      	beq.n	8007970 <HAL_RCCEx_PeriphCLKConfig+0x144>
 800796a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800796e:	d1e1      	bne.n	8007934 <HAL_RCCEx_PeriphCLKConfig+0x108>
    if (ret == HAL_OK)
 8007970:	bb54      	cbnz	r4, 80079c8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8007972:	4a43      	ldr	r2, [pc, #268]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8007974:	f8d5 10a8 	ldr.w	r1, [r5, #168]	@ 0xa8
 8007978:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 800797a:	f423 0360 	bic.w	r3, r3, #14680064	@ 0xe00000
 800797e:	430b      	orrs	r3, r1
 8007980:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8007982:	682b      	ldr	r3, [r5, #0]
 8007984:	051f      	lsls	r7, r3, #20
 8007986:	d530      	bpl.n	80079ea <HAL_RCCEx_PeriphCLKConfig+0x1be>
    switch (PeriphClkInit->Sai4BClockSelection)
 8007988:	f8d5 30ac 	ldr.w	r3, [r5, #172]	@ 0xac
 800798c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007990:	d045      	beq.n	8007a1e <HAL_RCCEx_PeriphCLKConfig+0x1f2>
 8007992:	d81b      	bhi.n	80079cc <HAL_RCCEx_PeriphCLKConfig+0x1a0>
 8007994:	b3b3      	cbz	r3, 8007a04 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 8007996:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800799a:	d039      	beq.n	8007a10 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800799c:	2601      	movs	r6, #1
 800799e:	4634      	mov	r4, r6
 80079a0:	e023      	b.n	80079ea <HAL_RCCEx_PeriphCLKConfig+0x1be>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80079a2:	4a37      	ldr	r2, [pc, #220]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80079a4:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80079a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80079aa:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 80079ac:	e7e0      	b.n	8007970 <HAL_RCCEx_PeriphCLKConfig+0x144>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80079ae:	2100      	movs	r1, #0
 80079b0:	f105 0008 	add.w	r0, r5, #8
 80079b4:	f7ff fe4e 	bl	8007654 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80079b8:	4604      	mov	r4, r0
        break;
 80079ba:	e7d9      	b.n	8007970 <HAL_RCCEx_PeriphCLKConfig+0x144>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80079bc:	2100      	movs	r1, #0
 80079be:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 80079c2:	f7ff febd 	bl	8007740 <RCCEx_PLL3_Config>
 80079c6:	e7f7      	b.n	80079b8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      status = ret;
 80079c8:	4626      	mov	r6, r4
 80079ca:	e7da      	b.n	8007982 <HAL_RCCEx_PeriphCLKConfig+0x156>
    switch (PeriphClkInit->Sai4BClockSelection)
 80079cc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80079d0:	d002      	beq.n	80079d8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
 80079d2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80079d6:	d1e1      	bne.n	800799c <HAL_RCCEx_PeriphCLKConfig+0x170>
    if (ret == HAL_OK)
 80079d8:	bb3c      	cbnz	r4, 8007a2a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80079da:	4a29      	ldr	r2, [pc, #164]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80079dc:	f8d5 10ac 	ldr.w	r1, [r5, #172]	@ 0xac
 80079e0:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 80079e2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80079e6:	430b      	orrs	r3, r1
 80079e8:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80079ea:	682b      	ldr	r3, [r5, #0]
 80079ec:	0198      	lsls	r0, r3, #6
 80079ee:	d528      	bpl.n	8007a42 <HAL_RCCEx_PeriphCLKConfig+0x216>
    switch (PeriphClkInit->QspiClockSelection)
 80079f0:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 80079f2:	2b20      	cmp	r3, #32
 80079f4:	d03b      	beq.n	8007a6e <HAL_RCCEx_PeriphCLKConfig+0x242>
 80079f6:	d81a      	bhi.n	8007a2e <HAL_RCCEx_PeriphCLKConfig+0x202>
 80079f8:	b1db      	cbz	r3, 8007a32 <HAL_RCCEx_PeriphCLKConfig+0x206>
 80079fa:	2b10      	cmp	r3, #16
 80079fc:	d031      	beq.n	8007a62 <HAL_RCCEx_PeriphCLKConfig+0x236>
 80079fe:	2601      	movs	r6, #1
 8007a00:	4634      	mov	r4, r6
 8007a02:	e01e      	b.n	8007a42 <HAL_RCCEx_PeriphCLKConfig+0x216>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007a04:	4a1e      	ldr	r2, [pc, #120]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8007a06:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8007a08:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007a0c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 8007a0e:	e7e3      	b.n	80079d8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007a10:	2100      	movs	r1, #0
 8007a12:	f105 0008 	add.w	r0, r5, #8
 8007a16:	f7ff fe1d 	bl	8007654 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007a1a:	4604      	mov	r4, r0
        break;
 8007a1c:	e7dc      	b.n	80079d8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007a1e:	2100      	movs	r1, #0
 8007a20:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8007a24:	f7ff fe8c 	bl	8007740 <RCCEx_PLL3_Config>
 8007a28:	e7f7      	b.n	8007a1a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
      status = ret;
 8007a2a:	4626      	mov	r6, r4
 8007a2c:	e7dd      	b.n	80079ea <HAL_RCCEx_PeriphCLKConfig+0x1be>
    switch (PeriphClkInit->QspiClockSelection)
 8007a2e:	2b30      	cmp	r3, #48	@ 0x30
 8007a30:	d1e5      	bne.n	80079fe <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    if (ret == HAL_OK)
 8007a32:	bb1c      	cbnz	r4, 8007a7c <HAL_RCCEx_PeriphCLKConfig+0x250>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8007a34:	4a12      	ldr	r2, [pc, #72]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8007a36:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8007a38:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8007a3a:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8007a3e:	430b      	orrs	r3, r1
 8007a40:	64d3      	str	r3, [r2, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8007a42:	682b      	ldr	r3, [r5, #0]
 8007a44:	04d9      	lsls	r1, r3, #19
 8007a46:	d52c      	bpl.n	8007aa2 <HAL_RCCEx_PeriphCLKConfig+0x276>
    switch (PeriphClkInit->Spi123ClockSelection)
 8007a48:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 8007a4a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007a4e:	d074      	beq.n	8007b3a <HAL_RCCEx_PeriphCLKConfig+0x30e>
 8007a50:	d818      	bhi.n	8007a84 <HAL_RCCEx_PeriphCLKConfig+0x258>
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d064      	beq.n	8007b20 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
 8007a56:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007a5a:	d067      	beq.n	8007b2c <HAL_RCCEx_PeriphCLKConfig+0x300>
 8007a5c:	2601      	movs	r6, #1
 8007a5e:	4634      	mov	r4, r6
 8007a60:	e01f      	b.n	8007aa2 <HAL_RCCEx_PeriphCLKConfig+0x276>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007a62:	4a07      	ldr	r2, [pc, #28]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8007a64:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8007a66:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007a6a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 8007a6c:	e7e1      	b.n	8007a32 <HAL_RCCEx_PeriphCLKConfig+0x206>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007a6e:	2102      	movs	r1, #2
 8007a70:	f105 0008 	add.w	r0, r5, #8
 8007a74:	f7ff fdee 	bl	8007654 <RCCEx_PLL2_Config>
 8007a78:	4604      	mov	r4, r0
        break;
 8007a7a:	e7da      	b.n	8007a32 <HAL_RCCEx_PeriphCLKConfig+0x206>
      status = ret;
 8007a7c:	4626      	mov	r6, r4
 8007a7e:	e7e0      	b.n	8007a42 <HAL_RCCEx_PeriphCLKConfig+0x216>
 8007a80:	58024400 	.word	0x58024400
    switch (PeriphClkInit->Spi123ClockSelection)
 8007a84:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007a88:	d002      	beq.n	8007a90 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8007a8a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007a8e:	d1e5      	bne.n	8007a5c <HAL_RCCEx_PeriphCLKConfig+0x230>
    if (ret == HAL_OK)
 8007a90:	2c00      	cmp	r4, #0
 8007a92:	d158      	bne.n	8007b46 <HAL_RCCEx_PeriphCLKConfig+0x31a>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8007a94:	4a9d      	ldr	r2, [pc, #628]	@ (8007d0c <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8007a96:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 8007a98:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8007a9a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007a9e:	430b      	orrs	r3, r1
 8007aa0:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8007aa2:	682b      	ldr	r3, [r5, #0]
 8007aa4:	049a      	lsls	r2, r3, #18
 8007aa6:	d50b      	bpl.n	8007ac0 <HAL_RCCEx_PeriphCLKConfig+0x294>
    switch (PeriphClkInit->Spi45ClockSelection)
 8007aa8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007aaa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007aae:	d064      	beq.n	8007b7a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8007ab0:	d84b      	bhi.n	8007b4a <HAL_RCCEx_PeriphCLKConfig+0x31e>
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d051      	beq.n	8007b5a <HAL_RCCEx_PeriphCLKConfig+0x32e>
 8007ab6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007aba:	d057      	beq.n	8007b6c <HAL_RCCEx_PeriphCLKConfig+0x340>
 8007abc:	2601      	movs	r6, #1
 8007abe:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8007ac0:	682b      	ldr	r3, [r5, #0]
 8007ac2:	045b      	lsls	r3, r3, #17
 8007ac4:	d50c      	bpl.n	8007ae0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    switch (PeriphClkInit->Spi6ClockSelection)
 8007ac6:	f8d5 30b0 	ldr.w	r3, [r5, #176]	@ 0xb0
 8007aca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007ace:	d075      	beq.n	8007bbc <HAL_RCCEx_PeriphCLKConfig+0x390>
 8007ad0:	d85b      	bhi.n	8007b8a <HAL_RCCEx_PeriphCLKConfig+0x35e>
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d061      	beq.n	8007b9a <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8007ad6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007ada:	d068      	beq.n	8007bae <HAL_RCCEx_PeriphCLKConfig+0x382>
 8007adc:	2601      	movs	r6, #1
 8007ade:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007ae0:	682b      	ldr	r3, [r5, #0]
 8007ae2:	041f      	lsls	r7, r3, #16
 8007ae4:	d511      	bpl.n	8007b0a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    switch (PeriphClkInit->FdcanClockSelection)
 8007ae6:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8007ae8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007aec:	d06e      	beq.n	8007bcc <HAL_RCCEx_PeriphCLKConfig+0x3a0>
 8007aee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007af2:	d071      	beq.n	8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d176      	bne.n	8007be6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    if (ret == HAL_OK)
 8007af8:	2c00      	cmp	r4, #0
 8007afa:	d177      	bne.n	8007bec <HAL_RCCEx_PeriphCLKConfig+0x3c0>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007afc:	4a83      	ldr	r2, [pc, #524]	@ (8007d0c <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8007afe:	6f29      	ldr	r1, [r5, #112]	@ 0x70
 8007b00:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8007b02:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 8007b06:	430b      	orrs	r3, r1
 8007b08:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8007b0a:	682b      	ldr	r3, [r5, #0]
 8007b0c:	01d8      	lsls	r0, r3, #7
 8007b0e:	d57d      	bpl.n	8007c0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    switch (PeriphClkInit->FmcClockSelection)
 8007b10:	6cab      	ldr	r3, [r5, #72]	@ 0x48
 8007b12:	2b03      	cmp	r3, #3
 8007b14:	f200 80bf 	bhi.w	8007c96 <HAL_RCCEx_PeriphCLKConfig+0x46a>
 8007b18:	e8df f003 	tbb	[pc, r3]
 8007b1c:	6fb66a6f 	.word	0x6fb66a6f
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007b20:	4a7a      	ldr	r2, [pc, #488]	@ (8007d0c <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8007b22:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8007b24:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007b28:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 8007b2a:	e7b1      	b.n	8007a90 <HAL_RCCEx_PeriphCLKConfig+0x264>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007b2c:	2100      	movs	r1, #0
 8007b2e:	f105 0008 	add.w	r0, r5, #8
 8007b32:	f7ff fd8f 	bl	8007654 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007b36:	4604      	mov	r4, r0
        break;
 8007b38:	e7aa      	b.n	8007a90 <HAL_RCCEx_PeriphCLKConfig+0x264>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007b3a:	2100      	movs	r1, #0
 8007b3c:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8007b40:	f7ff fdfe 	bl	8007740 <RCCEx_PLL3_Config>
 8007b44:	e7f7      	b.n	8007b36 <HAL_RCCEx_PeriphCLKConfig+0x30a>
      status = ret;
 8007b46:	4626      	mov	r6, r4
 8007b48:	e7ab      	b.n	8007aa2 <HAL_RCCEx_PeriphCLKConfig+0x276>
    switch (PeriphClkInit->Spi45ClockSelection)
 8007b4a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007b4e:	f5b2 2f80 	cmp.w	r2, #262144	@ 0x40000
 8007b52:	d002      	beq.n	8007b5a <HAL_RCCEx_PeriphCLKConfig+0x32e>
 8007b54:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007b58:	d1b0      	bne.n	8007abc <HAL_RCCEx_PeriphCLKConfig+0x290>
    if (ret == HAL_OK)
 8007b5a:	b9a4      	cbnz	r4, 8007b86 <HAL_RCCEx_PeriphCLKConfig+0x35a>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8007b5c:	4a6b      	ldr	r2, [pc, #428]	@ (8007d0c <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8007b5e:	6e69      	ldr	r1, [r5, #100]	@ 0x64
 8007b60:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8007b62:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8007b66:	430b      	orrs	r3, r1
 8007b68:	6513      	str	r3, [r2, #80]	@ 0x50
 8007b6a:	e7a9      	b.n	8007ac0 <HAL_RCCEx_PeriphCLKConfig+0x294>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007b6c:	2101      	movs	r1, #1
 8007b6e:	f105 0008 	add.w	r0, r5, #8
 8007b72:	f7ff fd6f 	bl	8007654 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007b76:	4604      	mov	r4, r0
        break;
 8007b78:	e7ef      	b.n	8007b5a <HAL_RCCEx_PeriphCLKConfig+0x32e>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007b7a:	2101      	movs	r1, #1
 8007b7c:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8007b80:	f7ff fdde 	bl	8007740 <RCCEx_PLL3_Config>
 8007b84:	e7f7      	b.n	8007b76 <HAL_RCCEx_PeriphCLKConfig+0x34a>
      status = ret;
 8007b86:	4626      	mov	r6, r4
 8007b88:	e79a      	b.n	8007ac0 <HAL_RCCEx_PeriphCLKConfig+0x294>
    switch (PeriphClkInit->Spi6ClockSelection)
 8007b8a:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8007b8e:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8007b92:	d002      	beq.n	8007b9a <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8007b94:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007b98:	d1a0      	bne.n	8007adc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
    if (ret == HAL_OK)
 8007b9a:	b9ac      	cbnz	r4, 8007bc8 <HAL_RCCEx_PeriphCLKConfig+0x39c>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8007b9c:	4a5b      	ldr	r2, [pc, #364]	@ (8007d0c <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8007b9e:	f8d5 10b0 	ldr.w	r1, [r5, #176]	@ 0xb0
 8007ba2:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8007ba4:	f023 43e0 	bic.w	r3, r3, #1879048192	@ 0x70000000
 8007ba8:	430b      	orrs	r3, r1
 8007baa:	6593      	str	r3, [r2, #88]	@ 0x58
 8007bac:	e798      	b.n	8007ae0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007bae:	2101      	movs	r1, #1
 8007bb0:	f105 0008 	add.w	r0, r5, #8
 8007bb4:	f7ff fd4e 	bl	8007654 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007bb8:	4604      	mov	r4, r0
        break;
 8007bba:	e7ee      	b.n	8007b9a <HAL_RCCEx_PeriphCLKConfig+0x36e>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007bbc:	2101      	movs	r1, #1
 8007bbe:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8007bc2:	f7ff fdbd 	bl	8007740 <RCCEx_PLL3_Config>
 8007bc6:	e7f7      	b.n	8007bb8 <HAL_RCCEx_PeriphCLKConfig+0x38c>
      status = ret;
 8007bc8:	4626      	mov	r6, r4
 8007bca:	e789      	b.n	8007ae0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007bcc:	4a4f      	ldr	r2, [pc, #316]	@ (8007d0c <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8007bce:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8007bd0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007bd4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 8007bd6:	e78f      	b.n	8007af8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007bd8:	2101      	movs	r1, #1
 8007bda:	f105 0008 	add.w	r0, r5, #8
 8007bde:	f7ff fd39 	bl	8007654 <RCCEx_PLL2_Config>
 8007be2:	4604      	mov	r4, r0
        break;
 8007be4:	e788      	b.n	8007af8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
    switch (PeriphClkInit->FdcanClockSelection)
 8007be6:	2601      	movs	r6, #1
 8007be8:	4634      	mov	r4, r6
 8007bea:	e78e      	b.n	8007b0a <HAL_RCCEx_PeriphCLKConfig+0x2de>
      status = ret;
 8007bec:	4626      	mov	r6, r4
 8007bee:	e78c      	b.n	8007b0a <HAL_RCCEx_PeriphCLKConfig+0x2de>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007bf0:	4a46      	ldr	r2, [pc, #280]	@ (8007d0c <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8007bf2:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8007bf4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007bf8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8007bfa:	2c00      	cmp	r4, #0
 8007bfc:	d14e      	bne.n	8007c9c <HAL_RCCEx_PeriphCLKConfig+0x470>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8007bfe:	4a43      	ldr	r2, [pc, #268]	@ (8007d0c <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8007c00:	6ca9      	ldr	r1, [r5, #72]	@ 0x48
 8007c02:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8007c04:	f023 0303 	bic.w	r3, r3, #3
 8007c08:	430b      	orrs	r3, r1
 8007c0a:	64d3      	str	r3, [r2, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007c0c:	682b      	ldr	r3, [r5, #0]
 8007c0e:	0259      	lsls	r1, r3, #9
 8007c10:	d54e      	bpl.n	8007cb0 <HAL_RCCEx_PeriphCLKConfig+0x484>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007c12:	4f3f      	ldr	r7, [pc, #252]	@ (8007d10 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007c14:	683b      	ldr	r3, [r7, #0]
 8007c16:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007c1a:	603b      	str	r3, [r7, #0]
    tickstart = HAL_GetTick();
 8007c1c:	f7fd f8be 	bl	8004d9c <HAL_GetTick>
 8007c20:	4680      	mov	r8, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007c22:	683b      	ldr	r3, [r7, #0]
 8007c24:	05da      	lsls	r2, r3, #23
 8007c26:	d53b      	bpl.n	8007ca0 <HAL_RCCEx_PeriphCLKConfig+0x474>
    if (ret == HAL_OK)
 8007c28:	2c00      	cmp	r4, #0
 8007c2a:	d175      	bne.n	8007d18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8007c2c:	4b37      	ldr	r3, [pc, #220]	@ (8007d0c <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8007c2e:	f8d5 00b4 	ldr.w	r0, [r5, #180]	@ 0xb4
 8007c32:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007c34:	4042      	eors	r2, r0
 8007c36:	f412 7f40 	tst.w	r2, #768	@ 0x300
 8007c3a:	d00b      	beq.n	8007c54 <HAL_RCCEx_PeriphCLKConfig+0x428>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007c3c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 8007c3e:	6f19      	ldr	r1, [r3, #112]	@ 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007c40:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 8007c44:	f441 3180 	orr.w	r1, r1, #65536	@ 0x10000
 8007c48:	6719      	str	r1, [r3, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007c4a:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8007c4c:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 8007c50:	6719      	str	r1, [r3, #112]	@ 0x70
        RCC->BDCR = tmpreg;
 8007c52:	671a      	str	r2, [r3, #112]	@ 0x70
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8007c54:	f5b0 7f80 	cmp.w	r0, #256	@ 0x100
 8007c58:	d042      	beq.n	8007ce0 <HAL_RCCEx_PeriphCLKConfig+0x4b4>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007c5a:	f8d5 30b4 	ldr.w	r3, [r5, #180]	@ 0xb4
 8007c5e:	492b      	ldr	r1, [pc, #172]	@ (8007d0c <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8007c60:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 8007c64:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 8007c68:	d14b      	bne.n	8007d02 <HAL_RCCEx_PeriphCLKConfig+0x4d6>
 8007c6a:	6908      	ldr	r0, [r1, #16]
 8007c6c:	4a29      	ldr	r2, [pc, #164]	@ (8007d14 <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 8007c6e:	f420 507c 	bic.w	r0, r0, #16128	@ 0x3f00
 8007c72:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 8007c76:	4302      	orrs	r2, r0
 8007c78:	610a      	str	r2, [r1, #16]
 8007c7a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007c7e:	4a23      	ldr	r2, [pc, #140]	@ (8007d0c <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8007c80:	6f11      	ldr	r1, [r2, #112]	@ 0x70
 8007c82:	430b      	orrs	r3, r1
 8007c84:	6713      	str	r3, [r2, #112]	@ 0x70
 8007c86:	e013      	b.n	8007cb0 <HAL_RCCEx_PeriphCLKConfig+0x484>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007c88:	2102      	movs	r1, #2
 8007c8a:	f105 0008 	add.w	r0, r5, #8
 8007c8e:	f7ff fce1 	bl	8007654 <RCCEx_PLL2_Config>
 8007c92:	4604      	mov	r4, r0
        break;
 8007c94:	e7b1      	b.n	8007bfa <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    switch (PeriphClkInit->FmcClockSelection)
 8007c96:	2601      	movs	r6, #1
 8007c98:	4634      	mov	r4, r6
 8007c9a:	e7b7      	b.n	8007c0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>
      status = ret;
 8007c9c:	4626      	mov	r6, r4
 8007c9e:	e7b5      	b.n	8007c0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007ca0:	f7fd f87c 	bl	8004d9c <HAL_GetTick>
 8007ca4:	eba0 0008 	sub.w	r0, r0, r8
 8007ca8:	2864      	cmp	r0, #100	@ 0x64
 8007caa:	d9ba      	bls.n	8007c22 <HAL_RCCEx_PeriphCLKConfig+0x3f6>
        ret = HAL_TIMEOUT;
 8007cac:	2603      	movs	r6, #3
 8007cae:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8007cb0:	682b      	ldr	r3, [r5, #0]
 8007cb2:	07d8      	lsls	r0, r3, #31
 8007cb4:	d509      	bpl.n	8007cca <HAL_RCCEx_PeriphCLKConfig+0x49e>
    switch (PeriphClkInit->Usart16ClockSelection)
 8007cb6:	6feb      	ldr	r3, [r5, #124]	@ 0x7c
 8007cb8:	2b10      	cmp	r3, #16
 8007cba:	d045      	beq.n	8007d48 <HAL_RCCEx_PeriphCLKConfig+0x51c>
 8007cbc:	d82e      	bhi.n	8007d1c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d032      	beq.n	8007d28 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 8007cc2:	2b08      	cmp	r3, #8
 8007cc4:	d039      	beq.n	8007d3a <HAL_RCCEx_PeriphCLKConfig+0x50e>
 8007cc6:	2601      	movs	r6, #1
 8007cc8:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007cca:	682b      	ldr	r3, [r5, #0]
 8007ccc:	0799      	lsls	r1, r3, #30
 8007cce:	d551      	bpl.n	8007d74 <HAL_RCCEx_PeriphCLKConfig+0x548>
    switch (PeriphClkInit->Usart234578ClockSelection)
 8007cd0:	6fab      	ldr	r3, [r5, #120]	@ 0x78
 8007cd2:	2b05      	cmp	r3, #5
 8007cd4:	d864      	bhi.n	8007da0 <HAL_RCCEx_PeriphCLKConfig+0x574>
 8007cd6:	e8df f003 	tbb	[pc, r3]
 8007cda:	3f45      	.short	0x3f45
 8007cdc:	4545455d 	.word	0x4545455d
        tickstart = HAL_GetTick();
 8007ce0:	f7fd f85c 	bl	8004d9c <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007ce4:	f8df 8024 	ldr.w	r8, [pc, #36]	@ 8007d0c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        tickstart = HAL_GetTick();
 8007ce8:	4607      	mov	r7, r0
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007cea:	f241 3988 	movw	r9, #5000	@ 0x1388
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007cee:	f8d8 3070 	ldr.w	r3, [r8, #112]	@ 0x70
 8007cf2:	079b      	lsls	r3, r3, #30
 8007cf4:	d4b1      	bmi.n	8007c5a <HAL_RCCEx_PeriphCLKConfig+0x42e>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007cf6:	f7fd f851 	bl	8004d9c <HAL_GetTick>
 8007cfa:	1bc0      	subs	r0, r0, r7
 8007cfc:	4548      	cmp	r0, r9
 8007cfe:	d9f6      	bls.n	8007cee <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8007d00:	e7d4      	b.n	8007cac <HAL_RCCEx_PeriphCLKConfig+0x480>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007d02:	690a      	ldr	r2, [r1, #16]
 8007d04:	f422 527c 	bic.w	r2, r2, #16128	@ 0x3f00
 8007d08:	e7b6      	b.n	8007c78 <HAL_RCCEx_PeriphCLKConfig+0x44c>
 8007d0a:	bf00      	nop
 8007d0c:	58024400 	.word	0x58024400
 8007d10:	58024800 	.word	0x58024800
 8007d14:	00ffffcf 	.word	0x00ffffcf
      status = ret;
 8007d18:	4626      	mov	r6, r4
 8007d1a:	e7c9      	b.n	8007cb0 <HAL_RCCEx_PeriphCLKConfig+0x484>
    switch (PeriphClkInit->Usart16ClockSelection)
 8007d1c:	f023 0208 	bic.w	r2, r3, #8
 8007d20:	2a20      	cmp	r2, #32
 8007d22:	d001      	beq.n	8007d28 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 8007d24:	2b18      	cmp	r3, #24
 8007d26:	d1ce      	bne.n	8007cc6 <HAL_RCCEx_PeriphCLKConfig+0x49a>
    if (ret == HAL_OK)
 8007d28:	b9a4      	cbnz	r4, 8007d54 <HAL_RCCEx_PeriphCLKConfig+0x528>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8007d2a:	4a20      	ldr	r2, [pc, #128]	@ (8007dac <HAL_RCCEx_PeriphCLKConfig+0x580>)
 8007d2c:	6fe9      	ldr	r1, [r5, #124]	@ 0x7c
 8007d2e:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8007d30:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8007d34:	430b      	orrs	r3, r1
 8007d36:	6553      	str	r3, [r2, #84]	@ 0x54
 8007d38:	e7c7      	b.n	8007cca <HAL_RCCEx_PeriphCLKConfig+0x49e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007d3a:	2101      	movs	r1, #1
 8007d3c:	f105 0008 	add.w	r0, r5, #8
 8007d40:	f7ff fc88 	bl	8007654 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007d44:	4604      	mov	r4, r0
        break;
 8007d46:	e7ef      	b.n	8007d28 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007d48:	2101      	movs	r1, #1
 8007d4a:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8007d4e:	f7ff fcf7 	bl	8007740 <RCCEx_PLL3_Config>
 8007d52:	e7f7      	b.n	8007d44 <HAL_RCCEx_PeriphCLKConfig+0x518>
      status = ret;
 8007d54:	4626      	mov	r6, r4
 8007d56:	e7b8      	b.n	8007cca <HAL_RCCEx_PeriphCLKConfig+0x49e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007d58:	2101      	movs	r1, #1
 8007d5a:	f105 0008 	add.w	r0, r5, #8
 8007d5e:	f7ff fc79 	bl	8007654 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007d62:	4604      	mov	r4, r0
    if (ret == HAL_OK)
 8007d64:	b9fc      	cbnz	r4, 8007da6 <HAL_RCCEx_PeriphCLKConfig+0x57a>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8007d66:	4a11      	ldr	r2, [pc, #68]	@ (8007dac <HAL_RCCEx_PeriphCLKConfig+0x580>)
 8007d68:	6fa9      	ldr	r1, [r5, #120]	@ 0x78
 8007d6a:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8007d6c:	f023 0307 	bic.w	r3, r3, #7
 8007d70:	430b      	orrs	r3, r1
 8007d72:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007d74:	682b      	ldr	r3, [r5, #0]
 8007d76:	075a      	lsls	r2, r3, #29
 8007d78:	d52b      	bpl.n	8007dd2 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8007d7a:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8007d7e:	2b05      	cmp	r3, #5
 8007d80:	f200 816e 	bhi.w	8008060 <HAL_RCCEx_PeriphCLKConfig+0x834>
 8007d84:	e8df f013 	tbh	[pc, r3, lsl #1]
 8007d88:	0014001a 	.word	0x0014001a
 8007d8c:	001a0166 	.word	0x001a0166
 8007d90:	001a001a 	.word	0x001a001a
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007d94:	2101      	movs	r1, #1
 8007d96:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8007d9a:	f7ff fcd1 	bl	8007740 <RCCEx_PLL3_Config>
 8007d9e:	e7e0      	b.n	8007d62 <HAL_RCCEx_PeriphCLKConfig+0x536>
    switch (PeriphClkInit->Usart234578ClockSelection)
 8007da0:	2601      	movs	r6, #1
 8007da2:	4634      	mov	r4, r6
 8007da4:	e7e6      	b.n	8007d74 <HAL_RCCEx_PeriphCLKConfig+0x548>
      status = ret;
 8007da6:	4626      	mov	r6, r4
 8007da8:	e7e4      	b.n	8007d74 <HAL_RCCEx_PeriphCLKConfig+0x548>
 8007daa:	bf00      	nop
 8007dac:	58024400 	.word	0x58024400
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007db0:	2101      	movs	r1, #1
 8007db2:	f105 0008 	add.w	r0, r5, #8
 8007db6:	f7ff fc4d 	bl	8007654 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007dba:	4604      	mov	r4, r0
    if (ret == HAL_OK)
 8007dbc:	2c00      	cmp	r4, #0
 8007dbe:	f040 8152 	bne.w	8008066 <HAL_RCCEx_PeriphCLKConfig+0x83a>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007dc2:	4aaa      	ldr	r2, [pc, #680]	@ (800806c <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8007dc4:	f8d5 1094 	ldr.w	r1, [r5, #148]	@ 0x94
 8007dc8:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8007dca:	f023 0307 	bic.w	r3, r3, #7
 8007dce:	430b      	orrs	r3, r1
 8007dd0:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007dd2:	682b      	ldr	r3, [r5, #0]
 8007dd4:	069b      	lsls	r3, r3, #26
 8007dd6:	d510      	bpl.n	8007dfa <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    switch (PeriphClkInit->Lptim1ClockSelection)
 8007dd8:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 8007ddc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007de0:	f000 8160 	beq.w	80080a4 <HAL_RCCEx_PeriphCLKConfig+0x878>
 8007de4:	f200 8144 	bhi.w	8008070 <HAL_RCCEx_PeriphCLKConfig+0x844>
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	f000 814a 	beq.w	8008082 <HAL_RCCEx_PeriphCLKConfig+0x856>
 8007dee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007df2:	f000 8150 	beq.w	8008096 <HAL_RCCEx_PeriphCLKConfig+0x86a>
 8007df6:	2601      	movs	r6, #1
 8007df8:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007dfa:	682b      	ldr	r3, [r5, #0]
 8007dfc:	065f      	lsls	r7, r3, #25
 8007dfe:	d510      	bpl.n	8007e22 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
    switch (PeriphClkInit->Lptim2ClockSelection)
 8007e00:	f8d5 309c 	ldr.w	r3, [r5, #156]	@ 0x9c
 8007e04:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007e08:	f000 816e 	beq.w	80080e8 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 8007e0c:	f200 8152 	bhi.w	80080b4 <HAL_RCCEx_PeriphCLKConfig+0x888>
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	f000 8158 	beq.w	80080c6 <HAL_RCCEx_PeriphCLKConfig+0x89a>
 8007e16:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007e1a:	f000 815e 	beq.w	80080da <HAL_RCCEx_PeriphCLKConfig+0x8ae>
 8007e1e:	2601      	movs	r6, #1
 8007e20:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007e22:	682b      	ldr	r3, [r5, #0]
 8007e24:	0618      	lsls	r0, r3, #24
 8007e26:	d510      	bpl.n	8007e4a <HAL_RCCEx_PeriphCLKConfig+0x61e>
    switch (PeriphClkInit->Lptim345ClockSelection)
 8007e28:	f8d5 30a0 	ldr.w	r3, [r5, #160]	@ 0xa0
 8007e2c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007e30:	f000 817c 	beq.w	800812c <HAL_RCCEx_PeriphCLKConfig+0x900>
 8007e34:	f200 8160 	bhi.w	80080f8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	f000 8166 	beq.w	800810a <HAL_RCCEx_PeriphCLKConfig+0x8de>
 8007e3e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007e42:	f000 816c 	beq.w	800811e <HAL_RCCEx_PeriphCLKConfig+0x8f2>
 8007e46:	2601      	movs	r6, #1
 8007e48:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8007e4a:	682b      	ldr	r3, [r5, #0]
 8007e4c:	0719      	lsls	r1, r3, #28
 8007e4e:	d514      	bpl.n	8007e7a <HAL_RCCEx_PeriphCLKConfig+0x64e>
    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8007e50:	f8d5 3084 	ldr.w	r3, [r5, #132]	@ 0x84
 8007e54:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007e58:	d107      	bne.n	8007e6a <HAL_RCCEx_PeriphCLKConfig+0x63e>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007e5a:	2102      	movs	r1, #2
 8007e5c:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8007e60:	f7ff fc6e 	bl	8007740 <RCCEx_PLL3_Config>
        status = HAL_ERROR;
 8007e64:	2800      	cmp	r0, #0
 8007e66:	bf18      	it	ne
 8007e68:	2601      	movne	r6, #1
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8007e6a:	4a80      	ldr	r2, [pc, #512]	@ (800806c <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8007e6c:	f8d5 1084 	ldr.w	r1, [r5, #132]	@ 0x84
 8007e70:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8007e72:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8007e76:	430b      	orrs	r3, r1
 8007e78:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007e7a:	682b      	ldr	r3, [r5, #0]
 8007e7c:	06da      	lsls	r2, r3, #27
 8007e7e:	d514      	bpl.n	8007eaa <HAL_RCCEx_PeriphCLKConfig+0x67e>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8007e80:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 8007e84:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007e88:	d107      	bne.n	8007e9a <HAL_RCCEx_PeriphCLKConfig+0x66e>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007e8a:	2102      	movs	r1, #2
 8007e8c:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8007e90:	f7ff fc56 	bl	8007740 <RCCEx_PLL3_Config>
        status = HAL_ERROR;
 8007e94:	2800      	cmp	r0, #0
 8007e96:	bf18      	it	ne
 8007e98:	2601      	movne	r6, #1
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007e9a:	4a74      	ldr	r2, [pc, #464]	@ (800806c <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8007e9c:	f8d5 1098 	ldr.w	r1, [r5, #152]	@ 0x98
 8007ea0:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8007ea2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007ea6:	430b      	orrs	r3, r1
 8007ea8:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007eaa:	682b      	ldr	r3, [r5, #0]
 8007eac:	031b      	lsls	r3, r3, #12
 8007eae:	d51b      	bpl.n	8007ee8 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
    switch (PeriphClkInit->AdcClockSelection)
 8007eb0:	f8d5 10a4 	ldr.w	r1, [r5, #164]	@ 0xa4
 8007eb4:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 8007eb8:	f000 8140 	beq.w	800813c <HAL_RCCEx_PeriphCLKConfig+0x910>
 8007ebc:	f5b1 3f00 	cmp.w	r1, #131072	@ 0x20000
 8007ec0:	d007      	beq.n	8007ed2 <HAL_RCCEx_PeriphCLKConfig+0x6a6>
 8007ec2:	2900      	cmp	r1, #0
 8007ec4:	f040 8140 	bne.w	8008148 <HAL_RCCEx_PeriphCLKConfig+0x91c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007ec8:	f105 0008 	add.w	r0, r5, #8
 8007ecc:	f7ff fbc2 	bl	8007654 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007ed0:	4604      	mov	r4, r0
    if (ret == HAL_OK)
 8007ed2:	2c00      	cmp	r4, #0
 8007ed4:	f040 813b 	bne.w	800814e <HAL_RCCEx_PeriphCLKConfig+0x922>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007ed8:	4a64      	ldr	r2, [pc, #400]	@ (800806c <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8007eda:	f8d5 10a4 	ldr.w	r1, [r5, #164]	@ 0xa4
 8007ede:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8007ee0:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8007ee4:	430b      	orrs	r3, r1
 8007ee6:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007ee8:	682b      	ldr	r3, [r5, #0]
 8007eea:	035f      	lsls	r7, r3, #13
 8007eec:	d50f      	bpl.n	8007f0e <HAL_RCCEx_PeriphCLKConfig+0x6e2>
    switch (PeriphClkInit->UsbClockSelection)
 8007eee:	f8d5 3088 	ldr.w	r3, [r5, #136]	@ 0x88
 8007ef2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007ef6:	f000 813b 	beq.w	8008170 <HAL_RCCEx_PeriphCLKConfig+0x944>
 8007efa:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007efe:	f000 812d 	beq.w	800815c <HAL_RCCEx_PeriphCLKConfig+0x930>
 8007f02:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007f06:	f000 8124 	beq.w	8008152 <HAL_RCCEx_PeriphCLKConfig+0x926>
 8007f0a:	2601      	movs	r6, #1
 8007f0c:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007f0e:	682b      	ldr	r3, [r5, #0]
 8007f10:	03d8      	lsls	r0, r3, #15
 8007f12:	d509      	bpl.n	8007f28 <HAL_RCCEx_PeriphCLKConfig+0x6fc>
    switch (PeriphClkInit->SdmmcClockSelection)
 8007f14:	6d2b      	ldr	r3, [r5, #80]	@ 0x50
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	f000 8133 	beq.w	8008182 <HAL_RCCEx_PeriphCLKConfig+0x956>
 8007f1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007f20:	f000 813d 	beq.w	800819e <HAL_RCCEx_PeriphCLKConfig+0x972>
 8007f24:	2601      	movs	r6, #1
 8007f26:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007f28:	682b      	ldr	r3, [r5, #0]
 8007f2a:	0099      	lsls	r1, r3, #2
 8007f2c:	d507      	bpl.n	8007f3e <HAL_RCCEx_PeriphCLKConfig+0x712>
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007f2e:	2102      	movs	r1, #2
 8007f30:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8007f34:	f7ff fc04 	bl	8007740 <RCCEx_PLL3_Config>
      status = HAL_ERROR;
 8007f38:	2800      	cmp	r0, #0
 8007f3a:	bf18      	it	ne
 8007f3c:	2601      	movne	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007f3e:	e9d5 3100 	ldrd	r3, r1, [r5]
 8007f42:	039a      	lsls	r2, r3, #14
 8007f44:	f140 8143 	bpl.w	80081ce <HAL_RCCEx_PeriphCLKConfig+0x9a2>
    switch (PeriphClkInit->RngClockSelection)
 8007f48:	f8d5 0080 	ldr.w	r0, [r5, #128]	@ 0x80
 8007f4c:	f5b0 7f80 	cmp.w	r0, #256	@ 0x100
 8007f50:	f000 813f 	beq.w	80081d2 <HAL_RCCEx_PeriphCLKConfig+0x9a6>
 8007f54:	f200 812c 	bhi.w	80081b0 <HAL_RCCEx_PeriphCLKConfig+0x984>
 8007f58:	2800      	cmp	r0, #0
 8007f5a:	f000 812f 	beq.w	80081bc <HAL_RCCEx_PeriphCLKConfig+0x990>
 8007f5e:	2401      	movs	r4, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007f60:	02df      	lsls	r7, r3, #11
 8007f62:	d506      	bpl.n	8007f72 <HAL_RCCEx_PeriphCLKConfig+0x746>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007f64:	4841      	ldr	r0, [pc, #260]	@ (800806c <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8007f66:	6f6e      	ldr	r6, [r5, #116]	@ 0x74
 8007f68:	6d02      	ldr	r2, [r0, #80]	@ 0x50
 8007f6a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8007f6e:	4332      	orrs	r2, r6
 8007f70:	6502      	str	r2, [r0, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8007f72:	00de      	lsls	r6, r3, #3
 8007f74:	d507      	bpl.n	8007f86 <HAL_RCCEx_PeriphCLKConfig+0x75a>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8007f76:	483d      	ldr	r0, [pc, #244]	@ (800806c <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8007f78:	f8d5 60b8 	ldr.w	r6, [r5, #184]	@ 0xb8
 8007f7c:	6902      	ldr	r2, [r0, #16]
 8007f7e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007f82:	4332      	orrs	r2, r6
 8007f84:	6102      	str	r2, [r0, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007f86:	0298      	lsls	r0, r3, #10
 8007f88:	d506      	bpl.n	8007f98 <HAL_RCCEx_PeriphCLKConfig+0x76c>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007f8a:	4838      	ldr	r0, [pc, #224]	@ (800806c <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8007f8c:	6eee      	ldr	r6, [r5, #108]	@ 0x6c
 8007f8e:	6d02      	ldr	r2, [r0, #80]	@ 0x50
 8007f90:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8007f94:	4332      	orrs	r2, r6
 8007f96:	6502      	str	r2, [r0, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8007f98:	005a      	lsls	r2, r3, #1
 8007f9a:	d509      	bpl.n	8007fb0 <HAL_RCCEx_PeriphCLKConfig+0x784>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007f9c:	4a33      	ldr	r2, [pc, #204]	@ (800806c <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8007f9e:	6910      	ldr	r0, [r2, #16]
 8007fa0:	f420 4000 	bic.w	r0, r0, #32768	@ 0x8000
 8007fa4:	6110      	str	r0, [r2, #16]
 8007fa6:	6910      	ldr	r0, [r2, #16]
 8007fa8:	f8d5 60bc 	ldr.w	r6, [r5, #188]	@ 0xbc
 8007fac:	4330      	orrs	r0, r6
 8007fae:	6110      	str	r0, [r2, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	da06      	bge.n	8007fc2 <HAL_RCCEx_PeriphCLKConfig+0x796>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8007fb4:	482d      	ldr	r0, [pc, #180]	@ (800806c <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8007fb6:	6d6e      	ldr	r6, [r5, #84]	@ 0x54
 8007fb8:	6cc2      	ldr	r2, [r0, #76]	@ 0x4c
 8007fba:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8007fbe:	4332      	orrs	r2, r6
 8007fc0:	64c2      	str	r2, [r0, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007fc2:	021f      	lsls	r7, r3, #8
 8007fc4:	d507      	bpl.n	8007fd6 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007fc6:	4a29      	ldr	r2, [pc, #164]	@ (800806c <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8007fc8:	f8d5 008c 	ldr.w	r0, [r5, #140]	@ 0x8c
 8007fcc:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8007fce:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8007fd2:	4303      	orrs	r3, r0
 8007fd4:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8007fd6:	07ce      	lsls	r6, r1, #31
 8007fd8:	d506      	bpl.n	8007fe8 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007fda:	2100      	movs	r1, #0
 8007fdc:	f105 0008 	add.w	r0, r5, #8
 8007fe0:	f7ff fb38 	bl	8007654 <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 8007fe4:	4607      	mov	r7, r0
 8007fe6:	b900      	cbnz	r0, 8007fea <HAL_RCCEx_PeriphCLKConfig+0x7be>
    switch (PeriphClkInit->RngClockSelection)
 8007fe8:	4627      	mov	r7, r4
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8007fea:	686b      	ldr	r3, [r5, #4]
 8007fec:	079c      	lsls	r4, r3, #30
 8007fee:	d506      	bpl.n	8007ffe <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007ff0:	2101      	movs	r1, #1
 8007ff2:	f105 0008 	add.w	r0, r5, #8
 8007ff6:	f7ff fb2d 	bl	8007654 <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 8007ffa:	4606      	mov	r6, r0
 8007ffc:	b900      	cbnz	r0, 8008000 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
    switch (PeriphClkInit->RngClockSelection)
 8007ffe:	463e      	mov	r6, r7
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8008000:	686b      	ldr	r3, [r5, #4]
 8008002:	0758      	lsls	r0, r3, #29
 8008004:	d506      	bpl.n	8008014 <HAL_RCCEx_PeriphCLKConfig+0x7e8>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008006:	2102      	movs	r1, #2
 8008008:	f105 0008 	add.w	r0, r5, #8
 800800c:	f7ff fb22 	bl	8007654 <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 8008010:	4604      	mov	r4, r0
 8008012:	b900      	cbnz	r0, 8008016 <HAL_RCCEx_PeriphCLKConfig+0x7ea>
    switch (PeriphClkInit->RngClockSelection)
 8008014:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8008016:	686b      	ldr	r3, [r5, #4]
 8008018:	0719      	lsls	r1, r3, #28
 800801a:	d506      	bpl.n	800802a <HAL_RCCEx_PeriphCLKConfig+0x7fe>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800801c:	2100      	movs	r1, #0
 800801e:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8008022:	f7ff fb8d 	bl	8007740 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 8008026:	4606      	mov	r6, r0
 8008028:	b900      	cbnz	r0, 800802c <HAL_RCCEx_PeriphCLKConfig+0x800>
    switch (PeriphClkInit->RngClockSelection)
 800802a:	4626      	mov	r6, r4
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800802c:	686b      	ldr	r3, [r5, #4]
 800802e:	06da      	lsls	r2, r3, #27
 8008030:	d506      	bpl.n	8008040 <HAL_RCCEx_PeriphCLKConfig+0x814>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008032:	2101      	movs	r1, #1
 8008034:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8008038:	f7ff fb82 	bl	8007740 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 800803c:	4604      	mov	r4, r0
 800803e:	b900      	cbnz	r0, 8008042 <HAL_RCCEx_PeriphCLKConfig+0x816>
    switch (PeriphClkInit->RngClockSelection)
 8008040:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8008042:	686b      	ldr	r3, [r5, #4]
 8008044:	069b      	lsls	r3, r3, #26
 8008046:	f100 80ca 	bmi.w	80081de <HAL_RCCEx_PeriphCLKConfig+0x9b2>
  if (status == HAL_OK)
 800804a:	1e20      	subs	r0, r4, #0
 800804c:	bf18      	it	ne
 800804e:	2001      	movne	r0, #1
}
 8008050:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008054:	2101      	movs	r1, #1
 8008056:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 800805a:	f7ff fb71 	bl	8007740 <RCCEx_PLL3_Config>
 800805e:	e6ac      	b.n	8007dba <HAL_RCCEx_PeriphCLKConfig+0x58e>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8008060:	2601      	movs	r6, #1
 8008062:	4634      	mov	r4, r6
 8008064:	e6b5      	b.n	8007dd2 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
      status = ret;
 8008066:	4626      	mov	r6, r4
 8008068:	e6b3      	b.n	8007dd2 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800806a:	bf00      	nop
 800806c:	58024400 	.word	0x58024400
    switch (PeriphClkInit->Lptim1ClockSelection)
 8008070:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8008074:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8008078:	d003      	beq.n	8008082 <HAL_RCCEx_PeriphCLKConfig+0x856>
 800807a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800807e:	f47f aeba 	bne.w	8007df6 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
    if (ret == HAL_OK)
 8008082:	b9ac      	cbnz	r4, 80080b0 <HAL_RCCEx_PeriphCLKConfig+0x884>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008084:	4a5b      	ldr	r2, [pc, #364]	@ (80081f4 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008086:	f8d5 1090 	ldr.w	r1, [r5, #144]	@ 0x90
 800808a:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800808c:	f023 43e0 	bic.w	r3, r3, #1879048192	@ 0x70000000
 8008090:	430b      	orrs	r3, r1
 8008092:	6553      	str	r3, [r2, #84]	@ 0x54
 8008094:	e6b1      	b.n	8007dfa <HAL_RCCEx_PeriphCLKConfig+0x5ce>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008096:	2100      	movs	r1, #0
 8008098:	f105 0008 	add.w	r0, r5, #8
 800809c:	f7ff fada 	bl	8007654 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80080a0:	4604      	mov	r4, r0
        break;
 80080a2:	e7ee      	b.n	8008082 <HAL_RCCEx_PeriphCLKConfig+0x856>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80080a4:	2102      	movs	r1, #2
 80080a6:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 80080aa:	f7ff fb49 	bl	8007740 <RCCEx_PLL3_Config>
 80080ae:	e7f7      	b.n	80080a0 <HAL_RCCEx_PeriphCLKConfig+0x874>
      status = ret;
 80080b0:	4626      	mov	r6, r4
 80080b2:	e6a2      	b.n	8007dfa <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    switch (PeriphClkInit->Lptim2ClockSelection)
 80080b4:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80080b8:	f5b2 5f80 	cmp.w	r2, #4096	@ 0x1000
 80080bc:	d003      	beq.n	80080c6 <HAL_RCCEx_PeriphCLKConfig+0x89a>
 80080be:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80080c2:	f47f aeac 	bne.w	8007e1e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
    if (ret == HAL_OK)
 80080c6:	b9ac      	cbnz	r4, 80080f4 <HAL_RCCEx_PeriphCLKConfig+0x8c8>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80080c8:	4a4a      	ldr	r2, [pc, #296]	@ (80081f4 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 80080ca:	f8d5 109c 	ldr.w	r1, [r5, #156]	@ 0x9c
 80080ce:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 80080d0:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 80080d4:	430b      	orrs	r3, r1
 80080d6:	6593      	str	r3, [r2, #88]	@ 0x58
 80080d8:	e6a3      	b.n	8007e22 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80080da:	2100      	movs	r1, #0
 80080dc:	f105 0008 	add.w	r0, r5, #8
 80080e0:	f7ff fab8 	bl	8007654 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80080e4:	4604      	mov	r4, r0
        break;
 80080e6:	e7ee      	b.n	80080c6 <HAL_RCCEx_PeriphCLKConfig+0x89a>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80080e8:	2102      	movs	r1, #2
 80080ea:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 80080ee:	f7ff fb27 	bl	8007740 <RCCEx_PLL3_Config>
 80080f2:	e7f7      	b.n	80080e4 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
      status = ret;
 80080f4:	4626      	mov	r6, r4
 80080f6:	e694      	b.n	8007e22 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
    switch (PeriphClkInit->Lptim345ClockSelection)
 80080f8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80080fc:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 8008100:	d003      	beq.n	800810a <HAL_RCCEx_PeriphCLKConfig+0x8de>
 8008102:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8008106:	f47f ae9e 	bne.w	8007e46 <HAL_RCCEx_PeriphCLKConfig+0x61a>
    if (ret == HAL_OK)
 800810a:	b9ac      	cbnz	r4, 8008138 <HAL_RCCEx_PeriphCLKConfig+0x90c>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800810c:	4a39      	ldr	r2, [pc, #228]	@ (80081f4 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 800810e:	f8d5 10a0 	ldr.w	r1, [r5, #160]	@ 0xa0
 8008112:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8008114:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8008118:	430b      	orrs	r3, r1
 800811a:	6593      	str	r3, [r2, #88]	@ 0x58
 800811c:	e695      	b.n	8007e4a <HAL_RCCEx_PeriphCLKConfig+0x61e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800811e:	2100      	movs	r1, #0
 8008120:	f105 0008 	add.w	r0, r5, #8
 8008124:	f7ff fa96 	bl	8007654 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008128:	4604      	mov	r4, r0
        break;
 800812a:	e7ee      	b.n	800810a <HAL_RCCEx_PeriphCLKConfig+0x8de>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800812c:	2102      	movs	r1, #2
 800812e:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8008132:	f7ff fb05 	bl	8007740 <RCCEx_PLL3_Config>
 8008136:	e7f7      	b.n	8008128 <HAL_RCCEx_PeriphCLKConfig+0x8fc>
      status = ret;
 8008138:	4626      	mov	r6, r4
 800813a:	e686      	b.n	8007e4a <HAL_RCCEx_PeriphCLKConfig+0x61e>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800813c:	2102      	movs	r1, #2
 800813e:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8008142:	f7ff fafd 	bl	8007740 <RCCEx_PLL3_Config>
 8008146:	e6c3      	b.n	8007ed0 <HAL_RCCEx_PeriphCLKConfig+0x6a4>
    switch (PeriphClkInit->AdcClockSelection)
 8008148:	2601      	movs	r6, #1
 800814a:	4634      	mov	r4, r6
 800814c:	e6cc      	b.n	8007ee8 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
      status = ret;
 800814e:	4626      	mov	r6, r4
 8008150:	e6ca      	b.n	8007ee8 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008152:	4a28      	ldr	r2, [pc, #160]	@ (80081f4 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008154:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8008156:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800815a:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 800815c:	b97c      	cbnz	r4, 800817e <HAL_RCCEx_PeriphCLKConfig+0x952>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800815e:	4a25      	ldr	r2, [pc, #148]	@ (80081f4 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008160:	f8d5 1088 	ldr.w	r1, [r5, #136]	@ 0x88
 8008164:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8008166:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800816a:	430b      	orrs	r3, r1
 800816c:	6553      	str	r3, [r2, #84]	@ 0x54
 800816e:	e6ce      	b.n	8007f0e <HAL_RCCEx_PeriphCLKConfig+0x6e2>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008170:	2101      	movs	r1, #1
 8008172:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8008176:	f7ff fae3 	bl	8007740 <RCCEx_PLL3_Config>
 800817a:	4604      	mov	r4, r0
        break;
 800817c:	e7ee      	b.n	800815c <HAL_RCCEx_PeriphCLKConfig+0x930>
      status = ret;
 800817e:	4626      	mov	r6, r4
 8008180:	e6c5      	b.n	8007f0e <HAL_RCCEx_PeriphCLKConfig+0x6e2>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008182:	4a1c      	ldr	r2, [pc, #112]	@ (80081f4 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008184:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8008186:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800818a:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 800818c:	b974      	cbnz	r4, 80081ac <HAL_RCCEx_PeriphCLKConfig+0x980>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800818e:	4a19      	ldr	r2, [pc, #100]	@ (80081f4 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008190:	6d29      	ldr	r1, [r5, #80]	@ 0x50
 8008192:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8008194:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008198:	430b      	orrs	r3, r1
 800819a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800819c:	e6c4      	b.n	8007f28 <HAL_RCCEx_PeriphCLKConfig+0x6fc>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800819e:	2102      	movs	r1, #2
 80081a0:	f105 0008 	add.w	r0, r5, #8
 80081a4:	f7ff fa56 	bl	8007654 <RCCEx_PLL2_Config>
 80081a8:	4604      	mov	r4, r0
        break;
 80081aa:	e7ef      	b.n	800818c <HAL_RCCEx_PeriphCLKConfig+0x960>
      status = ret;
 80081ac:	4626      	mov	r6, r4
 80081ae:	e6bb      	b.n	8007f28 <HAL_RCCEx_PeriphCLKConfig+0x6fc>
    switch (PeriphClkInit->RngClockSelection)
 80081b0:	f420 7280 	bic.w	r2, r0, #256	@ 0x100
 80081b4:	f5b2 7f00 	cmp.w	r2, #512	@ 0x200
 80081b8:	f47f aed1 	bne.w	8007f5e <HAL_RCCEx_PeriphCLKConfig+0x732>
    if (ret == HAL_OK)
 80081bc:	2c00      	cmp	r4, #0
 80081be:	f47f aecf 	bne.w	8007f60 <HAL_RCCEx_PeriphCLKConfig+0x734>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80081c2:	4c0c      	ldr	r4, [pc, #48]	@ (80081f4 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 80081c4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80081c6:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80081ca:	4302      	orrs	r2, r0
 80081cc:	6562      	str	r2, [r4, #84]	@ 0x54
      status = HAL_ERROR;
 80081ce:	4634      	mov	r4, r6
 80081d0:	e6c6      	b.n	8007f60 <HAL_RCCEx_PeriphCLKConfig+0x734>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80081d2:	4f08      	ldr	r7, [pc, #32]	@ (80081f4 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 80081d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80081d6:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80081da:	62fa      	str	r2, [r7, #44]	@ 0x2c
        break;
 80081dc:	e7ee      	b.n	80081bc <HAL_RCCEx_PeriphCLKConfig+0x990>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80081de:	2102      	movs	r1, #2
 80081e0:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 80081e4:	f7ff faac 	bl	8007740 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 80081e8:	2800      	cmp	r0, #0
 80081ea:	f43f af2e 	beq.w	800804a <HAL_RCCEx_PeriphCLKConfig+0x81e>
  return HAL_ERROR;
 80081ee:	2001      	movs	r0, #1
 80081f0:	e72e      	b.n	8008050 <HAL_RCCEx_PeriphCLKConfig+0x824>
 80081f2:	bf00      	nop
 80081f4:	58024400 	.word	0x58024400

080081f8 <HAL_RCCEx_GetD3PCLK1Freq>:
{
 80081f8:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80081fa:	f7ff f9e5 	bl	80075c8 <HAL_RCC_GetHCLKFreq>
 80081fe:	4b05      	ldr	r3, [pc, #20]	@ (8008214 <HAL_RCCEx_GetD3PCLK1Freq+0x1c>)
 8008200:	4a05      	ldr	r2, [pc, #20]	@ (8008218 <HAL_RCCEx_GetD3PCLK1Freq+0x20>)
 8008202:	6a1b      	ldr	r3, [r3, #32]
 8008204:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8008208:	5cd3      	ldrb	r3, [r2, r3]
 800820a:	f003 031f 	and.w	r3, r3, #31
}
 800820e:	40d8      	lsrs	r0, r3
 8008210:	bd08      	pop	{r3, pc}
 8008212:	bf00      	nop
 8008214:	58024400 	.word	0x58024400
 8008218:	08011d70 	.word	0x08011d70

0800821c <HAL_RCCEx_GetPLL2ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800821c:	494f      	ldr	r1, [pc, #316]	@ (800835c <HAL_RCCEx_GetPLL2ClockFreq+0x140>)
{
 800821e:	b570      	push	{r4, r5, r6, lr}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008220:	6a8c      	ldr	r4, [r1, #40]	@ 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8008222:	6a8e      	ldr	r6, [r1, #40]	@ 0x28
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8008224:	6acd      	ldr	r5, [r1, #44]	@ 0x2c
  if (pll2m != 0U)
 8008226:	f416 3f7c 	tst.w	r6, #258048	@ 0x3f000
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800822a:	f3c6 3305 	ubfx	r3, r6, #12, #6
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800822e:	6bca      	ldr	r2, [r1, #60]	@ 0x3c
  if (pll2m != 0U)
 8008230:	f000 8090 	beq.w	8008354 <HAL_RCCEx_GetPLL2ClockFreq+0x138>
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008234:	ee07 3a90 	vmov	s15, r3
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8008238:	f3c2 03cc 	ubfx	r3, r2, #3, #13
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800823c:	f3c5 1200 	ubfx	r2, r5, #4, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008240:	f004 0403 	and.w	r4, r4, #3
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008244:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8008248:	4353      	muls	r3, r2
    switch (pllsource)
 800824a:	2c01      	cmp	r4, #1
 800824c:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008250:	ee06 3a90 	vmov	s13, r3
 8008254:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
    switch (pllsource)
 8008258:	d06e      	beq.n	8008338 <HAL_RCCEx_GetPLL2ClockFreq+0x11c>
 800825a:	2c02      	cmp	r4, #2
 800825c:	d05e      	beq.n	800831c <HAL_RCCEx_GetPLL2ClockFreq+0x100>
 800825e:	2c00      	cmp	r4, #0
 8008260:	d16a      	bne.n	8008338 <HAL_RCCEx_GetPLL2ClockFreq+0x11c>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008262:	680b      	ldr	r3, [r1, #0]
 8008264:	069b      	lsls	r3, r3, #26
 8008266:	d547      	bpl.n	80082f8 <HAL_RCCEx_GetPLL2ClockFreq+0xdc>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008268:	680a      	ldr	r2, [r1, #0]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800826a:	6b8b      	ldr	r3, [r1, #56]	@ 0x38
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800826c:	f3c2 01c1 	ubfx	r1, r2, #3, #2
 8008270:	4a3b      	ldr	r2, [pc, #236]	@ (8008360 <HAL_RCCEx_GetPLL2ClockFreq+0x144>)
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008272:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008276:	40ca      	lsrs	r2, r1
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008278:	ee07 2a90 	vmov	s15, r2
 800827c:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 8008280:	eec5 7a87 	vdiv.f32	s15, s11, s14
 8008284:	ee07 3a10 	vmov	s14, r3
 8008288:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800828c:	ee37 7a26 	vadd.f32	s14, s14, s13
 8008290:	ee37 7a06 	vadd.f32	s14, s14, s12
 8008294:	ee67 7a87 	vmul.f32	s15, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8008298:	4a30      	ldr	r2, [pc, #192]	@ (800835c <HAL_RCCEx_GetPLL2ClockFreq+0x140>)
 800829a:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 800829c:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80082a0:	ee07 3a10 	vmov	s14, r3
 80082a4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80082a8:	ee37 7a06 	vadd.f32	s14, s14, s12
 80082ac:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80082b0:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 80082b4:	edc0 6a00 	vstr	s13, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80082b8:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 80082ba:	f3c3 4306 	ubfx	r3, r3, #16, #7
 80082be:	ee07 3a10 	vmov	s14, r3
 80082c2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80082c6:	ee37 7a06 	vadd.f32	s14, s14, s12
 80082ca:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80082ce:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 80082d2:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80082d6:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 80082d8:	f3c3 6306 	ubfx	r3, r3, #24, #7
 80082dc:	ee06 3a90 	vmov	s13, r3
 80082e0:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80082e4:	ee76 6a86 	vadd.f32	s13, s13, s12
 80082e8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80082ec:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 80082f0:	ee17 3a90 	vmov	r3, s15
 80082f4:	6083      	str	r3, [r0, #8]
}
 80082f6:	bd70      	pop	{r4, r5, r6, pc}
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80082f8:	6b8b      	ldr	r3, [r1, #56]	@ 0x38
 80082fa:	eddf 5a1a 	vldr	s11, [pc, #104]	@ 8008364 <HAL_RCCEx_GetPLL2ClockFreq+0x148>
 80082fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008302:	ee07 3a90 	vmov	s15, r3
 8008306:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800830a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800830e:	ee77 7a86 	vadd.f32	s15, s15, s12
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008312:	eec5 6a87 	vdiv.f32	s13, s11, s14
 8008316:	ee67 7aa6 	vmul.f32	s15, s15, s13
        break;
 800831a:	e7bd      	b.n	8008298 <HAL_RCCEx_GetPLL2ClockFreq+0x7c>
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800831c:	6b8b      	ldr	r3, [r1, #56]	@ 0x38
 800831e:	eddf 5a12 	vldr	s11, [pc, #72]	@ 8008368 <HAL_RCCEx_GetPLL2ClockFreq+0x14c>
 8008322:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008326:	ee07 3a90 	vmov	s15, r3
 800832a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800832e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008332:	ee77 7a86 	vadd.f32	s15, s15, s12
 8008336:	e7ec      	b.n	8008312 <HAL_RCCEx_GetPLL2ClockFreq+0xf6>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008338:	6b8b      	ldr	r3, [r1, #56]	@ 0x38
 800833a:	eddf 5a0c 	vldr	s11, [pc, #48]	@ 800836c <HAL_RCCEx_GetPLL2ClockFreq+0x150>
 800833e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008342:	ee07 3a90 	vmov	s15, r3
 8008346:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800834a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800834e:	ee77 7a86 	vadd.f32	s15, s15, s12
 8008352:	e7de      	b.n	8008312 <HAL_RCCEx_GetPLL2ClockFreq+0xf6>
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8008354:	e9c0 3300 	strd	r3, r3, [r0]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8008358:	e7cc      	b.n	80082f4 <HAL_RCCEx_GetPLL2ClockFreq+0xd8>
 800835a:	bf00      	nop
 800835c:	58024400 	.word	0x58024400
 8008360:	03d09000 	.word	0x03d09000
 8008364:	4c742400 	.word	0x4c742400
 8008368:	4bbebc20 	.word	0x4bbebc20
 800836c:	4a742400 	.word	0x4a742400

08008370 <HAL_RCCEx_GetPLL3ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008370:	494f      	ldr	r1, [pc, #316]	@ (80084b0 <HAL_RCCEx_GetPLL3ClockFreq+0x140>)
{
 8008372:	b570      	push	{r4, r5, r6, lr}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008374:	6a8c      	ldr	r4, [r1, #40]	@ 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8008376:	6a8e      	ldr	r6, [r1, #40]	@ 0x28
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8008378:	6acd      	ldr	r5, [r1, #44]	@ 0x2c
  if (pll3m != 0U)
 800837a:	f016 7f7c 	tst.w	r6, #66060288	@ 0x3f00000
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800837e:	f3c6 5305 	ubfx	r3, r6, #20, #6
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8008382:	6c4a      	ldr	r2, [r1, #68]	@ 0x44
  if (pll3m != 0U)
 8008384:	f000 8090 	beq.w	80084a8 <HAL_RCCEx_GetPLL3ClockFreq+0x138>
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008388:	ee07 3a90 	vmov	s15, r3
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800838c:	f3c2 03cc 	ubfx	r3, r2, #3, #13
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8008390:	f3c5 2200 	ubfx	r2, r5, #8, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008394:	f004 0403 	and.w	r4, r4, #3
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008398:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800839c:	4353      	muls	r3, r2
    switch (pllsource)
 800839e:	2c01      	cmp	r4, #1
 80083a0:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80083a4:	ee06 3a90 	vmov	s13, r3
 80083a8:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
    switch (pllsource)
 80083ac:	d06e      	beq.n	800848c <HAL_RCCEx_GetPLL3ClockFreq+0x11c>
 80083ae:	2c02      	cmp	r4, #2
 80083b0:	d05e      	beq.n	8008470 <HAL_RCCEx_GetPLL3ClockFreq+0x100>
 80083b2:	2c00      	cmp	r4, #0
 80083b4:	d16a      	bne.n	800848c <HAL_RCCEx_GetPLL3ClockFreq+0x11c>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80083b6:	680b      	ldr	r3, [r1, #0]
 80083b8:	069b      	lsls	r3, r3, #26
 80083ba:	d547      	bpl.n	800844c <HAL_RCCEx_GetPLL3ClockFreq+0xdc>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80083bc:	680a      	ldr	r2, [r1, #0]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80083be:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80083c0:	f3c2 01c1 	ubfx	r1, r2, #3, #2
 80083c4:	4a3b      	ldr	r2, [pc, #236]	@ (80084b4 <HAL_RCCEx_GetPLL3ClockFreq+0x144>)
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80083c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80083ca:	40ca      	lsrs	r2, r1
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80083cc:	ee07 2a90 	vmov	s15, r2
 80083d0:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 80083d4:	eec5 7a87 	vdiv.f32	s15, s11, s14
 80083d8:	ee07 3a10 	vmov	s14, r3
 80083dc:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80083e0:	ee37 7a26 	vadd.f32	s14, s14, s13
 80083e4:	ee37 7a06 	vadd.f32	s14, s14, s12
 80083e8:	ee67 7a87 	vmul.f32	s15, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80083ec:	4a30      	ldr	r2, [pc, #192]	@ (80084b0 <HAL_RCCEx_GetPLL3ClockFreq+0x140>)
 80083ee:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 80083f0:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80083f4:	ee07 3a10 	vmov	s14, r3
 80083f8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80083fc:	ee37 7a06 	vadd.f32	s14, s14, s12
 8008400:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8008404:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8008408:	edc0 6a00 	vstr	s13, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800840c:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800840e:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8008412:	ee07 3a10 	vmov	s14, r3
 8008416:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800841a:	ee37 7a06 	vadd.f32	s14, s14, s12
 800841e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8008422:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8008426:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800842a:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800842c:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8008430:	ee06 3a90 	vmov	s13, r3
 8008434:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8008438:	ee76 6a86 	vadd.f32	s13, s13, s12
 800843c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8008440:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8008444:	ee17 3a90 	vmov	r3, s15
 8008448:	6083      	str	r3, [r0, #8]
}
 800844a:	bd70      	pop	{r4, r5, r6, pc}
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800844c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800844e:	eddf 5a1a 	vldr	s11, [pc, #104]	@ 80084b8 <HAL_RCCEx_GetPLL3ClockFreq+0x148>
 8008452:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008456:	ee07 3a90 	vmov	s15, r3
 800845a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800845e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008462:	ee77 7a86 	vadd.f32	s15, s15, s12
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008466:	eec5 6a87 	vdiv.f32	s13, s11, s14
 800846a:	ee67 7aa6 	vmul.f32	s15, s15, s13
        break;
 800846e:	e7bd      	b.n	80083ec <HAL_RCCEx_GetPLL3ClockFreq+0x7c>
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008470:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008472:	eddf 5a12 	vldr	s11, [pc, #72]	@ 80084bc <HAL_RCCEx_GetPLL3ClockFreq+0x14c>
 8008476:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800847a:	ee07 3a90 	vmov	s15, r3
 800847e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008482:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008486:	ee77 7a86 	vadd.f32	s15, s15, s12
 800848a:	e7ec      	b.n	8008466 <HAL_RCCEx_GetPLL3ClockFreq+0xf6>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800848c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800848e:	eddf 5a0c 	vldr	s11, [pc, #48]	@ 80084c0 <HAL_RCCEx_GetPLL3ClockFreq+0x150>
 8008492:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008496:	ee07 3a90 	vmov	s15, r3
 800849a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800849e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80084a2:	ee77 7a86 	vadd.f32	s15, s15, s12
 80084a6:	e7de      	b.n	8008466 <HAL_RCCEx_GetPLL3ClockFreq+0xf6>
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80084a8:	e9c0 3300 	strd	r3, r3, [r0]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80084ac:	e7cc      	b.n	8008448 <HAL_RCCEx_GetPLL3ClockFreq+0xd8>
 80084ae:	bf00      	nop
 80084b0:	58024400 	.word	0x58024400
 80084b4:	03d09000 	.word	0x03d09000
 80084b8:	4c742400 	.word	0x4c742400
 80084bc:	4bbebc20 	.word	0x4bbebc20
 80084c0:	4a742400 	.word	0x4a742400

080084c4 <SPI_CloseTransfer>:
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
  uint32_t itflag = hspi->Instance->SR;
 80084c4:	6803      	ldr	r3, [r0, #0]
 80084c6:	6959      	ldr	r1, [r3, #20]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80084c8:	699a      	ldr	r2, [r3, #24]
 80084ca:	f042 0208 	orr.w	r2, r2, #8
 80084ce:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80084d0:	699a      	ldr	r2, [r3, #24]
 80084d2:	f042 0210 	orr.w	r2, r2, #16
 80084d6:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80084d8:	681a      	ldr	r2, [r3, #0]
 80084da:	f022 0201 	bic.w	r2, r2, #1
 80084de:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 80084e0:	691a      	ldr	r2, [r3, #16]
 80084e2:	f422 725b 	bic.w	r2, r2, #876	@ 0x36c
 80084e6:	f022 0203 	bic.w	r2, r2, #3
 80084ea:	611a      	str	r2, [r3, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80084ec:	689a      	ldr	r2, [r3, #8]
 80084ee:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80084f2:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80084f4:	f890 2081 	ldrb.w	r2, [r0, #129]	@ 0x81
 80084f8:	2a04      	cmp	r2, #4
 80084fa:	d00b      	beq.n	8008514 <SPI_CloseTransfer+0x50>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 80084fc:	068a      	lsls	r2, r1, #26
 80084fe:	d509      	bpl.n	8008514 <SPI_CloseTransfer+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8008500:	f8d0 2084 	ldr.w	r2, [r0, #132]	@ 0x84
 8008504:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008508:	f8c0 2084 	str.w	r2, [r0, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800850c:	699a      	ldr	r2, [r3, #24]
 800850e:	f042 0220 	orr.w	r2, r2, #32
 8008512:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8008514:	f890 2081 	ldrb.w	r2, [r0, #129]	@ 0x81
 8008518:	2a03      	cmp	r2, #3
 800851a:	d00b      	beq.n	8008534 <SPI_CloseTransfer+0x70>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800851c:	064a      	lsls	r2, r1, #25
 800851e:	d509      	bpl.n	8008534 <SPI_CloseTransfer+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008520:	f8d0 2084 	ldr.w	r2, [r0, #132]	@ 0x84
 8008524:	f042 0204 	orr.w	r2, r2, #4
 8008528:	f8c0 2084 	str.w	r2, [r0, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800852c:	699a      	ldr	r2, [r3, #24]
 800852e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008532:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8008534:	058a      	lsls	r2, r1, #22
 8008536:	d509      	bpl.n	800854c <SPI_CloseTransfer+0x88>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8008538:	f8d0 2084 	ldr.w	r2, [r0, #132]	@ 0x84
 800853c:	f042 0201 	orr.w	r2, r2, #1
 8008540:	f8c0 2084 	str.w	r2, [r0, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008544:	699a      	ldr	r2, [r3, #24]
 8008546:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800854a:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800854c:	05ca      	lsls	r2, r1, #23
 800854e:	d509      	bpl.n	8008564 <SPI_CloseTransfer+0xa0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008550:	f8d0 2084 	ldr.w	r2, [r0, #132]	@ 0x84
 8008554:	f042 0208 	orr.w	r2, r2, #8
 8008558:	f8c0 2084 	str.w	r2, [r0, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800855c:	699a      	ldr	r2, [r3, #24]
 800855e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008562:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8008564:	2300      	movs	r3, #0
 8008566:	f8a0 3062 	strh.w	r3, [r0, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800856a:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
}
 800856e:	4770      	bx	lr

08008570 <HAL_SPI_Init>:
{
 8008570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (hspi == NULL)
 8008572:	4604      	mov	r4, r0
 8008574:	b908      	cbnz	r0, 800857a <HAL_SPI_Init+0xa>
    return HAL_ERROR;
 8008576:	2001      	movs	r0, #1
}
 8008578:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800857a:	6802      	ldr	r2, [r0, #0]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800857c:	2300      	movs	r3, #0
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800857e:	494d      	ldr	r1, [pc, #308]	@ (80086b4 <HAL_SPI_Init+0x144>)
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008580:	6283      	str	r3, [r0, #40]	@ 0x28
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8008582:	428a      	cmp	r2, r1
 8008584:	68c3      	ldr	r3, [r0, #12]
 8008586:	d009      	beq.n	800859c <HAL_SPI_Init+0x2c>
 8008588:	f5a1 4178 	sub.w	r1, r1, #63488	@ 0xf800
 800858c:	428a      	cmp	r2, r1
 800858e:	d005      	beq.n	800859c <HAL_SPI_Init+0x2c>
 8008590:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8008594:	428a      	cmp	r2, r1
 8008596:	d001      	beq.n	800859c <HAL_SPI_Init+0x2c>
 8008598:	2b0f      	cmp	r3, #15
 800859a:	d8ec      	bhi.n	8008576 <HAL_SPI_Init+0x6>
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800859c:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800859e:	3308      	adds	r3, #8
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80085a0:	0949      	lsrs	r1, r1, #5
  data_size = (data_size + 7UL) / 8UL;
 80085a2:	08db      	lsrs	r3, r3, #3

  return data_size * fifo_threashold;
 80085a4:	fb01 3303 	mla	r3, r1, r3, r3
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80085a8:	4942      	ldr	r1, [pc, #264]	@ (80086b4 <HAL_SPI_Init+0x144>)
 80085aa:	428a      	cmp	r2, r1
 80085ac:	d073      	beq.n	8008696 <HAL_SPI_Init+0x126>
 80085ae:	f5a1 4178 	sub.w	r1, r1, #63488	@ 0xf800
 80085b2:	428a      	cmp	r2, r1
 80085b4:	d06f      	beq.n	8008696 <HAL_SPI_Init+0x126>
 80085b6:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80085ba:	428a      	cmp	r2, r1
 80085bc:	d06b      	beq.n	8008696 <HAL_SPI_Init+0x126>
 80085be:	2b08      	cmp	r3, #8
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80085c0:	d8d9      	bhi.n	8008576 <HAL_SPI_Init+0x6>
  if (hspi->State == HAL_SPI_STATE_RESET)
 80085c2:	f894 3081 	ldrb.w	r3, [r4, #129]	@ 0x81
 80085c6:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80085ca:	b923      	cbnz	r3, 80085d6 <HAL_SPI_Init+0x66>
    HAL_SPI_MspInit(hspi);
 80085cc:	4620      	mov	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 80085ce:	f884 2080 	strb.w	r2, [r4, #128]	@ 0x80
    HAL_SPI_MspInit(hspi);
 80085d2:	f7fb fea7 	bl	8004324 <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);
 80085d6:	6822      	ldr	r2, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 80085d8:	2302      	movs	r3, #2
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80085da:	6861      	ldr	r1, [r4, #4]
  hspi->State = HAL_SPI_STATE_BUSY;
 80085dc:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
  __HAL_SPI_DISABLE(hspi);
 80085e0:	6813      	ldr	r3, [r2, #0]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80085e2:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
  __HAL_SPI_DISABLE(hspi);
 80085e4:	f023 0301 	bic.w	r3, r3, #1
 80085e8:	6013      	str	r3, [r2, #0]
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 80085ea:	6893      	ldr	r3, [r2, #8]
 80085ec:	f403 1cf8 	and.w	ip, r3, #2031616	@ 0x1f0000
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80085f0:	69a3      	ldr	r3, [r4, #24]
 80085f2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80085f6:	d104      	bne.n	8008602 <HAL_SPI_Init+0x92>
 80085f8:	f5b1 0f80 	cmp.w	r1, #4194304	@ 0x400000
 80085fc:	d14d      	bne.n	800869a <HAL_SPI_Init+0x12a>
 80085fe:	2e00      	cmp	r6, #0
 8008600:	d050      	beq.n	80086a4 <HAL_SPI_Init+0x134>
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8008602:	f411 0080 	ands.w	r0, r1, #4194304	@ 0x400000
 8008606:	68e5      	ldr	r5, [r4, #12]
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8008608:	6817      	ldr	r7, [r2, #0]
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800860a:	d050      	beq.n	80086ae <HAL_SPI_Init+0x13e>
 800860c:	2d06      	cmp	r5, #6
 800860e:	d94e      	bls.n	80086ae <HAL_SPI_Init+0x13e>
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8008610:	f427 7e80 	bic.w	lr, r7, #256	@ 0x100
 8008614:	6d27      	ldr	r7, [r4, #80]	@ 0x50
 8008616:	ea4e 0707 	orr.w	r7, lr, r7
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800861a:	6017      	str	r7, [r2, #0]
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800861c:	430b      	orrs	r3, r1
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800861e:	69e7      	ldr	r7, [r4, #28]
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8008620:	4333      	orrs	r3, r6
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8008622:	433d      	orrs	r5, r7
 8008624:	6aa7      	ldr	r7, [r4, #40]	@ 0x28
 8008626:	433d      	orrs	r5, r7
 8008628:	6be7      	ldr	r7, [r4, #60]	@ 0x3c
 800862a:	433d      	orrs	r5, r7
 800862c:	ea45 050c 	orr.w	r5, r5, ip
 8008630:	6095      	str	r5, [r2, #8]
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8008632:	6b65      	ldr	r5, [r4, #52]	@ 0x34
 8008634:	432b      	orrs	r3, r5
 8008636:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8008638:	432b      	orrs	r3, r5
 800863a:	6925      	ldr	r5, [r4, #16]
 800863c:	432b      	orrs	r3, r5
 800863e:	6965      	ldr	r5, [r4, #20]
 8008640:	432b      	orrs	r3, r5
 8008642:	6a25      	ldr	r5, [r4, #32]
 8008644:	432b      	orrs	r3, r5
 8008646:	6ce5      	ldr	r5, [r4, #76]	@ 0x4c
 8008648:	432b      	orrs	r3, r5
 800864a:	68a5      	ldr	r5, [r4, #8]
 800864c:	432b      	orrs	r3, r5
 800864e:	6ca5      	ldr	r5, [r4, #72]	@ 0x48
 8008650:	432b      	orrs	r3, r5
 8008652:	6da5      	ldr	r5, [r4, #88]	@ 0x58
 8008654:	432b      	orrs	r3, r5
 8008656:	60d3      	str	r3, [r2, #12]
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8008658:	b959      	cbnz	r1, 8008672 <HAL_SPI_Init+0x102>
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800865a:	6893      	ldr	r3, [r2, #8]
 800865c:	f423 53c0 	bic.w	r3, r3, #6144	@ 0x1800
 8008660:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8008664:	6093      	str	r3, [r2, #8]
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8008666:	6893      	ldr	r3, [r2, #8]
 8008668:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800866c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8008670:	6093      	str	r3, [r2, #8]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008672:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8008674:	f023 0301 	bic.w	r3, r3, #1
 8008678:	6513      	str	r3, [r2, #80]	@ 0x50
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800867a:	b128      	cbz	r0, 8008688 <HAL_SPI_Init+0x118>
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800867c:	68d3      	ldr	r3, [r2, #12]
 800867e:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 8008680:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008684:	430b      	orrs	r3, r1
 8008686:	60d3      	str	r3, [r2, #12]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008688:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 800868a:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800868c:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8008690:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
  return HAL_OK;
 8008694:	e770      	b.n	8008578 <HAL_SPI_Init+0x8>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8008696:	2b10      	cmp	r3, #16
 8008698:	e792      	b.n	80085c0 <HAL_SPI_Init+0x50>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800869a:	2900      	cmp	r1, #0
 800869c:	d1b1      	bne.n	8008602 <HAL_SPI_Init+0x92>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800869e:	f1b6 5f80 	cmp.w	r6, #268435456	@ 0x10000000
 80086a2:	d1ae      	bne.n	8008602 <HAL_SPI_Init+0x92>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 80086a4:	6810      	ldr	r0, [r2, #0]
 80086a6:	f440 5080 	orr.w	r0, r0, #4096	@ 0x1000
 80086aa:	6010      	str	r0, [r2, #0]
 80086ac:	e7a9      	b.n	8008602 <HAL_SPI_Init+0x92>
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 80086ae:	f427 7780 	bic.w	r7, r7, #256	@ 0x100
 80086b2:	e7b2      	b.n	800861a <HAL_SPI_Init+0xaa>
 80086b4:	40013000 	.word	0x40013000

080086b8 <HAL_SPI_TransmitReceive>:
{
 80086b8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086bc:	4604      	mov	r4, r0
 80086be:	461d      	mov	r5, r3
 80086c0:	460f      	mov	r7, r1
 80086c2:	4692      	mov	sl, r2
 80086c4:	f8dd 8028 	ldr.w	r8, [sp, #40]	@ 0x28
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 80086c8:	f8d0 b000 	ldr.w	fp, [r0]
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 80086cc:	6bc6      	ldr	r6, [r0, #60]	@ 0x3c
  tickstart = HAL_GetTick();
 80086ce:	f7fc fb65 	bl	8004d9c <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 80086d2:	f894 3081 	ldrb.w	r3, [r4, #129]	@ 0x81
  tickstart = HAL_GetTick();
 80086d6:	4681      	mov	r9, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 80086d8:	2b01      	cmp	r3, #1
 80086da:	b2d8      	uxtb	r0, r3
 80086dc:	f040 8191 	bne.w	8008a02 <HAL_SPI_TransmitReceive+0x34a>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 80086e0:	2f00      	cmp	r7, #0
 80086e2:	f000 80b2 	beq.w	800884a <HAL_SPI_TransmitReceive+0x192>
 80086e6:	f1ba 0f00 	cmp.w	sl, #0
 80086ea:	f000 80ae 	beq.w	800884a <HAL_SPI_TransmitReceive+0x192>
 80086ee:	2d00      	cmp	r5, #0
 80086f0:	f000 80ab 	beq.w	800884a <HAL_SPI_TransmitReceive+0x192>
  __HAL_LOCK(hspi);
 80086f4:	f894 3080 	ldrb.w	r3, [r4, #128]	@ 0x80
 80086f8:	2b01      	cmp	r3, #1
 80086fa:	f000 8182 	beq.w	8008a02 <HAL_SPI_TransmitReceive+0x34a>
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 80086fe:	2305      	movs	r3, #5
  __HAL_LOCK(hspi);
 8008700:	f884 0080 	strb.w	r0, [r4, #128]	@ 0x80
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008704:	f8c4 a064 	str.w	sl, [r4, #100]	@ 0x64
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 8008708:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800870c:	2300      	movs	r3, #0
  hspi->RxXferSize  = Size;
 800870e:	f8a4 5068 	strh.w	r5, [r4, #104]	@ 0x68
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008712:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
  hspi->RxXferCount = Size;
 8008716:	f8a4 506a 	strh.w	r5, [r4, #106]	@ 0x6a
  hspi->TxXferCount = Size;
 800871a:	f8a4 5062 	strh.w	r5, [r4, #98]	@ 0x62
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800871e:	65e7      	str	r7, [r4, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 8008720:	f8a4 5060 	strh.w	r5, [r4, #96]	@ 0x60
  hspi->TxISR       = NULL;
 8008724:	e9c4 331c 	strd	r3, r3, [r4, #112]	@ 0x70
  SPI_2LINES(hspi);
 8008728:	6823      	ldr	r3, [r4, #0]
 800872a:	68da      	ldr	r2, [r3, #12]
 800872c:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 8008730:	60da      	str	r2, [r3, #12]
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 8008732:	4aa0      	ldr	r2, [pc, #640]	@ (80089b4 <HAL_SPI_TransmitReceive+0x2fc>)
 8008734:	4293      	cmp	r3, r2
 8008736:	d03d      	beq.n	80087b4 <HAL_SPI_TransmitReceive+0xfc>
 8008738:	f5a2 4278 	sub.w	r2, r2, #63488	@ 0xf800
 800873c:	4293      	cmp	r3, r2
 800873e:	d039      	beq.n	80087b4 <HAL_SPI_TransmitReceive+0xfc>
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 8008740:	4f9d      	ldr	r7, [pc, #628]	@ (80089b8 <HAL_SPI_TransmitReceive+0x300>)
 8008742:	42bb      	cmp	r3, r7
 8008744:	bf0c      	ite	eq
 8008746:	2710      	moveq	r7, #16
 8008748:	2708      	movne	r7, #8
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800874a:	685a      	ldr	r2, [r3, #4]
 800874c:	f36f 020f 	bfc	r2, #0, #16
 8008750:	432a      	orrs	r2, r5
 8008752:	605a      	str	r2, [r3, #4]
  __HAL_SPI_ENABLE(hspi);
 8008754:	681a      	ldr	r2, [r3, #0]
 8008756:	f042 0201 	orr.w	r2, r2, #1
 800875a:	601a      	str	r2, [r3, #0]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800875c:	6862      	ldr	r2, [r4, #4]
 800875e:	f5b2 0f80 	cmp.w	r2, #4194304	@ 0x400000
 8008762:	d103      	bne.n	800876c <HAL_SPI_TransmitReceive+0xb4>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8008764:	681a      	ldr	r2, [r3, #0]
 8008766:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800876a:	601a      	str	r2, [r3, #0]
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 800876c:	ea4f 1a56 	mov.w	sl, r6, lsr #5
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8008770:	68e3      	ldr	r3, [r4, #12]
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 8008772:	f10a 0a01 	add.w	sl, sl, #1
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8008776:	2b0f      	cmp	r3, #15
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 8008778:	fa1f fa8a 	uxth.w	sl, sl
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800877c:	d967      	bls.n	800884e <HAL_SPI_TransmitReceive+0x196>
    fifo_length = (fifo_length / 4UL);
 800877e:	08bf      	lsrs	r7, r7, #2
  initial_RxXferCount = Size;
 8008780:	462e      	mov	r6, r5
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8008782:	ea45 0206 	orr.w	r2, r5, r6
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8008786:	6823      	ldr	r3, [r4, #0]
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8008788:	b292      	uxth	r2, r2
 800878a:	b9aa      	cbnz	r2, 80087b8 <HAL_SPI_TransmitReceive+0x100>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800878c:	6823      	ldr	r3, [r4, #0]
 800878e:	695b      	ldr	r3, [r3, #20]
 8008790:	071b      	lsls	r3, r3, #28
 8008792:	f140 8124 	bpl.w	80089de <HAL_SPI_TransmitReceive+0x326>
  SPI_CloseTransfer(hspi);
 8008796:	4620      	mov	r0, r4
 8008798:	f7ff fe94 	bl	80084c4 <SPI_CloseTransfer>
  hspi->State = HAL_SPI_STATE_READY;
 800879c:	2301      	movs	r3, #1
 800879e:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
  __HAL_UNLOCK(hspi);
 80087a2:	2300      	movs	r3, #0
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80087a4:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
  __HAL_UNLOCK(hspi);
 80087a8:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80087ac:	1ac0      	subs	r0, r0, r3
 80087ae:	bf18      	it	ne
 80087b0:	2001      	movne	r0, #1
 80087b2:	e04a      	b.n	800884a <HAL_SPI_TransmitReceive+0x192>
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 80087b4:	2710      	movs	r7, #16
 80087b6:	e7c8      	b.n	800874a <HAL_SPI_TransmitReceive+0x92>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80087b8:	695a      	ldr	r2, [r3, #20]
 80087ba:	0790      	lsls	r0, r2, #30
 80087bc:	d524      	bpl.n	8008808 <HAL_SPI_TransmitReceive+0x150>
 80087be:	b31d      	cbz	r5, 8008808 <HAL_SPI_TransmitReceive+0x150>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 80087c0:	19ea      	adds	r2, r5, r7
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80087c2:	4296      	cmp	r6, r2
 80087c4:	d312      	bcc.n	80087ec <HAL_SPI_TransmitReceive+0x134>
      temp_sr_reg = hspi->Instance->SR;
 80087c6:	695a      	ldr	r2, [r3, #20]
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80087c8:	6959      	ldr	r1, [r3, #20]
 80087ca:	07c9      	lsls	r1, r1, #31
 80087cc:	d520      	bpl.n	8008810 <HAL_SPI_TransmitReceive+0x158>
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80087ce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80087d0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80087d2:	f843 2b04 	str.w	r2, [r3], #4
          hspi->pRxBuffPtr += sizeof(uint32_t);
 80087d6:	6663      	str	r3, [r4, #100]	@ 0x64
          hspi->RxXferCount--;
 80087d8:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
 80087dc:	3b01      	subs	r3, #1
 80087de:	b29b      	uxth	r3, r3
 80087e0:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80087e4:	f8b4 606a 	ldrh.w	r6, [r4, #106]	@ 0x6a
 80087e8:	b2b6      	uxth	r6, r6
 80087ea:	e7ca      	b.n	8008782 <HAL_SPI_TransmitReceive+0xca>
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80087ec:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80087ee:	f852 1b04 	ldr.w	r1, [r2], #4
 80087f2:	6219      	str	r1, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 80087f4:	65e2      	str	r2, [r4, #92]	@ 0x5c
        hspi->TxXferCount --;
 80087f6:	f8b4 2062 	ldrh.w	r2, [r4, #98]	@ 0x62
 80087fa:	3a01      	subs	r2, #1
 80087fc:	b292      	uxth	r2, r2
 80087fe:	f8a4 2062 	strh.w	r2, [r4, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8008802:	f8b4 5062 	ldrh.w	r5, [r4, #98]	@ 0x62
 8008806:	b2ad      	uxth	r5, r5
      temp_sr_reg = hspi->Instance->SR;
 8008808:	695a      	ldr	r2, [r3, #20]
      if (initial_RxXferCount > 0UL)
 800880a:	2e00      	cmp	r6, #0
 800880c:	d0b9      	beq.n	8008782 <HAL_SPI_TransmitReceive+0xca>
 800880e:	e7db      	b.n	80087c8 <HAL_SPI_TransmitReceive+0x110>
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8008810:	4556      	cmp	r6, sl
 8008812:	d201      	bcs.n	8008818 <HAL_SPI_TransmitReceive+0x160>
 8008814:	0412      	lsls	r2, r2, #16
 8008816:	d4da      	bmi.n	80087ce <HAL_SPI_TransmitReceive+0x116>
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008818:	f7fc fac0 	bl	8004d9c <HAL_GetTick>
 800881c:	eba0 0009 	sub.w	r0, r0, r9
 8008820:	4540      	cmp	r0, r8
 8008822:	d3ae      	bcc.n	8008782 <HAL_SPI_TransmitReceive+0xca>
 8008824:	f1b8 3fff 	cmp.w	r8, #4294967295
 8008828:	d0ab      	beq.n	8008782 <HAL_SPI_TransmitReceive+0xca>
            SPI_CloseTransfer(hspi);
 800882a:	4620      	mov	r0, r4
 800882c:	f7ff fe4a 	bl	80084c4 <SPI_CloseTransfer>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008830:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
            return HAL_TIMEOUT;
 8008834:	2003      	movs	r0, #3
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008836:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800883a:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800883e:	2301      	movs	r3, #1
 8008840:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
            __HAL_UNLOCK(hspi);
 8008844:	2300      	movs	r3, #0
 8008846:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
}
 800884a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800884e:	2b07      	cmp	r3, #7
 8008850:	f240 80c3 	bls.w	80089da <HAL_SPI_TransmitReceive+0x322>
    fifo_length = (fifo_length / 2UL);
 8008854:	087f      	lsrs	r7, r7, #1
  initial_RxXferCount = Size;
 8008856:	462e      	mov	r6, r5
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8008858:	ea45 0306 	orr.w	r3, r5, r6
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800885c:	6822      	ldr	r2, [r4, #0]
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800885e:	b29b      	uxth	r3, r3
 8008860:	2b00      	cmp	r3, #0
 8008862:	d093      	beq.n	800878c <HAL_SPI_TransmitReceive+0xd4>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8008864:	6953      	ldr	r3, [r2, #20]
 8008866:	079b      	lsls	r3, r3, #30
 8008868:	d520      	bpl.n	80088ac <HAL_SPI_TransmitReceive+0x1f4>
 800886a:	b1fd      	cbz	r5, 80088ac <HAL_SPI_TransmitReceive+0x1f4>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800886c:	19eb      	adds	r3, r5, r7
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800886e:	429e      	cmp	r6, r3
 8008870:	d30d      	bcc.n	800888e <HAL_SPI_TransmitReceive+0x1d6>
      temp_sr_reg = hspi->Instance->SR;
 8008872:	6953      	ldr	r3, [r2, #20]
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8008874:	6952      	ldr	r2, [r2, #20]
 8008876:	07d0      	lsls	r0, r2, #31
 8008878:	d51c      	bpl.n	80088b4 <HAL_SPI_TransmitReceive+0x1fc>
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800887a:	f8bb 2030 	ldrh.w	r2, [fp, #48]	@ 0x30
 800887e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008880:	f823 2b02 	strh.w	r2, [r3], #2
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008884:	6663      	str	r3, [r4, #100]	@ 0x64
          hspi->RxXferCount--;
 8008886:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
 800888a:	3b01      	subs	r3, #1
 800888c:	e023      	b.n	80088d6 <HAL_SPI_TransmitReceive+0x21e>
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800888e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8008890:	f833 1b02 	ldrh.w	r1, [r3], #2
 8008894:	f8ab 1020 	strh.w	r1, [fp, #32]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008898:	65e3      	str	r3, [r4, #92]	@ 0x5c
        hspi->TxXferCount--;
 800889a:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
 800889e:	3b01      	subs	r3, #1
 80088a0:	b29b      	uxth	r3, r3
 80088a2:	f8a4 3062 	strh.w	r3, [r4, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 80088a6:	f8b4 5062 	ldrh.w	r5, [r4, #98]	@ 0x62
 80088aa:	b2ad      	uxth	r5, r5
      temp_sr_reg = hspi->Instance->SR;
 80088ac:	6953      	ldr	r3, [r2, #20]
      if (initial_RxXferCount > 0UL)
 80088ae:	2e00      	cmp	r6, #0
 80088b0:	d0d2      	beq.n	8008858 <HAL_SPI_TransmitReceive+0x1a0>
 80088b2:	e7df      	b.n	8008874 <HAL_SPI_TransmitReceive+0x1bc>
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 80088b4:	4556      	cmp	r6, sl
 80088b6:	d215      	bcs.n	80088e4 <HAL_SPI_TransmitReceive+0x22c>
 80088b8:	0419      	lsls	r1, r3, #16
 80088ba:	d513      	bpl.n	80088e4 <HAL_SPI_TransmitReceive+0x22c>
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80088bc:	f8bb 2030 	ldrh.w	r2, [fp, #48]	@ 0x30
 80088c0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80088c2:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80088c4:	3304      	adds	r3, #4
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80088c6:	f8bb 2030 	ldrh.w	r2, [fp, #48]	@ 0x30
 80088ca:	f823 2c02 	strh.w	r2, [r3, #-2]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80088ce:	6663      	str	r3, [r4, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 80088d0:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
 80088d4:	3b02      	subs	r3, #2
 80088d6:	b29b      	uxth	r3, r3
 80088d8:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80088dc:	f8b4 606a 	ldrh.w	r6, [r4, #106]	@ 0x6a
 80088e0:	b2b6      	uxth	r6, r6
 80088e2:	e7b9      	b.n	8008858 <HAL_SPI_TransmitReceive+0x1a0>
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 80088e4:	2e01      	cmp	r6, #1
 80088e6:	d101      	bne.n	80088ec <HAL_SPI_TransmitReceive+0x234>
 80088e8:	049a      	lsls	r2, r3, #18
 80088ea:	d4c6      	bmi.n	800887a <HAL_SPI_TransmitReceive+0x1c2>
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80088ec:	f7fc fa56 	bl	8004d9c <HAL_GetTick>
 80088f0:	eba0 0009 	sub.w	r0, r0, r9
 80088f4:	4540      	cmp	r0, r8
 80088f6:	d3af      	bcc.n	8008858 <HAL_SPI_TransmitReceive+0x1a0>
 80088f8:	f1b8 3fff 	cmp.w	r8, #4294967295
 80088fc:	d0ac      	beq.n	8008858 <HAL_SPI_TransmitReceive+0x1a0>
 80088fe:	e794      	b.n	800882a <HAL_SPI_TransmitReceive+0x172>
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8008900:	4556      	cmp	r6, sl
 8008902:	d25b      	bcs.n	80089bc <HAL_SPI_TransmitReceive+0x304>
 8008904:	0411      	lsls	r1, r2, #16
 8008906:	d559      	bpl.n	80089bc <HAL_SPI_TransmitReceive+0x304>
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008908:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800890c:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800890e:	7013      	strb	r3, [r2, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8008910:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008912:	1c5a      	adds	r2, r3, #1
 8008914:	6662      	str	r2, [r4, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008916:	6822      	ldr	r2, [r4, #0]
 8008918:	f892 2030 	ldrb.w	r2, [r2, #48]	@ 0x30
 800891c:	705a      	strb	r2, [r3, #1]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800891e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008920:	1c5a      	adds	r2, r3, #1
 8008922:	6662      	str	r2, [r4, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008924:	6822      	ldr	r2, [r4, #0]
 8008926:	f892 2030 	ldrb.w	r2, [r2, #48]	@ 0x30
 800892a:	705a      	strb	r2, [r3, #1]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800892c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800892e:	1c5a      	adds	r2, r3, #1
 8008930:	6662      	str	r2, [r4, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008932:	6822      	ldr	r2, [r4, #0]
 8008934:	f892 2030 	ldrb.w	r2, [r2, #48]	@ 0x30
 8008938:	705a      	strb	r2, [r3, #1]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800893a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800893c:	3301      	adds	r3, #1
 800893e:	6663      	str	r3, [r4, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 8008940:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
 8008944:	3b04      	subs	r3, #4
 8008946:	b29b      	uxth	r3, r3
 8008948:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800894c:	f8b4 606a 	ldrh.w	r6, [r4, #106]	@ 0x6a
 8008950:	b2b6      	uxth	r6, r6
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8008952:	ea45 0306 	orr.w	r3, r5, r6
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8008956:	6822      	ldr	r2, [r4, #0]
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8008958:	b29b      	uxth	r3, r3
 800895a:	2b00      	cmp	r3, #0
 800895c:	f43f af16 	beq.w	800878c <HAL_SPI_TransmitReceive+0xd4>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8008960:	6953      	ldr	r3, [r2, #20]
 8008962:	079b      	lsls	r3, r3, #30
 8008964:	d513      	bpl.n	800898e <HAL_SPI_TransmitReceive+0x2d6>
 8008966:	b195      	cbz	r5, 800898e <HAL_SPI_TransmitReceive+0x2d6>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8008968:	19eb      	adds	r3, r5, r7
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800896a:	429e      	cmp	r6, r3
 800896c:	d20f      	bcs.n	800898e <HAL_SPI_TransmitReceive+0x2d6>
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800896e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8008970:	781b      	ldrb	r3, [r3, #0]
 8008972:	f882 3020 	strb.w	r3, [r2, #32]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8008976:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8008978:	3301      	adds	r3, #1
 800897a:	65e3      	str	r3, [r4, #92]	@ 0x5c
        hspi->TxXferCount--;
 800897c:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
 8008980:	3b01      	subs	r3, #1
 8008982:	b29b      	uxth	r3, r3
 8008984:	f8a4 3062 	strh.w	r3, [r4, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8008988:	f8b4 5062 	ldrh.w	r5, [r4, #98]	@ 0x62
 800898c:	b2ad      	uxth	r5, r5
      temp_sr_reg = hspi->Instance->SR;
 800898e:	6823      	ldr	r3, [r4, #0]
 8008990:	695a      	ldr	r2, [r3, #20]
      if (initial_RxXferCount > 0UL)
 8008992:	2e00      	cmp	r6, #0
 8008994:	d0dd      	beq.n	8008952 <HAL_SPI_TransmitReceive+0x29a>
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8008996:	6959      	ldr	r1, [r3, #20]
 8008998:	07c8      	lsls	r0, r1, #31
 800899a:	d5b1      	bpl.n	8008900 <HAL_SPI_TransmitReceive+0x248>
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800899c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80089a0:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80089a2:	7013      	strb	r3, [r2, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80089a4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80089a6:	3301      	adds	r3, #1
 80089a8:	6663      	str	r3, [r4, #100]	@ 0x64
          hspi->RxXferCount--;
 80089aa:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
 80089ae:	3b01      	subs	r3, #1
 80089b0:	e7c9      	b.n	8008946 <HAL_SPI_TransmitReceive+0x28e>
 80089b2:	bf00      	nop
 80089b4:	40013000 	.word	0x40013000
 80089b8:	40003c00 	.word	0x40003c00
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 80089bc:	2e03      	cmp	r6, #3
 80089be:	d802      	bhi.n	80089c6 <HAL_SPI_TransmitReceive+0x30e>
 80089c0:	f412 4fc0 	tst.w	r2, #24576	@ 0x6000
 80089c4:	d1ea      	bne.n	800899c <HAL_SPI_TransmitReceive+0x2e4>
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80089c6:	f7fc f9e9 	bl	8004d9c <HAL_GetTick>
 80089ca:	eba0 0009 	sub.w	r0, r0, r9
 80089ce:	4540      	cmp	r0, r8
 80089d0:	d3bf      	bcc.n	8008952 <HAL_SPI_TransmitReceive+0x29a>
 80089d2:	f1b8 3fff 	cmp.w	r8, #4294967295
 80089d6:	d0bc      	beq.n	8008952 <HAL_SPI_TransmitReceive+0x29a>
 80089d8:	e727      	b.n	800882a <HAL_SPI_TransmitReceive+0x172>
  initial_RxXferCount = Size;
 80089da:	462e      	mov	r6, r5
 80089dc:	e7b9      	b.n	8008952 <HAL_SPI_TransmitReceive+0x29a>
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80089de:	f7fc f9dd 	bl	8004d9c <HAL_GetTick>
 80089e2:	eba0 0009 	sub.w	r0, r0, r9
 80089e6:	4580      	cmp	r8, r0
 80089e8:	f63f aed0 	bhi.w	800878c <HAL_SPI_TransmitReceive+0xd4>
 80089ec:	f1b8 3fff 	cmp.w	r8, #4294967295
 80089f0:	f43f aecc 	beq.w	800878c <HAL_SPI_TransmitReceive+0xd4>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80089f4:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 80089f8:	f043 0320 	orr.w	r3, r3, #32
 80089fc:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
 8008a00:	e6c9      	b.n	8008796 <HAL_SPI_TransmitReceive+0xde>
    return HAL_BUSY;
 8008a02:	2002      	movs	r0, #2
 8008a04:	e721      	b.n	800884a <HAL_SPI_TransmitReceive+0x192>
 8008a06:	bf00      	nop

08008a08 <HAL_SPI_TxCpltCallback>:
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
 8008a08:	4770      	bx	lr

08008a0a <HAL_SPI_RxCpltCallback>:
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
 8008a0a:	4770      	bx	lr

08008a0c <HAL_SPI_TxRxCpltCallback>:
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
 8008a0c:	4770      	bx	lr

08008a0e <HAL_SPI_ErrorCallback>:
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
 8008a0e:	4770      	bx	lr

08008a10 <SPI_DMAAbortOnError>:
{
 8008a10:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008a12:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  hspi->RxXferCount = (uint16_t) 0UL;
 8008a14:	2300      	movs	r3, #0
 8008a16:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 8008a1a:	f8a0 3062 	strh.w	r3, [r0, #98]	@ 0x62
  hspi->State = HAL_SPI_STATE_READY;
 8008a1e:	2301      	movs	r3, #1
 8008a20:	f880 3081 	strb.w	r3, [r0, #129]	@ 0x81
  HAL_SPI_ErrorCallback(hspi);
 8008a24:	f7ff fff3 	bl	8008a0e <HAL_SPI_ErrorCallback>
}
 8008a28:	bd08      	pop	{r3, pc}

08008a2a <HAL_SPI_SuspendCallback>:
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
 8008a2a:	4770      	bx	lr

08008a2c <HAL_SPI_IRQHandler>:
{
 8008a2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  uint32_t itsource = hspi->Instance->IER;
 8008a30:	6806      	ldr	r6, [r0, #0]
{
 8008a32:	4604      	mov	r4, r0
  uint32_t itsource = hspi->Instance->IER;
 8008a34:	6933      	ldr	r3, [r6, #16]
  uint32_t itflag   = hspi->Instance->SR;
 8008a36:	6972      	ldr	r2, [r6, #20]
  uint32_t cfg1     = hspi->Instance->CFG1;
 8008a38:	f8d6 8008 	ldr.w	r8, [r6, #8]
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 8008a3c:	0511      	lsls	r1, r2, #20
  HAL_SPI_StateTypeDef State = hspi->State;
 8008a3e:	f890 7081 	ldrb.w	r7, [r0, #129]	@ 0x81
  uint32_t trigger  = itsource & itflag;
 8008a42:	ea03 0502 	and.w	r5, r3, r2
  HAL_SPI_StateTypeDef State = hspi->State;
 8008a46:	b2ff      	uxtb	r7, r7
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 8008a48:	d509      	bpl.n	8008a5e <HAL_SPI_IRQHandler+0x32>
 8008a4a:	071a      	lsls	r2, r3, #28
 8008a4c:	d507      	bpl.n	8008a5e <HAL_SPI_IRQHandler+0x32>
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8008a4e:	69b3      	ldr	r3, [r6, #24]
 8008a50:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8008a54:	61b3      	str	r3, [r6, #24]
    HAL_SPI_SuspendCallback(hspi);
 8008a56:	f7ff ffe8 	bl	8008a2a <HAL_SPI_SuspendCallback>
}
 8008a5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8008a5e:	f005 0364 	and.w	r3, r5, #100	@ 0x64
 8008a62:	2b04      	cmp	r3, #4
 8008a64:	d118      	bne.n	8008a98 <HAL_SPI_IRQHandler+0x6c>
    hspi->TxISR(hspi);
 8008a66:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 8008a68:	4620      	mov	r0, r4
 8008a6a:	4798      	blx	r3
    hspi->RxISR(hspi);
 8008a6c:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8008a6e:	4620      	mov	r0, r4
 8008a70:	4798      	blx	r3
    handled = 1UL;
 8008a72:	2301      	movs	r3, #1
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8008a74:	f005 0945 	and.w	r9, r5, #69	@ 0x45
 8008a78:	f1b9 0f01 	cmp.w	r9, #1
 8008a7c:	d103      	bne.n	8008a86 <HAL_SPI_IRQHandler+0x5a>
    hspi->RxISR(hspi);
 8008a7e:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8008a80:	4620      	mov	r0, r4
 8008a82:	4798      	blx	r3
    handled = 1UL;
 8008a84:	464b      	mov	r3, r9
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8008a86:	f005 0226 	and.w	r2, r5, #38	@ 0x26
 8008a8a:	2a02      	cmp	r2, #2
 8008a8c:	d106      	bne.n	8008a9c <HAL_SPI_IRQHandler+0x70>
    hspi->TxISR(hspi);
 8008a8e:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 8008a90:	4620      	mov	r0, r4
}
 8008a92:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    hspi->TxISR(hspi);
 8008a96:	4718      	bx	r3
  uint32_t handled  = 0UL;
 8008a98:	2300      	movs	r3, #0
 8008a9a:	e7eb      	b.n	8008a74 <HAL_SPI_IRQHandler+0x48>
  if (handled != 0UL)
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d1dc      	bne.n	8008a5a <HAL_SPI_IRQHandler+0x2e>
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 8008aa0:	072b      	lsls	r3, r5, #28
 8008aa2:	d551      	bpl.n	8008b48 <HAL_SPI_IRQHandler+0x11c>
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8008aa4:	6823      	ldr	r3, [r4, #0]
 8008aa6:	699a      	ldr	r2, [r3, #24]
 8008aa8:	f042 0208 	orr.w	r2, r2, #8
 8008aac:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8008aae:	699a      	ldr	r2, [r3, #24]
 8008ab0:	f042 0210 	orr.w	r2, r2, #16
 8008ab4:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8008ab6:	699a      	ldr	r2, [r3, #24]
 8008ab8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008abc:	619a      	str	r2, [r3, #24]
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 8008abe:	691a      	ldr	r2, [r3, #16]
 8008ac0:	f022 0208 	bic.w	r2, r2, #8
 8008ac4:	611a      	str	r2, [r3, #16]
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8008ac6:	689b      	ldr	r3, [r3, #8]
 8008ac8:	f413 4f40 	tst.w	r3, #49152	@ 0xc000
 8008acc:	d01a      	beq.n	8008b04 <HAL_SPI_IRQHandler+0xd8>
    SPI_CloseTransfer(hspi);
 8008ace:	4620      	mov	r0, r4
 8008ad0:	f7ff fcf8 	bl	80084c4 <SPI_CloseTransfer>
    hspi->State = HAL_SPI_STATE_READY;
 8008ad4:	2301      	movs	r3, #1
 8008ad6:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008ada:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8008ade:	b323      	cbz	r3, 8008b2a <HAL_SPI_IRQHandler+0xfe>
        HAL_SPI_ErrorCallback(hspi);
 8008ae0:	f7ff ff95 	bl	8008a0e <HAL_SPI_ErrorCallback>
 8008ae4:	e7b9      	b.n	8008a5a <HAL_SPI_IRQHandler+0x2e>
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8008ae6:	68e2      	ldr	r2, [r4, #12]
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008ae8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8008aea:	2a0f      	cmp	r2, #15
 8008aec:	d910      	bls.n	8008b10 <HAL_SPI_IRQHandler+0xe4>
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008aee:	6822      	ldr	r2, [r4, #0]
 8008af0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8008af2:	f843 2b04 	str.w	r2, [r3], #4
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8008af6:	6663      	str	r3, [r4, #100]	@ 0x64
        hspi->RxXferCount--;
 8008af8:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
 8008afc:	3b01      	subs	r3, #1
 8008afe:	b29b      	uxth	r3, r3
 8008b00:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 8008b04:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
 8008b08:	b29b      	uxth	r3, r3
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d1eb      	bne.n	8008ae6 <HAL_SPI_IRQHandler+0xba>
 8008b0e:	e7de      	b.n	8008ace <HAL_SPI_IRQHandler+0xa2>
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008b10:	2a07      	cmp	r2, #7
 8008b12:	d903      	bls.n	8008b1c <HAL_SPI_IRQHandler+0xf0>
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008b14:	8e32      	ldrh	r2, [r6, #48]	@ 0x30
 8008b16:	f823 2b02 	strh.w	r2, [r3], #2
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008b1a:	e7ec      	b.n	8008af6 <HAL_SPI_IRQHandler+0xca>
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008b1c:	6822      	ldr	r2, [r4, #0]
 8008b1e:	f892 2030 	ldrb.w	r2, [r2, #48]	@ 0x30
 8008b22:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8008b24:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008b26:	3301      	adds	r3, #1
 8008b28:	e7e5      	b.n	8008af6 <HAL_SPI_IRQHandler+0xca>
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8008b2a:	2f05      	cmp	r7, #5
 8008b2c:	d102      	bne.n	8008b34 <HAL_SPI_IRQHandler+0x108>
      HAL_SPI_TxRxCpltCallback(hspi);
 8008b2e:	f7ff ff6d 	bl	8008a0c <HAL_SPI_TxRxCpltCallback>
 8008b32:	e792      	b.n	8008a5a <HAL_SPI_IRQHandler+0x2e>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 8008b34:	2f04      	cmp	r7, #4
 8008b36:	d102      	bne.n	8008b3e <HAL_SPI_IRQHandler+0x112>
      HAL_SPI_RxCpltCallback(hspi);
 8008b38:	f7ff ff67 	bl	8008a0a <HAL_SPI_RxCpltCallback>
 8008b3c:	e78d      	b.n	8008a5a <HAL_SPI_IRQHandler+0x2e>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 8008b3e:	2f03      	cmp	r7, #3
 8008b40:	d18b      	bne.n	8008a5a <HAL_SPI_IRQHandler+0x2e>
      HAL_SPI_TxCpltCallback(hspi);
 8008b42:	f7ff ff61 	bl	8008a08 <HAL_SPI_TxCpltCallback>
 8008b46:	e788      	b.n	8008a5a <HAL_SPI_IRQHandler+0x2e>
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 8008b48:	f415 7f58 	tst.w	r5, #864	@ 0x360
 8008b4c:	d085      	beq.n	8008a5a <HAL_SPI_IRQHandler+0x2e>
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 8008b4e:	0668      	lsls	r0, r5, #25
 8008b50:	d50a      	bpl.n	8008b68 <HAL_SPI_IRQHandler+0x13c>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008b52:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008b56:	6822      	ldr	r2, [r4, #0]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008b58:	f043 0304 	orr.w	r3, r3, #4
 8008b5c:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008b60:	6993      	ldr	r3, [r2, #24]
 8008b62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008b66:	6193      	str	r3, [r2, #24]
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 8008b68:	05a9      	lsls	r1, r5, #22
 8008b6a:	d50a      	bpl.n	8008b82 <HAL_SPI_IRQHandler+0x156>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8008b6c:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008b70:	6822      	ldr	r2, [r4, #0]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8008b72:	f043 0301 	orr.w	r3, r3, #1
 8008b76:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008b7a:	6993      	ldr	r3, [r2, #24]
 8008b7c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008b80:	6193      	str	r3, [r2, #24]
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 8008b82:	05ea      	lsls	r2, r5, #23
 8008b84:	d50a      	bpl.n	8008b9c <HAL_SPI_IRQHandler+0x170>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008b86:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008b8a:	6822      	ldr	r2, [r4, #0]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008b8c:	f043 0308 	orr.w	r3, r3, #8
 8008b90:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008b94:	6993      	ldr	r3, [r2, #24]
 8008b96:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008b9a:	6193      	str	r3, [r2, #24]
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 8008b9c:	06ab      	lsls	r3, r5, #26
 8008b9e:	d50a      	bpl.n	8008bb6 <HAL_SPI_IRQHandler+0x18a>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8008ba0:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8008ba4:	6822      	ldr	r2, [r4, #0]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8008ba6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008baa:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8008bae:	6993      	ldr	r3, [r2, #24]
 8008bb0:	f043 0320 	orr.w	r3, r3, #32
 8008bb4:	6193      	str	r3, [r2, #24]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008bb6:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	f43f af4d 	beq.w	8008a5a <HAL_SPI_IRQHandler+0x2e>
      __HAL_SPI_DISABLE(hspi);
 8008bc0:	6823      	ldr	r3, [r4, #0]
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8008bc2:	f408 4840 	and.w	r8, r8, #49152	@ 0xc000
      __HAL_SPI_DISABLE(hspi);
 8008bc6:	681a      	ldr	r2, [r3, #0]
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8008bc8:	f5b8 4f40 	cmp.w	r8, #49152	@ 0xc000
      __HAL_SPI_DISABLE(hspi);
 8008bcc:	f022 0201 	bic.w	r2, r2, #1
 8008bd0:	601a      	str	r2, [r3, #0]
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 8008bd2:	691a      	ldr	r2, [r3, #16]
 8008bd4:	f422 725a 	bic.w	r2, r2, #872	@ 0x368
 8008bd8:	f022 0203 	bic.w	r2, r2, #3
 8008bdc:	611a      	str	r2, [r3, #16]
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8008bde:	d122      	bne.n	8008c26 <HAL_SPI_IRQHandler+0x1fa>
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8008be0:	689a      	ldr	r2, [r3, #8]
        if (hspi->hdmarx != NULL)
 8008be2:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8008be4:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8008be8:	609a      	str	r2, [r3, #8]
        if (hspi->hdmarx != NULL)
 8008bea:	b150      	cbz	r0, 8008c02 <HAL_SPI_IRQHandler+0x1d6>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8008bec:	4b10      	ldr	r3, [pc, #64]	@ (8008c30 <HAL_SPI_IRQHandler+0x204>)
 8008bee:	6503      	str	r3, [r0, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8008bf0:	f7fc fd28 	bl	8005644 <HAL_DMA_Abort_IT>
 8008bf4:	b128      	cbz	r0, 8008c02 <HAL_SPI_IRQHandler+0x1d6>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008bf6:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8008bfa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008bfe:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
        if (hspi->hdmatx != NULL)
 8008c02:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
 8008c04:	2800      	cmp	r0, #0
 8008c06:	f43f af28 	beq.w	8008a5a <HAL_SPI_IRQHandler+0x2e>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8008c0a:	4b09      	ldr	r3, [pc, #36]	@ (8008c30 <HAL_SPI_IRQHandler+0x204>)
 8008c0c:	6503      	str	r3, [r0, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8008c0e:	f7fc fd19 	bl	8005644 <HAL_DMA_Abort_IT>
 8008c12:	2800      	cmp	r0, #0
 8008c14:	f43f af21 	beq.w	8008a5a <HAL_SPI_IRQHandler+0x2e>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008c18:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8008c1c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c20:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
 8008c24:	e719      	b.n	8008a5a <HAL_SPI_IRQHandler+0x2e>
        hspi->State = HAL_SPI_STATE_READY;
 8008c26:	2301      	movs	r3, #1
        HAL_SPI_ErrorCallback(hspi);
 8008c28:	4620      	mov	r0, r4
        hspi->State = HAL_SPI_STATE_READY;
 8008c2a:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 8008c2e:	e757      	b.n	8008ae0 <HAL_SPI_IRQHandler+0xb4>
 8008c30:	08008a11 	.word	0x08008a11

08008c34 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008c34:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008c36:	6a02      	ldr	r2, [r0, #32]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008c38:	f023 0302 	bic.w	r3, r3, #2
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008c3c:	f022 0201 	bic.w	r2, r2, #1
{
 8008c40:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008c42:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8008c44:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8008c46:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= OC_Config->OCMode;
 8008c48:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008c4a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8008c4e:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 8008c52:	432a      	orrs	r2, r5
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008c54:	688d      	ldr	r5, [r1, #8]
 8008c56:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008c58:	4d12      	ldr	r5, [pc, #72]	@ (8008ca4 <TIM_OC1_SetConfig+0x70>)
 8008c5a:	42a8      	cmp	r0, r5
 8008c5c:	d00f      	beq.n	8008c7e <TIM_OC1_SetConfig+0x4a>
 8008c5e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8008c62:	42a8      	cmp	r0, r5
 8008c64:	d00b      	beq.n	8008c7e <TIM_OC1_SetConfig+0x4a>
 8008c66:	f505 5570 	add.w	r5, r5, #15360	@ 0x3c00
 8008c6a:	42a8      	cmp	r0, r5
 8008c6c:	d007      	beq.n	8008c7e <TIM_OC1_SetConfig+0x4a>
 8008c6e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8008c72:	42a8      	cmp	r0, r5
 8008c74:	d003      	beq.n	8008c7e <TIM_OC1_SetConfig+0x4a>
 8008c76:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8008c7a:	42a8      	cmp	r0, r5
 8008c7c:	d10b      	bne.n	8008c96 <TIM_OC1_SetConfig+0x62>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008c7e:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8008c80:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8008c84:	432b      	orrs	r3, r5
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008c86:	f424 7540 	bic.w	r5, r4, #768	@ 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008c8a:	e9d1 4605 	ldrd	r4, r6, [r1, #20]
    tmpccer &= ~TIM_CCER_CC1NE;
 8008c8e:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8008c92:	4334      	orrs	r4, r6
 8008c94:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008c96:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008c98:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008c9a:	684a      	ldr	r2, [r1, #4]
 8008c9c:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008c9e:	6203      	str	r3, [r0, #32]
}
 8008ca0:	bd70      	pop	{r4, r5, r6, pc}
 8008ca2:	bf00      	nop
 8008ca4:	40010000 	.word	0x40010000

08008ca8 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008ca8:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008caa:	6a02      	ldr	r2, [r0, #32]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008cac:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008cb0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
{
 8008cb4:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008cb6:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8008cb8:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8008cba:	69c2      	ldr	r2, [r0, #28]
  tmpccmrx |= OC_Config->OCMode;
 8008cbc:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008cbe:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8008cc2:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 8008cc6:	432a      	orrs	r2, r5
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008cc8:	688d      	ldr	r5, [r1, #8]
 8008cca:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008cce:	4d14      	ldr	r5, [pc, #80]	@ (8008d20 <TIM_OC3_SetConfig+0x78>)
 8008cd0:	42a8      	cmp	r0, r5
 8008cd2:	d00f      	beq.n	8008cf4 <TIM_OC3_SetConfig+0x4c>
 8008cd4:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8008cd8:	42a8      	cmp	r0, r5
 8008cda:	d00b      	beq.n	8008cf4 <TIM_OC3_SetConfig+0x4c>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008cdc:	f505 5570 	add.w	r5, r5, #15360	@ 0x3c00
 8008ce0:	42a8      	cmp	r0, r5
 8008ce2:	d10f      	bne.n	8008d04 <TIM_OC3_SetConfig+0x5c>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008ce4:	f424 5540 	bic.w	r5, r4, #12288	@ 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008ce8:	e9d1 4605 	ldrd	r4, r6, [r1, #20]
 8008cec:	4334      	orrs	r4, r6
 8008cee:	ea45 1404 	orr.w	r4, r5, r4, lsl #4
 8008cf2:	e00e      	b.n	8008d12 <TIM_OC3_SetConfig+0x6a>
    tmpccer &= ~TIM_CCER_CC3NP;
 8008cf4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008cf8:	68cd      	ldr	r5, [r1, #12]
 8008cfa:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8008cfe:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008d02:	e7ef      	b.n	8008ce4 <TIM_OC3_SetConfig+0x3c>
 8008d04:	4d07      	ldr	r5, [pc, #28]	@ (8008d24 <TIM_OC3_SetConfig+0x7c>)
 8008d06:	42a8      	cmp	r0, r5
 8008d08:	d0ec      	beq.n	8008ce4 <TIM_OC3_SetConfig+0x3c>
 8008d0a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8008d0e:	42a8      	cmp	r0, r5
 8008d10:	d0e8      	beq.n	8008ce4 <TIM_OC3_SetConfig+0x3c>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d12:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008d14:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008d16:	684a      	ldr	r2, [r1, #4]
 8008d18:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008d1a:	6203      	str	r3, [r0, #32]
}
 8008d1c:	bd70      	pop	{r4, r5, r6, pc}
 8008d1e:	bf00      	nop
 8008d20:	40010000 	.word	0x40010000
 8008d24:	40014400 	.word	0x40014400

08008d28 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008d28:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008d2a:	6a02      	ldr	r2, [r0, #32]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008d2c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008d30:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
{
 8008d34:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008d36:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8008d38:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8008d3a:	69c2      	ldr	r2, [r0, #28]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008d3c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008d3e:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8008d42:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008d46:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008d4a:	688d      	ldr	r5, [r1, #8]
 8008d4c:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008d50:	4d0e      	ldr	r5, [pc, #56]	@ (8008d8c <TIM_OC4_SetConfig+0x64>)
 8008d52:	42a8      	cmp	r0, r5
 8008d54:	d00f      	beq.n	8008d76 <TIM_OC4_SetConfig+0x4e>
 8008d56:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8008d5a:	42a8      	cmp	r0, r5
 8008d5c:	d00b      	beq.n	8008d76 <TIM_OC4_SetConfig+0x4e>
 8008d5e:	f505 5570 	add.w	r5, r5, #15360	@ 0x3c00
 8008d62:	42a8      	cmp	r0, r5
 8008d64:	d007      	beq.n	8008d76 <TIM_OC4_SetConfig+0x4e>
 8008d66:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8008d6a:	42a8      	cmp	r0, r5
 8008d6c:	d003      	beq.n	8008d76 <TIM_OC4_SetConfig+0x4e>
 8008d6e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8008d72:	42a8      	cmp	r0, r5
 8008d74:	d104      	bne.n	8008d80 <TIM_OC4_SetConfig+0x58>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008d76:	f424 4480 	bic.w	r4, r4, #16384	@ 0x4000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008d7a:	694d      	ldr	r5, [r1, #20]
 8008d7c:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d80:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008d82:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008d84:	684a      	ldr	r2, [r1, #4]
 8008d86:	6402      	str	r2, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008d88:	6203      	str	r3, [r0, #32]
}
 8008d8a:	bd30      	pop	{r4, r5, pc}
 8008d8c:	40010000 	.word	0x40010000

08008d90 <TIM_OC5_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008d90:	6a03      	ldr	r3, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008d92:	6a02      	ldr	r2, [r0, #32]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8008d94:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008d98:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
{
 8008d9c:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008d9e:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8008da0:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR3;
 8008da2:	6d42      	ldr	r2, [r0, #84]	@ 0x54
  tmpccmrx |= OC_Config->OCMode;
 8008da4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008da6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8008daa:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpccmrx |= OC_Config->OCMode;
 8008dae:	432a      	orrs	r2, r5
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008db0:	688d      	ldr	r5, [r1, #8]
 8008db2:	ea43 4305 	orr.w	r3, r3, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008db6:	4d0f      	ldr	r5, [pc, #60]	@ (8008df4 <TIM_OC5_SetConfig+0x64>)
 8008db8:	42a8      	cmp	r0, r5
 8008dba:	d00f      	beq.n	8008ddc <TIM_OC5_SetConfig+0x4c>
 8008dbc:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8008dc0:	42a8      	cmp	r0, r5
 8008dc2:	d00b      	beq.n	8008ddc <TIM_OC5_SetConfig+0x4c>
 8008dc4:	f505 5570 	add.w	r5, r5, #15360	@ 0x3c00
 8008dc8:	42a8      	cmp	r0, r5
 8008dca:	d007      	beq.n	8008ddc <TIM_OC5_SetConfig+0x4c>
 8008dcc:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8008dd0:	42a8      	cmp	r0, r5
 8008dd2:	d003      	beq.n	8008ddc <TIM_OC5_SetConfig+0x4c>
 8008dd4:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8008dd8:	42a8      	cmp	r0, r5
 8008dda:	d104      	bne.n	8008de6 <TIM_OC5_SetConfig+0x56>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008ddc:	f424 3480 	bic.w	r4, r4, #65536	@ 0x10000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008de0:	694d      	ldr	r5, [r1, #20]
 8008de2:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008de6:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008de8:	6542      	str	r2, [r0, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008dea:	684a      	ldr	r2, [r1, #4]
 8008dec:	6582      	str	r2, [r0, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008dee:	6203      	str	r3, [r0, #32]
}
 8008df0:	bd30      	pop	{r4, r5, pc}
 8008df2:	bf00      	nop
 8008df4:	40010000 	.word	0x40010000

08008df8 <TIM_OC6_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008df8:	6a03      	ldr	r3, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008dfa:	6a02      	ldr	r2, [r0, #32]
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008dfc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008e00:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
{
 8008e04:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008e06:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8008e08:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR3;
 8008e0a:	6d42      	ldr	r2, [r0, #84]	@ 0x54
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008e0c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008e0e:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8008e12:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008e16:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008e1a:	688d      	ldr	r5, [r1, #8]
 8008e1c:	ea43 5305 	orr.w	r3, r3, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008e20:	4d0e      	ldr	r5, [pc, #56]	@ (8008e5c <TIM_OC6_SetConfig+0x64>)
 8008e22:	42a8      	cmp	r0, r5
 8008e24:	d00f      	beq.n	8008e46 <TIM_OC6_SetConfig+0x4e>
 8008e26:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8008e2a:	42a8      	cmp	r0, r5
 8008e2c:	d00b      	beq.n	8008e46 <TIM_OC6_SetConfig+0x4e>
 8008e2e:	f505 5570 	add.w	r5, r5, #15360	@ 0x3c00
 8008e32:	42a8      	cmp	r0, r5
 8008e34:	d007      	beq.n	8008e46 <TIM_OC6_SetConfig+0x4e>
 8008e36:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8008e3a:	42a8      	cmp	r0, r5
 8008e3c:	d003      	beq.n	8008e46 <TIM_OC6_SetConfig+0x4e>
 8008e3e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8008e42:	42a8      	cmp	r0, r5
 8008e44:	d104      	bne.n	8008e50 <TIM_OC6_SetConfig+0x58>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008e46:	f424 2480 	bic.w	r4, r4, #262144	@ 0x40000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008e4a:	694d      	ldr	r5, [r1, #20]
 8008e4c:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008e50:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008e52:	6542      	str	r2, [r0, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008e54:	684a      	ldr	r2, [r1, #4]
 8008e56:	65c2      	str	r2, [r0, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008e58:	6203      	str	r3, [r0, #32]
}
 8008e5a:	bd30      	pop	{r4, r5, pc}
 8008e5c:	40010000 	.word	0x40010000

08008e60 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008e60:	4a27      	ldr	r2, [pc, #156]	@ (8008f00 <TIM_Base_SetConfig+0xa0>)
  tmpcr1 = TIMx->CR1;
 8008e62:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008e64:	4290      	cmp	r0, r2
 8008e66:	d012      	beq.n	8008e8e <TIM_Base_SetConfig+0x2e>
 8008e68:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8008e6c:	d00f      	beq.n	8008e8e <TIM_Base_SetConfig+0x2e>
 8008e6e:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8008e72:	4290      	cmp	r0, r2
 8008e74:	d00b      	beq.n	8008e8e <TIM_Base_SetConfig+0x2e>
 8008e76:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8008e7a:	4290      	cmp	r0, r2
 8008e7c:	d007      	beq.n	8008e8e <TIM_Base_SetConfig+0x2e>
 8008e7e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8008e82:	4290      	cmp	r0, r2
 8008e84:	d003      	beq.n	8008e8e <TIM_Base_SetConfig+0x2e>
 8008e86:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 8008e8a:	4290      	cmp	r0, r2
 8008e8c:	d108      	bne.n	8008ea0 <TIM_Base_SetConfig+0x40>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008e8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8008e92:	684a      	ldr	r2, [r1, #4]
 8008e94:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 8008e96:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008e9a:	68ca      	ldr	r2, [r1, #12]
 8008e9c:	4313      	orrs	r3, r2
 8008e9e:	e00a      	b.n	8008eb6 <TIM_Base_SetConfig+0x56>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008ea0:	4a18      	ldr	r2, [pc, #96]	@ (8008f04 <TIM_Base_SetConfig+0xa4>)
 8008ea2:	4290      	cmp	r0, r2
 8008ea4:	d0f7      	beq.n	8008e96 <TIM_Base_SetConfig+0x36>
 8008ea6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8008eaa:	4290      	cmp	r0, r2
 8008eac:	d0f3      	beq.n	8008e96 <TIM_Base_SetConfig+0x36>
 8008eae:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8008eb2:	4290      	cmp	r0, r2
 8008eb4:	d0ef      	beq.n	8008e96 <TIM_Base_SetConfig+0x36>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008eb6:	694a      	ldr	r2, [r1, #20]
 8008eb8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008ebc:	4313      	orrs	r3, r2
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008ebe:	688a      	ldr	r2, [r1, #8]
 8008ec0:	62c2      	str	r2, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8008ec2:	680a      	ldr	r2, [r1, #0]
 8008ec4:	6282      	str	r2, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008ec6:	4a0e      	ldr	r2, [pc, #56]	@ (8008f00 <TIM_Base_SetConfig+0xa0>)
 8008ec8:	4290      	cmp	r0, r2
 8008eca:	d00f      	beq.n	8008eec <TIM_Base_SetConfig+0x8c>
 8008ecc:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8008ed0:	4290      	cmp	r0, r2
 8008ed2:	d00b      	beq.n	8008eec <TIM_Base_SetConfig+0x8c>
 8008ed4:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 8008ed8:	4290      	cmp	r0, r2
 8008eda:	d007      	beq.n	8008eec <TIM_Base_SetConfig+0x8c>
 8008edc:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8008ee0:	4290      	cmp	r0, r2
 8008ee2:	d003      	beq.n	8008eec <TIM_Base_SetConfig+0x8c>
 8008ee4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8008ee8:	4290      	cmp	r0, r2
 8008eea:	d101      	bne.n	8008ef0 <TIM_Base_SetConfig+0x90>
    TIMx->RCR = Structure->RepetitionCounter;
 8008eec:	690a      	ldr	r2, [r1, #16]
 8008eee:	6302      	str	r2, [r0, #48]	@ 0x30
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8008ef0:	6802      	ldr	r2, [r0, #0]
 8008ef2:	f042 0204 	orr.w	r2, r2, #4
 8008ef6:	6002      	str	r2, [r0, #0]
  TIMx->EGR = TIM_EGR_UG;
 8008ef8:	2201      	movs	r2, #1
 8008efa:	6142      	str	r2, [r0, #20]
  TIMx->CR1 = tmpcr1;
 8008efc:	6003      	str	r3, [r0, #0]
}
 8008efe:	4770      	bx	lr
 8008f00:	40010000 	.word	0x40010000
 8008f04:	40014000 	.word	0x40014000

08008f08 <HAL_TIM_PWM_Init>:
{
 8008f08:	b510      	push	{r4, lr}
  if (htim == NULL)
 8008f0a:	4604      	mov	r4, r0
 8008f0c:	b350      	cbz	r0, 8008f64 <HAL_TIM_PWM_Init+0x5c>
  if (htim->State == HAL_TIM_STATE_RESET)
 8008f0e:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8008f12:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8008f16:	b91b      	cbnz	r3, 8008f20 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8008f18:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8008f1c:	f7fb fbe6 	bl	80046ec <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8008f20:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008f22:	6820      	ldr	r0, [r4, #0]
 8008f24:	1d21      	adds	r1, r4, #4
  htim->State = HAL_TIM_STATE_BUSY;
 8008f26:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008f2a:	f7ff ff99 	bl	8008e60 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008f2e:	2301      	movs	r3, #1
  return HAL_OK;
 8008f30:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008f32:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008f36:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8008f3a:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8008f3e:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8008f42:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8008f46:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008f4a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008f4e:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8008f52:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8008f56:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8008f5a:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8008f5e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
}
 8008f62:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8008f64:	2001      	movs	r0, #1
 8008f66:	e7fc      	b.n	8008f62 <HAL_TIM_PWM_Init+0x5a>

08008f68 <TIM_OC2_SetConfig>:
  tmpccer = TIMx->CCER;
 8008f68:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008f6a:	6a02      	ldr	r2, [r0, #32]
  tmpccer &= ~TIM_CCER_CC2P;
 8008f6c:	f023 0320 	bic.w	r3, r3, #32
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008f70:	f022 0210 	bic.w	r2, r2, #16
{
 8008f74:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008f76:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8008f78:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8008f7a:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008f7c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008f7e:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8008f82:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008f86:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008f8a:	688d      	ldr	r5, [r1, #8]
 8008f8c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008f90:	4d13      	ldr	r5, [pc, #76]	@ (8008fe0 <TIM_OC2_SetConfig+0x78>)
 8008f92:	42a8      	cmp	r0, r5
 8008f94:	d00f      	beq.n	8008fb6 <TIM_OC2_SetConfig+0x4e>
 8008f96:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8008f9a:	42a8      	cmp	r0, r5
 8008f9c:	d00b      	beq.n	8008fb6 <TIM_OC2_SetConfig+0x4e>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008f9e:	f505 5570 	add.w	r5, r5, #15360	@ 0x3c00
 8008fa2:	42a8      	cmp	r0, r5
 8008fa4:	d10f      	bne.n	8008fc6 <TIM_OC2_SetConfig+0x5e>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008fa6:	f424 6540 	bic.w	r5, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008faa:	e9d1 4605 	ldrd	r4, r6, [r1, #20]
 8008fae:	4334      	orrs	r4, r6
 8008fb0:	ea45 0484 	orr.w	r4, r5, r4, lsl #2
 8008fb4:	e00e      	b.n	8008fd4 <TIM_OC2_SetConfig+0x6c>
    tmpccer &= ~TIM_CCER_CC2NP;
 8008fb6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008fba:	68cd      	ldr	r5, [r1, #12]
 8008fbc:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8008fc0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008fc4:	e7ef      	b.n	8008fa6 <TIM_OC2_SetConfig+0x3e>
 8008fc6:	4d07      	ldr	r5, [pc, #28]	@ (8008fe4 <TIM_OC2_SetConfig+0x7c>)
 8008fc8:	42a8      	cmp	r0, r5
 8008fca:	d0ec      	beq.n	8008fa6 <TIM_OC2_SetConfig+0x3e>
 8008fcc:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8008fd0:	42a8      	cmp	r0, r5
 8008fd2:	d0e8      	beq.n	8008fa6 <TIM_OC2_SetConfig+0x3e>
  TIMx->CR2 = tmpcr2;
 8008fd4:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8008fd6:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8008fd8:	684a      	ldr	r2, [r1, #4]
 8008fda:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8008fdc:	6203      	str	r3, [r0, #32]
}
 8008fde:	bd70      	pop	{r4, r5, r6, pc}
 8008fe0:	40010000 	.word	0x40010000
 8008fe4:	40014400 	.word	0x40014400

08008fe8 <HAL_TIM_PWM_ConfigChannel>:
{
 8008fe8:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8008fea:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
{
 8008fee:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8008ff0:	2b01      	cmp	r3, #1
 8008ff2:	d073      	beq.n	80090dc <HAL_TIM_PWM_ConfigChannel+0xf4>
 8008ff4:	2001      	movs	r0, #1
  switch (Channel)
 8008ff6:	2a0c      	cmp	r2, #12
  __HAL_LOCK(htim);
 8008ff8:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c
  switch (Channel)
 8008ffc:	d04e      	beq.n	800909c <HAL_TIM_PWM_ConfigChannel+0xb4>
 8008ffe:	d808      	bhi.n	8009012 <HAL_TIM_PWM_ConfigChannel+0x2a>
 8009000:	2a04      	cmp	r2, #4
 8009002:	d02b      	beq.n	800905c <HAL_TIM_PWM_ConfigChannel+0x74>
 8009004:	2a08      	cmp	r2, #8
 8009006:	d039      	beq.n	800907c <HAL_TIM_PWM_ConfigChannel+0x94>
 8009008:	b1ba      	cbz	r2, 800903a <HAL_TIM_PWM_ConfigChannel+0x52>
  __HAL_UNLOCK(htim);
 800900a:	2300      	movs	r3, #0
 800900c:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8009010:	bd38      	pop	{r3, r4, r5, pc}
  switch (Channel)
 8009012:	2a10      	cmp	r2, #16
 8009014:	d052      	beq.n	80090bc <HAL_TIM_PWM_ConfigChannel+0xd4>
 8009016:	2a14      	cmp	r2, #20
 8009018:	d1f7      	bne.n	800900a <HAL_TIM_PWM_ConfigChannel+0x22>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800901a:	6820      	ldr	r0, [r4, #0]
 800901c:	f7ff feec 	bl	8008df8 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8009020:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009022:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8009024:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8009028:	6543      	str	r3, [r0, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800902a:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 800902c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009030:	6543      	str	r3, [r0, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8009032:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8009034:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8009038:	e04e      	b.n	80090d8 <HAL_TIM_PWM_ConfigChannel+0xf0>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800903a:	6820      	ldr	r0, [r4, #0]
 800903c:	f7ff fdfa 	bl	8008c34 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009040:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009042:	6983      	ldr	r3, [r0, #24]
 8009044:	f043 0308 	orr.w	r3, r3, #8
 8009048:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800904a:	6983      	ldr	r3, [r0, #24]
 800904c:	f023 0304 	bic.w	r3, r3, #4
 8009050:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009052:	6983      	ldr	r3, [r0, #24]
 8009054:	4313      	orrs	r3, r2
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009056:	6183      	str	r3, [r0, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8009058:	2000      	movs	r0, #0
 800905a:	e7d6      	b.n	800900a <HAL_TIM_PWM_ConfigChannel+0x22>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800905c:	6820      	ldr	r0, [r4, #0]
 800905e:	f7ff ff83 	bl	8008f68 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009062:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009064:	6983      	ldr	r3, [r0, #24]
 8009066:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800906a:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800906c:	6983      	ldr	r3, [r0, #24]
 800906e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009072:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009074:	6983      	ldr	r3, [r0, #24]
 8009076:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800907a:	e7ec      	b.n	8009056 <HAL_TIM_PWM_ConfigChannel+0x6e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800907c:	6820      	ldr	r0, [r4, #0]
 800907e:	f7ff fe13 	bl	8008ca8 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009082:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009084:	69c3      	ldr	r3, [r0, #28]
 8009086:	f043 0308 	orr.w	r3, r3, #8
 800908a:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800908c:	69c3      	ldr	r3, [r0, #28]
 800908e:	f023 0304 	bic.w	r3, r3, #4
 8009092:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009094:	69c3      	ldr	r3, [r0, #28]
 8009096:	4313      	orrs	r3, r2
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009098:	61c3      	str	r3, [r0, #28]
      break;
 800909a:	e7dd      	b.n	8009058 <HAL_TIM_PWM_ConfigChannel+0x70>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800909c:	6820      	ldr	r0, [r4, #0]
 800909e:	f7ff fe43 	bl	8008d28 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80090a2:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80090a4:	69c3      	ldr	r3, [r0, #28]
 80090a6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80090aa:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80090ac:	69c3      	ldr	r3, [r0, #28]
 80090ae:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80090b2:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80090b4:	69c3      	ldr	r3, [r0, #28]
 80090b6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80090ba:	e7ed      	b.n	8009098 <HAL_TIM_PWM_ConfigChannel+0xb0>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80090bc:	6820      	ldr	r0, [r4, #0]
 80090be:	f7ff fe67 	bl	8008d90 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80090c2:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80090c4:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 80090c6:	f043 0308 	orr.w	r3, r3, #8
 80090ca:	6543      	str	r3, [r0, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80090cc:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 80090ce:	f023 0304 	bic.w	r3, r3, #4
 80090d2:	6543      	str	r3, [r0, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80090d4:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 80090d6:	4313      	orrs	r3, r2
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80090d8:	6543      	str	r3, [r0, #84]	@ 0x54
      break;
 80090da:	e7bd      	b.n	8009058 <HAL_TIM_PWM_ConfigChannel+0x70>
  __HAL_LOCK(htim);
 80090dc:	2002      	movs	r0, #2
 80090de:	e797      	b.n	8009010 <HAL_TIM_PWM_ConfigChannel+0x28>

080090e0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80090e0:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80090e2:	f001 011f 	and.w	r1, r1, #31
 80090e6:	2401      	movs	r4, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80090e8:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80090ea:	408c      	lsls	r4, r1

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80090ec:	408a      	lsls	r2, r1
  TIMx->CCER &= ~tmp;
 80090ee:	ea23 0304 	bic.w	r3, r3, r4
 80090f2:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80090f4:	6a03      	ldr	r3, [r0, #32]
 80090f6:	431a      	orrs	r2, r3
 80090f8:	6202      	str	r2, [r0, #32]
}
 80090fa:	bd10      	pop	{r4, pc}

080090fc <HAL_TIM_OC_Start>:
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80090fc:	2908      	cmp	r1, #8
{
 80090fe:	b508      	push	{r3, lr}
 8009100:	d018      	beq.n	8009134 <HAL_TIM_OC_Start+0x38>
 8009102:	d805      	bhi.n	8009110 <HAL_TIM_OC_Start+0x14>
 8009104:	b159      	cbz	r1, 800911e <HAL_TIM_OC_Start+0x22>
 8009106:	2904      	cmp	r1, #4
 8009108:	d011      	beq.n	800912e <HAL_TIM_OC_Start+0x32>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800910a:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 800910e:	e008      	b.n	8009122 <HAL_TIM_OC_Start+0x26>
 8009110:	290c      	cmp	r1, #12
 8009112:	d012      	beq.n	800913a <HAL_TIM_OC_Start+0x3e>
 8009114:	2910      	cmp	r1, #16
 8009116:	d1f8      	bne.n	800910a <HAL_TIM_OC_Start+0xe>
 8009118:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800911c:	e001      	b.n	8009122 <HAL_TIM_OC_Start+0x26>
 800911e:	f890 303e 	ldrb.w	r3, [r0, #62]	@ 0x3e
 8009122:	3b01      	subs	r3, #1
 8009124:	bf18      	it	ne
 8009126:	2301      	movne	r3, #1
 8009128:	b153      	cbz	r3, 8009140 <HAL_TIM_OC_Start+0x44>
    return HAL_ERROR;
 800912a:	2001      	movs	r0, #1
 800912c:	e041      	b.n	80091b2 <HAL_TIM_OC_Start+0xb6>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800912e:	f890 303f 	ldrb.w	r3, [r0, #63]	@ 0x3f
 8009132:	e7f6      	b.n	8009122 <HAL_TIM_OC_Start+0x26>
 8009134:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8009138:	e7f3      	b.n	8009122 <HAL_TIM_OC_Start+0x26>
 800913a:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800913e:	e7f0      	b.n	8009122 <HAL_TIM_OC_Start+0x26>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009140:	2908      	cmp	r1, #8
 8009142:	f04f 0302 	mov.w	r3, #2
 8009146:	d038      	beq.n	80091ba <HAL_TIM_OC_Start+0xbe>
 8009148:	d806      	bhi.n	8009158 <HAL_TIM_OC_Start+0x5c>
 800914a:	b161      	cbz	r1, 8009166 <HAL_TIM_OC_Start+0x6a>
 800914c:	2904      	cmp	r1, #4
 800914e:	d031      	beq.n	80091b4 <HAL_TIM_OC_Start+0xb8>
 8009150:	2302      	movs	r3, #2
 8009152:	f880 3043 	strb.w	r3, [r0, #67]	@ 0x43
 8009156:	e008      	b.n	800916a <HAL_TIM_OC_Start+0x6e>
 8009158:	290c      	cmp	r1, #12
 800915a:	d031      	beq.n	80091c0 <HAL_TIM_OC_Start+0xc4>
 800915c:	2910      	cmp	r1, #16
 800915e:	d1f7      	bne.n	8009150 <HAL_TIM_OC_Start+0x54>
 8009160:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
 8009164:	e001      	b.n	800916a <HAL_TIM_OC_Start+0x6e>
 8009166:	f880 303e 	strb.w	r3, [r0, #62]	@ 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800916a:	6800      	ldr	r0, [r0, #0]
 800916c:	2201      	movs	r2, #1
 800916e:	f7ff ffb7 	bl	80090e0 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009172:	4b24      	ldr	r3, [pc, #144]	@ (8009204 <HAL_TIM_OC_Start+0x108>)
 8009174:	4298      	cmp	r0, r3
 8009176:	d00f      	beq.n	8009198 <HAL_TIM_OC_Start+0x9c>
 8009178:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800917c:	4298      	cmp	r0, r3
 800917e:	d00b      	beq.n	8009198 <HAL_TIM_OC_Start+0x9c>
 8009180:	f503 5370 	add.w	r3, r3, #15360	@ 0x3c00
 8009184:	4298      	cmp	r0, r3
 8009186:	d007      	beq.n	8009198 <HAL_TIM_OC_Start+0x9c>
 8009188:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800918c:	4298      	cmp	r0, r3
 800918e:	d003      	beq.n	8009198 <HAL_TIM_OC_Start+0x9c>
 8009190:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009194:	4298      	cmp	r0, r3
 8009196:	d116      	bne.n	80091c6 <HAL_TIM_OC_Start+0xca>
    __HAL_TIM_MOE_ENABLE(htim);
 8009198:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 800919a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800919e:	6443      	str	r3, [r0, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80091a0:	4b18      	ldr	r3, [pc, #96]	@ (8009204 <HAL_TIM_OC_Start+0x108>)
 80091a2:	4298      	cmp	r0, r3
 80091a4:	d127      	bne.n	80091f6 <HAL_TIM_OC_Start+0xfa>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80091a6:	6882      	ldr	r2, [r0, #8]
 80091a8:	4b17      	ldr	r3, [pc, #92]	@ (8009208 <HAL_TIM_OC_Start+0x10c>)
 80091aa:	4013      	ands	r3, r2
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80091ac:	2b06      	cmp	r3, #6
 80091ae:	d11a      	bne.n	80091e6 <HAL_TIM_OC_Start+0xea>
  return HAL_OK;
 80091b0:	2000      	movs	r0, #0
}
 80091b2:	bd08      	pop	{r3, pc}
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80091b4:	f880 303f 	strb.w	r3, [r0, #63]	@ 0x3f
 80091b8:	e7d7      	b.n	800916a <HAL_TIM_OC_Start+0x6e>
 80091ba:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
 80091be:	e7d4      	b.n	800916a <HAL_TIM_OC_Start+0x6e>
 80091c0:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
 80091c4:	e7d1      	b.n	800916a <HAL_TIM_OC_Start+0x6e>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80091c6:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 80091ca:	d0ec      	beq.n	80091a6 <HAL_TIM_OC_Start+0xaa>
 80091cc:	4b0f      	ldr	r3, [pc, #60]	@ (800920c <HAL_TIM_OC_Start+0x110>)
 80091ce:	4298      	cmp	r0, r3
 80091d0:	d0e9      	beq.n	80091a6 <HAL_TIM_OC_Start+0xaa>
 80091d2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80091d6:	4298      	cmp	r0, r3
 80091d8:	d0e5      	beq.n	80091a6 <HAL_TIM_OC_Start+0xaa>
 80091da:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80091de:	4298      	cmp	r0, r3
 80091e0:	d0e1      	beq.n	80091a6 <HAL_TIM_OC_Start+0xaa>
 80091e2:	4b0b      	ldr	r3, [pc, #44]	@ (8009210 <HAL_TIM_OC_Start+0x114>)
 80091e4:	e00b      	b.n	80091fe <HAL_TIM_OC_Start+0x102>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80091e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80091ea:	d0e1      	beq.n	80091b0 <HAL_TIM_OC_Start+0xb4>
      __HAL_TIM_ENABLE(htim);
 80091ec:	6803      	ldr	r3, [r0, #0]
 80091ee:	f043 0301 	orr.w	r3, r3, #1
 80091f2:	6003      	str	r3, [r0, #0]
 80091f4:	e7dc      	b.n	80091b0 <HAL_TIM_OC_Start+0xb4>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80091f6:	4b07      	ldr	r3, [pc, #28]	@ (8009214 <HAL_TIM_OC_Start+0x118>)
 80091f8:	4298      	cmp	r0, r3
 80091fa:	d0d4      	beq.n	80091a6 <HAL_TIM_OC_Start+0xaa>
 80091fc:	4b06      	ldr	r3, [pc, #24]	@ (8009218 <HAL_TIM_OC_Start+0x11c>)
 80091fe:	4298      	cmp	r0, r3
 8009200:	d0d1      	beq.n	80091a6 <HAL_TIM_OC_Start+0xaa>
 8009202:	e7f3      	b.n	80091ec <HAL_TIM_OC_Start+0xf0>
 8009204:	40010000 	.word	0x40010000
 8009208:	00010007 	.word	0x00010007
 800920c:	40000400 	.word	0x40000400
 8009210:	40001800 	.word	0x40001800
 8009214:	40010400 	.word	0x40010400
 8009218:	40014000 	.word	0x40014000

0800921c <HAL_TIM_PWM_Start>:
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
 800921c:	f7ff bf6e 	b.w	80090fc <HAL_TIM_OC_Start>

08009220 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009220:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009222:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
{
 8009226:	4604      	mov	r4, r0
 8009228:	2002      	movs	r0, #2
  __HAL_LOCK(htim);
 800922a:	2b01      	cmp	r3, #1
 800922c:	d03b      	beq.n	80092a6 <HAL_TIMEx_MasterConfigSynchronization+0x86>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800922e:	6823      	ldr	r3, [r4, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009230:	4d1d      	ldr	r5, [pc, #116]	@ (80092a8 <HAL_TIMEx_MasterConfigSynchronization+0x88>)
  htim->State = HAL_TIM_STATE_BUSY;
 8009232:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009236:	42ab      	cmp	r3, r5
  tmpcr2 = htim->Instance->CR2;
 8009238:	685a      	ldr	r2, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 800923a:	6898      	ldr	r0, [r3, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800923c:	d002      	beq.n	8009244 <HAL_TIMEx_MasterConfigSynchronization+0x24>
 800923e:	4e1b      	ldr	r6, [pc, #108]	@ (80092ac <HAL_TIMEx_MasterConfigSynchronization+0x8c>)
 8009240:	42b3      	cmp	r3, r6
 8009242:	d103      	bne.n	800924c <HAL_TIMEx_MasterConfigSynchronization+0x2c>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009244:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009248:	684e      	ldr	r6, [r1, #4]
 800924a:	4332      	orrs	r2, r6
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800924c:	680e      	ldr	r6, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 800924e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009252:	42ab      	cmp	r3, r5
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009254:	ea42 0206 	orr.w	r2, r2, r6
  htim->Instance->CR2 = tmpcr2;
 8009258:	605a      	str	r2, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800925a:	d019      	beq.n	8009290 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800925c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009260:	d016      	beq.n	8009290 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8009262:	4a13      	ldr	r2, [pc, #76]	@ (80092b0 <HAL_TIMEx_MasterConfigSynchronization+0x90>)
 8009264:	4293      	cmp	r3, r2
 8009266:	d013      	beq.n	8009290 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8009268:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800926c:	4293      	cmp	r3, r2
 800926e:	d00f      	beq.n	8009290 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8009270:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009274:	4293      	cmp	r3, r2
 8009276:	d00b      	beq.n	8009290 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8009278:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 800927c:	4293      	cmp	r3, r2
 800927e:	d007      	beq.n	8009290 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8009280:	f5a2 426c 	sub.w	r2, r2, #60416	@ 0xec00
 8009284:	4293      	cmp	r3, r2
 8009286:	d003      	beq.n	8009290 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8009288:	f502 3294 	add.w	r2, r2, #75776	@ 0x12800
 800928c:	4293      	cmp	r3, r2
 800928e:	d104      	bne.n	800929a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009290:	6889      	ldr	r1, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009292:	f020 0280 	bic.w	r2, r0, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009296:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009298:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800929a:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 800929c:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800929e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80092a2:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c

  return HAL_OK;
}
 80092a6:	bd70      	pop	{r4, r5, r6, pc}
 80092a8:	40010000 	.word	0x40010000
 80092ac:	40010400 	.word	0x40010400
 80092b0:	40000400 	.word	0x40000400

080092b4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80092b4:	b510      	push	{r4, lr}
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 80092b6:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
{
 80092ba:	4602      	mov	r2, r0
  __HAL_LOCK(htim);
 80092bc:	2b01      	cmp	r3, #1
 80092be:	d037      	beq.n	8009330 <HAL_TIMEx_ConfigBreakDeadTime+0x7c>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80092c0:	68cb      	ldr	r3, [r1, #12]
 80092c2:	6888      	ldr	r0, [r1, #8]
 80092c4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80092c8:	4c1a      	ldr	r4, [pc, #104]	@ (8009334 <HAL_TIMEx_ConfigBreakDeadTime+0x80>)
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80092ca:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80092cc:	6848      	ldr	r0, [r1, #4]
 80092ce:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80092d2:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80092d4:	6808      	ldr	r0, [r1, #0]
 80092d6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80092da:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80092dc:	6908      	ldr	r0, [r1, #16]
 80092de:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80092e2:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80092e4:	6948      	ldr	r0, [r1, #20]
 80092e6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80092ea:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80092ec:	6a88      	ldr	r0, [r1, #40]	@ 0x28
 80092ee:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80092f2:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80092f4:	6988      	ldr	r0, [r1, #24]
 80092f6:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 80092fa:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80092fe:	6810      	ldr	r0, [r2, #0]
 8009300:	42a0      	cmp	r0, r4
 8009302:	d003      	beq.n	800930c <HAL_TIMEx_ConfigBreakDeadTime+0x58>
 8009304:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8009308:	42a0      	cmp	r0, r4
 800930a:	d10c      	bne.n	8009326 <HAL_TIMEx_ConfigBreakDeadTime+0x72>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800930c:	6a4c      	ldr	r4, [r1, #36]	@ 0x24
 800930e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009312:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8009316:	69cc      	ldr	r4, [r1, #28]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8009318:	6a09      	ldr	r1, [r1, #32]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800931a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800931e:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8009320:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8009324:	430b      	orrs	r3, r1
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009326:	6443      	str	r3, [r0, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8009328:	2000      	movs	r0, #0
 800932a:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c

  return HAL_OK;
}
 800932e:	bd10      	pop	{r4, pc}
  __HAL_LOCK(htim);
 8009330:	2002      	movs	r0, #2
 8009332:	e7fc      	b.n	800932e <HAL_TIMEx_ConfigBreakDeadTime+0x7a>
 8009334:	40010000 	.word	0x40010000

08009338 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009338:	b510      	push	{r4, lr}
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800933a:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800933c:	e852 3f00 	ldrex	r3, [r2]
 8009340:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009344:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8009348:	6802      	ldr	r2, [r0, #0]
 800934a:	2900      	cmp	r1, #0
 800934c:	d1f5      	bne.n	800933a <UART_EndRxTransfer+0x2>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800934e:	4c0f      	ldr	r4, [pc, #60]	@ (800938c <UART_EndRxTransfer+0x54>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009350:	f102 0308 	add.w	r3, r2, #8
 8009354:	e853 3f00 	ldrex	r3, [r3]
 8009358:	4023      	ands	r3, r4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800935a:	f102 0c08 	add.w	ip, r2, #8
 800935e:	e84c 3100 	strex	r1, r3, [ip]
 8009362:	2900      	cmp	r1, #0
 8009364:	d1f4      	bne.n	8009350 <UART_EndRxTransfer+0x18>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009366:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8009368:	2b01      	cmp	r3, #1
 800936a:	d107      	bne.n	800937c <UART_EndRxTransfer+0x44>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800936c:	e852 3f00 	ldrex	r3, [r2]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009370:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009374:	e842 3100 	strex	r1, r3, [r2]
 8009378:	2900      	cmp	r1, #0
 800937a:	d1f7      	bne.n	800936c <UART_EndRxTransfer+0x34>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800937c:	2320      	movs	r3, #32
 800937e:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009382:	2300      	movs	r3, #0
 8009384:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009386:	6743      	str	r3, [r0, #116]	@ 0x74
}
 8009388:	bd10      	pop	{r4, pc}
 800938a:	bf00      	nop
 800938c:	effffffe 	.word	0xeffffffe

08009390 <HAL_UART_TxCpltCallback>:
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
 8009390:	4770      	bx	lr

08009392 <HAL_UART_ErrorCallback>:
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
 8009392:	4770      	bx	lr

08009394 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009394:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009396:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  huart->RxXferCount = 0U;
 8009398:	2300      	movs	r3, #0
 800939a:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800939e:	f7ff fff8 	bl	8009392 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80093a2:	bd08      	pop	{r3, pc}

080093a4 <HAL_UARTEx_RxEventCallback>:
}
 80093a4:	4770      	bx	lr
	...

080093a8 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80093a8:	6803      	ldr	r3, [r0, #0]
{
 80093aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80093ae:	69d9      	ldr	r1, [r3, #28]
  if (errorflags == 0U)
 80093b0:	f640 060f 	movw	r6, #2063	@ 0x80f
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80093b4:	681a      	ldr	r2, [r3, #0]
{
 80093b6:	4604      	mov	r4, r0
  if (errorflags == 0U)
 80093b8:	4231      	tst	r1, r6
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80093ba:	689d      	ldr	r5, [r3, #8]
  if (errorflags == 0U)
 80093bc:	d110      	bne.n	80093e0 <HAL_UART_IRQHandler+0x38>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80093be:	068e      	lsls	r6, r1, #26
 80093c0:	f140 8097 	bpl.w	80094f2 <HAL_UART_IRQHandler+0x14a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80093c4:	f002 0620 	and.w	r6, r2, #32
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80093c8:	f005 5780 	and.w	r7, r5, #268435456	@ 0x10000000
 80093cc:	433e      	orrs	r6, r7
 80093ce:	f000 8090 	beq.w	80094f2 <HAL_UART_IRQHandler+0x14a>
      if (huart->RxISR != NULL)
 80093d2:	6f43      	ldr	r3, [r0, #116]	@ 0x74
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	f000 8085 	beq.w	80094e4 <HAL_UART_IRQHandler+0x13c>
}
 80093da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80093de:	4718      	bx	r3
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80093e0:	4ea6      	ldr	r6, [pc, #664]	@ (800967c <HAL_UART_IRQHandler+0x2d4>)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80093e2:	48a7      	ldr	r0, [pc, #668]	@ (8009680 <HAL_UART_IRQHandler+0x2d8>)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80093e4:	402e      	ands	r6, r5
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80093e6:	4010      	ands	r0, r2
 80093e8:	4330      	orrs	r0, r6
 80093ea:	f000 8082 	beq.w	80094f2 <HAL_UART_IRQHandler+0x14a>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80093ee:	07cf      	lsls	r7, r1, #31
 80093f0:	d509      	bpl.n	8009406 <HAL_UART_IRQHandler+0x5e>
 80093f2:	05d0      	lsls	r0, r2, #23
 80093f4:	d507      	bpl.n	8009406 <HAL_UART_IRQHandler+0x5e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80093f6:	2001      	movs	r0, #1
 80093f8:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80093fa:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 80093fe:	f040 0001 	orr.w	r0, r0, #1
 8009402:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009406:	078f      	lsls	r7, r1, #30
 8009408:	d509      	bpl.n	800941e <HAL_UART_IRQHandler+0x76>
 800940a:	07e8      	lsls	r0, r5, #31
 800940c:	d507      	bpl.n	800941e <HAL_UART_IRQHandler+0x76>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800940e:	2002      	movs	r0, #2
 8009410:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009412:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 8009416:	f040 0004 	orr.w	r0, r0, #4
 800941a:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800941e:	074f      	lsls	r7, r1, #29
 8009420:	d509      	bpl.n	8009436 <HAL_UART_IRQHandler+0x8e>
 8009422:	07e8      	lsls	r0, r5, #31
 8009424:	d507      	bpl.n	8009436 <HAL_UART_IRQHandler+0x8e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009426:	2004      	movs	r0, #4
 8009428:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800942a:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 800942e:	f040 0002 	orr.w	r0, r0, #2
 8009432:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009436:	070f      	lsls	r7, r1, #28
 8009438:	d50b      	bpl.n	8009452 <HAL_UART_IRQHandler+0xaa>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800943a:	f002 0020 	and.w	r0, r2, #32
 800943e:	4330      	orrs	r0, r6
 8009440:	d007      	beq.n	8009452 <HAL_UART_IRQHandler+0xaa>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009442:	2008      	movs	r0, #8
 8009444:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009446:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 800944a:	f040 0008 	orr.w	r0, r0, #8
 800944e:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009452:	050e      	lsls	r6, r1, #20
 8009454:	d50a      	bpl.n	800946c <HAL_UART_IRQHandler+0xc4>
 8009456:	0150      	lsls	r0, r2, #5
 8009458:	d508      	bpl.n	800946c <HAL_UART_IRQHandler+0xc4>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800945a:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800945e:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8009460:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8009464:	f043 0320 	orr.w	r3, r3, #32
 8009468:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800946c:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8009470:	2b00      	cmp	r3, #0
 8009472:	d037      	beq.n	80094e4 <HAL_UART_IRQHandler+0x13c>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009474:	068b      	lsls	r3, r1, #26
 8009476:	d509      	bpl.n	800948c <HAL_UART_IRQHandler+0xe4>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009478:	f002 0220 	and.w	r2, r2, #32
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800947c:	f005 5580 	and.w	r5, r5, #268435456	@ 0x10000000
 8009480:	432a      	orrs	r2, r5
 8009482:	d003      	beq.n	800948c <HAL_UART_IRQHandler+0xe4>
        if (huart->RxISR != NULL)
 8009484:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 8009486:	b10b      	cbz	r3, 800948c <HAL_UART_IRQHandler+0xe4>
          huart->RxISR(huart);
 8009488:	4620      	mov	r0, r4
 800948a:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800948c:	6826      	ldr	r6, [r4, #0]
        UART_EndRxTransfer(huart);
 800948e:	4620      	mov	r0, r4
      errorcode = huart->ErrorCode;
 8009490:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009494:	68b3      	ldr	r3, [r6, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8009496:	f002 0228 	and.w	r2, r2, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800949a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800949e:	ea53 0502 	orrs.w	r5, r3, r2
 80094a2:	d021      	beq.n	80094e8 <HAL_UART_IRQHandler+0x140>
        UART_EndRxTransfer(huart);
 80094a4:	f7ff ff48 	bl	8009338 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80094a8:	68b3      	ldr	r3, [r6, #8]
 80094aa:	065f      	lsls	r7, r3, #25
 80094ac:	d517      	bpl.n	80094de <HAL_UART_IRQHandler+0x136>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80094ae:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094b0:	f102 0308 	add.w	r3, r2, #8
 80094b4:	e853 3f00 	ldrex	r3, [r3]
 80094b8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094bc:	3208      	adds	r2, #8
 80094be:	e842 3100 	strex	r1, r3, [r2]
 80094c2:	2900      	cmp	r1, #0
 80094c4:	d1f3      	bne.n	80094ae <HAL_UART_IRQHandler+0x106>
          if (huart->hdmarx != NULL)
 80094c6:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 80094ca:	b140      	cbz	r0, 80094de <HAL_UART_IRQHandler+0x136>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80094cc:	4b6d      	ldr	r3, [pc, #436]	@ (8009684 <HAL_UART_IRQHandler+0x2dc>)
 80094ce:	6503      	str	r3, [r0, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80094d0:	f7fc f8b8 	bl	8005644 <HAL_DMA_Abort_IT>
 80094d4:	b130      	cbz	r0, 80094e4 <HAL_UART_IRQHandler+0x13c>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80094d6:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 80094da:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 80094dc:	e77d      	b.n	80093da <HAL_UART_IRQHandler+0x32>
            HAL_UART_ErrorCallback(huart);
 80094de:	4620      	mov	r0, r4
 80094e0:	f7ff ff57 	bl	8009392 <HAL_UART_ErrorCallback>
}
 80094e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        HAL_UART_ErrorCallback(huart);
 80094e8:	f7ff ff53 	bl	8009392 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80094ec:	f8c4 5090 	str.w	r5, [r4, #144]	@ 0x90
 80094f0:	e7f8      	b.n	80094e4 <HAL_UART_IRQHandler+0x13c>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80094f2:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 80094f4:	2801      	cmp	r0, #1
 80094f6:	f040 80b5 	bne.w	8009664 <HAL_UART_IRQHandler+0x2bc>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80094fa:	06ce      	lsls	r6, r1, #27
 80094fc:	f140 80b2 	bpl.w	8009664 <HAL_UART_IRQHandler+0x2bc>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009500:	06d0      	lsls	r0, r2, #27
 8009502:	f140 80af 	bpl.w	8009664 <HAL_UART_IRQHandler+0x2bc>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009506:	2210      	movs	r2, #16
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009508:	f8b4 005c 	ldrh.w	r0, [r4, #92]	@ 0x5c
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800950c:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800950e:	689a      	ldr	r2, [r3, #8]
 8009510:	0652      	lsls	r2, r2, #25
 8009512:	d577      	bpl.n	8009604 <HAL_UART_IRQHandler+0x25c>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009514:	f8d4 5080 	ldr.w	r5, [r4, #128]	@ 0x80
 8009518:	495b      	ldr	r1, [pc, #364]	@ (8009688 <HAL_UART_IRQHandler+0x2e0>)
 800951a:	682a      	ldr	r2, [r5, #0]
 800951c:	428a      	cmp	r2, r1
 800951e:	d01e      	beq.n	800955e <HAL_UART_IRQHandler+0x1b6>
 8009520:	3118      	adds	r1, #24
 8009522:	428a      	cmp	r2, r1
 8009524:	d01b      	beq.n	800955e <HAL_UART_IRQHandler+0x1b6>
 8009526:	3118      	adds	r1, #24
 8009528:	428a      	cmp	r2, r1
 800952a:	d018      	beq.n	800955e <HAL_UART_IRQHandler+0x1b6>
 800952c:	3118      	adds	r1, #24
 800952e:	428a      	cmp	r2, r1
 8009530:	d015      	beq.n	800955e <HAL_UART_IRQHandler+0x1b6>
 8009532:	3118      	adds	r1, #24
 8009534:	428a      	cmp	r2, r1
 8009536:	d012      	beq.n	800955e <HAL_UART_IRQHandler+0x1b6>
 8009538:	3118      	adds	r1, #24
 800953a:	428a      	cmp	r2, r1
 800953c:	d00f      	beq.n	800955e <HAL_UART_IRQHandler+0x1b6>
 800953e:	3118      	adds	r1, #24
 8009540:	428a      	cmp	r2, r1
 8009542:	d00c      	beq.n	800955e <HAL_UART_IRQHandler+0x1b6>
 8009544:	3118      	adds	r1, #24
 8009546:	428a      	cmp	r2, r1
 8009548:	d009      	beq.n	800955e <HAL_UART_IRQHandler+0x1b6>
 800954a:	f501 7156 	add.w	r1, r1, #856	@ 0x358
 800954e:	428a      	cmp	r2, r1
 8009550:	d005      	beq.n	800955e <HAL_UART_IRQHandler+0x1b6>
 8009552:	3118      	adds	r1, #24
 8009554:	428a      	cmp	r2, r1
 8009556:	d002      	beq.n	800955e <HAL_UART_IRQHandler+0x1b6>
 8009558:	3118      	adds	r1, #24
 800955a:	428a      	cmp	r2, r1
 800955c:	d0ff      	beq.n	800955e <HAL_UART_IRQHandler+0x1b6>
 800955e:	6851      	ldr	r1, [r2, #4]
 8009560:	b289      	uxth	r1, r1
      if ((nb_remaining_rx_data > 0U)
 8009562:	2900      	cmp	r1, #0
 8009564:	d043      	beq.n	80095ee <HAL_UART_IRQHandler+0x246>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009566:	4281      	cmp	r1, r0
 8009568:	d241      	bcs.n	80095ee <HAL_UART_IRQHandler+0x246>
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800956a:	69ea      	ldr	r2, [r5, #28]
        huart->RxXferCount = nb_remaining_rx_data;
 800956c:	f8a4 105e 	strh.w	r1, [r4, #94]	@ 0x5e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009570:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
 8009574:	d02f      	beq.n	80095d6 <HAL_UART_IRQHandler+0x22e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009576:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800957a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800957e:	e843 2100 	strex	r1, r2, [r3]
 8009582:	2900      	cmp	r1, #0
 8009584:	d1f7      	bne.n	8009576 <HAL_UART_IRQHandler+0x1ce>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009586:	f103 0208 	add.w	r2, r3, #8
 800958a:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800958e:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009592:	f103 0008 	add.w	r0, r3, #8
 8009596:	e840 2100 	strex	r1, r2, [r0]
 800959a:	2900      	cmp	r1, #0
 800959c:	d1f3      	bne.n	8009586 <HAL_UART_IRQHandler+0x1de>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800959e:	f103 0208 	add.w	r2, r3, #8
 80095a2:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80095a6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095aa:	f103 0008 	add.w	r0, r3, #8
 80095ae:	e840 2100 	strex	r1, r2, [r0]
 80095b2:	2900      	cmp	r1, #0
 80095b4:	d1f3      	bne.n	800959e <HAL_UART_IRQHandler+0x1f6>
          huart->RxState = HAL_UART_STATE_READY;
 80095b6:	2220      	movs	r2, #32
 80095b8:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80095bc:	66e1      	str	r1, [r4, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095be:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80095c2:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095c6:	e843 2100 	strex	r1, r2, [r3]
 80095ca:	2900      	cmp	r1, #0
 80095cc:	d1f7      	bne.n	80095be <HAL_UART_IRQHandler+0x216>
          (void)HAL_DMA_Abort(huart->hdmarx);
 80095ce:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 80095d2:	f7fb ff23 	bl	800541c <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80095d6:	2302      	movs	r3, #2
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80095d8:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80095dc:	6723      	str	r3, [r4, #112]	@ 0x70
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80095de:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 80095e2:	1ac9      	subs	r1, r1, r3
 80095e4:	b289      	uxth	r1, r1
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80095e6:	4620      	mov	r0, r4
 80095e8:	f7ff fedc 	bl	80093a4 <HAL_UARTEx_RxEventCallback>
 80095ec:	e77a      	b.n	80094e4 <HAL_UART_IRQHandler+0x13c>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80095ee:	4281      	cmp	r1, r0
 80095f0:	f47f af78 	bne.w	80094e4 <HAL_UART_IRQHandler+0x13c>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80095f4:	69eb      	ldr	r3, [r5, #28]
 80095f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80095fa:	f47f af73 	bne.w	80094e4 <HAL_UART_IRQHandler+0x13c>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80095fe:	2302      	movs	r3, #2
 8009600:	6723      	str	r3, [r4, #112]	@ 0x70
 8009602:	e7f0      	b.n	80095e6 <HAL_UART_IRQHandler+0x23e>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009604:	f8b4 205e 	ldrh.w	r2, [r4, #94]	@ 0x5e
      if ((huart->RxXferCount > 0U)
 8009608:	f8b4 105e 	ldrh.w	r1, [r4, #94]	@ 0x5e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800960c:	b292      	uxth	r2, r2
      if ((huart->RxXferCount > 0U)
 800960e:	b289      	uxth	r1, r1
 8009610:	2900      	cmp	r1, #0
 8009612:	f43f af67 	beq.w	80094e4 <HAL_UART_IRQHandler+0x13c>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009616:	1a80      	subs	r0, r0, r2
 8009618:	b281      	uxth	r1, r0
          && (nb_rx_data > 0U))
 800961a:	2900      	cmp	r1, #0
 800961c:	f43f af62 	beq.w	80094e4 <HAL_UART_IRQHandler+0x13c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009620:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009624:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009628:	e843 2000 	strex	r0, r2, [r3]
 800962c:	2800      	cmp	r0, #0
 800962e:	d1f7      	bne.n	8009620 <HAL_UART_IRQHandler+0x278>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009630:	4d16      	ldr	r5, [pc, #88]	@ (800968c <HAL_UART_IRQHandler+0x2e4>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009632:	f103 0208 	add.w	r2, r3, #8
 8009636:	e852 2f00 	ldrex	r2, [r2]
 800963a:	402a      	ands	r2, r5
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800963c:	f103 0608 	add.w	r6, r3, #8
 8009640:	e846 2000 	strex	r0, r2, [r6]
 8009644:	2800      	cmp	r0, #0
 8009646:	d1f4      	bne.n	8009632 <HAL_UART_IRQHandler+0x28a>
        huart->RxState = HAL_UART_STATE_READY;
 8009648:	2220      	movs	r2, #32
        huart->RxISR = NULL;
 800964a:	6760      	str	r0, [r4, #116]	@ 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800964c:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009650:	66e0      	str	r0, [r4, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009652:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009656:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800965a:	e843 2000 	strex	r0, r2, [r3]
 800965e:	2800      	cmp	r0, #0
 8009660:	d1f7      	bne.n	8009652 <HAL_UART_IRQHandler+0x2aa>
 8009662:	e7cc      	b.n	80095fe <HAL_UART_IRQHandler+0x256>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009664:	02cf      	lsls	r7, r1, #11
 8009666:	d513      	bpl.n	8009690 <HAL_UART_IRQHandler+0x2e8>
 8009668:	026e      	lsls	r6, r5, #9
 800966a:	d511      	bpl.n	8009690 <HAL_UART_IRQHandler+0x2e8>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800966c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 8009670:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009672:	621a      	str	r2, [r3, #32]
}
 8009674:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_WakeupCallback(huart);
 8009678:	f000 be6e 	b.w	800a358 <HAL_UARTEx_WakeupCallback>
 800967c:	10000001 	.word	0x10000001
 8009680:	04000120 	.word	0x04000120
 8009684:	08009395 	.word	0x08009395
 8009688:	40020010 	.word	0x40020010
 800968c:	effffffe 	.word	0xeffffffe
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8009690:	0608      	lsls	r0, r1, #24
 8009692:	d50b      	bpl.n	80096ac <HAL_UART_IRQHandler+0x304>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8009694:	f002 0080 	and.w	r0, r2, #128	@ 0x80
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8009698:	f405 0500 	and.w	r5, r5, #8388608	@ 0x800000
 800969c:	4328      	orrs	r0, r5
 800969e:	d005      	beq.n	80096ac <HAL_UART_IRQHandler+0x304>
    if (huart->TxISR != NULL)
 80096a0:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	f43f af1e 	beq.w	80094e4 <HAL_UART_IRQHandler+0x13c>
      huart->TxISR(huart);
 80096a8:	4620      	mov	r0, r4
 80096aa:	e696      	b.n	80093da <HAL_UART_IRQHandler+0x32>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80096ac:	064f      	lsls	r7, r1, #25
 80096ae:	d511      	bpl.n	80096d4 <HAL_UART_IRQHandler+0x32c>
 80096b0:	0656      	lsls	r6, r2, #25
 80096b2:	d50f      	bpl.n	80096d4 <HAL_UART_IRQHandler+0x32c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096b4:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80096b8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096bc:	e843 2100 	strex	r1, r2, [r3]
 80096c0:	2900      	cmp	r1, #0
 80096c2:	d1f7      	bne.n	80096b4 <HAL_UART_IRQHandler+0x30c>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80096c4:	2320      	movs	r3, #32
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80096c6:	4620      	mov	r0, r4
  huart->TxISR = NULL;
 80096c8:	67a1      	str	r1, [r4, #120]	@ 0x78
  huart->gState = HAL_UART_STATE_READY;
 80096ca:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  HAL_UART_TxCpltCallback(huart);
 80096ce:	f7ff fe5f 	bl	8009390 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80096d2:	e707      	b.n	80094e4 <HAL_UART_IRQHandler+0x13c>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80096d4:	020d      	lsls	r5, r1, #8
 80096d6:	d506      	bpl.n	80096e6 <HAL_UART_IRQHandler+0x33e>
 80096d8:	0050      	lsls	r0, r2, #1
 80096da:	d504      	bpl.n	80096e6 <HAL_UART_IRQHandler+0x33e>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80096dc:	4620      	mov	r0, r4
}
 80096de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80096e2:	f000 be3b 	b.w	800a35c <HAL_UARTEx_TxFifoEmptyCallback>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80096e6:	01cb      	lsls	r3, r1, #7
 80096e8:	f57f aefc 	bpl.w	80094e4 <HAL_UART_IRQHandler+0x13c>
 80096ec:	2a00      	cmp	r2, #0
 80096ee:	f6bf aef9 	bge.w	80094e4 <HAL_UART_IRQHandler+0x13c>
    HAL_UARTEx_RxFifoFullCallback(huart);
 80096f2:	4620      	mov	r0, r4
}
 80096f4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_RxFifoFullCallback(huart);
 80096f8:	f000 be2f 	b.w	800a35a <HAL_UARTEx_RxFifoFullCallback>

080096fc <UART_RxISR_8BIT>:
{
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80096fc:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c
  uint16_t uhMask = huart->Mask;
 8009700:	f8b0 1060 	ldrh.w	r1, [r0, #96]	@ 0x60
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009704:	2a22      	cmp	r2, #34	@ 0x22
{
 8009706:	b508      	push	{r3, lr}
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009708:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800970a:	d155      	bne.n	80097b8 <UART_RxISR_8BIT+0xbc>
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800970c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800970e:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 8009710:	400b      	ands	r3, r1
 8009712:	7013      	strb	r3, [r2, #0]
    huart->pRxBuffPtr++;
 8009714:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 8009716:	3301      	adds	r3, #1
 8009718:	6583      	str	r3, [r0, #88]	@ 0x58
    huart->RxXferCount--;
 800971a:	f8b0 305e 	ldrh.w	r3, [r0, #94]	@ 0x5e
 800971e:	3b01      	subs	r3, #1
 8009720:	b29b      	uxth	r3, r3
 8009722:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8009726:	f8b0 305e 	ldrh.w	r3, [r0, #94]	@ 0x5e
 800972a:	b29b      	uxth	r3, r3
 800972c:	2b00      	cmp	r3, #0
 800972e:	d142      	bne.n	80097b6 <UART_RxISR_8BIT+0xba>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009730:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009732:	e852 3f00 	ldrex	r3, [r2]
 8009736:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800973a:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 800973e:	6803      	ldr	r3, [r0, #0]
 8009740:	2900      	cmp	r1, #0
 8009742:	d1f5      	bne.n	8009730 <UART_RxISR_8BIT+0x34>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009744:	f103 0208 	add.w	r2, r3, #8
 8009748:	e852 2f00 	ldrex	r2, [r2]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800974c:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009750:	f103 0c08 	add.w	ip, r3, #8
 8009754:	e84c 2100 	strex	r1, r2, [ip]
 8009758:	2900      	cmp	r1, #0
 800975a:	d1f3      	bne.n	8009744 <UART_RxISR_8BIT+0x48>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800975c:	2220      	movs	r2, #32

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800975e:	6741      	str	r1, [r0, #116]	@ 0x74
      huart->RxState = HAL_UART_STATE_READY;
 8009760:	f8c0 208c 	str.w	r2, [r0, #140]	@ 0x8c

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009764:	4a17      	ldr	r2, [pc, #92]	@ (80097c4 <UART_RxISR_8BIT+0xc8>)
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009766:	6701      	str	r1, [r0, #112]	@ 0x70
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009768:	4293      	cmp	r3, r2
 800976a:	d105      	bne.n	8009778 <UART_RxISR_8BIT+0x7c>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800976c:	6ec2      	ldr	r2, [r0, #108]	@ 0x6c
 800976e:	2a01      	cmp	r2, #1
 8009770:	d00e      	beq.n	8009790 <UART_RxISR_8BIT+0x94>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009772:	f7f9 f9ed 	bl	8002b50 <HAL_UART_RxCpltCallback>
 8009776:	e01e      	b.n	80097b6 <UART_RxISR_8BIT+0xba>
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009778:	685a      	ldr	r2, [r3, #4]
 800977a:	0211      	lsls	r1, r2, #8
 800977c:	d5f6      	bpl.n	800976c <UART_RxISR_8BIT+0x70>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800977e:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009782:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009786:	e843 2100 	strex	r1, r2, [r3]
 800978a:	2900      	cmp	r1, #0
 800978c:	d1f7      	bne.n	800977e <UART_RxISR_8BIT+0x82>
 800978e:	e7ed      	b.n	800976c <UART_RxISR_8BIT+0x70>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009790:	2200      	movs	r2, #0
 8009792:	66c2      	str	r2, [r0, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009794:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009798:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800979c:	e843 2100 	strex	r1, r2, [r3]
 80097a0:	2900      	cmp	r1, #0
 80097a2:	d1f7      	bne.n	8009794 <UART_RxISR_8BIT+0x98>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80097a4:	69da      	ldr	r2, [r3, #28]
 80097a6:	06d2      	lsls	r2, r2, #27
 80097a8:	d501      	bpl.n	80097ae <UART_RxISR_8BIT+0xb2>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80097aa:	2210      	movs	r2, #16
 80097ac:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80097ae:	f8b0 105c 	ldrh.w	r1, [r0, #92]	@ 0x5c
 80097b2:	f7ff fdf7 	bl	80093a4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80097b6:	bd08      	pop	{r3, pc}
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80097b8:	699a      	ldr	r2, [r3, #24]
 80097ba:	f042 0208 	orr.w	r2, r2, #8
 80097be:	619a      	str	r2, [r3, #24]
}
 80097c0:	e7f9      	b.n	80097b6 <UART_RxISR_8BIT+0xba>
 80097c2:	bf00      	nop
 80097c4:	58000c00 	.word	0x58000c00

080097c8 <UART_RxISR_16BIT>:
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80097c8:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c
  uint16_t uhMask = huart->Mask;
 80097cc:	f8b0 1060 	ldrh.w	r1, [r0, #96]	@ 0x60
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80097d0:	2a22      	cmp	r2, #34	@ 0x22
{
 80097d2:	b508      	push	{r3, lr}
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80097d4:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80097d6:	d152      	bne.n	800987e <UART_RxISR_16BIT+0xb6>
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80097d8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
    *tmp = (uint16_t)(uhdata & uhMask);
 80097da:	4011      	ands	r1, r2
 80097dc:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 80097de:	f822 1b02 	strh.w	r1, [r2], #2
    huart->pRxBuffPtr += 2U;
 80097e2:	6582      	str	r2, [r0, #88]	@ 0x58
    huart->RxXferCount--;
 80097e4:	f8b0 205e 	ldrh.w	r2, [r0, #94]	@ 0x5e
 80097e8:	3a01      	subs	r2, #1
 80097ea:	b292      	uxth	r2, r2
 80097ec:	f8a0 205e 	strh.w	r2, [r0, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80097f0:	f8b0 205e 	ldrh.w	r2, [r0, #94]	@ 0x5e
 80097f4:	b292      	uxth	r2, r2
 80097f6:	2a00      	cmp	r2, #0
 80097f8:	d140      	bne.n	800987c <UART_RxISR_16BIT+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097fa:	e853 2f00 	ldrex	r2, [r3]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80097fe:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009802:	e843 2100 	strex	r1, r2, [r3]
 8009806:	2900      	cmp	r1, #0
 8009808:	d1f7      	bne.n	80097fa <UART_RxISR_16BIT+0x32>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800980a:	f103 0208 	add.w	r2, r3, #8
 800980e:	e852 2f00 	ldrex	r2, [r2]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009812:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009816:	f103 0c08 	add.w	ip, r3, #8
 800981a:	e84c 2100 	strex	r1, r2, [ip]
 800981e:	2900      	cmp	r1, #0
 8009820:	d1f3      	bne.n	800980a <UART_RxISR_16BIT+0x42>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009822:	2220      	movs	r2, #32

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009824:	6741      	str	r1, [r0, #116]	@ 0x74
      huart->RxState = HAL_UART_STATE_READY;
 8009826:	f8c0 208c 	str.w	r2, [r0, #140]	@ 0x8c

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800982a:	4a17      	ldr	r2, [pc, #92]	@ (8009888 <UART_RxISR_16BIT+0xc0>)
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800982c:	6701      	str	r1, [r0, #112]	@ 0x70
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800982e:	4293      	cmp	r3, r2
 8009830:	d105      	bne.n	800983e <UART_RxISR_16BIT+0x76>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009832:	6ec2      	ldr	r2, [r0, #108]	@ 0x6c
 8009834:	2a01      	cmp	r2, #1
 8009836:	d00e      	beq.n	8009856 <UART_RxISR_16BIT+0x8e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009838:	f7f9 f98a 	bl	8002b50 <HAL_UART_RxCpltCallback>
 800983c:	e01e      	b.n	800987c <UART_RxISR_16BIT+0xb4>
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800983e:	685a      	ldr	r2, [r3, #4]
 8009840:	0211      	lsls	r1, r2, #8
 8009842:	d5f6      	bpl.n	8009832 <UART_RxISR_16BIT+0x6a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009844:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009848:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800984c:	e843 2100 	strex	r1, r2, [r3]
 8009850:	2900      	cmp	r1, #0
 8009852:	d1f7      	bne.n	8009844 <UART_RxISR_16BIT+0x7c>
 8009854:	e7ed      	b.n	8009832 <UART_RxISR_16BIT+0x6a>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009856:	2200      	movs	r2, #0
 8009858:	66c2      	str	r2, [r0, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800985a:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800985e:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009862:	e843 2100 	strex	r1, r2, [r3]
 8009866:	2900      	cmp	r1, #0
 8009868:	d1f7      	bne.n	800985a <UART_RxISR_16BIT+0x92>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800986a:	69da      	ldr	r2, [r3, #28]
 800986c:	06d2      	lsls	r2, r2, #27
 800986e:	d501      	bpl.n	8009874 <UART_RxISR_16BIT+0xac>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009870:	2210      	movs	r2, #16
 8009872:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009874:	f8b0 105c 	ldrh.w	r1, [r0, #92]	@ 0x5c
 8009878:	f7ff fd94 	bl	80093a4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800987c:	bd08      	pop	{r3, pc}
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800987e:	699a      	ldr	r2, [r3, #24]
 8009880:	f042 0208 	orr.w	r2, r2, #8
 8009884:	619a      	str	r2, [r3, #24]
}
 8009886:	e7f9      	b.n	800987c <UART_RxISR_16BIT+0xb4>
 8009888:	58000c00 	.word	0x58000c00

0800988c <UART_RxISR_8BIT_FIFOEN>:
{
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800988c:	6803      	ldr	r3, [r0, #0]
{
 800988e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009892:	69dd      	ldr	r5, [r3, #28]
{
 8009894:	4604      	mov	r4, r0
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009896:	f8d3 8000 	ldr.w	r8, [r3]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800989a:	689e      	ldr	r6, [r3, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800989c:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c
  uint16_t  uhMask = huart->Mask;
 80098a0:	f8b0 7060 	ldrh.w	r7, [r0, #96]	@ 0x60
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80098a4:	2a22      	cmp	r2, #34	@ 0x22
 80098a6:	f040 80b5 	bne.w	8009a14 <UART_RxISR_8BIT_FIFOEN+0x188>
  {
    nb_rx_data = huart->NbRxDataToProcess;
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80098aa:	f8b0 3068 	ldrh.w	r3, [r0, #104]	@ 0x68
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	f000 808b 	beq.w	80099ca <UART_RxISR_8BIT_FIFOEN+0x13e>
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80098b4:	f04f 0900 	mov.w	r9, #0
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80098b8:	f006 0601 	and.w	r6, r6, #1
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80098bc:	f04f 0a04 	mov.w	sl, #4
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80098c0:	06ab      	lsls	r3, r5, #26
 80098c2:	f140 8082 	bpl.w	80099ca <UART_RxISR_8BIT_FIFOEN+0x13e>
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80098c6:	6823      	ldr	r3, [r4, #0]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80098c8:	6da2      	ldr	r2, [r4, #88]	@ 0x58
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80098ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80098cc:	403b      	ands	r3, r7
 80098ce:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr++;
 80098d0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80098d2:	3301      	adds	r3, #1
 80098d4:	65a3      	str	r3, [r4, #88]	@ 0x58
      huart->RxXferCount--;
 80098d6:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 80098da:	3b01      	subs	r3, #1
 80098dc:	b29b      	uxth	r3, r3
 80098de:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80098e2:	6823      	ldr	r3, [r4, #0]
 80098e4:	69dd      	ldr	r5, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80098e6:	0768      	lsls	r0, r5, #29
 80098e8:	d02a      	beq.n	8009940 <UART_RxISR_8BIT_FIFOEN+0xb4>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80098ea:	07e9      	lsls	r1, r5, #31
 80098ec:	d50a      	bpl.n	8009904 <UART_RxISR_8BIT_FIFOEN+0x78>
 80098ee:	f418 7f80 	tst.w	r8, #256	@ 0x100
 80098f2:	d007      	beq.n	8009904 <UART_RxISR_8BIT_FIFOEN+0x78>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80098f4:	2201      	movs	r2, #1
 80098f6:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80098f8:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 80098fc:	f042 0201 	orr.w	r2, r2, #1
 8009900:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009904:	07aa      	lsls	r2, r5, #30
 8009906:	d508      	bpl.n	800991a <UART_RxISR_8BIT_FIFOEN+0x8e>
 8009908:	b13e      	cbz	r6, 800991a <UART_RxISR_8BIT_FIFOEN+0x8e>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800990a:	2202      	movs	r2, #2
 800990c:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800990e:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 8009912:	f042 0204 	orr.w	r2, r2, #4
 8009916:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800991a:	0768      	lsls	r0, r5, #29
 800991c:	d508      	bpl.n	8009930 <UART_RxISR_8BIT_FIFOEN+0xa4>
 800991e:	b13e      	cbz	r6, 8009930 <UART_RxISR_8BIT_FIFOEN+0xa4>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009920:	f8c3 a020 	str.w	sl, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009924:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8009928:	f043 0302 	orr.w	r3, r3, #2
 800992c:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009930:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8009934:	b123      	cbz	r3, 8009940 <UART_RxISR_8BIT_FIFOEN+0xb4>
          HAL_UART_ErrorCallback(huart);
 8009936:	4620      	mov	r0, r4
 8009938:	f7ff fd2b 	bl	8009392 <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800993c:	f8c4 9090 	str.w	r9, [r4, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8009940:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8009944:	b29b      	uxth	r3, r3
 8009946:	2b00      	cmp	r3, #0
 8009948:	d1ba      	bne.n	80098c0 <UART_RxISR_8BIT_FIFOEN+0x34>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800994a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800994c:	e852 3f00 	ldrex	r3, [r2]
 8009950:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009954:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8009958:	6823      	ldr	r3, [r4, #0]
 800995a:	2900      	cmp	r1, #0
 800995c:	d1f5      	bne.n	800994a <UART_RxISR_8BIT_FIFOEN+0xbe>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800995e:	4830      	ldr	r0, [pc, #192]	@ (8009a20 <UART_RxISR_8BIT_FIFOEN+0x194>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009960:	f103 0208 	add.w	r2, r3, #8
 8009964:	e852 2f00 	ldrex	r2, [r2]
 8009968:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800996a:	f103 0508 	add.w	r5, r3, #8
 800996e:	e845 2100 	strex	r1, r2, [r5]
 8009972:	2900      	cmp	r1, #0
 8009974:	d1f4      	bne.n	8009960 <UART_RxISR_8BIT_FIFOEN+0xd4>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009976:	2220      	movs	r2, #32

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009978:	6761      	str	r1, [r4, #116]	@ 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800997a:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800997e:	4a29      	ldr	r2, [pc, #164]	@ (8009a24 <UART_RxISR_8BIT_FIFOEN+0x198>)
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009980:	6721      	str	r1, [r4, #112]	@ 0x70
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009982:	4293      	cmp	r3, r2
 8009984:	d00a      	beq.n	800999c <UART_RxISR_8BIT_FIFOEN+0x110>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009986:	685a      	ldr	r2, [r3, #4]
 8009988:	0211      	lsls	r1, r2, #8
 800998a:	d507      	bpl.n	800999c <UART_RxISR_8BIT_FIFOEN+0x110>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800998c:	e853 2f00 	ldrex	r2, [r3]
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009990:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009994:	e843 2100 	strex	r1, r2, [r3]
 8009998:	2900      	cmp	r1, #0
 800999a:	d1f7      	bne.n	800998c <UART_RxISR_8BIT_FIFOEN+0x100>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800999c:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 800999e:	2a01      	cmp	r2, #1
 80099a0:	d134      	bne.n	8009a0c <UART_RxISR_8BIT_FIFOEN+0x180>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80099a2:	2200      	movs	r2, #0
 80099a4:	66e2      	str	r2, [r4, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099a6:	e853 2f00 	ldrex	r2, [r3]

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80099aa:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099ae:	e843 2100 	strex	r1, r2, [r3]
 80099b2:	2900      	cmp	r1, #0
 80099b4:	d1f7      	bne.n	80099a6 <UART_RxISR_8BIT_FIFOEN+0x11a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80099b6:	69da      	ldr	r2, [r3, #28]
 80099b8:	06d2      	lsls	r2, r2, #27
 80099ba:	d501      	bpl.n	80099c0 <UART_RxISR_8BIT_FIFOEN+0x134>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80099bc:	2210      	movs	r2, #16
 80099be:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80099c0:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
 80099c4:	4620      	mov	r0, r4
 80099c6:	f7ff fced 	bl	80093a4 <HAL_UARTEx_RxEventCallback>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80099ca:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 80099ce:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80099d0:	b1d3      	cbz	r3, 8009a08 <UART_RxISR_8BIT_FIFOEN+0x17c>
 80099d2:	f8b4 2068 	ldrh.w	r2, [r4, #104]	@ 0x68
 80099d6:	429a      	cmp	r2, r3
 80099d8:	d916      	bls.n	8009a08 <UART_RxISR_8BIT_FIFOEN+0x17c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80099da:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099dc:	f102 0308 	add.w	r3, r2, #8
 80099e0:	e853 3f00 	ldrex	r3, [r3]
 80099e4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099e8:	3208      	adds	r2, #8
 80099ea:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 80099ee:	6822      	ldr	r2, [r4, #0]
 80099f0:	2900      	cmp	r1, #0
 80099f2:	d1f2      	bne.n	80099da <UART_RxISR_8BIT_FIFOEN+0x14e>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80099f4:	4b0c      	ldr	r3, [pc, #48]	@ (8009a28 <UART_RxISR_8BIT_FIFOEN+0x19c>)
 80099f6:	6763      	str	r3, [r4, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099f8:	e852 3f00 	ldrex	r3, [r2]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80099fc:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a00:	e842 3100 	strex	r1, r3, [r2]
 8009a04:	2900      	cmp	r1, #0
 8009a06:	d1f7      	bne.n	80099f8 <UART_RxISR_8BIT_FIFOEN+0x16c>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009a08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          HAL_UART_RxCpltCallback(huart);
 8009a0c:	4620      	mov	r0, r4
 8009a0e:	f7f9 f89f 	bl	8002b50 <HAL_UART_RxCpltCallback>
 8009a12:	e7da      	b.n	80099ca <UART_RxISR_8BIT_FIFOEN+0x13e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009a14:	699a      	ldr	r2, [r3, #24]
 8009a16:	f042 0208 	orr.w	r2, r2, #8
 8009a1a:	619a      	str	r2, [r3, #24]
}
 8009a1c:	e7f4      	b.n	8009a08 <UART_RxISR_8BIT_FIFOEN+0x17c>
 8009a1e:	bf00      	nop
 8009a20:	effffffe 	.word	0xeffffffe
 8009a24:	58000c00 	.word	0x58000c00
 8009a28:	080096fd 	.word	0x080096fd

08009a2c <UART_RxISR_16BIT_FIFOEN>:
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009a2c:	6803      	ldr	r3, [r0, #0]
{
 8009a2e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009a32:	69dd      	ldr	r5, [r3, #28]
{
 8009a34:	4604      	mov	r4, r0
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009a36:	f8d3 8000 	ldr.w	r8, [r3]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009a3a:	689e      	ldr	r6, [r3, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009a3c:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c
  uint16_t  uhMask = huart->Mask;
 8009a40:	f8b0 7060 	ldrh.w	r7, [r0, #96]	@ 0x60
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009a44:	2a22      	cmp	r2, #34	@ 0x22
 8009a46:	f040 80b2 	bne.w	8009bae <UART_RxISR_16BIT_FIFOEN+0x182>
  {
    nb_rx_data = huart->NbRxDataToProcess;
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009a4a:	f8b0 3068 	ldrh.w	r3, [r0, #104]	@ 0x68
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	f000 8088 	beq.w	8009b64 <UART_RxISR_16BIT_FIFOEN+0x138>
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a54:	f04f 0900 	mov.w	r9, #0
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009a58:	f006 0601 	and.w	r6, r6, #1
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009a5c:	f04f 0a04 	mov.w	sl, #4
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009a60:	06ab      	lsls	r3, r5, #26
 8009a62:	d57f      	bpl.n	8009b64 <UART_RxISR_16BIT_FIFOEN+0x138>
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009a64:	6823      	ldr	r3, [r4, #0]
      *tmp = (uint16_t)(uhdata & uhMask);
 8009a66:	6da2      	ldr	r2, [r4, #88]	@ 0x58
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009a68:	6a59      	ldr	r1, [r3, #36]	@ 0x24
      *tmp = (uint16_t)(uhdata & uhMask);
 8009a6a:	4039      	ands	r1, r7
 8009a6c:	f822 1b02 	strh.w	r1, [r2], #2
      huart->pRxBuffPtr += 2U;
 8009a70:	65a2      	str	r2, [r4, #88]	@ 0x58
      huart->RxXferCount--;
 8009a72:	f8b4 205e 	ldrh.w	r2, [r4, #94]	@ 0x5e
 8009a76:	3a01      	subs	r2, #1
 8009a78:	b292      	uxth	r2, r2
 8009a7a:	f8a4 205e 	strh.w	r2, [r4, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009a7e:	69dd      	ldr	r5, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009a80:	0768      	lsls	r0, r5, #29
 8009a82:	d02a      	beq.n	8009ada <UART_RxISR_16BIT_FIFOEN+0xae>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009a84:	07e9      	lsls	r1, r5, #31
 8009a86:	d50a      	bpl.n	8009a9e <UART_RxISR_16BIT_FIFOEN+0x72>
 8009a88:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8009a8c:	d007      	beq.n	8009a9e <UART_RxISR_16BIT_FIFOEN+0x72>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009a8e:	2201      	movs	r2, #1
 8009a90:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009a92:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 8009a96:	f042 0201 	orr.w	r2, r2, #1
 8009a9a:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009a9e:	07aa      	lsls	r2, r5, #30
 8009aa0:	d508      	bpl.n	8009ab4 <UART_RxISR_16BIT_FIFOEN+0x88>
 8009aa2:	b13e      	cbz	r6, 8009ab4 <UART_RxISR_16BIT_FIFOEN+0x88>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009aa4:	2202      	movs	r2, #2
 8009aa6:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009aa8:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 8009aac:	f042 0204 	orr.w	r2, r2, #4
 8009ab0:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009ab4:	0768      	lsls	r0, r5, #29
 8009ab6:	d508      	bpl.n	8009aca <UART_RxISR_16BIT_FIFOEN+0x9e>
 8009ab8:	b13e      	cbz	r6, 8009aca <UART_RxISR_16BIT_FIFOEN+0x9e>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009aba:	f8c3 a020 	str.w	sl, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009abe:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8009ac2:	f043 0302 	orr.w	r3, r3, #2
 8009ac6:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009aca:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8009ace:	b123      	cbz	r3, 8009ada <UART_RxISR_16BIT_FIFOEN+0xae>
          HAL_UART_ErrorCallback(huart);
 8009ad0:	4620      	mov	r0, r4
 8009ad2:	f7ff fc5e 	bl	8009392 <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009ad6:	f8c4 9090 	str.w	r9, [r4, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8009ada:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8009ade:	b29b      	uxth	r3, r3
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d1bd      	bne.n	8009a60 <UART_RxISR_16BIT_FIFOEN+0x34>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009ae4:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ae6:	e852 3f00 	ldrex	r3, [r2]
 8009aea:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009aee:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8009af2:	6823      	ldr	r3, [r4, #0]
 8009af4:	2900      	cmp	r1, #0
 8009af6:	d1f5      	bne.n	8009ae4 <UART_RxISR_16BIT_FIFOEN+0xb8>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009af8:	482f      	ldr	r0, [pc, #188]	@ (8009bb8 <UART_RxISR_16BIT_FIFOEN+0x18c>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009afa:	f103 0208 	add.w	r2, r3, #8
 8009afe:	e852 2f00 	ldrex	r2, [r2]
 8009b02:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b04:	f103 0508 	add.w	r5, r3, #8
 8009b08:	e845 2100 	strex	r1, r2, [r5]
 8009b0c:	2900      	cmp	r1, #0
 8009b0e:	d1f4      	bne.n	8009afa <UART_RxISR_16BIT_FIFOEN+0xce>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009b10:	2220      	movs	r2, #32

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009b12:	6761      	str	r1, [r4, #116]	@ 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8009b14:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009b18:	4a28      	ldr	r2, [pc, #160]	@ (8009bbc <UART_RxISR_16BIT_FIFOEN+0x190>)
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009b1a:	6721      	str	r1, [r4, #112]	@ 0x70
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009b1c:	4293      	cmp	r3, r2
 8009b1e:	d00a      	beq.n	8009b36 <UART_RxISR_16BIT_FIFOEN+0x10a>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009b20:	685a      	ldr	r2, [r3, #4]
 8009b22:	0211      	lsls	r1, r2, #8
 8009b24:	d507      	bpl.n	8009b36 <UART_RxISR_16BIT_FIFOEN+0x10a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b26:	e853 2f00 	ldrex	r2, [r3]
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009b2a:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b2e:	e843 2100 	strex	r1, r2, [r3]
 8009b32:	2900      	cmp	r1, #0
 8009b34:	d1f7      	bne.n	8009b26 <UART_RxISR_16BIT_FIFOEN+0xfa>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009b36:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 8009b38:	2a01      	cmp	r2, #1
 8009b3a:	d134      	bne.n	8009ba6 <UART_RxISR_16BIT_FIFOEN+0x17a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009b3c:	2200      	movs	r2, #0
 8009b3e:	66e2      	str	r2, [r4, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b40:	e853 2f00 	ldrex	r2, [r3]

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009b44:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b48:	e843 2100 	strex	r1, r2, [r3]
 8009b4c:	2900      	cmp	r1, #0
 8009b4e:	d1f7      	bne.n	8009b40 <UART_RxISR_16BIT_FIFOEN+0x114>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009b50:	69da      	ldr	r2, [r3, #28]
 8009b52:	06d2      	lsls	r2, r2, #27
 8009b54:	d501      	bpl.n	8009b5a <UART_RxISR_16BIT_FIFOEN+0x12e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009b56:	2210      	movs	r2, #16
 8009b58:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009b5a:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
 8009b5e:	4620      	mov	r0, r4
 8009b60:	f7ff fc20 	bl	80093a4 <HAL_UARTEx_RxEventCallback>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009b64:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8009b68:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009b6a:	b1d3      	cbz	r3, 8009ba2 <UART_RxISR_16BIT_FIFOEN+0x176>
 8009b6c:	f8b4 2068 	ldrh.w	r2, [r4, #104]	@ 0x68
 8009b70:	429a      	cmp	r2, r3
 8009b72:	d916      	bls.n	8009ba2 <UART_RxISR_16BIT_FIFOEN+0x176>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009b74:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b76:	f102 0308 	add.w	r3, r2, #8
 8009b7a:	e853 3f00 	ldrex	r3, [r3]
 8009b7e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b82:	3208      	adds	r2, #8
 8009b84:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8009b88:	6822      	ldr	r2, [r4, #0]
 8009b8a:	2900      	cmp	r1, #0
 8009b8c:	d1f2      	bne.n	8009b74 <UART_RxISR_16BIT_FIFOEN+0x148>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8009b8e:	4b0c      	ldr	r3, [pc, #48]	@ (8009bc0 <UART_RxISR_16BIT_FIFOEN+0x194>)
 8009b90:	6763      	str	r3, [r4, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b92:	e852 3f00 	ldrex	r3, [r2]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009b96:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b9a:	e842 3100 	strex	r1, r3, [r2]
 8009b9e:	2900      	cmp	r1, #0
 8009ba0:	d1f7      	bne.n	8009b92 <UART_RxISR_16BIT_FIFOEN+0x166>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009ba2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          HAL_UART_RxCpltCallback(huart);
 8009ba6:	4620      	mov	r0, r4
 8009ba8:	f7f8 ffd2 	bl	8002b50 <HAL_UART_RxCpltCallback>
 8009bac:	e7da      	b.n	8009b64 <UART_RxISR_16BIT_FIFOEN+0x138>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009bae:	699a      	ldr	r2, [r3, #24]
 8009bb0:	f042 0208 	orr.w	r2, r2, #8
 8009bb4:	619a      	str	r2, [r3, #24]
}
 8009bb6:	e7f4      	b.n	8009ba2 <UART_RxISR_16BIT_FIFOEN+0x176>
 8009bb8:	effffffe 	.word	0xeffffffe
 8009bbc:	58000c00 	.word	0x58000c00
 8009bc0:	080097c9 	.word	0x080097c9

08009bc4 <UART_SetConfig>:
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009bc4:	6802      	ldr	r2, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009bc6:	69c3      	ldr	r3, [r0, #28]
 8009bc8:	6881      	ldr	r1, [r0, #8]
{
 8009bca:	b530      	push	{r4, r5, lr}
 8009bcc:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009bce:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009bd0:	6815      	ldr	r5, [r2, #0]
{
 8009bd2:	b087      	sub	sp, #28
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009bd4:	4301      	orrs	r1, r0
 8009bd6:	6960      	ldr	r0, [r4, #20]
 8009bd8:	4301      	orrs	r1, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009bda:	48a5      	ldr	r0, [pc, #660]	@ (8009e70 <UART_SetConfig+0x2ac>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009bdc:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009bde:	4028      	ands	r0, r5
 8009be0:	4301      	orrs	r1, r0
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009be2:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009be4:	6011      	str	r1, [r2, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009be6:	6851      	ldr	r1, [r2, #4]
 8009be8:	f421 5140 	bic.w	r1, r1, #12288	@ 0x3000
 8009bec:	4301      	orrs	r1, r0
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009bee:	69a0      	ldr	r0, [r4, #24]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009bf0:	6051      	str	r1, [r2, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009bf2:	49a0      	ldr	r1, [pc, #640]	@ (8009e74 <UART_SetConfig+0x2b0>)
 8009bf4:	428a      	cmp	r2, r1
    tmpreg |= huart->Init.OneBitSampling;
 8009bf6:	bf1c      	itt	ne
 8009bf8:	6a21      	ldrne	r1, [r4, #32]
 8009bfa:	4308      	orrne	r0, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009bfc:	6891      	ldr	r1, [r2, #8]
 8009bfe:	f021 416e 	bic.w	r1, r1, #3992977408	@ 0xee000000
 8009c02:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 8009c06:	4301      	orrs	r1, r0
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009c08:	6a60      	ldr	r0, [r4, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009c0a:	6091      	str	r1, [r2, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009c0c:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8009c0e:	f021 010f 	bic.w	r1, r1, #15
 8009c12:	4301      	orrs	r1, r0
 8009c14:	62d1      	str	r1, [r2, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009c16:	4998      	ldr	r1, [pc, #608]	@ (8009e78 <UART_SetConfig+0x2b4>)
 8009c18:	428a      	cmp	r2, r1
 8009c1a:	d112      	bne.n	8009c42 <UART_SetConfig+0x7e>
 8009c1c:	4a97      	ldr	r2, [pc, #604]	@ (8009e7c <UART_SetConfig+0x2b8>)
 8009c1e:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8009c20:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 8009c24:	2a18      	cmp	r2, #24
 8009c26:	f000 8101 	beq.w	8009e2c <UART_SetConfig+0x268>
 8009c2a:	d83b      	bhi.n	8009ca4 <UART_SetConfig+0xe0>
 8009c2c:	2a08      	cmp	r2, #8
 8009c2e:	f000 80f5 	beq.w	8009e1c <UART_SetConfig+0x258>
 8009c32:	2a10      	cmp	r2, #16
 8009c34:	f000 813a 	beq.w	8009eac <UART_SetConfig+0x2e8>
 8009c38:	2a00      	cmp	r2, #0
 8009c3a:	f000 80e9 	beq.w	8009e10 <UART_SetConfig+0x24c>
        ret = HAL_ERROR;
 8009c3e:	2001      	movs	r0, #1
 8009c40:	e06a      	b.n	8009d18 <UART_SetConfig+0x154>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009c42:	498f      	ldr	r1, [pc, #572]	@ (8009e80 <UART_SetConfig+0x2bc>)
 8009c44:	428a      	cmp	r2, r1
 8009c46:	d10d      	bne.n	8009c64 <UART_SetConfig+0xa0>
 8009c48:	4a8c      	ldr	r2, [pc, #560]	@ (8009e7c <UART_SetConfig+0x2b8>)
 8009c4a:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8009c4c:	f002 0207 	and.w	r2, r2, #7
 8009c50:	2a05      	cmp	r2, #5
 8009c52:	d8f4      	bhi.n	8009c3e <UART_SetConfig+0x7a>
 8009c54:	e8df f012 	tbh	[pc, r2, lsl #1]
 8009c58:	00e2007e 	.word	0x00e2007e
 8009c5c:	00ea012a 	.word	0x00ea012a
 8009c60:	002b0107 	.word	0x002b0107
 8009c64:	4987      	ldr	r1, [pc, #540]	@ (8009e84 <UART_SetConfig+0x2c0>)
 8009c66:	428a      	cmp	r2, r1
 8009c68:	d0ee      	beq.n	8009c48 <UART_SetConfig+0x84>
 8009c6a:	4987      	ldr	r1, [pc, #540]	@ (8009e88 <UART_SetConfig+0x2c4>)
 8009c6c:	428a      	cmp	r2, r1
 8009c6e:	d0eb      	beq.n	8009c48 <UART_SetConfig+0x84>
 8009c70:	4986      	ldr	r1, [pc, #536]	@ (8009e8c <UART_SetConfig+0x2c8>)
 8009c72:	428a      	cmp	r2, r1
 8009c74:	d0e8      	beq.n	8009c48 <UART_SetConfig+0x84>
 8009c76:	4986      	ldr	r1, [pc, #536]	@ (8009e90 <UART_SetConfig+0x2cc>)
 8009c78:	428a      	cmp	r2, r1
 8009c7a:	d0cf      	beq.n	8009c1c <UART_SetConfig+0x58>
 8009c7c:	4985      	ldr	r1, [pc, #532]	@ (8009e94 <UART_SetConfig+0x2d0>)
 8009c7e:	428a      	cmp	r2, r1
 8009c80:	d0e2      	beq.n	8009c48 <UART_SetConfig+0x84>
 8009c82:	4985      	ldr	r1, [pc, #532]	@ (8009e98 <UART_SetConfig+0x2d4>)
 8009c84:	428a      	cmp	r2, r1
 8009c86:	d0df      	beq.n	8009c48 <UART_SetConfig+0x84>
 8009c88:	4b7a      	ldr	r3, [pc, #488]	@ (8009e74 <UART_SetConfig+0x2b0>)
 8009c8a:	429a      	cmp	r2, r3
 8009c8c:	d1d7      	bne.n	8009c3e <UART_SetConfig+0x7a>
 8009c8e:	4a7b      	ldr	r2, [pc, #492]	@ (8009e7c <UART_SetConfig+0x2b8>)
 8009c90:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8009c92:	f003 0307 	and.w	r3, r3, #7
 8009c96:	2b05      	cmp	r3, #5
 8009c98:	d8d1      	bhi.n	8009c3e <UART_SetConfig+0x7a>
 8009c9a:	e8df f003 	tbb	[pc, r3]
 8009c9e:	4538      	.short	0x4538
 8009ca0:	0f594f4a 	.word	0x0f594f4a
 8009ca4:	2a20      	cmp	r2, #32
 8009ca6:	f000 80de 	beq.w	8009e66 <UART_SetConfig+0x2a2>
 8009caa:	2a28      	cmp	r2, #40	@ 0x28
 8009cac:	d1c7      	bne.n	8009c3e <UART_SetConfig+0x7a>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009cae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009cb2:	f000 808a 	beq.w	8009dca <UART_SetConfig+0x206>
 8009cb6:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8009cba:	e0c4      	b.n	8009e46 <UART_SetConfig+0x282>
        pclk = (uint32_t) LSE_VALUE;
 8009cbc:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009cc0:	4b76      	ldr	r3, [pc, #472]	@ (8009e9c <UART_SetConfig+0x2d8>)
 8009cc2:	6a62      	ldr	r2, [r4, #36]	@ 0x24
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009cc4:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009cc6:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009cca:	eb05 0145 	add.w	r1, r5, r5, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009cce:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009cd2:	4299      	cmp	r1, r3
 8009cd4:	d8b3      	bhi.n	8009c3e <UART_SetConfig+0x7a>
 8009cd6:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 8009cda:	d8b0      	bhi.n	8009c3e <UART_SetConfig+0x7a>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009cdc:	2300      	movs	r3, #0
 8009cde:	4619      	mov	r1, r3
 8009ce0:	f7f6 fd22 	bl	8000728 <__aeabi_uldivmod>
 8009ce4:	462a      	mov	r2, r5
 8009ce6:	0209      	lsls	r1, r1, #8
 8009ce8:	086b      	lsrs	r3, r5, #1
 8009cea:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8009cee:	0200      	lsls	r0, r0, #8
 8009cf0:	18c0      	adds	r0, r0, r3
 8009cf2:	f04f 0300 	mov.w	r3, #0
 8009cf6:	f141 0100 	adc.w	r1, r1, #0
 8009cfa:	f7f6 fd15 	bl	8000728 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009cfe:	4b68      	ldr	r3, [pc, #416]	@ (8009ea0 <UART_SetConfig+0x2dc>)
 8009d00:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009d04:	429a      	cmp	r2, r3
 8009d06:	d89a      	bhi.n	8009c3e <UART_SetConfig+0x7a>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009d08:	6823      	ldr	r3, [r4, #0]
 8009d0a:	60d8      	str	r0, [r3, #12]
 8009d0c:	e003      	b.n	8009d16 <UART_SetConfig+0x152>
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8009d0e:	f7fe fa73 	bl	80081f8 <HAL_RCCEx_GetD3PCLK1Freq>
    if (pclk != 0U)
 8009d12:	2800      	cmp	r0, #0
 8009d14:	d1d4      	bne.n	8009cc0 <UART_SetConfig+0xfc>
          pclk = (uint32_t) HSI_VALUE;
 8009d16:	2000      	movs	r0, #0
  huart->NbRxDataToProcess = 1;
 8009d18:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8009d1c:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 8009d1e:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 8009d20:	e9c4 331d 	strd	r3, r3, [r4, #116]	@ 0x74
}
 8009d24:	b007      	add	sp, #28
 8009d26:	bd30      	pop	{r4, r5, pc}
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009d28:	4668      	mov	r0, sp
 8009d2a:	f7fe fa77 	bl	800821c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009d2e:	9801      	ldr	r0, [sp, #4]
        break;
 8009d30:	e7ef      	b.n	8009d12 <UART_SetConfig+0x14e>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009d32:	a803      	add	r0, sp, #12
 8009d34:	f7fe fb1c 	bl	8008370 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009d38:	9804      	ldr	r0, [sp, #16]
        break;
 8009d3a:	e7ea      	b.n	8009d12 <UART_SetConfig+0x14e>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009d3c:	6813      	ldr	r3, [r2, #0]
 8009d3e:	4859      	ldr	r0, [pc, #356]	@ (8009ea4 <UART_SetConfig+0x2e0>)
 8009d40:	f013 0f20 	tst.w	r3, #32
 8009d44:	d0bc      	beq.n	8009cc0 <UART_SetConfig+0xfc>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009d46:	6813      	ldr	r3, [r2, #0]
 8009d48:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8009d4c:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 8009d4e:	e7b7      	b.n	8009cc0 <UART_SetConfig+0xfc>
        pclk = (uint32_t) CSI_VALUE;
 8009d50:	4855      	ldr	r0, [pc, #340]	@ (8009ea8 <UART_SetConfig+0x2e4>)
 8009d52:	e7b5      	b.n	8009cc0 <UART_SetConfig+0xfc>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009d54:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009d58:	d155      	bne.n	8009e06 <UART_SetConfig+0x242>
 8009d5a:	2300      	movs	r3, #0
    switch (clocksource)
 8009d5c:	2b08      	cmp	r3, #8
 8009d5e:	f63f af6e 	bhi.w	8009c3e <UART_SetConfig+0x7a>
 8009d62:	a201      	add	r2, pc, #4	@ (adr r2, 8009d68 <UART_SetConfig+0x1a4>)
 8009d64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d68:	08009d95 	.word	0x08009d95
 8009d6c:	08009da1 	.word	0x08009da1
 8009d70:	08009c3f 	.word	0x08009c3f
 8009d74:	08009c3f 	.word	0x08009c3f
 8009d78:	08009da7 	.word	0x08009da7
 8009d7c:	08009c3f 	.word	0x08009c3f
 8009d80:	08009c3f 	.word	0x08009c3f
 8009d84:	08009c3f 	.word	0x08009c3f
 8009d88:	08009db1 	.word	0x08009db1
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009d8c:	2304      	movs	r3, #4
 8009d8e:	e7e5      	b.n	8009d5c <UART_SetConfig+0x198>
 8009d90:	2308      	movs	r3, #8
 8009d92:	e7e3      	b.n	8009d5c <UART_SetConfig+0x198>
        pclk = HAL_RCC_GetPCLK1Freq();
 8009d94:	f7fd fc3a 	bl	800760c <HAL_RCC_GetPCLK1Freq>
        pclk = HAL_RCC_GetPCLK2Freq();
 8009d98:	4603      	mov	r3, r0
    if (pclk != 0U)
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d0bb      	beq.n	8009d16 <UART_SetConfig+0x152>
 8009d9e:	e014      	b.n	8009dca <UART_SetConfig+0x206>
        pclk = HAL_RCC_GetPCLK2Freq();
 8009da0:	f7fd fc46 	bl	8007630 <HAL_RCC_GetPCLK2Freq>
 8009da4:	e7f8      	b.n	8009d98 <UART_SetConfig+0x1d4>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009da6:	4668      	mov	r0, sp
 8009da8:	f7fe fa38 	bl	800821c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009dac:	9b01      	ldr	r3, [sp, #4]
        break;
 8009dae:	e7f4      	b.n	8009d9a <UART_SetConfig+0x1d6>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009db0:	a803      	add	r0, sp, #12
 8009db2:	f7fe fadd 	bl	8008370 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009db6:	9b04      	ldr	r3, [sp, #16]
        break;
 8009db8:	e7ef      	b.n	8009d9a <UART_SetConfig+0x1d6>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009dba:	f013 0f20 	tst.w	r3, #32
 8009dbe:	4b39      	ldr	r3, [pc, #228]	@ (8009ea4 <UART_SetConfig+0x2e0>)
 8009dc0:	d003      	beq.n	8009dca <UART_SetConfig+0x206>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009dc2:	6812      	ldr	r2, [r2, #0]
 8009dc4:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8009dc8:	40d3      	lsrs	r3, r2
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009dca:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8009dcc:	4a33      	ldr	r2, [pc, #204]	@ (8009e9c <UART_SetConfig+0x2d8>)
 8009dce:	6861      	ldr	r1, [r4, #4]
 8009dd0:	f832 2010 	ldrh.w	r2, [r2, r0, lsl #1]
 8009dd4:	fbb3 f3f2 	udiv	r3, r3, r2
 8009dd8:	084a      	lsrs	r2, r1, #1
 8009dda:	eb02 0343 	add.w	r3, r2, r3, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009dde:	f64f 72ef 	movw	r2, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009de2:	fbb3 f3f1 	udiv	r3, r3, r1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009de6:	f1a3 0110 	sub.w	r1, r3, #16
 8009dea:	4291      	cmp	r1, r2
 8009dec:	f63f af27 	bhi.w	8009c3e <UART_SetConfig+0x7a>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009df0:	f023 020f 	bic.w	r2, r3, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009df4:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 8009df8:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009dfa:	b292      	uxth	r2, r2
        huart->Instance->BRR = brrtemp;
 8009dfc:	4313      	orrs	r3, r2
 8009dfe:	60cb      	str	r3, [r1, #12]
 8009e00:	e789      	b.n	8009d16 <UART_SetConfig+0x152>
        pclk = (uint32_t) CSI_VALUE;
 8009e02:	4b29      	ldr	r3, [pc, #164]	@ (8009ea8 <UART_SetConfig+0x2e4>)
 8009e04:	e7e1      	b.n	8009dca <UART_SetConfig+0x206>
        pclk = HAL_RCC_GetPCLK1Freq();
 8009e06:	f7fd fc01 	bl	800760c <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8009e0a:	2800      	cmp	r0, #0
 8009e0c:	d083      	beq.n	8009d16 <UART_SetConfig+0x152>
 8009e0e:	e01a      	b.n	8009e46 <UART_SetConfig+0x282>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009e10:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009e14:	d0c4      	beq.n	8009da0 <UART_SetConfig+0x1dc>
        pclk = HAL_RCC_GetPCLK2Freq();
 8009e16:	f7fd fc0b 	bl	8007630 <HAL_RCC_GetPCLK2Freq>
        break;
 8009e1a:	e7f6      	b.n	8009e0a <UART_SetConfig+0x246>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009e1c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009e20:	d0b4      	beq.n	8009d8c <UART_SetConfig+0x1c8>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009e22:	4668      	mov	r0, sp
 8009e24:	f7fe f9fa 	bl	800821c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009e28:	9801      	ldr	r0, [sp, #4]
        break;
 8009e2a:	e7ee      	b.n	8009e0a <UART_SetConfig+0x246>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009e2c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009e30:	4a12      	ldr	r2, [pc, #72]	@ (8009e7c <UART_SetConfig+0x2b8>)
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009e32:	6813      	ldr	r3, [r2, #0]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009e34:	d0c1      	beq.n	8009dba <UART_SetConfig+0x1f6>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009e36:	f013 0f20 	tst.w	r3, #32
 8009e3a:	481a      	ldr	r0, [pc, #104]	@ (8009ea4 <UART_SetConfig+0x2e0>)
 8009e3c:	d003      	beq.n	8009e46 <UART_SetConfig+0x282>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009e3e:	6813      	ldr	r3, [r2, #0]
 8009e40:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8009e44:	40d8      	lsrs	r0, r3
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009e46:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8009e48:	4a14      	ldr	r2, [pc, #80]	@ (8009e9c <UART_SetConfig+0x2d8>)
 8009e4a:	6863      	ldr	r3, [r4, #4]
 8009e4c:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8009e50:	fbb0 f0f2 	udiv	r0, r0, r2
 8009e54:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8009e58:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009e5c:	f64f 73ef 	movw	r3, #65519	@ 0xffef
 8009e60:	f1a0 0210 	sub.w	r2, r0, #16
 8009e64:	e74e      	b.n	8009d04 <UART_SetConfig+0x140>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009e66:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009e6a:	d0ca      	beq.n	8009e02 <UART_SetConfig+0x23e>
        pclk = (uint32_t) CSI_VALUE;
 8009e6c:	480e      	ldr	r0, [pc, #56]	@ (8009ea8 <UART_SetConfig+0x2e4>)
 8009e6e:	e7ea      	b.n	8009e46 <UART_SetConfig+0x282>
 8009e70:	cfff69f3 	.word	0xcfff69f3
 8009e74:	58000c00 	.word	0x58000c00
 8009e78:	40011000 	.word	0x40011000
 8009e7c:	58024400 	.word	0x58024400
 8009e80:	40004400 	.word	0x40004400
 8009e84:	40004800 	.word	0x40004800
 8009e88:	40004c00 	.word	0x40004c00
 8009e8c:	40005000 	.word	0x40005000
 8009e90:	40011400 	.word	0x40011400
 8009e94:	40007800 	.word	0x40007800
 8009e98:	40007c00 	.word	0x40007c00
 8009e9c:	08011d88 	.word	0x08011d88
 8009ea0:	000ffcff 	.word	0x000ffcff
 8009ea4:	03d09000 	.word	0x03d09000
 8009ea8:	003d0900 	.word	0x003d0900
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009eac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009eb0:	f43f af6e 	beq.w	8009d90 <UART_SetConfig+0x1cc>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009eb4:	a803      	add	r0, sp, #12
 8009eb6:	f7fe fa5b 	bl	8008370 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009eba:	9804      	ldr	r0, [sp, #16]
        break;
 8009ebc:	e7a5      	b.n	8009e0a <UART_SetConfig+0x246>
 8009ebe:	bf00      	nop

08009ec0 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009ec0:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8009ec2:	071a      	lsls	r2, r3, #28
{
 8009ec4:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009ec6:	d506      	bpl.n	8009ed6 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009ec8:	6801      	ldr	r1, [r0, #0]
 8009eca:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8009ecc:	684a      	ldr	r2, [r1, #4]
 8009ece:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009ed2:	4322      	orrs	r2, r4
 8009ed4:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009ed6:	07dc      	lsls	r4, r3, #31
 8009ed8:	d506      	bpl.n	8009ee8 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009eda:	6801      	ldr	r1, [r0, #0]
 8009edc:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 8009ede:	684a      	ldr	r2, [r1, #4]
 8009ee0:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8009ee4:	4322      	orrs	r2, r4
 8009ee6:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009ee8:	0799      	lsls	r1, r3, #30
 8009eea:	d506      	bpl.n	8009efa <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009eec:	6801      	ldr	r1, [r0, #0]
 8009eee:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8009ef0:	684a      	ldr	r2, [r1, #4]
 8009ef2:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8009ef6:	4322      	orrs	r2, r4
 8009ef8:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009efa:	075a      	lsls	r2, r3, #29
 8009efc:	d506      	bpl.n	8009f0c <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009efe:	6801      	ldr	r1, [r0, #0]
 8009f00:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8009f02:	684a      	ldr	r2, [r1, #4]
 8009f04:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8009f08:	4322      	orrs	r2, r4
 8009f0a:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009f0c:	06dc      	lsls	r4, r3, #27
 8009f0e:	d506      	bpl.n	8009f1e <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009f10:	6801      	ldr	r1, [r0, #0]
 8009f12:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 8009f14:	688a      	ldr	r2, [r1, #8]
 8009f16:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009f1a:	4322      	orrs	r2, r4
 8009f1c:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009f1e:	0699      	lsls	r1, r3, #26
 8009f20:	d506      	bpl.n	8009f30 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009f22:	6801      	ldr	r1, [r0, #0]
 8009f24:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 8009f26:	688a      	ldr	r2, [r1, #8]
 8009f28:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009f2c:	4322      	orrs	r2, r4
 8009f2e:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009f30:	065a      	lsls	r2, r3, #25
 8009f32:	d510      	bpl.n	8009f56 <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009f34:	6801      	ldr	r1, [r0, #0]
 8009f36:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8009f38:	684a      	ldr	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009f3a:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009f3e:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8009f42:	ea42 0204 	orr.w	r2, r2, r4
 8009f46:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009f48:	d105      	bne.n	8009f56 <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009f4a:	684a      	ldr	r2, [r1, #4]
 8009f4c:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 8009f4e:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 8009f52:	4322      	orrs	r2, r4
 8009f54:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009f56:	061b      	lsls	r3, r3, #24
 8009f58:	d506      	bpl.n	8009f68 <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009f5a:	6802      	ldr	r2, [r0, #0]
 8009f5c:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8009f5e:	6853      	ldr	r3, [r2, #4]
 8009f60:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8009f64:	430b      	orrs	r3, r1
 8009f66:	6053      	str	r3, [r2, #4]
}
 8009f68:	bd10      	pop	{r4, pc}

08009f6a <UART_WaitOnFlagUntilTimeout>:
{
 8009f6a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009f6e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009f72:	4604      	mov	r4, r0
 8009f74:	460d      	mov	r5, r1
 8009f76:	4617      	mov	r7, r2
 8009f78:	4698      	mov	r8, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009f7a:	6822      	ldr	r2, [r4, #0]
 8009f7c:	69d3      	ldr	r3, [r2, #28]
 8009f7e:	ea35 0303 	bics.w	r3, r5, r3
 8009f82:	bf0c      	ite	eq
 8009f84:	2301      	moveq	r3, #1
 8009f86:	2300      	movne	r3, #0
 8009f88:	42bb      	cmp	r3, r7
 8009f8a:	d001      	beq.n	8009f90 <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 8009f8c:	2000      	movs	r0, #0
 8009f8e:	e022      	b.n	8009fd6 <UART_WaitOnFlagUntilTimeout+0x6c>
    if (Timeout != HAL_MAX_DELAY)
 8009f90:	f1b9 3fff 	cmp.w	r9, #4294967295
 8009f94:	d0f2      	beq.n	8009f7c <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009f96:	f7fa ff01 	bl	8004d9c <HAL_GetTick>
 8009f9a:	eba0 0008 	sub.w	r0, r0, r8
 8009f9e:	4548      	cmp	r0, r9
 8009fa0:	d829      	bhi.n	8009ff6 <UART_WaitOnFlagUntilTimeout+0x8c>
 8009fa2:	f1b9 0f00 	cmp.w	r9, #0
 8009fa6:	d026      	beq.n	8009ff6 <UART_WaitOnFlagUntilTimeout+0x8c>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009fa8:	6821      	ldr	r1, [r4, #0]
 8009faa:	680b      	ldr	r3, [r1, #0]
 8009fac:	075a      	lsls	r2, r3, #29
 8009fae:	d5e4      	bpl.n	8009f7a <UART_WaitOnFlagUntilTimeout+0x10>
 8009fb0:	2d80      	cmp	r5, #128	@ 0x80
 8009fb2:	d0e2      	beq.n	8009f7a <UART_WaitOnFlagUntilTimeout+0x10>
 8009fb4:	2d40      	cmp	r5, #64	@ 0x40
 8009fb6:	d0e0      	beq.n	8009f7a <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009fb8:	69ce      	ldr	r6, [r1, #28]
 8009fba:	f016 0608 	ands.w	r6, r6, #8
 8009fbe:	d00c      	beq.n	8009fda <UART_WaitOnFlagUntilTimeout+0x70>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009fc0:	2508      	movs	r5, #8
          UART_EndRxTransfer(huart);
 8009fc2:	4620      	mov	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009fc4:	620d      	str	r5, [r1, #32]
          UART_EndRxTransfer(huart);
 8009fc6:	f7ff f9b7 	bl	8009338 <UART_EndRxTransfer>
          __HAL_UNLOCK(huart);
 8009fca:	2300      	movs	r3, #0
          return HAL_ERROR;
 8009fcc:	2001      	movs	r0, #1
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009fce:	f8c4 5090 	str.w	r5, [r4, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 8009fd2:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 8009fd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009fda:	69cb      	ldr	r3, [r1, #28]
 8009fdc:	051b      	lsls	r3, r3, #20
 8009fde:	d5cc      	bpl.n	8009f7a <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009fe0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
          UART_EndRxTransfer(huart);
 8009fe4:	4620      	mov	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009fe6:	620b      	str	r3, [r1, #32]
          UART_EndRxTransfer(huart);
 8009fe8:	f7ff f9a6 	bl	8009338 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009fec:	2320      	movs	r3, #32
          __HAL_UNLOCK(huart);
 8009fee:	f884 6084 	strb.w	r6, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009ff2:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        return HAL_TIMEOUT;
 8009ff6:	2003      	movs	r0, #3
 8009ff8:	e7ed      	b.n	8009fd6 <UART_WaitOnFlagUntilTimeout+0x6c>

08009ffa <HAL_UART_Transmit>:
{
 8009ffa:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009ffe:	4698      	mov	r8, r3
  if (huart->gState == HAL_UART_STATE_READY)
 800a000:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
{
 800a004:	4604      	mov	r4, r0
 800a006:	460e      	mov	r6, r1
  if (huart->gState == HAL_UART_STATE_READY)
 800a008:	2b20      	cmp	r3, #32
{
 800a00a:	4617      	mov	r7, r2
  if (huart->gState == HAL_UART_STATE_READY)
 800a00c:	d146      	bne.n	800a09c <HAL_UART_Transmit+0xa2>
    if ((pData == NULL) || (Size == 0U))
 800a00e:	2900      	cmp	r1, #0
 800a010:	d046      	beq.n	800a0a0 <HAL_UART_Transmit+0xa6>
 800a012:	2a00      	cmp	r2, #0
 800a014:	d044      	beq.n	800a0a0 <HAL_UART_Transmit+0xa6>
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a016:	2321      	movs	r3, #33	@ 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a018:	2500      	movs	r5, #0
 800a01a:	f8c0 5090 	str.w	r5, [r0, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a01e:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
    tickstart = HAL_GetTick();
 800a022:	f7fa febb 	bl	8004d9c <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a026:	68a3      	ldr	r3, [r4, #8]
    tickstart = HAL_GetTick();
 800a028:	4681      	mov	r9, r0
    huart->TxXferSize  = Size;
 800a02a:	f8a4 7054 	strh.w	r7, [r4, #84]	@ 0x54
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a02e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    huart->TxXferCount = Size;
 800a032:	f8a4 7056 	strh.w	r7, [r4, #86]	@ 0x56
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a036:	d103      	bne.n	800a040 <HAL_UART_Transmit+0x46>
 800a038:	6923      	ldr	r3, [r4, #16]
 800a03a:	b90b      	cbnz	r3, 800a040 <HAL_UART_Transmit+0x46>
      pdata16bits = (const uint16_t *) pData;
 800a03c:	4635      	mov	r5, r6
      pdata8bits  = NULL;
 800a03e:	461e      	mov	r6, r3
    while (huart->TxXferCount > 0U)
 800a040:	f8b4 2056 	ldrh.w	r2, [r4, #86]	@ 0x56
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a044:	464b      	mov	r3, r9
 800a046:	f8cd 8000 	str.w	r8, [sp]
    while (huart->TxXferCount > 0U)
 800a04a:	b292      	uxth	r2, r2
 800a04c:	b942      	cbnz	r2, 800a060 <HAL_UART_Transmit+0x66>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a04e:	2140      	movs	r1, #64	@ 0x40
 800a050:	4620      	mov	r0, r4
 800a052:	f7ff ff8a 	bl	8009f6a <UART_WaitOnFlagUntilTimeout>
 800a056:	2320      	movs	r3, #32
 800a058:	b948      	cbnz	r0, 800a06e <HAL_UART_Transmit+0x74>
    huart->gState = HAL_UART_STATE_READY;
 800a05a:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
    return HAL_OK;
 800a05e:	e009      	b.n	800a074 <HAL_UART_Transmit+0x7a>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a060:	2200      	movs	r2, #0
 800a062:	2180      	movs	r1, #128	@ 0x80
 800a064:	4620      	mov	r0, r4
 800a066:	f7ff ff80 	bl	8009f6a <UART_WaitOnFlagUntilTimeout>
 800a06a:	b130      	cbz	r0, 800a07a <HAL_UART_Transmit+0x80>
        huart->gState = HAL_UART_STATE_READY;
 800a06c:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 800a06e:	2003      	movs	r0, #3
        huart->gState = HAL_UART_STATE_READY;
 800a070:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
}
 800a074:	b003      	add	sp, #12
 800a076:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a07a:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 800a07c:	b95e      	cbnz	r6, 800a096 <HAL_UART_Transmit+0x9c>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a07e:	f835 3b02 	ldrh.w	r3, [r5], #2
 800a082:	f3c3 0308 	ubfx	r3, r3, #0, #9
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a086:	6293      	str	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 800a088:	f8b4 2056 	ldrh.w	r2, [r4, #86]	@ 0x56
 800a08c:	3a01      	subs	r2, #1
 800a08e:	b292      	uxth	r2, r2
 800a090:	f8a4 2056 	strh.w	r2, [r4, #86]	@ 0x56
 800a094:	e7d4      	b.n	800a040 <HAL_UART_Transmit+0x46>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a096:	f816 3b01 	ldrb.w	r3, [r6], #1
 800a09a:	e7f4      	b.n	800a086 <HAL_UART_Transmit+0x8c>
    return HAL_BUSY;
 800a09c:	2002      	movs	r0, #2
 800a09e:	e7e9      	b.n	800a074 <HAL_UART_Transmit+0x7a>
      return  HAL_ERROR;
 800a0a0:	2001      	movs	r0, #1
 800a0a2:	e7e7      	b.n	800a074 <HAL_UART_Transmit+0x7a>

0800a0a4 <UART_CheckIdleState>:
{
 800a0a4:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a0a6:	2600      	movs	r6, #0
{
 800a0a8:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a0aa:	f8c0 6090 	str.w	r6, [r0, #144]	@ 0x90
  tickstart = HAL_GetTick();
 800a0ae:	f7fa fe75 	bl	8004d9c <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a0b2:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800a0b4:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	071a      	lsls	r2, r3, #28
 800a0ba:	d51c      	bpl.n	800a0f6 <UART_CheckIdleState+0x52>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a0bc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a0c0:	4632      	mov	r2, r6
 800a0c2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a0c6:	9300      	str	r3, [sp, #0]
 800a0c8:	4603      	mov	r3, r0
 800a0ca:	4620      	mov	r0, r4
 800a0cc:	f7ff ff4d 	bl	8009f6a <UART_WaitOnFlagUntilTimeout>
 800a0d0:	b188      	cbz	r0, 800a0f6 <UART_CheckIdleState+0x52>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a0d2:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0d4:	e852 3f00 	ldrex	r3, [r2]
 800a0d8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0dc:	e842 3100 	strex	r1, r3, [r2]
 800a0e0:	2900      	cmp	r1, #0
 800a0e2:	d1f6      	bne.n	800a0d2 <UART_CheckIdleState+0x2e>
      huart->gState = HAL_UART_STATE_READY;
 800a0e4:	2320      	movs	r3, #32
 800a0e6:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      return HAL_TIMEOUT;
 800a0ea:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 800a0ec:	2300      	movs	r3, #0
 800a0ee:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 800a0f2:	b002      	add	sp, #8
 800a0f4:	bd70      	pop	{r4, r5, r6, pc}
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a0f6:	6823      	ldr	r3, [r4, #0]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	075b      	lsls	r3, r3, #29
 800a0fc:	d524      	bpl.n	800a148 <UART_CheckIdleState+0xa4>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a0fe:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a102:	2200      	movs	r2, #0
 800a104:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a108:	4620      	mov	r0, r4
 800a10a:	9300      	str	r3, [sp, #0]
 800a10c:	462b      	mov	r3, r5
 800a10e:	f7ff ff2c 	bl	8009f6a <UART_WaitOnFlagUntilTimeout>
 800a112:	b1c8      	cbz	r0, 800a148 <UART_CheckIdleState+0xa4>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a114:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a116:	e852 3f00 	ldrex	r3, [r2]
 800a11a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a11e:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 800a122:	6822      	ldr	r2, [r4, #0]
 800a124:	2900      	cmp	r1, #0
 800a126:	d1f5      	bne.n	800a114 <UART_CheckIdleState+0x70>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a128:	f102 0308 	add.w	r3, r2, #8
 800a12c:	e853 3f00 	ldrex	r3, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a130:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a134:	f102 0008 	add.w	r0, r2, #8
 800a138:	e840 3100 	strex	r1, r3, [r0]
 800a13c:	2900      	cmp	r1, #0
 800a13e:	d1f3      	bne.n	800a128 <UART_CheckIdleState+0x84>
      huart->RxState = HAL_UART_STATE_READY;
 800a140:	2320      	movs	r3, #32
 800a142:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      return HAL_TIMEOUT;
 800a146:	e7d0      	b.n	800a0ea <UART_CheckIdleState+0x46>
  huart->gState = HAL_UART_STATE_READY;
 800a148:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a14a:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 800a14c:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a150:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a154:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a156:	6720      	str	r0, [r4, #112]	@ 0x70
  return HAL_OK;
 800a158:	e7c8      	b.n	800a0ec <UART_CheckIdleState+0x48>

0800a15a <HAL_UART_Init>:
{
 800a15a:	b510      	push	{r4, lr}
  if (huart == NULL)
 800a15c:	4604      	mov	r4, r0
 800a15e:	b350      	cbz	r0, 800a1b6 <HAL_UART_Init+0x5c>
  if (huart->gState == HAL_UART_STATE_RESET)
 800a160:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 800a164:	b91b      	cbnz	r3, 800a16e <HAL_UART_Init+0x14>
    huart->Lock = HAL_UNLOCKED;
 800a166:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 800a16a:	f7fa fcf9 	bl	8004b60 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 800a16e:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 800a170:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800a172:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 800a176:	6813      	ldr	r3, [r2, #0]
 800a178:	f023 0301 	bic.w	r3, r3, #1
 800a17c:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a17e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800a180:	b113      	cbz	r3, 800a188 <HAL_UART_Init+0x2e>
    UART_AdvFeatureConfig(huart);
 800a182:	4620      	mov	r0, r4
 800a184:	f7ff fe9c 	bl	8009ec0 <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a188:	4620      	mov	r0, r4
 800a18a:	f7ff fd1b 	bl	8009bc4 <UART_SetConfig>
 800a18e:	2801      	cmp	r0, #1
 800a190:	d011      	beq.n	800a1b6 <HAL_UART_Init+0x5c>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a192:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 800a194:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a196:	685a      	ldr	r2, [r3, #4]
 800a198:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a19c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a19e:	689a      	ldr	r2, [r3, #8]
 800a1a0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a1a4:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800a1a6:	681a      	ldr	r2, [r3, #0]
 800a1a8:	f042 0201 	orr.w	r2, r2, #1
}
 800a1ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  __HAL_UART_ENABLE(huart);
 800a1b0:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 800a1b2:	f7ff bf77 	b.w	800a0a4 <UART_CheckIdleState>
}
 800a1b6:	2001      	movs	r0, #1
 800a1b8:	bd10      	pop	{r4, pc}
	...

0800a1bc <UART_Start_Receive_IT>:
{
 800a1bc:	b530      	push	{r4, r5, lr}
  huart->pRxBuffPtr  = pData;
 800a1be:	6581      	str	r1, [r0, #88]	@ 0x58
  huart->RxISR       = NULL;
 800a1c0:	2300      	movs	r3, #0
  UART_MASK_COMPUTATION(huart);
 800a1c2:	6881      	ldr	r1, [r0, #8]
  huart->RxXferSize  = Size;
 800a1c4:	f8a0 205c 	strh.w	r2, [r0, #92]	@ 0x5c
  UART_MASK_COMPUTATION(huart);
 800a1c8:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
  huart->RxXferCount = Size;
 800a1cc:	f8a0 205e 	strh.w	r2, [r0, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800a1d0:	6743      	str	r3, [r0, #116]	@ 0x74
  UART_MASK_COMPUTATION(huart);
 800a1d2:	d131      	bne.n	800a238 <UART_Start_Receive_IT+0x7c>
 800a1d4:	6903      	ldr	r3, [r0, #16]
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	f240 13ff 	movw	r3, #511	@ 0x1ff
 800a1dc:	bf18      	it	ne
 800a1de:	23ff      	movne	r3, #255	@ 0xff
 800a1e0:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a1e4:	2300      	movs	r3, #0
 800a1e6:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a1ea:	2322      	movs	r3, #34	@ 0x22
 800a1ec:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a1f0:	6801      	ldr	r1, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1f2:	f101 0308 	add.w	r3, r1, #8
 800a1f6:	e853 3f00 	ldrex	r3, [r3]
 800a1fa:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1fe:	3108      	adds	r1, #8
 800a200:	e841 3400 	strex	r4, r3, [r1]
   return(result);
 800a204:	6803      	ldr	r3, [r0, #0]
 800a206:	2c00      	cmp	r4, #0
 800a208:	d1f2      	bne.n	800a1f0 <UART_Start_Receive_IT+0x34>
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800a20a:	6e45      	ldr	r5, [r0, #100]	@ 0x64
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a20c:	6884      	ldr	r4, [r0, #8]
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800a20e:	f1b5 5f00 	cmp.w	r5, #536870912	@ 0x20000000
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a212:	6901      	ldr	r1, [r0, #16]
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800a214:	d135      	bne.n	800a282 <UART_Start_Receive_IT+0xc6>
 800a216:	f8b0 5068 	ldrh.w	r5, [r0, #104]	@ 0x68
 800a21a:	4295      	cmp	r5, r2
 800a21c:	d831      	bhi.n	800a282 <UART_Start_Receive_IT+0xc6>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a21e:	f5b4 5f80 	cmp.w	r4, #4096	@ 0x1000
 800a222:	d129      	bne.n	800a278 <UART_Start_Receive_IT+0xbc>
 800a224:	b1c1      	cbz	r1, 800a258 <UART_Start_Receive_IT+0x9c>
 800a226:	4a26      	ldr	r2, [pc, #152]	@ (800a2c0 <UART_Start_Receive_IT+0x104>)
 800a228:	6742      	str	r2, [r0, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a22a:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a22e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a232:	e843 2100 	strex	r1, r2, [r3]
   return(result);
 800a236:	e021      	b.n	800a27c <UART_Start_Receive_IT+0xc0>
  UART_MASK_COMPUTATION(huart);
 800a238:	b929      	cbnz	r1, 800a246 <UART_Start_Receive_IT+0x8a>
 800a23a:	6903      	ldr	r3, [r0, #16]
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	bf0c      	ite	eq
 800a240:	23ff      	moveq	r3, #255	@ 0xff
 800a242:	237f      	movne	r3, #127	@ 0x7f
 800a244:	e7cc      	b.n	800a1e0 <UART_Start_Receive_IT+0x24>
 800a246:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 800a24a:	d1c9      	bne.n	800a1e0 <UART_Start_Receive_IT+0x24>
 800a24c:	6903      	ldr	r3, [r0, #16]
 800a24e:	2b00      	cmp	r3, #0
 800a250:	bf0c      	ite	eq
 800a252:	237f      	moveq	r3, #127	@ 0x7f
 800a254:	233f      	movne	r3, #63	@ 0x3f
 800a256:	e7c3      	b.n	800a1e0 <UART_Start_Receive_IT+0x24>
 800a258:	4a1a      	ldr	r2, [pc, #104]	@ (800a2c4 <UART_Start_Receive_IT+0x108>)
 800a25a:	6742      	str	r2, [r0, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a25c:	f103 0208 	add.w	r2, r3, #8
 800a260:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a264:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a268:	f103 0008 	add.w	r0, r3, #8
 800a26c:	e840 2100 	strex	r1, r2, [r0]
 800a270:	2900      	cmp	r1, #0
 800a272:	d1f3      	bne.n	800a25c <UART_Start_Receive_IT+0xa0>
}
 800a274:	2000      	movs	r0, #0
 800a276:	bd30      	pop	{r4, r5, pc}
 800a278:	4a11      	ldr	r2, [pc, #68]	@ (800a2c0 <UART_Start_Receive_IT+0x104>)
 800a27a:	6742      	str	r2, [r0, #116]	@ 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 800a27c:	2900      	cmp	r1, #0
 800a27e:	d1d4      	bne.n	800a22a <UART_Start_Receive_IT+0x6e>
 800a280:	e7ec      	b.n	800a25c <UART_Start_Receive_IT+0xa0>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a282:	f5b4 5f80 	cmp.w	r4, #4096	@ 0x1000
 800a286:	d116      	bne.n	800a2b6 <UART_Start_Receive_IT+0xfa>
 800a288:	b151      	cbz	r1, 800a2a0 <UART_Start_Receive_IT+0xe4>
 800a28a:	4a0f      	ldr	r2, [pc, #60]	@ (800a2c8 <UART_Start_Receive_IT+0x10c>)
 800a28c:	6742      	str	r2, [r0, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a28e:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800a292:	f442 7290 	orr.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a296:	e843 2100 	strex	r1, r2, [r3]
 800a29a:	2900      	cmp	r1, #0
 800a29c:	d1f7      	bne.n	800a28e <UART_Start_Receive_IT+0xd2>
 800a29e:	e7e9      	b.n	800a274 <UART_Start_Receive_IT+0xb8>
 800a2a0:	4a0a      	ldr	r2, [pc, #40]	@ (800a2cc <UART_Start_Receive_IT+0x110>)
 800a2a2:	6742      	str	r2, [r0, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2a4:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a2a8:	f042 0220 	orr.w	r2, r2, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2ac:	e843 2100 	strex	r1, r2, [r3]
 800a2b0:	2900      	cmp	r1, #0
 800a2b2:	d1f7      	bne.n	800a2a4 <UART_Start_Receive_IT+0xe8>
 800a2b4:	e7de      	b.n	800a274 <UART_Start_Receive_IT+0xb8>
 800a2b6:	4a04      	ldr	r2, [pc, #16]	@ (800a2c8 <UART_Start_Receive_IT+0x10c>)
 800a2b8:	6742      	str	r2, [r0, #116]	@ 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 800a2ba:	2900      	cmp	r1, #0
 800a2bc:	d0f2      	beq.n	800a2a4 <UART_Start_Receive_IT+0xe8>
 800a2be:	e7e6      	b.n	800a28e <UART_Start_Receive_IT+0xd2>
 800a2c0:	0800988d 	.word	0x0800988d
 800a2c4:	08009a2d 	.word	0x08009a2d
 800a2c8:	080096fd 	.word	0x080096fd
 800a2cc:	080097c9 	.word	0x080097c9

0800a2d0 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 800a2d0:	f8d0 308c 	ldr.w	r3, [r0, #140]	@ 0x8c
 800a2d4:	2b20      	cmp	r3, #32
{
 800a2d6:	b430      	push	{r4, r5}
  if (huart->RxState == HAL_UART_STATE_READY)
 800a2d8:	d115      	bne.n	800a306 <HAL_UART_Receive_IT+0x36>
    if ((pData == NULL) || (Size == 0U))
 800a2da:	b1b9      	cbz	r1, 800a30c <HAL_UART_Receive_IT+0x3c>
 800a2dc:	b1b2      	cbz	r2, 800a30c <HAL_UART_Receive_IT+0x3c>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a2de:	2300      	movs	r3, #0
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a2e0:	6804      	ldr	r4, [r0, #0]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a2e2:	66c3      	str	r3, [r0, #108]	@ 0x6c
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a2e4:	4b0a      	ldr	r3, [pc, #40]	@ (800a310 <HAL_UART_Receive_IT+0x40>)
 800a2e6:	429c      	cmp	r4, r3
 800a2e8:	d00a      	beq.n	800a300 <HAL_UART_Receive_IT+0x30>
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a2ea:	6863      	ldr	r3, [r4, #4]
 800a2ec:	021b      	lsls	r3, r3, #8
 800a2ee:	d507      	bpl.n	800a300 <HAL_UART_Receive_IT+0x30>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2f0:	e854 3f00 	ldrex	r3, [r4]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a2f4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2f8:	e844 3500 	strex	r5, r3, [r4]
 800a2fc:	2d00      	cmp	r5, #0
 800a2fe:	d1f7      	bne.n	800a2f0 <HAL_UART_Receive_IT+0x20>
}
 800a300:	bc30      	pop	{r4, r5}
    return (UART_Start_Receive_IT(huart, pData, Size));
 800a302:	f7ff bf5b 	b.w	800a1bc <UART_Start_Receive_IT>
    return HAL_BUSY;
 800a306:	2002      	movs	r0, #2
}
 800a308:	bc30      	pop	{r4, r5}
 800a30a:	4770      	bx	lr
      return HAL_ERROR;
 800a30c:	2001      	movs	r0, #1
 800a30e:	e7fb      	b.n	800a308 <HAL_UART_Receive_IT+0x38>
 800a310:	58000c00 	.word	0x58000c00

0800a314 <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a314:	6e43      	ldr	r3, [r0, #100]	@ 0x64
{
 800a316:	b530      	push	{r4, r5, lr}
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a318:	b92b      	cbnz	r3, 800a326 <UARTEx_SetNbDataToProcess+0x12>
  {
    huart->NbTxDataToProcess = 1U;
 800a31a:	2301      	movs	r3, #1
 800a31c:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a320:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a324:	bd30      	pop	{r4, r5, pc}
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a326:	6803      	ldr	r3, [r0, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a328:	4d09      	ldr	r5, [pc, #36]	@ (800a350 <UARTEx_SetNbDataToProcess+0x3c>)
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a32a:	689a      	ldr	r2, [r3, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a32c:	6899      	ldr	r1, [r3, #8]
                               (uint16_t)denominator[tx_fifo_threshold];
 800a32e:	4c09      	ldr	r4, [pc, #36]	@ (800a354 <UARTEx_SetNbDataToProcess+0x40>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a330:	f3c2 6242 	ubfx	r2, r2, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a334:	0f49      	lsrs	r1, r1, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a336:	5c6b      	ldrb	r3, [r5, r1]
                               (uint16_t)denominator[tx_fifo_threshold];
 800a338:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a33a:	011b      	lsls	r3, r3, #4
 800a33c:	fbb3 f3f1 	udiv	r3, r3, r1
 800a340:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a344:	5cab      	ldrb	r3, [r5, r2]
                               (uint16_t)denominator[rx_fifo_threshold];
 800a346:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a348:	011b      	lsls	r3, r3, #4
 800a34a:	fbb3 f3f2 	udiv	r3, r3, r2
}
 800a34e:	e7e7      	b.n	800a320 <UARTEx_SetNbDataToProcess+0xc>
 800a350:	08011da8 	.word	0x08011da8
 800a354:	08011da0 	.word	0x08011da0

0800a358 <HAL_UARTEx_WakeupCallback>:
}
 800a358:	4770      	bx	lr

0800a35a <HAL_UARTEx_RxFifoFullCallback>:
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
 800a35a:	4770      	bx	lr

0800a35c <HAL_UARTEx_TxFifoEmptyCallback>:
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
 800a35c:	4770      	bx	lr

0800a35e <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 800a35e:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 800a362:	2b01      	cmp	r3, #1
 800a364:	d014      	beq.n	800a390 <HAL_UARTEx_DisableFifoMode+0x32>
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a366:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800a368:	2324      	movs	r3, #36	@ 0x24
 800a36a:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a36e:	6811      	ldr	r1, [r2, #0]
  __HAL_UART_DISABLE(huart);
 800a370:	6813      	ldr	r3, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a372:	f021 5100 	bic.w	r1, r1, #536870912	@ 0x20000000
  __HAL_UART_DISABLE(huart);
 800a376:	f023 0301 	bic.w	r3, r3, #1
 800a37a:	6013      	str	r3, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a37c:	2300      	movs	r3, #0
 800a37e:	6643      	str	r3, [r0, #100]	@ 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a380:	6011      	str	r1, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 800a382:	2220      	movs	r2, #32
  __HAL_UNLOCK(huart);
 800a384:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_READY;
 800a388:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  return HAL_OK;
 800a38c:	4618      	mov	r0, r3
 800a38e:	4770      	bx	lr
  __HAL_LOCK(huart);
 800a390:	2002      	movs	r0, #2
}
 800a392:	4770      	bx	lr

0800a394 <HAL_UARTEx_SetTxFifoThreshold>:
{
 800a394:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(huart);
 800a396:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
{
 800a39a:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 800a39c:	2b01      	cmp	r3, #1
 800a39e:	d017      	beq.n	800a3d0 <HAL_UARTEx_SetTxFifoThreshold+0x3c>
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a3a0:	6805      	ldr	r5, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800a3a2:	2324      	movs	r3, #36	@ 0x24
 800a3a4:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a3a8:	682e      	ldr	r6, [r5, #0]
  __HAL_UART_DISABLE(huart);
 800a3aa:	682b      	ldr	r3, [r5, #0]
 800a3ac:	f023 0301 	bic.w	r3, r3, #1
 800a3b0:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a3b2:	68ab      	ldr	r3, [r5, #8]
 800a3b4:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 800a3b8:	4319      	orrs	r1, r3
 800a3ba:	60a9      	str	r1, [r5, #8]
  UARTEx_SetNbDataToProcess(huart);
 800a3bc:	f7ff ffaa 	bl	800a314 <UARTEx_SetNbDataToProcess>
  huart->gState = HAL_UART_STATE_READY;
 800a3c0:	2320      	movs	r3, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a3c2:	602e      	str	r6, [r5, #0]
  huart->gState = HAL_UART_STATE_READY;
 800a3c4:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 800a3c8:	2000      	movs	r0, #0
 800a3ca:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 800a3ce:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(huart);
 800a3d0:	2002      	movs	r0, #2
 800a3d2:	e7fc      	b.n	800a3ce <HAL_UARTEx_SetTxFifoThreshold+0x3a>

0800a3d4 <HAL_UARTEx_SetRxFifoThreshold>:
{
 800a3d4:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(huart);
 800a3d6:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
{
 800a3da:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 800a3dc:	2b01      	cmp	r3, #1
 800a3de:	d017      	beq.n	800a410 <HAL_UARTEx_SetRxFifoThreshold+0x3c>
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a3e0:	6805      	ldr	r5, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800a3e2:	2324      	movs	r3, #36	@ 0x24
 800a3e4:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a3e8:	682e      	ldr	r6, [r5, #0]
  __HAL_UART_DISABLE(huart);
 800a3ea:	682b      	ldr	r3, [r5, #0]
 800a3ec:	f023 0301 	bic.w	r3, r3, #1
 800a3f0:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a3f2:	68ab      	ldr	r3, [r5, #8]
 800a3f4:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 800a3f8:	4319      	orrs	r1, r3
 800a3fa:	60a9      	str	r1, [r5, #8]
  UARTEx_SetNbDataToProcess(huart);
 800a3fc:	f7ff ff8a 	bl	800a314 <UARTEx_SetNbDataToProcess>
  huart->gState = HAL_UART_STATE_READY;
 800a400:	2320      	movs	r3, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a402:	602e      	str	r6, [r5, #0]
  huart->gState = HAL_UART_STATE_READY;
 800a404:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 800a408:	2000      	movs	r0, #0
 800a40a:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 800a40e:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(huart);
 800a410:	2002      	movs	r0, #2
 800a412:	e7fc      	b.n	800a40e <HAL_UARTEx_SetRxFifoThreshold+0x3a>

0800a414 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a414:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 800a416:	2300      	movs	r3, #0
{
 800a418:	4602      	mov	r2, r0
  __IO uint32_t count = 0U;
 800a41a:	9301      	str	r3, [sp, #4]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a41c:	9b01      	ldr	r3, [sp, #4]
 800a41e:	3301      	adds	r3, #1
 800a420:	9301      	str	r3, [sp, #4]

    if (count > HAL_USB_TIMEOUT)
 800a422:	9b01      	ldr	r3, [sp, #4]
 800a424:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a428:	d815      	bhi.n	800a456 <USB_CoreReset+0x42>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a42a:	6913      	ldr	r3, [r2, #16]
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	daf5      	bge.n	800a41c <USB_CoreReset+0x8>

  /* Core Soft Reset */
  count = 0U;
 800a430:	2300      	movs	r3, #0
 800a432:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a434:	6913      	ldr	r3, [r2, #16]
 800a436:	f043 0301 	orr.w	r3, r3, #1
 800a43a:	6113      	str	r3, [r2, #16]

  do
  {
    count++;
 800a43c:	9b01      	ldr	r3, [sp, #4]
 800a43e:	3301      	adds	r3, #1
 800a440:	9301      	str	r3, [sp, #4]

    if (count > HAL_USB_TIMEOUT)
 800a442:	9b01      	ldr	r3, [sp, #4]
 800a444:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a448:	d805      	bhi.n	800a456 <USB_CoreReset+0x42>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a44a:	6910      	ldr	r0, [r2, #16]
 800a44c:	f010 0001 	ands.w	r0, r0, #1
 800a450:	d1f4      	bne.n	800a43c <USB_CoreReset+0x28>

  return HAL_OK;
}
 800a452:	b002      	add	sp, #8
 800a454:	4770      	bx	lr
      return HAL_TIMEOUT;
 800a456:	2003      	movs	r0, #3
 800a458:	e7fb      	b.n	800a452 <USB_CoreReset+0x3e>

0800a45a <USB_CoreInit>:
{
 800a45a:	b084      	sub	sp, #16
 800a45c:	b538      	push	{r3, r4, r5, lr}
 800a45e:	ad05      	add	r5, sp, #20
 800a460:	4604      	mov	r4, r0
 800a462:	e885 000e 	stmia.w	r5, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a466:	f89d 3019 	ldrb.w	r3, [sp, #25]
 800a46a:	2b01      	cmp	r3, #1
 800a46c:	d131      	bne.n	800a4d2 <USB_CoreInit+0x78>
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a46e:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800a470:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a474:	6383      	str	r3, [r0, #56]	@ 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a476:	68c3      	ldr	r3, [r0, #12]
 800a478:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800a47c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a480:	60c3      	str	r3, [r0, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a482:	68c3      	ldr	r3, [r0, #12]
 800a484:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800a488:	60c3      	str	r3, [r0, #12]
    if (cfg.use_external_vbus == 1U)
 800a48a:	f89d 3020 	ldrb.w	r3, [sp, #32]
 800a48e:	2b01      	cmp	r3, #1
 800a490:	d103      	bne.n	800a49a <USB_CoreInit+0x40>
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a492:	68c3      	ldr	r3, [r0, #12]
 800a494:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a498:	60c3      	str	r3, [r0, #12]
    ret = USB_CoreReset(USBx);
 800a49a:	4620      	mov	r0, r4
 800a49c:	f7ff ffba 	bl	800a414 <USB_CoreReset>
  if (cfg.dma_enable == 1U)
 800a4a0:	f89d 3016 	ldrb.w	r3, [sp, #22]
 800a4a4:	2b01      	cmp	r3, #1
 800a4a6:	d110      	bne.n	800a4ca <USB_CoreInit+0x70>
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800a4a8:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800a4aa:	b29b      	uxth	r3, r3
 800a4ac:	65e3      	str	r3, [r4, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800a4ae:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800a4b0:	f043 737b 	orr.w	r3, r3, #65798144	@ 0x3ec0000
 800a4b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a4b8:	65e3      	str	r3, [r4, #92]	@ 0x5c
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a4ba:	68a3      	ldr	r3, [r4, #8]
 800a4bc:	f043 0306 	orr.w	r3, r3, #6
 800a4c0:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a4c2:	68a3      	ldr	r3, [r4, #8]
 800a4c4:	f043 0320 	orr.w	r3, r3, #32
 800a4c8:	60a3      	str	r3, [r4, #8]
}
 800a4ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a4ce:	b004      	add	sp, #16
 800a4d0:	4770      	bx	lr
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a4d2:	68c3      	ldr	r3, [r0, #12]
 800a4d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a4d8:	60c3      	str	r3, [r0, #12]
    ret = USB_CoreReset(USBx);
 800a4da:	f7ff ff9b 	bl	800a414 <USB_CoreReset>
    if (cfg.battery_charging_enable == 0U)
 800a4de:	f89d 301d 	ldrb.w	r3, [sp, #29]
 800a4e2:	b923      	cbnz	r3, 800a4ee <USB_CoreInit+0x94>
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a4e4:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800a4e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a4ea:	63a3      	str	r3, [r4, #56]	@ 0x38
 800a4ec:	e7d8      	b.n	800a4a0 <USB_CoreInit+0x46>
 800a4ee:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800a4f0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a4f4:	e7f9      	b.n	800a4ea <USB_CoreInit+0x90>
	...

0800a4f8 <USB_SetTurnaroundTime>:
  if (speed == USBD_FS_SPEED)
 800a4f8:	2a02      	cmp	r2, #2
 800a4fa:	d14a      	bne.n	800a592 <USB_SetTurnaroundTime+0x9a>
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800a4fc:	4b27      	ldr	r3, [pc, #156]	@ (800a59c <USB_SetTurnaroundTime+0xa4>)
 800a4fe:	4a28      	ldr	r2, [pc, #160]	@ (800a5a0 <USB_SetTurnaroundTime+0xa8>)
 800a500:	440b      	add	r3, r1
 800a502:	4293      	cmp	r3, r2
 800a504:	d939      	bls.n	800a57a <USB_SetTurnaroundTime+0x82>
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800a506:	4b27      	ldr	r3, [pc, #156]	@ (800a5a4 <USB_SetTurnaroundTime+0xac>)
 800a508:	4a27      	ldr	r2, [pc, #156]	@ (800a5a8 <USB_SetTurnaroundTime+0xb0>)
 800a50a:	440b      	add	r3, r1
 800a50c:	4293      	cmp	r3, r2
 800a50e:	d936      	bls.n	800a57e <USB_SetTurnaroundTime+0x86>
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800a510:	f5a1 0374 	sub.w	r3, r1, #15990784	@ 0xf40000
 800a514:	4a25      	ldr	r2, [pc, #148]	@ (800a5ac <USB_SetTurnaroundTime+0xb4>)
 800a516:	f5a3 5310 	sub.w	r3, r3, #9216	@ 0x2400
 800a51a:	4293      	cmp	r3, r2
 800a51c:	d931      	bls.n	800a582 <USB_SetTurnaroundTime+0x8a>
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800a51e:	f1a1 7383 	sub.w	r3, r1, #17170432	@ 0x1060000
 800a522:	4a23      	ldr	r2, [pc, #140]	@ (800a5b0 <USB_SetTurnaroundTime+0xb8>)
 800a524:	f5a3 43e7 	sub.w	r3, r3, #29568	@ 0x7380
 800a528:	4293      	cmp	r3, r2
 800a52a:	d32c      	bcc.n	800a586 <USB_SetTurnaroundTime+0x8e>
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800a52c:	4b21      	ldr	r3, [pc, #132]	@ (800a5b4 <USB_SetTurnaroundTime+0xbc>)
 800a52e:	4a22      	ldr	r2, [pc, #136]	@ (800a5b8 <USB_SetTurnaroundTime+0xc0>)
 800a530:	440b      	add	r3, r1
 800a532:	4293      	cmp	r3, r2
 800a534:	d929      	bls.n	800a58a <USB_SetTurnaroundTime+0x92>
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800a536:	4b21      	ldr	r3, [pc, #132]	@ (800a5bc <USB_SetTurnaroundTime+0xc4>)
 800a538:	4a21      	ldr	r2, [pc, #132]	@ (800a5c0 <USB_SetTurnaroundTime+0xc8>)
 800a53a:	440b      	add	r3, r1
 800a53c:	4293      	cmp	r3, r2
 800a53e:	d326      	bcc.n	800a58e <USB_SetTurnaroundTime+0x96>
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800a540:	4b20      	ldr	r3, [pc, #128]	@ (800a5c4 <USB_SetTurnaroundTime+0xcc>)
 800a542:	4a21      	ldr	r2, [pc, #132]	@ (800a5c8 <USB_SetTurnaroundTime+0xd0>)
 800a544:	440b      	add	r3, r1
 800a546:	4293      	cmp	r3, r2
 800a548:	d323      	bcc.n	800a592 <USB_SetTurnaroundTime+0x9a>
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800a54a:	f1a1 73b7 	sub.w	r3, r1, #23986176	@ 0x16e0000
 800a54e:	4a1f      	ldr	r2, [pc, #124]	@ (800a5cc <USB_SetTurnaroundTime+0xd4>)
 800a550:	f5a3 5358 	sub.w	r3, r3, #13824	@ 0x3600
 800a554:	4293      	cmp	r3, r2
 800a556:	d31e      	bcc.n	800a596 <USB_SetTurnaroundTime+0x9e>
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800a558:	4b1d      	ldr	r3, [pc, #116]	@ (800a5d0 <USB_SetTurnaroundTime+0xd8>)
      UsbTrd = 0x7U;
 800a55a:	4a1e      	ldr	r2, [pc, #120]	@ (800a5d4 <USB_SetTurnaroundTime+0xdc>)
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800a55c:	440b      	add	r3, r1
      UsbTrd = 0x7U;
 800a55e:	4293      	cmp	r3, r2
 800a560:	bf2c      	ite	cs
 800a562:	2306      	movcs	r3, #6
 800a564:	2307      	movcc	r3, #7
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800a566:	68c2      	ldr	r2, [r0, #12]
 800a568:	f422 5270 	bic.w	r2, r2, #15360	@ 0x3c00
 800a56c:	60c2      	str	r2, [r0, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800a56e:	68c2      	ldr	r2, [r0, #12]
 800a570:	ea42 2383 	orr.w	r3, r2, r3, lsl #10
 800a574:	60c3      	str	r3, [r0, #12]
}
 800a576:	2000      	movs	r0, #0
 800a578:	4770      	bx	lr
      UsbTrd = 0xFU;
 800a57a:	230f      	movs	r3, #15
 800a57c:	e7f3      	b.n	800a566 <USB_SetTurnaroundTime+0x6e>
      UsbTrd = 0xEU;
 800a57e:	230e      	movs	r3, #14
 800a580:	e7f1      	b.n	800a566 <USB_SetTurnaroundTime+0x6e>
      UsbTrd = 0xDU;
 800a582:	230d      	movs	r3, #13
 800a584:	e7ef      	b.n	800a566 <USB_SetTurnaroundTime+0x6e>
      UsbTrd = 0xCU;
 800a586:	230c      	movs	r3, #12
 800a588:	e7ed      	b.n	800a566 <USB_SetTurnaroundTime+0x6e>
      UsbTrd = 0xBU;
 800a58a:	230b      	movs	r3, #11
 800a58c:	e7eb      	b.n	800a566 <USB_SetTurnaroundTime+0x6e>
      UsbTrd = 0xAU;
 800a58e:	230a      	movs	r3, #10
 800a590:	e7e9      	b.n	800a566 <USB_SetTurnaroundTime+0x6e>
    UsbTrd = USBD_HS_TRDT_VALUE;
 800a592:	2309      	movs	r3, #9
 800a594:	e7e7      	b.n	800a566 <USB_SetTurnaroundTime+0x6e>
      UsbTrd = 0x8U;
 800a596:	2308      	movs	r3, #8
 800a598:	e7e5      	b.n	800a566 <USB_SetTurnaroundTime+0x6e>
 800a59a:	bf00      	nop
 800a59c:	ff275340 	.word	0xff275340
 800a5a0:	000c34ff 	.word	0x000c34ff
 800a5a4:	ff1b1e40 	.word	0xff1b1e40
 800a5a8:	000f423f 	.word	0x000f423f
 800a5ac:	00124f7f 	.word	0x00124f7f
 800a5b0:	0013d620 	.word	0x0013d620
 800a5b4:	fee5b660 	.word	0xfee5b660
 800a5b8:	0016e35f 	.word	0x0016e35f
 800a5bc:	feced300 	.word	0xfeced300
 800a5c0:	001b7740 	.word	0x001b7740
 800a5c4:	feb35bc0 	.word	0xfeb35bc0
 800a5c8:	002191c0 	.word	0x002191c0
 800a5cc:	00387520 	.word	0x00387520
 800a5d0:	fe5954e0 	.word	0xfe5954e0
 800a5d4:	00419ce0 	.word	0x00419ce0

0800a5d8 <USB_EnableGlobalInt>:
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800a5d8:	6883      	ldr	r3, [r0, #8]
 800a5da:	f043 0301 	orr.w	r3, r3, #1
 800a5de:	6083      	str	r3, [r0, #8]
}
 800a5e0:	2000      	movs	r0, #0
 800a5e2:	4770      	bx	lr

0800a5e4 <USB_DisableGlobalInt>:
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a5e4:	6883      	ldr	r3, [r0, #8]
 800a5e6:	f023 0301 	bic.w	r3, r3, #1
 800a5ea:	6083      	str	r3, [r0, #8]
}
 800a5ec:	2000      	movs	r0, #0
 800a5ee:	4770      	bx	lr

0800a5f0 <USB_SetCurrentMode>:
{
 800a5f0:	b538      	push	{r3, r4, r5, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a5f2:	68c3      	ldr	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 800a5f4:	2901      	cmp	r1, #1
{
 800a5f6:	4605      	mov	r5, r0
 800a5f8:	460c      	mov	r4, r1
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a5fa:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800a5fe:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 800a600:	d113      	bne.n	800a62a <USB_SetCurrentMode+0x3a>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a602:	68c3      	ldr	r3, [r0, #12]
  uint32_t ms = 0U;
 800a604:	2400      	movs	r4, #0
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a606:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a60a:	60c3      	str	r3, [r0, #12]
      HAL_Delay(10U);
 800a60c:	200a      	movs	r0, #10
      ms += 10U;
 800a60e:	340a      	adds	r4, #10
      HAL_Delay(10U);
 800a610:	f7fa fbca 	bl	8004da8 <HAL_Delay>
  return ((USBx->GINTSTS) & 0x1U);
 800a614:	696b      	ldr	r3, [r5, #20]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a616:	07d9      	lsls	r1, r3, #31
 800a618:	d402      	bmi.n	800a620 <USB_SetCurrentMode+0x30>
 800a61a:	2cc8      	cmp	r4, #200	@ 0xc8
 800a61c:	d1f6      	bne.n	800a60c <USB_SetCurrentMode+0x1c>
      ms += 10U;
 800a61e:	24c8      	movs	r4, #200	@ 0xc8
  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800a620:	f1a4 03c8 	sub.w	r3, r4, #200	@ 0xc8
 800a624:	4258      	negs	r0, r3
 800a626:	4158      	adcs	r0, r3
}
 800a628:	bd38      	pop	{r3, r4, r5, pc}
  else if (mode == USB_DEVICE_MODE)
 800a62a:	b969      	cbnz	r1, 800a648 <USB_SetCurrentMode+0x58>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a62c:	68c3      	ldr	r3, [r0, #12]
 800a62e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a632:	60c3      	str	r3, [r0, #12]
      HAL_Delay(10U);
 800a634:	200a      	movs	r0, #10
      ms += 10U;
 800a636:	340a      	adds	r4, #10
      HAL_Delay(10U);
 800a638:	f7fa fbb6 	bl	8004da8 <HAL_Delay>
  return ((USBx->GINTSTS) & 0x1U);
 800a63c:	696b      	ldr	r3, [r5, #20]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a63e:	07da      	lsls	r2, r3, #31
 800a640:	d5ee      	bpl.n	800a620 <USB_SetCurrentMode+0x30>
 800a642:	2cc8      	cmp	r4, #200	@ 0xc8
 800a644:	d1f6      	bne.n	800a634 <USB_SetCurrentMode+0x44>
 800a646:	e7ea      	b.n	800a61e <USB_SetCurrentMode+0x2e>
    return HAL_ERROR;
 800a648:	2001      	movs	r0, #1
 800a64a:	e7ed      	b.n	800a628 <USB_SetCurrentMode+0x38>

0800a64c <USB_FlushTxFifo>:
{
 800a64c:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 800a64e:	2300      	movs	r3, #0
{
 800a650:	4602      	mov	r2, r0
  __IO uint32_t count = 0U;
 800a652:	9301      	str	r3, [sp, #4]
    count++;
 800a654:	9b01      	ldr	r3, [sp, #4]
 800a656:	3301      	adds	r3, #1
 800a658:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 800a65a:	9b01      	ldr	r3, [sp, #4]
 800a65c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a660:	d815      	bhi.n	800a68e <USB_FlushTxFifo+0x42>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a662:	6913      	ldr	r3, [r2, #16]
 800a664:	2b00      	cmp	r3, #0
 800a666:	daf5      	bge.n	800a654 <USB_FlushTxFifo+0x8>
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a668:	0189      	lsls	r1, r1, #6
  count = 0U;
 800a66a:	2300      	movs	r3, #0
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a66c:	f041 0120 	orr.w	r1, r1, #32
  count = 0U;
 800a670:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a672:	6111      	str	r1, [r2, #16]
    count++;
 800a674:	9b01      	ldr	r3, [sp, #4]
 800a676:	3301      	adds	r3, #1
 800a678:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 800a67a:	9b01      	ldr	r3, [sp, #4]
 800a67c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a680:	d805      	bhi.n	800a68e <USB_FlushTxFifo+0x42>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a682:	6910      	ldr	r0, [r2, #16]
 800a684:	f010 0020 	ands.w	r0, r0, #32
 800a688:	d1f4      	bne.n	800a674 <USB_FlushTxFifo+0x28>
}
 800a68a:	b002      	add	sp, #8
 800a68c:	4770      	bx	lr
      return HAL_TIMEOUT;
 800a68e:	2003      	movs	r0, #3
 800a690:	e7fb      	b.n	800a68a <USB_FlushTxFifo+0x3e>

0800a692 <USB_FlushRxFifo>:
{
 800a692:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 800a694:	2300      	movs	r3, #0
{
 800a696:	4602      	mov	r2, r0
  __IO uint32_t count = 0U;
 800a698:	9301      	str	r3, [sp, #4]
    count++;
 800a69a:	9b01      	ldr	r3, [sp, #4]
 800a69c:	3301      	adds	r3, #1
 800a69e:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 800a6a0:	9b01      	ldr	r3, [sp, #4]
 800a6a2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a6a6:	d813      	bhi.n	800a6d0 <USB_FlushRxFifo+0x3e>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a6a8:	6913      	ldr	r3, [r2, #16]
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	daf5      	bge.n	800a69a <USB_FlushRxFifo+0x8>
  count = 0U;
 800a6ae:	2300      	movs	r3, #0
 800a6b0:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a6b2:	2310      	movs	r3, #16
 800a6b4:	6113      	str	r3, [r2, #16]
    count++;
 800a6b6:	9b01      	ldr	r3, [sp, #4]
 800a6b8:	3301      	adds	r3, #1
 800a6ba:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 800a6bc:	9b01      	ldr	r3, [sp, #4]
 800a6be:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a6c2:	d805      	bhi.n	800a6d0 <USB_FlushRxFifo+0x3e>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a6c4:	6910      	ldr	r0, [r2, #16]
 800a6c6:	f010 0010 	ands.w	r0, r0, #16
 800a6ca:	d1f4      	bne.n	800a6b6 <USB_FlushRxFifo+0x24>
}
 800a6cc:	b002      	add	sp, #8
 800a6ce:	4770      	bx	lr
      return HAL_TIMEOUT;
 800a6d0:	2003      	movs	r0, #3
 800a6d2:	e7fb      	b.n	800a6cc <USB_FlushRxFifo+0x3a>

0800a6d4 <USB_SetDevSpeed>:
  USBx_DEVICE->DCFG |= speed;
 800a6d4:	f8d0 3800 	ldr.w	r3, [r0, #2048]	@ 0x800
 800a6d8:	4319      	orrs	r1, r3
 800a6da:	f8c0 1800 	str.w	r1, [r0, #2048]	@ 0x800
}
 800a6de:	2000      	movs	r0, #0
 800a6e0:	4770      	bx	lr
	...

0800a6e4 <USB_DevInit>:
{
 800a6e4:	b084      	sub	sp, #16
 800a6e6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a6ea:	4604      	mov	r4, r0
 800a6ec:	a809      	add	r0, sp, #36	@ 0x24
 800a6ee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  for (i = 0U; i < 15U; i++)
 800a6f2:	2300      	movs	r3, #0
 800a6f4:	f89d 6024 	ldrb.w	r6, [sp, #36]	@ 0x24
 800a6f8:	f89d 502e 	ldrb.w	r5, [sp, #46]	@ 0x2e
    USBx->DIEPTXF[i] = 0U;
 800a6fc:	4619      	mov	r1, r3
 800a6fe:	f103 0240 	add.w	r2, r3, #64	@ 0x40
  for (i = 0U; i < 15U; i++)
 800a702:	3301      	adds	r3, #1
    USBx->DIEPTXF[i] = 0U;
 800a704:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  for (i = 0U; i < 15U; i++)
 800a708:	2b0f      	cmp	r3, #15
    USBx->DIEPTXF[i] = 0U;
 800a70a:	6051      	str	r1, [r2, #4]
  for (i = 0U; i < 15U; i++)
 800a70c:	d1f7      	bne.n	800a6fe <USB_DevInit+0x1a>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a70e:	f504 6700 	add.w	r7, r4, #2048	@ 0x800
  if (cfg.vbus_sensing_enable == 0U)
 800a712:	2d00      	cmp	r5, #0
 800a714:	d16c      	bne.n	800a7f0 <USB_DevInit+0x10c>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	f043 0302 	orr.w	r3, r3, #2
 800a71c:	607b      	str	r3, [r7, #4]
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800a71e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800a720:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a724:	63a3      	str	r3, [r4, #56]	@ 0x38
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800a726:	6823      	ldr	r3, [r4, #0]
 800a728:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a72c:	6023      	str	r3, [r4, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800a72e:	6823      	ldr	r3, [r4, #0]
 800a730:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a734:	6023      	str	r3, [r4, #0]
  USBx_PCGCCTL = 0U;
 800a736:	2300      	movs	r3, #0
 800a738:	f8c4 3e00 	str.w	r3, [r4, #3584]	@ 0xe00
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a73c:	f89d 3029 	ldrb.w	r3, [sp, #41]	@ 0x29
 800a740:	2b01      	cmp	r3, #1
 800a742:	d15c      	bne.n	800a7fe <USB_DevInit+0x11a>
    if (cfg.speed == USBD_HS_SPEED)
 800a744:	f89d 1027 	ldrb.w	r1, [sp, #39]	@ 0x27
 800a748:	2900      	cmp	r1, #0
 800a74a:	d156      	bne.n	800a7fa <USB_DevInit+0x116>
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800a74c:	4620      	mov	r0, r4
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a74e:	f64f 387f 	movw	r8, #64383	@ 0xfb7f
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800a752:	f7ff ffbf 	bl	800a6d4 <USB_SetDevSpeed>
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a756:	2110      	movs	r1, #16
 800a758:	4620      	mov	r0, r4
 800a75a:	f7ff ff77 	bl	800a64c <USB_FlushTxFifo>
 800a75e:	4601      	mov	r1, r0
  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a760:	4620      	mov	r0, r4
 800a762:	f7ff ff96 	bl	800a692 <USB_FlushRxFifo>
 800a766:	4308      	orrs	r0, r1
  USBx_DEVICE->DIEPMSK = 0U;
 800a768:	2300      	movs	r3, #0
 800a76a:	f504 6210 	add.w	r2, r4, #2304	@ 0x900
  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a76e:	b2c0      	uxtb	r0, r0
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a770:	f04f 4c90 	mov.w	ip, #1207959552	@ 0x48000000
      USBx_INEP(i)->DIEPCTL = 0U;
 800a774:	4619      	mov	r1, r3
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800a776:	f04f 6e00 	mov.w	lr, #134217728	@ 0x8000000
  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a77a:	3800      	subs	r0, #0
  USBx_DEVICE->DIEPMSK = 0U;
 800a77c:	613b      	str	r3, [r7, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800a77e:	617b      	str	r3, [r7, #20]
  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a780:	bf18      	it	ne
 800a782:	2001      	movne	r0, #1
  USBx_DEVICE->DAINTMSK = 0U;
 800a784:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a786:	429e      	cmp	r6, r3
 800a788:	d83b      	bhi.n	800a802 <USB_DevInit+0x11e>
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a78a:	2200      	movs	r2, #0
 800a78c:	f504 6330 	add.w	r3, r4, #2816	@ 0xb00
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a790:	f04f 4c90 	mov.w	ip, #1207959552	@ 0x48000000
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a794:	f04f 6e00 	mov.w	lr, #134217728	@ 0x8000000
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a798:	4611      	mov	r1, r2
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a79a:	f64f 387f 	movw	r8, #64383	@ 0xfb7f
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a79e:	4296      	cmp	r6, r2
 800a7a0:	d842      	bhi.n	800a828 <USB_DevInit+0x144>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800a7a2:	693b      	ldr	r3, [r7, #16]
 800a7a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a7a8:	613b      	str	r3, [r7, #16]
  USBx->GINTMSK = 0U;
 800a7aa:	2300      	movs	r3, #0
 800a7ac:	61a3      	str	r3, [r4, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 800a7ae:	f06f 4380 	mvn.w	r3, #1073741824	@ 0x40000000
 800a7b2:	6163      	str	r3, [r4, #20]
  if (cfg.dma_enable == 0U)
 800a7b4:	f89d 3026 	ldrb.w	r3, [sp, #38]	@ 0x26
 800a7b8:	b91b      	cbnz	r3, 800a7c2 <USB_DevInit+0xde>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a7ba:	69a3      	ldr	r3, [r4, #24]
 800a7bc:	f043 0310 	orr.w	r3, r3, #16
 800a7c0:	61a3      	str	r3, [r4, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800a7c2:	69a2      	ldr	r2, [r4, #24]
 800a7c4:	4b22      	ldr	r3, [pc, #136]	@ (800a850 <USB_DevInit+0x16c>)
 800a7c6:	4313      	orrs	r3, r2
 800a7c8:	61a3      	str	r3, [r4, #24]
  if (cfg.Sof_enable != 0U)
 800a7ca:	f89d 302a 	ldrb.w	r3, [sp, #42]	@ 0x2a
 800a7ce:	b11b      	cbz	r3, 800a7d8 <USB_DevInit+0xf4>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800a7d0:	69a3      	ldr	r3, [r4, #24]
 800a7d2:	f043 0308 	orr.w	r3, r3, #8
 800a7d6:	61a3      	str	r3, [r4, #24]
  if (cfg.vbus_sensing_enable == 1U)
 800a7d8:	2d01      	cmp	r5, #1
 800a7da:	d105      	bne.n	800a7e8 <USB_DevInit+0x104>
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800a7dc:	69a3      	ldr	r3, [r4, #24]
 800a7de:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a7e2:	f043 0304 	orr.w	r3, r3, #4
 800a7e6:	61a3      	str	r3, [r4, #24]
}
 800a7e8:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a7ec:	b004      	add	sp, #16
 800a7ee:	4770      	bx	lr
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800a7f0:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800a7f2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800a7f6:	63a3      	str	r3, [r4, #56]	@ 0x38
 800a7f8:	e79d      	b.n	800a736 <USB_DevInit+0x52>
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800a7fa:	4619      	mov	r1, r3
 800a7fc:	e7a6      	b.n	800a74c <USB_DevInit+0x68>
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800a7fe:	2103      	movs	r1, #3
 800a800:	e7a4      	b.n	800a74c <USB_DevInit+0x68>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a802:	f8d2 9000 	ldr.w	r9, [r2]
 800a806:	f1b9 0f00 	cmp.w	r9, #0
 800a80a:	da0b      	bge.n	800a824 <USB_DevInit+0x140>
      if (i == 0U)
 800a80c:	b93b      	cbnz	r3, 800a81e <USB_DevInit+0x13a>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800a80e:	f8c2 e000 	str.w	lr, [r2]
    USBx_INEP(i)->DIEPTSIZ = 0U;
 800a812:	6111      	str	r1, [r2, #16]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a814:	3301      	adds	r3, #1
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a816:	f8c2 8008 	str.w	r8, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a81a:	3220      	adds	r2, #32
 800a81c:	e7b3      	b.n	800a786 <USB_DevInit+0xa2>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a81e:	f8c2 c000 	str.w	ip, [r2]
 800a822:	e7f6      	b.n	800a812 <USB_DevInit+0x12e>
      USBx_INEP(i)->DIEPCTL = 0U;
 800a824:	6011      	str	r1, [r2, #0]
 800a826:	e7f4      	b.n	800a812 <USB_DevInit+0x12e>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a828:	f8d3 9000 	ldr.w	r9, [r3]
 800a82c:	f1b9 0f00 	cmp.w	r9, #0
 800a830:	da0b      	bge.n	800a84a <USB_DevInit+0x166>
      if (i == 0U)
 800a832:	b93a      	cbnz	r2, 800a844 <USB_DevInit+0x160>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a834:	f8c3 e000 	str.w	lr, [r3]
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800a838:	6119      	str	r1, [r3, #16]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a83a:	3201      	adds	r2, #1
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a83c:	f8c3 8008 	str.w	r8, [r3, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a840:	3320      	adds	r3, #32
 800a842:	e7ac      	b.n	800a79e <USB_DevInit+0xba>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a844:	f8c3 c000 	str.w	ip, [r3]
 800a848:	e7f6      	b.n	800a838 <USB_DevInit+0x154>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a84a:	6019      	str	r1, [r3, #0]
 800a84c:	e7f4      	b.n	800a838 <USB_DevInit+0x154>
 800a84e:	bf00      	nop
 800a850:	803c3800 	.word	0x803c3800

0800a854 <USB_GetDevSpeed>:
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800a854:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800a858:	f013 0006 	ands.w	r0, r3, #6
 800a85c:	d004      	beq.n	800a868 <USB_GetDevSpeed+0x14>
    speed = 0xFU;
 800a85e:	f013 0f02 	tst.w	r3, #2
 800a862:	bf14      	ite	ne
 800a864:	2002      	movne	r0, #2
 800a866:	200f      	moveq	r0, #15
}
 800a868:	4770      	bx	lr

0800a86a <USB_ActivateEndpoint>:
{
 800a86a:	b530      	push	{r4, r5, lr}
  uint32_t epnum = (uint32_t)ep->num;
 800a86c:	780c      	ldrb	r4, [r1, #0]
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800a86e:	2201      	movs	r2, #1
 800a870:	f500 6300 	add.w	r3, r0, #2048	@ 0x800
 800a874:	f004 050f 	and.w	r5, r4, #15
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800a878:	eb00 1044 	add.w	r0, r0, r4, lsl #5
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800a87c:	40aa      	lsls	r2, r5
  if (ep->is_in == 1U)
 800a87e:	784d      	ldrb	r5, [r1, #1]
 800a880:	2d01      	cmp	r5, #1
 800a882:	d119      	bne.n	800a8b8 <USB_ActivateEndpoint+0x4e>
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800a884:	69dd      	ldr	r5, [r3, #28]
 800a886:	432a      	orrs	r2, r5
 800a888:	61da      	str	r2, [r3, #28]
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800a88a:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 800a88e:	041a      	lsls	r2, r3, #16
 800a890:	d410      	bmi.n	800a8b4 <USB_ActivateEndpoint+0x4a>
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a892:	688a      	ldr	r2, [r1, #8]
 800a894:	f8d0 5900 	ldr.w	r5, [r0, #2304]	@ 0x900
 800a898:	f3c2 030a 	ubfx	r3, r2, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a89c:	790a      	ldrb	r2, [r1, #4]
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a89e:	432b      	orrs	r3, r5
 800a8a0:	ea43 4382 	orr.w	r3, r3, r2, lsl #18
 800a8a4:	ea43 5384 	orr.w	r3, r3, r4, lsl #22
 800a8a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a8ac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a8b0:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
}
 800a8b4:	2000      	movs	r0, #0
 800a8b6:	bd30      	pop	{r4, r5, pc}
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800a8b8:	69dc      	ldr	r4, [r3, #28]
 800a8ba:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
 800a8be:	61da      	str	r2, [r3, #28]
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800a8c0:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 800a8c4:	041b      	lsls	r3, r3, #16
 800a8c6:	d4f5      	bmi.n	800a8b4 <USB_ActivateEndpoint+0x4a>
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a8c8:	688b      	ldr	r3, [r1, #8]
 800a8ca:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	@ 0xb00
 800a8ce:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a8d2:	4313      	orrs	r3, r2
                                    ((uint32_t)ep->type << 18) |
 800a8d4:	790a      	ldrb	r2, [r1, #4]
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a8d6:	ea43 4382 	orr.w	r3, r3, r2, lsl #18
 800a8da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a8de:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a8e2:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
 800a8e6:	e7e5      	b.n	800a8b4 <USB_ActivateEndpoint+0x4a>

0800a8e8 <USB_DeactivateEndpoint>:
{
 800a8e8:	b510      	push	{r4, lr}
  uint32_t epnum = (uint32_t)ep->num;
 800a8ea:	780a      	ldrb	r2, [r1, #0]
  if (ep->is_in == 1U)
 800a8ec:	7849      	ldrb	r1, [r1, #1]
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a8ee:	eb00 1342 	add.w	r3, r0, r2, lsl #5
 800a8f2:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
  if (ep->is_in == 1U)
 800a8f6:	2901      	cmp	r1, #1
 800a8f8:	f002 020f 	and.w	r2, r2, #15
 800a8fc:	d122      	bne.n	800a944 <USB_DeactivateEndpoint+0x5c>
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a8fe:	f8d3 1900 	ldr.w	r1, [r3, #2304]	@ 0x900
 800a902:	2900      	cmp	r1, #0
 800a904:	da0b      	bge.n	800a91e <USB_DeactivateEndpoint+0x36>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800a906:	f8d3 1900 	ldr.w	r1, [r3, #2304]	@ 0x900
 800a90a:	f041 6100 	orr.w	r1, r1, #134217728	@ 0x8000000
 800a90e:	f8c3 1900 	str.w	r1, [r3, #2304]	@ 0x900
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800a912:	f8d3 1900 	ldr.w	r1, [r3, #2304]	@ 0x900
 800a916:	f041 4180 	orr.w	r1, r1, #1073741824	@ 0x40000000
 800a91a:	f8c3 1900 	str.w	r1, [r3, #2304]	@ 0x900
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a91e:	2101      	movs	r1, #1
 800a920:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 800a922:	fa01 f202 	lsl.w	r2, r1, r2
 800a926:	ea24 0402 	bic.w	r4, r4, r2
 800a92a:	63c4      	str	r4, [r0, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a92c:	69c1      	ldr	r1, [r0, #28]
 800a92e:	ea21 0202 	bic.w	r2, r1, r2
 800a932:	61c2      	str	r2, [r0, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800a934:	4a15      	ldr	r2, [pc, #84]	@ (800a98c <USB_DeactivateEndpoint+0xa4>)
 800a936:	f8d3 1900 	ldr.w	r1, [r3, #2304]	@ 0x900
 800a93a:	400a      	ands	r2, r1
 800a93c:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
}
 800a940:	2000      	movs	r0, #0
 800a942:	bd10      	pop	{r4, pc}
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a944:	f8d3 1b00 	ldr.w	r1, [r3, #2816]	@ 0xb00
 800a948:	2900      	cmp	r1, #0
 800a94a:	da0b      	bge.n	800a964 <USB_DeactivateEndpoint+0x7c>
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800a94c:	f8d3 1b00 	ldr.w	r1, [r3, #2816]	@ 0xb00
 800a950:	f041 6100 	orr.w	r1, r1, #134217728	@ 0x8000000
 800a954:	f8c3 1b00 	str.w	r1, [r3, #2816]	@ 0xb00
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800a958:	f8d3 1b00 	ldr.w	r1, [r3, #2816]	@ 0xb00
 800a95c:	f041 4180 	orr.w	r1, r1, #1073741824	@ 0x40000000
 800a960:	f8c3 1b00 	str.w	r1, [r3, #2816]	@ 0xb00
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a964:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
 800a968:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 800a96a:	fa01 f202 	lsl.w	r2, r1, r2
 800a96e:	ea24 0402 	bic.w	r4, r4, r2
 800a972:	63c4      	str	r4, [r0, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a974:	69c1      	ldr	r1, [r0, #28]
 800a976:	ea21 0202 	bic.w	r2, r1, r2
 800a97a:	61c2      	str	r2, [r0, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800a97c:	4a04      	ldr	r2, [pc, #16]	@ (800a990 <USB_DeactivateEndpoint+0xa8>)
 800a97e:	f8d3 1b00 	ldr.w	r1, [r3, #2816]	@ 0xb00
 800a982:	400a      	ands	r2, r1
 800a984:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
 800a988:	e7da      	b.n	800a940 <USB_DeactivateEndpoint+0x58>
 800a98a:	bf00      	nop
 800a98c:	ec337800 	.word	0xec337800
 800a990:	eff37800 	.word	0xeff37800

0800a994 <USB_EPStopXfer>:
  __IO uint32_t count = 0U;
 800a994:	2300      	movs	r3, #0
{
 800a996:	b082      	sub	sp, #8
  if (ep->is_in == 1U)
 800a998:	784a      	ldrb	r2, [r1, #1]
  __IO uint32_t count = 0U;
 800a99a:	9301      	str	r3, [sp, #4]
  if (ep->is_in == 1U)
 800a99c:	2a01      	cmp	r2, #1
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a99e:	780b      	ldrb	r3, [r1, #0]
 800a9a0:	ea4f 1343 	mov.w	r3, r3, lsl #5
  if (ep->is_in == 1U)
 800a9a4:	d11e      	bne.n	800a9e4 <USB_EPStopXfer+0x50>
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a9a6:	f500 6010 	add.w	r0, r0, #2304	@ 0x900
 800a9aa:	58c2      	ldr	r2, [r0, r3]
 800a9ac:	18c1      	adds	r1, r0, r3
 800a9ae:	2a00      	cmp	r2, #0
 800a9b0:	db02      	blt.n	800a9b8 <USB_EPStopXfer+0x24>
  HAL_StatusTypeDef ret = HAL_OK;
 800a9b2:	2000      	movs	r0, #0
}
 800a9b4:	b002      	add	sp, #8
 800a9b6:	4770      	bx	lr
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800a9b8:	58c2      	ldr	r2, [r0, r3]
 800a9ba:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 800a9be:	50c2      	str	r2, [r0, r3]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800a9c0:	58c2      	ldr	r2, [r0, r3]
 800a9c2:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800a9c6:	50c2      	str	r2, [r0, r3]
        if (count > 10000U)
 800a9c8:	f242 7210 	movw	r2, #10000	@ 0x2710
        count++;
 800a9cc:	9b01      	ldr	r3, [sp, #4]
 800a9ce:	3301      	adds	r3, #1
 800a9d0:	9301      	str	r3, [sp, #4]
        if (count > 10000U)
 800a9d2:	9b01      	ldr	r3, [sp, #4]
 800a9d4:	4293      	cmp	r3, r2
 800a9d6:	d901      	bls.n	800a9dc <USB_EPStopXfer+0x48>
          ret = HAL_ERROR;
 800a9d8:	2001      	movs	r0, #1
 800a9da:	e7eb      	b.n	800a9b4 <USB_EPStopXfer+0x20>
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800a9dc:	680b      	ldr	r3, [r1, #0]
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	dbf4      	blt.n	800a9cc <USB_EPStopXfer+0x38>
 800a9e2:	e7e6      	b.n	800a9b2 <USB_EPStopXfer+0x1e>
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a9e4:	f500 6030 	add.w	r0, r0, #2816	@ 0xb00
 800a9e8:	58c2      	ldr	r2, [r0, r3]
 800a9ea:	18c1      	adds	r1, r0, r3
 800a9ec:	2a00      	cmp	r2, #0
 800a9ee:	dae0      	bge.n	800a9b2 <USB_EPStopXfer+0x1e>
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800a9f0:	58c2      	ldr	r2, [r0, r3]
 800a9f2:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 800a9f6:	50c2      	str	r2, [r0, r3]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800a9f8:	58c2      	ldr	r2, [r0, r3]
 800a9fa:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800a9fe:	50c2      	str	r2, [r0, r3]
        if (count > 10000U)
 800aa00:	f242 7210 	movw	r2, #10000	@ 0x2710
        count++;
 800aa04:	9b01      	ldr	r3, [sp, #4]
 800aa06:	3301      	adds	r3, #1
 800aa08:	9301      	str	r3, [sp, #4]
        if (count > 10000U)
 800aa0a:	9b01      	ldr	r3, [sp, #4]
 800aa0c:	4293      	cmp	r3, r2
 800aa0e:	d8e3      	bhi.n	800a9d8 <USB_EPStopXfer+0x44>
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800aa10:	680b      	ldr	r3, [r1, #0]
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	dbf6      	blt.n	800aa04 <USB_EPStopXfer+0x70>
 800aa16:	e7cc      	b.n	800a9b2 <USB_EPStopXfer+0x1e>

0800aa18 <USB_WritePacket>:
{
 800aa18:	b510      	push	{r4, lr}
 800aa1a:	f89d 4008 	ldrb.w	r4, [sp, #8]
  if (dma == 0U)
 800aa1e:	b944      	cbnz	r4, 800aa32 <USB_WritePacket+0x1a>
    count32b = ((uint32_t)len + 3U) / 4U;
 800aa20:	3303      	adds	r3, #3
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800aa22:	3201      	adds	r2, #1
    count32b = ((uint32_t)len + 3U) / 4U;
 800aa24:	089b      	lsrs	r3, r3, #2
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800aa26:	eb00 3002 	add.w	r0, r0, r2, lsl #12
 800aa2a:	eb01 0383 	add.w	r3, r1, r3, lsl #2
    for (i = 0U; i < count32b; i++)
 800aa2e:	4299      	cmp	r1, r3
 800aa30:	d101      	bne.n	800aa36 <USB_WritePacket+0x1e>
}
 800aa32:	2000      	movs	r0, #0
 800aa34:	bd10      	pop	{r4, pc}
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800aa36:	f851 2b04 	ldr.w	r2, [r1], #4
 800aa3a:	6002      	str	r2, [r0, #0]
    for (i = 0U; i < count32b; i++)
 800aa3c:	e7f7      	b.n	800aa2e <USB_WritePacket+0x16>
	...

0800aa40 <USB_EPStartXfer>:
{
 800aa40:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if (ep->is_in == 1U)
 800aa44:	784b      	ldrb	r3, [r1, #1]
{
 800aa46:	4616      	mov	r6, r2
  uint32_t epnum = (uint32_t)ep->num;
 800aa48:	780a      	ldrb	r2, [r1, #0]
  if (ep->is_in == 1U)
 800aa4a:	2b01      	cmp	r3, #1
    if (ep->xfer_len == 0U)
 800aa4c:	690c      	ldr	r4, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800aa4e:	eb00 1542 	add.w	r5, r0, r2, lsl #5
        if (ep->type == EP_TYPE_ISOC)
 800aa52:	790f      	ldrb	r7, [r1, #4]
 800aa54:	f8df e1e4 	ldr.w	lr, [pc, #484]	@ 800ac3c <USB_EPStartXfer+0x1fc>
 800aa58:	f8df 81e4 	ldr.w	r8, [pc, #484]	@ 800ac40 <USB_EPStartXfer+0x200>
  if (ep->is_in == 1U)
 800aa5c:	f040 8098 	bne.w	800ab90 <USB_EPStartXfer+0x150>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800aa60:	f505 6c10 	add.w	ip, r5, #2304	@ 0x900
 800aa64:	f8dc 3010 	ldr.w	r3, [ip, #16]
    if (ep->xfer_len == 0U)
 800aa68:	bb74      	cbnz	r4, 800aac8 <USB_EPStartXfer+0x88>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800aa6a:	ea03 030e 	and.w	r3, r3, lr
 800aa6e:	f8cc 3010 	str.w	r3, [ip, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800aa72:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800aa76:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800aa7a:	f8cc 3010 	str.w	r3, [ip, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800aa7e:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800aa82:	ea03 0308 	and.w	r3, r3, r8
    if (dma == 1U)
 800aa86:	2e01      	cmp	r6, #1
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800aa88:	f8cc 3010 	str.w	r3, [ip, #16]
    if (dma == 1U)
 800aa8c:	d158      	bne.n	800ab40 <USB_EPStartXfer+0x100>
      if ((uint32_t)ep->dma_addr != 0U)
 800aa8e:	69cb      	ldr	r3, [r1, #28]
 800aa90:	b10b      	cbz	r3, 800aa96 <USB_EPStartXfer+0x56>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800aa92:	f8cc 3014 	str.w	r3, [ip, #20]
      if (ep->type == EP_TYPE_ISOC)
 800aa96:	2f01      	cmp	r7, #1
 800aa98:	d10c      	bne.n	800aab4 <USB_EPStartXfer+0x74>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800aa9a:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
 800aa9e:	f413 7f80 	tst.w	r3, #256	@ 0x100
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800aaa2:	f8d5 3900 	ldr.w	r3, [r5, #2304]	@ 0x900
 800aaa6:	bf0c      	ite	eq
 800aaa8:	f043 5300 	orreq.w	r3, r3, #536870912	@ 0x20000000
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800aaac:	f043 5380 	orrne.w	r3, r3, #268435456	@ 0x10000000
 800aab0:	f8c5 3900 	str.w	r3, [r5, #2304]	@ 0x900
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800aab4:	f8d5 3900 	ldr.w	r3, [r5, #2304]	@ 0x900
 800aab8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800aabc:	f8c5 3900 	str.w	r3, [r5, #2304]	@ 0x900
}
 800aac0:	2000      	movs	r0, #0
 800aac2:	b002      	add	sp, #8
 800aac4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800aac8:	ea03 0308 	and.w	r3, r3, r8
 800aacc:	f8cc 3010 	str.w	r3, [ip, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800aad0:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800aad4:	ea03 030e 	and.w	r3, r3, lr
 800aad8:	f8cc 3010 	str.w	r3, [ip, #16]
        if (ep->xfer_len > ep->maxpacket)
 800aadc:	688b      	ldr	r3, [r1, #8]
      if (epnum == 0U)
 800aade:	b97a      	cbnz	r2, 800ab00 <USB_EPStartXfer+0xc0>
        if (ep->xfer_len > ep->maxpacket)
 800aae0:	42a3      	cmp	r3, r4
          ep->xfer_len = ep->maxpacket;
 800aae2:	bf38      	it	cc
 800aae4:	610b      	strcc	r3, [r1, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800aae6:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800aaea:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 800aaee:	f8cc 3010 	str.w	r3, [ip, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800aaf2:	690b      	ldr	r3, [r1, #16]
 800aaf4:	f8dc 4010 	ldr.w	r4, [ip, #16]
 800aaf8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800aafc:	4323      	orrs	r3, r4
 800aafe:	e7c2      	b.n	800aa86 <USB_EPStartXfer+0x46>
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800ab00:	441c      	add	r4, r3
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800ab02:	f8dc e010 	ldr.w	lr, [ip, #16]
        if (ep->type == EP_TYPE_ISOC)
 800ab06:	2f01      	cmp	r7, #1
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800ab08:	f104 34ff 	add.w	r4, r4, #4294967295
 800ab0c:	fbb4 f4f3 	udiv	r4, r4, r3
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800ab10:	4b49      	ldr	r3, [pc, #292]	@ (800ac38 <USB_EPStartXfer+0x1f8>)
 800ab12:	fa1f f884 	uxth.w	r8, r4
 800ab16:	ea03 44c4 	and.w	r4, r3, r4, lsl #19
 800ab1a:	ea44 040e 	orr.w	r4, r4, lr
 800ab1e:	f8cc 4010 	str.w	r4, [ip, #16]
        if (ep->type == EP_TYPE_ISOC)
 800ab22:	d1e6      	bne.n	800aaf2 <USB_EPStartXfer+0xb2>
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800ab24:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800ab28:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800ab2c:	f8cc 3010 	str.w	r3, [ip, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 800ab30:	ea4f 7348 	mov.w	r3, r8, lsl #29
 800ab34:	f8dc 4010 	ldr.w	r4, [ip, #16]
 800ab38:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800ab3c:	4323      	orrs	r3, r4
 800ab3e:	e7d6      	b.n	800aaee <USB_EPStartXfer+0xae>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ab40:	f8d5 3900 	ldr.w	r3, [r5, #2304]	@ 0x900
      if (ep->type != EP_TYPE_ISOC)
 800ab44:	2f01      	cmp	r7, #1
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ab46:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800ab4a:	f8c5 3900 	str.w	r3, [r5, #2304]	@ 0x900
        if (ep->xfer_len > 0U)
 800ab4e:	690b      	ldr	r3, [r1, #16]
      if (ep->type != EP_TYPE_ISOC)
 800ab50:	d00b      	beq.n	800ab6a <USB_EPStartXfer+0x12a>
        if (ep->xfer_len > 0U)
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d0b4      	beq.n	800aac0 <USB_EPStartXfer+0x80>
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800ab56:	f002 020f 	and.w	r2, r2, #15
 800ab5a:	2301      	movs	r3, #1
 800ab5c:	f8d0 1834 	ldr.w	r1, [r0, #2100]	@ 0x834
 800ab60:	4093      	lsls	r3, r2
 800ab62:	430b      	orrs	r3, r1
 800ab64:	f8c0 3834 	str.w	r3, [r0, #2100]	@ 0x834
 800ab68:	e7aa      	b.n	800aac0 <USB_EPStartXfer+0x80>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800ab6a:	f8d0 4808 	ldr.w	r4, [r0, #2056]	@ 0x808
        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800ab6e:	b29b      	uxth	r3, r3
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800ab70:	f414 7f80 	tst.w	r4, #256	@ 0x100
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800ab74:	f8d5 4900 	ldr.w	r4, [r5, #2304]	@ 0x900
 800ab78:	bf0c      	ite	eq
 800ab7a:	f044 5400 	orreq.w	r4, r4, #536870912	@ 0x20000000
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800ab7e:	f044 5480 	orrne.w	r4, r4, #268435456	@ 0x10000000
 800ab82:	f8c5 4900 	str.w	r4, [r5, #2304]	@ 0x900
        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800ab86:	9600      	str	r6, [sp, #0]
 800ab88:	68c9      	ldr	r1, [r1, #12]
 800ab8a:	f7ff ff45 	bl	800aa18 <USB_WritePacket>
 800ab8e:	e797      	b.n	800aac0 <USB_EPStartXfer+0x80>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800ab90:	f8d5 3b10 	ldr.w	r3, [r5, #2832]	@ 0xb10
 800ab94:	f505 6c30 	add.w	ip, r5, #2816	@ 0xb00
 800ab98:	ea03 0308 	and.w	r3, r3, r8
 800ab9c:	f8cc 3010 	str.w	r3, [ip, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800aba0:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800aba4:	ea03 030e 	and.w	r3, r3, lr
 800aba8:	f8cc 3010 	str.w	r3, [ip, #16]
        ep->xfer_len = ep->maxpacket;
 800abac:	688b      	ldr	r3, [r1, #8]
    if (epnum == 0U)
 800abae:	bb5a      	cbnz	r2, 800ac08 <USB_EPStartXfer+0x1c8>
      if (ep->xfer_len > 0U)
 800abb0:	b104      	cbz	r4, 800abb4 <USB_EPStartXfer+0x174>
        ep->xfer_len = ep->maxpacket;
 800abb2:	610b      	str	r3, [r1, #16]
      ep->xfer_size = ep->maxpacket;
 800abb4:	620b      	str	r3, [r1, #32]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800abb6:	f8dc 2010 	ldr.w	r2, [ip, #16]
 800abba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800abbe:	4313      	orrs	r3, r2
 800abc0:	f8cc 3010 	str.w	r3, [ip, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800abc4:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800abc8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
    if (dma == 1U)
 800abcc:	2e01      	cmp	r6, #1
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800abce:	f8cc 3010 	str.w	r3, [ip, #16]
    if (dma == 1U)
 800abd2:	d103      	bne.n	800abdc <USB_EPStartXfer+0x19c>
      if ((uint32_t)ep->xfer_buff != 0U)
 800abd4:	68cb      	ldr	r3, [r1, #12]
 800abd6:	b10b      	cbz	r3, 800abdc <USB_EPStartXfer+0x19c>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800abd8:	f8cc 3014 	str.w	r3, [ip, #20]
    if (ep->type == EP_TYPE_ISOC)
 800abdc:	2f01      	cmp	r7, #1
 800abde:	d10c      	bne.n	800abfa <USB_EPStartXfer+0x1ba>
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800abe0:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
 800abe4:	f413 7f80 	tst.w	r3, #256	@ 0x100
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800abe8:	f8d5 3b00 	ldr.w	r3, [r5, #2816]	@ 0xb00
 800abec:	bf0c      	ite	eq
 800abee:	f043 5300 	orreq.w	r3, r3, #536870912	@ 0x20000000
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800abf2:	f043 5380 	orrne.w	r3, r3, #268435456	@ 0x10000000
 800abf6:	f8c5 3b00 	str.w	r3, [r5, #2816]	@ 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800abfa:	f8d5 3b00 	ldr.w	r3, [r5, #2816]	@ 0xb00
 800abfe:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800ac02:	f8c5 3b00 	str.w	r3, [r5, #2816]	@ 0xb00
 800ac06:	e75b      	b.n	800aac0 <USB_EPStartXfer+0x80>
      if (ep->xfer_len == 0U)
 800ac08:	2c00      	cmp	r4, #0
 800ac0a:	d0d4      	beq.n	800abb6 <USB_EPStartXfer+0x176>
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800ac0c:	441c      	add	r4, r3
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800ac0e:	4a0a      	ldr	r2, [pc, #40]	@ (800ac38 <USB_EPStartXfer+0x1f8>)
 800ac10:	f8dc e010 	ldr.w	lr, [ip, #16]
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800ac14:	3c01      	subs	r4, #1
 800ac16:	fbb4 f4f3 	udiv	r4, r4, r3
 800ac1a:	b2a4      	uxth	r4, r4
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800ac1c:	ea02 42c4 	and.w	r2, r2, r4, lsl #19
        ep->xfer_size = ep->maxpacket * pktcnt;
 800ac20:	4363      	muls	r3, r4
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800ac22:	ea42 020e 	orr.w	r2, r2, lr
        ep->xfer_size = ep->maxpacket * pktcnt;
 800ac26:	620b      	str	r3, [r1, #32]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800ac28:	f3c3 0312 	ubfx	r3, r3, #0, #19
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800ac2c:	f8cc 2010 	str.w	r2, [ip, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800ac30:	f8dc 2010 	ldr.w	r2, [ip, #16]
 800ac34:	4313      	orrs	r3, r2
 800ac36:	e7c9      	b.n	800abcc <USB_EPStartXfer+0x18c>
 800ac38:	1ff80000 	.word	0x1ff80000
 800ac3c:	e007ffff 	.word	0xe007ffff
 800ac40:	fff80000 	.word	0xfff80000

0800ac44 <USB_ReadPacket>:
{
 800ac44:	4603      	mov	r3, r0
  for (i = 0U; i < count32b; i++)
 800ac46:	2000      	movs	r0, #0
{
 800ac48:	b570      	push	{r4, r5, r6, lr}
  uint32_t count32b = (uint32_t)len >> 2U;
 800ac4a:	0894      	lsrs	r4, r2, #2
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800ac4c:	f503 5580 	add.w	r5, r3, #4096	@ 0x1000
  uint16_t remaining_bytes = len % 4U;
 800ac50:	f002 0203 	and.w	r2, r2, #3
  for (i = 0U; i < count32b; i++)
 800ac54:	42a0      	cmp	r0, r4
 800ac56:	d310      	bcc.n	800ac7a <USB_ReadPacket+0x36>
 800ac58:	eb01 0084 	add.w	r0, r1, r4, lsl #2
  if (remaining_bytes != 0U)
 800ac5c:	b162      	cbz	r2, 800ac78 <USB_ReadPacket+0x34>
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800ac5e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ac62:	681c      	ldr	r4, [r3, #0]
    i = 0U;
 800ac64:	2300      	movs	r3, #0
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800ac66:	00d9      	lsls	r1, r3, #3
 800ac68:	fa24 f101 	lsr.w	r1, r4, r1
 800ac6c:	54c1      	strb	r1, [r0, r3]
      i++;
 800ac6e:	3301      	adds	r3, #1
    } while (remaining_bytes != 0U);
 800ac70:	b299      	uxth	r1, r3
 800ac72:	428a      	cmp	r2, r1
 800ac74:	d1f7      	bne.n	800ac66 <USB_ReadPacket+0x22>
 800ac76:	4410      	add	r0, r2
}
 800ac78:	bd70      	pop	{r4, r5, r6, pc}
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800ac7a:	682e      	ldr	r6, [r5, #0]
 800ac7c:	f841 6020 	str.w	r6, [r1, r0, lsl #2]
  for (i = 0U; i < count32b; i++)
 800ac80:	3001      	adds	r0, #1
 800ac82:	e7e7      	b.n	800ac54 <USB_ReadPacket+0x10>

0800ac84 <USB_EPSetStall>:
  if (ep->is_in == 1U)
 800ac84:	784a      	ldrb	r2, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800ac86:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800ac88:	2a01      	cmp	r2, #1
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800ac8a:	eb00 1043 	add.w	r0, r0, r3, lsl #5
  if (ep->is_in == 1U)
 800ac8e:	d112      	bne.n	800acb6 <USB_EPSetStall+0x32>
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800ac90:	f8d0 2900 	ldr.w	r2, [r0, #2304]	@ 0x900
 800ac94:	2a00      	cmp	r2, #0
 800ac96:	db06      	blt.n	800aca6 <USB_EPSetStall+0x22>
 800ac98:	b12b      	cbz	r3, 800aca6 <USB_EPSetStall+0x22>
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800ac9a:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 800ac9e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800aca2:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800aca6:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 800acaa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800acae:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
}
 800acb2:	2000      	movs	r0, #0
 800acb4:	4770      	bx	lr
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800acb6:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	@ 0xb00
 800acba:	2a00      	cmp	r2, #0
 800acbc:	db06      	blt.n	800accc <USB_EPSetStall+0x48>
 800acbe:	b12b      	cbz	r3, 800accc <USB_EPSetStall+0x48>
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800acc0:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 800acc4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800acc8:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800accc:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 800acd0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800acd4:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
 800acd8:	e7eb      	b.n	800acb2 <USB_EPSetStall+0x2e>

0800acda <USB_EPClearStall>:
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800acda:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800acdc:	784a      	ldrb	r2, [r1, #1]
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800acde:	eb00 1043 	add.w	r0, r0, r3, lsl #5
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800ace2:	790b      	ldrb	r3, [r1, #4]
  if (ep->is_in == 1U)
 800ace4:	2a01      	cmp	r2, #1
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800ace6:	f1a3 0302 	sub.w	r3, r3, #2
 800acea:	b2db      	uxtb	r3, r3
  if (ep->is_in == 1U)
 800acec:	d10f      	bne.n	800ad0e <USB_EPClearStall+0x34>
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800acee:	f8d0 2900 	ldr.w	r2, [r0, #2304]	@ 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800acf2:	2b01      	cmp	r3, #1
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800acf4:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 800acf8:	f8c0 2900 	str.w	r2, [r0, #2304]	@ 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800acfc:	d805      	bhi.n	800ad0a <USB_EPClearStall+0x30>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800acfe:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 800ad02:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ad06:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
}
 800ad0a:	2000      	movs	r0, #0
 800ad0c:	4770      	bx	lr
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800ad0e:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	@ 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800ad12:	2b01      	cmp	r3, #1
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800ad14:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 800ad18:	f8c0 2b00 	str.w	r2, [r0, #2816]	@ 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800ad1c:	d8f5      	bhi.n	800ad0a <USB_EPClearStall+0x30>
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800ad1e:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 800ad22:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ad26:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
 800ad2a:	e7ee      	b.n	800ad0a <USB_EPClearStall+0x30>

0800ad2c <USB_SetDevAddress>:
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800ad2c:	f8d0 3800 	ldr.w	r3, [r0, #2048]	@ 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800ad30:	0109      	lsls	r1, r1, #4
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800ad32:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800ad36:	f401 61fe 	and.w	r1, r1, #2032	@ 0x7f0
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800ad3a:	f8c0 3800 	str.w	r3, [r0, #2048]	@ 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800ad3e:	f8d0 3800 	ldr.w	r3, [r0, #2048]	@ 0x800
 800ad42:	4319      	orrs	r1, r3
 800ad44:	f8c0 1800 	str.w	r1, [r0, #2048]	@ 0x800
}
 800ad48:	2000      	movs	r0, #0
 800ad4a:	4770      	bx	lr

0800ad4c <USB_DevConnect>:
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800ad4c:	f8d0 3e00 	ldr.w	r3, [r0, #3584]	@ 0xe00
 800ad50:	f023 0303 	bic.w	r3, r3, #3
 800ad54:	f8c0 3e00 	str.w	r3, [r0, #3584]	@ 0xe00
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800ad58:	f8d0 3804 	ldr.w	r3, [r0, #2052]	@ 0x804
 800ad5c:	f023 0302 	bic.w	r3, r3, #2
 800ad60:	f8c0 3804 	str.w	r3, [r0, #2052]	@ 0x804
}
 800ad64:	2000      	movs	r0, #0
 800ad66:	4770      	bx	lr

0800ad68 <USB_DevDisconnect>:
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800ad68:	f8d0 3e00 	ldr.w	r3, [r0, #3584]	@ 0xe00
 800ad6c:	f023 0303 	bic.w	r3, r3, #3
 800ad70:	f8c0 3e00 	str.w	r3, [r0, #3584]	@ 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800ad74:	f8d0 3804 	ldr.w	r3, [r0, #2052]	@ 0x804
 800ad78:	f043 0302 	orr.w	r3, r3, #2
 800ad7c:	f8c0 3804 	str.w	r3, [r0, #2052]	@ 0x804
}
 800ad80:	2000      	movs	r0, #0
 800ad82:	4770      	bx	lr

0800ad84 <USB_ReadInterrupts>:
  tmpreg = USBx->GINTSTS;
 800ad84:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 800ad86:	6980      	ldr	r0, [r0, #24]
}
 800ad88:	4010      	ands	r0, r2
 800ad8a:	4770      	bx	lr

0800ad8c <USB_ReadDevAllOutEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 800ad8c:	f8d0 3818 	ldr.w	r3, [r0, #2072]	@ 0x818
 800ad90:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800ad94:	69c0      	ldr	r0, [r0, #28]
 800ad96:	4018      	ands	r0, r3
}
 800ad98:	0c00      	lsrs	r0, r0, #16
 800ad9a:	4770      	bx	lr

0800ad9c <USB_ReadDevAllInEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 800ad9c:	f8d0 3818 	ldr.w	r3, [r0, #2072]	@ 0x818
 800ada0:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800ada4:	69c0      	ldr	r0, [r0, #28]
 800ada6:	4018      	ands	r0, r3
}
 800ada8:	b280      	uxth	r0, r0
 800adaa:	4770      	bx	lr

0800adac <USB_ReadDevOutEPInterrupt>:
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800adac:	eb00 1141 	add.w	r1, r0, r1, lsl #5
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800adb0:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800adb4:	f8d1 2b08 	ldr.w	r2, [r1, #2824]	@ 0xb08
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800adb8:	6940      	ldr	r0, [r0, #20]
}
 800adba:	4010      	ands	r0, r2
 800adbc:	4770      	bx	lr

0800adbe <USB_ReadDevInEPInterrupt>:
  msk = USBx_DEVICE->DIEPMSK;
 800adbe:	f8d0 2810 	ldr.w	r2, [r0, #2064]	@ 0x810
  emp = USBx_DEVICE->DIEPEMPMSK;
 800adc2:	f8d0 3834 	ldr.w	r3, [r0, #2100]	@ 0x834
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800adc6:	eb00 1041 	add.w	r0, r0, r1, lsl #5
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800adca:	f001 010f 	and.w	r1, r1, #15
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800adce:	f500 6010 	add.w	r0, r0, #2304	@ 0x900
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800add2:	40cb      	lsrs	r3, r1
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800add4:	6880      	ldr	r0, [r0, #8]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800add6:	01db      	lsls	r3, r3, #7
 800add8:	b2db      	uxtb	r3, r3
 800adda:	4313      	orrs	r3, r2
}
 800addc:	4018      	ands	r0, r3
 800adde:	4770      	bx	lr

0800ade0 <USB_GetMode>:
  return ((USBx->GINTSTS) & 0x1U);
 800ade0:	6940      	ldr	r0, [r0, #20]
}
 800ade2:	f000 0001 	and.w	r0, r0, #1
 800ade6:	4770      	bx	lr

0800ade8 <USB_ActivateSetup>:
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800ade8:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 800adec:	f36f 030a 	bfc	r3, #0, #11
 800adf0:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800adf4:	f8d0 3804 	ldr.w	r3, [r0, #2052]	@ 0x804
 800adf8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800adfc:	f8c0 3804 	str.w	r3, [r0, #2052]	@ 0x804
}
 800ae00:	2000      	movs	r0, #0
 800ae02:	4770      	bx	lr

0800ae04 <USB_EP0_OutStart>:
{
 800ae04:	b530      	push	{r4, r5, lr}
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800ae06:	6c05      	ldr	r5, [r0, #64]	@ 0x40
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ae08:	f500 6330 	add.w	r3, r0, #2816	@ 0xb00
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800ae0c:	4c0f      	ldr	r4, [pc, #60]	@ (800ae4c <USB_EP0_OutStart+0x48>)
 800ae0e:	42a5      	cmp	r5, r4
 800ae10:	d903      	bls.n	800ae1a <USB_EP0_OutStart+0x16>
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ae12:	f8d0 4b00 	ldr.w	r4, [r0, #2816]	@ 0xb00
 800ae16:	2c00      	cmp	r4, #0
 800ae18:	db16      	blt.n	800ae48 <USB_EP0_OutStart+0x44>
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800ae1a:	2400      	movs	r4, #0
  if (dma == 1U)
 800ae1c:	2901      	cmp	r1, #1
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800ae1e:	611c      	str	r4, [r3, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800ae20:	691c      	ldr	r4, [r3, #16]
 800ae22:	f444 2400 	orr.w	r4, r4, #524288	@ 0x80000
 800ae26:	611c      	str	r4, [r3, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800ae28:	691c      	ldr	r4, [r3, #16]
 800ae2a:	f044 0418 	orr.w	r4, r4, #24
 800ae2e:	611c      	str	r4, [r3, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800ae30:	691c      	ldr	r4, [r3, #16]
 800ae32:	f044 44c0 	orr.w	r4, r4, #1610612736	@ 0x60000000
 800ae36:	611c      	str	r4, [r3, #16]
  if (dma == 1U)
 800ae38:	d106      	bne.n	800ae48 <USB_EP0_OutStart+0x44>
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800ae3a:	615a      	str	r2, [r3, #20]
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800ae3c:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 800ae40:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800ae44:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
}
 800ae48:	2000      	movs	r0, #0
 800ae4a:	bd30      	pop	{r4, r5, pc}
 800ae4c:	4f54300a 	.word	0x4f54300a

0800ae50 <USBD_HID_DataIn>:
static uint8_t USBD_HID_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
  UNUSED(epnum);
  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId])->state = USBD_HID_IDLE;
 800ae50:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 800ae54:	33b0      	adds	r3, #176	@ 0xb0
 800ae56:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800ae5a:	2000      	movs	r0, #0
 800ae5c:	7318      	strb	r0, [r3, #12]

  return (uint8_t)USBD_OK;
}
 800ae5e:	4770      	bx	lr

0800ae60 <USBD_HID_GetDeviceQualifierDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetDeviceQualifierDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_HID_DeviceQualifierDesc);
 800ae60:	230a      	movs	r3, #10
 800ae62:	8003      	strh	r3, [r0, #0]

  return USBD_HID_DeviceQualifierDesc;
}
 800ae64:	4800      	ldr	r0, [pc, #0]	@ (800ae68 <USBD_HID_GetDeviceQualifierDesc+0x8>)
 800ae66:	4770      	bx	lr
 800ae68:	24000110 	.word	0x24000110

0800ae6c <USBD_HID_GetFSCfgDesc>:
{
 800ae6c:	b510      	push	{r4, lr}
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 800ae6e:	2181      	movs	r1, #129	@ 0x81
{
 800ae70:	4604      	mov	r4, r0
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 800ae72:	4805      	ldr	r0, [pc, #20]	@ (800ae88 <USBD_HID_GetFSCfgDesc+0x1c>)
 800ae74:	f000 fa5b 	bl	800b32e <USBD_GetEpDesc>
  if (pEpDesc != NULL)
 800ae78:	b108      	cbz	r0, 800ae7e <USBD_HID_GetFSCfgDesc+0x12>
    pEpDesc->bInterval = HID_FS_BINTERVAL;
 800ae7a:	230a      	movs	r3, #10
 800ae7c:	7183      	strb	r3, [r0, #6]
  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 800ae7e:	2322      	movs	r3, #34	@ 0x22
}
 800ae80:	4801      	ldr	r0, [pc, #4]	@ (800ae88 <USBD_HID_GetFSCfgDesc+0x1c>)
  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 800ae82:	8023      	strh	r3, [r4, #0]
}
 800ae84:	bd10      	pop	{r4, pc}
 800ae86:	bf00      	nop
 800ae88:	24000128 	.word	0x24000128

0800ae8c <USBD_HID_GetOtherSpeedCfgDesc>:
static uint8_t *USBD_HID_GetOtherSpeedCfgDesc(uint16_t *length)
 800ae8c:	f7ff bfee 	b.w	800ae6c <USBD_HID_GetFSCfgDesc>

0800ae90 <USBD_HID_GetHSCfgDesc>:
{
 800ae90:	b510      	push	{r4, lr}
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 800ae92:	2181      	movs	r1, #129	@ 0x81
{
 800ae94:	4604      	mov	r4, r0
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 800ae96:	4805      	ldr	r0, [pc, #20]	@ (800aeac <USBD_HID_GetHSCfgDesc+0x1c>)
 800ae98:	f000 fa49 	bl	800b32e <USBD_GetEpDesc>
  if (pEpDesc != NULL)
 800ae9c:	b108      	cbz	r0, 800aea2 <USBD_HID_GetHSCfgDesc+0x12>
    pEpDesc->bInterval = HID_HS_BINTERVAL;
 800ae9e:	2307      	movs	r3, #7
 800aea0:	7183      	strb	r3, [r0, #6]
  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 800aea2:	2322      	movs	r3, #34	@ 0x22
}
 800aea4:	4801      	ldr	r0, [pc, #4]	@ (800aeac <USBD_HID_GetHSCfgDesc+0x1c>)
  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 800aea6:	8023      	strh	r3, [r4, #0]
}
 800aea8:	bd10      	pop	{r4, pc}
 800aeaa:	bf00      	nop
 800aeac:	24000128 	.word	0x24000128

0800aeb0 <USBD_HID_Setup>:
  USBD_HID_HandleTypeDef *hhid = (USBD_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800aeb0:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
  uint16_t status_info = 0U;
 800aeb4:	2200      	movs	r2, #0
  USBD_HID_HandleTypeDef *hhid = (USBD_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800aeb6:	33b0      	adds	r3, #176	@ 0xb0
 800aeb8:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
{
 800aebc:	b513      	push	{r0, r1, r4, lr}
  uint16_t status_info = 0U;
 800aebe:	f8ad 2006 	strh.w	r2, [sp, #6]
  if (hhid == NULL)
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d04a      	beq.n	800af5c <USBD_HID_Setup+0xac>
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800aec6:	780a      	ldrb	r2, [r1, #0]
 800aec8:	f012 0260 	ands.w	r2, r2, #96	@ 0x60
 800aecc:	d01d      	beq.n	800af0a <USBD_HID_Setup+0x5a>
 800aece:	2a20      	cmp	r2, #32
 800aed0:	d142      	bne.n	800af58 <USBD_HID_Setup+0xa8>
      switch (req->bRequest)
 800aed2:	784a      	ldrb	r2, [r1, #1]
 800aed4:	3a02      	subs	r2, #2
 800aed6:	2a09      	cmp	r2, #9
 800aed8:	d83e      	bhi.n	800af58 <USBD_HID_Setup+0xa8>
 800aeda:	e8df f002 	tbb	[pc, r2]
 800aede:	0a13      	.short	0x0a13
 800aee0:	3d3d3d3d 	.word	0x3d3d3d3d
 800aee4:	050f3d3d 	.word	0x050f3d3d
          hhid->Protocol = (uint8_t)(req->wValue);
 800aee8:	788a      	ldrb	r2, [r1, #2]
 800aeea:	601a      	str	r2, [r3, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800aeec:	2000      	movs	r0, #0
}
 800aeee:	b002      	add	sp, #8
 800aef0:	bd10      	pop	{r4, pc}
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->Protocol, 1U);
 800aef2:	2201      	movs	r2, #1
 800aef4:	4619      	mov	r1, r3
          (void)USBD_CtlSendData(pdev, pbuf, len);
 800aef6:	f000 fcb4 	bl	800b862 <USBD_CtlSendData>
          break;
 800aefa:	e7f7      	b.n	800aeec <USBD_HID_Setup+0x3c>
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 800aefc:	884a      	ldrh	r2, [r1, #2]
 800aefe:	0a12      	lsrs	r2, r2, #8
 800af00:	605a      	str	r2, [r3, #4]
          break;
 800af02:	e7f3      	b.n	800aeec <USBD_HID_Setup+0x3c>
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->IdleState, 1U);
 800af04:	2201      	movs	r2, #1
 800af06:	1d19      	adds	r1, r3, #4
 800af08:	e7f5      	b.n	800aef6 <USBD_HID_Setup+0x46>
      switch (req->bRequest)
 800af0a:	784a      	ldrb	r2, [r1, #1]
 800af0c:	2a0b      	cmp	r2, #11
 800af0e:	d823      	bhi.n	800af58 <USBD_HID_Setup+0xa8>
 800af10:	a401      	add	r4, pc, #4	@ (adr r4, 800af18 <USBD_HID_Setup+0x68>)
 800af12:	f854 f022 	ldr.w	pc, [r4, r2, lsl #2]
 800af16:	bf00      	nop
 800af18:	0800af49 	.word	0x0800af49
 800af1c:	0800aeed 	.word	0x0800aeed
 800af20:	0800af59 	.word	0x0800af59
 800af24:	0800af59 	.word	0x0800af59
 800af28:	0800af59 	.word	0x0800af59
 800af2c:	0800af59 	.word	0x0800af59
 800af30:	0800af61 	.word	0x0800af61
 800af34:	0800af59 	.word	0x0800af59
 800af38:	0800af59 	.word	0x0800af59
 800af3c:	0800af59 	.word	0x0800af59
 800af40:	0800af85 	.word	0x0800af85
 800af44:	0800af95 	.word	0x0800af95
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800af48:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800af4c:	2b03      	cmp	r3, #3
 800af4e:	d103      	bne.n	800af58 <USBD_HID_Setup+0xa8>
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800af50:	2202      	movs	r2, #2
 800af52:	f10d 0106 	add.w	r1, sp, #6
 800af56:	e7ce      	b.n	800aef6 <USBD_HID_Setup+0x46>
            USBD_CtlError(pdev, req);
 800af58:	f000 fc5c 	bl	800b814 <USBD_CtlError>
    return (uint8_t)USBD_FAIL;
 800af5c:	2003      	movs	r0, #3
 800af5e:	e7c6      	b.n	800aeee <USBD_HID_Setup+0x3e>
          if ((req->wValue >> 8) == HID_REPORT_DESC)
 800af60:	884b      	ldrh	r3, [r1, #2]
 800af62:	0a1b      	lsrs	r3, r3, #8
 800af64:	2b22      	cmp	r3, #34	@ 0x22
 800af66:	d105      	bne.n	800af74 <USBD_HID_Setup+0xc4>
            len = MIN(HID_MOUSE_REPORT_DESC_SIZE, req->wLength);
 800af68:	88ca      	ldrh	r2, [r1, #6]
            pbuf = HID_MOUSE_ReportDesc;
 800af6a:	490e      	ldr	r1, [pc, #56]	@ (800afa4 <USBD_HID_Setup+0xf4>)
            len = MIN(HID_MOUSE_REPORT_DESC_SIZE, req->wLength);
 800af6c:	2a4a      	cmp	r2, #74	@ 0x4a
 800af6e:	bf28      	it	cs
 800af70:	224a      	movcs	r2, #74	@ 0x4a
            pbuf = HID_MOUSE_ReportDesc;
 800af72:	e7c0      	b.n	800aef6 <USBD_HID_Setup+0x46>
          else if ((req->wValue >> 8) == HID_DESCRIPTOR_TYPE)
 800af74:	2b21      	cmp	r3, #33	@ 0x21
 800af76:	d1ef      	bne.n	800af58 <USBD_HID_Setup+0xa8>
            len = MIN(USB_HID_DESC_SIZ, req->wLength);
 800af78:	88ca      	ldrh	r2, [r1, #6]
            pbuf = USBD_HID_Desc;
 800af7a:	490b      	ldr	r1, [pc, #44]	@ (800afa8 <USBD_HID_Setup+0xf8>)
            len = MIN(USB_HID_DESC_SIZ, req->wLength);
 800af7c:	2a09      	cmp	r2, #9
 800af7e:	bf28      	it	cs
 800af80:	2209      	movcs	r2, #9
 800af82:	e7b8      	b.n	800aef6 <USBD_HID_Setup+0x46>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800af84:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 800af88:	2a03      	cmp	r2, #3
 800af8a:	d1e5      	bne.n	800af58 <USBD_HID_Setup+0xa8>
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->AltSetting, 1U);
 800af8c:	2201      	movs	r2, #1
 800af8e:	f103 0108 	add.w	r1, r3, #8
 800af92:	e7b0      	b.n	800aef6 <USBD_HID_Setup+0x46>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800af94:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 800af98:	2a03      	cmp	r2, #3
 800af9a:	d1dd      	bne.n	800af58 <USBD_HID_Setup+0xa8>
            hhid->AltSetting = (uint8_t)(req->wValue);
 800af9c:	788a      	ldrb	r2, [r1, #2]
 800af9e:	609a      	str	r2, [r3, #8]
 800afa0:	e7a4      	b.n	800aeec <USBD_HID_Setup+0x3c>
 800afa2:	bf00      	nop
 800afa4:	240000c4 	.word	0x240000c4
 800afa8:	2400011c 	.word	0x2400011c

0800afac <USBD_HID_DeInit>:
{
 800afac:	b538      	push	{r3, r4, r5, lr}
 800afae:	4604      	mov	r4, r0
  (void)USBD_LL_CloseEP(pdev, HIDInEpAdd);
 800afb0:	2181      	movs	r1, #129	@ 0x81
 800afb2:	f000 fe3f 	bl	800bc34 <USBD_LL_CloseEP>
  pdev->ep_in[HIDInEpAdd & 0xFU].is_used = 0U;
 800afb6:	2500      	movs	r5, #0
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800afb8:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
  pdev->ep_in[HIDInEpAdd & 0xFU].is_used = 0U;
 800afbc:	63a5      	str	r5, [r4, #56]	@ 0x38
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800afbe:	33b0      	adds	r3, #176	@ 0xb0
 800afc0:	f854 0023 	ldr.w	r0, [r4, r3, lsl #2]
 800afc4:	b130      	cbz	r0, 800afd4 <USBD_HID_DeInit+0x28>
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800afc6:	f000 fe19 	bl	800bbfc <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800afca:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 800afce:	33b0      	adds	r3, #176	@ 0xb0
 800afd0:	f844 5023 	str.w	r5, [r4, r3, lsl #2]
}
 800afd4:	2000      	movs	r0, #0
 800afd6:	bd38      	pop	{r3, r4, r5, pc}

0800afd8 <USBD_HID_Init>:
{
 800afd8:	b538      	push	{r3, r4, r5, lr}
 800afda:	4604      	mov	r4, r0
  hhid = (USBD_HID_HandleTypeDef *)USBD_malloc(sizeof(USBD_HID_HandleTypeDef));
 800afdc:	2010      	movs	r0, #16
 800afde:	f000 fe09 	bl	800bbf4 <USBD_static_malloc>
  if (hhid == NULL)
 800afe2:	4605      	mov	r5, r0
 800afe4:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800afe8:	33b0      	adds	r3, #176	@ 0xb0
 800afea:	f844 0023 	str.w	r0, [r4, r3, lsl #2]
  if (hhid == NULL)
 800afee:	b908      	cbnz	r0, 800aff4 <USBD_HID_Init+0x1c>
    return (uint8_t)USBD_EMEM;
 800aff0:	2002      	movs	r0, #2
}
 800aff2:	bd38      	pop	{r3, r4, r5, pc}
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800aff4:	7c23      	ldrb	r3, [r4, #16]
  (void)USBD_LL_OpenEP(pdev, HIDInEpAdd, USBD_EP_TYPE_INTR, HID_EPIN_SIZE);
 800aff6:	2203      	movs	r2, #3
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800aff8:	f8c4 02bc 	str.w	r0, [r4, #700]	@ 0x2bc
  (void)USBD_LL_OpenEP(pdev, HIDInEpAdd, USBD_EP_TYPE_INTR, HID_EPIN_SIZE);
 800affc:	2181      	movs	r1, #129	@ 0x81
    pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = HID_HS_BINTERVAL;
 800affe:	2b00      	cmp	r3, #0
  (void)USBD_LL_OpenEP(pdev, HIDInEpAdd, USBD_EP_TYPE_INTR, HID_EPIN_SIZE);
 800b000:	4620      	mov	r0, r4
    pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = HID_HS_BINTERVAL;
 800b002:	bf14      	ite	ne
 800b004:	230a      	movne	r3, #10
 800b006:	2307      	moveq	r3, #7
 800b008:	8763      	strh	r3, [r4, #58]	@ 0x3a
  (void)USBD_LL_OpenEP(pdev, HIDInEpAdd, USBD_EP_TYPE_INTR, HID_EPIN_SIZE);
 800b00a:	2304      	movs	r3, #4
 800b00c:	f000 fe06 	bl	800bc1c <USBD_LL_OpenEP>
  pdev->ep_in[HIDInEpAdd & 0xFU].is_used = 1U;
 800b010:	2301      	movs	r3, #1
  hhid->state = USBD_HID_IDLE;
 800b012:	2000      	movs	r0, #0
  pdev->ep_in[HIDInEpAdd & 0xFU].is_used = 1U;
 800b014:	8723      	strh	r3, [r4, #56]	@ 0x38
  hhid->state = USBD_HID_IDLE;
 800b016:	7328      	strb	r0, [r5, #12]
  return (uint8_t)USBD_OK;
 800b018:	e7eb      	b.n	800aff2 <USBD_HID_Init+0x1a>

0800b01a <USBD_Init>:
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800b01a:	b178      	cbz	r0, 800b03c <USBD_Init+0x22>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800b01c:	2300      	movs	r3, #0
 800b01e:	f8c0 32b8 	str.w	r3, [r0, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800b022:	f8c0 32c4 	str.w	r3, [r0, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800b026:	f8c0 32d0 	str.w	r3, [r0, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800b02a:	b109      	cbz	r1, 800b030 <USBD_Init+0x16>
  {
    pdev->pDesc = pdesc;
 800b02c:	f8c0 12b4 	str.w	r1, [r0, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b030:	2301      	movs	r3, #1
  pdev->id = id;
 800b032:	7002      	strb	r2, [r0, #0]
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b034:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800b038:	f000 bd9c 	b.w	800bb74 <USBD_LL_Init>

  return ret;
}
 800b03c:	2003      	movs	r0, #3
 800b03e:	4770      	bx	lr

0800b040 <USBD_RegisterClass>:
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
  uint16_t len = 0U;
 800b040:	2300      	movs	r3, #0
{
 800b042:	b513      	push	{r0, r1, r4, lr}
 800b044:	4604      	mov	r4, r0
  uint16_t len = 0U;
 800b046:	f8ad 3006 	strh.w	r3, [sp, #6]

  if (pclass == NULL)
 800b04a:	b181      	cbz	r1, 800b06e <USBD_RegisterClass+0x2e>
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800b04c:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
  pdev->pClass[0] = pclass;
 800b04e:	f8c0 12b8 	str.w	r1, [r0, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800b052:	b123      	cbz	r3, 800b05e <USBD_RegisterClass+0x1e>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800b054:	f10d 0006 	add.w	r0, sp, #6
 800b058:	4798      	blx	r3
 800b05a:	f8c4 02d0 	str.w	r0, [r4, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800b05e:	f8d4 32d8 	ldr.w	r3, [r4, #728]	@ 0x2d8

  return USBD_OK;
 800b062:	2000      	movs	r0, #0
  pdev->NumClasses++;
 800b064:	3301      	adds	r3, #1
 800b066:	f8c4 32d8 	str.w	r3, [r4, #728]	@ 0x2d8
}
 800b06a:	b002      	add	sp, #8
 800b06c:	bd10      	pop	{r4, pc}
    return USBD_FAIL;
 800b06e:	2003      	movs	r0, #3
 800b070:	e7fb      	b.n	800b06a <USBD_RegisterClass+0x2a>

0800b072 <USBD_Start>:
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800b072:	f000 bdca 	b.w	800bc0a <USBD_LL_Start>

0800b076 <USBD_SetClassConfig>:
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800b076:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 800b07a:	b10b      	cbz	r3, 800b080 <USBD_SetClassConfig+0xa>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	4718      	bx	r3
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 800b080:	4618      	mov	r0, r3
 800b082:	4770      	bx	lr

0800b084 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b084:	b508      	push	{r3, lr}
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800b086:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 800b08a:	685b      	ldr	r3, [r3, #4]
 800b08c:	4798      	blx	r3
  {
    ret = USBD_FAIL;
 800b08e:	2800      	cmp	r0, #0
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 800b090:	bf18      	it	ne
 800b092:	2003      	movne	r0, #3
 800b094:	bd08      	pop	{r3, pc}

0800b096 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800b096:	b538      	push	{r3, r4, r5, lr}
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800b098:	f200 25aa 	addw	r5, r0, #682	@ 0x2aa
{
 800b09c:	4604      	mov	r4, r0
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800b09e:	4628      	mov	r0, r5
 800b0a0:	f000 fbad 	bl	800b7fe <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800b0a4:	2301      	movs	r3, #1

  pdev->ep0_data_len = pdev->request.wLength;

  switch (pdev->request.bmRequest & 0x1FU)
 800b0a6:	f894 12aa 	ldrb.w	r1, [r4, #682]	@ 0x2aa
  pdev->ep0_state = USBD_EP0_SETUP;
 800b0aa:	f8c4 3294 	str.w	r3, [r4, #660]	@ 0x294
  pdev->ep0_data_len = pdev->request.wLength;
 800b0ae:	f8b4 32b0 	ldrh.w	r3, [r4, #688]	@ 0x2b0
 800b0b2:	f8c4 3298 	str.w	r3, [r4, #664]	@ 0x298
  switch (pdev->request.bmRequest & 0x1FU)
 800b0b6:	f001 031f 	and.w	r3, r1, #31
 800b0ba:	2b01      	cmp	r3, #1
 800b0bc:	d008      	beq.n	800b0d0 <USBD_LL_SetupStage+0x3a>
 800b0be:	2b02      	cmp	r3, #2
 800b0c0:	d00c      	beq.n	800b0dc <USBD_LL_SetupStage+0x46>
 800b0c2:	b98b      	cbnz	r3, 800b0e8 <USBD_LL_SetupStage+0x52>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800b0c4:	4629      	mov	r1, r5
 800b0c6:	4620      	mov	r0, r4
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
      break;
  }

  return ret;
}
 800b0c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800b0cc:	f000 b94c 	b.w	800b368 <USBD_StdDevReq>
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800b0d0:	4629      	mov	r1, r5
 800b0d2:	4620      	mov	r0, r4
}
 800b0d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800b0d8:	f000 babe 	b.w	800b658 <USBD_StdItfReq>
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800b0dc:	4629      	mov	r1, r5
 800b0de:	4620      	mov	r0, r4
}
 800b0e0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800b0e4:	f000 bae7 	b.w	800b6b6 <USBD_StdEPReq>
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800b0e8:	4620      	mov	r0, r4
 800b0ea:	f001 0180 	and.w	r1, r1, #128	@ 0x80
}
 800b0ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800b0f2:	f000 bda8 	b.w	800bc46 <USBD_LL_StallEP>

0800b0f6 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800b0f6:	b570      	push	{r4, r5, r6, lr}
 800b0f8:	4604      	mov	r4, r0
 800b0fa:	4616      	mov	r6, r2
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
  uint8_t idx;

  if (epnum == 0U)
 800b0fc:	bb09      	cbnz	r1, 800b142 <USBD_LL_DataOutStage+0x4c>
  {
    pep = &pdev->ep_out[0];

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800b0fe:	f8d0 3294 	ldr.w	r3, [r0, #660]	@ 0x294
 800b102:	2b03      	cmp	r3, #3
 800b104:	d10c      	bne.n	800b120 <USBD_LL_DataOutStage+0x2a>
    {
      if (pep->rem_length > pep->maxpacket)
 800b106:	e9d0 3257 	ldrd	r3, r2, [r0, #348]	@ 0x15c
 800b10a:	4293      	cmp	r3, r2
 800b10c:	d90a      	bls.n	800b124 <USBD_LL_DataOutStage+0x2e>
      {
        pep->rem_length -= pep->maxpacket;
 800b10e:	1a9b      	subs	r3, r3, r2

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800b110:	4631      	mov	r1, r6
 800b112:	429a      	cmp	r2, r3
        pep->rem_length -= pep->maxpacket;
 800b114:	f8c0 315c 	str.w	r3, [r0, #348]	@ 0x15c
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800b118:	bf28      	it	cs
 800b11a:	461a      	movcs	r2, r3
 800b11c:	f000 fbb6 	bl	800b88c <USBD_CtlContinueRx>
      }
    }
  }

  return USBD_OK;
}
 800b120:	2000      	movs	r0, #0
 800b122:	bd70      	pop	{r4, r5, r6, pc}
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b124:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800b128:	2b03      	cmp	r3, #3
 800b12a:	d106      	bne.n	800b13a <USBD_LL_DataOutStage+0x44>
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800b12c:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 800b130:	691b      	ldr	r3, [r3, #16]
 800b132:	b113      	cbz	r3, 800b13a <USBD_LL_DataOutStage+0x44>
              pdev->classId = idx;
 800b134:	f8c0 12d4 	str.w	r1, [r0, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800b138:	4798      	blx	r3
        (void)USBD_CtlSendStatus(pdev);
 800b13a:	4620      	mov	r0, r4
 800b13c:	f000 fbae 	bl	800b89c <USBD_CtlSendStatus>
 800b140:	e7ee      	b.n	800b120 <USBD_LL_DataOutStage+0x2a>
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b142:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800b146:	2b03      	cmp	r3, #3
 800b148:	d1ea      	bne.n	800b120 <USBD_LL_DataOutStage+0x2a>
        if (pdev->pClass[idx]->DataOut != NULL)
 800b14a:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 800b14e:	699b      	ldr	r3, [r3, #24]
 800b150:	2b00      	cmp	r3, #0
 800b152:	d0e5      	beq.n	800b120 <USBD_LL_DataOutStage+0x2a>
          pdev->classId = idx;
 800b154:	2200      	movs	r2, #0
}
 800b156:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
          pdev->classId = idx;
 800b15a:	f8c0 22d4 	str.w	r2, [r0, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800b15e:	4718      	bx	r3

0800b160 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800b160:	b570      	push	{r4, r5, r6, lr}
 800b162:	4604      	mov	r4, r0
 800b164:	4616      	mov	r6, r2
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800b166:	460d      	mov	r5, r1
 800b168:	2900      	cmp	r1, #0
 800b16a:	d13d      	bne.n	800b1e8 <USBD_LL_DataInStage+0x88>
  {
    pep = &pdev->ep_in[0];

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800b16c:	f8d0 3294 	ldr.w	r3, [r0, #660]	@ 0x294
 800b170:	2b02      	cmp	r3, #2
 800b172:	d10e      	bne.n	800b192 <USBD_LL_DataInStage+0x32>
    {
      if (pep->rem_length > pep->maxpacket)
 800b174:	e9d0 3207 	ldrd	r3, r2, [r0, #28]
 800b178:	4293      	cmp	r3, r2
 800b17a:	d912      	bls.n	800b1a2 <USBD_LL_DataInStage+0x42>
      {
        pep->rem_length -= pep->maxpacket;
 800b17c:	1a9a      	subs	r2, r3, r2

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800b17e:	4631      	mov	r1, r6
        pep->rem_length -= pep->maxpacket;
 800b180:	61c2      	str	r2, [r0, #28]
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800b182:	f000 fb7b 	bl	800b87c <USBD_CtlContinueSendData>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
          pdev->ep0_data_len = 0U;

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b186:	462b      	mov	r3, r5
 800b188:	462a      	mov	r2, r5
 800b18a:	4629      	mov	r1, r5
 800b18c:	4620      	mov	r0, r4
 800b18e:	f000 fd7e 	bl	800bc8e <USBD_LL_PrepareReceive>
          (void)USBD_CtlReceiveStatus(pdev);
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800b192:	f894 32a0 	ldrb.w	r3, [r4, #672]	@ 0x2a0
 800b196:	b113      	cbz	r3, 800b19e <USBD_LL_DataInStage+0x3e>
    {
      (void)USBD_RunTestMode(pdev);
      pdev->dev_test_mode = 0U;
 800b198:	2300      	movs	r3, #0
 800b19a:	f884 32a0 	strb.w	r3, [r4, #672]	@ 0x2a0
      }
    }
  }

  return USBD_OK;
}
 800b19e:	2000      	movs	r0, #0
 800b1a0:	bd70      	pop	{r4, r5, r6, pc}
        if ((pep->maxpacket == pep->rem_length) &&
 800b1a2:	d10c      	bne.n	800b1be <USBD_LL_DataInStage+0x5e>
            (pep->total_length >= pep->maxpacket) &&
 800b1a4:	6982      	ldr	r2, [r0, #24]
        if ((pep->maxpacket == pep->rem_length) &&
 800b1a6:	4293      	cmp	r3, r2
 800b1a8:	d809      	bhi.n	800b1be <USBD_LL_DataInStage+0x5e>
            (pep->total_length >= pep->maxpacket) &&
 800b1aa:	f8d0 3298 	ldr.w	r3, [r0, #664]	@ 0x298
 800b1ae:	429a      	cmp	r2, r3
 800b1b0:	d205      	bcs.n	800b1be <USBD_LL_DataInStage+0x5e>
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800b1b2:	460a      	mov	r2, r1
 800b1b4:	f000 fb62 	bl	800b87c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800b1b8:	f8c4 5298 	str.w	r5, [r4, #664]	@ 0x298
 800b1bc:	e7e3      	b.n	800b186 <USBD_LL_DataInStage+0x26>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b1be:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 800b1c2:	2b03      	cmp	r3, #3
 800b1c4:	d108      	bne.n	800b1d8 <USBD_LL_DataInStage+0x78>
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800b1c6:	f8d4 32b8 	ldr.w	r3, [r4, #696]	@ 0x2b8
 800b1ca:	68db      	ldr	r3, [r3, #12]
 800b1cc:	b123      	cbz	r3, 800b1d8 <USBD_LL_DataInStage+0x78>
              pdev->classId = 0U;
 800b1ce:	2200      	movs	r2, #0
              pdev->pClass[0]->EP0_TxSent(pdev);
 800b1d0:	4620      	mov	r0, r4
              pdev->classId = 0U;
 800b1d2:	f8c4 22d4 	str.w	r2, [r4, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800b1d6:	4798      	blx	r3
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800b1d8:	2180      	movs	r1, #128	@ 0x80
 800b1da:	4620      	mov	r0, r4
 800b1dc:	f000 fd33 	bl	800bc46 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800b1e0:	4620      	mov	r0, r4
 800b1e2:	f000 fb66 	bl	800b8b2 <USBD_CtlReceiveStatus>
 800b1e6:	e7d4      	b.n	800b192 <USBD_LL_DataInStage+0x32>
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b1e8:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800b1ec:	2b03      	cmp	r3, #3
 800b1ee:	d1d6      	bne.n	800b19e <USBD_LL_DataInStage+0x3e>
        if (pdev->pClass[idx]->DataIn != NULL)
 800b1f0:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 800b1f4:	695b      	ldr	r3, [r3, #20]
 800b1f6:	2b00      	cmp	r3, #0
 800b1f8:	d0d1      	beq.n	800b19e <USBD_LL_DataInStage+0x3e>
          pdev->classId = idx;
 800b1fa:	2200      	movs	r2, #0
}
 800b1fc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
          pdev->classId = idx;
 800b200:	f8c0 22d4 	str.w	r2, [r0, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800b204:	4718      	bx	r3

0800b206 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800b206:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  USBD_StatusTypeDef ret = USBD_OK;

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b208:	2301      	movs	r3, #1
  pdev->ep0_state = USBD_EP0_IDLE;
 800b20a:	2100      	movs	r1, #0
{
 800b20c:	4604      	mov	r4, r0
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b20e:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800b212:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
  pdev->ep0_state = USBD_EP0_IDLE;
 800b216:	f8c0 1294 	str.w	r1, [r0, #660]	@ 0x294
  pdev->dev_config = 0U;
 800b21a:	6041      	str	r1, [r0, #4]
  pdev->dev_remote_wakeup = 0U;
 800b21c:	f8c0 12a4 	str.w	r1, [r0, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800b220:	f880 12a0 	strb.w	r1, [r0, #672]	@ 0x2a0
  if (pdev->pClass[0] != NULL)
 800b224:	b9b3      	cbnz	r3, 800b254 <USBD_LL_Reset+0x4e>
  USBD_StatusTypeDef ret = USBD_OK;
 800b226:	2600      	movs	r6, #0
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b228:	2200      	movs	r2, #0
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800b22a:	2540      	movs	r5, #64	@ 0x40
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800b22c:	2701      	movs	r7, #1
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b22e:	2340      	movs	r3, #64	@ 0x40
 800b230:	4611      	mov	r1, r2
 800b232:	4620      	mov	r0, r4
 800b234:	f000 fcf2 	bl	800bc1c <USBD_LL_OpenEP>

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b238:	462b      	mov	r3, r5
 800b23a:	2200      	movs	r2, #0
 800b23c:	2180      	movs	r1, #128	@ 0x80
 800b23e:	4620      	mov	r0, r4
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800b240:	f8a4 7164 	strh.w	r7, [r4, #356]	@ 0x164
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800b244:	f8c4 5160 	str.w	r5, [r4, #352]	@ 0x160
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b248:	f000 fce8 	bl	800bc1c <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;

  return ret;
}
 800b24c:	4630      	mov	r0, r6
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800b24e:	84a7      	strh	r7, [r4, #36]	@ 0x24
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800b250:	6225      	str	r5, [r4, #32]
}
 800b252:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (pdev->pClass[0]->DeInit != NULL)
 800b254:	685b      	ldr	r3, [r3, #4]
 800b256:	2b00      	cmp	r3, #0
 800b258:	d0e5      	beq.n	800b226 <USBD_LL_Reset+0x20>
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800b25a:	4798      	blx	r3
 800b25c:	2800      	cmp	r0, #0
 800b25e:	d0e2      	beq.n	800b226 <USBD_LL_Reset+0x20>
        ret = USBD_FAIL;
 800b260:	2603      	movs	r6, #3
 800b262:	e7e1      	b.n	800b228 <USBD_LL_Reset+0x22>

0800b264 <USBD_LL_SetSpeed>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 800b264:	7401      	strb	r1, [r0, #16]

  return USBD_OK;
}
 800b266:	2000      	movs	r0, #0
 800b268:	4770      	bx	lr

0800b26a <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800b26a:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800b26e:	2b04      	cmp	r3, #4
 800b270:	d004      	beq.n	800b27c <USBD_LL_Suspend+0x12>
  {
    pdev->dev_old_state = pdev->dev_state;
 800b272:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800b276:	b2db      	uxtb	r3, r3
 800b278:	f880 329d 	strb.w	r3, [r0, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800b27c:	2304      	movs	r3, #4
 800b27e:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c

  return USBD_OK;
}
 800b282:	2000      	movs	r0, #0
 800b284:	4770      	bx	lr

0800b286 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800b286:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800b28a:	2b04      	cmp	r3, #4
 800b28c:	d104      	bne.n	800b298 <USBD_LL_Resume+0x12>
  {
    pdev->dev_state = pdev->dev_old_state;
 800b28e:	f890 329d 	ldrb.w	r3, [r0, #669]	@ 0x29d
 800b292:	b2db      	uxtb	r3, r3
 800b294:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
  }

  return USBD_OK;
}
 800b298:	2000      	movs	r0, #0
 800b29a:	4770      	bx	lr

0800b29c <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800b29c:	b508      	push	{r3, lr}
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b29e:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 800b2a2:	2a03      	cmp	r2, #3
 800b2a4:	d105      	bne.n	800b2b2 <USBD_LL_SOF+0x16>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800b2a6:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 800b2aa:	b113      	cbz	r3, 800b2b2 <USBD_LL_SOF+0x16>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800b2ac:	69db      	ldr	r3, [r3, #28]
 800b2ae:	b103      	cbz	r3, 800b2b2 <USBD_LL_SOF+0x16>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800b2b0:	4798      	blx	r3
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
}
 800b2b2:	2000      	movs	r0, #0
 800b2b4:	bd08      	pop	{r3, pc}

0800b2b6 <USBD_LL_IsoINIncomplete>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
  if (pdev->pClass[pdev->classId] == NULL)
 800b2b6:	f8d0 22d4 	ldr.w	r2, [r0, #724]	@ 0x2d4
 800b2ba:	32ae      	adds	r2, #174	@ 0xae
 800b2bc:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
{
 800b2c0:	b508      	push	{r3, lr}
  if (pdev->pClass[pdev->classId] == NULL)
 800b2c2:	b14a      	cbz	r2, 800b2d8 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b2c4:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800b2c8:	2b03      	cmp	r3, #3
 800b2ca:	d101      	bne.n	800b2d0 <USBD_LL_IsoINIncomplete+0x1a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800b2cc:	6a13      	ldr	r3, [r2, #32]
 800b2ce:	b90b      	cbnz	r3, 800b2d4 <USBD_LL_IsoINIncomplete+0x1e>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 800b2d0:	2000      	movs	r0, #0
}
 800b2d2:	bd08      	pop	{r3, pc}
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800b2d4:	4798      	blx	r3
 800b2d6:	e7fb      	b.n	800b2d0 <USBD_LL_IsoINIncomplete+0x1a>
    return USBD_FAIL;
 800b2d8:	2003      	movs	r0, #3
 800b2da:	e7fa      	b.n	800b2d2 <USBD_LL_IsoINIncomplete+0x1c>

0800b2dc <USBD_LL_IsoOUTIncomplete>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
  if (pdev->pClass[pdev->classId] == NULL)
 800b2dc:	f8d0 22d4 	ldr.w	r2, [r0, #724]	@ 0x2d4
 800b2e0:	32ae      	adds	r2, #174	@ 0xae
 800b2e2:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
{
 800b2e6:	b508      	push	{r3, lr}
  if (pdev->pClass[pdev->classId] == NULL)
 800b2e8:	b14a      	cbz	r2, 800b2fe <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b2ea:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800b2ee:	2b03      	cmp	r3, #3
 800b2f0:	d101      	bne.n	800b2f6 <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800b2f2:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 800b2f4:	b90b      	cbnz	r3, 800b2fa <USBD_LL_IsoOUTIncomplete+0x1e>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 800b2f6:	2000      	movs	r0, #0
}
 800b2f8:	bd08      	pop	{r3, pc}
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800b2fa:	4798      	blx	r3
 800b2fc:	e7fb      	b.n	800b2f6 <USBD_LL_IsoOUTIncomplete+0x1a>
    return USBD_FAIL;
 800b2fe:	2003      	movs	r0, #3
 800b300:	e7fa      	b.n	800b2f8 <USBD_LL_IsoOUTIncomplete+0x1c>

0800b302 <USBD_LL_DevConnected>:
  * @brief  USBD_LL_DevConnected
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
 800b302:	2000      	movs	r0, #0
 800b304:	4770      	bx	lr

0800b306 <USBD_LL_DevDisconnected>:
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
  USBD_StatusTypeDef   ret = USBD_OK;

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b306:	2201      	movs	r2, #1
{
 800b308:	b508      	push	{r3, lr}
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b30a:	f880 229c 	strb.w	r2, [r0, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800b30e:	f8d0 22b8 	ldr.w	r2, [r0, #696]	@ 0x2b8
 800b312:	b90a      	cbnz	r2, 800b318 <USBD_LL_DevDisconnected+0x12>
  USBD_StatusTypeDef   ret = USBD_OK;
 800b314:	2000      	movs	r0, #0
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 800b316:	bd08      	pop	{r3, pc}
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800b318:	6852      	ldr	r2, [r2, #4]
 800b31a:	7901      	ldrb	r1, [r0, #4]
 800b31c:	4790      	blx	r2
 800b31e:	2800      	cmp	r0, #0
 800b320:	d0f8      	beq.n	800b314 <USBD_LL_DevDisconnected+0xe>
      ret = USBD_FAIL;
 800b322:	2003      	movs	r0, #3
 800b324:	e7f7      	b.n	800b316 <USBD_LL_DevDisconnected+0x10>

0800b326 <USBD_CoreFindIF>:
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
#endif /* USE_USBD_COMPOSITE */
}
 800b326:	2000      	movs	r0, #0
 800b328:	4770      	bx	lr

0800b32a <USBD_CoreFindEP>:
  *         return the class index relative to the selected endpoint
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
 800b32a:	2000      	movs	r0, #0
 800b32c:	4770      	bx	lr

0800b32e <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800b32e:	b510      	push	{r4, lr}
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
  USBD_EpDescTypeDef *pEpDesc = NULL;
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800b330:	8842      	ldrh	r2, [r0, #2]
 800b332:	7803      	ldrb	r3, [r0, #0]
 800b334:	429a      	cmp	r2, r3
 800b336:	d801      	bhi.n	800b33c <USBD_GetEpDesc+0xe>
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800b338:	2000      	movs	r0, #0
      }
    }
  }

  return (void *)pEpDesc;
}
 800b33a:	bd10      	pop	{r4, pc}
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;

  *ptr += pnext->bLength;
 800b33c:	7804      	ldrb	r4, [r0, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800b33e:	4420      	add	r0, r4
  *ptr += pnext->bLength;
 800b340:	4423      	add	r3, r4
      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800b342:	7844      	ldrb	r4, [r0, #1]
  *ptr += pnext->bLength;
 800b344:	b29b      	uxth	r3, r3
      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800b346:	2c05      	cmp	r4, #5
 800b348:	d1f4      	bne.n	800b334 <USBD_GetEpDesc+0x6>
        if (pEpDesc->bEndpointAddress == EpAddr)
 800b34a:	7884      	ldrb	r4, [r0, #2]
 800b34c:	428c      	cmp	r4, r1
 800b34e:	d1f1      	bne.n	800b334 <USBD_GetEpDesc+0x6>
 800b350:	e7f3      	b.n	800b33a <USBD_GetEpDesc+0xc>

0800b352 <USBD_CtlError.constprop.0>:
  *         Handle USB low level Error
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
 800b352:	b510      	push	{r4, lr}
 800b354:	4604      	mov	r4, r0
{
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b356:	2180      	movs	r1, #128	@ 0x80
 800b358:	f000 fc75 	bl	800bc46 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b35c:	2100      	movs	r1, #0
 800b35e:	4620      	mov	r0, r4
}
 800b360:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  (void)USBD_LL_StallEP(pdev, 0U);
 800b364:	f000 bc6f 	b.w	800bc46 <USBD_LL_StallEP>

0800b368 <USBD_StdDevReq>:
{
 800b368:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b36a:	780b      	ldrb	r3, [r1, #0]
 800b36c:	4604      	mov	r4, r0
 800b36e:	460d      	mov	r5, r1
 800b370:	f003 0360 	and.w	r3, r3, #96	@ 0x60
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b374:	2b20      	cmp	r3, #32
 800b376:	d009      	beq.n	800b38c <USBD_StdDevReq+0x24>
 800b378:	2b40      	cmp	r3, #64	@ 0x40
 800b37a:	d007      	beq.n	800b38c <USBD_StdDevReq+0x24>
 800b37c:	b193      	cbz	r3, 800b3a4 <USBD_StdDevReq+0x3c>
      USBD_CtlError(pdev, req);
 800b37e:	4620      	mov	r0, r4
 800b380:	f7ff ffe7 	bl	800b352 <USBD_CtlError.constprop.0>
  USBD_StatusTypeDef ret = USBD_OK;
 800b384:	2500      	movs	r5, #0
}
 800b386:	4628      	mov	r0, r5
 800b388:	b002      	add	sp, #8
 800b38a:	bd70      	pop	{r4, r5, r6, pc}
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800b38c:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 800b390:	4629      	mov	r1, r5
 800b392:	4620      	mov	r0, r4
 800b394:	33ae      	adds	r3, #174	@ 0xae
 800b396:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 800b39a:	689b      	ldr	r3, [r3, #8]
}
 800b39c:	b002      	add	sp, #8
 800b39e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800b3a2:	4718      	bx	r3
      switch (req->bRequest)
 800b3a4:	784b      	ldrb	r3, [r1, #1]
 800b3a6:	2b09      	cmp	r3, #9
 800b3a8:	d8e9      	bhi.n	800b37e <USBD_StdDevReq+0x16>
 800b3aa:	a201      	add	r2, pc, #4	@ (adr r2, 800b3b0 <USBD_StdDevReq+0x48>)
 800b3ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b3b0:	0800b5f9 	.word	0x0800b5f9
 800b3b4:	0800b63d 	.word	0x0800b63d
 800b3b8:	0800b37f 	.word	0x0800b37f
 800b3bc:	0800b621 	.word	0x0800b621
 800b3c0:	0800b37f 	.word	0x0800b37f
 800b3c4:	0800b4f3 	.word	0x0800b4f3
 800b3c8:	0800b3d9 	.word	0x0800b3d9
 800b3cc:	0800b37f 	.word	0x0800b37f
 800b3d0:	0800b5cd 	.word	0x0800b5cd
 800b3d4:	0800b535 	.word	0x0800b535
  uint16_t len = 0U;
 800b3d8:	2300      	movs	r3, #0
 800b3da:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->wValue >> 8)
 800b3de:	884b      	ldrh	r3, [r1, #2]
 800b3e0:	0a1a      	lsrs	r2, r3, #8
 800b3e2:	3a01      	subs	r2, #1
 800b3e4:	2a0e      	cmp	r2, #14
 800b3e6:	d8ca      	bhi.n	800b37e <USBD_StdDevReq+0x16>
 800b3e8:	a101      	add	r1, pc, #4	@ (adr r1, 800b3f0 <USBD_StdDevReq+0x88>)
 800b3ea:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800b3ee:	bf00      	nop
 800b3f0:	0800b437 	.word	0x0800b437
 800b3f4:	0800b469 	.word	0x0800b469
 800b3f8:	0800b483 	.word	0x0800b483
 800b3fc:	0800b37f 	.word	0x0800b37f
 800b400:	0800b37f 	.word	0x0800b37f
 800b404:	0800b4c5 	.word	0x0800b4c5
 800b408:	0800b4db 	.word	0x0800b4db
 800b40c:	0800b37f 	.word	0x0800b37f
 800b410:	0800b37f 	.word	0x0800b37f
 800b414:	0800b37f 	.word	0x0800b37f
 800b418:	0800b37f 	.word	0x0800b37f
 800b41c:	0800b37f 	.word	0x0800b37f
 800b420:	0800b37f 	.word	0x0800b37f
 800b424:	0800b37f 	.word	0x0800b37f
 800b428:	0800b42d 	.word	0x0800b42d
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800b42c:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800b430:	69db      	ldr	r3, [r3, #28]
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800b432:	b91b      	cbnz	r3, 800b43c <USBD_StdDevReq+0xd4>
 800b434:	e7a3      	b.n	800b37e <USBD_StdDevReq+0x16>
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800b436:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	f10d 0106 	add.w	r1, sp, #6
 800b440:	7c20      	ldrb	r0, [r4, #16]
 800b442:	4798      	blx	r3
  if (req->wLength != 0U)
 800b444:	88ea      	ldrh	r2, [r5, #6]
 800b446:	2a00      	cmp	r2, #0
 800b448:	f000 80a3 	beq.w	800b592 <USBD_StdDevReq+0x22a>
    if (len != 0U)
 800b44c:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800b450:	2b00      	cmp	r3, #0
 800b452:	d094      	beq.n	800b37e <USBD_StdDevReq+0x16>
      len = MIN(len, req->wLength);
 800b454:	429a      	cmp	r2, r3
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800b456:	4601      	mov	r1, r0
      len = MIN(len, req->wLength);
 800b458:	bf28      	it	cs
 800b45a:	461a      	movcs	r2, r3
 800b45c:	f8ad 2006 	strh.w	r2, [sp, #6]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800b460:	4620      	mov	r0, r4
 800b462:	f000 f9fe 	bl	800b862 <USBD_CtlSendData>
      break;
 800b466:	e78d      	b.n	800b384 <USBD_StdDevReq+0x1c>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b468:	7c02      	ldrb	r2, [r0, #16]
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800b46a:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b46e:	b932      	cbnz	r2, 800b47e <USBD_StdDevReq+0x116>
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800b470:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800b472:	f10d 0006 	add.w	r0, sp, #6
 800b476:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b478:	2302      	movs	r3, #2
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b47a:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 800b47c:	e7e2      	b.n	800b444 <USBD_StdDevReq+0xdc>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800b47e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b480:	e7f7      	b.n	800b472 <USBD_StdDevReq+0x10a>
      switch ((uint8_t)(req->wValue))
 800b482:	b2db      	uxtb	r3, r3
 800b484:	2b05      	cmp	r3, #5
 800b486:	f63f af7a 	bhi.w	800b37e <USBD_StdDevReq+0x16>
 800b48a:	e8df f003 	tbb	[pc, r3]
 800b48e:	0703      	.short	0x0703
 800b490:	17130f0b 	.word	0x17130f0b
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800b494:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800b498:	685b      	ldr	r3, [r3, #4]
 800b49a:	e7ca      	b.n	800b432 <USBD_StdDevReq+0xca>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800b49c:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800b4a0:	689b      	ldr	r3, [r3, #8]
 800b4a2:	e7c6      	b.n	800b432 <USBD_StdDevReq+0xca>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800b4a4:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800b4a8:	68db      	ldr	r3, [r3, #12]
 800b4aa:	e7c2      	b.n	800b432 <USBD_StdDevReq+0xca>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800b4ac:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800b4b0:	691b      	ldr	r3, [r3, #16]
 800b4b2:	e7be      	b.n	800b432 <USBD_StdDevReq+0xca>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800b4b4:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800b4b8:	695b      	ldr	r3, [r3, #20]
 800b4ba:	e7ba      	b.n	800b432 <USBD_StdDevReq+0xca>
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800b4bc:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800b4c0:	699b      	ldr	r3, [r3, #24]
 800b4c2:	e7b6      	b.n	800b432 <USBD_StdDevReq+0xca>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b4c4:	7c03      	ldrb	r3, [r0, #16]
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	f47f af59 	bne.w	800b37e <USBD_StdDevReq+0x16>
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800b4cc:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 800b4d0:	f10d 0006 	add.w	r0, sp, #6
 800b4d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b4d6:	4798      	blx	r3
  if (err != 0U)
 800b4d8:	e7b4      	b.n	800b444 <USBD_StdDevReq+0xdc>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b4da:	7c03      	ldrb	r3, [r0, #16]
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	f47f af4e 	bne.w	800b37e <USBD_StdDevReq+0x16>
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800b4e2:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 800b4e6:	f10d 0006 	add.w	r0, sp, #6
 800b4ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b4ec:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b4ee:	2307      	movs	r3, #7
 800b4f0:	e7c3      	b.n	800b47a <USBD_StdDevReq+0x112>
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b4f2:	888b      	ldrh	r3, [r1, #4]
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	f47f af42 	bne.w	800b37e <USBD_StdDevReq+0x16>
 800b4fa:	88cb      	ldrh	r3, [r1, #6]
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	f47f af3e 	bne.w	800b37e <USBD_StdDevReq+0x16>
 800b502:	884d      	ldrh	r5, [r1, #2]
 800b504:	2d7f      	cmp	r5, #127	@ 0x7f
 800b506:	f63f af3a 	bhi.w	800b37e <USBD_StdDevReq+0x16>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b50a:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800b50e:	2b03      	cmp	r3, #3
 800b510:	f43f af35 	beq.w	800b37e <USBD_StdDevReq+0x16>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b514:	b2ed      	uxtb	r5, r5
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b516:	4629      	mov	r1, r5
      pdev->dev_address = dev_addr;
 800b518:	f880 529e 	strb.w	r5, [r0, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b51c:	f000 fba5 	bl	800bc6a <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800b520:	4620      	mov	r0, r4
 800b522:	f000 f9bb 	bl	800b89c <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 800b526:	b11d      	cbz	r5, 800b530 <USBD_StdDevReq+0x1c8>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b528:	2302      	movs	r3, #2
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b52a:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 800b52e:	e729      	b.n	800b384 <USBD_StdDevReq+0x1c>
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b530:	2301      	movs	r3, #1
 800b532:	e7fa      	b.n	800b52a <USBD_StdDevReq+0x1c2>
  cfgidx = (uint8_t)(req->wValue);
 800b534:	7889      	ldrb	r1, [r1, #2]
 800b536:	4d47      	ldr	r5, [pc, #284]	@ (800b654 <USBD_StdDevReq+0x2ec>)
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b538:	2901      	cmp	r1, #1
  cfgidx = (uint8_t)(req->wValue);
 800b53a:	7029      	strb	r1, [r5, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b53c:	d903      	bls.n	800b546 <USBD_StdDevReq+0x1de>
    USBD_CtlError(pdev, req);
 800b53e:	f7ff ff08 	bl	800b352 <USBD_CtlError.constprop.0>
    return USBD_FAIL;
 800b542:	2503      	movs	r5, #3
 800b544:	e71f      	b.n	800b386 <USBD_StdDevReq+0x1e>
  switch (pdev->dev_state)
 800b546:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800b54a:	2b02      	cmp	r3, #2
 800b54c:	b2de      	uxtb	r6, r3
 800b54e:	d008      	beq.n	800b562 <USBD_StdDevReq+0x1fa>
 800b550:	2e03      	cmp	r6, #3
 800b552:	d017      	beq.n	800b584 <USBD_StdDevReq+0x21c>
      USBD_CtlError(pdev, req);
 800b554:	f7ff fefd 	bl	800b352 <USBD_CtlError.constprop.0>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b558:	7829      	ldrb	r1, [r5, #0]
 800b55a:	4620      	mov	r0, r4
 800b55c:	f7ff fd92 	bl	800b084 <USBD_ClrClassConfig>
      break;
 800b560:	e7ef      	b.n	800b542 <USBD_StdDevReq+0x1da>
      if (cfgidx != 0U)
 800b562:	b1b1      	cbz	r1, 800b592 <USBD_StdDevReq+0x22a>
        pdev->dev_config = cfgidx;
 800b564:	2101      	movs	r1, #1
 800b566:	6041      	str	r1, [r0, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b568:	f7ff fd85 	bl	800b076 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 800b56c:	4605      	mov	r5, r0
          USBD_CtlError(pdev, req);
 800b56e:	4620      	mov	r0, r4
        if (ret != USBD_OK)
 800b570:	b125      	cbz	r5, 800b57c <USBD_StdDevReq+0x214>
          USBD_CtlError(pdev, req);
 800b572:	f7ff feee 	bl	800b352 <USBD_CtlError.constprop.0>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b576:	f884 629c 	strb.w	r6, [r4, #668]	@ 0x29c
 800b57a:	e704      	b.n	800b386 <USBD_StdDevReq+0x1e>
          (void)USBD_CtlSendStatus(pdev);
 800b57c:	f000 f98e 	bl	800b89c <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b580:	2303      	movs	r3, #3
 800b582:	e7d2      	b.n	800b52a <USBD_StdDevReq+0x1c2>
      if (cfgidx == 0U)
 800b584:	b949      	cbnz	r1, 800b59a <USBD_StdDevReq+0x232>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b586:	2302      	movs	r3, #2
        pdev->dev_config = cfgidx;
 800b588:	6041      	str	r1, [r0, #4]
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b58a:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b58e:	f7ff fd79 	bl	800b084 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800b592:	4620      	mov	r0, r4
 800b594:	f000 f982 	bl	800b89c <USBD_CtlSendStatus>
 800b598:	e6f4      	b.n	800b384 <USBD_StdDevReq+0x1c>
      else if (cfgidx != pdev->dev_config)
 800b59a:	6841      	ldr	r1, [r0, #4]
 800b59c:	2901      	cmp	r1, #1
 800b59e:	d0f8      	beq.n	800b592 <USBD_StdDevReq+0x22a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b5a0:	b2c9      	uxtb	r1, r1
 800b5a2:	f7ff fd6f 	bl	800b084 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800b5a6:	7829      	ldrb	r1, [r5, #0]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b5a8:	4620      	mov	r0, r4
        pdev->dev_config = cfgidx;
 800b5aa:	6061      	str	r1, [r4, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b5ac:	f7ff fd63 	bl	800b076 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 800b5b0:	4605      	mov	r5, r0
 800b5b2:	2800      	cmp	r0, #0
 800b5b4:	d0ed      	beq.n	800b592 <USBD_StdDevReq+0x22a>
          USBD_CtlError(pdev, req);
 800b5b6:	4620      	mov	r0, r4
 800b5b8:	f7ff fecb 	bl	800b352 <USBD_CtlError.constprop.0>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b5bc:	7921      	ldrb	r1, [r4, #4]
 800b5be:	4620      	mov	r0, r4
 800b5c0:	f7ff fd60 	bl	800b084 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b5c4:	2302      	movs	r3, #2
 800b5c6:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 800b5ca:	e6dc      	b.n	800b386 <USBD_StdDevReq+0x1e>
  if (req->wLength != 1U)
 800b5cc:	88ca      	ldrh	r2, [r1, #6]
 800b5ce:	2a01      	cmp	r2, #1
 800b5d0:	f47f aed5 	bne.w	800b37e <USBD_StdDevReq+0x16>
    switch (pdev->dev_state)
 800b5d4:	f890 129c 	ldrb.w	r1, [r0, #668]	@ 0x29c
 800b5d8:	2902      	cmp	r1, #2
 800b5da:	b2cb      	uxtb	r3, r1
 800b5dc:	d807      	bhi.n	800b5ee <USBD_StdDevReq+0x286>
 800b5de:	2b00      	cmp	r3, #0
 800b5e0:	f43f aecd 	beq.w	800b37e <USBD_StdDevReq+0x16>
        pdev->dev_default_config = 0U;
 800b5e4:	4601      	mov	r1, r0
 800b5e6:	2300      	movs	r3, #0
 800b5e8:	f841 3f08 	str.w	r3, [r1, #8]!
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800b5ec:	e738      	b.n	800b460 <USBD_StdDevReq+0xf8>
    switch (pdev->dev_state)
 800b5ee:	2b03      	cmp	r3, #3
 800b5f0:	f47f aec5 	bne.w	800b37e <USBD_StdDevReq+0x16>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800b5f4:	1d01      	adds	r1, r0, #4
 800b5f6:	e733      	b.n	800b460 <USBD_StdDevReq+0xf8>
  switch (pdev->dev_state)
 800b5f8:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800b5fc:	3b01      	subs	r3, #1
 800b5fe:	2b02      	cmp	r3, #2
 800b600:	f63f aebd 	bhi.w	800b37e <USBD_StdDevReq+0x16>
      if (req->wLength != 0x2U)
 800b604:	88ca      	ldrh	r2, [r1, #6]
 800b606:	2a02      	cmp	r2, #2
 800b608:	f47f aeb9 	bne.w	800b37e <USBD_StdDevReq+0x16>
      if (pdev->dev_remote_wakeup != 0U)
 800b60c:	f8d0 32a4 	ldr.w	r3, [r0, #676]	@ 0x2a4
 800b610:	4601      	mov	r1, r0
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b612:	2b00      	cmp	r3, #0
 800b614:	bf0c      	ite	eq
 800b616:	2301      	moveq	r3, #1
 800b618:	2303      	movne	r3, #3
 800b61a:	f841 3f0c 	str.w	r3, [r1, #12]!
 800b61e:	e71f      	b.n	800b460 <USBD_StdDevReq+0xf8>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b620:	884b      	ldrh	r3, [r1, #2]
 800b622:	2b01      	cmp	r3, #1
 800b624:	d102      	bne.n	800b62c <USBD_StdDevReq+0x2c4>
        pdev->dev_remote_wakeup = 0U;
 800b626:	f8c4 32a4 	str.w	r3, [r4, #676]	@ 0x2a4
 800b62a:	e7b2      	b.n	800b592 <USBD_StdDevReq+0x22a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800b62c:	2b02      	cmp	r3, #2
 800b62e:	f47f aea6 	bne.w	800b37e <USBD_StdDevReq+0x16>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800b632:	888b      	ldrh	r3, [r1, #4]
 800b634:	0a1b      	lsrs	r3, r3, #8
 800b636:	f880 32a0 	strb.w	r3, [r0, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800b63a:	e7aa      	b.n	800b592 <USBD_StdDevReq+0x22a>
  switch (pdev->dev_state)
 800b63c:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800b640:	3b01      	subs	r3, #1
 800b642:	2b02      	cmp	r3, #2
 800b644:	f63f ae9b 	bhi.w	800b37e <USBD_StdDevReq+0x16>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b648:	884b      	ldrh	r3, [r1, #2]
 800b64a:	2b01      	cmp	r3, #1
 800b64c:	f47f ae9a 	bne.w	800b384 <USBD_StdDevReq+0x1c>
        pdev->dev_remote_wakeup = 0U;
 800b650:	2300      	movs	r3, #0
 800b652:	e7e8      	b.n	800b626 <USBD_StdDevReq+0x2be>
 800b654:	24005b7c 	.word	0x24005b7c

0800b658 <USBD_StdItfReq>:
{
 800b658:	b570      	push	{r4, r5, r6, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b65a:	780b      	ldrb	r3, [r1, #0]
{
 800b65c:	4604      	mov	r4, r0
 800b65e:	460e      	mov	r6, r1
 800b660:	f003 0260 	and.w	r2, r3, #96	@ 0x60
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b664:	065b      	lsls	r3, r3, #25
 800b666:	d501      	bpl.n	800b66c <USBD_StdItfReq+0x14>
 800b668:	2a40      	cmp	r2, #64	@ 0x40
 800b66a:	d11f      	bne.n	800b6ac <USBD_StdItfReq+0x54>
      switch (pdev->dev_state)
 800b66c:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 800b670:	3b01      	subs	r3, #1
 800b672:	2b02      	cmp	r3, #2
 800b674:	d81a      	bhi.n	800b6ac <USBD_StdItfReq+0x54>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800b676:	7931      	ldrb	r1, [r6, #4]
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800b678:	4620      	mov	r0, r4
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800b67a:	2901      	cmp	r1, #1
 800b67c:	d817      	bhi.n	800b6ae <USBD_StdItfReq+0x56>
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800b67e:	f7ff fe52 	bl	800b326 <USBD_CoreFindIF>
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b682:	b988      	cbnz	r0, 800b6a8 <USBD_StdItfReq+0x50>
              if (pdev->pClass[idx]->Setup != NULL)
 800b684:	f8d4 32b8 	ldr.w	r3, [r4, #696]	@ 0x2b8
 800b688:	689b      	ldr	r3, [r3, #8]
 800b68a:	b16b      	cbz	r3, 800b6a8 <USBD_StdItfReq+0x50>
                pdev->classId = idx;
 800b68c:	f8c4 02d4 	str.w	r0, [r4, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b690:	4631      	mov	r1, r6
 800b692:	4620      	mov	r0, r4
 800b694:	4798      	blx	r3
 800b696:	4605      	mov	r5, r0
            if ((req->wLength == 0U) && (ret == USBD_OK))
 800b698:	88f3      	ldrh	r3, [r6, #6]
 800b69a:	b91b      	cbnz	r3, 800b6a4 <USBD_StdItfReq+0x4c>
 800b69c:	b915      	cbnz	r5, 800b6a4 <USBD_StdItfReq+0x4c>
              (void)USBD_CtlSendStatus(pdev);
 800b69e:	4620      	mov	r0, r4
 800b6a0:	f000 f8fc 	bl	800b89c <USBD_CtlSendStatus>
}
 800b6a4:	4628      	mov	r0, r5
 800b6a6:	bd70      	pop	{r4, r5, r6, pc}
                ret = USBD_FAIL;
 800b6a8:	2503      	movs	r5, #3
 800b6aa:	e7f5      	b.n	800b698 <USBD_StdItfReq+0x40>
          USBD_CtlError(pdev, req);
 800b6ac:	4620      	mov	r0, r4
  USBD_StatusTypeDef ret = USBD_OK;
 800b6ae:	2500      	movs	r5, #0
            USBD_CtlError(pdev, req);
 800b6b0:	f7ff fe4f 	bl	800b352 <USBD_CtlError.constprop.0>
 800b6b4:	e7f6      	b.n	800b6a4 <USBD_StdItfReq+0x4c>

0800b6b6 <USBD_StdEPReq>:
{
 800b6b6:	b570      	push	{r4, r5, r6, lr}
 800b6b8:	780b      	ldrb	r3, [r1, #0]
 800b6ba:	4604      	mov	r4, r0
 800b6bc:	460e      	mov	r6, r1
  ep_addr = LOBYTE(req->wIndex);
 800b6be:	888a      	ldrh	r2, [r1, #4]
 800b6c0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b6c4:	790d      	ldrb	r5, [r1, #4]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b6c6:	2b20      	cmp	r3, #32
 800b6c8:	d059      	beq.n	800b77e <USBD_StdEPReq+0xc8>
 800b6ca:	2b40      	cmp	r3, #64	@ 0x40
 800b6cc:	d057      	beq.n	800b77e <USBD_StdEPReq+0xc8>
 800b6ce:	b11b      	cbz	r3, 800b6d8 <USBD_StdEPReq+0x22>
              USBD_CtlError(pdev, req);
 800b6d0:	4620      	mov	r0, r4
 800b6d2:	f7ff fe3e 	bl	800b352 <USBD_CtlError.constprop.0>
              break;
 800b6d6:	e03e      	b.n	800b756 <USBD_StdEPReq+0xa0>
      switch (req->bRequest)
 800b6d8:	784b      	ldrb	r3, [r1, #1]
 800b6da:	2b01      	cmp	r3, #1
 800b6dc:	d03d      	beq.n	800b75a <USBD_StdEPReq+0xa4>
 800b6de:	2b03      	cmp	r3, #3
 800b6e0:	d026      	beq.n	800b730 <USBD_StdEPReq+0x7a>
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	d1f4      	bne.n	800b6d0 <USBD_StdEPReq+0x1a>
          switch (pdev->dev_state)
 800b6e6:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800b6ea:	2b02      	cmp	r3, #2
 800b6ec:	b2d9      	uxtb	r1, r3
 800b6ee:	d062      	beq.n	800b7b6 <USBD_StdEPReq+0x100>
 800b6f0:	2903      	cmp	r1, #3
 800b6f2:	d1ed      	bne.n	800b6d0 <USBD_StdEPReq+0x1a>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b6f4:	f005 030f 	and.w	r3, r5, #15
              if ((ep_addr & 0x80U) == 0x80U)
 800b6f8:	f012 0f80 	tst.w	r2, #128	@ 0x80
 800b6fc:	f04f 0214 	mov.w	r2, #20
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b700:	fb02 0303 	mla	r3, r2, r3, r0
              if ((ep_addr & 0x80U) == 0x80U)
 800b704:	d068      	beq.n	800b7d8 <USBD_StdEPReq+0x122>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b706:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800b708:	2b00      	cmp	r3, #0
 800b70a:	d0e1      	beq.n	800b6d0 <USBD_StdEPReq+0x1a>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b70c:	f005 067f 	and.w	r6, r5, #127	@ 0x7f
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b710:	2d80      	cmp	r5, #128	@ 0x80
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b712:	f106 0601 	add.w	r6, r6, #1
 800b716:	eb06 0686 	add.w	r6, r6, r6, lsl #2
 800b71a:	eb00 0686 	add.w	r6, r0, r6, lsl #2
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b71e:	d067      	beq.n	800b7f0 <USBD_StdEPReq+0x13a>
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800b720:	4629      	mov	r1, r5
 800b722:	4620      	mov	r0, r4
 800b724:	f000 fa54 	bl	800bbd0 <USBD_LL_IsStallEP>
 800b728:	2800      	cmp	r0, #0
 800b72a:	d066      	beq.n	800b7fa <USBD_StdEPReq+0x144>
                pep->status = 0x0001U;
 800b72c:	2301      	movs	r3, #1
 800b72e:	e060      	b.n	800b7f2 <USBD_StdEPReq+0x13c>
          switch (pdev->dev_state)
 800b730:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800b734:	2b02      	cmp	r3, #2
 800b736:	b2da      	uxtb	r2, r3
 800b738:	d033      	beq.n	800b7a2 <USBD_StdEPReq+0xec>
 800b73a:	2a03      	cmp	r2, #3
 800b73c:	d1c8      	bne.n	800b6d0 <USBD_StdEPReq+0x1a>
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b73e:	884b      	ldrh	r3, [r1, #2]
 800b740:	b933      	cbnz	r3, 800b750 <USBD_StdEPReq+0x9a>
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800b742:	0669      	lsls	r1, r5, #25
 800b744:	d004      	beq.n	800b750 <USBD_StdEPReq+0x9a>
 800b746:	88f3      	ldrh	r3, [r6, #6]
 800b748:	b913      	cbnz	r3, 800b750 <USBD_StdEPReq+0x9a>
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800b74a:	4629      	mov	r1, r5
 800b74c:	f000 fa7b 	bl	800bc46 <USBD_LL_StallEP>
              (void)USBD_CtlSendStatus(pdev);
 800b750:	4620      	mov	r0, r4
 800b752:	f000 f8a3 	bl	800b89c <USBD_CtlSendStatus>
}
 800b756:	2000      	movs	r0, #0
 800b758:	bd70      	pop	{r4, r5, r6, pc}
          switch (pdev->dev_state)
 800b75a:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800b75e:	2b02      	cmp	r3, #2
 800b760:	b2da      	uxtb	r2, r3
 800b762:	d01e      	beq.n	800b7a2 <USBD_StdEPReq+0xec>
 800b764:	2a03      	cmp	r2, #3
 800b766:	d1b3      	bne.n	800b6d0 <USBD_StdEPReq+0x1a>
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b768:	884b      	ldrh	r3, [r1, #2]
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	d1f3      	bne.n	800b756 <USBD_StdEPReq+0xa0>
                if ((ep_addr & 0x7FU) != 0x00U)
 800b76e:	066b      	lsls	r3, r5, #25
 800b770:	d002      	beq.n	800b778 <USBD_StdEPReq+0xc2>
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800b772:	4629      	mov	r1, r5
 800b774:	f000 fa70 	bl	800bc58 <USBD_LL_ClearStallEP>
                (void)USBD_CtlSendStatus(pdev);
 800b778:	4620      	mov	r0, r4
 800b77a:	f000 f88f 	bl	800b89c <USBD_CtlSendStatus>
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800b77e:	4629      	mov	r1, r5
 800b780:	4620      	mov	r0, r4
 800b782:	f7ff fdd2 	bl	800b32a <USBD_CoreFindEP>
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b786:	2800      	cmp	r0, #0
 800b788:	d1e5      	bne.n	800b756 <USBD_StdEPReq+0xa0>
                  if (pdev->pClass[idx]->Setup != NULL)
 800b78a:	f8d4 32b8 	ldr.w	r3, [r4, #696]	@ 0x2b8
                  pdev->classId = idx;
 800b78e:	f8c4 02d4 	str.w	r0, [r4, #724]	@ 0x2d4
                  if (pdev->pClass[idx]->Setup != NULL)
 800b792:	689b      	ldr	r3, [r3, #8]
 800b794:	2b00      	cmp	r3, #0
 800b796:	d0de      	beq.n	800b756 <USBD_StdEPReq+0xa0>
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b798:	4631      	mov	r1, r6
 800b79a:	4620      	mov	r0, r4
}
 800b79c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b7a0:	4718      	bx	r3
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b7a2:	066a      	lsls	r2, r5, #25
 800b7a4:	d094      	beq.n	800b6d0 <USBD_StdEPReq+0x1a>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b7a6:	4629      	mov	r1, r5
 800b7a8:	f000 fa4d 	bl	800bc46 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b7ac:	2180      	movs	r1, #128	@ 0x80
 800b7ae:	4620      	mov	r0, r4
 800b7b0:	f000 fa49 	bl	800bc46 <USBD_LL_StallEP>
 800b7b4:	e7cf      	b.n	800b756 <USBD_StdEPReq+0xa0>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b7b6:	0669      	lsls	r1, r5, #25
 800b7b8:	d18a      	bne.n	800b6d0 <USBD_StdEPReq+0x1a>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b7ba:	0613      	lsls	r3, r2, #24
              pep->status = 0x0000U;
 800b7bc:	f04f 0300 	mov.w	r3, #0
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b7c0:	f04f 0202 	mov.w	r2, #2
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b7c4:	bf4c      	ite	mi
 800b7c6:	f100 0114 	addmi.w	r1, r0, #20
 800b7ca:	f500 71aa 	addpl.w	r1, r0, #340	@ 0x154
              pep->status = 0x0000U;
 800b7ce:	600b      	str	r3, [r1, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b7d0:	4620      	mov	r0, r4
 800b7d2:	f000 f846 	bl	800b862 <USBD_CtlSendData>
              break;
 800b7d6:	e7be      	b.n	800b756 <USBD_StdEPReq+0xa0>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800b7d8:	f8b3 3164 	ldrh.w	r3, [r3, #356]	@ 0x164
 800b7dc:	2b00      	cmp	r3, #0
 800b7de:	f43f af77 	beq.w	800b6d0 <USBD_StdEPReq+0x1a>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b7e2:	2614      	movs	r6, #20
 800b7e4:	fb06 0605 	mla	r6, r6, r5, r0
 800b7e8:	f506 76aa 	add.w	r6, r6, #340	@ 0x154
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b7ec:	2d00      	cmp	r5, #0
 800b7ee:	d197      	bne.n	800b720 <USBD_StdEPReq+0x6a>
                pep->status = 0x0000U;
 800b7f0:	2300      	movs	r3, #0
                pep->status = 0x0001U;
 800b7f2:	6033      	str	r3, [r6, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b7f4:	2202      	movs	r2, #2
 800b7f6:	4631      	mov	r1, r6
 800b7f8:	e7ea      	b.n	800b7d0 <USBD_StdEPReq+0x11a>
                pep->status = 0x0000U;
 800b7fa:	6030      	str	r0, [r6, #0]
 800b7fc:	e7fa      	b.n	800b7f4 <USBD_StdEPReq+0x13e>

0800b7fe <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pbuff);
 800b7fe:	780b      	ldrb	r3, [r1, #0]
 800b800:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pbuff);
 800b802:	784b      	ldrb	r3, [r1, #1]
 800b804:	7043      	strb	r3, [r0, #1]
  req->wValue = SWAPBYTE(pbuff);
 800b806:	884b      	ldrh	r3, [r1, #2]
 800b808:	8043      	strh	r3, [r0, #2]
  req->wIndex = SWAPBYTE(pbuff);
 800b80a:	888b      	ldrh	r3, [r1, #4]
 800b80c:	8083      	strh	r3, [r0, #4]
  req->wLength = SWAPBYTE(pbuff);
 800b80e:	88cb      	ldrh	r3, [r1, #6]
 800b810:	80c3      	strh	r3, [r0, #6]
}
 800b812:	4770      	bx	lr

0800b814 <USBD_CtlError>:
{
 800b814:	b510      	push	{r4, lr}
 800b816:	4604      	mov	r4, r0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b818:	2180      	movs	r1, #128	@ 0x80
 800b81a:	f000 fa14 	bl	800bc46 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b81e:	2100      	movs	r1, #0
 800b820:	4620      	mov	r0, r4
}
 800b822:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  (void)USBD_LL_StallEP(pdev, 0U);
 800b826:	f000 ba0e 	b.w	800bc46 <USBD_LL_StallEP>

0800b82a <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b82a:	b570      	push	{r4, r5, r6, lr}
 800b82c:	460d      	mov	r5, r1
 800b82e:	4616      	mov	r6, r2
  uint8_t idx = 0U;
  uint8_t *pdesc;

  if (desc == NULL)
 800b830:	4604      	mov	r4, r0
 800b832:	b170      	cbz	r0, 800b852 <USBD_GetString+0x28>
static uint8_t USBD_GetLen(uint8_t *buf)
{
  uint8_t  len = 0U;
  uint8_t *pbuff = buf;

  while (*pbuff != (uint8_t)'\0')
 800b834:	f7f4 fdb4 	bl	80003a0 <strlen>
  {
    len++;
    pbuff++;
  }

  return len;
 800b838:	3c01      	subs	r4, #1
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800b83a:	b2c3      	uxtb	r3, r0
    unicode[idx] = 0U;
 800b83c:	2100      	movs	r1, #0
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800b83e:	3301      	adds	r3, #1
 800b840:	005b      	lsls	r3, r3, #1
 800b842:	8033      	strh	r3, [r6, #0]
  unicode[idx] = *(uint8_t *)len;
 800b844:	702b      	strb	r3, [r5, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800b846:	2303      	movs	r3, #3
 800b848:	706b      	strb	r3, [r5, #1]
  idx++;
 800b84a:	2302      	movs	r3, #2
  while (*pdesc != (uint8_t)'\0')
 800b84c:	f814 2f01 	ldrb.w	r2, [r4, #1]!
 800b850:	b902      	cbnz	r2, 800b854 <USBD_GetString+0x2a>
}
 800b852:	bd70      	pop	{r4, r5, r6, pc}
    unicode[idx] = *pdesc;
 800b854:	54ea      	strb	r2, [r5, r3]
    idx++;
 800b856:	1c5a      	adds	r2, r3, #1
    idx++;
 800b858:	3302      	adds	r3, #2
    unicode[idx] = 0U;
 800b85a:	b2d2      	uxtb	r2, r2
    idx++;
 800b85c:	b2db      	uxtb	r3, r3
    unicode[idx] = 0U;
 800b85e:	54a9      	strb	r1, [r5, r2]
    idx++;
 800b860:	e7f4      	b.n	800b84c <USBD_GetString+0x22>

0800b862 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800b862:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b864:	2202      	movs	r2, #2
{
 800b866:	b510      	push	{r4, lr}
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b868:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294
#else
  pdev->ep_in[0].rem_length = len;
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b86c:	460a      	mov	r2, r1
 800b86e:	2100      	movs	r1, #0
  pdev->ep_in[0].rem_length = len;
 800b870:	e9c0 3306 	strd	r3, r3, [r0, #24]
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b874:	f000 fa02 	bl	800bc7c <USBD_LL_Transmit>

  return USBD_OK;
}
 800b878:	2000      	movs	r0, #0
 800b87a:	bd10      	pop	{r4, pc}

0800b87c <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800b87c:	b508      	push	{r3, lr}
 800b87e:	4613      	mov	r3, r2
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b880:	460a      	mov	r2, r1
 800b882:	2100      	movs	r1, #0
 800b884:	f000 f9fa 	bl	800bc7c <USBD_LL_Transmit>

  return USBD_OK;
}
 800b888:	2000      	movs	r0, #0
 800b88a:	bd08      	pop	{r3, pc}

0800b88c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800b88c:	b508      	push	{r3, lr}
 800b88e:	4613      	mov	r3, r2
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b890:	460a      	mov	r2, r1
 800b892:	2100      	movs	r1, #0
 800b894:	f000 f9fb 	bl	800bc8e <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800b898:	2000      	movs	r0, #0
 800b89a:	bd08      	pop	{r3, pc}

0800b89c <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b89c:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b89e:	2204      	movs	r2, #4

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b8a0:	2300      	movs	r3, #0
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b8a2:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b8a6:	4619      	mov	r1, r3
 800b8a8:	461a      	mov	r2, r3
 800b8aa:	f000 f9e7 	bl	800bc7c <USBD_LL_Transmit>

  return USBD_OK;
}
 800b8ae:	2000      	movs	r0, #0
 800b8b0:	bd08      	pop	{r3, pc}

0800b8b2 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b8b2:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b8b4:	2205      	movs	r2, #5

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b8b6:	2300      	movs	r3, #0
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b8b8:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b8bc:	4619      	mov	r1, r3
 800b8be:	461a      	mov	r2, r3
 800b8c0:	f000 f9e5 	bl	800bc8e <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800b8c4:	2000      	movs	r0, #0
 800b8c6:	bd08      	pop	{r3, pc}

0800b8c8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800b8c8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800b8ca:	2200      	movs	r2, #0
 800b8cc:	490b      	ldr	r1, [pc, #44]	@ (800b8fc <MX_USB_DEVICE_Init+0x34>)
 800b8ce:	480c      	ldr	r0, [pc, #48]	@ (800b900 <MX_USB_DEVICE_Init+0x38>)
 800b8d0:	f7ff fba3 	bl	800b01a <USBD_Init>
 800b8d4:	b108      	cbz	r0, 800b8da <MX_USB_DEVICE_Init+0x12>
  {
    Error_Handler();
 800b8d6:	f7f7 f99f 	bl	8002c18 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_HID) != USBD_OK)
 800b8da:	490a      	ldr	r1, [pc, #40]	@ (800b904 <MX_USB_DEVICE_Init+0x3c>)
 800b8dc:	4808      	ldr	r0, [pc, #32]	@ (800b900 <MX_USB_DEVICE_Init+0x38>)
 800b8de:	f7ff fbaf 	bl	800b040 <USBD_RegisterClass>
 800b8e2:	b108      	cbz	r0, 800b8e8 <MX_USB_DEVICE_Init+0x20>
  {
    Error_Handler();
 800b8e4:	f7f7 f998 	bl	8002c18 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800b8e8:	4805      	ldr	r0, [pc, #20]	@ (800b900 <MX_USB_DEVICE_Init+0x38>)
 800b8ea:	f7ff fbc2 	bl	800b072 <USBD_Start>
 800b8ee:	b108      	cbz	r0, 800b8f4 <MX_USB_DEVICE_Init+0x2c>
  {
    Error_Handler();
 800b8f0:	f7f7 f992 	bl	8002c18 <Error_Handler>

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800b8f4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_PWREx_EnableUSBVoltageDetector();
 800b8f8:	f7fa bf70 	b.w	80067dc <HAL_PWREx_EnableUSBVoltageDetector>
 800b8fc:	240001b8 	.word	0x240001b8
 800b900:	24005b80 	.word	0x24005b80
 800b904:	2400014c 	.word	0x2400014c

0800b908 <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800b908:	2312      	movs	r3, #18
  return USBD_FS_DeviceDesc;
}
 800b90a:	4801      	ldr	r0, [pc, #4]	@ (800b910 <USBD_FS_DeviceDescriptor+0x8>)
  *length = sizeof(USBD_FS_DeviceDesc);
 800b90c:	800b      	strh	r3, [r1, #0]
}
 800b90e:	4770      	bx	lr
 800b910:	240001a4 	.word	0x240001a4

0800b914 <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b914:	2304      	movs	r3, #4
  return USBD_LangIDDesc;
}
 800b916:	4801      	ldr	r0, [pc, #4]	@ (800b91c <USBD_FS_LangIDStrDescriptor+0x8>)
  *length = sizeof(USBD_LangIDDesc);
 800b918:	800b      	strh	r3, [r1, #0]
}
 800b91a:	4770      	bx	lr
 800b91c:	240001a0 	.word	0x240001a0

0800b920 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b920:	2300      	movs	r3, #0
 800b922:	b570      	push	{r4, r5, r6, lr}
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
    }

    value = value << 4;

    pbuf[2 * idx + 1] = 0;
 800b924:	1c4d      	adds	r5, r1, #1
 800b926:	461e      	mov	r6, r3
      pbuf[2 * idx] = (value >> 28) + '0';
 800b928:	0f04      	lsrs	r4, r0, #28
    if (((value >> 28)) < 0xA)
 800b92a:	f1b0 4f20 	cmp.w	r0, #2684354560	@ 0xa0000000
    value = value << 4;
 800b92e:	ea4f 1000 	mov.w	r0, r0, lsl #4
      pbuf[2 * idx] = (value >> 28) + '0';
 800b932:	bf34      	ite	cc
 800b934:	3430      	addcc	r4, #48	@ 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b936:	3437      	addcs	r4, #55	@ 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800b938:	f801 4013 	strb.w	r4, [r1, r3, lsl #1]
    pbuf[2 * idx + 1] = 0;
 800b93c:	f805 6013 	strb.w	r6, [r5, r3, lsl #1]
  for (idx = 0; idx < len; idx++)
 800b940:	3301      	adds	r3, #1
 800b942:	b2dc      	uxtb	r4, r3
 800b944:	42a2      	cmp	r2, r4
 800b946:	d8ef      	bhi.n	800b928 <IntToUnicode+0x8>
  }
}
 800b948:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b94c <USBD_FS_SerialStrDescriptor>:
  *length = USB_SIZ_STRING_SERIAL;
 800b94c:	231a      	movs	r3, #26
{
 800b94e:	b510      	push	{r4, lr}
  *length = USB_SIZ_STRING_SERIAL;
 800b950:	800b      	strh	r3, [r1, #0]
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b952:	4b0a      	ldr	r3, [pc, #40]	@ (800b97c <USBD_FS_SerialStrDescriptor+0x30>)
 800b954:	f8d3 0800 	ldr.w	r0, [r3, #2048]	@ 0x800
  deviceserial0 += deviceserial2;
 800b958:	f8d3 2808 	ldr.w	r2, [r3, #2056]	@ 0x808
  if (deviceserial0 != 0)
 800b95c:	1880      	adds	r0, r0, r2
 800b95e:	d00a      	beq.n	800b976 <USBD_FS_SerialStrDescriptor+0x2a>
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b960:	f8d3 4804 	ldr.w	r4, [r3, #2052]	@ 0x804
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b964:	2208      	movs	r2, #8
 800b966:	4906      	ldr	r1, [pc, #24]	@ (800b980 <USBD_FS_SerialStrDescriptor+0x34>)
 800b968:	f7ff ffda 	bl	800b920 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b96c:	2204      	movs	r2, #4
 800b96e:	3110      	adds	r1, #16
 800b970:	4620      	mov	r0, r4
 800b972:	f7ff ffd5 	bl	800b920 <IntToUnicode>
}
 800b976:	4803      	ldr	r0, [pc, #12]	@ (800b984 <USBD_FS_SerialStrDescriptor+0x38>)
 800b978:	bd10      	pop	{r4, pc}
 800b97a:	bf00      	nop
 800b97c:	1ff1e000 	.word	0x1ff1e000
 800b980:	24000186 	.word	0x24000186
 800b984:	24000184 	.word	0x24000184

0800b988 <USBD_FS_ManufacturerStrDescriptor>:
{
 800b988:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b98a:	4c04      	ldr	r4, [pc, #16]	@ (800b99c <USBD_FS_ManufacturerStrDescriptor+0x14>)
{
 800b98c:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b98e:	4804      	ldr	r0, [pc, #16]	@ (800b9a0 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 800b990:	4621      	mov	r1, r4
 800b992:	f7ff ff4a 	bl	800b82a <USBD_GetString>
}
 800b996:	4620      	mov	r0, r4
 800b998:	bd10      	pop	{r4, pc}
 800b99a:	bf00      	nop
 800b99c:	24005e5c 	.word	0x24005e5c
 800b9a0:	08011ac0 	.word	0x08011ac0

0800b9a4 <USBD_FS_ProductStrDescriptor>:
{
 800b9a4:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b9a6:	4c04      	ldr	r4, [pc, #16]	@ (800b9b8 <USBD_FS_ProductStrDescriptor+0x14>)
{
 800b9a8:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b9aa:	4804      	ldr	r0, [pc, #16]	@ (800b9bc <USBD_FS_ProductStrDescriptor+0x18>)
 800b9ac:	4621      	mov	r1, r4
 800b9ae:	f7ff ff3c 	bl	800b82a <USBD_GetString>
}
 800b9b2:	4620      	mov	r0, r4
 800b9b4:	bd10      	pop	{r4, pc}
 800b9b6:	bf00      	nop
 800b9b8:	24005e5c 	.word	0x24005e5c
 800b9bc:	08011ad3 	.word	0x08011ad3

0800b9c0 <USBD_FS_ConfigStrDescriptor>:
{
 800b9c0:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b9c2:	4c04      	ldr	r4, [pc, #16]	@ (800b9d4 <USBD_FS_ConfigStrDescriptor+0x14>)
{
 800b9c4:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b9c6:	4804      	ldr	r0, [pc, #16]	@ (800b9d8 <USBD_FS_ConfigStrDescriptor+0x18>)
 800b9c8:	4621      	mov	r1, r4
 800b9ca:	f7ff ff2e 	bl	800b82a <USBD_GetString>
}
 800b9ce:	4620      	mov	r0, r4
 800b9d0:	bd10      	pop	{r4, pc}
 800b9d2:	bf00      	nop
 800b9d4:	24005e5c 	.word	0x24005e5c
 800b9d8:	08011ae9 	.word	0x08011ae9

0800b9dc <USBD_FS_InterfaceStrDescriptor>:
{
 800b9dc:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b9de:	4c04      	ldr	r4, [pc, #16]	@ (800b9f0 <USBD_FS_InterfaceStrDescriptor+0x14>)
{
 800b9e0:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b9e2:	4804      	ldr	r0, [pc, #16]	@ (800b9f4 <USBD_FS_InterfaceStrDescriptor+0x18>)
 800b9e4:	4621      	mov	r1, r4
 800b9e6:	f7ff ff20 	bl	800b82a <USBD_GetString>
}
 800b9ea:	4620      	mov	r0, r4
 800b9ec:	bd10      	pop	{r4, pc}
 800b9ee:	bf00      	nop
 800b9f0:	24005e5c 	.word	0x24005e5c
 800b9f4:	08011af4 	.word	0x08011af4

0800b9f8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800b9f8:	b530      	push	{r4, r5, lr}
 800b9fa:	b0b9      	sub	sp, #228	@ 0xe4
 800b9fc:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b9fe:	2214      	movs	r2, #20
 800ba00:	2100      	movs	r1, #0
 800ba02:	a803      	add	r0, sp, #12
 800ba04:	f001 ffee 	bl	800d9e4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800ba08:	22c0      	movs	r2, #192	@ 0xc0
 800ba0a:	2100      	movs	r1, #0
 800ba0c:	a808      	add	r0, sp, #32
 800ba0e:	f001 ffe9 	bl	800d9e4 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800ba12:	6822      	ldr	r2, [r4, #0]
 800ba14:	4b27      	ldr	r3, [pc, #156]	@ (800bab4 <HAL_PCD_MspInit+0xbc>)
 800ba16:	429a      	cmp	r2, r3
 800ba18:	d149      	bne.n	800baae <HAL_PCD_MspInit+0xb6>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800ba1a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800ba1e:	2300      	movs	r3, #0
    PeriphClkInitStruct.PLL3.PLL3Q = 3;
    PeriphClkInitStruct.PLL3.PLL3R = 2;
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_3;
    PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL3;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800ba20:	a808      	add	r0, sp, #32
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800ba22:	e9cd 2308 	strd	r2, r3, [sp, #32]
    PeriphClkInitStruct.PLL3.PLL3N = 12;
 800ba26:	2302      	movs	r3, #2
 800ba28:	220c      	movs	r2, #12
 800ba2a:	e9cd 3212 	strd	r3, r2, [sp, #72]	@ 0x48
    PeriphClkInitStruct.PLL3.PLL3Q = 3;
 800ba2e:	2203      	movs	r2, #3
    PeriphClkInitStruct.PLL3.PLL3P = 2;
 800ba30:	9314      	str	r3, [sp, #80]	@ 0x50
    PeriphClkInitStruct.PLL3.PLL3R = 2;
 800ba32:	e9cd 2315 	strd	r2, r3, [sp, #84]	@ 0x54
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_3;
 800ba36:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800ba3a:	9317      	str	r3, [sp, #92]	@ 0x5c
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL3;
 800ba3c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800ba40:	932a      	str	r3, [sp, #168]	@ 0xa8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800ba42:	f7fb fef3 	bl	800782c <HAL_RCCEx_PeriphCLKConfig>
 800ba46:	b108      	cbz	r0, 800ba4c <HAL_PCD_MspInit+0x54>
    {
      Error_Handler();
 800ba48:	f7f7 f8e6 	bl	8002c18 <Error_Handler>

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ba4c:	4c1a      	ldr	r4, [pc, #104]	@ (800bab8 <HAL_PCD_MspInit+0xc0>)
    HAL_PWREx_EnableUSBVoltageDetector();
 800ba4e:	f7fa fec5 	bl	80067dc <HAL_PWREx_EnableUSBVoltageDetector>
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ba52:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ba56:	2500      	movs	r5, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ba58:	f8d4 30e0 	ldr.w	r3, [r4, #224]	@ 0xe0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ba5c:	a903      	add	r1, sp, #12
 800ba5e:	4817      	ldr	r0, [pc, #92]	@ (800babc <HAL_PCD_MspInit+0xc4>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ba60:	f043 0301 	orr.w	r3, r3, #1
 800ba64:	f8c4 30e0 	str.w	r3, [r4, #224]	@ 0xe0
 800ba68:	f8d4 30e0 	ldr.w	r3, [r4, #224]	@ 0xe0
 800ba6c:	f003 0301 	and.w	r3, r3, #1
 800ba70:	9301      	str	r3, [sp, #4]
 800ba72:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ba74:	2302      	movs	r3, #2
 800ba76:	e9cd 2303 	strd	r2, r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 800ba7a:	230a      	movs	r3, #10
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ba7c:	e9cd 5505 	strd	r5, r5, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 800ba80:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ba82:	f7fa f83f 	bl	8005b04 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800ba86:	f8d4 30d8 	ldr.w	r3, [r4, #216]	@ 0xd8

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800ba8a:	2065      	movs	r0, #101	@ 0x65
 800ba8c:	462a      	mov	r2, r5
 800ba8e:	4629      	mov	r1, r5
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800ba90:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800ba94:	f8c4 30d8 	str.w	r3, [r4, #216]	@ 0xd8
 800ba98:	f8d4 30d8 	ldr.w	r3, [r4, #216]	@ 0xd8
 800ba9c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800baa0:	9302      	str	r3, [sp, #8]
 800baa2:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800baa4:	f7f9 f9b4 	bl	8004e10 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800baa8:	2065      	movs	r0, #101	@ 0x65
 800baaa:	f7f9 f9e3 	bl	8004e74 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800baae:	b039      	add	sp, #228	@ 0xe4
 800bab0:	bd30      	pop	{r4, r5, pc}
 800bab2:	bf00      	nop
 800bab4:	40080000 	.word	0x40080000
 800bab8:	58024400 	.word	0x58024400
 800babc:	58020000 	.word	0x58020000

0800bac0 <HAL_PCD_SetupStageCallback>:
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800bac0:	f200 419c 	addw	r1, r0, #1180	@ 0x49c
 800bac4:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 800bac8:	f7ff bae5 	b.w	800b096 <USBD_LL_SetupStage>

0800bacc <HAL_PCD_DataOutStageCallback>:
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800bacc:	2324      	movs	r3, #36	@ 0x24
 800bace:	fb03 0301 	mla	r3, r3, r1, r0
 800bad2:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 800bad6:	f8d3 2260 	ldr.w	r2, [r3, #608]	@ 0x260
 800bada:	f7ff bb0c 	b.w	800b0f6 <USBD_LL_DataOutStage>

0800bade <HAL_PCD_DataInStageCallback>:
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800bade:	2324      	movs	r3, #36	@ 0x24
 800bae0:	fb03 0301 	mla	r3, r3, r1, r0
 800bae4:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 800bae8:	6a1a      	ldr	r2, [r3, #32]
 800baea:	f7ff bb39 	b.w	800b160 <USBD_LL_DataInStage>

0800baee <HAL_PCD_SOFCallback>:
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800baee:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 800baf2:	f7ff bbd3 	b.w	800b29c <USBD_LL_SOF>

0800baf6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800baf6:	b510      	push	{r4, lr}
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800baf8:	79c1      	ldrb	r1, [r0, #7]
{
 800bafa:	4604      	mov	r4, r0
  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800bafc:	b121      	cbz	r1, 800bb08 <HAL_PCD_ResetCallback+0x12>
  {
    speed = USBD_SPEED_HIGH;
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800bafe:	2902      	cmp	r1, #2
 800bb00:	d001      	beq.n	800bb06 <HAL_PCD_ResetCallback+0x10>
  {
    speed = USBD_SPEED_FULL;
  }
  else
  {
    Error_Handler();
 800bb02:	f7f7 f889 	bl	8002c18 <Error_Handler>
    speed = USBD_SPEED_FULL;
 800bb06:	2101      	movs	r1, #1
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800bb08:	f8d4 04e0 	ldr.w	r0, [r4, #1248]	@ 0x4e0
 800bb0c:	f7ff fbaa 	bl	800b264 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800bb10:	f8d4 04e0 	ldr.w	r0, [r4, #1248]	@ 0x4e0
}
 800bb14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800bb18:	f7ff bb75 	b.w	800b206 <USBD_LL_Reset>

0800bb1c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bb1c:	b510      	push	{r4, lr}
 800bb1e:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800bb20:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 800bb24:	f7ff fba1 	bl	800b26a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800bb28:	6822      	ldr	r2, [r4, #0]
 800bb2a:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	@ 0xe00
 800bb2e:	f043 0301 	orr.w	r3, r3, #1
 800bb32:	f8c2 3e00 	str.w	r3, [r2, #3584]	@ 0xe00
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800bb36:	7ae3      	ldrb	r3, [r4, #11]
 800bb38:	b123      	cbz	r3, 800bb44 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800bb3a:	4a03      	ldr	r2, [pc, #12]	@ (800bb48 <HAL_PCD_SuspendCallback+0x2c>)
 800bb3c:	6913      	ldr	r3, [r2, #16]
 800bb3e:	f043 0306 	orr.w	r3, r3, #6
 800bb42:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800bb44:	bd10      	pop	{r4, pc}
 800bb46:	bf00      	nop
 800bb48:	e000ed00 	.word	0xe000ed00

0800bb4c <HAL_PCD_ResumeCallback>:
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800bb4c:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 800bb50:	f7ff bb99 	b.w	800b286 <USBD_LL_Resume>

0800bb54 <HAL_PCD_ISOOUTIncompleteCallback>:
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800bb54:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 800bb58:	f7ff bbc0 	b.w	800b2dc <USBD_LL_IsoOUTIncomplete>

0800bb5c <HAL_PCD_ISOINIncompleteCallback>:
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800bb5c:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 800bb60:	f7ff bba9 	b.w	800b2b6 <USBD_LL_IsoINIncomplete>

0800bb64 <HAL_PCD_ConnectCallback>:
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800bb64:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 800bb68:	f7ff bbcb 	b.w	800b302 <USBD_LL_DevConnected>

0800bb6c <HAL_PCD_DisconnectCallback>:
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800bb6c:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 800bb70:	f7ff bbc9 	b.w	800b306 <USBD_LL_DevDisconnected>

0800bb74 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800bb74:	b508      	push	{r3, lr}
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800bb76:	7802      	ldrb	r2, [r0, #0]
{
 800bb78:	4603      	mov	r3, r0
  if (pdev->id == DEVICE_FS) {
 800bb7a:	bb12      	cbnz	r2, 800bbc2 <USBD_LL_Init+0x4e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800bb7c:	4812      	ldr	r0, [pc, #72]	@ (800bbc8 <USBD_LL_Init+0x54>)
 800bb7e:	f8c0 34e0 	str.w	r3, [r0, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800bb82:	f8c3 02c8 	str.w	r0, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800bb86:	4b11      	ldr	r3, [pc, #68]	@ (800bbcc <USBD_LL_Init+0x58>)
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800bb88:	8142      	strh	r2, [r0, #10]
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800bb8a:	6003      	str	r3, [r0, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800bb8c:	2309      	movs	r3, #9
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800bb8e:	60c2      	str	r2, [r0, #12]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800bb90:	7103      	strb	r3, [r0, #4]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800bb92:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800bb96:	80c3      	strh	r3, [r0, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800bb98:	2302      	movs	r3, #2
 800bb9a:	7243      	strb	r3, [r0, #9]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800bb9c:	f7fa f89f 	bl	8005cde <HAL_PCD_Init>
 800bba0:	b108      	cbz	r0, 800bba6 <USBD_LL_Init+0x32>
  {
    Error_Handler( );
 800bba2:	f7f7 f839 	bl	8002c18 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800bba6:	2180      	movs	r1, #128	@ 0x80
 800bba8:	4807      	ldr	r0, [pc, #28]	@ (800bbc8 <USBD_LL_Init+0x54>)
 800bbaa:	f7fa fdda 	bl	8006762 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800bbae:	2240      	movs	r2, #64	@ 0x40
 800bbb0:	2100      	movs	r1, #0
 800bbb2:	4805      	ldr	r0, [pc, #20]	@ (800bbc8 <USBD_LL_Init+0x54>)
 800bbb4:	f7fa fdb6 	bl	8006724 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800bbb8:	2280      	movs	r2, #128	@ 0x80
 800bbba:	2101      	movs	r1, #1
 800bbbc:	4802      	ldr	r0, [pc, #8]	@ (800bbc8 <USBD_LL_Init+0x54>)
 800bbbe:	f7fa fdb1 	bl	8006724 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
}
 800bbc2:	2000      	movs	r0, #0
 800bbc4:	bd08      	pop	{r3, pc}
 800bbc6:	bf00      	nop
 800bbc8:	24006070 	.word	0x24006070
 800bbcc:	40080000 	.word	0x40080000

0800bbd0 <USBD_LL_IsStallEP>:
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;

  if((ep_addr & 0x80) == 0x80)
 800bbd0:	f011 0f80 	tst.w	r1, #128	@ 0x80
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800bbd4:	f8d0 32c8 	ldr.w	r3, [r0, #712]	@ 0x2c8
  if((ep_addr & 0x80) == 0x80)
 800bbd8:	f04f 0224 	mov.w	r2, #36	@ 0x24
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800bbdc:	bf17      	itett	ne
 800bbde:	f001 017f 	andne.w	r1, r1, #127	@ 0x7f
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800bbe2:	fb02 3301 	mlaeq	r3, r2, r1, r3
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800bbe6:	fb02 3301 	mlane	r3, r2, r1, r3
 800bbea:	7d98      	ldrbne	r0, [r3, #22]
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800bbec:	bf08      	it	eq
 800bbee:	f893 0256 	ldrbeq.w	r0, [r3, #598]	@ 0x256
  }
}
 800bbf2:	4770      	bx	lr

0800bbf4 <USBD_static_malloc>:
void *USBD_static_malloc(uint32_t size)
{
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_HID_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
}
 800bbf4:	4800      	ldr	r0, [pc, #0]	@ (800bbf8 <USBD_static_malloc+0x4>)
 800bbf6:	4770      	bx	lr
 800bbf8:	2400605c 	.word	0x2400605c

0800bbfc <USBD_static_free>:
  * @retval None
  */
void USBD_static_free(void *p)
{
  UNUSED(p);
}
 800bbfc:	4770      	bx	lr

0800bbfe <USBD_Get_USB_Status>:
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 800bbfe:	b118      	cbz	r0, 800bc08 <USBD_Get_USB_Status+0xa>
 800bc00:	2802      	cmp	r0, #2
 800bc02:	bf0c      	ite	eq
 800bc04:	2001      	moveq	r0, #1
 800bc06:	2003      	movne	r0, #3
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 800bc08:	4770      	bx	lr

0800bc0a <USBD_LL_Start>:
{
 800bc0a:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 800bc0c:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800bc10:	f7fa f8d2 	bl	8005db8 <HAL_PCD_Start>
}
 800bc14:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  usb_status =  USBD_Get_USB_Status(hal_status);
 800bc18:	f7ff bff1 	b.w	800bbfe <USBD_Get_USB_Status>

0800bc1c <USBD_LL_OpenEP>:
{
 800bc1c:	b510      	push	{r4, lr}
 800bc1e:	4614      	mov	r4, r2
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800bc20:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
{
 800bc24:	461a      	mov	r2, r3
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800bc26:	4623      	mov	r3, r4
 800bc28:	f7fa f8f8 	bl	8005e1c <HAL_PCD_EP_Open>
}
 800bc2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  usb_status =  USBD_Get_USB_Status(hal_status);
 800bc30:	f7ff bfe5 	b.w	800bbfe <USBD_Get_USB_Status>

0800bc34 <USBD_LL_CloseEP>:
{
 800bc34:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800bc36:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800bc3a:	f7fa f928 	bl	8005e8e <HAL_PCD_EP_Close>
}
 800bc3e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  usb_status =  USBD_Get_USB_Status(hal_status);
 800bc42:	f7ff bfdc 	b.w	800bbfe <USBD_Get_USB_Status>

0800bc46 <USBD_LL_StallEP>:
{
 800bc46:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800bc48:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800bc4c:	f7fa f985 	bl	8005f5a <HAL_PCD_EP_SetStall>
}
 800bc50:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  usb_status =  USBD_Get_USB_Status(hal_status);
 800bc54:	f7ff bfd3 	b.w	800bbfe <USBD_Get_USB_Status>

0800bc58 <USBD_LL_ClearStallEP>:
{
 800bc58:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800bc5a:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800bc5e:	f7fa f9b3 	bl	8005fc8 <HAL_PCD_EP_ClrStall>
}
 800bc62:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  usb_status =  USBD_Get_USB_Status(hal_status);
 800bc66:	f7ff bfca 	b.w	800bbfe <USBD_Get_USB_Status>

0800bc6a <USBD_LL_SetUSBAddress>:
{
 800bc6a:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800bc6c:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800bc70:	f7fa f8c1 	bl	8005df6 <HAL_PCD_SetAddress>
}
 800bc74:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  usb_status =  USBD_Get_USB_Status(hal_status);
 800bc78:	f7ff bfc1 	b.w	800bbfe <USBD_Get_USB_Status>

0800bc7c <USBD_LL_Transmit>:
{
 800bc7c:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800bc7e:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800bc82:	f7fa f950 	bl	8005f26 <HAL_PCD_EP_Transmit>
}
 800bc86:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  usb_status =  USBD_Get_USB_Status(hal_status);
 800bc8a:	f7ff bfb8 	b.w	800bbfe <USBD_Get_USB_Status>

0800bc8e <USBD_LL_PrepareReceive>:
{
 800bc8e:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800bc90:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800bc94:	f7fa f929 	bl	8005eea <HAL_PCD_EP_Receive>
}
 800bc98:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  usb_status =  USBD_Get_USB_Status(hal_status);
 800bc9c:	f7ff bfaf 	b.w	800bbfe <USBD_Get_USB_Status>

0800bca0 <atof>:
 800bca0:	2100      	movs	r1, #0
 800bca2:	f000 bdc1 	b.w	800c828 <strtod>

0800bca6 <atoi>:
 800bca6:	220a      	movs	r2, #10
 800bca8:	2100      	movs	r1, #0
 800bcaa:	f000 be45 	b.w	800c938 <strtol>

0800bcae <sulp>:
 800bcae:	b570      	push	{r4, r5, r6, lr}
 800bcb0:	4604      	mov	r4, r0
 800bcb2:	460d      	mov	r5, r1
 800bcb4:	4616      	mov	r6, r2
 800bcb6:	ec45 4b10 	vmov	d0, r4, r5
 800bcba:	f003 fd6b 	bl	800f794 <__ulp>
 800bcbe:	b17e      	cbz	r6, 800bce0 <sulp+0x32>
 800bcc0:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800bcc4:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	dd09      	ble.n	800bce0 <sulp+0x32>
 800bccc:	051b      	lsls	r3, r3, #20
 800bcce:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 800bcd2:	2000      	movs	r0, #0
 800bcd4:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 800bcd8:	ec41 0b17 	vmov	d7, r0, r1
 800bcdc:	ee20 0b07 	vmul.f64	d0, d0, d7
 800bce0:	bd70      	pop	{r4, r5, r6, pc}
 800bce2:	0000      	movs	r0, r0
 800bce4:	0000      	movs	r0, r0
	...

0800bce8 <_strtod_l>:
 800bce8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcec:	ed2d 8b0a 	vpush	{d8-d12}
 800bcf0:	b097      	sub	sp, #92	@ 0x5c
 800bcf2:	4688      	mov	r8, r1
 800bcf4:	920e      	str	r2, [sp, #56]	@ 0x38
 800bcf6:	2200      	movs	r2, #0
 800bcf8:	9212      	str	r2, [sp, #72]	@ 0x48
 800bcfa:	9005      	str	r0, [sp, #20]
 800bcfc:	f04f 0a00 	mov.w	sl, #0
 800bd00:	f04f 0b00 	mov.w	fp, #0
 800bd04:	460a      	mov	r2, r1
 800bd06:	9211      	str	r2, [sp, #68]	@ 0x44
 800bd08:	7811      	ldrb	r1, [r2, #0]
 800bd0a:	292b      	cmp	r1, #43	@ 0x2b
 800bd0c:	d04c      	beq.n	800bda8 <_strtod_l+0xc0>
 800bd0e:	d839      	bhi.n	800bd84 <_strtod_l+0x9c>
 800bd10:	290d      	cmp	r1, #13
 800bd12:	d833      	bhi.n	800bd7c <_strtod_l+0x94>
 800bd14:	2908      	cmp	r1, #8
 800bd16:	d833      	bhi.n	800bd80 <_strtod_l+0x98>
 800bd18:	2900      	cmp	r1, #0
 800bd1a:	d03c      	beq.n	800bd96 <_strtod_l+0xae>
 800bd1c:	2200      	movs	r2, #0
 800bd1e:	9208      	str	r2, [sp, #32]
 800bd20:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800bd22:	782a      	ldrb	r2, [r5, #0]
 800bd24:	2a30      	cmp	r2, #48	@ 0x30
 800bd26:	f040 80b7 	bne.w	800be98 <_strtod_l+0x1b0>
 800bd2a:	786a      	ldrb	r2, [r5, #1]
 800bd2c:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800bd30:	2a58      	cmp	r2, #88	@ 0x58
 800bd32:	d170      	bne.n	800be16 <_strtod_l+0x12e>
 800bd34:	9302      	str	r3, [sp, #8]
 800bd36:	9b08      	ldr	r3, [sp, #32]
 800bd38:	9301      	str	r3, [sp, #4]
 800bd3a:	ab12      	add	r3, sp, #72	@ 0x48
 800bd3c:	9300      	str	r3, [sp, #0]
 800bd3e:	4a90      	ldr	r2, [pc, #576]	@ (800bf80 <_strtod_l+0x298>)
 800bd40:	9805      	ldr	r0, [sp, #20]
 800bd42:	ab13      	add	r3, sp, #76	@ 0x4c
 800bd44:	a911      	add	r1, sp, #68	@ 0x44
 800bd46:	f002 fe1f 	bl	800e988 <__gethex>
 800bd4a:	f010 060f 	ands.w	r6, r0, #15
 800bd4e:	4604      	mov	r4, r0
 800bd50:	d005      	beq.n	800bd5e <_strtod_l+0x76>
 800bd52:	2e06      	cmp	r6, #6
 800bd54:	d12a      	bne.n	800bdac <_strtod_l+0xc4>
 800bd56:	3501      	adds	r5, #1
 800bd58:	2300      	movs	r3, #0
 800bd5a:	9511      	str	r5, [sp, #68]	@ 0x44
 800bd5c:	9308      	str	r3, [sp, #32]
 800bd5e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bd60:	2b00      	cmp	r3, #0
 800bd62:	f040 8537 	bne.w	800c7d4 <_strtod_l+0xaec>
 800bd66:	9b08      	ldr	r3, [sp, #32]
 800bd68:	ec4b ab10 	vmov	d0, sl, fp
 800bd6c:	b1cb      	cbz	r3, 800bda2 <_strtod_l+0xba>
 800bd6e:	eeb1 0b40 	vneg.f64	d0, d0
 800bd72:	b017      	add	sp, #92	@ 0x5c
 800bd74:	ecbd 8b0a 	vpop	{d8-d12}
 800bd78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd7c:	2920      	cmp	r1, #32
 800bd7e:	d1cd      	bne.n	800bd1c <_strtod_l+0x34>
 800bd80:	3201      	adds	r2, #1
 800bd82:	e7c0      	b.n	800bd06 <_strtod_l+0x1e>
 800bd84:	292d      	cmp	r1, #45	@ 0x2d
 800bd86:	d1c9      	bne.n	800bd1c <_strtod_l+0x34>
 800bd88:	2101      	movs	r1, #1
 800bd8a:	9108      	str	r1, [sp, #32]
 800bd8c:	1c51      	adds	r1, r2, #1
 800bd8e:	9111      	str	r1, [sp, #68]	@ 0x44
 800bd90:	7852      	ldrb	r2, [r2, #1]
 800bd92:	2a00      	cmp	r2, #0
 800bd94:	d1c4      	bne.n	800bd20 <_strtod_l+0x38>
 800bd96:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bd98:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800bd9c:	2b00      	cmp	r3, #0
 800bd9e:	f040 8517 	bne.w	800c7d0 <_strtod_l+0xae8>
 800bda2:	ec4b ab10 	vmov	d0, sl, fp
 800bda6:	e7e4      	b.n	800bd72 <_strtod_l+0x8a>
 800bda8:	2100      	movs	r1, #0
 800bdaa:	e7ee      	b.n	800bd8a <_strtod_l+0xa2>
 800bdac:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800bdae:	b13a      	cbz	r2, 800bdc0 <_strtod_l+0xd8>
 800bdb0:	2135      	movs	r1, #53	@ 0x35
 800bdb2:	a814      	add	r0, sp, #80	@ 0x50
 800bdb4:	f003 fde5 	bl	800f982 <__copybits>
 800bdb8:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800bdba:	9805      	ldr	r0, [sp, #20]
 800bdbc:	f003 f9be 	bl	800f13c <_Bfree>
 800bdc0:	1e73      	subs	r3, r6, #1
 800bdc2:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800bdc4:	2b04      	cmp	r3, #4
 800bdc6:	d806      	bhi.n	800bdd6 <_strtod_l+0xee>
 800bdc8:	e8df f003 	tbb	[pc, r3]
 800bdcc:	201d0314 	.word	0x201d0314
 800bdd0:	14          	.byte	0x14
 800bdd1:	00          	.byte	0x00
 800bdd2:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 800bdd6:	05e3      	lsls	r3, r4, #23
 800bdd8:	bf48      	it	mi
 800bdda:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800bdde:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800bde2:	0d1b      	lsrs	r3, r3, #20
 800bde4:	051b      	lsls	r3, r3, #20
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	d1b9      	bne.n	800bd5e <_strtod_l+0x76>
 800bdea:	f001 fecb 	bl	800db84 <__errno>
 800bdee:	2322      	movs	r3, #34	@ 0x22
 800bdf0:	6003      	str	r3, [r0, #0]
 800bdf2:	e7b4      	b.n	800bd5e <_strtod_l+0x76>
 800bdf4:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 800bdf8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800bdfc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800be00:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800be04:	e7e7      	b.n	800bdd6 <_strtod_l+0xee>
 800be06:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800bf88 <_strtod_l+0x2a0>
 800be0a:	e7e4      	b.n	800bdd6 <_strtod_l+0xee>
 800be0c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800be10:	f04f 3aff 	mov.w	sl, #4294967295
 800be14:	e7df      	b.n	800bdd6 <_strtod_l+0xee>
 800be16:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800be18:	1c5a      	adds	r2, r3, #1
 800be1a:	9211      	str	r2, [sp, #68]	@ 0x44
 800be1c:	785b      	ldrb	r3, [r3, #1]
 800be1e:	2b30      	cmp	r3, #48	@ 0x30
 800be20:	d0f9      	beq.n	800be16 <_strtod_l+0x12e>
 800be22:	2b00      	cmp	r3, #0
 800be24:	d09b      	beq.n	800bd5e <_strtod_l+0x76>
 800be26:	2301      	movs	r3, #1
 800be28:	9307      	str	r3, [sp, #28]
 800be2a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800be2c:	930a      	str	r3, [sp, #40]	@ 0x28
 800be2e:	2300      	movs	r3, #0
 800be30:	9306      	str	r3, [sp, #24]
 800be32:	4699      	mov	r9, r3
 800be34:	461d      	mov	r5, r3
 800be36:	220a      	movs	r2, #10
 800be38:	9811      	ldr	r0, [sp, #68]	@ 0x44
 800be3a:	7804      	ldrb	r4, [r0, #0]
 800be3c:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 800be40:	b2d9      	uxtb	r1, r3
 800be42:	2909      	cmp	r1, #9
 800be44:	d92a      	bls.n	800be9c <_strtod_l+0x1b4>
 800be46:	494f      	ldr	r1, [pc, #316]	@ (800bf84 <_strtod_l+0x29c>)
 800be48:	2201      	movs	r2, #1
 800be4a:	f001 fde2 	bl	800da12 <strncmp>
 800be4e:	b398      	cbz	r0, 800beb8 <_strtod_l+0x1d0>
 800be50:	2000      	movs	r0, #0
 800be52:	4622      	mov	r2, r4
 800be54:	462b      	mov	r3, r5
 800be56:	4607      	mov	r7, r0
 800be58:	4601      	mov	r1, r0
 800be5a:	2a65      	cmp	r2, #101	@ 0x65
 800be5c:	d001      	beq.n	800be62 <_strtod_l+0x17a>
 800be5e:	2a45      	cmp	r2, #69	@ 0x45
 800be60:	d118      	bne.n	800be94 <_strtod_l+0x1ac>
 800be62:	b91b      	cbnz	r3, 800be6c <_strtod_l+0x184>
 800be64:	9b07      	ldr	r3, [sp, #28]
 800be66:	4303      	orrs	r3, r0
 800be68:	d095      	beq.n	800bd96 <_strtod_l+0xae>
 800be6a:	2300      	movs	r3, #0
 800be6c:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 800be70:	f108 0201 	add.w	r2, r8, #1
 800be74:	9211      	str	r2, [sp, #68]	@ 0x44
 800be76:	f898 2001 	ldrb.w	r2, [r8, #1]
 800be7a:	2a2b      	cmp	r2, #43	@ 0x2b
 800be7c:	d074      	beq.n	800bf68 <_strtod_l+0x280>
 800be7e:	2a2d      	cmp	r2, #45	@ 0x2d
 800be80:	d07a      	beq.n	800bf78 <_strtod_l+0x290>
 800be82:	f04f 0e00 	mov.w	lr, #0
 800be86:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 800be8a:	2c09      	cmp	r4, #9
 800be8c:	f240 8082 	bls.w	800bf94 <_strtod_l+0x2ac>
 800be90:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800be94:	2400      	movs	r4, #0
 800be96:	e09d      	b.n	800bfd4 <_strtod_l+0x2ec>
 800be98:	2300      	movs	r3, #0
 800be9a:	e7c5      	b.n	800be28 <_strtod_l+0x140>
 800be9c:	2d08      	cmp	r5, #8
 800be9e:	bfc8      	it	gt
 800bea0:	9906      	ldrgt	r1, [sp, #24]
 800bea2:	f100 0001 	add.w	r0, r0, #1
 800bea6:	bfca      	itet	gt
 800bea8:	fb02 3301 	mlagt	r3, r2, r1, r3
 800beac:	fb02 3909 	mlale	r9, r2, r9, r3
 800beb0:	9306      	strgt	r3, [sp, #24]
 800beb2:	3501      	adds	r5, #1
 800beb4:	9011      	str	r0, [sp, #68]	@ 0x44
 800beb6:	e7bf      	b.n	800be38 <_strtod_l+0x150>
 800beb8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800beba:	1c5a      	adds	r2, r3, #1
 800bebc:	9211      	str	r2, [sp, #68]	@ 0x44
 800bebe:	785a      	ldrb	r2, [r3, #1]
 800bec0:	b3bd      	cbz	r5, 800bf32 <_strtod_l+0x24a>
 800bec2:	4607      	mov	r7, r0
 800bec4:	462b      	mov	r3, r5
 800bec6:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800beca:	2909      	cmp	r1, #9
 800becc:	d912      	bls.n	800bef4 <_strtod_l+0x20c>
 800bece:	2101      	movs	r1, #1
 800bed0:	e7c3      	b.n	800be5a <_strtod_l+0x172>
 800bed2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800bed4:	1c5a      	adds	r2, r3, #1
 800bed6:	9211      	str	r2, [sp, #68]	@ 0x44
 800bed8:	785a      	ldrb	r2, [r3, #1]
 800beda:	3001      	adds	r0, #1
 800bedc:	2a30      	cmp	r2, #48	@ 0x30
 800bede:	d0f8      	beq.n	800bed2 <_strtod_l+0x1ea>
 800bee0:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800bee4:	2b08      	cmp	r3, #8
 800bee6:	f200 847a 	bhi.w	800c7de <_strtod_l+0xaf6>
 800beea:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800beec:	930a      	str	r3, [sp, #40]	@ 0x28
 800beee:	4607      	mov	r7, r0
 800bef0:	2000      	movs	r0, #0
 800bef2:	4603      	mov	r3, r0
 800bef4:	3a30      	subs	r2, #48	@ 0x30
 800bef6:	f100 0101 	add.w	r1, r0, #1
 800befa:	d014      	beq.n	800bf26 <_strtod_l+0x23e>
 800befc:	440f      	add	r7, r1
 800befe:	469c      	mov	ip, r3
 800bf00:	f04f 0e0a 	mov.w	lr, #10
 800bf04:	f10c 0401 	add.w	r4, ip, #1
 800bf08:	1ae6      	subs	r6, r4, r3
 800bf0a:	42b1      	cmp	r1, r6
 800bf0c:	dc13      	bgt.n	800bf36 <_strtod_l+0x24e>
 800bf0e:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800bf12:	1819      	adds	r1, r3, r0
 800bf14:	2908      	cmp	r1, #8
 800bf16:	f103 0301 	add.w	r3, r3, #1
 800bf1a:	4403      	add	r3, r0
 800bf1c:	dc19      	bgt.n	800bf52 <_strtod_l+0x26a>
 800bf1e:	210a      	movs	r1, #10
 800bf20:	fb01 2909 	mla	r9, r1, r9, r2
 800bf24:	2100      	movs	r1, #0
 800bf26:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800bf28:	1c50      	adds	r0, r2, #1
 800bf2a:	9011      	str	r0, [sp, #68]	@ 0x44
 800bf2c:	7852      	ldrb	r2, [r2, #1]
 800bf2e:	4608      	mov	r0, r1
 800bf30:	e7c9      	b.n	800bec6 <_strtod_l+0x1de>
 800bf32:	4628      	mov	r0, r5
 800bf34:	e7d2      	b.n	800bedc <_strtod_l+0x1f4>
 800bf36:	f1bc 0f08 	cmp.w	ip, #8
 800bf3a:	dc03      	bgt.n	800bf44 <_strtod_l+0x25c>
 800bf3c:	fb0e f909 	mul.w	r9, lr, r9
 800bf40:	46a4      	mov	ip, r4
 800bf42:	e7df      	b.n	800bf04 <_strtod_l+0x21c>
 800bf44:	2c10      	cmp	r4, #16
 800bf46:	bfde      	ittt	le
 800bf48:	9e06      	ldrle	r6, [sp, #24]
 800bf4a:	fb0e f606 	mulle.w	r6, lr, r6
 800bf4e:	9606      	strle	r6, [sp, #24]
 800bf50:	e7f6      	b.n	800bf40 <_strtod_l+0x258>
 800bf52:	290f      	cmp	r1, #15
 800bf54:	bfdf      	itttt	le
 800bf56:	9806      	ldrle	r0, [sp, #24]
 800bf58:	210a      	movle	r1, #10
 800bf5a:	fb01 2200 	mlale	r2, r1, r0, r2
 800bf5e:	9206      	strle	r2, [sp, #24]
 800bf60:	e7e0      	b.n	800bf24 <_strtod_l+0x23c>
 800bf62:	2700      	movs	r7, #0
 800bf64:	2101      	movs	r1, #1
 800bf66:	e77d      	b.n	800be64 <_strtod_l+0x17c>
 800bf68:	f04f 0e00 	mov.w	lr, #0
 800bf6c:	f108 0202 	add.w	r2, r8, #2
 800bf70:	9211      	str	r2, [sp, #68]	@ 0x44
 800bf72:	f898 2002 	ldrb.w	r2, [r8, #2]
 800bf76:	e786      	b.n	800be86 <_strtod_l+0x19e>
 800bf78:	f04f 0e01 	mov.w	lr, #1
 800bf7c:	e7f6      	b.n	800bf6c <_strtod_l+0x284>
 800bf7e:	bf00      	nop
 800bf80:	08011dc4 	.word	0x08011dc4
 800bf84:	08011a1a 	.word	0x08011a1a
 800bf88:	7ff00000 	.word	0x7ff00000
 800bf8c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800bf8e:	1c54      	adds	r4, r2, #1
 800bf90:	9411      	str	r4, [sp, #68]	@ 0x44
 800bf92:	7852      	ldrb	r2, [r2, #1]
 800bf94:	2a30      	cmp	r2, #48	@ 0x30
 800bf96:	d0f9      	beq.n	800bf8c <_strtod_l+0x2a4>
 800bf98:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 800bf9c:	2c08      	cmp	r4, #8
 800bf9e:	f63f af79 	bhi.w	800be94 <_strtod_l+0x1ac>
 800bfa2:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 800bfa6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800bfa8:	9209      	str	r2, [sp, #36]	@ 0x24
 800bfaa:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800bfac:	1c54      	adds	r4, r2, #1
 800bfae:	9411      	str	r4, [sp, #68]	@ 0x44
 800bfb0:	7852      	ldrb	r2, [r2, #1]
 800bfb2:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 800bfb6:	2e09      	cmp	r6, #9
 800bfb8:	d937      	bls.n	800c02a <_strtod_l+0x342>
 800bfba:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800bfbc:	1ba4      	subs	r4, r4, r6
 800bfbe:	2c08      	cmp	r4, #8
 800bfc0:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 800bfc4:	dc02      	bgt.n	800bfcc <_strtod_l+0x2e4>
 800bfc6:	4564      	cmp	r4, ip
 800bfc8:	bfa8      	it	ge
 800bfca:	4664      	movge	r4, ip
 800bfcc:	f1be 0f00 	cmp.w	lr, #0
 800bfd0:	d000      	beq.n	800bfd4 <_strtod_l+0x2ec>
 800bfd2:	4264      	negs	r4, r4
 800bfd4:	2b00      	cmp	r3, #0
 800bfd6:	d14d      	bne.n	800c074 <_strtod_l+0x38c>
 800bfd8:	9b07      	ldr	r3, [sp, #28]
 800bfda:	4318      	orrs	r0, r3
 800bfdc:	f47f aebf 	bne.w	800bd5e <_strtod_l+0x76>
 800bfe0:	2900      	cmp	r1, #0
 800bfe2:	f47f aed8 	bne.w	800bd96 <_strtod_l+0xae>
 800bfe6:	2a69      	cmp	r2, #105	@ 0x69
 800bfe8:	d027      	beq.n	800c03a <_strtod_l+0x352>
 800bfea:	dc24      	bgt.n	800c036 <_strtod_l+0x34e>
 800bfec:	2a49      	cmp	r2, #73	@ 0x49
 800bfee:	d024      	beq.n	800c03a <_strtod_l+0x352>
 800bff0:	2a4e      	cmp	r2, #78	@ 0x4e
 800bff2:	f47f aed0 	bne.w	800bd96 <_strtod_l+0xae>
 800bff6:	4997      	ldr	r1, [pc, #604]	@ (800c254 <_strtod_l+0x56c>)
 800bff8:	a811      	add	r0, sp, #68	@ 0x44
 800bffa:	f002 fee7 	bl	800edcc <__match>
 800bffe:	2800      	cmp	r0, #0
 800c000:	f43f aec9 	beq.w	800bd96 <_strtod_l+0xae>
 800c004:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c006:	781b      	ldrb	r3, [r3, #0]
 800c008:	2b28      	cmp	r3, #40	@ 0x28
 800c00a:	d12d      	bne.n	800c068 <_strtod_l+0x380>
 800c00c:	4992      	ldr	r1, [pc, #584]	@ (800c258 <_strtod_l+0x570>)
 800c00e:	aa14      	add	r2, sp, #80	@ 0x50
 800c010:	a811      	add	r0, sp, #68	@ 0x44
 800c012:	f002 feef 	bl	800edf4 <__hexnan>
 800c016:	2805      	cmp	r0, #5
 800c018:	d126      	bne.n	800c068 <_strtod_l+0x380>
 800c01a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c01c:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 800c020:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800c024:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800c028:	e699      	b.n	800bd5e <_strtod_l+0x76>
 800c02a:	240a      	movs	r4, #10
 800c02c:	fb04 2c0c 	mla	ip, r4, ip, r2
 800c030:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 800c034:	e7b9      	b.n	800bfaa <_strtod_l+0x2c2>
 800c036:	2a6e      	cmp	r2, #110	@ 0x6e
 800c038:	e7db      	b.n	800bff2 <_strtod_l+0x30a>
 800c03a:	4988      	ldr	r1, [pc, #544]	@ (800c25c <_strtod_l+0x574>)
 800c03c:	a811      	add	r0, sp, #68	@ 0x44
 800c03e:	f002 fec5 	bl	800edcc <__match>
 800c042:	2800      	cmp	r0, #0
 800c044:	f43f aea7 	beq.w	800bd96 <_strtod_l+0xae>
 800c048:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c04a:	4985      	ldr	r1, [pc, #532]	@ (800c260 <_strtod_l+0x578>)
 800c04c:	3b01      	subs	r3, #1
 800c04e:	a811      	add	r0, sp, #68	@ 0x44
 800c050:	9311      	str	r3, [sp, #68]	@ 0x44
 800c052:	f002 febb 	bl	800edcc <__match>
 800c056:	b910      	cbnz	r0, 800c05e <_strtod_l+0x376>
 800c058:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c05a:	3301      	adds	r3, #1
 800c05c:	9311      	str	r3, [sp, #68]	@ 0x44
 800c05e:	f8df b214 	ldr.w	fp, [pc, #532]	@ 800c274 <_strtod_l+0x58c>
 800c062:	f04f 0a00 	mov.w	sl, #0
 800c066:	e67a      	b.n	800bd5e <_strtod_l+0x76>
 800c068:	487e      	ldr	r0, [pc, #504]	@ (800c264 <_strtod_l+0x57c>)
 800c06a:	f001 fdc9 	bl	800dc00 <nan>
 800c06e:	ec5b ab10 	vmov	sl, fp, d0
 800c072:	e674      	b.n	800bd5e <_strtod_l+0x76>
 800c074:	ee07 9a90 	vmov	s15, r9
 800c078:	1be2      	subs	r2, r4, r7
 800c07a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800c07e:	2d00      	cmp	r5, #0
 800c080:	bf08      	it	eq
 800c082:	461d      	moveq	r5, r3
 800c084:	2b10      	cmp	r3, #16
 800c086:	9209      	str	r2, [sp, #36]	@ 0x24
 800c088:	461a      	mov	r2, r3
 800c08a:	bfa8      	it	ge
 800c08c:	2210      	movge	r2, #16
 800c08e:	2b09      	cmp	r3, #9
 800c090:	ec5b ab17 	vmov	sl, fp, d7
 800c094:	dc15      	bgt.n	800c0c2 <_strtod_l+0x3da>
 800c096:	1be1      	subs	r1, r4, r7
 800c098:	2900      	cmp	r1, #0
 800c09a:	f43f ae60 	beq.w	800bd5e <_strtod_l+0x76>
 800c09e:	eba4 0107 	sub.w	r1, r4, r7
 800c0a2:	dd72      	ble.n	800c18a <_strtod_l+0x4a2>
 800c0a4:	2916      	cmp	r1, #22
 800c0a6:	dc59      	bgt.n	800c15c <_strtod_l+0x474>
 800c0a8:	4b6f      	ldr	r3, [pc, #444]	@ (800c268 <_strtod_l+0x580>)
 800c0aa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c0ac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c0b0:	ed93 7b00 	vldr	d7, [r3]
 800c0b4:	ec4b ab16 	vmov	d6, sl, fp
 800c0b8:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c0bc:	ec5b ab17 	vmov	sl, fp, d7
 800c0c0:	e64d      	b.n	800bd5e <_strtod_l+0x76>
 800c0c2:	4969      	ldr	r1, [pc, #420]	@ (800c268 <_strtod_l+0x580>)
 800c0c4:	eddd 6a06 	vldr	s13, [sp, #24]
 800c0c8:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800c0cc:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 800c0d0:	2b0f      	cmp	r3, #15
 800c0d2:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 800c0d6:	eea7 6b05 	vfma.f64	d6, d7, d5
 800c0da:	ec5b ab16 	vmov	sl, fp, d6
 800c0de:	ddda      	ble.n	800c096 <_strtod_l+0x3ae>
 800c0e0:	1a9a      	subs	r2, r3, r2
 800c0e2:	1be1      	subs	r1, r4, r7
 800c0e4:	440a      	add	r2, r1
 800c0e6:	2a00      	cmp	r2, #0
 800c0e8:	f340 8094 	ble.w	800c214 <_strtod_l+0x52c>
 800c0ec:	f012 000f 	ands.w	r0, r2, #15
 800c0f0:	d00a      	beq.n	800c108 <_strtod_l+0x420>
 800c0f2:	495d      	ldr	r1, [pc, #372]	@ (800c268 <_strtod_l+0x580>)
 800c0f4:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800c0f8:	ed91 7b00 	vldr	d7, [r1]
 800c0fc:	ec4b ab16 	vmov	d6, sl, fp
 800c100:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c104:	ec5b ab17 	vmov	sl, fp, d7
 800c108:	f032 020f 	bics.w	r2, r2, #15
 800c10c:	d073      	beq.n	800c1f6 <_strtod_l+0x50e>
 800c10e:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 800c112:	dd47      	ble.n	800c1a4 <_strtod_l+0x4bc>
 800c114:	2400      	movs	r4, #0
 800c116:	4625      	mov	r5, r4
 800c118:	9407      	str	r4, [sp, #28]
 800c11a:	4626      	mov	r6, r4
 800c11c:	9a05      	ldr	r2, [sp, #20]
 800c11e:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800c274 <_strtod_l+0x58c>
 800c122:	2322      	movs	r3, #34	@ 0x22
 800c124:	6013      	str	r3, [r2, #0]
 800c126:	f04f 0a00 	mov.w	sl, #0
 800c12a:	9b07      	ldr	r3, [sp, #28]
 800c12c:	2b00      	cmp	r3, #0
 800c12e:	f43f ae16 	beq.w	800bd5e <_strtod_l+0x76>
 800c132:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800c134:	9805      	ldr	r0, [sp, #20]
 800c136:	f003 f801 	bl	800f13c <_Bfree>
 800c13a:	9805      	ldr	r0, [sp, #20]
 800c13c:	4631      	mov	r1, r6
 800c13e:	f002 fffd 	bl	800f13c <_Bfree>
 800c142:	9805      	ldr	r0, [sp, #20]
 800c144:	4629      	mov	r1, r5
 800c146:	f002 fff9 	bl	800f13c <_Bfree>
 800c14a:	9907      	ldr	r1, [sp, #28]
 800c14c:	9805      	ldr	r0, [sp, #20]
 800c14e:	f002 fff5 	bl	800f13c <_Bfree>
 800c152:	9805      	ldr	r0, [sp, #20]
 800c154:	4621      	mov	r1, r4
 800c156:	f002 fff1 	bl	800f13c <_Bfree>
 800c15a:	e600      	b.n	800bd5e <_strtod_l+0x76>
 800c15c:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 800c160:	1be0      	subs	r0, r4, r7
 800c162:	4281      	cmp	r1, r0
 800c164:	dbbc      	blt.n	800c0e0 <_strtod_l+0x3f8>
 800c166:	4a40      	ldr	r2, [pc, #256]	@ (800c268 <_strtod_l+0x580>)
 800c168:	f1c3 030f 	rsb	r3, r3, #15
 800c16c:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800c170:	ed91 7b00 	vldr	d7, [r1]
 800c174:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c176:	ec4b ab16 	vmov	d6, sl, fp
 800c17a:	1acb      	subs	r3, r1, r3
 800c17c:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800c180:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c184:	ed92 6b00 	vldr	d6, [r2]
 800c188:	e796      	b.n	800c0b8 <_strtod_l+0x3d0>
 800c18a:	3116      	adds	r1, #22
 800c18c:	dba8      	blt.n	800c0e0 <_strtod_l+0x3f8>
 800c18e:	4b36      	ldr	r3, [pc, #216]	@ (800c268 <_strtod_l+0x580>)
 800c190:	1b3c      	subs	r4, r7, r4
 800c192:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800c196:	ed94 7b00 	vldr	d7, [r4]
 800c19a:	ec4b ab16 	vmov	d6, sl, fp
 800c19e:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800c1a2:	e78b      	b.n	800c0bc <_strtod_l+0x3d4>
 800c1a4:	2000      	movs	r0, #0
 800c1a6:	ec4b ab17 	vmov	d7, sl, fp
 800c1aa:	4e30      	ldr	r6, [pc, #192]	@ (800c26c <_strtod_l+0x584>)
 800c1ac:	1112      	asrs	r2, r2, #4
 800c1ae:	4601      	mov	r1, r0
 800c1b0:	2a01      	cmp	r2, #1
 800c1b2:	dc23      	bgt.n	800c1fc <_strtod_l+0x514>
 800c1b4:	b108      	cbz	r0, 800c1ba <_strtod_l+0x4d2>
 800c1b6:	ec5b ab17 	vmov	sl, fp, d7
 800c1ba:	4a2c      	ldr	r2, [pc, #176]	@ (800c26c <_strtod_l+0x584>)
 800c1bc:	482c      	ldr	r0, [pc, #176]	@ (800c270 <_strtod_l+0x588>)
 800c1be:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800c1c2:	ed92 7b00 	vldr	d7, [r2]
 800c1c6:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800c1ca:	ec4b ab16 	vmov	d6, sl, fp
 800c1ce:	4a29      	ldr	r2, [pc, #164]	@ (800c274 <_strtod_l+0x58c>)
 800c1d0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c1d4:	ee17 1a90 	vmov	r1, s15
 800c1d8:	400a      	ands	r2, r1
 800c1da:	4282      	cmp	r2, r0
 800c1dc:	ec5b ab17 	vmov	sl, fp, d7
 800c1e0:	d898      	bhi.n	800c114 <_strtod_l+0x42c>
 800c1e2:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 800c1e6:	4282      	cmp	r2, r0
 800c1e8:	bf86      	itte	hi
 800c1ea:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 800c278 <_strtod_l+0x590>
 800c1ee:	f04f 3aff 	movhi.w	sl, #4294967295
 800c1f2:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 800c1f6:	2200      	movs	r2, #0
 800c1f8:	9206      	str	r2, [sp, #24]
 800c1fa:	e076      	b.n	800c2ea <_strtod_l+0x602>
 800c1fc:	f012 0f01 	tst.w	r2, #1
 800c200:	d004      	beq.n	800c20c <_strtod_l+0x524>
 800c202:	ed96 6b00 	vldr	d6, [r6]
 800c206:	2001      	movs	r0, #1
 800c208:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c20c:	3101      	adds	r1, #1
 800c20e:	1052      	asrs	r2, r2, #1
 800c210:	3608      	adds	r6, #8
 800c212:	e7cd      	b.n	800c1b0 <_strtod_l+0x4c8>
 800c214:	d0ef      	beq.n	800c1f6 <_strtod_l+0x50e>
 800c216:	4252      	negs	r2, r2
 800c218:	f012 000f 	ands.w	r0, r2, #15
 800c21c:	d00a      	beq.n	800c234 <_strtod_l+0x54c>
 800c21e:	4912      	ldr	r1, [pc, #72]	@ (800c268 <_strtod_l+0x580>)
 800c220:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800c224:	ed91 7b00 	vldr	d7, [r1]
 800c228:	ec4b ab16 	vmov	d6, sl, fp
 800c22c:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800c230:	ec5b ab17 	vmov	sl, fp, d7
 800c234:	1112      	asrs	r2, r2, #4
 800c236:	d0de      	beq.n	800c1f6 <_strtod_l+0x50e>
 800c238:	2a1f      	cmp	r2, #31
 800c23a:	dd1f      	ble.n	800c27c <_strtod_l+0x594>
 800c23c:	2400      	movs	r4, #0
 800c23e:	4625      	mov	r5, r4
 800c240:	9407      	str	r4, [sp, #28]
 800c242:	4626      	mov	r6, r4
 800c244:	9a05      	ldr	r2, [sp, #20]
 800c246:	2322      	movs	r3, #34	@ 0x22
 800c248:	f04f 0a00 	mov.w	sl, #0
 800c24c:	f04f 0b00 	mov.w	fp, #0
 800c250:	6013      	str	r3, [r2, #0]
 800c252:	e76a      	b.n	800c12a <_strtod_l+0x442>
 800c254:	08011b0f 	.word	0x08011b0f
 800c258:	08011db0 	.word	0x08011db0
 800c25c:	08011b07 	.word	0x08011b07
 800c260:	08011bf1 	.word	0x08011bf1
 800c264:	080112a7 	.word	0x080112a7
 800c268:	08011f38 	.word	0x08011f38
 800c26c:	08011f10 	.word	0x08011f10
 800c270:	7ca00000 	.word	0x7ca00000
 800c274:	7ff00000 	.word	0x7ff00000
 800c278:	7fefffff 	.word	0x7fefffff
 800c27c:	f012 0110 	ands.w	r1, r2, #16
 800c280:	bf18      	it	ne
 800c282:	216a      	movne	r1, #106	@ 0x6a
 800c284:	9106      	str	r1, [sp, #24]
 800c286:	ec4b ab17 	vmov	d7, sl, fp
 800c28a:	49af      	ldr	r1, [pc, #700]	@ (800c548 <_strtod_l+0x860>)
 800c28c:	2000      	movs	r0, #0
 800c28e:	07d6      	lsls	r6, r2, #31
 800c290:	d504      	bpl.n	800c29c <_strtod_l+0x5b4>
 800c292:	ed91 6b00 	vldr	d6, [r1]
 800c296:	2001      	movs	r0, #1
 800c298:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c29c:	1052      	asrs	r2, r2, #1
 800c29e:	f101 0108 	add.w	r1, r1, #8
 800c2a2:	d1f4      	bne.n	800c28e <_strtod_l+0x5a6>
 800c2a4:	b108      	cbz	r0, 800c2aa <_strtod_l+0x5c2>
 800c2a6:	ec5b ab17 	vmov	sl, fp, d7
 800c2aa:	9a06      	ldr	r2, [sp, #24]
 800c2ac:	b1b2      	cbz	r2, 800c2dc <_strtod_l+0x5f4>
 800c2ae:	f3cb 510a 	ubfx	r1, fp, #20, #11
 800c2b2:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 800c2b6:	2a00      	cmp	r2, #0
 800c2b8:	4658      	mov	r0, fp
 800c2ba:	dd0f      	ble.n	800c2dc <_strtod_l+0x5f4>
 800c2bc:	2a1f      	cmp	r2, #31
 800c2be:	dd55      	ble.n	800c36c <_strtod_l+0x684>
 800c2c0:	2a34      	cmp	r2, #52	@ 0x34
 800c2c2:	bfde      	ittt	le
 800c2c4:	f04f 32ff 	movle.w	r2, #4294967295
 800c2c8:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 800c2cc:	408a      	lslle	r2, r1
 800c2ce:	f04f 0a00 	mov.w	sl, #0
 800c2d2:	bfcc      	ite	gt
 800c2d4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800c2d8:	ea02 0b00 	andle.w	fp, r2, r0
 800c2dc:	ec4b ab17 	vmov	d7, sl, fp
 800c2e0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800c2e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2e8:	d0a8      	beq.n	800c23c <_strtod_l+0x554>
 800c2ea:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c2ec:	9805      	ldr	r0, [sp, #20]
 800c2ee:	f8cd 9000 	str.w	r9, [sp]
 800c2f2:	462a      	mov	r2, r5
 800c2f4:	f002 ff8a 	bl	800f20c <__s2b>
 800c2f8:	9007      	str	r0, [sp, #28]
 800c2fa:	2800      	cmp	r0, #0
 800c2fc:	f43f af0a 	beq.w	800c114 <_strtod_l+0x42c>
 800c300:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c302:	1b3f      	subs	r7, r7, r4
 800c304:	2b00      	cmp	r3, #0
 800c306:	bfb4      	ite	lt
 800c308:	463b      	movlt	r3, r7
 800c30a:	2300      	movge	r3, #0
 800c30c:	930a      	str	r3, [sp, #40]	@ 0x28
 800c30e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c310:	ed9f bb89 	vldr	d11, [pc, #548]	@ 800c538 <_strtod_l+0x850>
 800c314:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800c318:	2400      	movs	r4, #0
 800c31a:	930d      	str	r3, [sp, #52]	@ 0x34
 800c31c:	4625      	mov	r5, r4
 800c31e:	9b07      	ldr	r3, [sp, #28]
 800c320:	9805      	ldr	r0, [sp, #20]
 800c322:	6859      	ldr	r1, [r3, #4]
 800c324:	f002 feca 	bl	800f0bc <_Balloc>
 800c328:	4606      	mov	r6, r0
 800c32a:	2800      	cmp	r0, #0
 800c32c:	f43f aef6 	beq.w	800c11c <_strtod_l+0x434>
 800c330:	9b07      	ldr	r3, [sp, #28]
 800c332:	691a      	ldr	r2, [r3, #16]
 800c334:	ec4b ab19 	vmov	d9, sl, fp
 800c338:	3202      	adds	r2, #2
 800c33a:	f103 010c 	add.w	r1, r3, #12
 800c33e:	0092      	lsls	r2, r2, #2
 800c340:	300c      	adds	r0, #12
 800c342:	f001 fc4c 	bl	800dbde <memcpy>
 800c346:	eeb0 0b49 	vmov.f64	d0, d9
 800c34a:	9805      	ldr	r0, [sp, #20]
 800c34c:	aa14      	add	r2, sp, #80	@ 0x50
 800c34e:	a913      	add	r1, sp, #76	@ 0x4c
 800c350:	f003 fa90 	bl	800f874 <__d2b>
 800c354:	9012      	str	r0, [sp, #72]	@ 0x48
 800c356:	2800      	cmp	r0, #0
 800c358:	f43f aee0 	beq.w	800c11c <_strtod_l+0x434>
 800c35c:	9805      	ldr	r0, [sp, #20]
 800c35e:	2101      	movs	r1, #1
 800c360:	f002 ffea 	bl	800f338 <__i2b>
 800c364:	4605      	mov	r5, r0
 800c366:	b940      	cbnz	r0, 800c37a <_strtod_l+0x692>
 800c368:	2500      	movs	r5, #0
 800c36a:	e6d7      	b.n	800c11c <_strtod_l+0x434>
 800c36c:	f04f 31ff 	mov.w	r1, #4294967295
 800c370:	fa01 f202 	lsl.w	r2, r1, r2
 800c374:	ea02 0a0a 	and.w	sl, r2, sl
 800c378:	e7b0      	b.n	800c2dc <_strtod_l+0x5f4>
 800c37a:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 800c37c:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800c37e:	2f00      	cmp	r7, #0
 800c380:	bfab      	itete	ge
 800c382:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 800c384:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 800c386:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 800c38a:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 800c38e:	bfac      	ite	ge
 800c390:	eb07 0903 	addge.w	r9, r7, r3
 800c394:	eba3 0807 	sublt.w	r8, r3, r7
 800c398:	9b06      	ldr	r3, [sp, #24]
 800c39a:	1aff      	subs	r7, r7, r3
 800c39c:	4417      	add	r7, r2
 800c39e:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 800c3a2:	4a6a      	ldr	r2, [pc, #424]	@ (800c54c <_strtod_l+0x864>)
 800c3a4:	3f01      	subs	r7, #1
 800c3a6:	4297      	cmp	r7, r2
 800c3a8:	da51      	bge.n	800c44e <_strtod_l+0x766>
 800c3aa:	1bd1      	subs	r1, r2, r7
 800c3ac:	291f      	cmp	r1, #31
 800c3ae:	eba3 0301 	sub.w	r3, r3, r1
 800c3b2:	f04f 0201 	mov.w	r2, #1
 800c3b6:	dc3e      	bgt.n	800c436 <_strtod_l+0x74e>
 800c3b8:	408a      	lsls	r2, r1
 800c3ba:	920c      	str	r2, [sp, #48]	@ 0x30
 800c3bc:	2200      	movs	r2, #0
 800c3be:	920b      	str	r2, [sp, #44]	@ 0x2c
 800c3c0:	eb09 0703 	add.w	r7, r9, r3
 800c3c4:	4498      	add	r8, r3
 800c3c6:	9b06      	ldr	r3, [sp, #24]
 800c3c8:	45b9      	cmp	r9, r7
 800c3ca:	4498      	add	r8, r3
 800c3cc:	464b      	mov	r3, r9
 800c3ce:	bfa8      	it	ge
 800c3d0:	463b      	movge	r3, r7
 800c3d2:	4543      	cmp	r3, r8
 800c3d4:	bfa8      	it	ge
 800c3d6:	4643      	movge	r3, r8
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	bfc2      	ittt	gt
 800c3dc:	1aff      	subgt	r7, r7, r3
 800c3de:	eba8 0803 	subgt.w	r8, r8, r3
 800c3e2:	eba9 0903 	subgt.w	r9, r9, r3
 800c3e6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c3e8:	2b00      	cmp	r3, #0
 800c3ea:	dd16      	ble.n	800c41a <_strtod_l+0x732>
 800c3ec:	4629      	mov	r1, r5
 800c3ee:	9805      	ldr	r0, [sp, #20]
 800c3f0:	461a      	mov	r2, r3
 800c3f2:	f003 f859 	bl	800f4a8 <__pow5mult>
 800c3f6:	4605      	mov	r5, r0
 800c3f8:	2800      	cmp	r0, #0
 800c3fa:	d0b5      	beq.n	800c368 <_strtod_l+0x680>
 800c3fc:	4601      	mov	r1, r0
 800c3fe:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c400:	9805      	ldr	r0, [sp, #20]
 800c402:	f002 ffaf 	bl	800f364 <__multiply>
 800c406:	900f      	str	r0, [sp, #60]	@ 0x3c
 800c408:	2800      	cmp	r0, #0
 800c40a:	f43f ae87 	beq.w	800c11c <_strtod_l+0x434>
 800c40e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800c410:	9805      	ldr	r0, [sp, #20]
 800c412:	f002 fe93 	bl	800f13c <_Bfree>
 800c416:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c418:	9312      	str	r3, [sp, #72]	@ 0x48
 800c41a:	2f00      	cmp	r7, #0
 800c41c:	dc1b      	bgt.n	800c456 <_strtod_l+0x76e>
 800c41e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c420:	2b00      	cmp	r3, #0
 800c422:	dd21      	ble.n	800c468 <_strtod_l+0x780>
 800c424:	4631      	mov	r1, r6
 800c426:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c428:	9805      	ldr	r0, [sp, #20]
 800c42a:	f003 f83d 	bl	800f4a8 <__pow5mult>
 800c42e:	4606      	mov	r6, r0
 800c430:	b9d0      	cbnz	r0, 800c468 <_strtod_l+0x780>
 800c432:	2600      	movs	r6, #0
 800c434:	e672      	b.n	800c11c <_strtod_l+0x434>
 800c436:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 800c43a:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 800c43e:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 800c442:	37e2      	adds	r7, #226	@ 0xe2
 800c444:	fa02 f107 	lsl.w	r1, r2, r7
 800c448:	910b      	str	r1, [sp, #44]	@ 0x2c
 800c44a:	920c      	str	r2, [sp, #48]	@ 0x30
 800c44c:	e7b8      	b.n	800c3c0 <_strtod_l+0x6d8>
 800c44e:	2200      	movs	r2, #0
 800c450:	920b      	str	r2, [sp, #44]	@ 0x2c
 800c452:	2201      	movs	r2, #1
 800c454:	e7f9      	b.n	800c44a <_strtod_l+0x762>
 800c456:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800c458:	9805      	ldr	r0, [sp, #20]
 800c45a:	463a      	mov	r2, r7
 800c45c:	f003 f87e 	bl	800f55c <__lshift>
 800c460:	9012      	str	r0, [sp, #72]	@ 0x48
 800c462:	2800      	cmp	r0, #0
 800c464:	d1db      	bne.n	800c41e <_strtod_l+0x736>
 800c466:	e659      	b.n	800c11c <_strtod_l+0x434>
 800c468:	f1b8 0f00 	cmp.w	r8, #0
 800c46c:	dd07      	ble.n	800c47e <_strtod_l+0x796>
 800c46e:	4631      	mov	r1, r6
 800c470:	9805      	ldr	r0, [sp, #20]
 800c472:	4642      	mov	r2, r8
 800c474:	f003 f872 	bl	800f55c <__lshift>
 800c478:	4606      	mov	r6, r0
 800c47a:	2800      	cmp	r0, #0
 800c47c:	d0d9      	beq.n	800c432 <_strtod_l+0x74a>
 800c47e:	f1b9 0f00 	cmp.w	r9, #0
 800c482:	dd08      	ble.n	800c496 <_strtod_l+0x7ae>
 800c484:	4629      	mov	r1, r5
 800c486:	9805      	ldr	r0, [sp, #20]
 800c488:	464a      	mov	r2, r9
 800c48a:	f003 f867 	bl	800f55c <__lshift>
 800c48e:	4605      	mov	r5, r0
 800c490:	2800      	cmp	r0, #0
 800c492:	f43f ae43 	beq.w	800c11c <_strtod_l+0x434>
 800c496:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800c498:	9805      	ldr	r0, [sp, #20]
 800c49a:	4632      	mov	r2, r6
 800c49c:	f003 f8e6 	bl	800f66c <__mdiff>
 800c4a0:	4604      	mov	r4, r0
 800c4a2:	2800      	cmp	r0, #0
 800c4a4:	f43f ae3a 	beq.w	800c11c <_strtod_l+0x434>
 800c4a8:	2300      	movs	r3, #0
 800c4aa:	f8d0 800c 	ldr.w	r8, [r0, #12]
 800c4ae:	60c3      	str	r3, [r0, #12]
 800c4b0:	4629      	mov	r1, r5
 800c4b2:	f003 f8bf 	bl	800f634 <__mcmp>
 800c4b6:	2800      	cmp	r0, #0
 800c4b8:	da4c      	bge.n	800c554 <_strtod_l+0x86c>
 800c4ba:	ea58 080a 	orrs.w	r8, r8, sl
 800c4be:	d172      	bne.n	800c5a6 <_strtod_l+0x8be>
 800c4c0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c4c4:	2b00      	cmp	r3, #0
 800c4c6:	d16e      	bne.n	800c5a6 <_strtod_l+0x8be>
 800c4c8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c4cc:	0d1b      	lsrs	r3, r3, #20
 800c4ce:	051b      	lsls	r3, r3, #20
 800c4d0:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800c4d4:	d967      	bls.n	800c5a6 <_strtod_l+0x8be>
 800c4d6:	6963      	ldr	r3, [r4, #20]
 800c4d8:	b913      	cbnz	r3, 800c4e0 <_strtod_l+0x7f8>
 800c4da:	6923      	ldr	r3, [r4, #16]
 800c4dc:	2b01      	cmp	r3, #1
 800c4de:	dd62      	ble.n	800c5a6 <_strtod_l+0x8be>
 800c4e0:	4621      	mov	r1, r4
 800c4e2:	2201      	movs	r2, #1
 800c4e4:	9805      	ldr	r0, [sp, #20]
 800c4e6:	f003 f839 	bl	800f55c <__lshift>
 800c4ea:	4629      	mov	r1, r5
 800c4ec:	4604      	mov	r4, r0
 800c4ee:	f003 f8a1 	bl	800f634 <__mcmp>
 800c4f2:	2800      	cmp	r0, #0
 800c4f4:	dd57      	ble.n	800c5a6 <_strtod_l+0x8be>
 800c4f6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c4fa:	9a06      	ldr	r2, [sp, #24]
 800c4fc:	0d1b      	lsrs	r3, r3, #20
 800c4fe:	051b      	lsls	r3, r3, #20
 800c500:	2a00      	cmp	r2, #0
 800c502:	d06e      	beq.n	800c5e2 <_strtod_l+0x8fa>
 800c504:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800c508:	d86b      	bhi.n	800c5e2 <_strtod_l+0x8fa>
 800c50a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800c50e:	f67f ae99 	bls.w	800c244 <_strtod_l+0x55c>
 800c512:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 800c540 <_strtod_l+0x858>
 800c516:	ec4b ab16 	vmov	d6, sl, fp
 800c51a:	4b0d      	ldr	r3, [pc, #52]	@ (800c550 <_strtod_l+0x868>)
 800c51c:	ee26 7b07 	vmul.f64	d7, d6, d7
 800c520:	ee17 2a90 	vmov	r2, s15
 800c524:	4013      	ands	r3, r2
 800c526:	ec5b ab17 	vmov	sl, fp, d7
 800c52a:	2b00      	cmp	r3, #0
 800c52c:	f47f ae01 	bne.w	800c132 <_strtod_l+0x44a>
 800c530:	9a05      	ldr	r2, [sp, #20]
 800c532:	2322      	movs	r3, #34	@ 0x22
 800c534:	6013      	str	r3, [r2, #0]
 800c536:	e5fc      	b.n	800c132 <_strtod_l+0x44a>
 800c538:	ffc00000 	.word	0xffc00000
 800c53c:	41dfffff 	.word	0x41dfffff
 800c540:	00000000 	.word	0x00000000
 800c544:	39500000 	.word	0x39500000
 800c548:	08011dd8 	.word	0x08011dd8
 800c54c:	fffffc02 	.word	0xfffffc02
 800c550:	7ff00000 	.word	0x7ff00000
 800c554:	46d9      	mov	r9, fp
 800c556:	d15d      	bne.n	800c614 <_strtod_l+0x92c>
 800c558:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c55c:	f1b8 0f00 	cmp.w	r8, #0
 800c560:	d02a      	beq.n	800c5b8 <_strtod_l+0x8d0>
 800c562:	4aa9      	ldr	r2, [pc, #676]	@ (800c808 <_strtod_l+0xb20>)
 800c564:	4293      	cmp	r3, r2
 800c566:	d12a      	bne.n	800c5be <_strtod_l+0x8d6>
 800c568:	9b06      	ldr	r3, [sp, #24]
 800c56a:	4652      	mov	r2, sl
 800c56c:	b1fb      	cbz	r3, 800c5ae <_strtod_l+0x8c6>
 800c56e:	4ba7      	ldr	r3, [pc, #668]	@ (800c80c <_strtod_l+0xb24>)
 800c570:	ea0b 0303 	and.w	r3, fp, r3
 800c574:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800c578:	f04f 31ff 	mov.w	r1, #4294967295
 800c57c:	d81a      	bhi.n	800c5b4 <_strtod_l+0x8cc>
 800c57e:	0d1b      	lsrs	r3, r3, #20
 800c580:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c584:	fa01 f303 	lsl.w	r3, r1, r3
 800c588:	429a      	cmp	r2, r3
 800c58a:	d118      	bne.n	800c5be <_strtod_l+0x8d6>
 800c58c:	4ba0      	ldr	r3, [pc, #640]	@ (800c810 <_strtod_l+0xb28>)
 800c58e:	4599      	cmp	r9, r3
 800c590:	d102      	bne.n	800c598 <_strtod_l+0x8b0>
 800c592:	3201      	adds	r2, #1
 800c594:	f43f adc2 	beq.w	800c11c <_strtod_l+0x434>
 800c598:	4b9c      	ldr	r3, [pc, #624]	@ (800c80c <_strtod_l+0xb24>)
 800c59a:	ea09 0303 	and.w	r3, r9, r3
 800c59e:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 800c5a2:	f04f 0a00 	mov.w	sl, #0
 800c5a6:	9b06      	ldr	r3, [sp, #24]
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	d1b2      	bne.n	800c512 <_strtod_l+0x82a>
 800c5ac:	e5c1      	b.n	800c132 <_strtod_l+0x44a>
 800c5ae:	f04f 33ff 	mov.w	r3, #4294967295
 800c5b2:	e7e9      	b.n	800c588 <_strtod_l+0x8a0>
 800c5b4:	460b      	mov	r3, r1
 800c5b6:	e7e7      	b.n	800c588 <_strtod_l+0x8a0>
 800c5b8:	ea53 030a 	orrs.w	r3, r3, sl
 800c5bc:	d09b      	beq.n	800c4f6 <_strtod_l+0x80e>
 800c5be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c5c0:	b1c3      	cbz	r3, 800c5f4 <_strtod_l+0x90c>
 800c5c2:	ea13 0f09 	tst.w	r3, r9
 800c5c6:	d0ee      	beq.n	800c5a6 <_strtod_l+0x8be>
 800c5c8:	9a06      	ldr	r2, [sp, #24]
 800c5ca:	4650      	mov	r0, sl
 800c5cc:	4659      	mov	r1, fp
 800c5ce:	f1b8 0f00 	cmp.w	r8, #0
 800c5d2:	d013      	beq.n	800c5fc <_strtod_l+0x914>
 800c5d4:	f7ff fb6b 	bl	800bcae <sulp>
 800c5d8:	ee39 7b00 	vadd.f64	d7, d9, d0
 800c5dc:	ec5b ab17 	vmov	sl, fp, d7
 800c5e0:	e7e1      	b.n	800c5a6 <_strtod_l+0x8be>
 800c5e2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800c5e6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800c5ea:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800c5ee:	f04f 3aff 	mov.w	sl, #4294967295
 800c5f2:	e7d8      	b.n	800c5a6 <_strtod_l+0x8be>
 800c5f4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c5f6:	ea13 0f0a 	tst.w	r3, sl
 800c5fa:	e7e4      	b.n	800c5c6 <_strtod_l+0x8de>
 800c5fc:	f7ff fb57 	bl	800bcae <sulp>
 800c600:	ee39 0b40 	vsub.f64	d0, d9, d0
 800c604:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800c608:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c60c:	ec5b ab10 	vmov	sl, fp, d0
 800c610:	d1c9      	bne.n	800c5a6 <_strtod_l+0x8be>
 800c612:	e617      	b.n	800c244 <_strtod_l+0x55c>
 800c614:	4629      	mov	r1, r5
 800c616:	4620      	mov	r0, r4
 800c618:	f003 f984 	bl	800f924 <__ratio>
 800c61c:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 800c620:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800c624:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c628:	d85d      	bhi.n	800c6e6 <_strtod_l+0x9fe>
 800c62a:	f1b8 0f00 	cmp.w	r8, #0
 800c62e:	d164      	bne.n	800c6fa <_strtod_l+0xa12>
 800c630:	f1ba 0f00 	cmp.w	sl, #0
 800c634:	d14b      	bne.n	800c6ce <_strtod_l+0x9e6>
 800c636:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c63a:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800c63e:	2b00      	cmp	r3, #0
 800c640:	d160      	bne.n	800c704 <_strtod_l+0xa1c>
 800c642:	eeb4 0bc8 	vcmpe.f64	d0, d8
 800c646:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800c64a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c64e:	d401      	bmi.n	800c654 <_strtod_l+0x96c>
 800c650:	ee20 8b08 	vmul.f64	d8, d0, d8
 800c654:	eeb1 ab48 	vneg.f64	d10, d8
 800c658:	486c      	ldr	r0, [pc, #432]	@ (800c80c <_strtod_l+0xb24>)
 800c65a:	496e      	ldr	r1, [pc, #440]	@ (800c814 <_strtod_l+0xb2c>)
 800c65c:	ea09 0700 	and.w	r7, r9, r0
 800c660:	428f      	cmp	r7, r1
 800c662:	ec53 2b1a 	vmov	r2, r3, d10
 800c666:	d17d      	bne.n	800c764 <_strtod_l+0xa7c>
 800c668:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 800c66c:	ec4b ab1c 	vmov	d12, sl, fp
 800c670:	eeb0 0b4c 	vmov.f64	d0, d12
 800c674:	f003 f88e 	bl	800f794 <__ulp>
 800c678:	4864      	ldr	r0, [pc, #400]	@ (800c80c <_strtod_l+0xb24>)
 800c67a:	eea0 cb0a 	vfma.f64	d12, d0, d10
 800c67e:	ee1c 3a90 	vmov	r3, s25
 800c682:	4a65      	ldr	r2, [pc, #404]	@ (800c818 <_strtod_l+0xb30>)
 800c684:	ea03 0100 	and.w	r1, r3, r0
 800c688:	4291      	cmp	r1, r2
 800c68a:	ec5b ab1c 	vmov	sl, fp, d12
 800c68e:	d93c      	bls.n	800c70a <_strtod_l+0xa22>
 800c690:	ee19 2a90 	vmov	r2, s19
 800c694:	4b5e      	ldr	r3, [pc, #376]	@ (800c810 <_strtod_l+0xb28>)
 800c696:	429a      	cmp	r2, r3
 800c698:	d104      	bne.n	800c6a4 <_strtod_l+0x9bc>
 800c69a:	ee19 3a10 	vmov	r3, s18
 800c69e:	3301      	adds	r3, #1
 800c6a0:	f43f ad3c 	beq.w	800c11c <_strtod_l+0x434>
 800c6a4:	f8df b168 	ldr.w	fp, [pc, #360]	@ 800c810 <_strtod_l+0xb28>
 800c6a8:	f04f 3aff 	mov.w	sl, #4294967295
 800c6ac:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800c6ae:	9805      	ldr	r0, [sp, #20]
 800c6b0:	f002 fd44 	bl	800f13c <_Bfree>
 800c6b4:	9805      	ldr	r0, [sp, #20]
 800c6b6:	4631      	mov	r1, r6
 800c6b8:	f002 fd40 	bl	800f13c <_Bfree>
 800c6bc:	9805      	ldr	r0, [sp, #20]
 800c6be:	4629      	mov	r1, r5
 800c6c0:	f002 fd3c 	bl	800f13c <_Bfree>
 800c6c4:	9805      	ldr	r0, [sp, #20]
 800c6c6:	4621      	mov	r1, r4
 800c6c8:	f002 fd38 	bl	800f13c <_Bfree>
 800c6cc:	e627      	b.n	800c31e <_strtod_l+0x636>
 800c6ce:	f1ba 0f01 	cmp.w	sl, #1
 800c6d2:	d103      	bne.n	800c6dc <_strtod_l+0x9f4>
 800c6d4:	f1bb 0f00 	cmp.w	fp, #0
 800c6d8:	f43f adb4 	beq.w	800c244 <_strtod_l+0x55c>
 800c6dc:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800c6e0:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800c6e4:	e7b8      	b.n	800c658 <_strtod_l+0x970>
 800c6e6:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800c6ea:	ee20 8b08 	vmul.f64	d8, d0, d8
 800c6ee:	f1b8 0f00 	cmp.w	r8, #0
 800c6f2:	d0af      	beq.n	800c654 <_strtod_l+0x96c>
 800c6f4:	eeb0 ab48 	vmov.f64	d10, d8
 800c6f8:	e7ae      	b.n	800c658 <_strtod_l+0x970>
 800c6fa:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 800c6fe:	eeb0 8b4a 	vmov.f64	d8, d10
 800c702:	e7a9      	b.n	800c658 <_strtod_l+0x970>
 800c704:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800c708:	e7a6      	b.n	800c658 <_strtod_l+0x970>
 800c70a:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800c70e:	9b06      	ldr	r3, [sp, #24]
 800c710:	46d9      	mov	r9, fp
 800c712:	2b00      	cmp	r3, #0
 800c714:	d1ca      	bne.n	800c6ac <_strtod_l+0x9c4>
 800c716:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c71a:	0d1b      	lsrs	r3, r3, #20
 800c71c:	051b      	lsls	r3, r3, #20
 800c71e:	429f      	cmp	r7, r3
 800c720:	d1c4      	bne.n	800c6ac <_strtod_l+0x9c4>
 800c722:	ec51 0b18 	vmov	r0, r1, d8
 800c726:	f7f4 f817 	bl	8000758 <__aeabi_d2lz>
 800c72a:	f7f3 ffcf 	bl	80006cc <__aeabi_l2d>
 800c72e:	f3cb 0913 	ubfx	r9, fp, #0, #20
 800c732:	ec41 0b17 	vmov	d7, r0, r1
 800c736:	ea49 090a 	orr.w	r9, r9, sl
 800c73a:	ea59 0908 	orrs.w	r9, r9, r8
 800c73e:	ee38 8b47 	vsub.f64	d8, d8, d7
 800c742:	d03c      	beq.n	800c7be <_strtod_l+0xad6>
 800c744:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 800c7f0 <_strtod_l+0xb08>
 800c748:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800c74c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c750:	f53f acef 	bmi.w	800c132 <_strtod_l+0x44a>
 800c754:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 800c7f8 <_strtod_l+0xb10>
 800c758:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800c75c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c760:	dda4      	ble.n	800c6ac <_strtod_l+0x9c4>
 800c762:	e4e6      	b.n	800c132 <_strtod_l+0x44a>
 800c764:	9906      	ldr	r1, [sp, #24]
 800c766:	b1e1      	cbz	r1, 800c7a2 <_strtod_l+0xaba>
 800c768:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 800c76c:	d819      	bhi.n	800c7a2 <_strtod_l+0xaba>
 800c76e:	eeb4 8bcb 	vcmpe.f64	d8, d11
 800c772:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c776:	d811      	bhi.n	800c79c <_strtod_l+0xab4>
 800c778:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 800c77c:	ee18 3a10 	vmov	r3, s16
 800c780:	2b01      	cmp	r3, #1
 800c782:	bf38      	it	cc
 800c784:	2301      	movcc	r3, #1
 800c786:	ee08 3a10 	vmov	s16, r3
 800c78a:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 800c78e:	f1b8 0f00 	cmp.w	r8, #0
 800c792:	d111      	bne.n	800c7b8 <_strtod_l+0xad0>
 800c794:	eeb1 7b48 	vneg.f64	d7, d8
 800c798:	ec53 2b17 	vmov	r2, r3, d7
 800c79c:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 800c7a0:	1bcb      	subs	r3, r1, r7
 800c7a2:	eeb0 0b49 	vmov.f64	d0, d9
 800c7a6:	ec43 2b1a 	vmov	d10, r2, r3
 800c7aa:	f002 fff3 	bl	800f794 <__ulp>
 800c7ae:	eeaa 9b00 	vfma.f64	d9, d10, d0
 800c7b2:	ec5b ab19 	vmov	sl, fp, d9
 800c7b6:	e7aa      	b.n	800c70e <_strtod_l+0xa26>
 800c7b8:	eeb0 7b48 	vmov.f64	d7, d8
 800c7bc:	e7ec      	b.n	800c798 <_strtod_l+0xab0>
 800c7be:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 800c800 <_strtod_l+0xb18>
 800c7c2:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800c7c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c7ca:	f57f af6f 	bpl.w	800c6ac <_strtod_l+0x9c4>
 800c7ce:	e4b0      	b.n	800c132 <_strtod_l+0x44a>
 800c7d0:	2300      	movs	r3, #0
 800c7d2:	9308      	str	r3, [sp, #32]
 800c7d4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c7d6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c7d8:	6013      	str	r3, [r2, #0]
 800c7da:	f7ff bac4 	b.w	800bd66 <_strtod_l+0x7e>
 800c7de:	2a65      	cmp	r2, #101	@ 0x65
 800c7e0:	f43f abbf 	beq.w	800bf62 <_strtod_l+0x27a>
 800c7e4:	2a45      	cmp	r2, #69	@ 0x45
 800c7e6:	f43f abbc 	beq.w	800bf62 <_strtod_l+0x27a>
 800c7ea:	2101      	movs	r1, #1
 800c7ec:	f7ff bbf4 	b.w	800bfd8 <_strtod_l+0x2f0>
 800c7f0:	94a03595 	.word	0x94a03595
 800c7f4:	3fdfffff 	.word	0x3fdfffff
 800c7f8:	35afe535 	.word	0x35afe535
 800c7fc:	3fe00000 	.word	0x3fe00000
 800c800:	94a03595 	.word	0x94a03595
 800c804:	3fcfffff 	.word	0x3fcfffff
 800c808:	000fffff 	.word	0x000fffff
 800c80c:	7ff00000 	.word	0x7ff00000
 800c810:	7fefffff 	.word	0x7fefffff
 800c814:	7fe00000 	.word	0x7fe00000
 800c818:	7c9fffff 	.word	0x7c9fffff

0800c81c <_strtod_r>:
 800c81c:	4b01      	ldr	r3, [pc, #4]	@ (800c824 <_strtod_r+0x8>)
 800c81e:	f7ff ba63 	b.w	800bce8 <_strtod_l>
 800c822:	bf00      	nop
 800c824:	240001e4 	.word	0x240001e4

0800c828 <strtod>:
 800c828:	460a      	mov	r2, r1
 800c82a:	4601      	mov	r1, r0
 800c82c:	4802      	ldr	r0, [pc, #8]	@ (800c838 <strtod+0x10>)
 800c82e:	4b03      	ldr	r3, [pc, #12]	@ (800c83c <strtod+0x14>)
 800c830:	6800      	ldr	r0, [r0, #0]
 800c832:	f7ff ba59 	b.w	800bce8 <_strtod_l>
 800c836:	bf00      	nop
 800c838:	24000350 	.word	0x24000350
 800c83c:	240001e4 	.word	0x240001e4

0800c840 <_strtol_l.isra.0>:
 800c840:	2b24      	cmp	r3, #36	@ 0x24
 800c842:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c846:	4686      	mov	lr, r0
 800c848:	4690      	mov	r8, r2
 800c84a:	d801      	bhi.n	800c850 <_strtol_l.isra.0+0x10>
 800c84c:	2b01      	cmp	r3, #1
 800c84e:	d106      	bne.n	800c85e <_strtol_l.isra.0+0x1e>
 800c850:	f001 f998 	bl	800db84 <__errno>
 800c854:	2316      	movs	r3, #22
 800c856:	6003      	str	r3, [r0, #0]
 800c858:	2000      	movs	r0, #0
 800c85a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c85e:	4834      	ldr	r0, [pc, #208]	@ (800c930 <_strtol_l.isra.0+0xf0>)
 800c860:	460d      	mov	r5, r1
 800c862:	462a      	mov	r2, r5
 800c864:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c868:	5d06      	ldrb	r6, [r0, r4]
 800c86a:	f016 0608 	ands.w	r6, r6, #8
 800c86e:	d1f8      	bne.n	800c862 <_strtol_l.isra.0+0x22>
 800c870:	2c2d      	cmp	r4, #45	@ 0x2d
 800c872:	d110      	bne.n	800c896 <_strtol_l.isra.0+0x56>
 800c874:	782c      	ldrb	r4, [r5, #0]
 800c876:	2601      	movs	r6, #1
 800c878:	1c95      	adds	r5, r2, #2
 800c87a:	f033 0210 	bics.w	r2, r3, #16
 800c87e:	d115      	bne.n	800c8ac <_strtol_l.isra.0+0x6c>
 800c880:	2c30      	cmp	r4, #48	@ 0x30
 800c882:	d10d      	bne.n	800c8a0 <_strtol_l.isra.0+0x60>
 800c884:	782a      	ldrb	r2, [r5, #0]
 800c886:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c88a:	2a58      	cmp	r2, #88	@ 0x58
 800c88c:	d108      	bne.n	800c8a0 <_strtol_l.isra.0+0x60>
 800c88e:	786c      	ldrb	r4, [r5, #1]
 800c890:	3502      	adds	r5, #2
 800c892:	2310      	movs	r3, #16
 800c894:	e00a      	b.n	800c8ac <_strtol_l.isra.0+0x6c>
 800c896:	2c2b      	cmp	r4, #43	@ 0x2b
 800c898:	bf04      	itt	eq
 800c89a:	782c      	ldrbeq	r4, [r5, #0]
 800c89c:	1c95      	addeq	r5, r2, #2
 800c89e:	e7ec      	b.n	800c87a <_strtol_l.isra.0+0x3a>
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	d1f6      	bne.n	800c892 <_strtol_l.isra.0+0x52>
 800c8a4:	2c30      	cmp	r4, #48	@ 0x30
 800c8a6:	bf14      	ite	ne
 800c8a8:	230a      	movne	r3, #10
 800c8aa:	2308      	moveq	r3, #8
 800c8ac:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800c8b0:	f10c 3cff 	add.w	ip, ip, #4294967295
 800c8b4:	2200      	movs	r2, #0
 800c8b6:	fbbc f9f3 	udiv	r9, ip, r3
 800c8ba:	4610      	mov	r0, r2
 800c8bc:	fb03 ca19 	mls	sl, r3, r9, ip
 800c8c0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800c8c4:	2f09      	cmp	r7, #9
 800c8c6:	d80f      	bhi.n	800c8e8 <_strtol_l.isra.0+0xa8>
 800c8c8:	463c      	mov	r4, r7
 800c8ca:	42a3      	cmp	r3, r4
 800c8cc:	dd1b      	ble.n	800c906 <_strtol_l.isra.0+0xc6>
 800c8ce:	1c57      	adds	r7, r2, #1
 800c8d0:	d007      	beq.n	800c8e2 <_strtol_l.isra.0+0xa2>
 800c8d2:	4581      	cmp	r9, r0
 800c8d4:	d314      	bcc.n	800c900 <_strtol_l.isra.0+0xc0>
 800c8d6:	d101      	bne.n	800c8dc <_strtol_l.isra.0+0x9c>
 800c8d8:	45a2      	cmp	sl, r4
 800c8da:	db11      	blt.n	800c900 <_strtol_l.isra.0+0xc0>
 800c8dc:	fb00 4003 	mla	r0, r0, r3, r4
 800c8e0:	2201      	movs	r2, #1
 800c8e2:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c8e6:	e7eb      	b.n	800c8c0 <_strtol_l.isra.0+0x80>
 800c8e8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800c8ec:	2f19      	cmp	r7, #25
 800c8ee:	d801      	bhi.n	800c8f4 <_strtol_l.isra.0+0xb4>
 800c8f0:	3c37      	subs	r4, #55	@ 0x37
 800c8f2:	e7ea      	b.n	800c8ca <_strtol_l.isra.0+0x8a>
 800c8f4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800c8f8:	2f19      	cmp	r7, #25
 800c8fa:	d804      	bhi.n	800c906 <_strtol_l.isra.0+0xc6>
 800c8fc:	3c57      	subs	r4, #87	@ 0x57
 800c8fe:	e7e4      	b.n	800c8ca <_strtol_l.isra.0+0x8a>
 800c900:	f04f 32ff 	mov.w	r2, #4294967295
 800c904:	e7ed      	b.n	800c8e2 <_strtol_l.isra.0+0xa2>
 800c906:	1c53      	adds	r3, r2, #1
 800c908:	d108      	bne.n	800c91c <_strtol_l.isra.0+0xdc>
 800c90a:	2322      	movs	r3, #34	@ 0x22
 800c90c:	f8ce 3000 	str.w	r3, [lr]
 800c910:	4660      	mov	r0, ip
 800c912:	f1b8 0f00 	cmp.w	r8, #0
 800c916:	d0a0      	beq.n	800c85a <_strtol_l.isra.0+0x1a>
 800c918:	1e69      	subs	r1, r5, #1
 800c91a:	e006      	b.n	800c92a <_strtol_l.isra.0+0xea>
 800c91c:	b106      	cbz	r6, 800c920 <_strtol_l.isra.0+0xe0>
 800c91e:	4240      	negs	r0, r0
 800c920:	f1b8 0f00 	cmp.w	r8, #0
 800c924:	d099      	beq.n	800c85a <_strtol_l.isra.0+0x1a>
 800c926:	2a00      	cmp	r2, #0
 800c928:	d1f6      	bne.n	800c918 <_strtol_l.isra.0+0xd8>
 800c92a:	f8c8 1000 	str.w	r1, [r8]
 800c92e:	e794      	b.n	800c85a <_strtol_l.isra.0+0x1a>
 800c930:	08011e01 	.word	0x08011e01

0800c934 <_strtol_r>:
 800c934:	f7ff bf84 	b.w	800c840 <_strtol_l.isra.0>

0800c938 <strtol>:
 800c938:	4613      	mov	r3, r2
 800c93a:	460a      	mov	r2, r1
 800c93c:	4601      	mov	r1, r0
 800c93e:	4802      	ldr	r0, [pc, #8]	@ (800c948 <strtol+0x10>)
 800c940:	6800      	ldr	r0, [r0, #0]
 800c942:	f7ff bf7d 	b.w	800c840 <_strtol_l.isra.0>
 800c946:	bf00      	nop
 800c948:	24000350 	.word	0x24000350

0800c94c <_strtoul_l.isra.0>:
 800c94c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c950:	4e34      	ldr	r6, [pc, #208]	@ (800ca24 <_strtoul_l.isra.0+0xd8>)
 800c952:	4686      	mov	lr, r0
 800c954:	460d      	mov	r5, r1
 800c956:	4628      	mov	r0, r5
 800c958:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c95c:	5d37      	ldrb	r7, [r6, r4]
 800c95e:	f017 0708 	ands.w	r7, r7, #8
 800c962:	d1f8      	bne.n	800c956 <_strtoul_l.isra.0+0xa>
 800c964:	2c2d      	cmp	r4, #45	@ 0x2d
 800c966:	d110      	bne.n	800c98a <_strtoul_l.isra.0+0x3e>
 800c968:	782c      	ldrb	r4, [r5, #0]
 800c96a:	2701      	movs	r7, #1
 800c96c:	1c85      	adds	r5, r0, #2
 800c96e:	f033 0010 	bics.w	r0, r3, #16
 800c972:	d115      	bne.n	800c9a0 <_strtoul_l.isra.0+0x54>
 800c974:	2c30      	cmp	r4, #48	@ 0x30
 800c976:	d10d      	bne.n	800c994 <_strtoul_l.isra.0+0x48>
 800c978:	7828      	ldrb	r0, [r5, #0]
 800c97a:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800c97e:	2858      	cmp	r0, #88	@ 0x58
 800c980:	d108      	bne.n	800c994 <_strtoul_l.isra.0+0x48>
 800c982:	786c      	ldrb	r4, [r5, #1]
 800c984:	3502      	adds	r5, #2
 800c986:	2310      	movs	r3, #16
 800c988:	e00a      	b.n	800c9a0 <_strtoul_l.isra.0+0x54>
 800c98a:	2c2b      	cmp	r4, #43	@ 0x2b
 800c98c:	bf04      	itt	eq
 800c98e:	782c      	ldrbeq	r4, [r5, #0]
 800c990:	1c85      	addeq	r5, r0, #2
 800c992:	e7ec      	b.n	800c96e <_strtoul_l.isra.0+0x22>
 800c994:	2b00      	cmp	r3, #0
 800c996:	d1f6      	bne.n	800c986 <_strtoul_l.isra.0+0x3a>
 800c998:	2c30      	cmp	r4, #48	@ 0x30
 800c99a:	bf14      	ite	ne
 800c99c:	230a      	movne	r3, #10
 800c99e:	2308      	moveq	r3, #8
 800c9a0:	f04f 38ff 	mov.w	r8, #4294967295
 800c9a4:	2600      	movs	r6, #0
 800c9a6:	fbb8 f8f3 	udiv	r8, r8, r3
 800c9aa:	fb03 f908 	mul.w	r9, r3, r8
 800c9ae:	ea6f 0909 	mvn.w	r9, r9
 800c9b2:	4630      	mov	r0, r6
 800c9b4:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800c9b8:	f1bc 0f09 	cmp.w	ip, #9
 800c9bc:	d810      	bhi.n	800c9e0 <_strtoul_l.isra.0+0x94>
 800c9be:	4664      	mov	r4, ip
 800c9c0:	42a3      	cmp	r3, r4
 800c9c2:	dd1e      	ble.n	800ca02 <_strtoul_l.isra.0+0xb6>
 800c9c4:	f1b6 3fff 	cmp.w	r6, #4294967295
 800c9c8:	d007      	beq.n	800c9da <_strtoul_l.isra.0+0x8e>
 800c9ca:	4580      	cmp	r8, r0
 800c9cc:	d316      	bcc.n	800c9fc <_strtoul_l.isra.0+0xb0>
 800c9ce:	d101      	bne.n	800c9d4 <_strtoul_l.isra.0+0x88>
 800c9d0:	45a1      	cmp	r9, r4
 800c9d2:	db13      	blt.n	800c9fc <_strtoul_l.isra.0+0xb0>
 800c9d4:	fb00 4003 	mla	r0, r0, r3, r4
 800c9d8:	2601      	movs	r6, #1
 800c9da:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c9de:	e7e9      	b.n	800c9b4 <_strtoul_l.isra.0+0x68>
 800c9e0:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800c9e4:	f1bc 0f19 	cmp.w	ip, #25
 800c9e8:	d801      	bhi.n	800c9ee <_strtoul_l.isra.0+0xa2>
 800c9ea:	3c37      	subs	r4, #55	@ 0x37
 800c9ec:	e7e8      	b.n	800c9c0 <_strtoul_l.isra.0+0x74>
 800c9ee:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800c9f2:	f1bc 0f19 	cmp.w	ip, #25
 800c9f6:	d804      	bhi.n	800ca02 <_strtoul_l.isra.0+0xb6>
 800c9f8:	3c57      	subs	r4, #87	@ 0x57
 800c9fa:	e7e1      	b.n	800c9c0 <_strtoul_l.isra.0+0x74>
 800c9fc:	f04f 36ff 	mov.w	r6, #4294967295
 800ca00:	e7eb      	b.n	800c9da <_strtoul_l.isra.0+0x8e>
 800ca02:	1c73      	adds	r3, r6, #1
 800ca04:	d106      	bne.n	800ca14 <_strtoul_l.isra.0+0xc8>
 800ca06:	2322      	movs	r3, #34	@ 0x22
 800ca08:	f8ce 3000 	str.w	r3, [lr]
 800ca0c:	4630      	mov	r0, r6
 800ca0e:	b932      	cbnz	r2, 800ca1e <_strtoul_l.isra.0+0xd2>
 800ca10:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ca14:	b107      	cbz	r7, 800ca18 <_strtoul_l.isra.0+0xcc>
 800ca16:	4240      	negs	r0, r0
 800ca18:	2a00      	cmp	r2, #0
 800ca1a:	d0f9      	beq.n	800ca10 <_strtoul_l.isra.0+0xc4>
 800ca1c:	b106      	cbz	r6, 800ca20 <_strtoul_l.isra.0+0xd4>
 800ca1e:	1e69      	subs	r1, r5, #1
 800ca20:	6011      	str	r1, [r2, #0]
 800ca22:	e7f5      	b.n	800ca10 <_strtoul_l.isra.0+0xc4>
 800ca24:	08011e01 	.word	0x08011e01

0800ca28 <strtoul>:
 800ca28:	4613      	mov	r3, r2
 800ca2a:	460a      	mov	r2, r1
 800ca2c:	4601      	mov	r1, r0
 800ca2e:	4802      	ldr	r0, [pc, #8]	@ (800ca38 <strtoul+0x10>)
 800ca30:	6800      	ldr	r0, [r0, #0]
 800ca32:	f7ff bf8b 	b.w	800c94c <_strtoul_l.isra.0>
 800ca36:	bf00      	nop
 800ca38:	24000350 	.word	0x24000350

0800ca3c <__cvt>:
 800ca3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ca3e:	ed2d 8b02 	vpush	{d8}
 800ca42:	eeb0 8b40 	vmov.f64	d8, d0
 800ca46:	b085      	sub	sp, #20
 800ca48:	4617      	mov	r7, r2
 800ca4a:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800ca4c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ca4e:	ee18 2a90 	vmov	r2, s17
 800ca52:	f025 0520 	bic.w	r5, r5, #32
 800ca56:	2a00      	cmp	r2, #0
 800ca58:	bfb6      	itet	lt
 800ca5a:	222d      	movlt	r2, #45	@ 0x2d
 800ca5c:	2200      	movge	r2, #0
 800ca5e:	eeb1 8b40 	vneglt.f64	d8, d0
 800ca62:	2d46      	cmp	r5, #70	@ 0x46
 800ca64:	460c      	mov	r4, r1
 800ca66:	701a      	strb	r2, [r3, #0]
 800ca68:	d004      	beq.n	800ca74 <__cvt+0x38>
 800ca6a:	2d45      	cmp	r5, #69	@ 0x45
 800ca6c:	d100      	bne.n	800ca70 <__cvt+0x34>
 800ca6e:	3401      	adds	r4, #1
 800ca70:	2102      	movs	r1, #2
 800ca72:	e000      	b.n	800ca76 <__cvt+0x3a>
 800ca74:	2103      	movs	r1, #3
 800ca76:	ab03      	add	r3, sp, #12
 800ca78:	9301      	str	r3, [sp, #4]
 800ca7a:	ab02      	add	r3, sp, #8
 800ca7c:	9300      	str	r3, [sp, #0]
 800ca7e:	4622      	mov	r2, r4
 800ca80:	4633      	mov	r3, r6
 800ca82:	eeb0 0b48 	vmov.f64	d0, d8
 800ca86:	f001 f96f 	bl	800dd68 <_dtoa_r>
 800ca8a:	2d47      	cmp	r5, #71	@ 0x47
 800ca8c:	d114      	bne.n	800cab8 <__cvt+0x7c>
 800ca8e:	07fb      	lsls	r3, r7, #31
 800ca90:	d50a      	bpl.n	800caa8 <__cvt+0x6c>
 800ca92:	1902      	adds	r2, r0, r4
 800ca94:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800ca98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca9c:	bf08      	it	eq
 800ca9e:	9203      	streq	r2, [sp, #12]
 800caa0:	2130      	movs	r1, #48	@ 0x30
 800caa2:	9b03      	ldr	r3, [sp, #12]
 800caa4:	4293      	cmp	r3, r2
 800caa6:	d319      	bcc.n	800cadc <__cvt+0xa0>
 800caa8:	9b03      	ldr	r3, [sp, #12]
 800caaa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800caac:	1a1b      	subs	r3, r3, r0
 800caae:	6013      	str	r3, [r2, #0]
 800cab0:	b005      	add	sp, #20
 800cab2:	ecbd 8b02 	vpop	{d8}
 800cab6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cab8:	2d46      	cmp	r5, #70	@ 0x46
 800caba:	eb00 0204 	add.w	r2, r0, r4
 800cabe:	d1e9      	bne.n	800ca94 <__cvt+0x58>
 800cac0:	7803      	ldrb	r3, [r0, #0]
 800cac2:	2b30      	cmp	r3, #48	@ 0x30
 800cac4:	d107      	bne.n	800cad6 <__cvt+0x9a>
 800cac6:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800caca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cace:	bf1c      	itt	ne
 800cad0:	f1c4 0401 	rsbne	r4, r4, #1
 800cad4:	6034      	strne	r4, [r6, #0]
 800cad6:	6833      	ldr	r3, [r6, #0]
 800cad8:	441a      	add	r2, r3
 800cada:	e7db      	b.n	800ca94 <__cvt+0x58>
 800cadc:	1c5c      	adds	r4, r3, #1
 800cade:	9403      	str	r4, [sp, #12]
 800cae0:	7019      	strb	r1, [r3, #0]
 800cae2:	e7de      	b.n	800caa2 <__cvt+0x66>

0800cae4 <__exponent>:
 800cae4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cae6:	2900      	cmp	r1, #0
 800cae8:	bfba      	itte	lt
 800caea:	4249      	neglt	r1, r1
 800caec:	232d      	movlt	r3, #45	@ 0x2d
 800caee:	232b      	movge	r3, #43	@ 0x2b
 800caf0:	2909      	cmp	r1, #9
 800caf2:	7002      	strb	r2, [r0, #0]
 800caf4:	7043      	strb	r3, [r0, #1]
 800caf6:	dd29      	ble.n	800cb4c <__exponent+0x68>
 800caf8:	f10d 0307 	add.w	r3, sp, #7
 800cafc:	461d      	mov	r5, r3
 800cafe:	270a      	movs	r7, #10
 800cb00:	461a      	mov	r2, r3
 800cb02:	fbb1 f6f7 	udiv	r6, r1, r7
 800cb06:	fb07 1416 	mls	r4, r7, r6, r1
 800cb0a:	3430      	adds	r4, #48	@ 0x30
 800cb0c:	f802 4c01 	strb.w	r4, [r2, #-1]
 800cb10:	460c      	mov	r4, r1
 800cb12:	2c63      	cmp	r4, #99	@ 0x63
 800cb14:	f103 33ff 	add.w	r3, r3, #4294967295
 800cb18:	4631      	mov	r1, r6
 800cb1a:	dcf1      	bgt.n	800cb00 <__exponent+0x1c>
 800cb1c:	3130      	adds	r1, #48	@ 0x30
 800cb1e:	1e94      	subs	r4, r2, #2
 800cb20:	f803 1c01 	strb.w	r1, [r3, #-1]
 800cb24:	1c41      	adds	r1, r0, #1
 800cb26:	4623      	mov	r3, r4
 800cb28:	42ab      	cmp	r3, r5
 800cb2a:	d30a      	bcc.n	800cb42 <__exponent+0x5e>
 800cb2c:	f10d 0309 	add.w	r3, sp, #9
 800cb30:	1a9b      	subs	r3, r3, r2
 800cb32:	42ac      	cmp	r4, r5
 800cb34:	bf88      	it	hi
 800cb36:	2300      	movhi	r3, #0
 800cb38:	3302      	adds	r3, #2
 800cb3a:	4403      	add	r3, r0
 800cb3c:	1a18      	subs	r0, r3, r0
 800cb3e:	b003      	add	sp, #12
 800cb40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cb42:	f813 6b01 	ldrb.w	r6, [r3], #1
 800cb46:	f801 6f01 	strb.w	r6, [r1, #1]!
 800cb4a:	e7ed      	b.n	800cb28 <__exponent+0x44>
 800cb4c:	2330      	movs	r3, #48	@ 0x30
 800cb4e:	3130      	adds	r1, #48	@ 0x30
 800cb50:	7083      	strb	r3, [r0, #2]
 800cb52:	70c1      	strb	r1, [r0, #3]
 800cb54:	1d03      	adds	r3, r0, #4
 800cb56:	e7f1      	b.n	800cb3c <__exponent+0x58>

0800cb58 <_printf_float>:
 800cb58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb5c:	b08d      	sub	sp, #52	@ 0x34
 800cb5e:	460c      	mov	r4, r1
 800cb60:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800cb64:	4616      	mov	r6, r2
 800cb66:	461f      	mov	r7, r3
 800cb68:	4605      	mov	r5, r0
 800cb6a:	f000 ffc1 	bl	800daf0 <_localeconv_r>
 800cb6e:	f8d0 b000 	ldr.w	fp, [r0]
 800cb72:	4658      	mov	r0, fp
 800cb74:	f7f3 fc14 	bl	80003a0 <strlen>
 800cb78:	2300      	movs	r3, #0
 800cb7a:	930a      	str	r3, [sp, #40]	@ 0x28
 800cb7c:	f8d8 3000 	ldr.w	r3, [r8]
 800cb80:	f894 9018 	ldrb.w	r9, [r4, #24]
 800cb84:	6822      	ldr	r2, [r4, #0]
 800cb86:	9005      	str	r0, [sp, #20]
 800cb88:	3307      	adds	r3, #7
 800cb8a:	f023 0307 	bic.w	r3, r3, #7
 800cb8e:	f103 0108 	add.w	r1, r3, #8
 800cb92:	f8c8 1000 	str.w	r1, [r8]
 800cb96:	ed93 0b00 	vldr	d0, [r3]
 800cb9a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800cdf8 <_printf_float+0x2a0>
 800cb9e:	eeb0 7bc0 	vabs.f64	d7, d0
 800cba2:	eeb4 7b46 	vcmp.f64	d7, d6
 800cba6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cbaa:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800cbae:	dd24      	ble.n	800cbfa <_printf_float+0xa2>
 800cbb0:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800cbb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cbb8:	d502      	bpl.n	800cbc0 <_printf_float+0x68>
 800cbba:	232d      	movs	r3, #45	@ 0x2d
 800cbbc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cbc0:	498f      	ldr	r1, [pc, #572]	@ (800ce00 <_printf_float+0x2a8>)
 800cbc2:	4b90      	ldr	r3, [pc, #576]	@ (800ce04 <_printf_float+0x2ac>)
 800cbc4:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800cbc8:	bf8c      	ite	hi
 800cbca:	4688      	movhi	r8, r1
 800cbcc:	4698      	movls	r8, r3
 800cbce:	f022 0204 	bic.w	r2, r2, #4
 800cbd2:	2303      	movs	r3, #3
 800cbd4:	6123      	str	r3, [r4, #16]
 800cbd6:	6022      	str	r2, [r4, #0]
 800cbd8:	f04f 0a00 	mov.w	sl, #0
 800cbdc:	9700      	str	r7, [sp, #0]
 800cbde:	4633      	mov	r3, r6
 800cbe0:	aa0b      	add	r2, sp, #44	@ 0x2c
 800cbe2:	4621      	mov	r1, r4
 800cbe4:	4628      	mov	r0, r5
 800cbe6:	f000 f9d1 	bl	800cf8c <_printf_common>
 800cbea:	3001      	adds	r0, #1
 800cbec:	f040 8089 	bne.w	800cd02 <_printf_float+0x1aa>
 800cbf0:	f04f 30ff 	mov.w	r0, #4294967295
 800cbf4:	b00d      	add	sp, #52	@ 0x34
 800cbf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbfa:	eeb4 0b40 	vcmp.f64	d0, d0
 800cbfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc02:	d709      	bvc.n	800cc18 <_printf_float+0xc0>
 800cc04:	ee10 3a90 	vmov	r3, s1
 800cc08:	2b00      	cmp	r3, #0
 800cc0a:	bfbc      	itt	lt
 800cc0c:	232d      	movlt	r3, #45	@ 0x2d
 800cc0e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800cc12:	497d      	ldr	r1, [pc, #500]	@ (800ce08 <_printf_float+0x2b0>)
 800cc14:	4b7d      	ldr	r3, [pc, #500]	@ (800ce0c <_printf_float+0x2b4>)
 800cc16:	e7d5      	b.n	800cbc4 <_printf_float+0x6c>
 800cc18:	6863      	ldr	r3, [r4, #4]
 800cc1a:	1c59      	adds	r1, r3, #1
 800cc1c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800cc20:	d139      	bne.n	800cc96 <_printf_float+0x13e>
 800cc22:	2306      	movs	r3, #6
 800cc24:	6063      	str	r3, [r4, #4]
 800cc26:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800cc2a:	2300      	movs	r3, #0
 800cc2c:	6022      	str	r2, [r4, #0]
 800cc2e:	9303      	str	r3, [sp, #12]
 800cc30:	ab0a      	add	r3, sp, #40	@ 0x28
 800cc32:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800cc36:	ab09      	add	r3, sp, #36	@ 0x24
 800cc38:	9300      	str	r3, [sp, #0]
 800cc3a:	6861      	ldr	r1, [r4, #4]
 800cc3c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800cc40:	4628      	mov	r0, r5
 800cc42:	f7ff fefb 	bl	800ca3c <__cvt>
 800cc46:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800cc4a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800cc4c:	4680      	mov	r8, r0
 800cc4e:	d129      	bne.n	800cca4 <_printf_float+0x14c>
 800cc50:	1cc8      	adds	r0, r1, #3
 800cc52:	db02      	blt.n	800cc5a <_printf_float+0x102>
 800cc54:	6863      	ldr	r3, [r4, #4]
 800cc56:	4299      	cmp	r1, r3
 800cc58:	dd41      	ble.n	800ccde <_printf_float+0x186>
 800cc5a:	f1a9 0902 	sub.w	r9, r9, #2
 800cc5e:	fa5f f989 	uxtb.w	r9, r9
 800cc62:	3901      	subs	r1, #1
 800cc64:	464a      	mov	r2, r9
 800cc66:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800cc6a:	9109      	str	r1, [sp, #36]	@ 0x24
 800cc6c:	f7ff ff3a 	bl	800cae4 <__exponent>
 800cc70:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cc72:	1813      	adds	r3, r2, r0
 800cc74:	2a01      	cmp	r2, #1
 800cc76:	4682      	mov	sl, r0
 800cc78:	6123      	str	r3, [r4, #16]
 800cc7a:	dc02      	bgt.n	800cc82 <_printf_float+0x12a>
 800cc7c:	6822      	ldr	r2, [r4, #0]
 800cc7e:	07d2      	lsls	r2, r2, #31
 800cc80:	d501      	bpl.n	800cc86 <_printf_float+0x12e>
 800cc82:	3301      	adds	r3, #1
 800cc84:	6123      	str	r3, [r4, #16]
 800cc86:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800cc8a:	2b00      	cmp	r3, #0
 800cc8c:	d0a6      	beq.n	800cbdc <_printf_float+0x84>
 800cc8e:	232d      	movs	r3, #45	@ 0x2d
 800cc90:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cc94:	e7a2      	b.n	800cbdc <_printf_float+0x84>
 800cc96:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800cc9a:	d1c4      	bne.n	800cc26 <_printf_float+0xce>
 800cc9c:	2b00      	cmp	r3, #0
 800cc9e:	d1c2      	bne.n	800cc26 <_printf_float+0xce>
 800cca0:	2301      	movs	r3, #1
 800cca2:	e7bf      	b.n	800cc24 <_printf_float+0xcc>
 800cca4:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800cca8:	d9db      	bls.n	800cc62 <_printf_float+0x10a>
 800ccaa:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800ccae:	d118      	bne.n	800cce2 <_printf_float+0x18a>
 800ccb0:	2900      	cmp	r1, #0
 800ccb2:	6863      	ldr	r3, [r4, #4]
 800ccb4:	dd0b      	ble.n	800ccce <_printf_float+0x176>
 800ccb6:	6121      	str	r1, [r4, #16]
 800ccb8:	b913      	cbnz	r3, 800ccc0 <_printf_float+0x168>
 800ccba:	6822      	ldr	r2, [r4, #0]
 800ccbc:	07d0      	lsls	r0, r2, #31
 800ccbe:	d502      	bpl.n	800ccc6 <_printf_float+0x16e>
 800ccc0:	3301      	adds	r3, #1
 800ccc2:	440b      	add	r3, r1
 800ccc4:	6123      	str	r3, [r4, #16]
 800ccc6:	65a1      	str	r1, [r4, #88]	@ 0x58
 800ccc8:	f04f 0a00 	mov.w	sl, #0
 800cccc:	e7db      	b.n	800cc86 <_printf_float+0x12e>
 800ccce:	b913      	cbnz	r3, 800ccd6 <_printf_float+0x17e>
 800ccd0:	6822      	ldr	r2, [r4, #0]
 800ccd2:	07d2      	lsls	r2, r2, #31
 800ccd4:	d501      	bpl.n	800ccda <_printf_float+0x182>
 800ccd6:	3302      	adds	r3, #2
 800ccd8:	e7f4      	b.n	800ccc4 <_printf_float+0x16c>
 800ccda:	2301      	movs	r3, #1
 800ccdc:	e7f2      	b.n	800ccc4 <_printf_float+0x16c>
 800ccde:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800cce2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cce4:	4299      	cmp	r1, r3
 800cce6:	db05      	blt.n	800ccf4 <_printf_float+0x19c>
 800cce8:	6823      	ldr	r3, [r4, #0]
 800ccea:	6121      	str	r1, [r4, #16]
 800ccec:	07d8      	lsls	r0, r3, #31
 800ccee:	d5ea      	bpl.n	800ccc6 <_printf_float+0x16e>
 800ccf0:	1c4b      	adds	r3, r1, #1
 800ccf2:	e7e7      	b.n	800ccc4 <_printf_float+0x16c>
 800ccf4:	2900      	cmp	r1, #0
 800ccf6:	bfd4      	ite	le
 800ccf8:	f1c1 0202 	rsble	r2, r1, #2
 800ccfc:	2201      	movgt	r2, #1
 800ccfe:	4413      	add	r3, r2
 800cd00:	e7e0      	b.n	800ccc4 <_printf_float+0x16c>
 800cd02:	6823      	ldr	r3, [r4, #0]
 800cd04:	055a      	lsls	r2, r3, #21
 800cd06:	d407      	bmi.n	800cd18 <_printf_float+0x1c0>
 800cd08:	6923      	ldr	r3, [r4, #16]
 800cd0a:	4642      	mov	r2, r8
 800cd0c:	4631      	mov	r1, r6
 800cd0e:	4628      	mov	r0, r5
 800cd10:	47b8      	blx	r7
 800cd12:	3001      	adds	r0, #1
 800cd14:	d12a      	bne.n	800cd6c <_printf_float+0x214>
 800cd16:	e76b      	b.n	800cbf0 <_printf_float+0x98>
 800cd18:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800cd1c:	f240 80e0 	bls.w	800cee0 <_printf_float+0x388>
 800cd20:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800cd24:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800cd28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd2c:	d133      	bne.n	800cd96 <_printf_float+0x23e>
 800cd2e:	4a38      	ldr	r2, [pc, #224]	@ (800ce10 <_printf_float+0x2b8>)
 800cd30:	2301      	movs	r3, #1
 800cd32:	4631      	mov	r1, r6
 800cd34:	4628      	mov	r0, r5
 800cd36:	47b8      	blx	r7
 800cd38:	3001      	adds	r0, #1
 800cd3a:	f43f af59 	beq.w	800cbf0 <_printf_float+0x98>
 800cd3e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800cd42:	4543      	cmp	r3, r8
 800cd44:	db02      	blt.n	800cd4c <_printf_float+0x1f4>
 800cd46:	6823      	ldr	r3, [r4, #0]
 800cd48:	07d8      	lsls	r0, r3, #31
 800cd4a:	d50f      	bpl.n	800cd6c <_printf_float+0x214>
 800cd4c:	9b05      	ldr	r3, [sp, #20]
 800cd4e:	465a      	mov	r2, fp
 800cd50:	4631      	mov	r1, r6
 800cd52:	4628      	mov	r0, r5
 800cd54:	47b8      	blx	r7
 800cd56:	3001      	adds	r0, #1
 800cd58:	f43f af4a 	beq.w	800cbf0 <_printf_float+0x98>
 800cd5c:	f04f 0900 	mov.w	r9, #0
 800cd60:	f108 38ff 	add.w	r8, r8, #4294967295
 800cd64:	f104 0a1a 	add.w	sl, r4, #26
 800cd68:	45c8      	cmp	r8, r9
 800cd6a:	dc09      	bgt.n	800cd80 <_printf_float+0x228>
 800cd6c:	6823      	ldr	r3, [r4, #0]
 800cd6e:	079b      	lsls	r3, r3, #30
 800cd70:	f100 8107 	bmi.w	800cf82 <_printf_float+0x42a>
 800cd74:	68e0      	ldr	r0, [r4, #12]
 800cd76:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cd78:	4298      	cmp	r0, r3
 800cd7a:	bfb8      	it	lt
 800cd7c:	4618      	movlt	r0, r3
 800cd7e:	e739      	b.n	800cbf4 <_printf_float+0x9c>
 800cd80:	2301      	movs	r3, #1
 800cd82:	4652      	mov	r2, sl
 800cd84:	4631      	mov	r1, r6
 800cd86:	4628      	mov	r0, r5
 800cd88:	47b8      	blx	r7
 800cd8a:	3001      	adds	r0, #1
 800cd8c:	f43f af30 	beq.w	800cbf0 <_printf_float+0x98>
 800cd90:	f109 0901 	add.w	r9, r9, #1
 800cd94:	e7e8      	b.n	800cd68 <_printf_float+0x210>
 800cd96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd98:	2b00      	cmp	r3, #0
 800cd9a:	dc3b      	bgt.n	800ce14 <_printf_float+0x2bc>
 800cd9c:	4a1c      	ldr	r2, [pc, #112]	@ (800ce10 <_printf_float+0x2b8>)
 800cd9e:	2301      	movs	r3, #1
 800cda0:	4631      	mov	r1, r6
 800cda2:	4628      	mov	r0, r5
 800cda4:	47b8      	blx	r7
 800cda6:	3001      	adds	r0, #1
 800cda8:	f43f af22 	beq.w	800cbf0 <_printf_float+0x98>
 800cdac:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800cdb0:	ea59 0303 	orrs.w	r3, r9, r3
 800cdb4:	d102      	bne.n	800cdbc <_printf_float+0x264>
 800cdb6:	6823      	ldr	r3, [r4, #0]
 800cdb8:	07d9      	lsls	r1, r3, #31
 800cdba:	d5d7      	bpl.n	800cd6c <_printf_float+0x214>
 800cdbc:	9b05      	ldr	r3, [sp, #20]
 800cdbe:	465a      	mov	r2, fp
 800cdc0:	4631      	mov	r1, r6
 800cdc2:	4628      	mov	r0, r5
 800cdc4:	47b8      	blx	r7
 800cdc6:	3001      	adds	r0, #1
 800cdc8:	f43f af12 	beq.w	800cbf0 <_printf_float+0x98>
 800cdcc:	f04f 0a00 	mov.w	sl, #0
 800cdd0:	f104 0b1a 	add.w	fp, r4, #26
 800cdd4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cdd6:	425b      	negs	r3, r3
 800cdd8:	4553      	cmp	r3, sl
 800cdda:	dc01      	bgt.n	800cde0 <_printf_float+0x288>
 800cddc:	464b      	mov	r3, r9
 800cdde:	e794      	b.n	800cd0a <_printf_float+0x1b2>
 800cde0:	2301      	movs	r3, #1
 800cde2:	465a      	mov	r2, fp
 800cde4:	4631      	mov	r1, r6
 800cde6:	4628      	mov	r0, r5
 800cde8:	47b8      	blx	r7
 800cdea:	3001      	adds	r0, #1
 800cdec:	f43f af00 	beq.w	800cbf0 <_printf_float+0x98>
 800cdf0:	f10a 0a01 	add.w	sl, sl, #1
 800cdf4:	e7ee      	b.n	800cdd4 <_printf_float+0x27c>
 800cdf6:	bf00      	nop
 800cdf8:	ffffffff 	.word	0xffffffff
 800cdfc:	7fefffff 	.word	0x7fefffff
 800ce00:	08011b06 	.word	0x08011b06
 800ce04:	08011b02 	.word	0x08011b02
 800ce08:	08011b0e 	.word	0x08011b0e
 800ce0c:	08011b0a 	.word	0x08011b0a
 800ce10:	080110cc 	.word	0x080110cc
 800ce14:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ce16:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ce1a:	4553      	cmp	r3, sl
 800ce1c:	bfa8      	it	ge
 800ce1e:	4653      	movge	r3, sl
 800ce20:	2b00      	cmp	r3, #0
 800ce22:	4699      	mov	r9, r3
 800ce24:	dc37      	bgt.n	800ce96 <_printf_float+0x33e>
 800ce26:	2300      	movs	r3, #0
 800ce28:	9307      	str	r3, [sp, #28]
 800ce2a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ce2e:	f104 021a 	add.w	r2, r4, #26
 800ce32:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ce34:	9907      	ldr	r1, [sp, #28]
 800ce36:	9306      	str	r3, [sp, #24]
 800ce38:	eba3 0309 	sub.w	r3, r3, r9
 800ce3c:	428b      	cmp	r3, r1
 800ce3e:	dc31      	bgt.n	800cea4 <_printf_float+0x34c>
 800ce40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce42:	459a      	cmp	sl, r3
 800ce44:	dc3b      	bgt.n	800cebe <_printf_float+0x366>
 800ce46:	6823      	ldr	r3, [r4, #0]
 800ce48:	07da      	lsls	r2, r3, #31
 800ce4a:	d438      	bmi.n	800cebe <_printf_float+0x366>
 800ce4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce4e:	ebaa 0903 	sub.w	r9, sl, r3
 800ce52:	9b06      	ldr	r3, [sp, #24]
 800ce54:	ebaa 0303 	sub.w	r3, sl, r3
 800ce58:	4599      	cmp	r9, r3
 800ce5a:	bfa8      	it	ge
 800ce5c:	4699      	movge	r9, r3
 800ce5e:	f1b9 0f00 	cmp.w	r9, #0
 800ce62:	dc34      	bgt.n	800cece <_printf_float+0x376>
 800ce64:	f04f 0800 	mov.w	r8, #0
 800ce68:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ce6c:	f104 0b1a 	add.w	fp, r4, #26
 800ce70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce72:	ebaa 0303 	sub.w	r3, sl, r3
 800ce76:	eba3 0309 	sub.w	r3, r3, r9
 800ce7a:	4543      	cmp	r3, r8
 800ce7c:	f77f af76 	ble.w	800cd6c <_printf_float+0x214>
 800ce80:	2301      	movs	r3, #1
 800ce82:	465a      	mov	r2, fp
 800ce84:	4631      	mov	r1, r6
 800ce86:	4628      	mov	r0, r5
 800ce88:	47b8      	blx	r7
 800ce8a:	3001      	adds	r0, #1
 800ce8c:	f43f aeb0 	beq.w	800cbf0 <_printf_float+0x98>
 800ce90:	f108 0801 	add.w	r8, r8, #1
 800ce94:	e7ec      	b.n	800ce70 <_printf_float+0x318>
 800ce96:	4642      	mov	r2, r8
 800ce98:	4631      	mov	r1, r6
 800ce9a:	4628      	mov	r0, r5
 800ce9c:	47b8      	blx	r7
 800ce9e:	3001      	adds	r0, #1
 800cea0:	d1c1      	bne.n	800ce26 <_printf_float+0x2ce>
 800cea2:	e6a5      	b.n	800cbf0 <_printf_float+0x98>
 800cea4:	2301      	movs	r3, #1
 800cea6:	4631      	mov	r1, r6
 800cea8:	4628      	mov	r0, r5
 800ceaa:	9206      	str	r2, [sp, #24]
 800ceac:	47b8      	blx	r7
 800ceae:	3001      	adds	r0, #1
 800ceb0:	f43f ae9e 	beq.w	800cbf0 <_printf_float+0x98>
 800ceb4:	9b07      	ldr	r3, [sp, #28]
 800ceb6:	9a06      	ldr	r2, [sp, #24]
 800ceb8:	3301      	adds	r3, #1
 800ceba:	9307      	str	r3, [sp, #28]
 800cebc:	e7b9      	b.n	800ce32 <_printf_float+0x2da>
 800cebe:	9b05      	ldr	r3, [sp, #20]
 800cec0:	465a      	mov	r2, fp
 800cec2:	4631      	mov	r1, r6
 800cec4:	4628      	mov	r0, r5
 800cec6:	47b8      	blx	r7
 800cec8:	3001      	adds	r0, #1
 800ceca:	d1bf      	bne.n	800ce4c <_printf_float+0x2f4>
 800cecc:	e690      	b.n	800cbf0 <_printf_float+0x98>
 800cece:	9a06      	ldr	r2, [sp, #24]
 800ced0:	464b      	mov	r3, r9
 800ced2:	4442      	add	r2, r8
 800ced4:	4631      	mov	r1, r6
 800ced6:	4628      	mov	r0, r5
 800ced8:	47b8      	blx	r7
 800ceda:	3001      	adds	r0, #1
 800cedc:	d1c2      	bne.n	800ce64 <_printf_float+0x30c>
 800cede:	e687      	b.n	800cbf0 <_printf_float+0x98>
 800cee0:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800cee4:	f1b9 0f01 	cmp.w	r9, #1
 800cee8:	dc01      	bgt.n	800ceee <_printf_float+0x396>
 800ceea:	07db      	lsls	r3, r3, #31
 800ceec:	d536      	bpl.n	800cf5c <_printf_float+0x404>
 800ceee:	2301      	movs	r3, #1
 800cef0:	4642      	mov	r2, r8
 800cef2:	4631      	mov	r1, r6
 800cef4:	4628      	mov	r0, r5
 800cef6:	47b8      	blx	r7
 800cef8:	3001      	adds	r0, #1
 800cefa:	f43f ae79 	beq.w	800cbf0 <_printf_float+0x98>
 800cefe:	9b05      	ldr	r3, [sp, #20]
 800cf00:	465a      	mov	r2, fp
 800cf02:	4631      	mov	r1, r6
 800cf04:	4628      	mov	r0, r5
 800cf06:	47b8      	blx	r7
 800cf08:	3001      	adds	r0, #1
 800cf0a:	f43f ae71 	beq.w	800cbf0 <_printf_float+0x98>
 800cf0e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800cf12:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800cf16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf1a:	f109 39ff 	add.w	r9, r9, #4294967295
 800cf1e:	d018      	beq.n	800cf52 <_printf_float+0x3fa>
 800cf20:	464b      	mov	r3, r9
 800cf22:	f108 0201 	add.w	r2, r8, #1
 800cf26:	4631      	mov	r1, r6
 800cf28:	4628      	mov	r0, r5
 800cf2a:	47b8      	blx	r7
 800cf2c:	3001      	adds	r0, #1
 800cf2e:	d10c      	bne.n	800cf4a <_printf_float+0x3f2>
 800cf30:	e65e      	b.n	800cbf0 <_printf_float+0x98>
 800cf32:	2301      	movs	r3, #1
 800cf34:	465a      	mov	r2, fp
 800cf36:	4631      	mov	r1, r6
 800cf38:	4628      	mov	r0, r5
 800cf3a:	47b8      	blx	r7
 800cf3c:	3001      	adds	r0, #1
 800cf3e:	f43f ae57 	beq.w	800cbf0 <_printf_float+0x98>
 800cf42:	f108 0801 	add.w	r8, r8, #1
 800cf46:	45c8      	cmp	r8, r9
 800cf48:	dbf3      	blt.n	800cf32 <_printf_float+0x3da>
 800cf4a:	4653      	mov	r3, sl
 800cf4c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800cf50:	e6dc      	b.n	800cd0c <_printf_float+0x1b4>
 800cf52:	f04f 0800 	mov.w	r8, #0
 800cf56:	f104 0b1a 	add.w	fp, r4, #26
 800cf5a:	e7f4      	b.n	800cf46 <_printf_float+0x3ee>
 800cf5c:	2301      	movs	r3, #1
 800cf5e:	4642      	mov	r2, r8
 800cf60:	e7e1      	b.n	800cf26 <_printf_float+0x3ce>
 800cf62:	2301      	movs	r3, #1
 800cf64:	464a      	mov	r2, r9
 800cf66:	4631      	mov	r1, r6
 800cf68:	4628      	mov	r0, r5
 800cf6a:	47b8      	blx	r7
 800cf6c:	3001      	adds	r0, #1
 800cf6e:	f43f ae3f 	beq.w	800cbf0 <_printf_float+0x98>
 800cf72:	f108 0801 	add.w	r8, r8, #1
 800cf76:	68e3      	ldr	r3, [r4, #12]
 800cf78:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cf7a:	1a5b      	subs	r3, r3, r1
 800cf7c:	4543      	cmp	r3, r8
 800cf7e:	dcf0      	bgt.n	800cf62 <_printf_float+0x40a>
 800cf80:	e6f8      	b.n	800cd74 <_printf_float+0x21c>
 800cf82:	f04f 0800 	mov.w	r8, #0
 800cf86:	f104 0919 	add.w	r9, r4, #25
 800cf8a:	e7f4      	b.n	800cf76 <_printf_float+0x41e>

0800cf8c <_printf_common>:
 800cf8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cf90:	4616      	mov	r6, r2
 800cf92:	4698      	mov	r8, r3
 800cf94:	688a      	ldr	r2, [r1, #8]
 800cf96:	690b      	ldr	r3, [r1, #16]
 800cf98:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800cf9c:	4293      	cmp	r3, r2
 800cf9e:	bfb8      	it	lt
 800cfa0:	4613      	movlt	r3, r2
 800cfa2:	6033      	str	r3, [r6, #0]
 800cfa4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800cfa8:	4607      	mov	r7, r0
 800cfaa:	460c      	mov	r4, r1
 800cfac:	b10a      	cbz	r2, 800cfb2 <_printf_common+0x26>
 800cfae:	3301      	adds	r3, #1
 800cfb0:	6033      	str	r3, [r6, #0]
 800cfb2:	6823      	ldr	r3, [r4, #0]
 800cfb4:	0699      	lsls	r1, r3, #26
 800cfb6:	bf42      	ittt	mi
 800cfb8:	6833      	ldrmi	r3, [r6, #0]
 800cfba:	3302      	addmi	r3, #2
 800cfbc:	6033      	strmi	r3, [r6, #0]
 800cfbe:	6825      	ldr	r5, [r4, #0]
 800cfc0:	f015 0506 	ands.w	r5, r5, #6
 800cfc4:	d106      	bne.n	800cfd4 <_printf_common+0x48>
 800cfc6:	f104 0a19 	add.w	sl, r4, #25
 800cfca:	68e3      	ldr	r3, [r4, #12]
 800cfcc:	6832      	ldr	r2, [r6, #0]
 800cfce:	1a9b      	subs	r3, r3, r2
 800cfd0:	42ab      	cmp	r3, r5
 800cfd2:	dc26      	bgt.n	800d022 <_printf_common+0x96>
 800cfd4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800cfd8:	6822      	ldr	r2, [r4, #0]
 800cfda:	3b00      	subs	r3, #0
 800cfdc:	bf18      	it	ne
 800cfde:	2301      	movne	r3, #1
 800cfe0:	0692      	lsls	r2, r2, #26
 800cfe2:	d42b      	bmi.n	800d03c <_printf_common+0xb0>
 800cfe4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800cfe8:	4641      	mov	r1, r8
 800cfea:	4638      	mov	r0, r7
 800cfec:	47c8      	blx	r9
 800cfee:	3001      	adds	r0, #1
 800cff0:	d01e      	beq.n	800d030 <_printf_common+0xa4>
 800cff2:	6823      	ldr	r3, [r4, #0]
 800cff4:	6922      	ldr	r2, [r4, #16]
 800cff6:	f003 0306 	and.w	r3, r3, #6
 800cffa:	2b04      	cmp	r3, #4
 800cffc:	bf02      	ittt	eq
 800cffe:	68e5      	ldreq	r5, [r4, #12]
 800d000:	6833      	ldreq	r3, [r6, #0]
 800d002:	1aed      	subeq	r5, r5, r3
 800d004:	68a3      	ldr	r3, [r4, #8]
 800d006:	bf0c      	ite	eq
 800d008:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d00c:	2500      	movne	r5, #0
 800d00e:	4293      	cmp	r3, r2
 800d010:	bfc4      	itt	gt
 800d012:	1a9b      	subgt	r3, r3, r2
 800d014:	18ed      	addgt	r5, r5, r3
 800d016:	2600      	movs	r6, #0
 800d018:	341a      	adds	r4, #26
 800d01a:	42b5      	cmp	r5, r6
 800d01c:	d11a      	bne.n	800d054 <_printf_common+0xc8>
 800d01e:	2000      	movs	r0, #0
 800d020:	e008      	b.n	800d034 <_printf_common+0xa8>
 800d022:	2301      	movs	r3, #1
 800d024:	4652      	mov	r2, sl
 800d026:	4641      	mov	r1, r8
 800d028:	4638      	mov	r0, r7
 800d02a:	47c8      	blx	r9
 800d02c:	3001      	adds	r0, #1
 800d02e:	d103      	bne.n	800d038 <_printf_common+0xac>
 800d030:	f04f 30ff 	mov.w	r0, #4294967295
 800d034:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d038:	3501      	adds	r5, #1
 800d03a:	e7c6      	b.n	800cfca <_printf_common+0x3e>
 800d03c:	18e1      	adds	r1, r4, r3
 800d03e:	1c5a      	adds	r2, r3, #1
 800d040:	2030      	movs	r0, #48	@ 0x30
 800d042:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d046:	4422      	add	r2, r4
 800d048:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d04c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d050:	3302      	adds	r3, #2
 800d052:	e7c7      	b.n	800cfe4 <_printf_common+0x58>
 800d054:	2301      	movs	r3, #1
 800d056:	4622      	mov	r2, r4
 800d058:	4641      	mov	r1, r8
 800d05a:	4638      	mov	r0, r7
 800d05c:	47c8      	blx	r9
 800d05e:	3001      	adds	r0, #1
 800d060:	d0e6      	beq.n	800d030 <_printf_common+0xa4>
 800d062:	3601      	adds	r6, #1
 800d064:	e7d9      	b.n	800d01a <_printf_common+0x8e>
	...

0800d068 <_printf_i>:
 800d068:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d06c:	7e0f      	ldrb	r7, [r1, #24]
 800d06e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d070:	2f78      	cmp	r7, #120	@ 0x78
 800d072:	4691      	mov	r9, r2
 800d074:	4680      	mov	r8, r0
 800d076:	460c      	mov	r4, r1
 800d078:	469a      	mov	sl, r3
 800d07a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d07e:	d807      	bhi.n	800d090 <_printf_i+0x28>
 800d080:	2f62      	cmp	r7, #98	@ 0x62
 800d082:	d80a      	bhi.n	800d09a <_printf_i+0x32>
 800d084:	2f00      	cmp	r7, #0
 800d086:	f000 80d1 	beq.w	800d22c <_printf_i+0x1c4>
 800d08a:	2f58      	cmp	r7, #88	@ 0x58
 800d08c:	f000 80b8 	beq.w	800d200 <_printf_i+0x198>
 800d090:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d094:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d098:	e03a      	b.n	800d110 <_printf_i+0xa8>
 800d09a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d09e:	2b15      	cmp	r3, #21
 800d0a0:	d8f6      	bhi.n	800d090 <_printf_i+0x28>
 800d0a2:	a101      	add	r1, pc, #4	@ (adr r1, 800d0a8 <_printf_i+0x40>)
 800d0a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d0a8:	0800d101 	.word	0x0800d101
 800d0ac:	0800d115 	.word	0x0800d115
 800d0b0:	0800d091 	.word	0x0800d091
 800d0b4:	0800d091 	.word	0x0800d091
 800d0b8:	0800d091 	.word	0x0800d091
 800d0bc:	0800d091 	.word	0x0800d091
 800d0c0:	0800d115 	.word	0x0800d115
 800d0c4:	0800d091 	.word	0x0800d091
 800d0c8:	0800d091 	.word	0x0800d091
 800d0cc:	0800d091 	.word	0x0800d091
 800d0d0:	0800d091 	.word	0x0800d091
 800d0d4:	0800d213 	.word	0x0800d213
 800d0d8:	0800d13f 	.word	0x0800d13f
 800d0dc:	0800d1cd 	.word	0x0800d1cd
 800d0e0:	0800d091 	.word	0x0800d091
 800d0e4:	0800d091 	.word	0x0800d091
 800d0e8:	0800d235 	.word	0x0800d235
 800d0ec:	0800d091 	.word	0x0800d091
 800d0f0:	0800d13f 	.word	0x0800d13f
 800d0f4:	0800d091 	.word	0x0800d091
 800d0f8:	0800d091 	.word	0x0800d091
 800d0fc:	0800d1d5 	.word	0x0800d1d5
 800d100:	6833      	ldr	r3, [r6, #0]
 800d102:	1d1a      	adds	r2, r3, #4
 800d104:	681b      	ldr	r3, [r3, #0]
 800d106:	6032      	str	r2, [r6, #0]
 800d108:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d10c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d110:	2301      	movs	r3, #1
 800d112:	e09c      	b.n	800d24e <_printf_i+0x1e6>
 800d114:	6833      	ldr	r3, [r6, #0]
 800d116:	6820      	ldr	r0, [r4, #0]
 800d118:	1d19      	adds	r1, r3, #4
 800d11a:	6031      	str	r1, [r6, #0]
 800d11c:	0606      	lsls	r6, r0, #24
 800d11e:	d501      	bpl.n	800d124 <_printf_i+0xbc>
 800d120:	681d      	ldr	r5, [r3, #0]
 800d122:	e003      	b.n	800d12c <_printf_i+0xc4>
 800d124:	0645      	lsls	r5, r0, #25
 800d126:	d5fb      	bpl.n	800d120 <_printf_i+0xb8>
 800d128:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d12c:	2d00      	cmp	r5, #0
 800d12e:	da03      	bge.n	800d138 <_printf_i+0xd0>
 800d130:	232d      	movs	r3, #45	@ 0x2d
 800d132:	426d      	negs	r5, r5
 800d134:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d138:	4858      	ldr	r0, [pc, #352]	@ (800d29c <_printf_i+0x234>)
 800d13a:	230a      	movs	r3, #10
 800d13c:	e011      	b.n	800d162 <_printf_i+0xfa>
 800d13e:	6821      	ldr	r1, [r4, #0]
 800d140:	6833      	ldr	r3, [r6, #0]
 800d142:	0608      	lsls	r0, r1, #24
 800d144:	f853 5b04 	ldr.w	r5, [r3], #4
 800d148:	d402      	bmi.n	800d150 <_printf_i+0xe8>
 800d14a:	0649      	lsls	r1, r1, #25
 800d14c:	bf48      	it	mi
 800d14e:	b2ad      	uxthmi	r5, r5
 800d150:	2f6f      	cmp	r7, #111	@ 0x6f
 800d152:	4852      	ldr	r0, [pc, #328]	@ (800d29c <_printf_i+0x234>)
 800d154:	6033      	str	r3, [r6, #0]
 800d156:	bf14      	ite	ne
 800d158:	230a      	movne	r3, #10
 800d15a:	2308      	moveq	r3, #8
 800d15c:	2100      	movs	r1, #0
 800d15e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d162:	6866      	ldr	r6, [r4, #4]
 800d164:	60a6      	str	r6, [r4, #8]
 800d166:	2e00      	cmp	r6, #0
 800d168:	db05      	blt.n	800d176 <_printf_i+0x10e>
 800d16a:	6821      	ldr	r1, [r4, #0]
 800d16c:	432e      	orrs	r6, r5
 800d16e:	f021 0104 	bic.w	r1, r1, #4
 800d172:	6021      	str	r1, [r4, #0]
 800d174:	d04b      	beq.n	800d20e <_printf_i+0x1a6>
 800d176:	4616      	mov	r6, r2
 800d178:	fbb5 f1f3 	udiv	r1, r5, r3
 800d17c:	fb03 5711 	mls	r7, r3, r1, r5
 800d180:	5dc7      	ldrb	r7, [r0, r7]
 800d182:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d186:	462f      	mov	r7, r5
 800d188:	42bb      	cmp	r3, r7
 800d18a:	460d      	mov	r5, r1
 800d18c:	d9f4      	bls.n	800d178 <_printf_i+0x110>
 800d18e:	2b08      	cmp	r3, #8
 800d190:	d10b      	bne.n	800d1aa <_printf_i+0x142>
 800d192:	6823      	ldr	r3, [r4, #0]
 800d194:	07df      	lsls	r7, r3, #31
 800d196:	d508      	bpl.n	800d1aa <_printf_i+0x142>
 800d198:	6923      	ldr	r3, [r4, #16]
 800d19a:	6861      	ldr	r1, [r4, #4]
 800d19c:	4299      	cmp	r1, r3
 800d19e:	bfde      	ittt	le
 800d1a0:	2330      	movle	r3, #48	@ 0x30
 800d1a2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d1a6:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d1aa:	1b92      	subs	r2, r2, r6
 800d1ac:	6122      	str	r2, [r4, #16]
 800d1ae:	f8cd a000 	str.w	sl, [sp]
 800d1b2:	464b      	mov	r3, r9
 800d1b4:	aa03      	add	r2, sp, #12
 800d1b6:	4621      	mov	r1, r4
 800d1b8:	4640      	mov	r0, r8
 800d1ba:	f7ff fee7 	bl	800cf8c <_printf_common>
 800d1be:	3001      	adds	r0, #1
 800d1c0:	d14a      	bne.n	800d258 <_printf_i+0x1f0>
 800d1c2:	f04f 30ff 	mov.w	r0, #4294967295
 800d1c6:	b004      	add	sp, #16
 800d1c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d1cc:	6823      	ldr	r3, [r4, #0]
 800d1ce:	f043 0320 	orr.w	r3, r3, #32
 800d1d2:	6023      	str	r3, [r4, #0]
 800d1d4:	4832      	ldr	r0, [pc, #200]	@ (800d2a0 <_printf_i+0x238>)
 800d1d6:	2778      	movs	r7, #120	@ 0x78
 800d1d8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d1dc:	6823      	ldr	r3, [r4, #0]
 800d1de:	6831      	ldr	r1, [r6, #0]
 800d1e0:	061f      	lsls	r7, r3, #24
 800d1e2:	f851 5b04 	ldr.w	r5, [r1], #4
 800d1e6:	d402      	bmi.n	800d1ee <_printf_i+0x186>
 800d1e8:	065f      	lsls	r7, r3, #25
 800d1ea:	bf48      	it	mi
 800d1ec:	b2ad      	uxthmi	r5, r5
 800d1ee:	6031      	str	r1, [r6, #0]
 800d1f0:	07d9      	lsls	r1, r3, #31
 800d1f2:	bf44      	itt	mi
 800d1f4:	f043 0320 	orrmi.w	r3, r3, #32
 800d1f8:	6023      	strmi	r3, [r4, #0]
 800d1fa:	b11d      	cbz	r5, 800d204 <_printf_i+0x19c>
 800d1fc:	2310      	movs	r3, #16
 800d1fe:	e7ad      	b.n	800d15c <_printf_i+0xf4>
 800d200:	4826      	ldr	r0, [pc, #152]	@ (800d29c <_printf_i+0x234>)
 800d202:	e7e9      	b.n	800d1d8 <_printf_i+0x170>
 800d204:	6823      	ldr	r3, [r4, #0]
 800d206:	f023 0320 	bic.w	r3, r3, #32
 800d20a:	6023      	str	r3, [r4, #0]
 800d20c:	e7f6      	b.n	800d1fc <_printf_i+0x194>
 800d20e:	4616      	mov	r6, r2
 800d210:	e7bd      	b.n	800d18e <_printf_i+0x126>
 800d212:	6833      	ldr	r3, [r6, #0]
 800d214:	6825      	ldr	r5, [r4, #0]
 800d216:	6961      	ldr	r1, [r4, #20]
 800d218:	1d18      	adds	r0, r3, #4
 800d21a:	6030      	str	r0, [r6, #0]
 800d21c:	062e      	lsls	r6, r5, #24
 800d21e:	681b      	ldr	r3, [r3, #0]
 800d220:	d501      	bpl.n	800d226 <_printf_i+0x1be>
 800d222:	6019      	str	r1, [r3, #0]
 800d224:	e002      	b.n	800d22c <_printf_i+0x1c4>
 800d226:	0668      	lsls	r0, r5, #25
 800d228:	d5fb      	bpl.n	800d222 <_printf_i+0x1ba>
 800d22a:	8019      	strh	r1, [r3, #0]
 800d22c:	2300      	movs	r3, #0
 800d22e:	6123      	str	r3, [r4, #16]
 800d230:	4616      	mov	r6, r2
 800d232:	e7bc      	b.n	800d1ae <_printf_i+0x146>
 800d234:	6833      	ldr	r3, [r6, #0]
 800d236:	1d1a      	adds	r2, r3, #4
 800d238:	6032      	str	r2, [r6, #0]
 800d23a:	681e      	ldr	r6, [r3, #0]
 800d23c:	6862      	ldr	r2, [r4, #4]
 800d23e:	2100      	movs	r1, #0
 800d240:	4630      	mov	r0, r6
 800d242:	f7f3 f85d 	bl	8000300 <memchr>
 800d246:	b108      	cbz	r0, 800d24c <_printf_i+0x1e4>
 800d248:	1b80      	subs	r0, r0, r6
 800d24a:	6060      	str	r0, [r4, #4]
 800d24c:	6863      	ldr	r3, [r4, #4]
 800d24e:	6123      	str	r3, [r4, #16]
 800d250:	2300      	movs	r3, #0
 800d252:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d256:	e7aa      	b.n	800d1ae <_printf_i+0x146>
 800d258:	6923      	ldr	r3, [r4, #16]
 800d25a:	4632      	mov	r2, r6
 800d25c:	4649      	mov	r1, r9
 800d25e:	4640      	mov	r0, r8
 800d260:	47d0      	blx	sl
 800d262:	3001      	adds	r0, #1
 800d264:	d0ad      	beq.n	800d1c2 <_printf_i+0x15a>
 800d266:	6823      	ldr	r3, [r4, #0]
 800d268:	079b      	lsls	r3, r3, #30
 800d26a:	d413      	bmi.n	800d294 <_printf_i+0x22c>
 800d26c:	68e0      	ldr	r0, [r4, #12]
 800d26e:	9b03      	ldr	r3, [sp, #12]
 800d270:	4298      	cmp	r0, r3
 800d272:	bfb8      	it	lt
 800d274:	4618      	movlt	r0, r3
 800d276:	e7a6      	b.n	800d1c6 <_printf_i+0x15e>
 800d278:	2301      	movs	r3, #1
 800d27a:	4632      	mov	r2, r6
 800d27c:	4649      	mov	r1, r9
 800d27e:	4640      	mov	r0, r8
 800d280:	47d0      	blx	sl
 800d282:	3001      	adds	r0, #1
 800d284:	d09d      	beq.n	800d1c2 <_printf_i+0x15a>
 800d286:	3501      	adds	r5, #1
 800d288:	68e3      	ldr	r3, [r4, #12]
 800d28a:	9903      	ldr	r1, [sp, #12]
 800d28c:	1a5b      	subs	r3, r3, r1
 800d28e:	42ab      	cmp	r3, r5
 800d290:	dcf2      	bgt.n	800d278 <_printf_i+0x210>
 800d292:	e7eb      	b.n	800d26c <_printf_i+0x204>
 800d294:	2500      	movs	r5, #0
 800d296:	f104 0619 	add.w	r6, r4, #25
 800d29a:	e7f5      	b.n	800d288 <_printf_i+0x220>
 800d29c:	08011b12 	.word	0x08011b12
 800d2a0:	08011b23 	.word	0x08011b23

0800d2a4 <_scanf_float>:
 800d2a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2a8:	b087      	sub	sp, #28
 800d2aa:	4691      	mov	r9, r2
 800d2ac:	9303      	str	r3, [sp, #12]
 800d2ae:	688b      	ldr	r3, [r1, #8]
 800d2b0:	1e5a      	subs	r2, r3, #1
 800d2b2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800d2b6:	bf81      	itttt	hi
 800d2b8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800d2bc:	eb03 0b05 	addhi.w	fp, r3, r5
 800d2c0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800d2c4:	608b      	strhi	r3, [r1, #8]
 800d2c6:	680b      	ldr	r3, [r1, #0]
 800d2c8:	460a      	mov	r2, r1
 800d2ca:	f04f 0500 	mov.w	r5, #0
 800d2ce:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800d2d2:	f842 3b1c 	str.w	r3, [r2], #28
 800d2d6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800d2da:	4680      	mov	r8, r0
 800d2dc:	460c      	mov	r4, r1
 800d2de:	bf98      	it	ls
 800d2e0:	f04f 0b00 	movls.w	fp, #0
 800d2e4:	9201      	str	r2, [sp, #4]
 800d2e6:	4616      	mov	r6, r2
 800d2e8:	46aa      	mov	sl, r5
 800d2ea:	462f      	mov	r7, r5
 800d2ec:	9502      	str	r5, [sp, #8]
 800d2ee:	68a2      	ldr	r2, [r4, #8]
 800d2f0:	b15a      	cbz	r2, 800d30a <_scanf_float+0x66>
 800d2f2:	f8d9 3000 	ldr.w	r3, [r9]
 800d2f6:	781b      	ldrb	r3, [r3, #0]
 800d2f8:	2b4e      	cmp	r3, #78	@ 0x4e
 800d2fa:	d863      	bhi.n	800d3c4 <_scanf_float+0x120>
 800d2fc:	2b40      	cmp	r3, #64	@ 0x40
 800d2fe:	d83b      	bhi.n	800d378 <_scanf_float+0xd4>
 800d300:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800d304:	b2c8      	uxtb	r0, r1
 800d306:	280e      	cmp	r0, #14
 800d308:	d939      	bls.n	800d37e <_scanf_float+0xda>
 800d30a:	b11f      	cbz	r7, 800d314 <_scanf_float+0x70>
 800d30c:	6823      	ldr	r3, [r4, #0]
 800d30e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d312:	6023      	str	r3, [r4, #0]
 800d314:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d318:	f1ba 0f01 	cmp.w	sl, #1
 800d31c:	f200 8114 	bhi.w	800d548 <_scanf_float+0x2a4>
 800d320:	9b01      	ldr	r3, [sp, #4]
 800d322:	429e      	cmp	r6, r3
 800d324:	f200 8105 	bhi.w	800d532 <_scanf_float+0x28e>
 800d328:	2001      	movs	r0, #1
 800d32a:	b007      	add	sp, #28
 800d32c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d330:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800d334:	2a0d      	cmp	r2, #13
 800d336:	d8e8      	bhi.n	800d30a <_scanf_float+0x66>
 800d338:	a101      	add	r1, pc, #4	@ (adr r1, 800d340 <_scanf_float+0x9c>)
 800d33a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800d33e:	bf00      	nop
 800d340:	0800d489 	.word	0x0800d489
 800d344:	0800d30b 	.word	0x0800d30b
 800d348:	0800d30b 	.word	0x0800d30b
 800d34c:	0800d30b 	.word	0x0800d30b
 800d350:	0800d4e5 	.word	0x0800d4e5
 800d354:	0800d4bf 	.word	0x0800d4bf
 800d358:	0800d30b 	.word	0x0800d30b
 800d35c:	0800d30b 	.word	0x0800d30b
 800d360:	0800d497 	.word	0x0800d497
 800d364:	0800d30b 	.word	0x0800d30b
 800d368:	0800d30b 	.word	0x0800d30b
 800d36c:	0800d30b 	.word	0x0800d30b
 800d370:	0800d30b 	.word	0x0800d30b
 800d374:	0800d453 	.word	0x0800d453
 800d378:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800d37c:	e7da      	b.n	800d334 <_scanf_float+0x90>
 800d37e:	290e      	cmp	r1, #14
 800d380:	d8c3      	bhi.n	800d30a <_scanf_float+0x66>
 800d382:	a001      	add	r0, pc, #4	@ (adr r0, 800d388 <_scanf_float+0xe4>)
 800d384:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800d388:	0800d443 	.word	0x0800d443
 800d38c:	0800d30b 	.word	0x0800d30b
 800d390:	0800d443 	.word	0x0800d443
 800d394:	0800d4d3 	.word	0x0800d4d3
 800d398:	0800d30b 	.word	0x0800d30b
 800d39c:	0800d3e5 	.word	0x0800d3e5
 800d3a0:	0800d429 	.word	0x0800d429
 800d3a4:	0800d429 	.word	0x0800d429
 800d3a8:	0800d429 	.word	0x0800d429
 800d3ac:	0800d429 	.word	0x0800d429
 800d3b0:	0800d429 	.word	0x0800d429
 800d3b4:	0800d429 	.word	0x0800d429
 800d3b8:	0800d429 	.word	0x0800d429
 800d3bc:	0800d429 	.word	0x0800d429
 800d3c0:	0800d429 	.word	0x0800d429
 800d3c4:	2b6e      	cmp	r3, #110	@ 0x6e
 800d3c6:	d809      	bhi.n	800d3dc <_scanf_float+0x138>
 800d3c8:	2b60      	cmp	r3, #96	@ 0x60
 800d3ca:	d8b1      	bhi.n	800d330 <_scanf_float+0x8c>
 800d3cc:	2b54      	cmp	r3, #84	@ 0x54
 800d3ce:	d07b      	beq.n	800d4c8 <_scanf_float+0x224>
 800d3d0:	2b59      	cmp	r3, #89	@ 0x59
 800d3d2:	d19a      	bne.n	800d30a <_scanf_float+0x66>
 800d3d4:	2d07      	cmp	r5, #7
 800d3d6:	d198      	bne.n	800d30a <_scanf_float+0x66>
 800d3d8:	2508      	movs	r5, #8
 800d3da:	e02f      	b.n	800d43c <_scanf_float+0x198>
 800d3dc:	2b74      	cmp	r3, #116	@ 0x74
 800d3de:	d073      	beq.n	800d4c8 <_scanf_float+0x224>
 800d3e0:	2b79      	cmp	r3, #121	@ 0x79
 800d3e2:	e7f6      	b.n	800d3d2 <_scanf_float+0x12e>
 800d3e4:	6821      	ldr	r1, [r4, #0]
 800d3e6:	05c8      	lsls	r0, r1, #23
 800d3e8:	d51e      	bpl.n	800d428 <_scanf_float+0x184>
 800d3ea:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800d3ee:	6021      	str	r1, [r4, #0]
 800d3f0:	3701      	adds	r7, #1
 800d3f2:	f1bb 0f00 	cmp.w	fp, #0
 800d3f6:	d003      	beq.n	800d400 <_scanf_float+0x15c>
 800d3f8:	3201      	adds	r2, #1
 800d3fa:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d3fe:	60a2      	str	r2, [r4, #8]
 800d400:	68a3      	ldr	r3, [r4, #8]
 800d402:	3b01      	subs	r3, #1
 800d404:	60a3      	str	r3, [r4, #8]
 800d406:	6923      	ldr	r3, [r4, #16]
 800d408:	3301      	adds	r3, #1
 800d40a:	6123      	str	r3, [r4, #16]
 800d40c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800d410:	3b01      	subs	r3, #1
 800d412:	2b00      	cmp	r3, #0
 800d414:	f8c9 3004 	str.w	r3, [r9, #4]
 800d418:	f340 8082 	ble.w	800d520 <_scanf_float+0x27c>
 800d41c:	f8d9 3000 	ldr.w	r3, [r9]
 800d420:	3301      	adds	r3, #1
 800d422:	f8c9 3000 	str.w	r3, [r9]
 800d426:	e762      	b.n	800d2ee <_scanf_float+0x4a>
 800d428:	eb1a 0105 	adds.w	r1, sl, r5
 800d42c:	f47f af6d 	bne.w	800d30a <_scanf_float+0x66>
 800d430:	6822      	ldr	r2, [r4, #0]
 800d432:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800d436:	6022      	str	r2, [r4, #0]
 800d438:	460d      	mov	r5, r1
 800d43a:	468a      	mov	sl, r1
 800d43c:	f806 3b01 	strb.w	r3, [r6], #1
 800d440:	e7de      	b.n	800d400 <_scanf_float+0x15c>
 800d442:	6822      	ldr	r2, [r4, #0]
 800d444:	0610      	lsls	r0, r2, #24
 800d446:	f57f af60 	bpl.w	800d30a <_scanf_float+0x66>
 800d44a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800d44e:	6022      	str	r2, [r4, #0]
 800d450:	e7f4      	b.n	800d43c <_scanf_float+0x198>
 800d452:	f1ba 0f00 	cmp.w	sl, #0
 800d456:	d10c      	bne.n	800d472 <_scanf_float+0x1ce>
 800d458:	b977      	cbnz	r7, 800d478 <_scanf_float+0x1d4>
 800d45a:	6822      	ldr	r2, [r4, #0]
 800d45c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800d460:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800d464:	d108      	bne.n	800d478 <_scanf_float+0x1d4>
 800d466:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d46a:	6022      	str	r2, [r4, #0]
 800d46c:	f04f 0a01 	mov.w	sl, #1
 800d470:	e7e4      	b.n	800d43c <_scanf_float+0x198>
 800d472:	f1ba 0f02 	cmp.w	sl, #2
 800d476:	d050      	beq.n	800d51a <_scanf_float+0x276>
 800d478:	2d01      	cmp	r5, #1
 800d47a:	d002      	beq.n	800d482 <_scanf_float+0x1de>
 800d47c:	2d04      	cmp	r5, #4
 800d47e:	f47f af44 	bne.w	800d30a <_scanf_float+0x66>
 800d482:	3501      	adds	r5, #1
 800d484:	b2ed      	uxtb	r5, r5
 800d486:	e7d9      	b.n	800d43c <_scanf_float+0x198>
 800d488:	f1ba 0f01 	cmp.w	sl, #1
 800d48c:	f47f af3d 	bne.w	800d30a <_scanf_float+0x66>
 800d490:	f04f 0a02 	mov.w	sl, #2
 800d494:	e7d2      	b.n	800d43c <_scanf_float+0x198>
 800d496:	b975      	cbnz	r5, 800d4b6 <_scanf_float+0x212>
 800d498:	2f00      	cmp	r7, #0
 800d49a:	f47f af37 	bne.w	800d30c <_scanf_float+0x68>
 800d49e:	6822      	ldr	r2, [r4, #0]
 800d4a0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800d4a4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800d4a8:	f040 80fc 	bne.w	800d6a4 <_scanf_float+0x400>
 800d4ac:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d4b0:	6022      	str	r2, [r4, #0]
 800d4b2:	2501      	movs	r5, #1
 800d4b4:	e7c2      	b.n	800d43c <_scanf_float+0x198>
 800d4b6:	2d03      	cmp	r5, #3
 800d4b8:	d0e3      	beq.n	800d482 <_scanf_float+0x1de>
 800d4ba:	2d05      	cmp	r5, #5
 800d4bc:	e7df      	b.n	800d47e <_scanf_float+0x1da>
 800d4be:	2d02      	cmp	r5, #2
 800d4c0:	f47f af23 	bne.w	800d30a <_scanf_float+0x66>
 800d4c4:	2503      	movs	r5, #3
 800d4c6:	e7b9      	b.n	800d43c <_scanf_float+0x198>
 800d4c8:	2d06      	cmp	r5, #6
 800d4ca:	f47f af1e 	bne.w	800d30a <_scanf_float+0x66>
 800d4ce:	2507      	movs	r5, #7
 800d4d0:	e7b4      	b.n	800d43c <_scanf_float+0x198>
 800d4d2:	6822      	ldr	r2, [r4, #0]
 800d4d4:	0591      	lsls	r1, r2, #22
 800d4d6:	f57f af18 	bpl.w	800d30a <_scanf_float+0x66>
 800d4da:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800d4de:	6022      	str	r2, [r4, #0]
 800d4e0:	9702      	str	r7, [sp, #8]
 800d4e2:	e7ab      	b.n	800d43c <_scanf_float+0x198>
 800d4e4:	6822      	ldr	r2, [r4, #0]
 800d4e6:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800d4ea:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800d4ee:	d005      	beq.n	800d4fc <_scanf_float+0x258>
 800d4f0:	0550      	lsls	r0, r2, #21
 800d4f2:	f57f af0a 	bpl.w	800d30a <_scanf_float+0x66>
 800d4f6:	2f00      	cmp	r7, #0
 800d4f8:	f000 80d4 	beq.w	800d6a4 <_scanf_float+0x400>
 800d4fc:	0591      	lsls	r1, r2, #22
 800d4fe:	bf58      	it	pl
 800d500:	9902      	ldrpl	r1, [sp, #8]
 800d502:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d506:	bf58      	it	pl
 800d508:	1a79      	subpl	r1, r7, r1
 800d50a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800d50e:	bf58      	it	pl
 800d510:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800d514:	6022      	str	r2, [r4, #0]
 800d516:	2700      	movs	r7, #0
 800d518:	e790      	b.n	800d43c <_scanf_float+0x198>
 800d51a:	f04f 0a03 	mov.w	sl, #3
 800d51e:	e78d      	b.n	800d43c <_scanf_float+0x198>
 800d520:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800d524:	4649      	mov	r1, r9
 800d526:	4640      	mov	r0, r8
 800d528:	4798      	blx	r3
 800d52a:	2800      	cmp	r0, #0
 800d52c:	f43f aedf 	beq.w	800d2ee <_scanf_float+0x4a>
 800d530:	e6eb      	b.n	800d30a <_scanf_float+0x66>
 800d532:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d536:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d53a:	464a      	mov	r2, r9
 800d53c:	4640      	mov	r0, r8
 800d53e:	4798      	blx	r3
 800d540:	6923      	ldr	r3, [r4, #16]
 800d542:	3b01      	subs	r3, #1
 800d544:	6123      	str	r3, [r4, #16]
 800d546:	e6eb      	b.n	800d320 <_scanf_float+0x7c>
 800d548:	1e6b      	subs	r3, r5, #1
 800d54a:	2b06      	cmp	r3, #6
 800d54c:	d824      	bhi.n	800d598 <_scanf_float+0x2f4>
 800d54e:	2d02      	cmp	r5, #2
 800d550:	d836      	bhi.n	800d5c0 <_scanf_float+0x31c>
 800d552:	9b01      	ldr	r3, [sp, #4]
 800d554:	429e      	cmp	r6, r3
 800d556:	f67f aee7 	bls.w	800d328 <_scanf_float+0x84>
 800d55a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d55e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d562:	464a      	mov	r2, r9
 800d564:	4640      	mov	r0, r8
 800d566:	4798      	blx	r3
 800d568:	6923      	ldr	r3, [r4, #16]
 800d56a:	3b01      	subs	r3, #1
 800d56c:	6123      	str	r3, [r4, #16]
 800d56e:	e7f0      	b.n	800d552 <_scanf_float+0x2ae>
 800d570:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d574:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800d578:	464a      	mov	r2, r9
 800d57a:	4640      	mov	r0, r8
 800d57c:	4798      	blx	r3
 800d57e:	6923      	ldr	r3, [r4, #16]
 800d580:	3b01      	subs	r3, #1
 800d582:	6123      	str	r3, [r4, #16]
 800d584:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d588:	fa5f fa8a 	uxtb.w	sl, sl
 800d58c:	f1ba 0f02 	cmp.w	sl, #2
 800d590:	d1ee      	bne.n	800d570 <_scanf_float+0x2cc>
 800d592:	3d03      	subs	r5, #3
 800d594:	b2ed      	uxtb	r5, r5
 800d596:	1b76      	subs	r6, r6, r5
 800d598:	6823      	ldr	r3, [r4, #0]
 800d59a:	05da      	lsls	r2, r3, #23
 800d59c:	d530      	bpl.n	800d600 <_scanf_float+0x35c>
 800d59e:	055b      	lsls	r3, r3, #21
 800d5a0:	d511      	bpl.n	800d5c6 <_scanf_float+0x322>
 800d5a2:	9b01      	ldr	r3, [sp, #4]
 800d5a4:	429e      	cmp	r6, r3
 800d5a6:	f67f aebf 	bls.w	800d328 <_scanf_float+0x84>
 800d5aa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d5ae:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d5b2:	464a      	mov	r2, r9
 800d5b4:	4640      	mov	r0, r8
 800d5b6:	4798      	blx	r3
 800d5b8:	6923      	ldr	r3, [r4, #16]
 800d5ba:	3b01      	subs	r3, #1
 800d5bc:	6123      	str	r3, [r4, #16]
 800d5be:	e7f0      	b.n	800d5a2 <_scanf_float+0x2fe>
 800d5c0:	46aa      	mov	sl, r5
 800d5c2:	46b3      	mov	fp, r6
 800d5c4:	e7de      	b.n	800d584 <_scanf_float+0x2e0>
 800d5c6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800d5ca:	6923      	ldr	r3, [r4, #16]
 800d5cc:	2965      	cmp	r1, #101	@ 0x65
 800d5ce:	f103 33ff 	add.w	r3, r3, #4294967295
 800d5d2:	f106 35ff 	add.w	r5, r6, #4294967295
 800d5d6:	6123      	str	r3, [r4, #16]
 800d5d8:	d00c      	beq.n	800d5f4 <_scanf_float+0x350>
 800d5da:	2945      	cmp	r1, #69	@ 0x45
 800d5dc:	d00a      	beq.n	800d5f4 <_scanf_float+0x350>
 800d5de:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d5e2:	464a      	mov	r2, r9
 800d5e4:	4640      	mov	r0, r8
 800d5e6:	4798      	blx	r3
 800d5e8:	6923      	ldr	r3, [r4, #16]
 800d5ea:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800d5ee:	3b01      	subs	r3, #1
 800d5f0:	1eb5      	subs	r5, r6, #2
 800d5f2:	6123      	str	r3, [r4, #16]
 800d5f4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d5f8:	464a      	mov	r2, r9
 800d5fa:	4640      	mov	r0, r8
 800d5fc:	4798      	blx	r3
 800d5fe:	462e      	mov	r6, r5
 800d600:	6822      	ldr	r2, [r4, #0]
 800d602:	f012 0210 	ands.w	r2, r2, #16
 800d606:	d001      	beq.n	800d60c <_scanf_float+0x368>
 800d608:	2000      	movs	r0, #0
 800d60a:	e68e      	b.n	800d32a <_scanf_float+0x86>
 800d60c:	7032      	strb	r2, [r6, #0]
 800d60e:	6823      	ldr	r3, [r4, #0]
 800d610:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800d614:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d618:	d123      	bne.n	800d662 <_scanf_float+0x3be>
 800d61a:	9b02      	ldr	r3, [sp, #8]
 800d61c:	429f      	cmp	r7, r3
 800d61e:	d00a      	beq.n	800d636 <_scanf_float+0x392>
 800d620:	1bda      	subs	r2, r3, r7
 800d622:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800d626:	429e      	cmp	r6, r3
 800d628:	bf28      	it	cs
 800d62a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800d62e:	491e      	ldr	r1, [pc, #120]	@ (800d6a8 <_scanf_float+0x404>)
 800d630:	4630      	mov	r0, r6
 800d632:	f000 f935 	bl	800d8a0 <siprintf>
 800d636:	9901      	ldr	r1, [sp, #4]
 800d638:	2200      	movs	r2, #0
 800d63a:	4640      	mov	r0, r8
 800d63c:	f7ff f8ee 	bl	800c81c <_strtod_r>
 800d640:	9b03      	ldr	r3, [sp, #12]
 800d642:	6821      	ldr	r1, [r4, #0]
 800d644:	681b      	ldr	r3, [r3, #0]
 800d646:	f011 0f02 	tst.w	r1, #2
 800d64a:	f103 0204 	add.w	r2, r3, #4
 800d64e:	d015      	beq.n	800d67c <_scanf_float+0x3d8>
 800d650:	9903      	ldr	r1, [sp, #12]
 800d652:	600a      	str	r2, [r1, #0]
 800d654:	681b      	ldr	r3, [r3, #0]
 800d656:	ed83 0b00 	vstr	d0, [r3]
 800d65a:	68e3      	ldr	r3, [r4, #12]
 800d65c:	3301      	adds	r3, #1
 800d65e:	60e3      	str	r3, [r4, #12]
 800d660:	e7d2      	b.n	800d608 <_scanf_float+0x364>
 800d662:	9b04      	ldr	r3, [sp, #16]
 800d664:	2b00      	cmp	r3, #0
 800d666:	d0e6      	beq.n	800d636 <_scanf_float+0x392>
 800d668:	9905      	ldr	r1, [sp, #20]
 800d66a:	230a      	movs	r3, #10
 800d66c:	3101      	adds	r1, #1
 800d66e:	4640      	mov	r0, r8
 800d670:	f7ff f960 	bl	800c934 <_strtol_r>
 800d674:	9b04      	ldr	r3, [sp, #16]
 800d676:	9e05      	ldr	r6, [sp, #20]
 800d678:	1ac2      	subs	r2, r0, r3
 800d67a:	e7d2      	b.n	800d622 <_scanf_float+0x37e>
 800d67c:	f011 0f04 	tst.w	r1, #4
 800d680:	9903      	ldr	r1, [sp, #12]
 800d682:	600a      	str	r2, [r1, #0]
 800d684:	d1e6      	bne.n	800d654 <_scanf_float+0x3b0>
 800d686:	eeb4 0b40 	vcmp.f64	d0, d0
 800d68a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d68e:	681d      	ldr	r5, [r3, #0]
 800d690:	d705      	bvc.n	800d69e <_scanf_float+0x3fa>
 800d692:	4806      	ldr	r0, [pc, #24]	@ (800d6ac <_scanf_float+0x408>)
 800d694:	f000 fabc 	bl	800dc10 <nanf>
 800d698:	ed85 0a00 	vstr	s0, [r5]
 800d69c:	e7dd      	b.n	800d65a <_scanf_float+0x3b6>
 800d69e:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800d6a2:	e7f9      	b.n	800d698 <_scanf_float+0x3f4>
 800d6a4:	2700      	movs	r7, #0
 800d6a6:	e635      	b.n	800d314 <_scanf_float+0x70>
 800d6a8:	08011b34 	.word	0x08011b34
 800d6ac:	080112a7 	.word	0x080112a7

0800d6b0 <std>:
 800d6b0:	2300      	movs	r3, #0
 800d6b2:	b510      	push	{r4, lr}
 800d6b4:	4604      	mov	r4, r0
 800d6b6:	e9c0 3300 	strd	r3, r3, [r0]
 800d6ba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d6be:	6083      	str	r3, [r0, #8]
 800d6c0:	8181      	strh	r1, [r0, #12]
 800d6c2:	6643      	str	r3, [r0, #100]	@ 0x64
 800d6c4:	81c2      	strh	r2, [r0, #14]
 800d6c6:	6183      	str	r3, [r0, #24]
 800d6c8:	4619      	mov	r1, r3
 800d6ca:	2208      	movs	r2, #8
 800d6cc:	305c      	adds	r0, #92	@ 0x5c
 800d6ce:	f000 f989 	bl	800d9e4 <memset>
 800d6d2:	4b0d      	ldr	r3, [pc, #52]	@ (800d708 <std+0x58>)
 800d6d4:	6263      	str	r3, [r4, #36]	@ 0x24
 800d6d6:	4b0d      	ldr	r3, [pc, #52]	@ (800d70c <std+0x5c>)
 800d6d8:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d6da:	4b0d      	ldr	r3, [pc, #52]	@ (800d710 <std+0x60>)
 800d6dc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d6de:	4b0d      	ldr	r3, [pc, #52]	@ (800d714 <std+0x64>)
 800d6e0:	6323      	str	r3, [r4, #48]	@ 0x30
 800d6e2:	4b0d      	ldr	r3, [pc, #52]	@ (800d718 <std+0x68>)
 800d6e4:	6224      	str	r4, [r4, #32]
 800d6e6:	429c      	cmp	r4, r3
 800d6e8:	d006      	beq.n	800d6f8 <std+0x48>
 800d6ea:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800d6ee:	4294      	cmp	r4, r2
 800d6f0:	d002      	beq.n	800d6f8 <std+0x48>
 800d6f2:	33d0      	adds	r3, #208	@ 0xd0
 800d6f4:	429c      	cmp	r4, r3
 800d6f6:	d105      	bne.n	800d704 <std+0x54>
 800d6f8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800d6fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d700:	f000 ba6a 	b.w	800dbd8 <__retarget_lock_init_recursive>
 800d704:	bd10      	pop	{r4, pc}
 800d706:	bf00      	nop
 800d708:	0800d8e5 	.word	0x0800d8e5
 800d70c:	0800d907 	.word	0x0800d907
 800d710:	0800d93f 	.word	0x0800d93f
 800d714:	0800d963 	.word	0x0800d963
 800d718:	24006554 	.word	0x24006554

0800d71c <stdio_exit_handler>:
 800d71c:	4a02      	ldr	r2, [pc, #8]	@ (800d728 <stdio_exit_handler+0xc>)
 800d71e:	4903      	ldr	r1, [pc, #12]	@ (800d72c <stdio_exit_handler+0x10>)
 800d720:	4803      	ldr	r0, [pc, #12]	@ (800d730 <stdio_exit_handler+0x14>)
 800d722:	f000 b869 	b.w	800d7f8 <_fwalk_sglue>
 800d726:	bf00      	nop
 800d728:	240001d8 	.word	0x240001d8
 800d72c:	0800fddd 	.word	0x0800fddd
 800d730:	24000354 	.word	0x24000354

0800d734 <cleanup_stdio>:
 800d734:	6841      	ldr	r1, [r0, #4]
 800d736:	4b0c      	ldr	r3, [pc, #48]	@ (800d768 <cleanup_stdio+0x34>)
 800d738:	4299      	cmp	r1, r3
 800d73a:	b510      	push	{r4, lr}
 800d73c:	4604      	mov	r4, r0
 800d73e:	d001      	beq.n	800d744 <cleanup_stdio+0x10>
 800d740:	f002 fb4c 	bl	800fddc <_fflush_r>
 800d744:	68a1      	ldr	r1, [r4, #8]
 800d746:	4b09      	ldr	r3, [pc, #36]	@ (800d76c <cleanup_stdio+0x38>)
 800d748:	4299      	cmp	r1, r3
 800d74a:	d002      	beq.n	800d752 <cleanup_stdio+0x1e>
 800d74c:	4620      	mov	r0, r4
 800d74e:	f002 fb45 	bl	800fddc <_fflush_r>
 800d752:	68e1      	ldr	r1, [r4, #12]
 800d754:	4b06      	ldr	r3, [pc, #24]	@ (800d770 <cleanup_stdio+0x3c>)
 800d756:	4299      	cmp	r1, r3
 800d758:	d004      	beq.n	800d764 <cleanup_stdio+0x30>
 800d75a:	4620      	mov	r0, r4
 800d75c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d760:	f002 bb3c 	b.w	800fddc <_fflush_r>
 800d764:	bd10      	pop	{r4, pc}
 800d766:	bf00      	nop
 800d768:	24006554 	.word	0x24006554
 800d76c:	240065bc 	.word	0x240065bc
 800d770:	24006624 	.word	0x24006624

0800d774 <global_stdio_init.part.0>:
 800d774:	b510      	push	{r4, lr}
 800d776:	4b0b      	ldr	r3, [pc, #44]	@ (800d7a4 <global_stdio_init.part.0+0x30>)
 800d778:	4c0b      	ldr	r4, [pc, #44]	@ (800d7a8 <global_stdio_init.part.0+0x34>)
 800d77a:	4a0c      	ldr	r2, [pc, #48]	@ (800d7ac <global_stdio_init.part.0+0x38>)
 800d77c:	601a      	str	r2, [r3, #0]
 800d77e:	4620      	mov	r0, r4
 800d780:	2200      	movs	r2, #0
 800d782:	2104      	movs	r1, #4
 800d784:	f7ff ff94 	bl	800d6b0 <std>
 800d788:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d78c:	2201      	movs	r2, #1
 800d78e:	2109      	movs	r1, #9
 800d790:	f7ff ff8e 	bl	800d6b0 <std>
 800d794:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d798:	2202      	movs	r2, #2
 800d79a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d79e:	2112      	movs	r1, #18
 800d7a0:	f7ff bf86 	b.w	800d6b0 <std>
 800d7a4:	2400668c 	.word	0x2400668c
 800d7a8:	24006554 	.word	0x24006554
 800d7ac:	0800d71d 	.word	0x0800d71d

0800d7b0 <__sfp_lock_acquire>:
 800d7b0:	4801      	ldr	r0, [pc, #4]	@ (800d7b8 <__sfp_lock_acquire+0x8>)
 800d7b2:	f000 ba12 	b.w	800dbda <__retarget_lock_acquire_recursive>
 800d7b6:	bf00      	nop
 800d7b8:	24006695 	.word	0x24006695

0800d7bc <__sfp_lock_release>:
 800d7bc:	4801      	ldr	r0, [pc, #4]	@ (800d7c4 <__sfp_lock_release+0x8>)
 800d7be:	f000 ba0d 	b.w	800dbdc <__retarget_lock_release_recursive>
 800d7c2:	bf00      	nop
 800d7c4:	24006695 	.word	0x24006695

0800d7c8 <__sinit>:
 800d7c8:	b510      	push	{r4, lr}
 800d7ca:	4604      	mov	r4, r0
 800d7cc:	f7ff fff0 	bl	800d7b0 <__sfp_lock_acquire>
 800d7d0:	6a23      	ldr	r3, [r4, #32]
 800d7d2:	b11b      	cbz	r3, 800d7dc <__sinit+0x14>
 800d7d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d7d8:	f7ff bff0 	b.w	800d7bc <__sfp_lock_release>
 800d7dc:	4b04      	ldr	r3, [pc, #16]	@ (800d7f0 <__sinit+0x28>)
 800d7de:	6223      	str	r3, [r4, #32]
 800d7e0:	4b04      	ldr	r3, [pc, #16]	@ (800d7f4 <__sinit+0x2c>)
 800d7e2:	681b      	ldr	r3, [r3, #0]
 800d7e4:	2b00      	cmp	r3, #0
 800d7e6:	d1f5      	bne.n	800d7d4 <__sinit+0xc>
 800d7e8:	f7ff ffc4 	bl	800d774 <global_stdio_init.part.0>
 800d7ec:	e7f2      	b.n	800d7d4 <__sinit+0xc>
 800d7ee:	bf00      	nop
 800d7f0:	0800d735 	.word	0x0800d735
 800d7f4:	2400668c 	.word	0x2400668c

0800d7f8 <_fwalk_sglue>:
 800d7f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d7fc:	4607      	mov	r7, r0
 800d7fe:	4688      	mov	r8, r1
 800d800:	4614      	mov	r4, r2
 800d802:	2600      	movs	r6, #0
 800d804:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d808:	f1b9 0901 	subs.w	r9, r9, #1
 800d80c:	d505      	bpl.n	800d81a <_fwalk_sglue+0x22>
 800d80e:	6824      	ldr	r4, [r4, #0]
 800d810:	2c00      	cmp	r4, #0
 800d812:	d1f7      	bne.n	800d804 <_fwalk_sglue+0xc>
 800d814:	4630      	mov	r0, r6
 800d816:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d81a:	89ab      	ldrh	r3, [r5, #12]
 800d81c:	2b01      	cmp	r3, #1
 800d81e:	d907      	bls.n	800d830 <_fwalk_sglue+0x38>
 800d820:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d824:	3301      	adds	r3, #1
 800d826:	d003      	beq.n	800d830 <_fwalk_sglue+0x38>
 800d828:	4629      	mov	r1, r5
 800d82a:	4638      	mov	r0, r7
 800d82c:	47c0      	blx	r8
 800d82e:	4306      	orrs	r6, r0
 800d830:	3568      	adds	r5, #104	@ 0x68
 800d832:	e7e9      	b.n	800d808 <_fwalk_sglue+0x10>

0800d834 <sniprintf>:
 800d834:	b40c      	push	{r2, r3}
 800d836:	b530      	push	{r4, r5, lr}
 800d838:	4b18      	ldr	r3, [pc, #96]	@ (800d89c <sniprintf+0x68>)
 800d83a:	1e0c      	subs	r4, r1, #0
 800d83c:	681d      	ldr	r5, [r3, #0]
 800d83e:	b09d      	sub	sp, #116	@ 0x74
 800d840:	da08      	bge.n	800d854 <sniprintf+0x20>
 800d842:	238b      	movs	r3, #139	@ 0x8b
 800d844:	602b      	str	r3, [r5, #0]
 800d846:	f04f 30ff 	mov.w	r0, #4294967295
 800d84a:	b01d      	add	sp, #116	@ 0x74
 800d84c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d850:	b002      	add	sp, #8
 800d852:	4770      	bx	lr
 800d854:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800d858:	f8ad 3014 	strh.w	r3, [sp, #20]
 800d85c:	f04f 0300 	mov.w	r3, #0
 800d860:	931b      	str	r3, [sp, #108]	@ 0x6c
 800d862:	bf14      	ite	ne
 800d864:	f104 33ff 	addne.w	r3, r4, #4294967295
 800d868:	4623      	moveq	r3, r4
 800d86a:	9304      	str	r3, [sp, #16]
 800d86c:	9307      	str	r3, [sp, #28]
 800d86e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d872:	9002      	str	r0, [sp, #8]
 800d874:	9006      	str	r0, [sp, #24]
 800d876:	f8ad 3016 	strh.w	r3, [sp, #22]
 800d87a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800d87c:	ab21      	add	r3, sp, #132	@ 0x84
 800d87e:	a902      	add	r1, sp, #8
 800d880:	4628      	mov	r0, r5
 800d882:	9301      	str	r3, [sp, #4]
 800d884:	f002 f92a 	bl	800fadc <_svfiprintf_r>
 800d888:	1c43      	adds	r3, r0, #1
 800d88a:	bfbc      	itt	lt
 800d88c:	238b      	movlt	r3, #139	@ 0x8b
 800d88e:	602b      	strlt	r3, [r5, #0]
 800d890:	2c00      	cmp	r4, #0
 800d892:	d0da      	beq.n	800d84a <sniprintf+0x16>
 800d894:	9b02      	ldr	r3, [sp, #8]
 800d896:	2200      	movs	r2, #0
 800d898:	701a      	strb	r2, [r3, #0]
 800d89a:	e7d6      	b.n	800d84a <sniprintf+0x16>
 800d89c:	24000350 	.word	0x24000350

0800d8a0 <siprintf>:
 800d8a0:	b40e      	push	{r1, r2, r3}
 800d8a2:	b510      	push	{r4, lr}
 800d8a4:	b09d      	sub	sp, #116	@ 0x74
 800d8a6:	ab1f      	add	r3, sp, #124	@ 0x7c
 800d8a8:	9002      	str	r0, [sp, #8]
 800d8aa:	9006      	str	r0, [sp, #24]
 800d8ac:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800d8b0:	480a      	ldr	r0, [pc, #40]	@ (800d8dc <siprintf+0x3c>)
 800d8b2:	9107      	str	r1, [sp, #28]
 800d8b4:	9104      	str	r1, [sp, #16]
 800d8b6:	490a      	ldr	r1, [pc, #40]	@ (800d8e0 <siprintf+0x40>)
 800d8b8:	f853 2b04 	ldr.w	r2, [r3], #4
 800d8bc:	9105      	str	r1, [sp, #20]
 800d8be:	2400      	movs	r4, #0
 800d8c0:	a902      	add	r1, sp, #8
 800d8c2:	6800      	ldr	r0, [r0, #0]
 800d8c4:	9301      	str	r3, [sp, #4]
 800d8c6:	941b      	str	r4, [sp, #108]	@ 0x6c
 800d8c8:	f002 f908 	bl	800fadc <_svfiprintf_r>
 800d8cc:	9b02      	ldr	r3, [sp, #8]
 800d8ce:	701c      	strb	r4, [r3, #0]
 800d8d0:	b01d      	add	sp, #116	@ 0x74
 800d8d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d8d6:	b003      	add	sp, #12
 800d8d8:	4770      	bx	lr
 800d8da:	bf00      	nop
 800d8dc:	24000350 	.word	0x24000350
 800d8e0:	ffff0208 	.word	0xffff0208

0800d8e4 <__sread>:
 800d8e4:	b510      	push	{r4, lr}
 800d8e6:	460c      	mov	r4, r1
 800d8e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d8ec:	f000 f926 	bl	800db3c <_read_r>
 800d8f0:	2800      	cmp	r0, #0
 800d8f2:	bfab      	itete	ge
 800d8f4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d8f6:	89a3      	ldrhlt	r3, [r4, #12]
 800d8f8:	181b      	addge	r3, r3, r0
 800d8fa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d8fe:	bfac      	ite	ge
 800d900:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d902:	81a3      	strhlt	r3, [r4, #12]
 800d904:	bd10      	pop	{r4, pc}

0800d906 <__swrite>:
 800d906:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d90a:	461f      	mov	r7, r3
 800d90c:	898b      	ldrh	r3, [r1, #12]
 800d90e:	05db      	lsls	r3, r3, #23
 800d910:	4605      	mov	r5, r0
 800d912:	460c      	mov	r4, r1
 800d914:	4616      	mov	r6, r2
 800d916:	d505      	bpl.n	800d924 <__swrite+0x1e>
 800d918:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d91c:	2302      	movs	r3, #2
 800d91e:	2200      	movs	r2, #0
 800d920:	f000 f8fa 	bl	800db18 <_lseek_r>
 800d924:	89a3      	ldrh	r3, [r4, #12]
 800d926:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d92a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d92e:	81a3      	strh	r3, [r4, #12]
 800d930:	4632      	mov	r2, r6
 800d932:	463b      	mov	r3, r7
 800d934:	4628      	mov	r0, r5
 800d936:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d93a:	f000 b911 	b.w	800db60 <_write_r>

0800d93e <__sseek>:
 800d93e:	b510      	push	{r4, lr}
 800d940:	460c      	mov	r4, r1
 800d942:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d946:	f000 f8e7 	bl	800db18 <_lseek_r>
 800d94a:	1c43      	adds	r3, r0, #1
 800d94c:	89a3      	ldrh	r3, [r4, #12]
 800d94e:	bf15      	itete	ne
 800d950:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d952:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d956:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d95a:	81a3      	strheq	r3, [r4, #12]
 800d95c:	bf18      	it	ne
 800d95e:	81a3      	strhne	r3, [r4, #12]
 800d960:	bd10      	pop	{r4, pc}

0800d962 <__sclose>:
 800d962:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d966:	f000 b8c7 	b.w	800daf8 <_close_r>

0800d96a <_vsniprintf_r>:
 800d96a:	b530      	push	{r4, r5, lr}
 800d96c:	4614      	mov	r4, r2
 800d96e:	2c00      	cmp	r4, #0
 800d970:	b09b      	sub	sp, #108	@ 0x6c
 800d972:	4605      	mov	r5, r0
 800d974:	461a      	mov	r2, r3
 800d976:	da05      	bge.n	800d984 <_vsniprintf_r+0x1a>
 800d978:	238b      	movs	r3, #139	@ 0x8b
 800d97a:	6003      	str	r3, [r0, #0]
 800d97c:	f04f 30ff 	mov.w	r0, #4294967295
 800d980:	b01b      	add	sp, #108	@ 0x6c
 800d982:	bd30      	pop	{r4, r5, pc}
 800d984:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800d988:	f8ad 300c 	strh.w	r3, [sp, #12]
 800d98c:	f04f 0300 	mov.w	r3, #0
 800d990:	9319      	str	r3, [sp, #100]	@ 0x64
 800d992:	bf14      	ite	ne
 800d994:	f104 33ff 	addne.w	r3, r4, #4294967295
 800d998:	4623      	moveq	r3, r4
 800d99a:	9302      	str	r3, [sp, #8]
 800d99c:	9305      	str	r3, [sp, #20]
 800d99e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d9a2:	9100      	str	r1, [sp, #0]
 800d9a4:	9104      	str	r1, [sp, #16]
 800d9a6:	f8ad 300e 	strh.w	r3, [sp, #14]
 800d9aa:	4669      	mov	r1, sp
 800d9ac:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800d9ae:	f002 f895 	bl	800fadc <_svfiprintf_r>
 800d9b2:	1c43      	adds	r3, r0, #1
 800d9b4:	bfbc      	itt	lt
 800d9b6:	238b      	movlt	r3, #139	@ 0x8b
 800d9b8:	602b      	strlt	r3, [r5, #0]
 800d9ba:	2c00      	cmp	r4, #0
 800d9bc:	d0e0      	beq.n	800d980 <_vsniprintf_r+0x16>
 800d9be:	9b00      	ldr	r3, [sp, #0]
 800d9c0:	2200      	movs	r2, #0
 800d9c2:	701a      	strb	r2, [r3, #0]
 800d9c4:	e7dc      	b.n	800d980 <_vsniprintf_r+0x16>
	...

0800d9c8 <vsniprintf>:
 800d9c8:	b507      	push	{r0, r1, r2, lr}
 800d9ca:	9300      	str	r3, [sp, #0]
 800d9cc:	4613      	mov	r3, r2
 800d9ce:	460a      	mov	r2, r1
 800d9d0:	4601      	mov	r1, r0
 800d9d2:	4803      	ldr	r0, [pc, #12]	@ (800d9e0 <vsniprintf+0x18>)
 800d9d4:	6800      	ldr	r0, [r0, #0]
 800d9d6:	f7ff ffc8 	bl	800d96a <_vsniprintf_r>
 800d9da:	b003      	add	sp, #12
 800d9dc:	f85d fb04 	ldr.w	pc, [sp], #4
 800d9e0:	24000350 	.word	0x24000350

0800d9e4 <memset>:
 800d9e4:	4402      	add	r2, r0
 800d9e6:	4603      	mov	r3, r0
 800d9e8:	4293      	cmp	r3, r2
 800d9ea:	d100      	bne.n	800d9ee <memset+0xa>
 800d9ec:	4770      	bx	lr
 800d9ee:	f803 1b01 	strb.w	r1, [r3], #1
 800d9f2:	e7f9      	b.n	800d9e8 <memset+0x4>

0800d9f4 <strcat>:
 800d9f4:	b510      	push	{r4, lr}
 800d9f6:	4602      	mov	r2, r0
 800d9f8:	7814      	ldrb	r4, [r2, #0]
 800d9fa:	4613      	mov	r3, r2
 800d9fc:	3201      	adds	r2, #1
 800d9fe:	2c00      	cmp	r4, #0
 800da00:	d1fa      	bne.n	800d9f8 <strcat+0x4>
 800da02:	3b01      	subs	r3, #1
 800da04:	f811 2b01 	ldrb.w	r2, [r1], #1
 800da08:	f803 2f01 	strb.w	r2, [r3, #1]!
 800da0c:	2a00      	cmp	r2, #0
 800da0e:	d1f9      	bne.n	800da04 <strcat+0x10>
 800da10:	bd10      	pop	{r4, pc}

0800da12 <strncmp>:
 800da12:	b510      	push	{r4, lr}
 800da14:	b16a      	cbz	r2, 800da32 <strncmp+0x20>
 800da16:	3901      	subs	r1, #1
 800da18:	1884      	adds	r4, r0, r2
 800da1a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800da1e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800da22:	429a      	cmp	r2, r3
 800da24:	d103      	bne.n	800da2e <strncmp+0x1c>
 800da26:	42a0      	cmp	r0, r4
 800da28:	d001      	beq.n	800da2e <strncmp+0x1c>
 800da2a:	2a00      	cmp	r2, #0
 800da2c:	d1f5      	bne.n	800da1a <strncmp+0x8>
 800da2e:	1ad0      	subs	r0, r2, r3
 800da30:	bd10      	pop	{r4, pc}
 800da32:	4610      	mov	r0, r2
 800da34:	e7fc      	b.n	800da30 <strncmp+0x1e>
	...

0800da38 <strtok>:
 800da38:	4b16      	ldr	r3, [pc, #88]	@ (800da94 <strtok+0x5c>)
 800da3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800da3e:	681f      	ldr	r7, [r3, #0]
 800da40:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800da42:	4605      	mov	r5, r0
 800da44:	460e      	mov	r6, r1
 800da46:	b9ec      	cbnz	r4, 800da84 <strtok+0x4c>
 800da48:	2050      	movs	r0, #80	@ 0x50
 800da4a:	f001 fa6f 	bl	800ef2c <malloc>
 800da4e:	4602      	mov	r2, r0
 800da50:	6478      	str	r0, [r7, #68]	@ 0x44
 800da52:	b920      	cbnz	r0, 800da5e <strtok+0x26>
 800da54:	4b10      	ldr	r3, [pc, #64]	@ (800da98 <strtok+0x60>)
 800da56:	4811      	ldr	r0, [pc, #68]	@ (800da9c <strtok+0x64>)
 800da58:	215b      	movs	r1, #91	@ 0x5b
 800da5a:	f000 f8df 	bl	800dc1c <__assert_func>
 800da5e:	e9c0 4400 	strd	r4, r4, [r0]
 800da62:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800da66:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800da6a:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800da6e:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800da72:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800da76:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800da7a:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800da7e:	6184      	str	r4, [r0, #24]
 800da80:	7704      	strb	r4, [r0, #28]
 800da82:	6244      	str	r4, [r0, #36]	@ 0x24
 800da84:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800da86:	4631      	mov	r1, r6
 800da88:	4628      	mov	r0, r5
 800da8a:	2301      	movs	r3, #1
 800da8c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800da90:	f000 b806 	b.w	800daa0 <__strtok_r>
 800da94:	24000350 	.word	0x24000350
 800da98:	08011b39 	.word	0x08011b39
 800da9c:	08011b50 	.word	0x08011b50

0800daa0 <__strtok_r>:
 800daa0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800daa2:	4604      	mov	r4, r0
 800daa4:	b908      	cbnz	r0, 800daaa <__strtok_r+0xa>
 800daa6:	6814      	ldr	r4, [r2, #0]
 800daa8:	b144      	cbz	r4, 800dabc <__strtok_r+0x1c>
 800daaa:	4620      	mov	r0, r4
 800daac:	f814 5b01 	ldrb.w	r5, [r4], #1
 800dab0:	460f      	mov	r7, r1
 800dab2:	f817 6b01 	ldrb.w	r6, [r7], #1
 800dab6:	b91e      	cbnz	r6, 800dac0 <__strtok_r+0x20>
 800dab8:	b965      	cbnz	r5, 800dad4 <__strtok_r+0x34>
 800daba:	6015      	str	r5, [r2, #0]
 800dabc:	2000      	movs	r0, #0
 800dabe:	e005      	b.n	800dacc <__strtok_r+0x2c>
 800dac0:	42b5      	cmp	r5, r6
 800dac2:	d1f6      	bne.n	800dab2 <__strtok_r+0x12>
 800dac4:	2b00      	cmp	r3, #0
 800dac6:	d1f0      	bne.n	800daaa <__strtok_r+0xa>
 800dac8:	6014      	str	r4, [r2, #0]
 800daca:	7003      	strb	r3, [r0, #0]
 800dacc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dace:	461c      	mov	r4, r3
 800dad0:	e00c      	b.n	800daec <__strtok_r+0x4c>
 800dad2:	b91d      	cbnz	r5, 800dadc <__strtok_r+0x3c>
 800dad4:	4627      	mov	r7, r4
 800dad6:	f814 3b01 	ldrb.w	r3, [r4], #1
 800dada:	460e      	mov	r6, r1
 800dadc:	f816 5b01 	ldrb.w	r5, [r6], #1
 800dae0:	42ab      	cmp	r3, r5
 800dae2:	d1f6      	bne.n	800dad2 <__strtok_r+0x32>
 800dae4:	2b00      	cmp	r3, #0
 800dae6:	d0f2      	beq.n	800dace <__strtok_r+0x2e>
 800dae8:	2300      	movs	r3, #0
 800daea:	703b      	strb	r3, [r7, #0]
 800daec:	6014      	str	r4, [r2, #0]
 800daee:	e7ed      	b.n	800dacc <__strtok_r+0x2c>

0800daf0 <_localeconv_r>:
 800daf0:	4800      	ldr	r0, [pc, #0]	@ (800daf4 <_localeconv_r+0x4>)
 800daf2:	4770      	bx	lr
 800daf4:	240002d4 	.word	0x240002d4

0800daf8 <_close_r>:
 800daf8:	b538      	push	{r3, r4, r5, lr}
 800dafa:	4d06      	ldr	r5, [pc, #24]	@ (800db14 <_close_r+0x1c>)
 800dafc:	2300      	movs	r3, #0
 800dafe:	4604      	mov	r4, r0
 800db00:	4608      	mov	r0, r1
 800db02:	602b      	str	r3, [r5, #0]
 800db04:	f7f6 fd48 	bl	8004598 <_close>
 800db08:	1c43      	adds	r3, r0, #1
 800db0a:	d102      	bne.n	800db12 <_close_r+0x1a>
 800db0c:	682b      	ldr	r3, [r5, #0]
 800db0e:	b103      	cbz	r3, 800db12 <_close_r+0x1a>
 800db10:	6023      	str	r3, [r4, #0]
 800db12:	bd38      	pop	{r3, r4, r5, pc}
 800db14:	24006690 	.word	0x24006690

0800db18 <_lseek_r>:
 800db18:	b538      	push	{r3, r4, r5, lr}
 800db1a:	4d07      	ldr	r5, [pc, #28]	@ (800db38 <_lseek_r+0x20>)
 800db1c:	4604      	mov	r4, r0
 800db1e:	4608      	mov	r0, r1
 800db20:	4611      	mov	r1, r2
 800db22:	2200      	movs	r2, #0
 800db24:	602a      	str	r2, [r5, #0]
 800db26:	461a      	mov	r2, r3
 800db28:	f7f6 fd40 	bl	80045ac <_lseek>
 800db2c:	1c43      	adds	r3, r0, #1
 800db2e:	d102      	bne.n	800db36 <_lseek_r+0x1e>
 800db30:	682b      	ldr	r3, [r5, #0]
 800db32:	b103      	cbz	r3, 800db36 <_lseek_r+0x1e>
 800db34:	6023      	str	r3, [r4, #0]
 800db36:	bd38      	pop	{r3, r4, r5, pc}
 800db38:	24006690 	.word	0x24006690

0800db3c <_read_r>:
 800db3c:	b538      	push	{r3, r4, r5, lr}
 800db3e:	4d07      	ldr	r5, [pc, #28]	@ (800db5c <_read_r+0x20>)
 800db40:	4604      	mov	r4, r0
 800db42:	4608      	mov	r0, r1
 800db44:	4611      	mov	r1, r2
 800db46:	2200      	movs	r2, #0
 800db48:	602a      	str	r2, [r5, #0]
 800db4a:	461a      	mov	r2, r3
 800db4c:	f7f6 fd08 	bl	8004560 <_read>
 800db50:	1c43      	adds	r3, r0, #1
 800db52:	d102      	bne.n	800db5a <_read_r+0x1e>
 800db54:	682b      	ldr	r3, [r5, #0]
 800db56:	b103      	cbz	r3, 800db5a <_read_r+0x1e>
 800db58:	6023      	str	r3, [r4, #0]
 800db5a:	bd38      	pop	{r3, r4, r5, pc}
 800db5c:	24006690 	.word	0x24006690

0800db60 <_write_r>:
 800db60:	b538      	push	{r3, r4, r5, lr}
 800db62:	4d07      	ldr	r5, [pc, #28]	@ (800db80 <_write_r+0x20>)
 800db64:	4604      	mov	r4, r0
 800db66:	4608      	mov	r0, r1
 800db68:	4611      	mov	r1, r2
 800db6a:	2200      	movs	r2, #0
 800db6c:	602a      	str	r2, [r5, #0]
 800db6e:	461a      	mov	r2, r3
 800db70:	f7f6 fd04 	bl	800457c <_write>
 800db74:	1c43      	adds	r3, r0, #1
 800db76:	d102      	bne.n	800db7e <_write_r+0x1e>
 800db78:	682b      	ldr	r3, [r5, #0]
 800db7a:	b103      	cbz	r3, 800db7e <_write_r+0x1e>
 800db7c:	6023      	str	r3, [r4, #0]
 800db7e:	bd38      	pop	{r3, r4, r5, pc}
 800db80:	24006690 	.word	0x24006690

0800db84 <__errno>:
 800db84:	4b01      	ldr	r3, [pc, #4]	@ (800db8c <__errno+0x8>)
 800db86:	6818      	ldr	r0, [r3, #0]
 800db88:	4770      	bx	lr
 800db8a:	bf00      	nop
 800db8c:	24000350 	.word	0x24000350

0800db90 <__libc_init_array>:
 800db90:	b570      	push	{r4, r5, r6, lr}
 800db92:	4d0d      	ldr	r5, [pc, #52]	@ (800dbc8 <__libc_init_array+0x38>)
 800db94:	4c0d      	ldr	r4, [pc, #52]	@ (800dbcc <__libc_init_array+0x3c>)
 800db96:	1b64      	subs	r4, r4, r5
 800db98:	10a4      	asrs	r4, r4, #2
 800db9a:	2600      	movs	r6, #0
 800db9c:	42a6      	cmp	r6, r4
 800db9e:	d109      	bne.n	800dbb4 <__libc_init_array+0x24>
 800dba0:	4d0b      	ldr	r5, [pc, #44]	@ (800dbd0 <__libc_init_array+0x40>)
 800dba2:	4c0c      	ldr	r4, [pc, #48]	@ (800dbd4 <__libc_init_array+0x44>)
 800dba4:	f002 fe38 	bl	8010818 <_init>
 800dba8:	1b64      	subs	r4, r4, r5
 800dbaa:	10a4      	asrs	r4, r4, #2
 800dbac:	2600      	movs	r6, #0
 800dbae:	42a6      	cmp	r6, r4
 800dbb0:	d105      	bne.n	800dbbe <__libc_init_array+0x2e>
 800dbb2:	bd70      	pop	{r4, r5, r6, pc}
 800dbb4:	f855 3b04 	ldr.w	r3, [r5], #4
 800dbb8:	4798      	blx	r3
 800dbba:	3601      	adds	r6, #1
 800dbbc:	e7ee      	b.n	800db9c <__libc_init_array+0xc>
 800dbbe:	f855 3b04 	ldr.w	r3, [r5], #4
 800dbc2:	4798      	blx	r3
 800dbc4:	3601      	adds	r6, #1
 800dbc6:	e7f2      	b.n	800dbae <__libc_init_array+0x1e>
 800dbc8:	08012148 	.word	0x08012148
 800dbcc:	08012148 	.word	0x08012148
 800dbd0:	08012148 	.word	0x08012148
 800dbd4:	0801214c 	.word	0x0801214c

0800dbd8 <__retarget_lock_init_recursive>:
 800dbd8:	4770      	bx	lr

0800dbda <__retarget_lock_acquire_recursive>:
 800dbda:	4770      	bx	lr

0800dbdc <__retarget_lock_release_recursive>:
 800dbdc:	4770      	bx	lr

0800dbde <memcpy>:
 800dbde:	440a      	add	r2, r1
 800dbe0:	4291      	cmp	r1, r2
 800dbe2:	f100 33ff 	add.w	r3, r0, #4294967295
 800dbe6:	d100      	bne.n	800dbea <memcpy+0xc>
 800dbe8:	4770      	bx	lr
 800dbea:	b510      	push	{r4, lr}
 800dbec:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dbf0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dbf4:	4291      	cmp	r1, r2
 800dbf6:	d1f9      	bne.n	800dbec <memcpy+0xe>
 800dbf8:	bd10      	pop	{r4, pc}
 800dbfa:	0000      	movs	r0, r0
 800dbfc:	0000      	movs	r0, r0
	...

0800dc00 <nan>:
 800dc00:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800dc08 <nan+0x8>
 800dc04:	4770      	bx	lr
 800dc06:	bf00      	nop
 800dc08:	00000000 	.word	0x00000000
 800dc0c:	7ff80000 	.word	0x7ff80000

0800dc10 <nanf>:
 800dc10:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800dc18 <nanf+0x8>
 800dc14:	4770      	bx	lr
 800dc16:	bf00      	nop
 800dc18:	7fc00000 	.word	0x7fc00000

0800dc1c <__assert_func>:
 800dc1c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dc1e:	4614      	mov	r4, r2
 800dc20:	461a      	mov	r2, r3
 800dc22:	4b09      	ldr	r3, [pc, #36]	@ (800dc48 <__assert_func+0x2c>)
 800dc24:	681b      	ldr	r3, [r3, #0]
 800dc26:	4605      	mov	r5, r0
 800dc28:	68d8      	ldr	r0, [r3, #12]
 800dc2a:	b14c      	cbz	r4, 800dc40 <__assert_func+0x24>
 800dc2c:	4b07      	ldr	r3, [pc, #28]	@ (800dc4c <__assert_func+0x30>)
 800dc2e:	9100      	str	r1, [sp, #0]
 800dc30:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800dc34:	4906      	ldr	r1, [pc, #24]	@ (800dc50 <__assert_func+0x34>)
 800dc36:	462b      	mov	r3, r5
 800dc38:	f002 f8f8 	bl	800fe2c <fiprintf>
 800dc3c:	f002 f932 	bl	800fea4 <abort>
 800dc40:	4b04      	ldr	r3, [pc, #16]	@ (800dc54 <__assert_func+0x38>)
 800dc42:	461c      	mov	r4, r3
 800dc44:	e7f3      	b.n	800dc2e <__assert_func+0x12>
 800dc46:	bf00      	nop
 800dc48:	24000350 	.word	0x24000350
 800dc4c:	08011bb2 	.word	0x08011bb2
 800dc50:	08011bbf 	.word	0x08011bbf
 800dc54:	080112a7 	.word	0x080112a7

0800dc58 <quorem>:
 800dc58:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc5c:	6903      	ldr	r3, [r0, #16]
 800dc5e:	690c      	ldr	r4, [r1, #16]
 800dc60:	42a3      	cmp	r3, r4
 800dc62:	4607      	mov	r7, r0
 800dc64:	db7e      	blt.n	800dd64 <quorem+0x10c>
 800dc66:	3c01      	subs	r4, #1
 800dc68:	f101 0814 	add.w	r8, r1, #20
 800dc6c:	00a3      	lsls	r3, r4, #2
 800dc6e:	f100 0514 	add.w	r5, r0, #20
 800dc72:	9300      	str	r3, [sp, #0]
 800dc74:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800dc78:	9301      	str	r3, [sp, #4]
 800dc7a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800dc7e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800dc82:	3301      	adds	r3, #1
 800dc84:	429a      	cmp	r2, r3
 800dc86:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800dc8a:	fbb2 f6f3 	udiv	r6, r2, r3
 800dc8e:	d32e      	bcc.n	800dcee <quorem+0x96>
 800dc90:	f04f 0a00 	mov.w	sl, #0
 800dc94:	46c4      	mov	ip, r8
 800dc96:	46ae      	mov	lr, r5
 800dc98:	46d3      	mov	fp, sl
 800dc9a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800dc9e:	b298      	uxth	r0, r3
 800dca0:	fb06 a000 	mla	r0, r6, r0, sl
 800dca4:	0c02      	lsrs	r2, r0, #16
 800dca6:	0c1b      	lsrs	r3, r3, #16
 800dca8:	fb06 2303 	mla	r3, r6, r3, r2
 800dcac:	f8de 2000 	ldr.w	r2, [lr]
 800dcb0:	b280      	uxth	r0, r0
 800dcb2:	b292      	uxth	r2, r2
 800dcb4:	1a12      	subs	r2, r2, r0
 800dcb6:	445a      	add	r2, fp
 800dcb8:	f8de 0000 	ldr.w	r0, [lr]
 800dcbc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800dcc0:	b29b      	uxth	r3, r3
 800dcc2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800dcc6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800dcca:	b292      	uxth	r2, r2
 800dccc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800dcd0:	45e1      	cmp	r9, ip
 800dcd2:	f84e 2b04 	str.w	r2, [lr], #4
 800dcd6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800dcda:	d2de      	bcs.n	800dc9a <quorem+0x42>
 800dcdc:	9b00      	ldr	r3, [sp, #0]
 800dcde:	58eb      	ldr	r3, [r5, r3]
 800dce0:	b92b      	cbnz	r3, 800dcee <quorem+0x96>
 800dce2:	9b01      	ldr	r3, [sp, #4]
 800dce4:	3b04      	subs	r3, #4
 800dce6:	429d      	cmp	r5, r3
 800dce8:	461a      	mov	r2, r3
 800dcea:	d32f      	bcc.n	800dd4c <quorem+0xf4>
 800dcec:	613c      	str	r4, [r7, #16]
 800dcee:	4638      	mov	r0, r7
 800dcf0:	f001 fca0 	bl	800f634 <__mcmp>
 800dcf4:	2800      	cmp	r0, #0
 800dcf6:	db25      	blt.n	800dd44 <quorem+0xec>
 800dcf8:	4629      	mov	r1, r5
 800dcfa:	2000      	movs	r0, #0
 800dcfc:	f858 2b04 	ldr.w	r2, [r8], #4
 800dd00:	f8d1 c000 	ldr.w	ip, [r1]
 800dd04:	fa1f fe82 	uxth.w	lr, r2
 800dd08:	fa1f f38c 	uxth.w	r3, ip
 800dd0c:	eba3 030e 	sub.w	r3, r3, lr
 800dd10:	4403      	add	r3, r0
 800dd12:	0c12      	lsrs	r2, r2, #16
 800dd14:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800dd18:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800dd1c:	b29b      	uxth	r3, r3
 800dd1e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800dd22:	45c1      	cmp	r9, r8
 800dd24:	f841 3b04 	str.w	r3, [r1], #4
 800dd28:	ea4f 4022 	mov.w	r0, r2, asr #16
 800dd2c:	d2e6      	bcs.n	800dcfc <quorem+0xa4>
 800dd2e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800dd32:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800dd36:	b922      	cbnz	r2, 800dd42 <quorem+0xea>
 800dd38:	3b04      	subs	r3, #4
 800dd3a:	429d      	cmp	r5, r3
 800dd3c:	461a      	mov	r2, r3
 800dd3e:	d30b      	bcc.n	800dd58 <quorem+0x100>
 800dd40:	613c      	str	r4, [r7, #16]
 800dd42:	3601      	adds	r6, #1
 800dd44:	4630      	mov	r0, r6
 800dd46:	b003      	add	sp, #12
 800dd48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd4c:	6812      	ldr	r2, [r2, #0]
 800dd4e:	3b04      	subs	r3, #4
 800dd50:	2a00      	cmp	r2, #0
 800dd52:	d1cb      	bne.n	800dcec <quorem+0x94>
 800dd54:	3c01      	subs	r4, #1
 800dd56:	e7c6      	b.n	800dce6 <quorem+0x8e>
 800dd58:	6812      	ldr	r2, [r2, #0]
 800dd5a:	3b04      	subs	r3, #4
 800dd5c:	2a00      	cmp	r2, #0
 800dd5e:	d1ef      	bne.n	800dd40 <quorem+0xe8>
 800dd60:	3c01      	subs	r4, #1
 800dd62:	e7ea      	b.n	800dd3a <quorem+0xe2>
 800dd64:	2000      	movs	r0, #0
 800dd66:	e7ee      	b.n	800dd46 <quorem+0xee>

0800dd68 <_dtoa_r>:
 800dd68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd6c:	ed2d 8b02 	vpush	{d8}
 800dd70:	69c7      	ldr	r7, [r0, #28]
 800dd72:	b091      	sub	sp, #68	@ 0x44
 800dd74:	ed8d 0b02 	vstr	d0, [sp, #8]
 800dd78:	ec55 4b10 	vmov	r4, r5, d0
 800dd7c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800dd7e:	9107      	str	r1, [sp, #28]
 800dd80:	4681      	mov	r9, r0
 800dd82:	9209      	str	r2, [sp, #36]	@ 0x24
 800dd84:	930d      	str	r3, [sp, #52]	@ 0x34
 800dd86:	b97f      	cbnz	r7, 800dda8 <_dtoa_r+0x40>
 800dd88:	2010      	movs	r0, #16
 800dd8a:	f001 f8cf 	bl	800ef2c <malloc>
 800dd8e:	4602      	mov	r2, r0
 800dd90:	f8c9 001c 	str.w	r0, [r9, #28]
 800dd94:	b920      	cbnz	r0, 800dda0 <_dtoa_r+0x38>
 800dd96:	4ba0      	ldr	r3, [pc, #640]	@ (800e018 <_dtoa_r+0x2b0>)
 800dd98:	21ef      	movs	r1, #239	@ 0xef
 800dd9a:	48a0      	ldr	r0, [pc, #640]	@ (800e01c <_dtoa_r+0x2b4>)
 800dd9c:	f7ff ff3e 	bl	800dc1c <__assert_func>
 800dda0:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800dda4:	6007      	str	r7, [r0, #0]
 800dda6:	60c7      	str	r7, [r0, #12]
 800dda8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ddac:	6819      	ldr	r1, [r3, #0]
 800ddae:	b159      	cbz	r1, 800ddc8 <_dtoa_r+0x60>
 800ddb0:	685a      	ldr	r2, [r3, #4]
 800ddb2:	604a      	str	r2, [r1, #4]
 800ddb4:	2301      	movs	r3, #1
 800ddb6:	4093      	lsls	r3, r2
 800ddb8:	608b      	str	r3, [r1, #8]
 800ddba:	4648      	mov	r0, r9
 800ddbc:	f001 f9be 	bl	800f13c <_Bfree>
 800ddc0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ddc4:	2200      	movs	r2, #0
 800ddc6:	601a      	str	r2, [r3, #0]
 800ddc8:	1e2b      	subs	r3, r5, #0
 800ddca:	bfbb      	ittet	lt
 800ddcc:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800ddd0:	9303      	strlt	r3, [sp, #12]
 800ddd2:	2300      	movge	r3, #0
 800ddd4:	2201      	movlt	r2, #1
 800ddd6:	bfac      	ite	ge
 800ddd8:	6033      	strge	r3, [r6, #0]
 800ddda:	6032      	strlt	r2, [r6, #0]
 800dddc:	4b90      	ldr	r3, [pc, #576]	@ (800e020 <_dtoa_r+0x2b8>)
 800ddde:	9e03      	ldr	r6, [sp, #12]
 800dde0:	43b3      	bics	r3, r6
 800dde2:	d110      	bne.n	800de06 <_dtoa_r+0x9e>
 800dde4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800dde6:	f242 730f 	movw	r3, #9999	@ 0x270f
 800ddea:	6013      	str	r3, [r2, #0]
 800ddec:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800ddf0:	4323      	orrs	r3, r4
 800ddf2:	f000 84e6 	beq.w	800e7c2 <_dtoa_r+0xa5a>
 800ddf6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ddf8:	4f8a      	ldr	r7, [pc, #552]	@ (800e024 <_dtoa_r+0x2bc>)
 800ddfa:	2b00      	cmp	r3, #0
 800ddfc:	f000 84e8 	beq.w	800e7d0 <_dtoa_r+0xa68>
 800de00:	1cfb      	adds	r3, r7, #3
 800de02:	f000 bce3 	b.w	800e7cc <_dtoa_r+0xa64>
 800de06:	ed9d 8b02 	vldr	d8, [sp, #8]
 800de0a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800de0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de12:	d10a      	bne.n	800de2a <_dtoa_r+0xc2>
 800de14:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800de16:	2301      	movs	r3, #1
 800de18:	6013      	str	r3, [r2, #0]
 800de1a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800de1c:	b113      	cbz	r3, 800de24 <_dtoa_r+0xbc>
 800de1e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800de20:	4b81      	ldr	r3, [pc, #516]	@ (800e028 <_dtoa_r+0x2c0>)
 800de22:	6013      	str	r3, [r2, #0]
 800de24:	4f81      	ldr	r7, [pc, #516]	@ (800e02c <_dtoa_r+0x2c4>)
 800de26:	f000 bcd3 	b.w	800e7d0 <_dtoa_r+0xa68>
 800de2a:	aa0e      	add	r2, sp, #56	@ 0x38
 800de2c:	a90f      	add	r1, sp, #60	@ 0x3c
 800de2e:	4648      	mov	r0, r9
 800de30:	eeb0 0b48 	vmov.f64	d0, d8
 800de34:	f001 fd1e 	bl	800f874 <__d2b>
 800de38:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800de3c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800de3e:	9001      	str	r0, [sp, #4]
 800de40:	2b00      	cmp	r3, #0
 800de42:	d045      	beq.n	800ded0 <_dtoa_r+0x168>
 800de44:	eeb0 7b48 	vmov.f64	d7, d8
 800de48:	ee18 1a90 	vmov	r1, s17
 800de4c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800de50:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800de54:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800de58:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800de5c:	2500      	movs	r5, #0
 800de5e:	ee07 1a90 	vmov	s15, r1
 800de62:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800de66:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800e000 <_dtoa_r+0x298>
 800de6a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800de6e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800e008 <_dtoa_r+0x2a0>
 800de72:	eea7 6b05 	vfma.f64	d6, d7, d5
 800de76:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800e010 <_dtoa_r+0x2a8>
 800de7a:	ee07 3a90 	vmov	s15, r3
 800de7e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800de82:	eeb0 7b46 	vmov.f64	d7, d6
 800de86:	eea4 7b05 	vfma.f64	d7, d4, d5
 800de8a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800de8e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800de92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de96:	ee16 8a90 	vmov	r8, s13
 800de9a:	d508      	bpl.n	800deae <_dtoa_r+0x146>
 800de9c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800dea0:	eeb4 6b47 	vcmp.f64	d6, d7
 800dea4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dea8:	bf18      	it	ne
 800deaa:	f108 38ff 	addne.w	r8, r8, #4294967295
 800deae:	f1b8 0f16 	cmp.w	r8, #22
 800deb2:	d82b      	bhi.n	800df0c <_dtoa_r+0x1a4>
 800deb4:	495e      	ldr	r1, [pc, #376]	@ (800e030 <_dtoa_r+0x2c8>)
 800deb6:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800deba:	ed91 7b00 	vldr	d7, [r1]
 800debe:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800dec2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dec6:	d501      	bpl.n	800decc <_dtoa_r+0x164>
 800dec8:	f108 38ff 	add.w	r8, r8, #4294967295
 800decc:	2100      	movs	r1, #0
 800dece:	e01e      	b.n	800df0e <_dtoa_r+0x1a6>
 800ded0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ded2:	4413      	add	r3, r2
 800ded4:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800ded8:	2920      	cmp	r1, #32
 800deda:	bfc1      	itttt	gt
 800dedc:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800dee0:	408e      	lslgt	r6, r1
 800dee2:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800dee6:	fa24 f101 	lsrgt.w	r1, r4, r1
 800deea:	bfd6      	itet	le
 800deec:	f1c1 0120 	rsble	r1, r1, #32
 800def0:	4331      	orrgt	r1, r6
 800def2:	fa04 f101 	lslle.w	r1, r4, r1
 800def6:	ee07 1a90 	vmov	s15, r1
 800defa:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800defe:	3b01      	subs	r3, #1
 800df00:	ee17 1a90 	vmov	r1, s15
 800df04:	2501      	movs	r5, #1
 800df06:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800df0a:	e7a8      	b.n	800de5e <_dtoa_r+0xf6>
 800df0c:	2101      	movs	r1, #1
 800df0e:	1ad2      	subs	r2, r2, r3
 800df10:	1e53      	subs	r3, r2, #1
 800df12:	9306      	str	r3, [sp, #24]
 800df14:	bf45      	ittet	mi
 800df16:	f1c2 0301 	rsbmi	r3, r2, #1
 800df1a:	9304      	strmi	r3, [sp, #16]
 800df1c:	2300      	movpl	r3, #0
 800df1e:	2300      	movmi	r3, #0
 800df20:	bf4c      	ite	mi
 800df22:	9306      	strmi	r3, [sp, #24]
 800df24:	9304      	strpl	r3, [sp, #16]
 800df26:	f1b8 0f00 	cmp.w	r8, #0
 800df2a:	910c      	str	r1, [sp, #48]	@ 0x30
 800df2c:	db18      	blt.n	800df60 <_dtoa_r+0x1f8>
 800df2e:	9b06      	ldr	r3, [sp, #24]
 800df30:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800df34:	4443      	add	r3, r8
 800df36:	9306      	str	r3, [sp, #24]
 800df38:	2300      	movs	r3, #0
 800df3a:	9a07      	ldr	r2, [sp, #28]
 800df3c:	2a09      	cmp	r2, #9
 800df3e:	d845      	bhi.n	800dfcc <_dtoa_r+0x264>
 800df40:	2a05      	cmp	r2, #5
 800df42:	bfc4      	itt	gt
 800df44:	3a04      	subgt	r2, #4
 800df46:	9207      	strgt	r2, [sp, #28]
 800df48:	9a07      	ldr	r2, [sp, #28]
 800df4a:	f1a2 0202 	sub.w	r2, r2, #2
 800df4e:	bfcc      	ite	gt
 800df50:	2400      	movgt	r4, #0
 800df52:	2401      	movle	r4, #1
 800df54:	2a03      	cmp	r2, #3
 800df56:	d844      	bhi.n	800dfe2 <_dtoa_r+0x27a>
 800df58:	e8df f002 	tbb	[pc, r2]
 800df5c:	0b173634 	.word	0x0b173634
 800df60:	9b04      	ldr	r3, [sp, #16]
 800df62:	2200      	movs	r2, #0
 800df64:	eba3 0308 	sub.w	r3, r3, r8
 800df68:	9304      	str	r3, [sp, #16]
 800df6a:	920a      	str	r2, [sp, #40]	@ 0x28
 800df6c:	f1c8 0300 	rsb	r3, r8, #0
 800df70:	e7e3      	b.n	800df3a <_dtoa_r+0x1d2>
 800df72:	2201      	movs	r2, #1
 800df74:	9208      	str	r2, [sp, #32]
 800df76:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800df78:	eb08 0b02 	add.w	fp, r8, r2
 800df7c:	f10b 0a01 	add.w	sl, fp, #1
 800df80:	4652      	mov	r2, sl
 800df82:	2a01      	cmp	r2, #1
 800df84:	bfb8      	it	lt
 800df86:	2201      	movlt	r2, #1
 800df88:	e006      	b.n	800df98 <_dtoa_r+0x230>
 800df8a:	2201      	movs	r2, #1
 800df8c:	9208      	str	r2, [sp, #32]
 800df8e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800df90:	2a00      	cmp	r2, #0
 800df92:	dd29      	ble.n	800dfe8 <_dtoa_r+0x280>
 800df94:	4693      	mov	fp, r2
 800df96:	4692      	mov	sl, r2
 800df98:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800df9c:	2100      	movs	r1, #0
 800df9e:	2004      	movs	r0, #4
 800dfa0:	f100 0614 	add.w	r6, r0, #20
 800dfa4:	4296      	cmp	r6, r2
 800dfa6:	d926      	bls.n	800dff6 <_dtoa_r+0x28e>
 800dfa8:	6079      	str	r1, [r7, #4]
 800dfaa:	4648      	mov	r0, r9
 800dfac:	9305      	str	r3, [sp, #20]
 800dfae:	f001 f885 	bl	800f0bc <_Balloc>
 800dfb2:	9b05      	ldr	r3, [sp, #20]
 800dfb4:	4607      	mov	r7, r0
 800dfb6:	2800      	cmp	r0, #0
 800dfb8:	d13e      	bne.n	800e038 <_dtoa_r+0x2d0>
 800dfba:	4b1e      	ldr	r3, [pc, #120]	@ (800e034 <_dtoa_r+0x2cc>)
 800dfbc:	4602      	mov	r2, r0
 800dfbe:	f240 11af 	movw	r1, #431	@ 0x1af
 800dfc2:	e6ea      	b.n	800dd9a <_dtoa_r+0x32>
 800dfc4:	2200      	movs	r2, #0
 800dfc6:	e7e1      	b.n	800df8c <_dtoa_r+0x224>
 800dfc8:	2200      	movs	r2, #0
 800dfca:	e7d3      	b.n	800df74 <_dtoa_r+0x20c>
 800dfcc:	2401      	movs	r4, #1
 800dfce:	2200      	movs	r2, #0
 800dfd0:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800dfd4:	f04f 3bff 	mov.w	fp, #4294967295
 800dfd8:	2100      	movs	r1, #0
 800dfda:	46da      	mov	sl, fp
 800dfdc:	2212      	movs	r2, #18
 800dfde:	9109      	str	r1, [sp, #36]	@ 0x24
 800dfe0:	e7da      	b.n	800df98 <_dtoa_r+0x230>
 800dfe2:	2201      	movs	r2, #1
 800dfe4:	9208      	str	r2, [sp, #32]
 800dfe6:	e7f5      	b.n	800dfd4 <_dtoa_r+0x26c>
 800dfe8:	f04f 0b01 	mov.w	fp, #1
 800dfec:	46da      	mov	sl, fp
 800dfee:	465a      	mov	r2, fp
 800dff0:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800dff4:	e7d0      	b.n	800df98 <_dtoa_r+0x230>
 800dff6:	3101      	adds	r1, #1
 800dff8:	0040      	lsls	r0, r0, #1
 800dffa:	e7d1      	b.n	800dfa0 <_dtoa_r+0x238>
 800dffc:	f3af 8000 	nop.w
 800e000:	636f4361 	.word	0x636f4361
 800e004:	3fd287a7 	.word	0x3fd287a7
 800e008:	8b60c8b3 	.word	0x8b60c8b3
 800e00c:	3fc68a28 	.word	0x3fc68a28
 800e010:	509f79fb 	.word	0x509f79fb
 800e014:	3fd34413 	.word	0x3fd34413
 800e018:	08011b39 	.word	0x08011b39
 800e01c:	08011bfb 	.word	0x08011bfb
 800e020:	7ff00000 	.word	0x7ff00000
 800e024:	08011bf7 	.word	0x08011bf7
 800e028:	080110cd 	.word	0x080110cd
 800e02c:	080110cc 	.word	0x080110cc
 800e030:	08011f38 	.word	0x08011f38
 800e034:	08011c53 	.word	0x08011c53
 800e038:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800e03c:	f1ba 0f0e 	cmp.w	sl, #14
 800e040:	6010      	str	r0, [r2, #0]
 800e042:	d86e      	bhi.n	800e122 <_dtoa_r+0x3ba>
 800e044:	2c00      	cmp	r4, #0
 800e046:	d06c      	beq.n	800e122 <_dtoa_r+0x3ba>
 800e048:	f1b8 0f00 	cmp.w	r8, #0
 800e04c:	f340 80b4 	ble.w	800e1b8 <_dtoa_r+0x450>
 800e050:	4ac8      	ldr	r2, [pc, #800]	@ (800e374 <_dtoa_r+0x60c>)
 800e052:	f008 010f 	and.w	r1, r8, #15
 800e056:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800e05a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800e05e:	ed92 7b00 	vldr	d7, [r2]
 800e062:	ea4f 1128 	mov.w	r1, r8, asr #4
 800e066:	f000 809b 	beq.w	800e1a0 <_dtoa_r+0x438>
 800e06a:	4ac3      	ldr	r2, [pc, #780]	@ (800e378 <_dtoa_r+0x610>)
 800e06c:	ed92 6b08 	vldr	d6, [r2, #32]
 800e070:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800e074:	ed8d 6b02 	vstr	d6, [sp, #8]
 800e078:	f001 010f 	and.w	r1, r1, #15
 800e07c:	2203      	movs	r2, #3
 800e07e:	48be      	ldr	r0, [pc, #760]	@ (800e378 <_dtoa_r+0x610>)
 800e080:	2900      	cmp	r1, #0
 800e082:	f040 808f 	bne.w	800e1a4 <_dtoa_r+0x43c>
 800e086:	ed9d 6b02 	vldr	d6, [sp, #8]
 800e08a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800e08e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e092:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800e094:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e098:	2900      	cmp	r1, #0
 800e09a:	f000 80b3 	beq.w	800e204 <_dtoa_r+0x49c>
 800e09e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800e0a2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800e0a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e0aa:	f140 80ab 	bpl.w	800e204 <_dtoa_r+0x49c>
 800e0ae:	f1ba 0f00 	cmp.w	sl, #0
 800e0b2:	f000 80a7 	beq.w	800e204 <_dtoa_r+0x49c>
 800e0b6:	f1bb 0f00 	cmp.w	fp, #0
 800e0ba:	dd30      	ble.n	800e11e <_dtoa_r+0x3b6>
 800e0bc:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800e0c0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800e0c4:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e0c8:	f108 31ff 	add.w	r1, r8, #4294967295
 800e0cc:	9105      	str	r1, [sp, #20]
 800e0ce:	3201      	adds	r2, #1
 800e0d0:	465c      	mov	r4, fp
 800e0d2:	ed9d 6b02 	vldr	d6, [sp, #8]
 800e0d6:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800e0da:	ee07 2a90 	vmov	s15, r2
 800e0de:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800e0e2:	eea7 5b06 	vfma.f64	d5, d7, d6
 800e0e6:	ee15 2a90 	vmov	r2, s11
 800e0ea:	ec51 0b15 	vmov	r0, r1, d5
 800e0ee:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800e0f2:	2c00      	cmp	r4, #0
 800e0f4:	f040 808a 	bne.w	800e20c <_dtoa_r+0x4a4>
 800e0f8:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800e0fc:	ee36 6b47 	vsub.f64	d6, d6, d7
 800e100:	ec41 0b17 	vmov	d7, r0, r1
 800e104:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800e108:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e10c:	f300 826a 	bgt.w	800e5e4 <_dtoa_r+0x87c>
 800e110:	eeb1 7b47 	vneg.f64	d7, d7
 800e114:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800e118:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e11c:	d423      	bmi.n	800e166 <_dtoa_r+0x3fe>
 800e11e:	ed8d 8b02 	vstr	d8, [sp, #8]
 800e122:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800e124:	2a00      	cmp	r2, #0
 800e126:	f2c0 8129 	blt.w	800e37c <_dtoa_r+0x614>
 800e12a:	f1b8 0f0e 	cmp.w	r8, #14
 800e12e:	f300 8125 	bgt.w	800e37c <_dtoa_r+0x614>
 800e132:	4b90      	ldr	r3, [pc, #576]	@ (800e374 <_dtoa_r+0x60c>)
 800e134:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800e138:	ed93 6b00 	vldr	d6, [r3]
 800e13c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e13e:	2b00      	cmp	r3, #0
 800e140:	f280 80c8 	bge.w	800e2d4 <_dtoa_r+0x56c>
 800e144:	f1ba 0f00 	cmp.w	sl, #0
 800e148:	f300 80c4 	bgt.w	800e2d4 <_dtoa_r+0x56c>
 800e14c:	d10b      	bne.n	800e166 <_dtoa_r+0x3fe>
 800e14e:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800e152:	ee26 6b07 	vmul.f64	d6, d6, d7
 800e156:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e15a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800e15e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e162:	f2c0 823c 	blt.w	800e5de <_dtoa_r+0x876>
 800e166:	2400      	movs	r4, #0
 800e168:	4625      	mov	r5, r4
 800e16a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e16c:	43db      	mvns	r3, r3
 800e16e:	9305      	str	r3, [sp, #20]
 800e170:	463e      	mov	r6, r7
 800e172:	f04f 0800 	mov.w	r8, #0
 800e176:	4621      	mov	r1, r4
 800e178:	4648      	mov	r0, r9
 800e17a:	f000 ffdf 	bl	800f13c <_Bfree>
 800e17e:	2d00      	cmp	r5, #0
 800e180:	f000 80a2 	beq.w	800e2c8 <_dtoa_r+0x560>
 800e184:	f1b8 0f00 	cmp.w	r8, #0
 800e188:	d005      	beq.n	800e196 <_dtoa_r+0x42e>
 800e18a:	45a8      	cmp	r8, r5
 800e18c:	d003      	beq.n	800e196 <_dtoa_r+0x42e>
 800e18e:	4641      	mov	r1, r8
 800e190:	4648      	mov	r0, r9
 800e192:	f000 ffd3 	bl	800f13c <_Bfree>
 800e196:	4629      	mov	r1, r5
 800e198:	4648      	mov	r0, r9
 800e19a:	f000 ffcf 	bl	800f13c <_Bfree>
 800e19e:	e093      	b.n	800e2c8 <_dtoa_r+0x560>
 800e1a0:	2202      	movs	r2, #2
 800e1a2:	e76c      	b.n	800e07e <_dtoa_r+0x316>
 800e1a4:	07cc      	lsls	r4, r1, #31
 800e1a6:	d504      	bpl.n	800e1b2 <_dtoa_r+0x44a>
 800e1a8:	ed90 6b00 	vldr	d6, [r0]
 800e1ac:	3201      	adds	r2, #1
 800e1ae:	ee27 7b06 	vmul.f64	d7, d7, d6
 800e1b2:	1049      	asrs	r1, r1, #1
 800e1b4:	3008      	adds	r0, #8
 800e1b6:	e763      	b.n	800e080 <_dtoa_r+0x318>
 800e1b8:	d022      	beq.n	800e200 <_dtoa_r+0x498>
 800e1ba:	f1c8 0100 	rsb	r1, r8, #0
 800e1be:	4a6d      	ldr	r2, [pc, #436]	@ (800e374 <_dtoa_r+0x60c>)
 800e1c0:	f001 000f 	and.w	r0, r1, #15
 800e1c4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800e1c8:	ed92 7b00 	vldr	d7, [r2]
 800e1cc:	ee28 7b07 	vmul.f64	d7, d8, d7
 800e1d0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e1d4:	4868      	ldr	r0, [pc, #416]	@ (800e378 <_dtoa_r+0x610>)
 800e1d6:	1109      	asrs	r1, r1, #4
 800e1d8:	2400      	movs	r4, #0
 800e1da:	2202      	movs	r2, #2
 800e1dc:	b929      	cbnz	r1, 800e1ea <_dtoa_r+0x482>
 800e1de:	2c00      	cmp	r4, #0
 800e1e0:	f43f af57 	beq.w	800e092 <_dtoa_r+0x32a>
 800e1e4:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e1e8:	e753      	b.n	800e092 <_dtoa_r+0x32a>
 800e1ea:	07ce      	lsls	r6, r1, #31
 800e1ec:	d505      	bpl.n	800e1fa <_dtoa_r+0x492>
 800e1ee:	ed90 6b00 	vldr	d6, [r0]
 800e1f2:	3201      	adds	r2, #1
 800e1f4:	2401      	movs	r4, #1
 800e1f6:	ee27 7b06 	vmul.f64	d7, d7, d6
 800e1fa:	1049      	asrs	r1, r1, #1
 800e1fc:	3008      	adds	r0, #8
 800e1fe:	e7ed      	b.n	800e1dc <_dtoa_r+0x474>
 800e200:	2202      	movs	r2, #2
 800e202:	e746      	b.n	800e092 <_dtoa_r+0x32a>
 800e204:	f8cd 8014 	str.w	r8, [sp, #20]
 800e208:	4654      	mov	r4, sl
 800e20a:	e762      	b.n	800e0d2 <_dtoa_r+0x36a>
 800e20c:	4a59      	ldr	r2, [pc, #356]	@ (800e374 <_dtoa_r+0x60c>)
 800e20e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800e212:	ed12 4b02 	vldr	d4, [r2, #-8]
 800e216:	9a08      	ldr	r2, [sp, #32]
 800e218:	ec41 0b17 	vmov	d7, r0, r1
 800e21c:	443c      	add	r4, r7
 800e21e:	b34a      	cbz	r2, 800e274 <_dtoa_r+0x50c>
 800e220:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800e224:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800e228:	463e      	mov	r6, r7
 800e22a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800e22e:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800e232:	ee35 7b47 	vsub.f64	d7, d5, d7
 800e236:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800e23a:	ee14 2a90 	vmov	r2, s9
 800e23e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800e242:	3230      	adds	r2, #48	@ 0x30
 800e244:	ee36 6b45 	vsub.f64	d6, d6, d5
 800e248:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800e24c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e250:	f806 2b01 	strb.w	r2, [r6], #1
 800e254:	d438      	bmi.n	800e2c8 <_dtoa_r+0x560>
 800e256:	ee32 5b46 	vsub.f64	d5, d2, d6
 800e25a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800e25e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e262:	d46e      	bmi.n	800e342 <_dtoa_r+0x5da>
 800e264:	42a6      	cmp	r6, r4
 800e266:	f43f af5a 	beq.w	800e11e <_dtoa_r+0x3b6>
 800e26a:	ee27 7b03 	vmul.f64	d7, d7, d3
 800e26e:	ee26 6b03 	vmul.f64	d6, d6, d3
 800e272:	e7e0      	b.n	800e236 <_dtoa_r+0x4ce>
 800e274:	4621      	mov	r1, r4
 800e276:	463e      	mov	r6, r7
 800e278:	ee27 7b04 	vmul.f64	d7, d7, d4
 800e27c:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800e280:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800e284:	ee14 2a90 	vmov	r2, s9
 800e288:	3230      	adds	r2, #48	@ 0x30
 800e28a:	f806 2b01 	strb.w	r2, [r6], #1
 800e28e:	42a6      	cmp	r6, r4
 800e290:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800e294:	ee36 6b45 	vsub.f64	d6, d6, d5
 800e298:	d119      	bne.n	800e2ce <_dtoa_r+0x566>
 800e29a:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800e29e:	ee37 4b05 	vadd.f64	d4, d7, d5
 800e2a2:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800e2a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e2aa:	dc4a      	bgt.n	800e342 <_dtoa_r+0x5da>
 800e2ac:	ee35 5b47 	vsub.f64	d5, d5, d7
 800e2b0:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800e2b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e2b8:	f57f af31 	bpl.w	800e11e <_dtoa_r+0x3b6>
 800e2bc:	460e      	mov	r6, r1
 800e2be:	3901      	subs	r1, #1
 800e2c0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e2c4:	2b30      	cmp	r3, #48	@ 0x30
 800e2c6:	d0f9      	beq.n	800e2bc <_dtoa_r+0x554>
 800e2c8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800e2cc:	e027      	b.n	800e31e <_dtoa_r+0x5b6>
 800e2ce:	ee26 6b03 	vmul.f64	d6, d6, d3
 800e2d2:	e7d5      	b.n	800e280 <_dtoa_r+0x518>
 800e2d4:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e2d8:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800e2dc:	463e      	mov	r6, r7
 800e2de:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800e2e2:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800e2e6:	ee15 3a10 	vmov	r3, s10
 800e2ea:	3330      	adds	r3, #48	@ 0x30
 800e2ec:	f806 3b01 	strb.w	r3, [r6], #1
 800e2f0:	1bf3      	subs	r3, r6, r7
 800e2f2:	459a      	cmp	sl, r3
 800e2f4:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800e2f8:	eea3 7b46 	vfms.f64	d7, d3, d6
 800e2fc:	d132      	bne.n	800e364 <_dtoa_r+0x5fc>
 800e2fe:	ee37 7b07 	vadd.f64	d7, d7, d7
 800e302:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800e306:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e30a:	dc18      	bgt.n	800e33e <_dtoa_r+0x5d6>
 800e30c:	eeb4 7b46 	vcmp.f64	d7, d6
 800e310:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e314:	d103      	bne.n	800e31e <_dtoa_r+0x5b6>
 800e316:	ee15 3a10 	vmov	r3, s10
 800e31a:	07db      	lsls	r3, r3, #31
 800e31c:	d40f      	bmi.n	800e33e <_dtoa_r+0x5d6>
 800e31e:	9901      	ldr	r1, [sp, #4]
 800e320:	4648      	mov	r0, r9
 800e322:	f000 ff0b 	bl	800f13c <_Bfree>
 800e326:	2300      	movs	r3, #0
 800e328:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e32a:	7033      	strb	r3, [r6, #0]
 800e32c:	f108 0301 	add.w	r3, r8, #1
 800e330:	6013      	str	r3, [r2, #0]
 800e332:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e334:	2b00      	cmp	r3, #0
 800e336:	f000 824b 	beq.w	800e7d0 <_dtoa_r+0xa68>
 800e33a:	601e      	str	r6, [r3, #0]
 800e33c:	e248      	b.n	800e7d0 <_dtoa_r+0xa68>
 800e33e:	f8cd 8014 	str.w	r8, [sp, #20]
 800e342:	4633      	mov	r3, r6
 800e344:	461e      	mov	r6, r3
 800e346:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e34a:	2a39      	cmp	r2, #57	@ 0x39
 800e34c:	d106      	bne.n	800e35c <_dtoa_r+0x5f4>
 800e34e:	429f      	cmp	r7, r3
 800e350:	d1f8      	bne.n	800e344 <_dtoa_r+0x5dc>
 800e352:	9a05      	ldr	r2, [sp, #20]
 800e354:	3201      	adds	r2, #1
 800e356:	9205      	str	r2, [sp, #20]
 800e358:	2230      	movs	r2, #48	@ 0x30
 800e35a:	703a      	strb	r2, [r7, #0]
 800e35c:	781a      	ldrb	r2, [r3, #0]
 800e35e:	3201      	adds	r2, #1
 800e360:	701a      	strb	r2, [r3, #0]
 800e362:	e7b1      	b.n	800e2c8 <_dtoa_r+0x560>
 800e364:	ee27 7b04 	vmul.f64	d7, d7, d4
 800e368:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800e36c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e370:	d1b5      	bne.n	800e2de <_dtoa_r+0x576>
 800e372:	e7d4      	b.n	800e31e <_dtoa_r+0x5b6>
 800e374:	08011f38 	.word	0x08011f38
 800e378:	08011f10 	.word	0x08011f10
 800e37c:	9908      	ldr	r1, [sp, #32]
 800e37e:	2900      	cmp	r1, #0
 800e380:	f000 80e9 	beq.w	800e556 <_dtoa_r+0x7ee>
 800e384:	9907      	ldr	r1, [sp, #28]
 800e386:	2901      	cmp	r1, #1
 800e388:	f300 80cb 	bgt.w	800e522 <_dtoa_r+0x7ba>
 800e38c:	2d00      	cmp	r5, #0
 800e38e:	f000 80c4 	beq.w	800e51a <_dtoa_r+0x7b2>
 800e392:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800e396:	9e04      	ldr	r6, [sp, #16]
 800e398:	461c      	mov	r4, r3
 800e39a:	9305      	str	r3, [sp, #20]
 800e39c:	9b04      	ldr	r3, [sp, #16]
 800e39e:	4413      	add	r3, r2
 800e3a0:	9304      	str	r3, [sp, #16]
 800e3a2:	9b06      	ldr	r3, [sp, #24]
 800e3a4:	2101      	movs	r1, #1
 800e3a6:	4413      	add	r3, r2
 800e3a8:	4648      	mov	r0, r9
 800e3aa:	9306      	str	r3, [sp, #24]
 800e3ac:	f000 ffc4 	bl	800f338 <__i2b>
 800e3b0:	9b05      	ldr	r3, [sp, #20]
 800e3b2:	4605      	mov	r5, r0
 800e3b4:	b166      	cbz	r6, 800e3d0 <_dtoa_r+0x668>
 800e3b6:	9a06      	ldr	r2, [sp, #24]
 800e3b8:	2a00      	cmp	r2, #0
 800e3ba:	dd09      	ble.n	800e3d0 <_dtoa_r+0x668>
 800e3bc:	42b2      	cmp	r2, r6
 800e3be:	9904      	ldr	r1, [sp, #16]
 800e3c0:	bfa8      	it	ge
 800e3c2:	4632      	movge	r2, r6
 800e3c4:	1a89      	subs	r1, r1, r2
 800e3c6:	9104      	str	r1, [sp, #16]
 800e3c8:	9906      	ldr	r1, [sp, #24]
 800e3ca:	1ab6      	subs	r6, r6, r2
 800e3cc:	1a8a      	subs	r2, r1, r2
 800e3ce:	9206      	str	r2, [sp, #24]
 800e3d0:	b30b      	cbz	r3, 800e416 <_dtoa_r+0x6ae>
 800e3d2:	9a08      	ldr	r2, [sp, #32]
 800e3d4:	2a00      	cmp	r2, #0
 800e3d6:	f000 80c5 	beq.w	800e564 <_dtoa_r+0x7fc>
 800e3da:	2c00      	cmp	r4, #0
 800e3dc:	f000 80bf 	beq.w	800e55e <_dtoa_r+0x7f6>
 800e3e0:	4629      	mov	r1, r5
 800e3e2:	4622      	mov	r2, r4
 800e3e4:	4648      	mov	r0, r9
 800e3e6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e3e8:	f001 f85e 	bl	800f4a8 <__pow5mult>
 800e3ec:	9a01      	ldr	r2, [sp, #4]
 800e3ee:	4601      	mov	r1, r0
 800e3f0:	4605      	mov	r5, r0
 800e3f2:	4648      	mov	r0, r9
 800e3f4:	f000 ffb6 	bl	800f364 <__multiply>
 800e3f8:	9901      	ldr	r1, [sp, #4]
 800e3fa:	9005      	str	r0, [sp, #20]
 800e3fc:	4648      	mov	r0, r9
 800e3fe:	f000 fe9d 	bl	800f13c <_Bfree>
 800e402:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e404:	1b1b      	subs	r3, r3, r4
 800e406:	f000 80b0 	beq.w	800e56a <_dtoa_r+0x802>
 800e40a:	9905      	ldr	r1, [sp, #20]
 800e40c:	461a      	mov	r2, r3
 800e40e:	4648      	mov	r0, r9
 800e410:	f001 f84a 	bl	800f4a8 <__pow5mult>
 800e414:	9001      	str	r0, [sp, #4]
 800e416:	2101      	movs	r1, #1
 800e418:	4648      	mov	r0, r9
 800e41a:	f000 ff8d 	bl	800f338 <__i2b>
 800e41e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e420:	4604      	mov	r4, r0
 800e422:	2b00      	cmp	r3, #0
 800e424:	f000 81da 	beq.w	800e7dc <_dtoa_r+0xa74>
 800e428:	461a      	mov	r2, r3
 800e42a:	4601      	mov	r1, r0
 800e42c:	4648      	mov	r0, r9
 800e42e:	f001 f83b 	bl	800f4a8 <__pow5mult>
 800e432:	9b07      	ldr	r3, [sp, #28]
 800e434:	2b01      	cmp	r3, #1
 800e436:	4604      	mov	r4, r0
 800e438:	f300 80a0 	bgt.w	800e57c <_dtoa_r+0x814>
 800e43c:	9b02      	ldr	r3, [sp, #8]
 800e43e:	2b00      	cmp	r3, #0
 800e440:	f040 8096 	bne.w	800e570 <_dtoa_r+0x808>
 800e444:	9b03      	ldr	r3, [sp, #12]
 800e446:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800e44a:	2a00      	cmp	r2, #0
 800e44c:	f040 8092 	bne.w	800e574 <_dtoa_r+0x80c>
 800e450:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800e454:	0d12      	lsrs	r2, r2, #20
 800e456:	0512      	lsls	r2, r2, #20
 800e458:	2a00      	cmp	r2, #0
 800e45a:	f000 808d 	beq.w	800e578 <_dtoa_r+0x810>
 800e45e:	9b04      	ldr	r3, [sp, #16]
 800e460:	3301      	adds	r3, #1
 800e462:	9304      	str	r3, [sp, #16]
 800e464:	9b06      	ldr	r3, [sp, #24]
 800e466:	3301      	adds	r3, #1
 800e468:	9306      	str	r3, [sp, #24]
 800e46a:	2301      	movs	r3, #1
 800e46c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e46e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e470:	2b00      	cmp	r3, #0
 800e472:	f000 81b9 	beq.w	800e7e8 <_dtoa_r+0xa80>
 800e476:	6922      	ldr	r2, [r4, #16]
 800e478:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800e47c:	6910      	ldr	r0, [r2, #16]
 800e47e:	f000 ff0f 	bl	800f2a0 <__hi0bits>
 800e482:	f1c0 0020 	rsb	r0, r0, #32
 800e486:	9b06      	ldr	r3, [sp, #24]
 800e488:	4418      	add	r0, r3
 800e48a:	f010 001f 	ands.w	r0, r0, #31
 800e48e:	f000 8081 	beq.w	800e594 <_dtoa_r+0x82c>
 800e492:	f1c0 0220 	rsb	r2, r0, #32
 800e496:	2a04      	cmp	r2, #4
 800e498:	dd73      	ble.n	800e582 <_dtoa_r+0x81a>
 800e49a:	9b04      	ldr	r3, [sp, #16]
 800e49c:	f1c0 001c 	rsb	r0, r0, #28
 800e4a0:	4403      	add	r3, r0
 800e4a2:	9304      	str	r3, [sp, #16]
 800e4a4:	9b06      	ldr	r3, [sp, #24]
 800e4a6:	4406      	add	r6, r0
 800e4a8:	4403      	add	r3, r0
 800e4aa:	9306      	str	r3, [sp, #24]
 800e4ac:	9b04      	ldr	r3, [sp, #16]
 800e4ae:	2b00      	cmp	r3, #0
 800e4b0:	dd05      	ble.n	800e4be <_dtoa_r+0x756>
 800e4b2:	9901      	ldr	r1, [sp, #4]
 800e4b4:	461a      	mov	r2, r3
 800e4b6:	4648      	mov	r0, r9
 800e4b8:	f001 f850 	bl	800f55c <__lshift>
 800e4bc:	9001      	str	r0, [sp, #4]
 800e4be:	9b06      	ldr	r3, [sp, #24]
 800e4c0:	2b00      	cmp	r3, #0
 800e4c2:	dd05      	ble.n	800e4d0 <_dtoa_r+0x768>
 800e4c4:	4621      	mov	r1, r4
 800e4c6:	461a      	mov	r2, r3
 800e4c8:	4648      	mov	r0, r9
 800e4ca:	f001 f847 	bl	800f55c <__lshift>
 800e4ce:	4604      	mov	r4, r0
 800e4d0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e4d2:	2b00      	cmp	r3, #0
 800e4d4:	d060      	beq.n	800e598 <_dtoa_r+0x830>
 800e4d6:	9801      	ldr	r0, [sp, #4]
 800e4d8:	4621      	mov	r1, r4
 800e4da:	f001 f8ab 	bl	800f634 <__mcmp>
 800e4de:	2800      	cmp	r0, #0
 800e4e0:	da5a      	bge.n	800e598 <_dtoa_r+0x830>
 800e4e2:	f108 33ff 	add.w	r3, r8, #4294967295
 800e4e6:	9305      	str	r3, [sp, #20]
 800e4e8:	9901      	ldr	r1, [sp, #4]
 800e4ea:	2300      	movs	r3, #0
 800e4ec:	220a      	movs	r2, #10
 800e4ee:	4648      	mov	r0, r9
 800e4f0:	f000 fe46 	bl	800f180 <__multadd>
 800e4f4:	9b08      	ldr	r3, [sp, #32]
 800e4f6:	9001      	str	r0, [sp, #4]
 800e4f8:	2b00      	cmp	r3, #0
 800e4fa:	f000 8177 	beq.w	800e7ec <_dtoa_r+0xa84>
 800e4fe:	4629      	mov	r1, r5
 800e500:	2300      	movs	r3, #0
 800e502:	220a      	movs	r2, #10
 800e504:	4648      	mov	r0, r9
 800e506:	f000 fe3b 	bl	800f180 <__multadd>
 800e50a:	f1bb 0f00 	cmp.w	fp, #0
 800e50e:	4605      	mov	r5, r0
 800e510:	dc6e      	bgt.n	800e5f0 <_dtoa_r+0x888>
 800e512:	9b07      	ldr	r3, [sp, #28]
 800e514:	2b02      	cmp	r3, #2
 800e516:	dc48      	bgt.n	800e5aa <_dtoa_r+0x842>
 800e518:	e06a      	b.n	800e5f0 <_dtoa_r+0x888>
 800e51a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e51c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800e520:	e739      	b.n	800e396 <_dtoa_r+0x62e>
 800e522:	f10a 34ff 	add.w	r4, sl, #4294967295
 800e526:	42a3      	cmp	r3, r4
 800e528:	db07      	blt.n	800e53a <_dtoa_r+0x7d2>
 800e52a:	f1ba 0f00 	cmp.w	sl, #0
 800e52e:	eba3 0404 	sub.w	r4, r3, r4
 800e532:	db0b      	blt.n	800e54c <_dtoa_r+0x7e4>
 800e534:	9e04      	ldr	r6, [sp, #16]
 800e536:	4652      	mov	r2, sl
 800e538:	e72f      	b.n	800e39a <_dtoa_r+0x632>
 800e53a:	1ae2      	subs	r2, r4, r3
 800e53c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e53e:	9e04      	ldr	r6, [sp, #16]
 800e540:	4413      	add	r3, r2
 800e542:	930a      	str	r3, [sp, #40]	@ 0x28
 800e544:	4652      	mov	r2, sl
 800e546:	4623      	mov	r3, r4
 800e548:	2400      	movs	r4, #0
 800e54a:	e726      	b.n	800e39a <_dtoa_r+0x632>
 800e54c:	9a04      	ldr	r2, [sp, #16]
 800e54e:	eba2 060a 	sub.w	r6, r2, sl
 800e552:	2200      	movs	r2, #0
 800e554:	e721      	b.n	800e39a <_dtoa_r+0x632>
 800e556:	9e04      	ldr	r6, [sp, #16]
 800e558:	9d08      	ldr	r5, [sp, #32]
 800e55a:	461c      	mov	r4, r3
 800e55c:	e72a      	b.n	800e3b4 <_dtoa_r+0x64c>
 800e55e:	9a01      	ldr	r2, [sp, #4]
 800e560:	9205      	str	r2, [sp, #20]
 800e562:	e752      	b.n	800e40a <_dtoa_r+0x6a2>
 800e564:	9901      	ldr	r1, [sp, #4]
 800e566:	461a      	mov	r2, r3
 800e568:	e751      	b.n	800e40e <_dtoa_r+0x6a6>
 800e56a:	9b05      	ldr	r3, [sp, #20]
 800e56c:	9301      	str	r3, [sp, #4]
 800e56e:	e752      	b.n	800e416 <_dtoa_r+0x6ae>
 800e570:	2300      	movs	r3, #0
 800e572:	e77b      	b.n	800e46c <_dtoa_r+0x704>
 800e574:	9b02      	ldr	r3, [sp, #8]
 800e576:	e779      	b.n	800e46c <_dtoa_r+0x704>
 800e578:	920b      	str	r2, [sp, #44]	@ 0x2c
 800e57a:	e778      	b.n	800e46e <_dtoa_r+0x706>
 800e57c:	2300      	movs	r3, #0
 800e57e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e580:	e779      	b.n	800e476 <_dtoa_r+0x70e>
 800e582:	d093      	beq.n	800e4ac <_dtoa_r+0x744>
 800e584:	9b04      	ldr	r3, [sp, #16]
 800e586:	321c      	adds	r2, #28
 800e588:	4413      	add	r3, r2
 800e58a:	9304      	str	r3, [sp, #16]
 800e58c:	9b06      	ldr	r3, [sp, #24]
 800e58e:	4416      	add	r6, r2
 800e590:	4413      	add	r3, r2
 800e592:	e78a      	b.n	800e4aa <_dtoa_r+0x742>
 800e594:	4602      	mov	r2, r0
 800e596:	e7f5      	b.n	800e584 <_dtoa_r+0x81c>
 800e598:	f1ba 0f00 	cmp.w	sl, #0
 800e59c:	f8cd 8014 	str.w	r8, [sp, #20]
 800e5a0:	46d3      	mov	fp, sl
 800e5a2:	dc21      	bgt.n	800e5e8 <_dtoa_r+0x880>
 800e5a4:	9b07      	ldr	r3, [sp, #28]
 800e5a6:	2b02      	cmp	r3, #2
 800e5a8:	dd1e      	ble.n	800e5e8 <_dtoa_r+0x880>
 800e5aa:	f1bb 0f00 	cmp.w	fp, #0
 800e5ae:	f47f addc 	bne.w	800e16a <_dtoa_r+0x402>
 800e5b2:	4621      	mov	r1, r4
 800e5b4:	465b      	mov	r3, fp
 800e5b6:	2205      	movs	r2, #5
 800e5b8:	4648      	mov	r0, r9
 800e5ba:	f000 fde1 	bl	800f180 <__multadd>
 800e5be:	4601      	mov	r1, r0
 800e5c0:	4604      	mov	r4, r0
 800e5c2:	9801      	ldr	r0, [sp, #4]
 800e5c4:	f001 f836 	bl	800f634 <__mcmp>
 800e5c8:	2800      	cmp	r0, #0
 800e5ca:	f77f adce 	ble.w	800e16a <_dtoa_r+0x402>
 800e5ce:	463e      	mov	r6, r7
 800e5d0:	2331      	movs	r3, #49	@ 0x31
 800e5d2:	f806 3b01 	strb.w	r3, [r6], #1
 800e5d6:	9b05      	ldr	r3, [sp, #20]
 800e5d8:	3301      	adds	r3, #1
 800e5da:	9305      	str	r3, [sp, #20]
 800e5dc:	e5c9      	b.n	800e172 <_dtoa_r+0x40a>
 800e5de:	f8cd 8014 	str.w	r8, [sp, #20]
 800e5e2:	4654      	mov	r4, sl
 800e5e4:	4625      	mov	r5, r4
 800e5e6:	e7f2      	b.n	800e5ce <_dtoa_r+0x866>
 800e5e8:	9b08      	ldr	r3, [sp, #32]
 800e5ea:	2b00      	cmp	r3, #0
 800e5ec:	f000 8102 	beq.w	800e7f4 <_dtoa_r+0xa8c>
 800e5f0:	2e00      	cmp	r6, #0
 800e5f2:	dd05      	ble.n	800e600 <_dtoa_r+0x898>
 800e5f4:	4629      	mov	r1, r5
 800e5f6:	4632      	mov	r2, r6
 800e5f8:	4648      	mov	r0, r9
 800e5fa:	f000 ffaf 	bl	800f55c <__lshift>
 800e5fe:	4605      	mov	r5, r0
 800e600:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e602:	2b00      	cmp	r3, #0
 800e604:	d058      	beq.n	800e6b8 <_dtoa_r+0x950>
 800e606:	6869      	ldr	r1, [r5, #4]
 800e608:	4648      	mov	r0, r9
 800e60a:	f000 fd57 	bl	800f0bc <_Balloc>
 800e60e:	4606      	mov	r6, r0
 800e610:	b928      	cbnz	r0, 800e61e <_dtoa_r+0x8b6>
 800e612:	4b82      	ldr	r3, [pc, #520]	@ (800e81c <_dtoa_r+0xab4>)
 800e614:	4602      	mov	r2, r0
 800e616:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800e61a:	f7ff bbbe 	b.w	800dd9a <_dtoa_r+0x32>
 800e61e:	692a      	ldr	r2, [r5, #16]
 800e620:	3202      	adds	r2, #2
 800e622:	0092      	lsls	r2, r2, #2
 800e624:	f105 010c 	add.w	r1, r5, #12
 800e628:	300c      	adds	r0, #12
 800e62a:	f7ff fad8 	bl	800dbde <memcpy>
 800e62e:	2201      	movs	r2, #1
 800e630:	4631      	mov	r1, r6
 800e632:	4648      	mov	r0, r9
 800e634:	f000 ff92 	bl	800f55c <__lshift>
 800e638:	1c7b      	adds	r3, r7, #1
 800e63a:	9304      	str	r3, [sp, #16]
 800e63c:	eb07 030b 	add.w	r3, r7, fp
 800e640:	9309      	str	r3, [sp, #36]	@ 0x24
 800e642:	9b02      	ldr	r3, [sp, #8]
 800e644:	f003 0301 	and.w	r3, r3, #1
 800e648:	46a8      	mov	r8, r5
 800e64a:	9308      	str	r3, [sp, #32]
 800e64c:	4605      	mov	r5, r0
 800e64e:	9b04      	ldr	r3, [sp, #16]
 800e650:	9801      	ldr	r0, [sp, #4]
 800e652:	4621      	mov	r1, r4
 800e654:	f103 3bff 	add.w	fp, r3, #4294967295
 800e658:	f7ff fafe 	bl	800dc58 <quorem>
 800e65c:	4641      	mov	r1, r8
 800e65e:	9002      	str	r0, [sp, #8]
 800e660:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800e664:	9801      	ldr	r0, [sp, #4]
 800e666:	f000 ffe5 	bl	800f634 <__mcmp>
 800e66a:	462a      	mov	r2, r5
 800e66c:	9006      	str	r0, [sp, #24]
 800e66e:	4621      	mov	r1, r4
 800e670:	4648      	mov	r0, r9
 800e672:	f000 fffb 	bl	800f66c <__mdiff>
 800e676:	68c2      	ldr	r2, [r0, #12]
 800e678:	4606      	mov	r6, r0
 800e67a:	b9fa      	cbnz	r2, 800e6bc <_dtoa_r+0x954>
 800e67c:	4601      	mov	r1, r0
 800e67e:	9801      	ldr	r0, [sp, #4]
 800e680:	f000 ffd8 	bl	800f634 <__mcmp>
 800e684:	4602      	mov	r2, r0
 800e686:	4631      	mov	r1, r6
 800e688:	4648      	mov	r0, r9
 800e68a:	920a      	str	r2, [sp, #40]	@ 0x28
 800e68c:	f000 fd56 	bl	800f13c <_Bfree>
 800e690:	9b07      	ldr	r3, [sp, #28]
 800e692:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e694:	9e04      	ldr	r6, [sp, #16]
 800e696:	ea42 0103 	orr.w	r1, r2, r3
 800e69a:	9b08      	ldr	r3, [sp, #32]
 800e69c:	4319      	orrs	r1, r3
 800e69e:	d10f      	bne.n	800e6c0 <_dtoa_r+0x958>
 800e6a0:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800e6a4:	d028      	beq.n	800e6f8 <_dtoa_r+0x990>
 800e6a6:	9b06      	ldr	r3, [sp, #24]
 800e6a8:	2b00      	cmp	r3, #0
 800e6aa:	dd02      	ble.n	800e6b2 <_dtoa_r+0x94a>
 800e6ac:	9b02      	ldr	r3, [sp, #8]
 800e6ae:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800e6b2:	f88b a000 	strb.w	sl, [fp]
 800e6b6:	e55e      	b.n	800e176 <_dtoa_r+0x40e>
 800e6b8:	4628      	mov	r0, r5
 800e6ba:	e7bd      	b.n	800e638 <_dtoa_r+0x8d0>
 800e6bc:	2201      	movs	r2, #1
 800e6be:	e7e2      	b.n	800e686 <_dtoa_r+0x91e>
 800e6c0:	9b06      	ldr	r3, [sp, #24]
 800e6c2:	2b00      	cmp	r3, #0
 800e6c4:	db04      	blt.n	800e6d0 <_dtoa_r+0x968>
 800e6c6:	9907      	ldr	r1, [sp, #28]
 800e6c8:	430b      	orrs	r3, r1
 800e6ca:	9908      	ldr	r1, [sp, #32]
 800e6cc:	430b      	orrs	r3, r1
 800e6ce:	d120      	bne.n	800e712 <_dtoa_r+0x9aa>
 800e6d0:	2a00      	cmp	r2, #0
 800e6d2:	ddee      	ble.n	800e6b2 <_dtoa_r+0x94a>
 800e6d4:	9901      	ldr	r1, [sp, #4]
 800e6d6:	2201      	movs	r2, #1
 800e6d8:	4648      	mov	r0, r9
 800e6da:	f000 ff3f 	bl	800f55c <__lshift>
 800e6de:	4621      	mov	r1, r4
 800e6e0:	9001      	str	r0, [sp, #4]
 800e6e2:	f000 ffa7 	bl	800f634 <__mcmp>
 800e6e6:	2800      	cmp	r0, #0
 800e6e8:	dc03      	bgt.n	800e6f2 <_dtoa_r+0x98a>
 800e6ea:	d1e2      	bne.n	800e6b2 <_dtoa_r+0x94a>
 800e6ec:	f01a 0f01 	tst.w	sl, #1
 800e6f0:	d0df      	beq.n	800e6b2 <_dtoa_r+0x94a>
 800e6f2:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800e6f6:	d1d9      	bne.n	800e6ac <_dtoa_r+0x944>
 800e6f8:	2339      	movs	r3, #57	@ 0x39
 800e6fa:	f88b 3000 	strb.w	r3, [fp]
 800e6fe:	4633      	mov	r3, r6
 800e700:	461e      	mov	r6, r3
 800e702:	3b01      	subs	r3, #1
 800e704:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800e708:	2a39      	cmp	r2, #57	@ 0x39
 800e70a:	d052      	beq.n	800e7b2 <_dtoa_r+0xa4a>
 800e70c:	3201      	adds	r2, #1
 800e70e:	701a      	strb	r2, [r3, #0]
 800e710:	e531      	b.n	800e176 <_dtoa_r+0x40e>
 800e712:	2a00      	cmp	r2, #0
 800e714:	dd07      	ble.n	800e726 <_dtoa_r+0x9be>
 800e716:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800e71a:	d0ed      	beq.n	800e6f8 <_dtoa_r+0x990>
 800e71c:	f10a 0301 	add.w	r3, sl, #1
 800e720:	f88b 3000 	strb.w	r3, [fp]
 800e724:	e527      	b.n	800e176 <_dtoa_r+0x40e>
 800e726:	9b04      	ldr	r3, [sp, #16]
 800e728:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e72a:	f803 ac01 	strb.w	sl, [r3, #-1]
 800e72e:	4293      	cmp	r3, r2
 800e730:	d029      	beq.n	800e786 <_dtoa_r+0xa1e>
 800e732:	9901      	ldr	r1, [sp, #4]
 800e734:	2300      	movs	r3, #0
 800e736:	220a      	movs	r2, #10
 800e738:	4648      	mov	r0, r9
 800e73a:	f000 fd21 	bl	800f180 <__multadd>
 800e73e:	45a8      	cmp	r8, r5
 800e740:	9001      	str	r0, [sp, #4]
 800e742:	f04f 0300 	mov.w	r3, #0
 800e746:	f04f 020a 	mov.w	r2, #10
 800e74a:	4641      	mov	r1, r8
 800e74c:	4648      	mov	r0, r9
 800e74e:	d107      	bne.n	800e760 <_dtoa_r+0x9f8>
 800e750:	f000 fd16 	bl	800f180 <__multadd>
 800e754:	4680      	mov	r8, r0
 800e756:	4605      	mov	r5, r0
 800e758:	9b04      	ldr	r3, [sp, #16]
 800e75a:	3301      	adds	r3, #1
 800e75c:	9304      	str	r3, [sp, #16]
 800e75e:	e776      	b.n	800e64e <_dtoa_r+0x8e6>
 800e760:	f000 fd0e 	bl	800f180 <__multadd>
 800e764:	4629      	mov	r1, r5
 800e766:	4680      	mov	r8, r0
 800e768:	2300      	movs	r3, #0
 800e76a:	220a      	movs	r2, #10
 800e76c:	4648      	mov	r0, r9
 800e76e:	f000 fd07 	bl	800f180 <__multadd>
 800e772:	4605      	mov	r5, r0
 800e774:	e7f0      	b.n	800e758 <_dtoa_r+0x9f0>
 800e776:	f1bb 0f00 	cmp.w	fp, #0
 800e77a:	bfcc      	ite	gt
 800e77c:	465e      	movgt	r6, fp
 800e77e:	2601      	movle	r6, #1
 800e780:	443e      	add	r6, r7
 800e782:	f04f 0800 	mov.w	r8, #0
 800e786:	9901      	ldr	r1, [sp, #4]
 800e788:	2201      	movs	r2, #1
 800e78a:	4648      	mov	r0, r9
 800e78c:	f000 fee6 	bl	800f55c <__lshift>
 800e790:	4621      	mov	r1, r4
 800e792:	9001      	str	r0, [sp, #4]
 800e794:	f000 ff4e 	bl	800f634 <__mcmp>
 800e798:	2800      	cmp	r0, #0
 800e79a:	dcb0      	bgt.n	800e6fe <_dtoa_r+0x996>
 800e79c:	d102      	bne.n	800e7a4 <_dtoa_r+0xa3c>
 800e79e:	f01a 0f01 	tst.w	sl, #1
 800e7a2:	d1ac      	bne.n	800e6fe <_dtoa_r+0x996>
 800e7a4:	4633      	mov	r3, r6
 800e7a6:	461e      	mov	r6, r3
 800e7a8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e7ac:	2a30      	cmp	r2, #48	@ 0x30
 800e7ae:	d0fa      	beq.n	800e7a6 <_dtoa_r+0xa3e>
 800e7b0:	e4e1      	b.n	800e176 <_dtoa_r+0x40e>
 800e7b2:	429f      	cmp	r7, r3
 800e7b4:	d1a4      	bne.n	800e700 <_dtoa_r+0x998>
 800e7b6:	9b05      	ldr	r3, [sp, #20]
 800e7b8:	3301      	adds	r3, #1
 800e7ba:	9305      	str	r3, [sp, #20]
 800e7bc:	2331      	movs	r3, #49	@ 0x31
 800e7be:	703b      	strb	r3, [r7, #0]
 800e7c0:	e4d9      	b.n	800e176 <_dtoa_r+0x40e>
 800e7c2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e7c4:	4f16      	ldr	r7, [pc, #88]	@ (800e820 <_dtoa_r+0xab8>)
 800e7c6:	b11b      	cbz	r3, 800e7d0 <_dtoa_r+0xa68>
 800e7c8:	f107 0308 	add.w	r3, r7, #8
 800e7cc:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800e7ce:	6013      	str	r3, [r2, #0]
 800e7d0:	4638      	mov	r0, r7
 800e7d2:	b011      	add	sp, #68	@ 0x44
 800e7d4:	ecbd 8b02 	vpop	{d8}
 800e7d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e7dc:	9b07      	ldr	r3, [sp, #28]
 800e7de:	2b01      	cmp	r3, #1
 800e7e0:	f77f ae2c 	ble.w	800e43c <_dtoa_r+0x6d4>
 800e7e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e7e6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e7e8:	2001      	movs	r0, #1
 800e7ea:	e64c      	b.n	800e486 <_dtoa_r+0x71e>
 800e7ec:	f1bb 0f00 	cmp.w	fp, #0
 800e7f0:	f77f aed8 	ble.w	800e5a4 <_dtoa_r+0x83c>
 800e7f4:	463e      	mov	r6, r7
 800e7f6:	9801      	ldr	r0, [sp, #4]
 800e7f8:	4621      	mov	r1, r4
 800e7fa:	f7ff fa2d 	bl	800dc58 <quorem>
 800e7fe:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800e802:	f806 ab01 	strb.w	sl, [r6], #1
 800e806:	1bf2      	subs	r2, r6, r7
 800e808:	4593      	cmp	fp, r2
 800e80a:	ddb4      	ble.n	800e776 <_dtoa_r+0xa0e>
 800e80c:	9901      	ldr	r1, [sp, #4]
 800e80e:	2300      	movs	r3, #0
 800e810:	220a      	movs	r2, #10
 800e812:	4648      	mov	r0, r9
 800e814:	f000 fcb4 	bl	800f180 <__multadd>
 800e818:	9001      	str	r0, [sp, #4]
 800e81a:	e7ec      	b.n	800e7f6 <_dtoa_r+0xa8e>
 800e81c:	08011c53 	.word	0x08011c53
 800e820:	08011bee 	.word	0x08011bee

0800e824 <_free_r>:
 800e824:	b538      	push	{r3, r4, r5, lr}
 800e826:	4605      	mov	r5, r0
 800e828:	2900      	cmp	r1, #0
 800e82a:	d041      	beq.n	800e8b0 <_free_r+0x8c>
 800e82c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e830:	1f0c      	subs	r4, r1, #4
 800e832:	2b00      	cmp	r3, #0
 800e834:	bfb8      	it	lt
 800e836:	18e4      	addlt	r4, r4, r3
 800e838:	f000 fc34 	bl	800f0a4 <__malloc_lock>
 800e83c:	4a1d      	ldr	r2, [pc, #116]	@ (800e8b4 <_free_r+0x90>)
 800e83e:	6813      	ldr	r3, [r2, #0]
 800e840:	b933      	cbnz	r3, 800e850 <_free_r+0x2c>
 800e842:	6063      	str	r3, [r4, #4]
 800e844:	6014      	str	r4, [r2, #0]
 800e846:	4628      	mov	r0, r5
 800e848:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e84c:	f000 bc30 	b.w	800f0b0 <__malloc_unlock>
 800e850:	42a3      	cmp	r3, r4
 800e852:	d908      	bls.n	800e866 <_free_r+0x42>
 800e854:	6820      	ldr	r0, [r4, #0]
 800e856:	1821      	adds	r1, r4, r0
 800e858:	428b      	cmp	r3, r1
 800e85a:	bf01      	itttt	eq
 800e85c:	6819      	ldreq	r1, [r3, #0]
 800e85e:	685b      	ldreq	r3, [r3, #4]
 800e860:	1809      	addeq	r1, r1, r0
 800e862:	6021      	streq	r1, [r4, #0]
 800e864:	e7ed      	b.n	800e842 <_free_r+0x1e>
 800e866:	461a      	mov	r2, r3
 800e868:	685b      	ldr	r3, [r3, #4]
 800e86a:	b10b      	cbz	r3, 800e870 <_free_r+0x4c>
 800e86c:	42a3      	cmp	r3, r4
 800e86e:	d9fa      	bls.n	800e866 <_free_r+0x42>
 800e870:	6811      	ldr	r1, [r2, #0]
 800e872:	1850      	adds	r0, r2, r1
 800e874:	42a0      	cmp	r0, r4
 800e876:	d10b      	bne.n	800e890 <_free_r+0x6c>
 800e878:	6820      	ldr	r0, [r4, #0]
 800e87a:	4401      	add	r1, r0
 800e87c:	1850      	adds	r0, r2, r1
 800e87e:	4283      	cmp	r3, r0
 800e880:	6011      	str	r1, [r2, #0]
 800e882:	d1e0      	bne.n	800e846 <_free_r+0x22>
 800e884:	6818      	ldr	r0, [r3, #0]
 800e886:	685b      	ldr	r3, [r3, #4]
 800e888:	6053      	str	r3, [r2, #4]
 800e88a:	4408      	add	r0, r1
 800e88c:	6010      	str	r0, [r2, #0]
 800e88e:	e7da      	b.n	800e846 <_free_r+0x22>
 800e890:	d902      	bls.n	800e898 <_free_r+0x74>
 800e892:	230c      	movs	r3, #12
 800e894:	602b      	str	r3, [r5, #0]
 800e896:	e7d6      	b.n	800e846 <_free_r+0x22>
 800e898:	6820      	ldr	r0, [r4, #0]
 800e89a:	1821      	adds	r1, r4, r0
 800e89c:	428b      	cmp	r3, r1
 800e89e:	bf04      	itt	eq
 800e8a0:	6819      	ldreq	r1, [r3, #0]
 800e8a2:	685b      	ldreq	r3, [r3, #4]
 800e8a4:	6063      	str	r3, [r4, #4]
 800e8a6:	bf04      	itt	eq
 800e8a8:	1809      	addeq	r1, r1, r0
 800e8aa:	6021      	streq	r1, [r4, #0]
 800e8ac:	6054      	str	r4, [r2, #4]
 800e8ae:	e7ca      	b.n	800e846 <_free_r+0x22>
 800e8b0:	bd38      	pop	{r3, r4, r5, pc}
 800e8b2:	bf00      	nop
 800e8b4:	2400669c 	.word	0x2400669c

0800e8b8 <rshift>:
 800e8b8:	6903      	ldr	r3, [r0, #16]
 800e8ba:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800e8be:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e8c2:	ea4f 1261 	mov.w	r2, r1, asr #5
 800e8c6:	f100 0414 	add.w	r4, r0, #20
 800e8ca:	dd45      	ble.n	800e958 <rshift+0xa0>
 800e8cc:	f011 011f 	ands.w	r1, r1, #31
 800e8d0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800e8d4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800e8d8:	d10c      	bne.n	800e8f4 <rshift+0x3c>
 800e8da:	f100 0710 	add.w	r7, r0, #16
 800e8de:	4629      	mov	r1, r5
 800e8e0:	42b1      	cmp	r1, r6
 800e8e2:	d334      	bcc.n	800e94e <rshift+0x96>
 800e8e4:	1a9b      	subs	r3, r3, r2
 800e8e6:	009b      	lsls	r3, r3, #2
 800e8e8:	1eea      	subs	r2, r5, #3
 800e8ea:	4296      	cmp	r6, r2
 800e8ec:	bf38      	it	cc
 800e8ee:	2300      	movcc	r3, #0
 800e8f0:	4423      	add	r3, r4
 800e8f2:	e015      	b.n	800e920 <rshift+0x68>
 800e8f4:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800e8f8:	f1c1 0820 	rsb	r8, r1, #32
 800e8fc:	40cf      	lsrs	r7, r1
 800e8fe:	f105 0e04 	add.w	lr, r5, #4
 800e902:	46a1      	mov	r9, r4
 800e904:	4576      	cmp	r6, lr
 800e906:	46f4      	mov	ip, lr
 800e908:	d815      	bhi.n	800e936 <rshift+0x7e>
 800e90a:	1a9a      	subs	r2, r3, r2
 800e90c:	0092      	lsls	r2, r2, #2
 800e90e:	3a04      	subs	r2, #4
 800e910:	3501      	adds	r5, #1
 800e912:	42ae      	cmp	r6, r5
 800e914:	bf38      	it	cc
 800e916:	2200      	movcc	r2, #0
 800e918:	18a3      	adds	r3, r4, r2
 800e91a:	50a7      	str	r7, [r4, r2]
 800e91c:	b107      	cbz	r7, 800e920 <rshift+0x68>
 800e91e:	3304      	adds	r3, #4
 800e920:	1b1a      	subs	r2, r3, r4
 800e922:	42a3      	cmp	r3, r4
 800e924:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800e928:	bf08      	it	eq
 800e92a:	2300      	moveq	r3, #0
 800e92c:	6102      	str	r2, [r0, #16]
 800e92e:	bf08      	it	eq
 800e930:	6143      	streq	r3, [r0, #20]
 800e932:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e936:	f8dc c000 	ldr.w	ip, [ip]
 800e93a:	fa0c fc08 	lsl.w	ip, ip, r8
 800e93e:	ea4c 0707 	orr.w	r7, ip, r7
 800e942:	f849 7b04 	str.w	r7, [r9], #4
 800e946:	f85e 7b04 	ldr.w	r7, [lr], #4
 800e94a:	40cf      	lsrs	r7, r1
 800e94c:	e7da      	b.n	800e904 <rshift+0x4c>
 800e94e:	f851 cb04 	ldr.w	ip, [r1], #4
 800e952:	f847 cf04 	str.w	ip, [r7, #4]!
 800e956:	e7c3      	b.n	800e8e0 <rshift+0x28>
 800e958:	4623      	mov	r3, r4
 800e95a:	e7e1      	b.n	800e920 <rshift+0x68>

0800e95c <__hexdig_fun>:
 800e95c:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800e960:	2b09      	cmp	r3, #9
 800e962:	d802      	bhi.n	800e96a <__hexdig_fun+0xe>
 800e964:	3820      	subs	r0, #32
 800e966:	b2c0      	uxtb	r0, r0
 800e968:	4770      	bx	lr
 800e96a:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800e96e:	2b05      	cmp	r3, #5
 800e970:	d801      	bhi.n	800e976 <__hexdig_fun+0x1a>
 800e972:	3847      	subs	r0, #71	@ 0x47
 800e974:	e7f7      	b.n	800e966 <__hexdig_fun+0xa>
 800e976:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800e97a:	2b05      	cmp	r3, #5
 800e97c:	d801      	bhi.n	800e982 <__hexdig_fun+0x26>
 800e97e:	3827      	subs	r0, #39	@ 0x27
 800e980:	e7f1      	b.n	800e966 <__hexdig_fun+0xa>
 800e982:	2000      	movs	r0, #0
 800e984:	4770      	bx	lr
	...

0800e988 <__gethex>:
 800e988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e98c:	b085      	sub	sp, #20
 800e98e:	468a      	mov	sl, r1
 800e990:	9302      	str	r3, [sp, #8]
 800e992:	680b      	ldr	r3, [r1, #0]
 800e994:	9001      	str	r0, [sp, #4]
 800e996:	4690      	mov	r8, r2
 800e998:	1c9c      	adds	r4, r3, #2
 800e99a:	46a1      	mov	r9, r4
 800e99c:	f814 0b01 	ldrb.w	r0, [r4], #1
 800e9a0:	2830      	cmp	r0, #48	@ 0x30
 800e9a2:	d0fa      	beq.n	800e99a <__gethex+0x12>
 800e9a4:	eba9 0303 	sub.w	r3, r9, r3
 800e9a8:	f1a3 0b02 	sub.w	fp, r3, #2
 800e9ac:	f7ff ffd6 	bl	800e95c <__hexdig_fun>
 800e9b0:	4605      	mov	r5, r0
 800e9b2:	2800      	cmp	r0, #0
 800e9b4:	d168      	bne.n	800ea88 <__gethex+0x100>
 800e9b6:	49a0      	ldr	r1, [pc, #640]	@ (800ec38 <__gethex+0x2b0>)
 800e9b8:	2201      	movs	r2, #1
 800e9ba:	4648      	mov	r0, r9
 800e9bc:	f7ff f829 	bl	800da12 <strncmp>
 800e9c0:	4607      	mov	r7, r0
 800e9c2:	2800      	cmp	r0, #0
 800e9c4:	d167      	bne.n	800ea96 <__gethex+0x10e>
 800e9c6:	f899 0001 	ldrb.w	r0, [r9, #1]
 800e9ca:	4626      	mov	r6, r4
 800e9cc:	f7ff ffc6 	bl	800e95c <__hexdig_fun>
 800e9d0:	2800      	cmp	r0, #0
 800e9d2:	d062      	beq.n	800ea9a <__gethex+0x112>
 800e9d4:	4623      	mov	r3, r4
 800e9d6:	7818      	ldrb	r0, [r3, #0]
 800e9d8:	2830      	cmp	r0, #48	@ 0x30
 800e9da:	4699      	mov	r9, r3
 800e9dc:	f103 0301 	add.w	r3, r3, #1
 800e9e0:	d0f9      	beq.n	800e9d6 <__gethex+0x4e>
 800e9e2:	f7ff ffbb 	bl	800e95c <__hexdig_fun>
 800e9e6:	fab0 f580 	clz	r5, r0
 800e9ea:	096d      	lsrs	r5, r5, #5
 800e9ec:	f04f 0b01 	mov.w	fp, #1
 800e9f0:	464a      	mov	r2, r9
 800e9f2:	4616      	mov	r6, r2
 800e9f4:	3201      	adds	r2, #1
 800e9f6:	7830      	ldrb	r0, [r6, #0]
 800e9f8:	f7ff ffb0 	bl	800e95c <__hexdig_fun>
 800e9fc:	2800      	cmp	r0, #0
 800e9fe:	d1f8      	bne.n	800e9f2 <__gethex+0x6a>
 800ea00:	498d      	ldr	r1, [pc, #564]	@ (800ec38 <__gethex+0x2b0>)
 800ea02:	2201      	movs	r2, #1
 800ea04:	4630      	mov	r0, r6
 800ea06:	f7ff f804 	bl	800da12 <strncmp>
 800ea0a:	2800      	cmp	r0, #0
 800ea0c:	d13f      	bne.n	800ea8e <__gethex+0x106>
 800ea0e:	b944      	cbnz	r4, 800ea22 <__gethex+0x9a>
 800ea10:	1c74      	adds	r4, r6, #1
 800ea12:	4622      	mov	r2, r4
 800ea14:	4616      	mov	r6, r2
 800ea16:	3201      	adds	r2, #1
 800ea18:	7830      	ldrb	r0, [r6, #0]
 800ea1a:	f7ff ff9f 	bl	800e95c <__hexdig_fun>
 800ea1e:	2800      	cmp	r0, #0
 800ea20:	d1f8      	bne.n	800ea14 <__gethex+0x8c>
 800ea22:	1ba4      	subs	r4, r4, r6
 800ea24:	00a7      	lsls	r7, r4, #2
 800ea26:	7833      	ldrb	r3, [r6, #0]
 800ea28:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800ea2c:	2b50      	cmp	r3, #80	@ 0x50
 800ea2e:	d13e      	bne.n	800eaae <__gethex+0x126>
 800ea30:	7873      	ldrb	r3, [r6, #1]
 800ea32:	2b2b      	cmp	r3, #43	@ 0x2b
 800ea34:	d033      	beq.n	800ea9e <__gethex+0x116>
 800ea36:	2b2d      	cmp	r3, #45	@ 0x2d
 800ea38:	d034      	beq.n	800eaa4 <__gethex+0x11c>
 800ea3a:	1c71      	adds	r1, r6, #1
 800ea3c:	2400      	movs	r4, #0
 800ea3e:	7808      	ldrb	r0, [r1, #0]
 800ea40:	f7ff ff8c 	bl	800e95c <__hexdig_fun>
 800ea44:	1e43      	subs	r3, r0, #1
 800ea46:	b2db      	uxtb	r3, r3
 800ea48:	2b18      	cmp	r3, #24
 800ea4a:	d830      	bhi.n	800eaae <__gethex+0x126>
 800ea4c:	f1a0 0210 	sub.w	r2, r0, #16
 800ea50:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ea54:	f7ff ff82 	bl	800e95c <__hexdig_fun>
 800ea58:	f100 3cff 	add.w	ip, r0, #4294967295
 800ea5c:	fa5f fc8c 	uxtb.w	ip, ip
 800ea60:	f1bc 0f18 	cmp.w	ip, #24
 800ea64:	f04f 030a 	mov.w	r3, #10
 800ea68:	d91e      	bls.n	800eaa8 <__gethex+0x120>
 800ea6a:	b104      	cbz	r4, 800ea6e <__gethex+0xe6>
 800ea6c:	4252      	negs	r2, r2
 800ea6e:	4417      	add	r7, r2
 800ea70:	f8ca 1000 	str.w	r1, [sl]
 800ea74:	b1ed      	cbz	r5, 800eab2 <__gethex+0x12a>
 800ea76:	f1bb 0f00 	cmp.w	fp, #0
 800ea7a:	bf0c      	ite	eq
 800ea7c:	2506      	moveq	r5, #6
 800ea7e:	2500      	movne	r5, #0
 800ea80:	4628      	mov	r0, r5
 800ea82:	b005      	add	sp, #20
 800ea84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea88:	2500      	movs	r5, #0
 800ea8a:	462c      	mov	r4, r5
 800ea8c:	e7b0      	b.n	800e9f0 <__gethex+0x68>
 800ea8e:	2c00      	cmp	r4, #0
 800ea90:	d1c7      	bne.n	800ea22 <__gethex+0x9a>
 800ea92:	4627      	mov	r7, r4
 800ea94:	e7c7      	b.n	800ea26 <__gethex+0x9e>
 800ea96:	464e      	mov	r6, r9
 800ea98:	462f      	mov	r7, r5
 800ea9a:	2501      	movs	r5, #1
 800ea9c:	e7c3      	b.n	800ea26 <__gethex+0x9e>
 800ea9e:	2400      	movs	r4, #0
 800eaa0:	1cb1      	adds	r1, r6, #2
 800eaa2:	e7cc      	b.n	800ea3e <__gethex+0xb6>
 800eaa4:	2401      	movs	r4, #1
 800eaa6:	e7fb      	b.n	800eaa0 <__gethex+0x118>
 800eaa8:	fb03 0002 	mla	r0, r3, r2, r0
 800eaac:	e7ce      	b.n	800ea4c <__gethex+0xc4>
 800eaae:	4631      	mov	r1, r6
 800eab0:	e7de      	b.n	800ea70 <__gethex+0xe8>
 800eab2:	eba6 0309 	sub.w	r3, r6, r9
 800eab6:	3b01      	subs	r3, #1
 800eab8:	4629      	mov	r1, r5
 800eaba:	2b07      	cmp	r3, #7
 800eabc:	dc0a      	bgt.n	800ead4 <__gethex+0x14c>
 800eabe:	9801      	ldr	r0, [sp, #4]
 800eac0:	f000 fafc 	bl	800f0bc <_Balloc>
 800eac4:	4604      	mov	r4, r0
 800eac6:	b940      	cbnz	r0, 800eada <__gethex+0x152>
 800eac8:	4b5c      	ldr	r3, [pc, #368]	@ (800ec3c <__gethex+0x2b4>)
 800eaca:	4602      	mov	r2, r0
 800eacc:	21e4      	movs	r1, #228	@ 0xe4
 800eace:	485c      	ldr	r0, [pc, #368]	@ (800ec40 <__gethex+0x2b8>)
 800ead0:	f7ff f8a4 	bl	800dc1c <__assert_func>
 800ead4:	3101      	adds	r1, #1
 800ead6:	105b      	asrs	r3, r3, #1
 800ead8:	e7ef      	b.n	800eaba <__gethex+0x132>
 800eada:	f100 0a14 	add.w	sl, r0, #20
 800eade:	2300      	movs	r3, #0
 800eae0:	4655      	mov	r5, sl
 800eae2:	469b      	mov	fp, r3
 800eae4:	45b1      	cmp	r9, r6
 800eae6:	d337      	bcc.n	800eb58 <__gethex+0x1d0>
 800eae8:	f845 bb04 	str.w	fp, [r5], #4
 800eaec:	eba5 050a 	sub.w	r5, r5, sl
 800eaf0:	10ad      	asrs	r5, r5, #2
 800eaf2:	6125      	str	r5, [r4, #16]
 800eaf4:	4658      	mov	r0, fp
 800eaf6:	f000 fbd3 	bl	800f2a0 <__hi0bits>
 800eafa:	016d      	lsls	r5, r5, #5
 800eafc:	f8d8 6000 	ldr.w	r6, [r8]
 800eb00:	1a2d      	subs	r5, r5, r0
 800eb02:	42b5      	cmp	r5, r6
 800eb04:	dd54      	ble.n	800ebb0 <__gethex+0x228>
 800eb06:	1bad      	subs	r5, r5, r6
 800eb08:	4629      	mov	r1, r5
 800eb0a:	4620      	mov	r0, r4
 800eb0c:	f000 ff5c 	bl	800f9c8 <__any_on>
 800eb10:	4681      	mov	r9, r0
 800eb12:	b178      	cbz	r0, 800eb34 <__gethex+0x1ac>
 800eb14:	1e6b      	subs	r3, r5, #1
 800eb16:	1159      	asrs	r1, r3, #5
 800eb18:	f003 021f 	and.w	r2, r3, #31
 800eb1c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800eb20:	f04f 0901 	mov.w	r9, #1
 800eb24:	fa09 f202 	lsl.w	r2, r9, r2
 800eb28:	420a      	tst	r2, r1
 800eb2a:	d003      	beq.n	800eb34 <__gethex+0x1ac>
 800eb2c:	454b      	cmp	r3, r9
 800eb2e:	dc36      	bgt.n	800eb9e <__gethex+0x216>
 800eb30:	f04f 0902 	mov.w	r9, #2
 800eb34:	4629      	mov	r1, r5
 800eb36:	4620      	mov	r0, r4
 800eb38:	f7ff febe 	bl	800e8b8 <rshift>
 800eb3c:	442f      	add	r7, r5
 800eb3e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800eb42:	42bb      	cmp	r3, r7
 800eb44:	da42      	bge.n	800ebcc <__gethex+0x244>
 800eb46:	9801      	ldr	r0, [sp, #4]
 800eb48:	4621      	mov	r1, r4
 800eb4a:	f000 faf7 	bl	800f13c <_Bfree>
 800eb4e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800eb50:	2300      	movs	r3, #0
 800eb52:	6013      	str	r3, [r2, #0]
 800eb54:	25a3      	movs	r5, #163	@ 0xa3
 800eb56:	e793      	b.n	800ea80 <__gethex+0xf8>
 800eb58:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800eb5c:	2a2e      	cmp	r2, #46	@ 0x2e
 800eb5e:	d012      	beq.n	800eb86 <__gethex+0x1fe>
 800eb60:	2b20      	cmp	r3, #32
 800eb62:	d104      	bne.n	800eb6e <__gethex+0x1e6>
 800eb64:	f845 bb04 	str.w	fp, [r5], #4
 800eb68:	f04f 0b00 	mov.w	fp, #0
 800eb6c:	465b      	mov	r3, fp
 800eb6e:	7830      	ldrb	r0, [r6, #0]
 800eb70:	9303      	str	r3, [sp, #12]
 800eb72:	f7ff fef3 	bl	800e95c <__hexdig_fun>
 800eb76:	9b03      	ldr	r3, [sp, #12]
 800eb78:	f000 000f 	and.w	r0, r0, #15
 800eb7c:	4098      	lsls	r0, r3
 800eb7e:	ea4b 0b00 	orr.w	fp, fp, r0
 800eb82:	3304      	adds	r3, #4
 800eb84:	e7ae      	b.n	800eae4 <__gethex+0x15c>
 800eb86:	45b1      	cmp	r9, r6
 800eb88:	d8ea      	bhi.n	800eb60 <__gethex+0x1d8>
 800eb8a:	492b      	ldr	r1, [pc, #172]	@ (800ec38 <__gethex+0x2b0>)
 800eb8c:	9303      	str	r3, [sp, #12]
 800eb8e:	2201      	movs	r2, #1
 800eb90:	4630      	mov	r0, r6
 800eb92:	f7fe ff3e 	bl	800da12 <strncmp>
 800eb96:	9b03      	ldr	r3, [sp, #12]
 800eb98:	2800      	cmp	r0, #0
 800eb9a:	d1e1      	bne.n	800eb60 <__gethex+0x1d8>
 800eb9c:	e7a2      	b.n	800eae4 <__gethex+0x15c>
 800eb9e:	1ea9      	subs	r1, r5, #2
 800eba0:	4620      	mov	r0, r4
 800eba2:	f000 ff11 	bl	800f9c8 <__any_on>
 800eba6:	2800      	cmp	r0, #0
 800eba8:	d0c2      	beq.n	800eb30 <__gethex+0x1a8>
 800ebaa:	f04f 0903 	mov.w	r9, #3
 800ebae:	e7c1      	b.n	800eb34 <__gethex+0x1ac>
 800ebb0:	da09      	bge.n	800ebc6 <__gethex+0x23e>
 800ebb2:	1b75      	subs	r5, r6, r5
 800ebb4:	4621      	mov	r1, r4
 800ebb6:	9801      	ldr	r0, [sp, #4]
 800ebb8:	462a      	mov	r2, r5
 800ebba:	f000 fccf 	bl	800f55c <__lshift>
 800ebbe:	1b7f      	subs	r7, r7, r5
 800ebc0:	4604      	mov	r4, r0
 800ebc2:	f100 0a14 	add.w	sl, r0, #20
 800ebc6:	f04f 0900 	mov.w	r9, #0
 800ebca:	e7b8      	b.n	800eb3e <__gethex+0x1b6>
 800ebcc:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800ebd0:	42bd      	cmp	r5, r7
 800ebd2:	dd6f      	ble.n	800ecb4 <__gethex+0x32c>
 800ebd4:	1bed      	subs	r5, r5, r7
 800ebd6:	42ae      	cmp	r6, r5
 800ebd8:	dc34      	bgt.n	800ec44 <__gethex+0x2bc>
 800ebda:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ebde:	2b02      	cmp	r3, #2
 800ebe0:	d022      	beq.n	800ec28 <__gethex+0x2a0>
 800ebe2:	2b03      	cmp	r3, #3
 800ebe4:	d024      	beq.n	800ec30 <__gethex+0x2a8>
 800ebe6:	2b01      	cmp	r3, #1
 800ebe8:	d115      	bne.n	800ec16 <__gethex+0x28e>
 800ebea:	42ae      	cmp	r6, r5
 800ebec:	d113      	bne.n	800ec16 <__gethex+0x28e>
 800ebee:	2e01      	cmp	r6, #1
 800ebf0:	d10b      	bne.n	800ec0a <__gethex+0x282>
 800ebf2:	9a02      	ldr	r2, [sp, #8]
 800ebf4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ebf8:	6013      	str	r3, [r2, #0]
 800ebfa:	2301      	movs	r3, #1
 800ebfc:	6123      	str	r3, [r4, #16]
 800ebfe:	f8ca 3000 	str.w	r3, [sl]
 800ec02:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ec04:	2562      	movs	r5, #98	@ 0x62
 800ec06:	601c      	str	r4, [r3, #0]
 800ec08:	e73a      	b.n	800ea80 <__gethex+0xf8>
 800ec0a:	1e71      	subs	r1, r6, #1
 800ec0c:	4620      	mov	r0, r4
 800ec0e:	f000 fedb 	bl	800f9c8 <__any_on>
 800ec12:	2800      	cmp	r0, #0
 800ec14:	d1ed      	bne.n	800ebf2 <__gethex+0x26a>
 800ec16:	9801      	ldr	r0, [sp, #4]
 800ec18:	4621      	mov	r1, r4
 800ec1a:	f000 fa8f 	bl	800f13c <_Bfree>
 800ec1e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ec20:	2300      	movs	r3, #0
 800ec22:	6013      	str	r3, [r2, #0]
 800ec24:	2550      	movs	r5, #80	@ 0x50
 800ec26:	e72b      	b.n	800ea80 <__gethex+0xf8>
 800ec28:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ec2a:	2b00      	cmp	r3, #0
 800ec2c:	d1f3      	bne.n	800ec16 <__gethex+0x28e>
 800ec2e:	e7e0      	b.n	800ebf2 <__gethex+0x26a>
 800ec30:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ec32:	2b00      	cmp	r3, #0
 800ec34:	d1dd      	bne.n	800ebf2 <__gethex+0x26a>
 800ec36:	e7ee      	b.n	800ec16 <__gethex+0x28e>
 800ec38:	08011a1a 	.word	0x08011a1a
 800ec3c:	08011c53 	.word	0x08011c53
 800ec40:	08011c64 	.word	0x08011c64
 800ec44:	1e6f      	subs	r7, r5, #1
 800ec46:	f1b9 0f00 	cmp.w	r9, #0
 800ec4a:	d130      	bne.n	800ecae <__gethex+0x326>
 800ec4c:	b127      	cbz	r7, 800ec58 <__gethex+0x2d0>
 800ec4e:	4639      	mov	r1, r7
 800ec50:	4620      	mov	r0, r4
 800ec52:	f000 feb9 	bl	800f9c8 <__any_on>
 800ec56:	4681      	mov	r9, r0
 800ec58:	117a      	asrs	r2, r7, #5
 800ec5a:	2301      	movs	r3, #1
 800ec5c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800ec60:	f007 071f 	and.w	r7, r7, #31
 800ec64:	40bb      	lsls	r3, r7
 800ec66:	4213      	tst	r3, r2
 800ec68:	4629      	mov	r1, r5
 800ec6a:	4620      	mov	r0, r4
 800ec6c:	bf18      	it	ne
 800ec6e:	f049 0902 	orrne.w	r9, r9, #2
 800ec72:	f7ff fe21 	bl	800e8b8 <rshift>
 800ec76:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800ec7a:	1b76      	subs	r6, r6, r5
 800ec7c:	2502      	movs	r5, #2
 800ec7e:	f1b9 0f00 	cmp.w	r9, #0
 800ec82:	d047      	beq.n	800ed14 <__gethex+0x38c>
 800ec84:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ec88:	2b02      	cmp	r3, #2
 800ec8a:	d015      	beq.n	800ecb8 <__gethex+0x330>
 800ec8c:	2b03      	cmp	r3, #3
 800ec8e:	d017      	beq.n	800ecc0 <__gethex+0x338>
 800ec90:	2b01      	cmp	r3, #1
 800ec92:	d109      	bne.n	800eca8 <__gethex+0x320>
 800ec94:	f019 0f02 	tst.w	r9, #2
 800ec98:	d006      	beq.n	800eca8 <__gethex+0x320>
 800ec9a:	f8da 3000 	ldr.w	r3, [sl]
 800ec9e:	ea49 0903 	orr.w	r9, r9, r3
 800eca2:	f019 0f01 	tst.w	r9, #1
 800eca6:	d10e      	bne.n	800ecc6 <__gethex+0x33e>
 800eca8:	f045 0510 	orr.w	r5, r5, #16
 800ecac:	e032      	b.n	800ed14 <__gethex+0x38c>
 800ecae:	f04f 0901 	mov.w	r9, #1
 800ecb2:	e7d1      	b.n	800ec58 <__gethex+0x2d0>
 800ecb4:	2501      	movs	r5, #1
 800ecb6:	e7e2      	b.n	800ec7e <__gethex+0x2f6>
 800ecb8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ecba:	f1c3 0301 	rsb	r3, r3, #1
 800ecbe:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ecc0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ecc2:	2b00      	cmp	r3, #0
 800ecc4:	d0f0      	beq.n	800eca8 <__gethex+0x320>
 800ecc6:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ecca:	f104 0314 	add.w	r3, r4, #20
 800ecce:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800ecd2:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800ecd6:	f04f 0c00 	mov.w	ip, #0
 800ecda:	4618      	mov	r0, r3
 800ecdc:	f853 2b04 	ldr.w	r2, [r3], #4
 800ece0:	f1b2 3fff 	cmp.w	r2, #4294967295
 800ece4:	d01b      	beq.n	800ed1e <__gethex+0x396>
 800ece6:	3201      	adds	r2, #1
 800ece8:	6002      	str	r2, [r0, #0]
 800ecea:	2d02      	cmp	r5, #2
 800ecec:	f104 0314 	add.w	r3, r4, #20
 800ecf0:	d13c      	bne.n	800ed6c <__gethex+0x3e4>
 800ecf2:	f8d8 2000 	ldr.w	r2, [r8]
 800ecf6:	3a01      	subs	r2, #1
 800ecf8:	42b2      	cmp	r2, r6
 800ecfa:	d109      	bne.n	800ed10 <__gethex+0x388>
 800ecfc:	1171      	asrs	r1, r6, #5
 800ecfe:	2201      	movs	r2, #1
 800ed00:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ed04:	f006 061f 	and.w	r6, r6, #31
 800ed08:	fa02 f606 	lsl.w	r6, r2, r6
 800ed0c:	421e      	tst	r6, r3
 800ed0e:	d13a      	bne.n	800ed86 <__gethex+0x3fe>
 800ed10:	f045 0520 	orr.w	r5, r5, #32
 800ed14:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ed16:	601c      	str	r4, [r3, #0]
 800ed18:	9b02      	ldr	r3, [sp, #8]
 800ed1a:	601f      	str	r7, [r3, #0]
 800ed1c:	e6b0      	b.n	800ea80 <__gethex+0xf8>
 800ed1e:	4299      	cmp	r1, r3
 800ed20:	f843 cc04 	str.w	ip, [r3, #-4]
 800ed24:	d8d9      	bhi.n	800ecda <__gethex+0x352>
 800ed26:	68a3      	ldr	r3, [r4, #8]
 800ed28:	459b      	cmp	fp, r3
 800ed2a:	db17      	blt.n	800ed5c <__gethex+0x3d4>
 800ed2c:	6861      	ldr	r1, [r4, #4]
 800ed2e:	9801      	ldr	r0, [sp, #4]
 800ed30:	3101      	adds	r1, #1
 800ed32:	f000 f9c3 	bl	800f0bc <_Balloc>
 800ed36:	4681      	mov	r9, r0
 800ed38:	b918      	cbnz	r0, 800ed42 <__gethex+0x3ba>
 800ed3a:	4b1a      	ldr	r3, [pc, #104]	@ (800eda4 <__gethex+0x41c>)
 800ed3c:	4602      	mov	r2, r0
 800ed3e:	2184      	movs	r1, #132	@ 0x84
 800ed40:	e6c5      	b.n	800eace <__gethex+0x146>
 800ed42:	6922      	ldr	r2, [r4, #16]
 800ed44:	3202      	adds	r2, #2
 800ed46:	f104 010c 	add.w	r1, r4, #12
 800ed4a:	0092      	lsls	r2, r2, #2
 800ed4c:	300c      	adds	r0, #12
 800ed4e:	f7fe ff46 	bl	800dbde <memcpy>
 800ed52:	4621      	mov	r1, r4
 800ed54:	9801      	ldr	r0, [sp, #4]
 800ed56:	f000 f9f1 	bl	800f13c <_Bfree>
 800ed5a:	464c      	mov	r4, r9
 800ed5c:	6923      	ldr	r3, [r4, #16]
 800ed5e:	1c5a      	adds	r2, r3, #1
 800ed60:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ed64:	6122      	str	r2, [r4, #16]
 800ed66:	2201      	movs	r2, #1
 800ed68:	615a      	str	r2, [r3, #20]
 800ed6a:	e7be      	b.n	800ecea <__gethex+0x362>
 800ed6c:	6922      	ldr	r2, [r4, #16]
 800ed6e:	455a      	cmp	r2, fp
 800ed70:	dd0b      	ble.n	800ed8a <__gethex+0x402>
 800ed72:	2101      	movs	r1, #1
 800ed74:	4620      	mov	r0, r4
 800ed76:	f7ff fd9f 	bl	800e8b8 <rshift>
 800ed7a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ed7e:	3701      	adds	r7, #1
 800ed80:	42bb      	cmp	r3, r7
 800ed82:	f6ff aee0 	blt.w	800eb46 <__gethex+0x1be>
 800ed86:	2501      	movs	r5, #1
 800ed88:	e7c2      	b.n	800ed10 <__gethex+0x388>
 800ed8a:	f016 061f 	ands.w	r6, r6, #31
 800ed8e:	d0fa      	beq.n	800ed86 <__gethex+0x3fe>
 800ed90:	4453      	add	r3, sl
 800ed92:	f1c6 0620 	rsb	r6, r6, #32
 800ed96:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800ed9a:	f000 fa81 	bl	800f2a0 <__hi0bits>
 800ed9e:	42b0      	cmp	r0, r6
 800eda0:	dbe7      	blt.n	800ed72 <__gethex+0x3ea>
 800eda2:	e7f0      	b.n	800ed86 <__gethex+0x3fe>
 800eda4:	08011c53 	.word	0x08011c53

0800eda8 <L_shift>:
 800eda8:	f1c2 0208 	rsb	r2, r2, #8
 800edac:	0092      	lsls	r2, r2, #2
 800edae:	b570      	push	{r4, r5, r6, lr}
 800edb0:	f1c2 0620 	rsb	r6, r2, #32
 800edb4:	6843      	ldr	r3, [r0, #4]
 800edb6:	6804      	ldr	r4, [r0, #0]
 800edb8:	fa03 f506 	lsl.w	r5, r3, r6
 800edbc:	432c      	orrs	r4, r5
 800edbe:	40d3      	lsrs	r3, r2
 800edc0:	6004      	str	r4, [r0, #0]
 800edc2:	f840 3f04 	str.w	r3, [r0, #4]!
 800edc6:	4288      	cmp	r0, r1
 800edc8:	d3f4      	bcc.n	800edb4 <L_shift+0xc>
 800edca:	bd70      	pop	{r4, r5, r6, pc}

0800edcc <__match>:
 800edcc:	b530      	push	{r4, r5, lr}
 800edce:	6803      	ldr	r3, [r0, #0]
 800edd0:	3301      	adds	r3, #1
 800edd2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800edd6:	b914      	cbnz	r4, 800edde <__match+0x12>
 800edd8:	6003      	str	r3, [r0, #0]
 800edda:	2001      	movs	r0, #1
 800eddc:	bd30      	pop	{r4, r5, pc}
 800edde:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ede2:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800ede6:	2d19      	cmp	r5, #25
 800ede8:	bf98      	it	ls
 800edea:	3220      	addls	r2, #32
 800edec:	42a2      	cmp	r2, r4
 800edee:	d0f0      	beq.n	800edd2 <__match+0x6>
 800edf0:	2000      	movs	r0, #0
 800edf2:	e7f3      	b.n	800eddc <__match+0x10>

0800edf4 <__hexnan>:
 800edf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800edf8:	680b      	ldr	r3, [r1, #0]
 800edfa:	6801      	ldr	r1, [r0, #0]
 800edfc:	115e      	asrs	r6, r3, #5
 800edfe:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ee02:	f013 031f 	ands.w	r3, r3, #31
 800ee06:	b087      	sub	sp, #28
 800ee08:	bf18      	it	ne
 800ee0a:	3604      	addne	r6, #4
 800ee0c:	2500      	movs	r5, #0
 800ee0e:	1f37      	subs	r7, r6, #4
 800ee10:	4682      	mov	sl, r0
 800ee12:	4690      	mov	r8, r2
 800ee14:	9301      	str	r3, [sp, #4]
 800ee16:	f846 5c04 	str.w	r5, [r6, #-4]
 800ee1a:	46b9      	mov	r9, r7
 800ee1c:	463c      	mov	r4, r7
 800ee1e:	9502      	str	r5, [sp, #8]
 800ee20:	46ab      	mov	fp, r5
 800ee22:	784a      	ldrb	r2, [r1, #1]
 800ee24:	1c4b      	adds	r3, r1, #1
 800ee26:	9303      	str	r3, [sp, #12]
 800ee28:	b342      	cbz	r2, 800ee7c <__hexnan+0x88>
 800ee2a:	4610      	mov	r0, r2
 800ee2c:	9105      	str	r1, [sp, #20]
 800ee2e:	9204      	str	r2, [sp, #16]
 800ee30:	f7ff fd94 	bl	800e95c <__hexdig_fun>
 800ee34:	2800      	cmp	r0, #0
 800ee36:	d151      	bne.n	800eedc <__hexnan+0xe8>
 800ee38:	9a04      	ldr	r2, [sp, #16]
 800ee3a:	9905      	ldr	r1, [sp, #20]
 800ee3c:	2a20      	cmp	r2, #32
 800ee3e:	d818      	bhi.n	800ee72 <__hexnan+0x7e>
 800ee40:	9b02      	ldr	r3, [sp, #8]
 800ee42:	459b      	cmp	fp, r3
 800ee44:	dd13      	ble.n	800ee6e <__hexnan+0x7a>
 800ee46:	454c      	cmp	r4, r9
 800ee48:	d206      	bcs.n	800ee58 <__hexnan+0x64>
 800ee4a:	2d07      	cmp	r5, #7
 800ee4c:	dc04      	bgt.n	800ee58 <__hexnan+0x64>
 800ee4e:	462a      	mov	r2, r5
 800ee50:	4649      	mov	r1, r9
 800ee52:	4620      	mov	r0, r4
 800ee54:	f7ff ffa8 	bl	800eda8 <L_shift>
 800ee58:	4544      	cmp	r4, r8
 800ee5a:	d952      	bls.n	800ef02 <__hexnan+0x10e>
 800ee5c:	2300      	movs	r3, #0
 800ee5e:	f1a4 0904 	sub.w	r9, r4, #4
 800ee62:	f844 3c04 	str.w	r3, [r4, #-4]
 800ee66:	f8cd b008 	str.w	fp, [sp, #8]
 800ee6a:	464c      	mov	r4, r9
 800ee6c:	461d      	mov	r5, r3
 800ee6e:	9903      	ldr	r1, [sp, #12]
 800ee70:	e7d7      	b.n	800ee22 <__hexnan+0x2e>
 800ee72:	2a29      	cmp	r2, #41	@ 0x29
 800ee74:	d157      	bne.n	800ef26 <__hexnan+0x132>
 800ee76:	3102      	adds	r1, #2
 800ee78:	f8ca 1000 	str.w	r1, [sl]
 800ee7c:	f1bb 0f00 	cmp.w	fp, #0
 800ee80:	d051      	beq.n	800ef26 <__hexnan+0x132>
 800ee82:	454c      	cmp	r4, r9
 800ee84:	d206      	bcs.n	800ee94 <__hexnan+0xa0>
 800ee86:	2d07      	cmp	r5, #7
 800ee88:	dc04      	bgt.n	800ee94 <__hexnan+0xa0>
 800ee8a:	462a      	mov	r2, r5
 800ee8c:	4649      	mov	r1, r9
 800ee8e:	4620      	mov	r0, r4
 800ee90:	f7ff ff8a 	bl	800eda8 <L_shift>
 800ee94:	4544      	cmp	r4, r8
 800ee96:	d936      	bls.n	800ef06 <__hexnan+0x112>
 800ee98:	f1a8 0204 	sub.w	r2, r8, #4
 800ee9c:	4623      	mov	r3, r4
 800ee9e:	f853 1b04 	ldr.w	r1, [r3], #4
 800eea2:	f842 1f04 	str.w	r1, [r2, #4]!
 800eea6:	429f      	cmp	r7, r3
 800eea8:	d2f9      	bcs.n	800ee9e <__hexnan+0xaa>
 800eeaa:	1b3b      	subs	r3, r7, r4
 800eeac:	f023 0303 	bic.w	r3, r3, #3
 800eeb0:	3304      	adds	r3, #4
 800eeb2:	3401      	adds	r4, #1
 800eeb4:	3e03      	subs	r6, #3
 800eeb6:	42b4      	cmp	r4, r6
 800eeb8:	bf88      	it	hi
 800eeba:	2304      	movhi	r3, #4
 800eebc:	4443      	add	r3, r8
 800eebe:	2200      	movs	r2, #0
 800eec0:	f843 2b04 	str.w	r2, [r3], #4
 800eec4:	429f      	cmp	r7, r3
 800eec6:	d2fb      	bcs.n	800eec0 <__hexnan+0xcc>
 800eec8:	683b      	ldr	r3, [r7, #0]
 800eeca:	b91b      	cbnz	r3, 800eed4 <__hexnan+0xe0>
 800eecc:	4547      	cmp	r7, r8
 800eece:	d128      	bne.n	800ef22 <__hexnan+0x12e>
 800eed0:	2301      	movs	r3, #1
 800eed2:	603b      	str	r3, [r7, #0]
 800eed4:	2005      	movs	r0, #5
 800eed6:	b007      	add	sp, #28
 800eed8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eedc:	3501      	adds	r5, #1
 800eede:	2d08      	cmp	r5, #8
 800eee0:	f10b 0b01 	add.w	fp, fp, #1
 800eee4:	dd06      	ble.n	800eef4 <__hexnan+0x100>
 800eee6:	4544      	cmp	r4, r8
 800eee8:	d9c1      	bls.n	800ee6e <__hexnan+0x7a>
 800eeea:	2300      	movs	r3, #0
 800eeec:	f844 3c04 	str.w	r3, [r4, #-4]
 800eef0:	2501      	movs	r5, #1
 800eef2:	3c04      	subs	r4, #4
 800eef4:	6822      	ldr	r2, [r4, #0]
 800eef6:	f000 000f 	and.w	r0, r0, #15
 800eefa:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800eefe:	6020      	str	r0, [r4, #0]
 800ef00:	e7b5      	b.n	800ee6e <__hexnan+0x7a>
 800ef02:	2508      	movs	r5, #8
 800ef04:	e7b3      	b.n	800ee6e <__hexnan+0x7a>
 800ef06:	9b01      	ldr	r3, [sp, #4]
 800ef08:	2b00      	cmp	r3, #0
 800ef0a:	d0dd      	beq.n	800eec8 <__hexnan+0xd4>
 800ef0c:	f1c3 0320 	rsb	r3, r3, #32
 800ef10:	f04f 32ff 	mov.w	r2, #4294967295
 800ef14:	40da      	lsrs	r2, r3
 800ef16:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800ef1a:	4013      	ands	r3, r2
 800ef1c:	f846 3c04 	str.w	r3, [r6, #-4]
 800ef20:	e7d2      	b.n	800eec8 <__hexnan+0xd4>
 800ef22:	3f04      	subs	r7, #4
 800ef24:	e7d0      	b.n	800eec8 <__hexnan+0xd4>
 800ef26:	2004      	movs	r0, #4
 800ef28:	e7d5      	b.n	800eed6 <__hexnan+0xe2>
	...

0800ef2c <malloc>:
 800ef2c:	4b02      	ldr	r3, [pc, #8]	@ (800ef38 <malloc+0xc>)
 800ef2e:	4601      	mov	r1, r0
 800ef30:	6818      	ldr	r0, [r3, #0]
 800ef32:	f000 b825 	b.w	800ef80 <_malloc_r>
 800ef36:	bf00      	nop
 800ef38:	24000350 	.word	0x24000350

0800ef3c <sbrk_aligned>:
 800ef3c:	b570      	push	{r4, r5, r6, lr}
 800ef3e:	4e0f      	ldr	r6, [pc, #60]	@ (800ef7c <sbrk_aligned+0x40>)
 800ef40:	460c      	mov	r4, r1
 800ef42:	6831      	ldr	r1, [r6, #0]
 800ef44:	4605      	mov	r5, r0
 800ef46:	b911      	cbnz	r1, 800ef4e <sbrk_aligned+0x12>
 800ef48:	f000 ff9c 	bl	800fe84 <_sbrk_r>
 800ef4c:	6030      	str	r0, [r6, #0]
 800ef4e:	4621      	mov	r1, r4
 800ef50:	4628      	mov	r0, r5
 800ef52:	f000 ff97 	bl	800fe84 <_sbrk_r>
 800ef56:	1c43      	adds	r3, r0, #1
 800ef58:	d103      	bne.n	800ef62 <sbrk_aligned+0x26>
 800ef5a:	f04f 34ff 	mov.w	r4, #4294967295
 800ef5e:	4620      	mov	r0, r4
 800ef60:	bd70      	pop	{r4, r5, r6, pc}
 800ef62:	1cc4      	adds	r4, r0, #3
 800ef64:	f024 0403 	bic.w	r4, r4, #3
 800ef68:	42a0      	cmp	r0, r4
 800ef6a:	d0f8      	beq.n	800ef5e <sbrk_aligned+0x22>
 800ef6c:	1a21      	subs	r1, r4, r0
 800ef6e:	4628      	mov	r0, r5
 800ef70:	f000 ff88 	bl	800fe84 <_sbrk_r>
 800ef74:	3001      	adds	r0, #1
 800ef76:	d1f2      	bne.n	800ef5e <sbrk_aligned+0x22>
 800ef78:	e7ef      	b.n	800ef5a <sbrk_aligned+0x1e>
 800ef7a:	bf00      	nop
 800ef7c:	24006698 	.word	0x24006698

0800ef80 <_malloc_r>:
 800ef80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ef84:	1ccd      	adds	r5, r1, #3
 800ef86:	f025 0503 	bic.w	r5, r5, #3
 800ef8a:	3508      	adds	r5, #8
 800ef8c:	2d0c      	cmp	r5, #12
 800ef8e:	bf38      	it	cc
 800ef90:	250c      	movcc	r5, #12
 800ef92:	2d00      	cmp	r5, #0
 800ef94:	4606      	mov	r6, r0
 800ef96:	db01      	blt.n	800ef9c <_malloc_r+0x1c>
 800ef98:	42a9      	cmp	r1, r5
 800ef9a:	d904      	bls.n	800efa6 <_malloc_r+0x26>
 800ef9c:	230c      	movs	r3, #12
 800ef9e:	6033      	str	r3, [r6, #0]
 800efa0:	2000      	movs	r0, #0
 800efa2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800efa6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800f07c <_malloc_r+0xfc>
 800efaa:	f000 f87b 	bl	800f0a4 <__malloc_lock>
 800efae:	f8d8 3000 	ldr.w	r3, [r8]
 800efb2:	461c      	mov	r4, r3
 800efb4:	bb44      	cbnz	r4, 800f008 <_malloc_r+0x88>
 800efb6:	4629      	mov	r1, r5
 800efb8:	4630      	mov	r0, r6
 800efba:	f7ff ffbf 	bl	800ef3c <sbrk_aligned>
 800efbe:	1c43      	adds	r3, r0, #1
 800efc0:	4604      	mov	r4, r0
 800efc2:	d158      	bne.n	800f076 <_malloc_r+0xf6>
 800efc4:	f8d8 4000 	ldr.w	r4, [r8]
 800efc8:	4627      	mov	r7, r4
 800efca:	2f00      	cmp	r7, #0
 800efcc:	d143      	bne.n	800f056 <_malloc_r+0xd6>
 800efce:	2c00      	cmp	r4, #0
 800efd0:	d04b      	beq.n	800f06a <_malloc_r+0xea>
 800efd2:	6823      	ldr	r3, [r4, #0]
 800efd4:	4639      	mov	r1, r7
 800efd6:	4630      	mov	r0, r6
 800efd8:	eb04 0903 	add.w	r9, r4, r3
 800efdc:	f000 ff52 	bl	800fe84 <_sbrk_r>
 800efe0:	4581      	cmp	r9, r0
 800efe2:	d142      	bne.n	800f06a <_malloc_r+0xea>
 800efe4:	6821      	ldr	r1, [r4, #0]
 800efe6:	1a6d      	subs	r5, r5, r1
 800efe8:	4629      	mov	r1, r5
 800efea:	4630      	mov	r0, r6
 800efec:	f7ff ffa6 	bl	800ef3c <sbrk_aligned>
 800eff0:	3001      	adds	r0, #1
 800eff2:	d03a      	beq.n	800f06a <_malloc_r+0xea>
 800eff4:	6823      	ldr	r3, [r4, #0]
 800eff6:	442b      	add	r3, r5
 800eff8:	6023      	str	r3, [r4, #0]
 800effa:	f8d8 3000 	ldr.w	r3, [r8]
 800effe:	685a      	ldr	r2, [r3, #4]
 800f000:	bb62      	cbnz	r2, 800f05c <_malloc_r+0xdc>
 800f002:	f8c8 7000 	str.w	r7, [r8]
 800f006:	e00f      	b.n	800f028 <_malloc_r+0xa8>
 800f008:	6822      	ldr	r2, [r4, #0]
 800f00a:	1b52      	subs	r2, r2, r5
 800f00c:	d420      	bmi.n	800f050 <_malloc_r+0xd0>
 800f00e:	2a0b      	cmp	r2, #11
 800f010:	d917      	bls.n	800f042 <_malloc_r+0xc2>
 800f012:	1961      	adds	r1, r4, r5
 800f014:	42a3      	cmp	r3, r4
 800f016:	6025      	str	r5, [r4, #0]
 800f018:	bf18      	it	ne
 800f01a:	6059      	strne	r1, [r3, #4]
 800f01c:	6863      	ldr	r3, [r4, #4]
 800f01e:	bf08      	it	eq
 800f020:	f8c8 1000 	streq.w	r1, [r8]
 800f024:	5162      	str	r2, [r4, r5]
 800f026:	604b      	str	r3, [r1, #4]
 800f028:	4630      	mov	r0, r6
 800f02a:	f000 f841 	bl	800f0b0 <__malloc_unlock>
 800f02e:	f104 000b 	add.w	r0, r4, #11
 800f032:	1d23      	adds	r3, r4, #4
 800f034:	f020 0007 	bic.w	r0, r0, #7
 800f038:	1ac2      	subs	r2, r0, r3
 800f03a:	bf1c      	itt	ne
 800f03c:	1a1b      	subne	r3, r3, r0
 800f03e:	50a3      	strne	r3, [r4, r2]
 800f040:	e7af      	b.n	800efa2 <_malloc_r+0x22>
 800f042:	6862      	ldr	r2, [r4, #4]
 800f044:	42a3      	cmp	r3, r4
 800f046:	bf0c      	ite	eq
 800f048:	f8c8 2000 	streq.w	r2, [r8]
 800f04c:	605a      	strne	r2, [r3, #4]
 800f04e:	e7eb      	b.n	800f028 <_malloc_r+0xa8>
 800f050:	4623      	mov	r3, r4
 800f052:	6864      	ldr	r4, [r4, #4]
 800f054:	e7ae      	b.n	800efb4 <_malloc_r+0x34>
 800f056:	463c      	mov	r4, r7
 800f058:	687f      	ldr	r7, [r7, #4]
 800f05a:	e7b6      	b.n	800efca <_malloc_r+0x4a>
 800f05c:	461a      	mov	r2, r3
 800f05e:	685b      	ldr	r3, [r3, #4]
 800f060:	42a3      	cmp	r3, r4
 800f062:	d1fb      	bne.n	800f05c <_malloc_r+0xdc>
 800f064:	2300      	movs	r3, #0
 800f066:	6053      	str	r3, [r2, #4]
 800f068:	e7de      	b.n	800f028 <_malloc_r+0xa8>
 800f06a:	230c      	movs	r3, #12
 800f06c:	6033      	str	r3, [r6, #0]
 800f06e:	4630      	mov	r0, r6
 800f070:	f000 f81e 	bl	800f0b0 <__malloc_unlock>
 800f074:	e794      	b.n	800efa0 <_malloc_r+0x20>
 800f076:	6005      	str	r5, [r0, #0]
 800f078:	e7d6      	b.n	800f028 <_malloc_r+0xa8>
 800f07a:	bf00      	nop
 800f07c:	2400669c 	.word	0x2400669c

0800f080 <__ascii_mbtowc>:
 800f080:	b082      	sub	sp, #8
 800f082:	b901      	cbnz	r1, 800f086 <__ascii_mbtowc+0x6>
 800f084:	a901      	add	r1, sp, #4
 800f086:	b142      	cbz	r2, 800f09a <__ascii_mbtowc+0x1a>
 800f088:	b14b      	cbz	r3, 800f09e <__ascii_mbtowc+0x1e>
 800f08a:	7813      	ldrb	r3, [r2, #0]
 800f08c:	600b      	str	r3, [r1, #0]
 800f08e:	7812      	ldrb	r2, [r2, #0]
 800f090:	1e10      	subs	r0, r2, #0
 800f092:	bf18      	it	ne
 800f094:	2001      	movne	r0, #1
 800f096:	b002      	add	sp, #8
 800f098:	4770      	bx	lr
 800f09a:	4610      	mov	r0, r2
 800f09c:	e7fb      	b.n	800f096 <__ascii_mbtowc+0x16>
 800f09e:	f06f 0001 	mvn.w	r0, #1
 800f0a2:	e7f8      	b.n	800f096 <__ascii_mbtowc+0x16>

0800f0a4 <__malloc_lock>:
 800f0a4:	4801      	ldr	r0, [pc, #4]	@ (800f0ac <__malloc_lock+0x8>)
 800f0a6:	f7fe bd98 	b.w	800dbda <__retarget_lock_acquire_recursive>
 800f0aa:	bf00      	nop
 800f0ac:	24006694 	.word	0x24006694

0800f0b0 <__malloc_unlock>:
 800f0b0:	4801      	ldr	r0, [pc, #4]	@ (800f0b8 <__malloc_unlock+0x8>)
 800f0b2:	f7fe bd93 	b.w	800dbdc <__retarget_lock_release_recursive>
 800f0b6:	bf00      	nop
 800f0b8:	24006694 	.word	0x24006694

0800f0bc <_Balloc>:
 800f0bc:	b570      	push	{r4, r5, r6, lr}
 800f0be:	69c6      	ldr	r6, [r0, #28]
 800f0c0:	4604      	mov	r4, r0
 800f0c2:	460d      	mov	r5, r1
 800f0c4:	b976      	cbnz	r6, 800f0e4 <_Balloc+0x28>
 800f0c6:	2010      	movs	r0, #16
 800f0c8:	f7ff ff30 	bl	800ef2c <malloc>
 800f0cc:	4602      	mov	r2, r0
 800f0ce:	61e0      	str	r0, [r4, #28]
 800f0d0:	b920      	cbnz	r0, 800f0dc <_Balloc+0x20>
 800f0d2:	4b18      	ldr	r3, [pc, #96]	@ (800f134 <_Balloc+0x78>)
 800f0d4:	4818      	ldr	r0, [pc, #96]	@ (800f138 <_Balloc+0x7c>)
 800f0d6:	216b      	movs	r1, #107	@ 0x6b
 800f0d8:	f7fe fda0 	bl	800dc1c <__assert_func>
 800f0dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f0e0:	6006      	str	r6, [r0, #0]
 800f0e2:	60c6      	str	r6, [r0, #12]
 800f0e4:	69e6      	ldr	r6, [r4, #28]
 800f0e6:	68f3      	ldr	r3, [r6, #12]
 800f0e8:	b183      	cbz	r3, 800f10c <_Balloc+0x50>
 800f0ea:	69e3      	ldr	r3, [r4, #28]
 800f0ec:	68db      	ldr	r3, [r3, #12]
 800f0ee:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f0f2:	b9b8      	cbnz	r0, 800f124 <_Balloc+0x68>
 800f0f4:	2101      	movs	r1, #1
 800f0f6:	fa01 f605 	lsl.w	r6, r1, r5
 800f0fa:	1d72      	adds	r2, r6, #5
 800f0fc:	0092      	lsls	r2, r2, #2
 800f0fe:	4620      	mov	r0, r4
 800f100:	f000 fed7 	bl	800feb2 <_calloc_r>
 800f104:	b160      	cbz	r0, 800f120 <_Balloc+0x64>
 800f106:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f10a:	e00e      	b.n	800f12a <_Balloc+0x6e>
 800f10c:	2221      	movs	r2, #33	@ 0x21
 800f10e:	2104      	movs	r1, #4
 800f110:	4620      	mov	r0, r4
 800f112:	f000 fece 	bl	800feb2 <_calloc_r>
 800f116:	69e3      	ldr	r3, [r4, #28]
 800f118:	60f0      	str	r0, [r6, #12]
 800f11a:	68db      	ldr	r3, [r3, #12]
 800f11c:	2b00      	cmp	r3, #0
 800f11e:	d1e4      	bne.n	800f0ea <_Balloc+0x2e>
 800f120:	2000      	movs	r0, #0
 800f122:	bd70      	pop	{r4, r5, r6, pc}
 800f124:	6802      	ldr	r2, [r0, #0]
 800f126:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f12a:	2300      	movs	r3, #0
 800f12c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f130:	e7f7      	b.n	800f122 <_Balloc+0x66>
 800f132:	bf00      	nop
 800f134:	08011b39 	.word	0x08011b39
 800f138:	08011cc4 	.word	0x08011cc4

0800f13c <_Bfree>:
 800f13c:	b570      	push	{r4, r5, r6, lr}
 800f13e:	69c6      	ldr	r6, [r0, #28]
 800f140:	4605      	mov	r5, r0
 800f142:	460c      	mov	r4, r1
 800f144:	b976      	cbnz	r6, 800f164 <_Bfree+0x28>
 800f146:	2010      	movs	r0, #16
 800f148:	f7ff fef0 	bl	800ef2c <malloc>
 800f14c:	4602      	mov	r2, r0
 800f14e:	61e8      	str	r0, [r5, #28]
 800f150:	b920      	cbnz	r0, 800f15c <_Bfree+0x20>
 800f152:	4b09      	ldr	r3, [pc, #36]	@ (800f178 <_Bfree+0x3c>)
 800f154:	4809      	ldr	r0, [pc, #36]	@ (800f17c <_Bfree+0x40>)
 800f156:	218f      	movs	r1, #143	@ 0x8f
 800f158:	f7fe fd60 	bl	800dc1c <__assert_func>
 800f15c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f160:	6006      	str	r6, [r0, #0]
 800f162:	60c6      	str	r6, [r0, #12]
 800f164:	b13c      	cbz	r4, 800f176 <_Bfree+0x3a>
 800f166:	69eb      	ldr	r3, [r5, #28]
 800f168:	6862      	ldr	r2, [r4, #4]
 800f16a:	68db      	ldr	r3, [r3, #12]
 800f16c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f170:	6021      	str	r1, [r4, #0]
 800f172:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f176:	bd70      	pop	{r4, r5, r6, pc}
 800f178:	08011b39 	.word	0x08011b39
 800f17c:	08011cc4 	.word	0x08011cc4

0800f180 <__multadd>:
 800f180:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f184:	690d      	ldr	r5, [r1, #16]
 800f186:	4607      	mov	r7, r0
 800f188:	460c      	mov	r4, r1
 800f18a:	461e      	mov	r6, r3
 800f18c:	f101 0c14 	add.w	ip, r1, #20
 800f190:	2000      	movs	r0, #0
 800f192:	f8dc 3000 	ldr.w	r3, [ip]
 800f196:	b299      	uxth	r1, r3
 800f198:	fb02 6101 	mla	r1, r2, r1, r6
 800f19c:	0c1e      	lsrs	r6, r3, #16
 800f19e:	0c0b      	lsrs	r3, r1, #16
 800f1a0:	fb02 3306 	mla	r3, r2, r6, r3
 800f1a4:	b289      	uxth	r1, r1
 800f1a6:	3001      	adds	r0, #1
 800f1a8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800f1ac:	4285      	cmp	r5, r0
 800f1ae:	f84c 1b04 	str.w	r1, [ip], #4
 800f1b2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f1b6:	dcec      	bgt.n	800f192 <__multadd+0x12>
 800f1b8:	b30e      	cbz	r6, 800f1fe <__multadd+0x7e>
 800f1ba:	68a3      	ldr	r3, [r4, #8]
 800f1bc:	42ab      	cmp	r3, r5
 800f1be:	dc19      	bgt.n	800f1f4 <__multadd+0x74>
 800f1c0:	6861      	ldr	r1, [r4, #4]
 800f1c2:	4638      	mov	r0, r7
 800f1c4:	3101      	adds	r1, #1
 800f1c6:	f7ff ff79 	bl	800f0bc <_Balloc>
 800f1ca:	4680      	mov	r8, r0
 800f1cc:	b928      	cbnz	r0, 800f1da <__multadd+0x5a>
 800f1ce:	4602      	mov	r2, r0
 800f1d0:	4b0c      	ldr	r3, [pc, #48]	@ (800f204 <__multadd+0x84>)
 800f1d2:	480d      	ldr	r0, [pc, #52]	@ (800f208 <__multadd+0x88>)
 800f1d4:	21ba      	movs	r1, #186	@ 0xba
 800f1d6:	f7fe fd21 	bl	800dc1c <__assert_func>
 800f1da:	6922      	ldr	r2, [r4, #16]
 800f1dc:	3202      	adds	r2, #2
 800f1de:	f104 010c 	add.w	r1, r4, #12
 800f1e2:	0092      	lsls	r2, r2, #2
 800f1e4:	300c      	adds	r0, #12
 800f1e6:	f7fe fcfa 	bl	800dbde <memcpy>
 800f1ea:	4621      	mov	r1, r4
 800f1ec:	4638      	mov	r0, r7
 800f1ee:	f7ff ffa5 	bl	800f13c <_Bfree>
 800f1f2:	4644      	mov	r4, r8
 800f1f4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f1f8:	3501      	adds	r5, #1
 800f1fa:	615e      	str	r6, [r3, #20]
 800f1fc:	6125      	str	r5, [r4, #16]
 800f1fe:	4620      	mov	r0, r4
 800f200:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f204:	08011c53 	.word	0x08011c53
 800f208:	08011cc4 	.word	0x08011cc4

0800f20c <__s2b>:
 800f20c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f210:	460c      	mov	r4, r1
 800f212:	4615      	mov	r5, r2
 800f214:	461f      	mov	r7, r3
 800f216:	2209      	movs	r2, #9
 800f218:	3308      	adds	r3, #8
 800f21a:	4606      	mov	r6, r0
 800f21c:	fb93 f3f2 	sdiv	r3, r3, r2
 800f220:	2100      	movs	r1, #0
 800f222:	2201      	movs	r2, #1
 800f224:	429a      	cmp	r2, r3
 800f226:	db09      	blt.n	800f23c <__s2b+0x30>
 800f228:	4630      	mov	r0, r6
 800f22a:	f7ff ff47 	bl	800f0bc <_Balloc>
 800f22e:	b940      	cbnz	r0, 800f242 <__s2b+0x36>
 800f230:	4602      	mov	r2, r0
 800f232:	4b19      	ldr	r3, [pc, #100]	@ (800f298 <__s2b+0x8c>)
 800f234:	4819      	ldr	r0, [pc, #100]	@ (800f29c <__s2b+0x90>)
 800f236:	21d3      	movs	r1, #211	@ 0xd3
 800f238:	f7fe fcf0 	bl	800dc1c <__assert_func>
 800f23c:	0052      	lsls	r2, r2, #1
 800f23e:	3101      	adds	r1, #1
 800f240:	e7f0      	b.n	800f224 <__s2b+0x18>
 800f242:	9b08      	ldr	r3, [sp, #32]
 800f244:	6143      	str	r3, [r0, #20]
 800f246:	2d09      	cmp	r5, #9
 800f248:	f04f 0301 	mov.w	r3, #1
 800f24c:	6103      	str	r3, [r0, #16]
 800f24e:	dd16      	ble.n	800f27e <__s2b+0x72>
 800f250:	f104 0909 	add.w	r9, r4, #9
 800f254:	46c8      	mov	r8, r9
 800f256:	442c      	add	r4, r5
 800f258:	f818 3b01 	ldrb.w	r3, [r8], #1
 800f25c:	4601      	mov	r1, r0
 800f25e:	3b30      	subs	r3, #48	@ 0x30
 800f260:	220a      	movs	r2, #10
 800f262:	4630      	mov	r0, r6
 800f264:	f7ff ff8c 	bl	800f180 <__multadd>
 800f268:	45a0      	cmp	r8, r4
 800f26a:	d1f5      	bne.n	800f258 <__s2b+0x4c>
 800f26c:	f1a5 0408 	sub.w	r4, r5, #8
 800f270:	444c      	add	r4, r9
 800f272:	1b2d      	subs	r5, r5, r4
 800f274:	1963      	adds	r3, r4, r5
 800f276:	42bb      	cmp	r3, r7
 800f278:	db04      	blt.n	800f284 <__s2b+0x78>
 800f27a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f27e:	340a      	adds	r4, #10
 800f280:	2509      	movs	r5, #9
 800f282:	e7f6      	b.n	800f272 <__s2b+0x66>
 800f284:	f814 3b01 	ldrb.w	r3, [r4], #1
 800f288:	4601      	mov	r1, r0
 800f28a:	3b30      	subs	r3, #48	@ 0x30
 800f28c:	220a      	movs	r2, #10
 800f28e:	4630      	mov	r0, r6
 800f290:	f7ff ff76 	bl	800f180 <__multadd>
 800f294:	e7ee      	b.n	800f274 <__s2b+0x68>
 800f296:	bf00      	nop
 800f298:	08011c53 	.word	0x08011c53
 800f29c:	08011cc4 	.word	0x08011cc4

0800f2a0 <__hi0bits>:
 800f2a0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800f2a4:	4603      	mov	r3, r0
 800f2a6:	bf36      	itet	cc
 800f2a8:	0403      	lslcc	r3, r0, #16
 800f2aa:	2000      	movcs	r0, #0
 800f2ac:	2010      	movcc	r0, #16
 800f2ae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f2b2:	bf3c      	itt	cc
 800f2b4:	021b      	lslcc	r3, r3, #8
 800f2b6:	3008      	addcc	r0, #8
 800f2b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f2bc:	bf3c      	itt	cc
 800f2be:	011b      	lslcc	r3, r3, #4
 800f2c0:	3004      	addcc	r0, #4
 800f2c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f2c6:	bf3c      	itt	cc
 800f2c8:	009b      	lslcc	r3, r3, #2
 800f2ca:	3002      	addcc	r0, #2
 800f2cc:	2b00      	cmp	r3, #0
 800f2ce:	db05      	blt.n	800f2dc <__hi0bits+0x3c>
 800f2d0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800f2d4:	f100 0001 	add.w	r0, r0, #1
 800f2d8:	bf08      	it	eq
 800f2da:	2020      	moveq	r0, #32
 800f2dc:	4770      	bx	lr

0800f2de <__lo0bits>:
 800f2de:	6803      	ldr	r3, [r0, #0]
 800f2e0:	4602      	mov	r2, r0
 800f2e2:	f013 0007 	ands.w	r0, r3, #7
 800f2e6:	d00b      	beq.n	800f300 <__lo0bits+0x22>
 800f2e8:	07d9      	lsls	r1, r3, #31
 800f2ea:	d421      	bmi.n	800f330 <__lo0bits+0x52>
 800f2ec:	0798      	lsls	r0, r3, #30
 800f2ee:	bf49      	itett	mi
 800f2f0:	085b      	lsrmi	r3, r3, #1
 800f2f2:	089b      	lsrpl	r3, r3, #2
 800f2f4:	2001      	movmi	r0, #1
 800f2f6:	6013      	strmi	r3, [r2, #0]
 800f2f8:	bf5c      	itt	pl
 800f2fa:	6013      	strpl	r3, [r2, #0]
 800f2fc:	2002      	movpl	r0, #2
 800f2fe:	4770      	bx	lr
 800f300:	b299      	uxth	r1, r3
 800f302:	b909      	cbnz	r1, 800f308 <__lo0bits+0x2a>
 800f304:	0c1b      	lsrs	r3, r3, #16
 800f306:	2010      	movs	r0, #16
 800f308:	b2d9      	uxtb	r1, r3
 800f30a:	b909      	cbnz	r1, 800f310 <__lo0bits+0x32>
 800f30c:	3008      	adds	r0, #8
 800f30e:	0a1b      	lsrs	r3, r3, #8
 800f310:	0719      	lsls	r1, r3, #28
 800f312:	bf04      	itt	eq
 800f314:	091b      	lsreq	r3, r3, #4
 800f316:	3004      	addeq	r0, #4
 800f318:	0799      	lsls	r1, r3, #30
 800f31a:	bf04      	itt	eq
 800f31c:	089b      	lsreq	r3, r3, #2
 800f31e:	3002      	addeq	r0, #2
 800f320:	07d9      	lsls	r1, r3, #31
 800f322:	d403      	bmi.n	800f32c <__lo0bits+0x4e>
 800f324:	085b      	lsrs	r3, r3, #1
 800f326:	f100 0001 	add.w	r0, r0, #1
 800f32a:	d003      	beq.n	800f334 <__lo0bits+0x56>
 800f32c:	6013      	str	r3, [r2, #0]
 800f32e:	4770      	bx	lr
 800f330:	2000      	movs	r0, #0
 800f332:	4770      	bx	lr
 800f334:	2020      	movs	r0, #32
 800f336:	4770      	bx	lr

0800f338 <__i2b>:
 800f338:	b510      	push	{r4, lr}
 800f33a:	460c      	mov	r4, r1
 800f33c:	2101      	movs	r1, #1
 800f33e:	f7ff febd 	bl	800f0bc <_Balloc>
 800f342:	4602      	mov	r2, r0
 800f344:	b928      	cbnz	r0, 800f352 <__i2b+0x1a>
 800f346:	4b05      	ldr	r3, [pc, #20]	@ (800f35c <__i2b+0x24>)
 800f348:	4805      	ldr	r0, [pc, #20]	@ (800f360 <__i2b+0x28>)
 800f34a:	f240 1145 	movw	r1, #325	@ 0x145
 800f34e:	f7fe fc65 	bl	800dc1c <__assert_func>
 800f352:	2301      	movs	r3, #1
 800f354:	6144      	str	r4, [r0, #20]
 800f356:	6103      	str	r3, [r0, #16]
 800f358:	bd10      	pop	{r4, pc}
 800f35a:	bf00      	nop
 800f35c:	08011c53 	.word	0x08011c53
 800f360:	08011cc4 	.word	0x08011cc4

0800f364 <__multiply>:
 800f364:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f368:	4617      	mov	r7, r2
 800f36a:	690a      	ldr	r2, [r1, #16]
 800f36c:	693b      	ldr	r3, [r7, #16]
 800f36e:	429a      	cmp	r2, r3
 800f370:	bfa8      	it	ge
 800f372:	463b      	movge	r3, r7
 800f374:	4689      	mov	r9, r1
 800f376:	bfa4      	itt	ge
 800f378:	460f      	movge	r7, r1
 800f37a:	4699      	movge	r9, r3
 800f37c:	693d      	ldr	r5, [r7, #16]
 800f37e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800f382:	68bb      	ldr	r3, [r7, #8]
 800f384:	6879      	ldr	r1, [r7, #4]
 800f386:	eb05 060a 	add.w	r6, r5, sl
 800f38a:	42b3      	cmp	r3, r6
 800f38c:	b085      	sub	sp, #20
 800f38e:	bfb8      	it	lt
 800f390:	3101      	addlt	r1, #1
 800f392:	f7ff fe93 	bl	800f0bc <_Balloc>
 800f396:	b930      	cbnz	r0, 800f3a6 <__multiply+0x42>
 800f398:	4602      	mov	r2, r0
 800f39a:	4b41      	ldr	r3, [pc, #260]	@ (800f4a0 <__multiply+0x13c>)
 800f39c:	4841      	ldr	r0, [pc, #260]	@ (800f4a4 <__multiply+0x140>)
 800f39e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800f3a2:	f7fe fc3b 	bl	800dc1c <__assert_func>
 800f3a6:	f100 0414 	add.w	r4, r0, #20
 800f3aa:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800f3ae:	4623      	mov	r3, r4
 800f3b0:	2200      	movs	r2, #0
 800f3b2:	4573      	cmp	r3, lr
 800f3b4:	d320      	bcc.n	800f3f8 <__multiply+0x94>
 800f3b6:	f107 0814 	add.w	r8, r7, #20
 800f3ba:	f109 0114 	add.w	r1, r9, #20
 800f3be:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800f3c2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800f3c6:	9302      	str	r3, [sp, #8]
 800f3c8:	1beb      	subs	r3, r5, r7
 800f3ca:	3b15      	subs	r3, #21
 800f3cc:	f023 0303 	bic.w	r3, r3, #3
 800f3d0:	3304      	adds	r3, #4
 800f3d2:	3715      	adds	r7, #21
 800f3d4:	42bd      	cmp	r5, r7
 800f3d6:	bf38      	it	cc
 800f3d8:	2304      	movcc	r3, #4
 800f3da:	9301      	str	r3, [sp, #4]
 800f3dc:	9b02      	ldr	r3, [sp, #8]
 800f3de:	9103      	str	r1, [sp, #12]
 800f3e0:	428b      	cmp	r3, r1
 800f3e2:	d80c      	bhi.n	800f3fe <__multiply+0x9a>
 800f3e4:	2e00      	cmp	r6, #0
 800f3e6:	dd03      	ble.n	800f3f0 <__multiply+0x8c>
 800f3e8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800f3ec:	2b00      	cmp	r3, #0
 800f3ee:	d055      	beq.n	800f49c <__multiply+0x138>
 800f3f0:	6106      	str	r6, [r0, #16]
 800f3f2:	b005      	add	sp, #20
 800f3f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f3f8:	f843 2b04 	str.w	r2, [r3], #4
 800f3fc:	e7d9      	b.n	800f3b2 <__multiply+0x4e>
 800f3fe:	f8b1 a000 	ldrh.w	sl, [r1]
 800f402:	f1ba 0f00 	cmp.w	sl, #0
 800f406:	d01f      	beq.n	800f448 <__multiply+0xe4>
 800f408:	46c4      	mov	ip, r8
 800f40a:	46a1      	mov	r9, r4
 800f40c:	2700      	movs	r7, #0
 800f40e:	f85c 2b04 	ldr.w	r2, [ip], #4
 800f412:	f8d9 3000 	ldr.w	r3, [r9]
 800f416:	fa1f fb82 	uxth.w	fp, r2
 800f41a:	b29b      	uxth	r3, r3
 800f41c:	fb0a 330b 	mla	r3, sl, fp, r3
 800f420:	443b      	add	r3, r7
 800f422:	f8d9 7000 	ldr.w	r7, [r9]
 800f426:	0c12      	lsrs	r2, r2, #16
 800f428:	0c3f      	lsrs	r7, r7, #16
 800f42a:	fb0a 7202 	mla	r2, sl, r2, r7
 800f42e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800f432:	b29b      	uxth	r3, r3
 800f434:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f438:	4565      	cmp	r5, ip
 800f43a:	f849 3b04 	str.w	r3, [r9], #4
 800f43e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800f442:	d8e4      	bhi.n	800f40e <__multiply+0xaa>
 800f444:	9b01      	ldr	r3, [sp, #4]
 800f446:	50e7      	str	r7, [r4, r3]
 800f448:	9b03      	ldr	r3, [sp, #12]
 800f44a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800f44e:	3104      	adds	r1, #4
 800f450:	f1b9 0f00 	cmp.w	r9, #0
 800f454:	d020      	beq.n	800f498 <__multiply+0x134>
 800f456:	6823      	ldr	r3, [r4, #0]
 800f458:	4647      	mov	r7, r8
 800f45a:	46a4      	mov	ip, r4
 800f45c:	f04f 0a00 	mov.w	sl, #0
 800f460:	f8b7 b000 	ldrh.w	fp, [r7]
 800f464:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800f468:	fb09 220b 	mla	r2, r9, fp, r2
 800f46c:	4452      	add	r2, sl
 800f46e:	b29b      	uxth	r3, r3
 800f470:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f474:	f84c 3b04 	str.w	r3, [ip], #4
 800f478:	f857 3b04 	ldr.w	r3, [r7], #4
 800f47c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f480:	f8bc 3000 	ldrh.w	r3, [ip]
 800f484:	fb09 330a 	mla	r3, r9, sl, r3
 800f488:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800f48c:	42bd      	cmp	r5, r7
 800f48e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f492:	d8e5      	bhi.n	800f460 <__multiply+0xfc>
 800f494:	9a01      	ldr	r2, [sp, #4]
 800f496:	50a3      	str	r3, [r4, r2]
 800f498:	3404      	adds	r4, #4
 800f49a:	e79f      	b.n	800f3dc <__multiply+0x78>
 800f49c:	3e01      	subs	r6, #1
 800f49e:	e7a1      	b.n	800f3e4 <__multiply+0x80>
 800f4a0:	08011c53 	.word	0x08011c53
 800f4a4:	08011cc4 	.word	0x08011cc4

0800f4a8 <__pow5mult>:
 800f4a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f4ac:	4615      	mov	r5, r2
 800f4ae:	f012 0203 	ands.w	r2, r2, #3
 800f4b2:	4607      	mov	r7, r0
 800f4b4:	460e      	mov	r6, r1
 800f4b6:	d007      	beq.n	800f4c8 <__pow5mult+0x20>
 800f4b8:	4c25      	ldr	r4, [pc, #148]	@ (800f550 <__pow5mult+0xa8>)
 800f4ba:	3a01      	subs	r2, #1
 800f4bc:	2300      	movs	r3, #0
 800f4be:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f4c2:	f7ff fe5d 	bl	800f180 <__multadd>
 800f4c6:	4606      	mov	r6, r0
 800f4c8:	10ad      	asrs	r5, r5, #2
 800f4ca:	d03d      	beq.n	800f548 <__pow5mult+0xa0>
 800f4cc:	69fc      	ldr	r4, [r7, #28]
 800f4ce:	b97c      	cbnz	r4, 800f4f0 <__pow5mult+0x48>
 800f4d0:	2010      	movs	r0, #16
 800f4d2:	f7ff fd2b 	bl	800ef2c <malloc>
 800f4d6:	4602      	mov	r2, r0
 800f4d8:	61f8      	str	r0, [r7, #28]
 800f4da:	b928      	cbnz	r0, 800f4e8 <__pow5mult+0x40>
 800f4dc:	4b1d      	ldr	r3, [pc, #116]	@ (800f554 <__pow5mult+0xac>)
 800f4de:	481e      	ldr	r0, [pc, #120]	@ (800f558 <__pow5mult+0xb0>)
 800f4e0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800f4e4:	f7fe fb9a 	bl	800dc1c <__assert_func>
 800f4e8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f4ec:	6004      	str	r4, [r0, #0]
 800f4ee:	60c4      	str	r4, [r0, #12]
 800f4f0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800f4f4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f4f8:	b94c      	cbnz	r4, 800f50e <__pow5mult+0x66>
 800f4fa:	f240 2171 	movw	r1, #625	@ 0x271
 800f4fe:	4638      	mov	r0, r7
 800f500:	f7ff ff1a 	bl	800f338 <__i2b>
 800f504:	2300      	movs	r3, #0
 800f506:	f8c8 0008 	str.w	r0, [r8, #8]
 800f50a:	4604      	mov	r4, r0
 800f50c:	6003      	str	r3, [r0, #0]
 800f50e:	f04f 0900 	mov.w	r9, #0
 800f512:	07eb      	lsls	r3, r5, #31
 800f514:	d50a      	bpl.n	800f52c <__pow5mult+0x84>
 800f516:	4631      	mov	r1, r6
 800f518:	4622      	mov	r2, r4
 800f51a:	4638      	mov	r0, r7
 800f51c:	f7ff ff22 	bl	800f364 <__multiply>
 800f520:	4631      	mov	r1, r6
 800f522:	4680      	mov	r8, r0
 800f524:	4638      	mov	r0, r7
 800f526:	f7ff fe09 	bl	800f13c <_Bfree>
 800f52a:	4646      	mov	r6, r8
 800f52c:	106d      	asrs	r5, r5, #1
 800f52e:	d00b      	beq.n	800f548 <__pow5mult+0xa0>
 800f530:	6820      	ldr	r0, [r4, #0]
 800f532:	b938      	cbnz	r0, 800f544 <__pow5mult+0x9c>
 800f534:	4622      	mov	r2, r4
 800f536:	4621      	mov	r1, r4
 800f538:	4638      	mov	r0, r7
 800f53a:	f7ff ff13 	bl	800f364 <__multiply>
 800f53e:	6020      	str	r0, [r4, #0]
 800f540:	f8c0 9000 	str.w	r9, [r0]
 800f544:	4604      	mov	r4, r0
 800f546:	e7e4      	b.n	800f512 <__pow5mult+0x6a>
 800f548:	4630      	mov	r0, r6
 800f54a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f54e:	bf00      	nop
 800f550:	08011f04 	.word	0x08011f04
 800f554:	08011b39 	.word	0x08011b39
 800f558:	08011cc4 	.word	0x08011cc4

0800f55c <__lshift>:
 800f55c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f560:	460c      	mov	r4, r1
 800f562:	6849      	ldr	r1, [r1, #4]
 800f564:	6923      	ldr	r3, [r4, #16]
 800f566:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f56a:	68a3      	ldr	r3, [r4, #8]
 800f56c:	4607      	mov	r7, r0
 800f56e:	4691      	mov	r9, r2
 800f570:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f574:	f108 0601 	add.w	r6, r8, #1
 800f578:	42b3      	cmp	r3, r6
 800f57a:	db0b      	blt.n	800f594 <__lshift+0x38>
 800f57c:	4638      	mov	r0, r7
 800f57e:	f7ff fd9d 	bl	800f0bc <_Balloc>
 800f582:	4605      	mov	r5, r0
 800f584:	b948      	cbnz	r0, 800f59a <__lshift+0x3e>
 800f586:	4602      	mov	r2, r0
 800f588:	4b28      	ldr	r3, [pc, #160]	@ (800f62c <__lshift+0xd0>)
 800f58a:	4829      	ldr	r0, [pc, #164]	@ (800f630 <__lshift+0xd4>)
 800f58c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800f590:	f7fe fb44 	bl	800dc1c <__assert_func>
 800f594:	3101      	adds	r1, #1
 800f596:	005b      	lsls	r3, r3, #1
 800f598:	e7ee      	b.n	800f578 <__lshift+0x1c>
 800f59a:	2300      	movs	r3, #0
 800f59c:	f100 0114 	add.w	r1, r0, #20
 800f5a0:	f100 0210 	add.w	r2, r0, #16
 800f5a4:	4618      	mov	r0, r3
 800f5a6:	4553      	cmp	r3, sl
 800f5a8:	db33      	blt.n	800f612 <__lshift+0xb6>
 800f5aa:	6920      	ldr	r0, [r4, #16]
 800f5ac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f5b0:	f104 0314 	add.w	r3, r4, #20
 800f5b4:	f019 091f 	ands.w	r9, r9, #31
 800f5b8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f5bc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800f5c0:	d02b      	beq.n	800f61a <__lshift+0xbe>
 800f5c2:	f1c9 0e20 	rsb	lr, r9, #32
 800f5c6:	468a      	mov	sl, r1
 800f5c8:	2200      	movs	r2, #0
 800f5ca:	6818      	ldr	r0, [r3, #0]
 800f5cc:	fa00 f009 	lsl.w	r0, r0, r9
 800f5d0:	4310      	orrs	r0, r2
 800f5d2:	f84a 0b04 	str.w	r0, [sl], #4
 800f5d6:	f853 2b04 	ldr.w	r2, [r3], #4
 800f5da:	459c      	cmp	ip, r3
 800f5dc:	fa22 f20e 	lsr.w	r2, r2, lr
 800f5e0:	d8f3      	bhi.n	800f5ca <__lshift+0x6e>
 800f5e2:	ebac 0304 	sub.w	r3, ip, r4
 800f5e6:	3b15      	subs	r3, #21
 800f5e8:	f023 0303 	bic.w	r3, r3, #3
 800f5ec:	3304      	adds	r3, #4
 800f5ee:	f104 0015 	add.w	r0, r4, #21
 800f5f2:	4560      	cmp	r0, ip
 800f5f4:	bf88      	it	hi
 800f5f6:	2304      	movhi	r3, #4
 800f5f8:	50ca      	str	r2, [r1, r3]
 800f5fa:	b10a      	cbz	r2, 800f600 <__lshift+0xa4>
 800f5fc:	f108 0602 	add.w	r6, r8, #2
 800f600:	3e01      	subs	r6, #1
 800f602:	4638      	mov	r0, r7
 800f604:	612e      	str	r6, [r5, #16]
 800f606:	4621      	mov	r1, r4
 800f608:	f7ff fd98 	bl	800f13c <_Bfree>
 800f60c:	4628      	mov	r0, r5
 800f60e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f612:	f842 0f04 	str.w	r0, [r2, #4]!
 800f616:	3301      	adds	r3, #1
 800f618:	e7c5      	b.n	800f5a6 <__lshift+0x4a>
 800f61a:	3904      	subs	r1, #4
 800f61c:	f853 2b04 	ldr.w	r2, [r3], #4
 800f620:	f841 2f04 	str.w	r2, [r1, #4]!
 800f624:	459c      	cmp	ip, r3
 800f626:	d8f9      	bhi.n	800f61c <__lshift+0xc0>
 800f628:	e7ea      	b.n	800f600 <__lshift+0xa4>
 800f62a:	bf00      	nop
 800f62c:	08011c53 	.word	0x08011c53
 800f630:	08011cc4 	.word	0x08011cc4

0800f634 <__mcmp>:
 800f634:	690a      	ldr	r2, [r1, #16]
 800f636:	4603      	mov	r3, r0
 800f638:	6900      	ldr	r0, [r0, #16]
 800f63a:	1a80      	subs	r0, r0, r2
 800f63c:	b530      	push	{r4, r5, lr}
 800f63e:	d10e      	bne.n	800f65e <__mcmp+0x2a>
 800f640:	3314      	adds	r3, #20
 800f642:	3114      	adds	r1, #20
 800f644:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800f648:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800f64c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800f650:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800f654:	4295      	cmp	r5, r2
 800f656:	d003      	beq.n	800f660 <__mcmp+0x2c>
 800f658:	d205      	bcs.n	800f666 <__mcmp+0x32>
 800f65a:	f04f 30ff 	mov.w	r0, #4294967295
 800f65e:	bd30      	pop	{r4, r5, pc}
 800f660:	42a3      	cmp	r3, r4
 800f662:	d3f3      	bcc.n	800f64c <__mcmp+0x18>
 800f664:	e7fb      	b.n	800f65e <__mcmp+0x2a>
 800f666:	2001      	movs	r0, #1
 800f668:	e7f9      	b.n	800f65e <__mcmp+0x2a>
	...

0800f66c <__mdiff>:
 800f66c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f670:	4689      	mov	r9, r1
 800f672:	4606      	mov	r6, r0
 800f674:	4611      	mov	r1, r2
 800f676:	4648      	mov	r0, r9
 800f678:	4614      	mov	r4, r2
 800f67a:	f7ff ffdb 	bl	800f634 <__mcmp>
 800f67e:	1e05      	subs	r5, r0, #0
 800f680:	d112      	bne.n	800f6a8 <__mdiff+0x3c>
 800f682:	4629      	mov	r1, r5
 800f684:	4630      	mov	r0, r6
 800f686:	f7ff fd19 	bl	800f0bc <_Balloc>
 800f68a:	4602      	mov	r2, r0
 800f68c:	b928      	cbnz	r0, 800f69a <__mdiff+0x2e>
 800f68e:	4b3f      	ldr	r3, [pc, #252]	@ (800f78c <__mdiff+0x120>)
 800f690:	f240 2137 	movw	r1, #567	@ 0x237
 800f694:	483e      	ldr	r0, [pc, #248]	@ (800f790 <__mdiff+0x124>)
 800f696:	f7fe fac1 	bl	800dc1c <__assert_func>
 800f69a:	2301      	movs	r3, #1
 800f69c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f6a0:	4610      	mov	r0, r2
 800f6a2:	b003      	add	sp, #12
 800f6a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f6a8:	bfbc      	itt	lt
 800f6aa:	464b      	movlt	r3, r9
 800f6ac:	46a1      	movlt	r9, r4
 800f6ae:	4630      	mov	r0, r6
 800f6b0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800f6b4:	bfba      	itte	lt
 800f6b6:	461c      	movlt	r4, r3
 800f6b8:	2501      	movlt	r5, #1
 800f6ba:	2500      	movge	r5, #0
 800f6bc:	f7ff fcfe 	bl	800f0bc <_Balloc>
 800f6c0:	4602      	mov	r2, r0
 800f6c2:	b918      	cbnz	r0, 800f6cc <__mdiff+0x60>
 800f6c4:	4b31      	ldr	r3, [pc, #196]	@ (800f78c <__mdiff+0x120>)
 800f6c6:	f240 2145 	movw	r1, #581	@ 0x245
 800f6ca:	e7e3      	b.n	800f694 <__mdiff+0x28>
 800f6cc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800f6d0:	6926      	ldr	r6, [r4, #16]
 800f6d2:	60c5      	str	r5, [r0, #12]
 800f6d4:	f109 0310 	add.w	r3, r9, #16
 800f6d8:	f109 0514 	add.w	r5, r9, #20
 800f6dc:	f104 0e14 	add.w	lr, r4, #20
 800f6e0:	f100 0b14 	add.w	fp, r0, #20
 800f6e4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800f6e8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800f6ec:	9301      	str	r3, [sp, #4]
 800f6ee:	46d9      	mov	r9, fp
 800f6f0:	f04f 0c00 	mov.w	ip, #0
 800f6f4:	9b01      	ldr	r3, [sp, #4]
 800f6f6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800f6fa:	f853 af04 	ldr.w	sl, [r3, #4]!
 800f6fe:	9301      	str	r3, [sp, #4]
 800f700:	fa1f f38a 	uxth.w	r3, sl
 800f704:	4619      	mov	r1, r3
 800f706:	b283      	uxth	r3, r0
 800f708:	1acb      	subs	r3, r1, r3
 800f70a:	0c00      	lsrs	r0, r0, #16
 800f70c:	4463      	add	r3, ip
 800f70e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800f712:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800f716:	b29b      	uxth	r3, r3
 800f718:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800f71c:	4576      	cmp	r6, lr
 800f71e:	f849 3b04 	str.w	r3, [r9], #4
 800f722:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f726:	d8e5      	bhi.n	800f6f4 <__mdiff+0x88>
 800f728:	1b33      	subs	r3, r6, r4
 800f72a:	3b15      	subs	r3, #21
 800f72c:	f023 0303 	bic.w	r3, r3, #3
 800f730:	3415      	adds	r4, #21
 800f732:	3304      	adds	r3, #4
 800f734:	42a6      	cmp	r6, r4
 800f736:	bf38      	it	cc
 800f738:	2304      	movcc	r3, #4
 800f73a:	441d      	add	r5, r3
 800f73c:	445b      	add	r3, fp
 800f73e:	461e      	mov	r6, r3
 800f740:	462c      	mov	r4, r5
 800f742:	4544      	cmp	r4, r8
 800f744:	d30e      	bcc.n	800f764 <__mdiff+0xf8>
 800f746:	f108 0103 	add.w	r1, r8, #3
 800f74a:	1b49      	subs	r1, r1, r5
 800f74c:	f021 0103 	bic.w	r1, r1, #3
 800f750:	3d03      	subs	r5, #3
 800f752:	45a8      	cmp	r8, r5
 800f754:	bf38      	it	cc
 800f756:	2100      	movcc	r1, #0
 800f758:	440b      	add	r3, r1
 800f75a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f75e:	b191      	cbz	r1, 800f786 <__mdiff+0x11a>
 800f760:	6117      	str	r7, [r2, #16]
 800f762:	e79d      	b.n	800f6a0 <__mdiff+0x34>
 800f764:	f854 1b04 	ldr.w	r1, [r4], #4
 800f768:	46e6      	mov	lr, ip
 800f76a:	0c08      	lsrs	r0, r1, #16
 800f76c:	fa1c fc81 	uxtah	ip, ip, r1
 800f770:	4471      	add	r1, lr
 800f772:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800f776:	b289      	uxth	r1, r1
 800f778:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800f77c:	f846 1b04 	str.w	r1, [r6], #4
 800f780:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f784:	e7dd      	b.n	800f742 <__mdiff+0xd6>
 800f786:	3f01      	subs	r7, #1
 800f788:	e7e7      	b.n	800f75a <__mdiff+0xee>
 800f78a:	bf00      	nop
 800f78c:	08011c53 	.word	0x08011c53
 800f790:	08011cc4 	.word	0x08011cc4

0800f794 <__ulp>:
 800f794:	b082      	sub	sp, #8
 800f796:	ed8d 0b00 	vstr	d0, [sp]
 800f79a:	9a01      	ldr	r2, [sp, #4]
 800f79c:	4b0f      	ldr	r3, [pc, #60]	@ (800f7dc <__ulp+0x48>)
 800f79e:	4013      	ands	r3, r2
 800f7a0:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800f7a4:	2b00      	cmp	r3, #0
 800f7a6:	dc08      	bgt.n	800f7ba <__ulp+0x26>
 800f7a8:	425b      	negs	r3, r3
 800f7aa:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800f7ae:	ea4f 5223 	mov.w	r2, r3, asr #20
 800f7b2:	da04      	bge.n	800f7be <__ulp+0x2a>
 800f7b4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800f7b8:	4113      	asrs	r3, r2
 800f7ba:	2200      	movs	r2, #0
 800f7bc:	e008      	b.n	800f7d0 <__ulp+0x3c>
 800f7be:	f1a2 0314 	sub.w	r3, r2, #20
 800f7c2:	2b1e      	cmp	r3, #30
 800f7c4:	bfda      	itte	le
 800f7c6:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800f7ca:	40da      	lsrle	r2, r3
 800f7cc:	2201      	movgt	r2, #1
 800f7ce:	2300      	movs	r3, #0
 800f7d0:	4619      	mov	r1, r3
 800f7d2:	4610      	mov	r0, r2
 800f7d4:	ec41 0b10 	vmov	d0, r0, r1
 800f7d8:	b002      	add	sp, #8
 800f7da:	4770      	bx	lr
 800f7dc:	7ff00000 	.word	0x7ff00000

0800f7e0 <__b2d>:
 800f7e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f7e4:	6906      	ldr	r6, [r0, #16]
 800f7e6:	f100 0814 	add.w	r8, r0, #20
 800f7ea:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800f7ee:	1f37      	subs	r7, r6, #4
 800f7f0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800f7f4:	4610      	mov	r0, r2
 800f7f6:	f7ff fd53 	bl	800f2a0 <__hi0bits>
 800f7fa:	f1c0 0320 	rsb	r3, r0, #32
 800f7fe:	280a      	cmp	r0, #10
 800f800:	600b      	str	r3, [r1, #0]
 800f802:	491b      	ldr	r1, [pc, #108]	@ (800f870 <__b2d+0x90>)
 800f804:	dc15      	bgt.n	800f832 <__b2d+0x52>
 800f806:	f1c0 0c0b 	rsb	ip, r0, #11
 800f80a:	fa22 f30c 	lsr.w	r3, r2, ip
 800f80e:	45b8      	cmp	r8, r7
 800f810:	ea43 0501 	orr.w	r5, r3, r1
 800f814:	bf34      	ite	cc
 800f816:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800f81a:	2300      	movcs	r3, #0
 800f81c:	3015      	adds	r0, #21
 800f81e:	fa02 f000 	lsl.w	r0, r2, r0
 800f822:	fa23 f30c 	lsr.w	r3, r3, ip
 800f826:	4303      	orrs	r3, r0
 800f828:	461c      	mov	r4, r3
 800f82a:	ec45 4b10 	vmov	d0, r4, r5
 800f82e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f832:	45b8      	cmp	r8, r7
 800f834:	bf3a      	itte	cc
 800f836:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800f83a:	f1a6 0708 	subcc.w	r7, r6, #8
 800f83e:	2300      	movcs	r3, #0
 800f840:	380b      	subs	r0, #11
 800f842:	d012      	beq.n	800f86a <__b2d+0x8a>
 800f844:	f1c0 0120 	rsb	r1, r0, #32
 800f848:	fa23 f401 	lsr.w	r4, r3, r1
 800f84c:	4082      	lsls	r2, r0
 800f84e:	4322      	orrs	r2, r4
 800f850:	4547      	cmp	r7, r8
 800f852:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800f856:	bf8c      	ite	hi
 800f858:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800f85c:	2200      	movls	r2, #0
 800f85e:	4083      	lsls	r3, r0
 800f860:	40ca      	lsrs	r2, r1
 800f862:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800f866:	4313      	orrs	r3, r2
 800f868:	e7de      	b.n	800f828 <__b2d+0x48>
 800f86a:	ea42 0501 	orr.w	r5, r2, r1
 800f86e:	e7db      	b.n	800f828 <__b2d+0x48>
 800f870:	3ff00000 	.word	0x3ff00000

0800f874 <__d2b>:
 800f874:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f878:	460f      	mov	r7, r1
 800f87a:	2101      	movs	r1, #1
 800f87c:	ec59 8b10 	vmov	r8, r9, d0
 800f880:	4616      	mov	r6, r2
 800f882:	f7ff fc1b 	bl	800f0bc <_Balloc>
 800f886:	4604      	mov	r4, r0
 800f888:	b930      	cbnz	r0, 800f898 <__d2b+0x24>
 800f88a:	4602      	mov	r2, r0
 800f88c:	4b23      	ldr	r3, [pc, #140]	@ (800f91c <__d2b+0xa8>)
 800f88e:	4824      	ldr	r0, [pc, #144]	@ (800f920 <__d2b+0xac>)
 800f890:	f240 310f 	movw	r1, #783	@ 0x30f
 800f894:	f7fe f9c2 	bl	800dc1c <__assert_func>
 800f898:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800f89c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f8a0:	b10d      	cbz	r5, 800f8a6 <__d2b+0x32>
 800f8a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f8a6:	9301      	str	r3, [sp, #4]
 800f8a8:	f1b8 0300 	subs.w	r3, r8, #0
 800f8ac:	d023      	beq.n	800f8f6 <__d2b+0x82>
 800f8ae:	4668      	mov	r0, sp
 800f8b0:	9300      	str	r3, [sp, #0]
 800f8b2:	f7ff fd14 	bl	800f2de <__lo0bits>
 800f8b6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800f8ba:	b1d0      	cbz	r0, 800f8f2 <__d2b+0x7e>
 800f8bc:	f1c0 0320 	rsb	r3, r0, #32
 800f8c0:	fa02 f303 	lsl.w	r3, r2, r3
 800f8c4:	430b      	orrs	r3, r1
 800f8c6:	40c2      	lsrs	r2, r0
 800f8c8:	6163      	str	r3, [r4, #20]
 800f8ca:	9201      	str	r2, [sp, #4]
 800f8cc:	9b01      	ldr	r3, [sp, #4]
 800f8ce:	61a3      	str	r3, [r4, #24]
 800f8d0:	2b00      	cmp	r3, #0
 800f8d2:	bf0c      	ite	eq
 800f8d4:	2201      	moveq	r2, #1
 800f8d6:	2202      	movne	r2, #2
 800f8d8:	6122      	str	r2, [r4, #16]
 800f8da:	b1a5      	cbz	r5, 800f906 <__d2b+0x92>
 800f8dc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800f8e0:	4405      	add	r5, r0
 800f8e2:	603d      	str	r5, [r7, #0]
 800f8e4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800f8e8:	6030      	str	r0, [r6, #0]
 800f8ea:	4620      	mov	r0, r4
 800f8ec:	b003      	add	sp, #12
 800f8ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f8f2:	6161      	str	r1, [r4, #20]
 800f8f4:	e7ea      	b.n	800f8cc <__d2b+0x58>
 800f8f6:	a801      	add	r0, sp, #4
 800f8f8:	f7ff fcf1 	bl	800f2de <__lo0bits>
 800f8fc:	9b01      	ldr	r3, [sp, #4]
 800f8fe:	6163      	str	r3, [r4, #20]
 800f900:	3020      	adds	r0, #32
 800f902:	2201      	movs	r2, #1
 800f904:	e7e8      	b.n	800f8d8 <__d2b+0x64>
 800f906:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f90a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800f90e:	6038      	str	r0, [r7, #0]
 800f910:	6918      	ldr	r0, [r3, #16]
 800f912:	f7ff fcc5 	bl	800f2a0 <__hi0bits>
 800f916:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f91a:	e7e5      	b.n	800f8e8 <__d2b+0x74>
 800f91c:	08011c53 	.word	0x08011c53
 800f920:	08011cc4 	.word	0x08011cc4

0800f924 <__ratio>:
 800f924:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f928:	4688      	mov	r8, r1
 800f92a:	4669      	mov	r1, sp
 800f92c:	4681      	mov	r9, r0
 800f92e:	f7ff ff57 	bl	800f7e0 <__b2d>
 800f932:	a901      	add	r1, sp, #4
 800f934:	4640      	mov	r0, r8
 800f936:	ec55 4b10 	vmov	r4, r5, d0
 800f93a:	f7ff ff51 	bl	800f7e0 <__b2d>
 800f93e:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800f942:	f8d9 2010 	ldr.w	r2, [r9, #16]
 800f946:	1ad2      	subs	r2, r2, r3
 800f948:	e9dd 3100 	ldrd	r3, r1, [sp]
 800f94c:	1a5b      	subs	r3, r3, r1
 800f94e:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 800f952:	ec57 6b10 	vmov	r6, r7, d0
 800f956:	2b00      	cmp	r3, #0
 800f958:	bfd6      	itet	le
 800f95a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800f95e:	462a      	movgt	r2, r5
 800f960:	463a      	movle	r2, r7
 800f962:	46ab      	mov	fp, r5
 800f964:	46a2      	mov	sl, r4
 800f966:	bfce      	itee	gt
 800f968:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800f96c:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 800f970:	ee00 3a90 	vmovle	s1, r3
 800f974:	ec4b ab17 	vmov	d7, sl, fp
 800f978:	ee87 0b00 	vdiv.f64	d0, d7, d0
 800f97c:	b003      	add	sp, #12
 800f97e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f982 <__copybits>:
 800f982:	3901      	subs	r1, #1
 800f984:	b570      	push	{r4, r5, r6, lr}
 800f986:	1149      	asrs	r1, r1, #5
 800f988:	6914      	ldr	r4, [r2, #16]
 800f98a:	3101      	adds	r1, #1
 800f98c:	f102 0314 	add.w	r3, r2, #20
 800f990:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800f994:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800f998:	1f05      	subs	r5, r0, #4
 800f99a:	42a3      	cmp	r3, r4
 800f99c:	d30c      	bcc.n	800f9b8 <__copybits+0x36>
 800f99e:	1aa3      	subs	r3, r4, r2
 800f9a0:	3b11      	subs	r3, #17
 800f9a2:	f023 0303 	bic.w	r3, r3, #3
 800f9a6:	3211      	adds	r2, #17
 800f9a8:	42a2      	cmp	r2, r4
 800f9aa:	bf88      	it	hi
 800f9ac:	2300      	movhi	r3, #0
 800f9ae:	4418      	add	r0, r3
 800f9b0:	2300      	movs	r3, #0
 800f9b2:	4288      	cmp	r0, r1
 800f9b4:	d305      	bcc.n	800f9c2 <__copybits+0x40>
 800f9b6:	bd70      	pop	{r4, r5, r6, pc}
 800f9b8:	f853 6b04 	ldr.w	r6, [r3], #4
 800f9bc:	f845 6f04 	str.w	r6, [r5, #4]!
 800f9c0:	e7eb      	b.n	800f99a <__copybits+0x18>
 800f9c2:	f840 3b04 	str.w	r3, [r0], #4
 800f9c6:	e7f4      	b.n	800f9b2 <__copybits+0x30>

0800f9c8 <__any_on>:
 800f9c8:	f100 0214 	add.w	r2, r0, #20
 800f9cc:	6900      	ldr	r0, [r0, #16]
 800f9ce:	114b      	asrs	r3, r1, #5
 800f9d0:	4298      	cmp	r0, r3
 800f9d2:	b510      	push	{r4, lr}
 800f9d4:	db11      	blt.n	800f9fa <__any_on+0x32>
 800f9d6:	dd0a      	ble.n	800f9ee <__any_on+0x26>
 800f9d8:	f011 011f 	ands.w	r1, r1, #31
 800f9dc:	d007      	beq.n	800f9ee <__any_on+0x26>
 800f9de:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800f9e2:	fa24 f001 	lsr.w	r0, r4, r1
 800f9e6:	fa00 f101 	lsl.w	r1, r0, r1
 800f9ea:	428c      	cmp	r4, r1
 800f9ec:	d10b      	bne.n	800fa06 <__any_on+0x3e>
 800f9ee:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f9f2:	4293      	cmp	r3, r2
 800f9f4:	d803      	bhi.n	800f9fe <__any_on+0x36>
 800f9f6:	2000      	movs	r0, #0
 800f9f8:	bd10      	pop	{r4, pc}
 800f9fa:	4603      	mov	r3, r0
 800f9fc:	e7f7      	b.n	800f9ee <__any_on+0x26>
 800f9fe:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800fa02:	2900      	cmp	r1, #0
 800fa04:	d0f5      	beq.n	800f9f2 <__any_on+0x2a>
 800fa06:	2001      	movs	r0, #1
 800fa08:	e7f6      	b.n	800f9f8 <__any_on+0x30>

0800fa0a <__ascii_wctomb>:
 800fa0a:	4603      	mov	r3, r0
 800fa0c:	4608      	mov	r0, r1
 800fa0e:	b141      	cbz	r1, 800fa22 <__ascii_wctomb+0x18>
 800fa10:	2aff      	cmp	r2, #255	@ 0xff
 800fa12:	d904      	bls.n	800fa1e <__ascii_wctomb+0x14>
 800fa14:	228a      	movs	r2, #138	@ 0x8a
 800fa16:	601a      	str	r2, [r3, #0]
 800fa18:	f04f 30ff 	mov.w	r0, #4294967295
 800fa1c:	4770      	bx	lr
 800fa1e:	700a      	strb	r2, [r1, #0]
 800fa20:	2001      	movs	r0, #1
 800fa22:	4770      	bx	lr

0800fa24 <__ssputs_r>:
 800fa24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fa28:	688e      	ldr	r6, [r1, #8]
 800fa2a:	461f      	mov	r7, r3
 800fa2c:	42be      	cmp	r6, r7
 800fa2e:	680b      	ldr	r3, [r1, #0]
 800fa30:	4682      	mov	sl, r0
 800fa32:	460c      	mov	r4, r1
 800fa34:	4690      	mov	r8, r2
 800fa36:	d82d      	bhi.n	800fa94 <__ssputs_r+0x70>
 800fa38:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800fa3c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800fa40:	d026      	beq.n	800fa90 <__ssputs_r+0x6c>
 800fa42:	6965      	ldr	r5, [r4, #20]
 800fa44:	6909      	ldr	r1, [r1, #16]
 800fa46:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800fa4a:	eba3 0901 	sub.w	r9, r3, r1
 800fa4e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800fa52:	1c7b      	adds	r3, r7, #1
 800fa54:	444b      	add	r3, r9
 800fa56:	106d      	asrs	r5, r5, #1
 800fa58:	429d      	cmp	r5, r3
 800fa5a:	bf38      	it	cc
 800fa5c:	461d      	movcc	r5, r3
 800fa5e:	0553      	lsls	r3, r2, #21
 800fa60:	d527      	bpl.n	800fab2 <__ssputs_r+0x8e>
 800fa62:	4629      	mov	r1, r5
 800fa64:	f7ff fa8c 	bl	800ef80 <_malloc_r>
 800fa68:	4606      	mov	r6, r0
 800fa6a:	b360      	cbz	r0, 800fac6 <__ssputs_r+0xa2>
 800fa6c:	6921      	ldr	r1, [r4, #16]
 800fa6e:	464a      	mov	r2, r9
 800fa70:	f7fe f8b5 	bl	800dbde <memcpy>
 800fa74:	89a3      	ldrh	r3, [r4, #12]
 800fa76:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800fa7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fa7e:	81a3      	strh	r3, [r4, #12]
 800fa80:	6126      	str	r6, [r4, #16]
 800fa82:	6165      	str	r5, [r4, #20]
 800fa84:	444e      	add	r6, r9
 800fa86:	eba5 0509 	sub.w	r5, r5, r9
 800fa8a:	6026      	str	r6, [r4, #0]
 800fa8c:	60a5      	str	r5, [r4, #8]
 800fa8e:	463e      	mov	r6, r7
 800fa90:	42be      	cmp	r6, r7
 800fa92:	d900      	bls.n	800fa96 <__ssputs_r+0x72>
 800fa94:	463e      	mov	r6, r7
 800fa96:	6820      	ldr	r0, [r4, #0]
 800fa98:	4632      	mov	r2, r6
 800fa9a:	4641      	mov	r1, r8
 800fa9c:	f000 f9d8 	bl	800fe50 <memmove>
 800faa0:	68a3      	ldr	r3, [r4, #8]
 800faa2:	1b9b      	subs	r3, r3, r6
 800faa4:	60a3      	str	r3, [r4, #8]
 800faa6:	6823      	ldr	r3, [r4, #0]
 800faa8:	4433      	add	r3, r6
 800faaa:	6023      	str	r3, [r4, #0]
 800faac:	2000      	movs	r0, #0
 800faae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fab2:	462a      	mov	r2, r5
 800fab4:	f000 fa11 	bl	800feda <_realloc_r>
 800fab8:	4606      	mov	r6, r0
 800faba:	2800      	cmp	r0, #0
 800fabc:	d1e0      	bne.n	800fa80 <__ssputs_r+0x5c>
 800fabe:	6921      	ldr	r1, [r4, #16]
 800fac0:	4650      	mov	r0, sl
 800fac2:	f7fe feaf 	bl	800e824 <_free_r>
 800fac6:	230c      	movs	r3, #12
 800fac8:	f8ca 3000 	str.w	r3, [sl]
 800facc:	89a3      	ldrh	r3, [r4, #12]
 800face:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fad2:	81a3      	strh	r3, [r4, #12]
 800fad4:	f04f 30ff 	mov.w	r0, #4294967295
 800fad8:	e7e9      	b.n	800faae <__ssputs_r+0x8a>
	...

0800fadc <_svfiprintf_r>:
 800fadc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fae0:	4698      	mov	r8, r3
 800fae2:	898b      	ldrh	r3, [r1, #12]
 800fae4:	061b      	lsls	r3, r3, #24
 800fae6:	b09d      	sub	sp, #116	@ 0x74
 800fae8:	4607      	mov	r7, r0
 800faea:	460d      	mov	r5, r1
 800faec:	4614      	mov	r4, r2
 800faee:	d510      	bpl.n	800fb12 <_svfiprintf_r+0x36>
 800faf0:	690b      	ldr	r3, [r1, #16]
 800faf2:	b973      	cbnz	r3, 800fb12 <_svfiprintf_r+0x36>
 800faf4:	2140      	movs	r1, #64	@ 0x40
 800faf6:	f7ff fa43 	bl	800ef80 <_malloc_r>
 800fafa:	6028      	str	r0, [r5, #0]
 800fafc:	6128      	str	r0, [r5, #16]
 800fafe:	b930      	cbnz	r0, 800fb0e <_svfiprintf_r+0x32>
 800fb00:	230c      	movs	r3, #12
 800fb02:	603b      	str	r3, [r7, #0]
 800fb04:	f04f 30ff 	mov.w	r0, #4294967295
 800fb08:	b01d      	add	sp, #116	@ 0x74
 800fb0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb0e:	2340      	movs	r3, #64	@ 0x40
 800fb10:	616b      	str	r3, [r5, #20]
 800fb12:	2300      	movs	r3, #0
 800fb14:	9309      	str	r3, [sp, #36]	@ 0x24
 800fb16:	2320      	movs	r3, #32
 800fb18:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800fb1c:	f8cd 800c 	str.w	r8, [sp, #12]
 800fb20:	2330      	movs	r3, #48	@ 0x30
 800fb22:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800fcc0 <_svfiprintf_r+0x1e4>
 800fb26:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800fb2a:	f04f 0901 	mov.w	r9, #1
 800fb2e:	4623      	mov	r3, r4
 800fb30:	469a      	mov	sl, r3
 800fb32:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fb36:	b10a      	cbz	r2, 800fb3c <_svfiprintf_r+0x60>
 800fb38:	2a25      	cmp	r2, #37	@ 0x25
 800fb3a:	d1f9      	bne.n	800fb30 <_svfiprintf_r+0x54>
 800fb3c:	ebba 0b04 	subs.w	fp, sl, r4
 800fb40:	d00b      	beq.n	800fb5a <_svfiprintf_r+0x7e>
 800fb42:	465b      	mov	r3, fp
 800fb44:	4622      	mov	r2, r4
 800fb46:	4629      	mov	r1, r5
 800fb48:	4638      	mov	r0, r7
 800fb4a:	f7ff ff6b 	bl	800fa24 <__ssputs_r>
 800fb4e:	3001      	adds	r0, #1
 800fb50:	f000 80a7 	beq.w	800fca2 <_svfiprintf_r+0x1c6>
 800fb54:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fb56:	445a      	add	r2, fp
 800fb58:	9209      	str	r2, [sp, #36]	@ 0x24
 800fb5a:	f89a 3000 	ldrb.w	r3, [sl]
 800fb5e:	2b00      	cmp	r3, #0
 800fb60:	f000 809f 	beq.w	800fca2 <_svfiprintf_r+0x1c6>
 800fb64:	2300      	movs	r3, #0
 800fb66:	f04f 32ff 	mov.w	r2, #4294967295
 800fb6a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fb6e:	f10a 0a01 	add.w	sl, sl, #1
 800fb72:	9304      	str	r3, [sp, #16]
 800fb74:	9307      	str	r3, [sp, #28]
 800fb76:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800fb7a:	931a      	str	r3, [sp, #104]	@ 0x68
 800fb7c:	4654      	mov	r4, sl
 800fb7e:	2205      	movs	r2, #5
 800fb80:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fb84:	484e      	ldr	r0, [pc, #312]	@ (800fcc0 <_svfiprintf_r+0x1e4>)
 800fb86:	f7f0 fbbb 	bl	8000300 <memchr>
 800fb8a:	9a04      	ldr	r2, [sp, #16]
 800fb8c:	b9d8      	cbnz	r0, 800fbc6 <_svfiprintf_r+0xea>
 800fb8e:	06d0      	lsls	r0, r2, #27
 800fb90:	bf44      	itt	mi
 800fb92:	2320      	movmi	r3, #32
 800fb94:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fb98:	0711      	lsls	r1, r2, #28
 800fb9a:	bf44      	itt	mi
 800fb9c:	232b      	movmi	r3, #43	@ 0x2b
 800fb9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fba2:	f89a 3000 	ldrb.w	r3, [sl]
 800fba6:	2b2a      	cmp	r3, #42	@ 0x2a
 800fba8:	d015      	beq.n	800fbd6 <_svfiprintf_r+0xfa>
 800fbaa:	9a07      	ldr	r2, [sp, #28]
 800fbac:	4654      	mov	r4, sl
 800fbae:	2000      	movs	r0, #0
 800fbb0:	f04f 0c0a 	mov.w	ip, #10
 800fbb4:	4621      	mov	r1, r4
 800fbb6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fbba:	3b30      	subs	r3, #48	@ 0x30
 800fbbc:	2b09      	cmp	r3, #9
 800fbbe:	d94b      	bls.n	800fc58 <_svfiprintf_r+0x17c>
 800fbc0:	b1b0      	cbz	r0, 800fbf0 <_svfiprintf_r+0x114>
 800fbc2:	9207      	str	r2, [sp, #28]
 800fbc4:	e014      	b.n	800fbf0 <_svfiprintf_r+0x114>
 800fbc6:	eba0 0308 	sub.w	r3, r0, r8
 800fbca:	fa09 f303 	lsl.w	r3, r9, r3
 800fbce:	4313      	orrs	r3, r2
 800fbd0:	9304      	str	r3, [sp, #16]
 800fbd2:	46a2      	mov	sl, r4
 800fbd4:	e7d2      	b.n	800fb7c <_svfiprintf_r+0xa0>
 800fbd6:	9b03      	ldr	r3, [sp, #12]
 800fbd8:	1d19      	adds	r1, r3, #4
 800fbda:	681b      	ldr	r3, [r3, #0]
 800fbdc:	9103      	str	r1, [sp, #12]
 800fbde:	2b00      	cmp	r3, #0
 800fbe0:	bfbb      	ittet	lt
 800fbe2:	425b      	neglt	r3, r3
 800fbe4:	f042 0202 	orrlt.w	r2, r2, #2
 800fbe8:	9307      	strge	r3, [sp, #28]
 800fbea:	9307      	strlt	r3, [sp, #28]
 800fbec:	bfb8      	it	lt
 800fbee:	9204      	strlt	r2, [sp, #16]
 800fbf0:	7823      	ldrb	r3, [r4, #0]
 800fbf2:	2b2e      	cmp	r3, #46	@ 0x2e
 800fbf4:	d10a      	bne.n	800fc0c <_svfiprintf_r+0x130>
 800fbf6:	7863      	ldrb	r3, [r4, #1]
 800fbf8:	2b2a      	cmp	r3, #42	@ 0x2a
 800fbfa:	d132      	bne.n	800fc62 <_svfiprintf_r+0x186>
 800fbfc:	9b03      	ldr	r3, [sp, #12]
 800fbfe:	1d1a      	adds	r2, r3, #4
 800fc00:	681b      	ldr	r3, [r3, #0]
 800fc02:	9203      	str	r2, [sp, #12]
 800fc04:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800fc08:	3402      	adds	r4, #2
 800fc0a:	9305      	str	r3, [sp, #20]
 800fc0c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800fcd0 <_svfiprintf_r+0x1f4>
 800fc10:	7821      	ldrb	r1, [r4, #0]
 800fc12:	2203      	movs	r2, #3
 800fc14:	4650      	mov	r0, sl
 800fc16:	f7f0 fb73 	bl	8000300 <memchr>
 800fc1a:	b138      	cbz	r0, 800fc2c <_svfiprintf_r+0x150>
 800fc1c:	9b04      	ldr	r3, [sp, #16]
 800fc1e:	eba0 000a 	sub.w	r0, r0, sl
 800fc22:	2240      	movs	r2, #64	@ 0x40
 800fc24:	4082      	lsls	r2, r0
 800fc26:	4313      	orrs	r3, r2
 800fc28:	3401      	adds	r4, #1
 800fc2a:	9304      	str	r3, [sp, #16]
 800fc2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fc30:	4824      	ldr	r0, [pc, #144]	@ (800fcc4 <_svfiprintf_r+0x1e8>)
 800fc32:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800fc36:	2206      	movs	r2, #6
 800fc38:	f7f0 fb62 	bl	8000300 <memchr>
 800fc3c:	2800      	cmp	r0, #0
 800fc3e:	d036      	beq.n	800fcae <_svfiprintf_r+0x1d2>
 800fc40:	4b21      	ldr	r3, [pc, #132]	@ (800fcc8 <_svfiprintf_r+0x1ec>)
 800fc42:	bb1b      	cbnz	r3, 800fc8c <_svfiprintf_r+0x1b0>
 800fc44:	9b03      	ldr	r3, [sp, #12]
 800fc46:	3307      	adds	r3, #7
 800fc48:	f023 0307 	bic.w	r3, r3, #7
 800fc4c:	3308      	adds	r3, #8
 800fc4e:	9303      	str	r3, [sp, #12]
 800fc50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fc52:	4433      	add	r3, r6
 800fc54:	9309      	str	r3, [sp, #36]	@ 0x24
 800fc56:	e76a      	b.n	800fb2e <_svfiprintf_r+0x52>
 800fc58:	fb0c 3202 	mla	r2, ip, r2, r3
 800fc5c:	460c      	mov	r4, r1
 800fc5e:	2001      	movs	r0, #1
 800fc60:	e7a8      	b.n	800fbb4 <_svfiprintf_r+0xd8>
 800fc62:	2300      	movs	r3, #0
 800fc64:	3401      	adds	r4, #1
 800fc66:	9305      	str	r3, [sp, #20]
 800fc68:	4619      	mov	r1, r3
 800fc6a:	f04f 0c0a 	mov.w	ip, #10
 800fc6e:	4620      	mov	r0, r4
 800fc70:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fc74:	3a30      	subs	r2, #48	@ 0x30
 800fc76:	2a09      	cmp	r2, #9
 800fc78:	d903      	bls.n	800fc82 <_svfiprintf_r+0x1a6>
 800fc7a:	2b00      	cmp	r3, #0
 800fc7c:	d0c6      	beq.n	800fc0c <_svfiprintf_r+0x130>
 800fc7e:	9105      	str	r1, [sp, #20]
 800fc80:	e7c4      	b.n	800fc0c <_svfiprintf_r+0x130>
 800fc82:	fb0c 2101 	mla	r1, ip, r1, r2
 800fc86:	4604      	mov	r4, r0
 800fc88:	2301      	movs	r3, #1
 800fc8a:	e7f0      	b.n	800fc6e <_svfiprintf_r+0x192>
 800fc8c:	ab03      	add	r3, sp, #12
 800fc8e:	9300      	str	r3, [sp, #0]
 800fc90:	462a      	mov	r2, r5
 800fc92:	4b0e      	ldr	r3, [pc, #56]	@ (800fccc <_svfiprintf_r+0x1f0>)
 800fc94:	a904      	add	r1, sp, #16
 800fc96:	4638      	mov	r0, r7
 800fc98:	f7fc ff5e 	bl	800cb58 <_printf_float>
 800fc9c:	1c42      	adds	r2, r0, #1
 800fc9e:	4606      	mov	r6, r0
 800fca0:	d1d6      	bne.n	800fc50 <_svfiprintf_r+0x174>
 800fca2:	89ab      	ldrh	r3, [r5, #12]
 800fca4:	065b      	lsls	r3, r3, #25
 800fca6:	f53f af2d 	bmi.w	800fb04 <_svfiprintf_r+0x28>
 800fcaa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800fcac:	e72c      	b.n	800fb08 <_svfiprintf_r+0x2c>
 800fcae:	ab03      	add	r3, sp, #12
 800fcb0:	9300      	str	r3, [sp, #0]
 800fcb2:	462a      	mov	r2, r5
 800fcb4:	4b05      	ldr	r3, [pc, #20]	@ (800fccc <_svfiprintf_r+0x1f0>)
 800fcb6:	a904      	add	r1, sp, #16
 800fcb8:	4638      	mov	r0, r7
 800fcba:	f7fd f9d5 	bl	800d068 <_printf_i>
 800fcbe:	e7ed      	b.n	800fc9c <_svfiprintf_r+0x1c0>
 800fcc0:	08011d1d 	.word	0x08011d1d
 800fcc4:	08011d27 	.word	0x08011d27
 800fcc8:	0800cb59 	.word	0x0800cb59
 800fccc:	0800fa25 	.word	0x0800fa25
 800fcd0:	08011d23 	.word	0x08011d23

0800fcd4 <__sflush_r>:
 800fcd4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800fcd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fcdc:	0716      	lsls	r6, r2, #28
 800fcde:	4605      	mov	r5, r0
 800fce0:	460c      	mov	r4, r1
 800fce2:	d454      	bmi.n	800fd8e <__sflush_r+0xba>
 800fce4:	684b      	ldr	r3, [r1, #4]
 800fce6:	2b00      	cmp	r3, #0
 800fce8:	dc02      	bgt.n	800fcf0 <__sflush_r+0x1c>
 800fcea:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800fcec:	2b00      	cmp	r3, #0
 800fcee:	dd48      	ble.n	800fd82 <__sflush_r+0xae>
 800fcf0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800fcf2:	2e00      	cmp	r6, #0
 800fcf4:	d045      	beq.n	800fd82 <__sflush_r+0xae>
 800fcf6:	2300      	movs	r3, #0
 800fcf8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800fcfc:	682f      	ldr	r7, [r5, #0]
 800fcfe:	6a21      	ldr	r1, [r4, #32]
 800fd00:	602b      	str	r3, [r5, #0]
 800fd02:	d030      	beq.n	800fd66 <__sflush_r+0x92>
 800fd04:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800fd06:	89a3      	ldrh	r3, [r4, #12]
 800fd08:	0759      	lsls	r1, r3, #29
 800fd0a:	d505      	bpl.n	800fd18 <__sflush_r+0x44>
 800fd0c:	6863      	ldr	r3, [r4, #4]
 800fd0e:	1ad2      	subs	r2, r2, r3
 800fd10:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800fd12:	b10b      	cbz	r3, 800fd18 <__sflush_r+0x44>
 800fd14:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800fd16:	1ad2      	subs	r2, r2, r3
 800fd18:	2300      	movs	r3, #0
 800fd1a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800fd1c:	6a21      	ldr	r1, [r4, #32]
 800fd1e:	4628      	mov	r0, r5
 800fd20:	47b0      	blx	r6
 800fd22:	1c43      	adds	r3, r0, #1
 800fd24:	89a3      	ldrh	r3, [r4, #12]
 800fd26:	d106      	bne.n	800fd36 <__sflush_r+0x62>
 800fd28:	6829      	ldr	r1, [r5, #0]
 800fd2a:	291d      	cmp	r1, #29
 800fd2c:	d82b      	bhi.n	800fd86 <__sflush_r+0xb2>
 800fd2e:	4a2a      	ldr	r2, [pc, #168]	@ (800fdd8 <__sflush_r+0x104>)
 800fd30:	40ca      	lsrs	r2, r1
 800fd32:	07d6      	lsls	r6, r2, #31
 800fd34:	d527      	bpl.n	800fd86 <__sflush_r+0xb2>
 800fd36:	2200      	movs	r2, #0
 800fd38:	6062      	str	r2, [r4, #4]
 800fd3a:	04d9      	lsls	r1, r3, #19
 800fd3c:	6922      	ldr	r2, [r4, #16]
 800fd3e:	6022      	str	r2, [r4, #0]
 800fd40:	d504      	bpl.n	800fd4c <__sflush_r+0x78>
 800fd42:	1c42      	adds	r2, r0, #1
 800fd44:	d101      	bne.n	800fd4a <__sflush_r+0x76>
 800fd46:	682b      	ldr	r3, [r5, #0]
 800fd48:	b903      	cbnz	r3, 800fd4c <__sflush_r+0x78>
 800fd4a:	6560      	str	r0, [r4, #84]	@ 0x54
 800fd4c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fd4e:	602f      	str	r7, [r5, #0]
 800fd50:	b1b9      	cbz	r1, 800fd82 <__sflush_r+0xae>
 800fd52:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800fd56:	4299      	cmp	r1, r3
 800fd58:	d002      	beq.n	800fd60 <__sflush_r+0x8c>
 800fd5a:	4628      	mov	r0, r5
 800fd5c:	f7fe fd62 	bl	800e824 <_free_r>
 800fd60:	2300      	movs	r3, #0
 800fd62:	6363      	str	r3, [r4, #52]	@ 0x34
 800fd64:	e00d      	b.n	800fd82 <__sflush_r+0xae>
 800fd66:	2301      	movs	r3, #1
 800fd68:	4628      	mov	r0, r5
 800fd6a:	47b0      	blx	r6
 800fd6c:	4602      	mov	r2, r0
 800fd6e:	1c50      	adds	r0, r2, #1
 800fd70:	d1c9      	bne.n	800fd06 <__sflush_r+0x32>
 800fd72:	682b      	ldr	r3, [r5, #0]
 800fd74:	2b00      	cmp	r3, #0
 800fd76:	d0c6      	beq.n	800fd06 <__sflush_r+0x32>
 800fd78:	2b1d      	cmp	r3, #29
 800fd7a:	d001      	beq.n	800fd80 <__sflush_r+0xac>
 800fd7c:	2b16      	cmp	r3, #22
 800fd7e:	d11e      	bne.n	800fdbe <__sflush_r+0xea>
 800fd80:	602f      	str	r7, [r5, #0]
 800fd82:	2000      	movs	r0, #0
 800fd84:	e022      	b.n	800fdcc <__sflush_r+0xf8>
 800fd86:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fd8a:	b21b      	sxth	r3, r3
 800fd8c:	e01b      	b.n	800fdc6 <__sflush_r+0xf2>
 800fd8e:	690f      	ldr	r7, [r1, #16]
 800fd90:	2f00      	cmp	r7, #0
 800fd92:	d0f6      	beq.n	800fd82 <__sflush_r+0xae>
 800fd94:	0793      	lsls	r3, r2, #30
 800fd96:	680e      	ldr	r6, [r1, #0]
 800fd98:	bf08      	it	eq
 800fd9a:	694b      	ldreq	r3, [r1, #20]
 800fd9c:	600f      	str	r7, [r1, #0]
 800fd9e:	bf18      	it	ne
 800fda0:	2300      	movne	r3, #0
 800fda2:	eba6 0807 	sub.w	r8, r6, r7
 800fda6:	608b      	str	r3, [r1, #8]
 800fda8:	f1b8 0f00 	cmp.w	r8, #0
 800fdac:	dde9      	ble.n	800fd82 <__sflush_r+0xae>
 800fdae:	6a21      	ldr	r1, [r4, #32]
 800fdb0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800fdb2:	4643      	mov	r3, r8
 800fdb4:	463a      	mov	r2, r7
 800fdb6:	4628      	mov	r0, r5
 800fdb8:	47b0      	blx	r6
 800fdba:	2800      	cmp	r0, #0
 800fdbc:	dc08      	bgt.n	800fdd0 <__sflush_r+0xfc>
 800fdbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fdc2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fdc6:	81a3      	strh	r3, [r4, #12]
 800fdc8:	f04f 30ff 	mov.w	r0, #4294967295
 800fdcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fdd0:	4407      	add	r7, r0
 800fdd2:	eba8 0800 	sub.w	r8, r8, r0
 800fdd6:	e7e7      	b.n	800fda8 <__sflush_r+0xd4>
 800fdd8:	20400001 	.word	0x20400001

0800fddc <_fflush_r>:
 800fddc:	b538      	push	{r3, r4, r5, lr}
 800fdde:	690b      	ldr	r3, [r1, #16]
 800fde0:	4605      	mov	r5, r0
 800fde2:	460c      	mov	r4, r1
 800fde4:	b913      	cbnz	r3, 800fdec <_fflush_r+0x10>
 800fde6:	2500      	movs	r5, #0
 800fde8:	4628      	mov	r0, r5
 800fdea:	bd38      	pop	{r3, r4, r5, pc}
 800fdec:	b118      	cbz	r0, 800fdf6 <_fflush_r+0x1a>
 800fdee:	6a03      	ldr	r3, [r0, #32]
 800fdf0:	b90b      	cbnz	r3, 800fdf6 <_fflush_r+0x1a>
 800fdf2:	f7fd fce9 	bl	800d7c8 <__sinit>
 800fdf6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fdfa:	2b00      	cmp	r3, #0
 800fdfc:	d0f3      	beq.n	800fde6 <_fflush_r+0xa>
 800fdfe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800fe00:	07d0      	lsls	r0, r2, #31
 800fe02:	d404      	bmi.n	800fe0e <_fflush_r+0x32>
 800fe04:	0599      	lsls	r1, r3, #22
 800fe06:	d402      	bmi.n	800fe0e <_fflush_r+0x32>
 800fe08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fe0a:	f7fd fee6 	bl	800dbda <__retarget_lock_acquire_recursive>
 800fe0e:	4628      	mov	r0, r5
 800fe10:	4621      	mov	r1, r4
 800fe12:	f7ff ff5f 	bl	800fcd4 <__sflush_r>
 800fe16:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800fe18:	07da      	lsls	r2, r3, #31
 800fe1a:	4605      	mov	r5, r0
 800fe1c:	d4e4      	bmi.n	800fde8 <_fflush_r+0xc>
 800fe1e:	89a3      	ldrh	r3, [r4, #12]
 800fe20:	059b      	lsls	r3, r3, #22
 800fe22:	d4e1      	bmi.n	800fde8 <_fflush_r+0xc>
 800fe24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fe26:	f7fd fed9 	bl	800dbdc <__retarget_lock_release_recursive>
 800fe2a:	e7dd      	b.n	800fde8 <_fflush_r+0xc>

0800fe2c <fiprintf>:
 800fe2c:	b40e      	push	{r1, r2, r3}
 800fe2e:	b503      	push	{r0, r1, lr}
 800fe30:	4601      	mov	r1, r0
 800fe32:	ab03      	add	r3, sp, #12
 800fe34:	4805      	ldr	r0, [pc, #20]	@ (800fe4c <fiprintf+0x20>)
 800fe36:	f853 2b04 	ldr.w	r2, [r3], #4
 800fe3a:	6800      	ldr	r0, [r0, #0]
 800fe3c:	9301      	str	r3, [sp, #4]
 800fe3e:	f000 f8a3 	bl	800ff88 <_vfiprintf_r>
 800fe42:	b002      	add	sp, #8
 800fe44:	f85d eb04 	ldr.w	lr, [sp], #4
 800fe48:	b003      	add	sp, #12
 800fe4a:	4770      	bx	lr
 800fe4c:	24000350 	.word	0x24000350

0800fe50 <memmove>:
 800fe50:	4288      	cmp	r0, r1
 800fe52:	b510      	push	{r4, lr}
 800fe54:	eb01 0402 	add.w	r4, r1, r2
 800fe58:	d902      	bls.n	800fe60 <memmove+0x10>
 800fe5a:	4284      	cmp	r4, r0
 800fe5c:	4623      	mov	r3, r4
 800fe5e:	d807      	bhi.n	800fe70 <memmove+0x20>
 800fe60:	1e43      	subs	r3, r0, #1
 800fe62:	42a1      	cmp	r1, r4
 800fe64:	d008      	beq.n	800fe78 <memmove+0x28>
 800fe66:	f811 2b01 	ldrb.w	r2, [r1], #1
 800fe6a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800fe6e:	e7f8      	b.n	800fe62 <memmove+0x12>
 800fe70:	4402      	add	r2, r0
 800fe72:	4601      	mov	r1, r0
 800fe74:	428a      	cmp	r2, r1
 800fe76:	d100      	bne.n	800fe7a <memmove+0x2a>
 800fe78:	bd10      	pop	{r4, pc}
 800fe7a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800fe7e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800fe82:	e7f7      	b.n	800fe74 <memmove+0x24>

0800fe84 <_sbrk_r>:
 800fe84:	b538      	push	{r3, r4, r5, lr}
 800fe86:	4d06      	ldr	r5, [pc, #24]	@ (800fea0 <_sbrk_r+0x1c>)
 800fe88:	2300      	movs	r3, #0
 800fe8a:	4604      	mov	r4, r0
 800fe8c:	4608      	mov	r0, r1
 800fe8e:	602b      	str	r3, [r5, #0]
 800fe90:	f7f4 fb8e 	bl	80045b0 <_sbrk>
 800fe94:	1c43      	adds	r3, r0, #1
 800fe96:	d102      	bne.n	800fe9e <_sbrk_r+0x1a>
 800fe98:	682b      	ldr	r3, [r5, #0]
 800fe9a:	b103      	cbz	r3, 800fe9e <_sbrk_r+0x1a>
 800fe9c:	6023      	str	r3, [r4, #0]
 800fe9e:	bd38      	pop	{r3, r4, r5, pc}
 800fea0:	24006690 	.word	0x24006690

0800fea4 <abort>:
 800fea4:	b508      	push	{r3, lr}
 800fea6:	2006      	movs	r0, #6
 800fea8:	f000 fa42 	bl	8010330 <raise>
 800feac:	2001      	movs	r0, #1
 800feae:	f7f4 fb51 	bl	8004554 <_exit>

0800feb2 <_calloc_r>:
 800feb2:	b570      	push	{r4, r5, r6, lr}
 800feb4:	fba1 5402 	umull	r5, r4, r1, r2
 800feb8:	b934      	cbnz	r4, 800fec8 <_calloc_r+0x16>
 800feba:	4629      	mov	r1, r5
 800febc:	f7ff f860 	bl	800ef80 <_malloc_r>
 800fec0:	4606      	mov	r6, r0
 800fec2:	b928      	cbnz	r0, 800fed0 <_calloc_r+0x1e>
 800fec4:	4630      	mov	r0, r6
 800fec6:	bd70      	pop	{r4, r5, r6, pc}
 800fec8:	220c      	movs	r2, #12
 800feca:	6002      	str	r2, [r0, #0]
 800fecc:	2600      	movs	r6, #0
 800fece:	e7f9      	b.n	800fec4 <_calloc_r+0x12>
 800fed0:	462a      	mov	r2, r5
 800fed2:	4621      	mov	r1, r4
 800fed4:	f7fd fd86 	bl	800d9e4 <memset>
 800fed8:	e7f4      	b.n	800fec4 <_calloc_r+0x12>

0800feda <_realloc_r>:
 800feda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fede:	4607      	mov	r7, r0
 800fee0:	4614      	mov	r4, r2
 800fee2:	460d      	mov	r5, r1
 800fee4:	b921      	cbnz	r1, 800fef0 <_realloc_r+0x16>
 800fee6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800feea:	4611      	mov	r1, r2
 800feec:	f7ff b848 	b.w	800ef80 <_malloc_r>
 800fef0:	b92a      	cbnz	r2, 800fefe <_realloc_r+0x24>
 800fef2:	f7fe fc97 	bl	800e824 <_free_r>
 800fef6:	4625      	mov	r5, r4
 800fef8:	4628      	mov	r0, r5
 800fefa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fefe:	f000 fa33 	bl	8010368 <_malloc_usable_size_r>
 800ff02:	4284      	cmp	r4, r0
 800ff04:	4606      	mov	r6, r0
 800ff06:	d802      	bhi.n	800ff0e <_realloc_r+0x34>
 800ff08:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ff0c:	d8f4      	bhi.n	800fef8 <_realloc_r+0x1e>
 800ff0e:	4621      	mov	r1, r4
 800ff10:	4638      	mov	r0, r7
 800ff12:	f7ff f835 	bl	800ef80 <_malloc_r>
 800ff16:	4680      	mov	r8, r0
 800ff18:	b908      	cbnz	r0, 800ff1e <_realloc_r+0x44>
 800ff1a:	4645      	mov	r5, r8
 800ff1c:	e7ec      	b.n	800fef8 <_realloc_r+0x1e>
 800ff1e:	42b4      	cmp	r4, r6
 800ff20:	4622      	mov	r2, r4
 800ff22:	4629      	mov	r1, r5
 800ff24:	bf28      	it	cs
 800ff26:	4632      	movcs	r2, r6
 800ff28:	f7fd fe59 	bl	800dbde <memcpy>
 800ff2c:	4629      	mov	r1, r5
 800ff2e:	4638      	mov	r0, r7
 800ff30:	f7fe fc78 	bl	800e824 <_free_r>
 800ff34:	e7f1      	b.n	800ff1a <_realloc_r+0x40>

0800ff36 <__sfputc_r>:
 800ff36:	6893      	ldr	r3, [r2, #8]
 800ff38:	3b01      	subs	r3, #1
 800ff3a:	2b00      	cmp	r3, #0
 800ff3c:	b410      	push	{r4}
 800ff3e:	6093      	str	r3, [r2, #8]
 800ff40:	da08      	bge.n	800ff54 <__sfputc_r+0x1e>
 800ff42:	6994      	ldr	r4, [r2, #24]
 800ff44:	42a3      	cmp	r3, r4
 800ff46:	db01      	blt.n	800ff4c <__sfputc_r+0x16>
 800ff48:	290a      	cmp	r1, #10
 800ff4a:	d103      	bne.n	800ff54 <__sfputc_r+0x1e>
 800ff4c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ff50:	f000 b932 	b.w	80101b8 <__swbuf_r>
 800ff54:	6813      	ldr	r3, [r2, #0]
 800ff56:	1c58      	adds	r0, r3, #1
 800ff58:	6010      	str	r0, [r2, #0]
 800ff5a:	7019      	strb	r1, [r3, #0]
 800ff5c:	4608      	mov	r0, r1
 800ff5e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ff62:	4770      	bx	lr

0800ff64 <__sfputs_r>:
 800ff64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ff66:	4606      	mov	r6, r0
 800ff68:	460f      	mov	r7, r1
 800ff6a:	4614      	mov	r4, r2
 800ff6c:	18d5      	adds	r5, r2, r3
 800ff6e:	42ac      	cmp	r4, r5
 800ff70:	d101      	bne.n	800ff76 <__sfputs_r+0x12>
 800ff72:	2000      	movs	r0, #0
 800ff74:	e007      	b.n	800ff86 <__sfputs_r+0x22>
 800ff76:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ff7a:	463a      	mov	r2, r7
 800ff7c:	4630      	mov	r0, r6
 800ff7e:	f7ff ffda 	bl	800ff36 <__sfputc_r>
 800ff82:	1c43      	adds	r3, r0, #1
 800ff84:	d1f3      	bne.n	800ff6e <__sfputs_r+0xa>
 800ff86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ff88 <_vfiprintf_r>:
 800ff88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff8c:	460d      	mov	r5, r1
 800ff8e:	b09d      	sub	sp, #116	@ 0x74
 800ff90:	4614      	mov	r4, r2
 800ff92:	4698      	mov	r8, r3
 800ff94:	4606      	mov	r6, r0
 800ff96:	b118      	cbz	r0, 800ffa0 <_vfiprintf_r+0x18>
 800ff98:	6a03      	ldr	r3, [r0, #32]
 800ff9a:	b90b      	cbnz	r3, 800ffa0 <_vfiprintf_r+0x18>
 800ff9c:	f7fd fc14 	bl	800d7c8 <__sinit>
 800ffa0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ffa2:	07d9      	lsls	r1, r3, #31
 800ffa4:	d405      	bmi.n	800ffb2 <_vfiprintf_r+0x2a>
 800ffa6:	89ab      	ldrh	r3, [r5, #12]
 800ffa8:	059a      	lsls	r2, r3, #22
 800ffaa:	d402      	bmi.n	800ffb2 <_vfiprintf_r+0x2a>
 800ffac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ffae:	f7fd fe14 	bl	800dbda <__retarget_lock_acquire_recursive>
 800ffb2:	89ab      	ldrh	r3, [r5, #12]
 800ffb4:	071b      	lsls	r3, r3, #28
 800ffb6:	d501      	bpl.n	800ffbc <_vfiprintf_r+0x34>
 800ffb8:	692b      	ldr	r3, [r5, #16]
 800ffba:	b99b      	cbnz	r3, 800ffe4 <_vfiprintf_r+0x5c>
 800ffbc:	4629      	mov	r1, r5
 800ffbe:	4630      	mov	r0, r6
 800ffc0:	f000 f938 	bl	8010234 <__swsetup_r>
 800ffc4:	b170      	cbz	r0, 800ffe4 <_vfiprintf_r+0x5c>
 800ffc6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ffc8:	07dc      	lsls	r4, r3, #31
 800ffca:	d504      	bpl.n	800ffd6 <_vfiprintf_r+0x4e>
 800ffcc:	f04f 30ff 	mov.w	r0, #4294967295
 800ffd0:	b01d      	add	sp, #116	@ 0x74
 800ffd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ffd6:	89ab      	ldrh	r3, [r5, #12]
 800ffd8:	0598      	lsls	r0, r3, #22
 800ffda:	d4f7      	bmi.n	800ffcc <_vfiprintf_r+0x44>
 800ffdc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ffde:	f7fd fdfd 	bl	800dbdc <__retarget_lock_release_recursive>
 800ffe2:	e7f3      	b.n	800ffcc <_vfiprintf_r+0x44>
 800ffe4:	2300      	movs	r3, #0
 800ffe6:	9309      	str	r3, [sp, #36]	@ 0x24
 800ffe8:	2320      	movs	r3, #32
 800ffea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ffee:	f8cd 800c 	str.w	r8, [sp, #12]
 800fff2:	2330      	movs	r3, #48	@ 0x30
 800fff4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80101a4 <_vfiprintf_r+0x21c>
 800fff8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800fffc:	f04f 0901 	mov.w	r9, #1
 8010000:	4623      	mov	r3, r4
 8010002:	469a      	mov	sl, r3
 8010004:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010008:	b10a      	cbz	r2, 801000e <_vfiprintf_r+0x86>
 801000a:	2a25      	cmp	r2, #37	@ 0x25
 801000c:	d1f9      	bne.n	8010002 <_vfiprintf_r+0x7a>
 801000e:	ebba 0b04 	subs.w	fp, sl, r4
 8010012:	d00b      	beq.n	801002c <_vfiprintf_r+0xa4>
 8010014:	465b      	mov	r3, fp
 8010016:	4622      	mov	r2, r4
 8010018:	4629      	mov	r1, r5
 801001a:	4630      	mov	r0, r6
 801001c:	f7ff ffa2 	bl	800ff64 <__sfputs_r>
 8010020:	3001      	adds	r0, #1
 8010022:	f000 80a7 	beq.w	8010174 <_vfiprintf_r+0x1ec>
 8010026:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010028:	445a      	add	r2, fp
 801002a:	9209      	str	r2, [sp, #36]	@ 0x24
 801002c:	f89a 3000 	ldrb.w	r3, [sl]
 8010030:	2b00      	cmp	r3, #0
 8010032:	f000 809f 	beq.w	8010174 <_vfiprintf_r+0x1ec>
 8010036:	2300      	movs	r3, #0
 8010038:	f04f 32ff 	mov.w	r2, #4294967295
 801003c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010040:	f10a 0a01 	add.w	sl, sl, #1
 8010044:	9304      	str	r3, [sp, #16]
 8010046:	9307      	str	r3, [sp, #28]
 8010048:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801004c:	931a      	str	r3, [sp, #104]	@ 0x68
 801004e:	4654      	mov	r4, sl
 8010050:	2205      	movs	r2, #5
 8010052:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010056:	4853      	ldr	r0, [pc, #332]	@ (80101a4 <_vfiprintf_r+0x21c>)
 8010058:	f7f0 f952 	bl	8000300 <memchr>
 801005c:	9a04      	ldr	r2, [sp, #16]
 801005e:	b9d8      	cbnz	r0, 8010098 <_vfiprintf_r+0x110>
 8010060:	06d1      	lsls	r1, r2, #27
 8010062:	bf44      	itt	mi
 8010064:	2320      	movmi	r3, #32
 8010066:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801006a:	0713      	lsls	r3, r2, #28
 801006c:	bf44      	itt	mi
 801006e:	232b      	movmi	r3, #43	@ 0x2b
 8010070:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010074:	f89a 3000 	ldrb.w	r3, [sl]
 8010078:	2b2a      	cmp	r3, #42	@ 0x2a
 801007a:	d015      	beq.n	80100a8 <_vfiprintf_r+0x120>
 801007c:	9a07      	ldr	r2, [sp, #28]
 801007e:	4654      	mov	r4, sl
 8010080:	2000      	movs	r0, #0
 8010082:	f04f 0c0a 	mov.w	ip, #10
 8010086:	4621      	mov	r1, r4
 8010088:	f811 3b01 	ldrb.w	r3, [r1], #1
 801008c:	3b30      	subs	r3, #48	@ 0x30
 801008e:	2b09      	cmp	r3, #9
 8010090:	d94b      	bls.n	801012a <_vfiprintf_r+0x1a2>
 8010092:	b1b0      	cbz	r0, 80100c2 <_vfiprintf_r+0x13a>
 8010094:	9207      	str	r2, [sp, #28]
 8010096:	e014      	b.n	80100c2 <_vfiprintf_r+0x13a>
 8010098:	eba0 0308 	sub.w	r3, r0, r8
 801009c:	fa09 f303 	lsl.w	r3, r9, r3
 80100a0:	4313      	orrs	r3, r2
 80100a2:	9304      	str	r3, [sp, #16]
 80100a4:	46a2      	mov	sl, r4
 80100a6:	e7d2      	b.n	801004e <_vfiprintf_r+0xc6>
 80100a8:	9b03      	ldr	r3, [sp, #12]
 80100aa:	1d19      	adds	r1, r3, #4
 80100ac:	681b      	ldr	r3, [r3, #0]
 80100ae:	9103      	str	r1, [sp, #12]
 80100b0:	2b00      	cmp	r3, #0
 80100b2:	bfbb      	ittet	lt
 80100b4:	425b      	neglt	r3, r3
 80100b6:	f042 0202 	orrlt.w	r2, r2, #2
 80100ba:	9307      	strge	r3, [sp, #28]
 80100bc:	9307      	strlt	r3, [sp, #28]
 80100be:	bfb8      	it	lt
 80100c0:	9204      	strlt	r2, [sp, #16]
 80100c2:	7823      	ldrb	r3, [r4, #0]
 80100c4:	2b2e      	cmp	r3, #46	@ 0x2e
 80100c6:	d10a      	bne.n	80100de <_vfiprintf_r+0x156>
 80100c8:	7863      	ldrb	r3, [r4, #1]
 80100ca:	2b2a      	cmp	r3, #42	@ 0x2a
 80100cc:	d132      	bne.n	8010134 <_vfiprintf_r+0x1ac>
 80100ce:	9b03      	ldr	r3, [sp, #12]
 80100d0:	1d1a      	adds	r2, r3, #4
 80100d2:	681b      	ldr	r3, [r3, #0]
 80100d4:	9203      	str	r2, [sp, #12]
 80100d6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80100da:	3402      	adds	r4, #2
 80100dc:	9305      	str	r3, [sp, #20]
 80100de:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80101b4 <_vfiprintf_r+0x22c>
 80100e2:	7821      	ldrb	r1, [r4, #0]
 80100e4:	2203      	movs	r2, #3
 80100e6:	4650      	mov	r0, sl
 80100e8:	f7f0 f90a 	bl	8000300 <memchr>
 80100ec:	b138      	cbz	r0, 80100fe <_vfiprintf_r+0x176>
 80100ee:	9b04      	ldr	r3, [sp, #16]
 80100f0:	eba0 000a 	sub.w	r0, r0, sl
 80100f4:	2240      	movs	r2, #64	@ 0x40
 80100f6:	4082      	lsls	r2, r0
 80100f8:	4313      	orrs	r3, r2
 80100fa:	3401      	adds	r4, #1
 80100fc:	9304      	str	r3, [sp, #16]
 80100fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010102:	4829      	ldr	r0, [pc, #164]	@ (80101a8 <_vfiprintf_r+0x220>)
 8010104:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010108:	2206      	movs	r2, #6
 801010a:	f7f0 f8f9 	bl	8000300 <memchr>
 801010e:	2800      	cmp	r0, #0
 8010110:	d03f      	beq.n	8010192 <_vfiprintf_r+0x20a>
 8010112:	4b26      	ldr	r3, [pc, #152]	@ (80101ac <_vfiprintf_r+0x224>)
 8010114:	bb1b      	cbnz	r3, 801015e <_vfiprintf_r+0x1d6>
 8010116:	9b03      	ldr	r3, [sp, #12]
 8010118:	3307      	adds	r3, #7
 801011a:	f023 0307 	bic.w	r3, r3, #7
 801011e:	3308      	adds	r3, #8
 8010120:	9303      	str	r3, [sp, #12]
 8010122:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010124:	443b      	add	r3, r7
 8010126:	9309      	str	r3, [sp, #36]	@ 0x24
 8010128:	e76a      	b.n	8010000 <_vfiprintf_r+0x78>
 801012a:	fb0c 3202 	mla	r2, ip, r2, r3
 801012e:	460c      	mov	r4, r1
 8010130:	2001      	movs	r0, #1
 8010132:	e7a8      	b.n	8010086 <_vfiprintf_r+0xfe>
 8010134:	2300      	movs	r3, #0
 8010136:	3401      	adds	r4, #1
 8010138:	9305      	str	r3, [sp, #20]
 801013a:	4619      	mov	r1, r3
 801013c:	f04f 0c0a 	mov.w	ip, #10
 8010140:	4620      	mov	r0, r4
 8010142:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010146:	3a30      	subs	r2, #48	@ 0x30
 8010148:	2a09      	cmp	r2, #9
 801014a:	d903      	bls.n	8010154 <_vfiprintf_r+0x1cc>
 801014c:	2b00      	cmp	r3, #0
 801014e:	d0c6      	beq.n	80100de <_vfiprintf_r+0x156>
 8010150:	9105      	str	r1, [sp, #20]
 8010152:	e7c4      	b.n	80100de <_vfiprintf_r+0x156>
 8010154:	fb0c 2101 	mla	r1, ip, r1, r2
 8010158:	4604      	mov	r4, r0
 801015a:	2301      	movs	r3, #1
 801015c:	e7f0      	b.n	8010140 <_vfiprintf_r+0x1b8>
 801015e:	ab03      	add	r3, sp, #12
 8010160:	9300      	str	r3, [sp, #0]
 8010162:	462a      	mov	r2, r5
 8010164:	4b12      	ldr	r3, [pc, #72]	@ (80101b0 <_vfiprintf_r+0x228>)
 8010166:	a904      	add	r1, sp, #16
 8010168:	4630      	mov	r0, r6
 801016a:	f7fc fcf5 	bl	800cb58 <_printf_float>
 801016e:	4607      	mov	r7, r0
 8010170:	1c78      	adds	r0, r7, #1
 8010172:	d1d6      	bne.n	8010122 <_vfiprintf_r+0x19a>
 8010174:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010176:	07d9      	lsls	r1, r3, #31
 8010178:	d405      	bmi.n	8010186 <_vfiprintf_r+0x1fe>
 801017a:	89ab      	ldrh	r3, [r5, #12]
 801017c:	059a      	lsls	r2, r3, #22
 801017e:	d402      	bmi.n	8010186 <_vfiprintf_r+0x1fe>
 8010180:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010182:	f7fd fd2b 	bl	800dbdc <__retarget_lock_release_recursive>
 8010186:	89ab      	ldrh	r3, [r5, #12]
 8010188:	065b      	lsls	r3, r3, #25
 801018a:	f53f af1f 	bmi.w	800ffcc <_vfiprintf_r+0x44>
 801018e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010190:	e71e      	b.n	800ffd0 <_vfiprintf_r+0x48>
 8010192:	ab03      	add	r3, sp, #12
 8010194:	9300      	str	r3, [sp, #0]
 8010196:	462a      	mov	r2, r5
 8010198:	4b05      	ldr	r3, [pc, #20]	@ (80101b0 <_vfiprintf_r+0x228>)
 801019a:	a904      	add	r1, sp, #16
 801019c:	4630      	mov	r0, r6
 801019e:	f7fc ff63 	bl	800d068 <_printf_i>
 80101a2:	e7e4      	b.n	801016e <_vfiprintf_r+0x1e6>
 80101a4:	08011d1d 	.word	0x08011d1d
 80101a8:	08011d27 	.word	0x08011d27
 80101ac:	0800cb59 	.word	0x0800cb59
 80101b0:	0800ff65 	.word	0x0800ff65
 80101b4:	08011d23 	.word	0x08011d23

080101b8 <__swbuf_r>:
 80101b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80101ba:	460e      	mov	r6, r1
 80101bc:	4614      	mov	r4, r2
 80101be:	4605      	mov	r5, r0
 80101c0:	b118      	cbz	r0, 80101ca <__swbuf_r+0x12>
 80101c2:	6a03      	ldr	r3, [r0, #32]
 80101c4:	b90b      	cbnz	r3, 80101ca <__swbuf_r+0x12>
 80101c6:	f7fd faff 	bl	800d7c8 <__sinit>
 80101ca:	69a3      	ldr	r3, [r4, #24]
 80101cc:	60a3      	str	r3, [r4, #8]
 80101ce:	89a3      	ldrh	r3, [r4, #12]
 80101d0:	071a      	lsls	r2, r3, #28
 80101d2:	d501      	bpl.n	80101d8 <__swbuf_r+0x20>
 80101d4:	6923      	ldr	r3, [r4, #16]
 80101d6:	b943      	cbnz	r3, 80101ea <__swbuf_r+0x32>
 80101d8:	4621      	mov	r1, r4
 80101da:	4628      	mov	r0, r5
 80101dc:	f000 f82a 	bl	8010234 <__swsetup_r>
 80101e0:	b118      	cbz	r0, 80101ea <__swbuf_r+0x32>
 80101e2:	f04f 37ff 	mov.w	r7, #4294967295
 80101e6:	4638      	mov	r0, r7
 80101e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80101ea:	6823      	ldr	r3, [r4, #0]
 80101ec:	6922      	ldr	r2, [r4, #16]
 80101ee:	1a98      	subs	r0, r3, r2
 80101f0:	6963      	ldr	r3, [r4, #20]
 80101f2:	b2f6      	uxtb	r6, r6
 80101f4:	4283      	cmp	r3, r0
 80101f6:	4637      	mov	r7, r6
 80101f8:	dc05      	bgt.n	8010206 <__swbuf_r+0x4e>
 80101fa:	4621      	mov	r1, r4
 80101fc:	4628      	mov	r0, r5
 80101fe:	f7ff fded 	bl	800fddc <_fflush_r>
 8010202:	2800      	cmp	r0, #0
 8010204:	d1ed      	bne.n	80101e2 <__swbuf_r+0x2a>
 8010206:	68a3      	ldr	r3, [r4, #8]
 8010208:	3b01      	subs	r3, #1
 801020a:	60a3      	str	r3, [r4, #8]
 801020c:	6823      	ldr	r3, [r4, #0]
 801020e:	1c5a      	adds	r2, r3, #1
 8010210:	6022      	str	r2, [r4, #0]
 8010212:	701e      	strb	r6, [r3, #0]
 8010214:	6962      	ldr	r2, [r4, #20]
 8010216:	1c43      	adds	r3, r0, #1
 8010218:	429a      	cmp	r2, r3
 801021a:	d004      	beq.n	8010226 <__swbuf_r+0x6e>
 801021c:	89a3      	ldrh	r3, [r4, #12]
 801021e:	07db      	lsls	r3, r3, #31
 8010220:	d5e1      	bpl.n	80101e6 <__swbuf_r+0x2e>
 8010222:	2e0a      	cmp	r6, #10
 8010224:	d1df      	bne.n	80101e6 <__swbuf_r+0x2e>
 8010226:	4621      	mov	r1, r4
 8010228:	4628      	mov	r0, r5
 801022a:	f7ff fdd7 	bl	800fddc <_fflush_r>
 801022e:	2800      	cmp	r0, #0
 8010230:	d0d9      	beq.n	80101e6 <__swbuf_r+0x2e>
 8010232:	e7d6      	b.n	80101e2 <__swbuf_r+0x2a>

08010234 <__swsetup_r>:
 8010234:	b538      	push	{r3, r4, r5, lr}
 8010236:	4b29      	ldr	r3, [pc, #164]	@ (80102dc <__swsetup_r+0xa8>)
 8010238:	4605      	mov	r5, r0
 801023a:	6818      	ldr	r0, [r3, #0]
 801023c:	460c      	mov	r4, r1
 801023e:	b118      	cbz	r0, 8010248 <__swsetup_r+0x14>
 8010240:	6a03      	ldr	r3, [r0, #32]
 8010242:	b90b      	cbnz	r3, 8010248 <__swsetup_r+0x14>
 8010244:	f7fd fac0 	bl	800d7c8 <__sinit>
 8010248:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801024c:	0719      	lsls	r1, r3, #28
 801024e:	d422      	bmi.n	8010296 <__swsetup_r+0x62>
 8010250:	06da      	lsls	r2, r3, #27
 8010252:	d407      	bmi.n	8010264 <__swsetup_r+0x30>
 8010254:	2209      	movs	r2, #9
 8010256:	602a      	str	r2, [r5, #0]
 8010258:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801025c:	81a3      	strh	r3, [r4, #12]
 801025e:	f04f 30ff 	mov.w	r0, #4294967295
 8010262:	e033      	b.n	80102cc <__swsetup_r+0x98>
 8010264:	0758      	lsls	r0, r3, #29
 8010266:	d512      	bpl.n	801028e <__swsetup_r+0x5a>
 8010268:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801026a:	b141      	cbz	r1, 801027e <__swsetup_r+0x4a>
 801026c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010270:	4299      	cmp	r1, r3
 8010272:	d002      	beq.n	801027a <__swsetup_r+0x46>
 8010274:	4628      	mov	r0, r5
 8010276:	f7fe fad5 	bl	800e824 <_free_r>
 801027a:	2300      	movs	r3, #0
 801027c:	6363      	str	r3, [r4, #52]	@ 0x34
 801027e:	89a3      	ldrh	r3, [r4, #12]
 8010280:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010284:	81a3      	strh	r3, [r4, #12]
 8010286:	2300      	movs	r3, #0
 8010288:	6063      	str	r3, [r4, #4]
 801028a:	6923      	ldr	r3, [r4, #16]
 801028c:	6023      	str	r3, [r4, #0]
 801028e:	89a3      	ldrh	r3, [r4, #12]
 8010290:	f043 0308 	orr.w	r3, r3, #8
 8010294:	81a3      	strh	r3, [r4, #12]
 8010296:	6923      	ldr	r3, [r4, #16]
 8010298:	b94b      	cbnz	r3, 80102ae <__swsetup_r+0x7a>
 801029a:	89a3      	ldrh	r3, [r4, #12]
 801029c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80102a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80102a4:	d003      	beq.n	80102ae <__swsetup_r+0x7a>
 80102a6:	4621      	mov	r1, r4
 80102a8:	4628      	mov	r0, r5
 80102aa:	f000 f88b 	bl	80103c4 <__smakebuf_r>
 80102ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80102b2:	f013 0201 	ands.w	r2, r3, #1
 80102b6:	d00a      	beq.n	80102ce <__swsetup_r+0x9a>
 80102b8:	2200      	movs	r2, #0
 80102ba:	60a2      	str	r2, [r4, #8]
 80102bc:	6962      	ldr	r2, [r4, #20]
 80102be:	4252      	negs	r2, r2
 80102c0:	61a2      	str	r2, [r4, #24]
 80102c2:	6922      	ldr	r2, [r4, #16]
 80102c4:	b942      	cbnz	r2, 80102d8 <__swsetup_r+0xa4>
 80102c6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80102ca:	d1c5      	bne.n	8010258 <__swsetup_r+0x24>
 80102cc:	bd38      	pop	{r3, r4, r5, pc}
 80102ce:	0799      	lsls	r1, r3, #30
 80102d0:	bf58      	it	pl
 80102d2:	6962      	ldrpl	r2, [r4, #20]
 80102d4:	60a2      	str	r2, [r4, #8]
 80102d6:	e7f4      	b.n	80102c2 <__swsetup_r+0x8e>
 80102d8:	2000      	movs	r0, #0
 80102da:	e7f7      	b.n	80102cc <__swsetup_r+0x98>
 80102dc:	24000350 	.word	0x24000350

080102e0 <_raise_r>:
 80102e0:	291f      	cmp	r1, #31
 80102e2:	b538      	push	{r3, r4, r5, lr}
 80102e4:	4605      	mov	r5, r0
 80102e6:	460c      	mov	r4, r1
 80102e8:	d904      	bls.n	80102f4 <_raise_r+0x14>
 80102ea:	2316      	movs	r3, #22
 80102ec:	6003      	str	r3, [r0, #0]
 80102ee:	f04f 30ff 	mov.w	r0, #4294967295
 80102f2:	bd38      	pop	{r3, r4, r5, pc}
 80102f4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80102f6:	b112      	cbz	r2, 80102fe <_raise_r+0x1e>
 80102f8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80102fc:	b94b      	cbnz	r3, 8010312 <_raise_r+0x32>
 80102fe:	4628      	mov	r0, r5
 8010300:	f000 f830 	bl	8010364 <_getpid_r>
 8010304:	4622      	mov	r2, r4
 8010306:	4601      	mov	r1, r0
 8010308:	4628      	mov	r0, r5
 801030a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801030e:	f000 b817 	b.w	8010340 <_kill_r>
 8010312:	2b01      	cmp	r3, #1
 8010314:	d00a      	beq.n	801032c <_raise_r+0x4c>
 8010316:	1c59      	adds	r1, r3, #1
 8010318:	d103      	bne.n	8010322 <_raise_r+0x42>
 801031a:	2316      	movs	r3, #22
 801031c:	6003      	str	r3, [r0, #0]
 801031e:	2001      	movs	r0, #1
 8010320:	e7e7      	b.n	80102f2 <_raise_r+0x12>
 8010322:	2100      	movs	r1, #0
 8010324:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8010328:	4620      	mov	r0, r4
 801032a:	4798      	blx	r3
 801032c:	2000      	movs	r0, #0
 801032e:	e7e0      	b.n	80102f2 <_raise_r+0x12>

08010330 <raise>:
 8010330:	4b02      	ldr	r3, [pc, #8]	@ (801033c <raise+0xc>)
 8010332:	4601      	mov	r1, r0
 8010334:	6818      	ldr	r0, [r3, #0]
 8010336:	f7ff bfd3 	b.w	80102e0 <_raise_r>
 801033a:	bf00      	nop
 801033c:	24000350 	.word	0x24000350

08010340 <_kill_r>:
 8010340:	b538      	push	{r3, r4, r5, lr}
 8010342:	4d07      	ldr	r5, [pc, #28]	@ (8010360 <_kill_r+0x20>)
 8010344:	2300      	movs	r3, #0
 8010346:	4604      	mov	r4, r0
 8010348:	4608      	mov	r0, r1
 801034a:	4611      	mov	r1, r2
 801034c:	602b      	str	r3, [r5, #0]
 801034e:	f7f4 f8f9 	bl	8004544 <_kill>
 8010352:	1c43      	adds	r3, r0, #1
 8010354:	d102      	bne.n	801035c <_kill_r+0x1c>
 8010356:	682b      	ldr	r3, [r5, #0]
 8010358:	b103      	cbz	r3, 801035c <_kill_r+0x1c>
 801035a:	6023      	str	r3, [r4, #0]
 801035c:	bd38      	pop	{r3, r4, r5, pc}
 801035e:	bf00      	nop
 8010360:	24006690 	.word	0x24006690

08010364 <_getpid_r>:
 8010364:	f7f4 b8ec 	b.w	8004540 <_getpid>

08010368 <_malloc_usable_size_r>:
 8010368:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801036c:	1f18      	subs	r0, r3, #4
 801036e:	2b00      	cmp	r3, #0
 8010370:	bfbc      	itt	lt
 8010372:	580b      	ldrlt	r3, [r1, r0]
 8010374:	18c0      	addlt	r0, r0, r3
 8010376:	4770      	bx	lr

08010378 <__swhatbuf_r>:
 8010378:	b570      	push	{r4, r5, r6, lr}
 801037a:	460c      	mov	r4, r1
 801037c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010380:	2900      	cmp	r1, #0
 8010382:	b096      	sub	sp, #88	@ 0x58
 8010384:	4615      	mov	r5, r2
 8010386:	461e      	mov	r6, r3
 8010388:	da0d      	bge.n	80103a6 <__swhatbuf_r+0x2e>
 801038a:	89a3      	ldrh	r3, [r4, #12]
 801038c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010390:	f04f 0100 	mov.w	r1, #0
 8010394:	bf14      	ite	ne
 8010396:	2340      	movne	r3, #64	@ 0x40
 8010398:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801039c:	2000      	movs	r0, #0
 801039e:	6031      	str	r1, [r6, #0]
 80103a0:	602b      	str	r3, [r5, #0]
 80103a2:	b016      	add	sp, #88	@ 0x58
 80103a4:	bd70      	pop	{r4, r5, r6, pc}
 80103a6:	466a      	mov	r2, sp
 80103a8:	f000 f848 	bl	801043c <_fstat_r>
 80103ac:	2800      	cmp	r0, #0
 80103ae:	dbec      	blt.n	801038a <__swhatbuf_r+0x12>
 80103b0:	9901      	ldr	r1, [sp, #4]
 80103b2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80103b6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80103ba:	4259      	negs	r1, r3
 80103bc:	4159      	adcs	r1, r3
 80103be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80103c2:	e7eb      	b.n	801039c <__swhatbuf_r+0x24>

080103c4 <__smakebuf_r>:
 80103c4:	898b      	ldrh	r3, [r1, #12]
 80103c6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80103c8:	079d      	lsls	r5, r3, #30
 80103ca:	4606      	mov	r6, r0
 80103cc:	460c      	mov	r4, r1
 80103ce:	d507      	bpl.n	80103e0 <__smakebuf_r+0x1c>
 80103d0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80103d4:	6023      	str	r3, [r4, #0]
 80103d6:	6123      	str	r3, [r4, #16]
 80103d8:	2301      	movs	r3, #1
 80103da:	6163      	str	r3, [r4, #20]
 80103dc:	b003      	add	sp, #12
 80103de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80103e0:	ab01      	add	r3, sp, #4
 80103e2:	466a      	mov	r2, sp
 80103e4:	f7ff ffc8 	bl	8010378 <__swhatbuf_r>
 80103e8:	9f00      	ldr	r7, [sp, #0]
 80103ea:	4605      	mov	r5, r0
 80103ec:	4639      	mov	r1, r7
 80103ee:	4630      	mov	r0, r6
 80103f0:	f7fe fdc6 	bl	800ef80 <_malloc_r>
 80103f4:	b948      	cbnz	r0, 801040a <__smakebuf_r+0x46>
 80103f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80103fa:	059a      	lsls	r2, r3, #22
 80103fc:	d4ee      	bmi.n	80103dc <__smakebuf_r+0x18>
 80103fe:	f023 0303 	bic.w	r3, r3, #3
 8010402:	f043 0302 	orr.w	r3, r3, #2
 8010406:	81a3      	strh	r3, [r4, #12]
 8010408:	e7e2      	b.n	80103d0 <__smakebuf_r+0xc>
 801040a:	89a3      	ldrh	r3, [r4, #12]
 801040c:	6020      	str	r0, [r4, #0]
 801040e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010412:	81a3      	strh	r3, [r4, #12]
 8010414:	9b01      	ldr	r3, [sp, #4]
 8010416:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801041a:	b15b      	cbz	r3, 8010434 <__smakebuf_r+0x70>
 801041c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010420:	4630      	mov	r0, r6
 8010422:	f000 f81d 	bl	8010460 <_isatty_r>
 8010426:	b128      	cbz	r0, 8010434 <__smakebuf_r+0x70>
 8010428:	89a3      	ldrh	r3, [r4, #12]
 801042a:	f023 0303 	bic.w	r3, r3, #3
 801042e:	f043 0301 	orr.w	r3, r3, #1
 8010432:	81a3      	strh	r3, [r4, #12]
 8010434:	89a3      	ldrh	r3, [r4, #12]
 8010436:	431d      	orrs	r5, r3
 8010438:	81a5      	strh	r5, [r4, #12]
 801043a:	e7cf      	b.n	80103dc <__smakebuf_r+0x18>

0801043c <_fstat_r>:
 801043c:	b538      	push	{r3, r4, r5, lr}
 801043e:	4d07      	ldr	r5, [pc, #28]	@ (801045c <_fstat_r+0x20>)
 8010440:	2300      	movs	r3, #0
 8010442:	4604      	mov	r4, r0
 8010444:	4608      	mov	r0, r1
 8010446:	4611      	mov	r1, r2
 8010448:	602b      	str	r3, [r5, #0]
 801044a:	f7f4 f8a8 	bl	800459e <_fstat>
 801044e:	1c43      	adds	r3, r0, #1
 8010450:	d102      	bne.n	8010458 <_fstat_r+0x1c>
 8010452:	682b      	ldr	r3, [r5, #0]
 8010454:	b103      	cbz	r3, 8010458 <_fstat_r+0x1c>
 8010456:	6023      	str	r3, [r4, #0]
 8010458:	bd38      	pop	{r3, r4, r5, pc}
 801045a:	bf00      	nop
 801045c:	24006690 	.word	0x24006690

08010460 <_isatty_r>:
 8010460:	b538      	push	{r3, r4, r5, lr}
 8010462:	4d06      	ldr	r5, [pc, #24]	@ (801047c <_isatty_r+0x1c>)
 8010464:	2300      	movs	r3, #0
 8010466:	4604      	mov	r4, r0
 8010468:	4608      	mov	r0, r1
 801046a:	602b      	str	r3, [r5, #0]
 801046c:	f7f4 f89c 	bl	80045a8 <_isatty>
 8010470:	1c43      	adds	r3, r0, #1
 8010472:	d102      	bne.n	801047a <_isatty_r+0x1a>
 8010474:	682b      	ldr	r3, [r5, #0]
 8010476:	b103      	cbz	r3, 801047a <_isatty_r+0x1a>
 8010478:	6023      	str	r3, [r4, #0]
 801047a:	bd38      	pop	{r3, r4, r5, pc}
 801047c:	24006690 	.word	0x24006690

08010480 <sqrtf>:
 8010480:	b508      	push	{r3, lr}
 8010482:	ed2d 8b02 	vpush	{d8}
 8010486:	eeb0 8a40 	vmov.f32	s16, s0
 801048a:	f000 f9c2 	bl	8010812 <__ieee754_sqrtf>
 801048e:	eeb4 8a48 	vcmp.f32	s16, s16
 8010492:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010496:	d60c      	bvs.n	80104b2 <sqrtf+0x32>
 8010498:	eddf 8a07 	vldr	s17, [pc, #28]	@ 80104b8 <sqrtf+0x38>
 801049c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80104a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80104a4:	d505      	bpl.n	80104b2 <sqrtf+0x32>
 80104a6:	f7fd fb6d 	bl	800db84 <__errno>
 80104aa:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80104ae:	2321      	movs	r3, #33	@ 0x21
 80104b0:	6003      	str	r3, [r0, #0]
 80104b2:	ecbd 8b02 	vpop	{d8}
 80104b6:	bd08      	pop	{r3, pc}
 80104b8:	00000000 	.word	0x00000000

080104bc <sinf_poly>:
 80104bc:	07cb      	lsls	r3, r1, #31
 80104be:	d412      	bmi.n	80104e6 <sinf_poly+0x2a>
 80104c0:	ee21 5b00 	vmul.f64	d5, d1, d0
 80104c4:	ed90 6b1a 	vldr	d6, [r0, #104]	@ 0x68
 80104c8:	ed90 7b18 	vldr	d7, [r0, #96]	@ 0x60
 80104cc:	eea6 7b01 	vfma.f64	d7, d6, d1
 80104d0:	ed90 6b16 	vldr	d6, [r0, #88]	@ 0x58
 80104d4:	ee21 1b05 	vmul.f64	d1, d1, d5
 80104d8:	eea6 0b05 	vfma.f64	d0, d6, d5
 80104dc:	eea7 0b01 	vfma.f64	d0, d7, d1
 80104e0:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 80104e4:	4770      	bx	lr
 80104e6:	ed90 6b14 	vldr	d6, [r0, #80]	@ 0x50
 80104ea:	ee21 5b01 	vmul.f64	d5, d1, d1
 80104ee:	ed90 7b12 	vldr	d7, [r0, #72]	@ 0x48
 80104f2:	ed90 0b0c 	vldr	d0, [r0, #48]	@ 0x30
 80104f6:	eea1 7b06 	vfma.f64	d7, d1, d6
 80104fa:	ed90 6b0e 	vldr	d6, [r0, #56]	@ 0x38
 80104fe:	eea1 0b06 	vfma.f64	d0, d1, d6
 8010502:	ed90 6b10 	vldr	d6, [r0, #64]	@ 0x40
 8010506:	ee21 1b05 	vmul.f64	d1, d1, d5
 801050a:	eea5 0b06 	vfma.f64	d0, d5, d6
 801050e:	e7e5      	b.n	80104dc <sinf_poly+0x20>

08010510 <sinf>:
 8010510:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8010512:	ee10 4a10 	vmov	r4, s0
 8010516:	f3c4 530a 	ubfx	r3, r4, #20, #11
 801051a:	f5b3 7f7d 	cmp.w	r3, #1012	@ 0x3f4
 801051e:	eeb7 6ac0 	vcvt.f64.f32	d6, s0
 8010522:	eef0 7a40 	vmov.f32	s15, s0
 8010526:	d218      	bcs.n	801055a <sinf+0x4a>
 8010528:	ee26 1b06 	vmul.f64	d1, d6, d6
 801052c:	f5b3 7f66 	cmp.w	r3, #920	@ 0x398
 8010530:	d20a      	bcs.n	8010548 <sinf+0x38>
 8010532:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 8010536:	d103      	bne.n	8010540 <sinf+0x30>
 8010538:	eeb7 1bc1 	vcvt.f32.f64	s2, d1
 801053c:	ed8d 1a01 	vstr	s2, [sp, #4]
 8010540:	eeb0 0a67 	vmov.f32	s0, s15
 8010544:	b003      	add	sp, #12
 8010546:	bd30      	pop	{r4, r5, pc}
 8010548:	483b      	ldr	r0, [pc, #236]	@ (8010638 <sinf+0x128>)
 801054a:	eeb0 0b46 	vmov.f64	d0, d6
 801054e:	2100      	movs	r1, #0
 8010550:	b003      	add	sp, #12
 8010552:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010556:	f7ff bfb1 	b.w	80104bc <sinf_poly>
 801055a:	f240 422e 	movw	r2, #1070	@ 0x42e
 801055e:	4293      	cmp	r3, r2
 8010560:	d824      	bhi.n	80105ac <sinf+0x9c>
 8010562:	4b35      	ldr	r3, [pc, #212]	@ (8010638 <sinf+0x128>)
 8010564:	ed93 7b08 	vldr	d7, [r3, #32]
 8010568:	ee26 7b07 	vmul.f64	d7, d6, d7
 801056c:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8010570:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 8010574:	ee17 1a90 	vmov	r1, s15
 8010578:	f501 0100 	add.w	r1, r1, #8388608	@ 0x800000
 801057c:	1609      	asrs	r1, r1, #24
 801057e:	ee07 1a90 	vmov	s15, r1
 8010582:	f001 0203 	and.w	r2, r1, #3
 8010586:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 801058a:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 801058e:	ed92 0b00 	vldr	d0, [r2]
 8010592:	ed93 7b0a 	vldr	d7, [r3, #40]	@ 0x28
 8010596:	f011 0f02 	tst.w	r1, #2
 801059a:	eea5 6b47 	vfms.f64	d6, d5, d7
 801059e:	bf08      	it	eq
 80105a0:	4618      	moveq	r0, r3
 80105a2:	ee26 1b06 	vmul.f64	d1, d6, d6
 80105a6:	ee20 0b06 	vmul.f64	d0, d0, d6
 80105aa:	e7d1      	b.n	8010550 <sinf+0x40>
 80105ac:	f5b3 6fff 	cmp.w	r3, #2040	@ 0x7f8
 80105b0:	d237      	bcs.n	8010622 <sinf+0x112>
 80105b2:	4922      	ldr	r1, [pc, #136]	@ (801063c <sinf+0x12c>)
 80105b4:	f3c4 6083 	ubfx	r0, r4, #26, #4
 80105b8:	eb01 0280 	add.w	r2, r1, r0, lsl #2
 80105bc:	f3c4 0316 	ubfx	r3, r4, #0, #23
 80105c0:	f3c4 55c2 	ubfx	r5, r4, #23, #3
 80105c4:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 80105c8:	6a10      	ldr	r0, [r2, #32]
 80105ca:	6912      	ldr	r2, [r2, #16]
 80105cc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80105d0:	40ab      	lsls	r3, r5
 80105d2:	fba0 5003 	umull	r5, r0, r0, r3
 80105d6:	4359      	muls	r1, r3
 80105d8:	fbe3 0102 	umlal	r0, r1, r3, r2
 80105dc:	f101 5300 	add.w	r3, r1, #536870912	@ 0x20000000
 80105e0:	0f9d      	lsrs	r5, r3, #30
 80105e2:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80105e6:	1ac9      	subs	r1, r1, r3
 80105e8:	f7f0 f870 	bl	80006cc <__aeabi_l2d>
 80105ec:	eb05 74d4 	add.w	r4, r5, r4, lsr #31
 80105f0:	4b11      	ldr	r3, [pc, #68]	@ (8010638 <sinf+0x128>)
 80105f2:	f004 0203 	and.w	r2, r4, #3
 80105f6:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 80105fa:	ed9f 6b0d 	vldr	d6, [pc, #52]	@ 8010630 <sinf+0x120>
 80105fe:	ed92 0b00 	vldr	d0, [r2]
 8010602:	ec41 0b17 	vmov	d7, r0, r1
 8010606:	f014 0f02 	tst.w	r4, #2
 801060a:	ee27 7b06 	vmul.f64	d7, d7, d6
 801060e:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 8010612:	4629      	mov	r1, r5
 8010614:	bf08      	it	eq
 8010616:	4618      	moveq	r0, r3
 8010618:	ee27 1b07 	vmul.f64	d1, d7, d7
 801061c:	ee20 0b07 	vmul.f64	d0, d0, d7
 8010620:	e796      	b.n	8010550 <sinf+0x40>
 8010622:	b003      	add	sp, #12
 8010624:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010628:	f000 b8e4 	b.w	80107f4 <__math_invalidf>
 801062c:	f3af 8000 	nop.w
 8010630:	54442d18 	.word	0x54442d18
 8010634:	3c1921fb 	.word	0x3c1921fb
 8010638:	08012060 	.word	0x08012060
 801063c:	08012000 	.word	0x08012000

08010640 <sinf_poly>:
 8010640:	07cb      	lsls	r3, r1, #31
 8010642:	d412      	bmi.n	801066a <sinf_poly+0x2a>
 8010644:	ee21 5b00 	vmul.f64	d5, d1, d0
 8010648:	ed90 6b1a 	vldr	d6, [r0, #104]	@ 0x68
 801064c:	ed90 7b18 	vldr	d7, [r0, #96]	@ 0x60
 8010650:	eea6 7b01 	vfma.f64	d7, d6, d1
 8010654:	ed90 6b16 	vldr	d6, [r0, #88]	@ 0x58
 8010658:	ee21 1b05 	vmul.f64	d1, d1, d5
 801065c:	eea6 0b05 	vfma.f64	d0, d6, d5
 8010660:	eea7 0b01 	vfma.f64	d0, d7, d1
 8010664:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8010668:	4770      	bx	lr
 801066a:	ed90 6b14 	vldr	d6, [r0, #80]	@ 0x50
 801066e:	ee21 5b01 	vmul.f64	d5, d1, d1
 8010672:	ed90 7b12 	vldr	d7, [r0, #72]	@ 0x48
 8010676:	ed90 0b0c 	vldr	d0, [r0, #48]	@ 0x30
 801067a:	eea1 7b06 	vfma.f64	d7, d1, d6
 801067e:	ed90 6b0e 	vldr	d6, [r0, #56]	@ 0x38
 8010682:	eea1 0b06 	vfma.f64	d0, d1, d6
 8010686:	ed90 6b10 	vldr	d6, [r0, #64]	@ 0x40
 801068a:	ee21 1b05 	vmul.f64	d1, d1, d5
 801068e:	eea5 0b06 	vfma.f64	d0, d5, d6
 8010692:	e7e5      	b.n	8010660 <sinf_poly+0x20>
 8010694:	0000      	movs	r0, r0
	...

08010698 <cosf>:
 8010698:	b538      	push	{r3, r4, r5, lr}
 801069a:	ee10 4a10 	vmov	r4, s0
 801069e:	f3c4 530a 	ubfx	r3, r4, #20, #11
 80106a2:	f5b3 7f7d 	cmp.w	r3, #1012	@ 0x3f4
 80106a6:	eeb7 7ac0 	vcvt.f64.f32	d7, s0
 80106aa:	d21f      	bcs.n	80106ec <cosf+0x54>
 80106ac:	ee27 7b07 	vmul.f64	d7, d7, d7
 80106b0:	f5b3 7f66 	cmp.w	r3, #920	@ 0x398
 80106b4:	f0c0 8082 	bcc.w	80107bc <cosf+0x124>
 80106b8:	ee27 4b07 	vmul.f64	d4, d7, d7
 80106bc:	4b44      	ldr	r3, [pc, #272]	@ (80107d0 <cosf+0x138>)
 80106be:	ed93 5b14 	vldr	d5, [r3, #80]	@ 0x50
 80106c2:	ed93 6b12 	vldr	d6, [r3, #72]	@ 0x48
 80106c6:	ed93 0b0c 	vldr	d0, [r3, #48]	@ 0x30
 80106ca:	eea7 6b05 	vfma.f64	d6, d7, d5
 80106ce:	ed93 5b0e 	vldr	d5, [r3, #56]	@ 0x38
 80106d2:	eea7 0b05 	vfma.f64	d0, d7, d5
 80106d6:	ed93 5b10 	vldr	d5, [r3, #64]	@ 0x40
 80106da:	ee27 7b04 	vmul.f64	d7, d7, d4
 80106de:	eea4 0b05 	vfma.f64	d0, d4, d5
 80106e2:	eea6 0b07 	vfma.f64	d0, d6, d7
 80106e6:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 80106ea:	bd38      	pop	{r3, r4, r5, pc}
 80106ec:	f240 422e 	movw	r2, #1070	@ 0x42e
 80106f0:	4293      	cmp	r3, r2
 80106f2:	d829      	bhi.n	8010748 <cosf+0xb0>
 80106f4:	4b36      	ldr	r3, [pc, #216]	@ (80107d0 <cosf+0x138>)
 80106f6:	ed93 6b08 	vldr	d6, [r3, #32]
 80106fa:	ee27 6b06 	vmul.f64	d6, d7, d6
 80106fe:	eefd 6bc6 	vcvt.s32.f64	s13, d6
 8010702:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 8010706:	ee16 1a90 	vmov	r1, s13
 801070a:	f501 0100 	add.w	r1, r1, #8388608	@ 0x800000
 801070e:	1609      	asrs	r1, r1, #24
 8010710:	ee06 1a90 	vmov	s13, r1
 8010714:	f001 0203 	and.w	r2, r1, #3
 8010718:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 801071c:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 8010720:	ed92 0b00 	vldr	d0, [r2]
 8010724:	ed93 6b0a 	vldr	d6, [r3, #40]	@ 0x28
 8010728:	f011 0f02 	tst.w	r1, #2
 801072c:	f081 0101 	eor.w	r1, r1, #1
 8010730:	eea5 7b46 	vfms.f64	d7, d5, d6
 8010734:	bf08      	it	eq
 8010736:	4618      	moveq	r0, r3
 8010738:	ee27 1b07 	vmul.f64	d1, d7, d7
 801073c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010740:	ee20 0b07 	vmul.f64	d0, d0, d7
 8010744:	f7ff bf7c 	b.w	8010640 <sinf_poly>
 8010748:	f5b3 6fff 	cmp.w	r3, #2040	@ 0x7f8
 801074c:	d232      	bcs.n	80107b4 <cosf+0x11c>
 801074e:	4921      	ldr	r1, [pc, #132]	@ (80107d4 <cosf+0x13c>)
 8010750:	f3c4 6083 	ubfx	r0, r4, #26, #4
 8010754:	eb01 0280 	add.w	r2, r1, r0, lsl #2
 8010758:	f3c4 0316 	ubfx	r3, r4, #0, #23
 801075c:	f3c4 55c2 	ubfx	r5, r4, #23, #3
 8010760:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8010764:	6a10      	ldr	r0, [r2, #32]
 8010766:	6912      	ldr	r2, [r2, #16]
 8010768:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 801076c:	40ab      	lsls	r3, r5
 801076e:	fba0 5003 	umull	r5, r0, r0, r3
 8010772:	4359      	muls	r1, r3
 8010774:	fbe3 0102 	umlal	r0, r1, r3, r2
 8010778:	f101 5300 	add.w	r3, r1, #536870912	@ 0x20000000
 801077c:	0f9d      	lsrs	r5, r3, #30
 801077e:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8010782:	1ac9      	subs	r1, r1, r3
 8010784:	f7ef ffa2 	bl	80006cc <__aeabi_l2d>
 8010788:	eb05 74d4 	add.w	r4, r5, r4, lsr #31
 801078c:	4b10      	ldr	r3, [pc, #64]	@ (80107d0 <cosf+0x138>)
 801078e:	ed9f 6b0e 	vldr	d6, [pc, #56]	@ 80107c8 <cosf+0x130>
 8010792:	ec41 0b17 	vmov	d7, r0, r1
 8010796:	f004 0203 	and.w	r2, r4, #3
 801079a:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 801079e:	ed92 0b00 	vldr	d0, [r2]
 80107a2:	ee27 7b06 	vmul.f64	d7, d7, d6
 80107a6:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 80107aa:	f014 0f02 	tst.w	r4, #2
 80107ae:	f085 0101 	eor.w	r1, r5, #1
 80107b2:	e7bf      	b.n	8010734 <cosf+0x9c>
 80107b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80107b8:	f000 b81c 	b.w	80107f4 <__math_invalidf>
 80107bc:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80107c0:	e793      	b.n	80106ea <cosf+0x52>
 80107c2:	bf00      	nop
 80107c4:	f3af 8000 	nop.w
 80107c8:	54442d18 	.word	0x54442d18
 80107cc:	3c1921fb 	.word	0x3c1921fb
 80107d0:	08012060 	.word	0x08012060
 80107d4:	08012000 	.word	0x08012000

080107d8 <with_errnof>:
 80107d8:	b510      	push	{r4, lr}
 80107da:	ed2d 8b02 	vpush	{d8}
 80107de:	eeb0 8a40 	vmov.f32	s16, s0
 80107e2:	4604      	mov	r4, r0
 80107e4:	f7fd f9ce 	bl	800db84 <__errno>
 80107e8:	eeb0 0a48 	vmov.f32	s0, s16
 80107ec:	ecbd 8b02 	vpop	{d8}
 80107f0:	6004      	str	r4, [r0, #0]
 80107f2:	bd10      	pop	{r4, pc}

080107f4 <__math_invalidf>:
 80107f4:	eef0 7a40 	vmov.f32	s15, s0
 80107f8:	ee30 7a40 	vsub.f32	s14, s0, s0
 80107fc:	eef4 7a67 	vcmp.f32	s15, s15
 8010800:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010804:	ee87 0a07 	vdiv.f32	s0, s14, s14
 8010808:	d602      	bvs.n	8010810 <__math_invalidf+0x1c>
 801080a:	2021      	movs	r0, #33	@ 0x21
 801080c:	f7ff bfe4 	b.w	80107d8 <with_errnof>
 8010810:	4770      	bx	lr

08010812 <__ieee754_sqrtf>:
 8010812:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8010816:	4770      	bx	lr

08010818 <_init>:
 8010818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801081a:	bf00      	nop
 801081c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801081e:	bc08      	pop	{r3}
 8010820:	469e      	mov	lr, r3
 8010822:	4770      	bx	lr

08010824 <_fini>:
 8010824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010826:	bf00      	nop
 8010828:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801082a:	bc08      	pop	{r3}
 801082c:	469e      	mov	lr, r3
 801082e:	4770      	bx	lr
