// Seed: 160632525
module module_0;
  wire id_1;
endmodule
module module_1 (
    input supply0 id_0,
    output wire id_1,
    input tri1 id_2,
    output tri0 id_3
    , id_6,
    input tri1 id_4
);
  assign id_3 = 1'b0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wor id_0,
    input tri1 id_1,
    input tri1 id_2,
    input uwire id_3,
    input tri1 id_4,
    input supply1 id_5,
    input wor id_6,
    output wor id_7,
    input wor id_8,
    input supply1 id_9,
    output wire id_10,
    input wire id_11
);
  wire id_13;
  module_0 modCall_1 ();
endmodule
