==============================================================
File generated on Thu Dec 19 02:51:52 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'final_project/matrix_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 103.258 ; gain = 18.402
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 103.258 ; gain = 18.402
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 104.457 ; gain = 19.602
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 104.711 ; gain = 19.855
INFO: [HLS 200-489] Unrolling loop 'OUTPUT_ROW' (final_project/matrix_conv.cpp:25) in function 'matrix_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'OUTPUT_COL' (final_project/matrix_conv.cpp:26) in function 'matrix_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KERNEL_ROW' (final_project/matrix_conv.cpp:28) in function 'matrix_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KERNEL_COL' (final_project/matrix_conv.cpp:29) in function 'matrix_conv' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'a' (final_project/matrix_conv.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (final_project/matrix_conv.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res' (final_project/matrix_conv.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_conv' (final_project/matrix_conv.cpp:7)...512 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 130.621 ; gain = 45.766
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 130.625 ; gain = 45.770
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrix_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (11.477ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'matrix_conv' consists of the following:
	'mul' operation of DSP[279] ('tmp_7_0_6_2_2', final_project/matrix_conv.cpp:30) [274]  (3.36 ns)
	'add' operation of DSP[279] ('tmp48', final_project/matrix_conv.cpp:30) [279]  (3.02 ns)
	'add' operation of DSP[280] ('tmp47', final_project/matrix_conv.cpp:30) [280]  (3.02 ns)
	'add' operation ('tmp45', final_project/matrix_conv.cpp:30) [281]  (2.08 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.285 seconds; current allocated memory: 90.741 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.159 seconds; current allocated memory: 95.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'matrix_conv_mac_muladd_8s_8s_16ns_16_1_1' to 'matrix_conv_mac_mbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_conv_mac_muladd_8s_8s_16s_16_1_1' to 'matrix_conv_mac_mcud' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'matrix_conv' is 5592 from HDL expression: (1'b1 == ap_CS_fsm_state7)
INFO: [RTGEN 206-100] Generating core module 'matrix_conv_mac_mbkb': 256 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matrix_conv_mac_mcud': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_conv'.
INFO: [HLS 200-111]  Elapsed time: 1.645 seconds; current allocated memory: 105.918 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 188.805 ; gain = 103.949
INFO: [SYSC 207-301] Generating SystemC RTL for matrix_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for matrix_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for matrix_conv.
INFO: [HLS 200-112] Total elapsed time: 19.949 seconds; peak allocated memory: 105.918 MB.
==============================================================
File generated on Thu Dec 19 02:53:01 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'final_project/matrix_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 102.957 ; gain = 18.195
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 102.957 ; gain = 18.195
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 104.438 ; gain = 19.676
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 104.691 ; gain = 19.930
INFO: [HLS 200-489] Unrolling loop 'OUTPUT_ROW' (final_project/matrix_conv.cpp:25) in function 'matrix_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'OUTPUT_COL' (final_project/matrix_conv.cpp:26) in function 'matrix_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KERNEL_ROW' (final_project/matrix_conv.cpp:28) in function 'matrix_conv' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'a' (final_project/matrix_conv.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (final_project/matrix_conv.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res' (final_project/matrix_conv.cpp:9) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 141.977 ; gain = 57.215
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 177.848 ; gain = 93.086
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrix_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.33 seconds; current allocated memory: 131.925 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 192 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.64 seconds; current allocated memory: 144.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'matrix_conv_mac_muladd_8s_8s_16ns_16_1_1' to 'matrix_conv_mac_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrix_conv_mac_mbkb': 192 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_conv'.
INFO: [HLS 200-111]  Elapsed time: 3.095 seconds; current allocated memory: 162.786 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 290.199 ; gain = 205.438
INFO: [SYSC 207-301] Generating SystemC RTL for matrix_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for matrix_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for matrix_conv.
INFO: [HLS 200-112] Total elapsed time: 28.379 seconds; peak allocated memory: 162.786 MB.
==============================================================
File generated on Thu Dec 19 02:54:01 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'final_project/matrix_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 103.000 ; gain = 18.031
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 103.000 ; gain = 18.031
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.160 ; gain = 19.191
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.676 ; gain = 19.707
INFO: [HLS 200-489] Unrolling loop 'OUTPUT_COL' (final_project/matrix_conv.cpp:26) in function 'matrix_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KERNEL_ROW' (final_project/matrix_conv.cpp:28) in function 'matrix_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KERNEL_COL' (final_project/matrix_conv.cpp:29) in function 'matrix_conv' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'a' (final_project/matrix_conv.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (final_project/matrix_conv.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res' (final_project/matrix_conv.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_conv' (final_project/matrix_conv.cpp:7)...120 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 136.652 ; gain = 51.684
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 148.617 ; gain = 63.648
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrix_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.262 seconds; current allocated memory: 108.340 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.244 seconds; current allocated memory: 112.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'matrix_conv_mac_muladd_8s_8s_16ns_16_1_1' to 'matrix_conv_mac_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrix_conv_mac_mbkb': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_conv'.
INFO: [HLS 200-111]  Elapsed time: 1.542 seconds; current allocated memory: 117.796 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 204.340 ; gain = 119.371
INFO: [SYSC 207-301] Generating SystemC RTL for matrix_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for matrix_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for matrix_conv.
INFO: [HLS 200-112] Total elapsed time: 22.042 seconds; peak allocated memory: 117.796 MB.
==============================================================
File generated on Thu Dec 19 02:55:11 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'final_project/matrix_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.133 ; gain = 18.215
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.133 ; gain = 18.215
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.414 ; gain = 19.496
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.672 ; gain = 19.754
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'OUTPUT_ROW' (final_project/matrix_conv.cpp:25) in function 'matrix_conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'OUTPUT_COL' (final_project/matrix_conv.cpp:26) in function 'matrix_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KERNEL_ROW' (final_project/matrix_conv.cpp:28) in function 'matrix_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KERNEL_COL' (final_project/matrix_conv.cpp:29) in function 'matrix_conv' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'a' (final_project/matrix_conv.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (final_project/matrix_conv.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res' (final_project/matrix_conv.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_conv' (final_project/matrix_conv.cpp:7)...120 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 138.133 ; gain = 53.215
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 149.008 ; gain = 64.090
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrix_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_ROW'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_6_load_20', final_project/matrix_conv.cpp:30) on array 'a_6' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.22 seconds; current allocated memory: 112.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.19 seconds; current allocated memory: 116.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'matrix_conv_mac_muladd_8s_8s_16ns_16_1_1' to 'matrix_conv_mac_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrix_conv_mac_mbkb': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_conv'.
INFO: [HLS 200-111]  Elapsed time: 1.704 seconds; current allocated memory: 121.538 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 213.324 ; gain = 128.406
INFO: [SYSC 207-301] Generating SystemC RTL for matrix_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for matrix_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for matrix_conv.
INFO: [HLS 200-112] Total elapsed time: 24.485 seconds; peak allocated memory: 121.538 MB.
==============================================================
File generated on Thu Dec 19 03:07:24 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'final_project/matrix_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.027 ; gain = 17.723
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.027 ; gain = 17.723
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.320 ; gain = 19.016
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.578 ; gain = 19.273
INFO: [HLS 200-489] Unrolling loop 'OUTPUT_COL' (final_project/matrix_conv.cpp:26) in function 'matrix_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KERNEL_ROW' (final_project/matrix_conv.cpp:28) in function 'matrix_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KERNEL_COL' (final_project/matrix_conv.cpp:29) in function 'matrix_conv' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'a' (final_project/matrix_conv.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (final_project/matrix_conv.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res' (final_project/matrix_conv.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_conv' (final_project/matrix_conv.cpp:7)...120 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 136.781 ; gain = 51.477
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 149.105 ; gain = 63.801
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrix_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.151 seconds; current allocated memory: 108.324 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.362 seconds; current allocated memory: 112.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'matrix_conv_mac_muladd_8s_8s_16ns_16_1_1' to 'matrix_conv_mac_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrix_conv_mac_mbkb': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_conv'.
INFO: [HLS 200-111]  Elapsed time: 1.528 seconds; current allocated memory: 117.780 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 204.879 ; gain = 119.574
INFO: [SYSC 207-301] Generating SystemC RTL for matrix_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for matrix_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for matrix_conv.
INFO: [HLS 200-112] Total elapsed time: 21.954 seconds; peak allocated memory: 117.780 MB.
==============================================================
File generated on Thu Dec 19 03:15:58 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'final_project/matrix_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 102.906 ; gain = 17.422
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 102.906 ; gain = 17.422
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 104.379 ; gain = 18.895
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 104.637 ; gain = 19.152
WARNING: [XFORM 203-561] Updating loop upper bound from 100 to 8 for loop 'OUTPUT_ROW' (final_project/matrix_conv.cpp:26:1) in function 'matrix_conv'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 8 for loop 'OUTPUT_ROW' (final_project/matrix_conv.cpp:26:1) in function 'matrix_conv'.
INFO: [HLS 200-489] Unrolling loop 'OUTPUT_COL' (final_project/matrix_conv.cpp:26) in function 'matrix_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KERNEL_ROW' (final_project/matrix_conv.cpp:28) in function 'matrix_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KERNEL_COL' (final_project/matrix_conv.cpp:29) in function 'matrix_conv' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'a' (final_project/matrix_conv.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (final_project/matrix_conv.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res' (final_project/matrix_conv.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_conv' (final_project/matrix_conv.cpp:7)...120 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 136.250 ; gain = 50.766
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 148.238 ; gain = 62.754
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrix_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.775 seconds; current allocated memory: 108.358 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.168 seconds; current allocated memory: 112.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'matrix_conv_mac_muladd_8s_8s_16ns_16_1_1' to 'matrix_conv_mac_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrix_conv_mac_mbkb': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_conv'.
INFO: [HLS 200-111]  Elapsed time: 1.534 seconds; current allocated memory: 117.829 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 204.520 ; gain = 119.035
INFO: [SYSC 207-301] Generating SystemC RTL for matrix_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for matrix_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for matrix_conv.
INFO: [HLS 200-112] Total elapsed time: 24.477 seconds; peak allocated memory: 117.829 MB.
==============================================================
File generated on Thu Dec 19 03:16:55 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'final_project/matrix_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 103.203 ; gain = 18.168
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 103.203 ; gain = 18.168
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 104.418 ; gain = 19.383
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 104.672 ; gain = 19.637
WARNING: [XFORM 203-561] Updating loop upper bound from 100 to 8 for loop 'OUTPUT_COL' (final_project/matrix_conv.cpp:27:1) in function 'matrix_conv'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 8 for loop 'OUTPUT_COL' (final_project/matrix_conv.cpp:27:1) in function 'matrix_conv'.
WARNING: [XFORM 203-561] Updating loop upper bound from 100 to 8 for loop 'OUTPUT_ROW' (final_project/matrix_conv.cpp:26:1) in function 'matrix_conv'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 8 for loop 'OUTPUT_ROW' (final_project/matrix_conv.cpp:26:1) in function 'matrix_conv'.
INFO: [HLS 200-489] Unrolling loop 'OUTPUT_COL' (final_project/matrix_conv.cpp:26) in function 'matrix_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KERNEL_ROW' (final_project/matrix_conv.cpp:28) in function 'matrix_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KERNEL_COL' (final_project/matrix_conv.cpp:29) in function 'matrix_conv' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'a' (final_project/matrix_conv.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (final_project/matrix_conv.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res' (final_project/matrix_conv.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_conv' (final_project/matrix_conv.cpp:7)...120 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 136.340 ; gain = 51.305
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 148.789 ; gain = 63.754
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrix_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.605 seconds; current allocated memory: 108.391 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.183 seconds; current allocated memory: 112.873 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'matrix_conv_mac_muladd_8s_8s_16ns_16_1_1' to 'matrix_conv_mac_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrix_conv_mac_mbkb': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_conv'.
INFO: [HLS 200-111]  Elapsed time: 1.544 seconds; current allocated memory: 117.862 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 204.266 ; gain = 119.230
INFO: [SYSC 207-301] Generating SystemC RTL for matrix_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for matrix_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for matrix_conv.
INFO: [HLS 200-112] Total elapsed time: 24.227 seconds; peak allocated memory: 117.862 MB.
==============================================================
File generated on Thu Dec 19 03:18:05 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'final_project/matrix_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 103.000 ; gain = 17.473
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 103.000 ; gain = 17.473
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 104.340 ; gain = 18.812
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 104.594 ; gain = 19.066
WARNING: [XFORM 203-561] Updating loop upper bound from 100 to 8 for loop 'OUTPUT_COL' (final_project/matrix_conv.cpp:27:1) in function 'matrix_conv'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 8 for loop 'OUTPUT_COL' (final_project/matrix_conv.cpp:27:1) in function 'matrix_conv'.
WARNING: [XFORM 203-561] Updating loop upper bound from 100 to 8 for loop 'OUTPUT_ROW' (final_project/matrix_conv.cpp:26:1) in function 'matrix_conv'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 8 for loop 'OUTPUT_ROW' (final_project/matrix_conv.cpp:26:1) in function 'matrix_conv'.
INFO: [HLS 200-489] Unrolling loop 'OUTPUT_COL' (final_project/matrix_conv.cpp:26) in function 'matrix_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KERNEL_ROW' (final_project/matrix_conv.cpp:28) in function 'matrix_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KERNEL_COL' (final_project/matrix_conv.cpp:29) in function 'matrix_conv' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'a' (final_project/matrix_conv.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (final_project/matrix_conv.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res' (final_project/matrix_conv.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_conv' (final_project/matrix_conv.cpp:7)...120 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 136.664 ; gain = 51.137
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 148.934 ; gain = 63.406
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrix_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.948 seconds; current allocated memory: 108.375 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.171 seconds; current allocated memory: 112.873 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'matrix_conv_mac_muladd_8s_8s_16ns_16_1_1' to 'matrix_conv_mac_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrix_conv_mac_mbkb': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_conv'.
INFO: [HLS 200-111]  Elapsed time: 1.561 seconds; current allocated memory: 117.831 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 204.227 ; gain = 118.699
INFO: [SYSC 207-301] Generating SystemC RTL for matrix_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for matrix_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for matrix_conv.
INFO: [HLS 200-112] Total elapsed time: 22.558 seconds; peak allocated memory: 117.831 MB.
==============================================================
File generated on Thu Dec 19 03:19:58 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'final_project/matrix_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 103.184 ; gain = 18.000
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 103.184 ; gain = 18.000
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 104.375 ; gain = 19.191
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 104.375 ; gain = 19.191
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'OUTPUT_ROW' (final_project/matrix_conv.cpp:25) in function 'matrix_conv' for pipelining.
WARNING: [XFORM 203-561] Updating loop upper bound from 100 to 8 for loop 'OUTPUT_COL' (final_project/matrix_conv.cpp:27:1) in function 'matrix_conv'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 8 for loop 'OUTPUT_COL' (final_project/matrix_conv.cpp:27:1) in function 'matrix_conv'.
WARNING: [XFORM 203-561] Updating loop upper bound from 100 to 8 for loop 'OUTPUT_ROW' (final_project/matrix_conv.cpp:26:1) in function 'matrix_conv'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 8 for loop 'OUTPUT_ROW' (final_project/matrix_conv.cpp:26:1) in function 'matrix_conv'.
INFO: [HLS 200-489] Unrolling loop 'OUTPUT_COL' (final_project/matrix_conv.cpp:26) in function 'matrix_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KERNEL_ROW' (final_project/matrix_conv.cpp:28) in function 'matrix_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KERNEL_COL' (final_project/matrix_conv.cpp:29) in function 'matrix_conv' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'a' (final_project/matrix_conv.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (final_project/matrix_conv.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res' (final_project/matrix_conv.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_conv' (final_project/matrix_conv.cpp:7)...120 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 136.824 ; gain = 51.641
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 149.289 ; gain = 64.105
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrix_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_ROW'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_6_load_20', final_project/matrix_conv.cpp:30) on array 'a_6' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.128 seconds; current allocated memory: 112.415 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.183 seconds; current allocated memory: 116.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'matrix_conv_mac_muladd_8s_8s_16ns_16_1_1' to 'matrix_conv_mac_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrix_conv_mac_mbkb': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_conv'.
INFO: [HLS 200-111]  Elapsed time: 1.694 seconds; current allocated memory: 121.627 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 212.785 ; gain = 127.602
INFO: [SYSC 207-301] Generating SystemC RTL for matrix_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for matrix_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for matrix_conv.
INFO: [HLS 200-112] Total elapsed time: 25.347 seconds; peak allocated memory: 121.627 MB.
==============================================================
File generated on Thu Dec 19 03:29:46 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'final_project/matrix_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 102.555 ; gain = 32.031
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 102.555 ; gain = 32.031
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 104.020 ; gain = 33.496
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] final_project/matrix_conv.cpp:18: unsupported memory access on variable 'a' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Thu Dec 19 03:31:32 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'final_project/matrix_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 102.578 ; gain = 17.730
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 102.578 ; gain = 17.730
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 103.824 ; gain = 18.977
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] final_project/matrix_conv.cpp:18: unsupported memory access on variable 'a' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Thu Dec 19 04:05:13 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'final_project/matrix_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 103.207 ; gain = 18.516
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 103.207 ; gain = 18.516
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 104.512 ; gain = 19.820
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 104.766 ; gain = 20.074
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'OUTPUT_ROW' (final_project/matrix_conv.cpp:25) in function 'matrix_conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'OUTPUT_COL' (final_project/matrix_conv.cpp:26) in function 'matrix_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KERNEL_ROW' (final_project/matrix_conv.cpp:28) in function 'matrix_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KERNEL_COL' (final_project/matrix_conv.cpp:29) in function 'matrix_conv' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'a' (final_project/matrix_conv.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (final_project/matrix_conv.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res' (final_project/matrix_conv.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_conv' (final_project/matrix_conv.cpp:7)...120 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 137.363 ; gain = 52.672
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 149.500 ; gain = 64.809
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrix_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_ROW'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_6_load_20', final_project/matrix_conv.cpp:30) on array 'a_6' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.318 seconds; current allocated memory: 112.364 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.225 seconds; current allocated memory: 116.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'matrix_conv_mac_muladd_8s_8s_16ns_16_1_1' to 'matrix_conv_mac_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrix_conv_mac_mbkb': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_conv'.
INFO: [HLS 200-111]  Elapsed time: 1.906 seconds; current allocated memory: 121.523 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 213.117 ; gain = 128.426
INFO: [SYSC 207-301] Generating SystemC RTL for matrix_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for matrix_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for matrix_conv.
INFO: [HLS 200-112] Total elapsed time: 29.304 seconds; peak allocated memory: 121.523 MB.
==============================================================
File generated on Thu Dec 19 04:08:37 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Dec 19 04:09:10 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'final_project/matrix_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 102.887 ; gain = 17.625
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 102.887 ; gain = 17.625
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 104.379 ; gain = 19.117
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 104.633 ; gain = 19.371
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'matrix_conv' (final_project/matrix_conv.cpp:7).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'OUTPUT_ROW' (final_project/matrix_conv.cpp:25) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'OUTPUT_ROW' (final_project/matrix_conv.cpp:25) in function 'matrix_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'OUTPUT_COL' (final_project/matrix_conv.cpp:26) in function 'matrix_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KERNEL_ROW' (final_project/matrix_conv.cpp:28) in function 'matrix_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KERNEL_COL' (final_project/matrix_conv.cpp:29) in function 'matrix_conv' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'a' (final_project/matrix_conv.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (final_project/matrix_conv.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res' (final_project/matrix_conv.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_conv' (final_project/matrix_conv.cpp:7)...512 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 131.805 ; gain = 46.543
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 132.570 ; gain = 47.309
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrix_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'matrix_conv'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_0_load_2', final_project/matrix_conv.cpp:30) on array 'a_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (11.477ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'matrix_conv' consists of the following:
	'mul' operation of DSP[196] ('tmp_7_0_3_2_2', final_project/matrix_conv.cpp:30) [191]  (3.36 ns)
	'add' operation of DSP[196] ('tmp27', final_project/matrix_conv.cpp:30) [196]  (3.02 ns)
	'add' operation of DSP[197] ('tmp26', final_project/matrix_conv.cpp:30) [197]  (3.02 ns)
	'add' operation ('tmp24', final_project/matrix_conv.cpp:30) [198]  (2.08 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.507 seconds; current allocated memory: 90.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.226 seconds; current allocated memory: 95.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'matrix_conv_mac_muladd_8s_8s_16ns_16_1_1' to 'matrix_conv_mac_mbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_conv_mac_muladd_8s_8s_16s_16_1_1' to 'matrix_conv_mac_mcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrix_conv_mac_mbkb': 256 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matrix_conv_mac_mcud': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_conv'.
INFO: [HLS 200-111]  Elapsed time: 1.775 seconds; current allocated memory: 106.501 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 190.125 ; gain = 104.863
INFO: [SYSC 207-301] Generating SystemC RTL for matrix_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for matrix_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for matrix_conv.
INFO: [HLS 200-112] Total elapsed time: 33.515 seconds; peak allocated memory: 106.501 MB.
==============================================================
File generated on Thu Dec 19 04:10:35 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'final_project/matrix_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 102.973 ; gain = 18.148
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 102.973 ; gain = 18.148
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 104.391 ; gain = 19.566
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 104.645 ; gain = 19.820
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'matrix_conv' (final_project/matrix_conv.cpp:7).
INFO: [HLS 200-489] Unrolling loop 'OUTPUT_ROW' (final_project/matrix_conv.cpp:25) in function 'matrix_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'OUTPUT_COL' (final_project/matrix_conv.cpp:26) in function 'matrix_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KERNEL_ROW' (final_project/matrix_conv.cpp:28) in function 'matrix_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KERNEL_COL' (final_project/matrix_conv.cpp:29) in function 'matrix_conv' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'a' (final_project/matrix_conv.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (final_project/matrix_conv.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res' (final_project/matrix_conv.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_conv' (final_project/matrix_conv.cpp:7)...512 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 129.770 ; gain = 44.945
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 130.023 ; gain = 45.199
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrix_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'matrix_conv'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_0_load_2', final_project/matrix_conv.cpp:30) on array 'a_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (11.477ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'matrix_conv' consists of the following:
	'mul' operation of DSP[196] ('tmp_7_0_3_2_2', final_project/matrix_conv.cpp:30) [191]  (3.36 ns)
	'add' operation of DSP[196] ('tmp27', final_project/matrix_conv.cpp:30) [196]  (3.02 ns)
	'add' operation of DSP[197] ('tmp26', final_project/matrix_conv.cpp:30) [197]  (3.02 ns)
	'add' operation ('tmp24', final_project/matrix_conv.cpp:30) [198]  (2.08 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.574 seconds; current allocated memory: 90.814 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.425 seconds; current allocated memory: 95.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'matrix_conv_mac_muladd_8s_8s_16ns_16_1_1' to 'matrix_conv_mac_mbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_conv_mac_muladd_8s_8s_16s_16_1_1' to 'matrix_conv_mac_mcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrix_conv_mac_mbkb': 256 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matrix_conv_mac_mcud': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_conv'.
INFO: [HLS 200-111]  Elapsed time: 2.052 seconds; current allocated memory: 106.515 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:35 . Memory (MB): peak = 190.312 ; gain = 105.488
INFO: [SYSC 207-301] Generating SystemC RTL for matrix_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for matrix_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for matrix_conv.
INFO: [HLS 200-112] Total elapsed time: 35.5 seconds; peak allocated memory: 106.515 MB.
==============================================================
File generated on Thu Dec 19 04:11:54 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'final_project/matrix_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 103.316 ; gain = 18.238
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 103.316 ; gain = 18.238
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 104.488 ; gain = 19.410
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 104.742 ; gain = 19.664
INFO: [HLS 200-489] Unrolling loop 'OUTPUT_COL' (final_project/matrix_conv.cpp:26) in function 'matrix_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KERNEL_ROW' (final_project/matrix_conv.cpp:28) in function 'matrix_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KERNEL_COL' (final_project/matrix_conv.cpp:29) in function 'matrix_conv' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'a' (final_project/matrix_conv.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (final_project/matrix_conv.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res' (final_project/matrix_conv.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_conv' (final_project/matrix_conv.cpp:7)...120 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 136.508 ; gain = 51.430
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 148.773 ; gain = 63.695
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrix_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.052 seconds; current allocated memory: 108.340 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.383 seconds; current allocated memory: 112.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'matrix_conv_mac_muladd_8s_8s_16ns_16_1_1' to 'matrix_conv_mac_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrix_conv_mac_mbkb': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_conv'.
INFO: [HLS 200-111]  Elapsed time: 1.693 seconds; current allocated memory: 117.796 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 204.715 ; gain = 119.637
INFO: [SYSC 207-301] Generating SystemC RTL for matrix_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for matrix_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for matrix_conv.
INFO: [HLS 200-112] Total elapsed time: 25.404 seconds; peak allocated memory: 117.796 MB.
==============================================================
File generated on Thu Dec 19 04:12:43 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'final_project/matrix_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 103.418 ; gain = 18.457
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 103.418 ; gain = 18.457
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 104.441 ; gain = 19.480
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 104.699 ; gain = 19.738
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'OUTPUT_ROW' (final_project/matrix_conv.cpp:25) in function 'matrix_conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'OUTPUT_COL' (final_project/matrix_conv.cpp:26) in function 'matrix_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KERNEL_ROW' (final_project/matrix_conv.cpp:28) in function 'matrix_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KERNEL_COL' (final_project/matrix_conv.cpp:29) in function 'matrix_conv' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'a' (final_project/matrix_conv.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (final_project/matrix_conv.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res' (final_project/matrix_conv.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_conv' (final_project/matrix_conv.cpp:7)...120 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 136.672 ; gain = 51.711
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 149.023 ; gain = 64.062
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrix_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_ROW'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_6_load_20', final_project/matrix_conv.cpp:30) on array 'a_6' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.599 seconds; current allocated memory: 112.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.241 seconds; current allocated memory: 116.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'matrix_conv_mac_muladd_8s_8s_16ns_16_1_1' to 'matrix_conv_mac_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrix_conv_mac_mbkb': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_conv'.
INFO: [HLS 200-111]  Elapsed time: 1.704 seconds; current allocated memory: 121.538 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 213.719 ; gain = 128.758
INFO: [SYSC 207-301] Generating SystemC RTL for matrix_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for matrix_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for matrix_conv.
INFO: [HLS 200-112] Total elapsed time: 25.98 seconds; peak allocated memory: 121.538 MB.
==============================================================
File generated on Thu Dec 19 04:18:39 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'final_project/matrix_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 102.961 ; gain = 18.172
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 103.188 ; gain = 18.398
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 104.324 ; gain = 19.535
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 104.578 ; gain = 19.789
INFO: [HLS 200-489] Unrolling loop 'OUTPUT_COL' (final_project/matrix_conv.cpp:26) in function 'matrix_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KERNEL_ROW' (final_project/matrix_conv.cpp:28) in function 'matrix_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KERNEL_COL' (final_project/matrix_conv.cpp:29) in function 'matrix_conv' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'a' (final_project/matrix_conv.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (final_project/matrix_conv.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res' (final_project/matrix_conv.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_conv' (final_project/matrix_conv.cpp:7)...120 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 137.844 ; gain = 53.055
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 148.852 ; gain = 64.062
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrix_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.122 seconds; current allocated memory: 108.340 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.204 seconds; current allocated memory: 112.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'matrix_conv_mac_muladd_8s_8s_16ns_16_1_1' to 'matrix_conv_mac_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrix_conv_mac_mbkb': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_conv'.
INFO: [HLS 200-111]  Elapsed time: 1.625 seconds; current allocated memory: 117.796 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 204.547 ; gain = 119.758
INFO: [SYSC 207-301] Generating SystemC RTL for matrix_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for matrix_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for matrix_conv.
INFO: [HLS 200-112] Total elapsed time: 26.082 seconds; peak allocated memory: 117.796 MB.
==============================================================
File generated on Thu Dec 19 04:22:22 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'final_project/matrix_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 103.324 ; gain = 17.699
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 103.324 ; gain = 17.699
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 104.531 ; gain = 18.906
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 104.785 ; gain = 19.160
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'OUTPUT_ROW' (final_project/matrix_conv.cpp:25) in function 'matrix_conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'OUTPUT_COL' (final_project/matrix_conv.cpp:26) in function 'matrix_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KERNEL_ROW' (final_project/matrix_conv.cpp:28) in function 'matrix_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KERNEL_COL' (final_project/matrix_conv.cpp:29) in function 'matrix_conv' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'a' (final_project/matrix_conv.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (final_project/matrix_conv.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res' (final_project/matrix_conv.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_conv' (final_project/matrix_conv.cpp:7)...120 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 136.305 ; gain = 50.680
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 149.309 ; gain = 63.684
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrix_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_ROW'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_6_load_20', final_project/matrix_conv.cpp:30) on array 'a_6' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.597 seconds; current allocated memory: 112.364 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.221 seconds; current allocated memory: 116.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'matrix_conv_mac_muladd_8s_8s_16ns_16_1_1' to 'matrix_conv_mac_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrix_conv_mac_mbkb': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_conv'.
INFO: [HLS 200-111]  Elapsed time: 1.805 seconds; current allocated memory: 121.523 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 212.129 ; gain = 126.504
INFO: [SYSC 207-301] Generating SystemC RTL for matrix_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for matrix_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for matrix_conv.
INFO: [HLS 200-112] Total elapsed time: 27.198 seconds; peak allocated memory: 121.523 MB.
==============================================================
File generated on Thu Dec 19 04:56:41 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'final_project/matrix_conv.cpp' ... 
==============================================================
File generated on Thu Dec 19 04:57:06 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'final_project/matrix_conv.cpp' ... 
==============================================================
File generated on Thu Dec 19 04:57:33 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'final_project/matrix_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 103.109 ; gain = 17.758
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 103.109 ; gain = 17.758
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 104.312 ; gain = 18.961
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 104.828 ; gain = 19.477
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'OUTPUT_ROW' (final_project/matrix_conv.cpp:25) in function 'matrix_conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'OUTPUT_COL' (final_project/matrix_conv.cpp:26) in function 'matrix_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KERNEL_ROW' (final_project/matrix_conv.cpp:28) in function 'matrix_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KERNEL_COL' (final_project/matrix_conv.cpp:29) in function 'matrix_conv' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'a' (final_project/matrix_conv.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (final_project/matrix_conv.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res' (final_project/matrix_conv.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_conv' (final_project/matrix_conv.cpp:7)...120 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 136.770 ; gain = 51.418
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 148.961 ; gain = 63.609
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrix_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_ROW'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_6_load_20', final_project/matrix_conv.cpp:30) on array 'a_6' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.39 seconds; current allocated memory: 112.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.219 seconds; current allocated memory: 116.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'matrix_conv_mac_muladd_8s_8s_16ns_16_1_1' to 'matrix_conv_mac_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrix_conv_mac_mbkb': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_conv'.
INFO: [HLS 200-111]  Elapsed time: 1.692 seconds; current allocated memory: 121.538 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 213.371 ; gain = 128.020
INFO: [SYSC 207-301] Generating SystemC RTL for matrix_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for matrix_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for matrix_conv.
INFO: [HLS 200-112] Total elapsed time: 25.804 seconds; peak allocated memory: 121.538 MB.
==============================================================
File generated on Thu Dec 19 05:05:11 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
==============================================================
File generated on Thu Dec 19 05:06:39 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Thu Dec 19 05:08:30 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Thu Dec 19 05:16:16 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'final_project/matrix_conv.cpp' ... 
==============================================================
File generated on Thu Dec 19 05:16:29 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'final_project/matrix_conv.cpp' ... 
==============================================================
File generated on Thu Dec 19 05:17:04 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'final_project/matrix_conv.cpp' ... 
==============================================================
File generated on Thu Dec 19 05:19:47 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'final_project/matrix_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 102.594 ; gain = 40.133
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 102.594 ; gain = 40.133
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.973 ; gain = 41.512
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 104.227 ; gain = 41.766
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 125.152 ; gain = 62.691
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 125.152 ; gain = 62.691
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrix_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.808 seconds; current allocated memory: 76.775 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 77.153 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'matrix_conv_mac_muladd_8s_8s_16ns_16_1_1' to 'matrix_conv_mac_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrix_conv_mac_mbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_conv'.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 77.560 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 126.098 ; gain = 63.637
INFO: [SYSC 207-301] Generating SystemC RTL for matrix_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for matrix_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for matrix_conv.
INFO: [HLS 200-112] Total elapsed time: 12.87 seconds; peak allocated memory: 77.560 MB.
==============================================================
File generated on Thu Dec 19 05:21:58 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'final_project/matrix_conv.cpp' ... 
==============================================================
File generated on Thu Dec 19 05:23:20 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'final_project/matrix_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.227 ; gain = 18.344
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.227 ; gain = 18.344
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 104.598 ; gain = 19.715
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 104.852 ; gain = 19.969
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'OUTPUT_ROW' (final_project/matrix_conv.cpp:23) in function 'matrix_conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'OUTPUT_COL' (final_project/matrix_conv.cpp:24) in function 'matrix_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KERNEL_ROW' (final_project/matrix_conv.cpp:26) in function 'matrix_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KERNEL_COL' (final_project/matrix_conv.cpp:27) in function 'matrix_conv' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'a' (final_project/matrix_conv.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (final_project/matrix_conv.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res' (final_project/matrix_conv.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_conv' (final_project/matrix_conv.cpp:7)...120 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 137.152 ; gain = 52.270
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 149.023 ; gain = 64.141
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrix_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_ROW'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_6_load_20', final_project/matrix_conv.cpp:28) on array 'a_6' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.381 seconds; current allocated memory: 112.378 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.411 seconds; current allocated memory: 116.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'matrix_conv_mac_muladd_8s_8s_16ns_16_1_1' to 'matrix_conv_mac_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrix_conv_mac_mbkb': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_conv'.
INFO: [HLS 200-111]  Elapsed time: 2.028 seconds; current allocated memory: 121.554 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 212.840 ; gain = 127.957
INFO: [SYSC 207-301] Generating SystemC RTL for matrix_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for matrix_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for matrix_conv.
INFO: [HLS 200-112] Total elapsed time: 28.818 seconds; peak allocated memory: 121.554 MB.
==============================================================
File generated on Thu Dec 19 05:24:04 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Thu Dec 19 05:26:02 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Thu Dec 19 05:27:53 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
File generated on Thu Dec 19 05:29:19 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'final_project/matrix_conv.cpp' ... 
==============================================================
File generated on Thu Dec 19 05:30:55 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'final_project/matrix_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.293 ; gain = 18.605
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.293 ; gain = 18.605
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 104.371 ; gain = 19.684
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 104.629 ; gain = 19.941
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'OUTPUT_ROW' (final_project/matrix_conv.cpp:23) in function 'matrix_conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'OUTPUT_COL' (final_project/matrix_conv.cpp:24) in function 'matrix_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KERNEL_ROW' (final_project/matrix_conv.cpp:26) in function 'matrix_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KERNEL_COL' (final_project/matrix_conv.cpp:27) in function 'matrix_conv' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'a' (final_project/matrix_conv.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (final_project/matrix_conv.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res' (final_project/matrix_conv.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_conv' (final_project/matrix_conv.cpp:7)...120 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 136.754 ; gain = 52.066
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 149.562 ; gain = 64.875
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrix_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_ROW'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_6_load_20', final_project/matrix_conv.cpp:28) on array 'a_6' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.298 seconds; current allocated memory: 112.362 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.195 seconds; current allocated memory: 116.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'matrix_conv_mac_muladd_8s_8s_16ns_16_1_1' to 'matrix_conv_mac_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrix_conv_mac_mbkb': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_conv'.
INFO: [HLS 200-111]  Elapsed time: 1.668 seconds; current allocated memory: 121.553 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 212.469 ; gain = 127.781
INFO: [SYSC 207-301] Generating SystemC RTL for matrix_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for matrix_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for matrix_conv.
INFO: [HLS 200-112] Total elapsed time: 26.488 seconds; peak allocated memory: 121.553 MB.
==============================================================
File generated on Thu Dec 19 05:31:35 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
