// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1933\sampleModel1933_4_sub\Mysubsystem_17.v
// Created: 2024-06-10 17:57:41
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_17
// Source Path: sampleModel1933_4_sub/Subsystem/Mysubsystem_17
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_17
          (In1,
           In2,
           Out1);


  input   [7:0] In1;  // uint8
  input   [7:0] In2;  // uint8
  output  [15:0] Out1;  // ufix16_En7


  wire [15:0] cfblk77_out1;  // ufix16_En7
  wire [31:0] dtc_out;  // ufix32_En7
  wire [15:0] cfblk18_out1;  // ufix16_En7
  wire [15:0] cfblk7_const_val_1;  // ufix16_En7
  wire [15:0] cfblk7_out1;  // ufix16_En7
  wire [31:0] cfblk87_add_cast;  // ufix32_En7
  wire [31:0] cfblk87_add_cast_1;  // ufix32_En7
  wire [31:0] cfblk87_add_temp;  // ufix32_En7
  wire [15:0] cfblk87_out1;  // ufix16_En7


  assign cfblk77_out1 = {1'b0, {In1, 7'b0000000}};



  assign dtc_out = {16'b0, cfblk77_out1};



  assign cfblk18_out1 = dtc_out[15:0];



  assign cfblk7_const_val_1 = 16'b0000000000000000;



  assign cfblk7_out1 = cfblk18_out1 + cfblk7_const_val_1;



  assign cfblk87_add_cast = {16'b0, cfblk7_out1};
  assign cfblk87_add_cast_1 = {17'b0, {In2, 7'b0000000}};
  assign cfblk87_add_temp = cfblk87_add_cast + cfblk87_add_cast_1;
  assign cfblk87_out1 = cfblk87_add_temp[15:0];



  assign Out1 = cfblk87_out1;

endmodule  // Mysubsystem_17

