// Seed: 1593220965
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(1 or id_2 - id_3) begin
    assert (1 == 1);
  end
endmodule
module module_1 (
    output tri1 id_0,
    input wire id_1,
    output supply0 id_2,
    input logic id_3,
    output wand id_4
    , id_18,
    output uwire id_5,
    output wor id_6,
    input tri0 id_7,
    output tri0 id_8,
    input supply1 id_9,
    output uwire id_10,
    input tri1 id_11,
    input supply1 id_12,
    input tri1 id_13,
    output supply0 id_14,
    output supply1 id_15,
    output logic id_16
);
  wire id_19;
  tri1 id_20;
  wire id_21;
  wire id_22;
  always id_16 = #(id_20 ^ 1) id_3;
  wire id_23;
  module_0(
      id_21, id_23, id_21, id_21
  );
endmodule
