#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Apr  5 09:35:39 2017
# Process ID: 2032
# Current directory: /home/asautaux/yarr/mig_7series_0_example
# Command line: vivado -source /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/mig_7series_0/mig_7series_0_ex.tcl
# Log file: /home/asautaux/yarr/mig_7series_0_example/vivado.log
# Journal file: /home/asautaux/yarr/mig_7series_0_example/vivado.jou
#-----------------------------------------------------------
start_gui
source /home/asautaux/yarr/project_pcie_6/project_pcie_6.srcs/sources_1/ip/mig_7series_0/mig_7series_0_ex.tcl
launch_simulation
source sim_tb_top.tcl
restart
run 10 us
save_wave_config {/home/asautaux/yarr/mig_7series_0_example/sim_tb_top_behav.wcfg}
add_files -fileset sim_1 -norecurse /home/asautaux/yarr/mig_7series_0_example/sim_tb_top_behav.wcfg
set_property xsim.view /home/asautaux/yarr/mig_7series_0_example/sim_tb_top_behav.wcfg [get_filesets sim_1]
close_sim
launch_simulation
open_wave_config /home/asautaux/yarr/mig_7series_0_example/sim_tb_top_behav.wcfg
source sim_tb_top.tcl
restart
run 10 us
run 10 us
run 10 us
run 10 us
restart
run 10 us
run 10 us
synth_design -rtl -name rtl_1
update_compile_order -fileset sources_1
close_sim
