-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity system_v_demosaic_0_0_DebayerRandBatG is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    imgRB_dout : IN STD_LOGIC_VECTOR (119 downto 0);
    imgRB_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    imgRB_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    imgRB_empty_n : IN STD_LOGIC;
    imgRB_read : OUT STD_LOGIC;
    imgRgb_din : OUT STD_LOGIC_VECTOR (119 downto 0);
    imgRgb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    imgRgb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    imgRgb_full_n : IN STD_LOGIC;
    imgRgb_write : OUT STD_LOGIC;
    height : IN STD_LOGIC_VECTOR (9 downto 0);
    width : IN STD_LOGIC_VECTOR (9 downto 0);
    bayerPhase_c_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    bayerPhase_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    bayerPhase_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    bayerPhase_c_empty_n : IN STD_LOGIC;
    bayerPhase_c_read : OUT STD_LOGIC );
end;


architecture behav of system_v_demosaic_0_0_DebayerRandBatG is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv10_3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000011";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal bayerPhase_c_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_block_state1 : BOOLEAN;
    signal loopHeight_fu_357_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal loopHeight_reg_840 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln870_1_i_reg_845 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln871_fu_377_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln871_reg_850 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln878_1_fu_396_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln878_1_reg_855 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor309_1_cast_i_fu_408_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal xor309_1_cast_i_reg_860 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_0_0_0_0_01166_31936_lcssa2033_i_load_reg_868 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal p_0_1_0_0_01167_31939_lcssa2035_i_load_reg_873 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_2_0_0_01168_31942_lcssa2037_i_load_reg_878 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_load_reg_883 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_304_load_reg_888 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_305_load_reg_893 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_306_load_reg_898 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_307_load_reg_903 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_308_load_reg_908 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_309_load_reg_913 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_310_load_reg_918 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_311_load_reg_923 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_312_load_reg_928 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_313_load_reg_933 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_314_load_reg_938 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_315_load_reg_943 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_316_load_reg_948 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_317_load_reg_953 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_318_load_reg_958 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_319_load_reg_963 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_320_load_reg_968 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_321_load_reg_973 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_322_load_reg_978 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_323_load_reg_983 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_324_load_reg_988 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_325_load_reg_993 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_326_load_reg_998 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_327_load_reg_1003 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_328_load_reg_1008 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_329_load_reg_1013 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixBuf_load_reg_1018 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixBuf_163_load_reg_1023 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixBuf_164_load_reg_1028 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixBuf_165_load_reg_1033 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixBuf_166_load_reg_1038 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixBuf_167_load_reg_1043 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixBuf_168_load_reg_1048 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixBuf_169_load_reg_1053 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixBuf_170_load_reg_1058 : STD_LOGIC_VECTOR (9 downto 0);
    signal cmp478_i_fu_562_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp478_i_reg_1063 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp59_i_fu_568_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp59_i_reg_1068 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp310_i_fu_573_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp310_i_reg_1073 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp310_1_i_fu_578_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp310_1_i_reg_1078 : STD_LOGIC_VECTOR (0 downto 0);
    signal lineBuffer_q1 : STD_LOGIC_VECTOR (119 downto 0);
    signal lineBuffer_2_q1 : STD_LOGIC_VECTOR (119 downto 0);
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_ap_start : STD_LOGIC;
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_ap_done : STD_LOGIC;
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_ap_idle : STD_LOGIC;
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_ap_ready : STD_LOGIC;
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_imgRB_read : STD_LOGIC;
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_imgRgb_din : STD_LOGIC_VECTOR (119 downto 0);
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_imgRgb_write : STD_LOGIC;
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_lineBuffer_1_i_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_lineBuffer_1_i_ce0 : STD_LOGIC;
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_lineBuffer_1_i_we0 : STD_LOGIC;
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_lineBuffer_1_i_d0 : STD_LOGIC_VECTOR (119 downto 0);
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_lineBuffer_1_i_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_lineBuffer_1_i_ce1 : STD_LOGIC;
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_lineBuffer_i_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_lineBuffer_i_ce0 : STD_LOGIC;
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_lineBuffer_i_we0 : STD_LOGIC;
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_lineBuffer_i_d0 : STD_LOGIC_VECTOR (119 downto 0);
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_lineBuffer_i_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_lineBuffer_i_ce1 : STD_LOGIC;
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_331_i_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_331_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_330_i_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_330_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_329_i_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_329_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_334_i_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_334_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_333_i_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_333_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_332_i_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_332_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_337_i_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_337_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_336_i_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_336_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_335_i_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_335_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_244_i_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_244_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_243_i_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_243_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_242_i_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_242_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_241_i_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_241_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_240_i_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_240_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_239_i_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_239_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_238_i_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_238_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_237_i_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_237_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_236_i_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_236_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_232_i_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_232_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_231_i_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_231_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_230_i_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_230_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_229_i_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_229_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_228_i_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_228_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_227_i_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_227_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_226_i_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_226_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_225_i_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_225_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_224_i_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_224_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_220_i_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_220_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_219_i_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_219_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_218_i_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_218_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_217_i_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_217_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_216_i_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_216_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_215_i_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_215_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_214_i_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_214_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_213_i_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_213_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_212_i_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_212_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_p_0_2_0_0_01168_31944_i_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_p_0_2_0_0_01168_31944_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_p_0_1_0_0_01167_31941_i_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_p_0_1_0_0_01167_31941_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_p_0_0_0_0_01166_31938_i_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_p_0_0_0_0_01166_31938_i_out_ap_vld : STD_LOGIC;
    signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal pixBuf_170_fu_228 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixBuf_169_fu_224 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixBuf_168_fu_220 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixBuf_167_fu_216 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixBuf_166_fu_212 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixBuf_165_fu_208 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixBuf_164_fu_204 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixBuf_163_fu_200 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixBuf_fu_196 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_329_fu_192 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_328_fu_188 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_327_fu_184 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_326_fu_180 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_325_fu_176 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_324_fu_172 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_323_fu_168 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_322_fu_164 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_321_fu_160 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_320_fu_156 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_319_fu_152 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_318_fu_148 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_317_fu_144 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_316_fu_140 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_315_fu_136 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_314_fu_132 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_313_fu_128 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_312_fu_124 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_311_fu_120 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_310_fu_116 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_309_fu_112 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_308_fu_108 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_307_fu_104 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_306_fu_100 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_305_fu_96 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_304_fu_92 : STD_LOGIC_VECTOR (9 downto 0);
    signal pixWindow_fu_88 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_2_0_0_01168_31942_lcssa2037_i_fu_84 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_1_0_0_01167_31939_lcssa2035_i_fu_80 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0_0_01166_31936_lcssa2033_i_fu_76 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_fu_72 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal y_6_fu_420_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln878_fu_415_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_phase_fu_363_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln878_fu_381_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln_i_fu_386_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor309_1_i_fu_402_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln878_fu_543_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_fu_547_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_cast_i_fu_553_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal xor_i_fu_557_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component system_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        imgRB_dout : IN STD_LOGIC_VECTOR (119 downto 0);
        imgRB_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        imgRB_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        imgRB_empty_n : IN STD_LOGIC;
        imgRB_read : OUT STD_LOGIC;
        imgRgb_din : OUT STD_LOGIC_VECTOR (119 downto 0);
        imgRgb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        imgRgb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        imgRgb_full_n : IN STD_LOGIC;
        imgRgb_write : OUT STD_LOGIC;
        pixWindow_322_i : IN STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_321_i : IN STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_320_i : IN STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_325_i : IN STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_324_i : IN STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_323_i : IN STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_328_i : IN STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_327_i : IN STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_326_i : IN STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_208_i : IN STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_207_i : IN STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_206_i : IN STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_205_i : IN STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_204_i : IN STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_203_i : IN STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_202_i : IN STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_201_i : IN STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_200_i : IN STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_196_i : IN STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_195_i : IN STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_194_i : IN STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_193_i : IN STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_192_i : IN STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_191_i : IN STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_190_i : IN STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_189_i : IN STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_188_i : IN STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_184_i : IN STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_183_i : IN STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_182_i : IN STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_181_i : IN STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_180_i : IN STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_179_i : IN STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_178_i : IN STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_177_i : IN STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_i : IN STD_LOGIC_VECTOR (9 downto 0);
        p_0_2_0_0_01168_31942_lcssa2037_i : IN STD_LOGIC_VECTOR (9 downto 0);
        p_0_1_0_0_01167_31939_lcssa2035_i : IN STD_LOGIC_VECTOR (9 downto 0);
        p_0_0_0_0_01166_31936_lcssa2033_i : IN STD_LOGIC_VECTOR (9 downto 0);
        add_ln878_1_i : IN STD_LOGIC_VECTOR (7 downto 0);
        cmp310_i : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp310_1_i : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp478_i : IN STD_LOGIC_VECTOR (0 downto 0);
        lineBuffer_1_i_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lineBuffer_1_i_ce0 : OUT STD_LOGIC;
        lineBuffer_1_i_we0 : OUT STD_LOGIC;
        lineBuffer_1_i_d0 : OUT STD_LOGIC_VECTOR (119 downto 0);
        lineBuffer_1_i_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lineBuffer_1_i_ce1 : OUT STD_LOGIC;
        lineBuffer_1_i_q1 : IN STD_LOGIC_VECTOR (119 downto 0);
        lineBuffer_i_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lineBuffer_i_ce0 : OUT STD_LOGIC;
        lineBuffer_i_we0 : OUT STD_LOGIC;
        lineBuffer_i_d0 : OUT STD_LOGIC_VECTOR (119 downto 0);
        lineBuffer_i_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lineBuffer_i_ce1 : OUT STD_LOGIC;
        lineBuffer_i_q1 : IN STD_LOGIC_VECTOR (119 downto 0);
        empty : IN STD_LOGIC_VECTOR (9 downto 0);
        cmp59_i : IN STD_LOGIC_VECTOR (0 downto 0);
        pixWindow_331_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_331_i_out_ap_vld : OUT STD_LOGIC;
        pixWindow_330_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_330_i_out_ap_vld : OUT STD_LOGIC;
        pixWindow_329_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_329_i_out_ap_vld : OUT STD_LOGIC;
        pixWindow_334_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_334_i_out_ap_vld : OUT STD_LOGIC;
        pixWindow_333_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_333_i_out_ap_vld : OUT STD_LOGIC;
        pixWindow_332_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_332_i_out_ap_vld : OUT STD_LOGIC;
        pixWindow_337_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_337_i_out_ap_vld : OUT STD_LOGIC;
        pixWindow_336_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_336_i_out_ap_vld : OUT STD_LOGIC;
        pixWindow_335_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_335_i_out_ap_vld : OUT STD_LOGIC;
        pixWindow_244_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_244_i_out_ap_vld : OUT STD_LOGIC;
        pixWindow_243_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_243_i_out_ap_vld : OUT STD_LOGIC;
        pixWindow_242_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_242_i_out_ap_vld : OUT STD_LOGIC;
        pixWindow_241_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_241_i_out_ap_vld : OUT STD_LOGIC;
        pixWindow_240_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_240_i_out_ap_vld : OUT STD_LOGIC;
        pixWindow_239_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_239_i_out_ap_vld : OUT STD_LOGIC;
        pixWindow_238_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_238_i_out_ap_vld : OUT STD_LOGIC;
        pixWindow_237_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_237_i_out_ap_vld : OUT STD_LOGIC;
        pixWindow_236_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_236_i_out_ap_vld : OUT STD_LOGIC;
        pixWindow_232_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_232_i_out_ap_vld : OUT STD_LOGIC;
        pixWindow_231_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_231_i_out_ap_vld : OUT STD_LOGIC;
        pixWindow_230_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_230_i_out_ap_vld : OUT STD_LOGIC;
        pixWindow_229_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_229_i_out_ap_vld : OUT STD_LOGIC;
        pixWindow_228_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_228_i_out_ap_vld : OUT STD_LOGIC;
        pixWindow_227_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_227_i_out_ap_vld : OUT STD_LOGIC;
        pixWindow_226_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_226_i_out_ap_vld : OUT STD_LOGIC;
        pixWindow_225_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_225_i_out_ap_vld : OUT STD_LOGIC;
        pixWindow_224_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_224_i_out_ap_vld : OUT STD_LOGIC;
        pixWindow_220_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_220_i_out_ap_vld : OUT STD_LOGIC;
        pixWindow_219_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_219_i_out_ap_vld : OUT STD_LOGIC;
        pixWindow_218_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_218_i_out_ap_vld : OUT STD_LOGIC;
        pixWindow_217_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_217_i_out_ap_vld : OUT STD_LOGIC;
        pixWindow_216_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_216_i_out_ap_vld : OUT STD_LOGIC;
        pixWindow_215_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_215_i_out_ap_vld : OUT STD_LOGIC;
        pixWindow_214_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_214_i_out_ap_vld : OUT STD_LOGIC;
        pixWindow_213_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_213_i_out_ap_vld : OUT STD_LOGIC;
        pixWindow_212_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        pixWindow_212_i_out_ap_vld : OUT STD_LOGIC;
        p_0_2_0_0_01168_31944_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_0_2_0_0_01168_31944_i_out_ap_vld : OUT STD_LOGIC;
        p_0_1_0_0_01167_31941_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_0_1_0_0_01167_31941_i_out_ap_vld : OUT STD_LOGIC;
        p_0_0_0_0_01166_31938_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_0_0_0_0_01166_31938_i_out_ap_vld : OUT STD_LOGIC );
    end component;


    component system_v_demosaic_0_0_DebayerRandBatG_lineBuffer_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (119 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (119 downto 0) );
    end component;



begin
    lineBuffer_U : component system_v_demosaic_0_0_DebayerRandBatG_lineBuffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 120,
        AddressRange => 181,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_lineBuffer_i_address0,
        ce0 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_lineBuffer_i_ce0,
        we0 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_lineBuffer_i_we0,
        d0 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_lineBuffer_i_d0,
        address1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_lineBuffer_i_address1,
        ce1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_lineBuffer_i_ce1,
        q1 => lineBuffer_q1);

    lineBuffer_2_U : component system_v_demosaic_0_0_DebayerRandBatG_lineBuffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 120,
        AddressRange => 181,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_lineBuffer_1_i_address0,
        ce0 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_lineBuffer_1_i_ce0,
        we0 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_lineBuffer_1_i_we0,
        d0 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_lineBuffer_1_i_d0,
        address1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_lineBuffer_1_i_address1,
        ce1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_lineBuffer_1_i_ce1,
        q1 => lineBuffer_2_q1);

    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258 : component system_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_ap_start,
        ap_done => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_ap_done,
        ap_idle => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_ap_idle,
        ap_ready => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_ap_ready,
        imgRB_dout => imgRB_dout,
        imgRB_num_data_valid => imgRB_num_data_valid,
        imgRB_fifo_cap => imgRB_fifo_cap,
        imgRB_empty_n => imgRB_empty_n,
        imgRB_read => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_imgRB_read,
        imgRgb_din => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_imgRgb_din,
        imgRgb_num_data_valid => ap_const_lv3_0,
        imgRgb_fifo_cap => ap_const_lv3_0,
        imgRgb_full_n => imgRgb_full_n,
        imgRgb_write => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_imgRgb_write,
        pixWindow_322_i => pixBuf_170_load_reg_1058,
        pixWindow_321_i => pixBuf_169_load_reg_1053,
        pixWindow_320_i => pixBuf_168_load_reg_1048,
        pixWindow_325_i => pixBuf_167_load_reg_1043,
        pixWindow_324_i => pixBuf_166_load_reg_1038,
        pixWindow_323_i => pixBuf_165_load_reg_1033,
        pixWindow_328_i => pixBuf_164_load_reg_1028,
        pixWindow_327_i => pixBuf_163_load_reg_1023,
        pixWindow_326_i => pixBuf_load_reg_1018,
        pixWindow_208_i => pixWindow_329_load_reg_1013,
        pixWindow_207_i => pixWindow_328_load_reg_1008,
        pixWindow_206_i => pixWindow_327_load_reg_1003,
        pixWindow_205_i => pixWindow_326_load_reg_998,
        pixWindow_204_i => pixWindow_325_load_reg_993,
        pixWindow_203_i => pixWindow_324_load_reg_988,
        pixWindow_202_i => pixWindow_323_load_reg_983,
        pixWindow_201_i => pixWindow_322_load_reg_978,
        pixWindow_200_i => pixWindow_321_load_reg_973,
        pixWindow_196_i => pixWindow_320_load_reg_968,
        pixWindow_195_i => pixWindow_319_load_reg_963,
        pixWindow_194_i => pixWindow_318_load_reg_958,
        pixWindow_193_i => pixWindow_317_load_reg_953,
        pixWindow_192_i => pixWindow_316_load_reg_948,
        pixWindow_191_i => pixWindow_315_load_reg_943,
        pixWindow_190_i => pixWindow_314_load_reg_938,
        pixWindow_189_i => pixWindow_313_load_reg_933,
        pixWindow_188_i => pixWindow_312_load_reg_928,
        pixWindow_184_i => pixWindow_311_load_reg_923,
        pixWindow_183_i => pixWindow_310_load_reg_918,
        pixWindow_182_i => pixWindow_309_load_reg_913,
        pixWindow_181_i => pixWindow_308_load_reg_908,
        pixWindow_180_i => pixWindow_307_load_reg_903,
        pixWindow_179_i => pixWindow_306_load_reg_898,
        pixWindow_178_i => pixWindow_305_load_reg_893,
        pixWindow_177_i => pixWindow_304_load_reg_888,
        pixWindow_i => pixWindow_load_reg_883,
        p_0_2_0_0_01168_31942_lcssa2037_i => p_0_2_0_0_01168_31942_lcssa2037_i_load_reg_878,
        p_0_1_0_0_01167_31939_lcssa2035_i => p_0_1_0_0_01167_31939_lcssa2035_i_load_reg_873,
        p_0_0_0_0_01166_31936_lcssa2033_i => p_0_0_0_0_01166_31936_lcssa2033_i_load_reg_868,
        add_ln878_1_i => add_ln878_1_reg_855,
        cmp310_i => cmp310_i_reg_1073,
        cmp310_1_i => cmp310_1_i_reg_1078,
        cmp478_i => cmp478_i_reg_1063,
        lineBuffer_1_i_address0 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_lineBuffer_1_i_address0,
        lineBuffer_1_i_ce0 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_lineBuffer_1_i_ce0,
        lineBuffer_1_i_we0 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_lineBuffer_1_i_we0,
        lineBuffer_1_i_d0 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_lineBuffer_1_i_d0,
        lineBuffer_1_i_address1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_lineBuffer_1_i_address1,
        lineBuffer_1_i_ce1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_lineBuffer_1_i_ce1,
        lineBuffer_1_i_q1 => lineBuffer_2_q1,
        lineBuffer_i_address0 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_lineBuffer_i_address0,
        lineBuffer_i_ce0 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_lineBuffer_i_ce0,
        lineBuffer_i_we0 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_lineBuffer_i_we0,
        lineBuffer_i_d0 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_lineBuffer_i_d0,
        lineBuffer_i_address1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_lineBuffer_i_address1,
        lineBuffer_i_ce1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_lineBuffer_i_ce1,
        lineBuffer_i_q1 => lineBuffer_q1,
        empty => width,
        cmp59_i => cmp59_i_reg_1068,
        pixWindow_331_i_out => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_331_i_out,
        pixWindow_331_i_out_ap_vld => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_331_i_out_ap_vld,
        pixWindow_330_i_out => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_330_i_out,
        pixWindow_330_i_out_ap_vld => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_330_i_out_ap_vld,
        pixWindow_329_i_out => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_329_i_out,
        pixWindow_329_i_out_ap_vld => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_329_i_out_ap_vld,
        pixWindow_334_i_out => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_334_i_out,
        pixWindow_334_i_out_ap_vld => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_334_i_out_ap_vld,
        pixWindow_333_i_out => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_333_i_out,
        pixWindow_333_i_out_ap_vld => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_333_i_out_ap_vld,
        pixWindow_332_i_out => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_332_i_out,
        pixWindow_332_i_out_ap_vld => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_332_i_out_ap_vld,
        pixWindow_337_i_out => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_337_i_out,
        pixWindow_337_i_out_ap_vld => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_337_i_out_ap_vld,
        pixWindow_336_i_out => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_336_i_out,
        pixWindow_336_i_out_ap_vld => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_336_i_out_ap_vld,
        pixWindow_335_i_out => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_335_i_out,
        pixWindow_335_i_out_ap_vld => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_335_i_out_ap_vld,
        pixWindow_244_i_out => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_244_i_out,
        pixWindow_244_i_out_ap_vld => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_244_i_out_ap_vld,
        pixWindow_243_i_out => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_243_i_out,
        pixWindow_243_i_out_ap_vld => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_243_i_out_ap_vld,
        pixWindow_242_i_out => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_242_i_out,
        pixWindow_242_i_out_ap_vld => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_242_i_out_ap_vld,
        pixWindow_241_i_out => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_241_i_out,
        pixWindow_241_i_out_ap_vld => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_241_i_out_ap_vld,
        pixWindow_240_i_out => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_240_i_out,
        pixWindow_240_i_out_ap_vld => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_240_i_out_ap_vld,
        pixWindow_239_i_out => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_239_i_out,
        pixWindow_239_i_out_ap_vld => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_239_i_out_ap_vld,
        pixWindow_238_i_out => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_238_i_out,
        pixWindow_238_i_out_ap_vld => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_238_i_out_ap_vld,
        pixWindow_237_i_out => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_237_i_out,
        pixWindow_237_i_out_ap_vld => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_237_i_out_ap_vld,
        pixWindow_236_i_out => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_236_i_out,
        pixWindow_236_i_out_ap_vld => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_236_i_out_ap_vld,
        pixWindow_232_i_out => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_232_i_out,
        pixWindow_232_i_out_ap_vld => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_232_i_out_ap_vld,
        pixWindow_231_i_out => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_231_i_out,
        pixWindow_231_i_out_ap_vld => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_231_i_out_ap_vld,
        pixWindow_230_i_out => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_230_i_out,
        pixWindow_230_i_out_ap_vld => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_230_i_out_ap_vld,
        pixWindow_229_i_out => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_229_i_out,
        pixWindow_229_i_out_ap_vld => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_229_i_out_ap_vld,
        pixWindow_228_i_out => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_228_i_out,
        pixWindow_228_i_out_ap_vld => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_228_i_out_ap_vld,
        pixWindow_227_i_out => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_227_i_out,
        pixWindow_227_i_out_ap_vld => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_227_i_out_ap_vld,
        pixWindow_226_i_out => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_226_i_out,
        pixWindow_226_i_out_ap_vld => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_226_i_out_ap_vld,
        pixWindow_225_i_out => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_225_i_out,
        pixWindow_225_i_out_ap_vld => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_225_i_out_ap_vld,
        pixWindow_224_i_out => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_224_i_out,
        pixWindow_224_i_out_ap_vld => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_224_i_out_ap_vld,
        pixWindow_220_i_out => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_220_i_out,
        pixWindow_220_i_out_ap_vld => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_220_i_out_ap_vld,
        pixWindow_219_i_out => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_219_i_out,
        pixWindow_219_i_out_ap_vld => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_219_i_out_ap_vld,
        pixWindow_218_i_out => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_218_i_out,
        pixWindow_218_i_out_ap_vld => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_218_i_out_ap_vld,
        pixWindow_217_i_out => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_217_i_out,
        pixWindow_217_i_out_ap_vld => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_217_i_out_ap_vld,
        pixWindow_216_i_out => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_216_i_out,
        pixWindow_216_i_out_ap_vld => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_216_i_out_ap_vld,
        pixWindow_215_i_out => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_215_i_out,
        pixWindow_215_i_out_ap_vld => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_215_i_out_ap_vld,
        pixWindow_214_i_out => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_214_i_out,
        pixWindow_214_i_out_ap_vld => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_214_i_out_ap_vld,
        pixWindow_213_i_out => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_213_i_out,
        pixWindow_213_i_out_ap_vld => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_213_i_out_ap_vld,
        pixWindow_212_i_out => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_212_i_out,
        pixWindow_212_i_out_ap_vld => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_212_i_out_ap_vld,
        p_0_2_0_0_01168_31944_i_out => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_p_0_2_0_0_01168_31944_i_out,
        p_0_2_0_0_01168_31944_i_out_ap_vld => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_p_0_2_0_0_01168_31944_i_out_ap_vld,
        p_0_1_0_0_01167_31941_i_out => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_p_0_1_0_0_01167_31941_i_out,
        p_0_1_0_0_01167_31941_i_out_ap_vld => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_p_0_1_0_0_01167_31941_i_out_ap_vld,
        p_0_0_0_0_01166_31938_i_out => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_p_0_0_0_0_01166_31938_i_out,
        p_0_0_0_0_01166_31938_i_out_ap_vld => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_p_0_0_0_0_01166_31938_i_out_ap_vld);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((icmp_ln878_fu_415_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_ap_ready = ap_const_logic_1)) then 
                    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    y_fu_72_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                y_fu_72 <= ap_const_lv10_0;
            elsif (((icmp_ln878_fu_415_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                y_fu_72 <= y_6_fu_420_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bayerPhase_c_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                add_ln878_1_reg_855 <= add_ln878_1_fu_396_p2;
                loopHeight_reg_840 <= loopHeight_fu_357_p2;
                trunc_ln870_1_i_reg_845 <= bayerPhase_c_dout(15 downto 1);
                    xor309_1_cast_i_reg_860(0) <= xor309_1_cast_i_fu_408_p1(0);
                    zext_ln871_reg_850(0) <= zext_ln871_fu_377_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                cmp310_1_i_reg_1078 <= cmp310_1_i_fu_578_p2;
                cmp310_i_reg_1073 <= cmp310_i_fu_573_p2;
                cmp478_i_reg_1063 <= cmp478_i_fu_562_p2;
                cmp59_i_reg_1068 <= cmp59_i_fu_568_p2;
                p_0_0_0_0_01166_31936_lcssa2033_i_load_reg_868 <= p_0_0_0_0_01166_31936_lcssa2033_i_fu_76;
                p_0_1_0_0_01167_31939_lcssa2035_i_load_reg_873 <= p_0_1_0_0_01167_31939_lcssa2035_i_fu_80;
                p_0_2_0_0_01168_31942_lcssa2037_i_load_reg_878 <= p_0_2_0_0_01168_31942_lcssa2037_i_fu_84;
                pixBuf_163_load_reg_1023 <= pixBuf_163_fu_200;
                pixBuf_164_load_reg_1028 <= pixBuf_164_fu_204;
                pixBuf_165_load_reg_1033 <= pixBuf_165_fu_208;
                pixBuf_166_load_reg_1038 <= pixBuf_166_fu_212;
                pixBuf_167_load_reg_1043 <= pixBuf_167_fu_216;
                pixBuf_168_load_reg_1048 <= pixBuf_168_fu_220;
                pixBuf_169_load_reg_1053 <= pixBuf_169_fu_224;
                pixBuf_170_load_reg_1058 <= pixBuf_170_fu_228;
                pixBuf_load_reg_1018 <= pixBuf_fu_196;
                pixWindow_304_load_reg_888 <= pixWindow_304_fu_92;
                pixWindow_305_load_reg_893 <= pixWindow_305_fu_96;
                pixWindow_306_load_reg_898 <= pixWindow_306_fu_100;
                pixWindow_307_load_reg_903 <= pixWindow_307_fu_104;
                pixWindow_308_load_reg_908 <= pixWindow_308_fu_108;
                pixWindow_309_load_reg_913 <= pixWindow_309_fu_112;
                pixWindow_310_load_reg_918 <= pixWindow_310_fu_116;
                pixWindow_311_load_reg_923 <= pixWindow_311_fu_120;
                pixWindow_312_load_reg_928 <= pixWindow_312_fu_124;
                pixWindow_313_load_reg_933 <= pixWindow_313_fu_128;
                pixWindow_314_load_reg_938 <= pixWindow_314_fu_132;
                pixWindow_315_load_reg_943 <= pixWindow_315_fu_136;
                pixWindow_316_load_reg_948 <= pixWindow_316_fu_140;
                pixWindow_317_load_reg_953 <= pixWindow_317_fu_144;
                pixWindow_318_load_reg_958 <= pixWindow_318_fu_148;
                pixWindow_319_load_reg_963 <= pixWindow_319_fu_152;
                pixWindow_320_load_reg_968 <= pixWindow_320_fu_156;
                pixWindow_321_load_reg_973 <= pixWindow_321_fu_160;
                pixWindow_322_load_reg_978 <= pixWindow_322_fu_164;
                pixWindow_323_load_reg_983 <= pixWindow_323_fu_168;
                pixWindow_324_load_reg_988 <= pixWindow_324_fu_172;
                pixWindow_325_load_reg_993 <= pixWindow_325_fu_176;
                pixWindow_326_load_reg_998 <= pixWindow_326_fu_180;
                pixWindow_327_load_reg_1003 <= pixWindow_327_fu_184;
                pixWindow_328_load_reg_1008 <= pixWindow_328_fu_188;
                pixWindow_329_load_reg_1013 <= pixWindow_329_fu_192;
                pixWindow_load_reg_883 <= pixWindow_fu_88;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_p_0_0_0_0_01166_31938_i_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                p_0_0_0_0_01166_31936_lcssa2033_i_fu_76 <= grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_p_0_0_0_0_01166_31938_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_p_0_1_0_0_01167_31941_i_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                p_0_1_0_0_01167_31939_lcssa2035_i_fu_80 <= grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_p_0_1_0_0_01167_31941_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_p_0_2_0_0_01168_31944_i_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                p_0_2_0_0_01168_31942_lcssa2037_i_fu_84 <= grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_p_0_2_0_0_01168_31944_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_336_i_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                pixBuf_163_fu_200 <= grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_336_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_337_i_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                pixBuf_164_fu_204 <= grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_337_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_332_i_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                pixBuf_165_fu_208 <= grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_332_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_333_i_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                pixBuf_166_fu_212 <= grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_333_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_334_i_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                pixBuf_167_fu_216 <= grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_334_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_329_i_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                pixBuf_168_fu_220 <= grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_329_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_330_i_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                pixBuf_169_fu_224 <= grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_330_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_331_i_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                pixBuf_170_fu_228 <= grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_331_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_335_i_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                pixBuf_fu_196 <= grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_335_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_213_i_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                pixWindow_304_fu_92 <= grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_213_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_214_i_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                pixWindow_305_fu_96 <= grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_214_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_215_i_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                pixWindow_306_fu_100 <= grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_215_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_216_i_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                pixWindow_307_fu_104 <= grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_216_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_217_i_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                pixWindow_308_fu_108 <= grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_217_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_218_i_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                pixWindow_309_fu_112 <= grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_218_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_219_i_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                pixWindow_310_fu_116 <= grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_219_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_220_i_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                pixWindow_311_fu_120 <= grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_220_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_224_i_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                pixWindow_312_fu_124 <= grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_224_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_225_i_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                pixWindow_313_fu_128 <= grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_225_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_226_i_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                pixWindow_314_fu_132 <= grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_226_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_227_i_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                pixWindow_315_fu_136 <= grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_227_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_228_i_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                pixWindow_316_fu_140 <= grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_228_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_229_i_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                pixWindow_317_fu_144 <= grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_229_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_230_i_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                pixWindow_318_fu_148 <= grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_230_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_231_i_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                pixWindow_319_fu_152 <= grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_231_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_232_i_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                pixWindow_320_fu_156 <= grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_232_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_236_i_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                pixWindow_321_fu_160 <= grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_236_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_237_i_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                pixWindow_322_fu_164 <= grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_237_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_238_i_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                pixWindow_323_fu_168 <= grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_238_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_239_i_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                pixWindow_324_fu_172 <= grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_239_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_240_i_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                pixWindow_325_fu_176 <= grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_240_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_241_i_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                pixWindow_326_fu_180 <= grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_241_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_242_i_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                pixWindow_327_fu_184 <= grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_242_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_243_i_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                pixWindow_328_fu_188 <= grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_243_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_244_i_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                pixWindow_329_fu_192 <= grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_244_i_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_212_i_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                pixWindow_fu_88 <= grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_pixWindow_212_i_out;
            end if;
        end if;
    end process;
    zext_ln871_reg_850(14 downto 1) <= "00000000000000";
    xor309_1_cast_i_reg_860(14 downto 1) <= "00000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, bayerPhase_c_empty_n, ap_CS_fsm_state2, ap_block_state1, ap_CS_fsm_state3, grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_ap_done, ap_CS_fsm_state5, icmp_ln878_fu_415_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((bayerPhase_c_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln878_fu_415_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    add_ln878_1_fu_396_p2 <= std_logic_vector(unsigned(trunc_ln_i_fu_386_p4) + unsigned(ap_const_lv8_1));
    add_ln878_fu_381_p2 <= std_logic_vector(unsigned(width) + unsigned(ap_const_lv10_3));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(bayerPhase_c_empty_n)
    begin
        if ((bayerPhase_c_empty_n = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_ap_done)
    begin
        if ((grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state3, icmp_ln878_fu_415_p2)
    begin
        if (((icmp_ln878_fu_415_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state3, icmp_ln878_fu_415_p2)
    begin
        if (((icmp_ln878_fu_415_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    bayerPhase_c_blk_n_assign_proc : process(bayerPhase_c_empty_n, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            bayerPhase_c_blk_n <= bayerPhase_c_empty_n;
        else 
            bayerPhase_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    bayerPhase_c_read_assign_proc : process(bayerPhase_c_empty_n, ap_CS_fsm_state2)
    begin
        if (((bayerPhase_c_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            bayerPhase_c_read <= ap_const_logic_1;
        else 
            bayerPhase_c_read <= ap_const_logic_0;
        end if; 
    end process;

    cmp310_1_i_fu_578_p2 <= "0" when (xor_i_fu_557_p2 = xor309_1_cast_i_reg_860) else "1";
    cmp310_i_fu_573_p2 <= "0" when (xor_i_fu_557_p2 = zext_ln871_reg_850) else "1";
    cmp478_i_fu_562_p2 <= "0" when (y_fu_72 = ap_const_lv10_0) else "1";
    cmp59_i_fu_568_p2 <= "1" when (unsigned(y_fu_72) < unsigned(height)) else "0";
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_ap_start <= grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_ap_start_reg;
    icmp_ln878_fu_415_p2 <= "1" when (y_fu_72 = loopHeight_reg_840) else "0";

    imgRB_read_assign_proc : process(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_imgRB_read, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            imgRB_read <= grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_imgRB_read;
        else 
            imgRB_read <= ap_const_logic_0;
        end if; 
    end process;

    imgRgb_din <= grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_imgRgb_din;

    imgRgb_write_assign_proc : process(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_imgRgb_write, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            imgRgb_write <= grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_imgRgb_write;
        else 
            imgRgb_write <= ap_const_logic_0;
        end if; 
    end process;

    loopHeight_fu_357_p2 <= std_logic_vector(unsigned(height) + unsigned(ap_const_lv10_1));
    tmp_cast_i_fu_553_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_i_fu_547_p2),15));
    tmp_i_fu_547_p2 <= (trunc_ln878_fu_543_p1 xor ap_const_lv1_1);
    trunc_ln878_fu_543_p1 <= y_fu_72(1 - 1 downto 0);
    trunc_ln_i_fu_386_p4 <= add_ln878_fu_381_p2(9 downto 2);
    x_phase_fu_363_p1 <= bayerPhase_c_dout(1 - 1 downto 0);
    xor309_1_cast_i_fu_408_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor309_1_i_fu_402_p2),15));
    xor309_1_i_fu_402_p2 <= (x_phase_fu_363_p1 xor ap_const_lv1_1);
    xor_i_fu_557_p2 <= (trunc_ln870_1_i_reg_845 xor tmp_cast_i_fu_553_p1);
    y_6_fu_420_p2 <= std_logic_vector(unsigned(y_fu_72) + unsigned(ap_const_lv10_1));
    zext_ln871_fu_377_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_phase_fu_363_p1),15));
end behav;
