
---------- Begin Simulation Statistics ----------
final_tick                                58078137000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 353023                       # Simulator instruction rate (inst/s)
host_mem_usage                                 695228                       # Number of bytes of host memory used
host_op_rate                                   386318                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   283.27                       # Real time elapsed on the host
host_tick_rate                              205027984                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109431933                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.058078                       # Number of seconds simulated
sim_ticks                                 58078137000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             87.600450                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8747660                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9985862                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                348                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            155021                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16514441                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             300026                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          540258                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           240232                       # Number of indirect misses.
system.cpu.branchPred.lookups                20621480                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050693                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1210                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109431933                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.161563                       # CPI: cycles per instruction
system.cpu.discardedOps                        731979                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49946690                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17195295                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10035106                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4990873                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.860909                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        116156274                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955324     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646459     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534178     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431933                       # Class of committed instruction
system.cpu.tickCycles                       111165401                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        37548                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         83774                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           42                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           14                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        63700                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          550                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       128396                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            564                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  58078137000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7430                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        37422                       # Transaction distribution
system.membus.trans_dist::CleanEvict              112                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38810                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38810                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7430                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       130014                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 130014                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5354368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5354368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             46240                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   46240    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               46240                       # Request fanout histogram
system.membus.respLayer1.occupancy          247962750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           243623500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  58078137000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             24186                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        93137                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           32                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            8603                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            40514                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           40514                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           524                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        23662                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1080                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       192016                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                193096                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        35584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      7673024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                7708608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           38076                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2395008                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           102776                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006071                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.079417                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 102166     99.41%     99.41% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    596      0.58%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     14      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             102776                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          119945000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          96266495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            786499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  58078137000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   15                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                18439                       # number of demand (read+write) hits
system.l2.demand_hits::total                    18454                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  15                       # number of overall hits
system.l2.overall_hits::.cpu.data               18439                       # number of overall hits
system.l2.overall_hits::total                   18454                       # number of overall hits
system.l2.demand_misses::.cpu.inst                509                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              45737                       # number of demand (read+write) misses
system.l2.demand_misses::total                  46246                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               509                       # number of overall misses
system.l2.overall_misses::.cpu.data             45737                       # number of overall misses
system.l2.overall_misses::total                 46246                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     39099500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3751928000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3791027500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     39099500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3751928000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3791027500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              524                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            64176                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                64700                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             524                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           64176                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               64700                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.971374                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.712681                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.714776                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.971374                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.712681                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.714776                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76816.306483                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82032.665020                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81975.251914                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76816.306483                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82032.665020                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81975.251914                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               37422                       # number of writebacks
system.l2.writebacks::total                     37422                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           508                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         45732                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             46240                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          508                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        45732                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            46240                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     33955000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3294267000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3328222000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     33955000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3294267000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3328222000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.969466                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.712603                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.714683                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.969466                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.712603                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.714683                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66840.551181                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72034.177381                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71977.119377                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66840.551181                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72034.177381                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71977.119377                       # average overall mshr miss latency
system.l2.replacements                          38076                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        55715                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            55715                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        55715                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        55715                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           30                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               30                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           30                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           30                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           22                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            22                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1704                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1704                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38810                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38810                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3143739500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3143739500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         40514                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             40514                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.957940                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.957940                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81003.336769                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81003.336769                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2755639500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2755639500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.957940                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.957940                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71003.336769                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71003.336769                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          509                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              509                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     39099500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39099500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          524                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            524                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.971374                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.971374                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76816.306483                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76816.306483                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          508                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          508                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     33955000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33955000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.969466                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.969466                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66840.551181                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66840.551181                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         16735                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16735                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6927                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6927                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    608188500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    608188500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        23662                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         23662                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.292748                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.292748                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87799.696838                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87799.696838                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6922                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6922                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    538627500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    538627500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.292537                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.292537                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77813.854377                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77813.854377                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  58078137000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7994.817638                       # Cycle average of tags in use
system.l2.tags.total_refs                      128326                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     46268                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.773537                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       7.617650                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        23.871679                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7963.328308                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000930                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002914                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.972086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975930                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          555                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4572                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3027                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    559684                       # Number of tag accesses
system.l2.tags.data_accesses                   559684                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  58078137000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          32512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2926848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2959360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2395008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2395008                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             508                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           45732                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               46240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        37422                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              37422                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            559798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          50395005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              50954802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       559798                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           559798                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       41237686                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             41237686                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       41237686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           559798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         50395005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             92192489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     37422.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       508.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     45710.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002195134500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2097                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2097                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              144124                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              35344                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       46240                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      37422                       # Number of write requests accepted
system.mem_ctrls.readBursts                     46240                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    37422                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     22                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2316                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.83                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    562147000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  231090000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1428734500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12162.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30912.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    27251                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   26495                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.96                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 46240                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                37422                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   43918                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        29863                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    179.184141                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   127.848909                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   184.327124                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        13780     46.14%     46.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10382     34.77%     80.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2407      8.06%     88.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1180      3.95%     92.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          769      2.58%     95.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          388      1.30%     96.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          338      1.13%     97.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          269      0.90%     98.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          350      1.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        29863                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2097                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.032427                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.113607                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    130.664983                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2095     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2097                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2097                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.830711                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.814341                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.747420                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              257     12.26%     12.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               22      1.05%     13.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1637     78.06%     91.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              181      8.63%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2097                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2957952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2393024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2959360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2395008                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        50.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        41.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     50.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     41.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   58077645000                       # Total gap between requests
system.mem_ctrls.avgGap                     694193.84                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        32512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2925440                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2393024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 559797.570641771774                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 50370761.720542103052                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 41203525.519422218204                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          508                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        45732                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        37422                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13152250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1415582250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1324493806750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25890.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30953.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  35393453.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            105936180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             56306415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           165183900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           97525260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4584599760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      16557922020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       8358491520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        29925965055                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        515.270747                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  21565121750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1939340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  34573675250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            107285640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             57023670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           164812620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           97655760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4584599760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      16348139220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       8535150720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        29894667390                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        514.731858                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  22026273750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1939340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  34112523250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     58078137000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  58078137000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     28670947                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         28670947                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     28670947                       # number of overall hits
system.cpu.icache.overall_hits::total        28670947                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          524                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            524                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          524                       # number of overall misses
system.cpu.icache.overall_misses::total           524                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     40573500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     40573500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     40573500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     40573500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28671471                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28671471                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28671471                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28671471                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77430.343511                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77430.343511                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77430.343511                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77430.343511                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           32                       # number of writebacks
system.cpu.icache.writebacks::total                32                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          524                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          524                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          524                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          524                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     40049500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     40049500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     40049500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     40049500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76430.343511                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76430.343511                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76430.343511                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76430.343511                       # average overall mshr miss latency
system.cpu.icache.replacements                     32                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     28670947                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        28670947                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          524                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           524                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     40573500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     40573500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28671471                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28671471                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77430.343511                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77430.343511                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          524                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          524                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     40049500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     40049500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76430.343511                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76430.343511                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  58078137000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           490.972250                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28671471                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               524                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          54716.547710                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   490.972250                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.479465                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.479465                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          492                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.480469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          57343466                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         57343466                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  58078137000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  58078137000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  58078137000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34845555                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34845555                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34848861                       # number of overall hits
system.cpu.dcache.overall_hits::total        34848861                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        88888                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          88888                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        88949                       # number of overall misses
system.cpu.dcache.overall_misses::total         88949                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5353427500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5353427500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5353427500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5353427500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34934443                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34934443                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34937810                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34937810                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002544                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002544                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002546                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002546                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60226.661642                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60226.661642                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60185.359026                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60185.359026                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        55715                       # number of writebacks
system.cpu.dcache.writebacks::total             55715                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        24766                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        24766                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        24766                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        24766                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        64122                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        64122                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        64176                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        64176                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4052172000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4052172000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4053967500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4053967500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001835                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001835                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001837                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001837                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63194.722560                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63194.722560                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63169.525991                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63169.525991                       # average overall mshr miss latency
system.cpu.dcache.replacements                  63664                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20694089                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20694089                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        30185                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         30185                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    940128500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    940128500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20724274                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20724274                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001457                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001457                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 31145.552427                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31145.552427                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6577                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6577                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        23608                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        23608                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    817647000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    817647000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001139                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001139                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 34634.318875                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34634.318875                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14151466                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14151466                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        58703                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        58703                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4413299000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4413299000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14210169                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14210169                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004131                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004131                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75180.127080                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75180.127080                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        18189                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        18189                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        40514                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40514                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3234525000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3234525000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002851                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002851                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79837.216765                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79837.216765                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3306                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3306                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           61                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           61                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3367                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3367                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.018117                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.018117                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           54                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           54                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1795500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1795500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.016038                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.016038                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        33250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        33250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  58078137000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.180562                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35091201                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             64176                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            546.796326                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            195500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.180562                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998400                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998400                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          352                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          70296124                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         70296124                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  58078137000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  58078137000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
