Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Thu May 12 04:40:13 2022
| Host             : DESKTOP-ICG9OBG running 64-bit major release  (build 9200)
| Command          : report_power -file descrambler_power_routed.rpt -pb descrambler_power_summary_routed.pb -rpx descrambler_power_routed.rpx
| Design           : descrambler
| Device           : xczu7ev-ffvc1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.108        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.503        |
| Device Static (W)        | 0.605        |
| Effective TJA (C/W)      | 1.0          |
| Max Ambient (C)          | 97.0         |
| Junction Temperature (C) | 28.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| CLB Logic      |     0.268 |      207 |       --- |             --- |
|   LUT as Logic |     0.229 |       70 |    230400 |            0.03 |
|   Register     |     0.039 |       92 |    460800 |            0.02 |
|   BUFG         |    <0.001 |        1 |        64 |            1.56 |
|   Others       |     0.000 |        3 |       --- |             --- |
| Signals        |     0.254 |      167 |       --- |             --- |
| I/O            |     1.981 |       53 |       360 |           14.72 |
| Static Power   |     0.605 |          |           |                 |
| Total          |     3.108 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------------+-------------+-----------+-------------+------------+
| Vccint          |       0.850 |     0.765 |       0.615 |      0.150 |
| Vccint_io       |       0.850 |     0.355 |       0.285 |      0.071 |
| Vccbram         |       0.850 |     0.002 |       0.000 |      0.002 |
| Vccaux          |       1.800 |     0.147 |       0.000 |      0.147 |
| Vccaux_io       |       1.800 |     0.253 |       0.198 |      0.055 |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18          |       1.800 |     0.768 |       0.768 |      0.000 |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |
| VCC_PSINTFP     |       0.850 |     0.000 |       0.000 |      0.000 |
| VCC_PSINTLP     |       0.850 |     0.005 |       0.000 |      0.005 |
| VPS_MGTRAVCC    |       0.850 |     0.000 |       0.000 |      0.000 |
| VCC_PSINTFP_DDR |       0.850 |     0.000 |       0.000 |      0.000 |
| VCC_PSPLL       |       1.200 |     0.002 |       0.000 |      0.002 |
| VPS_MGTRAVTT    |       1.800 |     0.000 |       0.000 |      0.000 |
| VCCO_PSDDR_504  |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSDDR_PLL   |       1.800 |     0.000 |       0.000 |      0.000 |
| VCCO_PSIO0_500  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCCO_PSIO1_501  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCCO_PSIO2_502  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCCO_PSIO3_503  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCCINT_VCU      |       0.900 |     0.027 |       0.000 |      0.027 |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |
+-----------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| descrambler              |     2.503 |
|   i_Nrep_IBUF[0]_inst    |     0.012 |
|   i_Nrep_IBUF[10]_inst   |     0.007 |
|   i_Nrep_IBUF[11]_inst   |     0.007 |
|   i_Nrep_IBUF[1]_inst    |     0.012 |
|   i_Nrep_IBUF[2]_inst    |     0.007 |
|   i_Nrep_IBUF[3]_inst    |     0.007 |
|   i_Nrep_IBUF[4]_inst    |     0.007 |
|   i_Nrep_IBUF[5]_inst    |     0.007 |
|   i_Nrep_IBUF[6]_inst    |     0.007 |
|   i_Nrep_IBUF[7]_inst    |     0.007 |
|   i_Nrep_IBUF[8]_inst    |     0.007 |
|   i_Nrep_IBUF[9]_inst    |     0.007 |
|   i_Nsf_IBUF[0]_inst     |     0.015 |
|   i_Nsf_IBUF[1]_inst     |     0.011 |
|   i_Nsf_IBUF[2]_inst     |     0.011 |
|   i_Nsf_IBUF[3]_inst     |     0.008 |
|   i_cellId_IBUF[0]_inst  |     0.007 |
|   i_cellId_IBUF[1]_inst  |     0.007 |
|   i_cellId_IBUF[2]_inst  |     0.007 |
|   i_cellId_IBUF[3]_inst  |     0.008 |
|   i_cellId_IBUF[4]_inst  |     0.007 |
|   i_cellId_IBUF[5]_inst  |     0.007 |
|   i_cellId_IBUF[6]_inst  |     0.007 |
|   i_cellId_IBUF[7]_inst  |     0.007 |
|   i_cellId_IBUF[8]_inst  |     0.007 |
|   i_clk_IBUF_inst        |     0.004 |
|   i_data_IBUF_inst       |     0.008 |
|   i_enable_Mod_IBUF_inst |     0.009 |
|   i_enable_RM_IBUF_inst  |     0.009 |
|   i_nf_IBUF_inst         |     0.009 |
|   i_ns_IBUF[1]_inst      |     0.007 |
|   i_ns_IBUF[2]_inst      |     0.008 |
|   i_ns_IBUF[3]_inst      |     0.007 |
|   i_ns_IBUF[4]_inst      |     0.008 |
|   i_rnti_IBUF[0]_inst    |     0.008 |
|   i_rnti_IBUF[10]_inst   |     0.007 |
|   i_rnti_IBUF[11]_inst   |     0.007 |
|   i_rnti_IBUF[12]_inst   |     0.006 |
|   i_rnti_IBUF[13]_inst   |     0.007 |
|   i_rnti_IBUF[14]_inst   |     0.007 |
|   i_rnti_IBUF[15]_inst   |     0.007 |
|   i_rnti_IBUF[1]_inst    |     0.008 |
|   i_rnti_IBUF[2]_inst    |     0.008 |
|   i_rnti_IBUF[3]_inst    |     0.008 |
|   i_rnti_IBUF[4]_inst    |     0.007 |
|   i_rnti_IBUF[5]_inst    |     0.007 |
|   i_rnti_IBUF[6]_inst    |     0.007 |
|   i_rnti_IBUF[7]_inst    |     0.007 |
|   i_rnti_IBUF[8]_inst    |     0.007 |
|   i_rnti_IBUF[9]_inst    |     0.007 |
+--------------------------+-----------+


