
DISC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000036dc  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000044  08003864  08003864  00013864  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080038a8  080038a8  000138a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080038ac  080038ac  000138ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000000c  20000000  080038b0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
  7 .bss          000000f4  2000000c  2000000c  0002000c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000100  20000100  0002000c  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001344b  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002288  00000000  00000000  00033487  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000c68  00000000  00000000  0003570f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000b88  00000000  00000000  00036377  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000066f6  00000000  00000000  00036eff  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00003ef5  00000000  00000000  0003d5f5  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  000414ea  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00003454  00000000  00000000  00041568  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800384c 	.word	0x0800384c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	0800384c 	.word	0x0800384c

080001c8 <main>:
  * @brief  The application entry point.
  *
  * @retval None
  */
int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b082      	sub	sp, #8
 80001cc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001ce:	f000 fad3 	bl	8000778 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d2:	f000 f835 	bl	8000240 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001d6:	f000 f945 	bl	8000464 <MX_GPIO_Init>
  MX_I2C1_Init();
 80001da:	f000 f889 	bl	80002f0 <MX_I2C1_Init>
  MX_TIM6_Init();
 80001de:	f000 f8cf 	bl	8000380 <MX_TIM6_Init>
  MX_TIM7_Init();
 80001e2:	f000 f905 	bl	80003f0 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim6);
 80001e6:	4811      	ldr	r0, [pc, #68]	; (800022c <main+0x64>)
 80001e8:	f003 f9c5 	bl	8003576 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim7);
 80001ec:	4810      	ldr	r0, [pc, #64]	; (8000230 <main+0x68>)
 80001ee:	f003 f9c2 	bl	8003576 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start_IT(&htim6);
 80001f2:	480e      	ldr	r0, [pc, #56]	; (800022c <main+0x64>)
 80001f4:	f003 f9da 	bl	80035ac <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim7);
 80001f8:	480d      	ldr	r0, [pc, #52]	; (8000230 <main+0x68>)
 80001fa:	f003 f9d7 	bl	80035ac <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  HAL_Delay(2000);
 80001fe:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000202:	f000 fb1f 	bl	8000844 <HAL_Delay>
  //ClockSet();
  ClockRead();
 8000206:	f000 f965 	bl	80004d4 <ClockRead>

  while (1)
  {
	  //HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15);
	  HAL_Delay(10);
 800020a:	200a      	movs	r0, #10
 800020c:	f000 fb1a 	bl	8000844 <HAL_Delay>
	  HAL_I2C_Master_Receive(&hi2c1, 0b1101000 << 1, &i2cRX, 2, 10);
 8000210:	230a      	movs	r3, #10
 8000212:	9300      	str	r3, [sp, #0]
 8000214:	2302      	movs	r3, #2
 8000216:	4a07      	ldr	r2, [pc, #28]	; (8000234 <main+0x6c>)
 8000218:	21d0      	movs	r1, #208	; 0xd0
 800021a:	4807      	ldr	r0, [pc, #28]	; (8000238 <main+0x70>)
 800021c:	f000 fecc 	bl	8000fb8 <HAL_I2C_Master_Receive>
	  i2c = (uint8_t)i2cRX;
 8000220:	4b04      	ldr	r3, [pc, #16]	; (8000234 <main+0x6c>)
 8000222:	681b      	ldr	r3, [r3, #0]
 8000224:	b2da      	uxtb	r2, r3
 8000226:	4b05      	ldr	r3, [pc, #20]	; (800023c <main+0x74>)
 8000228:	701a      	strb	r2, [r3, #0]
	  HAL_Delay(10);
 800022a:	e7ee      	b.n	800020a <main+0x42>
 800022c:	20000078 	.word	0x20000078
 8000230:	200000bc 	.word	0x200000bc
 8000234:	200000b8 	.word	0x200000b8
 8000238:	20000028 	.word	0x20000028
 800023c:	20000074 	.word	0x20000074

08000240 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000240:	b580      	push	{r7, lr}
 8000242:	b09e      	sub	sp, #120	; 0x78
 8000244:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000246:	2302      	movs	r3, #2
 8000248:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800024a:	2301      	movs	r3, #1
 800024c:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = 16;
 800024e:	2310      	movs	r3, #16
 8000250:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000252:	2300      	movs	r3, #0
 8000254:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000256:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800025a:	4618      	mov	r0, r3
 800025c:	f001 feb0 	bl	8001fc0 <HAL_RCC_OscConfig>
 8000260:	4603      	mov	r3, r0
 8000262:	2b00      	cmp	r3, #0
 8000264:	d003      	beq.n	800026e <SystemClock_Config+0x2e>
  {
    _Error_Handler(__FILE__, __LINE__);
 8000266:	21a5      	movs	r1, #165	; 0xa5
 8000268:	481f      	ldr	r0, [pc, #124]	; (80002e8 <SystemClock_Config+0xa8>)
 800026a:	f000 f93a 	bl	80004e2 <_Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800026e:	230f      	movs	r3, #15
 8000270:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000272:	2300      	movs	r3, #0
 8000274:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000276:	2300      	movs	r3, #0
 8000278:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800027a:	2300      	movs	r3, #0
 800027c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800027e:	2300      	movs	r3, #0
 8000280:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000282:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000286:	2100      	movs	r1, #0
 8000288:	4618      	mov	r0, r3
 800028a:	f002 fd83 	bl	8002d94 <HAL_RCC_ClockConfig>
 800028e:	4603      	mov	r3, r0
 8000290:	2b00      	cmp	r3, #0
 8000292:	d003      	beq.n	800029c <SystemClock_Config+0x5c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8000294:	21b3      	movs	r1, #179	; 0xb3
 8000296:	4814      	ldr	r0, [pc, #80]	; (80002e8 <SystemClock_Config+0xa8>)
 8000298:	f000 f923 	bl	80004e2 <_Error_Handler>
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800029c:	2320      	movs	r3, #32
 800029e:	603b      	str	r3, [r7, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80002a0:	2300      	movs	r3, #0
 80002a2:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80002a4:	463b      	mov	r3, r7
 80002a6:	4618      	mov	r0, r3
 80002a8:	f002 ff8a 	bl	80031c0 <HAL_RCCEx_PeriphCLKConfig>
 80002ac:	4603      	mov	r3, r0
 80002ae:	2b00      	cmp	r3, #0
 80002b0:	d003      	beq.n	80002ba <SystemClock_Config+0x7a>
  {
    _Error_Handler(__FILE__, __LINE__);
 80002b2:	21ba      	movs	r1, #186	; 0xba
 80002b4:	480c      	ldr	r0, [pc, #48]	; (80002e8 <SystemClock_Config+0xa8>)
 80002b6:	f000 f914 	bl	80004e2 <_Error_Handler>
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80002ba:	f002 ff75 	bl	80031a8 <HAL_RCC_GetHCLKFreq>
 80002be:	4602      	mov	r2, r0
 80002c0:	4b0a      	ldr	r3, [pc, #40]	; (80002ec <SystemClock_Config+0xac>)
 80002c2:	fba3 2302 	umull	r2, r3, r3, r2
 80002c6:	099b      	lsrs	r3, r3, #6
 80002c8:	4618      	mov	r0, r3
 80002ca:	f000 fbdc 	bl	8000a86 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80002ce:	2004      	movs	r0, #4
 80002d0:	f000 fbe6 	bl	8000aa0 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80002d4:	2200      	movs	r2, #0
 80002d6:	2100      	movs	r1, #0
 80002d8:	f04f 30ff 	mov.w	r0, #4294967295
 80002dc:	f000 fba9 	bl	8000a32 <HAL_NVIC_SetPriority>
}
 80002e0:	bf00      	nop
 80002e2:	3778      	adds	r7, #120	; 0x78
 80002e4:	46bd      	mov	sp, r7
 80002e6:	bd80      	pop	{r7, pc}
 80002e8:	08003864 	.word	0x08003864
 80002ec:	10624dd3 	.word	0x10624dd3

080002f0 <MX_I2C1_Init>:

/* I2C1 init function */
static void MX_I2C1_Init(void)
{
 80002f0:	b580      	push	{r7, lr}
 80002f2:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 80002f4:	4b1e      	ldr	r3, [pc, #120]	; (8000370 <MX_I2C1_Init+0x80>)
 80002f6:	4a1f      	ldr	r2, [pc, #124]	; (8000374 <MX_I2C1_Init+0x84>)
 80002f8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 80002fa:	4b1d      	ldr	r3, [pc, #116]	; (8000370 <MX_I2C1_Init+0x80>)
 80002fc:	4a1e      	ldr	r2, [pc, #120]	; (8000378 <MX_I2C1_Init+0x88>)
 80002fe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000300:	4b1b      	ldr	r3, [pc, #108]	; (8000370 <MX_I2C1_Init+0x80>)
 8000302:	2200      	movs	r2, #0
 8000304:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000306:	4b1a      	ldr	r3, [pc, #104]	; (8000370 <MX_I2C1_Init+0x80>)
 8000308:	2201      	movs	r2, #1
 800030a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800030c:	4b18      	ldr	r3, [pc, #96]	; (8000370 <MX_I2C1_Init+0x80>)
 800030e:	2200      	movs	r2, #0
 8000310:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000312:	4b17      	ldr	r3, [pc, #92]	; (8000370 <MX_I2C1_Init+0x80>)
 8000314:	2200      	movs	r2, #0
 8000316:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000318:	4b15      	ldr	r3, [pc, #84]	; (8000370 <MX_I2C1_Init+0x80>)
 800031a:	2200      	movs	r2, #0
 800031c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800031e:	4b14      	ldr	r3, [pc, #80]	; (8000370 <MX_I2C1_Init+0x80>)
 8000320:	2200      	movs	r2, #0
 8000322:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000324:	4b12      	ldr	r3, [pc, #72]	; (8000370 <MX_I2C1_Init+0x80>)
 8000326:	2200      	movs	r2, #0
 8000328:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800032a:	4811      	ldr	r0, [pc, #68]	; (8000370 <MX_I2C1_Init+0x80>)
 800032c:	f000 fdb6 	bl	8000e9c <HAL_I2C_Init>
 8000330:	4603      	mov	r3, r0
 8000332:	2b00      	cmp	r3, #0
 8000334:	d003      	beq.n	800033e <MX_I2C1_Init+0x4e>
  {
    _Error_Handler(__FILE__, __LINE__);
 8000336:	21d8      	movs	r1, #216	; 0xd8
 8000338:	4810      	ldr	r0, [pc, #64]	; (800037c <MX_I2C1_Init+0x8c>)
 800033a:	f000 f8d2 	bl	80004e2 <_Error_Handler>
  }

    /**Configure Analogue filter 
    */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800033e:	2100      	movs	r1, #0
 8000340:	480b      	ldr	r0, [pc, #44]	; (8000370 <MX_I2C1_Init+0x80>)
 8000342:	f001 fda3 	bl	8001e8c <HAL_I2CEx_ConfigAnalogFilter>
 8000346:	4603      	mov	r3, r0
 8000348:	2b00      	cmp	r3, #0
 800034a:	d003      	beq.n	8000354 <MX_I2C1_Init+0x64>
  {
    _Error_Handler(__FILE__, __LINE__);
 800034c:	21df      	movs	r1, #223	; 0xdf
 800034e:	480b      	ldr	r0, [pc, #44]	; (800037c <MX_I2C1_Init+0x8c>)
 8000350:	f000 f8c7 	bl	80004e2 <_Error_Handler>
  }

    /**Configure Digital filter 
    */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000354:	2100      	movs	r1, #0
 8000356:	4806      	ldr	r0, [pc, #24]	; (8000370 <MX_I2C1_Init+0x80>)
 8000358:	f001 fde3 	bl	8001f22 <HAL_I2CEx_ConfigDigitalFilter>
 800035c:	4603      	mov	r3, r0
 800035e:	2b00      	cmp	r3, #0
 8000360:	d003      	beq.n	800036a <MX_I2C1_Init+0x7a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8000362:	21e6      	movs	r1, #230	; 0xe6
 8000364:	4805      	ldr	r0, [pc, #20]	; (800037c <MX_I2C1_Init+0x8c>)
 8000366:	f000 f8bc 	bl	80004e2 <_Error_Handler>
  }

}
 800036a:	bf00      	nop
 800036c:	bd80      	pop	{r7, pc}
 800036e:	bf00      	nop
 8000370:	20000028 	.word	0x20000028
 8000374:	40005400 	.word	0x40005400
 8000378:	2000090e 	.word	0x2000090e
 800037c:	08003864 	.word	0x08003864

08000380 <MX_TIM6_Init>:

/* TIM6 init function */
static void MX_TIM6_Init(void)
{
 8000380:	b580      	push	{r7, lr}
 8000382:	b084      	sub	sp, #16
 8000384:	af00      	add	r7, sp, #0

  TIM_MasterConfigTypeDef sMasterConfig;

  htim6.Instance = TIM6;
 8000386:	4b17      	ldr	r3, [pc, #92]	; (80003e4 <MX_TIM6_Init+0x64>)
 8000388:	4a17      	ldr	r2, [pc, #92]	; (80003e8 <MX_TIM6_Init+0x68>)
 800038a:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 8000;
 800038c:	4b15      	ldr	r3, [pc, #84]	; (80003e4 <MX_TIM6_Init+0x64>)
 800038e:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8000392:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000394:	4b13      	ldr	r3, [pc, #76]	; (80003e4 <MX_TIM6_Init+0x64>)
 8000396:	2200      	movs	r2, #0
 8000398:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 500;
 800039a:	4b12      	ldr	r3, [pc, #72]	; (80003e4 <MX_TIM6_Init+0x64>)
 800039c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80003a0:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80003a2:	4b10      	ldr	r3, [pc, #64]	; (80003e4 <MX_TIM6_Init+0x64>)
 80003a4:	2200      	movs	r2, #0
 80003a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80003a8:	480e      	ldr	r0, [pc, #56]	; (80003e4 <MX_TIM6_Init+0x64>)
 80003aa:	f003 f8b9 	bl	8003520 <HAL_TIM_Base_Init>
 80003ae:	4603      	mov	r3, r0
 80003b0:	2b00      	cmp	r3, #0
 80003b2:	d003      	beq.n	80003bc <MX_TIM6_Init+0x3c>
  {
    _Error_Handler(__FILE__, __LINE__);
 80003b4:	21f8      	movs	r1, #248	; 0xf8
 80003b6:	480d      	ldr	r0, [pc, #52]	; (80003ec <MX_TIM6_Init+0x6c>)
 80003b8:	f000 f893 	bl	80004e2 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80003bc:	2300      	movs	r3, #0
 80003be:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80003c0:	2300      	movs	r3, #0
 80003c2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80003c4:	1d3b      	adds	r3, r7, #4
 80003c6:	4619      	mov	r1, r3
 80003c8:	4806      	ldr	r0, [pc, #24]	; (80003e4 <MX_TIM6_Init+0x64>)
 80003ca:	f003 f99d 	bl	8003708 <HAL_TIMEx_MasterConfigSynchronization>
 80003ce:	4603      	mov	r3, r0
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	d003      	beq.n	80003dc <MX_TIM6_Init+0x5c>
  {
    _Error_Handler(__FILE__, __LINE__);
 80003d4:	21ff      	movs	r1, #255	; 0xff
 80003d6:	4805      	ldr	r0, [pc, #20]	; (80003ec <MX_TIM6_Init+0x6c>)
 80003d8:	f000 f883 	bl	80004e2 <_Error_Handler>
  }

}
 80003dc:	bf00      	nop
 80003de:	3710      	adds	r7, #16
 80003e0:	46bd      	mov	sp, r7
 80003e2:	bd80      	pop	{r7, pc}
 80003e4:	20000078 	.word	0x20000078
 80003e8:	40001000 	.word	0x40001000
 80003ec:	08003864 	.word	0x08003864

080003f0 <MX_TIM7_Init>:

/* TIM7 init function */
static void MX_TIM7_Init(void)
{
 80003f0:	b580      	push	{r7, lr}
 80003f2:	b084      	sub	sp, #16
 80003f4:	af00      	add	r7, sp, #0

  TIM_MasterConfigTypeDef sMasterConfig;

  htim7.Instance = TIM7;
 80003f6:	4b18      	ldr	r3, [pc, #96]	; (8000458 <MX_TIM7_Init+0x68>)
 80003f8:	4a18      	ldr	r2, [pc, #96]	; (800045c <MX_TIM7_Init+0x6c>)
 80003fa:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 8000;
 80003fc:	4b16      	ldr	r3, [pc, #88]	; (8000458 <MX_TIM7_Init+0x68>)
 80003fe:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8000402:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000404:	4b14      	ldr	r3, [pc, #80]	; (8000458 <MX_TIM7_Init+0x68>)
 8000406:	2200      	movs	r2, #0
 8000408:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000;
 800040a:	4b13      	ldr	r3, [pc, #76]	; (8000458 <MX_TIM7_Init+0x68>)
 800040c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000410:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000412:	4b11      	ldr	r3, [pc, #68]	; (8000458 <MX_TIM7_Init+0x68>)
 8000414:	2200      	movs	r2, #0
 8000416:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000418:	480f      	ldr	r0, [pc, #60]	; (8000458 <MX_TIM7_Init+0x68>)
 800041a:	f003 f881 	bl	8003520 <HAL_TIM_Base_Init>
 800041e:	4603      	mov	r3, r0
 8000420:	2b00      	cmp	r3, #0
 8000422:	d004      	beq.n	800042e <MX_TIM7_Init+0x3e>
  {
    _Error_Handler(__FILE__, __LINE__);
 8000424:	f240 1111 	movw	r1, #273	; 0x111
 8000428:	480d      	ldr	r0, [pc, #52]	; (8000460 <MX_TIM7_Init+0x70>)
 800042a:	f000 f85a 	bl	80004e2 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800042e:	2300      	movs	r3, #0
 8000430:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000432:	2300      	movs	r3, #0
 8000434:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000436:	1d3b      	adds	r3, r7, #4
 8000438:	4619      	mov	r1, r3
 800043a:	4807      	ldr	r0, [pc, #28]	; (8000458 <MX_TIM7_Init+0x68>)
 800043c:	f003 f964 	bl	8003708 <HAL_TIMEx_MasterConfigSynchronization>
 8000440:	4603      	mov	r3, r0
 8000442:	2b00      	cmp	r3, #0
 8000444:	d004      	beq.n	8000450 <MX_TIM7_Init+0x60>
  {
    _Error_Handler(__FILE__, __LINE__);
 8000446:	f44f 718c 	mov.w	r1, #280	; 0x118
 800044a:	4805      	ldr	r0, [pc, #20]	; (8000460 <MX_TIM7_Init+0x70>)
 800044c:	f000 f849 	bl	80004e2 <_Error_Handler>
  }

}
 8000450:	bf00      	nop
 8000452:	3710      	adds	r7, #16
 8000454:	46bd      	mov	sp, r7
 8000456:	bd80      	pop	{r7, pc}
 8000458:	200000bc 	.word	0x200000bc
 800045c:	40001400 	.word	0x40001400
 8000460:	08003864 	.word	0x08003864

08000464 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
static void MX_GPIO_Init(void)
{
 8000464:	b580      	push	{r7, lr}
 8000466:	b088      	sub	sp, #32
 8000468:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800046a:	4a18      	ldr	r2, [pc, #96]	; (80004cc <MX_GPIO_Init+0x68>)
 800046c:	4b17      	ldr	r3, [pc, #92]	; (80004cc <MX_GPIO_Init+0x68>)
 800046e:	695b      	ldr	r3, [r3, #20]
 8000470:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000474:	6153      	str	r3, [r2, #20]
 8000476:	4b15      	ldr	r3, [pc, #84]	; (80004cc <MX_GPIO_Init+0x68>)
 8000478:	695b      	ldr	r3, [r3, #20]
 800047a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800047e:	60bb      	str	r3, [r7, #8]
 8000480:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000482:	4a12      	ldr	r2, [pc, #72]	; (80004cc <MX_GPIO_Init+0x68>)
 8000484:	4b11      	ldr	r3, [pc, #68]	; (80004cc <MX_GPIO_Init+0x68>)
 8000486:	695b      	ldr	r3, [r3, #20]
 8000488:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800048c:	6153      	str	r3, [r2, #20]
 800048e:	4b0f      	ldr	r3, [pc, #60]	; (80004cc <MX_GPIO_Init+0x68>)
 8000490:	695b      	ldr	r3, [r3, #20]
 8000492:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000496:	607b      	str	r3, [r7, #4]
 8000498:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 800049a:	2200      	movs	r2, #0
 800049c:	f44f 417f 	mov.w	r1, #65280	; 0xff00
 80004a0:	480b      	ldr	r0, [pc, #44]	; (80004d0 <MX_GPIO_Init+0x6c>)
 80004a2:	f000 fce3 	bl	8000e6c <HAL_GPIO_WritePin>
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pins : PE8 PE9 PE10 PE11 
                           PE12 PE13 PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 80004a6:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 80004aa:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004ac:	2301      	movs	r3, #1
 80004ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004b0:	2300      	movs	r3, #0
 80004b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004b4:	2300      	movs	r3, #0
 80004b6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80004b8:	f107 030c 	add.w	r3, r7, #12
 80004bc:	4619      	mov	r1, r3
 80004be:	4804      	ldr	r0, [pc, #16]	; (80004d0 <MX_GPIO_Init+0x6c>)
 80004c0:	f000 fb56 	bl	8000b70 <HAL_GPIO_Init>

}
 80004c4:	bf00      	nop
 80004c6:	3720      	adds	r7, #32
 80004c8:	46bd      	mov	sp, r7
 80004ca:	bd80      	pop	{r7, pc}
 80004cc:	40021000 	.word	0x40021000
 80004d0:	48001000 	.word	0x48001000

080004d4 <ClockRead>:
	HAL_I2C_Master_Transmit(&hi2c1,0b1101000 << 1, sec, 3, 10); //запись секунд
	HAL_I2C_Master_Transmit(&hi2c1,0b1101000 << 1, min, 3, 10); //запись минут
	HAL_I2C_Master_Transmit(&hi2c1,0b1101000 << 1, hour, 3, 10); //запись часов
}
void ClockRead(void)
{
 80004d4:	b480      	push	{r7}
 80004d6:	af00      	add	r7, sp, #0
	//HAL_I2C_Master_Receive(&hi2c1, 0b1101000 << 1, 0x02, 2, 10);
}
 80004d8:	bf00      	nop
 80004da:	46bd      	mov	sp, r7
 80004dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e0:	4770      	bx	lr

080004e2 <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 80004e2:	b480      	push	{r7}
 80004e4:	b083      	sub	sp, #12
 80004e6:	af00      	add	r7, sp, #0
 80004e8:	6078      	str	r0, [r7, #4]
 80004ea:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
 80004ec:	e7fe      	b.n	80004ec <_Error_Handler+0xa>
	...

080004f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	b082      	sub	sp, #8
 80004f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004f6:	4a1e      	ldr	r2, [pc, #120]	; (8000570 <HAL_MspInit+0x80>)
 80004f8:	4b1d      	ldr	r3, [pc, #116]	; (8000570 <HAL_MspInit+0x80>)
 80004fa:	699b      	ldr	r3, [r3, #24]
 80004fc:	f043 0301 	orr.w	r3, r3, #1
 8000500:	6193      	str	r3, [r2, #24]
 8000502:	4b1b      	ldr	r3, [pc, #108]	; (8000570 <HAL_MspInit+0x80>)
 8000504:	699b      	ldr	r3, [r3, #24]
 8000506:	f003 0301 	and.w	r3, r3, #1
 800050a:	607b      	str	r3, [r7, #4]
 800050c:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800050e:	2003      	movs	r0, #3
 8000510:	f000 fa84 	bl	8000a1c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8000514:	2200      	movs	r2, #0
 8000516:	2100      	movs	r1, #0
 8000518:	f06f 000b 	mvn.w	r0, #11
 800051c:	f000 fa89 	bl	8000a32 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8000520:	2200      	movs	r2, #0
 8000522:	2100      	movs	r1, #0
 8000524:	f06f 000a 	mvn.w	r0, #10
 8000528:	f000 fa83 	bl	8000a32 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800052c:	2200      	movs	r2, #0
 800052e:	2100      	movs	r1, #0
 8000530:	f06f 0009 	mvn.w	r0, #9
 8000534:	f000 fa7d 	bl	8000a32 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8000538:	2200      	movs	r2, #0
 800053a:	2100      	movs	r1, #0
 800053c:	f06f 0004 	mvn.w	r0, #4
 8000540:	f000 fa77 	bl	8000a32 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8000544:	2200      	movs	r2, #0
 8000546:	2100      	movs	r1, #0
 8000548:	f06f 0003 	mvn.w	r0, #3
 800054c:	f000 fa71 	bl	8000a32 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8000550:	2200      	movs	r2, #0
 8000552:	2100      	movs	r1, #0
 8000554:	f06f 0001 	mvn.w	r0, #1
 8000558:	f000 fa6b 	bl	8000a32 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800055c:	2200      	movs	r2, #0
 800055e:	2100      	movs	r1, #0
 8000560:	f04f 30ff 	mov.w	r0, #4294967295
 8000564:	f000 fa65 	bl	8000a32 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000568:	bf00      	nop
 800056a:	3708      	adds	r7, #8
 800056c:	46bd      	mov	sp, r7
 800056e:	bd80      	pop	{r7, pc}
 8000570:	40021000 	.word	0x40021000

08000574 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b088      	sub	sp, #32
 8000578:	af00      	add	r7, sp, #0
 800057a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C1)
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	4a1a      	ldr	r2, [pc, #104]	; (80005ec <HAL_I2C_MspInit+0x78>)
 8000582:	4293      	cmp	r3, r2
 8000584:	d12d      	bne.n	80005e2 <HAL_I2C_MspInit+0x6e>
  
    /**I2C1 GPIO Configuration    
    PA14     ------> I2C1_SDA
    PA15     ------> I2C1_SCL 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000586:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800058a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800058c:	2312      	movs	r3, #18
 800058e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000590:	2300      	movs	r3, #0
 8000592:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000594:	2303      	movs	r3, #3
 8000596:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000598:	2304      	movs	r3, #4
 800059a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800059c:	f107 030c 	add.w	r3, r7, #12
 80005a0:	4619      	mov	r1, r3
 80005a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005a6:	f000 fae3 	bl	8000b70 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80005aa:	4a11      	ldr	r2, [pc, #68]	; (80005f0 <HAL_I2C_MspInit+0x7c>)
 80005ac:	4b10      	ldr	r3, [pc, #64]	; (80005f0 <HAL_I2C_MspInit+0x7c>)
 80005ae:	69db      	ldr	r3, [r3, #28]
 80005b0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80005b4:	61d3      	str	r3, [r2, #28]
 80005b6:	4b0e      	ldr	r3, [pc, #56]	; (80005f0 <HAL_I2C_MspInit+0x7c>)
 80005b8:	69db      	ldr	r3, [r3, #28]
 80005ba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80005be:	60bb      	str	r3, [r7, #8]
 80005c0:	68bb      	ldr	r3, [r7, #8]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80005c2:	2200      	movs	r2, #0
 80005c4:	2100      	movs	r1, #0
 80005c6:	201f      	movs	r0, #31
 80005c8:	f000 fa33 	bl	8000a32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80005cc:	201f      	movs	r0, #31
 80005ce:	f000 fa4c 	bl	8000a6a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 80005d2:	2200      	movs	r2, #0
 80005d4:	2100      	movs	r1, #0
 80005d6:	2020      	movs	r0, #32
 80005d8:	f000 fa2b 	bl	8000a32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80005dc:	2020      	movs	r0, #32
 80005de:	f000 fa44 	bl	8000a6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80005e2:	bf00      	nop
 80005e4:	3720      	adds	r7, #32
 80005e6:	46bd      	mov	sp, r7
 80005e8:	bd80      	pop	{r7, pc}
 80005ea:	bf00      	nop
 80005ec:	40005400 	.word	0x40005400
 80005f0:	40021000 	.word	0x40021000

080005f4 <HAL_TIM_Base_MspInit>:
  }

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80005f4:	b480      	push	{r7}
 80005f6:	b085      	sub	sp, #20
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	6078      	str	r0, [r7, #4]

  if(htim_base->Instance==TIM6)
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	4a13      	ldr	r2, [pc, #76]	; (8000650 <HAL_TIM_Base_MspInit+0x5c>)
 8000602:	4293      	cmp	r3, r2
 8000604:	d10c      	bne.n	8000620 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000606:	4a13      	ldr	r2, [pc, #76]	; (8000654 <HAL_TIM_Base_MspInit+0x60>)
 8000608:	4b12      	ldr	r3, [pc, #72]	; (8000654 <HAL_TIM_Base_MspInit+0x60>)
 800060a:	69db      	ldr	r3, [r3, #28]
 800060c:	f043 0310 	orr.w	r3, r3, #16
 8000610:	61d3      	str	r3, [r2, #28]
 8000612:	4b10      	ldr	r3, [pc, #64]	; (8000654 <HAL_TIM_Base_MspInit+0x60>)
 8000614:	69db      	ldr	r3, [r3, #28]
 8000616:	f003 0310 	and.w	r3, r3, #16
 800061a:	60fb      	str	r3, [r7, #12]
 800061c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 800061e:	e010      	b.n	8000642 <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM7)
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	4a0c      	ldr	r2, [pc, #48]	; (8000658 <HAL_TIM_Base_MspInit+0x64>)
 8000626:	4293      	cmp	r3, r2
 8000628:	d10b      	bne.n	8000642 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800062a:	4a0a      	ldr	r2, [pc, #40]	; (8000654 <HAL_TIM_Base_MspInit+0x60>)
 800062c:	4b09      	ldr	r3, [pc, #36]	; (8000654 <HAL_TIM_Base_MspInit+0x60>)
 800062e:	69db      	ldr	r3, [r3, #28]
 8000630:	f043 0320 	orr.w	r3, r3, #32
 8000634:	61d3      	str	r3, [r2, #28]
 8000636:	4b07      	ldr	r3, [pc, #28]	; (8000654 <HAL_TIM_Base_MspInit+0x60>)
 8000638:	69db      	ldr	r3, [r3, #28]
 800063a:	f003 0320 	and.w	r3, r3, #32
 800063e:	60bb      	str	r3, [r7, #8]
 8000640:	68bb      	ldr	r3, [r7, #8]
}
 8000642:	bf00      	nop
 8000644:	3714      	adds	r7, #20
 8000646:	46bd      	mov	sp, r7
 8000648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064c:	4770      	bx	lr
 800064e:	bf00      	nop
 8000650:	40001000 	.word	0x40001000
 8000654:	40021000 	.word	0x40021000
 8000658:	40001400 	.word	0x40001400

0800065c <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 800065c:	b480      	push	{r7}
 800065e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000660:	bf00      	nop
 8000662:	46bd      	mov	sp, r7
 8000664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000668:	4770      	bx	lr

0800066a <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 800066a:	b480      	push	{r7}
 800066c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800066e:	e7fe      	b.n	800066e <HardFault_Handler+0x4>

08000670 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8000670:	b480      	push	{r7}
 8000672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000674:	e7fe      	b.n	8000674 <MemManage_Handler+0x4>

08000676 <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8000676:	b480      	push	{r7}
 8000678:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800067a:	e7fe      	b.n	800067a <BusFault_Handler+0x4>

0800067c <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 800067c:	b480      	push	{r7}
 800067e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000680:	e7fe      	b.n	8000680 <UsageFault_Handler+0x4>

08000682 <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 8000682:	b480      	push	{r7}
 8000684:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000686:	bf00      	nop
 8000688:	46bd      	mov	sp, r7
 800068a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068e:	4770      	bx	lr

08000690 <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 8000690:	b480      	push	{r7}
 8000692:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000694:	bf00      	nop
 8000696:	46bd      	mov	sp, r7
 8000698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069c:	4770      	bx	lr

0800069e <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 800069e:	b480      	push	{r7}
 80006a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006a2:	bf00      	nop
 80006a4:	46bd      	mov	sp, r7
 80006a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006aa:	4770      	bx	lr

080006ac <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006b0:	f000 f8a8 	bl	8000804 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 80006b4:	f000 fa10 	bl	8000ad8 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006b8:	bf00      	nop
 80006ba:	bd80      	pop	{r7, pc}

080006bc <I2C1_EV_IRQHandler>:

/**
* @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
*/
void I2C1_EV_IRQHandler(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80006c0:	4802      	ldr	r0, [pc, #8]	; (80006cc <I2C1_EV_IRQHandler+0x10>)
 80006c2:	f000 fd7b 	bl	80011bc <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80006c6:	bf00      	nop
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	bf00      	nop
 80006cc:	20000028 	.word	0x20000028

080006d0 <I2C1_ER_IRQHandler>:

/**
* @brief This function handles I2C1 error interrupt.
*/
void I2C1_ER_IRQHandler(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80006d4:	4802      	ldr	r0, [pc, #8]	; (80006e0 <I2C1_ER_IRQHandler+0x10>)
 80006d6:	f000 fd8b 	bl	80011f0 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80006da:	bf00      	nop
 80006dc:	bd80      	pop	{r7, pc}
 80006de:	bf00      	nop
 80006e0:	20000028 	.word	0x20000028

080006e4 <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80006e4:	b480      	push	{r7}
 80006e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80006e8:	4a1f      	ldr	r2, [pc, #124]	; (8000768 <SystemInit+0x84>)
 80006ea:	4b1f      	ldr	r3, [pc, #124]	; (8000768 <SystemInit+0x84>)
 80006ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80006f0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80006f4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80006f8:	4a1c      	ldr	r2, [pc, #112]	; (800076c <SystemInit+0x88>)
 80006fa:	4b1c      	ldr	r3, [pc, #112]	; (800076c <SystemInit+0x88>)
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	f043 0301 	orr.w	r3, r3, #1
 8000702:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 8000704:	4919      	ldr	r1, [pc, #100]	; (800076c <SystemInit+0x88>)
 8000706:	4b19      	ldr	r3, [pc, #100]	; (800076c <SystemInit+0x88>)
 8000708:	685a      	ldr	r2, [r3, #4]
 800070a:	4b19      	ldr	r3, [pc, #100]	; (8000770 <SystemInit+0x8c>)
 800070c:	4013      	ands	r3, r2
 800070e:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000710:	4a16      	ldr	r2, [pc, #88]	; (800076c <SystemInit+0x88>)
 8000712:	4b16      	ldr	r3, [pc, #88]	; (800076c <SystemInit+0x88>)
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800071a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800071e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000720:	4a12      	ldr	r2, [pc, #72]	; (800076c <SystemInit+0x88>)
 8000722:	4b12      	ldr	r3, [pc, #72]	; (800076c <SystemInit+0x88>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800072a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800072c:	4a0f      	ldr	r2, [pc, #60]	; (800076c <SystemInit+0x88>)
 800072e:	4b0f      	ldr	r3, [pc, #60]	; (800076c <SystemInit+0x88>)
 8000730:	685b      	ldr	r3, [r3, #4]
 8000732:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000736:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 8000738:	4a0c      	ldr	r2, [pc, #48]	; (800076c <SystemInit+0x88>)
 800073a:	4b0c      	ldr	r3, [pc, #48]	; (800076c <SystemInit+0x88>)
 800073c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800073e:	f023 030f 	bic.w	r3, r3, #15
 8000742:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 8000744:	4909      	ldr	r1, [pc, #36]	; (800076c <SystemInit+0x88>)
 8000746:	4b09      	ldr	r3, [pc, #36]	; (800076c <SystemInit+0x88>)
 8000748:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800074a:	4b0a      	ldr	r3, [pc, #40]	; (8000774 <SystemInit+0x90>)
 800074c:	4013      	ands	r3, r2
 800074e:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8000750:	4b06      	ldr	r3, [pc, #24]	; (800076c <SystemInit+0x88>)
 8000752:	2200      	movs	r2, #0
 8000754:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000756:	4b04      	ldr	r3, [pc, #16]	; (8000768 <SystemInit+0x84>)
 8000758:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800075c:	609a      	str	r2, [r3, #8]
#endif
}
 800075e:	bf00      	nop
 8000760:	46bd      	mov	sp, r7
 8000762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000766:	4770      	bx	lr
 8000768:	e000ed00 	.word	0xe000ed00
 800076c:	40021000 	.word	0x40021000
 8000770:	f87fc00c 	.word	0xf87fc00c
 8000774:	ff00fccc 	.word	0xff00fccc

08000778 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800077c:	4a08      	ldr	r2, [pc, #32]	; (80007a0 <HAL_Init+0x28>)
 800077e:	4b08      	ldr	r3, [pc, #32]	; (80007a0 <HAL_Init+0x28>)
 8000780:	681b      	ldr	r3, [r3, #0]
 8000782:	f043 0310 	orr.w	r3, r3, #16
 8000786:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000788:	2003      	movs	r0, #3
 800078a:	f000 f947 	bl	8000a1c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800078e:	2000      	movs	r0, #0
 8000790:	f000 f808 	bl	80007a4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000794:	f7ff feac 	bl	80004f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000798:	2300      	movs	r3, #0
}
 800079a:	4618      	mov	r0, r3
 800079c:	bd80      	pop	{r7, pc}
 800079e:	bf00      	nop
 80007a0:	40022000 	.word	0x40022000

080007a4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b082      	sub	sp, #8
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80007ac:	4b12      	ldr	r3, [pc, #72]	; (80007f8 <HAL_InitTick+0x54>)
 80007ae:	681a      	ldr	r2, [r3, #0]
 80007b0:	4b12      	ldr	r3, [pc, #72]	; (80007fc <HAL_InitTick+0x58>)
 80007b2:	781b      	ldrb	r3, [r3, #0]
 80007b4:	4619      	mov	r1, r3
 80007b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80007be:	fbb2 f3f3 	udiv	r3, r2, r3
 80007c2:	4618      	mov	r0, r3
 80007c4:	f000 f95f 	bl	8000a86 <HAL_SYSTICK_Config>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d001      	beq.n	80007d2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80007ce:	2301      	movs	r3, #1
 80007d0:	e00e      	b.n	80007f0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	2b0f      	cmp	r3, #15
 80007d6:	d80a      	bhi.n	80007ee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007d8:	2200      	movs	r2, #0
 80007da:	6879      	ldr	r1, [r7, #4]
 80007dc:	f04f 30ff 	mov.w	r0, #4294967295
 80007e0:	f000 f927 	bl	8000a32 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80007e4:	4a06      	ldr	r2, [pc, #24]	; (8000800 <HAL_InitTick+0x5c>)
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80007ea:	2300      	movs	r3, #0
 80007ec:	e000      	b.n	80007f0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80007ee:	2301      	movs	r3, #1
}
 80007f0:	4618      	mov	r0, r3
 80007f2:	3708      	adds	r7, #8
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bd80      	pop	{r7, pc}
 80007f8:	20000000 	.word	0x20000000
 80007fc:	20000008 	.word	0x20000008
 8000800:	20000004 	.word	0x20000004

08000804 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000804:	b480      	push	{r7}
 8000806:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000808:	4b06      	ldr	r3, [pc, #24]	; (8000824 <HAL_IncTick+0x20>)
 800080a:	781b      	ldrb	r3, [r3, #0]
 800080c:	461a      	mov	r2, r3
 800080e:	4b06      	ldr	r3, [pc, #24]	; (8000828 <HAL_IncTick+0x24>)
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	4413      	add	r3, r2
 8000814:	4a04      	ldr	r2, [pc, #16]	; (8000828 <HAL_IncTick+0x24>)
 8000816:	6013      	str	r3, [r2, #0]
}
 8000818:	bf00      	nop
 800081a:	46bd      	mov	sp, r7
 800081c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000820:	4770      	bx	lr
 8000822:	bf00      	nop
 8000824:	20000008 	.word	0x20000008
 8000828:	200000fc 	.word	0x200000fc

0800082c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800082c:	b480      	push	{r7}
 800082e:	af00      	add	r7, sp, #0
  return uwTick;  
 8000830:	4b03      	ldr	r3, [pc, #12]	; (8000840 <HAL_GetTick+0x14>)
 8000832:	681b      	ldr	r3, [r3, #0]
}
 8000834:	4618      	mov	r0, r3
 8000836:	46bd      	mov	sp, r7
 8000838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083c:	4770      	bx	lr
 800083e:	bf00      	nop
 8000840:	200000fc 	.word	0x200000fc

08000844 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b084      	sub	sp, #16
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800084c:	f7ff ffee 	bl	800082c <HAL_GetTick>
 8000850:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000856:	68fb      	ldr	r3, [r7, #12]
 8000858:	f1b3 3fff 	cmp.w	r3, #4294967295
 800085c:	d005      	beq.n	800086a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800085e:	4b09      	ldr	r3, [pc, #36]	; (8000884 <HAL_Delay+0x40>)
 8000860:	781b      	ldrb	r3, [r3, #0]
 8000862:	461a      	mov	r2, r3
 8000864:	68fb      	ldr	r3, [r7, #12]
 8000866:	4413      	add	r3, r2
 8000868:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800086a:	bf00      	nop
 800086c:	f7ff ffde 	bl	800082c <HAL_GetTick>
 8000870:	4602      	mov	r2, r0
 8000872:	68bb      	ldr	r3, [r7, #8]
 8000874:	1ad2      	subs	r2, r2, r3
 8000876:	68fb      	ldr	r3, [r7, #12]
 8000878:	429a      	cmp	r2, r3
 800087a:	d3f7      	bcc.n	800086c <HAL_Delay+0x28>
  {
  }
}
 800087c:	bf00      	nop
 800087e:	3710      	adds	r7, #16
 8000880:	46bd      	mov	sp, r7
 8000882:	bd80      	pop	{r7, pc}
 8000884:	20000008 	.word	0x20000008

08000888 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000888:	b480      	push	{r7}
 800088a:	b085      	sub	sp, #20
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	f003 0307 	and.w	r3, r3, #7
 8000896:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000898:	4b0c      	ldr	r3, [pc, #48]	; (80008cc <NVIC_SetPriorityGrouping+0x44>)
 800089a:	68db      	ldr	r3, [r3, #12]
 800089c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800089e:	68ba      	ldr	r2, [r7, #8]
 80008a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80008a4:	4013      	ands	r3, r2
 80008a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80008a8:	68fb      	ldr	r3, [r7, #12]
 80008aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80008ac:	68bb      	ldr	r3, [r7, #8]
 80008ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80008b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80008b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80008ba:	4a04      	ldr	r2, [pc, #16]	; (80008cc <NVIC_SetPriorityGrouping+0x44>)
 80008bc:	68bb      	ldr	r3, [r7, #8]
 80008be:	60d3      	str	r3, [r2, #12]
}
 80008c0:	bf00      	nop
 80008c2:	3714      	adds	r7, #20
 80008c4:	46bd      	mov	sp, r7
 80008c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ca:	4770      	bx	lr
 80008cc:	e000ed00 	.word	0xe000ed00

080008d0 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 80008d0:	b480      	push	{r7}
 80008d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80008d4:	4b04      	ldr	r3, [pc, #16]	; (80008e8 <NVIC_GetPriorityGrouping+0x18>)
 80008d6:	68db      	ldr	r3, [r3, #12]
 80008d8:	0a1b      	lsrs	r3, r3, #8
 80008da:	f003 0307 	and.w	r3, r3, #7
}
 80008de:	4618      	mov	r0, r3
 80008e0:	46bd      	mov	sp, r7
 80008e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e6:	4770      	bx	lr
 80008e8:	e000ed00 	.word	0xe000ed00

080008ec <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008ec:	b480      	push	{r7}
 80008ee:	b083      	sub	sp, #12
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	4603      	mov	r3, r0
 80008f4:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80008f6:	4909      	ldr	r1, [pc, #36]	; (800091c <NVIC_EnableIRQ+0x30>)
 80008f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008fc:	095b      	lsrs	r3, r3, #5
 80008fe:	79fa      	ldrb	r2, [r7, #7]
 8000900:	f002 021f 	and.w	r2, r2, #31
 8000904:	2001      	movs	r0, #1
 8000906:	fa00 f202 	lsl.w	r2, r0, r2
 800090a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800090e:	bf00      	nop
 8000910:	370c      	adds	r7, #12
 8000912:	46bd      	mov	sp, r7
 8000914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000918:	4770      	bx	lr
 800091a:	bf00      	nop
 800091c:	e000e100 	.word	0xe000e100

08000920 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000920:	b480      	push	{r7}
 8000922:	b083      	sub	sp, #12
 8000924:	af00      	add	r7, sp, #0
 8000926:	4603      	mov	r3, r0
 8000928:	6039      	str	r1, [r7, #0]
 800092a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 800092c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000930:	2b00      	cmp	r3, #0
 8000932:	da0b      	bge.n	800094c <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000934:	490d      	ldr	r1, [pc, #52]	; (800096c <NVIC_SetPriority+0x4c>)
 8000936:	79fb      	ldrb	r3, [r7, #7]
 8000938:	f003 030f 	and.w	r3, r3, #15
 800093c:	3b04      	subs	r3, #4
 800093e:	683a      	ldr	r2, [r7, #0]
 8000940:	b2d2      	uxtb	r2, r2
 8000942:	0112      	lsls	r2, r2, #4
 8000944:	b2d2      	uxtb	r2, r2
 8000946:	440b      	add	r3, r1
 8000948:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800094a:	e009      	b.n	8000960 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800094c:	4908      	ldr	r1, [pc, #32]	; (8000970 <NVIC_SetPriority+0x50>)
 800094e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000952:	683a      	ldr	r2, [r7, #0]
 8000954:	b2d2      	uxtb	r2, r2
 8000956:	0112      	lsls	r2, r2, #4
 8000958:	b2d2      	uxtb	r2, r2
 800095a:	440b      	add	r3, r1
 800095c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000960:	bf00      	nop
 8000962:	370c      	adds	r7, #12
 8000964:	46bd      	mov	sp, r7
 8000966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096a:	4770      	bx	lr
 800096c:	e000ed00 	.word	0xe000ed00
 8000970:	e000e100 	.word	0xe000e100

08000974 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000974:	b480      	push	{r7}
 8000976:	b089      	sub	sp, #36	; 0x24
 8000978:	af00      	add	r7, sp, #0
 800097a:	60f8      	str	r0, [r7, #12]
 800097c:	60b9      	str	r1, [r7, #8]
 800097e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000980:	68fb      	ldr	r3, [r7, #12]
 8000982:	f003 0307 	and.w	r3, r3, #7
 8000986:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000988:	69fb      	ldr	r3, [r7, #28]
 800098a:	f1c3 0307 	rsb	r3, r3, #7
 800098e:	2b04      	cmp	r3, #4
 8000990:	bf28      	it	cs
 8000992:	2304      	movcs	r3, #4
 8000994:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000996:	69fb      	ldr	r3, [r7, #28]
 8000998:	3304      	adds	r3, #4
 800099a:	2b06      	cmp	r3, #6
 800099c:	d902      	bls.n	80009a4 <NVIC_EncodePriority+0x30>
 800099e:	69fb      	ldr	r3, [r7, #28]
 80009a0:	3b03      	subs	r3, #3
 80009a2:	e000      	b.n	80009a6 <NVIC_EncodePriority+0x32>
 80009a4:	2300      	movs	r3, #0
 80009a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009a8:	2201      	movs	r2, #1
 80009aa:	69bb      	ldr	r3, [r7, #24]
 80009ac:	fa02 f303 	lsl.w	r3, r2, r3
 80009b0:	1e5a      	subs	r2, r3, #1
 80009b2:	68bb      	ldr	r3, [r7, #8]
 80009b4:	401a      	ands	r2, r3
 80009b6:	697b      	ldr	r3, [r7, #20]
 80009b8:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80009ba:	2101      	movs	r1, #1
 80009bc:	697b      	ldr	r3, [r7, #20]
 80009be:	fa01 f303 	lsl.w	r3, r1, r3
 80009c2:	1e59      	subs	r1, r3, #1
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009c8:	4313      	orrs	r3, r2
         );
}
 80009ca:	4618      	mov	r0, r3
 80009cc:	3724      	adds	r7, #36	; 0x24
 80009ce:	46bd      	mov	sp, r7
 80009d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d4:	4770      	bx	lr
	...

080009d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b082      	sub	sp, #8
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	3b01      	subs	r3, #1
 80009e4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80009e8:	d301      	bcc.n	80009ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009ea:	2301      	movs	r3, #1
 80009ec:	e00f      	b.n	8000a0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009ee:	4a0a      	ldr	r2, [pc, #40]	; (8000a18 <SysTick_Config+0x40>)
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	3b01      	subs	r3, #1
 80009f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009f6:	210f      	movs	r1, #15
 80009f8:	f04f 30ff 	mov.w	r0, #4294967295
 80009fc:	f7ff ff90 	bl	8000920 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a00:	4b05      	ldr	r3, [pc, #20]	; (8000a18 <SysTick_Config+0x40>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a06:	4b04      	ldr	r3, [pc, #16]	; (8000a18 <SysTick_Config+0x40>)
 8000a08:	2207      	movs	r2, #7
 8000a0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a0c:	2300      	movs	r3, #0
}
 8000a0e:	4618      	mov	r0, r3
 8000a10:	3708      	adds	r7, #8
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	e000e010 	.word	0xe000e010

08000a1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b082      	sub	sp, #8
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a24:	6878      	ldr	r0, [r7, #4]
 8000a26:	f7ff ff2f 	bl	8000888 <NVIC_SetPriorityGrouping>
}
 8000a2a:	bf00      	nop
 8000a2c:	3708      	adds	r7, #8
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bd80      	pop	{r7, pc}

08000a32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a32:	b580      	push	{r7, lr}
 8000a34:	b086      	sub	sp, #24
 8000a36:	af00      	add	r7, sp, #0
 8000a38:	4603      	mov	r3, r0
 8000a3a:	60b9      	str	r1, [r7, #8]
 8000a3c:	607a      	str	r2, [r7, #4]
 8000a3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000a40:	2300      	movs	r3, #0
 8000a42:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000a44:	f7ff ff44 	bl	80008d0 <NVIC_GetPriorityGrouping>
 8000a48:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a4a:	687a      	ldr	r2, [r7, #4]
 8000a4c:	68b9      	ldr	r1, [r7, #8]
 8000a4e:	6978      	ldr	r0, [r7, #20]
 8000a50:	f7ff ff90 	bl	8000974 <NVIC_EncodePriority>
 8000a54:	4602      	mov	r2, r0
 8000a56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a5a:	4611      	mov	r1, r2
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	f7ff ff5f 	bl	8000920 <NVIC_SetPriority>
}
 8000a62:	bf00      	nop
 8000a64:	3718      	adds	r7, #24
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}

08000a6a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a6a:	b580      	push	{r7, lr}
 8000a6c:	b082      	sub	sp, #8
 8000a6e:	af00      	add	r7, sp, #0
 8000a70:	4603      	mov	r3, r0
 8000a72:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a78:	4618      	mov	r0, r3
 8000a7a:	f7ff ff37 	bl	80008ec <NVIC_EnableIRQ>
}
 8000a7e:	bf00      	nop
 8000a80:	3708      	adds	r7, #8
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bd80      	pop	{r7, pc}

08000a86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a86:	b580      	push	{r7, lr}
 8000a88:	b082      	sub	sp, #8
 8000a8a:	af00      	add	r7, sp, #0
 8000a8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a8e:	6878      	ldr	r0, [r7, #4]
 8000a90:	f7ff ffa2 	bl	80009d8 <SysTick_Config>
 8000a94:	4603      	mov	r3, r0
}
 8000a96:	4618      	mov	r0, r3
 8000a98:	3708      	adds	r7, #8
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd80      	pop	{r7, pc}
	...

08000aa0 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	b083      	sub	sp, #12
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	2b04      	cmp	r3, #4
 8000aac:	d106      	bne.n	8000abc <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000aae:	4a09      	ldr	r2, [pc, #36]	; (8000ad4 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000ab0:	4b08      	ldr	r3, [pc, #32]	; (8000ad4 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	f043 0304 	orr.w	r3, r3, #4
 8000ab8:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8000aba:	e005      	b.n	8000ac8 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000abc:	4a05      	ldr	r2, [pc, #20]	; (8000ad4 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000abe:	4b05      	ldr	r3, [pc, #20]	; (8000ad4 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	f023 0304 	bic.w	r3, r3, #4
 8000ac6:	6013      	str	r3, [r2, #0]
}
 8000ac8:	bf00      	nop
 8000aca:	370c      	adds	r7, #12
 8000acc:	46bd      	mov	sp, r7
 8000ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad2:	4770      	bx	lr
 8000ad4:	e000e010 	.word	0xe000e010

08000ad8 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8000adc:	f000 f802 	bl	8000ae4 <HAL_SYSTICK_Callback>
}
 8000ae0:	bf00      	nop
 8000ae2:	bd80      	pop	{r7, pc}

08000ae4 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000ae8:	bf00      	nop
 8000aea:	46bd      	mov	sp, r7
 8000aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af0:	4770      	bx	lr

08000af2 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000af2:	b580      	push	{r7, lr}
 8000af4:	b084      	sub	sp, #16
 8000af6:	af00      	add	r7, sp, #0
 8000af8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000afa:	2300      	movs	r3, #0
 8000afc:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000b04:	2b02      	cmp	r3, #2
 8000b06:	d005      	beq.n	8000b14 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	2204      	movs	r2, #4
 8000b0c:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000b0e:	2301      	movs	r3, #1
 8000b10:	73fb      	strb	r3, [r7, #15]
 8000b12:	e027      	b.n	8000b64 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	687a      	ldr	r2, [r7, #4]
 8000b1a:	6812      	ldr	r2, [r2, #0]
 8000b1c:	6812      	ldr	r2, [r2, #0]
 8000b1e:	f022 020e 	bic.w	r2, r2, #14
 8000b22:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	687a      	ldr	r2, [r7, #4]
 8000b2a:	6812      	ldr	r2, [r2, #0]
 8000b2c:	6812      	ldr	r2, [r2, #0]
 8000b2e:	f022 0201 	bic.w	r2, r2, #1
 8000b32:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000b38:	687a      	ldr	r2, [r7, #4]
 8000b3a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8000b3c:	2101      	movs	r1, #1
 8000b3e:	fa01 f202 	lsl.w	r2, r1, r2
 8000b42:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	2201      	movs	r2, #1
 8000b48:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	2200      	movs	r2, #0
 8000b50:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d003      	beq.n	8000b64 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b60:	6878      	ldr	r0, [r7, #4]
 8000b62:	4798      	blx	r3
    } 
  }
  return status;
 8000b64:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b66:	4618      	mov	r0, r3
 8000b68:	3710      	adds	r7, #16
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
	...

08000b70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b70:	b480      	push	{r7}
 8000b72:	b087      	sub	sp, #28
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
 8000b78:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000b7e:	2300      	movs	r3, #0
 8000b80:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000b82:	2300      	movs	r3, #0
 8000b84:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000b86:	e154      	b.n	8000e32 <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000b88:	683b      	ldr	r3, [r7, #0]
 8000b8a:	681a      	ldr	r2, [r3, #0]
 8000b8c:	2101      	movs	r1, #1
 8000b8e:	697b      	ldr	r3, [r7, #20]
 8000b90:	fa01 f303 	lsl.w	r3, r1, r3
 8000b94:	4013      	ands	r3, r2
 8000b96:	60fb      	str	r3, [r7, #12]

    if(iocurrent)
 8000b98:	68fb      	ldr	r3, [r7, #12]
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	f000 8146 	beq.w	8000e2c <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ba0:	683b      	ldr	r3, [r7, #0]
 8000ba2:	685b      	ldr	r3, [r3, #4]
 8000ba4:	2b02      	cmp	r3, #2
 8000ba6:	d003      	beq.n	8000bb0 <HAL_GPIO_Init+0x40>
 8000ba8:	683b      	ldr	r3, [r7, #0]
 8000baa:	685b      	ldr	r3, [r3, #4]
 8000bac:	2b12      	cmp	r3, #18
 8000bae:	d123      	bne.n	8000bf8 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8000bb0:	697b      	ldr	r3, [r7, #20]
 8000bb2:	08da      	lsrs	r2, r3, #3
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	3208      	adds	r2, #8
 8000bb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000bbc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000bbe:	697b      	ldr	r3, [r7, #20]
 8000bc0:	f003 0307 	and.w	r3, r3, #7
 8000bc4:	009b      	lsls	r3, r3, #2
 8000bc6:	220f      	movs	r2, #15
 8000bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8000bcc:	43db      	mvns	r3, r3
 8000bce:	693a      	ldr	r2, [r7, #16]
 8000bd0:	4013      	ands	r3, r2
 8000bd2:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000bd4:	683b      	ldr	r3, [r7, #0]
 8000bd6:	691a      	ldr	r2, [r3, #16]
 8000bd8:	697b      	ldr	r3, [r7, #20]
 8000bda:	f003 0307 	and.w	r3, r3, #7
 8000bde:	009b      	lsls	r3, r3, #2
 8000be0:	fa02 f303 	lsl.w	r3, r2, r3
 8000be4:	693a      	ldr	r2, [r7, #16]
 8000be6:	4313      	orrs	r3, r2
 8000be8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8000bea:	697b      	ldr	r3, [r7, #20]
 8000bec:	08da      	lsrs	r2, r3, #3
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	3208      	adds	r2, #8
 8000bf2:	6939      	ldr	r1, [r7, #16]
 8000bf4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000bfe:	697b      	ldr	r3, [r7, #20]
 8000c00:	005b      	lsls	r3, r3, #1
 8000c02:	2203      	movs	r2, #3
 8000c04:	fa02 f303 	lsl.w	r3, r2, r3
 8000c08:	43db      	mvns	r3, r3
 8000c0a:	693a      	ldr	r2, [r7, #16]
 8000c0c:	4013      	ands	r3, r2
 8000c0e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000c10:	683b      	ldr	r3, [r7, #0]
 8000c12:	685b      	ldr	r3, [r3, #4]
 8000c14:	f003 0203 	and.w	r2, r3, #3
 8000c18:	697b      	ldr	r3, [r7, #20]
 8000c1a:	005b      	lsls	r3, r3, #1
 8000c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c20:	693a      	ldr	r2, [r7, #16]
 8000c22:	4313      	orrs	r3, r2
 8000c24:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	693a      	ldr	r2, [r7, #16]
 8000c2a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c2c:	683b      	ldr	r3, [r7, #0]
 8000c2e:	685b      	ldr	r3, [r3, #4]
 8000c30:	2b01      	cmp	r3, #1
 8000c32:	d00b      	beq.n	8000c4c <HAL_GPIO_Init+0xdc>
 8000c34:	683b      	ldr	r3, [r7, #0]
 8000c36:	685b      	ldr	r3, [r3, #4]
 8000c38:	2b02      	cmp	r3, #2
 8000c3a:	d007      	beq.n	8000c4c <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c3c:	683b      	ldr	r3, [r7, #0]
 8000c3e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c40:	2b11      	cmp	r3, #17
 8000c42:	d003      	beq.n	8000c4c <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c44:	683b      	ldr	r3, [r7, #0]
 8000c46:	685b      	ldr	r3, [r3, #4]
 8000c48:	2b12      	cmp	r3, #18
 8000c4a:	d130      	bne.n	8000cae <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	689b      	ldr	r3, [r3, #8]
 8000c50:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000c52:	697b      	ldr	r3, [r7, #20]
 8000c54:	005b      	lsls	r3, r3, #1
 8000c56:	2203      	movs	r2, #3
 8000c58:	fa02 f303 	lsl.w	r3, r2, r3
 8000c5c:	43db      	mvns	r3, r3
 8000c5e:	693a      	ldr	r2, [r7, #16]
 8000c60:	4013      	ands	r3, r2
 8000c62:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000c64:	683b      	ldr	r3, [r7, #0]
 8000c66:	68da      	ldr	r2, [r3, #12]
 8000c68:	697b      	ldr	r3, [r7, #20]
 8000c6a:	005b      	lsls	r3, r3, #1
 8000c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c70:	693a      	ldr	r2, [r7, #16]
 8000c72:	4313      	orrs	r3, r2
 8000c74:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	693a      	ldr	r2, [r7, #16]
 8000c7a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	685b      	ldr	r3, [r3, #4]
 8000c80:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000c82:	2201      	movs	r2, #1
 8000c84:	697b      	ldr	r3, [r7, #20]
 8000c86:	fa02 f303 	lsl.w	r3, r2, r3
 8000c8a:	43db      	mvns	r3, r3
 8000c8c:	693a      	ldr	r2, [r7, #16]
 8000c8e:	4013      	ands	r3, r2
 8000c90:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000c92:	683b      	ldr	r3, [r7, #0]
 8000c94:	685b      	ldr	r3, [r3, #4]
 8000c96:	091b      	lsrs	r3, r3, #4
 8000c98:	f003 0201 	and.w	r2, r3, #1
 8000c9c:	697b      	ldr	r3, [r7, #20]
 8000c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000ca2:	693a      	ldr	r2, [r7, #16]
 8000ca4:	4313      	orrs	r3, r2
 8000ca6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	693a      	ldr	r2, [r7, #16]
 8000cac:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	68db      	ldr	r3, [r3, #12]
 8000cb2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000cb4:	697b      	ldr	r3, [r7, #20]
 8000cb6:	005b      	lsls	r3, r3, #1
 8000cb8:	2203      	movs	r2, #3
 8000cba:	fa02 f303 	lsl.w	r3, r2, r3
 8000cbe:	43db      	mvns	r3, r3
 8000cc0:	693a      	ldr	r2, [r7, #16]
 8000cc2:	4013      	ands	r3, r2
 8000cc4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000cc6:	683b      	ldr	r3, [r7, #0]
 8000cc8:	689a      	ldr	r2, [r3, #8]
 8000cca:	697b      	ldr	r3, [r7, #20]
 8000ccc:	005b      	lsls	r3, r3, #1
 8000cce:	fa02 f303 	lsl.w	r3, r2, r3
 8000cd2:	693a      	ldr	r2, [r7, #16]
 8000cd4:	4313      	orrs	r3, r2
 8000cd6:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	693a      	ldr	r2, [r7, #16]
 8000cdc:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000cde:	683b      	ldr	r3, [r7, #0]
 8000ce0:	685b      	ldr	r3, [r3, #4]
 8000ce2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	f000 80a0 	beq.w	8000e2c <HAL_GPIO_Init+0x2bc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cec:	4a58      	ldr	r2, [pc, #352]	; (8000e50 <HAL_GPIO_Init+0x2e0>)
 8000cee:	4b58      	ldr	r3, [pc, #352]	; (8000e50 <HAL_GPIO_Init+0x2e0>)
 8000cf0:	699b      	ldr	r3, [r3, #24]
 8000cf2:	f043 0301 	orr.w	r3, r3, #1
 8000cf6:	6193      	str	r3, [r2, #24]
 8000cf8:	4b55      	ldr	r3, [pc, #340]	; (8000e50 <HAL_GPIO_Init+0x2e0>)
 8000cfa:	699b      	ldr	r3, [r3, #24]
 8000cfc:	f003 0301 	and.w	r3, r3, #1
 8000d00:	60bb      	str	r3, [r7, #8]
 8000d02:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8000d04:	4a53      	ldr	r2, [pc, #332]	; (8000e54 <HAL_GPIO_Init+0x2e4>)
 8000d06:	697b      	ldr	r3, [r7, #20]
 8000d08:	089b      	lsrs	r3, r3, #2
 8000d0a:	3302      	adds	r3, #2
 8000d0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d10:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8000d12:	697b      	ldr	r3, [r7, #20]
 8000d14:	f003 0303 	and.w	r3, r3, #3
 8000d18:	009b      	lsls	r3, r3, #2
 8000d1a:	220f      	movs	r2, #15
 8000d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d20:	43db      	mvns	r3, r3
 8000d22:	693a      	ldr	r2, [r7, #16]
 8000d24:	4013      	ands	r3, r2
 8000d26:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000d2e:	d019      	beq.n	8000d64 <HAL_GPIO_Init+0x1f4>
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	4a49      	ldr	r2, [pc, #292]	; (8000e58 <HAL_GPIO_Init+0x2e8>)
 8000d34:	4293      	cmp	r3, r2
 8000d36:	d013      	beq.n	8000d60 <HAL_GPIO_Init+0x1f0>
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	4a48      	ldr	r2, [pc, #288]	; (8000e5c <HAL_GPIO_Init+0x2ec>)
 8000d3c:	4293      	cmp	r3, r2
 8000d3e:	d00d      	beq.n	8000d5c <HAL_GPIO_Init+0x1ec>
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	4a47      	ldr	r2, [pc, #284]	; (8000e60 <HAL_GPIO_Init+0x2f0>)
 8000d44:	4293      	cmp	r3, r2
 8000d46:	d007      	beq.n	8000d58 <HAL_GPIO_Init+0x1e8>
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	4a46      	ldr	r2, [pc, #280]	; (8000e64 <HAL_GPIO_Init+0x2f4>)
 8000d4c:	4293      	cmp	r3, r2
 8000d4e:	d101      	bne.n	8000d54 <HAL_GPIO_Init+0x1e4>
 8000d50:	2304      	movs	r3, #4
 8000d52:	e008      	b.n	8000d66 <HAL_GPIO_Init+0x1f6>
 8000d54:	2305      	movs	r3, #5
 8000d56:	e006      	b.n	8000d66 <HAL_GPIO_Init+0x1f6>
 8000d58:	2303      	movs	r3, #3
 8000d5a:	e004      	b.n	8000d66 <HAL_GPIO_Init+0x1f6>
 8000d5c:	2302      	movs	r3, #2
 8000d5e:	e002      	b.n	8000d66 <HAL_GPIO_Init+0x1f6>
 8000d60:	2301      	movs	r3, #1
 8000d62:	e000      	b.n	8000d66 <HAL_GPIO_Init+0x1f6>
 8000d64:	2300      	movs	r3, #0
 8000d66:	697a      	ldr	r2, [r7, #20]
 8000d68:	f002 0203 	and.w	r2, r2, #3
 8000d6c:	0092      	lsls	r2, r2, #2
 8000d6e:	4093      	lsls	r3, r2
 8000d70:	693a      	ldr	r2, [r7, #16]
 8000d72:	4313      	orrs	r3, r2
 8000d74:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8000d76:	4937      	ldr	r1, [pc, #220]	; (8000e54 <HAL_GPIO_Init+0x2e4>)
 8000d78:	697b      	ldr	r3, [r7, #20]
 8000d7a:	089b      	lsrs	r3, r3, #2
 8000d7c:	3302      	adds	r3, #2
 8000d7e:	693a      	ldr	r2, [r7, #16]
 8000d80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000d84:	4b38      	ldr	r3, [pc, #224]	; (8000e68 <HAL_GPIO_Init+0x2f8>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000d8a:	68fb      	ldr	r3, [r7, #12]
 8000d8c:	43db      	mvns	r3, r3
 8000d8e:	693a      	ldr	r2, [r7, #16]
 8000d90:	4013      	ands	r3, r2
 8000d92:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000d94:	683b      	ldr	r3, [r7, #0]
 8000d96:	685b      	ldr	r3, [r3, #4]
 8000d98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d003      	beq.n	8000da8 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8000da0:	693a      	ldr	r2, [r7, #16]
 8000da2:	68fb      	ldr	r3, [r7, #12]
 8000da4:	4313      	orrs	r3, r2
 8000da6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000da8:	4a2f      	ldr	r2, [pc, #188]	; (8000e68 <HAL_GPIO_Init+0x2f8>)
 8000daa:	693b      	ldr	r3, [r7, #16]
 8000dac:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000dae:	4b2e      	ldr	r3, [pc, #184]	; (8000e68 <HAL_GPIO_Init+0x2f8>)
 8000db0:	685b      	ldr	r3, [r3, #4]
 8000db2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000db4:	68fb      	ldr	r3, [r7, #12]
 8000db6:	43db      	mvns	r3, r3
 8000db8:	693a      	ldr	r2, [r7, #16]
 8000dba:	4013      	ands	r3, r2
 8000dbc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000dbe:	683b      	ldr	r3, [r7, #0]
 8000dc0:	685b      	ldr	r3, [r3, #4]
 8000dc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d003      	beq.n	8000dd2 <HAL_GPIO_Init+0x262>
        {
          temp |= iocurrent;
 8000dca:	693a      	ldr	r2, [r7, #16]
 8000dcc:	68fb      	ldr	r3, [r7, #12]
 8000dce:	4313      	orrs	r3, r2
 8000dd0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000dd2:	4a25      	ldr	r2, [pc, #148]	; (8000e68 <HAL_GPIO_Init+0x2f8>)
 8000dd4:	693b      	ldr	r3, [r7, #16]
 8000dd6:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000dd8:	4b23      	ldr	r3, [pc, #140]	; (8000e68 <HAL_GPIO_Init+0x2f8>)
 8000dda:	689b      	ldr	r3, [r3, #8]
 8000ddc:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000dde:	68fb      	ldr	r3, [r7, #12]
 8000de0:	43db      	mvns	r3, r3
 8000de2:	693a      	ldr	r2, [r7, #16]
 8000de4:	4013      	ands	r3, r2
 8000de6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000de8:	683b      	ldr	r3, [r7, #0]
 8000dea:	685b      	ldr	r3, [r3, #4]
 8000dec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d003      	beq.n	8000dfc <HAL_GPIO_Init+0x28c>
        {
          temp |= iocurrent;
 8000df4:	693a      	ldr	r2, [r7, #16]
 8000df6:	68fb      	ldr	r3, [r7, #12]
 8000df8:	4313      	orrs	r3, r2
 8000dfa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000dfc:	4a1a      	ldr	r2, [pc, #104]	; (8000e68 <HAL_GPIO_Init+0x2f8>)
 8000dfe:	693b      	ldr	r3, [r7, #16]
 8000e00:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000e02:	4b19      	ldr	r3, [pc, #100]	; (8000e68 <HAL_GPIO_Init+0x2f8>)
 8000e04:	68db      	ldr	r3, [r3, #12]
 8000e06:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	43db      	mvns	r3, r3
 8000e0c:	693a      	ldr	r2, [r7, #16]
 8000e0e:	4013      	ands	r3, r2
 8000e10:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000e12:	683b      	ldr	r3, [r7, #0]
 8000e14:	685b      	ldr	r3, [r3, #4]
 8000e16:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d003      	beq.n	8000e26 <HAL_GPIO_Init+0x2b6>
        {
          temp |= iocurrent;
 8000e1e:	693a      	ldr	r2, [r7, #16]
 8000e20:	68fb      	ldr	r3, [r7, #12]
 8000e22:	4313      	orrs	r3, r2
 8000e24:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000e26:	4a10      	ldr	r2, [pc, #64]	; (8000e68 <HAL_GPIO_Init+0x2f8>)
 8000e28:	693b      	ldr	r3, [r7, #16]
 8000e2a:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 8000e2c:	697b      	ldr	r3, [r7, #20]
 8000e2e:	3301      	adds	r3, #1
 8000e30:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000e32:	683b      	ldr	r3, [r7, #0]
 8000e34:	681a      	ldr	r2, [r3, #0]
 8000e36:	697b      	ldr	r3, [r7, #20]
 8000e38:	fa22 f303 	lsr.w	r3, r2, r3
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	f47f aea3 	bne.w	8000b88 <HAL_GPIO_Init+0x18>
  }
}
 8000e42:	bf00      	nop
 8000e44:	371c      	adds	r7, #28
 8000e46:	46bd      	mov	sp, r7
 8000e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4c:	4770      	bx	lr
 8000e4e:	bf00      	nop
 8000e50:	40021000 	.word	0x40021000
 8000e54:	40010000 	.word	0x40010000
 8000e58:	48000400 	.word	0x48000400
 8000e5c:	48000800 	.word	0x48000800
 8000e60:	48000c00 	.word	0x48000c00
 8000e64:	48001000 	.word	0x48001000
 8000e68:	40010400 	.word	0x40010400

08000e6c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	b083      	sub	sp, #12
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
 8000e74:	460b      	mov	r3, r1
 8000e76:	807b      	strh	r3, [r7, #2]
 8000e78:	4613      	mov	r3, r2
 8000e7a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000e7c:	787b      	ldrb	r3, [r7, #1]
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d003      	beq.n	8000e8a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000e82:	887a      	ldrh	r2, [r7, #2]
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000e88:	e002      	b.n	8000e90 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000e8a:	887a      	ldrh	r2, [r7, #2]
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000e90:	bf00      	nop
 8000e92:	370c      	adds	r7, #12
 8000e94:	46bd      	mov	sp, r7
 8000e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9a:	4770      	bx	lr

08000e9c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b082      	sub	sp, #8
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d101      	bne.n	8000eae <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000eaa:	2301      	movs	r3, #1
 8000eac:	e080      	b.n	8000fb0 <HAL_I2C_Init+0x114>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000eb4:	b2db      	uxtb	r3, r3
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d106      	bne.n	8000ec8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8000ec2:	6878      	ldr	r0, [r7, #4]
 8000ec4:	f7ff fb56 	bl	8000574 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	2224      	movs	r2, #36	; 0x24
 8000ecc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	687a      	ldr	r2, [r7, #4]
 8000ed6:	6812      	ldr	r2, [r2, #0]
 8000ed8:	6812      	ldr	r2, [r2, #0]
 8000eda:	f022 0201 	bic.w	r2, r2, #1
 8000ede:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	687a      	ldr	r2, [r7, #4]
 8000ee6:	6852      	ldr	r2, [r2, #4]
 8000ee8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000eec:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	687a      	ldr	r2, [r7, #4]
 8000ef4:	6812      	ldr	r2, [r2, #0]
 8000ef6:	6892      	ldr	r2, [r2, #8]
 8000ef8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000efc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	68db      	ldr	r3, [r3, #12]
 8000f02:	2b01      	cmp	r3, #1
 8000f04:	d107      	bne.n	8000f16 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	687a      	ldr	r2, [r7, #4]
 8000f0c:	6892      	ldr	r2, [r2, #8]
 8000f0e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000f12:	609a      	str	r2, [r3, #8]
 8000f14:	e006      	b.n	8000f24 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	687a      	ldr	r2, [r7, #4]
 8000f1c:	6892      	ldr	r2, [r2, #8]
 8000f1e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8000f22:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	68db      	ldr	r3, [r3, #12]
 8000f28:	2b02      	cmp	r3, #2
 8000f2a:	d104      	bne.n	8000f36 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000f34:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	681a      	ldr	r2, [r3, #0]
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	685b      	ldr	r3, [r3, #4]
 8000f40:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000f44:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000f48:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	687a      	ldr	r2, [r7, #4]
 8000f50:	6812      	ldr	r2, [r2, #0]
 8000f52:	68d2      	ldr	r2, [r2, #12]
 8000f54:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000f58:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	687a      	ldr	r2, [r7, #4]
 8000f60:	6911      	ldr	r1, [r2, #16]
 8000f62:	687a      	ldr	r2, [r7, #4]
 8000f64:	6952      	ldr	r2, [r2, #20]
 8000f66:	4311      	orrs	r1, r2
 8000f68:	687a      	ldr	r2, [r7, #4]
 8000f6a:	6992      	ldr	r2, [r2, #24]
 8000f6c:	0212      	lsls	r2, r2, #8
 8000f6e:	430a      	orrs	r2, r1
 8000f70:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	687a      	ldr	r2, [r7, #4]
 8000f78:	69d1      	ldr	r1, [r2, #28]
 8000f7a:	687a      	ldr	r2, [r7, #4]
 8000f7c:	6a12      	ldr	r2, [r2, #32]
 8000f7e:	430a      	orrs	r2, r1
 8000f80:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	687a      	ldr	r2, [r7, #4]
 8000f88:	6812      	ldr	r2, [r2, #0]
 8000f8a:	6812      	ldr	r2, [r2, #0]
 8000f8c:	f042 0201 	orr.w	r2, r2, #1
 8000f90:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	2200      	movs	r2, #0
 8000f96:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	2220      	movs	r2, #32
 8000f9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	2200      	movs	r2, #0
 8000faa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8000fae:	2300      	movs	r3, #0
}
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	3708      	adds	r7, #8
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}

08000fb8 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b088      	sub	sp, #32
 8000fbc:	af02      	add	r7, sp, #8
 8000fbe:	60f8      	str	r0, [r7, #12]
 8000fc0:	607a      	str	r2, [r7, #4]
 8000fc2:	461a      	mov	r2, r3
 8000fc4:	460b      	mov	r3, r1
 8000fc6:	817b      	strh	r3, [r7, #10]
 8000fc8:	4613      	mov	r3, r2
 8000fca:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart = 0U;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000fd6:	b2db      	uxtb	r3, r3
 8000fd8:	2b20      	cmp	r3, #32
 8000fda:	f040 80e5 	bne.w	80011a8 <HAL_I2C_Master_Receive+0x1f0>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000fe4:	2b01      	cmp	r3, #1
 8000fe6:	d101      	bne.n	8000fec <HAL_I2C_Master_Receive+0x34>
 8000fe8:	2302      	movs	r3, #2
 8000fea:	e0de      	b.n	80011aa <HAL_I2C_Master_Receive+0x1f2>
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	2201      	movs	r2, #1
 8000ff0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8000ff4:	f7ff fc1a 	bl	800082c <HAL_GetTick>
 8000ff8:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8000ffa:	697b      	ldr	r3, [r7, #20]
 8000ffc:	9300      	str	r3, [sp, #0]
 8000ffe:	2319      	movs	r3, #25
 8001000:	2201      	movs	r2, #1
 8001002:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001006:	68f8      	ldr	r0, [r7, #12]
 8001008:	f000 fd6e 	bl	8001ae8 <I2C_WaitOnFlagUntilTimeout>
 800100c:	4603      	mov	r3, r0
 800100e:	2b00      	cmp	r3, #0
 8001010:	d001      	beq.n	8001016 <HAL_I2C_Master_Receive+0x5e>
    {
      return HAL_TIMEOUT;
 8001012:	2303      	movs	r3, #3
 8001014:	e0c9      	b.n	80011aa <HAL_I2C_Master_Receive+0x1f2>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	2222      	movs	r2, #34	; 0x22
 800101a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	2210      	movs	r2, #16
 8001022:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	2200      	movs	r2, #0
 800102a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	687a      	ldr	r2, [r7, #4]
 8001030:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	893a      	ldrh	r2, [r7, #8]
 8001036:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	2200      	movs	r2, #0
 800103c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800103e:	68fb      	ldr	r3, [r7, #12]
 8001040:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001042:	b29b      	uxth	r3, r3
 8001044:	2bff      	cmp	r3, #255	; 0xff
 8001046:	d90e      	bls.n	8001066 <HAL_I2C_Master_Receive+0xae>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	22ff      	movs	r2, #255	; 0xff
 800104c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001052:	b2da      	uxtb	r2, r3
 8001054:	8979      	ldrh	r1, [r7, #10]
 8001056:	4b57      	ldr	r3, [pc, #348]	; (80011b4 <HAL_I2C_Master_Receive+0x1fc>)
 8001058:	9300      	str	r3, [sp, #0]
 800105a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800105e:	68f8      	ldr	r0, [r7, #12]
 8001060:	f000 fe82 	bl	8001d68 <I2C_TransferConfig>
 8001064:	e071      	b.n	800114a <HAL_I2C_Master_Receive+0x192>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800106a:	b29a      	uxth	r2, r3
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001074:	b2da      	uxtb	r2, r3
 8001076:	8979      	ldrh	r1, [r7, #10]
 8001078:	4b4e      	ldr	r3, [pc, #312]	; (80011b4 <HAL_I2C_Master_Receive+0x1fc>)
 800107a:	9300      	str	r3, [sp, #0]
 800107c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001080:	68f8      	ldr	r0, [r7, #12]
 8001082:	f000 fe71 	bl	8001d68 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8001086:	e060      	b.n	800114a <HAL_I2C_Master_Receive+0x192>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001088:	697a      	ldr	r2, [r7, #20]
 800108a:	6a39      	ldr	r1, [r7, #32]
 800108c:	68f8      	ldr	r0, [r7, #12]
 800108e:	f000 fda1 	bl	8001bd4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001092:	4603      	mov	r3, r0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d007      	beq.n	80010a8 <HAL_I2C_Master_Receive+0xf0>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800109c:	2b04      	cmp	r3, #4
 800109e:	d101      	bne.n	80010a4 <HAL_I2C_Master_Receive+0xec>
        {
          return HAL_ERROR;
 80010a0:	2301      	movs	r3, #1
 80010a2:	e082      	b.n	80011aa <HAL_I2C_Master_Receive+0x1f2>
        }
        else
        {
          return HAL_TIMEOUT;
 80010a4:	2303      	movs	r3, #3
 80010a6:	e080      	b.n	80011aa <HAL_I2C_Master_Receive+0x1f2>
        }
      }

      /* Read data from RXDR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010ac:	1c59      	adds	r1, r3, #1
 80010ae:	68fa      	ldr	r2, [r7, #12]
 80010b0:	6251      	str	r1, [r2, #36]	; 0x24
 80010b2:	68fa      	ldr	r2, [r7, #12]
 80010b4:	6812      	ldr	r2, [r2, #0]
 80010b6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80010b8:	b2d2      	uxtb	r2, r2
 80010ba:	701a      	strb	r2, [r3, #0]
      hi2c->XferSize--;
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80010c0:	3b01      	subs	r3, #1
 80010c2:	b29a      	uxth	r2, r3
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80010cc:	b29b      	uxth	r3, r3
 80010ce:	3b01      	subs	r3, #1
 80010d0:	b29a      	uxth	r2, r3
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d135      	bne.n	800114a <HAL_I2C_Master_Receive+0x192>
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80010e2:	b29b      	uxth	r3, r3
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d030      	beq.n	800114a <HAL_I2C_Master_Receive+0x192>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80010e8:	697b      	ldr	r3, [r7, #20]
 80010ea:	9300      	str	r3, [sp, #0]
 80010ec:	6a3b      	ldr	r3, [r7, #32]
 80010ee:	2200      	movs	r2, #0
 80010f0:	2180      	movs	r1, #128	; 0x80
 80010f2:	68f8      	ldr	r0, [r7, #12]
 80010f4:	f000 fcf8 	bl	8001ae8 <I2C_WaitOnFlagUntilTimeout>
 80010f8:	4603      	mov	r3, r0
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d001      	beq.n	8001102 <HAL_I2C_Master_Receive+0x14a>
        {
          return HAL_TIMEOUT;
 80010fe:	2303      	movs	r3, #3
 8001100:	e053      	b.n	80011aa <HAL_I2C_Master_Receive+0x1f2>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001102:	68fb      	ldr	r3, [r7, #12]
 8001104:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001106:	b29b      	uxth	r3, r3
 8001108:	2bff      	cmp	r3, #255	; 0xff
 800110a:	d90e      	bls.n	800112a <HAL_I2C_Master_Receive+0x172>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	22ff      	movs	r2, #255	; 0xff
 8001110:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001116:	b2da      	uxtb	r2, r3
 8001118:	8979      	ldrh	r1, [r7, #10]
 800111a:	2300      	movs	r3, #0
 800111c:	9300      	str	r3, [sp, #0]
 800111e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001122:	68f8      	ldr	r0, [r7, #12]
 8001124:	f000 fe20 	bl	8001d68 <I2C_TransferConfig>
 8001128:	e00f      	b.n	800114a <HAL_I2C_Master_Receive+0x192>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800112e:	b29a      	uxth	r2, r3
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001138:	b2da      	uxtb	r2, r3
 800113a:	8979      	ldrh	r1, [r7, #10]
 800113c:	2300      	movs	r3, #0
 800113e:	9300      	str	r3, [sp, #0]
 8001140:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001144:	68f8      	ldr	r0, [r7, #12]
 8001146:	f000 fe0f 	bl	8001d68 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800114e:	b29b      	uxth	r3, r3
 8001150:	2b00      	cmp	r3, #0
 8001152:	d199      	bne.n	8001088 <HAL_I2C_Master_Receive+0xd0>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001154:	697a      	ldr	r2, [r7, #20]
 8001156:	6a39      	ldr	r1, [r7, #32]
 8001158:	68f8      	ldr	r0, [r7, #12]
 800115a:	f000 fcff 	bl	8001b5c <I2C_WaitOnSTOPFlagUntilTimeout>
 800115e:	4603      	mov	r3, r0
 8001160:	2b00      	cmp	r3, #0
 8001162:	d007      	beq.n	8001174 <HAL_I2C_Master_Receive+0x1bc>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001168:	2b04      	cmp	r3, #4
 800116a:	d101      	bne.n	8001170 <HAL_I2C_Master_Receive+0x1b8>
      {
        return HAL_ERROR;
 800116c:	2301      	movs	r3, #1
 800116e:	e01c      	b.n	80011aa <HAL_I2C_Master_Receive+0x1f2>
      }
      else
      {
        return HAL_TIMEOUT;
 8001170:	2303      	movs	r3, #3
 8001172:	e01a      	b.n	80011aa <HAL_I2C_Master_Receive+0x1f2>
      }
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	2220      	movs	r2, #32
 800117a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	681a      	ldr	r2, [r3, #0]
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	6859      	ldr	r1, [r3, #4]
 8001186:	4b0c      	ldr	r3, [pc, #48]	; (80011b8 <HAL_I2C_Master_Receive+0x200>)
 8001188:	400b      	ands	r3, r1
 800118a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	2220      	movs	r2, #32
 8001190:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	2200      	movs	r2, #0
 8001198:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	2200      	movs	r2, #0
 80011a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80011a4:	2300      	movs	r3, #0
 80011a6:	e000      	b.n	80011aa <HAL_I2C_Master_Receive+0x1f2>
  }
  else
  {
    return HAL_BUSY;
 80011a8:	2302      	movs	r3, #2
  }
}
 80011aa:	4618      	mov	r0, r3
 80011ac:	3718      	adds	r7, #24
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	80002400 	.word	0x80002400
 80011b8:	fe00e800 	.word	0xfe00e800

080011bc <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b084      	sub	sp, #16
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	699b      	ldr	r3, [r3, #24]
 80011ca:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d005      	beq.n	80011e8 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80011e0:	68ba      	ldr	r2, [r7, #8]
 80011e2:	68f9      	ldr	r1, [r7, #12]
 80011e4:	6878      	ldr	r0, [r7, #4]
 80011e6:	4798      	blx	r3
  }
}
 80011e8:	bf00      	nop
 80011ea:	3710      	adds	r7, #16
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}

080011f0 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b084      	sub	sp, #16
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	699b      	ldr	r3, [r3, #24]
 80011fe:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	60bb      	str	r3, [r7, #8]

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if (((itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERRI) != RESET))
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800120e:	2b00      	cmp	r3, #0
 8001210:	d00f      	beq.n	8001232 <HAL_I2C_ER_IRQHandler+0x42>
 8001212:	68bb      	ldr	r3, [r7, #8]
 8001214:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001218:	2b00      	cmp	r3, #0
 800121a:	d00a      	beq.n	8001232 <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001220:	f043 0201 	orr.w	r2, r3, #1
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001230:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if (((itflags & I2C_FLAG_OVR) != RESET) && ((itsources & I2C_IT_ERRI) != RESET))
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001238:	2b00      	cmp	r3, #0
 800123a:	d00f      	beq.n	800125c <HAL_I2C_ER_IRQHandler+0x6c>
 800123c:	68bb      	ldr	r3, [r7, #8]
 800123e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001242:	2b00      	cmp	r3, #0
 8001244:	d00a      	beq.n	800125c <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800124a:	f043 0208 	orr.w	r2, r3, #8
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800125a:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if (((itflags & I2C_FLAG_ARLO) != RESET) && ((itsources & I2C_IT_ERRI) != RESET))
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001262:	2b00      	cmp	r3, #0
 8001264:	d00f      	beq.n	8001286 <HAL_I2C_ER_IRQHandler+0x96>
 8001266:	68bb      	ldr	r3, [r7, #8]
 8001268:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800126c:	2b00      	cmp	r3, #0
 800126e:	d00a      	beq.n	8001286 <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001274:	f043 0202 	orr.w	r2, r3, #2
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001284:	61da      	str	r2, [r3, #28]
  }

  /* Call the Error Callback in case of Error detected */
  if ((hi2c->ErrorCode & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800128a:	f003 030b 	and.w	r3, r3, #11
 800128e:	2b00      	cmp	r3, #0
 8001290:	d005      	beq.n	800129e <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001296:	4619      	mov	r1, r3
 8001298:	6878      	ldr	r0, [r7, #4]
 800129a:	f000 fb17 	bl	80018cc <I2C_ITError>
  }
}
 800129e:	bf00      	nop
 80012a0:	3710      	adds	r7, #16
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}

080012a6 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80012a6:	b480      	push	{r7}
 80012a8:	b083      	sub	sp, #12
 80012aa:	af00      	add	r7, sp, #0
 80012ac:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80012ae:	bf00      	nop
 80012b0:	370c      	adds	r7, #12
 80012b2:	46bd      	mov	sp, r7
 80012b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b8:	4770      	bx	lr

080012ba <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80012ba:	b480      	push	{r7}
 80012bc:	b083      	sub	sp, #12
 80012be:	af00      	add	r7, sp, #0
 80012c0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80012c2:	bf00      	nop
 80012c4:	370c      	adds	r7, #12
 80012c6:	46bd      	mov	sp, r7
 80012c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012cc:	4770      	bx	lr

080012ce <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80012ce:	b480      	push	{r7}
 80012d0:	b083      	sub	sp, #12
 80012d2:	af00      	add	r7, sp, #0
 80012d4:	6078      	str	r0, [r7, #4]
 80012d6:	460b      	mov	r3, r1
 80012d8:	70fb      	strb	r3, [r7, #3]
 80012da:	4613      	mov	r3, r2
 80012dc:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80012de:	bf00      	nop
 80012e0:	370c      	adds	r7, #12
 80012e2:	46bd      	mov	sp, r7
 80012e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e8:	4770      	bx	lr

080012ea <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80012ea:	b480      	push	{r7}
 80012ec:	b083      	sub	sp, #12
 80012ee:	af00      	add	r7, sp, #0
 80012f0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80012f2:	bf00      	nop
 80012f4:	370c      	adds	r7, #12
 80012f6:	46bd      	mov	sp, r7
 80012f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fc:	4770      	bx	lr

080012fe <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80012fe:	b480      	push	{r7}
 8001300:	b083      	sub	sp, #12
 8001302:	af00      	add	r7, sp, #0
 8001304:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8001306:	bf00      	nop
 8001308:	370c      	adds	r7, #12
 800130a:	46bd      	mov	sp, r7
 800130c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001310:	4770      	bx	lr

08001312 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001312:	b480      	push	{r7}
 8001314:	b083      	sub	sp, #12
 8001316:	af00      	add	r7, sp, #0
 8001318:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800131a:	bf00      	nop
 800131c:	370c      	adds	r7, #12
 800131e:	46bd      	mov	sp, r7
 8001320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001324:	4770      	bx	lr

08001326 <I2C_Slave_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8001326:	b580      	push	{r7, lr}
 8001328:	b084      	sub	sp, #16
 800132a:	af00      	add	r7, sp, #0
 800132c:	60f8      	str	r0, [r7, #12]
 800132e:	60b9      	str	r1, [r7, #8]
 8001330:	607a      	str	r2, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hi2c);
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001338:	2b01      	cmp	r3, #1
 800133a:	d101      	bne.n	8001340 <I2C_Slave_ISR_IT+0x1a>
 800133c:	2302      	movs	r3, #2
 800133e:	e0d8      	b.n	80014f2 <I2C_Slave_ISR_IT+0x1cc>
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	2201      	movs	r2, #1
 8001344:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (((ITFlags & I2C_FLAG_AF) != RESET) && ((ITSources & I2C_IT_NACKI) != RESET))
 8001348:	68bb      	ldr	r3, [r7, #8]
 800134a:	f003 0310 	and.w	r3, r3, #16
 800134e:	2b00      	cmp	r3, #0
 8001350:	d045      	beq.n	80013de <I2C_Slave_ISR_IT+0xb8>
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	f003 0310 	and.w	r3, r3, #16
 8001358:	2b00      	cmp	r3, #0
 800135a:	d040      	beq.n	80013de <I2C_Slave_ISR_IT+0xb8>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001360:	b29b      	uxth	r3, r3
 8001362:	2b00      	cmp	r3, #0
 8001364:	d12f      	bne.n	80013c6 <I2C_Slave_ISR_IT+0xa0>
    {
      if (((hi2c->XferOptions == I2C_FIRST_AND_LAST_FRAME) || (hi2c->XferOptions == I2C_LAST_FRAME)) && \
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800136a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800136e:	d004      	beq.n	800137a <I2C_Slave_ISR_IT+0x54>
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001374:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001378:	d10a      	bne.n	8001390 <I2C_Slave_ISR_IT+0x6a>
          (hi2c->State == HAL_I2C_STATE_LISTEN))
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001380:	b2db      	uxtb	r3, r3
      if (((hi2c->XferOptions == I2C_FIRST_AND_LAST_FRAME) || (hi2c->XferOptions == I2C_LAST_FRAME)) && \
 8001382:	2b28      	cmp	r3, #40	; 0x28
 8001384:	d104      	bne.n	8001390 <I2C_Slave_ISR_IT+0x6a>
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, ITFlags);
 8001386:	68b9      	ldr	r1, [r7, #8]
 8001388:	68f8      	ldr	r0, [r7, #12]
 800138a:	f000 fa4d 	bl	8001828 <I2C_ITListenCplt>
 800138e:	e025      	b.n	80013dc <I2C_Slave_ISR_IT+0xb6>
      }
      else if ((hi2c->XferOptions != I2C_NO_OPTION_FRAME) && (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001394:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8001398:	d010      	beq.n	80013bc <I2C_Slave_ISR_IT+0x96>
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80013a0:	b2db      	uxtb	r3, r3
 80013a2:	2b29      	cmp	r3, #41	; 0x29
 80013a4:	d10a      	bne.n	80013bc <I2C_Slave_ISR_IT+0x96>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	2210      	movs	r2, #16
 80013ac:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80013ae:	68f8      	ldr	r0, [r7, #12]
 80013b0:	f000 fb4a 	bl	8001a48 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSequentialCplt(hi2c);
 80013b4:	68f8      	ldr	r0, [r7, #12]
 80013b6:	f000 f92a 	bl	800160e <I2C_ITSlaveSequentialCplt>
 80013ba:	e00f      	b.n	80013dc <I2C_Slave_ISR_IT+0xb6>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	2210      	movs	r2, #16
 80013c2:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80013c4:	e082      	b.n	80014cc <I2C_Slave_ISR_IT+0x1a6>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	2210      	movs	r2, #16
 80013cc:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013d2:	f043 0204 	orr.w	r2, r3, #4
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	645a      	str	r2, [r3, #68]	; 0x44
    if (hi2c->XferCount == 0U)
 80013da:	e077      	b.n	80014cc <I2C_Slave_ISR_IT+0x1a6>
 80013dc:	e076      	b.n	80014cc <I2C_Slave_ISR_IT+0x1a6>
    }
  }
  else if (((ITFlags & I2C_FLAG_RXNE) != RESET) && ((ITSources & I2C_IT_RXI) != RESET))
 80013de:	68bb      	ldr	r3, [r7, #8]
 80013e0:	f003 0304 	and.w	r3, r3, #4
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d02e      	beq.n	8001446 <I2C_Slave_ISR_IT+0x120>
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	f003 0304 	and.w	r3, r3, #4
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d029      	beq.n	8001446 <I2C_Slave_ISR_IT+0x120>
  {
    if (hi2c->XferCount > 0U)
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80013f6:	b29b      	uxth	r3, r3
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d016      	beq.n	800142a <I2C_Slave_ISR_IT+0x104>
    {
      /* Read data from RXDR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001400:	1c59      	adds	r1, r3, #1
 8001402:	68fa      	ldr	r2, [r7, #12]
 8001404:	6251      	str	r1, [r2, #36]	; 0x24
 8001406:	68fa      	ldr	r2, [r7, #12]
 8001408:	6812      	ldr	r2, [r2, #0]
 800140a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800140c:	b2d2      	uxtb	r2, r2
 800140e:	701a      	strb	r2, [r3, #0]
      hi2c->XferSize--;
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001414:	3b01      	subs	r3, #1
 8001416:	b29a      	uxth	r2, r3
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001420:	b29b      	uxth	r3, r3
 8001422:	3b01      	subs	r3, #1
 8001424:	b29a      	uxth	r2, r3
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800142e:	b29b      	uxth	r3, r3
 8001430:	2b00      	cmp	r3, #0
 8001432:	d14a      	bne.n	80014ca <I2C_Slave_ISR_IT+0x1a4>
        (hi2c->XferOptions != I2C_NO_OPTION_FRAME))
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    if ((hi2c->XferCount == 0U) && \
 8001438:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800143c:	d045      	beq.n	80014ca <I2C_Slave_ISR_IT+0x1a4>
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSequentialCplt(hi2c);
 800143e:	68f8      	ldr	r0, [r7, #12]
 8001440:	f000 f8e5 	bl	800160e <I2C_ITSlaveSequentialCplt>
    if ((hi2c->XferCount == 0U) && \
 8001444:	e041      	b.n	80014ca <I2C_Slave_ISR_IT+0x1a4>
    }
  }
  else if (((ITFlags & I2C_FLAG_ADDR) != RESET) && ((ITSources & I2C_IT_ADDRI) != RESET))
 8001446:	68bb      	ldr	r3, [r7, #8]
 8001448:	f003 0308 	and.w	r3, r3, #8
 800144c:	2b00      	cmp	r3, #0
 800144e:	d009      	beq.n	8001464 <I2C_Slave_ISR_IT+0x13e>
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	f003 0308 	and.w	r3, r3, #8
 8001456:	2b00      	cmp	r3, #0
 8001458:	d004      	beq.n	8001464 <I2C_Slave_ISR_IT+0x13e>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 800145a:	68b9      	ldr	r1, [r7, #8]
 800145c:	68f8      	ldr	r0, [r7, #12]
 800145e:	f000 f84c 	bl	80014fa <I2C_ITAddrCplt>
 8001462:	e033      	b.n	80014cc <I2C_Slave_ISR_IT+0x1a6>
  }
  else if (((ITFlags & I2C_FLAG_TXIS) != RESET) && ((ITSources & I2C_IT_TXI) != RESET))
 8001464:	68bb      	ldr	r3, [r7, #8]
 8001466:	f003 0302 	and.w	r3, r3, #2
 800146a:	2b00      	cmp	r3, #0
 800146c:	d02e      	beq.n	80014cc <I2C_Slave_ISR_IT+0x1a6>
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	f003 0302 	and.w	r3, r3, #2
 8001474:	2b00      	cmp	r3, #0
 8001476:	d029      	beq.n	80014cc <I2C_Slave_ISR_IT+0x1a6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Datas have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800147c:	b29b      	uxth	r3, r3
 800147e:	2b00      	cmp	r3, #0
 8001480:	d016      	beq.n	80014b0 <I2C_Slave_ISR_IT+0x18a>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	681a      	ldr	r2, [r3, #0]
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800148a:	1c58      	adds	r0, r3, #1
 800148c:	68f9      	ldr	r1, [r7, #12]
 800148e:	6248      	str	r0, [r1, #36]	; 0x24
 8001490:	781b      	ldrb	r3, [r3, #0]
 8001492:	6293      	str	r3, [r2, #40]	; 0x28
      hi2c->XferCount--;
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001498:	b29b      	uxth	r3, r3
 800149a:	3b01      	subs	r3, #1
 800149c:	b29a      	uxth	r2, r3
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80014a6:	3b01      	subs	r3, #1
 80014a8:	b29a      	uxth	r2, r3
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	851a      	strh	r2, [r3, #40]	; 0x28
 80014ae:	e00d      	b.n	80014cc <I2C_Slave_ISR_IT+0x1a6>
    }
    else
    {
      if ((hi2c->XferOptions == I2C_NEXT_FRAME) || (hi2c->XferOptions == I2C_FIRST_FRAME))
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014b4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80014b8:	d003      	beq.n	80014c2 <I2C_Slave_ISR_IT+0x19c>
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d104      	bne.n	80014cc <I2C_Slave_ISR_IT+0x1a6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSequentialCplt(hi2c);
 80014c2:	68f8      	ldr	r0, [r7, #12]
 80014c4:	f000 f8a3 	bl	800160e <I2C_ITSlaveSequentialCplt>
 80014c8:	e000      	b.n	80014cc <I2C_Slave_ISR_IT+0x1a6>
    if ((hi2c->XferCount == 0U) && \
 80014ca:	bf00      	nop
      }
    }
  }

  /* Check if STOPF is set */
  if (((ITFlags & I2C_FLAG_STOPF) != RESET) && ((ITSources & I2C_IT_STOPI) != RESET))
 80014cc:	68bb      	ldr	r3, [r7, #8]
 80014ce:	f003 0320 	and.w	r3, r3, #32
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d008      	beq.n	80014e8 <I2C_Slave_ISR_IT+0x1c2>
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	f003 0320 	and.w	r3, r3, #32
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d003      	beq.n	80014e8 <I2C_Slave_ISR_IT+0x1c2>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 80014e0:	68b9      	ldr	r1, [r7, #8]
 80014e2:	68f8      	ldr	r0, [r7, #12]
 80014e4:	f000 f8d0 	bl	8001688 <I2C_ITSlaveCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	2200      	movs	r2, #0
 80014ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80014f0:	2300      	movs	r3, #0
}
 80014f2:	4618      	mov	r0, r3
 80014f4:	3710      	adds	r7, #16
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}

080014fa <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80014fa:	b580      	push	{r7, lr}
 80014fc:	b084      	sub	sp, #16
 80014fe:	af00      	add	r7, sp, #0
 8001500:	6078      	str	r0, [r7, #4]
 8001502:	6039      	str	r1, [r7, #0]
  uint8_t transferdirection = 0U;
 8001504:	2300      	movs	r3, #0
 8001506:	73fb      	strb	r3, [r7, #15]
  uint16_t slaveaddrcode = 0U;
 8001508:	2300      	movs	r3, #0
 800150a:	81bb      	strh	r3, [r7, #12]
  uint16_t ownadd1code = 0U;
 800150c:	2300      	movs	r3, #0
 800150e:	817b      	strh	r3, [r7, #10]
  uint16_t ownadd2code = 0U;
 8001510:	2300      	movs	r3, #0
 8001512:	813b      	strh	r3, [r7, #8]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if ((hi2c->State & HAL_I2C_STATE_LISTEN) == HAL_I2C_STATE_LISTEN)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800151a:	b2db      	uxtb	r3, r3
 800151c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8001520:	2b28      	cmp	r3, #40	; 0x28
 8001522:	d168      	bne.n	80015f6 <I2C_ITAddrCplt+0xfc>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	699b      	ldr	r3, [r3, #24]
 800152a:	0c1b      	lsrs	r3, r3, #16
 800152c:	b2db      	uxtb	r3, r3
 800152e:	f003 0301 	and.w	r3, r3, #1
 8001532:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	699b      	ldr	r3, [r3, #24]
 800153a:	0c1b      	lsrs	r3, r3, #16
 800153c:	b29b      	uxth	r3, r3
 800153e:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8001542:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	689b      	ldr	r3, [r3, #8]
 800154a:	b29b      	uxth	r3, r3
 800154c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001550:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	68db      	ldr	r3, [r3, #12]
 8001558:	b29b      	uxth	r3, r3
 800155a:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 800155e:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	68db      	ldr	r3, [r3, #12]
 8001564:	2b02      	cmp	r3, #2
 8001566:	d137      	bne.n	80015d8 <I2C_ITAddrCplt+0xde>
    {
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 8001568:	897b      	ldrh	r3, [r7, #10]
 800156a:	09db      	lsrs	r3, r3, #7
 800156c:	b29a      	uxth	r2, r3
 800156e:	89bb      	ldrh	r3, [r7, #12]
 8001570:	4053      	eors	r3, r2
 8001572:	b29b      	uxth	r3, r3
 8001574:	f003 0306 	and.w	r3, r3, #6
 8001578:	2b00      	cmp	r3, #0
 800157a:	d11c      	bne.n	80015b6 <I2C_ITAddrCplt+0xbc>
      {
        slaveaddrcode = ownadd1code;
 800157c:	897b      	ldrh	r3, [r7, #10]
 800157e:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001584:	1c5a      	adds	r2, r3, #1
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800158e:	2b02      	cmp	r3, #2
 8001590:	d139      	bne.n	8001606 <I2C_ITAddrCplt+0x10c>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	2200      	movs	r2, #0
 8001596:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	2208      	movs	r2, #8
 800159e:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	2200      	movs	r2, #0
 80015a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80015a8:	89ba      	ldrh	r2, [r7, #12]
 80015aa:	7bfb      	ldrb	r3, [r7, #15]
 80015ac:	4619      	mov	r1, r3
 80015ae:	6878      	ldr	r0, [r7, #4]
 80015b0:	f7ff fe8d 	bl	80012ce <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80015b4:	e027      	b.n	8001606 <I2C_ITAddrCplt+0x10c>
        slaveaddrcode = ownadd2code;
 80015b6:	893b      	ldrh	r3, [r7, #8]
 80015b8:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80015ba:	2104      	movs	r1, #4
 80015bc:	6878      	ldr	r0, [r7, #4]
 80015be:	f000 fbff 	bl	8001dc0 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	2200      	movs	r2, #0
 80015c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80015ca:	89ba      	ldrh	r2, [r7, #12]
 80015cc:	7bfb      	ldrb	r3, [r7, #15]
 80015ce:	4619      	mov	r1, r3
 80015d0:	6878      	ldr	r0, [r7, #4]
 80015d2:	f7ff fe7c 	bl	80012ce <HAL_I2C_AddrCallback>
}
 80015d6:	e016      	b.n	8001606 <I2C_ITAddrCplt+0x10c>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80015d8:	2104      	movs	r1, #4
 80015da:	6878      	ldr	r0, [r7, #4]
 80015dc:	f000 fbf0 	bl	8001dc0 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	2200      	movs	r2, #0
 80015e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80015e8:	89ba      	ldrh	r2, [r7, #12]
 80015ea:	7bfb      	ldrb	r3, [r7, #15]
 80015ec:	4619      	mov	r1, r3
 80015ee:	6878      	ldr	r0, [r7, #4]
 80015f0:	f7ff fe6d 	bl	80012ce <HAL_I2C_AddrCallback>
}
 80015f4:	e007      	b.n	8001606 <I2C_ITAddrCplt+0x10c>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	2208      	movs	r2, #8
 80015fc:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	2200      	movs	r2, #0
 8001602:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8001606:	bf00      	nop
 8001608:	3710      	adds	r7, #16
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}

0800160e <I2C_ITSlaveSequentialCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSequentialCplt(I2C_HandleTypeDef *hi2c)
{
 800160e:	b580      	push	{r7, lr}
 8001610:	b082      	sub	sp, #8
 8001612:	af00      	add	r7, sp, #0
 8001614:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	2200      	movs	r2, #0
 800161a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001624:	b2db      	uxtb	r3, r3
 8001626:	2b29      	cmp	r3, #41	; 0x29
 8001628:	d112      	bne.n	8001650 <I2C_ITSlaveSequentialCplt+0x42>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	2228      	movs	r2, #40	; 0x28
 800162e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	2221      	movs	r2, #33	; 0x21
 8001636:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8001638:	2101      	movs	r1, #1
 800163a:	6878      	ldr	r0, [r7, #4]
 800163c:	f000 fbc0 	bl	8001dc0 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	2200      	movs	r2, #0
 8001644:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the Tx complete callback to inform upper layer of the end of transmit process */
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8001648:	6878      	ldr	r0, [r7, #4]
 800164a:	f7ff fe2c 	bl	80012a6 <HAL_I2C_SlaveTxCpltCallback>
    __HAL_UNLOCK(hi2c);

    /* Call the Rx complete callback to inform upper layer of the end of receive process */
    HAL_I2C_SlaveRxCpltCallback(hi2c);
  }
}
 800164e:	e017      	b.n	8001680 <I2C_ITSlaveSequentialCplt+0x72>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001656:	b2db      	uxtb	r3, r3
 8001658:	2b2a      	cmp	r3, #42	; 0x2a
 800165a:	d111      	bne.n	8001680 <I2C_ITSlaveSequentialCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	2228      	movs	r2, #40	; 0x28
 8001660:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	2222      	movs	r2, #34	; 0x22
 8001668:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800166a:	2102      	movs	r1, #2
 800166c:	6878      	ldr	r0, [r7, #4]
 800166e:	f000 fba7 	bl	8001dc0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	2200      	movs	r2, #0
 8001676:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800167a:	6878      	ldr	r0, [r7, #4]
 800167c:	f7ff fe1d 	bl	80012ba <HAL_I2C_SlaveRxCpltCallback>
}
 8001680:	bf00      	nop
 8001682:	3708      	adds	r7, #8
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}

08001688 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b082      	sub	sp, #8
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
 8001690:	6039      	str	r1, [r7, #0]
  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	2220      	movs	r2, #32
 8001698:	61da      	str	r2, [r3, #28]

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	2208      	movs	r2, #8
 80016a0:	61da      	str	r2, [r3, #28]

  /* Disable all interrupts */
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 80016a2:	2107      	movs	r1, #7
 80016a4:	6878      	ldr	r0, [r7, #4]
 80016a6:	f000 fb8b 	bl	8001dc0 <I2C_Disable_IRQ>

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	687a      	ldr	r2, [r7, #4]
 80016b0:	6812      	ldr	r2, [r2, #0]
 80016b2:	6852      	ldr	r2, [r2, #4]
 80016b4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80016b8:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681a      	ldr	r2, [r3, #0]
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	6859      	ldr	r1, [r3, #4]
 80016c4:	4b56      	ldr	r3, [pc, #344]	; (8001820 <I2C_ITSlaveCplt+0x198>)
 80016c6:	400b      	ands	r3, r1
 80016c8:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80016ca:	6878      	ldr	r0, [r7, #4]
 80016cc:	f000 f9bc 	bl	8001a48 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN) ||
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016da:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80016de:	d007      	beq.n	80016f0 <I2C_ITSlaveCplt+0x68>
      ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN))
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if (((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN) ||
 80016ea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80016ee:	d112      	bne.n	8001716 <I2C_ITSlaveCplt+0x8e>
  {
    hi2c->XferCount = I2C_GET_DMA_REMAIN_DATA(hi2c);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80016f6:	b2db      	uxtb	r3, r3
 80016f8:	2b21      	cmp	r3, #33	; 0x21
 80016fa:	d105      	bne.n	8001708 <I2C_ITSlaveCplt+0x80>
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	685b      	ldr	r3, [r3, #4]
 8001704:	b29b      	uxth	r3, r3
 8001706:	e004      	b.n	8001712 <I2C_ITSlaveCplt+0x8a>
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	b29b      	uxth	r3, r3
 8001712:	687a      	ldr	r2, [r7, #4]
 8001714:	8553      	strh	r3, [r2, #42]	; 0x2a
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800171a:	b29b      	uxth	r3, r3
 800171c:	2b00      	cmp	r3, #0
 800171e:	d005      	beq.n	800172c <I2C_ITSlaveCplt+0xa4>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001724:	f043 0204 	orr.w	r2, r3, #4
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Store Last receive data if any */
  if (((ITFlags & I2C_FLAG_RXNE) != RESET))
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	f003 0304 	and.w	r3, r3, #4
 8001732:	2b00      	cmp	r3, #0
 8001734:	d020      	beq.n	8001778 <I2C_ITSlaveCplt+0xf0>
  {
    /* Read data from RXDR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800173a:	1c59      	adds	r1, r3, #1
 800173c:	687a      	ldr	r2, [r7, #4]
 800173e:	6251      	str	r1, [r2, #36]	; 0x24
 8001740:	687a      	ldr	r2, [r7, #4]
 8001742:	6812      	ldr	r2, [r2, #0]
 8001744:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001746:	b2d2      	uxtb	r2, r2
 8001748:	701a      	strb	r2, [r3, #0]

    if ((hi2c->XferSize > 0U))
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800174e:	2b00      	cmp	r3, #0
 8001750:	d012      	beq.n	8001778 <I2C_ITSlaveCplt+0xf0>
    {
      hi2c->XferSize--;
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001756:	3b01      	subs	r3, #1
 8001758:	b29a      	uxth	r2, r3
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001762:	b29b      	uxth	r3, r3
 8001764:	3b01      	subs	r3, #1
 8001766:	b29a      	uxth	r2, r3
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001770:	f043 0204 	orr.w	r2, r3, #4
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  hi2c->PreviousState = I2C_STATE_NONE;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	2200      	movs	r2, #0
 800177c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	2200      	movs	r2, #0
 8001782:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	2200      	movs	r2, #0
 800178a:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001790:	2b00      	cmp	r3, #0
 8001792:	d010      	beq.n	80017b6 <I2C_ITSlaveCplt+0x12e>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001798:	4619      	mov	r1, r3
 800179a:	6878      	ldr	r0, [r7, #4]
 800179c:	f000 f896 	bl	80018cc <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80017a6:	b2db      	uxtb	r3, r3
 80017a8:	2b28      	cmp	r3, #40	; 0x28
 80017aa:	d135      	bne.n	8001818 <I2C_ITSlaveCplt+0x190>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, ITFlags);
 80017ac:	6839      	ldr	r1, [r7, #0]
 80017ae:	6878      	ldr	r0, [r7, #4]
 80017b0:	f000 f83a 	bl	8001828 <I2C_ITListenCplt>
    __HAL_UNLOCK(hi2c);

    /* Call the Slave Tx Complete callback */
    HAL_I2C_SlaveTxCpltCallback(hi2c);
  }
}
 80017b4:	e030      	b.n	8001818 <I2C_ITSlaveCplt+0x190>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017ba:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80017be:	d00e      	beq.n	80017de <I2C_ITSlaveCplt+0x156>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	4a18      	ldr	r2, [pc, #96]	; (8001824 <I2C_ITSlaveCplt+0x19c>)
 80017c4:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	2220      	movs	r2, #32
 80017ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	2200      	movs	r2, #0
 80017d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 80017d6:	6878      	ldr	r0, [r7, #4]
 80017d8:	f7ff fd87 	bl	80012ea <HAL_I2C_ListenCpltCallback>
}
 80017dc:	e01c      	b.n	8001818 <I2C_ITSlaveCplt+0x190>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80017e4:	b2db      	uxtb	r3, r3
 80017e6:	2b22      	cmp	r3, #34	; 0x22
 80017e8:	d10b      	bne.n	8001802 <I2C_ITSlaveCplt+0x17a>
    hi2c->State = HAL_I2C_STATE_READY;
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	2220      	movs	r2, #32
 80017ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	2200      	movs	r2, #0
 80017f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80017fa:	6878      	ldr	r0, [r7, #4]
 80017fc:	f7ff fd5d 	bl	80012ba <HAL_I2C_SlaveRxCpltCallback>
}
 8001800:	e00a      	b.n	8001818 <I2C_ITSlaveCplt+0x190>
    hi2c->State = HAL_I2C_STATE_READY;
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	2220      	movs	r2, #32
 8001806:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	2200      	movs	r2, #0
 800180e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8001812:	6878      	ldr	r0, [r7, #4]
 8001814:	f7ff fd47 	bl	80012a6 <HAL_I2C_SlaveTxCpltCallback>
}
 8001818:	bf00      	nop
 800181a:	3708      	adds	r7, #8
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}
 8001820:	fe00e800 	.word	0xfe00e800
 8001824:	ffff0000 	.word	0xffff0000

08001828 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b082      	sub	sp, #8
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
 8001830:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	4a24      	ldr	r2, [pc, #144]	; (80018c8 <I2C_ITListenCplt+0xa0>)
 8001836:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	2200      	movs	r2, #0
 800183c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	2220      	movs	r2, #32
 8001842:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	2200      	movs	r2, #0
 800184a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	2200      	movs	r2, #0
 8001852:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (((ITFlags & I2C_FLAG_RXNE) != RESET))
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	f003 0304 	and.w	r3, r3, #4
 800185a:	2b00      	cmp	r3, #0
 800185c:	d020      	beq.n	80018a0 <I2C_ITListenCplt+0x78>
  {
    /* Read data from RXDR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001862:	1c59      	adds	r1, r3, #1
 8001864:	687a      	ldr	r2, [r7, #4]
 8001866:	6251      	str	r1, [r2, #36]	; 0x24
 8001868:	687a      	ldr	r2, [r7, #4]
 800186a:	6812      	ldr	r2, [r2, #0]
 800186c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800186e:	b2d2      	uxtb	r2, r2
 8001870:	701a      	strb	r2, [r3, #0]

    if ((hi2c->XferSize > 0U))
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001876:	2b00      	cmp	r3, #0
 8001878:	d012      	beq.n	80018a0 <I2C_ITListenCplt+0x78>
    {
      hi2c->XferSize--;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800187e:	3b01      	subs	r3, #1
 8001880:	b29a      	uxth	r2, r3
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800188a:	b29b      	uxth	r3, r3
 800188c:	3b01      	subs	r3, #1
 800188e:	b29a      	uxth	r2, r3
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001898:	f043 0204 	orr.w	r2, r3, #4
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80018a0:	2107      	movs	r1, #7
 80018a2:	6878      	ldr	r0, [r7, #4]
 80018a4:	f000 fa8c 	bl	8001dc0 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	2210      	movs	r2, #16
 80018ae:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	2200      	movs	r2, #0
 80018b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
  HAL_I2C_ListenCpltCallback(hi2c);
 80018b8:	6878      	ldr	r0, [r7, #4]
 80018ba:	f7ff fd16 	bl	80012ea <HAL_I2C_ListenCpltCallback>
}
 80018be:	bf00      	nop
 80018c0:	3708      	adds	r7, #8
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	ffff0000 	.word	0xffff0000

080018cc <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b082      	sub	sp, #8
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
 80018d4:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	2200      	movs	r2, #0
 80018da:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	4a56      	ldr	r2, [pc, #344]	; (8001a3c <I2C_ITError+0x170>)
 80018e2:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	2200      	movs	r2, #0
 80018e8:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	431a      	orrs	r2, r3
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((hi2c->State == HAL_I2C_STATE_LISTEN)         ||
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80018fc:	b2db      	uxtb	r3, r3
 80018fe:	2b28      	cmp	r3, #40	; 0x28
 8001900:	d00b      	beq.n	800191a <I2C_ITError+0x4e>
      (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001908:	b2db      	uxtb	r3, r3
  if ((hi2c->State == HAL_I2C_STATE_LISTEN)         ||
 800190a:	2b29      	cmp	r3, #41	; 0x29
 800190c:	d005      	beq.n	800191a <I2C_ITError+0x4e>
      (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001914:	b2db      	uxtb	r3, r3
      (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8001916:	2b2a      	cmp	r3, #42	; 0x2a
 8001918:	d10e      	bne.n	8001938 <I2C_ITError+0x6c>
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800191a:	2103      	movs	r1, #3
 800191c:	6878      	ldr	r0, [r7, #4]
 800191e:	f000 fa4f 	bl	8001dc0 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	2228      	movs	r2, #40	; 0x28
 8001926:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	2200      	movs	r2, #0
 800192e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	4a43      	ldr	r2, [pc, #268]	; (8001a40 <I2C_ITError+0x174>)
 8001934:	635a      	str	r2, [r3, #52]	; 0x34
 8001936:	e013      	b.n	8001960 <I2C_ITError+0x94>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8001938:	2107      	movs	r1, #7
 800193a:	6878      	ldr	r0, [r7, #4]
 800193c:	f000 fa40 	bl	8001dc0 <I2C_Disable_IRQ>

    /* If state is an abort treatment on goind, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001946:	b2db      	uxtb	r3, r3
 8001948:	2b60      	cmp	r3, #96	; 0x60
 800194a:	d003      	beq.n	8001954 <I2C_ITError+0x88>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	2220      	movs	r2, #32
 8001950:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	2200      	movs	r2, #0
 8001958:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	2200      	movs	r2, #0
 800195e:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800196a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800196e:	d11f      	bne.n	80019b0 <I2C_ITError+0xe4>
  {
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	687a      	ldr	r2, [r7, #4]
 8001976:	6812      	ldr	r2, [r2, #0]
 8001978:	6812      	ldr	r2, [r2, #0]
 800197a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800197e:	601a      	str	r2, [r3, #0]

    /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
    hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001984:	4a2f      	ldr	r2, [pc, #188]	; (8001a44 <I2C_ITError+0x178>)
 8001986:	635a      	str	r2, [r3, #52]	; 0x34

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	2200      	movs	r2, #0
 800198c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Abort DMA TX */
    if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001994:	4618      	mov	r0, r3
 8001996:	f7ff f8ac 	bl	8000af2 <HAL_DMA_Abort_IT>
 800199a:	4603      	mov	r3, r0
 800199c:	2b00      	cmp	r3, #0
 800199e:	d048      	beq.n	8001a32 <I2C_ITError+0x166>
    {
      /* Call Directly XferAbortCallback function in case of error */
      hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019a6:	687a      	ldr	r2, [r7, #4]
 80019a8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80019aa:	4610      	mov	r0, r2
 80019ac:	4798      	blx	r3
    __HAL_UNLOCK(hi2c);

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    HAL_I2C_ErrorCallback(hi2c);
  }
}
 80019ae:	e040      	b.n	8001a32 <I2C_ITError+0x166>
  else if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80019ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80019be:	d11f      	bne.n	8001a00 <I2C_ITError+0x134>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	687a      	ldr	r2, [r7, #4]
 80019c6:	6812      	ldr	r2, [r2, #0]
 80019c8:	6812      	ldr	r2, [r2, #0]
 80019ca:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80019ce:	601a      	str	r2, [r3, #0]
    hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019d4:	4a1b      	ldr	r2, [pc, #108]	; (8001a44 <I2C_ITError+0x178>)
 80019d6:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_UNLOCK(hi2c);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	2200      	movs	r2, #0
 80019dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019e4:	4618      	mov	r0, r3
 80019e6:	f7ff f884 	bl	8000af2 <HAL_DMA_Abort_IT>
 80019ea:	4603      	mov	r3, r0
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d020      	beq.n	8001a32 <I2C_ITError+0x166>
      hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019f6:	687a      	ldr	r2, [r7, #4]
 80019f8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80019fa:	4610      	mov	r0, r2
 80019fc:	4798      	blx	r3
}
 80019fe:	e018      	b.n	8001a32 <I2C_ITError+0x166>
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001a06:	b2db      	uxtb	r3, r3
 8001a08:	2b60      	cmp	r3, #96	; 0x60
 8001a0a:	d10b      	bne.n	8001a24 <I2C_ITError+0x158>
    hi2c->State = HAL_I2C_STATE_READY;
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	2220      	movs	r2, #32
 8001a10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	2200      	movs	r2, #0
 8001a18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_AbortCpltCallback(hi2c);
 8001a1c:	6878      	ldr	r0, [r7, #4]
 8001a1e:	f7ff fc78 	bl	8001312 <HAL_I2C_AbortCpltCallback>
}
 8001a22:	e006      	b.n	8001a32 <I2C_ITError+0x166>
    __HAL_UNLOCK(hi2c);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	2200      	movs	r2, #0
 8001a28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8001a2c:	6878      	ldr	r0, [r7, #4]
 8001a2e:	f7ff fc66 	bl	80012fe <HAL_I2C_ErrorCallback>
}
 8001a32:	bf00      	nop
 8001a34:	3708      	adds	r7, #8
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	ffff0000 	.word	0xffff0000
 8001a40:	08001327 	.word	0x08001327
 8001a44:	08001a91 	.word	0x08001a91

08001a48 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	b083      	sub	sp, #12
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	699b      	ldr	r3, [r3, #24]
 8001a56:	f003 0302 	and.w	r3, r3, #2
 8001a5a:	2b02      	cmp	r3, #2
 8001a5c:	d103      	bne.n	8001a66 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	2200      	movs	r2, #0
 8001a64:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	699b      	ldr	r3, [r3, #24]
 8001a6c:	f003 0301 	and.w	r3, r3, #1
 8001a70:	2b01      	cmp	r3, #1
 8001a72:	d007      	beq.n	8001a84 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	687a      	ldr	r2, [r7, #4]
 8001a7a:	6812      	ldr	r2, [r2, #0]
 8001a7c:	6992      	ldr	r2, [r2, #24]
 8001a7e:	f042 0201 	orr.w	r2, r2, #1
 8001a82:	619a      	str	r2, [r3, #24]
  }
}
 8001a84:	bf00      	nop
 8001a86:	370c      	adds	r7, #12
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8e:	4770      	bx	lr

08001a90 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b084      	sub	sp, #16
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a9c:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	68fa      	ldr	r2, [r7, #12]
 8001aa4:	6812      	ldr	r2, [r2, #0]
 8001aa6:	6852      	ldr	r2, [r2, #4]
 8001aa8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001aac:	605a      	str	r2, [r3, #4]

  /* Reset AbortCpltCallback */
  hi2c->hdmatx->XferAbortCallback = NULL;
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->hdmarx->XferAbortCallback = NULL;
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001aba:	2200      	movs	r2, #0
 8001abc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001ac4:	b2db      	uxtb	r3, r3
 8001ac6:	2b60      	cmp	r3, #96	; 0x60
 8001ac8:	d107      	bne.n	8001ada <I2C_DMAAbort+0x4a>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	2220      	movs	r2, #32
 8001ace:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    HAL_I2C_AbortCpltCallback(hi2c);
 8001ad2:	68f8      	ldr	r0, [r7, #12]
 8001ad4:	f7ff fc1d 	bl	8001312 <HAL_I2C_AbortCpltCallback>
  else
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    HAL_I2C_ErrorCallback(hi2c);
  }
}
 8001ad8:	e002      	b.n	8001ae0 <I2C_DMAAbort+0x50>
    HAL_I2C_ErrorCallback(hi2c);
 8001ada:	68f8      	ldr	r0, [r7, #12]
 8001adc:	f7ff fc0f 	bl	80012fe <HAL_I2C_ErrorCallback>
}
 8001ae0:	bf00      	nop
 8001ae2:	3710      	adds	r7, #16
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}

08001ae8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b084      	sub	sp, #16
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	60f8      	str	r0, [r7, #12]
 8001af0:	60b9      	str	r1, [r7, #8]
 8001af2:	603b      	str	r3, [r7, #0]
 8001af4:	4613      	mov	r3, r2
 8001af6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001af8:	e01c      	b.n	8001b34 <I2C_WaitOnFlagUntilTimeout+0x4c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b00:	d018      	beq.n	8001b34 <I2C_WaitOnFlagUntilTimeout+0x4c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d007      	beq.n	8001b18 <I2C_WaitOnFlagUntilTimeout+0x30>
 8001b08:	f7fe fe90 	bl	800082c <HAL_GetTick>
 8001b0c:	4602      	mov	r2, r0
 8001b0e:	69bb      	ldr	r3, [r7, #24]
 8001b10:	1ad2      	subs	r2, r2, r3
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	429a      	cmp	r2, r3
 8001b16:	d90d      	bls.n	8001b34 <I2C_WaitOnFlagUntilTimeout+0x4c>
      {
        hi2c->State = HAL_I2C_STATE_READY;
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	2220      	movs	r2, #32
 8001b1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	2200      	movs	r2, #0
 8001b24:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_TIMEOUT;
 8001b30:	2303      	movs	r3, #3
 8001b32:	e00f      	b.n	8001b54 <I2C_WaitOnFlagUntilTimeout+0x6c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	699a      	ldr	r2, [r3, #24]
 8001b3a:	68bb      	ldr	r3, [r7, #8]
 8001b3c:	401a      	ands	r2, r3
 8001b3e:	68bb      	ldr	r3, [r7, #8]
 8001b40:	429a      	cmp	r2, r3
 8001b42:	bf0c      	ite	eq
 8001b44:	2301      	moveq	r3, #1
 8001b46:	2300      	movne	r3, #0
 8001b48:	b2db      	uxtb	r3, r3
 8001b4a:	461a      	mov	r2, r3
 8001b4c:	79fb      	ldrb	r3, [r7, #7]
 8001b4e:	429a      	cmp	r2, r3
 8001b50:	d0d3      	beq.n	8001afa <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001b52:	2300      	movs	r3, #0
}
 8001b54:	4618      	mov	r0, r3
 8001b56:	3710      	adds	r7, #16
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}

08001b5c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b084      	sub	sp, #16
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	60f8      	str	r0, [r7, #12]
 8001b64:	60b9      	str	r1, [r7, #8]
 8001b66:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001b68:	e028      	b.n	8001bbc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001b6a:	687a      	ldr	r2, [r7, #4]
 8001b6c:	68b9      	ldr	r1, [r7, #8]
 8001b6e:	68f8      	ldr	r0, [r7, #12]
 8001b70:	f000 f89c 	bl	8001cac <I2C_IsAcknowledgeFailed>
 8001b74:	4603      	mov	r3, r0
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d001      	beq.n	8001b7e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	e026      	b.n	8001bcc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001b7e:	68bb      	ldr	r3, [r7, #8]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d007      	beq.n	8001b94 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001b84:	f7fe fe52 	bl	800082c <HAL_GetTick>
 8001b88:	4602      	mov	r2, r0
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	1ad2      	subs	r2, r2, r3
 8001b8e:	68bb      	ldr	r3, [r7, #8]
 8001b90:	429a      	cmp	r2, r3
 8001b92:	d913      	bls.n	8001bbc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b98:	f043 0220 	orr.w	r2, r3, #32
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	2220      	movs	r2, #32
 8001ba4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	2200      	movs	r2, #0
 8001bac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_TIMEOUT;
 8001bb8:	2303      	movs	r3, #3
 8001bba:	e007      	b.n	8001bcc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	699b      	ldr	r3, [r3, #24]
 8001bc2:	f003 0320 	and.w	r3, r3, #32
 8001bc6:	2b20      	cmp	r3, #32
 8001bc8:	d1cf      	bne.n	8001b6a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8001bca:	2300      	movs	r3, #0
}
 8001bcc:	4618      	mov	r0, r3
 8001bce:	3710      	adds	r7, #16
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}

08001bd4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b084      	sub	sp, #16
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	60f8      	str	r0, [r7, #12]
 8001bdc:	60b9      	str	r1, [r7, #8]
 8001bde:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001be0:	e055      	b.n	8001c8e <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001be2:	687a      	ldr	r2, [r7, #4]
 8001be4:	68b9      	ldr	r1, [r7, #8]
 8001be6:	68f8      	ldr	r0, [r7, #12]
 8001be8:	f000 f860 	bl	8001cac <I2C_IsAcknowledgeFailed>
 8001bec:	4603      	mov	r3, r0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d001      	beq.n	8001bf6 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	e053      	b.n	8001c9e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	699b      	ldr	r3, [r3, #24]
 8001bfc:	f003 0320 	and.w	r3, r3, #32
 8001c00:	2b20      	cmp	r3, #32
 8001c02:	d129      	bne.n	8001c58 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	699b      	ldr	r3, [r3, #24]
 8001c0a:	f003 0304 	and.w	r3, r3, #4
 8001c0e:	2b04      	cmp	r3, #4
 8001c10:	d105      	bne.n	8001c1e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d001      	beq.n	8001c1e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	e03f      	b.n	8001c9e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	2220      	movs	r2, #32
 8001c24:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	681a      	ldr	r2, [r3, #0]
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	6859      	ldr	r1, [r3, #4]
 8001c30:	4b1d      	ldr	r3, [pc, #116]	; (8001ca8 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 8001c32:	400b      	ands	r3, r1
 8001c34:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	2200      	movs	r2, #0
 8001c3a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	2220      	movs	r2, #32
 8001c40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	2200      	movs	r2, #0
 8001c48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	2200      	movs	r2, #0
 8001c50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8001c54:	2301      	movs	r3, #1
 8001c56:	e022      	b.n	8001c9e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001c58:	68bb      	ldr	r3, [r7, #8]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d007      	beq.n	8001c6e <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8001c5e:	f7fe fde5 	bl	800082c <HAL_GetTick>
 8001c62:	4602      	mov	r2, r0
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	1ad2      	subs	r2, r2, r3
 8001c68:	68bb      	ldr	r3, [r7, #8]
 8001c6a:	429a      	cmp	r2, r3
 8001c6c:	d90f      	bls.n	8001c8e <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c72:	f043 0220 	orr.w	r2, r3, #32
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	2220      	movs	r2, #32
 8001c7e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	2200      	movs	r2, #0
 8001c86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_TIMEOUT;
 8001c8a:	2303      	movs	r3, #3
 8001c8c:	e007      	b.n	8001c9e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	699b      	ldr	r3, [r3, #24]
 8001c94:	f003 0304 	and.w	r3, r3, #4
 8001c98:	2b04      	cmp	r3, #4
 8001c9a:	d1a2      	bne.n	8001be2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8001c9c:	2300      	movs	r3, #0
}
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	3710      	adds	r7, #16
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	fe00e800 	.word	0xfe00e800

08001cac <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b084      	sub	sp, #16
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	60f8      	str	r0, [r7, #12]
 8001cb4:	60b9      	str	r1, [r7, #8]
 8001cb6:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	699b      	ldr	r3, [r3, #24]
 8001cbe:	f003 0310 	and.w	r3, r3, #16
 8001cc2:	2b10      	cmp	r3, #16
 8001cc4:	d148      	bne.n	8001d58 <I2C_IsAcknowledgeFailed+0xac>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001cc6:	e01c      	b.n	8001d02 <I2C_IsAcknowledgeFailed+0x56>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001cc8:	68bb      	ldr	r3, [r7, #8]
 8001cca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cce:	d018      	beq.n	8001d02 <I2C_IsAcknowledgeFailed+0x56>
      {
        if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001cd0:	68bb      	ldr	r3, [r7, #8]
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d007      	beq.n	8001ce6 <I2C_IsAcknowledgeFailed+0x3a>
 8001cd6:	f7fe fda9 	bl	800082c <HAL_GetTick>
 8001cda:	4602      	mov	r2, r0
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	1ad2      	subs	r2, r2, r3
 8001ce0:	68bb      	ldr	r3, [r7, #8]
 8001ce2:	429a      	cmp	r2, r3
 8001ce4:	d90d      	bls.n	8001d02 <I2C_IsAcknowledgeFailed+0x56>
        {
          hi2c->State = HAL_I2C_STATE_READY;
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	2220      	movs	r2, #32
 8001cea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_TIMEOUT;
 8001cfe:	2303      	movs	r3, #3
 8001d00:	e02b      	b.n	8001d5a <I2C_IsAcknowledgeFailed+0xae>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	699b      	ldr	r3, [r3, #24]
 8001d08:	f003 0320 	and.w	r3, r3, #32
 8001d0c:	2b20      	cmp	r3, #32
 8001d0e:	d1db      	bne.n	8001cc8 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	2210      	movs	r2, #16
 8001d16:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	2220      	movs	r2, #32
 8001d1e:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001d20:	68f8      	ldr	r0, [r7, #12]
 8001d22:	f7ff fe91 	bl	8001a48 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	681a      	ldr	r2, [r3, #0]
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	6859      	ldr	r1, [r3, #4]
 8001d30:	4b0c      	ldr	r3, [pc, #48]	; (8001d64 <I2C_IsAcknowledgeFailed+0xb8>)
 8001d32:	400b      	ands	r3, r1
 8001d34:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	2204      	movs	r2, #4
 8001d3a:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	2220      	movs	r2, #32
 8001d40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	2200      	movs	r2, #0
 8001d48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	2200      	movs	r2, #0
 8001d50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8001d54:	2301      	movs	r3, #1
 8001d56:	e000      	b.n	8001d5a <I2C_IsAcknowledgeFailed+0xae>
  }
  return HAL_OK;
 8001d58:	2300      	movs	r3, #0
}
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	3710      	adds	r7, #16
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}
 8001d62:	bf00      	nop
 8001d64:	fe00e800 	.word	0xfe00e800

08001d68 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c,  uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	b085      	sub	sp, #20
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	60f8      	str	r0, [r7, #12]
 8001d70:	607b      	str	r3, [r7, #4]
 8001d72:	460b      	mov	r3, r1
 8001d74:	817b      	strh	r3, [r7, #10]
 8001d76:	4613      	mov	r3, r2
 8001d78:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	681a      	ldr	r2, [r3, #0]
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	6859      	ldr	r1, [r3, #4]
 8001d84:	69bb      	ldr	r3, [r7, #24]
 8001d86:	0d5b      	lsrs	r3, r3, #21
 8001d88:	f403 6080 	and.w	r0, r3, #1024	; 0x400
 8001d8c:	4b0b      	ldr	r3, [pc, #44]	; (8001dbc <I2C_TransferConfig+0x54>)
 8001d8e:	4303      	orrs	r3, r0
 8001d90:	43db      	mvns	r3, r3
 8001d92:	4019      	ands	r1, r3
 8001d94:	897b      	ldrh	r3, [r7, #10]
 8001d96:	f3c3 0009 	ubfx	r0, r3, #0, #10
 8001d9a:	7a7b      	ldrb	r3, [r7, #9]
 8001d9c:	041b      	lsls	r3, r3, #16
 8001d9e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8001da2:	4318      	orrs	r0, r3
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	4318      	orrs	r0, r3
 8001da8:	69bb      	ldr	r3, [r7, #24]
 8001daa:	4303      	orrs	r3, r0
 8001dac:	430b      	orrs	r3, r1
 8001dae:	6053      	str	r3, [r2, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8001db0:	bf00      	nop
 8001db2:	3714      	adds	r7, #20
 8001db4:	46bd      	mov	sp, r7
 8001db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dba:	4770      	bx	lr
 8001dbc:	03ff63ff 	.word	0x03ff63ff

08001dc0 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b085      	sub	sp, #20
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
 8001dc8:	460b      	mov	r3, r1
 8001dca:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8001dd0:	887b      	ldrh	r3, [r7, #2]
 8001dd2:	f003 0301 	and.w	r3, r3, #1
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d00f      	beq.n	8001dfa <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 8001de0:	60fb      	str	r3, [r7, #12]

    if ((hi2c->State & HAL_I2C_STATE_LISTEN) != HAL_I2C_STATE_LISTEN)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001de8:	b2db      	uxtb	r3, r3
 8001dea:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8001dee:	2b28      	cmp	r3, #40	; 0x28
 8001df0:	d003      	beq.n	8001dfa <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8001df8:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8001dfa:	887b      	ldrh	r3, [r7, #2]
 8001dfc:	f003 0302 	and.w	r3, r3, #2
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d00f      	beq.n	8001e24 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8001e0a:	60fb      	str	r3, [r7, #12]

    if ((hi2c->State & HAL_I2C_STATE_LISTEN) != HAL_I2C_STATE_LISTEN)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001e12:	b2db      	uxtb	r3, r3
 8001e14:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8001e18:	2b28      	cmp	r3, #40	; 0x28
 8001e1a:	d003      	beq.n	8001e24 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8001e22:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8001e24:	887b      	ldrh	r3, [r7, #2]
 8001e26:	f003 0304 	and.w	r3, r3, #4
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d003      	beq.n	8001e36 <I2C_Disable_IRQ+0x76>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8001e34:	60fb      	str	r3, [r7, #12]
  }

  if ((InterruptRequest & I2C_XFER_ERROR_IT) == I2C_XFER_ERROR_IT)
 8001e36:	887b      	ldrh	r3, [r7, #2]
 8001e38:	f003 0311 	and.w	r3, r3, #17
 8001e3c:	2b11      	cmp	r3, #17
 8001e3e:	d103      	bne.n	8001e48 <I2C_Disable_IRQ+0x88>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8001e46:	60fb      	str	r3, [r7, #12]
  }

  if ((InterruptRequest & I2C_XFER_CPLT_IT) == I2C_XFER_CPLT_IT)
 8001e48:	887b      	ldrh	r3, [r7, #2]
 8001e4a:	f003 0312 	and.w	r3, r3, #18
 8001e4e:	2b12      	cmp	r3, #18
 8001e50:	d103      	bne.n	8001e5a <I2C_Disable_IRQ+0x9a>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	f043 0320 	orr.w	r3, r3, #32
 8001e58:	60fb      	str	r3, [r7, #12]
  }

  if ((InterruptRequest & I2C_XFER_RELOAD_IT) == I2C_XFER_RELOAD_IT)
 8001e5a:	887b      	ldrh	r3, [r7, #2]
 8001e5c:	f003 0312 	and.w	r3, r3, #18
 8001e60:	2b12      	cmp	r3, #18
 8001e62:	d103      	bne.n	8001e6c <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001e6a:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	687a      	ldr	r2, [r7, #4]
 8001e72:	6812      	ldr	r2, [r2, #0]
 8001e74:	6811      	ldr	r1, [r2, #0]
 8001e76:	68fa      	ldr	r2, [r7, #12]
 8001e78:	43d2      	mvns	r2, r2
 8001e7a:	400a      	ands	r2, r1
 8001e7c:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8001e7e:	2300      	movs	r3, #0
}
 8001e80:	4618      	mov	r0, r3
 8001e82:	3714      	adds	r7, #20
 8001e84:	46bd      	mov	sp, r7
 8001e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8a:	4770      	bx	lr

08001e8c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b083      	sub	sp, #12
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
 8001e94:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001e9c:	b2db      	uxtb	r3, r3
 8001e9e:	2b20      	cmp	r3, #32
 8001ea0:	d138      	bne.n	8001f14 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001ea8:	2b01      	cmp	r3, #1
 8001eaa:	d101      	bne.n	8001eb0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001eac:	2302      	movs	r3, #2
 8001eae:	e032      	b.n	8001f16 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	2224      	movs	r2, #36	; 0x24
 8001ebc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	687a      	ldr	r2, [r7, #4]
 8001ec6:	6812      	ldr	r2, [r2, #0]
 8001ec8:	6812      	ldr	r2, [r2, #0]
 8001eca:	f022 0201 	bic.w	r2, r2, #1
 8001ece:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	687a      	ldr	r2, [r7, #4]
 8001ed6:	6812      	ldr	r2, [r2, #0]
 8001ed8:	6812      	ldr	r2, [r2, #0]
 8001eda:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001ede:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	687a      	ldr	r2, [r7, #4]
 8001ee6:	6812      	ldr	r2, [r2, #0]
 8001ee8:	6811      	ldr	r1, [r2, #0]
 8001eea:	683a      	ldr	r2, [r7, #0]
 8001eec:	430a      	orrs	r2, r1
 8001eee:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	687a      	ldr	r2, [r7, #4]
 8001ef6:	6812      	ldr	r2, [r2, #0]
 8001ef8:	6812      	ldr	r2, [r2, #0]
 8001efa:	f042 0201 	orr.w	r2, r2, #1
 8001efe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2220      	movs	r2, #32
 8001f04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001f10:	2300      	movs	r3, #0
 8001f12:	e000      	b.n	8001f16 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001f14:	2302      	movs	r3, #2
  }
}
 8001f16:	4618      	mov	r0, r3
 8001f18:	370c      	adds	r7, #12
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f20:	4770      	bx	lr

08001f22 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001f22:	b480      	push	{r7}
 8001f24:	b085      	sub	sp, #20
 8001f26:	af00      	add	r7, sp, #0
 8001f28:	6078      	str	r0, [r7, #4]
 8001f2a:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001f36:	b2db      	uxtb	r3, r3
 8001f38:	2b20      	cmp	r3, #32
 8001f3a:	d139      	bne.n	8001fb0 <HAL_I2CEx_ConfigDigitalFilter+0x8e>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001f42:	2b01      	cmp	r3, #1
 8001f44:	d101      	bne.n	8001f4a <HAL_I2CEx_ConfigDigitalFilter+0x28>
 8001f46:	2302      	movs	r3, #2
 8001f48:	e033      	b.n	8001fb2 <HAL_I2CEx_ConfigDigitalFilter+0x90>
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	2201      	movs	r2, #1
 8001f4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2224      	movs	r2, #36	; 0x24
 8001f56:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	687a      	ldr	r2, [r7, #4]
 8001f60:	6812      	ldr	r2, [r2, #0]
 8001f62:	6812      	ldr	r2, [r2, #0]
 8001f64:	f022 0201 	bic.w	r2, r2, #1
 8001f68:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001f78:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	021b      	lsls	r3, r3, #8
 8001f7e:	68fa      	ldr	r2, [r7, #12]
 8001f80:	4313      	orrs	r3, r2
 8001f82:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	68fa      	ldr	r2, [r7, #12]
 8001f8a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	687a      	ldr	r2, [r7, #4]
 8001f92:	6812      	ldr	r2, [r2, #0]
 8001f94:	6812      	ldr	r2, [r2, #0]
 8001f96:	f042 0201 	orr.w	r2, r2, #1
 8001f9a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2220      	movs	r2, #32
 8001fa0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001fac:	2300      	movs	r3, #0
 8001fae:	e000      	b.n	8001fb2 <HAL_I2CEx_ConfigDigitalFilter+0x90>
  }
  else
  {
    return HAL_BUSY;
 8001fb0:	2302      	movs	r3, #2
  }
}
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	3714      	adds	r7, #20
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbc:	4770      	bx	lr
	...

08001fc0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8001fc6:	af00      	add	r7, sp, #0
 8001fc8:	1d3b      	adds	r3, r7, #4
 8001fca:	6018      	str	r0, [r3, #0]
   uint32_t tickstart = 0U;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fd2:	1d3b      	adds	r3, r7, #4
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f003 0301 	and.w	r3, r3, #1
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	f000 816e 	beq.w	80022be <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001fe2:	4bb5      	ldr	r3, [pc, #724]	; (80022b8 <HAL_RCC_OscConfig+0x2f8>)
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	f003 030c 	and.w	r3, r3, #12
 8001fea:	2b04      	cmp	r3, #4
 8001fec:	d00c      	beq.n	8002008 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001fee:	4bb2      	ldr	r3, [pc, #712]	; (80022b8 <HAL_RCC_OscConfig+0x2f8>)
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	f003 030c 	and.w	r3, r3, #12
 8001ff6:	2b08      	cmp	r3, #8
 8001ff8:	d15a      	bne.n	80020b0 <HAL_RCC_OscConfig+0xf0>
 8001ffa:	4baf      	ldr	r3, [pc, #700]	; (80022b8 <HAL_RCC_OscConfig+0x2f8>)
 8001ffc:	685b      	ldr	r3, [r3, #4]
 8001ffe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002002:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002006:	d153      	bne.n	80020b0 <HAL_RCC_OscConfig+0xf0>
 8002008:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800200c:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002010:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002014:	fa93 f3a3 	rbit	r3, r3
 8002018:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800201c:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002020:	fab3 f383 	clz	r3, r3
 8002024:	b2db      	uxtb	r3, r3
 8002026:	095b      	lsrs	r3, r3, #5
 8002028:	b2db      	uxtb	r3, r3
 800202a:	f043 0301 	orr.w	r3, r3, #1
 800202e:	b2db      	uxtb	r3, r3
 8002030:	2b01      	cmp	r3, #1
 8002032:	d102      	bne.n	800203a <HAL_RCC_OscConfig+0x7a>
 8002034:	4ba0      	ldr	r3, [pc, #640]	; (80022b8 <HAL_RCC_OscConfig+0x2f8>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	e015      	b.n	8002066 <HAL_RCC_OscConfig+0xa6>
 800203a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800203e:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002042:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8002046:	fa93 f3a3 	rbit	r3, r3
 800204a:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 800204e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002052:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8002056:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 800205a:	fa93 f3a3 	rbit	r3, r3
 800205e:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8002062:	4b95      	ldr	r3, [pc, #596]	; (80022b8 <HAL_RCC_OscConfig+0x2f8>)
 8002064:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002066:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800206a:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 800206e:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8002072:	fa92 f2a2 	rbit	r2, r2
 8002076:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return(result);
 800207a:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 800207e:	fab2 f282 	clz	r2, r2
 8002082:	b252      	sxtb	r2, r2
 8002084:	f042 0220 	orr.w	r2, r2, #32
 8002088:	b252      	sxtb	r2, r2
 800208a:	b2d2      	uxtb	r2, r2
 800208c:	f002 021f 	and.w	r2, r2, #31
 8002090:	2101      	movs	r1, #1
 8002092:	fa01 f202 	lsl.w	r2, r1, r2
 8002096:	4013      	ands	r3, r2
 8002098:	2b00      	cmp	r3, #0
 800209a:	f000 810f 	beq.w	80022bc <HAL_RCC_OscConfig+0x2fc>
 800209e:	1d3b      	adds	r3, r7, #4
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	f040 8109 	bne.w	80022bc <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 80020aa:	2301      	movs	r3, #1
 80020ac:	f000 be6b 	b.w	8002d86 <HAL_RCC_OscConfig+0xdc6>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020b0:	1d3b      	adds	r3, r7, #4
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80020ba:	d106      	bne.n	80020ca <HAL_RCC_OscConfig+0x10a>
 80020bc:	4a7e      	ldr	r2, [pc, #504]	; (80022b8 <HAL_RCC_OscConfig+0x2f8>)
 80020be:	4b7e      	ldr	r3, [pc, #504]	; (80022b8 <HAL_RCC_OscConfig+0x2f8>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020c6:	6013      	str	r3, [r2, #0]
 80020c8:	e030      	b.n	800212c <HAL_RCC_OscConfig+0x16c>
 80020ca:	1d3b      	adds	r3, r7, #4
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	685b      	ldr	r3, [r3, #4]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d10c      	bne.n	80020ee <HAL_RCC_OscConfig+0x12e>
 80020d4:	4a78      	ldr	r2, [pc, #480]	; (80022b8 <HAL_RCC_OscConfig+0x2f8>)
 80020d6:	4b78      	ldr	r3, [pc, #480]	; (80022b8 <HAL_RCC_OscConfig+0x2f8>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020de:	6013      	str	r3, [r2, #0]
 80020e0:	4a75      	ldr	r2, [pc, #468]	; (80022b8 <HAL_RCC_OscConfig+0x2f8>)
 80020e2:	4b75      	ldr	r3, [pc, #468]	; (80022b8 <HAL_RCC_OscConfig+0x2f8>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80020ea:	6013      	str	r3, [r2, #0]
 80020ec:	e01e      	b.n	800212c <HAL_RCC_OscConfig+0x16c>
 80020ee:	1d3b      	adds	r3, r7, #4
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80020f8:	d10c      	bne.n	8002114 <HAL_RCC_OscConfig+0x154>
 80020fa:	4a6f      	ldr	r2, [pc, #444]	; (80022b8 <HAL_RCC_OscConfig+0x2f8>)
 80020fc:	4b6e      	ldr	r3, [pc, #440]	; (80022b8 <HAL_RCC_OscConfig+0x2f8>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002104:	6013      	str	r3, [r2, #0]
 8002106:	4a6c      	ldr	r2, [pc, #432]	; (80022b8 <HAL_RCC_OscConfig+0x2f8>)
 8002108:	4b6b      	ldr	r3, [pc, #428]	; (80022b8 <HAL_RCC_OscConfig+0x2f8>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002110:	6013      	str	r3, [r2, #0]
 8002112:	e00b      	b.n	800212c <HAL_RCC_OscConfig+0x16c>
 8002114:	4a68      	ldr	r2, [pc, #416]	; (80022b8 <HAL_RCC_OscConfig+0x2f8>)
 8002116:	4b68      	ldr	r3, [pc, #416]	; (80022b8 <HAL_RCC_OscConfig+0x2f8>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800211e:	6013      	str	r3, [r2, #0]
 8002120:	4a65      	ldr	r2, [pc, #404]	; (80022b8 <HAL_RCC_OscConfig+0x2f8>)
 8002122:	4b65      	ldr	r3, [pc, #404]	; (80022b8 <HAL_RCC_OscConfig+0x2f8>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800212a:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800212c:	4962      	ldr	r1, [pc, #392]	; (80022b8 <HAL_RCC_OscConfig+0x2f8>)
 800212e:	4b62      	ldr	r3, [pc, #392]	; (80022b8 <HAL_RCC_OscConfig+0x2f8>)
 8002130:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002132:	f023 020f 	bic.w	r2, r3, #15
 8002136:	1d3b      	adds	r3, r7, #4
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	689b      	ldr	r3, [r3, #8]
 800213c:	4313      	orrs	r3, r2
 800213e:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002140:	1d3b      	adds	r3, r7, #4
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	2b00      	cmp	r3, #0
 8002148:	d05a      	beq.n	8002200 <HAL_RCC_OscConfig+0x240>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800214a:	f7fe fb6f 	bl	800082c <HAL_GetTick>
 800214e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002152:	e00a      	b.n	800216a <HAL_RCC_OscConfig+0x1aa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002154:	f7fe fb6a 	bl	800082c <HAL_GetTick>
 8002158:	4602      	mov	r2, r0
 800215a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800215e:	1ad3      	subs	r3, r2, r3
 8002160:	2b64      	cmp	r3, #100	; 0x64
 8002162:	d902      	bls.n	800216a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002164:	2303      	movs	r3, #3
 8002166:	f000 be0e 	b.w	8002d86 <HAL_RCC_OscConfig+0xdc6>
 800216a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800216e:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002172:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8002176:	fa93 f3a3 	rbit	r3, r3
 800217a:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return(result);
 800217e:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002182:	fab3 f383 	clz	r3, r3
 8002186:	b2db      	uxtb	r3, r3
 8002188:	095b      	lsrs	r3, r3, #5
 800218a:	b2db      	uxtb	r3, r3
 800218c:	f043 0301 	orr.w	r3, r3, #1
 8002190:	b2db      	uxtb	r3, r3
 8002192:	2b01      	cmp	r3, #1
 8002194:	d102      	bne.n	800219c <HAL_RCC_OscConfig+0x1dc>
 8002196:	4b48      	ldr	r3, [pc, #288]	; (80022b8 <HAL_RCC_OscConfig+0x2f8>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	e015      	b.n	80021c8 <HAL_RCC_OscConfig+0x208>
 800219c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80021a0:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021a4:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 80021a8:	fa93 f3a3 	rbit	r3, r3
 80021ac:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 80021b0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80021b4:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80021b8:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 80021bc:	fa93 f3a3 	rbit	r3, r3
 80021c0:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80021c4:	4b3c      	ldr	r3, [pc, #240]	; (80022b8 <HAL_RCC_OscConfig+0x2f8>)
 80021c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021c8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80021cc:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 80021d0:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 80021d4:	fa92 f2a2 	rbit	r2, r2
 80021d8:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return(result);
 80021dc:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80021e0:	fab2 f282 	clz	r2, r2
 80021e4:	b252      	sxtb	r2, r2
 80021e6:	f042 0220 	orr.w	r2, r2, #32
 80021ea:	b252      	sxtb	r2, r2
 80021ec:	b2d2      	uxtb	r2, r2
 80021ee:	f002 021f 	and.w	r2, r2, #31
 80021f2:	2101      	movs	r1, #1
 80021f4:	fa01 f202 	lsl.w	r2, r1, r2
 80021f8:	4013      	ands	r3, r2
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d0aa      	beq.n	8002154 <HAL_RCC_OscConfig+0x194>
 80021fe:	e05e      	b.n	80022be <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002200:	f7fe fb14 	bl	800082c <HAL_GetTick>
 8002204:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002208:	e00a      	b.n	8002220 <HAL_RCC_OscConfig+0x260>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800220a:	f7fe fb0f 	bl	800082c <HAL_GetTick>
 800220e:	4602      	mov	r2, r0
 8002210:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002214:	1ad3      	subs	r3, r2, r3
 8002216:	2b64      	cmp	r3, #100	; 0x64
 8002218:	d902      	bls.n	8002220 <HAL_RCC_OscConfig+0x260>
          {
            return HAL_TIMEOUT;
 800221a:	2303      	movs	r3, #3
 800221c:	f000 bdb3 	b.w	8002d86 <HAL_RCC_OscConfig+0xdc6>
 8002220:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002224:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002228:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 800222c:	fa93 f3a3 	rbit	r3, r3
 8002230:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return(result);
 8002234:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002238:	fab3 f383 	clz	r3, r3
 800223c:	b2db      	uxtb	r3, r3
 800223e:	095b      	lsrs	r3, r3, #5
 8002240:	b2db      	uxtb	r3, r3
 8002242:	f043 0301 	orr.w	r3, r3, #1
 8002246:	b2db      	uxtb	r3, r3
 8002248:	2b01      	cmp	r3, #1
 800224a:	d102      	bne.n	8002252 <HAL_RCC_OscConfig+0x292>
 800224c:	4b1a      	ldr	r3, [pc, #104]	; (80022b8 <HAL_RCC_OscConfig+0x2f8>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	e015      	b.n	800227e <HAL_RCC_OscConfig+0x2be>
 8002252:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002256:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800225a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 800225e:	fa93 f3a3 	rbit	r3, r3
 8002262:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8002266:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800226a:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 800226e:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8002272:	fa93 f3a3 	rbit	r3, r3
 8002276:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800227a:	4b0f      	ldr	r3, [pc, #60]	; (80022b8 <HAL_RCC_OscConfig+0x2f8>)
 800227c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800227e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002282:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8002286:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 800228a:	fa92 f2a2 	rbit	r2, r2
 800228e:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return(result);
 8002292:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8002296:	fab2 f282 	clz	r2, r2
 800229a:	b252      	sxtb	r2, r2
 800229c:	f042 0220 	orr.w	r2, r2, #32
 80022a0:	b252      	sxtb	r2, r2
 80022a2:	b2d2      	uxtb	r2, r2
 80022a4:	f002 021f 	and.w	r2, r2, #31
 80022a8:	2101      	movs	r1, #1
 80022aa:	fa01 f202 	lsl.w	r2, r1, r2
 80022ae:	4013      	ands	r3, r2
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d1aa      	bne.n	800220a <HAL_RCC_OscConfig+0x24a>
 80022b4:	e003      	b.n	80022be <HAL_RCC_OscConfig+0x2fe>
 80022b6:	bf00      	nop
 80022b8:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80022be:	1d3b      	adds	r3, r7, #4
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f003 0302 	and.w	r3, r3, #2
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	f000 8170 	beq.w	80025ae <HAL_RCC_OscConfig+0x5ee>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80022ce:	4bd0      	ldr	r3, [pc, #832]	; (8002610 <HAL_RCC_OscConfig+0x650>)
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	f003 030c 	and.w	r3, r3, #12
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d00b      	beq.n	80022f2 <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80022da:	4bcd      	ldr	r3, [pc, #820]	; (8002610 <HAL_RCC_OscConfig+0x650>)
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	f003 030c 	and.w	r3, r3, #12
 80022e2:	2b08      	cmp	r3, #8
 80022e4:	d16d      	bne.n	80023c2 <HAL_RCC_OscConfig+0x402>
 80022e6:	4bca      	ldr	r3, [pc, #808]	; (8002610 <HAL_RCC_OscConfig+0x650>)
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d167      	bne.n	80023c2 <HAL_RCC_OscConfig+0x402>
 80022f2:	2302      	movs	r3, #2
 80022f4:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022f8:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 80022fc:	fa93 f3a3 	rbit	r3, r3
 8002300:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return(result);
 8002304:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002308:	fab3 f383 	clz	r3, r3
 800230c:	b2db      	uxtb	r3, r3
 800230e:	095b      	lsrs	r3, r3, #5
 8002310:	b2db      	uxtb	r3, r3
 8002312:	f043 0301 	orr.w	r3, r3, #1
 8002316:	b2db      	uxtb	r3, r3
 8002318:	2b01      	cmp	r3, #1
 800231a:	d102      	bne.n	8002322 <HAL_RCC_OscConfig+0x362>
 800231c:	4bbc      	ldr	r3, [pc, #752]	; (8002610 <HAL_RCC_OscConfig+0x650>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	e013      	b.n	800234a <HAL_RCC_OscConfig+0x38a>
 8002322:	2302      	movs	r3, #2
 8002324:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002328:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 800232c:	fa93 f3a3 	rbit	r3, r3
 8002330:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8002334:	2302      	movs	r3, #2
 8002336:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 800233a:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 800233e:	fa93 f3a3 	rbit	r3, r3
 8002342:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8002346:	4bb2      	ldr	r3, [pc, #712]	; (8002610 <HAL_RCC_OscConfig+0x650>)
 8002348:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800234a:	2202      	movs	r2, #2
 800234c:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8002350:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8002354:	fa92 f2a2 	rbit	r2, r2
 8002358:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return(result);
 800235c:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8002360:	fab2 f282 	clz	r2, r2
 8002364:	b252      	sxtb	r2, r2
 8002366:	f042 0220 	orr.w	r2, r2, #32
 800236a:	b252      	sxtb	r2, r2
 800236c:	b2d2      	uxtb	r2, r2
 800236e:	f002 021f 	and.w	r2, r2, #31
 8002372:	2101      	movs	r1, #1
 8002374:	fa01 f202 	lsl.w	r2, r1, r2
 8002378:	4013      	ands	r3, r2
 800237a:	2b00      	cmp	r3, #0
 800237c:	d007      	beq.n	800238e <HAL_RCC_OscConfig+0x3ce>
 800237e:	1d3b      	adds	r3, r7, #4
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	691b      	ldr	r3, [r3, #16]
 8002384:	2b01      	cmp	r3, #1
 8002386:	d002      	beq.n	800238e <HAL_RCC_OscConfig+0x3ce>
      {
        return HAL_ERROR;
 8002388:	2301      	movs	r3, #1
 800238a:	f000 bcfc 	b.w	8002d86 <HAL_RCC_OscConfig+0xdc6>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800238e:	48a0      	ldr	r0, [pc, #640]	; (8002610 <HAL_RCC_OscConfig+0x650>)
 8002390:	4b9f      	ldr	r3, [pc, #636]	; (8002610 <HAL_RCC_OscConfig+0x650>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002398:	1d3b      	adds	r3, r7, #4
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	6959      	ldr	r1, [r3, #20]
 800239e:	23f8      	movs	r3, #248	; 0xf8
 80023a0:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023a4:	f8d7 3174 	ldr.w	r3, [r7, #372]	; 0x174
 80023a8:	fa93 f3a3 	rbit	r3, r3
 80023ac:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
  return(result);
 80023b0:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 80023b4:	fab3 f383 	clz	r3, r3
 80023b8:	fa01 f303 	lsl.w	r3, r1, r3
 80023bc:	4313      	orrs	r3, r2
 80023be:	6003      	str	r3, [r0, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023c0:	e0f5      	b.n	80025ae <HAL_RCC_OscConfig+0x5ee>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80023c2:	1d3b      	adds	r3, r7, #4
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	691b      	ldr	r3, [r3, #16]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	f000 8085 	beq.w	80024d8 <HAL_RCC_OscConfig+0x518>
 80023ce:	2301      	movs	r3, #1
 80023d0:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023d4:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 80023d8:	fa93 f3a3 	rbit	r3, r3
 80023dc:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return(result);
 80023e0:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80023e4:	fab3 f383 	clz	r3, r3
 80023e8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80023ec:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80023f0:	009b      	lsls	r3, r3, #2
 80023f2:	461a      	mov	r2, r3
 80023f4:	2301      	movs	r3, #1
 80023f6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023f8:	f7fe fa18 	bl	800082c <HAL_GetTick>
 80023fc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002400:	e00a      	b.n	8002418 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002402:	f7fe fa13 	bl	800082c <HAL_GetTick>
 8002406:	4602      	mov	r2, r0
 8002408:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800240c:	1ad3      	subs	r3, r2, r3
 800240e:	2b02      	cmp	r3, #2
 8002410:	d902      	bls.n	8002418 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 8002412:	2303      	movs	r3, #3
 8002414:	f000 bcb7 	b.w	8002d86 <HAL_RCC_OscConfig+0xdc6>
 8002418:	2302      	movs	r3, #2
 800241a:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800241e:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8002422:	fa93 f3a3 	rbit	r3, r3
 8002426:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return(result);
 800242a:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800242e:	fab3 f383 	clz	r3, r3
 8002432:	b2db      	uxtb	r3, r3
 8002434:	095b      	lsrs	r3, r3, #5
 8002436:	b2db      	uxtb	r3, r3
 8002438:	f043 0301 	orr.w	r3, r3, #1
 800243c:	b2db      	uxtb	r3, r3
 800243e:	2b01      	cmp	r3, #1
 8002440:	d102      	bne.n	8002448 <HAL_RCC_OscConfig+0x488>
 8002442:	4b73      	ldr	r3, [pc, #460]	; (8002610 <HAL_RCC_OscConfig+0x650>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	e013      	b.n	8002470 <HAL_RCC_OscConfig+0x4b0>
 8002448:	2302      	movs	r3, #2
 800244a:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800244e:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8002452:	fa93 f3a3 	rbit	r3, r3
 8002456:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 800245a:	2302      	movs	r3, #2
 800245c:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8002460:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8002464:	fa93 f3a3 	rbit	r3, r3
 8002468:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 800246c:	4b68      	ldr	r3, [pc, #416]	; (8002610 <HAL_RCC_OscConfig+0x650>)
 800246e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002470:	2202      	movs	r2, #2
 8002472:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8002476:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 800247a:	fa92 f2a2 	rbit	r2, r2
 800247e:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return(result);
 8002482:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8002486:	fab2 f282 	clz	r2, r2
 800248a:	b252      	sxtb	r2, r2
 800248c:	f042 0220 	orr.w	r2, r2, #32
 8002490:	b252      	sxtb	r2, r2
 8002492:	b2d2      	uxtb	r2, r2
 8002494:	f002 021f 	and.w	r2, r2, #31
 8002498:	2101      	movs	r1, #1
 800249a:	fa01 f202 	lsl.w	r2, r1, r2
 800249e:	4013      	ands	r3, r2
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d0ae      	beq.n	8002402 <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024a4:	485a      	ldr	r0, [pc, #360]	; (8002610 <HAL_RCC_OscConfig+0x650>)
 80024a6:	4b5a      	ldr	r3, [pc, #360]	; (8002610 <HAL_RCC_OscConfig+0x650>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80024ae:	1d3b      	adds	r3, r7, #4
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	6959      	ldr	r1, [r3, #20]
 80024b4:	23f8      	movs	r3, #248	; 0xf8
 80024b6:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024ba:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 80024be:	fa93 f3a3 	rbit	r3, r3
 80024c2:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
  return(result);
 80024c6:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 80024ca:	fab3 f383 	clz	r3, r3
 80024ce:	fa01 f303 	lsl.w	r3, r1, r3
 80024d2:	4313      	orrs	r3, r2
 80024d4:	6003      	str	r3, [r0, #0]
 80024d6:	e06a      	b.n	80025ae <HAL_RCC_OscConfig+0x5ee>
 80024d8:	2301      	movs	r3, #1
 80024da:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024de:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 80024e2:	fa93 f3a3 	rbit	r3, r3
 80024e6:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return(result);
 80024ea:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80024ee:	fab3 f383 	clz	r3, r3
 80024f2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80024f6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80024fa:	009b      	lsls	r3, r3, #2
 80024fc:	461a      	mov	r2, r3
 80024fe:	2300      	movs	r3, #0
 8002500:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002502:	f7fe f993 	bl	800082c <HAL_GetTick>
 8002506:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800250a:	e00a      	b.n	8002522 <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800250c:	f7fe f98e 	bl	800082c <HAL_GetTick>
 8002510:	4602      	mov	r2, r0
 8002512:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002516:	1ad3      	subs	r3, r2, r3
 8002518:	2b02      	cmp	r3, #2
 800251a:	d902      	bls.n	8002522 <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 800251c:	2303      	movs	r3, #3
 800251e:	f000 bc32 	b.w	8002d86 <HAL_RCC_OscConfig+0xdc6>
 8002522:	2302      	movs	r3, #2
 8002524:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002528:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800252c:	fa93 f3a3 	rbit	r3, r3
 8002530:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return(result);
 8002534:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002538:	fab3 f383 	clz	r3, r3
 800253c:	b2db      	uxtb	r3, r3
 800253e:	095b      	lsrs	r3, r3, #5
 8002540:	b2db      	uxtb	r3, r3
 8002542:	f043 0301 	orr.w	r3, r3, #1
 8002546:	b2db      	uxtb	r3, r3
 8002548:	2b01      	cmp	r3, #1
 800254a:	d102      	bne.n	8002552 <HAL_RCC_OscConfig+0x592>
 800254c:	4b30      	ldr	r3, [pc, #192]	; (8002610 <HAL_RCC_OscConfig+0x650>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	e013      	b.n	800257a <HAL_RCC_OscConfig+0x5ba>
 8002552:	2302      	movs	r3, #2
 8002554:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002558:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800255c:	fa93 f3a3 	rbit	r3, r3
 8002560:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8002564:	2302      	movs	r3, #2
 8002566:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800256a:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800256e:	fa93 f3a3 	rbit	r3, r3
 8002572:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8002576:	4b26      	ldr	r3, [pc, #152]	; (8002610 <HAL_RCC_OscConfig+0x650>)
 8002578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800257a:	2202      	movs	r2, #2
 800257c:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8002580:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8002584:	fa92 f2a2 	rbit	r2, r2
 8002588:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return(result);
 800258c:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8002590:	fab2 f282 	clz	r2, r2
 8002594:	b252      	sxtb	r2, r2
 8002596:	f042 0220 	orr.w	r2, r2, #32
 800259a:	b252      	sxtb	r2, r2
 800259c:	b2d2      	uxtb	r2, r2
 800259e:	f002 021f 	and.w	r2, r2, #31
 80025a2:	2101      	movs	r1, #1
 80025a4:	fa01 f202 	lsl.w	r2, r1, r2
 80025a8:	4013      	ands	r3, r2
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d1ae      	bne.n	800250c <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025ae:	1d3b      	adds	r3, r7, #4
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f003 0308 	and.w	r3, r3, #8
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	f000 80d8 	beq.w	800276e <HAL_RCC_OscConfig+0x7ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80025be:	1d3b      	adds	r3, r7, #4
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	699b      	ldr	r3, [r3, #24]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d067      	beq.n	8002698 <HAL_RCC_OscConfig+0x6d8>
 80025c8:	2301      	movs	r3, #1
 80025ca:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80025d2:	fa93 f3a3 	rbit	r3, r3
 80025d6:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return(result);
 80025da:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80025de:	fab3 f383 	clz	r3, r3
 80025e2:	461a      	mov	r2, r3
 80025e4:	4b0b      	ldr	r3, [pc, #44]	; (8002614 <HAL_RCC_OscConfig+0x654>)
 80025e6:	4413      	add	r3, r2
 80025e8:	009b      	lsls	r3, r3, #2
 80025ea:	461a      	mov	r2, r3
 80025ec:	2301      	movs	r3, #1
 80025ee:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025f0:	f7fe f91c 	bl	800082c <HAL_GetTick>
 80025f4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025f8:	e00e      	b.n	8002618 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80025fa:	f7fe f917 	bl	800082c <HAL_GetTick>
 80025fe:	4602      	mov	r2, r0
 8002600:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002604:	1ad3      	subs	r3, r2, r3
 8002606:	2b02      	cmp	r3, #2
 8002608:	d906      	bls.n	8002618 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 800260a:	2303      	movs	r3, #3
 800260c:	e3bb      	b.n	8002d86 <HAL_RCC_OscConfig+0xdc6>
 800260e:	bf00      	nop
 8002610:	40021000 	.word	0x40021000
 8002614:	10908120 	.word	0x10908120
 8002618:	2302      	movs	r3, #2
 800261a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800261e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002622:	fa93 f3a3 	rbit	r3, r3
 8002626:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800262a:	2302      	movs	r3, #2
 800262c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8002630:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8002634:	fa93 f2a3 	rbit	r2, r3
 8002638:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800263c:	601a      	str	r2, [r3, #0]
 800263e:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8002642:	2202      	movs	r2, #2
 8002644:	601a      	str	r2, [r3, #0]
 8002646:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	fa93 f2a3 	rbit	r2, r3
 8002650:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8002654:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002656:	4ba5      	ldr	r3, [pc, #660]	; (80028ec <HAL_RCC_OscConfig+0x92c>)
 8002658:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800265a:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 800265e:	2102      	movs	r1, #2
 8002660:	6019      	str	r1, [r3, #0]
 8002662:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	fa93 f1a3 	rbit	r1, r3
 800266c:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8002670:	6019      	str	r1, [r3, #0]
  return(result);
 8002672:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	fab3 f383 	clz	r3, r3
 800267c:	b25b      	sxtb	r3, r3
 800267e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002682:	b25b      	sxtb	r3, r3
 8002684:	b2db      	uxtb	r3, r3
 8002686:	f003 031f 	and.w	r3, r3, #31
 800268a:	2101      	movs	r1, #1
 800268c:	fa01 f303 	lsl.w	r3, r1, r3
 8002690:	4013      	ands	r3, r2
 8002692:	2b00      	cmp	r3, #0
 8002694:	d0b1      	beq.n	80025fa <HAL_RCC_OscConfig+0x63a>
 8002696:	e06a      	b.n	800276e <HAL_RCC_OscConfig+0x7ae>
 8002698:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800269c:	2201      	movs	r2, #1
 800269e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026a0:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	fa93 f2a3 	rbit	r2, r3
 80026aa:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80026ae:	601a      	str	r2, [r3, #0]
  return(result);
 80026b0:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80026b4:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026b6:	fab3 f383 	clz	r3, r3
 80026ba:	461a      	mov	r2, r3
 80026bc:	4b8c      	ldr	r3, [pc, #560]	; (80028f0 <HAL_RCC_OscConfig+0x930>)
 80026be:	4413      	add	r3, r2
 80026c0:	009b      	lsls	r3, r3, #2
 80026c2:	461a      	mov	r2, r3
 80026c4:	2300      	movs	r3, #0
 80026c6:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026c8:	f7fe f8b0 	bl	800082c <HAL_GetTick>
 80026cc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026d0:	e009      	b.n	80026e6 <HAL_RCC_OscConfig+0x726>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80026d2:	f7fe f8ab 	bl	800082c <HAL_GetTick>
 80026d6:	4602      	mov	r2, r0
 80026d8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80026dc:	1ad3      	subs	r3, r2, r3
 80026de:	2b02      	cmp	r3, #2
 80026e0:	d901      	bls.n	80026e6 <HAL_RCC_OscConfig+0x726>
        {
          return HAL_TIMEOUT;
 80026e2:	2303      	movs	r3, #3
 80026e4:	e34f      	b.n	8002d86 <HAL_RCC_OscConfig+0xdc6>
 80026e6:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80026ea:	2202      	movs	r2, #2
 80026ec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026ee:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	fa93 f2a3 	rbit	r2, r3
 80026f8:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80026fc:	601a      	str	r2, [r3, #0]
 80026fe:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002702:	2202      	movs	r2, #2
 8002704:	601a      	str	r2, [r3, #0]
 8002706:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	fa93 f2a3 	rbit	r2, r3
 8002710:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8002714:	601a      	str	r2, [r3, #0]
 8002716:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800271a:	2202      	movs	r2, #2
 800271c:	601a      	str	r2, [r3, #0]
 800271e:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	fa93 f2a3 	rbit	r2, r3
 8002728:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800272c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800272e:	4b6f      	ldr	r3, [pc, #444]	; (80028ec <HAL_RCC_OscConfig+0x92c>)
 8002730:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002732:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002736:	2102      	movs	r1, #2
 8002738:	6019      	str	r1, [r3, #0]
 800273a:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	fa93 f1a3 	rbit	r1, r3
 8002744:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002748:	6019      	str	r1, [r3, #0]
  return(result);
 800274a:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	fab3 f383 	clz	r3, r3
 8002754:	b25b      	sxtb	r3, r3
 8002756:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800275a:	b25b      	sxtb	r3, r3
 800275c:	b2db      	uxtb	r3, r3
 800275e:	f003 031f 	and.w	r3, r3, #31
 8002762:	2101      	movs	r1, #1
 8002764:	fa01 f303 	lsl.w	r3, r1, r3
 8002768:	4013      	ands	r3, r2
 800276a:	2b00      	cmp	r3, #0
 800276c:	d1b1      	bne.n	80026d2 <HAL_RCC_OscConfig+0x712>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800276e:	1d3b      	adds	r3, r7, #4
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f003 0304 	and.w	r3, r3, #4
 8002778:	2b00      	cmp	r3, #0
 800277a:	f000 8159 	beq.w	8002a30 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 800277e:	2300      	movs	r3, #0
 8002780:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002784:	4b59      	ldr	r3, [pc, #356]	; (80028ec <HAL_RCC_OscConfig+0x92c>)
 8002786:	69db      	ldr	r3, [r3, #28]
 8002788:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800278c:	2b00      	cmp	r3, #0
 800278e:	d112      	bne.n	80027b6 <HAL_RCC_OscConfig+0x7f6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002790:	4a56      	ldr	r2, [pc, #344]	; (80028ec <HAL_RCC_OscConfig+0x92c>)
 8002792:	4b56      	ldr	r3, [pc, #344]	; (80028ec <HAL_RCC_OscConfig+0x92c>)
 8002794:	69db      	ldr	r3, [r3, #28]
 8002796:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800279a:	61d3      	str	r3, [r2, #28]
 800279c:	4b53      	ldr	r3, [pc, #332]	; (80028ec <HAL_RCC_OscConfig+0x92c>)
 800279e:	69db      	ldr	r3, [r3, #28]
 80027a0:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80027a4:	f107 030c 	add.w	r3, r7, #12
 80027a8:	601a      	str	r2, [r3, #0]
 80027aa:	f107 030c 	add.w	r3, r7, #12
 80027ae:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80027b0:	2301      	movs	r3, #1
 80027b2:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027b6:	4b4f      	ldr	r3, [pc, #316]	; (80028f4 <HAL_RCC_OscConfig+0x934>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d11a      	bne.n	80027f8 <HAL_RCC_OscConfig+0x838>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027c2:	4a4c      	ldr	r2, [pc, #304]	; (80028f4 <HAL_RCC_OscConfig+0x934>)
 80027c4:	4b4b      	ldr	r3, [pc, #300]	; (80028f4 <HAL_RCC_OscConfig+0x934>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027cc:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027ce:	f7fe f82d 	bl	800082c <HAL_GetTick>
 80027d2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027d6:	e009      	b.n	80027ec <HAL_RCC_OscConfig+0x82c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027d8:	f7fe f828 	bl	800082c <HAL_GetTick>
 80027dc:	4602      	mov	r2, r0
 80027de:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80027e2:	1ad3      	subs	r3, r2, r3
 80027e4:	2b64      	cmp	r3, #100	; 0x64
 80027e6:	d901      	bls.n	80027ec <HAL_RCC_OscConfig+0x82c>
        {
          return HAL_TIMEOUT;
 80027e8:	2303      	movs	r3, #3
 80027ea:	e2cc      	b.n	8002d86 <HAL_RCC_OscConfig+0xdc6>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027ec:	4b41      	ldr	r3, [pc, #260]	; (80028f4 <HAL_RCC_OscConfig+0x934>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d0ef      	beq.n	80027d8 <HAL_RCC_OscConfig+0x818>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027f8:	1d3b      	adds	r3, r7, #4
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	68db      	ldr	r3, [r3, #12]
 80027fe:	2b01      	cmp	r3, #1
 8002800:	d106      	bne.n	8002810 <HAL_RCC_OscConfig+0x850>
 8002802:	4a3a      	ldr	r2, [pc, #232]	; (80028ec <HAL_RCC_OscConfig+0x92c>)
 8002804:	4b39      	ldr	r3, [pc, #228]	; (80028ec <HAL_RCC_OscConfig+0x92c>)
 8002806:	6a1b      	ldr	r3, [r3, #32]
 8002808:	f043 0301 	orr.w	r3, r3, #1
 800280c:	6213      	str	r3, [r2, #32]
 800280e:	e02f      	b.n	8002870 <HAL_RCC_OscConfig+0x8b0>
 8002810:	1d3b      	adds	r3, r7, #4
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	68db      	ldr	r3, [r3, #12]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d10c      	bne.n	8002834 <HAL_RCC_OscConfig+0x874>
 800281a:	4a34      	ldr	r2, [pc, #208]	; (80028ec <HAL_RCC_OscConfig+0x92c>)
 800281c:	4b33      	ldr	r3, [pc, #204]	; (80028ec <HAL_RCC_OscConfig+0x92c>)
 800281e:	6a1b      	ldr	r3, [r3, #32]
 8002820:	f023 0301 	bic.w	r3, r3, #1
 8002824:	6213      	str	r3, [r2, #32]
 8002826:	4a31      	ldr	r2, [pc, #196]	; (80028ec <HAL_RCC_OscConfig+0x92c>)
 8002828:	4b30      	ldr	r3, [pc, #192]	; (80028ec <HAL_RCC_OscConfig+0x92c>)
 800282a:	6a1b      	ldr	r3, [r3, #32]
 800282c:	f023 0304 	bic.w	r3, r3, #4
 8002830:	6213      	str	r3, [r2, #32]
 8002832:	e01d      	b.n	8002870 <HAL_RCC_OscConfig+0x8b0>
 8002834:	1d3b      	adds	r3, r7, #4
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	68db      	ldr	r3, [r3, #12]
 800283a:	2b05      	cmp	r3, #5
 800283c:	d10c      	bne.n	8002858 <HAL_RCC_OscConfig+0x898>
 800283e:	4a2b      	ldr	r2, [pc, #172]	; (80028ec <HAL_RCC_OscConfig+0x92c>)
 8002840:	4b2a      	ldr	r3, [pc, #168]	; (80028ec <HAL_RCC_OscConfig+0x92c>)
 8002842:	6a1b      	ldr	r3, [r3, #32]
 8002844:	f043 0304 	orr.w	r3, r3, #4
 8002848:	6213      	str	r3, [r2, #32]
 800284a:	4a28      	ldr	r2, [pc, #160]	; (80028ec <HAL_RCC_OscConfig+0x92c>)
 800284c:	4b27      	ldr	r3, [pc, #156]	; (80028ec <HAL_RCC_OscConfig+0x92c>)
 800284e:	6a1b      	ldr	r3, [r3, #32]
 8002850:	f043 0301 	orr.w	r3, r3, #1
 8002854:	6213      	str	r3, [r2, #32]
 8002856:	e00b      	b.n	8002870 <HAL_RCC_OscConfig+0x8b0>
 8002858:	4a24      	ldr	r2, [pc, #144]	; (80028ec <HAL_RCC_OscConfig+0x92c>)
 800285a:	4b24      	ldr	r3, [pc, #144]	; (80028ec <HAL_RCC_OscConfig+0x92c>)
 800285c:	6a1b      	ldr	r3, [r3, #32]
 800285e:	f023 0301 	bic.w	r3, r3, #1
 8002862:	6213      	str	r3, [r2, #32]
 8002864:	4a21      	ldr	r2, [pc, #132]	; (80028ec <HAL_RCC_OscConfig+0x92c>)
 8002866:	4b21      	ldr	r3, [pc, #132]	; (80028ec <HAL_RCC_OscConfig+0x92c>)
 8002868:	6a1b      	ldr	r3, [r3, #32]
 800286a:	f023 0304 	bic.w	r3, r3, #4
 800286e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002870:	1d3b      	adds	r3, r7, #4
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	68db      	ldr	r3, [r3, #12]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d06b      	beq.n	8002952 <HAL_RCC_OscConfig+0x992>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800287a:	f7fd ffd7 	bl	800082c <HAL_GetTick>
 800287e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002882:	e00b      	b.n	800289c <HAL_RCC_OscConfig+0x8dc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002884:	f7fd ffd2 	bl	800082c <HAL_GetTick>
 8002888:	4602      	mov	r2, r0
 800288a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800288e:	1ad3      	subs	r3, r2, r3
 8002890:	f241 3288 	movw	r2, #5000	; 0x1388
 8002894:	4293      	cmp	r3, r2
 8002896:	d901      	bls.n	800289c <HAL_RCC_OscConfig+0x8dc>
        {
          return HAL_TIMEOUT;
 8002898:	2303      	movs	r3, #3
 800289a:	e274      	b.n	8002d86 <HAL_RCC_OscConfig+0xdc6>
 800289c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80028a0:	2202      	movs	r2, #2
 80028a2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028a4:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	fa93 f2a3 	rbit	r2, r3
 80028ae:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80028b2:	601a      	str	r2, [r3, #0]
 80028b4:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80028b8:	2202      	movs	r2, #2
 80028ba:	601a      	str	r2, [r3, #0]
 80028bc:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	fa93 f2a3 	rbit	r2, r3
 80028c6:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80028ca:	601a      	str	r2, [r3, #0]
  return(result);
 80028cc:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80028d0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028d2:	fab3 f383 	clz	r3, r3
 80028d6:	b2db      	uxtb	r3, r3
 80028d8:	095b      	lsrs	r3, r3, #5
 80028da:	b2db      	uxtb	r3, r3
 80028dc:	f043 0302 	orr.w	r3, r3, #2
 80028e0:	b2db      	uxtb	r3, r3
 80028e2:	2b02      	cmp	r3, #2
 80028e4:	d108      	bne.n	80028f8 <HAL_RCC_OscConfig+0x938>
 80028e6:	4b01      	ldr	r3, [pc, #4]	; (80028ec <HAL_RCC_OscConfig+0x92c>)
 80028e8:	6a1b      	ldr	r3, [r3, #32]
 80028ea:	e013      	b.n	8002914 <HAL_RCC_OscConfig+0x954>
 80028ec:	40021000 	.word	0x40021000
 80028f0:	10908120 	.word	0x10908120
 80028f4:	40007000 	.word	0x40007000
 80028f8:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80028fc:	2202      	movs	r2, #2
 80028fe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002900:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	fa93 f2a3 	rbit	r2, r3
 800290a:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 800290e:	601a      	str	r2, [r3, #0]
 8002910:	4bbb      	ldr	r3, [pc, #748]	; (8002c00 <HAL_RCC_OscConfig+0xc40>)
 8002912:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002914:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8002918:	2102      	movs	r1, #2
 800291a:	6011      	str	r1, [r2, #0]
 800291c:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8002920:	6812      	ldr	r2, [r2, #0]
 8002922:	fa92 f1a2 	rbit	r1, r2
 8002926:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800292a:	6011      	str	r1, [r2, #0]
  return(result);
 800292c:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8002930:	6812      	ldr	r2, [r2, #0]
 8002932:	fab2 f282 	clz	r2, r2
 8002936:	b252      	sxtb	r2, r2
 8002938:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800293c:	b252      	sxtb	r2, r2
 800293e:	b2d2      	uxtb	r2, r2
 8002940:	f002 021f 	and.w	r2, r2, #31
 8002944:	2101      	movs	r1, #1
 8002946:	fa01 f202 	lsl.w	r2, r1, r2
 800294a:	4013      	ands	r3, r2
 800294c:	2b00      	cmp	r3, #0
 800294e:	d099      	beq.n	8002884 <HAL_RCC_OscConfig+0x8c4>
 8002950:	e064      	b.n	8002a1c <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002952:	f7fd ff6b 	bl	800082c <HAL_GetTick>
 8002956:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800295a:	e00b      	b.n	8002974 <HAL_RCC_OscConfig+0x9b4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800295c:	f7fd ff66 	bl	800082c <HAL_GetTick>
 8002960:	4602      	mov	r2, r0
 8002962:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002966:	1ad3      	subs	r3, r2, r3
 8002968:	f241 3288 	movw	r2, #5000	; 0x1388
 800296c:	4293      	cmp	r3, r2
 800296e:	d901      	bls.n	8002974 <HAL_RCC_OscConfig+0x9b4>
        {
          return HAL_TIMEOUT;
 8002970:	2303      	movs	r3, #3
 8002972:	e208      	b.n	8002d86 <HAL_RCC_OscConfig+0xdc6>
 8002974:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002978:	2202      	movs	r2, #2
 800297a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800297c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	fa93 f2a3 	rbit	r2, r3
 8002986:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800298a:	601a      	str	r2, [r3, #0]
 800298c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002990:	2202      	movs	r2, #2
 8002992:	601a      	str	r2, [r3, #0]
 8002994:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	fa93 f2a3 	rbit	r2, r3
 800299e:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80029a2:	601a      	str	r2, [r3, #0]
  return(result);
 80029a4:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80029a8:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029aa:	fab3 f383 	clz	r3, r3
 80029ae:	b2db      	uxtb	r3, r3
 80029b0:	095b      	lsrs	r3, r3, #5
 80029b2:	b2db      	uxtb	r3, r3
 80029b4:	f043 0302 	orr.w	r3, r3, #2
 80029b8:	b2db      	uxtb	r3, r3
 80029ba:	2b02      	cmp	r3, #2
 80029bc:	d102      	bne.n	80029c4 <HAL_RCC_OscConfig+0xa04>
 80029be:	4b90      	ldr	r3, [pc, #576]	; (8002c00 <HAL_RCC_OscConfig+0xc40>)
 80029c0:	6a1b      	ldr	r3, [r3, #32]
 80029c2:	e00d      	b.n	80029e0 <HAL_RCC_OscConfig+0xa20>
 80029c4:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80029c8:	2202      	movs	r2, #2
 80029ca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029cc:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	fa93 f2a3 	rbit	r2, r3
 80029d6:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80029da:	601a      	str	r2, [r3, #0]
 80029dc:	4b88      	ldr	r3, [pc, #544]	; (8002c00 <HAL_RCC_OscConfig+0xc40>)
 80029de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029e0:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80029e4:	2102      	movs	r1, #2
 80029e6:	6011      	str	r1, [r2, #0]
 80029e8:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80029ec:	6812      	ldr	r2, [r2, #0]
 80029ee:	fa92 f1a2 	rbit	r1, r2
 80029f2:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80029f6:	6011      	str	r1, [r2, #0]
  return(result);
 80029f8:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80029fc:	6812      	ldr	r2, [r2, #0]
 80029fe:	fab2 f282 	clz	r2, r2
 8002a02:	b252      	sxtb	r2, r2
 8002a04:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002a08:	b252      	sxtb	r2, r2
 8002a0a:	b2d2      	uxtb	r2, r2
 8002a0c:	f002 021f 	and.w	r2, r2, #31
 8002a10:	2101      	movs	r1, #1
 8002a12:	fa01 f202 	lsl.w	r2, r1, r2
 8002a16:	4013      	ands	r3, r2
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d19f      	bne.n	800295c <HAL_RCC_OscConfig+0x99c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002a1c:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8002a20:	2b01      	cmp	r3, #1
 8002a22:	d105      	bne.n	8002a30 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a24:	4a76      	ldr	r2, [pc, #472]	; (8002c00 <HAL_RCC_OscConfig+0xc40>)
 8002a26:	4b76      	ldr	r3, [pc, #472]	; (8002c00 <HAL_RCC_OscConfig+0xc40>)
 8002a28:	69db      	ldr	r3, [r3, #28]
 8002a2a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a2e:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a30:	1d3b      	adds	r3, r7, #4
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	69db      	ldr	r3, [r3, #28]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	f000 81a4 	beq.w	8002d84 <HAL_RCC_OscConfig+0xdc4>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a3c:	4b70      	ldr	r3, [pc, #448]	; (8002c00 <HAL_RCC_OscConfig+0xc40>)
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	f003 030c 	and.w	r3, r3, #12
 8002a44:	2b08      	cmp	r3, #8
 8002a46:	f000 819b 	beq.w	8002d80 <HAL_RCC_OscConfig+0xdc0>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a4a:	1d3b      	adds	r3, r7, #4
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	69db      	ldr	r3, [r3, #28]
 8002a50:	2b02      	cmp	r3, #2
 8002a52:	f040 8113 	bne.w	8002c7c <HAL_RCC_OscConfig+0xcbc>
 8002a56:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002a5a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002a5e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a60:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	fa93 f2a3 	rbit	r2, r3
 8002a6a:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002a6e:	601a      	str	r2, [r3, #0]
  return(result);
 8002a70:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002a74:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a76:	fab3 f383 	clz	r3, r3
 8002a7a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002a7e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002a82:	009b      	lsls	r3, r3, #2
 8002a84:	461a      	mov	r2, r3
 8002a86:	2300      	movs	r3, #0
 8002a88:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a8a:	f7fd fecf 	bl	800082c <HAL_GetTick>
 8002a8e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a92:	e009      	b.n	8002aa8 <HAL_RCC_OscConfig+0xae8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a94:	f7fd feca 	bl	800082c <HAL_GetTick>
 8002a98:	4602      	mov	r2, r0
 8002a9a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002a9e:	1ad3      	subs	r3, r2, r3
 8002aa0:	2b02      	cmp	r3, #2
 8002aa2:	d901      	bls.n	8002aa8 <HAL_RCC_OscConfig+0xae8>
          {
            return HAL_TIMEOUT;
 8002aa4:	2303      	movs	r3, #3
 8002aa6:	e16e      	b.n	8002d86 <HAL_RCC_OscConfig+0xdc6>
 8002aa8:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002aac:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002ab0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ab2:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	fa93 f2a3 	rbit	r2, r3
 8002abc:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8002ac0:	601a      	str	r2, [r3, #0]
  return(result);
 8002ac2:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8002ac6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ac8:	fab3 f383 	clz	r3, r3
 8002acc:	b2db      	uxtb	r3, r3
 8002ace:	095b      	lsrs	r3, r3, #5
 8002ad0:	b2db      	uxtb	r3, r3
 8002ad2:	f043 0301 	orr.w	r3, r3, #1
 8002ad6:	b2db      	uxtb	r3, r3
 8002ad8:	2b01      	cmp	r3, #1
 8002ada:	d102      	bne.n	8002ae2 <HAL_RCC_OscConfig+0xb22>
 8002adc:	4b48      	ldr	r3, [pc, #288]	; (8002c00 <HAL_RCC_OscConfig+0xc40>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	e01b      	b.n	8002b1a <HAL_RCC_OscConfig+0xb5a>
 8002ae2:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002ae6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002aea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aec:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	fa93 f2a3 	rbit	r2, r3
 8002af6:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002afa:	601a      	str	r2, [r3, #0]
 8002afc:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002b00:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002b04:	601a      	str	r2, [r3, #0]
 8002b06:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	fa93 f2a3 	rbit	r2, r3
 8002b10:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002b14:	601a      	str	r2, [r3, #0]
 8002b16:	4b3a      	ldr	r3, [pc, #232]	; (8002c00 <HAL_RCC_OscConfig+0xc40>)
 8002b18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b1a:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8002b1e:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002b22:	6011      	str	r1, [r2, #0]
 8002b24:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8002b28:	6812      	ldr	r2, [r2, #0]
 8002b2a:	fa92 f1a2 	rbit	r1, r2
 8002b2e:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8002b32:	6011      	str	r1, [r2, #0]
  return(result);
 8002b34:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8002b38:	6812      	ldr	r2, [r2, #0]
 8002b3a:	fab2 f282 	clz	r2, r2
 8002b3e:	b252      	sxtb	r2, r2
 8002b40:	f042 0220 	orr.w	r2, r2, #32
 8002b44:	b252      	sxtb	r2, r2
 8002b46:	b2d2      	uxtb	r2, r2
 8002b48:	f002 021f 	and.w	r2, r2, #31
 8002b4c:	2101      	movs	r1, #1
 8002b4e:	fa01 f202 	lsl.w	r2, r1, r2
 8002b52:	4013      	ands	r3, r2
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d19d      	bne.n	8002a94 <HAL_RCC_OscConfig+0xad4>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002b58:	4829      	ldr	r0, [pc, #164]	; (8002c00 <HAL_RCC_OscConfig+0xc40>)
 8002b5a:	4b29      	ldr	r3, [pc, #164]	; (8002c00 <HAL_RCC_OscConfig+0xc40>)
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002b62:	1d3b      	adds	r3, r7, #4
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002b68:	1d3b      	adds	r3, r7, #4
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	6a1b      	ldr	r3, [r3, #32]
 8002b6e:	430b      	orrs	r3, r1
 8002b70:	4313      	orrs	r3, r2
 8002b72:	6043      	str	r3, [r0, #4]
 8002b74:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002b78:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002b7c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b7e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	fa93 f2a3 	rbit	r2, r3
 8002b88:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002b8c:	601a      	str	r2, [r3, #0]
  return(result);
 8002b8e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002b92:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b94:	fab3 f383 	clz	r3, r3
 8002b98:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002b9c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002ba0:	009b      	lsls	r3, r3, #2
 8002ba2:	461a      	mov	r2, r3
 8002ba4:	2301      	movs	r3, #1
 8002ba6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ba8:	f7fd fe40 	bl	800082c <HAL_GetTick>
 8002bac:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002bb0:	e009      	b.n	8002bc6 <HAL_RCC_OscConfig+0xc06>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002bb2:	f7fd fe3b 	bl	800082c <HAL_GetTick>
 8002bb6:	4602      	mov	r2, r0
 8002bb8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002bbc:	1ad3      	subs	r3, r2, r3
 8002bbe:	2b02      	cmp	r3, #2
 8002bc0:	d901      	bls.n	8002bc6 <HAL_RCC_OscConfig+0xc06>
          {
            return HAL_TIMEOUT;
 8002bc2:	2303      	movs	r3, #3
 8002bc4:	e0df      	b.n	8002d86 <HAL_RCC_OscConfig+0xdc6>
 8002bc6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002bca:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002bce:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bd0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	fa93 f2a3 	rbit	r2, r3
 8002bda:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002bde:	601a      	str	r2, [r3, #0]
  return(result);
 8002be0:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002be4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002be6:	fab3 f383 	clz	r3, r3
 8002bea:	b2db      	uxtb	r3, r3
 8002bec:	095b      	lsrs	r3, r3, #5
 8002bee:	b2db      	uxtb	r3, r3
 8002bf0:	f043 0301 	orr.w	r3, r3, #1
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	2b01      	cmp	r3, #1
 8002bf8:	d104      	bne.n	8002c04 <HAL_RCC_OscConfig+0xc44>
 8002bfa:	4b01      	ldr	r3, [pc, #4]	; (8002c00 <HAL_RCC_OscConfig+0xc40>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	e01d      	b.n	8002c3c <HAL_RCC_OscConfig+0xc7c>
 8002c00:	40021000 	.word	0x40021000
 8002c04:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002c08:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002c0c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c0e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	fa93 f2a3 	rbit	r2, r3
 8002c18:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002c1c:	601a      	str	r2, [r3, #0]
 8002c1e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002c22:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002c26:	601a      	str	r2, [r3, #0]
 8002c28:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	fa93 f2a3 	rbit	r2, r3
 8002c32:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002c36:	601a      	str	r2, [r3, #0]
 8002c38:	4b55      	ldr	r3, [pc, #340]	; (8002d90 <HAL_RCC_OscConfig+0xdd0>)
 8002c3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c3c:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8002c40:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002c44:	6011      	str	r1, [r2, #0]
 8002c46:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8002c4a:	6812      	ldr	r2, [r2, #0]
 8002c4c:	fa92 f1a2 	rbit	r1, r2
 8002c50:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002c54:	6011      	str	r1, [r2, #0]
  return(result);
 8002c56:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002c5a:	6812      	ldr	r2, [r2, #0]
 8002c5c:	fab2 f282 	clz	r2, r2
 8002c60:	b252      	sxtb	r2, r2
 8002c62:	f042 0220 	orr.w	r2, r2, #32
 8002c66:	b252      	sxtb	r2, r2
 8002c68:	b2d2      	uxtb	r2, r2
 8002c6a:	f002 021f 	and.w	r2, r2, #31
 8002c6e:	2101      	movs	r1, #1
 8002c70:	fa01 f202 	lsl.w	r2, r1, r2
 8002c74:	4013      	ands	r3, r2
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d09b      	beq.n	8002bb2 <HAL_RCC_OscConfig+0xbf2>
 8002c7a:	e083      	b.n	8002d84 <HAL_RCC_OscConfig+0xdc4>
 8002c7c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002c80:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002c84:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c86:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	fa93 f2a3 	rbit	r2, r3
 8002c90:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002c94:	601a      	str	r2, [r3, #0]
  return(result);
 8002c96:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002c9a:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c9c:	fab3 f383 	clz	r3, r3
 8002ca0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002ca4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002ca8:	009b      	lsls	r3, r3, #2
 8002caa:	461a      	mov	r2, r3
 8002cac:	2300      	movs	r3, #0
 8002cae:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cb0:	f7fd fdbc 	bl	800082c <HAL_GetTick>
 8002cb4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002cb8:	e009      	b.n	8002cce <HAL_RCC_OscConfig+0xd0e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002cba:	f7fd fdb7 	bl	800082c <HAL_GetTick>
 8002cbe:	4602      	mov	r2, r0
 8002cc0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002cc4:	1ad3      	subs	r3, r2, r3
 8002cc6:	2b02      	cmp	r3, #2
 8002cc8:	d901      	bls.n	8002cce <HAL_RCC_OscConfig+0xd0e>
          {
            return HAL_TIMEOUT;
 8002cca:	2303      	movs	r3, #3
 8002ccc:	e05b      	b.n	8002d86 <HAL_RCC_OscConfig+0xdc6>
 8002cce:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002cd2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002cd6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cd8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	fa93 f2a3 	rbit	r2, r3
 8002ce2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002ce6:	601a      	str	r2, [r3, #0]
  return(result);
 8002ce8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002cec:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002cee:	fab3 f383 	clz	r3, r3
 8002cf2:	b2db      	uxtb	r3, r3
 8002cf4:	095b      	lsrs	r3, r3, #5
 8002cf6:	b2db      	uxtb	r3, r3
 8002cf8:	f043 0301 	orr.w	r3, r3, #1
 8002cfc:	b2db      	uxtb	r3, r3
 8002cfe:	2b01      	cmp	r3, #1
 8002d00:	d102      	bne.n	8002d08 <HAL_RCC_OscConfig+0xd48>
 8002d02:	4b23      	ldr	r3, [pc, #140]	; (8002d90 <HAL_RCC_OscConfig+0xdd0>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	e01b      	b.n	8002d40 <HAL_RCC_OscConfig+0xd80>
 8002d08:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d0c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002d10:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	fa93 f2a3 	rbit	r2, r3
 8002d1c:	f107 0320 	add.w	r3, r7, #32
 8002d20:	601a      	str	r2, [r3, #0]
 8002d22:	f107 031c 	add.w	r3, r7, #28
 8002d26:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002d2a:	601a      	str	r2, [r3, #0]
 8002d2c:	f107 031c 	add.w	r3, r7, #28
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	fa93 f2a3 	rbit	r2, r3
 8002d36:	f107 0318 	add.w	r3, r7, #24
 8002d3a:	601a      	str	r2, [r3, #0]
 8002d3c:	4b14      	ldr	r3, [pc, #80]	; (8002d90 <HAL_RCC_OscConfig+0xdd0>)
 8002d3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d40:	f107 0214 	add.w	r2, r7, #20
 8002d44:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002d48:	6011      	str	r1, [r2, #0]
 8002d4a:	f107 0214 	add.w	r2, r7, #20
 8002d4e:	6812      	ldr	r2, [r2, #0]
 8002d50:	fa92 f1a2 	rbit	r1, r2
 8002d54:	f107 0210 	add.w	r2, r7, #16
 8002d58:	6011      	str	r1, [r2, #0]
  return(result);
 8002d5a:	f107 0210 	add.w	r2, r7, #16
 8002d5e:	6812      	ldr	r2, [r2, #0]
 8002d60:	fab2 f282 	clz	r2, r2
 8002d64:	b252      	sxtb	r2, r2
 8002d66:	f042 0220 	orr.w	r2, r2, #32
 8002d6a:	b252      	sxtb	r2, r2
 8002d6c:	b2d2      	uxtb	r2, r2
 8002d6e:	f002 021f 	and.w	r2, r2, #31
 8002d72:	2101      	movs	r1, #1
 8002d74:	fa01 f202 	lsl.w	r2, r1, r2
 8002d78:	4013      	ands	r3, r2
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d19d      	bne.n	8002cba <HAL_RCC_OscConfig+0xcfa>
 8002d7e:	e001      	b.n	8002d84 <HAL_RCC_OscConfig+0xdc4>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8002d80:	2301      	movs	r3, #1
 8002d82:	e000      	b.n	8002d86 <HAL_RCC_OscConfig+0xdc6>
    }
  }
  
  return HAL_OK;
 8002d84:	2300      	movs	r3, #0
}
 8002d86:	4618      	mov	r0, r3
 8002d88:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bd80      	pop	{r7, pc}
 8002d90:	40021000 	.word	0x40021000

08002d94 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b09e      	sub	sp, #120	; 0x78
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
 8002d9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002d9e:	2300      	movs	r3, #0
 8002da0:	677b      	str	r3, [r7, #116]	; 0x74
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002da2:	4ba7      	ldr	r3, [pc, #668]	; (8003040 <HAL_RCC_ClockConfig+0x2ac>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f003 0207 	and.w	r2, r3, #7
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	429a      	cmp	r2, r3
 8002dae:	d210      	bcs.n	8002dd2 <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002db0:	49a3      	ldr	r1, [pc, #652]	; (8003040 <HAL_RCC_ClockConfig+0x2ac>)
 8002db2:	4ba3      	ldr	r3, [pc, #652]	; (8003040 <HAL_RCC_ClockConfig+0x2ac>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f023 0207 	bic.w	r2, r3, #7
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	4313      	orrs	r3, r2
 8002dbe:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002dc0:	4b9f      	ldr	r3, [pc, #636]	; (8003040 <HAL_RCC_ClockConfig+0x2ac>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f003 0207 	and.w	r2, r3, #7
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	429a      	cmp	r2, r3
 8002dcc:	d001      	beq.n	8002dd2 <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	e175      	b.n	80030be <HAL_RCC_ClockConfig+0x32a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f003 0302 	and.w	r3, r3, #2
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d008      	beq.n	8002df0 <HAL_RCC_ClockConfig+0x5c>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002dde:	4999      	ldr	r1, [pc, #612]	; (8003044 <HAL_RCC_ClockConfig+0x2b0>)
 8002de0:	4b98      	ldr	r3, [pc, #608]	; (8003044 <HAL_RCC_ClockConfig+0x2b0>)
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	689b      	ldr	r3, [r3, #8]
 8002dec:	4313      	orrs	r3, r2
 8002dee:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f003 0301 	and.w	r3, r3, #1
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	f000 8109 	beq.w	8003010 <HAL_RCC_ClockConfig+0x27c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	2b01      	cmp	r3, #1
 8002e04:	d13d      	bne.n	8002e82 <HAL_RCC_ClockConfig+0xee>
 8002e06:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002e0a:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e0c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002e0e:	fa93 f3a3 	rbit	r3, r3
 8002e12:	66fb      	str	r3, [r7, #108]	; 0x6c
  return(result);
 8002e14:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e16:	fab3 f383 	clz	r3, r3
 8002e1a:	b2db      	uxtb	r3, r3
 8002e1c:	095b      	lsrs	r3, r3, #5
 8002e1e:	b2db      	uxtb	r3, r3
 8002e20:	f043 0301 	orr.w	r3, r3, #1
 8002e24:	b2db      	uxtb	r3, r3
 8002e26:	2b01      	cmp	r3, #1
 8002e28:	d102      	bne.n	8002e30 <HAL_RCC_ClockConfig+0x9c>
 8002e2a:	4b86      	ldr	r3, [pc, #536]	; (8003044 <HAL_RCC_ClockConfig+0x2b0>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	e00f      	b.n	8002e50 <HAL_RCC_ClockConfig+0xbc>
 8002e30:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002e34:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e36:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002e38:	fa93 f3a3 	rbit	r3, r3
 8002e3c:	667b      	str	r3, [r7, #100]	; 0x64
 8002e3e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002e42:	663b      	str	r3, [r7, #96]	; 0x60
 8002e44:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002e46:	fa93 f3a3 	rbit	r3, r3
 8002e4a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002e4c:	4b7d      	ldr	r3, [pc, #500]	; (8003044 <HAL_RCC_ClockConfig+0x2b0>)
 8002e4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e50:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002e54:	65ba      	str	r2, [r7, #88]	; 0x58
 8002e56:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002e58:	fa92 f2a2 	rbit	r2, r2
 8002e5c:	657a      	str	r2, [r7, #84]	; 0x54
  return(result);
 8002e5e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002e60:	fab2 f282 	clz	r2, r2
 8002e64:	b252      	sxtb	r2, r2
 8002e66:	f042 0220 	orr.w	r2, r2, #32
 8002e6a:	b252      	sxtb	r2, r2
 8002e6c:	b2d2      	uxtb	r2, r2
 8002e6e:	f002 021f 	and.w	r2, r2, #31
 8002e72:	2101      	movs	r1, #1
 8002e74:	fa01 f202 	lsl.w	r2, r1, r2
 8002e78:	4013      	ands	r3, r2
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d17d      	bne.n	8002f7a <HAL_RCC_ClockConfig+0x1e6>
      {
        return HAL_ERROR;
 8002e7e:	2301      	movs	r3, #1
 8002e80:	e11d      	b.n	80030be <HAL_RCC_ClockConfig+0x32a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	2b02      	cmp	r3, #2
 8002e88:	d13d      	bne.n	8002f06 <HAL_RCC_ClockConfig+0x172>
 8002e8a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002e8e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e90:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002e92:	fa93 f3a3 	rbit	r3, r3
 8002e96:	64fb      	str	r3, [r7, #76]	; 0x4c
  return(result);
 8002e98:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e9a:	fab3 f383 	clz	r3, r3
 8002e9e:	b2db      	uxtb	r3, r3
 8002ea0:	095b      	lsrs	r3, r3, #5
 8002ea2:	b2db      	uxtb	r3, r3
 8002ea4:	f043 0301 	orr.w	r3, r3, #1
 8002ea8:	b2db      	uxtb	r3, r3
 8002eaa:	2b01      	cmp	r3, #1
 8002eac:	d102      	bne.n	8002eb4 <HAL_RCC_ClockConfig+0x120>
 8002eae:	4b65      	ldr	r3, [pc, #404]	; (8003044 <HAL_RCC_ClockConfig+0x2b0>)
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	e00f      	b.n	8002ed4 <HAL_RCC_ClockConfig+0x140>
 8002eb4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002eb8:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ebc:	fa93 f3a3 	rbit	r3, r3
 8002ec0:	647b      	str	r3, [r7, #68]	; 0x44
 8002ec2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002ec6:	643b      	str	r3, [r7, #64]	; 0x40
 8002ec8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002eca:	fa93 f3a3 	rbit	r3, r3
 8002ece:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002ed0:	4b5c      	ldr	r3, [pc, #368]	; (8003044 <HAL_RCC_ClockConfig+0x2b0>)
 8002ed2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ed4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002ed8:	63ba      	str	r2, [r7, #56]	; 0x38
 8002eda:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002edc:	fa92 f2a2 	rbit	r2, r2
 8002ee0:	637a      	str	r2, [r7, #52]	; 0x34
  return(result);
 8002ee2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002ee4:	fab2 f282 	clz	r2, r2
 8002ee8:	b252      	sxtb	r2, r2
 8002eea:	f042 0220 	orr.w	r2, r2, #32
 8002eee:	b252      	sxtb	r2, r2
 8002ef0:	b2d2      	uxtb	r2, r2
 8002ef2:	f002 021f 	and.w	r2, r2, #31
 8002ef6:	2101      	movs	r1, #1
 8002ef8:	fa01 f202 	lsl.w	r2, r1, r2
 8002efc:	4013      	ands	r3, r2
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d13b      	bne.n	8002f7a <HAL_RCC_ClockConfig+0x1e6>
      {
        return HAL_ERROR;
 8002f02:	2301      	movs	r3, #1
 8002f04:	e0db      	b.n	80030be <HAL_RCC_ClockConfig+0x32a>
 8002f06:	2302      	movs	r3, #2
 8002f08:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f0c:	fa93 f3a3 	rbit	r3, r3
 8002f10:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8002f12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f14:	fab3 f383 	clz	r3, r3
 8002f18:	b2db      	uxtb	r3, r3
 8002f1a:	095b      	lsrs	r3, r3, #5
 8002f1c:	b2db      	uxtb	r3, r3
 8002f1e:	f043 0301 	orr.w	r3, r3, #1
 8002f22:	b2db      	uxtb	r3, r3
 8002f24:	2b01      	cmp	r3, #1
 8002f26:	d102      	bne.n	8002f2e <HAL_RCC_ClockConfig+0x19a>
 8002f28:	4b46      	ldr	r3, [pc, #280]	; (8003044 <HAL_RCC_ClockConfig+0x2b0>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	e00d      	b.n	8002f4a <HAL_RCC_ClockConfig+0x1b6>
 8002f2e:	2302      	movs	r3, #2
 8002f30:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f34:	fa93 f3a3 	rbit	r3, r3
 8002f38:	627b      	str	r3, [r7, #36]	; 0x24
 8002f3a:	2302      	movs	r3, #2
 8002f3c:	623b      	str	r3, [r7, #32]
 8002f3e:	6a3b      	ldr	r3, [r7, #32]
 8002f40:	fa93 f3a3 	rbit	r3, r3
 8002f44:	61fb      	str	r3, [r7, #28]
 8002f46:	4b3f      	ldr	r3, [pc, #252]	; (8003044 <HAL_RCC_ClockConfig+0x2b0>)
 8002f48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f4a:	2202      	movs	r2, #2
 8002f4c:	61ba      	str	r2, [r7, #24]
 8002f4e:	69ba      	ldr	r2, [r7, #24]
 8002f50:	fa92 f2a2 	rbit	r2, r2
 8002f54:	617a      	str	r2, [r7, #20]
  return(result);
 8002f56:	697a      	ldr	r2, [r7, #20]
 8002f58:	fab2 f282 	clz	r2, r2
 8002f5c:	b252      	sxtb	r2, r2
 8002f5e:	f042 0220 	orr.w	r2, r2, #32
 8002f62:	b252      	sxtb	r2, r2
 8002f64:	b2d2      	uxtb	r2, r2
 8002f66:	f002 021f 	and.w	r2, r2, #31
 8002f6a:	2101      	movs	r1, #1
 8002f6c:	fa01 f202 	lsl.w	r2, r1, r2
 8002f70:	4013      	ands	r3, r2
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d101      	bne.n	8002f7a <HAL_RCC_ClockConfig+0x1e6>
      {
        return HAL_ERROR;
 8002f76:	2301      	movs	r3, #1
 8002f78:	e0a1      	b.n	80030be <HAL_RCC_ClockConfig+0x32a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f7a:	4932      	ldr	r1, [pc, #200]	; (8003044 <HAL_RCC_ClockConfig+0x2b0>)
 8002f7c:	4b31      	ldr	r3, [pc, #196]	; (8003044 <HAL_RCC_ClockConfig+0x2b0>)
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	f023 0203 	bic.w	r2, r3, #3
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	4313      	orrs	r3, r2
 8002f8a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f8c:	f7fd fc4e 	bl	800082c <HAL_GetTick>
 8002f90:	6778      	str	r0, [r7, #116]	; 0x74
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	2b01      	cmp	r3, #1
 8002f98:	d112      	bne.n	8002fc0 <HAL_RCC_ClockConfig+0x22c>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002f9a:	e00a      	b.n	8002fb2 <HAL_RCC_ClockConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f9c:	f7fd fc46 	bl	800082c <HAL_GetTick>
 8002fa0:	4602      	mov	r2, r0
 8002fa2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002fa4:	1ad3      	subs	r3, r2, r3
 8002fa6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d901      	bls.n	8002fb2 <HAL_RCC_ClockConfig+0x21e>
        {
          return HAL_TIMEOUT;
 8002fae:	2303      	movs	r3, #3
 8002fb0:	e085      	b.n	80030be <HAL_RCC_ClockConfig+0x32a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002fb2:	4b24      	ldr	r3, [pc, #144]	; (8003044 <HAL_RCC_ClockConfig+0x2b0>)
 8002fb4:	685b      	ldr	r3, [r3, #4]
 8002fb6:	f003 030c 	and.w	r3, r3, #12
 8002fba:	2b04      	cmp	r3, #4
 8002fbc:	d1ee      	bne.n	8002f9c <HAL_RCC_ClockConfig+0x208>
 8002fbe:	e027      	b.n	8003010 <HAL_RCC_ClockConfig+0x27c>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	685b      	ldr	r3, [r3, #4]
 8002fc4:	2b02      	cmp	r3, #2
 8002fc6:	d11d      	bne.n	8003004 <HAL_RCC_ClockConfig+0x270>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002fc8:	e00a      	b.n	8002fe0 <HAL_RCC_ClockConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fca:	f7fd fc2f 	bl	800082c <HAL_GetTick>
 8002fce:	4602      	mov	r2, r0
 8002fd0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002fd2:	1ad3      	subs	r3, r2, r3
 8002fd4:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fd8:	4293      	cmp	r3, r2
 8002fda:	d901      	bls.n	8002fe0 <HAL_RCC_ClockConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002fdc:	2303      	movs	r3, #3
 8002fde:	e06e      	b.n	80030be <HAL_RCC_ClockConfig+0x32a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002fe0:	4b18      	ldr	r3, [pc, #96]	; (8003044 <HAL_RCC_ClockConfig+0x2b0>)
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	f003 030c 	and.w	r3, r3, #12
 8002fe8:	2b08      	cmp	r3, #8
 8002fea:	d1ee      	bne.n	8002fca <HAL_RCC_ClockConfig+0x236>
 8002fec:	e010      	b.n	8003010 <HAL_RCC_ClockConfig+0x27c>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fee:	f7fd fc1d 	bl	800082c <HAL_GetTick>
 8002ff2:	4602      	mov	r2, r0
 8002ff4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002ff6:	1ad3      	subs	r3, r2, r3
 8002ff8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ffc:	4293      	cmp	r3, r2
 8002ffe:	d901      	bls.n	8003004 <HAL_RCC_ClockConfig+0x270>
        {
          return HAL_TIMEOUT;
 8003000:	2303      	movs	r3, #3
 8003002:	e05c      	b.n	80030be <HAL_RCC_ClockConfig+0x32a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003004:	4b0f      	ldr	r3, [pc, #60]	; (8003044 <HAL_RCC_ClockConfig+0x2b0>)
 8003006:	685b      	ldr	r3, [r3, #4]
 8003008:	f003 030c 	and.w	r3, r3, #12
 800300c:	2b00      	cmp	r3, #0
 800300e:	d1ee      	bne.n	8002fee <HAL_RCC_ClockConfig+0x25a>
        }
      }
    }      
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8003010:	4b0b      	ldr	r3, [pc, #44]	; (8003040 <HAL_RCC_ClockConfig+0x2ac>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f003 0207 	and.w	r2, r3, #7
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	429a      	cmp	r2, r3
 800301c:	d914      	bls.n	8003048 <HAL_RCC_ClockConfig+0x2b4>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800301e:	4908      	ldr	r1, [pc, #32]	; (8003040 <HAL_RCC_ClockConfig+0x2ac>)
 8003020:	4b07      	ldr	r3, [pc, #28]	; (8003040 <HAL_RCC_ClockConfig+0x2ac>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f023 0207 	bic.w	r2, r3, #7
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	4313      	orrs	r3, r2
 800302c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800302e:	4b04      	ldr	r3, [pc, #16]	; (8003040 <HAL_RCC_ClockConfig+0x2ac>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f003 0207 	and.w	r2, r3, #7
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	429a      	cmp	r2, r3
 800303a:	d005      	beq.n	8003048 <HAL_RCC_ClockConfig+0x2b4>
    {
      return HAL_ERROR;
 800303c:	2301      	movs	r3, #1
 800303e:	e03e      	b.n	80030be <HAL_RCC_ClockConfig+0x32a>
 8003040:	40022000 	.word	0x40022000
 8003044:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f003 0304 	and.w	r3, r3, #4
 8003050:	2b00      	cmp	r3, #0
 8003052:	d008      	beq.n	8003066 <HAL_RCC_ClockConfig+0x2d2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003054:	491c      	ldr	r1, [pc, #112]	; (80030c8 <HAL_RCC_ClockConfig+0x334>)
 8003056:	4b1c      	ldr	r3, [pc, #112]	; (80030c8 <HAL_RCC_ClockConfig+0x334>)
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	68db      	ldr	r3, [r3, #12]
 8003062:	4313      	orrs	r3, r2
 8003064:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f003 0308 	and.w	r3, r3, #8
 800306e:	2b00      	cmp	r3, #0
 8003070:	d009      	beq.n	8003086 <HAL_RCC_ClockConfig+0x2f2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003072:	4915      	ldr	r1, [pc, #84]	; (80030c8 <HAL_RCC_ClockConfig+0x334>)
 8003074:	4b14      	ldr	r3, [pc, #80]	; (80030c8 <HAL_RCC_ClockConfig+0x334>)
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	691b      	ldr	r3, [r3, #16]
 8003080:	00db      	lsls	r3, r3, #3
 8003082:	4313      	orrs	r3, r2
 8003084:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003086:	f000 f825 	bl	80030d4 <HAL_RCC_GetSysClockFreq>
 800308a:	4601      	mov	r1, r0
 800308c:	4b0e      	ldr	r3, [pc, #56]	; (80030c8 <HAL_RCC_ClockConfig+0x334>)
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003094:	23f0      	movs	r3, #240	; 0xf0
 8003096:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003098:	693b      	ldr	r3, [r7, #16]
 800309a:	fa93 f3a3 	rbit	r3, r3
 800309e:	60fb      	str	r3, [r7, #12]
  return(result);
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	fab3 f383 	clz	r3, r3
 80030a6:	fa22 f303 	lsr.w	r3, r2, r3
 80030aa:	4a08      	ldr	r2, [pc, #32]	; (80030cc <HAL_RCC_ClockConfig+0x338>)
 80030ac:	5cd3      	ldrb	r3, [r2, r3]
 80030ae:	fa21 f303 	lsr.w	r3, r1, r3
 80030b2:	4a07      	ldr	r2, [pc, #28]	; (80030d0 <HAL_RCC_ClockConfig+0x33c>)
 80030b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80030b6:	2000      	movs	r0, #0
 80030b8:	f7fd fb74 	bl	80007a4 <HAL_InitTick>
  
  return HAL_OK;
 80030bc:	2300      	movs	r3, #0
}
 80030be:	4618      	mov	r0, r3
 80030c0:	3778      	adds	r7, #120	; 0x78
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bd80      	pop	{r7, pc}
 80030c6:	bf00      	nop
 80030c8:	40021000 	.word	0x40021000
 80030cc:	08003878 	.word	0x08003878
 80030d0:	20000000 	.word	0x20000000

080030d4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030d4:	b480      	push	{r7}
 80030d6:	b08b      	sub	sp, #44	; 0x2c
 80030d8:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80030da:	2300      	movs	r3, #0
 80030dc:	61fb      	str	r3, [r7, #28]
 80030de:	2300      	movs	r3, #0
 80030e0:	61bb      	str	r3, [r7, #24]
 80030e2:	2300      	movs	r3, #0
 80030e4:	627b      	str	r3, [r7, #36]	; 0x24
 80030e6:	2300      	movs	r3, #0
 80030e8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80030ea:	2300      	movs	r3, #0
 80030ec:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80030ee:	4b29      	ldr	r3, [pc, #164]	; (8003194 <HAL_RCC_GetSysClockFreq+0xc0>)
 80030f0:	685b      	ldr	r3, [r3, #4]
 80030f2:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80030f4:	69fb      	ldr	r3, [r7, #28]
 80030f6:	f003 030c 	and.w	r3, r3, #12
 80030fa:	2b04      	cmp	r3, #4
 80030fc:	d002      	beq.n	8003104 <HAL_RCC_GetSysClockFreq+0x30>
 80030fe:	2b08      	cmp	r3, #8
 8003100:	d003      	beq.n	800310a <HAL_RCC_GetSysClockFreq+0x36>
 8003102:	e03c      	b.n	800317e <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003104:	4b24      	ldr	r3, [pc, #144]	; (8003198 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003106:	623b      	str	r3, [r7, #32]
      break;
 8003108:	e03c      	b.n	8003184 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800310a:	69fb      	ldr	r3, [r7, #28]
 800310c:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003110:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 8003114:	60bb      	str	r3, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003116:	68bb      	ldr	r3, [r7, #8]
 8003118:	fa93 f3a3 	rbit	r3, r3
 800311c:	607b      	str	r3, [r7, #4]
  return(result);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	fab3 f383 	clz	r3, r3
 8003124:	fa22 f303 	lsr.w	r3, r2, r3
 8003128:	4a1c      	ldr	r2, [pc, #112]	; (800319c <HAL_RCC_GetSysClockFreq+0xc8>)
 800312a:	5cd3      	ldrb	r3, [r2, r3]
 800312c:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800312e:	4b19      	ldr	r3, [pc, #100]	; (8003194 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003130:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003132:	f003 020f 	and.w	r2, r3, #15
 8003136:	230f      	movs	r3, #15
 8003138:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800313a:	693b      	ldr	r3, [r7, #16]
 800313c:	fa93 f3a3 	rbit	r3, r3
 8003140:	60fb      	str	r3, [r7, #12]
  return(result);
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	fab3 f383 	clz	r3, r3
 8003148:	fa22 f303 	lsr.w	r3, r2, r3
 800314c:	4a14      	ldr	r2, [pc, #80]	; (80031a0 <HAL_RCC_GetSysClockFreq+0xcc>)
 800314e:	5cd3      	ldrb	r3, [r2, r3]
 8003150:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003152:	69fb      	ldr	r3, [r7, #28]
 8003154:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003158:	2b00      	cmp	r3, #0
 800315a:	d008      	beq.n	800316e <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 800315c:	4a0e      	ldr	r2, [pc, #56]	; (8003198 <HAL_RCC_GetSysClockFreq+0xc4>)
 800315e:	69bb      	ldr	r3, [r7, #24]
 8003160:	fbb2 f3f3 	udiv	r3, r2, r3
 8003164:	697a      	ldr	r2, [r7, #20]
 8003166:	fb02 f303 	mul.w	r3, r2, r3
 800316a:	627b      	str	r3, [r7, #36]	; 0x24
 800316c:	e004      	b.n	8003178 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 800316e:	697b      	ldr	r3, [r7, #20]
 8003170:	4a0c      	ldr	r2, [pc, #48]	; (80031a4 <HAL_RCC_GetSysClockFreq+0xd0>)
 8003172:	fb02 f303 	mul.w	r3, r2, r3
 8003176:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800317a:	623b      	str	r3, [r7, #32]
      break;
 800317c:	e002      	b.n	8003184 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800317e:	4b06      	ldr	r3, [pc, #24]	; (8003198 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003180:	623b      	str	r3, [r7, #32]
      break;
 8003182:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003184:	6a3b      	ldr	r3, [r7, #32]
}
 8003186:	4618      	mov	r0, r3
 8003188:	372c      	adds	r7, #44	; 0x2c
 800318a:	46bd      	mov	sp, r7
 800318c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003190:	4770      	bx	lr
 8003192:	bf00      	nop
 8003194:	40021000 	.word	0x40021000
 8003198:	007a1200 	.word	0x007a1200
 800319c:	08003888 	.word	0x08003888
 80031a0:	08003898 	.word	0x08003898
 80031a4:	003d0900 	.word	0x003d0900

080031a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80031a8:	b480      	push	{r7}
 80031aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80031ac:	4b03      	ldr	r3, [pc, #12]	; (80031bc <HAL_RCC_GetHCLKFreq+0x14>)
 80031ae:	681b      	ldr	r3, [r3, #0]
}
 80031b0:	4618      	mov	r0, r3
 80031b2:	46bd      	mov	sp, r7
 80031b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b8:	4770      	bx	lr
 80031ba:	bf00      	nop
 80031bc:	20000000 	.word	0x20000000

080031c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b092      	sub	sp, #72	; 0x48
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80031c8:	2300      	movs	r3, #0
 80031ca:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80031cc:	2300      	movs	r3, #0
 80031ce:	63fb      	str	r3, [r7, #60]	; 0x3c
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031d8:	2b00      	cmp	r3, #0
 80031da:	f000 80d6 	beq.w	800338a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 80031de:	2300      	movs	r3, #0
 80031e0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80031e4:	4b4d      	ldr	r3, [pc, #308]	; (800331c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80031e6:	69db      	ldr	r3, [r3, #28]
 80031e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d10e      	bne.n	800320e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031f0:	4a4a      	ldr	r2, [pc, #296]	; (800331c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80031f2:	4b4a      	ldr	r3, [pc, #296]	; (800331c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80031f4:	69db      	ldr	r3, [r3, #28]
 80031f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80031fa:	61d3      	str	r3, [r2, #28]
 80031fc:	4b47      	ldr	r3, [pc, #284]	; (800331c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80031fe:	69db      	ldr	r3, [r3, #28]
 8003200:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003204:	60bb      	str	r3, [r7, #8]
 8003206:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003208:	2301      	movs	r3, #1
 800320a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800320e:	4b44      	ldr	r3, [pc, #272]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003216:	2b00      	cmp	r3, #0
 8003218:	d118      	bne.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800321a:	4a41      	ldr	r2, [pc, #260]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800321c:	4b40      	ldr	r3, [pc, #256]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003224:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003226:	f7fd fb01 	bl	800082c <HAL_GetTick>
 800322a:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800322c:	e008      	b.n	8003240 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800322e:	f7fd fafd 	bl	800082c <HAL_GetTick>
 8003232:	4602      	mov	r2, r0
 8003234:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003236:	1ad3      	subs	r3, r2, r3
 8003238:	2b64      	cmp	r3, #100	; 0x64
 800323a:	d901      	bls.n	8003240 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 800323c:	2303      	movs	r3, #3
 800323e:	e168      	b.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0x352>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003240:	4b37      	ldr	r3, [pc, #220]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003248:	2b00      	cmp	r3, #0
 800324a:	d0f0      	beq.n	800322e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800324c:	4b33      	ldr	r3, [pc, #204]	; (800331c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800324e:	6a1b      	ldr	r3, [r3, #32]
 8003250:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003254:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003256:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003258:	2b00      	cmp	r3, #0
 800325a:	f000 8083 	beq.w	8003364 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	685b      	ldr	r3, [r3, #4]
 8003262:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8003266:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003268:	429a      	cmp	r2, r3
 800326a:	d07b      	beq.n	8003364 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800326c:	4b2b      	ldr	r3, [pc, #172]	; (800331c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800326e:	6a1b      	ldr	r3, [r3, #32]
 8003270:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003274:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003276:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800327a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800327c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800327e:	fa93 f3a3 	rbit	r3, r3
 8003282:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8003284:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003286:	fab3 f383 	clz	r3, r3
 800328a:	461a      	mov	r2, r3
 800328c:	4b25      	ldr	r3, [pc, #148]	; (8003324 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800328e:	4413      	add	r3, r2
 8003290:	009b      	lsls	r3, r3, #2
 8003292:	461a      	mov	r2, r3
 8003294:	2301      	movs	r3, #1
 8003296:	6013      	str	r3, [r2, #0]
 8003298:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800329c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800329e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032a0:	fa93 f3a3 	rbit	r3, r3
 80032a4:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 80032a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80032a8:	fab3 f383 	clz	r3, r3
 80032ac:	461a      	mov	r2, r3
 80032ae:	4b1d      	ldr	r3, [pc, #116]	; (8003324 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80032b0:	4413      	add	r3, r2
 80032b2:	009b      	lsls	r3, r3, #2
 80032b4:	461a      	mov	r2, r3
 80032b6:	2300      	movs	r3, #0
 80032b8:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80032ba:	4a18      	ldr	r2, [pc, #96]	; (800331c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80032bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80032be:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80032c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80032c2:	f003 0301 	and.w	r3, r3, #1
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d04c      	beq.n	8003364 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032ca:	f7fd faaf 	bl	800082c <HAL_GetTick>
 80032ce:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032d0:	e00a      	b.n	80032e8 <HAL_RCCEx_PeriphCLKConfig+0x128>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032d2:	f7fd faab 	bl	800082c <HAL_GetTick>
 80032d6:	4602      	mov	r2, r0
 80032d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80032da:	1ad3      	subs	r3, r2, r3
 80032dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d901      	bls.n	80032e8 <HAL_RCCEx_PeriphCLKConfig+0x128>
          {
            return HAL_TIMEOUT;
 80032e4:	2303      	movs	r3, #3
 80032e6:	e114      	b.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0x352>
 80032e8:	2302      	movs	r3, #2
 80032ea:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032ee:	fa93 f3a3 	rbit	r3, r3
 80032f2:	627b      	str	r3, [r7, #36]	; 0x24
 80032f4:	2302      	movs	r3, #2
 80032f6:	623b      	str	r3, [r7, #32]
 80032f8:	6a3b      	ldr	r3, [r7, #32]
 80032fa:	fa93 f3a3 	rbit	r3, r3
 80032fe:	61fb      	str	r3, [r7, #28]
  return(result);
 8003300:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003302:	fab3 f383 	clz	r3, r3
 8003306:	b2db      	uxtb	r3, r3
 8003308:	095b      	lsrs	r3, r3, #5
 800330a:	b2db      	uxtb	r3, r3
 800330c:	f043 0302 	orr.w	r3, r3, #2
 8003310:	b2db      	uxtb	r3, r3
 8003312:	2b02      	cmp	r3, #2
 8003314:	d108      	bne.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8003316:	4b01      	ldr	r3, [pc, #4]	; (800331c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003318:	6a1b      	ldr	r3, [r3, #32]
 800331a:	e00d      	b.n	8003338 <HAL_RCCEx_PeriphCLKConfig+0x178>
 800331c:	40021000 	.word	0x40021000
 8003320:	40007000 	.word	0x40007000
 8003324:	10908100 	.word	0x10908100
 8003328:	2302      	movs	r3, #2
 800332a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800332c:	69bb      	ldr	r3, [r7, #24]
 800332e:	fa93 f3a3 	rbit	r3, r3
 8003332:	617b      	str	r3, [r7, #20]
 8003334:	4b79      	ldr	r3, [pc, #484]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003336:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003338:	2202      	movs	r2, #2
 800333a:	613a      	str	r2, [r7, #16]
 800333c:	693a      	ldr	r2, [r7, #16]
 800333e:	fa92 f2a2 	rbit	r2, r2
 8003342:	60fa      	str	r2, [r7, #12]
  return(result);
 8003344:	68fa      	ldr	r2, [r7, #12]
 8003346:	fab2 f282 	clz	r2, r2
 800334a:	b252      	sxtb	r2, r2
 800334c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003350:	b252      	sxtb	r2, r2
 8003352:	b2d2      	uxtb	r2, r2
 8003354:	f002 021f 	and.w	r2, r2, #31
 8003358:	2101      	movs	r1, #1
 800335a:	fa01 f202 	lsl.w	r2, r1, r2
 800335e:	4013      	ands	r3, r2
 8003360:	2b00      	cmp	r3, #0
 8003362:	d0b6      	beq.n	80032d2 <HAL_RCCEx_PeriphCLKConfig+0x112>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003364:	496d      	ldr	r1, [pc, #436]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003366:	4b6d      	ldr	r3, [pc, #436]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003368:	6a1b      	ldr	r3, [r3, #32]
 800336a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	685b      	ldr	r3, [r3, #4]
 8003372:	4313      	orrs	r3, r2
 8003374:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003376:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800337a:	2b01      	cmp	r3, #1
 800337c:	d105      	bne.n	800338a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800337e:	4a67      	ldr	r2, [pc, #412]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003380:	4b66      	ldr	r3, [pc, #408]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003382:	69db      	ldr	r3, [r3, #28]
 8003384:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003388:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f003 0301 	and.w	r3, r3, #1
 8003392:	2b00      	cmp	r3, #0
 8003394:	d008      	beq.n	80033a8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003396:	4961      	ldr	r1, [pc, #388]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003398:	4b60      	ldr	r3, [pc, #384]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800339a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800339c:	f023 0203 	bic.w	r2, r3, #3
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	689b      	ldr	r3, [r3, #8]
 80033a4:	4313      	orrs	r3, r2
 80033a6:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f003 0302 	and.w	r3, r3, #2
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d008      	beq.n	80033c6 <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80033b4:	4959      	ldr	r1, [pc, #356]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80033b6:	4b59      	ldr	r3, [pc, #356]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80033b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033ba:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	68db      	ldr	r3, [r3, #12]
 80033c2:	4313      	orrs	r3, r2
 80033c4:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f003 0304 	and.w	r3, r3, #4
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d008      	beq.n	80033e4 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80033d2:	4952      	ldr	r1, [pc, #328]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80033d4:	4b51      	ldr	r3, [pc, #324]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80033d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033d8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	691b      	ldr	r3, [r3, #16]
 80033e0:	4313      	orrs	r3, r2
 80033e2:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f003 0320 	and.w	r3, r3, #32
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d008      	beq.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x242>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80033f0:	494a      	ldr	r1, [pc, #296]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80033f2:	4b4a      	ldr	r3, [pc, #296]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80033f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033f6:	f023 0210 	bic.w	r2, r3, #16
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	69db      	ldr	r3, [r3, #28]
 80033fe:	4313      	orrs	r3, r2
 8003400:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800340a:	2b00      	cmp	r3, #0
 800340c:	d008      	beq.n	8003420 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 800340e:	4943      	ldr	r1, [pc, #268]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003410:	4b42      	ldr	r3, [pc, #264]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800341c:	4313      	orrs	r3, r2
 800341e:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003428:	2b00      	cmp	r3, #0
 800342a:	d008      	beq.n	800343e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800342c:	493b      	ldr	r1, [pc, #236]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800342e:	4b3b      	ldr	r3, [pc, #236]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003432:	f023 0220 	bic.w	r2, r3, #32
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6a1b      	ldr	r3, [r3, #32]
 800343a:	4313      	orrs	r3, r2
 800343c:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f003 0308 	and.w	r3, r3, #8
 8003446:	2b00      	cmp	r3, #0
 8003448:	d008      	beq.n	800345c <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800344a:	4934      	ldr	r1, [pc, #208]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800344c:	4b33      	ldr	r3, [pc, #204]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800344e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003450:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	695b      	ldr	r3, [r3, #20]
 8003458:	4313      	orrs	r3, r2
 800345a:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f003 0310 	and.w	r3, r3, #16
 8003464:	2b00      	cmp	r3, #0
 8003466:	d008      	beq.n	800347a <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003468:	492c      	ldr	r1, [pc, #176]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800346a:	4b2c      	ldr	r3, [pc, #176]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800346c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800346e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	699b      	ldr	r3, [r3, #24]
 8003476:	4313      	orrs	r3, r2
 8003478:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003482:	2b00      	cmp	r3, #0
 8003484:	d008      	beq.n	8003498 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003486:	4925      	ldr	r1, [pc, #148]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003488:	4b24      	ldr	r3, [pc, #144]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003494:	4313      	orrs	r3, r2
 8003496:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d008      	beq.n	80034b6 <HAL_RCCEx_PeriphCLKConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80034a4:	491d      	ldr	r1, [pc, #116]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80034a6:	4b1d      	ldr	r3, [pc, #116]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80034a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034aa:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034b2:	4313      	orrs	r3, r2
 80034b4:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d008      	beq.n	80034d4 <HAL_RCCEx_PeriphCLKConfig+0x314>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80034c2:	4916      	ldr	r1, [pc, #88]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80034c4:	4b15      	ldr	r3, [pc, #84]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80034c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034c8:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034d0:	4313      	orrs	r3, r2
 80034d2:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d008      	beq.n	80034f2 <HAL_RCCEx_PeriphCLKConfig+0x332>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80034e0:	490e      	ldr	r1, [pc, #56]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80034e2:	4b0e      	ldr	r3, [pc, #56]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80034e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034e6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034ee:	4313      	orrs	r3, r2
 80034f0:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d008      	beq.n	8003510 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80034fe:	4907      	ldr	r1, [pc, #28]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003500:	4b06      	ldr	r3, [pc, #24]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003502:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003504:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800350c:	4313      	orrs	r3, r2
 800350e:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003510:	2300      	movs	r3, #0
}
 8003512:	4618      	mov	r0, r3
 8003514:	3748      	adds	r7, #72	; 0x48
 8003516:	46bd      	mov	sp, r7
 8003518:	bd80      	pop	{r7, pc}
 800351a:	bf00      	nop
 800351c:	40021000 	.word	0x40021000

08003520 <HAL_TIM_Base_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 8003520:	b580      	push	{r7, lr}
 8003522:	b082      	sub	sp, #8
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d101      	bne.n	8003532 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800352e:	2301      	movs	r3, #1
 8003530:	e01d      	b.n	800356e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003538:	b2db      	uxtb	r3, r3
 800353a:	2b00      	cmp	r3, #0
 800353c:	d106      	bne.n	800354c <HAL_TIM_Base_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2200      	movs	r2, #0
 8003542:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003546:	6878      	ldr	r0, [r7, #4]
 8003548:	f7fd f854 	bl	80005f4 <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2202      	movs	r2, #2
 8003550:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681a      	ldr	r2, [r3, #0]
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	3304      	adds	r3, #4
 800355c:	4619      	mov	r1, r3
 800355e:	4610      	mov	r0, r2
 8003560:	f000 f840 	bl	80035e4 <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2201      	movs	r2, #1
 8003568:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  return HAL_OK;
 800356c:	2300      	movs	r3, #0
}
 800356e:	4618      	mov	r0, r3
 8003570:	3708      	adds	r7, #8
 8003572:	46bd      	mov	sp, r7
 8003574:	bd80      	pop	{r7, pc}

08003576 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003576:	b480      	push	{r7}
 8003578:	b083      	sub	sp, #12
 800357a:	af00      	add	r7, sp, #0
 800357c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	2202      	movs	r2, #2
 8003582:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	687a      	ldr	r2, [r7, #4]
 800358c:	6812      	ldr	r2, [r2, #0]
 800358e:	6812      	ldr	r2, [r2, #0]
 8003590:	f042 0201 	orr.w	r2, r2, #1
 8003594:	601a      	str	r2, [r3, #0]
  
  /* Change the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	2201      	movs	r2, #1
 800359a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  /* Return function status */
  return HAL_OK;
 800359e:	2300      	movs	r3, #0
}
 80035a0:	4618      	mov	r0, r3
 80035a2:	370c      	adds	r7, #12
 80035a4:	46bd      	mov	sp, r7
 80035a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035aa:	4770      	bx	lr

080035ac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80035ac:	b480      	push	{r7}
 80035ae:	b083      	sub	sp, #12
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	687a      	ldr	r2, [r7, #4]
 80035ba:	6812      	ldr	r2, [r2, #0]
 80035bc:	68d2      	ldr	r2, [r2, #12]
 80035be:	f042 0201 	orr.w	r2, r2, #1
 80035c2:	60da      	str	r2, [r3, #12]
      
   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	687a      	ldr	r2, [r7, #4]
 80035ca:	6812      	ldr	r2, [r2, #0]
 80035cc:	6812      	ldr	r2, [r2, #0]
 80035ce:	f042 0201 	orr.w	r2, r2, #1
 80035d2:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
 80035d4:	2300      	movs	r3, #0
}
 80035d6:	4618      	mov	r0, r3
 80035d8:	370c      	adds	r7, #12
 80035da:	46bd      	mov	sp, r7
 80035dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e0:	4770      	bx	lr
	...

080035e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM periheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80035e4:	b480      	push	{r7}
 80035e6:	b085      	sub	sp, #20
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
 80035ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 80035ee:	2300      	movs	r3, #0
 80035f0:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	4a3c      	ldr	r2, [pc, #240]	; (80036ec <TIM_Base_SetConfig+0x108>)
 80035fc:	4293      	cmp	r3, r2
 80035fe:	d00f      	beq.n	8003620 <TIM_Base_SetConfig+0x3c>
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003606:	d00b      	beq.n	8003620 <TIM_Base_SetConfig+0x3c>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	4a39      	ldr	r2, [pc, #228]	; (80036f0 <TIM_Base_SetConfig+0x10c>)
 800360c:	4293      	cmp	r3, r2
 800360e:	d007      	beq.n	8003620 <TIM_Base_SetConfig+0x3c>
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	4a38      	ldr	r2, [pc, #224]	; (80036f4 <TIM_Base_SetConfig+0x110>)
 8003614:	4293      	cmp	r3, r2
 8003616:	d003      	beq.n	8003620 <TIM_Base_SetConfig+0x3c>
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	4a37      	ldr	r2, [pc, #220]	; (80036f8 <TIM_Base_SetConfig+0x114>)
 800361c:	4293      	cmp	r3, r2
 800361e:	d108      	bne.n	8003632 <TIM_Base_SetConfig+0x4e>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003626:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	68fa      	ldr	r2, [r7, #12]
 800362e:	4313      	orrs	r3, r2
 8003630:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	4a2d      	ldr	r2, [pc, #180]	; (80036ec <TIM_Base_SetConfig+0x108>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d01b      	beq.n	8003672 <TIM_Base_SetConfig+0x8e>
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003640:	d017      	beq.n	8003672 <TIM_Base_SetConfig+0x8e>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	4a2a      	ldr	r2, [pc, #168]	; (80036f0 <TIM_Base_SetConfig+0x10c>)
 8003646:	4293      	cmp	r3, r2
 8003648:	d013      	beq.n	8003672 <TIM_Base_SetConfig+0x8e>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	4a29      	ldr	r2, [pc, #164]	; (80036f4 <TIM_Base_SetConfig+0x110>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d00f      	beq.n	8003672 <TIM_Base_SetConfig+0x8e>
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	4a28      	ldr	r2, [pc, #160]	; (80036f8 <TIM_Base_SetConfig+0x114>)
 8003656:	4293      	cmp	r3, r2
 8003658:	d00b      	beq.n	8003672 <TIM_Base_SetConfig+0x8e>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	4a27      	ldr	r2, [pc, #156]	; (80036fc <TIM_Base_SetConfig+0x118>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d007      	beq.n	8003672 <TIM_Base_SetConfig+0x8e>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	4a26      	ldr	r2, [pc, #152]	; (8003700 <TIM_Base_SetConfig+0x11c>)
 8003666:	4293      	cmp	r3, r2
 8003668:	d003      	beq.n	8003672 <TIM_Base_SetConfig+0x8e>
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	4a25      	ldr	r2, [pc, #148]	; (8003704 <TIM_Base_SetConfig+0x120>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d108      	bne.n	8003684 <TIM_Base_SetConfig+0xa0>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003678:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	68db      	ldr	r3, [r3, #12]
 800367e:	68fa      	ldr	r2, [r7, #12]
 8003680:	4313      	orrs	r3, r2
 8003682:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	695b      	ldr	r3, [r3, #20]
 800368e:	4313      	orrs	r3, r2
 8003690:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	68fa      	ldr	r2, [r7, #12]
 8003696:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	689a      	ldr	r2, [r3, #8]
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	681a      	ldr	r2, [r3, #0]
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	629a      	str	r2, [r3, #40]	; 0x28
    
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	4a10      	ldr	r2, [pc, #64]	; (80036ec <TIM_Base_SetConfig+0x108>)
 80036ac:	4293      	cmp	r3, r2
 80036ae:	d00f      	beq.n	80036d0 <TIM_Base_SetConfig+0xec>
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	4a11      	ldr	r2, [pc, #68]	; (80036f8 <TIM_Base_SetConfig+0x114>)
 80036b4:	4293      	cmp	r3, r2
 80036b6:	d00b      	beq.n	80036d0 <TIM_Base_SetConfig+0xec>
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	4a10      	ldr	r2, [pc, #64]	; (80036fc <TIM_Base_SetConfig+0x118>)
 80036bc:	4293      	cmp	r3, r2
 80036be:	d007      	beq.n	80036d0 <TIM_Base_SetConfig+0xec>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	4a0f      	ldr	r2, [pc, #60]	; (8003700 <TIM_Base_SetConfig+0x11c>)
 80036c4:	4293      	cmp	r3, r2
 80036c6:	d003      	beq.n	80036d0 <TIM_Base_SetConfig+0xec>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	4a0e      	ldr	r2, [pc, #56]	; (8003704 <TIM_Base_SetConfig+0x120>)
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d103      	bne.n	80036d8 <TIM_Base_SetConfig+0xf4>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	691a      	ldr	r2, [r3, #16]
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2201      	movs	r2, #1
 80036dc:	615a      	str	r2, [r3, #20]
}
 80036de:	bf00      	nop
 80036e0:	3714      	adds	r7, #20
 80036e2:	46bd      	mov	sp, r7
 80036e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e8:	4770      	bx	lr
 80036ea:	bf00      	nop
 80036ec:	40012c00 	.word	0x40012c00
 80036f0:	40000400 	.word	0x40000400
 80036f4:	40000800 	.word	0x40000800
 80036f8:	40013400 	.word	0x40013400
 80036fc:	40014000 	.word	0x40014000
 8003700:	40014400 	.word	0x40014400
 8003704:	40014800 	.word	0x40014800

08003708 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, 
                                                      TIM_MasterConfigTypeDef * sMasterConfig)
{
 8003708:	b480      	push	{r7}
 800370a:	b085      	sub	sp, #20
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
 8003710:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003718:	2b01      	cmp	r3, #1
 800371a:	d101      	bne.n	8003720 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800371c:	2302      	movs	r3, #2
 800371e:	e03d      	b.n	800379c <HAL_TIMEx_MasterConfigSynchronization+0x94>
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2201      	movs	r2, #1
 8003724:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2U */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	4a1a      	ldr	r2, [pc, #104]	; (80037a8 <HAL_TIMEx_MasterConfigSynchronization+0xa0>)
 800373e:	4293      	cmp	r3, r2
 8003740:	d004      	beq.n	800374c <HAL_TIMEx_MasterConfigSynchronization+0x44>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	4a19      	ldr	r2, [pc, #100]	; (80037ac <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 8003748:	4293      	cmp	r3, r2
 800374a:	d108      	bne.n	800375e <HAL_TIMEx_MasterConfigSynchronization+0x56>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
    
    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8003752:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	685b      	ldr	r3, [r3, #4]
 8003758:	68fa      	ldr	r2, [r7, #12]
 800375a:	4313      	orrs	r3, r2
 800375c:	60fb      	str	r3, [r7, #12]
  }
  
  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003764:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	68fa      	ldr	r2, [r7, #12]
 800376c:	4313      	orrs	r3, r2
 800376e:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8003770:	68bb      	ldr	r3, [r7, #8]
 8003772:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003776:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	689b      	ldr	r3, [r3, #8]
 800377c:	68ba      	ldr	r2, [r7, #8]
 800377e:	4313      	orrs	r3, r2
 8003780:	60bb      	str	r3, [r7, #8]
  
  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	68fa      	ldr	r2, [r7, #12]
 8003788:	605a      	str	r2, [r3, #4]
  
  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	68ba      	ldr	r2, [r7, #8]
 8003790:	609a      	str	r2, [r3, #8]

  __HAL_UNLOCK(htim);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2200      	movs	r2, #0
 8003796:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  return HAL_OK;
 800379a:	2300      	movs	r3, #0
} 
 800379c:	4618      	mov	r0, r3
 800379e:	3714      	adds	r7, #20
 80037a0:	46bd      	mov	sp, r7
 80037a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a6:	4770      	bx	lr
 80037a8:	40012c00 	.word	0x40012c00
 80037ac:	40013400 	.word	0x40013400

080037b0 <Reset_Handler>:
 80037b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80037e8 <LoopForever+0x2>
 80037b4:	2100      	movs	r1, #0
 80037b6:	e003      	b.n	80037c0 <LoopCopyDataInit>

080037b8 <CopyDataInit>:
 80037b8:	4b0c      	ldr	r3, [pc, #48]	; (80037ec <LoopForever+0x6>)
 80037ba:	585b      	ldr	r3, [r3, r1]
 80037bc:	5043      	str	r3, [r0, r1]
 80037be:	3104      	adds	r1, #4

080037c0 <LoopCopyDataInit>:
 80037c0:	480b      	ldr	r0, [pc, #44]	; (80037f0 <LoopForever+0xa>)
 80037c2:	4b0c      	ldr	r3, [pc, #48]	; (80037f4 <LoopForever+0xe>)
 80037c4:	1842      	adds	r2, r0, r1
 80037c6:	429a      	cmp	r2, r3
 80037c8:	d3f6      	bcc.n	80037b8 <CopyDataInit>
 80037ca:	4a0b      	ldr	r2, [pc, #44]	; (80037f8 <LoopForever+0x12>)
 80037cc:	e002      	b.n	80037d4 <LoopFillZerobss>

080037ce <FillZerobss>:
 80037ce:	2300      	movs	r3, #0
 80037d0:	f842 3b04 	str.w	r3, [r2], #4

080037d4 <LoopFillZerobss>:
 80037d4:	4b09      	ldr	r3, [pc, #36]	; (80037fc <LoopForever+0x16>)
 80037d6:	429a      	cmp	r2, r3
 80037d8:	d3f9      	bcc.n	80037ce <FillZerobss>
 80037da:	f7fc ff83 	bl	80006e4 <SystemInit>
 80037de:	f000 f811 	bl	8003804 <__libc_init_array>
 80037e2:	f7fc fcf1 	bl	80001c8 <main>

080037e6 <LoopForever>:
 80037e6:	e7fe      	b.n	80037e6 <LoopForever>
 80037e8:	2000a000 	.word	0x2000a000
 80037ec:	080038b0 	.word	0x080038b0
 80037f0:	20000000 	.word	0x20000000
 80037f4:	2000000c 	.word	0x2000000c
 80037f8:	2000000c 	.word	0x2000000c
 80037fc:	20000100 	.word	0x20000100

08003800 <ADC1_2_IRQHandler>:
 8003800:	e7fe      	b.n	8003800 <ADC1_2_IRQHandler>
	...

08003804 <__libc_init_array>:
 8003804:	b570      	push	{r4, r5, r6, lr}
 8003806:	4e0d      	ldr	r6, [pc, #52]	; (800383c <__libc_init_array+0x38>)
 8003808:	4c0d      	ldr	r4, [pc, #52]	; (8003840 <__libc_init_array+0x3c>)
 800380a:	1ba4      	subs	r4, r4, r6
 800380c:	10a4      	asrs	r4, r4, #2
 800380e:	2500      	movs	r5, #0
 8003810:	42a5      	cmp	r5, r4
 8003812:	d109      	bne.n	8003828 <__libc_init_array+0x24>
 8003814:	4e0b      	ldr	r6, [pc, #44]	; (8003844 <__libc_init_array+0x40>)
 8003816:	4c0c      	ldr	r4, [pc, #48]	; (8003848 <__libc_init_array+0x44>)
 8003818:	f000 f818 	bl	800384c <_init>
 800381c:	1ba4      	subs	r4, r4, r6
 800381e:	10a4      	asrs	r4, r4, #2
 8003820:	2500      	movs	r5, #0
 8003822:	42a5      	cmp	r5, r4
 8003824:	d105      	bne.n	8003832 <__libc_init_array+0x2e>
 8003826:	bd70      	pop	{r4, r5, r6, pc}
 8003828:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800382c:	4798      	blx	r3
 800382e:	3501      	adds	r5, #1
 8003830:	e7ee      	b.n	8003810 <__libc_init_array+0xc>
 8003832:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003836:	4798      	blx	r3
 8003838:	3501      	adds	r5, #1
 800383a:	e7f2      	b.n	8003822 <__libc_init_array+0x1e>
 800383c:	080038a8 	.word	0x080038a8
 8003840:	080038a8 	.word	0x080038a8
 8003844:	080038a8 	.word	0x080038a8
 8003848:	080038ac 	.word	0x080038ac

0800384c <_init>:
 800384c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800384e:	bf00      	nop
 8003850:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003852:	bc08      	pop	{r3}
 8003854:	469e      	mov	lr, r3
 8003856:	4770      	bx	lr

08003858 <_fini>:
 8003858:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800385a:	bf00      	nop
 800385c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800385e:	bc08      	pop	{r3}
 8003860:	469e      	mov	lr, r3
 8003862:	4770      	bx	lr
