# Verilog - Full Adder

<img src="https://github.com/brsaidas/microprocessors-course/blob/main/Verilog%20-%20Full%20Adder/output.png" />
