<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › mach-loongson › cs5536 › cs5536.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../index.html"></a><h1>cs5536.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * The header file of cs5536 south bridge.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2007 Lemote, Inc.</span>
<span class="cm"> * Author : jlliu &lt;liujl@lemote.com&gt;</span>
<span class="cm"> */</span>

<span class="cp">#ifndef	_CS5536_H</span>
<span class="cp">#define	_CS5536_H</span>

<span class="cp">#include &lt;linux/types.h&gt;</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">_rdmsr</span><span class="p">(</span><span class="n">u32</span> <span class="n">msr</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">hi</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">lo</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">_wrmsr</span><span class="p">(</span><span class="n">u32</span> <span class="n">msr</span><span class="p">,</span> <span class="n">u32</span> <span class="n">hi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">lo</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * MSR module base</span>
<span class="cm"> */</span>
<span class="cp">#define	CS5536_SB_MSR_BASE	(0x00000000)</span>
<span class="cp">#define	CS5536_GLIU_MSR_BASE	(0x10000000)</span>
<span class="cp">#define	CS5536_ILLEGAL_MSR_BASE	(0x20000000)</span>
<span class="cp">#define	CS5536_USB_MSR_BASE	(0x40000000)</span>
<span class="cp">#define	CS5536_IDE_MSR_BASE	(0x60000000)</span>
<span class="cp">#define	CS5536_DIVIL_MSR_BASE	(0x80000000)</span>
<span class="cp">#define	CS5536_ACC_MSR_BASE	(0xa0000000)</span>
<span class="cp">#define	CS5536_UNUSED_MSR_BASE	(0xc0000000)</span>
<span class="cp">#define	CS5536_GLCP_MSR_BASE	(0xe0000000)</span>

<span class="cp">#define	SB_MSR_REG(offset)	(CS5536_SB_MSR_BASE	| (offset))</span>
<span class="cp">#define	GLIU_MSR_REG(offset)	(CS5536_GLIU_MSR_BASE	| (offset))</span>
<span class="cp">#define	ILLEGAL_MSR_REG(offset)	(CS5536_ILLEGAL_MSR_BASE | (offset))</span>
<span class="cp">#define	USB_MSR_REG(offset)	(CS5536_USB_MSR_BASE	| (offset))</span>
<span class="cp">#define	IDE_MSR_REG(offset)	(CS5536_IDE_MSR_BASE	| (offset))</span>
<span class="cp">#define	DIVIL_MSR_REG(offset)	(CS5536_DIVIL_MSR_BASE	| (offset))</span>
<span class="cp">#define	ACC_MSR_REG(offset)	(CS5536_ACC_MSR_BASE	| (offset))</span>
<span class="cp">#define	UNUSED_MSR_REG(offset)	(CS5536_UNUSED_MSR_BASE	| (offset))</span>
<span class="cp">#define	GLCP_MSR_REG(offset)	(CS5536_GLCP_MSR_BASE	| (offset))</span>

<span class="cm">/*</span>
<span class="cm"> * BAR SPACE OF VIRTUAL PCI :</span>
<span class="cm"> * range for pci probe use, length is the actual size.</span>
<span class="cm"> */</span>
<span class="cm">/* IO space for all DIVIL modules */</span>
<span class="cp">#define	CS5536_IRQ_RANGE	0xffffffe0 </span><span class="cm">/* USERD FOR PCI PROBE */</span><span class="cp"></span>
<span class="cp">#define	CS5536_IRQ_LENGTH	0x20	</span><span class="cm">/* THE REGS ACTUAL LENGTH */</span><span class="cp"></span>
<span class="cp">#define	CS5536_SMB_RANGE	0xfffffff8</span>
<span class="cp">#define	CS5536_SMB_LENGTH	0x08</span>
<span class="cp">#define	CS5536_GPIO_RANGE	0xffffff00</span>
<span class="cp">#define	CS5536_GPIO_LENGTH	0x100</span>
<span class="cp">#define	CS5536_MFGPT_RANGE	0xffffffc0</span>
<span class="cp">#define	CS5536_MFGPT_LENGTH	0x40</span>
<span class="cp">#define	CS5536_ACPI_RANGE	0xffffffe0</span>
<span class="cp">#define	CS5536_ACPI_LENGTH	0x20</span>
<span class="cp">#define	CS5536_PMS_RANGE	0xffffff80</span>
<span class="cp">#define	CS5536_PMS_LENGTH	0x80</span>
<span class="cm">/* IO space for IDE */</span>
<span class="cp">#define	CS5536_IDE_RANGE	0xfffffff0</span>
<span class="cp">#define	CS5536_IDE_LENGTH	0x10</span>
<span class="cm">/* IO space for ACC */</span>
<span class="cp">#define	CS5536_ACC_RANGE	0xffffff80</span>
<span class="cp">#define	CS5536_ACC_LENGTH	0x80</span>
<span class="cm">/* MEM space for ALL USB modules */</span>
<span class="cp">#define	CS5536_OHCI_RANGE	0xfffff000</span>
<span class="cp">#define	CS5536_OHCI_LENGTH	0x1000</span>
<span class="cp">#define	CS5536_EHCI_RANGE	0xfffff000</span>
<span class="cp">#define	CS5536_EHCI_LENGTH	0x1000</span>

<span class="cm">/*</span>
<span class="cm"> * PCI MSR ACCESS</span>
<span class="cm"> */</span>
<span class="cp">#define	PCI_MSR_CTRL		0xF0</span>
<span class="cp">#define	PCI_MSR_ADDR		0xF4</span>
<span class="cp">#define	PCI_MSR_DATA_LO		0xF8</span>
<span class="cp">#define	PCI_MSR_DATA_HI		0xFC</span>

<span class="cm">/**************** MSR *****************************/</span>

<span class="cm">/*</span>
<span class="cm"> * GLIU STANDARD MSR</span>
<span class="cm"> */</span>
<span class="cp">#define	GLIU_CAP		0x00</span>
<span class="cp">#define	GLIU_CONFIG		0x01</span>
<span class="cp">#define	GLIU_SMI		0x02</span>
<span class="cp">#define	GLIU_ERROR		0x03</span>
<span class="cp">#define	GLIU_PM			0x04</span>
<span class="cp">#define	GLIU_DIAG		0x05</span>

<span class="cm">/*</span>
<span class="cm"> * GLIU SPEC. MSR</span>
<span class="cm"> */</span>
<span class="cp">#define	GLIU_P2D_BM0		0x20</span>
<span class="cp">#define	GLIU_P2D_BM1		0x21</span>
<span class="cp">#define	GLIU_P2D_BM2		0x22</span>
<span class="cp">#define	GLIU_P2D_BMK0		0x23</span>
<span class="cp">#define	GLIU_P2D_BMK1		0x24</span>
<span class="cp">#define	GLIU_P2D_BM3		0x25</span>
<span class="cp">#define	GLIU_P2D_BM4		0x26</span>
<span class="cp">#define	GLIU_COH		0x80</span>
<span class="cp">#define	GLIU_PAE		0x81</span>
<span class="cp">#define	GLIU_ARB		0x82</span>
<span class="cp">#define	GLIU_ASMI		0x83</span>
<span class="cp">#define	GLIU_AERR		0x84</span>
<span class="cp">#define	GLIU_DEBUG		0x85</span>
<span class="cp">#define	GLIU_PHY_CAP		0x86</span>
<span class="cp">#define	GLIU_NOUT_RESP		0x87</span>
<span class="cp">#define	GLIU_NOUT_WDATA		0x88</span>
<span class="cp">#define	GLIU_WHOAMI		0x8B</span>
<span class="cp">#define	GLIU_SLV_DIS		0x8C</span>
<span class="cp">#define	GLIU_IOD_BM0		0xE0</span>
<span class="cp">#define	GLIU_IOD_BM1		0xE1</span>
<span class="cp">#define	GLIU_IOD_BM2		0xE2</span>
<span class="cp">#define	GLIU_IOD_BM3		0xE3</span>
<span class="cp">#define	GLIU_IOD_BM4		0xE4</span>
<span class="cp">#define	GLIU_IOD_BM5		0xE5</span>
<span class="cp">#define	GLIU_IOD_BM6		0xE6</span>
<span class="cp">#define	GLIU_IOD_BM7		0xE7</span>
<span class="cp">#define	GLIU_IOD_BM8		0xE8</span>
<span class="cp">#define	GLIU_IOD_BM9		0xE9</span>
<span class="cp">#define	GLIU_IOD_SC0		0xEA</span>
<span class="cp">#define	GLIU_IOD_SC1		0xEB</span>
<span class="cp">#define	GLIU_IOD_SC2		0xEC</span>
<span class="cp">#define	GLIU_IOD_SC3		0xED</span>
<span class="cp">#define	GLIU_IOD_SC4		0xEE</span>
<span class="cp">#define	GLIU_IOD_SC5		0xEF</span>
<span class="cp">#define	GLIU_IOD_SC6		0xF0</span>
<span class="cp">#define	GLIU_IOD_SC7		0xF1</span>

<span class="cm">/*</span>
<span class="cm"> * SB STANDARD</span>
<span class="cm"> */</span>
<span class="cp">#define	SB_CAP		0x00</span>
<span class="cp">#define	SB_CONFIG	0x01</span>
<span class="cp">#define	SB_SMI		0x02</span>
<span class="cp">#define	SB_ERROR	0x03</span>
<span class="cp">#define	SB_MAR_ERR_EN		0x00000001</span>
<span class="cp">#define	SB_TAR_ERR_EN		0x00000002</span>
<span class="cp">#define	SB_RSVD_BIT1		0x00000004</span>
<span class="cp">#define	SB_EXCEP_ERR_EN		0x00000008</span>
<span class="cp">#define	SB_SYSE_ERR_EN		0x00000010</span>
<span class="cp">#define	SB_PARE_ERR_EN		0x00000020</span>
<span class="cp">#define	SB_TAS_ERR_EN		0x00000040</span>
<span class="cp">#define	SB_MAR_ERR_FLAG		0x00010000</span>
<span class="cp">#define	SB_TAR_ERR_FLAG		0x00020000</span>
<span class="cp">#define	SB_RSVD_BIT2		0x00040000</span>
<span class="cp">#define	SB_EXCEP_ERR_FLAG	0x00080000</span>
<span class="cp">#define	SB_SYSE_ERR_FLAG	0x00100000</span>
<span class="cp">#define	SB_PARE_ERR_FLAG	0x00200000</span>
<span class="cp">#define	SB_TAS_ERR_FLAG		0x00400000</span>
<span class="cp">#define	SB_PM		0x04</span>
<span class="cp">#define	SB_DIAG		0x05</span>

<span class="cm">/*</span>
<span class="cm"> * SB SPEC.</span>
<span class="cm"> */</span>
<span class="cp">#define	SB_CTRL		0x10</span>
<span class="cp">#define	SB_R0		0x20</span>
<span class="cp">#define	SB_R1		0x21</span>
<span class="cp">#define	SB_R2		0x22</span>
<span class="cp">#define	SB_R3		0x23</span>
<span class="cp">#define	SB_R4		0x24</span>
<span class="cp">#define	SB_R5		0x25</span>
<span class="cp">#define	SB_R6		0x26</span>
<span class="cp">#define	SB_R7		0x27</span>
<span class="cp">#define	SB_R8		0x28</span>
<span class="cp">#define	SB_R9		0x29</span>
<span class="cp">#define	SB_R10		0x2A</span>
<span class="cp">#define	SB_R11		0x2B</span>
<span class="cp">#define	SB_R12		0x2C</span>
<span class="cp">#define	SB_R13		0x2D</span>
<span class="cp">#define	SB_R14		0x2E</span>
<span class="cp">#define	SB_R15		0x2F</span>

<span class="cm">/*</span>
<span class="cm"> * GLCP STANDARD</span>
<span class="cm"> */</span>
<span class="cp">#define	GLCP_CAP		0x00</span>
<span class="cp">#define	GLCP_CONFIG		0x01</span>
<span class="cp">#define	GLCP_SMI		0x02</span>
<span class="cp">#define	GLCP_ERROR		0x03</span>
<span class="cp">#define	GLCP_PM			0x04</span>
<span class="cp">#define	GLCP_DIAG		0x05</span>

<span class="cm">/*</span>
<span class="cm"> * GLCP SPEC.</span>
<span class="cm"> */</span>
<span class="cp">#define	GLCP_CLK_DIS_DELAY	0x08</span>
<span class="cp">#define	GLCP_PM_CLK_DISABLE	0x09</span>
<span class="cp">#define	GLCP_GLB_PM		0x0B</span>
<span class="cp">#define	GLCP_DBG_OUT		0x0C</span>
<span class="cp">#define	GLCP_RSVD1		0x0D</span>
<span class="cp">#define	GLCP_SOFT_COM		0x0E</span>
<span class="cp">#define	SOFT_BAR_SMB_FLAG	0x00000001</span>
<span class="cp">#define	SOFT_BAR_GPIO_FLAG	0x00000002</span>
<span class="cp">#define	SOFT_BAR_MFGPT_FLAG	0x00000004</span>
<span class="cp">#define	SOFT_BAR_IRQ_FLAG	0x00000008</span>
<span class="cp">#define	SOFT_BAR_PMS_FLAG	0x00000010</span>
<span class="cp">#define	SOFT_BAR_ACPI_FLAG	0x00000020</span>
<span class="cp">#define	SOFT_BAR_IDE_FLAG	0x00000400</span>
<span class="cp">#define	SOFT_BAR_ACC_FLAG	0x00000800</span>
<span class="cp">#define	SOFT_BAR_OHCI_FLAG	0x00001000</span>
<span class="cp">#define	SOFT_BAR_EHCI_FLAG	0x00002000</span>
<span class="cp">#define	GLCP_RSVD2		0x0F</span>
<span class="cp">#define	GLCP_CLK_OFF		0x10</span>
<span class="cp">#define	GLCP_CLK_ACTIVE		0x11</span>
<span class="cp">#define	GLCP_CLK_DISABLE	0x12</span>
<span class="cp">#define	GLCP_CLK4ACK		0x13</span>
<span class="cp">#define	GLCP_SYS_RST		0x14</span>
<span class="cp">#define	GLCP_RSVD3		0x15</span>
<span class="cp">#define	GLCP_DBG_CLK_CTRL	0x16</span>
<span class="cp">#define	GLCP_CHIP_REV_ID	0x17</span>

<span class="cm">/* PIC */</span>
<span class="cp">#define	PIC_YSEL_LOW		0x20</span>
<span class="cp">#define	PIC_YSEL_LOW_USB_SHIFT		8</span>
<span class="cp">#define	PIC_YSEL_LOW_ACC_SHIFT		16</span>
<span class="cp">#define	PIC_YSEL_LOW_FLASH_SHIFT	24</span>
<span class="cp">#define	PIC_YSEL_HIGH		0x21</span>
<span class="cp">#define	PIC_ZSEL_LOW		0x22</span>
<span class="cp">#define	PIC_ZSEL_HIGH		0x23</span>
<span class="cp">#define	PIC_IRQM_PRIM		0x24</span>
<span class="cp">#define	PIC_IRQM_LPC		0x25</span>
<span class="cp">#define	PIC_XIRR_STS_LOW	0x26</span>
<span class="cp">#define	PIC_XIRR_STS_HIGH	0x27</span>
<span class="cp">#define	PCI_SHDW		0x34</span>

<span class="cm">/*</span>
<span class="cm"> * DIVIL STANDARD</span>
<span class="cm"> */</span>
<span class="cp">#define	DIVIL_CAP		0x00</span>
<span class="cp">#define	DIVIL_CONFIG		0x01</span>
<span class="cp">#define	DIVIL_SMI		0x02</span>
<span class="cp">#define	DIVIL_ERROR		0x03</span>
<span class="cp">#define	DIVIL_PM		0x04</span>
<span class="cp">#define	DIVIL_DIAG		0x05</span>

<span class="cm">/*</span>
<span class="cm"> * DIVIL SPEC.</span>
<span class="cm"> */</span>
<span class="cp">#define	DIVIL_LBAR_IRQ		0x08</span>
<span class="cp">#define	DIVIL_LBAR_KEL		0x09</span>
<span class="cp">#define	DIVIL_LBAR_SMB		0x0B</span>
<span class="cp">#define	DIVIL_LBAR_GPIO		0x0C</span>
<span class="cp">#define	DIVIL_LBAR_MFGPT	0x0D</span>
<span class="cp">#define	DIVIL_LBAR_ACPI		0x0E</span>
<span class="cp">#define	DIVIL_LBAR_PMS		0x0F</span>
<span class="cp">#define	DIVIL_LEG_IO		0x14</span>
<span class="cp">#define	DIVIL_BALL_OPTS		0x15</span>
<span class="cp">#define	DIVIL_SOFT_IRQ		0x16</span>
<span class="cp">#define	DIVIL_SOFT_RESET	0x17</span>

<span class="cm">/* MFGPT */</span>
<span class="cp">#define MFGPT_IRQ	0x28</span>

<span class="cm">/*</span>
<span class="cm"> * IDE STANDARD</span>
<span class="cm"> */</span>
<span class="cp">#define	IDE_CAP		0x00</span>
<span class="cp">#define	IDE_CONFIG	0x01</span>
<span class="cp">#define	IDE_SMI		0x02</span>
<span class="cp">#define	IDE_ERROR	0x03</span>
<span class="cp">#define	IDE_PM		0x04</span>
<span class="cp">#define	IDE_DIAG	0x05</span>

<span class="cm">/*</span>
<span class="cm"> * IDE SPEC.</span>
<span class="cm"> */</span>
<span class="cp">#define	IDE_IO_BAR	0x08</span>
<span class="cp">#define	IDE_CFG		0x10</span>
<span class="cp">#define	IDE_DTC		0x12</span>
<span class="cp">#define	IDE_CAST	0x13</span>
<span class="cp">#define	IDE_ETC		0x14</span>
<span class="cp">#define	IDE_INTERNAL_PM	0x15</span>

<span class="cm">/*</span>
<span class="cm"> * ACC STANDARD</span>
<span class="cm"> */</span>
<span class="cp">#define	ACC_CAP		0x00</span>
<span class="cp">#define	ACC_CONFIG	0x01</span>
<span class="cp">#define	ACC_SMI		0x02</span>
<span class="cp">#define	ACC_ERROR	0x03</span>
<span class="cp">#define	ACC_PM		0x04</span>
<span class="cp">#define	ACC_DIAG	0x05</span>

<span class="cm">/*</span>
<span class="cm"> * USB STANDARD</span>
<span class="cm"> */</span>
<span class="cp">#define	USB_CAP		0x00</span>
<span class="cp">#define	USB_CONFIG	0x01</span>
<span class="cp">#define	USB_SMI		0x02</span>
<span class="cp">#define	USB_ERROR	0x03</span>
<span class="cp">#define	USB_PM		0x04</span>
<span class="cp">#define	USB_DIAG	0x05</span>

<span class="cm">/*</span>
<span class="cm"> * USB SPEC.</span>
<span class="cm"> */</span>
<span class="cp">#define	USB_OHCI	0x08</span>
<span class="cp">#define	USB_EHCI	0x09</span>

<span class="cm">/****************** NATIVE ***************************/</span>
<span class="cm">/* GPIO : I/O SPACE; REG : 32BITS */</span>
<span class="cp">#define	GPIOL_OUT_VAL		0x00</span>
<span class="cp">#define	GPIOL_OUT_EN		0x04</span>

<span class="cp">#endif				</span><span class="cm">/* _CS5536_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:6}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../javascript/docco.min.js"></script>
</html>
