#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c54030 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c53cb0 .scope module, "tb" "tb" 3 63;
 .timescale -12 -12;
L_0x1c86460 .functor NOT 1, L_0x1cbfd00, C4<0>, C4<0>, C4<0>;
L_0x1cbfae0 .functor XOR 2, L_0x1cbf880, L_0x1cbfa40, C4<00>, C4<00>;
L_0x1cbfbf0 .functor XOR 2, L_0x1cbfae0, L_0x1cbfb50, C4<00>, C4<00>;
v0x1cad5f0_0 .net *"_ivl_10", 1 0, L_0x1cbfb50;  1 drivers
v0x1cad6f0_0 .net *"_ivl_12", 1 0, L_0x1cbfbf0;  1 drivers
v0x1cad7d0_0 .net *"_ivl_2", 1 0, L_0x1cbf7e0;  1 drivers
v0x1cad890_0 .net *"_ivl_4", 1 0, L_0x1cbf880;  1 drivers
v0x1cad970_0 .net *"_ivl_6", 1 0, L_0x1cbfa40;  1 drivers
v0x1cadaa0_0 .net *"_ivl_8", 1 0, L_0x1cbfae0;  1 drivers
v0x1cadb80_0 .var "clk", 0 0;
v0x1cadc20_0 .net "f_dut", 0 0, L_0x1cbf1d0;  1 drivers
v0x1cadcc0_0 .net "f_ref", 0 0, L_0x1cbe680;  1 drivers
v0x1caddf0_0 .net "g_dut", 0 0, L_0x1c864d0;  1 drivers
v0x1cade90_0 .net "g_ref", 0 0, L_0x1c57e10;  1 drivers
v0x1cadf30_0 .net "resetn", 0 0, v0x1cab850_0;  1 drivers
v0x1cadfd0_0 .var/2u "stats1", 223 0;
v0x1cae070_0 .var/2u "strobe", 0 0;
v0x1cae110_0 .net "tb_match", 0 0, L_0x1cbfd00;  1 drivers
v0x1cae1b0_0 .net "tb_mismatch", 0 0, L_0x1c86460;  1 drivers
v0x1cae270_0 .net "x", 0 0, v0x1cab920_0;  1 drivers
v0x1cae420_0 .net "y", 0 0, v0x1caba20_0;  1 drivers
L_0x1cbf7e0 .concat [ 1 1 0 0], L_0x1c57e10, L_0x1cbe680;
L_0x1cbf880 .concat [ 1 1 0 0], L_0x1c57e10, L_0x1cbe680;
L_0x1cbfa40 .concat [ 1 1 0 0], L_0x1c864d0, L_0x1cbf1d0;
L_0x1cbfb50 .concat [ 1 1 0 0], L_0x1c57e10, L_0x1cbe680;
L_0x1cbfd00 .cmp/eeq 2, L_0x1cbf7e0, L_0x1cbfbf0;
S_0x1c53ab0 .scope module, "good1" "reference_module" 3 110, 3 4 0, S_0x1c53cb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "f";
    .port_info 5 /OUTPUT 1 "g";
P_0x1c75cd0 .param/l "A" 0 3 12, +C4<00000000000000000000000000000000>;
P_0x1c75d10 .param/l "B" 0 3 12, +C4<00000000000000000000000000000001>;
P_0x1c75d50 .param/l "G1" 0 3 12, +C4<00000000000000000000000000000101>;
P_0x1c75d90 .param/l "G2" 0 3 12, +C4<00000000000000000000000000000110>;
P_0x1c75dd0 .param/l "P0" 0 3 12, +C4<00000000000000000000000000000111>;
P_0x1c75e10 .param/l "P1" 0 3 12, +C4<00000000000000000000000000001000>;
P_0x1c75e50 .param/l "S0" 0 3 12, +C4<00000000000000000000000000000010>;
P_0x1c75e90 .param/l "S1" 0 3 12, +C4<00000000000000000000000000000011>;
P_0x1c75ed0 .param/l "S10" 0 3 12, +C4<00000000000000000000000000000100>;
L_0x1c57c30 .functor OR 1, L_0x1cbe950, L_0x1cbec00, C4<0>, C4<0>;
L_0x1c57e10 .functor OR 1, L_0x1c57c30, L_0x1cbeec0, C4<0>, C4<0>;
v0x1c86650_0 .net *"_ivl_0", 31 0, L_0x1cae510;  1 drivers
L_0x7fd7ed7990a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1c866f0_0 .net *"_ivl_11", 27 0, L_0x7fd7ed7990a8;  1 drivers
L_0x7fd7ed7990f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x1c57ca0_0 .net/2u *"_ivl_12", 31 0, L_0x7fd7ed7990f0;  1 drivers
v0x1c57e80_0 .net *"_ivl_14", 0 0, L_0x1cbe950;  1 drivers
v0x1caa450_0 .net *"_ivl_16", 31 0, L_0x1cbeac0;  1 drivers
L_0x7fd7ed799138 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1caa580_0 .net *"_ivl_19", 27 0, L_0x7fd7ed799138;  1 drivers
L_0x7fd7ed799180 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x1caa660_0 .net/2u *"_ivl_20", 31 0, L_0x7fd7ed799180;  1 drivers
v0x1caa740_0 .net *"_ivl_22", 0 0, L_0x1cbec00;  1 drivers
v0x1caa800_0 .net *"_ivl_25", 0 0, L_0x1c57c30;  1 drivers
v0x1caa8c0_0 .net *"_ivl_26", 31 0, L_0x1cbee20;  1 drivers
L_0x7fd7ed7991c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1caa9a0_0 .net *"_ivl_29", 27 0, L_0x7fd7ed7991c8;  1 drivers
L_0x7fd7ed799018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1caaa80_0 .net *"_ivl_3", 27 0, L_0x7fd7ed799018;  1 drivers
L_0x7fd7ed799210 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x1caab60_0 .net/2u *"_ivl_30", 31 0, L_0x7fd7ed799210;  1 drivers
v0x1caac40_0 .net *"_ivl_32", 0 0, L_0x1cbeec0;  1 drivers
L_0x7fd7ed799060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1caad00_0 .net/2u *"_ivl_4", 31 0, L_0x7fd7ed799060;  1 drivers
v0x1caade0_0 .net *"_ivl_8", 31 0, L_0x1cbe810;  1 drivers
v0x1caaec0_0 .net "clk", 0 0, v0x1cadb80_0;  1 drivers
v0x1caaf80_0 .net "f", 0 0, L_0x1cbe680;  alias, 1 drivers
v0x1cab040_0 .net "g", 0 0, L_0x1c57e10;  alias, 1 drivers
v0x1cab100_0 .var "next", 3 0;
v0x1cab1e0_0 .net "resetn", 0 0, v0x1cab850_0;  alias, 1 drivers
v0x1cab2a0_0 .var "state", 3 0;
v0x1cab380_0 .net "x", 0 0, v0x1cab920_0;  alias, 1 drivers
v0x1cab440_0 .net "y", 0 0, v0x1caba20_0;  alias, 1 drivers
E_0x1c6de80 .event anyedge, v0x1cab2a0_0, v0x1cab380_0, v0x1cab440_0;
E_0x1c6e330 .event posedge, v0x1caaec0_0;
L_0x1cae510 .concat [ 4 28 0 0], v0x1cab2a0_0, L_0x7fd7ed799018;
L_0x1cbe680 .cmp/eq 32, L_0x1cae510, L_0x7fd7ed799060;
L_0x1cbe810 .concat [ 4 28 0 0], v0x1cab2a0_0, L_0x7fd7ed7990a8;
L_0x1cbe950 .cmp/eq 32, L_0x1cbe810, L_0x7fd7ed7990f0;
L_0x1cbeac0 .concat [ 4 28 0 0], v0x1cab2a0_0, L_0x7fd7ed799138;
L_0x1cbec00 .cmp/eq 32, L_0x1cbeac0, L_0x7fd7ed799180;
L_0x1cbee20 .concat [ 4 28 0 0], v0x1cab2a0_0, L_0x7fd7ed7991c8;
L_0x1cbeec0 .cmp/eq 32, L_0x1cbee20, L_0x7fd7ed799210;
S_0x1cab5c0 .scope module, "stim1" "stimulus_gen" 3 104, 3 40 0, S_0x1c53cb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "resetn";
    .port_info 2 /OUTPUT 1 "x";
    .port_info 3 /OUTPUT 1 "y";
v0x1cab790_0 .net "clk", 0 0, v0x1cadb80_0;  alias, 1 drivers
v0x1cab850_0 .var "resetn", 0 0;
v0x1cab920_0 .var "x", 0 0;
v0x1caba20_0 .var "y", 0 0;
E_0x1c6dc20/0 .event negedge, v0x1caaec0_0;
E_0x1c6dc20/1 .event posedge, v0x1caaec0_0;
E_0x1c6dc20 .event/or E_0x1c6dc20/0, E_0x1c6dc20/1;
S_0x1cabb20 .scope module, "top_module1" "top_module" 3 118, 4 1 0, S_0x1c53cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "f";
    .port_info 5 /OUTPUT 1 "g";
P_0x1cabd00 .param/l "A" 1 4 14, C4<0000>;
P_0x1cabd40 .param/l "B" 1 4 15, C4<0001>;
P_0x1cabd80 .param/l "G1" 1 4 19, C4<0101>;
P_0x1cabdc0 .param/l "G2" 1 4 20, C4<0110>;
P_0x1cabe00 .param/l "P0" 1 4 21, C4<0111>;
P_0x1cabe40 .param/l "P1" 1 4 22, C4<1000>;
P_0x1cabe80 .param/l "S0" 1 4 16, C4<0010>;
P_0x1cabec0 .param/l "S1" 1 4 17, C4<0011>;
P_0x1cabf00 .param/l "S10" 1 4 18, C4<0100>;
L_0x1c769a0 .functor OR 1, L_0x1cbf2c0, L_0x1cbf400, C4<0>, C4<0>;
L_0x1c864d0 .functor OR 1, L_0x1c769a0, L_0x1cbf590, C4<0>, C4<0>;
L_0x7fd7ed799258 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x1cac470_0 .net/2u *"_ivl_0", 3 0, L_0x7fd7ed799258;  1 drivers
v0x1cac570_0 .net *"_ivl_10", 0 0, L_0x1cbf400;  1 drivers
v0x1cac630_0 .net *"_ivl_12", 0 0, L_0x1c769a0;  1 drivers
L_0x7fd7ed799330 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x1cac720_0 .net/2u *"_ivl_14", 3 0, L_0x7fd7ed799330;  1 drivers
v0x1cac800_0 .net *"_ivl_16", 0 0, L_0x1cbf590;  1 drivers
L_0x7fd7ed7992a0 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x1cac910_0 .net/2u *"_ivl_4", 3 0, L_0x7fd7ed7992a0;  1 drivers
v0x1cac9f0_0 .net *"_ivl_6", 0 0, L_0x1cbf2c0;  1 drivers
L_0x7fd7ed7992e8 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x1cacab0_0 .net/2u *"_ivl_8", 3 0, L_0x7fd7ed7992e8;  1 drivers
v0x1cacb90_0 .net "clk", 0 0, v0x1cadb80_0;  alias, 1 drivers
v0x1caccc0_0 .net "f", 0 0, L_0x1cbf1d0;  alias, 1 drivers
v0x1cacd80_0 .net "g", 0 0, L_0x1c864d0;  alias, 1 drivers
v0x1cace40_0 .var "next_state", 3 0;
v0x1cacf20_0 .net "resetn", 0 0, v0x1cab850_0;  alias, 1 drivers
v0x1cad010_0 .var "state", 3 0;
v0x1cad0f0_0 .net "x", 0 0, v0x1cab920_0;  alias, 1 drivers
v0x1cad1e0_0 .net "y", 0 0, v0x1caba20_0;  alias, 1 drivers
E_0x1c8cb30 .event anyedge, v0x1cab440_0, v0x1cab380_0, v0x1cad010_0;
E_0x1cac410/0 .event negedge, v0x1cab1e0_0;
E_0x1cac410/1 .event posedge, v0x1caaec0_0;
E_0x1cac410 .event/or E_0x1cac410/0, E_0x1cac410/1;
L_0x1cbf1d0 .cmp/eq 4, v0x1cad010_0, L_0x7fd7ed799258;
L_0x1cbf2c0 .cmp/eq 4, v0x1cad010_0, L_0x7fd7ed7992a0;
L_0x1cbf400 .cmp/eq 4, v0x1cad010_0, L_0x7fd7ed7992e8;
L_0x1cbf590 .cmp/eq 4, v0x1cad010_0, L_0x7fd7ed799330;
S_0x1cad3d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 128, 3 128 0, S_0x1c53cb0;
 .timescale -12 -12;
E_0x1c8c810 .event anyedge, v0x1cae070_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1cae070_0;
    %nor/r;
    %assign/vec4 v0x1cae070_0, 0;
    %wait E_0x1c8c810;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1cab5c0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cab850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cab920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1caba20_0, 0, 1;
    %wait E_0x1c6e330;
    %wait E_0x1c6e330;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cab850_0, 0, 1;
    %pushi/vec4 500, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c6dc20;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x1cab850_0, 0;
    %vpi_func 3 55 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1caba20_0, 0;
    %assign/vec4 v0x1cab920_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 58 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1c53ab0;
T_2 ;
    %wait E_0x1c6e330;
    %load/vec4 v0x1cab1e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1cab2a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1cab100_0;
    %assign/vec4 v0x1cab2a0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1c53ab0;
T_3 ;
Ewait_0 .event/or E_0x1c6de80, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x1cab2a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x1cab100_0, 0, 4;
    %jmp T_3.10;
T_3.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1cab100_0, 0, 4;
    %jmp T_3.10;
T_3.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1cab100_0, 0, 4;
    %jmp T_3.10;
T_3.2 ;
    %load/vec4 v0x1cab380_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.11, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %pad/s 4;
    %store/vec4 v0x1cab100_0, 0, 4;
    %jmp T_3.10;
T_3.3 ;
    %load/vec4 v0x1cab380_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.13, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.14, 8;
T_3.13 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_3.14, 8;
 ; End of false expr.
    %blend;
T_3.14;
    %pad/s 4;
    %store/vec4 v0x1cab100_0, 0, 4;
    %jmp T_3.10;
T_3.4 ;
    %load/vec4 v0x1cab380_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.15, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_3.16, 8;
T_3.15 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.16, 8;
 ; End of false expr.
    %blend;
T_3.16;
    %pad/s 4;
    %store/vec4 v0x1cab100_0, 0, 4;
    %jmp T_3.10;
T_3.5 ;
    %load/vec4 v0x1cab440_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.17, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_3.18, 8;
T_3.17 ; End of true expr.
    %pushi/vec4 6, 0, 32;
    %jmp/0 T_3.18, 8;
 ; End of false expr.
    %blend;
T_3.18;
    %pad/s 4;
    %store/vec4 v0x1cab100_0, 0, 4;
    %jmp T_3.10;
T_3.6 ;
    %load/vec4 v0x1cab440_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.19, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_3.20, 8;
T_3.19 ; End of true expr.
    %pushi/vec4 7, 0, 32;
    %jmp/0 T_3.20, 8;
 ; End of false expr.
    %blend;
T_3.20;
    %pad/s 4;
    %store/vec4 v0x1cab100_0, 0, 4;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x1cab100_0, 0, 4;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x1cab100_0, 0, 4;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1cabb20;
T_4 ;
    %wait E_0x1cac410;
    %load/vec4 v0x1cacf20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1cad010_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1cace40_0;
    %assign/vec4 v0x1cad010_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1cabb20;
T_5 ;
    %wait E_0x1c8cb30;
    %load/vec4 v0x1cad010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1cace40_0, 0, 4;
    %jmp T_5.10;
T_5.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1cace40_0, 0, 4;
    %jmp T_5.10;
T_5.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1cace40_0, 0, 4;
    %jmp T_5.10;
T_5.2 ;
    %load/vec4 v0x1cad0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x1cace40_0, 0, 4;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1cace40_0, 0, 4;
T_5.12 ;
    %jmp T_5.10;
T_5.3 ;
    %load/vec4 v0x1cad0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x1cace40_0, 0, 4;
    %jmp T_5.14;
T_5.13 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x1cace40_0, 0, 4;
T_5.14 ;
    %jmp T_5.10;
T_5.4 ;
    %load/vec4 v0x1cad0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x1cace40_0, 0, 4;
    %jmp T_5.16;
T_5.15 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1cace40_0, 0, 4;
T_5.16 ;
    %jmp T_5.10;
T_5.5 ;
    %load/vec4 v0x1cad1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.17, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x1cace40_0, 0, 4;
    %jmp T_5.18;
T_5.17 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x1cace40_0, 0, 4;
T_5.18 ;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v0x1cad1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.19, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x1cace40_0, 0, 4;
    %jmp T_5.20;
T_5.19 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x1cace40_0, 0, 4;
T_5.20 ;
    %jmp T_5.10;
T_5.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x1cace40_0, 0, 4;
    %jmp T_5.10;
T_5.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x1cace40_0, 0, 4;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1c53cb0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cadb80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cae070_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1c53cb0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1cadb80_0;
    %inv;
    %store/vec4 v0x1cadb80_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1c53cb0;
T_8 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1cab790_0, v0x1cae1b0_0, v0x1cadb80_0, v0x1cadf30_0, v0x1cae270_0, v0x1cae420_0, v0x1cadcc0_0, v0x1cadc20_0, v0x1cade90_0, v0x1caddf0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1c53cb0;
T_9 ;
    %load/vec4 v0x1cadfd0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1cadfd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1cadfd0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 137 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 138 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1cadfd0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1cadfd0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1cadfd0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 139 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "g", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 140 "$display", "Hint: Output '%s' has no mismatches.", "g" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1cadfd0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1cadfd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 142 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 143 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1cadfd0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1cadfd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 144 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1c53cb0;
T_10 ;
    %wait E_0x1c6dc20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cadfd0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cadfd0_0, 4, 32;
    %load/vec4 v0x1cae110_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1cadfd0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cadfd0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cadfd0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cadfd0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1cadcc0_0;
    %load/vec4 v0x1cadcc0_0;
    %load/vec4 v0x1cadc20_0;
    %xor;
    %load/vec4 v0x1cadcc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1cadfd0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 159 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cadfd0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1cadfd0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cadfd0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1cade90_0;
    %load/vec4 v0x1cade90_0;
    %load/vec4 v0x1caddf0_0;
    %xor;
    %load/vec4 v0x1cade90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1cadfd0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 162 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cadfd0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1cadfd0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cadfd0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/2013_q2bfsm/2013_q2bfsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/machine/2013_q2bfsm/iter0/response2/top_module.sv";
