#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55ac45c56180 .scope module, "bench" "bench" 2 1;
 .timescale 0 0;
v0x55ac45cfdb00_0 .var "CLK", 0 0;
v0x55ac45cfdc10_0 .net "LEDS", 4 0, v0x55ac45cfc570_0;  1 drivers
L_0x7fe876e54018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ac45cfdcd0_0 .net "RESET", 0 0, L_0x7fe876e54018;  1 drivers
v0x55ac45cfddc0_0 .var "RXD", 0 0;
v0x55ac45cfde60_0 .net "TXD", 0 0, L_0x55ac45d24000;  1 drivers
v0x55ac45cfdfa0_0 .var "prev_LEDS", 4 0;
S_0x55ac45c72690 .scope module, "uut" "SOC" 2 8, 3 363 0, S_0x55ac45c56180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RESET"
    .port_info 2 /OUTPUT 5 "LEDS"
    .port_info 3 /INPUT 1 "RXD"
    .port_info 4 /OUTPUT 1 "TXD"
P_0x55ac45ca4af0 .param/l "IO_LEDS_bit" 1 3 428, +C4<00000000000000000000000000000000>;
P_0x55ac45ca4b30 .param/l "IO_UART_CNTL_bit" 1 3 430, +C4<00000000000000000000000000000010>;
P_0x55ac45ca4b70 .param/l "IO_UART_DAT_bit" 1 3 429, +C4<00000000000000000000000000000001>;
L_0x55ac45d237d0 .functor AND 1, L_0x55ac45d235f0, L_0x55ac45d1a6c0, C4<1>, C4<1>;
L_0x55ac45d239c0 .functor AND 4, L_0x55ac45d23890, L_0x55ac45d22c80, C4<1111>, C4<1111>;
L_0x55ac45d23ac0 .functor AND 1, L_0x55ac45d23550, L_0x55ac45d23690, C4<1>, C4<1>;
L_0x55ac45d23c20 .functor AND 1, L_0x55ac45d23ac0, L_0x55ac45d23b30, C4<1>, C4<1>;
v0x55ac45cfc3f0_0 .net "CLK", 0 0, v0x55ac45cfdb00_0;  1 drivers
v0x55ac45cfc4b0_0 .net "IO_rdata", 31 0, L_0x55ac45d24610;  1 drivers
v0x55ac45cfc570_0 .var "LEDS", 4 0;
v0x55ac45cfc660_0 .net "RAM_rdata", 31 0, v0x55ac45cfac00_0;  1 drivers
v0x55ac45cfc750_0 .net "RESET", 0 0, L_0x7fe876e54018;  alias, 1 drivers
v0x55ac45cfc7f0_0 .net "RXD", 0 0, v0x55ac45cfddc0_0;  1 drivers
v0x55ac45cfc890_0 .net "TXD", 0 0, L_0x55ac45d24000;  alias, 1 drivers
v0x55ac45cfc960_0 .net *"_s10", 3 0, L_0x55ac45d23890;  1 drivers
v0x55ac45cfca00_0 .net *"_s14", 0 0, L_0x55ac45d23ac0;  1 drivers
v0x55ac45cfcae0_0 .net *"_s17", 0 0, L_0x55ac45d23b30;  1 drivers
v0x55ac45cfcbc0_0 .net *"_s25", 0 0, L_0x55ac45d24330;  1 drivers
L_0x7fe876e54d98 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ac45cfcca0_0 .net/2u *"_s26", 21 0, L_0x7fe876e54d98;  1 drivers
v0x55ac45cfcd80_0 .net *"_s29", 0 0, L_0x55ac45d243d0;  1 drivers
L_0x7fe876e54de0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x55ac45cfce40_0 .net/2u *"_s30", 8 0, L_0x7fe876e54de0;  1 drivers
v0x55ac45cfcf20_0 .net *"_s32", 31 0, L_0x55ac45d244d0;  1 drivers
L_0x7fe876e54e28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ac45cfd000_0 .net/2u *"_s34", 31 0, L_0x7fe876e54e28;  1 drivers
v0x55ac45cfd0e0_0 .net "clk", 0 0, L_0x55ac45d24950;  1 drivers
v0x55ac45cfd180_0 .net "isIO", 0 0, L_0x55ac45d23550;  1 drivers
v0x55ac45cfd240_0 .net "isRAM", 0 0, L_0x55ac45d235f0;  1 drivers
v0x55ac45cfd300_0 .net "mem_addr", 31 0, L_0x55ac45d22830;  1 drivers
v0x55ac45cfd3c0_0 .net "mem_rdata", 31 0, L_0x55ac45d24810;  1 drivers
v0x55ac45cfd480_0 .net "mem_rstrb", 0 0, L_0x55ac45d1a6c0;  1 drivers
v0x55ac45cfd550_0 .net "mem_wdata", 31 0, L_0x55ac45d20d90;  1 drivers
v0x55ac45cfd5f0_0 .net "mem_wmask", 3 0, L_0x55ac45d22c80;  1 drivers
v0x55ac45cfd690_0 .net "mem_wordaddr", 29 0, L_0x55ac45d22e20;  1 drivers
v0x55ac45cfd750_0 .net "mem_wstrb", 0 0, L_0x55ac45d23690;  1 drivers
v0x55ac45cfd810_0 .net "resetn", 0 0, L_0x55ac45d249c0;  1 drivers
v0x55ac45cfd900_0 .net "uart_ready", 0 0, v0x55ac45cfc170_0;  1 drivers
v0x55ac45cfd9a0_0 .net "uart_valid", 0 0, L_0x55ac45d23c20;  1 drivers
L_0x55ac45d22e20 .part L_0x55ac45d22830, 2, 30;
L_0x55ac45d23550 .part L_0x55ac45d22830, 22, 1;
L_0x55ac45d235f0 .reduce/nor L_0x55ac45d23550;
L_0x55ac45d23690 .reduce/or L_0x55ac45d22c80;
L_0x55ac45d23890 .concat [ 1 1 1 1], L_0x55ac45d235f0, L_0x55ac45d235f0, L_0x55ac45d235f0, L_0x55ac45d235f0;
L_0x55ac45d23b30 .part L_0x55ac45d22e20, 1, 1;
L_0x55ac45d24110 .reduce/nor L_0x55ac45d249c0;
L_0x55ac45d241b0 .part L_0x55ac45d20d90, 0, 8;
L_0x55ac45d24330 .part L_0x55ac45d22e20, 2, 1;
L_0x55ac45d243d0 .reduce/nor v0x55ac45cfc170_0;
L_0x55ac45d244d0 .concat [ 9 1 22 0], L_0x7fe876e54de0, L_0x55ac45d243d0, L_0x7fe876e54d98;
L_0x55ac45d24610 .functor MUXZ 32, L_0x7fe876e54e28, L_0x55ac45d244d0, L_0x55ac45d24330, C4<>;
L_0x55ac45d24810 .functor MUXZ 32, L_0x55ac45d24610, v0x55ac45cfac00_0, L_0x55ac45d235f0, C4<>;
S_0x55ac45c73380 .scope module, "CPU" "Processor" 3 391, 3 115 0, S_0x55ac45c72690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "resetn"
    .port_info 2 /OUTPUT 32 "mem_addr"
    .port_info 3 /INPUT 32 "mem_rdata"
    .port_info 4 /OUTPUT 1 "mem_rstrb"
    .port_info 5 /OUTPUT 32 "mem_wdata"
    .port_info 6 /OUTPUT 4 "mem_wmask"
P_0x55ac45c5b480 .param/l "EXECUTE" 1 3 282, +C4<00000000000000000000000000000011>;
P_0x55ac45c5b4c0 .param/l "FETCH_INSTR" 1 3 279, +C4<00000000000000000000000000000000>;
P_0x55ac45c5b500 .param/l "FETCH_REGS" 1 3 281, +C4<00000000000000000000000000000010>;
P_0x55ac45c5b540 .param/l "LOAD" 1 3 283, +C4<00000000000000000000000000000100>;
P_0x55ac45c5b580 .param/l "STORE" 1 3 285, +C4<00000000000000000000000000000110>;
P_0x55ac45c5b5c0 .param/l "WAIT_DATA" 1 3 284, +C4<00000000000000000000000000000101>;
P_0x55ac45c5b600 .param/l "WAIT_INSTR" 1 3 280, +C4<00000000000000000000000000000001>;
L_0x55ac45b92010 .functor BUFZ 32, v0x55ac45ce3f30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55ac45b92100 .functor OR 1, L_0x55ac45cfe110, L_0x55ac45cfe5b0, C4<0>, C4<0>;
L_0x55ac45b921f0 .functor NOT 32, L_0x55ac45d12ab0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55ac45b922e0 .functor XOR 1, L_0x55ac45d14260, L_0x55ac45d14500, C4<0>, C4<0>;
L_0x55ac45bd4aa0 .functor AND 1, L_0x55ac45d14d40, L_0x55ac45d151f0, C4<1>, C4<1>;
L_0x55ac45b86380 .functor AND 1, L_0x55ac45cfe5b0, v0x55ac45ce4630_0, C4<1>, C4<1>;
L_0x55ac45d176a0 .functor OR 1, L_0x55ac45b86380, L_0x55ac45cfeac0, C4<0>, C4<0>;
L_0x55ac45d18450 .functor OR 1, L_0x55ac45cfeac0, L_0x55ac45cfe890, C4<0>, C4<0>;
L_0x55ac45d198d0 .functor AND 1, L_0x55ac45d193f0, L_0x55ac45d19830, C4<1>, C4<1>;
L_0x55ac45d19d40 .functor AND 1, L_0x55ac45d198d0, L_0x55ac45d19990, C4<1>, C4<1>;
L_0x55ac45d19f50 .functor AND 1, L_0x55ac45d19d40, L_0x55ac45d19eb0, C4<1>, C4<1>;
L_0x55ac45d1a5b0 .functor OR 1, L_0x55ac45d19f50, L_0x55ac45d1a470, C4<0>, C4<0>;
L_0x55ac45d1dd20 .functor AND 1, L_0x55ac45d1d160, L_0x55ac45d1d820, C4<1>, C4<1>;
L_0x55ac45d21ed0 .functor OR 1, L_0x55ac45d21bb0, L_0x55ac45d21d90, C4<0>, C4<0>;
L_0x55ac45d1a6c0 .functor OR 1, L_0x55ac45d22260, L_0x55ac45d22490, C4<0>, C4<0>;
L_0x55ac45d22c80 .functor AND 4, L_0x55ac45d22b00, L_0x55ac45d22170, C4<1111>, C4<1111>;
v0x55ac45cbc590_0 .net "Bimm", 31 0, L_0x55ac45d11e00;  1 drivers
v0x55ac45cb8290_0 .net "EQ", 0 0, L_0x55ac45d13e90;  1 drivers
v0x55ac45cd7430_0 .net "Iimm", 31 0, L_0x55ac45d10970;  1 drivers
v0x55ac45cd74f0_0 .net "Jimm", 31 0, L_0x55ac45d12800;  1 drivers
v0x55ac45cd75d0_0 .net "LOAD_byte", 15 0, L_0x55ac45d1cb90;  1 drivers
v0x55ac45cd7700_0 .net "LOAD_data", 31 0, L_0x55ac45d1fb90;  1 drivers
v0x55ac45cd77e0_0 .net "LOAD_halfword", 15 0, L_0x55ac45d1bad0;  1 drivers
v0x55ac45cd78c0_0 .net "LOAD_sign", 0 0, L_0x55ac45d1dd20;  1 drivers
v0x55ac45cd7980_0 .net "LT", 0 0, L_0x55ac45d149b0;  1 drivers
v0x55ac45cd7a40_0 .net "LTU", 0 0, L_0x55ac45d141c0;  1 drivers
v0x55ac45cd7b00_0 .var "PC", 31 0;
v0x55ac45cd7be0_0 .net "PCplus4", 31 0, L_0x55ac45d17280;  1 drivers
v0x55ac45cd7cc0_0 .net "PCplusImm", 31 0, L_0x55ac45d17190;  1 drivers
v0x55ac45cd7da0 .array "RegisterBank", 31 0, 31 0;
v0x55ac45cd7e60_0 .net "STORE_wmask", 3 0, L_0x55ac45d22170;  1 drivers
v0x55ac45cd7f40_0 .net "Simm", 31 0, L_0x55ac45d10fd0;  1 drivers
v0x55ac45cd8020_0 .net "Uimm", 31 0, L_0x55ac45d10150;  1 drivers
v0x55ac45cd8100_0 .net *"_s1", 6 0, L_0x55ac45cfe040;  1 drivers
v0x55ac45cd81e0_0 .net *"_s101", 0 0, L_0x55ac45d11910;  1 drivers
v0x55ac45cd82c0_0 .net *"_s103", 5 0, L_0x55ac45d11b00;  1 drivers
v0x55ac45cd83a0_0 .net *"_s105", 3 0, L_0x55ac45d11ba0;  1 drivers
L_0x7fe876e54378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ac45cd8480_0 .net/2u *"_s106", 0 0, L_0x7fe876e54378;  1 drivers
v0x55ac45cd8560_0 .net *"_s111", 0 0, L_0x55ac45d12010;  1 drivers
v0x55ac45cd8640_0 .net *"_s112", 11 0, L_0x55ac45d12220;  1 drivers
v0x55ac45cd8720_0 .net *"_s115", 7 0, L_0x55ac45d12310;  1 drivers
v0x55ac45cd8800_0 .net *"_s117", 0 0, L_0x55ac45d12530;  1 drivers
v0x55ac45cd88e0_0 .net *"_s119", 9 0, L_0x55ac45d125d0;  1 drivers
L_0x7fe876e543c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ac45cd89c0_0 .net/2u *"_s120", 0 0, L_0x7fe876e543c0;  1 drivers
v0x55ac45cd8aa0_0 .net *"_s126", 0 0, L_0x55ac45b92100;  1 drivers
v0x55ac45cd8b80_0 .net *"_s13", 6 0, L_0x55ac45cfe510;  1 drivers
v0x55ac45cd8c60_0 .net *"_s131", 4 0, L_0x55ac45d12d90;  1 drivers
v0x55ac45cd8d40_0 .net *"_s133", 4 0, L_0x55ac45d12e80;  1 drivers
L_0x7fe876e54408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55ac45cd8e20_0 .net/2u *"_s138", 0 0, L_0x7fe876e54408;  1 drivers
L_0x7fe876e540f0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x55ac45cd8f00_0 .net/2u *"_s14", 6 0, L_0x7fe876e540f0;  1 drivers
v0x55ac45cd8fe0_0 .net *"_s140", 31 0, L_0x55ac45b921f0;  1 drivers
v0x55ac45cd90c0_0 .net *"_s142", 32 0, L_0x55ac45d13510;  1 drivers
L_0x7fe876e54450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ac45cd91a0_0 .net/2u *"_s144", 0 0, L_0x7fe876e54450;  1 drivers
v0x55ac45cd9280_0 .net *"_s146", 32 0, L_0x55ac45d13650;  1 drivers
v0x55ac45cd9360_0 .net *"_s148", 32 0, L_0x55ac45d13910;  1 drivers
L_0x7fe876e54498 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55ac45cd9440_0 .net/2u *"_s150", 32 0, L_0x7fe876e54498;  1 drivers
v0x55ac45cd9520_0 .net *"_s155", 31 0, L_0x55ac45d13da0;  1 drivers
L_0x7fe876e544e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ac45cd9600_0 .net/2u *"_s156", 31 0, L_0x7fe876e544e0;  1 drivers
v0x55ac45cd96e0_0 .net *"_s163", 0 0, L_0x55ac45d14260;  1 drivers
v0x55ac45cd97c0_0 .net *"_s165", 0 0, L_0x55ac45d14500;  1 drivers
v0x55ac45cd98a0_0 .net *"_s166", 0 0, L_0x55ac45b922e0;  1 drivers
v0x55ac45cd9980_0 .net *"_s169", 0 0, L_0x55ac45d145d0;  1 drivers
v0x55ac45cd9a60_0 .net *"_s171", 0 0, L_0x55ac45d14880;  1 drivers
v0x55ac45cd9b40_0 .net *"_s175", 0 0, L_0x55ac45d14d40;  1 drivers
v0x55ac45cd9c20_0 .net *"_s177", 0 0, L_0x55ac45d151f0;  1 drivers
v0x55ac45cd9d00_0 .net *"_s178", 0 0, L_0x55ac45bd4aa0;  1 drivers
v0x55ac45cd9de0_0 .net *"_s180", 32 0, L_0x55ac45d15560;  1 drivers
v0x55ac45cd9ec0_0 .net *"_s183", 4 0, L_0x55ac45d15650;  1 drivers
v0x55ac45cd9fa0_0 .net *"_s184", 32 0, L_0x55ac45d15930;  1 drivers
L_0x7fe876e54528 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55ac45cda080_0 .net/2u *"_s188", 2 0, L_0x7fe876e54528;  1 drivers
v0x55ac45cda160_0 .net *"_s19", 6 0, L_0x55ac45cfe760;  1 drivers
v0x55ac45cda240_0 .net *"_s190", 0 0, L_0x55ac45d15de0;  1 drivers
v0x55ac45cda300_0 .net *"_s193", 31 0, L_0x55ac45d15f20;  1 drivers
v0x55ac45cda3e0_0 .net *"_s199", 0 0, L_0x55ac45d16820;  1 drivers
L_0x7fe876e54060 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x55ac45cda4c0_0 .net/2u *"_s2", 6 0, L_0x7fe876e54060;  1 drivers
L_0x7fe876e54138 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x55ac45cda5a0_0 .net/2u *"_s20", 6 0, L_0x7fe876e54138;  1 drivers
v0x55ac45cda680_0 .net *"_s201", 0 0, L_0x55ac45d168c0;  1 drivers
v0x55ac45cda760_0 .net *"_s202", 31 0, L_0x55ac45d16be0;  1 drivers
v0x55ac45cda840_0 .net *"_s204", 31 0, L_0x55ac45d16d70;  1 drivers
L_0x7fe876e54570 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55ac45cda920_0 .net/2u *"_s208", 31 0, L_0x7fe876e54570;  1 drivers
v0x55ac45cdaa00_0 .net *"_s212", 0 0, L_0x55ac45b86380;  1 drivers
v0x55ac45cdaac0_0 .net *"_s214", 0 0, L_0x55ac45d176a0;  1 drivers
v0x55ac45cdab80_0 .net *"_s217", 30 0, L_0x55ac45d177b0;  1 drivers
L_0x7fe876e545b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ac45cdac60_0 .net/2u *"_s218", 0 0, L_0x7fe876e545b8;  1 drivers
v0x55ac45cdad40_0 .net *"_s220", 31 0, L_0x55ac45d178a0;  1 drivers
v0x55ac45cdae20_0 .net *"_s222", 31 0, L_0x55ac45d17c90;  1 drivers
v0x55ac45cdaf00_0 .net *"_s226", 31 0, L_0x55ac45d18270;  1 drivers
v0x55ac45cdafe0_0 .net *"_s230", 0 0, L_0x55ac45d18450;  1 drivers
v0x55ac45cdb0a0_0 .net *"_s232", 31 0, L_0x55ac45d18880;  1 drivers
v0x55ac45cdb180_0 .net *"_s234", 31 0, L_0x55ac45d18970;  1 drivers
v0x55ac45cdb260_0 .net *"_s236", 31 0, L_0x55ac45d18d90;  1 drivers
v0x55ac45cdb340_0 .net *"_s240", 31 0, L_0x55ac45d19300;  1 drivers
L_0x7fe876e54600 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ac45cdb420_0 .net *"_s243", 28 0, L_0x7fe876e54600;  1 drivers
L_0x7fe876e54648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55ac45cdb500_0 .net/2u *"_s244", 31 0, L_0x7fe876e54648;  1 drivers
v0x55ac45cdb5e0_0 .net *"_s246", 0 0, L_0x55ac45d193f0;  1 drivers
v0x55ac45cdb6a0_0 .net *"_s249", 0 0, L_0x55ac45d19830;  1 drivers
v0x55ac45cdb760_0 .net *"_s25", 6 0, L_0x55ac45cfea20;  1 drivers
v0x55ac45cdb840_0 .net *"_s250", 0 0, L_0x55ac45d198d0;  1 drivers
v0x55ac45cdb900_0 .net *"_s253", 0 0, L_0x55ac45d19990;  1 drivers
v0x55ac45cdb9c0_0 .net *"_s254", 0 0, L_0x55ac45d19d40;  1 drivers
v0x55ac45cdba80_0 .net *"_s257", 0 0, L_0x55ac45d19eb0;  1 drivers
v0x55ac45cdbb40_0 .net *"_s258", 0 0, L_0x55ac45d19f50;  1 drivers
L_0x7fe876e54180 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x55ac45cdbc00_0 .net/2u *"_s26", 6 0, L_0x7fe876e54180;  1 drivers
v0x55ac45cdbce0_0 .net *"_s260", 31 0, L_0x55ac45d1a010;  1 drivers
L_0x7fe876e54690 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ac45cdbdc0_0 .net *"_s263", 28 0, L_0x7fe876e54690;  1 drivers
L_0x7fe876e546d8 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x55ac45cdbea0_0 .net/2u *"_s264", 31 0, L_0x7fe876e546d8;  1 drivers
v0x55ac45cdbf80_0 .net *"_s266", 0 0, L_0x55ac45d1a470;  1 drivers
v0x55ac45cdc040_0 .net *"_s271", 1 0, L_0x55ac45d1a730;  1 drivers
L_0x7fe876e54720 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ac45cdc120_0 .net/2u *"_s272", 1 0, L_0x7fe876e54720;  1 drivers
v0x55ac45cdc200_0 .net *"_s277", 1 0, L_0x55ac45d1ac40;  1 drivers
L_0x7fe876e54768 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55ac45cdc2e0_0 .net/2u *"_s278", 1 0, L_0x7fe876e54768;  1 drivers
v0x55ac45cdc3c0_0 .net *"_s283", 0 0, L_0x55ac45d1b1a0;  1 drivers
v0x55ac45cdc4a0_0 .net *"_s285", 15 0, L_0x55ac45d1b5e0;  1 drivers
v0x55ac45cdc580_0 .net *"_s287", 15 0, L_0x55ac45d1b6d0;  1 drivers
v0x55ac45cdc660_0 .net *"_s291", 0 0, L_0x55ac45d1bc60;  1 drivers
v0x55ac45cdc740_0 .net *"_s293", 7 0, L_0x55ac45d1c070;  1 drivers
v0x55ac45cdc820_0 .net *"_s294", 15 0, L_0x55ac45d1c160;  1 drivers
L_0x7fe876e547b0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55ac45cdc900_0 .net *"_s297", 7 0, L_0x7fe876e547b0;  1 drivers
v0x55ac45cdc9e0_0 .net *"_s299", 7 0, L_0x55ac45d1c620;  1 drivers
v0x55ac45cdcac0_0 .net *"_s300", 15 0, L_0x55ac45d1c6c0;  1 drivers
L_0x7fe876e547f8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55ac45cdcba0_0 .net *"_s303", 7 0, L_0x7fe876e547f8;  1 drivers
v0x55ac45cdcc80_0 .net *"_s307", 0 0, L_0x55ac45d1cd20;  1 drivers
v0x55ac45cdcd60_0 .net *"_s309", 0 0, L_0x55ac45d1d160;  1 drivers
v0x55ac45cdce20_0 .net *"_s31", 6 0, L_0x55ac45cfec60;  1 drivers
v0x55ac45cdcf00_0 .net *"_s311", 0 0, L_0x55ac45d1d250;  1 drivers
v0x55ac45cdcfe0_0 .net *"_s313", 0 0, L_0x55ac45d1d6f0;  1 drivers
v0x55ac45cdd0c0_0 .net *"_s314", 0 0, L_0x55ac45d1d820;  1 drivers
v0x55ac45cdd1a0_0 .net *"_s318", 23 0, L_0x55ac45d1de30;  1 drivers
L_0x7fe876e541c8 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x55ac45cdd280_0 .net/2u *"_s32", 6 0, L_0x7fe876e541c8;  1 drivers
v0x55ac45cdd360_0 .net *"_s320", 39 0, L_0x55ac45d1e0c0;  1 drivers
v0x55ac45cdd440_0 .net *"_s322", 15 0, L_0x55ac45d1e530;  1 drivers
v0x55ac45cdd520_0 .net *"_s324", 31 0, L_0x55ac45d1e9e0;  1 drivers
v0x55ac45cdd600_0 .net *"_s326", 39 0, L_0x55ac45d1ee60;  1 drivers
L_0x7fe876e54840 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55ac45cdd6e0_0 .net *"_s329", 7 0, L_0x7fe876e54840;  1 drivers
v0x55ac45cdd7c0_0 .net *"_s330", 39 0, L_0x55ac45d1efa0;  1 drivers
L_0x7fe876e54888 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55ac45cdd8a0_0 .net *"_s333", 7 0, L_0x7fe876e54888;  1 drivers
v0x55ac45cdd980_0 .net *"_s334", 39 0, L_0x55ac45d1f4c0;  1 drivers
v0x55ac45cdda60_0 .net *"_s336", 39 0, L_0x55ac45d1f650;  1 drivers
v0x55ac45cddb40_0 .net *"_s343", 7 0, L_0x55ac45d1fcd0;  1 drivers
v0x55ac45cddc20_0 .net *"_s347", 0 0, L_0x55ac45d20180;  1 drivers
v0x55ac45cddd00_0 .net *"_s349", 7 0, L_0x55ac45d202b0;  1 drivers
v0x55ac45cddde0_0 .net *"_s351", 7 0, L_0x55ac45d20800;  1 drivers
v0x55ac45cddec0_0 .net *"_s352", 7 0, L_0x55ac45d208a0;  1 drivers
v0x55ac45cddfa0_0 .net *"_s357", 0 0, L_0x55ac45d20430;  1 drivers
v0x55ac45cde080_0 .net *"_s359", 7 0, L_0x55ac45d204d0;  1 drivers
v0x55ac45cde970_0 .net *"_s361", 7 0, L_0x55ac45d20570;  1 drivers
v0x55ac45cdea50_0 .net *"_s362", 7 0, L_0x55ac45d20610;  1 drivers
v0x55ac45cdeb30_0 .net *"_s368", 0 0, L_0x55ac45d20ed0;  1 drivers
v0x55ac45cdec10_0 .net *"_s37", 6 0, L_0x55ac45cfee90;  1 drivers
v0x55ac45cdecf0_0 .net *"_s370", 7 0, L_0x55ac45d20940;  1 drivers
v0x55ac45cdedd0_0 .net *"_s372", 0 0, L_0x55ac45d209e0;  1 drivers
v0x55ac45cdeeb0_0 .net *"_s374", 7 0, L_0x55ac45d20a80;  1 drivers
v0x55ac45cdef90_0 .net *"_s376", 7 0, L_0x55ac45d20b20;  1 drivers
v0x55ac45cdf070_0 .net *"_s377", 7 0, L_0x55ac45d20bc0;  1 drivers
v0x55ac45cdf150_0 .net *"_s379", 7 0, L_0x55ac45d213f0;  1 drivers
L_0x7fe876e54210 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x55ac45cdf230_0 .net/2u *"_s38", 6 0, L_0x7fe876e54210;  1 drivers
v0x55ac45cdf310_0 .net *"_s382", 0 0, L_0x55ac45d210b0;  1 drivers
v0x55ac45cdf3f0_0 .net *"_s384", 0 0, L_0x55ac45d21260;  1 drivers
L_0x7fe876e548d0 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x55ac45cdf4d0_0 .net/2u *"_s385", 3 0, L_0x7fe876e548d0;  1 drivers
L_0x7fe876e54918 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x55ac45cdf5b0_0 .net/2u *"_s387", 3 0, L_0x7fe876e54918;  1 drivers
v0x55ac45cdf690_0 .net *"_s389", 3 0, L_0x55ac45d21300;  1 drivers
v0x55ac45cdf770_0 .net *"_s392", 0 0, L_0x55ac45d219d0;  1 drivers
L_0x7fe876e54960 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x55ac45cdf850_0 .net/2u *"_s393", 3 0, L_0x7fe876e54960;  1 drivers
L_0x7fe876e549a8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x55ac45cdf930_0 .net/2u *"_s395", 3 0, L_0x7fe876e549a8;  1 drivers
v0x55ac45cdfa10_0 .net *"_s397", 3 0, L_0x55ac45d21490;  1 drivers
v0x55ac45cdfaf0_0 .net *"_s399", 3 0, L_0x55ac45d21620;  1 drivers
v0x55ac45cdfbd0_0 .net *"_s402", 0 0, L_0x55ac45d217b0;  1 drivers
L_0x7fe876e549f0 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x55ac45cdfcb0_0 .net/2u *"_s403", 3 0, L_0x7fe876e549f0;  1 drivers
L_0x7fe876e54a38 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x55ac45cdfd90_0 .net/2u *"_s405", 3 0, L_0x7fe876e54a38;  1 drivers
v0x55ac45cdfe70_0 .net *"_s407", 3 0, L_0x55ac45d21850;  1 drivers
L_0x7fe876e54a80 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x55ac45cdff50_0 .net/2u *"_s409", 3 0, L_0x7fe876e54a80;  1 drivers
v0x55ac45ce0030_0 .net *"_s411", 3 0, L_0x55ac45d22030;  1 drivers
v0x55ac45ce0110_0 .net *"_s415", 31 0, L_0x55ac45d21ac0;  1 drivers
L_0x7fe876e54ac8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ac45ce01f0_0 .net *"_s418", 28 0, L_0x7fe876e54ac8;  1 drivers
L_0x7fe876e54b10 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55ac45ce02d0_0 .net/2u *"_s419", 31 0, L_0x7fe876e54b10;  1 drivers
v0x55ac45ce03b0_0 .net *"_s421", 0 0, L_0x55ac45d21bb0;  1 drivers
v0x55ac45ce0470_0 .net *"_s423", 31 0, L_0x55ac45d21cf0;  1 drivers
L_0x7fe876e54b58 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ac45ce0550_0 .net *"_s426", 28 0, L_0x7fe876e54b58;  1 drivers
L_0x7fe876e54ba0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ac45ce0630_0 .net/2u *"_s427", 31 0, L_0x7fe876e54ba0;  1 drivers
v0x55ac45ce0710_0 .net *"_s429", 0 0, L_0x55ac45d21d90;  1 drivers
v0x55ac45ce07d0_0 .net *"_s43", 6 0, L_0x55ac45cff120;  1 drivers
v0x55ac45ce08b0_0 .net *"_s431", 0 0, L_0x55ac45d21ed0;  1 drivers
v0x55ac45ce0970_0 .net *"_s435", 31 0, L_0x55ac45d22920;  1 drivers
L_0x7fe876e54be8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ac45ce0a50_0 .net *"_s438", 28 0, L_0x7fe876e54be8;  1 drivers
L_0x7fe876e54c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ac45ce0b30_0 .net/2u *"_s439", 31 0, L_0x7fe876e54c30;  1 drivers
L_0x7fe876e54258 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x55ac45ce0c10_0 .net/2u *"_s44", 6 0, L_0x7fe876e54258;  1 drivers
v0x55ac45ce0cf0_0 .net *"_s441", 0 0, L_0x55ac45d22260;  1 drivers
v0x55ac45ce0db0_0 .net *"_s443", 31 0, L_0x55ac45d223a0;  1 drivers
L_0x7fe876e54c78 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ac45ce0e90_0 .net *"_s446", 28 0, L_0x7fe876e54c78;  1 drivers
L_0x7fe876e54cc0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55ac45ce0f70_0 .net/2u *"_s447", 31 0, L_0x7fe876e54cc0;  1 drivers
v0x55ac45ce1050_0 .net *"_s449", 0 0, L_0x55ac45d22490;  1 drivers
v0x55ac45ce1110_0 .net *"_s453", 31 0, L_0x55ac45d22ee0;  1 drivers
L_0x7fe876e54d08 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ac45ce11f0_0 .net *"_s456", 28 0, L_0x7fe876e54d08;  1 drivers
L_0x7fe876e54d50 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x55ac45ce12d0_0 .net/2u *"_s457", 31 0, L_0x7fe876e54d50;  1 drivers
v0x55ac45ce13b0_0 .net *"_s459", 0 0, L_0x55ac45d229c0;  1 drivers
v0x55ac45ce1470_0 .net *"_s461", 3 0, L_0x55ac45d22b00;  1 drivers
v0x55ac45ce1550_0 .net *"_s49", 6 0, L_0x55ac45cff480;  1 drivers
L_0x7fe876e542a0 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x55ac45ce1630_0 .net/2u *"_s50", 6 0, L_0x7fe876e542a0;  1 drivers
v0x55ac45ce1710_0 .net *"_s55", 6 0, L_0x55ac45cff730;  1 drivers
L_0x7fe876e542e8 .functor BUFT 1, C4<1110011>, C4<0>, C4<0>, C4<0>;
v0x55ac45ce17f0_0 .net/2u *"_s56", 6 0, L_0x7fe876e542e8;  1 drivers
v0x55ac45ce18d0_0 .net *"_s7", 6 0, L_0x55ac45cfe280;  1 drivers
v0x55ac45ce19b0_0 .net *"_s71", 0 0, L_0x55ac45cffe90;  1 drivers
v0x55ac45ce1a90_0 .net *"_s73", 18 0, L_0x55ac45d00040;  1 drivers
L_0x7fe876e54330 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ac45ce1b70_0 .net/2u *"_s74", 11 0, L_0x7fe876e54330;  1 drivers
v0x55ac45ce1c50_0 .net *"_s79", 0 0, L_0x55ac45d10430;  1 drivers
L_0x7fe876e540a8 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x55ac45ce1d30_0 .net/2u *"_s8", 6 0, L_0x7fe876e540a8;  1 drivers
v0x55ac45ce1e10_0 .net *"_s80", 20 0, L_0x55ac45d104d0;  1 drivers
v0x55ac45ce1ef0_0 .net *"_s83", 10 0, L_0x55ac45d108d0;  1 drivers
v0x55ac45ce1fd0_0 .net *"_s87", 0 0, L_0x55ac45d10b70;  1 drivers
v0x55ac45ce20b0_0 .net *"_s88", 20 0, L_0x55ac45d10c10;  1 drivers
v0x55ac45ce2190_0 .net *"_s91", 5 0, L_0x55ac45d110f0;  1 drivers
v0x55ac45ce2270_0 .net *"_s93", 4 0, L_0x55ac45d11190;  1 drivers
v0x55ac45ce2350_0 .net *"_s97", 0 0, L_0x55ac45d11430;  1 drivers
v0x55ac45ce2430_0 .net *"_s98", 19 0, L_0x55ac45d11610;  1 drivers
v0x55ac45ce2510_0 .net "aluIn1", 31 0, L_0x55ac45b92010;  1 drivers
v0x55ac45ce25f0_0 .net "aluIn2", 31 0, L_0x55ac45d12ab0;  1 drivers
v0x55ac45ce26d0_0 .net "aluMinus", 32 0, L_0x55ac45d13a80;  1 drivers
v0x55ac45ce27b0_0 .var "aluOut", 31 0;
v0x55ac45ce2890_0 .net "aluPlus", 31 0, L_0x55ac45d13210;  1 drivers
v0x55ac45ce2970_0 .net "clk", 0 0, L_0x55ac45d24950;  alias, 1 drivers
v0x55ac45ce2a30_0 .net "funct3", 2 0, L_0x55ac45cffdc0;  1 drivers
v0x55ac45ce2b10_0 .net "funct7", 6 0, L_0x55ac45cffc20;  1 drivers
v0x55ac45ce2bf0_0 .var/i "i", 31 0;
v0x55ac45ce2cd0_0 .var "instr", 31 0;
v0x55ac45ce2db0_0 .net "isALUimm", 0 0, L_0x55ac45cfe370;  1 drivers
v0x55ac45ce2e70_0 .net "isALUreg", 0 0, L_0x55ac45cfe110;  1 drivers
v0x55ac45ce2f30_0 .net "isAUIPC", 0 0, L_0x55ac45cfed00;  1 drivers
v0x55ac45ce2ff0_0 .net "isBranch", 0 0, L_0x55ac45cfe5b0;  1 drivers
v0x55ac45ce30b0_0 .net "isJAL", 0 0, L_0x55ac45cfeac0;  1 drivers
v0x55ac45ce3170_0 .net "isJALR", 0 0, L_0x55ac45cfe890;  1 drivers
v0x55ac45ce3230_0 .net "isLUI", 0 0, L_0x55ac45cfef30;  1 drivers
v0x55ac45ce32f0_0 .net "isLoad", 0 0, L_0x55ac45cff2d0;  1 drivers
v0x55ac45ce33b0_0 .net "isSYSTEM", 0 0, L_0x55ac45cff7d0;  1 drivers
v0x55ac45ce3470_0 .net "isStore", 0 0, L_0x55ac45cff520;  1 drivers
v0x55ac45ce3530_0 .net "leftshift", 31 0, L_0x55ac45d164c0;  1 drivers
v0x55ac45ce3610_0 .net "loadstore_addr", 31 0, L_0x55ac45d183b0;  1 drivers
v0x55ac45ce36f0_0 .net "mem_addr", 31 0, L_0x55ac45d22830;  alias, 1 drivers
v0x55ac45ce37d0_0 .net "mem_byteAccess", 0 0, L_0x55ac45d1ab00;  1 drivers
v0x55ac45ce3890_0 .net "mem_halfwordAccess", 0 0, L_0x55ac45d1b0b0;  1 drivers
v0x55ac45ce3950_0 .net "mem_rdata", 31 0, L_0x55ac45d24810;  alias, 1 drivers
v0x55ac45ce3a30_0 .net "mem_rstrb", 0 0, L_0x55ac45d1a6c0;  alias, 1 drivers
v0x55ac45ce3af0_0 .net "mem_wdata", 31 0, L_0x55ac45d20d90;  alias, 1 drivers
v0x55ac45ce3bd0_0 .net "mem_wmask", 3 0, L_0x55ac45d22c80;  alias, 1 drivers
v0x55ac45ce3cb0_0 .net "nextPC", 31 0, L_0x55ac45d17e20;  1 drivers
v0x55ac45ce3d90_0 .net "rdId", 4 0, L_0x55ac45cffb50;  1 drivers
v0x55ac45ce3e70_0 .net "resetn", 0 0, L_0x55ac45d249c0;  alias, 1 drivers
v0x55ac45ce3f30_0 .var "rs1", 31 0;
v0x55ac45ce4010_0 .net "rs1Id", 4 0, L_0x55ac45cff9f0;  1 drivers
v0x55ac45ce40f0_0 .var "rs2", 31 0;
v0x55ac45ce41d0_0 .net "rs2Id", 4 0, L_0x55ac45cff690;  1 drivers
v0x55ac45ce42b0_0 .net "shamt", 4 0, L_0x55ac45d130d0;  1 drivers
v0x55ac45ce4390_0 .net "shifter", 31 0, L_0x55ac45d15aa0;  1 drivers
v0x55ac45ce4470_0 .net "shifter_in", 31 0, L_0x55ac45d16220;  1 drivers
v0x55ac45ce4550_0 .var "state", 2 0;
v0x55ac45ce4630_0 .var "takeBranch", 0 0;
v0x55ac45ce46f0_0 .net "writeBackData", 31 0, L_0x55ac45d18ed0;  1 drivers
v0x55ac45ce47d0_0 .net "writeBackEn", 0 0, L_0x55ac45d1a5b0;  1 drivers
E_0x55ac45b85c80 .event posedge, v0x55ac45ce2970_0;
E_0x55ac45b85e80 .event edge, v0x55ac45ce2a30_0, v0x55ac45cb8290_0, v0x55ac45cd7980_0, v0x55ac45cd7a40_0;
E_0x55ac45b86080/0 .event edge, v0x55ac45ce2a30_0, v0x55ac45ce2b10_0, v0x55ac45ce2cd0_0, v0x55ac45ce26d0_0;
E_0x55ac45b86080/1 .event edge, v0x55ac45ce2890_0, v0x55ac45ce3530_0, v0x55ac45cd7980_0, v0x55ac45cd7a40_0;
E_0x55ac45b86080/2 .event edge, v0x55ac45ce2510_0, v0x55ac45ce25f0_0, v0x55ac45ce4390_0;
E_0x55ac45b86080 .event/or E_0x55ac45b86080/0, E_0x55ac45b86080/1, E_0x55ac45b86080/2;
L_0x55ac45cfe040 .part v0x55ac45ce2cd0_0, 0, 7;
L_0x55ac45cfe110 .cmp/eq 7, L_0x55ac45cfe040, L_0x7fe876e54060;
L_0x55ac45cfe280 .part v0x55ac45ce2cd0_0, 0, 7;
L_0x55ac45cfe370 .cmp/eq 7, L_0x55ac45cfe280, L_0x7fe876e540a8;
L_0x55ac45cfe510 .part v0x55ac45ce2cd0_0, 0, 7;
L_0x55ac45cfe5b0 .cmp/eq 7, L_0x55ac45cfe510, L_0x7fe876e540f0;
L_0x55ac45cfe760 .part v0x55ac45ce2cd0_0, 0, 7;
L_0x55ac45cfe890 .cmp/eq 7, L_0x55ac45cfe760, L_0x7fe876e54138;
L_0x55ac45cfea20 .part v0x55ac45ce2cd0_0, 0, 7;
L_0x55ac45cfeac0 .cmp/eq 7, L_0x55ac45cfea20, L_0x7fe876e54180;
L_0x55ac45cfec60 .part v0x55ac45ce2cd0_0, 0, 7;
L_0x55ac45cfed00 .cmp/eq 7, L_0x55ac45cfec60, L_0x7fe876e541c8;
L_0x55ac45cfee90 .part v0x55ac45ce2cd0_0, 0, 7;
L_0x55ac45cfef30 .cmp/eq 7, L_0x55ac45cfee90, L_0x7fe876e54210;
L_0x55ac45cff120 .part v0x55ac45ce2cd0_0, 0, 7;
L_0x55ac45cff2d0 .cmp/eq 7, L_0x55ac45cff120, L_0x7fe876e54258;
L_0x55ac45cff480 .part v0x55ac45ce2cd0_0, 0, 7;
L_0x55ac45cff520 .cmp/eq 7, L_0x55ac45cff480, L_0x7fe876e542a0;
L_0x55ac45cff730 .part v0x55ac45ce2cd0_0, 0, 7;
L_0x55ac45cff7d0 .cmp/eq 7, L_0x55ac45cff730, L_0x7fe876e542e8;
L_0x55ac45cff690 .part v0x55ac45ce2cd0_0, 20, 5;
L_0x55ac45cff9f0 .part v0x55ac45ce2cd0_0, 15, 5;
L_0x55ac45cffb50 .part v0x55ac45ce2cd0_0, 7, 5;
L_0x55ac45cffc20 .part v0x55ac45ce2cd0_0, 25, 7;
L_0x55ac45cffdc0 .part v0x55ac45ce2cd0_0, 12, 3;
L_0x55ac45cffe90 .part v0x55ac45ce2cd0_0, 31, 1;
L_0x55ac45d00040 .part v0x55ac45ce2cd0_0, 12, 19;
L_0x55ac45d10150 .concat [ 12 19 1 0], L_0x7fe876e54330, L_0x55ac45d00040, L_0x55ac45cffe90;
L_0x55ac45d10430 .part v0x55ac45ce2cd0_0, 31, 1;
LS_0x55ac45d104d0_0_0 .concat [ 1 1 1 1], L_0x55ac45d10430, L_0x55ac45d10430, L_0x55ac45d10430, L_0x55ac45d10430;
LS_0x55ac45d104d0_0_4 .concat [ 1 1 1 1], L_0x55ac45d10430, L_0x55ac45d10430, L_0x55ac45d10430, L_0x55ac45d10430;
LS_0x55ac45d104d0_0_8 .concat [ 1 1 1 1], L_0x55ac45d10430, L_0x55ac45d10430, L_0x55ac45d10430, L_0x55ac45d10430;
LS_0x55ac45d104d0_0_12 .concat [ 1 1 1 1], L_0x55ac45d10430, L_0x55ac45d10430, L_0x55ac45d10430, L_0x55ac45d10430;
LS_0x55ac45d104d0_0_16 .concat [ 1 1 1 1], L_0x55ac45d10430, L_0x55ac45d10430, L_0x55ac45d10430, L_0x55ac45d10430;
LS_0x55ac45d104d0_0_20 .concat [ 1 0 0 0], L_0x55ac45d10430;
LS_0x55ac45d104d0_1_0 .concat [ 4 4 4 4], LS_0x55ac45d104d0_0_0, LS_0x55ac45d104d0_0_4, LS_0x55ac45d104d0_0_8, LS_0x55ac45d104d0_0_12;
LS_0x55ac45d104d0_1_4 .concat [ 4 1 0 0], LS_0x55ac45d104d0_0_16, LS_0x55ac45d104d0_0_20;
L_0x55ac45d104d0 .concat [ 16 5 0 0], LS_0x55ac45d104d0_1_0, LS_0x55ac45d104d0_1_4;
L_0x55ac45d108d0 .part v0x55ac45ce2cd0_0, 20, 11;
L_0x55ac45d10970 .concat [ 11 21 0 0], L_0x55ac45d108d0, L_0x55ac45d104d0;
L_0x55ac45d10b70 .part v0x55ac45ce2cd0_0, 31, 1;
LS_0x55ac45d10c10_0_0 .concat [ 1 1 1 1], L_0x55ac45d10b70, L_0x55ac45d10b70, L_0x55ac45d10b70, L_0x55ac45d10b70;
LS_0x55ac45d10c10_0_4 .concat [ 1 1 1 1], L_0x55ac45d10b70, L_0x55ac45d10b70, L_0x55ac45d10b70, L_0x55ac45d10b70;
LS_0x55ac45d10c10_0_8 .concat [ 1 1 1 1], L_0x55ac45d10b70, L_0x55ac45d10b70, L_0x55ac45d10b70, L_0x55ac45d10b70;
LS_0x55ac45d10c10_0_12 .concat [ 1 1 1 1], L_0x55ac45d10b70, L_0x55ac45d10b70, L_0x55ac45d10b70, L_0x55ac45d10b70;
LS_0x55ac45d10c10_0_16 .concat [ 1 1 1 1], L_0x55ac45d10b70, L_0x55ac45d10b70, L_0x55ac45d10b70, L_0x55ac45d10b70;
LS_0x55ac45d10c10_0_20 .concat [ 1 0 0 0], L_0x55ac45d10b70;
LS_0x55ac45d10c10_1_0 .concat [ 4 4 4 4], LS_0x55ac45d10c10_0_0, LS_0x55ac45d10c10_0_4, LS_0x55ac45d10c10_0_8, LS_0x55ac45d10c10_0_12;
LS_0x55ac45d10c10_1_4 .concat [ 4 1 0 0], LS_0x55ac45d10c10_0_16, LS_0x55ac45d10c10_0_20;
L_0x55ac45d10c10 .concat [ 16 5 0 0], LS_0x55ac45d10c10_1_0, LS_0x55ac45d10c10_1_4;
L_0x55ac45d110f0 .part v0x55ac45ce2cd0_0, 25, 6;
L_0x55ac45d11190 .part v0x55ac45ce2cd0_0, 7, 5;
L_0x55ac45d10fd0 .concat [ 5 6 21 0], L_0x55ac45d11190, L_0x55ac45d110f0, L_0x55ac45d10c10;
L_0x55ac45d11430 .part v0x55ac45ce2cd0_0, 31, 1;
LS_0x55ac45d11610_0_0 .concat [ 1 1 1 1], L_0x55ac45d11430, L_0x55ac45d11430, L_0x55ac45d11430, L_0x55ac45d11430;
LS_0x55ac45d11610_0_4 .concat [ 1 1 1 1], L_0x55ac45d11430, L_0x55ac45d11430, L_0x55ac45d11430, L_0x55ac45d11430;
LS_0x55ac45d11610_0_8 .concat [ 1 1 1 1], L_0x55ac45d11430, L_0x55ac45d11430, L_0x55ac45d11430, L_0x55ac45d11430;
LS_0x55ac45d11610_0_12 .concat [ 1 1 1 1], L_0x55ac45d11430, L_0x55ac45d11430, L_0x55ac45d11430, L_0x55ac45d11430;
LS_0x55ac45d11610_0_16 .concat [ 1 1 1 1], L_0x55ac45d11430, L_0x55ac45d11430, L_0x55ac45d11430, L_0x55ac45d11430;
LS_0x55ac45d11610_1_0 .concat [ 4 4 4 4], LS_0x55ac45d11610_0_0, LS_0x55ac45d11610_0_4, LS_0x55ac45d11610_0_8, LS_0x55ac45d11610_0_12;
LS_0x55ac45d11610_1_4 .concat [ 4 0 0 0], LS_0x55ac45d11610_0_16;
L_0x55ac45d11610 .concat [ 16 4 0 0], LS_0x55ac45d11610_1_0, LS_0x55ac45d11610_1_4;
L_0x55ac45d11910 .part v0x55ac45ce2cd0_0, 7, 1;
L_0x55ac45d11b00 .part v0x55ac45ce2cd0_0, 25, 6;
L_0x55ac45d11ba0 .part v0x55ac45ce2cd0_0, 8, 4;
LS_0x55ac45d11e00_0_0 .concat [ 1 4 6 1], L_0x7fe876e54378, L_0x55ac45d11ba0, L_0x55ac45d11b00, L_0x55ac45d11910;
LS_0x55ac45d11e00_0_4 .concat [ 20 0 0 0], L_0x55ac45d11610;
L_0x55ac45d11e00 .concat [ 12 20 0 0], LS_0x55ac45d11e00_0_0, LS_0x55ac45d11e00_0_4;
L_0x55ac45d12010 .part v0x55ac45ce2cd0_0, 31, 1;
LS_0x55ac45d12220_0_0 .concat [ 1 1 1 1], L_0x55ac45d12010, L_0x55ac45d12010, L_0x55ac45d12010, L_0x55ac45d12010;
LS_0x55ac45d12220_0_4 .concat [ 1 1 1 1], L_0x55ac45d12010, L_0x55ac45d12010, L_0x55ac45d12010, L_0x55ac45d12010;
LS_0x55ac45d12220_0_8 .concat [ 1 1 1 1], L_0x55ac45d12010, L_0x55ac45d12010, L_0x55ac45d12010, L_0x55ac45d12010;
L_0x55ac45d12220 .concat [ 4 4 4 0], LS_0x55ac45d12220_0_0, LS_0x55ac45d12220_0_4, LS_0x55ac45d12220_0_8;
L_0x55ac45d12310 .part v0x55ac45ce2cd0_0, 12, 8;
L_0x55ac45d12530 .part v0x55ac45ce2cd0_0, 20, 1;
L_0x55ac45d125d0 .part v0x55ac45ce2cd0_0, 21, 10;
LS_0x55ac45d12800_0_0 .concat [ 1 10 1 8], L_0x7fe876e543c0, L_0x55ac45d125d0, L_0x55ac45d12530, L_0x55ac45d12310;
LS_0x55ac45d12800_0_4 .concat [ 12 0 0 0], L_0x55ac45d12220;
L_0x55ac45d12800 .concat [ 20 12 0 0], LS_0x55ac45d12800_0_0, LS_0x55ac45d12800_0_4;
L_0x55ac45d12ab0 .functor MUXZ 32, L_0x55ac45d10970, v0x55ac45ce40f0_0, L_0x55ac45b92100, C4<>;
L_0x55ac45d12d90 .part v0x55ac45ce40f0_0, 0, 5;
L_0x55ac45d12e80 .part v0x55ac45ce2cd0_0, 20, 5;
L_0x55ac45d130d0 .functor MUXZ 5, L_0x55ac45d12e80, L_0x55ac45d12d90, L_0x55ac45cfe110, C4<>;
L_0x55ac45d13210 .arith/sum 32, L_0x55ac45b92010, L_0x55ac45d12ab0;
L_0x55ac45d13510 .concat [ 32 1 0 0], L_0x55ac45b921f0, L_0x7fe876e54408;
L_0x55ac45d13650 .concat [ 32 1 0 0], L_0x55ac45b92010, L_0x7fe876e54450;
L_0x55ac45d13910 .arith/sum 33, L_0x55ac45d13510, L_0x55ac45d13650;
L_0x55ac45d13a80 .arith/sum 33, L_0x55ac45d13910, L_0x7fe876e54498;
L_0x55ac45d13da0 .part L_0x55ac45d13a80, 0, 32;
L_0x55ac45d13e90 .cmp/eq 32, L_0x55ac45d13da0, L_0x7fe876e544e0;
L_0x55ac45d141c0 .part L_0x55ac45d13a80, 32, 1;
L_0x55ac45d14260 .part L_0x55ac45b92010, 31, 1;
L_0x55ac45d14500 .part L_0x55ac45d12ab0, 31, 1;
L_0x55ac45d145d0 .part L_0x55ac45b92010, 31, 1;
L_0x55ac45d14880 .part L_0x55ac45d13a80, 32, 1;
L_0x55ac45d149b0 .functor MUXZ 1, L_0x55ac45d14880, L_0x55ac45d145d0, L_0x55ac45b922e0, C4<>;
L_0x55ac45d14d40 .part v0x55ac45ce2cd0_0, 30, 1;
L_0x55ac45d151f0 .part L_0x55ac45b92010, 31, 1;
L_0x55ac45d15560 .concat [ 32 1 0 0], L_0x55ac45d16220, L_0x55ac45bd4aa0;
L_0x55ac45d15650 .part L_0x55ac45d12ab0, 0, 5;
L_0x55ac45d15930 .shift/rs 33, L_0x55ac45d15560, L_0x55ac45d15650;
L_0x55ac45d15aa0 .part L_0x55ac45d15930, 0, 32;
L_0x55ac45d15de0 .cmp/eq 3, L_0x55ac45cffdc0, L_0x7fe876e54528;
L_0x55ac45d15f20 .ufunc TD_bench.uut.CPU.flip32, 32, L_0x55ac45b92010 (v0x55ac45cc0ad0_0) v0x55ac45cc03e0_0 S_0x55ac45c73f50;
L_0x55ac45d16220 .functor MUXZ 32, L_0x55ac45b92010, L_0x55ac45d15f20, L_0x55ac45d15de0, C4<>;
L_0x55ac45d164c0 .ufunc TD_bench.uut.CPU.flip32, 32, L_0x55ac45d15aa0 (v0x55ac45cc0ad0_0) v0x55ac45cc03e0_0 S_0x55ac45c73f50;
L_0x55ac45d16820 .part v0x55ac45ce2cd0_0, 3, 1;
L_0x55ac45d168c0 .part v0x55ac45ce2cd0_0, 4, 1;
L_0x55ac45d16be0 .functor MUXZ 32, L_0x55ac45d11e00, L_0x55ac45d10150, L_0x55ac45d168c0, C4<>;
L_0x55ac45d16d70 .functor MUXZ 32, L_0x55ac45d16be0, L_0x55ac45d12800, L_0x55ac45d16820, C4<>;
L_0x55ac45d17190 .arith/sum 32, v0x55ac45cd7b00_0, L_0x55ac45d16d70;
L_0x55ac45d17280 .arith/sum 32, v0x55ac45cd7b00_0, L_0x7fe876e54570;
L_0x55ac45d177b0 .part L_0x55ac45d13210, 1, 31;
L_0x55ac45d178a0 .concat [ 1 31 0 0], L_0x7fe876e545b8, L_0x55ac45d177b0;
L_0x55ac45d17c90 .functor MUXZ 32, L_0x55ac45d17280, L_0x55ac45d178a0, L_0x55ac45cfe890, C4<>;
L_0x55ac45d17e20 .functor MUXZ 32, L_0x55ac45d17c90, L_0x55ac45d17190, L_0x55ac45d176a0, C4<>;
L_0x55ac45d18270 .functor MUXZ 32, L_0x55ac45d10970, L_0x55ac45d10fd0, L_0x55ac45cff520, C4<>;
L_0x55ac45d183b0 .arith/sum 32, v0x55ac45ce3f30_0, L_0x55ac45d18270;
L_0x55ac45d18880 .functor MUXZ 32, v0x55ac45ce27b0_0, L_0x55ac45d1fb90, L_0x55ac45cff2d0, C4<>;
L_0x55ac45d18970 .functor MUXZ 32, L_0x55ac45d18880, L_0x55ac45d17190, L_0x55ac45cfed00, C4<>;
L_0x55ac45d18d90 .functor MUXZ 32, L_0x55ac45d18970, L_0x55ac45d10150, L_0x55ac45cfef30, C4<>;
L_0x55ac45d18ed0 .functor MUXZ 32, L_0x55ac45d18d90, L_0x55ac45d17280, L_0x55ac45d18450, C4<>;
L_0x55ac45d19300 .concat [ 3 29 0 0], v0x55ac45ce4550_0, L_0x7fe876e54600;
L_0x55ac45d193f0 .cmp/eq 32, L_0x55ac45d19300, L_0x7fe876e54648;
L_0x55ac45d19830 .reduce/nor L_0x55ac45cfe5b0;
L_0x55ac45d19990 .reduce/nor L_0x55ac45cff520;
L_0x55ac45d19eb0 .reduce/nor L_0x55ac45cff2d0;
L_0x55ac45d1a010 .concat [ 3 29 0 0], v0x55ac45ce4550_0, L_0x7fe876e54690;
L_0x55ac45d1a470 .cmp/eq 32, L_0x55ac45d1a010, L_0x7fe876e546d8;
L_0x55ac45d1a730 .part L_0x55ac45cffdc0, 0, 2;
L_0x55ac45d1ab00 .cmp/eq 2, L_0x55ac45d1a730, L_0x7fe876e54720;
L_0x55ac45d1ac40 .part L_0x55ac45cffdc0, 0, 2;
L_0x55ac45d1b0b0 .cmp/eq 2, L_0x55ac45d1ac40, L_0x7fe876e54768;
L_0x55ac45d1b1a0 .part L_0x55ac45d183b0, 1, 1;
L_0x55ac45d1b5e0 .part L_0x55ac45d24810, 16, 16;
L_0x55ac45d1b6d0 .part L_0x55ac45d24810, 0, 16;
L_0x55ac45d1bad0 .functor MUXZ 16, L_0x55ac45d1b6d0, L_0x55ac45d1b5e0, L_0x55ac45d1b1a0, C4<>;
L_0x55ac45d1bc60 .part L_0x55ac45d183b0, 0, 1;
L_0x55ac45d1c070 .part L_0x55ac45d1bad0, 8, 8;
L_0x55ac45d1c160 .concat [ 8 8 0 0], L_0x55ac45d1c070, L_0x7fe876e547b0;
L_0x55ac45d1c620 .part L_0x55ac45d1bad0, 0, 8;
L_0x55ac45d1c6c0 .concat [ 8 8 0 0], L_0x55ac45d1c620, L_0x7fe876e547f8;
L_0x55ac45d1cb90 .functor MUXZ 16, L_0x55ac45d1c6c0, L_0x55ac45d1c160, L_0x55ac45d1bc60, C4<>;
L_0x55ac45d1cd20 .part L_0x55ac45cffdc0, 2, 1;
L_0x55ac45d1d160 .reduce/nor L_0x55ac45d1cd20;
L_0x55ac45d1d250 .part L_0x55ac45d1cb90, 7, 1;
L_0x55ac45d1d6f0 .part L_0x55ac45d1bad0, 15, 1;
L_0x55ac45d1d820 .functor MUXZ 1, L_0x55ac45d1d6f0, L_0x55ac45d1d250, L_0x55ac45d1ab00, C4<>;
LS_0x55ac45d1de30_0_0 .concat [ 1 1 1 1], L_0x55ac45d1dd20, L_0x55ac45d1dd20, L_0x55ac45d1dd20, L_0x55ac45d1dd20;
LS_0x55ac45d1de30_0_4 .concat [ 1 1 1 1], L_0x55ac45d1dd20, L_0x55ac45d1dd20, L_0x55ac45d1dd20, L_0x55ac45d1dd20;
LS_0x55ac45d1de30_0_8 .concat [ 1 1 1 1], L_0x55ac45d1dd20, L_0x55ac45d1dd20, L_0x55ac45d1dd20, L_0x55ac45d1dd20;
LS_0x55ac45d1de30_0_12 .concat [ 1 1 1 1], L_0x55ac45d1dd20, L_0x55ac45d1dd20, L_0x55ac45d1dd20, L_0x55ac45d1dd20;
LS_0x55ac45d1de30_0_16 .concat [ 1 1 1 1], L_0x55ac45d1dd20, L_0x55ac45d1dd20, L_0x55ac45d1dd20, L_0x55ac45d1dd20;
LS_0x55ac45d1de30_0_20 .concat [ 1 1 1 1], L_0x55ac45d1dd20, L_0x55ac45d1dd20, L_0x55ac45d1dd20, L_0x55ac45d1dd20;
LS_0x55ac45d1de30_1_0 .concat [ 4 4 4 4], LS_0x55ac45d1de30_0_0, LS_0x55ac45d1de30_0_4, LS_0x55ac45d1de30_0_8, LS_0x55ac45d1de30_0_12;
LS_0x55ac45d1de30_1_4 .concat [ 4 4 0 0], LS_0x55ac45d1de30_0_16, LS_0x55ac45d1de30_0_20;
L_0x55ac45d1de30 .concat [ 16 8 0 0], LS_0x55ac45d1de30_1_0, LS_0x55ac45d1de30_1_4;
L_0x55ac45d1e0c0 .concat [ 16 24 0 0], L_0x55ac45d1cb90, L_0x55ac45d1de30;
LS_0x55ac45d1e530_0_0 .concat [ 1 1 1 1], L_0x55ac45d1dd20, L_0x55ac45d1dd20, L_0x55ac45d1dd20, L_0x55ac45d1dd20;
LS_0x55ac45d1e530_0_4 .concat [ 1 1 1 1], L_0x55ac45d1dd20, L_0x55ac45d1dd20, L_0x55ac45d1dd20, L_0x55ac45d1dd20;
LS_0x55ac45d1e530_0_8 .concat [ 1 1 1 1], L_0x55ac45d1dd20, L_0x55ac45d1dd20, L_0x55ac45d1dd20, L_0x55ac45d1dd20;
LS_0x55ac45d1e530_0_12 .concat [ 1 1 1 1], L_0x55ac45d1dd20, L_0x55ac45d1dd20, L_0x55ac45d1dd20, L_0x55ac45d1dd20;
L_0x55ac45d1e530 .concat [ 4 4 4 4], LS_0x55ac45d1e530_0_0, LS_0x55ac45d1e530_0_4, LS_0x55ac45d1e530_0_8, LS_0x55ac45d1e530_0_12;
L_0x55ac45d1e9e0 .concat [ 16 16 0 0], L_0x55ac45d1bad0, L_0x55ac45d1e530;
L_0x55ac45d1ee60 .concat [ 32 8 0 0], L_0x55ac45d1e9e0, L_0x7fe876e54840;
L_0x55ac45d1efa0 .concat [ 32 8 0 0], L_0x55ac45d24810, L_0x7fe876e54888;
L_0x55ac45d1f4c0 .functor MUXZ 40, L_0x55ac45d1efa0, L_0x55ac45d1ee60, L_0x55ac45d1b0b0, C4<>;
L_0x55ac45d1f650 .functor MUXZ 40, L_0x55ac45d1f4c0, L_0x55ac45d1e0c0, L_0x55ac45d1ab00, C4<>;
L_0x55ac45d1fb90 .part L_0x55ac45d1f650, 0, 32;
L_0x55ac45d1fcd0 .part v0x55ac45ce40f0_0, 0, 8;
L_0x55ac45d20180 .part L_0x55ac45d183b0, 0, 1;
L_0x55ac45d202b0 .part v0x55ac45ce40f0_0, 0, 8;
L_0x55ac45d20800 .part v0x55ac45ce40f0_0, 8, 8;
L_0x55ac45d208a0 .functor MUXZ 8, L_0x55ac45d20800, L_0x55ac45d202b0, L_0x55ac45d20180, C4<>;
L_0x55ac45d20430 .part L_0x55ac45d183b0, 1, 1;
L_0x55ac45d204d0 .part v0x55ac45ce40f0_0, 0, 8;
L_0x55ac45d20570 .part v0x55ac45ce40f0_0, 16, 8;
L_0x55ac45d20610 .functor MUXZ 8, L_0x55ac45d20570, L_0x55ac45d204d0, L_0x55ac45d20430, C4<>;
L_0x55ac45d20d90 .concat8 [ 8 8 8 8], L_0x55ac45d1fcd0, L_0x55ac45d208a0, L_0x55ac45d20610, L_0x55ac45d213f0;
L_0x55ac45d20ed0 .part L_0x55ac45d183b0, 0, 1;
L_0x55ac45d20940 .part v0x55ac45ce40f0_0, 0, 8;
L_0x55ac45d209e0 .part L_0x55ac45d183b0, 1, 1;
L_0x55ac45d20a80 .part v0x55ac45ce40f0_0, 8, 8;
L_0x55ac45d20b20 .part v0x55ac45ce40f0_0, 24, 8;
L_0x55ac45d20bc0 .functor MUXZ 8, L_0x55ac45d20b20, L_0x55ac45d20a80, L_0x55ac45d209e0, C4<>;
L_0x55ac45d213f0 .functor MUXZ 8, L_0x55ac45d20bc0, L_0x55ac45d20940, L_0x55ac45d20ed0, C4<>;
L_0x55ac45d210b0 .part L_0x55ac45d183b0, 1, 1;
L_0x55ac45d21260 .part L_0x55ac45d183b0, 0, 1;
L_0x55ac45d21300 .functor MUXZ 4, L_0x7fe876e54918, L_0x7fe876e548d0, L_0x55ac45d21260, C4<>;
L_0x55ac45d219d0 .part L_0x55ac45d183b0, 0, 1;
L_0x55ac45d21490 .functor MUXZ 4, L_0x7fe876e549a8, L_0x7fe876e54960, L_0x55ac45d219d0, C4<>;
L_0x55ac45d21620 .functor MUXZ 4, L_0x55ac45d21490, L_0x55ac45d21300, L_0x55ac45d210b0, C4<>;
L_0x55ac45d217b0 .part L_0x55ac45d183b0, 1, 1;
L_0x55ac45d21850 .functor MUXZ 4, L_0x7fe876e54a38, L_0x7fe876e549f0, L_0x55ac45d217b0, C4<>;
L_0x55ac45d22030 .functor MUXZ 4, L_0x7fe876e54a80, L_0x55ac45d21850, L_0x55ac45d1b0b0, C4<>;
L_0x55ac45d22170 .functor MUXZ 4, L_0x55ac45d22030, L_0x55ac45d21620, L_0x55ac45d1ab00, C4<>;
L_0x55ac45d21ac0 .concat [ 3 29 0 0], v0x55ac45ce4550_0, L_0x7fe876e54ac8;
L_0x55ac45d21bb0 .cmp/eq 32, L_0x55ac45d21ac0, L_0x7fe876e54b10;
L_0x55ac45d21cf0 .concat [ 3 29 0 0], v0x55ac45ce4550_0, L_0x7fe876e54b58;
L_0x55ac45d21d90 .cmp/eq 32, L_0x55ac45d21cf0, L_0x7fe876e54ba0;
L_0x55ac45d22830 .functor MUXZ 32, L_0x55ac45d183b0, v0x55ac45cd7b00_0, L_0x55ac45d21ed0, C4<>;
L_0x55ac45d22920 .concat [ 3 29 0 0], v0x55ac45ce4550_0, L_0x7fe876e54be8;
L_0x55ac45d22260 .cmp/eq 32, L_0x55ac45d22920, L_0x7fe876e54c30;
L_0x55ac45d223a0 .concat [ 3 29 0 0], v0x55ac45ce4550_0, L_0x7fe876e54c78;
L_0x55ac45d22490 .cmp/eq 32, L_0x55ac45d223a0, L_0x7fe876e54cc0;
L_0x55ac45d22ee0 .concat [ 3 29 0 0], v0x55ac45ce4550_0, L_0x7fe876e54d08;
L_0x55ac45d229c0 .cmp/eq 32, L_0x55ac45d22ee0, L_0x7fe876e54d50;
L_0x55ac45d22b00 .concat [ 1 1 1 1], L_0x55ac45d229c0, L_0x55ac45d229c0, L_0x55ac45d229c0, L_0x55ac45d229c0;
S_0x55ac45c73f50 .scope function, "flip32" "flip32" 3 192, 3 192 0, S_0x55ac45c73380;
 .timescale 0 0;
v0x55ac45cc03e0_0 .var "flip32", 31 0;
v0x55ac45cc0ad0_0 .var "x", 31 0;
TD_bench.uut.CPU.flip32 ;
    %load/vec4 v0x55ac45cc0ad0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x55ac45cc0ad0_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cc0ad0_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cc0ad0_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cc0ad0_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cc0ad0_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cc0ad0_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cc0ad0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cc0ad0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cc0ad0_0;
    %parti/s 1, 9, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cc0ad0_0;
    %parti/s 1, 10, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cc0ad0_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cc0ad0_0;
    %parti/s 1, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cc0ad0_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cc0ad0_0;
    %parti/s 1, 14, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cc0ad0_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cc0ad0_0;
    %parti/s 1, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cc0ad0_0;
    %parti/s 1, 17, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cc0ad0_0;
    %parti/s 1, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cc0ad0_0;
    %parti/s 1, 19, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cc0ad0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cc0ad0_0;
    %parti/s 1, 21, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cc0ad0_0;
    %parti/s 1, 22, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cc0ad0_0;
    %parti/s 1, 23, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cc0ad0_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cc0ad0_0;
    %parti/s 1, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cc0ad0_0;
    %parti/s 1, 26, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cc0ad0_0;
    %parti/s 1, 27, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cc0ad0_0;
    %parti/s 1, 28, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cc0ad0_0;
    %parti/s 1, 29, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cc0ad0_0;
    %parti/s 1, 30, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cc0ad0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55ac45cc03e0_0, 0, 32;
    %end;
S_0x55ac45c53db0 .scope module, "CW" "Clockworks" 3 471, 4 25 0, S_0x55ac45c72690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RESET"
    .port_info 2 /OUTPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "resetn"
P_0x55ac45ce4990 .param/l "SLOW" 0 4 33, +C4<00000000000000000000000000000000>;
v0x55ac45ce4bc0_0 .net "CLK", 0 0, v0x55ac45cfdb00_0;  alias, 1 drivers
v0x55ac45ce4ca0_0 .net "RESET", 0 0, L_0x7fe876e54018;  alias, 1 drivers
v0x55ac45ce4d60_0 .net "clk", 0 0, L_0x55ac45d24950;  alias, 1 drivers
v0x55ac45ce4e00_0 .net "resetn", 0 0, L_0x55ac45d249c0;  alias, 1 drivers
S_0x55ac45c891c0 .scope generate, "genblk2" "genblk2" 4 44, 4 44 0, S_0x55ac45c53db0;
 .timescale 0 0;
L_0x55ac45d24950 .functor BUFZ 1, v0x55ac45cfdb00_0, C4<0>, C4<0>, C4<0>;
v0x55ac45ce4ac0_0 .var "reset_cnt", 15 0;
E_0x55ac45b8fe30 .event posedge, v0x55ac45ce4ca0_0, v0x55ac45ce4bc0_0;
L_0x55ac45d249c0 .reduce/and v0x55ac45ce4ac0_0;
S_0x55ac45c549a0 .scope module, "RAM" "Memory" 3 407, 3 5 0, S_0x55ac45c72690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "mem_addr"
    .port_info 2 /OUTPUT 32 "mem_rdata"
    .port_info 3 /INPUT 1 "mem_rstrb"
    .port_info 4 /INPUT 32 "mem_wdata"
    .port_info 5 /INPUT 4 "mem_wmask"
P_0x55ac45ce4f10 .param/l "IO_LEDS_bit" 1 3 23, +C4<00000000000000000000000000000000>;
P_0x55ac45ce4f50 .param/l "IO_UART_CNTL_bit" 1 3 25, +C4<00000000000000000000000000000010>;
P_0x55ac45ce4f90 .param/l "IO_UART_DAT_bit" 1 3 24, +C4<00000000000000000000000000000001>;
P_0x55ac45ce4fd0 .param/l "NOP_CODEOP" 1 5 60, C4<00000000000000000000000000110011>;
P_0x55ac45ce5010 .param/l "a0" 1 5 664, +C4<00000000000000000000000000001010>;
P_0x55ac45ce5050 .param/l "a1" 1 5 665, +C4<00000000000000000000000000001011>;
P_0x55ac45ce5090 .param/l "a2" 1 5 666, +C4<00000000000000000000000000001100>;
P_0x55ac45ce50d0 .param/l "a3" 1 5 667, +C4<00000000000000000000000000001101>;
P_0x55ac45ce5110 .param/l "a4" 1 5 668, +C4<00000000000000000000000000001110>;
P_0x55ac45ce5150 .param/l "a5" 1 5 669, +C4<00000000000000000000000000001111>;
P_0x55ac45ce5190 .param/l "a6" 1 5 670, +C4<00000000000000000000000000010000>;
P_0x55ac45ce51d0 .param/l "a7" 1 5 671, +C4<00000000000000000000000000010001>;
P_0x55ac45ce5210 .param/l "fp" 1 5 661, +C4<00000000000000000000000000001000>;
P_0x55ac45ce5250 .param/l "gp" 1 5 656, +C4<00000000000000000000000000000011>;
P_0x55ac45ce5290 .param/l "ra" 1 5 654, +C4<00000000000000000000000000000001>;
P_0x55ac45ce52d0 .param/l "s0" 1 5 662, +C4<00000000000000000000000000001000>;
P_0x55ac45ce5310 .param/l "s1" 1 5 663, +C4<00000000000000000000000000001001>;
P_0x55ac45ce5350 .param/l "s10" 1 5 680, +C4<00000000000000000000000000011010>;
P_0x55ac45ce5390 .param/l "s11" 1 5 681, +C4<00000000000000000000000000011011>;
P_0x55ac45ce53d0 .param/l "s2" 1 5 672, +C4<00000000000000000000000000010010>;
P_0x55ac45ce5410 .param/l "s3" 1 5 673, +C4<00000000000000000000000000010011>;
P_0x55ac45ce5450 .param/l "s4" 1 5 674, +C4<00000000000000000000000000010100>;
P_0x55ac45ce5490 .param/l "s5" 1 5 675, +C4<00000000000000000000000000010101>;
P_0x55ac45ce54d0 .param/l "s6" 1 5 676, +C4<00000000000000000000000000010110>;
P_0x55ac45ce5510 .param/l "s7" 1 5 677, +C4<00000000000000000000000000010111>;
P_0x55ac45ce5550 .param/l "s8" 1 5 678, +C4<00000000000000000000000000011000>;
P_0x55ac45ce5590 .param/l "s9" 1 5 679, +C4<00000000000000000000000000011001>;
P_0x55ac45ce55d0 .param/l "slow_bit" 1 3 17, +C4<00000000000000000000000000001100>;
P_0x55ac45ce5610 .param/l "sp" 1 5 655, +C4<00000000000000000000000000000010>;
P_0x55ac45ce5650 .param/l "t0" 1 5 658, +C4<00000000000000000000000000000101>;
P_0x55ac45ce5690 .param/l "t1" 1 5 659, +C4<00000000000000000000000000000110>;
P_0x55ac45ce56d0 .param/l "t2" 1 5 660, +C4<00000000000000000000000000000111>;
P_0x55ac45ce5710 .param/l "t3" 1 5 682, +C4<00000000000000000000000000011100>;
P_0x55ac45ce5750 .param/l "t4" 1 5 683, +C4<00000000000000000000000000011101>;
P_0x55ac45ce5790 .param/l "t5" 1 5 684, +C4<00000000000000000000000000011110>;
P_0x55ac45ce57d0 .param/l "t6" 1 5 685, +C4<00000000000000000000000000011111>;
P_0x55ac45ce5810 .param/l "tp" 1 5 657, +C4<00000000000000000000000000000100>;
P_0x55ac45ce5850 .param/l "x0" 1 5 54, +C4<00000000000000000000000000000000>;
P_0x55ac45ce5890 .param/l "x1" 1 5 54, +C4<00000000000000000000000000000001>;
P_0x55ac45ce58d0 .param/l "x10" 1 5 55, +C4<00000000000000000000000000001010>;
P_0x55ac45ce5910 .param/l "x11" 1 5 55, +C4<00000000000000000000000000001011>;
P_0x55ac45ce5950 .param/l "x12" 1 5 55, +C4<00000000000000000000000000001100>;
P_0x55ac45ce5990 .param/l "x13" 1 5 55, +C4<00000000000000000000000000001101>;
P_0x55ac45ce59d0 .param/l "x14" 1 5 55, +C4<00000000000000000000000000001110>;
P_0x55ac45ce5a10 .param/l "x15" 1 5 55, +C4<00000000000000000000000000001111>;
P_0x55ac45ce5a50 .param/l "x16" 1 5 56, +C4<00000000000000000000000000010000>;
P_0x55ac45ce5a90 .param/l "x17" 1 5 56, +C4<00000000000000000000000000010001>;
P_0x55ac45ce5ad0 .param/l "x18" 1 5 56, +C4<00000000000000000000000000010010>;
P_0x55ac45ce5b10 .param/l "x19" 1 5 56, +C4<00000000000000000000000000010011>;
P_0x55ac45ce5b50 .param/l "x2" 1 5 54, +C4<00000000000000000000000000000010>;
P_0x55ac45ce5b90 .param/l "x20" 1 5 56, +C4<00000000000000000000000000010100>;
P_0x55ac45ce5bd0 .param/l "x21" 1 5 56, +C4<00000000000000000000000000010101>;
P_0x55ac45ce5c10 .param/l "x22" 1 5 56, +C4<00000000000000000000000000010110>;
P_0x55ac45ce5c50 .param/l "x23" 1 5 56, +C4<00000000000000000000000000010111>;
P_0x55ac45ce5c90 .param/l "x24" 1 5 57, +C4<00000000000000000000000000011000>;
P_0x55ac45ce5cd0 .param/l "x25" 1 5 57, +C4<00000000000000000000000000011001>;
P_0x55ac45ce5d10 .param/l "x26" 1 5 57, +C4<00000000000000000000000000011010>;
P_0x55ac45ce5d50 .param/l "x27" 1 5 57, +C4<00000000000000000000000000011011>;
P_0x55ac45ce5d90 .param/l "x28" 1 5 57, +C4<00000000000000000000000000011100>;
P_0x55ac45ce5dd0 .param/l "x29" 1 5 57, +C4<00000000000000000000000000011101>;
P_0x55ac45ce5e10 .param/l "x3" 1 5 54, +C4<00000000000000000000000000000011>;
P_0x55ac45ce5e50 .param/l "x30" 1 5 57, +C4<00000000000000000000000000011110>;
P_0x55ac45ce5e90 .param/l "x31" 1 5 57, +C4<00000000000000000000000000011111>;
P_0x55ac45ce5ed0 .param/l "x4" 1 5 54, +C4<00000000000000000000000000000100>;
P_0x55ac45ce5f10 .param/l "x5" 1 5 54, +C4<00000000000000000000000000000101>;
P_0x55ac45ce5f50 .param/l "x6" 1 5 54, +C4<00000000000000000000000000000110>;
P_0x55ac45ce5f90 .param/l "x7" 1 5 54, +C4<00000000000000000000000000000111>;
P_0x55ac45ce5fd0 .param/l "x8" 1 5 55, +C4<00000000000000000000000000001000>;
P_0x55ac45ce6010 .param/l "x9" 1 5 55, +C4<00000000000000000000000000001001>;
P_0x55ac45ce6050 .param/l "zero" 1 5 653, +C4<00000000000000000000000000000000>;
v0x55ac45cfa4b0_0 .var/i "ASMerror", 31 0;
v0x55ac45cfa5b0_0 .var/i "L0_", 31 0;
v0x55ac45cfa690_0 .var/i "L1_", 31 0;
v0x55ac45cfa780_0 .var/i "L2_", 31 0;
v0x55ac45cfa860 .array "MEM", 1535 0, 31 0;
v0x55ac45cfa970_0 .net "clk", 0 0, L_0x55ac45d24950;  alias, 1 drivers
v0x55ac45cfaa60_0 .var/i "memPC", 31 0;
v0x55ac45cfab40_0 .net "mem_addr", 31 0, L_0x55ac45d22830;  alias, 1 drivers
v0x55ac45cfac00_0 .var "mem_rdata", 31 0;
v0x55ac45cfacc0_0 .net "mem_rstrb", 0 0, L_0x55ac45d237d0;  1 drivers
v0x55ac45cfad80_0 .net "mem_wdata", 31 0, L_0x55ac45d20d90;  alias, 1 drivers
v0x55ac45cfae40_0 .net "mem_wmask", 3 0, L_0x55ac45d239c0;  1 drivers
v0x55ac45cfaf00_0 .var/i "putc_", 31 0;
v0x55ac45cfafe0_0 .var/i "putc_L0_", 31 0;
v0x55ac45cfb0c0_0 .var/i "wait_", 31 0;
v0x55ac45cfb1a0_0 .var/i "wait_L0_", 31 0;
v0x55ac45cfb280_0 .net "word_addr", 29 0, L_0x55ac45d23730;  1 drivers
L_0x55ac45d23730 .part L_0x55ac45d22830, 2, 30;
S_0x55ac45c55590 .scope task, "ADD" "ADD" 5 82, 5 82 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45ce8460_0 .var "rd", 4 0;
v0x55ac45ce8560_0 .var "rs1", 4 0;
v0x55ac45ce8640_0 .var "rs2", 4 0;
TD_bench.uut.RAM.ADD ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x55ac45cf4a10_0, 0, 7;
    %load/vec4 v0x55ac45ce8460_0;
    %store/vec4 v0x55ac45cf4b00_0, 0, 5;
    %load/vec4 v0x55ac45ce8560_0;
    %store/vec4 v0x55ac45cf4be0_0, 0, 5;
    %load/vec4 v0x55ac45ce8640_0;
    %store/vec4 v0x55ac45cf4d10_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55ac45cf4830_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55ac45cf4930_0, 0, 7;
    %fork TD_bench.uut.RAM.RType, S_0x55ac45cf4660;
    %join;
    %end;
S_0x55ac45ce8730 .scope task, "ADDI" "ADDI" 5 171, 5 171 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45ce8920_0 .var "imm", 31 0;
v0x55ac45ce8a00_0 .var "rd", 4 0;
v0x55ac45ce8ae0_0 .var "rs1", 4 0;
TD_bench.uut.RAM.ADDI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x55ac45cefe40_0, 0, 7;
    %load/vec4 v0x55ac45ce8a00_0;
    %store/vec4 v0x55ac45ceff30_0, 0, 5;
    %load/vec4 v0x55ac45ce8ae0_0;
    %store/vec4 v0x55ac45cf0010_0, 0, 5;
    %load/vec4 v0x55ac45ce8920_0;
    %store/vec4 v0x55ac45cefd60_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55ac45cefc60_0, 0, 3;
    %fork TD_bench.uut.RAM.IType, S_0x55ac45cefa90;
    %join;
    %end;
S_0x55ac45ce8bd0 .scope task, "AND" "AND" 5 145, 5 145 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45ce8dd0_0 .var "rd", 4 0;
v0x55ac45ce8eb0_0 .var "rs1", 4 0;
v0x55ac45ce8f90_0 .var "rs2", 4 0;
TD_bench.uut.RAM.AND ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x55ac45cf4a10_0, 0, 7;
    %load/vec4 v0x55ac45ce8dd0_0;
    %store/vec4 v0x55ac45cf4b00_0, 0, 5;
    %load/vec4 v0x55ac45ce8eb0_0;
    %store/vec4 v0x55ac45cf4be0_0, 0, 5;
    %load/vec4 v0x55ac45ce8f90_0;
    %store/vec4 v0x55ac45cf4d10_0, 0, 5;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55ac45cf4830_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55ac45cf4930_0, 0, 7;
    %fork TD_bench.uut.RAM.RType, S_0x55ac45cf4660;
    %join;
    %end;
S_0x55ac45ce9080 .scope task, "ANDI" "ANDI" 5 216, 5 216 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45ce9250_0 .var "imm", 31 0;
v0x55ac45ce9350_0 .var "rd", 4 0;
v0x55ac45ce9430_0 .var "rs1", 4 0;
TD_bench.uut.RAM.ANDI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x55ac45cefe40_0, 0, 7;
    %load/vec4 v0x55ac45ce9350_0;
    %store/vec4 v0x55ac45ceff30_0, 0, 5;
    %load/vec4 v0x55ac45ce9430_0;
    %store/vec4 v0x55ac45cf0010_0, 0, 5;
    %load/vec4 v0x55ac45ce9250_0;
    %store/vec4 v0x55ac45cefd60_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55ac45cefc60_0, 0, 3;
    %fork TD_bench.uut.RAM.IType, S_0x55ac45cefa90;
    %join;
    %end;
S_0x55ac45ce9520 .scope task, "AUIPC" "AUIPC" 5 386, 5 386 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45ce9740_0 .var "imm", 31 0;
v0x55ac45ce9840_0 .var "rd", 4 0;
TD_bench.uut.RAM.AUIPC ;
    %pushi/vec4 23, 0, 7;
    %store/vec4 v0x55ac45cf97d0_0, 0, 7;
    %load/vec4 v0x55ac45ce9840_0;
    %store/vec4 v0x55ac45cf98b0_0, 0, 5;
    %load/vec4 v0x55ac45ce9740_0;
    %store/vec4 v0x55ac45cf96d0_0, 0, 32;
    %fork TD_bench.uut.RAM.UType, S_0x55ac45cf9500;
    %join;
    %end;
S_0x55ac45ce9920 .scope task, "BEQ" "BEQ" 5 308, 5 308 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45ce9af0_0 .var "imm", 31 0;
v0x55ac45ce9bf0_0 .var "rs1", 4 0;
v0x55ac45ce9cd0_0 .var "rs2", 4 0;
TD_bench.uut.RAM.BEQ ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x55ac45cec410_0, 0, 7;
    %load/vec4 v0x55ac45ce9bf0_0;
    %store/vec4 v0x55ac45cec500_0, 0, 5;
    %load/vec4 v0x55ac45ce9cd0_0;
    %store/vec4 v0x55ac45cec5e0_0, 0, 5;
    %load/vec4 v0x55ac45ce9af0_0;
    %store/vec4 v0x55ac45cec330_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55ac45cec230_0, 0, 3;
    %fork TD_bench.uut.RAM.BType, S_0x55ac45cec060;
    %join;
    %end;
S_0x55ac45ce9d90 .scope task, "BEQZ" "BEQZ" 5 749, 5 749 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45ce9f60_0 .var "imm", 31 0;
v0x55ac45cea060_0 .var "rs1", 4 0;
TD_bench.uut.RAM.BEQZ ;
    %load/vec4 v0x55ac45cea060_0;
    %store/vec4 v0x55ac45ce9bf0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55ac45ce9cd0_0, 0, 5;
    %load/vec4 v0x55ac45ce9f60_0;
    %store/vec4 v0x55ac45ce9af0_0, 0, 32;
    %fork TD_bench.uut.RAM.BEQ, S_0x55ac45ce9920;
    %join;
    %end;
S_0x55ac45cea140 .scope task, "BGE" "BGE" 5 335, 5 335 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45cea310_0 .var "imm", 31 0;
v0x55ac45cea410_0 .var "rs1", 4 0;
v0x55ac45cea4f0_0 .var "rs2", 4 0;
TD_bench.uut.RAM.BGE ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x55ac45cec410_0, 0, 7;
    %load/vec4 v0x55ac45cea410_0;
    %store/vec4 v0x55ac45cec500_0, 0, 5;
    %load/vec4 v0x55ac45cea4f0_0;
    %store/vec4 v0x55ac45cec5e0_0, 0, 5;
    %load/vec4 v0x55ac45cea310_0;
    %store/vec4 v0x55ac45cec330_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55ac45cec230_0, 0, 3;
    %fork TD_bench.uut.RAM.BType, S_0x55ac45cec060;
    %join;
    %end;
S_0x55ac45cea5e0 .scope task, "BGEU" "BGEU" 5 353, 5 353 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45cea7b0_0 .var "imm", 31 0;
v0x55ac45cea8b0_0 .var "rs1", 4 0;
v0x55ac45cea990_0 .var "rs2", 4 0;
TD_bench.uut.RAM.BGEU ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x55ac45cec410_0, 0, 7;
    %load/vec4 v0x55ac45cea8b0_0;
    %store/vec4 v0x55ac45cec500_0, 0, 5;
    %load/vec4 v0x55ac45cea990_0;
    %store/vec4 v0x55ac45cec5e0_0, 0, 5;
    %load/vec4 v0x55ac45cea7b0_0;
    %store/vec4 v0x55ac45cec330_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55ac45cec230_0, 0, 3;
    %fork TD_bench.uut.RAM.BType, S_0x55ac45cec060;
    %join;
    %end;
S_0x55ac45ceaa80 .scope task, "BGT" "BGT" 5 765, 5 765 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45ceac00_0 .var "imm", 31 0;
v0x55ac45cead00_0 .var "rs1", 4 0;
v0x55ac45ceade0_0 .var "rs2", 4 0;
TD_bench.uut.RAM.BGT ;
    %load/vec4 v0x55ac45ceade0_0;
    %store/vec4 v0x55ac45ceb1a0_0, 0, 5;
    %load/vec4 v0x55ac45cead00_0;
    %store/vec4 v0x55ac45ceb280_0, 0, 5;
    %load/vec4 v0x55ac45ceac00_0;
    %store/vec4 v0x55ac45ceb0a0_0, 0, 32;
    %fork TD_bench.uut.RAM.BLT, S_0x55ac45ceaed0;
    %join;
    %end;
S_0x55ac45ceaed0 .scope task, "BLT" "BLT" 5 326, 5 326 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45ceb0a0_0 .var "imm", 31 0;
v0x55ac45ceb1a0_0 .var "rs1", 4 0;
v0x55ac45ceb280_0 .var "rs2", 4 0;
TD_bench.uut.RAM.BLT ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x55ac45cec410_0, 0, 7;
    %load/vec4 v0x55ac45ceb1a0_0;
    %store/vec4 v0x55ac45cec500_0, 0, 5;
    %load/vec4 v0x55ac45ceb280_0;
    %store/vec4 v0x55ac45cec5e0_0, 0, 5;
    %load/vec4 v0x55ac45ceb0a0_0;
    %store/vec4 v0x55ac45cec330_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55ac45cec230_0, 0, 3;
    %fork TD_bench.uut.RAM.BType, S_0x55ac45cec060;
    %join;
    %end;
S_0x55ac45ceb370 .scope task, "BLTU" "BLTU" 5 344, 5 344 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45ceb540_0 .var "imm", 31 0;
v0x55ac45ceb640_0 .var "rs1", 4 0;
v0x55ac45ceb720_0 .var "rs2", 4 0;
TD_bench.uut.RAM.BLTU ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x55ac45cec410_0, 0, 7;
    %load/vec4 v0x55ac45ceb640_0;
    %store/vec4 v0x55ac45cec500_0, 0, 5;
    %load/vec4 v0x55ac45ceb720_0;
    %store/vec4 v0x55ac45cec5e0_0, 0, 5;
    %load/vec4 v0x55ac45ceb540_0;
    %store/vec4 v0x55ac45cec330_0, 0, 32;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55ac45cec230_0, 0, 3;
    %fork TD_bench.uut.RAM.BType, S_0x55ac45cec060;
    %join;
    %end;
S_0x55ac45ceb810 .scope task, "BNE" "BNE" 5 317, 5 317 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45ceb9e0_0 .var "imm", 31 0;
v0x55ac45cebae0_0 .var "rs1", 4 0;
v0x55ac45cebbc0_0 .var "rs2", 4 0;
TD_bench.uut.RAM.BNE ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x55ac45cec410_0, 0, 7;
    %load/vec4 v0x55ac45cebae0_0;
    %store/vec4 v0x55ac45cec500_0, 0, 5;
    %load/vec4 v0x55ac45cebbc0_0;
    %store/vec4 v0x55ac45cec5e0_0, 0, 5;
    %load/vec4 v0x55ac45ceb9e0_0;
    %store/vec4 v0x55ac45cec330_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55ac45cec230_0, 0, 3;
    %fork TD_bench.uut.RAM.BType, S_0x55ac45cec060;
    %join;
    %end;
S_0x55ac45cebcb0 .scope task, "BNEZ" "BNEZ" 5 757, 5 757 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45cebe80_0 .var "imm", 31 0;
v0x55ac45cebf80_0 .var "rs1", 4 0;
TD_bench.uut.RAM.BNEZ ;
    %load/vec4 v0x55ac45cebf80_0;
    %store/vec4 v0x55ac45cebae0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55ac45cebbc0_0, 0, 5;
    %load/vec4 v0x55ac45cebe80_0;
    %store/vec4 v0x55ac45ceb9e0_0, 0, 32;
    %fork TD_bench.uut.RAM.BNE, S_0x55ac45ceb810;
    %join;
    %end;
S_0x55ac45cec060 .scope task, "BType" "BType" 5 296, 5 296 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45cec230_0 .var "funct3", 2 0;
v0x55ac45cec330_0 .var "imm", 31 0;
v0x55ac45cec410_0 .var "opcode", 6 0;
v0x55ac45cec500_0 .var "rs1", 4 0;
v0x55ac45cec5e0_0 .var "rs2", 4 0;
TD_bench.uut.RAM.BType ;
    %load/vec4 v0x55ac45cec330_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x55ac45cec330_0;
    %parti/s 6, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cec5e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cec500_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cec230_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cec330_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cec330_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cec410_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cfaa60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x55ac45cfa860, 4, 0;
    %load/vec4 v0x55ac45cfaa60_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55ac45cfaa60_0, 0, 32;
    %end;
S_0x55ac45cec710 .scope task, "CALL" "CALL" 5 719, 5 719 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45cec8e0_0 .var "offset", 31 0;
TD_bench.uut.RAM.CALL ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x55ac45ce9840_0, 0, 5;
    %load/vec4 v0x55ac45cec8e0_0;
    %store/vec4 v0x55ac45ce9740_0, 0, 32;
    %fork TD_bench.uut.RAM.AUIPC, S_0x55ac45ce9520;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55ac45cf0a90_0, 0, 5;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x55ac45cf0b70_0, 0, 5;
    %load/vec4 v0x55ac45cec8e0_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %store/vec4 v0x55ac45cf0990_0, 0, 32;
    %fork TD_bench.uut.RAM.JALR, S_0x55ac45cf07c0;
    %join;
    %end;
S_0x55ac45cec9e0 .scope task, "CSRRC" "CSRRC" 5 552, 5 552 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45cecbb0_0 .var "csr", 11 0;
v0x55ac45ceccb0_0 .var "rd", 4 0;
v0x55ac45cecd90_0 .var "rs1", 4 0;
TD_bench.uut.RAM.CSRRC ;
    %load/vec4 v0x55ac45cecbb0_0;
    %load/vec4 v0x55ac45cecd90_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 3, 0, 3;
    %load/vec4 v0x55ac45ceccb0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0x55ac45cfaa60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x55ac45cfa860, 4, 0;
    %load/vec4 v0x55ac45cfaa60_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55ac45cfaa60_0, 0, 32;
    %end;
S_0x55ac45cece50 .scope task, "CSRRCI" "CSRRCI" 5 582, 5 582 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45ced020_0 .var "csr", 11 0;
v0x55ac45ced120_0 .var "imm", 31 0;
v0x55ac45ced200_0 .var "rd", 4 0;
TD_bench.uut.RAM.CSRRCI ;
    %load/vec4 v0x55ac45ced020_0;
    %load/vec4 v0x55ac45ced120_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 7, 0, 3;
    %load/vec4 v0x55ac45ced200_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0x55ac45cfaa60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x55ac45cfa860, 4, 0;
    %load/vec4 v0x55ac45cfaa60_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55ac45cfaa60_0, 0, 32;
    %end;
S_0x55ac45ced2f0 .scope task, "CSRRS" "CSRRS" 5 542, 5 542 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45ced4c0_0 .var "csr", 11 0;
v0x55ac45ced5c0_0 .var "rd", 4 0;
v0x55ac45ced6a0_0 .var "rs1", 4 0;
TD_bench.uut.RAM.CSRRS ;
    %load/vec4 v0x55ac45ced4c0_0;
    %load/vec4 v0x55ac45ced6a0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 2, 0, 3;
    %load/vec4 v0x55ac45ced5c0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0x55ac45cfaa60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x55ac45cfa860, 4, 0;
    %load/vec4 v0x55ac45cfaa60_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55ac45cfaa60_0, 0, 32;
    %end;
S_0x55ac45ced790 .scope task, "CSRRSI" "CSRRSI" 5 572, 5 572 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45ced960_0 .var "csr", 11 0;
v0x55ac45ceda60_0 .var "imm", 31 0;
v0x55ac45cedb40_0 .var "rd", 4 0;
TD_bench.uut.RAM.CSRRSI ;
    %load/vec4 v0x55ac45ced960_0;
    %load/vec4 v0x55ac45ceda60_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 6, 0, 3;
    %load/vec4 v0x55ac45cedb40_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0x55ac45cfaa60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x55ac45cfa860, 4, 0;
    %load/vec4 v0x55ac45cfaa60_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55ac45cfaa60_0, 0, 32;
    %end;
S_0x55ac45cedc30 .scope task, "CSRRW" "CSRRW" 5 532, 5 532 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45cede00_0 .var "csr", 11 0;
v0x55ac45cedf00_0 .var "rd", 4 0;
v0x55ac45cedfe0_0 .var "rs1", 4 0;
TD_bench.uut.RAM.CSRRW ;
    %load/vec4 v0x55ac45cede00_0;
    %load/vec4 v0x55ac45cedfe0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 3;
    %load/vec4 v0x55ac45cedf00_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0x55ac45cfaa60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x55ac45cfa860, 4, 0;
    %load/vec4 v0x55ac45cfaa60_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55ac45cfaa60_0, 0, 32;
    %end;
S_0x55ac45cee0d0 .scope task, "CSRRWI" "CSRRWI" 5 562, 5 562 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45cee2a0_0 .var "csr", 11 0;
v0x55ac45cee3a0_0 .var "imm", 31 0;
v0x55ac45cee480_0 .var "rd", 4 0;
TD_bench.uut.RAM.CSRRWI ;
    %load/vec4 v0x55ac45cee2a0_0;
    %load/vec4 v0x55ac45cee3a0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 5, 0, 3;
    %load/vec4 v0x55ac45cee480_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0x55ac45cfaa60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x55ac45cfa860, 4, 0;
    %load/vec4 v0x55ac45cfaa60_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55ac45cfaa60_0, 0, 32;
    %end;
S_0x55ac45cee570 .scope task, "DATAB" "DATAB" 5 782, 5 782 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45cee740_0 .var "b1", 7 0;
v0x55ac45cee840_0 .var "b2", 7 0;
v0x55ac45cee920_0 .var "b3", 7 0;
v0x55ac45ceea10_0 .var "b4", 7 0;
TD_bench.uut.RAM.DATAB ;
    %load/vec4 v0x55ac45cee740_0;
    %load/vec4 v0x55ac45cfaa60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x55ac45cfa860, 4, 5;
    %load/vec4 v0x55ac45cee840_0;
    %load/vec4 v0x55ac45cfaa60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x55ac45cfa860, 4, 5;
    %load/vec4 v0x55ac45cee920_0;
    %load/vec4 v0x55ac45cfaa60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x55ac45cfa860, 4, 5;
    %load/vec4 v0x55ac45ceea10_0;
    %load/vec4 v0x55ac45cfaa60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x55ac45cfa860, 4, 5;
    %load/vec4 v0x55ac45cfaa60_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55ac45cfaa60_0, 0, 32;
    %end;
S_0x55ac45ceeaf0 .scope task, "DATAW" "DATAW" 5 774, 5 774 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45ceecc0_0 .var "w", 31 0;
TD_bench.uut.RAM.DATAW ;
    %load/vec4 v0x55ac45ceecc0_0;
    %load/vec4 v0x55ac45cfaa60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x55ac45cfa860, 4, 0;
    %load/vec4 v0x55ac45cfaa60_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55ac45cfaa60_0, 0, 32;
    %end;
S_0x55ac45ceedc0 .scope task, "EBREAK" "EBREAK" 5 525, 5 525 0, S_0x55ac45c549a0;
 .timescale 0 0;
TD_bench.uut.RAM.EBREAK ;
    %pushi/vec4 1048691, 0, 32;
    %load/vec4 v0x55ac45cfaa60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x55ac45cfa860, 4, 0;
    %load/vec4 v0x55ac45cfaa60_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55ac45cfaa60_0, 0, 32;
    %end;
S_0x55ac45ceef90 .scope task, "ECALL" "ECALL" 5 518, 5 518 0, S_0x55ac45c549a0;
 .timescale 0 0;
TD_bench.uut.RAM.ECALL ;
    %pushi/vec4 115, 0, 32;
    %load/vec4 v0x55ac45cfaa60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x55ac45cfa860, 4, 0;
    %load/vec4 v0x55ac45cfaa60_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55ac45cfaa60_0, 0, 32;
    %end;
S_0x55ac45cef160 .scope task, "FENCE" "FENCE" 5 502, 5 502 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45cef330_0 .var "pred", 3 0;
v0x55ac45cef430_0 .var "succ", 3 0;
TD_bench.uut.RAM.FENCE ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x55ac45cef330_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cef430_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 5;
    %concati/vec4 0, 0, 3;
    %concati/vec4 0, 0, 5;
    %concati/vec4 115, 0, 7;
    %load/vec4 v0x55ac45cfaa60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x55ac45cfa860, 4, 0;
    %load/vec4 v0x55ac45cfaa60_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55ac45cfaa60_0, 0, 32;
    %end;
S_0x55ac45cef510 .scope task, "FENCE_I" "FENCE_I" 5 511, 5 511 0, S_0x55ac45c549a0;
 .timescale 0 0;
TD_bench.uut.RAM.FENCE_I ;
    %pushi/vec4 4211, 0, 32;
    %load/vec4 v0x55ac45cfaa60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x55ac45cfa860, 4, 0;
    %load/vec4 v0x55ac45cfaa60_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55ac45cfaa60_0, 0, 32;
    %end;
S_0x55ac45cef6e0 .scope function, "IO_BIT_TO_OFFSET" "IO_BIT_TO_OFFSET" 3 28, 3 28 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45cef8b0_0 .var "IO_BIT_TO_OFFSET", 31 0;
v0x55ac45cef9b0_0 .var "bitid", 31 0;
TD_bench.uut.RAM.IO_BIT_TO_OFFSET ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x55ac45cef9b0_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55ac45cef8b0_0, 0, 32;
    %end;
S_0x55ac45cefa90 .scope task, "IType" "IType" 5 159, 5 159 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45cefc60_0 .var "funct3", 2 0;
v0x55ac45cefd60_0 .var "imm", 31 0;
v0x55ac45cefe40_0 .var "opcode", 6 0;
v0x55ac45ceff30_0 .var "rd", 4 0;
v0x55ac45cf0010_0 .var "rs1", 4 0;
TD_bench.uut.RAM.IType ;
    %load/vec4 v0x55ac45cefd60_0;
    %parti/s 12, 0, 2;
    %load/vec4 v0x55ac45cf0010_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cefc60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45ceff30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cefe40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cfaa60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x55ac45cfa860, 4, 0;
    %load/vec4 v0x55ac45cfaa60_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55ac45cfaa60_0, 0, 32;
    %end;
S_0x55ac45cf0140 .scope task, "J" "J" 5 741, 5 741 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45cf0310_0 .var "imm", 31 0;
TD_bench.uut.RAM.J ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55ac45cf06e0_0, 0, 5;
    %load/vec4 v0x55ac45cf0310_0;
    %store/vec4 v0x55ac45cf05e0_0, 0, 32;
    %fork TD_bench.uut.RAM.JAL, S_0x55ac45cf0410;
    %join;
    %end;
S_0x55ac45cf0410 .scope task, "JAL" "JAL" 5 271, 5 271 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45cf05e0_0 .var "imm", 31 0;
v0x55ac45cf06e0_0 .var "rd", 4 0;
TD_bench.uut.RAM.JAL ;
    %pushi/vec4 111, 0, 7;
    %store/vec4 v0x55ac45cf0f00_0, 0, 7;
    %load/vec4 v0x55ac45cf06e0_0;
    %store/vec4 v0x55ac45cf0fe0_0, 0, 5;
    %load/vec4 v0x55ac45cf05e0_0;
    %store/vec4 v0x55ac45cf0e00_0, 0, 32;
    %fork TD_bench.uut.RAM.JType, S_0x55ac45cf0c30;
    %join;
    %end;
S_0x55ac45cf07c0 .scope task, "JALR" "JALR" 5 281, 5 281 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45cf0990_0 .var "imm", 31 0;
v0x55ac45cf0a90_0 .var "rd", 4 0;
v0x55ac45cf0b70_0 .var "rs1", 4 0;
TD_bench.uut.RAM.JALR ;
    %pushi/vec4 103, 0, 7;
    %store/vec4 v0x55ac45cefe40_0, 0, 7;
    %load/vec4 v0x55ac45cf0a90_0;
    %store/vec4 v0x55ac45ceff30_0, 0, 5;
    %load/vec4 v0x55ac45cf0b70_0;
    %store/vec4 v0x55ac45cf0010_0, 0, 5;
    %load/vec4 v0x55ac45cf0990_0;
    %store/vec4 v0x55ac45cefd60_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55ac45cefc60_0, 0, 3;
    %fork TD_bench.uut.RAM.IType, S_0x55ac45cefa90;
    %join;
    %end;
S_0x55ac45cf0c30 .scope task, "JType" "JType" 5 261, 5 261 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45cf0e00_0 .var "imm", 31 0;
v0x55ac45cf0f00_0 .var "opcode", 6 0;
v0x55ac45cf0fe0_0 .var "rd", 4 0;
TD_bench.uut.RAM.JType ;
    %load/vec4 v0x55ac45cf0e00_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x55ac45cf0e00_0;
    %parti/s 10, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cf0e00_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cf0e00_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cf0fe0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cf0f00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cfaa60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x55ac45cfa860, 4, 0;
    %load/vec4 v0x55ac45cfaa60_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55ac45cfaa60_0, 0, 32;
    %end;
S_0x55ac45cf10d0 .scope task, "LB" "LB" 5 400, 5 400 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45cf12a0_0 .var "imm", 31 0;
v0x55ac45cf13a0_0 .var "rd", 4 0;
v0x55ac45cf1480_0 .var "rs1", 4 0;
TD_bench.uut.RAM.LB ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x55ac45cefe40_0, 0, 7;
    %load/vec4 v0x55ac45cf13a0_0;
    %store/vec4 v0x55ac45ceff30_0, 0, 5;
    %load/vec4 v0x55ac45cf1480_0;
    %store/vec4 v0x55ac45cf0010_0, 0, 5;
    %load/vec4 v0x55ac45cf12a0_0;
    %store/vec4 v0x55ac45cefd60_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55ac45cefc60_0, 0, 3;
    %fork TD_bench.uut.RAM.IType, S_0x55ac45cefa90;
    %join;
    %end;
S_0x55ac45cf1570 .scope task, "LBU" "LBU" 5 427, 5 427 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45cf1740_0 .var "imm", 31 0;
v0x55ac45cf1840_0 .var "rd", 4 0;
v0x55ac45cf1920_0 .var "rs1", 4 0;
TD_bench.uut.RAM.LBU ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x55ac45cefe40_0, 0, 7;
    %load/vec4 v0x55ac45cf1840_0;
    %store/vec4 v0x55ac45ceff30_0, 0, 5;
    %load/vec4 v0x55ac45cf1920_0;
    %store/vec4 v0x55ac45cf0010_0, 0, 5;
    %load/vec4 v0x55ac45cf1740_0;
    %store/vec4 v0x55ac45cefd60_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55ac45cefc60_0, 0, 3;
    %fork TD_bench.uut.RAM.IType, S_0x55ac45cefa90;
    %join;
    %end;
S_0x55ac45cf1a10 .scope task, "LH" "LH" 5 409, 5 409 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45cf1be0_0 .var "imm", 31 0;
v0x55ac45cf1ce0_0 .var "rd", 4 0;
v0x55ac45cf1dc0_0 .var "rs1", 4 0;
TD_bench.uut.RAM.LH ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x55ac45cefe40_0, 0, 7;
    %load/vec4 v0x55ac45cf1ce0_0;
    %store/vec4 v0x55ac45ceff30_0, 0, 5;
    %load/vec4 v0x55ac45cf1dc0_0;
    %store/vec4 v0x55ac45cf0010_0, 0, 5;
    %load/vec4 v0x55ac45cf1be0_0;
    %store/vec4 v0x55ac45cefd60_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55ac45cefc60_0, 0, 3;
    %fork TD_bench.uut.RAM.IType, S_0x55ac45cefa90;
    %join;
    %end;
S_0x55ac45cf1eb0 .scope task, "LHU" "LHU" 5 436, 5 436 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45cf2080_0 .var "imm", 31 0;
v0x55ac45cf2180_0 .var "rd", 4 0;
v0x55ac45cf2260_0 .var "rs1", 4 0;
TD_bench.uut.RAM.LHU ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x55ac45cefe40_0, 0, 7;
    %load/vec4 v0x55ac45cf2180_0;
    %store/vec4 v0x55ac45ceff30_0, 0, 5;
    %load/vec4 v0x55ac45cf2260_0;
    %store/vec4 v0x55ac45cf0010_0, 0, 5;
    %load/vec4 v0x55ac45cf2080_0;
    %store/vec4 v0x55ac45cefd60_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55ac45cefc60_0, 0, 3;
    %fork TD_bench.uut.RAM.IType, S_0x55ac45cefa90;
    %join;
    %end;
S_0x55ac45cf2350 .scope task, "LI" "LI" 5 702, 5 702 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45cf2520_0 .var "imm", 31 0;
v0x55ac45cf2620_0 .var "rd", 4 0;
TD_bench.uut.RAM.LI ;
    %load/vec4 v0x55ac45cf2520_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.0, 4;
    %load/vec4 v0x55ac45cf2620_0;
    %store/vec4 v0x55ac45ce8460_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55ac45ce8560_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55ac45ce8640_0, 0, 5;
    %fork TD_bench.uut.RAM.ADD, S_0x55ac45c55590;
    %join;
    %jmp T_39.1;
T_39.0 ;
    %pushi/vec4 4294965248, 0, 32;
    %load/vec4 v0x55ac45cf2520_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55ac45cf2520_0;
    %cmpi/s 2048, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x55ac45cf2620_0;
    %store/vec4 v0x55ac45ce8a00_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55ac45ce8ae0_0, 0, 5;
    %load/vec4 v0x55ac45cf2520_0;
    %store/vec4 v0x55ac45ce8920_0, 0, 32;
    %fork TD_bench.uut.RAM.ADDI, S_0x55ac45ce8730;
    %join;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v0x55ac45cf2620_0;
    %store/vec4 v0x55ac45cf29d0_0, 0, 5;
    %load/vec4 v0x55ac45cf2520_0;
    %load/vec4 v0x55ac45cf2520_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x55ac45cf28d0_0, 0, 32;
    %fork TD_bench.uut.RAM.LUI, S_0x55ac45cf2700;
    %join;
    %load/vec4 v0x55ac45cf2520_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_39.4, 4;
    %load/vec4 v0x55ac45cf2620_0;
    %store/vec4 v0x55ac45ce8a00_0, 0, 5;
    %load/vec4 v0x55ac45cf2620_0;
    %store/vec4 v0x55ac45ce8ae0_0, 0, 5;
    %load/vec4 v0x55ac45cf2520_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %store/vec4 v0x55ac45ce8920_0, 0, 32;
    %fork TD_bench.uut.RAM.ADDI, S_0x55ac45ce8730;
    %join;
T_39.4 ;
T_39.3 ;
T_39.1 ;
    %end;
S_0x55ac45cf2700 .scope task, "LUI" "LUI" 5 378, 5 378 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45cf28d0_0 .var "imm", 31 0;
v0x55ac45cf29d0_0 .var "rd", 4 0;
TD_bench.uut.RAM.LUI ;
    %pushi/vec4 55, 0, 7;
    %store/vec4 v0x55ac45cf97d0_0, 0, 7;
    %load/vec4 v0x55ac45cf29d0_0;
    %store/vec4 v0x55ac45cf98b0_0, 0, 5;
    %load/vec4 v0x55ac45cf28d0_0;
    %store/vec4 v0x55ac45cf96d0_0, 0, 32;
    %fork TD_bench.uut.RAM.UType, S_0x55ac45cf9500;
    %join;
    %end;
S_0x55ac45cf2ab0 .scope task, "LW" "LW" 5 418, 5 418 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45cf2c80_0 .var "imm", 31 0;
v0x55ac45cf2d80_0 .var "rd", 4 0;
v0x55ac45cf2e60_0 .var "rs1", 4 0;
TD_bench.uut.RAM.LW ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x55ac45cefe40_0, 0, 7;
    %load/vec4 v0x55ac45cf2d80_0;
    %store/vec4 v0x55ac45ceff30_0, 0, 5;
    %load/vec4 v0x55ac45cf2e60_0;
    %store/vec4 v0x55ac45cf0010_0, 0, 5;
    %load/vec4 v0x55ac45cf2c80_0;
    %store/vec4 v0x55ac45cefd60_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55ac45cefc60_0, 0, 3;
    %fork TD_bench.uut.RAM.IType, S_0x55ac45cefa90;
    %join;
    %end;
S_0x55ac45cf2f50 .scope task, "Label" "Label" 5 605, 5 605 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45cf3120_0 .var/i "L", 31 0;
TD_bench.uut.RAM.Label ;
    %load/vec4 v0x55ac45cf3120_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 1, 1;
    %jmp/0xz  T_42.6, 6;
    %vpi_call 5 610 "$display", "Missing label initialization" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55ac45cfa4b0_0, 0, 32;
    %jmp T_42.7;
T_42.6 ;
    %load/vec4 v0x55ac45cf3120_0;
    %load/vec4 v0x55ac45cfaa60_0;
    %cmp/ne;
    %jmp/0xz  T_42.8, 4;
    %vpi_call 5 613 "$display", "Incorrect label initialization" {0 0 0};
    %vpi_call 5 614 "$display", "Expected: %0d    Got: %0d", v0x55ac45cfaa60_0, v0x55ac45cf3120_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55ac45cfa4b0_0, 0, 32;
T_42.8 ;
T_42.7 ;
    %vpi_call 5 617 "$display", "Label:", v0x55ac45cfaa60_0 {0 0 0};
    %end;
S_0x55ac45cf3220 .scope function, "LabelRef" "LabelRef" 5 622, 5 622 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45cf33f0_0 .var/i "L", 31 0;
v0x55ac45cf34f0_0 .var "LabelRef", 31 0;
TD_bench.uut.RAM.LabelRef ;
    %load/vec4 v0x55ac45cf33f0_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 1, 1;
    %jmp/0xz  T_43.10, 6;
    %vpi_call 5 627 "$display", "Reference to uninitialized label" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55ac45cfa4b0_0, 0, 32;
T_43.10 ;
    %load/vec4 v0x55ac45cf33f0_0;
    %load/vec4 v0x55ac45cfaa60_0;
    %sub;
    %store/vec4 v0x55ac45cf34f0_0, 0, 32;
    %end;
S_0x55ac45cf35d0 .scope task, "MV" "MV" 5 733, 5 733 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45cf37a0_0 .var "rd", 4 0;
v0x55ac45cf38a0_0 .var "rs1", 4 0;
TD_bench.uut.RAM.MV ;
    %load/vec4 v0x55ac45cf37a0_0;
    %store/vec4 v0x55ac45ce8460_0, 0, 5;
    %load/vec4 v0x55ac45cf38a0_0;
    %store/vec4 v0x55ac45ce8560_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55ac45ce8640_0, 0, 5;
    %fork TD_bench.uut.RAM.ADD, S_0x55ac45c55590;
    %join;
    %end;
S_0x55ac45cf3980 .scope task, "NOP" "NOP" 5 691, 5 691 0, S_0x55ac45c549a0;
 .timescale 0 0;
TD_bench.uut.RAM.NOP ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55ac45ce8460_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55ac45ce8560_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55ac45ce8640_0, 0, 5;
    %fork TD_bench.uut.RAM.ADD, S_0x55ac45c55590;
    %join;
    %end;
S_0x55ac45cf3b50 .scope task, "OR" "OR" 5 138, 5 138 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45cf3d20_0 .var "rd", 4 0;
v0x55ac45cf3e20_0 .var "rs1", 4 0;
v0x55ac45cf3f00_0 .var "rs2", 4 0;
TD_bench.uut.RAM.OR ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x55ac45cf4a10_0, 0, 7;
    %load/vec4 v0x55ac45cf3d20_0;
    %store/vec4 v0x55ac45cf4b00_0, 0, 5;
    %load/vec4 v0x55ac45cf3e20_0;
    %store/vec4 v0x55ac45cf4be0_0, 0, 5;
    %load/vec4 v0x55ac45cf3f00_0;
    %store/vec4 v0x55ac45cf4d10_0, 0, 5;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55ac45cf4830_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55ac45cf4930_0, 0, 7;
    %fork TD_bench.uut.RAM.RType, S_0x55ac45cf4660;
    %join;
    %end;
S_0x55ac45cf3ff0 .scope task, "ORI" "ORI" 5 207, 5 207 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45cf41c0_0 .var "imm", 31 0;
v0x55ac45cf42c0_0 .var "rd", 4 0;
v0x55ac45cf43a0_0 .var "rs1", 4 0;
TD_bench.uut.RAM.ORI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x55ac45cefe40_0, 0, 7;
    %load/vec4 v0x55ac45cf42c0_0;
    %store/vec4 v0x55ac45ceff30_0, 0, 5;
    %load/vec4 v0x55ac45cf43a0_0;
    %store/vec4 v0x55ac45cf0010_0, 0, 5;
    %load/vec4 v0x55ac45cf41c0_0;
    %store/vec4 v0x55ac45cefd60_0, 0, 32;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55ac45cefc60_0, 0, 3;
    %fork TD_bench.uut.RAM.IType, S_0x55ac45cefa90;
    %join;
    %end;
S_0x55ac45cf4490 .scope task, "RET" "RET" 5 727, 5 727 0, S_0x55ac45c549a0;
 .timescale 0 0;
TD_bench.uut.RAM.RET ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55ac45cf0a90_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55ac45cf0b70_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ac45cf0990_0, 0, 32;
    %fork TD_bench.uut.RAM.JALR, S_0x55ac45cf07c0;
    %join;
    %end;
S_0x55ac45cf4660 .scope task, "RType" "RType" 5 69, 5 69 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45cf4830_0 .var "funct3", 2 0;
v0x55ac45cf4930_0 .var "funct7", 6 0;
v0x55ac45cf4a10_0 .var "opcode", 6 0;
v0x55ac45cf4b00_0 .var "rd", 4 0;
v0x55ac45cf4be0_0 .var "rs1", 4 0;
v0x55ac45cf4d10_0 .var "rs2", 4 0;
TD_bench.uut.RAM.RType ;
    %load/vec4 v0x55ac45cf4930_0;
    %load/vec4 v0x55ac45cf4d10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cf4be0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cf4830_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cf4b00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cf4a10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cfaa60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x55ac45cfa860, 4, 0;
    %load/vec4 v0x55ac45cfaa60_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55ac45cfaa60_0, 0, 32;
    %end;
S_0x55ac45cf4df0 .scope task, "SB" "SB" 5 469, 5 469 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45cf4fc0_0 .var "imm", 31 0;
v0x55ac45cf50c0_0 .var "rs1", 4 0;
v0x55ac45cf51a0_0 .var "rs2", 4 0;
TD_bench.uut.RAM.SB ;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v0x55ac45cf88f0_0, 0, 7;
    %load/vec4 v0x55ac45cf51a0_0;
    %store/vec4 v0x55ac45cf89e0_0, 0, 5;
    %load/vec4 v0x55ac45cf50c0_0;
    %store/vec4 v0x55ac45cf8ac0_0, 0, 5;
    %load/vec4 v0x55ac45cf4fc0_0;
    %store/vec4 v0x55ac45cf8810_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55ac45cf8710_0, 0, 3;
    %fork TD_bench.uut.RAM.SType, S_0x55ac45cf8540;
    %join;
    %end;
S_0x55ac45cf5260 .scope task, "SH" "SH" 5 478, 5 478 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45cf5430_0 .var "imm", 31 0;
v0x55ac45cf5530_0 .var "rs1", 4 0;
v0x55ac45cf5610_0 .var "rs2", 4 0;
TD_bench.uut.RAM.SH ;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v0x55ac45cf88f0_0, 0, 7;
    %load/vec4 v0x55ac45cf5610_0;
    %store/vec4 v0x55ac45cf89e0_0, 0, 5;
    %load/vec4 v0x55ac45cf5530_0;
    %store/vec4 v0x55ac45cf8ac0_0, 0, 5;
    %load/vec4 v0x55ac45cf5430_0;
    %store/vec4 v0x55ac45cf8810_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55ac45cf8710_0, 0, 3;
    %fork TD_bench.uut.RAM.SType, S_0x55ac45cf8540;
    %join;
    %end;
S_0x55ac45cf5700 .scope task, "SLL" "SLL" 5 96, 5 96 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45cf58d0_0 .var "rd", 4 0;
v0x55ac45cf59d0_0 .var "rs1", 4 0;
v0x55ac45cf5ab0_0 .var "rs2", 4 0;
TD_bench.uut.RAM.SLL ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x55ac45cf4a10_0, 0, 7;
    %load/vec4 v0x55ac45cf58d0_0;
    %store/vec4 v0x55ac45cf4b00_0, 0, 5;
    %load/vec4 v0x55ac45cf59d0_0;
    %store/vec4 v0x55ac45cf4be0_0, 0, 5;
    %load/vec4 v0x55ac45cf5ab0_0;
    %store/vec4 v0x55ac45cf4d10_0, 0, 5;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55ac45cf4830_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55ac45cf4930_0, 0, 7;
    %fork TD_bench.uut.RAM.RType, S_0x55ac45cf4660;
    %join;
    %end;
S_0x55ac45cf5ba0 .scope task, "SLLI" "SLLI" 5 228, 5 228 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45cf5d70_0 .var "imm", 31 0;
v0x55ac45cf5e70_0 .var "rd", 4 0;
v0x55ac45cf5f50_0 .var "rs1", 4 0;
TD_bench.uut.RAM.SLLI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x55ac45cf4a10_0, 0, 7;
    %load/vec4 v0x55ac45cf5e70_0;
    %store/vec4 v0x55ac45cf4b00_0, 0, 5;
    %load/vec4 v0x55ac45cf5f50_0;
    %store/vec4 v0x55ac45cf4be0_0, 0, 5;
    %load/vec4 v0x55ac45cf5d70_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x55ac45cf4d10_0, 0, 5;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55ac45cf4830_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55ac45cf4930_0, 0, 7;
    %fork TD_bench.uut.RAM.RType, S_0x55ac45cf4660;
    %join;
    %end;
S_0x55ac45cf6040 .scope task, "SLT" "SLT" 5 103, 5 103 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45cf6210_0 .var "rd", 4 0;
v0x55ac45cf6310_0 .var "rs1", 4 0;
v0x55ac45cf63f0_0 .var "rs2", 4 0;
TD_bench.uut.RAM.SLT ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x55ac45cf4a10_0, 0, 7;
    %load/vec4 v0x55ac45cf6210_0;
    %store/vec4 v0x55ac45cf4b00_0, 0, 5;
    %load/vec4 v0x55ac45cf6310_0;
    %store/vec4 v0x55ac45cf4be0_0, 0, 5;
    %load/vec4 v0x55ac45cf63f0_0;
    %store/vec4 v0x55ac45cf4d10_0, 0, 5;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55ac45cf4830_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55ac45cf4930_0, 0, 7;
    %fork TD_bench.uut.RAM.RType, S_0x55ac45cf4660;
    %join;
    %end;
S_0x55ac45cf64e0 .scope task, "SLTI" "SLTI" 5 180, 5 180 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45cf66b0_0 .var "imm", 31 0;
v0x55ac45cf67b0_0 .var "rd", 4 0;
v0x55ac45cf6890_0 .var "rs1", 4 0;
TD_bench.uut.RAM.SLTI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x55ac45cefe40_0, 0, 7;
    %load/vec4 v0x55ac45cf67b0_0;
    %store/vec4 v0x55ac45ceff30_0, 0, 5;
    %load/vec4 v0x55ac45cf6890_0;
    %store/vec4 v0x55ac45cf0010_0, 0, 5;
    %load/vec4 v0x55ac45cf66b0_0;
    %store/vec4 v0x55ac45cefd60_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55ac45cefc60_0, 0, 3;
    %fork TD_bench.uut.RAM.IType, S_0x55ac45cefa90;
    %join;
    %end;
S_0x55ac45cf6980 .scope task, "SLTIU" "SLTIU" 5 189, 5 189 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45cf6b50_0 .var "imm", 31 0;
v0x55ac45cf6c50_0 .var "rd", 4 0;
v0x55ac45cf6d30_0 .var "rs1", 4 0;
TD_bench.uut.RAM.SLTIU ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x55ac45cefe40_0, 0, 7;
    %load/vec4 v0x55ac45cf6c50_0;
    %store/vec4 v0x55ac45ceff30_0, 0, 5;
    %load/vec4 v0x55ac45cf6d30_0;
    %store/vec4 v0x55ac45cf0010_0, 0, 5;
    %load/vec4 v0x55ac45cf6b50_0;
    %store/vec4 v0x55ac45cefd60_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55ac45cefc60_0, 0, 3;
    %fork TD_bench.uut.RAM.IType, S_0x55ac45cefa90;
    %join;
    %end;
S_0x55ac45cf6e20 .scope task, "SLTU" "SLTU" 5 110, 5 110 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45cf6ff0_0 .var "rd", 4 0;
v0x55ac45cf70f0_0 .var "rs1", 4 0;
v0x55ac45cf71d0_0 .var "rs2", 4 0;
TD_bench.uut.RAM.SLTU ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x55ac45cf4a10_0, 0, 7;
    %load/vec4 v0x55ac45cf6ff0_0;
    %store/vec4 v0x55ac45cf4b00_0, 0, 5;
    %load/vec4 v0x55ac45cf70f0_0;
    %store/vec4 v0x55ac45cf4be0_0, 0, 5;
    %load/vec4 v0x55ac45cf71d0_0;
    %store/vec4 v0x55ac45cf4d10_0, 0, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55ac45cf4830_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55ac45cf4930_0, 0, 7;
    %fork TD_bench.uut.RAM.RType, S_0x55ac45cf4660;
    %join;
    %end;
S_0x55ac45cf72c0 .scope task, "SRA" "SRA" 5 131, 5 131 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45cf7490_0 .var "rd", 4 0;
v0x55ac45cf7590_0 .var "rs1", 4 0;
v0x55ac45cf7670_0 .var "rs2", 4 0;
TD_bench.uut.RAM.SRA ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x55ac45cf4a10_0, 0, 7;
    %load/vec4 v0x55ac45cf7490_0;
    %store/vec4 v0x55ac45cf4b00_0, 0, 5;
    %load/vec4 v0x55ac45cf7590_0;
    %store/vec4 v0x55ac45cf4be0_0, 0, 5;
    %load/vec4 v0x55ac45cf7670_0;
    %store/vec4 v0x55ac45cf4d10_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55ac45cf4830_0, 0, 3;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x55ac45cf4930_0, 0, 7;
    %fork TD_bench.uut.RAM.RType, S_0x55ac45cf4660;
    %join;
    %end;
S_0x55ac45cf7760 .scope task, "SRAI" "SRAI" 5 246, 5 246 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45cf7930_0 .var "imm", 31 0;
v0x55ac45cf7a30_0 .var "rd", 4 0;
v0x55ac45cf7b10_0 .var "rs1", 4 0;
TD_bench.uut.RAM.SRAI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x55ac45cf4a10_0, 0, 7;
    %load/vec4 v0x55ac45cf7a30_0;
    %store/vec4 v0x55ac45cf4b00_0, 0, 5;
    %load/vec4 v0x55ac45cf7b10_0;
    %store/vec4 v0x55ac45cf4be0_0, 0, 5;
    %load/vec4 v0x55ac45cf7930_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x55ac45cf4d10_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55ac45cf4830_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0x55ac45cf4930_0, 0, 7;
    %fork TD_bench.uut.RAM.RType, S_0x55ac45cf4660;
    %join;
    %end;
S_0x55ac45cf7c00 .scope task, "SRL" "SRL" 5 124, 5 124 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45cf7dd0_0 .var "rd", 4 0;
v0x55ac45cf7ed0_0 .var "rs1", 4 0;
v0x55ac45cf7fb0_0 .var "rs2", 4 0;
TD_bench.uut.RAM.SRL ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x55ac45cf4a10_0, 0, 7;
    %load/vec4 v0x55ac45cf7dd0_0;
    %store/vec4 v0x55ac45cf4b00_0, 0, 5;
    %load/vec4 v0x55ac45cf7ed0_0;
    %store/vec4 v0x55ac45cf4be0_0, 0, 5;
    %load/vec4 v0x55ac45cf7fb0_0;
    %store/vec4 v0x55ac45cf4d10_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55ac45cf4830_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55ac45cf4930_0, 0, 7;
    %fork TD_bench.uut.RAM.RType, S_0x55ac45cf4660;
    %join;
    %end;
S_0x55ac45cf80a0 .scope task, "SRLI" "SRLI" 5 237, 5 237 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45cf8270_0 .var "imm", 31 0;
v0x55ac45cf8370_0 .var "rd", 4 0;
v0x55ac45cf8450_0 .var "rs1", 4 0;
TD_bench.uut.RAM.SRLI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x55ac45cf4a10_0, 0, 7;
    %load/vec4 v0x55ac45cf8370_0;
    %store/vec4 v0x55ac45cf4b00_0, 0, 5;
    %load/vec4 v0x55ac45cf8450_0;
    %store/vec4 v0x55ac45cf4be0_0, 0, 5;
    %load/vec4 v0x55ac45cf8270_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x55ac45cf4d10_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55ac45cf4830_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55ac45cf4930_0, 0, 7;
    %fork TD_bench.uut.RAM.RType, S_0x55ac45cf4660;
    %join;
    %end;
S_0x55ac45cf8540 .scope task, "SType" "SType" 5 451, 5 451 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45cf8710_0 .var "funct3", 2 0;
v0x55ac45cf8810_0 .var "imm", 31 0;
v0x55ac45cf88f0_0 .var "opcode", 6 0;
v0x55ac45cf89e0_0 .var "rs1", 4 0;
v0x55ac45cf8ac0_0 .var "rs2", 4 0;
TD_bench.uut.RAM.SType ;
    %load/vec4 v0x55ac45cf8810_0;
    %parti/s 7, 5, 4;
    %load/vec4 v0x55ac45cf8ac0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cf89e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cf8710_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cf8810_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cf88f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cfaa60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x55ac45cfa860, 4, 0;
    %load/vec4 v0x55ac45cfaa60_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55ac45cfaa60_0, 0, 32;
    %end;
S_0x55ac45cf8bf0 .scope task, "SUB" "SUB" 5 89, 5 89 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45cf8dc0_0 .var "rd", 4 0;
v0x55ac45cf8ec0_0 .var "rs1", 4 0;
v0x55ac45cf8fa0_0 .var "rs2", 4 0;
TD_bench.uut.RAM.SUB ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x55ac45cf4a10_0, 0, 7;
    %load/vec4 v0x55ac45cf8dc0_0;
    %store/vec4 v0x55ac45cf4b00_0, 0, 5;
    %load/vec4 v0x55ac45cf8ec0_0;
    %store/vec4 v0x55ac45cf4be0_0, 0, 5;
    %load/vec4 v0x55ac45cf8fa0_0;
    %store/vec4 v0x55ac45cf4d10_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55ac45cf4830_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0x55ac45cf4930_0, 0, 7;
    %fork TD_bench.uut.RAM.RType, S_0x55ac45cf4660;
    %join;
    %end;
S_0x55ac45cf9060 .scope task, "SW" "SW" 5 487, 5 487 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45cf9230_0 .var "imm", 31 0;
v0x55ac45cf9330_0 .var "rs1", 4 0;
v0x55ac45cf9410_0 .var "rs2", 4 0;
TD_bench.uut.RAM.SW ;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v0x55ac45cf88f0_0, 0, 7;
    %load/vec4 v0x55ac45cf9410_0;
    %store/vec4 v0x55ac45cf89e0_0, 0, 5;
    %load/vec4 v0x55ac45cf9330_0;
    %store/vec4 v0x55ac45cf8ac0_0, 0, 5;
    %load/vec4 v0x55ac45cf9230_0;
    %store/vec4 v0x55ac45cf8810_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55ac45cf8710_0, 0, 3;
    %fork TD_bench.uut.RAM.SType, S_0x55ac45cf8540;
    %join;
    %end;
S_0x55ac45cf9500 .scope task, "UType" "UType" 5 368, 5 368 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45cf96d0_0 .var "imm", 31 0;
v0x55ac45cf97d0_0 .var "opcode", 6 0;
v0x55ac45cf98b0_0 .var "rd", 4 0;
TD_bench.uut.RAM.UType ;
    %load/vec4 v0x55ac45cf96d0_0;
    %parti/s 20, 12, 5;
    %load/vec4 v0x55ac45cf98b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cf97d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac45cfaa60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x55ac45cfa860, 4, 0;
    %load/vec4 v0x55ac45cfaa60_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55ac45cfaa60_0, 0, 32;
    %end;
S_0x55ac45cf99a0 .scope task, "XOR" "XOR" 5 117, 5 117 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45cf9b70_0 .var "rd", 4 0;
v0x55ac45cf9c70_0 .var "rs1", 4 0;
v0x55ac45cf9d50_0 .var "rs2", 4 0;
TD_bench.uut.RAM.XOR ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x55ac45cf4a10_0, 0, 7;
    %load/vec4 v0x55ac45cf9b70_0;
    %store/vec4 v0x55ac45cf4b00_0, 0, 5;
    %load/vec4 v0x55ac45cf9c70_0;
    %store/vec4 v0x55ac45cf4be0_0, 0, 5;
    %load/vec4 v0x55ac45cf9d50_0;
    %store/vec4 v0x55ac45cf4d10_0, 0, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55ac45cf4830_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55ac45cf4930_0, 0, 7;
    %fork TD_bench.uut.RAM.RType, S_0x55ac45cf4660;
    %join;
    %end;
S_0x55ac45cf9e40 .scope task, "XORI" "XORI" 5 198, 5 198 0, S_0x55ac45c549a0;
 .timescale 0 0;
v0x55ac45cfa010_0 .var "imm", 31 0;
v0x55ac45cfa110_0 .var "rd", 4 0;
v0x55ac45cfa1f0_0 .var "rs1", 4 0;
TD_bench.uut.RAM.XORI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x55ac45cefe40_0, 0, 7;
    %load/vec4 v0x55ac45cfa110_0;
    %store/vec4 v0x55ac45ceff30_0, 0, 5;
    %load/vec4 v0x55ac45cfa1f0_0;
    %store/vec4 v0x55ac45cf0010_0, 0, 5;
    %load/vec4 v0x55ac45cfa010_0;
    %store/vec4 v0x55ac45cefd60_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55ac45cefc60_0, 0, 3;
    %fork TD_bench.uut.RAM.IType, S_0x55ac45cefa90;
    %join;
    %end;
S_0x55ac45cfa2e0 .scope task, "endASM" "endASM" 5 635, 5 635 0, S_0x55ac45c549a0;
 .timescale 0 0;
TD_bench.uut.RAM.endASM ;
    %load/vec4 v0x55ac45cfa4b0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_68.12, 4;
    %vpi_call 5 641 "$finish" {0 0 0};
T_68.12 ;
    %end;
S_0x55ac45cfb460 .scope module, "UART" "corescore_emitter_uart" 3 444, 6 1 0, S_0x55ac45c72690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_rst"
    .port_info 2 /INPUT 8 "i_data"
    .port_info 3 /INPUT 1 "i_valid"
    .port_info 4 /OUTPUT 1 "o_ready"
    .port_info 5 /OUTPUT 1 "o_uart_tx"
P_0x55ac45cc1130 .param/l "START_VALUE" 1 6 14, +C4<0000000000000000000000000000000000000000000000000000000000101101>;
P_0x55ac45cc1170 .param/l "WIDTH" 1 6 16, +C4<00000000000000000000000000000110>;
P_0x55ac45cc11b0 .param/l "baud_rate" 0 6 4, +C4<00000000000011110100001001000000>;
P_0x55ac45cc11f0 .param/l "clk_freq_hz" 0 6 3, +C4<0000000000000000000000000000000000000010101011101010010101000000>;
L_0x55ac45d24000 .functor OR 1, L_0x55ac45d23d80, L_0x55ac45d23f10, C4<0>, C4<0>;
v0x55ac45cfb9d0_0 .net *"_s1", 0 0, L_0x55ac45d23d80;  1 drivers
v0x55ac45cfbad0_0 .net *"_s3", 0 0, L_0x55ac45d23e20;  1 drivers
v0x55ac45cfbb90_0 .net *"_s5", 0 0, L_0x55ac45d23f10;  1 drivers
v0x55ac45cfbc60_0 .var "cnt", 6 0;
v0x55ac45cfbd40_0 .var "data", 9 0;
v0x55ac45cfbe70_0 .net "i_clk", 0 0, L_0x55ac45d24950;  alias, 1 drivers
v0x55ac45cfbf10_0 .net "i_data", 7 0, L_0x55ac45d241b0;  1 drivers
v0x55ac45cfbff0_0 .net "i_rst", 0 0, L_0x55ac45d24110;  1 drivers
v0x55ac45cfc0b0_0 .net "i_valid", 0 0, L_0x55ac45d23c20;  alias, 1 drivers
v0x55ac45cfc170_0 .var "o_ready", 0 0;
v0x55ac45cfc230_0 .net "o_uart_tx", 0 0, L_0x55ac45d24000;  alias, 1 drivers
L_0x55ac45d23d80 .part v0x55ac45cfbd40_0, 0, 1;
L_0x55ac45d23e20 .reduce/or v0x55ac45cfbd40_0;
L_0x55ac45d23f10 .reduce/nor L_0x55ac45d23e20;
    .scope S_0x55ac45c73380;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ac45cd7b00_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55ac45ce4550_0, 0, 3;
    %end;
    .thread T_69;
    .scope S_0x55ac45c73380;
T_70 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ac45ce2bf0_0, 0, 32;
T_70.0 ;
    %load/vec4 v0x55ac45ce2bf0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_70.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55ac45ce2bf0_0;
    %store/vec4a v0x55ac45cd7da0, 4, 0;
    %load/vec4 v0x55ac45ce2bf0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55ac45ce2bf0_0, 0, 32;
    %jmp T_70.0;
T_70.1 ;
    %end;
    .thread T_70;
    .scope S_0x55ac45c73380;
T_71 ;
    %wait E_0x55ac45b86080;
    %load/vec4 v0x55ac45ce2a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_71.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_71.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_71.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_71.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_71.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_71.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_71.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_71.7, 6;
    %jmp T_71.8;
T_71.0 ;
    %load/vec4 v0x55ac45ce2b10_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x55ac45ce2cd0_0;
    %parti/s 1, 5, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_71.9, 8;
    %load/vec4 v0x55ac45ce26d0_0;
    %parti/s 32, 0, 2;
    %jmp/1 T_71.10, 8;
T_71.9 ; End of true expr.
    %load/vec4 v0x55ac45ce2890_0;
    %jmp/0 T_71.10, 8;
 ; End of false expr.
    %blend;
T_71.10;
    %store/vec4 v0x55ac45ce27b0_0, 0, 32;
    %jmp T_71.8;
T_71.1 ;
    %load/vec4 v0x55ac45ce3530_0;
    %store/vec4 v0x55ac45ce27b0_0, 0, 32;
    %jmp T_71.8;
T_71.2 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55ac45cd7980_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55ac45ce27b0_0, 0, 32;
    %jmp T_71.8;
T_71.3 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55ac45cd7a40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55ac45ce27b0_0, 0, 32;
    %jmp T_71.8;
T_71.4 ;
    %load/vec4 v0x55ac45ce2510_0;
    %load/vec4 v0x55ac45ce25f0_0;
    %xor;
    %store/vec4 v0x55ac45ce27b0_0, 0, 32;
    %jmp T_71.8;
T_71.5 ;
    %load/vec4 v0x55ac45ce4390_0;
    %store/vec4 v0x55ac45ce27b0_0, 0, 32;
    %jmp T_71.8;
T_71.6 ;
    %load/vec4 v0x55ac45ce2510_0;
    %load/vec4 v0x55ac45ce25f0_0;
    %or;
    %store/vec4 v0x55ac45ce27b0_0, 0, 32;
    %jmp T_71.8;
T_71.7 ;
    %load/vec4 v0x55ac45ce2510_0;
    %load/vec4 v0x55ac45ce25f0_0;
    %and;
    %store/vec4 v0x55ac45ce27b0_0, 0, 32;
    %jmp T_71.8;
T_71.8 ;
    %pop/vec4 1;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0x55ac45c73380;
T_72 ;
    %wait E_0x55ac45b85e80;
    %load/vec4 v0x55ac45ce2a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_72.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_72.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_72.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_72.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_72.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_72.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ac45ce4630_0, 0, 1;
    %jmp T_72.7;
T_72.0 ;
    %load/vec4 v0x55ac45cb8290_0;
    %store/vec4 v0x55ac45ce4630_0, 0, 1;
    %jmp T_72.7;
T_72.1 ;
    %load/vec4 v0x55ac45cb8290_0;
    %nor/r;
    %store/vec4 v0x55ac45ce4630_0, 0, 1;
    %jmp T_72.7;
T_72.2 ;
    %load/vec4 v0x55ac45cd7980_0;
    %store/vec4 v0x55ac45ce4630_0, 0, 1;
    %jmp T_72.7;
T_72.3 ;
    %load/vec4 v0x55ac45cd7980_0;
    %nor/r;
    %store/vec4 v0x55ac45ce4630_0, 0, 1;
    %jmp T_72.7;
T_72.4 ;
    %load/vec4 v0x55ac45cd7a40_0;
    %store/vec4 v0x55ac45ce4630_0, 0, 1;
    %jmp T_72.7;
T_72.5 ;
    %load/vec4 v0x55ac45cd7a40_0;
    %nor/r;
    %store/vec4 v0x55ac45ce4630_0, 0, 1;
    %jmp T_72.7;
T_72.7 ;
    %pop/vec4 1;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x55ac45c73380;
T_73 ;
    %wait E_0x55ac45b85c80;
    %load/vec4 v0x55ac45ce3e70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55ac45cd7b00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55ac45ce4550_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x55ac45ce47d0_0;
    %load/vec4 v0x55ac45ce3d90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.2, 8;
    %load/vec4 v0x55ac45ce46f0_0;
    %load/vec4 v0x55ac45ce3d90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ac45cd7da0, 0, 4;
T_73.2 ;
    %load/vec4 v0x55ac45ce4550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_73.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_73.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_73.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_73.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_73.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_73.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_73.10, 6;
    %jmp T_73.11;
T_73.4 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55ac45ce4550_0, 0;
    %jmp T_73.11;
T_73.5 ;
    %load/vec4 v0x55ac45ce3950_0;
    %assign/vec4 v0x55ac45ce2cd0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55ac45ce4550_0, 0;
    %jmp T_73.11;
T_73.6 ;
    %load/vec4 v0x55ac45ce4010_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55ac45cd7da0, 4;
    %assign/vec4 v0x55ac45ce3f30_0, 0;
    %load/vec4 v0x55ac45ce41d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55ac45cd7da0, 4;
    %assign/vec4 v0x55ac45ce40f0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55ac45ce4550_0, 0;
    %jmp T_73.11;
T_73.7 ;
    %load/vec4 v0x55ac45ce33b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x55ac45ce3cb0_0;
    %assign/vec4 v0x55ac45cd7b00_0, 0;
T_73.12 ;
    %load/vec4 v0x55ac45ce32f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_73.14, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_73.15, 8;
T_73.14 ; End of true expr.
    %load/vec4 v0x55ac45ce3470_0;
    %flag_set/vec4 9;
    %jmp/0 T_73.16, 9;
    %pushi/vec4 6, 0, 32;
    %jmp/1 T_73.17, 9;
T_73.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_73.17, 9;
 ; End of false expr.
    %blend;
T_73.17;
    %jmp/0 T_73.15, 8;
 ; End of false expr.
    %blend;
T_73.15;
    %pad/s 3;
    %assign/vec4 v0x55ac45ce4550_0, 0;
    %load/vec4 v0x55ac45ce33b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %vpi_call 3 320 "$finish" {0 0 0};
T_73.18 ;
    %jmp T_73.11;
T_73.8 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55ac45ce4550_0, 0;
    %jmp T_73.11;
T_73.9 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55ac45ce4550_0, 0;
    %jmp T_73.11;
T_73.10 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55ac45ce4550_0, 0;
    %jmp T_73.11;
T_73.11 ;
    %pop/vec4 1;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x55ac45c549a0;
T_74 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ac45cfa4b0_0, 0, 32;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x55ac45cfa5b0_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x55ac45cfa690_0, 0, 32;
    %pushi/vec4 52, 0, 32;
    %store/vec4 v0x55ac45cfa780_0, 0, 32;
    %pushi/vec4 104, 0, 32;
    %store/vec4 v0x55ac45cfb0c0_0, 0, 32;
    %pushi/vec4 112, 0, 32;
    %store/vec4 v0x55ac45cfb1a0_0, 0, 32;
    %pushi/vec4 124, 0, 32;
    %store/vec4 v0x55ac45cfaf00_0, 0, 32;
    %pushi/vec4 132, 0, 32;
    %store/vec4 v0x55ac45cfafe0_0, 0, 32;
    %end;
    .thread T_74;
    .scope S_0x55ac45c549a0;
T_75 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ac45cfaa60_0, 0, 32;
    %end;
    .thread T_75;
    .scope S_0x55ac45c549a0;
T_76 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55ac45cf2620_0, 0, 5;
    %pushi/vec4 6144, 0, 32;
    %store/vec4 v0x55ac45cf2520_0, 0, 32;
    %fork TD_bench.uut.RAM.LI, S_0x55ac45cf2350;
    %join;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55ac45cf2620_0, 0, 5;
    %pushi/vec4 4194304, 0, 32;
    %store/vec4 v0x55ac45cf2520_0, 0, 32;
    %fork TD_bench.uut.RAM.LI, S_0x55ac45cf2350;
    %join;
    %load/vec4 v0x55ac45cfa5b0_0;
    %store/vec4 v0x55ac45cf3120_0, 0, 32;
    %fork TD_bench.uut.RAM.Label, S_0x55ac45cf2f50;
    %join;
    %load/vec4 v0x55ac45cf3120_0;
    %store/vec4 v0x55ac45cfa5b0_0, 0, 32;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x55ac45cf2620_0, 0, 5;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x55ac45cf2520_0, 0, 32;
    %fork TD_bench.uut.RAM.LI, S_0x55ac45cf2350;
    %join;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55ac45cf2620_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ac45cf2520_0, 0, 32;
    %fork TD_bench.uut.RAM.LI, S_0x55ac45cf2350;
    %join;
    %load/vec4 v0x55ac45cfa690_0;
    %store/vec4 v0x55ac45cf3120_0, 0, 32;
    %fork TD_bench.uut.RAM.Label, S_0x55ac45cf2f50;
    %join;
    %load/vec4 v0x55ac45cf3120_0;
    %store/vec4 v0x55ac45cfa690_0, 0, 32;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55ac45cf9330_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55ac45cf9410_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ac45cef9b0_0, 0, 32;
    %fork TD_bench.uut.RAM.IO_BIT_TO_OFFSET, S_0x55ac45cef6e0;
    %join;
    %load/vec4  v0x55ac45cef8b0_0;
    %store/vec4 v0x55ac45cf9230_0, 0, 32;
    %fork TD_bench.uut.RAM.SW, S_0x55ac45cf9060;
    %join;
    %load/vec4 v0x55ac45cfb0c0_0;
    %store/vec4 v0x55ac45cf33f0_0, 0, 32;
    %fork TD_bench.uut.RAM.LabelRef, S_0x55ac45cf3220;
    %join;
    %load/vec4  v0x55ac45cf34f0_0;
    %store/vec4 v0x55ac45cec8e0_0, 0, 32;
    %fork TD_bench.uut.RAM.CALL, S_0x55ac45cec710;
    %join;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55ac45ce8a00_0, 0, 5;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55ac45ce8ae0_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55ac45ce8920_0, 0, 32;
    %fork TD_bench.uut.RAM.ADDI, S_0x55ac45ce8730;
    %join;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55ac45cebae0_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x55ac45cebbc0_0, 0, 5;
    %load/vec4 v0x55ac45cfa690_0;
    %store/vec4 v0x55ac45cf33f0_0, 0, 32;
    %fork TD_bench.uut.RAM.LabelRef, S_0x55ac45cf3220;
    %join;
    %load/vec4  v0x55ac45cf34f0_0;
    %store/vec4 v0x55ac45ceb9e0_0, 0, 32;
    %fork TD_bench.uut.RAM.BNE, S_0x55ac45ceb810;
    %join;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x55ac45cf2620_0, 0, 5;
    %pushi/vec4 26, 0, 32;
    %store/vec4 v0x55ac45cf2520_0, 0, 32;
    %fork TD_bench.uut.RAM.LI, S_0x55ac45cf2350;
    %join;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55ac45cf2620_0, 0, 5;
    %pushi/vec4 97, 0, 32; draw_string_vec4
    %store/vec4 v0x55ac45cf2520_0, 0, 32;
    %fork TD_bench.uut.RAM.LI, S_0x55ac45cf2350;
    %join;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x55ac45cf2620_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ac45cf2520_0, 0, 32;
    %fork TD_bench.uut.RAM.LI, S_0x55ac45cf2350;
    %join;
    %load/vec4 v0x55ac45cfa780_0;
    %store/vec4 v0x55ac45cf3120_0, 0, 32;
    %fork TD_bench.uut.RAM.Label, S_0x55ac45cf2f50;
    %join;
    %load/vec4 v0x55ac45cf3120_0;
    %store/vec4 v0x55ac45cfa780_0, 0, 32;
    %load/vec4 v0x55ac45cfaf00_0;
    %store/vec4 v0x55ac45cf33f0_0, 0, 32;
    %fork TD_bench.uut.RAM.LabelRef, S_0x55ac45cf3220;
    %join;
    %load/vec4  v0x55ac45cf34f0_0;
    %store/vec4 v0x55ac45cec8e0_0, 0, 32;
    %fork TD_bench.uut.RAM.CALL, S_0x55ac45cec710;
    %join;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55ac45ce8a00_0, 0, 5;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55ac45ce8ae0_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55ac45ce8920_0, 0, 32;
    %fork TD_bench.uut.RAM.ADDI, S_0x55ac45ce8730;
    %join;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x55ac45ce8a00_0, 0, 5;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x55ac45ce8ae0_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55ac45ce8920_0, 0, 32;
    %fork TD_bench.uut.RAM.ADDI, S_0x55ac45ce8730;
    %join;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x55ac45cebae0_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x55ac45cebbc0_0, 0, 5;
    %load/vec4 v0x55ac45cfa780_0;
    %store/vec4 v0x55ac45cf33f0_0, 0, 32;
    %fork TD_bench.uut.RAM.LabelRef, S_0x55ac45cf3220;
    %join;
    %load/vec4  v0x55ac45cf34f0_0;
    %store/vec4 v0x55ac45ceb9e0_0, 0, 32;
    %fork TD_bench.uut.RAM.BNE, S_0x55ac45ceb810;
    %join;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55ac45cf2620_0, 0, 5;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v0x55ac45cf2520_0, 0, 32;
    %fork TD_bench.uut.RAM.LI, S_0x55ac45cf2350;
    %join;
    %load/vec4 v0x55ac45cfaf00_0;
    %store/vec4 v0x55ac45cf33f0_0, 0, 32;
    %fork TD_bench.uut.RAM.LabelRef, S_0x55ac45cf3220;
    %join;
    %load/vec4  v0x55ac45cf34f0_0;
    %store/vec4 v0x55ac45cec8e0_0, 0, 32;
    %fork TD_bench.uut.RAM.CALL, S_0x55ac45cec710;
    %join;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55ac45cf2620_0, 0, 5;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x55ac45cf2520_0, 0, 32;
    %fork TD_bench.uut.RAM.LI, S_0x55ac45cf2350;
    %join;
    %load/vec4 v0x55ac45cfaf00_0;
    %store/vec4 v0x55ac45cf33f0_0, 0, 32;
    %fork TD_bench.uut.RAM.LabelRef, S_0x55ac45cf3220;
    %join;
    %load/vec4  v0x55ac45cf34f0_0;
    %store/vec4 v0x55ac45cec8e0_0, 0, 32;
    %fork TD_bench.uut.RAM.CALL, S_0x55ac45cec710;
    %join;
    %load/vec4 v0x55ac45cfa5b0_0;
    %store/vec4 v0x55ac45cf33f0_0, 0, 32;
    %fork TD_bench.uut.RAM.LabelRef, S_0x55ac45cf3220;
    %join;
    %load/vec4  v0x55ac45cf34f0_0;
    %store/vec4 v0x55ac45cf0310_0, 0, 32;
    %fork TD_bench.uut.RAM.J, S_0x55ac45cf0140;
    %join;
    %fork TD_bench.uut.RAM.EBREAK, S_0x55ac45ceedc0;
    %join;
    %load/vec4 v0x55ac45cfb0c0_0;
    %store/vec4 v0x55ac45cf3120_0, 0, 32;
    %fork TD_bench.uut.RAM.Label, S_0x55ac45cf2f50;
    %join;
    %load/vec4 v0x55ac45cf3120_0;
    %store/vec4 v0x55ac45cfb0c0_0, 0, 32;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x55ac45cf2620_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55ac45cf2520_0, 0, 32;
    %fork TD_bench.uut.RAM.LI, S_0x55ac45cf2350;
    %join;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x55ac45cf5e70_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x55ac45cf5f50_0, 0, 5;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x55ac45cf5d70_0, 0, 32;
    %fork TD_bench.uut.RAM.SLLI, S_0x55ac45cf5ba0;
    %join;
    %load/vec4 v0x55ac45cfb1a0_0;
    %store/vec4 v0x55ac45cf3120_0, 0, 32;
    %fork TD_bench.uut.RAM.Label, S_0x55ac45cf2f50;
    %join;
    %load/vec4 v0x55ac45cf3120_0;
    %store/vec4 v0x55ac45cfb1a0_0, 0, 32;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x55ac45ce8a00_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x55ac45ce8ae0_0, 0, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x55ac45ce8920_0, 0, 32;
    %fork TD_bench.uut.RAM.ADDI, S_0x55ac45ce8730;
    %join;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x55ac45cebf80_0, 0, 5;
    %load/vec4 v0x55ac45cfb1a0_0;
    %store/vec4 v0x55ac45cf33f0_0, 0, 32;
    %fork TD_bench.uut.RAM.LabelRef, S_0x55ac45cf3220;
    %join;
    %load/vec4  v0x55ac45cf34f0_0;
    %store/vec4 v0x55ac45cebe80_0, 0, 32;
    %fork TD_bench.uut.RAM.BNEZ, S_0x55ac45cebcb0;
    %join;
    %fork TD_bench.uut.RAM.RET, S_0x55ac45cf4490;
    %join;
    %load/vec4 v0x55ac45cfaf00_0;
    %store/vec4 v0x55ac45cf3120_0, 0, 32;
    %fork TD_bench.uut.RAM.Label, S_0x55ac45cf2f50;
    %join;
    %load/vec4 v0x55ac45cf3120_0;
    %store/vec4 v0x55ac45cfaf00_0, 0, 32;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55ac45cf9330_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55ac45cf9410_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55ac45cef9b0_0, 0, 32;
    %fork TD_bench.uut.RAM.IO_BIT_TO_OFFSET, S_0x55ac45cef6e0;
    %join;
    %load/vec4  v0x55ac45cef8b0_0;
    %store/vec4 v0x55ac45cf9230_0, 0, 32;
    %fork TD_bench.uut.RAM.SW, S_0x55ac45cf9060;
    %join;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x55ac45cf2620_0, 0, 5;
    %pushi/vec4 512, 0, 32;
    %store/vec4 v0x55ac45cf2520_0, 0, 32;
    %fork TD_bench.uut.RAM.LI, S_0x55ac45cf2350;
    %join;
    %load/vec4 v0x55ac45cfafe0_0;
    %store/vec4 v0x55ac45cf3120_0, 0, 32;
    %fork TD_bench.uut.RAM.Label, S_0x55ac45cf2f50;
    %join;
    %load/vec4 v0x55ac45cf3120_0;
    %store/vec4 v0x55ac45cfafe0_0, 0, 32;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x55ac45cf2d80_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55ac45cf2e60_0, 0, 5;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x55ac45cef9b0_0, 0, 32;
    %fork TD_bench.uut.RAM.IO_BIT_TO_OFFSET, S_0x55ac45cef6e0;
    %join;
    %load/vec4  v0x55ac45cef8b0_0;
    %store/vec4 v0x55ac45cf2c80_0, 0, 32;
    %fork TD_bench.uut.RAM.LW, S_0x55ac45cf2ab0;
    %join;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x55ac45ce8dd0_0, 0, 5;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x55ac45ce8eb0_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x55ac45ce8f90_0, 0, 5;
    %fork TD_bench.uut.RAM.AND, S_0x55ac45ce8bd0;
    %join;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x55ac45cebf80_0, 0, 5;
    %load/vec4 v0x55ac45cfafe0_0;
    %store/vec4 v0x55ac45cf33f0_0, 0, 32;
    %fork TD_bench.uut.RAM.LabelRef, S_0x55ac45cf3220;
    %join;
    %load/vec4  v0x55ac45cf34f0_0;
    %store/vec4 v0x55ac45cebe80_0, 0, 32;
    %fork TD_bench.uut.RAM.BNEZ, S_0x55ac45cebcb0;
    %join;
    %fork TD_bench.uut.RAM.RET, S_0x55ac45cf4490;
    %join;
    %fork TD_bench.uut.RAM.endASM, S_0x55ac45cfa2e0;
    %join;
    %end;
    .thread T_76;
    .scope S_0x55ac45c549a0;
T_77 ;
    %wait E_0x55ac45b85c80;
    %load/vec4 v0x55ac45cfacc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x55ac45cfab40_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x55ac45cfa860, 4;
    %assign/vec4 v0x55ac45cfac00_0, 0;
T_77.0 ;
    %load/vec4 v0x55ac45cfae40_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.2, 8;
    %load/vec4 v0x55ac45cfad80_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x55ac45cfb280_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ac45cfa860, 0, 4;
T_77.2 ;
    %load/vec4 v0x55ac45cfae40_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.4, 8;
    %load/vec4 v0x55ac45cfad80_0;
    %parti/s 8, 8, 5;
    %ix/getv 3, v0x55ac45cfb280_0;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ac45cfa860, 4, 5;
T_77.4 ;
    %load/vec4 v0x55ac45cfae40_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.6, 8;
    %load/vec4 v0x55ac45cfad80_0;
    %parti/s 8, 16, 6;
    %ix/getv 3, v0x55ac45cfb280_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ac45cfa860, 4, 5;
T_77.6 ;
    %load/vec4 v0x55ac45cfae40_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.8, 8;
    %load/vec4 v0x55ac45cfad80_0;
    %parti/s 8, 24, 6;
    %ix/getv 3, v0x55ac45cfb280_0;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ac45cfa860, 4, 5;
T_77.8 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x55ac45cfb460;
T_78 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55ac45cfbc60_0, 0, 7;
    %end;
    .thread T_78;
    .scope S_0x55ac45cfb460;
T_79 ;
    %wait E_0x55ac45b85c80;
    %load/vec4 v0x55ac45cfbc60_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x55ac45cfbd40_0;
    %or/r;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ac45cfc170_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0x55ac45cfc0b0_0;
    %load/vec4 v0x55ac45cfc170_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ac45cfc170_0, 0;
T_79.2 ;
T_79.1 ;
    %load/vec4 v0x55ac45cfc170_0;
    %load/vec4 v0x55ac45cfbc60_0;
    %parti/s 1, 6, 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.4, 8;
    %pushi/vec4 45, 0, 7;
    %assign/vec4 v0x55ac45cfbc60_0, 0;
    %jmp T_79.5;
T_79.4 ;
    %load/vec4 v0x55ac45cfbc60_0;
    %subi 1, 0, 7;
    %assign/vec4 v0x55ac45cfbc60_0, 0;
T_79.5 ;
    %load/vec4 v0x55ac45cfbc60_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.6, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55ac45cfbd40_0;
    %parti/s 9, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55ac45cfbd40_0, 0;
    %jmp T_79.7;
T_79.6 ;
    %load/vec4 v0x55ac45cfc0b0_0;
    %load/vec4 v0x55ac45cfc170_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.8, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55ac45cfbf10_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x55ac45cfbd40_0, 0;
T_79.8 ;
T_79.7 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x55ac45c891c0;
T_80 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55ac45ce4ac0_0, 0, 16;
    %end;
    .thread T_80;
    .scope S_0x55ac45c891c0;
T_81 ;
    %wait E_0x55ac45b8fe30;
    %load/vec4 v0x55ac45ce4ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55ac45ce4ac0_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0x55ac45ce4ac0_0;
    %load/vec4 v0x55ac45ce4e00_0;
    %nor/r;
    %pad/u 16;
    %add;
    %assign/vec4 v0x55ac45ce4ac0_0, 0;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x55ac45c72690;
T_82 ;
    %wait E_0x55ac45b85c80;
    %load/vec4 v0x55ac45cfd180_0;
    %load/vec4 v0x55ac45cfd750_0;
    %and;
    %load/vec4 v0x55ac45cfd690_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %load/vec4 v0x55ac45cfd550_0;
    %pad/u 5;
    %assign/vec4 v0x55ac45cfc570_0, 0;
T_82.0 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0x55ac45c72690;
T_83 ;
    %wait E_0x55ac45b85c80;
    %load/vec4 v0x55ac45cfd9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %vpi_call 3 462 "$write", "%c", &PV<v0x55ac45cfd550_0, 0, 8> {0 0 0};
    %vpi_call 3 463 "$fflush", 32'b10000000000000000000000000000001 {0 0 0};
T_83.0 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0x55ac45c56180;
T_84 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ac45cfddc0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55ac45cfdfa0_0, 0, 5;
    %end;
    .thread T_84;
    .scope S_0x55ac45c56180;
T_85 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ac45cfdb00_0, 0, 1;
T_85.0 ;
    %delay 1, 0;
    %load/vec4 v0x55ac45cfdb00_0;
    %inv;
    %store/vec4 v0x55ac45cfdb00_0, 0, 1;
    %load/vec4 v0x55ac45cfdc10_0;
    %load/vec4 v0x55ac45cfdfa0_0;
    %cmp/ne;
    %jmp/0xz  T_85.1, 4;
    %vpi_call 2 22 "$display", "LEDS = %b", v0x55ac45cfdc10_0 {0 0 0};
T_85.1 ;
    %load/vec4 v0x55ac45cfdc10_0;
    %assign/vec4 v0x55ac45cfdfa0_0, 0;
    %jmp T_85.0;
    %end;
    .thread T_85;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "bench_iverilog.v";
    "soc.v";
    "./clockworks.v";
    "./riscv_assembly.v";
    "./emitter_uart.v";
