
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.119770                       # Number of seconds simulated
sim_ticks                                119770480970                       # Number of ticks simulated
final_tick                               1172439499035                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  86252                       # Simulator instruction rate (inst/s)
host_op_rate                                   108800                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2349160                       # Simulator tick rate (ticks/s)
host_mem_usage                               16924736                       # Number of bytes of host memory used
host_seconds                                 50984.38                       # Real time elapsed on the host
sim_insts                                  4397479195                       # Number of instructions simulated
sim_ops                                    5547105135                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3313664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1073024                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       770944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1576960                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6741632                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2613504                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2613504                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        25888                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8383                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         6023                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        12320                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 52669                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           20418                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                20418                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        13893                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     27666784                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14962                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      8959002                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        16031                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      6436845                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        13893                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     13166516                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                56287926                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        13893                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14962                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        16031                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        13893                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              58779                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          21820936                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               21820936                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          21820936                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        13893                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     27666784                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14962                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      8959002                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        16031                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      6436845                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        13893                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     13166516                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               78108862                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               143782091                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23440507                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18997632                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2033132                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9407037                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8993137                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2504900                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89954                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102185317                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             129028962                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23440507                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11498037                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28190711                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6610846                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3513158                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11926932                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1641454                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    138422076                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.138323                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.552939                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       110231365     79.63%     79.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2651847      1.92%     81.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2020624      1.46%     83.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4961150      3.58%     86.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1117665      0.81%     87.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1603897      1.16%     88.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1209522      0.87%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          762816      0.55%     89.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13863190     10.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    138422076                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.163028                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.897392                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       100980793                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5082670                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27755145                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       112184                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4491282                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4044319                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41612                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     155683642                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        76926                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4491282                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       101837399                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1423122                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2192154                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         27000584                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1477533                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     154077199                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        24671                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        272083                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       602098                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       170548                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    216461791                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    717631592                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    717631592                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45766281                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37226                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20692                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4992893                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14883332                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7248964                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       122708                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1609858                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         151332233                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37206                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        140495049                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       192329                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     27697980                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     60189571                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4138                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    138422076                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.014976                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.563566                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     79576960     57.49%     57.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24726161     17.86%     75.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11555880      8.35%     83.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8474898      6.12%     89.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7531276      5.44%     95.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2989056      2.16%     97.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2961407      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       457896      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       148542      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    138422076                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         565197     68.69%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        115746     14.07%     82.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       141843     17.24%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117929239     83.94%     83.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2111166      1.50%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13258995      9.44%     94.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7179115      5.11%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     140495049                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.977139                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             822786                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005856                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420427289                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    179067833                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136960715                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     141317835                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       345361                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3649364                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          977                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          414                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       223191                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4491282                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         858965                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        92085                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    151369439                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        51912                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14883332                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7248964                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20672                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         80135                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          414                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1104667                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1162211                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2266878                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137962746                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12741527                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2532303                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19918923                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19595948                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7177396                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.959527                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             137140625                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136960715                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         82154689                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        227646988                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.952558                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360886                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     28561719                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2036089                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133930794                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.916962                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.691292                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     83562398     62.39%     62.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23568001     17.60%     79.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10383448      7.75%     87.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5440317      4.06%     91.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4336839      3.24%     95.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1558007      1.16%     96.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1324502      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       989072      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2768210      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133930794                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2768210                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282533738                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          307233834                       # The number of ROB writes
system.switch_cpus0.timesIdled                  73252                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                5360015                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.437821                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.437821                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.695497                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.695497                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       622082444                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      190777186                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145600808                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               143782091                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23826339                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19323975                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2034126                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9854149                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9175683                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2566080                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94493                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    104156910                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             130282631                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23826339                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11741763                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28681128                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6619410                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3238213                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12167185                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1600033                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    140635552                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.133909                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.538332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       111954424     79.61%     79.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2022274      1.44%     81.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3698127      2.63%     83.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3354087      2.38%     86.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2133070      1.52%     87.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1748512      1.24%     88.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1015108      0.72%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1057934      0.75%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13652016      9.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    140635552                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.165711                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.906112                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       103097167                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4619752                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28311400                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        48160                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4559069                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4120260                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          235                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     157693149                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1327                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4559069                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       103925077                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1099904                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2339707                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27513518                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1198273                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     155935474                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           37                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        230029                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       516340                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    220591255                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    726133614                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    726133614                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    174676507                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        45914740                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34400                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17200                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4294416                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14780314                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7334259                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        83231                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1642792                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         152982764                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34400                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        142188427                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       160505                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     26776601                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     58745808                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    140635552                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.011042                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.558614                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     81067786     57.64%     57.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24525859     17.44%     75.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12884576      9.16%     84.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7449528      5.30%     89.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8249055      5.87%     95.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3055855      2.17%     97.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2716082      1.93%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       521643      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       165168      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    140635552                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         569320     68.87%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        117050     14.16%     83.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       140263     16.97%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119738503     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2012023      1.42%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17200      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13124155      9.23%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7296546      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     142188427                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.988916                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             826633                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005814                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    425999543                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    179793981                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    139067163                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     143015060                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       272914                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3393026                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          216                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       120445                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4559069                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         710206                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       110072                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    153017164                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        62959                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14780314                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7334259                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17200                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         95552                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          216                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1139356                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1134948                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2274304                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    139838505                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12603302                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2349921                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19899482                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19899668                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7296180                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.972572                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             139194255                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            139067163                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         81147072                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        227885724                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.967208                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356087                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101730960                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125261014                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     27756577                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34400                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2059694                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    136076483                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.920519                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.691935                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     84549737     62.13%     62.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23870350     17.54%     79.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11857936      8.71%     88.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4032582      2.96%     91.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4965731      3.65%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1740155      1.28%     96.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1225972      0.90%     97.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1014645      0.75%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2819375      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    136076483                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101730960                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125261014                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18601102                       # Number of memory references committed
system.switch_cpus1.commit.loads             11387288                       # Number of loads committed
system.switch_cpus1.commit.membars              17200                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18080103                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112850662                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2583589                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2819375                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           286274699                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          310594450                       # The number of ROB writes
system.switch_cpus1.timesIdled                  43261                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3146539                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101730960                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125261014                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101730960                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.413356                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.413356                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.707536                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.707536                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       629662252                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      194673279                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      146910893                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34400                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               143782091                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24113642                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19756023                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2039395                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9908531                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9541789                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2467174                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93818                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    106828146                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             129375829                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24113642                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12008963                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28051370                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6116751                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4324117                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12501846                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1595153                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    143263385                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.105122                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.529798                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       115212015     80.42%     80.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2263942      1.58%     82.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3863588      2.70%     84.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2232832      1.56%     86.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1750855      1.22%     87.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1553189      1.08%     88.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          939697      0.66%     89.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2351755      1.64%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13095512      9.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    143263385                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.167710                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.899805                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       106171072                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5499768                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27460288                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        72717                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4059539                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3952183                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          215                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     155970241                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1226                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4059539                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       106704988                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         610156                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3991671                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         26981685                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       915343                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     154912289                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         95525                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       530339                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    218663136                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    720726056                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    720726056                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    175079260                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        43583857                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34843                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17449                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2683280                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14409555                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7356169                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        71378                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1675128                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         149817258                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34843                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        140596858                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        89785                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     22356353                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     49686032                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           55                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    143263385                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.981387                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.544647                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     85887010     59.95%     59.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22014914     15.37%     75.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11869211      8.28%     83.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8815730      6.15%     89.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8581355      5.99%     95.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3187163      2.22%     97.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2402325      1.68%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       324269      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       181408      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    143263385                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         125049     28.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        167185     37.43%     65.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       154407     34.57%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    118657539     84.40%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1904503      1.35%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17394      0.01%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12686481      9.02%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7330941      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     140596858                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.977847                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             446641                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003177                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    424993525                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    172208694                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    137596673                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     141043499                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       288738                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3032823                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          240                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       121369                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4059539                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         409094                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        54484                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    149852101                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       841320                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14409555                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7356169                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17449                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         44097                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          240                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1169923                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1088517                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2258440                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    138412080                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12368238                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2184776                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19698999                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19593442                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7330761                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.962652                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             137596713                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            137596673                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         81378001                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        225420952                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.956981                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.361005                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101796135                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125478591                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     24373725                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34788                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2056631                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    139203846                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.901402                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.711492                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     88460950     63.55%     63.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24454876     17.57%     81.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9559879      6.87%     87.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5034246      3.62%     91.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4284711      3.08%     94.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2058158      1.48%     96.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       967578      0.70%     96.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1501467      1.08%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2881981      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    139203846                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101796135                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125478591                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18611532                       # Number of memory references committed
system.switch_cpus2.commit.loads             11376732                       # Number of loads committed
system.switch_cpus2.commit.membars              17394                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18205547                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112963212                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2595328                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2881981                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           286174181                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          303765794                       # The number of ROB writes
system.switch_cpus2.timesIdled                  24000                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 518706                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101796135                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125478591                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101796135                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.412451                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.412451                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.707989                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.707989                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       622433080                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      192105973                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      145594353                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34788                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               143782091                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22000541                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18135662                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1953491                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8840208                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8420317                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2304364                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        86180                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    106996437                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             120887032                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22000541                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10724681                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25236534                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5798965                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3972223                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12409192                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1616736                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    140017873                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.059919                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.480688                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       114781339     81.98%     81.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1298622      0.93%     82.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1849505      1.32%     84.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2433204      1.74%     85.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2733121      1.95%     87.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2037794      1.46%     89.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1179856      0.84%     90.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1725676      1.23%     91.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        11978756      8.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    140017873                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.153013                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.840766                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       105809594                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5553631                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         24784435                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        57770                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3812441                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3515073                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          242                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     145838354                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1334                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3812441                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       106539165                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1067689                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3164250                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24115305                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1319016                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     144886652                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          912                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        265394                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       545559                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          672                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    202021253                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    676876236                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    676876236                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    164985340                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        37035913                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38261                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22154                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          3961337                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13754243                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7157835                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       118655                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1565090                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         140887284                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38229                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        131772969                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        26104                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20393509                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     48220733                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6017                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    140017873                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.941115                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.503629                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     84293797     60.20%     60.20% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22422087     16.01%     76.22% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12409175      8.86%     85.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8032363      5.74%     90.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7386856      5.28%     96.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2950144      2.11%     98.20% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1770150      1.26%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       510009      0.36%     99.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       243292      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    140017873                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          62990     22.53%     22.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         94363     33.75%     56.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       122220     43.72%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    110632851     83.96%     83.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2016543      1.53%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16106      0.01%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12004960      9.11%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7102509      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     131772969                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.916477                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             279573                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002122                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    403869488                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    161319347                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    129286918                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     132052542                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       324400                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2866755                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          110                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          325                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       179317                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          214                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3812441                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         815544                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       108584                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    140925513                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1271750                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13754243                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7157835                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22123                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         82567                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          325                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1142795                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1113150                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2255945                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    130015645                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11842253                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1757324                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            18943312                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18209100                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7101059                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.904255                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             129287164                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            129286918                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         75723943                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        205772480                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.899187                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.367998                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     96624142                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    118755263                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22177709                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32212                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1985579                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    136205432                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.871883                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.680506                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     88074610     64.66%     64.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23142254     16.99%     81.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9084479      6.67%     88.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4677317      3.43%     91.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4083119      3.00%     94.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1957564      1.44%     96.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1698828      1.25%     97.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       799252      0.59%     98.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2688009      1.97%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    136205432                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     96624142                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     118755263                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              17866006                       # Number of memory references committed
system.switch_cpus3.commit.loads             10887488                       # Number of loads committed
system.switch_cpus3.commit.membars              16106                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17032212                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        107041870                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2423121                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2688009                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           274450395                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          285678426                       # The number of ROB writes
system.switch_cpus3.timesIdled                  45495                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                3764218                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           96624142                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            118755263                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     96624142                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.488056                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.488056                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.672018                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.672018                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       585830108                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      179367267                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      136641781                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32212                       # number of misc regfile writes
system.l20.replacements                         25902                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          371351                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29998                       # Sample count of references to valid blocks.
system.l20.avg_refs                         12.379192                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           37.398804                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     2.358061                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2681.356528                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1374.886608                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.009131                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000576                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.654628                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.335666                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        47323                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  47323                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           14110                       # number of Writeback hits
system.l20.Writeback_hits::total                14110                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        47323                       # number of demand (read+write) hits
system.l20.demand_hits::total                   47323                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        47323                       # number of overall hits
system.l20.overall_hits::total                  47323                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        25888                       # number of ReadReq misses
system.l20.ReadReq_misses::total                25901                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        25888                       # number of demand (read+write) misses
system.l20.demand_misses::total                 25901                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        25888                       # number of overall misses
system.l20.overall_misses::total                25901                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3223588                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   7775543422                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     7778767010                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3223588                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   7775543422                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      7778767010                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3223588                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   7775543422                       # number of overall miss cycles
system.l20.overall_miss_latency::total     7778767010                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        73211                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              73224                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        14110                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            14110                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73211                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73224                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73211                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73224                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.353608                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.353723                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.353608                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.353723                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.353608                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.353723                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 247968.307692                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 300353.191517                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 300326.898961                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 247968.307692                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 300353.191517                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 300326.898961                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 247968.307692                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 300353.191517                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 300326.898961                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4427                       # number of writebacks
system.l20.writebacks::total                     4427                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        25888                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           25901                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        25888                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            25901                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        25888                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           25901                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2391312                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   6121911796                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   6124303108                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2391312                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   6121911796                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   6124303108                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2391312                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   6121911796                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   6124303108                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.353608                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.353723                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.353608                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.353723                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.353608                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.353723                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 183947.076923                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 236476.815358                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 236450.450098                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 183947.076923                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 236476.815358                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 236450.450098                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 183947.076923                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 236476.815358                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 236450.450098                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          8399                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          291764                       # Total number of references to valid blocks.
system.l21.sampled_refs                         12495                       # Sample count of references to valid blocks.
system.l21.avg_refs                         23.350460                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           84.505876                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     4.561300                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2502.954524                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1503.978300                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.020631                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001114                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.611073                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.367182                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        31006                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  31006                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9900                       # number of Writeback hits
system.l21.Writeback_hits::total                 9900                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        31006                       # number of demand (read+write) hits
system.l21.demand_hits::total                   31006                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        31006                       # number of overall hits
system.l21.overall_hits::total                  31006                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         8383                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 8397                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         8383                       # number of demand (read+write) misses
system.l21.demand_misses::total                  8397                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         8383                       # number of overall misses
system.l21.overall_misses::total                 8397                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4513379                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2830247386                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2834760765                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4513379                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2830247386                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2834760765                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4513379                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2830247386                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2834760765                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        39389                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              39403                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9900                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9900                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        39389                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               39403                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        39389                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              39403                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.212826                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.213106                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.212826                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.213106                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.212826                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.213106                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 322384.214286                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 337617.486103                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 337592.088246                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 322384.214286                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 337617.486103                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 337592.088246                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 322384.214286                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 337617.486103                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 337592.088246                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4469                       # number of writebacks
system.l21.writebacks::total                     4469                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         8383                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            8397                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         8383                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             8397                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         8383                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            8397                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3618616                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2294138514                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2297757130                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3618616                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2294138514                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2297757130                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3618616                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2294138514                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2297757130                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.212826                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.213106                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.212826                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.213106                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.212826                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.213106                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 258472.571429                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 273665.574854                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 273640.244135                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 258472.571429                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 273665.574854                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 273640.244135                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 258472.571429                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 273665.574854                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 273640.244135                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          6038                       # number of replacements
system.l22.tagsinuse                             4096                       # Cycle average of tags in use
system.l22.total_refs                          269977                       # Total number of references to valid blocks.
system.l22.sampled_refs                         10134                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.640714                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks                 112                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     6.198641                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2203.042142                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1774.759217                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.027344                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001513                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.537852                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.433291                       # Average percentage of cache occupancy
system.l22.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        27573                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  27573                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9000                       # number of Writeback hits
system.l22.Writeback_hits::total                 9000                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        27573                       # number of demand (read+write) hits
system.l22.demand_hits::total                   27573                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        27573                       # number of overall hits
system.l22.overall_hits::total                  27573                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         6023                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 6038                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         6023                       # number of demand (read+write) misses
system.l22.demand_misses::total                  6038                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         6023                       # number of overall misses
system.l22.overall_misses::total                 6038                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3914764                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1793888615                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1797803379                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3914764                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1793888615                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1797803379                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3914764                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1793888615                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1797803379                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        33596                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              33611                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9000                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9000                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        33596                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               33611                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        33596                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              33611                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.179277                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.179644                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.179277                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.179644                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.179277                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.179644                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 260984.266667                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 297839.716918                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 297748.158165                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 260984.266667                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 297839.716918                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 297748.158165                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 260984.266667                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 297839.716918                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 297748.158165                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3632                       # number of writebacks
system.l22.writebacks::total                     3632                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         6023                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            6038                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         6023                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             6038                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         6023                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            6038                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2956632                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1409087293                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1412043925                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2956632                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1409087293                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1412043925                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2956632                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1409087293                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1412043925                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.179277                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.179644                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.179277                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.179644                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.179277                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.179644                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 197108.800000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 233951.069733                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 233859.543723                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 197108.800000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 233951.069733                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 233859.543723                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 197108.800000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 233951.069733                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 233859.543723                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         12336                       # number of replacements
system.l23.tagsinuse                      4095.980612                       # Cycle average of tags in use
system.l23.total_refs                          388522                       # Total number of references to valid blocks.
system.l23.sampled_refs                         16432                       # Sample count of references to valid blocks.
system.l23.avg_refs                         23.644231                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           87.669440                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     3.315858                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2734.884173                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1270.111141                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.021404                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000810                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.667696                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.310086                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999995                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        38292                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  38292                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           22597                       # number of Writeback hits
system.l23.Writeback_hits::total                22597                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        38292                       # number of demand (read+write) hits
system.l23.demand_hits::total                   38292                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        38292                       # number of overall hits
system.l23.overall_hits::total                  38292                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        12316                       # number of ReadReq misses
system.l23.ReadReq_misses::total                12329                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            4                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  4                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        12320                       # number of demand (read+write) misses
system.l23.demand_misses::total                 12333                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        12320                       # number of overall misses
system.l23.overall_misses::total                12333                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      4314043                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   3968689003                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     3973003046                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      1551340                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      1551340                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      4314043                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   3970240343                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      3974554386                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      4314043                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   3970240343                       # number of overall miss cycles
system.l23.overall_miss_latency::total     3974554386                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        50608                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              50621                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        22597                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            22597                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            4                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                4                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        50612                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               50625                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        50612                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              50625                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.243361                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.243555                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.243421                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.243615                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.243421                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.243615                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 331849.461538                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 322238.470526                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 322248.604591                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       387835                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       387835                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 331849.461538                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 322259.768101                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 322269.876429                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 331849.461538                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 322259.768101                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 322269.876429                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                7890                       # number of writebacks
system.l23.writebacks::total                     7890                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        12316                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           12329                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            4                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             4                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        12320                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            12333                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        12320                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           12333                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3484175                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   3181536077                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   3185020252                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      1295150                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      1295150                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3484175                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   3182831227                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   3186315402                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3484175                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   3182831227                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   3186315402                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.243361                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.243555                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.243421                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.243615                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.243421                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.243615                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 268013.461538                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 258325.436587                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 258335.651878                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 323787.500000                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 323787.500000                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 268013.461538                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 258346.690503                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 258356.880078                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 268013.461538                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 258346.690503                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 258356.880078                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996534                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011934533                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2040190.590726                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996534                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11926916                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11926916                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11926916                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11926916                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11926916                       # number of overall hits
system.cpu0.icache.overall_hits::total       11926916                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4084428                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4084428                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4084428                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4084428                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4084428                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4084428                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11926932                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11926932                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11926932                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11926932                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11926932                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11926932                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 255276.750000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 255276.750000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 255276.750000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 255276.750000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 255276.750000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 255276.750000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3331488                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3331488                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3331488                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3331488                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3331488                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3331488                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 256268.307692                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 256268.307692                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 256268.307692                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 256268.307692                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 256268.307692                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 256268.307692                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73211                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179580663                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73467                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2444.371800                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.525087                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.474913                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900489                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099511                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9590511                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9590511                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20429                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20429                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16583216                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16583216                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16583216                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16583216                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       178111                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       178111                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       178111                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        178111                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       178111                       # number of overall misses
system.cpu0.dcache.overall_misses::total       178111                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  27957445331                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  27957445331                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  27957445331                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  27957445331                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  27957445331                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  27957445331                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9768622                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9768622                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20429                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20429                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16761327                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16761327                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16761327                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16761327                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018233                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018233                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010626                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010626                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010626                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010626                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 156966.416061                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 156966.416061                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 156966.416061                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 156966.416061                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 156966.416061                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 156966.416061                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        14110                       # number of writebacks
system.cpu0.dcache.writebacks::total            14110                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       104900                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       104900                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       104900                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       104900                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       104900                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       104900                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73211                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73211                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73211                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73211                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73211                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73211                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  11082731616                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  11082731616                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  11082731616                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  11082731616                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  11082731616                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  11082731616                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007495                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007495                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004368                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004368                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004368                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004368                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 151380.688913                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 151380.688913                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 151380.688913                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 151380.688913                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 151380.688913                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 151380.688913                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997434                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1010067477                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2181571.224622                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997434                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12167168                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12167168                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12167168                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12167168                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12167168                       # number of overall hits
system.cpu1.icache.overall_hits::total       12167168                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5553155                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5553155                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5553155                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5553155                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5553155                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5553155                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12167185                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12167185                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12167185                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12167185                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12167185                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12167185                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 326656.176471                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 326656.176471                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 326656.176471                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 326656.176471                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 326656.176471                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 326656.176471                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4629579                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4629579                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4629579                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4629579                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4629579                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4629579                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 330684.214286                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 330684.214286                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 330684.214286                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 330684.214286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 330684.214286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 330684.214286                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39389                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               168023567                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39645                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4238.203229                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.755205                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.244795                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905294                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094706                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9481501                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9481501                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7179968                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7179968                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17200                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17200                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17200                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17200                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16661469                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16661469                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16661469                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16661469                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       119259                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       119259                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       119259                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        119259                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       119259                       # number of overall misses
system.cpu1.dcache.overall_misses::total       119259                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  17925463353                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  17925463353                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  17925463353                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  17925463353                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  17925463353                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  17925463353                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9600760                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9600760                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7179968                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7179968                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17200                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17200                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17200                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17200                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16780728                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16780728                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16780728                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16780728                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012422                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012422                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007107                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007107                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007107                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007107                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 150307.007043                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 150307.007043                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 150307.007043                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 150307.007043                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 150307.007043                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 150307.007043                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9900                       # number of writebacks
system.cpu1.dcache.writebacks::total             9900                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        79870                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        79870                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        79870                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        79870                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        79870                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        79870                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39389                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39389                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39389                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39389                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39389                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39389                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4915849767                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4915849767                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4915849767                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4915849767                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4915849767                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4915849767                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004103                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004103                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002347                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002347                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002347                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002347                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 124802.603950                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 124802.603950                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 124802.603950                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 124802.603950                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 124802.603950                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 124802.603950                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               460.997294                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1013798116                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2199128.234273                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.997294                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024034                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12501830                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12501830                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12501830                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12501830                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12501830                       # number of overall hits
system.cpu2.icache.overall_hits::total       12501830                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4345674                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4345674                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4345674                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4345674                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4345674                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4345674                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12501846                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12501846                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12501846                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12501846                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12501846                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12501846                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 271604.625000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 271604.625000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 271604.625000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 271604.625000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 271604.625000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 271604.625000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4039464                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4039464                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4039464                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4039464                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4039464                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4039464                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 269297.600000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 269297.600000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 269297.600000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 269297.600000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 269297.600000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 269297.600000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33596                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               162828369                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33852                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4810.007356                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.065308                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.934692                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902599                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097401                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9224021                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9224021                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7200012                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7200012                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17419                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17419                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17394                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17394                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16424033                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16424033                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16424033                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16424033                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        85970                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        85970                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        85970                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         85970                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        85970                       # number of overall misses
system.cpu2.dcache.overall_misses::total        85970                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   9567800212                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   9567800212                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   9567800212                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   9567800212                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   9567800212                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   9567800212                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9309991                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9309991                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7200012                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7200012                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17419                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17419                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17394                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17394                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16510003                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16510003                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16510003                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16510003                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009234                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009234                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005207                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005207                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005207                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005207                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 111292.313737                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 111292.313737                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 111292.313737                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 111292.313737                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 111292.313737                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 111292.313737                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9000                       # number of writebacks
system.cpu2.dcache.writebacks::total             9000                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        52374                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        52374                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        52374                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        52374                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        52374                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        52374                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33596                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33596                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33596                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33596                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33596                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33596                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3641864937                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3641864937                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3641864937                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3641864937                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3641864937                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3641864937                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003609                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003609                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002035                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002035                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002035                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002035                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 108401.742380                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 108401.742380                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 108401.742380                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 108401.742380                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 108401.742380                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 108401.742380                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996683                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1010563446                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2037426.302419                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996683                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020828                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12409170                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12409170                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12409170                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12409170                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12409170                       # number of overall hits
system.cpu3.icache.overall_hits::total       12409170                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           22                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           22                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           22                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            22                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           22                       # number of overall misses
system.cpu3.icache.overall_misses::total           22                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      6119212                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      6119212                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      6119212                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      6119212                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      6119212                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      6119212                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12409192                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12409192                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12409192                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12409192                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12409192                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12409192                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst       278146                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total       278146                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst       278146                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total       278146                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst       278146                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total       278146                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            9                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            9                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4431436                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4431436                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4431436                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4431436                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4431436                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4431436                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 340879.692308                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 340879.692308                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 340879.692308                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 340879.692308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 340879.692308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 340879.692308                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 50612                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               171476081                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 50868                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3371.001042                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.173761                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.826239                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.910835                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.089165                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8814251                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8814251                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6942181                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6942181                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16941                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16941                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16106                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16106                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15756432                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15756432                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15756432                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15756432                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       146365                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       146365                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3144                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3144                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       149509                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        149509                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       149509                       # number of overall misses
system.cpu3.dcache.overall_misses::total       149509                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  22602824292                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  22602824292                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    830590170                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    830590170                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  23433414462                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  23433414462                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  23433414462                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  23433414462                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8960616                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8960616                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6945325                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6945325                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16106                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16106                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     15905941                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15905941                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     15905941                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15905941                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016334                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016334                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000453                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000453                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009400                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009400                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009400                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009400                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 154427.795525                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 154427.795525                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 264182.624046                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 264182.624046                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 156735.811637                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 156735.811637                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 156735.811637                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 156735.811637                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      3183887                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             14                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 227420.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        22597                       # number of writebacks
system.cpu3.dcache.writebacks::total            22597                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        95757                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        95757                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3140                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3140                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        98897                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        98897                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        98897                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        98897                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        50608                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        50608                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            4                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        50612                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        50612                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        50612                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        50612                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   6579553351                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   6579553351                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1584540                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1584540                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   6581137891                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   6581137891                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   6581137891                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   6581137891                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005648                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005648                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003182                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003182                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003182                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003182                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 130010.143673                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 130010.143673                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data       396135                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total       396135                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 130031.176223                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 130031.176223                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 130031.176223                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 130031.176223                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
