\hypertarget{structSMC__Type}{}\section{S\+M\+C\+\_\+\+Type Struct Reference}
\label{structSMC__Type}\index{S\+M\+C\+\_\+\+Type@{S\+M\+C\+\_\+\+Type}}


{\ttfamily \#include $<$M\+K64\+F12.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structSMC__Type_aeb1160606f3387d12dadc263eec7b749}{P\+M\+P\+R\+OT}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structSMC__Type_ab8623b594bbc8c61e5d223101fc90d97}{P\+M\+C\+T\+RL}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structSMC__Type_ac5c2b5e99d8d45dbf2e21d8ebd2b4c9a}{V\+L\+L\+S\+C\+T\+RL}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint8\+\_\+t \hyperlink{structSMC__Type_af4f12c170087f5adb138c07010fc7027}{P\+M\+S\+T\+AT}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\+MC -\/ Register Layout Typedef 

\subsection{Member Data Documentation}
\index{S\+M\+C\+\_\+\+Type@{S\+M\+C\+\_\+\+Type}!P\+M\+C\+T\+RL@{P\+M\+C\+T\+RL}}
\index{P\+M\+C\+T\+RL@{P\+M\+C\+T\+RL}!S\+M\+C\+\_\+\+Type@{S\+M\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+M\+C\+T\+RL}{PMCTRL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t S\+M\+C\+\_\+\+Type\+::\+P\+M\+C\+T\+RL}\hypertarget{structSMC__Type_ab8623b594bbc8c61e5d223101fc90d97}{}\label{structSMC__Type_ab8623b594bbc8c61e5d223101fc90d97}
Power Mode Control register, offset\+: 0x1 \index{S\+M\+C\+\_\+\+Type@{S\+M\+C\+\_\+\+Type}!P\+M\+P\+R\+OT@{P\+M\+P\+R\+OT}}
\index{P\+M\+P\+R\+OT@{P\+M\+P\+R\+OT}!S\+M\+C\+\_\+\+Type@{S\+M\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+M\+P\+R\+OT}{PMPROT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t S\+M\+C\+\_\+\+Type\+::\+P\+M\+P\+R\+OT}\hypertarget{structSMC__Type_aeb1160606f3387d12dadc263eec7b749}{}\label{structSMC__Type_aeb1160606f3387d12dadc263eec7b749}
Power Mode Protection register, offset\+: 0x0 \index{S\+M\+C\+\_\+\+Type@{S\+M\+C\+\_\+\+Type}!P\+M\+S\+T\+AT@{P\+M\+S\+T\+AT}}
\index{P\+M\+S\+T\+AT@{P\+M\+S\+T\+AT}!S\+M\+C\+\_\+\+Type@{S\+M\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+M\+S\+T\+AT}{PMSTAT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint8\+\_\+t S\+M\+C\+\_\+\+Type\+::\+P\+M\+S\+T\+AT}\hypertarget{structSMC__Type_af4f12c170087f5adb138c07010fc7027}{}\label{structSMC__Type_af4f12c170087f5adb138c07010fc7027}
Power Mode Status register, offset\+: 0x3 \index{S\+M\+C\+\_\+\+Type@{S\+M\+C\+\_\+\+Type}!V\+L\+L\+S\+C\+T\+RL@{V\+L\+L\+S\+C\+T\+RL}}
\index{V\+L\+L\+S\+C\+T\+RL@{V\+L\+L\+S\+C\+T\+RL}!S\+M\+C\+\_\+\+Type@{S\+M\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{V\+L\+L\+S\+C\+T\+RL}{VLLSCTRL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t S\+M\+C\+\_\+\+Type\+::\+V\+L\+L\+S\+C\+T\+RL}\hypertarget{structSMC__Type_ac5c2b5e99d8d45dbf2e21d8ebd2b4c9a}{}\label{structSMC__Type_ac5c2b5e99d8d45dbf2e21d8ebd2b4c9a}
V\+L\+LS Control register, offset\+: 0x2 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/M\+K64\+F12.\+h\end{DoxyCompactItemize}
