# MIPS - ACE

Implementation of a Mips Processor developed during the course of [Processor Architecture] 2015 at UPC.

## Features

- [] 5 Stage Pipeline
- [] Branch Prediction
- [] Support for Virtual Memory
- [] Control of different Hazards

[Processor Architecture]: http://www.fib.upc.edu/en/masters/miri/syllabus.html?assig=PA-MIRI
