

================================================================
== Vivado HLS Report for 'dut_big_mult_v3small_71_24_17_s'
================================================================
* Date:           Sun Dec 11 21:30:31 2016

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        mfcc.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.64|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   46|   46|   46|   46|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   25|   25|         5|          -|          -|     5|    no    |
        |- Loop 2  |    8|    8|         2|          -|          -|     4|    no    |
        |- Loop 3  |    8|    8|         2|          -|          -|     4|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   2434|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      3|       0|      0|
|Memory           |        0|      -|     164|      8|
|Multiplexer      |        -|      -|       -|    157|
|Register         |        -|      -|     325|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|     489|   2599|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+-------+---+----+
    |         Instance         |         Module        | BRAM_18K| DSP48E| FF| LUT|
    +--------------------------+-----------------------+---------+-------+---+----+
    |dut_mul_41s_24ns_41_4_U1  |dut_mul_41s_24ns_41_4  |        0|      3|  0|   0|
    +--------------------------+-----------------------+---------+-------+---+----+
    |Total                     |                       |        0|      3|  0|   0|
    +--------------------------+-----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +---------+--------------------------------------+---------+----+----+------+-----+------+-------------+
    |  Memory |                Module                | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------+--------------------------------------+---------+----+----+------+-----+------+-------------+
    |pp_V_U   |dut_big_mult_v3small_71_24_17_s_pp_V  |        0|  82|   4|     5|   41|     1|          205|
    |pps_V_U  |dut_big_mult_v3small_71_24_17_s_pp_V  |        0|  82|   4|     5|   41|     1|          205|
    +---------+--------------------------------------+---------+----+----+------+-----+------+-------------+
    |Total    |                                      |        0| 164|   8|    10|   82|     2|          410|
    +---------+--------------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |Ui_1_fu_436_p2         |     +    |      0|  0|    7|           5|           7|
    |i_5_fu_370_p2          |     +    |      0|  0|    3|           3|           1|
    |i_6_fu_211_p2          |     +    |      0|  0|    3|           3|           1|
    |tmp_41_fu_233_p2       |     +    |      0|  0|    7|           5|           7|
    |tmp_46_fu_359_p2       |     +    |      0|  0|    3|           3|           2|
    |tmp_48_fu_390_p2       |     +    |      0|  0|   41|          41|          41|
    |tmp_50_fu_403_p2       |     +    |      0|  0|    3|           3|           1|
    |tmp_52_fu_262_p2       |     -    |      0|  0|    7|           7|           7|
    |tmp_53_fu_268_p2       |     -    |      0|  0|    7|           7|           7|
    |tmp_54_fu_274_p2       |     -    |      0|  0|    7|           7|           7|
    |tmp_58_fu_303_p2       |     -    |      0|  0|    7|           7|           7|
    |tmp_70_fu_464_p2       |     -    |      0|  0|    7|           7|           7|
    |tmp_74_fu_494_p2       |     -    |      0|  0|    7|           7|           7|
    |p_Result_26_fu_328_p2  |    and   |      0|  0|   98|          71|          71|
    |p_demorgan_fu_548_p2   |    and   |      0|  0|  136|          95|          95|
    |tmp_84_fu_560_p2       |    and   |      0|  0|  136|          95|          95|
    |tmp_85_fu_566_p2       |    and   |      0|  0|  136|          95|          95|
    |exitcond3_fu_205_p2    |   icmp   |      0|  0|    2|           3|           3|
    |exitcond4_fu_348_p2    |   icmp   |      0|  0|    2|           3|           3|
    |exitcond_fu_397_p2     |   icmp   |      0|  0|    2|           3|           4|
    |tmp_43_fu_247_p2       |   icmp   |      0|  0|    3|           7|           7|
    |tmp_68_fu_454_p2       |   icmp   |      0|  0|   11|          32|          32|
    |tmp_s_fu_217_p2        |   icmp   |      0|  0|    2|           3|           4|
    |tmp_61_fu_313_p2       |   lshr   |      0|  0|  216|          71|          71|
    |tmp_62_fu_322_p2       |   lshr   |      0|  0|  216|           2|          71|
    |tmp_82_fu_542_p2       |   lshr   |      0|  0|  295|           2|          95|
    |p_Result_25_fu_572_p2  |    or    |      0|  0|  136|          95|          95|
    |Ui_fu_239_p3           |  select  |      0|  0|    7|           1|           7|
    |tmp_55_fu_280_p3       |  select  |      0|  0|    7|           1|           7|
    |tmp_56_fu_288_p3       |  select  |      0|  0|   71|           1|          71|
    |tmp_57_fu_295_p3       |  select  |      0|  0|    7|           1|           7|
    |tmp_71_fu_470_p3       |  select  |      0|  0|    7|           1|           7|
    |tmp_72_fu_478_p3       |  select  |      0|  0|    7|           1|           7|
    |tmp_73_fu_486_p3       |  select  |      0|  0|    7|           1|           7|
    |tmp_80_fu_528_p3       |  select  |      0|  0|   95|           1|          95|
    |tmp_78_fu_512_p2       |    shl   |      0|  0|  295|          95|          95|
    |tmp_81_fu_536_p2       |    shl   |      0|  0|  295|           2|          95|
    |tmp_83_fu_554_p2       |    xor   |      0|  0|  136|          95|           2|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |Total                  |          |      0|  0| 2434|         882|        1243|
    +-----------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |   6|         13|    1|         13|
    |ap_return       |  95|          2|   95|        190|
    |i_1_reg_166     |   3|          2|    3|          6|
    |i_2_reg_189     |   3|          2|    3|          6|
    |i_reg_154       |   3|          2|    3|          6|
    |pp_V_address0   |   3|          4|    3|         12|
    |pps_V_address0  |   3|          6|    3|         18|
    |pps_V_d0        |  41|          3|   41|        123|
    +----------------+----+-----------+-----+-----------+
    |Total           | 157|         34|  152|        374|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |  12|   0|   12|          0|
    |ap_return_preg    |  95|   0|   95|          0|
    |i_1_reg_166       |   3|   0|    3|          0|
    |i_2_reg_189       |   3|   0|    3|          0|
    |i_5_reg_651       |   3|   0|    3|          0|
    |i_6_reg_608       |   3|   0|    3|          0|
    |i_reg_154         |   3|   0|    3|          0|
    |p_Val2_s_reg_177  |  95|   0|   95|          0|
    |tmp_45_reg_636    |   3|   0|   64|         61|
    |tmp_50_reg_659    |   3|   0|    3|          0|
    |tmp_58_reg_613    |   7|   0|    7|          0|
    |tmp_61_reg_618    |  71|   0|   71|          0|
    |tmp_reg_600       |  24|   0|   41|         17|
    +------------------+----+----+-----+-----------+
    |Total             | 325|   0|  403|         78|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-----------+-----+-----+------------+----------------------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | dut_big_mult_v3small<71, 24, 17> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | dut_big_mult_v3small<71, 24, 17> | return value |
|ap_start   |  in |    1| ap_ctrl_hs | dut_big_mult_v3small<71, 24, 17> | return value |
|ap_done    | out |    1| ap_ctrl_hs | dut_big_mult_v3small<71, 24, 17> | return value |
|ap_idle    | out |    1| ap_ctrl_hs | dut_big_mult_v3small<71, 24, 17> | return value |
|ap_ready   | out |    1| ap_ctrl_hs | dut_big_mult_v3small<71, 24, 17> | return value |
|ap_return  | out |   95| ap_ctrl_hs | dut_big_mult_v3small<71, 24, 17> | return value |
|a_V        |  in |   71|   ap_none  |                a_V               |    scalar    |
|b_V        |  in |   24|   ap_none  |                b_V               |    scalar    |
+-----------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
	7  / (exitcond3)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 
	8  / true
8 --> 
	9  / (!exitcond4)
	10  / (exitcond4)
9 --> 
	8  / true
10 --> 
	11  / (!exitcond)
	12  / (exitcond)
11 --> 
	10  / true
12 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: b_V_read [1/1] 0.00ns
.preheader142.preheader:0  %b_V_read = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %b_V)

ST_1: a_V_read [1/1] 0.00ns
.preheader142.preheader:1  %a_V_read = call i71 @_ssdm_op_Read.ap_auto.i71(i71 %a_V)

ST_1: pp_V [1/1] 2.39ns
.preheader142.preheader:2  %pp_V = alloca [5 x i41], align 8

ST_1: pps_V [1/1] 2.39ns
.preheader142.preheader:3  %pps_V = alloca [5 x i41], align 8

ST_1: tmp [1/1] 0.00ns
.preheader142.preheader:4  %tmp = zext i24 %b_V_read to i41

ST_1: stg_18 [1/1] 1.57ns
.preheader142.preheader:5  br label %.preheader142


 <State 2>: 8.64ns
ST_2: i [1/1] 0.00ns
.preheader142:0  %i = phi i3 [ %i_6, %_ifconv ], [ 0, %.preheader142.preheader ]

ST_2: exitcond3 [1/1] 1.62ns
.preheader142:1  %exitcond3 = icmp eq i3 %i, -3

ST_2: empty [1/1] 0.00ns
.preheader142:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_2: i_6 [1/1] 0.80ns
.preheader142:3  %i_6 = add i3 %i, 1

ST_2: stg_23 [1/1] 0.00ns
.preheader142:4  br i1 %exitcond3, label %arrayctor.loop1.preheader, label %_ifconv

ST_2: tmp_s [1/1] 1.62ns
_ifconv:0  %tmp_s = icmp eq i3 %i, -4

ST_2: Lo_assign [1/1] 0.00ns
_ifconv:1  %Lo_assign = call i7 @_ssdm_op_BitConcatenate.i7.i3.i1.i3(i3 %i, i1 false, i3 %i)

ST_2: tmp_41 [1/1] 1.72ns
_ifconv:2  %tmp_41 = add i7 16, %Lo_assign

ST_2: Ui [1/1] 1.37ns
_ifconv:3  %Ui = select i1 %tmp_s, i7 -58, i7 %tmp_41

ST_2: tmp_43 [1/1] 1.97ns
_ifconv:5  %tmp_43 = icmp ugt i7 %Lo_assign, %Ui

ST_2: tmp_51 [1/1] 0.00ns (grouped into LUT with out node tmp_61)
_ifconv:6  %tmp_51 = call i71 @llvm.part.select.i71(i71 %a_V_read, i32 70, i32 0)

ST_2: tmp_52 [1/1] 1.72ns
_ifconv:7  %tmp_52 = sub i7 %Lo_assign, %Ui

ST_2: tmp_53 [1/1] 1.72ns
_ifconv:8  %tmp_53 = sub i7 -58, %Lo_assign

ST_2: tmp_54 [1/1] 1.72ns
_ifconv:9  %tmp_54 = sub i7 %Ui, %Lo_assign

ST_2: tmp_55 [1/1] 0.00ns (grouped into LUT with out node tmp_58)
_ifconv:10  %tmp_55 = select i1 %tmp_43, i7 %tmp_52, i7 %tmp_54

ST_2: tmp_56 [1/1] 0.00ns (grouped into LUT with out node tmp_61)
_ifconv:11  %tmp_56 = select i1 %tmp_43, i71 %tmp_51, i71 %a_V_read

ST_2: tmp_57 [1/1] 0.00ns (grouped into LUT with out node tmp_61)
_ifconv:12  %tmp_57 = select i1 %tmp_43, i7 %tmp_53, i7 %Lo_assign

ST_2: tmp_58 [1/1] 1.72ns (out node of the LUT)
_ifconv:13  %tmp_58 = sub i7 -58, %tmp_55

ST_2: tmp_59 [1/1] 0.00ns (grouped into LUT with out node tmp_61)
_ifconv:14  %tmp_59 = zext i7 %tmp_57 to i71

ST_2: tmp_61 [1/1] 3.58ns (out node of the LUT)
_ifconv:16  %tmp_61 = lshr i71 %tmp_56, %tmp_59

ST_2: pp_V_addr [1/1] 0.00ns
arrayctor.loop1.preheader:0  %pp_V_addr = getelementptr [5 x i41]* %pp_V, i64 0, i64 0

ST_2: pp_V_load [2/2] 2.39ns
arrayctor.loop1.preheader:1  %pp_V_load = load i41* %pp_V_addr, align 16


 <State 3>: 7.45ns
ST_3: tmp_60 [1/1] 0.00ns (grouped into LUT with out node p_Result_26)
_ifconv:15  %tmp_60 = zext i7 %tmp_58 to i71

ST_3: tmp_62 [1/1] 0.00ns (grouped into LUT with out node p_Result_26)
_ifconv:17  %tmp_62 = lshr i71 -1, %tmp_60

ST_3: p_Result_26 [1/1] 1.37ns (out node of the LUT)
_ifconv:18  %p_Result_26 = and i71 %tmp_61, %tmp_62

ST_3: tmp_64 [1/1] 0.00ns
_ifconv:19  %tmp_64 = trunc i71 %p_Result_26 to i41

ST_3: tmp_44 [4/4] 6.08ns
_ifconv:20  %tmp_44 = mul i41 %tmp_64, %tmp


 <State 4>: 6.08ns
ST_4: tmp_44 [3/4] 6.08ns
_ifconv:20  %tmp_44 = mul i41 %tmp_64, %tmp


 <State 5>: 6.08ns
ST_5: tmp_44 [2/4] 6.08ns
_ifconv:20  %tmp_44 = mul i41 %tmp_64, %tmp


 <State 6>: 8.47ns
ST_6: tmp_42 [1/1] 0.00ns
_ifconv:4  %tmp_42 = zext i3 %i to i64

ST_6: tmp_44 [1/4] 6.08ns
_ifconv:20  %tmp_44 = mul i41 %tmp_64, %tmp

ST_6: pp_V_addr_2 [1/1] 0.00ns
_ifconv:21  %pp_V_addr_2 = getelementptr [5 x i41]* %pp_V, i64 0, i64 %tmp_42

ST_6: stg_51 [1/1] 2.39ns
_ifconv:22  store i41 %tmp_44, i41* %pp_V_addr_2, align 8

ST_6: stg_52 [1/1] 0.00ns
_ifconv:23  br label %.preheader142


 <State 7>: 4.78ns
ST_7: pp_V_load [1/2] 2.39ns
arrayctor.loop1.preheader:1  %pp_V_load = load i41* %pp_V_addr, align 16

ST_7: pps_V_addr [1/1] 0.00ns
arrayctor.loop1.preheader:2  %pps_V_addr = getelementptr [5 x i41]* %pps_V, i64 0, i64 0

ST_7: stg_55 [1/1] 2.39ns
arrayctor.loop1.preheader:3  store i41 %pp_V_load, i41* %pps_V_addr, align 16

ST_7: stg_56 [1/1] 1.57ns
arrayctor.loop1.preheader:4  br label %0


 <State 8>: 3.19ns
ST_8: i_1 [1/1] 0.00ns
:0  %i_1 = phi i3 [ 1, %arrayctor.loop1.preheader ], [ %i_5, %_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]

ST_8: exitcond4 [1/1] 1.62ns
:1  %exitcond4 = icmp eq i3 %i_1, -3

ST_8: empty_63 [1/1] 0.00ns
:2  %empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_8: stg_60 [1/1] 1.57ns
:3  br i1 %exitcond4, label %.preheader, label %_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit

ST_8: tmp_45 [1/1] 0.00ns
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  %tmp_45 = zext i3 %i_1 to i64

ST_8: tmp_46 [1/1] 0.80ns
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %tmp_46 = add i3 %i_1, -1

ST_8: tmp_47 [1/1] 0.00ns
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %tmp_47 = zext i3 %tmp_46 to i64

ST_8: pps_V_addr_1 [1/1] 0.00ns
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  %pps_V_addr_1 = getelementptr [5 x i41]* %pps_V, i64 0, i64 %tmp_47

ST_8: pps_V_load [2/2] 2.39ns
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %pps_V_load = load i41* %pps_V_addr_1, align 8

ST_8: pp_V_addr_1 [1/1] 0.00ns
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:8  %pp_V_addr_1 = getelementptr [5 x i41]* %pp_V, i64 0, i64 %tmp_45

ST_8: pp_V_load_1 [2/2] 2.39ns
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:9  %pp_V_load_1 = load i41* %pp_V_addr_1, align 8

ST_8: i_5 [1/1] 0.80ns
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:12  %i_5 = add i3 %i_1, 1


 <State 9>: 7.58ns
ST_9: pps_V_load [1/2] 2.39ns
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %pps_V_load = load i41* %pps_V_addr_1, align 8

ST_9: r_V [1/1] 0.00ns
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  %r_V = call i24 @_ssdm_op_PartSelect.i24.i41.i32.i32(i41 %pps_V_load, i32 17, i32 40)

ST_9: r_V_4 [1/1] 0.00ns
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  %r_V_4 = zext i24 %r_V to i41

ST_9: pps_V_addr_2 [1/1] 0.00ns
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:7  %pps_V_addr_2 = getelementptr [5 x i41]* %pps_V, i64 0, i64 %tmp_45

ST_9: pp_V_load_1 [1/2] 2.39ns
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:9  %pp_V_load_1 = load i41* %pp_V_addr_1, align 8

ST_9: tmp_48 [1/1] 2.80ns
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:10  %tmp_48 = add i41 %pp_V_load_1, %r_V_4

ST_9: stg_75 [1/1] 2.39ns
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:11  store i41 %tmp_48, i41* %pps_V_addr_2, align 8

ST_9: stg_76 [1/1] 0.00ns
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:13  br label %0


 <State 10>: 2.39ns
ST_10: p_Val2_s [1/1] 0.00ns
.preheader:0  %p_Val2_s = phi i95 [ %p_Result_25, %._crit_edge143 ], [ undef, %0 ]

ST_10: i_2 [1/1] 0.00ns
.preheader:1  %i_2 = phi i3 [ %tmp_50, %._crit_edge143 ], [ 0, %0 ]

ST_10: exitcond [1/1] 1.62ns
.preheader:2  %exitcond = icmp eq i3 %i_2, -4

ST_10: empty_64 [1/1] 0.00ns
.preheader:3  %empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_10: tmp_50 [1/1] 0.80ns
.preheader:4  %tmp_50 = add i3 %i_2, 1

ST_10: stg_82 [1/1] 0.00ns
.preheader:5  br i1 %exitcond, label %1, label %._crit_edge143

ST_10: tmp_49 [1/1] 0.00ns
._crit_edge143:6  %tmp_49 = zext i3 %i_2 to i64

ST_10: pps_V_addr_4 [1/1] 0.00ns
._crit_edge143:7  %pps_V_addr_4 = getelementptr [5 x i41]* %pps_V, i64 0, i64 %tmp_49

ST_10: p_Val2_38 [2/2] 2.39ns
._crit_edge143:8  %p_Val2_38 = load i41* %pps_V_addr_4, align 8

ST_10: pps_V_addr_3 [1/1] 0.00ns
:0  %pps_V_addr_3 = getelementptr [5 x i41]* %pps_V, i64 0, i64 4

ST_10: pps_V_load_1 [2/2] 2.39ns
:1  %pps_V_load_1 = load i41* %pps_V_addr_3, align 16


 <State 11>: 8.15ns
ST_11: tmp_66 [1/1] 0.00ns
._crit_edge143:0  %tmp_66 = trunc i3 %i_2 to i2

ST_11: Li [1/1] 0.00ns
._crit_edge143:1  %Li = call i6 @_ssdm_op_BitConcatenate.i6.i2.i1.i3(i2 %tmp_66, i1 false, i3 %i_2)

ST_11: Li_cast1 [1/1] 0.00ns
._crit_edge143:2  %Li_cast1 = zext i6 %Li to i7

ST_11: Li_cast [1/1] 0.00ns
._crit_edge143:3  %Li_cast = zext i6 %Li to i32

ST_11: Ui_1 [1/1] 1.72ns
._crit_edge143:4  %Ui_1 = add i7 16, %Li_cast1

ST_11: Ui_1_cast [1/1] 0.00ns
._crit_edge143:5  %Ui_1_cast = zext i7 %Ui_1 to i32

ST_11: p_Val2_38 [1/2] 2.39ns
._crit_edge143:8  %p_Val2_38 = load i41* %pps_V_addr_4, align 8

ST_11: tmp_67 [1/1] 0.00ns (grouped into LUT with out node tmp_78)
._crit_edge143:9  %tmp_67 = trunc i41 %p_Val2_38 to i17

ST_11: loc_V [1/1] 0.00ns (grouped into LUT with out node tmp_78)
._crit_edge143:10  %loc_V = zext i17 %tmp_67 to i95

ST_11: tmp_68 [1/1] 1.97ns
._crit_edge143:11  %tmp_68 = icmp ugt i32 %Li_cast, %Ui_1_cast

ST_11: tmp_69 [1/1] 0.00ns
._crit_edge143:12  %tmp_69 = zext i6 %Li to i7

ST_11: tmp_70 [1/1] 1.72ns
._crit_edge143:13  %tmp_70 = sub i7 -34, %tmp_69

ST_11: tmp_71 [1/1] 0.00ns (grouped into LUT with out node tmp_74)
._crit_edge143:14  %tmp_71 = select i1 %tmp_68, i7 %tmp_69, i7 %Ui_1

ST_11: tmp_72 [1/1] 0.00ns (grouped into LUT with out node p_demorgan)
._crit_edge143:15  %tmp_72 = select i1 %tmp_68, i7 %Ui_1, i7 %tmp_69

ST_11: tmp_73 [1/1] 0.00ns (grouped into LUT with out node tmp_78)
._crit_edge143:16  %tmp_73 = select i1 %tmp_68, i7 %tmp_70, i7 %tmp_69

ST_11: tmp_74 [1/1] 1.72ns (out node of the LUT)
._crit_edge143:17  %tmp_74 = sub i7 -34, %tmp_71

ST_11: tmp_75 [1/1] 0.00ns (grouped into LUT with out node tmp_78)
._crit_edge143:18  %tmp_75 = zext i7 %tmp_73 to i95

ST_11: tmp_76 [1/1] 0.00ns (grouped into LUT with out node p_demorgan)
._crit_edge143:19  %tmp_76 = zext i7 %tmp_72 to i95

ST_11: tmp_77 [1/1] 0.00ns (grouped into LUT with out node p_demorgan)
._crit_edge143:20  %tmp_77 = zext i7 %tmp_74 to i95

ST_11: tmp_78 [1/1] 2.77ns (out node of the LUT)
._crit_edge143:21  %tmp_78 = shl i95 %loc_V, %tmp_75

ST_11: tmp_79 [1/1] 0.00ns (grouped into LUT with out node p_Result_25)
._crit_edge143:22  %tmp_79 = call i95 @llvm.part.select.i95(i95 %tmp_78, i32 94, i32 0)

ST_11: tmp_80 [1/1] 0.00ns (grouped into LUT with out node p_Result_25)
._crit_edge143:23  %tmp_80 = select i1 %tmp_68, i95 %tmp_79, i95 %tmp_78

ST_11: tmp_81 [1/1] 0.00ns (grouped into LUT with out node p_demorgan)
._crit_edge143:24  %tmp_81 = shl i95 -1, %tmp_76

ST_11: tmp_82 [1/1] 0.00ns (grouped into LUT with out node p_demorgan)
._crit_edge143:25  %tmp_82 = lshr i95 -1, %tmp_77

ST_11: p_demorgan [1/1] 1.37ns (out node of the LUT)
._crit_edge143:26  %p_demorgan = and i95 %tmp_81, %tmp_82

ST_11: tmp_83 [1/1] 0.00ns (grouped into LUT with out node p_Result_25)
._crit_edge143:27  %tmp_83 = xor i95 %p_demorgan, -1

ST_11: tmp_84 [1/1] 0.00ns (grouped into LUT with out node p_Result_25)
._crit_edge143:28  %tmp_84 = and i95 %p_Val2_s, %tmp_83

ST_11: tmp_85 [1/1] 0.00ns (grouped into LUT with out node p_Result_25)
._crit_edge143:29  %tmp_85 = and i95 %tmp_80, %p_demorgan

ST_11: p_Result_25 [1/1] 1.37ns (out node of the LUT)
._crit_edge143:30  %p_Result_25 = or i95 %tmp_84, %tmp_85

ST_11: stg_117 [1/1] 0.00ns
._crit_edge143:31  br label %.preheader


 <State 12>: 2.39ns
ST_12: pps_V_load_1 [1/2] 2.39ns
:1  %pps_V_load_1 = load i41* %pps_V_addr_3, align 16

ST_12: tmp_65 [1/1] 0.00ns
:2  %tmp_65 = trunc i41 %pps_V_load_1 to i27

ST_12: p_Result_s [1/1] 0.00ns
:3  %p_Result_s = call i95 @llvm.part.set.i95.i27(i95 %p_Val2_s, i27 %tmp_65, i32 68, i32 94)

ST_12: stg_121 [1/1] 0.00ns
:4  ret i95 %p_Result_s



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b_V_read     (read             ) [ 0000000000000]
a_V_read     (read             ) [ 0011111000000]
pp_V         (alloca           ) [ 0011111111000]
pps_V        (alloca           ) [ 0011111111110]
tmp          (zext             ) [ 0011111000000]
stg_18       (br               ) [ 0111111000000]
i            (phi              ) [ 0011111000000]
exitcond3    (icmp             ) [ 0011111000000]
empty        (speclooptripcount) [ 0000000000000]
i_6          (add              ) [ 0111111000000]
stg_23       (br               ) [ 0000000000000]
tmp_s        (icmp             ) [ 0000000000000]
Lo_assign    (bitconcatenate   ) [ 0000000000000]
tmp_41       (add              ) [ 0000000000000]
Ui           (select           ) [ 0000000000000]
tmp_43       (icmp             ) [ 0000000000000]
tmp_51       (partselect       ) [ 0000000000000]
tmp_52       (sub              ) [ 0000000000000]
tmp_53       (sub              ) [ 0000000000000]
tmp_54       (sub              ) [ 0000000000000]
tmp_55       (select           ) [ 0000000000000]
tmp_56       (select           ) [ 0000000000000]
tmp_57       (select           ) [ 0000000000000]
tmp_58       (sub              ) [ 0001000000000]
tmp_59       (zext             ) [ 0000000000000]
tmp_61       (lshr             ) [ 0001000000000]
pp_V_addr    (getelementptr    ) [ 0000000100000]
tmp_60       (zext             ) [ 0000000000000]
tmp_62       (lshr             ) [ 0000000000000]
p_Result_26  (and              ) [ 0000000000000]
tmp_64       (trunc            ) [ 0000111000000]
tmp_42       (zext             ) [ 0000000000000]
tmp_44       (mul              ) [ 0000000000000]
pp_V_addr_2  (getelementptr    ) [ 0000000000000]
stg_51       (store            ) [ 0000000000000]
stg_52       (br               ) [ 0111111000000]
pp_V_load    (load             ) [ 0000000000000]
pps_V_addr   (getelementptr    ) [ 0000000000000]
stg_55       (store            ) [ 0000000000000]
stg_56       (br               ) [ 0000000111000]
i_1          (phi              ) [ 0000000010000]
exitcond4    (icmp             ) [ 0000000011000]
empty_63     (speclooptripcount) [ 0000000000000]
stg_60       (br               ) [ 0000000011110]
tmp_45       (zext             ) [ 0000000001000]
tmp_46       (add              ) [ 0000000000000]
tmp_47       (zext             ) [ 0000000000000]
pps_V_addr_1 (getelementptr    ) [ 0000000001000]
pp_V_addr_1  (getelementptr    ) [ 0000000001000]
i_5          (add              ) [ 0000000111000]
pps_V_load   (load             ) [ 0000000000000]
r_V          (partselect       ) [ 0000000000000]
r_V_4        (zext             ) [ 0000000000000]
pps_V_addr_2 (getelementptr    ) [ 0000000000000]
pp_V_load_1  (load             ) [ 0000000000000]
tmp_48       (add              ) [ 0000000000000]
stg_75       (store            ) [ 0000000000000]
stg_76       (br               ) [ 0000000111000]
p_Val2_s     (phi              ) [ 0000000000111]
i_2          (phi              ) [ 0000000000110]
exitcond     (icmp             ) [ 0000000000110]
empty_64     (speclooptripcount) [ 0000000000000]
tmp_50       (add              ) [ 0000000010110]
stg_82       (br               ) [ 0000000000000]
tmp_49       (zext             ) [ 0000000000000]
pps_V_addr_4 (getelementptr    ) [ 0000000000010]
pps_V_addr_3 (getelementptr    ) [ 0000000000001]
tmp_66       (trunc            ) [ 0000000000000]
Li           (bitconcatenate   ) [ 0000000000000]
Li_cast1     (zext             ) [ 0000000000000]
Li_cast      (zext             ) [ 0000000000000]
Ui_1         (add              ) [ 0000000000000]
Ui_1_cast    (zext             ) [ 0000000000000]
p_Val2_38    (load             ) [ 0000000000000]
tmp_67       (trunc            ) [ 0000000000000]
loc_V        (zext             ) [ 0000000000000]
tmp_68       (icmp             ) [ 0000000000000]
tmp_69       (zext             ) [ 0000000000000]
tmp_70       (sub              ) [ 0000000000000]
tmp_71       (select           ) [ 0000000000000]
tmp_72       (select           ) [ 0000000000000]
tmp_73       (select           ) [ 0000000000000]
tmp_74       (sub              ) [ 0000000000000]
tmp_75       (zext             ) [ 0000000000000]
tmp_76       (zext             ) [ 0000000000000]
tmp_77       (zext             ) [ 0000000000000]
tmp_78       (shl              ) [ 0000000000000]
tmp_79       (partselect       ) [ 0000000000000]
tmp_80       (select           ) [ 0000000000000]
tmp_81       (shl              ) [ 0000000000000]
tmp_82       (lshr             ) [ 0000000000000]
p_demorgan   (and              ) [ 0000000000000]
tmp_83       (xor              ) [ 0000000000000]
tmp_84       (and              ) [ 0000000000000]
tmp_85       (and              ) [ 0000000000000]
p_Result_25  (or               ) [ 0000000010110]
stg_117      (br               ) [ 0000000010110]
pps_V_load_1 (load             ) [ 0000000000000]
tmp_65       (trunc            ) [ 0000000000000]
p_Result_s   (partset          ) [ 0000000000000]
stg_121      (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i71"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i71"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i41.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i95"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i95.i27"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="pp_V_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="41" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pp_V/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="pps_V_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="41" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pps_V/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="b_V_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="24" slack="0"/>
<pin id="76" dir="0" index="1" bw="24" slack="0"/>
<pin id="77" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_V_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="a_V_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="71" slack="0"/>
<pin id="82" dir="0" index="1" bw="71" slack="0"/>
<pin id="83" dir="1" index="2" bw="71" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_V_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="pp_V_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="41" slack="2147483647"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="1" slack="0"/>
<pin id="90" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pp_V_addr/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="3" slack="0"/>
<pin id="95" dir="0" index="1" bw="41" slack="0"/>
<pin id="96" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="pp_V_load/2 stg_51/6 pp_V_load_1/8 "/>
</bind>
</comp>

<comp id="98" class="1004" name="pp_V_addr_2_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="41" slack="2147483647"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="3" slack="0"/>
<pin id="102" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pp_V_addr_2/6 "/>
</bind>
</comp>

<comp id="105" class="1004" name="pps_V_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="41" slack="2147483647"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="1" slack="0"/>
<pin id="109" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pps_V_addr/7 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="3" slack="0"/>
<pin id="114" dir="0" index="1" bw="41" slack="0"/>
<pin id="115" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_55/7 pps_V_load/8 stg_75/9 p_Val2_38/10 pps_V_load_1/10 "/>
</bind>
</comp>

<comp id="118" class="1004" name="pps_V_addr_1_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="41" slack="2147483647"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="3" slack="0"/>
<pin id="122" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pps_V_addr_1/8 "/>
</bind>
</comp>

<comp id="125" class="1004" name="pp_V_addr_1_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="41" slack="2147483647"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="3" slack="0"/>
<pin id="129" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pp_V_addr_1/8 "/>
</bind>
</comp>

<comp id="132" class="1004" name="pps_V_addr_2_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="41" slack="2147483647"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="3" slack="1"/>
<pin id="136" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pps_V_addr_2/9 "/>
</bind>
</comp>

<comp id="139" class="1004" name="pps_V_addr_4_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="41" slack="2147483647"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="3" slack="0"/>
<pin id="143" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pps_V_addr_4/10 "/>
</bind>
</comp>

<comp id="146" class="1004" name="pps_V_addr_3_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="41" slack="2147483647"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="4" slack="0"/>
<pin id="150" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pps_V_addr_3/10 "/>
</bind>
</comp>

<comp id="154" class="1005" name="i_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="3" slack="1"/>
<pin id="156" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="i_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="3" slack="0"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="1" slack="1"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="166" class="1005" name="i_1_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="3" slack="1"/>
<pin id="168" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="i_1_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="3" slack="0"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/8 "/>
</bind>
</comp>

<comp id="177" class="1005" name="p_Val2_s_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="95" slack="1"/>
<pin id="179" dir="1" index="1" bw="95" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="p_Val2_s_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="95" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="1" slack="1"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="95" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/10 "/>
</bind>
</comp>

<comp id="189" class="1005" name="i_2_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="3" slack="1"/>
<pin id="191" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="i_2_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="3" slack="0"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="1" slack="1"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/10 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="24" slack="0"/>
<pin id="203" dir="1" index="1" bw="41" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="exitcond3_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="3" slack="0"/>
<pin id="207" dir="0" index="1" bw="3" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="i_6_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="3" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_s_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="3" slack="0"/>
<pin id="219" dir="0" index="1" bw="3" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="Lo_assign_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="7" slack="0"/>
<pin id="225" dir="0" index="1" bw="3" slack="0"/>
<pin id="226" dir="0" index="2" bw="1" slack="0"/>
<pin id="227" dir="0" index="3" bw="3" slack="0"/>
<pin id="228" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="Lo_assign/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_41_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="6" slack="0"/>
<pin id="235" dir="0" index="1" bw="7" slack="0"/>
<pin id="236" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_41/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="Ui_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="7" slack="0"/>
<pin id="242" dir="0" index="2" bw="7" slack="0"/>
<pin id="243" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Ui/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_43_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="7" slack="0"/>
<pin id="249" dir="0" index="1" bw="7" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_43/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_51_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="71" slack="0"/>
<pin id="255" dir="0" index="1" bw="71" slack="1"/>
<pin id="256" dir="0" index="2" bw="8" slack="0"/>
<pin id="257" dir="0" index="3" bw="1" slack="0"/>
<pin id="258" dir="1" index="4" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_51/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_52_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="7" slack="0"/>
<pin id="264" dir="0" index="1" bw="7" slack="0"/>
<pin id="265" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_52/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_53_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="7" slack="0"/>
<pin id="270" dir="0" index="1" bw="7" slack="0"/>
<pin id="271" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_53/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_54_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="7" slack="0"/>
<pin id="276" dir="0" index="1" bw="7" slack="0"/>
<pin id="277" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_54/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_55_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="7" slack="0"/>
<pin id="283" dir="0" index="2" bw="7" slack="0"/>
<pin id="284" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_55/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_56_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="71" slack="0"/>
<pin id="291" dir="0" index="2" bw="71" slack="1"/>
<pin id="292" dir="1" index="3" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_56/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_57_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="7" slack="0"/>
<pin id="298" dir="0" index="2" bw="7" slack="0"/>
<pin id="299" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_57/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_58_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="7" slack="0"/>
<pin id="305" dir="0" index="1" bw="7" slack="0"/>
<pin id="306" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_58/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_59_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="7" slack="0"/>
<pin id="311" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_59/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_61_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="71" slack="0"/>
<pin id="315" dir="0" index="1" bw="7" slack="0"/>
<pin id="316" dir="1" index="2" bw="71" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_61/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_60_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="7" slack="1"/>
<pin id="321" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_60/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_62_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="7" slack="0"/>
<pin id="325" dir="1" index="2" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_62/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="p_Result_26_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="71" slack="1"/>
<pin id="330" dir="0" index="1" bw="71" slack="0"/>
<pin id="331" dir="1" index="2" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_26/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_64_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="71" slack="0"/>
<pin id="335" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_64/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="grp_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="41" slack="0"/>
<pin id="339" dir="0" index="1" bw="24" slack="2"/>
<pin id="340" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_44/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_42_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="3" slack="4"/>
<pin id="345" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_42/6 "/>
</bind>
</comp>

<comp id="348" class="1004" name="exitcond4_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="3" slack="0"/>
<pin id="350" dir="0" index="1" bw="3" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/8 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_45_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="3" slack="0"/>
<pin id="356" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_45/8 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_46_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="3" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_46/8 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_47_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="3" slack="0"/>
<pin id="367" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_47/8 "/>
</bind>
</comp>

<comp id="370" class="1004" name="i_5_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="3" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/8 "/>
</bind>
</comp>

<comp id="376" class="1004" name="r_V_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="24" slack="0"/>
<pin id="378" dir="0" index="1" bw="41" slack="0"/>
<pin id="379" dir="0" index="2" bw="6" slack="0"/>
<pin id="380" dir="0" index="3" bw="7" slack="0"/>
<pin id="381" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V/9 "/>
</bind>
</comp>

<comp id="386" class="1004" name="r_V_4_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="24" slack="0"/>
<pin id="388" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_4/9 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_48_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="41" slack="0"/>
<pin id="392" dir="0" index="1" bw="24" slack="0"/>
<pin id="393" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_48/9 "/>
</bind>
</comp>

<comp id="397" class="1004" name="exitcond_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="3" slack="0"/>
<pin id="399" dir="0" index="1" bw="3" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/10 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_50_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="3" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_50/10 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_49_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="3" slack="0"/>
<pin id="411" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_49/10 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_66_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="3" slack="1"/>
<pin id="416" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_66/11 "/>
</bind>
</comp>

<comp id="418" class="1004" name="Li_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="6" slack="0"/>
<pin id="420" dir="0" index="1" bw="2" slack="0"/>
<pin id="421" dir="0" index="2" bw="1" slack="0"/>
<pin id="422" dir="0" index="3" bw="3" slack="1"/>
<pin id="423" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="Li/11 "/>
</bind>
</comp>

<comp id="428" class="1004" name="Li_cast1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="6" slack="0"/>
<pin id="430" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="Li_cast1/11 "/>
</bind>
</comp>

<comp id="432" class="1004" name="Li_cast_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="6" slack="0"/>
<pin id="434" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="Li_cast/11 "/>
</bind>
</comp>

<comp id="436" class="1004" name="Ui_1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="6" slack="0"/>
<pin id="438" dir="0" index="1" bw="6" slack="0"/>
<pin id="439" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Ui_1/11 "/>
</bind>
</comp>

<comp id="442" class="1004" name="Ui_1_cast_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="7" slack="0"/>
<pin id="444" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="Ui_1_cast/11 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_67_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="41" slack="0"/>
<pin id="448" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_67/11 "/>
</bind>
</comp>

<comp id="450" class="1004" name="loc_V_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="17" slack="0"/>
<pin id="452" dir="1" index="1" bw="95" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loc_V/11 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_68_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="7" slack="0"/>
<pin id="456" dir="0" index="1" bw="7" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_68/11 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_69_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="6" slack="0"/>
<pin id="462" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_69/11 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_70_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="7" slack="0"/>
<pin id="466" dir="0" index="1" bw="6" slack="0"/>
<pin id="467" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_70/11 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_71_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="7" slack="0"/>
<pin id="473" dir="0" index="2" bw="7" slack="0"/>
<pin id="474" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_71/11 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_72_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="7" slack="0"/>
<pin id="481" dir="0" index="2" bw="7" slack="0"/>
<pin id="482" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_72/11 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_73_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="7" slack="0"/>
<pin id="489" dir="0" index="2" bw="7" slack="0"/>
<pin id="490" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_73/11 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_74_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="7" slack="0"/>
<pin id="496" dir="0" index="1" bw="7" slack="0"/>
<pin id="497" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_74/11 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_75_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="7" slack="0"/>
<pin id="502" dir="1" index="1" bw="95" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_75/11 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_76_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="7" slack="0"/>
<pin id="506" dir="1" index="1" bw="95" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_76/11 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_77_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="7" slack="0"/>
<pin id="510" dir="1" index="1" bw="95" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_77/11 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_78_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="17" slack="0"/>
<pin id="514" dir="0" index="1" bw="7" slack="0"/>
<pin id="515" dir="1" index="2" bw="95" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_78/11 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_79_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="95" slack="0"/>
<pin id="520" dir="0" index="1" bw="95" slack="0"/>
<pin id="521" dir="0" index="2" bw="8" slack="0"/>
<pin id="522" dir="0" index="3" bw="1" slack="0"/>
<pin id="523" dir="1" index="4" bw="95" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_79/11 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_80_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="95" slack="0"/>
<pin id="531" dir="0" index="2" bw="95" slack="0"/>
<pin id="532" dir="1" index="3" bw="95" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_80/11 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_81_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="7" slack="0"/>
<pin id="539" dir="1" index="2" bw="95" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_81/11 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_82_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="7" slack="0"/>
<pin id="545" dir="1" index="2" bw="95" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_82/11 "/>
</bind>
</comp>

<comp id="548" class="1004" name="p_demorgan_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="95" slack="0"/>
<pin id="550" dir="0" index="1" bw="95" slack="0"/>
<pin id="551" dir="1" index="2" bw="95" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_demorgan/11 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_83_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="95" slack="0"/>
<pin id="556" dir="0" index="1" bw="95" slack="0"/>
<pin id="557" dir="1" index="2" bw="95" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_83/11 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_84_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="95" slack="1"/>
<pin id="562" dir="0" index="1" bw="95" slack="0"/>
<pin id="563" dir="1" index="2" bw="95" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_84/11 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_85_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="95" slack="0"/>
<pin id="568" dir="0" index="1" bw="95" slack="0"/>
<pin id="569" dir="1" index="2" bw="95" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_85/11 "/>
</bind>
</comp>

<comp id="572" class="1004" name="p_Result_25_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="95" slack="0"/>
<pin id="574" dir="0" index="1" bw="95" slack="0"/>
<pin id="575" dir="1" index="2" bw="95" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_25/11 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_65_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="41" slack="0"/>
<pin id="580" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_65/12 "/>
</bind>
</comp>

<comp id="582" class="1004" name="p_Result_s_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="95" slack="0"/>
<pin id="584" dir="0" index="1" bw="95" slack="1"/>
<pin id="585" dir="0" index="2" bw="27" slack="0"/>
<pin id="586" dir="0" index="3" bw="8" slack="0"/>
<pin id="587" dir="0" index="4" bw="8" slack="0"/>
<pin id="588" dir="1" index="5" bw="95" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/12 "/>
</bind>
</comp>

<comp id="594" class="1005" name="a_V_read_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="71" slack="1"/>
<pin id="596" dir="1" index="1" bw="71" slack="1"/>
</pin_list>
<bind>
<opset="a_V_read "/>
</bind>
</comp>

<comp id="600" class="1005" name="tmp_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="41" slack="2"/>
<pin id="602" dir="1" index="1" bw="41" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="608" class="1005" name="i_6_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="3" slack="0"/>
<pin id="610" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="613" class="1005" name="tmp_58_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="7" slack="1"/>
<pin id="615" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_58 "/>
</bind>
</comp>

<comp id="618" class="1005" name="tmp_61_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="71" slack="1"/>
<pin id="620" dir="1" index="1" bw="71" slack="1"/>
</pin_list>
<bind>
<opset="tmp_61 "/>
</bind>
</comp>

<comp id="623" class="1005" name="pp_V_addr_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="3" slack="1"/>
<pin id="625" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="pp_V_addr "/>
</bind>
</comp>

<comp id="628" class="1005" name="tmp_64_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="41" slack="1"/>
<pin id="630" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="tmp_64 "/>
</bind>
</comp>

<comp id="636" class="1005" name="tmp_45_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="64" slack="1"/>
<pin id="638" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_45 "/>
</bind>
</comp>

<comp id="641" class="1005" name="pps_V_addr_1_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="3" slack="1"/>
<pin id="643" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="pps_V_addr_1 "/>
</bind>
</comp>

<comp id="646" class="1005" name="pp_V_addr_1_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="3" slack="1"/>
<pin id="648" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="pp_V_addr_1 "/>
</bind>
</comp>

<comp id="651" class="1005" name="i_5_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="3" slack="0"/>
<pin id="653" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="659" class="1005" name="tmp_50_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="3" slack="0"/>
<pin id="661" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="tmp_50 "/>
</bind>
</comp>

<comp id="664" class="1005" name="pps_V_addr_4_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="3" slack="1"/>
<pin id="666" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="pps_V_addr_4 "/>
</bind>
</comp>

<comp id="669" class="1005" name="pps_V_addr_3_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="3" slack="1"/>
<pin id="671" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="pps_V_addr_3 "/>
</bind>
</comp>

<comp id="674" class="1005" name="p_Result_25_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="95" slack="1"/>
<pin id="676" dir="1" index="1" bw="95" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_25 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="36" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="92"><net_src comp="36" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="97"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="36" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="104"><net_src comp="98" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="110"><net_src comp="36" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="111"><net_src comp="36" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="116"><net_src comp="93" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="117"><net_src comp="105" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="36" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="124"><net_src comp="118" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="130"><net_src comp="36" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="131"><net_src comp="125" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="137"><net_src comp="36" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="138"><net_src comp="132" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="144"><net_src comp="36" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="145"><net_src comp="139" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="151"><net_src comp="36" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="152"><net_src comp="40" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="153"><net_src comp="146" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="157"><net_src comp="10" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="165"><net_src comp="158" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="169"><net_src comp="18" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="50" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="188"><net_src comp="181" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="192"><net_src comp="10" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="200"><net_src comp="193" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="204"><net_src comp="74" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="158" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="12" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="158" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="18" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="158" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="20" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="229"><net_src comp="22" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="158" pin="4"/><net_sink comp="223" pin=1"/></net>

<net id="231"><net_src comp="24" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="232"><net_src comp="158" pin="4"/><net_sink comp="223" pin=3"/></net>

<net id="237"><net_src comp="26" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="223" pin="4"/><net_sink comp="233" pin=1"/></net>

<net id="244"><net_src comp="217" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="28" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="233" pin="2"/><net_sink comp="239" pin=2"/></net>

<net id="251"><net_src comp="223" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="239" pin="3"/><net_sink comp="247" pin=1"/></net>

<net id="259"><net_src comp="30" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="32" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="261"><net_src comp="34" pin="0"/><net_sink comp="253" pin=3"/></net>

<net id="266"><net_src comp="223" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="239" pin="3"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="28" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="223" pin="4"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="239" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="223" pin="4"/><net_sink comp="274" pin=1"/></net>

<net id="285"><net_src comp="247" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="262" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="274" pin="2"/><net_sink comp="280" pin=2"/></net>

<net id="293"><net_src comp="247" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="253" pin="4"/><net_sink comp="288" pin=1"/></net>

<net id="300"><net_src comp="247" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="268" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="223" pin="4"/><net_sink comp="295" pin=2"/></net>

<net id="307"><net_src comp="28" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="280" pin="3"/><net_sink comp="303" pin=1"/></net>

<net id="312"><net_src comp="295" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="288" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="309" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="326"><net_src comp="38" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="319" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="322" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="336"><net_src comp="328" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="337" pin="2"/><net_sink comp="93" pin=1"/></net>

<net id="342"><net_src comp="333" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="154" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="352"><net_src comp="170" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="12" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="170" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="363"><net_src comp="170" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="42" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="368"><net_src comp="359" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="374"><net_src comp="170" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="18" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="382"><net_src comp="44" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="112" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="384"><net_src comp="46" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="385"><net_src comp="48" pin="0"/><net_sink comp="376" pin=3"/></net>

<net id="389"><net_src comp="376" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="93" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="386" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="396"><net_src comp="390" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="401"><net_src comp="193" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="20" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="193" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="18" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="412"><net_src comp="193" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="417"><net_src comp="189" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="424"><net_src comp="52" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="414" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="426"><net_src comp="24" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="427"><net_src comp="189" pin="1"/><net_sink comp="418" pin=3"/></net>

<net id="431"><net_src comp="418" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="418" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="26" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="428" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="445"><net_src comp="436" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="112" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="446" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="458"><net_src comp="432" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="442" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="463"><net_src comp="418" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="468"><net_src comp="54" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="460" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="475"><net_src comp="454" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="460" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="436" pin="2"/><net_sink comp="470" pin=2"/></net>

<net id="483"><net_src comp="454" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="436" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="460" pin="1"/><net_sink comp="478" pin=2"/></net>

<net id="491"><net_src comp="454" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="464" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="460" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="498"><net_src comp="54" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="470" pin="3"/><net_sink comp="494" pin=1"/></net>

<net id="503"><net_src comp="486" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="478" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="494" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="516"><net_src comp="450" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="500" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="524"><net_src comp="56" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="512" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="526"><net_src comp="58" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="527"><net_src comp="34" pin="0"/><net_sink comp="518" pin=3"/></net>

<net id="533"><net_src comp="454" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="518" pin="4"/><net_sink comp="528" pin=1"/></net>

<net id="535"><net_src comp="512" pin="2"/><net_sink comp="528" pin=2"/></net>

<net id="540"><net_src comp="60" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="504" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="60" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="508" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="536" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="542" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="548" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="60" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="564"><net_src comp="177" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="554" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="528" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="548" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="560" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="566" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="581"><net_src comp="112" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="589"><net_src comp="62" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="590"><net_src comp="177" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="591"><net_src comp="578" pin="1"/><net_sink comp="582" pin=2"/></net>

<net id="592"><net_src comp="64" pin="0"/><net_sink comp="582" pin=3"/></net>

<net id="593"><net_src comp="58" pin="0"/><net_sink comp="582" pin=4"/></net>

<net id="597"><net_src comp="80" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="599"><net_src comp="594" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="603"><net_src comp="201" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="611"><net_src comp="211" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="616"><net_src comp="303" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="621"><net_src comp="313" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="626"><net_src comp="86" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="631"><net_src comp="333" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="639"><net_src comp="354" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="644"><net_src comp="118" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="649"><net_src comp="125" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="654"><net_src comp="370" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="662"><net_src comp="403" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="667"><net_src comp="139" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="672"><net_src comp="146" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="677"><net_src comp="572" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="181" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: dut_big_mult_v3small<71, 24, 17> : a_V | {1 }
	Port: dut_big_mult_v3small<71, 24, 17> : b_V | {1 }
  - Chain level:
	State 1
	State 2
		exitcond3 : 1
		i_6 : 1
		stg_23 : 2
		tmp_s : 1
		Lo_assign : 1
		tmp_41 : 2
		Ui : 3
		tmp_43 : 4
		tmp_52 : 4
		tmp_53 : 2
		tmp_54 : 4
		tmp_55 : 5
		tmp_56 : 5
		tmp_57 : 5
		tmp_58 : 6
		tmp_59 : 6
		tmp_61 : 7
		pp_V_load : 1
	State 3
		tmp_62 : 1
		p_Result_26 : 2
		tmp_64 : 2
		tmp_44 : 3
	State 4
	State 5
	State 6
		pp_V_addr_2 : 1
		stg_51 : 2
	State 7
		stg_55 : 1
	State 8
		exitcond4 : 1
		stg_60 : 2
		tmp_45 : 1
		tmp_46 : 1
		tmp_47 : 2
		pps_V_addr_1 : 3
		pps_V_load : 4
		pp_V_addr_1 : 2
		pp_V_load_1 : 3
		i_5 : 1
	State 9
		r_V : 1
		r_V_4 : 2
		tmp_48 : 3
		stg_75 : 4
	State 10
		exitcond : 1
		tmp_50 : 1
		stg_82 : 2
		tmp_49 : 1
		pps_V_addr_4 : 2
		p_Val2_38 : 3
		pps_V_load_1 : 1
	State 11
		Li : 1
		Li_cast1 : 2
		Li_cast : 2
		Ui_1 : 3
		Ui_1_cast : 4
		tmp_67 : 1
		loc_V : 2
		tmp_68 : 5
		tmp_69 : 2
		tmp_70 : 3
		tmp_71 : 6
		tmp_72 : 6
		tmp_73 : 6
		tmp_74 : 7
		tmp_75 : 7
		tmp_76 : 7
		tmp_77 : 8
		tmp_78 : 8
		tmp_79 : 9
		tmp_80 : 10
		tmp_81 : 8
		tmp_82 : 9
		p_demorgan : 10
		tmp_83 : 10
		tmp_84 : 10
		tmp_85 : 11
		p_Result_25 : 10
	State 12
		tmp_65 : 1
		p_Result_s : 2
		stg_121 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |  p_Result_26_fu_328 |    0    |    0    |    98   |
|    and   |  p_demorgan_fu_548  |    0    |    0    |   136   |
|          |    tmp_84_fu_560    |    0    |    0    |   136   |
|          |    tmp_85_fu_566    |    0    |    0    |   136   |
|----------|---------------------|---------|---------|---------|
|          |    tmp_61_fu_313    |    0    |    0    |   216   |
|   lshr   |    tmp_62_fu_322    |    0    |    0    |    10   |
|          |    tmp_82_fu_542    |    0    |    0    |    10   |
|----------|---------------------|---------|---------|---------|
|          |      Ui_fu_239      |    0    |    0    |    7    |
|          |    tmp_55_fu_280    |    0    |    0    |    7    |
|          |    tmp_56_fu_288    |    0    |    0    |    71   |
|  select  |    tmp_57_fu_295    |    0    |    0    |    7    |
|          |    tmp_71_fu_470    |    0    |    0    |    7    |
|          |    tmp_72_fu_478    |    0    |    0    |    7    |
|          |    tmp_73_fu_486    |    0    |    0    |    7    |
|          |    tmp_80_fu_528    |    0    |    0    |    95   |
|----------|---------------------|---------|---------|---------|
|    xor   |    tmp_83_fu_554    |    0    |    0    |   136   |
|----------|---------------------|---------|---------|---------|
|    or    |  p_Result_25_fu_572 |    0    |    0    |   136   |
|----------|---------------------|---------|---------|---------|
|          |      i_6_fu_211     |    0    |    0    |    3    |
|          |    tmp_41_fu_233    |    0    |    0    |    7    |
|          |    tmp_46_fu_359    |    0    |    0    |    3    |
|    add   |      i_5_fu_370     |    0    |    0    |    3    |
|          |    tmp_48_fu_390    |    0    |    0    |    41   |
|          |    tmp_50_fu_403    |    0    |    0    |    3    |
|          |     Ui_1_fu_436     |    0    |    0    |    6    |
|----------|---------------------|---------|---------|---------|
|    shl   |    tmp_78_fu_512    |    0    |    0    |    40   |
|          |    tmp_81_fu_536    |    0    |    0    |    10   |
|----------|---------------------|---------|---------|---------|
|          |    tmp_52_fu_262    |    0    |    0    |    7    |
|          |    tmp_53_fu_268    |    0    |    0    |    7    |
|    sub   |    tmp_54_fu_274    |    0    |    0    |    7    |
|          |    tmp_58_fu_303    |    0    |    0    |    7    |
|          |    tmp_70_fu_464    |    0    |    0    |    7    |
|          |    tmp_74_fu_494    |    0    |    0    |    7    |
|----------|---------------------|---------|---------|---------|
|          |   exitcond3_fu_205  |    0    |    0    |    2    |
|          |     tmp_s_fu_217    |    0    |    0    |    2    |
|   icmp   |    tmp_43_fu_247    |    0    |    0    |    3    |
|          |   exitcond4_fu_348  |    0    |    0    |    2    |
|          |   exitcond_fu_397   |    0    |    0    |    2    |
|          |    tmp_68_fu_454    |    0    |    0    |    3    |
|----------|---------------------|---------|---------|---------|
|    mul   |      grp_fu_337     |    3    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   read   | b_V_read_read_fu_74 |    0    |    0    |    0    |
|          | a_V_read_read_fu_80 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |      tmp_fu_201     |    0    |    0    |    0    |
|          |    tmp_59_fu_309    |    0    |    0    |    0    |
|          |    tmp_60_fu_319    |    0    |    0    |    0    |
|          |    tmp_42_fu_343    |    0    |    0    |    0    |
|          |    tmp_45_fu_354    |    0    |    0    |    0    |
|          |    tmp_47_fu_365    |    0    |    0    |    0    |
|          |     r_V_4_fu_386    |    0    |    0    |    0    |
|   zext   |    tmp_49_fu_409    |    0    |    0    |    0    |
|          |   Li_cast1_fu_428   |    0    |    0    |    0    |
|          |    Li_cast_fu_432   |    0    |    0    |    0    |
|          |   Ui_1_cast_fu_442  |    0    |    0    |    0    |
|          |     loc_V_fu_450    |    0    |    0    |    0    |
|          |    tmp_69_fu_460    |    0    |    0    |    0    |
|          |    tmp_75_fu_500    |    0    |    0    |    0    |
|          |    tmp_76_fu_504    |    0    |    0    |    0    |
|          |    tmp_77_fu_508    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|   Lo_assign_fu_223  |    0    |    0    |    0    |
|          |      Li_fu_418      |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |    tmp_51_fu_253    |    0    |    0    |    0    |
|partselect|      r_V_fu_376     |    0    |    0    |    0    |
|          |    tmp_79_fu_518    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |    tmp_64_fu_333    |    0    |    0    |    0    |
|   trunc  |    tmp_66_fu_414    |    0    |    0    |    0    |
|          |    tmp_67_fu_446    |    0    |    0    |    0    |
|          |    tmp_65_fu_578    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|  partset |  p_Result_s_fu_582  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    3    |    0    |   1394  |
|----------|---------------------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |
+-----+--------+--------+--------+
| pp_V|    0   |   82   |    4   |
|pps_V|    0   |   82   |    4   |
+-----+--------+--------+--------+
|Total|    0   |   164  |    8   |
+-----+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  a_V_read_reg_594  |   71   |
|     i_1_reg_166    |    3   |
|     i_2_reg_189    |    3   |
|     i_5_reg_651    |    3   |
|     i_6_reg_608    |    3   |
|      i_reg_154     |    3   |
| p_Result_25_reg_674|   95   |
|  p_Val2_s_reg_177  |   95   |
| pp_V_addr_1_reg_646|    3   |
|  pp_V_addr_reg_623 |    3   |
|pps_V_addr_1_reg_641|    3   |
|pps_V_addr_3_reg_669|    3   |
|pps_V_addr_4_reg_664|    3   |
|   tmp_45_reg_636   |   64   |
|   tmp_50_reg_659   |    3   |
|   tmp_58_reg_613   |    7   |
|   tmp_61_reg_618   |   71   |
|   tmp_64_reg_628   |   41   |
|     tmp_reg_600    |   41   |
+--------------------+--------+
|        Total       |   518  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_93 |  p0  |   5  |   3  |   15   ||    3    |
| grp_access_fu_112 |  p0  |   8  |   3  |   24   ||    6    |
| grp_access_fu_112 |  p1  |   2  |  41  |   82   ||    41   |
|     i_reg_154     |  p0  |   2  |   3  |    6   ||    3    |
|  p_Val2_s_reg_177 |  p0  |   2  |  95  |   190  ||    95   |
|    i_2_reg_189    |  p0  |   2  |   3  |    6   ||    3    |
|     grp_fu_337    |  p0  |   2  |  41  |   82   ||    41   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   405  ||  11.733 ||   192   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |    -   |    0   |  1394  |
|   Memory  |    0   |    -   |    -   |   164  |    8   |
|Multiplexer|    -   |    -   |   11   |    -   |   192  |
|  Register |    -   |    -   |    -   |   518  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    3   |   11   |   682  |  1594  |
+-----------+--------+--------+--------+--------+--------+
