// Seed: 3532191074
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = 1 ? 1 : id_2 - id_6;
endmodule
module module_1;
  assign id_1 = 1;
  always @(posedge id_1 or posedge !id_1 - id_1) begin
    id_1 <= id_1;
    id_1 = #id_2 id_2;
    id_2 <= 1;
  end
  wire id_3;
  wire id_4;
  module_0(
      id_4, id_3, id_3, id_3, id_4, id_3, id_4
  );
endmodule
