{C:/Users/masha/OneDrive/Desktop/my verilog/myveriloglab4/jkflipflop/testbench/jk_tb.v} {1 {vlog -work work -stats=none {C:/Users/masha/OneDrive/Desktop/my verilog/myveriloglab4/jkflipflop/testbench/jk_tb.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module jk_tb

Top level modules:
	jk_tb

} {} {}} {C:/Users/masha/OneDrive/Desktop/my verilog/myveriloglab4/jkflipflop/RTLcode/jk.v} {1 {vlog -work work -stats=none {C:/Users/masha/OneDrive/Desktop/my verilog/myveriloglab4/jkflipflop/RTLcode/jk.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module jk

Top level modules:
	jk

} {} {}}
