# Reading D:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab8_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying D:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Github/ECE385/Final_Project {D:/Github/ECE385/Final_Project/vga_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:40 on Dec 11,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Github/ECE385/Final_Project" D:/Github/ECE385/Final_Project/vga_clk.v 
# -- Compiling module vga_clk
# 
# Top level modules:
# 	vga_clk
# End time: 23:51:40 on Dec 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Github/ECE385/Final_Project/db {D:/Github/ECE385/Final_Project/db/vga_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:40 on Dec 11,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Github/ECE385/Final_Project/db" D:/Github/ECE385/Final_Project/db/vga_clk_altpll.v 
# -- Compiling module vga_clk_altpll
# 
# Top level modules:
# 	vga_clk_altpll
# End time: 23:51:40 on Dec 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib lab8_soc
# ** Warning: (vlib-34) Library already exists at "lab8_soc".
# vmap lab8_soc lab8_soc
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap lab8_soc lab8_soc 
# Modifying D:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini
# vlog -vlog01compat -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/lab8_soc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:40 on Dec 11,2021
# vlog -reportprogress 300 -vlog01compat -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/lab8_soc.v 
# -- Compiling module lab8_soc
# 
# Top level modules:
# 	lab8_soc
# End time: 23:51:40 on Dec 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:41 on Dec 11,2021
# vlog -reportprogress 300 -vlog01compat -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 23:51:41 on Dec 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:41 on Dec 11,2021
# vlog -reportprogress 300 -vlog01compat -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 23:51:41 on Dec 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:41 on Dec 11,2021
# vlog -reportprogress 300 -vlog01compat -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v 
# -- Compiling module lab8_soc_mm_interconnect_0
# 
# Top level modules:
# 	lab8_soc_mm_interconnect_0
# End time: 23:51:41 on Dec 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:41 on Dec 11,2021
# vlog -reportprogress 300 -vlog01compat -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module lab8_soc_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	lab8_soc_mm_interconnect_0_avalon_st_adapter
# End time: 23:51:41 on Dec 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:41 on Dec 11,2021
# vlog -reportprogress 300 -vlog01compat -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 23:51:41 on Dec 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:41 on Dec 11,2021
# vlog -reportprogress 300 -vlog01compat -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v 
# -- Compiling module lab8_soc_sysid_qsys_0
# 
# Top level modules:
# 	lab8_soc_sysid_qsys_0
# End time: 23:51:42 on Dec 11,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:42 on Dec 11,2021
# vlog -reportprogress 300 -vlog01compat -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v 
# -- Compiling module lab8_soc_sdram_pll_dffpipe_l2c
# -- Compiling module lab8_soc_sdram_pll_stdsync_sv6
# -- Compiling module lab8_soc_sdram_pll_altpll_lqa2
# -- Compiling module lab8_soc_sdram_pll
# 
# Top level modules:
# 	lab8_soc_sdram_pll
# End time: 23:51:42 on Dec 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sdram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:42 on Dec 11,2021
# vlog -reportprogress 300 -vlog01compat -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sdram.v 
# -- Compiling module lab8_soc_sdram_input_efifo_module
# -- Compiling module lab8_soc_sdram
# 
# Top level modules:
# 	lab8_soc_sdram
# End time: 23:51:42 on Dec 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:42 on Dec 11,2021
# vlog -reportprogress 300 -vlog01compat -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v 
# -- Compiling module lab8_soc_otg_hpi_data
# 
# Top level modules:
# 	lab8_soc_otg_hpi_data
# End time: 23:51:42 on Dec 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:42 on Dec 11,2021
# vlog -reportprogress 300 -vlog01compat -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v 
# -- Compiling module lab8_soc_otg_hpi_cs
# 
# Top level modules:
# 	lab8_soc_otg_hpi_cs
# End time: 23:51:42 on Dec 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:42 on Dec 11,2021
# vlog -reportprogress 300 -vlog01compat -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v 
# -- Compiling module lab8_soc_otg_hpi_address
# 
# Top level modules:
# 	lab8_soc_otg_hpi_address
# End time: 23:51:43 on Dec 11,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:43 on Dec 11,2021
# vlog -reportprogress 300 -vlog01compat -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v 
# -- Compiling module lab8_soc_onchip_memory2_0
# 
# Top level modules:
# 	lab8_soc_onchip_memory2_0
# End time: 23:51:43 on Dec 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:43 on Dec 11,2021
# vlog -reportprogress 300 -vlog01compat -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v 
# -- Compiling module lab8_soc_nios2_gen2_0
# 
# Top level modules:
# 	lab8_soc_nios2_gen2_0
# End time: 23:51:43 on Dec 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:43 on Dec 11,2021
# vlog -reportprogress 300 -vlog01compat -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v 
# -- Compiling module lab8_soc_nios2_gen2_0_cpu_register_bank_a_module
# -- Compiling module lab8_soc_nios2_gen2_0_cpu_register_bank_b_module
# -- Compiling module lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug
# -- Compiling module lab8_soc_nios2_gen2_0_cpu_nios2_oci_break
# -- Compiling module lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk
# -- Compiling module lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk
# -- Compiling module lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace
# -- Compiling module lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode
# -- Compiling module lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace
# -- Compiling module lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo
# -- Compiling module lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib
# -- Compiling module lab8_soc_nios2_gen2_0_cpu_nios2_oci_im
# -- Compiling module lab8_soc_nios2_gen2_0_cpu_nios2_performance_monitors
# -- Compiling module lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg
# -- Compiling module lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module
# -- Compiling module lab8_soc_nios2_gen2_0_cpu_nios2_ocimem
# -- Compiling module lab8_soc_nios2_gen2_0_cpu_nios2_oci
# -- Compiling module lab8_soc_nios2_gen2_0_cpu
# 
# Top level modules:
# 	lab8_soc_nios2_gen2_0_cpu_nios2_performance_monitors
# 	lab8_soc_nios2_gen2_0_cpu
# End time: 23:51:43 on Dec 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:43 on Dec 11,2021
# vlog -reportprogress 300 -vlog01compat -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 
# -- Compiling module lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk
# End time: 23:51:44 on Dec 11,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:44 on Dec 11,2021
# vlog -reportprogress 300 -vlog01compat -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v 
# -- Compiling module lab8_soc_nios2_gen2_0_cpu_debug_slave_tck
# 
# Top level modules:
# 	lab8_soc_nios2_gen2_0_cpu_debug_slave_tck
# End time: 23:51:44 on Dec 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:44 on Dec 11,2021
# vlog -reportprogress 300 -vlog01compat -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 
# -- Compiling module lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper
# End time: 23:51:44 on Dec 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:44 on Dec 11,2021
# vlog -reportprogress 300 -vlog01compat -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v 
# -- Compiling module lab8_soc_nios2_gen2_0_cpu_test_bench
# 
# Top level modules:
# 	lab8_soc_nios2_gen2_0_cpu_test_bench
# End time: 23:51:44 on Dec 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_keycode1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:44 on Dec 11,2021
# vlog -reportprogress 300 -vlog01compat -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_keycode1.v 
# -- Compiling module lab8_soc_keycode1
# 
# Top level modules:
# 	lab8_soc_keycode1
# End time: 23:51:44 on Dec 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules {D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:44 on Dec 11,2021
# vlog -reportprogress 300 -vlog01compat -work lab8_soc "+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules" D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v 
# -- Compiling module lab8_soc_jtag_uart_0_sim_scfifo_w
# -- Compiling module lab8_soc_jtag_uart_0_scfifo_w
# -- Compiling module lab8_soc_jtag_uart_0_sim_scfifo_r
# -- Compiling module lab8_soc_jtag_uart_0_scfifo_r
# -- Compiling module lab8_soc_jtag_uart_0
# 
# Top level modules:
# 	lab8_soc_jtag_uart_0
# End time: 23:51:44 on Dec 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Github/ECE385/Final_Project {D:/Github/ECE385/Final_Project/hpi_io_intf.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:45 on Dec 11,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Github/ECE385/Final_Project" D:/Github/ECE385/Final_Project/hpi_io_intf.sv 
# -- Compiling module hpi_io_intf
# ** Error: D:/Github/ECE385/Final_Project/hpi_io_intf.sv(22): (vlog-2110) Illegal reference to net "OTG_ADDR".
# ** Error: D:/Github/ECE385/Final_Project/hpi_io_intf.sv(23): (vlog-2110) Illegal reference to net "OTG_RD_N".
# ** Error: D:/Github/ECE385/Final_Project/hpi_io_intf.sv(24): (vlog-2110) Illegal reference to net "OTG_WR_N".
# ** Error: D:/Github/ECE385/Final_Project/hpi_io_intf.sv(25): (vlog-2110) Illegal reference to net "OTG_CS_N".
# ** Error: D:/Github/ECE385/Final_Project/hpi_io_intf.sv(26): (vlog-2110) Illegal reference to net "OTG_RST_N".
# ** Error: D:/Github/ECE385/Final_Project/hpi_io_intf.sv(27): (vlog-2110) Illegal reference to net "from_sw_data_in".
# ** Error: D:/Github/ECE385/Final_Project/hpi_io_intf.sv(32): (vlog-2110) Illegal reference to net "OTG_ADDR".
# ** Error: D:/Github/ECE385/Final_Project/hpi_io_intf.sv(33): (vlog-2110) Illegal reference to net "OTG_RD_N".
# ** Error: D:/Github/ECE385/Final_Project/hpi_io_intf.sv(34): (vlog-2110) Illegal reference to net "OTG_WR_N".
# ** Error: D:/Github/ECE385/Final_Project/hpi_io_intf.sv(35): (vlog-2110) Illegal reference to net "OTG_CS_N".
# ** Error: D:/Github/ECE385/Final_Project/hpi_io_intf.sv(36): (vlog-2110) Illegal reference to net "OTG_RST_N".
# ** Error: D:/Github/ECE385/Final_Project/hpi_io_intf.sv(37): (vlog-2110) Illegal reference to net "from_sw_data_in".
# End time: 23:51:45 on Dec 11,2021, Elapsed time: 0:00:00
# Errors: 12, Warnings: 0
# ** Error: D:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./lab8_run_msim_rtl_verilog.do line 33
# D:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+D:/Github/ECE385/Final_Project {D:/Github/ECE385/Final_Project/hpi_io_intf.sv}"
