<profile>

<section name = "Vitis HLS Report for 'conv_w2_Pipeline_VITIS_LOOP_330_1'" level="0">
<item name = "Date">Thu Apr 18 02:53:07 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">mixed_conv_w2a8</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 1.443 ns, 0 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">7, 7, 70.000 ns, 70.000 ns, 7, 7, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_330_1">5, 5, 1, 1, 1, 5, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 59, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 198, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln330_fu_133_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln332_fu_139_p2">+, 0, 0, 39, 32, 32</column>
<column name="icmp_ln330_fu_127_p2">icmp, 0, 0, 8, 3, 3</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="i_fu_42">9, 2, 3, 6</column>
<column name="inputMapLineAddr_5_fu_58">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_fu_42">3, 0, 3, 0</column>
<column name="inputMapLineAddr_1_fu_50">32, 0, 32, 0</column>
<column name="inputMapLineAddr_2_fu_54">32, 0, 32, 0</column>
<column name="inputMapLineAddr_3_fu_62">32, 0, 32, 0</column>
<column name="inputMapLineAddr_4_fu_66">32, 0, 32, 0</column>
<column name="inputMapLineAddr_5_fu_58">32, 0, 32, 0</column>
<column name="inputMapLineAddr_fu_46">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv_w2_Pipeline_VITIS_LOOP_330_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv_w2_Pipeline_VITIS_LOOP_330_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv_w2_Pipeline_VITIS_LOOP_330_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv_w2_Pipeline_VITIS_LOOP_330_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv_w2_Pipeline_VITIS_LOOP_330_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv_w2_Pipeline_VITIS_LOOP_330_1, return value</column>
<column name="streamsPerInputLine">in, 32, ap_none, streamsPerInputLine, scalar</column>
<column name="inputMapLineAddr_4_out">out, 32, ap_vld, inputMapLineAddr_4_out, pointer</column>
<column name="inputMapLineAddr_4_out_ap_vld">out, 1, ap_vld, inputMapLineAddr_4_out, pointer</column>
<column name="inputMapLineAddr_3_out">out, 32, ap_vld, inputMapLineAddr_3_out, pointer</column>
<column name="inputMapLineAddr_3_out_ap_vld">out, 1, ap_vld, inputMapLineAddr_3_out, pointer</column>
<column name="inputMapLineAddr_2_out">out, 32, ap_vld, inputMapLineAddr_2_out, pointer</column>
<column name="inputMapLineAddr_2_out_ap_vld">out, 1, ap_vld, inputMapLineAddr_2_out, pointer</column>
<column name="inputMapLineAddr_1_out">out, 32, ap_vld, inputMapLineAddr_1_out, pointer</column>
<column name="inputMapLineAddr_1_out_ap_vld">out, 1, ap_vld, inputMapLineAddr_1_out, pointer</column>
<column name="inputMapLineAddr_out">out, 32, ap_vld, inputMapLineAddr_out, pointer</column>
<column name="inputMapLineAddr_out_ap_vld">out, 1, ap_vld, inputMapLineAddr_out, pointer</column>
</table>
</item>
</section>
</profile>
