Analysis & Synthesis report for alu
Mon Dec 04 18:56:25 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: Top-level Entity: |Top
 14. Parameter Settings for User Entity Instance: clk_divider:clk_div
 15. Parameter Settings for User Entity Instance: program_counter:PC
 16. Parameter Settings for User Entity Instance: adder:Adder1
 17. Parameter Settings for User Entity Instance: shifter:Shift_Left_1
 18. Parameter Settings for User Entity Instance: adder:Adder2
 19. Parameter Settings for User Entity Instance: mux_2:PC_Source
 20. Parameter Settings for User Entity Instance: I_memory:I_mem
 21. Parameter Settings for User Entity Instance: reg_file_3bus:Register_File
 22. Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|decoder:dec_a1
 23. Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|decoder:dec_a2
 24. Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|decoder:dec_a3
 25. Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[1].Reg
 26. Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[2].Reg
 27. Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[3].Reg
 28. Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[4].Reg
 29. Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[5].Reg
 30. Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[6].Reg
 31. Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[7].Reg
 32. Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[8].Reg
 33. Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[9].Reg
 34. Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[10].Reg
 35. Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[11].Reg
 36. Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[12].Reg
 37. Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[13].Reg
 38. Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[14].Reg
 39. Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[15].Reg
 40. Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[16].Reg
 41. Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[17].Reg
 42. Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[18].Reg
 43. Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[19].Reg
 44. Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[20].Reg
 45. Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[21].Reg
 46. Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[22].Reg
 47. Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[23].Reg
 48. Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[24].Reg
 49. Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[25].Reg
 50. Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[26].Reg
 51. Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[27].Reg
 52. Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[28].Reg
 53. Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[29].Reg
 54. Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[30].Reg
 55. Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[31].Reg
 56. Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|bus:Bus_1
 57. Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|bus:Bus_2
 58. Parameter Settings for User Entity Instance: mux_2:Alu_src
 59. Parameter Settings for User Entity Instance: alu:ALU
 60. Parameter Settings for User Entity Instance: D_memory:D_mem
 61. Parameter Settings for User Entity Instance: Sign_extender:Sign_Extender
 62. Parameter Settings for User Entity Instance: control_unit:Control_Unit
 63. Parameter Settings for User Entity Instance: control_unit:Control_Unit|main_rom:MAIN_ROM
 64. Parameter Settings for User Entity Instance: mux_2:Result_src
 65. Parameter Settings for Inferred Entity Instance: alu:ALU|lpm_mult:Mult0
 66. lpm_mult Parameter Settings by Entity Instance
 67. Port Connectivity Checks: "control_unit:Control_Unit|main_rom:MAIN_ROM"
 68. Port Connectivity Checks: "reg_file_3bus:Register_File|bus:Bus_2"
 69. Port Connectivity Checks: "reg_file_3bus:Register_File|bus:Bus_1"
 70. Port Connectivity Checks: "reg_file_3bus:Register_File|decoder:dec_a3"
 71. Port Connectivity Checks: "reg_file_3bus:Register_File|decoder:dec_a2"
 72. Port Connectivity Checks: "reg_file_3bus:Register_File|decoder:dec_a1"
 73. Port Connectivity Checks: "adder:Adder1"
 74. Port Connectivity Checks: "bin2bcd:unit2"
 75. Port Connectivity Checks: "bin2bcd:unit1"
 76. Post-Synthesis Netlist Statistics for Top Partition
 77. Elapsed Time Per Partition
 78. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Dec 04 18:56:25 2023       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; alu                                         ;
; Top-level Entity Name              ; Top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 7,990                                       ;
;     Total combinational functions  ; 3,862                                       ;
;     Dedicated logic registers      ; 4,232                                       ;
; Total registers                    ; 4232                                        ;
; Total pins                         ; 76                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; Top                ; alu                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                ; Off                ;                    ;
; Verilog Version                                                  ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                   ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------+---------+
; Sign_extender.sv                 ; yes             ; User SystemVerilog HDL File  ; D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Sign_extender.sv   ;         ;
; register.sv                      ; yes             ; User SystemVerilog HDL File  ; D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/register.sv        ;         ;
; program_counter.sv               ; yes             ; User SystemVerilog HDL File  ; D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/program_counter.sv ;         ;
; packages.sv                      ; yes             ; User SystemVerilog HDL File  ; D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/packages.sv        ;         ;
; mux_2.sv                         ; yes             ; User SystemVerilog HDL File  ; D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/mux_2.sv           ;         ;
; memory.sv                        ; yes             ; User SystemVerilog HDL File  ; D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/memory.sv          ;         ;
; alu.sv                           ; yes             ; User SystemVerilog HDL File  ; D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv             ;         ;
; I_memory.sv                      ; yes             ; User SystemVerilog HDL File  ; D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/I_memory.sv        ;         ;
; adder.sv                         ; yes             ; User SystemVerilog HDL File  ; D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/adder.sv           ;         ;
; main_rom.sv                      ; yes             ; User SystemVerilog HDL File  ; D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv        ;         ;
; control_unit.sv                  ; yes             ; User SystemVerilog HDL File  ; D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/control_unit.sv    ;         ;
; Top.sv                           ; yes             ; User SystemVerilog HDL File  ; D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv             ;         ;
; shifter.sv                       ; yes             ; User SystemVerilog HDL File  ; D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/shifter.sv         ;         ;
; reg_file_3bus.sv                 ; yes             ; User SystemVerilog HDL File  ; D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/reg_file_3bus.sv   ;         ;
; decoder.sv                       ; yes             ; User SystemVerilog HDL File  ; D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/decoder.sv         ;         ;
; bus.sv                           ; yes             ; User SystemVerilog HDL File  ; D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/bus.sv             ;         ;
; bin2bcd.sv                       ; yes             ; User SystemVerilog HDL File  ; D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/bin2bcd.sv         ;         ;
; ss.sv                            ; yes             ; User SystemVerilog HDL File  ; D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/ss.sv              ;         ;
; clk_divider.sv                   ; yes             ; User SystemVerilog HDL File  ; D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/clk_divider.sv     ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; d:/quartus_modelsim/quartus/libraries/megafunctions/lpm_mult.tdf                               ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; d:/quartus_modelsim/quartus/libraries/megafunctions/aglobal201.inc                             ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; d:/quartus_modelsim/quartus/libraries/megafunctions/lpm_add_sub.inc                            ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; d:/quartus_modelsim/quartus/libraries/megafunctions/multcore.inc                               ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; d:/quartus_modelsim/quartus/libraries/megafunctions/bypassff.inc                               ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; d:/quartus_modelsim/quartus/libraries/megafunctions/altshift.inc                               ;         ;
; db/mult_7dt.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/db/mult_7dt.tdf    ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                 ;
+---------------------------------------------+-------------------------------+
; Resource                                    ; Usage                         ;
+---------------------------------------------+-------------------------------+
; Estimated Total logic elements              ; 7,990                         ;
;                                             ;                               ;
; Total combinational functions               ; 3862                          ;
; Logic element usage by number of LUT inputs ;                               ;
;     -- 4 input functions                    ; 3495                          ;
;     -- 3 input functions                    ; 308                           ;
;     -- <=2 input functions                  ; 59                            ;
;                                             ;                               ;
; Logic elements by mode                      ;                               ;
;     -- normal mode                          ; 3697                          ;
;     -- arithmetic mode                      ; 165                           ;
;                                             ;                               ;
; Total registers                             ; 4232                          ;
;     -- Dedicated logic registers            ; 4232                          ;
;     -- I/O registers                        ; 0                             ;
;                                             ;                               ;
; I/O pins                                    ; 76                            ;
;                                             ;                               ;
; Embedded Multiplier 9-bit elements          ; 6                             ;
;                                             ;                               ;
; Maximum fan-out node                        ; clk_divider:clk_div|clock_out ;
; Maximum fan-out                             ; 4203                          ;
; Total fan-out                               ; 27960                         ;
; Average fan-out                             ; 3.39                          ;
+---------------------------------------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                         ;
+------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node         ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                        ; Entity Name     ; Library Name ;
+------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------+-----------------+--------------+
; |Top                               ; 3862 (25)           ; 4232 (0)                  ; 0           ; 6            ; 0       ; 3         ; 76   ; 0            ; |Top                                                       ; Top             ; work         ;
;    |D_memory:D_mem|                ; 2944 (2944)         ; 4096 (4096)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|D_memory:D_mem                                        ; D_memory        ; work         ;
;    |I_memory:I_mem|                ; 26 (26)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|I_memory:I_mem                                        ; I_memory        ; work         ;
;    |Sign_extender:Sign_Extender|   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|Sign_extender:Sign_Extender                           ; Sign_extender   ; work         ;
;    |adder:Adder1|                  ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|adder:Adder1                                          ; adder           ; work         ;
;    |adder:Adder2|                  ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|adder:Adder2                                          ; adder           ; work         ;
;    |alu:ALU|                       ; 294 (266)           ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |Top|alu:ALU                                               ; alu             ; work         ;
;       |lpm_mult:Mult0|             ; 28 (0)              ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |Top|alu:ALU|lpm_mult:Mult0                                ; lpm_mult        ; work         ;
;          |mult_7dt:auto_generated| ; 28 (28)             ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |Top|alu:ALU|lpm_mult:Mult0|mult_7dt:auto_generated        ; mult_7dt        ; work         ;
;    |bin2bcd:unit1|                 ; 24 (24)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|bin2bcd:unit1                                         ; bin2bcd         ; work         ;
;    |bin2bcd:unit2|                 ; 24 (24)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|bin2bcd:unit2                                         ; bin2bcd         ; work         ;
;    |bin2bcd:unit3|                 ; 111 (111)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|bin2bcd:unit3                                         ; bin2bcd         ; work         ;
;    |clk_divider:clk_div|           ; 43 (43)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|clk_divider:clk_div                                   ; clk_divider     ; work         ;
;    |control_unit:Control_Unit|     ; 19 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|control_unit:Control_Unit                             ; control_unit    ; work         ;
;       |main_rom:MAIN_ROM|          ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|control_unit:Control_Unit|main_rom:MAIN_ROM           ; main_rom        ; work         ;
;    |mux_2:Alu_src|                 ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|mux_2:Alu_src                                         ; mux_2           ; work         ;
;    |mux_2:Result_src|              ; 74 (74)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|mux_2:Result_src                                      ; mux_2           ; work         ;
;    |program_counter:PC|            ; 3 (3)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|program_counter:PC                                    ; program_counter ; work         ;
;    |reg_file_3bus:Register_File|   ; 138 (0)             ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|reg_file_3bus:Register_File                           ; reg_file_3bus   ; work         ;
;       |bus:Bus_1|                  ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|reg_file_3bus:Register_File|bus:Bus_1                 ; bus             ; work         ;
;       |bus:Bus_2|                  ; 69 (69)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|reg_file_3bus:Register_File|bus:Bus_2                 ; bus             ; work         ;
;       |decoder:dec_a3|             ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|reg_file_3bus:Register_File|decoder:dec_a3            ; decoder         ; work         ;
;       |register:REGISTERS[1].Reg|  ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|reg_file_3bus:Register_File|register:REGISTERS[1].Reg ; register        ; work         ;
;       |register:REGISTERS[2].Reg|  ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|reg_file_3bus:Register_File|register:REGISTERS[2].Reg ; register        ; work         ;
;       |register:REGISTERS[3].Reg|  ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|reg_file_3bus:Register_File|register:REGISTERS[3].Reg ; register        ; work         ;
;    |ss:segment0|                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|ss:segment0                                           ; ss              ; work         ;
;    |ss:segment1|                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|ss:segment1                                           ; ss              ; work         ;
;    |ss:segment2|                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|ss:segment2                                           ; ss              ; work         ;
;    |ss:segment3|                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|ss:segment3                                           ; ss              ; work         ;
;    |ss:segment4|                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|ss:segment4                                           ; ss              ; work         ;
;    |ss:segment5|                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|ss:segment5                                           ; ss              ; work         ;
;    |ss:segment6|                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|ss:segment6                                           ; ss              ; work         ;
;    |ss:segment7|                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top|ss:segment7                                           ; ss              ; work         ;
+------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                ;
+---------------------------------------------------------------------+---------------------------------------------+
; Register name                                                       ; Reason for Removal                          ;
+---------------------------------------------------------------------+---------------------------------------------+
; program_counter:PC|pc_out[0]                                        ; Stuck at GND due to stuck port data_in      ;
; reg_file_3bus:Register_File|register:REGISTERS[31].Reg|d_out[0..31] ; Stuck at GND due to stuck port clock_enable ;
; reg_file_3bus:Register_File|register:REGISTERS[30].Reg|d_out[0..31] ; Stuck at GND due to stuck port clock_enable ;
; reg_file_3bus:Register_File|register:REGISTERS[29].Reg|d_out[0..31] ; Stuck at GND due to stuck port clock_enable ;
; reg_file_3bus:Register_File|register:REGISTERS[28].Reg|d_out[0..31] ; Stuck at GND due to stuck port clock_enable ;
; reg_file_3bus:Register_File|register:REGISTERS[23].Reg|d_out[0..31] ; Stuck at GND due to stuck port clock_enable ;
; reg_file_3bus:Register_File|register:REGISTERS[22].Reg|d_out[0..31] ; Stuck at GND due to stuck port clock_enable ;
; reg_file_3bus:Register_File|register:REGISTERS[21].Reg|d_out[0..31] ; Stuck at GND due to stuck port clock_enable ;
; reg_file_3bus:Register_File|register:REGISTERS[20].Reg|d_out[0..31] ; Stuck at GND due to stuck port clock_enable ;
; reg_file_3bus:Register_File|register:REGISTERS[15].Reg|d_out[0..31] ; Stuck at GND due to stuck port clock_enable ;
; reg_file_3bus:Register_File|register:REGISTERS[14].Reg|d_out[0..31] ; Stuck at GND due to stuck port clock_enable ;
; reg_file_3bus:Register_File|register:REGISTERS[13].Reg|d_out[0..31] ; Stuck at GND due to stuck port clock_enable ;
; reg_file_3bus:Register_File|register:REGISTERS[12].Reg|d_out[0..31] ; Stuck at GND due to stuck port clock_enable ;
; reg_file_3bus:Register_File|register:REGISTERS[7].Reg|d_out[0..31]  ; Stuck at GND due to stuck port clock_enable ;
; reg_file_3bus:Register_File|register:REGISTERS[6].Reg|d_out[0..31]  ; Stuck at GND due to stuck port clock_enable ;
; reg_file_3bus:Register_File|register:REGISTERS[5].Reg|d_out[0..31]  ; Stuck at GND due to stuck port clock_enable ;
; reg_file_3bus:Register_File|register:REGISTERS[4].Reg|d_out[0..31]  ; Stuck at GND due to stuck port clock_enable ;
; reg_file_3bus:Register_File|register:REGISTERS[8].Reg|d_out[31]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[9].Reg|d_out[31]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[10].Reg|d_out[31]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[11].Reg|d_out[31]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[16].Reg|d_out[31]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[17].Reg|d_out[31]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[18].Reg|d_out[31]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[19].Reg|d_out[31]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[8].Reg|d_out[30]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[9].Reg|d_out[30]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[10].Reg|d_out[30]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[11].Reg|d_out[30]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[16].Reg|d_out[30]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[17].Reg|d_out[30]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[18].Reg|d_out[30]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[19].Reg|d_out[30]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[8].Reg|d_out[29]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[9].Reg|d_out[29]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[10].Reg|d_out[29]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[11].Reg|d_out[29]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[16].Reg|d_out[29]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[17].Reg|d_out[29]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[18].Reg|d_out[29]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[19].Reg|d_out[29]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[8].Reg|d_out[28]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[9].Reg|d_out[28]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[10].Reg|d_out[28]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[11].Reg|d_out[28]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[16].Reg|d_out[28]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[17].Reg|d_out[28]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[18].Reg|d_out[28]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[19].Reg|d_out[28]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[8].Reg|d_out[27]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[9].Reg|d_out[27]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[10].Reg|d_out[27]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[11].Reg|d_out[27]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[16].Reg|d_out[27]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[17].Reg|d_out[27]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[18].Reg|d_out[27]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[19].Reg|d_out[27]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[8].Reg|d_out[26]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[9].Reg|d_out[26]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[10].Reg|d_out[26]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[11].Reg|d_out[26]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[16].Reg|d_out[26]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[17].Reg|d_out[26]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[18].Reg|d_out[26]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[19].Reg|d_out[26]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[8].Reg|d_out[25]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[9].Reg|d_out[25]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[10].Reg|d_out[25]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[11].Reg|d_out[25]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[16].Reg|d_out[25]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[17].Reg|d_out[25]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[18].Reg|d_out[25]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[19].Reg|d_out[25]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[8].Reg|d_out[24]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[9].Reg|d_out[24]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[10].Reg|d_out[24]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[11].Reg|d_out[24]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[16].Reg|d_out[24]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[17].Reg|d_out[24]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[18].Reg|d_out[24]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[19].Reg|d_out[24]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[8].Reg|d_out[23]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[9].Reg|d_out[23]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[10].Reg|d_out[23]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[11].Reg|d_out[23]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[16].Reg|d_out[23]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[17].Reg|d_out[23]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[18].Reg|d_out[23]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[19].Reg|d_out[23]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[8].Reg|d_out[22]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[9].Reg|d_out[22]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[10].Reg|d_out[22]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[11].Reg|d_out[22]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[16].Reg|d_out[22]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[17].Reg|d_out[22]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[18].Reg|d_out[22]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[19].Reg|d_out[22]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[8].Reg|d_out[21]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[9].Reg|d_out[21]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[10].Reg|d_out[21]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[11].Reg|d_out[21]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[16].Reg|d_out[21]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[17].Reg|d_out[21]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[18].Reg|d_out[21]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[19].Reg|d_out[21]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[8].Reg|d_out[20]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[9].Reg|d_out[20]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[10].Reg|d_out[20]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[11].Reg|d_out[20]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[16].Reg|d_out[20]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[17].Reg|d_out[20]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[18].Reg|d_out[20]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[19].Reg|d_out[20]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[8].Reg|d_out[19]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[9].Reg|d_out[19]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[10].Reg|d_out[19]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[11].Reg|d_out[19]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[16].Reg|d_out[19]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[17].Reg|d_out[19]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[18].Reg|d_out[19]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[19].Reg|d_out[19]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[8].Reg|d_out[18]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[9].Reg|d_out[18]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[10].Reg|d_out[18]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[11].Reg|d_out[18]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[16].Reg|d_out[18]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[17].Reg|d_out[18]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[18].Reg|d_out[18]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[19].Reg|d_out[18]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[8].Reg|d_out[17]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[9].Reg|d_out[17]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[10].Reg|d_out[17]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[11].Reg|d_out[17]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[16].Reg|d_out[17]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[17].Reg|d_out[17]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[18].Reg|d_out[17]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[19].Reg|d_out[17]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[8].Reg|d_out[16]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[9].Reg|d_out[16]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[10].Reg|d_out[16]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[11].Reg|d_out[16]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[16].Reg|d_out[16]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[17].Reg|d_out[16]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[18].Reg|d_out[16]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[19].Reg|d_out[16]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[8].Reg|d_out[15]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[9].Reg|d_out[15]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[10].Reg|d_out[15]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[11].Reg|d_out[15]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[16].Reg|d_out[15]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[17].Reg|d_out[15]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[18].Reg|d_out[15]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[19].Reg|d_out[15]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[8].Reg|d_out[14]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[9].Reg|d_out[14]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[10].Reg|d_out[14]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[11].Reg|d_out[14]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[16].Reg|d_out[14]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[17].Reg|d_out[14]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[18].Reg|d_out[14]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[19].Reg|d_out[14]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[8].Reg|d_out[13]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[9].Reg|d_out[13]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[10].Reg|d_out[13]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[11].Reg|d_out[13]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[16].Reg|d_out[13]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[17].Reg|d_out[13]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[18].Reg|d_out[13]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[19].Reg|d_out[13]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[8].Reg|d_out[12]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[9].Reg|d_out[12]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[10].Reg|d_out[12]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[11].Reg|d_out[12]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[16].Reg|d_out[12]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[17].Reg|d_out[12]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[18].Reg|d_out[12]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[19].Reg|d_out[12]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[8].Reg|d_out[11]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[9].Reg|d_out[11]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[10].Reg|d_out[11]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[11].Reg|d_out[11]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[16].Reg|d_out[11]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[17].Reg|d_out[11]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[18].Reg|d_out[11]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[19].Reg|d_out[11]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[8].Reg|d_out[10]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[9].Reg|d_out[10]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[10].Reg|d_out[10]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[11].Reg|d_out[10]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[16].Reg|d_out[10]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[17].Reg|d_out[10]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[18].Reg|d_out[10]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[19].Reg|d_out[10]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[8].Reg|d_out[9]      ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[9].Reg|d_out[9]      ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[10].Reg|d_out[9]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[11].Reg|d_out[9]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[16].Reg|d_out[9]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[17].Reg|d_out[9]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[18].Reg|d_out[9]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[19].Reg|d_out[9]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[8].Reg|d_out[8]      ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[9].Reg|d_out[8]      ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[10].Reg|d_out[8]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[11].Reg|d_out[8]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[16].Reg|d_out[8]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[17].Reg|d_out[8]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[18].Reg|d_out[8]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[19].Reg|d_out[8]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[8].Reg|d_out[7]      ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[9].Reg|d_out[7]      ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[10].Reg|d_out[7]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[11].Reg|d_out[7]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[16].Reg|d_out[7]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[17].Reg|d_out[7]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[18].Reg|d_out[7]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[19].Reg|d_out[7]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[8].Reg|d_out[6]      ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[9].Reg|d_out[6]      ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[10].Reg|d_out[6]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[11].Reg|d_out[6]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[16].Reg|d_out[6]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[17].Reg|d_out[6]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[18].Reg|d_out[6]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[19].Reg|d_out[6]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[8].Reg|d_out[5]      ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[9].Reg|d_out[5]      ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[10].Reg|d_out[5]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[11].Reg|d_out[5]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[16].Reg|d_out[5]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[17].Reg|d_out[5]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[18].Reg|d_out[5]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[19].Reg|d_out[5]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[8].Reg|d_out[4]      ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[9].Reg|d_out[4]      ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[10].Reg|d_out[4]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[11].Reg|d_out[4]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[16].Reg|d_out[4]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[17].Reg|d_out[4]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[18].Reg|d_out[4]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[19].Reg|d_out[4]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[8].Reg|d_out[3]      ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[9].Reg|d_out[3]      ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[10].Reg|d_out[3]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[11].Reg|d_out[3]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[16].Reg|d_out[3]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[17].Reg|d_out[3]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[18].Reg|d_out[3]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[19].Reg|d_out[3]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[8].Reg|d_out[2]      ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[9].Reg|d_out[2]      ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[10].Reg|d_out[2]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[11].Reg|d_out[2]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[16].Reg|d_out[2]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[17].Reg|d_out[2]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[18].Reg|d_out[2]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[19].Reg|d_out[2]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[8].Reg|d_out[1]      ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[9].Reg|d_out[1]      ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[10].Reg|d_out[1]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[11].Reg|d_out[1]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[16].Reg|d_out[1]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[17].Reg|d_out[1]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[18].Reg|d_out[1]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[19].Reg|d_out[1]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[8].Reg|d_out[0]      ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[9].Reg|d_out[0]      ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[10].Reg|d_out[0]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[11].Reg|d_out[0]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[16].Reg|d_out[0]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[17].Reg|d_out[0]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[18].Reg|d_out[0]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[19].Reg|d_out[0]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[24].Reg|d_out[31]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[26].Reg|d_out[31]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[25].Reg|d_out[31]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[27].Reg|d_out[31]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[24].Reg|d_out[30]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[26].Reg|d_out[30]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[25].Reg|d_out[30]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[27].Reg|d_out[30]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[24].Reg|d_out[29]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[26].Reg|d_out[29]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[25].Reg|d_out[29]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[27].Reg|d_out[29]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[24].Reg|d_out[28]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[26].Reg|d_out[28]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[25].Reg|d_out[28]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[27].Reg|d_out[28]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[24].Reg|d_out[27]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[26].Reg|d_out[27]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[25].Reg|d_out[27]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[27].Reg|d_out[27]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[24].Reg|d_out[26]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[26].Reg|d_out[26]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[25].Reg|d_out[26]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[27].Reg|d_out[26]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[24].Reg|d_out[25]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[26].Reg|d_out[25]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[25].Reg|d_out[25]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[27].Reg|d_out[25]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[24].Reg|d_out[24]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[26].Reg|d_out[24]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[25].Reg|d_out[24]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[27].Reg|d_out[24]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[24].Reg|d_out[23]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[26].Reg|d_out[23]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[25].Reg|d_out[23]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[27].Reg|d_out[23]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[24].Reg|d_out[22]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[26].Reg|d_out[22]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[25].Reg|d_out[22]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[27].Reg|d_out[22]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[24].Reg|d_out[21]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[26].Reg|d_out[21]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[25].Reg|d_out[21]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[27].Reg|d_out[21]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[24].Reg|d_out[20]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[26].Reg|d_out[20]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[25].Reg|d_out[20]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[27].Reg|d_out[20]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[24].Reg|d_out[19]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[26].Reg|d_out[19]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[25].Reg|d_out[19]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[27].Reg|d_out[19]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[24].Reg|d_out[18]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[26].Reg|d_out[18]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[25].Reg|d_out[18]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[27].Reg|d_out[18]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[24].Reg|d_out[17]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[26].Reg|d_out[17]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[25].Reg|d_out[17]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[27].Reg|d_out[17]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[24].Reg|d_out[16]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[26].Reg|d_out[16]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[25].Reg|d_out[16]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[27].Reg|d_out[16]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[24].Reg|d_out[15]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[26].Reg|d_out[15]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[25].Reg|d_out[15]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[27].Reg|d_out[15]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[24].Reg|d_out[14]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[26].Reg|d_out[14]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[25].Reg|d_out[14]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[27].Reg|d_out[14]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[24].Reg|d_out[13]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[26].Reg|d_out[13]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[25].Reg|d_out[13]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[27].Reg|d_out[13]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[24].Reg|d_out[12]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[26].Reg|d_out[12]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[25].Reg|d_out[12]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[27].Reg|d_out[12]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[24].Reg|d_out[11]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[26].Reg|d_out[11]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[25].Reg|d_out[11]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[27].Reg|d_out[11]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[24].Reg|d_out[10]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[26].Reg|d_out[10]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[25].Reg|d_out[10]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[27].Reg|d_out[10]    ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[24].Reg|d_out[9]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[26].Reg|d_out[9]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[25].Reg|d_out[9]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[27].Reg|d_out[9]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[24].Reg|d_out[8]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[26].Reg|d_out[8]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[25].Reg|d_out[8]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[27].Reg|d_out[8]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[24].Reg|d_out[7]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[26].Reg|d_out[7]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[25].Reg|d_out[7]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[27].Reg|d_out[7]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[24].Reg|d_out[6]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[26].Reg|d_out[6]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[25].Reg|d_out[6]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[27].Reg|d_out[6]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[24].Reg|d_out[5]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[26].Reg|d_out[5]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[25].Reg|d_out[5]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[27].Reg|d_out[5]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[24].Reg|d_out[4]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[26].Reg|d_out[4]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[25].Reg|d_out[4]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[27].Reg|d_out[4]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[24].Reg|d_out[3]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[26].Reg|d_out[3]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[25].Reg|d_out[3]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[27].Reg|d_out[3]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[24].Reg|d_out[2]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[26].Reg|d_out[2]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[25].Reg|d_out[2]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[27].Reg|d_out[2]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[24].Reg|d_out[1]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[26].Reg|d_out[1]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[25].Reg|d_out[1]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[27].Reg|d_out[1]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[24].Reg|d_out[0]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[26].Reg|d_out[0]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[25].Reg|d_out[0]     ; Lost fanout                                 ;
; reg_file_3bus:Register_File|register:REGISTERS[27].Reg|d_out[0]     ; Lost fanout                                 ;
; program_counter:PC|pc_out[12..31]                                   ; Lost fanout                                 ;
; Total Number of Removed Registers = 917                             ;                                             ;
+---------------------------------------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                             ;
+------------------------------+---------------------------+--------------------------------------------------------------+
; Register name                ; Reason for Removal        ; Registers Removed due to This Register                       ;
+------------------------------+---------------------------+--------------------------------------------------------------+
; program_counter:PC|pc_out[0] ; Stuck at GND              ; program_counter:PC|pc_out[24], program_counter:PC|pc_out[25] ;
;                              ; due to stuck port data_in ;                                                              ;
+------------------------------+---------------------------+--------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4232  ;
; Number of registers using Synchronous Clear  ; 39    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4202  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |Top|program_counter:PC|pc_out[8]                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Top|D_memory:D_mem|mem                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Top|reg_file_3bus:Register_File|bus:Bus_1|bus_out[14] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |Top|D_memory:D_mem|Selector26                         ;
; 8:1                ; 32 bits   ; 160 LEs       ; 96 LEs               ; 64 LEs                 ; No         ; |Top|reg_file_3bus:Register_File|bus:Bus_2|bus_out[26] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |Top|reg_file_3bus:Register_File|decoder:dec_a3|out[3] ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |Top|mux_2:Result_src|out[25]                          ;
; 5:1                ; 24 bits   ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; No         ; |Top|D_memory:D_mem|mem                                ;
; 7:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |Top|D_memory:D_mem|Selector23                         ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |Top|mux_2:Result_src|out[14]                          ;
; 65:1               ; 31 bits   ; 1333 LEs      ; 93 LEs               ; 1240 LEs               ; No         ; |Top|alu:ALU|Selector15                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Top ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; Reg_size       ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_divider:clk_div ;
+----------------+------------------------------+------------------+
; Parameter Name ; Value                        ; Type             ;
+----------------+------------------------------+------------------+
; DIVISOR        ; 0000000001111010000100100000 ; Unsigned Binary  ;
+----------------+------------------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: program_counter:PC ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; Reg_size       ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder:Adder1 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; Bus_size       ; 32    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shifter:Shift_Left_1 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; Bus_size       ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder:Adder2 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; Bus_size       ; 32    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2:PC_Source ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; Input_size     ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I_memory:I_mem ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; Word_size      ; 32    ; Signed Integer                     ;
; Addr_bits      ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file_3bus:Register_File ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; Reg_size       ; 32    ; Signed Integer                                  ;
; Addr_bits      ; 5     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|decoder:dec_a1 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; Input_size     ; 5     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|decoder:dec_a2 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; Input_size     ; 5     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|decoder:dec_a3 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; Input_size     ; 5     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[1].Reg ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; Reg_size       ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[2].Reg ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; Reg_size       ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[3].Reg ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; Reg_size       ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[4].Reg ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; Reg_size       ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[5].Reg ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; Reg_size       ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[6].Reg ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; Reg_size       ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[7].Reg ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; Reg_size       ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[8].Reg ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; Reg_size       ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[9].Reg ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; Reg_size       ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[10].Reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; Reg_size       ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[11].Reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; Reg_size       ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[12].Reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; Reg_size       ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[13].Reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; Reg_size       ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[14].Reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; Reg_size       ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[15].Reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; Reg_size       ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[16].Reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; Reg_size       ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[17].Reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; Reg_size       ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[18].Reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; Reg_size       ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[19].Reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; Reg_size       ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[20].Reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; Reg_size       ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[21].Reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; Reg_size       ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[22].Reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; Reg_size       ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[23].Reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; Reg_size       ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[24].Reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; Reg_size       ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[25].Reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; Reg_size       ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[26].Reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; Reg_size       ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[27].Reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; Reg_size       ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[28].Reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; Reg_size       ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[29].Reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; Reg_size       ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[30].Reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; Reg_size       ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|register:REGISTERS[31].Reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; Reg_size       ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|bus:Bus_1 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; Bus_width      ; 32    ; Signed Integer                                            ;
; Bus_length     ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file_3bus:Register_File|bus:Bus_2 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; Bus_width      ; 32    ; Signed Integer                                            ;
; Bus_length     ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2:Alu_src ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; Input_size     ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:ALU ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; BUS_WIDTH      ; 32    ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: D_memory:D_mem ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; Word_size      ; 32    ; Signed Integer                     ;
; Addr_bits      ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sign_extender:Sign_Extender ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; Reg_size       ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control_unit:Control_Unit ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; rom_bits       ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control_unit:Control_Unit|main_rom:MAIN_ROM ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; Control_bits   ; 16    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2:Result_src ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; Input_size     ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:ALU|lpm_mult:Mult0             ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32           ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 64           ; Untyped             ;
; LPM_WIDTHR                                     ; 64           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                 ;
+---------------------------------------+------------------------+
; Name                                  ; Value                  ;
+---------------------------------------+------------------------+
; Number of entity instances            ; 1                      ;
; Entity Instance                       ; alu:ALU|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                     ;
;     -- LPM_WIDTHB                     ; 32                     ;
;     -- LPM_WIDTHP                     ; 64                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                     ;
;     -- USE_EAB                        ; OFF                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                     ;
+---------------------------------------+------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_unit:Control_Unit|main_rom:MAIN_ROM"                                                ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; ctrl_out[15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "reg_file_3bus:Register_File|bus:Bus_2" ;
+---------------+-------+----------+--------------------------------+
; Port          ; Type  ; Severity ; Details                        ;
+---------------+-------+----------+--------------------------------+
; data_lines[0] ; Input ; Info     ; Stuck at GND                   ;
+---------------+-------+----------+--------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "reg_file_3bus:Register_File|bus:Bus_1" ;
+---------------+-------+----------+--------------------------------+
; Port          ; Type  ; Severity ; Details                        ;
+---------------+-------+----------+--------------------------------+
; data_lines[0] ; Input ; Info     ; Stuck at GND                   ;
+---------------+-------+----------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_file_3bus:Register_File|decoder:dec_a3"                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; out[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_file_3bus:Register_File|decoder:dec_a2"                                                                                                                                         ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; en     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; en[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_file_3bus:Register_File|decoder:dec_a1"                                                                                                                                         ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; en     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; en[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "adder:Adder1"   ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; b[31..3] ; Input ; Info     ; Stuck at GND ;
; b[1..0]  ; Input ; Info     ; Stuck at GND ;
; b[2]     ; Input ; Info     ; Stuck at VCC ;
+----------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bin2bcd:unit2"                                                                                                                                      ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                       ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; bin        ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (14 bits) it drives.  Extra input bit(s) "bin[13..8]" will be connected to GND. ;
; bcd[15..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bin2bcd:unit1"                                                                                                                                      ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                       ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; bin        ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (14 bits) it drives.  Extra input bit(s) "bin[13..8]" will be connected to GND. ;
; bcd[15..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 76                          ;
; cycloneiii_ff         ; 4232                        ;
;     ENA               ; 4192                        ;
;     ENA SCLR          ; 10                          ;
;     SCLR              ; 29                          ;
;     plain             ; 1                           ;
; cycloneiii_lcell_comb ; 3870                        ;
;     arith             ; 165                         ;
;         2 data inputs ; 36                          ;
;         3 data inputs ; 129                         ;
;     normal            ; 3705                        ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 21                          ;
;         3 data inputs ; 179                         ;
;         4 data inputs ; 3495                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
;                       ;                             ;
; Max LUT depth         ; 38.30                       ;
; Average LUT depth     ; 20.93                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:10     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Dec 04 18:56:07 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RiscVprocessor -c alu
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file sign_extender.sv
    Info (12023): Found entity 1: Sign_extender File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Sign_extender.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file register.sv
    Info (12023): Found entity 1: register File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_file.sv
    Info (12023): Found entity 1: Reg_file File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Reg_file.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file program_counter.sv
    Info (12023): Found entity 1: program_counter File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/program_counter.sv Line: 2
Info (12021): Found 1 design units, including 0 entities, in source file packages.sv
    Info (12022): Found design unit 1: controls (SystemVerilog) File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/packages.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file mux_3.sv
    Info (12023): Found entity 1: mux_3 File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/mux_3.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mux_2.sv
    Info (12023): Found entity 1: mux_2 File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/mux_2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory.sv
    Info (12023): Found entity 1: D_memory File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/memory.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file alu_tb.sv
    Info (12023): Found entity 1: alu_tb File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu_tb.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file mem_tb.sv
    Info (12023): Found entity 1: mem_tb File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/mem_tb.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file sign_extend_tb.sv
    Info (12023): Found entity 1: sign_extend_tb File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/sign_extend_tb.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file regfile_tb.sv
    Info (12023): Found entity 1: Regfile_tb File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Regfile_tb.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file reg_tb.sv
    Info (12023): Found entity 1: reg_tb File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/reg_tb.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file pc_tb.sv
    Info (12023): Found entity 1: pc_tb File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/pc_tb.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file mux_3_tb.sv
    Info (12023): Found entity 1: mux_3_tb File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/mux_3_tb.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file mux_2_tb.sv
    Info (12023): Found entity 1: mux_2_tb File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/mux_2_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file i_memory.sv
    Info (12023): Found entity 1: I_memory File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/I_memory.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file imem_tb.sv
    Info (12023): Found entity 1: Imem_tb File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Imem_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder.sv
    Info (12023): Found entity 1: adder File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/adder.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file adder_tb.sv
    Info (12023): Found entity 1: adder_tb File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/adder_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file main_rom.sv
    Info (12023): Found entity 1: main_rom File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu_rom.sv
    Info (12023): Found entity 1: alu_rom File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu_rom.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file main_rom_tb.sv
    Info (12023): Found entity 1: main_rom_tb File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom_tb.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file alu_rom_tb.sv
    Info (12023): Found entity 1: alu_rom_tb File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu_rom_tb.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.sv
    Info (12023): Found entity 1: control_unit File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/control_unit.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file branch_rom.sv
    Info (12023): Found entity 1: branch_rom File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/branch_rom.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file control_unit_tb.sv
    Info (12023): Found entity 1: control_unit_tb File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/control_unit_tb.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file top.sv
    Info (12023): Found entity 1: Top File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file top_tb.sv
    Info (12023): Found entity 1: top_tb File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/top_tb.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file shifter.sv
    Info (12023): Found entity 1: shifter File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/shifter.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file shifter_tb.sv
    Info (12023): Found entity 1: shifter_tb File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/shifter_tb.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file reg_file_3bus.sv
    Info (12023): Found entity 1: reg_file_3bus File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/reg_file_3bus.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder.sv
    Info (12023): Found entity 1: decoder File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder_tb.sv
    Info (12023): Found entity 1: decoder_tb File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/decoder_tb.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file bus.sv
    Info (12023): Found entity 1: bus File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/bus.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file bus_tb.sv
    Info (12023): Found entity 1: bus_tb File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/bus_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sign_zero_extend.sv
    Info (12023): Found entity 1: sign_zero_extend File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/sign_zero_extend.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sign_zero_tb.sv
    Info (12023): Found entity 1: sign_zero_tb File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/sign_zero_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file bin2bcd.sv
    Info (12023): Found entity 1: bin2bcd File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/bin2bcd.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_bin2bcd.sv
    Info (12023): Found entity 1: tb_bin2bcd File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/tb_bin2bcd.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ss.sv
    Info (12023): Found entity 1: ss File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/ss.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clk_divider.sv
    Info (12023): Found entity 1: clk_divider File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/clk_divider.sv Line: 1
Info (12127): Elaborating entity "Top" for the top level hierarchy
Info (12128): Elaborating entity "clk_divider" for hierarchy "clk_divider:clk_div" File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv Line: 43
Info (12128): Elaborating entity "bin2bcd" for hierarchy "bin2bcd:unit1" File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv Line: 131
Warning (10230): Verilog HDL assignment warning at bin2bcd.sv(11): truncated value with size 32 to match size of target (4) File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/bin2bcd.sv Line: 11
Warning (10230): Verilog HDL assignment warning at bin2bcd.sv(12): truncated value with size 32 to match size of target (4) File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/bin2bcd.sv Line: 12
Warning (10230): Verilog HDL assignment warning at bin2bcd.sv(13): truncated value with size 32 to match size of target (4) File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/bin2bcd.sv Line: 13
Warning (10230): Verilog HDL assignment warning at bin2bcd.sv(14): truncated value with size 32 to match size of target (4) File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/bin2bcd.sv Line: 14
Info (12128): Elaborating entity "ss" for hierarchy "ss:segment0" File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv Line: 135
Info (12128): Elaborating entity "program_counter" for hierarchy "program_counter:PC" File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv Line: 159
Info (12128): Elaborating entity "adder" for hierarchy "adder:Adder1" File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv Line: 169
Info (12128): Elaborating entity "shifter" for hierarchy "shifter:Shift_Left_1" File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv Line: 178
Info (12128): Elaborating entity "mux_2" for hierarchy "mux_2:PC_Source" File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv Line: 202
Info (12128): Elaborating entity "I_memory" for hierarchy "I_memory:I_mem" File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv Line: 213
Warning (10030): Net "Imem[8..1023]" at I_memory.sv(17) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/I_memory.sv Line: 17
Info (12128): Elaborating entity "reg_file_3bus" for hierarchy "reg_file_3bus:Register_File" File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv Line: 232
Info (12128): Elaborating entity "decoder" for hierarchy "reg_file_3bus:Register_File|decoder:dec_a1" File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/reg_file_3bus.sv Line: 43
Info (12128): Elaborating entity "register" for hierarchy "reg_file_3bus:Register_File|register:REGISTERS[1].Reg" File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/reg_file_3bus.sv Line: 81
Info (12128): Elaborating entity "bus" for hierarchy "reg_file_3bus:Register_File|bus:Bus_1" File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/reg_file_3bus.sv Line: 103
Info (12128): Elaborating entity "alu" for hierarchy "alu:ALU" File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv Line: 260
Info (12128): Elaborating entity "D_memory" for hierarchy "D_memory:D_mem" File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv Line: 272
Info (12128): Elaborating entity "Sign_extender" for hierarchy "Sign_extender:Sign_Extender" File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv Line: 286
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:Control_Unit" File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv Line: 311
Info (12128): Elaborating entity "main_rom" for hierarchy "control_unit:Control_Unit|main_rom:MAIN_ROM" File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/control_unit.sv Line: 72
Warning (10030): Net "rom[2047..1940]" at main_rom.sv(15) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 15
Warning (10030): Net "rom[1938..1812]" at main_rom.sv(15) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 15
Warning (10030): Net "rom[1810..1764]" at main_rom.sv(15) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 15
Warning (10030): Net "rom[1762..1716]" at main_rom.sv(15) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 15
Warning (10030): Net "rom[1714..1684]" at main_rom.sv(15) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 15
Warning (10030): Net "rom[1682..1668]" at main_rom.sv(15) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 15
Warning (10030): Net "rom[1666..1636]" at main_rom.sv(15) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 15
Warning (10030): Net "rom[1634..1588]" at main_rom.sv(15) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 15
Warning (10030): Net "rom[1586..1556]" at main_rom.sv(15) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 15
Warning (10030): Net "rom[1554..1540]" at main_rom.sv(15) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 15
Warning (10030): Net "rom[1538..1428]" at main_rom.sv(15) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 15
Warning (10030): Net "rom[1426..1316]" at main_rom.sv(15) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 15
Warning (10030): Net "rom[1314..1300]" at main_rom.sv(15) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 15
Warning (10030): Net "rom[1298..1284]" at main_rom.sv(15) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 15
Warning (10030): Net "rom[1282..1252]" at main_rom.sv(15) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 15
Warning (10030): Net "rom[1250..1188]" at main_rom.sv(15) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 15
Warning (10030): Net "rom[1186..1172]" at main_rom.sv(15) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 15
Warning (10030): Net "rom[1170..1156]" at main_rom.sv(15) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 15
Warning (10030): Net "rom[1154..1124]" at main_rom.sv(15) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 15
Warning (10030): Net "rom[1122..1076]" at main_rom.sv(15) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 15
Warning (10030): Net "rom[1074..1060]" at main_rom.sv(15) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 15
Warning (10030): Net "rom[1058..1044]" at main_rom.sv(15) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 15
Warning (10030): Net "rom[1042..1028]" at main_rom.sv(15) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 15
Warning (10030): Net "rom[1026..948]" at main_rom.sv(15) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 15
Warning (10030): Net "rom[946..916]" at main_rom.sv(15) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 15
Warning (10030): Net "rom[914..820]" at main_rom.sv(15) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 15
Warning (10030): Net "rom[818..788]" at main_rom.sv(15) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 15
Warning (10030): Net "rom[786..740]" at main_rom.sv(15) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 15
Warning (10030): Net "rom[738..692]" at main_rom.sv(15) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 15
Warning (10030): Net "rom[690..660]" at main_rom.sv(15) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 15
Warning (10030): Net "rom[658..644]" at main_rom.sv(15) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 15
Warning (10030): Net "rom[642..612]" at main_rom.sv(15) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 15
Warning (10030): Net "rom[610..564]" at main_rom.sv(15) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 15
Warning (10030): Net "rom[562..532]" at main_rom.sv(15) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 15
Warning (10030): Net "rom[530..516]" at main_rom.sv(15) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 15
Warning (10030): Net "rom[514..436]" at main_rom.sv(15) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 15
Warning (10030): Net "rom[434..404]" at main_rom.sv(15) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 15
Warning (10030): Net "rom[402..308]" at main_rom.sv(15) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 15
Warning (10030): Net "rom[306..292]" at main_rom.sv(15) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 15
Warning (10030): Net "rom[290..276]" at main_rom.sv(15) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 15
Warning (10030): Net "rom[274..260]" at main_rom.sv(15) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 15
Warning (10030): Net "rom[258..228]" at main_rom.sv(15) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 15
Warning (10030): Net "rom[226..180]" at main_rom.sv(15) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 15
Warning (10030): Net "rom[178..164]" at main_rom.sv(15) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 15
Warning (10030): Net "rom[162..148]" at main_rom.sv(15) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 15
Warning (10030): Net "rom[146..132]" at main_rom.sv(15) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 15
Warning (10030): Net "rom[130..100]" at main_rom.sv(15) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 15
Warning (10030): Net "rom[98..52]" at main_rom.sv(15) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 15
Warning (10030): Net "rom[50..36]" at main_rom.sv(15) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 15
Warning (10030): Net "rom[34..20]" at main_rom.sv(15) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 15
Warning (10030): Net "rom[18..4]" at main_rom.sv(15) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 15
Warning (10030): Net "rom[2..0]" at main_rom.sv(15) has no driver or initial value, using a default initial value '0' File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv Line: 15
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_2|bus_out[31]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv Line: 73
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_2|bus_out[30]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv Line: 73
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_2|bus_out[29]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv Line: 73
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_2|bus_out[28]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv Line: 73
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_2|bus_out[27]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv Line: 73
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_2|bus_out[26]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv Line: 73
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_2|bus_out[25]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv Line: 73
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_2|bus_out[24]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv Line: 73
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_2|bus_out[23]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv Line: 73
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_2|bus_out[22]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv Line: 73
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_2|bus_out[21]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv Line: 73
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_2|bus_out[20]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv Line: 73
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_2|bus_out[19]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv Line: 73
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_2|bus_out[18]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv Line: 73
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_2|bus_out[17]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv Line: 73
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_2|bus_out[16]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv Line: 73
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_2|bus_out[15]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv Line: 73
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_2|bus_out[14]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv Line: 73
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_2|bus_out[13]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv Line: 73
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_2|bus_out[12]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv Line: 73
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_2|bus_out[11]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv Line: 73
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_2|bus_out[10]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv Line: 73
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_2|bus_out[9]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv Line: 73
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_2|bus_out[8]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv Line: 73
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_2|bus_out[7]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv Line: 73
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_2|bus_out[6]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv Line: 73
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_2|bus_out[5]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv Line: 73
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_2|bus_out[4]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv Line: 73
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_2|bus_out[3]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv Line: 73
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_2|bus_out[2]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv Line: 73
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_2|bus_out[1]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv Line: 73
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_2|bus_out[0]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv Line: 73
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_1|bus_out[31]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv Line: 26
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_1|bus_out[30]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv Line: 26
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_1|bus_out[29]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv Line: 26
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_1|bus_out[28]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv Line: 26
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_1|bus_out[27]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv Line: 26
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_1|bus_out[26]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv Line: 26
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_1|bus_out[25]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv Line: 26
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_1|bus_out[24]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv Line: 26
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_1|bus_out[23]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv Line: 26
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_1|bus_out[22]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv Line: 26
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_1|bus_out[21]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv Line: 26
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_1|bus_out[20]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv Line: 26
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_1|bus_out[19]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv Line: 26
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_1|bus_out[18]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv Line: 26
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_1|bus_out[17]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv Line: 26
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_1|bus_out[16]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv Line: 26
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_1|bus_out[15]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv Line: 26
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_1|bus_out[14]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv Line: 26
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_1|bus_out[13]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv Line: 26
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_1|bus_out[12]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv Line: 26
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_1|bus_out[11]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv Line: 26
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_1|bus_out[10]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv Line: 26
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_1|bus_out[9]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv Line: 26
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_1|bus_out[8]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv Line: 26
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_1|bus_out[7]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv Line: 26
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_1|bus_out[6]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv Line: 26
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_1|bus_out[5]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv Line: 26
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_1|bus_out[4]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv Line: 26
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_1|bus_out[3]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv Line: 26
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_1|bus_out[2]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv Line: 26
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_1|bus_out[1]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv Line: 26
    Warning (13048): Converted tri-state node "reg_file_3bus:Register_File|bus:Bus_1|bus_out[0]" into a selector File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv Line: 26
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "D_memory:D_mem|mem" is uninferred due to asynchronous read logic File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/memory.sv Line: 23
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "alu:ALU|Mult0" File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv Line: 36
Info (12130): Elaborated megafunction instantiation "alu:ALU|lpm_mult:Mult0" File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv Line: 36
Info (12133): Instantiated megafunction "alu:ALU|lpm_mult:Mult0" with the following parameter: File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv Line: 36
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/db/mult_7dt.tdf Line: 31
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "alu:ALU|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7" File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/db/mult_7dt.tdf Line: 67
        Warning (14320): Synthesized away node "alu:ALU|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8" File: D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/db/mult_7dt.tdf Line: 91
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 84 buffer(s)
    Info (13019): Ignored 84 SOFT buffer(s)
Info (286030): Timing-Driven Synthesis is running
Info (17049): 404 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 8136 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 56 output pins
    Info (21061): Implemented 8054 logic cells
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 128 warnings
    Info: Peak virtual memory: 4817 megabytes
    Info: Processing ended: Mon Dec 04 18:56:25 2023
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:16


