// Generated by CIRCT 42e53322a
module bsg_transpose_width_p1_els_p2(	// /tmp/tmp.ZQxsFmWcHq/12903_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_bsg_transpose_width_p1_els_p2.cleaned.mlir:2:3
  input  [1:0] i,	// /tmp/tmp.ZQxsFmWcHq/12903_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_bsg_transpose_width_p1_els_p2.cleaned.mlir:2:47
  output [1:0] o	// /tmp/tmp.ZQxsFmWcHq/12903_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_bsg_transpose_width_p1_els_p2.cleaned.mlir:2:60
);

  assign o = i;	// /tmp/tmp.ZQxsFmWcHq/12903_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_bsg_transpose_width_p1_els_p2.cleaned.mlir:3:5
endmodule

