Analysis & Synthesis report for FlappyBird
Mon May 13 14:45:31 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |FlappyBird|MOUSE:l|mouse_state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for char_rom:ch|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 18. Parameter Settings for User Entity Instance: pll:divider|pll_0002:pll_inst|altera_pll:altera_pll_i
 19. Parameter Settings for User Entity Instance: char_rom:ch|altsyncram:altsyncram_component
 20. Parameter Settings for Inferred Entity Instance: text_setter:t|lpm_divide:Div0
 21. Parameter Settings for Inferred Entity Instance: text_setter:t|lpm_divide:Mod0
 22. altsyncram Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "MOUSE:l"
 24. Port Connectivity Checks: "bird:avatar"
 25. Port Connectivity Checks: "pipes:pipe1"
 26. Port Connectivity Checks: "pll:divider"
 27. Post-Synthesis Netlist Statistics for Top Partition
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+---------------------------------+----------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon May 13 14:45:31 2024              ;
; Quartus Prime Version           ; 23.1std.0 Build 991 11/28/2023 SC Standard Edition ;
; Revision Name                   ; FlappyBird                                         ;
; Top-level Entity Name           ; FlappyBird                                         ;
; Family                          ; Cyclone V                                          ;
; Logic utilization (in ALMs)     ; N/A                                                ;
; Total registers                 ; 201                                                ;
; Total pins                      ; 24                                                 ;
; Total virtual pins              ; 0                                                  ;
; Total block memory bits         ; 4,096                                              ;
; Total DSP Blocks                ; 2                                                  ;
; Total HSSI RX PCSs              ; 0                                                  ;
; Total HSSI PMA RX Deserializers ; 0                                                  ;
; Total HSSI TX PCSs              ; 0                                                  ;
; Total HSSI PMA TX Serializers   ; 0                                                  ;
; Total PLLs                      ; 1                                                  ;
; Total DLLs                      ; 0                                                  ;
+---------------------------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; FlappyBird         ; FlappyBird         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                               ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------+---------+
; vga_sync.vhd                     ; yes             ; User VHDL File                         ; C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/vga_sync.vhd               ;         ;
; mouse.vhd                        ; yes             ; User VHDL File                         ; C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/mouse.vhd                  ;         ;
; char_rom.vhd                     ; yes             ; User VHDL File                         ; C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/char_rom.vhd               ;         ;
; FlappyBird.vhd                   ; yes             ; User VHDL File                         ; C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/FlappyBird.vhd             ;         ;
; pipes.vhd                        ; yes             ; User VHDL File                         ; C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/pipes.vhd                  ;         ;
; bird.vhd                         ; yes             ; User VHDL File                         ; C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/bird.vhd                   ;         ;
; pll.vhd                          ; yes             ; User Wizard-Generated File             ; C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/pll.vhd                    ; pll     ;
; pll/pll_0002.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/pll/pll_0002.v             ; pll     ;
; collision.vhd                    ; yes             ; User VHDL File                         ; C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/collision.vhd              ;         ;
; enable_handle.vhd                ; yes             ; User VHDL File                         ; C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/enable_handle.vhd          ;         ;
; text_setter.vhd                  ; yes             ; User VHDL File                         ; C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/text_setter.vhd            ;         ;
; score_check.vhd                  ; yes             ; User VHDL File                         ; C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/score_check.vhd            ;         ;
; altera_pll.v                     ; yes             ; Megafunction                           ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_pll.v                                            ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf                                          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_mux.inc                                             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_decode.inc                                          ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                           ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/aglobal231.inc                                          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                           ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/altrom.inc                                              ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/altram.inc                                              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/altdpram.inc                                            ;         ;
; db/altsyncram_d5g1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/db/altsyncram_d5g1.tdf     ;         ;
; tcgrom.mif                       ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/tcgrom.mif                 ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_divide.tdf                                          ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                           ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/abs_divider.inc                                         ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                           ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/sign_div_unsign.inc                                     ;         ;
; db/lpm_divide_3am.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/db/lpm_divide_3am.tdf      ;         ;
; db/sign_div_unsign_9kh.tdf       ; yes             ; Auto-Generated Megafunction            ; C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/db/sign_div_unsign_9kh.tdf ;         ;
; db/alt_u_div_ose.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/db/alt_u_div_ose.tdf       ;         ;
; db/lpm_divide_82m.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/db/lpm_divide_82m.tdf      ;         ;
; db/sign_div_unsign_bkh.tdf       ; yes             ; Auto-Generated Megafunction            ; C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/db/sign_div_unsign_bkh.tdf ;         ;
; db/alt_u_div_sse.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/db/alt_u_div_sse.tdf       ;         ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                        ;
+---------------------------------------------+----------------------------------------------------------------------+
; Resource                                    ; Usage                                                                ;
+---------------------------------------------+----------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 305                                                                  ;
;                                             ;                                                                      ;
; Combinational ALUT usage for logic          ; 496                                                                  ;
;     -- 7 input functions                    ; 6                                                                    ;
;     -- 6 input functions                    ; 101                                                                  ;
;     -- 5 input functions                    ; 56                                                                   ;
;     -- 4 input functions                    ; 49                                                                   ;
;     -- <=3 input functions                  ; 284                                                                  ;
;                                             ;                                                                      ;
; Dedicated logic registers                   ; 201                                                                  ;
;                                             ;                                                                      ;
; I/O pins                                    ; 24                                                                   ;
; Total MLAB memory bits                      ; 0                                                                    ;
; Total block memory bits                     ; 4096                                                                 ;
;                                             ;                                                                      ;
; Total DSP Blocks                            ; 2                                                                    ;
;                                             ;                                                                      ;
; Total PLLs                                  ; 1                                                                    ;
;     -- PLLs                                 ; 1                                                                    ;
;                                             ;                                                                      ;
; Maximum fan-out node                        ; pll:divider|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 91                                                                   ;
; Total fan-out                               ; 2489                                                                 ;
; Average fan-out                             ; 3.28                                                                 ;
+---------------------------------------------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                 ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                       ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |FlappyBird                               ; 496 (0)             ; 201 (0)                   ; 4096              ; 2          ; 24   ; 0            ; |FlappyBird                                                                                                               ; FlappyBird          ; work         ;
;    |MOUSE:l|                              ; 50 (50)             ; 63 (63)                   ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|MOUSE:l                                                                                                       ; MOUSE               ; work         ;
;    |VGA_SYNC:vga|                         ; 42 (42)             ; 48 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|VGA_SYNC:vga                                                                                                  ; VGA_SYNC            ; work         ;
;    |bird:avatar|                          ; 96 (96)             ; 47 (47)                   ; 0                 ; 2          ; 0    ; 0            ; |FlappyBird|bird:avatar                                                                                                   ; bird                ; work         ;
;    |char_rom:ch|                          ; 2 (2)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |FlappyBird|char_rom:ch                                                                                                   ; char_rom            ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |FlappyBird|char_rom:ch|altsyncram:altsyncram_component                                                                   ; altsyncram          ; work         ;
;          |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |FlappyBird|char_rom:ch|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated                                    ; altsyncram_d5g1     ; work         ;
;    |collision:c|                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|collision:c                                                                                                   ; collision           ; work         ;
;    |enable_handle:e|                      ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|enable_handle:e                                                                                               ; enable_handle       ; work         ;
;    |pipes:pipe1|                          ; 152 (152)           ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|pipes:pipe1                                                                                                   ; pipes               ; work         ;
;    |pll:divider|                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|pll:divider                                                                                                   ; pll                 ; pll          ;
;       |pll_0002:pll_inst|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|pll:divider|pll_0002:pll_inst                                                                                 ; pll_0002            ; pll          ;
;          |altera_pll:altera_pll_i|        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|pll:divider|pll_0002:pll_inst|altera_pll:altera_pll_i                                                         ; altera_pll          ; work         ;
;    |score_check:sc|                       ; 47 (47)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|score_check:sc                                                                                                ; score_check         ; work         ;
;    |text_setter:t|                        ; 105 (48)            ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|text_setter:t                                                                                                 ; text_setter         ; work         ;
;       |lpm_divide:Div0|                   ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|text_setter:t|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_3am:auto_generated|  ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|text_setter:t|lpm_divide:Div0|lpm_divide_3am:auto_generated                                                   ; lpm_divide_3am      ; work         ;
;             |sign_div_unsign_9kh:divider| ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|text_setter:t|lpm_divide:Div0|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;                |alt_u_div_ose:divider|    ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|text_setter:t|lpm_divide:Div0|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;       |lpm_divide:Mod0|                   ; 30 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|text_setter:t|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_82m:auto_generated|  ; 30 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|text_setter:t|lpm_divide:Mod0|lpm_divide_82m:auto_generated                                                   ; lpm_divide_82m      ; work         ;
;             |sign_div_unsign_bkh:divider| ; 30 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|text_setter:t|lpm_divide:Mod0|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_sse:divider|    ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|text_setter:t|lpm_divide:Mod0|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider ; alt_u_div_sse       ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                    ;
+---------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------+
; Name                                                                                  ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF        ;
+---------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------+
; char_rom:ch|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif ;
+---------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------+


+----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary ;
+-------------------------------+--------------+
; Statistic                     ; Number Used  ;
+-------------------------------+--------------+
; Two Independent 18x18         ; 2            ;
; Total number of DSP blocks    ; 2            ;
;                               ;              ;
; Fixed Point Signed Multiplier ; 2            ;
+-------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                     ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------+
; Altera ; altera_pll   ; 18.1    ; N/A          ; N/A          ; |FlappyBird|pll:divider ; pll.vhd         ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FlappyBird|MOUSE:l|mouse_state                                                                                                                                                         ;
+-------------------------------+---------------------------+--------------------------+-------------------------------+---------------------------+--------------------------+---------------------------+
; Name                          ; mouse_state.INPUT_PACKETS ; mouse_state.WAIT_CMD_ACK ; mouse_state.WAIT_OUTPUT_READY ; mouse_state.LOAD_COMMAND2 ; mouse_state.LOAD_COMMAND ; mouse_state.INHIBIT_TRANS ;
+-------------------------------+---------------------------+--------------------------+-------------------------------+---------------------------+--------------------------+---------------------------+
; mouse_state.INHIBIT_TRANS     ; 0                         ; 0                        ; 0                             ; 0                         ; 0                        ; 0                         ;
; mouse_state.LOAD_COMMAND      ; 0                         ; 0                        ; 0                             ; 0                         ; 1                        ; 1                         ;
; mouse_state.LOAD_COMMAND2     ; 0                         ; 0                        ; 0                             ; 1                         ; 0                        ; 1                         ;
; mouse_state.WAIT_OUTPUT_READY ; 0                         ; 0                        ; 1                             ; 0                         ; 0                        ; 1                         ;
; mouse_state.WAIT_CMD_ACK      ; 0                         ; 1                        ; 0                             ; 0                         ; 0                        ; 1                         ;
; mouse_state.INPUT_PACKETS     ; 1                         ; 0                        ; 0                             ; 0                         ; 0                        ; 1                         ;
+-------------------------------+---------------------------+--------------------------+-------------------------------+---------------------------+--------------------------+---------------------------+


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+-----------------------------------------+--------------------------------------------+
; Register name                           ; Reason for Removal                         ;
+-----------------------------------------+--------------------------------------------+
; MOUSE:l|CHAROUT[4..7]                   ; Stuck at VCC due to stuck port data_in     ;
; MOUSE:l|CHAROUT[3]                      ; Stuck at GND due to stuck port data_in     ;
; MOUSE:l|CHAROUT[2]                      ; Stuck at VCC due to stuck port data_in     ;
; MOUSE:l|CHAROUT[0,1]                    ; Stuck at GND due to stuck port data_in     ;
; MOUSE:l|SHIFTOUT[10]                    ; Stuck at VCC due to stuck port data_in     ;
; pipes:pipe1|pipe_x_pos3[0,1]            ; Stuck at GND due to stuck port data_in     ;
; pipes:pipe1|pipe_x_pos[0]               ; Stuck at GND due to stuck port data_in     ;
; pipes:pipe1|pipe_x_pos2[0,1]            ; Stuck at GND due to stuck port data_in     ;
; pipes:pipe1|pipe_x_pos[1]               ; Stuck at GND due to stuck port data_in     ;
; enable_handle:e|hold_enable             ; Merged with enable_handle:e|count          ;
; bird:avatar|bird_y_motion[4..9]         ; Merged with bird:avatar|bird_y_motion[2]   ;
; score_check:sc|pipe_count1[1..9,11..31] ; Merged with score_check:sc|pipe_count1[10] ;
; score_check:sc|pipe_count2[1..9,11..31] ; Merged with score_check:sc|pipe_count2[10] ;
; score_check:sc|pipe_count3[1..9,11..31] ; Merged with score_check:sc|pipe_count3[10] ;
; score_check:sc|pipe_count3[10]          ; Stuck at GND due to stuck port data_in     ;
; score_check:sc|pipe_count2[10]          ; Stuck at GND due to stuck port data_in     ;
; score_check:sc|pipe_count1[10]          ; Stuck at GND due to stuck port data_in     ;
; bird:avatar|bird_y_motion[3]            ; Stuck at GND due to stuck port data_in     ;
; VGA_SYNC:vga|pixel_row[9]               ; Stuck at GND due to stuck port data_in     ;
; Total Number of Removed Registers = 117 ;                                            ;
+-----------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                     ;
+----------------------------+---------------------------+----------------------------------------+
; Register name              ; Reason for Removal        ; Registers Removed due to This Register ;
+----------------------------+---------------------------+----------------------------------------+
; pipes:pipe1|pipe_x_pos3[1] ; Stuck at GND              ; score_check:sc|pipe_count3[10]         ;
;                            ; due to stuck port data_in ;                                        ;
; pipes:pipe1|pipe_x_pos[0]  ; Stuck at GND              ; score_check:sc|pipe_count1[10]         ;
;                            ; due to stuck port data_in ;                                        ;
; pipes:pipe1|pipe_x_pos2[0] ; Stuck at GND              ; score_check:sc|pipe_count2[10]         ;
;                            ; due to stuck port data_in ;                                        ;
+----------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 201   ;
; Number of registers using Synchronous Clear  ; 52    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 16    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 148   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; pipes:pipe1|pipe_x_pos[9]               ; 6       ;
; pipes:pipe1|pipe_x_pos[4]               ; 6       ;
; pipes:pipe1|pipe_x_pos[3]               ; 5       ;
; pipes:pipe1|pipe_x_pos[6]               ; 6       ;
; pipes:pipe1|pipe_x_pos3[3]              ; 5       ;
; pipes:pipe1|pipe_x_pos3[9]              ; 6       ;
; pipes:pipe1|pipe_x_pos3[8]              ; 6       ;
; pipes:pipe1|pipe_x_pos3[6]              ; 6       ;
; pipes:pipe1|pipe_x_pos2[3]              ; 5       ;
; pipes:pipe1|pipe_x_pos2[8]              ; 6       ;
; pipes:pipe1|pipe_x_pos2[6]              ; 6       ;
; pipes:pipe1|pipe_x_pos2[5]              ; 5       ;
; bird:avatar|bird_y_pos[3]               ; 2       ;
; bird:avatar|bird_y_pos[6]               ; 2       ;
; bird:avatar|bird_y_pos[7]               ; 2       ;
; MOUSE:l|send_char                       ; 3       ;
; bird:avatar|bird_y_motion[0]            ; 1       ;
; MOUSE:l|SHIFTOUT[3]                     ; 1       ;
; MOUSE:l|SHIFTOUT[5]                     ; 1       ;
; MOUSE:l|SHIFTOUT[6]                     ; 1       ;
; MOUSE:l|SHIFTOUT[7]                     ; 1       ;
; MOUSE:l|SHIFTOUT[8]                     ; 1       ;
; Total number of inverted registers = 22 ;         ;
+-----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |FlappyBird|VGA_SYNC:vga|v_count[7]              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FlappyBird|bird:avatar|bird_y_motion[2]         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |FlappyBird|bird:avatar|counter[1]               ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |FlappyBird|text_setter:t|s_character_address[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for char_rom:ch|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:divider|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------+
; Parameter Name                       ; Value                  ; Type                               ;
+--------------------------------------+------------------------+------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                             ;
; fractional_vco_multiplier            ; false                  ; String                             ;
; pll_type                             ; General                ; String                             ;
; pll_subtype                          ; General                ; String                             ;
; number_of_clocks                     ; 1                      ; Signed Integer                     ;
; operation_mode                       ; direct                 ; String                             ;
; deserialization_factor               ; 4                      ; Signed Integer                     ;
; data_rate                            ; 0                      ; Signed Integer                     ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                     ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                             ;
; phase_shift0                         ; 0 ps                   ; String                             ;
; duty_cycle0                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency1              ; 0 MHz                  ; String                             ;
; phase_shift1                         ; 0 ps                   ; String                             ;
; duty_cycle1                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency2              ; 0 MHz                  ; String                             ;
; phase_shift2                         ; 0 ps                   ; String                             ;
; duty_cycle2                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency3              ; 0 MHz                  ; String                             ;
; phase_shift3                         ; 0 ps                   ; String                             ;
; duty_cycle3                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency4              ; 0 MHz                  ; String                             ;
; phase_shift4                         ; 0 ps                   ; String                             ;
; duty_cycle4                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency5              ; 0 MHz                  ; String                             ;
; phase_shift5                         ; 0 ps                   ; String                             ;
; duty_cycle5                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency6              ; 0 MHz                  ; String                             ;
; phase_shift6                         ; 0 ps                   ; String                             ;
; duty_cycle6                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency7              ; 0 MHz                  ; String                             ;
; phase_shift7                         ; 0 ps                   ; String                             ;
; duty_cycle7                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency8              ; 0 MHz                  ; String                             ;
; phase_shift8                         ; 0 ps                   ; String                             ;
; duty_cycle8                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency9              ; 0 MHz                  ; String                             ;
; phase_shift9                         ; 0 ps                   ; String                             ;
; duty_cycle9                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency10             ; 0 MHz                  ; String                             ;
; phase_shift10                        ; 0 ps                   ; String                             ;
; duty_cycle10                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency11             ; 0 MHz                  ; String                             ;
; phase_shift11                        ; 0 ps                   ; String                             ;
; duty_cycle11                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency12             ; 0 MHz                  ; String                             ;
; phase_shift12                        ; 0 ps                   ; String                             ;
; duty_cycle12                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency13             ; 0 MHz                  ; String                             ;
; phase_shift13                        ; 0 ps                   ; String                             ;
; duty_cycle13                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency14             ; 0 MHz                  ; String                             ;
; phase_shift14                        ; 0 ps                   ; String                             ;
; duty_cycle14                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency15             ; 0 MHz                  ; String                             ;
; phase_shift15                        ; 0 ps                   ; String                             ;
; duty_cycle15                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency16             ; 0 MHz                  ; String                             ;
; phase_shift16                        ; 0 ps                   ; String                             ;
; duty_cycle16                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency17             ; 0 MHz                  ; String                             ;
; phase_shift17                        ; 0 ps                   ; String                             ;
; duty_cycle17                         ; 50                     ; Signed Integer                     ;
; clock_name_0                         ;                        ; String                             ;
; clock_name_1                         ;                        ; String                             ;
; clock_name_2                         ;                        ; String                             ;
; clock_name_3                         ;                        ; String                             ;
; clock_name_4                         ;                        ; String                             ;
; clock_name_5                         ;                        ; String                             ;
; clock_name_6                         ;                        ; String                             ;
; clock_name_7                         ;                        ; String                             ;
; clock_name_8                         ;                        ; String                             ;
; clock_name_global_0                  ; false                  ; String                             ;
; clock_name_global_1                  ; false                  ; String                             ;
; clock_name_global_2                  ; false                  ; String                             ;
; clock_name_global_3                  ; false                  ; String                             ;
; clock_name_global_4                  ; false                  ; String                             ;
; clock_name_global_5                  ; false                  ; String                             ;
; clock_name_global_6                  ; false                  ; String                             ;
; clock_name_global_7                  ; false                  ; String                             ;
; clock_name_global_8                  ; false                  ; String                             ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                     ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                     ;
; m_cnt_bypass_en                      ; false                  ; String                             ;
; m_cnt_odd_div_duty_en                ; false                  ; String                             ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                     ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                     ;
; n_cnt_bypass_en                      ; false                  ; String                             ;
; n_cnt_odd_div_duty_en                ; false                  ; String                             ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en0                     ; false                  ; String                             ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                             ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en1                     ; false                  ; String                             ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                             ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en2                     ; false                  ; String                             ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                             ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en3                     ; false                  ; String                             ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                             ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en4                     ; false                  ; String                             ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                             ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en5                     ; false                  ; String                             ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                             ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en6                     ; false                  ; String                             ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                             ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en7                     ; false                  ; String                             ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                             ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en8                     ; false                  ; String                             ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                             ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en9                     ; false                  ; String                             ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                             ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en10                    ; false                  ; String                             ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                             ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en11                    ; false                  ; String                             ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                             ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en12                    ; false                  ; String                             ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                             ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en13                    ; false                  ; String                             ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                             ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en14                    ; false                  ; String                             ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                             ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en15                    ; false                  ; String                             ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                             ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en16                    ; false                  ; String                             ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                             ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en17                    ; false                  ; String                             ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                             ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                     ;
; pll_vco_div                          ; 1                      ; Signed Integer                     ;
; pll_slf_rst                          ; false                  ; String                             ;
; pll_bw_sel                           ; low                    ; String                             ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                             ;
; pll_cp_current                       ; 0                      ; Signed Integer                     ;
; pll_bwctrl                           ; 0                      ; Signed Integer                     ;
; pll_fractional_division              ; 1                      ; Signed Integer                     ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                     ;
; pll_dsm_out_sel                      ; 1st_order              ; String                             ;
; mimic_fbclk_type                     ; gclk                   ; String                             ;
; pll_fbclk_mux_1                      ; glb                    ; String                             ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                             ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                             ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                     ;
; refclk1_frequency                    ; 0 MHz                  ; String                             ;
; pll_clkin_0_src                      ; clk_0                  ; String                             ;
; pll_clkin_1_src                      ; clk_0                  ; String                             ;
; pll_clk_loss_sw_en                   ; false                  ; String                             ;
; pll_auto_clk_sw_en                   ; false                  ; String                             ;
; pll_manu_clk_sw_en                   ; false                  ; String                             ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                     ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                             ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                             ;
+--------------------------------------+------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: char_rom:ch|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 8                    ; Signed Integer               ;
; WIDTHAD_A                          ; 9                    ; Signed Integer               ;
; NUMWORDS_A                         ; 512                  ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: text_setter:t|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                              ;
; LPM_WIDTHD             ; 4              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_3am ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: text_setter:t|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                              ;
; LPM_WIDTHD             ; 6              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                        ;
+-------------------------------------------+---------------------------------------------+
; Name                                      ; Value                                       ;
+-------------------------------------------+---------------------------------------------+
; Number of entity instances                ; 1                                           ;
; Entity Instance                           ; char_rom:ch|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 8                                           ;
;     -- NUMWORDS_A                         ; 512                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
+-------------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MOUSE:l"                                                                                           ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; reset               ; Input  ; Info     ; Stuck at GND                                                                        ;
; right_button        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mouse_cursor_row    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mouse_cursor_column ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bird:avatar"                                                                         ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; green ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; blue  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipes:pipe1"                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; red  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:divider"                                                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; rst    ; Input  ; Info     ; Stuck at GND                                                                        ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 201                         ;
;     CLR               ; 1                           ;
;     ENA               ; 91                          ;
;     ENA CLR           ; 15                          ;
;     ENA SCLR          ; 42                          ;
;     SCLR              ; 10                          ;
;     plain             ; 42                          ;
; arriav_io_obuf        ; 2                           ;
; arriav_lcell_comb     ; 497                         ;
;     arith             ; 214                         ;
;         0 data inputs ; 9                           ;
;         1 data inputs ; 158                         ;
;         2 data inputs ; 34                          ;
;         3 data inputs ; 10                          ;
;         4 data inputs ; 3                           ;
;     extend            ; 6                           ;
;         7 data inputs ; 6                           ;
;     normal            ; 257                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 22                          ;
;         3 data inputs ; 22                          ;
;         4 data inputs ; 46                          ;
;         5 data inputs ; 56                          ;
;         6 data inputs ; 101                         ;
;     shared            ; 20                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 9                           ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 24                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 7.20                        ;
; Average LUT depth     ; 3.57                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition
    Info: Processing started: Mon May 13 14:45:21 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FlappyBird -c FlappyBird
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file clock_divider.vhd
    Info (12022): Found design unit 1: clock_divider-beh File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/clock_divider.vhd Line: 15
    Info (12023): Found entity 1: clock_divider File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/clock_divider.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file vga_sync.vhd
    Info (12022): Found design unit 1: VGA_SYNC-a File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/vga_sync.vhd Line: 13
    Info (12023): Found entity 1: VGA_SYNC File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/vga_sync.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file mouse.vhd
    Info (12022): Found design unit 1: MOUSE-behavior File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/mouse.vhd Line: 18
    Info (12023): Found entity 1: MOUSE File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/mouse.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file char_rom.vhd
    Info (12022): Found design unit 1: char_rom-SYN File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/char_rom.vhd Line: 20
    Info (12023): Found entity 1: char_rom File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/char_rom.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file bouncy_ball.vhd
    Info (12022): Found design unit 1: bouncy_ball-behavior File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/bouncy_ball.vhd Line: 14
    Info (12023): Found entity 1: bouncy_ball File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/bouncy_ball.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file mode_controller.vhd
    Info (12022): Found design unit 1: mode_controller-beh File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/mode_controller.vhd Line: 12
    Info (12023): Found entity 1: mode_controller File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/mode_controller.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file lfsr.vhd
    Info (12022): Found design unit 1: LFSR-arc File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/LFSR.vhd Line: 12
    Info (12023): Found entity 1: LFSR File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/LFSR.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file flappybird.vhd
    Info (12022): Found design unit 1: FlappyBird-arc File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/FlappyBird.vhd Line: 19
    Info (12023): Found entity 1: FlappyBird File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/FlappyBird.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file pipes.vhd
    Info (12022): Found design unit 1: pipes-arc File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/pipes.vhd Line: 18
    Info (12023): Found entity 1: pipes File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/pipes.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file bird.vhd
    Info (12022): Found design unit 1: bird-behavior File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/bird.vhd Line: 16
    Info (12023): Found entity 1: bird File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/bird.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-rtl File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/pll.vhd Line: 20
    Info (12023): Found entity 1: pll File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/pll.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/pll/pll_0002.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file collision.vhd
    Info (12022): Found design unit 1: collision-arc File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/collision.vhd Line: 12
    Info (12023): Found entity 1: collision File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/collision.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file enable_handle.vhd
    Info (12022): Found design unit 1: enable_handle-arc File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/enable_handle.vhd Line: 14
    Info (12023): Found entity 1: enable_handle File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/enable_handle.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file text_setter.vhd
    Info (12022): Found design unit 1: text_setter-arc File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/text_setter.vhd Line: 19
    Info (12023): Found entity 1: text_setter File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/text_setter.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file score_check.vhd
    Info (12022): Found design unit 1: score_check-beh File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/score_check.vhd Line: 15
    Info (12023): Found entity 1: score_check File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/score_check.vhd Line: 6
Info (12127): Elaborating entity "FlappyBird" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at FlappyBird.vhd(122): object "trash3" assigned a value but never read File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/FlappyBird.vhd Line: 122
Warning (10036): Verilog HDL or VHDL warning at FlappyBird.vhd(123): object "red_pipes" assigned a value but never read File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/FlappyBird.vhd Line: 123
Warning (10036): Verilog HDL or VHDL warning at FlappyBird.vhd(125): object "green_bird" assigned a value but never read File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/FlappyBird.vhd Line: 125
Warning (10036): Verilog HDL or VHDL warning at FlappyBird.vhd(125): object "blue_bird" assigned a value but never read File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/FlappyBird.vhd Line: 125
Warning (10036): Verilog HDL or VHDL warning at FlappyBird.vhd(140): object "trash" assigned a value but never read File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/FlappyBird.vhd Line: 140
Warning (10036): Verilog HDL or VHDL warning at FlappyBird.vhd(141): object "trash2" assigned a value but never read File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/FlappyBird.vhd Line: 141
Warning (10036): Verilog HDL or VHDL warning at FlappyBird.vhd(142): object "trash4" assigned a value but never read File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/FlappyBird.vhd Line: 142
Warning (10873): Using initial value X (don't care) for net "LEDR[0]" at FlappyBird.vhd(11) File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/FlappyBird.vhd Line: 11
Warning (10873): Using initial value X (don't care) for net "VGA_R[2..0]" at FlappyBird.vhd(13) File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/FlappyBird.vhd Line: 13
Warning (10873): Using initial value X (don't care) for net "VGA_G[2..0]" at FlappyBird.vhd(13) File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/FlappyBird.vhd Line: 13
Warning (10873): Using initial value X (don't care) for net "VGA_B[2..0]" at FlappyBird.vhd(13) File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/FlappyBird.vhd Line: 13
Info (12128): Elaborating entity "VGA_SYNC" for hierarchy "VGA_SYNC:vga" File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/FlappyBird.vhd Line: 146
Info (12128): Elaborating entity "pll" for hierarchy "pll:divider" File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/FlappyBird.vhd Line: 169
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:divider|pll_0002:pll_inst" File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/pll.vhd Line: 32
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:divider|pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/pll/pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:divider|pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/pll/pll_0002.v Line: 85
Info (12133): Instantiated megafunction "pll:divider|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/pll/pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "pipes" for hierarchy "pipes:pipe1" File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/FlappyBird.vhd Line: 177
Warning (10540): VHDL Signal Declaration warning at pipes.vhd(23): used explicit default value for signal "pipe_height" because signal was never assigned a value File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/pipes.vhd Line: 23
Warning (10540): VHDL Signal Declaration warning at pipes.vhd(24): used explicit default value for signal "pipe_width" because signal was never assigned a value File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/pipes.vhd Line: 24
Warning (10540): VHDL Signal Declaration warning at pipes.vhd(27): used explicit default value for signal "pipe_x_motion" because signal was never assigned a value File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/pipes.vhd Line: 27
Warning (10540): VHDL Signal Declaration warning at pipes.vhd(34): used explicit default value for signal "bottom" because signal was never assigned a value File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/pipes.vhd Line: 34
Info (12128): Elaborating entity "bird" for hierarchy "bird:avatar" File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/FlappyBird.vhd Line: 219
Warning (10540): VHDL Signal Declaration warning at bird.vhd(19): used explicit default value for signal "size" because signal was never assigned a value File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/bird.vhd Line: 19
Warning (10540): VHDL Signal Declaration warning at bird.vhd(21): used explicit default value for signal "bird_x_pos" because signal was never assigned a value File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/bird.vhd Line: 21
Info (12128): Elaborating entity "MOUSE" for hierarchy "MOUSE:l" File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/FlappyBird.vhd Line: 234
Warning (10036): Verilog HDL or VHDL warning at mouse.vhd(25): object "CHARIN" assigned a value but never read File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/mouse.vhd Line: 25
Warning (10492): VHDL Process Statement warning at mouse.vhd(151): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/mouse.vhd Line: 151
Warning (10492): VHDL Process Statement warning at mouse.vhd(155): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/mouse.vhd Line: 155
Warning (10492): VHDL Process Statement warning at mouse.vhd(156): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/mouse.vhd Line: 156
Warning (10492): VHDL Process Statement warning at mouse.vhd(157): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/mouse.vhd Line: 157
Info (12128): Elaborating entity "collision" for hierarchy "collision:c" File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/FlappyBird.vhd Line: 246
Info (12128): Elaborating entity "enable_handle" for hierarchy "enable_handle:e" File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/FlappyBird.vhd Line: 255
Warning (10492): VHDL Process Statement warning at enable_handle.vhd(21): signal "count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/enable_handle.vhd Line: 21
Warning (10492): VHDL Process Statement warning at enable_handle.vhd(24): signal "count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/enable_handle.vhd Line: 24
Info (12128): Elaborating entity "char_rom" for hierarchy "char_rom:ch" File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/FlappyBird.vhd Line: 262
Info (12128): Elaborating entity "altsyncram" for hierarchy "char_rom:ch|altsyncram:altsyncram_component" File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/char_rom.vhd Line: 51
Info (12130): Elaborated megafunction instantiation "char_rom:ch|altsyncram:altsyncram_component" File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/char_rom.vhd Line: 51
Info (12133): Instantiated megafunction "char_rom:ch|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/char_rom.vhd Line: 51
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "tcgrom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d5g1.tdf
    Info (12023): Found entity 1: altsyncram_d5g1 File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/db/altsyncram_d5g1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_d5g1" for hierarchy "char_rom:ch|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated" File: c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "text_setter" for hierarchy "text_setter:t" File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/FlappyBird.vhd Line: 279
Info (12128): Elaborating entity "score_check" for hierarchy "score_check:sc" File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/FlappyBird.vhd Line: 288
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "text_setter:t|Div0" File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/text_setter.vhd Line: 44
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "text_setter:t|Mod0" File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/text_setter.vhd Line: 45
Info (12130): Elaborated megafunction instantiation "text_setter:t|lpm_divide:Div0" File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/text_setter.vhd Line: 44
Info (12133): Instantiated megafunction "text_setter:t|lpm_divide:Div0" with the following parameter: File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/text_setter.vhd Line: 44
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3am.tdf
    Info (12023): Found entity 1: lpm_divide_3am File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/db/lpm_divide_3am.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/db/sign_div_unsign_9kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf
    Info (12023): Found entity 1: alt_u_div_ose File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/db/alt_u_div_ose.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "text_setter:t|lpm_divide:Mod0" File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/text_setter.vhd Line: 45
Info (12133): Instantiated megafunction "text_setter:t|lpm_divide:Mod0" with the following parameter: File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/text_setter.vhd Line: 45
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf
    Info (12023): Found entity 1: lpm_divide_82m File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/db/lpm_divide_82m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/db/sign_div_unsign_bkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf
    Info (12023): Found entity 1: alt_u_div_sse File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/db/alt_u_div_sse.tdf Line: 23
Info (13000): Registers with preset signals will power-up high File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/mouse.vhd Line: 146
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/FlappyBird.vhd Line: 11
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/FlappyBird.vhd Line: 13
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/FlappyBird.vhd Line: 13
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/FlappyBird.vhd Line: 13
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/FlappyBird.vhd Line: 13
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/FlappyBird.vhd Line: 13
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/FlappyBird.vhd Line: 13
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/FlappyBird.vhd Line: 13
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/FlappyBird.vhd Line: 13
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/FlappyBird.vhd Line: 13
Info (286030): Timing-Driven Synthesis is running
Warning (20013): Ignored 24 assignments for entity "DE0_CV_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance pll:divider|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/FlappyBird.vhd Line: 9
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/FlappyBird.vhd Line: 9
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/FlappyBird.vhd Line: 9
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/ethan/Desktop/School/2024/Semester 1/COMPSYS 305/Compsys305-Mini-Project/FlappyBird.vhd Line: 10
Info (21057): Implemented 585 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 16 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 550 logic cells
    Info (21064): Implemented 8 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings
    Info: Peak virtual memory: 4958 megabytes
    Info: Processing ended: Mon May 13 14:45:31 2024
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:12


