--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml counter_clrToOne.twx counter_clrToOne.ncd -o
counter_clrToOne.twr counter_clrToOne.pcf

Design file:              counter_clrToOne.ncd
Physical constraint file: counter_clrToOne.pcf
Device,package,speed:     xc6slx4,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
ce          |    2.344(R)|      SLOW  |    0.161(R)|      SLOW  |clk_BUFGP         |   0.000|
clr         |    1.667(R)|      SLOW  |    0.234(R)|      SLOW  |clk_BUFGP         |   0.000|
rst         |    1.180(R)|      SLOW  |    0.171(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
count<0>    |         7.415(R)|      SLOW  |         3.931(R)|      FAST  |clk_BUFGP         |   0.000|
count<1>    |         7.248(R)|      SLOW  |         3.851(R)|      FAST  |clk_BUFGP         |   0.000|
count<2>    |         7.279(R)|      SLOW  |         3.816(R)|      FAST  |clk_BUFGP         |   0.000|
count<3>    |         7.119(R)|      SLOW  |         3.763(R)|      FAST  |clk_BUFGP         |   0.000|
count<4>    |         7.140(R)|      SLOW  |         3.796(R)|      FAST  |clk_BUFGP         |   0.000|
count<5>    |         6.994(R)|      SLOW  |         3.714(R)|      FAST  |clk_BUFGP         |   0.000|
count<6>    |         7.249(R)|      SLOW  |         3.805(R)|      FAST  |clk_BUFGP         |   0.000|
count<7>    |         7.532(R)|      SLOW  |         4.044(R)|      FAST  |clk_BUFGP         |   0.000|
count<8>    |         7.162(R)|      SLOW  |         3.752(R)|      FAST  |clk_BUFGP         |   0.000|
count<9>    |         6.988(R)|      SLOW  |         3.708(R)|      FAST  |clk_BUFGP         |   0.000|
count<10>   |         6.927(R)|      SLOW  |         3.667(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.781|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Jun 21 21:06:13 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 363 MB



