Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Dec 10 20:57:50 2017
| Host         : LAPTOP-BBTT6KDL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file calculator_12_control_sets_placed.rpt
| Design       : calculator_12
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              64 |           16 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+---------------+--------------------------------+------------------+----------------+
|       Clock Signal      | Enable Signal |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-------------------------+---------------+--------------------------------+------------------+----------------+
| ~clk_div_1/inst/clk_out |               |                                |                1 |              1 |
|  CLK_IBUF_BUFG          |               |                                |                2 |              2 |
|  clk_div_0/inst/clk_out |               |                                |                2 |              4 |
|  CLK_IBUF_BUFG          |               | clk_div_1/inst/clear           |                8 |             32 |
|  CLK_IBUF_BUFG          |               | clk_div_0/inst/clk_out_i_1_n_0 |                8 |             32 |
+-------------------------+---------------+--------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     1 |
| 4      |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


