#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000022023bfda40 .scope module, "tb_memory" "tb_memory" 2 4;
 .timescale -9 -12;
P_0000022023bd3310 .param/l "AWIDTH" 0 2 5, +C4<00000000000000000000000000000101>;
P_0000022023bd3348 .param/l "DWIDTH" 0 2 6, +C4<00000000000000000000000000100000>;
v0000022023c6b280_0 .var "m_clk", 0 0;
v0000022023c6d4b0_0 .var "m_i_byte_enable", 3 0;
v0000022023c6d7d0_0 .var "m_i_cyc", 0 0;
v0000022023c6d550_0 .var "m_i_data_store", 31 0;
v0000022023c6c0b0_0 .var "m_i_load_addr", 4 0;
v0000022023c6cbf0_0 .var "m_i_rd", 0 0;
v0000022023c6dd70_0 .var "m_i_stb", 0 0;
v0000022023c6c150_0 .var "m_i_store_addr", 4 0;
v0000022023c6d190_0 .var "m_i_we", 0 0;
v0000022023c6d370_0 .net "m_o_ack", 0 0, v0000022023c6bfa0_0;  1 drivers
v0000022023c6c1f0_0 .net "m_o_read_data", 31 0, v0000022023c6b320_0;  1 drivers
v0000022023c6c970_0 .var "m_rst", 0 0;
E_0000022023bfa6f0 .event posedge, v0000022023c6b780_0;
E_0000022023bfa170 .event anyedge, v0000022023c6bfa0_0;
S_0000022023bff810 .scope task, "reset" "reset" 2 56, 2 56 0, S_0000022023bfda40;
 .timescale -9 -12;
TD_tb_memory.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022023c6c970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022023c6d7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022023c6dd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022023c6d190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022023c6cbf0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000022023c6d4b0_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000022023c6c0b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000022023c6c150_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022023c6d550_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022023c6c970_0, 0, 1;
    %end;
S_0000022023bff9a0 .scope module, "uut" "memory" 2 29, 3 3 0, S_0000022023bfda40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "m_clk";
    .port_info 1 /INPUT 1 "m_rst";
    .port_info 2 /INPUT 1 "m_i_cyc";
    .port_info 3 /INPUT 1 "m_i_stb";
    .port_info 4 /INPUT 1 "m_i_we";
    .port_info 5 /INPUT 1 "m_i_rd";
    .port_info 6 /INPUT 5 "m_i_load_addr";
    .port_info 7 /INPUT 5 "m_i_store_addr";
    .port_info 8 /INPUT 32 "m_i_data_store";
    .port_info 9 /OUTPUT 32 "m_o_read_data";
    .port_info 10 /OUTPUT 1 "m_o_ack";
    .port_info 11 /INPUT 4 "m_i_byte_enable";
    .port_info 12 /OUTPUT 1 "m_o_stall";
P_0000022023bd3440 .param/l "AWIDTH" 0 3 4, +C4<00000000000000000000000000000101>;
P_0000022023bd3478 .param/l "DEPTH" 0 3 6, +C4<0000000000000000000000000000000100000>;
P_0000022023bd34b0 .param/l "DWIDTH" 0 3 5, +C4<00000000000000000000000000100000>;
v0000022023bfdfa0_0 .net *"_ivl_1", 0 0, L_0000022023c6c830;  1 drivers
v0000022023bd3140_0 .net *"_ivl_10", 7 0, L_0000022023c6cf10;  1 drivers
v0000022023bffb30_0 .net *"_ivl_13", 0 0, L_0000022023c6de10;  1 drivers
v0000022023bfdbd0_0 .net *"_ivl_14", 7 0, L_0000022023c6c8d0;  1 drivers
v0000022023bfe290_0 .net *"_ivl_2", 7 0, L_0000022023c6d9b0;  1 drivers
v0000022023bfe330_0 .net *"_ivl_5", 0 0, L_0000022023c6d5f0;  1 drivers
v0000022023c048d0_0 .net *"_ivl_6", 7 0, L_0000022023c6d910;  1 drivers
v0000022023c6b640_0 .net *"_ivl_9", 0 0, L_0000022023c6d870;  1 drivers
v0000022023c6ba00 .array "data", 0 31, 31 0;
v0000022023c6b460_0 .var "data_reg", 31 0;
v0000022023c6b6e0_0 .var/i "i", 31 0;
v0000022023c6bd20_0 .var "load_addr_reg", 4 0;
v0000022023c6b780_0 .net "m_clk", 0 0, v0000022023c6b280_0;  1 drivers
v0000022023c6b0a0_0 .net "m_i_byte_enable", 3 0, v0000022023c6d4b0_0;  1 drivers
v0000022023c6b820_0 .net "m_i_cyc", 0 0, v0000022023c6d7d0_0;  1 drivers
v0000022023c6b3c0_0 .net "m_i_data_store", 31 0, v0000022023c6d550_0;  1 drivers
v0000022023c6b1e0_0 .net "m_i_load_addr", 4 0, v0000022023c6c0b0_0;  1 drivers
v0000022023c6bdc0_0 .net "m_i_rd", 0 0, v0000022023c6cbf0_0;  1 drivers
v0000022023c6b5a0_0 .net "m_i_stb", 0 0, v0000022023c6dd70_0;  1 drivers
v0000022023c6b140_0 .net "m_i_store_addr", 4 0, v0000022023c6c150_0;  1 drivers
v0000022023c6bb40_0 .net "m_i_we", 0 0, v0000022023c6d190_0;  1 drivers
v0000022023c6bfa0_0 .var "m_o_ack", 0 0;
v0000022023c6b320_0 .var "m_o_read_data", 31 0;
v0000022023c6be60_0 .var "m_o_stall", 0 0;
v0000022023c6bbe0_0 .net "m_rst", 0 0, v0000022023c6c970_0;  1 drivers
v0000022023c6b8c0_0 .net "mask", 31 0, L_0000022023c6dc30;  1 drivers
v0000022023c6baa0_0 .var "mask_reg", 31 0;
v0000022023c6b500_0 .var "rd_reg", 0 0;
v0000022023c6bc80_0 .var "req_active", 0 0;
v0000022023c6b960_0 .var "store_addr_reg", 4 0;
v0000022023c6bf00_0 .var "we_reg", 0 0;
E_0000022023bfa1f0/0 .event negedge, v0000022023c6bbe0_0;
E_0000022023bfa1f0/1 .event posedge, v0000022023c6b780_0;
E_0000022023bfa1f0 .event/or E_0000022023bfa1f0/0, E_0000022023bfa1f0/1;
L_0000022023c6c830 .part v0000022023c6d4b0_0, 3, 1;
LS_0000022023c6d9b0_0_0 .concat [ 1 1 1 1], L_0000022023c6c830, L_0000022023c6c830, L_0000022023c6c830, L_0000022023c6c830;
LS_0000022023c6d9b0_0_4 .concat [ 1 1 1 1], L_0000022023c6c830, L_0000022023c6c830, L_0000022023c6c830, L_0000022023c6c830;
L_0000022023c6d9b0 .concat [ 4 4 0 0], LS_0000022023c6d9b0_0_0, LS_0000022023c6d9b0_0_4;
L_0000022023c6d5f0 .part v0000022023c6d4b0_0, 2, 1;
LS_0000022023c6d910_0_0 .concat [ 1 1 1 1], L_0000022023c6d5f0, L_0000022023c6d5f0, L_0000022023c6d5f0, L_0000022023c6d5f0;
LS_0000022023c6d910_0_4 .concat [ 1 1 1 1], L_0000022023c6d5f0, L_0000022023c6d5f0, L_0000022023c6d5f0, L_0000022023c6d5f0;
L_0000022023c6d910 .concat [ 4 4 0 0], LS_0000022023c6d910_0_0, LS_0000022023c6d910_0_4;
L_0000022023c6d870 .part v0000022023c6d4b0_0, 1, 1;
LS_0000022023c6cf10_0_0 .concat [ 1 1 1 1], L_0000022023c6d870, L_0000022023c6d870, L_0000022023c6d870, L_0000022023c6d870;
LS_0000022023c6cf10_0_4 .concat [ 1 1 1 1], L_0000022023c6d870, L_0000022023c6d870, L_0000022023c6d870, L_0000022023c6d870;
L_0000022023c6cf10 .concat [ 4 4 0 0], LS_0000022023c6cf10_0_0, LS_0000022023c6cf10_0_4;
L_0000022023c6de10 .part v0000022023c6d4b0_0, 0, 1;
LS_0000022023c6c8d0_0_0 .concat [ 1 1 1 1], L_0000022023c6de10, L_0000022023c6de10, L_0000022023c6de10, L_0000022023c6de10;
LS_0000022023c6c8d0_0_4 .concat [ 1 1 1 1], L_0000022023c6de10, L_0000022023c6de10, L_0000022023c6de10, L_0000022023c6de10;
L_0000022023c6c8d0 .concat [ 4 4 0 0], LS_0000022023c6c8d0_0_0, LS_0000022023c6c8d0_0_4;
L_0000022023c6dc30 .concat [ 8 8 8 8], L_0000022023c6c8d0, L_0000022023c6cf10, L_0000022023c6d910, L_0000022023c6d9b0;
    .scope S_0000022023bff9a0;
T_1 ;
    %wait E_0000022023bfa1f0;
    %load/vec4 v0000022023c6bbe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022023c6bfa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022023c6be60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022023c6bc80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022023c6b320_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022023c6b6e0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0000022023c6b6e0_0;
    %pad/s 37;
    %cmpi/s 32, 0, 37;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000022023c6b6e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022023c6ba00, 0, 4;
    %load/vec4 v0000022023c6b6e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022023c6b6e0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022023c6bfa0_0, 0;
    %load/vec4 v0000022023c6bc80_0;
    %assign/vec4 v0000022023c6be60_0, 0;
    %load/vec4 v0000022023c6bc80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0000022023c6b820_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.8, 9;
    %load/vec4 v0000022023c6b5a0_0;
    %and;
T_1.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0000022023c6b1e0_0;
    %assign/vec4 v0000022023c6bd20_0, 0;
    %load/vec4 v0000022023c6b140_0;
    %assign/vec4 v0000022023c6b960_0, 0;
    %load/vec4 v0000022023c6b3c0_0;
    %assign/vec4 v0000022023c6b460_0, 0;
    %load/vec4 v0000022023c6b8c0_0;
    %assign/vec4 v0000022023c6baa0_0, 0;
    %load/vec4 v0000022023c6bb40_0;
    %assign/vec4 v0000022023c6bf00_0, 0;
    %load/vec4 v0000022023c6bdc0_0;
    %assign/vec4 v0000022023c6b500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022023c6bc80_0, 0;
T_1.6 ;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0000022023c6bb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.9, 8;
    %load/vec4 v0000022023c6b960_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000022023c6ba00, 4;
    %load/vec4 v0000022023c6b8c0_0;
    %inv;
    %and;
    %load/vec4 v0000022023c6b460_0;
    %load/vec4 v0000022023c6b8c0_0;
    %and;
    %or;
    %load/vec4 v0000022023c6b960_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022023c6ba00, 0, 4;
T_1.9 ;
    %load/vec4 v0000022023c6bdc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %load/vec4 v0000022023c6bd20_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000022023c6ba00, 4;
    %assign/vec4 v0000022023c6b320_0, 0;
T_1.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022023c6bfa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022023c6bc80_0, 0;
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000022023bfda40;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022023c6b280_0, 0, 1;
T_2.0 ;
    %delay 5000, 0;
    %load/vec4 v0000022023c6b280_0;
    %inv;
    %store/vec4 v0000022023c6b280_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0000022023bfda40;
T_3 ;
    %vpi_call 2 51 "$dumpfile", "./waveform/memory.vcd" {0 0 0};
    %vpi_call 2 52 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000022023bfda40 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000022023bfda40;
T_4 ;
    %fork TD_tb_memory.reset, S_0000022023bff810;
    %join;
    %wait E_0000022023bfa6f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022023c6d7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022023c6dd70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022023c6d190_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000022023c6d4b0_0, 0, 4;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0000022023c6c150_0, 0, 5;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0000022023c6d550_0, 0, 32;
    %wait E_0000022023bfa6f0;
T_4.0 ;
    %load/vec4 v0000022023c6d370_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.1, 6;
    %wait E_0000022023bfa170;
    %jmp T_4.0;
T_4.1 ;
    %vpi_call 2 87 "$display", "%0t WRITE ACK, addr=%0d data=0x%h", $time, v0000022023c6c150_0, v0000022023c6d550_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022023c6d7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022023c6dd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022023c6d190_0, 0, 1;
    %wait E_0000022023bfa6f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022023c6d7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022023c6dd70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022023c6cbf0_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0000022023c6c0b0_0, 0, 5;
    %wait E_0000022023bfa6f0;
T_4.2 ;
    %load/vec4 v0000022023c6d370_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.3, 6;
    %wait E_0000022023bfa170;
    %jmp T_4.2;
T_4.3 ;
    %vpi_call 2 101 "$display", "%0t READ  ACK, addr=%0d data=0x%h", $time, v0000022023c6c0b0_0, v0000022023c6c1f0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022023c6d7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022023c6dd70_0, 0, 1;
    %wait E_0000022023bfa6f0;
    %delay 20000, 0;
    %vpi_call 2 108 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\test\tb_memory.v";
    "././source/memory.v";
