/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [10:0] _04_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [10:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [12:0] celloutsig_0_22z;
  wire [13:0] celloutsig_0_23z;
  wire [2:0] celloutsig_0_26z;
  wire [2:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [11:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire [6:0] celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_75z;
  wire celloutsig_0_76z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [18:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~(in_data[174] | celloutsig_1_0z);
  assign celloutsig_1_6z = ~(celloutsig_1_0z | celloutsig_1_1z);
  assign celloutsig_0_12z = ~(celloutsig_0_4z | celloutsig_0_4z);
  assign celloutsig_0_18z = ~(celloutsig_0_17z[3] | celloutsig_0_12z);
  assign celloutsig_0_42z = ~celloutsig_0_8z[2];
  assign celloutsig_1_3z = ~in_data[126];
  assign celloutsig_1_9z = ~celloutsig_1_7z;
  assign celloutsig_0_2z = ~in_data[14];
  assign celloutsig_0_5z = ~((celloutsig_0_1z | celloutsig_0_3z) & (celloutsig_0_3z | celloutsig_0_1z));
  assign celloutsig_1_4z = ~((_01_ | in_data[120]) & (in_data[175] | celloutsig_1_3z));
  assign celloutsig_0_3z = ~((celloutsig_0_0z[1] | celloutsig_0_0z[2]) & (celloutsig_0_2z | in_data[45]));
  assign celloutsig_0_75z = celloutsig_0_22z[10] | ~(celloutsig_0_32z);
  assign celloutsig_0_29z = celloutsig_0_28z[1] | ~(celloutsig_0_6z);
  assign celloutsig_1_0z = in_data[178] ^ in_data[181];
  assign celloutsig_1_5z = _02_ ^ _03_;
  assign celloutsig_1_12z = in_data[155] ^ celloutsig_1_10z[1];
  assign celloutsig_0_20z = { celloutsig_0_12z, _00_, _04_[8:6], celloutsig_0_6z, celloutsig_0_6z, _04_[3:1], celloutsig_0_16z } + { celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_23z = { celloutsig_0_19z[5:1], celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_6z } + { _04_[3:2], celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_21z };
  reg [2:0] _23_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _23_ <= 3'h0;
    else _23_ <= celloutsig_0_0z[2:0];
  assign _04_[3:1] = _23_;
  reg [2:0] _24_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[128])
    if (!clkin_data[128]) _24_ <= 3'h0;
    else _24_ <= in_data[131:129];
  assign { _02_, _01_, _03_ } = _24_;
  reg [3:0] _25_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _25_ <= 4'h0;
    else _25_ <= celloutsig_0_8z[3:0];
  assign { _00_, _04_[8:6] } = _25_;
  assign celloutsig_0_22z = { celloutsig_0_19z[5], celloutsig_0_12z, _04_[3:1], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_19z } / { 1'h1, _04_[2:1], _00_, _04_[8:6], celloutsig_0_2z, celloutsig_0_12z, _00_, _04_[8:6] };
  assign celloutsig_0_4z = { celloutsig_0_0z[2:0], celloutsig_0_3z } >= { in_data[52:50], celloutsig_0_1z };
  assign celloutsig_1_14z = { celloutsig_1_8z[7], celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_0z } >= { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_9z };
  assign celloutsig_0_21z = celloutsig_0_20z[9:7] >= { _00_, celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_0_1z = in_data[48:30] || in_data[65:47];
  assign celloutsig_0_6z = celloutsig_0_5z & ~(celloutsig_0_1z);
  assign celloutsig_1_7z = celloutsig_1_4z & ~(celloutsig_1_3z);
  assign celloutsig_1_13z = in_data[154] & ~(celloutsig_1_4z);
  assign celloutsig_0_9z = celloutsig_0_2z & ~(celloutsig_0_4z);
  assign celloutsig_0_15z = { celloutsig_0_8z[5:2], celloutsig_0_14z, celloutsig_0_3z } % { 1'h1, celloutsig_0_8z[4:0] };
  assign celloutsig_0_26z = celloutsig_0_22z[11:9] % { 1'h1, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_1_10z = { celloutsig_1_8z[18:10], celloutsig_1_1z } % { 1'h1, in_data[128:120] };
  assign celloutsig_0_32z = | celloutsig_0_19z[3:1];
  assign celloutsig_0_14z = | { in_data[40:37], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_12z };
  assign celloutsig_0_16z = | { celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_76z = celloutsig_0_22z[6] & celloutsig_0_43z[2];
  assign celloutsig_1_18z = ~^ { celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_13z };
  assign celloutsig_1_8z = { in_data[187:176], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_7z } << { in_data[106:98], celloutsig_1_7z, _02_, _01_, _03_, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_0_8z = { celloutsig_0_3z, celloutsig_0_0z } << { celloutsig_0_3z, _04_[3:1], celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_17z = { celloutsig_0_2z, celloutsig_0_15z } << { celloutsig_0_8z[3:2], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_6z };
  assign celloutsig_0_19z = in_data[83:78] << celloutsig_0_15z;
  assign celloutsig_0_28z = celloutsig_0_26z << celloutsig_0_22z[6:4];
  assign celloutsig_0_30z = { celloutsig_0_23z[13:3], celloutsig_0_12z } << { celloutsig_0_20z[6:0], celloutsig_0_0z };
  assign celloutsig_0_43z = { celloutsig_0_26z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_42z, celloutsig_0_12z } <<< { celloutsig_0_42z, celloutsig_0_29z, celloutsig_0_3z, celloutsig_0_38z, _04_[3:1] };
  assign celloutsig_1_19z = { celloutsig_1_8z[18:16], celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_18z } >>> { celloutsig_1_10z[4:1], celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_0_0z = in_data[68:64] ~^ in_data[87:83];
  assign celloutsig_0_38z = ~((celloutsig_0_21z & celloutsig_0_20z[1]) | (celloutsig_0_30z[2] & celloutsig_0_28z[1]));
  assign { _04_[10:9], _04_[5:4], _04_[0] } = { celloutsig_0_12z, _00_, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_16z };
  assign { out_data[128], out_data[102:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_75z, celloutsig_0_76z };
endmodule
