Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Aug 10 13:24:58 2025
| Host         : stev_teto running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: div1/o_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    138.770        0.000                      0                   24        0.346        0.000                      0                   24        2.000        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk               {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0  {0.000 71.429}       142.857         7.000           
  clkfbout_clk_wiz_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      138.770        0.000                      0                   24        0.346        0.000                      0                   24       17.143        0.000                       0                    26  
  clkfbout_clk_wiz_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  pll_1/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  pll_1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  pll_1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  pll_1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  pll_1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  pll_1/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      138.770ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.346ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       17.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             138.770ns  (required time - arrival time)
  Source:                 div1/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            div1/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out1_clk_wiz_0 rise@142.857ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 1.120ns (28.160%)  route 2.857ns (71.840%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 140.858 - 142.857 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    pll_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  pll_1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.630    -2.389    div1/CLK
    SLICE_X2Y16          FDCE                                         r  div1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.518    -1.871 f  div1/counter_reg[0]/Q
                         net (fo=3, routed)           1.170    -0.700    div1/counter[0]
    SLICE_X2Y16          LUT3 (Prop_lut3_I2_O)        0.150    -0.550 r  div1/counter[22]_i_5/O
                         net (fo=1, routed)           0.452    -0.098    div1/counter[22]_i_5_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I1_O)        0.328     0.230 r  div1/counter[22]_i_3/O
                         net (fo=23, routed)          1.235     1.465    div1/counter[22]_i_3_n_0
    SLICE_X0Y13          LUT2 (Prop_lut2_I0_O)        0.124     1.589 r  div1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.589    div1/counter_0[1]
    SLICE_X0Y13          FDCE                                         r  div1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    142.857   142.857 r  
    W5                                                0.000   142.857 r  sys_clk (IN)
                         net (fo=0)                   0.000   142.857    pll_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   144.245 r  pll_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   145.426    pll_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750   137.677 r  pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   139.253    pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   139.344 r  pll_1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.514   140.858    div1/CLK
    SLICE_X0Y13          FDCE                                         r  div1/counter_reg[1]/C
                         clock pessimism             -0.411   140.447    
                         clock uncertainty           -0.117   140.330    
    SLICE_X0Y13          FDCE (Setup_fdce_C_D)        0.029   140.359    div1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        140.359    
                         arrival time                          -1.589    
  -------------------------------------------------------------------
                         slack                                138.770    

Slack (MET) :             138.788ns  (required time - arrival time)
  Source:                 div1/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            div1/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out1_clk_wiz_0 rise@142.857ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 1.148ns (28.662%)  route 2.857ns (71.338%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 140.858 - 142.857 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    pll_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  pll_1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.630    -2.389    div1/CLK
    SLICE_X2Y16          FDCE                                         r  div1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.518    -1.871 f  div1/counter_reg[0]/Q
                         net (fo=3, routed)           1.170    -0.700    div1/counter[0]
    SLICE_X2Y16          LUT3 (Prop_lut3_I2_O)        0.150    -0.550 r  div1/counter[22]_i_5/O
                         net (fo=1, routed)           0.452    -0.098    div1/counter[22]_i_5_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I1_O)        0.328     0.230 r  div1/counter[22]_i_3/O
                         net (fo=23, routed)          1.235     1.465    div1/counter[22]_i_3_n_0
    SLICE_X0Y13          LUT2 (Prop_lut2_I0_O)        0.152     1.617 r  div1/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.617    div1/counter_0[3]
    SLICE_X0Y13          FDCE                                         r  div1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    142.857   142.857 r  
    W5                                                0.000   142.857 r  sys_clk (IN)
                         net (fo=0)                   0.000   142.857    pll_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   144.245 r  pll_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   145.426    pll_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750   137.677 r  pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   139.253    pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   139.344 r  pll_1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.514   140.858    div1/CLK
    SLICE_X0Y13          FDCE                                         r  div1/counter_reg[3]/C
                         clock pessimism             -0.411   140.447    
                         clock uncertainty           -0.117   140.330    
    SLICE_X0Y13          FDCE (Setup_fdce_C_D)        0.075   140.405    div1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        140.405    
                         arrival time                          -1.617    
  -------------------------------------------------------------------
                         slack                                138.788    

Slack (MET) :             138.960ns  (required time - arrival time)
  Source:                 div1/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            div1/o_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out1_clk_wiz_0 rise@142.857ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 0.828ns (21.592%)  route 3.007ns (78.408%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 140.858 - 142.857 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    pll_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  pll_1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.633    -2.386    div1/CLK
    SLICE_X0Y13          FDCE                                         r  div1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.456    -1.930 f  div1/counter_reg[1]/Q
                         net (fo=2, routed)           0.819    -1.110    div1/counter[1]
    SLICE_X0Y13          LUT4 (Prop_lut4_I1_O)        0.124    -0.986 r  div1/counter[22]_i_9/O
                         net (fo=1, routed)           1.094     0.108    div1/counter[22]_i_9_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.124     0.232 r  div1/counter[22]_i_3/O
                         net (fo=23, routed)          1.093     1.325    div1/counter[22]_i_3_n_0
    SLICE_X2Y14          LUT2 (Prop_lut2_I0_O)        0.124     1.449 r  div1/o_clk_i_1/O
                         net (fo=1, routed)           0.000     1.449    div1/o_clk_i_1_n_0
    SLICE_X2Y14          FDCE                                         r  div1/o_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    142.857   142.857 r  
    W5                                                0.000   142.857 r  sys_clk (IN)
                         net (fo=0)                   0.000   142.857    pll_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   144.245 r  pll_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   145.426    pll_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750   137.677 r  pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   139.253    pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   139.344 r  pll_1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.514   140.858    div1/CLK
    SLICE_X2Y14          FDCE                                         r  div1/o_clk_reg/C
                         clock pessimism             -0.411   140.447    
                         clock uncertainty           -0.117   140.330    
    SLICE_X2Y14          FDCE (Setup_fdce_C_D)        0.079   140.409    div1/o_clk_reg
  -------------------------------------------------------------------
                         required time                        140.409    
                         arrival time                          -1.449    
  -------------------------------------------------------------------
                         slack                                138.960    

Slack (MET) :             138.967ns  (required time - arrival time)
  Source:                 div1/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            div1/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out1_clk_wiz_0 rise@142.857ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 0.828ns (21.643%)  route 2.998ns (78.357%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 140.858 - 142.857 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    pll_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  pll_1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.633    -2.386    div1/CLK
    SLICE_X0Y13          FDCE                                         r  div1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.456    -1.930 f  div1/counter_reg[1]/Q
                         net (fo=2, routed)           0.819    -1.110    div1/counter[1]
    SLICE_X0Y13          LUT4 (Prop_lut4_I1_O)        0.124    -0.986 r  div1/counter[22]_i_9/O
                         net (fo=1, routed)           1.094     0.108    div1/counter[22]_i_9_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.124     0.232 r  div1/counter[22]_i_3/O
                         net (fo=23, routed)          1.084     1.316    div1/counter[22]_i_3_n_0
    SLICE_X2Y14          LUT2 (Prop_lut2_I0_O)        0.124     1.440 r  div1/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.440    div1/counter_0[5]
    SLICE_X2Y14          FDCE                                         r  div1/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    142.857   142.857 r  
    W5                                                0.000   142.857 r  sys_clk (IN)
                         net (fo=0)                   0.000   142.857    pll_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   144.245 r  pll_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   145.426    pll_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750   137.677 r  pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   139.253    pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   139.344 r  pll_1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.514   140.858    div1/CLK
    SLICE_X2Y14          FDCE                                         r  div1/counter_reg[5]/C
                         clock pessimism             -0.411   140.447    
                         clock uncertainty           -0.117   140.330    
    SLICE_X2Y14          FDCE (Setup_fdce_C_D)        0.077   140.407    div1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        140.407    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                138.967    

Slack (MET) :             138.979ns  (required time - arrival time)
  Source:                 div1/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            div1/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out1_clk_wiz_0 rise@142.857ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 0.828ns (21.688%)  route 2.990ns (78.312%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 140.858 - 142.857 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    pll_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  pll_1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.633    -2.386    div1/CLK
    SLICE_X0Y13          FDCE                                         r  div1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.456    -1.930 f  div1/counter_reg[1]/Q
                         net (fo=2, routed)           0.819    -1.110    div1/counter[1]
    SLICE_X0Y13          LUT4 (Prop_lut4_I1_O)        0.124    -0.986 r  div1/counter[22]_i_9/O
                         net (fo=1, routed)           1.094     0.108    div1/counter[22]_i_9_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.124     0.232 r  div1/counter[22]_i_3/O
                         net (fo=23, routed)          1.076     1.308    div1/counter[22]_i_3_n_0
    SLICE_X2Y14          LUT2 (Prop_lut2_I0_O)        0.124     1.432 r  div1/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.432    div1/counter_0[6]
    SLICE_X2Y14          FDCE                                         r  div1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    142.857   142.857 r  
    W5                                                0.000   142.857 r  sys_clk (IN)
                         net (fo=0)                   0.000   142.857    pll_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   144.245 r  pll_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   145.426    pll_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750   137.677 r  pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   139.253    pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   139.344 r  pll_1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.514   140.858    div1/CLK
    SLICE_X2Y14          FDCE                                         r  div1/counter_reg[6]/C
                         clock pessimism             -0.411   140.447    
                         clock uncertainty           -0.117   140.330    
    SLICE_X2Y14          FDCE (Setup_fdce_C_D)        0.081   140.411    div1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        140.411    
                         arrival time                          -1.432    
  -------------------------------------------------------------------
                         slack                                138.979    

Slack (MET) :             138.986ns  (required time - arrival time)
  Source:                 div1/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            div1/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out1_clk_wiz_0 rise@142.857ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.848ns  (logic 0.850ns (22.091%)  route 2.998ns (77.909%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 140.858 - 142.857 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    pll_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  pll_1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.633    -2.386    div1/CLK
    SLICE_X0Y13          FDCE                                         r  div1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.456    -1.930 f  div1/counter_reg[1]/Q
                         net (fo=2, routed)           0.819    -1.110    div1/counter[1]
    SLICE_X0Y13          LUT4 (Prop_lut4_I1_O)        0.124    -0.986 r  div1/counter[22]_i_9/O
                         net (fo=1, routed)           1.094     0.108    div1/counter[22]_i_9_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.124     0.232 r  div1/counter[22]_i_3/O
                         net (fo=23, routed)          1.084     1.316    div1/counter[22]_i_3_n_0
    SLICE_X2Y14          LUT2 (Prop_lut2_I0_O)        0.146     1.462 r  div1/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.462    div1/counter_0[8]
    SLICE_X2Y14          FDCE                                         r  div1/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    142.857   142.857 r  
    W5                                                0.000   142.857 r  sys_clk (IN)
                         net (fo=0)                   0.000   142.857    pll_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   144.245 r  pll_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   145.426    pll_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750   137.677 r  pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   139.253    pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   139.344 r  pll_1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.514   140.858    div1/CLK
    SLICE_X2Y14          FDCE                                         r  div1/counter_reg[8]/C
                         clock pessimism             -0.411   140.447    
                         clock uncertainty           -0.117   140.330    
    SLICE_X2Y14          FDCE (Setup_fdce_C_D)        0.118   140.448    div1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                        140.448    
                         arrival time                          -1.462    
  -------------------------------------------------------------------
                         slack                                138.986    

Slack (MET) :             138.988ns  (required time - arrival time)
  Source:                 div1/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            div1/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out1_clk_wiz_0 rise@142.857ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.856ns (22.258%)  route 2.990ns (77.742%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 140.858 - 142.857 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    pll_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  pll_1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.633    -2.386    div1/CLK
    SLICE_X0Y13          FDCE                                         r  div1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.456    -1.930 f  div1/counter_reg[1]/Q
                         net (fo=2, routed)           0.819    -1.110    div1/counter[1]
    SLICE_X0Y13          LUT4 (Prop_lut4_I1_O)        0.124    -0.986 r  div1/counter[22]_i_9/O
                         net (fo=1, routed)           1.094     0.108    div1/counter[22]_i_9_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.124     0.232 r  div1/counter[22]_i_3/O
                         net (fo=23, routed)          1.076     1.308    div1/counter[22]_i_3_n_0
    SLICE_X2Y14          LUT2 (Prop_lut2_I0_O)        0.152     1.460 r  div1/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.460    div1/counter_0[7]
    SLICE_X2Y14          FDCE                                         r  div1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    142.857   142.857 r  
    W5                                                0.000   142.857 r  sys_clk (IN)
                         net (fo=0)                   0.000   142.857    pll_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   144.245 r  pll_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   145.426    pll_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750   137.677 r  pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   139.253    pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   139.344 r  pll_1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.514   140.858    div1/CLK
    SLICE_X2Y14          FDCE                                         r  div1/counter_reg[7]/C
                         clock pessimism             -0.411   140.447    
                         clock uncertainty           -0.117   140.330    
    SLICE_X2Y14          FDCE (Setup_fdce_C_D)        0.118   140.448    div1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                        140.448    
                         arrival time                          -1.460    
  -------------------------------------------------------------------
                         slack                                138.988    

Slack (MET) :             139.149ns  (required time - arrival time)
  Source:                 div1/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            div1/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out1_clk_wiz_0 rise@142.857ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.601ns  (logic 1.120ns (31.102%)  route 2.481ns (68.898%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 140.858 - 142.857 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    pll_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  pll_1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.630    -2.389    div1/CLK
    SLICE_X2Y16          FDCE                                         r  div1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.518    -1.871 f  div1/counter_reg[0]/Q
                         net (fo=3, routed)           1.170    -0.700    div1/counter[0]
    SLICE_X2Y16          LUT3 (Prop_lut3_I2_O)        0.150    -0.550 r  div1/counter[22]_i_5/O
                         net (fo=1, routed)           0.452    -0.098    div1/counter[22]_i_5_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I1_O)        0.328     0.230 r  div1/counter[22]_i_3/O
                         net (fo=23, routed)          0.858     1.089    div1/counter[22]_i_3_n_0
    SLICE_X0Y13          LUT2 (Prop_lut2_I0_O)        0.124     1.213 r  div1/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.213    div1/counter_0[2]
    SLICE_X0Y13          FDCE                                         r  div1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    142.857   142.857 r  
    W5                                                0.000   142.857 r  sys_clk (IN)
                         net (fo=0)                   0.000   142.857    pll_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   144.245 r  pll_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   145.426    pll_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750   137.677 r  pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   139.253    pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   139.344 r  pll_1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.514   140.858    div1/CLK
    SLICE_X0Y13          FDCE                                         r  div1/counter_reg[2]/C
                         clock pessimism             -0.411   140.447    
                         clock uncertainty           -0.117   140.330    
    SLICE_X0Y13          FDCE (Setup_fdce_C_D)        0.031   140.361    div1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        140.361    
                         arrival time                          -1.213    
  -------------------------------------------------------------------
                         slack                                139.149    

Slack (MET) :             139.172ns  (required time - arrival time)
  Source:                 div1/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            div1/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out1_clk_wiz_0 rise@142.857ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 0.828ns (23.192%)  route 2.742ns (76.808%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 140.856 - 142.857 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    pll_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  pll_1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.633    -2.386    div1/CLK
    SLICE_X0Y13          FDCE                                         r  div1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.456    -1.930 f  div1/counter_reg[1]/Q
                         net (fo=2, routed)           0.819    -1.110    div1/counter[1]
    SLICE_X0Y13          LUT4 (Prop_lut4_I1_O)        0.124    -0.986 r  div1/counter[22]_i_9/O
                         net (fo=1, routed)           1.094     0.108    div1/counter[22]_i_9_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.124     0.232 r  div1/counter[22]_i_3/O
                         net (fo=23, routed)          0.829     1.061    div1/counter[22]_i_3_n_0
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.124     1.185 r  div1/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     1.185    div1/counter_0[12]
    SLICE_X0Y16          FDCE                                         r  div1/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    142.857   142.857 r  
    W5                                                0.000   142.857 r  sys_clk (IN)
                         net (fo=0)                   0.000   142.857    pll_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   144.245 r  pll_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   145.426    pll_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750   137.677 r  pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   139.253    pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   139.344 r  pll_1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.512   140.856    div1/CLK
    SLICE_X0Y16          FDCE                                         r  div1/counter_reg[12]/C
                         clock pessimism             -0.411   140.445    
                         clock uncertainty           -0.117   140.328    
    SLICE_X0Y16          FDCE (Setup_fdce_C_D)        0.029   140.357    div1/counter_reg[12]
  -------------------------------------------------------------------
                         required time                        140.357    
                         arrival time                          -1.185    
  -------------------------------------------------------------------
                         slack                                139.172    

Slack (MET) :             139.184ns  (required time - arrival time)
  Source:                 div1/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            div1/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out1_clk_wiz_0 rise@142.857ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.828ns (23.255%)  route 2.732ns (76.745%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 140.856 - 142.857 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    pll_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  pll_1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.633    -2.386    div1/CLK
    SLICE_X0Y13          FDCE                                         r  div1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.456    -1.930 f  div1/counter_reg[1]/Q
                         net (fo=2, routed)           0.819    -1.110    div1/counter[1]
    SLICE_X0Y13          LUT4 (Prop_lut4_I1_O)        0.124    -0.986 r  div1/counter[22]_i_9/O
                         net (fo=1, routed)           1.094     0.108    div1/counter[22]_i_9_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.124     0.232 r  div1/counter[22]_i_3/O
                         net (fo=23, routed)          0.819     1.051    div1/counter[22]_i_3_n_0
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.124     1.175 r  div1/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     1.175    div1/counter_0[14]
    SLICE_X0Y16          FDCE                                         r  div1/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    142.857   142.857 r  
    W5                                                0.000   142.857 r  sys_clk (IN)
                         net (fo=0)                   0.000   142.857    pll_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   144.245 r  pll_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   145.426    pll_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750   137.677 r  pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   139.253    pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   139.344 r  pll_1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.512   140.856    div1/CLK
    SLICE_X0Y16          FDCE                                         r  div1/counter_reg[14]/C
                         clock pessimism             -0.411   140.445    
                         clock uncertainty           -0.117   140.328    
    SLICE_X0Y16          FDCE (Setup_fdce_C_D)        0.031   140.359    div1/counter_reg[14]
  -------------------------------------------------------------------
                         required time                        140.359    
                         arrival time                          -1.175    
  -------------------------------------------------------------------
                         slack                                139.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 div1/o_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            div1/o_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.209ns (44.795%)  route 0.258ns (55.205%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pll_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pll_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  pll_1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.591    -0.538    div1/CLK
    SLICE_X2Y14          FDCE                                         r  div1/o_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.164    -0.374 r  div1/o_clk_reg/Q
                         net (fo=9, routed)           0.258    -0.117    div1/I1
    SLICE_X2Y14          LUT2 (Prop_lut2_I1_O)        0.045    -0.072 r  div1/o_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.072    div1/o_clk_i_1_n_0
    SLICE_X2Y14          FDCE                                         r  div1/o_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pll_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    pll_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  pll_1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.861    -0.308    div1/CLK
    SLICE_X2Y14          FDCE                                         r  div1/o_clk_reg/C
                         clock pessimism             -0.231    -0.538    
    SLICE_X2Y14          FDCE (Hold_fdce_C_D)         0.121    -0.417    div1/o_clk_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 div1/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            div1/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.209ns (33.523%)  route 0.414ns (66.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pll_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pll_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  pll_1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.590    -0.539    div1/CLK
    SLICE_X2Y16          FDCE                                         r  div1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164    -0.375 f  div1/counter_reg[0]/Q
                         net (fo=3, routed)           0.414     0.039    div1/counter[0]
    SLICE_X2Y16          LUT1 (Prop_lut1_I0_O)        0.045     0.084 r  div1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.084    div1/counter_0[0]
    SLICE_X2Y16          FDCE                                         r  div1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pll_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    pll_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  pll_1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.859    -0.310    div1/CLK
    SLICE_X2Y16          FDCE                                         r  div1/counter_reg[0]/C
                         clock pessimism             -0.230    -0.539    
    SLICE_X2Y16          FDCE (Hold_fdce_C_D)         0.120    -0.419    div1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 div1/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            div1/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.381ns (56.445%)  route 0.294ns (43.555%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pll_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pll_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  pll_1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.591    -0.538    div1/CLK
    SLICE_X2Y14          FDCE                                         r  div1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.164    -0.374 r  div1/counter_reg[6]/Q
                         net (fo=2, routed)           0.106    -0.268    div1/counter[6]
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.158 r  div1/counter0_carry__0/O[1]
                         net (fo=1, routed)           0.188     0.030    div1/data0[6]
    SLICE_X2Y14          LUT2 (Prop_lut2_I1_O)        0.107     0.137 r  div1/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.137    div1/counter_0[6]
    SLICE_X2Y14          FDCE                                         r  div1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pll_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    pll_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  pll_1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.861    -0.308    div1/CLK
    SLICE_X2Y14          FDCE                                         r  div1/counter_reg[6]/C
                         clock pessimism             -0.231    -0.538    
    SLICE_X2Y14          FDCE (Hold_fdce_C_D)         0.121    -0.417    div1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 div1/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            div1/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.279ns (39.259%)  route 0.432ns (60.741%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pll_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pll_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  pll_1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.589    -0.540    div1/CLK
    SLICE_X0Y17          FDCE                                         r  div1/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  div1/counter_reg[11]/Q
                         net (fo=2, routed)           0.125    -0.274    div1/counter[11]
    SLICE_X0Y16          LUT4 (Prop_lut4_I3_O)        0.045    -0.229 r  div1/counter[22]_i_6/O
                         net (fo=1, routed)           0.099    -0.130    div1/counter[22]_i_6_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I2_O)        0.045    -0.085 r  div1/counter[22]_i_3/O
                         net (fo=23, routed)          0.207     0.122    div1/counter[22]_i_3_n_0
    SLICE_X2Y16          LUT2 (Prop_lut2_I0_O)        0.048     0.170 r  div1/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     0.170    div1/counter_0[21]
    SLICE_X2Y16          FDCE                                         r  div1/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pll_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    pll_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  pll_1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.859    -0.310    div1/CLK
    SLICE_X2Y16          FDCE                                         r  div1/counter_reg[21]/C
                         clock pessimism             -0.216    -0.525    
    SLICE_X2Y16          FDCE (Hold_fdce_C_D)         0.131    -0.394    div1/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 div1/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            div1/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.276ns (39.002%)  route 0.432ns (60.998%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pll_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pll_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  pll_1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.589    -0.540    div1/CLK
    SLICE_X0Y17          FDCE                                         r  div1/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  div1/counter_reg[11]/Q
                         net (fo=2, routed)           0.125    -0.274    div1/counter[11]
    SLICE_X0Y16          LUT4 (Prop_lut4_I3_O)        0.045    -0.229 r  div1/counter[22]_i_6/O
                         net (fo=1, routed)           0.099    -0.130    div1/counter[22]_i_6_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I2_O)        0.045    -0.085 r  div1/counter[22]_i_3/O
                         net (fo=23, routed)          0.207     0.122    div1/counter[22]_i_3_n_0
    SLICE_X2Y16          LUT2 (Prop_lut2_I0_O)        0.045     0.167 r  div1/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     0.167    div1/counter_0[15]
    SLICE_X2Y16          FDCE                                         r  div1/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pll_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    pll_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  pll_1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.859    -0.310    div1/CLK
    SLICE_X2Y16          FDCE                                         r  div1/counter_reg[15]/C
                         clock pessimism             -0.216    -0.525    
    SLICE_X2Y16          FDCE (Hold_fdce_C_D)         0.121    -0.404    div1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                           0.167    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 div1/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            div1/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.395ns (57.990%)  route 0.286ns (42.010%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pll_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pll_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  pll_1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.589    -0.540    div1/CLK
    SLICE_X0Y17          FDCE                                         r  div1/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.128    -0.412 r  div1/counter_reg[18]/Q
                         net (fo=2, routed)           0.122    -0.291    div1/counter[18]
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.163    -0.128 r  div1/counter0_carry__3/O[1]
                         net (fo=1, routed)           0.164     0.037    div1/data0[18]
    SLICE_X0Y17          LUT2 (Prop_lut2_I1_O)        0.104     0.141 r  div1/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     0.141    div1/counter_0[18]
    SLICE_X0Y17          FDCE                                         r  div1/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pll_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    pll_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  pll_1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.858    -0.311    div1/CLK
    SLICE_X0Y17          FDCE                                         r  div1/counter_reg[18]/C
                         clock pessimism             -0.230    -0.540    
    SLICE_X0Y17          FDCE (Hold_fdce_C_D)         0.107    -0.433    div1/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 div1/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            div1/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.398ns (57.089%)  route 0.299ns (42.911%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pll_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pll_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  pll_1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.591    -0.538    div1/CLK
    SLICE_X0Y13          FDCE                                         r  div1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.128    -0.410 r  div1/counter_reg[3]/Q
                         net (fo=2, routed)           0.127    -0.283    div1/counter[3]
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.165    -0.118 r  div1/counter0_carry/O[2]
                         net (fo=1, routed)           0.172     0.054    div1/data0[3]
    SLICE_X0Y13          LUT2 (Prop_lut2_I1_O)        0.105     0.159 r  div1/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.159    div1/counter_0[3]
    SLICE_X0Y13          FDCE                                         r  div1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pll_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    pll_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  pll_1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.861    -0.308    div1/CLK
    SLICE_X0Y13          FDCE                                         r  div1/counter_reg[3]/C
                         clock pessimism             -0.231    -0.538    
    SLICE_X0Y13          FDCE (Hold_fdce_C_D)         0.107    -0.431    div1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 div1/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            div1/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.360ns (52.212%)  route 0.329ns (47.788%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pll_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pll_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  pll_1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.589    -0.540    div1/CLK
    SLICE_X0Y17          FDCE                                         r  div1/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  div1/counter_reg[11]/Q
                         net (fo=2, routed)           0.168    -0.231    div1/counter[11]
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.120 r  div1/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.162     0.041    div1/data0[11]
    SLICE_X0Y17          LUT2 (Prop_lut2_I1_O)        0.108     0.149 r  div1/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     0.149    div1/counter_0[11]
    SLICE_X0Y17          FDCE                                         r  div1/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pll_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    pll_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  pll_1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.858    -0.311    div1/CLK
    SLICE_X0Y17          FDCE                                         r  div1/counter_reg[11]/C
                         clock pessimism             -0.230    -0.540    
    SLICE_X0Y17          FDCE (Hold_fdce_C_D)         0.092    -0.448    div1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 div1/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            div1/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.395ns (55.072%)  route 0.322ns (44.928%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pll_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pll_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  pll_1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.589    -0.540    div1/CLK
    SLICE_X0Y17          FDCE                                         r  div1/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  div1/counter_reg[11]/Q
                         net (fo=2, routed)           0.168    -0.231    div1/counter[11]
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.087 r  div1/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.154     0.067    div1/data0[12]
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.110     0.177 r  div1/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     0.177    div1/counter_0[12]
    SLICE_X0Y16          FDCE                                         r  div1/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pll_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    pll_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  pll_1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.859    -0.310    div1/CLK
    SLICE_X0Y16          FDCE                                         r  div1/counter_reg[12]/C
                         clock pessimism             -0.216    -0.525    
    SLICE_X0Y16          FDCE (Hold_fdce_C_D)         0.091    -0.434    div1/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 div1/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            div1/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.417ns (56.166%)  route 0.325ns (43.834%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pll_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pll_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  pll_1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.591    -0.538    div1/CLK
    SLICE_X2Y14          FDCE                                         r  div1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.148    -0.390 r  div1/counter_reg[8]/Q
                         net (fo=2, routed)           0.114    -0.276    div1/counter[8]
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.161    -0.115 r  div1/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.212     0.096    div1/data0[8]
    SLICE_X2Y14          LUT2 (Prop_lut2_I1_O)        0.108     0.204 r  div1/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.204    div1/counter_0[8]
    SLICE_X2Y14          FDCE                                         r  div1/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pll_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    pll_1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  pll_1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.861    -0.308    div1/CLK
    SLICE_X2Y14          FDCE                                         r  div1/counter_reg[8]/C
                         clock pessimism             -0.231    -0.538    
    SLICE_X2Y14          FDCE (Hold_fdce_C_D)         0.131    -0.407    div1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.611    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 71.429 }
Period(ns):         142.857
Sources:            { pll_1/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         142.857     140.702    BUFGCTRL_X0Y0   pll_1/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         142.857     141.608    PLLE2_ADV_X1Y0  pll_1/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         142.857     141.857    SLICE_X2Y16     div1/counter_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         142.857     141.857    SLICE_X0Y17     div1/counter_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         142.857     141.857    SLICE_X0Y17     div1/counter_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         142.857     141.857    SLICE_X0Y16     div1/counter_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         142.857     141.857    SLICE_X0Y17     div1/counter_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         142.857     141.857    SLICE_X0Y16     div1/counter_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         142.857     141.857    SLICE_X2Y16     div1/counter_reg[15]/C
Min Period        n/a     FDCE/C             n/a            1.000         142.857     141.857    SLICE_X0Y16     div1/counter_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       142.857     17.143     PLLE2_ADV_X1Y0  pll_1/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         71.429      70.929     SLICE_X2Y16     div1/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         71.429      70.929     SLICE_X0Y17     div1/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         71.429      70.929     SLICE_X0Y17     div1/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         71.429      70.929     SLICE_X0Y16     div1/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         71.429      70.929     SLICE_X0Y17     div1/counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         71.429      70.929     SLICE_X0Y16     div1/counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         71.429      70.929     SLICE_X2Y16     div1/counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         71.429      70.929     SLICE_X0Y16     div1/counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         71.429      70.929     SLICE_X0Y17     div1/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         71.429      70.929     SLICE_X0Y17     div1/counter_reg[18]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         71.429      70.929     SLICE_X2Y16     div1/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         71.429      70.929     SLICE_X0Y17     div1/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         71.429      70.929     SLICE_X0Y17     div1/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         71.429      70.929     SLICE_X0Y16     div1/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         71.429      70.929     SLICE_X0Y17     div1/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         71.429      70.929     SLICE_X0Y16     div1/counter_reg[14]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         71.429      70.929     SLICE_X2Y16     div1/counter_reg[15]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         71.429      70.929     SLICE_X0Y16     div1/counter_reg[16]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         71.429      70.929     SLICE_X0Y17     div1/counter_reg[17]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         71.429      70.929     SLICE_X0Y17     div1/counter_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll_1/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1   pll_1/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  pll_1/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  pll_1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  pll_1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  pll_1/inst/plle2_adv_inst/CLKFBOUT



