# Synchronous Buffer

This is a Verilog design of a synchronous buffer that transfer input state to output at  positive edge of clock.

##Tools

VS Code
GTKWave
Icarus Verilog