Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Mon Apr 18 22:36:21 2016
| Host         : ubuntu running 64-bit Ubuntu 14.04.1 LTS
| Command      : report_control_sets -verbose -file exam_wrapper_control_sets_placed.rpt
| Design       : exam_wrapper
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    12 |
| Minimum Number of register sites lost to control set restrictions |    52 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              66 |           28 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               6 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------+-----------------------------------------------+------------------+----------------+
|  Clock Signal  |         Enable Signal        |                Set/Reset Signal               | Slice Load Count | Bel Load Count |
+----------------+------------------------------+-----------------------------------------------+------------------+----------------+
| ~clk_IBUF_BUFG |                              |                                               |                1 |              3 |
| ~clk_IBUF_BUFG |                              | exam_i/resetCircuit_0/U0/data_out[11]_i_1_n_0 |                2 |              4 |
| ~clk_IBUF_BUFG |                              | exam_i/resetCircuit_0/U0/data_out[15]_i_1_n_0 |                1 |              4 |
| ~clk_IBUF_BUFG |                              | exam_i/resetCircuit_0/U0/data_out[19]_i_1_n_0 |                1 |              4 |
| ~clk_IBUF_BUFG |                              | exam_i/resetCircuit_0/U0/data_out[23]_i_1_n_0 |                1 |              4 |
| ~clk_IBUF_BUFG |                              | exam_i/resetCircuit_0/U0/data_out[27]_i_1_n_0 |                1 |              4 |
| ~clk_IBUF_BUFG |                              | exam_i/resetCircuit_0/U0/data_out[31]_i_1_n_0 |                2 |              4 |
| ~clk_IBUF_BUFG |                              | exam_i/resetCircuit_0/U0/data_out[3]_i_1_n_0  |                2 |              4 |
| ~clk_IBUF_BUFG |                              | exam_i/resetCircuit_0/U0/data_out[7]_i_1_n_0  |                2 |              4 |
| ~clk_IBUF_BUFG | exam_i/ROM_Reader1_0/U0/E[0] | btnC_IBUF                                     |                1 |              6 |
|  clk_IBUF_BUFG |                              |                                               |                5 |             17 |
| ~clk_IBUF_BUFG |                              | btnC_IBUF                                     |               16 |             34 |
+----------------+------------------------------+-----------------------------------------------+------------------+----------------+


