# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
SetActiveLib -work
comp -include "$dsn\src\TwosComplementProblem.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\TwosComplementProblem\TwosComplementProblem\src\TwosComplementProblem.vhd
# Compile Entity "TwosComplementProblem"
# Compile Architecture "TwosComplementProblem" of Entity "TwosComplementProblem"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
comp -include "$dsn\src\TestBench\twoscomplementproblem_TB.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\TwosComplementProblem\TwosComplementProblem\src\TestBench\twoscomplementproblem_TB.vhd
# Compile Entity "twoscomplementproblem_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "twoscomplementproblem_tb"
# Compile Configuration "TESTBENCH_FOR_twoscomplementproblem"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
asim +access +r TESTBENCH_FOR_twoscomplementproblem 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6045 kB (elbread=1023 elab2=4673 kernel=348 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\TwosComplementProblem\TwosComplementProblem\src\wave.asdb
#  03:29 ».Ÿ, Å‰Ã‘‰»Â, 17 ¬»«‰ 1397
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_twoscomplementproblem
wave 
wave -noreg Input
wave -noreg Output
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\twoscomplementproblem_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_twoscomplementproblem 
# 2 signal(s) traced.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
#  Simulation has been stopped
acom -O3 -work TwosComplementProblem -2002  $dsn/src/TwosComplementProblem.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\TwosComplementProblem\TwosComplementProblem\src\TwosComplementProblem.vhd
# Compile Entity "TwosComplementProblem"
# Compile Architecture "TwosComplementProblem" of Entity "TwosComplementProblem"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -work TwosComplementProblem -2002  $dsn/src/TestBench/twoscomplementproblem_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\TwosComplementProblem\TwosComplementProblem\src\TestBench\twoscomplementproblem_TB.vhd
# Compile Entity "twoscomplementproblem_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "twoscomplementproblem_tb"
# Compile Configuration "TESTBENCH_FOR_twoscomplementproblem"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
SetActiveLib -work
comp -include "$dsn\src\TwosComplementProblem.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\TwosComplementProblem\TwosComplementProblem\src\TwosComplementProblem.vhd
# Compile Entity "TwosComplementProblem"
# Compile Architecture "TwosComplementProblem" of Entity "TwosComplementProblem"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
comp -include "$dsn\src\TestBench\twoscomplementproblem_TB.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\TwosComplementProblem\TwosComplementProblem\src\TestBench\twoscomplementproblem_TB.vhd
# Compile Entity "twoscomplementproblem_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "twoscomplementproblem_tb"
# Compile Configuration "TESTBENCH_FOR_twoscomplementproblem"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
asim +access +r TESTBENCH_FOR_twoscomplementproblem 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6045 kB (elbread=1023 elab2=4673 kernel=348 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\TwosComplementProblem\TwosComplementProblem\src\wave.asdb
#  03:32 ».Ÿ, Å‰Ã‘‰»Â, 17 ¬»«‰ 1397
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_twoscomplementproblem
wave 
wave -noreg Input
wave -noreg Output
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\twoscomplementproblem_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_twoscomplementproblem 
# 2 signal(s) traced.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
#  Simulation has been stopped
# Adding file C:\My_Designs\TwosComplementProblem\TwosComplementProblem\src\untitled.asdb ... Done
# Adding file C:\My_Designs\TwosComplementProblem\TwosComplementProblem\src\untitled.awc ... Done
acom -O3 -work TwosComplementProblem -2002  $dsn/src/TestBench/twoscomplementproblem_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\TwosComplementProblem\TwosComplementProblem\src\TestBench\twoscomplementproblem_TB.vhd
# Compile Entity "twoscomplementproblem_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "twoscomplementproblem_tb"
# Compile Configuration "TESTBENCH_FOR_twoscomplementproblem"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
SetActiveLib -work
comp -include "$dsn\src\TwosComplementProblem.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\TwosComplementProblem\TwosComplementProblem\src\TwosComplementProblem.vhd
# Compile Entity "TwosComplementProblem"
# Compile Architecture "TwosComplementProblem" of Entity "TwosComplementProblem"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
comp -include "$dsn\src\TestBench\twoscomplementproblem_TB.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\TwosComplementProblem\TwosComplementProblem\src\TestBench\twoscomplementproblem_TB.vhd
# Compile Entity "twoscomplementproblem_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "twoscomplementproblem_tb"
# Compile Configuration "TESTBENCH_FOR_twoscomplementproblem"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
asim +access +r TESTBENCH_FOR_twoscomplementproblem 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6045 kB (elbread=1023 elab2=4673 kernel=348 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\TwosComplementProblem\TwosComplementProblem\src\wave.asdb
#  03:43 ».Ÿ, Å‰Ã‘‰»Â, 17 ¬»«‰ 1397
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_twoscomplementproblem
wave 
wave -noreg Input
wave -noreg Output
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\twoscomplementproblem_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_twoscomplementproblem 
# 2 signal(s) traced.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
#  Simulation has been stopped
acom -O3 -work TwosComplementProblem -2002  $dsn/src/TestBench/twoscomplementproblem_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\TwosComplementProblem\TwosComplementProblem\src\TestBench\twoscomplementproblem_TB.vhd
# Compile Entity "twoscomplementproblem_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "twoscomplementproblem_tb"
# Compile Configuration "TESTBENCH_FOR_twoscomplementproblem"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
SetActiveLib -work
comp -include "$dsn\src\TwosComplementProblem.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\TwosComplementProblem\TwosComplementProblem\src\TwosComplementProblem.vhd
# Compile Entity "TwosComplementProblem"
# Compile Architecture "TwosComplementProblem" of Entity "TwosComplementProblem"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
comp -include "$dsn\src\TestBench\twoscomplementproblem_TB.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\TwosComplementProblem\TwosComplementProblem\src\TestBench\twoscomplementproblem_TB.vhd
# Compile Entity "twoscomplementproblem_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "twoscomplementproblem_tb"
# Compile Configuration "TESTBENCH_FOR_twoscomplementproblem"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
asim +access +r TESTBENCH_FOR_twoscomplementproblem 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6046 kB (elbread=1023 elab2=4674 kernel=348 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\TwosComplementProblem\TwosComplementProblem\src\wave.asdb
#  03:46 ».Ÿ, Å‰Ã‘‰»Â, 17 ¬»«‰ 1397
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_twoscomplementproblem
wave 
wave -noreg Input
wave -noreg Output
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\twoscomplementproblem_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_twoscomplementproblem 
# 2 signal(s) traced.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
#  Simulation has been stopped
acom -O3 -work TwosComplementProblem -2002  $dsn/src/TestBench/twoscomplementproblem_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\TwosComplementProblem\TwosComplementProblem\src\TestBench\twoscomplementproblem_TB.vhd
# Compile Entity "twoscomplementproblem_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "twoscomplementproblem_tb"
# Compile Configuration "TESTBENCH_FOR_twoscomplementproblem"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
SetActiveLib -work
comp -include "$dsn\src\TwosComplementProblem.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\TwosComplementProblem\TwosComplementProblem\src\TwosComplementProblem.vhd
# Compile Entity "TwosComplementProblem"
# Compile Architecture "TwosComplementProblem" of Entity "TwosComplementProblem"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
comp -include "$dsn\src\TestBench\twoscomplementproblem_TB.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\My_Designs\TwosComplementProblem\TwosComplementProblem\src\TestBench\twoscomplementproblem_TB.vhd
# Compile Entity "twoscomplementproblem_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "twoscomplementproblem_tb"
# Compile Configuration "TESTBENCH_FOR_twoscomplementproblem"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
asim +access +r TESTBENCH_FOR_twoscomplementproblem 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6046 kB (elbread=1023 elab2=4674 kernel=348 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\TwosComplementProblem\TwosComplementProblem\src\wave.asdb
#  03:49 ».Ÿ, Å‰Ã‘‰»Â, 17 ¬»«‰ 1397
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_twoscomplementproblem
wave 
wave -noreg Input
wave -noreg Output
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\twoscomplementproblem_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_twoscomplementproblem 
# 2 signal(s) traced.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
#  Simulation has been stopped
# Adding file C:\My_Designs\TwosComplementProblem\TwosComplementProblem\src\untitled.asdb ... Done
# Adding file C:\My_Designs\TwosComplementProblem\TwosComplementProblem\src\untitled.awc ... Done
