# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-y /home/luwenhao/projects/chiplab/IP/myCPU -y /home/luwenhao/projects/chiplab/IP/CONFREG -y /home/luwenhao/projects/chiplab/IP/AXI_DELAY_RAND -y /home/luwenhao/projects/chiplab/IP/AXI_SRAM_BRIDGE -y /home/luwenhao/projects/chiplab/IP/AMBA -y /home/luwenhao/projects/chiplab/IP/APB_DEV -y /home/luwenhao/projects/chiplab/IP/APB_DEV/URT -y /home/luwenhao/projects/chiplab/IP/APB_DEV/NAND -y ../testbench -y /home/luwenhao/projects/chiplab/chip/soc_demo/sim --trace-fst --savable --threads 1 -O3 -Wno-fatal -DSIMU -DSIMULATION=1 -Wall --trace -cc -DDIFFTEST_EN simu_top.v difftest.v /home/luwenhao/projects/chiplab/IP/myCPU/Ram.v /home/luwenhao/projects/chiplab/IP/myCPU/mycpu.v /home/luwenhao/projects/chiplab/IP/myCPU/mycpu_top.v /home/luwenhao/projects/chiplab/IP/CONFREG/confreg_sim.v /home/luwenhao/projects/chiplab/IP/AXI_DELAY_RAND/soc_axi_delay_rand.v /home/luwenhao/projects/chiplab/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v /home/luwenhao/projects/chiplab/IP/AMBA/axi2apb.v /home/luwenhao/projects/chiplab/IP/AMBA/axi_mux_sim.v /home/luwenhao/projects/chiplab/IP/APB_DEV/apb_dev_top.v /home/luwenhao/projects/chiplab/IP/APB_DEV/apb_mux2.v /home/luwenhao/projects/chiplab/IP/APB_DEV/URT/raminfr.v /home/luwenhao/projects/chiplab/IP/APB_DEV/URT/uart_receiver.v /home/luwenhao/projects/chiplab/IP/APB_DEV/URT/uart_regs.v /home/luwenhao/projects/chiplab/IP/APB_DEV/URT/uart_rfifo.v /home/luwenhao/projects/chiplab/IP/APB_DEV/URT/uart_sync_flops.v /home/luwenhao/projects/chiplab/IP/APB_DEV/URT/uart_tfifo.v /home/luwenhao/projects/chiplab/IP/APB_DEV/URT/uart_top.v /home/luwenhao/projects/chiplab/IP/APB_DEV/URT/uart_transmitter.v /home/luwenhao/projects/chiplab/IP/APB_DEV/NAND/nand.v"
S      9436   299286  1711847674   479131565  1711847674   479131565 "../testbench/difftest.v"
S      4003   299310  1711847674   479131565  1711847674   479131565 "../testbench/simu_top.v"
S     33567   299018  1711847674   269131596  1711847674   269131596 "/home/luwenhao/projects/chiplab/IP/AMBA/axi2apb.v"
S     31969   299020  1711847674   269131596  1711847674   269131596 "/home/luwenhao/projects/chiplab/IP/AMBA/axi_mux_sim.v"
S     77690   299024  1711847674   269131596  1711847674   269131596 "/home/luwenhao/projects/chiplab/IP/APB_DEV/NAND/nand.v"
S      2451   299026  1711847674   269131596  1711847674   269131596 "/home/luwenhao/projects/chiplab/IP/APB_DEV/URT/raminfr.v"
S      4885   299027  1711847674   269131596  1711847674   269131596 "/home/luwenhao/projects/chiplab/IP/APB_DEV/URT/uart_defines.h"
S     11576   299028  1711847674   269131596  1711847674   269131596 "/home/luwenhao/projects/chiplab/IP/APB_DEV/URT/uart_receiver.v"
S     18592   299029  1711847674   269131596  1711847674   269131596 "/home/luwenhao/projects/chiplab/IP/APB_DEV/URT/uart_regs.v"
S      5178   299030  1711847674   269131596  1711847674   269131596 "/home/luwenhao/projects/chiplab/IP/APB_DEV/URT/uart_rfifo.v"
S      2831   299031  1711847674   269131596  1711847674   269131596 "/home/luwenhao/projects/chiplab/IP/APB_DEV/URT/uart_sync_flops.v"
S      3598   299032  1711847674   269131596  1711847674   269131596 "/home/luwenhao/projects/chiplab/IP/APB_DEV/URT/uart_tfifo.v"
S      3471   299033  1711847674   269131596  1711847674   269131596 "/home/luwenhao/projects/chiplab/IP/APB_DEV/URT/uart_top.v"
S      8347   299034  1711847674   269131596  1711847674   269131596 "/home/luwenhao/projects/chiplab/IP/APB_DEV/URT/uart_transmitter.v"
S     12956   299035  1711847674   269131596  1711847674   269131596 "/home/luwenhao/projects/chiplab/IP/APB_DEV/apb_dev_top.v"
S      6307   299038  1711847674   269131596  1711847674   269131596 "/home/luwenhao/projects/chiplab/IP/APB_DEV/apb_mux2.v"
S      4053   299039  1711847674   269131596  1711847674   269131596 "/home/luwenhao/projects/chiplab/IP/APB_DEV/nand_module.v"
S      8630   299041  1711847674   269131596  1711847674   269131596 "/home/luwenhao/projects/chiplab/IP/AXI_DELAY_RAND/soc_axi_delay_rand.v"
S     20670   299043  1711847674   269131596  1711847674   269131596 "/home/luwenhao/projects/chiplab/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v"
S     23583   299047  1711847674   269131596  1711847674   269131596 "/home/luwenhao/projects/chiplab/IP/CONFREG/confreg_sim.v"
S      4419   865822  1714639841   239566219  1714639841   239566219 "/home/luwenhao/projects/chiplab/IP/myCPU/Ram.v"
S   2989276   865815  1715167057   846763859  1715167057   846763859 "/home/luwenhao/projects/chiplab/IP/myCPU/mycpu.v"
S     57222   865888  1714637477   509690193  1714637477   509690193 "/home/luwenhao/projects/chiplab/IP/myCPU/mycpu_top.v"
S      3536   299181  1711847674   439131570  1711847674   439131570 "/home/luwenhao/projects/chiplab/chip/soc_demo/sim/config.h"
S     34342   299182  1711847674   439131570  1711847674   439131570 "/home/luwenhao/projects/chiplab/chip/soc_demo/sim/soc_top.v"
S  10080712     6892  1711681400   337170500  1711681400   337170500 "/usr/local/bin/verilator_bin"
T      6055    25585  1715174357   496109060  1715174357   496109060 "obj_dir/Vsimu_top.cpp"
T      4064    25582  1715174357   496109060  1715174357   496109060 "obj_dir/Vsimu_top.h"
T      1509    26498  1715174357   726108710  1715174357   726108710 "obj_dir/Vsimu_top.mk"
T     75176    25580  1715174357   486109074  1715174357   486109074 "obj_dir/Vsimu_top__ConstPool_0.cpp"
T       684    25578  1715174357   486109074  1715174357   486109074 "obj_dir/Vsimu_top__Dpi.cpp"
T      2822    25576  1715174357   486109074  1715174357   486109074 "obj_dir/Vsimu_top__Dpi.h"
T      1500    25567  1715174357   486109074  1715174357   486109074 "obj_dir/Vsimu_top__Syms.cpp"
T      1354    25571  1715174357   486109074  1715174357   486109074 "obj_dir/Vsimu_top__Syms.h"
T   1364419    26465  1715174357   726108710  1715174357   726108710 "obj_dir/Vsimu_top__Trace__0.cpp"
T   2524543    26455  1715174357   706108741  1715174357   706108741 "obj_dir/Vsimu_top__Trace__0__Slow.cpp"
T    266476    26482  1715174357   726108710  1715174357   726108710 "obj_dir/Vsimu_top__Trace__1.cpp"
T    274340    26461  1715174357   716108727  1715174357   716108727 "obj_dir/Vsimu_top__Trace__1__Slow.cpp"
T    633035    25587  1715174357   496109060  1715174357   496109060 "obj_dir/Vsimu_top___024root.h"
T    683742    26309  1715174357   596108909  1715174357   596108909 "obj_dir/Vsimu_top___024root__DepSet_h01c9ced2__0.cpp"
T    863888    26340  1715174357   606108892  1715174357   606108892 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__0.cpp"
T   1743883    25593  1715174357   536108998  1715174357   536108998 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__0__Slow.cpp"
T   1377425    26346  1715174357   626108861  1715174357   626108861 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__1.cpp"
T   1894158    25595  1715174357   556108968  1715174357   556108968 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__1__Slow.cpp"
T    942853    26363  1715174357   626108861  1715174357   626108861 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__2.cpp"
T   1607711    26211  1715174357   576108937  1715174357   576108937 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__2__Slow.cpp"
T   1705894    26368  1715174357   656108816  1715174357   656108816 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__3.cpp"
T   1849051    26379  1715174357   666108803  1715174357   666108803 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__4.cpp"
T    707978    26405  1715174357   676108786  1715174357   676108786 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__5.cpp"
T   1094546    25591  1715174357   516109030  1715174357   516109030 "obj_dir/Vsimu_top___024root__Slow.cpp"
T       791    25589  1715174357   496109060  1715174357   496109060 "obj_dir/Vsimu_top___024unit.h"
T       525    26440  1715174357   676108786  1715174357   676108786 "obj_dir/Vsimu_top___024unit__DepSet_h82bd2113__0__Slow.cpp"
T     19168    26443  1715174357   676108786  1715174357   676108786 "obj_dir/Vsimu_top___024unit__DepSet_hf2f07682__0.cpp"
T      1096    26431  1715174357   676108786  1715174357   676108786 "obj_dir/Vsimu_top___024unit__Slow.cpp"
T      2650    26507  1715174357   726108710  1715174357   726108710 "obj_dir/Vsimu_top__ver.d"
T         0        0  1715174357   726108710  1715174357   726108710 "obj_dir/Vsimu_top__verFiles.dat"
T      2393    26486  1715174357   726108710  1715174357   726108710 "obj_dir/Vsimu_top_classes.mk"
