

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Sun Mar 12 18:04:37 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        matrixmul_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  13.33 ns|  2.862 ns|     3.60 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17|  0.227 us|  0.227 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col  |       15|       15|         8|          1|          1|     9|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     2|        -|       -|    -|
|Expression           |        -|     -|        0|      87|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     0|        0|      40|    -|
|Memory               |        0|     -|       24|      27|    0|
|Multiplexer          |        -|     -|        -|      99|    -|
|Register             |        -|     -|      210|      64|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     2|      234|     317|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+----+---+----+-----+
    |       Instance      |      Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+------------------+---------+----+---+----+-----+
    |mul_8s_8s_16_1_1_U1  |mul_8s_8s_16_1_1  |        0|   0|  0|  40|    0|
    +---------------------+------------------+---------+----+---+----+-----+
    |Total                |                  |        0|   0|  0|  40|    0|
    +---------------------+------------------+---------+----+---+----+-----+

    * DSP: 
    +---------------------------------+------------------------------+--------------+
    |             Instance            |            Module            |  Expression  |
    +---------------------------------+------------------------------+--------------+
    |mac_muladd_8s_8s_16ns_16_4_1_U3  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U2   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    +---------------------------------+------------------------------+--------------+

    * Memory: 
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |b_copy_U    |b_copy_RAM_AUTO_1R1W  |        0|  8|   9|    0|     3|    8|     1|           24|
    |b_copy_1_U  |b_copy_RAM_AUTO_1R1W  |        0|  8|   9|    0|     3|    8|     1|           24|
    |b_copy_2_U  |b_copy_RAM_AUTO_1R1W  |        0|  8|   9|    0|     3|    8|     1|           24|
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                      |        0| 24|  27|    0|     9|   24|     3|           72|
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln63_1_fu_219_p2              |         +|   0|  0|   9|           2|           1|
    |add_ln63_fu_193_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln65_fu_259_p2                |         +|   0|  0|   9|           2|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_condition_221                  |       and|   0|  0|   2|           1|           1|
    |cmp144_fu_231_p2                  |      icmp|   0|  0|   8|           2|           1|
    |cmp14_mid1_fu_225_p2              |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln63_fu_187_p2               |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln65_fu_205_p2               |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln70_fu_253_p2               |      icmp|   0|  0|   8|           2|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |select_ln58_1_fu_237_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln58_fu_211_p3             |    select|   0|  0|   2|           1|           1|
    |select_ln63_fu_245_p3             |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  87|          28|          22|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |a_blk_n                               |   9|          2|    1|          2|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    4|          8|
    |ap_sig_allocacmp_j_load               |   9|          2|    2|          4|
    |b_blk_n                               |   9|          2|    1|          2|
    |i_fu_70                               |   9|          2|    2|          4|
    |indvar_flatten_fu_74                  |   9|          2|    4|          8|
    |j_fu_66                               |   9|          2|    2|          4|
    |res_blk_n                             |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  99|         22|   21|         42|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |a_row_1_fu_82                     |   8|   0|    8|          0|
    |a_row_1_load_reg_482              |   8|   0|    8|          0|
    |a_row_2_fu_86                     |   8|   0|    8|          0|
    |a_row_fu_78                       |   8|   0|    8|          0|
    |a_row_load_reg_477                |   8|   0|    8|          0|
    |a_row_load_reg_477_pp0_iter4_reg  |   8|   0|    8|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |b_copy_1_addr_reg_467             |   2|   0|    2|          0|
    |b_copy_2_addr_reg_472             |   2|   0|    2|          0|
    |b_copy_addr_reg_462               |   2|   0|    2|          0|
    |i_fu_70                           |   2|   0|    2|          0|
    |icmp_ln70_reg_458                 |   1|   0|    1|          0|
    |icmp_ln70_reg_458_pp0_iter1_reg   |   1|   0|    1|          0|
    |indvar_flatten_fu_74              |   4|   0|    4|          0|
    |j_fu_66                           |   2|   0|    2|          0|
    |select_ln58_1_reg_454             |   1|   0|    1|          0|
    |select_ln58_reg_449               |   2|   0|    2|          0|
    |b_copy_1_addr_reg_467             |  64|  32|    2|          0|
    |b_copy_addr_reg_462               |  64|  32|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 210|  64|   86|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|b_dout      |   in|   24|     ap_fifo|             b|       pointer|
|b_empty_n   |   in|    1|     ap_fifo|             b|       pointer|
|b_read      |  out|    1|     ap_fifo|             b|       pointer|
|a_dout      |   in|   24|     ap_fifo|             a|       pointer|
|a_empty_n   |   in|    1|     ap_fifo|             a|       pointer|
|a_read      |  out|    1|     ap_fifo|             a|       pointer|
|res_din     |  out|   16|     ap_fifo|           res|       pointer|
|res_full_n  |   in|    1|     ap_fifo|           res|       pointer|
|res_write   |  out|    1|     ap_fifo|           res|       pointer|
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.44>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 11 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%a_row = alloca i32 1"   --->   Operation 14 'alloca' 'a_row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%a_row_1 = alloca i32 1"   --->   Operation 15 'alloca' 'a_row_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%a_row_2 = alloca i32 1"   --->   Operation 16 'alloca' 'a_row_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 17 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %a, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %a"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %b, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %b"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %res, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %res"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.66ns)   --->   "%b_copy = alloca i64 1" [matrixmul.cpp:59]   --->   Operation 24 'alloca' 'b_copy' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 25 [1/1] (0.66ns)   --->   "%b_copy_1 = alloca i64 1" [matrixmul.cpp:59]   --->   Operation 25 'alloca' 'b_copy_1' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 26 [1/1] (0.66ns)   --->   "%b_copy_2 = alloca i64 1" [matrixmul.cpp:59]   --->   Operation 26 'alloca' 'b_copy_2' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln63 = store i4 0, i4 %indvar_flatten" [matrixmul.cpp:63]   --->   Operation 27 'store' 'store_ln63' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln63 = store i2 0, i2 %i" [matrixmul.cpp:63]   --->   Operation 28 'store' 'store_ln63' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln63 = store i2 0, i2 %j" [matrixmul.cpp:63]   --->   Operation 29 'store' 'store_ln63' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln63 = br void %for.body4" [matrixmul.cpp:63]   --->   Operation 30 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i4 %indvar_flatten" [matrixmul.cpp:63]   --->   Operation 31 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.65ns)   --->   "%icmp_ln63 = icmp_eq  i4 %indvar_flatten_load, i4 9" [matrixmul.cpp:63]   --->   Operation 32 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.70ns)   --->   "%add_ln63 = add i4 %indvar_flatten_load, i4 1" [matrixmul.cpp:63]   --->   Operation 33 'add' 'add_ln63' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %for.inc56, void %for.end58" [matrixmul.cpp:63]   --->   Operation 34 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [matrixmul.cpp:65]   --->   Operation 35 'load' 'j_load' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%i_load = load i2 %i" [matrixmul.cpp:63]   --->   Operation 36 'load' 'i_load' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.34ns)   --->   "%icmp_ln65 = icmp_eq  i2 %j_load, i2 3" [matrixmul.cpp:65]   --->   Operation 37 'icmp' 'icmp_ln65' <Predicate = (!icmp_ln63)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.27ns)   --->   "%select_ln58 = select i1 %icmp_ln65, i2 0, i2 %j_load" [matrixmul.cpp:58]   --->   Operation 38 'select' 'select_ln58' <Predicate = (!icmp_ln63)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.43ns)   --->   "%add_ln63_1 = add i2 %i_load, i2 1" [matrixmul.cpp:63]   --->   Operation 39 'add' 'add_ln63_1' <Predicate = (!icmp_ln63)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.34ns)   --->   "%cmp14_mid1 = icmp_eq  i2 %add_ln63_1, i2 0" [matrixmul.cpp:63]   --->   Operation 40 'icmp' 'cmp14_mid1' <Predicate = (!icmp_ln63)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.34ns)   --->   "%cmp144 = icmp_eq  i2 %i_load, i2 0" [matrixmul.cpp:63]   --->   Operation 41 'icmp' 'cmp144' <Predicate = (!icmp_ln63)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.27ns)   --->   "%select_ln58_1 = select i1 %icmp_ln65, i1 %cmp14_mid1, i1 %cmp144" [matrixmul.cpp:58]   --->   Operation 42 'select' 'select_ln58_1' <Predicate = (!icmp_ln63)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.27ns)   --->   "%select_ln63 = select i1 %icmp_ln65, i2 %add_ln63_1, i2 %i_load" [matrixmul.cpp:63]   --->   Operation 43 'select' 'select_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.34ns)   --->   "%icmp_ln70 = icmp_eq  i2 %select_ln58, i2 0" [matrixmul.cpp:70]   --->   Operation 44 'icmp' 'icmp_ln70' <Predicate = (!icmp_ln63)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %if.end, void %for.inc" [matrixmul.cpp:70]   --->   Operation 45 'br' 'br_ln70' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %select_ln58_1, void %for.inc45, void %for.inc29" [matrixmul.cpp:75]   --->   Operation 46 'br' 'br_ln75' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.43ns)   --->   "%add_ln65 = add i2 %select_ln58, i2 1" [matrixmul.cpp:65]   --->   Operation 47 'add' 'add_ln65' <Predicate = (!icmp_ln63)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.38ns)   --->   "%store_ln65 = store i4 %add_ln63, i4 %indvar_flatten" [matrixmul.cpp:65]   --->   Operation 48 'store' 'store_ln65' <Predicate = (!icmp_ln63)> <Delay = 0.38>
ST_1 : Operation 49 [1/1] (0.38ns)   --->   "%store_ln65 = store i2 %select_ln63, i2 %i" [matrixmul.cpp:65]   --->   Operation 49 'store' 'store_ln65' <Predicate = (!icmp_ln63)> <Delay = 0.38>
ST_1 : Operation 50 [1/1] (0.38ns)   --->   "%store_ln65 = store i2 %add_ln65, i2 %j" [matrixmul.cpp:65]   --->   Operation 50 'store' 'store_ln65' <Predicate = (!icmp_ln63)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.09>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Row_Col_str"   --->   Operation 51 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 52 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i2 %select_ln58" [matrixmul.cpp:65]   --->   Operation 53 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specpipeline_ln66 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [matrixmul.cpp:66]   --->   Operation 54 'specpipeline' 'specpipeline_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [matrixmul.cpp:58]   --->   Operation 55 'specloopname' 'specloopname_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%b_copy_addr = getelementptr i8 %b_copy, i64 0, i64 %zext_ln65" [matrixmul.cpp:80]   --->   Operation 56 'getelementptr' 'b_copy_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%b_copy_1_addr = getelementptr i8 %b_copy_1, i64 0, i64 %zext_ln65" [matrixmul.cpp:80]   --->   Operation 57 'getelementptr' 'b_copy_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%b_copy_2_addr = getelementptr i8 %b_copy_2, i64 0, i64 %zext_ln65" [matrixmul.cpp:80]   --->   Operation 58 'getelementptr' 'b_copy_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.42ns)   --->   "%b_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %b" [matrixmul.cpp:77]   --->   Operation 59 'read' 'b_read' <Predicate = (select_ln58_1)> <Delay = 1.42> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i24 %b_read" [matrixmul.cpp:77]   --->   Operation 60 'trunc' 'trunc_ln77' <Predicate = (select_ln58_1)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.66ns)   --->   "%store_ln77 = store i8 %trunc_ln77, i2 %b_copy_addr" [matrixmul.cpp:77]   --->   Operation 61 'store' 'store_ln77' <Predicate = (select_ln58_1)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %b_read, i32 8, i32 15" [matrixmul.cpp:77]   --->   Operation 62 'partselect' 'tmp' <Predicate = (select_ln58_1)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.66ns)   --->   "%store_ln77 = store i8 %tmp, i2 %b_copy_1_addr" [matrixmul.cpp:77]   --->   Operation 63 'store' 'store_ln77' <Predicate = (select_ln58_1)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %b_read, i32 16, i32 23" [matrixmul.cpp:77]   --->   Operation 64 'partselect' 'tmp_s' <Predicate = (select_ln58_1)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.66ns)   --->   "%store_ln77 = store i8 %tmp_s, i2 %b_copy_2_addr" [matrixmul.cpp:77]   --->   Operation 65 'store' 'store_ln77' <Predicate = (select_ln58_1)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln77 = br void %for.inc45" [matrixmul.cpp:77]   --->   Operation 66 'br' 'br_ln77' <Predicate = (select_ln58_1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.42>
ST_3 : Operation 67 [1/1] (1.42ns)   --->   "%a_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %a" [matrixmul.cpp:72]   --->   Operation 67 'read' 'a_read' <Predicate = (icmp_ln70)> <Delay = 1.42> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%a_row_3 = trunc i24 %a_read" [matrixmul.cpp:72]   --->   Operation 68 'trunc' 'a_row_3' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%a_row_4 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %a_read, i32 8, i32 15" [matrixmul.cpp:72]   --->   Operation 69 'partselect' 'a_row_4' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%a_row_5 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %a_read, i32 16, i32 23" [matrixmul.cpp:72]   --->   Operation 70 'partselect' 'a_row_5' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln72 = store i8 %a_row_5, i8 %a_row_2" [matrixmul.cpp:72]   --->   Operation 71 'store' 'store_ln72' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%store_ln72 = store i8 %a_row_4, i8 %a_row_1" [matrixmul.cpp:72]   --->   Operation 72 'store' 'store_ln72' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln72 = store i8 %a_row_3, i8 %a_row" [matrixmul.cpp:72]   --->   Operation 73 'store' 'store_ln72' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln72 = br void %if.end" [matrixmul.cpp:72]   --->   Operation 74 'br' 'br_ln72' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 75 [2/2] (0.66ns)   --->   "%b_copy_2_load = load i2 %b_copy_2_addr" [matrixmul.cpp:80]   --->   Operation 75 'load' 'b_copy_2_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>

State 4 <SV = 3> <Delay = 1.66>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%a_row_load = load i8 %a_row" [matrixmul.cpp:82]   --->   Operation 76 'load' 'a_row_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%a_row_1_load = load i8 %a_row_1" [matrixmul.cpp:82]   --->   Operation 77 'load' 'a_row_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%a_row_2_load = load i8 %a_row_2" [matrixmul.cpp:82]   --->   Operation 78 'load' 'a_row_2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [2/2] (0.66ns)   --->   "%b_copy_1_load = load i2 %b_copy_1_addr" [matrixmul.cpp:80]   --->   Operation 79 'load' 'b_copy_1_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln82_4 = sext i8 %a_row_2_load" [matrixmul.cpp:82]   --->   Operation 80 'sext' 'sext_ln82_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/2] (0.66ns)   --->   "%b_copy_2_load = load i2 %b_copy_2_addr" [matrixmul.cpp:80]   --->   Operation 81 'load' 'b_copy_2_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln82_5 = sext i8 %b_copy_2_load" [matrixmul.cpp:82]   --->   Operation 82 'sext' 'sext_ln82_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [3/3] (0.99ns) (grouped into DSP with root node add_ln82)   --->   "%mul_ln82_2 = mul i16 %sext_ln82_5, i16 %sext_ln82_4" [matrixmul.cpp:82]   --->   Operation 83 'mul' 'mul_ln82_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.66>
ST_5 : Operation 84 [2/2] (0.66ns)   --->   "%b_copy_load = load i2 %b_copy_addr" [matrixmul.cpp:80]   --->   Operation 84 'load' 'b_copy_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln82_2 = sext i8 %a_row_1_load" [matrixmul.cpp:82]   --->   Operation 85 'sext' 'sext_ln82_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/2] (0.66ns)   --->   "%b_copy_1_load = load i2 %b_copy_1_addr" [matrixmul.cpp:80]   --->   Operation 86 'load' 'b_copy_1_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln82_3 = sext i8 %b_copy_1_load" [matrixmul.cpp:82]   --->   Operation 87 'sext' 'sext_ln82_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [3/3] (0.99ns) (grouped into DSP with root node add_ln82_1)   --->   "%mul_ln82_1 = mul i16 %sext_ln82_3, i16 %sext_ln82_2" [matrixmul.cpp:82]   --->   Operation 88 'mul' 'mul_ln82_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 89 [2/3] (0.99ns) (grouped into DSP with root node add_ln82)   --->   "%mul_ln82_2 = mul i16 %sext_ln82_5, i16 %sext_ln82_4" [matrixmul.cpp:82]   --->   Operation 89 'mul' 'mul_ln82_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.86>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln82 = sext i8 %a_row_load" [matrixmul.cpp:82]   --->   Operation 90 'sext' 'sext_ln82' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/2] (0.66ns)   --->   "%b_copy_load = load i2 %b_copy_addr" [matrixmul.cpp:80]   --->   Operation 91 'load' 'b_copy_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln82_1 = sext i8 %b_copy_load" [matrixmul.cpp:82]   --->   Operation 92 'sext' 'sext_ln82_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (1.55ns)   --->   "%mul_ln82 = mul i16 %sext_ln82_1, i16 %sext_ln82" [matrixmul.cpp:82]   --->   Operation 93 'mul' 'mul_ln82' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [2/3] (0.99ns) (grouped into DSP with root node add_ln82_1)   --->   "%mul_ln82_1 = mul i16 %sext_ln82_3, i16 %sext_ln82_2" [matrixmul.cpp:82]   --->   Operation 94 'mul' 'mul_ln82_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 95 [1/3] (0.00ns) (grouped into DSP with root node add_ln82)   --->   "%mul_ln82_2 = mul i16 %sext_ln82_5, i16 %sext_ln82_4" [matrixmul.cpp:82]   --->   Operation 95 'mul' 'mul_ln82_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 96 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln82 = add i16 %mul_ln82, i16 %mul_ln82_2" [matrixmul.cpp:82]   --->   Operation 96 'add' 'add_ln82' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.29>
ST_7 : Operation 97 [1/3] (0.00ns) (grouped into DSP with root node add_ln82_1)   --->   "%mul_ln82_1 = mul i16 %sext_ln82_3, i16 %sext_ln82_2" [matrixmul.cpp:82]   --->   Operation 97 'mul' 'mul_ln82_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 98 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln82 = add i16 %mul_ln82, i16 %mul_ln82_2" [matrixmul.cpp:82]   --->   Operation 98 'add' 'add_ln82' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 99 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln82_1 = add i16 %add_ln82, i16 %mul_ln82_1" [matrixmul.cpp:82]   --->   Operation 99 'add' 'add_ln82_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%ret_ln85 = ret" [matrixmul.cpp:85]   --->   Operation 103 'ret' 'ret_ln85' <Predicate = (icmp_ln63)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.07>
ST_8 : Operation 100 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln82_1 = add i16 %add_ln82, i16 %mul_ln82_1" [matrixmul.cpp:82]   --->   Operation 100 'add' 'add_ln82_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 101 [1/1] (1.42ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %res, i16 %add_ln82_1" [matrixmul.cpp:82]   --->   Operation 101 'write' 'write_ln82' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln65 = br void %for.body4" [matrixmul.cpp:65]   --->   Operation 102 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                   (alloca           ) [ 010000000]
i                   (alloca           ) [ 010000000]
indvar_flatten      (alloca           ) [ 010000000]
a_row               (alloca           ) [ 011110000]
a_row_1             (alloca           ) [ 011110000]
a_row_2             (alloca           ) [ 011110000]
spectopmodule_ln0   (spectopmodule    ) [ 000000000]
specinterface_ln0   (specinterface    ) [ 000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000]
specinterface_ln0   (specinterface    ) [ 000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000]
specinterface_ln0   (specinterface    ) [ 000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000]
b_copy              (alloca           ) [ 011000000]
b_copy_1            (alloca           ) [ 011000000]
b_copy_2            (alloca           ) [ 011000000]
store_ln63          (store            ) [ 000000000]
store_ln63          (store            ) [ 000000000]
store_ln63          (store            ) [ 000000000]
br_ln63             (br               ) [ 000000000]
indvar_flatten_load (load             ) [ 000000000]
icmp_ln63           (icmp             ) [ 011111110]
add_ln63            (add              ) [ 000000000]
br_ln63             (br               ) [ 000000000]
j_load              (load             ) [ 000000000]
i_load              (load             ) [ 000000000]
icmp_ln65           (icmp             ) [ 000000000]
select_ln58         (select           ) [ 011000000]
add_ln63_1          (add              ) [ 000000000]
cmp14_mid1          (icmp             ) [ 000000000]
cmp144              (icmp             ) [ 000000000]
select_ln58_1       (select           ) [ 011000000]
select_ln63         (select           ) [ 000000000]
icmp_ln70           (icmp             ) [ 011100000]
br_ln70             (br               ) [ 000000000]
br_ln75             (br               ) [ 000000000]
add_ln65            (add              ) [ 000000000]
store_ln65          (store            ) [ 000000000]
store_ln65          (store            ) [ 000000000]
store_ln65          (store            ) [ 000000000]
specloopname_ln0    (specloopname     ) [ 000000000]
empty               (speclooptripcount) [ 000000000]
zext_ln65           (zext             ) [ 000000000]
specpipeline_ln66   (specpipeline     ) [ 000000000]
specloopname_ln58   (specloopname     ) [ 000000000]
b_copy_addr         (getelementptr    ) [ 010111100]
b_copy_1_addr       (getelementptr    ) [ 010111000]
b_copy_2_addr       (getelementptr    ) [ 010110000]
b_read              (read             ) [ 000000000]
trunc_ln77          (trunc            ) [ 000000000]
store_ln77          (store            ) [ 000000000]
tmp                 (partselect       ) [ 000000000]
store_ln77          (store            ) [ 000000000]
tmp_s               (partselect       ) [ 000000000]
store_ln77          (store            ) [ 000000000]
br_ln77             (br               ) [ 000000000]
a_read              (read             ) [ 000000000]
a_row_3             (trunc            ) [ 000000000]
a_row_4             (partselect       ) [ 000000000]
a_row_5             (partselect       ) [ 000000000]
store_ln72          (store            ) [ 000000000]
store_ln72          (store            ) [ 000000000]
store_ln72          (store            ) [ 000000000]
br_ln72             (br               ) [ 000000000]
a_row_load          (load             ) [ 010001100]
a_row_1_load        (load             ) [ 010001000]
a_row_2_load        (load             ) [ 000000000]
sext_ln82_4         (sext             ) [ 010001100]
b_copy_2_load       (load             ) [ 000000000]
sext_ln82_5         (sext             ) [ 010001100]
sext_ln82_2         (sext             ) [ 010000110]
b_copy_1_load       (load             ) [ 000000000]
sext_ln82_3         (sext             ) [ 010000110]
sext_ln82           (sext             ) [ 000000000]
b_copy_load         (load             ) [ 000000000]
sext_ln82_1         (sext             ) [ 000000000]
mul_ln82            (mul              ) [ 010000010]
mul_ln82_2          (mul              ) [ 010000010]
mul_ln82_1          (mul              ) [ 010000001]
add_ln82            (add              ) [ 010000001]
add_ln82_1          (add              ) [ 000000000]
write_ln82          (write            ) [ 000000000]
br_ln65             (br               ) [ 000000000]
ret_ln85            (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Col_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="j_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="i_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="indvar_flatten_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="a_row_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_row/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="a_row_1_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_row_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="a_row_2_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_row_2/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="b_copy_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="b_copy_1_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_1/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="b_copy_2_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_2/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="b_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="24" slack="0"/>
<pin id="104" dir="0" index="1" bw="24" slack="0"/>
<pin id="105" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="a_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="24" slack="0"/>
<pin id="110" dir="0" index="1" bw="24" slack="0"/>
<pin id="111" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="write_ln82_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="0" index="2" bw="16" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln82/8 "/>
</bind>
</comp>

<comp id="121" class="1004" name="b_copy_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="2" slack="0"/>
<pin id="125" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_copy_addr/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="b_copy_1_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="2" slack="0"/>
<pin id="131" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_copy_1_addr/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="b_copy_2_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="2" slack="0"/>
<pin id="137" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_copy_2_addr/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="2" slack="0"/>
<pin id="141" dir="0" index="1" bw="8" slack="0"/>
<pin id="142" dir="0" index="2" bw="0" slack="3"/>
<pin id="165" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="166" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="167" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="168" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln77/2 b_copy_load/5 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="2" slack="0"/>
<pin id="147" dir="0" index="1" bw="8" slack="0"/>
<pin id="148" dir="0" index="2" bw="0" slack="2"/>
<pin id="161" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="162" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="163" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="164" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln77/2 b_copy_1_load/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="2" slack="0"/>
<pin id="153" dir="0" index="1" bw="8" slack="0"/>
<pin id="154" dir="0" index="2" bw="0" slack="1"/>
<pin id="157" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="158" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="159" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="160" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln77/2 b_copy_2_load/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln63_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="4" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln63_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="2" slack="0"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln63_store_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="2" slack="0"/>
<pin id="182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="indvar_flatten_load_load_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="0"/>
<pin id="186" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="icmp_ln63_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="0"/>
<pin id="189" dir="0" index="1" bw="4" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="add_ln63_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="j_load_load_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="2" slack="0"/>
<pin id="201" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="i_load_load_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="2" slack="0"/>
<pin id="204" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="icmp_ln65_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="2" slack="0"/>
<pin id="207" dir="0" index="1" bw="2" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="select_ln58_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="2" slack="0"/>
<pin id="214" dir="0" index="2" bw="2" slack="0"/>
<pin id="215" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln58/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="add_ln63_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="2" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_1/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="cmp14_mid1_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="2" slack="0"/>
<pin id="227" dir="0" index="1" bw="2" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp14_mid1/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="cmp144_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="2" slack="0"/>
<pin id="233" dir="0" index="1" bw="2" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp144/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="select_ln58_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln58_1/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="select_ln63_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="2" slack="0"/>
<pin id="248" dir="0" index="2" bw="2" slack="0"/>
<pin id="249" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln63/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="icmp_ln70_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="2" slack="0"/>
<pin id="255" dir="0" index="1" bw="2" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="add_ln65_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="2" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="store_ln65_store_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="0" index="1" bw="4" slack="0"/>
<pin id="268" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="store_ln65_store_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="2" slack="0"/>
<pin id="272" dir="0" index="1" bw="2" slack="0"/>
<pin id="273" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="store_ln65_store_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="2" slack="0"/>
<pin id="277" dir="0" index="1" bw="2" slack="0"/>
<pin id="278" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln65_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="2" slack="1"/>
<pin id="282" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="trunc_ln77_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="24" slack="0"/>
<pin id="288" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="8" slack="0"/>
<pin id="293" dir="0" index="1" bw="24" slack="0"/>
<pin id="294" dir="0" index="2" bw="5" slack="0"/>
<pin id="295" dir="0" index="3" bw="5" slack="0"/>
<pin id="296" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_s_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="0" index="1" bw="24" slack="0"/>
<pin id="305" dir="0" index="2" bw="6" slack="0"/>
<pin id="306" dir="0" index="3" bw="6" slack="0"/>
<pin id="307" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="a_row_3_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="24" slack="0"/>
<pin id="315" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="a_row_3/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="a_row_4_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="0"/>
<pin id="319" dir="0" index="1" bw="24" slack="0"/>
<pin id="320" dir="0" index="2" bw="5" slack="0"/>
<pin id="321" dir="0" index="3" bw="5" slack="0"/>
<pin id="322" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_row_4/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="a_row_5_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="0" index="1" bw="24" slack="0"/>
<pin id="330" dir="0" index="2" bw="6" slack="0"/>
<pin id="331" dir="0" index="3" bw="6" slack="0"/>
<pin id="332" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_row_5/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln72_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="0"/>
<pin id="339" dir="0" index="1" bw="8" slack="2"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="store_ln72_store_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="0" index="1" bw="8" slack="2"/>
<pin id="345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="store_ln72_store_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="0"/>
<pin id="349" dir="0" index="1" bw="8" slack="2"/>
<pin id="350" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="a_row_load_load_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="3"/>
<pin id="354" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_row_load/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="a_row_1_load_load_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="3"/>
<pin id="357" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_row_1_load/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="a_row_2_load_load_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="3"/>
<pin id="360" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_row_2_load/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="sext_ln82_4_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="0"/>
<pin id="363" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82_4/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="sext_ln82_5_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="0"/>
<pin id="367" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82_5/4 "/>
</bind>
</comp>

<comp id="369" class="1004" name="sext_ln82_2_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="1"/>
<pin id="371" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82_2/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="sext_ln82_3_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="0"/>
<pin id="374" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82_3/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="sext_ln82_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="2"/>
<pin id="378" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82/6 "/>
</bind>
</comp>

<comp id="379" class="1004" name="sext_ln82_1_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="0"/>
<pin id="381" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82_1/6 "/>
</bind>
</comp>

<comp id="383" class="1004" name="mul_ln82_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="0"/>
<pin id="385" dir="0" index="1" bw="8" slack="0"/>
<pin id="386" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln82/6 "/>
</bind>
</comp>

<comp id="389" class="1007" name="grp_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="0"/>
<pin id="391" dir="0" index="1" bw="8" slack="0"/>
<pin id="392" dir="0" index="2" bw="16" slack="0"/>
<pin id="393" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln82_2/4 add_ln82/6 "/>
</bind>
</comp>

<comp id="397" class="1007" name="grp_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="0"/>
<pin id="399" dir="0" index="1" bw="8" slack="0"/>
<pin id="400" dir="0" index="2" bw="16" slack="0"/>
<pin id="401" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln82_1/5 add_ln82_1/7 "/>
</bind>
</comp>

<comp id="406" class="1005" name="j_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="2" slack="0"/>
<pin id="408" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="413" class="1005" name="i_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="2" slack="0"/>
<pin id="415" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="420" class="1005" name="indvar_flatten_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="4" slack="0"/>
<pin id="422" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="427" class="1005" name="a_row_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8" slack="2"/>
<pin id="429" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="a_row "/>
</bind>
</comp>

<comp id="433" class="1005" name="a_row_1_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="2"/>
<pin id="435" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="a_row_1 "/>
</bind>
</comp>

<comp id="439" class="1005" name="a_row_2_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="8" slack="2"/>
<pin id="441" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="a_row_2 "/>
</bind>
</comp>

<comp id="445" class="1005" name="icmp_ln63_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="6"/>
<pin id="447" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln63 "/>
</bind>
</comp>

<comp id="449" class="1005" name="select_ln58_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="2" slack="1"/>
<pin id="451" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln58 "/>
</bind>
</comp>

<comp id="454" class="1005" name="select_ln58_1_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="1"/>
<pin id="456" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln58_1 "/>
</bind>
</comp>

<comp id="458" class="1005" name="icmp_ln70_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="2"/>
<pin id="460" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln70 "/>
</bind>
</comp>

<comp id="462" class="1005" name="b_copy_addr_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="2" slack="3"/>
<pin id="464" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="b_copy_addr "/>
</bind>
</comp>

<comp id="467" class="1005" name="b_copy_1_addr_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="2" slack="2"/>
<pin id="469" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="b_copy_1_addr "/>
</bind>
</comp>

<comp id="472" class="1005" name="b_copy_2_addr_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="2" slack="1"/>
<pin id="474" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_copy_2_addr "/>
</bind>
</comp>

<comp id="477" class="1005" name="a_row_load_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="2"/>
<pin id="479" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="a_row_load "/>
</bind>
</comp>

<comp id="482" class="1005" name="a_row_1_load_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="8" slack="1"/>
<pin id="484" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_row_1_load "/>
</bind>
</comp>

<comp id="487" class="1005" name="sext_ln82_4_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="16" slack="1"/>
<pin id="489" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln82_4 "/>
</bind>
</comp>

<comp id="492" class="1005" name="sext_ln82_5_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="16" slack="1"/>
<pin id="494" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln82_5 "/>
</bind>
</comp>

<comp id="497" class="1005" name="sext_ln82_2_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="16" slack="1"/>
<pin id="499" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln82_2 "/>
</bind>
</comp>

<comp id="502" class="1005" name="sext_ln82_3_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="16" slack="1"/>
<pin id="504" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln82_3 "/>
</bind>
</comp>

<comp id="507" class="1005" name="mul_ln82_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="16" slack="1"/>
<pin id="509" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln82 "/>
</bind>
</comp>

<comp id="512" class="1005" name="add_ln82_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="16" slack="1"/>
<pin id="514" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln82 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="24" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="24" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="52" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="52" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="64" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="4" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="50" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="132"><net_src comp="50" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="138"><net_src comp="50" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="144"><net_src comp="121" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="150"><net_src comp="127" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="156"><net_src comp="133" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="173"><net_src comp="26" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="28" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="28" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="191"><net_src comp="184" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="30" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="184" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="32" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="34" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="216"><net_src comp="205" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="28" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="199" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="223"><net_src comp="202" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="36" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="219" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="28" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="202" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="28" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="242"><net_src comp="205" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="225" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="231" pin="2"/><net_sink comp="237" pin=2"/></net>

<net id="250"><net_src comp="205" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="219" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="202" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="257"><net_src comp="211" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="28" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="211" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="36" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="193" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="245" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="259" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="280" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="285"><net_src comp="280" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="289"><net_src comp="102" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="297"><net_src comp="54" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="102" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="299"><net_src comp="56" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="300"><net_src comp="58" pin="0"/><net_sink comp="291" pin=3"/></net>

<net id="301"><net_src comp="291" pin="4"/><net_sink comp="145" pin=1"/></net>

<net id="308"><net_src comp="54" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="102" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="310"><net_src comp="60" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="311"><net_src comp="62" pin="0"/><net_sink comp="302" pin=3"/></net>

<net id="312"><net_src comp="302" pin="4"/><net_sink comp="151" pin=1"/></net>

<net id="316"><net_src comp="108" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="323"><net_src comp="54" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="108" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="325"><net_src comp="56" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="326"><net_src comp="58" pin="0"/><net_sink comp="317" pin=3"/></net>

<net id="333"><net_src comp="54" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="108" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="335"><net_src comp="60" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="336"><net_src comp="62" pin="0"/><net_sink comp="327" pin=3"/></net>

<net id="341"><net_src comp="327" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="317" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="351"><net_src comp="313" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="364"><net_src comp="358" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="151" pin="7"/><net_sink comp="365" pin=0"/></net>

<net id="375"><net_src comp="145" pin="7"/><net_sink comp="372" pin=0"/></net>

<net id="382"><net_src comp="139" pin="7"/><net_sink comp="379" pin=0"/></net>

<net id="387"><net_src comp="379" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="376" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="394"><net_src comp="365" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="361" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="383" pin="2"/><net_sink comp="389" pin=2"/></net>

<net id="402"><net_src comp="372" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="369" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="389" pin="3"/><net_sink comp="397" pin=2"/></net>

<net id="405"><net_src comp="397" pin="3"/><net_sink comp="114" pin=2"/></net>

<net id="409"><net_src comp="66" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="412"><net_src comp="406" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="416"><net_src comp="70" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="418"><net_src comp="413" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="419"><net_src comp="413" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="423"><net_src comp="74" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="425"><net_src comp="420" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="426"><net_src comp="420" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="430"><net_src comp="78" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="432"><net_src comp="427" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="436"><net_src comp="82" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="442"><net_src comp="86" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="444"><net_src comp="439" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="448"><net_src comp="187" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="211" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="457"><net_src comp="237" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="253" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="121" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="470"><net_src comp="127" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="475"><net_src comp="133" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="480"><net_src comp="352" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="485"><net_src comp="355" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="490"><net_src comp="361" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="495"><net_src comp="365" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="500"><net_src comp="369" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="505"><net_src comp="372" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="510"><net_src comp="383" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="515"><net_src comp="389" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="397" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {8 }
 - Input state : 
	Port: matrixmul : a | {3 }
	Port: matrixmul : b | {2 }
  - Chain level:
	State 1
		store_ln63 : 1
		store_ln63 : 1
		store_ln63 : 1
		indvar_flatten_load : 1
		icmp_ln63 : 2
		add_ln63 : 2
		br_ln63 : 3
		j_load : 1
		i_load : 1
		icmp_ln65 : 2
		select_ln58 : 3
		add_ln63_1 : 2
		cmp14_mid1 : 3
		cmp144 : 2
		select_ln58_1 : 4
		select_ln63 : 3
		icmp_ln70 : 4
		br_ln70 : 5
		br_ln75 : 5
		add_ln65 : 4
		store_ln65 : 3
		store_ln65 : 4
		store_ln65 : 5
	State 2
		b_copy_addr : 1
		b_copy_1_addr : 1
		b_copy_2_addr : 1
		store_ln77 : 1
		store_ln77 : 1
		store_ln77 : 1
	State 3
		store_ln72 : 1
		store_ln72 : 1
		store_ln72 : 1
	State 4
		sext_ln82_4 : 1
		sext_ln82_5 : 1
		mul_ln82_2 : 2
	State 5
		sext_ln82_3 : 1
		mul_ln82_1 : 2
	State 6
		sext_ln82_1 : 1
		mul_ln82 : 2
		add_ln82 : 3
	State 7
		add_ln82_1 : 1
	State 8
		write_ln82 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |     icmp_ln63_fu_187    |    0    |    0    |    9    |
|          |     icmp_ln65_fu_205    |    0    |    0    |    8    |
|   icmp   |    cmp14_mid1_fu_225    |    0    |    0    |    8    |
|          |      cmp144_fu_231      |    0    |    0    |    8    |
|          |     icmp_ln70_fu_253    |    0    |    0    |    8    |
|----------|-------------------------|---------|---------|---------|
|    mul   |     mul_ln82_fu_383     |    0    |    0    |    40   |
|----------|-------------------------|---------|---------|---------|
|          |     add_ln63_fu_193     |    0    |    0    |    12   |
|    add   |    add_ln63_1_fu_219    |    0    |    0    |    9    |
|          |     add_ln65_fu_259     |    0    |    0    |    9    |
|----------|-------------------------|---------|---------|---------|
|          |    select_ln58_fu_211   |    0    |    0    |    2    |
|  select  |   select_ln58_1_fu_237  |    0    |    0    |    2    |
|          |    select_ln63_fu_245   |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|  muladd  |        grp_fu_389       |    1    |    0    |    0    |
|          |        grp_fu_397       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |    b_read_read_fu_102   |    0    |    0    |    0    |
|          |    a_read_read_fu_108   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln82_write_fu_114 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   zext   |     zext_ln65_fu_280    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |    trunc_ln77_fu_286    |    0    |    0    |    0    |
|          |      a_row_3_fu_313     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |        tmp_fu_291       |    0    |    0    |    0    |
|partselect|       tmp_s_fu_302      |    0    |    0    |    0    |
|          |      a_row_4_fu_317     |    0    |    0    |    0    |
|          |      a_row_5_fu_327     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    sext_ln82_4_fu_361   |    0    |    0    |    0    |
|          |    sext_ln82_5_fu_365   |    0    |    0    |    0    |
|   sext   |    sext_ln82_2_fu_369   |    0    |    0    |    0    |
|          |    sext_ln82_3_fu_372   |    0    |    0    |    0    |
|          |     sext_ln82_fu_376    |    0    |    0    |    0    |
|          |    sext_ln82_1_fu_379   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    2    |    0    |   117   |
|----------|-------------------------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
| b_copy |    0   |    8   |    9   |    0   |
|b_copy_1|    0   |    8   |    9   |    0   |
|b_copy_2|    0   |    8   |    9   |    0   |
+--------+--------+--------+--------+--------+
|  Total |    0   |   24   |   27   |    0   |
+--------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| a_row_1_load_reg_482 |    8   |
|    a_row_1_reg_433   |    8   |
|    a_row_2_reg_439   |    8   |
|  a_row_load_reg_477  |    8   |
|     a_row_reg_427    |    8   |
|   add_ln82_reg_512   |   16   |
| b_copy_1_addr_reg_467|    2   |
| b_copy_2_addr_reg_472|    2   |
|  b_copy_addr_reg_462 |    2   |
|       i_reg_413      |    2   |
|   icmp_ln63_reg_445  |    1   |
|   icmp_ln70_reg_458  |    1   |
|indvar_flatten_reg_420|    4   |
|       j_reg_406      |    2   |
|   mul_ln82_reg_507   |   16   |
| select_ln58_1_reg_454|    1   |
|  select_ln58_reg_449 |    2   |
|  sext_ln82_2_reg_497 |   16   |
|  sext_ln82_3_reg_502 |   16   |
|  sext_ln82_4_reg_487 |   16   |
|  sext_ln82_5_reg_492 |   16   |
+----------------------+--------+
|         Total        |   155  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_389 |  p0  |   3  |   8  |   24   ||    14   |
| grp_fu_389 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_397 |  p0  |   3  |   8  |   24   ||    14   |
| grp_fu_397 |  p1  |   2  |   8  |   16   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   80   || 1.61371 ||    46   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    -   |    0   |   117  |    -   |
|   Memory  |    0   |    -   |    -   |   24   |   27   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   46   |    -   |
|  Register |    -   |    -   |    -   |   155  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    2   |    1   |   179  |   190  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
