#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("s_axi_control_AWVALID", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_AWREADY", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_AWADDR", 9, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_WVALID", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_WREADY", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_WDATA", 32, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_WSTRB", 4, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_ARVALID", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_ARREADY", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_ARADDR", 9, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_RVALID", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_RREADY", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_RDATA", 32, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_RRESP", 2, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_BVALID", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_BREADY", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_BRESP", 2, hls_out, -1, "", "", 1),
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst_n", 1, hls_in, -1, "", "", 1),
	Port_Property("interrupt", 1, hls_out, -1, "", "", 1),
	Port_Property("m_axi_gmem_bias1_AWVALID", 1, hls_out, 9, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_bias1_AWREADY", 1, hls_in, 9, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_bias1_AWADDR", 64, hls_out, 9, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_bias1_AWID", 1, hls_out, 9, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_bias1_AWLEN", 8, hls_out, 9, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_bias1_AWSIZE", 3, hls_out, 9, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_bias1_AWBURST", 2, hls_out, 9, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_bias1_AWLOCK", 2, hls_out, 9, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_bias1_AWCACHE", 4, hls_out, 9, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_bias1_AWPROT", 3, hls_out, 9, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_bias1_AWQOS", 4, hls_out, 9, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_bias1_AWREGION", 4, hls_out, 9, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_bias1_AWUSER", 1, hls_out, 9, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_bias1_WVALID", 1, hls_out, 9, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_bias1_WREADY", 1, hls_in, 9, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_bias1_WDATA", 32, hls_out, 9, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_bias1_WSTRB", 4, hls_out, 9, "m_axi", "STRB", 1),
	Port_Property("m_axi_gmem_bias1_WLAST", 1, hls_out, 9, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_bias1_WID", 1, hls_out, 9, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_bias1_WUSER", 1, hls_out, 9, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_bias1_ARVALID", 1, hls_out, 9, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_bias1_ARREADY", 1, hls_in, 9, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_bias1_ARADDR", 64, hls_out, 9, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_bias1_ARID", 1, hls_out, 9, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_bias1_ARLEN", 8, hls_out, 9, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_bias1_ARSIZE", 3, hls_out, 9, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_bias1_ARBURST", 2, hls_out, 9, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_bias1_ARLOCK", 2, hls_out, 9, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_bias1_ARCACHE", 4, hls_out, 9, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_bias1_ARPROT", 3, hls_out, 9, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_bias1_ARQOS", 4, hls_out, 9, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_bias1_ARREGION", 4, hls_out, 9, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_bias1_ARUSER", 1, hls_out, 9, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_bias1_RVALID", 1, hls_in, 9, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_bias1_RREADY", 1, hls_out, 9, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_bias1_RDATA", 32, hls_in, 9, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_bias1_RLAST", 1, hls_in, 9, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_bias1_RID", 1, hls_in, 9, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_bias1_RUSER", 1, hls_in, 9, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_bias1_RRESP", 2, hls_in, 9, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_bias1_BVALID", 1, hls_in, 9, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_bias1_BREADY", 1, hls_out, 9, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_bias1_BRESP", 2, hls_in, 9, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_bias1_BID", 1, hls_in, 9, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_bias1_BUSER", 1, hls_in, 9, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_bias2_AWVALID", 1, hls_out, 10, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_bias2_AWREADY", 1, hls_in, 10, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_bias2_AWADDR", 64, hls_out, 10, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_bias2_AWID", 1, hls_out, 10, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_bias2_AWLEN", 8, hls_out, 10, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_bias2_AWSIZE", 3, hls_out, 10, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_bias2_AWBURST", 2, hls_out, 10, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_bias2_AWLOCK", 2, hls_out, 10, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_bias2_AWCACHE", 4, hls_out, 10, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_bias2_AWPROT", 3, hls_out, 10, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_bias2_AWQOS", 4, hls_out, 10, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_bias2_AWREGION", 4, hls_out, 10, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_bias2_AWUSER", 1, hls_out, 10, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_bias2_WVALID", 1, hls_out, 10, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_bias2_WREADY", 1, hls_in, 10, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_bias2_WDATA", 32, hls_out, 10, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_bias2_WSTRB", 4, hls_out, 10, "m_axi", "STRB", 1),
	Port_Property("m_axi_gmem_bias2_WLAST", 1, hls_out, 10, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_bias2_WID", 1, hls_out, 10, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_bias2_WUSER", 1, hls_out, 10, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_bias2_ARVALID", 1, hls_out, 10, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_bias2_ARREADY", 1, hls_in, 10, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_bias2_ARADDR", 64, hls_out, 10, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_bias2_ARID", 1, hls_out, 10, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_bias2_ARLEN", 8, hls_out, 10, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_bias2_ARSIZE", 3, hls_out, 10, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_bias2_ARBURST", 2, hls_out, 10, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_bias2_ARLOCK", 2, hls_out, 10, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_bias2_ARCACHE", 4, hls_out, 10, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_bias2_ARPROT", 3, hls_out, 10, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_bias2_ARQOS", 4, hls_out, 10, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_bias2_ARREGION", 4, hls_out, 10, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_bias2_ARUSER", 1, hls_out, 10, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_bias2_RVALID", 1, hls_in, 10, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_bias2_RREADY", 1, hls_out, 10, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_bias2_RDATA", 32, hls_in, 10, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_bias2_RLAST", 1, hls_in, 10, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_bias2_RID", 1, hls_in, 10, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_bias2_RUSER", 1, hls_in, 10, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_bias2_RRESP", 2, hls_in, 10, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_bias2_BVALID", 1, hls_in, 10, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_bias2_BREADY", 1, hls_out, 10, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_bias2_BRESP", 2, hls_in, 10, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_bias2_BID", 1, hls_in, 10, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_bias2_BUSER", 1, hls_in, 10, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_bias3_AWVALID", 1, hls_out, 11, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_bias3_AWREADY", 1, hls_in, 11, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_bias3_AWADDR", 64, hls_out, 11, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_bias3_AWID", 1, hls_out, 11, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_bias3_AWLEN", 8, hls_out, 11, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_bias3_AWSIZE", 3, hls_out, 11, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_bias3_AWBURST", 2, hls_out, 11, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_bias3_AWLOCK", 2, hls_out, 11, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_bias3_AWCACHE", 4, hls_out, 11, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_bias3_AWPROT", 3, hls_out, 11, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_bias3_AWQOS", 4, hls_out, 11, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_bias3_AWREGION", 4, hls_out, 11, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_bias3_AWUSER", 1, hls_out, 11, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_bias3_WVALID", 1, hls_out, 11, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_bias3_WREADY", 1, hls_in, 11, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_bias3_WDATA", 32, hls_out, 11, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_bias3_WSTRB", 4, hls_out, 11, "m_axi", "STRB", 1),
	Port_Property("m_axi_gmem_bias3_WLAST", 1, hls_out, 11, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_bias3_WID", 1, hls_out, 11, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_bias3_WUSER", 1, hls_out, 11, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_bias3_ARVALID", 1, hls_out, 11, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_bias3_ARREADY", 1, hls_in, 11, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_bias3_ARADDR", 64, hls_out, 11, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_bias3_ARID", 1, hls_out, 11, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_bias3_ARLEN", 8, hls_out, 11, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_bias3_ARSIZE", 3, hls_out, 11, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_bias3_ARBURST", 2, hls_out, 11, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_bias3_ARLOCK", 2, hls_out, 11, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_bias3_ARCACHE", 4, hls_out, 11, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_bias3_ARPROT", 3, hls_out, 11, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_bias3_ARQOS", 4, hls_out, 11, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_bias3_ARREGION", 4, hls_out, 11, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_bias3_ARUSER", 1, hls_out, 11, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_bias3_RVALID", 1, hls_in, 11, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_bias3_RREADY", 1, hls_out, 11, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_bias3_RDATA", 32, hls_in, 11, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_bias3_RLAST", 1, hls_in, 11, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_bias3_RID", 1, hls_in, 11, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_bias3_RUSER", 1, hls_in, 11, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_bias3_RRESP", 2, hls_in, 11, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_bias3_BVALID", 1, hls_in, 11, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_bias3_BREADY", 1, hls_out, 11, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_bias3_BRESP", 2, hls_in, 11, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_bias3_BID", 1, hls_in, 11, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_bias3_BUSER", 1, hls_in, 11, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_bias4_AWVALID", 1, hls_out, 12, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_bias4_AWREADY", 1, hls_in, 12, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_bias4_AWADDR", 64, hls_out, 12, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_bias4_AWID", 1, hls_out, 12, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_bias4_AWLEN", 8, hls_out, 12, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_bias4_AWSIZE", 3, hls_out, 12, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_bias4_AWBURST", 2, hls_out, 12, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_bias4_AWLOCK", 2, hls_out, 12, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_bias4_AWCACHE", 4, hls_out, 12, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_bias4_AWPROT", 3, hls_out, 12, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_bias4_AWQOS", 4, hls_out, 12, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_bias4_AWREGION", 4, hls_out, 12, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_bias4_AWUSER", 1, hls_out, 12, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_bias4_WVALID", 1, hls_out, 12, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_bias4_WREADY", 1, hls_in, 12, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_bias4_WDATA", 32, hls_out, 12, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_bias4_WSTRB", 4, hls_out, 12, "m_axi", "STRB", 1),
	Port_Property("m_axi_gmem_bias4_WLAST", 1, hls_out, 12, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_bias4_WID", 1, hls_out, 12, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_bias4_WUSER", 1, hls_out, 12, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_bias4_ARVALID", 1, hls_out, 12, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_bias4_ARREADY", 1, hls_in, 12, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_bias4_ARADDR", 64, hls_out, 12, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_bias4_ARID", 1, hls_out, 12, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_bias4_ARLEN", 8, hls_out, 12, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_bias4_ARSIZE", 3, hls_out, 12, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_bias4_ARBURST", 2, hls_out, 12, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_bias4_ARLOCK", 2, hls_out, 12, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_bias4_ARCACHE", 4, hls_out, 12, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_bias4_ARPROT", 3, hls_out, 12, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_bias4_ARQOS", 4, hls_out, 12, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_bias4_ARREGION", 4, hls_out, 12, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_bias4_ARUSER", 1, hls_out, 12, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_bias4_RVALID", 1, hls_in, 12, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_bias4_RREADY", 1, hls_out, 12, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_bias4_RDATA", 32, hls_in, 12, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_bias4_RLAST", 1, hls_in, 12, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_bias4_RID", 1, hls_in, 12, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_bias4_RUSER", 1, hls_in, 12, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_bias4_RRESP", 2, hls_in, 12, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_bias4_BVALID", 1, hls_in, 12, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_bias4_BREADY", 1, hls_out, 12, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_bias4_BRESP", 2, hls_in, 12, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_bias4_BID", 1, hls_in, 12, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_bias4_BUSER", 1, hls_in, 12, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_bias5_AWVALID", 1, hls_out, 13, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_bias5_AWREADY", 1, hls_in, 13, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_bias5_AWADDR", 64, hls_out, 13, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_bias5_AWID", 1, hls_out, 13, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_bias5_AWLEN", 8, hls_out, 13, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_bias5_AWSIZE", 3, hls_out, 13, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_bias5_AWBURST", 2, hls_out, 13, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_bias5_AWLOCK", 2, hls_out, 13, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_bias5_AWCACHE", 4, hls_out, 13, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_bias5_AWPROT", 3, hls_out, 13, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_bias5_AWQOS", 4, hls_out, 13, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_bias5_AWREGION", 4, hls_out, 13, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_bias5_AWUSER", 1, hls_out, 13, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_bias5_WVALID", 1, hls_out, 13, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_bias5_WREADY", 1, hls_in, 13, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_bias5_WDATA", 32, hls_out, 13, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_bias5_WSTRB", 4, hls_out, 13, "m_axi", "STRB", 1),
	Port_Property("m_axi_gmem_bias5_WLAST", 1, hls_out, 13, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_bias5_WID", 1, hls_out, 13, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_bias5_WUSER", 1, hls_out, 13, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_bias5_ARVALID", 1, hls_out, 13, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_bias5_ARREADY", 1, hls_in, 13, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_bias5_ARADDR", 64, hls_out, 13, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_bias5_ARID", 1, hls_out, 13, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_bias5_ARLEN", 8, hls_out, 13, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_bias5_ARSIZE", 3, hls_out, 13, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_bias5_ARBURST", 2, hls_out, 13, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_bias5_ARLOCK", 2, hls_out, 13, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_bias5_ARCACHE", 4, hls_out, 13, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_bias5_ARPROT", 3, hls_out, 13, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_bias5_ARQOS", 4, hls_out, 13, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_bias5_ARREGION", 4, hls_out, 13, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_bias5_ARUSER", 1, hls_out, 13, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_bias5_RVALID", 1, hls_in, 13, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_bias5_RREADY", 1, hls_out, 13, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_bias5_RDATA", 32, hls_in, 13, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_bias5_RLAST", 1, hls_in, 13, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_bias5_RID", 1, hls_in, 13, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_bias5_RUSER", 1, hls_in, 13, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_bias5_RRESP", 2, hls_in, 13, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_bias5_BVALID", 1, hls_in, 13, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_bias5_BREADY", 1, hls_out, 13, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_bias5_BRESP", 2, hls_in, 13, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_bias5_BID", 1, hls_in, 13, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_bias5_BUSER", 1, hls_in, 13, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_bias6_AWVALID", 1, hls_out, 14, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_bias6_AWREADY", 1, hls_in, 14, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_bias6_AWADDR", 64, hls_out, 14, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_bias6_AWID", 1, hls_out, 14, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_bias6_AWLEN", 8, hls_out, 14, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_bias6_AWSIZE", 3, hls_out, 14, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_bias6_AWBURST", 2, hls_out, 14, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_bias6_AWLOCK", 2, hls_out, 14, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_bias6_AWCACHE", 4, hls_out, 14, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_bias6_AWPROT", 3, hls_out, 14, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_bias6_AWQOS", 4, hls_out, 14, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_bias6_AWREGION", 4, hls_out, 14, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_bias6_AWUSER", 1, hls_out, 14, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_bias6_WVALID", 1, hls_out, 14, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_bias6_WREADY", 1, hls_in, 14, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_bias6_WDATA", 32, hls_out, 14, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_bias6_WSTRB", 4, hls_out, 14, "m_axi", "STRB", 1),
	Port_Property("m_axi_gmem_bias6_WLAST", 1, hls_out, 14, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_bias6_WID", 1, hls_out, 14, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_bias6_WUSER", 1, hls_out, 14, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_bias6_ARVALID", 1, hls_out, 14, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_bias6_ARREADY", 1, hls_in, 14, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_bias6_ARADDR", 64, hls_out, 14, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_bias6_ARID", 1, hls_out, 14, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_bias6_ARLEN", 8, hls_out, 14, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_bias6_ARSIZE", 3, hls_out, 14, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_bias6_ARBURST", 2, hls_out, 14, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_bias6_ARLOCK", 2, hls_out, 14, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_bias6_ARCACHE", 4, hls_out, 14, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_bias6_ARPROT", 3, hls_out, 14, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_bias6_ARQOS", 4, hls_out, 14, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_bias6_ARREGION", 4, hls_out, 14, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_bias6_ARUSER", 1, hls_out, 14, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_bias6_RVALID", 1, hls_in, 14, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_bias6_RREADY", 1, hls_out, 14, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_bias6_RDATA", 32, hls_in, 14, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_bias6_RLAST", 1, hls_in, 14, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_bias6_RID", 1, hls_in, 14, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_bias6_RUSER", 1, hls_in, 14, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_bias6_RRESP", 2, hls_in, 14, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_bias6_BVALID", 1, hls_in, 14, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_bias6_BREADY", 1, hls_out, 14, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_bias6_BRESP", 2, hls_in, 14, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_bias6_BID", 1, hls_in, 14, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_bias6_BUSER", 1, hls_in, 14, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_bias7_AWVALID", 1, hls_out, 15, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_bias7_AWREADY", 1, hls_in, 15, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_bias7_AWADDR", 64, hls_out, 15, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_bias7_AWID", 1, hls_out, 15, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_bias7_AWLEN", 8, hls_out, 15, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_bias7_AWSIZE", 3, hls_out, 15, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_bias7_AWBURST", 2, hls_out, 15, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_bias7_AWLOCK", 2, hls_out, 15, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_bias7_AWCACHE", 4, hls_out, 15, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_bias7_AWPROT", 3, hls_out, 15, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_bias7_AWQOS", 4, hls_out, 15, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_bias7_AWREGION", 4, hls_out, 15, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_bias7_AWUSER", 1, hls_out, 15, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_bias7_WVALID", 1, hls_out, 15, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_bias7_WREADY", 1, hls_in, 15, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_bias7_WDATA", 32, hls_out, 15, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_bias7_WSTRB", 4, hls_out, 15, "m_axi", "STRB", 1),
	Port_Property("m_axi_gmem_bias7_WLAST", 1, hls_out, 15, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_bias7_WID", 1, hls_out, 15, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_bias7_WUSER", 1, hls_out, 15, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_bias7_ARVALID", 1, hls_out, 15, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_bias7_ARREADY", 1, hls_in, 15, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_bias7_ARADDR", 64, hls_out, 15, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_bias7_ARID", 1, hls_out, 15, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_bias7_ARLEN", 8, hls_out, 15, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_bias7_ARSIZE", 3, hls_out, 15, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_bias7_ARBURST", 2, hls_out, 15, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_bias7_ARLOCK", 2, hls_out, 15, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_bias7_ARCACHE", 4, hls_out, 15, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_bias7_ARPROT", 3, hls_out, 15, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_bias7_ARQOS", 4, hls_out, 15, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_bias7_ARREGION", 4, hls_out, 15, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_bias7_ARUSER", 1, hls_out, 15, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_bias7_RVALID", 1, hls_in, 15, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_bias7_RREADY", 1, hls_out, 15, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_bias7_RDATA", 32, hls_in, 15, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_bias7_RLAST", 1, hls_in, 15, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_bias7_RID", 1, hls_in, 15, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_bias7_RUSER", 1, hls_in, 15, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_bias7_RRESP", 2, hls_in, 15, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_bias7_BVALID", 1, hls_in, 15, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_bias7_BREADY", 1, hls_out, 15, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_bias7_BRESP", 2, hls_in, 15, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_bias7_BID", 1, hls_in, 15, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_bias7_BUSER", 1, hls_in, 15, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_bias8_AWVALID", 1, hls_out, 16, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_bias8_AWREADY", 1, hls_in, 16, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_bias8_AWADDR", 64, hls_out, 16, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_bias8_AWID", 1, hls_out, 16, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_bias8_AWLEN", 8, hls_out, 16, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_bias8_AWSIZE", 3, hls_out, 16, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_bias8_AWBURST", 2, hls_out, 16, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_bias8_AWLOCK", 2, hls_out, 16, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_bias8_AWCACHE", 4, hls_out, 16, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_bias8_AWPROT", 3, hls_out, 16, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_bias8_AWQOS", 4, hls_out, 16, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_bias8_AWREGION", 4, hls_out, 16, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_bias8_AWUSER", 1, hls_out, 16, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_bias8_WVALID", 1, hls_out, 16, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_bias8_WREADY", 1, hls_in, 16, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_bias8_WDATA", 32, hls_out, 16, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_bias8_WSTRB", 4, hls_out, 16, "m_axi", "STRB", 1),
	Port_Property("m_axi_gmem_bias8_WLAST", 1, hls_out, 16, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_bias8_WID", 1, hls_out, 16, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_bias8_WUSER", 1, hls_out, 16, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_bias8_ARVALID", 1, hls_out, 16, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_bias8_ARREADY", 1, hls_in, 16, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_bias8_ARADDR", 64, hls_out, 16, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_bias8_ARID", 1, hls_out, 16, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_bias8_ARLEN", 8, hls_out, 16, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_bias8_ARSIZE", 3, hls_out, 16, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_bias8_ARBURST", 2, hls_out, 16, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_bias8_ARLOCK", 2, hls_out, 16, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_bias8_ARCACHE", 4, hls_out, 16, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_bias8_ARPROT", 3, hls_out, 16, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_bias8_ARQOS", 4, hls_out, 16, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_bias8_ARREGION", 4, hls_out, 16, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_bias8_ARUSER", 1, hls_out, 16, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_bias8_RVALID", 1, hls_in, 16, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_bias8_RREADY", 1, hls_out, 16, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_bias8_RDATA", 32, hls_in, 16, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_bias8_RLAST", 1, hls_in, 16, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_bias8_RID", 1, hls_in, 16, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_bias8_RUSER", 1, hls_in, 16, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_bias8_RRESP", 2, hls_in, 16, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_bias8_BVALID", 1, hls_in, 16, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_bias8_BREADY", 1, hls_out, 16, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_bias8_BRESP", 2, hls_in, 16, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_bias8_BID", 1, hls_in, 16, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_bias8_BUSER", 1, hls_in, 16, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_output_AWVALID", 1, hls_out, 0, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_output_AWREADY", 1, hls_in, 0, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_output_AWADDR", 64, hls_out, 0, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_output_AWID", 1, hls_out, 0, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_output_AWLEN", 8, hls_out, 0, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_output_AWSIZE", 3, hls_out, 0, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_output_AWBURST", 2, hls_out, 0, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_output_AWLOCK", 2, hls_out, 0, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_output_AWCACHE", 4, hls_out, 0, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_output_AWPROT", 3, hls_out, 0, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_output_AWQOS", 4, hls_out, 0, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_output_AWREGION", 4, hls_out, 0, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_output_AWUSER", 1, hls_out, 0, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_output_WVALID", 1, hls_out, 0, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_output_WREADY", 1, hls_in, 0, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_output_WDATA", 32, hls_out, 0, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_output_WSTRB", 4, hls_out, 0, "m_axi", "STRB", 1),
	Port_Property("m_axi_gmem_output_WLAST", 1, hls_out, 0, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_output_WID", 1, hls_out, 0, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_output_WUSER", 1, hls_out, 0, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_output_ARVALID", 1, hls_out, 0, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_output_ARREADY", 1, hls_in, 0, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_output_ARADDR", 64, hls_out, 0, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_output_ARID", 1, hls_out, 0, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_output_ARLEN", 8, hls_out, 0, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_output_ARSIZE", 3, hls_out, 0, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_output_ARBURST", 2, hls_out, 0, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_output_ARLOCK", 2, hls_out, 0, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_output_ARCACHE", 4, hls_out, 0, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_output_ARPROT", 3, hls_out, 0, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_output_ARQOS", 4, hls_out, 0, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_output_ARREGION", 4, hls_out, 0, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_output_ARUSER", 1, hls_out, 0, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_output_RVALID", 1, hls_in, 0, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_output_RREADY", 1, hls_out, 0, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_output_RDATA", 32, hls_in, 0, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_output_RLAST", 1, hls_in, 0, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_output_RID", 1, hls_in, 0, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_output_RUSER", 1, hls_in, 0, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_output_RRESP", 2, hls_in, 0, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_output_BVALID", 1, hls_in, 0, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_output_BREADY", 1, hls_out, 0, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_output_BRESP", 2, hls_in, 0, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_output_BID", 1, hls_in, 0, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_output_BUSER", 1, hls_in, 0, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_read_AWVALID", 1, hls_out, 17, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_read_AWREADY", 1, hls_in, 17, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_read_AWADDR", 64, hls_out, 17, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_read_AWID", 1, hls_out, 17, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_read_AWLEN", 8, hls_out, 17, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_read_AWSIZE", 3, hls_out, 17, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_read_AWBURST", 2, hls_out, 17, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_read_AWLOCK", 2, hls_out, 17, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_read_AWCACHE", 4, hls_out, 17, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_read_AWPROT", 3, hls_out, 17, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_read_AWQOS", 4, hls_out, 17, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_read_AWREGION", 4, hls_out, 17, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_read_AWUSER", 1, hls_out, 17, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_read_WVALID", 1, hls_out, 17, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_read_WREADY", 1, hls_in, 17, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_read_WDATA", 32, hls_out, 17, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_read_WSTRB", 4, hls_out, 17, "m_axi", "STRB", 1),
	Port_Property("m_axi_gmem_read_WLAST", 1, hls_out, 17, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_read_WID", 1, hls_out, 17, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_read_WUSER", 1, hls_out, 17, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_read_ARVALID", 1, hls_out, 17, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_read_ARREADY", 1, hls_in, 17, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_read_ARADDR", 64, hls_out, 17, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_read_ARID", 1, hls_out, 17, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_read_ARLEN", 8, hls_out, 17, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_read_ARSIZE", 3, hls_out, 17, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_read_ARBURST", 2, hls_out, 17, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_read_ARLOCK", 2, hls_out, 17, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_read_ARCACHE", 4, hls_out, 17, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_read_ARPROT", 3, hls_out, 17, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_read_ARQOS", 4, hls_out, 17, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_read_ARREGION", 4, hls_out, 17, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_read_ARUSER", 1, hls_out, 17, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_read_RVALID", 1, hls_in, 17, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_read_RREADY", 1, hls_out, 17, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_read_RDATA", 32, hls_in, 17, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_read_RLAST", 1, hls_in, 17, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_read_RID", 1, hls_in, 17, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_read_RUSER", 1, hls_in, 17, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_read_RRESP", 2, hls_in, 17, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_read_BVALID", 1, hls_in, 17, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_read_BREADY", 1, hls_out, 17, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_read_BRESP", 2, hls_in, 17, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_read_BID", 1, hls_in, 17, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_read_BUSER", 1, hls_in, 17, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_weights1_AWVALID", 1, hls_out, 1, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_weights1_AWREADY", 1, hls_in, 1, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_weights1_AWADDR", 64, hls_out, 1, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_weights1_AWID", 1, hls_out, 1, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_weights1_AWLEN", 8, hls_out, 1, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_weights1_AWSIZE", 3, hls_out, 1, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_weights1_AWBURST", 2, hls_out, 1, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_weights1_AWLOCK", 2, hls_out, 1, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_weights1_AWCACHE", 4, hls_out, 1, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_weights1_AWPROT", 3, hls_out, 1, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_weights1_AWQOS", 4, hls_out, 1, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_weights1_AWREGION", 4, hls_out, 1, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_weights1_AWUSER", 1, hls_out, 1, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_weights1_WVALID", 1, hls_out, 1, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_weights1_WREADY", 1, hls_in, 1, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_weights1_WDATA", 32, hls_out, 1, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_weights1_WSTRB", 4, hls_out, 1, "m_axi", "STRB", 1),
	Port_Property("m_axi_gmem_weights1_WLAST", 1, hls_out, 1, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_weights1_WID", 1, hls_out, 1, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_weights1_WUSER", 1, hls_out, 1, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_weights1_ARVALID", 1, hls_out, 1, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_weights1_ARREADY", 1, hls_in, 1, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_weights1_ARADDR", 64, hls_out, 1, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_weights1_ARID", 1, hls_out, 1, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_weights1_ARLEN", 8, hls_out, 1, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_weights1_ARSIZE", 3, hls_out, 1, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_weights1_ARBURST", 2, hls_out, 1, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_weights1_ARLOCK", 2, hls_out, 1, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_weights1_ARCACHE", 4, hls_out, 1, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_weights1_ARPROT", 3, hls_out, 1, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_weights1_ARQOS", 4, hls_out, 1, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_weights1_ARREGION", 4, hls_out, 1, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_weights1_ARUSER", 1, hls_out, 1, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_weights1_RVALID", 1, hls_in, 1, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_weights1_RREADY", 1, hls_out, 1, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_weights1_RDATA", 32, hls_in, 1, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_weights1_RLAST", 1, hls_in, 1, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_weights1_RID", 1, hls_in, 1, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_weights1_RUSER", 1, hls_in, 1, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_weights1_RRESP", 2, hls_in, 1, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_weights1_BVALID", 1, hls_in, 1, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_weights1_BREADY", 1, hls_out, 1, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_weights1_BRESP", 2, hls_in, 1, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_weights1_BID", 1, hls_in, 1, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_weights1_BUSER", 1, hls_in, 1, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_weights2_AWVALID", 1, hls_out, 2, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_weights2_AWREADY", 1, hls_in, 2, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_weights2_AWADDR", 64, hls_out, 2, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_weights2_AWID", 1, hls_out, 2, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_weights2_AWLEN", 8, hls_out, 2, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_weights2_AWSIZE", 3, hls_out, 2, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_weights2_AWBURST", 2, hls_out, 2, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_weights2_AWLOCK", 2, hls_out, 2, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_weights2_AWCACHE", 4, hls_out, 2, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_weights2_AWPROT", 3, hls_out, 2, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_weights2_AWQOS", 4, hls_out, 2, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_weights2_AWREGION", 4, hls_out, 2, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_weights2_AWUSER", 1, hls_out, 2, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_weights2_WVALID", 1, hls_out, 2, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_weights2_WREADY", 1, hls_in, 2, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_weights2_WDATA", 32, hls_out, 2, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_weights2_WSTRB", 4, hls_out, 2, "m_axi", "STRB", 1),
	Port_Property("m_axi_gmem_weights2_WLAST", 1, hls_out, 2, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_weights2_WID", 1, hls_out, 2, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_weights2_WUSER", 1, hls_out, 2, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_weights2_ARVALID", 1, hls_out, 2, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_weights2_ARREADY", 1, hls_in, 2, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_weights2_ARADDR", 64, hls_out, 2, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_weights2_ARID", 1, hls_out, 2, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_weights2_ARLEN", 8, hls_out, 2, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_weights2_ARSIZE", 3, hls_out, 2, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_weights2_ARBURST", 2, hls_out, 2, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_weights2_ARLOCK", 2, hls_out, 2, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_weights2_ARCACHE", 4, hls_out, 2, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_weights2_ARPROT", 3, hls_out, 2, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_weights2_ARQOS", 4, hls_out, 2, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_weights2_ARREGION", 4, hls_out, 2, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_weights2_ARUSER", 1, hls_out, 2, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_weights2_RVALID", 1, hls_in, 2, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_weights2_RREADY", 1, hls_out, 2, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_weights2_RDATA", 32, hls_in, 2, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_weights2_RLAST", 1, hls_in, 2, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_weights2_RID", 1, hls_in, 2, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_weights2_RUSER", 1, hls_in, 2, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_weights2_RRESP", 2, hls_in, 2, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_weights2_BVALID", 1, hls_in, 2, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_weights2_BREADY", 1, hls_out, 2, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_weights2_BRESP", 2, hls_in, 2, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_weights2_BID", 1, hls_in, 2, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_weights2_BUSER", 1, hls_in, 2, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_weights3_AWVALID", 1, hls_out, 3, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_weights3_AWREADY", 1, hls_in, 3, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_weights3_AWADDR", 64, hls_out, 3, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_weights3_AWID", 1, hls_out, 3, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_weights3_AWLEN", 8, hls_out, 3, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_weights3_AWSIZE", 3, hls_out, 3, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_weights3_AWBURST", 2, hls_out, 3, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_weights3_AWLOCK", 2, hls_out, 3, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_weights3_AWCACHE", 4, hls_out, 3, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_weights3_AWPROT", 3, hls_out, 3, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_weights3_AWQOS", 4, hls_out, 3, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_weights3_AWREGION", 4, hls_out, 3, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_weights3_AWUSER", 1, hls_out, 3, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_weights3_WVALID", 1, hls_out, 3, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_weights3_WREADY", 1, hls_in, 3, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_weights3_WDATA", 32, hls_out, 3, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_weights3_WSTRB", 4, hls_out, 3, "m_axi", "STRB", 1),
	Port_Property("m_axi_gmem_weights3_WLAST", 1, hls_out, 3, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_weights3_WID", 1, hls_out, 3, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_weights3_WUSER", 1, hls_out, 3, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_weights3_ARVALID", 1, hls_out, 3, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_weights3_ARREADY", 1, hls_in, 3, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_weights3_ARADDR", 64, hls_out, 3, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_weights3_ARID", 1, hls_out, 3, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_weights3_ARLEN", 8, hls_out, 3, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_weights3_ARSIZE", 3, hls_out, 3, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_weights3_ARBURST", 2, hls_out, 3, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_weights3_ARLOCK", 2, hls_out, 3, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_weights3_ARCACHE", 4, hls_out, 3, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_weights3_ARPROT", 3, hls_out, 3, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_weights3_ARQOS", 4, hls_out, 3, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_weights3_ARREGION", 4, hls_out, 3, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_weights3_ARUSER", 1, hls_out, 3, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_weights3_RVALID", 1, hls_in, 3, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_weights3_RREADY", 1, hls_out, 3, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_weights3_RDATA", 32, hls_in, 3, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_weights3_RLAST", 1, hls_in, 3, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_weights3_RID", 1, hls_in, 3, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_weights3_RUSER", 1, hls_in, 3, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_weights3_RRESP", 2, hls_in, 3, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_weights3_BVALID", 1, hls_in, 3, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_weights3_BREADY", 1, hls_out, 3, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_weights3_BRESP", 2, hls_in, 3, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_weights3_BID", 1, hls_in, 3, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_weights3_BUSER", 1, hls_in, 3, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_weights4_AWVALID", 1, hls_out, 4, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_weights4_AWREADY", 1, hls_in, 4, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_weights4_AWADDR", 64, hls_out, 4, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_weights4_AWID", 1, hls_out, 4, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_weights4_AWLEN", 8, hls_out, 4, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_weights4_AWSIZE", 3, hls_out, 4, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_weights4_AWBURST", 2, hls_out, 4, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_weights4_AWLOCK", 2, hls_out, 4, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_weights4_AWCACHE", 4, hls_out, 4, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_weights4_AWPROT", 3, hls_out, 4, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_weights4_AWQOS", 4, hls_out, 4, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_weights4_AWREGION", 4, hls_out, 4, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_weights4_AWUSER", 1, hls_out, 4, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_weights4_WVALID", 1, hls_out, 4, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_weights4_WREADY", 1, hls_in, 4, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_weights4_WDATA", 32, hls_out, 4, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_weights4_WSTRB", 4, hls_out, 4, "m_axi", "STRB", 1),
	Port_Property("m_axi_gmem_weights4_WLAST", 1, hls_out, 4, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_weights4_WID", 1, hls_out, 4, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_weights4_WUSER", 1, hls_out, 4, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_weights4_ARVALID", 1, hls_out, 4, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_weights4_ARREADY", 1, hls_in, 4, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_weights4_ARADDR", 64, hls_out, 4, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_weights4_ARID", 1, hls_out, 4, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_weights4_ARLEN", 8, hls_out, 4, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_weights4_ARSIZE", 3, hls_out, 4, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_weights4_ARBURST", 2, hls_out, 4, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_weights4_ARLOCK", 2, hls_out, 4, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_weights4_ARCACHE", 4, hls_out, 4, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_weights4_ARPROT", 3, hls_out, 4, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_weights4_ARQOS", 4, hls_out, 4, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_weights4_ARREGION", 4, hls_out, 4, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_weights4_ARUSER", 1, hls_out, 4, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_weights4_RVALID", 1, hls_in, 4, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_weights4_RREADY", 1, hls_out, 4, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_weights4_RDATA", 32, hls_in, 4, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_weights4_RLAST", 1, hls_in, 4, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_weights4_RID", 1, hls_in, 4, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_weights4_RUSER", 1, hls_in, 4, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_weights4_RRESP", 2, hls_in, 4, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_weights4_BVALID", 1, hls_in, 4, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_weights4_BREADY", 1, hls_out, 4, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_weights4_BRESP", 2, hls_in, 4, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_weights4_BID", 1, hls_in, 4, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_weights4_BUSER", 1, hls_in, 4, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_weights5_AWVALID", 1, hls_out, 5, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_weights5_AWREADY", 1, hls_in, 5, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_weights5_AWADDR", 64, hls_out, 5, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_weights5_AWID", 1, hls_out, 5, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_weights5_AWLEN", 8, hls_out, 5, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_weights5_AWSIZE", 3, hls_out, 5, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_weights5_AWBURST", 2, hls_out, 5, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_weights5_AWLOCK", 2, hls_out, 5, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_weights5_AWCACHE", 4, hls_out, 5, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_weights5_AWPROT", 3, hls_out, 5, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_weights5_AWQOS", 4, hls_out, 5, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_weights5_AWREGION", 4, hls_out, 5, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_weights5_AWUSER", 1, hls_out, 5, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_weights5_WVALID", 1, hls_out, 5, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_weights5_WREADY", 1, hls_in, 5, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_weights5_WDATA", 32, hls_out, 5, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_weights5_WSTRB", 4, hls_out, 5, "m_axi", "STRB", 1),
	Port_Property("m_axi_gmem_weights5_WLAST", 1, hls_out, 5, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_weights5_WID", 1, hls_out, 5, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_weights5_WUSER", 1, hls_out, 5, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_weights5_ARVALID", 1, hls_out, 5, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_weights5_ARREADY", 1, hls_in, 5, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_weights5_ARADDR", 64, hls_out, 5, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_weights5_ARID", 1, hls_out, 5, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_weights5_ARLEN", 8, hls_out, 5, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_weights5_ARSIZE", 3, hls_out, 5, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_weights5_ARBURST", 2, hls_out, 5, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_weights5_ARLOCK", 2, hls_out, 5, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_weights5_ARCACHE", 4, hls_out, 5, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_weights5_ARPROT", 3, hls_out, 5, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_weights5_ARQOS", 4, hls_out, 5, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_weights5_ARREGION", 4, hls_out, 5, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_weights5_ARUSER", 1, hls_out, 5, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_weights5_RVALID", 1, hls_in, 5, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_weights5_RREADY", 1, hls_out, 5, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_weights5_RDATA", 32, hls_in, 5, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_weights5_RLAST", 1, hls_in, 5, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_weights5_RID", 1, hls_in, 5, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_weights5_RUSER", 1, hls_in, 5, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_weights5_RRESP", 2, hls_in, 5, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_weights5_BVALID", 1, hls_in, 5, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_weights5_BREADY", 1, hls_out, 5, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_weights5_BRESP", 2, hls_in, 5, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_weights5_BID", 1, hls_in, 5, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_weights5_BUSER", 1, hls_in, 5, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_weights6_AWVALID", 1, hls_out, 6, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_weights6_AWREADY", 1, hls_in, 6, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_weights6_AWADDR", 64, hls_out, 6, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_weights6_AWID", 1, hls_out, 6, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_weights6_AWLEN", 8, hls_out, 6, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_weights6_AWSIZE", 3, hls_out, 6, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_weights6_AWBURST", 2, hls_out, 6, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_weights6_AWLOCK", 2, hls_out, 6, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_weights6_AWCACHE", 4, hls_out, 6, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_weights6_AWPROT", 3, hls_out, 6, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_weights6_AWQOS", 4, hls_out, 6, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_weights6_AWREGION", 4, hls_out, 6, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_weights6_AWUSER", 1, hls_out, 6, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_weights6_WVALID", 1, hls_out, 6, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_weights6_WREADY", 1, hls_in, 6, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_weights6_WDATA", 32, hls_out, 6, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_weights6_WSTRB", 4, hls_out, 6, "m_axi", "STRB", 1),
	Port_Property("m_axi_gmem_weights6_WLAST", 1, hls_out, 6, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_weights6_WID", 1, hls_out, 6, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_weights6_WUSER", 1, hls_out, 6, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_weights6_ARVALID", 1, hls_out, 6, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_weights6_ARREADY", 1, hls_in, 6, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_weights6_ARADDR", 64, hls_out, 6, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_weights6_ARID", 1, hls_out, 6, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_weights6_ARLEN", 8, hls_out, 6, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_weights6_ARSIZE", 3, hls_out, 6, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_weights6_ARBURST", 2, hls_out, 6, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_weights6_ARLOCK", 2, hls_out, 6, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_weights6_ARCACHE", 4, hls_out, 6, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_weights6_ARPROT", 3, hls_out, 6, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_weights6_ARQOS", 4, hls_out, 6, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_weights6_ARREGION", 4, hls_out, 6, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_weights6_ARUSER", 1, hls_out, 6, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_weights6_RVALID", 1, hls_in, 6, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_weights6_RREADY", 1, hls_out, 6, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_weights6_RDATA", 32, hls_in, 6, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_weights6_RLAST", 1, hls_in, 6, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_weights6_RID", 1, hls_in, 6, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_weights6_RUSER", 1, hls_in, 6, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_weights6_RRESP", 2, hls_in, 6, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_weights6_BVALID", 1, hls_in, 6, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_weights6_BREADY", 1, hls_out, 6, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_weights6_BRESP", 2, hls_in, 6, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_weights6_BID", 1, hls_in, 6, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_weights6_BUSER", 1, hls_in, 6, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_weights7_AWVALID", 1, hls_out, 7, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_weights7_AWREADY", 1, hls_in, 7, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_weights7_AWADDR", 64, hls_out, 7, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_weights7_AWID", 1, hls_out, 7, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_weights7_AWLEN", 8, hls_out, 7, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_weights7_AWSIZE", 3, hls_out, 7, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_weights7_AWBURST", 2, hls_out, 7, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_weights7_AWLOCK", 2, hls_out, 7, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_weights7_AWCACHE", 4, hls_out, 7, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_weights7_AWPROT", 3, hls_out, 7, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_weights7_AWQOS", 4, hls_out, 7, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_weights7_AWREGION", 4, hls_out, 7, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_weights7_AWUSER", 1, hls_out, 7, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_weights7_WVALID", 1, hls_out, 7, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_weights7_WREADY", 1, hls_in, 7, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_weights7_WDATA", 32, hls_out, 7, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_weights7_WSTRB", 4, hls_out, 7, "m_axi", "STRB", 1),
	Port_Property("m_axi_gmem_weights7_WLAST", 1, hls_out, 7, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_weights7_WID", 1, hls_out, 7, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_weights7_WUSER", 1, hls_out, 7, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_weights7_ARVALID", 1, hls_out, 7, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_weights7_ARREADY", 1, hls_in, 7, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_weights7_ARADDR", 64, hls_out, 7, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_weights7_ARID", 1, hls_out, 7, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_weights7_ARLEN", 8, hls_out, 7, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_weights7_ARSIZE", 3, hls_out, 7, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_weights7_ARBURST", 2, hls_out, 7, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_weights7_ARLOCK", 2, hls_out, 7, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_weights7_ARCACHE", 4, hls_out, 7, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_weights7_ARPROT", 3, hls_out, 7, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_weights7_ARQOS", 4, hls_out, 7, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_weights7_ARREGION", 4, hls_out, 7, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_weights7_ARUSER", 1, hls_out, 7, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_weights7_RVALID", 1, hls_in, 7, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_weights7_RREADY", 1, hls_out, 7, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_weights7_RDATA", 32, hls_in, 7, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_weights7_RLAST", 1, hls_in, 7, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_weights7_RID", 1, hls_in, 7, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_weights7_RUSER", 1, hls_in, 7, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_weights7_RRESP", 2, hls_in, 7, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_weights7_BVALID", 1, hls_in, 7, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_weights7_BREADY", 1, hls_out, 7, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_weights7_BRESP", 2, hls_in, 7, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_weights7_BID", 1, hls_in, 7, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_weights7_BUSER", 1, hls_in, 7, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_weights8_AWVALID", 1, hls_out, 8, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_weights8_AWREADY", 1, hls_in, 8, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_weights8_AWADDR", 64, hls_out, 8, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_weights8_AWID", 1, hls_out, 8, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_weights8_AWLEN", 8, hls_out, 8, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_weights8_AWSIZE", 3, hls_out, 8, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_weights8_AWBURST", 2, hls_out, 8, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_weights8_AWLOCK", 2, hls_out, 8, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_weights8_AWCACHE", 4, hls_out, 8, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_weights8_AWPROT", 3, hls_out, 8, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_weights8_AWQOS", 4, hls_out, 8, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_weights8_AWREGION", 4, hls_out, 8, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_weights8_AWUSER", 1, hls_out, 8, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_weights8_WVALID", 1, hls_out, 8, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_weights8_WREADY", 1, hls_in, 8, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_weights8_WDATA", 32, hls_out, 8, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_weights8_WSTRB", 4, hls_out, 8, "m_axi", "STRB", 1),
	Port_Property("m_axi_gmem_weights8_WLAST", 1, hls_out, 8, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_weights8_WID", 1, hls_out, 8, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_weights8_WUSER", 1, hls_out, 8, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_weights8_ARVALID", 1, hls_out, 8, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_weights8_ARREADY", 1, hls_in, 8, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_weights8_ARADDR", 64, hls_out, 8, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_weights8_ARID", 1, hls_out, 8, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_weights8_ARLEN", 8, hls_out, 8, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_weights8_ARSIZE", 3, hls_out, 8, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_weights8_ARBURST", 2, hls_out, 8, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_weights8_ARLOCK", 2, hls_out, 8, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_weights8_ARCACHE", 4, hls_out, 8, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_weights8_ARPROT", 3, hls_out, 8, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_weights8_ARQOS", 4, hls_out, 8, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_weights8_ARREGION", 4, hls_out, 8, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_weights8_ARUSER", 1, hls_out, 8, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_weights8_RVALID", 1, hls_in, 8, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_weights8_RREADY", 1, hls_out, 8, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_weights8_RDATA", 32, hls_in, 8, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_weights8_RLAST", 1, hls_in, 8, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_weights8_RID", 1, hls_in, 8, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_weights8_RUSER", 1, hls_in, 8, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_weights8_RRESP", 2, hls_in, 8, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_weights8_BVALID", 1, hls_in, 8, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_weights8_BREADY", 1, hls_out, 8, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_weights8_BRESP", 2, hls_in, 8, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_weights8_BID", 1, hls_in, 8, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_weights8_BUSER", 1, hls_in, 8, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_write_AWVALID", 1, hls_out, 18, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_write_AWREADY", 1, hls_in, 18, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_write_AWADDR", 64, hls_out, 18, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_write_AWID", 1, hls_out, 18, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_write_AWLEN", 8, hls_out, 18, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_write_AWSIZE", 3, hls_out, 18, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_write_AWBURST", 2, hls_out, 18, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_write_AWLOCK", 2, hls_out, 18, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_write_AWCACHE", 4, hls_out, 18, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_write_AWPROT", 3, hls_out, 18, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_write_AWQOS", 4, hls_out, 18, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_write_AWREGION", 4, hls_out, 18, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_write_AWUSER", 1, hls_out, 18, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_write_WVALID", 1, hls_out, 18, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_write_WREADY", 1, hls_in, 18, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_write_WDATA", 32, hls_out, 18, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_write_WSTRB", 4, hls_out, 18, "m_axi", "STRB", 1),
	Port_Property("m_axi_gmem_write_WLAST", 1, hls_out, 18, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_write_WID", 1, hls_out, 18, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_write_WUSER", 1, hls_out, 18, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_write_ARVALID", 1, hls_out, 18, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_write_ARREADY", 1, hls_in, 18, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_write_ARADDR", 64, hls_out, 18, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_write_ARID", 1, hls_out, 18, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_write_ARLEN", 8, hls_out, 18, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_write_ARSIZE", 3, hls_out, 18, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_write_ARBURST", 2, hls_out, 18, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_write_ARLOCK", 2, hls_out, 18, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_write_ARCACHE", 4, hls_out, 18, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_write_ARPROT", 3, hls_out, 18, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_write_ARQOS", 4, hls_out, 18, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_write_ARREGION", 4, hls_out, 18, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_write_ARUSER", 1, hls_out, 18, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_write_RVALID", 1, hls_in, 18, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_write_RREADY", 1, hls_out, 18, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_write_RDATA", 32, hls_in, 18, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_write_RLAST", 1, hls_in, 18, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_write_RID", 1, hls_in, 18, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_write_RUSER", 1, hls_in, 18, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_write_RRESP", 2, hls_in, 18, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_write_BVALID", 1, hls_in, 18, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_write_BREADY", 1, hls_out, 18, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_write_BRESP", 2, hls_in, 18, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_write_BID", 1, hls_in, 18, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_write_BUSER", 1, hls_in, 18, "m_axi", "DATA", 1),
	Port_Property("input_voxel_stream_dout", 1085, hls_in, 19, "ap_fifo", "fifo_data_in", 1),
	Port_Property("input_voxel_stream_empty_n", 1, hls_in, 19, "ap_fifo", "fifo_status", 1),
	Port_Property("input_voxel_stream_read", 1, hls_out, 19, "ap_fifo", "fifo_port_we", 1),
	Port_Property("L3_bitmap_i", 512, hls_in, 39, "ap_ovld", "in_data", 1),
	Port_Property("L3_bitmap_o", 512, hls_out, 39, "ap_ovld", "out_data", 1),
	Port_Property("L2_bitmap_i", 512, hls_in, 40, "ap_ovld", "in_data", 1),
	Port_Property("L2_bitmap_o", 512, hls_out, 40, "ap_ovld", "out_data", 1),
	Port_Property("L1_bitmap_i", 512, hls_in, 41, "ap_ovld", "in_data", 1),
	Port_Property("L1_bitmap_o", 512, hls_out, 41, "ap_ovld", "out_data", 1),
	Port_Property("L0_bitmap_i", 512, hls_in, 42, "ap_ovld", "in_data", 1),
	Port_Property("L0_bitmap_o", 512, hls_out, 42, "ap_ovld", "out_data", 1),
	Port_Property("L3_bitmap_o_ap_vld", 1, hls_out, 39, "ap_ovld", "out_vld", 1),
	Port_Property("L2_bitmap_o_ap_vld", 1, hls_out, 40, "ap_ovld", "out_vld", 1),
	Port_Property("L1_bitmap_o_ap_vld", 1, hls_out, 41, "ap_ovld", "out_vld", 1),
	Port_Property("L0_bitmap_o_ap_vld", 1, hls_out, 42, "ap_ovld", "out_vld", 1),
};
const char* HLS_Design_Meta::dut_name = "ocnn6_net_8_layer_pipeline";
