/* Generated by Yosys 0.16+65 (git sha1 051517d61, gcc 9.1.0 -fPIC -Os) */

module clock_tree_design(t, clr_n, clk, sel, mux_out);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire \I70.Q ;
  wire \I71.Q ;
  wire \I72.Q ;
  wire \I73.Q ;
  wire \I74.Q ;
  input [5:0] clk;
  wire [5:0] clk;
  input clr_n;
  wire clr_n;
  output [19:0] mux_out;
  wire [19:0] mux_out;
  input [1:0] sel;
  wire [1:0] sel;
  input t;
  wire t;
  assign mux_out[11] = 16'b0100101100001100 >> { \I72.Q , sel[0], _01_, sel[1] };
  assign mux_out[10] = 8'b01100000 >> { \I72.Q , sel[0], sel[1] };
  assign _03_ = 4'b0110 >> { \I73.Q , t };
  assign _02_ = 4'b0110 >> { \I74.Q , t };
  assign _00_ = 4'b0110 >> { t, _01_ };
  assign mux_out[18] = 8'b01100000 >> { \I74.Q , sel[0], sel[1] };
  assign _04_ = 4'b0110 >> { t, \I72.Q  };
  assign mux_out[15] = 16'b0100101100001100 >> { \I73.Q , sel[0], _01_, sel[1] };
  assign mux_out[2] = 8'b01100000 >> { \I70.Q , sel[0], sel[1] };
  assign mux_out[3] = 16'b0100101100001100 >> { \I70.Q , sel[0], _01_, sel[1] };
  assign mux_out[14] = 8'b01100000 >> { \I73.Q , sel[0], sel[1] };
  assign _06_ = 4'b0110 >> { \I70.Q , t };
  assign mux_out[19] = 16'b0100101100001100 >> { _01_, sel[0], \I74.Q , sel[1] };
  assign mux_out[7] = 16'b0100101100001100 >> { \I71.Q , sel[0], _01_, sel[1] };
  assign mux_out[6] = 8'b01100000 >> { \I71.Q , sel[0], sel[1] };
  assign _05_ = 4'b0110 >> { \I71.Q , t };
  dffsre _23_ (
    .C(clk[5]),
    .D(_00_),
    .E(1'b1),
    .Q(_01_),
    .R(clr_n),
    .S(1'b1)
  );
  dffsre _24_ (
    .C(clk[4]),
    .D(_02_),
    .E(1'b1),
    .Q(\I74.Q ),
    .R(clr_n),
    .S(1'b1)
  );
  dffsre _25_ (
    .C(clk[3]),
    .D(_03_),
    .E(1'b1),
    .Q(\I73.Q ),
    .R(clr_n),
    .S(1'b1)
  );
  dffsre _26_ (
    .C(clk[2]),
    .D(_04_),
    .E(1'b1),
    .Q(\I72.Q ),
    .R(clr_n),
    .S(1'b1)
  );
  dffsre _27_ (
    .C(clk[1]),
    .D(_05_),
    .E(1'b1),
    .Q(\I71.Q ),
    .R(clr_n),
    .S(1'b1)
  );
  dffsre _28_ (
    .C(clk[0]),
    .D(_06_),
    .E(1'b1),
    .Q(\I70.Q ),
    .R(clr_n),
    .S(1'b1)
  );
  assign { mux_out[17:16], mux_out[13:12], mux_out[9:8], mux_out[5:4], mux_out[1:0] } = { mux_out[18], mux_out[18], mux_out[14], mux_out[14], mux_out[10], mux_out[10], mux_out[6], mux_out[6], mux_out[2], mux_out[2] };
endmodule
