# C-Verilog_NTT_RNS_Polymultiplier

C++ test and Verilog Hardware design of a FPGA/C++ NTT modular polynomial multiplication unit for large FHE ring moduli.
Utilizing Number Theoretic Transform module (NTT), a parameterizable Residue Number System (RNS), RNS Montgomery reduction with Bajard and Shenoy base extensions.

