/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_t2_bicm_intr2_1.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 11/21/11 4:00p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Nov 21 15:38:37 2011
 *                 MD5 Checksum         e7ea6c23a967c588a901532a5078ba2a
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/3462/rdb/a0/bchp_t2_bicm_intr2_1.h $
 * 
 * Hydra_Software_Devel/1   11/21/11 4:00p farshidf
 * SW3461-98: add the 3462 A0 Header files
 *
 ***************************************************************************/

#ifndef BCHP_T2_BICM_INTR2_1_H__
#define BCHP_T2_BICM_INTR2_1_H__

/***************************************************************************
 *T2_BICM_INTR2_1 - BICM L2 Interrupt Controller Registers - Set 1
 ***************************************************************************/
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS          0x000c0300 /* CPU interrupt Status Register */
#define BCHP_T2_BICM_INTR2_1_CPU_SET             0x000c0304 /* CPU interrupt Set Register */
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR           0x000c0308 /* CPU interrupt Clear Register */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS     0x000c030c /* CPU interrupt Mask Status Register */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET        0x000c0310 /* CPU interrupt Mask Set Register */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR      0x000c0314 /* CPU interrupt Mask Clear Register */
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS          0x000c0318 /* PCI interrupt Status Register */
#define BCHP_T2_BICM_INTR2_1_PCI_SET             0x000c031c /* PCI interrupt Set Register */
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR           0x000c0320 /* PCI interrupt Clear Register */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS     0x000c0324 /* PCI interrupt Mask Status Register */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET        0x000c0328 /* PCI interrupt Mask Set Register */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR      0x000c032c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* T2_BICM_INTR2_1 :: CPU_STATUS :: reserved0 [31:31] */
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_reserved0_MASK             0x80000000
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_reserved0_SHIFT            31

/* T2_BICM_INTR2_1 :: CPU_STATUS :: BCH_MISCOR_PRE [30:30] */
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_MISCOR_PRE_MASK        0x40000000
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_MISCOR_PRE_SHIFT       30
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_MISCOR_PRE_DEFAULT     0

/* T2_BICM_INTR2_1 :: CPU_STATUS :: BCH_MISCOR_POST [29:29] */
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_MISCOR_POST_MASK       0x20000000
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_MISCOR_POST_SHIFT      29
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_MISCOR_POST_DEFAULT    0

/* T2_BICM_INTR2_1 :: CPU_STATUS :: BCH_CBIT_POST [28:28] */
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_CBIT_POST_MASK         0x10000000
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_CBIT_POST_SHIFT        28
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_CBIT_POST_DEFAULT      0

/* T2_BICM_INTR2_1 :: CPU_STATUS :: BCH_BBLK_POST [27:27] */
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_BBLK_POST_MASK         0x08000000
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_BBLK_POST_SHIFT        27
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_BBLK_POST_DEFAULT      0

/* T2_BICM_INTR2_1 :: CPU_STATUS :: BCH_CBLK_POST [26:26] */
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_CBLK_POST_MASK         0x04000000
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_CBLK_POST_SHIFT        26
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_CBLK_POST_DEFAULT      0

/* T2_BICM_INTR2_1 :: CPU_STATUS :: BCH_NBLK_POST [25:25] */
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_NBLK_POST_MASK         0x02000000
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_NBLK_POST_SHIFT        25
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_NBLK_POST_DEFAULT      0

/* T2_BICM_INTR2_1 :: CPU_STATUS :: BCH_CBIT_PRE [24:24] */
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_CBIT_PRE_MASK          0x01000000
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_CBIT_PRE_SHIFT         24
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_CBIT_PRE_DEFAULT       0

/* T2_BICM_INTR2_1 :: CPU_STATUS :: BCH_BBLK_PRE [23:23] */
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_BBLK_PRE_MASK          0x00800000
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_BBLK_PRE_SHIFT         23
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_BBLK_PRE_DEFAULT       0

/* T2_BICM_INTR2_1 :: CPU_STATUS :: BCH_CBLK_PRE [22:22] */
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_CBLK_PRE_MASK          0x00400000
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_CBLK_PRE_SHIFT         22
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_CBLK_PRE_DEFAULT       0

/* T2_BICM_INTR2_1 :: CPU_STATUS :: BCH_NBLK_PRE [21:21] */
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_NBLK_PRE_MASK          0x00200000
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_NBLK_PRE_SHIFT         21
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_NBLK_PRE_DEFAULT       0

/* T2_BICM_INTR2_1 :: CPU_STATUS :: BCH_CBIT_PLP1 [20:20] */
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_CBIT_PLP1_MASK         0x00100000
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_CBIT_PLP1_SHIFT        20
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_CBIT_PLP1_DEFAULT      0

/* T2_BICM_INTR2_1 :: CPU_STATUS :: BCH_BBLK_PLP1 [19:19] */
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_BBLK_PLP1_MASK         0x00080000
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_BBLK_PLP1_SHIFT        19
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_BBLK_PLP1_DEFAULT      0

/* T2_BICM_INTR2_1 :: CPU_STATUS :: BCH_CBLK_PLP1 [18:18] */
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_CBLK_PLP1_MASK         0x00040000
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_CBLK_PLP1_SHIFT        18
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_CBLK_PLP1_DEFAULT      0

/* T2_BICM_INTR2_1 :: CPU_STATUS :: BCH_NBLK_PLP1 [17:17] */
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_NBLK_PLP1_MASK         0x00020000
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_NBLK_PLP1_SHIFT        17
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_NBLK_PLP1_DEFAULT      0

/* T2_BICM_INTR2_1 :: CPU_STATUS :: BCH_CBIT_PLP0 [16:16] */
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_CBIT_PLP0_MASK         0x00010000
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_CBIT_PLP0_SHIFT        16
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_CBIT_PLP0_DEFAULT      0

/* T2_BICM_INTR2_1 :: CPU_STATUS :: BCH_BBLK_PLP0 [15:15] */
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_BBLK_PLP0_MASK         0x00008000
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_BBLK_PLP0_SHIFT        15
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_BBLK_PLP0_DEFAULT      0

/* T2_BICM_INTR2_1 :: CPU_STATUS :: BCH_CBLK_PLP0 [14:14] */
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_CBLK_PLP0_MASK         0x00004000
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_CBLK_PLP0_SHIFT        14
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_CBLK_PLP0_DEFAULT      0

/* T2_BICM_INTR2_1 :: CPU_STATUS :: BCH_NBLK_PLP0 [13:13] */
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_NBLK_PLP0_MASK         0x00002000
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_NBLK_PLP0_SHIFT        13
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_BCH_NBLK_PLP0_DEFAULT      0

/* T2_BICM_INTR2_1 :: CPU_STATUS :: LDPC_FAIL_POST [12:12] */
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_LDPC_FAIL_POST_MASK        0x00001000
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_LDPC_FAIL_POST_SHIFT       12
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_LDPC_FAIL_POST_DEFAULT     0

/* T2_BICM_INTR2_1 :: CPU_STATUS :: LDPC_ITER_POST [11:11] */
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_LDPC_ITER_POST_MASK        0x00000800
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_LDPC_ITER_POST_SHIFT       11
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_LDPC_ITER_POST_DEFAULT     0

/* T2_BICM_INTR2_1 :: CPU_STATUS :: LDPC_FRM_POST [10:10] */
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_LDPC_FRM_POST_MASK         0x00000400
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_LDPC_FRM_POST_SHIFT        10
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_LDPC_FRM_POST_DEFAULT      0

/* T2_BICM_INTR2_1 :: CPU_STATUS :: LDPC_FAIL_PRE [09:09] */
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_LDPC_FAIL_PRE_MASK         0x00000200
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_LDPC_FAIL_PRE_SHIFT        9
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_LDPC_FAIL_PRE_DEFAULT      0

/* T2_BICM_INTR2_1 :: CPU_STATUS :: LDPC_ITER_PRE [08:08] */
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_LDPC_ITER_PRE_MASK         0x00000100
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_LDPC_ITER_PRE_SHIFT        8
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_LDPC_ITER_PRE_DEFAULT      0

/* T2_BICM_INTR2_1 :: CPU_STATUS :: LDPC_FRM_PRE [07:07] */
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_LDPC_FRM_PRE_MASK          0x00000080
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_LDPC_FRM_PRE_SHIFT         7
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_LDPC_FRM_PRE_DEFAULT       0

/* T2_BICM_INTR2_1 :: CPU_STATUS :: LDPC_FAIL_PLP1 [06:06] */
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_LDPC_FAIL_PLP1_MASK        0x00000040
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_LDPC_FAIL_PLP1_SHIFT       6
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_LDPC_FAIL_PLP1_DEFAULT     0

/* T2_BICM_INTR2_1 :: CPU_STATUS :: LDPC_ITER_PLP1 [05:05] */
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_LDPC_ITER_PLP1_MASK        0x00000020
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_LDPC_ITER_PLP1_SHIFT       5
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_LDPC_ITER_PLP1_DEFAULT     0

/* T2_BICM_INTR2_1 :: CPU_STATUS :: LDPC_FRM_PLP1 [04:04] */
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_LDPC_FRM_PLP1_MASK         0x00000010
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_LDPC_FRM_PLP1_SHIFT        4
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_LDPC_FRM_PLP1_DEFAULT      0

/* T2_BICM_INTR2_1 :: CPU_STATUS :: LDPC_FAIL_PLP0 [03:03] */
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_LDPC_FAIL_PLP0_MASK        0x00000008
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_LDPC_FAIL_PLP0_SHIFT       3
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_LDPC_FAIL_PLP0_DEFAULT     0

/* T2_BICM_INTR2_1 :: CPU_STATUS :: LDPC_ITER_PLP0 [02:02] */
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_LDPC_ITER_PLP0_MASK        0x00000004
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_LDPC_ITER_PLP0_SHIFT       2
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_LDPC_ITER_PLP0_DEFAULT     0

/* T2_BICM_INTR2_1 :: CPU_STATUS :: LDPC_FRM_PLP0 [01:01] */
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_LDPC_FRM_PLP0_MASK         0x00000002
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_LDPC_FRM_PLP0_SHIFT        1
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_LDPC_FRM_PLP0_DEFAULT      0

/* T2_BICM_INTR2_1 :: CPU_STATUS :: ACC_ITER [00:00] */
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_ACC_ITER_MASK              0x00000001
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_ACC_ITER_SHIFT             0
#define BCHP_T2_BICM_INTR2_1_CPU_STATUS_ACC_ITER_DEFAULT           0

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* T2_BICM_INTR2_1 :: CPU_SET :: reserved0 [31:31] */
#define BCHP_T2_BICM_INTR2_1_CPU_SET_reserved0_MASK                0x80000000
#define BCHP_T2_BICM_INTR2_1_CPU_SET_reserved0_SHIFT               31

/* T2_BICM_INTR2_1 :: CPU_SET :: BCH_MISCOR_PRE [30:30] */
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_MISCOR_PRE_MASK           0x40000000
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_MISCOR_PRE_SHIFT          30
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_MISCOR_PRE_DEFAULT        0

/* T2_BICM_INTR2_1 :: CPU_SET :: BCH_MISCOR_POST [29:29] */
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_MISCOR_POST_MASK          0x20000000
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_MISCOR_POST_SHIFT         29
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_MISCOR_POST_DEFAULT       0

/* T2_BICM_INTR2_1 :: CPU_SET :: BCH_CBIT_POST [28:28] */
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_CBIT_POST_MASK            0x10000000
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_CBIT_POST_SHIFT           28
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_CBIT_POST_DEFAULT         0

/* T2_BICM_INTR2_1 :: CPU_SET :: BCH_BBLK_POST [27:27] */
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_BBLK_POST_MASK            0x08000000
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_BBLK_POST_SHIFT           27
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_BBLK_POST_DEFAULT         0

/* T2_BICM_INTR2_1 :: CPU_SET :: BCH_CBLK_POST [26:26] */
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_CBLK_POST_MASK            0x04000000
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_CBLK_POST_SHIFT           26
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_CBLK_POST_DEFAULT         0

/* T2_BICM_INTR2_1 :: CPU_SET :: BCH_NBLK_POST [25:25] */
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_NBLK_POST_MASK            0x02000000
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_NBLK_POST_SHIFT           25
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_NBLK_POST_DEFAULT         0

/* T2_BICM_INTR2_1 :: CPU_SET :: BCH_CBIT_PRE [24:24] */
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_CBIT_PRE_MASK             0x01000000
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_CBIT_PRE_SHIFT            24
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_CBIT_PRE_DEFAULT          0

/* T2_BICM_INTR2_1 :: CPU_SET :: BCH_BBLK_PRE [23:23] */
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_BBLK_PRE_MASK             0x00800000
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_BBLK_PRE_SHIFT            23
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_BBLK_PRE_DEFAULT          0

/* T2_BICM_INTR2_1 :: CPU_SET :: BCH_CBLK_PRE [22:22] */
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_CBLK_PRE_MASK             0x00400000
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_CBLK_PRE_SHIFT            22
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_CBLK_PRE_DEFAULT          0

/* T2_BICM_INTR2_1 :: CPU_SET :: BCH_NBLK_PRE [21:21] */
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_NBLK_PRE_MASK             0x00200000
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_NBLK_PRE_SHIFT            21
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_NBLK_PRE_DEFAULT          0

/* T2_BICM_INTR2_1 :: CPU_SET :: BCH_CBIT_PLP1 [20:20] */
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_CBIT_PLP1_MASK            0x00100000
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_CBIT_PLP1_SHIFT           20
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_CBIT_PLP1_DEFAULT         0

/* T2_BICM_INTR2_1 :: CPU_SET :: BCH_BBLK_PLP1 [19:19] */
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_BBLK_PLP1_MASK            0x00080000
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_BBLK_PLP1_SHIFT           19
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_BBLK_PLP1_DEFAULT         0

/* T2_BICM_INTR2_1 :: CPU_SET :: BCH_CBLK_PLP1 [18:18] */
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_CBLK_PLP1_MASK            0x00040000
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_CBLK_PLP1_SHIFT           18
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_CBLK_PLP1_DEFAULT         0

/* T2_BICM_INTR2_1 :: CPU_SET :: BCH_NBLK_PLP1 [17:17] */
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_NBLK_PLP1_MASK            0x00020000
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_NBLK_PLP1_SHIFT           17
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_NBLK_PLP1_DEFAULT         0

/* T2_BICM_INTR2_1 :: CPU_SET :: BCH_CBIT_PLP0 [16:16] */
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_CBIT_PLP0_MASK            0x00010000
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_CBIT_PLP0_SHIFT           16
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_CBIT_PLP0_DEFAULT         0

/* T2_BICM_INTR2_1 :: CPU_SET :: BCH_BBLK_PLP0 [15:15] */
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_BBLK_PLP0_MASK            0x00008000
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_BBLK_PLP0_SHIFT           15
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_BBLK_PLP0_DEFAULT         0

/* T2_BICM_INTR2_1 :: CPU_SET :: BCH_CBLK_PLP0 [14:14] */
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_CBLK_PLP0_MASK            0x00004000
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_CBLK_PLP0_SHIFT           14
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_CBLK_PLP0_DEFAULT         0

/* T2_BICM_INTR2_1 :: CPU_SET :: BCH_NBLK_PLP0 [13:13] */
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_NBLK_PLP0_MASK            0x00002000
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_NBLK_PLP0_SHIFT           13
#define BCHP_T2_BICM_INTR2_1_CPU_SET_BCH_NBLK_PLP0_DEFAULT         0

/* T2_BICM_INTR2_1 :: CPU_SET :: LDPC_FAIL_POST [12:12] */
#define BCHP_T2_BICM_INTR2_1_CPU_SET_LDPC_FAIL_POST_MASK           0x00001000
#define BCHP_T2_BICM_INTR2_1_CPU_SET_LDPC_FAIL_POST_SHIFT          12
#define BCHP_T2_BICM_INTR2_1_CPU_SET_LDPC_FAIL_POST_DEFAULT        0

/* T2_BICM_INTR2_1 :: CPU_SET :: LDPC_ITER_POST [11:11] */
#define BCHP_T2_BICM_INTR2_1_CPU_SET_LDPC_ITER_POST_MASK           0x00000800
#define BCHP_T2_BICM_INTR2_1_CPU_SET_LDPC_ITER_POST_SHIFT          11
#define BCHP_T2_BICM_INTR2_1_CPU_SET_LDPC_ITER_POST_DEFAULT        0

/* T2_BICM_INTR2_1 :: CPU_SET :: LDPC_FRM_POST [10:10] */
#define BCHP_T2_BICM_INTR2_1_CPU_SET_LDPC_FRM_POST_MASK            0x00000400
#define BCHP_T2_BICM_INTR2_1_CPU_SET_LDPC_FRM_POST_SHIFT           10
#define BCHP_T2_BICM_INTR2_1_CPU_SET_LDPC_FRM_POST_DEFAULT         0

/* T2_BICM_INTR2_1 :: CPU_SET :: LDPC_FAIL_PRE [09:09] */
#define BCHP_T2_BICM_INTR2_1_CPU_SET_LDPC_FAIL_PRE_MASK            0x00000200
#define BCHP_T2_BICM_INTR2_1_CPU_SET_LDPC_FAIL_PRE_SHIFT           9
#define BCHP_T2_BICM_INTR2_1_CPU_SET_LDPC_FAIL_PRE_DEFAULT         0

/* T2_BICM_INTR2_1 :: CPU_SET :: LDPC_ITER_PRE [08:08] */
#define BCHP_T2_BICM_INTR2_1_CPU_SET_LDPC_ITER_PRE_MASK            0x00000100
#define BCHP_T2_BICM_INTR2_1_CPU_SET_LDPC_ITER_PRE_SHIFT           8
#define BCHP_T2_BICM_INTR2_1_CPU_SET_LDPC_ITER_PRE_DEFAULT         0

/* T2_BICM_INTR2_1 :: CPU_SET :: LDPC_FRM_PRE [07:07] */
#define BCHP_T2_BICM_INTR2_1_CPU_SET_LDPC_FRM_PRE_MASK             0x00000080
#define BCHP_T2_BICM_INTR2_1_CPU_SET_LDPC_FRM_PRE_SHIFT            7
#define BCHP_T2_BICM_INTR2_1_CPU_SET_LDPC_FRM_PRE_DEFAULT          0

/* T2_BICM_INTR2_1 :: CPU_SET :: LDPC_FAIL_PLP1 [06:06] */
#define BCHP_T2_BICM_INTR2_1_CPU_SET_LDPC_FAIL_PLP1_MASK           0x00000040
#define BCHP_T2_BICM_INTR2_1_CPU_SET_LDPC_FAIL_PLP1_SHIFT          6
#define BCHP_T2_BICM_INTR2_1_CPU_SET_LDPC_FAIL_PLP1_DEFAULT        0

/* T2_BICM_INTR2_1 :: CPU_SET :: LDPC_ITER_PLP1 [05:05] */
#define BCHP_T2_BICM_INTR2_1_CPU_SET_LDPC_ITER_PLP1_MASK           0x00000020
#define BCHP_T2_BICM_INTR2_1_CPU_SET_LDPC_ITER_PLP1_SHIFT          5
#define BCHP_T2_BICM_INTR2_1_CPU_SET_LDPC_ITER_PLP1_DEFAULT        0

/* T2_BICM_INTR2_1 :: CPU_SET :: LDPC_FRM_PLP1 [04:04] */
#define BCHP_T2_BICM_INTR2_1_CPU_SET_LDPC_FRM_PLP1_MASK            0x00000010
#define BCHP_T2_BICM_INTR2_1_CPU_SET_LDPC_FRM_PLP1_SHIFT           4
#define BCHP_T2_BICM_INTR2_1_CPU_SET_LDPC_FRM_PLP1_DEFAULT         0

/* T2_BICM_INTR2_1 :: CPU_SET :: LDPC_FAIL_PLP0 [03:03] */
#define BCHP_T2_BICM_INTR2_1_CPU_SET_LDPC_FAIL_PLP0_MASK           0x00000008
#define BCHP_T2_BICM_INTR2_1_CPU_SET_LDPC_FAIL_PLP0_SHIFT          3
#define BCHP_T2_BICM_INTR2_1_CPU_SET_LDPC_FAIL_PLP0_DEFAULT        0

/* T2_BICM_INTR2_1 :: CPU_SET :: LDPC_ITER_PLP0 [02:02] */
#define BCHP_T2_BICM_INTR2_1_CPU_SET_LDPC_ITER_PLP0_MASK           0x00000004
#define BCHP_T2_BICM_INTR2_1_CPU_SET_LDPC_ITER_PLP0_SHIFT          2
#define BCHP_T2_BICM_INTR2_1_CPU_SET_LDPC_ITER_PLP0_DEFAULT        0

/* T2_BICM_INTR2_1 :: CPU_SET :: LDPC_FRM_PLP0 [01:01] */
#define BCHP_T2_BICM_INTR2_1_CPU_SET_LDPC_FRM_PLP0_MASK            0x00000002
#define BCHP_T2_BICM_INTR2_1_CPU_SET_LDPC_FRM_PLP0_SHIFT           1
#define BCHP_T2_BICM_INTR2_1_CPU_SET_LDPC_FRM_PLP0_DEFAULT         0

/* T2_BICM_INTR2_1 :: CPU_SET :: ACC_ITER [00:00] */
#define BCHP_T2_BICM_INTR2_1_CPU_SET_ACC_ITER_MASK                 0x00000001
#define BCHP_T2_BICM_INTR2_1_CPU_SET_ACC_ITER_SHIFT                0
#define BCHP_T2_BICM_INTR2_1_CPU_SET_ACC_ITER_DEFAULT              0

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* T2_BICM_INTR2_1 :: CPU_CLEAR :: reserved0 [31:31] */
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_reserved0_MASK              0x80000000
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_reserved0_SHIFT             31

/* T2_BICM_INTR2_1 :: CPU_CLEAR :: BCH_MISCOR_PRE [30:30] */
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_MISCOR_PRE_MASK         0x40000000
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_MISCOR_PRE_SHIFT        30
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_MISCOR_PRE_DEFAULT      0

/* T2_BICM_INTR2_1 :: CPU_CLEAR :: BCH_MISCOR_POST [29:29] */
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_MISCOR_POST_MASK        0x20000000
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_MISCOR_POST_SHIFT       29
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_MISCOR_POST_DEFAULT     0

/* T2_BICM_INTR2_1 :: CPU_CLEAR :: BCH_CBIT_POST [28:28] */
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_CBIT_POST_MASK          0x10000000
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_CBIT_POST_SHIFT         28
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_CBIT_POST_DEFAULT       0

/* T2_BICM_INTR2_1 :: CPU_CLEAR :: BCH_BBLK_POST [27:27] */
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_BBLK_POST_MASK          0x08000000
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_BBLK_POST_SHIFT         27
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_BBLK_POST_DEFAULT       0

/* T2_BICM_INTR2_1 :: CPU_CLEAR :: BCH_CBLK_POST [26:26] */
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_CBLK_POST_MASK          0x04000000
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_CBLK_POST_SHIFT         26
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_CBLK_POST_DEFAULT       0

/* T2_BICM_INTR2_1 :: CPU_CLEAR :: BCH_NBLK_POST [25:25] */
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_NBLK_POST_MASK          0x02000000
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_NBLK_POST_SHIFT         25
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_NBLK_POST_DEFAULT       0

/* T2_BICM_INTR2_1 :: CPU_CLEAR :: BCH_CBIT_PRE [24:24] */
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_CBIT_PRE_MASK           0x01000000
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_CBIT_PRE_SHIFT          24
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_CBIT_PRE_DEFAULT        0

/* T2_BICM_INTR2_1 :: CPU_CLEAR :: BCH_BBLK_PRE [23:23] */
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_BBLK_PRE_MASK           0x00800000
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_BBLK_PRE_SHIFT          23
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_BBLK_PRE_DEFAULT        0

/* T2_BICM_INTR2_1 :: CPU_CLEAR :: BCH_CBLK_PRE [22:22] */
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_CBLK_PRE_MASK           0x00400000
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_CBLK_PRE_SHIFT          22
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_CBLK_PRE_DEFAULT        0

/* T2_BICM_INTR2_1 :: CPU_CLEAR :: BCH_NBLK_PRE [21:21] */
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_NBLK_PRE_MASK           0x00200000
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_NBLK_PRE_SHIFT          21
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_NBLK_PRE_DEFAULT        0

/* T2_BICM_INTR2_1 :: CPU_CLEAR :: BCH_CBIT_PLP1 [20:20] */
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_CBIT_PLP1_MASK          0x00100000
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_CBIT_PLP1_SHIFT         20
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_CBIT_PLP1_DEFAULT       0

/* T2_BICM_INTR2_1 :: CPU_CLEAR :: BCH_BBLK_PLP1 [19:19] */
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_BBLK_PLP1_MASK          0x00080000
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_BBLK_PLP1_SHIFT         19
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_BBLK_PLP1_DEFAULT       0

/* T2_BICM_INTR2_1 :: CPU_CLEAR :: BCH_CBLK_PLP1 [18:18] */
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_CBLK_PLP1_MASK          0x00040000
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_CBLK_PLP1_SHIFT         18
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_CBLK_PLP1_DEFAULT       0

/* T2_BICM_INTR2_1 :: CPU_CLEAR :: BCH_NBLK_PLP1 [17:17] */
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_NBLK_PLP1_MASK          0x00020000
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_NBLK_PLP1_SHIFT         17
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_NBLK_PLP1_DEFAULT       0

/* T2_BICM_INTR2_1 :: CPU_CLEAR :: BCH_CBIT_PLP0 [16:16] */
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_CBIT_PLP0_MASK          0x00010000
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_CBIT_PLP0_SHIFT         16
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_CBIT_PLP0_DEFAULT       0

/* T2_BICM_INTR2_1 :: CPU_CLEAR :: BCH_BBLK_PLP0 [15:15] */
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_BBLK_PLP0_MASK          0x00008000
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_BBLK_PLP0_SHIFT         15
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_BBLK_PLP0_DEFAULT       0

/* T2_BICM_INTR2_1 :: CPU_CLEAR :: BCH_CBLK_PLP0 [14:14] */
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_CBLK_PLP0_MASK          0x00004000
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_CBLK_PLP0_SHIFT         14
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_CBLK_PLP0_DEFAULT       0

/* T2_BICM_INTR2_1 :: CPU_CLEAR :: BCH_NBLK_PLP0 [13:13] */
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_NBLK_PLP0_MASK          0x00002000
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_NBLK_PLP0_SHIFT         13
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_BCH_NBLK_PLP0_DEFAULT       0

/* T2_BICM_INTR2_1 :: CPU_CLEAR :: LDPC_FAIL_POST [12:12] */
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_LDPC_FAIL_POST_MASK         0x00001000
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_LDPC_FAIL_POST_SHIFT        12
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_LDPC_FAIL_POST_DEFAULT      0

/* T2_BICM_INTR2_1 :: CPU_CLEAR :: LDPC_ITER_POST [11:11] */
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_LDPC_ITER_POST_MASK         0x00000800
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_LDPC_ITER_POST_SHIFT        11
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_LDPC_ITER_POST_DEFAULT      0

/* T2_BICM_INTR2_1 :: CPU_CLEAR :: LDPC_FRM_POST [10:10] */
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_LDPC_FRM_POST_MASK          0x00000400
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_LDPC_FRM_POST_SHIFT         10
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_LDPC_FRM_POST_DEFAULT       0

/* T2_BICM_INTR2_1 :: CPU_CLEAR :: LDPC_FAIL_PRE [09:09] */
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_LDPC_FAIL_PRE_MASK          0x00000200
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_LDPC_FAIL_PRE_SHIFT         9
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_LDPC_FAIL_PRE_DEFAULT       0

/* T2_BICM_INTR2_1 :: CPU_CLEAR :: LDPC_ITER_PRE [08:08] */
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_LDPC_ITER_PRE_MASK          0x00000100
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_LDPC_ITER_PRE_SHIFT         8
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_LDPC_ITER_PRE_DEFAULT       0

/* T2_BICM_INTR2_1 :: CPU_CLEAR :: LDPC_FRM_PRE [07:07] */
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_LDPC_FRM_PRE_MASK           0x00000080
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_LDPC_FRM_PRE_SHIFT          7
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_LDPC_FRM_PRE_DEFAULT        0

/* T2_BICM_INTR2_1 :: CPU_CLEAR :: LDPC_FAIL_PLP1 [06:06] */
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_LDPC_FAIL_PLP1_MASK         0x00000040
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_LDPC_FAIL_PLP1_SHIFT        6
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_LDPC_FAIL_PLP1_DEFAULT      0

/* T2_BICM_INTR2_1 :: CPU_CLEAR :: LDPC_ITER_PLP1 [05:05] */
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_LDPC_ITER_PLP1_MASK         0x00000020
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_LDPC_ITER_PLP1_SHIFT        5
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_LDPC_ITER_PLP1_DEFAULT      0

/* T2_BICM_INTR2_1 :: CPU_CLEAR :: LDPC_FRM_PLP1 [04:04] */
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_LDPC_FRM_PLP1_MASK          0x00000010
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_LDPC_FRM_PLP1_SHIFT         4
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_LDPC_FRM_PLP1_DEFAULT       0

/* T2_BICM_INTR2_1 :: CPU_CLEAR :: LDPC_FAIL_PLP0 [03:03] */
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_LDPC_FAIL_PLP0_MASK         0x00000008
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_LDPC_FAIL_PLP0_SHIFT        3
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_LDPC_FAIL_PLP0_DEFAULT      0

/* T2_BICM_INTR2_1 :: CPU_CLEAR :: LDPC_ITER_PLP0 [02:02] */
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_LDPC_ITER_PLP0_MASK         0x00000004
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_LDPC_ITER_PLP0_SHIFT        2
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_LDPC_ITER_PLP0_DEFAULT      0

/* T2_BICM_INTR2_1 :: CPU_CLEAR :: LDPC_FRM_PLP0 [01:01] */
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_LDPC_FRM_PLP0_MASK          0x00000002
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_LDPC_FRM_PLP0_SHIFT         1
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_LDPC_FRM_PLP0_DEFAULT       0

/* T2_BICM_INTR2_1 :: CPU_CLEAR :: ACC_ITER [00:00] */
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_ACC_ITER_MASK               0x00000001
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_ACC_ITER_SHIFT              0
#define BCHP_T2_BICM_INTR2_1_CPU_CLEAR_ACC_ITER_DEFAULT            0

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* T2_BICM_INTR2_1 :: CPU_MASK_STATUS :: reserved0 [31:31] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_reserved0_MASK        0x80000000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_reserved0_SHIFT       31

/* T2_BICM_INTR2_1 :: CPU_MASK_STATUS :: BCH_MISCOR_PRE [30:30] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_MISCOR_PRE_MASK   0x40000000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_MISCOR_PRE_SHIFT  30
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_MISCOR_PRE_DEFAULT 1

/* T2_BICM_INTR2_1 :: CPU_MASK_STATUS :: BCH_MISCOR_POST [29:29] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_MISCOR_POST_MASK  0x20000000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_MISCOR_POST_SHIFT 29
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_MISCOR_POST_DEFAULT 1

/* T2_BICM_INTR2_1 :: CPU_MASK_STATUS :: BCH_CBIT_POST [28:28] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_CBIT_POST_MASK    0x10000000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_CBIT_POST_SHIFT   28
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_CBIT_POST_DEFAULT 1

/* T2_BICM_INTR2_1 :: CPU_MASK_STATUS :: BCH_BBLK_POST [27:27] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_BBLK_POST_MASK    0x08000000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_BBLK_POST_SHIFT   27
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_BBLK_POST_DEFAULT 1

/* T2_BICM_INTR2_1 :: CPU_MASK_STATUS :: BCH_CBLK_POST [26:26] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_CBLK_POST_MASK    0x04000000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_CBLK_POST_SHIFT   26
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_CBLK_POST_DEFAULT 1

/* T2_BICM_INTR2_1 :: CPU_MASK_STATUS :: BCH_NBLK_POST [25:25] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_NBLK_POST_MASK    0x02000000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_NBLK_POST_SHIFT   25
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_NBLK_POST_DEFAULT 1

/* T2_BICM_INTR2_1 :: CPU_MASK_STATUS :: BCH_CBIT_PRE [24:24] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_CBIT_PRE_MASK     0x01000000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_CBIT_PRE_SHIFT    24
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_CBIT_PRE_DEFAULT  1

/* T2_BICM_INTR2_1 :: CPU_MASK_STATUS :: BCH_BBLK_PRE [23:23] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_BBLK_PRE_MASK     0x00800000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_BBLK_PRE_SHIFT    23
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_BBLK_PRE_DEFAULT  1

/* T2_BICM_INTR2_1 :: CPU_MASK_STATUS :: BCH_CBLK_PRE [22:22] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_CBLK_PRE_MASK     0x00400000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_CBLK_PRE_SHIFT    22
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_CBLK_PRE_DEFAULT  1

/* T2_BICM_INTR2_1 :: CPU_MASK_STATUS :: BCH_NBLK_PRE [21:21] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_NBLK_PRE_MASK     0x00200000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_NBLK_PRE_SHIFT    21
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_NBLK_PRE_DEFAULT  1

/* T2_BICM_INTR2_1 :: CPU_MASK_STATUS :: BCH_CBIT_PLP1 [20:20] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_CBIT_PLP1_MASK    0x00100000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_CBIT_PLP1_SHIFT   20
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_CBIT_PLP1_DEFAULT 1

/* T2_BICM_INTR2_1 :: CPU_MASK_STATUS :: BCH_BBLK_PLP1 [19:19] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_BBLK_PLP1_MASK    0x00080000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_BBLK_PLP1_SHIFT   19
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_BBLK_PLP1_DEFAULT 1

/* T2_BICM_INTR2_1 :: CPU_MASK_STATUS :: BCH_CBLK_PLP1 [18:18] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_CBLK_PLP1_MASK    0x00040000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_CBLK_PLP1_SHIFT   18
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_CBLK_PLP1_DEFAULT 1

/* T2_BICM_INTR2_1 :: CPU_MASK_STATUS :: BCH_NBLK_PLP1 [17:17] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_NBLK_PLP1_MASK    0x00020000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_NBLK_PLP1_SHIFT   17
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_NBLK_PLP1_DEFAULT 1

/* T2_BICM_INTR2_1 :: CPU_MASK_STATUS :: BCH_CBIT_PLP0 [16:16] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_CBIT_PLP0_MASK    0x00010000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_CBIT_PLP0_SHIFT   16
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_CBIT_PLP0_DEFAULT 1

/* T2_BICM_INTR2_1 :: CPU_MASK_STATUS :: BCH_BBLK_PLP0 [15:15] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_BBLK_PLP0_MASK    0x00008000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_BBLK_PLP0_SHIFT   15
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_BBLK_PLP0_DEFAULT 1

/* T2_BICM_INTR2_1 :: CPU_MASK_STATUS :: BCH_CBLK_PLP0 [14:14] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_CBLK_PLP0_MASK    0x00004000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_CBLK_PLP0_SHIFT   14
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_CBLK_PLP0_DEFAULT 1

/* T2_BICM_INTR2_1 :: CPU_MASK_STATUS :: BCH_NBLK_PLP0 [13:13] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_NBLK_PLP0_MASK    0x00002000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_NBLK_PLP0_SHIFT   13
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_BCH_NBLK_PLP0_DEFAULT 1

/* T2_BICM_INTR2_1 :: CPU_MASK_STATUS :: LDPC_FAIL_POST [12:12] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_LDPC_FAIL_POST_MASK   0x00001000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_LDPC_FAIL_POST_SHIFT  12
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_LDPC_FAIL_POST_DEFAULT 1

/* T2_BICM_INTR2_1 :: CPU_MASK_STATUS :: LDPC_ITER_POST [11:11] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_LDPC_ITER_POST_MASK   0x00000800
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_LDPC_ITER_POST_SHIFT  11
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_LDPC_ITER_POST_DEFAULT 1

/* T2_BICM_INTR2_1 :: CPU_MASK_STATUS :: LDPC_FRM_POST [10:10] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_LDPC_FRM_POST_MASK    0x00000400
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_LDPC_FRM_POST_SHIFT   10
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_LDPC_FRM_POST_DEFAULT 1

/* T2_BICM_INTR2_1 :: CPU_MASK_STATUS :: LDPC_FAIL_PRE [09:09] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_LDPC_FAIL_PRE_MASK    0x00000200
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_LDPC_FAIL_PRE_SHIFT   9
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_LDPC_FAIL_PRE_DEFAULT 1

/* T2_BICM_INTR2_1 :: CPU_MASK_STATUS :: LDPC_ITER_PRE [08:08] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_LDPC_ITER_PRE_MASK    0x00000100
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_LDPC_ITER_PRE_SHIFT   8
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_LDPC_ITER_PRE_DEFAULT 1

/* T2_BICM_INTR2_1 :: CPU_MASK_STATUS :: LDPC_FRM_PRE [07:07] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_LDPC_FRM_PRE_MASK     0x00000080
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_LDPC_FRM_PRE_SHIFT    7
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_LDPC_FRM_PRE_DEFAULT  1

/* T2_BICM_INTR2_1 :: CPU_MASK_STATUS :: LDPC_FAIL_PLP1 [06:06] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_LDPC_FAIL_PLP1_MASK   0x00000040
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_LDPC_FAIL_PLP1_SHIFT  6
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_LDPC_FAIL_PLP1_DEFAULT 1

/* T2_BICM_INTR2_1 :: CPU_MASK_STATUS :: LDPC_ITER_PLP1 [05:05] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_LDPC_ITER_PLP1_MASK   0x00000020
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_LDPC_ITER_PLP1_SHIFT  5
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_LDPC_ITER_PLP1_DEFAULT 1

/* T2_BICM_INTR2_1 :: CPU_MASK_STATUS :: LDPC_FRM_PLP1 [04:04] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_LDPC_FRM_PLP1_MASK    0x00000010
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_LDPC_FRM_PLP1_SHIFT   4
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_LDPC_FRM_PLP1_DEFAULT 1

/* T2_BICM_INTR2_1 :: CPU_MASK_STATUS :: LDPC_FAIL_PLP0 [03:03] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_LDPC_FAIL_PLP0_MASK   0x00000008
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_LDPC_FAIL_PLP0_SHIFT  3
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_LDPC_FAIL_PLP0_DEFAULT 1

/* T2_BICM_INTR2_1 :: CPU_MASK_STATUS :: LDPC_ITER_PLP0 [02:02] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_LDPC_ITER_PLP0_MASK   0x00000004
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_LDPC_ITER_PLP0_SHIFT  2
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_LDPC_ITER_PLP0_DEFAULT 1

/* T2_BICM_INTR2_1 :: CPU_MASK_STATUS :: LDPC_FRM_PLP0 [01:01] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_LDPC_FRM_PLP0_MASK    0x00000002
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_LDPC_FRM_PLP0_SHIFT   1
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_LDPC_FRM_PLP0_DEFAULT 1

/* T2_BICM_INTR2_1 :: CPU_MASK_STATUS :: ACC_ITER [00:00] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_ACC_ITER_MASK         0x00000001
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_ACC_ITER_SHIFT        0
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_STATUS_ACC_ITER_DEFAULT      1

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* T2_BICM_INTR2_1 :: CPU_MASK_SET :: reserved0 [31:31] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_reserved0_MASK           0x80000000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_reserved0_SHIFT          31

/* T2_BICM_INTR2_1 :: CPU_MASK_SET :: BCH_MISCOR_PRE [30:30] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_MISCOR_PRE_MASK      0x40000000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_MISCOR_PRE_SHIFT     30
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_MISCOR_PRE_DEFAULT   1

/* T2_BICM_INTR2_1 :: CPU_MASK_SET :: BCH_MISCOR_POST [29:29] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_MISCOR_POST_MASK     0x20000000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_MISCOR_POST_SHIFT    29
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_MISCOR_POST_DEFAULT  1

/* T2_BICM_INTR2_1 :: CPU_MASK_SET :: BCH_CBIT_POST [28:28] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_CBIT_POST_MASK       0x10000000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_CBIT_POST_SHIFT      28
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_CBIT_POST_DEFAULT    1

/* T2_BICM_INTR2_1 :: CPU_MASK_SET :: BCH_BBLK_POST [27:27] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_BBLK_POST_MASK       0x08000000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_BBLK_POST_SHIFT      27
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_BBLK_POST_DEFAULT    1

/* T2_BICM_INTR2_1 :: CPU_MASK_SET :: BCH_CBLK_POST [26:26] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_CBLK_POST_MASK       0x04000000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_CBLK_POST_SHIFT      26
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_CBLK_POST_DEFAULT    1

/* T2_BICM_INTR2_1 :: CPU_MASK_SET :: BCH_NBLK_POST [25:25] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_NBLK_POST_MASK       0x02000000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_NBLK_POST_SHIFT      25
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_NBLK_POST_DEFAULT    1

/* T2_BICM_INTR2_1 :: CPU_MASK_SET :: BCH_CBIT_PRE [24:24] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_CBIT_PRE_MASK        0x01000000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_CBIT_PRE_SHIFT       24
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_CBIT_PRE_DEFAULT     1

/* T2_BICM_INTR2_1 :: CPU_MASK_SET :: BCH_BBLK_PRE [23:23] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_BBLK_PRE_MASK        0x00800000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_BBLK_PRE_SHIFT       23
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_BBLK_PRE_DEFAULT     1

/* T2_BICM_INTR2_1 :: CPU_MASK_SET :: BCH_CBLK_PRE [22:22] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_CBLK_PRE_MASK        0x00400000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_CBLK_PRE_SHIFT       22
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_CBLK_PRE_DEFAULT     1

/* T2_BICM_INTR2_1 :: CPU_MASK_SET :: BCH_NBLK_PRE [21:21] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_NBLK_PRE_MASK        0x00200000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_NBLK_PRE_SHIFT       21
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_NBLK_PRE_DEFAULT     1

/* T2_BICM_INTR2_1 :: CPU_MASK_SET :: BCH_CBIT_PLP1 [20:20] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_CBIT_PLP1_MASK       0x00100000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_CBIT_PLP1_SHIFT      20
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_CBIT_PLP1_DEFAULT    1

/* T2_BICM_INTR2_1 :: CPU_MASK_SET :: BCH_BBLK_PLP1 [19:19] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_BBLK_PLP1_MASK       0x00080000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_BBLK_PLP1_SHIFT      19
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_BBLK_PLP1_DEFAULT    1

/* T2_BICM_INTR2_1 :: CPU_MASK_SET :: BCH_CBLK_PLP1 [18:18] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_CBLK_PLP1_MASK       0x00040000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_CBLK_PLP1_SHIFT      18
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_CBLK_PLP1_DEFAULT    1

/* T2_BICM_INTR2_1 :: CPU_MASK_SET :: BCH_NBLK_PLP1 [17:17] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_NBLK_PLP1_MASK       0x00020000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_NBLK_PLP1_SHIFT      17
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_NBLK_PLP1_DEFAULT    1

/* T2_BICM_INTR2_1 :: CPU_MASK_SET :: BCH_CBIT_PLP0 [16:16] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_CBIT_PLP0_MASK       0x00010000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_CBIT_PLP0_SHIFT      16
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_CBIT_PLP0_DEFAULT    1

/* T2_BICM_INTR2_1 :: CPU_MASK_SET :: BCH_BBLK_PLP0 [15:15] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_BBLK_PLP0_MASK       0x00008000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_BBLK_PLP0_SHIFT      15
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_BBLK_PLP0_DEFAULT    1

/* T2_BICM_INTR2_1 :: CPU_MASK_SET :: BCH_CBLK_PLP0 [14:14] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_CBLK_PLP0_MASK       0x00004000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_CBLK_PLP0_SHIFT      14
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_CBLK_PLP0_DEFAULT    1

/* T2_BICM_INTR2_1 :: CPU_MASK_SET :: BCH_NBLK_PLP0 [13:13] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_NBLK_PLP0_MASK       0x00002000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_NBLK_PLP0_SHIFT      13
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_BCH_NBLK_PLP0_DEFAULT    1

/* T2_BICM_INTR2_1 :: CPU_MASK_SET :: LDPC_FAIL_POST [12:12] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_LDPC_FAIL_POST_MASK      0x00001000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_LDPC_FAIL_POST_SHIFT     12
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_LDPC_FAIL_POST_DEFAULT   1

/* T2_BICM_INTR2_1 :: CPU_MASK_SET :: LDPC_ITER_POST [11:11] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_LDPC_ITER_POST_MASK      0x00000800
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_LDPC_ITER_POST_SHIFT     11
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_LDPC_ITER_POST_DEFAULT   1

/* T2_BICM_INTR2_1 :: CPU_MASK_SET :: LDPC_FRM_POST [10:10] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_LDPC_FRM_POST_MASK       0x00000400
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_LDPC_FRM_POST_SHIFT      10
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_LDPC_FRM_POST_DEFAULT    1

/* T2_BICM_INTR2_1 :: CPU_MASK_SET :: LDPC_FAIL_PRE [09:09] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_LDPC_FAIL_PRE_MASK       0x00000200
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_LDPC_FAIL_PRE_SHIFT      9
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_LDPC_FAIL_PRE_DEFAULT    1

/* T2_BICM_INTR2_1 :: CPU_MASK_SET :: LDPC_ITER_PRE [08:08] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_LDPC_ITER_PRE_MASK       0x00000100
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_LDPC_ITER_PRE_SHIFT      8
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_LDPC_ITER_PRE_DEFAULT    1

/* T2_BICM_INTR2_1 :: CPU_MASK_SET :: LDPC_FRM_PRE [07:07] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_LDPC_FRM_PRE_MASK        0x00000080
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_LDPC_FRM_PRE_SHIFT       7
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_LDPC_FRM_PRE_DEFAULT     1

/* T2_BICM_INTR2_1 :: CPU_MASK_SET :: LDPC_FAIL_PLP1 [06:06] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_LDPC_FAIL_PLP1_MASK      0x00000040
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_LDPC_FAIL_PLP1_SHIFT     6
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_LDPC_FAIL_PLP1_DEFAULT   1

/* T2_BICM_INTR2_1 :: CPU_MASK_SET :: LDPC_ITER_PLP1 [05:05] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_LDPC_ITER_PLP1_MASK      0x00000020
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_LDPC_ITER_PLP1_SHIFT     5
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_LDPC_ITER_PLP1_DEFAULT   1

/* T2_BICM_INTR2_1 :: CPU_MASK_SET :: LDPC_FRM_PLP1 [04:04] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_LDPC_FRM_PLP1_MASK       0x00000010
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_LDPC_FRM_PLP1_SHIFT      4
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_LDPC_FRM_PLP1_DEFAULT    1

/* T2_BICM_INTR2_1 :: CPU_MASK_SET :: LDPC_FAIL_PLP0 [03:03] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_LDPC_FAIL_PLP0_MASK      0x00000008
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_LDPC_FAIL_PLP0_SHIFT     3
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_LDPC_FAIL_PLP0_DEFAULT   1

/* T2_BICM_INTR2_1 :: CPU_MASK_SET :: LDPC_ITER_PLP0 [02:02] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_LDPC_ITER_PLP0_MASK      0x00000004
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_LDPC_ITER_PLP0_SHIFT     2
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_LDPC_ITER_PLP0_DEFAULT   1

/* T2_BICM_INTR2_1 :: CPU_MASK_SET :: LDPC_FRM_PLP0 [01:01] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_LDPC_FRM_PLP0_MASK       0x00000002
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_LDPC_FRM_PLP0_SHIFT      1
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_LDPC_FRM_PLP0_DEFAULT    1

/* T2_BICM_INTR2_1 :: CPU_MASK_SET :: ACC_ITER [00:00] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_ACC_ITER_MASK            0x00000001
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_ACC_ITER_SHIFT           0
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_SET_ACC_ITER_DEFAULT         1

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* T2_BICM_INTR2_1 :: CPU_MASK_CLEAR :: reserved0 [31:31] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_reserved0_MASK         0x80000000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_reserved0_SHIFT        31

/* T2_BICM_INTR2_1 :: CPU_MASK_CLEAR :: BCH_MISCOR_PRE [30:30] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_MISCOR_PRE_MASK    0x40000000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_MISCOR_PRE_SHIFT   30
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_MISCOR_PRE_DEFAULT 1

/* T2_BICM_INTR2_1 :: CPU_MASK_CLEAR :: BCH_MISCOR_POST [29:29] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_MISCOR_POST_MASK   0x20000000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_MISCOR_POST_SHIFT  29
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_MISCOR_POST_DEFAULT 1

/* T2_BICM_INTR2_1 :: CPU_MASK_CLEAR :: BCH_CBIT_POST [28:28] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_CBIT_POST_MASK     0x10000000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_CBIT_POST_SHIFT    28
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_CBIT_POST_DEFAULT  1

/* T2_BICM_INTR2_1 :: CPU_MASK_CLEAR :: BCH_BBLK_POST [27:27] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_BBLK_POST_MASK     0x08000000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_BBLK_POST_SHIFT    27
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_BBLK_POST_DEFAULT  1

/* T2_BICM_INTR2_1 :: CPU_MASK_CLEAR :: BCH_CBLK_POST [26:26] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_CBLK_POST_MASK     0x04000000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_CBLK_POST_SHIFT    26
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_CBLK_POST_DEFAULT  1

/* T2_BICM_INTR2_1 :: CPU_MASK_CLEAR :: BCH_NBLK_POST [25:25] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_NBLK_POST_MASK     0x02000000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_NBLK_POST_SHIFT    25
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_NBLK_POST_DEFAULT  1

/* T2_BICM_INTR2_1 :: CPU_MASK_CLEAR :: BCH_CBIT_PRE [24:24] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_CBIT_PRE_MASK      0x01000000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_CBIT_PRE_SHIFT     24
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_CBIT_PRE_DEFAULT   1

/* T2_BICM_INTR2_1 :: CPU_MASK_CLEAR :: BCH_BBLK_PRE [23:23] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_BBLK_PRE_MASK      0x00800000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_BBLK_PRE_SHIFT     23
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_BBLK_PRE_DEFAULT   1

/* T2_BICM_INTR2_1 :: CPU_MASK_CLEAR :: BCH_CBLK_PRE [22:22] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_CBLK_PRE_MASK      0x00400000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_CBLK_PRE_SHIFT     22
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_CBLK_PRE_DEFAULT   1

/* T2_BICM_INTR2_1 :: CPU_MASK_CLEAR :: BCH_NBLK_PRE [21:21] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_NBLK_PRE_MASK      0x00200000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_NBLK_PRE_SHIFT     21
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_NBLK_PRE_DEFAULT   1

/* T2_BICM_INTR2_1 :: CPU_MASK_CLEAR :: BCH_CBIT_PLP1 [20:20] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_CBIT_PLP1_MASK     0x00100000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_CBIT_PLP1_SHIFT    20
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_CBIT_PLP1_DEFAULT  1

/* T2_BICM_INTR2_1 :: CPU_MASK_CLEAR :: BCH_BBLK_PLP1 [19:19] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_BBLK_PLP1_MASK     0x00080000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_BBLK_PLP1_SHIFT    19
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_BBLK_PLP1_DEFAULT  1

/* T2_BICM_INTR2_1 :: CPU_MASK_CLEAR :: BCH_CBLK_PLP1 [18:18] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_CBLK_PLP1_MASK     0x00040000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_CBLK_PLP1_SHIFT    18
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_CBLK_PLP1_DEFAULT  1

/* T2_BICM_INTR2_1 :: CPU_MASK_CLEAR :: BCH_NBLK_PLP1 [17:17] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_NBLK_PLP1_MASK     0x00020000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_NBLK_PLP1_SHIFT    17
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_NBLK_PLP1_DEFAULT  1

/* T2_BICM_INTR2_1 :: CPU_MASK_CLEAR :: BCH_CBIT_PLP0 [16:16] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_CBIT_PLP0_MASK     0x00010000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_CBIT_PLP0_SHIFT    16
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_CBIT_PLP0_DEFAULT  1

/* T2_BICM_INTR2_1 :: CPU_MASK_CLEAR :: BCH_BBLK_PLP0 [15:15] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_BBLK_PLP0_MASK     0x00008000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_BBLK_PLP0_SHIFT    15
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_BBLK_PLP0_DEFAULT  1

/* T2_BICM_INTR2_1 :: CPU_MASK_CLEAR :: BCH_CBLK_PLP0 [14:14] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_CBLK_PLP0_MASK     0x00004000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_CBLK_PLP0_SHIFT    14
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_CBLK_PLP0_DEFAULT  1

/* T2_BICM_INTR2_1 :: CPU_MASK_CLEAR :: BCH_NBLK_PLP0 [13:13] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_NBLK_PLP0_MASK     0x00002000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_NBLK_PLP0_SHIFT    13
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_BCH_NBLK_PLP0_DEFAULT  1

/* T2_BICM_INTR2_1 :: CPU_MASK_CLEAR :: LDPC_FAIL_POST [12:12] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_LDPC_FAIL_POST_MASK    0x00001000
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_LDPC_FAIL_POST_SHIFT   12
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_LDPC_FAIL_POST_DEFAULT 1

/* T2_BICM_INTR2_1 :: CPU_MASK_CLEAR :: LDPC_ITER_POST [11:11] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_LDPC_ITER_POST_MASK    0x00000800
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_LDPC_ITER_POST_SHIFT   11
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_LDPC_ITER_POST_DEFAULT 1

/* T2_BICM_INTR2_1 :: CPU_MASK_CLEAR :: LDPC_FRM_POST [10:10] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_LDPC_FRM_POST_MASK     0x00000400
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_LDPC_FRM_POST_SHIFT    10
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_LDPC_FRM_POST_DEFAULT  1

/* T2_BICM_INTR2_1 :: CPU_MASK_CLEAR :: LDPC_FAIL_PRE [09:09] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_LDPC_FAIL_PRE_MASK     0x00000200
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_LDPC_FAIL_PRE_SHIFT    9
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_LDPC_FAIL_PRE_DEFAULT  1

/* T2_BICM_INTR2_1 :: CPU_MASK_CLEAR :: LDPC_ITER_PRE [08:08] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_LDPC_ITER_PRE_MASK     0x00000100
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_LDPC_ITER_PRE_SHIFT    8
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_LDPC_ITER_PRE_DEFAULT  1

/* T2_BICM_INTR2_1 :: CPU_MASK_CLEAR :: LDPC_FRM_PRE [07:07] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_LDPC_FRM_PRE_MASK      0x00000080
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_LDPC_FRM_PRE_SHIFT     7
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_LDPC_FRM_PRE_DEFAULT   1

/* T2_BICM_INTR2_1 :: CPU_MASK_CLEAR :: LDPC_FAIL_PLP1 [06:06] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_LDPC_FAIL_PLP1_MASK    0x00000040
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_LDPC_FAIL_PLP1_SHIFT   6
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_LDPC_FAIL_PLP1_DEFAULT 1

/* T2_BICM_INTR2_1 :: CPU_MASK_CLEAR :: LDPC_ITER_PLP1 [05:05] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_LDPC_ITER_PLP1_MASK    0x00000020
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_LDPC_ITER_PLP1_SHIFT   5
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_LDPC_ITER_PLP1_DEFAULT 1

/* T2_BICM_INTR2_1 :: CPU_MASK_CLEAR :: LDPC_FRM_PLP1 [04:04] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_LDPC_FRM_PLP1_MASK     0x00000010
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_LDPC_FRM_PLP1_SHIFT    4
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_LDPC_FRM_PLP1_DEFAULT  1

/* T2_BICM_INTR2_1 :: CPU_MASK_CLEAR :: LDPC_FAIL_PLP0 [03:03] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_LDPC_FAIL_PLP0_MASK    0x00000008
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_LDPC_FAIL_PLP0_SHIFT   3
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_LDPC_FAIL_PLP0_DEFAULT 1

/* T2_BICM_INTR2_1 :: CPU_MASK_CLEAR :: LDPC_ITER_PLP0 [02:02] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_LDPC_ITER_PLP0_MASK    0x00000004
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_LDPC_ITER_PLP0_SHIFT   2
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_LDPC_ITER_PLP0_DEFAULT 1

/* T2_BICM_INTR2_1 :: CPU_MASK_CLEAR :: LDPC_FRM_PLP0 [01:01] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_LDPC_FRM_PLP0_MASK     0x00000002
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_LDPC_FRM_PLP0_SHIFT    1
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_LDPC_FRM_PLP0_DEFAULT  1

/* T2_BICM_INTR2_1 :: CPU_MASK_CLEAR :: ACC_ITER [00:00] */
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_ACC_ITER_MASK          0x00000001
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_ACC_ITER_SHIFT         0
#define BCHP_T2_BICM_INTR2_1_CPU_MASK_CLEAR_ACC_ITER_DEFAULT       1

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* T2_BICM_INTR2_1 :: PCI_STATUS :: reserved0 [31:31] */
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_reserved0_MASK             0x80000000
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_reserved0_SHIFT            31

/* T2_BICM_INTR2_1 :: PCI_STATUS :: BCH_MISCOR_PRE [30:30] */
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_MISCOR_PRE_MASK        0x40000000
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_MISCOR_PRE_SHIFT       30
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_MISCOR_PRE_DEFAULT     0

/* T2_BICM_INTR2_1 :: PCI_STATUS :: BCH_MISCOR_POST [29:29] */
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_MISCOR_POST_MASK       0x20000000
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_MISCOR_POST_SHIFT      29
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_MISCOR_POST_DEFAULT    0

/* T2_BICM_INTR2_1 :: PCI_STATUS :: BCH_CBIT_POST [28:28] */
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_CBIT_POST_MASK         0x10000000
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_CBIT_POST_SHIFT        28
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_CBIT_POST_DEFAULT      0

/* T2_BICM_INTR2_1 :: PCI_STATUS :: BCH_BBLK_POST [27:27] */
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_BBLK_POST_MASK         0x08000000
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_BBLK_POST_SHIFT        27
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_BBLK_POST_DEFAULT      0

/* T2_BICM_INTR2_1 :: PCI_STATUS :: BCH_CBLK_POST [26:26] */
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_CBLK_POST_MASK         0x04000000
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_CBLK_POST_SHIFT        26
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_CBLK_POST_DEFAULT      0

/* T2_BICM_INTR2_1 :: PCI_STATUS :: BCH_NBLK_POST [25:25] */
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_NBLK_POST_MASK         0x02000000
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_NBLK_POST_SHIFT        25
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_NBLK_POST_DEFAULT      0

/* T2_BICM_INTR2_1 :: PCI_STATUS :: BCH_CBIT_PRE [24:24] */
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_CBIT_PRE_MASK          0x01000000
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_CBIT_PRE_SHIFT         24
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_CBIT_PRE_DEFAULT       0

/* T2_BICM_INTR2_1 :: PCI_STATUS :: BCH_BBLK_PRE [23:23] */
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_BBLK_PRE_MASK          0x00800000
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_BBLK_PRE_SHIFT         23
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_BBLK_PRE_DEFAULT       0

/* T2_BICM_INTR2_1 :: PCI_STATUS :: BCH_CBLK_PRE [22:22] */
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_CBLK_PRE_MASK          0x00400000
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_CBLK_PRE_SHIFT         22
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_CBLK_PRE_DEFAULT       0

/* T2_BICM_INTR2_1 :: PCI_STATUS :: BCH_NBLK_PRE [21:21] */
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_NBLK_PRE_MASK          0x00200000
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_NBLK_PRE_SHIFT         21
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_NBLK_PRE_DEFAULT       0

/* T2_BICM_INTR2_1 :: PCI_STATUS :: BCH_CBIT_PLP1 [20:20] */
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_CBIT_PLP1_MASK         0x00100000
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_CBIT_PLP1_SHIFT        20
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_CBIT_PLP1_DEFAULT      0

/* T2_BICM_INTR2_1 :: PCI_STATUS :: BCH_BBLK_PLP1 [19:19] */
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_BBLK_PLP1_MASK         0x00080000
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_BBLK_PLP1_SHIFT        19
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_BBLK_PLP1_DEFAULT      0

/* T2_BICM_INTR2_1 :: PCI_STATUS :: BCH_CBLK_PLP1 [18:18] */
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_CBLK_PLP1_MASK         0x00040000
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_CBLK_PLP1_SHIFT        18
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_CBLK_PLP1_DEFAULT      0

/* T2_BICM_INTR2_1 :: PCI_STATUS :: BCH_NBLK_PLP1 [17:17] */
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_NBLK_PLP1_MASK         0x00020000
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_NBLK_PLP1_SHIFT        17
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_NBLK_PLP1_DEFAULT      0

/* T2_BICM_INTR2_1 :: PCI_STATUS :: BCH_CBIT_PLP0 [16:16] */
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_CBIT_PLP0_MASK         0x00010000
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_CBIT_PLP0_SHIFT        16
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_CBIT_PLP0_DEFAULT      0

/* T2_BICM_INTR2_1 :: PCI_STATUS :: BCH_BBLK_PLP0 [15:15] */
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_BBLK_PLP0_MASK         0x00008000
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_BBLK_PLP0_SHIFT        15
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_BBLK_PLP0_DEFAULT      0

/* T2_BICM_INTR2_1 :: PCI_STATUS :: BCH_CBLK_PLP0 [14:14] */
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_CBLK_PLP0_MASK         0x00004000
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_CBLK_PLP0_SHIFT        14
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_CBLK_PLP0_DEFAULT      0

/* T2_BICM_INTR2_1 :: PCI_STATUS :: BCH_NBLK_PLP0 [13:13] */
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_NBLK_PLP0_MASK         0x00002000
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_NBLK_PLP0_SHIFT        13
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_BCH_NBLK_PLP0_DEFAULT      0

/* T2_BICM_INTR2_1 :: PCI_STATUS :: LDPC_FAIL_POST [12:12] */
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_LDPC_FAIL_POST_MASK        0x00001000
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_LDPC_FAIL_POST_SHIFT       12
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_LDPC_FAIL_POST_DEFAULT     0

/* T2_BICM_INTR2_1 :: PCI_STATUS :: LDPC_ITER_POST [11:11] */
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_LDPC_ITER_POST_MASK        0x00000800
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_LDPC_ITER_POST_SHIFT       11
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_LDPC_ITER_POST_DEFAULT     0

/* T2_BICM_INTR2_1 :: PCI_STATUS :: LDPC_FRM_POST [10:10] */
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_LDPC_FRM_POST_MASK         0x00000400
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_LDPC_FRM_POST_SHIFT        10
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_LDPC_FRM_POST_DEFAULT      0

/* T2_BICM_INTR2_1 :: PCI_STATUS :: LDPC_FAIL_PRE [09:09] */
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_LDPC_FAIL_PRE_MASK         0x00000200
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_LDPC_FAIL_PRE_SHIFT        9
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_LDPC_FAIL_PRE_DEFAULT      0

/* T2_BICM_INTR2_1 :: PCI_STATUS :: LDPC_ITER_PRE [08:08] */
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_LDPC_ITER_PRE_MASK         0x00000100
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_LDPC_ITER_PRE_SHIFT        8
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_LDPC_ITER_PRE_DEFAULT      0

/* T2_BICM_INTR2_1 :: PCI_STATUS :: LDPC_FRM_PRE [07:07] */
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_LDPC_FRM_PRE_MASK          0x00000080
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_LDPC_FRM_PRE_SHIFT         7
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_LDPC_FRM_PRE_DEFAULT       0

/* T2_BICM_INTR2_1 :: PCI_STATUS :: LDPC_FAIL_PLP1 [06:06] */
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_LDPC_FAIL_PLP1_MASK        0x00000040
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_LDPC_FAIL_PLP1_SHIFT       6
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_LDPC_FAIL_PLP1_DEFAULT     0

/* T2_BICM_INTR2_1 :: PCI_STATUS :: LDPC_ITER_PLP1 [05:05] */
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_LDPC_ITER_PLP1_MASK        0x00000020
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_LDPC_ITER_PLP1_SHIFT       5
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_LDPC_ITER_PLP1_DEFAULT     0

/* T2_BICM_INTR2_1 :: PCI_STATUS :: LDPC_FRM_PLP1 [04:04] */
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_LDPC_FRM_PLP1_MASK         0x00000010
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_LDPC_FRM_PLP1_SHIFT        4
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_LDPC_FRM_PLP1_DEFAULT      0

/* T2_BICM_INTR2_1 :: PCI_STATUS :: LDPC_FAIL_PLP0 [03:03] */
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_LDPC_FAIL_PLP0_MASK        0x00000008
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_LDPC_FAIL_PLP0_SHIFT       3
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_LDPC_FAIL_PLP0_DEFAULT     0

/* T2_BICM_INTR2_1 :: PCI_STATUS :: LDPC_ITER_PLP0 [02:02] */
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_LDPC_ITER_PLP0_MASK        0x00000004
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_LDPC_ITER_PLP0_SHIFT       2
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_LDPC_ITER_PLP0_DEFAULT     0

/* T2_BICM_INTR2_1 :: PCI_STATUS :: LDPC_FRM_PLP0 [01:01] */
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_LDPC_FRM_PLP0_MASK         0x00000002
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_LDPC_FRM_PLP0_SHIFT        1
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_LDPC_FRM_PLP0_DEFAULT      0

/* T2_BICM_INTR2_1 :: PCI_STATUS :: ACC_ITER [00:00] */
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_ACC_ITER_MASK              0x00000001
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_ACC_ITER_SHIFT             0
#define BCHP_T2_BICM_INTR2_1_PCI_STATUS_ACC_ITER_DEFAULT           0

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* T2_BICM_INTR2_1 :: PCI_SET :: reserved0 [31:31] */
#define BCHP_T2_BICM_INTR2_1_PCI_SET_reserved0_MASK                0x80000000
#define BCHP_T2_BICM_INTR2_1_PCI_SET_reserved0_SHIFT               31

/* T2_BICM_INTR2_1 :: PCI_SET :: BCH_MISCOR_PRE [30:30] */
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_MISCOR_PRE_MASK           0x40000000
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_MISCOR_PRE_SHIFT          30
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_MISCOR_PRE_DEFAULT        0

/* T2_BICM_INTR2_1 :: PCI_SET :: BCH_MISCOR_POST [29:29] */
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_MISCOR_POST_MASK          0x20000000
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_MISCOR_POST_SHIFT         29
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_MISCOR_POST_DEFAULT       0

/* T2_BICM_INTR2_1 :: PCI_SET :: BCH_CBIT_POST [28:28] */
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_CBIT_POST_MASK            0x10000000
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_CBIT_POST_SHIFT           28
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_CBIT_POST_DEFAULT         0

/* T2_BICM_INTR2_1 :: PCI_SET :: BCH_BBLK_POST [27:27] */
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_BBLK_POST_MASK            0x08000000
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_BBLK_POST_SHIFT           27
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_BBLK_POST_DEFAULT         0

/* T2_BICM_INTR2_1 :: PCI_SET :: BCH_CBLK_POST [26:26] */
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_CBLK_POST_MASK            0x04000000
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_CBLK_POST_SHIFT           26
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_CBLK_POST_DEFAULT         0

/* T2_BICM_INTR2_1 :: PCI_SET :: BCH_NBLK_POST [25:25] */
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_NBLK_POST_MASK            0x02000000
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_NBLK_POST_SHIFT           25
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_NBLK_POST_DEFAULT         0

/* T2_BICM_INTR2_1 :: PCI_SET :: BCH_CBIT_PRE [24:24] */
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_CBIT_PRE_MASK             0x01000000
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_CBIT_PRE_SHIFT            24
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_CBIT_PRE_DEFAULT          0

/* T2_BICM_INTR2_1 :: PCI_SET :: BCH_BBLK_PRE [23:23] */
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_BBLK_PRE_MASK             0x00800000
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_BBLK_PRE_SHIFT            23
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_BBLK_PRE_DEFAULT          0

/* T2_BICM_INTR2_1 :: PCI_SET :: BCH_CBLK_PRE [22:22] */
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_CBLK_PRE_MASK             0x00400000
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_CBLK_PRE_SHIFT            22
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_CBLK_PRE_DEFAULT          0

/* T2_BICM_INTR2_1 :: PCI_SET :: BCH_NBLK_PRE [21:21] */
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_NBLK_PRE_MASK             0x00200000
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_NBLK_PRE_SHIFT            21
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_NBLK_PRE_DEFAULT          0

/* T2_BICM_INTR2_1 :: PCI_SET :: BCH_CBIT_PLP1 [20:20] */
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_CBIT_PLP1_MASK            0x00100000
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_CBIT_PLP1_SHIFT           20
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_CBIT_PLP1_DEFAULT         0

/* T2_BICM_INTR2_1 :: PCI_SET :: BCH_BBLK_PLP1 [19:19] */
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_BBLK_PLP1_MASK            0x00080000
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_BBLK_PLP1_SHIFT           19
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_BBLK_PLP1_DEFAULT         0

/* T2_BICM_INTR2_1 :: PCI_SET :: BCH_CBLK_PLP1 [18:18] */
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_CBLK_PLP1_MASK            0x00040000
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_CBLK_PLP1_SHIFT           18
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_CBLK_PLP1_DEFAULT         0

/* T2_BICM_INTR2_1 :: PCI_SET :: BCH_NBLK_PLP1 [17:17] */
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_NBLK_PLP1_MASK            0x00020000
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_NBLK_PLP1_SHIFT           17
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_NBLK_PLP1_DEFAULT         0

/* T2_BICM_INTR2_1 :: PCI_SET :: BCH_CBIT_PLP0 [16:16] */
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_CBIT_PLP0_MASK            0x00010000
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_CBIT_PLP0_SHIFT           16
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_CBIT_PLP0_DEFAULT         0

/* T2_BICM_INTR2_1 :: PCI_SET :: BCH_BBLK_PLP0 [15:15] */
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_BBLK_PLP0_MASK            0x00008000
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_BBLK_PLP0_SHIFT           15
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_BBLK_PLP0_DEFAULT         0

/* T2_BICM_INTR2_1 :: PCI_SET :: BCH_CBLK_PLP0 [14:14] */
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_CBLK_PLP0_MASK            0x00004000
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_CBLK_PLP0_SHIFT           14
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_CBLK_PLP0_DEFAULT         0

/* T2_BICM_INTR2_1 :: PCI_SET :: BCH_NBLK_PLP0 [13:13] */
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_NBLK_PLP0_MASK            0x00002000
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_NBLK_PLP0_SHIFT           13
#define BCHP_T2_BICM_INTR2_1_PCI_SET_BCH_NBLK_PLP0_DEFAULT         0

/* T2_BICM_INTR2_1 :: PCI_SET :: LDPC_FAIL_POST [12:12] */
#define BCHP_T2_BICM_INTR2_1_PCI_SET_LDPC_FAIL_POST_MASK           0x00001000
#define BCHP_T2_BICM_INTR2_1_PCI_SET_LDPC_FAIL_POST_SHIFT          12
#define BCHP_T2_BICM_INTR2_1_PCI_SET_LDPC_FAIL_POST_DEFAULT        0

/* T2_BICM_INTR2_1 :: PCI_SET :: LDPC_ITER_POST [11:11] */
#define BCHP_T2_BICM_INTR2_1_PCI_SET_LDPC_ITER_POST_MASK           0x00000800
#define BCHP_T2_BICM_INTR2_1_PCI_SET_LDPC_ITER_POST_SHIFT          11
#define BCHP_T2_BICM_INTR2_1_PCI_SET_LDPC_ITER_POST_DEFAULT        0

/* T2_BICM_INTR2_1 :: PCI_SET :: LDPC_FRM_POST [10:10] */
#define BCHP_T2_BICM_INTR2_1_PCI_SET_LDPC_FRM_POST_MASK            0x00000400
#define BCHP_T2_BICM_INTR2_1_PCI_SET_LDPC_FRM_POST_SHIFT           10
#define BCHP_T2_BICM_INTR2_1_PCI_SET_LDPC_FRM_POST_DEFAULT         0

/* T2_BICM_INTR2_1 :: PCI_SET :: LDPC_FAIL_PRE [09:09] */
#define BCHP_T2_BICM_INTR2_1_PCI_SET_LDPC_FAIL_PRE_MASK            0x00000200
#define BCHP_T2_BICM_INTR2_1_PCI_SET_LDPC_FAIL_PRE_SHIFT           9
#define BCHP_T2_BICM_INTR2_1_PCI_SET_LDPC_FAIL_PRE_DEFAULT         0

/* T2_BICM_INTR2_1 :: PCI_SET :: LDPC_ITER_PRE [08:08] */
#define BCHP_T2_BICM_INTR2_1_PCI_SET_LDPC_ITER_PRE_MASK            0x00000100
#define BCHP_T2_BICM_INTR2_1_PCI_SET_LDPC_ITER_PRE_SHIFT           8
#define BCHP_T2_BICM_INTR2_1_PCI_SET_LDPC_ITER_PRE_DEFAULT         0

/* T2_BICM_INTR2_1 :: PCI_SET :: LDPC_FRM_PRE [07:07] */
#define BCHP_T2_BICM_INTR2_1_PCI_SET_LDPC_FRM_PRE_MASK             0x00000080
#define BCHP_T2_BICM_INTR2_1_PCI_SET_LDPC_FRM_PRE_SHIFT            7
#define BCHP_T2_BICM_INTR2_1_PCI_SET_LDPC_FRM_PRE_DEFAULT          0

/* T2_BICM_INTR2_1 :: PCI_SET :: LDPC_FAIL_PLP1 [06:06] */
#define BCHP_T2_BICM_INTR2_1_PCI_SET_LDPC_FAIL_PLP1_MASK           0x00000040
#define BCHP_T2_BICM_INTR2_1_PCI_SET_LDPC_FAIL_PLP1_SHIFT          6
#define BCHP_T2_BICM_INTR2_1_PCI_SET_LDPC_FAIL_PLP1_DEFAULT        0

/* T2_BICM_INTR2_1 :: PCI_SET :: LDPC_ITER_PLP1 [05:05] */
#define BCHP_T2_BICM_INTR2_1_PCI_SET_LDPC_ITER_PLP1_MASK           0x00000020
#define BCHP_T2_BICM_INTR2_1_PCI_SET_LDPC_ITER_PLP1_SHIFT          5
#define BCHP_T2_BICM_INTR2_1_PCI_SET_LDPC_ITER_PLP1_DEFAULT        0

/* T2_BICM_INTR2_1 :: PCI_SET :: LDPC_FRM_PLP1 [04:04] */
#define BCHP_T2_BICM_INTR2_1_PCI_SET_LDPC_FRM_PLP1_MASK            0x00000010
#define BCHP_T2_BICM_INTR2_1_PCI_SET_LDPC_FRM_PLP1_SHIFT           4
#define BCHP_T2_BICM_INTR2_1_PCI_SET_LDPC_FRM_PLP1_DEFAULT         0

/* T2_BICM_INTR2_1 :: PCI_SET :: LDPC_FAIL_PLP0 [03:03] */
#define BCHP_T2_BICM_INTR2_1_PCI_SET_LDPC_FAIL_PLP0_MASK           0x00000008
#define BCHP_T2_BICM_INTR2_1_PCI_SET_LDPC_FAIL_PLP0_SHIFT          3
#define BCHP_T2_BICM_INTR2_1_PCI_SET_LDPC_FAIL_PLP0_DEFAULT        0

/* T2_BICM_INTR2_1 :: PCI_SET :: LDPC_ITER_PLP0 [02:02] */
#define BCHP_T2_BICM_INTR2_1_PCI_SET_LDPC_ITER_PLP0_MASK           0x00000004
#define BCHP_T2_BICM_INTR2_1_PCI_SET_LDPC_ITER_PLP0_SHIFT          2
#define BCHP_T2_BICM_INTR2_1_PCI_SET_LDPC_ITER_PLP0_DEFAULT        0

/* T2_BICM_INTR2_1 :: PCI_SET :: LDPC_FRM_PLP0 [01:01] */
#define BCHP_T2_BICM_INTR2_1_PCI_SET_LDPC_FRM_PLP0_MASK            0x00000002
#define BCHP_T2_BICM_INTR2_1_PCI_SET_LDPC_FRM_PLP0_SHIFT           1
#define BCHP_T2_BICM_INTR2_1_PCI_SET_LDPC_FRM_PLP0_DEFAULT         0

/* T2_BICM_INTR2_1 :: PCI_SET :: ACC_ITER [00:00] */
#define BCHP_T2_BICM_INTR2_1_PCI_SET_ACC_ITER_MASK                 0x00000001
#define BCHP_T2_BICM_INTR2_1_PCI_SET_ACC_ITER_SHIFT                0
#define BCHP_T2_BICM_INTR2_1_PCI_SET_ACC_ITER_DEFAULT              0

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* T2_BICM_INTR2_1 :: PCI_CLEAR :: reserved0 [31:31] */
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_reserved0_MASK              0x80000000
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_reserved0_SHIFT             31

/* T2_BICM_INTR2_1 :: PCI_CLEAR :: BCH_MISCOR_PRE [30:30] */
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_MISCOR_PRE_MASK         0x40000000
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_MISCOR_PRE_SHIFT        30
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_MISCOR_PRE_DEFAULT      0

/* T2_BICM_INTR2_1 :: PCI_CLEAR :: BCH_MISCOR_POST [29:29] */
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_MISCOR_POST_MASK        0x20000000
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_MISCOR_POST_SHIFT       29
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_MISCOR_POST_DEFAULT     0

/* T2_BICM_INTR2_1 :: PCI_CLEAR :: BCH_CBIT_POST [28:28] */
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_CBIT_POST_MASK          0x10000000
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_CBIT_POST_SHIFT         28
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_CBIT_POST_DEFAULT       0

/* T2_BICM_INTR2_1 :: PCI_CLEAR :: BCH_BBLK_POST [27:27] */
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_BBLK_POST_MASK          0x08000000
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_BBLK_POST_SHIFT         27
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_BBLK_POST_DEFAULT       0

/* T2_BICM_INTR2_1 :: PCI_CLEAR :: BCH_CBLK_POST [26:26] */
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_CBLK_POST_MASK          0x04000000
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_CBLK_POST_SHIFT         26
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_CBLK_POST_DEFAULT       0

/* T2_BICM_INTR2_1 :: PCI_CLEAR :: BCH_NBLK_POST [25:25] */
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_NBLK_POST_MASK          0x02000000
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_NBLK_POST_SHIFT         25
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_NBLK_POST_DEFAULT       0

/* T2_BICM_INTR2_1 :: PCI_CLEAR :: BCH_CBIT_PRE [24:24] */
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_CBIT_PRE_MASK           0x01000000
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_CBIT_PRE_SHIFT          24
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_CBIT_PRE_DEFAULT        0

/* T2_BICM_INTR2_1 :: PCI_CLEAR :: BCH_BBLK_PRE [23:23] */
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_BBLK_PRE_MASK           0x00800000
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_BBLK_PRE_SHIFT          23
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_BBLK_PRE_DEFAULT        0

/* T2_BICM_INTR2_1 :: PCI_CLEAR :: BCH_CBLK_PRE [22:22] */
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_CBLK_PRE_MASK           0x00400000
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_CBLK_PRE_SHIFT          22
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_CBLK_PRE_DEFAULT        0

/* T2_BICM_INTR2_1 :: PCI_CLEAR :: BCH_NBLK_PRE [21:21] */
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_NBLK_PRE_MASK           0x00200000
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_NBLK_PRE_SHIFT          21
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_NBLK_PRE_DEFAULT        0

/* T2_BICM_INTR2_1 :: PCI_CLEAR :: BCH_CBIT_PLP1 [20:20] */
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_CBIT_PLP1_MASK          0x00100000
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_CBIT_PLP1_SHIFT         20
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_CBIT_PLP1_DEFAULT       0

/* T2_BICM_INTR2_1 :: PCI_CLEAR :: BCH_BBLK_PLP1 [19:19] */
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_BBLK_PLP1_MASK          0x00080000
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_BBLK_PLP1_SHIFT         19
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_BBLK_PLP1_DEFAULT       0

/* T2_BICM_INTR2_1 :: PCI_CLEAR :: BCH_CBLK_PLP1 [18:18] */
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_CBLK_PLP1_MASK          0x00040000
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_CBLK_PLP1_SHIFT         18
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_CBLK_PLP1_DEFAULT       0

/* T2_BICM_INTR2_1 :: PCI_CLEAR :: BCH_NBLK_PLP1 [17:17] */
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_NBLK_PLP1_MASK          0x00020000
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_NBLK_PLP1_SHIFT         17
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_NBLK_PLP1_DEFAULT       0

/* T2_BICM_INTR2_1 :: PCI_CLEAR :: BCH_CBIT_PLP0 [16:16] */
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_CBIT_PLP0_MASK          0x00010000
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_CBIT_PLP0_SHIFT         16
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_CBIT_PLP0_DEFAULT       0

/* T2_BICM_INTR2_1 :: PCI_CLEAR :: BCH_BBLK_PLP0 [15:15] */
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_BBLK_PLP0_MASK          0x00008000
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_BBLK_PLP0_SHIFT         15
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_BBLK_PLP0_DEFAULT       0

/* T2_BICM_INTR2_1 :: PCI_CLEAR :: BCH_CBLK_PLP0 [14:14] */
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_CBLK_PLP0_MASK          0x00004000
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_CBLK_PLP0_SHIFT         14
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_CBLK_PLP0_DEFAULT       0

/* T2_BICM_INTR2_1 :: PCI_CLEAR :: BCH_NBLK_PLP0 [13:13] */
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_NBLK_PLP0_MASK          0x00002000
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_NBLK_PLP0_SHIFT         13
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_BCH_NBLK_PLP0_DEFAULT       0

/* T2_BICM_INTR2_1 :: PCI_CLEAR :: LDPC_FAIL_POST [12:12] */
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_LDPC_FAIL_POST_MASK         0x00001000
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_LDPC_FAIL_POST_SHIFT        12
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_LDPC_FAIL_POST_DEFAULT      0

/* T2_BICM_INTR2_1 :: PCI_CLEAR :: LDPC_ITER_POST [11:11] */
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_LDPC_ITER_POST_MASK         0x00000800
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_LDPC_ITER_POST_SHIFT        11
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_LDPC_ITER_POST_DEFAULT      0

/* T2_BICM_INTR2_1 :: PCI_CLEAR :: LDPC_FRM_POST [10:10] */
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_LDPC_FRM_POST_MASK          0x00000400
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_LDPC_FRM_POST_SHIFT         10
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_LDPC_FRM_POST_DEFAULT       0

/* T2_BICM_INTR2_1 :: PCI_CLEAR :: LDPC_FAIL_PRE [09:09] */
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_LDPC_FAIL_PRE_MASK          0x00000200
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_LDPC_FAIL_PRE_SHIFT         9
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_LDPC_FAIL_PRE_DEFAULT       0

/* T2_BICM_INTR2_1 :: PCI_CLEAR :: LDPC_ITER_PRE [08:08] */
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_LDPC_ITER_PRE_MASK          0x00000100
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_LDPC_ITER_PRE_SHIFT         8
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_LDPC_ITER_PRE_DEFAULT       0

/* T2_BICM_INTR2_1 :: PCI_CLEAR :: LDPC_FRM_PRE [07:07] */
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_LDPC_FRM_PRE_MASK           0x00000080
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_LDPC_FRM_PRE_SHIFT          7
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_LDPC_FRM_PRE_DEFAULT        0

/* T2_BICM_INTR2_1 :: PCI_CLEAR :: LDPC_FAIL_PLP1 [06:06] */
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_LDPC_FAIL_PLP1_MASK         0x00000040
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_LDPC_FAIL_PLP1_SHIFT        6
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_LDPC_FAIL_PLP1_DEFAULT      0

/* T2_BICM_INTR2_1 :: PCI_CLEAR :: LDPC_ITER_PLP1 [05:05] */
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_LDPC_ITER_PLP1_MASK         0x00000020
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_LDPC_ITER_PLP1_SHIFT        5
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_LDPC_ITER_PLP1_DEFAULT      0

/* T2_BICM_INTR2_1 :: PCI_CLEAR :: LDPC_FRM_PLP1 [04:04] */
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_LDPC_FRM_PLP1_MASK          0x00000010
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_LDPC_FRM_PLP1_SHIFT         4
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_LDPC_FRM_PLP1_DEFAULT       0

/* T2_BICM_INTR2_1 :: PCI_CLEAR :: LDPC_FAIL_PLP0 [03:03] */
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_LDPC_FAIL_PLP0_MASK         0x00000008
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_LDPC_FAIL_PLP0_SHIFT        3
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_LDPC_FAIL_PLP0_DEFAULT      0

/* T2_BICM_INTR2_1 :: PCI_CLEAR :: LDPC_ITER_PLP0 [02:02] */
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_LDPC_ITER_PLP0_MASK         0x00000004
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_LDPC_ITER_PLP0_SHIFT        2
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_LDPC_ITER_PLP0_DEFAULT      0

/* T2_BICM_INTR2_1 :: PCI_CLEAR :: LDPC_FRM_PLP0 [01:01] */
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_LDPC_FRM_PLP0_MASK          0x00000002
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_LDPC_FRM_PLP0_SHIFT         1
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_LDPC_FRM_PLP0_DEFAULT       0

/* T2_BICM_INTR2_1 :: PCI_CLEAR :: ACC_ITER [00:00] */
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_ACC_ITER_MASK               0x00000001
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_ACC_ITER_SHIFT              0
#define BCHP_T2_BICM_INTR2_1_PCI_CLEAR_ACC_ITER_DEFAULT            0

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* T2_BICM_INTR2_1 :: PCI_MASK_STATUS :: reserved0 [31:31] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_reserved0_MASK        0x80000000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_reserved0_SHIFT       31

/* T2_BICM_INTR2_1 :: PCI_MASK_STATUS :: BCH_MISCOR_PRE [30:30] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_MISCOR_PRE_MASK   0x40000000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_MISCOR_PRE_SHIFT  30
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_MISCOR_PRE_DEFAULT 1

/* T2_BICM_INTR2_1 :: PCI_MASK_STATUS :: BCH_MISCOR_POST [29:29] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_MISCOR_POST_MASK  0x20000000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_MISCOR_POST_SHIFT 29
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_MISCOR_POST_DEFAULT 1

/* T2_BICM_INTR2_1 :: PCI_MASK_STATUS :: BCH_CBIT_POST [28:28] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_CBIT_POST_MASK    0x10000000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_CBIT_POST_SHIFT   28
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_CBIT_POST_DEFAULT 1

/* T2_BICM_INTR2_1 :: PCI_MASK_STATUS :: BCH_BBLK_POST [27:27] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_BBLK_POST_MASK    0x08000000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_BBLK_POST_SHIFT   27
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_BBLK_POST_DEFAULT 1

/* T2_BICM_INTR2_1 :: PCI_MASK_STATUS :: BCH_CBLK_POST [26:26] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_CBLK_POST_MASK    0x04000000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_CBLK_POST_SHIFT   26
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_CBLK_POST_DEFAULT 1

/* T2_BICM_INTR2_1 :: PCI_MASK_STATUS :: BCH_NBLK_POST [25:25] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_NBLK_POST_MASK    0x02000000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_NBLK_POST_SHIFT   25
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_NBLK_POST_DEFAULT 1

/* T2_BICM_INTR2_1 :: PCI_MASK_STATUS :: BCH_CBIT_PRE [24:24] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_CBIT_PRE_MASK     0x01000000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_CBIT_PRE_SHIFT    24
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_CBIT_PRE_DEFAULT  1

/* T2_BICM_INTR2_1 :: PCI_MASK_STATUS :: BCH_BBLK_PRE [23:23] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_BBLK_PRE_MASK     0x00800000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_BBLK_PRE_SHIFT    23
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_BBLK_PRE_DEFAULT  1

/* T2_BICM_INTR2_1 :: PCI_MASK_STATUS :: BCH_CBLK_PRE [22:22] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_CBLK_PRE_MASK     0x00400000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_CBLK_PRE_SHIFT    22
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_CBLK_PRE_DEFAULT  1

/* T2_BICM_INTR2_1 :: PCI_MASK_STATUS :: BCH_NBLK_PRE [21:21] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_NBLK_PRE_MASK     0x00200000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_NBLK_PRE_SHIFT    21
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_NBLK_PRE_DEFAULT  1

/* T2_BICM_INTR2_1 :: PCI_MASK_STATUS :: BCH_CBIT_PLP1 [20:20] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_CBIT_PLP1_MASK    0x00100000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_CBIT_PLP1_SHIFT   20
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_CBIT_PLP1_DEFAULT 1

/* T2_BICM_INTR2_1 :: PCI_MASK_STATUS :: BCH_BBLK_PLP1 [19:19] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_BBLK_PLP1_MASK    0x00080000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_BBLK_PLP1_SHIFT   19
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_BBLK_PLP1_DEFAULT 1

/* T2_BICM_INTR2_1 :: PCI_MASK_STATUS :: BCH_CBLK_PLP1 [18:18] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_CBLK_PLP1_MASK    0x00040000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_CBLK_PLP1_SHIFT   18
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_CBLK_PLP1_DEFAULT 1

/* T2_BICM_INTR2_1 :: PCI_MASK_STATUS :: BCH_NBLK_PLP1 [17:17] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_NBLK_PLP1_MASK    0x00020000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_NBLK_PLP1_SHIFT   17
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_NBLK_PLP1_DEFAULT 1

/* T2_BICM_INTR2_1 :: PCI_MASK_STATUS :: BCH_CBIT_PLP0 [16:16] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_CBIT_PLP0_MASK    0x00010000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_CBIT_PLP0_SHIFT   16
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_CBIT_PLP0_DEFAULT 1

/* T2_BICM_INTR2_1 :: PCI_MASK_STATUS :: BCH_BBLK_PLP0 [15:15] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_BBLK_PLP0_MASK    0x00008000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_BBLK_PLP0_SHIFT   15
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_BBLK_PLP0_DEFAULT 1

/* T2_BICM_INTR2_1 :: PCI_MASK_STATUS :: BCH_CBLK_PLP0 [14:14] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_CBLK_PLP0_MASK    0x00004000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_CBLK_PLP0_SHIFT   14
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_CBLK_PLP0_DEFAULT 1

/* T2_BICM_INTR2_1 :: PCI_MASK_STATUS :: BCH_NBLK_PLP0 [13:13] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_NBLK_PLP0_MASK    0x00002000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_NBLK_PLP0_SHIFT   13
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_BCH_NBLK_PLP0_DEFAULT 1

/* T2_BICM_INTR2_1 :: PCI_MASK_STATUS :: LDPC_FAIL_POST [12:12] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_LDPC_FAIL_POST_MASK   0x00001000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_LDPC_FAIL_POST_SHIFT  12
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_LDPC_FAIL_POST_DEFAULT 1

/* T2_BICM_INTR2_1 :: PCI_MASK_STATUS :: LDPC_ITER_POST [11:11] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_LDPC_ITER_POST_MASK   0x00000800
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_LDPC_ITER_POST_SHIFT  11
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_LDPC_ITER_POST_DEFAULT 1

/* T2_BICM_INTR2_1 :: PCI_MASK_STATUS :: LDPC_FRM_POST [10:10] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_LDPC_FRM_POST_MASK    0x00000400
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_LDPC_FRM_POST_SHIFT   10
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_LDPC_FRM_POST_DEFAULT 1

/* T2_BICM_INTR2_1 :: PCI_MASK_STATUS :: LDPC_FAIL_PRE [09:09] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_LDPC_FAIL_PRE_MASK    0x00000200
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_LDPC_FAIL_PRE_SHIFT   9
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_LDPC_FAIL_PRE_DEFAULT 1

/* T2_BICM_INTR2_1 :: PCI_MASK_STATUS :: LDPC_ITER_PRE [08:08] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_LDPC_ITER_PRE_MASK    0x00000100
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_LDPC_ITER_PRE_SHIFT   8
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_LDPC_ITER_PRE_DEFAULT 1

/* T2_BICM_INTR2_1 :: PCI_MASK_STATUS :: LDPC_FRM_PRE [07:07] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_LDPC_FRM_PRE_MASK     0x00000080
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_LDPC_FRM_PRE_SHIFT    7
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_LDPC_FRM_PRE_DEFAULT  1

/* T2_BICM_INTR2_1 :: PCI_MASK_STATUS :: LDPC_FAIL_PLP1 [06:06] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_LDPC_FAIL_PLP1_MASK   0x00000040
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_LDPC_FAIL_PLP1_SHIFT  6
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_LDPC_FAIL_PLP1_DEFAULT 1

/* T2_BICM_INTR2_1 :: PCI_MASK_STATUS :: LDPC_ITER_PLP1 [05:05] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_LDPC_ITER_PLP1_MASK   0x00000020
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_LDPC_ITER_PLP1_SHIFT  5
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_LDPC_ITER_PLP1_DEFAULT 1

/* T2_BICM_INTR2_1 :: PCI_MASK_STATUS :: LDPC_FRM_PLP1 [04:04] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_LDPC_FRM_PLP1_MASK    0x00000010
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_LDPC_FRM_PLP1_SHIFT   4
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_LDPC_FRM_PLP1_DEFAULT 1

/* T2_BICM_INTR2_1 :: PCI_MASK_STATUS :: LDPC_FAIL_PLP0 [03:03] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_LDPC_FAIL_PLP0_MASK   0x00000008
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_LDPC_FAIL_PLP0_SHIFT  3
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_LDPC_FAIL_PLP0_DEFAULT 1

/* T2_BICM_INTR2_1 :: PCI_MASK_STATUS :: LDPC_ITER_PLP0 [02:02] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_LDPC_ITER_PLP0_MASK   0x00000004
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_LDPC_ITER_PLP0_SHIFT  2
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_LDPC_ITER_PLP0_DEFAULT 1

/* T2_BICM_INTR2_1 :: PCI_MASK_STATUS :: LDPC_FRM_PLP0 [01:01] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_LDPC_FRM_PLP0_MASK    0x00000002
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_LDPC_FRM_PLP0_SHIFT   1
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_LDPC_FRM_PLP0_DEFAULT 1

/* T2_BICM_INTR2_1 :: PCI_MASK_STATUS :: ACC_ITER [00:00] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_ACC_ITER_MASK         0x00000001
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_ACC_ITER_SHIFT        0
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_STATUS_ACC_ITER_DEFAULT      1

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* T2_BICM_INTR2_1 :: PCI_MASK_SET :: reserved0 [31:31] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_reserved0_MASK           0x80000000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_reserved0_SHIFT          31

/* T2_BICM_INTR2_1 :: PCI_MASK_SET :: BCH_MISCOR_PRE [30:30] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_MISCOR_PRE_MASK      0x40000000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_MISCOR_PRE_SHIFT     30
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_MISCOR_PRE_DEFAULT   1

/* T2_BICM_INTR2_1 :: PCI_MASK_SET :: BCH_MISCOR_POST [29:29] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_MISCOR_POST_MASK     0x20000000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_MISCOR_POST_SHIFT    29
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_MISCOR_POST_DEFAULT  1

/* T2_BICM_INTR2_1 :: PCI_MASK_SET :: BCH_CBIT_POST [28:28] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_CBIT_POST_MASK       0x10000000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_CBIT_POST_SHIFT      28
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_CBIT_POST_DEFAULT    1

/* T2_BICM_INTR2_1 :: PCI_MASK_SET :: BCH_BBLK_POST [27:27] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_BBLK_POST_MASK       0x08000000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_BBLK_POST_SHIFT      27
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_BBLK_POST_DEFAULT    1

/* T2_BICM_INTR2_1 :: PCI_MASK_SET :: BCH_CBLK_POST [26:26] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_CBLK_POST_MASK       0x04000000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_CBLK_POST_SHIFT      26
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_CBLK_POST_DEFAULT    1

/* T2_BICM_INTR2_1 :: PCI_MASK_SET :: BCH_NBLK_POST [25:25] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_NBLK_POST_MASK       0x02000000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_NBLK_POST_SHIFT      25
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_NBLK_POST_DEFAULT    1

/* T2_BICM_INTR2_1 :: PCI_MASK_SET :: BCH_CBIT_PRE [24:24] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_CBIT_PRE_MASK        0x01000000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_CBIT_PRE_SHIFT       24
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_CBIT_PRE_DEFAULT     1

/* T2_BICM_INTR2_1 :: PCI_MASK_SET :: BCH_BBLK_PRE [23:23] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_BBLK_PRE_MASK        0x00800000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_BBLK_PRE_SHIFT       23
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_BBLK_PRE_DEFAULT     1

/* T2_BICM_INTR2_1 :: PCI_MASK_SET :: BCH_CBLK_PRE [22:22] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_CBLK_PRE_MASK        0x00400000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_CBLK_PRE_SHIFT       22
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_CBLK_PRE_DEFAULT     1

/* T2_BICM_INTR2_1 :: PCI_MASK_SET :: BCH_NBLK_PRE [21:21] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_NBLK_PRE_MASK        0x00200000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_NBLK_PRE_SHIFT       21
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_NBLK_PRE_DEFAULT     1

/* T2_BICM_INTR2_1 :: PCI_MASK_SET :: BCH_CBIT_PLP1 [20:20] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_CBIT_PLP1_MASK       0x00100000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_CBIT_PLP1_SHIFT      20
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_CBIT_PLP1_DEFAULT    1

/* T2_BICM_INTR2_1 :: PCI_MASK_SET :: BCH_BBLK_PLP1 [19:19] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_BBLK_PLP1_MASK       0x00080000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_BBLK_PLP1_SHIFT      19
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_BBLK_PLP1_DEFAULT    1

/* T2_BICM_INTR2_1 :: PCI_MASK_SET :: BCH_CBLK_PLP1 [18:18] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_CBLK_PLP1_MASK       0x00040000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_CBLK_PLP1_SHIFT      18
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_CBLK_PLP1_DEFAULT    1

/* T2_BICM_INTR2_1 :: PCI_MASK_SET :: BCH_NBLK_PLP1 [17:17] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_NBLK_PLP1_MASK       0x00020000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_NBLK_PLP1_SHIFT      17
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_NBLK_PLP1_DEFAULT    1

/* T2_BICM_INTR2_1 :: PCI_MASK_SET :: BCH_CBIT_PLP0 [16:16] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_CBIT_PLP0_MASK       0x00010000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_CBIT_PLP0_SHIFT      16
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_CBIT_PLP0_DEFAULT    1

/* T2_BICM_INTR2_1 :: PCI_MASK_SET :: BCH_BBLK_PLP0 [15:15] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_BBLK_PLP0_MASK       0x00008000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_BBLK_PLP0_SHIFT      15
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_BBLK_PLP0_DEFAULT    1

/* T2_BICM_INTR2_1 :: PCI_MASK_SET :: BCH_CBLK_PLP0 [14:14] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_CBLK_PLP0_MASK       0x00004000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_CBLK_PLP0_SHIFT      14
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_CBLK_PLP0_DEFAULT    1

/* T2_BICM_INTR2_1 :: PCI_MASK_SET :: BCH_NBLK_PLP0 [13:13] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_NBLK_PLP0_MASK       0x00002000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_NBLK_PLP0_SHIFT      13
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_BCH_NBLK_PLP0_DEFAULT    1

/* T2_BICM_INTR2_1 :: PCI_MASK_SET :: LDPC_FAIL_POST [12:12] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_LDPC_FAIL_POST_MASK      0x00001000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_LDPC_FAIL_POST_SHIFT     12
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_LDPC_FAIL_POST_DEFAULT   1

/* T2_BICM_INTR2_1 :: PCI_MASK_SET :: LDPC_ITER_POST [11:11] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_LDPC_ITER_POST_MASK      0x00000800
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_LDPC_ITER_POST_SHIFT     11
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_LDPC_ITER_POST_DEFAULT   1

/* T2_BICM_INTR2_1 :: PCI_MASK_SET :: LDPC_FRM_POST [10:10] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_LDPC_FRM_POST_MASK       0x00000400
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_LDPC_FRM_POST_SHIFT      10
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_LDPC_FRM_POST_DEFAULT    1

/* T2_BICM_INTR2_1 :: PCI_MASK_SET :: LDPC_FAIL_PRE [09:09] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_LDPC_FAIL_PRE_MASK       0x00000200
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_LDPC_FAIL_PRE_SHIFT      9
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_LDPC_FAIL_PRE_DEFAULT    1

/* T2_BICM_INTR2_1 :: PCI_MASK_SET :: LDPC_ITER_PRE [08:08] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_LDPC_ITER_PRE_MASK       0x00000100
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_LDPC_ITER_PRE_SHIFT      8
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_LDPC_ITER_PRE_DEFAULT    1

/* T2_BICM_INTR2_1 :: PCI_MASK_SET :: LDPC_FRM_PRE [07:07] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_LDPC_FRM_PRE_MASK        0x00000080
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_LDPC_FRM_PRE_SHIFT       7
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_LDPC_FRM_PRE_DEFAULT     1

/* T2_BICM_INTR2_1 :: PCI_MASK_SET :: LDPC_FAIL_PLP1 [06:06] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_LDPC_FAIL_PLP1_MASK      0x00000040
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_LDPC_FAIL_PLP1_SHIFT     6
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_LDPC_FAIL_PLP1_DEFAULT   1

/* T2_BICM_INTR2_1 :: PCI_MASK_SET :: LDPC_ITER_PLP1 [05:05] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_LDPC_ITER_PLP1_MASK      0x00000020
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_LDPC_ITER_PLP1_SHIFT     5
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_LDPC_ITER_PLP1_DEFAULT   1

/* T2_BICM_INTR2_1 :: PCI_MASK_SET :: LDPC_FRM_PLP1 [04:04] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_LDPC_FRM_PLP1_MASK       0x00000010
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_LDPC_FRM_PLP1_SHIFT      4
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_LDPC_FRM_PLP1_DEFAULT    1

/* T2_BICM_INTR2_1 :: PCI_MASK_SET :: LDPC_FAIL_PLP0 [03:03] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_LDPC_FAIL_PLP0_MASK      0x00000008
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_LDPC_FAIL_PLP0_SHIFT     3
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_LDPC_FAIL_PLP0_DEFAULT   1

/* T2_BICM_INTR2_1 :: PCI_MASK_SET :: LDPC_ITER_PLP0 [02:02] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_LDPC_ITER_PLP0_MASK      0x00000004
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_LDPC_ITER_PLP0_SHIFT     2
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_LDPC_ITER_PLP0_DEFAULT   1

/* T2_BICM_INTR2_1 :: PCI_MASK_SET :: LDPC_FRM_PLP0 [01:01] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_LDPC_FRM_PLP0_MASK       0x00000002
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_LDPC_FRM_PLP0_SHIFT      1
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_LDPC_FRM_PLP0_DEFAULT    1

/* T2_BICM_INTR2_1 :: PCI_MASK_SET :: ACC_ITER [00:00] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_ACC_ITER_MASK            0x00000001
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_ACC_ITER_SHIFT           0
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_SET_ACC_ITER_DEFAULT         1

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* T2_BICM_INTR2_1 :: PCI_MASK_CLEAR :: reserved0 [31:31] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_reserved0_MASK         0x80000000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_reserved0_SHIFT        31

/* T2_BICM_INTR2_1 :: PCI_MASK_CLEAR :: BCH_MISCOR_PRE [30:30] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_MISCOR_PRE_MASK    0x40000000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_MISCOR_PRE_SHIFT   30
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_MISCOR_PRE_DEFAULT 1

/* T2_BICM_INTR2_1 :: PCI_MASK_CLEAR :: BCH_MISCOR_POST [29:29] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_MISCOR_POST_MASK   0x20000000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_MISCOR_POST_SHIFT  29
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_MISCOR_POST_DEFAULT 1

/* T2_BICM_INTR2_1 :: PCI_MASK_CLEAR :: BCH_CBIT_POST [28:28] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_CBIT_POST_MASK     0x10000000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_CBIT_POST_SHIFT    28
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_CBIT_POST_DEFAULT  1

/* T2_BICM_INTR2_1 :: PCI_MASK_CLEAR :: BCH_BBLK_POST [27:27] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_BBLK_POST_MASK     0x08000000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_BBLK_POST_SHIFT    27
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_BBLK_POST_DEFAULT  1

/* T2_BICM_INTR2_1 :: PCI_MASK_CLEAR :: BCH_CBLK_POST [26:26] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_CBLK_POST_MASK     0x04000000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_CBLK_POST_SHIFT    26
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_CBLK_POST_DEFAULT  1

/* T2_BICM_INTR2_1 :: PCI_MASK_CLEAR :: BCH_NBLK_POST [25:25] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_NBLK_POST_MASK     0x02000000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_NBLK_POST_SHIFT    25
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_NBLK_POST_DEFAULT  1

/* T2_BICM_INTR2_1 :: PCI_MASK_CLEAR :: BCH_CBIT_PRE [24:24] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_CBIT_PRE_MASK      0x01000000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_CBIT_PRE_SHIFT     24
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_CBIT_PRE_DEFAULT   1

/* T2_BICM_INTR2_1 :: PCI_MASK_CLEAR :: BCH_BBLK_PRE [23:23] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_BBLK_PRE_MASK      0x00800000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_BBLK_PRE_SHIFT     23
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_BBLK_PRE_DEFAULT   1

/* T2_BICM_INTR2_1 :: PCI_MASK_CLEAR :: BCH_CBLK_PRE [22:22] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_CBLK_PRE_MASK      0x00400000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_CBLK_PRE_SHIFT     22
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_CBLK_PRE_DEFAULT   1

/* T2_BICM_INTR2_1 :: PCI_MASK_CLEAR :: BCH_NBLK_PRE [21:21] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_NBLK_PRE_MASK      0x00200000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_NBLK_PRE_SHIFT     21
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_NBLK_PRE_DEFAULT   1

/* T2_BICM_INTR2_1 :: PCI_MASK_CLEAR :: BCH_CBIT_PLP1 [20:20] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_CBIT_PLP1_MASK     0x00100000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_CBIT_PLP1_SHIFT    20
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_CBIT_PLP1_DEFAULT  1

/* T2_BICM_INTR2_1 :: PCI_MASK_CLEAR :: BCH_BBLK_PLP1 [19:19] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_BBLK_PLP1_MASK     0x00080000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_BBLK_PLP1_SHIFT    19
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_BBLK_PLP1_DEFAULT  1

/* T2_BICM_INTR2_1 :: PCI_MASK_CLEAR :: BCH_CBLK_PLP1 [18:18] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_CBLK_PLP1_MASK     0x00040000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_CBLK_PLP1_SHIFT    18
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_CBLK_PLP1_DEFAULT  1

/* T2_BICM_INTR2_1 :: PCI_MASK_CLEAR :: BCH_NBLK_PLP1 [17:17] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_NBLK_PLP1_MASK     0x00020000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_NBLK_PLP1_SHIFT    17
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_NBLK_PLP1_DEFAULT  1

/* T2_BICM_INTR2_1 :: PCI_MASK_CLEAR :: BCH_CBIT_PLP0 [16:16] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_CBIT_PLP0_MASK     0x00010000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_CBIT_PLP0_SHIFT    16
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_CBIT_PLP0_DEFAULT  1

/* T2_BICM_INTR2_1 :: PCI_MASK_CLEAR :: BCH_BBLK_PLP0 [15:15] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_BBLK_PLP0_MASK     0x00008000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_BBLK_PLP0_SHIFT    15
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_BBLK_PLP0_DEFAULT  1

/* T2_BICM_INTR2_1 :: PCI_MASK_CLEAR :: BCH_CBLK_PLP0 [14:14] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_CBLK_PLP0_MASK     0x00004000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_CBLK_PLP0_SHIFT    14
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_CBLK_PLP0_DEFAULT  1

/* T2_BICM_INTR2_1 :: PCI_MASK_CLEAR :: BCH_NBLK_PLP0 [13:13] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_NBLK_PLP0_MASK     0x00002000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_NBLK_PLP0_SHIFT    13
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_BCH_NBLK_PLP0_DEFAULT  1

/* T2_BICM_INTR2_1 :: PCI_MASK_CLEAR :: LDPC_FAIL_POST [12:12] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_LDPC_FAIL_POST_MASK    0x00001000
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_LDPC_FAIL_POST_SHIFT   12
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_LDPC_FAIL_POST_DEFAULT 1

/* T2_BICM_INTR2_1 :: PCI_MASK_CLEAR :: LDPC_ITER_POST [11:11] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_LDPC_ITER_POST_MASK    0x00000800
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_LDPC_ITER_POST_SHIFT   11
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_LDPC_ITER_POST_DEFAULT 1

/* T2_BICM_INTR2_1 :: PCI_MASK_CLEAR :: LDPC_FRM_POST [10:10] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_LDPC_FRM_POST_MASK     0x00000400
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_LDPC_FRM_POST_SHIFT    10
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_LDPC_FRM_POST_DEFAULT  1

/* T2_BICM_INTR2_1 :: PCI_MASK_CLEAR :: LDPC_FAIL_PRE [09:09] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_LDPC_FAIL_PRE_MASK     0x00000200
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_LDPC_FAIL_PRE_SHIFT    9
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_LDPC_FAIL_PRE_DEFAULT  1

/* T2_BICM_INTR2_1 :: PCI_MASK_CLEAR :: LDPC_ITER_PRE [08:08] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_LDPC_ITER_PRE_MASK     0x00000100
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_LDPC_ITER_PRE_SHIFT    8
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_LDPC_ITER_PRE_DEFAULT  1

/* T2_BICM_INTR2_1 :: PCI_MASK_CLEAR :: LDPC_FRM_PRE [07:07] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_LDPC_FRM_PRE_MASK      0x00000080
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_LDPC_FRM_PRE_SHIFT     7
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_LDPC_FRM_PRE_DEFAULT   1

/* T2_BICM_INTR2_1 :: PCI_MASK_CLEAR :: LDPC_FAIL_PLP1 [06:06] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_LDPC_FAIL_PLP1_MASK    0x00000040
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_LDPC_FAIL_PLP1_SHIFT   6
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_LDPC_FAIL_PLP1_DEFAULT 1

/* T2_BICM_INTR2_1 :: PCI_MASK_CLEAR :: LDPC_ITER_PLP1 [05:05] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_LDPC_ITER_PLP1_MASK    0x00000020
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_LDPC_ITER_PLP1_SHIFT   5
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_LDPC_ITER_PLP1_DEFAULT 1

/* T2_BICM_INTR2_1 :: PCI_MASK_CLEAR :: LDPC_FRM_PLP1 [04:04] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_LDPC_FRM_PLP1_MASK     0x00000010
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_LDPC_FRM_PLP1_SHIFT    4
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_LDPC_FRM_PLP1_DEFAULT  1

/* T2_BICM_INTR2_1 :: PCI_MASK_CLEAR :: LDPC_FAIL_PLP0 [03:03] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_LDPC_FAIL_PLP0_MASK    0x00000008
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_LDPC_FAIL_PLP0_SHIFT   3
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_LDPC_FAIL_PLP0_DEFAULT 1

/* T2_BICM_INTR2_1 :: PCI_MASK_CLEAR :: LDPC_ITER_PLP0 [02:02] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_LDPC_ITER_PLP0_MASK    0x00000004
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_LDPC_ITER_PLP0_SHIFT   2
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_LDPC_ITER_PLP0_DEFAULT 1

/* T2_BICM_INTR2_1 :: PCI_MASK_CLEAR :: LDPC_FRM_PLP0 [01:01] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_LDPC_FRM_PLP0_MASK     0x00000002
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_LDPC_FRM_PLP0_SHIFT    1
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_LDPC_FRM_PLP0_DEFAULT  1

/* T2_BICM_INTR2_1 :: PCI_MASK_CLEAR :: ACC_ITER [00:00] */
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_ACC_ITER_MASK          0x00000001
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_ACC_ITER_SHIFT         0
#define BCHP_T2_BICM_INTR2_1_PCI_MASK_CLEAR_ACC_ITER_DEFAULT       1

#endif /* #ifndef BCHP_T2_BICM_INTR2_1_H__ */

/* End of File */
