
---------- Begin Simulation Statistics ----------
final_tick                               257348472500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   6370                       # Simulator instruction rate (inst/s)
host_mem_usage                               29996504                       # Number of bytes of host memory used
host_op_rate                                     6525                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 41389.72                       # Real time elapsed on the host
host_tick_rate                                1208319                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   263655228                       # Number of instructions simulated
sim_ops                                     270080726                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050012                       # Number of seconds simulated
sim_ticks                                 50011980000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.308976                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  309147                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               399885                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4295                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             22469                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            391164                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              47378                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           56967                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9589                       # Number of indirect misses.
system.cpu.branchPred.lookups                  698801                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  119113                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         6346                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3931069                       # Number of instructions committed
system.cpu.committedOps                       4334759                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.275425                       # CPI: cycles per instruction
system.cpu.discardedOps                         67319                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2209021                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            952821                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           439357                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7752982                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.305304                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4273                       # number of quiesce instructions executed
system.cpu.numCycles                         12875922                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4273                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2624281     60.54%     60.54% # Class of committed instruction
system.cpu.op_class_0::IntMult                  13221      0.30%     60.85% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.85% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     60.85% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.85% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     60.85% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.85% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.85% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     60.85% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.85% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.85% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.85% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.85% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.85% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.85% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.85% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.85% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.85% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.85% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.85% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.85% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.85% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.85% # Class of committed instruction
system.cpu.op_class_0::MemRead                1042625     24.05%     84.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite                654632     15.10%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4334759                       # Class of committed instruction
system.cpu.quiesceCycles                     67143246                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5122940                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           54                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         7326                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         14745                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1747364                       # Transaction distribution
system.membus.trans_dist::ReadResp            1752558                       # Transaction distribution
system.membus.trans_dist::WriteReq             721266                       # Transaction distribution
system.membus.trans_dist::WriteResp            721266                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5025                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2269                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2242                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2243                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            270                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4924                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          667                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          667                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          211                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        17506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        21289                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        72372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       111378                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      4847382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      4847382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4959427                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        17280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        17280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         4992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        35012                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       775296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        96369                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       911669                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    155114260                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    155114260                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               156043209                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2479243                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000034                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005855                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2479158    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      85      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2479243                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5854765630                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              11.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            91922125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              802811                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17521248                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           90330334                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10401008394                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             20.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1356000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       458752                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma       114688                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       573440                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0       114688                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       458752                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       573440                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0       114688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         3584                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total       118272                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0       114688                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        14336                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total       129024                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      9172842                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      2293211                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total     11466053                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      2293211                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      9172842                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total     11466053                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0     11466053                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma     11466053                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     22932105                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1515008                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1515008                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3675745                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3675745                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          756                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1582                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        36356                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        32886                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           80                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           96                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        72372                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       307440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       377072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       184320                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      9592846                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      9777166                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        57344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        81920                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        35840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        64512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         8464                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         8464                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     10381506                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1062                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2486                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        39994                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        51678                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio          105                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        96369                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      4917976                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      6032088                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      2949120                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    153485340                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    156434460                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       917504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1310720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       573440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total      1032192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       135200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       135200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    165041029                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        17699853500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             35.4                       # Network utilization (%)
system.acctest.local_bus.numRequests         11213302                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          721                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.16                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  14586482941                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         29.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   8226913000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         16.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma      1048576                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       524288                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1966080                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       524288                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       393216                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       917504                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       442368                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        12288                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       143360                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     20966496                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      7862436                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma     10483248                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     39312181                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     10483248                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      7862436                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     18345684                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     20966496                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     18345684                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     18345684                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     57657865                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       393216                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       917504                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1310720                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       393216                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       135200                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       528416                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       917504                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       929792                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       393216                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         4232                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       397448                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      7862436                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     18345684                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       26208121                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      7862436                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2703352                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      10565788                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      7862436                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     26208121                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2703352                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      36773909                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1742987                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1742987                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       680704                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       680704                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       118904                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4704270                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        16384                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         3584                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         4240                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      4847382                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      3803864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    150536220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       135200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    155114260                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2885394                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2885394    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2885394                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   6273541685                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         12.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9395556000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         18.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     88978264                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2424832                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      2949120                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     94352216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      2481084                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      2493144                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      4974228                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     22244566                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        75776                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        92160                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     22412502                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       620271                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        77944                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       698215                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1779138998                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     48485023                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     58968271                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1886592292                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     49609793                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     49850936                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     99460729                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1828748792                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     98335959                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     58968271                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1986053022                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    212863608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     40501248                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    253889144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    119080208                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    112984092                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    232064300                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     53215902                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1265664                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     54497950                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     29770052                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3530759                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     33300811                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      1310406                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4256252362                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    809830925                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      9172842                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   5076566535                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2381033664                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2259140550                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4640174214                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      1310406                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6637286026                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3068971474                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      9172842                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9716740749                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        17280                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4992                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        22272                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        17280                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        17280                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          270                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           78                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          348                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       345517                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        99816                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         445333                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       345517                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       345517                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       345517                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        99816                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        445333                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1379032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    110034972                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       135200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         453632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          112002836                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       321600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2424832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     40501248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma       114688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        43886656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        21564                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1719303                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7088                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1750075                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5025                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        37888                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       632832                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1792                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             685729                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     27574033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2200172279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2703352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           9070467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2239520131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6430459                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     48485023                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    809830925                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma     10483248                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      2293211                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            877522866                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6430459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     76059056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3010003203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma     10483248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      2293211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2703352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          9070467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3117042996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5019.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     59452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2350590.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      8192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1792.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2120.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7066.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000358978250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2397                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2397                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3125760                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             728311                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1750075                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     685729                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1750075                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   685729                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1567                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     6                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            109260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            109410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            109281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            109331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            109223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            109299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            109255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            109290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            109236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            109274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           109262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           109267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           109306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           109314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           109247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           109253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             42846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             42967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             42835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             42864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             42839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             42855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             42843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             42837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             42857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             42858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            42863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            42864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            42855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            42854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            42846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            42843                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  58403829505                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8742540000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            104302164505                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33402.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59652.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3164                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1629851                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  635980                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.75                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    15                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1750060                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               685729                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8618                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6889                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1513288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   62292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   60829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   60562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    4822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    9284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2016                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   5073                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    942                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    838                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    733                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  47680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 110602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 106373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  50314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  13885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  14382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  13965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   9275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   7293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   6114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   6053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   6509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   6501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   6543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   6212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   6182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   6315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   6380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   7218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   9459                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       168412                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    925.065862                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   834.969823                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.369308                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5166      3.07%      3.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4638      2.75%      5.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3695      2.19%      8.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2858      1.70%      9.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2681      1.59%     11.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2632      1.56%     12.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3130      1.86%     14.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2168      1.29%     16.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       141444     83.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       168412                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2397                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     728.177305                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1500.381104                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1727     72.05%     72.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            7      0.29%     72.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.04%     72.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.04%     72.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            6      0.25%     72.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.08%     72.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            4      0.17%     72.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          260     10.85%     83.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            6      0.25%     84.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.08%     84.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            5      0.21%     84.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            3      0.13%     84.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            3      0.13%     84.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.04%     84.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            4      0.17%     84.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           32      1.34%     86.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.04%     86.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.04%     86.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            2      0.08%     86.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            2      0.08%     86.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           91      3.80%     90.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199          109      4.55%     94.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.04%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            4      0.17%     94.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            8      0.33%     95.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4224-4351            1      0.04%     95.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4480-4607            1      0.04%     95.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           21      0.88%     96.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5248-5375            1      0.04%     96.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           90      3.75%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2397                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2397                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     286.076763                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     50.639081                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    445.444392                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1711     71.38%     71.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            14      0.58%     71.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            11      0.46%     72.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            4      0.17%     72.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            5      0.21%     72.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            9      0.38%     73.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.13%     73.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.04%     73.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.04%     73.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.08%     73.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.04%     73.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.04%     73.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            2      0.08%     73.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.04%     73.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.04%     73.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.04%     73.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            2      0.08%     73.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            2      0.08%     73.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            2      0.08%     74.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            3      0.13%     74.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           17      0.71%     74.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          602     25.11%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1664-1695            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2397                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              111904512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  100288                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                43886464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               112002836                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             43886656                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2237.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       877.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2239.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    877.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        24.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50010553500                       # Total gap between requests
system.mem_ctrls.avgGap                      20531.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1379032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    109936092                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       135200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       452224                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       322560                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2424832                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     40500096                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma       114688                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 27574033.261630516499                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2198195152.441474914551                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2703352.276794480160                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 9042313.461694577709                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6449654.662742807530                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 48485022.988491959870                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 809807890.029549002647                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 10483248.213727992028                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 2293210.546752998140                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        21564                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1719303                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2120                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7088                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5025                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        37888                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       632832                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1792                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   1715682730                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 102072905265                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    218419330                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    295157180                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 173449675905                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  59629745440                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 815653255745                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  11861003115                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   8399694480                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     79562.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59368.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    103027.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41641.81                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  34517348.44                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1573842.52                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1288893.82                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1447876.36                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   4687329.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         83103625.349996                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         58003847.999995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3180160762.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       953009944.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478779947.099897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     860633206.537455                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     344590036.800031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5958281370.787685                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        119.137082                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17689772860                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705430000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  29619303640                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8546                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4273                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9821830.564007                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2438577.802372                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4273    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        11250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     20727375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4273                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    215379790500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  41968682000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1373832                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1373832                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1373832                       # number of overall hits
system.cpu.icache.overall_hits::total         1373832                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          270                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            270                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          270                       # number of overall misses
system.cpu.icache.overall_misses::total           270                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11715000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11715000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11715000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11715000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1374102                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1374102                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1374102                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1374102                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000196                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000196                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000196                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000196                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43388.888889                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43388.888889                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43388.888889                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43388.888889                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          270                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          270                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          270                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          270                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11295375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11295375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11295375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11295375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000196                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000196                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000196                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000196                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41834.722222                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41834.722222                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41834.722222                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41834.722222                       # average overall mshr miss latency
system.cpu.icache.replacements                    127                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1373832                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1373832                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          270                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           270                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11715000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11715000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1374102                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1374102                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000196                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000196                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43388.888889                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43388.888889                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          270                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          270                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11295375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11295375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000196                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000196                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41834.722222                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41834.722222                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           479.504778                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            19112727                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               127                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          150493.913386                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   479.504778                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.936533                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.936533                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          482                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          481                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2748474                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2748474                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1647820                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1647820                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1647820                       # number of overall hits
system.cpu.dcache.overall_hits::total         1647820                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         9208                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9208                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9208                       # number of overall misses
system.cpu.dcache.overall_misses::total          9208                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    686681500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    686681500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    686681500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    686681500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1657028                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1657028                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1657028                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1657028                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005557                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005557                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005557                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005557                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74574.446134                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74574.446134                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74574.446134                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74574.446134                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5025                       # number of writebacks
system.cpu.dcache.writebacks::total              5025                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2042                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2042                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2042                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2042                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         7166                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7166                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7166                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7166                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        44939                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        44939                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    530509000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    530509000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    530509000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    530509000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     95227125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     95227125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004325                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004325                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004325                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004325                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74031.398270                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74031.398270                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74031.398270                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74031.398270                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2119.030797                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2119.030797                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   7167                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1039168                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1039168                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5310                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5310                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    401794375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    401794375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1044478                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1044478                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005084                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005084                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75667.490584                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75667.490584                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          386                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          386                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4924                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4924                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4377                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4377                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    369335375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    369335375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     95227125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     95227125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004714                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004714                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75007.184200                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75007.184200                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21756.254284                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21756.254284                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       608652                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         608652                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3898                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3898                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    284887125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    284887125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       612550                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       612550                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006364                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006364                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73085.460493                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73085.460493                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1656                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1656                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2242                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2242                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        40562                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        40562                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    161173625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    161173625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003660                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003660                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71888.325156                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71888.325156                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              669991                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7167                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             93.482768                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          116                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          336                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           45                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6635279                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6635279                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 257348472500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               257350648750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   6369                       # Simulator instruction rate (inst/s)
host_mem_usage                               29996504                       # Number of bytes of host memory used
host_op_rate                                     6525                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 41394.32                       # Real time elapsed on the host
host_tick_rate                                1208237                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   263657626                       # Number of instructions simulated
sim_ops                                     270083692                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050014                       # Number of seconds simulated
sim_ticks                                 50014156250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.295595                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  309279                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               400125                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4295                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             22490                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            391214                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              47378                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           56967                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9589                       # Number of indirect misses.
system.cpu.branchPred.lookups                  699165                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  119231                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         6346                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3933467                       # Number of instructions committed
system.cpu.committedOps                       4337725                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.274313                       # CPI: cycles per instruction
system.cpu.discardedOps                         67372                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2210465                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            953392                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           439592                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7753628                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.305408                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4273                       # number of quiesce instructions executed
system.cpu.numCycles                         12879404                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4273                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2626004     60.54%     60.54% # Class of committed instruction
system.cpu.op_class_0::IntMult                  13222      0.30%     60.84% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.84% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     60.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.84% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     60.84% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.84% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.84% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     60.84% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.84% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.84% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.84% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.84% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.84% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.84% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.84% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.84% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.84% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.84% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.84% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.84% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.84% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.84% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.84% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.84% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.84% # Class of committed instruction
system.cpu.op_class_0::MemRead                1043297     24.05%     84.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite                655201     15.10%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4337725                       # Class of committed instruction
system.cpu.quiesceCycles                     67143246                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5125776                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           54                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         7334                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         14759                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1747364                       # Transaction distribution
system.membus.trans_dist::ReadResp            1752565                       # Transaction distribution
system.membus.trans_dist::WriteReq             721266                       # Transaction distribution
system.membus.trans_dist::WriteResp            721266                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5026                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2275                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2242                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2243                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            272                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4929                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          673                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          673                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          213                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        17506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        21302                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        72372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       111393                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      4847382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      4847382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4959448                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        17408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        17408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         5056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        35012                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       775616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        96369                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       912053                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    155114260                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    155114260                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               156043721                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2479250                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000035                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005890                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2479164    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      86      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2479250                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5854781755                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              11.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            91922125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              811186                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17521248                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           90359084                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10401008394                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             20.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1366000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       458752                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma       114688                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       573440                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0       114688                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       458752                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       573440                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0       114688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         3584                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total       118272                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0       114688                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        14336                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total       129024                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      9172443                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      2293111                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total     11465554                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      2293111                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      9172443                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total     11465554                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0     11465554                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma     11465554                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     22931108                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1515008                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1515008                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3675745                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3675745                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          756                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1582                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        36356                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        32886                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           80                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           96                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        72372                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       307440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       377072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       184320                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      9592846                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      9777166                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        57344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        81920                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        35840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        64512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         8464                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         8464                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     10381506                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1062                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2486                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        39994                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        51678                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio          105                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        96369                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      4917976                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      6032088                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      2949120                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    153485340                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    156434460                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       917504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1310720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       573440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total      1032192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       135200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       135200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    165041029                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        17699853500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             35.4                       # Network utilization (%)
system.acctest.local_bus.numRequests         11213302                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          721                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.16                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  14586482941                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         29.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   8226913000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         16.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma      1048576                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       524288                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1966080                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       524288                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       393216                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       917504                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       442368                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        12288                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       143360                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     20965584                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      7862094                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma     10482792                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     39310470                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     10482792                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      7862094                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     18344886                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     20965584                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     18344886                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     18344886                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     57655356                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       393216                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       917504                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1310720                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       393216                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       135200                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       528416                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       917504                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       929792                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       393216                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         4232                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       397448                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      7862094                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     18344886                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       26206980                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      7862094                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2703235                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      10565329                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      7862094                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     26206980                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2703235                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      36772309                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1742987                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1742987                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       680704                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       680704                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       118904                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4704270                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        16384                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         3584                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         4240                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      4847382                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      3803864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    150536220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       135200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    155114260                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2885394                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2885394    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2885394                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   6273541685                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         12.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9395556000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         18.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     88982592                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2424832                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      2949120                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     94356544                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      2481176                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      2493144                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      4974320                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     22245648                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        75776                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        92160                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     22413584                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       620294                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        77944                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       698238                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1779148119                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     48482913                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     58965705                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1886596737                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     49609474                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     49848767                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     99458241                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1828757593                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     98331680                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     58965705                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1986054978                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    212889720                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     40501248                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    253915256                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    119093264                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    112984092                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    232077356                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     53222430                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1265664                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     54504478                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     29773316                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3530759                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     33304075                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      1310349                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4256589253                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    809795687                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      9172443                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   5076867732                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2381191105                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2259042249                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4640233354                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      1310349                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6637780358                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3068837935                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      9172443                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9717101086                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        17408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         5056                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        22464                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        17408                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        17408                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          272                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           79                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          351                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       348061                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       101091                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         449153                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       348061                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       348061                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       348061                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       101091                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        449153                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1379032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    110034972                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       135200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         453888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          112003092                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       321664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2424832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     40501248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma       114688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        43886720                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        21564                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1719303                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7092                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1750079                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5026                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        37888                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       632832                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1792                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             685730                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     27572833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2200076543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2703235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           9075191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2239427802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6431459                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     48482913                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    809795687                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma     10482792                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      2293111                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            877485962                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6431459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     76055747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3009872230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma     10482792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      2293111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2703235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          9075191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3116913764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5020.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     59452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2350590.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      8192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1792.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2120.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7070.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000358978250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2397                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2397                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3125770                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             728311                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1750079                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     685730                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1750079                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   685730                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1567                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     6                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            109260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            109412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            109281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            109331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            109223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            109299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            109256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            109290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            109237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            109274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           109262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           109267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           109306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           109314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           109247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           109253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             42846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             42967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             42835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             42864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             42839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             42855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             42843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             42837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             42857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             42858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            42863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            42864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            42855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            42854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            42846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            42843                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  58403901505                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8742560000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            104302341505                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33402.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59652.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3164                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1629851                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  635980                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.75                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    15                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1750064                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               685730                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6889                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1513288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   62292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   60829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   60562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    4822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    9284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2016                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   5073                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    942                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    838                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    733                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  47680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 110602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 106373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  50314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  13885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  14382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  13965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   9275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   7293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   6114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   6053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   6509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   6501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   6543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   6212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   6182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   6315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   6380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   7218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   9459                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       168417                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    925.044859                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   834.924443                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.397663                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5169      3.07%      3.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4638      2.75%      5.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3696      2.19%      8.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2858      1.70%      9.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2681      1.59%     11.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2633      1.56%     12.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3130      1.86%     14.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2168      1.29%     16.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       141444     83.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       168417                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2397                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     728.177305                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1500.381104                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1727     72.05%     72.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            7      0.29%     72.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.04%     72.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.04%     72.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            6      0.25%     72.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.08%     72.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            4      0.17%     72.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          260     10.85%     83.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            6      0.25%     84.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.08%     84.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            5      0.21%     84.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            3      0.13%     84.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            3      0.13%     84.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.04%     84.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            4      0.17%     84.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           32      1.34%     86.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.04%     86.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.04%     86.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            2      0.08%     86.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            2      0.08%     86.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           91      3.80%     90.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199          109      4.55%     94.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.04%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            4      0.17%     94.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            8      0.33%     95.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4224-4351            1      0.04%     95.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4480-4607            1      0.04%     95.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           21      0.88%     96.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5248-5375            1      0.04%     96.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           90      3.75%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2397                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2397                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     286.076763                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     50.639081                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    445.444392                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1711     71.38%     71.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            14      0.58%     71.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            11      0.46%     72.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            4      0.17%     72.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            5      0.21%     72.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            9      0.38%     73.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.13%     73.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.04%     73.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.04%     73.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.08%     73.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.04%     73.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.04%     73.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            2      0.08%     73.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.04%     73.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.04%     73.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.04%     73.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            2      0.08%     73.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            2      0.08%     73.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            2      0.08%     74.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            3      0.13%     74.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           17      0.71%     74.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          602     25.11%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1664-1695            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2397                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              111904768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  100288                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                43886464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               112003092                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             43886720                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2237.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       877.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2239.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    877.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        24.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50013282500                       # Total gap between requests
system.mem_ctrls.avgGap                      20532.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1379032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    109936092                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       135200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       452480                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       322560                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2424832                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     40500096                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma       114688                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 27572833.441531866789                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2198099503.078191280365                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2703234.646690655965                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 9047038.557208491489                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6449374.020980310626                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 48482913.275178968906                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 809772653.117586135864                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 10482792.059498155490                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 2293110.763015221339                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        21564                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1719303                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2120                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7092                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5026                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        37888                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       632832                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1792                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   1715682730                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 102072905265                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    218419330                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    295334180                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 173449675905                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  59629745440                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 815653255745                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  11861003115                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   8399694480                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     79562.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59368.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    103027.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41643.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  34510480.68                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1573842.52                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1288893.82                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1447876.36                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   4687329.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         83105599.049996                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         58005569.999995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3180168037.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       953009944.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478817110.799897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     860689158.637455                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     344592051.300031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5958387471.787685                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        119.134020                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17689842610                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  29621200140                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8546                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4273                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9821830.564007                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2438577.802372                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4273    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        11250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     20727375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4273                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    215381966750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  41968682000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1374596                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1374596                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1374596                       # number of overall hits
system.cpu.icache.overall_hits::total         1374596                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          272                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            272                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          272                       # number of overall misses
system.cpu.icache.overall_misses::total           272                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11801875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11801875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11801875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11801875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1374868                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1374868                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1374868                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1374868                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000198                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000198                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000198                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000198                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43389.246324                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43389.246324                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43389.246324                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43389.246324                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          272                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          272                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          272                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          272                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11379375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11379375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11379375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11379375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000198                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000198                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000198                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000198                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41835.937500                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41835.937500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41835.937500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41835.937500                       # average overall mshr miss latency
system.cpu.icache.replacements                    129                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1374596                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1374596                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          272                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           272                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11801875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11801875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1374868                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1374868                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000198                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000198                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43389.246324                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43389.246324                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          272                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          272                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11379375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11379375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000198                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000198                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41835.937500                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41835.937500                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           479.504887                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            78208491                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               611                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          128000.803601                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   479.504887                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.936533                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.936533                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          482                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          479                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2750008                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2750008                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1649074                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1649074                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1649074                       # number of overall hits
system.cpu.dcache.overall_hits::total         1649074                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         9213                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9213                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9213                       # number of overall misses
system.cpu.dcache.overall_misses::total          9213                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    687039625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    687039625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    687039625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    687039625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1658287                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1658287                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1658287                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1658287                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005556                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005556                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005556                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005556                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74572.845436                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74572.845436                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74572.845436                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74572.845436                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5026                       # number of writebacks
system.cpu.dcache.writebacks::total              5026                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2042                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2042                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2042                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2042                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         7171                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7171                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7171                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7171                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        44939                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        44939                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    530859125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    530859125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    530859125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    530859125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     95227125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     95227125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004324                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004324                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004324                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004324                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74028.604797                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74028.604797                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74028.604797                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74028.604797                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2119.030797                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2119.030797                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   7172                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1039853                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1039853                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5315                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5315                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    402152500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    402152500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1045168                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1045168                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005085                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005085                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75663.687676                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75663.687676                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          386                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          386                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4929                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4929                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4377                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4377                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    369685500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    369685500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     95227125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     95227125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004716                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004716                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75002.130250                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75002.130250                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21756.254284                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21756.254284                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       609221                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         609221                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3898                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3898                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    284887125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    284887125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       613119                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       613119                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006358                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006358                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73085.460493                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73085.460493                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1656                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1656                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2242                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2242                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        40562                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        40562                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    161173625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    161173625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003657                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003657                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71888.325156                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71888.325156                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1674422                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7684                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            217.910203                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          116                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          332                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           45                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6640320                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6640320                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 257350648750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
