{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1689161608074 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689161608079 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 12 19:33:27 2023 " "Processing started: Wed Jul 12 19:33:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689161608079 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689161608079 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off key_xd_seg -c key_xd_seg " "Command: quartus_map --read_settings_files=on --write_settings_files=off key_xd_seg -c key_xd_seg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689161608079 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1689161608352 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1689161608353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_xd.v 1 1 " "Found 1 design units, including 1 entities, in source file key_xd.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_xd " "Found entity 1: key_xd" {  } { { "key_xd.v" "" { Text "D:/mdy_book/key_xd_seg/key_xd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689161616959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689161616959 ""}
{ "Warning" "WSGN_SEARCH_FILE" "key_xd_seg.v 1 1 " "Using design file key_xd_seg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 key_xd_seg " "Found entity 1: key_xd_seg" {  } { { "key_xd_seg.v" "" { Text "D:/mdy_book/key_xd_seg/key_xd_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689161616990 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1689161616990 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "key_xd_seg " "Elaborating entity \"key_xd_seg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1689161616991 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 key_xd_seg.v(37) " "Verilog HDL assignment warning at key_xd_seg.v(37): truncated value with size 32 to match size of target (10)" {  } { { "key_xd_seg.v" "" { Text "D:/mdy_book/key_xd_seg/key_xd_seg.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689161616992 "|key_xd_seg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 key_xd_seg.v(51) " "Verilog HDL assignment warning at key_xd_seg.v(51): truncated value with size 32 to match size of target (3)" {  } { { "key_xd_seg.v" "" { Text "D:/mdy_book/key_xd_seg/key_xd_seg.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689161616992 "|key_xd_seg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 key_xd_seg.v(123) " "Verilog HDL assignment warning at key_xd_seg.v(123): truncated value with size 32 to match size of target (26)" {  } { { "key_xd_seg.v" "" { Text "D:/mdy_book/key_xd_seg/key_xd_seg.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689161616993 "|key_xd_seg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 key_xd_seg.v(149) " "Verilog HDL assignment warning at key_xd_seg.v(149): truncated value with size 32 to match size of target (26)" {  } { { "key_xd_seg.v" "" { Text "D:/mdy_book/key_xd_seg/key_xd_seg.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689161616993 "|key_xd_seg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 key_xd_seg.v(167) " "Verilog HDL assignment warning at key_xd_seg.v(167): truncated value with size 32 to match size of target (4)" {  } { { "key_xd_seg.v" "" { Text "D:/mdy_book/key_xd_seg/key_xd_seg.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689161616994 "|key_xd_seg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 key_xd_seg.v(185) " "Verilog HDL assignment warning at key_xd_seg.v(185): truncated value with size 32 to match size of target (3)" {  } { { "key_xd_seg.v" "" { Text "D:/mdy_book/key_xd_seg/key_xd_seg.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689161616994 "|key_xd_seg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 key_xd_seg.v(203) " "Verilog HDL assignment warning at key_xd_seg.v(203): truncated value with size 32 to match size of target (4)" {  } { { "key_xd_seg.v" "" { Text "D:/mdy_book/key_xd_seg/key_xd_seg.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689161616994 "|key_xd_seg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 key_xd_seg.v(221) " "Verilog HDL assignment warning at key_xd_seg.v(221): truncated value with size 32 to match size of target (3)" {  } { { "key_xd_seg.v" "" { Text "D:/mdy_book/key_xd_seg/key_xd_seg.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689161616994 "|key_xd_seg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 key_xd_seg.v(241) " "Verilog HDL assignment warning at key_xd_seg.v(241): truncated value with size 32 to match size of target (2)" {  } { { "key_xd_seg.v" "" { Text "D:/mdy_book/key_xd_seg/key_xd_seg.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689161616994 "|key_xd_seg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 key_xd_seg.v(259) " "Verilog HDL assignment warning at key_xd_seg.v(259): truncated value with size 32 to match size of target (2)" {  } { { "key_xd_seg.v" "" { Text "D:/mdy_book/key_xd_seg/key_xd_seg.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689161616995 "|key_xd_seg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 key_xd_seg.v(417) " "Verilog HDL assignment warning at key_xd_seg.v(417): truncated value with size 32 to match size of target (3)" {  } { { "key_xd_seg.v" "" { Text "D:/mdy_book/key_xd_seg/key_xd_seg.v" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689161616995 "|key_xd_seg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_xd key_xd:key_xd " "Elaborating entity \"key_xd\" for hierarchy \"key_xd:key_xd\"" {  } { { "key_xd_seg.v" "key_xd" { Text "D:/mdy_book/key_xd_seg/key_xd_seg.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689161617008 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "key_xd_seg.v" "" { Text "D:/mdy_book/key_xd_seg/key_xd_seg.v" 64 -1 0 } } { "key_xd_seg.v" "" { Text "D:/mdy_book/key_xd_seg/key_xd_seg.v" 83 -1 0 } } { "key_xd_seg.v" "" { Text "D:/mdy_book/key_xd_seg/key_xd_seg.v" 236 -1 0 } } { "key_xd_seg.v" "" { Text "D:/mdy_book/key_xd_seg/key_xd_seg.v" 254 -1 0 } } { "key_xd.v" "" { Text "D:/mdy_book/key_xd_seg/key_xd.v" 68 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1689161617326 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1689161617327 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1689161617431 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1689161617845 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689161617845 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "283 " "Implemented 283 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1689161617879 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1689161617879 ""} { "Info" "ICUT_CUT_TM_LCELLS" "263 " "Implemented 263 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1689161617879 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1689161617879 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689161617888 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 12 19:33:37 2023 " "Processing ended: Wed Jul 12 19:33:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689161617888 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689161617888 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689161617888 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1689161617888 ""}
