0.6
2016.4
Jan 23 2017
19:37:30
C:/Users/Nicol/Documents/GitHub/ECE320_Project/microprocessor.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
C:/Users/Nicol/Documents/GitHub/ECE320_Project/microprocessor.srcs/sim_1/new/microprocessor_tb.v,1523029007,verilog,,,,microprocessor_tb,,,,,,,,
C:/Users/Nicol/Documents/GitHub/ECE320_Project/microprocessor.srcs/sources_1/ip/blk_mem_RAM/sim/blk_mem_RAM.v,1523029007,verilog,,,,blk_mem_RAM,,,,,,,,
C:/Users/Nicol/Documents/GitHub/ECE320_Project/microprocessor.srcs/sources_1/ip/blk_mem_ROM/sim/blk_mem_ROM.v,1523029176,verilog,,,,blk_mem_ROM,,,,,,,,
C:/Users/Nicol/Documents/GitHub/ECE320_Project/microprocessor.srcs/sources_1/new/microprocessor_final.v,1523029007,verilog,,,,microprocessor_final,,,,,,,,
