<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 18:10</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L55'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===-- SystemZInstrInfo.cpp - SystemZ instruction information ------------===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This file contains the SystemZ implementation of the TargetInstrInfo class.</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;SystemZInstrInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MCTargetDesc/SystemZMCTargetDesc.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;SystemZ.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;SystemZInstrBuilder.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;SystemZSubtarget.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/Statistic.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/LiveInterval.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/LiveIntervals.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/LiveRegUnits.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/LiveVariables.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineBasicBlock.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFrameInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFunction.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineInstr.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineMemOperand.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineOperand.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/SlotIndexes.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/StackMaps.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetInstrInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetSubtargetInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/VirtRegMap.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCInstrDesc.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/BranchProbability.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/ErrorHandling.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/MathExtras.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Target/TargetMachine.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;cassert&gt;</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;cstdint&gt;</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;iterator&gt;</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define GET_INSTRINFO_CTOR_DTOR</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define GET_INSTRMAP_INFO</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;SystemZGenInstrInfo.inc&quot;</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define DEBUG_TYPE &quot;systemz-II&quot;</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Return a mask with Count low bits set.</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='covered-line'><pre>7.77k</pre></td><td class='code'><pre>static uint64_t allOnes(unsigned int Count) {</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>7.77k</pre></td><td class='code'><pre>  return Count == 0 ? <div class='tooltip'><span class='red'>0</span><span class='tooltip-content'>0</span></div> : (uint64_t(1) &lt;&lt; (Count - 1) &lt;&lt; 1) - 1;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L55' href='#L55'><span>55:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>7.77k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='covered-line'><pre>7.77k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Pin the vtable to this file.</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>void SystemZInstrInfo::anchor() <span class='red'>{}</span></pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>SystemZInstrInfo::SystemZInstrInfo(SystemZSubtarget &amp;sti)</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='covered-line'><pre>1.41k</pre></td><td class='code'><pre>    : SystemZGenInstrInfo(-1, -1),</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>1.41k</pre></td><td class='code'><pre>      RI(sti.getSpecialRegisters()-&gt;getReturnFunctionAddressRegister()),</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>1.41k</pre></td><td class='code'><pre>      STI(sti) {}</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// MI is a 128-bit load or store.  Split it into two 64-bit loads or stores,</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// each having the opcode given by NewOpcode.</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void SystemZInstrInfo::splitMove(MachineBasicBlock::iterator MI,</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='covered-line'><pre>648</pre></td><td class='code'><pre>                                 unsigned NewOpcode) const {</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='covered-line'><pre>648</pre></td><td class='code'><pre>  MachineBasicBlock *MBB = MI-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='covered-line'><pre>648</pre></td><td class='code'><pre>  MachineFunction &amp;MF = *MBB-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Get two load or store instructions.  Use the original instruction for</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // one of them and create a clone for the other.</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='covered-line'><pre>648</pre></td><td class='code'><pre>  MachineInstr *HighPartMI = MF.CloneMachineInstr(&amp;*MI);</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>648</pre></td><td class='code'><pre>  MachineInstr *LowPartMI = &amp;*MI;</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>648</pre></td><td class='code'><pre>  MBB-&gt;insert(LowPartMI, HighPartMI);</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Set up the two 64-bit registers and remember super reg and its flags.</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>648</pre></td><td class='code'><pre>  MachineOperand &amp;HighRegOp = HighPartMI-&gt;getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='covered-line'><pre>648</pre></td><td class='code'><pre>  MachineOperand &amp;LowRegOp = LowPartMI-&gt;getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='covered-line'><pre>648</pre></td><td class='code'><pre>  Register Reg128 = LowRegOp.getReg();</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='covered-line'><pre>648</pre></td><td class='code'><pre>  unsigned Reg128Killed = getKillRegState(LowRegOp.isKill());</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>648</pre></td><td class='code'><pre>  unsigned Reg128Undef  = getUndefRegState(LowRegOp.isUndef());</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>648</pre></td><td class='code'><pre>  HighRegOp.setReg(RI.getSubReg(HighRegOp.getReg(), SystemZ::subreg_h64));</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>648</pre></td><td class='code'><pre>  LowRegOp.setReg(RI.getSubReg(LowRegOp.getReg(), SystemZ::subreg_l64));</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The address in the first (high) instruction is already correct.</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Adjust the offset in the second (low) instruction.</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>648</pre></td><td class='code'><pre>  MachineOperand &amp;HighOffsetOp = HighPartMI-&gt;getOperand(2);</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='covered-line'><pre>648</pre></td><td class='code'><pre>  MachineOperand &amp;LowOffsetOp = LowPartMI-&gt;getOperand(2);</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='covered-line'><pre>648</pre></td><td class='code'><pre>  LowOffsetOp.setImm(LowOffsetOp.getImm() + 8);</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Set the opcodes.</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='covered-line'><pre>648</pre></td><td class='code'><pre>  unsigned HighOpcode = getOpcodeForOffset(NewOpcode, HighOffsetOp.getImm());</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='covered-line'><pre>648</pre></td><td class='code'><pre>  unsigned LowOpcode = getOpcodeForOffset(NewOpcode, LowOffsetOp.getImm());</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>648</pre></td><td class='code'><pre>  assert(HighOpcode &amp;&amp; LowOpcode &amp;&amp; &quot;Both offsets should be in range&quot;);</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='covered-line'><pre>648</pre></td><td class='code'><pre>  HighPartMI-&gt;setDesc(get(HighOpcode));</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='covered-line'><pre>648</pre></td><td class='code'><pre>  LowPartMI-&gt;setDesc(get(LowOpcode));</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>648</pre></td><td class='code'><pre>  MachineInstr *FirstMI = HighPartMI;</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>648</pre></td><td class='code'><pre>  if (MI-&gt;mayStore()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L102' href='#L102'><span>102:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>354</span>, <span class='None'>False</span>: <span class='covered-line'>294</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='covered-line'><pre>354</pre></td><td class='code'><pre>    FirstMI-&gt;getOperand(0).setIsKill(false);</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Add implicit uses of the super register in case one of the subregs is</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // undefined. We could track liveness and skip storing an undefined</pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // subreg, but this is hopefully rare (discovered with llvm-stress).</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If Reg128 was killed, set kill flag on MI.</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='covered-line'><pre>354</pre></td><td class='code'><pre>    unsigned Reg128UndefImpl = (Reg128Undef | RegState::Implicit);</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='covered-line'><pre>354</pre></td><td class='code'><pre>    MachineInstrBuilder(MF, HighPartMI).addReg(Reg128, Reg128UndefImpl);</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='covered-line'><pre>354</pre></td><td class='code'><pre>    MachineInstrBuilder(MF, LowPartMI).addReg(Reg128, (Reg128UndefImpl | Reg128Killed));</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='covered-line'><pre>354</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If HighPartMI clobbers any of the address registers, it needs to come</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // after LowPartMI.</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='covered-line'><pre>295</pre></td><td class='code'><pre>    auto overlapsAddressReg = [&amp;](Register Reg) -&gt; bool {</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='covered-line'><pre>295</pre></td><td class='code'><pre>      return RI.regsOverlap(Reg, MI-&gt;getOperand(1).getReg()) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L115' href='#L115'><span>115:14</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>295</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>295</pre></td><td class='code'><pre>             RI.regsOverlap(Reg, MI-&gt;getOperand(3).getReg());</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L116' href='#L116'><span>116:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>294</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L115'><span>115:14</span></a></span>) to (<span class='line-number'><a href='#L115'><span>116:61</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (115:14)
     Condition C2 --> (116:14)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='covered-line'><pre>295</pre></td><td class='code'><pre>    };</pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='covered-line'><pre>294</pre></td><td class='code'><pre>    if (overlapsAddressReg(HighRegOp.getReg())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L118' href='#L118'><span>118:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>293</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      assert(!overlapsAddressReg(LowRegOp.getReg()) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>             &quot;Both loads clobber address!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      MBB-&gt;splice(HighPartMI, MBB, LowPartMI);</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      FirstMI = LowPartMI;</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='covered-line'><pre>294</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Clear the kill flags on the address registers in the first instruction.</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='covered-line'><pre>648</pre></td><td class='code'><pre>  FirstMI-&gt;getOperand(1).setIsKill(false);</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='covered-line'><pre>648</pre></td><td class='code'><pre>  FirstMI-&gt;getOperand(3).setIsKill(false);</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='covered-line'><pre>648</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Split ADJDYNALLOC instruction MI.</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>void SystemZInstrInfo::splitAdjDynAlloc(MachineBasicBlock::iterator MI) const {</pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>  MachineBasicBlock *MBB = MI-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>  MachineFunction &amp;MF = *MBB-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>  MachineFrameInfo &amp;MFFrame = MF.getFrameInfo();</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>  MachineOperand &amp;OffsetMO = MI-&gt;getOperand(2);</pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>  SystemZCallingConventionRegisters *Regs = STI.getSpecialRegisters();</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>  uint64_t Offset = (MFFrame.getMaxCallFrameSize() +</pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>                     Regs-&gt;getCallFrameSize() +</pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>                     Regs-&gt;getStackPointerBias() +</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>                     OffsetMO.getImm());</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>  unsigned NewOpcode = getOpcodeForOffset(SystemZ::LA, Offset);</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>  assert(NewOpcode &amp;&amp; &quot;No support for huge argument lists yet&quot;);</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>  MI-&gt;setDesc(get(NewOpcode));</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>  OffsetMO.setImm(Offset);</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// MI is an RI-style pseudo instruction.  Replace it with LowOpcode</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// if the first operand is a low GR32 and HighOpcode if the first operand</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// is a high GR32.  ConvertHigh is true if LowOpcode takes a signed operand</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// and HighOpcode takes an unsigned 32-bit operand.  In those cases,</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// MI has the same kind of operand as LowOpcode, so needs to be converted</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// if HighOpcode is used.</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void SystemZInstrInfo::expandRIPseudo(MachineInstr &amp;MI, unsigned LowOpcode,</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                      unsigned HighOpcode,</pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='covered-line'><pre>845</pre></td><td class='code'><pre>                                      bool ConvertHigh) const {</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>845</pre></td><td class='code'><pre>  Register Reg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>845</pre></td><td class='code'><pre>  bool IsHigh = SystemZ::isHighReg(Reg);</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='covered-line'><pre>845</pre></td><td class='code'><pre>  MI.setDesc(get(IsHigh ? <div class='tooltip'>HighOpcode<span class='tooltip-content'>56</span></div> : <div class='tooltip'>LowOpcode<span class='tooltip-content'>789</span></div>));</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L160' href='#L160'><span>160:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>56</span>, <span class='None'>False</span>: <span class='covered-line'>789</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='covered-line'><pre>845</pre></td><td class='code'><pre>  if (IsHigh &amp;&amp; <div class='tooltip'>ConvertHigh<span class='tooltip-content'>56</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L161' href='#L161'><span>161:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>56</span>, <span class='None'>False</span>: <span class='covered-line'>789</span>]
  Branch (<span class='line-number'><a name='L161' href='#L161'><span>161:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>41</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L161'><span>161:7</span></a></span>) to (<span class='line-number'><a href='#L161'><span>161:28</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (161:7)
     Condition C2 --> (161:17)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    MI.getOperand(1).setImm(uint32_t(MI.getOperand(1).getImm()));</pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='covered-line'><pre>845</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// MI is a three-operand RIE-style pseudo instruction.  Replace it with</pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// LowOpcodeK if the registers are both low GR32s, otherwise use a move</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// followed by HighOpcode or LowOpcode, depending on whether the target</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// is a high or low GR32.</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void SystemZInstrInfo::expandRIEPseudo(MachineInstr &amp;MI, unsigned LowOpcode,</pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       unsigned LowOpcodeK,</pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='covered-line'><pre>73</pre></td><td class='code'><pre>                                       unsigned HighOpcode) const {</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='covered-line'><pre>73</pre></td><td class='code'><pre>  Register DestReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='covered-line'><pre>73</pre></td><td class='code'><pre>  Register SrcReg = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>73</pre></td><td class='code'><pre>  bool DestIsHigh = SystemZ::isHighReg(DestReg);</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='covered-line'><pre>73</pre></td><td class='code'><pre>  bool SrcIsHigh = SystemZ::isHighReg(SrcReg);</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='covered-line'><pre>73</pre></td><td class='code'><pre>  if (!DestIsHigh &amp;&amp; <div class='tooltip'>!SrcIsHigh<span class='tooltip-content'>61</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L176' href='#L176'><span>176:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>61</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
  Branch (<span class='line-number'><a name='L176' href='#L176'><span>176:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>59</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L176'><span>176:7</span></a></span>) to (<span class='line-number'><a href='#L176'><span>176:32</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (176:7)
     Condition C2 --> (176:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>    MI.setDesc(get(LowOpcodeK));</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  else {</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    if (DestReg != SrcReg) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L179' href='#L179'><span>179:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      emitGRX32Move(*MI.getParent(), MI, MI.getDebugLoc(), DestReg, SrcReg,</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                    SystemZ::LR, 32, MI.getOperand(1).isKill(),</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                    MI.getOperand(1).isUndef());</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      MI.getOperand(1).setReg(DestReg);</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    MI.setDesc(get(DestIsHigh ? <div class='tooltip'>HighOpcode<span class='tooltip-content'>12</span></div> : <div class='tooltip'>LowOpcode<span class='tooltip-content'>2</span></div>));</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L185' href='#L185'><span>185:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    MI.tieOperands(0, 1);</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='covered-line'><pre>73</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// MI is an RXY-style pseudo instruction.  Replace it with LowOpcode</pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// if the first operand is a low GR32 and HighOpcode if the first operand</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// is a high GR32.</pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void SystemZInstrInfo::expandRXYPseudo(MachineInstr &amp;MI, unsigned LowOpcode,</pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='covered-line'><pre>671</pre></td><td class='code'><pre>                                       unsigned HighOpcode) const {</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='covered-line'><pre>671</pre></td><td class='code'><pre>  Register Reg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='covered-line'><pre>671</pre></td><td class='code'><pre>  unsigned Opcode = getOpcodeForOffset(</pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='covered-line'><pre>671</pre></td><td class='code'><pre>      SystemZ::isHighReg(Reg) ? <div class='tooltip'>HighOpcode<span class='tooltip-content'>110</span></div> : <div class='tooltip'>LowOpcode<span class='tooltip-content'>561</span></div>,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L197' href='#L197'><span>197:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>110</span>, <span class='None'>False</span>: <span class='covered-line'>561</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='covered-line'><pre>671</pre></td><td class='code'><pre>      MI.getOperand(2).getImm());</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='covered-line'><pre>671</pre></td><td class='code'><pre>  MI.setDesc(get(Opcode));</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='covered-line'><pre>671</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// MI is a load-on-condition pseudo instruction with a single register</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// (source or destination) operand.  Replace it with LowOpcode if the</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// register is a low GR32 and HighOpcode if the register is a high GR32.</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void SystemZInstrInfo::expandLOCPseudo(MachineInstr &amp;MI, unsigned LowOpcode,</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>111</pre></td><td class='code'><pre>                                       unsigned HighOpcode) const {</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='covered-line'><pre>111</pre></td><td class='code'><pre>  Register Reg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='covered-line'><pre>111</pre></td><td class='code'><pre>  unsigned Opcode = SystemZ::isHighReg(Reg) ? <div class='tooltip'>HighOpcode<span class='tooltip-content'>23</span></div> : <div class='tooltip'>LowOpcode<span class='tooltip-content'>88</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L208' href='#L208'><span>208:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23</span>, <span class='None'>False</span>: <span class='covered-line'>88</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>111</pre></td><td class='code'><pre>  MI.setDesc(get(Opcode));</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='covered-line'><pre>111</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// MI is an RR-style pseudo instruction that zero-extends the low Size bits</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// of one GRX32 into another.  Replace it with LowOpcode if both operands</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// are low registers, otherwise use RISB[LH]G.</pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void SystemZInstrInfo::expandZExtPseudo(MachineInstr &amp;MI, unsigned LowOpcode,</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>                                        unsigned Size) const {</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>  MachineInstrBuilder MIB =</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>    emitGRX32Move(*MI.getParent(), MI, MI.getDebugLoc(),</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>               MI.getOperand(0).getReg(), MI.getOperand(1).getReg(), LowOpcode,</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>               Size, MI.getOperand(1).isKill(), MI.getOperand(1).isUndef());</pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Keep the remaining operands as-is.</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>  for (const MachineOperand &amp;MO : llvm::drop_begin(MI.operands(), 2))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L223' href='#L223'><span>223:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45</span>, <span class='None'>False</span>: <span class='covered-line'>151</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>    MIB.add(MO);</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>void SystemZInstrInfo::expandLoadStackGuard(MachineInstr *MI) const {</pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  MachineBasicBlock *MBB = MI-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  MachineFunction &amp;MF = *MBB-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  const Register Reg64 = MI-&gt;getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  const Register Reg32 = RI.getSubReg(Reg64, SystemZ::subreg_l32);</pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // EAR can only load the low subregister so us a shift for %a0 to produce</pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the GR containing %a0 and %a1.</pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // ear &lt;reg&gt;, %a0</pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  BuildMI(*MBB, MI, MI-&gt;getDebugLoc(), get(SystemZ::EAR), Reg32)</pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    .addReg(SystemZ::A0)</pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    .addReg(Reg64, RegState::ImplicitDefine);</pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // sllg &lt;reg&gt;, &lt;reg&gt;, 32</pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  BuildMI(*MBB, MI, MI-&gt;getDebugLoc(), get(SystemZ::SLLG), Reg64)</pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    .addReg(Reg64)</pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    .addReg(0)</pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    .addImm(32);</pre></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // ear &lt;reg&gt;, %a1</pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  BuildMI(*MBB, MI, MI-&gt;getDebugLoc(), get(SystemZ::EAR), Reg32)</pre></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    .addReg(SystemZ::A1);</pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // lg &lt;reg&gt;, 40(&lt;reg&gt;)</pre></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  MI-&gt;setDesc(get(SystemZ::LG));</pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  MachineInstrBuilder(MF, MI).addReg(Reg64).addImm(40).addReg(0);</pre></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Emit a zero-extending move from 32-bit GPR SrcReg to 32-bit GPR</pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// DestReg before MBBI in MBB.  Use LowLowOpcode when both DestReg and SrcReg</pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// are low registers, otherwise use RISB[LH]G.  Size is the number of bits</pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// taken from the low end of SrcReg (8 for LLCR, 16 for LLHR and 32 for LR).</pre></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// KillSrc is true if this move is the last use of SrcReg.</pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MachineInstrBuilder</pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>SystemZInstrInfo::emitGRX32Move(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                MachineBasicBlock::iterator MBBI,</pre></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                const DebugLoc &amp;DL, unsigned DestReg,</pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                unsigned SrcReg, unsigned LowLowOpcode,</pre></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                unsigned Size, bool KillSrc,</pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='covered-line'><pre>556</pre></td><td class='code'><pre>                                bool UndefSrc) const {</pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='covered-line'><pre>556</pre></td><td class='code'><pre>  unsigned Opcode;</pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='covered-line'><pre>556</pre></td><td class='code'><pre>  bool DestIsHigh = SystemZ::isHighReg(DestReg);</pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='covered-line'><pre>556</pre></td><td class='code'><pre>  bool SrcIsHigh = SystemZ::isHighReg(SrcReg);</pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='covered-line'><pre>556</pre></td><td class='code'><pre>  if (DestIsHigh &amp;&amp; <div class='tooltip'>SrcIsHigh<span class='tooltip-content'>28</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L273' href='#L273'><span>273:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>528</span>]
  Branch (<span class='line-number'><a name='L273' href='#L273'><span>273:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L273'><span>273:7</span></a></span>) to (<span class='line-number'><a href='#L273'><span>273:30</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (273:7)
     Condition C2 --> (273:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    Opcode = SystemZ::RISBHH;</pre></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='covered-line'><pre>552</pre></td><td class='code'><pre>  else if (DestIsHigh &amp;&amp; <div class='tooltip'>!SrcIsHigh<span class='tooltip-content'>24</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L275' href='#L275'><span>275:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>528</span>]
  Branch (<span class='line-number'><a name='L275' href='#L275'><span>275:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L275'><span>275:12</span></a></span>) to (<span class='line-number'><a href='#L275'><span>275:36</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (275:12)
     Condition C2 --> (275:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    Opcode = SystemZ::RISBHL;</pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='covered-line'><pre>528</pre></td><td class='code'><pre>  else if (!DestIsHigh &amp;&amp; SrcIsHigh)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L277' href='#L277'><span>277:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>528</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L277' href='#L277'><span>277:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>48</span>, <span class='None'>False</span>: <span class='covered-line'>480</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L277'><span>277:12</span></a></span>) to (<span class='line-number'><a href='#L277'><span>277:36</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (277:12)
     Condition C2 --> (277:27)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>    Opcode = SystemZ::RISBLH;</pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='covered-line'><pre>480</pre></td><td class='code'><pre>  else {</pre></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='covered-line'><pre>480</pre></td><td class='code'><pre>    return BuildMI(MBB, MBBI, DL, get(LowLowOpcode), DestReg)</pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='covered-line'><pre>480</pre></td><td class='code'><pre>      .addReg(SrcReg, getKillRegState(KillSrc) | getUndefRegState(UndefSrc));</pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='covered-line'><pre>480</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>  unsigned Rotate = (DestIsHigh != SrcIsHigh ? <div class='tooltip'>32<span class='tooltip-content'>72</span></div> : <div class='tooltip'>0<span class='tooltip-content'>4</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L283' href='#L283'><span>283:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>  return BuildMI(MBB, MBBI, DL, get(Opcode), DestReg)</pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>    .addReg(DestReg, RegState::Undef)</pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>    .addReg(SrcReg, getKillRegState(KillSrc) | getUndefRegState(UndefSrc))</pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>    .addImm(32 - Size).addImm(128 + 31).addImm(Rotate);</pre></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='covered-line'><pre>556</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MachineInstr *SystemZInstrInfo::commuteInstructionImpl(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                       bool NewMI,</pre></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                       unsigned OpIdx1,</pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='covered-line'><pre>4.73k</pre></td><td class='code'><pre>                                                       unsigned OpIdx2) const {</pre></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='covered-line'><pre>4.73k</pre></td><td class='code'><pre>  auto cloneIfNew = [NewMI](MachineInstr &amp;MI) -&gt; MachineInstr &amp; {</pre></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='covered-line'><pre>554</pre></td><td class='code'><pre>    if (NewMI)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L295' href='#L295'><span>295:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>554</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return *MI.getParent()-&gt;getParent()-&gt;CloneMachineInstr(&amp;MI)</span>;</pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='covered-line'><pre>554</pre></td><td class='code'><pre>    return MI;</pre></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='covered-line'><pre>554</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='covered-line'><pre>4.73k</pre></td><td class='code'><pre>  switch (MI.getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>  case SystemZ::SELRMux:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L301' href='#L301'><span>301:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>55</span>, <span class='None'>False</span>: <span class='covered-line'>4.68k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>  case SystemZ::SELFHR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L302' href='#L302'><span>302:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4.73k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>  case SystemZ::SELR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L303' href='#L303'><span>303:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4.73k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>  case SystemZ::SELGR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L304' href='#L304'><span>304:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>4.71k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='covered-line'><pre>149</pre></td><td class='code'><pre>  case SystemZ::LOCRMux:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L305' href='#L305'><span>305:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>68</span>, <span class='None'>False</span>: <span class='covered-line'>4.66k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='covered-line'><pre>149</pre></td><td class='code'><pre>  case SystemZ::LOCFHR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L306' href='#L306'><span>306:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4.73k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='covered-line'><pre>174</pre></td><td class='code'><pre>  case SystemZ::LOCR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L307' href='#L307'><span>307:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25</span>, <span class='None'>False</span>: <span class='covered-line'>4.71k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='covered-line'><pre>554</pre></td><td class='code'><pre>  case SystemZ::LOCGR: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L308' href='#L308'><span>308:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>380</span>, <span class='None'>False</span>: <span class='covered-line'>4.35k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='covered-line'><pre>554</pre></td><td class='code'><pre>    auto &amp;WorkingMI = cloneIfNew(MI);</pre></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Invert condition.</pre></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='covered-line'><pre>554</pre></td><td class='code'><pre>    unsigned CCValid = WorkingMI.getOperand(3).getImm();</pre></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='covered-line'><pre>554</pre></td><td class='code'><pre>    unsigned CCMask = WorkingMI.getOperand(4).getImm();</pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='covered-line'><pre>554</pre></td><td class='code'><pre>    WorkingMI.getOperand(4).setImm(CCMask ^ CCValid);</pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='covered-line'><pre>554</pre></td><td class='code'><pre>    return TargetInstrInfo::commuteInstructionImpl(WorkingMI, /*NewMI=*/false,</pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='covered-line'><pre>554</pre></td><td class='code'><pre>                                                   OpIdx1, OpIdx2);</pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='covered-line'><pre>174</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='covered-line'><pre>4.18k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L317' href='#L317'><span>317:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.18k</span>, <span class='None'>False</span>: <span class='covered-line'>554</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='covered-line'><pre>4.18k</pre></td><td class='code'><pre>    return TargetInstrInfo::commuteInstructionImpl(MI, NewMI, OpIdx1, OpIdx2);</pre></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='covered-line'><pre>4.73k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='covered-line'><pre>4.73k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// If MI is a simple load or store for a frame object, return the register</pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// it loads or stores and set FrameIndex to the index of the frame object.</pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Return 0 otherwise.</pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Flag is SimpleBDXLoad for loads and SimpleBDXStore for stores.</pre></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static int isSimpleMove(const MachineInstr &amp;MI, int &amp;FrameIndex,</pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='covered-line'><pre>10.0k</pre></td><td class='code'><pre>                        unsigned Flag) {</pre></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='covered-line'><pre>10.0k</pre></td><td class='code'><pre>  const MCInstrDesc &amp;MCID = MI.getDesc();</pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='covered-line'><pre>10.0k</pre></td><td class='code'><pre>  if ((MCID.TSFlags &amp; Flag) &amp;&amp; <div class='tooltip'>MI.getOperand(1).isFI()<span class='tooltip-content'>1.05k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L330' href='#L330'><span>330:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>155</span>, <span class='None'>False</span>: <span class='covered-line'>9.89k</span>]
  Branch (<span class='line-number'><a name='L330' href='#L330'><span>330:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.05k</span>, <span class='None'>False</span>: <span class='covered-line'>9.00k</span>]
  Branch (<span class='line-number'><a name='L330' href='#L330'><span>330:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>156</span>, <span class='None'>False</span>: <span class='covered-line'>897</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='covered-line'><pre>10.0k</pre></td><td class='code'><pre>      <div class='tooltip'>MI.getOperand(2).getImm() == 0<span class='tooltip-content'>156</span></div> &amp;&amp; <div class='tooltip'>MI.getOperand(3).getReg() == 0<span class='tooltip-content'>155</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L331' href='#L331'><span>331:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>155</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
  Branch (<span class='line-number'><a name='L331' href='#L331'><span>331:41</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>155</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L330'><span>330:7</span></a></span>) to (<span class='line-number'><a href='#L330'><span>331:71</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (330:7)
     Condition C2 --> (330:32)
     Condition C3 --> (331:7)
     Condition C4 --> (331:41)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  -,  -  = F      }
  3 { T,  T,  F,  -  = F      }
  4 { T,  T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  C4-Pair: not covered
  MC/DC Coverage for Expression: 75.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='covered-line'><pre>155</pre></td><td class='code'><pre>    FrameIndex = MI.getOperand(1).getIndex();</pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='covered-line'><pre>155</pre></td><td class='code'><pre>    return MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='covered-line'><pre>155</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='covered-line'><pre>9.89k</pre></td><td class='code'><pre>  return 0;</pre></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='covered-line'><pre>10.0k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>Register SystemZInstrInfo::isLoadFromStackSlot(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='covered-line'><pre>7.06k</pre></td><td class='code'><pre>                                               int &amp;FrameIndex) const {</pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='covered-line'><pre>7.06k</pre></td><td class='code'><pre>  return isSimpleMove(MI, FrameIndex, SystemZII::SimpleBDXLoad);</pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='covered-line'><pre>7.06k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>Register SystemZInstrInfo::isStoreToStackSlot(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='covered-line'><pre>2.99k</pre></td><td class='code'><pre>                                              int &amp;FrameIndex) const {</pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='covered-line'><pre>2.99k</pre></td><td class='code'><pre>  return isSimpleMove(MI, FrameIndex, SystemZII::SimpleBDXStore);</pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='covered-line'><pre>2.99k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SystemZInstrInfo::isStackSlotCopy(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       int &amp;DestFrameIndex,</pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='covered-line'><pre>1.99k</pre></td><td class='code'><pre>                                       int &amp;SrcFrameIndex) const {</pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check for MVC 0(Length,FI1),0(FI2)</pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='covered-line'><pre>1.99k</pre></td><td class='code'><pre>  const MachineFrameInfo &amp;MFI = MI.getParent()-&gt;getParent()-&gt;getFrameInfo();</pre></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='covered-line'><pre>1.99k</pre></td><td class='code'><pre>  if (MI.getOpcode() != SystemZ::MVC || <div class='tooltip'>!MI.getOperand(0).isFI()<span class='tooltip-content'>13</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L353' href='#L353'><span>353:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.98k</span>, <span class='None'>False</span>: <span class='covered-line'>13</span>]
  Branch (<span class='line-number'><a name='L353' href='#L353'><span>353:41</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>13</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='covered-line'><pre>1.99k</pre></td><td class='code'><pre>      <div class='tooltip'>MI.getOperand(1).getImm() != 0<span class='tooltip-content'>13</span></div> || <div class='tooltip'>!MI.getOperand(3).isFI()<span class='tooltip-content'>13</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L354' href='#L354'><span>354:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>13</span>]
  Branch (<span class='line-number'><a name='L354' href='#L354'><span>354:41</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='covered-line'><pre>1.99k</pre></td><td class='code'><pre>      <div class='tooltip'>MI.getOperand(4).getImm() != 0<span class='tooltip-content'>1</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L355' href='#L355'><span>355:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L353'><span>353:7</span></a></span>) to (<span class='line-number'><a href='#L353'><span>355:37</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (353:7)
     Condition C2 --> (353:41)
     Condition C3 --> (354:7)
     Condition C4 --> (354:41)
     Condition C5 --> (355:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { F,  F,  F,  F,  F  = F      }
  2 { T,  -,  -,  -,  -  = T      }
  3 { F,  F,  F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: covered: (1,3)
  C5-Pair: not covered
  MC/DC Coverage for Expression: 40.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='covered-line'><pre>1.99k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check that Length covers the full slots.</pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  int64_t Length = MI.getOperand(2).getImm();</pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  unsigned FI1 = MI.getOperand(0).getIndex();</pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  unsigned FI2 = MI.getOperand(3).getIndex();</pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  if (MFI.getObjectSize(FI1) != Length ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L362' href='#L362'><span>362:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      MFI.getObjectSize(FI2) != Length)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L363' href='#L363'><span>363:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L362'><span>362:7</span></a></span>) to (<span class='line-number'><a href='#L362'><span>363:39</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (362:7)
     Condition C2 --> (363:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  DestFrameIndex = FI1;</pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  SrcFrameIndex = FI2;</pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SystemZInstrInfo::analyzeBranch(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     MachineBasicBlock *&amp;TBB,</pre></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     MachineBasicBlock *&amp;FBB,</pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     SmallVectorImpl&lt;MachineOperand&gt; &amp;Cond,</pre></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='covered-line'><pre>171k</pre></td><td class='code'><pre>                                     bool AllowModify) const {</pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Most of the code and comments here are boilerplate.</pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Start from the bottom of the block and work up, examining the</pre></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // terminator instructions.</pre></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='covered-line'><pre>171k</pre></td><td class='code'><pre>  MachineBasicBlock::iterator I = MBB.end();</pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='covered-line'><pre>235k</pre></td><td class='code'><pre>  while (I != MBB.begin()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L381' href='#L381'><span>381:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>229k</span>, <span class='None'>False</span>: <span class='covered-line'>6.35k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='covered-line'><pre>229k</pre></td><td class='code'><pre>    --I;</pre></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='covered-line'><pre>229k</pre></td><td class='code'><pre>    if (I-&gt;isDebugInstr())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L383' href='#L383'><span>383:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>229k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Working from the bottom, when we see a non-terminator instruction, we&apos;re</pre></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // done.</pre></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='covered-line'><pre>229k</pre></td><td class='code'><pre>    if (!isUnpredicatedTerminator(*I))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L388' href='#L388'><span>388:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>95.7k</span>, <span class='None'>False</span>: <span class='covered-line'>133k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='covered-line'><pre>95.7k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // A terminator that isn&apos;t a branch can&apos;t easily be handled by this</pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // analysis.</pre></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='covered-line'><pre>133k</pre></td><td class='code'><pre>    if (!I-&gt;isBranch())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L393' href='#L393'><span>393:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>68.1k</span>, <span class='None'>False</span>: <span class='covered-line'>65.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='covered-line'><pre>68.1k</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Can&apos;t handle indirect branches.</pre></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='covered-line'><pre>65.3k</pre></td><td class='code'><pre>    SystemZII::Branch Branch(getBranchInfo(*I));</pre></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='covered-line'><pre>65.3k</pre></td><td class='code'><pre>    if (!Branch.hasMBBTarget())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L398' href='#L398'><span>398:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>316</span>, <span class='None'>False</span>: <span class='covered-line'>64.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='covered-line'><pre>316</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Punt on compound branches.</pre></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='covered-line'><pre>64.9k</pre></td><td class='code'><pre>    if (Branch.Type != SystemZII::BranchNormal)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L402' href='#L402'><span>402:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>714</span>, <span class='None'>False</span>: <span class='covered-line'>64.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='covered-line'><pre>714</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='covered-line'><pre>64.2k</pre></td><td class='code'><pre>    if (Branch.CCMask == SystemZ::CCMASK_ANY) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L405' href='#L405'><span>405:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.1k</span>, <span class='None'>False</span>: <span class='covered-line'>52.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Handle unconditional branches.</pre></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='covered-line'><pre>12.1k</pre></td><td class='code'><pre>      if (!AllowModify) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L407' href='#L407'><span>407:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.31k</span>, <span class='None'>False</span>: <span class='covered-line'>2.79k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='covered-line'><pre>9.31k</pre></td><td class='code'><pre>        TBB = Branch.getMBBTarget();</pre></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='covered-line'><pre>9.31k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='covered-line'><pre>9.31k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If the block has any instructions after a JMP, delete them.</pre></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='covered-line'><pre>2.79k</pre></td><td class='code'><pre>      MBB.erase(std::next(I), MBB.end());</pre></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='covered-line'><pre>2.79k</pre></td><td class='code'><pre>      Cond.clear();</pre></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='covered-line'><pre>2.79k</pre></td><td class='code'><pre>      FBB = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Delete the JMP if it&apos;s equivalent to a fall-through.</pre></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='covered-line'><pre>2.79k</pre></td><td class='code'><pre>      if (MBB.isLayoutSuccessor(Branch.getMBBTarget())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L419' href='#L419'><span>419:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.03k</span>, <span class='None'>False</span>: <span class='covered-line'>1.75k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>        TBB = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>        I-&gt;eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>        I = MBB.end();</pre></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // TBB is used to indicate the unconditinal destination.</pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='covered-line'><pre>1.75k</pre></td><td class='code'><pre>      TBB = Branch.getMBBTarget();</pre></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='covered-line'><pre>1.75k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='covered-line'><pre>2.79k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Working from the bottom, handle the first conditional branch.</pre></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='covered-line'><pre>52.1k</pre></td><td class='code'><pre>    if (Cond.empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L432' href='#L432'><span>432:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>52.1k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // FIXME: add X86-style branch swap</pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='covered-line'><pre>52.1k</pre></td><td class='code'><pre>      FBB = TBB;</pre></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='covered-line'><pre>52.1k</pre></td><td class='code'><pre>      TBB = Branch.getMBBTarget();</pre></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='covered-line'><pre>52.1k</pre></td><td class='code'><pre>      Cond.push_back(MachineOperand::CreateImm(Branch.CCValid));</pre></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='covered-line'><pre>52.1k</pre></td><td class='code'><pre>      Cond.push_back(MachineOperand::CreateImm(Branch.CCMask));</pre></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='covered-line'><pre>52.1k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='covered-line'><pre>52.1k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Handle subsequent conditional branches.</pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    assert<span class='red'>(Cond.size() == 2 &amp;&amp; TBB &amp;&amp; &quot;Should have seen a conditional branch&quot;)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Only handle the case where all conditional branches branch to the same</pre></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // destination.</pre></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>if (</span><span class='red'>TBB != Branch.getMBBTarget()</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L446' href='#L446'><span>446:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>return true</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If the conditions are the same, we can leave them alone.</pre></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>unsigned OldCCValid = Cond[0].getImm();</span></pre></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    unsigned OldCCMask = Cond[1].getImm();</span></pre></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>OldCCValid == Branch.CCValid</span><span class='red'> &amp;&amp; </span><span class='red'>OldCCMask == Branch.CCMask</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L452' href='#L452'><span>452:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L452' href='#L452'><span>452:41</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L452'><span>452:9</span></a></span>) to (<span class='line-number'><a href='#L452'><span>452:67</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (452:9)
     Condition C2 --> (452:41)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>continue</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // FIXME: Try combining conditions like X86 does.  Should be easy on Z!</pre></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='covered-line'><pre>102k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='covered-line'><pre>171k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned SystemZInstrInfo::removeBranch(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='covered-line'><pre>10.5k</pre></td><td class='code'><pre>                                        int *BytesRemoved) const {</pre></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='covered-line'><pre>10.5k</pre></td><td class='code'><pre>  assert(!BytesRemoved &amp;&amp; &quot;code size not handled&quot;);</pre></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Most of the code and comments here are boilerplate.</pre></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='covered-line'><pre>10.5k</pre></td><td class='code'><pre>  MachineBasicBlock::iterator I = MBB.end();</pre></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='covered-line'><pre>10.5k</pre></td><td class='code'><pre>  unsigned Count = 0;</pre></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='covered-line'><pre>21.2k</pre></td><td class='code'><pre>  while (I != MBB.begin()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L470' href='#L470'><span>470:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20.8k</span>, <span class='None'>False</span>: <span class='covered-line'>438</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='covered-line'><pre>20.8k</pre></td><td class='code'><pre>    --I;</pre></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='covered-line'><pre>20.8k</pre></td><td class='code'><pre>    if (I-&gt;isDebugInstr())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L472' href='#L472'><span>472:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>20.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='covered-line'><pre>20.8k</pre></td><td class='code'><pre>    if (!I-&gt;isBranch())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L474' href='#L474'><span>474:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.0k</span>, <span class='None'>False</span>: <span class='covered-line'>10.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='covered-line'><pre>10.0k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>    if (!getBranchInfo(*I).hasMBBTarget())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L476' href='#L476'><span>476:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>10.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>break</span>;</pre></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Remove the branch.</pre></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>    I-&gt;eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>    I = MBB.end();</pre></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>    ++Count;</pre></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='covered-line'><pre>10.5k</pre></td><td class='code'><pre>  return Count;</pre></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='covered-line'><pre>10.5k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SystemZInstrInfo::</pre></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>reverseBranchCondition(SmallVectorImpl&lt;MachineOperand&gt; &amp;Cond) const {</pre></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>  assert(Cond.size() == 2 &amp;&amp; &quot;Invalid condition&quot;);</pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>  Cond[1].setImm(Cond[1].getImm() ^ Cond[0].getImm());</pre></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned SystemZInstrInfo::insertBranch(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        MachineBasicBlock *TBB,</pre></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        MachineBasicBlock *FBB,</pre></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        ArrayRef&lt;MachineOperand&gt; Cond,</pre></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        const DebugLoc &amp;DL,</pre></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='covered-line'><pre>9.51k</pre></td><td class='code'><pre>                                        int *BytesAdded) const {</pre></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // In this function we output 32-bit branches, which should always</pre></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // have enough range.  They can be shortened and relaxed by later code</pre></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // in the pipeline, if desired.</pre></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Shouldn&apos;t be a fall through.</pre></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='covered-line'><pre>9.51k</pre></td><td class='code'><pre>  assert(TBB &amp;&amp; &quot;insertBranch must not be told to insert a fallthrough&quot;);</pre></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='covered-line'><pre>9.51k</pre></td><td class='code'><pre>  assert((Cond.size() == 2 || Cond.size() == 0) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='covered-line'><pre>9.51k</pre></td><td class='code'><pre>         &quot;SystemZ branch conditions have one component!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='covered-line'><pre>9.51k</pre></td><td class='code'><pre>  assert(!BytesAdded &amp;&amp; &quot;code size not handled&quot;);</pre></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='covered-line'><pre>9.51k</pre></td><td class='code'><pre>  if (Cond.empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L510' href='#L510'><span>510:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>925</span>, <span class='None'>False</span>: <span class='covered-line'>8.58k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Unconditional branch?</pre></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='covered-line'><pre>925</pre></td><td class='code'><pre>    assert(!FBB &amp;&amp; &quot;Unconditional branch with multiple successors!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='covered-line'><pre>925</pre></td><td class='code'><pre>    BuildMI(&amp;MBB, DL, get(SystemZ::J)).addMBB(TBB);</pre></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='covered-line'><pre>925</pre></td><td class='code'><pre>    return 1;</pre></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='covered-line'><pre>925</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Conditional branch.</pre></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='covered-line'><pre>8.58k</pre></td><td class='code'><pre>  unsigned Count = 0;</pre></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='covered-line'><pre>8.58k</pre></td><td class='code'><pre>  unsigned CCValid = Cond[0].getImm();</pre></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='covered-line'><pre>8.58k</pre></td><td class='code'><pre>  unsigned CCMask = Cond[1].getImm();</pre></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='covered-line'><pre>8.58k</pre></td><td class='code'><pre>  BuildMI(&amp;MBB, DL, get(SystemZ::BRC))</pre></td></tr><tr><td class='line-number'><a name='L522' href='#L522'><pre>522</pre></a></td><td class='covered-line'><pre>8.58k</pre></td><td class='code'><pre>    .addImm(CCValid).addImm(CCMask).addMBB(TBB);</pre></td></tr><tr><td class='line-number'><a name='L523' href='#L523'><pre>523</pre></a></td><td class='covered-line'><pre>8.58k</pre></td><td class='code'><pre>  ++Count;</pre></td></tr><tr><td class='line-number'><a name='L524' href='#L524'><pre>524</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L525' href='#L525'><pre>525</pre></a></td><td class='covered-line'><pre>8.58k</pre></td><td class='code'><pre>  if (FBB) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L525' href='#L525'><span>525:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>303</span>, <span class='None'>False</span>: <span class='covered-line'>8.28k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L526' href='#L526'><pre>526</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Two-way Conditional branch. Insert the second branch.</pre></td></tr><tr><td class='line-number'><a name='L527' href='#L527'><pre>527</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>    BuildMI(&amp;MBB, DL, get(SystemZ::J)).addMBB(FBB);</pre></td></tr><tr><td class='line-number'><a name='L528' href='#L528'><pre>528</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>    ++Count;</pre></td></tr><tr><td class='line-number'><a name='L529' href='#L529'><pre>529</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='covered-line'><pre>8.58k</pre></td><td class='code'><pre>  return Count;</pre></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='covered-line'><pre>9.51k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SystemZInstrInfo::analyzeCompare(const MachineInstr &amp;MI, Register &amp;SrcReg,</pre></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                      Register &amp;SrcReg2, int64_t &amp;Mask,</pre></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='covered-line'><pre>1.98k</pre></td><td class='code'><pre>                                      int64_t &amp;Value) const {</pre></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='covered-line'><pre>1.98k</pre></td><td class='code'><pre>  assert(MI.isCompare() &amp;&amp; &quot;Caller should have checked for a comparison&quot;);</pre></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='covered-line'><pre>1.98k</pre></td><td class='code'><pre>  if (MI.getNumExplicitOperands() == 2 &amp;&amp; <div class='tooltip'>MI.getOperand(0).isReg()<span class='tooltip-content'>1.49k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L538' href='#L538'><span>538:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.49k</span>, <span class='None'>False</span>: <span class='covered-line'>484</span>]
  Branch (<span class='line-number'><a name='L538' href='#L538'><span>538:43</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.49k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='covered-line'><pre>1.98k</pre></td><td class='code'><pre>      <div class='tooltip'>MI.getOperand(1).isImm()<span class='tooltip-content'>1.49k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L539' href='#L539'><span>539:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>882</span>, <span class='None'>False</span>: <span class='covered-line'>614</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L538'><span>538:7</span></a></span>) to (<span class='line-number'><a href='#L538'><span>539:31</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (538:7)
     Condition C2 --> (538:43)
     Condition C3 --> (539:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  T,  F  = F      }
  3 { T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: not covered
  C3-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='covered-line'><pre>882</pre></td><td class='code'><pre>    SrcReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='covered-line'><pre>882</pre></td><td class='code'><pre>    SrcReg2 = 0;</pre></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='covered-line'><pre>882</pre></td><td class='code'><pre>    Value = MI.getOperand(1).getImm();</pre></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='covered-line'><pre>882</pre></td><td class='code'><pre>    Mask = ~0;</pre></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='covered-line'><pre>882</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='covered-line'><pre>882</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='covered-line'><pre>1.98k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SystemZInstrInfo::canInsertSelect(const MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       ArrayRef&lt;MachineOperand&gt; Pred,</pre></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       Register DstReg, Register TrueReg,</pre></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       Register FalseReg, int &amp;CondCycles,</pre></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       int &amp;TrueCycles,</pre></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='covered-line'><pre>993</pre></td><td class='code'><pre>                                       int &amp;FalseCycles) const {</pre></td></tr><tr><td class='line-number'><a name='L556' href='#L556'><pre>556</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Not all subtargets have LOCR instructions.</pre></td></tr><tr><td class='line-number'><a name='L557' href='#L557'><pre>557</pre></a></td><td class='covered-line'><pre>993</pre></td><td class='code'><pre>  if (!STI.hasLoadStoreOnCond())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L557' href='#L557'><span>557:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>809</span>, <span class='None'>False</span>: <span class='covered-line'>184</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L558' href='#L558'><pre>558</pre></a></td><td class='covered-line'><pre>809</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L559' href='#L559'><pre>559</pre></a></td><td class='covered-line'><pre>184</pre></td><td class='code'><pre>  if (Pred.size() != 2)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L559' href='#L559'><span>559:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>184</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L560' href='#L560'><pre>560</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L561' href='#L561'><pre>561</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L562' href='#L562'><pre>562</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check register classes.</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='covered-line'><pre>184</pre></td><td class='code'><pre>  const MachineRegisterInfo &amp;MRI = MBB.getParent()-&gt;getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='covered-line'><pre>184</pre></td><td class='code'><pre>  const TargetRegisterClass *RC =</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='covered-line'><pre>184</pre></td><td class='code'><pre>    RI.getCommonSubClass(MRI.getRegClass(TrueReg), MRI.getRegClass(FalseReg));</pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='covered-line'><pre>184</pre></td><td class='code'><pre>  if (!RC)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L566' href='#L566'><span>566:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>184</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L567' href='#L567'><pre>567</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L568' href='#L568'><pre>568</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L569' href='#L569'><pre>569</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We have LOCR instructions for 32 and 64 bit general purpose registers.</pre></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='covered-line'><pre>184</pre></td><td class='code'><pre>  if ((STI.hasLoadStoreOnCond2() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L570' href='#L570'><span>570:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>164</span>, <span class='None'>False</span>: <span class='covered-line'>20</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='covered-line'><pre>184</pre></td><td class='code'><pre>       <div class='tooltip'>SystemZ::GRX32BitRegClass.hasSubClassEq(RC)<span class='tooltip-content'>164</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L571' href='#L571'><span>571:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>138</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='covered-line'><pre>184</pre></td><td class='code'><pre>      <div class='tooltip'>SystemZ::GR32BitRegClass.hasSubClassEq(RC)<span class='tooltip-content'>158</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L572' href='#L572'><span>572:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>155</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L573' href='#L573'><pre>573</pre></a></td><td class='covered-line'><pre>184</pre></td><td class='code'><pre>      <div class='tooltip'>SystemZ::GR64BitRegClass.hasSubClassEq(RC)<span class='tooltip-content'>155</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L573' href='#L573'><span>573:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>139</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L570'><span>570:7</span></a></span>) to (<span class='line-number'><a href='#L570'><span>573:49</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (570:8)
     Condition C2 --> (571:8)
     Condition C3 --> (572:7)
     Condition C4 --> (573:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  F,  F  = F      }
  2 { T,  F,  F,  F  = F      }
  3 { F,  -,  F,  T  = T      }
  4 { T,  F,  F,  T  = T      }
  5 { F,  -,  T,  -  = T      }
  6 { T,  T,  -,  -  = T      }

  C1-Pair: covered: (1,6)
  C2-Pair: covered: (2,6)
  C3-Pair: covered: (1,5)
  C4-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L574' href='#L574'><pre>574</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>    CondCycles = 2;</pre></td></tr><tr><td class='line-number'><a name='L575' href='#L575'><pre>575</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>    TrueCycles = 2;</pre></td></tr><tr><td class='line-number'><a name='L576' href='#L576'><pre>576</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>    FalseCycles = 2;</pre></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Can&apos;t do anything else.</pre></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='covered-line'><pre>139</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L582' href='#L582'><pre>582</pre></a></td><td class='covered-line'><pre>184</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L583' href='#L583'><pre>583</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L584' href='#L584'><pre>584</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void SystemZInstrInfo::insertSelect(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L585' href='#L585'><pre>585</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                    MachineBasicBlock::iterator I,</pre></td></tr><tr><td class='line-number'><a name='L586' href='#L586'><pre>586</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                    const DebugLoc &amp;DL, Register DstReg,</pre></td></tr><tr><td class='line-number'><a name='L587' href='#L587'><pre>587</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                    ArrayRef&lt;MachineOperand&gt; Pred,</pre></td></tr><tr><td class='line-number'><a name='L588' href='#L588'><pre>588</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                    Register TrueReg,</pre></td></tr><tr><td class='line-number'><a name='L589' href='#L589'><pre>589</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>                                    Register FalseReg) const {</pre></td></tr><tr><td class='line-number'><a name='L590' href='#L590'><pre>590</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI = MBB.getParent()-&gt;getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L591' href='#L591'><pre>591</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>  const TargetRegisterClass *RC = MRI.getRegClass(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L592' href='#L592'><pre>592</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L593' href='#L593'><pre>593</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>  assert(Pred.size() == 2 &amp;&amp; &quot;Invalid condition&quot;);</pre></td></tr><tr><td class='line-number'><a name='L594' href='#L594'><pre>594</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>  unsigned CCValid = Pred[0].getImm();</pre></td></tr><tr><td class='line-number'><a name='L595' href='#L595'><pre>595</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>  unsigned CCMask = Pred[1].getImm();</pre></td></tr><tr><td class='line-number'><a name='L596' href='#L596'><pre>596</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L597' href='#L597'><pre>597</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>  unsigned Opc;</pre></td></tr><tr><td class='line-number'><a name='L598' href='#L598'><pre>598</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>  if (SystemZ::GRX32BitRegClass.hasSubClassEq(RC)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L598' href='#L598'><span>598:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L599' href='#L599'><pre>599</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>    if (STI.hasMiscellaneousExtensions3())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L599' href='#L599'><span>599:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L600' href='#L600'><pre>600</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      Opc = SystemZ::SELRMux;</pre></td></tr><tr><td class='line-number'><a name='L601' href='#L601'><pre>601</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    else if (STI.hasLoadStoreOnCond2())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L601' href='#L601'><span>601:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L602' href='#L602'><pre>602</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>      Opc = SystemZ::LOCRMux;</pre></td></tr><tr><td class='line-number'><a name='L603' href='#L603'><pre>603</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    else {</pre></td></tr><tr><td class='line-number'><a name='L604' href='#L604'><pre>604</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      Opc = SystemZ::LOCR;</pre></td></tr><tr><td class='line-number'><a name='L605' href='#L605'><pre>605</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      MRI.constrainRegClass(DstReg, &amp;SystemZ::GR32BitRegClass);</pre></td></tr><tr><td class='line-number'><a name='L606' href='#L606'><pre>606</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      Register TReg = MRI.createVirtualRegister(&amp;SystemZ::GR32BitRegClass);</pre></td></tr><tr><td class='line-number'><a name='L607' href='#L607'><pre>607</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      Register FReg = MRI.createVirtualRegister(&amp;SystemZ::GR32BitRegClass);</pre></td></tr><tr><td class='line-number'><a name='L608' href='#L608'><pre>608</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      BuildMI(MBB, I, DL, get(TargetOpcode::COPY), TReg).addReg(TrueReg);</pre></td></tr><tr><td class='line-number'><a name='L609' href='#L609'><pre>609</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      BuildMI(MBB, I, DL, get(TargetOpcode::COPY), FReg).addReg(FalseReg);</pre></td></tr><tr><td class='line-number'><a name='L610' href='#L610'><pre>610</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      TrueReg = TReg;</pre></td></tr><tr><td class='line-number'><a name='L611' href='#L611'><pre>611</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      FalseReg = FReg;</pre></td></tr><tr><td class='line-number'><a name='L612' href='#L612'><pre>612</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L613' href='#L613'><pre>613</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>  } else <div class='tooltip'>if (<span class='tooltip-content'>12</span></div><div class='tooltip'>SystemZ::GR64BitRegClass.hasSubClassEq(RC)<span class='tooltip-content'>12</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L613' href='#L613'><span>613:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L614' href='#L614'><pre>614</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    if (STI.hasMiscellaneousExtensions3())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L614' href='#L614'><span>614:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L615' href='#L615'><pre>615</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      Opc = SystemZ::SELGR;</pre></td></tr><tr><td class='line-number'><a name='L616' href='#L616'><pre>616</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    else</pre></td></tr><tr><td class='line-number'><a name='L617' href='#L617'><pre>617</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      Opc = SystemZ::LOCGR;</pre></td></tr><tr><td class='line-number'><a name='L618' href='#L618'><pre>618</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  } else</pre></td></tr><tr><td class='line-number'><a name='L619' href='#L619'><pre>619</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>llvm_unreachable</span>(&quot;Invalid register class&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L620' href='#L620'><pre>620</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L621' href='#L621'><pre>621</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>  BuildMI(MBB, I, DL, get(Opc), DstReg)</pre></td></tr><tr><td class='line-number'><a name='L622' href='#L622'><pre>622</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>    .addReg(FalseReg).addReg(TrueReg)</pre></td></tr><tr><td class='line-number'><a name='L623' href='#L623'><pre>623</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>    .addImm(CCValid).addImm(CCMask);</pre></td></tr><tr><td class='line-number'><a name='L624' href='#L624'><pre>624</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L625' href='#L625'><pre>625</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L626' href='#L626'><pre>626</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MachineInstr *SystemZInstrInfo::optimizeLoadInstr(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L627' href='#L627'><pre>627</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                  const MachineRegisterInfo *MRI,</pre></td></tr><tr><td class='line-number'><a name='L628' href='#L628'><pre>628</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                  Register &amp;FoldAsLoadDefReg,</pre></td></tr><tr><td class='line-number'><a name='L629' href='#L629'><pre>629</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>                                                  MachineInstr *&amp;DefMI) const {</pre></td></tr><tr><td class='line-number'><a name='L630' href='#L630'><pre>630</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check whether we can move the DefMI load, and that it only has one use.</pre></td></tr><tr><td class='line-number'><a name='L631' href='#L631'><pre>631</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>  DefMI = MRI-&gt;getVRegDef(FoldAsLoadDefReg);</pre></td></tr><tr><td class='line-number'><a name='L632' href='#L632'><pre>632</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>  assert(DefMI);</pre></td></tr><tr><td class='line-number'><a name='L633' href='#L633'><pre>633</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>  bool SawStore = false;</pre></td></tr><tr><td class='line-number'><a name='L634' href='#L634'><pre>634</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>  if (!DefMI-&gt;isSafeToMove(nullptr, SawStore) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L634' href='#L634'><span>634:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>254</span>, <span class='None'>False</span>: <span class='covered-line'>1.62k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L635' href='#L635'><pre>635</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>      <div class='tooltip'>!MRI-&gt;hasOneNonDBGUse(FoldAsLoadDefReg)<span class='tooltip-content'>1.62k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L635' href='#L635'><span>635:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>172</span>, <span class='None'>False</span>: <span class='covered-line'>1.45k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L634'><span>634:7</span></a></span>) to (<span class='line-number'><a href='#L634'><span>635:46</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (634:7)
     Condition C2 --> (635:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L636' href='#L636'><pre>636</pre></a></td><td class='covered-line'><pre>426</pre></td><td class='code'><pre>    return nullptr;</pre></td></tr><tr><td class='line-number'><a name='L637' href='#L637'><pre>637</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L638' href='#L638'><pre>638</pre></a></td><td class='covered-line'><pre>1.45k</pre></td><td class='code'><pre>  int UseOpIdx =</pre></td></tr><tr><td class='line-number'><a name='L639' href='#L639'><pre>639</pre></a></td><td class='covered-line'><pre>1.45k</pre></td><td class='code'><pre>      MI.findRegisterUseOperandIdx(FoldAsLoadDefReg, /*TRI=*/nullptr);</pre></td></tr><tr><td class='line-number'><a name='L640' href='#L640'><pre>640</pre></a></td><td class='covered-line'><pre>1.45k</pre></td><td class='code'><pre>  assert(UseOpIdx != -1 &amp;&amp; &quot;Expected FoldAsLoadDefReg to be used by MI.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L641' href='#L641'><pre>641</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L642' href='#L642'><pre>642</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check whether we can fold the load.</pre></td></tr><tr><td class='line-number'><a name='L643' href='#L643'><pre>643</pre></a></td><td class='covered-line'><pre>1.45k</pre></td><td class='code'><pre>  if (MachineInstr *FoldMI =</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L643' href='#L643'><span>643:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>69</span>, <span class='None'>False</span>: <span class='covered-line'>1.38k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L644' href='#L644'><pre>644</pre></a></td><td class='covered-line'><pre>1.45k</pre></td><td class='code'><pre>          foldMemoryOperand(MI, {((unsigned)UseOpIdx)}, *DefMI)) {</pre></td></tr><tr><td class='line-number'><a name='L645' href='#L645'><pre>645</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>    FoldAsLoadDefReg = 0;</pre></td></tr><tr><td class='line-number'><a name='L646' href='#L646'><pre>646</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>    return FoldMI;</pre></td></tr><tr><td class='line-number'><a name='L647' href='#L647'><pre>647</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L648' href='#L648'><pre>648</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L649' href='#L649'><pre>649</pre></a></td><td class='covered-line'><pre>1.38k</pre></td><td class='code'><pre>  return nullptr;</pre></td></tr><tr><td class='line-number'><a name='L650' href='#L650'><pre>650</pre></a></td><td class='covered-line'><pre>1.45k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L651' href='#L651'><pre>651</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L652' href='#L652'><pre>652</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SystemZInstrInfo::foldImmediate(MachineInstr &amp;UseMI, MachineInstr &amp;DefMI,</pre></td></tr><tr><td class='line-number'><a name='L653' href='#L653'><pre>653</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     Register Reg,</pre></td></tr><tr><td class='line-number'><a name='L654' href='#L654'><pre>654</pre></a></td><td class='covered-line'><pre>3.14k</pre></td><td class='code'><pre>                                     MachineRegisterInfo *MRI) const {</pre></td></tr><tr><td class='line-number'><a name='L655' href='#L655'><pre>655</pre></a></td><td class='covered-line'><pre>3.14k</pre></td><td class='code'><pre>  unsigned DefOpc = DefMI.getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L656' href='#L656'><pre>656</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L657' href='#L657'><pre>657</pre></a></td><td class='covered-line'><pre>3.14k</pre></td><td class='code'><pre>  if (DefOpc == SystemZ::VGBM) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L657' href='#L657'><span>657:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>196</span>, <span class='None'>False</span>: <span class='covered-line'>2.94k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L658' href='#L658'><pre>658</pre></a></td><td class='covered-line'><pre>196</pre></td><td class='code'><pre>    int64_t ImmVal = DefMI.getOperand(1).getImm();</pre></td></tr><tr><td class='line-number'><a name='L659' href='#L659'><pre>659</pre></a></td><td class='covered-line'><pre>196</pre></td><td class='code'><pre>    if (ImmVal != 0) // TODO: Handle other values</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L659' href='#L659'><span>659:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>57</span>, <span class='None'>False</span>: <span class='covered-line'>139</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L660' href='#L660'><pre>660</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L661' href='#L661'><pre>661</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L662' href='#L662'><pre>662</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Fold gr128 = COPY (vr128 VGBM imm)</pre></td></tr><tr><td class='line-number'><a name='L663' href='#L663'><pre>663</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L664' href='#L664'><pre>664</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // %tmp:gr64 = LGHI 0</pre></td></tr><tr><td class='line-number'><a name='L665' href='#L665'><pre>665</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // to  gr128 = REG_SEQUENCE %tmp, %tmp</pre></td></tr><tr><td class='line-number'><a name='L666' href='#L666'><pre>666</pre></a></td><td class='covered-line'><pre>139</pre></td><td class='code'><pre>    assert(DefMI.getOperand(0).getReg() == Reg);</pre></td></tr><tr><td class='line-number'><a name='L667' href='#L667'><pre>667</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L668' href='#L668'><pre>668</pre></a></td><td class='covered-line'><pre>139</pre></td><td class='code'><pre>    if (!UseMI.isCopy())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L668' href='#L668'><span>668:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>87</span>, <span class='None'>False</span>: <span class='covered-line'>52</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L669' href='#L669'><pre>669</pre></a></td><td class='covered-line'><pre>87</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L670' href='#L670'><pre>670</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L671' href='#L671'><pre>671</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>    Register CopyDstReg = UseMI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L672' href='#L672'><pre>672</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>    if (CopyDstReg.isVirtual() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L672' href='#L672'><span>672:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>46</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L673' href='#L673'><pre>673</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>        <div class='tooltip'>MRI-&gt;getRegClass(CopyDstReg) == &amp;SystemZ::GR128BitRegClass<span class='tooltip-content'>6</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L673' href='#L673'><span>673:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L674' href='#L674'><pre>674</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>        <div class='tooltip'>MRI-&gt;hasOneNonDBGUse(Reg)<span class='tooltip-content'>3</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L674' href='#L674'><span>674:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L672'><span>672:9</span></a></span>) to (<span class='line-number'><a href='#L672'><span>674:34</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (672:9)
     Condition C2 --> (673:9)
     Condition C3 --> (674:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L675' href='#L675'><pre>675</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // TODO: Handle physical registers</pre></td></tr><tr><td class='line-number'><a name='L676' href='#L676'><pre>676</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // TODO: Handle gr64 uses with subregister indexes</pre></td></tr><tr><td class='line-number'><a name='L677' href='#L677'><pre>677</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // TODO: Should this multi-use cases?</pre></td></tr><tr><td class='line-number'><a name='L678' href='#L678'><pre>678</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      Register TmpReg = MRI-&gt;createVirtualRegister(&amp;SystemZ::GR64BitRegClass);</pre></td></tr><tr><td class='line-number'><a name='L679' href='#L679'><pre>679</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      MachineBasicBlock &amp;MBB = *UseMI.getParent();</pre></td></tr><tr><td class='line-number'><a name='L680' href='#L680'><pre>680</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L681' href='#L681'><pre>681</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      loadImmediate(MBB, UseMI.getIterator(), TmpReg, ImmVal);</pre></td></tr><tr><td class='line-number'><a name='L682' href='#L682'><pre>682</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L683' href='#L683'><pre>683</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      UseMI.setDesc(get(SystemZ::REG_SEQUENCE));</pre></td></tr><tr><td class='line-number'><a name='L684' href='#L684'><pre>684</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      UseMI.getOperand(1).setReg(TmpReg);</pre></td></tr><tr><td class='line-number'><a name='L685' href='#L685'><pre>685</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      MachineInstrBuilder(*MBB.getParent(), &amp;UseMI)</pre></td></tr><tr><td class='line-number'><a name='L686' href='#L686'><pre>686</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>          .addImm(SystemZ::subreg_h64)</pre></td></tr><tr><td class='line-number'><a name='L687' href='#L687'><pre>687</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>          .addReg(TmpReg)</pre></td></tr><tr><td class='line-number'><a name='L688' href='#L688'><pre>688</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>          .addImm(SystemZ::subreg_l64);</pre></td></tr><tr><td class='line-number'><a name='L689' href='#L689'><pre>689</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L690' href='#L690'><pre>690</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      if (MRI-&gt;use_nodbg_empty(Reg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L690' href='#L690'><span>690:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L691' href='#L691'><pre>691</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        DefMI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L692' href='#L692'><pre>692</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L693' href='#L693'><pre>693</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L694' href='#L694'><pre>694</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L695' href='#L695'><pre>695</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L696' href='#L696'><pre>696</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L697' href='#L697'><pre>697</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L698' href='#L698'><pre>698</pre></a></td><td class='covered-line'><pre>2.94k</pre></td><td class='code'><pre>  if (DefOpc != SystemZ::LHIMux &amp;&amp; <div class='tooltip'>DefOpc != SystemZ::LHI<span class='tooltip-content'>2.78k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L698' href='#L698'><span>698:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.78k</span>, <span class='None'>False</span>: <span class='covered-line'>157</span>]
  Branch (<span class='line-number'><a name='L698' href='#L698'><span>698:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.53k</span>, <span class='None'>False</span>: <span class='covered-line'>253</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L699' href='#L699'><pre>699</pre></a></td><td class='covered-line'><pre>2.94k</pre></td><td class='code'><pre>      <div class='tooltip'>DefOpc != SystemZ::LGHI<span class='tooltip-content'>2.53k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L699' href='#L699'><span>699:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.08k</span>, <span class='None'>False</span>: <span class='covered-line'>446</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L698'><span>698:7</span></a></span>) to (<span class='line-number'><a href='#L698'><span>699:30</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (698:7)
     Condition C2 --> (698:36)
     Condition C3 --> (699:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L700' href='#L700'><pre>700</pre></a></td><td class='covered-line'><pre>2.08k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L701' href='#L701'><pre>701</pre></a></td><td class='covered-line'><pre>856</pre></td><td class='code'><pre>  if (DefMI.getOperand(0).getReg() != Reg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L701' href='#L701'><span>701:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>856</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L702' href='#L702'><pre>702</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L703' href='#L703'><pre>703</pre></a></td><td class='covered-line'><pre>856</pre></td><td class='code'><pre>  int32_t ImmVal = (int32_t)DefMI.getOperand(1).getImm();</pre></td></tr><tr><td class='line-number'><a name='L704' href='#L704'><pre>704</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L705' href='#L705'><pre>705</pre></a></td><td class='covered-line'><pre>856</pre></td><td class='code'><pre>  unsigned UseOpc = UseMI.getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L706' href='#L706'><pre>706</pre></a></td><td class='covered-line'><pre>856</pre></td><td class='code'><pre>  unsigned NewUseOpc;</pre></td></tr><tr><td class='line-number'><a name='L707' href='#L707'><pre>707</pre></a></td><td class='covered-line'><pre>856</pre></td><td class='code'><pre>  unsigned UseIdx;</pre></td></tr><tr><td class='line-number'><a name='L708' href='#L708'><pre>708</pre></a></td><td class='covered-line'><pre>856</pre></td><td class='code'><pre>  int CommuteIdx = -1;</pre></td></tr><tr><td class='line-number'><a name='L709' href='#L709'><pre>709</pre></a></td><td class='covered-line'><pre>856</pre></td><td class='code'><pre>  bool TieOps = false;</pre></td></tr><tr><td class='line-number'><a name='L710' href='#L710'><pre>710</pre></a></td><td class='covered-line'><pre>856</pre></td><td class='code'><pre>  switch (UseOpc) {</pre></td></tr><tr><td class='line-number'><a name='L711' href='#L711'><pre>711</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  case SystemZ::SELRMux:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L711' href='#L711'><span>711:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>852</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L712' href='#L712'><pre>712</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    TieOps = true;</pre></td></tr><tr><td class='line-number'><a name='L713' href='#L713'><pre>713</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    [[fallthrough]];</pre></td></tr><tr><td class='line-number'><a name='L714' href='#L714'><pre>714</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  case SystemZ::LOCRMux:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L714' href='#L714'><span>714:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>851</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L715' href='#L715'><pre>715</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    if (!STI.hasLoadStoreOnCond2())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L715' href='#L715'><span>715:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L716' href='#L716'><pre>716</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L717' href='#L717'><pre>717</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    NewUseOpc = SystemZ::LOCHIMux;</pre></td></tr><tr><td class='line-number'><a name='L718' href='#L718'><pre>718</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    if (UseMI.getOperand(2).getReg() == Reg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L718' href='#L718'><span>718:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L719' href='#L719'><pre>719</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      UseIdx = 2;</pre></td></tr><tr><td class='line-number'><a name='L720' href='#L720'><pre>720</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    else if (UseMI.getOperand(1).getReg() == Reg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L720' href='#L720'><span>720:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L721' href='#L721'><pre>721</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      UseIdx = 2, CommuteIdx = 1;</pre></td></tr><tr><td class='line-number'><a name='L722' href='#L722'><pre>722</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    else</pre></td></tr><tr><td class='line-number'><a name='L723' href='#L723'><pre>723</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L724' href='#L724'><pre>724</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L725' href='#L725'><pre>725</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  case SystemZ::SELGR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L725' href='#L725'><span>725:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>854</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L726' href='#L726'><pre>726</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    TieOps = true;</pre></td></tr><tr><td class='line-number'><a name='L727' href='#L727'><pre>727</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    [[fallthrough]];</pre></td></tr><tr><td class='line-number'><a name='L728' href='#L728'><pre>728</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  case SystemZ::LOCGR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L728' href='#L728'><span>728:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>854</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L729' href='#L729'><pre>729</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    if (!STI.hasLoadStoreOnCond2())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L729' href='#L729'><span>729:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L730' href='#L730'><pre>730</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L731' href='#L731'><pre>731</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    NewUseOpc = SystemZ::LOCGHI;</pre></td></tr><tr><td class='line-number'><a name='L732' href='#L732'><pre>732</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    if (UseMI.getOperand(2).getReg() == Reg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L732' href='#L732'><span>732:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L733' href='#L733'><pre>733</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      UseIdx = 2;</pre></td></tr><tr><td class='line-number'><a name='L734' href='#L734'><pre>734</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    else if (UseMI.getOperand(1).getReg() == Reg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L734' href='#L734'><span>734:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L735' href='#L735'><pre>735</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      UseIdx = 2, CommuteIdx = 1;</pre></td></tr><tr><td class='line-number'><a name='L736' href='#L736'><pre>736</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    else</pre></td></tr><tr><td class='line-number'><a name='L737' href='#L737'><pre>737</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L738' href='#L738'><pre>738</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L739' href='#L739'><pre>739</pre></a></td><td class='covered-line'><pre>843</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L739' href='#L739'><span>739:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>843</span>, <span class='None'>False</span>: <span class='covered-line'>13</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L740' href='#L740'><pre>740</pre></a></td><td class='covered-line'><pre>843</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L741' href='#L741'><pre>741</pre></a></td><td class='covered-line'><pre>856</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L742' href='#L742'><pre>742</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L743' href='#L743'><pre>743</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  if (CommuteIdx != -1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L743' href='#L743'><span>743:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L744' href='#L744'><pre>744</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    if (!commuteInstruction(UseMI, false, CommuteIdx, UseIdx))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L744' href='#L744'><span>744:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L745' href='#L745'><pre>745</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L746' href='#L746'><pre>746</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L747' href='#L747'><pre>747</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  bool DeleteDef = MRI-&gt;hasOneNonDBGUse(Reg);</pre></td></tr><tr><td class='line-number'><a name='L748' href='#L748'><pre>748</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  UseMI.setDesc(get(NewUseOpc));</pre></td></tr><tr><td class='line-number'><a name='L749' href='#L749'><pre>749</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  if (TieOps)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L749' href='#L749'><span>749:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L750' href='#L750'><pre>750</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    UseMI.tieOperands(0, 1);</pre></td></tr><tr><td class='line-number'><a name='L751' href='#L751'><pre>751</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  UseMI.getOperand(UseIdx).ChangeToImmediate(ImmVal);</pre></td></tr><tr><td class='line-number'><a name='L752' href='#L752'><pre>752</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  if (DeleteDef)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L752' href='#L752'><span>752:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L753' href='#L753'><pre>753</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    DefMI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L754' href='#L754'><pre>754</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L755' href='#L755'><pre>755</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L756' href='#L756'><pre>756</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L757' href='#L757'><pre>757</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L758' href='#L758'><pre>758</pre></a></td><td class='covered-line'><pre>14.7k</pre></td><td class='code'><pre>bool SystemZInstrInfo::isPredicable(const MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L759' href='#L759'><pre>759</pre></a></td><td class='covered-line'><pre>14.7k</pre></td><td class='code'><pre>  unsigned Opcode = MI.getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L760' href='#L760'><pre>760</pre></a></td><td class='covered-line'><pre>14.7k</pre></td><td class='code'><pre>  if (Opcode == SystemZ::Return ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L760' href='#L760'><span>760:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.26k</span>, <span class='None'>False</span>: <span class='covered-line'>13.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L761' href='#L761'><pre>761</pre></a></td><td class='covered-line'><pre>14.7k</pre></td><td class='code'><pre>      <div class='tooltip'>Opcode == SystemZ::Return_XPLINK<span class='tooltip-content'>13.5k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L761' href='#L761'><span>761:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>13.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L762' href='#L762'><pre>762</pre></a></td><td class='covered-line'><pre>14.7k</pre></td><td class='code'><pre>      <div class='tooltip'>Opcode == SystemZ::Trap<span class='tooltip-content'>13.5k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L762' href='#L762'><span>762:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34</span>, <span class='None'>False</span>: <span class='covered-line'>13.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L763' href='#L763'><pre>763</pre></a></td><td class='covered-line'><pre>14.7k</pre></td><td class='code'><pre>      <div class='tooltip'>Opcode == SystemZ::CallJG<span class='tooltip-content'>13.4k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L763' href='#L763'><span>763:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>232</span>, <span class='None'>False</span>: <span class='covered-line'>13.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L764' href='#L764'><pre>764</pre></a></td><td class='covered-line'><pre>14.7k</pre></td><td class='code'><pre>      <div class='tooltip'>Opcode == SystemZ::CallBR<span class='tooltip-content'>13.2k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L764' href='#L764'><span>764:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45</span>, <span class='None'>False</span>: <span class='covered-line'>13.2k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L760'><span>760:7</span></a></span>) to (<span class='line-number'><a href='#L760'><span>764:32</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (760:7)
     Condition C2 --> (761:7)
     Condition C3 --> (762:7)
     Condition C4 --> (763:7)
     Condition C5 --> (764:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { F,  F,  F,  F,  F  = F      }
  2 { T,  -,  -,  -,  -  = T      }
  3 { F,  F,  F,  F,  T  = T      }
  4 { F,  F,  F,  T,  -  = T      }
  5 { F,  F,  T,  -,  -  = T      }
  6 { F,  T,  -,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,6)
  C3-Pair: covered: (1,5)
  C4-Pair: covered: (1,4)
  C5-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L765' href='#L765'><pre>765</pre></a></td><td class='covered-line'><pre>1.58k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L766' href='#L766'><pre>766</pre></a></td><td class='covered-line'><pre>13.2k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L767' href='#L767'><pre>767</pre></a></td><td class='covered-line'><pre>14.7k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L768' href='#L768'><pre>768</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L769' href='#L769'><pre>769</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SystemZInstrInfo::</pre></td></tr><tr><td class='line-number'><a name='L770' href='#L770'><pre>770</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>isProfitableToIfCvt(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L771' href='#L771'><pre>771</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                    unsigned NumCycles, unsigned ExtraPredCycles,</pre></td></tr><tr><td class='line-number'><a name='L772' href='#L772'><pre>772</pre></a></td><td class='covered-line'><pre>4.27k</pre></td><td class='code'><pre>                    BranchProbability Probability) const {</pre></td></tr><tr><td class='line-number'><a name='L773' href='#L773'><pre>773</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Avoid using conditional returns at the end of a loop (since then</pre></td></tr><tr><td class='line-number'><a name='L774' href='#L774'><pre>774</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // we&apos;d need to emit an unconditional branch to the beginning anyway,</pre></td></tr><tr><td class='line-number'><a name='L775' href='#L775'><pre>775</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // making the loop body longer).  This doesn&apos;t apply for low-probability</pre></td></tr><tr><td class='line-number'><a name='L776' href='#L776'><pre>776</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // loops (eg. compare-and-swap retry), so just decide based on branch</pre></td></tr><tr><td class='line-number'><a name='L777' href='#L777'><pre>777</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // probability instead of looping structure.</pre></td></tr><tr><td class='line-number'><a name='L778' href='#L778'><pre>778</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // However, since Compare and Trap instructions cost the same as a regular</pre></td></tr><tr><td class='line-number'><a name='L779' href='#L779'><pre>779</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Compare instruction, we should allow the if conversion to convert this</pre></td></tr><tr><td class='line-number'><a name='L780' href='#L780'><pre>780</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // into a Conditional Compare regardless of the branch probability.</pre></td></tr><tr><td class='line-number'><a name='L781' href='#L781'><pre>781</pre></a></td><td class='covered-line'><pre>4.27k</pre></td><td class='code'><pre>  if (MBB.getLastNonDebugInstr()-&gt;getOpcode() != SystemZ::Trap &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L781' href='#L781'><span>781:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>55</span>, <span class='None'>False</span>: <span class='covered-line'>4.22k</span>]
  Branch (<span class='line-number'><a name='L781' href='#L781'><span>781:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.20k</span>, <span class='None'>False</span>: <span class='covered-line'>68</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L782' href='#L782'><pre>782</pre></a></td><td class='covered-line'><pre>4.27k</pre></td><td class='code'><pre>      <div class='tooltip'>MBB.succ_empty()<span class='tooltip-content'>4.20k</span></div> &amp;&amp; <div class='tooltip'>Probability &lt; BranchProbability(1, 8)<span class='tooltip-content'>1.58k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L782' href='#L782'><span>782:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.58k</span>, <span class='None'>False</span>: <span class='covered-line'>2.62k</span>]
  Branch (<span class='line-number'><a name='L782' href='#L782'><span>782:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>55</span>, <span class='None'>False</span>: <span class='covered-line'>1.53k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L781'><span>781:7</span></a></span>) to (<span class='line-number'><a href='#L781'><span>782:64</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (781:7)
     Condition C2 --> (782:7)
     Condition C3 --> (782:27)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L783' href='#L783'><pre>783</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L784' href='#L784'><pre>784</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // For now only convert single instructions.</pre></td></tr><tr><td class='line-number'><a name='L785' href='#L785'><pre>785</pre></a></td><td class='covered-line'><pre>4.22k</pre></td><td class='code'><pre>  return NumCycles == 1;</pre></td></tr><tr><td class='line-number'><a name='L786' href='#L786'><pre>786</pre></a></td><td class='covered-line'><pre>4.27k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L787' href='#L787'><pre>787</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L788' href='#L788'><pre>788</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SystemZInstrInfo::</pre></td></tr><tr><td class='line-number'><a name='L789' href='#L789'><pre>789</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>isProfitableToIfCvt(MachineBasicBlock &amp;TMBB,</pre></td></tr><tr><td class='line-number'><a name='L790' href='#L790'><pre>790</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                    unsigned NumCyclesT, unsigned ExtraPredCyclesT,</pre></td></tr><tr><td class='line-number'><a name='L791' href='#L791'><pre>791</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                    MachineBasicBlock &amp;FMBB,</pre></td></tr><tr><td class='line-number'><a name='L792' href='#L792'><pre>792</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                    unsigned NumCyclesF, unsigned ExtraPredCyclesF,</pre></td></tr><tr><td class='line-number'><a name='L793' href='#L793'><pre>793</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>                    BranchProbability Probability) const {</pre></td></tr><tr><td class='line-number'><a name='L794' href='#L794'><pre>794</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // For now avoid converting mutually-exclusive cases.</pre></td></tr><tr><td class='line-number'><a name='L795' href='#L795'><pre>795</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L796' href='#L796'><pre>796</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L797' href='#L797'><pre>797</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L798' href='#L798'><pre>798</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SystemZInstrInfo::</pre></td></tr><tr><td class='line-number'><a name='L799' href='#L799'><pre>799</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>isProfitableToDupForIfCvt(MachineBasicBlock &amp;MBB, unsigned NumCycles,</pre></td></tr><tr><td class='line-number'><a name='L800' href='#L800'><pre>800</pre></a></td><td class='covered-line'><pre>4.00k</pre></td><td class='code'><pre>                          BranchProbability Probability) const {</pre></td></tr><tr><td class='line-number'><a name='L801' href='#L801'><pre>801</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // For now only duplicate single instructions.</pre></td></tr><tr><td class='line-number'><a name='L802' href='#L802'><pre>802</pre></a></td><td class='covered-line'><pre>4.00k</pre></td><td class='code'><pre>  return NumCycles == 1;</pre></td></tr><tr><td class='line-number'><a name='L803' href='#L803'><pre>803</pre></a></td><td class='covered-line'><pre>4.00k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L804' href='#L804'><pre>804</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L805' href='#L805'><pre>805</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SystemZInstrInfo::PredicateInstruction(</pre></td></tr><tr><td class='line-number'><a name='L806' href='#L806'><pre>806</pre></a></td><td class='covered-line'><pre>949</pre></td><td class='code'><pre>    MachineInstr &amp;MI, ArrayRef&lt;MachineOperand&gt; Pred) const {</pre></td></tr><tr><td class='line-number'><a name='L807' href='#L807'><pre>807</pre></a></td><td class='covered-line'><pre>949</pre></td><td class='code'><pre>  assert(Pred.size() == 2 &amp;&amp; &quot;Invalid condition&quot;);</pre></td></tr><tr><td class='line-number'><a name='L808' href='#L808'><pre>808</pre></a></td><td class='covered-line'><pre>949</pre></td><td class='code'><pre>  unsigned CCValid = Pred[0].getImm();</pre></td></tr><tr><td class='line-number'><a name='L809' href='#L809'><pre>809</pre></a></td><td class='covered-line'><pre>949</pre></td><td class='code'><pre>  unsigned CCMask = Pred[1].getImm();</pre></td></tr><tr><td class='line-number'><a name='L810' href='#L810'><pre>810</pre></a></td><td class='covered-line'><pre>949</pre></td><td class='code'><pre>  assert(CCMask &gt; 0 &amp;&amp; CCMask &lt; 15 &amp;&amp; &quot;Invalid predicate&quot;);</pre></td></tr><tr><td class='line-number'><a name='L811' href='#L811'><pre>811</pre></a></td><td class='covered-line'><pre>949</pre></td><td class='code'><pre>  unsigned Opcode = MI.getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L812' href='#L812'><pre>812</pre></a></td><td class='covered-line'><pre>949</pre></td><td class='code'><pre>  if (Opcode == SystemZ::Trap) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L812' href='#L812'><span>812:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34</span>, <span class='None'>False</span>: <span class='covered-line'>915</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L813' href='#L813'><pre>813</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>    MI.setDesc(get(SystemZ::CondTrap));</pre></td></tr><tr><td class='line-number'><a name='L814' href='#L814'><pre>814</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>    MachineInstrBuilder(*MI.getParent()-&gt;getParent(), MI)</pre></td></tr><tr><td class='line-number'><a name='L815' href='#L815'><pre>815</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>      .addImm(CCValid).addImm(CCMask)</pre></td></tr><tr><td class='line-number'><a name='L816' href='#L816'><pre>816</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>      .addReg(SystemZ::CC, RegState::Implicit);</pre></td></tr><tr><td class='line-number'><a name='L817' href='#L817'><pre>817</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L818' href='#L818'><pre>818</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L819' href='#L819'><pre>819</pre></a></td><td class='covered-line'><pre>915</pre></td><td class='code'><pre>  if (Opcode == SystemZ::Return || <div class='tooltip'>Opcode == SystemZ::Return_XPLINK<span class='tooltip-content'>129</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L819' href='#L819'><span>819:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>786</span>, <span class='None'>False</span>: <span class='covered-line'>129</span>]
  Branch (<span class='line-number'><a name='L819' href='#L819'><span>819:36</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>129</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L819'><span>819:7</span></a></span>) to (<span class='line-number'><a href='#L819'><span>819:68</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (819:7)
     Condition C2 --> (819:36)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L820' href='#L820'><pre>820</pre></a></td><td class='covered-line'><pre>786</pre></td><td class='code'><pre>    MI.setDesc(get(Opcode == SystemZ::Return ? SystemZ::CondReturn</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L820' href='#L820'><span>820:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>786</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L821' href='#L821'><pre>821</pre></a></td><td class='covered-line'><pre>786</pre></td><td class='code'><pre>                                             : <div class='tooltip'><span class='red'>SystemZ::CondReturn_XPLINK</span><span class='tooltip-content'>0</span></div>));</pre></td></tr><tr><td class='line-number'><a name='L822' href='#L822'><pre>822</pre></a></td><td class='covered-line'><pre>786</pre></td><td class='code'><pre>    MachineInstrBuilder(*MI.getParent()-&gt;getParent(), MI)</pre></td></tr><tr><td class='line-number'><a name='L823' href='#L823'><pre>823</pre></a></td><td class='covered-line'><pre>786</pre></td><td class='code'><pre>        .addImm(CCValid)</pre></td></tr><tr><td class='line-number'><a name='L824' href='#L824'><pre>824</pre></a></td><td class='covered-line'><pre>786</pre></td><td class='code'><pre>        .addImm(CCMask)</pre></td></tr><tr><td class='line-number'><a name='L825' href='#L825'><pre>825</pre></a></td><td class='covered-line'><pre>786</pre></td><td class='code'><pre>        .addReg(SystemZ::CC, RegState::Implicit);</pre></td></tr><tr><td class='line-number'><a name='L826' href='#L826'><pre>826</pre></a></td><td class='covered-line'><pre>786</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L827' href='#L827'><pre>827</pre></a></td><td class='covered-line'><pre>786</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L828' href='#L828'><pre>828</pre></a></td><td class='covered-line'><pre>129</pre></td><td class='code'><pre>  if (Opcode == SystemZ::CallJG) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L828' href='#L828'><span>828:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>107</span>, <span class='None'>False</span>: <span class='covered-line'>22</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L829' href='#L829'><pre>829</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>    MachineOperand FirstOp = MI.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L830' href='#L830'><pre>830</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>    const uint32_t *RegMask = MI.getOperand(1).getRegMask();</pre></td></tr><tr><td class='line-number'><a name='L831' href='#L831'><pre>831</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>    MI.removeOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L832' href='#L832'><pre>832</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>    MI.removeOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L833' href='#L833'><pre>833</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>    MI.setDesc(get(SystemZ::CallBRCL));</pre></td></tr><tr><td class='line-number'><a name='L834' href='#L834'><pre>834</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>    MachineInstrBuilder(*MI.getParent()-&gt;getParent(), MI)</pre></td></tr><tr><td class='line-number'><a name='L835' href='#L835'><pre>835</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>        .addImm(CCValid)</pre></td></tr><tr><td class='line-number'><a name='L836' href='#L836'><pre>836</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>        .addImm(CCMask)</pre></td></tr><tr><td class='line-number'><a name='L837' href='#L837'><pre>837</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>        .add(FirstOp)</pre></td></tr><tr><td class='line-number'><a name='L838' href='#L838'><pre>838</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>        .addRegMask(RegMask)</pre></td></tr><tr><td class='line-number'><a name='L839' href='#L839'><pre>839</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>        .addReg(SystemZ::CC, RegState::Implicit);</pre></td></tr><tr><td class='line-number'><a name='L840' href='#L840'><pre>840</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L841' href='#L841'><pre>841</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L842' href='#L842'><pre>842</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>  if (Opcode == SystemZ::CallBR) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L842' href='#L842'><span>842:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L843' href='#L843'><pre>843</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    MachineOperand Target = MI.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L844' href='#L844'><pre>844</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    const uint32_t *RegMask = MI.getOperand(1).getRegMask();</pre></td></tr><tr><td class='line-number'><a name='L845' href='#L845'><pre>845</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    MI.removeOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L846' href='#L846'><pre>846</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    MI.removeOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L847' href='#L847'><pre>847</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    MI.setDesc(get(SystemZ::CallBCR));</pre></td></tr><tr><td class='line-number'><a name='L848' href='#L848'><pre>848</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    MachineInstrBuilder(*MI.getParent()-&gt;getParent(), MI)</pre></td></tr><tr><td class='line-number'><a name='L849' href='#L849'><pre>849</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>      .addImm(CCValid).addImm(CCMask)</pre></td></tr><tr><td class='line-number'><a name='L850' href='#L850'><pre>850</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>      .add(Target)</pre></td></tr><tr><td class='line-number'><a name='L851' href='#L851'><pre>851</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>      .addRegMask(RegMask)</pre></td></tr><tr><td class='line-number'><a name='L852' href='#L852'><pre>852</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>      .addReg(SystemZ::CC, RegState::Implicit);</pre></td></tr><tr><td class='line-number'><a name='L853' href='#L853'><pre>853</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L854' href='#L854'><pre>854</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L855' href='#L855'><pre>855</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L856' href='#L856'><pre>856</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L857' href='#L857'><pre>857</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L858' href='#L858'><pre>858</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void SystemZInstrInfo::copyPhysReg(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L859' href='#L859'><pre>859</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   MachineBasicBlock::iterator MBBI,</pre></td></tr><tr><td class='line-number'><a name='L860' href='#L860'><pre>860</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   const DebugLoc &amp;DL, MCRegister DestReg,</pre></td></tr><tr><td class='line-number'><a name='L861' href='#L861'><pre>861</pre></a></td><td class='covered-line'><pre>2.86k</pre></td><td class='code'><pre>                                   MCRegister SrcReg, bool KillSrc) const {</pre></td></tr><tr><td class='line-number'><a name='L862' href='#L862'><pre>862</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Split 128-bit GPR moves into two 64-bit moves. Add implicit uses of the</pre></td></tr><tr><td class='line-number'><a name='L863' href='#L863'><pre>863</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // super register in case one of the subregs is undefined.</pre></td></tr><tr><td class='line-number'><a name='L864' href='#L864'><pre>864</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // This handles ADDR128 too.</pre></td></tr><tr><td class='line-number'><a name='L865' href='#L865'><pre>865</pre></a></td><td class='covered-line'><pre>2.86k</pre></td><td class='code'><pre>  if (SystemZ::GR128BitRegClass.contains(DestReg, SrcReg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L865' href='#L865'><span>865:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>2.82k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L866' href='#L866'><pre>866</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>    copyPhysReg(MBB, MBBI, DL, RI.getSubReg(DestReg, SystemZ::subreg_h64),</pre></td></tr><tr><td class='line-number'><a name='L867' href='#L867'><pre>867</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>                RI.getSubReg(SrcReg, SystemZ::subreg_h64), KillSrc);</pre></td></tr><tr><td class='line-number'><a name='L868' href='#L868'><pre>868</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>    MachineInstrBuilder(*MBB.getParent(), std::prev(MBBI))</pre></td></tr><tr><td class='line-number'><a name='L869' href='#L869'><pre>869</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>      .addReg(SrcReg, RegState::Implicit);</pre></td></tr><tr><td class='line-number'><a name='L870' href='#L870'><pre>870</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>    copyPhysReg(MBB, MBBI, DL, RI.getSubReg(DestReg, SystemZ::subreg_l64),</pre></td></tr><tr><td class='line-number'><a name='L871' href='#L871'><pre>871</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>                RI.getSubReg(SrcReg, SystemZ::subreg_l64), KillSrc);</pre></td></tr><tr><td class='line-number'><a name='L872' href='#L872'><pre>872</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>    MachineInstrBuilder(*MBB.getParent(), std::prev(MBBI))</pre></td></tr><tr><td class='line-number'><a name='L873' href='#L873'><pre>873</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>      .addReg(SrcReg, (getKillRegState(KillSrc) | RegState::Implicit));</pre></td></tr><tr><td class='line-number'><a name='L874' href='#L874'><pre>874</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L875' href='#L875'><pre>875</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L876' href='#L876'><pre>876</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L877' href='#L877'><pre>877</pre></a></td><td class='covered-line'><pre>2.82k</pre></td><td class='code'><pre>  if (SystemZ::GRX32BitRegClass.contains(DestReg, SrcReg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L877' href='#L877'><span>877:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>401</span>, <span class='None'>False</span>: <span class='covered-line'>2.42k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L878' href='#L878'><pre>878</pre></a></td><td class='covered-line'><pre>401</pre></td><td class='code'><pre>    emitGRX32Move(MBB, MBBI, DL, DestReg, SrcReg, SystemZ::LR, 32, KillSrc,</pre></td></tr><tr><td class='line-number'><a name='L879' href='#L879'><pre>879</pre></a></td><td class='covered-line'><pre>401</pre></td><td class='code'><pre>                  false);</pre></td></tr><tr><td class='line-number'><a name='L880' href='#L880'><pre>880</pre></a></td><td class='covered-line'><pre>401</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L881' href='#L881'><pre>881</pre></a></td><td class='covered-line'><pre>401</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L882' href='#L882'><pre>882</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L883' href='#L883'><pre>883</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Move 128-bit floating-point values between VR128 and FP128.</pre></td></tr><tr><td class='line-number'><a name='L884' href='#L884'><pre>884</pre></a></td><td class='covered-line'><pre>2.42k</pre></td><td class='code'><pre>  if (SystemZ::VR128BitRegClass.contains(DestReg) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L884' href='#L884'><span>884:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>161</span>, <span class='None'>False</span>: <span class='covered-line'>2.26k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L885' href='#L885'><pre>885</pre></a></td><td class='covered-line'><pre>2.42k</pre></td><td class='code'><pre>      <div class='tooltip'>SystemZ::FP128BitRegClass.contains(SrcReg)<span class='tooltip-content'>161</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L885' href='#L885'><span>885:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='None'>False</span>: <span class='covered-line'>134</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L884'><span>884:7</span></a></span>) to (<span class='line-number'><a href='#L884'><span>885:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (884:7)
     Condition C2 --> (885:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L886' href='#L886'><pre>886</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    MCRegister SrcRegHi =</pre></td></tr><tr><td class='line-number'><a name='L887' href='#L887'><pre>887</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>        RI.getMatchingSuperReg(RI.getSubReg(SrcReg, SystemZ::subreg_h64),</pre></td></tr><tr><td class='line-number'><a name='L888' href='#L888'><pre>888</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>                               SystemZ::subreg_h64, &amp;SystemZ::VR128BitRegClass);</pre></td></tr><tr><td class='line-number'><a name='L889' href='#L889'><pre>889</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    MCRegister SrcRegLo =</pre></td></tr><tr><td class='line-number'><a name='L890' href='#L890'><pre>890</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>        RI.getMatchingSuperReg(RI.getSubReg(SrcReg, SystemZ::subreg_l64),</pre></td></tr><tr><td class='line-number'><a name='L891' href='#L891'><pre>891</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>                               SystemZ::subreg_h64, &amp;SystemZ::VR128BitRegClass);</pre></td></tr><tr><td class='line-number'><a name='L892' href='#L892'><pre>892</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L893' href='#L893'><pre>893</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    BuildMI(MBB, MBBI, DL, get(SystemZ::VMRHG), DestReg)</pre></td></tr><tr><td class='line-number'><a name='L894' href='#L894'><pre>894</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>      .addReg(SrcRegHi, getKillRegState(KillSrc))</pre></td></tr><tr><td class='line-number'><a name='L895' href='#L895'><pre>895</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>      .addReg(SrcRegLo, getKillRegState(KillSrc));</pre></td></tr><tr><td class='line-number'><a name='L896' href='#L896'><pre>896</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L897' href='#L897'><pre>897</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L898' href='#L898'><pre>898</pre></a></td><td class='covered-line'><pre>2.40k</pre></td><td class='code'><pre>  if (SystemZ::FP128BitRegClass.contains(DestReg) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L898' href='#L898'><span>898:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>2.36k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L899' href='#L899'><pre>899</pre></a></td><td class='covered-line'><pre>2.40k</pre></td><td class='code'><pre>      <div class='tooltip'>SystemZ::VR128BitRegClass.contains(SrcReg)<span class='tooltip-content'>32</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L899' href='#L899'><span>899:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L898'><span>898:7</span></a></span>) to (<span class='line-number'><a href='#L898'><span>899:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (898:7)
     Condition C2 --> (899:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L900' href='#L900'><pre>900</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    MCRegister DestRegHi =</pre></td></tr><tr><td class='line-number'><a name='L901' href='#L901'><pre>901</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>        RI.getMatchingSuperReg(RI.getSubReg(DestReg, SystemZ::subreg_h64),</pre></td></tr><tr><td class='line-number'><a name='L902' href='#L902'><pre>902</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>                               SystemZ::subreg_h64, &amp;SystemZ::VR128BitRegClass);</pre></td></tr><tr><td class='line-number'><a name='L903' href='#L903'><pre>903</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    MCRegister DestRegLo =</pre></td></tr><tr><td class='line-number'><a name='L904' href='#L904'><pre>904</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>        RI.getMatchingSuperReg(RI.getSubReg(DestReg, SystemZ::subreg_l64),</pre></td></tr><tr><td class='line-number'><a name='L905' href='#L905'><pre>905</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>                               SystemZ::subreg_h64, &amp;SystemZ::VR128BitRegClass);</pre></td></tr><tr><td class='line-number'><a name='L906' href='#L906'><pre>906</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L907' href='#L907'><pre>907</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    if (DestRegHi != SrcReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L907' href='#L907'><span>907:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L908' href='#L908'><pre>908</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      copyPhysReg(MBB, MBBI, DL, DestRegHi, SrcReg, false);</pre></td></tr><tr><td class='line-number'><a name='L909' href='#L909'><pre>909</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    BuildMI(MBB, MBBI, DL, get(SystemZ::VREPG), DestRegLo)</pre></td></tr><tr><td class='line-number'><a name='L910' href='#L910'><pre>910</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>      .addReg(SrcReg, getKillRegState(KillSrc)).addImm(1);</pre></td></tr><tr><td class='line-number'><a name='L911' href='#L911'><pre>911</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L912' href='#L912'><pre>912</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L913' href='#L913'><pre>913</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L914' href='#L914'><pre>914</pre></a></td><td class='covered-line'><pre>2.38k</pre></td><td class='code'><pre>  if (SystemZ::FP128BitRegClass.contains(DestReg) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L914' href='#L914'><span>914:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>2.36k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L915' href='#L915'><pre>915</pre></a></td><td class='covered-line'><pre>2.38k</pre></td><td class='code'><pre>      <div class='tooltip'>SystemZ::GR128BitRegClass.contains(SrcReg)<span class='tooltip-content'>15</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L915' href='#L915'><span>915:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>13</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L914'><span>914:7</span></a></span>) to (<span class='line-number'><a href='#L914'><span>915:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (914:7)
     Condition C2 --> (915:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L916' href='#L916'><pre>916</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    MCRegister DestRegHi = RI.getSubReg(DestReg, SystemZ::subreg_h64);</pre></td></tr><tr><td class='line-number'><a name='L917' href='#L917'><pre>917</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    MCRegister DestRegLo = RI.getSubReg(DestReg, SystemZ::subreg_l64);</pre></td></tr><tr><td class='line-number'><a name='L918' href='#L918'><pre>918</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    MCRegister SrcRegHi = RI.getSubReg(SrcReg, SystemZ::subreg_h64);</pre></td></tr><tr><td class='line-number'><a name='L919' href='#L919'><pre>919</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    MCRegister SrcRegLo = RI.getSubReg(SrcReg, SystemZ::subreg_l64);</pre></td></tr><tr><td class='line-number'><a name='L920' href='#L920'><pre>920</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L921' href='#L921'><pre>921</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    BuildMI(MBB, MBBI, DL, get(SystemZ::LDGR), DestRegHi)</pre></td></tr><tr><td class='line-number'><a name='L922' href='#L922'><pre>922</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        .addReg(SrcRegHi)</pre></td></tr><tr><td class='line-number'><a name='L923' href='#L923'><pre>923</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        .addReg(DestReg, RegState::ImplicitDefine);</pre></td></tr><tr><td class='line-number'><a name='L924' href='#L924'><pre>924</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L925' href='#L925'><pre>925</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    BuildMI(MBB, MBBI, DL, get(SystemZ::LDGR), DestRegLo)</pre></td></tr><tr><td class='line-number'><a name='L926' href='#L926'><pre>926</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        .addReg(SrcRegLo, getKillRegState(KillSrc));</pre></td></tr><tr><td class='line-number'><a name='L927' href='#L927'><pre>927</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L928' href='#L928'><pre>928</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L929' href='#L929'><pre>929</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L930' href='#L930'><pre>930</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Move CC value from a GR32.</pre></td></tr><tr><td class='line-number'><a name='L931' href='#L931'><pre>931</pre></a></td><td class='covered-line'><pre>2.38k</pre></td><td class='code'><pre>  if (DestReg == SystemZ::CC) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L931' href='#L931'><span>931:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>2.37k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L932' href='#L932'><pre>932</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    unsigned Opcode =</pre></td></tr><tr><td class='line-number'><a name='L933' href='#L933'><pre>933</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      SystemZ::GR32BitRegClass.contains(SrcReg) ? <div class='tooltip'>SystemZ::TMLH<span class='tooltip-content'>1</span></div> : <div class='tooltip'>SystemZ::TMHH<span class='tooltip-content'>1</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L933' href='#L933'><span>933:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L934' href='#L934'><pre>934</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    BuildMI(MBB, MBBI, DL, get(Opcode))</pre></td></tr><tr><td class='line-number'><a name='L935' href='#L935'><pre>935</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      .addReg(SrcReg, getKillRegState(KillSrc))</pre></td></tr><tr><td class='line-number'><a name='L936' href='#L936'><pre>936</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      .addImm(3 &lt;&lt; (SystemZ::IPM_CC - 16));</pre></td></tr><tr><td class='line-number'><a name='L937' href='#L937'><pre>937</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L938' href='#L938'><pre>938</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L939' href='#L939'><pre>939</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L940' href='#L940'><pre>940</pre></a></td><td class='covered-line'><pre>2.37k</pre></td><td class='code'><pre>  if (SystemZ::GR128BitRegClass.contains(DestReg) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L940' href='#L940'><span>940:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>2.37k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L941' href='#L941'><pre>941</pre></a></td><td class='covered-line'><pre>2.37k</pre></td><td class='code'><pre>      <div class='tooltip'>SystemZ::VR128BitRegClass.contains(SrcReg)<span class='tooltip-content'>2</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L941' href='#L941'><span>941:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L940'><span>940:7</span></a></span>) to (<span class='line-number'><a href='#L940'><span>941:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (940:7)
     Condition C2 --> (941:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L942' href='#L942'><pre>942</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    MCRegister DestH64 = RI.getSubReg(DestReg, SystemZ::subreg_h64);</pre></td></tr><tr><td class='line-number'><a name='L943' href='#L943'><pre>943</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    MCRegister DestL64 = RI.getSubReg(DestReg, SystemZ::subreg_l64);</pre></td></tr><tr><td class='line-number'><a name='L944' href='#L944'><pre>944</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L945' href='#L945'><pre>945</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    BuildMI(MBB, MBBI, DL, get(SystemZ::VLGVG), DestH64)</pre></td></tr><tr><td class='line-number'><a name='L946' href='#L946'><pre>946</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        .addReg(SrcReg)</pre></td></tr><tr><td class='line-number'><a name='L947' href='#L947'><pre>947</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        .addReg(SystemZ::NoRegister)</pre></td></tr><tr><td class='line-number'><a name='L948' href='#L948'><pre>948</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        .addImm(0)</pre></td></tr><tr><td class='line-number'><a name='L949' href='#L949'><pre>949</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        .addDef(DestReg, RegState::Implicit);</pre></td></tr><tr><td class='line-number'><a name='L950' href='#L950'><pre>950</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    BuildMI(MBB, MBBI, DL, get(SystemZ::VLGVG), DestL64)</pre></td></tr><tr><td class='line-number'><a name='L951' href='#L951'><pre>951</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        .addReg(SrcReg, getKillRegState(KillSrc))</pre></td></tr><tr><td class='line-number'><a name='L952' href='#L952'><pre>952</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        .addReg(SystemZ::NoRegister)</pre></td></tr><tr><td class='line-number'><a name='L953' href='#L953'><pre>953</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        .addImm(1);</pre></td></tr><tr><td class='line-number'><a name='L954' href='#L954'><pre>954</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L955' href='#L955'><pre>955</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L956' href='#L956'><pre>956</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L957' href='#L957'><pre>957</pre></a></td><td class='covered-line'><pre>2.37k</pre></td><td class='code'><pre>  if (SystemZ::VR128BitRegClass.contains(DestReg) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L957' href='#L957'><span>957:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>134</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L958' href='#L958'><pre>958</pre></a></td><td class='covered-line'><pre>2.37k</pre></td><td class='code'><pre>      <div class='tooltip'>SystemZ::GR128BitRegClass.contains(SrcReg)<span class='tooltip-content'>134</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L958' href='#L958'><span>958:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>132</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L957'><span>957:7</span></a></span>) to (<span class='line-number'><a href='#L957'><span>958:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (957:7)
     Condition C2 --> (958:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L959' href='#L959'><pre>959</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    BuildMI(MBB, MBBI, DL, get(SystemZ::VLVGP), DestReg)</pre></td></tr><tr><td class='line-number'><a name='L960' href='#L960'><pre>960</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        .addReg(RI.getSubReg(SrcReg, SystemZ::subreg_h64))</pre></td></tr><tr><td class='line-number'><a name='L961' href='#L961'><pre>961</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        .addReg(RI.getSubReg(SrcReg, SystemZ::subreg_l64));</pre></td></tr><tr><td class='line-number'><a name='L962' href='#L962'><pre>962</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L963' href='#L963'><pre>963</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L964' href='#L964'><pre>964</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L965' href='#L965'><pre>965</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Everything else needs only one instruction.</pre></td></tr><tr><td class='line-number'><a name='L966' href='#L966'><pre>966</pre></a></td><td class='covered-line'><pre>2.37k</pre></td><td class='code'><pre>  unsigned Opcode;</pre></td></tr><tr><td class='line-number'><a name='L967' href='#L967'><pre>967</pre></a></td><td class='covered-line'><pre>2.37k</pre></td><td class='code'><pre>  if (SystemZ::GR64BitRegClass.contains(DestReg, SrcReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L967' href='#L967'><span>967:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>888</span>, <span class='None'>False</span>: <span class='covered-line'>1.48k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L968' href='#L968'><pre>968</pre></a></td><td class='covered-line'><pre>888</pre></td><td class='code'><pre>    Opcode = SystemZ::LGR;</pre></td></tr><tr><td class='line-number'><a name='L969' href='#L969'><pre>969</pre></a></td><td class='covered-line'><pre>1.48k</pre></td><td class='code'><pre>  else if (SystemZ::FP32BitRegClass.contains(DestReg, SrcReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L969' href='#L969'><span>969:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>318</span>, <span class='None'>False</span>: <span class='covered-line'>1.16k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L970' href='#L970'><pre>970</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // For z13 we prefer LDR over LER to avoid partial register dependencies.</pre></td></tr><tr><td class='line-number'><a name='L971' href='#L971'><pre>971</pre></a></td><td class='covered-line'><pre>318</pre></td><td class='code'><pre>    Opcode = STI.hasVector() ? <div class='tooltip'>SystemZ::LDR32<span class='tooltip-content'>72</span></div> : <div class='tooltip'>SystemZ::LER<span class='tooltip-content'>246</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L971' href='#L971'><span>971:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72</span>, <span class='None'>False</span>: <span class='covered-line'>246</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L972' href='#L972'><pre>972</pre></a></td><td class='covered-line'><pre>1.16k</pre></td><td class='code'><pre>  else if (SystemZ::FP64BitRegClass.contains(DestReg, SrcReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L972' href='#L972'><span>972:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.00k</span>, <span class='None'>False</span>: <span class='covered-line'>164</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L973' href='#L973'><pre>973</pre></a></td><td class='covered-line'><pre>1.00k</pre></td><td class='code'><pre>    Opcode = SystemZ::LDR;</pre></td></tr><tr><td class='line-number'><a name='L974' href='#L974'><pre>974</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>  else if (SystemZ::FP128BitRegClass.contains(DestReg, SrcReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L974' href='#L974'><span>974:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>151</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L975' href='#L975'><pre>975</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    Opcode = SystemZ::LXR;</pre></td></tr><tr><td class='line-number'><a name='L976' href='#L976'><pre>976</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>  else if (SystemZ::VR32BitRegClass.contains(DestReg, SrcReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L976' href='#L976'><span>976:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>142</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L977' href='#L977'><pre>977</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    Opcode = SystemZ::VLR32;</pre></td></tr><tr><td class='line-number'><a name='L978' href='#L978'><pre>978</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>  else if (SystemZ::VR64BitRegClass.contains(DestReg, SrcReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L978' href='#L978'><span>978:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>132</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L979' href='#L979'><pre>979</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    Opcode = SystemZ::VLR64;</pre></td></tr><tr><td class='line-number'><a name='L980' href='#L980'><pre>980</pre></a></td><td class='covered-line'><pre>132</pre></td><td class='code'><pre>  else if (SystemZ::VR128BitRegClass.contains(DestReg, SrcReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L980' href='#L980'><span>980:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>132</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L981' href='#L981'><pre>981</pre></a></td><td class='covered-line'><pre>132</pre></td><td class='code'><pre>    Opcode = SystemZ::VLR;</pre></td></tr><tr><td class='line-number'><a name='L982' href='#L982'><pre>982</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  else <span class='red'>if (</span><span class='red'>SystemZ::AR32BitRegClass.contains(DestReg, SrcReg)</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L982' href='#L982'><span>982:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L983' href='#L983'><pre>983</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>Opcode = SystemZ::CPYA</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L984' href='#L984'><pre>984</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  else</span></pre></td></tr><tr><td class='line-number'><a name='L985' href='#L985'><pre>985</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span>(&quot;Impossible reg-to-reg copy&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L986' href='#L986'><pre>986</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L987' href='#L987'><pre>987</pre></a></td><td class='covered-line'><pre>2.37k</pre></td><td class='code'><pre>  BuildMI(MBB, MBBI, DL, get(Opcode), DestReg)</pre></td></tr><tr><td class='line-number'><a name='L988' href='#L988'><pre>988</pre></a></td><td class='covered-line'><pre>2.37k</pre></td><td class='code'><pre>    .addReg(SrcReg, getKillRegState(KillSrc));</pre></td></tr><tr><td class='line-number'><a name='L989' href='#L989'><pre>989</pre></a></td><td class='covered-line'><pre>2.37k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L990' href='#L990'><pre>990</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L991' href='#L991'><pre>991</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void SystemZInstrInfo::storeRegToStackSlot(</pre></td></tr><tr><td class='line-number'><a name='L992' href='#L992'><pre>992</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, Register SrcReg,</pre></td></tr><tr><td class='line-number'><a name='L993' href='#L993'><pre>993</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    bool isKill, int FrameIdx, const TargetRegisterClass *RC,</pre></td></tr><tr><td class='line-number'><a name='L994' href='#L994'><pre>994</pre></a></td><td class='covered-line'><pre>2.00k</pre></td><td class='code'><pre>    const TargetRegisterInfo *TRI, Register VReg) const {</pre></td></tr><tr><td class='line-number'><a name='L995' href='#L995'><pre>995</pre></a></td><td class='covered-line'><pre>2.00k</pre></td><td class='code'><pre>  DebugLoc DL = MBBI != MBB.end() ? <div class='tooltip'>MBBI-&gt;getDebugLoc()<span class='tooltip-content'>1.99k</span></div> : <div class='tooltip'>DebugLoc()<span class='tooltip-content'>6</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L995' href='#L995'><span>995:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.99k</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L996' href='#L996'><pre>996</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L997' href='#L997'><pre>997</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Callers may expect a single instruction, so keep 128-bit moves</pre></td></tr><tr><td class='line-number'><a name='L998' href='#L998'><pre>998</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // together for now and lower them after register allocation.</pre></td></tr><tr><td class='line-number'><a name='L999' href='#L999'><pre>999</pre></a></td><td class='covered-line'><pre>2.00k</pre></td><td class='code'><pre>  unsigned LoadOpcode, StoreOpcode;</pre></td></tr><tr><td class='line-number'><a name='L1000' href='#L1000'><pre>1000</pre></a></td><td class='covered-line'><pre>2.00k</pre></td><td class='code'><pre>  getLoadStoreOpcodes(RC, LoadOpcode, StoreOpcode);</pre></td></tr><tr><td class='line-number'><a name='L1001' href='#L1001'><pre>1001</pre></a></td><td class='covered-line'><pre>2.00k</pre></td><td class='code'><pre>  addFrameReference(BuildMI(MBB, MBBI, DL, get(StoreOpcode))</pre></td></tr><tr><td class='line-number'><a name='L1002' href='#L1002'><pre>1002</pre></a></td><td class='covered-line'><pre>2.00k</pre></td><td class='code'><pre>                        .addReg(SrcReg, getKillRegState(isKill)),</pre></td></tr><tr><td class='line-number'><a name='L1003' href='#L1003'><pre>1003</pre></a></td><td class='covered-line'><pre>2.00k</pre></td><td class='code'><pre>                    FrameIdx);</pre></td></tr><tr><td class='line-number'><a name='L1004' href='#L1004'><pre>1004</pre></a></td><td class='covered-line'><pre>2.00k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1005' href='#L1005'><pre>1005</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1006' href='#L1006'><pre>1006</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void SystemZInstrInfo::loadRegFromStackSlot(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L1007' href='#L1007'><pre>1007</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            MachineBasicBlock::iterator MBBI,</pre></td></tr><tr><td class='line-number'><a name='L1008' href='#L1008'><pre>1008</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            Register DestReg, int FrameIdx,</pre></td></tr><tr><td class='line-number'><a name='L1009' href='#L1009'><pre>1009</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            const TargetRegisterClass *RC,</pre></td></tr><tr><td class='line-number'><a name='L1010' href='#L1010'><pre>1010</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            const TargetRegisterInfo *TRI,</pre></td></tr><tr><td class='line-number'><a name='L1011' href='#L1011'><pre>1011</pre></a></td><td class='covered-line'><pre>1.85k</pre></td><td class='code'><pre>                                            Register VReg) const {</pre></td></tr><tr><td class='line-number'><a name='L1012' href='#L1012'><pre>1012</pre></a></td><td class='covered-line'><pre>1.85k</pre></td><td class='code'><pre>  DebugLoc DL = MBBI != MBB.end() ? MBBI-&gt;getDebugLoc() : <div class='tooltip'><span class='red'>DebugLoc()</span><span class='tooltip-content'>0</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1012' href='#L1012'><span>1012:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.85k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1013' href='#L1013'><pre>1013</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1014' href='#L1014'><pre>1014</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Callers may expect a single instruction, so keep 128-bit moves</pre></td></tr><tr><td class='line-number'><a name='L1015' href='#L1015'><pre>1015</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // together for now and lower them after register allocation.</pre></td></tr><tr><td class='line-number'><a name='L1016' href='#L1016'><pre>1016</pre></a></td><td class='covered-line'><pre>1.85k</pre></td><td class='code'><pre>  unsigned LoadOpcode, StoreOpcode;</pre></td></tr><tr><td class='line-number'><a name='L1017' href='#L1017'><pre>1017</pre></a></td><td class='covered-line'><pre>1.85k</pre></td><td class='code'><pre>  getLoadStoreOpcodes(RC, LoadOpcode, StoreOpcode);</pre></td></tr><tr><td class='line-number'><a name='L1018' href='#L1018'><pre>1018</pre></a></td><td class='covered-line'><pre>1.85k</pre></td><td class='code'><pre>  addFrameReference(BuildMI(MBB, MBBI, DL, get(LoadOpcode), DestReg),</pre></td></tr><tr><td class='line-number'><a name='L1019' href='#L1019'><pre>1019</pre></a></td><td class='covered-line'><pre>1.85k</pre></td><td class='code'><pre>                    FrameIdx);</pre></td></tr><tr><td class='line-number'><a name='L1020' href='#L1020'><pre>1020</pre></a></td><td class='covered-line'><pre>1.85k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1021' href='#L1021'><pre>1021</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1022' href='#L1022'><pre>1022</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Return true if MI is a simple load or store with a 12-bit displacement</pre></td></tr><tr><td class='line-number'><a name='L1023' href='#L1023'><pre>1023</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// and no index.  Flag is SimpleBDXLoad for loads and SimpleBDXStore for stores.</pre></td></tr><tr><td class='line-number'><a name='L1024' href='#L1024'><pre>1024</pre></a></td><td class='covered-line'><pre>384</pre></td><td class='code'><pre>static bool isSimpleBD12Move(const MachineInstr *MI, unsigned Flag) {</pre></td></tr><tr><td class='line-number'><a name='L1025' href='#L1025'><pre>1025</pre></a></td><td class='covered-line'><pre>384</pre></td><td class='code'><pre>  const MCInstrDesc &amp;MCID = MI-&gt;getDesc();</pre></td></tr><tr><td class='line-number'><a name='L1026' href='#L1026'><pre>1026</pre></a></td><td class='covered-line'><pre>384</pre></td><td class='code'><pre>  return ((MCID.TSFlags &amp; Flag) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1026' href='#L1026'><span>1026:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>197</span>, <span class='None'>False</span>: <span class='covered-line'>187</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1027' href='#L1027'><pre>1027</pre></a></td><td class='covered-line'><pre>384</pre></td><td class='code'><pre>          <div class='tooltip'>isUInt&lt;12&gt;(MI-&gt;getOperand(2).getImm())<span class='tooltip-content'>197</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1027' href='#L1027'><span>1027:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>197</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1028' href='#L1028'><pre>1028</pre></a></td><td class='covered-line'><pre>384</pre></td><td class='code'><pre>          <div class='tooltip'>MI-&gt;getOperand(3).getReg() == 0<span class='tooltip-content'>197</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1028' href='#L1028'><span>1028:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>197</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1026'><span>1026:11</span></a></span>) to (<span class='line-number'><a href='#L1026'><span>1028:42</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1026:11)
     Condition C2 --> (1027:11)
     Condition C3 --> (1028:11)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L1029' href='#L1029'><pre>1029</pre></a></td><td class='covered-line'><pre>384</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1030' href='#L1030'><pre>1030</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1031' href='#L1031'><pre>1031</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace {</pre></td></tr><tr><td class='line-number'><a name='L1032' href='#L1032'><pre>1032</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1033' href='#L1033'><pre>1033</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>struct LogicOp {</pre></td></tr><tr><td class='line-number'><a name='L1034' href='#L1034'><pre>1034</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  LogicOp() = default;</pre></td></tr><tr><td class='line-number'><a name='L1035' href='#L1035'><pre>1035</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  LogicOp(unsigned regSize, unsigned immLSB, unsigned immSize)</pre></td></tr><tr><td class='line-number'><a name='L1036' href='#L1036'><pre>1036</pre></a></td><td class='covered-line'><pre>339</pre></td><td class='code'><pre>    : RegSize(regSize), ImmLSB(immLSB), ImmSize(immSize) {}</pre></td></tr><tr><td class='line-number'><a name='L1037' href='#L1037'><pre>1037</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1038' href='#L1038'><pre>1038</pre></a></td><td class='covered-line'><pre>350</pre></td><td class='code'><pre>  explicit operator bool() const { return RegSize; }</pre></td></tr><tr><td class='line-number'><a name='L1039' href='#L1039'><pre>1039</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1040' href='#L1040'><pre>1040</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned RegSize = 0;</pre></td></tr><tr><td class='line-number'><a name='L1041' href='#L1041'><pre>1041</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned ImmLSB = 0;</pre></td></tr><tr><td class='line-number'><a name='L1042' href='#L1042'><pre>1042</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned ImmSize = 0;</pre></td></tr><tr><td class='line-number'><a name='L1043' href='#L1043'><pre>1043</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L1044' href='#L1044'><pre>1044</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1045' href='#L1045'><pre>1045</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end anonymous namespace</pre></td></tr><tr><td class='line-number'><a name='L1046' href='#L1046'><pre>1046</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1047' href='#L1047'><pre>1047</pre></a></td><td class='covered-line'><pre>350</pre></td><td class='code'><pre>static LogicOp interpretAndImmediate(unsigned Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L1048' href='#L1048'><pre>1048</pre></a></td><td class='covered-line'><pre>350</pre></td><td class='code'><pre>  switch (Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L1049' href='#L1049'><pre>1049</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  case SystemZ::NILMux: return LogicOp(32,  0, 16);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1049' href='#L1049'><span>1049:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>346</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1050' href='#L1050'><pre>1050</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  case SystemZ::NIHMux: return LogicOp(32, 16, 16);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1050' href='#L1050'><span>1050:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>349</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1051' href='#L1051'><pre>1051</pre></a></td><td class='covered-line'><pre>300</pre></td><td class='code'><pre>  case SystemZ::NILL64: return LogicOp(64,  0, 16);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1051' href='#L1051'><span>1051:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>300</span>, <span class='None'>False</span>: <span class='covered-line'>50</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1052' href='#L1052'><pre>1052</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case SystemZ::NILH64: return LogicOp(64, 16, 16);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1052' href='#L1052'><span>1052:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>348</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1053' href='#L1053'><pre>1053</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case SystemZ::NIHL64: return LogicOp(64, 32, 16);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1053' href='#L1053'><span>1053:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>348</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1054' href='#L1054'><pre>1054</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case SystemZ::NIHH64: return LogicOp(64, 48, 16);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1054' href='#L1054'><span>1054:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>348</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1055' href='#L1055'><pre>1055</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>  case SystemZ::NIFMux: return LogicOp(32,  0, 32);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1055' href='#L1055'><span>1055:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='None'>False</span>: <span class='covered-line'>328</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1056' href='#L1056'><pre>1056</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case SystemZ::NILF64: return LogicOp(64,  0, 32);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1056' href='#L1056'><span>1056:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>348</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1057' href='#L1057'><pre>1057</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  case SystemZ::NIHF64: return LogicOp(64, 32, 32);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1057' href='#L1057'><span>1057:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>346</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1058' href='#L1058'><pre>1058</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  default:              return LogicOp();</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1058' href='#L1058'><span>1058:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>339</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1059' href='#L1059'><pre>1059</pre></a></td><td class='covered-line'><pre>350</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1060' href='#L1060'><pre>1060</pre></a></td><td class='covered-line'><pre>350</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1061' href='#L1061'><pre>1061</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1062' href='#L1062'><pre>1062</pre></a></td><td class='covered-line'><pre>728</pre></td><td class='code'><pre>static void transferDeadCC(MachineInstr *OldMI, MachineInstr *NewMI) {</pre></td></tr><tr><td class='line-number'><a name='L1063' href='#L1063'><pre>1063</pre></a></td><td class='covered-line'><pre>728</pre></td><td class='code'><pre>  if (OldMI-&gt;registerDefIsDead(SystemZ::CC, /*TRI=*/nullptr)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1063' href='#L1063'><span>1063:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>420</span>, <span class='None'>False</span>: <span class='covered-line'>308</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1064' href='#L1064'><pre>1064</pre></a></td><td class='covered-line'><pre>420</pre></td><td class='code'><pre>    MachineOperand *CCDef =</pre></td></tr><tr><td class='line-number'><a name='L1065' href='#L1065'><pre>1065</pre></a></td><td class='covered-line'><pre>420</pre></td><td class='code'><pre>        NewMI-&gt;findRegisterDefOperand(SystemZ::CC, /*TRI=*/nullptr);</pre></td></tr><tr><td class='line-number'><a name='L1066' href='#L1066'><pre>1066</pre></a></td><td class='covered-line'><pre>420</pre></td><td class='code'><pre>    if (CCDef != nullptr)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1066' href='#L1066'><span>1066:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>396</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1067' href='#L1067'><pre>1067</pre></a></td><td class='covered-line'><pre>396</pre></td><td class='code'><pre>      CCDef-&gt;setIsDead(true);</pre></td></tr><tr><td class='line-number'><a name='L1068' href='#L1068'><pre>1068</pre></a></td><td class='covered-line'><pre>420</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1069' href='#L1069'><pre>1069</pre></a></td><td class='covered-line'><pre>728</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1070' href='#L1070'><pre>1070</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1071' href='#L1071'><pre>1071</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void transferMIFlag(MachineInstr *OldMI, MachineInstr *NewMI,</pre></td></tr><tr><td class='line-number'><a name='L1072' href='#L1072'><pre>1072</pre></a></td><td class='covered-line'><pre>761</pre></td><td class='code'><pre>                           MachineInstr::MIFlag Flag) {</pre></td></tr><tr><td class='line-number'><a name='L1073' href='#L1073'><pre>1073</pre></a></td><td class='covered-line'><pre>761</pre></td><td class='code'><pre>  if (OldMI-&gt;getFlag(Flag))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1073' href='#L1073'><span>1073:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>144</span>, <span class='None'>False</span>: <span class='covered-line'>617</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1074' href='#L1074'><pre>1074</pre></a></td><td class='covered-line'><pre>144</pre></td><td class='code'><pre>    NewMI-&gt;setFlag(Flag);</pre></td></tr><tr><td class='line-number'><a name='L1075' href='#L1075'><pre>1075</pre></a></td><td class='covered-line'><pre>761</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1076' href='#L1076'><pre>1076</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1077' href='#L1077'><pre>1077</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MachineInstr *</pre></td></tr><tr><td class='line-number'><a name='L1078' href='#L1078'><pre>1078</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>SystemZInstrInfo::convertToThreeAddress(MachineInstr &amp;MI, LiveVariables *LV,</pre></td></tr><tr><td class='line-number'><a name='L1079' href='#L1079'><pre>1079</pre></a></td><td class='covered-line'><pre>350</pre></td><td class='code'><pre>                                        LiveIntervals *LIS) const {</pre></td></tr><tr><td class='line-number'><a name='L1080' href='#L1080'><pre>1080</pre></a></td><td class='covered-line'><pre>350</pre></td><td class='code'><pre>  MachineBasicBlock *MBB = MI.getParent();</pre></td></tr><tr><td class='line-number'><a name='L1081' href='#L1081'><pre>1081</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1082' href='#L1082'><pre>1082</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Try to convert an AND into an RISBG-type instruction.</pre></td></tr><tr><td class='line-number'><a name='L1083' href='#L1083'><pre>1083</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: It might be beneficial to select RISBG and shorten to AND instead.</pre></td></tr><tr><td class='line-number'><a name='L1084' href='#L1084'><pre>1084</pre></a></td><td class='covered-line'><pre>350</pre></td><td class='code'><pre>  if (LogicOp And = interpretAndImmediate(MI.getOpcode())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1084' href='#L1084'><span>1084:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>339</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1085' href='#L1085'><pre>1085</pre></a></td><td class='covered-line'><pre>339</pre></td><td class='code'><pre>    uint64_t Imm = MI.getOperand(2).getImm() &lt;&lt; And.ImmLSB;</pre></td></tr><tr><td class='line-number'><a name='L1086' href='#L1086'><pre>1086</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // AND IMMEDIATE leaves the other bits of the register unchanged.</pre></td></tr><tr><td class='line-number'><a name='L1087' href='#L1087'><pre>1087</pre></a></td><td class='covered-line'><pre>339</pre></td><td class='code'><pre>    Imm |= allOnes(And.RegSize) &amp; ~(allOnes(And.ImmSize) &lt;&lt; And.ImmLSB);</pre></td></tr><tr><td class='line-number'><a name='L1088' href='#L1088'><pre>1088</pre></a></td><td class='covered-line'><pre>339</pre></td><td class='code'><pre>    unsigned Start, End;</pre></td></tr><tr><td class='line-number'><a name='L1089' href='#L1089'><pre>1089</pre></a></td><td class='covered-line'><pre>339</pre></td><td class='code'><pre>    if (isRxSBGMask(Imm, And.RegSize, Start, End)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1089' href='#L1089'><span>1089:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>324</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1090' href='#L1090'><pre>1090</pre></a></td><td class='covered-line'><pre>324</pre></td><td class='code'><pre>      unsigned NewOpcode;</pre></td></tr><tr><td class='line-number'><a name='L1091' href='#L1091'><pre>1091</pre></a></td><td class='covered-line'><pre>324</pre></td><td class='code'><pre>      if (And.RegSize == 64) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1091' href='#L1091'><span>1091:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>300</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1092' href='#L1092'><pre>1092</pre></a></td><td class='covered-line'><pre>300</pre></td><td class='code'><pre>        NewOpcode = SystemZ::RISBG;</pre></td></tr><tr><td class='line-number'><a name='L1093' href='#L1093'><pre>1093</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Prefer RISBGN if available, since it does not clobber CC.</pre></td></tr><tr><td class='line-number'><a name='L1094' href='#L1094'><pre>1094</pre></a></td><td class='covered-line'><pre>300</pre></td><td class='code'><pre>        if (STI.hasMiscellaneousExtensions())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1094' href='#L1094'><span>1094:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>300</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1095' href='#L1095'><pre>1095</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>          <span class='red'>NewOpcode = SystemZ::RISBGN</span>;</pre></td></tr><tr><td class='line-number'><a name='L1096' href='#L1096'><pre>1096</pre></a></td><td class='covered-line'><pre>300</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L1097' href='#L1097'><pre>1097</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>        NewOpcode = SystemZ::RISBMux;</pre></td></tr><tr><td class='line-number'><a name='L1098' href='#L1098'><pre>1098</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>        Start &amp;= 31;</pre></td></tr><tr><td class='line-number'><a name='L1099' href='#L1099'><pre>1099</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>        End &amp;= 31;</pre></td></tr><tr><td class='line-number'><a name='L1100' href='#L1100'><pre>1100</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1101' href='#L1101'><pre>1101</pre></a></td><td class='covered-line'><pre>324</pre></td><td class='code'><pre>      MachineOperand &amp;Dest = MI.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L1102' href='#L1102'><pre>1102</pre></a></td><td class='covered-line'><pre>324</pre></td><td class='code'><pre>      MachineOperand &amp;Src = MI.getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L1103' href='#L1103'><pre>1103</pre></a></td><td class='covered-line'><pre>324</pre></td><td class='code'><pre>      MachineInstrBuilder MIB =</pre></td></tr><tr><td class='line-number'><a name='L1104' href='#L1104'><pre>1104</pre></a></td><td class='covered-line'><pre>324</pre></td><td class='code'><pre>          BuildMI(*MBB, MI, MI.getDebugLoc(), get(NewOpcode))</pre></td></tr><tr><td class='line-number'><a name='L1105' href='#L1105'><pre>1105</pre></a></td><td class='covered-line'><pre>324</pre></td><td class='code'><pre>              .add(Dest)</pre></td></tr><tr><td class='line-number'><a name='L1106' href='#L1106'><pre>1106</pre></a></td><td class='covered-line'><pre>324</pre></td><td class='code'><pre>              .addReg(0)</pre></td></tr><tr><td class='line-number'><a name='L1107' href='#L1107'><pre>1107</pre></a></td><td class='covered-line'><pre>324</pre></td><td class='code'><pre>              .addReg(Src.getReg(), getKillRegState(Src.isKill()),</pre></td></tr><tr><td class='line-number'><a name='L1108' href='#L1108'><pre>1108</pre></a></td><td class='covered-line'><pre>324</pre></td><td class='code'><pre>                      Src.getSubReg())</pre></td></tr><tr><td class='line-number'><a name='L1109' href='#L1109'><pre>1109</pre></a></td><td class='covered-line'><pre>324</pre></td><td class='code'><pre>              .addImm(Start)</pre></td></tr><tr><td class='line-number'><a name='L1110' href='#L1110'><pre>1110</pre></a></td><td class='covered-line'><pre>324</pre></td><td class='code'><pre>              .addImm(End + 128)</pre></td></tr><tr><td class='line-number'><a name='L1111' href='#L1111'><pre>1111</pre></a></td><td class='covered-line'><pre>324</pre></td><td class='code'><pre>              .addImm(0);</pre></td></tr><tr><td class='line-number'><a name='L1112' href='#L1112'><pre>1112</pre></a></td><td class='covered-line'><pre>324</pre></td><td class='code'><pre>      if (LV) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1112' href='#L1112'><span>1112:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>324</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1113' href='#L1113'><pre>1113</pre></a></td><td class='covered-line'><pre>324</pre></td><td class='code'><pre>        unsigned NumOps = MI.getNumOperands();</pre></td></tr><tr><td class='line-number'><a name='L1114' href='#L1114'><pre>1114</pre></a></td><td class='covered-line'><pre>1.29k</pre></td><td class='code'><pre>        for (unsigned I = 1; I &lt; NumOps; <div class='tooltip'>++I<span class='tooltip-content'>972</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1114' href='#L1114'><span>1114:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>972</span>, <span class='None'>False</span>: <span class='covered-line'>324</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1115' href='#L1115'><pre>1115</pre></a></td><td class='covered-line'><pre>972</pre></td><td class='code'><pre>          MachineOperand &amp;Op = MI.getOperand(I);</pre></td></tr><tr><td class='line-number'><a name='L1116' href='#L1116'><pre>1116</pre></a></td><td class='covered-line'><pre>972</pre></td><td class='code'><pre>          if (Op.isReg() &amp;&amp; <div class='tooltip'>Op.isKill()<span class='tooltip-content'>648</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1116' href='#L1116'><span>1116:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>648</span>, <span class='None'>False</span>: <span class='covered-line'>324</span>]
  Branch (<span class='line-number'><a name='L1116' href='#L1116'><span>1116:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>638</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1116'><span>1116:15</span></a></span>) to (<span class='line-number'><a href='#L1116'><span>1116:40</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1116:15)
     Condition C2 --> (1116:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1117' href='#L1117'><pre>1117</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>            LV-&gt;replaceKillInstruction(Op.getReg(), MI, *MIB);</pre></td></tr><tr><td class='line-number'><a name='L1118' href='#L1118'><pre>1118</pre></a></td><td class='covered-line'><pre>972</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1119' href='#L1119'><pre>1119</pre></a></td><td class='covered-line'><pre>324</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1120' href='#L1120'><pre>1120</pre></a></td><td class='covered-line'><pre>324</pre></td><td class='code'><pre>      if (LIS)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1120' href='#L1120'><span>1120:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>324</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1121' href='#L1121'><pre>1121</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>LIS-&gt;ReplaceMachineInstrInMaps(MI, *MIB)</span>;</pre></td></tr><tr><td class='line-number'><a name='L1122' href='#L1122'><pre>1122</pre></a></td><td class='covered-line'><pre>324</pre></td><td class='code'><pre>      transferDeadCC(&amp;MI, MIB);</pre></td></tr><tr><td class='line-number'><a name='L1123' href='#L1123'><pre>1123</pre></a></td><td class='covered-line'><pre>324</pre></td><td class='code'><pre>      return MIB;</pre></td></tr><tr><td class='line-number'><a name='L1124' href='#L1124'><pre>1124</pre></a></td><td class='covered-line'><pre>324</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1125' href='#L1125'><pre>1125</pre></a></td><td class='covered-line'><pre>339</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1126' href='#L1126'><pre>1126</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>  return nullptr;</pre></td></tr><tr><td class='line-number'><a name='L1127' href='#L1127'><pre>1127</pre></a></td><td class='covered-line'><pre>350</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1128' href='#L1128'><pre>1128</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1129' href='#L1129'><pre>1129</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SystemZInstrInfo::isAssociativeAndCommutative(const MachineInstr &amp;Inst,</pre></td></tr><tr><td class='line-number'><a name='L1130' href='#L1130'><pre>1130</pre></a></td><td class='covered-line'><pre>184k</pre></td><td class='code'><pre>                                                   bool Invert) const {</pre></td></tr><tr><td class='line-number'><a name='L1131' href='#L1131'><pre>1131</pre></a></td><td class='covered-line'><pre>184k</pre></td><td class='code'><pre>  unsigned Opc = Inst.getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L1132' href='#L1132'><pre>1132</pre></a></td><td class='covered-line'><pre>184k</pre></td><td class='code'><pre>  if (Invert) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1132' href='#L1132'><span>1132:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>91.8k</span>, <span class='None'>False</span>: <span class='covered-line'>92.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1133' href='#L1133'><pre>1133</pre></a></td><td class='covered-line'><pre>91.8k</pre></td><td class='code'><pre>    auto InverseOpcode = getInverseOpcode(Opc);</pre></td></tr><tr><td class='line-number'><a name='L1134' href='#L1134'><pre>1134</pre></a></td><td class='covered-line'><pre>91.8k</pre></td><td class='code'><pre>    if (!InverseOpcode)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1134' href='#L1134'><span>1134:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>91.5k</span>, <span class='None'>False</span>: <span class='covered-line'>330</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1135' href='#L1135'><pre>1135</pre></a></td><td class='covered-line'><pre>91.5k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L1136' href='#L1136'><pre>1136</pre></a></td><td class='covered-line'><pre>330</pre></td><td class='code'><pre>    Opc = *InverseOpcode;</pre></td></tr><tr><td class='line-number'><a name='L1137' href='#L1137'><pre>1137</pre></a></td><td class='covered-line'><pre>330</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1138' href='#L1138'><pre>1138</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1139' href='#L1139'><pre>1139</pre></a></td><td class='covered-line'><pre>92.6k</pre></td><td class='code'><pre>  switch (Opc) {</pre></td></tr><tr><td class='line-number'><a name='L1140' href='#L1140'><pre>1140</pre></a></td><td class='covered-line'><pre>91.8k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1140' href='#L1140'><span>1140:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>91.8k</span>, <span class='None'>False</span>: <span class='covered-line'>713</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1141' href='#L1141'><pre>1141</pre></a></td><td class='covered-line'><pre>91.8k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L1142' href='#L1142'><pre>1142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Adds and multiplications.</pre></td></tr><tr><td class='line-number'><a name='L1143' href='#L1143'><pre>1143</pre></a></td><td class='covered-line'><pre>91.8k</pre></td><td class='code'><pre>  case SystemZ::WFADB:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1143' href='#L1143'><span>1143:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>217</span>, <span class='None'>False</span>: <span class='covered-line'>92.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1144' href='#L1144'><pre>1144</pre></a></td><td class='covered-line'><pre>316</pre></td><td class='code'><pre>  case SystemZ::WFASB:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1144' href='#L1144'><span>1144:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>99</span>, <span class='None'>False</span>: <span class='covered-line'>92.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1145' href='#L1145'><pre>1145</pre></a></td><td class='covered-line'><pre>375</pre></td><td class='code'><pre>  case SystemZ::WFAXB:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1145' href='#L1145'><span>1145:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>59</span>, <span class='None'>False</span>: <span class='covered-line'>92.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1146' href='#L1146'><pre>1146</pre></a></td><td class='covered-line'><pre>438</pre></td><td class='code'><pre>  case SystemZ::VFADB:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1146' href='#L1146'><span>1146:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>63</span>, <span class='None'>False</span>: <span class='covered-line'>92.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1147' href='#L1147'><pre>1147</pre></a></td><td class='covered-line'><pre>487</pre></td><td class='code'><pre>  case SystemZ::VFASB:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1147' href='#L1147'><span>1147:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>49</span>, <span class='None'>False</span>: <span class='covered-line'>92.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1148' href='#L1148'><pre>1148</pre></a></td><td class='covered-line'><pre>546</pre></td><td class='code'><pre>  case SystemZ::WFMDB:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1148' href='#L1148'><span>1148:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>59</span>, <span class='None'>False</span>: <span class='covered-line'>92.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1149' href='#L1149'><pre>1149</pre></a></td><td class='covered-line'><pre>604</pre></td><td class='code'><pre>  case SystemZ::WFMSB:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1149' href='#L1149'><span>1149:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>58</span>, <span class='None'>False</span>: <span class='covered-line'>92.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1150' href='#L1150'><pre>1150</pre></a></td><td class='covered-line'><pre>639</pre></td><td class='code'><pre>  case SystemZ::WFMXB:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1150' href='#L1150'><span>1150:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>35</span>, <span class='None'>False</span>: <span class='covered-line'>92.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1151' href='#L1151'><pre>1151</pre></a></td><td class='covered-line'><pre>680</pre></td><td class='code'><pre>  case SystemZ::VFMDB:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1151' href='#L1151'><span>1151:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>41</span>, <span class='None'>False</span>: <span class='covered-line'>92.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1152' href='#L1152'><pre>1152</pre></a></td><td class='covered-line'><pre>713</pre></td><td class='code'><pre>  case SystemZ::VFMSB:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1152' href='#L1152'><span>1152:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33</span>, <span class='None'>False</span>: <span class='covered-line'>92.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1153' href='#L1153'><pre>1153</pre></a></td><td class='covered-line'><pre>713</pre></td><td class='code'><pre>    return (Inst.getFlag(MachineInstr::MIFlag::FmReassoc) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1153' href='#L1153'><span>1153:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>381</span>, <span class='None'>False</span>: <span class='covered-line'>332</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1154' href='#L1154'><pre>1154</pre></a></td><td class='covered-line'><pre>713</pre></td><td class='code'><pre>            <div class='tooltip'>Inst.getFlag(MachineInstr::MIFlag::FmNsz)<span class='tooltip-content'>381</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1154' href='#L1154'><span>1154:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>381</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1153'><span>1153:13</span></a></span>) to (<span class='line-number'><a href='#L1153'><span>1154:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1153:13)
     Condition C2 --> (1154:13)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1155' href='#L1155'><pre>1155</pre></a></td><td class='covered-line'><pre>92.6k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1156' href='#L1156'><pre>1156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1157' href='#L1157'><pre>1157</pre></a></td><td class='covered-line'><pre>91.8k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L1158' href='#L1158'><pre>1158</pre></a></td><td class='covered-line'><pre>92.6k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1159' href='#L1159'><pre>1159</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1160' href='#L1160'><pre>1160</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>std::optional&lt;unsigned&gt;</pre></td></tr><tr><td class='line-number'><a name='L1161' href='#L1161'><pre>1161</pre></a></td><td class='covered-line'><pre>91.9k</pre></td><td class='code'><pre>SystemZInstrInfo::getInverseOpcode(unsigned Opcode) const {</pre></td></tr><tr><td class='line-number'><a name='L1162' href='#L1162'><pre>1162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // fadd =&gt; fsub</pre></td></tr><tr><td class='line-number'><a name='L1163' href='#L1163'><pre>1163</pre></a></td><td class='covered-line'><pre>91.9k</pre></td><td class='code'><pre>  switch (Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L1164' href='#L1164'><pre>1164</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>  case SystemZ::WFADB:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1164' href='#L1164'><span>1164:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>39</span>, <span class='None'>False</span>: <span class='covered-line'>91.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1165' href='#L1165'><pre>1165</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>    return SystemZ::WFSDB;</pre></td></tr><tr><td class='line-number'><a name='L1166' href='#L1166'><pre>1166</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>  case SystemZ::WFASB:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1166' href='#L1166'><span>1166:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33</span>, <span class='None'>False</span>: <span class='covered-line'>91.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1167' href='#L1167'><pre>1167</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>    return SystemZ::WFSSB;</pre></td></tr><tr><td class='line-number'><a name='L1168' href='#L1168'><pre>1168</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  case SystemZ::WFAXB:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1168' href='#L1168'><span>1168:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>91.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1169' href='#L1169'><pre>1169</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    return SystemZ::WFSXB;</pre></td></tr><tr><td class='line-number'><a name='L1170' href='#L1170'><pre>1170</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  case SystemZ::VFADB:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1170' href='#L1170'><span>1170:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>91.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1171' href='#L1171'><pre>1171</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    return SystemZ::VFSDB;</pre></td></tr><tr><td class='line-number'><a name='L1172' href='#L1172'><pre>1172</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  case SystemZ::VFASB:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1172' href='#L1172'><span>1172:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>91.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1173' href='#L1173'><pre>1173</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    return SystemZ::VFSSB;</pre></td></tr><tr><td class='line-number'><a name='L1174' href='#L1174'><pre>1174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // fsub =&gt; fadd</pre></td></tr><tr><td class='line-number'><a name='L1175' href='#L1175'><pre>1175</pre></a></td><td class='covered-line'><pre>167</pre></td><td class='code'><pre>  case SystemZ::WFSDB:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1175' href='#L1175'><span>1175:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>167</span>, <span class='None'>False</span>: <span class='covered-line'>91.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1176' href='#L1176'><pre>1176</pre></a></td><td class='covered-line'><pre>167</pre></td><td class='code'><pre>    return SystemZ::WFADB;</pre></td></tr><tr><td class='line-number'><a name='L1177' href='#L1177'><pre>1177</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>  case SystemZ::WFSSB:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1177' href='#L1177'><span>1177:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>55</span>, <span class='None'>False</span>: <span class='covered-line'>91.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1178' href='#L1178'><pre>1178</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>    return SystemZ::WFASB;</pre></td></tr><tr><td class='line-number'><a name='L1179' href='#L1179'><pre>1179</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>  case SystemZ::WFSXB:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1179' href='#L1179'><span>1179:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29</span>, <span class='None'>False</span>: <span class='covered-line'>91.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1180' href='#L1180'><pre>1180</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>    return SystemZ::WFAXB;</pre></td></tr><tr><td class='line-number'><a name='L1181' href='#L1181'><pre>1181</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>  case SystemZ::VFSDB:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1181' href='#L1181'><span>1181:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31</span>, <span class='None'>False</span>: <span class='covered-line'>91.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1182' href='#L1182'><pre>1182</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>    return SystemZ::VFADB;</pre></td></tr><tr><td class='line-number'><a name='L1183' href='#L1183'><pre>1183</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  case SystemZ::VFSSB:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1183' href='#L1183'><span>1183:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>91.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1184' href='#L1184'><pre>1184</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    return SystemZ::VFASB;</pre></td></tr><tr><td class='line-number'><a name='L1185' href='#L1185'><pre>1185</pre></a></td><td class='covered-line'><pre>91.5k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1185' href='#L1185'><span>1185:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>91.5k</span>, <span class='None'>False</span>: <span class='covered-line'>417</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1186' href='#L1186'><pre>1186</pre></a></td><td class='covered-line'><pre>91.5k</pre></td><td class='code'><pre>    return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L1187' href='#L1187'><pre>1187</pre></a></td><td class='covered-line'><pre>91.9k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1188' href='#L1188'><pre>1188</pre></a></td><td class='covered-line'><pre>91.9k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1189' href='#L1189'><pre>1189</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1190' href='#L1190'><pre>1190</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MachineInstr *SystemZInstrInfo::foldMemoryOperandImpl(</pre></td></tr><tr><td class='line-number'><a name='L1191' href='#L1191'><pre>1191</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineFunction &amp;MF, MachineInstr &amp;MI, ArrayRef&lt;unsigned&gt; Ops,</pre></td></tr><tr><td class='line-number'><a name='L1192' href='#L1192'><pre>1192</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineBasicBlock::iterator InsertPt, int FrameIndex,</pre></td></tr><tr><td class='line-number'><a name='L1193' href='#L1193'><pre>1193</pre></a></td><td class='covered-line'><pre>1.46k</pre></td><td class='code'><pre>    LiveIntervals *LIS, VirtRegMap *VRM) const {</pre></td></tr><tr><td class='line-number'><a name='L1194' href='#L1194'><pre>1194</pre></a></td><td class='covered-line'><pre>1.46k</pre></td><td class='code'><pre>  const TargetRegisterInfo *TRI = MF.getSubtarget().getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L1195' href='#L1195'><pre>1195</pre></a></td><td class='covered-line'><pre>1.46k</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L1196' href='#L1196'><pre>1196</pre></a></td><td class='covered-line'><pre>1.46k</pre></td><td class='code'><pre>  const MachineFrameInfo &amp;MFI = MF.getFrameInfo();</pre></td></tr><tr><td class='line-number'><a name='L1197' href='#L1197'><pre>1197</pre></a></td><td class='covered-line'><pre>1.46k</pre></td><td class='code'><pre>  unsigned Size = MFI.getObjectSize(FrameIndex);</pre></td></tr><tr><td class='line-number'><a name='L1198' href='#L1198'><pre>1198</pre></a></td><td class='covered-line'><pre>1.46k</pre></td><td class='code'><pre>  unsigned Opcode = MI.getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L1199' href='#L1199'><pre>1199</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1200' href='#L1200'><pre>1200</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check CC liveness if new instruction introduces a dead def of CC.</pre></td></tr><tr><td class='line-number'><a name='L1201' href='#L1201'><pre>1201</pre></a></td><td class='covered-line'><pre>1.46k</pre></td><td class='code'><pre>  SlotIndex MISlot = SlotIndex();</pre></td></tr><tr><td class='line-number'><a name='L1202' href='#L1202'><pre>1202</pre></a></td><td class='covered-line'><pre>1.46k</pre></td><td class='code'><pre>  LiveRange *CCLiveRange = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L1203' href='#L1203'><pre>1203</pre></a></td><td class='covered-line'><pre>1.46k</pre></td><td class='code'><pre>  bool CCLiveAtMI = true;</pre></td></tr><tr><td class='line-number'><a name='L1204' href='#L1204'><pre>1204</pre></a></td><td class='covered-line'><pre>1.46k</pre></td><td class='code'><pre>  if (LIS) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1204' href='#L1204'><span>1204:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.46k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1205' href='#L1205'><pre>1205</pre></a></td><td class='covered-line'><pre>1.46k</pre></td><td class='code'><pre>    MISlot = LIS-&gt;getSlotIndexes()-&gt;getInstructionIndex(MI).getRegSlot();</pre></td></tr><tr><td class='line-number'><a name='L1206' href='#L1206'><pre>1206</pre></a></td><td class='covered-line'><pre>1.46k</pre></td><td class='code'><pre>    auto CCUnits = TRI-&gt;regunits(MCRegister::from(SystemZ::CC));</pre></td></tr><tr><td class='line-number'><a name='L1207' href='#L1207'><pre>1207</pre></a></td><td class='covered-line'><pre>1.46k</pre></td><td class='code'><pre>    assert(range_size(CCUnits) == 1 &amp;&amp; &quot;CC only has one reg unit.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1208' href='#L1208'><pre>1208</pre></a></td><td class='covered-line'><pre>1.46k</pre></td><td class='code'><pre>    CCLiveRange = &amp;LIS-&gt;getRegUnit(*CCUnits.begin());</pre></td></tr><tr><td class='line-number'><a name='L1209' href='#L1209'><pre>1209</pre></a></td><td class='covered-line'><pre>1.46k</pre></td><td class='code'><pre>    CCLiveAtMI = CCLiveRange-&gt;liveAt(MISlot);</pre></td></tr><tr><td class='line-number'><a name='L1210' href='#L1210'><pre>1210</pre></a></td><td class='covered-line'><pre>1.46k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1211' href='#L1211'><pre>1211</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1212' href='#L1212'><pre>1212</pre></a></td><td class='covered-line'><pre>1.46k</pre></td><td class='code'><pre>  if (Ops.size() == 2 &amp;&amp; <div class='tooltip'>Ops[0] == 0<span class='tooltip-content'>3</span></div> &amp;&amp; <div class='tooltip'>Ops[1] == 1<span class='tooltip-content'>3</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1212' href='#L1212'><span>1212:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>1.46k</span>]
  Branch (<span class='line-number'><a name='L1212' href='#L1212'><span>1212:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1212' href='#L1212'><span>1212:41</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1212'><span>1212:7</span></a></span>) to (<span class='line-number'><a href='#L1212'><span>1212:52</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1212:7)
     Condition C2 --> (1212:26)
     Condition C3 --> (1212:41)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L1213' href='#L1213'><pre>1213</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    if (!CCLiveAtMI &amp;&amp; (Opcode == SystemZ::LA || <div class='tooltip'><span class='red'>Opcode == SystemZ::LAY</span><span class='tooltip-content'>0</span></div>) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1213' href='#L1213'><span>1213:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1213' href='#L1213'><span>1213:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1213' href='#L1213'><span>1213:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1213' href='#L1213'><span>1213:50</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1214' href='#L1214'><pre>1214</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        isInt&lt;8&gt;(MI.getOperand(2).getImm()) &amp;&amp; !MI.getOperand(3).getReg()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1214' href='#L1214'><span>1214:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1214' href='#L1214'><span>1214:48</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1213'><span>1213:9</span></a></span>) to (<span class='line-number'><a href='#L1213'><span>1214:74</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (1213:9)
     Condition C2 --> (1213:25)
     Condition C3 --> (1213:50)
     Condition C4 --> (1214:9)
     Condition C5 --> (1214:48)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { T,  T,  -,  T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: not covered
  C5-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1215' href='#L1215'><pre>1215</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // LA(Y) %reg, CONST(%reg) -&gt; AGSI %mem, CONST</pre></td></tr><tr><td class='line-number'><a name='L1216' href='#L1216'><pre>1216</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      MachineInstr *BuiltMI = BuildMI(*InsertPt-&gt;getParent(), InsertPt,</pre></td></tr><tr><td class='line-number'><a name='L1217' href='#L1217'><pre>1217</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>                                      MI.getDebugLoc(), get(SystemZ::AGSI))</pre></td></tr><tr><td class='line-number'><a name='L1218' href='#L1218'><pre>1218</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        .addFrameIndex(FrameIndex)</pre></td></tr><tr><td class='line-number'><a name='L1219' href='#L1219'><pre>1219</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        .addImm(0)</pre></td></tr><tr><td class='line-number'><a name='L1220' href='#L1220'><pre>1220</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        .addImm(MI.getOperand(2).getImm());</pre></td></tr><tr><td class='line-number'><a name='L1221' href='#L1221'><pre>1221</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      BuiltMI-&gt;findRegisterDefOperand(SystemZ::CC, /*TRI=*/nullptr)</pre></td></tr><tr><td class='line-number'><a name='L1222' href='#L1222'><pre>1222</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>          -&gt;setIsDead(true);</pre></td></tr><tr><td class='line-number'><a name='L1223' href='#L1223'><pre>1223</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      CCLiveRange-&gt;createDeadDef(MISlot, LIS-&gt;getVNInfoAllocator());</pre></td></tr><tr><td class='line-number'><a name='L1224' href='#L1224'><pre>1224</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      return BuiltMI;</pre></td></tr><tr><td class='line-number'><a name='L1225' href='#L1225'><pre>1225</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1226' href='#L1226'><pre>1226</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return nullptr</span>;</pre></td></tr><tr><td class='line-number'><a name='L1227' href='#L1227'><pre>1227</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1228' href='#L1228'><pre>1228</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1229' href='#L1229'><pre>1229</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // All other cases require a single operand.</pre></td></tr><tr><td class='line-number'><a name='L1230' href='#L1230'><pre>1230</pre></a></td><td class='covered-line'><pre>1.46k</pre></td><td class='code'><pre>  if (Ops.size() != 1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1230' href='#L1230'><span>1230:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.46k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1231' href='#L1231'><pre>1231</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return nullptr</span>;</pre></td></tr><tr><td class='line-number'><a name='L1232' href='#L1232'><pre>1232</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1233' href='#L1233'><pre>1233</pre></a></td><td class='covered-line'><pre>1.46k</pre></td><td class='code'><pre>  unsigned OpNum = Ops[0];</pre></td></tr><tr><td class='line-number'><a name='L1234' href='#L1234'><pre>1234</pre></a></td><td class='covered-line'><pre>1.46k</pre></td><td class='code'><pre>  assert(Size * 8 ==</pre></td></tr><tr><td class='line-number'><a name='L1235' href='#L1235'><pre>1235</pre></a></td><td class='covered-line'><pre>1.46k</pre></td><td class='code'><pre>           TRI-&gt;getRegSizeInBits(*MF.getRegInfo()</pre></td></tr><tr><td class='line-number'><a name='L1236' href='#L1236'><pre>1236</pre></a></td><td class='covered-line'><pre>1.46k</pre></td><td class='code'><pre>                               .getRegClass(MI.getOperand(OpNum).getReg())) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1237' href='#L1237'><pre>1237</pre></a></td><td class='covered-line'><pre>1.46k</pre></td><td class='code'><pre>         &quot;Invalid size combination&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1238' href='#L1238'><pre>1238</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1239' href='#L1239'><pre>1239</pre></a></td><td class='covered-line'><pre>1.46k</pre></td><td class='code'><pre>  if ((Opcode == SystemZ::AHI || <div class='tooltip'>Opcode == SystemZ::AGHI<span class='tooltip-content'>1.44k</span></div>) &amp;&amp; <div class='tooltip'>OpNum == 0<span class='tooltip-content'>35</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1239' href='#L1239'><span>1239:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>1.44k</span>]
  Branch (<span class='line-number'><a name='L1239' href='#L1239'><span>1239:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>1.42k</span>]
  Branch (<span class='line-number'><a name='L1239' href='#L1239'><span>1239:62</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>35</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1240' href='#L1240'><pre>1240</pre></a></td><td class='covered-line'><pre>1.46k</pre></td><td class='code'><pre>      <div class='tooltip'>isInt&lt;8&gt;(MI.getOperand(2).getImm())<span class='tooltip-content'>35</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1240' href='#L1240'><span>1240:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>35</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1239'><span>1239:7</span></a></span>) to (<span class='line-number'><a href='#L1239'><span>1240:42</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (1239:8)
     Condition C2 --> (1239:34)
     Condition C3 --> (1239:62)
     Condition C4 --> (1240:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  -,  -  = F      }
  2 { T,  -,  T,  T  = T      }
  3 { F,  T,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1241' href='#L1241'><pre>1241</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // A(G)HI %reg, CONST -&gt; A(G)SI %mem, CONST</pre></td></tr><tr><td class='line-number'><a name='L1242' href='#L1242'><pre>1242</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>    Opcode = (Opcode == SystemZ::AHI ? <div class='tooltip'>SystemZ::ASI<span class='tooltip-content'>18</span></div> : <div class='tooltip'>SystemZ::AGSI<span class='tooltip-content'>17</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1242' href='#L1242'><span>1242:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1243' href='#L1243'><pre>1243</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>    MachineInstr *BuiltMI =</pre></td></tr><tr><td class='line-number'><a name='L1244' href='#L1244'><pre>1244</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>        BuildMI(*InsertPt-&gt;getParent(), InsertPt, MI.getDebugLoc(), get(Opcode))</pre></td></tr><tr><td class='line-number'><a name='L1245' href='#L1245'><pre>1245</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>            .addFrameIndex(FrameIndex)</pre></td></tr><tr><td class='line-number'><a name='L1246' href='#L1246'><pre>1246</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>            .addImm(0)</pre></td></tr><tr><td class='line-number'><a name='L1247' href='#L1247'><pre>1247</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>            .addImm(MI.getOperand(2).getImm());</pre></td></tr><tr><td class='line-number'><a name='L1248' href='#L1248'><pre>1248</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>    transferDeadCC(&amp;MI, BuiltMI);</pre></td></tr><tr><td class='line-number'><a name='L1249' href='#L1249'><pre>1249</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>    transferMIFlag(&amp;MI, BuiltMI, MachineInstr::NoSWrap);</pre></td></tr><tr><td class='line-number'><a name='L1250' href='#L1250'><pre>1250</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>    return BuiltMI;</pre></td></tr><tr><td class='line-number'><a name='L1251' href='#L1251'><pre>1251</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1252' href='#L1252'><pre>1252</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1253' href='#L1253'><pre>1253</pre></a></td><td class='covered-line'><pre>1.42k</pre></td><td class='code'><pre>  if ((Opcode == SystemZ::ALFI &amp;&amp; <div class='tooltip'>OpNum == 0<span class='tooltip-content'>8</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1253' href='#L1253'><span>1253:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>1.42k</span>]
  Branch (<span class='line-number'><a name='L1253' href='#L1253'><span>1253:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1254' href='#L1254'><pre>1254</pre></a></td><td class='covered-line'><pre>1.42k</pre></td><td class='code'><pre>       <div class='tooltip'>isInt&lt;8&gt;((int32_t)MI.getOperand(2).getImm())<span class='tooltip-content'>8</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1254' href='#L1254'><span>1254:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1255' href='#L1255'><pre>1255</pre></a></td><td class='covered-line'><pre>1.42k</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>1.42k</span></div><div class='tooltip'>Opcode == SystemZ::ALGFI<span class='tooltip-content'>1.42k</span></div> &amp;&amp; <div class='tooltip'>OpNum == 0<span class='tooltip-content'>4</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1255' href='#L1255'><span>1255:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>1.41k</span>]
  Branch (<span class='line-number'><a name='L1255' href='#L1255'><span>1255:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1256' href='#L1256'><pre>1256</pre></a></td><td class='covered-line'><pre>1.42k</pre></td><td class='code'><pre>       <div class='tooltip'>isInt&lt;8&gt;((int64_t)MI.getOperand(2).getImm())<span class='tooltip-content'>4</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1256' href='#L1256'><span>1256:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1253'><span>1253:7</span></a></span>) to (<span class='line-number'><a href='#L1253'><span>1256:53</span></a></span>)

  Number of Conditions: 6
     Condition C1 --> (1253:8)
     Condition C2 --> (1253:35)
     Condition C3 --> (1254:8)
     Condition C4 --> (1255:8)
     Condition C5 --> (1255:36)
     Condition C6 --> (1256:8)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5, C6    Result
  1 { F,  -,  -,  F,  -,  -  = F      }
  2 { T,  T,  T,  -,  -,  -  = T      }
  3 { F,  -,  -,  T,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: covered: (1,3)
  C5-Pair: not covered
  C6-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L1257' href='#L1257'><pre>1257</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // AL(G)FI %reg, CONST -&gt; AL(G)SI %mem, CONST</pre></td></tr><tr><td class='line-number'><a name='L1258' href='#L1258'><pre>1258</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    Opcode = (Opcode == SystemZ::ALFI ? <div class='tooltip'>SystemZ::ALSI<span class='tooltip-content'>8</span></div> : <div class='tooltip'>SystemZ::ALGSI<span class='tooltip-content'>4</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1258' href='#L1258'><span>1258:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1259' href='#L1259'><pre>1259</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    MachineInstr *BuiltMI =</pre></td></tr><tr><td class='line-number'><a name='L1260' href='#L1260'><pre>1260</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        BuildMI(*InsertPt-&gt;getParent(), InsertPt, MI.getDebugLoc(), get(Opcode))</pre></td></tr><tr><td class='line-number'><a name='L1261' href='#L1261'><pre>1261</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>            .addFrameIndex(FrameIndex)</pre></td></tr><tr><td class='line-number'><a name='L1262' href='#L1262'><pre>1262</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>            .addImm(0)</pre></td></tr><tr><td class='line-number'><a name='L1263' href='#L1263'><pre>1263</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>            .addImm((int8_t)MI.getOperand(2).getImm());</pre></td></tr><tr><td class='line-number'><a name='L1264' href='#L1264'><pre>1264</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    transferDeadCC(&amp;MI, BuiltMI);</pre></td></tr><tr><td class='line-number'><a name='L1265' href='#L1265'><pre>1265</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    return BuiltMI;</pre></td></tr><tr><td class='line-number'><a name='L1266' href='#L1266'><pre>1266</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1267' href='#L1267'><pre>1267</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1268' href='#L1268'><pre>1268</pre></a></td><td class='covered-line'><pre>1.41k</pre></td><td class='code'><pre>  if ((Opcode == SystemZ::SLFI &amp;&amp; <div class='tooltip'>OpNum == 0<span class='tooltip-content'>8</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1268' href='#L1268'><span>1268:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>1.40k</span>]
  Branch (<span class='line-number'><a name='L1268' href='#L1268'><span>1268:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1269' href='#L1269'><pre>1269</pre></a></td><td class='covered-line'><pre>1.41k</pre></td><td class='code'><pre>       <div class='tooltip'>isInt&lt;8&gt;((int32_t)-MI.getOperand(2).getImm())<span class='tooltip-content'>8</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1269' href='#L1269'><span>1269:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1270' href='#L1270'><pre>1270</pre></a></td><td class='covered-line'><pre>1.41k</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>1.40k</span></div><div class='tooltip'>Opcode == SystemZ::SLGFI<span class='tooltip-content'>1.40k</span></div> &amp;&amp; <div class='tooltip'>OpNum == 0<span class='tooltip-content'>4</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1270' href='#L1270'><span>1270:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>1.40k</span>]
  Branch (<span class='line-number'><a name='L1270' href='#L1270'><span>1270:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1271' href='#L1271'><pre>1271</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>       <div class='tooltip'>isInt&lt;8&gt;((int64_t)-MI.getOperand(2).getImm())<span class='tooltip-content'>4</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1271' href='#L1271'><span>1271:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1268'><span>1268:7</span></a></span>) to (<span class='line-number'><a href='#L1268'><span>1271:54</span></a></span>)

  Number of Conditions: 6
     Condition C1 --> (1268:8)
     Condition C2 --> (1268:35)
     Condition C3 --> (1269:8)
     Condition C4 --> (1270:8)
     Condition C5 --> (1270:36)
     Condition C6 --> (1271:8)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5, C6    Result
  1 { F,  -,  -,  F,  -,  -  = F      }
  2 { T,  T,  T,  -,  -,  -  = T      }
  3 { F,  -,  -,  T,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: covered: (1,3)
  C5-Pair: not covered
  C6-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L1272' href='#L1272'><pre>1272</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // SL(G)FI %reg, CONST -&gt; AL(G)SI %mem, -CONST</pre></td></tr><tr><td class='line-number'><a name='L1273' href='#L1273'><pre>1273</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    Opcode = (Opcode == SystemZ::SLFI ? <div class='tooltip'>SystemZ::ALSI<span class='tooltip-content'>8</span></div> : <div class='tooltip'>SystemZ::ALGSI<span class='tooltip-content'>4</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1273' href='#L1273'><span>1273:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1274' href='#L1274'><pre>1274</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    MachineInstr *BuiltMI =</pre></td></tr><tr><td class='line-number'><a name='L1275' href='#L1275'><pre>1275</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        BuildMI(*InsertPt-&gt;getParent(), InsertPt, MI.getDebugLoc(), get(Opcode))</pre></td></tr><tr><td class='line-number'><a name='L1276' href='#L1276'><pre>1276</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>            .addFrameIndex(FrameIndex)</pre></td></tr><tr><td class='line-number'><a name='L1277' href='#L1277'><pre>1277</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>            .addImm(0)</pre></td></tr><tr><td class='line-number'><a name='L1278' href='#L1278'><pre>1278</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>            .addImm((int8_t)-MI.getOperand(2).getImm());</pre></td></tr><tr><td class='line-number'><a name='L1279' href='#L1279'><pre>1279</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    transferDeadCC(&amp;MI, BuiltMI);</pre></td></tr><tr><td class='line-number'><a name='L1280' href='#L1280'><pre>1280</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    return BuiltMI;</pre></td></tr><tr><td class='line-number'><a name='L1281' href='#L1281'><pre>1281</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1282' href='#L1282'><pre>1282</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1283' href='#L1283'><pre>1283</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>  unsigned MemImmOpc = 0;</pre></td></tr><tr><td class='line-number'><a name='L1284' href='#L1284'><pre>1284</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>  switch (Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L1285' href='#L1285'><pre>1285</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  case SystemZ::LHIMux:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1285' href='#L1285'><span>1285:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>1.39k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1286' href='#L1286'><pre>1286</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  case SystemZ::LHI:    MemImmOpc = SystemZ::MVHI;  break;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1286' href='#L1286'><span>1286:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>1.40k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1287' href='#L1287'><pre>1287</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  case SystemZ::LGHI:   MemImmOpc = SystemZ::MVGHI; break;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1287' href='#L1287'><span>1287:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>1.39k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1288' href='#L1288'><pre>1288</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  case SystemZ::CHIMux:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1288' href='#L1288'><span>1288:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>1.40k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1289' href='#L1289'><pre>1289</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case SystemZ::CHI:    MemImmOpc = SystemZ::CHSI;  break;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1289' href='#L1289'><span>1289:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>1.40k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1290' href='#L1290'><pre>1290</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case SystemZ::CGHI:   MemImmOpc = SystemZ::CGHSI; break;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1290' href='#L1290'><span>1290:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>1.40k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1291' href='#L1291'><pre>1291</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case SystemZ::CLFIMux:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1291' href='#L1291'><span>1291:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>1.40k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1292' href='#L1292'><pre>1292</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case SystemZ::CLFI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1292' href='#L1292'><span>1292:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.40k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1293' href='#L1293'><pre>1293</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    if (isUInt&lt;16&gt;(MI.getOperand(1).getImm()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1293' href='#L1293'><span>1293:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1294' href='#L1294'><pre>1294</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      MemImmOpc = SystemZ::CLFHSI;</pre></td></tr><tr><td class='line-number'><a name='L1295' href='#L1295'><pre>1295</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L1296' href='#L1296'><pre>1296</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case SystemZ::CLGFI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1296' href='#L1296'><span>1296:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>1.40k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1297' href='#L1297'><pre>1297</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    if (isUInt&lt;16&gt;(MI.getOperand(1).getImm()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1297' href='#L1297'><span>1297:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1298' href='#L1298'><pre>1298</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      MemImmOpc = SystemZ::CLGHSI;</pre></td></tr><tr><td class='line-number'><a name='L1299' href='#L1299'><pre>1299</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L1300' href='#L1300'><pre>1300</pre></a></td><td class='covered-line'><pre>1.38k</pre></td><td class='code'><pre>  default: break;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1300' href='#L1300'><span>1300:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.38k</span>, <span class='None'>False</span>: <span class='covered-line'>23</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1301' href='#L1301'><pre>1301</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1302' href='#L1302'><pre>1302</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>  if (MemImmOpc)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1302' href='#L1302'><span>1302:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21</span>, <span class='None'>False</span>: <span class='covered-line'>1.38k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1303' href='#L1303'><pre>1303</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>    return BuildMI(*InsertPt-&gt;getParent(), InsertPt, MI.getDebugLoc(),</pre></td></tr><tr><td class='line-number'><a name='L1304' href='#L1304'><pre>1304</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>                   get(MemImmOpc))</pre></td></tr><tr><td class='line-number'><a name='L1305' href='#L1305'><pre>1305</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>               .addFrameIndex(FrameIndex)</pre></td></tr><tr><td class='line-number'><a name='L1306' href='#L1306'><pre>1306</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>               .addImm(0)</pre></td></tr><tr><td class='line-number'><a name='L1307' href='#L1307'><pre>1307</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>               .addImm(MI.getOperand(1).getImm());</pre></td></tr><tr><td class='line-number'><a name='L1308' href='#L1308'><pre>1308</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1309' href='#L1309'><pre>1309</pre></a></td><td class='covered-line'><pre>1.38k</pre></td><td class='code'><pre>  if (Opcode == SystemZ::LGDR || <div class='tooltip'>Opcode == SystemZ::LDGR<span class='tooltip-content'>1.37k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1309' href='#L1309'><span>1309:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>1.37k</span>]
  Branch (<span class='line-number'><a name='L1309' href='#L1309'><span>1309:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>1.37k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1309'><span>1309:7</span></a></span>) to (<span class='line-number'><a href='#L1309'><span>1309:57</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1309:7)
     Condition C2 --> (1309:34)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1310' href='#L1310'><pre>1310</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    bool Op0IsGPR = (Opcode == SystemZ::LGDR);</pre></td></tr><tr><td class='line-number'><a name='L1311' href='#L1311'><pre>1311</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    bool Op1IsGPR = (Opcode == SystemZ::LDGR);</pre></td></tr><tr><td class='line-number'><a name='L1312' href='#L1312'><pre>1312</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If we&apos;re spilling the destination of an LDGR or LGDR, store the</pre></td></tr><tr><td class='line-number'><a name='L1313' href='#L1313'><pre>1313</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // source register instead.</pre></td></tr><tr><td class='line-number'><a name='L1314' href='#L1314'><pre>1314</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    if (OpNum == 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1314' href='#L1314'><span>1314:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1315' href='#L1315'><pre>1315</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      unsigned StoreOpcode = Op1IsGPR ? <div class='tooltip'>SystemZ::STG<span class='tooltip-content'>2</span></div> : <div class='tooltip'>SystemZ::STD<span class='tooltip-content'>3</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1315' href='#L1315'><span>1315:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1316' href='#L1316'><pre>1316</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      return BuildMI(*InsertPt-&gt;getParent(), InsertPt, MI.getDebugLoc(),</pre></td></tr><tr><td class='line-number'><a name='L1317' href='#L1317'><pre>1317</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>                     get(StoreOpcode))</pre></td></tr><tr><td class='line-number'><a name='L1318' href='#L1318'><pre>1318</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>          .add(MI.getOperand(1))</pre></td></tr><tr><td class='line-number'><a name='L1319' href='#L1319'><pre>1319</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>          .addFrameIndex(FrameIndex)</pre></td></tr><tr><td class='line-number'><a name='L1320' href='#L1320'><pre>1320</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>          .addImm(0)</pre></td></tr><tr><td class='line-number'><a name='L1321' href='#L1321'><pre>1321</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>          .addReg(0);</pre></td></tr><tr><td class='line-number'><a name='L1322' href='#L1322'><pre>1322</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1323' href='#L1323'><pre>1323</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If we&apos;re spilling the source of an LDGR or LGDR, load the</pre></td></tr><tr><td class='line-number'><a name='L1324' href='#L1324'><pre>1324</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // destination register instead.</pre></td></tr><tr><td class='line-number'><a name='L1325' href='#L1325'><pre>1325</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    if (OpNum == 1) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1325' href='#L1325'><span>1325:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1326' href='#L1326'><pre>1326</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      unsigned LoadOpcode = Op0IsGPR ? <div class='tooltip'>SystemZ::LG<span class='tooltip-content'>2</span></div> : <div class='tooltip'>SystemZ::LD<span class='tooltip-content'>2</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1326' href='#L1326'><span>1326:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1327' href='#L1327'><pre>1327</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      return BuildMI(*InsertPt-&gt;getParent(), InsertPt, MI.getDebugLoc(),</pre></td></tr><tr><td class='line-number'><a name='L1328' href='#L1328'><pre>1328</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                     get(LoadOpcode))</pre></td></tr><tr><td class='line-number'><a name='L1329' href='#L1329'><pre>1329</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        .add(MI.getOperand(0))</pre></td></tr><tr><td class='line-number'><a name='L1330' href='#L1330'><pre>1330</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        .addFrameIndex(FrameIndex)</pre></td></tr><tr><td class='line-number'><a name='L1331' href='#L1331'><pre>1331</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        .addImm(0)</pre></td></tr><tr><td class='line-number'><a name='L1332' href='#L1332'><pre>1332</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        .addReg(0);</pre></td></tr><tr><td class='line-number'><a name='L1333' href='#L1333'><pre>1333</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1334' href='#L1334'><pre>1334</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1335' href='#L1335'><pre>1335</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1336' href='#L1336'><pre>1336</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Look for cases where the source of a simple store or the destination</pre></td></tr><tr><td class='line-number'><a name='L1337' href='#L1337'><pre>1337</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // of a simple load is being spilled.  Try to use MVC instead.</pre></td></tr><tr><td class='line-number'><a name='L1338' href='#L1338'><pre>1338</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L1339' href='#L1339'><pre>1339</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Although MVC is in practice a fast choice in these cases, it is still</pre></td></tr><tr><td class='line-number'><a name='L1340' href='#L1340'><pre>1340</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // logically a bytewise copy.  This means that we cannot use it if the</pre></td></tr><tr><td class='line-number'><a name='L1341' href='#L1341'><pre>1341</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // load or store is volatile.  We also wouldn&apos;t be able to use MVC if</pre></td></tr><tr><td class='line-number'><a name='L1342' href='#L1342'><pre>1342</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the two memories partially overlap, but that case cannot occur here,</pre></td></tr><tr><td class='line-number'><a name='L1343' href='#L1343'><pre>1343</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // because we know that one of the memories is a full frame index.</pre></td></tr><tr><td class='line-number'><a name='L1344' href='#L1344'><pre>1344</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L1345' href='#L1345'><pre>1345</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // For performance reasons, we also want to avoid using MVC if the addresses</pre></td></tr><tr><td class='line-number'><a name='L1346' href='#L1346'><pre>1346</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // might be equal.  We don&apos;t worry about that case here, because spill slot</pre></td></tr><tr><td class='line-number'><a name='L1347' href='#L1347'><pre>1347</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // coloring happens later, and because we have special code to remove</pre></td></tr><tr><td class='line-number'><a name='L1348' href='#L1348'><pre>1348</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // MVCs that turn out to be redundant.</pre></td></tr><tr><td class='line-number'><a name='L1349' href='#L1349'><pre>1349</pre></a></td><td class='covered-line'><pre>1.37k</pre></td><td class='code'><pre>  if (OpNum == 0 &amp;&amp; <div class='tooltip'>MI.hasOneMemOperand()<span class='tooltip-content'>757</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1349' href='#L1349'><span>1349:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>757</span>, <span class='None'>False</span>: <span class='covered-line'>617</span>]
  Branch (<span class='line-number'><a name='L1349' href='#L1349'><span>1349:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>537</span>, <span class='None'>False</span>: <span class='covered-line'>220</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1349'><span>1349:7</span></a></span>) to (<span class='line-number'><a href='#L1349'><span>1349:42</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1349:7)
     Condition C2 --> (1349:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1350' href='#L1350'><pre>1350</pre></a></td><td class='covered-line'><pre>537</pre></td><td class='code'><pre>    MachineMemOperand *MMO = *MI.memoperands_begin();</pre></td></tr><tr><td class='line-number'><a name='L1351' href='#L1351'><pre>1351</pre></a></td><td class='covered-line'><pre>537</pre></td><td class='code'><pre>    if (MMO-&gt;getSize() == Size &amp;&amp; <div class='tooltip'>!MMO-&gt;isVolatile()<span class='tooltip-content'>536</span></div> &amp;&amp; <div class='tooltip'>!MMO-&gt;isAtomic()<span class='tooltip-content'>285</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1351' href='#L1351'><span>1351:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>285</span>, <span class='None'>False</span>: <span class='covered-line'>252</span>]
  Branch (<span class='line-number'><a name='L1351' href='#L1351'><span>1351:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>536</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
  Branch (<span class='line-number'><a name='L1351' href='#L1351'><span>1351:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>285</span>, <span class='None'>False</span>: <span class='covered-line'>251</span>]
  Branch (<span class='line-number'><a name='L1351' href='#L1351'><span>1351:57</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>285</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1351'><span>1351:9</span></a></span>) to (<span class='line-number'><a href='#L1351'><span>1351:73</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1351:9)
     Condition C2 --> (1351:35)
     Condition C3 --> (1351:57)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: not covered
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L1352' href='#L1352'><pre>1352</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Handle conversion of loads.</pre></td></tr><tr><td class='line-number'><a name='L1353' href='#L1353'><pre>1353</pre></a></td><td class='covered-line'><pre>285</pre></td><td class='code'><pre>      if (isSimpleBD12Move(&amp;MI, SystemZII::SimpleBDXLoad)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1353' href='#L1353'><span>1353:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>186</span>, <span class='None'>False</span>: <span class='covered-line'>99</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1354' href='#L1354'><pre>1354</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>        return BuildMI(*InsertPt-&gt;getParent(), InsertPt, MI.getDebugLoc(),</pre></td></tr><tr><td class='line-number'><a name='L1355' href='#L1355'><pre>1355</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>                       get(SystemZ::MVC))</pre></td></tr><tr><td class='line-number'><a name='L1356' href='#L1356'><pre>1356</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>            .addFrameIndex(FrameIndex)</pre></td></tr><tr><td class='line-number'><a name='L1357' href='#L1357'><pre>1357</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>            .addImm(0)</pre></td></tr><tr><td class='line-number'><a name='L1358' href='#L1358'><pre>1358</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>            .addImm(Size)</pre></td></tr><tr><td class='line-number'><a name='L1359' href='#L1359'><pre>1359</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>            .add(MI.getOperand(1))</pre></td></tr><tr><td class='line-number'><a name='L1360' href='#L1360'><pre>1360</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>            .addImm(MI.getOperand(2).getImm())</pre></td></tr><tr><td class='line-number'><a name='L1361' href='#L1361'><pre>1361</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>            .addMemOperand(MMO);</pre></td></tr><tr><td class='line-number'><a name='L1362' href='#L1362'><pre>1362</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1363' href='#L1363'><pre>1363</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Handle conversion of stores.</pre></td></tr><tr><td class='line-number'><a name='L1364' href='#L1364'><pre>1364</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>      if (isSimpleBD12Move(&amp;MI, SystemZII::SimpleBDXStore)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1364' href='#L1364'><span>1364:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>88</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1365' href='#L1365'><pre>1365</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>        return BuildMI(*InsertPt-&gt;getParent(), InsertPt, MI.getDebugLoc(),</pre></td></tr><tr><td class='line-number'><a name='L1366' href='#L1366'><pre>1366</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>                       get(SystemZ::MVC))</pre></td></tr><tr><td class='line-number'><a name='L1367' href='#L1367'><pre>1367</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>            .add(MI.getOperand(1))</pre></td></tr><tr><td class='line-number'><a name='L1368' href='#L1368'><pre>1368</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>            .addImm(MI.getOperand(2).getImm())</pre></td></tr><tr><td class='line-number'><a name='L1369' href='#L1369'><pre>1369</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>            .addImm(Size)</pre></td></tr><tr><td class='line-number'><a name='L1370' href='#L1370'><pre>1370</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>            .addFrameIndex(FrameIndex)</pre></td></tr><tr><td class='line-number'><a name='L1371' href='#L1371'><pre>1371</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>            .addImm(0)</pre></td></tr><tr><td class='line-number'><a name='L1372' href='#L1372'><pre>1372</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>            .addMemOperand(MMO);</pre></td></tr><tr><td class='line-number'><a name='L1373' href='#L1373'><pre>1373</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1374' href='#L1374'><pre>1374</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1375' href='#L1375'><pre>1375</pre></a></td><td class='covered-line'><pre>537</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1376' href='#L1376'><pre>1376</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1377' href='#L1377'><pre>1377</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If the spilled operand is the final one or the instruction is</pre></td></tr><tr><td class='line-number'><a name='L1378' href='#L1378'><pre>1378</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // commutable, try to change &lt;INSN&gt;R into &lt;INSN&gt;.  Don&apos;t introduce a def of</pre></td></tr><tr><td class='line-number'><a name='L1379' href='#L1379'><pre>1379</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // CC if it is live and MI does not define it.</pre></td></tr><tr><td class='line-number'><a name='L1380' href='#L1380'><pre>1380</pre></a></td><td class='covered-line'><pre>1.17k</pre></td><td class='code'><pre>  unsigned NumOps = MI.getNumExplicitOperands();</pre></td></tr><tr><td class='line-number'><a name='L1381' href='#L1381'><pre>1381</pre></a></td><td class='covered-line'><pre>1.17k</pre></td><td class='code'><pre>  int MemOpcode = SystemZ::getMemOpcode(Opcode);</pre></td></tr><tr><td class='line-number'><a name='L1382' href='#L1382'><pre>1382</pre></a></td><td class='covered-line'><pre>1.17k</pre></td><td class='code'><pre>  if (MemOpcode == -1 ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1382' href='#L1382'><span>1382:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>772</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1383' href='#L1383'><pre>1383</pre></a></td><td class='covered-line'><pre>1.17k</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>405</span></div><div class='tooltip'>CCLiveAtMI<span class='tooltip-content'>405</span></div> &amp;&amp; <div class='tooltip'>!MI.definesRegister(SystemZ::CC, /*TRI=*/nullptr)<span class='tooltip-content'>201</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1383' href='#L1383'><span>1383:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>201</span>, <span class='None'>False</span>: <span class='covered-line'>204</span>]
  Branch (<span class='line-number'><a name='L1383' href='#L1383'><span>1383:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>198</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1384' href='#L1384'><pre>1384</pre></a></td><td class='covered-line'><pre>405</pre></td><td class='code'><pre>       <div class='tooltip'>get(MemOpcode).hasImplicitDefOfPhysReg(SystemZ::CC)<span class='tooltip-content'>3</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1384' href='#L1384'><span>1384:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1382'><span>1382:7</span></a></span>) to (<span class='line-number'><a href='#L1382'><span>1384:60</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (1382:7)
     Condition C2 --> (1383:8)
     Condition C3 --> (1383:22)
     Condition C4 --> (1384:8)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  -,  -  = F      }
  2 { T,  -,  -,  -  = T      }
  3 { F,  T,  F,  -  = F      }
  4 { F,  T,  T,  F  = F      }
  5 { F,  T,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,5)
  C3-Pair: covered: (3,5)
  C4-Pair: covered: (4,5)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1385' href='#L1385'><pre>1385</pre></a></td><td class='covered-line'><pre>773</pre></td><td class='code'><pre>    return nullptr;</pre></td></tr><tr><td class='line-number'><a name='L1386' href='#L1386'><pre>1386</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1387' href='#L1387'><pre>1387</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check if all other vregs have a usable allocation in the case of vector</pre></td></tr><tr><td class='line-number'><a name='L1388' href='#L1388'><pre>1388</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // to FP conversion.</pre></td></tr><tr><td class='line-number'><a name='L1389' href='#L1389'><pre>1389</pre></a></td><td class='covered-line'><pre>404</pre></td><td class='code'><pre>  const MCInstrDesc &amp;MCID = MI.getDesc();</pre></td></tr><tr><td class='line-number'><a name='L1390' href='#L1390'><pre>1390</pre></a></td><td class='covered-line'><pre>1.48k</pre></td><td class='code'><pre>  for (unsigned I = 0, E = MCID.getNumOperands(); I != E; <div class='tooltip'>++I<span class='tooltip-content'>1.08k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1390' href='#L1390'><span>1390:51</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.10k</span>, <span class='None'>False</span>: <span class='covered-line'>381</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1391' href='#L1391'><pre>1391</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>    const MCOperandInfo &amp;MCOI = MCID.operands()[I];</pre></td></tr><tr><td class='line-number'><a name='L1392' href='#L1392'><pre>1392</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>    if (MCOI.OperandType != MCOI::OPERAND_REGISTER || <div class='tooltip'>I == OpNum<span class='tooltip-content'>1.09k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1392' href='#L1392'><span>1392:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>1.09k</span>]
  Branch (<span class='line-number'><a name='L1392' href='#L1392'><span>1392:55</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>389</span>, <span class='None'>False</span>: <span class='covered-line'>709</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1392'><span>1392:9</span></a></span>) to (<span class='line-number'><a href='#L1392'><span>1392:65</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1392:9)
     Condition C2 --> (1392:55)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1393' href='#L1393'><pre>1393</pre></a></td><td class='covered-line'><pre>399</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L1394' href='#L1394'><pre>1394</pre></a></td><td class='covered-line'><pre>709</pre></td><td class='code'><pre>    const TargetRegisterClass *RC = TRI-&gt;getRegClass(MCOI.RegClass);</pre></td></tr><tr><td class='line-number'><a name='L1395' href='#L1395'><pre>1395</pre></a></td><td class='covered-line'><pre>709</pre></td><td class='code'><pre>    if (RC == &amp;SystemZ::VR32BitRegClass || <div class='tooltip'>RC == &amp;SystemZ::VR64BitRegClass<span class='tooltip-content'>590</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1395' href='#L1395'><span>1395:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>119</span>, <span class='None'>False</span>: <span class='covered-line'>590</span>]
  Branch (<span class='line-number'><a name='L1395' href='#L1395'><span>1395:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>119</span>, <span class='None'>False</span>: <span class='covered-line'>471</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1395'><span>1395:9</span></a></span>) to (<span class='line-number'><a href='#L1395'><span>1395:75</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1395:9)
     Condition C2 --> (1395:44)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1396' href='#L1396'><pre>1396</pre></a></td><td class='covered-line'><pre>238</pre></td><td class='code'><pre>      Register Reg = MI.getOperand(I).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1397' href='#L1397'><pre>1397</pre></a></td><td class='covered-line'><pre>238</pre></td><td class='code'><pre>      Register PhysReg = Reg.isVirtual()</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1397' href='#L1397'><span>1397:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>238</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1398' href='#L1398'><pre>1398</pre></a></td><td class='covered-line'><pre>238</pre></td><td class='code'><pre>                             ? (VRM ? Register(VRM-&gt;getPhys(Reg)) : <div class='tooltip'><span class='red'>Register()</span><span class='tooltip-content'>0</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1398' href='#L1398'><span>1398:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>238</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1399' href='#L1399'><pre>1399</pre></a></td><td class='covered-line'><pre>238</pre></td><td class='code'><pre>                             : <div class='tooltip'><span class='red'>Reg</span><span class='tooltip-content'>0</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L1400' href='#L1400'><pre>1400</pre></a></td><td class='covered-line'><pre>238</pre></td><td class='code'><pre>      if (!PhysReg ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1400' href='#L1400'><span>1400:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>226</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1401' href='#L1401'><pre>1401</pre></a></td><td class='covered-line'><pre>238</pre></td><td class='code'><pre>          <div class='tooltip'>!(<span class='tooltip-content'>226</span></div><div class='tooltip'>SystemZ::FP32BitRegClass.contains(PhysReg)<span class='tooltip-content'>226</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1401' href='#L1401'><span>1401:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>107</span>, <span class='None'>False</span>: <span class='covered-line'>119</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1402' href='#L1402'><pre>1402</pre></a></td><td class='covered-line'><pre>226</pre></td><td class='code'><pre>            <div class='tooltip'>SystemZ::FP64BitRegClass.contains(PhysReg)<span class='tooltip-content'>119</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1402' href='#L1402'><span>1402:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>107</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1403' href='#L1403'><pre>1403</pre></a></td><td class='covered-line'><pre>226</pre></td><td class='code'><pre>            <div class='tooltip'>SystemZ::VF128BitRegClass.contains(PhysReg)<span class='tooltip-content'>12</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1403' href='#L1403'><span>1403:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1404' href='#L1404'><pre>1404</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>        return nullptr;</pre></td></tr><tr><td class='line-number'><a name='L1405' href='#L1405'><pre>1405</pre></a></td><td class='covered-line'><pre>238</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1406' href='#L1406'><pre>1406</pre></a></td><td class='covered-line'><pre>709</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1407' href='#L1407'><pre>1407</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Fused multiply and add/sub need to have the same dst and accumulator reg.</pre></td></tr><tr><td class='line-number'><a name='L1408' href='#L1408'><pre>1408</pre></a></td><td class='covered-line'><pre>381</pre></td><td class='code'><pre>  bool FusedFPOp = (Opcode == SystemZ::WFMADB || <div class='tooltip'>Opcode == SystemZ::WFMASB<span class='tooltip-content'>378</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1408' href='#L1408'><span>1408:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>378</span>]
  Branch (<span class='line-number'><a name='L1408' href='#L1408'><span>1408:50</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>375</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1409' href='#L1409'><pre>1409</pre></a></td><td class='covered-line'><pre>381</pre></td><td class='code'><pre>                    <div class='tooltip'>Opcode == SystemZ::WFMSDB<span class='tooltip-content'>375</span></div> || <div class='tooltip'>Opcode == SystemZ::WFMSSB<span class='tooltip-content'>372</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1409' href='#L1409'><span>1409:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>372</span>]
  Branch (<span class='line-number'><a name='L1409' href='#L1409'><span>1409:50</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>369</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1408'><span>1408:21</span></a></span>) to (<span class='line-number'><a href='#L1408'><span>1409:75</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (1408:21)
     Condition C2 --> (1408:50)
     Condition C3 --> (1409:21)
     Condition C4 --> (1409:50)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  F,  F  = F      }
  2 { T,  -,  -,  -  = T      }
  3 { F,  F,  F,  T  = T      }
  4 { F,  F,  T,  -  = T      }
  5 { F,  T,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,5)
  C3-Pair: covered: (1,4)
  C4-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1410' href='#L1410'><pre>1410</pre></a></td><td class='covered-line'><pre>381</pre></td><td class='code'><pre>  if (FusedFPOp) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1410' href='#L1410'><span>1410:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>369</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1411' href='#L1411'><pre>1411</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    Register DstReg = VRM-&gt;getPhys(MI.getOperand(0).getReg());</pre></td></tr><tr><td class='line-number'><a name='L1412' href='#L1412'><pre>1412</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    Register AccReg = VRM-&gt;getPhys(MI.getOperand(3).getReg());</pre></td></tr><tr><td class='line-number'><a name='L1413' href='#L1413'><pre>1413</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    if (OpNum == 0 || OpNum == 3 || <div class='tooltip'>DstReg != AccReg<span class='tooltip-content'>8</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1413' href='#L1413'><span>1413:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
  Branch (<span class='line-number'><a name='L1413' href='#L1413'><span>1413:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
  Branch (<span class='line-number'><a name='L1413' href='#L1413'><span>1413:37</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1413'><span>1413:9</span></a></span>) to (<span class='line-number'><a href='#L1413'><span>1413:53</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1413:9)
     Condition C2 --> (1413:23)
     Condition C3 --> (1413:37)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { F,  T,  -  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  C3-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L1414' href='#L1414'><pre>1414</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      return nullptr;</pre></td></tr><tr><td class='line-number'><a name='L1415' href='#L1415'><pre>1415</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1416' href='#L1416'><pre>1416</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1417' href='#L1417'><pre>1417</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Try to swap compare operands if possible.</pre></td></tr><tr><td class='line-number'><a name='L1418' href='#L1418'><pre>1418</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  bool NeedsCommute = false;</pre></td></tr><tr><td class='line-number'><a name='L1419' href='#L1419'><pre>1419</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  if ((MI.getOpcode() == SystemZ::CR || <div class='tooltip'>MI.getOpcode() == SystemZ::CGR<span class='tooltip-content'>376</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1419' href='#L1419'><span>1419:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>376</span>]
  Branch (<span class='line-number'><a name='L1419' href='#L1419'><span>1419:41</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>374</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1420' href='#L1420'><pre>1420</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>       <div class='tooltip'>MI.getOpcode() == SystemZ::CLR<span class='tooltip-content'>374</span></div> || <div class='tooltip'>MI.getOpcode() == SystemZ::CLGR<span class='tooltip-content'>373</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1420' href='#L1420'><span>1420:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>373</span>]
  Branch (<span class='line-number'><a name='L1420' href='#L1420'><span>1420:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>372</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1421' href='#L1421'><pre>1421</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>       <div class='tooltip'>MI.getOpcode() == SystemZ::WFCDB<span class='tooltip-content'>372</span></div> || <div class='tooltip'>MI.getOpcode() == SystemZ::WFCSB<span class='tooltip-content'>364</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1421' href='#L1421'><span>1421:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>364</span>]
  Branch (<span class='line-number'><a name='L1421' href='#L1421'><span>1421:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>355</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1422' href='#L1422'><pre>1422</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>       <div class='tooltip'>MI.getOpcode() == SystemZ::WFKDB<span class='tooltip-content'>355</span></div> || <div class='tooltip'>MI.getOpcode() == SystemZ::WFKSB<span class='tooltip-content'>350</span></div>) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1422' href='#L1422'><span>1422:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>350</span>]
  Branch (<span class='line-number'><a name='L1422' href='#L1422'><span>1422:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>345</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1423' href='#L1423'><pre>1423</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>      <div class='tooltip'>OpNum == 0<span class='tooltip-content'>32</span></div> &amp;&amp; <div class='tooltip'>prepareCompareSwapOperands(MI)<span class='tooltip-content'>10</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1423' href='#L1423'><span>1423:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>22</span>]
  Branch (<span class='line-number'><a name='L1423' href='#L1423'><span>1423:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1424' href='#L1424'><pre>1424</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    NeedsCommute = true;</pre></td></tr><tr><td class='line-number'><a name='L1425' href='#L1425'><pre>1425</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1426' href='#L1426'><pre>1426</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  bool CCOperands = false;</pre></td></tr><tr><td class='line-number'><a name='L1427' href='#L1427'><pre>1427</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  if (MI.getOpcode() == SystemZ::LOCRMux || <div class='tooltip'>MI.getOpcode() == SystemZ::LOCGR<span class='tooltip-content'>376</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1427' href='#L1427'><span>1427:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>376</span>]
  Branch (<span class='line-number'><a name='L1427' href='#L1427'><span>1427:45</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>374</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1428' href='#L1428'><pre>1428</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>      <div class='tooltip'>MI.getOpcode() == SystemZ::SELRMux<span class='tooltip-content'>374</span></div> || <div class='tooltip'>MI.getOpcode() == SystemZ::SELGR<span class='tooltip-content'>373</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1428' href='#L1428'><span>1428:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>373</span>]
  Branch (<span class='line-number'><a name='L1428' href='#L1428'><span>1428:45</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>372</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1427'><span>1427:7</span></a></span>) to (<span class='line-number'><a href='#L1427'><span>1428:77</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (1427:7)
     Condition C2 --> (1427:45)
     Condition C3 --> (1428:7)
     Condition C4 --> (1428:45)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  F,  F  = F      }
  2 { T,  -,  -,  -  = T      }
  3 { F,  F,  F,  T  = T      }
  4 { F,  F,  T,  -  = T      }
  5 { F,  T,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,5)
  C3-Pair: covered: (1,4)
  C4-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1429' href='#L1429'><pre>1429</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    assert(MI.getNumOperands() == 6 &amp;&amp; NumOps == 5 &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1430' href='#L1430'><pre>1430</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>           &quot;LOCR/SELR instruction operands corrupt?&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1431' href='#L1431'><pre>1431</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    NumOps -= 2;</pre></td></tr><tr><td class='line-number'><a name='L1432' href='#L1432'><pre>1432</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    CCOperands = true;</pre></td></tr><tr><td class='line-number'><a name='L1433' href='#L1433'><pre>1433</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1434' href='#L1434'><pre>1434</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1435' href='#L1435'><pre>1435</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // See if this is a 3-address instruction that is convertible to 2-address</pre></td></tr><tr><td class='line-number'><a name='L1436' href='#L1436'><pre>1436</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // and suitable for folding below.  Only try this with virtual registers</pre></td></tr><tr><td class='line-number'><a name='L1437' href='#L1437'><pre>1437</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // and a provided VRM (during regalloc).</pre></td></tr><tr><td class='line-number'><a name='L1438' href='#L1438'><pre>1438</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  if (NumOps == 3 &amp;&amp; <div class='tooltip'>SystemZ::getTargetMemOpcode(MemOpcode) != -1<span class='tooltip-content'>261</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1438' href='#L1438'><span>1438:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>261</span>, <span class='None'>False</span>: <span class='covered-line'>116</span>]
  Branch (<span class='line-number'><a name='L1438' href='#L1438'><span>1438:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>108</span>, <span class='None'>False</span>: <span class='covered-line'>153</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1438'><span>1438:7</span></a></span>) to (<span class='line-number'><a href='#L1438'><span>1438:66</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1438:7)
     Condition C2 --> (1438:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1439' href='#L1439'><pre>1439</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>    if (VRM == nullptr)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1439' href='#L1439'><span>1439:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>108</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1440' href='#L1440'><pre>1440</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return nullptr</span>;</pre></td></tr><tr><td class='line-number'><a name='L1441' href='#L1441'><pre>1441</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>    else {</pre></td></tr><tr><td class='line-number'><a name='L1442' href='#L1442'><pre>1442</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>      Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1443' href='#L1443'><pre>1443</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>      Register DstPhys =</pre></td></tr><tr><td class='line-number'><a name='L1444' href='#L1444'><pre>1444</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>          (DstReg.isVirtual() ? Register(VRM-&gt;getPhys(DstReg)) : <div class='tooltip'><span class='red'>DstReg</span><span class='tooltip-content'>0</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1444' href='#L1444'><span>1444:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>108</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1445' href='#L1445'><pre>1445</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>      Register SrcReg = (OpNum == 2 ? <div class='tooltip'>MI.getOperand(1).getReg()<span class='tooltip-content'>86</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1445' href='#L1445'><span>1445:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>86</span>, <span class='None'>False</span>: <span class='covered-line'>22</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1446' href='#L1446'><pre>1446</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>                                    : <div class='tooltip'>(<span class='tooltip-content'>22</span></div><div class='tooltip'>(<span class='tooltip-content'>22</span></div><div class='tooltip'>OpNum == 1<span class='tooltip-content'>22</span></div> &amp;&amp; <div class='tooltip'>MI.isCommutable()<span class='tooltip-content'>21</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1446' href='#L1446'><span>1446:41</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
  Branch (<span class='line-number'><a name='L1446' href='#L1446'><span>1446:55</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1446'><span>1446:41</span></a></span>) to (<span class='line-number'><a href='#L1446'><span>1446:72</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1446:41)
     Condition C2 --> (1446:55)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1447' href='#L1447'><pre>1447</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>                                           ? <div class='tooltip'>MI.getOperand(2).getReg()<span class='tooltip-content'>17</span></div></pre></td></tr><tr><td class='line-number'><a name='L1448' href='#L1448'><pre>1448</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>                                           : <div class='tooltip'>Register()<span class='tooltip-content'>5</span></div>));</pre></td></tr><tr><td class='line-number'><a name='L1449' href='#L1449'><pre>1449</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>      if (DstPhys &amp;&amp; <div class='tooltip'>!SystemZ::GRH32BitRegClass.contains(DstPhys)<span class='tooltip-content'>107</span></div> &amp;&amp; <div class='tooltip'>SrcReg<span class='tooltip-content'>107</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1449' href='#L1449'><span>1449:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>91</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
  Branch (<span class='line-number'><a name='L1449' href='#L1449'><span>1449:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>107</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
  Branch (<span class='line-number'><a name='L1449' href='#L1449'><span>1449:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>107</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1449' href='#L1449'><span>1449:70</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>103</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1450' href='#L1450'><pre>1450</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>          <div class='tooltip'>SrcReg.isVirtual()<span class='tooltip-content'>103</span></div> &amp;&amp; <div class='tooltip'>DstPhys == VRM-&gt;getPhys(SrcReg)<span class='tooltip-content'>103</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1450' href='#L1450'><span>1450:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>103</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1450' href='#L1450'><span>1450:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>91</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1449'><span>1449:11</span></a></span>) to (<span class='line-number'><a href='#L1449'><span>1450:64</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (1449:11)
     Condition C2 --> (1449:22)
     Condition C3 --> (1449:70)
     Condition C4 --> (1450:11)
     Condition C5 --> (1450:33)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { F,  -,  -,  -,  -  = F      }
  2 { T,  T,  F,  -,  -  = F      }
  3 { T,  T,  T,  T,  F  = F      }
  4 { T,  T,  T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: not covered
  C3-Pair: covered: (2,4)
  C4-Pair: not covered
  C5-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 60.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1451' href='#L1451'><pre>1451</pre></a></td><td class='covered-line'><pre>91</pre></td><td class='code'><pre>        NeedsCommute = (OpNum == 1);</pre></td></tr><tr><td class='line-number'><a name='L1452' href='#L1452'><pre>1452</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>      else</pre></td></tr><tr><td class='line-number'><a name='L1453' href='#L1453'><pre>1453</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>        return nullptr;</pre></td></tr><tr><td class='line-number'><a name='L1454' href='#L1454'><pre>1454</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1455' href='#L1455'><pre>1455</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1456' href='#L1456'><pre>1456</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1457' href='#L1457'><pre>1457</pre></a></td><td class='covered-line'><pre>360</pre></td><td class='code'><pre>  if ((OpNum == NumOps - 1) || <div class='tooltip'>NeedsCommute<span class='tooltip-content'>39</span></div> || <div class='tooltip'>FusedFPOp<span class='tooltip-content'>23</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1457' href='#L1457'><span>1457:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>321</span>, <span class='None'>False</span>: <span class='covered-line'>39</span>]
  Branch (<span class='line-number'><a name='L1457' href='#L1457'><span>1457:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>23</span>]
  Branch (<span class='line-number'><a name='L1457' href='#L1457'><span>1457:48</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1457'><span>1457:7</span></a></span>) to (<span class='line-number'><a href='#L1457'><span>1457:57</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1457:7)
     Condition C2 --> (1457:32)
     Condition C3 --> (1457:48)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }
  4 { F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1458' href='#L1458'><pre>1458</pre></a></td><td class='covered-line'><pre>345</pre></td><td class='code'><pre>    const MCInstrDesc &amp;MemDesc = get(MemOpcode);</pre></td></tr><tr><td class='line-number'><a name='L1459' href='#L1459'><pre>1459</pre></a></td><td class='covered-line'><pre>345</pre></td><td class='code'><pre>    uint64_t AccessBytes = SystemZII::getAccessSize(MemDesc.TSFlags);</pre></td></tr><tr><td class='line-number'><a name='L1460' href='#L1460'><pre>1460</pre></a></td><td class='covered-line'><pre>345</pre></td><td class='code'><pre>    assert(AccessBytes != 0 &amp;&amp; &quot;Size of access should be known&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1461' href='#L1461'><pre>1461</pre></a></td><td class='covered-line'><pre>345</pre></td><td class='code'><pre>    assert(AccessBytes &lt;= Size &amp;&amp; &quot;Access outside the frame index&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1462' href='#L1462'><pre>1462</pre></a></td><td class='covered-line'><pre>345</pre></td><td class='code'><pre>    uint64_t Offset = Size - AccessBytes;</pre></td></tr><tr><td class='line-number'><a name='L1463' href='#L1463'><pre>1463</pre></a></td><td class='covered-line'><pre>345</pre></td><td class='code'><pre>    MachineInstrBuilder MIB = BuildMI(*InsertPt-&gt;getParent(), InsertPt,</pre></td></tr><tr><td class='line-number'><a name='L1464' href='#L1464'><pre>1464</pre></a></td><td class='covered-line'><pre>345</pre></td><td class='code'><pre>                                      MI.getDebugLoc(), get(MemOpcode));</pre></td></tr><tr><td class='line-number'><a name='L1465' href='#L1465'><pre>1465</pre></a></td><td class='covered-line'><pre>345</pre></td><td class='code'><pre>    if (MI.isCompare()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1465' href='#L1465'><span>1465:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>54</span>, <span class='None'>False</span>: <span class='covered-line'>291</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1466' href='#L1466'><pre>1466</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>      assert(NumOps == 2 &amp;&amp; &quot;Expected 2 register operands for a compare.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1467' href='#L1467'><pre>1467</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>      MIB.add(MI.getOperand(NeedsCommute ? <div class='tooltip'>1<span class='tooltip-content'>10</span></div> : <div class='tooltip'>0<span class='tooltip-content'>44</span></div>));</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1467' href='#L1467'><span>1467:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>44</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1468' href='#L1468'><pre>1468</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1469' href='#L1469'><pre>1469</pre></a></td><td class='covered-line'><pre>291</pre></td><td class='code'><pre>    else if (FusedFPOp) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1469' href='#L1469'><span>1469:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>283</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1470' href='#L1470'><pre>1470</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      MIB.add(MI.getOperand(0));</pre></td></tr><tr><td class='line-number'><a name='L1471' href='#L1471'><pre>1471</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      MIB.add(MI.getOperand(3));</pre></td></tr><tr><td class='line-number'><a name='L1472' href='#L1472'><pre>1472</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      MIB.add(MI.getOperand(OpNum == 1 ? <div class='tooltip'>2<span class='tooltip-content'>4</span></div> : <div class='tooltip'>1<span class='tooltip-content'>4</span></div>));</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1472' href='#L1472'><span>1472:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1473' href='#L1473'><pre>1473</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1474' href='#L1474'><pre>1474</pre></a></td><td class='covered-line'><pre>283</pre></td><td class='code'><pre>    else {</pre></td></tr><tr><td class='line-number'><a name='L1475' href='#L1475'><pre>1475</pre></a></td><td class='covered-line'><pre>283</pre></td><td class='code'><pre>      MIB.add(MI.getOperand(0));</pre></td></tr><tr><td class='line-number'><a name='L1476' href='#L1476'><pre>1476</pre></a></td><td class='covered-line'><pre>283</pre></td><td class='code'><pre>      if (NeedsCommute)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1476' href='#L1476'><span>1476:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>277</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1477' href='#L1477'><pre>1477</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>        MIB.add(MI.getOperand(2));</pre></td></tr><tr><td class='line-number'><a name='L1478' href='#L1478'><pre>1478</pre></a></td><td class='covered-line'><pre>277</pre></td><td class='code'><pre>      else</pre></td></tr><tr><td class='line-number'><a name='L1479' href='#L1479'><pre>1479</pre></a></td><td class='covered-line'><pre>511</pre></td><td class='code'><pre>        <div class='tooltip'>for (unsigned I = 1; <span class='tooltip-content'>277</span></div>I &lt; OpNum; <div class='tooltip'>++I<span class='tooltip-content'>234</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1479' href='#L1479'><span>1479:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>234</span>, <span class='None'>False</span>: <span class='covered-line'>277</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1480' href='#L1480'><pre>1480</pre></a></td><td class='covered-line'><pre>234</pre></td><td class='code'><pre>          MIB.add(MI.getOperand(I));</pre></td></tr><tr><td class='line-number'><a name='L1481' href='#L1481'><pre>1481</pre></a></td><td class='covered-line'><pre>283</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1482' href='#L1482'><pre>1482</pre></a></td><td class='covered-line'><pre>345</pre></td><td class='code'><pre>    MIB.addFrameIndex(FrameIndex).addImm(Offset);</pre></td></tr><tr><td class='line-number'><a name='L1483' href='#L1483'><pre>1483</pre></a></td><td class='covered-line'><pre>345</pre></td><td class='code'><pre>    if (MemDesc.TSFlags &amp; SystemZII::HasIndex)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1483' href='#L1483'><span>1483:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>340</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1484' href='#L1484'><pre>1484</pre></a></td><td class='covered-line'><pre>340</pre></td><td class='code'><pre>      MIB.addReg(0);</pre></td></tr><tr><td class='line-number'><a name='L1485' href='#L1485'><pre>1485</pre></a></td><td class='covered-line'><pre>345</pre></td><td class='code'><pre>    if (CCOperands) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1485' href='#L1485'><span>1485:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>340</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1486' href='#L1486'><pre>1486</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      unsigned CCValid = MI.getOperand(NumOps).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1487' href='#L1487'><pre>1487</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      unsigned CCMask = MI.getOperand(NumOps + 1).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1488' href='#L1488'><pre>1488</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      MIB.addImm(CCValid);</pre></td></tr><tr><td class='line-number'><a name='L1489' href='#L1489'><pre>1489</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      MIB.addImm(NeedsCommute ? <div class='tooltip'><span class='red'>CCMask ^ CCValid</span><span class='tooltip-content'>0</span></div> : CCMask);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1489' href='#L1489'><span>1489:18</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1490' href='#L1490'><pre>1490</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1491' href='#L1491'><pre>1491</pre></a></td><td class='covered-line'><pre>345</pre></td><td class='code'><pre>    if (MIB-&gt;definesRegister(SystemZ::CC, /*TRI=*/nullptr) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1491' href='#L1491'><span>1491:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>209</span>, <span class='None'>False</span>: <span class='covered-line'>136</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1492' href='#L1492'><pre>1492</pre></a></td><td class='covered-line'><pre>345</pre></td><td class='code'><pre>        <div class='tooltip'>(<span class='tooltip-content'>209</span></div><div class='tooltip'>!MI.definesRegister(SystemZ::CC, /*TRI=*/nullptr)<span class='tooltip-content'>209</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1492' href='#L1492'><span>1492:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30</span>, <span class='None'>False</span>: <span class='covered-line'>179</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1493' href='#L1493'><pre>1493</pre></a></td><td class='covered-line'><pre>209</pre></td><td class='code'><pre>         <div class='tooltip'>MI.registerDefIsDead(SystemZ::CC, /*TRI=*/nullptr)<span class='tooltip-content'>179</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1493' href='#L1493'><span>1493:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>93</span>, <span class='None'>False</span>: <span class='covered-line'>86</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1491'><span>1491:9</span></a></span>) to (<span class='line-number'><a href='#L1491'><span>1493:61</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1491:9)
     Condition C2 --> (1492:10)
     Condition C3 --> (1493:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  F  = F      }
  3 { T,  T,  -  = T      }
  4 { T,  F,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1494' href='#L1494'><pre>1494</pre></a></td><td class='covered-line'><pre>123</pre></td><td class='code'><pre>      MIB-&gt;addRegisterDead(SystemZ::CC, TRI);</pre></td></tr><tr><td class='line-number'><a name='L1495' href='#L1495'><pre>1495</pre></a></td><td class='covered-line'><pre>123</pre></td><td class='code'><pre>      if (CCLiveRange)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1495' href='#L1495'><span>1495:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>123</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1496' href='#L1496'><pre>1496</pre></a></td><td class='covered-line'><pre>123</pre></td><td class='code'><pre>        CCLiveRange-&gt;createDeadDef(MISlot, LIS-&gt;getVNInfoAllocator());</pre></td></tr><tr><td class='line-number'><a name='L1497' href='#L1497'><pre>1497</pre></a></td><td class='covered-line'><pre>123</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1498' href='#L1498'><pre>1498</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Constrain the register classes if converted from a vector opcode. The</pre></td></tr><tr><td class='line-number'><a name='L1499' href='#L1499'><pre>1499</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // allocated regs are in an FP reg-class per previous check above.</pre></td></tr><tr><td class='line-number'><a name='L1500' href='#L1500'><pre>1500</pre></a></td><td class='covered-line'><pre>345</pre></td><td class='code'><pre>    for (const MachineOperand &amp;MO : MIB-&gt;operands())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1500' href='#L1500'><span>1500:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.05k</span>, <span class='None'>False</span>: <span class='covered-line'>345</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1501' href='#L1501'><pre>1501</pre></a></td><td class='covered-line'><pre>2.05k</pre></td><td class='code'><pre>      if (MO.isReg() &amp;&amp; <div class='tooltip'>MO.getReg().isVirtual()<span class='tooltip-content'>1.35k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1501' href='#L1501'><span>1501:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>601</span>, <span class='None'>False</span>: <span class='covered-line'>1.45k</span>]
  Branch (<span class='line-number'><a name='L1501' href='#L1501'><span>1501:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.35k</span>, <span class='None'>False</span>: <span class='covered-line'>700</span>]
  Branch (<span class='line-number'><a name='L1501' href='#L1501'><span>1501:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>601</span>, <span class='None'>False</span>: <span class='covered-line'>752</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1501'><span>1501:11</span></a></span>) to (<span class='line-number'><a href='#L1501'><span>1501:48</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1501:11)
     Condition C2 --> (1501:25)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1502' href='#L1502'><pre>1502</pre></a></td><td class='covered-line'><pre>601</pre></td><td class='code'><pre>        Register Reg = MO.getReg();</pre></td></tr><tr><td class='line-number'><a name='L1503' href='#L1503'><pre>1503</pre></a></td><td class='covered-line'><pre>601</pre></td><td class='code'><pre>        if (MRI.getRegClass(Reg) == &amp;SystemZ::VR32BitRegClass)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1503' href='#L1503'><span>1503:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46</span>, <span class='None'>False</span>: <span class='covered-line'>555</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1504' href='#L1504'><pre>1504</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>          MRI.setRegClass(Reg, &amp;SystemZ::FP32BitRegClass);</pre></td></tr><tr><td class='line-number'><a name='L1505' href='#L1505'><pre>1505</pre></a></td><td class='covered-line'><pre>555</pre></td><td class='code'><pre>        else if (MRI.getRegClass(Reg) == &amp;SystemZ::VR64BitRegClass)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1505' href='#L1505'><span>1505:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>47</span>, <span class='None'>False</span>: <span class='covered-line'>508</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1506' href='#L1506'><pre>1506</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>          MRI.setRegClass(Reg, &amp;SystemZ::FP64BitRegClass);</pre></td></tr><tr><td class='line-number'><a name='L1507' href='#L1507'><pre>1507</pre></a></td><td class='covered-line'><pre>508</pre></td><td class='code'><pre>        else if (MRI.getRegClass(Reg) == &amp;SystemZ::VR128BitRegClass)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1507' href='#L1507'><span>1507:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>507</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1508' href='#L1508'><pre>1508</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>          MRI.setRegClass(Reg, &amp;SystemZ::VF128BitRegClass);</pre></td></tr><tr><td class='line-number'><a name='L1509' href='#L1509'><pre>1509</pre></a></td><td class='covered-line'><pre>601</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1510' href='#L1510'><pre>1510</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1511' href='#L1511'><pre>1511</pre></a></td><td class='covered-line'><pre>345</pre></td><td class='code'><pre>    transferDeadCC(&amp;MI, MIB);</pre></td></tr><tr><td class='line-number'><a name='L1512' href='#L1512'><pre>1512</pre></a></td><td class='covered-line'><pre>345</pre></td><td class='code'><pre>    transferMIFlag(&amp;MI, MIB, MachineInstr::NoSWrap);</pre></td></tr><tr><td class='line-number'><a name='L1513' href='#L1513'><pre>1513</pre></a></td><td class='covered-line'><pre>345</pre></td><td class='code'><pre>    transferMIFlag(&amp;MI, MIB, MachineInstr::NoFPExcept);</pre></td></tr><tr><td class='line-number'><a name='L1514' href='#L1514'><pre>1514</pre></a></td><td class='covered-line'><pre>345</pre></td><td class='code'><pre>    return MIB;</pre></td></tr><tr><td class='line-number'><a name='L1515' href='#L1515'><pre>1515</pre></a></td><td class='covered-line'><pre>345</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1516' href='#L1516'><pre>1516</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1517' href='#L1517'><pre>1517</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  return nullptr;</pre></td></tr><tr><td class='line-number'><a name='L1518' href='#L1518'><pre>1518</pre></a></td><td class='covered-line'><pre>360</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1519' href='#L1519'><pre>1519</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1520' href='#L1520'><pre>1520</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MachineInstr *SystemZInstrInfo::foldMemoryOperandImpl(</pre></td></tr><tr><td class='line-number'><a name='L1521' href='#L1521'><pre>1521</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineFunction &amp;MF, MachineInstr &amp;MI, ArrayRef&lt;unsigned&gt; Ops,</pre></td></tr><tr><td class='line-number'><a name='L1522' href='#L1522'><pre>1522</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineBasicBlock::iterator InsertPt, MachineInstr &amp;LoadMI,</pre></td></tr><tr><td class='line-number'><a name='L1523' href='#L1523'><pre>1523</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>    LiveIntervals *LIS) const {</pre></td></tr><tr><td class='line-number'><a name='L1524' href='#L1524'><pre>1524</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>  MachineRegisterInfo *MRI = &amp;MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L1525' href='#L1525'><pre>1525</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>  MachineBasicBlock *MBB = MI.getParent();</pre></td></tr><tr><td class='line-number'><a name='L1526' href='#L1526'><pre>1526</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1527' href='#L1527'><pre>1527</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // For reassociable FP operations, any loads have been purposefully left</pre></td></tr><tr><td class='line-number'><a name='L1528' href='#L1528'><pre>1528</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // unfolded so that MachineCombiner can do its work on reg/reg</pre></td></tr><tr><td class='line-number'><a name='L1529' href='#L1529'><pre>1529</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // opcodes. After that, as many loads as possible are now folded.</pre></td></tr><tr><td class='line-number'><a name='L1530' href='#L1530'><pre>1530</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: This may be beneficial with other opcodes as well as machine-sink</pre></td></tr><tr><td class='line-number'><a name='L1531' href='#L1531'><pre>1531</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // can move loads close to their user in a different MBB, which the isel</pre></td></tr><tr><td class='line-number'><a name='L1532' href='#L1532'><pre>1532</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // matcher did not see.</pre></td></tr><tr><td class='line-number'><a name='L1533' href='#L1533'><pre>1533</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>  unsigned LoadOpc = 0;</pre></td></tr><tr><td class='line-number'><a name='L1534' href='#L1534'><pre>1534</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>  unsigned RegMemOpcode = 0;</pre></td></tr><tr><td class='line-number'><a name='L1535' href='#L1535'><pre>1535</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>  const TargetRegisterClass *FPRC = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L1536' href='#L1536'><pre>1536</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>  RegMemOpcode = MI.getOpcode() == SystemZ::WFADB   ? <div class='tooltip'>SystemZ::ADB<span class='tooltip-content'>13</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1536' href='#L1536'><span>1536:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>1.39k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1537' href='#L1537'><pre>1537</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>                 : <div class='tooltip'>MI.getOpcode() == SystemZ::WFSDB<span class='tooltip-content'>1.39k</span></div> ? <div class='tooltip'>SystemZ::SDB<span class='tooltip-content'>5</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1537' href='#L1537'><span>1537:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>1.38k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1538' href='#L1538'><pre>1538</pre></a></td><td class='covered-line'><pre>1.39k</pre></td><td class='code'><pre>                 : <div class='tooltip'>MI.getOpcode() == SystemZ::WFMDB<span class='tooltip-content'>1.38k</span></div> ? <div class='tooltip'>SystemZ::MDB<span class='tooltip-content'>6</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1538' href='#L1538'><span>1538:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>1.38k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1539' href='#L1539'><pre>1539</pre></a></td><td class='covered-line'><pre>1.38k</pre></td><td class='code'><pre>                                                    : <div class='tooltip'>0<span class='tooltip-content'>1.38k</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L1540' href='#L1540'><pre>1540</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>  if (RegMemOpcode) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1540' href='#L1540'><span>1540:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>1.38k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1541' href='#L1541'><pre>1541</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    LoadOpc = SystemZ::VL64;</pre></td></tr><tr><td class='line-number'><a name='L1542' href='#L1542'><pre>1542</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    FPRC = &amp;SystemZ::FP64BitRegClass;</pre></td></tr><tr><td class='line-number'><a name='L1543' href='#L1543'><pre>1543</pre></a></td><td class='covered-line'><pre>1.38k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L1544' href='#L1544'><pre>1544</pre></a></td><td class='covered-line'><pre>1.38k</pre></td><td class='code'><pre>    RegMemOpcode = MI.getOpcode() == SystemZ::WFASB   ? <div class='tooltip'>SystemZ::AEB<span class='tooltip-content'>9</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1544' href='#L1544'><span>1544:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>1.37k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1545' href='#L1545'><pre>1545</pre></a></td><td class='covered-line'><pre>1.38k</pre></td><td class='code'><pre>                   : <div class='tooltip'>MI.getOpcode() == SystemZ::WFSSB<span class='tooltip-content'>1.37k</span></div> ? <div class='tooltip'>SystemZ::SEB<span class='tooltip-content'>5</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1545' href='#L1545'><span>1545:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>1.36k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1546' href='#L1546'><pre>1546</pre></a></td><td class='covered-line'><pre>1.37k</pre></td><td class='code'><pre>                   : <div class='tooltip'>MI.getOpcode() == SystemZ::WFMSB<span class='tooltip-content'>1.36k</span></div> ? <div class='tooltip'>SystemZ::MEEB<span class='tooltip-content'>6</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1546' href='#L1546'><span>1546:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>1.36k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1547' href='#L1547'><pre>1547</pre></a></td><td class='covered-line'><pre>1.36k</pre></td><td class='code'><pre>                                                      : <div class='tooltip'>0<span class='tooltip-content'>1.36k</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L1548' href='#L1548'><pre>1548</pre></a></td><td class='covered-line'><pre>1.38k</pre></td><td class='code'><pre>    if (RegMemOpcode) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1548' href='#L1548'><span>1548:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>1.36k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1549' href='#L1549'><pre>1549</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      LoadOpc = SystemZ::VL32;</pre></td></tr><tr><td class='line-number'><a name='L1550' href='#L1550'><pre>1550</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      FPRC = &amp;SystemZ::FP32BitRegClass;</pre></td></tr><tr><td class='line-number'><a name='L1551' href='#L1551'><pre>1551</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1552' href='#L1552'><pre>1552</pre></a></td><td class='covered-line'><pre>1.38k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1553' href='#L1553'><pre>1553</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>  if (!RegMemOpcode || <div class='tooltip'>LoadMI.getOpcode() != LoadOpc<span class='tooltip-content'>44</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1553' href='#L1553'><span>1553:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.36k</span>, <span class='None'>False</span>: <span class='covered-line'>44</span>]
  Branch (<span class='line-number'><a name='L1553' href='#L1553'><span>1553:24</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>44</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1553'><span>1553:7</span></a></span>) to (<span class='line-number'><a href='#L1553'><span>1553:53</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1553:7)
     Condition C2 --> (1553:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1554' href='#L1554'><pre>1554</pre></a></td><td class='covered-line'><pre>1.36k</pre></td><td class='code'><pre>    return nullptr;</pre></td></tr><tr><td class='line-number'><a name='L1555' href='#L1555'><pre>1555</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1556' href='#L1556'><pre>1556</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If RegMemOpcode clobbers CC, first make sure CC is not live at this point.</pre></td></tr><tr><td class='line-number'><a name='L1557' href='#L1557'><pre>1557</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>  if (get(RegMemOpcode).hasImplicitDefOfPhysReg(SystemZ::CC)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1557' href='#L1557'><span>1557:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1558' href='#L1558'><pre>1558</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>    assert(LoadMI.getParent() == MI.getParent() &amp;&amp; &quot;Assuming a local fold.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1559' href='#L1559'><pre>1559</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>    assert(LoadMI != InsertPt &amp;&amp; &quot;Assuming InsertPt not to be first in MBB.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1560' href='#L1560'><pre>1560</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>    for (MachineBasicBlock::iterator MII = std::prev(InsertPt);;</pre></td></tr><tr><td class='line-number'><a name='L1561' href='#L1561'><pre>1561</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>         <div class='tooltip'>--MII<span class='tooltip-content'>72</span></div>) {</pre></td></tr><tr><td class='line-number'><a name='L1562' href='#L1562'><pre>1562</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>      if (MII-&gt;definesRegister(SystemZ::CC, /*TRI=*/nullptr)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1562' href='#L1562'><span>1562:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>86</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1563' href='#L1563'><pre>1563</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>        if (!MII-&gt;registerDefIsDead(SystemZ::CC, /*TRI=*/nullptr))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1563' href='#L1563'><span>1563:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1564' href='#L1564'><pre>1564</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>          return nullptr;</pre></td></tr><tr><td class='line-number'><a name='L1565' href='#L1565'><pre>1565</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L1566' href='#L1566'><pre>1566</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1567' href='#L1567'><pre>1567</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>      if (MII == MBB-&gt;begin()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1567' href='#L1567'><span>1567:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>72</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1568' href='#L1568'><pre>1568</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>        if (MBB-&gt;isLiveIn(SystemZ::CC))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1568' href='#L1568'><span>1568:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1569' href='#L1569'><pre>1569</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>          return nullptr;</pre></td></tr><tr><td class='line-number'><a name='L1570' href='#L1570'><pre>1570</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L1571' href='#L1571'><pre>1571</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1572' href='#L1572'><pre>1572</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1573' href='#L1573'><pre>1573</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1574' href='#L1574'><pre>1574</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1575' href='#L1575'><pre>1575</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>  Register FoldAsLoadDefReg = LoadMI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1576' href='#L1576'><pre>1576</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>  if (Ops.size() != 1 || FoldAsLoadDefReg != MI.getOperand(Ops[0]).getReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1576' href='#L1576'><span>1576:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>40</span>]
  Branch (<span class='line-number'><a name='L1576' href='#L1576'><span>1576:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>40</span>]
  Branch (<span class='line-number'><a name='L1576' href='#L1576'><span>1576:26</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>40</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1576'><span>1576:7</span></a></span>) to (<span class='line-number'><a href='#L1576'><span>1576:76</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1576:7)
     Condition C2 --> (1576:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1577' href='#L1577'><pre>1577</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return nullptr</span>;</pre></td></tr><tr><td class='line-number'><a name='L1578' href='#L1578'><pre>1578</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>  Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1579' href='#L1579'><pre>1579</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>  MachineOperand LHS = MI.getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L1580' href='#L1580'><pre>1580</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>  MachineOperand RHS = MI.getOperand(2);</pre></td></tr><tr><td class='line-number'><a name='L1581' href='#L1581'><pre>1581</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>  MachineOperand &amp;RegMO = RHS.getReg() == FoldAsLoadDefReg ? <div class='tooltip'>LHS<span class='tooltip-content'>16</span></div> : <div class='tooltip'>RHS<span class='tooltip-content'>24</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1581' href='#L1581'><span>1581:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1582' href='#L1582'><pre>1582</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>  if ((RegMemOpcode == SystemZ::SDB || <div class='tooltip'>RegMemOpcode == SystemZ::SEB<span class='tooltip-content'>35</span></div>) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1582' href='#L1582'><span>1582:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>36</span>]
  Branch (<span class='line-number'><a name='L1582' href='#L1582'><span>1582:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>35</span>]
  Branch (<span class='line-number'><a name='L1582' href='#L1582'><span>1582:40</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>30</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1583' href='#L1583'><pre>1583</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>      <div class='tooltip'>FoldAsLoadDefReg != RHS.getReg()<span class='tooltip-content'>10</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1583' href='#L1583'><span>1583:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1582'><span>1582:7</span></a></span>) to (<span class='line-number'><a href='#L1582'><span>1583:39</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1582:8)
     Condition C2 --> (1582:40)
     Condition C3 --> (1583:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  -  = F      }
  2 { T,  -,  F  = F      }
  3 { T,  -,  T  = T      }
  4 { F,  T,  F  = F      }
  5 { F,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (1,5)
  C3-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1584' href='#L1584'><pre>1584</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    return nullptr;</pre></td></tr><tr><td class='line-number'><a name='L1585' href='#L1585'><pre>1585</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1586' href='#L1586'><pre>1586</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  MachineOperand &amp;Base = LoadMI.getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L1587' href='#L1587'><pre>1587</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  MachineOperand &amp;Disp = LoadMI.getOperand(2);</pre></td></tr><tr><td class='line-number'><a name='L1588' href='#L1588'><pre>1588</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  MachineOperand &amp;Indx = LoadMI.getOperand(3);</pre></td></tr><tr><td class='line-number'><a name='L1589' href='#L1589'><pre>1589</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  MachineInstrBuilder MIB =</pre></td></tr><tr><td class='line-number'><a name='L1590' href='#L1590'><pre>1590</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>      BuildMI(*MI.getParent(), InsertPt, MI.getDebugLoc(), get(RegMemOpcode), DstReg)</pre></td></tr><tr><td class='line-number'><a name='L1591' href='#L1591'><pre>1591</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>          .add(RegMO)</pre></td></tr><tr><td class='line-number'><a name='L1592' href='#L1592'><pre>1592</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>          .add(Base)</pre></td></tr><tr><td class='line-number'><a name='L1593' href='#L1593'><pre>1593</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>          .add(Disp)</pre></td></tr><tr><td class='line-number'><a name='L1594' href='#L1594'><pre>1594</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>          .add(Indx);</pre></td></tr><tr><td class='line-number'><a name='L1595' href='#L1595'><pre>1595</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  MIB-&gt;addRegisterDead(SystemZ::CC, &amp;RI);</pre></td></tr><tr><td class='line-number'><a name='L1596' href='#L1596'><pre>1596</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  MRI-&gt;setRegClass(DstReg, FPRC);</pre></td></tr><tr><td class='line-number'><a name='L1597' href='#L1597'><pre>1597</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  MRI-&gt;setRegClass(RegMO.getReg(), FPRC);</pre></td></tr><tr><td class='line-number'><a name='L1598' href='#L1598'><pre>1598</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  transferMIFlag(&amp;MI, MIB, MachineInstr::NoFPExcept);</pre></td></tr><tr><td class='line-number'><a name='L1599' href='#L1599'><pre>1599</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1600' href='#L1600'><pre>1600</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  return MIB;</pre></td></tr><tr><td class='line-number'><a name='L1601' href='#L1601'><pre>1601</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1602' href='#L1602'><pre>1602</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1603' href='#L1603'><pre>1603</pre></a></td><td class='covered-line'><pre>26.5k</pre></td><td class='code'><pre>bool SystemZInstrInfo::expandPostRAPseudo(MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L1604' href='#L1604'><pre>1604</pre></a></td><td class='covered-line'><pre>26.5k</pre></td><td class='code'><pre>  switch (MI.getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L1605' href='#L1605'><pre>1605</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case SystemZ::L128:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1605' href='#L1605'><span>1605:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>26.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1606' href='#L1606'><pre>1606</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    splitMove(MI, SystemZ::LG);</pre></td></tr><tr><td class='line-number'><a name='L1607' href='#L1607'><pre>1607</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1608' href='#L1608'><pre>1608</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1609' href='#L1609'><pre>1609</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  case SystemZ::ST128:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1609' href='#L1609'><span>1609:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>26.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1610' href='#L1610'><pre>1610</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    splitMove(MI, SystemZ::STG);</pre></td></tr><tr><td class='line-number'><a name='L1611' href='#L1611'><pre>1611</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1612' href='#L1612'><pre>1612</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1613' href='#L1613'><pre>1613</pre></a></td><td class='covered-line'><pre>292</pre></td><td class='code'><pre>  case SystemZ::LX:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1613' href='#L1613'><span>1613:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>292</span>, <span class='None'>False</span>: <span class='covered-line'>26.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1614' href='#L1614'><pre>1614</pre></a></td><td class='covered-line'><pre>292</pre></td><td class='code'><pre>    splitMove(MI, SystemZ::LD);</pre></td></tr><tr><td class='line-number'><a name='L1615' href='#L1615'><pre>1615</pre></a></td><td class='covered-line'><pre>292</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1616' href='#L1616'><pre>1616</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1617' href='#L1617'><pre>1617</pre></a></td><td class='covered-line'><pre>353</pre></td><td class='code'><pre>  case SystemZ::STX:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1617' href='#L1617'><span>1617:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>353</span>, <span class='None'>False</span>: <span class='covered-line'>26.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1618' href='#L1618'><pre>1618</pre></a></td><td class='covered-line'><pre>353</pre></td><td class='code'><pre>    splitMove(MI, SystemZ::STD);</pre></td></tr><tr><td class='line-number'><a name='L1619' href='#L1619'><pre>1619</pre></a></td><td class='covered-line'><pre>353</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1620' href='#L1620'><pre>1620</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1621' href='#L1621'><pre>1621</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>  case SystemZ::LBMux:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1621' href='#L1621'><span>1621:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>26.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1622' href='#L1622'><pre>1622</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>    expandRXYPseudo(MI, SystemZ::LB, SystemZ::LBH);</pre></td></tr><tr><td class='line-number'><a name='L1623' href='#L1623'><pre>1623</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1624' href='#L1624'><pre>1624</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1625' href='#L1625'><pre>1625</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>  case SystemZ::LHMux:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1625' href='#L1625'><span>1625:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19</span>, <span class='None'>False</span>: <span class='covered-line'>26.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1626' href='#L1626'><pre>1626</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>    expandRXYPseudo(MI, SystemZ::LH, SystemZ::LHH);</pre></td></tr><tr><td class='line-number'><a name='L1627' href='#L1627'><pre>1627</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1628' href='#L1628'><pre>1628</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1629' href='#L1629'><pre>1629</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>  case SystemZ::LLCRMux:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1629' href='#L1629'><span>1629:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>81</span>, <span class='None'>False</span>: <span class='covered-line'>26.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1630' href='#L1630'><pre>1630</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>    expandZExtPseudo(MI, SystemZ::LLCR, 8);</pre></td></tr><tr><td class='line-number'><a name='L1631' href='#L1631'><pre>1631</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1632' href='#L1632'><pre>1632</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1633' href='#L1633'><pre>1633</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  case SystemZ::LLHRMux:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1633' href='#L1633'><span>1633:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70</span>, <span class='None'>False</span>: <span class='covered-line'>26.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1634' href='#L1634'><pre>1634</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    expandZExtPseudo(MI, SystemZ::LLHR, 16);</pre></td></tr><tr><td class='line-number'><a name='L1635' href='#L1635'><pre>1635</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1636' href='#L1636'><pre>1636</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1637' href='#L1637'><pre>1637</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>  case SystemZ::LLCMux:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1637' href='#L1637'><span>1637:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29</span>, <span class='None'>False</span>: <span class='covered-line'>26.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1638' href='#L1638'><pre>1638</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>    expandRXYPseudo(MI, SystemZ::LLC, SystemZ::LLCH);</pre></td></tr><tr><td class='line-number'><a name='L1639' href='#L1639'><pre>1639</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1640' href='#L1640'><pre>1640</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1641' href='#L1641'><pre>1641</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  case SystemZ::LLHMux:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1641' href='#L1641'><span>1641:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>26.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1642' href='#L1642'><pre>1642</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    expandRXYPseudo(MI, SystemZ::LLH, SystemZ::LLHH);</pre></td></tr><tr><td class='line-number'><a name='L1643' href='#L1643'><pre>1643</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1644' href='#L1644'><pre>1644</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1645' href='#L1645'><pre>1645</pre></a></td><td class='covered-line'><pre>221</pre></td><td class='code'><pre>  case SystemZ::LMux:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1645' href='#L1645'><span>1645:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>221</span>, <span class='None'>False</span>: <span class='covered-line'>26.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1646' href='#L1646'><pre>1646</pre></a></td><td class='covered-line'><pre>221</pre></td><td class='code'><pre>    expandRXYPseudo(MI, SystemZ::L, SystemZ::LFH);</pre></td></tr><tr><td class='line-number'><a name='L1647' href='#L1647'><pre>1647</pre></a></td><td class='covered-line'><pre>221</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1648' href='#L1648'><pre>1648</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1649' href='#L1649'><pre>1649</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  case SystemZ::LOCMux:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1649' href='#L1649'><span>1649:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>26.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1650' href='#L1650'><pre>1650</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    expandLOCPseudo(MI, SystemZ::LOC, SystemZ::LOCFH);</pre></td></tr><tr><td class='line-number'><a name='L1651' href='#L1651'><pre>1651</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1652' href='#L1652'><pre>1652</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1653' href='#L1653'><pre>1653</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>  case SystemZ::LOCHIMux:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1653' href='#L1653'><span>1653:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>79</span>, <span class='None'>False</span>: <span class='covered-line'>26.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1654' href='#L1654'><pre>1654</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>    expandLOCPseudo(MI, SystemZ::LOCHI, SystemZ::LOCHHI);</pre></td></tr><tr><td class='line-number'><a name='L1655' href='#L1655'><pre>1655</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1656' href='#L1656'><pre>1656</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1657' href='#L1657'><pre>1657</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  case SystemZ::STCMux:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1657' href='#L1657'><span>1657:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>26.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1658' href='#L1658'><pre>1658</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>    expandRXYPseudo(MI, SystemZ::STC, SystemZ::STCH);</pre></td></tr><tr><td class='line-number'><a name='L1659' href='#L1659'><pre>1659</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1660' href='#L1660'><pre>1660</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1661' href='#L1661'><pre>1661</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>  case SystemZ::STHMux:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1661' href='#L1661'><span>1661:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>26.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1662' href='#L1662'><pre>1662</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    expandRXYPseudo(MI, SystemZ::STH, SystemZ::STHH);</pre></td></tr><tr><td class='line-number'><a name='L1663' href='#L1663'><pre>1663</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1664' href='#L1664'><pre>1664</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1665' href='#L1665'><pre>1665</pre></a></td><td class='covered-line'><pre>302</pre></td><td class='code'><pre>  case SystemZ::STMux:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1665' href='#L1665'><span>1665:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>302</span>, <span class='None'>False</span>: <span class='covered-line'>26.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1666' href='#L1666'><pre>1666</pre></a></td><td class='covered-line'><pre>302</pre></td><td class='code'><pre>    expandRXYPseudo(MI, SystemZ::ST, SystemZ::STFH);</pre></td></tr><tr><td class='line-number'><a name='L1667' href='#L1667'><pre>1667</pre></a></td><td class='covered-line'><pre>302</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1668' href='#L1668'><pre>1668</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1669' href='#L1669'><pre>1669</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  case SystemZ::STOCMux:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1669' href='#L1669'><span>1669:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>26.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1670' href='#L1670'><pre>1670</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    expandLOCPseudo(MI, SystemZ::STOC, SystemZ::STOCFH);</pre></td></tr><tr><td class='line-number'><a name='L1671' href='#L1671'><pre>1671</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1672' href='#L1672'><pre>1672</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1673' href='#L1673'><pre>1673</pre></a></td><td class='covered-line'><pre>247</pre></td><td class='code'><pre>  case SystemZ::LHIMux:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1673' href='#L1673'><span>1673:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>247</span>, <span class='None'>False</span>: <span class='covered-line'>26.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1674' href='#L1674'><pre>1674</pre></a></td><td class='covered-line'><pre>247</pre></td><td class='code'><pre>    expandRIPseudo(MI, SystemZ::LHI, SystemZ::IIHF, true);</pre></td></tr><tr><td class='line-number'><a name='L1675' href='#L1675'><pre>1675</pre></a></td><td class='covered-line'><pre>247</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1676' href='#L1676'><pre>1676</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1677' href='#L1677'><pre>1677</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  case SystemZ::IIFMux:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1677' href='#L1677'><span>1677:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30</span>, <span class='None'>False</span>: <span class='covered-line'>26.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1678' href='#L1678'><pre>1678</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    expandRIPseudo(MI, SystemZ::IILF, SystemZ::IIHF, false);</pre></td></tr><tr><td class='line-number'><a name='L1679' href='#L1679'><pre>1679</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1680' href='#L1680'><pre>1680</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1681' href='#L1681'><pre>1681</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case SystemZ::IILMux:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1681' href='#L1681'><span>1681:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>26.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1682' href='#L1682'><pre>1682</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    expandRIPseudo(MI, SystemZ::IILL, SystemZ::IIHL, false);</pre></td></tr><tr><td class='line-number'><a name='L1683' href='#L1683'><pre>1683</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1684' href='#L1684'><pre>1684</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1685' href='#L1685'><pre>1685</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case SystemZ::IIHMux:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1685' href='#L1685'><span>1685:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>26.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1686' href='#L1686'><pre>1686</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    expandRIPseudo(MI, SystemZ::IILH, SystemZ::IIHH, false);</pre></td></tr><tr><td class='line-number'><a name='L1687' href='#L1687'><pre>1687</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1688' href='#L1688'><pre>1688</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1689' href='#L1689'><pre>1689</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  case SystemZ::NIFMux:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1689' href='#L1689'><span>1689:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25</span>, <span class='None'>False</span>: <span class='covered-line'>26.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1690' href='#L1690'><pre>1690</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>    expandRIPseudo(MI, SystemZ::NILF, SystemZ::NIHF, false);</pre></td></tr><tr><td class='line-number'><a name='L1691' href='#L1691'><pre>1691</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1692' href='#L1692'><pre>1692</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1693' href='#L1693'><pre>1693</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  case SystemZ::NILMux:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1693' href='#L1693'><span>1693:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>26.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1694' href='#L1694'><pre>1694</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    expandRIPseudo(MI, SystemZ::NILL, SystemZ::NIHL, false);</pre></td></tr><tr><td class='line-number'><a name='L1695' href='#L1695'><pre>1695</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1696' href='#L1696'><pre>1696</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1697' href='#L1697'><pre>1697</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  case SystemZ::NIHMux:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1697' href='#L1697'><span>1697:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>26.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1698' href='#L1698'><pre>1698</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    expandRIPseudo(MI, SystemZ::NILH, SystemZ::NIHH, false);</pre></td></tr><tr><td class='line-number'><a name='L1699' href='#L1699'><pre>1699</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1700' href='#L1700'><pre>1700</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1701' href='#L1701'><pre>1701</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case SystemZ::OIFMux:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1701' href='#L1701'><span>1701:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>26.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1702' href='#L1702'><pre>1702</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    expandRIPseudo(MI, SystemZ::OILF, SystemZ::OIHF, false);</pre></td></tr><tr><td class='line-number'><a name='L1703' href='#L1703'><pre>1703</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1704' href='#L1704'><pre>1704</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1705' href='#L1705'><pre>1705</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  case SystemZ::OILMux:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1705' href='#L1705'><span>1705:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>26.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1706' href='#L1706'><pre>1706</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    expandRIPseudo(MI, SystemZ::OILL, SystemZ::OIHL, false);</pre></td></tr><tr><td class='line-number'><a name='L1707' href='#L1707'><pre>1707</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1708' href='#L1708'><pre>1708</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1709' href='#L1709'><pre>1709</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  case SystemZ::OIHMux:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1709' href='#L1709'><span>1709:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>26.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1710' href='#L1710'><pre>1710</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    expandRIPseudo(MI, SystemZ::OILH, SystemZ::OIHH, false);</pre></td></tr><tr><td class='line-number'><a name='L1711' href='#L1711'><pre>1711</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1712' href='#L1712'><pre>1712</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1713' href='#L1713'><pre>1713</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>  case SystemZ::XIFMux:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1713' href='#L1713'><span>1713:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19</span>, <span class='None'>False</span>: <span class='covered-line'>26.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1714' href='#L1714'><pre>1714</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>    expandRIPseudo(MI, SystemZ::XILF, SystemZ::XIHF, false);</pre></td></tr><tr><td class='line-number'><a name='L1715' href='#L1715'><pre>1715</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1716' href='#L1716'><pre>1716</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1717' href='#L1717'><pre>1717</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>  case SystemZ::TMLMux:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1717' href='#L1717'><span>1717:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>41</span>, <span class='None'>False</span>: <span class='covered-line'>26.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1718' href='#L1718'><pre>1718</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>    expandRIPseudo(MI, SystemZ::TMLL, SystemZ::TMHL, false);</pre></td></tr><tr><td class='line-number'><a name='L1719' href='#L1719'><pre>1719</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1720' href='#L1720'><pre>1720</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1721' href='#L1721'><pre>1721</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  case SystemZ::TMHMux:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1721' href='#L1721'><span>1721:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>26.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1722' href='#L1722'><pre>1722</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    expandRIPseudo(MI, SystemZ::TMLH, SystemZ::TMHH, false);</pre></td></tr><tr><td class='line-number'><a name='L1723' href='#L1723'><pre>1723</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1724' href='#L1724'><pre>1724</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1725' href='#L1725'><pre>1725</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  case SystemZ::AHIMux:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1725' href='#L1725'><span>1725:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>26.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1726' href='#L1726'><pre>1726</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    expandRIPseudo(MI, SystemZ::AHI, SystemZ::AIH, false);</pre></td></tr><tr><td class='line-number'><a name='L1727' href='#L1727'><pre>1727</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1728' href='#L1728'><pre>1728</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1729' href='#L1729'><pre>1729</pre></a></td><td class='covered-line'><pre>73</pre></td><td class='code'><pre>  case SystemZ::AHIMuxK:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1729' href='#L1729'><span>1729:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>73</span>, <span class='None'>False</span>: <span class='covered-line'>26.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1730' href='#L1730'><pre>1730</pre></a></td><td class='covered-line'><pre>73</pre></td><td class='code'><pre>    expandRIEPseudo(MI, SystemZ::AHI, SystemZ::AHIK, SystemZ::AIH);</pre></td></tr><tr><td class='line-number'><a name='L1731' href='#L1731'><pre>1731</pre></a></td><td class='covered-line'><pre>73</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1732' href='#L1732'><pre>1732</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1733' href='#L1733'><pre>1733</pre></a></td><td class='covered-line'><pre>101</pre></td><td class='code'><pre>  case SystemZ::AFIMux:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1733' href='#L1733'><span>1733:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>101</span>, <span class='None'>False</span>: <span class='covered-line'>26.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1734' href='#L1734'><pre>1734</pre></a></td><td class='covered-line'><pre>101</pre></td><td class='code'><pre>    expandRIPseudo(MI, SystemZ::AFI, SystemZ::AIH, false);</pre></td></tr><tr><td class='line-number'><a name='L1735' href='#L1735'><pre>1735</pre></a></td><td class='covered-line'><pre>101</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1736' href='#L1736'><pre>1736</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1737' href='#L1737'><pre>1737</pre></a></td><td class='covered-line'><pre>217</pre></td><td class='code'><pre>  case SystemZ::CHIMux:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1737' href='#L1737'><span>1737:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>217</span>, <span class='None'>False</span>: <span class='covered-line'>26.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1738' href='#L1738'><pre>1738</pre></a></td><td class='covered-line'><pre>217</pre></td><td class='code'><pre>    expandRIPseudo(MI, SystemZ::CHI, SystemZ::CIH, false);</pre></td></tr><tr><td class='line-number'><a name='L1739' href='#L1739'><pre>1739</pre></a></td><td class='covered-line'><pre>217</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1740' href='#L1740'><pre>1740</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1741' href='#L1741'><pre>1741</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  case SystemZ::CFIMux:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1741' href='#L1741'><span>1741:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>26.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1742' href='#L1742'><pre>1742</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    expandRIPseudo(MI, SystemZ::CFI, SystemZ::CIH, false);</pre></td></tr><tr><td class='line-number'><a name='L1743' href='#L1743'><pre>1743</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1744' href='#L1744'><pre>1744</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1745' href='#L1745'><pre>1745</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>  case SystemZ::CLFIMux:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1745' href='#L1745'><span>1745:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>110</span>, <span class='None'>False</span>: <span class='covered-line'>26.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1746' href='#L1746'><pre>1746</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>    expandRIPseudo(MI, SystemZ::CLFI, SystemZ::CLIH, false);</pre></td></tr><tr><td class='line-number'><a name='L1747' href='#L1747'><pre>1747</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1748' href='#L1748'><pre>1748</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1749' href='#L1749'><pre>1749</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case SystemZ::CMux:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1749' href='#L1749'><span>1749:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>26.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1750' href='#L1750'><pre>1750</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    expandRXYPseudo(MI, SystemZ::C, SystemZ::CHF);</pre></td></tr><tr><td class='line-number'><a name='L1751' href='#L1751'><pre>1751</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1752' href='#L1752'><pre>1752</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1753' href='#L1753'><pre>1753</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  case SystemZ::CLMux:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1753' href='#L1753'><span>1753:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>26.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1754' href='#L1754'><pre>1754</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    expandRXYPseudo(MI, SystemZ::CL, SystemZ::CLHF);</pre></td></tr><tr><td class='line-number'><a name='L1755' href='#L1755'><pre>1755</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1756' href='#L1756'><pre>1756</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1757' href='#L1757'><pre>1757</pre></a></td><td class='covered-line'><pre>161</pre></td><td class='code'><pre>  case SystemZ::RISBMux: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1757' href='#L1757'><span>1757:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>161</span>, <span class='None'>False</span>: <span class='covered-line'>26.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1758' href='#L1758'><pre>1758</pre></a></td><td class='covered-line'><pre>161</pre></td><td class='code'><pre>    bool DestIsHigh = SystemZ::isHighReg(MI.getOperand(0).getReg());</pre></td></tr><tr><td class='line-number'><a name='L1759' href='#L1759'><pre>1759</pre></a></td><td class='covered-line'><pre>161</pre></td><td class='code'><pre>    bool SrcIsHigh = SystemZ::isHighReg(MI.getOperand(2).getReg());</pre></td></tr><tr><td class='line-number'><a name='L1760' href='#L1760'><pre>1760</pre></a></td><td class='covered-line'><pre>161</pre></td><td class='code'><pre>    if (SrcIsHigh == DestIsHigh)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1760' href='#L1760'><span>1760:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>155</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1761' href='#L1761'><pre>1761</pre></a></td><td class='covered-line'><pre>155</pre></td><td class='code'><pre>      MI.setDesc(get(DestIsHigh ? <div class='tooltip'>SystemZ::RISBHH<span class='tooltip-content'>3</span></div> : <div class='tooltip'>SystemZ::RISBLL<span class='tooltip-content'>152</span></div>));</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1761' href='#L1761'><span>1761:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>152</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1762' href='#L1762'><pre>1762</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    else {</pre></td></tr><tr><td class='line-number'><a name='L1763' href='#L1763'><pre>1763</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      MI.setDesc(get(DestIsHigh ? <div class='tooltip'>SystemZ::RISBHL<span class='tooltip-content'>3</span></div> : <div class='tooltip'>SystemZ::RISBLH<span class='tooltip-content'>3</span></div>));</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1763' href='#L1763'><span>1763:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1764' href='#L1764'><pre>1764</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      MI.getOperand(5).setImm(MI.getOperand(5).getImm() ^ 32);</pre></td></tr><tr><td class='line-number'><a name='L1765' href='#L1765'><pre>1765</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1766' href='#L1766'><pre>1766</pre></a></td><td class='covered-line'><pre>161</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1767' href='#L1767'><pre>1767</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1768' href='#L1768'><pre>1768</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1769' href='#L1769'><pre>1769</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>  case SystemZ::ADJDYNALLOC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1769' href='#L1769'><span>1769:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>57</span>, <span class='None'>False</span>: <span class='covered-line'>26.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1770' href='#L1770'><pre>1770</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>    splitAdjDynAlloc(MI);</pre></td></tr><tr><td class='line-number'><a name='L1771' href='#L1771'><pre>1771</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1772' href='#L1772'><pre>1772</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1773' href='#L1773'><pre>1773</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case TargetOpcode::LOAD_STACK_GUARD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1773' href='#L1773'><span>1773:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>26.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1774' href='#L1774'><pre>1774</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    expandLoadStackGuard(&amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L1775' href='#L1775'><pre>1775</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1776' href='#L1776'><pre>1776</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1777' href='#L1777'><pre>1777</pre></a></td><td class='covered-line'><pre>23.8k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1777' href='#L1777'><span>1777:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23.8k</span>, <span class='None'>False</span>: <span class='covered-line'>2.71k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1778' href='#L1778'><pre>1778</pre></a></td><td class='covered-line'><pre>23.8k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1779' href='#L1779'><pre>1779</pre></a></td><td class='covered-line'><pre>26.5k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1780' href='#L1780'><pre>1780</pre></a></td><td class='covered-line'><pre>26.5k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1781' href='#L1781'><pre>1781</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1782' href='#L1782'><pre>1782</pre></a></td><td class='covered-line'><pre>72.6k</pre></td><td class='code'><pre>unsigned SystemZInstrInfo::getInstSizeInBytes(const MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L1783' href='#L1783'><pre>1783</pre></a></td><td class='covered-line'><pre>72.6k</pre></td><td class='code'><pre>  if (MI.isInlineAsm()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1783' href='#L1783'><span>1783:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>654</span>, <span class='None'>False</span>: <span class='covered-line'>72.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1784' href='#L1784'><pre>1784</pre></a></td><td class='covered-line'><pre>654</pre></td><td class='code'><pre>    const MachineFunction *MF = MI.getParent()-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L1785' href='#L1785'><pre>1785</pre></a></td><td class='covered-line'><pre>654</pre></td><td class='code'><pre>    const char *AsmStr = MI.getOperand(0).getSymbolName();</pre></td></tr><tr><td class='line-number'><a name='L1786' href='#L1786'><pre>1786</pre></a></td><td class='covered-line'><pre>654</pre></td><td class='code'><pre>    return getInlineAsmLength(AsmStr, *MF-&gt;getTarget().getMCAsmInfo());</pre></td></tr><tr><td class='line-number'><a name='L1787' href='#L1787'><pre>1787</pre></a></td><td class='covered-line'><pre>654</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1788' href='#L1788'><pre>1788</pre></a></td><td class='covered-line'><pre>72.0k</pre></td><td class='code'><pre>  else if (MI.getOpcode() == SystemZ::PATCHPOINT)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1788' href='#L1788'><span>1788:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29</span>, <span class='None'>False</span>: <span class='covered-line'>71.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1789' href='#L1789'><pre>1789</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>    return PatchPointOpers(&amp;MI).getNumPatchBytes();</pre></td></tr><tr><td class='line-number'><a name='L1790' href='#L1790'><pre>1790</pre></a></td><td class='covered-line'><pre>71.9k</pre></td><td class='code'><pre>  else if (MI.getOpcode() == SystemZ::STACKMAP)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1790' href='#L1790'><span>1790:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31</span>, <span class='None'>False</span>: <span class='covered-line'>71.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1791' href='#L1791'><pre>1791</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>    return MI.getOperand(1).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1792' href='#L1792'><pre>1792</pre></a></td><td class='covered-line'><pre>71.9k</pre></td><td class='code'><pre>  else if (MI.getOpcode() == SystemZ::FENTRY_CALL)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1792' href='#L1792'><span>1792:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>71.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1793' href='#L1793'><pre>1793</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    return 6;</pre></td></tr><tr><td class='line-number'><a name='L1794' href='#L1794'><pre>1794</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1795' href='#L1795'><pre>1795</pre></a></td><td class='covered-line'><pre>71.9k</pre></td><td class='code'><pre>  return MI.getDesc().getSize();</pre></td></tr><tr><td class='line-number'><a name='L1796' href='#L1796'><pre>1796</pre></a></td><td class='covered-line'><pre>72.6k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1797' href='#L1797'><pre>1797</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1798' href='#L1798'><pre>1798</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>SystemZII::Branch</pre></td></tr><tr><td class='line-number'><a name='L1799' href='#L1799'><pre>1799</pre></a></td><td class='covered-line'><pre>78.5k</pre></td><td class='code'><pre>SystemZInstrInfo::getBranchInfo(const MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L1800' href='#L1800'><pre>1800</pre></a></td><td class='covered-line'><pre>78.5k</pre></td><td class='code'><pre>  switch (MI.getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L1801' href='#L1801'><pre>1801</pre></a></td><td class='covered-line'><pre>129</pre></td><td class='code'><pre>  case SystemZ::BR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1801' href='#L1801'><span>1801:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>129</span>, <span class='None'>False</span>: <span class='covered-line'>78.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1802' href='#L1802'><pre>1802</pre></a></td><td class='covered-line'><pre>332</pre></td><td class='code'><pre>  case SystemZ::BI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1802' href='#L1802'><span>1802:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>203</span>, <span class='None'>False</span>: <span class='covered-line'>78.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1803' href='#L1803'><pre>1803</pre></a></td><td class='covered-line'><pre>13.7k</pre></td><td class='code'><pre>  case SystemZ::J:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1803' href='#L1803'><span>1803:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.4k</span>, <span class='None'>False</span>: <span class='covered-line'>65.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1804' href='#L1804'><pre>1804</pre></a></td><td class='covered-line'><pre>13.7k</pre></td><td class='code'><pre>  case SystemZ::JG:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1804' href='#L1804'><span>1804:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>78.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1805' href='#L1805'><pre>1805</pre></a></td><td class='covered-line'><pre>13.7k</pre></td><td class='code'><pre>    return SystemZII::Branch(SystemZII::BranchNormal, SystemZ::CCMASK_ANY,</pre></td></tr><tr><td class='line-number'><a name='L1806' href='#L1806'><pre>1806</pre></a></td><td class='covered-line'><pre>13.7k</pre></td><td class='code'><pre>                             SystemZ::CCMASK_ANY, &amp;MI.getOperand(0));</pre></td></tr><tr><td class='line-number'><a name='L1807' href='#L1807'><pre>1807</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1808' href='#L1808'><pre>1808</pre></a></td><td class='covered-line'><pre>63.3k</pre></td><td class='code'><pre>  case SystemZ::BRC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1808' href='#L1808'><span>1808:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>63.3k</span>, <span class='None'>False</span>: <span class='covered-line'>15.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1809' href='#L1809'><pre>1809</pre></a></td><td class='covered-line'><pre>63.3k</pre></td><td class='code'><pre>  case SystemZ::BRCL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1809' href='#L1809'><span>1809:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>78.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1810' href='#L1810'><pre>1810</pre></a></td><td class='covered-line'><pre>63.3k</pre></td><td class='code'><pre>    return SystemZII::Branch(SystemZII::BranchNormal, MI.getOperand(0).getImm(),</pre></td></tr><tr><td class='line-number'><a name='L1811' href='#L1811'><pre>1811</pre></a></td><td class='covered-line'><pre>63.3k</pre></td><td class='code'><pre>                             MI.getOperand(1).getImm(), &amp;MI.getOperand(2));</pre></td></tr><tr><td class='line-number'><a name='L1812' href='#L1812'><pre>1812</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1813' href='#L1813'><pre>1813</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  case SystemZ::BRCT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1813' href='#L1813'><span>1813:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>78.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1814' href='#L1814'><pre>1814</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>  case SystemZ::BRCTH:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1814' href='#L1814'><span>1814:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>78.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1815' href='#L1815'><pre>1815</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>    return SystemZII::Branch(SystemZII::BranchCT, SystemZ::CCMASK_ICMP,</pre></td></tr><tr><td class='line-number'><a name='L1816' href='#L1816'><pre>1816</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>                             SystemZ::CCMASK_CMP_NE, &amp;MI.getOperand(2));</pre></td></tr><tr><td class='line-number'><a name='L1817' href='#L1817'><pre>1817</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1818' href='#L1818'><pre>1818</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>  case SystemZ::BRCTG:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1818' href='#L1818'><span>1818:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>58</span>, <span class='None'>False</span>: <span class='covered-line'>78.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1819' href='#L1819'><pre>1819</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>    return SystemZII::Branch(SystemZII::BranchCTG, SystemZ::CCMASK_ICMP,</pre></td></tr><tr><td class='line-number'><a name='L1820' href='#L1820'><pre>1820</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>                             SystemZ::CCMASK_CMP_NE, &amp;MI.getOperand(2));</pre></td></tr><tr><td class='line-number'><a name='L1821' href='#L1821'><pre>1821</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1822' href='#L1822'><pre>1822</pre></a></td><td class='covered-line'><pre>756</pre></td><td class='code'><pre>  case SystemZ::CIJ:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1822' href='#L1822'><span>1822:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>756</span>, <span class='None'>False</span>: <span class='covered-line'>77.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1823' href='#L1823'><pre>1823</pre></a></td><td class='covered-line'><pre>863</pre></td><td class='code'><pre>  case SystemZ::CRJ:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1823' href='#L1823'><span>1823:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>107</span>, <span class='None'>False</span>: <span class='covered-line'>78.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1824' href='#L1824'><pre>1824</pre></a></td><td class='covered-line'><pre>863</pre></td><td class='code'><pre>    return SystemZII::Branch(SystemZII::BranchC, SystemZ::CCMASK_ICMP,</pre></td></tr><tr><td class='line-number'><a name='L1825' href='#L1825'><pre>1825</pre></a></td><td class='covered-line'><pre>863</pre></td><td class='code'><pre>                             MI.getOperand(2).getImm(), &amp;MI.getOperand(3));</pre></td></tr><tr><td class='line-number'><a name='L1826' href='#L1826'><pre>1826</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1827' href='#L1827'><pre>1827</pre></a></td><td class='covered-line'><pre>100</pre></td><td class='code'><pre>  case SystemZ::CLIJ:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1827' href='#L1827'><span>1827:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>100</span>, <span class='None'>False</span>: <span class='covered-line'>78.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1828' href='#L1828'><pre>1828</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>  case SystemZ::CLRJ:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1828' href='#L1828'><span>1828:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>51</span>, <span class='None'>False</span>: <span class='covered-line'>78.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1829' href='#L1829'><pre>1829</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>    return SystemZII::Branch(SystemZII::BranchCL, SystemZ::CCMASK_ICMP,</pre></td></tr><tr><td class='line-number'><a name='L1830' href='#L1830'><pre>1830</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>                             MI.getOperand(2).getImm(), &amp;MI.getOperand(3));</pre></td></tr><tr><td class='line-number'><a name='L1831' href='#L1831'><pre>1831</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1832' href='#L1832'><pre>1832</pre></a></td><td class='covered-line'><pre>204</pre></td><td class='code'><pre>  case SystemZ::CGIJ:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1832' href='#L1832'><span>1832:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>204</span>, <span class='None'>False</span>: <span class='covered-line'>78.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1833' href='#L1833'><pre>1833</pre></a></td><td class='covered-line'><pre>253</pre></td><td class='code'><pre>  case SystemZ::CGRJ:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1833' href='#L1833'><span>1833:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>49</span>, <span class='None'>False</span>: <span class='covered-line'>78.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1834' href='#L1834'><pre>1834</pre></a></td><td class='covered-line'><pre>253</pre></td><td class='code'><pre>    return SystemZII::Branch(SystemZII::BranchCG, SystemZ::CCMASK_ICMP,</pre></td></tr><tr><td class='line-number'><a name='L1835' href='#L1835'><pre>1835</pre></a></td><td class='covered-line'><pre>253</pre></td><td class='code'><pre>                             MI.getOperand(2).getImm(), &amp;MI.getOperand(3));</pre></td></tr><tr><td class='line-number'><a name='L1836' href='#L1836'><pre>1836</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1837' href='#L1837'><pre>1837</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>  case SystemZ::CLGIJ:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1837' href='#L1837'><span>1837:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21</span>, <span class='None'>False</span>: <span class='covered-line'>78.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1838' href='#L1838'><pre>1838</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>  case SystemZ::CLGRJ:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1838' href='#L1838'><span>1838:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>78</span>, <span class='None'>False</span>: <span class='covered-line'>78.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1839' href='#L1839'><pre>1839</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>    return SystemZII::Branch(SystemZII::BranchCLG, SystemZ::CCMASK_ICMP,</pre></td></tr><tr><td class='line-number'><a name='L1840' href='#L1840'><pre>1840</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>                             MI.getOperand(2).getImm(), &amp;MI.getOperand(3));</pre></td></tr><tr><td class='line-number'><a name='L1841' href='#L1841'><pre>1841</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1842' href='#L1842'><pre>1842</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case SystemZ::INLINEASM_BR:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1842' href='#L1842'><span>1842:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>78.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1843' href='#L1843'><pre>1843</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Don&apos;t try to analyze asm goto, so pass nullptr as branch target argument.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1844' href='#L1844'><pre>1844</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return SystemZII::Branch(SystemZII::AsmGoto, 0, 0, nullptr)</span>;</pre></td></tr><tr><td class='line-number'><a name='L1845' href='#L1845'><pre>1845</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1846' href='#L1846'><pre>1846</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1846' href='#L1846'><span>1846:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>78.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1847' href='#L1847'><pre>1847</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span>(&quot;Unrecognized branch opcode&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1848' href='#L1848'><pre>1848</pre></a></td><td class='covered-line'><pre>78.5k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1849' href='#L1849'><pre>1849</pre></a></td><td class='covered-line'><pre>78.5k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1850' href='#L1850'><pre>1850</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1851' href='#L1851'><pre>1851</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void SystemZInstrInfo::getLoadStoreOpcodes(const TargetRegisterClass *RC,</pre></td></tr><tr><td class='line-number'><a name='L1852' href='#L1852'><pre>1852</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                           unsigned &amp;LoadOpcode,</pre></td></tr><tr><td class='line-number'><a name='L1853' href='#L1853'><pre>1853</pre></a></td><td class='covered-line'><pre>3.85k</pre></td><td class='code'><pre>                                           unsigned &amp;StoreOpcode) const {</pre></td></tr><tr><td class='line-number'><a name='L1854' href='#L1854'><pre>1854</pre></a></td><td class='covered-line'><pre>3.85k</pre></td><td class='code'><pre>  if (RC == &amp;SystemZ::GR32BitRegClass || <div class='tooltip'>RC == &amp;SystemZ::ADDR32BitRegClass<span class='tooltip-content'>3.63k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1854' href='#L1854'><span>1854:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>222</span>, <span class='None'>False</span>: <span class='covered-line'>3.63k</span>]
  Branch (<span class='line-number'><a name='L1854' href='#L1854'><span>1854:42</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.63k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1854'><span>1854:7</span></a></span>) to (<span class='line-number'><a href='#L1854'><span>1854:75</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1854:7)
     Condition C2 --> (1854:42)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1855' href='#L1855'><pre>1855</pre></a></td><td class='covered-line'><pre>222</pre></td><td class='code'><pre>    LoadOpcode = SystemZ::L;</pre></td></tr><tr><td class='line-number'><a name='L1856' href='#L1856'><pre>1856</pre></a></td><td class='covered-line'><pre>222</pre></td><td class='code'><pre>    StoreOpcode = SystemZ::ST;</pre></td></tr><tr><td class='line-number'><a name='L1857' href='#L1857'><pre>1857</pre></a></td><td class='covered-line'><pre>3.63k</pre></td><td class='code'><pre>  } else if (RC == &amp;SystemZ::GRH32BitRegClass) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1857' href='#L1857'><span>1857:14</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.63k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1858' href='#L1858'><pre>1858</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    LoadOpcode = SystemZ::LFH;</span></pre></td></tr><tr><td class='line-number'><a name='L1859' href='#L1859'><pre>1859</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    StoreOpcode = SystemZ::STFH;</span></pre></td></tr><tr><td class='line-number'><a name='L1860' href='#L1860'><pre>1860</pre></a></td><td class='covered-line'><pre>3.63k</pre></td><td class='code'><pre><span class='red'>  }</span> else if (RC == &amp;SystemZ::GRX32BitRegClass) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1860' href='#L1860'><span>1860:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34</span>, <span class='None'>False</span>: <span class='covered-line'>3.60k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1861' href='#L1861'><pre>1861</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>    LoadOpcode = SystemZ::LMux;</pre></td></tr><tr><td class='line-number'><a name='L1862' href='#L1862'><pre>1862</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>    StoreOpcode = SystemZ::STMux;</pre></td></tr><tr><td class='line-number'><a name='L1863' href='#L1863'><pre>1863</pre></a></td><td class='covered-line'><pre>3.60k</pre></td><td class='code'><pre>  } else if (RC == &amp;SystemZ::GR64BitRegClass ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1863' href='#L1863'><span>1863:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>182</span>, <span class='None'>False</span>: <span class='covered-line'>3.42k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1864' href='#L1864'><pre>1864</pre></a></td><td class='covered-line'><pre>3.60k</pre></td><td class='code'><pre>             <div class='tooltip'>RC == &amp;SystemZ::ADDR64BitRegClass<span class='tooltip-content'>3.42k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1864' href='#L1864'><span>1864:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>197</span>, <span class='None'>False</span>: <span class='covered-line'>3.22k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1863'><span>1863:14</span></a></span>) to (<span class='line-number'><a href='#L1863'><span>1864:47</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1863:14)
     Condition C2 --> (1864:14)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1865' href='#L1865'><pre>1865</pre></a></td><td class='covered-line'><pre>379</pre></td><td class='code'><pre>    LoadOpcode = SystemZ::LG;</pre></td></tr><tr><td class='line-number'><a name='L1866' href='#L1866'><pre>1866</pre></a></td><td class='covered-line'><pre>379</pre></td><td class='code'><pre>    StoreOpcode = SystemZ::STG;</pre></td></tr><tr><td class='line-number'><a name='L1867' href='#L1867'><pre>1867</pre></a></td><td class='covered-line'><pre>3.22k</pre></td><td class='code'><pre>  } else if (RC == &amp;SystemZ::GR128BitRegClass ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1867' href='#L1867'><span>1867:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>3.21k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1868' href='#L1868'><pre>1868</pre></a></td><td class='covered-line'><pre>3.22k</pre></td><td class='code'><pre>             <div class='tooltip'>RC == &amp;SystemZ::ADDR128BitRegClass<span class='tooltip-content'>3.21k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1868' href='#L1868'><span>1868:14</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.21k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1867'><span>1867:14</span></a></span>) to (<span class='line-number'><a href='#L1867'><span>1868:48</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1867:14)
     Condition C2 --> (1868:14)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1869' href='#L1869'><pre>1869</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    LoadOpcode = SystemZ::L128;</pre></td></tr><tr><td class='line-number'><a name='L1870' href='#L1870'><pre>1870</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    StoreOpcode = SystemZ::ST128;</pre></td></tr><tr><td class='line-number'><a name='L1871' href='#L1871'><pre>1871</pre></a></td><td class='covered-line'><pre>3.21k</pre></td><td class='code'><pre>  } else if (RC == &amp;SystemZ::FP32BitRegClass) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1871' href='#L1871'><span>1871:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>74</span>, <span class='None'>False</span>: <span class='covered-line'>3.14k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1872' href='#L1872'><pre>1872</pre></a></td><td class='covered-line'><pre>74</pre></td><td class='code'><pre>    LoadOpcode = SystemZ::LE;</pre></td></tr><tr><td class='line-number'><a name='L1873' href='#L1873'><pre>1873</pre></a></td><td class='covered-line'><pre>74</pre></td><td class='code'><pre>    StoreOpcode = SystemZ::STE;</pre></td></tr><tr><td class='line-number'><a name='L1874' href='#L1874'><pre>1874</pre></a></td><td class='covered-line'><pre>3.14k</pre></td><td class='code'><pre>  } else if (RC == &amp;SystemZ::FP64BitRegClass) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1874' href='#L1874'><span>1874:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.76k</span>, <span class='None'>False</span>: <span class='covered-line'>372</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1875' href='#L1875'><pre>1875</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>    LoadOpcode = SystemZ::LD;</pre></td></tr><tr><td class='line-number'><a name='L1876' href='#L1876'><pre>1876</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>    StoreOpcode = SystemZ::STD;</pre></td></tr><tr><td class='line-number'><a name='L1877' href='#L1877'><pre>1877</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>  } else <div class='tooltip'>if (<span class='tooltip-content'>372</span></div><div class='tooltip'>RC == &amp;SystemZ::FP128BitRegClass<span class='tooltip-content'>372</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1877' href='#L1877'><span>1877:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>370</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1878' href='#L1878'><pre>1878</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    LoadOpcode = SystemZ::LX;</pre></td></tr><tr><td class='line-number'><a name='L1879' href='#L1879'><pre>1879</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    StoreOpcode = SystemZ::STX;</pre></td></tr><tr><td class='line-number'><a name='L1880' href='#L1880'><pre>1880</pre></a></td><td class='covered-line'><pre>370</pre></td><td class='code'><pre>  } else if (RC == &amp;SystemZ::VR32BitRegClass) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1880' href='#L1880'><span>1880:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33</span>, <span class='None'>False</span>: <span class='covered-line'>337</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1881' href='#L1881'><pre>1881</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>    LoadOpcode = SystemZ::VL32;</pre></td></tr><tr><td class='line-number'><a name='L1882' href='#L1882'><pre>1882</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>    StoreOpcode = SystemZ::VST32;</pre></td></tr><tr><td class='line-number'><a name='L1883' href='#L1883'><pre>1883</pre></a></td><td class='covered-line'><pre>337</pre></td><td class='code'><pre>  } else if (RC == &amp;SystemZ::VR64BitRegClass) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1883' href='#L1883'><span>1883:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33</span>, <span class='None'>False</span>: <span class='covered-line'>304</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1884' href='#L1884'><pre>1884</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>    LoadOpcode = SystemZ::VL64;</pre></td></tr><tr><td class='line-number'><a name='L1885' href='#L1885'><pre>1885</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>    StoreOpcode = SystemZ::VST64;</pre></td></tr><tr><td class='line-number'><a name='L1886' href='#L1886'><pre>1886</pre></a></td><td class='covered-line'><pre>304</pre></td><td class='code'><pre>  } else if (RC == &amp;SystemZ::VF128BitRegClass ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1886' href='#L1886'><span>1886:14</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>304</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1887' href='#L1887'><pre>1887</pre></a></td><td class='covered-line'><pre>304</pre></td><td class='code'><pre>             RC == &amp;SystemZ::VR128BitRegClass) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1887' href='#L1887'><span>1887:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>304</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1886'><span>1886:14</span></a></span>) to (<span class='line-number'><a href='#L1886'><span>1887:46</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1886:14)
     Condition C2 --> (1887:14)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1888' href='#L1888'><pre>1888</pre></a></td><td class='covered-line'><pre>304</pre></td><td class='code'><pre>    LoadOpcode = SystemZ::VL;</pre></td></tr><tr><td class='line-number'><a name='L1889' href='#L1889'><pre>1889</pre></a></td><td class='covered-line'><pre>304</pre></td><td class='code'><pre>    StoreOpcode = SystemZ::VST;</pre></td></tr><tr><td class='line-number'><a name='L1890' href='#L1890'><pre>1890</pre></a></td><td class='covered-line'><pre>304</pre></td><td class='code'><pre>  } else</pre></td></tr><tr><td class='line-number'><a name='L1891' href='#L1891'><pre>1891</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>llvm_unreachable</span>(&quot;Unsupported regclass to load or store&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1892' href='#L1892'><pre>1892</pre></a></td><td class='covered-line'><pre>3.85k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1893' href='#L1893'><pre>1893</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1894' href='#L1894'><pre>1894</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned SystemZInstrInfo::getOpcodeForOffset(unsigned Opcode,</pre></td></tr><tr><td class='line-number'><a name='L1895' href='#L1895'><pre>1895</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                              int64_t Offset,</pre></td></tr><tr><td class='line-number'><a name='L1896' href='#L1896'><pre>1896</pre></a></td><td class='covered-line'><pre>10.4k</pre></td><td class='code'><pre>                                              const MachineInstr *MI) const {</pre></td></tr><tr><td class='line-number'><a name='L1897' href='#L1897'><pre>1897</pre></a></td><td class='covered-line'><pre>10.4k</pre></td><td class='code'><pre>  const MCInstrDesc &amp;MCID = get(Opcode);</pre></td></tr><tr><td class='line-number'><a name='L1898' href='#L1898'><pre>1898</pre></a></td><td class='covered-line'><pre>10.4k</pre></td><td class='code'><pre>  int64_t Offset2 = (MCID.TSFlags &amp; SystemZII::Is128Bit ? <div class='tooltip'>Offset + 8<span class='tooltip-content'>155</span></div> : <div class='tooltip'>Offset<span class='tooltip-content'>10.2k</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1898' href='#L1898'><span>1898:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>155</span>, <span class='None'>False</span>: <span class='covered-line'>10.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1899' href='#L1899'><pre>1899</pre></a></td><td class='covered-line'><pre>10.4k</pre></td><td class='code'><pre>  if (isUInt&lt;12&gt;(Offset) &amp;&amp; <div class='tooltip'>isUInt&lt;12&gt;(Offset2)<span class='tooltip-content'>9.70k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1899' href='#L1899'><span>1899:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.70k</span>, <span class='None'>False</span>: <span class='covered-line'>701</span>]
  Branch (<span class='line-number'><a name='L1899' href='#L1899'><span>1899:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.70k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1899'><span>1899:7</span></a></span>) to (<span class='line-number'><a href='#L1899'><span>1899:48</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1899:7)
     Condition C2 --> (1899:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1900' href='#L1900'><pre>1900</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Get the instruction to use for unsigned 12-bit displacements.</pre></td></tr><tr><td class='line-number'><a name='L1901' href='#L1901'><pre>1901</pre></a></td><td class='covered-line'><pre>9.70k</pre></td><td class='code'><pre>    int Disp12Opcode = SystemZ::getDisp12Opcode(Opcode);</pre></td></tr><tr><td class='line-number'><a name='L1902' href='#L1902'><pre>1902</pre></a></td><td class='covered-line'><pre>9.70k</pre></td><td class='code'><pre>    if (Disp12Opcode &gt;= 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1902' href='#L1902'><span>1902:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>9.68k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1903' href='#L1903'><pre>1903</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      return Disp12Opcode;</pre></td></tr><tr><td class='line-number'><a name='L1904' href='#L1904'><pre>1904</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1905' href='#L1905'><pre>1905</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // All address-related instructions can use unsigned 12-bit</pre></td></tr><tr><td class='line-number'><a name='L1906' href='#L1906'><pre>1906</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // displacements.</pre></td></tr><tr><td class='line-number'><a name='L1907' href='#L1907'><pre>1907</pre></a></td><td class='covered-line'><pre>9.68k</pre></td><td class='code'><pre>    return Opcode;</pre></td></tr><tr><td class='line-number'><a name='L1908' href='#L1908'><pre>1908</pre></a></td><td class='covered-line'><pre>9.70k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1909' href='#L1909'><pre>1909</pre></a></td><td class='covered-line'><pre>701</pre></td><td class='code'><pre>  if (isInt&lt;20&gt;(Offset) &amp;&amp; <div class='tooltip'>isInt&lt;20&gt;(Offset2)<span class='tooltip-content'>596</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1909' href='#L1909'><span>1909:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>596</span>, <span class='None'>False</span>: <span class='covered-line'>105</span>]
  Branch (<span class='line-number'><a name='L1909' href='#L1909'><span>1909:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>596</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1909'><span>1909:7</span></a></span>) to (<span class='line-number'><a href='#L1909'><span>1909:46</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1909:7)
     Condition C2 --> (1909:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1910' href='#L1910'><pre>1910</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Get the instruction to use for signed 20-bit displacements.</pre></td></tr><tr><td class='line-number'><a name='L1911' href='#L1911'><pre>1911</pre></a></td><td class='covered-line'><pre>596</pre></td><td class='code'><pre>    int Disp20Opcode = SystemZ::getDisp20Opcode(Opcode);</pre></td></tr><tr><td class='line-number'><a name='L1912' href='#L1912'><pre>1912</pre></a></td><td class='covered-line'><pre>596</pre></td><td class='code'><pre>    if (Disp20Opcode &gt;= 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1912' href='#L1912'><span>1912:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>174</span>, <span class='None'>False</span>: <span class='covered-line'>422</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1913' href='#L1913'><pre>1913</pre></a></td><td class='covered-line'><pre>174</pre></td><td class='code'><pre>      return Disp20Opcode;</pre></td></tr><tr><td class='line-number'><a name='L1914' href='#L1914'><pre>1914</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1915' href='#L1915'><pre>1915</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Check whether Opcode allows signed 20-bit displacements.</pre></td></tr><tr><td class='line-number'><a name='L1916' href='#L1916'><pre>1916</pre></a></td><td class='covered-line'><pre>422</pre></td><td class='code'><pre>    if (MCID.TSFlags &amp; SystemZII::Has20BitOffset)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1916' href='#L1916'><span>1916:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>138</span>, <span class='None'>False</span>: <span class='covered-line'>284</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1917' href='#L1917'><pre>1917</pre></a></td><td class='covered-line'><pre>138</pre></td><td class='code'><pre>      return Opcode;</pre></td></tr><tr><td class='line-number'><a name='L1918' href='#L1918'><pre>1918</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1919' href='#L1919'><pre>1919</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If a VR32/VR64 reg ended up in an FP register, use the FP opcode.</pre></td></tr><tr><td class='line-number'><a name='L1920' href='#L1920'><pre>1920</pre></a></td><td class='covered-line'><pre>284</pre></td><td class='code'><pre>    if (MI &amp;&amp; <div class='tooltip'>MI-&gt;getOperand(0).isReg()<span class='tooltip-content'>65</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1920' href='#L1920'><span>1920:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>65</span>, <span class='None'>False</span>: <span class='covered-line'>219</span>]
  Branch (<span class='line-number'><a name='L1920' href='#L1920'><span>1920:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>43</span>, <span class='None'>False</span>: <span class='covered-line'>22</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1920'><span>1920:9</span></a></span>) to (<span class='line-number'><a href='#L1920'><span>1920:40</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1920:9)
     Condition C2 --> (1920:15)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1921' href='#L1921'><pre>1921</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>      Register Reg = MI-&gt;getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1922' href='#L1922'><pre>1922</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>      if (Reg.isPhysical() &amp;&amp; SystemZMC::getFirstReg(Reg) &lt; 16) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1922' href='#L1922'><span>1922:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>43</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1922' href='#L1922'><span>1922:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1922'><span>1922:11</span></a></span>) to (<span class='line-number'><a href='#L1922'><span>1922:63</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1922:11)
     Condition C2 --> (1922:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1923' href='#L1923'><pre>1923</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>        switch (Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L1924' href='#L1924'><pre>1924</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        case SystemZ::VL32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1924' href='#L1924'><span>1924:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>30</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1925' href='#L1925'><pre>1925</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>          return SystemZ::LEY;</pre></td></tr><tr><td class='line-number'><a name='L1926' href='#L1926'><pre>1926</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        case SystemZ::VST32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1926' href='#L1926'><span>1926:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>30</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1927' href='#L1927'><pre>1927</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>          return SystemZ::STEY;</pre></td></tr><tr><td class='line-number'><a name='L1928' href='#L1928'><pre>1928</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        case SystemZ::VL64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1928' href='#L1928'><span>1928:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>30</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1929' href='#L1929'><pre>1929</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>          return SystemZ::LDY;</pre></td></tr><tr><td class='line-number'><a name='L1930' href='#L1930'><pre>1930</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        case SystemZ::VST64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1930' href='#L1930'><span>1930:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>27</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1931' href='#L1931'><pre>1931</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>          return SystemZ::STDY;</pre></td></tr><tr><td class='line-number'><a name='L1932' href='#L1932'><pre>1932</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>        default: break;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1932' href='#L1932'><span>1932:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1933' href='#L1933'><pre>1933</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1934' href='#L1934'><pre>1934</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1935' href='#L1935'><pre>1935</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1936' href='#L1936'><pre>1936</pre></a></td><td class='covered-line'><pre>284</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1937' href='#L1937'><pre>1937</pre></a></td><td class='covered-line'><pre>382</pre></td><td class='code'><pre>  return 0;</pre></td></tr><tr><td class='line-number'><a name='L1938' href='#L1938'><pre>1938</pre></a></td><td class='covered-line'><pre>701</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1939' href='#L1939'><pre>1939</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1940' href='#L1940'><pre>1940</pre></a></td><td class='covered-line'><pre>2.42k</pre></td><td class='code'><pre>bool SystemZInstrInfo::hasDisplacementPairInsn(unsigned Opcode) const {</pre></td></tr><tr><td class='line-number'><a name='L1941' href='#L1941'><pre>1941</pre></a></td><td class='covered-line'><pre>2.42k</pre></td><td class='code'><pre>  const MCInstrDesc &amp;MCID = get(Opcode);</pre></td></tr><tr><td class='line-number'><a name='L1942' href='#L1942'><pre>1942</pre></a></td><td class='covered-line'><pre>2.42k</pre></td><td class='code'><pre>  if (MCID.TSFlags &amp; SystemZII::Has20BitOffset)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1942' href='#L1942'><span>1942:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>747</span>, <span class='None'>False</span>: <span class='covered-line'>1.67k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1943' href='#L1943'><pre>1943</pre></a></td><td class='covered-line'><pre>747</pre></td><td class='code'><pre>    return SystemZ::getDisp12Opcode(Opcode) &gt;= 0;</pre></td></tr><tr><td class='line-number'><a name='L1944' href='#L1944'><pre>1944</pre></a></td><td class='covered-line'><pre>1.67k</pre></td><td class='code'><pre>  return SystemZ::getDisp20Opcode(Opcode) &gt;= 0;</pre></td></tr><tr><td class='line-number'><a name='L1945' href='#L1945'><pre>1945</pre></a></td><td class='covered-line'><pre>2.42k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1946' href='#L1946'><pre>1946</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1947' href='#L1947'><pre>1947</pre></a></td><td class='covered-line'><pre>213</pre></td><td class='code'><pre>unsigned SystemZInstrInfo::getLoadAndTest(unsigned Opcode) const {</pre></td></tr><tr><td class='line-number'><a name='L1948' href='#L1948'><pre>1948</pre></a></td><td class='covered-line'><pre>213</pre></td><td class='code'><pre>  switch (Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L1949' href='#L1949'><pre>1949</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  case SystemZ::L:      return SystemZ::LT;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1949' href='#L1949'><span>1949:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>205</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1950' href='#L1950'><pre>1950</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  case SystemZ::LY:     return SystemZ::LT;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1950' href='#L1950'><span>1950:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>212</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1951' href='#L1951'><pre>1951</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  case SystemZ::LG:     return SystemZ::LTG;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1951' href='#L1951'><span>1951:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>210</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1952' href='#L1952'><pre>1952</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case SystemZ::LGF:    return SystemZ::LTGF;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1952' href='#L1952'><span>1952:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>211</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1953' href='#L1953'><pre>1953</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case SystemZ::LR:     return SystemZ::LTR;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1953' href='#L1953'><span>1953:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>211</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1954' href='#L1954'><pre>1954</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  case SystemZ::LGFR:   return SystemZ::LTGFR;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1954' href='#L1954'><span>1954:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>209</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1955' href='#L1955'><pre>1955</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  case SystemZ::LGR:    return SystemZ::LTGR;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1955' href='#L1955'><span>1955:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>207</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1956' href='#L1956'><pre>1956</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case SystemZ::LCDFR:  return SystemZ::LCDBR;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1956' href='#L1956'><span>1956:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>211</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1957' href='#L1957'><pre>1957</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  case SystemZ::LPDFR:  return SystemZ::LPDBR;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1957' href='#L1957'><span>1957:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>207</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1958' href='#L1958'><pre>1958</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case SystemZ::LNDFR:  return SystemZ::LNDBR;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1958' href='#L1958'><span>1958:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>211</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1959' href='#L1959'><pre>1959</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  case SystemZ::LCDFR_32:  return SystemZ::LCEBR;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1959' href='#L1959'><span>1959:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>208</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1960' href='#L1960'><pre>1960</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  case SystemZ::LPDFR_32:  return SystemZ::LPEBR;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1960' href='#L1960'><span>1960:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>204</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1961' href='#L1961'><pre>1961</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  case SystemZ::LNDFR_32:  return SystemZ::LNEBR;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1961' href='#L1961'><span>1961:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>208</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1962' href='#L1962'><pre>1962</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // On zEC12 we prefer to use RISBGN.  But if there is a chance to</pre></td></tr><tr><td class='line-number'><a name='L1963' href='#L1963'><pre>1963</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // actually use the condition code, we may turn it back into RISGB.</pre></td></tr><tr><td class='line-number'><a name='L1964' href='#L1964'><pre>1964</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Note that RISBG is not really a &quot;load-and-test&quot; instruction,</pre></td></tr><tr><td class='line-number'><a name='L1965' href='#L1965'><pre>1965</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // but sets the same condition code values, so is OK to use here.</pre></td></tr><tr><td class='line-number'><a name='L1966' href='#L1966'><pre>1966</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  case SystemZ::RISBGN: return SystemZ::RISBG;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1966' href='#L1966'><span>1966:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>212</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1967' href='#L1967'><pre>1967</pre></a></td><td class='covered-line'><pre>157</pre></td><td class='code'><pre>  default:              return 0;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1967' href='#L1967'><span>1967:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>157</span>, <span class='None'>False</span>: <span class='covered-line'>56</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1968' href='#L1968'><pre>1968</pre></a></td><td class='covered-line'><pre>213</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1969' href='#L1969'><pre>1969</pre></a></td><td class='covered-line'><pre>213</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1970' href='#L1970'><pre>1970</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1971' href='#L1971'><pre>1971</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SystemZInstrInfo::isRxSBGMask(uint64_t Mask, unsigned BitSize,</pre></td></tr><tr><td class='line-number'><a name='L1972' href='#L1972'><pre>1972</pre></a></td><td class='covered-line'><pre>6.15k</pre></td><td class='code'><pre>                                   unsigned &amp;Start, unsigned &amp;End) const {</pre></td></tr><tr><td class='line-number'><a name='L1973' href='#L1973'><pre>1973</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Reject trivial all-zero masks.</pre></td></tr><tr><td class='line-number'><a name='L1974' href='#L1974'><pre>1974</pre></a></td><td class='covered-line'><pre>6.15k</pre></td><td class='code'><pre>  Mask &amp;= allOnes(BitSize);</pre></td></tr><tr><td class='line-number'><a name='L1975' href='#L1975'><pre>1975</pre></a></td><td class='covered-line'><pre>6.15k</pre></td><td class='code'><pre>  if (Mask == 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1975' href='#L1975'><span>1975:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>6.15k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1976' href='#L1976'><pre>1976</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1977' href='#L1977'><pre>1977</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1978' href='#L1978'><pre>1978</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Handle the 1+0+ or 0+1+0* cases.  Start then specifies the index of</pre></td></tr><tr><td class='line-number'><a name='L1979' href='#L1979'><pre>1979</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the msb and End specifies the index of the lsb.</pre></td></tr><tr><td class='line-number'><a name='L1980' href='#L1980'><pre>1980</pre></a></td><td class='covered-line'><pre>6.15k</pre></td><td class='code'><pre>  unsigned LSB, Length;</pre></td></tr><tr><td class='line-number'><a name='L1981' href='#L1981'><pre>1981</pre></a></td><td class='covered-line'><pre>6.15k</pre></td><td class='code'><pre>  if (isShiftedMask_64(Mask, LSB, Length)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1981' href='#L1981'><span>1981:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.20k</span>, <span class='None'>False</span>: <span class='covered-line'>948</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1982' href='#L1982'><pre>1982</pre></a></td><td class='covered-line'><pre>5.20k</pre></td><td class='code'><pre>    Start = 63 - (LSB + Length - 1);</pre></td></tr><tr><td class='line-number'><a name='L1983' href='#L1983'><pre>1983</pre></a></td><td class='covered-line'><pre>5.20k</pre></td><td class='code'><pre>    End = 63 - LSB;</pre></td></tr><tr><td class='line-number'><a name='L1984' href='#L1984'><pre>1984</pre></a></td><td class='covered-line'><pre>5.20k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1985' href='#L1985'><pre>1985</pre></a></td><td class='covered-line'><pre>5.20k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1986' href='#L1986'><pre>1986</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1987' href='#L1987'><pre>1987</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Handle the wrap-around 1+0+1+ cases.  Start then specifies the msb</pre></td></tr><tr><td class='line-number'><a name='L1988' href='#L1988'><pre>1988</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // of the low 1s and End specifies the lsb of the high 1s.</pre></td></tr><tr><td class='line-number'><a name='L1989' href='#L1989'><pre>1989</pre></a></td><td class='covered-line'><pre>948</pre></td><td class='code'><pre>  if (isShiftedMask_64(Mask ^ allOnes(BitSize), LSB, Length)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1989' href='#L1989'><span>1989:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>153</span>, <span class='None'>False</span>: <span class='covered-line'>795</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1990' href='#L1990'><pre>1990</pre></a></td><td class='covered-line'><pre>153</pre></td><td class='code'><pre>    assert(LSB &gt; 0 &amp;&amp; &quot;Bottom bit must be set&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1991' href='#L1991'><pre>1991</pre></a></td><td class='covered-line'><pre>153</pre></td><td class='code'><pre>    assert(LSB + Length &lt; BitSize &amp;&amp; &quot;Top bit must be set&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1992' href='#L1992'><pre>1992</pre></a></td><td class='covered-line'><pre>153</pre></td><td class='code'><pre>    Start = 63 - (LSB - 1);</pre></td></tr><tr><td class='line-number'><a name='L1993' href='#L1993'><pre>1993</pre></a></td><td class='covered-line'><pre>153</pre></td><td class='code'><pre>    End = 63 - (LSB + Length);</pre></td></tr><tr><td class='line-number'><a name='L1994' href='#L1994'><pre>1994</pre></a></td><td class='covered-line'><pre>153</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1995' href='#L1995'><pre>1995</pre></a></td><td class='covered-line'><pre>153</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1996' href='#L1996'><pre>1996</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1997' href='#L1997'><pre>1997</pre></a></td><td class='covered-line'><pre>795</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L1998' href='#L1998'><pre>1998</pre></a></td><td class='covered-line'><pre>948</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1999' href='#L1999'><pre>1999</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2000' href='#L2000'><pre>2000</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned SystemZInstrInfo::getFusedCompare(unsigned Opcode,</pre></td></tr><tr><td class='line-number'><a name='L2001' href='#L2001'><pre>2001</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                           SystemZII::FusedCompareType Type,</pre></td></tr><tr><td class='line-number'><a name='L2002' href='#L2002'><pre>2002</pre></a></td><td class='covered-line'><pre>1.60k</pre></td><td class='code'><pre>                                           const MachineInstr *MI) const {</pre></td></tr><tr><td class='line-number'><a name='L2003' href='#L2003'><pre>2003</pre></a></td><td class='covered-line'><pre>1.60k</pre></td><td class='code'><pre>  switch (Opcode) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2003' href='#L2003'><span>2003:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.12k</span>, <span class='None'>False</span>: <span class='covered-line'>480</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2004' href='#L2004'><pre>2004</pre></a></td><td class='covered-line'><pre>196</pre></td><td class='code'><pre>  case SystemZ::CHI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2004' href='#L2004'><span>2004:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>196</span>, <span class='None'>False</span>: <span class='covered-line'>1.41k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2005' href='#L2005'><pre>2005</pre></a></td><td class='covered-line'><pre>312</pre></td><td class='code'><pre>  case SystemZ::CGHI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2005' href='#L2005'><span>2005:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>116</span>, <span class='None'>False</span>: <span class='covered-line'>1.49k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2006' href='#L2006'><pre>2006</pre></a></td><td class='covered-line'><pre>312</pre></td><td class='code'><pre>    if (!(MI &amp;&amp; isInt&lt;8&gt;(MI-&gt;getOperand(1).getImm())))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2006' href='#L2006'><span>2006:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>312</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L2006' href='#L2006'><span>2006:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>286</span>, <span class='None'>False</span>: <span class='covered-line'>26</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2006'><span>2006:11</span></a></span>) to (<span class='line-number'><a href='#L2006'><span>2006:53</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2006:11)
     Condition C2 --> (2006:17)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2007' href='#L2007'><pre>2007</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>      return 0;</pre></td></tr><tr><td class='line-number'><a name='L2008' href='#L2008'><pre>2008</pre></a></td><td class='covered-line'><pre>286</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L2009' href='#L2009'><pre>2009</pre></a></td><td class='covered-line'><pre>286</pre></td><td class='code'><pre>  case SystemZ::CLFI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2009' href='#L2009'><span>2009:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>122</span>, <span class='None'>False</span>: <span class='covered-line'>1.48k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2010' href='#L2010'><pre>2010</pre></a></td><td class='covered-line'><pre>141</pre></td><td class='code'><pre>  case SystemZ::CLGFI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2010' href='#L2010'><span>2010:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19</span>, <span class='None'>False</span>: <span class='covered-line'>1.58k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2011' href='#L2011'><pre>2011</pre></a></td><td class='covered-line'><pre>141</pre></td><td class='code'><pre>    if (!(MI &amp;&amp; isUInt&lt;8&gt;(MI-&gt;getOperand(1).getImm())))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2011' href='#L2011'><span>2011:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>141</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L2011' href='#L2011'><span>2011:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='None'>False</span>: <span class='covered-line'>114</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2011'><span>2011:11</span></a></span>) to (<span class='line-number'><a href='#L2011'><span>2011:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2011:11)
     Condition C2 --> (2011:17)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2012' href='#L2012'><pre>2012</pre></a></td><td class='covered-line'><pre>114</pre></td><td class='code'><pre>      return 0;</pre></td></tr><tr><td class='line-number'><a name='L2013' href='#L2013'><pre>2013</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L2014' href='#L2014'><pre>2014</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  case SystemZ::CL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2014' href='#L2014'><span>2014:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>1.59k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2015' href='#L2015'><pre>2015</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  case SystemZ::CLG:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2015' href='#L2015'><span>2015:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>1.59k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2016' href='#L2016'><pre>2016</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    if (!STI.hasMiscellaneousExtensions())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2016' href='#L2016'><span>2016:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2017' href='#L2017'><pre>2017</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>      return 0;</pre></td></tr><tr><td class='line-number'><a name='L2018' href='#L2018'><pre>2018</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    if (!(MI &amp;&amp; MI-&gt;getOperand(3).getReg() == 0))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2018' href='#L2018'><span>2018:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
  Branch (<span class='line-number'><a name='L2018' href='#L2018'><span>2018:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L2018' href='#L2018'><span>2018:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2018'><span>2018:11</span></a></span>) to (<span class='line-number'><a href='#L2018'><span>2018:48</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2018:11)
     Condition C2 --> (2018:17)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2019' href='#L2019'><pre>2019</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      return 0;</pre></td></tr><tr><td class='line-number'><a name='L2020' href='#L2020'><pre>2020</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L2021' href='#L2021'><pre>2021</pre></a></td><td class='covered-line'><pre>1.60k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2022' href='#L2022'><pre>2022</pre></a></td><td class='covered-line'><pre>1.44k</pre></td><td class='code'><pre>  switch (Type) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2022' href='#L2022'><span>2022:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.44k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2023' href='#L2023'><pre>2023</pre></a></td><td class='covered-line'><pre>839</pre></td><td class='code'><pre>  case SystemZII::CompareAndBranch:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2023' href='#L2023'><span>2023:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>839</span>, <span class='None'>False</span>: <span class='covered-line'>604</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2024' href='#L2024'><pre>2024</pre></a></td><td class='covered-line'><pre>839</pre></td><td class='code'><pre>    switch (Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L2025' href='#L2025'><pre>2025</pre></a></td><td class='covered-line'><pre>67</pre></td><td class='code'><pre>    case SystemZ::CR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2025' href='#L2025'><span>2025:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>67</span>, <span class='None'>False</span>: <span class='covered-line'>772</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2026' href='#L2026'><pre>2026</pre></a></td><td class='covered-line'><pre>67</pre></td><td class='code'><pre>      return SystemZ::CRJ;</pre></td></tr><tr><td class='line-number'><a name='L2027' href='#L2027'><pre>2027</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>    case SystemZ::CGR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2027' href='#L2027'><span>2027:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25</span>, <span class='None'>False</span>: <span class='covered-line'>814</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2028' href='#L2028'><pre>2028</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>      return SystemZ::CGRJ;</pre></td></tr><tr><td class='line-number'><a name='L2029' href='#L2029'><pre>2029</pre></a></td><td class='covered-line'><pre>159</pre></td><td class='code'><pre>    case SystemZ::CHI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2029' href='#L2029'><span>2029:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>159</span>, <span class='None'>False</span>: <span class='covered-line'>680</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2030' href='#L2030'><pre>2030</pre></a></td><td class='covered-line'><pre>159</pre></td><td class='code'><pre>      return SystemZ::CIJ;</pre></td></tr><tr><td class='line-number'><a name='L2031' href='#L2031'><pre>2031</pre></a></td><td class='covered-line'><pre>78</pre></td><td class='code'><pre>    case SystemZ::CGHI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2031' href='#L2031'><span>2031:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>78</span>, <span class='None'>False</span>: <span class='covered-line'>761</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2032' href='#L2032'><pre>2032</pre></a></td><td class='covered-line'><pre>78</pre></td><td class='code'><pre>      return SystemZ::CGIJ;</pre></td></tr><tr><td class='line-number'><a name='L2033' href='#L2033'><pre>2033</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>    case SystemZ::CLR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2033' href='#L2033'><span>2033:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33</span>, <span class='None'>False</span>: <span class='covered-line'>806</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2034' href='#L2034'><pre>2034</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>      return SystemZ::CLRJ;</pre></td></tr><tr><td class='line-number'><a name='L2035' href='#L2035'><pre>2035</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    case SystemZ::CLGR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2035' href='#L2035'><span>2035:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>822</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2036' href='#L2036'><pre>2036</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>      return SystemZ::CLGRJ;</pre></td></tr><tr><td class='line-number'><a name='L2037' href='#L2037'><pre>2037</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    case SystemZ::CLFI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2037' href='#L2037'><span>2037:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>825</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2038' href='#L2038'><pre>2038</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      return SystemZ::CLIJ;</pre></td></tr><tr><td class='line-number'><a name='L2039' href='#L2039'><pre>2039</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    case SystemZ::CLGFI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2039' href='#L2039'><span>2039:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>834</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2040' href='#L2040'><pre>2040</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      return SystemZ::CLGIJ;</pre></td></tr><tr><td class='line-number'><a name='L2041' href='#L2041'><pre>2041</pre></a></td><td class='covered-line'><pre>441</pre></td><td class='code'><pre>    default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2041' href='#L2041'><span>2041:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>441</span>, <span class='None'>False</span>: <span class='covered-line'>398</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2042' href='#L2042'><pre>2042</pre></a></td><td class='covered-line'><pre>441</pre></td><td class='code'><pre>      return 0;</pre></td></tr><tr><td class='line-number'><a name='L2043' href='#L2043'><pre>2043</pre></a></td><td class='covered-line'><pre>839</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2044' href='#L2044'><pre>2044</pre></a></td><td class='covered-line'><pre>571</pre></td><td class='code'><pre>  case SystemZII::CompareAndReturn:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2044' href='#L2044'><span>2044:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>571</span>, <span class='None'>False</span>: <span class='covered-line'>872</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2045' href='#L2045'><pre>2045</pre></a></td><td class='covered-line'><pre>571</pre></td><td class='code'><pre>    switch (Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L2046' href='#L2046'><pre>2046</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    case SystemZ::CR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2046' href='#L2046'><span>2046:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>570</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2047' href='#L2047'><pre>2047</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      return SystemZ::CRBReturn;</pre></td></tr><tr><td class='line-number'><a name='L2048' href='#L2048'><pre>2048</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    case SystemZ::CGR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2048' href='#L2048'><span>2048:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>566</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2049' href='#L2049'><pre>2049</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      return SystemZ::CGRBReturn;</pre></td></tr><tr><td class='line-number'><a name='L2050' href='#L2050'><pre>2050</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    case SystemZ::CHI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2050' href='#L2050'><span>2050:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='None'>False</span>: <span class='covered-line'>549</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2051' href='#L2051'><pre>2051</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>      return SystemZ::CIBReturn;</pre></td></tr><tr><td class='line-number'><a name='L2052' href='#L2052'><pre>2052</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    case SystemZ::CGHI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2052' href='#L2052'><span>2052:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>553</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2053' href='#L2053'><pre>2053</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      return SystemZ::CGIBReturn;</pre></td></tr><tr><td class='line-number'><a name='L2054' href='#L2054'><pre>2054</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    case SystemZ::CLR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2054' href='#L2054'><span>2054:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>564</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2055' href='#L2055'><pre>2055</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>      return SystemZ::CLRBReturn;</pre></td></tr><tr><td class='line-number'><a name='L2056' href='#L2056'><pre>2056</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    case SystemZ::CLGR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2056' href='#L2056'><span>2056:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>562</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2057' href='#L2057'><pre>2057</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>      return SystemZ::CLGRBReturn;</pre></td></tr><tr><td class='line-number'><a name='L2058' href='#L2058'><pre>2058</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    case SystemZ::CLFI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2058' href='#L2058'><span>2058:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>568</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2059' href='#L2059'><pre>2059</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      return SystemZ::CLIBReturn;</pre></td></tr><tr><td class='line-number'><a name='L2060' href='#L2060'><pre>2060</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    case SystemZ::CLGFI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2060' href='#L2060'><span>2060:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>570</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2061' href='#L2061'><pre>2061</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      return SystemZ::CLGIBReturn;</pre></td></tr><tr><td class='line-number'><a name='L2062' href='#L2062'><pre>2062</pre></a></td><td class='covered-line'><pre>505</pre></td><td class='code'><pre>    default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2062' href='#L2062'><span>2062:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>505</span>, <span class='None'>False</span>: <span class='covered-line'>66</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2063' href='#L2063'><pre>2063</pre></a></td><td class='covered-line'><pre>505</pre></td><td class='code'><pre>      return 0;</pre></td></tr><tr><td class='line-number'><a name='L2064' href='#L2064'><pre>2064</pre></a></td><td class='covered-line'><pre>571</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2065' href='#L2065'><pre>2065</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>  case SystemZII::CompareAndSibcall:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2065' href='#L2065'><span>2065:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='None'>False</span>: <span class='covered-line'>1.42k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2066' href='#L2066'><pre>2066</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    switch (Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L2067' href='#L2067'><pre>2067</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    case SystemZ::CR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2067' href='#L2067'><span>2067:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2068' href='#L2068'><pre>2068</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>      return SystemZ::CRBCall;</pre></td></tr><tr><td class='line-number'><a name='L2069' href='#L2069'><pre>2069</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    case SystemZ::CGR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2069' href='#L2069'><span>2069:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>21</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2070' href='#L2070'><pre>2070</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      return SystemZ::CGRBCall;</pre></td></tr><tr><td class='line-number'><a name='L2071' href='#L2071'><pre>2071</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    case SystemZ::CHI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2071' href='#L2071'><span>2071:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2072' href='#L2072'><pre>2072</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      return SystemZ::CIBCall;</pre></td></tr><tr><td class='line-number'><a name='L2073' href='#L2073'><pre>2073</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    case SystemZ::CGHI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2073' href='#L2073'><span>2073:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>21</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2074' href='#L2074'><pre>2074</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      return SystemZ::CGIBCall;</pre></td></tr><tr><td class='line-number'><a name='L2075' href='#L2075'><pre>2075</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    case SystemZ::CLR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2075' href='#L2075'><span>2075:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>21</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2076' href='#L2076'><pre>2076</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      return SystemZ::CLRBCall;</pre></td></tr><tr><td class='line-number'><a name='L2077' href='#L2077'><pre>2077</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    case SystemZ::CLGR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2077' href='#L2077'><span>2077:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>21</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2078' href='#L2078'><pre>2078</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      return SystemZ::CLGRBCall;</pre></td></tr><tr><td class='line-number'><a name='L2079' href='#L2079'><pre>2079</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    case SystemZ::CLFI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2079' href='#L2079'><span>2079:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>21</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2080' href='#L2080'><pre>2080</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      return SystemZ::CLIBCall;</pre></td></tr><tr><td class='line-number'><a name='L2081' href='#L2081'><pre>2081</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    case SystemZ::CLGFI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2081' href='#L2081'><span>2081:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>21</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2082' href='#L2082'><pre>2082</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      return SystemZ::CLGIBCall;</pre></td></tr><tr><td class='line-number'><a name='L2083' href='#L2083'><pre>2083</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2083' href='#L2083'><span>2083:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>19</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2084' href='#L2084'><pre>2084</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      return 0;</pre></td></tr><tr><td class='line-number'><a name='L2085' href='#L2085'><pre>2085</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2086' href='#L2086'><pre>2086</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  case SystemZII::CompareAndTrap:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2086' href='#L2086'><span>2086:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2087' href='#L2087'><pre>2087</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    switch (Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L2088' href='#L2088'><pre>2088</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    case SystemZ::CR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2088' href='#L2088'><span>2088:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2089' href='#L2089'><pre>2089</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      return SystemZ::CRT;</pre></td></tr><tr><td class='line-number'><a name='L2090' href='#L2090'><pre>2090</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    case SystemZ::CGR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2090' href='#L2090'><span>2090:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2091' href='#L2091'><pre>2091</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      return SystemZ::CGRT;</pre></td></tr><tr><td class='line-number'><a name='L2092' href='#L2092'><pre>2092</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    case SystemZ::CHI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2092' href='#L2092'><span>2092:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2093' href='#L2093'><pre>2093</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      return SystemZ::CIT;</pre></td></tr><tr><td class='line-number'><a name='L2094' href='#L2094'><pre>2094</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    case SystemZ::CGHI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2094' href='#L2094'><span>2094:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2095' href='#L2095'><pre>2095</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      return SystemZ::CGIT;</pre></td></tr><tr><td class='line-number'><a name='L2096' href='#L2096'><pre>2096</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    case SystemZ::CLR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2096' href='#L2096'><span>2096:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2097' href='#L2097'><pre>2097</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      return SystemZ::CLRT;</pre></td></tr><tr><td class='line-number'><a name='L2098' href='#L2098'><pre>2098</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    case SystemZ::CLGR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2098' href='#L2098'><span>2098:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2099' href='#L2099'><pre>2099</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      return SystemZ::CLGRT;</pre></td></tr><tr><td class='line-number'><a name='L2100' href='#L2100'><pre>2100</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    case SystemZ::CLFI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2100' href='#L2100'><span>2100:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2101' href='#L2101'><pre>2101</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      return SystemZ::CLFIT;</pre></td></tr><tr><td class='line-number'><a name='L2102' href='#L2102'><pre>2102</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    case SystemZ::CLGFI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2102' href='#L2102'><span>2102:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2103' href='#L2103'><pre>2103</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      return SystemZ::CLGIT;</pre></td></tr><tr><td class='line-number'><a name='L2104' href='#L2104'><pre>2104</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    case SystemZ::CL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2104' href='#L2104'><span>2104:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2105' href='#L2105'><pre>2105</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      return SystemZ::CLT;</pre></td></tr><tr><td class='line-number'><a name='L2106' href='#L2106'><pre>2106</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    case SystemZ::CLG:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2106' href='#L2106'><span>2106:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2107' href='#L2107'><pre>2107</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      return SystemZ::CLGT;</pre></td></tr><tr><td class='line-number'><a name='L2108' href='#L2108'><pre>2108</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2108' href='#L2108'><span>2108:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2109' href='#L2109'><pre>2109</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      return 0;</pre></td></tr><tr><td class='line-number'><a name='L2110' href='#L2110'><pre>2110</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2111' href='#L2111'><pre>2111</pre></a></td><td class='covered-line'><pre>1.44k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2112' href='#L2112'><pre>2112</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return 0</span>;</pre></td></tr><tr><td class='line-number'><a name='L2113' href='#L2113'><pre>2113</pre></a></td><td class='covered-line'><pre>1.44k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2114' href='#L2114'><pre>2114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2115' href='#L2115'><pre>2115</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SystemZInstrInfo::</pre></td></tr><tr><td class='line-number'><a name='L2116' href='#L2116'><pre>2116</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>prepareCompareSwapOperands(MachineBasicBlock::iterator const MBBI) const {</pre></td></tr><tr><td class='line-number'><a name='L2117' href='#L2117'><pre>2117</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  assert(MBBI-&gt;isCompare() &amp;&amp; MBBI-&gt;getOperand(0).isReg() &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L2118' href='#L2118'><pre>2118</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>         MBBI-&gt;getOperand(1).isReg() &amp;&amp; !MBBI-&gt;mayLoad() &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L2119' href='#L2119'><pre>2119</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>         &quot;Not a compare reg/reg.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L2120' href='#L2120'><pre>2120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2121' href='#L2121'><pre>2121</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  MachineBasicBlock *MBB = MBBI-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L2122' href='#L2122'><pre>2122</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  bool CCLive = true;</pre></td></tr><tr><td class='line-number'><a name='L2123' href='#L2123'><pre>2123</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  SmallVector&lt;MachineInstr *, 4&gt; CCUsers;</pre></td></tr><tr><td class='line-number'><a name='L2124' href='#L2124'><pre>2124</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>  for (MachineInstr &amp;MI : llvm::make_range(std::next(MBBI), MBB-&gt;end())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2124' href='#L2124'><span>2124:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>39</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2125' href='#L2125'><pre>2125</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>    if (MI.readsRegister(SystemZ::CC, /*TRI=*/nullptr)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2125' href='#L2125'><span>2125:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>29</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2126' href='#L2126'><pre>2126</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      unsigned Flags = MI.getDesc().TSFlags;</pre></td></tr><tr><td class='line-number'><a name='L2127' href='#L2127'><pre>2127</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      if ((Flags &amp; SystemZII::CCMaskFirst) || <div class='tooltip'>(Flags &amp; SystemZII::CCMaskLast)<span class='tooltip-content'>9</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2127' href='#L2127'><span>2127:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
  Branch (<span class='line-number'><a name='L2127' href='#L2127'><span>2127:47</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2127'><span>2127:11</span></a></span>) to (<span class='line-number'><a href='#L2127'><span>2127:78</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2127:11)
     Condition C2 --> (2127:47)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  -  = T      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2128' href='#L2128'><pre>2128</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>        CCUsers.push_back(&amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L2129' href='#L2129'><pre>2129</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      else</pre></td></tr><tr><td class='line-number'><a name='L2130' href='#L2130'><pre>2130</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L2131' href='#L2131'><pre>2131</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2132' href='#L2132'><pre>2132</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>    if (MI.definesRegister(SystemZ::CC, /*TRI=*/nullptr)) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2132' href='#L2132'><span>2132:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>39</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2133' href='#L2133'><pre>2133</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      CCLive = false;</span></pre></td></tr><tr><td class='line-number'><a name='L2134' href='#L2134'><pre>2134</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      break;</span></pre></td></tr><tr><td class='line-number'><a name='L2135' href='#L2135'><pre>2135</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L2136' href='#L2136'><pre>2136</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2137' href='#L2137'><pre>2137</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  if (CCLive) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2137' href='#L2137'><span>2137:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2138' href='#L2138'><pre>2138</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    LiveRegUnits LiveRegs(*MBB-&gt;getParent()-&gt;getSubtarget().getRegisterInfo());</pre></td></tr><tr><td class='line-number'><a name='L2139' href='#L2139'><pre>2139</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    LiveRegs.addLiveOuts(*MBB);</pre></td></tr><tr><td class='line-number'><a name='L2140' href='#L2140'><pre>2140</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    if (!LiveRegs.available(SystemZ::CC))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2140' href='#L2140'><span>2140:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2141' href='#L2141'><pre>2141</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L2142' href='#L2142'><pre>2142</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2143' href='#L2143'><pre>2143</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2144' href='#L2144'><pre>2144</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Update all CC users.</pre></td></tr><tr><td class='line-number'><a name='L2145' href='#L2145'><pre>2145</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>  <div class='tooltip'>for (unsigned Idx = 0; <span class='tooltip-content'>10</span></div>Idx &lt; CCUsers.size(); <div class='tooltip'>++Idx<span class='tooltip-content'>10</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2145' href='#L2145'><span>2145:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2146' href='#L2146'><pre>2146</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    unsigned Flags = CCUsers[Idx]-&gt;getDesc().TSFlags;</pre></td></tr><tr><td class='line-number'><a name='L2147' href='#L2147'><pre>2147</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    unsigned FirstOpNum = ((Flags &amp; SystemZII::CCMaskFirst) ?</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2147' href='#L2147'><span>2147:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2148' href='#L2148'><pre>2148</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>                           <div class='tooltip'>0<span class='tooltip-content'>1</span></div> : CCUsers[Idx]-&gt;getNumExplicitOperands() - 2);</pre></td></tr><tr><td class='line-number'><a name='L2149' href='#L2149'><pre>2149</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    MachineOperand &amp;CCMaskMO = CCUsers[Idx]-&gt;getOperand(FirstOpNum + 1);</pre></td></tr><tr><td class='line-number'><a name='L2150' href='#L2150'><pre>2150</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    unsigned NewCCMask = SystemZ::reverseCCMask(CCMaskMO.getImm());</pre></td></tr><tr><td class='line-number'><a name='L2151' href='#L2151'><pre>2151</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    CCMaskMO.setImm(NewCCMask);</pre></td></tr><tr><td class='line-number'><a name='L2152' href='#L2152'><pre>2152</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2153' href='#L2153'><pre>2153</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2154' href='#L2154'><pre>2154</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L2155' href='#L2155'><pre>2155</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2156' href='#L2156'><pre>2156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2157' href='#L2157'><pre>2157</pre></a></td><td class='covered-line'><pre>139</pre></td><td class='code'><pre>unsigned SystemZ::reverseCCMask(unsigned CCMask) {</pre></td></tr><tr><td class='line-number'><a name='L2158' href='#L2158'><pre>2158</pre></a></td><td class='covered-line'><pre>139</pre></td><td class='code'><pre>  return ((CCMask &amp; SystemZ::CCMASK_CMP_EQ) |</pre></td></tr><tr><td class='line-number'><a name='L2159' href='#L2159'><pre>2159</pre></a></td><td class='covered-line'><pre>139</pre></td><td class='code'><pre>          ((CCMask &amp; SystemZ::CCMASK_CMP_GT) ? <div class='tooltip'>SystemZ::CCMASK_CMP_LT<span class='tooltip-content'>58</span></div> : <div class='tooltip'>0<span class='tooltip-content'>81</span></div>) |</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2159' href='#L2159'><span>2159:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>58</span>, <span class='None'>False</span>: <span class='covered-line'>81</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2160' href='#L2160'><pre>2160</pre></a></td><td class='covered-line'><pre>139</pre></td><td class='code'><pre>          ((CCMask &amp; SystemZ::CCMASK_CMP_LT) ? <div class='tooltip'>SystemZ::CCMASK_CMP_GT<span class='tooltip-content'>70</span></div> : <div class='tooltip'>0<span class='tooltip-content'>69</span></div>) |</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2160' href='#L2160'><span>2160:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70</span>, <span class='None'>False</span>: <span class='covered-line'>69</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2161' href='#L2161'><pre>2161</pre></a></td><td class='covered-line'><pre>139</pre></td><td class='code'><pre>          (CCMask &amp; SystemZ::CCMASK_CMP_UO));</pre></td></tr><tr><td class='line-number'><a name='L2162' href='#L2162'><pre>2162</pre></a></td><td class='covered-line'><pre>139</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2163' href='#L2163'><pre>2163</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2164' href='#L2164'><pre>2164</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>MachineBasicBlock *SystemZ::emitBlockAfter(MachineBasicBlock *MBB) {</pre></td></tr><tr><td class='line-number'><a name='L2165' href='#L2165'><pre>2165</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>  MachineFunction &amp;MF = *MBB-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L2166' href='#L2166'><pre>2166</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>  MachineBasicBlock *NewMBB = MF.CreateMachineBasicBlock(MBB-&gt;getBasicBlock());</pre></td></tr><tr><td class='line-number'><a name='L2167' href='#L2167'><pre>2167</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>  MF.insert(std::next(MachineFunction::iterator(MBB)), NewMBB);</pre></td></tr><tr><td class='line-number'><a name='L2168' href='#L2168'><pre>2168</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>  return NewMBB;</pre></td></tr><tr><td class='line-number'><a name='L2169' href='#L2169'><pre>2169</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2170' href='#L2170'><pre>2170</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2171' href='#L2171'><pre>2171</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MachineBasicBlock *SystemZ::splitBlockAfter(MachineBasicBlock::iterator MI,</pre></td></tr><tr><td class='line-number'><a name='L2172' href='#L2172'><pre>2172</pre></a></td><td class='covered-line'><pre>872</pre></td><td class='code'><pre>                                            MachineBasicBlock *MBB) {</pre></td></tr><tr><td class='line-number'><a name='L2173' href='#L2173'><pre>2173</pre></a></td><td class='covered-line'><pre>872</pre></td><td class='code'><pre>  MachineBasicBlock *NewMBB = emitBlockAfter(MBB);</pre></td></tr><tr><td class='line-number'><a name='L2174' href='#L2174'><pre>2174</pre></a></td><td class='covered-line'><pre>872</pre></td><td class='code'><pre>  NewMBB-&gt;splice(NewMBB-&gt;begin(), MBB,</pre></td></tr><tr><td class='line-number'><a name='L2175' href='#L2175'><pre>2175</pre></a></td><td class='covered-line'><pre>872</pre></td><td class='code'><pre>                 std::next(MachineBasicBlock::iterator(MI)), MBB-&gt;end());</pre></td></tr><tr><td class='line-number'><a name='L2176' href='#L2176'><pre>2176</pre></a></td><td class='covered-line'><pre>872</pre></td><td class='code'><pre>  NewMBB-&gt;transferSuccessorsAndUpdatePHIs(MBB);</pre></td></tr><tr><td class='line-number'><a name='L2177' href='#L2177'><pre>2177</pre></a></td><td class='covered-line'><pre>872</pre></td><td class='code'><pre>  return NewMBB;</pre></td></tr><tr><td class='line-number'><a name='L2178' href='#L2178'><pre>2178</pre></a></td><td class='covered-line'><pre>872</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2179' href='#L2179'><pre>2179</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2180' href='#L2180'><pre>2180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MachineBasicBlock *SystemZ::splitBlockBefore(MachineBasicBlock::iterator MI,</pre></td></tr><tr><td class='line-number'><a name='L2181' href='#L2181'><pre>2181</pre></a></td><td class='covered-line'><pre>437</pre></td><td class='code'><pre>                                             MachineBasicBlock *MBB) {</pre></td></tr><tr><td class='line-number'><a name='L2182' href='#L2182'><pre>2182</pre></a></td><td class='covered-line'><pre>437</pre></td><td class='code'><pre>  MachineBasicBlock *NewMBB = emitBlockAfter(MBB);</pre></td></tr><tr><td class='line-number'><a name='L2183' href='#L2183'><pre>2183</pre></a></td><td class='covered-line'><pre>437</pre></td><td class='code'><pre>  NewMBB-&gt;splice(NewMBB-&gt;begin(), MBB, MI, MBB-&gt;end());</pre></td></tr><tr><td class='line-number'><a name='L2184' href='#L2184'><pre>2184</pre></a></td><td class='covered-line'><pre>437</pre></td><td class='code'><pre>  NewMBB-&gt;transferSuccessorsAndUpdatePHIs(MBB);</pre></td></tr><tr><td class='line-number'><a name='L2185' href='#L2185'><pre>2185</pre></a></td><td class='covered-line'><pre>437</pre></td><td class='code'><pre>  return NewMBB;</pre></td></tr><tr><td class='line-number'><a name='L2186' href='#L2186'><pre>2186</pre></a></td><td class='covered-line'><pre>437</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2187' href='#L2187'><pre>2187</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2188' href='#L2188'><pre>2188</pre></a></td><td class='covered-line'><pre>230</pre></td><td class='code'><pre>unsigned SystemZInstrInfo::getLoadAndTrap(unsigned Opcode) const {</pre></td></tr><tr><td class='line-number'><a name='L2189' href='#L2189'><pre>2189</pre></a></td><td class='covered-line'><pre>230</pre></td><td class='code'><pre>  if (!STI.hasLoadAndTrap())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2189' href='#L2189'><span>2189:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>120</span>, <span class='None'>False</span>: <span class='covered-line'>110</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2190' href='#L2190'><pre>2190</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>    return 0;</pre></td></tr><tr><td class='line-number'><a name='L2191' href='#L2191'><pre>2191</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>  switch (Opcode) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2191' href='#L2191'><span>2191:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>82</span>, <span class='None'>False</span>: <span class='covered-line'>28</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2192' href='#L2192'><pre>2192</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  case SystemZ::L:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2192' href='#L2192'><span>2192:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>102</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2193' href='#L2193'><pre>2193</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  case SystemZ::LY:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2193' href='#L2193'><span>2193:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>108</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2194' href='#L2194'><pre>2194</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    return SystemZ::LAT;</pre></td></tr><tr><td class='line-number'><a name='L2195' href='#L2195'><pre>2195</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  case SystemZ::LG:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2195' href='#L2195'><span>2195:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>105</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2196' href='#L2196'><pre>2196</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    return SystemZ::LGAT;</pre></td></tr><tr><td class='line-number'><a name='L2197' href='#L2197'><pre>2197</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  case SystemZ::LFH:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2197' href='#L2197'><span>2197:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>106</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2198' href='#L2198'><pre>2198</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    return SystemZ::LFHAT;</pre></td></tr><tr><td class='line-number'><a name='L2199' href='#L2199'><pre>2199</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  case SystemZ::LLGF:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2199' href='#L2199'><span>2199:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>105</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2200' href='#L2200'><pre>2200</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    return SystemZ::LLGFAT;</pre></td></tr><tr><td class='line-number'><a name='L2201' href='#L2201'><pre>2201</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  case SystemZ::LLGT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2201' href='#L2201'><span>2201:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>106</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2202' href='#L2202'><pre>2202</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    return SystemZ::LLGTAT;</pre></td></tr><tr><td class='line-number'><a name='L2203' href='#L2203'><pre>2203</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2204' href='#L2204'><pre>2204</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>  return 0;</pre></td></tr><tr><td class='line-number'><a name='L2205' href='#L2205'><pre>2205</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2206' href='#L2206'><pre>2206</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2207' href='#L2207'><pre>2207</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void SystemZInstrInfo::loadImmediate(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L2208' href='#L2208'><pre>2208</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     MachineBasicBlock::iterator MBBI,</pre></td></tr><tr><td class='line-number'><a name='L2209' href='#L2209'><pre>2209</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>                                     unsigned Reg, uint64_t Value) const {</pre></td></tr><tr><td class='line-number'><a name='L2210' href='#L2210'><pre>2210</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>  DebugLoc DL = MBBI != MBB.end() ? MBBI-&gt;getDebugLoc() : <div class='tooltip'><span class='red'>DebugLoc()</span><span class='tooltip-content'>0</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2210' href='#L2210'><span>2210:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>96</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2211' href='#L2211'><pre>2211</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>  unsigned Opcode = 0;</pre></td></tr><tr><td class='line-number'><a name='L2212' href='#L2212'><pre>2212</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>  if (isInt&lt;16&gt;(Value))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2212' href='#L2212'><span>2212:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>35</span>, <span class='None'>False</span>: <span class='covered-line'>61</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2213' href='#L2213'><pre>2213</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>    Opcode = SystemZ::LGHI;</pre></td></tr><tr><td class='line-number'><a name='L2214' href='#L2214'><pre>2214</pre></a></td><td class='covered-line'><pre>61</pre></td><td class='code'><pre>  else if (SystemZ::isImmLL(Value))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2214' href='#L2214'><span>2214:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>61</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2215' href='#L2215'><pre>2215</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>Opcode = SystemZ::LLILL</span>;</pre></td></tr><tr><td class='line-number'><a name='L2216' href='#L2216'><pre>2216</pre></a></td><td class='covered-line'><pre>61</pre></td><td class='code'><pre>  else if (SystemZ::isImmLH(Value)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2216' href='#L2216'><span>2216:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>58</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2217' href='#L2217'><pre>2217</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>    Opcode = SystemZ::LLILH;</pre></td></tr><tr><td class='line-number'><a name='L2218' href='#L2218'><pre>2218</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>    Value &gt;&gt;= 16;</pre></td></tr><tr><td class='line-number'><a name='L2219' href='#L2219'><pre>2219</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2220' href='#L2220'><pre>2220</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  else if (isInt&lt;32&gt;(Value))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2220' href='#L2220'><span>2220:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2221' href='#L2221'><pre>2221</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>Opcode = SystemZ::LGFI</span>;</pre></td></tr><tr><td class='line-number'><a name='L2222' href='#L2222'><pre>2222</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>  if (Opcode) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2222' href='#L2222'><span>2222:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>93</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2223' href='#L2223'><pre>2223</pre></a></td><td class='covered-line'><pre>93</pre></td><td class='code'><pre>    BuildMI(MBB, MBBI, DL, get(Opcode), Reg).addImm(Value);</pre></td></tr><tr><td class='line-number'><a name='L2224' href='#L2224'><pre>2224</pre></a></td><td class='covered-line'><pre>93</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L2225' href='#L2225'><pre>2225</pre></a></td><td class='covered-line'><pre>93</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2226' href='#L2226'><pre>2226</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2227' href='#L2227'><pre>2227</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI = MBB.getParent()-&gt;getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L2228' href='#L2228'><pre>2228</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  assert (MRI.isSSA() &amp;&amp;  &quot;Huge values only handled before reg-alloc .&quot;);</pre></td></tr><tr><td class='line-number'><a name='L2229' href='#L2229'><pre>2229</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  Register Reg0 = MRI.createVirtualRegister(&amp;SystemZ::GR64BitRegClass);</pre></td></tr><tr><td class='line-number'><a name='L2230' href='#L2230'><pre>2230</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  Register Reg1 = MRI.createVirtualRegister(&amp;SystemZ::GR64BitRegClass);</pre></td></tr><tr><td class='line-number'><a name='L2231' href='#L2231'><pre>2231</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  BuildMI(MBB, MBBI, DL, get(SystemZ::IMPLICIT_DEF), Reg0);</pre></td></tr><tr><td class='line-number'><a name='L2232' href='#L2232'><pre>2232</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  BuildMI(MBB, MBBI, DL, get(SystemZ::IIHF64), Reg1)</pre></td></tr><tr><td class='line-number'><a name='L2233' href='#L2233'><pre>2233</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    .addReg(Reg0).addImm(Value &gt;&gt; 32);</pre></td></tr><tr><td class='line-number'><a name='L2234' href='#L2234'><pre>2234</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  BuildMI(MBB, MBBI, DL, get(SystemZ::IILF64), Reg)</pre></td></tr><tr><td class='line-number'><a name='L2235' href='#L2235'><pre>2235</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    .addReg(Reg1).addImm(Value &amp; ((uint64_t(1) &lt;&lt; 32) - 1));</pre></td></tr><tr><td class='line-number'><a name='L2236' href='#L2236'><pre>2236</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2237' href='#L2237'><pre>2237</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2238' href='#L2238'><pre>2238</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SystemZInstrInfo::verifyInstruction(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L2239' href='#L2239'><pre>2239</pre></a></td><td class='covered-line'><pre>236k</pre></td><td class='code'><pre>                                         StringRef &amp;ErrInfo) const {</pre></td></tr><tr><td class='line-number'><a name='L2240' href='#L2240'><pre>2240</pre></a></td><td class='covered-line'><pre>236k</pre></td><td class='code'><pre>  const MCInstrDesc &amp;MCID = MI.getDesc();</pre></td></tr><tr><td class='line-number'><a name='L2241' href='#L2241'><pre>2241</pre></a></td><td class='covered-line'><pre>803k</pre></td><td class='code'><pre>  for (unsigned I = 0, E = MI.getNumOperands(); I != E; <div class='tooltip'>++I<span class='tooltip-content'>566k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2241' href='#L2241'><span>2241:49</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>665k</span>, <span class='None'>False</span>: <span class='covered-line'>137k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2242' href='#L2242'><pre>2242</pre></a></td><td class='covered-line'><pre>665k</pre></td><td class='code'><pre>    if (I &gt;= MCID.getNumOperands())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2242' href='#L2242'><span>2242:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>99.0k</span>, <span class='None'>False</span>: <span class='covered-line'>566k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2243' href='#L2243'><pre>2243</pre></a></td><td class='covered-line'><pre>99.0k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L2244' href='#L2244'><pre>2244</pre></a></td><td class='covered-line'><pre>566k</pre></td><td class='code'><pre>    const MachineOperand &amp;Op = MI.getOperand(I);</pre></td></tr><tr><td class='line-number'><a name='L2245' href='#L2245'><pre>2245</pre></a></td><td class='covered-line'><pre>566k</pre></td><td class='code'><pre>    const MCOperandInfo &amp;MCOI = MCID.operands()[I];</pre></td></tr><tr><td class='line-number'><a name='L2246' href='#L2246'><pre>2246</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Addressing modes have register and immediate operands. Op should be a</pre></td></tr><tr><td class='line-number'><a name='L2247' href='#L2247'><pre>2247</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // register (or frame index) operand if MCOI.RegClass contains a valid</pre></td></tr><tr><td class='line-number'><a name='L2248' href='#L2248'><pre>2248</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // register class, or an immediate otherwise.</pre></td></tr><tr><td class='line-number'><a name='L2249' href='#L2249'><pre>2249</pre></a></td><td class='covered-line'><pre>566k</pre></td><td class='code'><pre>    if (MCOI.OperandType == MCOI::OPERAND_MEMORY &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2249' href='#L2249'><span>2249:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>169k</span>, <span class='None'>False</span>: <span class='covered-line'>397k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2250' href='#L2250'><pre>2250</pre></a></td><td class='covered-line'><pre>566k</pre></td><td class='code'><pre>        <div class='tooltip'>(<span class='tooltip-content'>169k</span></div><div class='tooltip'>(<span class='tooltip-content'>169k</span></div><div class='tooltip'>MCOI.RegClass != -1<span class='tooltip-content'>169k</span></div> &amp;&amp; <div class='tooltip'>!Op.isReg()<span class='tooltip-content'>108k</span></div> &amp;&amp; <div class='tooltip'>!Op.isFI()<span class='tooltip-content'>4.07k</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2250' href='#L2250'><span>2250:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>108k</span>, <span class='None'>False</span>: <span class='covered-line'>60.4k</span>]
  Branch (<span class='line-number'><a name='L2250' href='#L2250'><span>2250:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.07k</span>, <span class='None'>False</span>: <span class='covered-line'>104k</span>]
  Branch (<span class='line-number'><a name='L2250' href='#L2250'><span>2250:49</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4.07k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2251' href='#L2251'><pre>2251</pre></a></td><td class='covered-line'><pre>169k</pre></td><td class='code'><pre>         (MCOI.RegClass == -1 &amp;&amp; <div class='tooltip'>!Op.isImm()<span class='tooltip-content'>60.4k</span></div>))) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2251' href='#L2251'><span>2251:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>60.4k</span>, <span class='None'>False</span>: <span class='covered-line'>108k</span>]
  Branch (<span class='line-number'><a name='L2251' href='#L2251'><span>2251:34</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>60.4k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2249'><span>2249:9</span></a></span>) to (<span class='line-number'><a href='#L2249'><span>2251:47</span></a></span>)

  Number of Conditions: 6
     Condition C1 --> (2249:9)
     Condition C2 --> (2250:11)
     Condition C3 --> (2250:34)
     Condition C4 --> (2250:49)
     Condition C5 --> (2251:11)
     Condition C6 --> (2251:34)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5, C6    Result
  1 { F,  -,  -,  -,  -,  -  = F      }
  2 { T,  T,  F,  -,  F,  -  = F      }
  3 { T,  F,  -,  -,  T,  F  = F      }
  4 { T,  T,  T,  F,  F,  -  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: not covered
  C5-Pair: not covered
  C6-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2252' href='#L2252'><pre>2252</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      ErrInfo = &quot;Addressing mode operands corrupt!&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L2253' href='#L2253'><pre>2253</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      return false;</span></pre></td></tr><tr><td class='line-number'><a name='L2254' href='#L2254'><pre>2254</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L2255' href='#L2255'><pre>2255</pre></a></td><td class='covered-line'><pre>566k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2256' href='#L2256'><pre>2256</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2257' href='#L2257'><pre>2257</pre></a></td><td class='covered-line'><pre>236k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L2258' href='#L2258'><pre>2258</pre></a></td><td class='covered-line'><pre>236k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2259' href='#L2259'><pre>2259</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2260' href='#L2260'><pre>2260</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SystemZInstrInfo::</pre></td></tr><tr><td class='line-number'><a name='L2261' href='#L2261'><pre>2261</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>areMemAccessesTriviallyDisjoint(const MachineInstr &amp;MIa,</pre></td></tr><tr><td class='line-number'><a name='L2262' href='#L2262'><pre>2262</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>                                const MachineInstr &amp;MIb) const {</pre></td></tr><tr><td class='line-number'><a name='L2263' href='#L2263'><pre>2263</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2264' href='#L2264'><pre>2264</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>  if (!MIa.hasOneMemOperand() || <div class='tooltip'>!MIb.hasOneMemOperand()<span class='tooltip-content'>10.5k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2264' href='#L2264'><span>2264:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>130</span>, <span class='None'>False</span>: <span class='covered-line'>10.5k</span>]
  Branch (<span class='line-number'><a name='L2264' href='#L2264'><span>2264:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>316</span>, <span class='None'>False</span>: <span class='covered-line'>10.2k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2264'><span>2264:7</span></a></span>) to (<span class='line-number'><a href='#L2264'><span>2264:57</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2264:7)
     Condition C2 --> (2264:34)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2265' href='#L2265'><pre>2265</pre></a></td><td class='covered-line'><pre>446</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L2266' href='#L2266'><pre>2266</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2267' href='#L2267'><pre>2267</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If mem-operands show that the same address Value is used by both</pre></td></tr><tr><td class='line-number'><a name='L2268' href='#L2268'><pre>2268</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instructions, check for non-overlapping offsets and widths. Not</pre></td></tr><tr><td class='line-number'><a name='L2269' href='#L2269'><pre>2269</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // sure if a register based analysis would be an improvement...</pre></td></tr><tr><td class='line-number'><a name='L2270' href='#L2270'><pre>2270</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2271' href='#L2271'><pre>2271</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>  MachineMemOperand *MMOa = *MIa.memoperands_begin();</pre></td></tr><tr><td class='line-number'><a name='L2272' href='#L2272'><pre>2272</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>  MachineMemOperand *MMOb = *MIb.memoperands_begin();</pre></td></tr><tr><td class='line-number'><a name='L2273' href='#L2273'><pre>2273</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>  const Value *VALa = MMOa-&gt;getValue();</pre></td></tr><tr><td class='line-number'><a name='L2274' href='#L2274'><pre>2274</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>  const Value *VALb = MMOb-&gt;getValue();</pre></td></tr><tr><td class='line-number'><a name='L2275' href='#L2275'><pre>2275</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>  bool SameVal = (VALa &amp;&amp; <div class='tooltip'>VALb<span class='tooltip-content'>7.08k</span></div> &amp;&amp; <div class='tooltip'>(VALa == VALb)<span class='tooltip-content'>5.75k</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2275' href='#L2275'><span>2275:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.08k</span>, <span class='None'>False</span>: <span class='covered-line'>3.11k</span>]
  Branch (<span class='line-number'><a name='L2275' href='#L2275'><span>2275:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.75k</span>, <span class='None'>False</span>: <span class='covered-line'>1.33k</span>]
  Branch (<span class='line-number'><a name='L2275' href='#L2275'><span>2275:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.44k</span>, <span class='None'>False</span>: <span class='covered-line'>4.30k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2275'><span>2275:19</span></a></span>) to (<span class='line-number'><a href='#L2275'><span>2275:49</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (2275:19)
     Condition C2 --> (2275:27)
     Condition C3 --> (2275:35)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2276' href='#L2276'><pre>2276</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>  if (!SameVal) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2276' href='#L2276'><span>2276:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.75k</span>, <span class='None'>False</span>: <span class='covered-line'>1.44k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2277' href='#L2277'><pre>2277</pre></a></td><td class='covered-line'><pre>8.75k</pre></td><td class='code'><pre>    const PseudoSourceValue *PSVa = MMOa-&gt;getPseudoValue();</pre></td></tr><tr><td class='line-number'><a name='L2278' href='#L2278'><pre>2278</pre></a></td><td class='covered-line'><pre>8.75k</pre></td><td class='code'><pre>    const PseudoSourceValue *PSVb = MMOb-&gt;getPseudoValue();</pre></td></tr><tr><td class='line-number'><a name='L2279' href='#L2279'><pre>2279</pre></a></td><td class='covered-line'><pre>8.75k</pre></td><td class='code'><pre>    if (PSVa &amp;&amp; <div class='tooltip'>PSVb<span class='tooltip-content'>859</span></div> &amp;&amp; <div class='tooltip'>(PSVa == PSVb)<span class='tooltip-content'>216</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2279' href='#L2279'><span>2279:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>859</span>, <span class='None'>False</span>: <span class='covered-line'>7.89k</span>]
  Branch (<span class='line-number'><a name='L2279' href='#L2279'><span>2279:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>216</span>, <span class='None'>False</span>: <span class='covered-line'>643</span>]
  Branch (<span class='line-number'><a name='L2279' href='#L2279'><span>2279:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>115</span>, <span class='None'>False</span>: <span class='covered-line'>101</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2279'><span>2279:9</span></a></span>) to (<span class='line-number'><a href='#L2279'><span>2279:39</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (2279:9)
     Condition C2 --> (2279:17)
     Condition C3 --> (2279:25)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2280' href='#L2280'><pre>2280</pre></a></td><td class='covered-line'><pre>115</pre></td><td class='code'><pre>      SameVal = true;</pre></td></tr><tr><td class='line-number'><a name='L2281' href='#L2281'><pre>2281</pre></a></td><td class='covered-line'><pre>8.75k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2282' href='#L2282'><pre>2282</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>  if (SameVal) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2282' href='#L2282'><span>2282:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.56k</span>, <span class='None'>False</span>: <span class='covered-line'>8.63k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2283' href='#L2283'><pre>2283</pre></a></td><td class='covered-line'><pre>1.56k</pre></td><td class='code'><pre>    int OffsetA = MMOa-&gt;getOffset(), OffsetB = MMOb-&gt;getOffset();</pre></td></tr><tr><td class='line-number'><a name='L2284' href='#L2284'><pre>2284</pre></a></td><td class='covered-line'><pre>1.56k</pre></td><td class='code'><pre>    LocationSize WidthA = MMOa-&gt;getSize(), WidthB = MMOb-&gt;getSize();</pre></td></tr><tr><td class='line-number'><a name='L2285' href='#L2285'><pre>2285</pre></a></td><td class='covered-line'><pre>1.56k</pre></td><td class='code'><pre>    int LowOffset = OffsetA &lt; OffsetB ? <div class='tooltip'>OffsetA<span class='tooltip-content'>197</span></div> : <div class='tooltip'>OffsetB<span class='tooltip-content'>1.36k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2285' href='#L2285'><span>2285:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>197</span>, <span class='None'>False</span>: <span class='covered-line'>1.36k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2286' href='#L2286'><pre>2286</pre></a></td><td class='covered-line'><pre>1.56k</pre></td><td class='code'><pre>    int HighOffset = OffsetA &lt; OffsetB ? <div class='tooltip'>OffsetB<span class='tooltip-content'>197</span></div> : <div class='tooltip'>OffsetA<span class='tooltip-content'>1.36k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2286' href='#L2286'><span>2286:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>197</span>, <span class='None'>False</span>: <span class='covered-line'>1.36k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2287' href='#L2287'><pre>2287</pre></a></td><td class='covered-line'><pre>1.56k</pre></td><td class='code'><pre>    LocationSize LowWidth = (LowOffset == OffsetA) ? <div class='tooltip'>WidthA<span class='tooltip-content'>985</span></div> : <div class='tooltip'>WidthB<span class='tooltip-content'>577</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2287' href='#L2287'><span>2287:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>985</span>, <span class='None'>False</span>: <span class='covered-line'>577</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2288' href='#L2288'><pre>2288</pre></a></td><td class='covered-line'><pre>1.56k</pre></td><td class='code'><pre>    if (LowWidth.hasValue() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2288' href='#L2288'><span>2288:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>695</span>, <span class='None'>False</span>: <span class='covered-line'>867</span>]
  Branch (<span class='line-number'><a name='L2288' href='#L2288'><span>2288:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.56k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2289' href='#L2289'><pre>2289</pre></a></td><td class='covered-line'><pre>1.56k</pre></td><td class='code'><pre>        LowOffset + (int)LowWidth.getValue() &lt;= HighOffset)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2289' href='#L2289'><span>2289:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>695</span>, <span class='None'>False</span>: <span class='covered-line'>867</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2288'><span>2288:9</span></a></span>) to (<span class='line-number'><a href='#L2288'><span>2289:59</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2288:9)
     Condition C2 --> (2289:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2290' href='#L2290'><pre>2290</pre></a></td><td class='covered-line'><pre>695</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L2291' href='#L2291'><pre>2291</pre></a></td><td class='covered-line'><pre>1.56k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2292' href='#L2292'><pre>2292</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2293' href='#L2293'><pre>2293</pre></a></td><td class='covered-line'><pre>9.50k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L2294' href='#L2294'><pre>2294</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2295' href='#L2295'><pre>2295</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2296' href='#L2296'><pre>2296</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SystemZInstrInfo::getConstValDefinedInReg(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L2297' href='#L2297'><pre>2297</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                               const Register Reg,</pre></td></tr><tr><td class='line-number'><a name='L2298' href='#L2298'><pre>2298</pre></a></td><td class='covered-line'><pre>52.9k</pre></td><td class='code'><pre>                                               int64_t &amp;ImmVal) const {</pre></td></tr><tr><td class='line-number'><a name='L2299' href='#L2299'><pre>2299</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2300' href='#L2300'><pre>2300</pre></a></td><td class='covered-line'><pre>52.9k</pre></td><td class='code'><pre>  if (MI.getOpcode() == SystemZ::VGBM &amp;&amp; <div class='tooltip'><span class='red'>Reg == MI.getOperand(0).getReg()</span><span class='tooltip-content'>0</span></div>) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2300' href='#L2300'><span>2300:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>52.9k</span>]
  Branch (<span class='line-number'><a name='L2300' href='#L2300'><span>2300:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>52.9k</span>]
  Branch (<span class='line-number'><a name='L2300' href='#L2300'><span>2300:42</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2300'><span>2300:7</span></a></span>) to (<span class='line-number'><a href='#L2300'><span>2300:74</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2300:7)
     Condition C2 --> (2300:42)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2301' href='#L2301'><pre>2301</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    ImmVal = MI.getOperand(1).getImm();</span></pre></td></tr><tr><td class='line-number'><a name='L2302' href='#L2302'><pre>2302</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: Handle non-0 values<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2303' href='#L2303'><pre>2303</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return ImmVal == 0;</span></pre></td></tr><tr><td class='line-number'><a name='L2304' href='#L2304'><pre>2304</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L2305' href='#L2305'><pre>2305</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2306' href='#L2306'><pre>2306</pre></a></td><td class='covered-line'><pre>52.9k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L2307' href='#L2307'><pre>2307</pre></a></td><td class='covered-line'><pre>52.9k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>