{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681906220336 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681906220336 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 19 20:10:20 2023 " "Processing started: Wed Apr 19 20:10:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681906220336 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681906220336 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fullAdder -c fullAdder " "Command: quartus_map --read_settings_files=on --write_settings_files=off fullAdder -c fullAdder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681906220336 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681906220728 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681906220729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file halfadder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 halfAdder " "Found entity 1: halfAdder" {  } { { "halfAdder.bdf" "" { Schematic "C:/Users/chiou/Documents/Digital-Circuit-using-Quartus/06-BCD/halfAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681906227092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681906227092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.bdf" "" { Schematic "C:/Users/chiou/Documents/Digital-Circuit-using-Quartus/06-BCD/fullAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681906227098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681906227098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder_4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder_4bit " "Found entity 1: fullAdder_4bit" {  } { { "fullAdder_4bit.bdf" "" { Schematic "C:/Users/chiou/Documents/Digital-Circuit-using-Quartus/06-BCD/fullAdder_4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681906227103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681906227103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_digit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bcd_digit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_digit " "Found entity 1: BCD_digit" {  } { { "BCD_digit.bdf" "" { Schematic "C:/Users/chiou/Documents/Digital-Circuit-using-Quartus/06-BCD/BCD_digit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681906227109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681906227109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_ten_digit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bcd_ten_digit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_ten_digit " "Found entity 1: BCD_ten_digit" {  } { { "BCD_ten_digit.bdf" "" { Schematic "C:/Users/chiou/Documents/Digital-Circuit-using-Quartus/06-BCD/BCD_ten_digit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681906227110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681906227110 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BCD_ten_digit " "Elaborating entity \"BCD_ten_digit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681906227142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_digit BCD_digit:inst10 " "Elaborating entity \"BCD_digit\" for hierarchy \"BCD_digit:inst10\"" {  } { { "BCD_ten_digit.bdf" "inst10" { Schematic "C:/Users/chiou/Documents/Digital-Circuit-using-Quartus/06-BCD/BCD_ten_digit.bdf" { { 152 512 624 344 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681906227158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder_4bit BCD_digit:inst10\|fullAdder_4bit:inst2 " "Elaborating entity \"fullAdder_4bit\" for hierarchy \"BCD_digit:inst10\|fullAdder_4bit:inst2\"" {  } { { "BCD_digit.bdf" "inst2" { Schematic "C:/Users/chiou/Documents/Digital-Circuit-using-Quartus/06-BCD/BCD_digit.bdf" { { 192 744 840 384 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681906227164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder BCD_digit:inst10\|fullAdder_4bit:inst2\|fullAdder:inst " "Elaborating entity \"fullAdder\" for hierarchy \"BCD_digit:inst10\|fullAdder_4bit:inst2\|fullAdder:inst\"" {  } { { "fullAdder_4bit.bdf" "inst" { Schematic "C:/Users/chiou/Documents/Digital-Circuit-using-Quartus/06-BCD/fullAdder_4bit.bdf" { { 104 384 480 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681906227169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfAdder BCD_digit:inst10\|fullAdder_4bit:inst2\|fullAdder:inst\|halfAdder:inst1 " "Elaborating entity \"halfAdder\" for hierarchy \"BCD_digit:inst10\|fullAdder_4bit:inst2\|fullAdder:inst\|halfAdder:inst1\"" {  } { { "fullAdder.bdf" "inst1" { Schematic "C:/Users/chiou/Documents/Digital-Circuit-using-Quartus/06-BCD/fullAdder.bdf" { { 344 488 584 440 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681906227175 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1681906227729 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1681906228245 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681906228245 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1681906228379 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1681906228379 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Implemented 21 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1681906228379 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1681906228379 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681906228396 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 19 20:10:28 2023 " "Processing ended: Wed Apr 19 20:10:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681906228396 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681906228396 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681906228396 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681906228396 ""}
