# CORDIC-core
CORDIC IP and verification modules.

This repo contains IP for a CORDIC core designed and verfied in SystemVerilog.
The module uses 16-bit word length, with 14-bit fixed point precision.
