DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
]
instances [
(Instance
name "U_1"
duLibraryName "my_project_lib"
duName "hex_block_diagram"
elements [
]
mwi 0
uid 1012,0
)
(Instance
name "U_0"
duLibraryName "my_project_lib"
duName "leds_block"
elements [
]
mwi 0
uid 1163,0
)
(Instance
name "U_2"
duLibraryName "moduleware"
duName "split"
elements [
]
mwi 1
uid 1280,0
)
]
embeddedInstances [
(EmbeddedInstance
name "turnLedsOn"
number "1"
)
]
libraryRefs [
"ieee"
]
)
version "30.1"
appVersion "2012.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "D:\\hds_projects\\my_project\\my_project_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "D:\\hds_projects\\my_project\\my_project_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "D:\\hds_projects\\my_project\\my_project_lib\\hds\\lcd_de2115\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "D:\\hds_projects\\my_project\\my_project_lib\\hds\\lcd_de2115\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "D:\\hds_projects\\my_project\\my_project_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "D:\\hds_projects\\my_project\\my_project_lib\\hds\\lcd_de2115"
)
(vvPair
variable "d_logical"
value "D:\\hds_projects\\my_project\\my_project_lib\\hds\\lcd_de2115"
)
(vvPair
variable "date"
value "27/02/2016"
)
(vvPair
variable "day"
value "שבת"
)
(vvPair
variable "day_long"
value "שבת"
)
(vvPair
variable "dd"
value "27"
)
(vvPair
variable "entity_name"
value "lcd_de2115"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "SUZANA-PC"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "my_project_lib"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/my_project_lib/work"
)
(vvPair
variable "library_downstream_QISDataPrep"
value "$HDS_PROJECT_DIR/my_project_lib/qis"
)
(vvPair
variable "library_downstream_QISPARInvoke"
value "$HDS_PROJECT_DIR/my_project_lib/qis"
)
(vvPair
variable "library_downstream_QISPGMInvoke"
value "$HDS_PROJECT_DIR/my_project_lib/qis"
)
(vvPair
variable "mm"
value "02"
)
(vvPair
variable "module_name"
value "lcd_de2115"
)
(vvPair
variable "month"
value "פבר"
)
(vvPair
variable "month_long"
value "פברואר"
)
(vvPair
variable "p"
value "D:\\hds_projects\\my_project\\my_project_lib\\hds\\lcd_de2115\\struct.bd"
)
(vvPair
variable "p_logical"
value "D:\\hds_projects\\my_project\\my_project_lib\\hds\\lcd_de2115\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "my_project"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech_6.5\\win32"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "21:16:44"
)
(vvPair
variable "unit"
value "lcd_de2115"
)
(vvPair
variable "user"
value "Suzana"
)
(vvPair
variable "version"
value "2012.1 (Build 6)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2016"
)
(vvPair
variable "yy"
value "16"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,48000,53000,49000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,48000,46000,49000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,44000,57000,45000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,44000,56200,45000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,46000,53000,47000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,46000,46200,47000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,46000,36000,47000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,46000,34300,47000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,45000,73000,49000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,45200,62400,46200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,44000,73000,45000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,44000,61600,45000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,44000,53000,46000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "39150,44500,45850,45500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,47000,36000,48000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,47000,34300,48000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,48000,36000,49000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,48000,34900,49000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,47000,53000,48000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,47000,48300,48000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "32000,44000,73000,49000"
)
oxt "14000,66000,55000,71000"
)
*12 (Net
uid 691,0
decl (Decl
n "hex0"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 3
suid 12,0
)
declText (MLText
uid 692,0
va (VaSet
font "Courier New,8,0"
)
xt "16000,-20600,39000,-19800"
st "hex0        : std_logic_vector(6 DOWNTO 0)
"
)
)
*13 (Net
uid 701,0
decl (Decl
n "hex1"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 4
suid 13,0
)
declText (MLText
uid 702,0
va (VaSet
font "Courier New,8,0"
)
xt "16000,-19800,39000,-19000"
st "hex1        : std_logic_vector(6 DOWNTO 0)
"
)
)
*14 (Net
uid 711,0
decl (Decl
n "hex2"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 5
suid 14,0
)
declText (MLText
uid 712,0
va (VaSet
font "Courier New,8,0"
)
xt "16000,-19000,39000,-18200"
st "hex2        : std_logic_vector(6 DOWNTO 0)
"
)
)
*15 (Net
uid 721,0
decl (Decl
n "hex3"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 6
suid 15,0
)
declText (MLText
uid 722,0
va (VaSet
font "Courier New,8,0"
)
xt "16000,-18200,39000,-17400"
st "hex3        : std_logic_vector(6 DOWNTO 0)
"
)
)
*16 (Net
uid 731,0
decl (Decl
n "hex4"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 7
suid 16,0
)
declText (MLText
uid 732,0
va (VaSet
font "Courier New,8,0"
)
xt "16000,-17400,39000,-16600"
st "hex4        : std_logic_vector(6 DOWNTO 0)
"
)
)
*17 (Net
uid 741,0
decl (Decl
n "hex5"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 8
suid 17,0
)
declText (MLText
uid 742,0
va (VaSet
font "Courier New,8,0"
)
xt "16000,-16600,39000,-15800"
st "hex5        : std_logic_vector(6 DOWNTO 0)
"
)
)
*18 (Net
uid 751,0
decl (Decl
n "hex6"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 9
suid 18,0
)
declText (MLText
uid 752,0
va (VaSet
font "Courier New,8,0"
)
xt "16000,-15800,39000,-15000"
st "hex6        : std_logic_vector(6 DOWNTO 0)
"
)
)
*19 (Net
uid 761,0
decl (Decl
n "hex7"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 10
suid 19,0
)
declText (MLText
uid 762,0
va (VaSet
font "Courier New,8,0"
)
xt "16000,-15000,39000,-14200"
st "hex7        : std_logic_vector(6 DOWNTO 0)
"
)
)
*20 (PortIoOut
uid 857,0
shape (CompositeShape
uid 858,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 859,0
sl 0
ro 270
xt "55500,35625,57000,36375"
)
(Line
uid 860,0
sl 0
ro 270
xt "55000,36000,55500,36000"
pts [
"55000,36000"
"55500,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 861,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 862,0
va (VaSet
font "arial,8,0"
)
xt "58000,35500,59900,36500"
st "hex3"
blo "58000,36300"
tm "WireNameMgr"
)
)
)
*21 (PortIoOut
uid 863,0
shape (CompositeShape
uid 864,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 865,0
sl 0
ro 270
xt "55500,34625,57000,35375"
)
(Line
uid 866,0
sl 0
ro 270
xt "55000,35000,55500,35000"
pts [
"55000,35000"
"55500,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 867,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 868,0
va (VaSet
font "arial,8,0"
)
xt "58000,34500,59900,35500"
st "hex2"
blo "58000,35300"
tm "WireNameMgr"
)
)
)
*22 (PortIoOut
uid 869,0
shape (CompositeShape
uid 870,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 871,0
sl 0
ro 270
xt "55500,33625,57000,34375"
)
(Line
uid 872,0
sl 0
ro 270
xt "55000,34000,55500,34000"
pts [
"55000,34000"
"55500,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 873,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 874,0
va (VaSet
font "arial,8,0"
)
xt "58000,33500,59900,34500"
st "hex1"
blo "58000,34300"
tm "WireNameMgr"
)
)
)
*23 (PortIoOut
uid 875,0
shape (CompositeShape
uid 876,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 877,0
sl 0
ro 270
xt "55500,32625,57000,33375"
)
(Line
uid 878,0
sl 0
ro 270
xt "55000,33000,55500,33000"
pts [
"55000,33000"
"55500,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 879,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 880,0
va (VaSet
font "arial,8,0"
)
xt "58000,32500,59900,33500"
st "hex0"
blo "58000,33300"
tm "WireNameMgr"
)
)
)
*24 (PortIoOut
uid 881,0
shape (CompositeShape
uid 882,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 883,0
sl 0
ro 270
xt "55500,37625,57000,38375"
)
(Line
uid 884,0
sl 0
ro 270
xt "55000,38000,55500,38000"
pts [
"55000,38000"
"55500,38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 885,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 886,0
va (VaSet
font "arial,8,0"
)
xt "58000,37500,59900,38500"
st "hex5"
blo "58000,38300"
tm "WireNameMgr"
)
)
)
*25 (PortIoOut
uid 887,0
shape (CompositeShape
uid 888,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 889,0
sl 0
ro 270
xt "55500,36625,57000,37375"
)
(Line
uid 890,0
sl 0
ro 270
xt "55000,37000,55500,37000"
pts [
"55000,37000"
"55500,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 891,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 892,0
va (VaSet
font "arial,8,0"
)
xt "58000,36500,59900,37500"
st "hex4"
blo "58000,37300"
tm "WireNameMgr"
)
)
)
*26 (PortIoOut
uid 893,0
shape (CompositeShape
uid 894,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 895,0
sl 0
ro 270
xt "55500,38625,57000,39375"
)
(Line
uid 896,0
sl 0
ro 270
xt "55000,39000,55500,39000"
pts [
"55000,39000"
"55500,39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 897,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 898,0
va (VaSet
font "arial,8,0"
)
xt "58000,38500,59900,39500"
st "hex6"
blo "58000,39300"
tm "WireNameMgr"
)
)
)
*27 (PortIoOut
uid 899,0
shape (CompositeShape
uid 900,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 901,0
sl 0
ro 270
xt "55500,39625,57000,40375"
)
(Line
uid 902,0
sl 0
ro 270
xt "55000,40000,55500,40000"
pts [
"55000,40000"
"55500,40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 903,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 904,0
va (VaSet
font "arial,8,0"
)
xt "58000,39500,59900,40500"
st "hex7"
blo "58000,40300"
tm "WireNameMgr"
)
)
)
*28 (SaComponent
uid 1012,0
optionalChildren [
*29 (CptPort
uid 964,0
ps "OnEdgeStrategy"
shape (Triangle
uid 965,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,32625,45750,33375"
)
tg (CPTG
uid 966,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 967,0
va (VaSet
font "arial,8,0"
)
xt "42100,32500,44000,33500"
st "hex0"
ju 2
blo "44000,33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hex0"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 7
suid 53,0
)
)
)
*30 (CptPort
uid 968,0
ps "OnEdgeStrategy"
shape (Triangle
uid 969,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,33625,45750,34375"
)
tg (CPTG
uid 970,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 971,0
va (VaSet
font "arial,8,0"
)
xt "42100,33500,44000,34500"
st "hex1"
ju 2
blo "44000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hex1"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 8
suid 54,0
)
)
)
*31 (CptPort
uid 972,0
ps "OnEdgeStrategy"
shape (Triangle
uid 973,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,34625,45750,35375"
)
tg (CPTG
uid 974,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 975,0
va (VaSet
font "arial,8,0"
)
xt "42100,34500,44000,35500"
st "hex2"
ju 2
blo "44000,35300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hex2"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 9
suid 55,0
)
)
)
*32 (CptPort
uid 976,0
ps "OnEdgeStrategy"
shape (Triangle
uid 977,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,35625,45750,36375"
)
tg (CPTG
uid 978,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 979,0
va (VaSet
font "arial,8,0"
)
xt "42100,35500,44000,36500"
st "hex3"
ju 2
blo "44000,36300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hex3"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 10
suid 56,0
)
)
)
*33 (CptPort
uid 980,0
ps "OnEdgeStrategy"
shape (Triangle
uid 981,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,36625,45750,37375"
)
tg (CPTG
uid 982,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 983,0
va (VaSet
font "arial,8,0"
)
xt "42100,36500,44000,37500"
st "hex4"
ju 2
blo "44000,37300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hex4"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 11
suid 57,0
)
)
)
*34 (CptPort
uid 984,0
ps "OnEdgeStrategy"
shape (Triangle
uid 985,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,37625,45750,38375"
)
tg (CPTG
uid 986,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 987,0
va (VaSet
font "arial,8,0"
)
xt "42100,37500,44000,38500"
st "hex5"
ju 2
blo "44000,38300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hex5"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 12
suid 58,0
)
)
)
*35 (CptPort
uid 988,0
ps "OnEdgeStrategy"
shape (Triangle
uid 989,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,38625,45750,39375"
)
tg (CPTG
uid 990,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 991,0
va (VaSet
font "arial,8,0"
)
xt "42100,38500,44000,39500"
st "hex6"
ju 2
blo "44000,39300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hex6"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 13
suid 59,0
)
)
)
*36 (CptPort
uid 992,0
ps "OnEdgeStrategy"
shape (Triangle
uid 993,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,39625,45750,40375"
)
tg (CPTG
uid 994,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 995,0
va (VaSet
font "arial,8,0"
)
xt "42100,39500,44000,40500"
st "hex7"
ju 2
blo "44000,40300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hex7"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 14
suid 60,0
)
)
)
*37 (CptPort
uid 996,0
ps "OnEdgeStrategy"
shape (Triangle
uid 997,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32250,35625,33000,36375"
)
tg (CPTG
uid 998,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 999,0
va (VaSet
font "arial,8,0"
)
xt "34000,35500,36900,36500"
st "switch2"
blo "34000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "switch2"
t "std_logic"
o 3
suid 61,0
)
)
)
*38 (CptPort
uid 1000,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1001,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32250,36625,33000,37375"
)
tg (CPTG
uid 1002,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1003,0
va (VaSet
font "arial,8,0"
)
xt "34000,36500,36900,37500"
st "switch3"
blo "34000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "switch3"
t "std_logic"
o 4
suid 62,0
)
)
)
*39 (CptPort
uid 1004,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1005,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32250,37625,33000,38375"
)
tg (CPTG
uid 1006,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1007,0
va (VaSet
font "arial,8,0"
)
xt "34000,37500,36900,38500"
st "switch4"
blo "34000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "switch4"
t "std_logic"
o 5
suid 63,0
)
)
)
*40 (CptPort
uid 1008,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1009,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32250,38625,33000,39375"
)
tg (CPTG
uid 1010,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1011,0
va (VaSet
font "arial,8,0"
)
xt "34000,38500,36900,39500"
st "switch5"
blo "34000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "switch5"
t "std_logic"
o 6
suid 64,0
)
)
)
*41 (CptPort
uid 2850,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2851,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32250,31625,33000,32375"
)
tg (CPTG
uid 2852,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2853,0
va (VaSet
font "arial,8,0"
)
xt "34000,31500,40400,32500"
st "somePushButton"
blo "34000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "somePushButton"
t "std_logic"
o 2
suid 68,0
)
)
)
*42 (CptPort
uid 2862,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2863,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32250,33625,33000,34375"
)
tg (CPTG
uid 2864,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2865,0
va (VaSet
font "arial,8,0"
)
xt "34000,33500,36100,34500"
st "clk25"
blo "34000,34300"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "clk25"
t "std_logic"
o 1
suid 69,0
)
)
)
]
shape (Rectangle
uid 1013,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "33000,31000,45000,42000"
)
oxt "15000,6000,23000,16000"
ttg (MlTextGroup
uid 1014,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*43 (Text
uid 1015,0
va (VaSet
font "arial,8,1"
)
xt "37050,28000,43250,29000"
st "my_project_lib"
blo "37050,28800"
tm "BdLibraryNameMgr"
)
*44 (Text
uid 1016,0
va (VaSet
font "arial,8,1"
)
xt "37050,29000,44950,30000"
st "hex_block_diagram"
blo "37050,29800"
tm "CptNameMgr"
)
*45 (Text
uid 1017,0
va (VaSet
font "arial,8,1"
)
xt "37050,30000,38850,31000"
st "U_1"
blo "37050,30800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1018,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1019,0
text (MLText
uid 1020,0
va (VaSet
font "Courier New,8,0"
)
xt "17000,33000,17000,33000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1021,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "33250,40250,34750,41750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*46 (PortIoIn
uid 1057,0
shape (CompositeShape
uid 1058,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1059,0
sl 0
ro 270
xt "6000,32625,7500,33375"
)
(Line
uid 1060,0
sl 0
ro 270
xt "7500,33000,8000,33000"
pts [
"7500,33000"
"8000,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1061,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1062,0
va (VaSet
font "arial,8,0"
)
xt "100,32500,5000,33500"
st "pushButtons"
ju 2
blo "5000,33300"
tm "WireNameMgr"
)
)
)
*47 (SaComponent
uid 1163,0
optionalChildren [
*48 (CptPort
uid 1139,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1140,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,6625,45750,7375"
)
tg (CPTG
uid 1141,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1142,0
va (VaSet
font "arial,8,0"
)
xt "41700,6500,44000,7500"
st "LED0"
ju 2
blo "44000,7300"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "LED0"
t "std_logic"
o 1
suid 22,0
)
)
)
*49 (CptPort
uid 1143,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1144,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,7625,45750,8375"
)
tg (CPTG
uid 1145,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1146,0
va (VaSet
font "arial,8,0"
)
xt "41700,7500,44000,8500"
st "LED1"
ju 2
blo "44000,8300"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "LED1"
t "std_logic"
o 2
suid 23,0
)
)
)
*50 (CptPort
uid 1147,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1148,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,8625,45750,9375"
)
tg (CPTG
uid 1149,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1150,0
va (VaSet
font "arial,8,0"
)
xt "41700,8500,44000,9500"
st "LED2"
ju 2
blo "44000,9300"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "LED2"
t "std_logic"
o 3
suid 24,0
)
)
)
*51 (CptPort
uid 1151,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1152,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,9625,45750,10375"
)
tg (CPTG
uid 1153,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1154,0
va (VaSet
font "arial,8,0"
)
xt "41700,9500,44000,10500"
st "LED3"
ju 2
blo "44000,10300"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "LED3"
t "std_logic"
o 4
suid 25,0
)
)
)
*52 (CptPort
uid 1155,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1156,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,10625,45750,11375"
)
tg (CPTG
uid 1157,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1158,0
va (VaSet
font "arial,8,0"
)
xt "41700,10500,44000,11500"
st "LED4"
ju 2
blo "44000,11300"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "LED4"
t "std_logic"
o 5
suid 26,0
)
)
)
*53 (CptPort
uid 1159,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1160,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36250,7625,37000,8375"
)
tg (CPTG
uid 1161,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1162,0
va (VaSet
font "arial,8,0"
)
xt "38000,7500,40900,8500"
st "switch1"
blo "38000,8300"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "switch1"
t "std_logic"
o 6
suid 27,0
)
)
)
]
shape (Rectangle
uid 1164,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "37000,3000,45000,13000"
)
oxt "15000,6000,23000,16000"
ttg (MlTextGroup
uid 1165,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*54 (Text
uid 1166,0
va (VaSet
font "arial,8,1"
)
xt "37900,0,44100,1000"
st "my_project_lib"
blo "37900,800"
tm "BdLibraryNameMgr"
)
*55 (Text
uid 1167,0
va (VaSet
font "arial,8,1"
)
xt "37900,1000,42600,2000"
st "leds_block"
blo "37900,1800"
tm "CptNameMgr"
)
*56 (Text
uid 1168,0
va (VaSet
font "arial,8,1"
)
xt "37900,2000,39700,3000"
st "U_0"
blo "37900,2800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1169,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1170,0
text (MLText
uid 1171,0
va (VaSet
font "Courier New,8,0"
)
xt "17000,4000,17000,4000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1172,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "37250,11250,38750,12750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*57 (CommentText
uid 1189,0
shape (Rectangle
uid 1190,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "4000,12000,25000,21000"
)
oxt "0,0,15000,5000"
text (MLText
uid 1191,0
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "4200,12200,21700,20200"
st "
the pin file is located at a tcl script 
i have created.
to create the file 
(in quartus ,project->generat tcl file for project)
to run the script,
write in quartus tcl window,
source filename.tcl
i named it (source pin_assigment_de2_115.tcl)
"
tm "CommentText"
wrapOption 3
visibleHeight 9000
visibleWidth 21000
)
)
*58 (CommentGraphic
uid 1200,0
shape (ZoomableIcon
uid 1201,0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "143430,-74940,274000,27000"
iconName "C:\\Users\\Suzana\\Pictures\\de2_simple_diagram.bmp"
)
)
*59 (PortIoOut
uid 1208,0
shape (CompositeShape
uid 1209,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1210,0
sl 0
ro 270
xt "81500,38625,83000,39375"
)
(Line
uid 1211,0
sl 0
ro 270
xt "81000,39000,81500,39000"
pts [
"81000,39000"
"81500,39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1212,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1213,0
va (VaSet
font "arial,8,0"
)
xt "84000,38500,86000,39500"
st "ledG"
blo "84000,39300"
tm "WireNameMgr"
)
)
)
*60 (Net
uid 1220,0
decl (Decl
n "ledG"
t "std_logic_vector"
b "(8 DOWNTO 0)"
o 11
suid 31,0
)
declText (MLText
uid 1221,0
va (VaSet
font "Courier New,8,0"
)
xt "16000,-14200,39000,-13400"
st "ledG        : std_logic_vector(8 DOWNTO 0)
"
)
)
*61 (PortIoOut
uid 1222,0
shape (CompositeShape
uid 1223,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1224,0
sl 0
ro 270
xt "99500,31625,101000,32375"
)
(Line
uid 1225,0
sl 0
ro 270
xt "99000,32000,99500,32000"
pts [
"99000,32000"
"99500,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1226,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1227,0
va (VaSet
font "arial,8,0"
)
xt "102000,31500,104000,32500"
st "ledR"
blo "102000,32300"
tm "WireNameMgr"
)
)
)
*62 (Net
uid 1234,0
decl (Decl
n "ledR"
t "std_logic_vector"
b "(17 DOWNTO 0)"
o 12
suid 32,0
)
declText (MLText
uid 1235,0
va (VaSet
font "Courier New,8,0"
)
xt "16000,-13400,39500,-12600"
st "ledR        : std_logic_vector(17 DOWNTO 0)
"
)
)
*63 (PortIoIn
uid 1236,0
shape (CompositeShape
uid 1237,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1238,0
sl 0
ro 270
xt "69000,9625,70500,10375"
)
(Line
uid 1239,0
sl 0
ro 270
xt "70500,10000,71000,10000"
pts [
"70500,10000"
"71000,10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1240,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1241,0
va (VaSet
font "arial,8,0"
)
xt "65100,9500,68000,10500"
st "switchs"
ju 2
blo "68000,10300"
tm "WireNameMgr"
)
)
)
*64 (MWC
uid 1280,0
optionalChildren [
*65 (CptPort
uid 1258,0
optionalChildren [
*66 (Property
uid 1262,0
pclass "_MW_GEOM_"
pname "fixed"
ptn "String"
)
*67 (Property
uid 1263,0
pclass "_MW_GEOM_"
pname "fixed"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1259,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "83250,9625,84000,10375"
)
tg (CPTG
uid 1260,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1261,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "82000,9500,83400,10500"
st "din"
blo "82000,10300"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic_vector"
b "(17 DOWNTO 0)"
o 2
suid 3,0
)
)
)
*68 (CommentText
uid 1264,0
shape (Rectangle
uid 1265,0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65280,65280,46080"
lineColor "0,0,32768"
lineWidth -1
fillStyle 1
)
xt "84617,9703,86617,11547"
)
oxt "6617,7703,8617,9547"
text (MLText
uid 1266,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "84717,10125,86517,11125"
st "
msb
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 1844
visibleWidth 2000
)
position 1
)
*69 (CommentText
uid 1267,0
shape (Rectangle
uid 1268,0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65280,65280,46080"
lineColor "0,0,32768"
lineWidth -1
fillStyle 1
)
xt "84826,8218,86826,10218"
)
oxt "6826,6218,8826,8218"
text (MLText
uid 1269,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "85126,8718,86526,9718"
st "
lsb
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2000
)
position 1
)
*70 (CommentGraphic
uid 1270,0
shape (PolyLine2D
pts [
"86000,10000"
"84000,10000"
]
uid 1271,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "84000,10000,86000,10000"
)
oxt "6000,8000,8000,8000"
)
*71 (CommentGraphic
uid 1272,0
optionalChildren [
*72 (Property
uid 1274,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"88000,11000"
"88000,27000"
]
uid 1273,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "88000,11000,88000,27000"
)
oxt "10000,9000,10000,9000"
)
*73 (CommentGraphic
uid 1275,0
optionalChildren [
*74 (Property
uid 1277,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"88000,9000"
"88000,-7000"
]
uid 1276,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "88000,-7000,88000,9000"
)
oxt "10000,7000,10000,7000"
)
*75 (CommentGraphic
uid 1278,0
shape (CustomPolygon
pts [
"86000,10000"
"88000,9000"
"88000,11000"
"86000,10000"
]
uid 1279,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "86000,9000,88000,11000"
)
oxt "8000,7000,10000,9000"
)
*76 (CptPort
uid 2248,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2249,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "88000,-7375,88750,-6625"
)
tg (CPTG
uid 2250,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2251,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "84800,-7500,87000,-6500"
st "dout0"
ju 2
blo "87000,-6700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout0"
t "std_logic"
o 13
suid 1,0
)
)
)
*77 (CptPort
uid 2252,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2253,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "88000,-5375,88750,-4625"
)
tg (CPTG
uid 2254,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2255,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "84800,-5500,87000,-4500"
st "dout1"
ju 2
blo "87000,-4700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout1"
t "std_logic"
o 30
suid 2,0
)
)
)
*78 (CptPort
uid 2256,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2257,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "88000,-3375,88750,-2625"
)
tg (CPTG
uid 2258,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2259,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "84800,-3500,87000,-2500"
st "dout2"
ju 2
blo "87000,-2700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout2"
t "std_logic"
o 23
suid 1,0
)
)
)
*79 (CptPort
uid 2260,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2261,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "88000,-1375,88750,-625"
)
tg (CPTG
uid 2262,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2263,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "84800,-1500,87000,-500"
st "dout3"
ju 2
blo "87000,-700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout3"
t "std_logic"
o 24
suid 1,0
)
)
)
*80 (CptPort
uid 2264,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2265,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "88000,625,88750,1375"
)
tg (CPTG
uid 2266,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2267,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "84800,500,87000,1500"
st "dout4"
ju 2
blo "87000,1300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout4"
t "std_logic"
o 25
suid 1,0
)
)
)
*81 (CptPort
uid 2268,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2269,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "88000,2625,88750,3375"
)
tg (CPTG
uid 2270,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2271,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "84800,2500,87000,3500"
st "dout5"
ju 2
blo "87000,3300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout5"
t "std_logic"
o 26
suid 1,0
)
)
)
*82 (CptPort
uid 2272,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2273,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "88000,4625,88750,5375"
)
tg (CPTG
uid 2274,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2275,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "84800,4500,87000,5500"
st "dout6"
ju 2
blo "87000,5300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout6"
t "std_logic"
o 27
suid 1,0
)
)
)
*83 (CptPort
uid 2276,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2277,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "88000,6625,88750,7375"
)
tg (CPTG
uid 2278,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2279,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "84800,6500,87000,7500"
st "dout7"
ju 2
blo "87000,7300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout7"
t "std_logic"
o 28
suid 1,0
)
)
)
*84 (CptPort
uid 2280,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2281,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "88000,8625,88750,9375"
)
tg (CPTG
uid 2282,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2283,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "84800,8500,87000,9500"
st "dout8"
ju 2
blo "87000,9300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout8"
t "std_logic"
o 29
suid 1,0
)
)
)
*85 (CptPort
uid 2284,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2285,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "88000,10625,88750,11375"
)
tg (CPTG
uid 2286,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2287,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "84800,10500,87000,11500"
st "dout9"
ju 2
blo "87000,11300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout9"
t "std_logic"
o 30
suid 1,0
)
)
)
*86 (CptPort
uid 2288,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2289,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "88000,12625,88750,13375"
)
tg (CPTG
uid 2290,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2291,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "84400,12500,87000,13500"
st "dout10"
ju 2
blo "87000,13300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout10"
t "std_logic"
o 15
suid 1,0
)
)
)
*87 (CptPort
uid 2292,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2293,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "88000,14625,88750,15375"
)
tg (CPTG
uid 2294,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2295,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "84400,14500,87000,15500"
st "dout11"
ju 2
blo "87000,15300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout11"
t "std_logic"
o 16
suid 1,0
)
)
)
*88 (CptPort
uid 2296,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2297,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "88000,16625,88750,17375"
)
tg (CPTG
uid 2298,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2299,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "84400,16500,87000,17500"
st "dout12"
ju 2
blo "87000,17300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout12"
t "std_logic"
o 17
suid 1,0
)
)
)
*89 (CptPort
uid 2300,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2301,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "88000,18625,88750,19375"
)
tg (CPTG
uid 2302,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2303,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "84400,18500,87000,19500"
st "dout13"
ju 2
blo "87000,19300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout13"
t "std_logic"
o 18
suid 1,0
)
)
)
*90 (CptPort
uid 2304,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2305,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "88000,20625,88750,21375"
)
tg (CPTG
uid 2306,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2307,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "84400,20500,87000,21500"
st "dout14"
ju 2
blo "87000,21300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout14"
t "std_logic"
o 19
suid 1,0
)
)
)
*91 (CptPort
uid 2308,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2309,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "88000,22625,88750,23375"
)
tg (CPTG
uid 2310,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2311,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "84400,22500,87000,23500"
st "dout15"
ju 2
blo "87000,23300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout15"
t "std_logic"
o 20
suid 1,0
)
)
)
*92 (CptPort
uid 2312,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2313,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "88000,24625,88750,25375"
)
tg (CPTG
uid 2314,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2315,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "84400,24500,87000,25500"
st "dout16"
ju 2
blo "87000,25300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout16"
t "std_logic"
o 21
suid 1,0
)
)
)
*93 (CptPort
uid 2316,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2317,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "88000,26625,88750,27375"
)
tg (CPTG
uid 2318,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2319,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "84400,26500,87000,27500"
st "dout17"
ju 2
blo "87000,27300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout17"
t "std_logic"
o 22
suid 1,0
)
)
)
]
shape (Rectangle
uid 1281,0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineWidth -1
)
xt "84000,-8000,88000,28000"
fos 1
)
showPorts 0
oxt "6000,6000,10000,10000"
ttg (MlTextGroup
uid 1282,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*94 (Text
uid 1283,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "84900,27000,89700,28000"
st "moduleware"
blo "84900,27800"
)
*95 (Text
uid 1284,0
va (VaSet
font "arial,8,0"
)
xt "84900,28000,86700,29000"
st "split"
blo "84900,28800"
)
*96 (Text
uid 1285,0
va (VaSet
font "arial,8,0"
)
xt "84900,29000,86700,30000"
st "U_2"
blo "84900,29800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1286,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1287,0
text (MLText
uid 1288,0
va (VaSet
font "arial,8,0"
)
xt "69000,-2000,69000,-2000"
)
header ""
)
elements [
]
)
sed 1
portVis (PortSigDisplay
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
de 1
visOptions (mwParamsVisibilityOptions
)
)
*97 (Net
uid 1940,0
decl (Decl
n "switch0"
t "std_logic"
o 13
suid 37,0
)
declText (MLText
uid 1941,0
va (VaSet
font "Courier New,8,0"
)
xt "16000,-11600,32500,-10800"
st "SIGNAL switch0     : std_logic
"
)
)
*98 (Net
uid 1960,0
decl (Decl
n "switch2"
t "std_logic"
o 23
suid 39,0
)
declText (MLText
uid 1961,0
va (VaSet
font "Courier New,8,0"
)
xt "16000,-3600,32500,-2800"
st "SIGNAL switch2     : std_logic
"
)
)
*99 (Net
uid 1970,0
decl (Decl
n "switch3"
t "std_logic"
o 24
suid 40,0
)
declText (MLText
uid 1971,0
va (VaSet
font "Courier New,8,0"
)
xt "16000,-2800,32500,-2000"
st "SIGNAL switch3     : std_logic
"
)
)
*100 (Net
uid 2025,0
decl (Decl
n "switch4"
t "std_logic"
o 25
suid 41,0
)
declText (MLText
uid 2026,0
va (VaSet
font "Courier New,8,0"
)
xt "16000,-2000,32500,-1200"
st "SIGNAL switch4     : std_logic
"
)
)
*101 (Net
uid 2033,0
decl (Decl
n "switch5"
t "std_logic"
o 26
suid 42,0
)
declText (MLText
uid 2034,0
va (VaSet
font "Courier New,8,0"
)
xt "16000,-1200,32500,-400"
st "SIGNAL switch5     : std_logic
"
)
)
*102 (Net
uid 2041,0
decl (Decl
n "switch6"
t "std_logic"
o 27
suid 43,0
)
declText (MLText
uid 2042,0
va (VaSet
font "Courier New,8,0"
)
xt "16000,-400,32500,400"
st "SIGNAL switch6     : std_logic
"
)
)
*103 (Net
uid 2049,0
decl (Decl
n "switch7"
t "std_logic"
o 28
suid 44,0
)
declText (MLText
uid 2050,0
va (VaSet
font "Courier New,8,0"
)
xt "16000,400,32500,1200"
st "SIGNAL switch7     : std_logic
"
)
)
*104 (Net
uid 2057,0
decl (Decl
n "switch8"
t "std_logic"
o 29
suid 45,0
)
declText (MLText
uid 2058,0
va (VaSet
font "Courier New,8,0"
)
xt "16000,1200,32500,2000"
st "SIGNAL switch8     : std_logic
"
)
)
*105 (Net
uid 2065,0
decl (Decl
n "switch9"
t "std_logic"
o 30
suid 46,0
)
declText (MLText
uid 2066,0
va (VaSet
font "Courier New,8,0"
)
xt "16000,2000,32500,2800"
st "SIGNAL switch9     : std_logic
"
)
)
*106 (Net
uid 2073,0
decl (Decl
n "switch10"
t "std_logic"
o 15
suid 47,0
)
declText (MLText
uid 2074,0
va (VaSet
font "Courier New,8,0"
)
xt "16000,-10000,32500,-9200"
st "SIGNAL switch10    : std_logic
"
)
)
*107 (Net
uid 2081,0
decl (Decl
n "switch11"
t "std_logic"
o 16
suid 48,0
)
declText (MLText
uid 2082,0
va (VaSet
font "Courier New,8,0"
)
xt "16000,-9200,32500,-8400"
st "SIGNAL switch11    : std_logic
"
)
)
*108 (Net
uid 2089,0
decl (Decl
n "switch12"
t "std_logic"
o 17
suid 49,0
)
declText (MLText
uid 2090,0
va (VaSet
font "Courier New,8,0"
)
xt "16000,-8400,32500,-7600"
st "SIGNAL switch12    : std_logic
"
)
)
*109 (Net
uid 2097,0
decl (Decl
n "switch13"
t "std_logic"
o 18
suid 50,0
)
declText (MLText
uid 2098,0
va (VaSet
font "Courier New,8,0"
)
xt "16000,-7600,32500,-6800"
st "SIGNAL switch13    : std_logic
"
)
)
*110 (Net
uid 2105,0
decl (Decl
n "switch14"
t "std_logic"
o 19
suid 51,0
)
declText (MLText
uid 2106,0
va (VaSet
font "Courier New,8,0"
)
xt "16000,-6800,32500,-6000"
st "SIGNAL switch14    : std_logic
"
)
)
*111 (Net
uid 2113,0
decl (Decl
n "switch15"
t "std_logic"
o 20
suid 52,0
)
declText (MLText
uid 2114,0
va (VaSet
font "Courier New,8,0"
)
xt "16000,-6000,32500,-5200"
st "SIGNAL switch15    : std_logic
"
)
)
*112 (Net
uid 2121,0
decl (Decl
n "switch16"
t "std_logic"
o 21
suid 53,0
)
declText (MLText
uid 2122,0
va (VaSet
font "Courier New,8,0"
)
xt "16000,-5200,32500,-4400"
st "SIGNAL switch16    : std_logic
"
)
)
*113 (Net
uid 2129,0
decl (Decl
n "switch17"
t "std_logic"
o 22
suid 54,0
)
declText (MLText
uid 2130,0
va (VaSet
font "Courier New,8,0"
)
xt "16000,-4400,32500,-3600"
st "SIGNAL switch17    : std_logic
"
)
)
*114 (Net
uid 2340,0
decl (Decl
n "switchs"
t "std_logic_vector"
b "(17 DOWNTO 0)"
o 2
suid 58,0
)
declText (MLText
uid 2341,0
va (VaSet
font "Courier New,8,0"
)
xt "16000,-21400,39500,-20600"
st "switchs     : std_logic_vector(17 DOWNTO 0)
"
)
)
*115 (Net
uid 2342,0
decl (Decl
n "pushButtons"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 1
suid 59,0
)
declText (MLText
uid 2343,0
va (VaSet
font "Courier New,8,0"
)
xt "16000,-22200,39000,-21400"
st "pushButtons : std_logic_vector(3 DOWNTO 0)
"
)
)
*116 (Net
uid 2484,0
decl (Decl
n "switch1"
t "std_logic"
o 30
suid 64,0
)
declText (MLText
uid 2485,0
va (VaSet
font "Courier New,8,0"
)
xt "16000,-10800,32500,-10000"
st "SIGNAL switch1     : std_logic
"
)
)
*117 (HdlText
uid 2638,0
optionalChildren [
*118 (EmbeddedText
uid 2644,0
commentText (CommentText
uid 2645,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 2646,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "61000,27000,79000,32000"
)
oxt "0,0,18000,5000"
text (MLText
uid 2647,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "61200,27200,67700,31200"
st "
ledR(0) <= '1';
ledR(1) <= '1';
ledR(2) <= '1';
ledR(3) <= '1';
                                                                             



"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 2639,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "53000,17000,61000,27000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 2640,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*119 (Text
uid 2641,0
va (VaSet
font "arial,8,1"
)
xt "54150,21000,59450,22000"
st "turnLedsOn"
blo "54150,21800"
tm "HdlTextNameMgr"
)
*120 (Text
uid 2642,0
va (VaSet
font "arial,8,1"
)
xt "54150,22000,54950,23000"
st "1"
blo "54150,22800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 2643,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "53250,25250,54750,26750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*121 (Net
uid 2866,0
lang 1
decl (Decl
n "clk25"
t "std_logic"
o 31
suid 71,0
)
declText (MLText
uid 2867,0
va (VaSet
font "Courier New,8,0"
)
xt "16000,-23000,29000,-22200"
st "clk25       : std_logic
"
)
)
*122 (PortIoIn
uid 2882,0
shape (CompositeShape
uid 2883,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2884,0
sl 0
ro 270
xt "6000,28625,7500,29375"
)
(Line
uid 2885,0
sl 0
ro 270
xt "7500,29000,8000,29000"
pts [
"7500,29000"
"8000,29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2886,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2887,0
va (VaSet
font "arial,8,0"
)
xt "2900,28500,5000,29500"
st "clk25"
ju 2
blo "5000,29300"
tm "WireNameMgr"
)
)
)
*123 (Wire
uid 683,0
shape (OrthoPolyLine
uid 684,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45750,33000,55000,33000"
pts [
"45750,33000"
"55000,33000"
]
)
start &29
end &23
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 689,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 690,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "48000,32000,49900,33000"
st "hex0"
blo "48000,32800"
tm "WireNameMgr"
)
)
on &12
)
*124 (Wire
uid 693,0
shape (OrthoPolyLine
uid 694,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45750,34000,55000,34000"
pts [
"45750,34000"
"55000,34000"
]
)
start &30
end &22
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 699,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 700,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "48000,33000,49900,34000"
st "hex1"
blo "48000,33800"
tm "WireNameMgr"
)
)
on &13
)
*125 (Wire
uid 703,0
shape (OrthoPolyLine
uid 704,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45750,35000,55000,35000"
pts [
"45750,35000"
"55000,35000"
]
)
start &31
end &21
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 709,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 710,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "48000,34000,49900,35000"
st "hex2"
blo "48000,34800"
tm "WireNameMgr"
)
)
on &14
)
*126 (Wire
uid 713,0
shape (OrthoPolyLine
uid 714,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45750,36000,55000,36000"
pts [
"45750,36000"
"55000,36000"
]
)
start &32
end &20
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 719,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 720,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "48000,35000,49900,36000"
st "hex3"
blo "48000,35800"
tm "WireNameMgr"
)
)
on &15
)
*127 (Wire
uid 723,0
shape (OrthoPolyLine
uid 724,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45750,37000,55000,37000"
pts [
"45750,37000"
"55000,37000"
]
)
start &33
end &25
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 729,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 730,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "48000,36000,49900,37000"
st "hex4"
blo "48000,36800"
tm "WireNameMgr"
)
)
on &16
)
*128 (Wire
uid 733,0
shape (OrthoPolyLine
uid 734,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45750,38000,55000,38000"
pts [
"45750,38000"
"55000,38000"
]
)
start &34
end &24
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 739,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 740,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "48000,37000,49900,38000"
st "hex5"
blo "48000,37800"
tm "WireNameMgr"
)
)
on &17
)
*129 (Wire
uid 743,0
shape (OrthoPolyLine
uid 744,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45750,39000,55000,39000"
pts [
"45750,39000"
"55000,39000"
]
)
start &35
end &26
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 749,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 750,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "48000,38000,49900,39000"
st "hex6"
blo "48000,38800"
tm "WireNameMgr"
)
)
on &18
)
*130 (Wire
uid 753,0
shape (OrthoPolyLine
uid 754,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45750,40000,55000,40000"
pts [
"45750,40000"
"55000,40000"
]
)
start &36
end &27
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 759,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 760,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "48000,39000,49900,40000"
st "hex7"
blo "48000,39800"
tm "WireNameMgr"
)
)
on &19
)
*131 (Wire
uid 1083,0
shape (OrthoPolyLine
uid 1084,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,33000,18000,33000"
pts [
"8000,33000"
"18000,33000"
]
)
start &46
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1087,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1088,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "17000,32000,21900,33000"
st "pushButtons"
blo "17000,32800"
tm "WireNameMgr"
)
)
on &115
)
*132 (Wire
uid 1214,0
shape (OrthoPolyLine
uid 1215,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "71000,39000,81000,39000"
pts [
"71000,39000"
"81000,39000"
]
)
end &59
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1218,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1219,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "73000,38000,77600,39000"
st "ledG : (8:0)"
blo "73000,38800"
tm "WireNameMgr"
)
)
on &60
)
*133 (Wire
uid 1228,0
shape (OrthoPolyLine
uid 1229,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "89000,32000,99000,32000"
pts [
"89000,32000"
"99000,32000"
]
)
end &61
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1232,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1233,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "91000,31000,96000,32000"
st "ledR : (17:0)"
blo "91000,31800"
tm "WireNameMgr"
)
)
on &62
)
*134 (Wire
uid 1242,0
shape (OrthoPolyLine
uid 1243,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "71000,10000,84000,10000"
pts [
"71000,10000"
"84000,10000"
]
)
start &63
end &65
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1246,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1247,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "73000,9000,78900,10000"
st "switchs : (17:0)"
blo "73000,9800"
tm "WireNameMgr"
)
)
on &114
)
*135 (Wire
uid 1932,0
shape (OrthoPolyLine
uid 1933,0
va (VaSet
vasetType 3
)
xt "88000,-7000,100000,-7000"
pts [
"88000,-7000"
"100000,-7000"
]
)
start &76
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1938,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1939,0
va (VaSet
font "arial,8,0"
)
xt "90000,-8000,92900,-7000"
st "switch0"
blo "90000,-7200"
tm "WireNameMgr"
)
)
on &97
)
*136 (Wire
uid 1952,0
shape (OrthoPolyLine
uid 1953,0
va (VaSet
vasetType 3
)
xt "88000,-3000,100000,-3000"
pts [
"88000,-3000"
"100000,-3000"
]
)
start &78
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1958,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1959,0
va (VaSet
font "arial,8,0"
)
xt "90000,-4000,92900,-3000"
st "switch2"
blo "90000,-3200"
tm "WireNameMgr"
)
)
on &98
)
*137 (Wire
uid 1962,0
shape (OrthoPolyLine
uid 1963,0
va (VaSet
vasetType 3
)
xt "88000,-1000,100000,-1000"
pts [
"88000,-1000"
"100000,-1000"
]
)
start &79
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1968,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1969,0
va (VaSet
font "arial,8,0"
)
xt "90000,-2000,92900,-1000"
st "switch3"
blo "90000,-1200"
tm "WireNameMgr"
)
)
on &99
)
*138 (Wire
uid 2027,0
shape (OrthoPolyLine
uid 2028,0
va (VaSet
vasetType 3
)
xt "88000,1000,100000,1000"
pts [
"88000,1000"
"100000,1000"
]
)
start &80
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2031,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2032,0
va (VaSet
font "arial,8,0"
)
xt "90000,0,92900,1000"
st "switch4"
blo "90000,800"
tm "WireNameMgr"
)
)
on &100
)
*139 (Wire
uid 2035,0
shape (OrthoPolyLine
uid 2036,0
va (VaSet
vasetType 3
)
xt "88000,3000,100000,3000"
pts [
"88000,3000"
"100000,3000"
]
)
start &81
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2039,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2040,0
va (VaSet
font "arial,8,0"
)
xt "90000,2000,92900,3000"
st "switch5"
blo "90000,2800"
tm "WireNameMgr"
)
)
on &101
)
*140 (Wire
uid 2043,0
shape (OrthoPolyLine
uid 2044,0
va (VaSet
vasetType 3
)
xt "88000,5000,100000,5000"
pts [
"88000,5000"
"100000,5000"
]
)
start &82
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2047,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2048,0
va (VaSet
font "arial,8,0"
)
xt "90000,4000,92900,5000"
st "switch6"
blo "90000,4800"
tm "WireNameMgr"
)
)
on &102
)
*141 (Wire
uid 2051,0
shape (OrthoPolyLine
uid 2052,0
va (VaSet
vasetType 3
)
xt "88000,7000,100000,7000"
pts [
"88000,7000"
"100000,7000"
]
)
start &83
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2055,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2056,0
va (VaSet
font "arial,8,0"
)
xt "90000,6000,92900,7000"
st "switch7"
blo "90000,6800"
tm "WireNameMgr"
)
)
on &103
)
*142 (Wire
uid 2059,0
shape (OrthoPolyLine
uid 2060,0
va (VaSet
vasetType 3
)
xt "88000,9000,100000,9000"
pts [
"88000,9000"
"100000,9000"
]
)
start &84
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2063,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2064,0
va (VaSet
font "arial,8,0"
)
xt "90000,8000,92900,9000"
st "switch8"
blo "90000,8800"
tm "WireNameMgr"
)
)
on &104
)
*143 (Wire
uid 2067,0
shape (OrthoPolyLine
uid 2068,0
va (VaSet
vasetType 3
)
xt "88000,11000,100000,11000"
pts [
"88000,11000"
"100000,11000"
]
)
start &85
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2071,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2072,0
va (VaSet
font "arial,8,0"
)
xt "90000,10000,92900,11000"
st "switch9"
blo "90000,10800"
tm "WireNameMgr"
)
)
on &105
)
*144 (Wire
uid 2075,0
shape (OrthoPolyLine
uid 2076,0
va (VaSet
vasetType 3
)
xt "88000,13000,100000,13000"
pts [
"88000,13000"
"100000,13000"
]
)
start &86
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2079,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2080,0
va (VaSet
font "arial,8,0"
)
xt "90000,12000,93300,13000"
st "switch10"
blo "90000,12800"
tm "WireNameMgr"
)
)
on &106
)
*145 (Wire
uid 2083,0
shape (OrthoPolyLine
uid 2084,0
va (VaSet
vasetType 3
)
xt "88000,15000,100000,15000"
pts [
"88000,15000"
"100000,15000"
]
)
start &87
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2087,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2088,0
va (VaSet
font "arial,8,0"
)
xt "90000,14000,93300,15000"
st "switch11"
blo "90000,14800"
tm "WireNameMgr"
)
)
on &107
)
*146 (Wire
uid 2091,0
shape (OrthoPolyLine
uid 2092,0
va (VaSet
vasetType 3
)
xt "88000,17000,100000,17000"
pts [
"88000,17000"
"100000,17000"
]
)
start &88
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2095,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2096,0
va (VaSet
font "arial,8,0"
)
xt "90000,16000,93300,17000"
st "switch12"
blo "90000,16800"
tm "WireNameMgr"
)
)
on &108
)
*147 (Wire
uid 2099,0
shape (OrthoPolyLine
uid 2100,0
va (VaSet
vasetType 3
)
xt "88000,19000,100000,19000"
pts [
"88000,19000"
"100000,19000"
]
)
start &89
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2104,0
va (VaSet
font "arial,8,0"
)
xt "90000,18000,93300,19000"
st "switch13"
blo "90000,18800"
tm "WireNameMgr"
)
)
on &109
)
*148 (Wire
uid 2107,0
shape (OrthoPolyLine
uid 2108,0
va (VaSet
vasetType 3
)
xt "88000,21000,100000,21000"
pts [
"88000,21000"
"100000,21000"
]
)
start &90
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2111,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2112,0
va (VaSet
font "arial,8,0"
)
xt "90000,20000,93300,21000"
st "switch14"
blo "90000,20800"
tm "WireNameMgr"
)
)
on &110
)
*149 (Wire
uid 2115,0
shape (OrthoPolyLine
uid 2116,0
va (VaSet
vasetType 3
)
xt "88000,23000,100000,23000"
pts [
"88000,23000"
"100000,23000"
]
)
start &91
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2119,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2120,0
va (VaSet
font "arial,8,0"
)
xt "90000,22000,93300,23000"
st "switch15"
blo "90000,22800"
tm "WireNameMgr"
)
)
on &111
)
*150 (Wire
uid 2123,0
shape (OrthoPolyLine
uid 2124,0
va (VaSet
vasetType 3
)
xt "88000,25000,100000,25000"
pts [
"88000,25000"
"100000,25000"
]
)
start &92
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2127,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2128,0
va (VaSet
font "arial,8,0"
)
xt "90000,24000,93300,25000"
st "switch16"
blo "90000,24800"
tm "WireNameMgr"
)
)
on &112
)
*151 (Wire
uid 2131,0
shape (OrthoPolyLine
uid 2132,0
va (VaSet
vasetType 3
)
xt "88000,27000,100000,27000"
pts [
"88000,27000"
"100000,27000"
]
)
start &93
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2135,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2136,0
va (VaSet
font "arial,8,0"
)
xt "90000,26000,93300,27000"
st "switch17"
blo "90000,26800"
tm "WireNameMgr"
)
)
on &113
)
*152 (Wire
uid 2322,0
shape (OrthoPolyLine
uid 2323,0
va (VaSet
vasetType 3
)
xt "29000,8000,36250,8000"
pts [
"36250,8000"
"29000,8000"
]
)
start &53
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2326,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2327,0
va (VaSet
font "arial,8,0"
)
xt "32250,7000,35150,8000"
st "switch0"
blo "32250,7800"
tm "WireNameMgr"
)
)
on &97
)
*153 (Wire
uid 2452,0
shape (OrthoPolyLine
uid 2453,0
va (VaSet
vasetType 3
)
xt "27000,36000,32250,36000"
pts [
"27000,36000"
"32250,36000"
]
)
end &37
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2456,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2457,0
va (VaSet
font "arial,8,0"
)
xt "28000,35000,30900,36000"
st "switch0"
blo "28000,35800"
tm "WireNameMgr"
)
)
on &97
)
*154 (Wire
uid 2458,0
shape (OrthoPolyLine
uid 2459,0
va (VaSet
vasetType 3
)
xt "27000,37000,32250,37000"
pts [
"27000,37000"
"32250,37000"
]
)
end &38
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2462,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2463,0
va (VaSet
font "arial,8,0"
)
xt "28000,36000,30900,37000"
st "switch1"
blo "28000,36800"
tm "WireNameMgr"
)
)
on &116
)
*155 (Wire
uid 2464,0
shape (OrthoPolyLine
uid 2465,0
va (VaSet
vasetType 3
)
xt "27000,38000,32250,38000"
pts [
"27000,38000"
"32250,38000"
]
)
end &39
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2468,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2469,0
va (VaSet
font "arial,8,0"
)
xt "28000,37000,30900,38000"
st "switch2"
blo "28000,37800"
tm "WireNameMgr"
)
)
on &98
)
*156 (Wire
uid 2470,0
shape (OrthoPolyLine
uid 2471,0
va (VaSet
vasetType 3
)
xt "27000,39000,32250,39000"
pts [
"27000,39000"
"32250,39000"
]
)
end &40
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2474,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2475,0
va (VaSet
font "arial,8,0"
)
xt "28000,38000,30900,39000"
st "switch3"
blo "28000,38800"
tm "WireNameMgr"
)
)
on &99
)
*157 (Wire
uid 2478,0
shape (OrthoPolyLine
uid 2479,0
va (VaSet
vasetType 3
)
xt "88000,-5000,100000,-5000"
pts [
"88000,-5000"
"100000,-5000"
]
)
start &77
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2482,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2483,0
va (VaSet
font "arial,8,0"
)
xt "90000,-6000,92900,-5000"
st "switch1"
blo "90000,-5200"
tm "WireNameMgr"
)
)
on &116
)
*158 (Wire
uid 2650,0
shape (OrthoPolyLine
uid 2651,0
va (VaSet
vasetType 3
)
xt "61000,20000,72000,20000"
pts [
"61000,20000"
"72000,20000"
]
)
start &117
sat 2
eat 16
sl "(0)"
st 0
sf 1
si 0
tg (WTG
uid 2656,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2657,0
va (VaSet
font "arial,8,0"
)
xt "65000,19000,71000,20000"
st "ledR(0) : (17:0)"
blo "65000,19800"
tm "WireNameMgr"
)
)
on &62
)
*159 (Wire
uid 2659,0
shape (OrthoPolyLine
uid 2660,0
va (VaSet
vasetType 3
)
xt "61000,23000,72000,23000"
pts [
"61000,23000"
"72000,23000"
]
)
start &117
sat 2
eat 16
sl "(3)"
st 0
sf 1
si 0
tg (WTG
uid 2665,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2666,0
va (VaSet
font "arial,8,0"
)
xt "65000,22000,71000,23000"
st "ledR(3) : (17:0)"
blo "65000,22800"
tm "WireNameMgr"
)
)
on &62
)
*160 (Wire
uid 2667,0
shape (OrthoPolyLine
uid 2668,0
va (VaSet
vasetType 3
)
xt "61000,21000,72000,21000"
pts [
"61000,21000"
"72000,21000"
]
)
start &117
sat 2
eat 16
sl "(1)"
st 0
sf 1
si 0
tg (WTG
uid 2673,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2674,0
va (VaSet
font "arial,8,0"
)
xt "65000,20000,71000,21000"
st "ledR(1) : (17:0)"
blo "65000,20800"
tm "WireNameMgr"
)
)
on &62
)
*161 (Wire
uid 2842,0
shape (OrthoPolyLine
uid 2843,0
va (VaSet
vasetType 3
)
xt "61000,22000,72000,22000"
pts [
"61000,22000"
"72000,22000"
]
)
start &117
sat 2
eat 16
sl "(2)"
st 0
sf 1
si 0
tg (WTG
uid 2848,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2849,0
va (VaSet
font "arial,8,0"
)
xt "65000,21000,71000,22000"
st "ledR(2) : (17:0)"
blo "65000,21800"
tm "WireNameMgr"
)
)
on &62
)
*162 (Wire
uid 2856,0
shape (OrthoPolyLine
uid 2857,0
va (VaSet
vasetType 3
)
xt "24000,32000,32250,32000"
pts [
"24000,32000"
"32250,32000"
]
)
end &41
sat 16
eat 32
sl "(0)"
stc 0
st 0
si 0
tg (WTG
uid 2860,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2861,0
va (VaSet
font "arial,8,0"
)
xt "26000,31000,31900,32000"
st "pushButtons(0)"
blo "26000,31800"
tm "WireNameMgr"
)
)
on &115
)
*163 (Wire
uid 2868,0
shape (OrthoPolyLine
uid 2869,0
va (VaSet
vasetType 3
)
xt "28000,34000,32250,34000"
pts [
"28000,34000"
"32250,34000"
]
)
end &42
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2872,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2873,0
va (VaSet
font "arial,8,0"
)
xt "29000,33000,31100,34000"
st "clk25"
blo "29000,33800"
tm "WireNameMgr"
)
)
on &121
)
*164 (Wire
uid 2876,0
shape (OrthoPolyLine
uid 2877,0
va (VaSet
vasetType 3
)
xt "8000,29000,17000,29000"
pts [
"8000,29000"
"17000,29000"
]
)
start &122
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2880,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2881,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "10000,28000,12100,29000"
st "clk25"
blo "10000,28800"
tm "WireNameMgr"
)
)
on &121
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *165 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*166 (Text
uid 42,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*167 (MLText
uid 43,0
va (VaSet
font "arial,8,0"
)
xt "0,1000,10900,4000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*168 (Text
uid 45,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*169 (Text
uid 46,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*170 (MLText
uid 47,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*171 (Text
uid 48,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*172 (MLText
uid 49,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*173 (Text
uid 50,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*174 (MLText
uid 51,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-8,-8,1374,736"
viewArea "-2779,14043,65907,50767"
cachedDiagramExtent "0,-74940,274000,49000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 49
yMargin 49
paperWidth 761
paperHeight 1077
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
windowsPaperName "A4"
windowsPaperType 9
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,-98000"
lastUid 2889,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*175 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*176 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*177 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*178 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*179 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*180 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*181 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*182 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*183 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*184 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*185 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*186 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*187 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*188 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*189 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*190 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*191 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*192 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*193 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*194 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*195 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "14000,-25000,19400,-24000"
st "Declarations"
blo "14000,-24200"
)
portLabel (Text
uid 3,0
va (VaSet
font "arial,8,1"
)
xt "14000,-24000,16700,-23000"
st "Ports:"
blo "14000,-23200"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "14000,-25000,17800,-24000"
st "Pre User:"
blo "14000,-24200"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "14000,-25000,14000,-25000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "arial,8,1"
)
xt "14000,-12600,21100,-11600"
st "Diagram Signals:"
blo "14000,-11800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "14000,-25000,18700,-24000"
st "Post User:"
blo "14000,-24200"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "14000,-25000,14000,-25000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 72,0
usingSuid 1
emptyRow *196 (LEmptyRow
)
uid 54,0
optionalChildren [
*197 (RefLabelRowHdr
)
*198 (TitleRowHdr
)
*199 (FilterRowHdr
)
*200 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*201 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*202 (GroupColHdr
tm "GroupColHdrMgr"
)
*203 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*204 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*205 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*206 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*207 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*208 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*209 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "hex0"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 3
suid 12,0
)
)
uid 763,0
)
*210 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "hex1"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 4
suid 13,0
)
)
uid 765,0
)
*211 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "hex2"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 5
suid 14,0
)
)
uid 767,0
)
*212 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "hex3"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 6
suid 15,0
)
)
uid 769,0
)
*213 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "hex4"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 7
suid 16,0
)
)
uid 771,0
)
*214 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "hex5"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 8
suid 17,0
)
)
uid 773,0
)
*215 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "hex6"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 9
suid 18,0
)
)
uid 775,0
)
*216 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "hex7"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 10
suid 19,0
)
)
uid 777,0
)
*217 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ledG"
t "std_logic_vector"
b "(8 DOWNTO 0)"
o 11
suid 31,0
)
)
uid 1202,0
scheme 0
)
*218 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ledR"
t "std_logic_vector"
b "(17 DOWNTO 0)"
o 12
suid 32,0
)
)
uid 1204,0
scheme 0
)
*219 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "switch0"
t "std_logic"
o 13
suid 37,0
)
)
uid 1914,0
scheme 0
)
*220 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "switch2"
t "std_logic"
o 23
suid 39,0
)
)
uid 1918,0
scheme 0
)
*221 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "switch3"
t "std_logic"
o 24
suid 40,0
)
)
uid 1920,0
scheme 0
)
*222 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "switch4"
t "std_logic"
o 25
suid 41,0
)
)
uid 2145,0
)
*223 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "switch5"
t "std_logic"
o 26
suid 42,0
)
)
uid 2147,0
)
*224 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "switch6"
t "std_logic"
o 27
suid 43,0
)
)
uid 2149,0
)
*225 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "switch7"
t "std_logic"
o 28
suid 44,0
)
)
uid 2151,0
)
*226 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "switch8"
t "std_logic"
o 29
suid 45,0
)
)
uid 2153,0
)
*227 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "switch9"
t "std_logic"
o 30
suid 46,0
)
)
uid 2155,0
)
*228 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "switch10"
t "std_logic"
o 15
suid 47,0
)
)
uid 2157,0
)
*229 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "switch11"
t "std_logic"
o 16
suid 48,0
)
)
uid 2159,0
)
*230 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "switch12"
t "std_logic"
o 17
suid 49,0
)
)
uid 2161,0
)
*231 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "switch13"
t "std_logic"
o 18
suid 50,0
)
)
uid 2163,0
)
*232 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "switch14"
t "std_logic"
o 19
suid 51,0
)
)
uid 2165,0
)
*233 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "switch15"
t "std_logic"
o 20
suid 52,0
)
)
uid 2167,0
)
*234 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "switch16"
t "std_logic"
o 21
suid 53,0
)
)
uid 2169,0
)
*235 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "switch17"
t "std_logic"
o 22
suid 54,0
)
)
uid 2171,0
)
*236 (LeafLogPort
port (LogicalPort
decl (Decl
n "switchs"
t "std_logic_vector"
b "(17 DOWNTO 0)"
o 2
suid 58,0
)
)
uid 2344,0
)
*237 (LeafLogPort
port (LogicalPort
decl (Decl
n "pushButtons"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 1
suid 59,0
)
)
uid 2346,0
)
*238 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "switch1"
t "std_logic"
o 30
suid 64,0
)
)
uid 2486,0
)
*239 (LeafLogPort
port (LogicalPort
lang 1
decl (Decl
n "clk25"
t "std_logic"
o 31
suid 71,0
)
)
uid 2888,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*240 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *241 (MRCItem
litem &196
pos 31
dimension 20
)
uid 69,0
optionalChildren [
*242 (MRCItem
litem &197
pos 0
dimension 20
uid 70,0
)
*243 (MRCItem
litem &198
pos 1
dimension 23
uid 71,0
)
*244 (MRCItem
litem &199
pos 2
hidden 1
dimension 20
uid 72,0
)
*245 (MRCItem
litem &209
pos 0
dimension 20
uid 764,0
)
*246 (MRCItem
litem &210
pos 1
dimension 20
uid 766,0
)
*247 (MRCItem
litem &211
pos 2
dimension 20
uid 768,0
)
*248 (MRCItem
litem &212
pos 3
dimension 20
uid 770,0
)
*249 (MRCItem
litem &213
pos 4
dimension 20
uid 772,0
)
*250 (MRCItem
litem &214
pos 5
dimension 20
uid 774,0
)
*251 (MRCItem
litem &215
pos 6
dimension 20
uid 776,0
)
*252 (MRCItem
litem &216
pos 7
dimension 20
uid 778,0
)
*253 (MRCItem
litem &217
pos 8
dimension 20
uid 1203,0
)
*254 (MRCItem
litem &218
pos 9
dimension 20
uid 1205,0
)
*255 (MRCItem
litem &219
pos 10
dimension 20
uid 1915,0
)
*256 (MRCItem
litem &220
pos 11
dimension 20
uid 1919,0
)
*257 (MRCItem
litem &221
pos 12
dimension 20
uid 1921,0
)
*258 (MRCItem
litem &222
pos 13
dimension 20
uid 2146,0
)
*259 (MRCItem
litem &223
pos 14
dimension 20
uid 2148,0
)
*260 (MRCItem
litem &224
pos 15
dimension 20
uid 2150,0
)
*261 (MRCItem
litem &225
pos 16
dimension 20
uid 2152,0
)
*262 (MRCItem
litem &226
pos 17
dimension 20
uid 2154,0
)
*263 (MRCItem
litem &227
pos 18
dimension 20
uid 2156,0
)
*264 (MRCItem
litem &228
pos 19
dimension 20
uid 2158,0
)
*265 (MRCItem
litem &229
pos 20
dimension 20
uid 2160,0
)
*266 (MRCItem
litem &230
pos 21
dimension 20
uid 2162,0
)
*267 (MRCItem
litem &231
pos 22
dimension 20
uid 2164,0
)
*268 (MRCItem
litem &232
pos 23
dimension 20
uid 2166,0
)
*269 (MRCItem
litem &233
pos 24
dimension 20
uid 2168,0
)
*270 (MRCItem
litem &234
pos 25
dimension 20
uid 2170,0
)
*271 (MRCItem
litem &235
pos 26
dimension 20
uid 2172,0
)
*272 (MRCItem
litem &236
pos 27
dimension 20
uid 2345,0
)
*273 (MRCItem
litem &237
pos 28
dimension 20
uid 2347,0
)
*274 (MRCItem
litem &238
pos 29
dimension 20
uid 2487,0
)
*275 (MRCItem
litem &239
pos 30
dimension 20
uid 2889,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*276 (MRCItem
litem &200
pos 0
dimension 20
uid 74,0
)
*277 (MRCItem
litem &202
pos 1
dimension 50
uid 75,0
)
*278 (MRCItem
litem &203
pos 2
dimension 100
uid 76,0
)
*279 (MRCItem
litem &204
pos 3
dimension 50
uid 77,0
)
*280 (MRCItem
litem &205
pos 4
dimension 100
uid 78,0
)
*281 (MRCItem
litem &206
pos 5
dimension 100
uid 79,0
)
*282 (MRCItem
litem &207
pos 6
dimension 50
uid 80,0
)
*283 (MRCItem
litem &208
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *284 (LEmptyRow
)
uid 83,0
optionalChildren [
*285 (RefLabelRowHdr
)
*286 (TitleRowHdr
)
*287 (FilterRowHdr
)
*288 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*289 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*290 (GroupColHdr
tm "GroupColHdrMgr"
)
*291 (NameColHdr
tm "GenericNameColHdrMgr"
)
*292 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*293 (InitColHdr
tm "GenericValueColHdrMgr"
)
*294 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*295 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*296 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *297 (MRCItem
litem &284
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*298 (MRCItem
litem &285
pos 0
dimension 20
uid 98,0
)
*299 (MRCItem
litem &286
pos 1
dimension 23
uid 99,0
)
*300 (MRCItem
litem &287
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*301 (MRCItem
litem &288
pos 0
dimension 20
uid 102,0
)
*302 (MRCItem
litem &290
pos 1
dimension 50
uid 103,0
)
*303 (MRCItem
litem &291
pos 2
dimension 100
uid 104,0
)
*304 (MRCItem
litem &292
pos 3
dimension 100
uid 105,0
)
*305 (MRCItem
litem &293
pos 4
dimension 50
uid 106,0
)
*306 (MRCItem
litem &294
pos 5
dimension 50
uid 107,0
)
*307 (MRCItem
litem &295
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
