

================================================================
== Synthesis Summary Report of 'sum'
================================================================
+ General Information: 
    * Date:           Tue May  6 14:38:19 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        sum
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z007s-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+----------+-----+
    |               Modules              | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |    |           |          |     |
    |               & Loops              | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT   | URAM|
    +------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+----------+-----+
    |+ sum                               |    II|  0.67|       12|  120.000|         -|        9|     -|    rewind|     -|   -|  272 (~0%)|  379 (2%)|    -|
    | o VITIS_LOOP_13_1_VITIS_LOOP_14_2  |     -|  7.30|       10|  100.000|         3|        1|     9|       yes|     -|   -|          -|         -|    -|
    +------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+----------------+------------+---------------+--------+----------+
| Interface      | Data Width | Address Width | Offset | Register |
+----------------+------------+---------------+--------+----------+
| s_axi_CTRL_BUS | 32         | 7             | 64     | 0        |
+----------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+----------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface      | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+----------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_CTRL_BUS | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_CTRL_BUS | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_CTRL_BUS | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_CTRL_BUS | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_CTRL_BUS | res      | 0x10   | 32    | R      | Data signal of res               |                                                                      |
| s_axi_CTRL_BUS | res_ctrl | 0x14   | 32    | R      | Control signal of res            | 0=res_ap_vld                                                         |
+----------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| mat      | in        | int*     |
| res      | out       | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+----------------+----------+------------------------------------+
| Argument | HW Interface   | HW Type  | HW Info                            |
+----------+----------------+----------+------------------------------------+
| mat      | s_axi_CTRL_BUS | memory   | name=mat offset=64 range=64        |
| res      | s_axi_CTRL_BUS | register | name=res offset=0x10 range=32      |
| res      | s_axi_CTRL_BUS | register | name=res_ctrl offset=0x14 range=32 |
+----------+----------------+----------+------------------------------------+


================================================================
== Bind Op Report
================================================================
+-------------------------+-----+--------+-------------+--------+----------+---------+
| Name                    | DSP | Pragma | Variable    | Op     | Impl     | Latency |
+-------------------------+-----+--------+-------------+--------+----------+---------+
| + sum                   | 0   |        |             |        |          |         |
|   select_ln13_fu_177_p3 |     |        | select_ln13 | select | auto_sel | 0       |
|   i_fu_185_p3           |     |        | i           | select | auto_sel | 0       |
|   s_fu_262_p2           |     |        | s           | add    | fabric   | 0       |
|   j_fu_226_p2           |     |        | j           | add    | fabric   | 0       |
|   add_ln13_1_fu_151_p2  |     |        | add_ln13_1  | add    | fabric   | 0       |
|   icmp_ln14_fu_232_p2   |     |        | icmp_ln14   | seteq  | auto     | 0       |
|   add_ln13_fu_238_p2    |     |        | add_ln13    | add    | fabric   | 0       |
|   icmp_ln13_fu_157_p2   |     |        | icmp_ln13   | seteq  | auto     | 0       |
+-------------------------+-----+--------+-------------+--------+----------+---------+


================================================================
== Storage Report
================================================================
+--------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name               | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                    |           |           |      |      |        |          |      |         | Banks            |
+--------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + sum              |           |           | 0    | 0    |        |          |      |         |                  |
|   CTRL_BUS_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
+--------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+---------------------------------------+-------------------------------+
| Type      | Options                               | Location                      |
+-----------+---------------------------------------+-------------------------------+
| interface | s_axilite port=mat bundle=CTRL_BUS    | coef_add.cpp:7 in sum, mat    |
| interface | s_axilite port=res bundle=CTRL_BUS    | coef_add.cpp:8 in sum, res    |
| interface | s_axilite port=return bundle=CTRL_BUS | coef_add.cpp:9 in sum, return |
+-----------+---------------------------------------+-------------------------------+


