wb_dma_ch_pri_enc/wire_pri27_out 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 3.564020 2.694777 -0.465583 1.682262 -0.079886 1.063527 -2.211539 0.585960 1.305555 1.080232 1.130402 1.691930 -0.922522 -1.789041 -3.547236 2.988705 0.628214 1.523760 1.502667 0.304908
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_ch_sel/always_5/stmt_1/expr_1 -1.105547 3.859315 2.744446 -2.989853 0.803570 1.569137 -0.831419 -2.593151 -0.777020 -1.197653 -0.645497 2.006275 -1.619862 1.401423 -0.719554 2.515339 0.605801 2.239237 0.786279 0.771606
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 0.187767 -2.491301 1.829290 1.123811 0.869036 -0.643139 2.244245 0.664771 1.513360 -1.956444 1.029457 3.215277 -0.113026 -1.146182 -2.980233 -2.138477 -4.167436 2.533100 -0.179535 -0.047427
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.840580 -3.041638 -0.163728 1.190657 0.958975 -1.411451 0.846179 1.280335 2.058160 0.786031 1.601518 3.881922 0.825149 1.089964 -2.431915 0.542894 -2.856776 3.909265 0.408276 -0.423901
wb_dma_ch_rf/assign_1_ch_adr0 -3.691990 -2.968422 -0.003372 -0.788602 -0.239270 -2.812939 0.429533 1.067384 1.753526 3.175429 0.108630 1.047916 2.368432 3.107331 1.457861 0.503399 0.196092 2.178243 1.789745 -1.362399
wb_dma_ch_rf/reg_ch_busy -3.747786 0.826121 -1.896325 -1.707326 -2.400131 1.255533 -0.843179 -0.824743 -1.553151 -0.807205 1.040291 -2.092845 -0.225885 3.488207 0.372781 -2.854406 -3.431655 -0.044326 1.104391 -2.817987
wb_dma_wb_slv/always_5 0.313679 1.082923 0.623865 -2.803840 -1.748685 -2.896079 -1.656840 -1.014475 1.628685 4.202466 -0.094164 0.122384 -0.040812 -0.768309 0.733347 -1.443727 0.492237 -0.910401 3.953867 1.298108
wb_dma_wb_slv/always_4 0.973258 0.799388 4.161976 1.019024 -0.825055 -2.719493 -1.860669 -0.880478 2.801664 7.719316 -1.567412 -1.130431 1.348120 -2.724339 0.023744 0.732568 2.774223 -2.478332 2.992805 1.364544
wb_dma_wb_slv/always_3 1.129108 -3.868451 2.009258 1.028835 -2.343290 -0.831099 0.073500 -1.520570 3.300111 1.539700 0.748241 2.126843 4.410099 -2.332176 -1.601361 -1.656873 -0.409415 0.905078 -3.880559 1.454544
wb_dma_wb_slv/always_1 -2.368478 0.917081 7.052151 -0.812839 -2.945231 -2.367103 -0.902553 -0.806151 1.216359 4.542883 -4.287422 1.675198 1.771001 -4.481050 1.574593 0.279419 -0.092542 -2.864882 0.932313 -1.234107
wb_dma_ch_sel/always_44/case_1/cond -1.565543 -3.476190 1.518765 1.547929 -1.399262 -3.714913 0.699292 1.641988 1.165317 3.077809 0.375246 2.051902 1.645344 1.627096 -1.215339 -0.637524 1.147342 1.724450 2.575155 -0.340132
wb_dma_rf/wire_ch0_csr 1.816287 1.312512 2.432383 -5.276544 -2.252747 2.414967 -1.536872 -3.053664 -1.063065 0.597445 -2.380768 -1.550422 1.721446 0.585725 5.507408 2.638122 -2.716328 -1.886665 -2.540884 -1.267482
wb_dma_de/wire_done 2.421581 1.516011 0.840306 -1.734605 1.255469 1.421432 -1.171409 -2.428265 0.004341 -0.769180 0.214409 0.971091 -3.001009 -0.228396 -0.404131 1.460592 -3.758689 0.976021 -0.528089 -0.211931
wb_dma_ch_pri_enc/wire_pri11_out 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 0.915662 2.144862 -1.473993 -2.856211 1.147355 1.999430 -0.091057 -1.955875 -0.956698 -4.063697 1.497545 -2.870316 -2.457102 -1.695657 1.087690 -0.384843 -3.616490 0.827172 -0.575268 -0.713504
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 1.822746 -1.870588 -1.283372 0.173024 0.925222 0.439337 0.914137 -0.296429 0.991143 -2.484861 3.626048 -1.057814 -1.084655 -0.731054 -2.146962 -0.830471 -3.543995 2.418180 1.016456 -0.804078
wb_dma_de/always_13/stmt_1 1.106160 1.014081 1.743064 -1.609650 0.500079 1.776106 -1.375888 -2.272119 -0.150709 -0.175052 -0.109820 3.521250 -0.332858 1.912915 -0.976928 3.010309 -0.780939 2.861037 -1.760229 0.633191
wb_dma_de/always_4/if_1 0.151082 1.681864 1.701457 -3.018991 0.845298 0.861749 -1.339978 -2.660438 0.153326 -0.313112 0.052703 1.075349 -2.699704 0.625432 -0.173381 -0.236534 -4.122291 1.347936 0.845601 -0.352461
wb_dma_ch_arb/input_req 3.988310 -4.742779 1.004392 0.719392 0.437390 -1.381697 2.360047 -3.121308 1.156135 0.456511 2.106614 0.077256 -0.657515 0.426313 -1.313108 -1.652459 -3.004871 0.059304 -2.237997 2.676535
wb_dma_wb_mast/input_mast_din 2.698147 1.020919 -1.462313 -0.189863 0.124172 -0.126418 -0.614517 0.422557 1.709692 0.231787 0.499036 -2.280570 -0.978116 -3.779275 1.229439 4.297250 -0.529745 -0.860047 0.775311 -2.267113
wb_dma_ch_pri_enc/wire_pri20_out 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.307460 -1.420660 0.229164 -4.887134 -0.319204 -3.127169 0.057159 -1.843677 1.693601 2.526049 0.809071 0.625600 0.431941 1.870239 2.622558 -0.218790 -1.588569 1.691347 2.872198 0.125345
wb_dma_ch_rf/always_26/if_1/if_1 2.935444 1.462701 1.208336 -2.145815 -1.411545 1.631172 -3.730666 -2.076911 -0.987694 0.357348 -0.840441 5.566802 0.176047 0.198761 -1.414251 0.329159 -0.469337 1.672006 -2.682070 1.892075
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 -1.497424 1.031142 -0.580138 0.896508 0.930905 -0.844937 -0.505523 3.151393 0.545977 1.326808 -1.085366 -0.430755 -1.647476 0.009616 0.164484 1.273351 -0.321821 -0.996584 3.833951 -3.215002
wb_dma_ch_sel/assign_145_req_p0/expr_1 1.323320 0.299300 0.481189 -3.169811 -0.197342 -1.317229 -2.295178 -3.059207 0.871702 3.345337 1.479361 0.357515 -0.090351 1.175834 0.209294 -0.975483 -0.841935 2.027323 1.650903 2.430569
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.809429 -0.757765 -0.992951 -1.477706 0.524035 -0.242432 -0.165541 -0.728908 1.418345 -0.526941 2.537289 0.685682 -1.980061 0.627002 -1.531892 0.376936 -4.010279 2.141852 2.340070 -1.149769
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -0.965236 2.518476 0.598368 -1.183112 -0.212584 -0.080687 0.131045 0.187505 0.725421 0.234724 -0.288021 -0.577595 -2.295813 0.992534 -0.711066 1.696883 1.514423 -1.502367 4.327311 -0.923128
wb_dma_ch_sel/wire_ch_sel -0.561952 -2.445373 2.622340 -1.758825 -1.512992 0.098788 0.183839 -4.613893 -1.645229 0.761482 0.783167 0.790810 1.704226 3.320071 0.610394 -1.881448 -2.880402 2.945027 -3.588252 2.106446
wb_dma_rf/inst_u19 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_rf/inst_u18 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_rf/inst_u17 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_rf/inst_u16 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_rf/inst_u15 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_rf/inst_u14 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_rf/inst_u13 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_rf/inst_u12 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_rf/inst_u11 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_rf/inst_u10 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 -4.094228 0.157908 0.263160 -2.446875 4.777519 0.754478 -2.478241 -1.080062 2.274453 1.149915 -0.521057 -3.229844 -0.977974 -1.561234 3.419271 -2.077919 -2.990891 1.815157 -1.073810 0.088760
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 1.583903 -1.819103 1.133368 2.291863 2.691482 0.562616 0.594635 -0.474314 5.086243 4.299357 1.205479 -1.230560 -1.068086 3.897773 -1.957295 3.433180 1.503467 -0.597009 2.758822 1.025850
wb_dma/input_wb1_ack_i 0.134503 0.245714 0.731470 -1.158261 -0.119276 -1.190868 1.437255 0.168480 1.716560 -0.981267 -2.016224 1.309617 -2.745900 -0.243041 0.760771 -1.094547 -1.797802 -1.327649 0.185639 1.061176
wb_dma/wire_slv0_we 1.208195 -2.297481 0.907260 -0.254669 -1.322655 -0.798111 -1.674782 -2.816775 1.112884 1.224432 1.141990 1.211970 3.539879 -2.710381 -0.750772 -3.197873 -0.815959 2.157466 -4.639213 2.499567
wb_dma_ch_rf/reg_ch_sz_inf -1.497613 2.878977 -1.905061 -1.894045 0.030133 0.845521 -2.231146 0.377230 -0.967070 0.090572 0.088950 -0.563298 -1.110940 1.110983 0.734555 0.153888 -1.199767 0.713634 2.041049 -1.894542
wb_dma_ch_rf -1.545379 0.140180 1.730902 -1.468307 0.391350 0.363136 -1.403193 -1.612634 -0.395162 1.137731 -0.001354 0.232770 3.716108 0.019269 0.642743 -1.603958 1.444139 3.109768 -2.259453 2.413172
wb_dma_ch_sel/wire_gnt_p1_d -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 2.691257 2.632064 -1.983269 0.750799 1.195537 2.243279 -3.236156 -1.550290 -0.789881 -0.318884 2.857385 -1.682351 -1.225826 -0.979805 -2.098892 0.689615 -1.561294 3.523382 -0.510785 0.667549
wb_dma_ch_sel/input_ch1_txsz 1.935369 2.102146 1.587840 0.633066 -0.495850 0.543674 0.037306 1.336675 1.525688 -0.456858 -1.643572 2.159487 -1.724292 -3.273524 -1.320016 3.708444 -1.167989 -1.410278 0.996734 -2.322712
wb_dma/wire_ch3_txsz 2.556584 -1.001291 0.444622 0.263030 0.373498 -0.307815 -0.832578 -0.548136 2.102967 1.350392 1.698737 1.902802 -1.574215 0.380513 -2.479660 1.649813 -3.066573 2.044031 1.651626 -0.755415
wb_dma_ch_sel/assign_7_pri2 1.809429 -0.757765 -0.992951 -1.477706 0.524035 -0.242432 -0.165541 -0.728908 1.418345 -0.526941 2.537289 0.685682 -1.980061 0.627002 -1.531892 0.376936 -4.010279 2.141852 2.340070 -1.149769
wb_dma_ch_pri_enc/inst_u30 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma/assign_3_dma_nd 1.872402 -1.133902 -0.865653 -4.170866 0.933185 -1.419970 0.153687 -2.412402 1.440354 -0.185060 2.876265 -0.713833 -1.174452 -0.258770 0.915403 -0.847533 -3.773680 2.277696 2.163814 0.570096
wb_dma_ch_rf/assign_6_pointer 0.369650 -2.495561 3.780368 4.916028 3.204197 0.467375 -1.617563 0.612538 -0.238599 2.467594 0.924975 -3.586702 -2.102191 -0.263179 -1.953637 0.517987 -1.801636 1.877931 1.740610 -1.961406
wb_dma_ch_rf/wire_ch_adr0_dewe -0.926136 -0.971745 0.513389 -1.412972 -1.553637 -2.419146 -0.336757 0.076805 1.706481 3.211273 0.130175 1.702053 0.546022 1.902658 -0.105184 0.257141 0.238382 0.368553 3.103299 -0.303505
wb_dma_ch_pri_enc/always_2/if_1/cond 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 1.099951 -2.484661 0.600361 2.719160 0.333095 0.724313 -0.502561 0.422103 1.729910 1.635677 0.905425 1.131936 -1.425069 2.946330 -2.594337 2.518228 -1.863730 0.729354 0.630530 -2.143974
wb_dma_ch_sel/input_ch0_txsz 2.932654 3.419811 -2.043551 -0.588878 1.000740 2.004131 -3.738065 -1.364433 -0.599684 0.711050 1.553566 -0.664533 -1.592661 -0.306147 -0.864288 2.365598 -0.694337 2.263294 0.135508 0.250775
wb_dma_ch_sel/always_2 1.872402 -1.133902 -0.865653 -4.170866 0.933185 -1.419970 0.153687 -2.412402 1.440354 -0.185060 2.876265 -0.713833 -1.174452 -0.258770 0.915403 -0.847533 -3.773680 2.277696 2.163814 0.570096
wb_dma_ch_sel/always_3 4.704599 -1.610052 -1.458178 -0.418326 1.702620 -0.068604 -0.106295 -1.663281 1.399779 -0.638739 3.638025 -0.951687 -0.770009 -1.902913 -0.990387 1.124834 -2.677880 2.938550 -0.333797 1.070895
wb_dma_rf/input_de_txsz_we 3.355542 2.480716 -2.540861 -0.854408 0.122671 0.698004 -2.906838 -1.046647 -0.595448 1.285371 0.907733 -1.899327 -2.300674 -1.182025 0.686347 1.774558 -2.057539 -0.263555 0.820079 -1.010902
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.840580 -3.041638 -0.163728 1.190657 0.958975 -1.411451 0.846179 1.280335 2.058160 0.786031 1.601518 3.881922 0.825149 1.089964 -2.431915 0.542894 -2.856776 3.909265 0.408276 -0.423901
wb_dma_ch_sel/assign_145_req_p0 1.323320 0.299300 0.481189 -3.169811 -0.197342 -1.317229 -2.295178 -3.059207 0.871702 3.345337 1.479361 0.357515 -0.090351 1.175834 0.209294 -0.975483 -0.841935 2.027323 1.650903 2.430569
wb_dma_de/always_3/if_1/if_1/cond 0.707760 1.142265 -1.207592 -1.566146 -1.161942 -1.478583 -0.590569 0.428544 0.960991 0.894016 1.566904 -1.115863 -0.142559 -1.552035 -0.863359 -2.548973 0.667355 -0.682434 4.092606 1.016273
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.840580 -3.041638 -0.163728 1.190657 0.958975 -1.411451 0.846179 1.280335 2.058160 0.786031 1.601518 3.881922 0.825149 1.089964 -2.431915 0.542894 -2.856776 3.909265 0.408276 -0.423901
wb_dma_rf/always_1/case_1 -4.219467 0.824910 1.041530 -0.650778 0.053369 -2.452172 -1.874799 1.944128 -1.509924 -2.034731 -1.807822 -0.866890 -2.044645 -1.513806 1.682656 -1.887818 0.687454 1.675041 2.711472 -2.513960
wb_dma_rf/always_2/if_1/if_1/stmt_1 -2.988034 2.504194 1.631487 -0.961351 -2.007056 0.148346 -2.159186 -0.475249 1.383289 2.018790 -0.696485 0.826395 -1.589994 1.688038 -2.341554 -0.642063 0.497300 -1.717381 3.981884 -2.011181
wb_dma_ch_sel/assign_99_valid/expr_1 -0.612622 -0.897960 0.704123 -2.401800 0.411772 -1.570717 -0.896147 -2.252784 0.960510 2.463504 2.437276 -0.019670 3.223685 0.941137 0.010831 -2.187578 2.021639 4.175683 0.734628 4.249158
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.307460 -1.420660 0.229164 -4.887134 -0.319204 -3.127169 0.057159 -1.843677 1.693601 2.526049 0.809071 0.625600 0.431941 1.870239 2.622558 -0.218790 -1.588569 1.691347 2.872198 0.125345
wb_dma_wb_slv/reg_slv_adr -2.368478 0.917081 7.052151 -0.812839 -2.945231 -2.367103 -0.902553 -0.806151 1.216359 4.542883 -4.287422 1.675198 1.771001 -4.481050 1.574593 0.279419 -0.092542 -2.864882 0.932313 -1.234107
wb_dma_ch_sel/assign_8_pri2 1.809429 -0.757765 -0.992951 -1.477706 0.524035 -0.242432 -0.165541 -0.728908 1.418345 -0.526941 2.537289 0.685682 -1.980061 0.627002 -1.531892 0.376936 -4.010279 2.141852 2.340070 -1.149769
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond -1.497613 2.878977 -1.905061 -1.894045 0.030133 0.845521 -2.231146 0.377230 -0.967070 0.090572 0.088950 -0.563298 -1.110940 1.110983 0.734555 0.153888 -1.199767 0.713634 2.041049 -1.894542
wb_dma_wb_mast/wire_wb_cyc_o -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 0.161877 -0.464812 -2.621351 1.762001 -0.081406 -0.510315 -0.266421 3.359579 1.688367 0.073826 1.129158 0.214602 0.295223 -1.020312 -1.977671 -0.219551 -0.839948 0.268942 2.106623 -2.483870
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma/wire_paused -0.965236 2.518476 0.598368 -1.183112 -0.212584 -0.080687 0.131045 0.187505 0.725421 0.234724 -0.288021 -0.577595 -2.295813 0.992534 -0.711066 1.696883 1.514423 -1.502367 4.327311 -0.923128
wb_dma_ch_rf/always_8/stmt_1/expr_1 -3.747786 0.826121 -1.896325 -1.707326 -2.400131 1.255533 -0.843179 -0.824743 -1.553151 -0.807205 1.040291 -2.092845 -0.225885 3.488207 0.372781 -2.854406 -3.431655 -0.044326 1.104391 -2.817987
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_de/assign_67_dma_done_all 3.294760 0.954128 -2.052976 -1.344311 1.503163 0.920187 -2.278966 -1.795999 -0.073146 0.679614 1.910178 -0.867090 -1.794931 0.331947 0.293840 2.092357 -2.345913 2.031154 -0.055819 -0.014012
wb_dma_ch_rf/always_6/if_1/if_1/block_1 0.878769 -1.348027 2.875082 -2.263958 0.677981 -0.479856 3.031038 -4.418519 0.196494 -1.665726 1.363708 -1.295411 -0.160340 0.719637 0.631947 0.998072 1.312100 1.348276 -1.185757 3.787327
wb_dma_ch_arb/always_2/block_1/case_1/if_3 1.801286 -3.316587 0.141538 1.583459 0.947651 -0.900176 1.138443 0.505308 2.076454 -0.508014 3.065830 1.827486 0.683188 -0.811971 -3.254829 -0.848748 -3.069013 3.882517 0.363863 0.288984
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.636956 -0.838440 -0.245840 -3.735390 -1.016736 -3.048977 0.421702 -1.624092 1.420345 1.888490 1.545303 -1.067876 0.678746 -1.500864 1.574124 -2.127604 0.140080 -0.463565 2.919353 2.335681
wb_dma_ch_arb/always_2/block_1/case_1/if_1 4.026164 -3.260043 0.116711 -0.611378 0.325387 -2.386947 0.590289 -1.612592 1.839338 2.023350 2.876622 -0.262339 0.848057 -1.646538 -0.772808 -2.811564 -1.691591 1.269140 0.729711 3.434383
wb_dma_ch_arb/always_2/block_1/case_1/if_4 0.840580 -3.041638 -0.163728 1.190657 0.958975 -1.411451 0.846179 1.280335 2.058160 0.786031 1.601518 3.881922 0.825149 1.089964 -2.431915 0.542894 -2.856776 3.909265 0.408276 -0.423901
wb_dma_ch_sel/always_39/case_1/stmt_4 1.809429 -0.757765 -0.992951 -1.477706 0.524035 -0.242432 -0.165541 -0.728908 1.418345 -0.526941 2.537289 0.685682 -1.980061 0.627002 -1.531892 0.376936 -4.010279 2.141852 2.340070 -1.149769
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.636956 -0.838440 -0.245840 -3.735390 -1.016736 -3.048977 0.421702 -1.624092 1.420345 1.888490 1.545303 -1.067876 0.678746 -1.500864 1.574124 -2.127604 0.140080 -0.463565 2.919353 2.335681
wb_dma_ch_pri_enc/wire_pri14_out 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_sel/always_39/case_1/stmt_1 1.872402 -1.133902 -0.865653 -4.170866 0.933185 -1.419970 0.153687 -2.412402 1.440354 -0.185060 2.876265 -0.713833 -1.174452 -0.258770 0.915403 -0.847533 -3.773680 2.277696 2.163814 0.570096
wb_dma_rf/wire_ch6_csr 2.374916 -1.360402 0.577775 -1.239900 2.181862 0.280484 -0.044504 -2.062496 0.242723 0.865970 0.846923 0.485299 1.441741 0.414810 1.484761 1.983245 0.136587 2.723345 -2.525316 2.560829
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 0.329097 0.875320 0.171597 -3.300357 -0.017937 -2.127457 -0.986333 -1.106335 1.314709 2.144479 -0.238144 -1.022562 -1.205826 -1.823061 2.463198 -0.199555 -2.254116 -0.552364 2.678178 -0.680166
wb_dma_wb_if/input_wb_we_i -0.751512 1.498173 0.371372 -4.462636 1.380810 -0.770641 0.153419 -0.038578 5.407876 3.013329 -2.661429 1.672473 -0.625136 -1.873894 2.863916 1.986117 0.447996 -3.761370 1.692859 0.946656
wb_dma_ch_sel/assign_141_req_p0 1.323320 0.299300 0.481189 -3.169811 -0.197342 -1.317229 -2.295178 -3.059207 0.871702 3.345337 1.479361 0.357515 -0.090351 1.175834 0.209294 -0.975483 -0.841935 2.027323 1.650903 2.430569
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.600067 -3.293384 -0.529402 -4.811916 -0.960991 -3.570717 2.482016 -1.534721 0.836923 0.793055 0.948360 0.338892 0.721090 0.588242 4.077966 1.287547 -1.775803 -0.147080 1.520644 -0.280076
wb_dma_ch_sel_checker 0.783019 0.015315 1.543140 1.849349 -0.433804 -0.821727 -1.016547 1.367691 2.173523 2.717408 -0.652508 2.019930 -0.510903 -1.009951 -1.996922 1.761457 -0.527081 -0.050945 1.875997 -1.279983
wb_dma_ch_rf/reg_ch_dis 2.638942 1.161959 2.041362 -2.263110 -0.237637 1.318814 -2.650019 -3.720880 -0.303703 1.529310 -0.013269 3.631409 -0.317568 1.755176 -1.077804 1.471252 -0.493123 2.326517 -2.005381 2.686597
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 1.151812 -3.241152 1.032852 3.240078 1.001963 1.743001 -0.164735 -0.472262 1.771751 -0.266963 2.672292 -1.794119 -1.924495 1.445137 -3.292360 0.781414 -2.978288 1.090977 0.378955 -2.134575
wb_dma_rf/wire_ch0_am1 -2.320368 1.648937 -0.155526 -2.206162 -1.780435 0.401198 -0.609609 1.724375 -0.204174 -3.031136 1.131014 2.624222 1.627537 -1.376477 -1.772384 -0.806263 0.892066 2.487627 2.599722 -1.436067
wb_dma_ch_rf/wire_pointer_we 0.161877 -0.464812 -2.621351 1.762001 -0.081406 -0.510315 -0.266421 3.359579 1.688367 0.073826 1.129158 0.214602 0.295223 -1.020312 -1.977671 -0.219551 -0.839948 0.268942 2.106623 -2.483870
wb_dma_ch_sel/always_46/case_1/stmt_1 -2.308141 0.187699 -1.189547 -2.571740 1.054643 -1.284075 0.415991 0.669555 2.442040 1.771976 0.137201 -1.946424 0.588309 0.018117 3.025008 2.171331 -0.518735 -0.023894 2.889988 -2.243970
wb_dma_wb_slv/always_3/stmt_1 1.129108 -3.868451 2.009258 1.028835 -2.343290 -0.831099 0.073500 -1.520570 3.300111 1.539700 0.748241 2.126843 4.410099 -2.332176 -1.601361 -1.656873 -0.409415 0.905078 -3.880559 1.454544
wb_dma_ch_rf/always_2/if_1/if_1 1.151812 -3.241152 1.032852 3.240078 1.001963 1.743001 -0.164735 -0.472262 1.771751 -0.266963 2.672292 -1.794119 -1.924495 1.445137 -3.292360 0.781414 -2.978288 1.090977 0.378955 -2.134575
wb_dma_pri_enc_sub/assign_1_pri_out 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_sel/input_ch0_adr0 -0.699096 -1.241684 2.412847 -0.737544 -2.029085 -1.985653 -0.905414 1.393090 0.873959 2.417859 -0.209603 1.774758 1.839413 0.223987 0.294335 1.914583 2.168485 1.372789 3.171468 -1.277491
wb_dma_ch_sel/input_ch0_adr1 0.707760 1.142265 -1.207592 -1.566146 -1.161942 -1.478583 -0.590569 0.428544 0.960991 0.894016 1.566904 -1.115863 -0.142559 -1.552035 -0.863359 -2.548973 0.667355 -0.682434 4.092606 1.016273
wb_dma_wb_slv/assign_4 -1.077359 -0.358800 -1.604904 0.023545 -4.011154 -2.807149 3.027821 2.369461 3.198319 -0.599086 -0.163532 -3.241375 -0.993453 -0.649910 0.788207 -1.234695 -0.732292 -2.513788 3.852881 -0.820409
wb_dma_wb_mast/input_wb_data_i 3.888401 -3.329103 -0.251741 2.098110 -0.965749 -2.017008 -0.897606 -0.388807 2.054665 4.261310 -0.288927 0.958392 -1.347072 0.134591 0.319846 5.008514 -0.451480 -1.819730 -1.075957 -1.619700
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 1.801286 -3.316587 0.141538 1.583459 0.947651 -0.900176 1.138443 0.505308 2.076454 -0.508014 3.065830 1.827486 0.683188 -0.811971 -3.254829 -0.848748 -3.069013 3.882517 0.363863 0.288984
wb_dma_de/wire_adr1_cnt_next1 0.480026 0.339104 -0.320527 -2.943325 -0.149812 0.339048 1.794305 0.947975 0.879571 -4.304314 2.667932 -1.859771 1.556201 -4.368606 0.507852 0.752805 0.100959 1.640110 2.389680 -1.091388
wb_dma_ch_sel/inst_u2 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_ch_sel/inst_u1 4.521566 -5.686277 -0.018737 -0.400045 -0.484330 -1.458678 1.256550 -2.040715 0.402775 -0.423836 4.177405 -0.288952 2.289604 -1.121550 -0.641611 0.002971 -0.957488 3.002600 -1.735183 1.830025
wb_dma_ch_sel/inst_u0 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma/wire_adr0 -1.565543 -3.476190 1.518765 1.547929 -1.399262 -3.714913 0.699292 1.641988 1.165317 3.077809 0.375246 2.051902 1.645344 1.627096 -1.215339 -0.637524 1.147342 1.724450 2.575155 -0.340132
wb_dma/wire_adr1 1.127319 0.492072 -0.520944 0.028385 -0.722157 -0.265657 -0.345047 -0.111700 0.871156 -0.745363 2.955819 -1.980803 -0.398501 -2.352749 -2.903185 -3.728209 -0.206283 0.322726 3.134340 1.345579
wb_dma_ch_sel/assign_131_req_p0/expr_1 2.812588 -2.098553 -1.003527 -1.371872 0.506129 -1.629145 -1.063082 -2.553007 -0.183743 2.600740 2.652145 -1.044129 0.472520 0.671437 0.177539 -4.489748 -2.358616 1.672125 -0.004694 3.791857
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.840580 -3.041638 -0.163728 1.190657 0.958975 -1.411451 0.846179 1.280335 2.058160 0.786031 1.601518 3.881922 0.825149 1.089964 -2.431915 0.542894 -2.856776 3.909265 0.408276 -0.423901
wb_dma_ch_rf/assign_18_pointer_we 0.161877 -0.464812 -2.621351 1.762001 -0.081406 -0.510315 -0.266421 3.359579 1.688367 0.073826 1.129158 0.214602 0.295223 -1.020312 -1.977671 -0.219551 -0.839948 0.268942 2.106623 -2.483870
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 -2.308141 0.187699 -1.189547 -2.571740 1.054643 -1.284075 0.415991 0.669555 2.442040 1.771976 0.137201 -1.946424 0.588309 0.018117 3.025008 2.171331 -0.518735 -0.023894 2.889988 -2.243970
wb_dma_ch_sel/wire_req_p0 4.894101 -5.149778 -1.307065 0.887721 -0.426757 -1.568023 1.365952 -2.601036 0.545128 0.768367 3.688651 -0.918845 0.112233 0.880330 -1.333802 -1.087051 -1.968802 0.913588 -1.687618 2.314529
wb_dma_ch_sel/wire_req_p1 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma/wire_ndnr 4.704599 -1.610052 -1.458178 -0.418326 1.702620 -0.068604 -0.106295 -1.663281 1.399779 -0.638739 3.638025 -0.951687 -0.770009 -1.902913 -0.990387 1.124834 -2.677880 2.938550 -0.333797 1.070895
wb_dma_de/reg_mast0_drdy_r 5.124289 -0.570691 -1.060442 0.304585 -0.932775 -2.141732 -0.489626 0.090138 1.925046 3.163621 0.579077 3.017100 -0.330474 -0.915125 -1.000072 4.131373 0.161478 0.382992 0.951259 0.641186
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -3.691990 -2.968422 -0.003372 -0.788602 -0.239270 -2.812939 0.429533 1.067384 1.753526 3.175429 0.108630 1.047916 2.368432 3.107331 1.457861 0.503399 0.196092 2.178243 1.789745 -1.362399
wb_dma_ch_sel/assign_137_req_p0 1.323320 0.299300 0.481189 -3.169811 -0.197342 -1.317229 -2.295178 -3.059207 0.871702 3.345337 1.479361 0.357515 -0.090351 1.175834 0.209294 -0.975483 -0.841935 2.027323 1.650903 2.430569
wb_dma_rf/wire_pointer2 0.783019 0.015315 1.543140 1.849349 -0.433804 -0.821727 -1.016547 1.367691 2.173523 2.717408 -0.652508 2.019930 -0.510903 -1.009951 -1.996922 1.761457 -0.527081 -0.050945 1.875997 -1.279983
wb_dma_rf/wire_pointer3 1.099951 -2.484661 0.600361 2.719160 0.333095 0.724313 -0.502561 0.422103 1.729910 1.635677 0.905425 1.131936 -1.425069 2.946330 -2.594337 2.518228 -1.863730 0.729354 0.630530 -2.143974
wb_dma_rf/wire_pointer0 0.018072 -0.887148 2.849222 4.104603 4.741367 -0.997402 -1.363381 0.971948 -0.949752 2.240956 0.544934 -2.984660 -2.928653 -1.070576 -1.691021 -1.026660 -1.935749 3.032979 2.047179 -0.275736
wb_dma_rf/wire_pointer1 2.556584 -1.001291 0.444622 0.263030 0.373498 -0.307815 -0.832578 -0.548136 2.102967 1.350392 1.698737 1.902802 -1.574215 0.380513 -2.479660 1.649813 -3.066573 2.044031 1.651626 -0.755415
wb_dma_rf/wire_sw_pointer0 -2.048568 0.708425 0.020192 -0.387042 -2.044409 -0.322351 -0.776930 2.145364 0.032776 -1.283340 0.084372 2.969604 0.424937 -0.721914 -2.030434 -1.586097 -0.789448 1.007098 2.364137 -2.015188
wb_dma_de/always_21/stmt_1 5.124289 -0.570691 -1.060442 0.304585 -0.932775 -2.141732 -0.489626 0.090138 1.925046 3.163621 0.579077 3.017100 -0.330474 -0.915125 -1.000072 4.131373 0.161478 0.382992 0.951259 0.641186
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 5.206954 1.271641 -0.574746 1.359537 1.345182 0.545079 -1.315980 -1.335939 2.139258 -0.028218 3.383357 -0.044794 -0.581568 -3.705817 -3.261110 2.641622 -0.544752 4.067181 -0.007229 2.107227
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 0.349097 2.664142 0.884399 -1.191040 0.373839 -0.217793 -3.804005 -0.740537 0.759337 4.006919 -1.238848 -0.505391 -1.478769 -1.309765 1.230533 1.172842 -1.934469 -0.124640 1.707901 -1.252946
wb_dma_ch_arb/input_advance 1.872402 -1.133902 -0.865653 -4.170866 0.933185 -1.419970 0.153687 -2.412402 1.440354 -0.185060 2.876265 -0.713833 -1.174452 -0.258770 0.915403 -0.847533 -3.773680 2.277696 2.163814 0.570096
wb_dma_de/always_7/stmt_1 2.698659 1.727813 -3.698436 -2.848783 1.077556 0.963898 -1.632560 -1.703393 -1.069338 -0.945570 2.113060 -2.068129 -1.830485 0.399289 1.654282 1.650342 -1.873084 1.290637 0.322840 -0.316998
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 0.840580 -3.041638 -0.163728 1.190657 0.958975 -1.411451 0.846179 1.280335 2.058160 0.786031 1.601518 3.881922 0.825149 1.089964 -2.431915 0.542894 -2.856776 3.909265 0.408276 -0.423901
wb_dma_de/always_3/if_1/cond 0.707760 1.142265 -1.207592 -1.566146 -1.161942 -1.478583 -0.590569 0.428544 0.960991 0.894016 1.566904 -1.115863 -0.142559 -1.552035 -0.863359 -2.548973 0.667355 -0.682434 4.092606 1.016273
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond 1.600067 -3.293384 -0.529402 -4.811916 -0.960991 -3.570717 2.482016 -1.534721 0.836923 0.793055 0.948360 0.338892 0.721090 0.588242 4.077966 1.287547 -1.775803 -0.147080 1.520644 -0.280076
wb_dma_ch_sel/assign_101_valid -0.612622 -0.897960 0.704123 -2.401800 0.411772 -1.570717 -0.896147 -2.252784 0.960510 2.463504 2.437276 -0.019670 3.223685 0.941137 0.010831 -2.187578 2.021639 4.175683 0.734628 4.249158
wb_dma_ch_sel/assign_98_valid -0.612622 -0.897960 0.704123 -2.401800 0.411772 -1.570717 -0.896147 -2.252784 0.960510 2.463504 2.437276 -0.019670 3.223685 0.941137 0.010831 -2.187578 2.021639 4.175683 0.734628 4.249158
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.307460 -1.420660 0.229164 -4.887134 -0.319204 -3.127169 0.057159 -1.843677 1.693601 2.526049 0.809071 0.625600 0.431941 1.870239 2.622558 -0.218790 -1.588569 1.691347 2.872198 0.125345
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.636956 -0.838440 -0.245840 -3.735390 -1.016736 -3.048977 0.421702 -1.624092 1.420345 1.888490 1.545303 -1.067876 0.678746 -1.500864 1.574124 -2.127604 0.140080 -0.463565 2.919353 2.335681
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_rf/wire_ch7_csr 2.374916 -1.360402 0.577775 -1.239900 2.181862 0.280484 -0.044504 -2.062496 0.242723 0.865970 0.846923 0.485299 1.441741 0.414810 1.484761 1.983245 0.136587 2.723345 -2.525316 2.560829
wb_dma_ch_sel/reg_csr 2.042186 -1.707386 1.268307 -2.728064 2.878937 0.184114 -0.296767 -0.974116 -0.008523 2.366205 -2.328253 -0.472043 0.277691 0.127656 6.246156 4.302961 -3.183561 -0.308843 -2.339593 -1.395692
wb_dma_de/reg_next_state 0.454474 0.989772 3.673817 -3.151520 0.847855 1.864646 -0.450700 -6.709267 -0.716892 -0.764334 0.096037 -1.846569 -1.573347 1.012066 1.118116 0.659173 -0.616758 0.513409 -3.174157 2.716926
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond -1.489100 -4.494261 2.396539 1.573994 4.532948 0.166223 -2.002388 -1.013517 3.622755 3.656000 0.669896 -5.170056 -0.068646 -0.865145 3.539107 2.655684 -3.682428 2.574990 -1.311219 -2.919876
wb_dma_de/always_11/stmt_1/expr_1 0.707760 1.142265 -1.207592 -1.566146 -1.161942 -1.478583 -0.590569 0.428544 0.960991 0.894016 1.566904 -1.115863 -0.142559 -1.552035 -0.863359 -2.548973 0.667355 -0.682434 4.092606 1.016273
wb_dma_ch_rf/input_ptr_set 2.556584 -1.001291 0.444622 0.263030 0.373498 -0.307815 -0.832578 -0.548136 2.102967 1.350392 1.698737 1.902802 -1.574215 0.380513 -2.479660 1.649813 -3.066573 2.044031 1.651626 -0.755415
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 1.127319 0.492072 -0.520944 0.028385 -0.722157 -0.265657 -0.345047 -0.111700 0.871156 -0.745363 2.955819 -1.980803 -0.398501 -2.352749 -2.903185 -3.728209 -0.206283 0.322726 3.134340 1.345579
wb_dma_ch_sel/assign_12_pri3 2.556584 -1.001291 0.444622 0.263030 0.373498 -0.307815 -0.832578 -0.548136 2.102967 1.350392 1.698737 1.902802 -1.574215 0.380513 -2.479660 1.649813 -3.066573 2.044031 1.651626 -0.755415
wb_dma_de/assign_65_done/expr_1/expr_1 0.151082 1.681864 1.701457 -3.018991 0.845298 0.861749 -1.339978 -2.660438 0.153326 -0.313112 0.052703 1.075349 -2.699704 0.625432 -0.173381 -0.236534 -4.122291 1.347936 0.845601 -0.352461
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 2.556584 -1.001291 0.444622 0.263030 0.373498 -0.307815 -0.832578 -0.548136 2.102967 1.350392 1.698737 1.902802 -1.574215 0.380513 -2.479660 1.649813 -3.066573 2.044031 1.651626 -0.755415
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.600067 -3.293384 -0.529402 -4.811916 -0.960991 -3.570717 2.482016 -1.534721 0.836923 0.793055 0.948360 0.338892 0.721090 0.588242 4.077966 1.287547 -1.775803 -0.147080 1.520644 -0.280076
assert_wb_dma_ch_sel/input_valid 1.809429 -0.757765 -0.992951 -1.477706 0.524035 -0.242432 -0.165541 -0.728908 1.418345 -0.526941 2.537289 0.685682 -1.980061 0.627002 -1.531892 0.376936 -4.010279 2.141852 2.340070 -1.149769
wb_dma/input_wb0_stb_i 0.313679 1.082923 0.623865 -2.803840 -1.748685 -2.896079 -1.656840 -1.014475 1.628685 4.202466 -0.094164 0.122384 -0.040812 -0.768309 0.733347 -1.443727 0.492237 -0.910401 3.953867 1.298108
wb_dma/wire_ch1_csr 2.865837 1.629565 0.057764 -2.588918 2.457495 1.076410 -2.507627 -1.564714 0.639165 3.152015 -0.969636 1.608042 1.488518 0.237811 3.210449 4.613352 0.671103 2.286533 -2.082556 2.055799
wb_dma_rf/assign_5_pause_req -2.038597 -0.950802 4.039263 -0.629236 -0.898318 0.880887 0.128523 -3.244436 -0.524470 0.854541 -1.458149 0.871387 -2.643973 4.651741 -0.735020 -0.759945 -2.635590 -1.555241 -0.326628 -0.786482
wb_dma_de/always_12/stmt_1 0.151082 1.681864 1.701457 -3.018991 0.845298 0.861749 -1.339978 -2.660438 0.153326 -0.313112 0.052703 1.075349 -2.699704 0.625432 -0.173381 -0.236534 -4.122291 1.347936 0.845601 -0.352461
wb_dma_wb_if/wire_wb_ack_o 0.842619 1.384511 -1.182721 0.724020 -1.762326 -0.478569 0.346340 1.493545 0.971383 -0.452201 -0.507436 -0.569389 -3.006818 -0.477349 -1.172055 -0.624936 -1.671635 -2.461850 2.887598 -1.386284
wb_dma_ch_rf/always_5/if_1/block_1 0.161877 -0.464812 -2.621351 1.762001 -0.081406 -0.510315 -0.266421 3.359579 1.688367 0.073826 1.129158 0.214602 0.295223 -1.020312 -1.977671 -0.219551 -0.839948 0.268942 2.106623 -2.483870
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_ch_arb/assign_1_gnt 3.578083 -4.996058 2.130759 -0.273561 0.431650 -1.327063 2.620405 -2.143839 1.170976 -0.965951 2.351738 1.203728 1.384239 -1.507908 -0.988327 -1.055864 -1.777239 1.924028 -2.163798 2.652472
wb_dma_rf/input_dma_err 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma/wire_wb0_addr_o 0.707760 1.142265 -1.207592 -1.566146 -1.161942 -1.478583 -0.590569 0.428544 0.960991 0.894016 1.566904 -1.115863 -0.142559 -1.552035 -0.863359 -2.548973 0.667355 -0.682434 4.092606 1.016273
wb_dma_de/assign_73_dma_busy/expr_1 -3.018467 0.926624 -0.898476 0.809124 -3.275525 2.054630 -1.364455 -1.972078 -1.604393 -0.064311 1.294686 -1.111113 -1.123471 5.090853 -2.467779 -2.285126 -4.423122 0.810470 0.042530 -2.515906
wb_dma/input_dma_nd_i 1.872402 -1.133902 -0.865653 -4.170866 0.933185 -1.419970 0.153687 -2.412402 1.440354 -0.185060 2.876265 -0.713833 -1.174452 -0.258770 0.915403 -0.847533 -3.773680 2.277696 2.163814 0.570096
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 -1.817947 2.146203 -1.416559 -2.072053 -1.661630 -0.528226 -3.159441 0.198815 -0.489846 3.462547 -0.139185 1.923473 0.326858 3.907359 0.058632 0.758196 0.684787 1.388172 2.952241 -0.857696
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 -1.817947 2.146203 -1.416559 -2.072053 -1.661630 -0.528226 -3.159441 0.198815 -0.489846 3.462547 -0.139185 1.923473 0.326858 3.907359 0.058632 0.758196 0.684787 1.388172 2.952241 -0.857696
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_de/always_14/stmt_1/expr_1/expr_1 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_ch_sel/assign_3_pri0 1.872402 -1.133902 -0.865653 -4.170866 0.933185 -1.419970 0.153687 -2.412402 1.440354 -0.185060 2.876265 -0.713833 -1.174452 -0.258770 0.915403 -0.847533 -3.773680 2.277696 2.163814 0.570096
wb_dma_de/always_23/block_1/stmt_8 0.707760 1.142265 -1.207592 -1.566146 -1.161942 -1.478583 -0.590569 0.428544 0.960991 0.894016 1.566904 -1.115863 -0.142559 -1.552035 -0.863359 -2.548973 0.667355 -0.682434 4.092606 1.016273
wb_dma_ch_arb/always_2/block_1/stmt_1 3.578083 -4.996058 2.130759 -0.273561 0.431650 -1.327063 2.620405 -2.143839 1.170976 -0.965951 2.351738 1.203728 1.384239 -1.507908 -0.988327 -1.055864 -1.777239 1.924028 -2.163798 2.652472
wb_dma_de/always_23/block_1/stmt_1 0.454474 0.989772 3.673817 -3.151520 0.847855 1.864646 -0.450700 -6.709267 -0.716892 -0.764334 0.096037 -1.846569 -1.573347 1.012066 1.118116 0.659173 -0.616758 0.513409 -3.174157 2.716926
wb_dma_de/always_23/block_1/stmt_2 3.294760 0.954128 -2.052976 -1.344311 1.503163 0.920187 -2.278966 -1.795999 -0.073146 0.679614 1.910178 -0.867090 -1.794931 0.331947 0.293840 2.092357 -2.345913 2.031154 -0.055819 -0.014012
wb_dma_de/always_23/block_1/stmt_4 2.608381 -0.015761 -0.578733 0.732767 -0.561607 1.074535 -3.271269 -1.850647 -0.375896 2.826123 1.360138 0.879719 -0.456447 2.801195 -1.475342 2.876275 -0.377375 2.256793 -0.774150 0.034758
wb_dma_de/always_23/block_1/stmt_5 2.510948 -2.773002 -0.404762 -0.144621 3.828086 -1.934962 -1.298577 -0.858965 2.585685 4.010991 -0.374530 -2.566267 -2.168197 -1.738409 3.881854 1.575475 -4.071002 -0.632289 -0.748861 -0.981357
wb_dma_de/always_23/block_1/stmt_6 0.329097 0.875320 0.171597 -3.300357 -0.017937 -2.127457 -0.986333 -1.106335 1.314709 2.144479 -0.238144 -1.022562 -1.205826 -1.823061 2.463198 -0.199555 -2.254116 -0.552364 2.678178 -0.680166
wb_dma_rf/inst_u25 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_wb_mast/input_mast_go -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 -1.497613 2.878977 -1.905061 -1.894045 0.030133 0.845521 -2.231146 0.377230 -0.967070 0.090572 0.088950 -0.563298 -1.110940 1.110983 0.734555 0.153888 -1.199767 0.713634 2.041049 -1.894542
wb_dma_ch_sel/assign_125_de_start/expr_1 0.182927 3.776388 2.808156 -3.495944 0.195368 1.194525 -1.705327 -3.527341 -0.968917 -0.299360 -0.292102 1.615614 -1.533622 0.653994 -0.826975 0.588595 0.720622 1.617334 0.744855 2.402460
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -4.220787 0.442110 1.102740 -1.294627 -2.031035 0.065809 1.241134 -0.567896 -0.008053 -0.780668 0.402922 -1.423540 -1.144340 3.306114 -0.978749 -1.466984 -0.333132 -1.350699 3.638849 -1.989248
wb_dma_ch_sel/assign_151_req_p0 1.323320 0.299300 0.481189 -3.169811 -0.197342 -1.317229 -2.295178 -3.059207 0.871702 3.345337 1.479361 0.357515 -0.090351 1.175834 0.209294 -0.975483 -0.841935 2.027323 1.650903 2.430569
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 4.436190 -0.725591 1.807740 -1.519653 0.540367 -1.168627 0.332972 -2.295064 2.215758 1.236955 0.515513 2.903213 -1.271954 -1.491325 -0.779419 2.417387 -2.175520 1.165839 -0.126868 1.705374
wb_dma_wb_mast/reg_mast_dout 3.888401 -3.329103 -0.251741 2.098110 -0.965749 -2.017008 -0.897606 -0.388807 2.054665 4.261310 -0.288927 0.958392 -1.347072 0.134591 0.319846 5.008514 -0.451480 -1.819730 -1.075957 -1.619700
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -3.691990 -2.968422 -0.003372 -0.788602 -0.239270 -2.812939 0.429533 1.067384 1.753526 3.175429 0.108630 1.047916 2.368432 3.107331 1.457861 0.503399 0.196092 2.178243 1.789745 -1.362399
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_ch_sel/assign_100_valid -0.612622 -0.897960 0.704123 -2.401800 0.411772 -1.570717 -0.896147 -2.252784 0.960510 2.463504 2.437276 -0.019670 3.223685 0.941137 0.010831 -2.187578 2.021639 4.175683 0.734628 4.249158
wb_dma_ch_sel/assign_131_req_p0 2.812588 -2.098553 -1.003527 -1.371872 0.506129 -1.629145 -1.063082 -2.553007 -0.183743 2.600740 2.652145 -1.044129 0.472520 0.671437 0.177539 -4.489748 -2.358616 1.672125 -0.004694 3.791857
wb_dma_ch_sel/assign_135_req_p0/expr_1 1.323320 0.299300 0.481189 -3.169811 -0.197342 -1.317229 -2.295178 -3.059207 0.871702 3.345337 1.479361 0.357515 -0.090351 1.175834 0.209294 -0.975483 -0.841935 2.027323 1.650903 2.430569
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.307460 -1.420660 0.229164 -4.887134 -0.319204 -3.127169 0.057159 -1.843677 1.693601 2.526049 0.809071 0.625600 0.431941 1.870239 2.622558 -0.218790 -1.588569 1.691347 2.872198 0.125345
wb_dma_ch_rf/input_dma_done_all 3.294760 0.954128 -2.052976 -1.344311 1.503163 0.920187 -2.278966 -1.795999 -0.073146 0.679614 1.910178 -0.867090 -1.794931 0.331947 0.293840 2.092357 -2.345913 2.031154 -0.055819 -0.014012
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 5.017954 -2.790282 -1.328492 0.336078 2.046782 -0.130429 -0.618928 -1.532523 1.979357 2.084184 1.155743 -2.144192 -1.445059 -0.577334 2.191377 5.092466 -2.519936 -0.099057 -1.527506 -1.470524
wb_dma_pri_enc_sub/wire_pri_out 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_rf/input_wb_rf_din 0.921632 2.495346 0.950982 1.777185 0.237650 -2.003712 -3.120995 0.423905 1.659441 6.615919 -0.485082 -1.955274 2.356018 -4.677370 1.511483 0.508147 0.063260 1.761373 1.491352 1.415825
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 2.421581 1.516011 0.840306 -1.734605 1.255469 1.421432 -1.171409 -2.428265 0.004341 -0.769180 0.214409 0.971091 -3.001009 -0.228396 -0.404131 1.460592 -3.758689 0.976021 -0.528089 -0.211931
wb_dma_ch_sel/assign_157_req_p0/expr_1 1.323320 0.299300 0.481189 -3.169811 -0.197342 -1.317229 -2.295178 -3.059207 0.871702 3.345337 1.479361 0.357515 -0.090351 1.175834 0.209294 -0.975483 -0.841935 2.027323 1.650903 2.430569
wb_dma_ch_sel/assign_139_req_p0 1.323320 0.299300 0.481189 -3.169811 -0.197342 -1.317229 -2.295178 -3.059207 0.871702 3.345337 1.479361 0.357515 -0.090351 1.175834 0.209294 -0.975483 -0.841935 2.027323 1.650903 2.430569
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_ch_sel/always_38/case_1 0.182927 3.776388 2.808156 -3.495944 0.195368 1.194525 -1.705327 -3.527341 -0.968917 -0.299360 -0.292102 1.615614 -1.533622 0.653994 -0.826975 0.588595 0.720622 1.617334 0.744855 2.402460
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 0.034414 -2.181953 3.742090 0.229360 -0.360746 -0.283071 4.494978 -2.223932 1.393375 -1.985212 1.782783 0.538188 0.821747 2.098746 -2.656306 1.584185 2.784847 1.867154 0.543219 3.187586
wb_dma/constraint_wb0_cyc_o -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma/input_wb0_addr_i -1.675956 1.841826 6.086106 -0.340864 -4.195665 -3.021706 0.332610 0.071113 1.447459 3.297317 -6.106851 2.117636 0.084002 -3.827232 2.244213 -0.538137 -0.660535 -3.031807 0.490899 0.532644
wb_dma_de/input_mast1_drdy -1.072874 -0.045415 2.069254 -1.936418 0.971590 -0.579796 1.462716 -0.097257 1.132485 -1.129526 -1.359008 1.766869 -0.936900 -0.790740 0.787774 -0.286901 -1.573580 -0.432358 0.555064 -0.309809
wb_dma_ch_rf/always_19/if_1/block_1/if_1 -1.497613 2.878977 -1.905061 -1.894045 0.030133 0.845521 -2.231146 0.377230 -0.967070 0.090572 0.088950 -0.563298 -1.110940 1.110983 0.734555 0.153888 -1.199767 0.713634 2.041049 -1.894542
wb_dma_wb_if/input_wb_ack_i 5.135660 -0.506886 0.094015 3.057439 0.338435 0.044458 0.971099 -1.847592 4.102245 2.255733 -0.832905 0.573015 -3.522532 1.306946 -1.328560 5.116976 -0.042647 -1.687886 -2.136204 2.234533
wb_dma_ch_sel/wire_pri_out 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_rf/assign_3_ch_am0 -2.308141 0.187699 -1.189547 -2.571740 1.054643 -1.284075 0.415991 0.669555 2.442040 1.771976 0.137201 -1.946424 0.588309 0.018117 3.025008 2.171331 -0.518735 -0.023894 2.889988 -2.243970
wb_dma_rf/input_ch_sel 1.462119 -1.160653 0.053440 1.057830 -5.913957 2.142113 -0.904801 -2.570816 -1.393938 2.525644 0.614625 -1.001469 1.566345 5.049958 -0.750117 3.228918 -3.005781 -1.271981 -0.820101 -3.909343
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -4.636488 -1.363057 -1.921726 -0.820286 0.365655 -2.088224 0.398802 0.192336 1.271607 1.628612 -0.381852 1.791331 -0.145172 5.994769 0.664123 0.524386 -0.012104 2.163621 0.960781 -0.933519
wb_dma_de/always_23/block_1/case_1 0.454474 0.989772 3.673817 -3.151520 0.847855 1.864646 -0.450700 -6.709267 -0.716892 -0.764334 0.096037 -1.846569 -1.573347 1.012066 1.118116 0.659173 -0.616758 0.513409 -3.174157 2.716926
wb_dma/wire_pause_req -2.038597 -0.950802 4.039263 -0.629236 -0.898318 0.880887 0.128523 -3.244436 -0.524470 0.854541 -1.458149 0.871387 -2.643973 4.651741 -0.735020 -0.759945 -2.635590 -1.555241 -0.326628 -0.786482
wb_dma_wb_if/input_mast_go -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_ch_rf/input_de_csr 3.441335 -1.526563 -0.827407 2.175509 0.693008 1.100986 -0.393798 0.366245 1.322925 0.745595 1.484336 0.884606 -0.922623 1.264887 -2.003978 4.075663 -1.386096 1.187972 -0.051596 -1.555430
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_de/input_mast0_din 4.558325 -2.818498 0.993210 1.432575 -0.655960 -1.251017 -0.122193 -0.203341 2.793879 4.078907 -0.238097 0.670934 0.567685 -0.944874 0.604049 5.815001 -0.459065 -1.016203 -0.002317 -1.603647
wb_dma_pri_enc_sub/always_3 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_pri_enc_sub/always_1 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_sel/reg_adr0 -1.565543 -3.476190 1.518765 1.547929 -1.399262 -3.714913 0.699292 1.641988 1.165317 3.077809 0.375246 2.051902 1.645344 1.627096 -1.215339 -0.637524 1.147342 1.724450 2.575155 -0.340132
wb_dma_ch_sel/reg_adr1 1.127319 0.492072 -0.520944 0.028385 -0.722157 -0.265657 -0.345047 -0.111700 0.871156 -0.745363 2.955819 -1.980803 -0.398501 -2.352749 -2.903185 -3.728209 -0.206283 0.322726 3.134340 1.345579
wb_dma_ch_sel/assign_1_pri0 1.872402 -1.133902 -0.865653 -4.170866 0.933185 -1.419970 0.153687 -2.412402 1.440354 -0.185060 2.876265 -0.713833 -1.174452 -0.258770 0.915403 -0.847533 -3.773680 2.277696 2.163814 0.570096
wb_dma_ch_pri_enc/wire_pri26_out 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.307460 -1.420660 0.229164 -4.887134 -0.319204 -3.127169 0.057159 -1.843677 1.693601 2.526049 0.809071 0.625600 0.431941 1.870239 2.622558 -0.218790 -1.588569 1.691347 2.872198 0.125345
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 0.151082 1.681864 1.701457 -3.018991 0.845298 0.861749 -1.339978 -2.660438 0.153326 -0.313112 0.052703 1.075349 -2.699704 0.625432 -0.173381 -0.236534 -4.122291 1.347936 0.845601 -0.352461
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 0.437564 -1.343088 2.641857 -2.368451 -1.006182 0.635701 -1.994007 -0.883663 0.189639 4.020259 0.898284 -1.728894 2.535809 -1.795782 1.620858 2.960521 -0.142523 -0.692704 1.358022 -1.986077
wb_dma/wire_ptr_set 2.556584 -1.001291 0.444622 0.263030 0.373498 -0.307815 -0.832578 -0.548136 2.102967 1.350392 1.698737 1.902802 -1.574215 0.380513 -2.479660 1.649813 -3.066573 2.044031 1.651626 -0.755415
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 2.421581 1.516011 0.840306 -1.734605 1.255469 1.421432 -1.171409 -2.428265 0.004341 -0.769180 0.214409 0.971091 -3.001009 -0.228396 -0.404131 1.460592 -3.758689 0.976021 -0.528089 -0.211931
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.307460 -1.420660 0.229164 -4.887134 -0.319204 -3.127169 0.057159 -1.843677 1.693601 2.526049 0.809071 0.625600 0.431941 1.870239 2.622558 -0.218790 -1.588569 1.691347 2.872198 0.125345
wb_dma_ch_arb/inst_check_wb_dma_ch_arb 0.168279 -0.546144 -0.611346 -5.043767 0.659764 -2.179554 0.360654 -1.888776 1.352667 0.177686 1.622852 -1.160719 -0.780056 -0.700722 2.556264 -1.154029 -2.922511 1.164392 2.741334 0.091109
wb_dma_de/reg_ptr_set 0.567276 3.283913 0.215626 -0.781948 -2.201035 1.330667 -2.206224 -0.364158 -0.396439 0.726433 1.719627 3.171964 1.622874 1.530164 -3.326556 4.923108 2.554376 4.471689 1.905401 -0.260498
wb_dma/wire_dma_nd 1.872402 -1.133902 -0.865653 -4.170866 0.933185 -1.419970 0.153687 -2.412402 1.440354 -0.185060 2.876265 -0.713833 -1.174452 -0.258770 0.915403 -0.847533 -3.773680 2.277696 2.163814 0.570096
wb_dma_rf/assign_3_csr -0.965236 2.518476 0.598368 -1.183112 -0.212584 -0.080687 0.131045 0.187505 0.725421 0.234724 -0.288021 -0.577595 -2.295813 0.992534 -0.711066 1.696883 1.514423 -1.502367 4.327311 -0.923128
wb_dma_rf/assign_4_dma_abort 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_ch_sel/assign_123_valid 0.541705 0.013588 0.116957 -2.810049 0.389165 -0.594170 -2.221582 -2.580608 0.670027 2.718864 1.361995 0.805446 -0.348425 2.427487 0.467209 0.914768 -1.830364 3.019384 1.076447 0.620508
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond 1.427722 -2.065852 -1.547895 -4.796125 0.803456 -2.336226 2.268819 -1.091719 0.569435 -1.098489 1.437780 -1.521717 0.187153 -1.227173 4.340478 0.428691 -2.644860 0.288974 1.200096 -0.499196
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 -1.497613 2.878977 -1.905061 -1.894045 0.030133 0.845521 -2.231146 0.377230 -0.967070 0.090572 0.088950 -0.563298 -1.110940 1.110983 0.734555 0.153888 -1.199767 0.713634 2.041049 -1.894542
wb_dma_rf/wire_ch4_csr 2.374916 -1.360402 0.577775 -1.239900 2.181862 0.280484 -0.044504 -2.062496 0.242723 0.865970 0.846923 0.485299 1.441741 0.414810 1.484761 1.983245 0.136587 2.723345 -2.525316 2.560829
wb_dma_ch_rf/always_1/stmt_1/expr_1 -1.817947 2.146203 -1.416559 -2.072053 -1.661630 -0.528226 -3.159441 0.198815 -0.489846 3.462547 -0.139185 1.923473 0.326858 3.907359 0.058632 0.758196 0.684787 1.388172 2.952241 -0.857696
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -3.691990 -2.968422 -0.003372 -0.788602 -0.239270 -2.812939 0.429533 1.067384 1.753526 3.175429 0.108630 1.047916 2.368432 3.107331 1.457861 0.503399 0.196092 2.178243 1.789745 -1.362399
wb_dma_ch_pri_enc/wire_pri0_out 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_rf/assign_10_ch_enable 0.034414 -2.181953 3.742090 0.229360 -0.360746 -0.283071 4.494978 -2.223932 1.393375 -1.985212 1.782783 0.538188 0.821747 2.098746 -2.656306 1.584185 2.784847 1.867154 0.543219 3.187586
wb_dma_wb_slv/reg_slv_we 1.129108 -3.868451 2.009258 1.028835 -2.343290 -0.831099 0.073500 -1.520570 3.300111 1.539700 0.748241 2.126843 4.410099 -2.332176 -1.601361 -1.656873 -0.409415 0.905078 -3.880559 1.454544
wb_dma_de/input_txsz 2.247968 3.317997 0.431729 0.331510 1.385041 2.396108 -1.786475 -1.793001 -0.429245 -1.518013 0.951752 -0.475447 -2.332500 -2.321945 -2.107222 -0.031375 -2.551586 1.693876 -0.828086 0.840982
wb_dma_wb_if/wire_mast_dout 3.888401 -3.329103 -0.251741 2.098110 -0.965749 -2.017008 -0.897606 -0.388807 2.054665 4.261310 -0.288927 0.958392 -1.347072 0.134591 0.319846 5.008514 -0.451480 -1.819730 -1.075957 -1.619700
wb_dma_ch_rf/wire_ch_enable 0.034414 -2.181953 3.742090 0.229360 -0.360746 -0.283071 4.494978 -2.223932 1.393375 -1.985212 1.782783 0.538188 0.821747 2.098746 -2.656306 1.584185 2.784847 1.867154 0.543219 3.187586
wb_dma_rf/wire_csr_we -0.655554 -1.718382 2.682932 0.472461 0.079167 0.102640 -2.916782 -1.853391 0.294504 3.751339 -1.824459 2.103448 -1.528304 2.895146 -0.118918 -0.970057 -3.504812 -0.250379 -1.623451 -1.171626
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_ch_sel_checker/input_dma_busy 0.783019 0.015315 1.543140 1.849349 -0.433804 -0.821727 -1.016547 1.367691 2.173523 2.717408 -0.652508 2.019930 -0.510903 -1.009951 -1.996922 1.761457 -0.527081 -0.050945 1.875997 -1.279983
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_ch_rf/assign_9_ch_txsz 1.088915 3.644099 1.411256 1.828604 1.701005 2.051041 -3.436335 -1.834534 0.692912 0.748621 0.264223 -1.073314 -1.567518 -4.651759 -1.913211 -0.923152 -3.816110 1.701699 -1.615953 -0.147963
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.840580 -3.041638 -0.163728 1.190657 0.958975 -1.411451 0.846179 1.280335 2.058160 0.786031 1.601518 3.881922 0.825149 1.089964 -2.431915 0.542894 -2.856776 3.909265 0.408276 -0.423901
wb_dma_de/assign_65_done 2.421581 1.516011 0.840306 -1.734605 1.255469 1.421432 -1.171409 -2.428265 0.004341 -0.769180 0.214409 0.971091 -3.001009 -0.228396 -0.404131 1.460592 -3.758689 0.976021 -0.528089 -0.211931
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 3.966408 -0.250012 3.825920 -0.892102 -1.810799 0.633463 -0.425088 -1.885885 2.490417 0.387024 0.459228 4.252857 0.125483 -1.258800 -3.531505 2.704960 1.941334 0.240628 0.386200 2.192496
wb_dma_de/always_2/if_1/if_1 -2.699897 -1.437772 -0.974211 -2.529401 0.193292 -0.420691 2.696129 2.021306 2.137889 -1.956339 1.963471 1.491813 3.460248 0.544546 0.359943 2.198622 0.845070 3.002393 2.253276 -1.662036
wb_dma_ch_sel/assign_154_req_p0/expr_1 1.323320 0.299300 0.481189 -3.169811 -0.197342 -1.317229 -2.295178 -3.059207 0.871702 3.345337 1.479361 0.357515 -0.090351 1.175834 0.209294 -0.975483 -0.841935 2.027323 1.650903 2.430569
wb_dma_ch_sel/assign_156_req_p0/expr_1 1.323320 0.299300 0.481189 -3.169811 -0.197342 -1.317229 -2.295178 -3.059207 0.871702 3.345337 1.479361 0.357515 -0.090351 1.175834 0.209294 -0.975483 -0.841935 2.027323 1.650903 2.430569
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_rf/always_9/stmt_1/expr_1 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_ch_sel/assign_112_valid 0.541705 0.013588 0.116957 -2.810049 0.389165 -0.594170 -2.221582 -2.580608 0.670027 2.718864 1.361995 0.805446 -0.348425 2.427487 0.467209 0.914768 -1.830364 3.019384 1.076447 0.620508
wb_dma_de/always_23/block_1/case_1/block_8 3.539733 2.091738 0.042913 0.901792 -1.563048 -0.532479 -2.223126 0.212889 1.410464 2.997329 0.338853 3.522754 -0.080944 -0.779547 -2.969838 3.658576 1.550514 1.338453 1.614391 0.838127
wb_dma_de/always_23/block_1/case_1/block_9 3.539733 2.091738 0.042913 0.901792 -1.563048 -0.532479 -2.223126 0.212889 1.410464 2.997329 0.338853 3.522754 -0.080944 -0.779547 -2.969838 3.658576 1.550514 1.338453 1.614391 0.838127
wb_dma_ch_rf/assign_28_this_ptr_set 1.099951 -2.484661 0.600361 2.719160 0.333095 0.724313 -0.502561 0.422103 1.729910 1.635677 0.905425 1.131936 -1.425069 2.946330 -2.594337 2.518228 -1.863730 0.729354 0.630530 -2.143974
wb_dma_ch_rf/always_22 -2.308141 0.187699 -1.189547 -2.571740 1.054643 -1.284075 0.415991 0.669555 2.442040 1.771976 0.137201 -1.946424 0.588309 0.018117 3.025008 2.171331 -0.518735 -0.023894 2.889988 -2.243970
wb_dma_de/always_23/block_1/case_1/block_1 1.775986 0.224159 3.537939 -3.583835 2.865591 -0.115992 -0.269406 -5.898077 -0.248596 -0.662853 0.029638 -0.651039 -1.823428 -0.824895 1.888513 2.238788 0.743846 2.014740 -2.773315 3.406759
wb_dma_de/always_23/block_1/case_1/block_2 -4.220787 0.442110 1.102740 -1.294627 -2.031035 0.065809 1.241134 -0.567896 -0.008053 -0.780668 0.402922 -1.423540 -1.144340 3.306114 -0.978749 -1.466984 -0.333132 -1.350699 3.638849 -1.989248
wb_dma_de/always_23/block_1/case_1/block_3 -0.650042 -0.677806 1.680613 -3.621096 2.997340 0.008362 0.481392 -2.450837 0.376128 -2.726633 0.647152 -3.064651 0.648186 -4.959353 3.895920 0.216627 -2.916428 2.797467 -2.616647 -0.178891
wb_dma_de/always_23/block_1/case_1/block_4 -2.007219 -0.176232 1.674875 -3.224090 2.698093 -0.247324 1.000985 -2.216938 0.702815 -2.905797 0.006528 -1.554721 0.687696 -4.066040 3.714378 2.137468 -2.981622 3.642808 -2.901048 -1.422984
wb_dma_ch_rf/always_27 2.638942 1.161959 2.041362 -2.263110 -0.237637 1.318814 -2.650019 -3.720880 -0.303703 1.529310 -0.013269 3.631409 -0.317568 1.755176 -1.077804 1.471252 -0.493123 2.326517 -2.005381 2.686597
wb_dma_de/always_23/block_1/case_1/block_7 3.060371 0.676813 0.692523 2.580683 0.209147 1.219862 -0.777443 -0.294026 3.469633 3.050968 1.483268 0.781507 0.239949 1.353980 -3.625334 4.959108 2.575841 1.076655 1.832498 0.917286
wb_dma/assign_4_dma_rest -0.049917 -2.133070 0.608808 1.863578 -0.521094 1.297956 1.311016 1.332477 1.697349 -0.347479 0.909364 -0.547104 -0.245883 2.233461 -1.467831 3.546991 -0.475714 -0.427266 1.912590 -3.497518
wb_dma_ch_rf/always_23/if_1 1.127319 0.492072 -0.520944 0.028385 -0.722157 -0.265657 -0.345047 -0.111700 0.871156 -0.745363 2.955819 -1.980803 -0.398501 -2.352749 -2.903185 -3.728209 -0.206283 0.322726 3.134340 1.345579
wb_dma_ch_sel/reg_ndr_r 1.872402 -1.133902 -0.865653 -4.170866 0.933185 -1.419970 0.153687 -2.412402 1.440354 -0.185060 2.876265 -0.713833 -1.174452 -0.258770 0.915403 -0.847533 -3.773680 2.277696 2.163814 0.570096
wb_dma_de/assign_66_dma_done/expr_1 1.106160 1.014081 1.743064 -1.609650 0.500079 1.776106 -1.375888 -2.272119 -0.150709 -0.175052 -0.109820 3.521250 -0.332858 1.912915 -0.976928 3.010309 -0.780939 2.861037 -1.760229 0.633191
wb_dma_ch_sel/reg_req_r 3.111559 -0.042838 0.911262 2.202124 -1.803679 0.590621 -2.027892 -0.141467 1.179920 2.942952 0.746876 2.618179 0.251335 1.182615 -3.384324 4.004212 1.056799 1.175157 0.776987 -0.394733
wb_dma_ch_rf/reg_pointer_r -1.948707 -0.217550 -1.772989 2.114402 1.094324 -0.964688 0.185364 4.656082 1.457941 0.787692 0.037854 -1.053853 0.176069 0.006587 -1.318365 0.110091 -0.187790 0.203308 3.789965 -3.787629
wb_dma_ch_sel/assign_105_valid 0.541705 0.013588 0.116957 -2.810049 0.389165 -0.594170 -2.221582 -2.580608 0.670027 2.718864 1.361995 0.805446 -0.348425 2.427487 0.467209 0.914768 -1.830364 3.019384 1.076447 0.620508
wb_dma_ch_pri_enc/wire_pri5_out 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_sel/always_39/case_1 1.872402 -1.133902 -0.865653 -4.170866 0.933185 -1.419970 0.153687 -2.412402 1.440354 -0.185060 2.876265 -0.713833 -1.174452 -0.258770 0.915403 -0.847533 -3.773680 2.277696 2.163814 0.570096
wb_dma_ch_sel/always_6 3.539733 2.091738 0.042913 0.901792 -1.563048 -0.532479 -2.223126 0.212889 1.410464 2.997329 0.338853 3.522754 -0.080944 -0.779547 -2.969838 3.658576 1.550514 1.338453 1.614391 0.838127
wb_dma_ch_sel/always_7 4.341893 0.552969 -1.392795 1.043006 0.854411 0.505989 -1.237611 0.118221 1.232397 0.568102 1.535797 0.928554 -1.817924 -1.216751 -1.963188 3.032625 -1.794957 1.255889 0.631109 -0.540724
wb_dma_ch_sel/always_4 0.924216 2.454874 1.490577 -3.416910 -0.060108 0.812314 -2.471015 -3.166829 -0.238014 0.696791 0.521281 2.727419 0.151950 0.633726 -0.787638 0.198234 -0.196874 3.163638 -0.342852 2.621946
wb_dma_ch_sel/always_5 -1.105547 3.859315 2.744446 -2.989853 0.803570 1.569137 -0.831419 -2.593151 -0.777020 -1.197653 -0.645497 2.006275 -1.619862 1.401423 -0.719554 2.515339 0.605801 2.239237 0.786279 0.771606
wb_dma_ch_sel/assign_126_ch_sel/expr_1 -0.561952 -2.445373 2.622340 -1.758825 -1.512992 0.098788 0.183839 -4.613893 -1.645229 0.761482 0.783167 0.790810 1.704226 3.320071 0.610394 -1.881448 -2.880402 2.945027 -3.588252 2.106446
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 1.636956 -0.838440 -0.245840 -3.735390 -1.016736 -3.048977 0.421702 -1.624092 1.420345 1.888490 1.545303 -1.067876 0.678746 -1.500864 1.574124 -2.127604 0.140080 -0.463565 2.919353 2.335681
wb_dma_ch_sel/always_1 3.111559 -0.042838 0.911262 2.202124 -1.803679 0.590621 -2.027892 -0.141467 1.179920 2.942952 0.746876 2.618179 0.251335 1.182615 -3.384324 4.004212 1.056799 1.175157 0.776987 -0.394733
wb_dma_ch_arb/always_2/block_1/case_1/cond 2.556584 -1.001291 0.444622 0.263030 0.373498 -0.307815 -0.832578 -0.548136 2.102967 1.350392 1.698737 1.902802 -1.574215 0.380513 -2.479660 1.649813 -3.066573 2.044031 1.651626 -0.755415
wb_dma_ch_sel/always_8 1.099951 -2.484661 0.600361 2.719160 0.333095 0.724313 -0.502561 0.422103 1.729910 1.635677 0.905425 1.131936 -1.425069 2.946330 -2.594337 2.518228 -1.863730 0.729354 0.630530 -2.143974
wb_dma_ch_sel/always_9 2.556584 -1.001291 0.444622 0.263030 0.373498 -0.307815 -0.832578 -0.548136 2.102967 1.350392 1.698737 1.902802 -1.574215 0.380513 -2.479660 1.649813 -3.066573 2.044031 1.651626 -0.755415
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma/wire_ch1_adr1 0.294870 -1.014908 -0.691368 0.335695 0.178463 0.025394 1.206622 0.671989 0.869583 -2.240689 2.282682 -1.832220 -0.565529 -1.764548 -1.279286 -1.235440 -1.858831 0.630762 1.690187 -1.159605
wb_dma_ch_rf/wire_ch_txsz 1.088915 3.644099 1.411256 1.828604 1.701005 2.051041 -3.436335 -1.834534 0.692912 0.748621 0.264223 -1.073314 -1.567518 -4.651759 -1.913211 -0.923152 -3.816110 1.701699 -1.615953 -0.147963
wb_dma_ch_sel/assign_99_valid -0.612622 -0.897960 0.704123 -2.401800 0.411772 -1.570717 -0.896147 -2.252784 0.960510 2.463504 2.437276 -0.019670 3.223685 0.941137 0.010831 -2.187578 2.021639 4.175683 0.734628 4.249158
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond 1.127319 0.492072 -0.520944 0.028385 -0.722157 -0.265657 -0.345047 -0.111700 0.871156 -0.745363 2.955819 -1.980803 -0.398501 -2.352749 -2.903185 -3.728209 -0.206283 0.322726 3.134340 1.345579
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 2.427638 -3.247479 2.011555 -2.346676 -0.956815 -2.502337 1.880262 -3.669732 1.076321 0.741564 0.958148 -0.875867 2.989876 -2.107936 2.593689 -0.572075 -0.219461 1.419355 -2.902020 3.538929
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 1.125475 3.164419 1.922974 -3.189315 -1.540903 0.347529 -1.752020 -0.045070 0.758377 3.136434 -1.905175 2.887089 0.074976 -0.889301 -0.103390 -1.233538 -1.375308 -2.097884 2.723583 1.161266
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 1.801286 -3.316587 0.141538 1.583459 0.947651 -0.900176 1.138443 0.505308 2.076454 -0.508014 3.065830 1.827486 0.683188 -0.811971 -3.254829 -0.848748 -3.069013 3.882517 0.363863 0.288984
wb_dma/wire_ch2_txsz 4.341893 0.552969 -1.392795 1.043006 0.854411 0.505989 -1.237611 0.118221 1.232397 0.568102 1.535797 0.928554 -1.817924 -1.216751 -1.963188 3.032625 -1.794957 1.255889 0.631109 -0.540724
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 -2.007219 -0.176232 1.674875 -3.224090 2.698093 -0.247324 1.000985 -2.216938 0.702815 -2.905797 0.006528 -1.554721 0.687696 -4.066040 3.714378 2.137468 -2.981622 3.642808 -2.901048 -1.422984
wb_dma_de/always_23/block_1 0.454474 0.989772 3.673817 -3.151520 0.847855 1.864646 -0.450700 -6.709267 -0.716892 -0.764334 0.096037 -1.846569 -1.573347 1.012066 1.118116 0.659173 -0.616758 0.513409 -3.174157 2.716926
wb_dma_ch_rf/always_22/if_1 -2.308141 0.187699 -1.189547 -2.571740 1.054643 -1.284075 0.415991 0.669555 2.442040 1.771976 0.137201 -1.946424 0.588309 0.018117 3.025008 2.171331 -0.518735 -0.023894 2.889988 -2.243970
wb_dma_de/wire_mast1_dout 2.698147 1.020919 -1.462313 -0.189863 0.124172 -0.126418 -0.614517 0.422557 1.709692 0.231787 0.499036 -2.280570 -0.978116 -3.779275 1.229439 4.297250 -0.529745 -0.860047 0.775311 -2.267113
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 0.161877 -0.464812 -2.621351 1.762001 -0.081406 -0.510315 -0.266421 3.359579 1.688367 0.073826 1.129158 0.214602 0.295223 -1.020312 -1.977671 -0.219551 -0.839948 0.268942 2.106623 -2.483870
wb_dma_de/always_8/stmt_1 0.151082 1.681864 1.701457 -3.018991 0.845298 0.861749 -1.339978 -2.660438 0.153326 -0.313112 0.052703 1.075349 -2.699704 0.625432 -0.173381 -0.236534 -4.122291 1.347936 0.845601 -0.352461
wb_dma_ch_rf/assign_18_pointer_we/expr_1 0.161877 -0.464812 -2.621351 1.762001 -0.081406 -0.510315 -0.266421 3.359579 1.688367 0.073826 1.129158 0.214602 0.295223 -1.020312 -1.977671 -0.219551 -0.839948 0.268942 2.106623 -2.483870
wb_dma_ch_rf/wire_ch_done_we 2.856328 0.146171 1.498114 -2.711676 1.002698 0.069114 -1.000393 -3.566727 0.652915 0.958865 0.498362 1.726931 -1.854743 0.501936 0.248681 1.575507 -3.204959 1.813580 -0.778349 1.271216
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.307460 -1.420660 0.229164 -4.887134 -0.319204 -3.127169 0.057159 -1.843677 1.693601 2.526049 0.809071 0.625600 0.431941 1.870239 2.622558 -0.218790 -1.588569 1.691347 2.872198 0.125345
wb_dma_wb_slv/wire_wb_ack_o 0.842619 1.384511 -1.182721 0.724020 -1.762326 -0.478569 0.346340 1.493545 0.971383 -0.452201 -0.507436 -0.569389 -3.006818 -0.477349 -1.172055 -0.624936 -1.671635 -2.461850 2.887598 -1.386284
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 1.801286 -3.316587 0.141538 1.583459 0.947651 -0.900176 1.138443 0.505308 2.076454 -0.508014 3.065830 1.827486 0.683188 -0.811971 -3.254829 -0.848748 -3.069013 3.882517 0.363863 0.288984
wb_dma_de/reg_ld_desc_sel -3.942180 -1.793615 -2.091668 -2.462718 2.397831 -0.798688 -1.920696 -3.919941 -0.262099 0.786047 2.320918 -4.358282 -1.452236 4.673400 2.700660 -1.132695 -1.934502 3.946125 -0.809072 -0.447931
wb_dma_wb_mast/assign_2_mast_pt_out 0.842619 1.384511 -1.182721 0.724020 -1.762326 -0.478569 0.346340 1.493545 0.971383 -0.452201 -0.507436 -0.569389 -3.006818 -0.477349 -1.172055 -0.624936 -1.671635 -2.461850 2.887598 -1.386284
wb_dma_de/assign_83_wr_ack 2.421581 1.516011 0.840306 -1.734605 1.255469 1.421432 -1.171409 -2.428265 0.004341 -0.769180 0.214409 0.971091 -3.001009 -0.228396 -0.404131 1.460592 -3.758689 0.976021 -0.528089 -0.211931
wb_dma/wire_dma_done_all 3.294760 0.954128 -2.052976 -1.344311 1.503163 0.920187 -2.278966 -1.795999 -0.073146 0.679614 1.910178 -0.867090 -1.794931 0.331947 0.293840 2.092357 -2.345913 2.031154 -0.055819 -0.014012
assert_wb_dma_rf/input_ch0_am1 -2.048568 0.708425 0.020192 -0.387042 -2.044409 -0.322351 -0.776930 2.145364 0.032776 -1.283340 0.084372 2.969604 0.424937 -0.721914 -2.030434 -1.586097 -0.789448 1.007098 2.364137 -2.015188
wb_dma_ch_arb/reg_state 3.578083 -4.996058 2.130759 -0.273561 0.431650 -1.327063 2.620405 -2.143839 1.170976 -0.965951 2.351738 1.203728 1.384239 -1.507908 -0.988327 -1.055864 -1.777239 1.924028 -2.163798 2.652472
wb_dma_ch_sel/input_ch0_csr 2.036741 0.833477 3.791106 -4.953635 2.152092 0.659160 -1.592241 -2.652657 -2.848428 0.560274 -2.975785 2.247487 -0.845884 -0.051896 4.690188 3.504329 -1.004447 0.863812 -2.407370 1.003290
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 3.539733 2.091738 0.042913 0.901792 -1.563048 -0.532479 -2.223126 0.212889 1.410464 2.997329 0.338853 3.522754 -0.080944 -0.779547 -2.969838 3.658576 1.550514 1.338453 1.614391 0.838127
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 -0.650042 -0.677806 1.680613 -3.621096 2.997340 0.008362 0.481392 -2.450837 0.376128 -2.726633 0.647152 -3.064651 0.648186 -4.959353 3.895920 0.216627 -2.916428 2.797467 -2.616647 -0.178891
wb_dma_ch_sel/assign_153_req_p0/expr_1 1.323320 0.299300 0.481189 -3.169811 -0.197342 -1.317229 -2.295178 -3.059207 0.871702 3.345337 1.479361 0.357515 -0.090351 1.175834 0.209294 -0.975483 -0.841935 2.027323 1.650903 2.430569
wb_dma_wb_mast 6.044087 -0.970887 0.650855 0.596729 -0.272302 -1.035608 0.964013 -1.787381 3.782073 2.496631 -0.371257 0.319001 -2.551994 -0.635516 -0.400382 3.476341 1.009959 -2.586553 -0.929627 3.648494
wb_dma_ch_sel/assign_124_valid 0.541705 0.013588 0.116957 -2.810049 0.389165 -0.594170 -2.221582 -2.580608 0.670027 2.718864 1.361995 0.805446 -0.348425 2.427487 0.467209 0.914768 -1.830364 3.019384 1.076447 0.620508
wb_dma_de/always_18/stmt_1 2.149954 1.240402 -2.993027 0.092799 0.564948 -0.514902 -0.208550 0.950821 2.662990 1.656500 3.024131 -2.652642 -0.117920 -0.222161 -1.678316 0.335930 3.020674 -0.314759 4.660749 1.865644
wb_dma_ch_rf/wire_ch_csr_dewe 5.017954 -2.790282 -1.328492 0.336078 2.046782 -0.130429 -0.618928 -1.532523 1.979357 2.084184 1.155743 -2.144192 -1.445059 -0.577334 2.191377 5.092466 -2.519936 -0.099057 -1.527506 -1.470524
wb_dma_ch_pri_enc/input_pri2 2.556584 -1.001291 0.444622 0.263030 0.373498 -0.307815 -0.832578 -0.548136 2.102967 1.350392 1.698737 1.902802 -1.574215 0.380513 -2.479660 1.649813 -3.066573 2.044031 1.651626 -0.755415
wb_dma_ch_pri_enc/input_pri3 2.556584 -1.001291 0.444622 0.263030 0.373498 -0.307815 -0.832578 -0.548136 2.102967 1.350392 1.698737 1.902802 -1.574215 0.380513 -2.479660 1.649813 -3.066573 2.044031 1.651626 -0.755415
wb_dma_ch_pri_enc/input_pri0 1.809429 -0.757765 -0.992951 -1.477706 0.524035 -0.242432 -0.165541 -0.728908 1.418345 -0.526941 2.537289 0.685682 -1.980061 0.627002 -1.531892 0.376936 -4.010279 2.141852 2.340070 -1.149769
wb_dma_ch_pri_enc/input_pri1 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_wb_if/input_slv_pt_in 0.842619 1.384511 -1.182721 0.724020 -1.762326 -0.478569 0.346340 1.493545 0.971383 -0.452201 -0.507436 -0.569389 -3.006818 -0.477349 -1.172055 -0.624936 -1.671635 -2.461850 2.887598 -1.386284
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 -0.926136 -0.971745 0.513389 -1.412972 -1.553637 -2.419146 -0.336757 0.076805 1.706481 3.211273 0.130175 1.702053 0.546022 1.902658 -0.105184 0.257141 0.238382 0.368553 3.103299 -0.303505
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma/wire_de_adr1_we 0.707760 1.142265 -1.207592 -1.566146 -1.161942 -1.478583 -0.590569 0.428544 0.960991 0.894016 1.566904 -1.115863 -0.142559 -1.552035 -0.863359 -2.548973 0.667355 -0.682434 4.092606 1.016273
wb_dma_ch_sel/assign_6_pri1 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 1.809429 -0.757765 -0.992951 -1.477706 0.524035 -0.242432 -0.165541 -0.728908 1.418345 -0.526941 2.537289 0.685682 -1.980061 0.627002 -1.531892 0.376936 -4.010279 2.141852 2.340070 -1.149769
wb_dma_ch_sel/assign_129_req_p0/expr_1 3.332501 -0.008955 -1.615055 -5.096017 1.791949 -0.968682 -0.135353 -2.297567 -0.029020 0.082937 1.730130 -2.422657 -0.751743 -1.810292 3.656981 -1.420033 -3.072817 0.031297 1.247436 1.605504
wb_dma_rf/wire_csr -0.965236 2.518476 0.598368 -1.183112 -0.212584 -0.080687 0.131045 0.187505 0.725421 0.234724 -0.288021 -0.577595 -2.295813 0.992534 -0.711066 1.696883 1.514423 -1.502367 4.327311 -0.923128
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond -0.926136 -0.971745 0.513389 -1.412972 -1.553637 -2.419146 -0.336757 0.076805 1.706481 3.211273 0.130175 1.702053 0.546022 1.902658 -0.105184 0.257141 0.238382 0.368553 3.103299 -0.303505
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 2.934954 2.605400 2.062872 0.315752 -1.215265 -0.391764 -0.570789 0.121111 2.007816 1.842172 -1.209890 4.792596 -0.621924 -1.709456 -2.841349 3.357223 0.832159 0.172450 1.345590 1.123093
wb_dma_ch_sel/always_37/if_1 -1.595192 -2.896048 3.405128 0.125173 -1.524937 0.972010 1.355138 -3.829050 -1.097513 -0.026910 0.773817 0.981460 2.115822 4.021482 -0.269230 0.801275 -3.254351 3.865060 -4.044740 -0.051426
wb_dma_de/always_6/if_1/cond 3.144673 3.932765 -0.768301 0.105001 -0.031526 1.191589 -4.205457 -0.829643 0.124489 2.721697 0.168365 -0.335911 -1.756421 -1.551448 -0.864936 2.772937 -0.508810 0.579747 1.097110 -0.280940
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 -0.650042 -0.677806 1.680613 -3.621096 2.997340 0.008362 0.481392 -2.450837 0.376128 -2.726633 0.647152 -3.064651 0.648186 -4.959353 3.895920 0.216627 -2.916428 2.797467 -2.616647 -0.178891
wb_dma_ch_rf/always_8/stmt_1 -3.747786 0.826121 -1.896325 -1.707326 -2.400131 1.255533 -0.843179 -0.824743 -1.553151 -0.807205 1.040291 -2.092845 -0.225885 3.488207 0.372781 -2.854406 -3.431655 -0.044326 1.104391 -2.817987
wb_dma_ch_sel/assign_108_valid 0.541705 0.013588 0.116957 -2.810049 0.389165 -0.594170 -2.221582 -2.580608 0.670027 2.718864 1.361995 0.805446 -0.348425 2.427487 0.467209 0.914768 -1.830364 3.019384 1.076447 0.620508
wb_dma_ch_pri_enc/wire_pri9_out 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.840580 -3.041638 -0.163728 1.190657 0.958975 -1.411451 0.846179 1.280335 2.058160 0.786031 1.601518 3.881922 0.825149 1.089964 -2.431915 0.542894 -2.856776 3.909265 0.408276 -0.423901
wb_dma_ch_sel/wire_pri2 2.556584 -1.001291 0.444622 0.263030 0.373498 -0.307815 -0.832578 -0.548136 2.102967 1.350392 1.698737 1.902802 -1.574215 0.380513 -2.479660 1.649813 -3.066573 2.044031 1.651626 -0.755415
wb_dma_ch_sel/wire_pri3 2.556584 -1.001291 0.444622 0.263030 0.373498 -0.307815 -0.832578 -0.548136 2.102967 1.350392 1.698737 1.902802 -1.574215 0.380513 -2.479660 1.649813 -3.066573 2.044031 1.651626 -0.755415
wb_dma_ch_sel/wire_pri0 1.872402 -1.133902 -0.865653 -4.170866 0.933185 -1.419970 0.153687 -2.412402 1.440354 -0.185060 2.876265 -0.713833 -1.174452 -0.258770 0.915403 -0.847533 -3.773680 2.277696 2.163814 0.570096
wb_dma_ch_sel/wire_pri1 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_de/always_4/if_1/if_1/cond/expr_1 1.409923 1.109187 -0.520066 -2.444882 1.251319 0.591900 -2.771034 -2.450022 0.363253 1.309371 1.906250 -0.080886 -1.922689 1.275025 -0.294847 0.493080 -3.549925 3.021938 1.266277 -0.090432
wb_dma_rf/input_ptr_set 2.556584 -1.001291 0.444622 0.263030 0.373498 -0.307815 -0.832578 -0.548136 2.102967 1.350392 1.698737 1.902802 -1.574215 0.380513 -2.479660 1.649813 -3.066573 2.044031 1.651626 -0.755415
wb_dma_rf/always_2/if_1/if_1 -1.170558 -1.154994 4.515386 -0.203825 1.774035 -0.085052 -1.909210 -2.435410 0.552726 3.371472 -2.378682 1.917135 -3.393429 3.650798 -0.422557 0.230875 -1.333539 -1.385206 0.158820 -0.594269
wb_dma_de/assign_77_read_hold -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_pri_enc_sub/input_valid -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 3.360023 -2.940438 -1.551457 -4.398513 1.696358 -2.040487 2.314083 -1.423936 1.078076 -0.559581 1.946064 -0.952852 0.303263 -1.055870 4.043715 1.460453 -3.218714 0.948339 0.439933 0.203349
wb_dma_ch_rf/always_27/stmt_1 2.638942 1.161959 2.041362 -2.263110 -0.237637 1.318814 -2.650019 -3.720880 -0.303703 1.529310 -0.013269 3.631409 -0.317568 1.755176 -1.077804 1.471252 -0.493123 2.326517 -2.005381 2.686597
wb_dma_wb_slv/assign_2_pt_sel/expr_1 3.593330 0.996980 -0.479311 -2.081994 -2.931010 -0.736935 3.727290 -0.278430 -0.208202 -3.209345 -1.635482 -1.538821 -0.881132 -4.383312 3.483034 2.093357 -2.947720 -4.604635 0.344348 -2.285955
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 3.539733 2.091738 0.042913 0.901792 -1.563048 -0.532479 -2.223126 0.212889 1.410464 2.997329 0.338853 3.522754 -0.080944 -0.779547 -2.969838 3.658576 1.550514 1.338453 1.614391 0.838127
wb_dma_ch_sel/wire_valid 0.034414 -2.181953 3.742090 0.229360 -0.360746 -0.283071 4.494978 -2.223932 1.393375 -1.985212 1.782783 0.538188 0.821747 2.098746 -2.656306 1.584185 2.784847 1.867154 0.543219 3.187586
wb_dma_ch_sel/assign_162_req_p1/expr_1 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 1.809429 -0.757765 -0.992951 -1.477706 0.524035 -0.242432 -0.165541 -0.728908 1.418345 -0.526941 2.537289 0.685682 -1.980061 0.627002 -1.531892 0.376936 -4.010279 2.141852 2.340070 -1.149769
wb_dma_de/wire_chunk_cnt_is_0_d 0.151082 1.681864 1.701457 -3.018991 0.845298 0.861749 -1.339978 -2.660438 0.153326 -0.313112 0.052703 1.075349 -2.699704 0.625432 -0.173381 -0.236534 -4.122291 1.347936 0.845601 -0.352461
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 0.840580 -3.041638 -0.163728 1.190657 0.958975 -1.411451 0.846179 1.280335 2.058160 0.786031 1.601518 3.881922 0.825149 1.089964 -2.431915 0.542894 -2.856776 3.909265 0.408276 -0.423901
wb_dma_ch_sel/assign_109_valid 0.541705 0.013588 0.116957 -2.810049 0.389165 -0.594170 -2.221582 -2.580608 0.670027 2.718864 1.361995 0.805446 -0.348425 2.427487 0.467209 0.914768 -1.830364 3.019384 1.076447 0.620508
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 -1.831713 -0.493502 1.587499 -2.475548 -3.347211 -2.702680 -1.825980 -1.760757 1.126426 4.318243 -0.173309 0.397105 0.282573 1.048922 -0.202558 -4.388649 -0.988208 -1.624015 3.190455 0.383879
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.636956 -0.838440 -0.245840 -3.735390 -1.016736 -3.048977 0.421702 -1.624092 1.420345 1.888490 1.545303 -1.067876 0.678746 -1.500864 1.574124 -2.127604 0.140080 -0.463565 2.919353 2.335681
wb_dma_de/assign_75_mast1_dout 2.698147 1.020919 -1.462313 -0.189863 0.124172 -0.126418 -0.614517 0.422557 1.709692 0.231787 0.499036 -2.280570 -0.978116 -3.779275 1.229439 4.297250 -0.529745 -0.860047 0.775311 -2.267113
wb_dma/constraint_csr -1.497613 2.878977 -1.905061 -1.894045 0.030133 0.845521 -2.231146 0.377230 -0.967070 0.090572 0.088950 -0.563298 -1.110940 1.110983 0.734555 0.153888 -1.199767 0.713634 2.041049 -1.894542
wb_dma_ch_rf/always_5/if_1 0.161877 -0.464812 -2.621351 1.762001 -0.081406 -0.510315 -0.266421 3.359579 1.688367 0.073826 1.129158 0.214602 0.295223 -1.020312 -1.977671 -0.219551 -0.839948 0.268942 2.106623 -2.483870
wb_dma_ch_pri_enc/wire_pri21_out 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_sel/assign_157_req_p0 1.323320 0.299300 0.481189 -3.169811 -0.197342 -1.317229 -2.295178 -3.059207 0.871702 3.345337 1.479361 0.357515 -0.090351 1.175834 0.209294 -0.975483 -0.841935 2.027323 1.650903 2.430569
wb_dma_wb_mast/assign_1/expr_1 3.822742 1.068789 1.921524 -3.104797 0.041905 -0.338792 1.885475 0.422576 3.598345 -1.305953 0.026963 -0.971826 -0.443049 -6.926323 0.664473 3.136109 0.906193 -2.829203 2.213126 0.529870
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.307460 -1.420660 0.229164 -4.887134 -0.319204 -3.127169 0.057159 -1.843677 1.693601 2.526049 0.809071 0.625600 0.431941 1.870239 2.622558 -0.218790 -1.588569 1.691347 2.872198 0.125345
wb_dma_de/reg_mast1_adr 0.501461 -2.100506 0.379397 -4.850869 -4.310166 -2.117131 3.498466 -1.464814 0.793367 -2.758798 1.816951 2.034550 1.407102 0.992363 0.248931 3.081864 2.627076 -0.603061 2.606004 -0.976248
wb_dma_ch_pri_enc/wire_pri17_out 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_sel/assign_141_req_p0/expr_1 1.323320 0.299300 0.481189 -3.169811 -0.197342 -1.317229 -2.295178 -3.059207 0.871702 3.345337 1.479361 0.357515 -0.090351 1.175834 0.209294 -0.975483 -0.841935 2.027323 1.650903 2.430569
wb_dma_ch_sel/input_ch2_csr 2.865837 1.629565 0.057764 -2.588918 2.457495 1.076410 -2.507627 -1.564714 0.639165 3.152015 -0.969636 1.608042 1.488518 0.237811 3.210449 4.613352 0.671103 2.286533 -2.082556 2.055799
wb_dma_ch_rf/assign_13_ch_txsz_we 2.691257 2.632064 -1.983269 0.750799 1.195537 2.243279 -3.236156 -1.550290 -0.789881 -0.318884 2.857385 -1.682351 -1.225826 -0.979805 -2.098892 0.689615 -1.561294 3.523382 -0.510785 0.667549
wb_dma_ch_sel/assign_130_req_p0 3.332501 -0.008955 -1.615055 -5.096017 1.791949 -0.968682 -0.135353 -2.297567 -0.029020 0.082937 1.730130 -2.422657 -0.751743 -1.810292 3.656981 -1.420033 -3.072817 0.031297 1.247436 1.605504
wb_dma_ch_arb/always_1/if_1/stmt_2 3.578083 -4.996058 2.130759 -0.273561 0.431650 -1.327063 2.620405 -2.143839 1.170976 -0.965951 2.351738 1.203728 1.384239 -1.507908 -0.988327 -1.055864 -1.777239 1.924028 -2.163798 2.652472
wb_dma_ch_sel/assign_106_valid 0.541705 0.013588 0.116957 -2.810049 0.389165 -0.594170 -2.221582 -2.580608 0.670027 2.718864 1.361995 0.805446 -0.348425 2.427487 0.467209 0.914768 -1.830364 3.019384 1.076447 0.620508
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 -1.497613 2.878977 -1.905061 -1.894045 0.030133 0.845521 -2.231146 0.377230 -0.967070 0.090572 0.088950 -0.563298 -1.110940 1.110983 0.734555 0.153888 -1.199767 0.713634 2.041049 -1.894542
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 1.809429 -0.757765 -0.992951 -1.477706 0.524035 -0.242432 -0.165541 -0.728908 1.418345 -0.526941 2.537289 0.685682 -1.980061 0.627002 -1.531892 0.376936 -4.010279 2.141852 2.340070 -1.149769
wb_dma_ch_rf/always_10/if_1/if_1/block_1 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_ch_rf/always_11/if_1/if_1 0.758849 -0.606058 0.920270 -4.657095 0.699616 -1.110327 1.906162 -2.418733 1.079008 -2.177073 0.901796 0.189861 -2.062212 -0.980526 1.380510 -1.506635 -4.237911 0.202819 1.489088 0.270007
wb_dma_wb_if/wire_slv_adr -2.368478 0.917081 7.052151 -0.812839 -2.945231 -2.367103 -0.902553 -0.806151 1.216359 4.542883 -4.287422 1.675198 1.771001 -4.481050 1.574593 0.279419 -0.092542 -2.864882 0.932313 -1.234107
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 -2.308141 0.187699 -1.189547 -2.571740 1.054643 -1.284075 0.415991 0.669555 2.442040 1.771976 0.137201 -1.946424 0.588309 0.018117 3.025008 2.171331 -0.518735 -0.023894 2.889988 -2.243970
wb_dma_ch_sel/input_ch1_csr 2.865837 1.629565 0.057764 -2.588918 2.457495 1.076410 -2.507627 -1.564714 0.639165 3.152015 -0.969636 1.608042 1.488518 0.237811 3.210449 4.613352 0.671103 2.286533 -2.082556 2.055799
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma/wire_pt1_sel_i 4.038671 -0.901276 -1.270578 -1.430189 -0.667155 -1.320572 0.839214 0.527521 2.162845 -0.080031 1.316267 -2.267564 0.614371 -4.791205 2.171557 4.703456 -0.259132 -0.491461 0.666423 -1.592900
wb_dma_ch_sel/always_47/case_1/stmt_1 -1.196843 1.176785 -0.241027 -2.692037 -0.587208 0.444531 0.762358 0.717997 0.554375 -2.704836 1.929305 1.132675 1.229021 -0.114181 -1.168129 1.240297 1.426860 2.563177 2.963912 -0.675100
wb_dma/wire_pt1_sel_o -0.362399 0.217890 0.373179 -0.802512 1.950803 0.505223 2.118672 1.391550 -0.505305 -3.049783 -0.598068 1.867313 -1.351508 -1.655434 0.202954 0.851524 -2.249574 -1.376402 1.432400 -3.095796
wb_dma_ch_sel/assign_127_req_p0/expr_1 1.872402 -1.133902 -0.865653 -4.170866 0.933185 -1.419970 0.153687 -2.412402 1.440354 -0.185060 2.876265 -0.713833 -1.174452 -0.258770 0.915403 -0.847533 -3.773680 2.277696 2.163814 0.570096
wb_dma_ch_pri_enc/inst_u16 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 1.127319 0.492072 -0.520944 0.028385 -0.722157 -0.265657 -0.345047 -0.111700 0.871156 -0.745363 2.955819 -1.980803 -0.398501 -2.352749 -2.903185 -3.728209 -0.206283 0.322726 3.134340 1.345579
wb_dma_ch_sel/always_48/case_1 3.578083 -4.996058 2.130759 -0.273561 0.431650 -1.327063 2.620405 -2.143839 1.170976 -0.965951 2.351738 1.203728 1.384239 -1.507908 -0.988327 -1.055864 -1.777239 1.924028 -2.163798 2.652472
wb_dma_ch_sel/input_ch7_csr 2.374916 -1.360402 0.577775 -1.239900 2.181862 0.280484 -0.044504 -2.062496 0.242723 0.865970 0.846923 0.485299 1.441741 0.414810 1.484761 1.983245 0.136587 2.723345 -2.525316 2.560829
assert_wb_dma_rf/input_ch0_txsz -0.025065 1.829125 -1.042454 0.550011 -1.408687 -0.848356 -2.287852 1.306078 1.834692 1.782740 0.537856 0.428365 0.145891 -3.798432 -1.473543 -1.890821 -1.265230 -0.618325 2.464026 -1.208775
assert_wb_dma_rf -1.304401 1.966691 0.164832 -0.240943 -2.179284 -0.631340 -2.252607 1.725870 0.807385 0.420205 0.031641 2.719443 0.825656 -3.061064 -2.101168 -2.254929 -0.404277 0.580613 2.541159 -1.091575
wb_dma_ch_rf/reg_ch_am0_r -2.308141 0.187699 -1.189547 -2.571740 1.054643 -1.284075 0.415991 0.669555 2.442040 1.771976 0.137201 -1.946424 0.588309 0.018117 3.025008 2.171331 -0.518735 -0.023894 2.889988 -2.243970
wb_dma_ch_rf/always_4/if_1 -1.948707 -0.217550 -1.772989 2.114402 1.094324 -0.964688 0.185364 4.656082 1.457941 0.787692 0.037854 -1.053853 0.176069 0.006587 -1.318365 0.110091 -0.187790 0.203308 3.789965 -3.787629
wb_dma_de/always_4/if_1/if_1/stmt_1 1.409923 1.109187 -0.520066 -2.444882 1.251319 0.591900 -2.771034 -2.450022 0.363253 1.309371 1.906250 -0.080886 -1.922689 1.275025 -0.294847 0.493080 -3.549925 3.021938 1.266277 -0.090432
wb_dma_de/always_14/stmt_1/expr_1 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_de/wire_use_ed -1.504138 -4.248381 1.653842 0.467067 3.900479 -0.829365 -1.344606 -1.434980 3.605054 3.826054 -0.090085 -4.170251 -0.279331 0.031587 4.490862 4.439173 -3.202675 1.931491 -1.485952 -3.540079
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -4.220787 0.442110 1.102740 -1.294627 -2.031035 0.065809 1.241134 -0.567896 -0.008053 -0.780668 0.402922 -1.423540 -1.144340 3.306114 -0.978749 -1.466984 -0.333132 -1.350699 3.638849 -1.989248
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.307460 -1.420660 0.229164 -4.887134 -0.319204 -3.127169 0.057159 -1.843677 1.693601 2.526049 0.809071 0.625600 0.431941 1.870239 2.622558 -0.218790 -1.588569 1.691347 2.872198 0.125345
wb_dma_ch_sel/always_7/stmt_1/expr_1 4.341893 0.552969 -1.392795 1.043006 0.854411 0.505989 -1.237611 0.118221 1.232397 0.568102 1.535797 0.928554 -1.817924 -1.216751 -1.963188 3.032625 -1.794957 1.255889 0.631109 -0.540724
wb_dma_ch_sel/input_nd_i 1.872402 -1.133902 -0.865653 -4.170866 0.933185 -1.419970 0.153687 -2.412402 1.440354 -0.185060 2.876265 -0.713833 -1.174452 -0.258770 0.915403 -0.847533 -3.773680 2.277696 2.163814 0.570096
assert_wb_dma_ch_sel/input_req_i 1.809429 -0.757765 -0.992951 -1.477706 0.524035 -0.242432 -0.165541 -0.728908 1.418345 -0.526941 2.537289 0.685682 -1.980061 0.627002 -1.531892 0.376936 -4.010279 2.141852 2.340070 -1.149769
wb_dma_ch_rf/reg_ch_rl -1.817947 2.146203 -1.416559 -2.072053 -1.661630 -0.528226 -3.159441 0.198815 -0.489846 3.462547 -0.139185 1.923473 0.326858 3.907359 0.058632 0.758196 0.684787 1.388172 2.952241 -0.857696
wb_dma_de/reg_paused -0.965236 2.518476 0.598368 -1.183112 -0.212584 -0.080687 0.131045 0.187505 0.725421 0.234724 -0.288021 -0.577595 -2.295813 0.992534 -0.711066 1.696883 1.514423 -1.502367 4.327311 -0.923128
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 2.421581 1.516011 0.840306 -1.734605 1.255469 1.421432 -1.171409 -2.428265 0.004341 -0.769180 0.214409 0.971091 -3.001009 -0.228396 -0.404131 1.460592 -3.758689 0.976021 -0.528089 -0.211931
wb_dma_wb_if/wire_mast_drdy 2.060017 1.556459 -0.746770 -0.808615 5.842445 -0.497048 3.379964 -0.874914 5.188429 0.778057 -0.068252 1.339116 -2.327920 1.531140 -0.076571 3.075037 0.600774 0.628516 0.994606 4.163194
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 1.114823 -2.217862 -0.693413 -1.267509 -1.286114 -1.920178 -0.181742 -0.834160 1.865283 2.508216 2.344689 1.897564 0.208650 3.163388 -1.529781 0.629603 -0.823442 2.090410 2.750541 0.363298
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 4.341893 0.552969 -1.392795 1.043006 0.854411 0.505989 -1.237611 0.118221 1.232397 0.568102 1.535797 0.928554 -1.817924 -1.216751 -1.963188 3.032625 -1.794957 1.255889 0.631109 -0.540724
wb_dma_ch_sel/assign_100_valid/expr_1 -0.612622 -0.897960 0.704123 -2.401800 0.411772 -1.570717 -0.896147 -2.252784 0.960510 2.463504 2.437276 -0.019670 3.223685 0.941137 0.010831 -2.187578 2.021639 4.175683 0.734628 4.249158
wb_dma_wb_if/inst_u1 1.025210 -1.324692 4.004859 0.922148 -1.277167 -0.626006 2.389881 -1.096138 1.200290 -1.298664 -0.157214 0.504471 2.650901 -4.177265 -1.822908 -2.243674 0.494923 -0.010586 -1.175005 1.953729
wb_dma_wb_if/inst_u0 6.044087 -0.970887 0.650855 0.596729 -0.272302 -1.035608 0.964013 -1.787381 3.782073 2.496631 -0.371257 0.319001 -2.551994 -0.635516 -0.400382 3.476341 1.009959 -2.586553 -0.929627 3.648494
wb_dma_ch_sel -0.295807 -0.449665 2.095809 -2.268270 1.201056 1.277377 0.035837 -4.051666 -1.132251 0.275402 0.197157 -0.624706 0.521531 3.083779 1.612184 0.641522 -0.184143 1.890481 -2.578959 2.370221
wb_dma_rf/input_de_csr_we 5.017954 -2.790282 -1.328492 0.336078 2.046782 -0.130429 -0.618928 -1.532523 1.979357 2.084184 1.155743 -2.144192 -1.445059 -0.577334 2.191377 5.092466 -2.519936 -0.099057 -1.527506 -1.470524
wb_dma_rf/wire_ch0_adr0 -3.918764 -0.509945 0.758340 -2.716983 -0.141015 -2.508550 -0.830675 0.678111 2.511730 4.165604 -0.770728 0.150301 2.267775 1.407886 3.182225 2.455579 1.019579 1.626524 3.169425 -1.811836
wb_dma_rf/wire_ch0_adr1 0.867796 2.023284 -1.284135 -0.456748 -0.937886 -1.009950 -2.571120 0.807753 1.141701 1.580172 1.533726 -0.141090 0.288685 -3.906977 -1.900169 -3.435613 0.121916 -0.164883 3.151752 0.849550
wb_dma_de/always_9/stmt_1/expr_1 1.917978 3.144774 -3.962785 -3.703151 0.144936 0.687888 -1.803891 -1.432304 -1.534525 -1.321315 1.541369 -2.424428 -1.665699 -0.574230 2.349638 1.695222 -0.930470 0.517150 0.987792 -0.807113
wb_dma_ch_sel/always_42/case_1/cond 0.529903 -1.031617 0.481646 0.118418 -0.497908 1.557018 -0.415652 -1.044475 -0.775569 0.768193 -0.520673 3.569733 -0.952304 5.594832 -1.045200 3.690616 -2.211883 1.207907 -1.264800 -1.963661
wb_dma_wb_slv/input_wb_cyc_i 6.328446 -0.378897 -1.377214 -2.570016 -3.708445 -3.098207 2.294334 -1.008942 -1.446537 0.667784 -0.188547 0.919750 1.046751 -3.178114 2.556611 1.421641 0.842633 -4.481254 2.093756 0.427867
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 0.840580 -3.041638 -0.163728 1.190657 0.958975 -1.411451 0.846179 1.280335 2.058160 0.786031 1.601518 3.881922 0.825149 1.089964 -2.431915 0.542894 -2.856776 3.909265 0.408276 -0.423901
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 1.151812 -3.241152 1.032852 3.240078 1.001963 1.743001 -0.164735 -0.472262 1.771751 -0.266963 2.672292 -1.794119 -1.924495 1.445137 -3.292360 0.781414 -2.978288 1.090977 0.378955 -2.134575
wb_dma_de/reg_tsz_cnt 2.247968 3.317997 0.431729 0.331510 1.385041 2.396108 -1.786475 -1.793001 -0.429245 -1.518013 0.951752 -0.475447 -2.332500 -2.321945 -2.107222 -0.031375 -2.551586 1.693876 -0.828086 0.840982
wb_dma_ch_sel/reg_ndr 1.872402 -1.133902 -0.865653 -4.170866 0.933185 -1.419970 0.153687 -2.412402 1.440354 -0.185060 2.876265 -0.713833 -1.174452 -0.258770 0.915403 -0.847533 -3.773680 2.277696 2.163814 0.570096
wb_dma_de/assign_83_wr_ack/expr_1 2.421581 1.516011 0.840306 -1.734605 1.255469 1.421432 -1.171409 -2.428265 0.004341 -0.769180 0.214409 0.971091 -3.001009 -0.228396 -0.404131 1.460592 -3.758689 0.976021 -0.528089 -0.211931
wb_dma_de/reg_de_txsz_we 3.355542 2.480716 -2.540861 -0.854408 0.122671 0.698004 -2.906838 -1.046647 -0.595448 1.285371 0.907733 -1.899327 -2.300674 -1.182025 0.686347 1.774558 -2.057539 -0.263555 0.820079 -1.010902
wb_dma_ch_rf/reg_pointer_sr 0.161877 -0.464812 -2.621351 1.762001 -0.081406 -0.510315 -0.266421 3.359579 1.688367 0.073826 1.129158 0.214602 0.295223 -1.020312 -1.977671 -0.219551 -0.839948 0.268942 2.106623 -2.483870
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 1.809429 -0.757765 -0.992951 -1.477706 0.524035 -0.242432 -0.165541 -0.728908 1.418345 -0.526941 2.537289 0.685682 -1.980061 0.627002 -1.531892 0.376936 -4.010279 2.141852 2.340070 -1.149769
wb_dma_rf/input_de_adr1_we 0.707760 1.142265 -1.207592 -1.566146 -1.161942 -1.478583 -0.590569 0.428544 0.960991 0.894016 1.566904 -1.115863 -0.142559 -1.552035 -0.863359 -2.548973 0.667355 -0.682434 4.092606 1.016273
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 -2.007219 -0.176232 1.674875 -3.224090 2.698093 -0.247324 1.000985 -2.216938 0.702815 -2.905797 0.006528 -1.554721 0.687696 -4.066040 3.714378 2.137468 -2.981622 3.642808 -2.901048 -1.422984
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_sel/always_43/case_1/cond 2.247968 3.317997 0.431729 0.331510 1.385041 2.396108 -1.786475 -1.793001 -0.429245 -1.518013 0.951752 -0.475447 -2.332500 -2.321945 -2.107222 -0.031375 -2.551586 1.693876 -0.828086 0.840982
wb_dma_ch_rf/reg_ch_adr0_r -3.691990 -2.968422 -0.003372 -0.788602 -0.239270 -2.812939 0.429533 1.067384 1.753526 3.175429 0.108630 1.047916 2.368432 3.107331 1.457861 0.503399 0.196092 2.178243 1.789745 -1.362399
wb_dma_ch_pri_enc/input_valid -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_ch_pri_enc/reg_pri_out1 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 1.242959 0.421240 -2.144235 1.333113 0.804277 -0.251293 0.882009 1.138145 3.493211 1.300462 2.449967 -2.185126 -0.282091 0.598232 -1.719185 2.801774 2.640240 0.049359 3.807158 0.348435
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 -0.926136 -0.971745 0.513389 -1.412972 -1.553637 -2.419146 -0.336757 0.076805 1.706481 3.211273 0.130175 1.702053 0.546022 1.902658 -0.105184 0.257141 0.238382 0.368553 3.103299 -0.303505
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 -0.049917 -2.133070 0.608808 1.863578 -0.521094 1.297956 1.311016 1.332477 1.697349 -0.347479 0.909364 -0.547104 -0.245883 2.233461 -1.467831 3.546991 -0.475714 -0.427266 1.912590 -3.497518
wb_dma_ch_arb/always_2/block_1/case_1/if_2 0.187767 -2.491301 1.829290 1.123811 0.869036 -0.643139 2.244245 0.664771 1.513360 -1.956444 1.029457 3.215277 -0.113026 -1.146182 -2.980233 -2.138477 -4.167436 2.533100 -0.179535 -0.047427
wb_dma_ch_sel/input_req_i 3.111559 -0.042838 0.911262 2.202124 -1.803679 0.590621 -2.027892 -0.141467 1.179920 2.942952 0.746876 2.618179 0.251335 1.182615 -3.384324 4.004212 1.056799 1.175157 0.776987 -0.394733
wb_dma_rf/assign_4_dma_abort/expr_1 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_rf/always_1/case_1/stmt_8 -3.221652 -0.685119 0.599981 -0.254855 0.674584 -1.073969 -1.265883 1.132814 -0.286611 -0.772131 -0.472994 -0.420387 -0.735809 0.812594 1.235509 0.159770 -0.433503 2.720758 1.367586 -2.324876
wb_dma_ch_rf/wire_ptr_inv 1.822746 -1.870588 -1.283372 0.173024 0.925222 0.439337 0.914137 -0.296429 0.991143 -2.484861 3.626048 -1.057814 -1.084655 -0.731054 -2.146962 -0.830471 -3.543995 2.418180 1.016456 -0.804078
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond 0.231536 1.603598 3.292484 -2.216958 0.183539 -1.440497 -0.448442 -0.817517 1.783193 1.762523 -2.555740 1.070995 -1.754529 -3.520262 1.612416 0.117904 -2.628777 -1.830718 1.501531 -0.654995
wb_dma_ch_sel/assign_138_req_p0 1.323320 0.299300 0.481189 -3.169811 -0.197342 -1.317229 -2.295178 -3.059207 0.871702 3.345337 1.479361 0.357515 -0.090351 1.175834 0.209294 -0.975483 -0.841935 2.027323 1.650903 2.430569
wb_dma_rf/always_1/case_1/stmt_1 -0.965236 2.518476 0.598368 -1.183112 -0.212584 -0.080687 0.131045 0.187505 0.725421 0.234724 -0.288021 -0.577595 -2.295813 0.992534 -0.711066 1.696883 1.514423 -1.502367 4.327311 -0.923128
wb_dma_rf/always_1/case_1/stmt_6 -2.984144 -0.876731 -0.895667 -2.204062 -3.143388 -2.979717 1.192674 1.155714 1.104849 0.912364 -0.396605 -1.692227 1.003311 -0.230108 2.230548 -3.105820 -1.680646 -3.083444 4.015245 -3.240684
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.636956 -0.838440 -0.245840 -3.735390 -1.016736 -3.048977 0.421702 -1.624092 1.420345 1.888490 1.545303 -1.067876 0.678746 -1.500864 1.574124 -2.127604 0.140080 -0.463565 2.919353 2.335681
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 1.809429 -0.757765 -0.992951 -1.477706 0.524035 -0.242432 -0.165541 -0.728908 1.418345 -0.526941 2.537289 0.685682 -1.980061 0.627002 -1.531892 0.376936 -4.010279 2.141852 2.340070 -1.149769
wb_dma_ch_sel/always_43/case_1 2.247968 3.317997 0.431729 0.331510 1.385041 2.396108 -1.786475 -1.793001 -0.429245 -1.518013 0.951752 -0.475447 -2.332500 -2.321945 -2.107222 -0.031375 -2.551586 1.693876 -0.828086 0.840982
wb_dma_ch_sel/assign_9_pri2 2.556584 -1.001291 0.444622 0.263030 0.373498 -0.307815 -0.832578 -0.548136 2.102967 1.350392 1.698737 1.902802 -1.574215 0.380513 -2.479660 1.649813 -3.066573 2.044031 1.651626 -0.755415
wb_dma_pri_enc_sub/always_1/case_1 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_rf/always_2/if_1 -1.170558 -1.154994 4.515386 -0.203825 1.774035 -0.085052 -1.909210 -2.435410 0.552726 3.371472 -2.378682 1.917135 -3.393429 3.650798 -0.422557 0.230875 -1.333539 -1.385206 0.158820 -0.594269
wb_dma/wire_dma_abort 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 3.539733 2.091738 0.042913 0.901792 -1.563048 -0.532479 -2.223126 0.212889 1.410464 2.997329 0.338853 3.522754 -0.080944 -0.779547 -2.969838 3.658576 1.550514 1.338453 1.614391 0.838127
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.840580 -3.041638 -0.163728 1.190657 0.958975 -1.411451 0.846179 1.280335 2.058160 0.786031 1.601518 3.881922 0.825149 1.089964 -2.431915 0.542894 -2.856776 3.909265 0.408276 -0.423901
wb_dma_wb_if/input_wb_stb_i 0.313679 1.082923 0.623865 -2.803840 -1.748685 -2.896079 -1.656840 -1.014475 1.628685 4.202466 -0.094164 0.122384 -0.040812 -0.768309 0.733347 -1.443727 0.492237 -0.910401 3.953867 1.298108
wb_dma_rf/input_de_txsz 2.698659 1.727813 -3.698436 -2.848783 1.077556 0.963898 -1.632560 -1.703393 -1.069338 -0.945570 2.113060 -2.068129 -1.830485 0.399289 1.654282 1.650342 -1.873084 1.290637 0.322840 -0.316998
wb_dma_ch_pri_enc/wire_pri3_out 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_sel/wire_gnt_p1 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_ch_sel/wire_gnt_p0 4.521566 -5.686277 -0.018737 -0.400045 -0.484330 -1.458678 1.256550 -2.040715 0.402775 -0.423836 4.177405 -0.288952 2.289604 -1.121550 -0.641611 0.002971 -0.957488 3.002600 -1.735183 1.830025
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.636956 -0.838440 -0.245840 -3.735390 -1.016736 -3.048977 0.421702 -1.624092 1.420345 1.888490 1.545303 -1.067876 0.678746 -1.500864 1.574124 -2.127604 0.140080 -0.463565 2.919353 2.335681
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 1.809429 -0.757765 -0.992951 -1.477706 0.524035 -0.242432 -0.165541 -0.728908 1.418345 -0.526941 2.537289 0.685682 -1.980061 0.627002 -1.531892 0.376936 -4.010279 2.141852 2.340070 -1.149769
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -0.965236 2.518476 0.598368 -1.183112 -0.212584 -0.080687 0.131045 0.187505 0.725421 0.234724 -0.288021 -0.577595 -2.295813 0.992534 -0.711066 1.696883 1.514423 -1.502367 4.327311 -0.923128
wb_dma/input_wb0_err_i 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_ch_sel/always_44/case_1/stmt_4 -1.705326 -4.115955 -0.981643 -0.332646 -0.964062 -2.212634 3.079335 1.396667 1.394371 -1.054537 1.627108 1.059085 0.952179 2.223047 -0.542800 -0.373767 -1.270487 0.979795 1.832588 -1.955649
wb_dma_ch_sel/always_44/case_1/stmt_1 -0.699096 -1.241684 2.412847 -0.737544 -2.029085 -1.985653 -0.905414 1.393090 0.873959 2.417859 -0.209603 1.774758 1.839413 0.223987 0.294335 1.914583 2.168485 1.372789 3.171468 -1.277491
wb_dma_wb_mast/wire_wb_data_o 2.698147 1.020919 -1.462313 -0.189863 0.124172 -0.126418 -0.614517 0.422557 1.709692 0.231787 0.499036 -2.280570 -0.978116 -3.779275 1.229439 4.297250 -0.529745 -0.860047 0.775311 -2.267113
wb_dma_de/always_6/if_1/if_1/stmt_1 0.915662 2.144862 -1.473993 -2.856211 1.147355 1.999430 -0.091057 -1.955875 -0.956698 -4.063697 1.497545 -2.870316 -2.457102 -1.695657 1.087690 -0.384843 -3.616490 0.827172 -0.575268 -0.713504
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 1.809429 -0.757765 -0.992951 -1.477706 0.524035 -0.242432 -0.165541 -0.728908 1.418345 -0.526941 2.537289 0.685682 -1.980061 0.627002 -1.531892 0.376936 -4.010279 2.141852 2.340070 -1.149769
wb_dma_ch_sel/always_38/case_1/cond 0.924216 2.454874 1.490577 -3.416910 -0.060108 0.812314 -2.471015 -3.166829 -0.238014 0.696791 0.521281 2.727419 0.151950 0.633726 -0.787638 0.198234 -0.196874 3.163638 -0.342852 2.621946
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 3.564020 2.694777 -0.465583 1.682262 -0.079886 1.063527 -2.211539 0.585960 1.305555 1.080232 1.130402 1.691930 -0.922522 -1.789041 -3.547236 2.988705 0.628214 1.523760 1.502667 0.304908
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 2.698659 1.727813 -3.698436 -2.848783 1.077556 0.963898 -1.632560 -1.703393 -1.069338 -0.945570 2.113060 -2.068129 -1.830485 0.399289 1.654282 1.650342 -1.873084 1.290637 0.322840 -0.316998
wb_dma_de/assign_4_use_ed -1.504138 -4.248381 1.653842 0.467067 3.900479 -0.829365 -1.344606 -1.434980 3.605054 3.826054 -0.090085 -4.170251 -0.279331 0.031587 4.490862 4.439173 -3.202675 1.931491 -1.485952 -3.540079
assert_wb_dma_wb_if/assert_a_wb_stb 0.299164 -0.936154 -1.250841 -0.078967 1.239531 -0.416372 2.275413 2.070894 -0.255694 -2.287817 0.863388 0.718061 -0.720562 -1.206722 0.116243 1.002014 -1.149305 -1.152685 2.667131 -2.944127
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 0.579081 1.251889 -1.681795 -3.930579 0.880945 0.298749 -1.762514 -2.406700 -0.348469 -0.199363 2.153137 -1.183543 -1.671535 1.269636 1.023351 -0.465605 -3.186549 2.372077 1.643811 -0.140615
wb_dma_ch_sel/assign_132_req_p0 2.812588 -2.098553 -1.003527 -1.371872 0.506129 -1.629145 -1.063082 -2.553007 -0.183743 2.600740 2.652145 -1.044129 0.472520 0.671437 0.177539 -4.489748 -2.358616 1.672125 -0.004694 3.791857
wb_dma_ch_rf/always_25/if_1 -2.320368 1.648937 -0.155526 -2.206162 -1.780435 0.401198 -0.609609 1.724375 -0.204174 -3.031136 1.131014 2.624222 1.627537 -1.376477 -1.772384 -0.806263 0.892066 2.487627 2.599722 -1.436067
wb_dma_de/wire_rd_ack 2.421581 1.516011 0.840306 -1.734605 1.255469 1.421432 -1.171409 -2.428265 0.004341 -0.769180 0.214409 0.971091 -3.001009 -0.228396 -0.404131 1.460592 -3.758689 0.976021 -0.528089 -0.211931
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.307460 -1.420660 0.229164 -4.887134 -0.319204 -3.127169 0.057159 -1.843677 1.693601 2.526049 0.809071 0.625600 0.431941 1.870239 2.622558 -0.218790 -1.588569 1.691347 2.872198 0.125345
wb_dma/wire_slv0_adr -2.698822 1.637397 6.109037 -0.551760 -2.723284 -1.388130 -2.486812 -0.881809 -0.387500 4.629375 -3.592837 0.314757 2.037811 -4.615447 1.702361 -0.125345 -0.912347 -2.004822 0.411088 -2.252488
wb_dma_rf/input_dma_busy -3.747786 0.826121 -1.896325 -1.707326 -2.400131 1.255533 -0.843179 -0.824743 -1.553151 -0.807205 1.040291 -2.092845 -0.225885 3.488207 0.372781 -2.854406 -3.431655 -0.044326 1.104391 -2.817987
wb_dma_ch_sel/assign_96_valid/expr_1 -0.038829 -1.162422 4.187274 -3.498241 2.151891 3.561888 -2.563495 -1.773142 4.799774 3.571016 0.176387 0.450534 2.552631 2.711488 1.374132 0.027268 0.750864 0.464953 1.118338 2.463194
wb_dma_ch_sel/always_4/stmt_1 0.924216 2.454874 1.490577 -3.416910 -0.060108 0.812314 -2.471015 -3.166829 -0.238014 0.696791 0.521281 2.727419 0.151950 0.633726 -0.787638 0.198234 -0.196874 3.163638 -0.342852 2.621946
wb_dma_rf/wire_pointer2_s 0.161877 -0.464812 -2.621351 1.762001 -0.081406 -0.510315 -0.266421 3.359579 1.688367 0.073826 1.129158 0.214602 0.295223 -1.020312 -1.977671 -0.219551 -0.839948 0.268942 2.106623 -2.483870
wb_dma_de/reg_chunk_dec 0.151082 1.681864 1.701457 -3.018991 0.845298 0.861749 -1.339978 -2.660438 0.153326 -0.313112 0.052703 1.075349 -2.699704 0.625432 -0.173381 -0.236534 -4.122291 1.347936 0.845601 -0.352461
wb_dma_de/reg_chunk_cnt_is_0_r 1.409923 1.109187 -0.520066 -2.444882 1.251319 0.591900 -2.771034 -2.450022 0.363253 1.309371 1.906250 -0.080886 -1.922689 1.275025 -0.294847 0.493080 -3.549925 3.021938 1.266277 -0.090432
wb_dma_ch_sel/assign_158_req_p1/expr_1 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma/wire_wb0_cyc_o -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 0.840580 -3.041638 -0.163728 1.190657 0.958975 -1.411451 0.846179 1.280335 2.058160 0.786031 1.601518 3.881922 0.825149 1.089964 -2.431915 0.542894 -2.856776 3.909265 0.408276 -0.423901
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond 1.703700 -4.404649 2.898811 0.732565 -1.629731 -0.033870 4.178502 -2.728819 1.899093 -1.283513 2.028433 -0.721263 1.808230 0.858699 -0.782130 2.035106 -0.326817 1.550233 -2.418320 2.215416
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 3.223196 -4.969834 1.057224 1.016408 1.377162 -0.917680 1.249098 -2.348370 -1.127972 2.126213 1.369192 0.912892 0.827771 2.483516 0.830015 -0.125728 -4.637832 2.588272 -3.593552 1.179057
wb_dma_ch_rf/always_23/if_1/block_1/if_1 1.127319 0.492072 -0.520944 0.028385 -0.722157 -0.265657 -0.345047 -0.111700 0.871156 -0.745363 2.955819 -1.980803 -0.398501 -2.352749 -2.903185 -3.728209 -0.206283 0.322726 3.134340 1.345579
wb_dma_ch_rf/reg_ch_adr1_r 1.127319 0.492072 -0.520944 0.028385 -0.722157 -0.265657 -0.345047 -0.111700 0.871156 -0.745363 2.955819 -1.980803 -0.398501 -2.352749 -2.903185 -3.728209 -0.206283 0.322726 3.134340 1.345579
wb_dma/input_wb0_cyc_i 4.810019 0.058554 -0.957690 -1.718950 -6.622313 -2.696809 0.442345 -1.039391 2.104589 1.841555 -0.823856 -2.756296 -0.230990 -2.035702 2.477451 2.667337 -0.295201 -2.902201 0.419089 0.553292
wb_dma_ch_sel/always_8/stmt_1 1.099951 -2.484661 0.600361 2.719160 0.333095 0.724313 -0.502561 0.422103 1.729910 1.635677 0.905425 1.131936 -1.425069 2.946330 -2.594337 2.518228 -1.863730 0.729354 0.630530 -2.143974
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 3.441335 -1.526563 -0.827407 2.175509 0.693008 1.100986 -0.393798 0.366245 1.322925 0.745595 1.484336 0.884606 -0.922623 1.264887 -2.003978 4.075663 -1.386096 1.187972 -0.051596 -1.555430
wb_dma_wb_slv 1.025210 -1.324692 4.004859 0.922148 -1.277167 -0.626006 2.389881 -1.096138 1.200290 -1.298664 -0.157214 0.504471 2.650901 -4.177265 -1.822908 -2.243674 0.494923 -0.010586 -1.175005 1.953729
wb_dma_de/inst_u0 -2.699897 -1.437772 -0.974211 -2.529401 0.193292 -0.420691 2.696129 2.021306 2.137889 -1.956339 1.963471 1.491813 3.460248 0.544546 0.359943 2.198622 0.845070 3.002393 2.253276 -1.662036
wb_dma_de/inst_u1 0.480026 0.339104 -0.320527 -2.943325 -0.149812 0.339048 1.794305 0.947975 0.879571 -4.304314 2.667932 -1.859771 1.556201 -4.368606 0.507852 0.752805 0.100959 1.640110 2.389680 -1.091388
wb_dma_pri_enc_sub/input_pri_in 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 3.355542 2.480716 -2.540861 -0.854408 0.122671 0.698004 -2.906838 -1.046647 -0.595448 1.285371 0.907733 -1.899327 -2.300674 -1.182025 0.686347 1.774558 -2.057539 -0.263555 0.820079 -1.010902
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 0.840580 -3.041638 -0.163728 1.190657 0.958975 -1.411451 0.846179 1.280335 2.058160 0.786031 1.601518 3.881922 0.825149 1.089964 -2.431915 0.542894 -2.856776 3.909265 0.408276 -0.423901
wb_dma_ch_sel/assign_146_req_p0/expr_1 1.323320 0.299300 0.481189 -3.169811 -0.197342 -1.317229 -2.295178 -3.059207 0.871702 3.345337 1.479361 0.357515 -0.090351 1.175834 0.209294 -0.975483 -0.841935 2.027323 1.650903 2.430569
wb_dma_ch_sel/assign_101_valid/expr_1 -0.612622 -0.897960 0.704123 -2.401800 0.411772 -1.570717 -0.896147 -2.252784 0.960510 2.463504 2.437276 -0.019670 3.223685 0.941137 0.010831 -2.187578 2.021639 4.175683 0.734628 4.249158
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 1.809429 -0.757765 -0.992951 -1.477706 0.524035 -0.242432 -0.165541 -0.728908 1.418345 -0.526941 2.537289 0.685682 -1.980061 0.627002 -1.531892 0.376936 -4.010279 2.141852 2.340070 -1.149769
wb_dma_de/reg_de_adr1_we 0.707760 1.142265 -1.207592 -1.566146 -1.161942 -1.478583 -0.590569 0.428544 0.960991 0.894016 1.566904 -1.115863 -0.142559 -1.552035 -0.863359 -2.548973 0.667355 -0.682434 4.092606 1.016273
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 3.966408 -0.250012 3.825920 -0.892102 -1.810799 0.633463 -0.425088 -1.885885 2.490417 0.387024 0.459228 4.252857 0.125483 -1.258800 -3.531505 2.704960 1.941334 0.240628 0.386200 2.192496
wb_dma_ch_sel/always_46/case_1 -2.308141 0.187699 -1.189547 -2.571740 1.054643 -1.284075 0.415991 0.669555 2.442040 1.771976 0.137201 -1.946424 0.588309 0.018117 3.025008 2.171331 -0.518735 -0.023894 2.889988 -2.243970
wb_dma_ch_rf/assign_11_ch_csr_we 2.427638 -3.247479 2.011555 -2.346676 -0.956815 -2.502337 1.880262 -3.669732 1.076321 0.741564 0.958148 -0.875867 2.989876 -2.107936 2.593689 -0.572075 -0.219461 1.419355 -2.902020 3.538929
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 2.168320 2.440408 -3.623067 -0.219845 0.913407 2.476694 -2.277921 -0.165078 -1.266031 -1.519373 1.851112 -1.174122 -2.609895 0.871509 -0.752735 2.424986 -2.524013 1.462230 0.389534 -2.219635
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.840580 -3.041638 -0.163728 1.190657 0.958975 -1.411451 0.846179 1.280335 2.058160 0.786031 1.601518 3.881922 0.825149 1.089964 -2.431915 0.542894 -2.856776 3.909265 0.408276 -0.423901
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 1.636956 -0.838440 -0.245840 -3.735390 -1.016736 -3.048977 0.421702 -1.624092 1.420345 1.888490 1.545303 -1.067876 0.678746 -1.500864 1.574124 -2.127604 0.140080 -0.463565 2.919353 2.335681
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.307460 -1.420660 0.229164 -4.887134 -0.319204 -3.127169 0.057159 -1.843677 1.693601 2.526049 0.809071 0.625600 0.431941 1.870239 2.622558 -0.218790 -1.588569 1.691347 2.872198 0.125345
wb_dma/wire_de_adr0_we -0.926136 -0.971745 0.513389 -1.412972 -1.553637 -2.419146 -0.336757 0.076805 1.706481 3.211273 0.130175 1.702053 0.546022 1.902658 -0.105184 0.257141 0.238382 0.368553 3.103299 -0.303505
wb_dma_wb_slv/wire_rf_sel 0.699825 -0.823165 -0.788474 -1.347243 -3.847346 -2.774422 0.277678 -1.781723 -0.225321 2.719517 -0.235838 -0.493176 -2.956334 3.280854 -0.021136 -4.453750 -1.338440 -3.827145 3.019886 1.853718
assert_wb_dma_wb_if 0.299164 -0.936154 -1.250841 -0.078967 1.239531 -0.416372 2.275413 2.070894 -0.255694 -2.287817 0.863388 0.718061 -0.720562 -1.206722 0.116243 1.002014 -1.149305 -1.152685 2.667131 -2.944127
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 1.809429 -0.757765 -0.992951 -1.477706 0.524035 -0.242432 -0.165541 -0.728908 1.418345 -0.526941 2.537289 0.685682 -1.980061 0.627002 -1.531892 0.376936 -4.010279 2.141852 2.340070 -1.149769
wb_dma_ch_sel/assign_120_valid 0.541705 0.013588 0.116957 -2.810049 0.389165 -0.594170 -2.221582 -2.580608 0.670027 2.718864 1.361995 0.805446 -0.348425 2.427487 0.467209 0.914768 -1.830364 3.019384 1.076447 0.620508
wb_dma/wire_wb1s_data_o 2.698147 1.020919 -1.462313 -0.189863 0.124172 -0.126418 -0.614517 0.422557 1.709692 0.231787 0.499036 -2.280570 -0.978116 -3.779275 1.229439 4.297250 -0.529745 -0.860047 0.775311 -2.267113
wb_dma_de/wire_adr0_cnt_next1 -2.699897 -1.437772 -0.974211 -2.529401 0.193292 -0.420691 2.696129 2.021306 2.137889 -1.956339 1.963471 1.491813 3.460248 0.544546 0.359943 2.198622 0.845070 3.002393 2.253276 -1.662036
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 1.809429 -0.757765 -0.992951 -1.477706 0.524035 -0.242432 -0.165541 -0.728908 1.418345 -0.526941 2.537289 0.685682 -1.980061 0.627002 -1.531892 0.376936 -4.010279 2.141852 2.340070 -1.149769
wb_dma/wire_pt0_sel_o 4.038671 -0.901276 -1.270578 -1.430189 -0.667155 -1.320572 0.839214 0.527521 2.162845 -0.080031 1.316267 -2.267564 0.614371 -4.791205 2.171557 4.703456 -0.259132 -0.491461 0.666423 -1.592900
wb_dma/wire_pt0_sel_i -0.362399 0.217890 0.373179 -0.802512 1.950803 0.505223 2.118672 1.391550 -0.505305 -3.049783 -0.598068 1.867313 -1.351508 -1.655434 0.202954 0.851524 -2.249574 -1.376402 1.432400 -3.095796
wb_dma_ch_rf/always_11 0.758849 -0.606058 0.920270 -4.657095 0.699616 -1.110327 1.906162 -2.418733 1.079008 -2.177073 0.901796 0.189861 -2.062212 -0.980526 1.380510 -1.506635 -4.237911 0.202819 1.489088 0.270007
wb_dma_ch_rf/always_10 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_ch_rf/always_17 2.247968 3.317997 0.431729 0.331510 1.385041 2.396108 -1.786475 -1.793001 -0.429245 -1.518013 0.951752 -0.475447 -2.332500 -2.321945 -2.107222 -0.031375 -2.551586 1.693876 -0.828086 0.840982
wb_dma_ch_rf/always_19 -1.497613 2.878977 -1.905061 -1.894045 0.030133 0.845521 -2.231146 0.377230 -0.967070 0.090572 0.088950 -0.563298 -1.110940 1.110983 0.734555 0.153888 -1.199767 0.713634 2.041049 -1.894542
wb_dma_ch_rf/input_de_csr_we 5.017954 -2.790282 -1.328492 0.336078 2.046782 -0.130429 -0.618928 -1.532523 1.979357 2.084184 1.155743 -2.144192 -1.445059 -0.577334 2.191377 5.092466 -2.519936 -0.099057 -1.527506 -1.470524
wb_dma_ch_sel/assign_147_req_p0 1.323320 0.299300 0.481189 -3.169811 -0.197342 -1.317229 -2.295178 -3.059207 0.871702 3.345337 1.479361 0.357515 -0.090351 1.175834 0.209294 -0.975483 -0.841935 2.027323 1.650903 2.430569
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.636956 -0.838440 -0.245840 -3.735390 -1.016736 -3.048977 0.421702 -1.624092 1.420345 1.888490 1.545303 -1.067876 0.678746 -1.500864 1.574124 -2.127604 0.140080 -0.463565 2.919353 2.335681
wb_dma_wb_if/wire_slv_dout 0.973258 0.799388 4.161976 1.019024 -0.825055 -2.719493 -1.860669 -0.880478 2.801664 7.719316 -1.567412 -1.130431 1.348120 -2.724339 0.023744 0.732568 2.774223 -2.478332 2.992805 1.364544
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond 0.479589 4.089819 2.443871 -2.077111 0.589933 1.097322 -1.887823 -2.632061 -0.355980 1.089637 -1.825503 1.678223 -3.199315 1.180770 -0.211012 2.628084 -0.262194 -0.108749 0.856350 0.649158
wb_dma/wire_pointer 1.151812 -3.241152 1.032852 3.240078 1.001963 1.743001 -0.164735 -0.472262 1.771751 -0.266963 2.672292 -1.794119 -1.924495 1.445137 -3.292360 0.781414 -2.978288 1.090977 0.378955 -2.134575
wb_dma_de/assign_75_mast1_dout/expr_1 2.698147 1.020919 -1.462313 -0.189863 0.124172 -0.126418 -0.614517 0.422557 1.709692 0.231787 0.499036 -2.280570 -0.978116 -3.779275 1.229439 4.297250 -0.529745 -0.860047 0.775311 -2.267113
wb_dma/wire_ch3_csr 2.865837 1.629565 0.057764 -2.588918 2.457495 1.076410 -2.507627 -1.564714 0.639165 3.152015 -0.969636 1.608042 1.488518 0.237811 3.210449 4.613352 0.671103 2.286533 -2.082556 2.055799
wb_dma_ch_rf/assign_27_ptr_inv 1.822746 -1.870588 -1.283372 0.173024 0.925222 0.439337 0.914137 -0.296429 0.991143 -2.484861 3.626048 -1.057814 -1.084655 -0.731054 -2.146962 -0.830471 -3.543995 2.418180 1.016456 -0.804078
wb_dma_de/reg_adr1_inc 0.707760 1.142265 -1.207592 -1.566146 -1.161942 -1.478583 -0.590569 0.428544 0.960991 0.894016 1.566904 -1.115863 -0.142559 -1.552035 -0.863359 -2.548973 0.667355 -0.682434 4.092606 1.016273
wb_dma_ch_sel/input_ch6_csr 2.374916 -1.360402 0.577775 -1.239900 2.181862 0.280484 -0.044504 -2.062496 0.242723 0.865970 0.846923 0.485299 1.441741 0.414810 1.484761 1.983245 0.136587 2.723345 -2.525316 2.560829
wb_dma_de/input_mast0_err 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_de/assign_68_de_txsz/expr_1 1.708867 4.676585 -3.533444 -2.276767 0.118297 2.233152 -3.483244 -1.635453 -1.639481 -0.875931 1.952732 -1.676329 -1.574515 0.229107 0.025021 1.757337 -0.309588 2.103466 0.733908 -0.125252
wb_dma/wire_ch2_csr 2.865837 1.629565 0.057764 -2.588918 2.457495 1.076410 -2.507627 -1.564714 0.639165 3.152015 -0.969636 1.608042 1.488518 0.237811 3.210449 4.613352 0.671103 2.286533 -2.082556 2.055799
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 1.809429 -0.757765 -0.992951 -1.477706 0.524035 -0.242432 -0.165541 -0.728908 1.418345 -0.526941 2.537289 0.685682 -1.980061 0.627002 -1.531892 0.376936 -4.010279 2.141852 2.340070 -1.149769
wb_dma_rf/input_ndnr 4.704599 -1.610052 -1.458178 -0.418326 1.702620 -0.068604 -0.106295 -1.663281 1.399779 -0.638739 3.638025 -0.951687 -0.770009 -1.902913 -0.990387 1.124834 -2.677880 2.938550 -0.333797 1.070895
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 1.809429 -0.757765 -0.992951 -1.477706 0.524035 -0.242432 -0.165541 -0.728908 1.418345 -0.526941 2.537289 0.685682 -1.980061 0.627002 -1.531892 0.376936 -4.010279 2.141852 2.340070 -1.149769
wb_dma_de/always_19/stmt_1 0.501461 -2.100506 0.379397 -4.850869 -4.310166 -2.117131 3.498466 -1.464814 0.793367 -2.758798 1.816951 2.034550 1.407102 0.992363 0.248931 3.081864 2.627076 -0.603061 2.606004 -0.976248
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 0.349097 2.664142 0.884399 -1.191040 0.373839 -0.217793 -3.804005 -0.740537 0.759337 4.006919 -1.238848 -0.505391 -1.478769 -1.309765 1.230533 1.172842 -1.934469 -0.124640 1.707901 -1.252946
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 -1.919326 0.319157 3.658800 -1.783043 2.229714 1.904840 -1.568938 -0.341759 1.837681 0.656488 0.893232 -1.797620 1.598880 -4.039952 0.517843 1.817548 -0.603827 1.500623 0.535028 -2.387899
wb_dma_ch_sel/assign_139_req_p0/expr_1 1.323320 0.299300 0.481189 -3.169811 -0.197342 -1.317229 -2.295178 -3.059207 0.871702 3.345337 1.479361 0.357515 -0.090351 1.175834 0.209294 -0.975483 -0.841935 2.027323 1.650903 2.430569
wb_dma_de/assign_78_mast0_go/expr_1 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma/assign_6_pt1_sel_i 4.038671 -0.901276 -1.270578 -1.430189 -0.667155 -1.320572 0.839214 0.527521 2.162845 -0.080031 1.316267 -2.267564 0.614371 -4.791205 2.171557 4.703456 -0.259132 -0.491461 0.666423 -1.592900
wb_dma/wire_mast1_adr 0.501461 -2.100506 0.379397 -4.850869 -4.310166 -2.117131 3.498466 -1.464814 0.793367 -2.758798 1.816951 2.034550 1.407102 0.992363 0.248931 3.081864 2.627076 -0.603061 2.606004 -0.976248
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_wb_slv/input_wb_stb_i 0.313679 1.082923 0.623865 -2.803840 -1.748685 -2.896079 -1.656840 -1.014475 1.628685 4.202466 -0.094164 0.122384 -0.040812 -0.768309 0.733347 -1.443727 0.492237 -0.910401 3.953867 1.298108
wb_dma_de/reg_adr1_cnt 0.796996 0.969864 -0.282804 -2.647071 -1.025516 -0.097793 1.201440 0.416608 0.583438 -3.387411 3.063216 -1.719269 1.350458 -4.083696 -1.117715 -1.586494 1.373289 0.920898 3.442510 0.764086
wb_dma_ch_sel/always_42/case_1/stmt_4 3.441335 -1.526563 -0.827407 2.175509 0.693008 1.100986 -0.393798 0.366245 1.322925 0.745595 1.484336 0.884606 -0.922623 1.264887 -2.003978 4.075663 -1.386096 1.187972 -0.051596 -1.555430
wb_dma_ch_sel/always_42/case_1/stmt_2 3.079769 1.518467 0.538628 0.548313 0.759052 1.253958 -0.236301 -0.118401 0.807049 -1.356861 -0.115681 1.784789 -3.048257 -1.833130 -1.999422 2.327309 -2.985652 -0.099085 0.204998 -1.208428
wb_dma_ch_sel/always_42/case_1/stmt_3 4.341893 0.552969 -1.392795 1.043006 0.854411 0.505989 -1.237611 0.118221 1.232397 0.568102 1.535797 0.928554 -1.817924 -1.216751 -1.963188 3.032625 -1.794957 1.255889 0.631109 -0.540724
wb_dma_ch_sel/always_42/case_1/stmt_1 2.049192 -1.337594 -2.007438 -3.794316 3.131401 -1.457653 -1.485336 -0.869570 -0.977432 2.835619 -0.508745 -1.111006 1.081336 -0.107994 7.237446 4.459711 -2.642985 2.482600 -1.961882 -1.066606
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -1.948707 -0.217550 -1.772989 2.114402 1.094324 -0.964688 0.185364 4.656082 1.457941 0.787692 0.037854 -1.053853 0.176069 0.006587 -1.318365 0.110091 -0.187790 0.203308 3.789965 -3.787629
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 1.570629 -1.282983 0.200128 -2.226154 -2.516938 -0.343893 -2.177716 -0.241334 -2.708231 2.549825 2.612610 -1.991702 2.840465 -0.888224 1.004715 0.360895 0.609787 0.651433 2.376930 -1.297018
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 -0.681549 0.153344 4.391562 -2.040025 1.461644 2.042261 -0.622948 -0.058498 0.351558 0.797332 0.956654 -1.975576 2.721699 -4.098898 1.055063 1.761109 -1.280515 0.990149 1.086062 -2.444369
wb_dma_ch_sel/always_3/stmt_1/expr_1 4.704599 -1.610052 -1.458178 -0.418326 1.702620 -0.068604 -0.106295 -1.663281 1.399779 -0.638739 3.638025 -0.951687 -0.770009 -1.902913 -0.990387 1.124834 -2.677880 2.938550 -0.333797 1.070895
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.840580 -3.041638 -0.163728 1.190657 0.958975 -1.411451 0.846179 1.280335 2.058160 0.786031 1.601518 3.881922 0.825149 1.089964 -2.431915 0.542894 -2.856776 3.909265 0.408276 -0.423901
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond 1.427722 -2.065852 -1.547895 -4.796125 0.803456 -2.336226 2.268819 -1.091719 0.569435 -1.098489 1.437780 -1.521717 0.187153 -1.227173 4.340478 0.428691 -2.644860 0.288974 1.200096 -0.499196
wb_dma/wire_txsz 2.247968 3.317997 0.431729 0.331510 1.385041 2.396108 -1.786475 -1.793001 -0.429245 -1.518013 0.951752 -0.475447 -2.332500 -2.321945 -2.107222 -0.031375 -2.551586 1.693876 -0.828086 0.840982
wb_dma_de/always_14/stmt_1 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_wb_slv/reg_rf_ack 0.313679 1.082923 0.623865 -2.803840 -1.748685 -2.896079 -1.656840 -1.014475 1.628685 4.202466 -0.094164 0.122384 -0.040812 -0.768309 0.733347 -1.443727 0.492237 -0.910401 3.953867 1.298108
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 0.924216 2.454874 1.490577 -3.416910 -0.060108 0.812314 -2.471015 -3.166829 -0.238014 0.696791 0.521281 2.727419 0.151950 0.633726 -0.787638 0.198234 -0.196874 3.163638 -0.342852 2.621946
wb_dma/wire_de_csr_we 5.017954 -2.790282 -1.328492 0.336078 2.046782 -0.130429 -0.618928 -1.532523 1.979357 2.084184 1.155743 -2.144192 -1.445059 -0.577334 2.191377 5.092466 -2.519936 -0.099057 -1.527506 -1.470524
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.636956 -0.838440 -0.245840 -3.735390 -1.016736 -3.048977 0.421702 -1.624092 1.420345 1.888490 1.545303 -1.067876 0.678746 -1.500864 1.574124 -2.127604 0.140080 -0.463565 2.919353 2.335681
wb_dma_wb_slv/assign_1_rf_sel/expr_1 0.699825 -0.823165 -0.788474 -1.347243 -3.847346 -2.774422 0.277678 -1.781723 -0.225321 2.719517 -0.235838 -0.493176 -2.956334 3.280854 -0.021136 -4.453750 -1.338440 -3.827145 3.019886 1.853718
wb_dma/wire_ch1_txsz 1.935369 2.102146 1.587840 0.633066 -0.495850 0.543674 0.037306 1.336675 1.525688 -0.456858 -1.643572 2.159487 -1.724292 -3.273524 -1.320016 3.708444 -1.167989 -1.410278 0.996734 -2.322712
wb_dma_rf/inst_u9 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_rf/inst_u8 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_rf/inst_u7 2.374916 -1.360402 0.577775 -1.239900 2.181862 0.280484 -0.044504 -2.062496 0.242723 0.865970 0.846923 0.485299 1.441741 0.414810 1.484761 1.983245 0.136587 2.723345 -2.525316 2.560829
wb_dma_rf/inst_u6 2.374916 -1.360402 0.577775 -1.239900 2.181862 0.280484 -0.044504 -2.062496 0.242723 0.865970 0.846923 0.485299 1.441741 0.414810 1.484761 1.983245 0.136587 2.723345 -2.525316 2.560829
wb_dma_rf/inst_u5 2.374916 -1.360402 0.577775 -1.239900 2.181862 0.280484 -0.044504 -2.062496 0.242723 0.865970 0.846923 0.485299 1.441741 0.414810 1.484761 1.983245 0.136587 2.723345 -2.525316 2.560829
wb_dma_rf/inst_u4 2.374916 -1.360402 0.577775 -1.239900 2.181862 0.280484 -0.044504 -2.062496 0.242723 0.865970 0.846923 0.485299 1.441741 0.414810 1.484761 1.983245 0.136587 2.723345 -2.525316 2.560829
wb_dma_rf/inst_u3 2.374916 -1.360402 0.577775 -1.239900 2.181862 0.280484 -0.044504 -2.062496 0.242723 0.865970 0.846923 0.485299 1.441741 0.414810 1.484761 1.983245 0.136587 2.723345 -2.525316 2.560829
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.307460 -1.420660 0.229164 -4.887134 -0.319204 -3.127169 0.057159 -1.843677 1.693601 2.526049 0.809071 0.625600 0.431941 1.870239 2.622558 -0.218790 -1.588569 1.691347 2.872198 0.125345
wb_dma_rf/inst_u1 2.374916 -1.360402 0.577775 -1.239900 2.181862 0.280484 -0.044504 -2.062496 0.242723 0.865970 0.846923 0.485299 1.441741 0.414810 1.484761 1.983245 0.136587 2.723345 -2.525316 2.560829
wb_dma_rf/inst_u0 -1.627117 0.734560 3.054809 -2.321757 0.723128 0.363450 -1.070743 -2.944445 -1.251204 1.325429 -0.752639 -0.509566 1.726911 0.797174 2.058443 -0.261437 1.516335 1.782961 -1.421081 2.401411
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 -0.650042 -0.677806 1.680613 -3.621096 2.997340 0.008362 0.481392 -2.450837 0.376128 -2.726633 0.647152 -3.064651 0.648186 -4.959353 3.895920 0.216627 -2.916428 2.797467 -2.616647 -0.178891
wb_dma_inc30r/assign_2_out -1.674494 1.183699 -0.723060 -3.681761 0.326269 0.940316 0.745853 1.870664 -0.134566 -5.178922 1.922881 -3.010565 1.304175 -3.462937 2.047401 -0.423232 -0.154572 2.551564 2.734335 -1.456660
wb_dma/wire_mast1_din 2.698147 1.020919 -1.462313 -0.189863 0.124172 -0.126418 -0.614517 0.422557 1.709692 0.231787 0.499036 -2.280570 -0.978116 -3.779275 1.229439 4.297250 -0.529745 -0.860047 0.775311 -2.267113
wb_dma_ch_sel/assign_2_pri0 1.872402 -1.133902 -0.865653 -4.170866 0.933185 -1.419970 0.153687 -2.412402 1.440354 -0.185060 2.876265 -0.713833 -1.174452 -0.258770 0.915403 -0.847533 -3.773680 2.277696 2.163814 0.570096
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.636956 -0.838440 -0.245840 -3.735390 -1.016736 -3.048977 0.421702 -1.624092 1.420345 1.888490 1.545303 -1.067876 0.678746 -1.500864 1.574124 -2.127604 0.140080 -0.463565 2.919353 2.335681
wb_dma_rf/input_de_adr0_we -0.926136 -0.971745 0.513389 -1.412972 -1.553637 -2.419146 -0.336757 0.076805 1.706481 3.211273 0.130175 1.702053 0.546022 1.902658 -0.105184 0.257141 0.238382 0.368553 3.103299 -0.303505
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 0.840580 -3.041638 -0.163728 1.190657 0.958975 -1.411451 0.846179 1.280335 2.058160 0.786031 1.601518 3.881922 0.825149 1.089964 -2.431915 0.542894 -2.856776 3.909265 0.408276 -0.423901
wb_dma_wb_mast/always_1/if_1/stmt_1 3.888401 -3.329103 -0.251741 2.098110 -0.965749 -2.017008 -0.897606 -0.388807 2.054665 4.261310 -0.288927 0.958392 -1.347072 0.134591 0.319846 5.008514 -0.451480 -1.819730 -1.075957 -1.619700
wb_dma_ch_sel/always_48/case_1/cond 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.636956 -0.838440 -0.245840 -3.735390 -1.016736 -3.048977 0.421702 -1.624092 1.420345 1.888490 1.545303 -1.067876 0.678746 -1.500864 1.574124 -2.127604 0.140080 -0.463565 2.919353 2.335681
wb_dma_rf/input_wb_rf_we 1.208195 -2.297481 0.907260 -0.254669 -1.322655 -0.798111 -1.674782 -2.816775 1.112884 1.224432 1.141990 1.211970 3.539879 -2.710381 -0.750772 -3.197873 -0.815959 2.157466 -4.639213 2.499567
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma/assign_7_pt0_sel_i -0.362399 0.217890 0.373179 -0.802512 1.950803 0.505223 2.118672 1.391550 -0.505305 -3.049783 -0.598068 1.867313 -1.351508 -1.655434 0.202954 0.851524 -2.249574 -1.376402 1.432400 -3.095796
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 1.822746 -1.870588 -1.283372 0.173024 0.925222 0.439337 0.914137 -0.296429 0.991143 -2.484861 3.626048 -1.057814 -1.084655 -0.731054 -2.146962 -0.830471 -3.543995 2.418180 1.016456 -0.804078
wb_dma_wb_mast/wire_mast_pt_out 0.842619 1.384511 -1.182721 0.724020 -1.762326 -0.478569 0.346340 1.493545 0.971383 -0.452201 -0.507436 -0.569389 -3.006818 -0.477349 -1.172055 -0.624936 -1.671635 -2.461850 2.887598 -1.386284
assert_wb_dma_ch_arb/input_state 0.168279 -0.546144 -0.611346 -5.043767 0.659764 -2.179554 0.360654 -1.888776 1.352667 0.177686 1.622852 -1.160719 -0.780056 -0.700722 2.556264 -1.154029 -2.922511 1.164392 2.741334 0.091109
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 1.809429 -0.757765 -0.992951 -1.477706 0.524035 -0.242432 -0.165541 -0.728908 1.418345 -0.526941 2.537289 0.685682 -1.980061 0.627002 -1.531892 0.376936 -4.010279 2.141852 2.340070 -1.149769
wb_dma/wire_ch0_csr 1.721761 1.952993 3.007071 -5.358883 -0.608217 3.369119 -0.446875 -2.936025 -1.038088 -0.208247 -1.388187 1.529340 1.841751 -0.500085 3.025017 4.413251 -1.434988 -0.628363 -2.651368 0.157559
wb_dma_de/assign_69_de_adr0/expr_1 -3.691990 -2.968422 -0.003372 -0.788602 -0.239270 -2.812939 0.429533 1.067384 1.753526 3.175429 0.108630 1.047916 2.368432 3.107331 1.457861 0.503399 0.196092 2.178243 1.789745 -1.362399
wb_dma_wb_slv/wire_pt_sel 3.593330 0.996980 -0.479311 -2.081994 -2.931010 -0.736935 3.727290 -0.278430 -0.208202 -3.209345 -1.635482 -1.538821 -0.881132 -4.383312 3.483034 2.093357 -2.947720 -4.604635 0.344348 -2.285955
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond -0.793044 -1.029856 4.150099 -0.952925 3.162550 0.258344 0.247167 -2.304165 0.335565 1.438037 -1.218320 0.985557 -3.856340 4.726378 -0.200891 1.934987 0.027679 -0.346502 1.480524 0.498749
wb_dma_ch_sel/wire_de_start 0.182927 3.776388 2.808156 -3.495944 0.195368 1.194525 -1.705327 -3.527341 -0.968917 -0.299360 -0.292102 1.615614 -1.533622 0.653994 -0.826975 0.588595 0.720622 1.617334 0.744855 2.402460
wb_dma_wb_mast/assign_3_mast_drdy 2.060017 1.556459 -0.746770 -0.808615 5.842445 -0.497048 3.379964 -0.874914 5.188429 0.778057 -0.068252 1.339116 -2.327920 1.531140 -0.076571 3.075037 0.600774 0.628516 0.994606 4.163194
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 3.294760 0.954128 -2.052976 -1.344311 1.503163 0.920187 -2.278966 -1.795999 -0.073146 0.679614 1.910178 -0.867090 -1.794931 0.331947 0.293840 2.092357 -2.345913 2.031154 -0.055819 -0.014012
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.307460 -1.420660 0.229164 -4.887134 -0.319204 -3.127169 0.057159 -1.843677 1.693601 2.526049 0.809071 0.625600 0.431941 1.870239 2.622558 -0.218790 -1.588569 1.691347 2.872198 0.125345
wb_dma_de/always_5/stmt_1 1.409923 1.109187 -0.520066 -2.444882 1.251319 0.591900 -2.771034 -2.450022 0.363253 1.309371 1.906250 -0.080886 -1.922689 1.275025 -0.294847 0.493080 -3.549925 3.021938 1.266277 -0.090432
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_de/input_mast1_err 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_de/reg_mast0_adr 2.149954 1.240402 -2.993027 0.092799 0.564948 -0.514902 -0.208550 0.950821 2.662990 1.656500 3.024131 -2.652642 -0.117920 -0.222161 -1.678316 0.335930 3.020674 -0.314759 4.660749 1.865644
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond 5.124289 -0.570691 -1.060442 0.304585 -0.932775 -2.141732 -0.489626 0.090138 1.925046 3.163621 0.579077 3.017100 -0.330474 -0.915125 -1.000072 4.131373 0.161478 0.382992 0.951259 0.641186
wb_dma_ch_rf/assign_15_ch_am0_we -2.308141 0.187699 -1.189547 -2.571740 1.054643 -1.284075 0.415991 0.669555 2.442040 1.771976 0.137201 -1.946424 0.588309 0.018117 3.025008 2.171331 -0.518735 -0.023894 2.889988 -2.243970
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 2.556584 -1.001291 0.444622 0.263030 0.373498 -0.307815 -0.832578 -0.548136 2.102967 1.350392 1.698737 1.902802 -1.574215 0.380513 -2.479660 1.649813 -3.066573 2.044031 1.651626 -0.755415
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 1.809429 -0.757765 -0.992951 -1.477706 0.524035 -0.242432 -0.165541 -0.728908 1.418345 -0.526941 2.537289 0.685682 -1.980061 0.627002 -1.531892 0.376936 -4.010279 2.141852 2.340070 -1.149769
wb_dma_rf/inst_u2 2.425088 -2.013252 0.118942 0.292887 3.443591 0.817451 0.122158 -0.958674 1.196442 0.504244 1.387926 0.004309 2.504831 -0.265585 -0.018795 1.015241 -0.656711 3.985887 -3.516054 2.242507
wb_dma_ch_rf/wire_ch_adr1_dewe 0.707760 1.142265 -1.207592 -1.566146 -1.161942 -1.478583 -0.590569 0.428544 0.960991 0.894016 1.566904 -1.115863 -0.142559 -1.552035 -0.863359 -2.548973 0.667355 -0.682434 4.092606 1.016273
wb_dma_ch_rf/always_17/if_1 2.247968 3.317997 0.431729 0.331510 1.385041 2.396108 -1.786475 -1.793001 -0.429245 -1.518013 0.951752 -0.475447 -2.332500 -2.321945 -2.107222 -0.031375 -2.551586 1.693876 -0.828086 0.840982
wb_dma_de/assign_71_de_csr 3.441335 -1.526563 -0.827407 2.175509 0.693008 1.100986 -0.393798 0.366245 1.322925 0.745595 1.484336 0.884606 -0.922623 1.264887 -2.003978 4.075663 -1.386096 1.187972 -0.051596 -1.555430
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_ch_sel/always_42/case_1 2.042186 -1.707386 1.268307 -2.728064 2.878937 0.184114 -0.296767 -0.974116 -0.008523 2.366205 -2.328253 -0.472043 0.277691 0.127656 6.246156 4.302961 -3.183561 -0.308843 -2.339593 -1.395692
wb_dma_ch_sel/always_1/stmt_1/expr_1 3.111559 -0.042838 0.911262 2.202124 -1.803679 0.590621 -2.027892 -0.141467 1.179920 2.942952 0.746876 2.618179 0.251335 1.182615 -3.384324 4.004212 1.056799 1.175157 0.776987 -0.394733
wb_dma_ch_sel/always_6/stmt_1 3.539733 2.091738 0.042913 0.901792 -1.563048 -0.532479 -2.223126 0.212889 1.410464 2.997329 0.338853 3.522754 -0.080944 -0.779547 -2.969838 3.658576 1.550514 1.338453 1.614391 0.838127
wb_dma_ch_rf/reg_ch_chk_sz_r 0.151082 1.681864 1.701457 -3.018991 0.845298 0.861749 -1.339978 -2.660438 0.153326 -0.313112 0.052703 1.075349 -2.699704 0.625432 -0.173381 -0.236534 -4.122291 1.347936 0.845601 -0.352461
wb_dma_ch_sel/always_3/stmt_1 4.704599 -1.610052 -1.458178 -0.418326 1.702620 -0.068604 -0.106295 -1.663281 1.399779 -0.638739 3.638025 -0.951687 -0.770009 -1.902913 -0.990387 1.124834 -2.677880 2.938550 -0.333797 1.070895
wb_dma/wire_pointer2_s 0.161877 -0.464812 -2.621351 1.762001 -0.081406 -0.510315 -0.266421 3.359579 1.688367 0.073826 1.129158 0.214602 0.295223 -1.020312 -1.977671 -0.219551 -0.839948 0.268942 2.106623 -2.483870
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -0.583648 -0.092203 -0.931215 0.233029 -2.386098 -0.919009 2.575164 0.946709 1.107999 -1.764548 0.111747 -2.294650 -3.398452 1.574455 -0.605219 -0.925468 -1.845981 -2.357569 3.235747 -1.112209
wb_dma_ch_rf/input_de_txsz 2.698659 1.727813 -3.698436 -2.848783 1.077556 0.963898 -1.632560 -1.703393 -1.069338 -0.945570 2.113060 -2.068129 -1.830485 0.399289 1.654282 1.650342 -1.873084 1.290637 0.322840 -0.316998
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.840580 -3.041638 -0.163728 1.190657 0.958975 -1.411451 0.846179 1.280335 2.058160 0.786031 1.601518 3.881922 0.825149 1.089964 -2.431915 0.542894 -2.856776 3.909265 0.408276 -0.423901
wb_dma_wb_if/input_pt_sel_i 3.159312 -0.187171 0.457189 -2.717360 2.240727 -0.937161 2.732876 0.160445 0.442183 -2.286968 0.221263 1.012664 -0.050761 -5.946824 2.031890 3.653427 -0.154154 -2.534731 1.333685 -2.088182
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.307460 -1.420660 0.229164 -4.887134 -0.319204 -3.127169 0.057159 -1.843677 1.693601 2.526049 0.809071 0.625600 0.431941 1.870239 2.622558 -0.218790 -1.588569 1.691347 2.872198 0.125345
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 2.556584 -1.001291 0.444622 0.263030 0.373498 -0.307815 -0.832578 -0.548136 2.102967 1.350392 1.698737 1.902802 -1.574215 0.380513 -2.479660 1.649813 -3.066573 2.044031 1.651626 -0.755415
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond 3.964376 0.957469 -2.264067 1.943713 4.937110 0.092806 0.857492 0.646894 5.012306 2.145815 2.080418 -1.101979 -1.397508 -0.521443 -1.662739 3.840516 0.906116 1.375487 1.997631 2.395432
wb_dma/wire_mast0_go -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_ch_rf/always_1/stmt_1 -1.817947 2.146203 -1.416559 -2.072053 -1.661630 -0.528226 -3.159441 0.198815 -0.489846 3.462547 -0.139185 1.923473 0.326858 3.907359 0.058632 0.758196 0.684787 1.388172 2.952241 -0.857696
wb_dma_ch_rf/always_10/if_1 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_ch_sel/assign_165_req_p1 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 0.151082 1.681864 1.701457 -3.018991 0.845298 0.861749 -1.339978 -2.660438 0.153326 -0.313112 0.052703 1.075349 -2.699704 0.625432 -0.173381 -0.236534 -4.122291 1.347936 0.845601 -0.352461
wb_dma_de/always_23/block_1/case_1/block_8/if_2 4.043415 0.807651 -3.329077 -0.202948 0.886481 1.032718 -0.562319 0.134595 0.316280 -1.500429 2.388638 -0.584727 -2.070532 -0.734425 -0.947523 2.747119 -2.001073 1.063356 0.835406 -1.133954
wb_dma_de/always_23/block_1/case_1/block_8/if_3 3.539733 2.091738 0.042913 0.901792 -1.563048 -0.532479 -2.223126 0.212889 1.410464 2.997329 0.338853 3.522754 -0.080944 -0.779547 -2.969838 3.658576 1.550514 1.338453 1.614391 0.838127
wb_dma_de/always_23/block_1/case_1/block_8/if_1 4.341893 0.552969 -1.392795 1.043006 0.854411 0.505989 -1.237611 0.118221 1.232397 0.568102 1.535797 0.928554 -1.817924 -1.216751 -1.963188 3.032625 -1.794957 1.255889 0.631109 -0.540724
wb_dma_ch_sel/always_2/stmt_1 1.872402 -1.133902 -0.865653 -4.170866 0.933185 -1.419970 0.153687 -2.412402 1.440354 -0.185060 2.876265 -0.713833 -1.174452 -0.258770 0.915403 -0.847533 -3.773680 2.277696 2.163814 0.570096
wb_dma_ch_sel/assign_115_valid 0.541705 0.013588 0.116957 -2.810049 0.389165 -0.594170 -2.221582 -2.580608 0.670027 2.718864 1.361995 0.805446 -0.348425 2.427487 0.467209 0.914768 -1.830364 3.019384 1.076447 0.620508
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 -3.347369 -0.537809 0.548245 -0.582695 3.008724 0.320335 -0.236304 -2.410503 0.972953 -3.095279 -0.629328 -0.460390 -2.158553 -0.549561 1.485911 3.127717 -2.450520 3.401262 -4.084927 -2.827118
wb_dma/wire_de_txsz 1.708867 4.676585 -3.533444 -2.276767 0.118297 2.233152 -3.483244 -1.635453 -1.639481 -0.875931 1.952732 -1.676329 -1.574515 0.229107 0.025021 1.757337 -0.309588 2.103466 0.733908 -0.125252
wb_dma_wb_slv/input_slv_pt_in 0.842619 1.384511 -1.182721 0.724020 -1.762326 -0.478569 0.346340 1.493545 0.971383 -0.452201 -0.507436 -0.569389 -3.006818 -0.477349 -1.172055 -0.624936 -1.671635 -2.461850 2.887598 -1.386284
assert_wb_dma_ch_sel/input_ch0_csr 1.809429 -0.757765 -0.992951 -1.477706 0.524035 -0.242432 -0.165541 -0.728908 1.418345 -0.526941 2.537289 0.685682 -1.980061 0.627002 -1.531892 0.376936 -4.010279 2.141852 2.340070 -1.149769
wb_dma_de/always_23/block_1/case_1/block_7/if_1 3.235748 3.596831 -0.989916 2.094121 2.409365 1.495708 -0.837236 0.431385 3.631315 1.203149 1.845876 -0.199051 -0.974787 -1.517295 -3.564666 4.078534 2.213086 1.875531 2.322715 1.884032
wb_dma_ch_sel/assign_149_req_p0 1.323320 0.299300 0.481189 -3.169811 -0.197342 -1.317229 -2.295178 -3.059207 0.871702 3.345337 1.479361 0.357515 -0.090351 1.175834 0.209294 -0.975483 -0.841935 2.027323 1.650903 2.430569
wb_dma_de/wire_adr0_cnt_next -2.699897 -1.437772 -0.974211 -2.529401 0.193292 -0.420691 2.696129 2.021306 2.137889 -1.956339 1.963471 1.491813 3.460248 0.544546 0.359943 2.198622 0.845070 3.002393 2.253276 -1.662036
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 1.775986 0.224159 3.537939 -3.583835 2.865591 -0.115992 -0.269406 -5.898077 -0.248596 -0.662853 0.029638 -0.651039 -1.823428 -0.824895 1.888513 2.238788 0.743846 2.014740 -2.773315 3.406759
wb_dma_ch_rf/always_23/if_1/block_1 1.127319 0.492072 -0.520944 0.028385 -0.722157 -0.265657 -0.345047 -0.111700 0.871156 -0.745363 2.955819 -1.980803 -0.398501 -2.352749 -2.903185 -3.728209 -0.206283 0.322726 3.134340 1.345579
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.840580 -3.041638 -0.163728 1.190657 0.958975 -1.411451 0.846179 1.280335 2.058160 0.786031 1.601518 3.881922 0.825149 1.089964 -2.431915 0.542894 -2.856776 3.909265 0.408276 -0.423901
wb_dma_rf/wire_ch0_txsz 1.854992 4.272509 -2.086215 0.610949 0.184885 1.374940 -6.531354 -1.230615 -0.511847 2.871123 0.243192 -0.275102 -0.982774 -3.114735 -0.256152 0.123533 -2.723181 1.876198 -1.361892 -0.900545
wb_dma_ch_sel/assign_134_req_p0/expr_1 2.812588 -2.098553 -1.003527 -1.371872 0.506129 -1.629145 -1.063082 -2.553007 -0.183743 2.600740 2.652145 -1.044129 0.472520 0.671437 0.177539 -4.489748 -2.358616 1.672125 -0.004694 3.791857
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 0.287357 -0.089103 2.116746 2.307384 -1.632948 0.990788 -2.513945 0.038662 1.988681 3.783666 0.336767 2.653789 0.113355 3.186945 -3.971163 2.461273 1.225365 1.156208 1.829891 -0.501811
wb_dma_de/always_6/if_1/if_1 2.247968 3.317997 0.431729 0.331510 1.385041 2.396108 -1.786475 -1.793001 -0.429245 -1.518013 0.951752 -0.475447 -2.332500 -2.321945 -2.107222 -0.031375 -2.551586 1.693876 -0.828086 0.840982
wb_dma_ch_sel/assign_128_req_p0 3.332501 -0.008955 -1.615055 -5.096017 1.791949 -0.968682 -0.135353 -2.297567 -0.029020 0.082937 1.730130 -2.422657 -0.751743 -1.810292 3.656981 -1.420033 -3.072817 0.031297 1.247436 1.605504
wb_dma_de/assign_77_read_hold/expr_1 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_de/wire_de_adr0 -3.691990 -2.968422 -0.003372 -0.788602 -0.239270 -2.812939 0.429533 1.067384 1.753526 3.175429 0.108630 1.047916 2.368432 3.107331 1.457861 0.503399 0.196092 2.178243 1.789745 -1.362399
wb_dma_de/wire_de_adr1 0.294870 -1.014908 -0.691368 0.335695 0.178463 0.025394 1.206622 0.671989 0.869583 -2.240689 2.282682 -1.832220 -0.565529 -1.764548 -1.279286 -1.235440 -1.858831 0.630762 1.690187 -1.159605
wb_dma_wb_mast/always_4 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_wb_mast/always_1 3.888401 -3.329103 -0.251741 2.098110 -0.965749 -2.017008 -0.897606 -0.388807 2.054665 4.261310 -0.288927 0.958392 -1.347072 0.134591 0.319846 5.008514 -0.451480 -1.819730 -1.075957 -1.619700
wb_dma_rf/wire_ch3_csr 2.865837 1.629565 0.057764 -2.588918 2.457495 1.076410 -2.507627 -1.564714 0.639165 3.152015 -0.969636 1.608042 1.488518 0.237811 3.210449 4.613352 0.671103 2.286533 -2.082556 2.055799
wb_dma_ch_rf/reg_ptr_valid 1.151812 -3.241152 1.032852 3.240078 1.001963 1.743001 -0.164735 -0.472262 1.771751 -0.266963 2.672292 -1.794119 -1.924495 1.445137 -3.292360 0.781414 -2.978288 1.090977 0.378955 -2.134575
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.636956 -0.838440 -0.245840 -3.735390 -1.016736 -3.048977 0.421702 -1.624092 1.420345 1.888490 1.545303 -1.067876 0.678746 -1.500864 1.574124 -2.127604 0.140080 -0.463565 2.919353 2.335681
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 1.636956 -0.838440 -0.245840 -3.735390 -1.016736 -3.048977 0.421702 -1.624092 1.420345 1.888490 1.545303 -1.067876 0.678746 -1.500864 1.574124 -2.127604 0.140080 -0.463565 2.919353 2.335681
wb_dma_ch_sel/always_9/stmt_1 2.556584 -1.001291 0.444622 0.263030 0.373498 -0.307815 -0.832578 -0.548136 2.102967 1.350392 1.698737 1.902802 -1.574215 0.380513 -2.479660 1.649813 -3.066573 2.044031 1.651626 -0.755415
wb_dma_rf/assign_6_csr_we/expr_1 -0.655554 -1.718382 2.682932 0.472461 0.079167 0.102640 -2.916782 -1.853391 0.294504 3.751339 -1.824459 2.103448 -1.528304 2.895146 -0.118918 -0.970057 -3.504812 -0.250379 -1.623451 -1.171626
wb_dma_ch_sel/assign_154_req_p0 1.323320 0.299300 0.481189 -3.169811 -0.197342 -1.317229 -2.295178 -3.059207 0.871702 3.345337 1.479361 0.357515 -0.090351 1.175834 0.209294 -0.975483 -0.841935 2.027323 1.650903 2.430569
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 3.355542 2.480716 -2.540861 -0.854408 0.122671 0.698004 -2.906838 -1.046647 -0.595448 1.285371 0.907733 -1.899327 -2.300674 -1.182025 0.686347 1.774558 -2.057539 -0.263555 0.820079 -1.010902
wb_dma/wire_ch5_csr 2.374916 -1.360402 0.577775 -1.239900 2.181862 0.280484 -0.044504 -2.062496 0.242723 0.865970 0.846923 0.485299 1.441741 0.414810 1.484761 1.983245 0.136587 2.723345 -2.525316 2.560829
wb_dma_ch_pri_enc/wire_pri10_out 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_rf/assign_20_ch_done_we 2.856328 0.146171 1.498114 -2.711676 1.002698 0.069114 -1.000393 -3.566727 0.652915 0.958865 0.498362 1.726931 -1.854743 0.501936 0.248681 1.575507 -3.204959 1.813580 -0.778349 1.271216
wb_dma_wb_mast/input_wb_ack_i 5.135660 -0.506886 0.094015 3.057439 0.338435 0.044458 0.971099 -1.847592 4.102245 2.255733 -0.832905 0.573015 -3.522532 1.306946 -1.328560 5.116976 -0.042647 -1.687886 -2.136204 2.234533
wb_dma_ch_rf/always_17/if_1/block_1/if_1 2.247968 3.317997 0.431729 0.331510 1.385041 2.396108 -1.786475 -1.793001 -0.429245 -1.518013 0.951752 -0.475447 -2.332500 -2.321945 -2.107222 -0.031375 -2.551586 1.693876 -0.828086 0.840982
wb_dma_rf/input_dma_rest -0.049917 -2.133070 0.608808 1.863578 -0.521094 1.297956 1.311016 1.332477 1.697349 -0.347479 0.909364 -0.547104 -0.245883 2.233461 -1.467831 3.546991 -0.475714 -0.427266 1.912590 -3.497518
wb_dma_ch_sel/always_5/stmt_1 -1.105547 3.859315 2.744446 -2.989853 0.803570 1.569137 -0.831419 -2.593151 -0.777020 -1.197653 -0.645497 2.006275 -1.619862 1.401423 -0.719554 2.515339 0.605801 2.239237 0.786279 0.771606
wb_dma_ch_sel/always_40/case_1 1.151812 -3.241152 1.032852 3.240078 1.001963 1.743001 -0.164735 -0.472262 1.771751 -0.266963 2.672292 -1.794119 -1.924495 1.445137 -3.292360 0.781414 -2.978288 1.090977 0.378955 -2.134575
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 0.294870 -1.014908 -0.691368 0.335695 0.178463 0.025394 1.206622 0.671989 0.869583 -2.240689 2.282682 -1.832220 -0.565529 -1.764548 -1.279286 -1.235440 -1.858831 0.630762 1.690187 -1.159605
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.307460 -1.420660 0.229164 -4.887134 -0.319204 -3.127169 0.057159 -1.843677 1.693601 2.526049 0.809071 0.625600 0.431941 1.870239 2.622558 -0.218790 -1.588569 1.691347 2.872198 0.125345
wb_dma/wire_de_csr 3.441335 -1.526563 -0.827407 2.175509 0.693008 1.100986 -0.393798 0.366245 1.322925 0.745595 1.484336 0.884606 -0.922623 1.264887 -2.003978 4.075663 -1.386096 1.187972 -0.051596 -1.555430
wb_dma_de/always_23/block_1/case_1/block_1/if_1 1.775986 0.224159 3.537939 -3.583835 2.865591 -0.115992 -0.269406 -5.898077 -0.248596 -0.662853 0.029638 -0.651039 -1.823428 -0.824895 1.888513 2.238788 0.743846 2.014740 -2.773315 3.406759
wb_dma_ch_sel/always_37/if_1/if_1 -1.595192 -2.896048 3.405128 0.125173 -1.524937 0.972010 1.355138 -3.829050 -1.097513 -0.026910 0.773817 0.981460 2.115822 4.021482 -0.269230 0.801275 -3.254351 3.865060 -4.044740 -0.051426
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 2.556584 -1.001291 0.444622 0.263030 0.373498 -0.307815 -0.832578 -0.548136 2.102967 1.350392 1.698737 1.902802 -1.574215 0.380513 -2.479660 1.649813 -3.066573 2.044031 1.651626 -0.755415
wb_dma_de/always_23/block_1/case_1/block_9/if_2 3.539733 2.091738 0.042913 0.901792 -1.563048 -0.532479 -2.223126 0.212889 1.410464 2.997329 0.338853 3.522754 -0.080944 -0.779547 -2.969838 3.658576 1.550514 1.338453 1.614391 0.838127
wb_dma_ch_rf/always_10/if_1/if_1 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_sel/input_ch3_adr0 -1.705326 -4.115955 -0.981643 -0.332646 -0.964062 -2.212634 3.079335 1.396667 1.394371 -1.054537 1.627108 1.059085 0.952179 2.223047 -0.542800 -0.373767 -1.270487 0.979795 1.832588 -1.955649
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 3.111559 -0.042838 0.911262 2.202124 -1.803679 0.590621 -2.027892 -0.141467 1.179920 2.942952 0.746876 2.618179 0.251335 1.182615 -3.384324 4.004212 1.056799 1.175157 0.776987 -0.394733
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 2.556584 -1.001291 0.444622 0.263030 0.373498 -0.307815 -0.832578 -0.548136 2.102967 1.350392 1.698737 1.902802 -1.574215 0.380513 -2.479660 1.649813 -3.066573 2.044031 1.651626 -0.755415
wb_dma_de/wire_de_txsz 1.708867 4.676585 -3.533444 -2.276767 0.118297 2.233152 -3.483244 -1.635453 -1.639481 -0.875931 1.952732 -1.676329 -1.574515 0.229107 0.025021 1.757337 -0.309588 2.103466 0.733908 -0.125252
wb_dma_rf/input_de_adr1 0.294870 -1.014908 -0.691368 0.335695 0.178463 0.025394 1.206622 0.671989 0.869583 -2.240689 2.282682 -1.832220 -0.565529 -1.764548 -1.279286 -1.235440 -1.858831 0.630762 1.690187 -1.159605
wb_dma_rf/input_de_adr0 -4.636488 -1.363057 -1.921726 -0.820286 0.365655 -2.088224 0.398802 0.192336 1.271607 1.628612 -0.381852 1.791331 -0.145172 5.994769 0.664123 0.524386 -0.012104 2.163621 0.960781 -0.933519
wb_dma_de/always_2/if_1 -4.200631 -2.096242 0.598405 -1.608255 -0.571764 -1.731727 0.676240 1.013182 1.273288 0.928268 0.947584 2.278685 3.265255 2.883007 0.083031 0.953886 1.284442 4.007193 1.891422 -1.109677
wb_dma_ch_sel/assign_102_valid 0.541705 0.013588 0.116957 -2.810049 0.389165 -0.594170 -2.221582 -2.580608 0.670027 2.718864 1.361995 0.805446 -0.348425 2.427487 0.467209 0.914768 -1.830364 3.019384 1.076447 0.620508
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 2.662373 -3.787721 3.090179 -0.706370 -1.999179 -2.393895 3.097448 -2.301058 2.280777 0.851519 0.519010 0.023634 3.278036 -2.017105 1.420222 1.370387 0.358338 0.757067 -2.086910 2.628920
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.840580 -3.041638 -0.163728 1.190657 0.958975 -1.411451 0.846179 1.280335 2.058160 0.786031 1.601518 3.881922 0.825149 1.089964 -2.431915 0.542894 -2.856776 3.909265 0.408276 -0.423901
wb_dma_wb_mast/assign_4_mast_err 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond 5.124289 -0.570691 -1.060442 0.304585 -0.932775 -2.141732 -0.489626 0.090138 1.925046 3.163621 0.579077 3.017100 -0.330474 -0.915125 -1.000072 4.131373 0.161478 0.382992 0.951259 0.641186
wb_dma_ch_rf/always_2/if_1 1.151812 -3.241152 1.032852 3.240078 1.001963 1.743001 -0.164735 -0.472262 1.771751 -0.266963 2.672292 -1.794119 -1.924495 1.445137 -3.292360 0.781414 -2.978288 1.090977 0.378955 -2.134575
wb_dma/input_wb1_err_i 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_ch_sel/assign_133_req_p0/expr_1 2.812588 -2.098553 -1.003527 -1.371872 0.506129 -1.629145 -1.063082 -2.553007 -0.183743 2.600740 2.652145 -1.044129 0.472520 0.671437 0.177539 -4.489748 -2.358616 1.672125 -0.004694 3.791857
wb_dma_ch_sel/assign_136_req_p0/expr_1 1.323320 0.299300 0.481189 -3.169811 -0.197342 -1.317229 -2.295178 -3.059207 0.871702 3.345337 1.479361 0.357515 -0.090351 1.175834 0.209294 -0.975483 -0.841935 2.027323 1.650903 2.430569
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.307460 -1.420660 0.229164 -4.887134 -0.319204 -3.127169 0.057159 -1.843677 1.693601 2.526049 0.809071 0.625600 0.431941 1.870239 2.622558 -0.218790 -1.588569 1.691347 2.872198 0.125345
wb_dma_ch_sel/assign_121_valid 0.541705 0.013588 0.116957 -2.810049 0.389165 -0.594170 -2.221582 -2.580608 0.670027 2.718864 1.361995 0.805446 -0.348425 2.427487 0.467209 0.914768 -1.830364 3.019384 1.076447 0.620508
wb_dma_ch_sel/assign_4_pri1 0.384316 0.575421 0.243123 -1.636028 0.620984 0.970618 0.980760 -0.643846 0.292525 -3.083558 0.589073 0.912490 -3.096348 0.007024 -1.045711 -0.265633 -4.502899 0.264095 1.189226 -1.807981
wb_dma_de/always_2/if_1/cond -1.560936 0.436067 1.487095 -3.682784 -2.568767 -0.737789 0.347574 -0.338178 1.133079 -0.850089 1.597351 3.244232 1.831896 1.350059 -1.860570 1.249327 2.484256 2.507994 3.795318 0.006205
wb_dma_ch_rf/reg_ch_csr_r 0.548925 -2.593553 4.120162 0.069632 0.162490 -0.254968 4.374824 -2.638675 2.090739 -1.476695 1.191839 -0.968336 0.149349 0.643329 -1.156009 2.893929 2.067176 0.391886 -0.095358 2.135424
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.636956 -0.838440 -0.245840 -3.735390 -1.016736 -3.048977 0.421702 -1.624092 1.420345 1.888490 1.545303 -1.067876 0.678746 -1.500864 1.574124 -2.127604 0.140080 -0.463565 2.919353 2.335681
wb_dma_wb_if/wire_slv_we 1.129108 -3.868451 2.009258 1.028835 -2.343290 -0.831099 0.073500 -1.520570 3.300111 1.539700 0.748241 2.126843 4.410099 -2.332176 -1.601361 -1.656873 -0.409415 0.905078 -3.880559 1.454544
wb_dma_de/assign_70_de_adr1 0.294870 -1.014908 -0.691368 0.335695 0.178463 0.025394 1.206622 0.671989 0.869583 -2.240689 2.282682 -1.832220 -0.565529 -1.764548 -1.279286 -1.235440 -1.858831 0.630762 1.690187 -1.159605
wb_dma_ch_sel/always_38/case_1/stmt_4 4.341893 0.552969 -1.392795 1.043006 0.854411 0.505989 -1.237611 0.118221 1.232397 0.568102 1.535797 0.928554 -1.817924 -1.216751 -1.963188 3.032625 -1.794957 1.255889 0.631109 -0.540724
wb_dma_ch_sel/reg_ch_sel_r -1.595192 -2.896048 3.405128 0.125173 -1.524937 0.972010 1.355138 -3.829050 -1.097513 -0.026910 0.773817 0.981460 2.115822 4.021482 -0.269230 0.801275 -3.254351 3.865060 -4.044740 -0.051426
wb_dma_ch_sel/always_38/case_1/stmt_1 0.941959 2.897558 0.982219 -2.604955 -2.430011 0.571438 -3.258008 -3.297650 -3.167856 0.102817 2.008031 -0.073465 -0.832313 1.491332 -1.922431 1.197201 2.642437 2.490354 2.114413 1.121574
wb_dma_ch_sel/always_38/case_1/stmt_3 4.341893 0.552969 -1.392795 1.043006 0.854411 0.505989 -1.237611 0.118221 1.232397 0.568102 1.535797 0.928554 -1.817924 -1.216751 -1.963188 3.032625 -1.794957 1.255889 0.631109 -0.540724
wb_dma_ch_sel/always_38/case_1/stmt_2 3.079769 1.518467 0.538628 0.548313 0.759052 1.253958 -0.236301 -0.118401 0.807049 -1.356861 -0.115681 1.784789 -3.048257 -1.833130 -1.999422 2.327309 -2.985652 -0.099085 0.204998 -1.208428
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_ch_pri_enc/wire_pri30_out 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_sel/reg_ch_sel_d 3.578083 -4.996058 2.130759 -0.273561 0.431650 -1.327063 2.620405 -2.143839 1.170976 -0.965951 2.351738 1.203728 1.384239 -1.507908 -0.988327 -1.055864 -1.777239 1.924028 -2.163798 2.652472
wb_dma_ch_rf/assign_14_ch_adr0_we -3.691990 -2.968422 -0.003372 -0.788602 -0.239270 -2.812939 0.429533 1.067384 1.753526 3.175429 0.108630 1.047916 2.368432 3.107331 1.457861 0.503399 0.196092 2.178243 1.789745 -1.362399
wb_dma_rf/wire_ch1_csr 2.865837 1.629565 0.057764 -2.588918 2.457495 1.076410 -2.507627 -1.564714 0.639165 3.152015 -0.969636 1.608042 1.488518 0.237811 3.210449 4.613352 0.671103 2.286533 -2.082556 2.055799
wb_dma_inc30r/always_1/stmt_1/expr_1 -1.548401 0.430985 2.930144 0.282987 0.732128 0.609968 -0.347691 2.786705 1.612974 -0.279402 2.691206 -1.124157 3.819331 -4.600357 -1.393815 1.324592 1.405939 4.847201 4.153941 -1.375047
wb_dma_rf/wire_pause_req -2.038597 -0.950802 4.039263 -0.629236 -0.898318 0.880887 0.128523 -3.244436 -0.524470 0.854541 -1.458149 0.871387 -2.643973 4.651741 -0.735020 -0.759945 -2.635590 -1.555241 -0.326628 -0.786482
wb_dma_ch_sel/assign_95_valid -0.469191 3.282830 1.077441 -4.238081 2.026114 0.294025 -2.830566 -3.419224 2.143223 3.355333 0.008137 1.333359 1.955645 0.541255 1.709771 0.309102 0.975850 4.132402 -0.460111 4.590489
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 1.822746 -1.870588 -1.283372 0.173024 0.925222 0.439337 0.914137 -0.296429 0.991143 -2.484861 3.626048 -1.057814 -1.084655 -0.731054 -2.146962 -0.830471 -3.543995 2.418180 1.016456 -0.804078
wb_dma_ch_rf/reg_ch_stop 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_ch_sel/assign_146_req_p0 1.323320 0.299300 0.481189 -3.169811 -0.197342 -1.317229 -2.295178 -3.059207 0.871702 3.345337 1.479361 0.357515 -0.090351 1.175834 0.209294 -0.975483 -0.841935 2.027323 1.650903 2.430569
wb_dma_ch_sel/always_45/case_1/stmt_1 0.707760 1.142265 -1.207592 -1.566146 -1.161942 -1.478583 -0.590569 0.428544 0.960991 0.894016 1.566904 -1.115863 -0.142559 -1.552035 -0.863359 -2.548973 0.667355 -0.682434 4.092606 1.016273
wb_dma_de/input_dma_abort 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_de/input_adr1 0.707760 1.142265 -1.207592 -1.566146 -1.161942 -1.478583 -0.590569 0.428544 0.960991 0.894016 1.566904 -1.115863 -0.142559 -1.552035 -0.863359 -2.548973 0.667355 -0.682434 4.092606 1.016273
wb_dma_de/input_adr0 -1.565543 -3.476190 1.518765 1.547929 -1.399262 -3.714913 0.699292 1.641988 1.165317 3.077809 0.375246 2.051902 1.645344 1.627096 -1.215339 -0.637524 1.147342 1.724450 2.575155 -0.340132
wb_dma_ch_arb/reg_next_state 3.578083 -4.996058 2.130759 -0.273561 0.431650 -1.327063 2.620405 -2.143839 1.170976 -0.965951 2.351738 1.203728 1.384239 -1.507908 -0.988327 -1.055864 -1.777239 1.924028 -2.163798 2.652472
wb_dma_wb_mast/input_wb_err_i 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_wb_if/wire_wbs_data_o 2.698147 1.020919 -1.462313 -0.189863 0.124172 -0.126418 -0.614517 0.422557 1.709692 0.231787 0.499036 -2.280570 -0.978116 -3.779275 1.229439 4.297250 -0.529745 -0.860047 0.775311 -2.267113
wb_dma_de/assign_73_dma_busy -3.018467 0.926624 -0.898476 0.809124 -3.275525 2.054630 -1.364455 -1.972078 -1.604393 -0.064311 1.294686 -1.111113 -1.123471 5.090853 -2.467779 -2.285126 -4.423122 0.810470 0.042530 -2.515906
wb_dma_de/always_22/if_1 0.454474 0.989772 3.673817 -3.151520 0.847855 1.864646 -0.450700 -6.709267 -0.716892 -0.764334 0.096037 -1.846569 -1.573347 1.012066 1.118116 0.659173 -0.616758 0.513409 -3.174157 2.716926
wb_dma_rf/wire_ch2_csr 2.865837 1.629565 0.057764 -2.588918 2.457495 1.076410 -2.507627 -1.564714 0.639165 3.152015 -0.969636 1.608042 1.488518 0.237811 3.210449 4.613352 0.671103 2.286533 -2.082556 2.055799
wb_dma_de/input_de_start 0.182927 3.776388 2.808156 -3.495944 0.195368 1.194525 -1.705327 -3.527341 -0.968917 -0.299360 -0.292102 1.615614 -1.533622 0.653994 -0.826975 0.588595 0.720622 1.617334 0.744855 2.402460
wb_dma_pri_enc_sub/always_3/if_1 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_pri_enc/wire_pri28_out 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.636956 -0.838440 -0.245840 -3.735390 -1.016736 -3.048977 0.421702 -1.624092 1.420345 1.888490 1.545303 -1.067876 0.678746 -1.500864 1.574124 -2.127604 0.140080 -0.463565 2.919353 2.335681
wb_dma_ch_sel/assign_132_req_p0/expr_1 2.812588 -2.098553 -1.003527 -1.371872 0.506129 -1.629145 -1.063082 -2.553007 -0.183743 2.600740 2.652145 -1.044129 0.472520 0.671437 0.177539 -4.489748 -2.358616 1.672125 -0.004694 3.791857
wb_dma_ch_rf/always_25/if_1/if_1 -2.320368 1.648937 -0.155526 -2.206162 -1.780435 0.401198 -0.609609 1.724375 -0.204174 -3.031136 1.131014 2.624222 1.627537 -1.376477 -1.772384 -0.806263 0.892066 2.487627 2.599722 -1.436067
wb_dma_ch_sel/assign_98_valid/expr_1 -0.612622 -0.897960 0.704123 -2.401800 0.411772 -1.570717 -0.896147 -2.252784 0.960510 2.463504 2.437276 -0.019670 3.223685 0.941137 0.010831 -2.187578 2.021639 4.175683 0.734628 4.249158
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 0.878769 -1.348027 2.875082 -2.263958 0.677981 -0.479856 3.031038 -4.418519 0.196494 -1.665726 1.363708 -1.295411 -0.160340 0.719637 0.631947 0.998072 1.312100 1.348276 -1.185757 3.787327
wb_dma_ch_sel/reg_pointer 1.151812 -3.241152 1.032852 3.240078 1.001963 1.743001 -0.164735 -0.472262 1.771751 -0.266963 2.672292 -1.794119 -1.924495 1.445137 -3.292360 0.781414 -2.978288 1.090977 0.378955 -2.134575
wb_dma_wb_if/input_wb_err_i 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_rf/input_de_csr 3.441335 -1.526563 -0.827407 2.175509 0.693008 1.100986 -0.393798 0.366245 1.322925 0.745595 1.484336 0.884606 -0.922623 1.264887 -2.003978 4.075663 -1.386096 1.187972 -0.051596 -1.555430
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_ch_rf/always_5/if_1/block_1/if_1 0.161877 -0.464812 -2.621351 1.762001 -0.081406 -0.510315 -0.266421 3.359579 1.688367 0.073826 1.129158 0.214602 0.295223 -1.020312 -1.977671 -0.219551 -0.839948 0.268942 2.106623 -2.483870
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_sel/assign_165_req_p1/expr_1 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_ch_rf/input_de_adr0_we -0.926136 -0.971745 0.513389 -1.412972 -1.553637 -2.419146 -0.336757 0.076805 1.706481 3.211273 0.130175 1.702053 0.546022 1.902658 -0.105184 0.257141 0.238382 0.368553 3.103299 -0.303505
wb_dma_ch_sel/assign_161_req_p1 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 0.548925 -2.593553 4.120162 0.069632 0.162490 -0.254968 4.374824 -2.638675 2.090739 -1.476695 1.191839 -0.968336 0.149349 0.643329 -1.156009 2.893929 2.067176 0.391886 -0.095358 2.135424
wb_dma_ch_sel/assign_129_req_p0 3.332501 -0.008955 -1.615055 -5.096017 1.791949 -0.968682 -0.135353 -2.297567 -0.029020 0.082937 1.730130 -2.422657 -0.751743 -1.810292 3.656981 -1.420033 -3.072817 0.031297 1.247436 1.605504
wb_dma_de/wire_de_ack 3.111559 -0.042838 0.911262 2.202124 -1.803679 0.590621 -2.027892 -0.141467 1.179920 2.942952 0.746876 2.618179 0.251335 1.182615 -3.384324 4.004212 1.056799 1.175157 0.776987 -0.394733
wb_dma_ch_arb 3.430577 -4.569276 1.632453 -1.551989 0.872645 -1.034303 1.280448 -3.530194 0.045148 0.091600 2.480857 0.779970 1.155020 0.227808 0.049916 -1.928624 -2.491592 2.497681 -2.699717 3.345257
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 0.840580 -3.041638 -0.163728 1.190657 0.958975 -1.411451 0.846179 1.280335 2.058160 0.786031 1.601518 3.881922 0.825149 1.089964 -2.431915 0.542894 -2.856776 3.909265 0.408276 -0.423901
wb_dma_pri_enc_sub/always_3/if_1/cond -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 1.822746 -1.870588 -1.283372 0.173024 0.925222 0.439337 0.914137 -0.296429 0.991143 -2.484861 3.626048 -1.057814 -1.084655 -0.731054 -2.146962 -0.830471 -3.543995 2.418180 1.016456 -0.804078
wb_dma/wire_de_txsz_we 3.355542 2.480716 -2.540861 -0.854408 0.122671 0.698004 -2.906838 -1.046647 -0.595448 1.285371 0.907733 -1.899327 -2.300674 -1.182025 0.686347 1.774558 -2.057539 -0.263555 0.820079 -1.010902
wb_dma_ch_pri_enc/wire_pri16_out 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_pri_enc 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 1.809429 -0.757765 -0.992951 -1.477706 0.524035 -0.242432 -0.165541 -0.728908 1.418345 -0.526941 2.537289 0.685682 -1.980061 0.627002 -1.531892 0.376936 -4.010279 2.141852 2.340070 -1.149769
wb_dma_ch_rf/always_11/if_1/if_1/cond 0.758849 -0.606058 0.920270 -4.657095 0.699616 -1.110327 1.906162 -2.418733 1.079008 -2.177073 0.901796 0.189861 -2.062212 -0.980526 1.380510 -1.506635 -4.237911 0.202819 1.489088 0.270007
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.636956 -0.838440 -0.245840 -3.735390 -1.016736 -3.048977 0.421702 -1.624092 1.420345 1.888490 1.545303 -1.067876 0.678746 -1.500864 1.574124 -2.127604 0.140080 -0.463565 2.919353 2.335681
wb_dma_ch_pri_enc/wire_pri7_out 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_sel/always_6/stmt_1/expr_1 3.539733 2.091738 0.042913 0.901792 -1.563048 -0.532479 -2.223126 0.212889 1.410464 2.997329 0.338853 3.522754 -0.080944 -0.779547 -2.969838 3.658576 1.550514 1.338453 1.614391 0.838127
wb_dma_wb_if/wire_mast_err 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 2.691257 2.632064 -1.983269 0.750799 1.195537 2.243279 -3.236156 -1.550290 -0.789881 -0.318884 2.857385 -1.682351 -1.225826 -0.979805 -2.098892 0.689615 -1.561294 3.523382 -0.510785 0.667549
wb_dma_wb_if/input_wb_cyc_i 6.328446 -0.378897 -1.377214 -2.570016 -3.708445 -3.098207 2.294334 -1.008942 -1.446537 0.667784 -0.188547 0.919750 1.046751 -3.178114 2.556611 1.421641 0.842633 -4.481254 2.093756 0.427867
wb_dma_ch_sel/assign_97_valid -1.065646 2.017524 0.734535 -4.499478 1.699569 -0.599396 -3.118903 -2.708041 2.228248 4.499752 0.860204 -0.470286 2.362088 1.134833 2.322420 0.149948 2.184420 3.578178 1.714814 3.799313
wb_dma/wire_mast0_drdy 1.125880 2.202152 -1.376845 -1.333642 6.039742 0.471699 2.166934 -1.985092 4.175858 0.914059 0.140124 0.031225 -2.837526 3.081345 0.472458 2.150148 -0.327068 0.800384 0.438160 3.812962
wb_dma_ch_pri_enc/wire_pri8_out 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_wb_if/wire_pt_sel_o 3.159312 -0.187171 0.457189 -2.717360 2.240727 -0.937161 2.732876 0.160445 0.442183 -2.286968 0.221263 1.012664 -0.050761 -5.946824 2.031890 3.653427 -0.154154 -2.534731 1.333685 -2.088182
wb_dma_de/assign_77_read_hold/expr_1/expr_1 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.840580 -3.041638 -0.163728 1.190657 0.958975 -1.411451 0.846179 1.280335 2.058160 0.786031 1.601518 3.881922 0.825149 1.089964 -2.431915 0.542894 -2.856776 3.909265 0.408276 -0.423901
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 1.127319 0.492072 -0.520944 0.028385 -0.722157 -0.265657 -0.345047 -0.111700 0.871156 -0.745363 2.955819 -1.980803 -0.398501 -2.352749 -2.903185 -3.728209 -0.206283 0.322726 3.134340 1.345579
wb_dma_ch_pri_enc/wire_pri22_out 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.840580 -3.041638 -0.163728 1.190657 0.958975 -1.411451 0.846179 1.280335 2.058160 0.786031 1.601518 3.881922 0.825149 1.089964 -2.431915 0.542894 -2.856776 3.909265 0.408276 -0.423901
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.307460 -1.420660 0.229164 -4.887134 -0.319204 -3.127169 0.057159 -1.843677 1.693601 2.526049 0.809071 0.625600 0.431941 1.870239 2.622558 -0.218790 -1.588569 1.691347 2.872198 0.125345
wb_dma_ch_sel/assign_143_req_p0/expr_1 1.323320 0.299300 0.481189 -3.169811 -0.197342 -1.317229 -2.295178 -3.059207 0.871702 3.345337 1.479361 0.357515 -0.090351 1.175834 0.209294 -0.975483 -0.841935 2.027323 1.650903 2.430569
wb_dma_ch_sel/assign_135_req_p0 1.323320 0.299300 0.481189 -3.169811 -0.197342 -1.317229 -2.295178 -3.059207 0.871702 3.345337 1.479361 0.357515 -0.090351 1.175834 0.209294 -0.975483 -0.841935 2.027323 1.650903 2.430569
wb_dma_ch_sel/wire_gnt_p0_d 4.521566 -5.686277 -0.018737 -0.400045 -0.484330 -1.458678 1.256550 -2.040715 0.402775 -0.423836 4.177405 -0.288952 2.289604 -1.121550 -0.641611 0.002971 -0.957488 3.002600 -1.735183 1.830025
wb_dma_de/assign_20_adr0_cnt_next -2.308141 0.187699 -1.189547 -2.571740 1.054643 -1.284075 0.415991 0.669555 2.442040 1.771976 0.137201 -1.946424 0.588309 0.018117 3.025008 2.171331 -0.518735 -0.023894 2.889988 -2.243970
wb_dma_wb_if/inst_check_wb_dma_wb_if 0.299164 -0.936154 -1.250841 -0.078967 1.239531 -0.416372 2.275413 2.070894 -0.255694 -2.287817 0.863388 0.718061 -0.720562 -1.206722 0.116243 1.002014 -1.149305 -1.152685 2.667131 -2.944127
wb_dma_ch_sel/assign_153_req_p0 1.323320 0.299300 0.481189 -3.169811 -0.197342 -1.317229 -2.295178 -3.059207 0.871702 3.345337 1.479361 0.357515 -0.090351 1.175834 0.209294 -0.975483 -0.841935 2.027323 1.650903 2.430569
wb_dma_de/assign_82_rd_ack/expr_1 2.421581 1.516011 0.840306 -1.734605 1.255469 1.421432 -1.171409 -2.428265 0.004341 -0.769180 0.214409 0.971091 -3.001009 -0.228396 -0.404131 1.460592 -3.758689 0.976021 -0.528089 -0.211931
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 2.856328 0.146171 1.498114 -2.711676 1.002698 0.069114 -1.000393 -3.566727 0.652915 0.958865 0.498362 1.726931 -1.854743 0.501936 0.248681 1.575507 -3.204959 1.813580 -0.778349 1.271216
wb_dma_de/reg_de_csr_we 5.017954 -2.790282 -1.328492 0.336078 2.046782 -0.130429 -0.618928 -1.532523 1.979357 2.084184 1.155743 -2.144192 -1.445059 -0.577334 2.191377 5.092466 -2.519936 -0.099057 -1.527506 -1.470524
wb_dma/wire_wb0_ack_o 0.842619 1.384511 -1.182721 0.724020 -1.762326 -0.478569 0.346340 1.493545 0.971383 -0.452201 -0.507436 -0.569389 -3.006818 -0.477349 -1.172055 -0.624936 -1.671635 -2.461850 2.887598 -1.386284
wb_dma_ch_sel/always_9/stmt_1/expr_1 2.556584 -1.001291 0.444622 0.263030 0.373498 -0.307815 -0.832578 -0.548136 2.102967 1.350392 1.698737 1.902802 -1.574215 0.380513 -2.479660 1.649813 -3.066573 2.044031 1.651626 -0.755415
wb_dma_ch_pri_enc/wire_pri23_out 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_sel/assign_103_valid 0.541705 0.013588 0.116957 -2.810049 0.389165 -0.594170 -2.221582 -2.580608 0.670027 2.718864 1.361995 0.805446 -0.348425 2.427487 0.467209 0.914768 -1.830364 3.019384 1.076447 0.620508
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 -1.817947 2.146203 -1.416559 -2.072053 -1.661630 -0.528226 -3.159441 0.198815 -0.489846 3.462547 -0.139185 1.923473 0.326858 3.907359 0.058632 0.758196 0.684787 1.388172 2.952241 -0.857696
wb_dma_rf/wire_ch1_txsz 1.935369 2.102146 1.587840 0.633066 -0.495850 0.543674 0.037306 1.336675 1.525688 -0.456858 -1.643572 2.159487 -1.724292 -3.273524 -1.320016 3.708444 -1.167989 -1.410278 0.996734 -2.322712
wb_dma_de/always_23/block_1/stmt_13 0.606086 3.077718 0.280962 -1.861275 -3.784267 0.610295 -2.225809 -0.503110 -0.365450 1.224569 0.982797 2.468555 2.215467 0.135235 -1.528159 5.462101 2.662034 2.743369 1.783841 -1.343438
wb_dma_de/always_23/block_1/stmt_14 -4.475836 -1.272130 -2.197372 -1.329163 3.647902 -0.038104 -0.975632 -2.305005 -0.246775 -0.540395 1.521679 -4.106014 -1.180285 3.263119 2.964004 -0.227753 -3.467256 4.294094 -1.652046 -2.015224
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 2.019069 0.510898 0.282647 -1.297974 1.565826 1.399663 -0.316378 -2.307892 -0.395872 -2.224200 1.486276 -0.261229 -1.955172 -1.131691 -0.618463 -0.516776 -3.996868 1.968731 -1.215818 0.412718
wb_dma_ch_rf/assign_25_ch_adr0_dewe -0.926136 -0.971745 0.513389 -1.412972 -1.553637 -2.419146 -0.336757 0.076805 1.706481 3.211273 0.130175 1.702053 0.546022 1.902658 -0.105184 0.257141 0.238382 0.368553 3.103299 -0.303505
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 0.707760 1.142265 -1.207592 -1.566146 -1.161942 -1.478583 -0.590569 0.428544 0.960991 0.894016 1.566904 -1.115863 -0.142559 -1.552035 -0.863359 -2.548973 0.667355 -0.682434 4.092606 1.016273
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 1.409923 1.109187 -0.520066 -2.444882 1.251319 0.591900 -2.771034 -2.450022 0.363253 1.309371 1.906250 -0.080886 -1.922689 1.275025 -0.294847 0.493080 -3.549925 3.021938 1.266277 -0.090432
wb_dma_ch_rf/input_ch_sel 1.462119 -1.160653 0.053440 1.057830 -5.913957 2.142113 -0.904801 -2.570816 -1.393938 2.525644 0.614625 -1.001469 1.566345 5.049958 -0.750117 3.228918 -3.005781 -1.271981 -0.820101 -3.909343
wb_dma_ch_sel/always_45/case_1/stmt_2 0.294870 -1.014908 -0.691368 0.335695 0.178463 0.025394 1.206622 0.671989 0.869583 -2.240689 2.282682 -1.832220 -0.565529 -1.764548 -1.279286 -1.235440 -1.858831 0.630762 1.690187 -1.159605
wb_dma_wb_if/wire_wb_addr_o 1.635428 -0.829815 -1.718797 -2.591597 -0.564448 -2.463526 1.371191 0.674788 1.421737 0.243460 2.089731 -1.898587 0.851548 -2.502751 1.163153 -1.268690 0.723173 -0.939113 3.814960 0.812888
wb_dma_ch_rf/wire_ch_txsz_we 2.691257 2.632064 -1.983269 0.750799 1.195537 2.243279 -3.236156 -1.550290 -0.789881 -0.318884 2.857385 -1.682351 -1.225826 -0.979805 -2.098892 0.689615 -1.561294 3.523382 -0.510785 0.667549
wb_dma_de/assign_70_de_adr1/expr_1 0.294870 -1.014908 -0.691368 0.335695 0.178463 0.025394 1.206622 0.671989 0.869583 -2.240689 2.282682 -1.832220 -0.565529 -1.764548 -1.279286 -1.235440 -1.858831 0.630762 1.690187 -1.159605
wb_dma_ch_sel/assign_116_valid 0.541705 0.013588 0.116957 -2.810049 0.389165 -0.594170 -2.221582 -2.580608 0.670027 2.718864 1.361995 0.805446 -0.348425 2.427487 0.467209 0.914768 -1.830364 3.019384 1.076447 0.620508
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 0.547303 1.786592 1.637945 1.309108 -1.182300 -0.162746 -2.377810 0.244452 1.911789 3.509592 0.243832 3.511893 0.262883 1.063267 -3.943493 1.604036 1.463920 2.131904 2.440271 0.959489
wb_dma_ch_rf/always_22/if_1/if_1/cond -2.308141 0.187699 -1.189547 -2.571740 1.054643 -1.284075 0.415991 0.669555 2.442040 1.771976 0.137201 -1.946424 0.588309 0.018117 3.025008 2.171331 -0.518735 -0.023894 2.889988 -2.243970
wb_dma_wb_mast/wire_wb_addr_o 1.635428 -0.829815 -1.718797 -2.591597 -0.564448 -2.463526 1.371191 0.674788 1.421737 0.243460 2.089731 -1.898587 0.851548 -2.502751 1.163153 -1.268690 0.723173 -0.939113 3.814960 0.812888
wb_dma_ch_rf/reg_ch_csr_r2 0.758849 -0.606058 0.920270 -4.657095 0.699616 -1.110327 1.906162 -2.418733 1.079008 -2.177073 0.901796 0.189861 -2.062212 -0.980526 1.380510 -1.506635 -4.237911 0.202819 1.489088 0.270007
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -2.320368 1.648937 -0.155526 -2.206162 -1.780435 0.401198 -0.609609 1.724375 -0.204174 -3.031136 1.131014 2.624222 1.627537 -1.376477 -1.772384 -0.806263 0.892066 2.487627 2.599722 -1.436067
wb_dma_ch_sel/assign_11_pri3 1.809429 -0.757765 -0.992951 -1.477706 0.524035 -0.242432 -0.165541 -0.728908 1.418345 -0.526941 2.537289 0.685682 -1.980061 0.627002 -1.531892 0.376936 -4.010279 2.141852 2.340070 -1.149769
wb_dma_de 0.029825 -0.938084 3.112739 -2.104901 0.283524 0.249621 0.137475 -5.314608 -0.283252 0.650691 0.422569 -0.708753 -0.115364 1.843821 0.771754 -0.231916 -0.109759 1.248833 -2.694724 3.151716
wb_dma_wb_slv/wire_wb_data_o -2.886892 -0.448915 -0.780201 -1.352925 -2.697737 -2.403548 3.014975 2.492005 1.885164 -1.187564 0.541547 -2.555458 1.331770 -1.881015 1.244630 -1.399215 -0.526533 -2.346835 4.958575 -3.238062
wb_dma_inc30r/always_1/stmt_1 -0.819184 0.930178 1.164499 -1.252154 0.641223 0.256346 0.778643 3.591121 -0.584855 -2.318569 2.195472 -1.744526 3.461627 -4.411959 1.266152 0.244853 0.656846 4.212165 4.383488 -0.899421
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_ch_sel/assign_127_req_p0 1.872402 -1.133902 -0.865653 -4.170866 0.933185 -1.419970 0.153687 -2.412402 1.440354 -0.185060 2.876265 -0.713833 -1.174452 -0.258770 0.915403 -0.847533 -3.773680 2.277696 2.163814 0.570096
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_sel/assign_94_valid 0.182927 3.776388 2.808156 -3.495944 0.195368 1.194525 -1.705327 -3.527341 -0.968917 -0.299360 -0.292102 1.615614 -1.533622 0.653994 -0.826975 0.588595 0.720622 1.617334 0.744855 2.402460
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 2.247968 3.317997 0.431729 0.331510 1.385041 2.396108 -1.786475 -1.793001 -0.429245 -1.518013 0.951752 -0.475447 -2.332500 -2.321945 -2.107222 -0.031375 -2.551586 1.693876 -0.828086 0.840982
wb_dma_ch_pri_enc/wire_pri12_out 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_rf/always_20/if_1/block_1 -3.691990 -2.968422 -0.003372 -0.788602 -0.239270 -2.812939 0.429533 1.067384 1.753526 3.175429 0.108630 1.047916 2.368432 3.107331 1.457861 0.503399 0.196092 2.178243 1.789745 -1.362399
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.840580 -3.041638 -0.163728 1.190657 0.958975 -1.411451 0.846179 1.280335 2.058160 0.786031 1.601518 3.881922 0.825149 1.089964 -2.431915 0.542894 -2.856776 3.909265 0.408276 -0.423901
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 2.164922 -0.736246 2.314169 -2.534524 1.101131 -0.391941 0.359115 -2.661198 1.862048 -0.352164 0.942979 1.651089 -2.382895 -0.825100 -0.746772 0.053983 -4.733969 1.473798 0.793755 0.336985
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 -1.497613 2.878977 -1.905061 -1.894045 0.030133 0.845521 -2.231146 0.377230 -0.967070 0.090572 0.088950 -0.563298 -1.110940 1.110983 0.734555 0.153888 -1.199767 0.713634 2.041049 -1.894542
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 1.099951 -2.484661 0.600361 2.719160 0.333095 0.724313 -0.502561 0.422103 1.729910 1.635677 0.905425 1.131936 -1.425069 2.946330 -2.594337 2.518228 -1.863730 0.729354 0.630530 -2.143974
wb_dma_wb_if/input_slv_din -2.886892 -0.448915 -0.780201 -1.352925 -2.697737 -2.403548 3.014975 2.492005 1.885164 -1.187564 0.541547 -2.555458 1.331770 -1.881015 1.244630 -1.399215 -0.526533 -2.346835 4.958575 -3.238062
wb_dma_ch_sel/assign_94_valid/expr_1 0.182927 3.776388 2.808156 -3.495944 0.195368 1.194525 -1.705327 -3.527341 -0.968917 -0.299360 -0.292102 1.615614 -1.533622 0.653994 -0.826975 0.588595 0.720622 1.617334 0.744855 2.402460
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 0.349097 2.664142 0.884399 -1.191040 0.373839 -0.217793 -3.804005 -0.740537 0.759337 4.006919 -1.238848 -0.505391 -1.478769 -1.309765 1.230533 1.172842 -1.934469 -0.124640 1.707901 -1.252946
wb_dma_de/always_21 5.124289 -0.570691 -1.060442 0.304585 -0.932775 -2.141732 -0.489626 0.090138 1.925046 3.163621 0.579077 3.017100 -0.330474 -0.915125 -1.000072 4.131373 0.161478 0.382992 0.951259 0.641186
wb_dma_de/always_22 0.454474 0.989772 3.673817 -3.151520 0.847855 1.864646 -0.450700 -6.709267 -0.716892 -0.764334 0.096037 -1.846569 -1.573347 1.012066 1.118116 0.659173 -0.616758 0.513409 -3.174157 2.716926
wb_dma_de/always_23 0.454474 0.989772 3.673817 -3.151520 0.847855 1.864646 -0.450700 -6.709267 -0.716892 -0.764334 0.096037 -1.846569 -1.573347 1.012066 1.118116 0.659173 -0.616758 0.513409 -3.174157 2.716926
wb_dma_ch_pri_enc/wire_pri1_out 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_de/assign_78_mast0_go -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond 0.707760 1.142265 -1.207592 -1.566146 -1.161942 -1.478583 -0.590569 0.428544 0.960991 0.894016 1.566904 -1.115863 -0.142559 -1.552035 -0.863359 -2.548973 0.667355 -0.682434 4.092606 1.016273
wb_dma_de/wire_dma_done 1.106160 1.014081 1.743064 -1.609650 0.500079 1.776106 -1.375888 -2.272119 -0.150709 -0.175052 -0.109820 3.521250 -0.332858 1.912915 -0.976928 3.010309 -0.780939 2.861037 -1.760229 0.633191
wb_dma_ch_sel/assign_150_req_p0/expr_1 1.323320 0.299300 0.481189 -3.169811 -0.197342 -1.317229 -2.295178 -3.059207 0.871702 3.345337 1.479361 0.357515 -0.090351 1.175834 0.209294 -0.975483 -0.841935 2.027323 1.650903 2.430569
wb_dma_rf/input_wb_rf_adr -2.698822 1.637397 6.109037 -0.551760 -2.723284 -1.388130 -2.486812 -0.881809 -0.387500 4.629375 -3.592837 0.314757 2.037811 -4.615447 1.702361 -0.125345 -0.912347 -2.004822 0.411088 -2.252488
wb_dma_wb_if 0.795177 -2.627790 3.185895 1.783378 -1.545627 -1.519873 1.757205 -1.694858 1.280845 -0.041820 0.013795 0.579243 0.846437 -2.469737 -1.833711 -1.623691 0.791721 -0.886679 -2.008667 1.904610
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 5.017954 -2.790282 -1.328492 0.336078 2.046782 -0.130429 -0.618928 -1.532523 1.979357 2.084184 1.155743 -2.144192 -1.445059 -0.577334 2.191377 5.092466 -2.519936 -0.099057 -1.527506 -1.470524
wb_dma_ch_pri_enc/wire_pri25_out 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_wb_mast/reg_mast_cyc -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_ch_rf/input_wb_rf_we 1.551067 -1.928579 1.305594 -0.227318 -0.768495 -1.141255 0.398883 -2.117098 1.506618 -0.809997 2.008090 -0.405004 3.401053 -4.253415 -1.014831 -2.090525 0.212006 3.327179 -3.523925 3.390718
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -3.691990 -2.968422 -0.003372 -0.788602 -0.239270 -2.812939 0.429533 1.067384 1.753526 3.175429 0.108630 1.047916 2.368432 3.107331 1.457861 0.503399 0.196092 2.178243 1.789745 -1.362399
wb_dma_ch_rf/always_20 -3.691990 -2.968422 -0.003372 -0.788602 -0.239270 -2.812939 0.429533 1.067384 1.753526 3.175429 0.108630 1.047916 2.368432 3.107331 1.457861 0.503399 0.196092 2.178243 1.789745 -1.362399
wb_dma_de/always_6/if_1 2.247968 3.317997 0.431729 0.331510 1.385041 2.396108 -1.786475 -1.793001 -0.429245 -1.518013 0.951752 -0.475447 -2.332500 -2.321945 -2.107222 -0.031375 -2.551586 1.693876 -0.828086 0.840982
wb_dma_wb_slv/always_4/stmt_1 0.973258 0.799388 4.161976 1.019024 -0.825055 -2.719493 -1.860669 -0.880478 2.801664 7.719316 -1.567412 -1.130431 1.348120 -2.724339 0.023744 0.732568 2.774223 -2.478332 2.992805 1.364544
wb_dma_de/assign_3_ptr_valid 1.151812 -3.241152 1.032852 3.240078 1.001963 1.743001 -0.164735 -0.472262 1.771751 -0.266963 2.672292 -1.794119 -1.924495 1.445137 -3.292360 0.781414 -2.978288 1.090977 0.378955 -2.134575
wb_dma_wb_mast/input_pt_sel 2.757056 0.583440 1.591070 -2.722657 -0.405722 -0.414739 2.274853 0.398178 3.068125 -1.885832 -0.317364 -1.332348 -0.142381 -5.933725 1.898783 4.494480 -0.519497 -1.602711 0.941124 -1.268349
wb_dma_ch_pri_enc/wire_pri15_out 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_wb_slv/input_wb_we_i -0.751512 1.498173 0.371372 -4.462636 1.380810 -0.770641 0.153419 -0.038578 5.407876 3.013329 -2.661429 1.672473 -0.625136 -1.873894 2.863916 1.986117 0.447996 -3.761370 1.692859 0.946656
wb_dma_de/reg_tsz_cnt_is_0_r 2.698659 1.727813 -3.698436 -2.848783 1.077556 0.963898 -1.632560 -1.703393 -1.069338 -0.945570 2.113060 -2.068129 -1.830485 0.399289 1.654282 1.650342 -1.873084 1.290637 0.322840 -0.316998
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 -3.864771 1.992882 1.368538 -2.167871 3.633314 1.407070 -1.470537 -1.972362 0.722244 -2.641840 -0.981153 -1.677113 -1.126273 -2.948689 2.922239 2.113379 -3.255904 3.687662 -2.860606 -2.616421
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma/wire_mast1_drdy -1.072874 -0.045415 2.069254 -1.936418 0.971590 -0.579796 1.462716 -0.097257 1.132485 -1.129526 -1.359008 1.766869 -0.936900 -0.790740 0.787774 -0.286901 -1.573580 -0.432358 0.555064 -0.309809
wb_dma_ch_rf/wire_ch_csr_we 2.427638 -3.247479 2.011555 -2.346676 -0.956815 -2.502337 1.880262 -3.669732 1.076321 0.741564 0.958148 -0.875867 2.989876 -2.107936 2.593689 -0.572075 -0.219461 1.419355 -2.902020 3.538929
wb_dma_ch_pri_enc/inst_u9 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_rf/assign_8_ch_csr -0.527259 -1.629204 1.612576 -3.114903 0.150797 -0.486575 1.301674 -3.761264 -0.335097 0.595516 0.363185 -1.874553 1.862090 2.145903 3.245925 0.039505 0.515922 1.150468 -2.072374 2.708400
wb_dma_ch_rf/wire_this_ptr_set 1.099951 -2.484661 0.600361 2.719160 0.333095 0.724313 -0.502561 0.422103 1.729910 1.635677 0.905425 1.131936 -1.425069 2.946330 -2.594337 2.518228 -1.863730 0.729354 0.630530 -2.143974
wb_dma_ch_pri_enc/inst_u5 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_pri_enc/inst_u4 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_pri_enc/inst_u7 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_pri_enc/inst_u6 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_pri_enc/inst_u1 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_pri_enc/inst_u0 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_pri_enc/inst_u3 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_pri_enc/inst_u2 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma/wire_de_start 0.182927 3.776388 2.808156 -3.495944 0.195368 1.194525 -1.705327 -3.527341 -0.968917 -0.299360 -0.292102 1.615614 -1.533622 0.653994 -0.826975 0.588595 0.720622 1.617334 0.744855 2.402460
wb_dma_ch_sel/assign_130_req_p0/expr_1 3.332501 -0.008955 -1.615055 -5.096017 1.791949 -0.968682 -0.135353 -2.297567 -0.029020 0.082937 1.730130 -2.422657 -0.751743 -1.810292 3.656981 -1.420033 -3.072817 0.031297 1.247436 1.605504
wb_dma_rf/wire_ch_stop 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 1.809429 -0.757765 -0.992951 -1.477706 0.524035 -0.242432 -0.165541 -0.728908 1.418345 -0.526941 2.537289 0.685682 -1.980061 0.627002 -1.531892 0.376936 -4.010279 2.141852 2.340070 -1.149769
wb_dma_ch_rf/input_de_adr0 -4.636488 -1.363057 -1.921726 -0.820286 0.365655 -2.088224 0.398802 0.192336 1.271607 1.628612 -0.381852 1.791331 -0.145172 5.994769 0.664123 0.524386 -0.012104 2.163621 0.960781 -0.933519
wb_dma_ch_rf/input_de_adr1 0.294870 -1.014908 -0.691368 0.335695 0.178463 0.025394 1.206622 0.671989 0.869583 -2.240689 2.282682 -1.832220 -0.565529 -1.764548 -1.279286 -1.235440 -1.858831 0.630762 1.690187 -1.159605
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_wb_if/input_wbs_data_i 3.888401 -3.329103 -0.251741 2.098110 -0.965749 -2.017008 -0.897606 -0.388807 2.054665 4.261310 -0.288927 0.958392 -1.347072 0.134591 0.319846 5.008514 -0.451480 -1.819730 -1.075957 -1.619700
wb_dma_de/reg_tsz_dec 1.917978 3.144774 -3.962785 -3.703151 0.144936 0.687888 -1.803891 -1.432304 -1.534525 -1.321315 1.541369 -2.424428 -1.665699 -0.574230 2.349638 1.695222 -0.930470 0.517150 0.987792 -0.807113
wb_dma_ch_sel/input_ch0_am0 -2.308141 0.187699 -1.189547 -2.571740 1.054643 -1.284075 0.415991 0.669555 2.442040 1.771976 0.137201 -1.946424 0.588309 0.018117 3.025008 2.171331 -0.518735 -0.023894 2.889988 -2.243970
wb_dma_ch_sel/input_ch0_am1 -1.196843 1.176785 -0.241027 -2.692037 -0.587208 0.444531 0.762358 0.717997 0.554375 -2.704836 1.929305 1.132675 1.229021 -0.114181 -1.168129 1.240297 1.426860 2.563177 2.963912 -0.675100
wb_dma_ch_sel/assign_162_req_p1 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 4.043415 0.807651 -3.329077 -0.202948 0.886481 1.032718 -0.562319 0.134595 0.316280 -1.500429 2.388638 -0.584727 -2.070532 -0.734425 -0.947523 2.747119 -2.001073 1.063356 0.835406 -1.133954
wb_dma_rf/wire_ch5_csr 2.374916 -1.360402 0.577775 -1.239900 2.181862 0.280484 -0.044504 -2.062496 0.242723 0.865970 0.846923 0.485299 1.441741 0.414810 1.484761 1.983245 0.136587 2.723345 -2.525316 2.560829
wb_dma_ch_rf/wire_ch_am1_we -2.320368 1.648937 -0.155526 -2.206162 -1.780435 0.401198 -0.609609 1.724375 -0.204174 -3.031136 1.131014 2.624222 1.627537 -1.376477 -1.772384 -0.806263 0.892066 2.487627 2.599722 -1.436067
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_ch_rf/always_2/if_1/if_1/block_1 1.151812 -3.241152 1.032852 3.240078 1.001963 1.743001 -0.164735 -0.472262 1.771751 -0.266963 2.672292 -1.794119 -1.924495 1.445137 -3.292360 0.781414 -2.978288 1.090977 0.378955 -2.134575
wb_dma_inc30r/wire_out -1.236392 -2.965547 -1.357808 -2.190248 0.689714 -1.012029 4.047929 1.790486 1.954442 -2.829349 3.108907 -0.650102 3.517127 -1.227575 1.099918 0.522259 -0.052341 2.516788 1.981416 -0.691193
wb_dma_ch_pri_enc/reg_pri_out 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma/input_wb0_we_i -0.751512 1.498173 0.371372 -4.462636 1.380810 -0.770641 0.153419 -0.038578 5.407876 3.013329 -2.661429 1.672473 -0.625136 -1.873894 2.863916 1.986117 0.447996 -3.761370 1.692859 0.946656
wb_dma_de/always_2/if_1/if_1/stmt_1 -2.699897 -1.437772 -0.974211 -2.529401 0.193292 -0.420691 2.696129 2.021306 2.137889 -1.956339 1.963471 1.491813 3.460248 0.544546 0.359943 2.198622 0.845070 3.002393 2.253276 -1.662036
wb_dma_ch_rf/wire_ch_txsz_dewe 3.355542 2.480716 -2.540861 -0.854408 0.122671 0.698004 -2.906838 -1.046647 -0.595448 1.285371 0.907733 -1.899327 -2.300674 -1.182025 0.686347 1.774558 -2.057539 -0.263555 0.820079 -1.010902
wb_dma_de/always_22/if_1/stmt_2 0.454474 0.989772 3.673817 -3.151520 0.847855 1.864646 -0.450700 -6.709267 -0.716892 -0.764334 0.096037 -1.846569 -1.573347 1.012066 1.118116 0.659173 -0.616758 0.513409 -3.174157 2.716926
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 0.329097 0.875320 0.171597 -3.300357 -0.017937 -2.127457 -0.986333 -1.106335 1.314709 2.144479 -0.238144 -1.022562 -1.205826 -1.823061 2.463198 -0.199555 -2.254116 -0.552364 2.678178 -0.680166
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -2.320368 1.648937 -0.155526 -2.206162 -1.780435 0.401198 -0.609609 1.724375 -0.204174 -3.031136 1.131014 2.624222 1.627537 -1.376477 -1.772384 -0.806263 0.892066 2.487627 2.599722 -1.436067
wb_dma_ch_sel/assign_149_req_p0/expr_1 1.323320 0.299300 0.481189 -3.169811 -0.197342 -1.317229 -2.295178 -3.059207 0.871702 3.345337 1.479361 0.357515 -0.090351 1.175834 0.209294 -0.975483 -0.841935 2.027323 1.650903 2.430569
wb_dma/wire_de_ack 3.111559 -0.042838 0.911262 2.202124 -1.803679 0.590621 -2.027892 -0.141467 1.179920 2.942952 0.746876 2.618179 0.251335 1.182615 -3.384324 4.004212 1.056799 1.175157 0.776987 -0.394733
wb_dma_wb_mast/always_1/if_1 3.888401 -3.329103 -0.251741 2.098110 -0.965749 -2.017008 -0.897606 -0.388807 2.054665 4.261310 -0.288927 0.958392 -1.347072 0.134591 0.319846 5.008514 -0.451480 -1.819730 -1.075957 -1.619700
wb_dma_wb_if/wire_wb_cyc_o -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_ch_sel/assign_143_req_p0 1.323320 0.299300 0.481189 -3.169811 -0.197342 -1.317229 -2.295178 -3.059207 0.871702 3.345337 1.479361 0.357515 -0.090351 1.175834 0.209294 -0.975483 -0.841935 2.027323 1.650903 2.430569
wb_dma_wb_mast/wire_mast_err 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 1.809429 -0.757765 -0.992951 -1.477706 0.524035 -0.242432 -0.165541 -0.728908 1.418345 -0.526941 2.537289 0.685682 -1.980061 0.627002 -1.531892 0.376936 -4.010279 2.141852 2.340070 -1.149769
wb_dma/wire_slv0_dout 0.687832 2.289541 3.508106 1.100303 -0.553232 -1.324847 -3.153945 -0.927860 1.302270 7.618538 -0.774368 -2.476267 1.723073 -2.830255 -0.041954 0.715675 2.257859 -1.291032 2.931276 0.823203
wb_dma_ch_sel/reg_am1 -1.196843 1.176785 -0.241027 -2.692037 -0.587208 0.444531 0.762358 0.717997 0.554375 -2.704836 1.929305 1.132675 1.229021 -0.114181 -1.168129 1.240297 1.426860 2.563177 2.963912 -0.675100
wb_dma_ch_sel/input_next_ch 1.106160 1.014081 1.743064 -1.609650 0.500079 1.776106 -1.375888 -2.272119 -0.150709 -0.175052 -0.109820 3.521250 -0.332858 1.912915 -0.976928 3.010309 -0.780939 2.861037 -1.760229 0.633191
wb_dma_de/always_9 1.917978 3.144774 -3.962785 -3.703151 0.144936 0.687888 -1.803891 -1.432304 -1.534525 -1.321315 1.541369 -2.424428 -1.665699 -0.574230 2.349638 1.695222 -0.930470 0.517150 0.987792 -0.807113
wb_dma_de/always_8 0.151082 1.681864 1.701457 -3.018991 0.845298 0.861749 -1.339978 -2.660438 0.153326 -0.313112 0.052703 1.075349 -2.699704 0.625432 -0.173381 -0.236534 -4.122291 1.347936 0.845601 -0.352461
wb_dma_wb_mast/always_1/if_1/cond 3.888401 -3.329103 -0.251741 2.098110 -0.965749 -2.017008 -0.897606 -0.388807 2.054665 4.261310 -0.288927 0.958392 -1.347072 0.134591 0.319846 5.008514 -0.451480 -1.819730 -1.075957 -1.619700
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.636956 -0.838440 -0.245840 -3.735390 -1.016736 -3.048977 0.421702 -1.624092 1.420345 1.888490 1.545303 -1.067876 0.678746 -1.500864 1.574124 -2.127604 0.140080 -0.463565 2.919353 2.335681
wb_dma_rf/always_1/case_1/stmt_12 -1.497424 1.031142 -0.580138 0.896508 0.930905 -0.844937 -0.505523 3.151393 0.545977 1.326808 -1.085366 -0.430755 -1.647476 0.009616 0.164484 1.273351 -0.321821 -0.996584 3.833951 -3.215002
wb_dma_rf/always_1/case_1/stmt_13 -2.048568 0.708425 0.020192 -0.387042 -2.044409 -0.322351 -0.776930 2.145364 0.032776 -1.283340 0.084372 2.969604 0.424937 -0.721914 -2.030434 -1.586097 -0.789448 1.007098 2.364137 -2.015188
wb_dma_de/always_3 0.796996 0.969864 -0.282804 -2.647071 -1.025516 -0.097793 1.201440 0.416608 0.583438 -3.387411 3.063216 -1.719269 1.350458 -4.083696 -1.117715 -1.586494 1.373289 0.920898 3.442510 0.764086
wb_dma_de/always_2 -4.200631 -2.096242 0.598405 -1.608255 -0.571764 -1.731727 0.676240 1.013182 1.273288 0.928268 0.947584 2.278685 3.265255 2.883007 0.083031 0.953886 1.284442 4.007193 1.891422 -1.109677
wb_dma_de/always_5 1.409923 1.109187 -0.520066 -2.444882 1.251319 0.591900 -2.771034 -2.450022 0.363253 1.309371 1.906250 -0.080886 -1.922689 1.275025 -0.294847 0.493080 -3.549925 3.021938 1.266277 -0.090432
wb_dma_de/always_4 0.151082 1.681864 1.701457 -3.018991 0.845298 0.861749 -1.339978 -2.660438 0.153326 -0.313112 0.052703 1.075349 -2.699704 0.625432 -0.173381 -0.236534 -4.122291 1.347936 0.845601 -0.352461
wb_dma_de/always_7 2.698659 1.727813 -3.698436 -2.848783 1.077556 0.963898 -1.632560 -1.703393 -1.069338 -0.945570 2.113060 -2.068129 -1.830485 0.399289 1.654282 1.650342 -1.873084 1.290637 0.322840 -0.316998
wb_dma_de/always_6 2.247968 3.317997 0.431729 0.331510 1.385041 2.396108 -1.786475 -1.793001 -0.429245 -1.518013 0.951752 -0.475447 -2.332500 -2.321945 -2.107222 -0.031375 -2.551586 1.693876 -0.828086 0.840982
wb_dma_ch_sel/input_ch3_txsz 2.556584 -1.001291 0.444622 0.263030 0.373498 -0.307815 -0.832578 -0.548136 2.102967 1.350392 1.698737 1.902802 -1.574215 0.380513 -2.479660 1.649813 -3.066573 2.044031 1.651626 -0.755415
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond -1.497613 2.878977 -1.905061 -1.894045 0.030133 0.845521 -2.231146 0.377230 -0.967070 0.090572 0.088950 -0.563298 -1.110940 1.110983 0.734555 0.153888 -1.199767 0.713634 2.041049 -1.894542
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_ch_rf/always_11/if_1 0.758849 -0.606058 0.920270 -4.657095 0.699616 -1.110327 1.906162 -2.418733 1.079008 -2.177073 0.901796 0.189861 -2.062212 -0.980526 1.380510 -1.506635 -4.237911 0.202819 1.489088 0.270007
wb_dma_ch_sel/assign_147_req_p0/expr_1 1.323320 0.299300 0.481189 -3.169811 -0.197342 -1.317229 -2.295178 -3.059207 0.871702 3.345337 1.479361 0.357515 -0.090351 1.175834 0.209294 -0.975483 -0.841935 2.027323 1.650903 2.430569
wb_dma_ch_sel/always_45/case_1/cond 1.127319 0.492072 -0.520944 0.028385 -0.722157 -0.265657 -0.345047 -0.111700 0.871156 -0.745363 2.955819 -1.980803 -0.398501 -2.352749 -2.903185 -3.728209 -0.206283 0.322726 3.134340 1.345579
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 0.707760 1.142265 -1.207592 -1.566146 -1.161942 -1.478583 -0.590569 0.428544 0.960991 0.894016 1.566904 -1.115863 -0.142559 -1.552035 -0.863359 -2.548973 0.667355 -0.682434 4.092606 1.016273
wb_dma_de/assign_68_de_txsz 1.708867 4.676585 -3.533444 -2.276767 0.118297 2.233152 -3.483244 -1.635453 -1.639481 -0.875931 1.952732 -1.676329 -1.574515 0.229107 0.025021 1.757337 -0.309588 2.103466 0.733908 -0.125252
wb_dma_de/always_23/block_1/case_1/block_10/if_2 3.539733 2.091738 0.042913 0.901792 -1.563048 -0.532479 -2.223126 0.212889 1.410464 2.997329 0.338853 3.522754 -0.080944 -0.779547 -2.969838 3.658576 1.550514 1.338453 1.614391 0.838127
wb_dma_ch_rf/always_20/if_1 -3.691990 -2.968422 -0.003372 -0.788602 -0.239270 -2.812939 0.429533 1.067384 1.753526 3.175429 0.108630 1.047916 2.368432 3.107331 1.457861 0.503399 0.196092 2.178243 1.789745 -1.362399
wb_dma/input_wb0s_data_i 3.888401 -3.329103 -0.251741 2.098110 -0.965749 -2.017008 -0.897606 -0.388807 2.054665 4.261310 -0.288927 0.958392 -1.347072 0.134591 0.319846 5.008514 -0.451480 -1.819730 -1.075957 -1.619700
wb_dma_de/reg_dma_done_d 2.716856 0.957376 1.833873 -0.054951 0.655524 1.532569 -1.710472 -2.660169 0.136216 1.263199 -0.592292 2.249998 -2.222799 1.433549 -1.224807 2.455293 -1.915540 0.767660 -1.709858 0.817556
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 -0.926136 -0.971745 0.513389 -1.412972 -1.553637 -2.419146 -0.336757 0.076805 1.706481 3.211273 0.130175 1.702053 0.546022 1.902658 -0.105184 0.257141 0.238382 0.368553 3.103299 -0.303505
wb_dma_wb_slv/assign_1_rf_sel 0.699825 -0.823165 -0.788474 -1.347243 -3.847346 -2.774422 0.277678 -1.781723 -0.225321 2.719517 -0.235838 -0.493176 -2.956334 3.280854 -0.021136 -4.453750 -1.338440 -3.827145 3.019886 1.853718
wb_dma_ch_rf/assign_23_ch_csr_dewe 5.017954 -2.790282 -1.328492 0.336078 2.046782 -0.130429 -0.618928 -1.532523 1.979357 2.084184 1.155743 -2.144192 -1.445059 -0.577334 2.191377 5.092466 -2.519936 -0.099057 -1.527506 -1.470524
wb_dma_de/always_4/if_1/if_1/cond 0.151082 1.681864 1.701457 -3.018991 0.845298 0.861749 -1.339978 -2.660438 0.153326 -0.313112 0.052703 1.075349 -2.699704 0.625432 -0.173381 -0.236534 -4.122291 1.347936 0.845601 -0.352461
wb_dma_ch_sel/assign_376_gnt_p1 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_de/wire_wr_ack 2.421581 1.516011 0.840306 -1.734605 1.255469 1.421432 -1.171409 -2.428265 0.004341 -0.769180 0.214409 0.971091 -3.001009 -0.228396 -0.404131 1.460592 -3.758689 0.976021 -0.528089 -0.211931
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 4.043415 0.807651 -3.329077 -0.202948 0.886481 1.032718 -0.562319 0.134595 0.316280 -1.500429 2.388638 -0.584727 -2.070532 -0.734425 -0.947523 2.747119 -2.001073 1.063356 0.835406 -1.133954
wb_dma_ch_arb/always_1 3.578083 -4.996058 2.130759 -0.273561 0.431650 -1.327063 2.620405 -2.143839 1.170976 -0.965951 2.351738 1.203728 1.384239 -1.507908 -0.988327 -1.055864 -1.777239 1.924028 -2.163798 2.652472
wb_dma_ch_arb/always_2 3.578083 -4.996058 2.130759 -0.273561 0.431650 -1.327063 2.620405 -2.143839 1.170976 -0.965951 2.351738 1.203728 1.384239 -1.507908 -0.988327 -1.055864 -1.777239 1.924028 -2.163798 2.652472
wb_dma/wire_ch0_txsz 2.932654 3.419811 -2.043551 -0.588878 1.000740 2.004131 -3.738065 -1.364433 -0.599684 0.711050 1.553566 -0.664533 -1.592661 -0.306147 -0.864288 2.365598 -0.694337 2.263294 0.135508 0.250775
wb_dma_de/always_19 0.501461 -2.100506 0.379397 -4.850869 -4.310166 -2.117131 3.498466 -1.464814 0.793367 -2.758798 1.816951 2.034550 1.407102 0.992363 0.248931 3.081864 2.627076 -0.603061 2.606004 -0.976248
wb_dma_de/always_18 2.149954 1.240402 -2.993027 0.092799 0.564948 -0.514902 -0.208550 0.950821 2.662990 1.656500 3.024131 -2.652642 -0.117920 -0.222161 -1.678316 0.335930 3.020674 -0.314759 4.660749 1.865644
wb_dma_de/always_15 3.294760 0.954128 -2.052976 -1.344311 1.503163 0.920187 -2.278966 -1.795999 -0.073146 0.679614 1.910178 -0.867090 -1.794931 0.331947 0.293840 2.092357 -2.345913 2.031154 -0.055819 -0.014012
wb_dma_de/always_14 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_de/always_11 0.707760 1.142265 -1.207592 -1.566146 -1.161942 -1.478583 -0.590569 0.428544 0.960991 0.894016 1.566904 -1.115863 -0.142559 -1.552035 -0.863359 -2.548973 0.667355 -0.682434 4.092606 1.016273
wb_dma_de/always_13 1.106160 1.014081 1.743064 -1.609650 0.500079 1.776106 -1.375888 -2.272119 -0.150709 -0.175052 -0.109820 3.521250 -0.332858 1.912915 -0.976928 3.010309 -0.780939 2.861037 -1.760229 0.633191
wb_dma_de/always_12 0.151082 1.681864 1.701457 -3.018991 0.845298 0.861749 -1.339978 -2.660438 0.153326 -0.313112 0.052703 1.075349 -2.699704 0.625432 -0.173381 -0.236534 -4.122291 1.347936 0.845601 -0.352461
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 -2.200599 1.821259 2.156514 -2.621687 -2.522474 -0.615986 -2.435265 -0.973258 0.924274 4.469826 -3.259973 2.953609 0.081936 1.345808 1.611682 -0.264117 -3.119490 -1.603355 0.724559 -1.832280
wb_dma_ch_sel/assign_155_req_p0/expr_1 1.323320 0.299300 0.481189 -3.169811 -0.197342 -1.317229 -2.295178 -3.059207 0.871702 3.345337 1.479361 0.357515 -0.090351 1.175834 0.209294 -0.975483 -0.841935 2.027323 1.650903 2.430569
wb_dma_ch_pri_enc/wire_pri13_out 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_de/reg_read_r 3.294760 0.954128 -2.052976 -1.344311 1.503163 0.920187 -2.278966 -1.795999 -0.073146 0.679614 1.910178 -0.867090 -1.794931 0.331947 0.293840 2.092357 -2.345913 2.031154 -0.055819 -0.014012
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 4.626193 -0.252830 1.266412 -1.234734 1.314376 0.075067 0.193827 -2.175900 1.799191 -0.366977 0.876009 1.741667 -2.603636 -1.897367 -1.012306 2.144175 -3.660080 0.888544 -0.229666 0.638618
wb_dma/assign_9_slv0_pt_in 0.842619 1.384511 -1.182721 0.724020 -1.762326 -0.478569 0.346340 1.493545 0.971383 -0.452201 -0.507436 -0.569389 -3.006818 -0.477349 -1.172055 -0.624936 -1.671635 -2.461850 2.887598 -1.386284
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 3.539733 2.091738 0.042913 0.901792 -1.563048 -0.532479 -2.223126 0.212889 1.410464 2.997329 0.338853 3.522754 -0.080944 -0.779547 -2.969838 3.658576 1.550514 1.338453 1.614391 0.838127
wb_dma_ch_rf/always_17/if_1/block_1 2.247968 3.317997 0.431729 0.331510 1.385041 2.396108 -1.786475 -1.793001 -0.429245 -1.518013 0.951752 -0.475447 -2.332500 -2.321945 -2.107222 -0.031375 -2.551586 1.693876 -0.828086 0.840982
wb_dma_ch_rf/assign_10_ch_enable/expr_1 0.034414 -2.181953 3.742090 0.229360 -0.360746 -0.283071 4.494978 -2.223932 1.393375 -1.985212 1.782783 0.538188 0.821747 2.098746 -2.656306 1.584185 2.784847 1.867154 0.543219 3.187586
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 1.409923 1.109187 -0.520066 -2.444882 1.251319 0.591900 -2.771034 -2.450022 0.363253 1.309371 1.906250 -0.080886 -1.922689 1.275025 -0.294847 0.493080 -3.549925 3.021938 1.266277 -0.090432
wb_dma_de/assign_20_adr0_cnt_next/expr_1 -2.308141 0.187699 -1.189547 -2.571740 1.054643 -1.284075 0.415991 0.669555 2.442040 1.771976 0.137201 -1.946424 0.588309 0.018117 3.025008 2.171331 -0.518735 -0.023894 2.889988 -2.243970
wb_dma_ch_pri_enc/wire_pri2_out 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_de/always_11/stmt_1 0.707760 1.142265 -1.207592 -1.566146 -1.161942 -1.478583 -0.590569 0.428544 0.960991 0.894016 1.566904 -1.115863 -0.142559 -1.552035 -0.863359 -2.548973 0.667355 -0.682434 4.092606 1.016273
wb_dma_ch_rf/wire_ch_adr1_we 1.127319 0.492072 -0.520944 0.028385 -0.722157 -0.265657 -0.345047 -0.111700 0.871156 -0.745363 2.955819 -1.980803 -0.398501 -2.352749 -2.903185 -3.728209 -0.206283 0.322726 3.134340 1.345579
wb_dma_ch_sel_checker/input_ch_sel 0.783019 0.015315 1.543140 1.849349 -0.433804 -0.821727 -1.016547 1.367691 2.173523 2.717408 -0.652508 2.019930 -0.510903 -1.009951 -1.996922 1.761457 -0.527081 -0.050945 1.875997 -1.279983
wb_dma_ch_sel/input_ch1_adr1 0.294870 -1.014908 -0.691368 0.335695 0.178463 0.025394 1.206622 0.671989 0.869583 -2.240689 2.282682 -1.832220 -0.565529 -1.764548 -1.279286 -1.235440 -1.858831 0.630762 1.690187 -1.159605
wb_dma/wire_slv0_pt_in 0.842619 1.384511 -1.182721 0.724020 -1.762326 -0.478569 0.346340 1.493545 0.971383 -0.452201 -0.507436 -0.569389 -3.006818 -0.477349 -1.172055 -0.624936 -1.671635 -2.461850 2.887598 -1.386284
wb_dma_rf/always_2/if_1/if_1/cond -0.655554 -1.718382 2.682932 0.472461 0.079167 0.102640 -2.916782 -1.853391 0.294504 3.751339 -1.824459 2.103448 -1.528304 2.895146 -0.118918 -0.970057 -3.504812 -0.250379 -1.623451 -1.171626
wb_dma_pri_enc_sub/reg_pri_out_d 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_pri_enc/always_4/case_1 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_pri_enc/wire_pri29_out 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 4.341893 0.552969 -1.392795 1.043006 0.854411 0.505989 -1.237611 0.118221 1.232397 0.568102 1.535797 0.928554 -1.817924 -1.216751 -1.963188 3.032625 -1.794957 1.255889 0.631109 -0.540724
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 2.247968 3.317997 0.431729 0.331510 1.385041 2.396108 -1.786475 -1.793001 -0.429245 -1.518013 0.951752 -0.475447 -2.332500 -2.321945 -2.107222 -0.031375 -2.551586 1.693876 -0.828086 0.840982
wb_dma_de/wire_read_hold -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 1.127319 0.492072 -0.520944 0.028385 -0.722157 -0.265657 -0.345047 -0.111700 0.871156 -0.745363 2.955819 -1.980803 -0.398501 -2.352749 -2.903185 -3.728209 -0.206283 0.322726 3.134340 1.345579
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 1.809429 -0.757765 -0.992951 -1.477706 0.524035 -0.242432 -0.165541 -0.728908 1.418345 -0.526941 2.537289 0.685682 -1.980061 0.627002 -1.531892 0.376936 -4.010279 2.141852 2.340070 -1.149769
wb_dma_ch_rf/wire_sw_pointer 2.935444 1.462701 1.208336 -2.145815 -1.411545 1.631172 -3.730666 -2.076911 -0.987694 0.357348 -0.840441 5.566802 0.176047 0.198761 -1.414251 0.329159 -0.469337 1.672006 -2.682070 1.892075
wb_dma/wire_slv0_din -2.580312 -0.624101 0.839435 -1.040200 0.163829 -3.361106 -0.106459 1.287625 -1.578991 -1.145470 -1.401273 -2.207957 -1.696594 1.035255 2.266009 -1.815456 0.577439 0.684335 3.362764 -2.311946
wb_dma_ch_rf/input_dma_err 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_ch_sel/assign_158_req_p1 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_ch_rf/assign_17_ch_am1_we -2.320368 1.648937 -0.155526 -2.206162 -1.780435 0.401198 -0.609609 1.724375 -0.204174 -3.031136 1.131014 2.624222 1.627537 -1.376477 -1.772384 -0.806263 0.892066 2.487627 2.599722 -1.436067
wb_dma_ch_rf/assign_7_pointer_s 0.161877 -0.464812 -2.621351 1.762001 -0.081406 -0.510315 -0.266421 3.359579 1.688367 0.073826 1.129158 0.214602 0.295223 -1.020312 -1.977671 -0.219551 -0.839948 0.268942 2.106623 -2.483870
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_wb_slv/always_5/stmt_1 0.313679 1.082923 0.623865 -2.803840 -1.748685 -2.896079 -1.656840 -1.014475 1.628685 4.202466 -0.094164 0.122384 -0.040812 -0.768309 0.733347 -1.443727 0.492237 -0.910401 3.953867 1.298108
wb_dma_ch_sel/assign_161_req_p1/expr_1 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_ch_rf/input_dma_rest -0.049917 -2.133070 0.608808 1.863578 -0.521094 1.297956 1.311016 1.332477 1.697349 -0.347479 0.909364 -0.547104 -0.245883 2.233461 -1.467831 3.546991 -0.475714 -0.427266 1.912590 -3.497518
wb_dma_ch_sel/input_de_ack 3.111559 -0.042838 0.911262 2.202124 -1.803679 0.590621 -2.027892 -0.141467 1.179920 2.942952 0.746876 2.618179 0.251335 1.182615 -3.384324 4.004212 1.056799 1.175157 0.776987 -0.394733
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.636956 -0.838440 -0.245840 -3.735390 -1.016736 -3.048977 0.421702 -1.624092 1.420345 1.888490 1.545303 -1.067876 0.678746 -1.500864 1.574124 -2.127604 0.140080 -0.463565 2.919353 2.335681
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 1.872402 -1.133902 -0.865653 -4.170866 0.933185 -1.419970 0.153687 -2.412402 1.440354 -0.185060 2.876265 -0.713833 -1.174452 -0.258770 0.915403 -0.847533 -3.773680 2.277696 2.163814 0.570096
wb_dma_ch_sel/reg_valid_sel 0.182927 3.776388 2.808156 -3.495944 0.195368 1.194525 -1.705327 -3.527341 -0.968917 -0.299360 -0.292102 1.615614 -1.533622 0.653994 -0.826975 0.588595 0.720622 1.617334 0.744855 2.402460
wb_dma_de/assign_63_chunk_cnt_is_0_d 0.151082 1.681864 1.701457 -3.018991 0.845298 0.861749 -1.339978 -2.660438 0.153326 -0.313112 0.052703 1.075349 -2.699704 0.625432 -0.173381 -0.236534 -4.122291 1.347936 0.845601 -0.352461
wb_dma_de/assign_64_tsz_cnt_is_0_d 2.019069 0.510898 0.282647 -1.297974 1.565826 1.399663 -0.316378 -2.307892 -0.395872 -2.224200 1.486276 -0.261229 -1.955172 -1.131691 -0.618463 -0.516776 -3.996868 1.968731 -1.215818 0.412718
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond 0.161877 -0.464812 -2.621351 1.762001 -0.081406 -0.510315 -0.266421 3.359579 1.688367 0.073826 1.129158 0.214602 0.295223 -1.020312 -1.977671 -0.219551 -0.839948 0.268942 2.106623 -2.483870
wb_dma_wb_mast/always_4/stmt_1 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_ch_sel/assign_375_gnt_p0 4.521566 -5.686277 -0.018737 -0.400045 -0.484330 -1.458678 1.256550 -2.040715 0.402775 -0.423836 4.177405 -0.288952 2.289604 -1.121550 -0.641611 0.002971 -0.957488 3.002600 -1.735183 1.830025
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.636956 -0.838440 -0.245840 -3.735390 -1.016736 -3.048977 0.421702 -1.624092 1.420345 1.888490 1.545303 -1.067876 0.678746 -1.500864 1.574124 -2.127604 0.140080 -0.463565 2.919353 2.335681
wb_dma/inst_u2 0.029825 -0.938084 3.112739 -2.104901 0.283524 0.249621 0.137475 -5.314608 -0.283252 0.650691 0.422569 -0.708753 -0.115364 1.843821 0.771754 -0.231916 -0.109759 1.248833 -2.694724 3.151716
wb_dma/inst_u1 -0.295807 -0.449665 2.095809 -2.268270 1.201056 1.277377 0.035837 -4.051666 -1.132251 0.275402 0.197157 -0.624706 0.521531 3.083779 1.612184 0.641522 -0.184143 1.890481 -2.578959 2.370221
wb_dma/inst_u0 -1.545379 0.140180 1.730902 -1.468307 0.391350 0.363136 -1.403193 -1.612634 -0.395162 1.137731 -0.001354 0.232770 3.716108 0.019269 0.642743 -1.603958 1.444139 3.109768 -2.259453 2.413172
wb_dma/inst_u4 5.576722 -1.021207 0.288082 -2.746948 1.614819 -2.227003 3.146186 -1.527857 -0.366655 -0.209434 -1.038324 2.587649 -1.371825 -2.428558 2.556510 0.831072 -0.672765 -3.417403 0.563536 2.255183
wb_dma_ch_rf/assign_2_ch_adr1 0.434381 1.164422 0.608752 1.000081 -0.377803 -0.250300 -1.629830 0.026731 1.190197 0.182901 2.412036 -1.948609 -0.317115 -4.829452 -2.946663 -4.131107 -0.722304 0.351058 2.831812 0.862849
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.840580 -3.041638 -0.163728 1.190657 0.958975 -1.411451 0.846179 1.280335 2.058160 0.786031 1.601518 3.881922 0.825149 1.089964 -2.431915 0.542894 -2.856776 3.909265 0.408276 -0.423901
wb_dma_de/wire_de_csr 3.441335 -1.526563 -0.827407 2.175509 0.693008 1.100986 -0.393798 0.366245 1.322925 0.745595 1.484336 0.884606 -0.922623 1.264887 -2.003978 4.075663 -1.386096 1.187972 -0.051596 -1.555430
wb_dma_ch_sel/always_40/case_1/stmt_1 2.346758 -2.176552 0.448810 1.523347 1.061968 0.373548 0.179292 -0.454048 1.954658 -0.883011 3.328794 -0.146229 -0.923493 -1.291494 -3.375389 -0.251536 -3.465337 2.926369 0.785184 -0.430835
wb_dma_ch_sel/always_40/case_1/stmt_2 2.556584 -1.001291 0.444622 0.263030 0.373498 -0.307815 -0.832578 -0.548136 2.102967 1.350392 1.698737 1.902802 -1.574215 0.380513 -2.479660 1.649813 -3.066573 2.044031 1.651626 -0.755415
wb_dma_ch_sel/always_40/case_1/stmt_3 0.783019 0.015315 1.543140 1.849349 -0.433804 -0.821727 -1.016547 1.367691 2.173523 2.717408 -0.652508 2.019930 -0.510903 -1.009951 -1.996922 1.761457 -0.527081 -0.050945 1.875997 -1.279983
wb_dma_ch_sel/always_40/case_1/stmt_4 1.099951 -2.484661 0.600361 2.719160 0.333095 0.724313 -0.502561 0.422103 1.729910 1.635677 0.905425 1.131936 -1.425069 2.946330 -2.594337 2.518228 -1.863730 0.729354 0.630530 -2.143974
wb_dma_pri_enc_sub 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_rf/reg_ch_am1_r -2.320368 1.648937 -0.155526 -2.206162 -1.780435 0.401198 -0.609609 1.724375 -0.204174 -3.031136 1.131014 2.624222 1.627537 -1.376477 -1.772384 -0.806263 0.892066 2.487627 2.599722 -1.436067
wb_dma_de/assign_72_dma_err 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_de/reg_ptr_adr_low 1.242959 0.421240 -2.144235 1.333113 0.804277 -0.251293 0.882009 1.138145 3.493211 1.300462 2.449967 -2.185126 -0.282091 0.598232 -1.719185 2.801774 2.640240 0.049359 3.807158 0.348435
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.840580 -3.041638 -0.163728 1.190657 0.958975 -1.411451 0.846179 1.280335 2.058160 0.786031 1.601518 3.881922 0.825149 1.089964 -2.431915 0.542894 -2.856776 3.909265 0.408276 -0.423901
wb_dma_de/reg_state 0.454474 0.989772 3.673817 -3.151520 0.847855 1.864646 -0.450700 -6.709267 -0.716892 -0.764334 0.096037 -1.846569 -1.573347 1.012066 1.118116 0.659173 -0.616758 0.513409 -3.174157 2.716926
wb_dma_ch_rf/always_26/if_1 2.935444 1.462701 1.208336 -2.145815 -1.411545 1.631172 -3.730666 -2.076911 -0.987694 0.357348 -0.840441 5.566802 0.176047 0.198761 -1.414251 0.329159 -0.469337 1.672006 -2.682070 1.892075
wb_dma_de/always_23/block_1/case_1/block_5/if_1 -3.347369 -0.537809 0.548245 -0.582695 3.008724 0.320335 -0.236304 -2.410503 0.972953 -3.095279 -0.629328 -0.460390 -2.158553 -0.549561 1.485911 3.127717 -2.450520 3.401262 -4.084927 -2.827118
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 3.539733 2.091738 0.042913 0.901792 -1.563048 -0.532479 -2.223126 0.212889 1.410464 2.997329 0.338853 3.522754 -0.080944 -0.779547 -2.969838 3.658576 1.550514 1.338453 1.614391 0.838127
wb_dma_ch_sel/assign_113_valid 0.541705 0.013588 0.116957 -2.810049 0.389165 -0.594170 -2.221582 -2.580608 0.670027 2.718864 1.361995 0.805446 -0.348425 2.427487 0.467209 0.914768 -1.830364 3.019384 1.076447 0.620508
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 -0.926136 -0.971745 0.513389 -1.412972 -1.553637 -2.419146 -0.336757 0.076805 1.706481 3.211273 0.130175 1.702053 0.546022 1.902658 -0.105184 0.257141 0.238382 0.368553 3.103299 -0.303505
wb_dma_inc30r/always_1 -0.819184 0.930178 1.164499 -1.252154 0.641223 0.256346 0.778643 3.591121 -0.584855 -2.318569 2.195472 -1.744526 3.461627 -4.411959 1.266152 0.244853 0.656846 4.212165 4.383488 -0.899421
wb_dma_de/always_23/block_1/case_1/cond 0.454474 0.989772 3.673817 -3.151520 0.847855 1.864646 -0.450700 -6.709267 -0.716892 -0.764334 0.096037 -1.846569 -1.573347 1.012066 1.118116 0.659173 -0.616758 0.513409 -3.174157 2.716926
wb_dma_ch_sel/assign_128_req_p0/expr_1 3.332501 -0.008955 -1.615055 -5.096017 1.791949 -0.968682 -0.135353 -2.297567 -0.029020 0.082937 1.730130 -2.422657 -0.751743 -1.810292 3.656981 -1.420033 -3.072817 0.031297 1.247436 1.605504
wb_dma_de/always_8/stmt_1/expr_1/expr_1 1.409923 1.109187 -0.520066 -2.444882 1.251319 0.591900 -2.771034 -2.450022 0.363253 1.309371 1.906250 -0.080886 -1.922689 1.275025 -0.294847 0.493080 -3.549925 3.021938 1.266277 -0.090432
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 2.556584 -1.001291 0.444622 0.263030 0.373498 -0.307815 -0.832578 -0.548136 2.102967 1.350392 1.698737 1.902802 -1.574215 0.380513 -2.479660 1.649813 -3.066573 2.044031 1.651626 -0.755415
wb_dma_de/always_9/stmt_1/expr_1/expr_1 1.515531 1.988974 -4.287836 -2.862412 0.208616 1.306460 -0.685379 -0.737473 -1.142148 -2.861180 2.431921 -1.864192 -1.366380 0.635908 0.941842 2.084414 -0.645455 1.320152 0.782887 -1.141178
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 4.026164 -3.260043 0.116711 -0.611378 0.325387 -2.386947 0.590289 -1.612592 1.839338 2.023350 2.876622 -0.262339 0.848057 -1.646538 -0.772808 -2.811564 -1.691591 1.269140 0.729711 3.434383
wb_dma_ch_sel/assign_148_req_p0 1.323320 0.299300 0.481189 -3.169811 -0.197342 -1.317229 -2.295178 -3.059207 0.871702 3.345337 1.479361 0.357515 -0.090351 1.175834 0.209294 -0.975483 -0.841935 2.027323 1.650903 2.430569
wb_dma/wire_ndr 1.872402 -1.133902 -0.865653 -4.170866 0.933185 -1.419970 0.153687 -2.412402 1.440354 -0.185060 2.876265 -0.713833 -1.174452 -0.258770 0.915403 -0.847533 -3.773680 2.277696 2.163814 0.570096
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 2.556584 -1.001291 0.444622 0.263030 0.373498 -0.307815 -0.832578 -0.548136 2.102967 1.350392 1.698737 1.902802 -1.574215 0.380513 -2.479660 1.649813 -3.066573 2.044031 1.651626 -0.755415
wb_dma_pri_enc_sub/always_3/if_1/if_1 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_sel/always_8/stmt_1/expr_1 1.099951 -2.484661 0.600361 2.719160 0.333095 0.724313 -0.502561 0.422103 1.729910 1.635677 0.905425 1.131936 -1.425069 2.946330 -2.594337 2.518228 -1.863730 0.729354 0.630530 -2.143974
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 1.801286 -3.316587 0.141538 1.583459 0.947651 -0.900176 1.138443 0.505308 2.076454 -0.508014 3.065830 1.827486 0.683188 -0.811971 -3.254829 -0.848748 -3.069013 3.882517 0.363863 0.288984
wb_dma_rf/input_dma_done_all 3.294760 0.954128 -2.052976 -1.344311 1.503163 0.920187 -2.278966 -1.795999 -0.073146 0.679614 1.910178 -0.867090 -1.794931 0.331947 0.293840 2.092357 -2.345913 2.031154 -0.055819 -0.014012
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 0.161877 -0.464812 -2.621351 1.762001 -0.081406 -0.510315 -0.266421 3.359579 1.688367 0.073826 1.129158 0.214602 0.295223 -1.020312 -1.977671 -0.219551 -0.839948 0.268942 2.106623 -2.483870
wb_dma_de/assign_66_dma_done 1.106160 1.014081 1.743064 -1.609650 0.500079 1.776106 -1.375888 -2.272119 -0.150709 -0.175052 -0.109820 3.521250 -0.332858 1.912915 -0.976928 3.010309 -0.780939 2.861037 -1.760229 0.633191
wb_dma/wire_ch4_csr 2.374916 -1.360402 0.577775 -1.239900 2.181862 0.280484 -0.044504 -2.062496 0.242723 0.865970 0.846923 0.485299 1.441741 0.414810 1.484761 1.983245 0.136587 2.723345 -2.525316 2.560829
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_ch_sel/input_ch3_csr 2.865837 1.629565 0.057764 -2.588918 2.457495 1.076410 -2.507627 -1.564714 0.639165 3.152015 -0.969636 1.608042 1.488518 0.237811 3.210449 4.613352 0.671103 2.286533 -2.082556 2.055799
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.840580 -3.041638 -0.163728 1.190657 0.958975 -1.411451 0.846179 1.280335 2.058160 0.786031 1.601518 3.881922 0.825149 1.089964 -2.431915 0.542894 -2.856776 3.909265 0.408276 -0.423901
wb_dma_de/wire_adr1_cnt_next 0.480026 0.339104 -0.320527 -2.943325 -0.149812 0.339048 1.794305 0.947975 0.879571 -4.304314 2.667932 -1.859771 1.556201 -4.368606 0.507852 0.752805 0.100959 1.640110 2.389680 -1.091388
wb_dma/wire_de_adr0 -3.691990 -2.968422 -0.003372 -0.788602 -0.239270 -2.812939 0.429533 1.067384 1.753526 3.175429 0.108630 1.047916 2.368432 3.107331 1.457861 0.503399 0.196092 2.178243 1.789745 -1.362399
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_de/reg_adr0_cnt -4.200631 -2.096242 0.598405 -1.608255 -0.571764 -1.731727 0.676240 1.013182 1.273288 0.928268 0.947584 2.278685 3.265255 2.883007 0.083031 0.953886 1.284442 4.007193 1.891422 -1.109677
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma/wire_am0 -2.308141 0.187699 -1.189547 -2.571740 1.054643 -1.284075 0.415991 0.669555 2.442040 1.771976 0.137201 -1.946424 0.588309 0.018117 3.025008 2.171331 -0.518735 -0.023894 2.889988 -2.243970
wb_dma/wire_am1 -1.196843 1.176785 -0.241027 -2.692037 -0.587208 0.444531 0.762358 0.717997 0.554375 -2.704836 1.929305 1.132675 1.229021 -0.114181 -1.168129 1.240297 1.426860 2.563177 2.963912 -0.675100
wb_dma_ch_sel/assign_137_req_p0/expr_1 1.323320 0.299300 0.481189 -3.169811 -0.197342 -1.317229 -2.295178 -3.059207 0.871702 3.345337 1.479361 0.357515 -0.090351 1.175834 0.209294 -0.975483 -0.841935 2.027323 1.650903 2.430569
wb_dma_ch_sel/assign_140_req_p0/expr_1 1.323320 0.299300 0.481189 -3.169811 -0.197342 -1.317229 -2.295178 -3.059207 0.871702 3.345337 1.479361 0.357515 -0.090351 1.175834 0.209294 -0.975483 -0.841935 2.027323 1.650903 2.430569
wb_dma_ch_rf/always_22/if_1/if_1 -2.308141 0.187699 -1.189547 -2.571740 1.054643 -1.284075 0.415991 0.669555 2.442040 1.771976 0.137201 -1.946424 0.588309 0.018117 3.025008 2.171331 -0.518735 -0.023894 2.889988 -2.243970
wb_dma_de/assign_69_de_adr0 -3.691990 -2.968422 -0.003372 -0.788602 -0.239270 -2.812939 0.429533 1.067384 1.753526 3.175429 0.108630 1.047916 2.368432 3.107331 1.457861 0.503399 0.196092 2.178243 1.789745 -1.362399
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.307460 -1.420660 0.229164 -4.887134 -0.319204 -3.127169 0.057159 -1.843677 1.693601 2.526049 0.809071 0.625600 0.431941 1.870239 2.622558 -0.218790 -1.588569 1.691347 2.872198 0.125345
wb_dma_de/wire_mast0_go -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_wb_slv/input_slv_din -2.886892 -0.448915 -0.780201 -1.352925 -2.697737 -2.403548 3.014975 2.492005 1.885164 -1.187564 0.541547 -2.555458 1.331770 -1.881015 1.244630 -1.399215 -0.526533 -2.346835 4.958575 -3.238062
wb_dma_de/always_3/if_1/if_1 0.796996 0.969864 -0.282804 -2.647071 -1.025516 -0.097793 1.201440 0.416608 0.583438 -3.387411 3.063216 -1.719269 1.350458 -4.083696 -1.117715 -1.586494 1.373289 0.920898 3.442510 0.764086
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.840580 -3.041638 -0.163728 1.190657 0.958975 -1.411451 0.846179 1.280335 2.058160 0.786031 1.601518 3.881922 0.825149 1.089964 -2.431915 0.542894 -2.856776 3.909265 0.408276 -0.423901
wb_dma_ch_sel/always_47/case_1 -1.196843 1.176785 -0.241027 -2.692037 -0.587208 0.444531 0.762358 0.717997 0.554375 -2.704836 1.929305 1.132675 1.229021 -0.114181 -1.168129 1.240297 1.426860 2.563177 2.963912 -0.675100
wb_dma_ch_sel/assign_152_req_p0 1.323320 0.299300 0.481189 -3.169811 -0.197342 -1.317229 -2.295178 -3.059207 0.871702 3.345337 1.479361 0.357515 -0.090351 1.175834 0.209294 -0.975483 -0.841935 2.027323 1.650903 2.430569
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 3.539733 2.091738 0.042913 0.901792 -1.563048 -0.532479 -2.223126 0.212889 1.410464 2.997329 0.338853 3.522754 -0.080944 -0.779547 -2.969838 3.658576 1.550514 1.338453 1.614391 0.838127
wb_dma_de/reg_de_adr0_we -0.926136 -0.971745 0.513389 -1.412972 -1.553637 -2.419146 -0.336757 0.076805 1.706481 3.211273 0.130175 1.702053 0.546022 1.902658 -0.105184 0.257141 0.238382 0.368553 3.103299 -0.303505
wb_dma_ch_sel/assign_114_valid 0.541705 0.013588 0.116957 -2.810049 0.389165 -0.594170 -2.221582 -2.580608 0.670027 2.718864 1.361995 0.805446 -0.348425 2.427487 0.467209 0.914768 -1.830364 3.019384 1.076447 0.620508
wb_dma_ch_rf/assign_4_ch_am1 -2.320368 1.648937 -0.155526 -2.206162 -1.780435 0.401198 -0.609609 1.724375 -0.204174 -3.031136 1.131014 2.624222 1.627537 -1.376477 -1.772384 -0.806263 0.892066 2.487627 2.599722 -1.436067
wb_dma_de/wire_dma_done_all 3.294760 0.954128 -2.052976 -1.344311 1.503163 0.920187 -2.278966 -1.795999 -0.073146 0.679614 1.910178 -0.867090 -1.794931 0.331947 0.293840 2.092357 -2.345913 2.031154 -0.055819 -0.014012
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.636956 -0.838440 -0.245840 -3.735390 -1.016736 -3.048977 0.421702 -1.624092 1.420345 1.888490 1.545303 -1.067876 0.678746 -1.500864 1.574124 -2.127604 0.140080 -0.463565 2.919353 2.335681
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 0.182927 3.776388 2.808156 -3.495944 0.195368 1.194525 -1.705327 -3.527341 -0.968917 -0.299360 -0.292102 1.615614 -1.533622 0.653994 -0.826975 0.588595 0.720622 1.617334 0.744855 2.402460
wb_dma_wb_slv/input_wb_data_i 0.973258 0.799388 4.161976 1.019024 -0.825055 -2.719493 -1.860669 -0.880478 2.801664 7.719316 -1.567412 -1.130431 1.348120 -2.724339 0.023744 0.732568 2.774223 -2.478332 2.992805 1.364544
wb_dma_de/input_nd 1.872402 -1.133902 -0.865653 -4.170866 0.933185 -1.419970 0.153687 -2.412402 1.440354 -0.185060 2.876265 -0.713833 -1.174452 -0.258770 0.915403 -0.847533 -3.773680 2.277696 2.163814 0.570096
wb_dma_ch_sel/assign_126_ch_sel -0.561952 -2.445373 2.622340 -1.758825 -1.512992 0.098788 0.183839 -4.613893 -1.645229 0.761482 0.783167 0.790810 1.704226 3.320071 0.610394 -1.881448 -2.880402 2.945027 -3.588252 2.106446
wb_dma/wire_mast1_err 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_de/wire_ptr_valid 1.151812 -3.241152 1.032852 3.240078 1.001963 1.743001 -0.164735 -0.472262 1.771751 -0.266963 2.672292 -1.794119 -1.924495 1.445137 -3.292360 0.781414 -2.978288 1.090977 0.378955 -2.134575
wb_dma/wire_ch_sel 1.462119 -1.160653 0.053440 1.057830 -5.913957 2.142113 -0.904801 -2.570816 -1.393938 2.525644 0.614625 -1.001469 1.566345 5.049958 -0.750117 3.228918 -3.005781 -1.271981 -0.820101 -3.909343
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 1.801286 -3.316587 0.141538 1.583459 0.947651 -0.900176 1.138443 0.505308 2.076454 -0.508014 3.065830 1.827486 0.683188 -0.811971 -3.254829 -0.848748 -3.069013 3.882517 0.363863 0.288984
wb_dma_de/always_12/stmt_1/expr_1 0.151082 1.681864 1.701457 -3.018991 0.845298 0.861749 -1.339978 -2.660438 0.153326 -0.313112 0.052703 1.075349 -2.699704 0.625432 -0.173381 -0.236534 -4.122291 1.347936 0.845601 -0.352461
wb_dma/wire_dma_req 3.111559 -0.042838 0.911262 2.202124 -1.803679 0.590621 -2.027892 -0.141467 1.179920 2.942952 0.746876 2.618179 0.251335 1.182615 -3.384324 4.004212 1.056799 1.175157 0.776987 -0.394733
wb_dma_ch_sel/assign_136_req_p0 1.323320 0.299300 0.481189 -3.169811 -0.197342 -1.317229 -2.295178 -3.059207 0.871702 3.345337 1.479361 0.357515 -0.090351 1.175834 0.209294 -0.975483 -0.841935 2.027323 1.650903 2.430569
wb_dma_ch_rf/assign_5_sw_pointer 2.935444 1.462701 1.208336 -2.145815 -1.411545 1.631172 -3.730666 -2.076911 -0.987694 0.357348 -0.840441 5.566802 0.176047 0.198761 -1.414251 0.329159 -0.469337 1.672006 -2.682070 1.892075
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 4.341893 0.552969 -1.392795 1.043006 0.854411 0.505989 -1.237611 0.118221 1.232397 0.568102 1.535797 0.928554 -1.817924 -1.216751 -1.963188 3.032625 -1.794957 1.255889 0.631109 -0.540724
wb_dma_ch_rf/always_25/if_1/if_1/cond -2.320368 1.648937 -0.155526 -2.206162 -1.780435 0.401198 -0.609609 1.724375 -0.204174 -3.031136 1.131014 2.624222 1.627537 -1.376477 -1.772384 -0.806263 0.892066 2.487627 2.599722 -1.436067
wb_dma_ch_sel/assign_97_valid/expr_1 -1.065646 2.017524 0.734535 -4.499478 1.699569 -0.599396 -3.118903 -2.708041 2.228248 4.499752 0.860204 -0.470286 2.362088 1.134833 2.322420 0.149948 2.184420 3.578178 1.714814 3.799313
wb_dma_de/always_9/stmt_1 1.917978 3.144774 -3.962785 -3.703151 0.144936 0.687888 -1.803891 -1.432304 -1.534525 -1.321315 1.541369 -2.424428 -1.665699 -0.574230 2.349638 1.695222 -0.930470 0.517150 0.987792 -0.807113
wb_dma_de/input_pause_req -2.038597 -0.950802 4.039263 -0.629236 -0.898318 0.880887 0.128523 -3.244436 -0.524470 0.854541 -1.458149 0.871387 -2.643973 4.651741 -0.735020 -0.759945 -2.635590 -1.555241 -0.326628 -0.786482
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 3.539733 2.091738 0.042913 0.901792 -1.563048 -0.532479 -2.223126 0.212889 1.410464 2.997329 0.338853 3.522754 -0.080944 -0.779547 -2.969838 3.658576 1.550514 1.338453 1.614391 0.838127
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 3.441335 -1.526563 -0.827407 2.175509 0.693008 1.100986 -0.393798 0.366245 1.322925 0.745595 1.484336 0.884606 -0.922623 1.264887 -2.003978 4.075663 -1.386096 1.187972 -0.051596 -1.555430
wb_dma_de/wire_dma_busy -3.018467 0.926624 -0.898476 0.809124 -3.275525 2.054630 -1.364455 -1.972078 -1.604393 -0.064311 1.294686 -1.111113 -1.123471 5.090853 -2.467779 -2.285126 -4.423122 0.810470 0.042530 -2.515906
wb_dma_ch_sel/always_37/if_1/if_1/cond 4.341893 0.552969 -1.392795 1.043006 0.854411 0.505989 -1.237611 0.118221 1.232397 0.568102 1.535797 0.928554 -1.817924 -1.216751 -1.963188 3.032625 -1.794957 1.255889 0.631109 -0.540724
wb_dma_ch_pri_enc/always_2/if_1 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_de/always_6/if_1/stmt_1 1.348938 4.088117 -3.326370 -0.561646 0.318532 2.914264 -3.290055 -1.845996 -2.211314 -1.803521 3.036696 -3.871514 -1.686585 -0.579772 -0.794640 0.266956 -1.381886 2.586630 0.131532 -0.392525
wb_dma_ch_rf/input_de_txsz_we 3.355542 2.480716 -2.540861 -0.854408 0.122671 0.698004 -2.906838 -1.046647 -0.595448 1.285371 0.907733 -1.899327 -2.300674 -1.182025 0.686347 1.774558 -2.057539 -0.263555 0.820079 -1.010902
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_wb_if/input_wb_addr_i -1.675956 1.841826 6.086106 -0.340864 -4.195665 -3.021706 0.332610 0.071113 1.447459 3.297317 -6.106851 2.117636 0.084002 -3.827232 2.244213 -0.538137 -0.660535 -3.031807 0.490899 0.532644
wb_dma_ch_sel/always_7/stmt_1 4.341893 0.552969 -1.392795 1.043006 0.854411 0.505989 -1.237611 0.118221 1.232397 0.568102 1.535797 0.928554 -1.817924 -1.216751 -1.963188 3.032625 -1.794957 1.255889 0.631109 -0.540724
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 0.034414 -2.181953 3.742090 0.229360 -0.360746 -0.283071 4.494978 -2.223932 1.393375 -1.985212 1.782783 0.538188 0.821747 2.098746 -2.656306 1.584185 2.784847 1.867154 0.543219 3.187586
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 3.914198 -1.742712 1.259291 -0.192584 2.381392 0.144661 0.818932 -1.285966 2.053059 0.489476 -1.038459 0.224106 -2.284348 -1.631391 1.916702 4.369001 -3.310032 -1.123649 -2.005912 -1.150096
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.636956 -0.838440 -0.245840 -3.735390 -1.016736 -3.048977 0.421702 -1.624092 1.420345 1.888490 1.545303 -1.067876 0.678746 -1.500864 1.574124 -2.127604 0.140080 -0.463565 2.919353 2.335681
wb_dma_ch_rf/always_4/if_1/block_1 -1.948707 -0.217550 -1.772989 2.114402 1.094324 -0.964688 0.185364 4.656082 1.457941 0.787692 0.037854 -1.053853 0.176069 0.006587 -1.318365 0.110091 -0.187790 0.203308 3.789965 -3.787629
wb_dma_de/reg_dma_abort_r 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_ch_sel/input_ch2_txsz 4.341893 0.552969 -1.392795 1.043006 0.854411 0.505989 -1.237611 0.118221 1.232397 0.568102 1.535797 0.928554 -1.817924 -1.216751 -1.963188 3.032625 -1.794957 1.255889 0.631109 -0.540724
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_ch_sel/input_ch5_csr 2.374916 -1.360402 0.577775 -1.239900 2.181862 0.280484 -0.044504 -2.062496 0.242723 0.865970 0.846923 0.485299 1.441741 0.414810 1.484761 1.983245 0.136587 2.723345 -2.525316 2.560829
wb_dma_ch_sel/assign_150_req_p0 1.323320 0.299300 0.481189 -3.169811 -0.197342 -1.317229 -2.295178 -3.059207 0.871702 3.345337 1.479361 0.357515 -0.090351 1.175834 0.209294 -0.975483 -0.841935 2.027323 1.650903 2.430569
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond -0.926136 -0.971745 0.513389 -1.412972 -1.553637 -2.419146 -0.336757 0.076805 1.706481 3.211273 0.130175 1.702053 0.546022 1.902658 -0.105184 0.257141 0.238382 0.368553 3.103299 -0.303505
wb_dma_ch_sel/assign_155_req_p0 1.323320 0.299300 0.481189 -3.169811 -0.197342 -1.317229 -2.295178 -3.059207 0.871702 3.345337 1.479361 0.357515 -0.090351 1.175834 0.209294 -0.975483 -0.841935 2.027323 1.650903 2.430569
wb_dma_ch_sel/always_43/case_1/stmt_4 2.556584 -1.001291 0.444622 0.263030 0.373498 -0.307815 -0.832578 -0.548136 2.102967 1.350392 1.698737 1.902802 -1.574215 0.380513 -2.479660 1.649813 -3.066573 2.044031 1.651626 -0.755415
wb_dma_ch_sel/always_43/case_1/stmt_3 4.341893 0.552969 -1.392795 1.043006 0.854411 0.505989 -1.237611 0.118221 1.232397 0.568102 1.535797 0.928554 -1.817924 -1.216751 -1.963188 3.032625 -1.794957 1.255889 0.631109 -0.540724
wb_dma_ch_sel/always_43/case_1/stmt_2 1.935369 2.102146 1.587840 0.633066 -0.495850 0.543674 0.037306 1.336675 1.525688 -0.456858 -1.643572 2.159487 -1.724292 -3.273524 -1.320016 3.708444 -1.167989 -1.410278 0.996734 -2.322712
wb_dma_ch_sel/always_43/case_1/stmt_1 2.932654 3.419811 -2.043551 -0.588878 1.000740 2.004131 -3.738065 -1.364433 -0.599684 0.711050 1.553566 -0.664533 -1.592661 -0.306147 -0.864288 2.365598 -0.694337 2.263294 0.135508 0.250775
wb_dma_de/always_19/stmt_1/expr_1 0.501461 -2.100506 0.379397 -4.850869 -4.310166 -2.117131 3.498466 -1.464814 0.793367 -2.758798 1.816951 2.034550 1.407102 0.992363 0.248931 3.081864 2.627076 -0.603061 2.606004 -0.976248
wb_dma_ch_rf/wire_ch_err_we 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 -3.879473 -0.985915 0.148609 -0.844696 -2.648943 -0.067747 1.105290 -0.134079 0.173430 -0.809471 0.673774 -1.252009 -0.226279 2.444703 -0.586485 -2.870745 -2.818287 -1.148291 2.161226 -2.822248
wb_dma_rf/wire_ch1_adr1 0.294870 -1.014908 -0.691368 0.335695 0.178463 0.025394 1.206622 0.671989 0.869583 -2.240689 2.282682 -1.832220 -0.565529 -1.764548 -1.279286 -1.235440 -1.858831 0.630762 1.690187 -1.159605
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 -2.076652 -1.697740 2.277835 -0.133533 6.340212 2.169163 -2.195163 -2.358036 5.388637 3.667390 -0.335567 -3.514088 -1.635225 1.608434 2.007578 -0.863345 -2.481477 0.658130 -1.365784 1.748365
assert_wb_dma_wb_if/input_pt_sel_i 0.299164 -0.936154 -1.250841 -0.078967 1.239531 -0.416372 2.275413 2.070894 -0.255694 -2.287817 0.863388 0.718061 -0.720562 -1.206722 0.116243 1.002014 -1.149305 -1.152685 2.667131 -2.944127
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond 1.600067 -3.293384 -0.529402 -4.811916 -0.960991 -3.570717 2.482016 -1.534721 0.836923 0.793055 0.948360 0.338892 0.721090 0.588242 4.077966 1.287547 -1.775803 -0.147080 1.520644 -0.280076
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 2.556584 -1.001291 0.444622 0.263030 0.373498 -0.307815 -0.832578 -0.548136 2.102967 1.350392 1.698737 1.902802 -1.574215 0.380513 -2.479660 1.649813 -3.066573 2.044031 1.651626 -0.755415
wb_dma_rf/input_paused -0.965236 2.518476 0.598368 -1.183112 -0.212584 -0.080687 0.131045 0.187505 0.725421 0.234724 -0.288021 -0.577595 -2.295813 0.992534 -0.711066 1.696883 1.514423 -1.502367 4.327311 -0.923128
wb_dma/wire_mast0_adr 2.149954 1.240402 -2.993027 0.092799 0.564948 -0.514902 -0.208550 0.950821 2.662990 1.656500 3.024131 -2.652642 -0.117920 -0.222161 -1.678316 0.335930 3.020674 -0.314759 4.660749 1.865644
wb_dma_ch_pri_enc/inst_u8 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_sel/assign_148_req_p0/expr_1 1.323320 0.299300 0.481189 -3.169811 -0.197342 -1.317229 -2.295178 -3.059207 0.871702 3.345337 1.479361 0.357515 -0.090351 1.175834 0.209294 -0.975483 -0.841935 2.027323 1.650903 2.430569
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 -1.497613 2.878977 -1.905061 -1.894045 0.030133 0.845521 -2.231146 0.377230 -0.967070 0.090572 0.088950 -0.563298 -1.110940 1.110983 0.734555 0.153888 -1.199767 0.713634 2.041049 -1.894542
wb_dma_ch_arb/always_2/block_1 3.578083 -4.996058 2.130759 -0.273561 0.431650 -1.327063 2.620405 -2.143839 1.170976 -0.965951 2.351738 1.203728 1.384239 -1.507908 -0.988327 -1.055864 -1.777239 1.924028 -2.163798 2.652472
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 3.294760 0.954128 -2.052976 -1.344311 1.503163 0.920187 -2.278966 -1.795999 -0.073146 0.679614 1.910178 -0.867090 -1.794931 0.331947 0.293840 2.092357 -2.345913 2.031154 -0.055819 -0.014012
wb_dma_ch_sel/always_40/case_1/cond 1.151812 -3.241152 1.032852 3.240078 1.001963 1.743001 -0.164735 -0.472262 1.771751 -0.266963 2.672292 -1.794119 -1.924495 1.445137 -3.292360 0.781414 -2.978288 1.090977 0.378955 -2.134575
wb_dma_ch_rf/assign_22_ch_err_we 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.636956 -0.838440 -0.245840 -3.735390 -1.016736 -3.048977 0.421702 -1.624092 1.420345 1.888490 1.545303 -1.067876 0.678746 -1.500864 1.574124 -2.127604 0.140080 -0.463565 2.919353 2.335681
wb_dma_ch_rf/wire_pointer 0.369650 -2.495561 3.780368 4.916028 3.204197 0.467375 -1.617563 0.612538 -0.238599 2.467594 0.924975 -3.586702 -2.102191 -0.263179 -1.953637 0.517987 -1.801636 1.877931 1.740610 -1.961406
wb_dma_ch_pri_enc/always_2/if_1/if_1 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_pri_enc/wire_pri19_out 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_sel/assign_5_pri1 0.384316 0.575421 0.243123 -1.636028 0.620984 0.970618 0.980760 -0.643846 0.292525 -3.083558 0.589073 0.912490 -3.096348 0.007024 -1.045711 -0.265633 -4.502899 0.264095 1.189226 -1.807981
wb_dma_rf/inst_u26 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_rf/inst_u27 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_de/always_23/block_1/case_1/block_10 3.539733 2.091738 0.042913 0.901792 -1.563048 -0.532479 -2.223126 0.212889 1.410464 2.997329 0.338853 3.522754 -0.080944 -0.779547 -2.969838 3.658576 1.550514 1.338453 1.614391 0.838127
wb_dma_de/always_23/block_1/case_1/block_11 5.124289 -0.570691 -1.060442 0.304585 -0.932775 -2.141732 -0.489626 0.090138 1.925046 3.163621 0.579077 3.017100 -0.330474 -0.915125 -1.000072 4.131373 0.161478 0.382992 0.951259 0.641186
wb_dma_rf/inst_u22 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_rf/inst_u23 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_rf/inst_u20 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_de/assign_86_de_ack 3.111559 -0.042838 0.911262 2.202124 -1.803679 0.590621 -2.027892 -0.141467 1.179920 2.942952 0.746876 2.618179 0.251335 1.182615 -3.384324 4.004212 1.056799 1.175157 0.776987 -0.394733
wb_dma_rf/inst_u28 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_rf/inst_u29 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_ch_sel/always_1/stmt_1 3.111559 -0.042838 0.911262 2.202124 -1.803679 0.590621 -2.027892 -0.141467 1.179920 2.942952 0.746876 2.618179 0.251335 1.182615 -3.384324 4.004212 1.056799 1.175157 0.776987 -0.394733
wb_dma_de/always_6/if_1/if_1/cond/expr_1 1.562369 3.302266 -3.323187 -1.214485 0.015199 1.704708 -2.211634 -0.063763 -1.131908 -1.301686 1.245710 -2.041476 -1.921166 -0.949177 0.402469 2.467885 -1.170183 0.290194 1.069457 -2.368383
wb_dma_ch_sel/assign_142_req_p0/expr_1 1.323320 0.299300 0.481189 -3.169811 -0.197342 -1.317229 -2.295178 -3.059207 0.871702 3.345337 1.479361 0.357515 -0.090351 1.175834 0.209294 -0.975483 -0.841935 2.027323 1.650903 2.430569
wb_dma_rf/inst_check_wb_dma_rf -1.304401 1.966691 0.164832 -0.240943 -2.179284 -0.631340 -2.252607 1.725870 0.807385 0.420205 0.031641 2.719443 0.825656 -3.061064 -2.101168 -2.254929 -0.404277 0.580613 2.541159 -1.091575
wb_dma_rf/reg_wb_rf_dout -4.219467 0.824910 1.041530 -0.650778 0.053369 -2.452172 -1.874799 1.944128 -1.509924 -2.034731 -1.807822 -0.866890 -2.044645 -1.513806 1.682656 -1.887818 0.687454 1.675041 2.711472 -2.513960
wb_dma/input_dma_req_i 3.111559 -0.042838 0.911262 2.202124 -1.803679 0.590621 -2.027892 -0.141467 1.179920 2.942952 0.746876 2.618179 0.251335 1.182615 -3.384324 4.004212 1.056799 1.175157 0.776987 -0.394733
wb_dma_de/input_am1 -1.196843 1.176785 -0.241027 -2.692037 -0.587208 0.444531 0.762358 0.717997 0.554375 -2.704836 1.929305 1.132675 1.229021 -0.114181 -1.168129 1.240297 1.426860 2.563177 2.963912 -0.675100
wb_dma_de/input_am0 -2.308141 0.187699 -1.189547 -2.571740 1.054643 -1.284075 0.415991 0.669555 2.442040 1.771976 0.137201 -1.946424 0.588309 0.018117 3.025008 2.171331 -0.518735 -0.023894 2.889988 -2.243970
wb_dma_ch_sel/reg_next_start -1.105547 3.859315 2.744446 -2.989853 0.803570 1.569137 -0.831419 -2.593151 -0.777020 -1.197653 -0.645497 2.006275 -1.619862 1.401423 -0.719554 2.515339 0.605801 2.239237 0.786279 0.771606
wb_dma_ch_sel/input_ch4_csr 2.374916 -1.360402 0.577775 -1.239900 2.181862 0.280484 -0.044504 -2.062496 0.242723 0.865970 0.846923 0.485299 1.441741 0.414810 1.484761 1.983245 0.136587 2.723345 -2.525316 2.560829
wb_dma/wire_mast0_dout 3.888401 -3.329103 -0.251741 2.098110 -0.965749 -2.017008 -0.897606 -0.388807 2.054665 4.261310 -0.288927 0.958392 -1.347072 0.134591 0.319846 5.008514 -0.451480 -1.819730 -1.075957 -1.619700
wb_dma_ch_sel/assign_107_valid 0.541705 0.013588 0.116957 -2.810049 0.389165 -0.594170 -2.221582 -2.580608 0.670027 2.718864 1.361995 0.805446 -0.348425 2.427487 0.467209 0.914768 -1.830364 3.019384 1.076447 0.620508
wb_dma/wire_next_ch 1.106160 1.014081 1.743064 -1.609650 0.500079 1.776106 -1.375888 -2.272119 -0.150709 -0.175052 -0.109820 3.521250 -0.332858 1.912915 -0.976928 3.010309 -0.780939 2.861037 -1.760229 0.633191
wb_dma_rf/wire_ch2_txsz 4.341893 0.552969 -1.392795 1.043006 0.854411 0.505989 -1.237611 0.118221 1.232397 0.568102 1.535797 0.928554 -1.817924 -1.216751 -1.963188 3.032625 -1.794957 1.255889 0.631109 -0.540724
wb_dma_ch_rf/wire_ch_am0 -2.308141 0.187699 -1.189547 -2.571740 1.054643 -1.284075 0.415991 0.669555 2.442040 1.771976 0.137201 -1.946424 0.588309 0.018117 3.025008 2.171331 -0.518735 -0.023894 2.889988 -2.243970
wb_dma_ch_rf/wire_ch_am1 -2.320368 1.648937 -0.155526 -2.206162 -1.780435 0.401198 -0.609609 1.724375 -0.204174 -3.031136 1.131014 2.624222 1.627537 -1.376477 -1.772384 -0.806263 0.892066 2.487627 2.599722 -1.436067
wb_dma/wire_ch6_csr 2.374916 -1.360402 0.577775 -1.239900 2.181862 0.280484 -0.044504 -2.062496 0.242723 0.865970 0.846923 0.485299 1.441741 0.414810 1.484761 1.983245 0.136587 2.723345 -2.525316 2.560829
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_de/input_csr 0.382822 -2.367059 3.978832 -1.332774 1.566343 -1.524638 0.952854 -2.078301 3.372201 2.225883 -2.208035 -0.614625 -0.281856 -2.623308 4.233555 5.535020 -1.808981 -0.481969 -1.724754 -1.778140
wb_dma_de/reg_read 2.421581 1.516011 0.840306 -1.734605 1.255469 1.421432 -1.171409 -2.428265 0.004341 -0.769180 0.214409 0.971091 -3.001009 -0.228396 -0.404131 1.460592 -3.758689 0.976021 -0.528089 -0.211931
wb_dma/input_wb1_cyc_i 0.299164 -0.936154 -1.250841 -0.078967 1.239531 -0.416372 2.275413 2.070894 -0.255694 -2.287817 0.863388 0.718061 -0.720562 -1.206722 0.116243 1.002014 -1.149305 -1.152685 2.667131 -2.944127
wb_dma_ch_rf/wire_ch_adr0_we -3.691990 -2.968422 -0.003372 -0.788602 -0.239270 -2.812939 0.429533 1.067384 1.753526 3.175429 0.108630 1.047916 2.368432 3.107331 1.457861 0.503399 0.196092 2.178243 1.789745 -1.362399
wb_dma_ch_sel/assign_140_req_p0 1.323320 0.299300 0.481189 -3.169811 -0.197342 -1.317229 -2.295178 -3.059207 0.871702 3.345337 1.479361 0.357515 -0.090351 1.175834 0.209294 -0.975483 -0.841935 2.027323 1.650903 2.430569
wb_dma_rf/wire_ch3_txsz 2.556584 -1.001291 0.444622 0.263030 0.373498 -0.307815 -0.832578 -0.548136 2.102967 1.350392 1.698737 1.902802 -1.574215 0.380513 -2.479660 1.649813 -3.066573 2.044031 1.651626 -0.755415
wb_dma_rf/input_wb_rf_din 0.687832 2.289541 3.508106 1.100303 -0.553232 -1.324847 -3.153945 -0.927860 1.302270 7.618538 -0.774368 -2.476267 1.723073 -2.830255 -0.041954 0.715675 2.257859 -1.291032 2.931276 0.823203
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -3.691990 -2.968422 -0.003372 -0.788602 -0.239270 -2.812939 0.429533 1.067384 1.753526 3.175429 0.108630 1.047916 2.368432 3.107331 1.457861 0.503399 0.196092 2.178243 1.789745 -1.362399
wb_dma_de/always_18/stmt_1/expr_1/expr_2 0.707760 1.142265 -1.207592 -1.566146 -1.161942 -1.478583 -0.590569 0.428544 0.960991 0.894016 1.566904 -1.115863 -0.142559 -1.552035 -0.863359 -2.548973 0.667355 -0.682434 4.092606 1.016273
wb_dma_pri_enc_sub/reg_pri_out_d1 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_rf/always_19/if_1/block_1 -1.497613 2.878977 -1.905061 -1.894045 0.030133 0.845521 -2.231146 0.377230 -0.967070 0.090572 0.088950 -0.563298 -1.110940 1.110983 0.734555 0.153888 -1.199767 0.713634 2.041049 -1.894542
wb_dma_ch_rf/always_2 1.151812 -3.241152 1.032852 3.240078 1.001963 1.743001 -0.164735 -0.472262 1.771751 -0.266963 2.672292 -1.794119 -1.924495 1.445137 -3.292360 0.781414 -2.978288 1.090977 0.378955 -2.134575
wb_dma_ch_rf/always_1 -1.817947 2.146203 -1.416559 -2.072053 -1.661630 -0.528226 -3.159441 0.198815 -0.489846 3.462547 -0.139185 1.923473 0.326858 3.907359 0.058632 0.758196 0.684787 1.388172 2.952241 -0.857696
wb_dma_de/input_mast0_drdy 1.125880 2.202152 -1.376845 -1.333642 6.039742 0.471699 2.166934 -1.985092 4.175858 0.914059 0.140124 0.031225 -2.837526 3.081345 0.472458 2.150148 -0.327068 0.800384 0.438160 3.812962
wb_dma_ch_rf/always_6 0.548925 -2.593553 4.120162 0.069632 0.162490 -0.254968 4.374824 -2.638675 2.090739 -1.476695 1.191839 -0.968336 0.149349 0.643329 -1.156009 2.893929 2.067176 0.391886 -0.095358 2.135424
wb_dma_ch_rf/always_5 0.161877 -0.464812 -2.621351 1.762001 -0.081406 -0.510315 -0.266421 3.359579 1.688367 0.073826 1.129158 0.214602 0.295223 -1.020312 -1.977671 -0.219551 -0.839948 0.268942 2.106623 -2.483870
wb_dma_ch_rf/always_4 -1.948707 -0.217550 -1.772989 2.114402 1.094324 -0.964688 0.185364 4.656082 1.457941 0.787692 0.037854 -1.053853 0.176069 0.006587 -1.318365 0.110091 -0.187790 0.203308 3.789965 -3.787629
wb_dma_ch_rf/always_9 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_ch_rf/always_8 -3.747786 0.826121 -1.896325 -1.707326 -2.400131 1.255533 -0.843179 -0.824743 -1.553151 -0.807205 1.040291 -2.092845 -0.225885 3.488207 0.372781 -2.854406 -3.431655 -0.044326 1.104391 -2.817987
assert_wb_dma_rf/input_wb_rf_dout -1.304401 1.966691 0.164832 -0.240943 -2.179284 -0.631340 -2.252607 1.725870 0.807385 0.420205 0.031641 2.719443 0.825656 -3.061064 -2.101168 -2.254929 -0.404277 0.580613 2.541159 -1.091575
wb_dma/wire_wb1_addr_o 1.268456 -2.166491 -1.276358 -2.578043 -0.182442 -2.435355 2.743050 0.959983 1.449194 -0.782849 1.425952 -1.489618 0.884335 -2.198334 2.491671 0.543474 -0.891121 -0.750037 2.555149 -0.978489
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.307460 -1.420660 0.229164 -4.887134 -0.319204 -3.127169 0.057159 -1.843677 1.693601 2.526049 0.809071 0.625600 0.431941 1.870239 2.622558 -0.218790 -1.588569 1.691347 2.872198 0.125345
wb_dma_wb_slv/always_5/stmt_1/expr_1 0.313679 1.082923 0.623865 -2.803840 -1.748685 -2.896079 -1.656840 -1.014475 1.628685 4.202466 -0.094164 0.122384 -0.040812 -0.768309 0.733347 -1.443727 0.492237 -0.910401 3.953867 1.298108
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 1.129108 -3.868451 2.009258 1.028835 -2.343290 -0.831099 0.073500 -1.520570 3.300111 1.539700 0.748241 2.126843 4.410099 -2.332176 -1.601361 -1.656873 -0.409415 0.905078 -3.880559 1.454544
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 -0.051351 1.505839 2.748861 -3.850597 -1.822747 -2.632667 0.377028 -0.834767 1.999732 1.948786 -1.933672 2.608224 -0.683231 -2.307988 0.587817 -2.525215 -0.855422 -2.499120 3.374440 1.537107
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 1.809429 -0.757765 -0.992951 -1.477706 0.524035 -0.242432 -0.165541 -0.728908 1.418345 -0.526941 2.537289 0.685682 -1.980061 0.627002 -1.531892 0.376936 -4.010279 2.141852 2.340070 -1.149769
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.840580 -3.041638 -0.163728 1.190657 0.958975 -1.411451 0.846179 1.280335 2.058160 0.786031 1.601518 3.881922 0.825149 1.089964 -2.431915 0.542894 -2.856776 3.909265 0.408276 -0.423901
wb_dma_wb_slv/reg_slv_dout 0.973258 0.799388 4.161976 1.019024 -0.825055 -2.719493 -1.860669 -0.880478 2.801664 7.719316 -1.567412 -1.130431 1.348120 -2.724339 0.023744 0.732568 2.774223 -2.478332 2.992805 1.364544
wb_dma_ch_pri_enc/always_2 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_pri_enc/always_4 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma/inst_u3 0.795177 -2.627790 3.185895 1.783378 -1.545627 -1.519873 1.757205 -1.694858 1.280845 -0.041820 0.013795 0.579243 0.846437 -2.469737 -1.833711 -1.623691 0.791721 -0.886679 -2.008667 1.904610
wb_dma_wb_slv/always_1/stmt_1 -2.368478 0.917081 7.052151 -0.812839 -2.945231 -2.367103 -0.902553 -0.806151 1.216359 4.542883 -4.287422 1.675198 1.771001 -4.481050 1.574593 0.279419 -0.092542 -2.864882 0.932313 -1.234107
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.636956 -0.838440 -0.245840 -3.735390 -1.016736 -3.048977 0.421702 -1.624092 1.420345 1.888490 1.545303 -1.067876 0.678746 -1.500864 1.574124 -2.127604 0.140080 -0.463565 2.919353 2.335681
wb_dma_rf/wire_ch0_am0 -2.308141 0.187699 -1.189547 -2.571740 1.054643 -1.284075 0.415991 0.669555 2.442040 1.771976 0.137201 -1.946424 0.588309 0.018117 3.025008 2.171331 -0.518735 -0.023894 2.889988 -2.243970
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.636956 -0.838440 -0.245840 -3.735390 -1.016736 -3.048977 0.421702 -1.624092 1.420345 1.888490 1.545303 -1.067876 0.678746 -1.500864 1.574124 -2.127604 0.140080 -0.463565 2.919353 2.335681
wb_dma_wb_mast/wire_mast_drdy 2.060017 1.556459 -0.746770 -0.808615 5.842445 -0.497048 3.379964 -0.874914 5.188429 0.778057 -0.068252 1.339116 -2.327920 1.531140 -0.076571 3.075037 0.600774 0.628516 0.994606 4.163194
wb_dma_wb_if/wire_mast_pt_out 0.842619 1.384511 -1.182721 0.724020 -1.762326 -0.478569 0.346340 1.493545 0.971383 -0.452201 -0.507436 -0.569389 -3.006818 -0.477349 -1.172055 -0.624936 -1.671635 -2.461850 2.887598 -1.386284
wb_dma_ch_sel/assign_95_valid/expr_1 -0.469191 3.282830 1.077441 -4.238081 2.026114 0.294025 -2.830566 -3.419224 2.143223 3.355333 0.008137 1.333359 1.955645 0.541255 1.709771 0.309102 0.975850 4.132402 -0.460111 4.590489
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 4.026164 -3.260043 0.116711 -0.611378 0.325387 -2.386947 0.590289 -1.612592 1.839338 2.023350 2.876622 -0.262339 0.848057 -1.646538 -0.772808 -2.811564 -1.691591 1.269140 0.729711 3.434383
wb_dma/constraint_slv0_din -2.988034 2.504194 1.631487 -0.961351 -2.007056 0.148346 -2.159186 -0.475249 1.383289 2.018790 -0.696485 0.826395 -1.589994 1.688038 -2.341554 -0.642063 0.497300 -1.717381 3.981884 -2.011181
wb_dma_de/always_4/if_1/if_1 0.151082 1.681864 1.701457 -3.018991 0.845298 0.861749 -1.339978 -2.660438 0.153326 -0.313112 0.052703 1.075349 -2.699704 0.625432 -0.173381 -0.236534 -4.122291 1.347936 0.845601 -0.352461
wb_dma_rf/always_2 -1.170558 -1.154994 4.515386 -0.203825 1.774035 -0.085052 -1.909210 -2.435410 0.552726 3.371472 -2.378682 1.917135 -3.393429 3.650798 -0.422557 0.230875 -1.333539 -1.385206 0.158820 -0.594269
wb_dma_rf/inst_u24 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_rf/always_1 -4.219467 0.824910 1.041530 -0.650778 0.053369 -2.452172 -1.874799 1.944128 -1.509924 -2.034731 -1.807822 -0.866890 -2.044645 -1.513806 1.682656 -1.887818 0.687454 1.675041 2.711472 -2.513960
wb_dma_ch_sel/always_38 0.182927 3.776388 2.808156 -3.495944 0.195368 1.194525 -1.705327 -3.527341 -0.968917 -0.299360 -0.292102 1.615614 -1.533622 0.653994 -0.826975 0.588595 0.720622 1.617334 0.744855 2.402460
wb_dma_ch_sel/always_39 1.872402 -1.133902 -0.865653 -4.170866 0.933185 -1.419970 0.153687 -2.412402 1.440354 -0.185060 2.876265 -0.713833 -1.174452 -0.258770 0.915403 -0.847533 -3.773680 2.277696 2.163814 0.570096
wb_dma_ch_sel/always_37 -1.595192 -2.896048 3.405128 0.125173 -1.524937 0.972010 1.355138 -3.829050 -1.097513 -0.026910 0.773817 0.981460 2.115822 4.021482 -0.269230 0.801275 -3.254351 3.865060 -4.044740 -0.051426
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.307460 -1.420660 0.229164 -4.887134 -0.319204 -3.127169 0.057159 -1.843677 1.693601 2.526049 0.809071 0.625600 0.431941 1.870239 2.622558 -0.218790 -1.588569 1.691347 2.872198 0.125345
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 -2.007219 -0.176232 1.674875 -3.224090 2.698093 -0.247324 1.000985 -2.216938 0.702815 -2.905797 0.006528 -1.554721 0.687696 -4.066040 3.714378 2.137468 -2.981622 3.642808 -2.901048 -1.422984
wb_dma_ch_sel/assign_10_pri3 1.809429 -0.757765 -0.992951 -1.477706 0.524035 -0.242432 -0.165541 -0.728908 1.418345 -0.526941 2.537289 0.685682 -1.980061 0.627002 -1.531892 0.376936 -4.010279 2.141852 2.340070 -1.149769
wb_dma_rf/inst_u21 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_rf/wire_ch3_adr0 -1.705326 -4.115955 -0.981643 -0.332646 -0.964062 -2.212634 3.079335 1.396667 1.394371 -1.054537 1.627108 1.059085 0.952179 2.223047 -0.542800 -0.373767 -1.270487 0.979795 1.832588 -1.955649
wb_dma_ch_rf/input_dma_busy -3.747786 0.826121 -1.896325 -1.707326 -2.400131 1.255533 -0.843179 -0.824743 -1.553151 -0.807205 1.040291 -2.092845 -0.225885 3.488207 0.372781 -2.854406 -3.431655 -0.044326 1.104391 -2.817987
wb_dma_ch_sel/assign_134_req_p0 2.812588 -2.098553 -1.003527 -1.371872 0.506129 -1.629145 -1.063082 -2.553007 -0.183743 2.600740 2.652145 -1.044129 0.472520 0.671437 0.177539 -4.489748 -2.358616 1.672125 -0.004694 3.791857
wb_dma/wire_wb0m_data_o -2.886892 -0.448915 -0.780201 -1.352925 -2.697737 -2.403548 3.014975 2.492005 1.885164 -1.187564 0.541547 -2.555458 1.331770 -1.881015 1.244630 -1.399215 -0.526533 -2.346835 4.958575 -3.238062
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.307460 -1.420660 0.229164 -4.887134 -0.319204 -3.127169 0.057159 -1.843677 1.693601 2.526049 0.809071 0.625600 0.431941 1.870239 2.622558 -0.218790 -1.588569 1.691347 2.872198 0.125345
wb_dma_ch_rf/always_6/if_1 0.548925 -2.593553 4.120162 0.069632 0.162490 -0.254968 4.374824 -2.638675 2.090739 -1.476695 1.191839 -0.968336 0.149349 0.643329 -1.156009 2.893929 2.067176 0.391886 -0.095358 2.135424
wb_dma 0.122250 -0.003341 0.420995 0.196037 0.411750 0.690381 -0.156881 -1.198211 -1.197787 -0.000735 -0.536382 -0.533496 1.075945 0.330806 1.015921 -0.006259 1.673656 0.105204 -2.714445 1.815984
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 2.019069 0.510898 0.282647 -1.297974 1.565826 1.399663 -0.316378 -2.307892 -0.395872 -2.224200 1.486276 -0.261229 -1.955172 -1.131691 -0.618463 -0.516776 -3.996868 1.968731 -1.215818 0.412718
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 -1.497613 2.878977 -1.905061 -1.894045 0.030133 0.845521 -2.231146 0.377230 -0.967070 0.090572 0.088950 -0.563298 -1.110940 1.110983 0.734555 0.153888 -1.199767 0.713634 2.041049 -1.894542
assert_wb_dma_rf/input_wb_rf_adr -1.304401 1.966691 0.164832 -0.240943 -2.179284 -0.631340 -2.252607 1.725870 0.807385 0.420205 0.031641 2.719443 0.825656 -3.061064 -2.101168 -2.254929 -0.404277 0.580613 2.541159 -1.091575
wb_dma_ch_rf/always_6/if_1/if_1 0.548925 -2.593553 4.120162 0.069632 0.162490 -0.254968 4.374824 -2.638675 2.090739 -1.476695 1.191839 -0.968336 0.149349 0.643329 -1.156009 2.893929 2.067176 0.391886 -0.095358 2.135424
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_arb/wire_gnt 3.578083 -4.996058 2.130759 -0.273561 0.431650 -1.327063 2.620405 -2.143839 1.170976 -0.965951 2.351738 1.203728 1.384239 -1.507908 -0.988327 -1.055864 -1.777239 1.924028 -2.163798 2.652472
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -0.965236 2.518476 0.598368 -1.183112 -0.212584 -0.080687 0.131045 0.187505 0.725421 0.234724 -0.288021 -0.577595 -2.295813 0.992534 -0.711066 1.696883 1.514423 -1.502367 4.327311 -0.923128
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 1.872402 -1.133902 -0.865653 -4.170866 0.933185 -1.419970 0.153687 -2.412402 1.440354 -0.185060 2.876265 -0.713833 -1.174452 -0.258770 0.915403 -0.847533 -3.773680 2.277696 2.163814 0.570096
wb_dma_rf/always_1/case_1/cond -4.219467 0.824910 1.041530 -0.650778 0.053369 -2.452172 -1.874799 1.944128 -1.509924 -2.034731 -1.807822 -0.866890 -2.044645 -1.513806 1.682656 -1.887818 0.687454 1.675041 2.711472 -2.513960
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_wb_slv/assign_4/expr_1 -1.077359 -0.358800 -1.604904 0.023545 -4.011154 -2.807149 3.027821 2.369461 3.198319 -0.599086 -0.163532 -3.241375 -0.993453 -0.649910 0.788207 -1.234695 -0.732292 -2.513788 3.852881 -0.820409
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 4.341893 0.552969 -1.392795 1.043006 0.854411 0.505989 -1.237611 0.118221 1.232397 0.568102 1.535797 0.928554 -1.817924 -1.216751 -1.963188 3.032625 -1.794957 1.255889 0.631109 -0.540724
wb_dma_de/always_3/if_1/stmt_1 0.707760 1.142265 -1.207592 -1.566146 -1.161942 -1.478583 -0.590569 0.428544 0.960991 0.894016 1.566904 -1.115863 -0.142559 -1.552035 -0.863359 -2.548973 0.667355 -0.682434 4.092606 1.016273
wb_dma_ch_sel/assign_104_valid 0.541705 0.013588 0.116957 -2.810049 0.389165 -0.594170 -2.221582 -2.580608 0.670027 2.718864 1.361995 0.805446 -0.348425 2.427487 0.467209 0.914768 -1.830364 3.019384 1.076447 0.620508
wb_dma_ch_rf/always_9/stmt_1 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_wb_if/input_mast_adr 1.635428 -0.829815 -1.718797 -2.591597 -0.564448 -2.463526 1.371191 0.674788 1.421737 0.243460 2.089731 -1.898587 0.851548 -2.502751 1.163153 -1.268690 0.723173 -0.939113 3.814960 0.812888
assert_wb_dma_ch_arb/input_req 0.168279 -0.546144 -0.611346 -5.043767 0.659764 -2.179554 0.360654 -1.888776 1.352667 0.177686 1.622852 -1.160719 -0.780056 -0.700722 2.556264 -1.154029 -2.922511 1.164392 2.741334 0.091109
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.840580 -3.041638 -0.163728 1.190657 0.958975 -1.411451 0.846179 1.280335 2.058160 0.786031 1.601518 3.881922 0.825149 1.089964 -2.431915 0.542894 -2.856776 3.909265 0.408276 -0.423901
wb_dma_wb_if/input_wbm_data_i 0.973258 0.799388 4.161976 1.019024 -0.825055 -2.719493 -1.860669 -0.880478 2.801664 7.719316 -1.567412 -1.130431 1.348120 -2.724339 0.023744 0.732568 2.774223 -2.478332 2.992805 1.364544
wb_dma_de/wire_tsz_cnt_is_0_d 2.019069 0.510898 0.282647 -1.297974 1.565826 1.399663 -0.316378 -2.307892 -0.395872 -2.224200 1.486276 -0.261229 -1.955172 -1.131691 -0.618463 -0.516776 -3.996868 1.968731 -1.215818 0.412718
wb_dma/wire_dma_err 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_ch_sel_checker/input_ch_sel_r 0.783019 0.015315 1.543140 1.849349 -0.433804 -0.821727 -1.016547 1.367691 2.173523 2.717408 -0.652508 2.019930 -0.510903 -1.009951 -1.996922 1.761457 -0.527081 -0.050945 1.875997 -1.279983
wb_dma_ch_sel/assign_119_valid 0.541705 0.013588 0.116957 -2.810049 0.389165 -0.594170 -2.221582 -2.580608 0.670027 2.718864 1.361995 0.805446 -0.348425 2.427487 0.467209 0.914768 -1.830364 3.019384 1.076447 0.620508
wb_dma_inc30r/input_in -1.540401 -3.181051 1.274380 1.185642 -0.262417 -1.281938 2.652538 2.287483 2.075253 -1.033201 3.352607 1.471183 3.381729 -0.311472 -3.119424 -0.014651 1.302977 4.327196 3.077175 -0.102421
wb_dma_ch_pri_enc/inst_u15 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_pri_enc/inst_u14 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_pri_enc/inst_u17 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_de/wire_dma_err 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_ch_pri_enc/inst_u11 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_pri_enc/inst_u10 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_pri_enc/inst_u13 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_pri_enc/inst_u12 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_pri_enc/inst_u19 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_pri_enc/inst_u18 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_sel/assign_110_valid 0.541705 0.013588 0.116957 -2.810049 0.389165 -0.594170 -2.221582 -2.580608 0.670027 2.718864 1.361995 0.805446 -0.348425 2.427487 0.467209 0.914768 -1.830364 3.019384 1.076447 0.620508
wb_dma_rf/inst_u30 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 0.547303 1.786592 1.637945 1.309108 -1.182300 -0.162746 -2.377810 0.244452 1.911789 3.509592 0.243832 3.511893 0.262883 1.063267 -3.943493 1.604036 1.463920 2.131904 2.440271 0.959489
wb_dma_ch_pri_enc/wire_pri6_out 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_rf/assign_6_csr_we -0.655554 -1.718382 2.682932 0.472461 0.079167 0.102640 -2.916782 -1.853391 0.294504 3.751339 -1.824459 2.103448 -1.528304 2.895146 -0.118918 -0.970057 -3.504812 -0.250379 -1.623451 -1.171626
wb_dma_de/assign_82_rd_ack 2.421581 1.516011 0.840306 -1.734605 1.255469 1.421432 -1.171409 -2.428265 0.004341 -0.769180 0.214409 0.971091 -3.001009 -0.228396 -0.404131 1.460592 -3.758689 0.976021 -0.528089 -0.211931
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 1.099951 -2.484661 0.600361 2.719160 0.333095 0.724313 -0.502561 0.422103 1.729910 1.635677 0.905425 1.131936 -1.425069 2.946330 -2.594337 2.518228 -1.863730 0.729354 0.630530 -2.143974
wb_dma_ch_sel/assign_96_valid -0.038829 -1.162422 4.187274 -3.498241 2.151891 3.561888 -2.563495 -1.773142 4.799774 3.571016 0.176387 0.450534 2.552631 2.711488 1.374132 0.027268 0.750864 0.464953 1.118338 2.463194
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_de/reg_next_ch 1.106160 1.014081 1.743064 -1.609650 0.500079 1.776106 -1.375888 -2.272119 -0.150709 -0.175052 -0.109820 3.521250 -0.332858 1.912915 -0.976928 3.010309 -0.780939 2.861037 -1.760229 0.633191
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 1.099951 -2.484661 0.600361 2.719160 0.333095 0.724313 -0.502561 0.422103 1.729910 1.635677 0.905425 1.131936 -1.425069 2.946330 -2.594337 2.518228 -1.863730 0.729354 0.630530 -2.143974
wb_dma_ch_rf/assign_24_ch_txsz_dewe 3.355542 2.480716 -2.540861 -0.854408 0.122671 0.698004 -2.906838 -1.046647 -0.595448 1.285371 0.907733 -1.899327 -2.300674 -1.182025 0.686347 1.774558 -2.057539 -0.263555 0.820079 -1.010902
assert_wb_dma_ch_arb 0.168279 -0.546144 -0.611346 -5.043767 0.659764 -2.179554 0.360654 -1.888776 1.352667 0.177686 1.622852 -1.160719 -0.780056 -0.700722 2.556264 -1.154029 -2.922511 1.164392 2.741334 0.091109
wb_dma/wire_csr 2.042186 -1.707386 1.268307 -2.728064 2.878937 0.184114 -0.296767 -0.974116 -0.008523 2.366205 -2.328253 -0.472043 0.277691 0.127656 6.246156 4.302961 -3.183561 -0.308843 -2.339593 -1.395692
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_wb_if/input_mast_din 2.698147 1.020919 -1.462313 -0.189863 0.124172 -0.126418 -0.614517 0.422557 1.709692 0.231787 0.499036 -2.280570 -0.978116 -3.779275 1.229439 4.297250 -0.529745 -0.860047 0.775311 -2.267113
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond -0.926136 -0.971745 0.513389 -1.412972 -1.553637 -2.419146 -0.336757 0.076805 1.706481 3.211273 0.130175 1.702053 0.546022 1.902658 -0.105184 0.257141 0.238382 0.368553 3.103299 -0.303505
wb_dma_ch_rf/reg_sw_pointer_r 2.935444 1.462701 1.208336 -2.145815 -1.411545 1.631172 -3.730666 -2.076911 -0.987694 0.357348 -0.840441 5.566802 0.176047 0.198761 -1.414251 0.329159 -0.469337 1.672006 -2.682070 1.892075
wb_dma_ch_sel/assign_142_req_p0 1.323320 0.299300 0.481189 -3.169811 -0.197342 -1.317229 -2.295178 -3.059207 0.871702 3.345337 1.479361 0.357515 -0.090351 1.175834 0.209294 -0.975483 -0.841935 2.027323 1.650903 2.430569
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.636956 -0.838440 -0.245840 -3.735390 -1.016736 -3.048977 0.421702 -1.624092 1.420345 1.888490 1.545303 -1.067876 0.678746 -1.500864 1.574124 -2.127604 0.140080 -0.463565 2.919353 2.335681
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 1.809429 -0.757765 -0.992951 -1.477706 0.524035 -0.242432 -0.165541 -0.728908 1.418345 -0.526941 2.537289 0.685682 -1.980061 0.627002 -1.531892 0.376936 -4.010279 2.141852 2.340070 -1.149769
wb_dma_rf -1.545379 0.140180 1.730902 -1.468307 0.391350 0.363136 -1.403193 -1.612634 -0.395162 1.137731 -0.001354 0.232770 3.716108 0.019269 0.642743 -1.603958 1.444139 3.109768 -2.259453 2.413172
wb_dma_de/assign_6_adr0_cnt_next/expr_1 -4.095638 0.142884 -1.267705 -1.577036 1.044932 0.263446 0.162575 2.003551 -0.298564 -2.831787 0.230337 -0.468236 -0.053748 1.002267 1.604118 0.183119 -1.625244 2.672380 1.631410 -3.195746
wb_dma_de/reg_chunk_cnt 0.151082 1.681864 1.701457 -3.018991 0.845298 0.861749 -1.339978 -2.660438 0.153326 -0.313112 0.052703 1.075349 -2.699704 0.625432 -0.173381 -0.236534 -4.122291 1.347936 0.845601 -0.352461
wb_dma_de/always_23/block_1/case_1/block_4/if_1 -2.007219 -0.176232 1.674875 -3.224090 2.698093 -0.247324 1.000985 -2.216938 0.702815 -2.905797 0.006528 -1.554721 0.687696 -4.066040 3.714378 2.137468 -2.981622 3.642808 -2.901048 -1.422984
wb_dma_de/always_23/block_1/case_1/block_3/if_1 -0.650042 -0.677806 1.680613 -3.621096 2.997340 0.008362 0.481392 -2.450837 0.376128 -2.726633 0.647152 -3.064651 0.648186 -4.959353 3.895920 0.216627 -2.916428 2.797467 -2.616647 -0.178891
wb_dma/input_wb0m_data_i 0.973258 0.799388 4.161976 1.019024 -0.825055 -2.719493 -1.860669 -0.880478 2.801664 7.719316 -1.567412 -1.130431 1.348120 -2.724339 0.023744 0.732568 2.774223 -2.478332 2.992805 1.364544
wb_dma_de/always_15/stmt_1 3.294760 0.954128 -2.052976 -1.344311 1.503163 0.920187 -2.278966 -1.795999 -0.073146 0.679614 1.910178 -0.867090 -1.794931 0.331947 0.293840 2.092357 -2.345913 2.031154 -0.055819 -0.014012
wb_dma/wire_ch7_csr 2.374916 -1.360402 0.577775 -1.239900 2.181862 0.280484 -0.044504 -2.062496 0.242723 0.865970 0.846923 0.485299 1.441741 0.414810 1.484761 1.983245 0.136587 2.723345 -2.525316 2.560829
wb_dma/input_wb0_ack_i 4.288944 -0.880944 1.348550 2.506520 1.892320 0.151578 0.044460 -1.995365 4.086218 2.856420 -0.025423 1.158052 -2.350022 0.124029 -1.706003 5.969834 0.881650 -0.641404 -1.696924 1.366140
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.636956 -0.838440 -0.245840 -3.735390 -1.016736 -3.048977 0.421702 -1.624092 1.420345 1.888490 1.545303 -1.067876 0.678746 -1.500864 1.574124 -2.127604 0.140080 -0.463565 2.919353 2.335681
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 1.636956 -0.838440 -0.245840 -3.735390 -1.016736 -3.048977 0.421702 -1.624092 1.420345 1.888490 1.545303 -1.067876 0.678746 -1.500864 1.574124 -2.127604 0.140080 -0.463565 2.919353 2.335681
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.636956 -0.838440 -0.245840 -3.735390 -1.016736 -3.048977 0.421702 -1.624092 1.420345 1.888490 1.545303 -1.067876 0.678746 -1.500864 1.574124 -2.127604 0.140080 -0.463565 2.919353 2.335681
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 0.329097 0.875320 0.171597 -3.300357 -0.017937 -2.127457 -0.986333 -1.106335 1.314709 2.144479 -0.238144 -1.022562 -1.205826 -1.823061 2.463198 -0.199555 -2.254116 -0.552364 2.678178 -0.680166
wb_dma_ch_sel/assign_125_de_start 0.182927 3.776388 2.808156 -3.495944 0.195368 1.194525 -1.705327 -3.527341 -0.968917 -0.299360 -0.292102 1.615614 -1.533622 0.653994 -0.826975 0.588595 0.720622 1.617334 0.744855 2.402460
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 1.099951 -2.484661 0.600361 2.719160 0.333095 0.724313 -0.502561 0.422103 1.729910 1.635677 0.905425 1.131936 -1.425069 2.946330 -2.594337 2.518228 -1.863730 0.729354 0.630530 -2.143974
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 -3.879473 -0.985915 0.148609 -0.844696 -2.648943 -0.067747 1.105290 -0.134079 0.173430 -0.809471 0.673774 -1.252009 -0.226279 2.444703 -0.586485 -2.870745 -2.818287 -1.148291 2.161226 -2.822248
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 3.539733 2.091738 0.042913 0.901792 -1.563048 -0.532479 -2.223126 0.212889 1.410464 2.997329 0.338853 3.522754 -0.080944 -0.779547 -2.969838 3.658576 1.550514 1.338453 1.614391 0.838127
wb_dma_ch_sel/input_dma_busy 1.809429 -0.757765 -0.992951 -1.477706 0.524035 -0.242432 -0.165541 -0.728908 1.418345 -0.526941 2.537289 0.685682 -1.980061 0.627002 -1.531892 0.376936 -4.010279 2.141852 2.340070 -1.149769
wb_dma_inc30r -1.236392 -2.965547 -1.357808 -2.190248 0.689714 -1.012029 4.047929 1.790486 1.954442 -2.829349 3.108907 -0.650102 3.517127 -1.227575 1.099918 0.522259 -0.052341 2.516788 1.981416 -0.691193
wb_dma_ch_sel/always_45/case_1 1.127319 0.492072 -0.520944 0.028385 -0.722157 -0.265657 -0.345047 -0.111700 0.871156 -0.745363 2.955819 -1.980803 -0.398501 -2.352749 -2.903185 -3.728209 -0.206283 0.322726 3.134340 1.345579
wb_dma_ch_sel/assign_117_valid 0.541705 0.013588 0.116957 -2.810049 0.389165 -0.594170 -2.221582 -2.580608 0.670027 2.718864 1.361995 0.805446 -0.348425 2.427487 0.467209 0.914768 -1.830364 3.019384 1.076447 0.620508
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 3.539733 2.091738 0.042913 0.901792 -1.563048 -0.532479 -2.223126 0.212889 1.410464 2.997329 0.338853 3.522754 -0.080944 -0.779547 -2.969838 3.658576 1.550514 1.338453 1.614391 0.838127
wb_dma/wire_ch3_adr0 -1.705326 -4.115955 -0.981643 -0.332646 -0.964062 -2.212634 3.079335 1.396667 1.394371 -1.054537 1.627108 1.059085 0.952179 2.223047 -0.542800 -0.373767 -1.270487 0.979795 1.832588 -1.955649
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 0.707760 1.142265 -1.207592 -1.566146 -1.161942 -1.478583 -0.590569 0.428544 0.960991 0.894016 1.566904 -1.115863 -0.142559 -1.552035 -0.863359 -2.548973 0.667355 -0.682434 4.092606 1.016273
wb_dma_de/always_6/if_1/if_1/cond 1.917978 3.144774 -3.962785 -3.703151 0.144936 0.687888 -1.803891 -1.432304 -1.534525 -1.321315 1.541369 -2.424428 -1.665699 -0.574230 2.349638 1.695222 -0.930470 0.517150 0.987792 -0.807113
wb_dma/wire_mast1_pt_out 0.842619 1.384511 -1.182721 0.724020 -1.762326 -0.478569 0.346340 1.493545 0.971383 -0.452201 -0.507436 -0.569389 -3.006818 -0.477349 -1.172055 -0.624936 -1.671635 -2.461850 2.887598 -1.386284
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.307460 -1.420660 0.229164 -4.887134 -0.319204 -3.127169 0.057159 -1.843677 1.693601 2.526049 0.809071 0.625600 0.431941 1.870239 2.622558 -0.218790 -1.588569 1.691347 2.872198 0.125345
wb_dma_de/always_23/block_1/case_1/block_9/if_1 -0.926136 -0.971745 0.513389 -1.412972 -1.553637 -2.419146 -0.336757 0.076805 1.706481 3.211273 0.130175 1.702053 0.546022 1.902658 -0.105184 0.257141 0.238382 0.368553 3.103299 -0.303505
wb_dma_ch_sel/always_48 3.578083 -4.996058 2.130759 -0.273561 0.431650 -1.327063 2.620405 -2.143839 1.170976 -0.965951 2.351738 1.203728 1.384239 -1.507908 -0.988327 -1.055864 -1.777239 1.924028 -2.163798 2.652472
wb_dma_ch_sel/always_43 2.247968 3.317997 0.431729 0.331510 1.385041 2.396108 -1.786475 -1.793001 -0.429245 -1.518013 0.951752 -0.475447 -2.332500 -2.321945 -2.107222 -0.031375 -2.551586 1.693876 -0.828086 0.840982
wb_dma_ch_sel/always_42 2.042186 -1.707386 1.268307 -2.728064 2.878937 0.184114 -0.296767 -0.974116 -0.008523 2.366205 -2.328253 -0.472043 0.277691 0.127656 6.246156 4.302961 -3.183561 -0.308843 -2.339593 -1.395692
wb_dma_ch_sel/always_40 1.151812 -3.241152 1.032852 3.240078 1.001963 1.743001 -0.164735 -0.472262 1.771751 -0.266963 2.672292 -1.794119 -1.924495 1.445137 -3.292360 0.781414 -2.978288 1.090977 0.378955 -2.134575
wb_dma_ch_sel/always_47 -1.196843 1.176785 -0.241027 -2.692037 -0.587208 0.444531 0.762358 0.717997 0.554375 -2.704836 1.929305 1.132675 1.229021 -0.114181 -1.168129 1.240297 1.426860 2.563177 2.963912 -0.675100
wb_dma_ch_sel/always_46 -2.308141 0.187699 -1.189547 -2.571740 1.054643 -1.284075 0.415991 0.669555 2.442040 1.771976 0.137201 -1.946424 0.588309 0.018117 3.025008 2.171331 -0.518735 -0.023894 2.889988 -2.243970
wb_dma_ch_sel/always_45 1.127319 0.492072 -0.520944 0.028385 -0.722157 -0.265657 -0.345047 -0.111700 0.871156 -0.745363 2.955819 -1.980803 -0.398501 -2.352749 -2.903185 -3.728209 -0.206283 0.322726 3.134340 1.345579
wb_dma_ch_sel/always_44 -1.565543 -3.476190 1.518765 1.547929 -1.399262 -3.714913 0.699292 1.641988 1.165317 3.077809 0.375246 2.051902 1.645344 1.627096 -1.215339 -0.637524 1.147342 1.724450 2.575155 -0.340132
wb_dma_ch_sel/assign_152_req_p0/expr_1 1.323320 0.299300 0.481189 -3.169811 -0.197342 -1.317229 -2.295178 -3.059207 0.871702 3.345337 1.479361 0.357515 -0.090351 1.175834 0.209294 -0.975483 -0.841935 2.027323 1.650903 2.430569
wb_dma_ch_rf/input_ndnr 4.704599 -1.610052 -1.458178 -0.418326 1.702620 -0.068604 -0.106295 -1.663281 1.399779 -0.638739 3.638025 -0.951687 -0.770009 -1.902913 -0.990387 1.124834 -2.677880 2.938550 -0.333797 1.070895
wb_dma_de/always_4/if_1/stmt_1 1.409923 1.109187 -0.520066 -2.444882 1.251319 0.591900 -2.771034 -2.450022 0.363253 1.309371 1.906250 -0.080886 -1.922689 1.275025 -0.294847 0.493080 -3.549925 3.021938 1.266277 -0.090432
wb_dma_ch_pri_enc/wire_pri4_out 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 0.707760 1.142265 -1.207592 -1.566146 -1.161942 -1.478583 -0.590569 0.428544 0.960991 0.894016 1.566904 -1.115863 -0.142559 -1.552035 -0.863359 -2.548973 0.667355 -0.682434 4.092606 1.016273
wb_dma_ch_sel/assign_111_valid 0.541705 0.013588 0.116957 -2.810049 0.389165 -0.594170 -2.221582 -2.580608 0.670027 2.718864 1.361995 0.805446 -0.348425 2.427487 0.467209 0.914768 -1.830364 3.019384 1.076447 0.620508
wb_dma_wb_slv/assign_2_pt_sel 3.593330 0.996980 -0.479311 -2.081994 -2.931010 -0.736935 3.727290 -0.278430 -0.208202 -3.209345 -1.635482 -1.538821 -0.881132 -4.383312 3.483034 2.093357 -2.947720 -4.604635 0.344348 -2.285955
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 1.826317 2.033705 -0.691266 -2.712431 -1.341351 0.523280 -3.268182 -2.142447 -0.867007 0.798618 2.244926 1.799012 1.143130 0.518147 -1.486735 0.714842 1.250687 3.785504 0.622972 1.942063
wb_dma_ch_sel/assign_144_req_p0 1.323320 0.299300 0.481189 -3.169811 -0.197342 -1.317229 -2.295178 -3.059207 0.871702 3.345337 1.479361 0.357515 -0.090351 1.175834 0.209294 -0.975483 -0.841935 2.027323 1.650903 2.430569
wb_dma_de/input_pointer 1.151812 -3.241152 1.032852 3.240078 1.001963 1.743001 -0.164735 -0.472262 1.771751 -0.266963 2.672292 -1.794119 -1.924495 1.445137 -3.292360 0.781414 -2.978288 1.090977 0.378955 -2.134575
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond 5.124289 -0.570691 -1.060442 0.304585 -0.932775 -2.141732 -0.489626 0.090138 1.925046 3.163621 0.579077 3.017100 -0.330474 -0.915125 -1.000072 4.131373 0.161478 0.382992 0.951259 0.641186
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 0.287357 -0.089103 2.116746 2.307384 -1.632948 0.990788 -2.513945 0.038662 1.988681 3.783666 0.336767 2.653789 0.113355 3.186945 -3.971163 2.461273 1.225365 1.156208 1.829891 -0.501811
wb_dma_ch_rf/input_wb_rf_adr -1.888161 2.176628 0.524569 -2.230621 -0.710249 3.959155 1.683403 -0.416031 1.360358 4.805821 2.176857 1.313691 4.577569 -3.314027 -0.434332 1.633553 -2.904181 -3.437964 0.103508 0.620925
wb_dma_ch_sel/input_pointer0 2.346758 -2.176552 0.448810 1.523347 1.061968 0.373548 0.179292 -0.454048 1.954658 -0.883011 3.328794 -0.146229 -0.923493 -1.291494 -3.375389 -0.251536 -3.465337 2.926369 0.785184 -0.430835
wb_dma_ch_sel/input_pointer1 2.556584 -1.001291 0.444622 0.263030 0.373498 -0.307815 -0.832578 -0.548136 2.102967 1.350392 1.698737 1.902802 -1.574215 0.380513 -2.479660 1.649813 -3.066573 2.044031 1.651626 -0.755415
wb_dma_ch_sel/input_pointer2 0.783019 0.015315 1.543140 1.849349 -0.433804 -0.821727 -1.016547 1.367691 2.173523 2.717408 -0.652508 2.019930 -0.510903 -1.009951 -1.996922 1.761457 -0.527081 -0.050945 1.875997 -1.279983
wb_dma_ch_sel/input_pointer3 1.099951 -2.484661 0.600361 2.719160 0.333095 0.724313 -0.502561 0.422103 1.729910 1.635677 0.905425 1.131936 -1.425069 2.946330 -2.594337 2.518228 -1.863730 0.729354 0.630530 -2.143974
wb_dma_de/reg_chunk_0 0.151082 1.681864 1.701457 -3.018991 0.845298 0.861749 -1.339978 -2.660438 0.153326 -0.313112 0.052703 1.075349 -2.699704 0.625432 -0.173381 -0.236534 -4.122291 1.347936 0.845601 -0.352461
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 1.809429 -0.757765 -0.992951 -1.477706 0.524035 -0.242432 -0.165541 -0.728908 1.418345 -0.526941 2.537289 0.685682 -1.980061 0.627002 -1.531892 0.376936 -4.010279 2.141852 2.340070 -1.149769
wb_dma_ch_sel/assign_151_req_p0/expr_1 1.323320 0.299300 0.481189 -3.169811 -0.197342 -1.317229 -2.295178 -3.059207 0.871702 3.345337 1.479361 0.357515 -0.090351 1.175834 0.209294 -0.975483 -0.841935 2.027323 1.650903 2.430569
wb_dma_ch_sel/assign_138_req_p0/expr_1 1.323320 0.299300 0.481189 -3.169811 -0.197342 -1.317229 -2.295178 -3.059207 0.871702 3.345337 1.479361 0.357515 -0.090351 1.175834 0.209294 -0.975483 -0.841935 2.027323 1.650903 2.430569
wb_dma_ch_sel/reg_am0 -2.308141 0.187699 -1.189547 -2.571740 1.054643 -1.284075 0.415991 0.669555 2.442040 1.771976 0.137201 -1.946424 0.588309 0.018117 3.025008 2.171331 -0.518735 -0.023894 2.889988 -2.243970
wb_dma/assign_2_dma_req 3.111559 -0.042838 0.911262 2.202124 -1.803679 0.590621 -2.027892 -0.141467 1.179920 2.942952 0.746876 2.618179 0.251335 1.182615 -3.384324 4.004212 1.056799 1.175157 0.776987 -0.394733
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 0.187767 -2.491301 1.829290 1.123811 0.869036 -0.643139 2.244245 0.664771 1.513360 -1.956444 1.029457 3.215277 -0.113026 -1.146182 -2.980233 -2.138477 -4.167436 2.533100 -0.179535 -0.047427
wb_dma_ch_rf/wire_ch_csr -0.527259 -1.629204 1.612576 -3.114903 0.150797 -0.486575 1.301674 -3.761264 -0.335097 0.595516 0.363185 -1.874553 1.862090 2.145903 3.245925 0.039505 0.515922 1.150468 -2.072374 2.708400
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 -0.439071 -1.100958 0.928679 -0.683161 -0.996640 -1.796100 0.537237 3.339121 2.263072 1.372788 1.251932 0.677508 3.264329 -2.558265 0.002130 2.057670 2.438392 1.456989 4.568492 -1.637975
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_ch_sel/assign_118_valid 0.541705 0.013588 0.116957 -2.810049 0.389165 -0.594170 -2.221582 -2.580608 0.670027 2.718864 1.361995 0.805446 -0.348425 2.427487 0.467209 0.914768 -1.830364 3.019384 1.076447 0.620508
wb_dma_ch_rf/input_de_adr1_we 0.707760 1.142265 -1.207592 -1.566146 -1.161942 -1.478583 -0.590569 0.428544 0.960991 0.894016 1.566904 -1.115863 -0.142559 -1.552035 -0.863359 -2.548973 0.667355 -0.682434 4.092606 1.016273
wb_dma_de/always_8/stmt_1/expr_1 0.151082 1.681864 1.701457 -3.018991 0.845298 0.861749 -1.339978 -2.660438 0.153326 -0.313112 0.052703 1.075349 -2.699704 0.625432 -0.173381 -0.236534 -4.122291 1.347936 0.845601 -0.352461
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 1.596078 -4.199934 0.370343 1.138648 -4.149340 -1.147967 -1.201925 -1.790084 2.406579 2.176778 2.243953 0.451922 5.117602 -2.273745 -1.498778 -1.220405 0.365432 1.220830 -3.207497 0.546487
wb_dma_de/always_2/if_1/stmt_1 -1.565543 -3.476190 1.518765 1.547929 -1.399262 -3.714913 0.699292 1.641988 1.165317 3.077809 0.375246 2.051902 1.645344 1.627096 -1.215339 -0.637524 1.147342 1.724450 2.575155 -0.340132
wb_dma_de/assign_65_done/expr_1 2.421581 1.516011 0.840306 -1.734605 1.255469 1.421432 -1.171409 -2.428265 0.004341 -0.769180 0.214409 0.971091 -3.001009 -0.228396 -0.404131 1.460592 -3.758689 0.976021 -0.528089 -0.211931
wb_dma_ch_sel/reg_de_start_r 0.924216 2.454874 1.490577 -3.416910 -0.060108 0.812314 -2.471015 -3.166829 -0.238014 0.696791 0.521281 2.727419 0.151950 0.633726 -0.787638 0.198234 -0.196874 3.163638 -0.342852 2.621946
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_wb_mast/assign_1 3.822742 1.068789 1.921524 -3.104797 0.041905 -0.338792 1.885475 0.422576 3.598345 -1.305953 0.026963 -0.971826 -0.443049 -6.926323 0.664473 3.136109 0.906193 -2.829203 2.213126 0.529870
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 1.151812 -3.241152 1.032852 3.240078 1.001963 1.743001 -0.164735 -0.472262 1.771751 -0.266963 2.672292 -1.794119 -1.924495 1.445137 -3.292360 0.781414 -2.978288 1.090977 0.378955 -2.134575
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 0.840580 -3.041638 -0.163728 1.190657 0.958975 -1.411451 0.846179 1.280335 2.058160 0.786031 1.601518 3.881922 0.825149 1.089964 -2.431915 0.542894 -2.856776 3.909265 0.408276 -0.423901
wb_dma_ch_rf/wire_pointer_s 0.161877 -0.464812 -2.621351 1.762001 -0.081406 -0.510315 -0.266421 3.359579 1.688367 0.073826 1.129158 0.214602 0.295223 -1.020312 -1.977671 -0.219551 -0.839948 0.268942 2.106623 -2.483870
wb_dma_ch_sel/reg_ndnr 4.704599 -1.610052 -1.458178 -0.418326 1.702620 -0.068604 -0.106295 -1.663281 1.399779 -0.638739 3.638025 -0.951687 -0.770009 -1.902913 -0.990387 1.124834 -2.677880 2.938550 -0.333797 1.070895
wb_dma_ch_rf/assign_26_ch_adr1_dewe 0.707760 1.142265 -1.207592 -1.566146 -1.161942 -1.478583 -0.590569 0.428544 0.960991 0.894016 1.566904 -1.115863 -0.142559 -1.552035 -0.863359 -2.548973 0.667355 -0.682434 4.092606 1.016273
wb_dma_ch_sel/reg_txsz 2.247968 3.317997 0.431729 0.331510 1.385041 2.396108 -1.786475 -1.793001 -0.429245 -1.518013 0.951752 -0.475447 -2.332500 -2.321945 -2.107222 -0.031375 -2.551586 1.693876 -0.828086 0.840982
wb_dma_rf/always_1/case_1/stmt_10 -0.025065 1.829125 -1.042454 0.550011 -1.408687 -0.848356 -2.287852 1.306078 1.834692 1.782740 0.537856 0.428365 0.145891 -3.798432 -1.473543 -1.890821 -1.265230 -0.618325 2.464026 -1.208775
wb_dma_ch_pri_enc/inst_u28 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_pri_enc/inst_u29 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma/wire_de_adr1 0.294870 -1.014908 -0.691368 0.335695 0.178463 0.025394 1.206622 0.671989 0.869583 -2.240689 2.282682 -1.832220 -0.565529 -1.764548 -1.279286 -1.235440 -1.858831 0.630762 1.690187 -1.159605
wb_dma_ch_arb/always_2/block_1/case_1 3.578083 -4.996058 2.130759 -0.273561 0.431650 -1.327063 2.620405 -2.143839 1.170976 -0.965951 2.351738 1.203728 1.384239 -1.507908 -0.988327 -1.055864 -1.777239 1.924028 -2.163798 2.652472
wb_dma_de/always_18/stmt_1/expr_1 2.149954 1.240402 -2.993027 0.092799 0.564948 -0.514902 -0.208550 0.950821 2.662990 1.656500 3.024131 -2.652642 -0.117920 -0.222161 -1.678316 0.335930 3.020674 -0.314759 4.660749 1.865644
wb_dma_ch_arb/always_1/if_1 3.578083 -4.996058 2.130759 -0.273561 0.431650 -1.327063 2.620405 -2.143839 1.170976 -0.965951 2.351738 1.203728 1.384239 -1.507908 -0.988327 -1.055864 -1.777239 1.924028 -2.163798 2.652472
wb_dma_ch_pri_enc/inst_u20 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_pri_enc/inst_u21 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_pri_enc/inst_u22 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_pri_enc/inst_u23 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_pri_enc/inst_u24 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_pri_enc/inst_u25 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_pri_enc/inst_u26 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_pri_enc/inst_u27 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma/wire_dma_busy -3.018467 0.926624 -0.898476 0.809124 -3.275525 2.054630 -1.364455 -1.972078 -1.604393 -0.064311 1.294686 -1.111113 -1.123471 5.090853 -2.467779 -2.285126 -4.423122 0.810470 0.042530 -2.515906
wb_dma_ch_sel/reg_ack_o 3.111559 -0.042838 0.911262 2.202124 -1.803679 0.590621 -2.027892 -0.141467 1.179920 2.942952 0.746876 2.618179 0.251335 1.182615 -3.384324 4.004212 1.056799 1.175157 0.776987 -0.394733
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 1.809429 -0.757765 -0.992951 -1.477706 0.524035 -0.242432 -0.165541 -0.728908 1.418345 -0.526941 2.537289 0.685682 -1.980061 0.627002 -1.531892 0.376936 -4.010279 2.141852 2.340070 -1.149769
wb_dma_rf/reg_csr_r -1.170558 -1.154994 4.515386 -0.203825 1.774035 -0.085052 -1.909210 -2.435410 0.552726 3.371472 -2.378682 1.917135 -3.393429 3.650798 -0.422557 0.230875 -1.333539 -1.385206 0.158820 -0.594269
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.307460 -1.420660 0.229164 -4.887134 -0.319204 -3.127169 0.057159 -1.843677 1.693601 2.526049 0.809071 0.625600 0.431941 1.870239 2.622558 -0.218790 -1.588569 1.691347 2.872198 0.125345
assert_wb_dma_ch_sel 1.809429 -0.757765 -0.992951 -1.477706 0.524035 -0.242432 -0.165541 -0.728908 1.418345 -0.526941 2.537289 0.685682 -1.980061 0.627002 -1.531892 0.376936 -4.010279 2.141852 2.340070 -1.149769
wb_dma_ch_rf/always_27/stmt_1/expr_1 2.638942 1.161959 2.041362 -2.263110 -0.237637 1.318814 -2.650019 -3.720880 -0.303703 1.529310 -0.013269 3.631409 -0.317568 1.755176 -1.077804 1.471252 -0.493123 2.326517 -2.005381 2.686597
wb_dma_ch_sel/inst_ch2 0.783019 0.015315 1.543140 1.849349 -0.433804 -0.821727 -1.016547 1.367691 2.173523 2.717408 -0.652508 2.019930 -0.510903 -1.009951 -1.996922 1.761457 -0.527081 -0.050945 1.875997 -1.279983
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 1.809429 -0.757765 -0.992951 -1.477706 0.524035 -0.242432 -0.165541 -0.728908 1.418345 -0.526941 2.537289 0.685682 -1.980061 0.627002 -1.531892 0.376936 -4.010279 2.141852 2.340070 -1.149769
wb_dma_ch_sel/assign_122_valid 0.541705 0.013588 0.116957 -2.810049 0.389165 -0.594170 -2.221582 -2.580608 0.670027 2.718864 1.361995 0.805446 -0.348425 2.427487 0.467209 0.914768 -1.830364 3.019384 1.076447 0.620508
wb_dma_rf/wire_dma_abort 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_de/assign_67_dma_done_all/expr_1 3.294760 0.954128 -2.052976 -1.344311 1.503163 0.920187 -2.278966 -1.795999 -0.073146 0.679614 1.910178 -0.867090 -1.794931 0.331947 0.293840 2.092357 -2.345913 2.031154 -0.055819 -0.014012
wb_dma_de/always_4/if_1/cond 0.151082 1.681864 1.701457 -3.018991 0.845298 0.861749 -1.339978 -2.660438 0.153326 -0.313112 0.052703 1.075349 -2.699704 0.625432 -0.173381 -0.236534 -4.122291 1.347936 0.845601 -0.352461
wb_dma_de/always_3/if_1/if_1/stmt_1 0.480026 0.339104 -0.320527 -2.943325 -0.149812 0.339048 1.794305 0.947975 0.879571 -4.304314 2.667932 -1.859771 1.556201 -4.368606 0.507852 0.752805 0.100959 1.640110 2.389680 -1.091388
wb_dma_wb_slv/always_3/stmt_1/expr_1 1.129108 -3.868451 2.009258 1.028835 -2.343290 -0.831099 0.073500 -1.520570 3.300111 1.539700 0.748241 2.126843 4.410099 -2.332176 -1.601361 -1.656873 -0.409415 0.905078 -3.880559 1.454544
wb_dma_ch_sel/assign_156_req_p0 1.323320 0.299300 0.481189 -3.169811 -0.197342 -1.317229 -2.295178 -3.059207 0.871702 3.345337 1.479361 0.357515 -0.090351 1.175834 0.209294 -0.975483 -0.841935 2.027323 1.650903 2.430569
assert_wb_dma_ch_arb/input_advance 0.168279 -0.546144 -0.611346 -5.043767 0.659764 -2.179554 0.360654 -1.888776 1.352667 0.177686 1.622852 -1.160719 -0.780056 -0.700722 2.556264 -1.154029 -2.922511 1.164392 2.741334 0.091109
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 -0.926136 -0.971745 0.513389 -1.412972 -1.553637 -2.419146 -0.336757 0.076805 1.706481 3.211273 0.130175 1.702053 0.546022 1.902658 -0.105184 0.257141 0.238382 0.368553 3.103299 -0.303505
wb_dma_ch_rf/reg_ch_tot_sz_r 1.348938 4.088117 -3.326370 -0.561646 0.318532 2.914264 -3.290055 -1.845996 -2.211314 -1.803521 3.036696 -3.871514 -1.686585 -0.579772 -0.794640 0.266956 -1.381886 2.586630 0.131532 -0.392525
wb_dma_ch_rf/wire_ch_adr0 -3.691990 -2.968422 -0.003372 -0.788602 -0.239270 -2.812939 0.429533 1.067384 1.753526 3.175429 0.108630 1.047916 2.368432 3.107331 1.457861 0.503399 0.196092 2.178243 1.789745 -1.362399
wb_dma_ch_rf/wire_ch_adr1 0.434381 1.164422 0.608752 1.000081 -0.377803 -0.250300 -1.629830 0.026731 1.190197 0.182901 2.412036 -1.948609 -0.317115 -4.829452 -2.946663 -4.131107 -0.722304 0.351058 2.831812 0.862849
wb_dma/wire_ch0_adr0 -1.360117 -1.676492 1.039574 -1.176804 -0.550837 -3.112518 -0.345013 1.037644 3.243815 5.346575 -0.313732 0.837399 2.474855 0.461119 1.850137 3.079994 1.403825 0.758605 3.155852 -1.346849
wb_dma/wire_ch0_adr1 0.707760 1.142265 -1.207592 -1.566146 -1.161942 -1.478583 -0.590569 0.428544 0.960991 0.894016 1.566904 -1.115863 -0.142559 -1.552035 -0.863359 -2.548973 0.667355 -0.682434 4.092606 1.016273
wb_dma_ch_pri_enc/wire_pri24_out 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma/input_dma_rest_i -0.049917 -2.133070 0.608808 1.863578 -0.521094 1.297956 1.311016 1.332477 1.697349 -0.347479 0.909364 -0.547104 -0.245883 2.233461 -1.467831 3.546991 -0.475714 -0.427266 1.912590 -3.497518
wb_dma_inc30r/assign_1_out -2.308141 0.187699 -1.189547 -2.571740 1.054643 -1.284075 0.415991 0.669555 2.442040 1.771976 0.137201 -1.946424 0.588309 0.018117 3.025008 2.171331 -0.518735 -0.023894 2.889988 -2.243970
wb_dma_ch_sel/assign_133_req_p0 2.812588 -2.098553 -1.003527 -1.371872 0.506129 -1.629145 -1.063082 -2.553007 -0.183743 2.600740 2.652145 -1.044129 0.472520 0.671437 0.177539 -4.489748 -2.358616 1.672125 -0.004694 3.791857
wb_dma_ch_rf/always_23 1.127319 0.492072 -0.520944 0.028385 -0.722157 -0.265657 -0.345047 -0.111700 0.871156 -0.745363 2.955819 -1.980803 -0.398501 -2.352749 -2.903185 -3.728209 -0.206283 0.322726 3.134340 1.345579
wb_dma_inc30r/reg_out_r -0.819184 0.930178 1.164499 -1.252154 0.641223 0.256346 0.778643 3.591121 -0.584855 -2.318569 2.195472 -1.744526 3.461627 -4.411959 1.266152 0.244853 0.656846 4.212165 4.383488 -0.899421
wb_dma/wire_pointer2 0.783019 0.015315 1.543140 1.849349 -0.433804 -0.821727 -1.016547 1.367691 2.173523 2.717408 -0.652508 2.019930 -0.510903 -1.009951 -1.996922 1.761457 -0.527081 -0.050945 1.875997 -1.279983
wb_dma/wire_pointer3 1.099951 -2.484661 0.600361 2.719160 0.333095 0.724313 -0.502561 0.422103 1.729910 1.635677 0.905425 1.131936 -1.425069 2.946330 -2.594337 2.518228 -1.863730 0.729354 0.630530 -2.143974
wb_dma/wire_pointer0 2.346758 -2.176552 0.448810 1.523347 1.061968 0.373548 0.179292 -0.454048 1.954658 -0.883011 3.328794 -0.146229 -0.923493 -1.291494 -3.375389 -0.251536 -3.465337 2.926369 0.785184 -0.430835
wb_dma/wire_pointer1 2.556584 -1.001291 0.444622 0.263030 0.373498 -0.307815 -0.832578 -0.548136 2.102967 1.350392 1.698737 1.902802 -1.574215 0.380513 -2.479660 1.649813 -3.066573 2.044031 1.651626 -0.755415
wb_dma/wire_mast0_err 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_ch_rf/always_26 2.935444 1.462701 1.208336 -2.145815 -1.411545 1.631172 -3.730666 -2.076911 -0.987694 0.357348 -0.840441 5.566802 0.176047 0.198761 -1.414251 0.329159 -0.469337 1.672006 -2.682070 1.892075
wb_dma_de/always_23/block_1/case_1/block_5 -3.347369 -0.537809 0.548245 -0.582695 3.008724 0.320335 -0.236304 -2.410503 0.972953 -3.095279 -0.629328 -0.460390 -2.158553 -0.549561 1.485911 3.127717 -2.450520 3.401262 -4.084927 -2.827118
wb_dma_ch_sel/assign_144_req_p0/expr_1 1.323320 0.299300 0.481189 -3.169811 -0.197342 -1.317229 -2.295178 -3.059207 0.871702 3.345337 1.479361 0.357515 -0.090351 1.175834 0.209294 -0.975483 -0.841935 2.027323 1.650903 2.430569
wb_dma_ch_rf/wire_ch_am0_we -2.308141 0.187699 -1.189547 -2.571740 1.054643 -1.284075 0.415991 0.669555 2.442040 1.771976 0.137201 -1.946424 0.588309 0.018117 3.025008 2.171331 -0.518735 -0.023894 2.889988 -2.243970
wb_dma_ch_rf/always_25 -2.320368 1.648937 -0.155526 -2.206162 -1.780435 0.401198 -0.609609 1.724375 -0.204174 -3.031136 1.131014 2.624222 1.627537 -1.376477 -1.772384 -0.806263 0.892066 2.487627 2.599722 -1.436067
wb_dma/wire_dma_rest -0.049917 -2.133070 0.608808 1.863578 -0.521094 1.297956 1.311016 1.332477 1.697349 -0.347479 0.909364 -0.547104 -0.245883 2.233461 -1.467831 3.546991 -0.475714 -0.427266 1.912590 -3.497518
wb_dma_wb_mast/input_mast_adr 1.635428 -0.829815 -1.718797 -2.591597 -0.564448 -2.463526 1.371191 0.674788 1.421737 0.243460 2.089731 -1.898587 0.851548 -2.502751 1.163153 -1.268690 0.723173 -0.939113 3.814960 0.812888
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.840580 -3.041638 -0.163728 1.190657 0.958975 -1.411451 0.846179 1.280335 2.058160 0.786031 1.601518 3.881922 0.825149 1.089964 -2.431915 0.542894 -2.856776 3.909265 0.408276 -0.423901
wb_dma_ch_sel/always_44/case_1 -1.565543 -3.476190 1.518765 1.547929 -1.399262 -3.714913 0.699292 1.641988 1.165317 3.077809 0.375246 2.051902 1.645344 1.627096 -1.215339 -0.637524 1.147342 1.724450 2.575155 -0.340132
wb_dma/wire_ch0_am0 -2.308141 0.187699 -1.189547 -2.571740 1.054643 -1.284075 0.415991 0.669555 2.442040 1.771976 0.137201 -1.946424 0.588309 0.018117 3.025008 2.171331 -0.518735 -0.023894 2.889988 -2.243970
wb_dma/wire_ch0_am1 -1.196843 1.176785 -0.241027 -2.692037 -0.587208 0.444531 0.762358 0.717997 0.554375 -2.704836 1.929305 1.132675 1.229021 -0.114181 -1.168129 1.240297 1.426860 2.563177 2.963912 -0.675100
wb_dma_ch_rf/always_19/if_1 -1.497613 2.878977 -1.905061 -1.894045 0.030133 0.845521 -2.231146 0.377230 -0.967070 0.090572 0.088950 -0.563298 -1.110940 1.110983 0.734555 0.153888 -1.199767 0.713634 2.041049 -1.894542
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -3.691990 -2.968422 -0.003372 -0.788602 -0.239270 -2.812939 0.429533 1.067384 1.753526 3.175429 0.108630 1.047916 2.368432 3.107331 1.457861 0.503399 0.196092 2.178243 1.789745 -1.362399
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 -2.076652 -1.697740 2.277835 -0.133533 6.340212 2.169163 -2.195163 -2.358036 5.388637 3.667390 -0.335567 -3.514088 -1.635225 1.608434 2.007578 -0.863345 -2.481477 0.658130 -1.365784 1.748365
wb_dma_de/always_18/stmt_1/expr_1/expr_1 1.242959 0.421240 -2.144235 1.333113 0.804277 -0.251293 0.882009 1.138145 3.493211 1.300462 2.449967 -2.185126 -0.282091 0.598232 -1.719185 2.801774 2.640240 0.049359 3.807158 0.348435
wb_dma_de/always_3/if_1 0.796996 0.969864 -0.282804 -2.647071 -1.025516 -0.097793 1.201440 0.416608 0.583438 -3.387411 3.063216 -1.719269 1.350458 -4.083696 -1.117715 -1.586494 1.373289 0.920898 3.442510 0.764086
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_ch_rf/assign_16_ch_adr1_we 1.127319 0.492072 -0.520944 0.028385 -0.722157 -0.265657 -0.345047 -0.111700 0.871156 -0.745363 2.955819 -1.980803 -0.398501 -2.352749 -2.903185 -3.728209 -0.206283 0.322726 3.134340 1.345579
wb_dma_wb_if/wire_wbm_data_o -2.886892 -0.448915 -0.780201 -1.352925 -2.697737 -2.403548 3.014975 2.492005 1.885164 -1.187564 0.541547 -2.555458 1.331770 -1.881015 1.244630 -1.399215 -0.526533 -2.346835 4.958575 -3.238062
wb_dma_ch_pri_enc/wire_pri_out_tmp 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_ch_sel/always_2/stmt_1/expr_1 1.872402 -1.133902 -0.865653 -4.170866 0.933185 -1.419970 0.153687 -2.412402 1.440354 -0.185060 2.876265 -0.713833 -1.174452 -0.258770 0.915403 -0.847533 -3.773680 2.277696 2.163814 0.570096
wb_dma_ch_sel/always_48/case_1/stmt_1 4.521566 -5.686277 -0.018737 -0.400045 -0.484330 -1.458678 1.256550 -2.040715 0.402775 -0.423836 4.177405 -0.288952 2.289604 -1.121550 -0.641611 0.002971 -0.957488 3.002600 -1.735183 1.830025
wb_dma_ch_sel/always_48/case_1/stmt_2 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
assert_wb_dma_ch_arb/input_grant0 0.168279 -0.546144 -0.611346 -5.043767 0.659764 -2.179554 0.360654 -1.888776 1.352667 0.177686 1.622852 -1.160719 -0.780056 -0.700722 2.556264 -1.154029 -2.922511 1.164392 2.741334 0.091109
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_ch_pri_enc/wire_pri18_out 1.044002 0.183672 2.094823 -0.036625 0.384587 0.606067 0.095341 -0.585819 1.342745 -0.622207 -0.198163 2.483464 -2.730754 -0.110467 -2.231566 0.914321 -3.867656 0.432358 0.960652 -1.434378
wb_dma_de/assign_6_adr0_cnt_next -4.095638 0.142884 -1.267705 -1.577036 1.044932 0.263446 0.162575 2.003551 -0.298564 -2.831787 0.230337 -0.468236 -0.053748 1.002267 1.604118 0.183119 -1.625244 2.672380 1.631410 -3.195746
wb_dma_ch_rf/reg_ch_err 1.423576 -1.781751 3.116414 -1.968233 0.176636 -1.362650 0.663494 -2.432449 2.187547 1.308049 0.355631 2.726154 -0.753489 0.235480 -0.749065 0.275351 -2.771104 1.415082 0.536630 1.145135
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 1.809429 -0.757765 -0.992951 -1.477706 0.524035 -0.242432 -0.165541 -0.728908 1.418345 -0.526941 2.537289 0.685682 -1.980061 0.627002 -1.531892 0.376936 -4.010279 2.141852 2.340070 -1.149769
wb_dma_wb_slv/input_wb_addr_i -1.675956 1.841826 6.086106 -0.340864 -4.195665 -3.021706 0.332610 0.071113 1.447459 3.297317 -6.106851 2.117636 0.084002 -3.827232 2.244213 -0.538137 -0.660535 -3.031807 0.490899 0.532644
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.009994 1.228849 1.225370 -0.923223 0.008423 0.314266 0.921756 0.805749 0.638323 -1.864099 -1.189753 1.202391 -2.088489 -1.183903 -0.441134 -0.024644 -2.614908 -1.231936 1.662076 -2.274690
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 3.294760 0.954128 -2.052976 -1.344311 1.503163 0.920187 -2.278966 -1.795999 -0.073146 0.679614 1.910178 -0.867090 -1.794931 0.331947 0.293840 2.092357 -2.345913 2.031154 -0.055819 -0.014012
