INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NEEL/Downloads/PROJECTS/ram/ram/ram/ram.srcs/sources_1/new/ram32_sdram_3split.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram32_sdram_3split
