$date
	Mon Oct  9 23:08:19 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module b2g_g2b_tb $end
$var wire 4 ! out [3:0] $end
$var reg 4 " in [3:0] $end
$var reg 1 # select $end
$var integer 32 $ i [31:0] $end
$scope module uut $end
$var wire 4 % in [3:0] $end
$var wire 1 # select $end
$var reg 4 & out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
b0 $
x#
bx "
bx !
$end
#10
b0 !
b0 &
b1 $
b0 "
b0 %
1#
#20
b1 !
b1 &
b10 $
b1 "
b1 %
#30
b11 !
b11 &
b11 $
b10 "
b10 %
#40
b10 !
b10 &
b100 $
b11 "
b11 %
#50
b110 !
b110 &
b101 $
b100 "
b100 %
#60
b111 !
b111 &
b110 $
b101 "
b101 %
#70
b101 !
b101 &
b111 $
b110 "
b110 %
#80
b100 !
b100 &
b1000 $
b111 "
b111 %
#90
b1100 !
b1100 &
b1001 $
b1000 "
b1000 %
#100
b1101 !
b1101 &
b1010 $
b1001 "
b1001 %
#110
b1111 !
b1111 &
b1011 $
b1010 "
b1010 %
#120
b1110 !
b1110 &
b1100 $
b1011 "
b1011 %
#130
b1010 !
b1010 &
b1101 $
b1100 "
b1100 %
#140
b1011 !
b1011 &
b1110 $
b1101 "
b1101 %
#150
b1001 !
b1001 &
b1111 $
b1110 "
b1110 %
#160
b1000 !
b1000 &
b0 $
b1111 "
b1111 %
#170
b0 !
b0 &
b1 $
b0 "
b0 %
0#
#180
b1 !
b1 &
b10 $
b1 "
b1 %
#190
b11 !
b11 &
b11 $
b10 "
b10 %
#200
b10 !
b10 &
b100 $
b11 "
b11 %
#210
b111 !
b111 &
b101 $
b100 "
b100 %
#220
b110 !
b110 &
b110 $
b101 "
b101 %
#230
b100 !
b100 &
b111 $
b110 "
b110 %
#240
b101 !
b101 &
b1000 $
b111 "
b111 %
#250
b1111 !
b1111 &
b1001 $
b1000 "
b1000 %
#260
b1110 !
b1110 &
b1010 $
b1001 "
b1001 %
#270
b1100 !
b1100 &
b1011 $
b1010 "
b1010 %
#280
b1101 !
b1101 &
b1100 $
b1011 "
b1011 %
#290
b1000 !
b1000 &
b1101 $
b1100 "
b1100 %
#300
b1001 !
b1001 &
b1110 $
b1101 "
b1101 %
#310
b1011 !
b1011 &
b1111 $
b1110 "
b1110 %
#320
b1010 !
b1010 &
b10000 $
b1111 "
b1111 %
#330
