// Seed: 247093937
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(posedge id_3.id_2.id_3) $display(-1, 1, 1, id_1, -1'b0);
  always_comb id_3 = -1;
  wire id_4;
  assign id_3 = id_2;
endmodule
module module_1 (
    input tri1 id_0,
    id_11,
    output wand id_1,
    inout supply1 id_2,
    input tri0 id_3,
    output tri1 id_4,
    input wor id_5,
    output wor id_6,
    output tri id_7,
    input uwire id_8,
    output wand id_9
);
  assign id_9 = id_5;
  wire id_12;
  assign id_7 = 1'b0;
  wire id_13;
  wire id_14;
  module_0 modCall_1 (
      id_13,
      id_11,
      id_13
  );
  assign id_7 = id_8;
  wire id_15;
endmodule
