[{"commit":{"message":"Merge branch 'openjdk:master' into Vector_And-Not_vx"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"},{"filename":"test\/hotspot\/jtreg\/compiler\/lib\/ir_framework\/IRNode.java"}],"sha":"a99d32ac703ea6788059b8be9c132801edf05a53"},{"commit":{"message":"split the patch into cleanformat and enable zvbb"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"f08705b75778fae605297ae971d9ccacdbf8319a"},{"commit":{"message":"add prefix for test String"},"files":[{"filename":"test\/hotspot\/jtreg\/compiler\/lib\/ir_framework\/IRNode.java"},{"filename":"test\/hotspot\/jtreg\/compiler\/vectorapi\/AllBitsSetVectorMatchRuleTest.java"}],"sha":"dbdf9b87bf4fa9d9c9dea32efc168b08a6a7423e"},{"commit":{"message":"modify format\n\nchange some '_imm' to '_vi'"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"7b507b8d8c9e265d08ee41f3fae8fa25b287ce3c"},{"commit":{"message":"modify v0.t to $v0"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"05b31ed3ff4c054bf6bf3d3e2116369a01d01921"},{"commit":{"message":"add format fix"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"9e19eb12ed50441e110b1ffb50904fcd6b97402a"},{"commit":{"message":"RISC-V: Support Zvbb Vector And-Not vx and add its tests\n\nSupport Zvbb Vector And-Not vx and add its tests\nmodify name of the match rule and test name"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"},{"filename":"test\/hotspot\/jtreg\/compiler\/lib\/ir_framework\/IRNode.java"},{"filename":"test\/hotspot\/jtreg\/compiler\/vectorapi\/AllBitsSetVectorMatchRuleTest.java"}],"sha":"56179825b5cc376ad67e78dbe4bb777e6a1173dc"}]