{"vcs1":{"timestamp_begin":1769498413.304460074, "rt":7.49, "ut":7.15, "st":0.21}}
{"vcselab":{"timestamp_begin":1769498420.848442549, "rt":0.33, "ut":0.22, "st":0.06}}
{"link":{"timestamp_begin":1769498421.236108693, "rt":0.24, "ut":0.16, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769498413.047430950}
{"VCS_COMP_START_TIME": 1769498413.047430950}
{"VCS_COMP_END_TIME": 1769498421.584386409}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 350952}}
{"vcselab": {"peak_mem": 173708}}
