Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Aug 21 12:46:09 2021
| Host         : Tars running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file mult_timing.rpt
| Design       : mult
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.530        0.000                      0                 5103        0.047        0.000                      0                 5103        2.750        0.000                       0                  1941  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
clk125  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk125              0.530        0.000                      0                 5103        0.047        0.000                      0                 5103        2.750        0.000                       0                  1941  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk125
  To Clock:  clk125

Setup :            0  Failing Endpoints,  Worst Slack        0.530ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.530ns  (required time - arrival time)
  Source:                 VexRiscv/writeBack_arbitration_isValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        6.838ns  (logic 1.662ns (24.306%)  route 5.176ns (75.694%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns = ( 13.369 - 8.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1944, routed)        1.726     5.824    VexRiscv/clk125_IBUF_BUFG
    SLICE_X81Y19         FDRE                                         r  VexRiscv/writeBack_arbitration_isValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y19         FDRE (Prop_fdre_C_Q)         0.456     6.280 f  VexRiscv/writeBack_arbitration_isValid_reg/Q
                         net (fo=61, routed)          0.817     7.097    VexRiscv/dataCache_1_/RegFilePlugin_regFile_reg_1_0
    SLICE_X80Y20         LUT2 (Prop_lut2_I0_O)        0.150     7.247 f  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_28/O
                         net (fo=6, routed)           0.225     7.472    VexRiscv/dataCache_1_/_zz_201_
    SLICE_X80Y20         LUT6 (Prop_lut6_I1_O)        0.326     7.798 f  VexRiscv/dataCache_1_/CsrPlugin_hadException_i_3/O
                         net (fo=43, routed)          1.014     8.812    VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_reg_0
    SLICE_X73Y20         LUT5 (Prop_lut5_I4_O)        0.150     8.962 f  VexRiscv/dataCache_1_/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_6/O
                         net (fo=11, routed)          0.644     9.606    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_injector_nextPcCalc_valids_1_reg_0
    SLICE_X67Y21         LUT5 (Prop_lut5_I4_O)        0.332     9.938 f  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_39/O
                         net (fo=11, routed)          0.780    10.717    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_jump_pcLoad_valid
    SLICE_X68Y24         LUT6 (Prop_lut6_I2_O)        0.124    10.841 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_16/O
                         net (fo=1, routed)           0.642    11.484    VexRiscv/dataCache_1_/ways_0_datas_reg_9
    SLICE_X68Y24         LUT6 (Prop_lut6_I5_O)        0.124    11.608 r  VexRiscv/dataCache_1_/ways_0_datas_reg_i_2/O
                         net (fo=3, routed)           1.054    12.662    VexRiscv/IBusCachedPlugin_cache/io_cpu_prefetch_pc[9]
    RAMB36_X3Y5          RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1944, routed)        1.581    13.369    VexRiscv/IBusCachedPlugin_cache/clk125_IBUF_BUFG
    RAMB36_X3Y5          RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKBWRCLK
                         clock pessimism              0.424    13.793    
                         clock uncertainty           -0.035    13.758    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    13.192    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg
  -------------------------------------------------------------------
                         required time                         13.192    
                         arrival time                         -12.662    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 signed_mult/quant/result10__1/CLK
                            (falling edge-triggered cell DSP48E1 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            signed_mult/quant/result1_reg/PCIN[0]
                            (falling edge-triggered cell DSP48E1 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 fall@12.000ns - clk125 fall@4.000ns)
  Data Path Delay:        5.923ns  (logic 5.919ns (99.932%)  route 0.004ns (0.068%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.495ns = ( 17.495 - 12.000 ) 
    Source Clock Delay      (SCD):    5.976ns = ( 9.976 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk125_IBUF_BUFG_inst/O
                         net (fo=1944, routed)        1.879     9.976    signed_mult/quant/result10__1_0
    DSP48_X3Y12          DSP48E1                                      r  signed_mult/quant/result10__1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    14.182 r  signed_mult/quant/result10__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.184    signed_mult/quant/result10__1_n_106
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[0])
                                                      1.713    15.897 r  signed_mult/quant/result10__2/PCOUT[0]
                         net (fo=1, routed)           0.002    15.899    signed_mult/quant/result10__2_n_153
    DSP48_X3Y14          DSP48E1                                      r  signed_mult/quant/result1_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk125 fall edge)    12.000    12.000 f  
    K17                                               0.000    12.000 f  clk125 (IN)
                         net (fo=0)                   0.000    12.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.404 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    15.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.788 f  clk125_IBUF_BUFG_inst/O
                         net (fo=1944, routed)        1.707    17.495    signed_mult/quant/result10__1_0
    DSP48_X3Y14          DSP48E1                                      r  signed_mult/quant/result1_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.462    17.957    
                         clock uncertainty           -0.035    17.922    
    DSP48_X3Y14          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    16.522    signed_mult/quant/result1_reg
  -------------------------------------------------------------------
                         required time                         16.522    
                         arrival time                         -15.899    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 signed_mult/quant/result10__1/CLK
                            (falling edge-triggered cell DSP48E1 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            signed_mult/quant/result1_reg/PCIN[10]
                            (falling edge-triggered cell DSP48E1 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 fall@12.000ns - clk125 fall@4.000ns)
  Data Path Delay:        5.923ns  (logic 5.919ns (99.932%)  route 0.004ns (0.068%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.495ns = ( 17.495 - 12.000 ) 
    Source Clock Delay      (SCD):    5.976ns = ( 9.976 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk125_IBUF_BUFG_inst/O
                         net (fo=1944, routed)        1.879     9.976    signed_mult/quant/result10__1_0
    DSP48_X3Y12          DSP48E1                                      r  signed_mult/quant/result10__1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    14.182 r  signed_mult/quant/result10__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.184    signed_mult/quant/result10__1_n_106
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[10])
                                                      1.713    15.897 r  signed_mult/quant/result10__2/PCOUT[10]
                         net (fo=1, routed)           0.002    15.899    signed_mult/quant/result10__2_n_143
    DSP48_X3Y14          DSP48E1                                      r  signed_mult/quant/result1_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk125 fall edge)    12.000    12.000 f  
    K17                                               0.000    12.000 f  clk125 (IN)
                         net (fo=0)                   0.000    12.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.404 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    15.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.788 f  clk125_IBUF_BUFG_inst/O
                         net (fo=1944, routed)        1.707    17.495    signed_mult/quant/result10__1_0
    DSP48_X3Y14          DSP48E1                                      r  signed_mult/quant/result1_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.462    17.957    
                         clock uncertainty           -0.035    17.922    
    DSP48_X3Y14          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    16.522    signed_mult/quant/result1_reg
  -------------------------------------------------------------------
                         required time                         16.522    
                         arrival time                         -15.899    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 signed_mult/quant/result10__1/CLK
                            (falling edge-triggered cell DSP48E1 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            signed_mult/quant/result1_reg/PCIN[11]
                            (falling edge-triggered cell DSP48E1 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 fall@12.000ns - clk125 fall@4.000ns)
  Data Path Delay:        5.923ns  (logic 5.919ns (99.932%)  route 0.004ns (0.068%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.495ns = ( 17.495 - 12.000 ) 
    Source Clock Delay      (SCD):    5.976ns = ( 9.976 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk125_IBUF_BUFG_inst/O
                         net (fo=1944, routed)        1.879     9.976    signed_mult/quant/result10__1_0
    DSP48_X3Y12          DSP48E1                                      r  signed_mult/quant/result10__1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    14.182 r  signed_mult/quant/result10__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.184    signed_mult/quant/result10__1_n_106
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[11])
                                                      1.713    15.897 r  signed_mult/quant/result10__2/PCOUT[11]
                         net (fo=1, routed)           0.002    15.899    signed_mult/quant/result10__2_n_142
    DSP48_X3Y14          DSP48E1                                      r  signed_mult/quant/result1_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk125 fall edge)    12.000    12.000 f  
    K17                                               0.000    12.000 f  clk125 (IN)
                         net (fo=0)                   0.000    12.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.404 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    15.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.788 f  clk125_IBUF_BUFG_inst/O
                         net (fo=1944, routed)        1.707    17.495    signed_mult/quant/result10__1_0
    DSP48_X3Y14          DSP48E1                                      r  signed_mult/quant/result1_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.462    17.957    
                         clock uncertainty           -0.035    17.922    
    DSP48_X3Y14          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    16.522    signed_mult/quant/result1_reg
  -------------------------------------------------------------------
                         required time                         16.522    
                         arrival time                         -15.899    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 signed_mult/quant/result10__1/CLK
                            (falling edge-triggered cell DSP48E1 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            signed_mult/quant/result1_reg/PCIN[12]
                            (falling edge-triggered cell DSP48E1 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 fall@12.000ns - clk125 fall@4.000ns)
  Data Path Delay:        5.923ns  (logic 5.919ns (99.932%)  route 0.004ns (0.068%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.495ns = ( 17.495 - 12.000 ) 
    Source Clock Delay      (SCD):    5.976ns = ( 9.976 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk125_IBUF_BUFG_inst/O
                         net (fo=1944, routed)        1.879     9.976    signed_mult/quant/result10__1_0
    DSP48_X3Y12          DSP48E1                                      r  signed_mult/quant/result10__1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    14.182 r  signed_mult/quant/result10__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.184    signed_mult/quant/result10__1_n_106
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[12])
                                                      1.713    15.897 r  signed_mult/quant/result10__2/PCOUT[12]
                         net (fo=1, routed)           0.002    15.899    signed_mult/quant/result10__2_n_141
    DSP48_X3Y14          DSP48E1                                      r  signed_mult/quant/result1_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk125 fall edge)    12.000    12.000 f  
    K17                                               0.000    12.000 f  clk125 (IN)
                         net (fo=0)                   0.000    12.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.404 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    15.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.788 f  clk125_IBUF_BUFG_inst/O
                         net (fo=1944, routed)        1.707    17.495    signed_mult/quant/result10__1_0
    DSP48_X3Y14          DSP48E1                                      r  signed_mult/quant/result1_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.462    17.957    
                         clock uncertainty           -0.035    17.922    
    DSP48_X3Y14          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    16.522    signed_mult/quant/result1_reg
  -------------------------------------------------------------------
                         required time                         16.522    
                         arrival time                         -15.899    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 signed_mult/quant/result10__1/CLK
                            (falling edge-triggered cell DSP48E1 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            signed_mult/quant/result1_reg/PCIN[13]
                            (falling edge-triggered cell DSP48E1 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 fall@12.000ns - clk125 fall@4.000ns)
  Data Path Delay:        5.923ns  (logic 5.919ns (99.932%)  route 0.004ns (0.068%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.495ns = ( 17.495 - 12.000 ) 
    Source Clock Delay      (SCD):    5.976ns = ( 9.976 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk125_IBUF_BUFG_inst/O
                         net (fo=1944, routed)        1.879     9.976    signed_mult/quant/result10__1_0
    DSP48_X3Y12          DSP48E1                                      r  signed_mult/quant/result10__1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    14.182 r  signed_mult/quant/result10__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.184    signed_mult/quant/result10__1_n_106
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[13])
                                                      1.713    15.897 r  signed_mult/quant/result10__2/PCOUT[13]
                         net (fo=1, routed)           0.002    15.899    signed_mult/quant/result10__2_n_140
    DSP48_X3Y14          DSP48E1                                      r  signed_mult/quant/result1_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk125 fall edge)    12.000    12.000 f  
    K17                                               0.000    12.000 f  clk125 (IN)
                         net (fo=0)                   0.000    12.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.404 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    15.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.788 f  clk125_IBUF_BUFG_inst/O
                         net (fo=1944, routed)        1.707    17.495    signed_mult/quant/result10__1_0
    DSP48_X3Y14          DSP48E1                                      r  signed_mult/quant/result1_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.462    17.957    
                         clock uncertainty           -0.035    17.922    
    DSP48_X3Y14          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    16.522    signed_mult/quant/result1_reg
  -------------------------------------------------------------------
                         required time                         16.522    
                         arrival time                         -15.899    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 signed_mult/quant/result10__1/CLK
                            (falling edge-triggered cell DSP48E1 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            signed_mult/quant/result1_reg/PCIN[14]
                            (falling edge-triggered cell DSP48E1 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 fall@12.000ns - clk125 fall@4.000ns)
  Data Path Delay:        5.923ns  (logic 5.919ns (99.932%)  route 0.004ns (0.068%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.495ns = ( 17.495 - 12.000 ) 
    Source Clock Delay      (SCD):    5.976ns = ( 9.976 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk125_IBUF_BUFG_inst/O
                         net (fo=1944, routed)        1.879     9.976    signed_mult/quant/result10__1_0
    DSP48_X3Y12          DSP48E1                                      r  signed_mult/quant/result10__1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    14.182 r  signed_mult/quant/result10__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.184    signed_mult/quant/result10__1_n_106
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[14])
                                                      1.713    15.897 r  signed_mult/quant/result10__2/PCOUT[14]
                         net (fo=1, routed)           0.002    15.899    signed_mult/quant/result10__2_n_139
    DSP48_X3Y14          DSP48E1                                      r  signed_mult/quant/result1_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk125 fall edge)    12.000    12.000 f  
    K17                                               0.000    12.000 f  clk125 (IN)
                         net (fo=0)                   0.000    12.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.404 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    15.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.788 f  clk125_IBUF_BUFG_inst/O
                         net (fo=1944, routed)        1.707    17.495    signed_mult/quant/result10__1_0
    DSP48_X3Y14          DSP48E1                                      r  signed_mult/quant/result1_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.462    17.957    
                         clock uncertainty           -0.035    17.922    
    DSP48_X3Y14          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    16.522    signed_mult/quant/result1_reg
  -------------------------------------------------------------------
                         required time                         16.522    
                         arrival time                         -15.899    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 signed_mult/quant/result10__1/CLK
                            (falling edge-triggered cell DSP48E1 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            signed_mult/quant/result1_reg/PCIN[15]
                            (falling edge-triggered cell DSP48E1 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 fall@12.000ns - clk125 fall@4.000ns)
  Data Path Delay:        5.923ns  (logic 5.919ns (99.932%)  route 0.004ns (0.068%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.495ns = ( 17.495 - 12.000 ) 
    Source Clock Delay      (SCD):    5.976ns = ( 9.976 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk125_IBUF_BUFG_inst/O
                         net (fo=1944, routed)        1.879     9.976    signed_mult/quant/result10__1_0
    DSP48_X3Y12          DSP48E1                                      r  signed_mult/quant/result10__1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    14.182 r  signed_mult/quant/result10__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.184    signed_mult/quant/result10__1_n_106
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[15])
                                                      1.713    15.897 r  signed_mult/quant/result10__2/PCOUT[15]
                         net (fo=1, routed)           0.002    15.899    signed_mult/quant/result10__2_n_138
    DSP48_X3Y14          DSP48E1                                      r  signed_mult/quant/result1_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk125 fall edge)    12.000    12.000 f  
    K17                                               0.000    12.000 f  clk125 (IN)
                         net (fo=0)                   0.000    12.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.404 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    15.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.788 f  clk125_IBUF_BUFG_inst/O
                         net (fo=1944, routed)        1.707    17.495    signed_mult/quant/result10__1_0
    DSP48_X3Y14          DSP48E1                                      r  signed_mult/quant/result1_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.462    17.957    
                         clock uncertainty           -0.035    17.922    
    DSP48_X3Y14          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    16.522    signed_mult/quant/result1_reg
  -------------------------------------------------------------------
                         required time                         16.522    
                         arrival time                         -15.899    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 signed_mult/quant/result10__1/CLK
                            (falling edge-triggered cell DSP48E1 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            signed_mult/quant/result1_reg/PCIN[16]
                            (falling edge-triggered cell DSP48E1 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 fall@12.000ns - clk125 fall@4.000ns)
  Data Path Delay:        5.923ns  (logic 5.919ns (99.932%)  route 0.004ns (0.068%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.495ns = ( 17.495 - 12.000 ) 
    Source Clock Delay      (SCD):    5.976ns = ( 9.976 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk125_IBUF_BUFG_inst/O
                         net (fo=1944, routed)        1.879     9.976    signed_mult/quant/result10__1_0
    DSP48_X3Y12          DSP48E1                                      r  signed_mult/quant/result10__1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    14.182 r  signed_mult/quant/result10__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.184    signed_mult/quant/result10__1_n_106
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[16])
                                                      1.713    15.897 r  signed_mult/quant/result10__2/PCOUT[16]
                         net (fo=1, routed)           0.002    15.899    signed_mult/quant/result10__2_n_137
    DSP48_X3Y14          DSP48E1                                      r  signed_mult/quant/result1_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk125 fall edge)    12.000    12.000 f  
    K17                                               0.000    12.000 f  clk125 (IN)
                         net (fo=0)                   0.000    12.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.404 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    15.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.788 f  clk125_IBUF_BUFG_inst/O
                         net (fo=1944, routed)        1.707    17.495    signed_mult/quant/result10__1_0
    DSP48_X3Y14          DSP48E1                                      r  signed_mult/quant/result1_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.462    17.957    
                         clock uncertainty           -0.035    17.922    
    DSP48_X3Y14          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    16.522    signed_mult/quant/result1_reg
  -------------------------------------------------------------------
                         required time                         16.522    
                         arrival time                         -15.899    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 signed_mult/quant/result10__1/CLK
                            (falling edge-triggered cell DSP48E1 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            signed_mult/quant/result1_reg/PCIN[17]
                            (falling edge-triggered cell DSP48E1 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 fall@12.000ns - clk125 fall@4.000ns)
  Data Path Delay:        5.923ns  (logic 5.919ns (99.932%)  route 0.004ns (0.068%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.495ns = ( 17.495 - 12.000 ) 
    Source Clock Delay      (SCD):    5.976ns = ( 9.976 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 fall edge)     4.000     4.000 f  
    K17                                               0.000     4.000 f  clk125 (IN)
                         net (fo=0)                   0.000     4.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.098 f  clk125_IBUF_BUFG_inst/O
                         net (fo=1944, routed)        1.879     9.976    signed_mult/quant/result10__1_0
    DSP48_X3Y12          DSP48E1                                      r  signed_mult/quant/result10__1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    14.182 r  signed_mult/quant/result10__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.184    signed_mult/quant/result10__1_n_106
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[17])
                                                      1.713    15.897 r  signed_mult/quant/result10__2/PCOUT[17]
                         net (fo=1, routed)           0.002    15.899    signed_mult/quant/result10__2_n_136
    DSP48_X3Y14          DSP48E1                                      r  signed_mult/quant/result1_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk125 fall edge)    12.000    12.000 f  
    K17                                               0.000    12.000 f  clk125 (IN)
                         net (fo=0)                   0.000    12.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404    13.404 f  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    15.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.788 f  clk125_IBUF_BUFG_inst/O
                         net (fo=1944, routed)        1.707    17.495    signed_mult/quant/result10__1_0
    DSP48_X3Y14          DSP48E1                                      r  signed_mult/quant/result1_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.462    17.957    
                         clock uncertainty           -0.035    17.922    
    DSP48_X3Y14          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    16.522    signed_mult/quant/result1_reg
  -------------------------------------------------------------------
                         required time                         16.522    
                         arrival time                         -15.899    
  -------------------------------------------------------------------
                         slack                                  0.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1944, routed)        0.573     1.683    clk125_IBUF_BUFG
    SLICE_X59Y28         FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.141     1.824 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.229     2.053    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X58Y28         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1944, routed)        0.840     2.207    storage_1_reg_0_15_6_9/WCLK
    SLICE_X58Y28         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.511     1.696    
    SLICE_X58Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.006    storage_1_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1944, routed)        0.573     1.683    clk125_IBUF_BUFG
    SLICE_X59Y28         FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.141     1.824 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.229     2.053    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X58Y28         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1944, routed)        0.840     2.207    storage_1_reg_0_15_6_9/WCLK
    SLICE_X58Y28         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.511     1.696    
    SLICE_X58Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.006    storage_1_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1944, routed)        0.573     1.683    clk125_IBUF_BUFG
    SLICE_X59Y28         FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.141     1.824 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.229     2.053    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X58Y28         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1944, routed)        0.840     2.207    storage_1_reg_0_15_6_9/WCLK
    SLICE_X58Y28         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.511     1.696    
    SLICE_X58Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.006    storage_1_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1944, routed)        0.573     1.683    clk125_IBUF_BUFG
    SLICE_X59Y28         FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.141     1.824 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.229     2.053    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X58Y28         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1944, routed)        0.840     2.207    storage_1_reg_0_15_6_9/WCLK
    SLICE_X58Y28         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.511     1.696    
    SLICE_X58Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.006    storage_1_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1944, routed)        0.573     1.683    clk125_IBUF_BUFG
    SLICE_X59Y28         FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.141     1.824 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.229     2.053    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X58Y28         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1944, routed)        0.840     2.207    storage_1_reg_0_15_6_9/WCLK
    SLICE_X58Y28         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.511     1.696    
    SLICE_X58Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.006    storage_1_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1944, routed)        0.573     1.683    clk125_IBUF_BUFG
    SLICE_X59Y28         FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.141     1.824 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.229     2.053    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X58Y28         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1944, routed)        0.840     2.207    storage_1_reg_0_15_6_9/WCLK
    SLICE_X58Y28         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism             -0.511     1.696    
    SLICE_X58Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.006    storage_1_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1944, routed)        0.573     1.683    clk125_IBUF_BUFG
    SLICE_X59Y28         FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.141     1.824 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.229     2.053    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X58Y28         RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1944, routed)        0.840     2.207    storage_1_reg_0_15_6_9/WCLK
    SLICE_X58Y28         RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD/CLK
                         clock pessimism             -0.511     1.696    
    SLICE_X58Y28         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.006    storage_1_reg_0_15_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1944, routed)        0.573     1.683    clk125_IBUF_BUFG
    SLICE_X59Y28         FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.141     1.824 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.229     2.053    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X58Y28         RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1944, routed)        0.840     2.207    storage_1_reg_0_15_6_9/WCLK
    SLICE_X58Y28         RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD_D1/CLK
                         clock pessimism             -0.511     1.696    
    SLICE_X58Y28         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.006    storage_1_reg_0_15_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.641%)  route 0.278ns (66.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1944, routed)        0.572     1.682    clk125_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.141     1.823 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.278     2.101    storage_reg_0_15_6_9/ADDRD0
    SLICE_X62Y24         RAMD32                                       r  storage_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1944, routed)        0.837     2.204    storage_reg_0_15_6_9/WCLK
    SLICE_X62Y24         RAMD32                                       r  storage_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.490     1.714    
    SLICE_X62Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.024    storage_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.641%)  route 0.278ns (66.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1944, routed)        0.572     1.682    clk125_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.141     1.823 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.278     2.101    storage_reg_0_15_6_9/ADDRD0
    SLICE_X62Y24         RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1944, routed)        0.837     2.204    storage_reg_0_15_6_9/WCLK
    SLICE_X62Y24         RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.490     1.714    
    SLICE_X62Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.024    storage_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk125 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X3Y14   signed_mult/quant/result1_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X3Y5   VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X3Y8   VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X3Y8   VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X4Y10  VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X4Y10  VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X4Y12  VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X4Y12  VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X5Y8   VexRiscv/dataCache_1_/ways_0_data_symbol0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X5Y9   VexRiscv/dataCache_1_/ways_0_data_symbol1_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y29  storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y29  storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y29  storage_1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y29  storage_1_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y29  storage_1_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y29  storage_1_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y29  storage_1_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y29  storage_1_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X62Y25  storage_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X62Y25  storage_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y29  storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y29  storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y29  storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y29  storage_1_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y29  storage_1_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y29  storage_1_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y29  storage_1_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y29  storage_1_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y28  storage_1_reg_0_15_6_9/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X58Y28  storage_1_reg_0_15_6_9/RAMA_D1/CLK



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input     | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port      | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+
clk125    | cpu_reset | FDRE    | -     |     0.603 (r) | FAST    |     1.506 (r) | SLOW    |          |
clk125    | serial_rx | FDRE    | -     |     0.689 (r) | FAST    |     1.561 (r) | SLOW    |          |
----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output    | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port      | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+
clk125    | serial_tx | FDRE   | -     |     14.578 (r) | SLOW    |      4.845 (r) | FAST    |          |
----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk125 | clk125      |         7.470 | SLOW    |         2.965 | SLOW    |         1.996 | SLOW    |         7.377 | SLOW    |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



