{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615321509181 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615321509181 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 09 12:25:08 2021 " "Processing started: Tue Mar 09 12:25:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615321509181 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615321509181 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615321509181 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615321510078 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615321510078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock-a " "Found design unit 1: clock-a" {  } { { "clock.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/clock.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615321518220 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/clock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615321518220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615321518220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3 " "Found entity 1: Lab3" {  } { { "Lab3.bdf" "" { Schematic "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/Lab3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615321518222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615321518222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDto7Seg-a " "Found design unit 1: BCDto7Seg-a" {  } { { "decoder.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/decoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615321518230 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDto7Seg " "Found entity 1: BCDto7Seg" {  } { { "decoder.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615321518230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615321518230 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "24to12.vhd " "Can't analyze file -- file 24to12.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1615321518232 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab3 " "Elaborating entity \"Lab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615321518338 ""}
{ "Warning" "WSGN_SEARCH_FILE" "converter.vhd 2 1 " "Using design file converter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 converter-a " "Found design unit 1: converter-a" {  } { { "converter.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/converter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615321518399 ""} { "Info" "ISGN_ENTITY_NAME" "1 converter " "Found entity 1: converter" {  } { { "converter.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/converter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615321518399 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1615321518399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "converter converter:inst8 " "Elaborating entity \"converter\" for hierarchy \"converter:inst8\"" {  } { { "Lab3.bdf" "inst8" { Schematic "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/Lab3.bdf" { { 344 720 904 424 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615321518400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:inst " "Elaborating entity \"clock\" for hierarchy \"clock:inst\"" {  } { { "Lab3.bdf" "inst" { Schematic "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/Lab3.bdf" { { 72 680 856 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615321518513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDto7Seg BCDto7Seg:inst3 " "Elaborating entity \"BCDto7Seg\" for hierarchy \"BCDto7Seg:inst3\"" {  } { { "Lab3.bdf" "inst3" { Schematic "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/Lab3.bdf" { { 120 1000 1208 200 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615321518550 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:inst\|Hr\[7\] clock:inst\|Hr\[7\]~_emulated clock:inst\|Hr\[7\]~1 " "Register \"clock:inst\|Hr\[7\]\" is converted into an equivalent circuit using register \"clock:inst\|Hr\[7\]~_emulated\" and latch \"clock:inst\|Hr\[7\]~1\"" {  } { { "clock.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/clock.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1615321519988 "|Lab3|clock:inst|Hr[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:inst\|Hr\[6\] clock:inst\|Hr\[6\]~_emulated clock:inst\|Hr\[6\]~5 " "Register \"clock:inst\|Hr\[6\]\" is converted into an equivalent circuit using register \"clock:inst\|Hr\[6\]~_emulated\" and latch \"clock:inst\|Hr\[6\]~5\"" {  } { { "clock.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/clock.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1615321519988 "|Lab3|clock:inst|Hr[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:inst\|Hr\[5\] clock:inst\|Hr\[5\]~_emulated clock:inst\|Hr\[5\]~9 " "Register \"clock:inst\|Hr\[5\]\" is converted into an equivalent circuit using register \"clock:inst\|Hr\[5\]~_emulated\" and latch \"clock:inst\|Hr\[5\]~9\"" {  } { { "clock.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/clock.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1615321519988 "|Lab3|clock:inst|Hr[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:inst\|Hr\[4\] clock:inst\|Hr\[4\]~_emulated clock:inst\|Hr\[4\]~13 " "Register \"clock:inst\|Hr\[4\]\" is converted into an equivalent circuit using register \"clock:inst\|Hr\[4\]~_emulated\" and latch \"clock:inst\|Hr\[4\]~13\"" {  } { { "clock.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/clock.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1615321519988 "|Lab3|clock:inst|Hr[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:inst\|Hr\[3\] clock:inst\|Hr\[3\]~_emulated clock:inst\|Hr\[3\]~17 " "Register \"clock:inst\|Hr\[3\]\" is converted into an equivalent circuit using register \"clock:inst\|Hr\[3\]~_emulated\" and latch \"clock:inst\|Hr\[3\]~17\"" {  } { { "clock.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/clock.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1615321519988 "|Lab3|clock:inst|Hr[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:inst\|Hr\[2\] clock:inst\|Hr\[2\]~_emulated clock:inst\|Hr\[2\]~21 " "Register \"clock:inst\|Hr\[2\]\" is converted into an equivalent circuit using register \"clock:inst\|Hr\[2\]~_emulated\" and latch \"clock:inst\|Hr\[2\]~21\"" {  } { { "clock.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/clock.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1615321519988 "|Lab3|clock:inst|Hr[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:inst\|Hr\[0\] clock:inst\|Hr\[0\]~_emulated clock:inst\|Hr\[0\]~25 " "Register \"clock:inst\|Hr\[0\]\" is converted into an equivalent circuit using register \"clock:inst\|Hr\[0\]~_emulated\" and latch \"clock:inst\|Hr\[0\]~25\"" {  } { { "clock.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/clock.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1615321519988 "|Lab3|clock:inst|Hr[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:inst\|Hr\[1\] clock:inst\|Hr\[1\]~_emulated clock:inst\|Hr\[1\]~29 " "Register \"clock:inst\|Hr\[1\]\" is converted into an equivalent circuit using register \"clock:inst\|Hr\[1\]~_emulated\" and latch \"clock:inst\|Hr\[1\]~29\"" {  } { { "clock.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/clock.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1615321519988 "|Lab3|clock:inst|Hr[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:inst\|Sec\[0\] clock:inst\|Sec\[0\]~_emulated clock:inst\|Sec\[0\]~1 " "Register \"clock:inst\|Sec\[0\]\" is converted into an equivalent circuit using register \"clock:inst\|Sec\[0\]~_emulated\" and latch \"clock:inst\|Sec\[0\]~1\"" {  } { { "clock.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/clock.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1615321519988 "|Lab3|clock:inst|Sec[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:inst\|Sec\[1\] clock:inst\|Sec\[1\]~_emulated clock:inst\|Sec\[1\]~5 " "Register \"clock:inst\|Sec\[1\]\" is converted into an equivalent circuit using register \"clock:inst\|Sec\[1\]~_emulated\" and latch \"clock:inst\|Sec\[1\]~5\"" {  } { { "clock.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/clock.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1615321519988 "|Lab3|clock:inst|Sec[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:inst\|Sec\[2\] clock:inst\|Sec\[2\]~_emulated clock:inst\|Sec\[2\]~9 " "Register \"clock:inst\|Sec\[2\]\" is converted into an equivalent circuit using register \"clock:inst\|Sec\[2\]~_emulated\" and latch \"clock:inst\|Sec\[2\]~9\"" {  } { { "clock.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/clock.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1615321519988 "|Lab3|clock:inst|Sec[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:inst\|Sec\[3\] clock:inst\|Sec\[3\]~_emulated clock:inst\|Sec\[3\]~13 " "Register \"clock:inst\|Sec\[3\]\" is converted into an equivalent circuit using register \"clock:inst\|Sec\[3\]~_emulated\" and latch \"clock:inst\|Sec\[3\]~13\"" {  } { { "clock.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/clock.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1615321519988 "|Lab3|clock:inst|Sec[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:inst\|Sec\[4\] clock:inst\|Sec\[4\]~_emulated clock:inst\|Sec\[4\]~17 " "Register \"clock:inst\|Sec\[4\]\" is converted into an equivalent circuit using register \"clock:inst\|Sec\[4\]~_emulated\" and latch \"clock:inst\|Sec\[4\]~17\"" {  } { { "clock.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/clock.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1615321519988 "|Lab3|clock:inst|Sec[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:inst\|Sec\[5\] clock:inst\|Sec\[5\]~_emulated clock:inst\|Sec\[5\]~21 " "Register \"clock:inst\|Sec\[5\]\" is converted into an equivalent circuit using register \"clock:inst\|Sec\[5\]~_emulated\" and latch \"clock:inst\|Sec\[5\]~21\"" {  } { { "clock.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/clock.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1615321519988 "|Lab3|clock:inst|Sec[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:inst\|Sec\[6\] clock:inst\|Sec\[6\]~_emulated clock:inst\|Sec\[6\]~25 " "Register \"clock:inst\|Sec\[6\]\" is converted into an equivalent circuit using register \"clock:inst\|Sec\[6\]~_emulated\" and latch \"clock:inst\|Sec\[6\]~25\"" {  } { { "clock.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/clock.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1615321519988 "|Lab3|clock:inst|Sec[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:inst\|Sec\[7\] clock:inst\|Sec\[7\]~_emulated clock:inst\|Sec\[7\]~29 " "Register \"clock:inst\|Sec\[7\]\" is converted into an equivalent circuit using register \"clock:inst\|Sec\[7\]~_emulated\" and latch \"clock:inst\|Sec\[7\]~29\"" {  } { { "clock.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/clock.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1615321519988 "|Lab3|clock:inst|Sec[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:inst\|Min\[0\] clock:inst\|Min\[0\]~_emulated clock:inst\|Min\[0\]~1 " "Register \"clock:inst\|Min\[0\]\" is converted into an equivalent circuit using register \"clock:inst\|Min\[0\]~_emulated\" and latch \"clock:inst\|Min\[0\]~1\"" {  } { { "clock.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/clock.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1615321519988 "|Lab3|clock:inst|Min[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:inst\|Min\[1\] clock:inst\|Min\[1\]~_emulated clock:inst\|Min\[1\]~5 " "Register \"clock:inst\|Min\[1\]\" is converted into an equivalent circuit using register \"clock:inst\|Min\[1\]~_emulated\" and latch \"clock:inst\|Min\[1\]~5\"" {  } { { "clock.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/clock.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1615321519988 "|Lab3|clock:inst|Min[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:inst\|Min\[2\] clock:inst\|Min\[2\]~_emulated clock:inst\|Min\[2\]~9 " "Register \"clock:inst\|Min\[2\]\" is converted into an equivalent circuit using register \"clock:inst\|Min\[2\]~_emulated\" and latch \"clock:inst\|Min\[2\]~9\"" {  } { { "clock.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/clock.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1615321519988 "|Lab3|clock:inst|Min[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:inst\|Min\[3\] clock:inst\|Min\[3\]~_emulated clock:inst\|Min\[3\]~13 " "Register \"clock:inst\|Min\[3\]\" is converted into an equivalent circuit using register \"clock:inst\|Min\[3\]~_emulated\" and latch \"clock:inst\|Min\[3\]~13\"" {  } { { "clock.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/clock.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1615321519988 "|Lab3|clock:inst|Min[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:inst\|Min\[4\] clock:inst\|Min\[4\]~_emulated clock:inst\|Min\[4\]~17 " "Register \"clock:inst\|Min\[4\]\" is converted into an equivalent circuit using register \"clock:inst\|Min\[4\]~_emulated\" and latch \"clock:inst\|Min\[4\]~17\"" {  } { { "clock.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/clock.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1615321519988 "|Lab3|clock:inst|Min[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:inst\|Min\[5\] clock:inst\|Min\[5\]~_emulated clock:inst\|Min\[5\]~21 " "Register \"clock:inst\|Min\[5\]\" is converted into an equivalent circuit using register \"clock:inst\|Min\[5\]~_emulated\" and latch \"clock:inst\|Min\[5\]~21\"" {  } { { "clock.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/clock.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1615321519988 "|Lab3|clock:inst|Min[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:inst\|Min\[6\] clock:inst\|Min\[6\]~_emulated clock:inst\|Min\[6\]~25 " "Register \"clock:inst\|Min\[6\]\" is converted into an equivalent circuit using register \"clock:inst\|Min\[6\]~_emulated\" and latch \"clock:inst\|Min\[6\]~25\"" {  } { { "clock.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/clock.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1615321519988 "|Lab3|clock:inst|Min[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:inst\|Min\[7\] clock:inst\|Min\[7\]~_emulated clock:inst\|Min\[7\]~29 " "Register \"clock:inst\|Min\[7\]\" is converted into an equivalent circuit using register \"clock:inst\|Min\[7\]~_emulated\" and latch \"clock:inst\|Min\[7\]~29\"" {  } { { "clock.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/clock.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1615321519988 "|Lab3|clock:inst|Min[7]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1615321519988 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1615321520185 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1615321521561 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615321521561 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "261 " "Implemented 261 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1615321522256 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1615321522256 ""} { "Info" "ICUT_CUT_TM_LCELLS" "205 " "Implemented 205 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1615321522256 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1615321522256 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4916 " "Peak virtual memory: 4916 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615321522287 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 09 12:25:22 2021 " "Processing ended: Tue Mar 09 12:25:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615321522287 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615321522287 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615321522287 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615321522287 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1615321526197 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615321526198 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 09 12:25:24 2021 " "Processing started: Tue Mar 09 12:25:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615321526198 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1615321526198 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1615321526198 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1615321528022 ""}
{ "Info" "0" "" "Project  = Lab3" {  } {  } 0 0 "Project  = Lab3" 0 0 "Fitter" 0 0 1615321528033 ""}
{ "Info" "0" "" "Revision = Lab3" {  } {  } 0 0 "Revision = Lab3" 0 0 "Fitter" 0 0 1615321528036 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1615321528252 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1615321528253 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab3 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"Lab3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1615321528285 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1615321528398 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1615321528398 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1615321528965 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1615321529400 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1615321530038 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1615321534661 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 29 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 29 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1615321534865 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1615321534865 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615321534866 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1615321535053 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1615321535054 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1615321535055 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1615321535055 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1615321535056 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1615321535057 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1615321535057 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1615321535058 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1615321535058 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY0 " "Node \"KEY0\" is assigned to location or region, but does not exist in design" {  } { { "s:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1615321535513 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1615321535513 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615321535542 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "The Timing Analyzer is analyzing 24 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1615321539824 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab3.sdc " "Synopsys Design Constraints File file not found: 'Lab3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1615321539825 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1615321539846 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1615321539855 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1615321539856 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1615321539868 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1615321539952 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1615321540211 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615321545559 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1615321552374 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1615321553528 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615321553529 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1615321555107 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 12 { 0 ""} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1615321557159 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1615321557159 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1615321559396 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1615321559396 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615321559400 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.68 " "Total time spent on timing analysis during the Fitter is 0.68 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1615321563741 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1615321563821 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1615321564390 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1615321564390 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1615321564862 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615321569022 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1615321569335 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/output_files/Lab3.fit.smsg " "Generated suppressed messages file C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab3/output_files/Lab3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1615321569800 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7560 " "Peak virtual memory: 7560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615321570571 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 09 12:26:10 2021 " "Processing ended: Tue Mar 09 12:26:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615321570571 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615321570571 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:29 " "Total CPU time (on all processors): 00:02:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615321570571 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1615321570571 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1615321573226 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615321573227 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 09 12:26:13 2021 " "Processing started: Tue Mar 09 12:26:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615321573227 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1615321573227 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1615321573227 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1615321573890 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1615321578312 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615321578894 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 09 12:26:18 2021 " "Processing ended: Tue Mar 09 12:26:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615321578894 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615321578894 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615321578894 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1615321578894 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1615321579783 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1615321580527 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615321580527 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 09 12:26:20 2021 " "Processing started: Tue Mar 09 12:26:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615321580527 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1615321580527 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab3 -c Lab3 " "Command: quartus_sta Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1615321580527 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1615321580638 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1615321581200 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1615321581200 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615321581234 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615321581234 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "The Timing Analyzer is analyzing 24 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1615321581569 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab3.sdc " "Synopsys Design Constraints File file not found: 'Lab3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1615321581638 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1615321581638 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1615321581639 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock:inst\|ClkFlag clock:inst\|ClkFlag " "create_clock -period 1.000 -name clock:inst\|ClkFlag clock:inst\|ClkFlag" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1615321581639 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY1 KEY1 " "create_clock -period 1.000 -name KEY1 KEY1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1615321581639 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615321581639 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1615321581641 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615321581644 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1615321581650 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1615321581696 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1615321581758 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1615321581758 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.676 " "Worst-case setup slack is -7.676" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321581766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321581766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.676            -147.771 clock:inst\|ClkFlag  " "   -7.676            -147.771 clock:inst\|ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321581766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.373            -142.068 CLOCK_50  " "   -5.373            -142.068 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321581766 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615321581766 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.445 " "Worst-case hold slack is 0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321581779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321581779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 CLOCK_50  " "    0.445               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321581779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.979               0.000 clock:inst\|ClkFlag  " "    0.979               0.000 clock:inst\|ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321581779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615321581779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.768 " "Worst-case recovery slack is -3.768" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321581788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321581788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.768             -81.814 clock:inst\|ClkFlag  " "   -3.768             -81.814 clock:inst\|ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321581788 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615321581788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.860 " "Worst-case removal slack is 1.860" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321581796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321581796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.860               0.000 clock:inst\|ClkFlag  " "    1.860               0.000 clock:inst\|ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321581796 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615321581796 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321581803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321581803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -32.445 CLOCK_50  " "   -0.538             -32.445 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321581803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -20.699 clock:inst\|ClkFlag  " "   -0.538             -20.699 clock:inst\|ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321581803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.034              -0.034 KEY1  " "   -0.034              -0.034 KEY1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321581803 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615321581803 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1615321581829 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1615321581911 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1615321582932 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615321583011 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1615321583037 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1615321583037 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.678 " "Worst-case setup slack is -7.678" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321583044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321583044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.678            -148.882 clock:inst\|ClkFlag  " "   -7.678            -148.882 clock:inst\|ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321583044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.392            -136.780 CLOCK_50  " "   -5.392            -136.780 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321583044 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615321583044 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.448 " "Worst-case hold slack is 0.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321583052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321583052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 CLOCK_50  " "    0.448               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321583052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.976               0.000 clock:inst\|ClkFlag  " "    0.976               0.000 clock:inst\|ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321583052 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615321583052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.751 " "Worst-case recovery slack is -3.751" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321583059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321583059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.751             -81.252 clock:inst\|ClkFlag  " "   -3.751             -81.252 clock:inst\|ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321583059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615321583059 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.844 " "Worst-case removal slack is 1.844" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321583066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321583066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.844               0.000 clock:inst\|ClkFlag  " "    1.844               0.000 clock:inst\|ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321583066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615321583066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321583071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321583071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -33.105 CLOCK_50  " "   -0.538             -33.105 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321583071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -20.247 clock:inst\|ClkFlag  " "   -0.538             -20.247 clock:inst\|ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321583071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.086              -0.086 KEY1  " "   -0.086              -0.086 KEY1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321583071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615321583071 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1615321583086 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1615321583271 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1615321584116 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615321584182 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1615321584184 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1615321584184 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.051 " "Worst-case setup slack is -4.051" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321584190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321584190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.051             -79.561 clock:inst\|ClkFlag  " "   -4.051             -79.561 clock:inst\|ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321584190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.870             -52.301 CLOCK_50  " "   -2.870             -52.301 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321584190 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615321584190 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.199 " "Worst-case hold slack is 0.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321584198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321584198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 CLOCK_50  " "    0.199               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321584198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 clock:inst\|ClkFlag  " "    0.379               0.000 clock:inst\|ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321584198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615321584198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.252 " "Worst-case recovery slack is -2.252" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321584205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321584205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.252             -48.335 clock:inst\|ClkFlag  " "   -2.252             -48.335 clock:inst\|ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321584205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615321584205 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.695 " "Worst-case removal slack is 0.695" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321584212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321584212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.695               0.000 clock:inst\|ClkFlag  " "    0.695               0.000 clock:inst\|ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321584212 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615321584212 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.381 " "Worst-case minimum pulse width slack is -0.381" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321584218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321584218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.381              -4.314 CLOCK_50  " "   -0.381              -4.314 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321584218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.277              -6.777 KEY1  " "   -0.277              -6.777 KEY1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321584218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.068              -0.267 clock:inst\|ClkFlag  " "   -0.068              -0.267 clock:inst\|ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321584218 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615321584218 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1615321584232 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615321584390 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1615321584392 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1615321584392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.818 " "Worst-case setup slack is -3.818" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321584410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321584410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.818             -75.300 clock:inst\|ClkFlag  " "   -3.818             -75.300 clock:inst\|ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321584410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.565             -44.602 CLOCK_50  " "   -2.565             -44.602 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321584410 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615321584410 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.190 " "Worst-case hold slack is 0.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321584419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321584419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 CLOCK_50  " "    0.190               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321584419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 clock:inst\|ClkFlag  " "    0.348               0.000 clock:inst\|ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321584419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615321584419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.143 " "Worst-case recovery slack is -2.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321584426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321584426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.143             -46.378 clock:inst\|ClkFlag  " "   -2.143             -46.378 clock:inst\|ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321584426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615321584426 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.673 " "Worst-case removal slack is 0.673" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321584433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321584433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.673               0.000 clock:inst\|ClkFlag  " "    0.673               0.000 clock:inst\|ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321584433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615321584433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.371 " "Worst-case minimum pulse width slack is -0.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321584439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321584439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.371              -4.338 CLOCK_50  " "   -0.371              -4.338 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321584439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.252              -6.267 KEY1  " "   -0.252              -6.267 KEY1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321584439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.020              -0.020 clock:inst\|ClkFlag  " "   -0.020              -0.020 clock:inst\|ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615321584439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615321584439 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1615321586079 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1615321586082 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5222 " "Peak virtual memory: 5222 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615321586178 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 09 12:26:26 2021 " "Processing ended: Tue Mar 09 12:26:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615321586178 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615321586178 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615321586178 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1615321586178 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 44 s " "Quartus Prime Full Compilation was successful. 0 errors, 44 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1615321586903 ""}
