{
	"cts__timing__setup__tns__pre_repair": 0,
	"cts__timing__setup__ws__pre_repair": 7.84109,
	"cts__clock__skew__setup__pre_repair": 0.005083,
	"cts__clock__skew__hold__pre_repair": 0.005083,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.916731,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.905093,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 8,
	"cts__timing__drv__max_fanout__pre_repair": 2,
	"cts__timing__drv__setup_violation_count__pre_repair": 0,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__power__internal__total__pre_repair": 0.00013734,
	"cts__power__switching__total__pre_repair": 1.87186e-05,
	"cts__power__leakage__total__pre_repair": 2.58774e-08,
	"cts__power__total__pre_repair": 0.000156084,
	"cts__design__io__pre_repair": 23,
	"cts__design__die__area__pre_repair": 10447.9,
	"cts__design__core__area__pre_repair": 9389.52,
	"cts__design__instance__count__pre_repair": 136,
	"cts__design__instance__area__pre_repair": 2133.73,
	"cts__design__instance__count__stdcell__pre_repair": 136,
	"cts__design__instance__area__stdcell__pre_repair": 2133.73,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.227246,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.227246,
	"cts__timing__setup__tns__post_repair": 0,
	"cts__timing__setup__ws__post_repair": 7.84109,
	"cts__clock__skew__setup__post_repair": 0.005083,
	"cts__clock__skew__hold__post_repair": 0.005083,
	"cts__timing__drv__max_slew_limit__post_repair": 0.916731,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.905093,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 8,
	"cts__timing__drv__max_fanout__post_repair": 2,
	"cts__timing__drv__setup_violation_count__post_repair": 0,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__power__internal__total__post_repair": 0.00013734,
	"cts__power__switching__total__post_repair": 1.87186e-05,
	"cts__power__leakage__total__post_repair": 2.58774e-08,
	"cts__power__total__post_repair": 0.000156084,
	"cts__design__io__post_repair": 23,
	"cts__design__die__area__post_repair": 10447.9,
	"cts__design__core__area__post_repair": 9389.52,
	"cts__design__instance__count__post_repair": 136,
	"cts__design__instance__area__post_repair": 2133.73,
	"cts__design__instance__count__stdcell__post_repair": 136,
	"cts__design__instance__area__stdcell__post_repair": 2133.73,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.227246,
	"cts__design__instance__utilization__stdcell__post_repair": 0.227246,
	"cts__design__instance__displacement__total": 25.569,
	"cts__design__instance__displacement__mean": 0.188,
	"cts__design__instance__displacement__max": 7.56,
	"cts__route__wirelength__estimated": 2364.66,
	"cts__design__instance__count__setup_buffer": 0,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 0,
	"cts__design__instance__displacement__mean": 0,
	"cts__design__instance__displacement__max": 0,
	"cts__route__wirelength__estimated": 2364.66,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 7.84109,
	"cts__clock__skew__setup": 0.00500452,
	"cts__clock__skew__hold": 0.00500452,
	"cts__timing__drv__max_slew_limit": 0.916778,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.905155,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 8,
	"cts__timing__drv__max_fanout": 2,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.000137352,
	"cts__power__switching__total": 1.87713e-05,
	"cts__power__leakage__total": 2.58774e-08,
	"cts__power__total": 0.000156149,
	"cts__design__io": 23,
	"cts__design__die__area": 10447.9,
	"cts__design__core__area": 9389.52,
	"cts__design__instance__count": 136,
	"cts__design__instance__area": 2133.73,
	"cts__design__instance__count__stdcell": 136,
	"cts__design__instance__area__stdcell": 2133.73,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.227246,
	"cts__design__instance__utilization__stdcell": 0.227246
}