Analysis & Synthesis report for DE2_TV
Tue Dec 30 04:15:32 2014
Quartus II 64-Bit Version 12.0 Build 178 05/31/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Default Parameter Settings
  5. Parallel Compilation
  6. Analysis & Synthesis Source Files Read
  7. Analysis & Synthesis Resource Usage Summary
  8. Analysis & Synthesis Resource Utilization by Entity
  9. Analysis & Synthesis RAM Summary
 10. Analysis & Synthesis DSP Block Usage Summary
 11. Analysis & Synthesis IP Cores Summary
 12. State Machine - |DE2_TV|I2C_AV_Config:u1|mSetup_ST
 13. Registers Protected by Synthesis
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider
 20. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
 21. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated
 22. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p
 23. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_fgc:wrptr_g1p
 24. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp
 25. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram
 26. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14
 27. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr
 28. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_brp
 29. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp
 30. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
 31. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
 32. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp
 33. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp
 34. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 35. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22
 36. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component
 37. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated
 38. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p
 39. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_fgc:wrptr_g1p
 40. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp
 41. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram
 42. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14
 43. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr
 44. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_brp
 45. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp
 46. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
 47. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
 48. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp
 49. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp
 50. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 51. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22
 52. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
 53. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated
 54. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p
 55. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_fgc:wrptr_g1p
 56. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp
 57. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram
 58. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14
 59. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr
 60. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_brp
 61. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp
 62. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
 63. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
 64. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp
 65. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp
 66. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 67. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22
 68. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component
 69. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated
 70. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p
 71. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_fgc:wrptr_g1p
 72. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp
 73. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram
 74. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14
 75. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr
 76. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_brp
 77. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp
 78. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
 79. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
 80. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp
 81. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp
 82. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 83. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22
 84. Source assignments for YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated
 85. Source assignments for YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|dffpipe_b3c:pre_result
 86. Source assignments for YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|dffpipe_b3c:pre_result
 87. Source assignments for YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|dffpipe_b3c:pre_result
 88. Source assignments for YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated
 89. Source assignments for YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|dffpipe_b3c:pre_result
 90. Source assignments for YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|dffpipe_b3c:pre_result
 91. Source assignments for YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|dffpipe_b3c:pre_result
 92. Source assignments for YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated
 93. Source assignments for YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|dffpipe_b3c:pre_result
 94. Source assignments for YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|dffpipe_b3c:pre_result
 95. Source assignments for YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|dffpipe_b3c:pre_result
 96. Source assignments for Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2
 97. Source assignments for Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2
 98. Parameter Settings for User Entity Instance: I2C_AV_Config:u1
 99. Parameter Settings for User Entity Instance: DIV:u5|lpm_divide:lpm_divide_component
100. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6
101. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component
102. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|control_interface:control1
103. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|command:command1
104. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|sdr_data_path:data_path1
105. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
106. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component
107. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
108. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component
109. Parameter Settings for User Entity Instance: YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component
110. Parameter Settings for User Entity Instance: YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component
111. Parameter Settings for User Entity Instance: YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component
112. Parameter Settings for User Entity Instance: VGA_Ctrl:u9
113. Parameter Settings for User Entity Instance: Line_Buffer:u10|altshift_taps:altshift_taps_component
114. Parameter Settings for User Entity Instance: Line_Buffer:u11|altshift_taps:altshift_taps_component
115. altpll Parameter Settings by Entity Instance
116. dcfifo Parameter Settings by Entity Instance
117. altmult_add Parameter Settings by Entity Instance
118. altshift_taps Parameter Settings by Entity Instance
119. Port Connectivity Checks: "Line_Buffer:u11"
120. Port Connectivity Checks: "Line_Buffer:u10"
121. Port Connectivity Checks: "VGA_Ctrl:u9"
122. Port Connectivity Checks: "YCbCr2RGB:u8|MAC_3:u2"
123. Port Connectivity Checks: "YCbCr2RGB:u8|MAC_3:u1"
124. Port Connectivity Checks: "YCbCr2RGB:u8|MAC_3:u0"
125. Port Connectivity Checks: "YCbCr2RGB:u8"
126. Port Connectivity Checks: "YUV422_to_444:u7"
127. Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2"
128. Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1"
129. Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2"
130. Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1"
131. Port Connectivity Checks: "Sdram_Control_4Port:u6|sdr_data_path:data_path1"
132. Port Connectivity Checks: "Sdram_Control_4Port:u6|control_interface:control1"
133. Port Connectivity Checks: "Sdram_Control_4Port:u6"
134. Port Connectivity Checks: "DIV:u5"
135. Port Connectivity Checks: "ITU_656_Decoder:u4"
136. Port Connectivity Checks: "I2C_AV_Config:u1|I2C_Controller:u0"
137. Port Connectivity Checks: "SEG7_LUT_8:u0"
138. SignalTap II Logic Analyzer Settings
139. Elapsed Time Per Partition
140. Connections to In-System Debugging Instance "auto_signaltap_0"
141. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec 30 04:15:32 2014     ;
; Quartus II 64-Bit Version          ; 12.0 Build 178 05/31/2012 SJ Full Version ;
; Revision Name                      ; DE2_TV                                    ;
; Top-level Entity Name              ; DE2_TV                                    ;
; Family                             ; Cyclone II                                ;
; Total logic elements               ; 2,418                                     ;
;     Total combinational functions  ; 1,907                                     ;
;     Dedicated logic registers      ; 1,483                                     ;
; Total registers                    ; 1483                                      ;
; Total pins                         ; 426                                       ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 315,328                                   ;
; Embedded Multiplier 9-bit elements ; 18                                        ;
; Total PLLs                         ; 1                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; DE2_TV             ; DE2_TV             ;
; Family name                                                                ; Cyclone II         ; Stratix            ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation                        ; 1                  ; 1                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------+
; Analysis & Synthesis Default Parameter Settings ;
+----------------------+--------------------------+
; Name                 ; Setting                  ;
+----------------------+--------------------------+
; CYCLONEII_SAFE_WRITE ; "RESTRUCTURE"            ;
+----------------------+--------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                            ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                           ; Library ;
+-----------------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------+---------+
; Line_Buffer.v                                                               ; yes             ; User Wizard-Generated File             ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Line_Buffer.v                                           ;         ;
; DIV.v                                                                       ; yes             ; User Wizard-Generated File             ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DIV.v                                                   ;         ;
; Sdram_Control_4Port/Sdram_RD_FIFO.v                                         ; yes             ; User Wizard-Generated File             ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_RD_FIFO.v                     ;         ;
; Sdram_Control_4Port/Sdram_WR_FIFO.v                                         ; yes             ; User Wizard-Generated File             ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v                     ;         ;
; Sdram_Control_4Port/Sdram_Params.h                                          ; yes             ; User Unspecified File                  ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Params.h                      ;         ;
; Sdram_Control_4Port/command.v                                               ; yes             ; User Verilog HDL File                  ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/command.v                           ;         ;
; Sdram_Control_4Port/control_interface.v                                     ; yes             ; User Verilog HDL File                  ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/control_interface.v                 ;         ;
; Sdram_Control_4Port/sdr_data_path.v                                         ; yes             ; User Verilog HDL File                  ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/sdr_data_path.v                     ;         ;
; Sdram_Control_4Port/Sdram_Control_4Port.v                                   ; yes             ; User Verilog HDL File                  ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v               ;         ;
; Sdram_Control_4Port/Sdram_PLL.v                                             ; yes             ; User Wizard-Generated File             ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_PLL.v                         ;         ;
; MAC_3.v                                                                     ; yes             ; User Wizard-Generated File             ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/MAC_3.v                                                 ;         ;
; Reset_Delay.v                                                               ; yes             ; User Verilog HDL File                  ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Reset_Delay.v                                           ;         ;
; YCbCr2RGB.v                                                                 ; yes             ; User Verilog HDL File                  ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/YCbCr2RGB.v                                             ;         ;
; DE2_TV.v                                                                    ; yes             ; User Verilog HDL File                  ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DE2_TV.v                                                ;         ;
; I2C_AV_Config.v                                                             ; yes             ; User Verilog HDL File                  ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/I2C_AV_Config.v                                         ;         ;
; I2C_Controller.v                                                            ; yes             ; User Verilog HDL File                  ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/I2C_Controller.v                                        ;         ;
; SEG7_LUT.v                                                                  ; yes             ; User Verilog HDL File                  ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/SEG7_LUT.v                                              ;         ;
; SEG7_LUT_8.v                                                                ; yes             ; User Verilog HDL File                  ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/SEG7_LUT_8.v                                            ;         ;
; YUV422_to_444.v                                                             ; yes             ; User Verilog HDL File                  ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/YUV422_to_444.v                                         ;         ;
; TD_Detect.v                                                                 ; yes             ; User Verilog HDL File                  ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/TD_Detect.v                                             ;         ;
; ITU_656_Decoder.v                                                           ; yes             ; User Verilog HDL File                  ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/ITU_656_Decoder.v                                       ;         ;
; VGA_Ctrl.v                                                                  ; yes             ; User Verilog HDL File                  ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/VGA_Ctrl.v                                              ;         ;
; lpm_divide.tdf                                                              ; yes             ; Megafunction                           ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_divide.tdf                                          ;         ;
; abs_divider.inc                                                             ; yes             ; Megafunction                           ; c:/altera/12.0/quartus/libraries/megafunctions/abs_divider.inc                                         ;         ;
; sign_div_unsign.inc                                                         ; yes             ; Megafunction                           ; c:/altera/12.0/quartus/libraries/megafunctions/sign_div_unsign.inc                                     ;         ;
; aglobal120.inc                                                              ; yes             ; Megafunction                           ; c:/altera/12.0/quartus/libraries/megafunctions/aglobal120.inc                                          ;         ;
; db/lpm_divide_d6t.tdf                                                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/lpm_divide_d6t.tdf                                   ;         ;
; db/sign_div_unsign_3li.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/sign_div_unsign_3li.tdf                              ;         ;
; db/alt_u_div_p1g.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/alt_u_div_p1g.tdf                                    ;         ;
; db/add_sub_lkc.tdf                                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/add_sub_lkc.tdf                                      ;         ;
; db/add_sub_mkc.tdf                                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/add_sub_mkc.tdf                                      ;         ;
; altpll.tdf                                                                  ; yes             ; Megafunction                           ; c:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf                                              ;         ;
; stratix_pll.inc                                                             ; yes             ; Megafunction                           ; c:/altera/12.0/quartus/libraries/megafunctions/stratix_pll.inc                                         ;         ;
; stratixii_pll.inc                                                           ; yes             ; Megafunction                           ; c:/altera/12.0/quartus/libraries/megafunctions/stratixii_pll.inc                                       ;         ;
; cycloneii_pll.inc                                                           ; yes             ; Megafunction                           ; c:/altera/12.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                       ;         ;
; dcfifo.tdf                                                                  ; yes             ; Megafunction                           ; c:/altera/12.0/quartus/libraries/megafunctions/dcfifo.tdf                                              ;         ;
; lpm_counter.inc                                                             ; yes             ; Megafunction                           ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_counter.inc                                         ;         ;
; lpm_add_sub.inc                                                             ; yes             ; Megafunction                           ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                         ;         ;
; altdpram.inc                                                                ; yes             ; Megafunction                           ; c:/altera/12.0/quartus/libraries/megafunctions/altdpram.inc                                            ;         ;
; a_graycounter.inc                                                           ; yes             ; Megafunction                           ; c:/altera/12.0/quartus/libraries/megafunctions/a_graycounter.inc                                       ;         ;
; a_fefifo.inc                                                                ; yes             ; Megafunction                           ; c:/altera/12.0/quartus/libraries/megafunctions/a_fefifo.inc                                            ;         ;
; a_gray2bin.inc                                                              ; yes             ; Megafunction                           ; c:/altera/12.0/quartus/libraries/megafunctions/a_gray2bin.inc                                          ;         ;
; dffpipe.inc                                                                 ; yes             ; Megafunction                           ; c:/altera/12.0/quartus/libraries/megafunctions/dffpipe.inc                                             ;         ;
; alt_sync_fifo.inc                                                           ; yes             ; Megafunction                           ; c:/altera/12.0/quartus/libraries/megafunctions/alt_sync_fifo.inc                                       ;         ;
; lpm_compare.inc                                                             ; yes             ; Megafunction                           ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_compare.inc                                         ;         ;
; altsyncram_fifo.inc                                                         ; yes             ; Megafunction                           ; c:/altera/12.0/quartus/libraries/megafunctions/altsyncram_fifo.inc                                     ;         ;
; db/dcfifo_iep1.tdf                                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/dcfifo_iep1.tdf                                      ;         ;
; db/a_gray2bin_kdb.tdf                                                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/a_gray2bin_kdb.tdf                                   ;         ;
; db/a_graycounter_o96.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/a_graycounter_o96.tdf                                ;         ;
; db/a_graycounter_fgc.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/a_graycounter_fgc.tdf                                ;         ;
; db/a_graycounter_egc.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/a_graycounter_egc.tdf                                ;         ;
; db/altsyncram_h2c1.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/altsyncram_h2c1.tdf                                  ;         ;
; db/altsyncram_drg1.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/altsyncram_drg1.tdf                                  ;         ;
; db/dffpipe_ngh.tdf                                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/dffpipe_ngh.tdf                                      ;         ;
; db/dffpipe_kec.tdf                                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/dffpipe_kec.tdf                                      ;         ;
; db/alt_synch_pipe_rdb.tdf                                                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/alt_synch_pipe_rdb.tdf                               ;         ;
; db/dffpipe_pe9.tdf                                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/dffpipe_pe9.tdf                                      ;         ;
; db/dffpipe_oe9.tdf                                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/dffpipe_oe9.tdf                                      ;         ;
; db/alt_synch_pipe_vd8.tdf                                                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/alt_synch_pipe_vd8.tdf                               ;         ;
; db/dffpipe_qe9.tdf                                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/dffpipe_qe9.tdf                                      ;         ;
; db/cmpr_536.tdf                                                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/cmpr_536.tdf                                         ;         ;
; altmult_add.tdf                                                             ; yes             ; Megafunction                           ; c:/altera/12.0/quartus/libraries/megafunctions/altmult_add.tdf                                         ;         ;
; stratix_mac_mult.inc                                                        ; yes             ; Megafunction                           ; c:/altera/12.0/quartus/libraries/megafunctions/stratix_mac_mult.inc                                    ;         ;
; stratix_mac_out.inc                                                         ; yes             ; Megafunction                           ; c:/altera/12.0/quartus/libraries/megafunctions/stratix_mac_out.inc                                     ;         ;
; db/mult_add_4f74.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/mult_add_4f74.tdf                                    ;         ;
; db/ded_mult_ob91.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/ded_mult_ob91.tdf                                    ;         ;
; db/dffpipe_b3c.tdf                                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/dffpipe_b3c.tdf                                      ;         ;
; altshift_taps.tdf                                                           ; yes             ; Megafunction                           ; c:/altera/12.0/quartus/libraries/megafunctions/altshift_taps.tdf                                       ;         ;
; lpm_constant.inc                                                            ; yes             ; Megafunction                           ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_constant.inc                                        ;         ;
; db/shift_taps_k0r.tdf                                                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/shift_taps_k0r.tdf                                   ;         ;
; db/altsyncram_q0c1.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/altsyncram_q0c1.tdf                                  ;         ;
; db/cntr_hpf.tdf                                                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/cntr_hpf.tdf                                         ;         ;
; db/cmpr_ldc.tdf                                                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/cmpr_ldc.tdf                                         ;         ;
; sld_signaltap.vhd                                                           ; yes             ; Encrypted Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                       ;         ;
; sld_ela_control.vhd                                                         ; yes             ; Encrypted Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                     ;         ;
; lpm_shiftreg.tdf                                                            ; yes             ; Megafunction                           ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                        ;         ;
; dffeea.inc                                                                  ; yes             ; Megafunction                           ; c:/altera/12.0/quartus/libraries/megafunctions/dffeea.inc                                              ;         ;
; sld_mbpmg.vhd                                                               ; yes             ; Encrypted Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                           ;         ;
; sld_ela_trigger_flow_sel.tdf                                                ; yes             ; Encrypted Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_sel.tdf                            ;         ;
; db/sld_ela_trigger_flow_sel_kg31.tdf                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/sld_ela_trigger_flow_sel_kg31.tdf                    ;         ;
; db/sld_reserved_de2_tv_auto_signaltap_0_flow_mgr_c90c.v                     ; yes             ; Encrypted Auto-Generated Megafunction  ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/sld_reserved_de2_tv_auto_signaltap_0_flow_mgr_c90c.v ;         ;
; sld_buffer_manager.vhd                                                      ; yes             ; Encrypted Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                  ;         ;
; altsyncram.tdf                                                              ; yes             ; Megafunction                           ; c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf                                          ;         ;
; stratix_ram_block.inc                                                       ; yes             ; Megafunction                           ; c:/altera/12.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                   ;         ;
; lpm_mux.inc                                                                 ; yes             ; Megafunction                           ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_mux.inc                                             ;         ;
; lpm_decode.inc                                                              ; yes             ; Megafunction                           ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_decode.inc                                          ;         ;
; a_rdenreg.inc                                                               ; yes             ; Megafunction                           ; c:/altera/12.0/quartus/libraries/megafunctions/a_rdenreg.inc                                           ;         ;
; altrom.inc                                                                  ; yes             ; Megafunction                           ; c:/altera/12.0/quartus/libraries/megafunctions/altrom.inc                                              ;         ;
; altram.inc                                                                  ; yes             ; Megafunction                           ; c:/altera/12.0/quartus/libraries/megafunctions/altram.inc                                              ;         ;
; db/altsyncram_4754.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/altsyncram_4754.tdf                                  ;         ;
; db/altsyncram_sdq1.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/altsyncram_sdq1.tdf                                  ;         ;
; db/decode_opa.tdf                                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/decode_opa.tdf                                       ;         ;
; db/mux_2kb.tdf                                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/mux_2kb.tdf                                          ;         ;
; altdpram.tdf                                                                ; yes             ; Megafunction                           ; c:/altera/12.0/quartus/libraries/megafunctions/altdpram.tdf                                            ;         ;
; memmodes.inc                                                                ; yes             ; Megafunction                           ; c:/altera/12.0/quartus/libraries/others/maxplus2/memmodes.inc                                          ;         ;
; a_hdffe.inc                                                                 ; yes             ; Megafunction                           ; c:/altera/12.0/quartus/libraries/megafunctions/a_hdffe.inc                                             ;         ;
; alt_le_rden_reg.inc                                                         ; yes             ; Megafunction                           ; c:/altera/12.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                     ;         ;
; altsyncram.inc                                                              ; yes             ; Megafunction                           ; c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.inc                                          ;         ;
; lpm_mux.tdf                                                                 ; yes             ; Megafunction                           ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_mux.tdf                                             ;         ;
; muxlut.inc                                                                  ; yes             ; Megafunction                           ; c:/altera/12.0/quartus/libraries/megafunctions/muxlut.inc                                              ;         ;
; bypassff.inc                                                                ; yes             ; Megafunction                           ; c:/altera/12.0/quartus/libraries/megafunctions/bypassff.inc                                            ;         ;
; altshift.inc                                                                ; yes             ; Megafunction                           ; c:/altera/12.0/quartus/libraries/megafunctions/altshift.inc                                            ;         ;
; db/mux_coc.tdf                                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/mux_coc.tdf                                          ;         ;
; lpm_decode.tdf                                                              ; yes             ; Megafunction                           ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_decode.tdf                                          ;         ;
; declut.inc                                                                  ; yes             ; Megafunction                           ; c:/altera/12.0/quartus/libraries/megafunctions/declut.inc                                              ;         ;
; db/decode_rqf.tdf                                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/decode_rqf.tdf                                       ;         ;
; lpm_counter.tdf                                                             ; yes             ; Megafunction                           ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_counter.tdf                                         ;         ;
; cmpconst.inc                                                                ; yes             ; Megafunction                           ; c:/altera/12.0/quartus/libraries/megafunctions/cmpconst.inc                                            ;         ;
; alt_counter_stratix.inc                                                     ; yes             ; Megafunction                           ; c:/altera/12.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                 ;         ;
; db/cntr_48j.tdf                                                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/cntr_48j.tdf                                         ;         ;
; db/cntr_0ci.tdf                                                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/cntr_0ci.tdf                                         ;         ;
; db/cmpr_acc.tdf                                                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/cmpr_acc.tdf                                         ;         ;
; db/cntr_gui.tdf                                                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/cntr_gui.tdf                                         ;         ;
; db/cmpr_5cc.tdf                                                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/cmpr_5cc.tdf                                         ;         ;
; sld_rom_sr.vhd                                                              ; yes             ; Encrypted Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                          ;         ;
; sld_hub.vhd                                                                 ; yes             ; Encrypted Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/sld_hub.vhd                                             ;         ;
; c:/altera/12.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ; yes             ; Encrypted Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                            ;         ;
; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/altsyncram_4454.tdf       ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/altsyncram_4454.tdf                                  ;         ;
; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/mux_aoc.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/mux_aoc.tdf                                          ;         ;
; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/cntr_7ai.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/cntr_7ai.tdf                                         ;         ;
; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/cmpr_6cc.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/cmpr_6cc.tdf                                         ;         ;
; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/cntr_02j.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/cntr_02j.tdf                                         ;         ;
; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/cntr_sbi.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/cntr_sbi.tdf                                         ;         ;
; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/cmpr_8cc.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/cmpr_8cc.tdf                                         ;         ;
+-----------------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                             ;
+---------------------------------------------+---------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                     ;
+---------------------------------------------+---------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,418                                                                     ;
;                                             ;                                                                           ;
; Total combinational functions               ; 1907                                                                      ;
; Logic element usage by number of LUT inputs ;                                                                           ;
;     -- 4 input functions                    ; 793                                                                       ;
;     -- 3 input functions                    ; 564                                                                       ;
;     -- <=2 input functions                  ; 550                                                                       ;
;                                             ;                                                                           ;
; Logic elements by mode                      ;                                                                           ;
;     -- normal mode                          ; 1316                                                                      ;
;     -- arithmetic mode                      ; 591                                                                       ;
;                                             ;                                                                           ;
; Total registers                             ; 1483                                                                      ;
;     -- Dedicated logic registers            ; 1483                                                                      ;
;     -- I/O registers                        ; 0                                                                         ;
;                                             ;                                                                           ;
; I/O pins                                    ; 426                                                                       ;
; Total memory bits                           ; 315328                                                                    ;
; Embedded Multiplier 9-bit elements          ; 18                                                                        ;
; Total PLLs                                  ; 1                                                                         ;
;     -- PLLs                                 ; 1                                                                         ;
;                                             ;                                                                           ;
; Maximum fan-out node                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 499                                                                       ;
; Total fan-out                               ; 14656                                                                     ;
; Average fan-out                             ; 3.66                                                                      ;
+---------------------------------------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                ; Library Name ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_TV                                                                                              ; 1907 (46)         ; 1483 (0)     ; 315328      ; 18           ; 0       ; 9         ; 426  ; 0            ; |DE2_TV                                                                                                                                                                                                                                                                            ;              ;
;    |DIV:u5|                                                                                          ; 60 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|DIV:u5                                                                                                                                                                                                                                                                     ;              ;
;       |lpm_divide:lpm_divide_component|                                                              ; 60 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|DIV:u5|lpm_divide:lpm_divide_component                                                                                                                                                                                                                                     ;              ;
;          |lpm_divide_d6t:auto_generated|                                                             ; 60 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated                                                                                                                                                                                                       ;              ;
;             |sign_div_unsign_3li:divider|                                                            ; 60 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider                                                                                                                                                                           ;              ;
;                |alt_u_div_p1g:divider|                                                               ; 60 (60)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider                                                                                                                                                     ;              ;
;    |I2C_AV_Config:u1|                                                                                ; 165 (116)         ; 73 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|I2C_AV_Config:u1                                                                                                                                                                                                                                                           ;              ;
;       |I2C_Controller:u0|                                                                            ; 49 (49)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|I2C_AV_Config:u1|I2C_Controller:u0                                                                                                                                                                                                                                         ;              ;
;    |ITU_656_Decoder:u4|                                                                              ; 50 (50)           ; 80 (80)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|ITU_656_Decoder:u4                                                                                                                                                                                                                                                         ;              ;
;    |Line_Buffer:u10|                                                                                 ; 15 (0)            ; 10 (0)       ; 10208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Line_Buffer:u10                                                                                                                                                                                                                                                            ;              ;
;       |altshift_taps:altshift_taps_component|                                                        ; 15 (0)            ; 10 (0)       ; 10208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Line_Buffer:u10|altshift_taps:altshift_taps_component                                                                                                                                                                                                                      ;              ;
;          |shift_taps_k0r:auto_generated|                                                             ; 15 (0)            ; 10 (0)       ; 10208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated                                                                                                                                                                                        ;              ;
;             |altsyncram_q0c1:altsyncram2|                                                            ; 0 (0)             ; 0 (0)        ; 10208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2                                                                                                                                                            ;              ;
;             |cntr_hpf:cntr1|                                                                         ; 15 (12)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1                                                                                                                                                                         ;              ;
;                |cmpr_ldc:cmpr5|                                                                      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|cmpr_ldc:cmpr5                                                                                                                                                          ;              ;
;    |Line_Buffer:u11|                                                                                 ; 15 (0)            ; 10 (0)       ; 10208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Line_Buffer:u11                                                                                                                                                                                                                                                            ;              ;
;       |altshift_taps:altshift_taps_component|                                                        ; 15 (0)            ; 10 (0)       ; 10208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Line_Buffer:u11|altshift_taps:altshift_taps_component                                                                                                                                                                                                                      ;              ;
;          |shift_taps_k0r:auto_generated|                                                             ; 15 (0)            ; 10 (0)       ; 10208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated                                                                                                                                                                                        ;              ;
;             |altsyncram_q0c1:altsyncram2|                                                            ; 0 (0)             ; 0 (0)        ; 10208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2                                                                                                                                                            ;              ;
;             |cntr_hpf:cntr1|                                                                         ; 15 (12)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1                                                                                                                                                                         ;              ;
;                |cmpr_ldc:cmpr5|                                                                      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|cmpr_ldc:cmpr5                                                                                                                                                          ;              ;
;    |Reset_Delay:u3|                                                                                  ; 34 (34)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Reset_Delay:u3                                                                                                                                                                                                                                                             ;              ;
;    |SEG7_LUT_8:u0|                                                                                   ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|SEG7_LUT_8:u0                                                                                                                                                                                                                                                              ;              ;
;       |SEG7_LUT:u0|                                                                                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|SEG7_LUT_8:u0|SEG7_LUT:u0                                                                                                                                                                                                                                                  ;              ;
;       |SEG7_LUT:u1|                                                                                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|SEG7_LUT_8:u0|SEG7_LUT:u1                                                                                                                                                                                                                                                  ;              ;
;       |SEG7_LUT:u2|                                                                                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|SEG7_LUT_8:u0|SEG7_LUT:u2                                                                                                                                                                                                                                                  ;              ;
;       |SEG7_LUT:u3|                                                                                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|SEG7_LUT_8:u0|SEG7_LUT:u3                                                                                                                                                                                                                                                  ;              ;
;       |SEG7_LUT:u4|                                                                                  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|SEG7_LUT_8:u0|SEG7_LUT:u4                                                                                                                                                                                                                                                  ;              ;
;    |Sdram_Control_4Port:u6|                                                                          ; 564 (177)         ; 569 (125)    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6                                                                                                                                                                                                                                                     ;              ;
;       |Sdram_PLL:sdram_pll1|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1                                                                                                                                                                                                                                ;              ;
;          |altpll:altpll_component|                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component                                                                                                                                                                                                        ;              ;
;       |Sdram_RD_FIFO:read_fifo1|                                                                     ; 81 (0)            ; 108 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1                                                                                                                                                                                                                            ;              ;
;          |dcfifo:dcfifo_component|                                                                   ; 81 (0)            ; 108 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component                                                                                                                                                                                                    ;              ;
;             |dcfifo_iep1:auto_generated|                                                             ; 81 (13)           ; 108 (21)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated                                                                                                                                                                         ;              ;
;                |a_gray2bin_kdb:wrptr_g_gray2bin|                                                     ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin                                                                                                                                         ;              ;
;                |a_gray2bin_kdb:ws_dgrp_gray2bin|                                                     ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin                                                                                                                                         ;              ;
;                |a_graycounter_egc:wrptr_gp|                                                          ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp                                                                                                                                              ;              ;
;                |a_graycounter_o96:rdptr_g1p|                                                         ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p                                                                                                                                             ;              ;
;                |alt_synch_pipe_rdb:rs_dgwp|                                                          ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp                                                                                                                                              ;              ;
;                   |dffpipe_pe9:dffpipe18|                                                            ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18                                                                                                                        ;              ;
;                |alt_synch_pipe_vd8:ws_dgrp|                                                          ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                                                                                                                                              ;              ;
;                   |dffpipe_qe9:dffpipe22|                                                            ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22                                                                                                                        ;              ;
;                |altsyncram_h2c1:fifo_ram|                                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram                                                                                                                                                ;              ;
;                   |altsyncram_drg1:altsyncram14|                                                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14                                                                                                                   ;              ;
;                |cmpr_536:rdempty_eq_comp|                                                            ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:rdempty_eq_comp                                                                                                                                                ;              ;
;                |cmpr_536:wrfull_eq_comp|                                                             ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp                                                                                                                                                 ;              ;
;                |dffpipe_ngh:rdaclr|                                                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr                                                                                                                                                      ;              ;
;                |dffpipe_oe9:ws_brp|                                                                  ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp                                                                                                                                                      ;              ;
;                |dffpipe_oe9:ws_bwp|                                                                  ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp                                                                                                                                                      ;              ;
;       |Sdram_RD_FIFO:read_fifo2|                                                                     ; 81 (0)            ; 108 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2                                                                                                                                                                                                                            ;              ;
;          |dcfifo:dcfifo_component|                                                                   ; 81 (0)            ; 108 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component                                                                                                                                                                                                    ;              ;
;             |dcfifo_iep1:auto_generated|                                                             ; 81 (13)           ; 108 (21)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated                                                                                                                                                                         ;              ;
;                |a_gray2bin_kdb:wrptr_g_gray2bin|                                                     ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin                                                                                                                                         ;              ;
;                |a_gray2bin_kdb:ws_dgrp_gray2bin|                                                     ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin                                                                                                                                         ;              ;
;                |a_graycounter_egc:wrptr_gp|                                                          ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp                                                                                                                                              ;              ;
;                |a_graycounter_o96:rdptr_g1p|                                                         ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p                                                                                                                                             ;              ;
;                |alt_synch_pipe_rdb:rs_dgwp|                                                          ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp                                                                                                                                              ;              ;
;                   |dffpipe_pe9:dffpipe18|                                                            ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18                                                                                                                        ;              ;
;                |alt_synch_pipe_vd8:ws_dgrp|                                                          ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                                                                                                                                              ;              ;
;                   |dffpipe_qe9:dffpipe22|                                                            ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22                                                                                                                        ;              ;
;                |altsyncram_h2c1:fifo_ram|                                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram                                                                                                                                                ;              ;
;                   |altsyncram_drg1:altsyncram14|                                                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14                                                                                                                   ;              ;
;                |cmpr_536:rdempty_eq_comp|                                                            ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:rdempty_eq_comp                                                                                                                                                ;              ;
;                |cmpr_536:wrfull_eq_comp|                                                             ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp                                                                                                                                                 ;              ;
;                |dffpipe_ngh:rdaclr|                                                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr                                                                                                                                                      ;              ;
;                |dffpipe_oe9:ws_brp|                                                                  ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp                                                                                                                                                      ;              ;
;                |dffpipe_oe9:ws_bwp|                                                                  ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp                                                                                                                                                      ;              ;
;       |Sdram_WR_FIFO:write_fifo1|                                                                    ; 81 (0)            ; 108 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1                                                                                                                                                                                                                           ;              ;
;          |dcfifo:dcfifo_component|                                                                   ; 81 (0)            ; 108 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component                                                                                                                                                                                                   ;              ;
;             |dcfifo_iep1:auto_generated|                                                             ; 81 (16)           ; 108 (21)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated                                                                                                                                                                        ;              ;
;                |a_gray2bin_kdb:rdptr_g_gray2bin|                                                     ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin                                                                                                                                        ;              ;
;                |a_gray2bin_kdb:rs_dgwp_gray2bin|                                                     ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin                                                                                                                                        ;              ;
;                |a_graycounter_egc:wrptr_gp|                                                          ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp                                                                                                                                             ;              ;
;                |a_graycounter_o96:rdptr_g1p|                                                         ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p                                                                                                                                            ;              ;
;                |alt_synch_pipe_rdb:rs_dgwp|                                                          ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp                                                                                                                                             ;              ;
;                   |dffpipe_pe9:dffpipe18|                                                            ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18                                                                                                                       ;              ;
;                |alt_synch_pipe_vd8:ws_dgrp|                                                          ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                                                                                                                                             ;              ;
;                   |dffpipe_qe9:dffpipe22|                                                            ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22                                                                                                                       ;              ;
;                |altsyncram_h2c1:fifo_ram|                                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram                                                                                                                                               ;              ;
;                   |altsyncram_drg1:altsyncram14|                                                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14                                                                                                                  ;              ;
;                |cmpr_536:rdempty_eq_comp|                                                            ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:rdempty_eq_comp                                                                                                                                               ;              ;
;                |cmpr_536:wrfull_eq_comp|                                                             ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:wrfull_eq_comp                                                                                                                                                ;              ;
;                |dffpipe_kec:rs_brp|                                                                  ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_brp                                                                                                                                                     ;              ;
;                |dffpipe_kec:rs_bwp|                                                                  ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp                                                                                                                                                     ;              ;
;                |dffpipe_ngh:rdaclr|                                                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr                                                                                                                                                     ;              ;
;       |Sdram_WR_FIFO:write_fifo2|                                                                    ; 20 (0)            ; 16 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2                                                                                                                                                                                                                           ;              ;
;          |dcfifo:dcfifo_component|                                                                   ; 20 (0)            ; 16 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component                                                                                                                                                                                                   ;              ;
;             |dcfifo_iep1:auto_generated|                                                             ; 20 (2)            ; 16 (1)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated                                                                                                                                                                        ;              ;
;                |a_graycounter_o96:rdptr_g1p|                                                         ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p                                                                                                                                            ;              ;
;                |altsyncram_h2c1:fifo_ram|                                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram                                                                                                                                               ;              ;
;                   |altsyncram_drg1:altsyncram14|                                                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14                                                                                                                  ;              ;
;                |dffpipe_ngh:rdaclr|                                                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr                                                                                                                                                     ;              ;
;       |command:command1|                                                                             ; 60 (60)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|command:command1                                                                                                                                                                                                                                    ;              ;
;       |control_interface:control1|                                                                   ; 64 (64)           ; 56 (56)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|control_interface:control1                                                                                                                                                                                                                          ;              ;
;    |TD_Detect:u2|                                                                                    ; 12 (12)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|TD_Detect:u2                                                                                                                                                                                                                                                               ;              ;
;    |VGA_Ctrl:u9|                                                                                     ; 72 (72)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|VGA_Ctrl:u9                                                                                                                                                                                                                                                                ;              ;
;    |YCbCr2RGB:u8|                                                                                    ; 281 (119)         ; 170 (90)     ; 0           ; 18           ; 0       ; 9         ; 0    ; 0            ; |DE2_TV|YCbCr2RGB:u8                                                                                                                                                                                                                                                               ;              ;
;       |MAC_3:u0|                                                                                     ; 54 (0)            ; 27 (0)       ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |DE2_TV|YCbCr2RGB:u8|MAC_3:u0                                                                                                                                                                                                                                                      ;              ;
;          |altmult_add:ALTMULT_ADD_component|                                                         ; 54 (0)            ; 27 (0)       ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |DE2_TV|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component                                                                                                                                                                                                                    ;              ;
;             |mult_add_4f74:auto_generated|                                                           ; 54 (54)           ; 27 (27)      ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |DE2_TV|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated                                                                                                                                                                                       ;              ;
;                |ded_mult_ob91:ded_mult1|                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_TV|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1                                                                                                                                                               ;              ;
;                |ded_mult_ob91:ded_mult2|                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_TV|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2                                                                                                                                                               ;              ;
;                |ded_mult_ob91:ded_mult3|                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_TV|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3                                                                                                                                                               ;              ;
;       |MAC_3:u1|                                                                                     ; 54 (0)            ; 26 (0)       ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |DE2_TV|YCbCr2RGB:u8|MAC_3:u1                                                                                                                                                                                                                                                      ;              ;
;          |altmult_add:ALTMULT_ADD_component|                                                         ; 54 (0)            ; 26 (0)       ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |DE2_TV|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component                                                                                                                                                                                                                    ;              ;
;             |mult_add_4f74:auto_generated|                                                           ; 54 (54)           ; 26 (26)      ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |DE2_TV|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated                                                                                                                                                                                       ;              ;
;                |ded_mult_ob91:ded_mult1|                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_TV|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1                                                                                                                                                               ;              ;
;                |ded_mult_ob91:ded_mult2|                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_TV|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2                                                                                                                                                               ;              ;
;                |ded_mult_ob91:ded_mult3|                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_TV|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3                                                                                                                                                               ;              ;
;       |MAC_3:u2|                                                                                     ; 54 (0)            ; 27 (0)       ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |DE2_TV|YCbCr2RGB:u8|MAC_3:u2                                                                                                                                                                                                                                                      ;              ;
;          |altmult_add:ALTMULT_ADD_component|                                                         ; 54 (0)            ; 27 (0)       ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |DE2_TV|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component                                                                                                                                                                                                                    ;              ;
;             |mult_add_4f74:auto_generated|                                                           ; 54 (54)           ; 27 (27)      ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |DE2_TV|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated                                                                                                                                                                                       ;              ;
;                |ded_mult_ob91:ded_mult1|                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_TV|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1                                                                                                                                                               ;              ;
;                |ded_mult_ob91:ded_mult2|                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_TV|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2                                                                                                                                                               ;              ;
;                |ded_mult_ob91:ded_mult3|                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_TV|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3                                                                                                                                                               ;              ;
;    |YUV422_to_444:u7|                                                                                ; 8 (8)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|YUV422_to_444:u7                                                                                                                                                                                                                                                           ;              ;
;    |sld_hub:auto_hub|                                                                                ; 105 (66)          ; 73 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|sld_hub:auto_hub                                                                                                                                                                                                                                                           ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                      ; 22 (22)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                   ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                 ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                  ; 449 (1)           ; 405 (0)      ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                             ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                        ; 448 (20)          ; 405 (56)     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                       ;              ;
;          |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 37 (0)            ; 106 (106)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                        ;              ;
;             |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                    ;              ;
;                |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                          ;              ;
;             |lpm_mux:mux|                                                                            ; 35 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                            ;              ;
;                |mux_coc:auto_generated|                                                              ; 35 (35)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_coc:auto_generated                                                                                                     ;              ;
;          |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 121 (0)           ; 5 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                       ;              ;
;             |altsyncram_4754:auto_generated|                                                         ; 121 (0)           ; 5 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4754:auto_generated                                                                                                                        ;              ;
;                |altsyncram_sdq1:altsyncram1|                                                         ; 121 (0)           ; 5 (5)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4754:auto_generated|altsyncram_sdq1:altsyncram1                                                                                            ;              ;
;                   |decode_opa:decode4|                                                               ; 36 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4754:auto_generated|altsyncram_sdq1:altsyncram1|decode_opa:decode4                                                                         ;              ;
;                   |decode_opa:decode_a|                                                              ; 36 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4754:auto_generated|altsyncram_sdq1:altsyncram1|decode_opa:decode_a                                                                        ;              ;
;                   |mux_2kb:mux5|                                                                     ; 49 (49)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4754:auto_generated|altsyncram_sdq1:altsyncram1|mux_2kb:mux5                                                                               ;              ;
;          |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                        ;              ;
;          |lpm_shiftreg:status_register|                                                              ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                          ;              ;
;          |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 125 (125)         ; 94 (94)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                            ;              ;
;          |sld_ela_control:ela_control|                                                               ; 4 (1)             ; 14 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                           ;              ;
;             |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                   ;              ;
;             |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 0 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                    ;              ;
;                |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                         ;              ;
;             |sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|                        ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity                                                                                                           ;              ;
;                |sld_ela_trigger_flow_sel_kg31:auto_generated|                                        ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_kg31:auto_generated                                                              ;              ;
;                   |sld_reserved_DE2_TV_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|                     ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_kg31:auto_generated|sld_reserved_DE2_TV_auto_signaltap_0_flow_mgr_c90c:mgl_prim1 ;              ;
;          |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 115 (10)          ; 98 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                      ;              ;
;             |lpm_counter:read_pointer_counter|                                                       ; 17 (0)            ; 17 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                     ;              ;
;                |cntr_48j:auto_generated|                                                             ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_48j:auto_generated                                                             ;              ;
;             |lpm_counter:status_advance_pointer_counter|                                             ; 8 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                           ;              ;
;                |cntr_0ci:auto_generated|                                                             ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_0ci:auto_generated                                                   ;              ;
;             |lpm_counter:status_read_pointer_counter|                                                ; 4 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                              ;              ;
;                |cntr_gui:auto_generated|                                                             ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                      ;              ;
;             |lpm_shiftreg:info_data_shift_out|                                                       ; 35 (35)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                     ;              ;
;             |lpm_shiftreg:ram_data_shift_out|                                                        ; 6 (6)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                      ;              ;
;             |lpm_shiftreg:status_data_shift_out|                                                     ; 35 (35)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                   ;              ;
;          |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                 ;              ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ALTSYNCRAM                                                                 ; AUTO ; Simple Dual Port ; 638          ; 16           ; 638          ; 16           ; 10208  ; None ;
; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ALTSYNCRAM                                                                 ; AUTO ; Simple Dual Port ; 638          ; 16           ; 638          ; 16           ; 10208  ; None ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM                        ; M4K  ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192   ; None ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM                        ; M4K  ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192   ; None ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM                       ; M4K  ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192   ; None ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM                       ; M4K  ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192   ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4754:auto_generated|altsyncram_sdq1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 131072       ; 2            ; 131072       ; 2            ; 262144 ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 9           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 18          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 9           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                    ; IP Include File                                                                                        ;
+--------+----------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Altera ; LPM_DIVIDE                 ; N/A     ; N/A          ; N/A          ; |DE2_TV|DIV:u5                                                                                                                                                                                                                                                                     ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/DIV.v                                                   ;
; Altera ; Shift register (RAM-based) ; N/A     ; N/A          ; N/A          ; |DE2_TV|Line_Buffer:u10                                                                                                                                                                                                                                                            ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Line_Buffer.v                                           ;
; Altera ; Shift register (RAM-based) ; N/A     ; N/A          ; N/A          ; |DE2_TV|Line_Buffer:u11                                                                                                                                                                                                                                                            ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Line_Buffer.v                                           ;
; Altera ; ALTCLKLOCK                 ; N/A     ; N/A          ; N/A          ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1                                                                                                                                                                                                                                ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_PLL.v                         ;
; Altera ; FIFO                       ; N/A     ; N/A          ; N/A          ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1                                                                                                                                                                                                                            ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_RD_FIFO.v                     ;
; Altera ; FIFO                       ; N/A     ; N/A          ; N/A          ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2                                                                                                                                                                                                                            ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_RD_FIFO.v                     ;
; Altera ; FIFO                       ; N/A     ; N/A          ; N/A          ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1                                                                                                                                                                                                                           ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v                     ;
; Altera ; FIFO                       ; N/A     ; N/A          ; N/A          ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2                                                                                                                                                                                                                           ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v                     ;
; Altera ; ALTMULT_ADD                ; N/A     ; N/A          ; N/A          ; |DE2_TV|YCbCr2RGB:u8|MAC_3:u0                                                                                                                                                                                                                                                      ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/MAC_3.v                                                 ;
; Altera ; ALTMULT_ADD                ; N/A     ; N/A          ; N/A          ; |DE2_TV|YCbCr2RGB:u8|MAC_3:u1                                                                                                                                                                                                                                                      ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/MAC_3.v                                                 ;
; Altera ; ALTMULT_ADD                ; N/A     ; N/A          ; N/A          ; |DE2_TV|YCbCr2RGB:u8|MAC_3:u2                                                                                                                                                                                                                                                      ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/MAC_3.v                                                 ;
; Altera ; Signal Tap                 ; N/A     ; N/A          ; Licensed     ; |DE2_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_kg31:auto_generated|sld_reserved_DE2_TV_auto_signaltap_0_flow_mgr_c90c:mgl_prim1 ; C:/Users/Jason/Documents/Github/THU-DSD/DE2_TV/db/sld_reserved_de2_tv_auto_signaltap_0_flow_mgr_c90c.v ;
+--------+----------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |DE2_TV|I2C_AV_Config:u1|mSetup_ST                ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                     ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; yes                                                              ; yes                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                         ; Reason for Removal                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Sdram_Control_4Port:u6|rWR1_LENGTH[8]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Sdram_Control_4Port:u6|rWR1_LENGTH[7]                                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                       ;
; Sdram_Control_4Port:u6|rWR1_LENGTH[0..6]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Sdram_Control_4Port:u6|rRD1_LENGTH[8]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Sdram_Control_4Port:u6|rRD1_LENGTH[7]                                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                       ;
; Sdram_Control_4Port:u6|rRD1_LENGTH[0..6]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Sdram_Control_4Port:u6|rWR2_LENGTH[0..8]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                  ;
; Sdram_Control_4Port:u6|rRD2_LENGTH[8]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Sdram_Control_4Port:u6|rRD2_LENGTH[7]                                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                       ;
; Sdram_Control_4Port:u6|rRD2_LENGTH[0..6]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]                                                                                                                                       ; Lost fanout                                                                                                                                                  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0]                                                                                                                                       ; Lost fanout                                                                                                                                                  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]                                                                                                                                       ; Lost fanout                                                                                                                                                  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1]                                                                                                                                       ; Lost fanout                                                                                                                                                  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]                                                                                                                                       ; Lost fanout                                                                                                                                                  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2]                                                                                                                                       ; Lost fanout                                                                                                                                                  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3]                                                                                                                                       ; Lost fanout                                                                                                                                                  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3]                                                                                                                                       ; Lost fanout                                                                                                                                                  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]                                                                                                                                       ; Lost fanout                                                                                                                                                  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]                                                                                                                                       ; Lost fanout                                                                                                                                                  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]                                                                                                                                       ; Lost fanout                                                                                                                                                  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5]                                                                                                                                       ; Lost fanout                                                                                                                                                  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]                                                                                                                                       ; Lost fanout                                                                                                                                                  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6]                                                                                                                                       ; Lost fanout                                                                                                                                                  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]                                                                                                                                       ; Lost fanout                                                                                                                                                  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7]                                                                                                                                       ; Lost fanout                                                                                                                                                  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]                                                                                                                                       ; Lost fanout                                                                                                                                                  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8]                                                                                                                                       ; Lost fanout                                                                                                                                                  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]                                                                                                                                       ; Lost fanout                                                                                                                                                  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9]                                                                                                                                       ; Lost fanout                                                                                                                                                  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[0..9]                                                                                                                                                                             ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0..9]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0..9]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[9]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0..9]                                                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                                                                                                                               ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                                                                                                                                         ; Stuck at VCC due to stuck port clock                                                                                                                         ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                                                                                                                                         ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                                                                                                                                                         ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Sdram_Control_4Port:u6|command:command1|CKE                                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                       ;
; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[0,3]                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                       ;
; Sdram_Control_4Port:u6|CKE                                                                                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                       ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0..8]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; I2C_AV_Config:u1|mI2C_DATA[16,17,19,23]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD[16,17,19,23]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[9]                                                                                                                                                                      ; Lost fanout                                                                                                                                                  ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[9]                                                                                                                                                                      ; Lost fanout                                                                                                                                                  ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[9]                                                                                                                                                                      ; Lost fanout                                                                                                                                                  ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[9]                                                                                                                                                                      ; Lost fanout                                                                                                                                                  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_brp|dffe17a[9]                                                                                                                                                                     ; Lost fanout                                                                                                                                                  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[9]                                                                                                                                                                     ; Lost fanout                                                                                                                                                  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_brp|dffe17a[9]                                                                                                                                                                     ; Lost fanout                                                                                                                                                  ;
; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[1]                                                                                                                                                              ; Merged with DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]         ;
; Sdram_Control_4Port:u6|rWR1_ADDR[0..5]                                                                                                                                                                                                                                                                ; Merged with Sdram_Control_4Port:u6|rWR1_ADDR[6]                                                                                                              ;
; Sdram_Control_4Port:u6|rWR2_ADDR[0..21]                                                                                                                                                                                                                                                               ; Merged with Sdram_Control_4Port:u6|rWR2_ADDR[22]                                                                                                             ;
; Sdram_Control_4Port:u6|rRD1_ADDR[0..5]                                                                                                                                                                                                                                                                ; Merged with Sdram_Control_4Port:u6|rRD1_ADDR[6]                                                                                                              ;
; Sdram_Control_4Port:u6|rRD2_ADDR[0..5]                                                                                                                                                                                                                                                                ; Merged with Sdram_Control_4Port:u6|rRD2_ADDR[6]                                                                                                              ;
; Sdram_Control_4Port:u6|mLENGTH[0..6]                                                                                                                                                                                                                                                                  ; Merged with Sdram_Control_4Port:u6|mLENGTH[8]                                                                                                                ;
; Sdram_Control_4Port:u6|mADDR[0..5]                                                                                                                                                                                                                                                                    ; Merged with Sdram_Control_4Port:u6|mADDR[6]                                                                                                                  ;
; Sdram_Control_4Port:u6|control_interface:control1|SADDR[0..5]                                                                                                                                                                                                                                         ; Merged with Sdram_Control_4Port:u6|control_interface:control1|SADDR[6]                                                                                       ;
; I2C_AV_Config:u1|mI2C_DATA[20,21]                                                                                                                                                                                                                                                                     ; Merged with I2C_AV_Config:u1|mI2C_DATA[18]                                                                                                                   ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD[20,21]                                                                                                                                                                                                                                                          ; Merged with I2C_AV_Config:u1|I2C_Controller:u0|SD[18]                                                                                                        ;
; Sdram_Control_4Port:u6|rWR1_ADDR[6]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Sdram_Control_4Port:u6|rWR2_ADDR[22]                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Sdram_Control_4Port:u6|rRD1_ADDR[6]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Sdram_Control_4Port:u6|rRD2_ADDR[6]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Sdram_Control_4Port:u6|mLENGTH[8]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Sdram_Control_4Port:u6|mADDR[6]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Sdram_Control_4Port:u6|control_interface:control1|SADDR[6]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Sdram_Control_4Port:u6|WR_MASK[1]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[0..9]                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0..8]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Sdram_Control_4Port:u6|WR_MASK[0]                                                                                                                                                                                                                                                                     ; Merged with Sdram_Control_4Port:u6|mWR                                                                                                                       ;
; I2C_AV_Config:u1|mI2C_DATA[18]                                                                                                                                                                                                                                                                        ; Merged with I2C_AV_Config:u1|mI2C_DATA[22]                                                                                                                   ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD[18]                                                                                                                                                                                                                                                             ; Merged with I2C_AV_Config:u1|I2C_Controller:u0|SD[22]                                                                                                        ;
; Sdram_Control_4Port:u6|mLENGTH[7]                                                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                       ;
; I2C_AV_Config:u1|mSetup_ST~9                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                  ;
; I2C_AV_Config:u1|mSetup_ST~10                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                  ;
; Total Number of Removed Registers = 226                                                                                                                                                                                                                                                               ;                                                                                                                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_kg31:auto_generated|sld_reserved_DE2_TV_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|post_fill_count_reg[0..16] ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_kg31:auto_generated|sld_reserved_DE2_TV_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|segment_trigger_reg[0]     ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_kg31:auto_generated|sld_reserved_DE2_TV_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|use_post_fill_count_reg[0] ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|segment_shift_clk_ena                                                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]                                                                                                                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]                                                                                                                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]                                                                                                                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]                                                                                                                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]                                                                                                                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]                                                                                                                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]                                                                                                                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]                                                                                                                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]                                                                                                                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]                                                                                                                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10]                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[11]                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[12]                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[12] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[13]                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[13] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[14]                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[14] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[15]                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[15] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[16]                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[16] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[16]                                                                                                                                                                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[16]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[15]                                                                                                                                                                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[15]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[14]                                                                                                                                                                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[14]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[13]                                                                                                                                                                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[13]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[12]                                                                                                                                                                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[12]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[11]                                                                                                                                                                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[11]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[10]                                                                                                                                                                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[10]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[9]                                                                                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[9]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[8]                                                                                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[8]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[7]                                                                                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[7]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[6]                                                                                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[5]                                                                                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[5]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[4]                                                                                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[4]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[3]                                                                                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[2]                                                                                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[1]                                                                                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[1]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[0]                                                                                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[0]                                             ;
; Total Number of Removed Registers = 54                                                                                                                                                                                                                                                                ;                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                   ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[9]                                          ; Stuck at GND                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9], ;
;                                                                                                                                                                 ; due to stuck port clock        ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9], ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[9],                               ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8],                               ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7],                               ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[6],                               ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[5],                               ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[4],                               ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[3],                               ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2],                               ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1],                               ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_brp|dffe17a[9],                               ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[9],                                                  ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[8],                                                  ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[7],                                                  ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[6],                                                  ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[5],                                                  ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[4],                                                  ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[3],                                                  ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[2],                                                  ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[1],                                                  ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[0],                                                  ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_brp|dffe17a[8],                               ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_brp|dffe17a[7],                               ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_brp|dffe17a[6],                               ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_brp|dffe17a[5],                               ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_brp|dffe17a[4],                               ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3],                               ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2],                               ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1],                               ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                                ;
; Sdram_Control_4Port:u6|rWR1_LENGTH[8]                                                                                                                           ; Stuck at GND                   ; Sdram_Control_4Port:u6|mLENGTH[8], Sdram_Control_4Port:u6|mADDR[6],                                                                                              ;
;                                                                                                                                                                 ; due to stuck port data_in      ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[6],                                                                                                      ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|WR_MASK[1], Sdram_Control_4Port:u6|mLENGTH[7]                                                                                             ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[7]                                          ; Stuck at GND                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7], ;
;                                                                                                                                                                 ; due to stuck port clock        ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7], ;
;                                                                                                                                                                 ;                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                                ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[8]                                          ; Stuck at GND                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8], ;
;                                                                                                                                                                 ; due to stuck port clock        ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[6]                                          ; Stuck at GND                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6], ;
;                                                                                                                                                                 ; due to stuck port clock        ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[5]                                          ; Stuck at GND                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5], ;
;                                                                                                                                                                 ; due to stuck port clock        ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[4]                                          ; Stuck at GND                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4], ;
;                                                                                                                                                                 ; due to stuck port clock        ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[3]                                          ; Stuck at GND                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3], ;
;                                                                                                                                                                 ; due to stuck port clock        ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[2]                                          ; Stuck at GND                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2], ;
;                                                                                                                                                                 ; due to stuck port clock        ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[1]                                          ; Stuck at GND                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1], ;
;                                                                                                                                                                 ; due to stuck port clock        ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[0]                                          ; Stuck at GND                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0], ;
;                                                                                                                                                                 ; due to stuck port clock        ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]  ;
; Sdram_Control_4Port:u6|rWR2_LENGTH[8]                                                                                                                           ; Stuck at GND                   ; Sdram_Control_4Port:u6|rWR2_ADDR[22]                                                                                                                             ;
;                                                                                                                                                                 ; due to stuck port clock_enable ;                                                                                                                                                                  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9]  ;
; Sdram_Control_4Port:u6|command:command1|CKE                                                                                                                     ; Stuck at VCC                   ; Sdram_Control_4Port:u6|CKE                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; I2C_AV_Config:u1|mI2C_DATA[23]                                                                                                                                  ; Stuck at GND                   ; I2C_AV_Config:u1|I2C_Controller:u0|SD[23]                                                                                                                        ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; I2C_AV_Config:u1|mI2C_DATA[19]                                                                                                                                  ; Stuck at GND                   ; I2C_AV_Config:u1|I2C_Controller:u0|SD[19]                                                                                                                        ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; I2C_AV_Config:u1|mI2C_DATA[17]                                                                                                                                  ; Stuck at GND                   ; I2C_AV_Config:u1|I2C_Controller:u0|SD[17]                                                                                                                        ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
; I2C_AV_Config:u1|mI2C_DATA[16]                                                                                                                                  ; Stuck at GND                   ; I2C_AV_Config:u1|I2C_Controller:u0|SD[16]                                                                                                                        ;
;                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1483  ;
; Number of registers using Synchronous Clear  ; 161   ;
; Number of registers using Synchronous Load   ; 115   ;
; Number of registers using Asynchronous Clear ; 871   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 616   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                             ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0]                                                                                              ; 17      ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[2]                                                                                              ; 17      ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[3]                                                                                              ; 23      ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[1]                                                                                              ; 17      ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[4]                                                                                              ; 12      ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[5]                                                                                              ; 11      ;
; I2C_AV_Config:u1|I2C_Controller:u0|SCLK                                                                                                       ; 3       ;
; VGA_Ctrl:u9|oVGA_HS                                                                                                                           ; 14      ;
; VGA_Ctrl:u9|oVGA_VS                                                                                                                           ; 2       ;
; I2C_AV_Config:u1|I2C_Controller:u0|END                                                                                                        ; 5       ;
; I2C_AV_Config:u1|I2C_Controller:u0|SDO                                                                                                        ; 4       ;
; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]      ; 10      ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0 ; 1       ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; 1       ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; 1       ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0  ; 1       ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0  ; 1       ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0  ; 1       ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0  ; 1       ;
; sld_hub:auto_hub|tdo                                                                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]        ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]        ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]        ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]        ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]        ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]        ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]        ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[16]       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[17]       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]        ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]        ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14]       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[15]       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]        ; 1       ;
; Total number of inverted registers = 38                                                                                                       ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                                                                                                                      ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; |DE2_TV|Sdram_Control_4Port:u6|command:command1|SA[2]                                                                                                                           ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |DE2_TV|Sdram_Control_4Port:u6|control_interface:control1|timer[1]                                                                                                              ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |DE2_TV|Sdram_Control_4Port:u6|command:command1|command_delay[1]                                                                                                                ;                            ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; |DE2_TV|ITU_656_Decoder:u4|Cont[17]                                                                                                                                             ;                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; |DE2_TV|YCbCr2RGB:u8|oRed[5]                                                                                                                                                    ;                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; |DE2_TV|YCbCr2RGB:u8|oGreen[2]                                                                                                                                                  ;                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; |DE2_TV|YCbCr2RGB:u8|oBlue[3]                                                                                                                                                   ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |DE2_TV|Sdram_Control_4Port:u6|mADDR[19]                                                                                                                                        ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |DE2_TV|Sdram_Control_4Port:u6|rWR1_ADDR[17]                                                                                                                                    ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |DE2_TV|Sdram_Control_4Port:u6|rRD2_ADDR[15]                                                                                                                                    ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |DE2_TV|Sdram_Control_4Port:u6|rRD1_ADDR[15]                                                                                                                                    ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |DE2_TV|Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                                     ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |DE2_TV|ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                             ;                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |DE2_TV|Sdram_Control_4Port:u6|mRD                                                                                                                                              ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |DE2_TV|Sdram_Control_4Port:u6|CMD[0]                                                                                                                                           ;                            ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; |DE2_TV|Sdram_Control_4Port:u6|ST[8]                                                                                                                                            ;                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |DE2_TV|I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                        ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |DE2_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data ;                            ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; |DE2_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                              ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; |DE2_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                              ;                            ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; |DE2_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                   ;                            ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; |DE2_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                            ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                            ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[0]                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[1]                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[2]                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[3]                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[4]                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[5]                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[6]                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[7]                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[8]                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[9]                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                         ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; p0addr                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                     ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_fgc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                     ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                             ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                              ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                             ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                              ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                         ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; p0addr                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                     ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_fgc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                     ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                             ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                              ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                             ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                              ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                        ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; p0addr                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                               ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_fgc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                               ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                   ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                             ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                            ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                             ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                            ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                             ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                        ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; p0addr                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                               ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_fgc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                               ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                   ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                             ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                            ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                             ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                            ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                             ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated ;
+------------+-------+------+---------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                              ;
+------------+-------+------+---------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe8a                                                                          ;
+------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated ;
+------------+-------+------+---------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                              ;
+------------+-------+------+---------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe8a                                                                          ;
+------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated ;
+------------+-------+------+---------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                              ;
+------------+-------+------+---------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe8a                                                                          ;
+------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_AV_Config:u1 ;
+----------------+----------+-----------------------------------+
; Parameter Name ; Value    ; Type                              ;
+----------------+----------+-----------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                    ;
; I2C_Freq       ; 20000    ; Signed Integer                    ;
; LUT_SIZE       ; 51       ; Signed Integer                    ;
; Dummy_DATA     ; 0        ; Signed Integer                    ;
; SET_LIN_L      ; 1        ; Signed Integer                    ;
; SET_LIN_R      ; 2        ; Signed Integer                    ;
; SET_HEAD_L     ; 3        ; Signed Integer                    ;
; SET_HEAD_R     ; 4        ; Signed Integer                    ;
; A_PATH_CTRL    ; 5        ; Signed Integer                    ;
; D_PATH_CTRL    ; 6        ; Signed Integer                    ;
; POWER_ON       ; 7        ; Signed Integer                    ;
; SET_FORMAT     ; 8        ; Signed Integer                    ;
; SAMPLE_CTRL    ; 9        ; Signed Integer                    ;
; SET_ACTIVE     ; 10       ; Signed Integer                    ;
; SET_VIDEO      ; 11       ; Signed Integer                    ;
+----------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:u5|lpm_divide:lpm_divide_component ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 10             ; Signed Integer                            ;
; LPM_WIDTHD             ; 4              ; Signed Integer                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 1              ; Signed Integer                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_d6t ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                             ;
; REF_PER        ; 1024  ; Signed Integer                             ;
; SC_CL          ; 3     ; Signed Integer                             ;
; SC_RCD         ; 3     ; Signed Integer                             ;
; SC_RRD         ; 7     ; Signed Integer                             ;
; SC_PM          ; 1     ; Signed Integer                             ;
; SC_BL          ; 1     ; Signed Integer                             ;
; SDR_BL         ; 111   ; Unsigned Binary                            ;
; SDR_BT         ; 0     ; Unsigned Binary                            ;
; SDR_CL         ; 011   ; Unsigned Binary                            ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component ;
+-------------------------------+-------------------+--------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                         ;
+-------------------------------+-------------------+--------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                      ;
; PLL_TYPE                      ; FAST              ; Untyped                                                      ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                      ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                      ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                      ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                      ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                      ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                                               ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                      ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                      ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                      ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                      ;
; LOCK_LOW                      ; 1                 ; Untyped                                                      ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                      ;
; SKIP_VCO                      ; OFF               ; Untyped                                                      ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                      ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                      ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                      ;
; BANDWIDTH                     ; 0                 ; Untyped                                                      ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                      ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                      ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                      ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK2_MULTIPLY_BY              ; 931               ; Signed Integer                                               ;
; CLK1_MULTIPLY_BY              ; 4                 ; Signed Integer                                               ;
; CLK0_MULTIPLY_BY              ; 4                 ; Signed Integer                                               ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK2_DIVIDE_BY                ; 1350              ; Signed Integer                                               ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                                               ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                                               ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK1_PHASE_SHIFT              ; -3000             ; Untyped                                                      ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                               ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                               ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                      ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                      ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                      ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                      ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                      ;
; VCO_MIN                       ; 0                 ; Untyped                                                      ;
; VCO_MAX                       ; 0                 ; Untyped                                                      ;
; VCO_CENTER                    ; 0                 ; Untyped                                                      ;
; PFD_MIN                       ; 0                 ; Untyped                                                      ;
; PFD_MAX                       ; 0                 ; Untyped                                                      ;
; M_INITIAL                     ; 0                 ; Untyped                                                      ;
; M                             ; 0                 ; Untyped                                                      ;
; N                             ; 1                 ; Untyped                                                      ;
; M2                            ; 1                 ; Untyped                                                      ;
; N2                            ; 1                 ; Untyped                                                      ;
; SS                            ; 1                 ; Untyped                                                      ;
; C0_HIGH                       ; 0                 ; Untyped                                                      ;
; C1_HIGH                       ; 0                 ; Untyped                                                      ;
; C2_HIGH                       ; 0                 ; Untyped                                                      ;
; C3_HIGH                       ; 0                 ; Untyped                                                      ;
; C4_HIGH                       ; 0                 ; Untyped                                                      ;
; C5_HIGH                       ; 0                 ; Untyped                                                      ;
; C6_HIGH                       ; 0                 ; Untyped                                                      ;
; C7_HIGH                       ; 0                 ; Untyped                                                      ;
; C8_HIGH                       ; 0                 ; Untyped                                                      ;
; C9_HIGH                       ; 0                 ; Untyped                                                      ;
; C0_LOW                        ; 0                 ; Untyped                                                      ;
; C1_LOW                        ; 0                 ; Untyped                                                      ;
; C2_LOW                        ; 0                 ; Untyped                                                      ;
; C3_LOW                        ; 0                 ; Untyped                                                      ;
; C4_LOW                        ; 0                 ; Untyped                                                      ;
; C5_LOW                        ; 0                 ; Untyped                                                      ;
; C6_LOW                        ; 0                 ; Untyped                                                      ;
; C7_LOW                        ; 0                 ; Untyped                                                      ;
; C8_LOW                        ; 0                 ; Untyped                                                      ;
; C9_LOW                        ; 0                 ; Untyped                                                      ;
; C0_INITIAL                    ; 0                 ; Untyped                                                      ;
; C1_INITIAL                    ; 0                 ; Untyped                                                      ;
; C2_INITIAL                    ; 0                 ; Untyped                                                      ;
; C3_INITIAL                    ; 0                 ; Untyped                                                      ;
; C4_INITIAL                    ; 0                 ; Untyped                                                      ;
; C5_INITIAL                    ; 0                 ; Untyped                                                      ;
; C6_INITIAL                    ; 0                 ; Untyped                                                      ;
; C7_INITIAL                    ; 0                 ; Untyped                                                      ;
; C8_INITIAL                    ; 0                 ; Untyped                                                      ;
; C9_INITIAL                    ; 0                 ; Untyped                                                      ;
; C0_MODE                       ; BYPASS            ; Untyped                                                      ;
; C1_MODE                       ; BYPASS            ; Untyped                                                      ;
; C2_MODE                       ; BYPASS            ; Untyped                                                      ;
; C3_MODE                       ; BYPASS            ; Untyped                                                      ;
; C4_MODE                       ; BYPASS            ; Untyped                                                      ;
; C5_MODE                       ; BYPASS            ; Untyped                                                      ;
; C6_MODE                       ; BYPASS            ; Untyped                                                      ;
; C7_MODE                       ; BYPASS            ; Untyped                                                      ;
; C8_MODE                       ; BYPASS            ; Untyped                                                      ;
; C9_MODE                       ; BYPASS            ; Untyped                                                      ;
; C0_PH                         ; 0                 ; Untyped                                                      ;
; C1_PH                         ; 0                 ; Untyped                                                      ;
; C2_PH                         ; 0                 ; Untyped                                                      ;
; C3_PH                         ; 0                 ; Untyped                                                      ;
; C4_PH                         ; 0                 ; Untyped                                                      ;
; C5_PH                         ; 0                 ; Untyped                                                      ;
; C6_PH                         ; 0                 ; Untyped                                                      ;
; C7_PH                         ; 0                 ; Untyped                                                      ;
; C8_PH                         ; 0                 ; Untyped                                                      ;
; C9_PH                         ; 0                 ; Untyped                                                      ;
; L0_HIGH                       ; 1                 ; Untyped                                                      ;
; L1_HIGH                       ; 1                 ; Untyped                                                      ;
; G0_HIGH                       ; 1                 ; Untyped                                                      ;
; G1_HIGH                       ; 1                 ; Untyped                                                      ;
; G2_HIGH                       ; 1                 ; Untyped                                                      ;
; G3_HIGH                       ; 1                 ; Untyped                                                      ;
; E0_HIGH                       ; 1                 ; Untyped                                                      ;
; E1_HIGH                       ; 1                 ; Untyped                                                      ;
; E2_HIGH                       ; 1                 ; Untyped                                                      ;
; E3_HIGH                       ; 1                 ; Untyped                                                      ;
; L0_LOW                        ; 1                 ; Untyped                                                      ;
; L1_LOW                        ; 1                 ; Untyped                                                      ;
; G0_LOW                        ; 1                 ; Untyped                                                      ;
; G1_LOW                        ; 1                 ; Untyped                                                      ;
; G2_LOW                        ; 1                 ; Untyped                                                      ;
; G3_LOW                        ; 1                 ; Untyped                                                      ;
; E0_LOW                        ; 1                 ; Untyped                                                      ;
; E1_LOW                        ; 1                 ; Untyped                                                      ;
; E2_LOW                        ; 1                 ; Untyped                                                      ;
; E3_LOW                        ; 1                 ; Untyped                                                      ;
; L0_INITIAL                    ; 1                 ; Untyped                                                      ;
; L1_INITIAL                    ; 1                 ; Untyped                                                      ;
; G0_INITIAL                    ; 1                 ; Untyped                                                      ;
; G1_INITIAL                    ; 1                 ; Untyped                                                      ;
; G2_INITIAL                    ; 1                 ; Untyped                                                      ;
; G3_INITIAL                    ; 1                 ; Untyped                                                      ;
; E0_INITIAL                    ; 1                 ; Untyped                                                      ;
; E1_INITIAL                    ; 1                 ; Untyped                                                      ;
; E2_INITIAL                    ; 1                 ; Untyped                                                      ;
; E3_INITIAL                    ; 1                 ; Untyped                                                      ;
; L0_MODE                       ; BYPASS            ; Untyped                                                      ;
; L1_MODE                       ; BYPASS            ; Untyped                                                      ;
; G0_MODE                       ; BYPASS            ; Untyped                                                      ;
; G1_MODE                       ; BYPASS            ; Untyped                                                      ;
; G2_MODE                       ; BYPASS            ; Untyped                                                      ;
; G3_MODE                       ; BYPASS            ; Untyped                                                      ;
; E0_MODE                       ; BYPASS            ; Untyped                                                      ;
; E1_MODE                       ; BYPASS            ; Untyped                                                      ;
; E2_MODE                       ; BYPASS            ; Untyped                                                      ;
; E3_MODE                       ; BYPASS            ; Untyped                                                      ;
; L0_PH                         ; 0                 ; Untyped                                                      ;
; L1_PH                         ; 0                 ; Untyped                                                      ;
; G0_PH                         ; 0                 ; Untyped                                                      ;
; G1_PH                         ; 0                 ; Untyped                                                      ;
; G2_PH                         ; 0                 ; Untyped                                                      ;
; G3_PH                         ; 0                 ; Untyped                                                      ;
; E0_PH                         ; 0                 ; Untyped                                                      ;
; E1_PH                         ; 0                 ; Untyped                                                      ;
; E2_PH                         ; 0                 ; Untyped                                                      ;
; E3_PH                         ; 0                 ; Untyped                                                      ;
; M_PH                          ; 0                 ; Untyped                                                      ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                      ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                      ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                      ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                      ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                      ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                      ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                      ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                      ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                      ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                      ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                      ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                      ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                      ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                      ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                      ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                      ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                      ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                      ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                      ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                      ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                                      ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                      ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                      ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                      ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                      ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                      ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                      ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                               ;
+-------------------------------+-------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|control_interface:control1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                        ;
; REF_PER        ; 1024  ; Signed Integer                                                        ;
; SC_CL          ; 3     ; Signed Integer                                                        ;
; SC_RCD         ; 3     ; Signed Integer                                                        ;
; SC_RRD         ; 7     ; Signed Integer                                                        ;
; SC_PM          ; 1     ; Signed Integer                                                        ;
; SC_BL          ; 1     ; Signed Integer                                                        ;
; SDR_BL         ; 111   ; Unsigned Binary                                                       ;
; SDR_BT         ; 0     ; Unsigned Binary                                                       ;
; SDR_CL         ; 011   ; Unsigned Binary                                                       ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|command:command1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                              ;
; REF_PER        ; 1024  ; Signed Integer                                              ;
; SC_CL          ; 3     ; Signed Integer                                              ;
; SC_RCD         ; 3     ; Signed Integer                                              ;
; SC_RRD         ; 7     ; Signed Integer                                              ;
; SC_PM          ; 1     ; Signed Integer                                              ;
; SC_BL          ; 1     ; Signed Integer                                              ;
; SDR_BL         ; 111   ; Unsigned Binary                                             ;
; SDR_BT         ; 0     ; Unsigned Binary                                             ;
; SDR_CL         ; 011   ; Unsigned Binary                                             ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|sdr_data_path:data_path1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                      ;
; REF_PER        ; 1024  ; Signed Integer                                                      ;
; SC_CL          ; 3     ; Signed Integer                                                      ;
; SC_RCD         ; 3     ; Signed Integer                                                      ;
; SC_RRD         ; 7     ; Signed Integer                                                      ;
; SC_PM          ; 1     ; Signed Integer                                                      ;
; SC_BL          ; 1     ; Signed Integer                                                      ;
; SDR_BL         ; 111   ; Unsigned Binary                                                     ;
; SDR_BT         ; 0     ; Unsigned Binary                                                     ;
; SDR_CL         ; 011   ; Unsigned Binary                                                     ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                       ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                       ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                       ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                       ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                       ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                       ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                       ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                       ;
; CBXI_PARAMETER          ; dcfifo_iep1 ; Untyped                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                       ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                       ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                       ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                       ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                       ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                       ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                       ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                       ;
; CBXI_PARAMETER          ; dcfifo_iep1 ; Untyped                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                         ;
+-------------------------+-------------+------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                               ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                               ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                               ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                      ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                      ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                      ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                               ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                      ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                      ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                      ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                      ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                      ;
; CBXI_PARAMETER          ; dcfifo_iep1 ; Untyped                                                                      ;
+-------------------------+-------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                         ;
+-------------------------+-------------+------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                               ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                               ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                               ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                      ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                      ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                      ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                               ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                      ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                      ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                      ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                      ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                      ;
; CBXI_PARAMETER          ; dcfifo_iep1 ; Untyped                                                                      ;
+-------------------------+-------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+------------------------------------------+
; Parameter Name                        ; Value             ; Type                                     ;
+---------------------------------------+-------------------+------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                           ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                  ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                  ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                  ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                  ;
; ACCUMULATOR                           ; NO                ; Untyped                                  ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                  ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                  ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR0             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                  ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                  ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                  ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                  ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                  ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A1                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A2                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                  ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B1                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B2                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                  ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                  ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                  ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                  ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                  ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                  ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                  ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                  ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                  ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                  ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                  ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                  ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR2                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                  ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                  ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                           ;
; OUTPUT_ACLR                           ; ACLR0             ; Untyped                                  ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                  ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                  ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                  ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                  ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                  ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                  ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                  ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                  ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                  ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                  ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                  ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                  ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                  ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                  ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                  ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                  ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                  ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                  ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                  ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                  ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                  ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                  ;
; WIDTH_MSB                             ; 17                ; Untyped                                  ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                  ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                  ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                  ;
; SHIFT_MODE                            ; NO                ; Untyped                                  ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                  ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                  ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                  ;
; SIGNED_ACLR_A                         ; ACLR0             ; Untyped                                  ;
; SIGNED_ACLR_B                         ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                  ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                  ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                  ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                  ;
; WIDTH_A                               ; 8                 ; Signed Integer                           ;
; WIDTH_B                               ; 17                ; Signed Integer                           ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                  ;
; WIDTH_RESULT                          ; 27                ; Signed Integer                           ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                  ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                  ;
; CBXI_PARAMETER                        ; mult_add_4f74     ; Untyped                                  ;
; DEVICE_FAMILY                         ; Cyclone II        ; Untyped                                  ;
; WIDTH_C                               ; 22                ; Untyped                                  ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                  ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                  ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                  ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                  ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                  ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                  ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                  ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                  ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                  ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                  ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                  ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                  ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                  ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                  ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                  ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                  ;
; COEF0_0                               ; 0                 ; Untyped                                  ;
; COEF0_1                               ; 0                 ; Untyped                                  ;
; COEF0_2                               ; 0                 ; Untyped                                  ;
; COEF0_3                               ; 0                 ; Untyped                                  ;
; COEF0_4                               ; 0                 ; Untyped                                  ;
; COEF0_5                               ; 0                 ; Untyped                                  ;
; COEF0_6                               ; 0                 ; Untyped                                  ;
; COEF0_7                               ; 0                 ; Untyped                                  ;
; COEF1_0                               ; 0                 ; Untyped                                  ;
; COEF1_1                               ; 0                 ; Untyped                                  ;
; COEF1_2                               ; 0                 ; Untyped                                  ;
; COEF1_3                               ; 0                 ; Untyped                                  ;
; COEF1_4                               ; 0                 ; Untyped                                  ;
; COEF1_5                               ; 0                 ; Untyped                                  ;
; COEF1_6                               ; 0                 ; Untyped                                  ;
; COEF1_7                               ; 0                 ; Untyped                                  ;
; COEF2_0                               ; 0                 ; Untyped                                  ;
; COEF2_1                               ; 0                 ; Untyped                                  ;
; COEF2_2                               ; 0                 ; Untyped                                  ;
; COEF2_3                               ; 0                 ; Untyped                                  ;
; COEF2_4                               ; 0                 ; Untyped                                  ;
; COEF2_5                               ; 0                 ; Untyped                                  ;
; COEF2_6                               ; 0                 ; Untyped                                  ;
; COEF2_7                               ; 0                 ; Untyped                                  ;
; COEF3_0                               ; 0                 ; Untyped                                  ;
; COEF3_1                               ; 0                 ; Untyped                                  ;
; COEF3_2                               ; 0                 ; Untyped                                  ;
; COEF3_3                               ; 0                 ; Untyped                                  ;
; COEF3_4                               ; 0                 ; Untyped                                  ;
; COEF3_5                               ; 0                 ; Untyped                                  ;
; COEF3_6                               ; 0                 ; Untyped                                  ;
; COEF3_7                               ; 0                 ; Untyped                                  ;
; WIDTH_COEF                            ; 18                ; Untyped                                  ;
+---------------------------------------+-------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+------------------------------------------+
; Parameter Name                        ; Value             ; Type                                     ;
+---------------------------------------+-------------------+------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                           ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                  ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                  ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                  ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                  ;
; ACCUMULATOR                           ; NO                ; Untyped                                  ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                  ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                  ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR0             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                  ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                  ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                  ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                  ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                  ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A1                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A2                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                  ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B1                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B2                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                  ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                  ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                  ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                  ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                  ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                  ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                  ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                  ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                  ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                  ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                  ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                  ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR2                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                  ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                  ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                           ;
; OUTPUT_ACLR                           ; ACLR0             ; Untyped                                  ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                  ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                  ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                  ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                  ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                  ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                  ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                  ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                  ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                  ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                  ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                  ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                  ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                  ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                  ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                  ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                  ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                  ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                  ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                  ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                  ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                  ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                  ;
; WIDTH_MSB                             ; 17                ; Untyped                                  ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                  ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                  ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                  ;
; SHIFT_MODE                            ; NO                ; Untyped                                  ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                  ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                  ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                  ;
; SIGNED_ACLR_A                         ; ACLR0             ; Untyped                                  ;
; SIGNED_ACLR_B                         ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                  ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                  ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                  ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                  ;
; WIDTH_A                               ; 8                 ; Signed Integer                           ;
; WIDTH_B                               ; 17                ; Signed Integer                           ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                  ;
; WIDTH_RESULT                          ; 27                ; Signed Integer                           ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                  ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                  ;
; CBXI_PARAMETER                        ; mult_add_4f74     ; Untyped                                  ;
; DEVICE_FAMILY                         ; Cyclone II        ; Untyped                                  ;
; WIDTH_C                               ; 22                ; Untyped                                  ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                  ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                  ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                  ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                  ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                  ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                  ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                  ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                  ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                  ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                  ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                  ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                  ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                  ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                  ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                  ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                  ;
; COEF0_0                               ; 0                 ; Untyped                                  ;
; COEF0_1                               ; 0                 ; Untyped                                  ;
; COEF0_2                               ; 0                 ; Untyped                                  ;
; COEF0_3                               ; 0                 ; Untyped                                  ;
; COEF0_4                               ; 0                 ; Untyped                                  ;
; COEF0_5                               ; 0                 ; Untyped                                  ;
; COEF0_6                               ; 0                 ; Untyped                                  ;
; COEF0_7                               ; 0                 ; Untyped                                  ;
; COEF1_0                               ; 0                 ; Untyped                                  ;
; COEF1_1                               ; 0                 ; Untyped                                  ;
; COEF1_2                               ; 0                 ; Untyped                                  ;
; COEF1_3                               ; 0                 ; Untyped                                  ;
; COEF1_4                               ; 0                 ; Untyped                                  ;
; COEF1_5                               ; 0                 ; Untyped                                  ;
; COEF1_6                               ; 0                 ; Untyped                                  ;
; COEF1_7                               ; 0                 ; Untyped                                  ;
; COEF2_0                               ; 0                 ; Untyped                                  ;
; COEF2_1                               ; 0                 ; Untyped                                  ;
; COEF2_2                               ; 0                 ; Untyped                                  ;
; COEF2_3                               ; 0                 ; Untyped                                  ;
; COEF2_4                               ; 0                 ; Untyped                                  ;
; COEF2_5                               ; 0                 ; Untyped                                  ;
; COEF2_6                               ; 0                 ; Untyped                                  ;
; COEF2_7                               ; 0                 ; Untyped                                  ;
; COEF3_0                               ; 0                 ; Untyped                                  ;
; COEF3_1                               ; 0                 ; Untyped                                  ;
; COEF3_2                               ; 0                 ; Untyped                                  ;
; COEF3_3                               ; 0                 ; Untyped                                  ;
; COEF3_4                               ; 0                 ; Untyped                                  ;
; COEF3_5                               ; 0                 ; Untyped                                  ;
; COEF3_6                               ; 0                 ; Untyped                                  ;
; COEF3_7                               ; 0                 ; Untyped                                  ;
; WIDTH_COEF                            ; 18                ; Untyped                                  ;
+---------------------------------------+-------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+------------------------------------------+
; Parameter Name                        ; Value             ; Type                                     ;
+---------------------------------------+-------------------+------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                           ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                  ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                  ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                  ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                  ;
; ACCUMULATOR                           ; NO                ; Untyped                                  ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                  ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                  ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR0             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                  ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                  ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                  ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                  ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                  ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A1                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A2                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                  ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B1                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B2                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                  ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                  ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                  ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                  ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                  ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                  ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                  ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                  ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                  ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                  ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                  ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                  ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR2                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                  ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                  ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                           ;
; OUTPUT_ACLR                           ; ACLR0             ; Untyped                                  ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                  ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                  ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                  ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                  ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                  ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                  ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                  ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                  ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                  ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                  ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                  ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                  ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                  ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                  ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                  ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                  ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                  ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                  ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                  ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                  ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                  ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                  ;
; WIDTH_MSB                             ; 17                ; Untyped                                  ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                  ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                  ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                  ;
; SHIFT_MODE                            ; NO                ; Untyped                                  ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                  ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                  ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                  ;
; SIGNED_ACLR_A                         ; ACLR0             ; Untyped                                  ;
; SIGNED_ACLR_B                         ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                  ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                  ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                  ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                  ;
; WIDTH_A                               ; 8                 ; Signed Integer                           ;
; WIDTH_B                               ; 17                ; Signed Integer                           ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                  ;
; WIDTH_RESULT                          ; 27                ; Signed Integer                           ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                  ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                  ;
; CBXI_PARAMETER                        ; mult_add_4f74     ; Untyped                                  ;
; DEVICE_FAMILY                         ; Cyclone II        ; Untyped                                  ;
; WIDTH_C                               ; 22                ; Untyped                                  ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                  ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                  ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                  ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                  ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                  ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                  ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                  ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                  ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                  ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                  ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                  ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                  ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                  ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                  ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                  ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                  ;
; COEF0_0                               ; 0                 ; Untyped                                  ;
; COEF0_1                               ; 0                 ; Untyped                                  ;
; COEF0_2                               ; 0                 ; Untyped                                  ;
; COEF0_3                               ; 0                 ; Untyped                                  ;
; COEF0_4                               ; 0                 ; Untyped                                  ;
; COEF0_5                               ; 0                 ; Untyped                                  ;
; COEF0_6                               ; 0                 ; Untyped                                  ;
; COEF0_7                               ; 0                 ; Untyped                                  ;
; COEF1_0                               ; 0                 ; Untyped                                  ;
; COEF1_1                               ; 0                 ; Untyped                                  ;
; COEF1_2                               ; 0                 ; Untyped                                  ;
; COEF1_3                               ; 0                 ; Untyped                                  ;
; COEF1_4                               ; 0                 ; Untyped                                  ;
; COEF1_5                               ; 0                 ; Untyped                                  ;
; COEF1_6                               ; 0                 ; Untyped                                  ;
; COEF1_7                               ; 0                 ; Untyped                                  ;
; COEF2_0                               ; 0                 ; Untyped                                  ;
; COEF2_1                               ; 0                 ; Untyped                                  ;
; COEF2_2                               ; 0                 ; Untyped                                  ;
; COEF2_3                               ; 0                 ; Untyped                                  ;
; COEF2_4                               ; 0                 ; Untyped                                  ;
; COEF2_5                               ; 0                 ; Untyped                                  ;
; COEF2_6                               ; 0                 ; Untyped                                  ;
; COEF2_7                               ; 0                 ; Untyped                                  ;
; COEF3_0                               ; 0                 ; Untyped                                  ;
; COEF3_1                               ; 0                 ; Untyped                                  ;
; COEF3_2                               ; 0                 ; Untyped                                  ;
; COEF3_3                               ; 0                 ; Untyped                                  ;
; COEF3_4                               ; 0                 ; Untyped                                  ;
; COEF3_5                               ; 0                 ; Untyped                                  ;
; COEF3_6                               ; 0                 ; Untyped                                  ;
; COEF3_7                               ; 0                 ; Untyped                                  ;
; WIDTH_COEF                            ; 18                ; Untyped                                  ;
+---------------------------------------+-------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Ctrl:u9 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; H_FRONT        ; 16    ; Signed Integer                  ;
; H_SYNC         ; 96    ; Signed Integer                  ;
; H_BACK         ; 48    ; Signed Integer                  ;
; H_ACT          ; 640   ; Signed Integer                  ;
; H_BLANK        ; 160   ; Signed Integer                  ;
; H_TOTAL        ; 800   ; Signed Integer                  ;
; V_FRONT        ; 11    ; Signed Integer                  ;
; V_SYNC         ; 2     ; Signed Integer                  ;
; V_BACK         ; 31    ; Signed Integer                  ;
; V_ACT          ; 480   ; Signed Integer                  ;
; V_BLANK        ; 44    ; Signed Integer                  ;
; V_TOTAL        ; 524   ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Line_Buffer:u10|altshift_taps:altshift_taps_component ;
+----------------+----------------+------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                             ;
+----------------+----------------+------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                          ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                   ;
; TAP_DISTANCE   ; 640            ; Signed Integer                                                   ;
; WIDTH          ; 16             ; Signed Integer                                                   ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                          ;
; CBXI_PARAMETER ; shift_taps_k0r ; Untyped                                                          ;
+----------------+----------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Line_Buffer:u11|altshift_taps:altshift_taps_component ;
+----------------+----------------+------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                             ;
+----------------+----------------+------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                          ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                   ;
; TAP_DISTANCE   ; 640            ; Signed Integer                                                   ;
; WIDTH          ; 16             ; Signed Integer                                                   ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                          ;
; CBXI_PARAMETER ; shift_taps_k0r ; Untyped                                                          ;
+----------------+----------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                        ;
+-------------------------------+---------------------------------------------------------------------+
; Name                          ; Value                                                               ;
+-------------------------------+---------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                   ;
; Entity Instance               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                              ;
;     -- PLL_TYPE               ; FAST                                                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                                                   ;
+-------------------------------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                          ;
+----------------------------+--------------------------------------------------------------------------+
; Name                       ; Value                                                                    ;
+----------------------------+--------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                        ;
; Entity Instance            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                               ;
;     -- LPM_WIDTH           ; 16                                                                       ;
;     -- LPM_NUMWORDS        ; 512                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                      ;
;     -- USE_EAB             ; ON                                                                       ;
; Entity Instance            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                               ;
;     -- LPM_WIDTH           ; 16                                                                       ;
;     -- LPM_NUMWORDS        ; 512                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                      ;
;     -- USE_EAB             ; ON                                                                       ;
; Entity Instance            ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                               ;
;     -- LPM_WIDTH           ; 16                                                                       ;
;     -- LPM_NUMWORDS        ; 512                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                      ;
;     -- USE_EAB             ; ON                                                                       ;
; Entity Instance            ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                               ;
;     -- LPM_WIDTH           ; 16                                                                       ;
;     -- LPM_NUMWORDS        ; 512                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                      ;
;     -- USE_EAB             ; ON                                                                       ;
+----------------------------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; altmult_add Parameter Settings by Entity Instance                                               ;
+---------------------------------------+---------------------------------------------------------+
; Name                                  ; Value                                                   ;
+---------------------------------------+---------------------------------------------------------+
; Number of entity instances            ; 3                                                       ;
; Entity Instance                       ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                                       ;
;     -- port_signa                     ; PORT_UNUSED                                             ;
;     -- port_signb                     ; PORT_UNUSED                                             ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                ;
;     -- REPRESENTATION_B               ; SIGNED                                                  ;
;     -- WIDTH_A                        ; 8                                                       ;
;     -- WIDTH_B                        ; 17                                                      ;
;     -- WIDTH_RESULT                   ; 27                                                      ;
; Entity Instance                       ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                                       ;
;     -- port_signa                     ; PORT_UNUSED                                             ;
;     -- port_signb                     ; PORT_UNUSED                                             ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                ;
;     -- REPRESENTATION_B               ; SIGNED                                                  ;
;     -- WIDTH_A                        ; 8                                                       ;
;     -- WIDTH_B                        ; 17                                                      ;
;     -- WIDTH_RESULT                   ; 27                                                      ;
; Entity Instance                       ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                                       ;
;     -- port_signa                     ; PORT_UNUSED                                             ;
;     -- port_signb                     ; PORT_UNUSED                                             ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                ;
;     -- REPRESENTATION_B               ; SIGNED                                                  ;
;     -- WIDTH_A                        ; 8                                                       ;
;     -- WIDTH_B                        ; 17                                                      ;
;     -- WIDTH_RESULT                   ; 27                                                      ;
+---------------------------------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                ;
+----------------------------+-------------------------------------------------------+
; Name                       ; Value                                                 ;
+----------------------------+-------------------------------------------------------+
; Number of entity instances ; 2                                                     ;
; Entity Instance            ; Line_Buffer:u10|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                     ;
;     -- TAP_DISTANCE        ; 640                                                   ;
;     -- WIDTH               ; 16                                                    ;
; Entity Instance            ; Line_Buffer:u11|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                     ;
;     -- TAP_DISTANCE        ; 640                                                   ;
;     -- WIDTH               ; 16                                                    ;
+----------------------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Line_Buffer:u11"                                                                                         ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; taps ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Line_Buffer:u10"                                                                                         ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; taps ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Ctrl:u9"                                                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; oCurrent_Y[10..9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oAddress          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "YCbCr2RGB:u8|MAC_3:u2" ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; datab_0[16..10] ; Input ; Info     ; Stuck at GND ;
; datab_0[8..7]   ; Input ; Info     ; Stuck at GND ;
; datab_0[1..0]   ; Input ; Info     ; Stuck at GND ;
; datab_0[9]      ; Input ; Info     ; Stuck at VCC ;
; datab_0[6]      ; Input ; Info     ; Stuck at VCC ;
; datab_0[5]      ; Input ; Info     ; Stuck at GND ;
; datab_0[4]      ; Input ; Info     ; Stuck at VCC ;
; datab_0[3]      ; Input ; Info     ; Stuck at GND ;
; datab_0[2]      ; Input ; Info     ; Stuck at VCC ;
; datab_1[16..11] ; Input ; Info     ; Stuck at GND ;
; datab_1[9..4]   ; Input ; Info     ; Stuck at GND ;
; datab_1[2..1]   ; Input ; Info     ; Stuck at GND ;
; datab_1[10]     ; Input ; Info     ; Stuck at VCC ;
; datab_1[3]      ; Input ; Info     ; Stuck at VCC ;
; datab_1[0]      ; Input ; Info     ; Stuck at VCC ;
; datab_2         ; Input ; Info     ; Stuck at GND ;
+-----------------+-------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "YCbCr2RGB:u8|MAC_3:u1"                                                                         ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; datab_0[16..10] ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_0[8..7]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_0[1..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_0[9]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_0[6]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_0[5]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_0[4]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_0[3]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_0[2]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_1[16..8]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_1[5..3]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_1[7..6]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_1[2..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_2[16..9]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_2[6..5]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_2[8..7]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_2[4..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; result[0]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "YCbCr2RGB:u8|MAC_3:u0" ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; datab_0[16..10] ; Input ; Info     ; Stuck at GND ;
; datab_0[8..7]   ; Input ; Info     ; Stuck at GND ;
; datab_0[1..0]   ; Input ; Info     ; Stuck at GND ;
; datab_0[9]      ; Input ; Info     ; Stuck at VCC ;
; datab_0[6]      ; Input ; Info     ; Stuck at VCC ;
; datab_0[5]      ; Input ; Info     ; Stuck at GND ;
; datab_0[4]      ; Input ; Info     ; Stuck at VCC ;
; datab_0[3]      ; Input ; Info     ; Stuck at GND ;
; datab_0[2]      ; Input ; Info     ; Stuck at VCC ;
; datab_1         ; Input ; Info     ; Stuck at GND ;
; datab_2[9..8]   ; Input ; Info     ; Stuck at VCC ;
; datab_2[5..4]   ; Input ; Info     ; Stuck at VCC ;
; datab_2[16..10] ; Input ; Info     ; Stuck at GND ;
; datab_2[7..6]   ; Input ; Info     ; Stuck at GND ;
; datab_2[3..1]   ; Input ; Info     ; Stuck at GND ;
; datab_2[0]      ; Input ; Info     ; Stuck at VCC ;
+-----------------+-------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "YCbCr2RGB:u8"                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; oDVAL ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "YUV422_to_444:u7"                                                                                                                                                                 ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iX   ; Input ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2"                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1"                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2"                                                                                                                         ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1"                                                                                                                         ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|sdr_data_path:data_path1"                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|control_interface:control1"                                                                                              ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6"                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_N              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_FULL             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; WR1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_MAX_ADDR[15..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[9..7]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[11..10] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[6..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_LENGTH[6..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[8]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_ADDR[22..14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_ADDR[12..8]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_ADDR[6..0]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_ADDR[13]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_ADDR[7]          ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_MAX_ADDR[14..11] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[22..18] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[16..15] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[10..8]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[6..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[7]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_LENGTH[6..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[8]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_ADDR[12..11]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_ADDR[9..7]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_ADDR[22..18]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[14..13]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[6..0]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[17]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_ADDR[16]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[15]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_ADDR[10]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_MAX_ADDR[15..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[9..7]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[11..10] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[6..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_LENGTH[6..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[8]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; CS_N                 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                            ;
; CLK                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR1_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR2_DATA             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_ADDR             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_MAX_ADDR         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_LENGTH           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_LOAD             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_CLK              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_FULL             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR2_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD1_EMPTY            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD1_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD2_EMPTY            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD2_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DIV:u5"                                                                                       ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; denom[2..1]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; denom[3]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; denom[0]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; quotient[9..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ITU_656_Decoder:u4"                                                                                          ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; oTV_Y    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; oTV_Cont ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_AV_Config:u1|I2C_Controller:u0"                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT_8:u0"                                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                          ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; iDIG ; Input ; Warning  ; Input port expression (18 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "iDIG[31..18]" will be connected to GND. ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 2                   ; 2                ; 131072       ; 1        ; continuous             ; state-based          ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:04     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:01     ;
+--------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                        ;
+--------+---------------+-----------+----------------+-------------------+-------------------+---------+
; Name   ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection ; Details ;
+--------+---------------+-----------+----------------+-------------------+-------------------+---------+
; OSC_50 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; OSC_50            ; N/A     ;
; TD_HS  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TD_HS             ; N/A     ;
; TD_HS  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TD_HS             ; N/A     ;
; TD_VS  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TD_VS             ; N/A     ;
; TD_VS  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TD_VS             ; N/A     ;
+--------+---------------+-----------+----------------+-------------------+-------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.0 Build 178 05/31/2012 SJ Full Version
    Info: Processing started: Tue Dec 30 04:15:21 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_TV -c DE2_TV
Critical Warning (138069): Setting INCREMENTAL_COMPILATION to "OFF" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to "ON" instead.
Info (12021): Found 1 design units, including 1 entities, in source file audio_dac.v
    Info (12023): Found entity 1: AUDIO_DAC
Info (12021): Found 1 design units, including 1 entities, in source file line_buffer.v
    Info (12023): Found entity 1: Line_Buffer
Info (12021): Found 1 design units, including 1 entities, in source file tp_ram.v
    Info (12023): Found entity 1: TP_RAM
Info (12021): Found 1 design units, including 1 entities, in source file div.v
    Info (12023): Found entity 1: DIV
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_rd_fifo.v
    Info (12023): Found entity 1: Sdram_RD_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_wr_fifo.v
    Info (12023): Found entity 1: Sdram_WR_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v
    Info (12023): Found entity 1: command
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v
    Info (12023): Found entity 1: control_interface
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v
    Info (12023): Found entity 1: Sdram_Control_4Port
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_pll.v
    Info (12023): Found entity 1: Sdram_PLL
Info (12021): Found 1 design units, including 1 entities, in source file mac_3.v
    Info (12023): Found entity 1: MAC_3
Info (12021): Found 1 design units, including 1 entities, in source file reset_delay.v
    Info (12023): Found entity 1: Reset_Delay
Warning (10229): Verilog HDL Expression warning at YCbCr2RGB.v(123): truncated literal to match 17 bits
Info (12021): Found 1 design units, including 1 entities, in source file ycbcr2rgb.v
    Info (12023): Found entity 1: YCbCr2RGB
Info (12021): Found 1 design units, including 1 entities, in source file de2_tv.v
    Info (12023): Found entity 1: DE2_TV
Info (12021): Found 1 design units, including 1 entities, in source file i2c_av_config.v
    Info (12023): Found entity 1: I2C_AV_Config
Info (12021): Found 1 design units, including 1 entities, in source file i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: PLL
Info (12021): Found 1 design units, including 1 entities, in source file seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT
Info (12021): Found 1 design units, including 1 entities, in source file seg7_lut_8.v
    Info (12023): Found entity 1: SEG7_LUT_8
Info (12021): Found 1 design units, including 1 entities, in source file yuv422_to_444.v
    Info (12023): Found entity 1: YUV422_to_444
Info (12021): Found 1 design units, including 1 entities, in source file td_detect.v
    Info (12023): Found entity 1: TD_Detect
Info (12021): Found 1 design units, including 1 entities, in source file itu_656_decoder.v
    Info (12023): Found entity 1: ITU_656_Decoder
Info (12021): Found 1 design units, including 1 entities, in source file vga_ctrl.v
    Info (12023): Found entity 1: VGA_Ctrl
Warning (10236): Verilog HDL Implicit Net warning at DE2_TV.v(381): created implicit net for "WR1_FULL"
Info (12127): Elaborating entity "DE2_TV" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at DE2_TV.v(312): truncated value with size 11 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at DE2_TV.v(313): truncated value with size 11 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at DE2_TV.v(315): truncated value with size 12 to match size of target (5)
Critical Warning (10237): Verilog HDL warning at DE2_TV.v(547): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Warning (10034): Output port "LED_RED[13..10]" at DE2_TV.v(196) has no driver
Warning (10034): Output port "FL_ADDR" at DE2_TV.v(218) has no driver
Warning (10034): Output port "SRAM_ADDR" at DE2_TV.v(225) has no driver
Warning (10034): Output port "OTG_ADDR" at DE2_TV.v(233) has no driver
Warning (10034): Output port "UART_TXD" at DE2_TV.v(198) has no driver
Warning (10034): Output port "IRDA_TXD" at DE2_TV.v(201) has no driver
Warning (10034): Output port "FL_WE_N" at DE2_TV.v(219) has no driver
Warning (10034): Output port "FL_RST_N" at DE2_TV.v(220) has no driver
Warning (10034): Output port "FL_OE_N" at DE2_TV.v(221) has no driver
Warning (10034): Output port "FL_CE_N" at DE2_TV.v(222) has no driver
Warning (10034): Output port "SRAM_UB_N" at DE2_TV.v(226) has no driver
Warning (10034): Output port "SRAM_LB_N" at DE2_TV.v(227) has no driver
Warning (10034): Output port "SRAM_WE_N" at DE2_TV.v(228) has no driver
Warning (10034): Output port "SRAM_CE_N" at DE2_TV.v(229) has no driver
Warning (10034): Output port "SRAM_OE_N" at DE2_TV.v(230) has no driver
Warning (10034): Output port "OTG_CS_N" at DE2_TV.v(234) has no driver
Warning (10034): Output port "OTG_RD_N" at DE2_TV.v(235) has no driver
Warning (10034): Output port "OTG_WR_N" at DE2_TV.v(236) has no driver
Warning (10034): Output port "OTG_RST_N" at DE2_TV.v(237) has no driver
Warning (10034): Output port "OTG_FSPEED" at DE2_TV.v(238) has no driver
Warning (10034): Output port "OTG_LSPEED" at DE2_TV.v(239) has no driver
Warning (10034): Output port "OTG_DACK0_N" at DE2_TV.v(244) has no driver
Warning (10034): Output port "OTG_DACK1_N" at DE2_TV.v(245) has no driver
Warning (10034): Output port "LCD_ON" at DE2_TV.v(248) has no driver
Warning (10034): Output port "LCD_BLON" at DE2_TV.v(249) has no driver
Warning (10034): Output port "LCD_RW" at DE2_TV.v(250) has no driver
Warning (10034): Output port "LCD_EN" at DE2_TV.v(251) has no driver
Warning (10034): Output port "LCD_RS" at DE2_TV.v(252) has no driver
Warning (10034): Output port "SD_CLK" at DE2_TV.v(257) has no driver
Warning (10034): Output port "TDO" at DE2_TV.v(268) has no driver
Warning (10034): Output port "ENET_CMD" at DE2_TV.v(280) has no driver
Warning (10034): Output port "ENET_CS_N" at DE2_TV.v(281) has no driver
Warning (10034): Output port "ENET_WR_N" at DE2_TV.v(282) has no driver
Warning (10034): Output port "ENET_RD_N" at DE2_TV.v(283) has no driver
Warning (10034): Output port "ENET_RST_N" at DE2_TV.v(284) has no driver
Warning (10034): Output port "ENET_CLK" at DE2_TV.v(286) has no driver
Warning (10034): Output port "AUD_DACDAT" at DE2_TV.v(291) has no driver
Info (12128): Elaborating entity "SEG7_LUT_8" for hierarchy "SEG7_LUT_8:u0"
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT_8:u0|SEG7_LUT:u0"
Info (12128): Elaborating entity "I2C_AV_Config" for hierarchy "I2C_AV_Config:u1"
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(55): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(106): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_AV_Config:u1|I2C_Controller:u0"
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "TD_Detect" for hierarchy "TD_Detect:u2"
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:u3"
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(22): truncated value with size 32 to match size of target (22)
Info (12128): Elaborating entity "ITU_656_Decoder" for hierarchy "ITU_656_Decoder:u4"
Warning (10230): Verilog HDL assignment warning at ITU_656_Decoder.v(44): truncated value with size 18 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at ITU_656_Decoder.v(124): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "DIV" for hierarchy "DIV:u5"
Info (12128): Elaborating entity "lpm_divide" for hierarchy "DIV:u5|lpm_divide:lpm_divide_component"
Info (12130): Elaborated megafunction instantiation "DIV:u5|lpm_divide:lpm_divide_component"
Info (12133): Instantiated megafunction "DIV:u5|lpm_divide:lpm_divide_component" with the following parameter:
    Info (12134): Parameter "lpm_drepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_hint" = "LPM_REMAINDERPOSITIVE=TRUE"
    Info (12134): Parameter "lpm_nrepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "4"
    Info (12134): Parameter "lpm_widthn" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_d6t.tdf
    Info (12023): Found entity 1: lpm_divide_d6t
Info (12128): Elaborating entity "lpm_divide_d6t" for hierarchy "DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3li.tdf
    Info (12023): Found entity 1: sign_div_unsign_3li
Info (12128): Elaborating entity "sign_div_unsign_3li" for hierarchy "DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_p1g.tdf
    Info (12023): Found entity 1: alt_u_div_p1g
Info (12128): Elaborating entity "alt_u_div_p1g" for hierarchy "DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info (12023): Found entity 1: add_sub_lkc
Info (12128): Elaborating entity "add_sub_lkc" for hierarchy "DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|add_sub_lkc:add_sub_0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info (12023): Found entity 1: add_sub_mkc
Info (12128): Elaborating entity "add_sub_mkc" for hierarchy "DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|add_sub_mkc:add_sub_1"
Info (12128): Elaborating entity "Sdram_Control_4Port" for hierarchy "Sdram_Control_4Port:u6"
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(372): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(415): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(417): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(418): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(419): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(420): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(421): truncated value with size 32 to match size of target (23)
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(410): inferring latch(es) for variable "rWR1_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(410): inferring latch(es) for variable "rWR2_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(410): inferring latch(es) for variable "rRD1_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(410): inferring latch(es) for variable "rRD2_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "rRD2_MAX_ADDR[0]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[1]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[2]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[3]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[4]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[5]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[6]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[7]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[8]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[9]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[10]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[11]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[12]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[13]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[14]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[15]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[16]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[17]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[18]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[19]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[20]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[21]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[22]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[0]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[1]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[2]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[3]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[4]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[5]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[6]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[7]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[8]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[9]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[10]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[11]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[12]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[13]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[14]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[15]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[16]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[17]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[18]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[19]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[20]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[21]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[22]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[0]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[1]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[2]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[3]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[4]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[5]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[6]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[7]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[8]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[9]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[10]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[11]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[12]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[13]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[14]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[15]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[16]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[17]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[18]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[19]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[20]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[21]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[22]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[0]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[1]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[2]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[3]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[4]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[5]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[6]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[7]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[8]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[9]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[10]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[11]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[12]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[13]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[14]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[15]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[16]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[17]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[18]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[19]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[20]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[21]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[22]" at Sdram_Control_4Port.v(410)
Info (12128): Elaborating entity "Sdram_PLL" for hierarchy "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1"
Info (12128): Elaborating entity "altpll" for hierarchy "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component"
Info (12133): Instantiated megafunction "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "4"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "4"
    Info (12134): Parameter "clk1_phase_shift" = "-3000"
    Info (12134): Parameter "clk2_divide_by" = "1350"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "931"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable0" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout0" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout1" = "PORT_UNUSED"
Info (12128): Elaborating entity "control_interface" for hierarchy "Sdram_Control_4Port:u6|control_interface:control1"
Warning (10230): Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "command" for hierarchy "Sdram_Control_4Port:u6|command:command1"
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control_4Port:u6|sdr_data_path:data_path1"
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "Sdram_WR_FIFO" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1"
Info (12128): Elaborating entity "dcfifo" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M4K"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_iep1.tdf
    Info (12023): Found entity 1: dcfifo_iep1
Info (12128): Elaborating entity "dcfifo_iep1" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_kdb.tdf
    Info (12023): Found entity 1: a_gray2bin_kdb
Info (12128): Elaborating entity "a_gray2bin_kdb" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_o96.tdf
    Info (12023): Found entity 1: a_graycounter_o96
Info (12128): Elaborating entity "a_graycounter_o96" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_fgc.tdf
    Info (12023): Found entity 1: a_graycounter_fgc
Info (12128): Elaborating entity "a_graycounter_fgc" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_fgc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_egc.tdf
    Info (12023): Found entity 1: a_graycounter_egc
Info (12128): Elaborating entity "a_graycounter_egc" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h2c1.tdf
    Info (12023): Found entity 1: altsyncram_h2c1
Info (12128): Elaborating entity "altsyncram_h2c1" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_drg1.tdf
    Info (12023): Found entity 1: altsyncram_drg1
Info (12128): Elaborating entity "altsyncram_drg1" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ngh.tdf
    Info (12023): Found entity 1: dffpipe_ngh
Info (12128): Elaborating entity "dffpipe_ngh" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_kec.tdf
    Info (12023): Found entity 1: dffpipe_kec
Info (12128): Elaborating entity "dffpipe_kec" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rdb.tdf
    Info (12023): Found entity 1: alt_synch_pipe_rdb
Info (12128): Elaborating entity "alt_synch_pipe_rdb" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_vd8
Info (12128): Elaborating entity "alt_synch_pipe_vd8" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_536.tdf
    Info (12023): Found entity 1: cmpr_536
Info (12128): Elaborating entity "cmpr_536" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|cmpr_536:rdempty_eq_comp"
Info (12128): Elaborating entity "Sdram_RD_FIFO" for hierarchy "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1"
Info (12128): Elaborating entity "YUV422_to_444" for hierarchy "YUV422_to_444:u7"
Info (12128): Elaborating entity "YCbCr2RGB" for hierarchy "YCbCr2RGB:u8"
Warning (10230): Verilog HDL assignment warning at YCbCr2RGB.v(111): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at YCbCr2RGB.v(112): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at YCbCr2RGB.v(113): truncated value with size 32 to match size of target (20)
Info (12128): Elaborating entity "MAC_3" for hierarchy "YCbCr2RGB:u8|MAC_3:u0"
Info (12128): Elaborating entity "altmult_add" for hierarchy "YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component"
Info (12130): Elaborated megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component"
Info (12133): Instantiated megafunction "YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component" with the following parameter:
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "input_aclr_a0" = "ACLR0"
    Info (12134): Parameter "input_aclr_a1" = "ACLR0"
    Info (12134): Parameter "input_aclr_a2" = "ACLR0"
    Info (12134): Parameter "input_aclr_b0" = "ACLR0"
    Info (12134): Parameter "input_aclr_b1" = "ACLR0"
    Info (12134): Parameter "input_aclr_b2" = "ACLR0"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "input_register_a2" = "CLOCK0"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_register_b2" = "CLOCK0"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altmult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr2" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "multiplier_register2" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "3"
    Info (12134): Parameter "output_aclr" = "ACLR0"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "signed_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_register_b" = "CLOCK0"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "17"
    Info (12134): Parameter "width_result" = "27"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_4f74.tdf
    Info (12023): Found entity 1: mult_add_4f74
Info (12128): Elaborating entity "mult_add_4f74" for hierarchy "YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_ob91.tdf
    Info (12023): Found entity 1: ded_mult_ob91
Info (12128): Elaborating entity "ded_mult_ob91" for hierarchy "YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_b3c.tdf
    Info (12023): Found entity 1: dffpipe_b3c
Info (12128): Elaborating entity "dffpipe_b3c" for hierarchy "YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|dffpipe_b3c:pre_result"
Info (12128): Elaborating entity "VGA_Ctrl" for hierarchy "VGA_Ctrl:u9"
Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(67): truncated value with size 32 to match size of target (22)
Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(70): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(71): truncated value with size 32 to match size of target (11)
Info (12128): Elaborating entity "Line_Buffer" for hierarchy "Line_Buffer:u10"
Info (12128): Elaborating entity "altshift_taps" for hierarchy "Line_Buffer:u10|altshift_taps:altshift_taps_component"
Info (12130): Elaborated megafunction instantiation "Line_Buffer:u10|altshift_taps:altshift_taps_component"
Info (12133): Instantiated megafunction "Line_Buffer:u10|altshift_taps:altshift_taps_component" with the following parameter:
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "1"
    Info (12134): Parameter "tap_distance" = "640"
    Info (12134): Parameter "width" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_k0r.tdf
    Info (12023): Found entity 1: shift_taps_k0r
Info (12128): Elaborating entity "shift_taps_k0r" for hierarchy "Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q0c1.tdf
    Info (12023): Found entity 1: altsyncram_q0c1
Info (12128): Elaborating entity "altsyncram_q0c1" for hierarchy "Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hpf.tdf
    Info (12023): Found entity 1: cntr_hpf
Info (12128): Elaborating entity "cntr_hpf" for hierarchy "Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ldc.tdf
    Info (12023): Found entity 1: cmpr_ldc
Info (12128): Elaborating entity "cmpr_ldc" for hierarchy "Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|cmpr_ldc:cmpr5"
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_flow_sel_kg31.tdf
    Info (12023): Found entity 1: sld_ela_trigger_flow_sel_kg31
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_de2_tv_auto_signaltap_0_flow_mgr_c90c.v
    Info (12023): Found entity 1: sld_reserved_DE2_TV_auto_signaltap_0_flow_mgr_c90c
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4754.tdf
    Info (12023): Found entity 1: altsyncram_4754
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sdq1.tdf
    Info (12023): Found entity 1: altsyncram_sdq1
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_opa.tdf
    Info (12023): Found entity 1: decode_opa
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2kb.tdf
    Info (12023): Found entity 1: mux_2kb
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_coc.tdf
    Info (12023): Found entity 1: mux_coc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_48j.tdf
    Info (12023): Found entity 1: cntr_48j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0ci.tdf
    Info (12023): Found entity 1: cntr_0ci
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_acc.tdf
    Info (12023): Found entity 1: cmpr_acc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (13014): Ignored 80 buffer(s)
    Info (13019): Ignored 80 SOFT buffer(s)
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "I2C_AV_Config:u1|Ram0" is uninferred due to asynchronous read logic
Warning (12241): 13 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[0]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[1]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[2]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[3]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[4]" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "FL_DQ[0]" has no driver
    Warning (13040): Bidir "FL_DQ[1]" has no driver
    Warning (13040): Bidir "FL_DQ[2]" has no driver
    Warning (13040): Bidir "FL_DQ[3]" has no driver
    Warning (13040): Bidir "FL_DQ[4]" has no driver
    Warning (13040): Bidir "FL_DQ[5]" has no driver
    Warning (13040): Bidir "FL_DQ[6]" has no driver
    Warning (13040): Bidir "FL_DQ[7]" has no driver
    Warning (13040): Bidir "SRAM_DQ[0]" has no driver
    Warning (13040): Bidir "SRAM_DQ[1]" has no driver
    Warning (13040): Bidir "SRAM_DQ[2]" has no driver
    Warning (13040): Bidir "SRAM_DQ[3]" has no driver
    Warning (13040): Bidir "SRAM_DQ[4]" has no driver
    Warning (13040): Bidir "SRAM_DQ[5]" has no driver
    Warning (13040): Bidir "SRAM_DQ[6]" has no driver
    Warning (13040): Bidir "SRAM_DQ[7]" has no driver
    Warning (13040): Bidir "SRAM_DQ[8]" has no driver
    Warning (13040): Bidir "SRAM_DQ[9]" has no driver
    Warning (13040): Bidir "SRAM_DQ[10]" has no driver
    Warning (13040): Bidir "SRAM_DQ[11]" has no driver
    Warning (13040): Bidir "SRAM_DQ[12]" has no driver
    Warning (13040): Bidir "SRAM_DQ[13]" has no driver
    Warning (13040): Bidir "SRAM_DQ[14]" has no driver
    Warning (13040): Bidir "SRAM_DQ[15]" has no driver
    Warning (13040): Bidir "OTG_DATA[0]" has no driver
    Warning (13040): Bidir "OTG_DATA[1]" has no driver
    Warning (13040): Bidir "OTG_DATA[2]" has no driver
    Warning (13040): Bidir "OTG_DATA[3]" has no driver
    Warning (13040): Bidir "OTG_DATA[4]" has no driver
    Warning (13040): Bidir "OTG_DATA[5]" has no driver
    Warning (13040): Bidir "OTG_DATA[6]" has no driver
    Warning (13040): Bidir "OTG_DATA[7]" has no driver
    Warning (13040): Bidir "OTG_DATA[8]" has no driver
    Warning (13040): Bidir "OTG_DATA[9]" has no driver
    Warning (13040): Bidir "OTG_DATA[10]" has no driver
    Warning (13040): Bidir "OTG_DATA[11]" has no driver
    Warning (13040): Bidir "OTG_DATA[12]" has no driver
    Warning (13040): Bidir "OTG_DATA[13]" has no driver
    Warning (13040): Bidir "OTG_DATA[14]" has no driver
    Warning (13040): Bidir "OTG_DATA[15]" has no driver
    Warning (13040): Bidir "LCD_DATA[0]" has no driver
    Warning (13040): Bidir "LCD_DATA[1]" has no driver
    Warning (13040): Bidir "LCD_DATA[2]" has no driver
    Warning (13040): Bidir "LCD_DATA[3]" has no driver
    Warning (13040): Bidir "LCD_DATA[4]" has no driver
    Warning (13040): Bidir "LCD_DATA[5]" has no driver
    Warning (13040): Bidir "LCD_DATA[6]" has no driver
    Warning (13040): Bidir "LCD_DATA[7]" has no driver
    Warning (13040): Bidir "SD_DAT" has no driver
    Warning (13040): Bidir "SD_DAT3" has no driver
    Warning (13040): Bidir "SD_CMD" has no driver
    Warning (13040): Bidir "ENET_DATA[0]" has no driver
    Warning (13040): Bidir "ENET_DATA[1]" has no driver
    Warning (13040): Bidir "ENET_DATA[2]" has no driver
    Warning (13040): Bidir "ENET_DATA[3]" has no driver
    Warning (13040): Bidir "ENET_DATA[4]" has no driver
    Warning (13040): Bidir "ENET_DATA[5]" has no driver
    Warning (13040): Bidir "ENET_DATA[6]" has no driver
    Warning (13040): Bidir "ENET_DATA[7]" has no driver
    Warning (13040): Bidir "ENET_DATA[8]" has no driver
    Warning (13040): Bidir "ENET_DATA[9]" has no driver
    Warning (13040): Bidir "ENET_DATA[10]" has no driver
    Warning (13040): Bidir "ENET_DATA[11]" has no driver
    Warning (13040): Bidir "ENET_DATA[12]" has no driver
    Warning (13040): Bidir "ENET_DATA[13]" has no driver
    Warning (13040): Bidir "ENET_DATA[14]" has no driver
    Warning (13040): Bidir "ENET_DATA[15]" has no driver
    Warning (13040): Bidir "AUD_ADCLRCK" has no driver
    Warning (13040): Bidir "AUD_DACLRCK" has no driver
    Warning (13040): Bidir "AUD_BCLK" has no driver
    Warning (13040): Bidir "GPIO_0[6]" has no driver
    Warning (13040): Bidir "GPIO_0[7]" has no driver
    Warning (13040): Bidir "GPIO_0[8]" has no driver
    Warning (13040): Bidir "GPIO_0[9]" has no driver
    Warning (13040): Bidir "GPIO_0[10]" has no driver
    Warning (13040): Bidir "GPIO_0[11]" has no driver
    Warning (13040): Bidir "GPIO_0[12]" has no driver
    Warning (13040): Bidir "GPIO_0[13]" has no driver
    Warning (13040): Bidir "GPIO_0[14]" has no driver
    Warning (13040): Bidir "GPIO_0[15]" has no driver
    Warning (13040): Bidir "GPIO_0[16]" has no driver
    Warning (13040): Bidir "GPIO_0[17]" has no driver
    Warning (13040): Bidir "GPIO_0[18]" has no driver
    Warning (13040): Bidir "GPIO_0[19]" has no driver
    Warning (13040): Bidir "GPIO_0[20]" has no driver
    Warning (13040): Bidir "GPIO_0[21]" has no driver
    Warning (13040): Bidir "GPIO_0[22]" has no driver
    Warning (13040): Bidir "GPIO_0[23]" has no driver
    Warning (13040): Bidir "GPIO_0[24]" has no driver
    Warning (13040): Bidir "GPIO_0[25]" has no driver
    Warning (13040): Bidir "GPIO_0[26]" has no driver
    Warning (13040): Bidir "GPIO_0[27]" has no driver
    Warning (13040): Bidir "GPIO_0[28]" has no driver
    Warning (13040): Bidir "GPIO_0[29]" has no driver
    Warning (13040): Bidir "GPIO_0[30]" has no driver
    Warning (13040): Bidir "GPIO_0[31]" has no driver
    Warning (13040): Bidir "GPIO_0[32]" has no driver
    Warning (13040): Bidir "GPIO_0[33]" has no driver
    Warning (13040): Bidir "GPIO_0[34]" has no driver
    Warning (13040): Bidir "GPIO_0[35]" has no driver
    Warning (13040): Bidir "GPIO_1[0]" has no driver
    Warning (13040): Bidir "GPIO_1[1]" has no driver
    Warning (13040): Bidir "GPIO_1[2]" has no driver
    Warning (13040): Bidir "GPIO_1[3]" has no driver
    Warning (13040): Bidir "GPIO_1[4]" has no driver
    Warning (13040): Bidir "GPIO_1[5]" has no driver
    Warning (13040): Bidir "GPIO_1[6]" has no driver
    Warning (13040): Bidir "GPIO_1[7]" has no driver
    Warning (13040): Bidir "GPIO_1[8]" has no driver
    Warning (13040): Bidir "GPIO_1[9]" has no driver
    Warning (13040): Bidir "GPIO_1[10]" has no driver
    Warning (13040): Bidir "GPIO_1[11]" has no driver
    Warning (13040): Bidir "GPIO_1[12]" has no driver
    Warning (13040): Bidir "GPIO_1[13]" has no driver
    Warning (13040): Bidir "GPIO_1[14]" has no driver
    Warning (13040): Bidir "GPIO_1[15]" has no driver
    Warning (13040): Bidir "GPIO_1[16]" has no driver
    Warning (13040): Bidir "GPIO_1[17]" has no driver
    Warning (13040): Bidir "GPIO_1[18]" has no driver
    Warning (13040): Bidir "GPIO_1[19]" has no driver
    Warning (13040): Bidir "GPIO_1[20]" has no driver
    Warning (13040): Bidir "GPIO_1[21]" has no driver
    Warning (13040): Bidir "GPIO_1[22]" has no driver
    Warning (13040): Bidir "GPIO_1[23]" has no driver
    Warning (13040): Bidir "GPIO_1[24]" has no driver
    Warning (13040): Bidir "GPIO_1[25]" has no driver
    Warning (13040): Bidir "GPIO_1[26]" has no driver
    Warning (13040): Bidir "GPIO_1[27]" has no driver
    Warning (13040): Bidir "GPIO_1[28]" has no driver
    Warning (13040): Bidir "GPIO_1[29]" has no driver
    Warning (13040): Bidir "GPIO_1[30]" has no driver
    Warning (13040): Bidir "GPIO_1[31]" has no driver
    Warning (13040): Bidir "GPIO_1[32]" has no driver
    Warning (13040): Bidir "GPIO_1[33]" has no driver
    Warning (13040): Bidir "GPIO_1[34]" has no driver
    Warning (13040): Bidir "GPIO_1[35]" has no driver
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "GPIO_0[5]" is fed by GND
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_0[0]~synth"
    Warning (13010): Node "GPIO_0[1]~synth"
    Warning (13010): Node "GPIO_0[2]~synth"
    Warning (13010): Node "GPIO_0[3]~synth"
    Warning (13010): Node "GPIO_0[4]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at VCC
    Warning (13410): Pin "HEX6[0]" is stuck at GND
    Warning (13410): Pin "HEX6[1]" is stuck at GND
    Warning (13410): Pin "HEX6[2]" is stuck at GND
    Warning (13410): Pin "HEX6[3]" is stuck at GND
    Warning (13410): Pin "HEX6[4]" is stuck at GND
    Warning (13410): Pin "HEX6[5]" is stuck at GND
    Warning (13410): Pin "HEX6[6]" is stuck at VCC
    Warning (13410): Pin "HEX7[0]" is stuck at GND
    Warning (13410): Pin "HEX7[1]" is stuck at GND
    Warning (13410): Pin "HEX7[2]" is stuck at GND
    Warning (13410): Pin "HEX7[3]" is stuck at GND
    Warning (13410): Pin "HEX7[4]" is stuck at GND
    Warning (13410): Pin "HEX7[5]" is stuck at GND
    Warning (13410): Pin "HEX7[6]" is stuck at VCC
    Warning (13410): Pin "LED_RED[10]" is stuck at GND
    Warning (13410): Pin "LED_RED[11]" is stuck at GND
    Warning (13410): Pin "LED_RED[12]" is stuck at GND
    Warning (13410): Pin "LED_RED[13]" is stuck at GND
    Warning (13410): Pin "UART_TXD" is stuck at GND
    Warning (13410): Pin "IRDA_TXD" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_WE_N" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND
    Warning (13410): Pin "OTG_CS_N" is stuck at GND
    Warning (13410): Pin "OTG_RD_N" is stuck at GND
    Warning (13410): Pin "OTG_WR_N" is stuck at GND
    Warning (13410): Pin "OTG_RST_N" is stuck at GND
    Warning (13410): Pin "OTG_FSPEED" is stuck at GND
    Warning (13410): Pin "OTG_LSPEED" is stuck at GND
    Warning (13410): Pin "OTG_DACK0_N" is stuck at GND
    Warning (13410): Pin "OTG_DACK1_N" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at GND
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "TDO" is stuck at GND
    Warning (13410): Pin "VGA_SYNC" is stuck at VCC
    Warning (13410): Pin "ENET_CMD" is stuck at GND
    Warning (13410): Pin "ENET_CS_N" is stuck at GND
    Warning (13410): Pin "ENET_WR_N" is stuck at GND
    Warning (13410): Pin "ENET_RD_N" is stuck at GND
    Warning (13410): Pin "ENET_RST_N" is stuck at GND
    Warning (13410): Pin "ENET_CLK" is stuck at GND
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND
Info (17049): 29 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Critical Warning (138069): Setting INCREMENTAL_COMPILATION to "OFF" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to "ON" instead.
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 5 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15" has a port clk1 that is stuck at GND
Warning (21074): Design contains 16 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "EXT_CLOCK"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "UART_RXD"
    Warning (15610): No output dependent on input pin "IRDA_RXD"
    Warning (15610): No output dependent on input pin "OTG_INT0"
    Warning (15610): No output dependent on input pin "OTG_INT1"
    Warning (15610): No output dependent on input pin "OTG_DREQ0"
    Warning (15610): No output dependent on input pin "OTG_DREQ1"
    Warning (15610): No output dependent on input pin "TDI"
    Warning (15610): No output dependent on input pin "TCK"
    Warning (15610): No output dependent on input pin "TCS"
    Warning (15610): No output dependent on input pin "PS2_DAT"
    Warning (15610): No output dependent on input pin "PS2_CLK"
    Warning (15610): No output dependent on input pin "ENET_INT"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
Info (21057): Implemented 3082 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 52 input pins
    Info (21059): Implemented 219 output pins
    Info (21060): Implemented 159 bidirectional pins
    Info (21061): Implemented 2472 logic cells
    Info (21064): Implemented 160 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 18 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 367 warnings
    Info: Peak virtual memory: 534 megabytes
    Info: Processing ended: Tue Dec 30 04:15:33 2014
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:11


