
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns max -81.27

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns max -0.13

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack max -0.13

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.45 source latency swerv.dec.tlu.pmu1inc_ff.dout[1]$_DFF_PN0_/CK ^
  -0.61 target latency swerv.dec.tlu.mhpmc4_ff.genblock_dff.dout[10]$_DFF_PN0_/CK ^
   0.00 CRPR
--------------
  -0.16 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_l (input port clocked by core_clock)
Endpoint: swerv.dmi_wrapper.i_dmi_jtag_to_core_sync.wren[2]$_DFF_PN0_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.40    0.40 ^ input external delay
     1    3.25    0.00    0.00    0.40 ^ rst_l (in)
                                         rst_l (net)
                  0.00    0.00    0.40 ^ hold250/A (CLKBUF_X1)
     1    1.82    0.01    0.03    0.43 ^ hold250/Z (CLKBUF_X1)
                                         net1542 (net)
                  0.01    0.00    0.43 ^ hold246/A (CLKBUF_X1)
     1    2.62    0.01    0.03    0.46 ^ hold246/Z (CLKBUF_X1)
                                         net1538 (net)
                  0.01    0.00    0.46 ^ hold251/A (CLKBUF_X1)
     1    2.54    0.01    0.03    0.49 ^ hold251/Z (CLKBUF_X1)
                                         net1543 (net)
                  0.01    0.00    0.49 ^ hold244/A (CLKBUF_X1)
     1    2.39    0.01    0.03    0.52 ^ hold244/Z (CLKBUF_X1)
                                         net1536 (net)
                  0.01    0.00    0.52 ^ hold252/A (CLKBUF_X1)
     1    2.38    0.01    0.03    0.55 ^ hold252/Z (CLKBUF_X1)
                                         net1544 (net)
                  0.01    0.00    0.55 ^ hold247/A (CLKBUF_X1)
     1    2.48    0.01    0.03    0.58 ^ hold247/Z (CLKBUF_X1)
                                         net1539 (net)
                  0.01    0.00    0.58 ^ hold253/A (CLKBUF_X1)
     1    4.86    0.01    0.04    0.62 ^ hold253/Z (CLKBUF_X1)
                                         net1545 (net)
                  0.01    0.00    0.62 ^ input386/A (BUF_X4)
     1    1.31    0.00    0.02    0.64 ^ input386/Z (BUF_X4)
                                         net386 (net)
                  0.00    0.00    0.64 ^ hold254/A (CLKBUF_X1)
     1    1.24    0.01    0.03    0.67 ^ hold254/Z (CLKBUF_X1)
                                         net1546 (net)
                  0.01    0.00    0.67 ^ hold248/A (CLKBUF_X1)
     1    1.50    0.01    0.03    0.69 ^ hold248/Z (CLKBUF_X1)
                                         net1540 (net)
                  0.01    0.00    0.69 ^ hold245/A (CLKBUF_X1)
     2    5.93    0.02    0.04    0.73 ^ hold245/Z (CLKBUF_X1)
                                         net1537 (net)
                  0.02    0.00    0.73 ^ hold249/A (CLKBUF_X1)
     8   25.92    0.06    0.09    0.82 ^ hold249/Z (CLKBUF_X1)
                                         net1541 (net)
                  0.06    0.00    0.82 ^ swerv.dmi_wrapper.i_dmi_jtag_to_core_sync.wren[2]$_DFF_PN0_/RN (DFFR_X1)
                                  0.82   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   52.14    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01    0.01 ^ wire1/A (BUF_X8)
     2   57.06    0.01    0.03    0.04 ^ wire1/Z (BUF_X8)
                                         net1296 (net)
                  0.03    0.02    0.06 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    1.51    0.01    0.03    0.10 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         clk_regs (net)
                  0.01    0.00    0.10 ^ clkbuf_0_clk_regs/A (CLKBUF_X3)
     2   42.22    0.03    0.06    0.16 ^ clkbuf_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_regs (net)
                  0.03    0.00    0.16 ^ clkbuf_1_0_0_clk_regs/A (CLKBUF_X3)
     2   27.05    0.02    0.06    0.22 ^ clkbuf_1_0_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_1_0_0_clk_regs (net)
                  0.02    0.01    0.22 ^ clkbuf_2_0_0_clk_regs/A (CLKBUF_X3)
     2   28.68    0.02    0.05    0.28 ^ clkbuf_2_0_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_2_0_0_clk_regs (net)
                  0.02    0.01    0.28 ^ clkbuf_3_0_0_clk_regs/A (CLKBUF_X3)
     2   26.25    0.02    0.05    0.34 ^ clkbuf_3_0_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_3_0_0_clk_regs (net)
                  0.02    0.00    0.34 ^ clkbuf_4_0_0_clk_regs/A (CLKBUF_X3)
     8   36.37    0.03    0.06    0.40 ^ clkbuf_4_0_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_4_0_0_clk_regs (net)
                  0.03    0.01    0.41 ^ clkbuf_7_1_0_clk_regs/A (CLKBUF_X3)
    17   45.25    0.03    0.07    0.47 ^ clkbuf_7_1_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_7_1_0_clk_regs (net)
                  0.04    0.01    0.49 ^ clkbuf_leaf_1478_clk_regs/A (CLKBUF_X3)
     7   15.31    0.02    0.05    0.54 ^ clkbuf_leaf_1478_clk_regs/Z (CLKBUF_X3)
                                         clknet_leaf_1478_clk_regs (net)
                  0.02    0.00    0.54 ^ swerv.dmi_wrapper.i_dmi_jtag_to_core_sync.wren[2]$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.54   clock reconvergence pessimism
                          0.26    0.79   library removal time
                                  0.79   data required time
-----------------------------------------------------------------------------
                                  0.79   data required time
                                 -0.82   data arrival time
-----------------------------------------------------------------------------
                                  0.03   slack (MET)


Startpoint: dma_axi_wdata[11] (input port clocked by core_clock)
Endpoint: swerv.dma_ctrl.wrbuf_dataff.genblock_dff.dout[11]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.40    0.40 ^ input external delay
     1    4.59    0.00    0.00    0.40 ^ dma_axi_wdata[11] (in)
                                         dma_axi_wdata[11] (net)
                  0.00    0.00    0.40 ^ hold1528/A (CLKBUF_X1)
     1    3.65    0.01    0.03    0.43 ^ hold1528/Z (CLKBUF_X1)
                                         net2820 (net)
                  0.01    0.00    0.43 ^ hold444/A (CLKBUF_X1)
     1    3.63    0.01    0.04    0.47 ^ hold444/Z (CLKBUF_X1)
                                         net1736 (net)
                  0.01    0.00    0.47 ^ hold1529/A (CLKBUF_X1)
     1    3.85    0.01    0.04    0.50 ^ hold1529/Z (CLKBUF_X1)
                                         net2821 (net)
                  0.01    0.00    0.50 ^ input80/A (BUF_X1)
     1    0.90    0.01    0.02    0.52 ^ input80/Z (BUF_X1)
                                         net80 (net)
                  0.01    0.00    0.52 ^ hold445/A (CLKBUF_X1)
     1    1.56    0.01    0.03    0.55 ^ hold445/Z (CLKBUF_X1)
                                         net1737 (net)
                  0.01    0.00    0.55 ^ swerv.dma_ctrl.wrbuf_dataff.genblock_dff.dout[11]$_DFF_PN0_/D (DFFR_X2)
                                  0.55   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   52.14    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01    0.01 ^ wire1/A (BUF_X8)
     2   57.06    0.01    0.03    0.04 ^ wire1/Z (BUF_X8)
                                         net1296 (net)
                  0.03    0.02    0.06 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    1.51    0.01    0.03    0.10 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         clk_regs (net)
                  0.01    0.00    0.10 ^ clkbuf_0_clk_regs/A (CLKBUF_X3)
     2   42.22    0.03    0.06    0.16 ^ clkbuf_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_regs (net)
                  0.03    0.00    0.16 ^ clkbuf_1_1_0_clk_regs/A (CLKBUF_X3)
     2   30.53    0.02    0.06    0.22 ^ clkbuf_1_1_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_1_1_0_clk_regs (net)
                  0.03    0.01    0.23 ^ clkbuf_2_2_0_clk_regs/A (CLKBUF_X3)
     2   28.87    0.02    0.06    0.28 ^ clkbuf_2_2_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_2_2_0_clk_regs (net)
                  0.02    0.00    0.29 ^ clkbuf_3_4_0_clk_regs/A (CLKBUF_X3)
     2   20.62    0.02    0.05    0.34 ^ clkbuf_3_4_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_3_4_0_clk_regs (net)
                  0.02    0.00    0.34 ^ clkbuf_4_8_0_clk_regs/A (CLKBUF_X3)
     8   45.26    0.04    0.07    0.41 ^ clkbuf_4_8_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_4_8_0_clk_regs (net)
                  0.04    0.01    0.41 ^ clkbuf_7_71_0_clk_regs/A (CLKBUF_X3)
    13   41.83    0.03    0.07    0.48 ^ clkbuf_7_71_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_7_71_0_clk_regs (net)
                  0.03    0.00    0.49 ^ clkbuf_leaf_905_clk_regs/A (CLKBUF_X3)
    11   19.98    0.02    0.05    0.54 ^ clkbuf_leaf_905_clk_regs/Z (CLKBUF_X3)
                                         clknet_leaf_905_clk_regs (net)
                  0.02    0.00    0.54 ^ swerv.dma_ctrl.wrbuf_dataff.genblock_dff.dout[11]$_DFF_PN0_/CK (DFFR_X2)
                          0.00    0.54   clock reconvergence pessimism
                          0.01    0.55   library hold time
                                  0.55   data required time
-----------------------------------------------------------------------------
                                  0.55   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_l (input port clocked by core_clock)
Endpoint: swerv.dbg.dmcommand_reg.genblock_dff.dout[23]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.40    0.40 ^ input external delay
     1    3.25    0.00    0.00    0.40 ^ rst_l (in)
                                         rst_l (net)
                  0.00    0.00    0.40 ^ hold250/A (CLKBUF_X1)
     1    1.82    0.01    0.03    0.43 ^ hold250/Z (CLKBUF_X1)
                                         net1542 (net)
                  0.01    0.00    0.43 ^ hold246/A (CLKBUF_X1)
     1    2.62    0.01    0.03    0.46 ^ hold246/Z (CLKBUF_X1)
                                         net1538 (net)
                  0.01    0.00    0.46 ^ hold251/A (CLKBUF_X1)
     1    2.54    0.01    0.03    0.49 ^ hold251/Z (CLKBUF_X1)
                                         net1543 (net)
                  0.01    0.00    0.49 ^ hold244/A (CLKBUF_X1)
     1    2.39    0.01    0.03    0.52 ^ hold244/Z (CLKBUF_X1)
                                         net1536 (net)
                  0.01    0.00    0.52 ^ hold252/A (CLKBUF_X1)
     1    2.38    0.01    0.03    0.55 ^ hold252/Z (CLKBUF_X1)
                                         net1544 (net)
                  0.01    0.00    0.55 ^ hold247/A (CLKBUF_X1)
     1    2.48    0.01    0.03    0.58 ^ hold247/Z (CLKBUF_X1)
                                         net1539 (net)
                  0.01    0.00    0.58 ^ hold253/A (CLKBUF_X1)
     1    4.86    0.01    0.04    0.62 ^ hold253/Z (CLKBUF_X1)
                                         net1545 (net)
                  0.01    0.00    0.62 ^ input386/A (BUF_X4)
     1    1.31    0.00    0.02    0.64 ^ input386/Z (BUF_X4)
                                         net386 (net)
                  0.00    0.00    0.64 ^ hold254/A (CLKBUF_X1)
     1    1.24    0.01    0.03    0.67 ^ hold254/Z (CLKBUF_X1)
                                         net1546 (net)
                  0.01    0.00    0.67 ^ hold248/A (CLKBUF_X1)
     1    1.50    0.01    0.03    0.69 ^ hold248/Z (CLKBUF_X1)
                                         net1540 (net)
                  0.01    0.00    0.69 ^ hold245/A (CLKBUF_X1)
     2    5.93    0.02    0.04    0.73 ^ hold245/Z (CLKBUF_X1)
                                         net1537 (net)
                  0.02    0.00    0.73 ^ hold249/A (CLKBUF_X1)
     8   25.92    0.06    0.09    0.82 ^ hold249/Z (CLKBUF_X1)
                                         net1541 (net)
                  0.06    0.00    0.83 ^ _121760_/A (OAI21_X4)
     1    1.36    0.01    0.02    0.85 v _121760_/ZN (OAI21_X4)
                                         _038767_ (net)
                  0.01    0.00    0.85 v hold263/A (CLKBUF_X1)
     1    1.40    0.01    0.03    0.88 v hold263/Z (CLKBUF_X1)
                                         net1555 (net)
                  0.01    0.00    0.88 v hold257/A (CLKBUF_X3)
     1   45.35    0.04    0.07    0.94 v hold257/Z (CLKBUF_X3)
                                         net1549 (net)
                  0.04    0.00    0.95 v _121761_/A (INV_X32)
     1    1.91    0.01    0.01    0.96 ^ _121761_/ZN (INV_X32)
                                         swerv.dbg.axi_arready_ff.dffs.rst_l (net)
                  0.01    0.00    0.96 ^ hold258/A (CLKBUF_X3)
    13   37.51    0.03    0.06    1.02 ^ hold258/Z (CLKBUF_X3)
                                         net1550 (net)
                  0.03    0.00    1.02 ^ load_slew4/A (BUF_X4)
    24   66.39    0.04    0.06    1.08 ^ load_slew4/Z (BUF_X4)
                                         net1333 (net)
                  0.04    0.01    1.08 ^ load_slew3/A (BUF_X4)
    34  100.43    0.05    0.08    1.16 ^ load_slew3/Z (BUF_X4)
                                         net1332 (net)
                  0.06    0.02    1.18 ^ place30279/A (BUF_X2)
     4   33.70    0.04    0.06    1.24 ^ place30279/Z (BUF_X2)
                                         net30279 (net)
                  0.04    0.00    1.24 ^ place30280/A (BUF_X4)
    22   63.34    0.04    0.06    1.30 ^ place30280/Z (BUF_X4)
                                         net30280 (net)
                  0.04    0.00    1.30 ^ place30281/A (BUF_X2)
    19   47.49    0.05    0.08    1.38 ^ place30281/Z (BUF_X2)
                                         net30281 (net)
                  0.05    0.00    1.38 ^ swerv.dbg.dmcommand_reg.genblock_dff.dout[23]$_DFF_PN0_/RN (DFFR_X1)
                                  1.38   data arrival time

                          2.00    2.00   clock core_clock (rise edge)
                          0.00    2.00   clock source latency
     1   52.14    0.00    0.00    2.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01    2.01 ^ wire1/A (BUF_X8)
     2   57.06    0.01    0.03    2.04 ^ wire1/Z (BUF_X8)
                                         net1296 (net)
                  0.03    0.02    2.06 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    1.51    0.01    0.03    2.10 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         clk_regs (net)
                  0.01    0.00    2.10 ^ clkbuf_0_clk_regs/A (CLKBUF_X3)
     2   42.22    0.03    0.06    2.16 ^ clkbuf_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_regs (net)
                  0.03    0.00    2.16 ^ clkbuf_1_0_0_clk_regs/A (CLKBUF_X3)
     2   27.05    0.02    0.06    2.22 ^ clkbuf_1_0_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_1_0_0_clk_regs (net)
                  0.02    0.01    2.22 ^ clkbuf_2_0_0_clk_regs/A (CLKBUF_X3)
     2   28.68    0.02    0.05    2.28 ^ clkbuf_2_0_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_2_0_0_clk_regs (net)
                  0.02    0.01    2.28 ^ clkbuf_3_1_0_clk_regs/A (CLKBUF_X3)
     2   31.39    0.03    0.06    2.34 ^ clkbuf_3_1_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_3_1_0_clk_regs (net)
                  0.03    0.01    2.35 ^ clkbuf_4_2_0_clk_regs/A (CLKBUF_X3)
     8   41.12    0.03    0.07    2.41 ^ clkbuf_4_2_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_4_2_0_clk_regs (net)
                  0.03    0.01    2.42 ^ clkbuf_7_17_0_clk_regs/A (CLKBUF_X3)
    12   30.97    0.03    0.06    2.48 ^ clkbuf_7_17_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_7_17_0_clk_regs (net)
                  0.03    0.00    2.48 ^ clkbuf_leaf_1427_clk_regs/A (CLKBUF_X3)
    13   18.68    0.02    0.05    2.53 ^ clkbuf_leaf_1427_clk_regs/Z (CLKBUF_X3)
                                         clknet_leaf_1427_clk_regs (net)
                  0.02    0.00    2.53 ^ swerv.dbg.dmcommand_reg.genblock_dff.dout[23]$_DFF_PN0_/CK (DFFR_X1)
                          0.00    2.53   clock reconvergence pessimism
                          0.05    2.58   library recovery time
                                  2.58   data required time
-----------------------------------------------------------------------------
                                  2.58   data required time
                                 -1.38   data arrival time
-----------------------------------------------------------------------------
                                  1.20   slack (MET)


Startpoint: swerv.lsu.lsu_lsc_ctl.addr_in_pic_dc3ff.dout$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: swerv.dec.instbuff.genblk4_bp2ff.genblock_dff.dout[49]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   52.14    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01    0.01 ^ wire1/A (BUF_X8)
     2   57.06    0.01    0.03    0.04 ^ wire1/Z (BUF_X8)
                                         net1296 (net)
                  0.03    0.02    0.06 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    1.51    0.01    0.03    0.10 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         clk_regs (net)
                  0.01    0.00    0.10 ^ clkbuf_0_clk_regs/A (CLKBUF_X3)
     2   42.22    0.03    0.06    0.16 ^ clkbuf_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_regs (net)
                  0.03    0.00    0.16 ^ clkbuf_1_1_0_clk_regs/A (CLKBUF_X3)
     2   30.53    0.02    0.06    0.22 ^ clkbuf_1_1_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_1_1_0_clk_regs (net)
                  0.03    0.00    0.23 ^ clkbuf_2_3_0_clk_regs/A (CLKBUF_X3)
     2   26.53    0.02    0.05    0.28 ^ clkbuf_2_3_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_2_3_0_clk_regs (net)
                  0.02    0.00    0.28 ^ clkbuf_3_6_0_clk_regs/A (CLKBUF_X3)
     2   27.69    0.02    0.05    0.34 ^ clkbuf_3_6_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_3_6_0_clk_regs (net)
                  0.02    0.00    0.34 ^ clkbuf_4_12_0_clk_regs/A (CLKBUF_X3)
     8   37.77    0.03    0.06    0.40 ^ clkbuf_4_12_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_4_12_0_clk_regs (net)
                  0.03    0.01    0.41 ^ clkbuf_7_99_0_clk_regs/A (CLKBUF_X3)
    12   38.08    0.03    0.07    0.47 ^ clkbuf_7_99_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_7_99_0_clk_regs (net)
                  0.03    0.00    0.47 ^ clkbuf_leaf_444_clk_regs/A (CLKBUF_X3)
     5   12.23    0.01    0.05    0.52 ^ clkbuf_leaf_444_clk_regs/Z (CLKBUF_X3)
                                         clknet_leaf_444_clk_regs (net)
                  0.01    0.00    0.52 ^ swerv.lsu.lsu_lsc_ctl.addr_in_pic_dc3ff.dout$_DFF_PN0_/CK (DFFR_X2)
     7   22.31    0.02    0.11    0.63 v swerv.lsu.lsu_lsc_ctl.addr_in_pic_dc3ff.dout$_DFF_PN0_/Q (DFFR_X2)
                                         swerv.lsu.lsu_lsc_ctl.addr_in_pic_dc3ff.dout[0] (net)
                  0.02    0.00    0.63 v place31486/A (BUF_X4)
     4   13.52    0.01    0.03    0.66 v place31486/Z (BUF_X4)
                                         net31486 (net)
                  0.01    0.00    0.67 v _085577_/A1 (NAND2_X4)
     1    6.03    0.01    0.01    0.68 ^ _085577_/ZN (NAND2_X4)
                                         _008081_ (net)
                  0.01    0.00    0.68 ^ _085578_/A (OAI21_X2)
     1    1.55    0.01    0.02    0.69 v _085578_/ZN (OAI21_X2)
                                         _008082_ (net)
                  0.01    0.00    0.69 v _085579_/B (MUX2_X1)
     1    2.99    0.01    0.06    0.76 v _085579_/Z (MUX2_X1)
                                         _008083_ (net)
                  0.01    0.00    0.76 v _085581_/B (MUX2_X1)
     1    1.74    0.01    0.06    0.82 v _085581_/Z (MUX2_X1)
                                         _008085_ (net)
                  0.01    0.00    0.82 v _085582_/B (MUX2_X2)
     1   10.86    0.01    0.06    0.88 v _085582_/Z (MUX2_X2)
                                         _008086_ (net)
                  0.01    0.00    0.88 v _085585_/B2 (AOI21_X4)
     2    4.96    0.02    0.03    0.91 ^ _085585_/ZN (AOI21_X4)
                                         _008089_ (net)
                  0.02    0.00    0.91 ^ _085589_/B (MUX2_X2)
     2    5.64    0.01    0.04    0.95 ^ _085589_/Z (MUX2_X2)
                                         _085388_[0] (net)
                  0.01    0.00    0.95 ^ _164814_/A (HA_X1)
     2    4.77    0.01    0.04    0.99 ^ _164814_/CO (HA_X1)
                                         _085389_[0] (net)
                  0.01    0.00    0.99 ^ _110296_/A (INV_X2)
     1    4.48    0.01    0.01    1.00 v _110296_/ZN (INV_X2)
                                         _082488_[0] (net)
                  0.01    0.00    1.00 v _163712_/A (FA_X1)
     2    6.17    0.02    0.08    1.09 v _163712_/CO (FA_X1)
                                         _082489_[0] (net)
                  0.02    0.00    1.09 v _089682_/A (XOR2_X2)
     2    5.69    0.01    0.06    1.14 v _089682_/Z (XOR2_X2)
                                         _012014_ (net)
                  0.01    0.00    1.14 v _089752_/A (INV_X2)
     2    7.12    0.01    0.02    1.16 ^ _089752_/ZN (INV_X2)
                                         dccm_rd_addr_hi[2] (net)
                  0.01    0.00    1.16 ^ _089961_/A (XNOR2_X2)
     2    7.55    0.03    0.04    1.21 ^ _089961_/ZN (XNOR2_X2)
                                         _012242_ (net)
                  0.03    0.00    1.21 ^ _110131_/A (INV_X2)
     2    4.90    0.01    0.01    1.22 v _110131_/ZN (INV_X2)
                                         swerv.lsu.bus_intf.ldst_dual_dc2ff.din[0] (net)
                  0.01    0.00    1.22 v _110132_/A1 (OR3_X4)
     1    7.29    0.01    0.06    1.28 v _110132_/ZN (OR3_X4)
                                         _077689_[0] (net)
                  0.01    0.00    1.28 v _162482_/CI (FA_X1)
     1    4.36    0.02    0.12    1.40 ^ _162482_/S (FA_X1)
                                         _077692_[0] (net)
                  0.02    0.00    1.40 ^ _111219_/A (INV_X2)
     1    4.53    0.01    0.01    1.41 v _111219_/ZN (INV_X2)
                                         _077702_[0] (net)
                  0.01    0.00    1.41 v _162485_/B (FA_X1)
     1    3.81    0.02    0.10    1.50 v _162485_/S (FA_X1)
                                         _077705_[0] (net)
                  0.02    0.00    1.50 v _162488_/B (FA_X1)
     1    3.11    0.01    0.13    1.63 ^ _162488_/S (FA_X1)
                                         _077717_[0] (net)
                  0.01    0.00    1.63 ^ _162489_/CI (FA_X1)
     1    3.48    0.02    0.09    1.72 v _162489_/S (FA_X1)
                                         _077721_[0] (net)
                  0.02    0.00    1.72 v _163911_/A (HA_X1)
     2    6.12    0.01    0.04    1.76 v _163911_/CO (HA_X1)
                                         _077722_[0] (net)
                  0.01    0.00    1.76 v _162490_/A (FA_X1)
     1    3.17    0.02    0.08    1.84 v _162490_/CO (FA_X1)
                                         _077723_[0] (net)
                  0.02    0.00    1.84 v _090878_/B (XOR2_X1)
     1    3.49    0.02    0.06    1.90 v _090878_/Z (XOR2_X1)
                                         _013146_ (net)
                  0.02    0.00    1.90 v _090879_/A1 (NAND3_X2)
     1    7.00    0.02    0.02    1.93 ^ _090879_/ZN (NAND3_X2)
                                         _013147_ (net)
                  0.02    0.00    1.93 ^ _090885_/A1 (NAND2_X4)
     2   43.31    0.02    0.02    1.95 v _090885_/ZN (NAND2_X4)
                                         _013153_ (net)
                  0.03    0.02    1.97 v _092226_/A1 (OR3_X4)
     1    8.97    0.01    0.07    2.04 v _092226_/ZN (OR3_X4)
                                         _014487_ (net)
                  0.01    0.00    2.04 v _092227_/A3 (NAND3_X4)
     1   10.33    0.01    0.02    2.07 ^ _092227_/ZN (NAND3_X4)
                                         _014488_ (net)
                  0.01    0.00    2.07 ^ _092294_/A2 (NAND3_X4)
     1    3.40    0.01    0.02    2.09 v _092294_/ZN (NAND3_X4)
                                         _014555_ (net)
                  0.01    0.00    2.09 v _092437_/A1 (OR3_X4)
     1    5.68    0.01    0.06    2.14 v _092437_/ZN (OR3_X4)
                                         _014698_ (net)
                  0.01    0.00    2.14 v _092438_/A1 (NOR4_X4)
     2    9.12    0.05    0.05    2.20 ^ _092438_/ZN (NOR4_X4)
                                         _014699_ (net)
                  0.05    0.00    2.20 ^ place25909/A (BUF_X2)
     1    6.19    0.01    0.03    2.23 ^ place25909/Z (BUF_X2)
                                         net25909 (net)
                  0.01    0.00    2.23 ^ _129517_/A1 (NAND4_X4)
     3   32.34    0.04    0.04    2.27 v _129517_/ZN (NAND4_X4)
                                         _044892_ (net)
                  0.04    0.02    2.29 v _129518_/A2 (NOR3_X4)
     2    5.20    0.03    0.06    2.35 ^ _129518_/ZN (NOR3_X4)
                                         _044893_ (net)
                  0.03    0.00    2.35 ^ _129595_/A2 (OR3_X4)
     4   20.67    0.01    0.04    2.38 ^ _129595_/ZN (OR3_X4)
                                         _044970_ (net)
                  0.01    0.00    2.39 ^ place25809/A (BUF_X8)
     5   15.51    0.01    0.02    2.41 ^ place25809/Z (BUF_X8)
                                         net25809 (net)
                  0.01    0.00    2.41 ^ _131076_/A4 (NAND4_X4)
     3   15.75    0.02    0.04    2.45 v _131076_/ZN (NAND4_X4)
                                         _046315_ (net)
                  0.02    0.00    2.45 v rebuffer113/A (BUF_X8)
     6   27.91    0.01    0.03    2.49 v rebuffer113/Z (BUF_X8)
                                         net1431 (net)
                  0.01    0.01    2.49 v rebuffer22/A (BUF_X8)
     3   30.56    0.01    0.03    2.52 v rebuffer22/Z (BUF_X8)
                                         net1314 (net)
                  0.01    0.00    2.52 v place25710/A (BUF_X16)
     5   30.98    0.01    0.02    2.55 v place25710/Z (BUF_X16)
                                         net25710 (net)
                  0.01    0.00    2.55 v place25711/A (BUF_X4)
     1    4.53    0.00    0.02    2.57 v place25711/Z (BUF_X4)
                                         net25711 (net)
                  0.00    0.00    2.57 v _131202_/B1 (OAI221_X2)
     1    2.16    0.03    0.04    2.61 ^ _131202_/ZN (OAI221_X2)
                                         swerv.dec.instbuff.bp2_in[49] (net)
                  0.03    0.00    2.61 ^ swerv.dec.instbuff.genblk4_bp2ff.genblock_dff.dout[49]$_DFF_PN0_/D (DFFR_X2)
                                  2.61   data arrival time

                          2.00    2.00   clock core_clock (rise edge)
                          0.00    2.00   clock source latency
     1   52.14    0.00    0.00    2.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01    2.01 ^ wire1/A (BUF_X8)
     2   57.06    0.01    0.03    2.04 ^ wire1/Z (BUF_X8)
                                         net1296 (net)
                  0.03    0.02    2.06 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    1.51    0.01    0.03    2.10 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         clk_regs (net)
                  0.01    0.00    2.10 ^ clkbuf_0_clk_regs/A (CLKBUF_X3)
     2   42.22    0.03    0.06    2.16 ^ clkbuf_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_regs (net)
                  0.03    0.00    2.16 ^ clkbuf_1_0_0_clk_regs/A (CLKBUF_X3)
     2   27.05    0.02    0.06    2.22 ^ clkbuf_1_0_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_1_0_0_clk_regs (net)
                  0.02    0.01    2.22 ^ clkbuf_2_1_0_clk_regs/A (CLKBUF_X3)
     2   18.72    0.02    0.05    2.27 ^ clkbuf_2_1_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_2_1_0_clk_regs (net)
                  0.02    0.00    2.27 ^ clkbuf_3_3_0_clk_regs/A (CLKBUF_X3)
     2   29.47    0.02    0.05    2.33 ^ clkbuf_3_3_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_3_3_0_clk_regs (net)
                  0.02    0.00    2.33 ^ clkbuf_4_6_0_clk_regs/A (CLKBUF_X3)
     8   44.33    0.03    0.07    2.40 ^ clkbuf_4_6_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_4_6_0_clk_regs (net)
                  0.04    0.01    2.40 ^ clkbuf_7_48_0_clk_regs/A (CLKBUF_X3)
    11   37.50    0.03    0.07    2.47 ^ clkbuf_7_48_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_7_48_0_clk_regs (net)
                  0.03    0.00    2.47 ^ clkbuf_leaf_78_clk_regs/A (CLKBUF_X3)
     8   12.94    0.01    0.05    2.52 ^ clkbuf_leaf_78_clk_regs/Z (CLKBUF_X3)
                                         clknet_leaf_78_clk_regs (net)
                  0.01    0.00    2.52 ^ swerv.dec.instbuff.genblk4_bp2ff.genblock_dff.dout[49]$_DFF_PN0_/CK (DFFR_X2)
                          0.00    2.52   clock reconvergence pessimism
                         -0.04    2.48   library setup time
                                  2.48   data required time
-----------------------------------------------------------------------------
                                  2.48   data required time
                                 -2.61   data arrival time
-----------------------------------------------------------------------------
                                 -0.13   slack (VIOLATED)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_l (input port clocked by core_clock)
Endpoint: swerv.dbg.dmcommand_reg.genblock_dff.dout[23]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.40    0.40 ^ input external delay
     1    3.25    0.00    0.00    0.40 ^ rst_l (in)
                                         rst_l (net)
                  0.00    0.00    0.40 ^ hold250/A (CLKBUF_X1)
     1    1.82    0.01    0.03    0.43 ^ hold250/Z (CLKBUF_X1)
                                         net1542 (net)
                  0.01    0.00    0.43 ^ hold246/A (CLKBUF_X1)
     1    2.62    0.01    0.03    0.46 ^ hold246/Z (CLKBUF_X1)
                                         net1538 (net)
                  0.01    0.00    0.46 ^ hold251/A (CLKBUF_X1)
     1    2.54    0.01    0.03    0.49 ^ hold251/Z (CLKBUF_X1)
                                         net1543 (net)
                  0.01    0.00    0.49 ^ hold244/A (CLKBUF_X1)
     1    2.39    0.01    0.03    0.52 ^ hold244/Z (CLKBUF_X1)
                                         net1536 (net)
                  0.01    0.00    0.52 ^ hold252/A (CLKBUF_X1)
     1    2.38    0.01    0.03    0.55 ^ hold252/Z (CLKBUF_X1)
                                         net1544 (net)
                  0.01    0.00    0.55 ^ hold247/A (CLKBUF_X1)
     1    2.48    0.01    0.03    0.58 ^ hold247/Z (CLKBUF_X1)
                                         net1539 (net)
                  0.01    0.00    0.58 ^ hold253/A (CLKBUF_X1)
     1    4.86    0.01    0.04    0.62 ^ hold253/Z (CLKBUF_X1)
                                         net1545 (net)
                  0.01    0.00    0.62 ^ input386/A (BUF_X4)
     1    1.31    0.00    0.02    0.64 ^ input386/Z (BUF_X4)
                                         net386 (net)
                  0.00    0.00    0.64 ^ hold254/A (CLKBUF_X1)
     1    1.24    0.01    0.03    0.67 ^ hold254/Z (CLKBUF_X1)
                                         net1546 (net)
                  0.01    0.00    0.67 ^ hold248/A (CLKBUF_X1)
     1    1.50    0.01    0.03    0.69 ^ hold248/Z (CLKBUF_X1)
                                         net1540 (net)
                  0.01    0.00    0.69 ^ hold245/A (CLKBUF_X1)
     2    5.93    0.02    0.04    0.73 ^ hold245/Z (CLKBUF_X1)
                                         net1537 (net)
                  0.02    0.00    0.73 ^ hold249/A (CLKBUF_X1)
     8   25.92    0.06    0.09    0.82 ^ hold249/Z (CLKBUF_X1)
                                         net1541 (net)
                  0.06    0.00    0.83 ^ _121760_/A (OAI21_X4)
     1    1.36    0.01    0.02    0.85 v _121760_/ZN (OAI21_X4)
                                         _038767_ (net)
                  0.01    0.00    0.85 v hold263/A (CLKBUF_X1)
     1    1.40    0.01    0.03    0.88 v hold263/Z (CLKBUF_X1)
                                         net1555 (net)
                  0.01    0.00    0.88 v hold257/A (CLKBUF_X3)
     1   45.35    0.04    0.07    0.94 v hold257/Z (CLKBUF_X3)
                                         net1549 (net)
                  0.04    0.00    0.95 v _121761_/A (INV_X32)
     1    1.91    0.01    0.01    0.96 ^ _121761_/ZN (INV_X32)
                                         swerv.dbg.axi_arready_ff.dffs.rst_l (net)
                  0.01    0.00    0.96 ^ hold258/A (CLKBUF_X3)
    13   37.51    0.03    0.06    1.02 ^ hold258/Z (CLKBUF_X3)
                                         net1550 (net)
                  0.03    0.00    1.02 ^ load_slew4/A (BUF_X4)
    24   66.39    0.04    0.06    1.08 ^ load_slew4/Z (BUF_X4)
                                         net1333 (net)
                  0.04    0.01    1.08 ^ load_slew3/A (BUF_X4)
    34  100.43    0.05    0.08    1.16 ^ load_slew3/Z (BUF_X4)
                                         net1332 (net)
                  0.06    0.02    1.18 ^ place30279/A (BUF_X2)
     4   33.70    0.04    0.06    1.24 ^ place30279/Z (BUF_X2)
                                         net30279 (net)
                  0.04    0.00    1.24 ^ place30280/A (BUF_X4)
    22   63.34    0.04    0.06    1.30 ^ place30280/Z (BUF_X4)
                                         net30280 (net)
                  0.04    0.00    1.30 ^ place30281/A (BUF_X2)
    19   47.49    0.05    0.08    1.38 ^ place30281/Z (BUF_X2)
                                         net30281 (net)
                  0.05    0.00    1.38 ^ swerv.dbg.dmcommand_reg.genblock_dff.dout[23]$_DFF_PN0_/RN (DFFR_X1)
                                  1.38   data arrival time

                          2.00    2.00   clock core_clock (rise edge)
                          0.00    2.00   clock source latency
     1   52.14    0.00    0.00    2.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01    2.01 ^ wire1/A (BUF_X8)
     2   57.06    0.01    0.03    2.04 ^ wire1/Z (BUF_X8)
                                         net1296 (net)
                  0.03    0.02    2.06 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    1.51    0.01    0.03    2.10 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         clk_regs (net)
                  0.01    0.00    2.10 ^ clkbuf_0_clk_regs/A (CLKBUF_X3)
     2   42.22    0.03    0.06    2.16 ^ clkbuf_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_regs (net)
                  0.03    0.00    2.16 ^ clkbuf_1_0_0_clk_regs/A (CLKBUF_X3)
     2   27.05    0.02    0.06    2.22 ^ clkbuf_1_0_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_1_0_0_clk_regs (net)
                  0.02    0.01    2.22 ^ clkbuf_2_0_0_clk_regs/A (CLKBUF_X3)
     2   28.68    0.02    0.05    2.28 ^ clkbuf_2_0_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_2_0_0_clk_regs (net)
                  0.02    0.01    2.28 ^ clkbuf_3_1_0_clk_regs/A (CLKBUF_X3)
     2   31.39    0.03    0.06    2.34 ^ clkbuf_3_1_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_3_1_0_clk_regs (net)
                  0.03    0.01    2.35 ^ clkbuf_4_2_0_clk_regs/A (CLKBUF_X3)
     8   41.12    0.03    0.07    2.41 ^ clkbuf_4_2_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_4_2_0_clk_regs (net)
                  0.03    0.01    2.42 ^ clkbuf_7_17_0_clk_regs/A (CLKBUF_X3)
    12   30.97    0.03    0.06    2.48 ^ clkbuf_7_17_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_7_17_0_clk_regs (net)
                  0.03    0.00    2.48 ^ clkbuf_leaf_1427_clk_regs/A (CLKBUF_X3)
    13   18.68    0.02    0.05    2.53 ^ clkbuf_leaf_1427_clk_regs/Z (CLKBUF_X3)
                                         clknet_leaf_1427_clk_regs (net)
                  0.02    0.00    2.53 ^ swerv.dbg.dmcommand_reg.genblock_dff.dout[23]$_DFF_PN0_/CK (DFFR_X1)
                          0.00    2.53   clock reconvergence pessimism
                          0.05    2.58   library recovery time
                                  2.58   data required time
-----------------------------------------------------------------------------
                                  2.58   data required time
                                 -1.38   data arrival time
-----------------------------------------------------------------------------
                                  1.20   slack (MET)


Startpoint: swerv.lsu.lsu_lsc_ctl.addr_in_pic_dc3ff.dout$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: swerv.dec.instbuff.genblk4_bp2ff.genblock_dff.dout[49]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   52.14    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01    0.01 ^ wire1/A (BUF_X8)
     2   57.06    0.01    0.03    0.04 ^ wire1/Z (BUF_X8)
                                         net1296 (net)
                  0.03    0.02    0.06 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    1.51    0.01    0.03    0.10 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         clk_regs (net)
                  0.01    0.00    0.10 ^ clkbuf_0_clk_regs/A (CLKBUF_X3)
     2   42.22    0.03    0.06    0.16 ^ clkbuf_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_regs (net)
                  0.03    0.00    0.16 ^ clkbuf_1_1_0_clk_regs/A (CLKBUF_X3)
     2   30.53    0.02    0.06    0.22 ^ clkbuf_1_1_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_1_1_0_clk_regs (net)
                  0.03    0.00    0.23 ^ clkbuf_2_3_0_clk_regs/A (CLKBUF_X3)
     2   26.53    0.02    0.05    0.28 ^ clkbuf_2_3_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_2_3_0_clk_regs (net)
                  0.02    0.00    0.28 ^ clkbuf_3_6_0_clk_regs/A (CLKBUF_X3)
     2   27.69    0.02    0.05    0.34 ^ clkbuf_3_6_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_3_6_0_clk_regs (net)
                  0.02    0.00    0.34 ^ clkbuf_4_12_0_clk_regs/A (CLKBUF_X3)
     8   37.77    0.03    0.06    0.40 ^ clkbuf_4_12_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_4_12_0_clk_regs (net)
                  0.03    0.01    0.41 ^ clkbuf_7_99_0_clk_regs/A (CLKBUF_X3)
    12   38.08    0.03    0.07    0.47 ^ clkbuf_7_99_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_7_99_0_clk_regs (net)
                  0.03    0.00    0.47 ^ clkbuf_leaf_444_clk_regs/A (CLKBUF_X3)
     5   12.23    0.01    0.05    0.52 ^ clkbuf_leaf_444_clk_regs/Z (CLKBUF_X3)
                                         clknet_leaf_444_clk_regs (net)
                  0.01    0.00    0.52 ^ swerv.lsu.lsu_lsc_ctl.addr_in_pic_dc3ff.dout$_DFF_PN0_/CK (DFFR_X2)
     7   22.31    0.02    0.11    0.63 v swerv.lsu.lsu_lsc_ctl.addr_in_pic_dc3ff.dout$_DFF_PN0_/Q (DFFR_X2)
                                         swerv.lsu.lsu_lsc_ctl.addr_in_pic_dc3ff.dout[0] (net)
                  0.02    0.00    0.63 v place31486/A (BUF_X4)
     4   13.52    0.01    0.03    0.66 v place31486/Z (BUF_X4)
                                         net31486 (net)
                  0.01    0.00    0.67 v _085577_/A1 (NAND2_X4)
     1    6.03    0.01    0.01    0.68 ^ _085577_/ZN (NAND2_X4)
                                         _008081_ (net)
                  0.01    0.00    0.68 ^ _085578_/A (OAI21_X2)
     1    1.55    0.01    0.02    0.69 v _085578_/ZN (OAI21_X2)
                                         _008082_ (net)
                  0.01    0.00    0.69 v _085579_/B (MUX2_X1)
     1    2.99    0.01    0.06    0.76 v _085579_/Z (MUX2_X1)
                                         _008083_ (net)
                  0.01    0.00    0.76 v _085581_/B (MUX2_X1)
     1    1.74    0.01    0.06    0.82 v _085581_/Z (MUX2_X1)
                                         _008085_ (net)
                  0.01    0.00    0.82 v _085582_/B (MUX2_X2)
     1   10.86    0.01    0.06    0.88 v _085582_/Z (MUX2_X2)
                                         _008086_ (net)
                  0.01    0.00    0.88 v _085585_/B2 (AOI21_X4)
     2    4.96    0.02    0.03    0.91 ^ _085585_/ZN (AOI21_X4)
                                         _008089_ (net)
                  0.02    0.00    0.91 ^ _085589_/B (MUX2_X2)
     2    5.64    0.01    0.04    0.95 ^ _085589_/Z (MUX2_X2)
                                         _085388_[0] (net)
                  0.01    0.00    0.95 ^ _164814_/A (HA_X1)
     2    4.77    0.01    0.04    0.99 ^ _164814_/CO (HA_X1)
                                         _085389_[0] (net)
                  0.01    0.00    0.99 ^ _110296_/A (INV_X2)
     1    4.48    0.01    0.01    1.00 v _110296_/ZN (INV_X2)
                                         _082488_[0] (net)
                  0.01    0.00    1.00 v _163712_/A (FA_X1)
     2    6.17    0.02    0.08    1.09 v _163712_/CO (FA_X1)
                                         _082489_[0] (net)
                  0.02    0.00    1.09 v _089682_/A (XOR2_X2)
     2    5.69    0.01    0.06    1.14 v _089682_/Z (XOR2_X2)
                                         _012014_ (net)
                  0.01    0.00    1.14 v _089752_/A (INV_X2)
     2    7.12    0.01    0.02    1.16 ^ _089752_/ZN (INV_X2)
                                         dccm_rd_addr_hi[2] (net)
                  0.01    0.00    1.16 ^ _089961_/A (XNOR2_X2)
     2    7.55    0.03    0.04    1.21 ^ _089961_/ZN (XNOR2_X2)
                                         _012242_ (net)
                  0.03    0.00    1.21 ^ _110131_/A (INV_X2)
     2    4.90    0.01    0.01    1.22 v _110131_/ZN (INV_X2)
                                         swerv.lsu.bus_intf.ldst_dual_dc2ff.din[0] (net)
                  0.01    0.00    1.22 v _110132_/A1 (OR3_X4)
     1    7.29    0.01    0.06    1.28 v _110132_/ZN (OR3_X4)
                                         _077689_[0] (net)
                  0.01    0.00    1.28 v _162482_/CI (FA_X1)
     1    4.36    0.02    0.12    1.40 ^ _162482_/S (FA_X1)
                                         _077692_[0] (net)
                  0.02    0.00    1.40 ^ _111219_/A (INV_X2)
     1    4.53    0.01    0.01    1.41 v _111219_/ZN (INV_X2)
                                         _077702_[0] (net)
                  0.01    0.00    1.41 v _162485_/B (FA_X1)
     1    3.81    0.02    0.10    1.50 v _162485_/S (FA_X1)
                                         _077705_[0] (net)
                  0.02    0.00    1.50 v _162488_/B (FA_X1)
     1    3.11    0.01    0.13    1.63 ^ _162488_/S (FA_X1)
                                         _077717_[0] (net)
                  0.01    0.00    1.63 ^ _162489_/CI (FA_X1)
     1    3.48    0.02    0.09    1.72 v _162489_/S (FA_X1)
                                         _077721_[0] (net)
                  0.02    0.00    1.72 v _163911_/A (HA_X1)
     2    6.12    0.01    0.04    1.76 v _163911_/CO (HA_X1)
                                         _077722_[0] (net)
                  0.01    0.00    1.76 v _162490_/A (FA_X1)
     1    3.17    0.02    0.08    1.84 v _162490_/CO (FA_X1)
                                         _077723_[0] (net)
                  0.02    0.00    1.84 v _090878_/B (XOR2_X1)
     1    3.49    0.02    0.06    1.90 v _090878_/Z (XOR2_X1)
                                         _013146_ (net)
                  0.02    0.00    1.90 v _090879_/A1 (NAND3_X2)
     1    7.00    0.02    0.02    1.93 ^ _090879_/ZN (NAND3_X2)
                                         _013147_ (net)
                  0.02    0.00    1.93 ^ _090885_/A1 (NAND2_X4)
     2   43.31    0.02    0.02    1.95 v _090885_/ZN (NAND2_X4)
                                         _013153_ (net)
                  0.03    0.02    1.97 v _092226_/A1 (OR3_X4)
     1    8.97    0.01    0.07    2.04 v _092226_/ZN (OR3_X4)
                                         _014487_ (net)
                  0.01    0.00    2.04 v _092227_/A3 (NAND3_X4)
     1   10.33    0.01    0.02    2.07 ^ _092227_/ZN (NAND3_X4)
                                         _014488_ (net)
                  0.01    0.00    2.07 ^ _092294_/A2 (NAND3_X4)
     1    3.40    0.01    0.02    2.09 v _092294_/ZN (NAND3_X4)
                                         _014555_ (net)
                  0.01    0.00    2.09 v _092437_/A1 (OR3_X4)
     1    5.68    0.01    0.06    2.14 v _092437_/ZN (OR3_X4)
                                         _014698_ (net)
                  0.01    0.00    2.14 v _092438_/A1 (NOR4_X4)
     2    9.12    0.05    0.05    2.20 ^ _092438_/ZN (NOR4_X4)
                                         _014699_ (net)
                  0.05    0.00    2.20 ^ place25909/A (BUF_X2)
     1    6.19    0.01    0.03    2.23 ^ place25909/Z (BUF_X2)
                                         net25909 (net)
                  0.01    0.00    2.23 ^ _129517_/A1 (NAND4_X4)
     3   32.34    0.04    0.04    2.27 v _129517_/ZN (NAND4_X4)
                                         _044892_ (net)
                  0.04    0.02    2.29 v _129518_/A2 (NOR3_X4)
     2    5.20    0.03    0.06    2.35 ^ _129518_/ZN (NOR3_X4)
                                         _044893_ (net)
                  0.03    0.00    2.35 ^ _129595_/A2 (OR3_X4)
     4   20.67    0.01    0.04    2.38 ^ _129595_/ZN (OR3_X4)
                                         _044970_ (net)
                  0.01    0.00    2.39 ^ place25809/A (BUF_X8)
     5   15.51    0.01    0.02    2.41 ^ place25809/Z (BUF_X8)
                                         net25809 (net)
                  0.01    0.00    2.41 ^ _131076_/A4 (NAND4_X4)
     3   15.75    0.02    0.04    2.45 v _131076_/ZN (NAND4_X4)
                                         _046315_ (net)
                  0.02    0.00    2.45 v rebuffer113/A (BUF_X8)
     6   27.91    0.01    0.03    2.49 v rebuffer113/Z (BUF_X8)
                                         net1431 (net)
                  0.01    0.01    2.49 v rebuffer22/A (BUF_X8)
     3   30.56    0.01    0.03    2.52 v rebuffer22/Z (BUF_X8)
                                         net1314 (net)
                  0.01    0.00    2.52 v place25710/A (BUF_X16)
     5   30.98    0.01    0.02    2.55 v place25710/Z (BUF_X16)
                                         net25710 (net)
                  0.01    0.00    2.55 v place25711/A (BUF_X4)
     1    4.53    0.00    0.02    2.57 v place25711/Z (BUF_X4)
                                         net25711 (net)
                  0.00    0.00    2.57 v _131202_/B1 (OAI221_X2)
     1    2.16    0.03    0.04    2.61 ^ _131202_/ZN (OAI221_X2)
                                         swerv.dec.instbuff.bp2_in[49] (net)
                  0.03    0.00    2.61 ^ swerv.dec.instbuff.genblk4_bp2ff.genblock_dff.dout[49]$_DFF_PN0_/D (DFFR_X2)
                                  2.61   data arrival time

                          2.00    2.00   clock core_clock (rise edge)
                          0.00    2.00   clock source latency
     1   52.14    0.00    0.00    2.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01    2.01 ^ wire1/A (BUF_X8)
     2   57.06    0.01    0.03    2.04 ^ wire1/Z (BUF_X8)
                                         net1296 (net)
                  0.03    0.02    2.06 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    1.51    0.01    0.03    2.10 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         clk_regs (net)
                  0.01    0.00    2.10 ^ clkbuf_0_clk_regs/A (CLKBUF_X3)
     2   42.22    0.03    0.06    2.16 ^ clkbuf_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_regs (net)
                  0.03    0.00    2.16 ^ clkbuf_1_0_0_clk_regs/A (CLKBUF_X3)
     2   27.05    0.02    0.06    2.22 ^ clkbuf_1_0_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_1_0_0_clk_regs (net)
                  0.02    0.01    2.22 ^ clkbuf_2_1_0_clk_regs/A (CLKBUF_X3)
     2   18.72    0.02    0.05    2.27 ^ clkbuf_2_1_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_2_1_0_clk_regs (net)
                  0.02    0.00    2.27 ^ clkbuf_3_3_0_clk_regs/A (CLKBUF_X3)
     2   29.47    0.02    0.05    2.33 ^ clkbuf_3_3_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_3_3_0_clk_regs (net)
                  0.02    0.00    2.33 ^ clkbuf_4_6_0_clk_regs/A (CLKBUF_X3)
     8   44.33    0.03    0.07    2.40 ^ clkbuf_4_6_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_4_6_0_clk_regs (net)
                  0.04    0.01    2.40 ^ clkbuf_7_48_0_clk_regs/A (CLKBUF_X3)
    11   37.50    0.03    0.07    2.47 ^ clkbuf_7_48_0_clk_regs/Z (CLKBUF_X3)
                                         clknet_7_48_0_clk_regs (net)
                  0.03    0.00    2.47 ^ clkbuf_leaf_78_clk_regs/A (CLKBUF_X3)
     8   12.94    0.01    0.05    2.52 ^ clkbuf_leaf_78_clk_regs/Z (CLKBUF_X3)
                                         clknet_leaf_78_clk_regs (net)
                  0.01    0.00    2.52 ^ swerv.dec.instbuff.genblk4_bp2ff.genblock_dff.dout[49]$_DFF_PN0_/CK (DFFR_X2)
                          0.00    2.52   clock reconvergence pessimism
                         -0.04    2.48   library setup time
                                  2.48   data required time
-----------------------------------------------------------------------------
                                  2.48   data required time
                                 -2.61   data arrival time
-----------------------------------------------------------------------------
                                 -0.13   slack (VIOLATED)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_097477_/ZN                            28.99   29.14   -0.15 (VIOLATED)


==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
0.07487265020608902

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3771

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
-0.14821381866931915

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
28.991697311401367

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0051

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 1

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 963

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: swerv.dbg.dmcontrol_dmactive_ff.dffs.dout$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: swerv.dbg.dmcommand_reg.genblock_dff.dout[23]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ wire1/Z (BUF_X8)
   0.06    0.10 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
   0.06    0.16 ^ clkbuf_0_clk_regs/Z (CLKBUF_X3)
   0.06    0.22 ^ clkbuf_1_0_0_clk_regs/Z (CLKBUF_X3)
   0.06    0.28 ^ clkbuf_2_0_0_clk_regs/Z (CLKBUF_X3)
   0.06    0.34 ^ clkbuf_3_0_0_clk_regs/Z (CLKBUF_X3)
   0.06    0.40 ^ clkbuf_4_0_0_clk_regs/Z (CLKBUF_X3)
   0.08    0.48 ^ clkbuf_7_3_0_clk_regs/Z (CLKBUF_X3)
   0.06    0.54 ^ clkbuf_leaf_1497_clk_regs/Z (CLKBUF_X3)
   0.00    0.54 ^ swerv.dbg.dmcontrol_dmactive_ff.dffs.dout$_DFFE_PN0P_/CK (DFFR_X2)
   0.14    0.68 ^ swerv.dbg.dmcontrol_dmactive_ff.dffs.dout$_DFFE_PN0P_/Q (DFFR_X2)
   0.01    0.69 v _121760_/ZN (OAI21_X4)
   0.03    0.72 v hold263/Z (CLKBUF_X1)
   0.07    0.79 v hold257/Z (CLKBUF_X3)
   0.02    0.81 ^ _121761_/ZN (INV_X32)
   0.06    0.86 ^ hold258/Z (CLKBUF_X3)
   0.06    0.92 ^ load_slew4/Z (BUF_X4)
   0.08    1.01 ^ load_slew3/Z (BUF_X4)
   0.08    1.08 ^ place30279/Z (BUF_X2)
   0.06    1.14 ^ place30280/Z (BUF_X4)
   0.08    1.23 ^ place30281/Z (BUF_X2)
   0.00    1.23 ^ swerv.dbg.dmcommand_reg.genblock_dff.dout[23]$_DFF_PN0_/RN (DFFR_X1)
           1.23   data arrival time

   2.00    2.00   clock core_clock (rise edge)
   0.00    2.00   clock source latency
   0.00    2.00 ^ clk (in)
   0.04    2.04 ^ wire1/Z (BUF_X8)
   0.06    2.10 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
   0.06    2.16 ^ clkbuf_0_clk_regs/Z (CLKBUF_X3)
   0.06    2.22 ^ clkbuf_1_0_0_clk_regs/Z (CLKBUF_X3)
   0.06    2.28 ^ clkbuf_2_0_0_clk_regs/Z (CLKBUF_X3)
   0.06    2.34 ^ clkbuf_3_1_0_clk_regs/Z (CLKBUF_X3)
   0.07    2.41 ^ clkbuf_4_2_0_clk_regs/Z (CLKBUF_X3)
   0.07    2.48 ^ clkbuf_7_17_0_clk_regs/Z (CLKBUF_X3)
   0.05    2.53 ^ clkbuf_leaf_1427_clk_regs/Z (CLKBUF_X3)
   0.00    2.53 ^ swerv.dbg.dmcommand_reg.genblock_dff.dout[23]$_DFF_PN0_/CK (DFFR_X1)
   0.00    2.53   clock reconvergence pessimism
   0.05    2.58   library recovery time
           2.58   data required time
---------------------------------------------------------
           2.58   data required time
          -1.23   data arrival time
---------------------------------------------------------
           1.35   slack (MET)


Startpoint: swerv.lsu.lsu_lsc_ctl.addr_in_pic_dc3ff.dout$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: swerv.dec.instbuff.genblk4_bp2ff.genblock_dff.dout[49]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ wire1/Z (BUF_X8)
   0.06    0.10 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
   0.06    0.16 ^ clkbuf_0_clk_regs/Z (CLKBUF_X3)
   0.06    0.22 ^ clkbuf_1_1_0_clk_regs/Z (CLKBUF_X3)
   0.06    0.28 ^ clkbuf_2_3_0_clk_regs/Z (CLKBUF_X3)
   0.06    0.34 ^ clkbuf_3_6_0_clk_regs/Z (CLKBUF_X3)
   0.06    0.40 ^ clkbuf_4_12_0_clk_regs/Z (CLKBUF_X3)
   0.07    0.47 ^ clkbuf_7_99_0_clk_regs/Z (CLKBUF_X3)
   0.05    0.52 ^ clkbuf_leaf_444_clk_regs/Z (CLKBUF_X3)
   0.00    0.52 ^ swerv.lsu.lsu_lsc_ctl.addr_in_pic_dc3ff.dout$_DFF_PN0_/CK (DFFR_X2)
   0.11    0.63 v swerv.lsu.lsu_lsc_ctl.addr_in_pic_dc3ff.dout$_DFF_PN0_/Q (DFFR_X2)
   0.03    0.66 v place31486/Z (BUF_X4)
   0.01    0.68 ^ _085577_/ZN (NAND2_X4)
   0.02    0.69 v _085578_/ZN (OAI21_X2)
   0.06    0.76 v _085579_/Z (MUX2_X1)
   0.06    0.82 v _085581_/Z (MUX2_X1)
   0.06    0.88 v _085582_/Z (MUX2_X2)
   0.03    0.91 ^ _085585_/ZN (AOI21_X4)
   0.04    0.95 ^ _085589_/Z (MUX2_X2)
   0.04    0.99 ^ _164814_/CO (HA_X1)
   0.01    1.00 v _110296_/ZN (INV_X2)
   0.08    1.09 v _163712_/CO (FA_X1)
   0.06    1.14 v _089682_/Z (XOR2_X2)
   0.02    1.16 ^ _089752_/ZN (INV_X2)
   0.04    1.21 ^ _089961_/ZN (XNOR2_X2)
   0.01    1.22 v _110131_/ZN (INV_X2)
   0.06    1.28 v _110132_/ZN (OR3_X4)
   0.12    1.40 ^ _162482_/S (FA_X1)
   0.01    1.41 v _111219_/ZN (INV_X2)
   0.10    1.50 v _162485_/S (FA_X1)
   0.13    1.63 ^ _162488_/S (FA_X1)
   0.09    1.72 v _162489_/S (FA_X1)
   0.04    1.76 v _163911_/CO (HA_X1)
   0.08    1.84 v _162490_/CO (FA_X1)
   0.06    1.90 v _090878_/Z (XOR2_X1)
   0.02    1.93 ^ _090879_/ZN (NAND3_X2)
   0.02    1.95 v _090885_/ZN (NAND2_X4)
   0.09    2.04 v _092226_/ZN (OR3_X4)
   0.02    2.07 ^ _092227_/ZN (NAND3_X4)
   0.02    2.09 v _092294_/ZN (NAND3_X4)
   0.06    2.14 v _092437_/ZN (OR3_X4)
   0.05    2.20 ^ _092438_/ZN (NOR4_X4)
   0.03    2.23 ^ place25909/Z (BUF_X2)
   0.04    2.27 v _129517_/ZN (NAND4_X4)
   0.07    2.35 ^ _129518_/ZN (NOR3_X4)
   0.04    2.38 ^ _129595_/ZN (OR3_X4)
   0.03    2.41 ^ place25809/Z (BUF_X8)
   0.04    2.45 v _131076_/ZN (NAND4_X4)
   0.04    2.49 v rebuffer113/Z (BUF_X8)
   0.03    2.52 v rebuffer22/Z (BUF_X8)
   0.03    2.55 v place25710/Z (BUF_X16)
   0.03    2.57 v place25711/Z (BUF_X4)
   0.04    2.61 ^ _131202_/ZN (OAI221_X2)
   0.00    2.61 ^ swerv.dec.instbuff.genblk4_bp2ff.genblock_dff.dout[49]$_DFF_PN0_/D (DFFR_X2)
           2.61   data arrival time

   2.00    2.00   clock core_clock (rise edge)
   0.00    2.00   clock source latency
   0.00    2.00 ^ clk (in)
   0.04    2.04 ^ wire1/Z (BUF_X8)
   0.06    2.10 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
   0.06    2.16 ^ clkbuf_0_clk_regs/Z (CLKBUF_X3)
   0.06    2.22 ^ clkbuf_1_0_0_clk_regs/Z (CLKBUF_X3)
   0.05    2.27 ^ clkbuf_2_1_0_clk_regs/Z (CLKBUF_X3)
   0.06    2.33 ^ clkbuf_3_3_0_clk_regs/Z (CLKBUF_X3)
   0.07    2.40 ^ clkbuf_4_6_0_clk_regs/Z (CLKBUF_X3)
   0.07    2.47 ^ clkbuf_7_48_0_clk_regs/Z (CLKBUF_X3)
   0.05    2.52 ^ clkbuf_leaf_78_clk_regs/Z (CLKBUF_X3)
   0.00    2.52 ^ swerv.dec.instbuff.genblk4_bp2ff.genblock_dff.dout[49]$_DFF_PN0_/CK (DFFR_X2)
   0.00    2.52   clock reconvergence pessimism
  -0.04    2.48   library setup time
           2.48   data required time
---------------------------------------------------------
           2.48   data required time
          -2.61   data arrival time
---------------------------------------------------------
          -0.13   slack (VIOLATED)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: swerv.dbg.dmcontrolff.dffs.dout[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: swerv.dec.decode.i1e4pcff.genblock_dff.dout[18]$_DFF_PN0_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ wire1/Z (BUF_X8)
   0.06    0.10 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
   0.06    0.16 ^ clkbuf_0_clk_regs/Z (CLKBUF_X3)
   0.06    0.22 ^ clkbuf_1_0_0_clk_regs/Z (CLKBUF_X3)
   0.06    0.28 ^ clkbuf_2_0_0_clk_regs/Z (CLKBUF_X3)
   0.06    0.34 ^ clkbuf_3_0_0_clk_regs/Z (CLKBUF_X3)
   0.06    0.40 ^ clkbuf_4_0_0_clk_regs/Z (CLKBUF_X3)
   0.08    0.48 ^ clkbuf_7_3_0_clk_regs/Z (CLKBUF_X3)
   0.06    0.53 ^ clkbuf_leaf_1498_clk_regs/Z (CLKBUF_X3)
   0.00    0.53 ^ swerv.dbg.dmcontrolff.dffs.dout[0]$_DFFE_PN0P_/CK (DFFR_X2)
   0.11    0.64 v swerv.dbg.dmcontrolff.dffs.dout[0]$_DFFE_PN0P_/Q (DFFR_X2)
   0.08    0.72 ^ _121095_/ZN (AOI21_X4)
   0.05    0.77 ^ place30766/Z (BUF_X4)
   0.00    0.78 ^ swerv.dec.decode.i1e4pcff.genblock_dff.dout[18]$_DFF_PN0_/RN (DFFR_X2)
           0.78   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ wire1/Z (BUF_X8)
   0.06    0.10 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
   0.06    0.16 ^ clkbuf_0_clk_regs/Z (CLKBUF_X3)
   0.06    0.22 ^ clkbuf_1_0_0_clk_regs/Z (CLKBUF_X3)
   0.06    0.28 ^ clkbuf_2_0_0_clk_regs/Z (CLKBUF_X3)
   0.06    0.34 ^ clkbuf_3_0_0_clk_regs/Z (CLKBUF_X3)
   0.06    0.40 ^ clkbuf_4_0_0_clk_regs/Z (CLKBUF_X3)
   0.07    0.47 ^ clkbuf_7_4_0_clk_regs/Z (CLKBUF_X3)
   0.05    0.53 ^ clkbuf_leaf_1448_clk_regs/Z (CLKBUF_X3)
   0.00    0.53 ^ swerv.dec.decode.i1e4pcff.genblock_dff.dout[18]$_DFF_PN0_/CK (DFFR_X2)
   0.00    0.53   clock reconvergence pessimism
   0.20    0.73   library removal time
           0.73   data required time
---------------------------------------------------------
           0.73   data required time
          -0.78   data arrival time
---------------------------------------------------------
           0.05   slack (MET)


Startpoint: swerv.dec.tlu.lsu_error_dc4ff.dout[18]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: swerv.dec.tlu.lsu_error_wbff.dout[20]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ wire1/Z (BUF_X8)
   0.06    0.10 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
   0.06    0.16 ^ clkbuf_0_clk_regs/Z (CLKBUF_X3)
   0.06    0.22 ^ clkbuf_1_1_0_clk_regs/Z (CLKBUF_X3)
   0.06    0.28 ^ clkbuf_2_3_0_clk_regs/Z (CLKBUF_X3)
   0.06    0.34 ^ clkbuf_3_6_0_clk_regs/Z (CLKBUF_X3)
   0.06    0.40 ^ clkbuf_4_12_0_clk_regs/Z (CLKBUF_X3)
   0.07    0.47 ^ clkbuf_7_101_0_clk_regs/Z (CLKBUF_X3)
   0.00    0.47 ^ swerv.dec.tlu.lsu_error_dc4ff.dout[18]$_DFF_PN0_/CK (DFFR_X2)
   0.11    0.58 v swerv.dec.tlu.lsu_error_dc4ff.dout[18]$_DFF_PN0_/Q (DFFR_X2)
   0.00    0.58 v swerv.dec.tlu.lsu_error_wbff.dout[20]$_DFF_PN0_/D (DFFR_X2)
           0.58   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ wire1/Z (BUF_X8)
   0.06    0.10 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
   0.06    0.16 ^ clkbuf_0_clk_regs/Z (CLKBUF_X3)
   0.06    0.22 ^ clkbuf_1_1_0_clk_regs/Z (CLKBUF_X3)
   0.06    0.28 ^ clkbuf_2_3_0_clk_regs/Z (CLKBUF_X3)
   0.06    0.34 ^ clkbuf_3_7_0_clk_regs/Z (CLKBUF_X3)
   0.08    0.42 ^ clkbuf_4_15_0_clk_regs/Z (CLKBUF_X3)
   0.08    0.49 ^ clkbuf_7_127_0_clk_regs/Z (CLKBUF_X3)
   0.05    0.54 ^ clkbuf_leaf_384_clk_regs/Z (CLKBUF_X3)
   0.00    0.54 ^ swerv.dec.tlu.lsu_error_wbff.dout[20]$_DFF_PN0_/CK (DFFR_X2)
   0.00    0.54   clock reconvergence pessimism
   0.00    0.55   library hold time
           0.55   data required time
---------------------------------------------------------
           0.55   data required time
          -0.58   data arrival time
---------------------------------------------------------
           0.03   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.5297

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.5359

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
2.6138

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
-0.1324

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
-5.065422

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.79e-02   7.19e-03   1.14e-03   5.63e-02  17.7%
Combinational          3.10e-02   4.62e-02   3.35e-03   8.06e-02  25.3%
Clock                  1.55e-02   1.92e-02   1.42e-04   3.48e-02  10.9%
Macro                  1.26e-01   0.00e+00   2.07e-02   1.46e-01  46.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.20e-01   7.26e-02   2.54e-02   3.18e-01 100.0%
                          69.2%      22.8%       8.0%
