
#ifndef PORT_CFG_DER_INTERNAL_DEFAULTS_H
#define PORT_CFG_DER_INTERNAL_DEFAULTS_H

/** \brief AUTOSAR Port Port Driver
 **
 ** This file contains private derivate specific settings for the port
 ** configuration structure.
 **
 ** This file contains the derivate specific default configuration for all
 ** CPU pins. If the pin is not in the ecu configuration this settings are
 ** used. User configuration comes from generated file Port_Cfg_Der_Internal_User.h.
 **
 ** This file is static for one derivate/subderivate.
 **
 ** Do not edit this file manually.
 ** Any change might compromise the safety integrity level of
 ** the software partition it is contained in.
 **
 ** Product: SW-MCAL40-DRV
 **
 ** (c) 2014-2017, Cypress Semiconductor Corporation. All rights reserved.
 **
 ** Warranty and Disclaimer
 **
 ** This software product is property of Cypress Semiconductor Corporation or
 ** its subsidiaries.
 ** Any use and/or distribution rights for this software product are provided
 ** only under the Cypress Software License Agreement.
 ** Any use and/or distribution of this software product not in accordance with
 ** the terms of the Cypress Software License Agreement are unauthorized and
 ** shall constitute an infringement of Cypress intellectual property rights.
*/
/*==================[inclusions]=============================================*/
#include <Port_Cfg_Der_Internal_User.h> /* include user specific config settings */

/*==================[macros]=================================================*/
/*==================[architecture specific part]=============================*/
/************ configuration for X pin (not available pin in port)*************/
#define PORT_PIN_X_CFG_PORT_0    0U         /* PortPinInitialMode */
#define PORT_PIN_X_CFG_PORT_1    0U         /* PortPinOutputDrive (ODR) */
#define PORT_PIN_X_CFG_PORT_2    0U         /* PortPinPullUpDownEnable (PUE/PDE) */
#define PORT_PIN_X_CFG_PORT_3    0U         /* PortPinInputLevel (PIL) */
#define PORT_PIN_X_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE     /* PortPinInputEnable (PIE) */
#define PORT_PIN_X_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE     /* PortPinNoiseFilterEnable (NFE) */

#define PORT_PIN_X_CFG_GPIO_0    PORT_PIN_IN /* PortPinDirection (DDR) */
#define PORT_PIN_X_CFG_GPIO_1    PORT_PIN_LEVEL_LOW /* PortPinLevelValue (PODR) */
#define PORT_PIN_X_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE  /* PortPinDigitalInputFlag */

#define PORT_PIN_X_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE   /* PortPinDirectionChangeable */
#define PORT_PIN_X_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE   /* PortPinModeChangeable */
#define PORT_PIN_X_CFG_ADD_2     PORT_PIN_MODE_NOT_GPIO   /* PortPinGpioFlag */

/*==================[derivate specific part]=================================*/
/************ Number of ports / resources in this derivate *******************/
#define PORT_PIN_NUMBER_OF_PORTS       7U    /* Number of Ports */
#define PORT_NUMBER_OF_RESOURCEINPUTS_16BIT  273U    /* Number of Resource for 16bit access */
#define PORT_NUMBER_OF_RESOURCEINPUTS_32BIT  0U    /* Number of Resource for 32bit access */


/************ Bit of enable port pin every port *****************************/
#define PORT_CFG_DERIVATE_USE_PORT_0     0xdc0fffffU
#define PORT_CFG_DERIVATE_USE_PORT_1     0x000003ffU
#define PORT_CFG_DERIVATE_USE_PORT_2     0xff4b0000U
#define PORT_CFG_DERIVATE_USE_PORT_3     0xffffffffU
#define PORT_CFG_DERIVATE_USE_PORT_4     0xfe001fffU
#define PORT_CFG_DERIVATE_USE_PORT_5     0xf87fffffU
#define PORT_CFG_DERIVATE_USE_PORT_6     0x00000001U

/************ default pin settings used for not configured pins **************/
#define PORT_INCLUDE_DEFAULT_CFG    1

/*
PORT_PIN_CFG[*]_[P***]_CFG_PORT_0 define PortPinInitialMode.
PORT_PIN_CFG[*]_[P***]_CFG_PORT_1 define PortPinOutputDrive (ODR).
PORT_PIN_CFG[*]_[P***]_CFG_PORT_2 define PortPinPullUpDownEnable (PUE/PDE).
PORT_PIN_CFG[*]_[P***]_CFG_PORT_3 define PortPinInputLevel (PIL).
PORT_PIN_CFG[*]_[P***]_CFG_PORT_4 define PortPinInputEnable (PIE).
PORT_PIN_CFG[*]_[P***]_CFG_PORT_5 define PortPinNoiseFilterEnable (NFE).
PORT_PIN_CFG[*]_[P***]_CFG_GPIO_0 define PortPinDirection (DDR).
PORT_PIN_CFG[*]_[P***]_CFG_GPIO_1 define PortPinLevelValue (PODR).
PORT_PIN_CFG[*]_[P***]_CFG_GPIO_2 define PortPinDigitalInputEnable.
PORT_PIN_CFG[*]_[P***]_CFG_ADD_0  define PortPinDirectionChangeable.
PORT_PIN_CFG[*]_[P***]_CFG_ADD_1  define PortPinModeChangeable.
PORT_PIN_CFG[*]_[P***]_CFG_ADD_2  define PortPinGpioFlag.
*/


#ifndef PORT_PIN_CFG0_P000_CFG_PORT_0
#define PORT_PIN_CFG0_P000_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P000_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P000_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P000_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P000_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P000_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P000_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P000_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P000_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P000_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P000_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P000_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P000
#error "PORT_PIN_P000 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P001_CFG_PORT_0
#define PORT_PIN_CFG0_P001_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P001_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P001_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P001_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P001_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P001_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P001_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P001_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P001_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P001_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P001_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P001_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P001
#error "PORT_PIN_P001 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P002_CFG_PORT_0
#define PORT_PIN_CFG0_P002_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P002_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P002_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P002_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P002_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P002_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P002_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P002_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P002_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P002_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P002_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P002_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P002
#error "PORT_PIN_P002 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P003_CFG_PORT_0
#define PORT_PIN_CFG0_P003_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P003_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P003_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P003_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P003_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P003_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P003_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P003_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P003_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P003_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P003_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P003_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P003
#error "PORT_PIN_P003 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P004_CFG_PORT_0
#define PORT_PIN_CFG0_P004_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P004_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P004_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P004_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P004_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P004_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P004_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P004_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P004_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P004_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P004_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P004_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P004
#error "PORT_PIN_P004 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P005_CFG_PORT_0
#define PORT_PIN_CFG0_P005_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P005_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P005_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P005_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P005_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P005_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P005_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P005_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P005_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P005_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P005_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P005_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P005
#error "PORT_PIN_P005 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P006_CFG_PORT_0
#define PORT_PIN_CFG0_P006_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P006_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P006_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P006_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P006_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P006_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P006_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P006_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P006_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P006_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P006_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P006_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P006
#error "PORT_PIN_P006 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P007_CFG_PORT_0
#define PORT_PIN_CFG0_P007_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P007_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P007_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P007_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P007_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P007_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P007_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P007_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P007_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P007_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P007_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P007_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P007
#error "PORT_PIN_P007 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P008_CFG_PORT_0
#define PORT_PIN_CFG0_P008_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P008_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P008_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P008_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P008_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P008_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P008_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P008_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P008_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P008_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P008_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P008_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P008
#error "PORT_PIN_P008 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P009_CFG_PORT_0
#define PORT_PIN_CFG0_P009_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P009_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P009_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P009_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P009_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P009_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P009_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P009_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P009_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P009_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P009_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P009_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P009
#error "PORT_PIN_P009 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P010_CFG_PORT_0
#define PORT_PIN_CFG0_P010_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P010_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P010_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P010_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P010_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P010_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P010_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P010_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P010_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P010_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P010_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P010_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P010
#error "PORT_PIN_P010 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P011_CFG_PORT_0
#define PORT_PIN_CFG0_P011_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P011_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P011_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P011_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P011_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P011_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P011_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P011_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P011_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P011_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P011_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P011_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P011
#error "PORT_PIN_P011 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P012_CFG_PORT_0
#define PORT_PIN_CFG0_P012_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P012_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P012_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P012_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P012_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P012_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P012_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P012_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P012_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P012_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P012_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P012_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P012
#error "PORT_PIN_P012 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P013_CFG_PORT_0
#define PORT_PIN_CFG0_P013_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P013_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P013_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P013_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P013_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P013_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P013_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P013_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P013_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P013_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P013_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P013_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P013
#error "PORT_PIN_P013 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P014_CFG_PORT_0
#define PORT_PIN_CFG0_P014_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P014_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P014_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P014_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P014_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P014_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P014_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P014_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P014_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P014_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P014_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P014_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P014
#error "PORT_PIN_P014 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P015_CFG_PORT_0
#define PORT_PIN_CFG0_P015_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P015_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P015_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P015_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P015_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P015_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P015_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P015_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P015_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P015_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P015_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P015_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P015
#error "PORT_PIN_P015 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P016_CFG_PORT_0
#define PORT_PIN_CFG0_P016_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P016_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P016_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P016_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P016_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P016_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P016_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P016_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P016_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P016_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P016_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P016_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P016
#error "PORT_PIN_P016 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P017_CFG_PORT_0
#define PORT_PIN_CFG0_P017_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P017_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P017_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P017_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P017_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P017_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P017_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P017_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P017_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P017_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P017_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P017_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P017
#error "PORT_PIN_P017 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P018_CFG_PORT_0
#define PORT_PIN_CFG0_P018_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P018_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P018_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P018_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P018_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P018_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P018_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P018_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P018_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P018_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P018_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P018_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P018
#error "PORT_PIN_P018 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P019_CFG_PORT_0
#define PORT_PIN_CFG0_P019_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P019_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P019_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P019_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P019_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P019_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P019_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P019_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P019_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P019_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P019_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P019_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P019
#error "PORT_PIN_P019 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P026_CFG_PORT_0
#define PORT_PIN_CFG0_P026_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P026_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P026_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P026_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P026_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P026_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P026_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P026_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P026_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P026_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P026_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P026_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P026
#error "PORT_PIN_P026 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P027_CFG_PORT_0
#define PORT_PIN_CFG0_P027_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P027_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P027_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P027_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P027_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P027_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P027_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P027_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P027_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P027_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P027_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P027_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P027
#error "PORT_PIN_P027 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P028_CFG_PORT_0
#define PORT_PIN_CFG0_P028_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P028_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P028_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P028_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P028_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P028_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P028_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P028_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P028_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P028_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P028_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P028_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P028
#error "PORT_PIN_P028 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P030_CFG_PORT_0
#define PORT_PIN_CFG0_P030_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P030_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P030_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P030_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P030_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P030_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P030_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P030_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P030_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P030_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P030_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P030_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P030
#error "PORT_PIN_P030 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P031_CFG_PORT_0
#define PORT_PIN_CFG0_P031_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P031_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P031_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P031_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P031_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P031_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P031_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P031_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P031_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P031_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P031_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P031_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P031
#error "PORT_PIN_P031 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P100_CFG_PORT_0
#define PORT_PIN_CFG0_P100_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P100_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P100_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P100_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P100_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P100_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P100_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P100_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P100_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P100_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P100_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P100_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P100
#error "PORT_PIN_P100 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P101_CFG_PORT_0
#define PORT_PIN_CFG0_P101_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P101_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P101_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P101_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P101_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P101_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P101_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P101_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P101_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P101_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P101_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P101_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P101
#error "PORT_PIN_P101 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P102_CFG_PORT_0
#define PORT_PIN_CFG0_P102_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P102_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P102_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P102_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P102_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P102_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P102_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P102_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P102_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P102_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P102_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P102_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P102
#error "PORT_PIN_P102 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P103_CFG_PORT_0
#define PORT_PIN_CFG0_P103_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P103_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P103_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P103_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P103_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P103_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P103_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P103_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P103_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P103_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P103_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P103_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P103
#error "PORT_PIN_P103 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P104_CFG_PORT_0
#define PORT_PIN_CFG0_P104_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P104_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P104_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P104_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P104_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P104_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P104_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P104_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P104_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P104_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P104_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P104_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P104
#error "PORT_PIN_P104 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P105_CFG_PORT_0
#define PORT_PIN_CFG0_P105_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P105_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P105_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P105_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P105_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P105_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P105_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P105_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P105_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P105_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P105_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P105_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P105
#error "PORT_PIN_P105 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P106_CFG_PORT_0
#define PORT_PIN_CFG0_P106_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P106_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P106_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P106_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P106_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P106_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P106_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P106_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P106_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P106_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P106_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P106_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P106
#error "PORT_PIN_P106 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P107_CFG_PORT_0
#define PORT_PIN_CFG0_P107_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P107_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P107_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P107_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P107_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P107_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P107_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P107_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P107_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P107_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P107_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P107_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P107
#error "PORT_PIN_P107 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P108_CFG_PORT_0
#define PORT_PIN_CFG0_P108_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P108_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P108_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P108_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P108_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P108_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P108_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P108_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P108_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P108_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P108_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P108_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P108
#error "PORT_PIN_P108 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P109_CFG_PORT_0
#define PORT_PIN_CFG0_P109_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P109_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P109_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P109_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P109_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P109_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P109_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P109_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P109_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P109_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P109_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P109_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P109
#error "PORT_PIN_P109 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P216_CFG_PORT_0
#define PORT_PIN_CFG0_P216_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P216_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P216_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P216_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P216_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P216_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P216_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P216_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P216_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P216_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P216_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P216_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P216
#error "PORT_PIN_P216 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P217_CFG_PORT_0
#define PORT_PIN_CFG0_P217_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P217_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P217_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P217_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P217_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P217_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P217_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P217_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P217_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P217_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P217_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P217_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P217
#error "PORT_PIN_P217 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P219_CFG_PORT_0
#define PORT_PIN_CFG0_P219_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P219_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P219_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P219_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P219_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P219_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P219_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P219_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P219_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P219_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P219_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P219_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P219
#error "PORT_PIN_P219 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P222_CFG_PORT_0
#define PORT_PIN_CFG0_P222_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P222_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P222_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P222_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P222_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P222_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P222_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P222_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P222_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P222_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P222_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P222_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P222
#error "PORT_PIN_P222 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P224_CFG_PORT_0
#define PORT_PIN_CFG0_P224_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P224_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P224_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P224_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P224_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P224_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P224_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P224_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P224_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P224_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P224_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P224_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P224
#error "PORT_PIN_P224 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P225_CFG_PORT_0
#define PORT_PIN_CFG0_P225_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P225_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P225_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P225_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P225_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P225_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P225_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P225_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P225_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P225_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P225_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P225_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P225
#error "PORT_PIN_P225 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P226_CFG_PORT_0
#define PORT_PIN_CFG0_P226_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P226_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P226_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P226_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P226_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P226_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P226_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P226_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P226_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P226_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P226_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P226_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P226
#error "PORT_PIN_P226 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P227_CFG_PORT_0
#define PORT_PIN_CFG0_P227_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P227_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P227_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P227_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P227_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P227_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P227_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P227_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P227_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P227_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P227_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P227_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P227
#error "PORT_PIN_P227 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P228_CFG_PORT_0
#define PORT_PIN_CFG0_P228_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P228_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P228_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P228_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P228_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P228_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P228_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P228_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P228_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P228_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P228_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P228_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P228
#error "PORT_PIN_P228 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P229_CFG_PORT_0
#define PORT_PIN_CFG0_P229_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P229_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P229_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P229_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P229_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P229_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P229_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P229_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P229_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P229_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P229_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P229_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P229
#error "PORT_PIN_P229 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P230_CFG_PORT_0
#define PORT_PIN_CFG0_P230_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P230_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P230_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P230_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P230_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P230_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P230_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P230_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P230_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P230_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P230_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P230_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P230
#error "PORT_PIN_P230 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P231_CFG_PORT_0
#define PORT_PIN_CFG0_P231_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P231_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P231_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P231_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P231_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P231_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P231_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P231_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P231_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P231_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P231_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P231_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P231
#error "PORT_PIN_P231 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P300_CFG_PORT_0
#define PORT_PIN_CFG0_P300_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P300_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P300_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P300_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P300_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P300_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P300_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P300_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P300_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P300_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P300_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P300_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P300
#error "PORT_PIN_P300 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P301_CFG_PORT_0
#define PORT_PIN_CFG0_P301_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P301_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P301_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P301_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P301_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P301_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P301_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P301_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P301_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P301_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P301_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P301_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P301
#error "PORT_PIN_P301 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P302_CFG_PORT_0
#define PORT_PIN_CFG0_P302_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P302_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P302_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P302_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P302_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P302_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P302_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P302_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P302_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P302_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P302_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P302_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P302
#error "PORT_PIN_P302 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P303_CFG_PORT_0
#define PORT_PIN_CFG0_P303_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P303_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P303_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P303_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P303_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P303_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P303_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P303_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P303_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P303_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P303_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P303_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P303
#error "PORT_PIN_P303 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P304_CFG_PORT_0
#define PORT_PIN_CFG0_P304_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P304_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P304_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P304_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P304_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P304_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P304_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P304_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P304_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P304_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P304_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P304_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P304
#error "PORT_PIN_P304 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P305_CFG_PORT_0
#define PORT_PIN_CFG0_P305_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P305_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P305_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P305_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P305_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P305_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P305_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P305_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P305_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P305_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P305_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P305_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P305
#error "PORT_PIN_P305 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P306_CFG_PORT_0
#define PORT_PIN_CFG0_P306_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P306_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P306_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P306_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P306_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P306_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P306_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P306_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P306_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P306_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P306_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P306_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P306
#error "PORT_PIN_P306 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P307_CFG_PORT_0
#define PORT_PIN_CFG0_P307_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P307_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P307_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P307_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P307_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P307_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P307_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P307_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P307_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P307_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P307_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P307_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P307
#error "PORT_PIN_P307 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P308_CFG_PORT_0
#define PORT_PIN_CFG0_P308_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P308_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P308_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P308_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P308_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P308_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P308_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P308_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P308_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P308_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P308_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P308_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P308
#error "PORT_PIN_P308 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P309_CFG_PORT_0
#define PORT_PIN_CFG0_P309_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P309_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P309_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P309_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P309_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P309_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P309_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P309_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P309_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P309_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P309_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P309_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P309
#error "PORT_PIN_P309 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P310_CFG_PORT_0
#define PORT_PIN_CFG0_P310_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P310_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P310_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P310_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P310_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P310_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P310_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P310_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P310_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P310_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P310_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P310_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P310
#error "PORT_PIN_P310 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P311_CFG_PORT_0
#define PORT_PIN_CFG0_P311_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P311_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P311_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P311_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P311_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P311_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P311_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P311_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P311_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P311_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P311_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P311_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P311
#error "PORT_PIN_P311 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P312_CFG_PORT_0
#define PORT_PIN_CFG0_P312_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P312_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P312_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P312_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P312_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P312_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P312_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P312_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P312_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P312_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P312_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P312_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P312
#error "PORT_PIN_P312 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P313_CFG_PORT_0
#define PORT_PIN_CFG0_P313_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P313_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P313_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P313_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P313_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P313_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P313_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P313_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P313_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P313_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P313_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P313_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P313
#error "PORT_PIN_P313 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P314_CFG_PORT_0
#define PORT_PIN_CFG0_P314_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P314_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P314_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P314_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P314_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P314_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P314_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P314_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P314_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P314_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P314_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P314_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P314
#error "PORT_PIN_P314 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P315_CFG_PORT_0
#define PORT_PIN_CFG0_P315_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P315_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P315_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P315_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P315_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P315_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P315_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P315_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P315_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P315_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P315_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P315_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P315
#error "PORT_PIN_P315 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P316_CFG_PORT_0
#define PORT_PIN_CFG0_P316_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P316_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P316_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P316_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P316_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P316_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P316_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P316_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P316_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P316_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P316_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P316_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P316
#error "PORT_PIN_P316 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P317_CFG_PORT_0
#define PORT_PIN_CFG0_P317_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P317_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P317_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P317_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P317_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P317_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P317_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P317_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P317_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P317_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P317_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P317_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P317
#error "PORT_PIN_P317 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P318_CFG_PORT_0
#define PORT_PIN_CFG0_P318_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P318_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P318_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P318_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P318_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P318_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P318_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P318_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P318_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P318_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P318_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P318_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P318
#error "PORT_PIN_P318 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P319_CFG_PORT_0
#define PORT_PIN_CFG0_P319_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P319_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P319_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P319_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P319_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P319_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P319_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P319_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P319_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P319_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P319_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P319_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P319
#error "PORT_PIN_P319 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P320_CFG_PORT_0
#define PORT_PIN_CFG0_P320_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P320_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P320_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P320_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P320_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P320_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P320_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P320_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P320_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P320_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P320_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P320_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P320
#error "PORT_PIN_P320 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P321_CFG_PORT_0
#define PORT_PIN_CFG0_P321_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P321_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P321_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P321_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P321_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P321_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P321_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P321_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P321_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P321_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P321_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P321_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P321
#error "PORT_PIN_P321 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P322_CFG_PORT_0
#define PORT_PIN_CFG0_P322_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P322_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P322_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P322_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P322_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P322_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P322_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P322_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P322_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P322_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P322_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P322_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P322
#error "PORT_PIN_P322 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P323_CFG_PORT_0
#define PORT_PIN_CFG0_P323_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P323_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P323_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P323_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P323_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P323_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P323_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P323_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P323_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P323_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P323_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P323_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P323
#error "PORT_PIN_P323 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P324_CFG_PORT_0
#define PORT_PIN_CFG0_P324_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P324_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P324_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P324_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P324_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P324_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P324_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P324_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P324_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P324_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P324_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P324_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P324
#error "PORT_PIN_P324 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P325_CFG_PORT_0
#define PORT_PIN_CFG0_P325_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P325_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P325_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P325_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P325_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P325_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P325_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P325_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P325_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P325_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P325_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P325_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P325
#error "PORT_PIN_P325 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P326_CFG_PORT_0
#define PORT_PIN_CFG0_P326_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P326_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P326_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P326_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P326_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P326_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P326_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P326_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P326_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P326_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P326_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P326_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P326
#error "PORT_PIN_P326 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P327_CFG_PORT_0
#define PORT_PIN_CFG0_P327_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P327_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P327_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P327_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P327_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P327_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P327_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P327_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P327_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P327_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P327_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P327_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P327
#error "PORT_PIN_P327 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P328_CFG_PORT_0
#define PORT_PIN_CFG0_P328_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P328_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P328_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P328_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P328_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P328_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P328_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P328_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P328_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P328_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P328_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P328_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P328
#error "PORT_PIN_P328 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P329_CFG_PORT_0
#define PORT_PIN_CFG0_P329_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P329_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P329_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P329_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P329_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P329_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P329_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P329_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P329_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P329_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P329_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P329_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P329
#error "PORT_PIN_P329 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P330_CFG_PORT_0
#define PORT_PIN_CFG0_P330_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P330_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P330_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P330_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P330_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P330_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P330_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P330_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P330_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P330_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P330_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P330_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P330
#error "PORT_PIN_P330 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P331_CFG_PORT_0
#define PORT_PIN_CFG0_P331_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P331_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P331_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P331_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P331_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P331_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P331_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P331_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P331_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P331_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P331_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P331_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P331
#error "PORT_PIN_P331 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P400_CFG_PORT_0
#define PORT_PIN_CFG0_P400_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P400_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P400_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P400_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P400_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P400_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P400_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P400_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P400_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P400_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P400_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P400_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P400
#error "PORT_PIN_P400 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P401_CFG_PORT_0
#define PORT_PIN_CFG0_P401_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P401_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P401_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P401_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P401_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P401_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P401_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P401_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P401_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P401_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P401_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P401_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P401
#error "PORT_PIN_P401 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P402_CFG_PORT_0
#define PORT_PIN_CFG0_P402_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P402_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P402_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P402_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P402_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P402_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P402_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P402_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P402_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P402_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P402_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P402_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P402
#error "PORT_PIN_P402 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P403_CFG_PORT_0
#define PORT_PIN_CFG0_P403_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P403_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P403_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P403_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P403_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P403_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P403_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P403_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P403_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P403_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P403_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P403_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P403
#error "PORT_PIN_P403 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P404_CFG_PORT_0
#define PORT_PIN_CFG0_P404_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P404_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P404_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P404_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P404_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P404_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P404_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P404_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P404_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P404_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P404_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P404_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P404
#error "PORT_PIN_P404 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P405_CFG_PORT_0
#define PORT_PIN_CFG0_P405_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P405_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P405_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P405_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P405_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P405_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P405_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P405_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P405_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P405_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P405_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P405_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P405
#error "PORT_PIN_P405 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P406_CFG_PORT_0
#define PORT_PIN_CFG0_P406_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P406_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P406_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P406_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P406_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P406_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P406_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P406_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P406_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P406_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P406_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P406_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P406
#error "PORT_PIN_P406 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P407_CFG_PORT_0
#define PORT_PIN_CFG0_P407_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P407_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P407_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P407_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P407_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P407_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P407_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P407_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P407_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P407_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P407_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P407_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P407
#error "PORT_PIN_P407 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P408_CFG_PORT_0
#define PORT_PIN_CFG0_P408_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P408_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P408_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P408_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P408_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P408_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P408_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P408_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P408_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P408_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P408_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P408_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P408
#error "PORT_PIN_P408 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P409_CFG_PORT_0
#define PORT_PIN_CFG0_P409_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P409_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P409_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P409_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P409_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P409_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P409_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P409_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P409_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P409_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P409_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P409_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P409
#error "PORT_PIN_P409 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P410_CFG_PORT_0
#define PORT_PIN_CFG0_P410_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P410_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P410_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P410_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P410_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P410_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P410_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P410_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P410_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P410_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P410_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P410_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P410
#error "PORT_PIN_P410 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P411_CFG_PORT_0
#define PORT_PIN_CFG0_P411_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P411_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P411_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P411_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P411_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P411_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P411_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P411_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P411_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P411_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P411_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P411_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P411
#error "PORT_PIN_P411 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P412_CFG_PORT_0
#define PORT_PIN_CFG0_P412_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P412_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P412_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P412_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P412_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P412_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P412_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P412_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P412_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P412_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P412_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P412_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P412
#error "PORT_PIN_P412 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P425_CFG_PORT_0
#define PORT_PIN_CFG0_P425_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P425_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P425_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P425_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P425_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P425_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P425_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P425_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P425_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P425_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P425_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P425_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P425
#error "PORT_PIN_P425 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P426_CFG_PORT_0
#define PORT_PIN_CFG0_P426_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P426_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P426_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P426_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P426_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P426_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P426_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P426_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P426_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P426_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P426_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P426_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P426
#error "PORT_PIN_P426 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P427_CFG_PORT_0
#define PORT_PIN_CFG0_P427_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P427_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P427_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P427_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P427_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P427_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P427_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P427_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P427_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P427_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P427_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P427_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P427
#error "PORT_PIN_P427 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P428_CFG_PORT_0
#define PORT_PIN_CFG0_P428_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P428_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P428_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P428_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P428_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P428_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P428_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P428_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P428_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P428_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P428_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P428_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P428
#error "PORT_PIN_P428 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P429_CFG_PORT_0
#define PORT_PIN_CFG0_P429_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P429_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P429_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P429_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P429_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P429_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P429_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P429_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P429_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P429_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P429_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P429_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P429
#error "PORT_PIN_P429 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P430_CFG_PORT_0
#define PORT_PIN_CFG0_P430_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P430_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P430_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P430_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P430_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P430_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P430_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P430_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P430_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P430_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P430_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P430_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P430
#error "PORT_PIN_P430 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P431_CFG_PORT_0
#define PORT_PIN_CFG0_P431_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P431_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P431_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P431_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P431_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P431_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P431_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P431_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P431_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P431_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P431_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P431_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P431
#error "PORT_PIN_P431 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P500_CFG_PORT_0
#define PORT_PIN_CFG0_P500_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P500_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P500_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P500_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P500_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P500_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P500_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P500_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P500_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P500_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P500_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P500_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P500
#error "PORT_PIN_P500 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P501_CFG_PORT_0
#define PORT_PIN_CFG0_P501_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P501_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P501_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P501_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P501_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P501_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P501_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P501_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P501_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P501_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P501_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P501_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P501
#error "PORT_PIN_P501 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P502_CFG_PORT_0
#define PORT_PIN_CFG0_P502_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P502_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P502_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P502_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P502_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P502_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P502_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P502_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P502_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P502_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P502_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P502_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P502
#error "PORT_PIN_P502 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P503_CFG_PORT_0
#define PORT_PIN_CFG0_P503_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P503_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P503_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P503_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P503_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P503_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P503_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P503_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P503_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P503_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P503_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P503_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P503
#error "PORT_PIN_P503 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P504_CFG_PORT_0
#define PORT_PIN_CFG0_P504_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P504_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P504_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P504_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P504_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P504_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P504_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P504_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P504_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P504_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P504_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P504_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P504
#error "PORT_PIN_P504 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P505_CFG_PORT_0
#define PORT_PIN_CFG0_P505_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P505_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P505_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P505_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P505_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P505_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P505_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P505_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P505_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P505_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P505_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P505_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P505
#error "PORT_PIN_P505 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P506_CFG_PORT_0
#define PORT_PIN_CFG0_P506_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P506_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P506_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P506_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P506_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P506_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P506_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P506_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P506_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P506_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P506_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P506_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P506
#error "PORT_PIN_P506 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P507_CFG_PORT_0
#define PORT_PIN_CFG0_P507_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P507_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P507_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P507_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P507_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P507_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P507_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P507_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P507_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P507_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P507_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P507_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P507
#error "PORT_PIN_P507 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P508_CFG_PORT_0
#define PORT_PIN_CFG0_P508_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P508_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P508_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P508_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P508_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P508_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P508_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P508_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P508_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P508_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P508_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P508_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P508
#error "PORT_PIN_P508 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P509_CFG_PORT_0
#define PORT_PIN_CFG0_P509_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P509_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P509_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P509_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P509_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P509_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P509_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P509_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P509_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P509_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P509_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P509_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P509
#error "PORT_PIN_P509 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P510_CFG_PORT_0
#define PORT_PIN_CFG0_P510_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P510_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P510_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P510_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P510_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P510_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P510_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P510_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P510_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P510_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P510_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P510_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P510
#error "PORT_PIN_P510 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P511_CFG_PORT_0
#define PORT_PIN_CFG0_P511_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P511_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P511_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P511_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P511_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P511_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P511_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P511_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P511_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P511_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P511_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P511_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P511
#error "PORT_PIN_P511 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P512_CFG_PORT_0
#define PORT_PIN_CFG0_P512_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P512_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P512_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P512_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P512_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P512_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P512_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P512_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P512_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P512_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P512_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P512_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P512
#error "PORT_PIN_P512 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P513_CFG_PORT_0
#define PORT_PIN_CFG0_P513_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P513_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P513_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P513_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P513_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P513_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P513_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P513_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P513_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P513_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P513_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P513_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P513
#error "PORT_PIN_P513 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P514_CFG_PORT_0
#define PORT_PIN_CFG0_P514_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P514_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P514_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P514_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P514_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P514_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P514_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P514_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P514_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P514_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P514_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P514_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P514
#error "PORT_PIN_P514 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P515_CFG_PORT_0
#define PORT_PIN_CFG0_P515_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P515_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P515_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P515_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P515_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P515_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P515_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P515_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P515_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P515_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P515_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P515_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P515
#error "PORT_PIN_P515 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P516_CFG_PORT_0
#define PORT_PIN_CFG0_P516_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P516_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P516_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P516_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P516_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P516_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P516_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P516_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P516_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P516_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P516_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P516_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P516
#error "PORT_PIN_P516 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P517_CFG_PORT_0
#define PORT_PIN_CFG0_P517_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P517_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P517_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P517_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P517_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P517_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P517_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P517_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P517_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P517_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P517_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P517_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P517
#error "PORT_PIN_P517 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P518_CFG_PORT_0
#define PORT_PIN_CFG0_P518_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P518_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P518_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P518_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P518_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P518_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P518_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P518_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P518_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P518_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P518_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P518_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P518
#error "PORT_PIN_P518 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P519_CFG_PORT_0
#define PORT_PIN_CFG0_P519_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P519_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P519_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P519_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P519_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P519_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P519_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P519_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P519_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P519_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P519_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P519_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P519
#error "PORT_PIN_P519 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P520_CFG_PORT_0
#define PORT_PIN_CFG0_P520_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P520_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P520_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P520_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P520_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P520_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P520_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P520_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P520_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P520_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P520_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P520_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P520
#error "PORT_PIN_P520 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P521_CFG_PORT_0
#define PORT_PIN_CFG0_P521_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P521_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P521_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P521_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P521_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P521_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P521_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P521_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P521_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P521_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P521_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P521_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P521
#error "PORT_PIN_P521 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P522_CFG_PORT_0
#define PORT_PIN_CFG0_P522_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P522_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P522_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P522_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P522_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P522_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P522_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P522_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P522_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P522_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P522_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P522_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P522
#error "PORT_PIN_P522 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P527_CFG_PORT_0
#define PORT_PIN_CFG0_P527_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P527_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P527_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P527_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P527_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P527_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P527_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P527_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P527_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P527_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P527_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P527_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P527
#error "PORT_PIN_P527 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P528_CFG_PORT_0
#define PORT_PIN_CFG0_P528_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P528_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P528_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P528_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P528_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P528_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P528_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P528_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P528_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P528_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P528_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P528_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P528
#error "PORT_PIN_P528 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P529_CFG_PORT_0
#define PORT_PIN_CFG0_P529_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P529_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P529_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P529_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P529_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P529_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P529_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P529_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P529_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P529_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P529_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P529_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P529
#error "PORT_PIN_P529 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P530_CFG_PORT_0
#define PORT_PIN_CFG0_P530_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P530_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P530_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P530_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P530_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P530_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P530_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P530_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P530_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P530_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P530_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P530_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P530
#error "PORT_PIN_P530 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P531_CFG_PORT_0
#define PORT_PIN_CFG0_P531_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P531_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P531_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P531_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P531_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P531_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P531_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P531_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P531_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P531_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P531_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P531_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P531
#error "PORT_PIN_P531 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG0_P600_CFG_PORT_0
#define PORT_PIN_CFG0_P600_CFG_PORT_0    0U
#define PORT_PIN_CFG0_P600_CFG_PORT_1    0U
#define PORT_PIN_CFG0_P600_CFG_PORT_2    0U
#define PORT_PIN_CFG0_P600_CFG_PORT_3    0U
#define PORT_PIN_CFG0_P600_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG0_P600_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG0_P600_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG0_P600_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG0_P600_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG0_P600_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P600_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG0_P600_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P600
#error "PORT_PIN_P600 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P000_CFG_PORT_0
#define PORT_PIN_CFG1_P000_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P000_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P000_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P000_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P000_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P000_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P000_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P000_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P000_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P000_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P000_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P000_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P000
#error "PORT_PIN_P000 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P001_CFG_PORT_0
#define PORT_PIN_CFG1_P001_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P001_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P001_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P001_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P001_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P001_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P001_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P001_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P001_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P001_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P001_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P001_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P001
#error "PORT_PIN_P001 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P002_CFG_PORT_0
#define PORT_PIN_CFG1_P002_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P002_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P002_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P002_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P002_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P002_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P002_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P002_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P002_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P002_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P002_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P002_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P002
#error "PORT_PIN_P002 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P003_CFG_PORT_0
#define PORT_PIN_CFG1_P003_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P003_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P003_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P003_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P003_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P003_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P003_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P003_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P003_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P003_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P003_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P003_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P003
#error "PORT_PIN_P003 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P004_CFG_PORT_0
#define PORT_PIN_CFG1_P004_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P004_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P004_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P004_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P004_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P004_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P004_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P004_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P004_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P004_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P004_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P004_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P004
#error "PORT_PIN_P004 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P005_CFG_PORT_0
#define PORT_PIN_CFG1_P005_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P005_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P005_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P005_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P005_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P005_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P005_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P005_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P005_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P005_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P005_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P005_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P005
#error "PORT_PIN_P005 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P006_CFG_PORT_0
#define PORT_PIN_CFG1_P006_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P006_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P006_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P006_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P006_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P006_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P006_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P006_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P006_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P006_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P006_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P006_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P006
#error "PORT_PIN_P006 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P007_CFG_PORT_0
#define PORT_PIN_CFG1_P007_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P007_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P007_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P007_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P007_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P007_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P007_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P007_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P007_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P007_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P007_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P007_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P007
#error "PORT_PIN_P007 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P008_CFG_PORT_0
#define PORT_PIN_CFG1_P008_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P008_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P008_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P008_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P008_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P008_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P008_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P008_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P008_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P008_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P008_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P008_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P008
#error "PORT_PIN_P008 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P009_CFG_PORT_0
#define PORT_PIN_CFG1_P009_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P009_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P009_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P009_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P009_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P009_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P009_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P009_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P009_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P009_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P009_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P009_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P009
#error "PORT_PIN_P009 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P010_CFG_PORT_0
#define PORT_PIN_CFG1_P010_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P010_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P010_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P010_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P010_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P010_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P010_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P010_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P010_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P010_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P010_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P010_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P010
#error "PORT_PIN_P010 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P011_CFG_PORT_0
#define PORT_PIN_CFG1_P011_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P011_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P011_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P011_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P011_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P011_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P011_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P011_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P011_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P011_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P011_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P011_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P011
#error "PORT_PIN_P011 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P012_CFG_PORT_0
#define PORT_PIN_CFG1_P012_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P012_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P012_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P012_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P012_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P012_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P012_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P012_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P012_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P012_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P012_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P012_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P012
#error "PORT_PIN_P012 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P013_CFG_PORT_0
#define PORT_PIN_CFG1_P013_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P013_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P013_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P013_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P013_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P013_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P013_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P013_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P013_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P013_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P013_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P013_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P013
#error "PORT_PIN_P013 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P014_CFG_PORT_0
#define PORT_PIN_CFG1_P014_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P014_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P014_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P014_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P014_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P014_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P014_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P014_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P014_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P014_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P014_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P014_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P014
#error "PORT_PIN_P014 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P015_CFG_PORT_0
#define PORT_PIN_CFG1_P015_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P015_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P015_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P015_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P015_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P015_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P015_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P015_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P015_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P015_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P015_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P015_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P015
#error "PORT_PIN_P015 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P016_CFG_PORT_0
#define PORT_PIN_CFG1_P016_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P016_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P016_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P016_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P016_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P016_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P016_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P016_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P016_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P016_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P016_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P016_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P016
#error "PORT_PIN_P016 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P017_CFG_PORT_0
#define PORT_PIN_CFG1_P017_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P017_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P017_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P017_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P017_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P017_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P017_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P017_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P017_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P017_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P017_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P017_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P017
#error "PORT_PIN_P017 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P018_CFG_PORT_0
#define PORT_PIN_CFG1_P018_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P018_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P018_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P018_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P018_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P018_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P018_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P018_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P018_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P018_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P018_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P018_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P018
#error "PORT_PIN_P018 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P019_CFG_PORT_0
#define PORT_PIN_CFG1_P019_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P019_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P019_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P019_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P019_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P019_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P019_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P019_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P019_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P019_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P019_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P019_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P019
#error "PORT_PIN_P019 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P026_CFG_PORT_0
#define PORT_PIN_CFG1_P026_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P026_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P026_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P026_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P026_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P026_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P026_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P026_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P026_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P026_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P026_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P026_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P026
#error "PORT_PIN_P026 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P027_CFG_PORT_0
#define PORT_PIN_CFG1_P027_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P027_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P027_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P027_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P027_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P027_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P027_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P027_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P027_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P027_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P027_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P027_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P027
#error "PORT_PIN_P027 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P028_CFG_PORT_0
#define PORT_PIN_CFG1_P028_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P028_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P028_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P028_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P028_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P028_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P028_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P028_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P028_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P028_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P028_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P028_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P028
#error "PORT_PIN_P028 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P030_CFG_PORT_0
#define PORT_PIN_CFG1_P030_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P030_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P030_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P030_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P030_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P030_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P030_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P030_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P030_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P030_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P030_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P030_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P030
#error "PORT_PIN_P030 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P031_CFG_PORT_0
#define PORT_PIN_CFG1_P031_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P031_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P031_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P031_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P031_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P031_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P031_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P031_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P031_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P031_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P031_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P031_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P031
#error "PORT_PIN_P031 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P100_CFG_PORT_0
#define PORT_PIN_CFG1_P100_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P100_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P100_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P100_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P100_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P100_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P100_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P100_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P100_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P100_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P100_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P100_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P100
#error "PORT_PIN_P100 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P101_CFG_PORT_0
#define PORT_PIN_CFG1_P101_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P101_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P101_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P101_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P101_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P101_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P101_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P101_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P101_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P101_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P101_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P101_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P101
#error "PORT_PIN_P101 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P102_CFG_PORT_0
#define PORT_PIN_CFG1_P102_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P102_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P102_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P102_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P102_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P102_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P102_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P102_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P102_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P102_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P102_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P102_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P102
#error "PORT_PIN_P102 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P103_CFG_PORT_0
#define PORT_PIN_CFG1_P103_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P103_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P103_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P103_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P103_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P103_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P103_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P103_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P103_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P103_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P103_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P103_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P103
#error "PORT_PIN_P103 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P104_CFG_PORT_0
#define PORT_PIN_CFG1_P104_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P104_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P104_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P104_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P104_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P104_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P104_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P104_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P104_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P104_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P104_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P104_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P104
#error "PORT_PIN_P104 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P105_CFG_PORT_0
#define PORT_PIN_CFG1_P105_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P105_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P105_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P105_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P105_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P105_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P105_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P105_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P105_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P105_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P105_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P105_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P105
#error "PORT_PIN_P105 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P106_CFG_PORT_0
#define PORT_PIN_CFG1_P106_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P106_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P106_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P106_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P106_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P106_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P106_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P106_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P106_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P106_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P106_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P106_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P106
#error "PORT_PIN_P106 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P107_CFG_PORT_0
#define PORT_PIN_CFG1_P107_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P107_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P107_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P107_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P107_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P107_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P107_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P107_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P107_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P107_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P107_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P107_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P107
#error "PORT_PIN_P107 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P108_CFG_PORT_0
#define PORT_PIN_CFG1_P108_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P108_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P108_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P108_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P108_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P108_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P108_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P108_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P108_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P108_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P108_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P108_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P108
#error "PORT_PIN_P108 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P109_CFG_PORT_0
#define PORT_PIN_CFG1_P109_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P109_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P109_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P109_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P109_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P109_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P109_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P109_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P109_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P109_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P109_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P109_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P109
#error "PORT_PIN_P109 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P216_CFG_PORT_0
#define PORT_PIN_CFG1_P216_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P216_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P216_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P216_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P216_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P216_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P216_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P216_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P216_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P216_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P216_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P216_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P216
#error "PORT_PIN_P216 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P217_CFG_PORT_0
#define PORT_PIN_CFG1_P217_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P217_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P217_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P217_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P217_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P217_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P217_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P217_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P217_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P217_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P217_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P217_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P217
#error "PORT_PIN_P217 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P219_CFG_PORT_0
#define PORT_PIN_CFG1_P219_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P219_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P219_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P219_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P219_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P219_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P219_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P219_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P219_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P219_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P219_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P219_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P219
#error "PORT_PIN_P219 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P222_CFG_PORT_0
#define PORT_PIN_CFG1_P222_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P222_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P222_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P222_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P222_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P222_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P222_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P222_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P222_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P222_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P222_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P222_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P222
#error "PORT_PIN_P222 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P224_CFG_PORT_0
#define PORT_PIN_CFG1_P224_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P224_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P224_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P224_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P224_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P224_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P224_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P224_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P224_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P224_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P224_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P224_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P224
#error "PORT_PIN_P224 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P225_CFG_PORT_0
#define PORT_PIN_CFG1_P225_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P225_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P225_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P225_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P225_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P225_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P225_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P225_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P225_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P225_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P225_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P225_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P225
#error "PORT_PIN_P225 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P226_CFG_PORT_0
#define PORT_PIN_CFG1_P226_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P226_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P226_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P226_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P226_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P226_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P226_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P226_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P226_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P226_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P226_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P226_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P226
#error "PORT_PIN_P226 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P227_CFG_PORT_0
#define PORT_PIN_CFG1_P227_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P227_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P227_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P227_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P227_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P227_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P227_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P227_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P227_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P227_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P227_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P227_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P227
#error "PORT_PIN_P227 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P228_CFG_PORT_0
#define PORT_PIN_CFG1_P228_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P228_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P228_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P228_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P228_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P228_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P228_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P228_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P228_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P228_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P228_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P228_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P228
#error "PORT_PIN_P228 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P229_CFG_PORT_0
#define PORT_PIN_CFG1_P229_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P229_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P229_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P229_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P229_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P229_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P229_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P229_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P229_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P229_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P229_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P229_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P229
#error "PORT_PIN_P229 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P230_CFG_PORT_0
#define PORT_PIN_CFG1_P230_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P230_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P230_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P230_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P230_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P230_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P230_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P230_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P230_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P230_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P230_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P230_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P230
#error "PORT_PIN_P230 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P231_CFG_PORT_0
#define PORT_PIN_CFG1_P231_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P231_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P231_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P231_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P231_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P231_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P231_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P231_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P231_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P231_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P231_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P231_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P231
#error "PORT_PIN_P231 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P300_CFG_PORT_0
#define PORT_PIN_CFG1_P300_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P300_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P300_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P300_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P300_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P300_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P300_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P300_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P300_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P300_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P300_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P300_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P300
#error "PORT_PIN_P300 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P301_CFG_PORT_0
#define PORT_PIN_CFG1_P301_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P301_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P301_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P301_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P301_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P301_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P301_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P301_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P301_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P301_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P301_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P301_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P301
#error "PORT_PIN_P301 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P302_CFG_PORT_0
#define PORT_PIN_CFG1_P302_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P302_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P302_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P302_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P302_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P302_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P302_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P302_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P302_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P302_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P302_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P302_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P302
#error "PORT_PIN_P302 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P303_CFG_PORT_0
#define PORT_PIN_CFG1_P303_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P303_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P303_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P303_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P303_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P303_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P303_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P303_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P303_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P303_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P303_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P303_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P303
#error "PORT_PIN_P303 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P304_CFG_PORT_0
#define PORT_PIN_CFG1_P304_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P304_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P304_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P304_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P304_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P304_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P304_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P304_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P304_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P304_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P304_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P304_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P304
#error "PORT_PIN_P304 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P305_CFG_PORT_0
#define PORT_PIN_CFG1_P305_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P305_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P305_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P305_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P305_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P305_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P305_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P305_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P305_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P305_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P305_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P305_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P305
#error "PORT_PIN_P305 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P306_CFG_PORT_0
#define PORT_PIN_CFG1_P306_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P306_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P306_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P306_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P306_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P306_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P306_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P306_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P306_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P306_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P306_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P306_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P306
#error "PORT_PIN_P306 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P307_CFG_PORT_0
#define PORT_PIN_CFG1_P307_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P307_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P307_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P307_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P307_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P307_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P307_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P307_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P307_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P307_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P307_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P307_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P307
#error "PORT_PIN_P307 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P308_CFG_PORT_0
#define PORT_PIN_CFG1_P308_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P308_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P308_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P308_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P308_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P308_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P308_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P308_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P308_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P308_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P308_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P308_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P308
#error "PORT_PIN_P308 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P309_CFG_PORT_0
#define PORT_PIN_CFG1_P309_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P309_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P309_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P309_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P309_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P309_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P309_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P309_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P309_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P309_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P309_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P309_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P309
#error "PORT_PIN_P309 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P310_CFG_PORT_0
#define PORT_PIN_CFG1_P310_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P310_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P310_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P310_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P310_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P310_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P310_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P310_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P310_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P310_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P310_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P310_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P310
#error "PORT_PIN_P310 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P311_CFG_PORT_0
#define PORT_PIN_CFG1_P311_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P311_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P311_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P311_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P311_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P311_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P311_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P311_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P311_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P311_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P311_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P311_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P311
#error "PORT_PIN_P311 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P312_CFG_PORT_0
#define PORT_PIN_CFG1_P312_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P312_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P312_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P312_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P312_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P312_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P312_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P312_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P312_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P312_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P312_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P312_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P312
#error "PORT_PIN_P312 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P313_CFG_PORT_0
#define PORT_PIN_CFG1_P313_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P313_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P313_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P313_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P313_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P313_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P313_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P313_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P313_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P313_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P313_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P313_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P313
#error "PORT_PIN_P313 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P314_CFG_PORT_0
#define PORT_PIN_CFG1_P314_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P314_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P314_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P314_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P314_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P314_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P314_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P314_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P314_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P314_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P314_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P314_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P314
#error "PORT_PIN_P314 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P315_CFG_PORT_0
#define PORT_PIN_CFG1_P315_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P315_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P315_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P315_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P315_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P315_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P315_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P315_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P315_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P315_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P315_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P315_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P315
#error "PORT_PIN_P315 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P316_CFG_PORT_0
#define PORT_PIN_CFG1_P316_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P316_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P316_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P316_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P316_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P316_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P316_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P316_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P316_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P316_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P316_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P316_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P316
#error "PORT_PIN_P316 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P317_CFG_PORT_0
#define PORT_PIN_CFG1_P317_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P317_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P317_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P317_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P317_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P317_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P317_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P317_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P317_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P317_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P317_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P317_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P317
#error "PORT_PIN_P317 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P318_CFG_PORT_0
#define PORT_PIN_CFG1_P318_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P318_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P318_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P318_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P318_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P318_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P318_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P318_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P318_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P318_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P318_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P318_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P318
#error "PORT_PIN_P318 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P319_CFG_PORT_0
#define PORT_PIN_CFG1_P319_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P319_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P319_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P319_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P319_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P319_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P319_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P319_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P319_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P319_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P319_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P319_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P319
#error "PORT_PIN_P319 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P320_CFG_PORT_0
#define PORT_PIN_CFG1_P320_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P320_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P320_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P320_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P320_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P320_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P320_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P320_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P320_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P320_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P320_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P320_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P320
#error "PORT_PIN_P320 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P321_CFG_PORT_0
#define PORT_PIN_CFG1_P321_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P321_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P321_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P321_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P321_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P321_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P321_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P321_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P321_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P321_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P321_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P321_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P321
#error "PORT_PIN_P321 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P322_CFG_PORT_0
#define PORT_PIN_CFG1_P322_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P322_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P322_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P322_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P322_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P322_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P322_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P322_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P322_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P322_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P322_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P322_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P322
#error "PORT_PIN_P322 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P323_CFG_PORT_0
#define PORT_PIN_CFG1_P323_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P323_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P323_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P323_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P323_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P323_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P323_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P323_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P323_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P323_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P323_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P323_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P323
#error "PORT_PIN_P323 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P324_CFG_PORT_0
#define PORT_PIN_CFG1_P324_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P324_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P324_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P324_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P324_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P324_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P324_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P324_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P324_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P324_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P324_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P324_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P324
#error "PORT_PIN_P324 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P325_CFG_PORT_0
#define PORT_PIN_CFG1_P325_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P325_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P325_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P325_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P325_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P325_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P325_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P325_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P325_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P325_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P325_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P325_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P325
#error "PORT_PIN_P325 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P326_CFG_PORT_0
#define PORT_PIN_CFG1_P326_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P326_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P326_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P326_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P326_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P326_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P326_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P326_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P326_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P326_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P326_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P326_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P326
#error "PORT_PIN_P326 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P327_CFG_PORT_0
#define PORT_PIN_CFG1_P327_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P327_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P327_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P327_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P327_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P327_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P327_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P327_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P327_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P327_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P327_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P327_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P327
#error "PORT_PIN_P327 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P328_CFG_PORT_0
#define PORT_PIN_CFG1_P328_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P328_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P328_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P328_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P328_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P328_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P328_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P328_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P328_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P328_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P328_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P328_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P328
#error "PORT_PIN_P328 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P329_CFG_PORT_0
#define PORT_PIN_CFG1_P329_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P329_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P329_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P329_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P329_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P329_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P329_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P329_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P329_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P329_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P329_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P329_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P329
#error "PORT_PIN_P329 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P330_CFG_PORT_0
#define PORT_PIN_CFG1_P330_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P330_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P330_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P330_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P330_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P330_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P330_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P330_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P330_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P330_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P330_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P330_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P330
#error "PORT_PIN_P330 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P331_CFG_PORT_0
#define PORT_PIN_CFG1_P331_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P331_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P331_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P331_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P331_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P331_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P331_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P331_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P331_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P331_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P331_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P331_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P331
#error "PORT_PIN_P331 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P400_CFG_PORT_0
#define PORT_PIN_CFG1_P400_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P400_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P400_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P400_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P400_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P400_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P400_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P400_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P400_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P400_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P400_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P400_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P400
#error "PORT_PIN_P400 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P401_CFG_PORT_0
#define PORT_PIN_CFG1_P401_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P401_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P401_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P401_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P401_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P401_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P401_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P401_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P401_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P401_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P401_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P401_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P401
#error "PORT_PIN_P401 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P402_CFG_PORT_0
#define PORT_PIN_CFG1_P402_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P402_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P402_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P402_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P402_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P402_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P402_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P402_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P402_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P402_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P402_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P402_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P402
#error "PORT_PIN_P402 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P403_CFG_PORT_0
#define PORT_PIN_CFG1_P403_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P403_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P403_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P403_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P403_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P403_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P403_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P403_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P403_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P403_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P403_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P403_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P403
#error "PORT_PIN_P403 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P404_CFG_PORT_0
#define PORT_PIN_CFG1_P404_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P404_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P404_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P404_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P404_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P404_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P404_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P404_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P404_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P404_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P404_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P404_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P404
#error "PORT_PIN_P404 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P405_CFG_PORT_0
#define PORT_PIN_CFG1_P405_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P405_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P405_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P405_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P405_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P405_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P405_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P405_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P405_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P405_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P405_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P405_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P405
#error "PORT_PIN_P405 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P406_CFG_PORT_0
#define PORT_PIN_CFG1_P406_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P406_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P406_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P406_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P406_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P406_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P406_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P406_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P406_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P406_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P406_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P406_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P406
#error "PORT_PIN_P406 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P407_CFG_PORT_0
#define PORT_PIN_CFG1_P407_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P407_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P407_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P407_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P407_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P407_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P407_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P407_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P407_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P407_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P407_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P407_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P407
#error "PORT_PIN_P407 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P408_CFG_PORT_0
#define PORT_PIN_CFG1_P408_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P408_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P408_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P408_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P408_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P408_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P408_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P408_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P408_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P408_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P408_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P408_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P408
#error "PORT_PIN_P408 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P409_CFG_PORT_0
#define PORT_PIN_CFG1_P409_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P409_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P409_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P409_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P409_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P409_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P409_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P409_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P409_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P409_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P409_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P409_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P409
#error "PORT_PIN_P409 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P410_CFG_PORT_0
#define PORT_PIN_CFG1_P410_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P410_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P410_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P410_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P410_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P410_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P410_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P410_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P410_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P410_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P410_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P410_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P410
#error "PORT_PIN_P410 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P411_CFG_PORT_0
#define PORT_PIN_CFG1_P411_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P411_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P411_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P411_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P411_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P411_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P411_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P411_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P411_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P411_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P411_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P411_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P411
#error "PORT_PIN_P411 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P412_CFG_PORT_0
#define PORT_PIN_CFG1_P412_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P412_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P412_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P412_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P412_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P412_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P412_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P412_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P412_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P412_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P412_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P412_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P412
#error "PORT_PIN_P412 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P425_CFG_PORT_0
#define PORT_PIN_CFG1_P425_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P425_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P425_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P425_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P425_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P425_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P425_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P425_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P425_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P425_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P425_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P425_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P425
#error "PORT_PIN_P425 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P426_CFG_PORT_0
#define PORT_PIN_CFG1_P426_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P426_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P426_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P426_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P426_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P426_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P426_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P426_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P426_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P426_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P426_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P426_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P426
#error "PORT_PIN_P426 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P427_CFG_PORT_0
#define PORT_PIN_CFG1_P427_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P427_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P427_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P427_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P427_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P427_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P427_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P427_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P427_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P427_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P427_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P427_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P427
#error "PORT_PIN_P427 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P428_CFG_PORT_0
#define PORT_PIN_CFG1_P428_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P428_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P428_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P428_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P428_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P428_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P428_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P428_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P428_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P428_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P428_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P428_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P428
#error "PORT_PIN_P428 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P429_CFG_PORT_0
#define PORT_PIN_CFG1_P429_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P429_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P429_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P429_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P429_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P429_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P429_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P429_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P429_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P429_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P429_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P429_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P429
#error "PORT_PIN_P429 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P430_CFG_PORT_0
#define PORT_PIN_CFG1_P430_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P430_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P430_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P430_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P430_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P430_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P430_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P430_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P430_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P430_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P430_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P430_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P430
#error "PORT_PIN_P430 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P431_CFG_PORT_0
#define PORT_PIN_CFG1_P431_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P431_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P431_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P431_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P431_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P431_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P431_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P431_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P431_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P431_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P431_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P431_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P431
#error "PORT_PIN_P431 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P500_CFG_PORT_0
#define PORT_PIN_CFG1_P500_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P500_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P500_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P500_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P500_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P500_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P500_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P500_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P500_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P500_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P500_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P500_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P500
#error "PORT_PIN_P500 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P501_CFG_PORT_0
#define PORT_PIN_CFG1_P501_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P501_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P501_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P501_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P501_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P501_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P501_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P501_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P501_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P501_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P501_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P501_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P501
#error "PORT_PIN_P501 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P502_CFG_PORT_0
#define PORT_PIN_CFG1_P502_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P502_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P502_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P502_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P502_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P502_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P502_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P502_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P502_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P502_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P502_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P502_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P502
#error "PORT_PIN_P502 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P503_CFG_PORT_0
#define PORT_PIN_CFG1_P503_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P503_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P503_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P503_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P503_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P503_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P503_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P503_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P503_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P503_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P503_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P503_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P503
#error "PORT_PIN_P503 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P504_CFG_PORT_0
#define PORT_PIN_CFG1_P504_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P504_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P504_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P504_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P504_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P504_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P504_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P504_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P504_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P504_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P504_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P504_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P504
#error "PORT_PIN_P504 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P505_CFG_PORT_0
#define PORT_PIN_CFG1_P505_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P505_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P505_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P505_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P505_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P505_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P505_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P505_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P505_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P505_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P505_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P505_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P505
#error "PORT_PIN_P505 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P506_CFG_PORT_0
#define PORT_PIN_CFG1_P506_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P506_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P506_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P506_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P506_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P506_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P506_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P506_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P506_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P506_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P506_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P506_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P506
#error "PORT_PIN_P506 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P507_CFG_PORT_0
#define PORT_PIN_CFG1_P507_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P507_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P507_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P507_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P507_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P507_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P507_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P507_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P507_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P507_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P507_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P507_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P507
#error "PORT_PIN_P507 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P508_CFG_PORT_0
#define PORT_PIN_CFG1_P508_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P508_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P508_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P508_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P508_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P508_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P508_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P508_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P508_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P508_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P508_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P508_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P508
#error "PORT_PIN_P508 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P509_CFG_PORT_0
#define PORT_PIN_CFG1_P509_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P509_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P509_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P509_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P509_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P509_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P509_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P509_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P509_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P509_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P509_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P509_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P509
#error "PORT_PIN_P509 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P510_CFG_PORT_0
#define PORT_PIN_CFG1_P510_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P510_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P510_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P510_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P510_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P510_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P510_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P510_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P510_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P510_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P510_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P510_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P510
#error "PORT_PIN_P510 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P511_CFG_PORT_0
#define PORT_PIN_CFG1_P511_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P511_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P511_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P511_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P511_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P511_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P511_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P511_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P511_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P511_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P511_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P511_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P511
#error "PORT_PIN_P511 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P512_CFG_PORT_0
#define PORT_PIN_CFG1_P512_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P512_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P512_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P512_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P512_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P512_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P512_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P512_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P512_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P512_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P512_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P512_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P512
#error "PORT_PIN_P512 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P513_CFG_PORT_0
#define PORT_PIN_CFG1_P513_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P513_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P513_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P513_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P513_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P513_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P513_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P513_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P513_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P513_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P513_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P513_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P513
#error "PORT_PIN_P513 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P514_CFG_PORT_0
#define PORT_PIN_CFG1_P514_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P514_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P514_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P514_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P514_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P514_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P514_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P514_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P514_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P514_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P514_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P514_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P514
#error "PORT_PIN_P514 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P515_CFG_PORT_0
#define PORT_PIN_CFG1_P515_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P515_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P515_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P515_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P515_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P515_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P515_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P515_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P515_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P515_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P515_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P515_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P515
#error "PORT_PIN_P515 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P516_CFG_PORT_0
#define PORT_PIN_CFG1_P516_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P516_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P516_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P516_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P516_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P516_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P516_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P516_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P516_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P516_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P516_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P516_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P516
#error "PORT_PIN_P516 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P517_CFG_PORT_0
#define PORT_PIN_CFG1_P517_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P517_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P517_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P517_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P517_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P517_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P517_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P517_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P517_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P517_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P517_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P517_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P517
#error "PORT_PIN_P517 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P518_CFG_PORT_0
#define PORT_PIN_CFG1_P518_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P518_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P518_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P518_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P518_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P518_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P518_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P518_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P518_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P518_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P518_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P518_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P518
#error "PORT_PIN_P518 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P519_CFG_PORT_0
#define PORT_PIN_CFG1_P519_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P519_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P519_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P519_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P519_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P519_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P519_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P519_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P519_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P519_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P519_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P519_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P519
#error "PORT_PIN_P519 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P520_CFG_PORT_0
#define PORT_PIN_CFG1_P520_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P520_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P520_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P520_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P520_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P520_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P520_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P520_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P520_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P520_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P520_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P520_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P520
#error "PORT_PIN_P520 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P521_CFG_PORT_0
#define PORT_PIN_CFG1_P521_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P521_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P521_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P521_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P521_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P521_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P521_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P521_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P521_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P521_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P521_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P521_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P521
#error "PORT_PIN_P521 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P522_CFG_PORT_0
#define PORT_PIN_CFG1_P522_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P522_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P522_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P522_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P522_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P522_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P522_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P522_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P522_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P522_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P522_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P522_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P522
#error "PORT_PIN_P522 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P527_CFG_PORT_0
#define PORT_PIN_CFG1_P527_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P527_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P527_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P527_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P527_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P527_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P527_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P527_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P527_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P527_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P527_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P527_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P527
#error "PORT_PIN_P527 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P528_CFG_PORT_0
#define PORT_PIN_CFG1_P528_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P528_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P528_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P528_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P528_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P528_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P528_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P528_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P528_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P528_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P528_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P528_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P528
#error "PORT_PIN_P528 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P529_CFG_PORT_0
#define PORT_PIN_CFG1_P529_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P529_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P529_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P529_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P529_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P529_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P529_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P529_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P529_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P529_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P529_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P529_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P529
#error "PORT_PIN_P529 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P530_CFG_PORT_0
#define PORT_PIN_CFG1_P530_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P530_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P530_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P530_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P530_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P530_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P530_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P530_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P530_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P530_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P530_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P530_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P530
#error "PORT_PIN_P530 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P531_CFG_PORT_0
#define PORT_PIN_CFG1_P531_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P531_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P531_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P531_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P531_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P531_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P531_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P531_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P531_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P531_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P531_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P531_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P531
#error "PORT_PIN_P531 in derivate API header not defined"
#endif
#ifndef PORT_PIN_CFG1_P600_CFG_PORT_0
#define PORT_PIN_CFG1_P600_CFG_PORT_0    0U
#define PORT_PIN_CFG1_P600_CFG_PORT_1    0U
#define PORT_PIN_CFG1_P600_CFG_PORT_2    0U
#define PORT_PIN_CFG1_P600_CFG_PORT_3    0U
#define PORT_PIN_CFG1_P600_CFG_PORT_4    PORT_PIN_DIGITAL_INPUT_DISABLE
#define PORT_PIN_CFG1_P600_CFG_PORT_5    PORT_PIN_NOISE_FILTER_DISABLE
#define PORT_PIN_CFG1_P600_CFG_GPIO_0    PORT_PIN_IN
#define PORT_PIN_CFG1_P600_CFG_GPIO_1    PORT_PIN_LEVEL_LOW
#define PORT_PIN_CFG1_P600_CFG_GPIO_2    PORT_PIN_ENABLE_FALSE
#define PORT_PIN_CFG1_P600_CFG_ADD_0     PORT_DIR_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P600_CFG_ADD_1     PORT_MODE_CHANGEABLE_FALSE
#define PORT_PIN_CFG1_P600_CFG_ADD_2     PORT_PIN_MODE_GPIO
#endif
#ifndef PORT_PIN_P600
#error "PORT_PIN_P600 in derivate API header not defined"
#endif

/************ Port pin configuration data *****************************/

#define PORT_PIN_CFG0_CHANNEL_CONFIG                                                       \
{                                                                                          \
  {                                                                                        \
    0U,                                                                                    \
    PORT_SET_SIMPLE_8BIT(0, 0, 0, 0, 0, 0, 0, 0 ),                                          \
    PORT_CFG_DERIVATE_USE_PORT_0,                                                          \
    {                                                                                      \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P000_CFG_PORT_0,PORT_PIN_CFG0_P000_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P000_CFG_PORT_2, PORT_PIN_CFG0_P000_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P000_CFG_PORT_4, PORT_PIN_CFG0_P000_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P001_CFG_PORT_0,PORT_PIN_CFG0_P001_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P001_CFG_PORT_2, PORT_PIN_CFG0_P001_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P001_CFG_PORT_4, PORT_PIN_CFG0_P001_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P002_CFG_PORT_0,PORT_PIN_CFG0_P002_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P002_CFG_PORT_2, PORT_PIN_CFG0_P002_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P002_CFG_PORT_4, PORT_PIN_CFG0_P002_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P003_CFG_PORT_0,PORT_PIN_CFG0_P003_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P003_CFG_PORT_2, PORT_PIN_CFG0_P003_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P003_CFG_PORT_4, PORT_PIN_CFG0_P003_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P004_CFG_PORT_0,PORT_PIN_CFG0_P004_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P004_CFG_PORT_2, PORT_PIN_CFG0_P004_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P004_CFG_PORT_4, PORT_PIN_CFG0_P004_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P005_CFG_PORT_0,PORT_PIN_CFG0_P005_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P005_CFG_PORT_2, PORT_PIN_CFG0_P005_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P005_CFG_PORT_4, PORT_PIN_CFG0_P005_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P006_CFG_PORT_0,PORT_PIN_CFG0_P006_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P006_CFG_PORT_2, PORT_PIN_CFG0_P006_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P006_CFG_PORT_4, PORT_PIN_CFG0_P006_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P007_CFG_PORT_0,PORT_PIN_CFG0_P007_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P007_CFG_PORT_2, PORT_PIN_CFG0_P007_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P007_CFG_PORT_4, PORT_PIN_CFG0_P007_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P008_CFG_PORT_0,PORT_PIN_CFG0_P008_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P008_CFG_PORT_2, PORT_PIN_CFG0_P008_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P008_CFG_PORT_4, PORT_PIN_CFG0_P008_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P009_CFG_PORT_0,PORT_PIN_CFG0_P009_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P009_CFG_PORT_2, PORT_PIN_CFG0_P009_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P009_CFG_PORT_4, PORT_PIN_CFG0_P009_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P010_CFG_PORT_0,PORT_PIN_CFG0_P010_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P010_CFG_PORT_2, PORT_PIN_CFG0_P010_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P010_CFG_PORT_4, PORT_PIN_CFG0_P010_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P011_CFG_PORT_0,PORT_PIN_CFG0_P011_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P011_CFG_PORT_2, PORT_PIN_CFG0_P011_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P011_CFG_PORT_4, PORT_PIN_CFG0_P011_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P012_CFG_PORT_0,PORT_PIN_CFG0_P012_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P012_CFG_PORT_2, PORT_PIN_CFG0_P012_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P012_CFG_PORT_4, PORT_PIN_CFG0_P012_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P013_CFG_PORT_0,PORT_PIN_CFG0_P013_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P013_CFG_PORT_2, PORT_PIN_CFG0_P013_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P013_CFG_PORT_4, PORT_PIN_CFG0_P013_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P014_CFG_PORT_0,PORT_PIN_CFG0_P014_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P014_CFG_PORT_2, PORT_PIN_CFG0_P014_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P014_CFG_PORT_4, PORT_PIN_CFG0_P014_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P015_CFG_PORT_0,PORT_PIN_CFG0_P015_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P015_CFG_PORT_2, PORT_PIN_CFG0_P015_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P015_CFG_PORT_4, PORT_PIN_CFG0_P015_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P016_CFG_PORT_0,PORT_PIN_CFG0_P016_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P016_CFG_PORT_2, PORT_PIN_CFG0_P016_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P016_CFG_PORT_4, PORT_PIN_CFG0_P016_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P017_CFG_PORT_0,PORT_PIN_CFG0_P017_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P017_CFG_PORT_2, PORT_PIN_CFG0_P017_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P017_CFG_PORT_4, PORT_PIN_CFG0_P017_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P018_CFG_PORT_0,PORT_PIN_CFG0_P018_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P018_CFG_PORT_2, PORT_PIN_CFG0_P018_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P018_CFG_PORT_4, PORT_PIN_CFG0_P018_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P019_CFG_PORT_0,PORT_PIN_CFG0_P019_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P019_CFG_PORT_2, PORT_PIN_CFG0_P019_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P019_CFG_PORT_4, PORT_PIN_CFG0_P019_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P026_CFG_PORT_0,PORT_PIN_CFG0_P026_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P026_CFG_PORT_2, PORT_PIN_CFG0_P026_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P026_CFG_PORT_4, PORT_PIN_CFG0_P026_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P027_CFG_PORT_0,PORT_PIN_CFG0_P027_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P027_CFG_PORT_2, PORT_PIN_CFG0_P027_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P027_CFG_PORT_4, PORT_PIN_CFG0_P027_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P028_CFG_PORT_0,PORT_PIN_CFG0_P028_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P028_CFG_PORT_2, PORT_PIN_CFG0_P028_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P028_CFG_PORT_4, PORT_PIN_CFG0_P028_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P030_CFG_PORT_0,PORT_PIN_CFG0_P030_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P030_CFG_PORT_2, PORT_PIN_CFG0_P030_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P030_CFG_PORT_4, PORT_PIN_CFG0_P030_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P031_CFG_PORT_0,PORT_PIN_CFG0_P031_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P031_CFG_PORT_2, PORT_PIN_CFG0_P031_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P031_CFG_PORT_4, PORT_PIN_CFG0_P031_CFG_PORT_5)         \
    },                                                                                     \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG0_P000_CFG_GPIO_0,PORT_PIN_CFG0_P001_CFG_GPIO_0,PORT_PIN_CFG0_P002_CFG_GPIO_0,PORT_PIN_CFG0_P003_CFG_GPIO_0,PORT_PIN_CFG0_P004_CFG_GPIO_0,PORT_PIN_CFG0_P005_CFG_GPIO_0,PORT_PIN_CFG0_P006_CFG_GPIO_0,PORT_PIN_CFG0_P007_CFG_GPIO_0,PORT_PIN_CFG0_P008_CFG_GPIO_0,PORT_PIN_CFG0_P009_CFG_GPIO_0,PORT_PIN_CFG0_P010_CFG_GPIO_0,PORT_PIN_CFG0_P011_CFG_GPIO_0,PORT_PIN_CFG0_P012_CFG_GPIO_0,PORT_PIN_CFG0_P013_CFG_GPIO_0,PORT_PIN_CFG0_P014_CFG_GPIO_0,PORT_PIN_CFG0_P015_CFG_GPIO_0,PORT_PIN_CFG0_P016_CFG_GPIO_0,PORT_PIN_CFG0_P017_CFG_GPIO_0,PORT_PIN_CFG0_P018_CFG_GPIO_0,PORT_PIN_CFG0_P019_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_CFG0_P026_CFG_GPIO_0,PORT_PIN_CFG0_P027_CFG_GPIO_0,PORT_PIN_CFG0_P028_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_CFG0_P030_CFG_GPIO_0,PORT_PIN_CFG0_P031_CFG_GPIO_0), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG0_P000_CFG_GPIO_1,PORT_PIN_CFG0_P001_CFG_GPIO_1,PORT_PIN_CFG0_P002_CFG_GPIO_1,PORT_PIN_CFG0_P003_CFG_GPIO_1,PORT_PIN_CFG0_P004_CFG_GPIO_1,PORT_PIN_CFG0_P005_CFG_GPIO_1,PORT_PIN_CFG0_P006_CFG_GPIO_1,PORT_PIN_CFG0_P007_CFG_GPIO_1,PORT_PIN_CFG0_P008_CFG_GPIO_1,PORT_PIN_CFG0_P009_CFG_GPIO_1,PORT_PIN_CFG0_P010_CFG_GPIO_1,PORT_PIN_CFG0_P011_CFG_GPIO_1,PORT_PIN_CFG0_P012_CFG_GPIO_1,PORT_PIN_CFG0_P013_CFG_GPIO_1,PORT_PIN_CFG0_P014_CFG_GPIO_1,PORT_PIN_CFG0_P015_CFG_GPIO_1,PORT_PIN_CFG0_P016_CFG_GPIO_1,PORT_PIN_CFG0_P017_CFG_GPIO_1,PORT_PIN_CFG0_P018_CFG_GPIO_1,PORT_PIN_CFG0_P019_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_CFG0_P026_CFG_GPIO_1,PORT_PIN_CFG0_P027_CFG_GPIO_1,PORT_PIN_CFG0_P028_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_CFG0_P030_CFG_GPIO_1,PORT_PIN_CFG0_P031_CFG_GPIO_1), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG0_P000_CFG_GPIO_2,PORT_PIN_CFG0_P001_CFG_GPIO_2,PORT_PIN_CFG0_P002_CFG_GPIO_2,PORT_PIN_CFG0_P003_CFG_GPIO_2,PORT_PIN_CFG0_P004_CFG_GPIO_2,PORT_PIN_CFG0_P005_CFG_GPIO_2,PORT_PIN_CFG0_P006_CFG_GPIO_2,PORT_PIN_CFG0_P007_CFG_GPIO_2,PORT_PIN_CFG0_P008_CFG_GPIO_2,PORT_PIN_CFG0_P009_CFG_GPIO_2,PORT_PIN_CFG0_P010_CFG_GPIO_2,PORT_PIN_CFG0_P011_CFG_GPIO_2,PORT_PIN_CFG0_P012_CFG_GPIO_2,PORT_PIN_CFG0_P013_CFG_GPIO_2,PORT_PIN_CFG0_P014_CFG_GPIO_2,PORT_PIN_CFG0_P015_CFG_GPIO_2,PORT_PIN_CFG0_P016_CFG_GPIO_2,PORT_PIN_CFG0_P017_CFG_GPIO_2,PORT_PIN_CFG0_P018_CFG_GPIO_2,PORT_PIN_CFG0_P019_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_CFG0_P026_CFG_GPIO_2,PORT_PIN_CFG0_P027_CFG_GPIO_2,PORT_PIN_CFG0_P028_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_CFG0_P030_CFG_GPIO_2,PORT_PIN_CFG0_P031_CFG_GPIO_2), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG0_P000_CFG_ADD_0,PORT_PIN_CFG0_P001_CFG_ADD_0,PORT_PIN_CFG0_P002_CFG_ADD_0,PORT_PIN_CFG0_P003_CFG_ADD_0,PORT_PIN_CFG0_P004_CFG_ADD_0,PORT_PIN_CFG0_P005_CFG_ADD_0,PORT_PIN_CFG0_P006_CFG_ADD_0,PORT_PIN_CFG0_P007_CFG_ADD_0,PORT_PIN_CFG0_P008_CFG_ADD_0,PORT_PIN_CFG0_P009_CFG_ADD_0,PORT_PIN_CFG0_P010_CFG_ADD_0,PORT_PIN_CFG0_P011_CFG_ADD_0,PORT_PIN_CFG0_P012_CFG_ADD_0,PORT_PIN_CFG0_P013_CFG_ADD_0,PORT_PIN_CFG0_P014_CFG_ADD_0,PORT_PIN_CFG0_P015_CFG_ADD_0,PORT_PIN_CFG0_P016_CFG_ADD_0,PORT_PIN_CFG0_P017_CFG_ADD_0,PORT_PIN_CFG0_P018_CFG_ADD_0,PORT_PIN_CFG0_P019_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_CFG0_P026_CFG_ADD_0,PORT_PIN_CFG0_P027_CFG_ADD_0,PORT_PIN_CFG0_P028_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_CFG0_P030_CFG_ADD_0,PORT_PIN_CFG0_P031_CFG_ADD_0), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG0_P000_CFG_ADD_1,PORT_PIN_CFG0_P001_CFG_ADD_1,PORT_PIN_CFG0_P002_CFG_ADD_1,PORT_PIN_CFG0_P003_CFG_ADD_1,PORT_PIN_CFG0_P004_CFG_ADD_1,PORT_PIN_CFG0_P005_CFG_ADD_1,PORT_PIN_CFG0_P006_CFG_ADD_1,PORT_PIN_CFG0_P007_CFG_ADD_1,PORT_PIN_CFG0_P008_CFG_ADD_1,PORT_PIN_CFG0_P009_CFG_ADD_1,PORT_PIN_CFG0_P010_CFG_ADD_1,PORT_PIN_CFG0_P011_CFG_ADD_1,PORT_PIN_CFG0_P012_CFG_ADD_1,PORT_PIN_CFG0_P013_CFG_ADD_1,PORT_PIN_CFG0_P014_CFG_ADD_1,PORT_PIN_CFG0_P015_CFG_ADD_1,PORT_PIN_CFG0_P016_CFG_ADD_1,PORT_PIN_CFG0_P017_CFG_ADD_1,PORT_PIN_CFG0_P018_CFG_ADD_1,PORT_PIN_CFG0_P019_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_CFG0_P026_CFG_ADD_1,PORT_PIN_CFG0_P027_CFG_ADD_1,PORT_PIN_CFG0_P028_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_CFG0_P030_CFG_ADD_1,PORT_PIN_CFG0_P031_CFG_ADD_1), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG0_P000_CFG_ADD_2,PORT_PIN_CFG0_P001_CFG_ADD_2,PORT_PIN_CFG0_P002_CFG_ADD_2,PORT_PIN_CFG0_P003_CFG_ADD_2,PORT_PIN_CFG0_P004_CFG_ADD_2,PORT_PIN_CFG0_P005_CFG_ADD_2,PORT_PIN_CFG0_P006_CFG_ADD_2,PORT_PIN_CFG0_P007_CFG_ADD_2,PORT_PIN_CFG0_P008_CFG_ADD_2,PORT_PIN_CFG0_P009_CFG_ADD_2,PORT_PIN_CFG0_P010_CFG_ADD_2,PORT_PIN_CFG0_P011_CFG_ADD_2,PORT_PIN_CFG0_P012_CFG_ADD_2,PORT_PIN_CFG0_P013_CFG_ADD_2,PORT_PIN_CFG0_P014_CFG_ADD_2,PORT_PIN_CFG0_P015_CFG_ADD_2,PORT_PIN_CFG0_P016_CFG_ADD_2,PORT_PIN_CFG0_P017_CFG_ADD_2,PORT_PIN_CFG0_P018_CFG_ADD_2,PORT_PIN_CFG0_P019_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_CFG0_P026_CFG_ADD_2,PORT_PIN_CFG0_P027_CFG_ADD_2,PORT_PIN_CFG0_P028_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_CFG0_P030_CFG_ADD_2,PORT_PIN_CFG0_P031_CFG_ADD_2) \
  },                                                                                       \
  {                                                                                        \
    1U,                                                                                    \
    PORT_SET_SIMPLE_8BIT(0, 0, 0, 0, 0, 0, 0, 0 ),                                          \
    PORT_CFG_DERIVATE_USE_PORT_1,                                                          \
    {                                                                                      \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P100_CFG_PORT_0,PORT_PIN_CFG0_P100_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P100_CFG_PORT_2, PORT_PIN_CFG0_P100_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P100_CFG_PORT_4, PORT_PIN_CFG0_P100_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P101_CFG_PORT_0,PORT_PIN_CFG0_P101_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P101_CFG_PORT_2, PORT_PIN_CFG0_P101_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P101_CFG_PORT_4, PORT_PIN_CFG0_P101_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P102_CFG_PORT_0,PORT_PIN_CFG0_P102_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P102_CFG_PORT_2, PORT_PIN_CFG0_P102_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P102_CFG_PORT_4, PORT_PIN_CFG0_P102_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P103_CFG_PORT_0,PORT_PIN_CFG0_P103_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P103_CFG_PORT_2, PORT_PIN_CFG0_P103_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P103_CFG_PORT_4, PORT_PIN_CFG0_P103_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P104_CFG_PORT_0,PORT_PIN_CFG0_P104_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P104_CFG_PORT_2, PORT_PIN_CFG0_P104_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P104_CFG_PORT_4, PORT_PIN_CFG0_P104_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P105_CFG_PORT_0,PORT_PIN_CFG0_P105_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P105_CFG_PORT_2, PORT_PIN_CFG0_P105_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P105_CFG_PORT_4, PORT_PIN_CFG0_P105_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P106_CFG_PORT_0,PORT_PIN_CFG0_P106_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P106_CFG_PORT_2, PORT_PIN_CFG0_P106_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P106_CFG_PORT_4, PORT_PIN_CFG0_P106_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P107_CFG_PORT_0,PORT_PIN_CFG0_P107_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P107_CFG_PORT_2, PORT_PIN_CFG0_P107_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P107_CFG_PORT_4, PORT_PIN_CFG0_P107_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P108_CFG_PORT_0,PORT_PIN_CFG0_P108_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P108_CFG_PORT_2, PORT_PIN_CFG0_P108_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P108_CFG_PORT_4, PORT_PIN_CFG0_P108_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P109_CFG_PORT_0,PORT_PIN_CFG0_P109_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P109_CFG_PORT_2, PORT_PIN_CFG0_P109_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P109_CFG_PORT_4, PORT_PIN_CFG0_P109_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5)  \
    },                                                                                     \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG0_P100_CFG_GPIO_0,PORT_PIN_CFG0_P101_CFG_GPIO_0,PORT_PIN_CFG0_P102_CFG_GPIO_0,PORT_PIN_CFG0_P103_CFG_GPIO_0,PORT_PIN_CFG0_P104_CFG_GPIO_0,PORT_PIN_CFG0_P105_CFG_GPIO_0,PORT_PIN_CFG0_P106_CFG_GPIO_0,PORT_PIN_CFG0_P107_CFG_GPIO_0,PORT_PIN_CFG0_P108_CFG_GPIO_0,PORT_PIN_CFG0_P109_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG0_P100_CFG_GPIO_1,PORT_PIN_CFG0_P101_CFG_GPIO_1,PORT_PIN_CFG0_P102_CFG_GPIO_1,PORT_PIN_CFG0_P103_CFG_GPIO_1,PORT_PIN_CFG0_P104_CFG_GPIO_1,PORT_PIN_CFG0_P105_CFG_GPIO_1,PORT_PIN_CFG0_P106_CFG_GPIO_1,PORT_PIN_CFG0_P107_CFG_GPIO_1,PORT_PIN_CFG0_P108_CFG_GPIO_1,PORT_PIN_CFG0_P109_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG0_P100_CFG_GPIO_2,PORT_PIN_CFG0_P101_CFG_GPIO_2,PORT_PIN_CFG0_P102_CFG_GPIO_2,PORT_PIN_CFG0_P103_CFG_GPIO_2,PORT_PIN_CFG0_P104_CFG_GPIO_2,PORT_PIN_CFG0_P105_CFG_GPIO_2,PORT_PIN_CFG0_P106_CFG_GPIO_2,PORT_PIN_CFG0_P107_CFG_GPIO_2,PORT_PIN_CFG0_P108_CFG_GPIO_2,PORT_PIN_CFG0_P109_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG0_P100_CFG_ADD_0,PORT_PIN_CFG0_P101_CFG_ADD_0,PORT_PIN_CFG0_P102_CFG_ADD_0,PORT_PIN_CFG0_P103_CFG_ADD_0,PORT_PIN_CFG0_P104_CFG_ADD_0,PORT_PIN_CFG0_P105_CFG_ADD_0,PORT_PIN_CFG0_P106_CFG_ADD_0,PORT_PIN_CFG0_P107_CFG_ADD_0,PORT_PIN_CFG0_P108_CFG_ADD_0,PORT_PIN_CFG0_P109_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG0_P100_CFG_ADD_1,PORT_PIN_CFG0_P101_CFG_ADD_1,PORT_PIN_CFG0_P102_CFG_ADD_1,PORT_PIN_CFG0_P103_CFG_ADD_1,PORT_PIN_CFG0_P104_CFG_ADD_1,PORT_PIN_CFG0_P105_CFG_ADD_1,PORT_PIN_CFG0_P106_CFG_ADD_1,PORT_PIN_CFG0_P107_CFG_ADD_1,PORT_PIN_CFG0_P108_CFG_ADD_1,PORT_PIN_CFG0_P109_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG0_P100_CFG_ADD_2,PORT_PIN_CFG0_P101_CFG_ADD_2,PORT_PIN_CFG0_P102_CFG_ADD_2,PORT_PIN_CFG0_P103_CFG_ADD_2,PORT_PIN_CFG0_P104_CFG_ADD_2,PORT_PIN_CFG0_P105_CFG_ADD_2,PORT_PIN_CFG0_P106_CFG_ADD_2,PORT_PIN_CFG0_P107_CFG_ADD_2,PORT_PIN_CFG0_P108_CFG_ADD_2,PORT_PIN_CFG0_P109_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2) \
  },                                                                                       \
  {                                                                                        \
    2U,                                                                                    \
    PORT_SET_SIMPLE_8BIT(0, 0, 0, 0, 0, 0, 0, 0 ),                                          \
    PORT_CFG_DERIVATE_USE_PORT_2,                                                          \
    {                                                                                      \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P216_CFG_PORT_0,PORT_PIN_CFG0_P216_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P216_CFG_PORT_2, PORT_PIN_CFG0_P216_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P216_CFG_PORT_4, PORT_PIN_CFG0_P216_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P217_CFG_PORT_0,PORT_PIN_CFG0_P217_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P217_CFG_PORT_2, PORT_PIN_CFG0_P217_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P217_CFG_PORT_4, PORT_PIN_CFG0_P217_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P219_CFG_PORT_0,PORT_PIN_CFG0_P219_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P219_CFG_PORT_2, PORT_PIN_CFG0_P219_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P219_CFG_PORT_4, PORT_PIN_CFG0_P219_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P222_CFG_PORT_0,PORT_PIN_CFG0_P222_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P222_CFG_PORT_2, PORT_PIN_CFG0_P222_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P222_CFG_PORT_4, PORT_PIN_CFG0_P222_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P224_CFG_PORT_0,PORT_PIN_CFG0_P224_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P224_CFG_PORT_2, PORT_PIN_CFG0_P224_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P224_CFG_PORT_4, PORT_PIN_CFG0_P224_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P225_CFG_PORT_0,PORT_PIN_CFG0_P225_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P225_CFG_PORT_2, PORT_PIN_CFG0_P225_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P225_CFG_PORT_4, PORT_PIN_CFG0_P225_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P226_CFG_PORT_0,PORT_PIN_CFG0_P226_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P226_CFG_PORT_2, PORT_PIN_CFG0_P226_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P226_CFG_PORT_4, PORT_PIN_CFG0_P226_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P227_CFG_PORT_0,PORT_PIN_CFG0_P227_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P227_CFG_PORT_2, PORT_PIN_CFG0_P227_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P227_CFG_PORT_4, PORT_PIN_CFG0_P227_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P228_CFG_PORT_0,PORT_PIN_CFG0_P228_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P228_CFG_PORT_2, PORT_PIN_CFG0_P228_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P228_CFG_PORT_4, PORT_PIN_CFG0_P228_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P229_CFG_PORT_0,PORT_PIN_CFG0_P229_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P229_CFG_PORT_2, PORT_PIN_CFG0_P229_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P229_CFG_PORT_4, PORT_PIN_CFG0_P229_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P230_CFG_PORT_0,PORT_PIN_CFG0_P230_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P230_CFG_PORT_2, PORT_PIN_CFG0_P230_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P230_CFG_PORT_4, PORT_PIN_CFG0_P230_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P231_CFG_PORT_0,PORT_PIN_CFG0_P231_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P231_CFG_PORT_2, PORT_PIN_CFG0_P231_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P231_CFG_PORT_4, PORT_PIN_CFG0_P231_CFG_PORT_5)         \
    },                                                                                     \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_CFG0_P216_CFG_GPIO_0,PORT_PIN_CFG0_P217_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_CFG0_P219_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_CFG0_P222_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_CFG0_P224_CFG_GPIO_0,PORT_PIN_CFG0_P225_CFG_GPIO_0,PORT_PIN_CFG0_P226_CFG_GPIO_0,PORT_PIN_CFG0_P227_CFG_GPIO_0,PORT_PIN_CFG0_P228_CFG_GPIO_0,PORT_PIN_CFG0_P229_CFG_GPIO_0,PORT_PIN_CFG0_P230_CFG_GPIO_0,PORT_PIN_CFG0_P231_CFG_GPIO_0), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_CFG0_P216_CFG_GPIO_1,PORT_PIN_CFG0_P217_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_CFG0_P219_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_CFG0_P222_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_CFG0_P224_CFG_GPIO_1,PORT_PIN_CFG0_P225_CFG_GPIO_1,PORT_PIN_CFG0_P226_CFG_GPIO_1,PORT_PIN_CFG0_P227_CFG_GPIO_1,PORT_PIN_CFG0_P228_CFG_GPIO_1,PORT_PIN_CFG0_P229_CFG_GPIO_1,PORT_PIN_CFG0_P230_CFG_GPIO_1,PORT_PIN_CFG0_P231_CFG_GPIO_1), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_CFG0_P216_CFG_GPIO_2,PORT_PIN_CFG0_P217_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_CFG0_P219_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_CFG0_P222_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_CFG0_P224_CFG_GPIO_2,PORT_PIN_CFG0_P225_CFG_GPIO_2,PORT_PIN_CFG0_P226_CFG_GPIO_2,PORT_PIN_CFG0_P227_CFG_GPIO_2,PORT_PIN_CFG0_P228_CFG_GPIO_2,PORT_PIN_CFG0_P229_CFG_GPIO_2,PORT_PIN_CFG0_P230_CFG_GPIO_2,PORT_PIN_CFG0_P231_CFG_GPIO_2), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_CFG0_P216_CFG_ADD_0,PORT_PIN_CFG0_P217_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_CFG0_P219_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_CFG0_P222_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_CFG0_P224_CFG_ADD_0,PORT_PIN_CFG0_P225_CFG_ADD_0,PORT_PIN_CFG0_P226_CFG_ADD_0,PORT_PIN_CFG0_P227_CFG_ADD_0,PORT_PIN_CFG0_P228_CFG_ADD_0,PORT_PIN_CFG0_P229_CFG_ADD_0,PORT_PIN_CFG0_P230_CFG_ADD_0,PORT_PIN_CFG0_P231_CFG_ADD_0), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_CFG0_P216_CFG_ADD_1,PORT_PIN_CFG0_P217_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_CFG0_P219_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_CFG0_P222_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_CFG0_P224_CFG_ADD_1,PORT_PIN_CFG0_P225_CFG_ADD_1,PORT_PIN_CFG0_P226_CFG_ADD_1,PORT_PIN_CFG0_P227_CFG_ADD_1,PORT_PIN_CFG0_P228_CFG_ADD_1,PORT_PIN_CFG0_P229_CFG_ADD_1,PORT_PIN_CFG0_P230_CFG_ADD_1,PORT_PIN_CFG0_P231_CFG_ADD_1), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_CFG0_P216_CFG_ADD_2,PORT_PIN_CFG0_P217_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_CFG0_P219_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_CFG0_P222_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_CFG0_P224_CFG_ADD_2,PORT_PIN_CFG0_P225_CFG_ADD_2,PORT_PIN_CFG0_P226_CFG_ADD_2,PORT_PIN_CFG0_P227_CFG_ADD_2,PORT_PIN_CFG0_P228_CFG_ADD_2,PORT_PIN_CFG0_P229_CFG_ADD_2,PORT_PIN_CFG0_P230_CFG_ADD_2,PORT_PIN_CFG0_P231_CFG_ADD_2) \
  },                                                                                       \
  {                                                                                        \
    3U,                                                                                    \
    PORT_SET_SIMPLE_8BIT(0, 0, 0, 0, 0, 0, 0, 0 ),                                          \
    PORT_CFG_DERIVATE_USE_PORT_3,                                                          \
    {                                                                                      \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P300_CFG_PORT_0,PORT_PIN_CFG0_P300_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P300_CFG_PORT_2, PORT_PIN_CFG0_P300_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P300_CFG_PORT_4, PORT_PIN_CFG0_P300_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P301_CFG_PORT_0,PORT_PIN_CFG0_P301_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P301_CFG_PORT_2, PORT_PIN_CFG0_P301_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P301_CFG_PORT_4, PORT_PIN_CFG0_P301_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P302_CFG_PORT_0,PORT_PIN_CFG0_P302_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P302_CFG_PORT_2, PORT_PIN_CFG0_P302_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P302_CFG_PORT_4, PORT_PIN_CFG0_P302_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P303_CFG_PORT_0,PORT_PIN_CFG0_P303_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P303_CFG_PORT_2, PORT_PIN_CFG0_P303_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P303_CFG_PORT_4, PORT_PIN_CFG0_P303_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P304_CFG_PORT_0,PORT_PIN_CFG0_P304_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P304_CFG_PORT_2, PORT_PIN_CFG0_P304_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P304_CFG_PORT_4, PORT_PIN_CFG0_P304_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P305_CFG_PORT_0,PORT_PIN_CFG0_P305_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P305_CFG_PORT_2, PORT_PIN_CFG0_P305_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P305_CFG_PORT_4, PORT_PIN_CFG0_P305_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P306_CFG_PORT_0,PORT_PIN_CFG0_P306_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P306_CFG_PORT_2, PORT_PIN_CFG0_P306_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P306_CFG_PORT_4, PORT_PIN_CFG0_P306_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P307_CFG_PORT_0,PORT_PIN_CFG0_P307_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P307_CFG_PORT_2, PORT_PIN_CFG0_P307_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P307_CFG_PORT_4, PORT_PIN_CFG0_P307_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P308_CFG_PORT_0,PORT_PIN_CFG0_P308_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P308_CFG_PORT_2, PORT_PIN_CFG0_P308_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P308_CFG_PORT_4, PORT_PIN_CFG0_P308_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P309_CFG_PORT_0,PORT_PIN_CFG0_P309_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P309_CFG_PORT_2, PORT_PIN_CFG0_P309_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P309_CFG_PORT_4, PORT_PIN_CFG0_P309_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P310_CFG_PORT_0,PORT_PIN_CFG0_P310_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P310_CFG_PORT_2, PORT_PIN_CFG0_P310_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P310_CFG_PORT_4, PORT_PIN_CFG0_P310_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P311_CFG_PORT_0,PORT_PIN_CFG0_P311_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P311_CFG_PORT_2, PORT_PIN_CFG0_P311_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P311_CFG_PORT_4, PORT_PIN_CFG0_P311_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P312_CFG_PORT_0,PORT_PIN_CFG0_P312_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P312_CFG_PORT_2, PORT_PIN_CFG0_P312_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P312_CFG_PORT_4, PORT_PIN_CFG0_P312_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P313_CFG_PORT_0,PORT_PIN_CFG0_P313_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P313_CFG_PORT_2, PORT_PIN_CFG0_P313_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P313_CFG_PORT_4, PORT_PIN_CFG0_P313_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P314_CFG_PORT_0,PORT_PIN_CFG0_P314_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P314_CFG_PORT_2, PORT_PIN_CFG0_P314_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P314_CFG_PORT_4, PORT_PIN_CFG0_P314_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P315_CFG_PORT_0,PORT_PIN_CFG0_P315_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P315_CFG_PORT_2, PORT_PIN_CFG0_P315_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P315_CFG_PORT_4, PORT_PIN_CFG0_P315_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P316_CFG_PORT_0,PORT_PIN_CFG0_P316_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P316_CFG_PORT_2, PORT_PIN_CFG0_P316_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P316_CFG_PORT_4, PORT_PIN_CFG0_P316_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P317_CFG_PORT_0,PORT_PIN_CFG0_P317_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P317_CFG_PORT_2, PORT_PIN_CFG0_P317_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P317_CFG_PORT_4, PORT_PIN_CFG0_P317_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P318_CFG_PORT_0,PORT_PIN_CFG0_P318_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P318_CFG_PORT_2, PORT_PIN_CFG0_P318_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P318_CFG_PORT_4, PORT_PIN_CFG0_P318_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P319_CFG_PORT_0,PORT_PIN_CFG0_P319_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P319_CFG_PORT_2, PORT_PIN_CFG0_P319_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P319_CFG_PORT_4, PORT_PIN_CFG0_P319_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P320_CFG_PORT_0,PORT_PIN_CFG0_P320_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P320_CFG_PORT_2, PORT_PIN_CFG0_P320_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P320_CFG_PORT_4, PORT_PIN_CFG0_P320_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P321_CFG_PORT_0,PORT_PIN_CFG0_P321_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P321_CFG_PORT_2, PORT_PIN_CFG0_P321_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P321_CFG_PORT_4, PORT_PIN_CFG0_P321_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P322_CFG_PORT_0,PORT_PIN_CFG0_P322_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P322_CFG_PORT_2, PORT_PIN_CFG0_P322_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P322_CFG_PORT_4, PORT_PIN_CFG0_P322_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P323_CFG_PORT_0,PORT_PIN_CFG0_P323_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P323_CFG_PORT_2, PORT_PIN_CFG0_P323_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P323_CFG_PORT_4, PORT_PIN_CFG0_P323_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P324_CFG_PORT_0,PORT_PIN_CFG0_P324_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P324_CFG_PORT_2, PORT_PIN_CFG0_P324_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P324_CFG_PORT_4, PORT_PIN_CFG0_P324_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P325_CFG_PORT_0,PORT_PIN_CFG0_P325_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P325_CFG_PORT_2, PORT_PIN_CFG0_P325_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P325_CFG_PORT_4, PORT_PIN_CFG0_P325_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P326_CFG_PORT_0,PORT_PIN_CFG0_P326_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P326_CFG_PORT_2, PORT_PIN_CFG0_P326_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P326_CFG_PORT_4, PORT_PIN_CFG0_P326_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P327_CFG_PORT_0,PORT_PIN_CFG0_P327_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P327_CFG_PORT_2, PORT_PIN_CFG0_P327_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P327_CFG_PORT_4, PORT_PIN_CFG0_P327_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P328_CFG_PORT_0,PORT_PIN_CFG0_P328_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P328_CFG_PORT_2, PORT_PIN_CFG0_P328_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P328_CFG_PORT_4, PORT_PIN_CFG0_P328_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P329_CFG_PORT_0,PORT_PIN_CFG0_P329_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P329_CFG_PORT_2, PORT_PIN_CFG0_P329_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P329_CFG_PORT_4, PORT_PIN_CFG0_P329_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P330_CFG_PORT_0,PORT_PIN_CFG0_P330_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P330_CFG_PORT_2, PORT_PIN_CFG0_P330_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P330_CFG_PORT_4, PORT_PIN_CFG0_P330_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P331_CFG_PORT_0,PORT_PIN_CFG0_P331_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P331_CFG_PORT_2, PORT_PIN_CFG0_P331_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P331_CFG_PORT_4, PORT_PIN_CFG0_P331_CFG_PORT_5)         \
    },                                                                                     \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG0_P300_CFG_GPIO_0,PORT_PIN_CFG0_P301_CFG_GPIO_0,PORT_PIN_CFG0_P302_CFG_GPIO_0,PORT_PIN_CFG0_P303_CFG_GPIO_0,PORT_PIN_CFG0_P304_CFG_GPIO_0,PORT_PIN_CFG0_P305_CFG_GPIO_0,PORT_PIN_CFG0_P306_CFG_GPIO_0,PORT_PIN_CFG0_P307_CFG_GPIO_0,PORT_PIN_CFG0_P308_CFG_GPIO_0,PORT_PIN_CFG0_P309_CFG_GPIO_0,PORT_PIN_CFG0_P310_CFG_GPIO_0,PORT_PIN_CFG0_P311_CFG_GPIO_0,PORT_PIN_CFG0_P312_CFG_GPIO_0,PORT_PIN_CFG0_P313_CFG_GPIO_0,PORT_PIN_CFG0_P314_CFG_GPIO_0,PORT_PIN_CFG0_P315_CFG_GPIO_0,PORT_PIN_CFG0_P316_CFG_GPIO_0,PORT_PIN_CFG0_P317_CFG_GPIO_0,PORT_PIN_CFG0_P318_CFG_GPIO_0,PORT_PIN_CFG0_P319_CFG_GPIO_0,PORT_PIN_CFG0_P320_CFG_GPIO_0,PORT_PIN_CFG0_P321_CFG_GPIO_0,PORT_PIN_CFG0_P322_CFG_GPIO_0,PORT_PIN_CFG0_P323_CFG_GPIO_0,PORT_PIN_CFG0_P324_CFG_GPIO_0,PORT_PIN_CFG0_P325_CFG_GPIO_0,PORT_PIN_CFG0_P326_CFG_GPIO_0,PORT_PIN_CFG0_P327_CFG_GPIO_0,PORT_PIN_CFG0_P328_CFG_GPIO_0,PORT_PIN_CFG0_P329_CFG_GPIO_0,PORT_PIN_CFG0_P330_CFG_GPIO_0,PORT_PIN_CFG0_P331_CFG_GPIO_0), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG0_P300_CFG_GPIO_1,PORT_PIN_CFG0_P301_CFG_GPIO_1,PORT_PIN_CFG0_P302_CFG_GPIO_1,PORT_PIN_CFG0_P303_CFG_GPIO_1,PORT_PIN_CFG0_P304_CFG_GPIO_1,PORT_PIN_CFG0_P305_CFG_GPIO_1,PORT_PIN_CFG0_P306_CFG_GPIO_1,PORT_PIN_CFG0_P307_CFG_GPIO_1,PORT_PIN_CFG0_P308_CFG_GPIO_1,PORT_PIN_CFG0_P309_CFG_GPIO_1,PORT_PIN_CFG0_P310_CFG_GPIO_1,PORT_PIN_CFG0_P311_CFG_GPIO_1,PORT_PIN_CFG0_P312_CFG_GPIO_1,PORT_PIN_CFG0_P313_CFG_GPIO_1,PORT_PIN_CFG0_P314_CFG_GPIO_1,PORT_PIN_CFG0_P315_CFG_GPIO_1,PORT_PIN_CFG0_P316_CFG_GPIO_1,PORT_PIN_CFG0_P317_CFG_GPIO_1,PORT_PIN_CFG0_P318_CFG_GPIO_1,PORT_PIN_CFG0_P319_CFG_GPIO_1,PORT_PIN_CFG0_P320_CFG_GPIO_1,PORT_PIN_CFG0_P321_CFG_GPIO_1,PORT_PIN_CFG0_P322_CFG_GPIO_1,PORT_PIN_CFG0_P323_CFG_GPIO_1,PORT_PIN_CFG0_P324_CFG_GPIO_1,PORT_PIN_CFG0_P325_CFG_GPIO_1,PORT_PIN_CFG0_P326_CFG_GPIO_1,PORT_PIN_CFG0_P327_CFG_GPIO_1,PORT_PIN_CFG0_P328_CFG_GPIO_1,PORT_PIN_CFG0_P329_CFG_GPIO_1,PORT_PIN_CFG0_P330_CFG_GPIO_1,PORT_PIN_CFG0_P331_CFG_GPIO_1), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG0_P300_CFG_GPIO_2,PORT_PIN_CFG0_P301_CFG_GPIO_2,PORT_PIN_CFG0_P302_CFG_GPIO_2,PORT_PIN_CFG0_P303_CFG_GPIO_2,PORT_PIN_CFG0_P304_CFG_GPIO_2,PORT_PIN_CFG0_P305_CFG_GPIO_2,PORT_PIN_CFG0_P306_CFG_GPIO_2,PORT_PIN_CFG0_P307_CFG_GPIO_2,PORT_PIN_CFG0_P308_CFG_GPIO_2,PORT_PIN_CFG0_P309_CFG_GPIO_2,PORT_PIN_CFG0_P310_CFG_GPIO_2,PORT_PIN_CFG0_P311_CFG_GPIO_2,PORT_PIN_CFG0_P312_CFG_GPIO_2,PORT_PIN_CFG0_P313_CFG_GPIO_2,PORT_PIN_CFG0_P314_CFG_GPIO_2,PORT_PIN_CFG0_P315_CFG_GPIO_2,PORT_PIN_CFG0_P316_CFG_GPIO_2,PORT_PIN_CFG0_P317_CFG_GPIO_2,PORT_PIN_CFG0_P318_CFG_GPIO_2,PORT_PIN_CFG0_P319_CFG_GPIO_2,PORT_PIN_CFG0_P320_CFG_GPIO_2,PORT_PIN_CFG0_P321_CFG_GPIO_2,PORT_PIN_CFG0_P322_CFG_GPIO_2,PORT_PIN_CFG0_P323_CFG_GPIO_2,PORT_PIN_CFG0_P324_CFG_GPIO_2,PORT_PIN_CFG0_P325_CFG_GPIO_2,PORT_PIN_CFG0_P326_CFG_GPIO_2,PORT_PIN_CFG0_P327_CFG_GPIO_2,PORT_PIN_CFG0_P328_CFG_GPIO_2,PORT_PIN_CFG0_P329_CFG_GPIO_2,PORT_PIN_CFG0_P330_CFG_GPIO_2,PORT_PIN_CFG0_P331_CFG_GPIO_2), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG0_P300_CFG_ADD_0,PORT_PIN_CFG0_P301_CFG_ADD_0,PORT_PIN_CFG0_P302_CFG_ADD_0,PORT_PIN_CFG0_P303_CFG_ADD_0,PORT_PIN_CFG0_P304_CFG_ADD_0,PORT_PIN_CFG0_P305_CFG_ADD_0,PORT_PIN_CFG0_P306_CFG_ADD_0,PORT_PIN_CFG0_P307_CFG_ADD_0,PORT_PIN_CFG0_P308_CFG_ADD_0,PORT_PIN_CFG0_P309_CFG_ADD_0,PORT_PIN_CFG0_P310_CFG_ADD_0,PORT_PIN_CFG0_P311_CFG_ADD_0,PORT_PIN_CFG0_P312_CFG_ADD_0,PORT_PIN_CFG0_P313_CFG_ADD_0,PORT_PIN_CFG0_P314_CFG_ADD_0,PORT_PIN_CFG0_P315_CFG_ADD_0,PORT_PIN_CFG0_P316_CFG_ADD_0,PORT_PIN_CFG0_P317_CFG_ADD_0,PORT_PIN_CFG0_P318_CFG_ADD_0,PORT_PIN_CFG0_P319_CFG_ADD_0,PORT_PIN_CFG0_P320_CFG_ADD_0,PORT_PIN_CFG0_P321_CFG_ADD_0,PORT_PIN_CFG0_P322_CFG_ADD_0,PORT_PIN_CFG0_P323_CFG_ADD_0,PORT_PIN_CFG0_P324_CFG_ADD_0,PORT_PIN_CFG0_P325_CFG_ADD_0,PORT_PIN_CFG0_P326_CFG_ADD_0,PORT_PIN_CFG0_P327_CFG_ADD_0,PORT_PIN_CFG0_P328_CFG_ADD_0,PORT_PIN_CFG0_P329_CFG_ADD_0,PORT_PIN_CFG0_P330_CFG_ADD_0,PORT_PIN_CFG0_P331_CFG_ADD_0), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG0_P300_CFG_ADD_1,PORT_PIN_CFG0_P301_CFG_ADD_1,PORT_PIN_CFG0_P302_CFG_ADD_1,PORT_PIN_CFG0_P303_CFG_ADD_1,PORT_PIN_CFG0_P304_CFG_ADD_1,PORT_PIN_CFG0_P305_CFG_ADD_1,PORT_PIN_CFG0_P306_CFG_ADD_1,PORT_PIN_CFG0_P307_CFG_ADD_1,PORT_PIN_CFG0_P308_CFG_ADD_1,PORT_PIN_CFG0_P309_CFG_ADD_1,PORT_PIN_CFG0_P310_CFG_ADD_1,PORT_PIN_CFG0_P311_CFG_ADD_1,PORT_PIN_CFG0_P312_CFG_ADD_1,PORT_PIN_CFG0_P313_CFG_ADD_1,PORT_PIN_CFG0_P314_CFG_ADD_1,PORT_PIN_CFG0_P315_CFG_ADD_1,PORT_PIN_CFG0_P316_CFG_ADD_1,PORT_PIN_CFG0_P317_CFG_ADD_1,PORT_PIN_CFG0_P318_CFG_ADD_1,PORT_PIN_CFG0_P319_CFG_ADD_1,PORT_PIN_CFG0_P320_CFG_ADD_1,PORT_PIN_CFG0_P321_CFG_ADD_1,PORT_PIN_CFG0_P322_CFG_ADD_1,PORT_PIN_CFG0_P323_CFG_ADD_1,PORT_PIN_CFG0_P324_CFG_ADD_1,PORT_PIN_CFG0_P325_CFG_ADD_1,PORT_PIN_CFG0_P326_CFG_ADD_1,PORT_PIN_CFG0_P327_CFG_ADD_1,PORT_PIN_CFG0_P328_CFG_ADD_1,PORT_PIN_CFG0_P329_CFG_ADD_1,PORT_PIN_CFG0_P330_CFG_ADD_1,PORT_PIN_CFG0_P331_CFG_ADD_1), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG0_P300_CFG_ADD_2,PORT_PIN_CFG0_P301_CFG_ADD_2,PORT_PIN_CFG0_P302_CFG_ADD_2,PORT_PIN_CFG0_P303_CFG_ADD_2,PORT_PIN_CFG0_P304_CFG_ADD_2,PORT_PIN_CFG0_P305_CFG_ADD_2,PORT_PIN_CFG0_P306_CFG_ADD_2,PORT_PIN_CFG0_P307_CFG_ADD_2,PORT_PIN_CFG0_P308_CFG_ADD_2,PORT_PIN_CFG0_P309_CFG_ADD_2,PORT_PIN_CFG0_P310_CFG_ADD_2,PORT_PIN_CFG0_P311_CFG_ADD_2,PORT_PIN_CFG0_P312_CFG_ADD_2,PORT_PIN_CFG0_P313_CFG_ADD_2,PORT_PIN_CFG0_P314_CFG_ADD_2,PORT_PIN_CFG0_P315_CFG_ADD_2,PORT_PIN_CFG0_P316_CFG_ADD_2,PORT_PIN_CFG0_P317_CFG_ADD_2,PORT_PIN_CFG0_P318_CFG_ADD_2,PORT_PIN_CFG0_P319_CFG_ADD_2,PORT_PIN_CFG0_P320_CFG_ADD_2,PORT_PIN_CFG0_P321_CFG_ADD_2,PORT_PIN_CFG0_P322_CFG_ADD_2,PORT_PIN_CFG0_P323_CFG_ADD_2,PORT_PIN_CFG0_P324_CFG_ADD_2,PORT_PIN_CFG0_P325_CFG_ADD_2,PORT_PIN_CFG0_P326_CFG_ADD_2,PORT_PIN_CFG0_P327_CFG_ADD_2,PORT_PIN_CFG0_P328_CFG_ADD_2,PORT_PIN_CFG0_P329_CFG_ADD_2,PORT_PIN_CFG0_P330_CFG_ADD_2,PORT_PIN_CFG0_P331_CFG_ADD_2) \
  },                                                                                       \
  {                                                                                        \
    4U,                                                                                    \
    PORT_SET_SIMPLE_8BIT(0, 0, 0, 0, 0, 0, 0, 0 ),                                          \
    PORT_CFG_DERIVATE_USE_PORT_4,                                                          \
    {                                                                                      \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P400_CFG_PORT_0,PORT_PIN_CFG0_P400_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P400_CFG_PORT_2, PORT_PIN_CFG0_P400_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P400_CFG_PORT_4, PORT_PIN_CFG0_P400_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P401_CFG_PORT_0,PORT_PIN_CFG0_P401_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P401_CFG_PORT_2, PORT_PIN_CFG0_P401_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P401_CFG_PORT_4, PORT_PIN_CFG0_P401_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P402_CFG_PORT_0,PORT_PIN_CFG0_P402_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P402_CFG_PORT_2, PORT_PIN_CFG0_P402_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P402_CFG_PORT_4, PORT_PIN_CFG0_P402_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P403_CFG_PORT_0,PORT_PIN_CFG0_P403_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P403_CFG_PORT_2, PORT_PIN_CFG0_P403_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P403_CFG_PORT_4, PORT_PIN_CFG0_P403_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P404_CFG_PORT_0,PORT_PIN_CFG0_P404_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P404_CFG_PORT_2, PORT_PIN_CFG0_P404_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P404_CFG_PORT_4, PORT_PIN_CFG0_P404_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P405_CFG_PORT_0,PORT_PIN_CFG0_P405_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P405_CFG_PORT_2, PORT_PIN_CFG0_P405_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P405_CFG_PORT_4, PORT_PIN_CFG0_P405_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P406_CFG_PORT_0,PORT_PIN_CFG0_P406_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P406_CFG_PORT_2, PORT_PIN_CFG0_P406_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P406_CFG_PORT_4, PORT_PIN_CFG0_P406_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P407_CFG_PORT_0,PORT_PIN_CFG0_P407_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P407_CFG_PORT_2, PORT_PIN_CFG0_P407_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P407_CFG_PORT_4, PORT_PIN_CFG0_P407_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P408_CFG_PORT_0,PORT_PIN_CFG0_P408_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P408_CFG_PORT_2, PORT_PIN_CFG0_P408_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P408_CFG_PORT_4, PORT_PIN_CFG0_P408_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P409_CFG_PORT_0,PORT_PIN_CFG0_P409_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P409_CFG_PORT_2, PORT_PIN_CFG0_P409_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P409_CFG_PORT_4, PORT_PIN_CFG0_P409_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P410_CFG_PORT_0,PORT_PIN_CFG0_P410_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P410_CFG_PORT_2, PORT_PIN_CFG0_P410_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P410_CFG_PORT_4, PORT_PIN_CFG0_P410_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P411_CFG_PORT_0,PORT_PIN_CFG0_P411_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P411_CFG_PORT_2, PORT_PIN_CFG0_P411_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P411_CFG_PORT_4, PORT_PIN_CFG0_P411_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P412_CFG_PORT_0,PORT_PIN_CFG0_P412_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P412_CFG_PORT_2, PORT_PIN_CFG0_P412_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P412_CFG_PORT_4, PORT_PIN_CFG0_P412_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P425_CFG_PORT_0,PORT_PIN_CFG0_P425_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P425_CFG_PORT_2, PORT_PIN_CFG0_P425_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P425_CFG_PORT_4, PORT_PIN_CFG0_P425_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P426_CFG_PORT_0,PORT_PIN_CFG0_P426_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P426_CFG_PORT_2, PORT_PIN_CFG0_P426_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P426_CFG_PORT_4, PORT_PIN_CFG0_P426_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P427_CFG_PORT_0,PORT_PIN_CFG0_P427_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P427_CFG_PORT_2, PORT_PIN_CFG0_P427_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P427_CFG_PORT_4, PORT_PIN_CFG0_P427_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P428_CFG_PORT_0,PORT_PIN_CFG0_P428_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P428_CFG_PORT_2, PORT_PIN_CFG0_P428_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P428_CFG_PORT_4, PORT_PIN_CFG0_P428_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P429_CFG_PORT_0,PORT_PIN_CFG0_P429_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P429_CFG_PORT_2, PORT_PIN_CFG0_P429_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P429_CFG_PORT_4, PORT_PIN_CFG0_P429_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P430_CFG_PORT_0,PORT_PIN_CFG0_P430_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P430_CFG_PORT_2, PORT_PIN_CFG0_P430_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P430_CFG_PORT_4, PORT_PIN_CFG0_P430_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P431_CFG_PORT_0,PORT_PIN_CFG0_P431_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P431_CFG_PORT_2, PORT_PIN_CFG0_P431_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P431_CFG_PORT_4, PORT_PIN_CFG0_P431_CFG_PORT_5)         \
    },                                                                                     \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG0_P400_CFG_GPIO_0,PORT_PIN_CFG0_P401_CFG_GPIO_0,PORT_PIN_CFG0_P402_CFG_GPIO_0,PORT_PIN_CFG0_P403_CFG_GPIO_0,PORT_PIN_CFG0_P404_CFG_GPIO_0,PORT_PIN_CFG0_P405_CFG_GPIO_0,PORT_PIN_CFG0_P406_CFG_GPIO_0,PORT_PIN_CFG0_P407_CFG_GPIO_0,PORT_PIN_CFG0_P408_CFG_GPIO_0,PORT_PIN_CFG0_P409_CFG_GPIO_0,PORT_PIN_CFG0_P410_CFG_GPIO_0,PORT_PIN_CFG0_P411_CFG_GPIO_0,PORT_PIN_CFG0_P412_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_CFG0_P425_CFG_GPIO_0,PORT_PIN_CFG0_P426_CFG_GPIO_0,PORT_PIN_CFG0_P427_CFG_GPIO_0,PORT_PIN_CFG0_P428_CFG_GPIO_0,PORT_PIN_CFG0_P429_CFG_GPIO_0,PORT_PIN_CFG0_P430_CFG_GPIO_0,PORT_PIN_CFG0_P431_CFG_GPIO_0), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG0_P400_CFG_GPIO_1,PORT_PIN_CFG0_P401_CFG_GPIO_1,PORT_PIN_CFG0_P402_CFG_GPIO_1,PORT_PIN_CFG0_P403_CFG_GPIO_1,PORT_PIN_CFG0_P404_CFG_GPIO_1,PORT_PIN_CFG0_P405_CFG_GPIO_1,PORT_PIN_CFG0_P406_CFG_GPIO_1,PORT_PIN_CFG0_P407_CFG_GPIO_1,PORT_PIN_CFG0_P408_CFG_GPIO_1,PORT_PIN_CFG0_P409_CFG_GPIO_1,PORT_PIN_CFG0_P410_CFG_GPIO_1,PORT_PIN_CFG0_P411_CFG_GPIO_1,PORT_PIN_CFG0_P412_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_CFG0_P425_CFG_GPIO_1,PORT_PIN_CFG0_P426_CFG_GPIO_1,PORT_PIN_CFG0_P427_CFG_GPIO_1,PORT_PIN_CFG0_P428_CFG_GPIO_1,PORT_PIN_CFG0_P429_CFG_GPIO_1,PORT_PIN_CFG0_P430_CFG_GPIO_1,PORT_PIN_CFG0_P431_CFG_GPIO_1), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG0_P400_CFG_GPIO_2,PORT_PIN_CFG0_P401_CFG_GPIO_2,PORT_PIN_CFG0_P402_CFG_GPIO_2,PORT_PIN_CFG0_P403_CFG_GPIO_2,PORT_PIN_CFG0_P404_CFG_GPIO_2,PORT_PIN_CFG0_P405_CFG_GPIO_2,PORT_PIN_CFG0_P406_CFG_GPIO_2,PORT_PIN_CFG0_P407_CFG_GPIO_2,PORT_PIN_CFG0_P408_CFG_GPIO_2,PORT_PIN_CFG0_P409_CFG_GPIO_2,PORT_PIN_CFG0_P410_CFG_GPIO_2,PORT_PIN_CFG0_P411_CFG_GPIO_2,PORT_PIN_CFG0_P412_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_CFG0_P425_CFG_GPIO_2,PORT_PIN_CFG0_P426_CFG_GPIO_2,PORT_PIN_CFG0_P427_CFG_GPIO_2,PORT_PIN_CFG0_P428_CFG_GPIO_2,PORT_PIN_CFG0_P429_CFG_GPIO_2,PORT_PIN_CFG0_P430_CFG_GPIO_2,PORT_PIN_CFG0_P431_CFG_GPIO_2), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG0_P400_CFG_ADD_0,PORT_PIN_CFG0_P401_CFG_ADD_0,PORT_PIN_CFG0_P402_CFG_ADD_0,PORT_PIN_CFG0_P403_CFG_ADD_0,PORT_PIN_CFG0_P404_CFG_ADD_0,PORT_PIN_CFG0_P405_CFG_ADD_0,PORT_PIN_CFG0_P406_CFG_ADD_0,PORT_PIN_CFG0_P407_CFG_ADD_0,PORT_PIN_CFG0_P408_CFG_ADD_0,PORT_PIN_CFG0_P409_CFG_ADD_0,PORT_PIN_CFG0_P410_CFG_ADD_0,PORT_PIN_CFG0_P411_CFG_ADD_0,PORT_PIN_CFG0_P412_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_CFG0_P425_CFG_ADD_0,PORT_PIN_CFG0_P426_CFG_ADD_0,PORT_PIN_CFG0_P427_CFG_ADD_0,PORT_PIN_CFG0_P428_CFG_ADD_0,PORT_PIN_CFG0_P429_CFG_ADD_0,PORT_PIN_CFG0_P430_CFG_ADD_0,PORT_PIN_CFG0_P431_CFG_ADD_0), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG0_P400_CFG_ADD_1,PORT_PIN_CFG0_P401_CFG_ADD_1,PORT_PIN_CFG0_P402_CFG_ADD_1,PORT_PIN_CFG0_P403_CFG_ADD_1,PORT_PIN_CFG0_P404_CFG_ADD_1,PORT_PIN_CFG0_P405_CFG_ADD_1,PORT_PIN_CFG0_P406_CFG_ADD_1,PORT_PIN_CFG0_P407_CFG_ADD_1,PORT_PIN_CFG0_P408_CFG_ADD_1,PORT_PIN_CFG0_P409_CFG_ADD_1,PORT_PIN_CFG0_P410_CFG_ADD_1,PORT_PIN_CFG0_P411_CFG_ADD_1,PORT_PIN_CFG0_P412_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_CFG0_P425_CFG_ADD_1,PORT_PIN_CFG0_P426_CFG_ADD_1,PORT_PIN_CFG0_P427_CFG_ADD_1,PORT_PIN_CFG0_P428_CFG_ADD_1,PORT_PIN_CFG0_P429_CFG_ADD_1,PORT_PIN_CFG0_P430_CFG_ADD_1,PORT_PIN_CFG0_P431_CFG_ADD_1), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG0_P400_CFG_ADD_2,PORT_PIN_CFG0_P401_CFG_ADD_2,PORT_PIN_CFG0_P402_CFG_ADD_2,PORT_PIN_CFG0_P403_CFG_ADD_2,PORT_PIN_CFG0_P404_CFG_ADD_2,PORT_PIN_CFG0_P405_CFG_ADD_2,PORT_PIN_CFG0_P406_CFG_ADD_2,PORT_PIN_CFG0_P407_CFG_ADD_2,PORT_PIN_CFG0_P408_CFG_ADD_2,PORT_PIN_CFG0_P409_CFG_ADD_2,PORT_PIN_CFG0_P410_CFG_ADD_2,PORT_PIN_CFG0_P411_CFG_ADD_2,PORT_PIN_CFG0_P412_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_CFG0_P425_CFG_ADD_2,PORT_PIN_CFG0_P426_CFG_ADD_2,PORT_PIN_CFG0_P427_CFG_ADD_2,PORT_PIN_CFG0_P428_CFG_ADD_2,PORT_PIN_CFG0_P429_CFG_ADD_2,PORT_PIN_CFG0_P430_CFG_ADD_2,PORT_PIN_CFG0_P431_CFG_ADD_2) \
  },                                                                                       \
  {                                                                                        \
    5U,                                                                                    \
    PORT_SET_SIMPLE_8BIT(0, 0, 0, 0, 0, 0, 0, 0 ),                                          \
    PORT_CFG_DERIVATE_USE_PORT_5,                                                          \
    {                                                                                      \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P500_CFG_PORT_0,PORT_PIN_CFG0_P500_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P500_CFG_PORT_2, PORT_PIN_CFG0_P500_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P500_CFG_PORT_4, PORT_PIN_CFG0_P500_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P501_CFG_PORT_0,PORT_PIN_CFG0_P501_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P501_CFG_PORT_2, PORT_PIN_CFG0_P501_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P501_CFG_PORT_4, PORT_PIN_CFG0_P501_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P502_CFG_PORT_0,PORT_PIN_CFG0_P502_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P502_CFG_PORT_2, PORT_PIN_CFG0_P502_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P502_CFG_PORT_4, PORT_PIN_CFG0_P502_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P503_CFG_PORT_0,PORT_PIN_CFG0_P503_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P503_CFG_PORT_2, PORT_PIN_CFG0_P503_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P503_CFG_PORT_4, PORT_PIN_CFG0_P503_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P504_CFG_PORT_0,PORT_PIN_CFG0_P504_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P504_CFG_PORT_2, PORT_PIN_CFG0_P504_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P504_CFG_PORT_4, PORT_PIN_CFG0_P504_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P505_CFG_PORT_0,PORT_PIN_CFG0_P505_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P505_CFG_PORT_2, PORT_PIN_CFG0_P505_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P505_CFG_PORT_4, PORT_PIN_CFG0_P505_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P506_CFG_PORT_0,PORT_PIN_CFG0_P506_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P506_CFG_PORT_2, PORT_PIN_CFG0_P506_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P506_CFG_PORT_4, PORT_PIN_CFG0_P506_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P507_CFG_PORT_0,PORT_PIN_CFG0_P507_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P507_CFG_PORT_2, PORT_PIN_CFG0_P507_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P507_CFG_PORT_4, PORT_PIN_CFG0_P507_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P508_CFG_PORT_0,PORT_PIN_CFG0_P508_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P508_CFG_PORT_2, PORT_PIN_CFG0_P508_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P508_CFG_PORT_4, PORT_PIN_CFG0_P508_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P509_CFG_PORT_0,PORT_PIN_CFG0_P509_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P509_CFG_PORT_2, PORT_PIN_CFG0_P509_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P509_CFG_PORT_4, PORT_PIN_CFG0_P509_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P510_CFG_PORT_0,PORT_PIN_CFG0_P510_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P510_CFG_PORT_2, PORT_PIN_CFG0_P510_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P510_CFG_PORT_4, PORT_PIN_CFG0_P510_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P511_CFG_PORT_0,PORT_PIN_CFG0_P511_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P511_CFG_PORT_2, PORT_PIN_CFG0_P511_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P511_CFG_PORT_4, PORT_PIN_CFG0_P511_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P512_CFG_PORT_0,PORT_PIN_CFG0_P512_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P512_CFG_PORT_2, PORT_PIN_CFG0_P512_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P512_CFG_PORT_4, PORT_PIN_CFG0_P512_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P513_CFG_PORT_0,PORT_PIN_CFG0_P513_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P513_CFG_PORT_2, PORT_PIN_CFG0_P513_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P513_CFG_PORT_4, PORT_PIN_CFG0_P513_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P514_CFG_PORT_0,PORT_PIN_CFG0_P514_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P514_CFG_PORT_2, PORT_PIN_CFG0_P514_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P514_CFG_PORT_4, PORT_PIN_CFG0_P514_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P515_CFG_PORT_0,PORT_PIN_CFG0_P515_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P515_CFG_PORT_2, PORT_PIN_CFG0_P515_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P515_CFG_PORT_4, PORT_PIN_CFG0_P515_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P516_CFG_PORT_0,PORT_PIN_CFG0_P516_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P516_CFG_PORT_2, PORT_PIN_CFG0_P516_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P516_CFG_PORT_4, PORT_PIN_CFG0_P516_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P517_CFG_PORT_0,PORT_PIN_CFG0_P517_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P517_CFG_PORT_2, PORT_PIN_CFG0_P517_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P517_CFG_PORT_4, PORT_PIN_CFG0_P517_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P518_CFG_PORT_0,PORT_PIN_CFG0_P518_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P518_CFG_PORT_2, PORT_PIN_CFG0_P518_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P518_CFG_PORT_4, PORT_PIN_CFG0_P518_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P519_CFG_PORT_0,PORT_PIN_CFG0_P519_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P519_CFG_PORT_2, PORT_PIN_CFG0_P519_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P519_CFG_PORT_4, PORT_PIN_CFG0_P519_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P520_CFG_PORT_0,PORT_PIN_CFG0_P520_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P520_CFG_PORT_2, PORT_PIN_CFG0_P520_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P520_CFG_PORT_4, PORT_PIN_CFG0_P520_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P521_CFG_PORT_0,PORT_PIN_CFG0_P521_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P521_CFG_PORT_2, PORT_PIN_CFG0_P521_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P521_CFG_PORT_4, PORT_PIN_CFG0_P521_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P522_CFG_PORT_0,PORT_PIN_CFG0_P522_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P522_CFG_PORT_2, PORT_PIN_CFG0_P522_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P522_CFG_PORT_4, PORT_PIN_CFG0_P522_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P527_CFG_PORT_0,PORT_PIN_CFG0_P527_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P527_CFG_PORT_2, PORT_PIN_CFG0_P527_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P527_CFG_PORT_4, PORT_PIN_CFG0_P527_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P528_CFG_PORT_0,PORT_PIN_CFG0_P528_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P528_CFG_PORT_2, PORT_PIN_CFG0_P528_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P528_CFG_PORT_4, PORT_PIN_CFG0_P528_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P529_CFG_PORT_0,PORT_PIN_CFG0_P529_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P529_CFG_PORT_2, PORT_PIN_CFG0_P529_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P529_CFG_PORT_4, PORT_PIN_CFG0_P529_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P530_CFG_PORT_0,PORT_PIN_CFG0_P530_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P530_CFG_PORT_2, PORT_PIN_CFG0_P530_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P530_CFG_PORT_4, PORT_PIN_CFG0_P530_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P531_CFG_PORT_0,PORT_PIN_CFG0_P531_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P531_CFG_PORT_2, PORT_PIN_CFG0_P531_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P531_CFG_PORT_4, PORT_PIN_CFG0_P531_CFG_PORT_5)         \
    },                                                                                     \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG0_P500_CFG_GPIO_0,PORT_PIN_CFG0_P501_CFG_GPIO_0,PORT_PIN_CFG0_P502_CFG_GPIO_0,PORT_PIN_CFG0_P503_CFG_GPIO_0,PORT_PIN_CFG0_P504_CFG_GPIO_0,PORT_PIN_CFG0_P505_CFG_GPIO_0,PORT_PIN_CFG0_P506_CFG_GPIO_0,PORT_PIN_CFG0_P507_CFG_GPIO_0,PORT_PIN_CFG0_P508_CFG_GPIO_0,PORT_PIN_CFG0_P509_CFG_GPIO_0,PORT_PIN_CFG0_P510_CFG_GPIO_0,PORT_PIN_CFG0_P511_CFG_GPIO_0,PORT_PIN_CFG0_P512_CFG_GPIO_0,PORT_PIN_CFG0_P513_CFG_GPIO_0,PORT_PIN_CFG0_P514_CFG_GPIO_0,PORT_PIN_CFG0_P515_CFG_GPIO_0,PORT_PIN_CFG0_P516_CFG_GPIO_0,PORT_PIN_CFG0_P517_CFG_GPIO_0,PORT_PIN_CFG0_P518_CFG_GPIO_0,PORT_PIN_CFG0_P519_CFG_GPIO_0,PORT_PIN_CFG0_P520_CFG_GPIO_0,PORT_PIN_CFG0_P521_CFG_GPIO_0,PORT_PIN_CFG0_P522_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_CFG0_P527_CFG_GPIO_0,PORT_PIN_CFG0_P528_CFG_GPIO_0,PORT_PIN_CFG0_P529_CFG_GPIO_0,PORT_PIN_CFG0_P530_CFG_GPIO_0,PORT_PIN_CFG0_P531_CFG_GPIO_0), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG0_P500_CFG_GPIO_1,PORT_PIN_CFG0_P501_CFG_GPIO_1,PORT_PIN_CFG0_P502_CFG_GPIO_1,PORT_PIN_CFG0_P503_CFG_GPIO_1,PORT_PIN_CFG0_P504_CFG_GPIO_1,PORT_PIN_CFG0_P505_CFG_GPIO_1,PORT_PIN_CFG0_P506_CFG_GPIO_1,PORT_PIN_CFG0_P507_CFG_GPIO_1,PORT_PIN_CFG0_P508_CFG_GPIO_1,PORT_PIN_CFG0_P509_CFG_GPIO_1,PORT_PIN_CFG0_P510_CFG_GPIO_1,PORT_PIN_CFG0_P511_CFG_GPIO_1,PORT_PIN_CFG0_P512_CFG_GPIO_1,PORT_PIN_CFG0_P513_CFG_GPIO_1,PORT_PIN_CFG0_P514_CFG_GPIO_1,PORT_PIN_CFG0_P515_CFG_GPIO_1,PORT_PIN_CFG0_P516_CFG_GPIO_1,PORT_PIN_CFG0_P517_CFG_GPIO_1,PORT_PIN_CFG0_P518_CFG_GPIO_1,PORT_PIN_CFG0_P519_CFG_GPIO_1,PORT_PIN_CFG0_P520_CFG_GPIO_1,PORT_PIN_CFG0_P521_CFG_GPIO_1,PORT_PIN_CFG0_P522_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_CFG0_P527_CFG_GPIO_1,PORT_PIN_CFG0_P528_CFG_GPIO_1,PORT_PIN_CFG0_P529_CFG_GPIO_1,PORT_PIN_CFG0_P530_CFG_GPIO_1,PORT_PIN_CFG0_P531_CFG_GPIO_1), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG0_P500_CFG_GPIO_2,PORT_PIN_CFG0_P501_CFG_GPIO_2,PORT_PIN_CFG0_P502_CFG_GPIO_2,PORT_PIN_CFG0_P503_CFG_GPIO_2,PORT_PIN_CFG0_P504_CFG_GPIO_2,PORT_PIN_CFG0_P505_CFG_GPIO_2,PORT_PIN_CFG0_P506_CFG_GPIO_2,PORT_PIN_CFG0_P507_CFG_GPIO_2,PORT_PIN_CFG0_P508_CFG_GPIO_2,PORT_PIN_CFG0_P509_CFG_GPIO_2,PORT_PIN_CFG0_P510_CFG_GPIO_2,PORT_PIN_CFG0_P511_CFG_GPIO_2,PORT_PIN_CFG0_P512_CFG_GPIO_2,PORT_PIN_CFG0_P513_CFG_GPIO_2,PORT_PIN_CFG0_P514_CFG_GPIO_2,PORT_PIN_CFG0_P515_CFG_GPIO_2,PORT_PIN_CFG0_P516_CFG_GPIO_2,PORT_PIN_CFG0_P517_CFG_GPIO_2,PORT_PIN_CFG0_P518_CFG_GPIO_2,PORT_PIN_CFG0_P519_CFG_GPIO_2,PORT_PIN_CFG0_P520_CFG_GPIO_2,PORT_PIN_CFG0_P521_CFG_GPIO_2,PORT_PIN_CFG0_P522_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_CFG0_P527_CFG_GPIO_2,PORT_PIN_CFG0_P528_CFG_GPIO_2,PORT_PIN_CFG0_P529_CFG_GPIO_2,PORT_PIN_CFG0_P530_CFG_GPIO_2,PORT_PIN_CFG0_P531_CFG_GPIO_2), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG0_P500_CFG_ADD_0,PORT_PIN_CFG0_P501_CFG_ADD_0,PORT_PIN_CFG0_P502_CFG_ADD_0,PORT_PIN_CFG0_P503_CFG_ADD_0,PORT_PIN_CFG0_P504_CFG_ADD_0,PORT_PIN_CFG0_P505_CFG_ADD_0,PORT_PIN_CFG0_P506_CFG_ADD_0,PORT_PIN_CFG0_P507_CFG_ADD_0,PORT_PIN_CFG0_P508_CFG_ADD_0,PORT_PIN_CFG0_P509_CFG_ADD_0,PORT_PIN_CFG0_P510_CFG_ADD_0,PORT_PIN_CFG0_P511_CFG_ADD_0,PORT_PIN_CFG0_P512_CFG_ADD_0,PORT_PIN_CFG0_P513_CFG_ADD_0,PORT_PIN_CFG0_P514_CFG_ADD_0,PORT_PIN_CFG0_P515_CFG_ADD_0,PORT_PIN_CFG0_P516_CFG_ADD_0,PORT_PIN_CFG0_P517_CFG_ADD_0,PORT_PIN_CFG0_P518_CFG_ADD_0,PORT_PIN_CFG0_P519_CFG_ADD_0,PORT_PIN_CFG0_P520_CFG_ADD_0,PORT_PIN_CFG0_P521_CFG_ADD_0,PORT_PIN_CFG0_P522_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_CFG0_P527_CFG_ADD_0,PORT_PIN_CFG0_P528_CFG_ADD_0,PORT_PIN_CFG0_P529_CFG_ADD_0,PORT_PIN_CFG0_P530_CFG_ADD_0,PORT_PIN_CFG0_P531_CFG_ADD_0), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG0_P500_CFG_ADD_1,PORT_PIN_CFG0_P501_CFG_ADD_1,PORT_PIN_CFG0_P502_CFG_ADD_1,PORT_PIN_CFG0_P503_CFG_ADD_1,PORT_PIN_CFG0_P504_CFG_ADD_1,PORT_PIN_CFG0_P505_CFG_ADD_1,PORT_PIN_CFG0_P506_CFG_ADD_1,PORT_PIN_CFG0_P507_CFG_ADD_1,PORT_PIN_CFG0_P508_CFG_ADD_1,PORT_PIN_CFG0_P509_CFG_ADD_1,PORT_PIN_CFG0_P510_CFG_ADD_1,PORT_PIN_CFG0_P511_CFG_ADD_1,PORT_PIN_CFG0_P512_CFG_ADD_1,PORT_PIN_CFG0_P513_CFG_ADD_1,PORT_PIN_CFG0_P514_CFG_ADD_1,PORT_PIN_CFG0_P515_CFG_ADD_1,PORT_PIN_CFG0_P516_CFG_ADD_1,PORT_PIN_CFG0_P517_CFG_ADD_1,PORT_PIN_CFG0_P518_CFG_ADD_1,PORT_PIN_CFG0_P519_CFG_ADD_1,PORT_PIN_CFG0_P520_CFG_ADD_1,PORT_PIN_CFG0_P521_CFG_ADD_1,PORT_PIN_CFG0_P522_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_CFG0_P527_CFG_ADD_1,PORT_PIN_CFG0_P528_CFG_ADD_1,PORT_PIN_CFG0_P529_CFG_ADD_1,PORT_PIN_CFG0_P530_CFG_ADD_1,PORT_PIN_CFG0_P531_CFG_ADD_1), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG0_P500_CFG_ADD_2,PORT_PIN_CFG0_P501_CFG_ADD_2,PORT_PIN_CFG0_P502_CFG_ADD_2,PORT_PIN_CFG0_P503_CFG_ADD_2,PORT_PIN_CFG0_P504_CFG_ADD_2,PORT_PIN_CFG0_P505_CFG_ADD_2,PORT_PIN_CFG0_P506_CFG_ADD_2,PORT_PIN_CFG0_P507_CFG_ADD_2,PORT_PIN_CFG0_P508_CFG_ADD_2,PORT_PIN_CFG0_P509_CFG_ADD_2,PORT_PIN_CFG0_P510_CFG_ADD_2,PORT_PIN_CFG0_P511_CFG_ADD_2,PORT_PIN_CFG0_P512_CFG_ADD_2,PORT_PIN_CFG0_P513_CFG_ADD_2,PORT_PIN_CFG0_P514_CFG_ADD_2,PORT_PIN_CFG0_P515_CFG_ADD_2,PORT_PIN_CFG0_P516_CFG_ADD_2,PORT_PIN_CFG0_P517_CFG_ADD_2,PORT_PIN_CFG0_P518_CFG_ADD_2,PORT_PIN_CFG0_P519_CFG_ADD_2,PORT_PIN_CFG0_P520_CFG_ADD_2,PORT_PIN_CFG0_P521_CFG_ADD_2,PORT_PIN_CFG0_P522_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_CFG0_P527_CFG_ADD_2,PORT_PIN_CFG0_P528_CFG_ADD_2,PORT_PIN_CFG0_P529_CFG_ADD_2,PORT_PIN_CFG0_P530_CFG_ADD_2,PORT_PIN_CFG0_P531_CFG_ADD_2) \
  },                                                                                       \
  {                                                                                        \
    6U,                                                                                    \
    PORT_SET_SIMPLE_8BIT(0, 0, 0, 0, 0, 0, 0, 0 ),                                          \
    PORT_CFG_DERIVATE_USE_PORT_6,                                                          \
    {                                                                                      \
      PORT_SET_PCFGR(PORT_PIN_CFG0_P600_CFG_PORT_0,PORT_PIN_CFG0_P600_CFG_PORT_1,          \
                     PORT_PIN_CFG0_P600_CFG_PORT_2, PORT_PIN_CFG0_P600_CFG_PORT_3,         \
                     PORT_PIN_CFG0_P600_CFG_PORT_4, PORT_PIN_CFG0_P600_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5)  \
    },                                                                                     \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG0_P600_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG0_P600_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG0_P600_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG0_P600_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG0_P600_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG0_P600_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2) \
  }                                                                                        \
}

#define PORT_PIN_CFG1_CHANNEL_CONFIG                                                       \
{                                                                                          \
  {                                                                                        \
    0U,                                                                                    \
    PORT_SET_SIMPLE_8BIT(0, 0, 0, 0, 0, 0, 0, 0 ),                                          \
    PORT_CFG_DERIVATE_USE_PORT_0,                                                          \
    {                                                                                      \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P000_CFG_PORT_0,PORT_PIN_CFG1_P000_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P000_CFG_PORT_2, PORT_PIN_CFG1_P000_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P000_CFG_PORT_4, PORT_PIN_CFG1_P000_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P001_CFG_PORT_0,PORT_PIN_CFG1_P001_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P001_CFG_PORT_2, PORT_PIN_CFG1_P001_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P001_CFG_PORT_4, PORT_PIN_CFG1_P001_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P002_CFG_PORT_0,PORT_PIN_CFG1_P002_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P002_CFG_PORT_2, PORT_PIN_CFG1_P002_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P002_CFG_PORT_4, PORT_PIN_CFG1_P002_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P003_CFG_PORT_0,PORT_PIN_CFG1_P003_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P003_CFG_PORT_2, PORT_PIN_CFG1_P003_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P003_CFG_PORT_4, PORT_PIN_CFG1_P003_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P004_CFG_PORT_0,PORT_PIN_CFG1_P004_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P004_CFG_PORT_2, PORT_PIN_CFG1_P004_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P004_CFG_PORT_4, PORT_PIN_CFG1_P004_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P005_CFG_PORT_0,PORT_PIN_CFG1_P005_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P005_CFG_PORT_2, PORT_PIN_CFG1_P005_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P005_CFG_PORT_4, PORT_PIN_CFG1_P005_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P006_CFG_PORT_0,PORT_PIN_CFG1_P006_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P006_CFG_PORT_2, PORT_PIN_CFG1_P006_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P006_CFG_PORT_4, PORT_PIN_CFG1_P006_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P007_CFG_PORT_0,PORT_PIN_CFG1_P007_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P007_CFG_PORT_2, PORT_PIN_CFG1_P007_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P007_CFG_PORT_4, PORT_PIN_CFG1_P007_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P008_CFG_PORT_0,PORT_PIN_CFG1_P008_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P008_CFG_PORT_2, PORT_PIN_CFG1_P008_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P008_CFG_PORT_4, PORT_PIN_CFG1_P008_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P009_CFG_PORT_0,PORT_PIN_CFG1_P009_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P009_CFG_PORT_2, PORT_PIN_CFG1_P009_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P009_CFG_PORT_4, PORT_PIN_CFG1_P009_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P010_CFG_PORT_0,PORT_PIN_CFG1_P010_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P010_CFG_PORT_2, PORT_PIN_CFG1_P010_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P010_CFG_PORT_4, PORT_PIN_CFG1_P010_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P011_CFG_PORT_0,PORT_PIN_CFG1_P011_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P011_CFG_PORT_2, PORT_PIN_CFG1_P011_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P011_CFG_PORT_4, PORT_PIN_CFG1_P011_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P012_CFG_PORT_0,PORT_PIN_CFG1_P012_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P012_CFG_PORT_2, PORT_PIN_CFG1_P012_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P012_CFG_PORT_4, PORT_PIN_CFG1_P012_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P013_CFG_PORT_0,PORT_PIN_CFG1_P013_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P013_CFG_PORT_2, PORT_PIN_CFG1_P013_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P013_CFG_PORT_4, PORT_PIN_CFG1_P013_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P014_CFG_PORT_0,PORT_PIN_CFG1_P014_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P014_CFG_PORT_2, PORT_PIN_CFG1_P014_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P014_CFG_PORT_4, PORT_PIN_CFG1_P014_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P015_CFG_PORT_0,PORT_PIN_CFG1_P015_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P015_CFG_PORT_2, PORT_PIN_CFG1_P015_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P015_CFG_PORT_4, PORT_PIN_CFG1_P015_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P016_CFG_PORT_0,PORT_PIN_CFG1_P016_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P016_CFG_PORT_2, PORT_PIN_CFG1_P016_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P016_CFG_PORT_4, PORT_PIN_CFG1_P016_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P017_CFG_PORT_0,PORT_PIN_CFG1_P017_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P017_CFG_PORT_2, PORT_PIN_CFG1_P017_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P017_CFG_PORT_4, PORT_PIN_CFG1_P017_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P018_CFG_PORT_0,PORT_PIN_CFG1_P018_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P018_CFG_PORT_2, PORT_PIN_CFG1_P018_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P018_CFG_PORT_4, PORT_PIN_CFG1_P018_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P019_CFG_PORT_0,PORT_PIN_CFG1_P019_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P019_CFG_PORT_2, PORT_PIN_CFG1_P019_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P019_CFG_PORT_4, PORT_PIN_CFG1_P019_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P026_CFG_PORT_0,PORT_PIN_CFG1_P026_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P026_CFG_PORT_2, PORT_PIN_CFG1_P026_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P026_CFG_PORT_4, PORT_PIN_CFG1_P026_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P027_CFG_PORT_0,PORT_PIN_CFG1_P027_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P027_CFG_PORT_2, PORT_PIN_CFG1_P027_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P027_CFG_PORT_4, PORT_PIN_CFG1_P027_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P028_CFG_PORT_0,PORT_PIN_CFG1_P028_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P028_CFG_PORT_2, PORT_PIN_CFG1_P028_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P028_CFG_PORT_4, PORT_PIN_CFG1_P028_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P030_CFG_PORT_0,PORT_PIN_CFG1_P030_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P030_CFG_PORT_2, PORT_PIN_CFG1_P030_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P030_CFG_PORT_4, PORT_PIN_CFG1_P030_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P031_CFG_PORT_0,PORT_PIN_CFG1_P031_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P031_CFG_PORT_2, PORT_PIN_CFG1_P031_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P031_CFG_PORT_4, PORT_PIN_CFG1_P031_CFG_PORT_5)         \
    },                                                                                     \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG1_P000_CFG_GPIO_0,PORT_PIN_CFG1_P001_CFG_GPIO_0,PORT_PIN_CFG1_P002_CFG_GPIO_0,PORT_PIN_CFG1_P003_CFG_GPIO_0,PORT_PIN_CFG1_P004_CFG_GPIO_0,PORT_PIN_CFG1_P005_CFG_GPIO_0,PORT_PIN_CFG1_P006_CFG_GPIO_0,PORT_PIN_CFG1_P007_CFG_GPIO_0,PORT_PIN_CFG1_P008_CFG_GPIO_0,PORT_PIN_CFG1_P009_CFG_GPIO_0,PORT_PIN_CFG1_P010_CFG_GPIO_0,PORT_PIN_CFG1_P011_CFG_GPIO_0,PORT_PIN_CFG1_P012_CFG_GPIO_0,PORT_PIN_CFG1_P013_CFG_GPIO_0,PORT_PIN_CFG1_P014_CFG_GPIO_0,PORT_PIN_CFG1_P015_CFG_GPIO_0,PORT_PIN_CFG1_P016_CFG_GPIO_0,PORT_PIN_CFG1_P017_CFG_GPIO_0,PORT_PIN_CFG1_P018_CFG_GPIO_0,PORT_PIN_CFG1_P019_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_CFG1_P026_CFG_GPIO_0,PORT_PIN_CFG1_P027_CFG_GPIO_0,PORT_PIN_CFG1_P028_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_CFG1_P030_CFG_GPIO_0,PORT_PIN_CFG1_P031_CFG_GPIO_0), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG1_P000_CFG_GPIO_1,PORT_PIN_CFG1_P001_CFG_GPIO_1,PORT_PIN_CFG1_P002_CFG_GPIO_1,PORT_PIN_CFG1_P003_CFG_GPIO_1,PORT_PIN_CFG1_P004_CFG_GPIO_1,PORT_PIN_CFG1_P005_CFG_GPIO_1,PORT_PIN_CFG1_P006_CFG_GPIO_1,PORT_PIN_CFG1_P007_CFG_GPIO_1,PORT_PIN_CFG1_P008_CFG_GPIO_1,PORT_PIN_CFG1_P009_CFG_GPIO_1,PORT_PIN_CFG1_P010_CFG_GPIO_1,PORT_PIN_CFG1_P011_CFG_GPIO_1,PORT_PIN_CFG1_P012_CFG_GPIO_1,PORT_PIN_CFG1_P013_CFG_GPIO_1,PORT_PIN_CFG1_P014_CFG_GPIO_1,PORT_PIN_CFG1_P015_CFG_GPIO_1,PORT_PIN_CFG1_P016_CFG_GPIO_1,PORT_PIN_CFG1_P017_CFG_GPIO_1,PORT_PIN_CFG1_P018_CFG_GPIO_1,PORT_PIN_CFG1_P019_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_CFG1_P026_CFG_GPIO_1,PORT_PIN_CFG1_P027_CFG_GPIO_1,PORT_PIN_CFG1_P028_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_CFG1_P030_CFG_GPIO_1,PORT_PIN_CFG1_P031_CFG_GPIO_1), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG1_P000_CFG_GPIO_2,PORT_PIN_CFG1_P001_CFG_GPIO_2,PORT_PIN_CFG1_P002_CFG_GPIO_2,PORT_PIN_CFG1_P003_CFG_GPIO_2,PORT_PIN_CFG1_P004_CFG_GPIO_2,PORT_PIN_CFG1_P005_CFG_GPIO_2,PORT_PIN_CFG1_P006_CFG_GPIO_2,PORT_PIN_CFG1_P007_CFG_GPIO_2,PORT_PIN_CFG1_P008_CFG_GPIO_2,PORT_PIN_CFG1_P009_CFG_GPIO_2,PORT_PIN_CFG1_P010_CFG_GPIO_2,PORT_PIN_CFG1_P011_CFG_GPIO_2,PORT_PIN_CFG1_P012_CFG_GPIO_2,PORT_PIN_CFG1_P013_CFG_GPIO_2,PORT_PIN_CFG1_P014_CFG_GPIO_2,PORT_PIN_CFG1_P015_CFG_GPIO_2,PORT_PIN_CFG1_P016_CFG_GPIO_2,PORT_PIN_CFG1_P017_CFG_GPIO_2,PORT_PIN_CFG1_P018_CFG_GPIO_2,PORT_PIN_CFG1_P019_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_CFG1_P026_CFG_GPIO_2,PORT_PIN_CFG1_P027_CFG_GPIO_2,PORT_PIN_CFG1_P028_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_CFG1_P030_CFG_GPIO_2,PORT_PIN_CFG1_P031_CFG_GPIO_2), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG1_P000_CFG_ADD_0,PORT_PIN_CFG1_P001_CFG_ADD_0,PORT_PIN_CFG1_P002_CFG_ADD_0,PORT_PIN_CFG1_P003_CFG_ADD_0,PORT_PIN_CFG1_P004_CFG_ADD_0,PORT_PIN_CFG1_P005_CFG_ADD_0,PORT_PIN_CFG1_P006_CFG_ADD_0,PORT_PIN_CFG1_P007_CFG_ADD_0,PORT_PIN_CFG1_P008_CFG_ADD_0,PORT_PIN_CFG1_P009_CFG_ADD_0,PORT_PIN_CFG1_P010_CFG_ADD_0,PORT_PIN_CFG1_P011_CFG_ADD_0,PORT_PIN_CFG1_P012_CFG_ADD_0,PORT_PIN_CFG1_P013_CFG_ADD_0,PORT_PIN_CFG1_P014_CFG_ADD_0,PORT_PIN_CFG1_P015_CFG_ADD_0,PORT_PIN_CFG1_P016_CFG_ADD_0,PORT_PIN_CFG1_P017_CFG_ADD_0,PORT_PIN_CFG1_P018_CFG_ADD_0,PORT_PIN_CFG1_P019_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_CFG1_P026_CFG_ADD_0,PORT_PIN_CFG1_P027_CFG_ADD_0,PORT_PIN_CFG1_P028_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_CFG1_P030_CFG_ADD_0,PORT_PIN_CFG1_P031_CFG_ADD_0), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG1_P000_CFG_ADD_1,PORT_PIN_CFG1_P001_CFG_ADD_1,PORT_PIN_CFG1_P002_CFG_ADD_1,PORT_PIN_CFG1_P003_CFG_ADD_1,PORT_PIN_CFG1_P004_CFG_ADD_1,PORT_PIN_CFG1_P005_CFG_ADD_1,PORT_PIN_CFG1_P006_CFG_ADD_1,PORT_PIN_CFG1_P007_CFG_ADD_1,PORT_PIN_CFG1_P008_CFG_ADD_1,PORT_PIN_CFG1_P009_CFG_ADD_1,PORT_PIN_CFG1_P010_CFG_ADD_1,PORT_PIN_CFG1_P011_CFG_ADD_1,PORT_PIN_CFG1_P012_CFG_ADD_1,PORT_PIN_CFG1_P013_CFG_ADD_1,PORT_PIN_CFG1_P014_CFG_ADD_1,PORT_PIN_CFG1_P015_CFG_ADD_1,PORT_PIN_CFG1_P016_CFG_ADD_1,PORT_PIN_CFG1_P017_CFG_ADD_1,PORT_PIN_CFG1_P018_CFG_ADD_1,PORT_PIN_CFG1_P019_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_CFG1_P026_CFG_ADD_1,PORT_PIN_CFG1_P027_CFG_ADD_1,PORT_PIN_CFG1_P028_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_CFG1_P030_CFG_ADD_1,PORT_PIN_CFG1_P031_CFG_ADD_1), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG1_P000_CFG_ADD_2,PORT_PIN_CFG1_P001_CFG_ADD_2,PORT_PIN_CFG1_P002_CFG_ADD_2,PORT_PIN_CFG1_P003_CFG_ADD_2,PORT_PIN_CFG1_P004_CFG_ADD_2,PORT_PIN_CFG1_P005_CFG_ADD_2,PORT_PIN_CFG1_P006_CFG_ADD_2,PORT_PIN_CFG1_P007_CFG_ADD_2,PORT_PIN_CFG1_P008_CFG_ADD_2,PORT_PIN_CFG1_P009_CFG_ADD_2,PORT_PIN_CFG1_P010_CFG_ADD_2,PORT_PIN_CFG1_P011_CFG_ADD_2,PORT_PIN_CFG1_P012_CFG_ADD_2,PORT_PIN_CFG1_P013_CFG_ADD_2,PORT_PIN_CFG1_P014_CFG_ADD_2,PORT_PIN_CFG1_P015_CFG_ADD_2,PORT_PIN_CFG1_P016_CFG_ADD_2,PORT_PIN_CFG1_P017_CFG_ADD_2,PORT_PIN_CFG1_P018_CFG_ADD_2,PORT_PIN_CFG1_P019_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_CFG1_P026_CFG_ADD_2,PORT_PIN_CFG1_P027_CFG_ADD_2,PORT_PIN_CFG1_P028_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_CFG1_P030_CFG_ADD_2,PORT_PIN_CFG1_P031_CFG_ADD_2) \
  },                                                                                       \
  {                                                                                        \
    1U,                                                                                    \
    PORT_SET_SIMPLE_8BIT(0, 0, 0, 0, 0, 0, 0, 0 ),                                          \
    PORT_CFG_DERIVATE_USE_PORT_1,                                                          \
    {                                                                                      \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P100_CFG_PORT_0,PORT_PIN_CFG1_P100_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P100_CFG_PORT_2, PORT_PIN_CFG1_P100_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P100_CFG_PORT_4, PORT_PIN_CFG1_P100_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P101_CFG_PORT_0,PORT_PIN_CFG1_P101_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P101_CFG_PORT_2, PORT_PIN_CFG1_P101_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P101_CFG_PORT_4, PORT_PIN_CFG1_P101_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P102_CFG_PORT_0,PORT_PIN_CFG1_P102_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P102_CFG_PORT_2, PORT_PIN_CFG1_P102_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P102_CFG_PORT_4, PORT_PIN_CFG1_P102_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P103_CFG_PORT_0,PORT_PIN_CFG1_P103_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P103_CFG_PORT_2, PORT_PIN_CFG1_P103_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P103_CFG_PORT_4, PORT_PIN_CFG1_P103_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P104_CFG_PORT_0,PORT_PIN_CFG1_P104_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P104_CFG_PORT_2, PORT_PIN_CFG1_P104_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P104_CFG_PORT_4, PORT_PIN_CFG1_P104_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P105_CFG_PORT_0,PORT_PIN_CFG1_P105_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P105_CFG_PORT_2, PORT_PIN_CFG1_P105_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P105_CFG_PORT_4, PORT_PIN_CFG1_P105_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P106_CFG_PORT_0,PORT_PIN_CFG1_P106_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P106_CFG_PORT_2, PORT_PIN_CFG1_P106_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P106_CFG_PORT_4, PORT_PIN_CFG1_P106_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P107_CFG_PORT_0,PORT_PIN_CFG1_P107_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P107_CFG_PORT_2, PORT_PIN_CFG1_P107_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P107_CFG_PORT_4, PORT_PIN_CFG1_P107_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P108_CFG_PORT_0,PORT_PIN_CFG1_P108_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P108_CFG_PORT_2, PORT_PIN_CFG1_P108_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P108_CFG_PORT_4, PORT_PIN_CFG1_P108_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P109_CFG_PORT_0,PORT_PIN_CFG1_P109_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P109_CFG_PORT_2, PORT_PIN_CFG1_P109_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P109_CFG_PORT_4, PORT_PIN_CFG1_P109_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5)  \
    },                                                                                     \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG1_P100_CFG_GPIO_0,PORT_PIN_CFG1_P101_CFG_GPIO_0,PORT_PIN_CFG1_P102_CFG_GPIO_0,PORT_PIN_CFG1_P103_CFG_GPIO_0,PORT_PIN_CFG1_P104_CFG_GPIO_0,PORT_PIN_CFG1_P105_CFG_GPIO_0,PORT_PIN_CFG1_P106_CFG_GPIO_0,PORT_PIN_CFG1_P107_CFG_GPIO_0,PORT_PIN_CFG1_P108_CFG_GPIO_0,PORT_PIN_CFG1_P109_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG1_P100_CFG_GPIO_1,PORT_PIN_CFG1_P101_CFG_GPIO_1,PORT_PIN_CFG1_P102_CFG_GPIO_1,PORT_PIN_CFG1_P103_CFG_GPIO_1,PORT_PIN_CFG1_P104_CFG_GPIO_1,PORT_PIN_CFG1_P105_CFG_GPIO_1,PORT_PIN_CFG1_P106_CFG_GPIO_1,PORT_PIN_CFG1_P107_CFG_GPIO_1,PORT_PIN_CFG1_P108_CFG_GPIO_1,PORT_PIN_CFG1_P109_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG1_P100_CFG_GPIO_2,PORT_PIN_CFG1_P101_CFG_GPIO_2,PORT_PIN_CFG1_P102_CFG_GPIO_2,PORT_PIN_CFG1_P103_CFG_GPIO_2,PORT_PIN_CFG1_P104_CFG_GPIO_2,PORT_PIN_CFG1_P105_CFG_GPIO_2,PORT_PIN_CFG1_P106_CFG_GPIO_2,PORT_PIN_CFG1_P107_CFG_GPIO_2,PORT_PIN_CFG1_P108_CFG_GPIO_2,PORT_PIN_CFG1_P109_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG1_P100_CFG_ADD_0,PORT_PIN_CFG1_P101_CFG_ADD_0,PORT_PIN_CFG1_P102_CFG_ADD_0,PORT_PIN_CFG1_P103_CFG_ADD_0,PORT_PIN_CFG1_P104_CFG_ADD_0,PORT_PIN_CFG1_P105_CFG_ADD_0,PORT_PIN_CFG1_P106_CFG_ADD_0,PORT_PIN_CFG1_P107_CFG_ADD_0,PORT_PIN_CFG1_P108_CFG_ADD_0,PORT_PIN_CFG1_P109_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG1_P100_CFG_ADD_1,PORT_PIN_CFG1_P101_CFG_ADD_1,PORT_PIN_CFG1_P102_CFG_ADD_1,PORT_PIN_CFG1_P103_CFG_ADD_1,PORT_PIN_CFG1_P104_CFG_ADD_1,PORT_PIN_CFG1_P105_CFG_ADD_1,PORT_PIN_CFG1_P106_CFG_ADD_1,PORT_PIN_CFG1_P107_CFG_ADD_1,PORT_PIN_CFG1_P108_CFG_ADD_1,PORT_PIN_CFG1_P109_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG1_P100_CFG_ADD_2,PORT_PIN_CFG1_P101_CFG_ADD_2,PORT_PIN_CFG1_P102_CFG_ADD_2,PORT_PIN_CFG1_P103_CFG_ADD_2,PORT_PIN_CFG1_P104_CFG_ADD_2,PORT_PIN_CFG1_P105_CFG_ADD_2,PORT_PIN_CFG1_P106_CFG_ADD_2,PORT_PIN_CFG1_P107_CFG_ADD_2,PORT_PIN_CFG1_P108_CFG_ADD_2,PORT_PIN_CFG1_P109_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2) \
  },                                                                                       \
  {                                                                                        \
    2U,                                                                                    \
    PORT_SET_SIMPLE_8BIT(0, 0, 0, 0, 0, 0, 0, 0 ),                                          \
    PORT_CFG_DERIVATE_USE_PORT_2,                                                          \
    {                                                                                      \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P216_CFG_PORT_0,PORT_PIN_CFG1_P216_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P216_CFG_PORT_2, PORT_PIN_CFG1_P216_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P216_CFG_PORT_4, PORT_PIN_CFG1_P216_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P217_CFG_PORT_0,PORT_PIN_CFG1_P217_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P217_CFG_PORT_2, PORT_PIN_CFG1_P217_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P217_CFG_PORT_4, PORT_PIN_CFG1_P217_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P219_CFG_PORT_0,PORT_PIN_CFG1_P219_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P219_CFG_PORT_2, PORT_PIN_CFG1_P219_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P219_CFG_PORT_4, PORT_PIN_CFG1_P219_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P222_CFG_PORT_0,PORT_PIN_CFG1_P222_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P222_CFG_PORT_2, PORT_PIN_CFG1_P222_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P222_CFG_PORT_4, PORT_PIN_CFG1_P222_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P224_CFG_PORT_0,PORT_PIN_CFG1_P224_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P224_CFG_PORT_2, PORT_PIN_CFG1_P224_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P224_CFG_PORT_4, PORT_PIN_CFG1_P224_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P225_CFG_PORT_0,PORT_PIN_CFG1_P225_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P225_CFG_PORT_2, PORT_PIN_CFG1_P225_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P225_CFG_PORT_4, PORT_PIN_CFG1_P225_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P226_CFG_PORT_0,PORT_PIN_CFG1_P226_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P226_CFG_PORT_2, PORT_PIN_CFG1_P226_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P226_CFG_PORT_4, PORT_PIN_CFG1_P226_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P227_CFG_PORT_0,PORT_PIN_CFG1_P227_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P227_CFG_PORT_2, PORT_PIN_CFG1_P227_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P227_CFG_PORT_4, PORT_PIN_CFG1_P227_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P228_CFG_PORT_0,PORT_PIN_CFG1_P228_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P228_CFG_PORT_2, PORT_PIN_CFG1_P228_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P228_CFG_PORT_4, PORT_PIN_CFG1_P228_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P229_CFG_PORT_0,PORT_PIN_CFG1_P229_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P229_CFG_PORT_2, PORT_PIN_CFG1_P229_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P229_CFG_PORT_4, PORT_PIN_CFG1_P229_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P230_CFG_PORT_0,PORT_PIN_CFG1_P230_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P230_CFG_PORT_2, PORT_PIN_CFG1_P230_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P230_CFG_PORT_4, PORT_PIN_CFG1_P230_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P231_CFG_PORT_0,PORT_PIN_CFG1_P231_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P231_CFG_PORT_2, PORT_PIN_CFG1_P231_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P231_CFG_PORT_4, PORT_PIN_CFG1_P231_CFG_PORT_5)         \
    },                                                                                     \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_CFG1_P216_CFG_GPIO_0,PORT_PIN_CFG1_P217_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_CFG1_P219_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_CFG1_P222_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_CFG1_P224_CFG_GPIO_0,PORT_PIN_CFG1_P225_CFG_GPIO_0,PORT_PIN_CFG1_P226_CFG_GPIO_0,PORT_PIN_CFG1_P227_CFG_GPIO_0,PORT_PIN_CFG1_P228_CFG_GPIO_0,PORT_PIN_CFG1_P229_CFG_GPIO_0,PORT_PIN_CFG1_P230_CFG_GPIO_0,PORT_PIN_CFG1_P231_CFG_GPIO_0), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_CFG1_P216_CFG_GPIO_1,PORT_PIN_CFG1_P217_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_CFG1_P219_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_CFG1_P222_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_CFG1_P224_CFG_GPIO_1,PORT_PIN_CFG1_P225_CFG_GPIO_1,PORT_PIN_CFG1_P226_CFG_GPIO_1,PORT_PIN_CFG1_P227_CFG_GPIO_1,PORT_PIN_CFG1_P228_CFG_GPIO_1,PORT_PIN_CFG1_P229_CFG_GPIO_1,PORT_PIN_CFG1_P230_CFG_GPIO_1,PORT_PIN_CFG1_P231_CFG_GPIO_1), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_CFG1_P216_CFG_GPIO_2,PORT_PIN_CFG1_P217_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_CFG1_P219_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_CFG1_P222_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_CFG1_P224_CFG_GPIO_2,PORT_PIN_CFG1_P225_CFG_GPIO_2,PORT_PIN_CFG1_P226_CFG_GPIO_2,PORT_PIN_CFG1_P227_CFG_GPIO_2,PORT_PIN_CFG1_P228_CFG_GPIO_2,PORT_PIN_CFG1_P229_CFG_GPIO_2,PORT_PIN_CFG1_P230_CFG_GPIO_2,PORT_PIN_CFG1_P231_CFG_GPIO_2), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_CFG1_P216_CFG_ADD_0,PORT_PIN_CFG1_P217_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_CFG1_P219_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_CFG1_P222_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_CFG1_P224_CFG_ADD_0,PORT_PIN_CFG1_P225_CFG_ADD_0,PORT_PIN_CFG1_P226_CFG_ADD_0,PORT_PIN_CFG1_P227_CFG_ADD_0,PORT_PIN_CFG1_P228_CFG_ADD_0,PORT_PIN_CFG1_P229_CFG_ADD_0,PORT_PIN_CFG1_P230_CFG_ADD_0,PORT_PIN_CFG1_P231_CFG_ADD_0), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_CFG1_P216_CFG_ADD_1,PORT_PIN_CFG1_P217_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_CFG1_P219_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_CFG1_P222_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_CFG1_P224_CFG_ADD_1,PORT_PIN_CFG1_P225_CFG_ADD_1,PORT_PIN_CFG1_P226_CFG_ADD_1,PORT_PIN_CFG1_P227_CFG_ADD_1,PORT_PIN_CFG1_P228_CFG_ADD_1,PORT_PIN_CFG1_P229_CFG_ADD_1,PORT_PIN_CFG1_P230_CFG_ADD_1,PORT_PIN_CFG1_P231_CFG_ADD_1), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_CFG1_P216_CFG_ADD_2,PORT_PIN_CFG1_P217_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_CFG1_P219_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_CFG1_P222_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_CFG1_P224_CFG_ADD_2,PORT_PIN_CFG1_P225_CFG_ADD_2,PORT_PIN_CFG1_P226_CFG_ADD_2,PORT_PIN_CFG1_P227_CFG_ADD_2,PORT_PIN_CFG1_P228_CFG_ADD_2,PORT_PIN_CFG1_P229_CFG_ADD_2,PORT_PIN_CFG1_P230_CFG_ADD_2,PORT_PIN_CFG1_P231_CFG_ADD_2) \
  },                                                                                       \
  {                                                                                        \
    3U,                                                                                    \
    PORT_SET_SIMPLE_8BIT(0, 0, 0, 0, 0, 0, 0, 0 ),                                          \
    PORT_CFG_DERIVATE_USE_PORT_3,                                                          \
    {                                                                                      \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P300_CFG_PORT_0,PORT_PIN_CFG1_P300_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P300_CFG_PORT_2, PORT_PIN_CFG1_P300_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P300_CFG_PORT_4, PORT_PIN_CFG1_P300_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P301_CFG_PORT_0,PORT_PIN_CFG1_P301_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P301_CFG_PORT_2, PORT_PIN_CFG1_P301_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P301_CFG_PORT_4, PORT_PIN_CFG1_P301_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P302_CFG_PORT_0,PORT_PIN_CFG1_P302_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P302_CFG_PORT_2, PORT_PIN_CFG1_P302_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P302_CFG_PORT_4, PORT_PIN_CFG1_P302_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P303_CFG_PORT_0,PORT_PIN_CFG1_P303_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P303_CFG_PORT_2, PORT_PIN_CFG1_P303_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P303_CFG_PORT_4, PORT_PIN_CFG1_P303_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P304_CFG_PORT_0,PORT_PIN_CFG1_P304_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P304_CFG_PORT_2, PORT_PIN_CFG1_P304_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P304_CFG_PORT_4, PORT_PIN_CFG1_P304_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P305_CFG_PORT_0,PORT_PIN_CFG1_P305_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P305_CFG_PORT_2, PORT_PIN_CFG1_P305_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P305_CFG_PORT_4, PORT_PIN_CFG1_P305_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P306_CFG_PORT_0,PORT_PIN_CFG1_P306_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P306_CFG_PORT_2, PORT_PIN_CFG1_P306_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P306_CFG_PORT_4, PORT_PIN_CFG1_P306_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P307_CFG_PORT_0,PORT_PIN_CFG1_P307_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P307_CFG_PORT_2, PORT_PIN_CFG1_P307_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P307_CFG_PORT_4, PORT_PIN_CFG1_P307_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P308_CFG_PORT_0,PORT_PIN_CFG1_P308_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P308_CFG_PORT_2, PORT_PIN_CFG1_P308_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P308_CFG_PORT_4, PORT_PIN_CFG1_P308_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P309_CFG_PORT_0,PORT_PIN_CFG1_P309_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P309_CFG_PORT_2, PORT_PIN_CFG1_P309_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P309_CFG_PORT_4, PORT_PIN_CFG1_P309_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P310_CFG_PORT_0,PORT_PIN_CFG1_P310_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P310_CFG_PORT_2, PORT_PIN_CFG1_P310_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P310_CFG_PORT_4, PORT_PIN_CFG1_P310_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P311_CFG_PORT_0,PORT_PIN_CFG1_P311_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P311_CFG_PORT_2, PORT_PIN_CFG1_P311_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P311_CFG_PORT_4, PORT_PIN_CFG1_P311_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P312_CFG_PORT_0,PORT_PIN_CFG1_P312_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P312_CFG_PORT_2, PORT_PIN_CFG1_P312_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P312_CFG_PORT_4, PORT_PIN_CFG1_P312_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P313_CFG_PORT_0,PORT_PIN_CFG1_P313_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P313_CFG_PORT_2, PORT_PIN_CFG1_P313_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P313_CFG_PORT_4, PORT_PIN_CFG1_P313_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P314_CFG_PORT_0,PORT_PIN_CFG1_P314_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P314_CFG_PORT_2, PORT_PIN_CFG1_P314_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P314_CFG_PORT_4, PORT_PIN_CFG1_P314_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P315_CFG_PORT_0,PORT_PIN_CFG1_P315_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P315_CFG_PORT_2, PORT_PIN_CFG1_P315_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P315_CFG_PORT_4, PORT_PIN_CFG1_P315_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P316_CFG_PORT_0,PORT_PIN_CFG1_P316_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P316_CFG_PORT_2, PORT_PIN_CFG1_P316_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P316_CFG_PORT_4, PORT_PIN_CFG1_P316_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P317_CFG_PORT_0,PORT_PIN_CFG1_P317_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P317_CFG_PORT_2, PORT_PIN_CFG1_P317_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P317_CFG_PORT_4, PORT_PIN_CFG1_P317_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P318_CFG_PORT_0,PORT_PIN_CFG1_P318_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P318_CFG_PORT_2, PORT_PIN_CFG1_P318_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P318_CFG_PORT_4, PORT_PIN_CFG1_P318_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P319_CFG_PORT_0,PORT_PIN_CFG1_P319_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P319_CFG_PORT_2, PORT_PIN_CFG1_P319_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P319_CFG_PORT_4, PORT_PIN_CFG1_P319_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P320_CFG_PORT_0,PORT_PIN_CFG1_P320_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P320_CFG_PORT_2, PORT_PIN_CFG1_P320_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P320_CFG_PORT_4, PORT_PIN_CFG1_P320_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P321_CFG_PORT_0,PORT_PIN_CFG1_P321_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P321_CFG_PORT_2, PORT_PIN_CFG1_P321_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P321_CFG_PORT_4, PORT_PIN_CFG1_P321_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P322_CFG_PORT_0,PORT_PIN_CFG1_P322_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P322_CFG_PORT_2, PORT_PIN_CFG1_P322_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P322_CFG_PORT_4, PORT_PIN_CFG1_P322_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P323_CFG_PORT_0,PORT_PIN_CFG1_P323_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P323_CFG_PORT_2, PORT_PIN_CFG1_P323_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P323_CFG_PORT_4, PORT_PIN_CFG1_P323_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P324_CFG_PORT_0,PORT_PIN_CFG1_P324_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P324_CFG_PORT_2, PORT_PIN_CFG1_P324_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P324_CFG_PORT_4, PORT_PIN_CFG1_P324_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P325_CFG_PORT_0,PORT_PIN_CFG1_P325_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P325_CFG_PORT_2, PORT_PIN_CFG1_P325_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P325_CFG_PORT_4, PORT_PIN_CFG1_P325_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P326_CFG_PORT_0,PORT_PIN_CFG1_P326_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P326_CFG_PORT_2, PORT_PIN_CFG1_P326_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P326_CFG_PORT_4, PORT_PIN_CFG1_P326_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P327_CFG_PORT_0,PORT_PIN_CFG1_P327_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P327_CFG_PORT_2, PORT_PIN_CFG1_P327_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P327_CFG_PORT_4, PORT_PIN_CFG1_P327_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P328_CFG_PORT_0,PORT_PIN_CFG1_P328_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P328_CFG_PORT_2, PORT_PIN_CFG1_P328_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P328_CFG_PORT_4, PORT_PIN_CFG1_P328_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P329_CFG_PORT_0,PORT_PIN_CFG1_P329_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P329_CFG_PORT_2, PORT_PIN_CFG1_P329_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P329_CFG_PORT_4, PORT_PIN_CFG1_P329_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P330_CFG_PORT_0,PORT_PIN_CFG1_P330_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P330_CFG_PORT_2, PORT_PIN_CFG1_P330_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P330_CFG_PORT_4, PORT_PIN_CFG1_P330_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P331_CFG_PORT_0,PORT_PIN_CFG1_P331_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P331_CFG_PORT_2, PORT_PIN_CFG1_P331_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P331_CFG_PORT_4, PORT_PIN_CFG1_P331_CFG_PORT_5)         \
    },                                                                                     \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG1_P300_CFG_GPIO_0,PORT_PIN_CFG1_P301_CFG_GPIO_0,PORT_PIN_CFG1_P302_CFG_GPIO_0,PORT_PIN_CFG1_P303_CFG_GPIO_0,PORT_PIN_CFG1_P304_CFG_GPIO_0,PORT_PIN_CFG1_P305_CFG_GPIO_0,PORT_PIN_CFG1_P306_CFG_GPIO_0,PORT_PIN_CFG1_P307_CFG_GPIO_0,PORT_PIN_CFG1_P308_CFG_GPIO_0,PORT_PIN_CFG1_P309_CFG_GPIO_0,PORT_PIN_CFG1_P310_CFG_GPIO_0,PORT_PIN_CFG1_P311_CFG_GPIO_0,PORT_PIN_CFG1_P312_CFG_GPIO_0,PORT_PIN_CFG1_P313_CFG_GPIO_0,PORT_PIN_CFG1_P314_CFG_GPIO_0,PORT_PIN_CFG1_P315_CFG_GPIO_0,PORT_PIN_CFG1_P316_CFG_GPIO_0,PORT_PIN_CFG1_P317_CFG_GPIO_0,PORT_PIN_CFG1_P318_CFG_GPIO_0,PORT_PIN_CFG1_P319_CFG_GPIO_0,PORT_PIN_CFG1_P320_CFG_GPIO_0,PORT_PIN_CFG1_P321_CFG_GPIO_0,PORT_PIN_CFG1_P322_CFG_GPIO_0,PORT_PIN_CFG1_P323_CFG_GPIO_0,PORT_PIN_CFG1_P324_CFG_GPIO_0,PORT_PIN_CFG1_P325_CFG_GPIO_0,PORT_PIN_CFG1_P326_CFG_GPIO_0,PORT_PIN_CFG1_P327_CFG_GPIO_0,PORT_PIN_CFG1_P328_CFG_GPIO_0,PORT_PIN_CFG1_P329_CFG_GPIO_0,PORT_PIN_CFG1_P330_CFG_GPIO_0,PORT_PIN_CFG1_P331_CFG_GPIO_0), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG1_P300_CFG_GPIO_1,PORT_PIN_CFG1_P301_CFG_GPIO_1,PORT_PIN_CFG1_P302_CFG_GPIO_1,PORT_PIN_CFG1_P303_CFG_GPIO_1,PORT_PIN_CFG1_P304_CFG_GPIO_1,PORT_PIN_CFG1_P305_CFG_GPIO_1,PORT_PIN_CFG1_P306_CFG_GPIO_1,PORT_PIN_CFG1_P307_CFG_GPIO_1,PORT_PIN_CFG1_P308_CFG_GPIO_1,PORT_PIN_CFG1_P309_CFG_GPIO_1,PORT_PIN_CFG1_P310_CFG_GPIO_1,PORT_PIN_CFG1_P311_CFG_GPIO_1,PORT_PIN_CFG1_P312_CFG_GPIO_1,PORT_PIN_CFG1_P313_CFG_GPIO_1,PORT_PIN_CFG1_P314_CFG_GPIO_1,PORT_PIN_CFG1_P315_CFG_GPIO_1,PORT_PIN_CFG1_P316_CFG_GPIO_1,PORT_PIN_CFG1_P317_CFG_GPIO_1,PORT_PIN_CFG1_P318_CFG_GPIO_1,PORT_PIN_CFG1_P319_CFG_GPIO_1,PORT_PIN_CFG1_P320_CFG_GPIO_1,PORT_PIN_CFG1_P321_CFG_GPIO_1,PORT_PIN_CFG1_P322_CFG_GPIO_1,PORT_PIN_CFG1_P323_CFG_GPIO_1,PORT_PIN_CFG1_P324_CFG_GPIO_1,PORT_PIN_CFG1_P325_CFG_GPIO_1,PORT_PIN_CFG1_P326_CFG_GPIO_1,PORT_PIN_CFG1_P327_CFG_GPIO_1,PORT_PIN_CFG1_P328_CFG_GPIO_1,PORT_PIN_CFG1_P329_CFG_GPIO_1,PORT_PIN_CFG1_P330_CFG_GPIO_1,PORT_PIN_CFG1_P331_CFG_GPIO_1), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG1_P300_CFG_GPIO_2,PORT_PIN_CFG1_P301_CFG_GPIO_2,PORT_PIN_CFG1_P302_CFG_GPIO_2,PORT_PIN_CFG1_P303_CFG_GPIO_2,PORT_PIN_CFG1_P304_CFG_GPIO_2,PORT_PIN_CFG1_P305_CFG_GPIO_2,PORT_PIN_CFG1_P306_CFG_GPIO_2,PORT_PIN_CFG1_P307_CFG_GPIO_2,PORT_PIN_CFG1_P308_CFG_GPIO_2,PORT_PIN_CFG1_P309_CFG_GPIO_2,PORT_PIN_CFG1_P310_CFG_GPIO_2,PORT_PIN_CFG1_P311_CFG_GPIO_2,PORT_PIN_CFG1_P312_CFG_GPIO_2,PORT_PIN_CFG1_P313_CFG_GPIO_2,PORT_PIN_CFG1_P314_CFG_GPIO_2,PORT_PIN_CFG1_P315_CFG_GPIO_2,PORT_PIN_CFG1_P316_CFG_GPIO_2,PORT_PIN_CFG1_P317_CFG_GPIO_2,PORT_PIN_CFG1_P318_CFG_GPIO_2,PORT_PIN_CFG1_P319_CFG_GPIO_2,PORT_PIN_CFG1_P320_CFG_GPIO_2,PORT_PIN_CFG1_P321_CFG_GPIO_2,PORT_PIN_CFG1_P322_CFG_GPIO_2,PORT_PIN_CFG1_P323_CFG_GPIO_2,PORT_PIN_CFG1_P324_CFG_GPIO_2,PORT_PIN_CFG1_P325_CFG_GPIO_2,PORT_PIN_CFG1_P326_CFG_GPIO_2,PORT_PIN_CFG1_P327_CFG_GPIO_2,PORT_PIN_CFG1_P328_CFG_GPIO_2,PORT_PIN_CFG1_P329_CFG_GPIO_2,PORT_PIN_CFG1_P330_CFG_GPIO_2,PORT_PIN_CFG1_P331_CFG_GPIO_2), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG1_P300_CFG_ADD_0,PORT_PIN_CFG1_P301_CFG_ADD_0,PORT_PIN_CFG1_P302_CFG_ADD_0,PORT_PIN_CFG1_P303_CFG_ADD_0,PORT_PIN_CFG1_P304_CFG_ADD_0,PORT_PIN_CFG1_P305_CFG_ADD_0,PORT_PIN_CFG1_P306_CFG_ADD_0,PORT_PIN_CFG1_P307_CFG_ADD_0,PORT_PIN_CFG1_P308_CFG_ADD_0,PORT_PIN_CFG1_P309_CFG_ADD_0,PORT_PIN_CFG1_P310_CFG_ADD_0,PORT_PIN_CFG1_P311_CFG_ADD_0,PORT_PIN_CFG1_P312_CFG_ADD_0,PORT_PIN_CFG1_P313_CFG_ADD_0,PORT_PIN_CFG1_P314_CFG_ADD_0,PORT_PIN_CFG1_P315_CFG_ADD_0,PORT_PIN_CFG1_P316_CFG_ADD_0,PORT_PIN_CFG1_P317_CFG_ADD_0,PORT_PIN_CFG1_P318_CFG_ADD_0,PORT_PIN_CFG1_P319_CFG_ADD_0,PORT_PIN_CFG1_P320_CFG_ADD_0,PORT_PIN_CFG1_P321_CFG_ADD_0,PORT_PIN_CFG1_P322_CFG_ADD_0,PORT_PIN_CFG1_P323_CFG_ADD_0,PORT_PIN_CFG1_P324_CFG_ADD_0,PORT_PIN_CFG1_P325_CFG_ADD_0,PORT_PIN_CFG1_P326_CFG_ADD_0,PORT_PIN_CFG1_P327_CFG_ADD_0,PORT_PIN_CFG1_P328_CFG_ADD_0,PORT_PIN_CFG1_P329_CFG_ADD_0,PORT_PIN_CFG1_P330_CFG_ADD_0,PORT_PIN_CFG1_P331_CFG_ADD_0), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG1_P300_CFG_ADD_1,PORT_PIN_CFG1_P301_CFG_ADD_1,PORT_PIN_CFG1_P302_CFG_ADD_1,PORT_PIN_CFG1_P303_CFG_ADD_1,PORT_PIN_CFG1_P304_CFG_ADD_1,PORT_PIN_CFG1_P305_CFG_ADD_1,PORT_PIN_CFG1_P306_CFG_ADD_1,PORT_PIN_CFG1_P307_CFG_ADD_1,PORT_PIN_CFG1_P308_CFG_ADD_1,PORT_PIN_CFG1_P309_CFG_ADD_1,PORT_PIN_CFG1_P310_CFG_ADD_1,PORT_PIN_CFG1_P311_CFG_ADD_1,PORT_PIN_CFG1_P312_CFG_ADD_1,PORT_PIN_CFG1_P313_CFG_ADD_1,PORT_PIN_CFG1_P314_CFG_ADD_1,PORT_PIN_CFG1_P315_CFG_ADD_1,PORT_PIN_CFG1_P316_CFG_ADD_1,PORT_PIN_CFG1_P317_CFG_ADD_1,PORT_PIN_CFG1_P318_CFG_ADD_1,PORT_PIN_CFG1_P319_CFG_ADD_1,PORT_PIN_CFG1_P320_CFG_ADD_1,PORT_PIN_CFG1_P321_CFG_ADD_1,PORT_PIN_CFG1_P322_CFG_ADD_1,PORT_PIN_CFG1_P323_CFG_ADD_1,PORT_PIN_CFG1_P324_CFG_ADD_1,PORT_PIN_CFG1_P325_CFG_ADD_1,PORT_PIN_CFG1_P326_CFG_ADD_1,PORT_PIN_CFG1_P327_CFG_ADD_1,PORT_PIN_CFG1_P328_CFG_ADD_1,PORT_PIN_CFG1_P329_CFG_ADD_1,PORT_PIN_CFG1_P330_CFG_ADD_1,PORT_PIN_CFG1_P331_CFG_ADD_1), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG1_P300_CFG_ADD_2,PORT_PIN_CFG1_P301_CFG_ADD_2,PORT_PIN_CFG1_P302_CFG_ADD_2,PORT_PIN_CFG1_P303_CFG_ADD_2,PORT_PIN_CFG1_P304_CFG_ADD_2,PORT_PIN_CFG1_P305_CFG_ADD_2,PORT_PIN_CFG1_P306_CFG_ADD_2,PORT_PIN_CFG1_P307_CFG_ADD_2,PORT_PIN_CFG1_P308_CFG_ADD_2,PORT_PIN_CFG1_P309_CFG_ADD_2,PORT_PIN_CFG1_P310_CFG_ADD_2,PORT_PIN_CFG1_P311_CFG_ADD_2,PORT_PIN_CFG1_P312_CFG_ADD_2,PORT_PIN_CFG1_P313_CFG_ADD_2,PORT_PIN_CFG1_P314_CFG_ADD_2,PORT_PIN_CFG1_P315_CFG_ADD_2,PORT_PIN_CFG1_P316_CFG_ADD_2,PORT_PIN_CFG1_P317_CFG_ADD_2,PORT_PIN_CFG1_P318_CFG_ADD_2,PORT_PIN_CFG1_P319_CFG_ADD_2,PORT_PIN_CFG1_P320_CFG_ADD_2,PORT_PIN_CFG1_P321_CFG_ADD_2,PORT_PIN_CFG1_P322_CFG_ADD_2,PORT_PIN_CFG1_P323_CFG_ADD_2,PORT_PIN_CFG1_P324_CFG_ADD_2,PORT_PIN_CFG1_P325_CFG_ADD_2,PORT_PIN_CFG1_P326_CFG_ADD_2,PORT_PIN_CFG1_P327_CFG_ADD_2,PORT_PIN_CFG1_P328_CFG_ADD_2,PORT_PIN_CFG1_P329_CFG_ADD_2,PORT_PIN_CFG1_P330_CFG_ADD_2,PORT_PIN_CFG1_P331_CFG_ADD_2) \
  },                                                                                       \
  {                                                                                        \
    4U,                                                                                    \
    PORT_SET_SIMPLE_8BIT(0, 0, 0, 0, 0, 0, 0, 0 ),                                          \
    PORT_CFG_DERIVATE_USE_PORT_4,                                                          \
    {                                                                                      \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P400_CFG_PORT_0,PORT_PIN_CFG1_P400_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P400_CFG_PORT_2, PORT_PIN_CFG1_P400_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P400_CFG_PORT_4, PORT_PIN_CFG1_P400_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P401_CFG_PORT_0,PORT_PIN_CFG1_P401_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P401_CFG_PORT_2, PORT_PIN_CFG1_P401_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P401_CFG_PORT_4, PORT_PIN_CFG1_P401_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P402_CFG_PORT_0,PORT_PIN_CFG1_P402_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P402_CFG_PORT_2, PORT_PIN_CFG1_P402_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P402_CFG_PORT_4, PORT_PIN_CFG1_P402_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P403_CFG_PORT_0,PORT_PIN_CFG1_P403_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P403_CFG_PORT_2, PORT_PIN_CFG1_P403_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P403_CFG_PORT_4, PORT_PIN_CFG1_P403_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P404_CFG_PORT_0,PORT_PIN_CFG1_P404_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P404_CFG_PORT_2, PORT_PIN_CFG1_P404_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P404_CFG_PORT_4, PORT_PIN_CFG1_P404_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P405_CFG_PORT_0,PORT_PIN_CFG1_P405_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P405_CFG_PORT_2, PORT_PIN_CFG1_P405_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P405_CFG_PORT_4, PORT_PIN_CFG1_P405_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P406_CFG_PORT_0,PORT_PIN_CFG1_P406_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P406_CFG_PORT_2, PORT_PIN_CFG1_P406_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P406_CFG_PORT_4, PORT_PIN_CFG1_P406_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P407_CFG_PORT_0,PORT_PIN_CFG1_P407_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P407_CFG_PORT_2, PORT_PIN_CFG1_P407_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P407_CFG_PORT_4, PORT_PIN_CFG1_P407_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P408_CFG_PORT_0,PORT_PIN_CFG1_P408_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P408_CFG_PORT_2, PORT_PIN_CFG1_P408_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P408_CFG_PORT_4, PORT_PIN_CFG1_P408_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P409_CFG_PORT_0,PORT_PIN_CFG1_P409_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P409_CFG_PORT_2, PORT_PIN_CFG1_P409_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P409_CFG_PORT_4, PORT_PIN_CFG1_P409_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P410_CFG_PORT_0,PORT_PIN_CFG1_P410_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P410_CFG_PORT_2, PORT_PIN_CFG1_P410_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P410_CFG_PORT_4, PORT_PIN_CFG1_P410_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P411_CFG_PORT_0,PORT_PIN_CFG1_P411_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P411_CFG_PORT_2, PORT_PIN_CFG1_P411_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P411_CFG_PORT_4, PORT_PIN_CFG1_P411_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P412_CFG_PORT_0,PORT_PIN_CFG1_P412_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P412_CFG_PORT_2, PORT_PIN_CFG1_P412_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P412_CFG_PORT_4, PORT_PIN_CFG1_P412_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P425_CFG_PORT_0,PORT_PIN_CFG1_P425_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P425_CFG_PORT_2, PORT_PIN_CFG1_P425_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P425_CFG_PORT_4, PORT_PIN_CFG1_P425_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P426_CFG_PORT_0,PORT_PIN_CFG1_P426_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P426_CFG_PORT_2, PORT_PIN_CFG1_P426_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P426_CFG_PORT_4, PORT_PIN_CFG1_P426_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P427_CFG_PORT_0,PORT_PIN_CFG1_P427_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P427_CFG_PORT_2, PORT_PIN_CFG1_P427_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P427_CFG_PORT_4, PORT_PIN_CFG1_P427_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P428_CFG_PORT_0,PORT_PIN_CFG1_P428_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P428_CFG_PORT_2, PORT_PIN_CFG1_P428_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P428_CFG_PORT_4, PORT_PIN_CFG1_P428_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P429_CFG_PORT_0,PORT_PIN_CFG1_P429_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P429_CFG_PORT_2, PORT_PIN_CFG1_P429_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P429_CFG_PORT_4, PORT_PIN_CFG1_P429_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P430_CFG_PORT_0,PORT_PIN_CFG1_P430_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P430_CFG_PORT_2, PORT_PIN_CFG1_P430_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P430_CFG_PORT_4, PORT_PIN_CFG1_P430_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P431_CFG_PORT_0,PORT_PIN_CFG1_P431_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P431_CFG_PORT_2, PORT_PIN_CFG1_P431_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P431_CFG_PORT_4, PORT_PIN_CFG1_P431_CFG_PORT_5)         \
    },                                                                                     \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG1_P400_CFG_GPIO_0,PORT_PIN_CFG1_P401_CFG_GPIO_0,PORT_PIN_CFG1_P402_CFG_GPIO_0,PORT_PIN_CFG1_P403_CFG_GPIO_0,PORT_PIN_CFG1_P404_CFG_GPIO_0,PORT_PIN_CFG1_P405_CFG_GPIO_0,PORT_PIN_CFG1_P406_CFG_GPIO_0,PORT_PIN_CFG1_P407_CFG_GPIO_0,PORT_PIN_CFG1_P408_CFG_GPIO_0,PORT_PIN_CFG1_P409_CFG_GPIO_0,PORT_PIN_CFG1_P410_CFG_GPIO_0,PORT_PIN_CFG1_P411_CFG_GPIO_0,PORT_PIN_CFG1_P412_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_CFG1_P425_CFG_GPIO_0,PORT_PIN_CFG1_P426_CFG_GPIO_0,PORT_PIN_CFG1_P427_CFG_GPIO_0,PORT_PIN_CFG1_P428_CFG_GPIO_0,PORT_PIN_CFG1_P429_CFG_GPIO_0,PORT_PIN_CFG1_P430_CFG_GPIO_0,PORT_PIN_CFG1_P431_CFG_GPIO_0), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG1_P400_CFG_GPIO_1,PORT_PIN_CFG1_P401_CFG_GPIO_1,PORT_PIN_CFG1_P402_CFG_GPIO_1,PORT_PIN_CFG1_P403_CFG_GPIO_1,PORT_PIN_CFG1_P404_CFG_GPIO_1,PORT_PIN_CFG1_P405_CFG_GPIO_1,PORT_PIN_CFG1_P406_CFG_GPIO_1,PORT_PIN_CFG1_P407_CFG_GPIO_1,PORT_PIN_CFG1_P408_CFG_GPIO_1,PORT_PIN_CFG1_P409_CFG_GPIO_1,PORT_PIN_CFG1_P410_CFG_GPIO_1,PORT_PIN_CFG1_P411_CFG_GPIO_1,PORT_PIN_CFG1_P412_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_CFG1_P425_CFG_GPIO_1,PORT_PIN_CFG1_P426_CFG_GPIO_1,PORT_PIN_CFG1_P427_CFG_GPIO_1,PORT_PIN_CFG1_P428_CFG_GPIO_1,PORT_PIN_CFG1_P429_CFG_GPIO_1,PORT_PIN_CFG1_P430_CFG_GPIO_1,PORT_PIN_CFG1_P431_CFG_GPIO_1), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG1_P400_CFG_GPIO_2,PORT_PIN_CFG1_P401_CFG_GPIO_2,PORT_PIN_CFG1_P402_CFG_GPIO_2,PORT_PIN_CFG1_P403_CFG_GPIO_2,PORT_PIN_CFG1_P404_CFG_GPIO_2,PORT_PIN_CFG1_P405_CFG_GPIO_2,PORT_PIN_CFG1_P406_CFG_GPIO_2,PORT_PIN_CFG1_P407_CFG_GPIO_2,PORT_PIN_CFG1_P408_CFG_GPIO_2,PORT_PIN_CFG1_P409_CFG_GPIO_2,PORT_PIN_CFG1_P410_CFG_GPIO_2,PORT_PIN_CFG1_P411_CFG_GPIO_2,PORT_PIN_CFG1_P412_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_CFG1_P425_CFG_GPIO_2,PORT_PIN_CFG1_P426_CFG_GPIO_2,PORT_PIN_CFG1_P427_CFG_GPIO_2,PORT_PIN_CFG1_P428_CFG_GPIO_2,PORT_PIN_CFG1_P429_CFG_GPIO_2,PORT_PIN_CFG1_P430_CFG_GPIO_2,PORT_PIN_CFG1_P431_CFG_GPIO_2), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG1_P400_CFG_ADD_0,PORT_PIN_CFG1_P401_CFG_ADD_0,PORT_PIN_CFG1_P402_CFG_ADD_0,PORT_PIN_CFG1_P403_CFG_ADD_0,PORT_PIN_CFG1_P404_CFG_ADD_0,PORT_PIN_CFG1_P405_CFG_ADD_0,PORT_PIN_CFG1_P406_CFG_ADD_0,PORT_PIN_CFG1_P407_CFG_ADD_0,PORT_PIN_CFG1_P408_CFG_ADD_0,PORT_PIN_CFG1_P409_CFG_ADD_0,PORT_PIN_CFG1_P410_CFG_ADD_0,PORT_PIN_CFG1_P411_CFG_ADD_0,PORT_PIN_CFG1_P412_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_CFG1_P425_CFG_ADD_0,PORT_PIN_CFG1_P426_CFG_ADD_0,PORT_PIN_CFG1_P427_CFG_ADD_0,PORT_PIN_CFG1_P428_CFG_ADD_0,PORT_PIN_CFG1_P429_CFG_ADD_0,PORT_PIN_CFG1_P430_CFG_ADD_0,PORT_PIN_CFG1_P431_CFG_ADD_0), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG1_P400_CFG_ADD_1,PORT_PIN_CFG1_P401_CFG_ADD_1,PORT_PIN_CFG1_P402_CFG_ADD_1,PORT_PIN_CFG1_P403_CFG_ADD_1,PORT_PIN_CFG1_P404_CFG_ADD_1,PORT_PIN_CFG1_P405_CFG_ADD_1,PORT_PIN_CFG1_P406_CFG_ADD_1,PORT_PIN_CFG1_P407_CFG_ADD_1,PORT_PIN_CFG1_P408_CFG_ADD_1,PORT_PIN_CFG1_P409_CFG_ADD_1,PORT_PIN_CFG1_P410_CFG_ADD_1,PORT_PIN_CFG1_P411_CFG_ADD_1,PORT_PIN_CFG1_P412_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_CFG1_P425_CFG_ADD_1,PORT_PIN_CFG1_P426_CFG_ADD_1,PORT_PIN_CFG1_P427_CFG_ADD_1,PORT_PIN_CFG1_P428_CFG_ADD_1,PORT_PIN_CFG1_P429_CFG_ADD_1,PORT_PIN_CFG1_P430_CFG_ADD_1,PORT_PIN_CFG1_P431_CFG_ADD_1), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG1_P400_CFG_ADD_2,PORT_PIN_CFG1_P401_CFG_ADD_2,PORT_PIN_CFG1_P402_CFG_ADD_2,PORT_PIN_CFG1_P403_CFG_ADD_2,PORT_PIN_CFG1_P404_CFG_ADD_2,PORT_PIN_CFG1_P405_CFG_ADD_2,PORT_PIN_CFG1_P406_CFG_ADD_2,PORT_PIN_CFG1_P407_CFG_ADD_2,PORT_PIN_CFG1_P408_CFG_ADD_2,PORT_PIN_CFG1_P409_CFG_ADD_2,PORT_PIN_CFG1_P410_CFG_ADD_2,PORT_PIN_CFG1_P411_CFG_ADD_2,PORT_PIN_CFG1_P412_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_CFG1_P425_CFG_ADD_2,PORT_PIN_CFG1_P426_CFG_ADD_2,PORT_PIN_CFG1_P427_CFG_ADD_2,PORT_PIN_CFG1_P428_CFG_ADD_2,PORT_PIN_CFG1_P429_CFG_ADD_2,PORT_PIN_CFG1_P430_CFG_ADD_2,PORT_PIN_CFG1_P431_CFG_ADD_2) \
  },                                                                                       \
  {                                                                                        \
    5U,                                                                                    \
    PORT_SET_SIMPLE_8BIT(0, 0, 0, 0, 0, 0, 0, 0 ),                                          \
    PORT_CFG_DERIVATE_USE_PORT_5,                                                          \
    {                                                                                      \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P500_CFG_PORT_0,PORT_PIN_CFG1_P500_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P500_CFG_PORT_2, PORT_PIN_CFG1_P500_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P500_CFG_PORT_4, PORT_PIN_CFG1_P500_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P501_CFG_PORT_0,PORT_PIN_CFG1_P501_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P501_CFG_PORT_2, PORT_PIN_CFG1_P501_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P501_CFG_PORT_4, PORT_PIN_CFG1_P501_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P502_CFG_PORT_0,PORT_PIN_CFG1_P502_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P502_CFG_PORT_2, PORT_PIN_CFG1_P502_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P502_CFG_PORT_4, PORT_PIN_CFG1_P502_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P503_CFG_PORT_0,PORT_PIN_CFG1_P503_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P503_CFG_PORT_2, PORT_PIN_CFG1_P503_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P503_CFG_PORT_4, PORT_PIN_CFG1_P503_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P504_CFG_PORT_0,PORT_PIN_CFG1_P504_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P504_CFG_PORT_2, PORT_PIN_CFG1_P504_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P504_CFG_PORT_4, PORT_PIN_CFG1_P504_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P505_CFG_PORT_0,PORT_PIN_CFG1_P505_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P505_CFG_PORT_2, PORT_PIN_CFG1_P505_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P505_CFG_PORT_4, PORT_PIN_CFG1_P505_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P506_CFG_PORT_0,PORT_PIN_CFG1_P506_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P506_CFG_PORT_2, PORT_PIN_CFG1_P506_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P506_CFG_PORT_4, PORT_PIN_CFG1_P506_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P507_CFG_PORT_0,PORT_PIN_CFG1_P507_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P507_CFG_PORT_2, PORT_PIN_CFG1_P507_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P507_CFG_PORT_4, PORT_PIN_CFG1_P507_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P508_CFG_PORT_0,PORT_PIN_CFG1_P508_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P508_CFG_PORT_2, PORT_PIN_CFG1_P508_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P508_CFG_PORT_4, PORT_PIN_CFG1_P508_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P509_CFG_PORT_0,PORT_PIN_CFG1_P509_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P509_CFG_PORT_2, PORT_PIN_CFG1_P509_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P509_CFG_PORT_4, PORT_PIN_CFG1_P509_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P510_CFG_PORT_0,PORT_PIN_CFG1_P510_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P510_CFG_PORT_2, PORT_PIN_CFG1_P510_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P510_CFG_PORT_4, PORT_PIN_CFG1_P510_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P511_CFG_PORT_0,PORT_PIN_CFG1_P511_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P511_CFG_PORT_2, PORT_PIN_CFG1_P511_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P511_CFG_PORT_4, PORT_PIN_CFG1_P511_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P512_CFG_PORT_0,PORT_PIN_CFG1_P512_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P512_CFG_PORT_2, PORT_PIN_CFG1_P512_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P512_CFG_PORT_4, PORT_PIN_CFG1_P512_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P513_CFG_PORT_0,PORT_PIN_CFG1_P513_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P513_CFG_PORT_2, PORT_PIN_CFG1_P513_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P513_CFG_PORT_4, PORT_PIN_CFG1_P513_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P514_CFG_PORT_0,PORT_PIN_CFG1_P514_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P514_CFG_PORT_2, PORT_PIN_CFG1_P514_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P514_CFG_PORT_4, PORT_PIN_CFG1_P514_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P515_CFG_PORT_0,PORT_PIN_CFG1_P515_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P515_CFG_PORT_2, PORT_PIN_CFG1_P515_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P515_CFG_PORT_4, PORT_PIN_CFG1_P515_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P516_CFG_PORT_0,PORT_PIN_CFG1_P516_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P516_CFG_PORT_2, PORT_PIN_CFG1_P516_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P516_CFG_PORT_4, PORT_PIN_CFG1_P516_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P517_CFG_PORT_0,PORT_PIN_CFG1_P517_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P517_CFG_PORT_2, PORT_PIN_CFG1_P517_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P517_CFG_PORT_4, PORT_PIN_CFG1_P517_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P518_CFG_PORT_0,PORT_PIN_CFG1_P518_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P518_CFG_PORT_2, PORT_PIN_CFG1_P518_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P518_CFG_PORT_4, PORT_PIN_CFG1_P518_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P519_CFG_PORT_0,PORT_PIN_CFG1_P519_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P519_CFG_PORT_2, PORT_PIN_CFG1_P519_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P519_CFG_PORT_4, PORT_PIN_CFG1_P519_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P520_CFG_PORT_0,PORT_PIN_CFG1_P520_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P520_CFG_PORT_2, PORT_PIN_CFG1_P520_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P520_CFG_PORT_4, PORT_PIN_CFG1_P520_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P521_CFG_PORT_0,PORT_PIN_CFG1_P521_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P521_CFG_PORT_2, PORT_PIN_CFG1_P521_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P521_CFG_PORT_4, PORT_PIN_CFG1_P521_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P522_CFG_PORT_0,PORT_PIN_CFG1_P522_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P522_CFG_PORT_2, PORT_PIN_CFG1_P522_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P522_CFG_PORT_4, PORT_PIN_CFG1_P522_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P527_CFG_PORT_0,PORT_PIN_CFG1_P527_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P527_CFG_PORT_2, PORT_PIN_CFG1_P527_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P527_CFG_PORT_4, PORT_PIN_CFG1_P527_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P528_CFG_PORT_0,PORT_PIN_CFG1_P528_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P528_CFG_PORT_2, PORT_PIN_CFG1_P528_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P528_CFG_PORT_4, PORT_PIN_CFG1_P528_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P529_CFG_PORT_0,PORT_PIN_CFG1_P529_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P529_CFG_PORT_2, PORT_PIN_CFG1_P529_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P529_CFG_PORT_4, PORT_PIN_CFG1_P529_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P530_CFG_PORT_0,PORT_PIN_CFG1_P530_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P530_CFG_PORT_2, PORT_PIN_CFG1_P530_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P530_CFG_PORT_4, PORT_PIN_CFG1_P530_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P531_CFG_PORT_0,PORT_PIN_CFG1_P531_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P531_CFG_PORT_2, PORT_PIN_CFG1_P531_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P531_CFG_PORT_4, PORT_PIN_CFG1_P531_CFG_PORT_5)         \
    },                                                                                     \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG1_P500_CFG_GPIO_0,PORT_PIN_CFG1_P501_CFG_GPIO_0,PORT_PIN_CFG1_P502_CFG_GPIO_0,PORT_PIN_CFG1_P503_CFG_GPIO_0,PORT_PIN_CFG1_P504_CFG_GPIO_0,PORT_PIN_CFG1_P505_CFG_GPIO_0,PORT_PIN_CFG1_P506_CFG_GPIO_0,PORT_PIN_CFG1_P507_CFG_GPIO_0,PORT_PIN_CFG1_P508_CFG_GPIO_0,PORT_PIN_CFG1_P509_CFG_GPIO_0,PORT_PIN_CFG1_P510_CFG_GPIO_0,PORT_PIN_CFG1_P511_CFG_GPIO_0,PORT_PIN_CFG1_P512_CFG_GPIO_0,PORT_PIN_CFG1_P513_CFG_GPIO_0,PORT_PIN_CFG1_P514_CFG_GPIO_0,PORT_PIN_CFG1_P515_CFG_GPIO_0,PORT_PIN_CFG1_P516_CFG_GPIO_0,PORT_PIN_CFG1_P517_CFG_GPIO_0,PORT_PIN_CFG1_P518_CFG_GPIO_0,PORT_PIN_CFG1_P519_CFG_GPIO_0,PORT_PIN_CFG1_P520_CFG_GPIO_0,PORT_PIN_CFG1_P521_CFG_GPIO_0,PORT_PIN_CFG1_P522_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_CFG1_P527_CFG_GPIO_0,PORT_PIN_CFG1_P528_CFG_GPIO_0,PORT_PIN_CFG1_P529_CFG_GPIO_0,PORT_PIN_CFG1_P530_CFG_GPIO_0,PORT_PIN_CFG1_P531_CFG_GPIO_0), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG1_P500_CFG_GPIO_1,PORT_PIN_CFG1_P501_CFG_GPIO_1,PORT_PIN_CFG1_P502_CFG_GPIO_1,PORT_PIN_CFG1_P503_CFG_GPIO_1,PORT_PIN_CFG1_P504_CFG_GPIO_1,PORT_PIN_CFG1_P505_CFG_GPIO_1,PORT_PIN_CFG1_P506_CFG_GPIO_1,PORT_PIN_CFG1_P507_CFG_GPIO_1,PORT_PIN_CFG1_P508_CFG_GPIO_1,PORT_PIN_CFG1_P509_CFG_GPIO_1,PORT_PIN_CFG1_P510_CFG_GPIO_1,PORT_PIN_CFG1_P511_CFG_GPIO_1,PORT_PIN_CFG1_P512_CFG_GPIO_1,PORT_PIN_CFG1_P513_CFG_GPIO_1,PORT_PIN_CFG1_P514_CFG_GPIO_1,PORT_PIN_CFG1_P515_CFG_GPIO_1,PORT_PIN_CFG1_P516_CFG_GPIO_1,PORT_PIN_CFG1_P517_CFG_GPIO_1,PORT_PIN_CFG1_P518_CFG_GPIO_1,PORT_PIN_CFG1_P519_CFG_GPIO_1,PORT_PIN_CFG1_P520_CFG_GPIO_1,PORT_PIN_CFG1_P521_CFG_GPIO_1,PORT_PIN_CFG1_P522_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_CFG1_P527_CFG_GPIO_1,PORT_PIN_CFG1_P528_CFG_GPIO_1,PORT_PIN_CFG1_P529_CFG_GPIO_1,PORT_PIN_CFG1_P530_CFG_GPIO_1,PORT_PIN_CFG1_P531_CFG_GPIO_1), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG1_P500_CFG_GPIO_2,PORT_PIN_CFG1_P501_CFG_GPIO_2,PORT_PIN_CFG1_P502_CFG_GPIO_2,PORT_PIN_CFG1_P503_CFG_GPIO_2,PORT_PIN_CFG1_P504_CFG_GPIO_2,PORT_PIN_CFG1_P505_CFG_GPIO_2,PORT_PIN_CFG1_P506_CFG_GPIO_2,PORT_PIN_CFG1_P507_CFG_GPIO_2,PORT_PIN_CFG1_P508_CFG_GPIO_2,PORT_PIN_CFG1_P509_CFG_GPIO_2,PORT_PIN_CFG1_P510_CFG_GPIO_2,PORT_PIN_CFG1_P511_CFG_GPIO_2,PORT_PIN_CFG1_P512_CFG_GPIO_2,PORT_PIN_CFG1_P513_CFG_GPIO_2,PORT_PIN_CFG1_P514_CFG_GPIO_2,PORT_PIN_CFG1_P515_CFG_GPIO_2,PORT_PIN_CFG1_P516_CFG_GPIO_2,PORT_PIN_CFG1_P517_CFG_GPIO_2,PORT_PIN_CFG1_P518_CFG_GPIO_2,PORT_PIN_CFG1_P519_CFG_GPIO_2,PORT_PIN_CFG1_P520_CFG_GPIO_2,PORT_PIN_CFG1_P521_CFG_GPIO_2,PORT_PIN_CFG1_P522_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_CFG1_P527_CFG_GPIO_2,PORT_PIN_CFG1_P528_CFG_GPIO_2,PORT_PIN_CFG1_P529_CFG_GPIO_2,PORT_PIN_CFG1_P530_CFG_GPIO_2,PORT_PIN_CFG1_P531_CFG_GPIO_2), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG1_P500_CFG_ADD_0,PORT_PIN_CFG1_P501_CFG_ADD_0,PORT_PIN_CFG1_P502_CFG_ADD_0,PORT_PIN_CFG1_P503_CFG_ADD_0,PORT_PIN_CFG1_P504_CFG_ADD_0,PORT_PIN_CFG1_P505_CFG_ADD_0,PORT_PIN_CFG1_P506_CFG_ADD_0,PORT_PIN_CFG1_P507_CFG_ADD_0,PORT_PIN_CFG1_P508_CFG_ADD_0,PORT_PIN_CFG1_P509_CFG_ADD_0,PORT_PIN_CFG1_P510_CFG_ADD_0,PORT_PIN_CFG1_P511_CFG_ADD_0,PORT_PIN_CFG1_P512_CFG_ADD_0,PORT_PIN_CFG1_P513_CFG_ADD_0,PORT_PIN_CFG1_P514_CFG_ADD_0,PORT_PIN_CFG1_P515_CFG_ADD_0,PORT_PIN_CFG1_P516_CFG_ADD_0,PORT_PIN_CFG1_P517_CFG_ADD_0,PORT_PIN_CFG1_P518_CFG_ADD_0,PORT_PIN_CFG1_P519_CFG_ADD_0,PORT_PIN_CFG1_P520_CFG_ADD_0,PORT_PIN_CFG1_P521_CFG_ADD_0,PORT_PIN_CFG1_P522_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_CFG1_P527_CFG_ADD_0,PORT_PIN_CFG1_P528_CFG_ADD_0,PORT_PIN_CFG1_P529_CFG_ADD_0,PORT_PIN_CFG1_P530_CFG_ADD_0,PORT_PIN_CFG1_P531_CFG_ADD_0), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG1_P500_CFG_ADD_1,PORT_PIN_CFG1_P501_CFG_ADD_1,PORT_PIN_CFG1_P502_CFG_ADD_1,PORT_PIN_CFG1_P503_CFG_ADD_1,PORT_PIN_CFG1_P504_CFG_ADD_1,PORT_PIN_CFG1_P505_CFG_ADD_1,PORT_PIN_CFG1_P506_CFG_ADD_1,PORT_PIN_CFG1_P507_CFG_ADD_1,PORT_PIN_CFG1_P508_CFG_ADD_1,PORT_PIN_CFG1_P509_CFG_ADD_1,PORT_PIN_CFG1_P510_CFG_ADD_1,PORT_PIN_CFG1_P511_CFG_ADD_1,PORT_PIN_CFG1_P512_CFG_ADD_1,PORT_PIN_CFG1_P513_CFG_ADD_1,PORT_PIN_CFG1_P514_CFG_ADD_1,PORT_PIN_CFG1_P515_CFG_ADD_1,PORT_PIN_CFG1_P516_CFG_ADD_1,PORT_PIN_CFG1_P517_CFG_ADD_1,PORT_PIN_CFG1_P518_CFG_ADD_1,PORT_PIN_CFG1_P519_CFG_ADD_1,PORT_PIN_CFG1_P520_CFG_ADD_1,PORT_PIN_CFG1_P521_CFG_ADD_1,PORT_PIN_CFG1_P522_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_CFG1_P527_CFG_ADD_1,PORT_PIN_CFG1_P528_CFG_ADD_1,PORT_PIN_CFG1_P529_CFG_ADD_1,PORT_PIN_CFG1_P530_CFG_ADD_1,PORT_PIN_CFG1_P531_CFG_ADD_1), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG1_P500_CFG_ADD_2,PORT_PIN_CFG1_P501_CFG_ADD_2,PORT_PIN_CFG1_P502_CFG_ADD_2,PORT_PIN_CFG1_P503_CFG_ADD_2,PORT_PIN_CFG1_P504_CFG_ADD_2,PORT_PIN_CFG1_P505_CFG_ADD_2,PORT_PIN_CFG1_P506_CFG_ADD_2,PORT_PIN_CFG1_P507_CFG_ADD_2,PORT_PIN_CFG1_P508_CFG_ADD_2,PORT_PIN_CFG1_P509_CFG_ADD_2,PORT_PIN_CFG1_P510_CFG_ADD_2,PORT_PIN_CFG1_P511_CFG_ADD_2,PORT_PIN_CFG1_P512_CFG_ADD_2,PORT_PIN_CFG1_P513_CFG_ADD_2,PORT_PIN_CFG1_P514_CFG_ADD_2,PORT_PIN_CFG1_P515_CFG_ADD_2,PORT_PIN_CFG1_P516_CFG_ADD_2,PORT_PIN_CFG1_P517_CFG_ADD_2,PORT_PIN_CFG1_P518_CFG_ADD_2,PORT_PIN_CFG1_P519_CFG_ADD_2,PORT_PIN_CFG1_P520_CFG_ADD_2,PORT_PIN_CFG1_P521_CFG_ADD_2,PORT_PIN_CFG1_P522_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_CFG1_P527_CFG_ADD_2,PORT_PIN_CFG1_P528_CFG_ADD_2,PORT_PIN_CFG1_P529_CFG_ADD_2,PORT_PIN_CFG1_P530_CFG_ADD_2,PORT_PIN_CFG1_P531_CFG_ADD_2) \
  },                                                                                       \
  {                                                                                        \
    6U,                                                                                    \
    PORT_SET_SIMPLE_8BIT(0, 0, 0, 0, 0, 0, 0, 0 ),                                          \
    PORT_CFG_DERIVATE_USE_PORT_6,                                                          \
    {                                                                                      \
      PORT_SET_PCFGR(PORT_PIN_CFG1_P600_CFG_PORT_0,PORT_PIN_CFG1_P600_CFG_PORT_1,          \
                     PORT_PIN_CFG1_P600_CFG_PORT_2, PORT_PIN_CFG1_P600_CFG_PORT_3,         \
                     PORT_PIN_CFG1_P600_CFG_PORT_4, PORT_PIN_CFG1_P600_CFG_PORT_5),        \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5), \
      PORT_SET_PCFGR(PORT_PIN_X_CFG_PORT_0, PORT_PIN_X_CFG_PORT_1, PORT_PIN_X_CFG_PORT_2,  \
                     PORT_PIN_X_CFG_PORT_3, PORT_PIN_X_CFG_PORT_4, PORT_PIN_X_CFG_PORT_5)  \
    },                                                                                     \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG1_P600_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0,PORT_PIN_X_CFG_GPIO_0), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG1_P600_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1,PORT_PIN_X_CFG_GPIO_1), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG1_P600_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2,PORT_PIN_X_CFG_GPIO_2), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG1_P600_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0,PORT_PIN_X_CFG_ADD_0), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG1_P600_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1,PORT_PIN_X_CFG_ADD_1), \
    PORT_SET_SIMPLE_32BIT(PORT_PIN_CFG1_P600_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2,PORT_PIN_X_CFG_ADD_2) \
  }                                                                                        \
}



/************ default ResourceInput for not configured ResourceInput **************/
/*
PORT_RESOURCEINPUT_CFG[*]_[***]_VALUE      define PortResourceInputMode.
*/

#ifndef PORT_RESOURCEINPUT_CFG0_SCL16_VALUE
#define PORT_RESOURCEINPUT_CFG0_SCL16_VALUE      PORT_RESOURCEINPUT_SCL16_NoiseFilterDisabled
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_SDA16_VALUE
#define PORT_RESOURCEINPUT_CFG0_SDA16_VALUE      PORT_RESOURCEINPUT_SDA16_NoiseFilterDisabled
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_MFS16_TRIGGER_VALUE
#define PORT_RESOURCEINPUT_CFG0_MFS16_TRIGGER_VALUE      PORT_RESOURCEINPUT_MFS16_TRIGGER_TOT48
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_SCL17_VALUE
#define PORT_RESOURCEINPUT_CFG0_SCL17_VALUE      PORT_RESOURCEINPUT_SCL17_NoiseFilterDisabled
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_SDA17_VALUE
#define PORT_RESOURCEINPUT_CFG0_SDA17_VALUE      PORT_RESOURCEINPUT_SDA17_NoiseFilterDisabled
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_MFS17_TRIGGER_VALUE
#define PORT_RESOURCEINPUT_CFG0_MFS17_TRIGGER_VALUE      PORT_RESOURCEINPUT_MFS17_TRIGGER_TOT48
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_SIN0_VALUE
#define PORT_RESOURCEINPUT_CFG0_SIN0_VALUE      PORT_RESOURCEINPUT_SIN0_P227
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_SCK0_VALUE
#define PORT_RESOURCEINPUT_CFG0_SCK0_VALUE      PORT_RESOURCEINPUT_SCK0_P226
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_MFS0_TRIGGER_VALUE
#define PORT_RESOURCEINPUT_CFG0_MFS0_TRIGGER_VALUE      PORT_RESOURCEINPUT_MFS0_TRIGGER_TOT0
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_SIN1_VALUE
#define PORT_RESOURCEINPUT_CFG0_SIN1_VALUE      PORT_RESOURCEINPUT_SIN1_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_SCK1_VALUE
#define PORT_RESOURCEINPUT_CFG0_SCK1_VALUE      PORT_RESOURCEINPUT_SCK1_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_MFS1_TRIGGER_VALUE
#define PORT_RESOURCEINPUT_CFG0_MFS1_TRIGGER_VALUE      PORT_RESOURCEINPUT_MFS1_TRIGGER_TOT0
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_MFS2_TRIGGER_VALUE
#define PORT_RESOURCEINPUT_CFG0_MFS2_TRIGGER_VALUE      PORT_RESOURCEINPUT_MFS2_TRIGGER_TOT0
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_MFS3_TRIGGER_VALUE
#define PORT_RESOURCEINPUT_CFG0_MFS3_TRIGGER_VALUE      PORT_RESOURCEINPUT_MFS3_TRIGGER_TOT0
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_SCL4_VALUE
#define PORT_RESOURCEINPUT_CFG0_SCL4_VALUE      PORT_RESOURCEINPUT_SCL4_NoiseFilterDisabled
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_SDA4_VALUE
#define PORT_RESOURCEINPUT_CFG0_SDA4_VALUE      PORT_RESOURCEINPUT_SDA4_NoiseFilterDisabled
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_MFS4_TRIGGER_VALUE
#define PORT_RESOURCEINPUT_CFG0_MFS4_TRIGGER_VALUE      PORT_RESOURCEINPUT_MFS4_TRIGGER_TOT0
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_SIN8_VALUE
#define PORT_RESOURCEINPUT_CFG0_SIN8_VALUE      PORT_RESOURCEINPUT_SIN8_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_SCK8_VALUE
#define PORT_RESOURCEINPUT_CFG0_SCK8_VALUE      PORT_RESOURCEINPUT_SCK8_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_MFS8_TRIGGER_VALUE
#define PORT_RESOURCEINPUT_CFG0_MFS8_TRIGGER_VALUE      PORT_RESOURCEINPUT_MFS8_TRIGGER_TOT16
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_SIN9_VALUE
#define PORT_RESOURCEINPUT_CFG0_SIN9_VALUE      PORT_RESOURCEINPUT_SIN9_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_SCK9_VALUE
#define PORT_RESOURCEINPUT_CFG0_SCK9_VALUE      PORT_RESOURCEINPUT_SCK9_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_MFS9_TRIGGER_VALUE
#define PORT_RESOURCEINPUT_CFG0_MFS9_TRIGGER_VALUE      PORT_RESOURCEINPUT_MFS9_TRIGGER_TOT16
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_SIN10_VALUE
#define PORT_RESOURCEINPUT_CFG0_SIN10_VALUE      PORT_RESOURCEINPUT_SIN10_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_SCK10_VALUE
#define PORT_RESOURCEINPUT_CFG0_SCK10_VALUE      PORT_RESOURCEINPUT_SCK10_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_SCL10_VALUE
#define PORT_RESOURCEINPUT_CFG0_SCL10_VALUE      PORT_RESOURCEINPUT_SCL10_NoiseFilterDisabled
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_SDA10_VALUE
#define PORT_RESOURCEINPUT_CFG0_SDA10_VALUE      PORT_RESOURCEINPUT_SDA10_NoiseFilterDisabled
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_MFS10_TRIGGER_VALUE
#define PORT_RESOURCEINPUT_CFG0_MFS10_TRIGGER_VALUE      PORT_RESOURCEINPUT_MFS10_TRIGGER_TOT16
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_SIN11_VALUE
#define PORT_RESOURCEINPUT_CFG0_SIN11_VALUE      PORT_RESOURCEINPUT_SIN11_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_SCK11_VALUE
#define PORT_RESOURCEINPUT_CFG0_SCK11_VALUE      PORT_RESOURCEINPUT_SCK11_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_MFS11_TRIGGER_VALUE
#define PORT_RESOURCEINPUT_CFG0_MFS11_TRIGGER_VALUE      PORT_RESOURCEINPUT_MFS11_TRIGGER_TOT16
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_SCL12_VALUE
#define PORT_RESOURCEINPUT_CFG0_SCL12_VALUE      PORT_RESOURCEINPUT_SCL12_NoiseFilterDisabled
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_SDA12_VALUE
#define PORT_RESOURCEINPUT_CFG0_SDA12_VALUE      PORT_RESOURCEINPUT_SDA12_NoiseFilterDisabled
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_MFS12_TRIGGER_VALUE
#define PORT_RESOURCEINPUT_CFG0_MFS12_TRIGGER_VALUE      PORT_RESOURCEINPUT_MFS12_TRIGGER_TOT16
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_RX5_VALUE
#define PORT_RESOURCEINPUT_CFG0_RX5_VALUE      PORT_RESOURCEINPUT_RX5_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_RX6_VALUE
#define PORT_RESOURCEINPUT_CFG0_RX6_VALUE      PORT_RESOURCEINPUT_RX6_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_RX0_VALUE
#define PORT_RESOURCEINPUT_CFG0_RX0_VALUE      PORT_RESOURCEINPUT_RX0_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_RX1_VALUE
#define PORT_RESOURCEINPUT_CFG0_RX1_VALUE      PORT_RESOURCEINPUT_RX1_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_TIN48_VALUE
#define PORT_RESOURCEINPUT_CFG0_TIN48_VALUE      PORT_RESOURCEINPUT_TIN48_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_TIN49_VALUE
#define PORT_RESOURCEINPUT_CFG0_TIN49_VALUE      PORT_RESOURCEINPUT_TIN49_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_TIN0_VALUE
#define PORT_RESOURCEINPUT_CFG0_TIN0_VALUE      PORT_RESOURCEINPUT_TIN0_P228
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_TIN1_VALUE
#define PORT_RESOURCEINPUT_CFG0_TIN1_VALUE      PORT_RESOURCEINPUT_TIN1_P229
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_TIN2_VALUE
#define PORT_RESOURCEINPUT_CFG0_TIN2_VALUE      PORT_RESOURCEINPUT_TIN2_P600
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_TIN3_VALUE
#define PORT_RESOURCEINPUT_CFG0_TIN3_VALUE      PORT_RESOURCEINPUT_TIN3_P001
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_TIN16_VALUE
#define PORT_RESOURCEINPUT_CFG0_TIN16_VALUE      PORT_RESOURCEINPUT_TIN16_P003
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_TIN17_VALUE
#define PORT_RESOURCEINPUT_CFG0_TIN17_VALUE      PORT_RESOURCEINPUT_TIN17_P005
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_TIN18_VALUE
#define PORT_RESOURCEINPUT_CFG0_TIN18_VALUE      PORT_RESOURCEINPUT_TIN18_P007
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_TIN19_VALUE
#define PORT_RESOURCEINPUT_CFG0_TIN19_VALUE      PORT_RESOURCEINPUT_TIN19_P009
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_TIN32_VALUE
#define PORT_RESOURCEINPUT_CFG0_TIN32_VALUE      PORT_RESOURCEINPUT_TIN32_P011
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_TIN33_VALUE
#define PORT_RESOURCEINPUT_CFG0_TIN33_VALUE      PORT_RESOURCEINPUT_TIN33_P013
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_TIN34_VALUE
#define PORT_RESOURCEINPUT_CFG0_TIN34_VALUE      PORT_RESOURCEINPUT_TIN34_P015
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_TIN35_VALUE
#define PORT_RESOURCEINPUT_CFG0_TIN35_VALUE      PORT_RESOURCEINPUT_TIN35_P017
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_EINT0_VALUE
#define PORT_RESOURCEINPUT_CFG0_EINT0_VALUE      PORT_RESOURCEINPUT_EINT0_P600
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_EINT1_VALUE
#define PORT_RESOURCEINPUT_CFG0_EINT1_VALUE      PORT_RESOURCEINPUT_EINT1_P000
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_EINT2_VALUE
#define PORT_RESOURCEINPUT_CFG0_EINT2_VALUE      PORT_RESOURCEINPUT_EINT2_P001
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_EINT3_VALUE
#define PORT_RESOURCEINPUT_CFG0_EINT3_VALUE      PORT_RESOURCEINPUT_EINT3_P002
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_EINT4_VALUE
#define PORT_RESOURCEINPUT_CFG0_EINT4_VALUE      PORT_RESOURCEINPUT_EINT4_P003
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_EINT5_VALUE
#define PORT_RESOURCEINPUT_CFG0_EINT5_VALUE      PORT_RESOURCEINPUT_EINT5_P004
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_EINT6_VALUE
#define PORT_RESOURCEINPUT_CFG0_EINT6_VALUE      PORT_RESOURCEINPUT_EINT6_P005
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_EINT7_VALUE
#define PORT_RESOURCEINPUT_CFG0_EINT7_VALUE      PORT_RESOURCEINPUT_EINT7_P006
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_EINT8_VALUE
#define PORT_RESOURCEINPUT_CFG0_EINT8_VALUE      PORT_RESOURCEINPUT_EINT8_P007
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_EINT9_VALUE
#define PORT_RESOURCEINPUT_CFG0_EINT9_VALUE      PORT_RESOURCEINPUT_EINT9_P008
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_EINT10_VALUE
#define PORT_RESOURCEINPUT_CFG0_EINT10_VALUE      PORT_RESOURCEINPUT_EINT10_P009
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_EINT11_VALUE
#define PORT_RESOURCEINPUT_CFG0_EINT11_VALUE      PORT_RESOURCEINPUT_EINT11_P010
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_EINT12_VALUE
#define PORT_RESOURCEINPUT_CFG0_EINT12_VALUE      PORT_RESOURCEINPUT_EINT12_P011
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_EINT13_VALUE
#define PORT_RESOURCEINPUT_CFG0_EINT13_VALUE      PORT_RESOURCEINPUT_EINT13_P012
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_EINT14_VALUE
#define PORT_RESOURCEINPUT_CFG0_EINT14_VALUE      PORT_RESOURCEINPUT_EINT14_P013
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_EINT15_VALUE
#define PORT_RESOURCEINPUT_CFG0_EINT15_VALUE      PORT_RESOURCEINPUT_EINT15_P531
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_FRT0_TEXT_VALUE
#define PORT_RESOURCEINPUT_CFG0_FRT0_TEXT_VALUE      PORT_RESOURCEINPUT_FRT0_TEXT_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_FRT1_TEXT_VALUE
#define PORT_RESOURCEINPUT_CFG0_FRT1_TEXT_VALUE      PORT_RESOURCEINPUT_FRT1_TEXT_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_FRT2_TEXT_VALUE
#define PORT_RESOURCEINPUT_CFG0_FRT2_TEXT_VALUE      PORT_RESOURCEINPUT_FRT2_TEXT_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_FRT3_TEXT_VALUE
#define PORT_RESOURCEINPUT_CFG0_FRT3_TEXT_VALUE      PORT_RESOURCEINPUT_FRT3_TEXT_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_FRT4_TEXT_VALUE
#define PORT_RESOURCEINPUT_CFG0_FRT4_TEXT_VALUE      PORT_RESOURCEINPUT_FRT4_TEXT_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_FRT5_TEXT_VALUE
#define PORT_RESOURCEINPUT_CFG0_FRT5_TEXT_VALUE      PORT_RESOURCEINPUT_FRT5_TEXT_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_FRT6_TEXT_VALUE
#define PORT_RESOURCEINPUT_CFG0_FRT6_TEXT_VALUE      PORT_RESOURCEINPUT_FRT6_TEXT_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_FRT7_TEXT_VALUE
#define PORT_RESOURCEINPUT_CFG0_FRT7_TEXT_VALUE      PORT_RESOURCEINPUT_FRT7_TEXT_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_FRT8_TEXT_VALUE
#define PORT_RESOURCEINPUT_CFG0_FRT8_TEXT_VALUE      PORT_RESOURCEINPUT_FRT8_TEXT_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_FRT9_TEXT_VALUE
#define PORT_RESOURCEINPUT_CFG0_FRT9_TEXT_VALUE      PORT_RESOURCEINPUT_FRT9_TEXT_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_FRT10_TEXT_VALUE
#define PORT_RESOURCEINPUT_CFG0_FRT10_TEXT_VALUE      PORT_RESOURCEINPUT_FRT10_TEXT_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_FRT11_TEXT_VALUE
#define PORT_RESOURCEINPUT_CFG0_FRT11_TEXT_VALUE      PORT_RESOURCEINPUT_FRT11_TEXT_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_OCU0_T_VALUE
#define PORT_RESOURCEINPUT_CFG0_OCU0_T_VALUE      PORT_RESOURCEINPUT_OCU0_T_FRT0
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_OCU0_MOD0_VALUE
#define PORT_RESOURCEINPUT_CFG0_OCU0_MOD0_VALUE      PORT_RESOURCEINPUT_OCU0_MOD0_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_OCU0_MOD1_VALUE
#define PORT_RESOURCEINPUT_CFG0_OCU0_MOD1_VALUE      PORT_RESOURCEINPUT_OCU0_MOD1_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_OCU1_T_VALUE
#define PORT_RESOURCEINPUT_CFG0_OCU1_T_VALUE      PORT_RESOURCEINPUT_OCU1_T_FRT1
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_OCU1_MOD0_VALUE
#define PORT_RESOURCEINPUT_CFG0_OCU1_MOD0_VALUE      PORT_RESOURCEINPUT_OCU1_MOD0_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_OCU1_MOD1_VALUE
#define PORT_RESOURCEINPUT_CFG0_OCU1_MOD1_VALUE      PORT_RESOURCEINPUT_OCU1_MOD1_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_OCU2_T_VALUE
#define PORT_RESOURCEINPUT_CFG0_OCU2_T_VALUE      PORT_RESOURCEINPUT_OCU2_T_FRT2
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_OCU2_MOD0_VALUE
#define PORT_RESOURCEINPUT_CFG0_OCU2_MOD0_VALUE      PORT_RESOURCEINPUT_OCU2_MOD0_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_OCU2_MOD1_VALUE
#define PORT_RESOURCEINPUT_CFG0_OCU2_MOD1_VALUE      PORT_RESOURCEINPUT_OCU2_MOD1_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_OCU3_T_VALUE
#define PORT_RESOURCEINPUT_CFG0_OCU3_T_VALUE      PORT_RESOURCEINPUT_OCU3_T_FRT3
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_OCU3_MOD0_VALUE
#define PORT_RESOURCEINPUT_CFG0_OCU3_MOD0_VALUE      PORT_RESOURCEINPUT_OCU3_MOD0_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_OCU3_MOD1_VALUE
#define PORT_RESOURCEINPUT_CFG0_OCU3_MOD1_VALUE      PORT_RESOURCEINPUT_OCU3_MOD1_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_OCU4_T_VALUE
#define PORT_RESOURCEINPUT_CFG0_OCU4_T_VALUE      PORT_RESOURCEINPUT_OCU4_T_FRT4
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_OCU4_MOD0_VALUE
#define PORT_RESOURCEINPUT_CFG0_OCU4_MOD0_VALUE      PORT_RESOURCEINPUT_OCU4_MOD0_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_OCU4_MOD1_VALUE
#define PORT_RESOURCEINPUT_CFG0_OCU4_MOD1_VALUE      PORT_RESOURCEINPUT_OCU4_MOD1_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_OCU5_T_VALUE
#define PORT_RESOURCEINPUT_CFG0_OCU5_T_VALUE      PORT_RESOURCEINPUT_OCU5_T_FRT5
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_OCU5_MOD0_VALUE
#define PORT_RESOURCEINPUT_CFG0_OCU5_MOD0_VALUE      PORT_RESOURCEINPUT_OCU5_MOD0_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_OCU5_MOD1_VALUE
#define PORT_RESOURCEINPUT_CFG0_OCU5_MOD1_VALUE      PORT_RESOURCEINPUT_OCU5_MOD1_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_OCU6_T_VALUE
#define PORT_RESOURCEINPUT_CFG0_OCU6_T_VALUE      PORT_RESOURCEINPUT_OCU6_T_FRT6
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_OCU6_MOD0_VALUE
#define PORT_RESOURCEINPUT_CFG0_OCU6_MOD0_VALUE      PORT_RESOURCEINPUT_OCU6_MOD0_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_OCU6_MOD1_VALUE
#define PORT_RESOURCEINPUT_CFG0_OCU6_MOD1_VALUE      PORT_RESOURCEINPUT_OCU6_MOD1_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_OCU7_T_VALUE
#define PORT_RESOURCEINPUT_CFG0_OCU7_T_VALUE      PORT_RESOURCEINPUT_OCU7_T_FRT7
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_OCU7_MOD0_VALUE
#define PORT_RESOURCEINPUT_CFG0_OCU7_MOD0_VALUE      PORT_RESOURCEINPUT_OCU7_MOD0_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_OCU7_MOD1_VALUE
#define PORT_RESOURCEINPUT_CFG0_OCU7_MOD1_VALUE      PORT_RESOURCEINPUT_OCU7_MOD1_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_OCU8_T_VALUE
#define PORT_RESOURCEINPUT_CFG0_OCU8_T_VALUE      PORT_RESOURCEINPUT_OCU8_T_FRT8
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_OCU8_MOD0_VALUE
#define PORT_RESOURCEINPUT_CFG0_OCU8_MOD0_VALUE      PORT_RESOURCEINPUT_OCU8_MOD0_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_OCU8_MOD1_VALUE
#define PORT_RESOURCEINPUT_CFG0_OCU8_MOD1_VALUE      PORT_RESOURCEINPUT_OCU8_MOD1_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_OCU9_T_VALUE
#define PORT_RESOURCEINPUT_CFG0_OCU9_T_VALUE      PORT_RESOURCEINPUT_OCU9_T_FRT9
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_OCU9_MOD0_VALUE
#define PORT_RESOURCEINPUT_CFG0_OCU9_MOD0_VALUE      PORT_RESOURCEINPUT_OCU9_MOD0_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_OCU9_MOD1_VALUE
#define PORT_RESOURCEINPUT_CFG0_OCU9_MOD1_VALUE      PORT_RESOURCEINPUT_OCU9_MOD1_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_OCU10_T_VALUE
#define PORT_RESOURCEINPUT_CFG0_OCU10_T_VALUE      PORT_RESOURCEINPUT_OCU10_T_FRT10
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_OCU10_MOD0_VALUE
#define PORT_RESOURCEINPUT_CFG0_OCU10_MOD0_VALUE      PORT_RESOURCEINPUT_OCU10_MOD0_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_OCU10_MOD1_VALUE
#define PORT_RESOURCEINPUT_CFG0_OCU10_MOD1_VALUE      PORT_RESOURCEINPUT_OCU10_MOD1_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_OCU11_T_VALUE
#define PORT_RESOURCEINPUT_CFG0_OCU11_T_VALUE      PORT_RESOURCEINPUT_OCU11_T_FRT11
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_OCU11_MOD0_VALUE
#define PORT_RESOURCEINPUT_CFG0_OCU11_MOD0_VALUE      PORT_RESOURCEINPUT_OCU11_MOD0_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_OCU11_MOD1_VALUE
#define PORT_RESOURCEINPUT_CFG0_OCU11_MOD1_VALUE      PORT_RESOURCEINPUT_OCU11_MOD1_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ICU0_IN0_VALUE
#define PORT_RESOURCEINPUT_CFG0_ICU0_IN0_VALUE      PORT_RESOURCEINPUT_ICU0_IN0_P600
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ICU0_IN1_VALUE
#define PORT_RESOURCEINPUT_CFG0_ICU0_IN1_VALUE      PORT_RESOURCEINPUT_ICU0_IN1_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ICU0_T_VALUE
#define PORT_RESOURCEINPUT_CFG0_ICU0_T_VALUE      PORT_RESOURCEINPUT_ICU0_T_FRT0_T
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ICU1_IN0_VALUE
#define PORT_RESOURCEINPUT_CFG0_ICU1_IN0_VALUE      PORT_RESOURCEINPUT_ICU1_IN0_P001
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ICU1_IN1_VALUE
#define PORT_RESOURCEINPUT_CFG0_ICU1_IN1_VALUE      PORT_RESOURCEINPUT_ICU1_IN1_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ICU1_T_VALUE
#define PORT_RESOURCEINPUT_CFG0_ICU1_T_VALUE      PORT_RESOURCEINPUT_ICU1_T_FRT1_T
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ICU2_IN0_VALUE
#define PORT_RESOURCEINPUT_CFG0_ICU2_IN0_VALUE      PORT_RESOURCEINPUT_ICU2_IN0_P003
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ICU2_IN1_VALUE
#define PORT_RESOURCEINPUT_CFG0_ICU2_IN1_VALUE      PORT_RESOURCEINPUT_ICU2_IN1_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ICU2_T_VALUE
#define PORT_RESOURCEINPUT_CFG0_ICU2_T_VALUE      PORT_RESOURCEINPUT_ICU2_T_FRT2_T
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ICU3_IN0_VALUE
#define PORT_RESOURCEINPUT_CFG0_ICU3_IN0_VALUE      PORT_RESOURCEINPUT_ICU3_IN0_P005
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ICU3_IN1_VALUE
#define PORT_RESOURCEINPUT_CFG0_ICU3_IN1_VALUE      PORT_RESOURCEINPUT_ICU3_IN1_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ICU3_T_VALUE
#define PORT_RESOURCEINPUT_CFG0_ICU3_T_VALUE      PORT_RESOURCEINPUT_ICU3_T_FRT3_T
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ICU4_IN0_VALUE
#define PORT_RESOURCEINPUT_CFG0_ICU4_IN0_VALUE      PORT_RESOURCEINPUT_ICU4_IN0_P007
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ICU4_IN1_VALUE
#define PORT_RESOURCEINPUT_CFG0_ICU4_IN1_VALUE      PORT_RESOURCEINPUT_ICU4_IN1_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ICU4_T_VALUE
#define PORT_RESOURCEINPUT_CFG0_ICU4_T_VALUE      PORT_RESOURCEINPUT_ICU4_T_FRT4_T
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ICU5_IN0_VALUE
#define PORT_RESOURCEINPUT_CFG0_ICU5_IN0_VALUE      PORT_RESOURCEINPUT_ICU5_IN0_P009
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ICU5_IN1_VALUE
#define PORT_RESOURCEINPUT_CFG0_ICU5_IN1_VALUE      PORT_RESOURCEINPUT_ICU5_IN1_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ICU5_T_VALUE
#define PORT_RESOURCEINPUT_CFG0_ICU5_T_VALUE      PORT_RESOURCEINPUT_ICU5_T_FRT5_T
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ICU6_IN0_VALUE
#define PORT_RESOURCEINPUT_CFG0_ICU6_IN0_VALUE      PORT_RESOURCEINPUT_ICU6_IN0_P011
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ICU6_IN1_VALUE
#define PORT_RESOURCEINPUT_CFG0_ICU6_IN1_VALUE      PORT_RESOURCEINPUT_ICU6_IN1_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ICU6_T_VALUE
#define PORT_RESOURCEINPUT_CFG0_ICU6_T_VALUE      PORT_RESOURCEINPUT_ICU6_T_FRT6_T
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ICU7_IN0_VALUE
#define PORT_RESOURCEINPUT_CFG0_ICU7_IN0_VALUE      PORT_RESOURCEINPUT_ICU7_IN0_P013
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ICU7_IN1_VALUE
#define PORT_RESOURCEINPUT_CFG0_ICU7_IN1_VALUE      PORT_RESOURCEINPUT_ICU7_IN1_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ICU7_T_VALUE
#define PORT_RESOURCEINPUT_CFG0_ICU7_T_VALUE      PORT_RESOURCEINPUT_ICU7_T_FRT7_T
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ICU8_IN0_VALUE
#define PORT_RESOURCEINPUT_CFG0_ICU8_IN0_VALUE      PORT_RESOURCEINPUT_ICU8_IN0_P015
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ICU8_IN1_VALUE
#define PORT_RESOURCEINPUT_CFG0_ICU8_IN1_VALUE      PORT_RESOURCEINPUT_ICU8_IN1_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ICU8_T_VALUE
#define PORT_RESOURCEINPUT_CFG0_ICU8_T_VALUE      PORT_RESOURCEINPUT_ICU8_T_FRT8_T
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ICU9_IN0_VALUE
#define PORT_RESOURCEINPUT_CFG0_ICU9_IN0_VALUE      PORT_RESOURCEINPUT_ICU9_IN0_P017
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ICU9_IN1_VALUE
#define PORT_RESOURCEINPUT_CFG0_ICU9_IN1_VALUE      PORT_RESOURCEINPUT_ICU9_IN1_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ICU9_T_VALUE
#define PORT_RESOURCEINPUT_CFG0_ICU9_T_VALUE      PORT_RESOURCEINPUT_ICU9_T_FRT9_T
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ICU10_IN0_VALUE
#define PORT_RESOURCEINPUT_CFG0_ICU10_IN0_VALUE      PORT_RESOURCEINPUT_ICU10_IN0_P522
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ICU10_IN1_VALUE
#define PORT_RESOURCEINPUT_CFG0_ICU10_IN1_VALUE      PORT_RESOURCEINPUT_ICU10_IN1_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ICU10_T_VALUE
#define PORT_RESOURCEINPUT_CFG0_ICU10_T_VALUE      PORT_RESOURCEINPUT_ICU10_T_FRT10_T
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ICU11_IN0_VALUE
#define PORT_RESOURCEINPUT_CFG0_ICU11_IN0_VALUE      PORT_RESOURCEINPUT_ICU11_IN0_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ICU11_IN1_VALUE
#define PORT_RESOURCEINPUT_CFG0_ICU11_IN1_VALUE      PORT_RESOURCEINPUT_ICU11_IN1_P531
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ICU11_T_VALUE
#define PORT_RESOURCEINPUT_CFG0_ICU11_T_VALUE      PORT_RESOURCEINPUT_ICU11_T_FRT11_T
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_AIN8_VALUE
#define PORT_RESOURCEINPUT_CFG0_AIN8_VALUE      PORT_RESOURCEINPUT_AIN8_P224
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_BIN8_VALUE
#define PORT_RESOURCEINPUT_CFG0_BIN8_VALUE      PORT_RESOURCEINPUT_BIN8_P225
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ZIN8_VALUE
#define PORT_RESOURCEINPUT_CFG0_ZIN8_VALUE      PORT_RESOURCEINPUT_ZIN8_P226
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_AIN9_VALUE
#define PORT_RESOURCEINPUT_CFG0_AIN9_VALUE      PORT_RESOURCEINPUT_AIN9_P229
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_BIN9_VALUE
#define PORT_RESOURCEINPUT_CFG0_BIN9_VALUE      PORT_RESOURCEINPUT_BIN9_P230
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ZIN9_VALUE
#define PORT_RESOURCEINPUT_CFG0_ZIN9_VALUE      PORT_RESOURCEINPUT_ZIN9_P231
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_PPG0_TIN1_VALUE
#define PORT_RESOURCEINPUT_CFG0_PPG0_TIN1_VALUE      PORT_RESOURCEINPUT_PPG0_TIN1_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_PPG0_TIN2_VALUE
#define PORT_RESOURCEINPUT_CFG0_PPG0_TIN2_VALUE      PORT_RESOURCEINPUT_PPG0_TIN2_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_PPG0_TIN3_VALUE
#define PORT_RESOURCEINPUT_CFG0_PPG0_TIN3_VALUE      PORT_RESOURCEINPUT_PPG0_TIN3_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_PPG1_TIN1_VALUE
#define PORT_RESOURCEINPUT_CFG0_PPG1_TIN1_VALUE      PORT_RESOURCEINPUT_PPG1_TIN1_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_PPG1_TIN2_VALUE
#define PORT_RESOURCEINPUT_CFG0_PPG1_TIN2_VALUE      PORT_RESOURCEINPUT_PPG1_TIN2_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_PPG1_TIN3_VALUE
#define PORT_RESOURCEINPUT_CFG0_PPG1_TIN3_VALUE      PORT_RESOURCEINPUT_PPG1_TIN3_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_PPG2_TIN1_VALUE
#define PORT_RESOURCEINPUT_CFG0_PPG2_TIN1_VALUE      PORT_RESOURCEINPUT_PPG2_TIN1_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_PPG2_TIN2_VALUE
#define PORT_RESOURCEINPUT_CFG0_PPG2_TIN2_VALUE      PORT_RESOURCEINPUT_PPG2_TIN2_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_PPG2_TIN3_VALUE
#define PORT_RESOURCEINPUT_CFG0_PPG2_TIN3_VALUE      PORT_RESOURCEINPUT_PPG2_TIN3_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_PPG3_TIN1_VALUE
#define PORT_RESOURCEINPUT_CFG0_PPG3_TIN1_VALUE      PORT_RESOURCEINPUT_PPG3_TIN1_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_PPG3_TIN2_VALUE
#define PORT_RESOURCEINPUT_CFG0_PPG3_TIN2_VALUE      PORT_RESOURCEINPUT_PPG3_TIN2_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_PPG3_TIN3_VALUE
#define PORT_RESOURCEINPUT_CFG0_PPG3_TIN3_VALUE      PORT_RESOURCEINPUT_PPG3_TIN3_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_PPG4_TIN1_VALUE
#define PORT_RESOURCEINPUT_CFG0_PPG4_TIN1_VALUE      PORT_RESOURCEINPUT_PPG4_TIN1_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_PPG4_TIN2_VALUE
#define PORT_RESOURCEINPUT_CFG0_PPG4_TIN2_VALUE      PORT_RESOURCEINPUT_PPG4_TIN2_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_PPG4_TIN3_VALUE
#define PORT_RESOURCEINPUT_CFG0_PPG4_TIN3_VALUE      PORT_RESOURCEINPUT_PPG4_TIN3_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_PPG5_TIN1_VALUE
#define PORT_RESOURCEINPUT_CFG0_PPG5_TIN1_VALUE      PORT_RESOURCEINPUT_PPG5_TIN1_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_PPG5_TIN2_VALUE
#define PORT_RESOURCEINPUT_CFG0_PPG5_TIN2_VALUE      PORT_RESOURCEINPUT_PPG5_TIN2_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_PPG5_TIN3_VALUE
#define PORT_RESOURCEINPUT_CFG0_PPG5_TIN3_VALUE      PORT_RESOURCEINPUT_PPG5_TIN3_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_PPG6_TIN1_VALUE
#define PORT_RESOURCEINPUT_CFG0_PPG6_TIN1_VALUE      PORT_RESOURCEINPUT_PPG6_TIN1_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_PPG6_TIN2_VALUE
#define PORT_RESOURCEINPUT_CFG0_PPG6_TIN2_VALUE      PORT_RESOURCEINPUT_PPG6_TIN2_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_PPG6_TIN3_VALUE
#define PORT_RESOURCEINPUT_CFG0_PPG6_TIN3_VALUE      PORT_RESOURCEINPUT_PPG6_TIN3_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_PPG7_TIN1_VALUE
#define PORT_RESOURCEINPUT_CFG0_PPG7_TIN1_VALUE      PORT_RESOURCEINPUT_PPG7_TIN1_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_PPG7_TIN2_VALUE
#define PORT_RESOURCEINPUT_CFG0_PPG7_TIN2_VALUE      PORT_RESOURCEINPUT_PPG7_TIN2_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_PPG7_TIN3_VALUE
#define PORT_RESOURCEINPUT_CFG0_PPG7_TIN3_VALUE      PORT_RESOURCEINPUT_PPG7_TIN3_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_PPG8_TIN1_VALUE
#define PORT_RESOURCEINPUT_CFG0_PPG8_TIN1_VALUE      PORT_RESOURCEINPUT_PPG8_TIN1_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_PPG8_TIN2_VALUE
#define PORT_RESOURCEINPUT_CFG0_PPG8_TIN2_VALUE      PORT_RESOURCEINPUT_PPG8_TIN2_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_PPG8_TIN3_VALUE
#define PORT_RESOURCEINPUT_CFG0_PPG8_TIN3_VALUE      PORT_RESOURCEINPUT_PPG8_TIN3_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_PPG9_TIN1_VALUE
#define PORT_RESOURCEINPUT_CFG0_PPG9_TIN1_VALUE      PORT_RESOURCEINPUT_PPG9_TIN1_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_PPG9_TIN2_VALUE
#define PORT_RESOURCEINPUT_CFG0_PPG9_TIN2_VALUE      PORT_RESOURCEINPUT_PPG9_TIN2_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_PPG9_TIN3_VALUE
#define PORT_RESOURCEINPUT_CFG0_PPG9_TIN3_VALUE      PORT_RESOURCEINPUT_PPG9_TIN3_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_PPG10_TIN1_VALUE
#define PORT_RESOURCEINPUT_CFG0_PPG10_TIN1_VALUE      PORT_RESOURCEINPUT_PPG10_TIN1_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_PPG10_TIN2_VALUE
#define PORT_RESOURCEINPUT_CFG0_PPG10_TIN2_VALUE      PORT_RESOURCEINPUT_PPG10_TIN2_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_PPG10_TIN3_VALUE
#define PORT_RESOURCEINPUT_CFG0_PPG10_TIN3_VALUE      PORT_RESOURCEINPUT_PPG10_TIN3_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_PPG11_TIN1_VALUE
#define PORT_RESOURCEINPUT_CFG0_PPG11_TIN1_VALUE      PORT_RESOURCEINPUT_PPG11_TIN1_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_PPG11_TIN2_VALUE
#define PORT_RESOURCEINPUT_CFG0_PPG11_TIN2_VALUE      PORT_RESOURCEINPUT_PPG11_TIN2_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_PPG11_TIN3_VALUE
#define PORT_RESOURCEINPUT_CFG0_PPG11_TIN3_VALUE      PORT_RESOURCEINPUT_PPG11_TIN3_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG0_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG0_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG0_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG1_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG1_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG1_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG2_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG2_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG2_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG3_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG3_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG3_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG4_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG4_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG4_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG5_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG5_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG5_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG6_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG6_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG6_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG7_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG7_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG7_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG8_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG8_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG8_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG9_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG9_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG9_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG10_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG10_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG10_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG11_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG11_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG11_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG12_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG12_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG12_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG13_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG13_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG13_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG14_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG14_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG14_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG15_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG15_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG15_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG16_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG16_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG16_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG17_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG17_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG17_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG18_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG18_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG18_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG19_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG19_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG19_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG20_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG20_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG20_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG21_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG21_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG21_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG22_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG22_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG22_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG23_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG23_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG23_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG24_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG24_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG24_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG25_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG25_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG25_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG26_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG26_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG26_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG27_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG27_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG27_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG28_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG28_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG28_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG29_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG29_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG29_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG30_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG30_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG30_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG31_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG31_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG31_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG32_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG32_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG32_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG33_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG33_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG33_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG34_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG34_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG34_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG35_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG35_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG35_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG36_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG36_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG36_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG37_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG37_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG37_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG38_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG38_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG38_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG39_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG39_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG39_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG40_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG40_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG40_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG41_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG41_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG41_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG42_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG42_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG42_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG43_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG43_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG43_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG44_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG44_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG44_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG45_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG45_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG45_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG46_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG46_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG46_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG47_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG47_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG47_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG48_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG48_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG48_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG49_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG49_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG49_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG50_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG50_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG50_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG51_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG51_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG51_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG52_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG52_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG52_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG53_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG53_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG53_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG54_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG54_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG54_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG55_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG55_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG55_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG56_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG56_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG56_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG57_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG57_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG57_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG58_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG58_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG58_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG59_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG59_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG59_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG60_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG60_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG60_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG61_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG61_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG61_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG62_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG62_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG62_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG63_VALUE
#define PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG63_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG63_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_M_DDRHSSPI_MSTART_VALUE
#define PORT_RESOURCEINPUT_CFG0_M_DDRHSSPI_MSTART_VALUE      PORT_RESOURCEINPUT_M_DDRHSSPI_MSTART_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_CAP0_RESET_N_VALUE
#define PORT_RESOURCEINPUT_CFG0_CAP0_RESET_N_VALUE      PORT_RESOURCEINPUT_CAP0_RESET_N_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_CAP0_MODE0_VALUE
#define PORT_RESOURCEINPUT_CFG0_CAP0_MODE0_VALUE      PORT_RESOURCEINPUT_CAP0_MODE0_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_CAP0_MODE1_VALUE
#define PORT_RESOURCEINPUT_CFG0_CAP0_MODE1_VALUE      PORT_RESOURCEINPUT_CAP0_MODE1_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_CAP0_VLD_VALUE
#define PORT_RESOURCEINPUT_CFG0_CAP0_VLD_VALUE      PORT_RESOURCEINPUT_CAP0_VLD_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_CRS_VALUE
#define PORT_RESOURCEINPUT_CFG0_CRS_VALUE      PORT_RESOURCEINPUT_CRS_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_COL_VALUE
#define PORT_RESOURCEINPUT_CFG0_COL_VALUE      PORT_RESOURCEINPUT_COL_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ECLK0_VALUE
#define PORT_RESOURCEINPUT_CFG0_ECLK0_VALUE      PORT_RESOURCEINPUT_ECLK0_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_ECLK1_VALUE
#define PORT_RESOURCEINPUT_CFG0_ECLK1_VALUE      PORT_RESOURCEINPUT_ECLK1_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_CAP0_DATA11_VALUE
#define PORT_RESOURCEINPUT_CFG0_CAP0_DATA11_VALUE      PORT_RESOURCEINPUT_CAP0_DATA11_P002
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_CAP0_DATA12_VALUE
#define PORT_RESOURCEINPUT_CFG0_CAP0_DATA12_VALUE      PORT_RESOURCEINPUT_CAP0_DATA12_P003
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_CAP0_DATA13_VALUE
#define PORT_RESOURCEINPUT_CFG0_CAP0_DATA13_VALUE      PORT_RESOURCEINPUT_CAP0_DATA13_P004
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_CAP0_DATA14_VALUE
#define PORT_RESOURCEINPUT_CFG0_CAP0_DATA14_VALUE      PORT_RESOURCEINPUT_CAP0_DATA14_P005
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_CAP0_DATA15_VALUE
#define PORT_RESOURCEINPUT_CFG0_CAP0_DATA15_VALUE      PORT_RESOURCEINPUT_CAP0_DATA15_P006
#endif
#ifndef PORT_RESOURCEINPUT_CFG0_CAP0_DATA32_VALUE
#define PORT_RESOURCEINPUT_CFG0_CAP0_DATA32_VALUE      PORT_RESOURCEINPUT_CAP0_DATA32_P015
#endif

#ifndef PORT_RESOURCEINPUT_CFG1_SCL16_VALUE
#define PORT_RESOURCEINPUT_CFG1_SCL16_VALUE      PORT_RESOURCEINPUT_SCL16_NoiseFilterDisabled
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_SDA16_VALUE
#define PORT_RESOURCEINPUT_CFG1_SDA16_VALUE      PORT_RESOURCEINPUT_SDA16_NoiseFilterDisabled
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_MFS16_TRIGGER_VALUE
#define PORT_RESOURCEINPUT_CFG1_MFS16_TRIGGER_VALUE      PORT_RESOURCEINPUT_MFS16_TRIGGER_TOT48
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_SCL17_VALUE
#define PORT_RESOURCEINPUT_CFG1_SCL17_VALUE      PORT_RESOURCEINPUT_SCL17_NoiseFilterDisabled
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_SDA17_VALUE
#define PORT_RESOURCEINPUT_CFG1_SDA17_VALUE      PORT_RESOURCEINPUT_SDA17_NoiseFilterDisabled
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_MFS17_TRIGGER_VALUE
#define PORT_RESOURCEINPUT_CFG1_MFS17_TRIGGER_VALUE      PORT_RESOURCEINPUT_MFS17_TRIGGER_TOT48
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_SIN0_VALUE
#define PORT_RESOURCEINPUT_CFG1_SIN0_VALUE      PORT_RESOURCEINPUT_SIN0_P227
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_SCK0_VALUE
#define PORT_RESOURCEINPUT_CFG1_SCK0_VALUE      PORT_RESOURCEINPUT_SCK0_P226
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_MFS0_TRIGGER_VALUE
#define PORT_RESOURCEINPUT_CFG1_MFS0_TRIGGER_VALUE      PORT_RESOURCEINPUT_MFS0_TRIGGER_TOT0
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_SIN1_VALUE
#define PORT_RESOURCEINPUT_CFG1_SIN1_VALUE      PORT_RESOURCEINPUT_SIN1_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_SCK1_VALUE
#define PORT_RESOURCEINPUT_CFG1_SCK1_VALUE      PORT_RESOURCEINPUT_SCK1_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_MFS1_TRIGGER_VALUE
#define PORT_RESOURCEINPUT_CFG1_MFS1_TRIGGER_VALUE      PORT_RESOURCEINPUT_MFS1_TRIGGER_TOT0
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_MFS2_TRIGGER_VALUE
#define PORT_RESOURCEINPUT_CFG1_MFS2_TRIGGER_VALUE      PORT_RESOURCEINPUT_MFS2_TRIGGER_TOT0
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_MFS3_TRIGGER_VALUE
#define PORT_RESOURCEINPUT_CFG1_MFS3_TRIGGER_VALUE      PORT_RESOURCEINPUT_MFS3_TRIGGER_TOT0
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_SCL4_VALUE
#define PORT_RESOURCEINPUT_CFG1_SCL4_VALUE      PORT_RESOURCEINPUT_SCL4_NoiseFilterDisabled
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_SDA4_VALUE
#define PORT_RESOURCEINPUT_CFG1_SDA4_VALUE      PORT_RESOURCEINPUT_SDA4_NoiseFilterDisabled
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_MFS4_TRIGGER_VALUE
#define PORT_RESOURCEINPUT_CFG1_MFS4_TRIGGER_VALUE      PORT_RESOURCEINPUT_MFS4_TRIGGER_TOT0
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_SIN8_VALUE
#define PORT_RESOURCEINPUT_CFG1_SIN8_VALUE      PORT_RESOURCEINPUT_SIN8_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_SCK8_VALUE
#define PORT_RESOURCEINPUT_CFG1_SCK8_VALUE      PORT_RESOURCEINPUT_SCK8_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_MFS8_TRIGGER_VALUE
#define PORT_RESOURCEINPUT_CFG1_MFS8_TRIGGER_VALUE      PORT_RESOURCEINPUT_MFS8_TRIGGER_TOT16
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_SIN9_VALUE
#define PORT_RESOURCEINPUT_CFG1_SIN9_VALUE      PORT_RESOURCEINPUT_SIN9_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_SCK9_VALUE
#define PORT_RESOURCEINPUT_CFG1_SCK9_VALUE      PORT_RESOURCEINPUT_SCK9_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_MFS9_TRIGGER_VALUE
#define PORT_RESOURCEINPUT_CFG1_MFS9_TRIGGER_VALUE      PORT_RESOURCEINPUT_MFS9_TRIGGER_TOT16
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_SIN10_VALUE
#define PORT_RESOURCEINPUT_CFG1_SIN10_VALUE      PORT_RESOURCEINPUT_SIN10_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_SCK10_VALUE
#define PORT_RESOURCEINPUT_CFG1_SCK10_VALUE      PORT_RESOURCEINPUT_SCK10_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_SCL10_VALUE
#define PORT_RESOURCEINPUT_CFG1_SCL10_VALUE      PORT_RESOURCEINPUT_SCL10_NoiseFilterDisabled
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_SDA10_VALUE
#define PORT_RESOURCEINPUT_CFG1_SDA10_VALUE      PORT_RESOURCEINPUT_SDA10_NoiseFilterDisabled
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_MFS10_TRIGGER_VALUE
#define PORT_RESOURCEINPUT_CFG1_MFS10_TRIGGER_VALUE      PORT_RESOURCEINPUT_MFS10_TRIGGER_TOT16
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_SIN11_VALUE
#define PORT_RESOURCEINPUT_CFG1_SIN11_VALUE      PORT_RESOURCEINPUT_SIN11_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_SCK11_VALUE
#define PORT_RESOURCEINPUT_CFG1_SCK11_VALUE      PORT_RESOURCEINPUT_SCK11_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_MFS11_TRIGGER_VALUE
#define PORT_RESOURCEINPUT_CFG1_MFS11_TRIGGER_VALUE      PORT_RESOURCEINPUT_MFS11_TRIGGER_TOT16
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_SCL12_VALUE
#define PORT_RESOURCEINPUT_CFG1_SCL12_VALUE      PORT_RESOURCEINPUT_SCL12_NoiseFilterDisabled
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_SDA12_VALUE
#define PORT_RESOURCEINPUT_CFG1_SDA12_VALUE      PORT_RESOURCEINPUT_SDA12_NoiseFilterDisabled
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_MFS12_TRIGGER_VALUE
#define PORT_RESOURCEINPUT_CFG1_MFS12_TRIGGER_VALUE      PORT_RESOURCEINPUT_MFS12_TRIGGER_TOT16
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_RX5_VALUE
#define PORT_RESOURCEINPUT_CFG1_RX5_VALUE      PORT_RESOURCEINPUT_RX5_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_RX6_VALUE
#define PORT_RESOURCEINPUT_CFG1_RX6_VALUE      PORT_RESOURCEINPUT_RX6_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_RX0_VALUE
#define PORT_RESOURCEINPUT_CFG1_RX0_VALUE      PORT_RESOURCEINPUT_RX0_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_RX1_VALUE
#define PORT_RESOURCEINPUT_CFG1_RX1_VALUE      PORT_RESOURCEINPUT_RX1_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_TIN48_VALUE
#define PORT_RESOURCEINPUT_CFG1_TIN48_VALUE      PORT_RESOURCEINPUT_TIN48_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_TIN49_VALUE
#define PORT_RESOURCEINPUT_CFG1_TIN49_VALUE      PORT_RESOURCEINPUT_TIN49_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_TIN0_VALUE
#define PORT_RESOURCEINPUT_CFG1_TIN0_VALUE      PORT_RESOURCEINPUT_TIN0_P228
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_TIN1_VALUE
#define PORT_RESOURCEINPUT_CFG1_TIN1_VALUE      PORT_RESOURCEINPUT_TIN1_P229
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_TIN2_VALUE
#define PORT_RESOURCEINPUT_CFG1_TIN2_VALUE      PORT_RESOURCEINPUT_TIN2_P600
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_TIN3_VALUE
#define PORT_RESOURCEINPUT_CFG1_TIN3_VALUE      PORT_RESOURCEINPUT_TIN3_P001
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_TIN16_VALUE
#define PORT_RESOURCEINPUT_CFG1_TIN16_VALUE      PORT_RESOURCEINPUT_TIN16_P003
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_TIN17_VALUE
#define PORT_RESOURCEINPUT_CFG1_TIN17_VALUE      PORT_RESOURCEINPUT_TIN17_P005
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_TIN18_VALUE
#define PORT_RESOURCEINPUT_CFG1_TIN18_VALUE      PORT_RESOURCEINPUT_TIN18_P007
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_TIN19_VALUE
#define PORT_RESOURCEINPUT_CFG1_TIN19_VALUE      PORT_RESOURCEINPUT_TIN19_P009
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_TIN32_VALUE
#define PORT_RESOURCEINPUT_CFG1_TIN32_VALUE      PORT_RESOURCEINPUT_TIN32_P011
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_TIN33_VALUE
#define PORT_RESOURCEINPUT_CFG1_TIN33_VALUE      PORT_RESOURCEINPUT_TIN33_P013
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_TIN34_VALUE
#define PORT_RESOURCEINPUT_CFG1_TIN34_VALUE      PORT_RESOURCEINPUT_TIN34_P015
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_TIN35_VALUE
#define PORT_RESOURCEINPUT_CFG1_TIN35_VALUE      PORT_RESOURCEINPUT_TIN35_P017
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_EINT0_VALUE
#define PORT_RESOURCEINPUT_CFG1_EINT0_VALUE      PORT_RESOURCEINPUT_EINT0_P600
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_EINT1_VALUE
#define PORT_RESOURCEINPUT_CFG1_EINT1_VALUE      PORT_RESOURCEINPUT_EINT1_P000
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_EINT2_VALUE
#define PORT_RESOURCEINPUT_CFG1_EINT2_VALUE      PORT_RESOURCEINPUT_EINT2_P001
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_EINT3_VALUE
#define PORT_RESOURCEINPUT_CFG1_EINT3_VALUE      PORT_RESOURCEINPUT_EINT3_P002
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_EINT4_VALUE
#define PORT_RESOURCEINPUT_CFG1_EINT4_VALUE      PORT_RESOURCEINPUT_EINT4_P003
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_EINT5_VALUE
#define PORT_RESOURCEINPUT_CFG1_EINT5_VALUE      PORT_RESOURCEINPUT_EINT5_P004
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_EINT6_VALUE
#define PORT_RESOURCEINPUT_CFG1_EINT6_VALUE      PORT_RESOURCEINPUT_EINT6_P005
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_EINT7_VALUE
#define PORT_RESOURCEINPUT_CFG1_EINT7_VALUE      PORT_RESOURCEINPUT_EINT7_P006
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_EINT8_VALUE
#define PORT_RESOURCEINPUT_CFG1_EINT8_VALUE      PORT_RESOURCEINPUT_EINT8_P007
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_EINT9_VALUE
#define PORT_RESOURCEINPUT_CFG1_EINT9_VALUE      PORT_RESOURCEINPUT_EINT9_P008
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_EINT10_VALUE
#define PORT_RESOURCEINPUT_CFG1_EINT10_VALUE      PORT_RESOURCEINPUT_EINT10_P009
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_EINT11_VALUE
#define PORT_RESOURCEINPUT_CFG1_EINT11_VALUE      PORT_RESOURCEINPUT_EINT11_P010
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_EINT12_VALUE
#define PORT_RESOURCEINPUT_CFG1_EINT12_VALUE      PORT_RESOURCEINPUT_EINT12_P011
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_EINT13_VALUE
#define PORT_RESOURCEINPUT_CFG1_EINT13_VALUE      PORT_RESOURCEINPUT_EINT13_P012
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_EINT14_VALUE
#define PORT_RESOURCEINPUT_CFG1_EINT14_VALUE      PORT_RESOURCEINPUT_EINT14_P013
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_EINT15_VALUE
#define PORT_RESOURCEINPUT_CFG1_EINT15_VALUE      PORT_RESOURCEINPUT_EINT15_P531
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_FRT0_TEXT_VALUE
#define PORT_RESOURCEINPUT_CFG1_FRT0_TEXT_VALUE      PORT_RESOURCEINPUT_FRT0_TEXT_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_FRT1_TEXT_VALUE
#define PORT_RESOURCEINPUT_CFG1_FRT1_TEXT_VALUE      PORT_RESOURCEINPUT_FRT1_TEXT_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_FRT2_TEXT_VALUE
#define PORT_RESOURCEINPUT_CFG1_FRT2_TEXT_VALUE      PORT_RESOURCEINPUT_FRT2_TEXT_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_FRT3_TEXT_VALUE
#define PORT_RESOURCEINPUT_CFG1_FRT3_TEXT_VALUE      PORT_RESOURCEINPUT_FRT3_TEXT_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_FRT4_TEXT_VALUE
#define PORT_RESOURCEINPUT_CFG1_FRT4_TEXT_VALUE      PORT_RESOURCEINPUT_FRT4_TEXT_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_FRT5_TEXT_VALUE
#define PORT_RESOURCEINPUT_CFG1_FRT5_TEXT_VALUE      PORT_RESOURCEINPUT_FRT5_TEXT_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_FRT6_TEXT_VALUE
#define PORT_RESOURCEINPUT_CFG1_FRT6_TEXT_VALUE      PORT_RESOURCEINPUT_FRT6_TEXT_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_FRT7_TEXT_VALUE
#define PORT_RESOURCEINPUT_CFG1_FRT7_TEXT_VALUE      PORT_RESOURCEINPUT_FRT7_TEXT_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_FRT8_TEXT_VALUE
#define PORT_RESOURCEINPUT_CFG1_FRT8_TEXT_VALUE      PORT_RESOURCEINPUT_FRT8_TEXT_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_FRT9_TEXT_VALUE
#define PORT_RESOURCEINPUT_CFG1_FRT9_TEXT_VALUE      PORT_RESOURCEINPUT_FRT9_TEXT_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_FRT10_TEXT_VALUE
#define PORT_RESOURCEINPUT_CFG1_FRT10_TEXT_VALUE      PORT_RESOURCEINPUT_FRT10_TEXT_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_FRT11_TEXT_VALUE
#define PORT_RESOURCEINPUT_CFG1_FRT11_TEXT_VALUE      PORT_RESOURCEINPUT_FRT11_TEXT_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_OCU0_T_VALUE
#define PORT_RESOURCEINPUT_CFG1_OCU0_T_VALUE      PORT_RESOURCEINPUT_OCU0_T_FRT0
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_OCU0_MOD0_VALUE
#define PORT_RESOURCEINPUT_CFG1_OCU0_MOD0_VALUE      PORT_RESOURCEINPUT_OCU0_MOD0_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_OCU0_MOD1_VALUE
#define PORT_RESOURCEINPUT_CFG1_OCU0_MOD1_VALUE      PORT_RESOURCEINPUT_OCU0_MOD1_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_OCU1_T_VALUE
#define PORT_RESOURCEINPUT_CFG1_OCU1_T_VALUE      PORT_RESOURCEINPUT_OCU1_T_FRT1
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_OCU1_MOD0_VALUE
#define PORT_RESOURCEINPUT_CFG1_OCU1_MOD0_VALUE      PORT_RESOURCEINPUT_OCU1_MOD0_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_OCU1_MOD1_VALUE
#define PORT_RESOURCEINPUT_CFG1_OCU1_MOD1_VALUE      PORT_RESOURCEINPUT_OCU1_MOD1_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_OCU2_T_VALUE
#define PORT_RESOURCEINPUT_CFG1_OCU2_T_VALUE      PORT_RESOURCEINPUT_OCU2_T_FRT2
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_OCU2_MOD0_VALUE
#define PORT_RESOURCEINPUT_CFG1_OCU2_MOD0_VALUE      PORT_RESOURCEINPUT_OCU2_MOD0_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_OCU2_MOD1_VALUE
#define PORT_RESOURCEINPUT_CFG1_OCU2_MOD1_VALUE      PORT_RESOURCEINPUT_OCU2_MOD1_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_OCU3_T_VALUE
#define PORT_RESOURCEINPUT_CFG1_OCU3_T_VALUE      PORT_RESOURCEINPUT_OCU3_T_FRT3
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_OCU3_MOD0_VALUE
#define PORT_RESOURCEINPUT_CFG1_OCU3_MOD0_VALUE      PORT_RESOURCEINPUT_OCU3_MOD0_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_OCU3_MOD1_VALUE
#define PORT_RESOURCEINPUT_CFG1_OCU3_MOD1_VALUE      PORT_RESOURCEINPUT_OCU3_MOD1_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_OCU4_T_VALUE
#define PORT_RESOURCEINPUT_CFG1_OCU4_T_VALUE      PORT_RESOURCEINPUT_OCU4_T_FRT4
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_OCU4_MOD0_VALUE
#define PORT_RESOURCEINPUT_CFG1_OCU4_MOD0_VALUE      PORT_RESOURCEINPUT_OCU4_MOD0_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_OCU4_MOD1_VALUE
#define PORT_RESOURCEINPUT_CFG1_OCU4_MOD1_VALUE      PORT_RESOURCEINPUT_OCU4_MOD1_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_OCU5_T_VALUE
#define PORT_RESOURCEINPUT_CFG1_OCU5_T_VALUE      PORT_RESOURCEINPUT_OCU5_T_FRT5
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_OCU5_MOD0_VALUE
#define PORT_RESOURCEINPUT_CFG1_OCU5_MOD0_VALUE      PORT_RESOURCEINPUT_OCU5_MOD0_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_OCU5_MOD1_VALUE
#define PORT_RESOURCEINPUT_CFG1_OCU5_MOD1_VALUE      PORT_RESOURCEINPUT_OCU5_MOD1_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_OCU6_T_VALUE
#define PORT_RESOURCEINPUT_CFG1_OCU6_T_VALUE      PORT_RESOURCEINPUT_OCU6_T_FRT6
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_OCU6_MOD0_VALUE
#define PORT_RESOURCEINPUT_CFG1_OCU6_MOD0_VALUE      PORT_RESOURCEINPUT_OCU6_MOD0_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_OCU6_MOD1_VALUE
#define PORT_RESOURCEINPUT_CFG1_OCU6_MOD1_VALUE      PORT_RESOURCEINPUT_OCU6_MOD1_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_OCU7_T_VALUE
#define PORT_RESOURCEINPUT_CFG1_OCU7_T_VALUE      PORT_RESOURCEINPUT_OCU7_T_FRT7
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_OCU7_MOD0_VALUE
#define PORT_RESOURCEINPUT_CFG1_OCU7_MOD0_VALUE      PORT_RESOURCEINPUT_OCU7_MOD0_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_OCU7_MOD1_VALUE
#define PORT_RESOURCEINPUT_CFG1_OCU7_MOD1_VALUE      PORT_RESOURCEINPUT_OCU7_MOD1_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_OCU8_T_VALUE
#define PORT_RESOURCEINPUT_CFG1_OCU8_T_VALUE      PORT_RESOURCEINPUT_OCU8_T_FRT8
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_OCU8_MOD0_VALUE
#define PORT_RESOURCEINPUT_CFG1_OCU8_MOD0_VALUE      PORT_RESOURCEINPUT_OCU8_MOD0_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_OCU8_MOD1_VALUE
#define PORT_RESOURCEINPUT_CFG1_OCU8_MOD1_VALUE      PORT_RESOURCEINPUT_OCU8_MOD1_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_OCU9_T_VALUE
#define PORT_RESOURCEINPUT_CFG1_OCU9_T_VALUE      PORT_RESOURCEINPUT_OCU9_T_FRT9
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_OCU9_MOD0_VALUE
#define PORT_RESOURCEINPUT_CFG1_OCU9_MOD0_VALUE      PORT_RESOURCEINPUT_OCU9_MOD0_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_OCU9_MOD1_VALUE
#define PORT_RESOURCEINPUT_CFG1_OCU9_MOD1_VALUE      PORT_RESOURCEINPUT_OCU9_MOD1_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_OCU10_T_VALUE
#define PORT_RESOURCEINPUT_CFG1_OCU10_T_VALUE      PORT_RESOURCEINPUT_OCU10_T_FRT10
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_OCU10_MOD0_VALUE
#define PORT_RESOURCEINPUT_CFG1_OCU10_MOD0_VALUE      PORT_RESOURCEINPUT_OCU10_MOD0_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_OCU10_MOD1_VALUE
#define PORT_RESOURCEINPUT_CFG1_OCU10_MOD1_VALUE      PORT_RESOURCEINPUT_OCU10_MOD1_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_OCU11_T_VALUE
#define PORT_RESOURCEINPUT_CFG1_OCU11_T_VALUE      PORT_RESOURCEINPUT_OCU11_T_FRT11
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_OCU11_MOD0_VALUE
#define PORT_RESOURCEINPUT_CFG1_OCU11_MOD0_VALUE      PORT_RESOURCEINPUT_OCU11_MOD0_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_OCU11_MOD1_VALUE
#define PORT_RESOURCEINPUT_CFG1_OCU11_MOD1_VALUE      PORT_RESOURCEINPUT_OCU11_MOD1_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ICU0_IN0_VALUE
#define PORT_RESOURCEINPUT_CFG1_ICU0_IN0_VALUE      PORT_RESOURCEINPUT_ICU0_IN0_P600
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ICU0_IN1_VALUE
#define PORT_RESOURCEINPUT_CFG1_ICU0_IN1_VALUE      PORT_RESOURCEINPUT_ICU0_IN1_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ICU0_T_VALUE
#define PORT_RESOURCEINPUT_CFG1_ICU0_T_VALUE      PORT_RESOURCEINPUT_ICU0_T_FRT0_T
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ICU1_IN0_VALUE
#define PORT_RESOURCEINPUT_CFG1_ICU1_IN0_VALUE      PORT_RESOURCEINPUT_ICU1_IN0_P001
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ICU1_IN1_VALUE
#define PORT_RESOURCEINPUT_CFG1_ICU1_IN1_VALUE      PORT_RESOURCEINPUT_ICU1_IN1_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ICU1_T_VALUE
#define PORT_RESOURCEINPUT_CFG1_ICU1_T_VALUE      PORT_RESOURCEINPUT_ICU1_T_FRT1_T
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ICU2_IN0_VALUE
#define PORT_RESOURCEINPUT_CFG1_ICU2_IN0_VALUE      PORT_RESOURCEINPUT_ICU2_IN0_P003
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ICU2_IN1_VALUE
#define PORT_RESOURCEINPUT_CFG1_ICU2_IN1_VALUE      PORT_RESOURCEINPUT_ICU2_IN1_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ICU2_T_VALUE
#define PORT_RESOURCEINPUT_CFG1_ICU2_T_VALUE      PORT_RESOURCEINPUT_ICU2_T_FRT2_T
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ICU3_IN0_VALUE
#define PORT_RESOURCEINPUT_CFG1_ICU3_IN0_VALUE      PORT_RESOURCEINPUT_ICU3_IN0_P005
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ICU3_IN1_VALUE
#define PORT_RESOURCEINPUT_CFG1_ICU3_IN1_VALUE      PORT_RESOURCEINPUT_ICU3_IN1_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ICU3_T_VALUE
#define PORT_RESOURCEINPUT_CFG1_ICU3_T_VALUE      PORT_RESOURCEINPUT_ICU3_T_FRT3_T
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ICU4_IN0_VALUE
#define PORT_RESOURCEINPUT_CFG1_ICU4_IN0_VALUE      PORT_RESOURCEINPUT_ICU4_IN0_P007
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ICU4_IN1_VALUE
#define PORT_RESOURCEINPUT_CFG1_ICU4_IN1_VALUE      PORT_RESOURCEINPUT_ICU4_IN1_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ICU4_T_VALUE
#define PORT_RESOURCEINPUT_CFG1_ICU4_T_VALUE      PORT_RESOURCEINPUT_ICU4_T_FRT4_T
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ICU5_IN0_VALUE
#define PORT_RESOURCEINPUT_CFG1_ICU5_IN0_VALUE      PORT_RESOURCEINPUT_ICU5_IN0_P009
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ICU5_IN1_VALUE
#define PORT_RESOURCEINPUT_CFG1_ICU5_IN1_VALUE      PORT_RESOURCEINPUT_ICU5_IN1_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ICU5_T_VALUE
#define PORT_RESOURCEINPUT_CFG1_ICU5_T_VALUE      PORT_RESOURCEINPUT_ICU5_T_FRT5_T
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ICU6_IN0_VALUE
#define PORT_RESOURCEINPUT_CFG1_ICU6_IN0_VALUE      PORT_RESOURCEINPUT_ICU6_IN0_P011
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ICU6_IN1_VALUE
#define PORT_RESOURCEINPUT_CFG1_ICU6_IN1_VALUE      PORT_RESOURCEINPUT_ICU6_IN1_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ICU6_T_VALUE
#define PORT_RESOURCEINPUT_CFG1_ICU6_T_VALUE      PORT_RESOURCEINPUT_ICU6_T_FRT6_T
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ICU7_IN0_VALUE
#define PORT_RESOURCEINPUT_CFG1_ICU7_IN0_VALUE      PORT_RESOURCEINPUT_ICU7_IN0_P013
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ICU7_IN1_VALUE
#define PORT_RESOURCEINPUT_CFG1_ICU7_IN1_VALUE      PORT_RESOURCEINPUT_ICU7_IN1_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ICU7_T_VALUE
#define PORT_RESOURCEINPUT_CFG1_ICU7_T_VALUE      PORT_RESOURCEINPUT_ICU7_T_FRT7_T
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ICU8_IN0_VALUE
#define PORT_RESOURCEINPUT_CFG1_ICU8_IN0_VALUE      PORT_RESOURCEINPUT_ICU8_IN0_P015
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ICU8_IN1_VALUE
#define PORT_RESOURCEINPUT_CFG1_ICU8_IN1_VALUE      PORT_RESOURCEINPUT_ICU8_IN1_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ICU8_T_VALUE
#define PORT_RESOURCEINPUT_CFG1_ICU8_T_VALUE      PORT_RESOURCEINPUT_ICU8_T_FRT8_T
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ICU9_IN0_VALUE
#define PORT_RESOURCEINPUT_CFG1_ICU9_IN0_VALUE      PORT_RESOURCEINPUT_ICU9_IN0_P017
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ICU9_IN1_VALUE
#define PORT_RESOURCEINPUT_CFG1_ICU9_IN1_VALUE      PORT_RESOURCEINPUT_ICU9_IN1_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ICU9_T_VALUE
#define PORT_RESOURCEINPUT_CFG1_ICU9_T_VALUE      PORT_RESOURCEINPUT_ICU9_T_FRT9_T
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ICU10_IN0_VALUE
#define PORT_RESOURCEINPUT_CFG1_ICU10_IN0_VALUE      PORT_RESOURCEINPUT_ICU10_IN0_P522
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ICU10_IN1_VALUE
#define PORT_RESOURCEINPUT_CFG1_ICU10_IN1_VALUE      PORT_RESOURCEINPUT_ICU10_IN1_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ICU10_T_VALUE
#define PORT_RESOURCEINPUT_CFG1_ICU10_T_VALUE      PORT_RESOURCEINPUT_ICU10_T_FRT10_T
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ICU11_IN0_VALUE
#define PORT_RESOURCEINPUT_CFG1_ICU11_IN0_VALUE      PORT_RESOURCEINPUT_ICU11_IN0_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ICU11_IN1_VALUE
#define PORT_RESOURCEINPUT_CFG1_ICU11_IN1_VALUE      PORT_RESOURCEINPUT_ICU11_IN1_P531
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ICU11_T_VALUE
#define PORT_RESOURCEINPUT_CFG1_ICU11_T_VALUE      PORT_RESOURCEINPUT_ICU11_T_FRT11_T
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_AIN8_VALUE
#define PORT_RESOURCEINPUT_CFG1_AIN8_VALUE      PORT_RESOURCEINPUT_AIN8_P224
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_BIN8_VALUE
#define PORT_RESOURCEINPUT_CFG1_BIN8_VALUE      PORT_RESOURCEINPUT_BIN8_P225
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ZIN8_VALUE
#define PORT_RESOURCEINPUT_CFG1_ZIN8_VALUE      PORT_RESOURCEINPUT_ZIN8_P226
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_AIN9_VALUE
#define PORT_RESOURCEINPUT_CFG1_AIN9_VALUE      PORT_RESOURCEINPUT_AIN9_P229
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_BIN9_VALUE
#define PORT_RESOURCEINPUT_CFG1_BIN9_VALUE      PORT_RESOURCEINPUT_BIN9_P230
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ZIN9_VALUE
#define PORT_RESOURCEINPUT_CFG1_ZIN9_VALUE      PORT_RESOURCEINPUT_ZIN9_P231
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_PPG0_TIN1_VALUE
#define PORT_RESOURCEINPUT_CFG1_PPG0_TIN1_VALUE      PORT_RESOURCEINPUT_PPG0_TIN1_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_PPG0_TIN2_VALUE
#define PORT_RESOURCEINPUT_CFG1_PPG0_TIN2_VALUE      PORT_RESOURCEINPUT_PPG0_TIN2_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_PPG0_TIN3_VALUE
#define PORT_RESOURCEINPUT_CFG1_PPG0_TIN3_VALUE      PORT_RESOURCEINPUT_PPG0_TIN3_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_PPG1_TIN1_VALUE
#define PORT_RESOURCEINPUT_CFG1_PPG1_TIN1_VALUE      PORT_RESOURCEINPUT_PPG1_TIN1_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_PPG1_TIN2_VALUE
#define PORT_RESOURCEINPUT_CFG1_PPG1_TIN2_VALUE      PORT_RESOURCEINPUT_PPG1_TIN2_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_PPG1_TIN3_VALUE
#define PORT_RESOURCEINPUT_CFG1_PPG1_TIN3_VALUE      PORT_RESOURCEINPUT_PPG1_TIN3_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_PPG2_TIN1_VALUE
#define PORT_RESOURCEINPUT_CFG1_PPG2_TIN1_VALUE      PORT_RESOURCEINPUT_PPG2_TIN1_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_PPG2_TIN2_VALUE
#define PORT_RESOURCEINPUT_CFG1_PPG2_TIN2_VALUE      PORT_RESOURCEINPUT_PPG2_TIN2_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_PPG2_TIN3_VALUE
#define PORT_RESOURCEINPUT_CFG1_PPG2_TIN3_VALUE      PORT_RESOURCEINPUT_PPG2_TIN3_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_PPG3_TIN1_VALUE
#define PORT_RESOURCEINPUT_CFG1_PPG3_TIN1_VALUE      PORT_RESOURCEINPUT_PPG3_TIN1_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_PPG3_TIN2_VALUE
#define PORT_RESOURCEINPUT_CFG1_PPG3_TIN2_VALUE      PORT_RESOURCEINPUT_PPG3_TIN2_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_PPG3_TIN3_VALUE
#define PORT_RESOURCEINPUT_CFG1_PPG3_TIN3_VALUE      PORT_RESOURCEINPUT_PPG3_TIN3_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_PPG4_TIN1_VALUE
#define PORT_RESOURCEINPUT_CFG1_PPG4_TIN1_VALUE      PORT_RESOURCEINPUT_PPG4_TIN1_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_PPG4_TIN2_VALUE
#define PORT_RESOURCEINPUT_CFG1_PPG4_TIN2_VALUE      PORT_RESOURCEINPUT_PPG4_TIN2_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_PPG4_TIN3_VALUE
#define PORT_RESOURCEINPUT_CFG1_PPG4_TIN3_VALUE      PORT_RESOURCEINPUT_PPG4_TIN3_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_PPG5_TIN1_VALUE
#define PORT_RESOURCEINPUT_CFG1_PPG5_TIN1_VALUE      PORT_RESOURCEINPUT_PPG5_TIN1_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_PPG5_TIN2_VALUE
#define PORT_RESOURCEINPUT_CFG1_PPG5_TIN2_VALUE      PORT_RESOURCEINPUT_PPG5_TIN2_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_PPG5_TIN3_VALUE
#define PORT_RESOURCEINPUT_CFG1_PPG5_TIN3_VALUE      PORT_RESOURCEINPUT_PPG5_TIN3_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_PPG6_TIN1_VALUE
#define PORT_RESOURCEINPUT_CFG1_PPG6_TIN1_VALUE      PORT_RESOURCEINPUT_PPG6_TIN1_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_PPG6_TIN2_VALUE
#define PORT_RESOURCEINPUT_CFG1_PPG6_TIN2_VALUE      PORT_RESOURCEINPUT_PPG6_TIN2_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_PPG6_TIN3_VALUE
#define PORT_RESOURCEINPUT_CFG1_PPG6_TIN3_VALUE      PORT_RESOURCEINPUT_PPG6_TIN3_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_PPG7_TIN1_VALUE
#define PORT_RESOURCEINPUT_CFG1_PPG7_TIN1_VALUE      PORT_RESOURCEINPUT_PPG7_TIN1_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_PPG7_TIN2_VALUE
#define PORT_RESOURCEINPUT_CFG1_PPG7_TIN2_VALUE      PORT_RESOURCEINPUT_PPG7_TIN2_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_PPG7_TIN3_VALUE
#define PORT_RESOURCEINPUT_CFG1_PPG7_TIN3_VALUE      PORT_RESOURCEINPUT_PPG7_TIN3_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_PPG8_TIN1_VALUE
#define PORT_RESOURCEINPUT_CFG1_PPG8_TIN1_VALUE      PORT_RESOURCEINPUT_PPG8_TIN1_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_PPG8_TIN2_VALUE
#define PORT_RESOURCEINPUT_CFG1_PPG8_TIN2_VALUE      PORT_RESOURCEINPUT_PPG8_TIN2_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_PPG8_TIN3_VALUE
#define PORT_RESOURCEINPUT_CFG1_PPG8_TIN3_VALUE      PORT_RESOURCEINPUT_PPG8_TIN3_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_PPG9_TIN1_VALUE
#define PORT_RESOURCEINPUT_CFG1_PPG9_TIN1_VALUE      PORT_RESOURCEINPUT_PPG9_TIN1_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_PPG9_TIN2_VALUE
#define PORT_RESOURCEINPUT_CFG1_PPG9_TIN2_VALUE      PORT_RESOURCEINPUT_PPG9_TIN2_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_PPG9_TIN3_VALUE
#define PORT_RESOURCEINPUT_CFG1_PPG9_TIN3_VALUE      PORT_RESOURCEINPUT_PPG9_TIN3_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_PPG10_TIN1_VALUE
#define PORT_RESOURCEINPUT_CFG1_PPG10_TIN1_VALUE      PORT_RESOURCEINPUT_PPG10_TIN1_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_PPG10_TIN2_VALUE
#define PORT_RESOURCEINPUT_CFG1_PPG10_TIN2_VALUE      PORT_RESOURCEINPUT_PPG10_TIN2_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_PPG10_TIN3_VALUE
#define PORT_RESOURCEINPUT_CFG1_PPG10_TIN3_VALUE      PORT_RESOURCEINPUT_PPG10_TIN3_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_PPG11_TIN1_VALUE
#define PORT_RESOURCEINPUT_CFG1_PPG11_TIN1_VALUE      PORT_RESOURCEINPUT_PPG11_TIN1_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_PPG11_TIN2_VALUE
#define PORT_RESOURCEINPUT_CFG1_PPG11_TIN2_VALUE      PORT_RESOURCEINPUT_PPG11_TIN2_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_PPG11_TIN3_VALUE
#define PORT_RESOURCEINPUT_CFG1_PPG11_TIN3_VALUE      PORT_RESOURCEINPUT_PPG11_TIN3_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG0_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG0_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG0_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG1_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG1_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG1_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG2_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG2_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG2_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG3_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG3_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG3_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG4_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG4_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG4_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG5_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG5_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG5_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG6_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG6_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG6_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG7_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG7_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG7_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG8_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG8_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG8_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG9_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG9_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG9_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG10_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG10_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG10_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG11_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG11_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG11_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG12_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG12_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG12_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG13_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG13_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG13_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG14_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG14_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG14_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG15_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG15_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG15_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG16_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG16_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG16_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG17_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG17_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG17_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG18_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG18_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG18_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG19_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG19_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG19_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG20_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG20_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG20_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG21_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG21_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG21_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG22_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG22_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG22_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG23_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG23_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG23_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG24_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG24_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG24_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG25_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG25_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG25_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG26_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG26_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG26_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG27_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG27_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG27_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG28_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG28_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG28_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG29_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG29_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG29_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG30_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG30_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG30_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG31_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG31_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG31_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG32_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG32_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG32_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG33_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG33_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG33_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG34_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG34_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG34_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG35_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG35_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG35_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG36_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG36_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG36_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG37_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG37_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG37_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG38_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG38_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG38_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG39_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG39_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG39_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG40_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG40_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG40_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG41_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG41_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG41_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG42_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG42_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG42_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG43_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG43_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG43_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG44_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG44_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG44_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG45_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG45_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG45_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG46_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG46_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG46_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG47_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG47_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG47_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG48_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG48_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG48_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG49_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG49_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG49_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG50_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG50_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG50_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG51_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG51_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG51_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG52_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG52_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG52_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG53_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG53_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG53_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG54_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG54_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG54_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG55_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG55_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG55_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG56_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG56_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG56_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG57_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG57_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG57_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG58_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG58_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG58_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG59_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG59_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG59_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG60_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG60_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG60_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG61_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG61_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG61_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG62_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG62_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG62_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG63_VALUE
#define PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG63_VALUE      PORT_RESOURCEINPUT_ADC12B_HWTRG63_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_M_DDRHSSPI_MSTART_VALUE
#define PORT_RESOURCEINPUT_CFG1_M_DDRHSSPI_MSTART_VALUE      PORT_RESOURCEINPUT_M_DDRHSSPI_MSTART_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_CAP0_RESET_N_VALUE
#define PORT_RESOURCEINPUT_CFG1_CAP0_RESET_N_VALUE      PORT_RESOURCEINPUT_CAP0_RESET_N_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_CAP0_MODE0_VALUE
#define PORT_RESOURCEINPUT_CFG1_CAP0_MODE0_VALUE      PORT_RESOURCEINPUT_CAP0_MODE0_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_CAP0_MODE1_VALUE
#define PORT_RESOURCEINPUT_CFG1_CAP0_MODE1_VALUE      PORT_RESOURCEINPUT_CAP0_MODE1_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_CAP0_VLD_VALUE
#define PORT_RESOURCEINPUT_CFG1_CAP0_VLD_VALUE      PORT_RESOURCEINPUT_CAP0_VLD_set0
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_CRS_VALUE
#define PORT_RESOURCEINPUT_CFG1_CRS_VALUE      PORT_RESOURCEINPUT_CRS_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_COL_VALUE
#define PORT_RESOURCEINPUT_CFG1_COL_VALUE      PORT_RESOURCEINPUT_COL_set1
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ECLK0_VALUE
#define PORT_RESOURCEINPUT_CFG1_ECLK0_VALUE      PORT_RESOURCEINPUT_ECLK0_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_ECLK1_VALUE
#define PORT_RESOURCEINPUT_CFG1_ECLK1_VALUE      PORT_RESOURCEINPUT_ECLK1_PORT_PIN
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_CAP0_DATA11_VALUE
#define PORT_RESOURCEINPUT_CFG1_CAP0_DATA11_VALUE      PORT_RESOURCEINPUT_CAP0_DATA11_P002
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_CAP0_DATA12_VALUE
#define PORT_RESOURCEINPUT_CFG1_CAP0_DATA12_VALUE      PORT_RESOURCEINPUT_CAP0_DATA12_P003
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_CAP0_DATA13_VALUE
#define PORT_RESOURCEINPUT_CFG1_CAP0_DATA13_VALUE      PORT_RESOURCEINPUT_CAP0_DATA13_P004
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_CAP0_DATA14_VALUE
#define PORT_RESOURCEINPUT_CFG1_CAP0_DATA14_VALUE      PORT_RESOURCEINPUT_CAP0_DATA14_P005
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_CAP0_DATA15_VALUE
#define PORT_RESOURCEINPUT_CFG1_CAP0_DATA15_VALUE      PORT_RESOURCEINPUT_CAP0_DATA15_P006
#endif
#ifndef PORT_RESOURCEINPUT_CFG1_CAP0_DATA32_VALUE
#define PORT_RESOURCEINPUT_CFG1_CAP0_DATA32_VALUE      PORT_RESOURCEINPUT_CAP0_DATA32_P015
#endif


/*********  Port Resource Input Configuration data for 16bit access *********/
#define PORT_RESOURCEINPUTCONFIG0_CHANNEL_16BITCONFIG \
{ \
    {PORT_RESOURCEINPUT_SCL16, PORT_RESOURCEINPUT_CFG0_SCL16_VALUE}, \
    {PORT_RESOURCEINPUT_SDA16, PORT_RESOURCEINPUT_CFG0_SDA16_VALUE}, \
    {PORT_RESOURCEINPUT_MFS16_TRIGGER, PORT_RESOURCEINPUT_CFG0_MFS16_TRIGGER_VALUE}, \
    {PORT_RESOURCEINPUT_SCL17, PORT_RESOURCEINPUT_CFG0_SCL17_VALUE}, \
    {PORT_RESOURCEINPUT_SDA17, PORT_RESOURCEINPUT_CFG0_SDA17_VALUE}, \
    {PORT_RESOURCEINPUT_MFS17_TRIGGER, PORT_RESOURCEINPUT_CFG0_MFS17_TRIGGER_VALUE}, \
    {PORT_RESOURCEINPUT_SIN0, PORT_RESOURCEINPUT_CFG0_SIN0_VALUE}, \
    {PORT_RESOURCEINPUT_SCK0, PORT_RESOURCEINPUT_CFG0_SCK0_VALUE}, \
    {PORT_RESOURCEINPUT_MFS0_TRIGGER, PORT_RESOURCEINPUT_CFG0_MFS0_TRIGGER_VALUE}, \
    {PORT_RESOURCEINPUT_SIN1, PORT_RESOURCEINPUT_CFG0_SIN1_VALUE}, \
    {PORT_RESOURCEINPUT_SCK1, PORT_RESOURCEINPUT_CFG0_SCK1_VALUE}, \
    {PORT_RESOURCEINPUT_MFS1_TRIGGER, PORT_RESOURCEINPUT_CFG0_MFS1_TRIGGER_VALUE}, \
    {PORT_RESOURCEINPUT_MFS2_TRIGGER, PORT_RESOURCEINPUT_CFG0_MFS2_TRIGGER_VALUE}, \
    {PORT_RESOURCEINPUT_MFS3_TRIGGER, PORT_RESOURCEINPUT_CFG0_MFS3_TRIGGER_VALUE}, \
    {PORT_RESOURCEINPUT_SCL4, PORT_RESOURCEINPUT_CFG0_SCL4_VALUE}, \
    {PORT_RESOURCEINPUT_SDA4, PORT_RESOURCEINPUT_CFG0_SDA4_VALUE}, \
    {PORT_RESOURCEINPUT_MFS4_TRIGGER, PORT_RESOURCEINPUT_CFG0_MFS4_TRIGGER_VALUE}, \
    {PORT_RESOURCEINPUT_SIN8, PORT_RESOURCEINPUT_CFG0_SIN8_VALUE}, \
    {PORT_RESOURCEINPUT_SCK8, PORT_RESOURCEINPUT_CFG0_SCK8_VALUE}, \
    {PORT_RESOURCEINPUT_MFS8_TRIGGER, PORT_RESOURCEINPUT_CFG0_MFS8_TRIGGER_VALUE}, \
    {PORT_RESOURCEINPUT_SIN9, PORT_RESOURCEINPUT_CFG0_SIN9_VALUE}, \
    {PORT_RESOURCEINPUT_SCK9, PORT_RESOURCEINPUT_CFG0_SCK9_VALUE}, \
    {PORT_RESOURCEINPUT_MFS9_TRIGGER, PORT_RESOURCEINPUT_CFG0_MFS9_TRIGGER_VALUE}, \
    {PORT_RESOURCEINPUT_SIN10, PORT_RESOURCEINPUT_CFG0_SIN10_VALUE}, \
    {PORT_RESOURCEINPUT_SCK10, PORT_RESOURCEINPUT_CFG0_SCK10_VALUE}, \
    {PORT_RESOURCEINPUT_SCL10, PORT_RESOURCEINPUT_CFG0_SCL10_VALUE}, \
    {PORT_RESOURCEINPUT_SDA10, PORT_RESOURCEINPUT_CFG0_SDA10_VALUE}, \
    {PORT_RESOURCEINPUT_MFS10_TRIGGER, PORT_RESOURCEINPUT_CFG0_MFS10_TRIGGER_VALUE}, \
    {PORT_RESOURCEINPUT_SIN11, PORT_RESOURCEINPUT_CFG0_SIN11_VALUE}, \
    {PORT_RESOURCEINPUT_SCK11, PORT_RESOURCEINPUT_CFG0_SCK11_VALUE}, \
    {PORT_RESOURCEINPUT_MFS11_TRIGGER, PORT_RESOURCEINPUT_CFG0_MFS11_TRIGGER_VALUE}, \
    {PORT_RESOURCEINPUT_SCL12, PORT_RESOURCEINPUT_CFG0_SCL12_VALUE}, \
    {PORT_RESOURCEINPUT_SDA12, PORT_RESOURCEINPUT_CFG0_SDA12_VALUE}, \
    {PORT_RESOURCEINPUT_MFS12_TRIGGER, PORT_RESOURCEINPUT_CFG0_MFS12_TRIGGER_VALUE}, \
    {PORT_RESOURCEINPUT_RX5, PORT_RESOURCEINPUT_CFG0_RX5_VALUE}, \
    {PORT_RESOURCEINPUT_RX6, PORT_RESOURCEINPUT_CFG0_RX6_VALUE}, \
    {PORT_RESOURCEINPUT_RX0, PORT_RESOURCEINPUT_CFG0_RX0_VALUE}, \
    {PORT_RESOURCEINPUT_RX1, PORT_RESOURCEINPUT_CFG0_RX1_VALUE}, \
    {PORT_RESOURCEINPUT_TIN48, PORT_RESOURCEINPUT_CFG0_TIN48_VALUE}, \
    {PORT_RESOURCEINPUT_TIN49, PORT_RESOURCEINPUT_CFG0_TIN49_VALUE}, \
    {PORT_RESOURCEINPUT_TIN0, PORT_RESOURCEINPUT_CFG0_TIN0_VALUE}, \
    {PORT_RESOURCEINPUT_TIN1, PORT_RESOURCEINPUT_CFG0_TIN1_VALUE}, \
    {PORT_RESOURCEINPUT_TIN2, PORT_RESOURCEINPUT_CFG0_TIN2_VALUE}, \
    {PORT_RESOURCEINPUT_TIN3, PORT_RESOURCEINPUT_CFG0_TIN3_VALUE}, \
    {PORT_RESOURCEINPUT_TIN16, PORT_RESOURCEINPUT_CFG0_TIN16_VALUE}, \
    {PORT_RESOURCEINPUT_TIN17, PORT_RESOURCEINPUT_CFG0_TIN17_VALUE}, \
    {PORT_RESOURCEINPUT_TIN18, PORT_RESOURCEINPUT_CFG0_TIN18_VALUE}, \
    {PORT_RESOURCEINPUT_TIN19, PORT_RESOURCEINPUT_CFG0_TIN19_VALUE}, \
    {PORT_RESOURCEINPUT_TIN32, PORT_RESOURCEINPUT_CFG0_TIN32_VALUE}, \
    {PORT_RESOURCEINPUT_TIN33, PORT_RESOURCEINPUT_CFG0_TIN33_VALUE}, \
    {PORT_RESOURCEINPUT_TIN34, PORT_RESOURCEINPUT_CFG0_TIN34_VALUE}, \
    {PORT_RESOURCEINPUT_TIN35, PORT_RESOURCEINPUT_CFG0_TIN35_VALUE}, \
    {PORT_RESOURCEINPUT_EINT0, PORT_RESOURCEINPUT_CFG0_EINT0_VALUE}, \
    {PORT_RESOURCEINPUT_EINT1, PORT_RESOURCEINPUT_CFG0_EINT1_VALUE}, \
    {PORT_RESOURCEINPUT_EINT2, PORT_RESOURCEINPUT_CFG0_EINT2_VALUE}, \
    {PORT_RESOURCEINPUT_EINT3, PORT_RESOURCEINPUT_CFG0_EINT3_VALUE}, \
    {PORT_RESOURCEINPUT_EINT4, PORT_RESOURCEINPUT_CFG0_EINT4_VALUE}, \
    {PORT_RESOURCEINPUT_EINT5, PORT_RESOURCEINPUT_CFG0_EINT5_VALUE}, \
    {PORT_RESOURCEINPUT_EINT6, PORT_RESOURCEINPUT_CFG0_EINT6_VALUE}, \
    {PORT_RESOURCEINPUT_EINT7, PORT_RESOURCEINPUT_CFG0_EINT7_VALUE}, \
    {PORT_RESOURCEINPUT_EINT8, PORT_RESOURCEINPUT_CFG0_EINT8_VALUE}, \
    {PORT_RESOURCEINPUT_EINT9, PORT_RESOURCEINPUT_CFG0_EINT9_VALUE}, \
    {PORT_RESOURCEINPUT_EINT10, PORT_RESOURCEINPUT_CFG0_EINT10_VALUE}, \
    {PORT_RESOURCEINPUT_EINT11, PORT_RESOURCEINPUT_CFG0_EINT11_VALUE}, \
    {PORT_RESOURCEINPUT_EINT12, PORT_RESOURCEINPUT_CFG0_EINT12_VALUE}, \
    {PORT_RESOURCEINPUT_EINT13, PORT_RESOURCEINPUT_CFG0_EINT13_VALUE}, \
    {PORT_RESOURCEINPUT_EINT14, PORT_RESOURCEINPUT_CFG0_EINT14_VALUE}, \
    {PORT_RESOURCEINPUT_EINT15, PORT_RESOURCEINPUT_CFG0_EINT15_VALUE}, \
    {PORT_RESOURCEINPUT_FRT0_TEXT, PORT_RESOURCEINPUT_CFG0_FRT0_TEXT_VALUE}, \
    {PORT_RESOURCEINPUT_FRT1_TEXT, PORT_RESOURCEINPUT_CFG0_FRT1_TEXT_VALUE}, \
    {PORT_RESOURCEINPUT_FRT2_TEXT, PORT_RESOURCEINPUT_CFG0_FRT2_TEXT_VALUE}, \
    {PORT_RESOURCEINPUT_FRT3_TEXT, PORT_RESOURCEINPUT_CFG0_FRT3_TEXT_VALUE}, \
    {PORT_RESOURCEINPUT_FRT4_TEXT, PORT_RESOURCEINPUT_CFG0_FRT4_TEXT_VALUE}, \
    {PORT_RESOURCEINPUT_FRT5_TEXT, PORT_RESOURCEINPUT_CFG0_FRT5_TEXT_VALUE}, \
    {PORT_RESOURCEINPUT_FRT6_TEXT, PORT_RESOURCEINPUT_CFG0_FRT6_TEXT_VALUE}, \
    {PORT_RESOURCEINPUT_FRT7_TEXT, PORT_RESOURCEINPUT_CFG0_FRT7_TEXT_VALUE}, \
    {PORT_RESOURCEINPUT_FRT8_TEXT, PORT_RESOURCEINPUT_CFG0_FRT8_TEXT_VALUE}, \
    {PORT_RESOURCEINPUT_FRT9_TEXT, PORT_RESOURCEINPUT_CFG0_FRT9_TEXT_VALUE}, \
    {PORT_RESOURCEINPUT_FRT10_TEXT, PORT_RESOURCEINPUT_CFG0_FRT10_TEXT_VALUE}, \
    {PORT_RESOURCEINPUT_FRT11_TEXT, PORT_RESOURCEINPUT_CFG0_FRT11_TEXT_VALUE}, \
    {PORT_RESOURCEINPUT_OCU0_T, PORT_RESOURCEINPUT_CFG0_OCU0_T_VALUE}, \
    {PORT_RESOURCEINPUT_OCU0_MOD0, PORT_RESOURCEINPUT_CFG0_OCU0_MOD0_VALUE}, \
    {PORT_RESOURCEINPUT_OCU0_MOD1, PORT_RESOURCEINPUT_CFG0_OCU0_MOD1_VALUE}, \
    {PORT_RESOURCEINPUT_OCU1_T, PORT_RESOURCEINPUT_CFG0_OCU1_T_VALUE}, \
    {PORT_RESOURCEINPUT_OCU1_MOD0, PORT_RESOURCEINPUT_CFG0_OCU1_MOD0_VALUE}, \
    {PORT_RESOURCEINPUT_OCU1_MOD1, PORT_RESOURCEINPUT_CFG0_OCU1_MOD1_VALUE}, \
    {PORT_RESOURCEINPUT_OCU2_T, PORT_RESOURCEINPUT_CFG0_OCU2_T_VALUE}, \
    {PORT_RESOURCEINPUT_OCU2_MOD0, PORT_RESOURCEINPUT_CFG0_OCU2_MOD0_VALUE}, \
    {PORT_RESOURCEINPUT_OCU2_MOD1, PORT_RESOURCEINPUT_CFG0_OCU2_MOD1_VALUE}, \
    {PORT_RESOURCEINPUT_OCU3_T, PORT_RESOURCEINPUT_CFG0_OCU3_T_VALUE}, \
    {PORT_RESOURCEINPUT_OCU3_MOD0, PORT_RESOURCEINPUT_CFG0_OCU3_MOD0_VALUE}, \
    {PORT_RESOURCEINPUT_OCU3_MOD1, PORT_RESOURCEINPUT_CFG0_OCU3_MOD1_VALUE}, \
    {PORT_RESOURCEINPUT_OCU4_T, PORT_RESOURCEINPUT_CFG0_OCU4_T_VALUE}, \
    {PORT_RESOURCEINPUT_OCU4_MOD0, PORT_RESOURCEINPUT_CFG0_OCU4_MOD0_VALUE}, \
    {PORT_RESOURCEINPUT_OCU4_MOD1, PORT_RESOURCEINPUT_CFG0_OCU4_MOD1_VALUE}, \
    {PORT_RESOURCEINPUT_OCU5_T, PORT_RESOURCEINPUT_CFG0_OCU5_T_VALUE}, \
    {PORT_RESOURCEINPUT_OCU5_MOD0, PORT_RESOURCEINPUT_CFG0_OCU5_MOD0_VALUE}, \
    {PORT_RESOURCEINPUT_OCU5_MOD1, PORT_RESOURCEINPUT_CFG0_OCU5_MOD1_VALUE}, \
    {PORT_RESOURCEINPUT_OCU6_T, PORT_RESOURCEINPUT_CFG0_OCU6_T_VALUE}, \
    {PORT_RESOURCEINPUT_OCU6_MOD0, PORT_RESOURCEINPUT_CFG0_OCU6_MOD0_VALUE}, \
    {PORT_RESOURCEINPUT_OCU6_MOD1, PORT_RESOURCEINPUT_CFG0_OCU6_MOD1_VALUE}, \
    {PORT_RESOURCEINPUT_OCU7_T, PORT_RESOURCEINPUT_CFG0_OCU7_T_VALUE}, \
    {PORT_RESOURCEINPUT_OCU7_MOD0, PORT_RESOURCEINPUT_CFG0_OCU7_MOD0_VALUE}, \
    {PORT_RESOURCEINPUT_OCU7_MOD1, PORT_RESOURCEINPUT_CFG0_OCU7_MOD1_VALUE}, \
    {PORT_RESOURCEINPUT_OCU8_T, PORT_RESOURCEINPUT_CFG0_OCU8_T_VALUE}, \
    {PORT_RESOURCEINPUT_OCU8_MOD0, PORT_RESOURCEINPUT_CFG0_OCU8_MOD0_VALUE}, \
    {PORT_RESOURCEINPUT_OCU8_MOD1, PORT_RESOURCEINPUT_CFG0_OCU8_MOD1_VALUE}, \
    {PORT_RESOURCEINPUT_OCU9_T, PORT_RESOURCEINPUT_CFG0_OCU9_T_VALUE}, \
    {PORT_RESOURCEINPUT_OCU9_MOD0, PORT_RESOURCEINPUT_CFG0_OCU9_MOD0_VALUE}, \
    {PORT_RESOURCEINPUT_OCU9_MOD1, PORT_RESOURCEINPUT_CFG0_OCU9_MOD1_VALUE}, \
    {PORT_RESOURCEINPUT_OCU10_T, PORT_RESOURCEINPUT_CFG0_OCU10_T_VALUE}, \
    {PORT_RESOURCEINPUT_OCU10_MOD0, PORT_RESOURCEINPUT_CFG0_OCU10_MOD0_VALUE}, \
    {PORT_RESOURCEINPUT_OCU10_MOD1, PORT_RESOURCEINPUT_CFG0_OCU10_MOD1_VALUE}, \
    {PORT_RESOURCEINPUT_OCU11_T, PORT_RESOURCEINPUT_CFG0_OCU11_T_VALUE}, \
    {PORT_RESOURCEINPUT_OCU11_MOD0, PORT_RESOURCEINPUT_CFG0_OCU11_MOD0_VALUE}, \
    {PORT_RESOURCEINPUT_OCU11_MOD1, PORT_RESOURCEINPUT_CFG0_OCU11_MOD1_VALUE}, \
    {PORT_RESOURCEINPUT_ICU0_IN0, PORT_RESOURCEINPUT_CFG0_ICU0_IN0_VALUE}, \
    {PORT_RESOURCEINPUT_ICU0_IN1, PORT_RESOURCEINPUT_CFG0_ICU0_IN1_VALUE}, \
    {PORT_RESOURCEINPUT_ICU0_T, PORT_RESOURCEINPUT_CFG0_ICU0_T_VALUE}, \
    {PORT_RESOURCEINPUT_ICU1_IN0, PORT_RESOURCEINPUT_CFG0_ICU1_IN0_VALUE}, \
    {PORT_RESOURCEINPUT_ICU1_IN1, PORT_RESOURCEINPUT_CFG0_ICU1_IN1_VALUE}, \
    {PORT_RESOURCEINPUT_ICU1_T, PORT_RESOURCEINPUT_CFG0_ICU1_T_VALUE}, \
    {PORT_RESOURCEINPUT_ICU2_IN0, PORT_RESOURCEINPUT_CFG0_ICU2_IN0_VALUE}, \
    {PORT_RESOURCEINPUT_ICU2_IN1, PORT_RESOURCEINPUT_CFG0_ICU2_IN1_VALUE}, \
    {PORT_RESOURCEINPUT_ICU2_T, PORT_RESOURCEINPUT_CFG0_ICU2_T_VALUE}, \
    {PORT_RESOURCEINPUT_ICU3_IN0, PORT_RESOURCEINPUT_CFG0_ICU3_IN0_VALUE}, \
    {PORT_RESOURCEINPUT_ICU3_IN1, PORT_RESOURCEINPUT_CFG0_ICU3_IN1_VALUE}, \
    {PORT_RESOURCEINPUT_ICU3_T, PORT_RESOURCEINPUT_CFG0_ICU3_T_VALUE}, \
    {PORT_RESOURCEINPUT_ICU4_IN0, PORT_RESOURCEINPUT_CFG0_ICU4_IN0_VALUE}, \
    {PORT_RESOURCEINPUT_ICU4_IN1, PORT_RESOURCEINPUT_CFG0_ICU4_IN1_VALUE}, \
    {PORT_RESOURCEINPUT_ICU4_T, PORT_RESOURCEINPUT_CFG0_ICU4_T_VALUE}, \
    {PORT_RESOURCEINPUT_ICU5_IN0, PORT_RESOURCEINPUT_CFG0_ICU5_IN0_VALUE}, \
    {PORT_RESOURCEINPUT_ICU5_IN1, PORT_RESOURCEINPUT_CFG0_ICU5_IN1_VALUE}, \
    {PORT_RESOURCEINPUT_ICU5_T, PORT_RESOURCEINPUT_CFG0_ICU5_T_VALUE}, \
    {PORT_RESOURCEINPUT_ICU6_IN0, PORT_RESOURCEINPUT_CFG0_ICU6_IN0_VALUE}, \
    {PORT_RESOURCEINPUT_ICU6_IN1, PORT_RESOURCEINPUT_CFG0_ICU6_IN1_VALUE}, \
    {PORT_RESOURCEINPUT_ICU6_T, PORT_RESOURCEINPUT_CFG0_ICU6_T_VALUE}, \
    {PORT_RESOURCEINPUT_ICU7_IN0, PORT_RESOURCEINPUT_CFG0_ICU7_IN0_VALUE}, \
    {PORT_RESOURCEINPUT_ICU7_IN1, PORT_RESOURCEINPUT_CFG0_ICU7_IN1_VALUE}, \
    {PORT_RESOURCEINPUT_ICU7_T, PORT_RESOURCEINPUT_CFG0_ICU7_T_VALUE}, \
    {PORT_RESOURCEINPUT_ICU8_IN0, PORT_RESOURCEINPUT_CFG0_ICU8_IN0_VALUE}, \
    {PORT_RESOURCEINPUT_ICU8_IN1, PORT_RESOURCEINPUT_CFG0_ICU8_IN1_VALUE}, \
    {PORT_RESOURCEINPUT_ICU8_T, PORT_RESOURCEINPUT_CFG0_ICU8_T_VALUE}, \
    {PORT_RESOURCEINPUT_ICU9_IN0, PORT_RESOURCEINPUT_CFG0_ICU9_IN0_VALUE}, \
    {PORT_RESOURCEINPUT_ICU9_IN1, PORT_RESOURCEINPUT_CFG0_ICU9_IN1_VALUE}, \
    {PORT_RESOURCEINPUT_ICU9_T, PORT_RESOURCEINPUT_CFG0_ICU9_T_VALUE}, \
    {PORT_RESOURCEINPUT_ICU10_IN0, PORT_RESOURCEINPUT_CFG0_ICU10_IN0_VALUE}, \
    {PORT_RESOURCEINPUT_ICU10_IN1, PORT_RESOURCEINPUT_CFG0_ICU10_IN1_VALUE}, \
    {PORT_RESOURCEINPUT_ICU10_T, PORT_RESOURCEINPUT_CFG0_ICU10_T_VALUE}, \
    {PORT_RESOURCEINPUT_ICU11_IN0, PORT_RESOURCEINPUT_CFG0_ICU11_IN0_VALUE}, \
    {PORT_RESOURCEINPUT_ICU11_IN1, PORT_RESOURCEINPUT_CFG0_ICU11_IN1_VALUE}, \
    {PORT_RESOURCEINPUT_ICU11_T, PORT_RESOURCEINPUT_CFG0_ICU11_T_VALUE}, \
    {PORT_RESOURCEINPUT_AIN8, PORT_RESOURCEINPUT_CFG0_AIN8_VALUE}, \
    {PORT_RESOURCEINPUT_BIN8, PORT_RESOURCEINPUT_CFG0_BIN8_VALUE}, \
    {PORT_RESOURCEINPUT_ZIN8, PORT_RESOURCEINPUT_CFG0_ZIN8_VALUE}, \
    {PORT_RESOURCEINPUT_AIN9, PORT_RESOURCEINPUT_CFG0_AIN9_VALUE}, \
    {PORT_RESOURCEINPUT_BIN9, PORT_RESOURCEINPUT_CFG0_BIN9_VALUE}, \
    {PORT_RESOURCEINPUT_ZIN9, PORT_RESOURCEINPUT_CFG0_ZIN9_VALUE}, \
    {PORT_RESOURCEINPUT_PPG0_TIN1, PORT_RESOURCEINPUT_CFG0_PPG0_TIN1_VALUE}, \
    {PORT_RESOURCEINPUT_PPG0_TIN2, PORT_RESOURCEINPUT_CFG0_PPG0_TIN2_VALUE}, \
    {PORT_RESOURCEINPUT_PPG0_TIN3, PORT_RESOURCEINPUT_CFG0_PPG0_TIN3_VALUE}, \
    {PORT_RESOURCEINPUT_PPG1_TIN1, PORT_RESOURCEINPUT_CFG0_PPG1_TIN1_VALUE}, \
    {PORT_RESOURCEINPUT_PPG1_TIN2, PORT_RESOURCEINPUT_CFG0_PPG1_TIN2_VALUE}, \
    {PORT_RESOURCEINPUT_PPG1_TIN3, PORT_RESOURCEINPUT_CFG0_PPG1_TIN3_VALUE}, \
    {PORT_RESOURCEINPUT_PPG2_TIN1, PORT_RESOURCEINPUT_CFG0_PPG2_TIN1_VALUE}, \
    {PORT_RESOURCEINPUT_PPG2_TIN2, PORT_RESOURCEINPUT_CFG0_PPG2_TIN2_VALUE}, \
    {PORT_RESOURCEINPUT_PPG2_TIN3, PORT_RESOURCEINPUT_CFG0_PPG2_TIN3_VALUE}, \
    {PORT_RESOURCEINPUT_PPG3_TIN1, PORT_RESOURCEINPUT_CFG0_PPG3_TIN1_VALUE}, \
    {PORT_RESOURCEINPUT_PPG3_TIN2, PORT_RESOURCEINPUT_CFG0_PPG3_TIN2_VALUE}, \
    {PORT_RESOURCEINPUT_PPG3_TIN3, PORT_RESOURCEINPUT_CFG0_PPG3_TIN3_VALUE}, \
    {PORT_RESOURCEINPUT_PPG4_TIN1, PORT_RESOURCEINPUT_CFG0_PPG4_TIN1_VALUE}, \
    {PORT_RESOURCEINPUT_PPG4_TIN2, PORT_RESOURCEINPUT_CFG0_PPG4_TIN2_VALUE}, \
    {PORT_RESOURCEINPUT_PPG4_TIN3, PORT_RESOURCEINPUT_CFG0_PPG4_TIN3_VALUE}, \
    {PORT_RESOURCEINPUT_PPG5_TIN1, PORT_RESOURCEINPUT_CFG0_PPG5_TIN1_VALUE}, \
    {PORT_RESOURCEINPUT_PPG5_TIN2, PORT_RESOURCEINPUT_CFG0_PPG5_TIN2_VALUE}, \
    {PORT_RESOURCEINPUT_PPG5_TIN3, PORT_RESOURCEINPUT_CFG0_PPG5_TIN3_VALUE}, \
    {PORT_RESOURCEINPUT_PPG6_TIN1, PORT_RESOURCEINPUT_CFG0_PPG6_TIN1_VALUE}, \
    {PORT_RESOURCEINPUT_PPG6_TIN2, PORT_RESOURCEINPUT_CFG0_PPG6_TIN2_VALUE}, \
    {PORT_RESOURCEINPUT_PPG6_TIN3, PORT_RESOURCEINPUT_CFG0_PPG6_TIN3_VALUE}, \
    {PORT_RESOURCEINPUT_PPG7_TIN1, PORT_RESOURCEINPUT_CFG0_PPG7_TIN1_VALUE}, \
    {PORT_RESOURCEINPUT_PPG7_TIN2, PORT_RESOURCEINPUT_CFG0_PPG7_TIN2_VALUE}, \
    {PORT_RESOURCEINPUT_PPG7_TIN3, PORT_RESOURCEINPUT_CFG0_PPG7_TIN3_VALUE}, \
    {PORT_RESOURCEINPUT_PPG8_TIN1, PORT_RESOURCEINPUT_CFG0_PPG8_TIN1_VALUE}, \
    {PORT_RESOURCEINPUT_PPG8_TIN2, PORT_RESOURCEINPUT_CFG0_PPG8_TIN2_VALUE}, \
    {PORT_RESOURCEINPUT_PPG8_TIN3, PORT_RESOURCEINPUT_CFG0_PPG8_TIN3_VALUE}, \
    {PORT_RESOURCEINPUT_PPG9_TIN1, PORT_RESOURCEINPUT_CFG0_PPG9_TIN1_VALUE}, \
    {PORT_RESOURCEINPUT_PPG9_TIN2, PORT_RESOURCEINPUT_CFG0_PPG9_TIN2_VALUE}, \
    {PORT_RESOURCEINPUT_PPG9_TIN3, PORT_RESOURCEINPUT_CFG0_PPG9_TIN3_VALUE}, \
    {PORT_RESOURCEINPUT_PPG10_TIN1, PORT_RESOURCEINPUT_CFG0_PPG10_TIN1_VALUE}, \
    {PORT_RESOURCEINPUT_PPG10_TIN2, PORT_RESOURCEINPUT_CFG0_PPG10_TIN2_VALUE}, \
    {PORT_RESOURCEINPUT_PPG10_TIN3, PORT_RESOURCEINPUT_CFG0_PPG10_TIN3_VALUE}, \
    {PORT_RESOURCEINPUT_PPG11_TIN1, PORT_RESOURCEINPUT_CFG0_PPG11_TIN1_VALUE}, \
    {PORT_RESOURCEINPUT_PPG11_TIN2, PORT_RESOURCEINPUT_CFG0_PPG11_TIN2_VALUE}, \
    {PORT_RESOURCEINPUT_PPG11_TIN3, PORT_RESOURCEINPUT_CFG0_PPG11_TIN3_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG0, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG0_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG1, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG1_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG2, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG2_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG3, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG3_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG4, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG4_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG5, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG5_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG6, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG6_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG7, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG7_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG8, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG8_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG9, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG9_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG10, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG10_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG11, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG11_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG12, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG12_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG13, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG13_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG14, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG14_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG15, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG15_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG16, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG16_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG17, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG17_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG18, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG18_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG19, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG19_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG20, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG20_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG21, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG21_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG22, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG22_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG23, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG23_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG24, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG24_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG25, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG25_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG26, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG26_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG27, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG27_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG28, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG28_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG29, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG29_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG30, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG30_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG31, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG31_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG32, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG32_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG33, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG33_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG34, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG34_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG35, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG35_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG36, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG36_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG37, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG37_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG38, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG38_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG39, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG39_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG40, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG40_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG41, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG41_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG42, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG42_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG43, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG43_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG44, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG44_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG45, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG45_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG46, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG46_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG47, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG47_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG48, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG48_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG49, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG49_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG50, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG50_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG51, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG51_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG52, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG52_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG53, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG53_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG54, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG54_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG55, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG55_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG56, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG56_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG57, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG57_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG58, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG58_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG59, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG59_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG60, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG60_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG61, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG61_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG62, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG62_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG63, PORT_RESOURCEINPUT_CFG0_ADC12B_HWTRG63_VALUE}, \
    {PORT_RESOURCEINPUT_M_DDRHSSPI_MSTART, PORT_RESOURCEINPUT_CFG0_M_DDRHSSPI_MSTART_VALUE}, \
    {PORT_RESOURCEINPUT_CAP0_RESET_N, PORT_RESOURCEINPUT_CFG0_CAP0_RESET_N_VALUE}, \
    {PORT_RESOURCEINPUT_CAP0_MODE0, PORT_RESOURCEINPUT_CFG0_CAP0_MODE0_VALUE}, \
    {PORT_RESOURCEINPUT_CAP0_MODE1, PORT_RESOURCEINPUT_CFG0_CAP0_MODE1_VALUE}, \
    {PORT_RESOURCEINPUT_CAP0_VLD, PORT_RESOURCEINPUT_CFG0_CAP0_VLD_VALUE}, \
    {PORT_RESOURCEINPUT_CRS, PORT_RESOURCEINPUT_CFG0_CRS_VALUE}, \
    {PORT_RESOURCEINPUT_COL, PORT_RESOURCEINPUT_CFG0_COL_VALUE}, \
    {PORT_RESOURCEINPUT_ECLK0, PORT_RESOURCEINPUT_CFG0_ECLK0_VALUE}, \
    {PORT_RESOURCEINPUT_ECLK1, PORT_RESOURCEINPUT_CFG0_ECLK1_VALUE}, \
    {PORT_RESOURCEINPUT_CAP0_DATA11, PORT_RESOURCEINPUT_CFG0_CAP0_DATA11_VALUE}, \
    {PORT_RESOURCEINPUT_CAP0_DATA12, PORT_RESOURCEINPUT_CFG0_CAP0_DATA12_VALUE}, \
    {PORT_RESOURCEINPUT_CAP0_DATA13, PORT_RESOURCEINPUT_CFG0_CAP0_DATA13_VALUE}, \
    {PORT_RESOURCEINPUT_CAP0_DATA14, PORT_RESOURCEINPUT_CFG0_CAP0_DATA14_VALUE}, \
    {PORT_RESOURCEINPUT_CAP0_DATA15, PORT_RESOURCEINPUT_CFG0_CAP0_DATA15_VALUE}, \
    {PORT_RESOURCEINPUT_CAP0_DATA32, PORT_RESOURCEINPUT_CFG0_CAP0_DATA32_VALUE} \
}

#define PORT_RESOURCEINPUTCONFIG1_CHANNEL_16BITCONFIG \
{ \
    {PORT_RESOURCEINPUT_SCL16, PORT_RESOURCEINPUT_CFG1_SCL16_VALUE}, \
    {PORT_RESOURCEINPUT_SDA16, PORT_RESOURCEINPUT_CFG1_SDA16_VALUE}, \
    {PORT_RESOURCEINPUT_MFS16_TRIGGER, PORT_RESOURCEINPUT_CFG1_MFS16_TRIGGER_VALUE}, \
    {PORT_RESOURCEINPUT_SCL17, PORT_RESOURCEINPUT_CFG1_SCL17_VALUE}, \
    {PORT_RESOURCEINPUT_SDA17, PORT_RESOURCEINPUT_CFG1_SDA17_VALUE}, \
    {PORT_RESOURCEINPUT_MFS17_TRIGGER, PORT_RESOURCEINPUT_CFG1_MFS17_TRIGGER_VALUE}, \
    {PORT_RESOURCEINPUT_SIN0, PORT_RESOURCEINPUT_CFG1_SIN0_VALUE}, \
    {PORT_RESOURCEINPUT_SCK0, PORT_RESOURCEINPUT_CFG1_SCK0_VALUE}, \
    {PORT_RESOURCEINPUT_MFS0_TRIGGER, PORT_RESOURCEINPUT_CFG1_MFS0_TRIGGER_VALUE}, \
    {PORT_RESOURCEINPUT_SIN1, PORT_RESOURCEINPUT_CFG1_SIN1_VALUE}, \
    {PORT_RESOURCEINPUT_SCK1, PORT_RESOURCEINPUT_CFG1_SCK1_VALUE}, \
    {PORT_RESOURCEINPUT_MFS1_TRIGGER, PORT_RESOURCEINPUT_CFG1_MFS1_TRIGGER_VALUE}, \
    {PORT_RESOURCEINPUT_MFS2_TRIGGER, PORT_RESOURCEINPUT_CFG1_MFS2_TRIGGER_VALUE}, \
    {PORT_RESOURCEINPUT_MFS3_TRIGGER, PORT_RESOURCEINPUT_CFG1_MFS3_TRIGGER_VALUE}, \
    {PORT_RESOURCEINPUT_SCL4, PORT_RESOURCEINPUT_CFG1_SCL4_VALUE}, \
    {PORT_RESOURCEINPUT_SDA4, PORT_RESOURCEINPUT_CFG1_SDA4_VALUE}, \
    {PORT_RESOURCEINPUT_MFS4_TRIGGER, PORT_RESOURCEINPUT_CFG1_MFS4_TRIGGER_VALUE}, \
    {PORT_RESOURCEINPUT_SIN8, PORT_RESOURCEINPUT_CFG1_SIN8_VALUE}, \
    {PORT_RESOURCEINPUT_SCK8, PORT_RESOURCEINPUT_CFG1_SCK8_VALUE}, \
    {PORT_RESOURCEINPUT_MFS8_TRIGGER, PORT_RESOURCEINPUT_CFG1_MFS8_TRIGGER_VALUE}, \
    {PORT_RESOURCEINPUT_SIN9, PORT_RESOURCEINPUT_CFG1_SIN9_VALUE}, \
    {PORT_RESOURCEINPUT_SCK9, PORT_RESOURCEINPUT_CFG1_SCK9_VALUE}, \
    {PORT_RESOURCEINPUT_MFS9_TRIGGER, PORT_RESOURCEINPUT_CFG1_MFS9_TRIGGER_VALUE}, \
    {PORT_RESOURCEINPUT_SIN10, PORT_RESOURCEINPUT_CFG1_SIN10_VALUE}, \
    {PORT_RESOURCEINPUT_SCK10, PORT_RESOURCEINPUT_CFG1_SCK10_VALUE}, \
    {PORT_RESOURCEINPUT_SCL10, PORT_RESOURCEINPUT_CFG1_SCL10_VALUE}, \
    {PORT_RESOURCEINPUT_SDA10, PORT_RESOURCEINPUT_CFG1_SDA10_VALUE}, \
    {PORT_RESOURCEINPUT_MFS10_TRIGGER, PORT_RESOURCEINPUT_CFG1_MFS10_TRIGGER_VALUE}, \
    {PORT_RESOURCEINPUT_SIN11, PORT_RESOURCEINPUT_CFG1_SIN11_VALUE}, \
    {PORT_RESOURCEINPUT_SCK11, PORT_RESOURCEINPUT_CFG1_SCK11_VALUE}, \
    {PORT_RESOURCEINPUT_MFS11_TRIGGER, PORT_RESOURCEINPUT_CFG1_MFS11_TRIGGER_VALUE}, \
    {PORT_RESOURCEINPUT_SCL12, PORT_RESOURCEINPUT_CFG1_SCL12_VALUE}, \
    {PORT_RESOURCEINPUT_SDA12, PORT_RESOURCEINPUT_CFG1_SDA12_VALUE}, \
    {PORT_RESOURCEINPUT_MFS12_TRIGGER, PORT_RESOURCEINPUT_CFG1_MFS12_TRIGGER_VALUE}, \
    {PORT_RESOURCEINPUT_RX5, PORT_RESOURCEINPUT_CFG1_RX5_VALUE}, \
    {PORT_RESOURCEINPUT_RX6, PORT_RESOURCEINPUT_CFG1_RX6_VALUE}, \
    {PORT_RESOURCEINPUT_RX0, PORT_RESOURCEINPUT_CFG1_RX0_VALUE}, \
    {PORT_RESOURCEINPUT_RX1, PORT_RESOURCEINPUT_CFG1_RX1_VALUE}, \
    {PORT_RESOURCEINPUT_TIN48, PORT_RESOURCEINPUT_CFG1_TIN48_VALUE}, \
    {PORT_RESOURCEINPUT_TIN49, PORT_RESOURCEINPUT_CFG1_TIN49_VALUE}, \
    {PORT_RESOURCEINPUT_TIN0, PORT_RESOURCEINPUT_CFG1_TIN0_VALUE}, \
    {PORT_RESOURCEINPUT_TIN1, PORT_RESOURCEINPUT_CFG1_TIN1_VALUE}, \
    {PORT_RESOURCEINPUT_TIN2, PORT_RESOURCEINPUT_CFG1_TIN2_VALUE}, \
    {PORT_RESOURCEINPUT_TIN3, PORT_RESOURCEINPUT_CFG1_TIN3_VALUE}, \
    {PORT_RESOURCEINPUT_TIN16, PORT_RESOURCEINPUT_CFG1_TIN16_VALUE}, \
    {PORT_RESOURCEINPUT_TIN17, PORT_RESOURCEINPUT_CFG1_TIN17_VALUE}, \
    {PORT_RESOURCEINPUT_TIN18, PORT_RESOURCEINPUT_CFG1_TIN18_VALUE}, \
    {PORT_RESOURCEINPUT_TIN19, PORT_RESOURCEINPUT_CFG1_TIN19_VALUE}, \
    {PORT_RESOURCEINPUT_TIN32, PORT_RESOURCEINPUT_CFG1_TIN32_VALUE}, \
    {PORT_RESOURCEINPUT_TIN33, PORT_RESOURCEINPUT_CFG1_TIN33_VALUE}, \
    {PORT_RESOURCEINPUT_TIN34, PORT_RESOURCEINPUT_CFG1_TIN34_VALUE}, \
    {PORT_RESOURCEINPUT_TIN35, PORT_RESOURCEINPUT_CFG1_TIN35_VALUE}, \
    {PORT_RESOURCEINPUT_EINT0, PORT_RESOURCEINPUT_CFG1_EINT0_VALUE}, \
    {PORT_RESOURCEINPUT_EINT1, PORT_RESOURCEINPUT_CFG1_EINT1_VALUE}, \
    {PORT_RESOURCEINPUT_EINT2, PORT_RESOURCEINPUT_CFG1_EINT2_VALUE}, \
    {PORT_RESOURCEINPUT_EINT3, PORT_RESOURCEINPUT_CFG1_EINT3_VALUE}, \
    {PORT_RESOURCEINPUT_EINT4, PORT_RESOURCEINPUT_CFG1_EINT4_VALUE}, \
    {PORT_RESOURCEINPUT_EINT5, PORT_RESOURCEINPUT_CFG1_EINT5_VALUE}, \
    {PORT_RESOURCEINPUT_EINT6, PORT_RESOURCEINPUT_CFG1_EINT6_VALUE}, \
    {PORT_RESOURCEINPUT_EINT7, PORT_RESOURCEINPUT_CFG1_EINT7_VALUE}, \
    {PORT_RESOURCEINPUT_EINT8, PORT_RESOURCEINPUT_CFG1_EINT8_VALUE}, \
    {PORT_RESOURCEINPUT_EINT9, PORT_RESOURCEINPUT_CFG1_EINT9_VALUE}, \
    {PORT_RESOURCEINPUT_EINT10, PORT_RESOURCEINPUT_CFG1_EINT10_VALUE}, \
    {PORT_RESOURCEINPUT_EINT11, PORT_RESOURCEINPUT_CFG1_EINT11_VALUE}, \
    {PORT_RESOURCEINPUT_EINT12, PORT_RESOURCEINPUT_CFG1_EINT12_VALUE}, \
    {PORT_RESOURCEINPUT_EINT13, PORT_RESOURCEINPUT_CFG1_EINT13_VALUE}, \
    {PORT_RESOURCEINPUT_EINT14, PORT_RESOURCEINPUT_CFG1_EINT14_VALUE}, \
    {PORT_RESOURCEINPUT_EINT15, PORT_RESOURCEINPUT_CFG1_EINT15_VALUE}, \
    {PORT_RESOURCEINPUT_FRT0_TEXT, PORT_RESOURCEINPUT_CFG1_FRT0_TEXT_VALUE}, \
    {PORT_RESOURCEINPUT_FRT1_TEXT, PORT_RESOURCEINPUT_CFG1_FRT1_TEXT_VALUE}, \
    {PORT_RESOURCEINPUT_FRT2_TEXT, PORT_RESOURCEINPUT_CFG1_FRT2_TEXT_VALUE}, \
    {PORT_RESOURCEINPUT_FRT3_TEXT, PORT_RESOURCEINPUT_CFG1_FRT3_TEXT_VALUE}, \
    {PORT_RESOURCEINPUT_FRT4_TEXT, PORT_RESOURCEINPUT_CFG1_FRT4_TEXT_VALUE}, \
    {PORT_RESOURCEINPUT_FRT5_TEXT, PORT_RESOURCEINPUT_CFG1_FRT5_TEXT_VALUE}, \
    {PORT_RESOURCEINPUT_FRT6_TEXT, PORT_RESOURCEINPUT_CFG1_FRT6_TEXT_VALUE}, \
    {PORT_RESOURCEINPUT_FRT7_TEXT, PORT_RESOURCEINPUT_CFG1_FRT7_TEXT_VALUE}, \
    {PORT_RESOURCEINPUT_FRT8_TEXT, PORT_RESOURCEINPUT_CFG1_FRT8_TEXT_VALUE}, \
    {PORT_RESOURCEINPUT_FRT9_TEXT, PORT_RESOURCEINPUT_CFG1_FRT9_TEXT_VALUE}, \
    {PORT_RESOURCEINPUT_FRT10_TEXT, PORT_RESOURCEINPUT_CFG1_FRT10_TEXT_VALUE}, \
    {PORT_RESOURCEINPUT_FRT11_TEXT, PORT_RESOURCEINPUT_CFG1_FRT11_TEXT_VALUE}, \
    {PORT_RESOURCEINPUT_OCU0_T, PORT_RESOURCEINPUT_CFG1_OCU0_T_VALUE}, \
    {PORT_RESOURCEINPUT_OCU0_MOD0, PORT_RESOURCEINPUT_CFG1_OCU0_MOD0_VALUE}, \
    {PORT_RESOURCEINPUT_OCU0_MOD1, PORT_RESOURCEINPUT_CFG1_OCU0_MOD1_VALUE}, \
    {PORT_RESOURCEINPUT_OCU1_T, PORT_RESOURCEINPUT_CFG1_OCU1_T_VALUE}, \
    {PORT_RESOURCEINPUT_OCU1_MOD0, PORT_RESOURCEINPUT_CFG1_OCU1_MOD0_VALUE}, \
    {PORT_RESOURCEINPUT_OCU1_MOD1, PORT_RESOURCEINPUT_CFG1_OCU1_MOD1_VALUE}, \
    {PORT_RESOURCEINPUT_OCU2_T, PORT_RESOURCEINPUT_CFG1_OCU2_T_VALUE}, \
    {PORT_RESOURCEINPUT_OCU2_MOD0, PORT_RESOURCEINPUT_CFG1_OCU2_MOD0_VALUE}, \
    {PORT_RESOURCEINPUT_OCU2_MOD1, PORT_RESOURCEINPUT_CFG1_OCU2_MOD1_VALUE}, \
    {PORT_RESOURCEINPUT_OCU3_T, PORT_RESOURCEINPUT_CFG1_OCU3_T_VALUE}, \
    {PORT_RESOURCEINPUT_OCU3_MOD0, PORT_RESOURCEINPUT_CFG1_OCU3_MOD0_VALUE}, \
    {PORT_RESOURCEINPUT_OCU3_MOD1, PORT_RESOURCEINPUT_CFG1_OCU3_MOD1_VALUE}, \
    {PORT_RESOURCEINPUT_OCU4_T, PORT_RESOURCEINPUT_CFG1_OCU4_T_VALUE}, \
    {PORT_RESOURCEINPUT_OCU4_MOD0, PORT_RESOURCEINPUT_CFG1_OCU4_MOD0_VALUE}, \
    {PORT_RESOURCEINPUT_OCU4_MOD1, PORT_RESOURCEINPUT_CFG1_OCU4_MOD1_VALUE}, \
    {PORT_RESOURCEINPUT_OCU5_T, PORT_RESOURCEINPUT_CFG1_OCU5_T_VALUE}, \
    {PORT_RESOURCEINPUT_OCU5_MOD0, PORT_RESOURCEINPUT_CFG1_OCU5_MOD0_VALUE}, \
    {PORT_RESOURCEINPUT_OCU5_MOD1, PORT_RESOURCEINPUT_CFG1_OCU5_MOD1_VALUE}, \
    {PORT_RESOURCEINPUT_OCU6_T, PORT_RESOURCEINPUT_CFG1_OCU6_T_VALUE}, \
    {PORT_RESOURCEINPUT_OCU6_MOD0, PORT_RESOURCEINPUT_CFG1_OCU6_MOD0_VALUE}, \
    {PORT_RESOURCEINPUT_OCU6_MOD1, PORT_RESOURCEINPUT_CFG1_OCU6_MOD1_VALUE}, \
    {PORT_RESOURCEINPUT_OCU7_T, PORT_RESOURCEINPUT_CFG1_OCU7_T_VALUE}, \
    {PORT_RESOURCEINPUT_OCU7_MOD0, PORT_RESOURCEINPUT_CFG1_OCU7_MOD0_VALUE}, \
    {PORT_RESOURCEINPUT_OCU7_MOD1, PORT_RESOURCEINPUT_CFG1_OCU7_MOD1_VALUE}, \
    {PORT_RESOURCEINPUT_OCU8_T, PORT_RESOURCEINPUT_CFG1_OCU8_T_VALUE}, \
    {PORT_RESOURCEINPUT_OCU8_MOD0, PORT_RESOURCEINPUT_CFG1_OCU8_MOD0_VALUE}, \
    {PORT_RESOURCEINPUT_OCU8_MOD1, PORT_RESOURCEINPUT_CFG1_OCU8_MOD1_VALUE}, \
    {PORT_RESOURCEINPUT_OCU9_T, PORT_RESOURCEINPUT_CFG1_OCU9_T_VALUE}, \
    {PORT_RESOURCEINPUT_OCU9_MOD0, PORT_RESOURCEINPUT_CFG1_OCU9_MOD0_VALUE}, \
    {PORT_RESOURCEINPUT_OCU9_MOD1, PORT_RESOURCEINPUT_CFG1_OCU9_MOD1_VALUE}, \
    {PORT_RESOURCEINPUT_OCU10_T, PORT_RESOURCEINPUT_CFG1_OCU10_T_VALUE}, \
    {PORT_RESOURCEINPUT_OCU10_MOD0, PORT_RESOURCEINPUT_CFG1_OCU10_MOD0_VALUE}, \
    {PORT_RESOURCEINPUT_OCU10_MOD1, PORT_RESOURCEINPUT_CFG1_OCU10_MOD1_VALUE}, \
    {PORT_RESOURCEINPUT_OCU11_T, PORT_RESOURCEINPUT_CFG1_OCU11_T_VALUE}, \
    {PORT_RESOURCEINPUT_OCU11_MOD0, PORT_RESOURCEINPUT_CFG1_OCU11_MOD0_VALUE}, \
    {PORT_RESOURCEINPUT_OCU11_MOD1, PORT_RESOURCEINPUT_CFG1_OCU11_MOD1_VALUE}, \
    {PORT_RESOURCEINPUT_ICU0_IN0, PORT_RESOURCEINPUT_CFG1_ICU0_IN0_VALUE}, \
    {PORT_RESOURCEINPUT_ICU0_IN1, PORT_RESOURCEINPUT_CFG1_ICU0_IN1_VALUE}, \
    {PORT_RESOURCEINPUT_ICU0_T, PORT_RESOURCEINPUT_CFG1_ICU0_T_VALUE}, \
    {PORT_RESOURCEINPUT_ICU1_IN0, PORT_RESOURCEINPUT_CFG1_ICU1_IN0_VALUE}, \
    {PORT_RESOURCEINPUT_ICU1_IN1, PORT_RESOURCEINPUT_CFG1_ICU1_IN1_VALUE}, \
    {PORT_RESOURCEINPUT_ICU1_T, PORT_RESOURCEINPUT_CFG1_ICU1_T_VALUE}, \
    {PORT_RESOURCEINPUT_ICU2_IN0, PORT_RESOURCEINPUT_CFG1_ICU2_IN0_VALUE}, \
    {PORT_RESOURCEINPUT_ICU2_IN1, PORT_RESOURCEINPUT_CFG1_ICU2_IN1_VALUE}, \
    {PORT_RESOURCEINPUT_ICU2_T, PORT_RESOURCEINPUT_CFG1_ICU2_T_VALUE}, \
    {PORT_RESOURCEINPUT_ICU3_IN0, PORT_RESOURCEINPUT_CFG1_ICU3_IN0_VALUE}, \
    {PORT_RESOURCEINPUT_ICU3_IN1, PORT_RESOURCEINPUT_CFG1_ICU3_IN1_VALUE}, \
    {PORT_RESOURCEINPUT_ICU3_T, PORT_RESOURCEINPUT_CFG1_ICU3_T_VALUE}, \
    {PORT_RESOURCEINPUT_ICU4_IN0, PORT_RESOURCEINPUT_CFG1_ICU4_IN0_VALUE}, \
    {PORT_RESOURCEINPUT_ICU4_IN1, PORT_RESOURCEINPUT_CFG1_ICU4_IN1_VALUE}, \
    {PORT_RESOURCEINPUT_ICU4_T, PORT_RESOURCEINPUT_CFG1_ICU4_T_VALUE}, \
    {PORT_RESOURCEINPUT_ICU5_IN0, PORT_RESOURCEINPUT_CFG1_ICU5_IN0_VALUE}, \
    {PORT_RESOURCEINPUT_ICU5_IN1, PORT_RESOURCEINPUT_CFG1_ICU5_IN1_VALUE}, \
    {PORT_RESOURCEINPUT_ICU5_T, PORT_RESOURCEINPUT_CFG1_ICU5_T_VALUE}, \
    {PORT_RESOURCEINPUT_ICU6_IN0, PORT_RESOURCEINPUT_CFG1_ICU6_IN0_VALUE}, \
    {PORT_RESOURCEINPUT_ICU6_IN1, PORT_RESOURCEINPUT_CFG1_ICU6_IN1_VALUE}, \
    {PORT_RESOURCEINPUT_ICU6_T, PORT_RESOURCEINPUT_CFG1_ICU6_T_VALUE}, \
    {PORT_RESOURCEINPUT_ICU7_IN0, PORT_RESOURCEINPUT_CFG1_ICU7_IN0_VALUE}, \
    {PORT_RESOURCEINPUT_ICU7_IN1, PORT_RESOURCEINPUT_CFG1_ICU7_IN1_VALUE}, \
    {PORT_RESOURCEINPUT_ICU7_T, PORT_RESOURCEINPUT_CFG1_ICU7_T_VALUE}, \
    {PORT_RESOURCEINPUT_ICU8_IN0, PORT_RESOURCEINPUT_CFG1_ICU8_IN0_VALUE}, \
    {PORT_RESOURCEINPUT_ICU8_IN1, PORT_RESOURCEINPUT_CFG1_ICU8_IN1_VALUE}, \
    {PORT_RESOURCEINPUT_ICU8_T, PORT_RESOURCEINPUT_CFG1_ICU8_T_VALUE}, \
    {PORT_RESOURCEINPUT_ICU9_IN0, PORT_RESOURCEINPUT_CFG1_ICU9_IN0_VALUE}, \
    {PORT_RESOURCEINPUT_ICU9_IN1, PORT_RESOURCEINPUT_CFG1_ICU9_IN1_VALUE}, \
    {PORT_RESOURCEINPUT_ICU9_T, PORT_RESOURCEINPUT_CFG1_ICU9_T_VALUE}, \
    {PORT_RESOURCEINPUT_ICU10_IN0, PORT_RESOURCEINPUT_CFG1_ICU10_IN0_VALUE}, \
    {PORT_RESOURCEINPUT_ICU10_IN1, PORT_RESOURCEINPUT_CFG1_ICU10_IN1_VALUE}, \
    {PORT_RESOURCEINPUT_ICU10_T, PORT_RESOURCEINPUT_CFG1_ICU10_T_VALUE}, \
    {PORT_RESOURCEINPUT_ICU11_IN0, PORT_RESOURCEINPUT_CFG1_ICU11_IN0_VALUE}, \
    {PORT_RESOURCEINPUT_ICU11_IN1, PORT_RESOURCEINPUT_CFG1_ICU11_IN1_VALUE}, \
    {PORT_RESOURCEINPUT_ICU11_T, PORT_RESOURCEINPUT_CFG1_ICU11_T_VALUE}, \
    {PORT_RESOURCEINPUT_AIN8, PORT_RESOURCEINPUT_CFG1_AIN8_VALUE}, \
    {PORT_RESOURCEINPUT_BIN8, PORT_RESOURCEINPUT_CFG1_BIN8_VALUE}, \
    {PORT_RESOURCEINPUT_ZIN8, PORT_RESOURCEINPUT_CFG1_ZIN8_VALUE}, \
    {PORT_RESOURCEINPUT_AIN9, PORT_RESOURCEINPUT_CFG1_AIN9_VALUE}, \
    {PORT_RESOURCEINPUT_BIN9, PORT_RESOURCEINPUT_CFG1_BIN9_VALUE}, \
    {PORT_RESOURCEINPUT_ZIN9, PORT_RESOURCEINPUT_CFG1_ZIN9_VALUE}, \
    {PORT_RESOURCEINPUT_PPG0_TIN1, PORT_RESOURCEINPUT_CFG1_PPG0_TIN1_VALUE}, \
    {PORT_RESOURCEINPUT_PPG0_TIN2, PORT_RESOURCEINPUT_CFG1_PPG0_TIN2_VALUE}, \
    {PORT_RESOURCEINPUT_PPG0_TIN3, PORT_RESOURCEINPUT_CFG1_PPG0_TIN3_VALUE}, \
    {PORT_RESOURCEINPUT_PPG1_TIN1, PORT_RESOURCEINPUT_CFG1_PPG1_TIN1_VALUE}, \
    {PORT_RESOURCEINPUT_PPG1_TIN2, PORT_RESOURCEINPUT_CFG1_PPG1_TIN2_VALUE}, \
    {PORT_RESOURCEINPUT_PPG1_TIN3, PORT_RESOURCEINPUT_CFG1_PPG1_TIN3_VALUE}, \
    {PORT_RESOURCEINPUT_PPG2_TIN1, PORT_RESOURCEINPUT_CFG1_PPG2_TIN1_VALUE}, \
    {PORT_RESOURCEINPUT_PPG2_TIN2, PORT_RESOURCEINPUT_CFG1_PPG2_TIN2_VALUE}, \
    {PORT_RESOURCEINPUT_PPG2_TIN3, PORT_RESOURCEINPUT_CFG1_PPG2_TIN3_VALUE}, \
    {PORT_RESOURCEINPUT_PPG3_TIN1, PORT_RESOURCEINPUT_CFG1_PPG3_TIN1_VALUE}, \
    {PORT_RESOURCEINPUT_PPG3_TIN2, PORT_RESOURCEINPUT_CFG1_PPG3_TIN2_VALUE}, \
    {PORT_RESOURCEINPUT_PPG3_TIN3, PORT_RESOURCEINPUT_CFG1_PPG3_TIN3_VALUE}, \
    {PORT_RESOURCEINPUT_PPG4_TIN1, PORT_RESOURCEINPUT_CFG1_PPG4_TIN1_VALUE}, \
    {PORT_RESOURCEINPUT_PPG4_TIN2, PORT_RESOURCEINPUT_CFG1_PPG4_TIN2_VALUE}, \
    {PORT_RESOURCEINPUT_PPG4_TIN3, PORT_RESOURCEINPUT_CFG1_PPG4_TIN3_VALUE}, \
    {PORT_RESOURCEINPUT_PPG5_TIN1, PORT_RESOURCEINPUT_CFG1_PPG5_TIN1_VALUE}, \
    {PORT_RESOURCEINPUT_PPG5_TIN2, PORT_RESOURCEINPUT_CFG1_PPG5_TIN2_VALUE}, \
    {PORT_RESOURCEINPUT_PPG5_TIN3, PORT_RESOURCEINPUT_CFG1_PPG5_TIN3_VALUE}, \
    {PORT_RESOURCEINPUT_PPG6_TIN1, PORT_RESOURCEINPUT_CFG1_PPG6_TIN1_VALUE}, \
    {PORT_RESOURCEINPUT_PPG6_TIN2, PORT_RESOURCEINPUT_CFG1_PPG6_TIN2_VALUE}, \
    {PORT_RESOURCEINPUT_PPG6_TIN3, PORT_RESOURCEINPUT_CFG1_PPG6_TIN3_VALUE}, \
    {PORT_RESOURCEINPUT_PPG7_TIN1, PORT_RESOURCEINPUT_CFG1_PPG7_TIN1_VALUE}, \
    {PORT_RESOURCEINPUT_PPG7_TIN2, PORT_RESOURCEINPUT_CFG1_PPG7_TIN2_VALUE}, \
    {PORT_RESOURCEINPUT_PPG7_TIN3, PORT_RESOURCEINPUT_CFG1_PPG7_TIN3_VALUE}, \
    {PORT_RESOURCEINPUT_PPG8_TIN1, PORT_RESOURCEINPUT_CFG1_PPG8_TIN1_VALUE}, \
    {PORT_RESOURCEINPUT_PPG8_TIN2, PORT_RESOURCEINPUT_CFG1_PPG8_TIN2_VALUE}, \
    {PORT_RESOURCEINPUT_PPG8_TIN3, PORT_RESOURCEINPUT_CFG1_PPG8_TIN3_VALUE}, \
    {PORT_RESOURCEINPUT_PPG9_TIN1, PORT_RESOURCEINPUT_CFG1_PPG9_TIN1_VALUE}, \
    {PORT_RESOURCEINPUT_PPG9_TIN2, PORT_RESOURCEINPUT_CFG1_PPG9_TIN2_VALUE}, \
    {PORT_RESOURCEINPUT_PPG9_TIN3, PORT_RESOURCEINPUT_CFG1_PPG9_TIN3_VALUE}, \
    {PORT_RESOURCEINPUT_PPG10_TIN1, PORT_RESOURCEINPUT_CFG1_PPG10_TIN1_VALUE}, \
    {PORT_RESOURCEINPUT_PPG10_TIN2, PORT_RESOURCEINPUT_CFG1_PPG10_TIN2_VALUE}, \
    {PORT_RESOURCEINPUT_PPG10_TIN3, PORT_RESOURCEINPUT_CFG1_PPG10_TIN3_VALUE}, \
    {PORT_RESOURCEINPUT_PPG11_TIN1, PORT_RESOURCEINPUT_CFG1_PPG11_TIN1_VALUE}, \
    {PORT_RESOURCEINPUT_PPG11_TIN2, PORT_RESOURCEINPUT_CFG1_PPG11_TIN2_VALUE}, \
    {PORT_RESOURCEINPUT_PPG11_TIN3, PORT_RESOURCEINPUT_CFG1_PPG11_TIN3_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG0, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG0_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG1, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG1_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG2, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG2_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG3, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG3_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG4, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG4_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG5, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG5_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG6, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG6_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG7, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG7_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG8, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG8_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG9, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG9_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG10, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG10_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG11, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG11_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG12, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG12_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG13, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG13_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG14, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG14_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG15, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG15_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG16, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG16_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG17, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG17_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG18, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG18_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG19, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG19_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG20, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG20_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG21, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG21_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG22, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG22_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG23, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG23_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG24, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG24_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG25, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG25_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG26, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG26_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG27, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG27_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG28, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG28_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG29, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG29_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG30, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG30_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG31, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG31_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG32, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG32_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG33, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG33_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG34, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG34_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG35, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG35_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG36, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG36_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG37, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG37_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG38, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG38_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG39, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG39_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG40, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG40_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG41, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG41_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG42, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG42_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG43, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG43_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG44, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG44_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG45, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG45_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG46, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG46_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG47, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG47_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG48, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG48_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG49, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG49_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG50, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG50_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG51, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG51_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG52, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG52_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG53, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG53_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG54, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG54_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG55, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG55_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG56, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG56_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG57, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG57_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG58, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG58_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG59, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG59_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG60, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG60_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG61, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG61_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG62, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG62_VALUE}, \
    {PORT_RESOURCEINPUT_ADC12B_HWTRG63, PORT_RESOURCEINPUT_CFG1_ADC12B_HWTRG63_VALUE}, \
    {PORT_RESOURCEINPUT_M_DDRHSSPI_MSTART, PORT_RESOURCEINPUT_CFG1_M_DDRHSSPI_MSTART_VALUE}, \
    {PORT_RESOURCEINPUT_CAP0_RESET_N, PORT_RESOURCEINPUT_CFG1_CAP0_RESET_N_VALUE}, \
    {PORT_RESOURCEINPUT_CAP0_MODE0, PORT_RESOURCEINPUT_CFG1_CAP0_MODE0_VALUE}, \
    {PORT_RESOURCEINPUT_CAP0_MODE1, PORT_RESOURCEINPUT_CFG1_CAP0_MODE1_VALUE}, \
    {PORT_RESOURCEINPUT_CAP0_VLD, PORT_RESOURCEINPUT_CFG1_CAP0_VLD_VALUE}, \
    {PORT_RESOURCEINPUT_CRS, PORT_RESOURCEINPUT_CFG1_CRS_VALUE}, \
    {PORT_RESOURCEINPUT_COL, PORT_RESOURCEINPUT_CFG1_COL_VALUE}, \
    {PORT_RESOURCEINPUT_ECLK0, PORT_RESOURCEINPUT_CFG1_ECLK0_VALUE}, \
    {PORT_RESOURCEINPUT_ECLK1, PORT_RESOURCEINPUT_CFG1_ECLK1_VALUE}, \
    {PORT_RESOURCEINPUT_CAP0_DATA11, PORT_RESOURCEINPUT_CFG1_CAP0_DATA11_VALUE}, \
    {PORT_RESOURCEINPUT_CAP0_DATA12, PORT_RESOURCEINPUT_CFG1_CAP0_DATA12_VALUE}, \
    {PORT_RESOURCEINPUT_CAP0_DATA13, PORT_RESOURCEINPUT_CFG1_CAP0_DATA13_VALUE}, \
    {PORT_RESOURCEINPUT_CAP0_DATA14, PORT_RESOURCEINPUT_CFG1_CAP0_DATA14_VALUE}, \
    {PORT_RESOURCEINPUT_CAP0_DATA15, PORT_RESOURCEINPUT_CFG1_CAP0_DATA15_VALUE}, \
    {PORT_RESOURCEINPUT_CAP0_DATA32, PORT_RESOURCEINPUT_CFG1_CAP0_DATA32_VALUE} \
}





/************ default SEGER for not configured PortPin **************/
/*
PORT_SEGER_CFG[*]_[*] define SegmentOutputEnable.
*/

#ifndef PORT_SEGER_CFG0_0
#define PORT_SEGER_CFG0_0    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG0_1
#define PORT_SEGER_CFG0_1    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG0_2
#define PORT_SEGER_CFG0_2    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG0_3
#define PORT_SEGER_CFG0_3    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG0_4
#define PORT_SEGER_CFG0_4    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG0_5
#define PORT_SEGER_CFG0_5    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG0_6
#define PORT_SEGER_CFG0_6    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG0_7
#define PORT_SEGER_CFG0_7    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG0_8
#define PORT_SEGER_CFG0_8    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG0_9
#define PORT_SEGER_CFG0_9    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG0_10
#define PORT_SEGER_CFG0_10    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG0_11
#define PORT_SEGER_CFG0_11    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG0_12
#define PORT_SEGER_CFG0_12    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG0_13
#define PORT_SEGER_CFG0_13    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG0_14
#define PORT_SEGER_CFG0_14    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG0_15
#define PORT_SEGER_CFG0_15    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG0_16
#define PORT_SEGER_CFG0_16    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG0_17
#define PORT_SEGER_CFG0_17    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG0_18
#define PORT_SEGER_CFG0_18    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG0_19
#define PORT_SEGER_CFG0_19    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG0_20
#define PORT_SEGER_CFG0_20    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG0_21
#define PORT_SEGER_CFG0_21    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG0_22
#define PORT_SEGER_CFG0_22    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG0_23
#define PORT_SEGER_CFG0_23    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG0_24
#define PORT_SEGER_CFG0_24    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG0_25
#define PORT_SEGER_CFG0_25    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG0_26
#define PORT_SEGER_CFG0_26    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG0_27
#define PORT_SEGER_CFG0_27    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG0_28
#define PORT_SEGER_CFG0_28    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG0_29
#define PORT_SEGER_CFG0_29    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG0_30
#define PORT_SEGER_CFG0_30    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG0_31
#define PORT_SEGER_CFG0_31    PORT_SEGER_OUTPUT_FALSE
#endif

#ifndef PORT_SEGER_CFG1_0
#define PORT_SEGER_CFG1_0    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG1_1
#define PORT_SEGER_CFG1_1    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG1_2
#define PORT_SEGER_CFG1_2    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG1_3
#define PORT_SEGER_CFG1_3    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG1_4
#define PORT_SEGER_CFG1_4    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG1_5
#define PORT_SEGER_CFG1_5    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG1_6
#define PORT_SEGER_CFG1_6    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG1_7
#define PORT_SEGER_CFG1_7    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG1_8
#define PORT_SEGER_CFG1_8    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG1_9
#define PORT_SEGER_CFG1_9    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG1_10
#define PORT_SEGER_CFG1_10    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG1_11
#define PORT_SEGER_CFG1_11    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG1_12
#define PORT_SEGER_CFG1_12    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG1_13
#define PORT_SEGER_CFG1_13    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG1_14
#define PORT_SEGER_CFG1_14    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG1_15
#define PORT_SEGER_CFG1_15    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG1_16
#define PORT_SEGER_CFG1_16    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG1_17
#define PORT_SEGER_CFG1_17    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG1_18
#define PORT_SEGER_CFG1_18    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG1_19
#define PORT_SEGER_CFG1_19    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG1_20
#define PORT_SEGER_CFG1_20    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG1_21
#define PORT_SEGER_CFG1_21    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG1_22
#define PORT_SEGER_CFG1_22    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG1_23
#define PORT_SEGER_CFG1_23    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG1_24
#define PORT_SEGER_CFG1_24    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG1_25
#define PORT_SEGER_CFG1_25    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG1_26
#define PORT_SEGER_CFG1_26    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG1_27
#define PORT_SEGER_CFG1_27    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG1_28
#define PORT_SEGER_CFG1_28    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG1_29
#define PORT_SEGER_CFG1_29    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG1_30
#define PORT_SEGER_CFG1_30    PORT_SEGER_OUTPUT_FALSE
#endif
#ifndef PORT_SEGER_CFG1_31
#define PORT_SEGER_CFG1_31    PORT_SEGER_OUTPUT_FALSE
#endif



/******************  Port SEGER Configuration Data *********************/
#define PORT_SEGER_CFG0_CONFIG \
{ \
    PORT_SET_SIMPLE_32BIT(PORT_SEGER_CFG0_24, PORT_SEGER_CFG0_25, PORT_SEGER_CFG0_26, PORT_SEGER_CFG0_27, PORT_SEGER_CFG0_28, PORT_SEGER_CFG0_29, PORT_SEGER_CFG0_30, PORT_SEGER_CFG0_31, PORT_SEGER_CFG0_16, PORT_SEGER_CFG0_17, PORT_SEGER_CFG0_18, PORT_SEGER_CFG0_19, PORT_SEGER_CFG0_20, PORT_SEGER_CFG0_21, PORT_SEGER_CFG0_22, PORT_SEGER_CFG0_23, PORT_SEGER_CFG0_8, PORT_SEGER_CFG0_9, PORT_SEGER_CFG0_10, PORT_SEGER_CFG0_11, PORT_SEGER_CFG0_12, PORT_SEGER_CFG0_13, PORT_SEGER_CFG0_14, PORT_SEGER_CFG0_15, PORT_SEGER_CFG0_0, PORT_SEGER_CFG0_1, PORT_SEGER_CFG0_2, PORT_SEGER_CFG0_3, PORT_SEGER_CFG0_4, PORT_SEGER_CFG0_5, PORT_SEGER_CFG0_6, PORT_SEGER_CFG0_7)\
}

#define PORT_SEGER_CFG1_CONFIG \
{ \
    PORT_SET_SIMPLE_32BIT(PORT_SEGER_CFG1_24, PORT_SEGER_CFG1_25, PORT_SEGER_CFG1_26, PORT_SEGER_CFG1_27, PORT_SEGER_CFG1_28, PORT_SEGER_CFG1_29, PORT_SEGER_CFG1_30, PORT_SEGER_CFG1_31, PORT_SEGER_CFG1_16, PORT_SEGER_CFG1_17, PORT_SEGER_CFG1_18, PORT_SEGER_CFG1_19, PORT_SEGER_CFG1_20, PORT_SEGER_CFG1_21, PORT_SEGER_CFG1_22, PORT_SEGER_CFG1_23, PORT_SEGER_CFG1_8, PORT_SEGER_CFG1_9, PORT_SEGER_CFG1_10, PORT_SEGER_CFG1_11, PORT_SEGER_CFG1_12, PORT_SEGER_CFG1_13, PORT_SEGER_CFG1_14, PORT_SEGER_CFG1_15, PORT_SEGER_CFG1_0, PORT_SEGER_CFG1_1, PORT_SEGER_CFG1_2, PORT_SEGER_CFG1_3, PORT_SEGER_CFG1_4, PORT_SEGER_CFG1_5, PORT_SEGER_CFG1_6, PORT_SEGER_CFG1_7)\
}





/************ default COMVER for not configured PortPin **************/
/*
PORT_COM_CFG[*]_[*] define ComverOutputEnable.
*/

#ifndef PORT_COM_CFG0_0
#define PORT_COM_CFG0_0    PORT_COM_OUTPUT_FALSE
#endif
#ifndef PORT_COM_CFG0_1
#define PORT_COM_CFG0_1    PORT_COM_OUTPUT_FALSE
#endif
#ifndef PORT_COM_CFG0_2
#define PORT_COM_CFG0_2    PORT_COM_OUTPUT_FALSE
#endif
#ifndef PORT_COM_CFG0_3
#define PORT_COM_CFG0_3    PORT_COM_OUTPUT_FALSE
#endif

#ifndef PORT_COM_CFG1_0
#define PORT_COM_CFG1_0    PORT_COM_OUTPUT_FALSE
#endif
#ifndef PORT_COM_CFG1_1
#define PORT_COM_CFG1_1    PORT_COM_OUTPUT_FALSE
#endif
#ifndef PORT_COM_CFG1_2
#define PORT_COM_CFG1_2    PORT_COM_OUTPUT_FALSE
#endif
#ifndef PORT_COM_CFG1_3
#define PORT_COM_CFG1_3    PORT_COM_OUTPUT_FALSE
#endif

/*
PORT_VPIN_CFG[*]_[*] define VpinInputEnable.
*/

#ifndef PORT_VPIN_CFG0_0
#define PORT_VPIN_CFG0_0    PORT_VPIN_OUTPUT_FALSE
#endif
#ifndef PORT_VPIN_CFG0_1
#define PORT_VPIN_CFG0_1    PORT_VPIN_OUTPUT_FALSE
#endif
#ifndef PORT_VPIN_CFG0_2
#define PORT_VPIN_CFG0_2    PORT_VPIN_OUTPUT_FALSE
#endif
#ifndef PORT_VPIN_CFG0_3
#define PORT_VPIN_CFG0_3    PORT_VPIN_OUTPUT_FALSE
#endif

#ifndef PORT_VPIN_CFG1_0
#define PORT_VPIN_CFG1_0    PORT_VPIN_OUTPUT_FALSE
#endif
#ifndef PORT_VPIN_CFG1_1
#define PORT_VPIN_CFG1_1    PORT_VPIN_OUTPUT_FALSE
#endif
#ifndef PORT_VPIN_CFG1_2
#define PORT_VPIN_CFG1_2    PORT_VPIN_OUTPUT_FALSE
#endif
#ifndef PORT_VPIN_CFG1_3
#define PORT_VPIN_CFG1_3    PORT_VPIN_OUTPUT_FALSE
#endif



/******************  Port COMVER Configuration Data *********************/
#define PORT_COMVER_CFG0_CONFIG \
{ \
    PORT_SET_SIMPLE_32BIT(0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, PORT_COM_CFG0_0, PORT_COM_CFG0_1, PORT_COM_CFG0_2, PORT_COM_CFG0_3, PORT_VPIN_CFG0_0, PORT_VPIN_CFG0_1, PORT_VPIN_CFG0_2, PORT_VPIN_CFG0_3)\
}

#define PORT_COMVER_CFG1_CONFIG \
{ \
    PORT_SET_SIMPLE_32BIT(0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, PORT_COM_CFG1_0, PORT_COM_CFG1_1, PORT_COM_CFG1_2, PORT_COM_CFG1_3, PORT_VPIN_CFG1_0, PORT_VPIN_CFG1_1, PORT_VPIN_CFG1_2, PORT_VPIN_CFG1_3)\
}




/*==================[type definitions]=======================================*/
/*==================[external function declarations]=========================*/
/*==================[internal function declarations]=========================*/
/*==================[external constants]=====================================*/
/*==================[internal constants]=====================================*/
/*==================[external data]==========================================*/
/*==================[internal data]==========================================*/
/*==================[external function definitions]==========================*/
/*==================[internal function definitions]==========================*/
#endif /* PORT_CFG_DER_INTERNAL_DEFAULTS_H  */
/*==================[end of file]============================================*/
