
power_logger.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cb04  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000011b4  0800ccf0  0800ccf0  0001ccf0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dea4  0800dea4  00020204  2**0
                  CONTENTS
  4 .ARM          00000008  0800dea4  0800dea4  0001dea4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800deac  0800deac  00020204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800deac  0800deac  0001deac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800deb0  0800deb0  0001deb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000204  20000000  0800deb4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000045c8  20000204  0800e0b8  00020204  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200047cc  0800e0b8  000247cc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 12 .debug_info   00026bd4  00000000  00000000  0002022d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004196  00000000  00000000  00046e01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001720  00000000  00000000  0004af98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0002431a  00000000  00000000  0004c6b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0001e9ef  00000000  00000000  000709d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000c0961  00000000  00000000  0008f3c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000053  00000000  00000000  0014fd22  2**0
                  CONTENTS, READONLY
 19 .debug_ranges 00001598  00000000  00000000  0014fd78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007124  00000000  00000000  00151310  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	20000204 	.word	0x20000204
 8000204:	00000000 	.word	0x00000000
 8000208:	0800ccd4 	.word	0x0800ccd4

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	20000208 	.word	0x20000208
 8000224:	0800ccd4 	.word	0x0800ccd4

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_d2uiz>:
 8000b60:	004a      	lsls	r2, r1, #1
 8000b62:	d211      	bcs.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b64:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b68:	d211      	bcs.n	8000b8e <__aeabi_d2uiz+0x2e>
 8000b6a:	d50d      	bpl.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b6c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b74:	d40e      	bmi.n	8000b94 <__aeabi_d2uiz+0x34>
 8000b76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b82:	fa23 f002 	lsr.w	r0, r3, r2
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d102      	bne.n	8000b9a <__aeabi_d2uiz+0x3a>
 8000b94:	f04f 30ff 	mov.w	r0, #4294967295
 8000b98:	4770      	bx	lr
 8000b9a:	f04f 0000 	mov.w	r0, #0
 8000b9e:	4770      	bx	lr

08000ba0 <__aeabi_uldivmod>:
 8000ba0:	b953      	cbnz	r3, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba2:	b94a      	cbnz	r2, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba4:	2900      	cmp	r1, #0
 8000ba6:	bf08      	it	eq
 8000ba8:	2800      	cmpeq	r0, #0
 8000baa:	bf1c      	itt	ne
 8000bac:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bb4:	f000 b96e 	b.w	8000e94 <__aeabi_idiv0>
 8000bb8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bbc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc0:	f000 f806 	bl	8000bd0 <__udivmoddi4>
 8000bc4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bcc:	b004      	add	sp, #16
 8000bce:	4770      	bx	lr

08000bd0 <__udivmoddi4>:
 8000bd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bd4:	9e08      	ldr	r6, [sp, #32]
 8000bd6:	460d      	mov	r5, r1
 8000bd8:	4604      	mov	r4, r0
 8000bda:	468e      	mov	lr, r1
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	f040 8083 	bne.w	8000ce8 <__udivmoddi4+0x118>
 8000be2:	428a      	cmp	r2, r1
 8000be4:	4617      	mov	r7, r2
 8000be6:	d947      	bls.n	8000c78 <__udivmoddi4+0xa8>
 8000be8:	fab2 f382 	clz	r3, r2
 8000bec:	b14b      	cbz	r3, 8000c02 <__udivmoddi4+0x32>
 8000bee:	f1c3 0120 	rsb	r1, r3, #32
 8000bf2:	fa05 fe03 	lsl.w	lr, r5, r3
 8000bf6:	fa20 f101 	lsr.w	r1, r0, r1
 8000bfa:	409f      	lsls	r7, r3
 8000bfc:	ea41 0e0e 	orr.w	lr, r1, lr
 8000c00:	409c      	lsls	r4, r3
 8000c02:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c06:	fbbe fcf8 	udiv	ip, lr, r8
 8000c0a:	fa1f f987 	uxth.w	r9, r7
 8000c0e:	fb08 e21c 	mls	r2, r8, ip, lr
 8000c12:	fb0c f009 	mul.w	r0, ip, r9
 8000c16:	0c21      	lsrs	r1, r4, #16
 8000c18:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8000c1c:	4290      	cmp	r0, r2
 8000c1e:	d90a      	bls.n	8000c36 <__udivmoddi4+0x66>
 8000c20:	18ba      	adds	r2, r7, r2
 8000c22:	f10c 31ff 	add.w	r1, ip, #4294967295
 8000c26:	f080 8118 	bcs.w	8000e5a <__udivmoddi4+0x28a>
 8000c2a:	4290      	cmp	r0, r2
 8000c2c:	f240 8115 	bls.w	8000e5a <__udivmoddi4+0x28a>
 8000c30:	f1ac 0c02 	sub.w	ip, ip, #2
 8000c34:	443a      	add	r2, r7
 8000c36:	1a12      	subs	r2, r2, r0
 8000c38:	fbb2 f0f8 	udiv	r0, r2, r8
 8000c3c:	fb08 2210 	mls	r2, r8, r0, r2
 8000c40:	fb00 f109 	mul.w	r1, r0, r9
 8000c44:	b2a4      	uxth	r4, r4
 8000c46:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c4a:	42a1      	cmp	r1, r4
 8000c4c:	d909      	bls.n	8000c62 <__udivmoddi4+0x92>
 8000c4e:	193c      	adds	r4, r7, r4
 8000c50:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c54:	f080 8103 	bcs.w	8000e5e <__udivmoddi4+0x28e>
 8000c58:	42a1      	cmp	r1, r4
 8000c5a:	f240 8100 	bls.w	8000e5e <__udivmoddi4+0x28e>
 8000c5e:	3802      	subs	r0, #2
 8000c60:	443c      	add	r4, r7
 8000c62:	1a64      	subs	r4, r4, r1
 8000c64:	2100      	movs	r1, #0
 8000c66:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c6a:	b11e      	cbz	r6, 8000c74 <__udivmoddi4+0xa4>
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	40dc      	lsrs	r4, r3
 8000c70:	e9c6 4200 	strd	r4, r2, [r6]
 8000c74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c78:	b902      	cbnz	r2, 8000c7c <__udivmoddi4+0xac>
 8000c7a:	deff      	udf	#255	; 0xff
 8000c7c:	fab2 f382 	clz	r3, r2
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d14f      	bne.n	8000d24 <__udivmoddi4+0x154>
 8000c84:	1a8d      	subs	r5, r1, r2
 8000c86:	2101      	movs	r1, #1
 8000c88:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000c8c:	fa1f f882 	uxth.w	r8, r2
 8000c90:	fbb5 fcfe 	udiv	ip, r5, lr
 8000c94:	fb0e 551c 	mls	r5, lr, ip, r5
 8000c98:	fb08 f00c 	mul.w	r0, r8, ip
 8000c9c:	0c22      	lsrs	r2, r4, #16
 8000c9e:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 8000ca2:	42a8      	cmp	r0, r5
 8000ca4:	d907      	bls.n	8000cb6 <__udivmoddi4+0xe6>
 8000ca6:	197d      	adds	r5, r7, r5
 8000ca8:	f10c 32ff 	add.w	r2, ip, #4294967295
 8000cac:	d202      	bcs.n	8000cb4 <__udivmoddi4+0xe4>
 8000cae:	42a8      	cmp	r0, r5
 8000cb0:	f200 80e9 	bhi.w	8000e86 <__udivmoddi4+0x2b6>
 8000cb4:	4694      	mov	ip, r2
 8000cb6:	1a2d      	subs	r5, r5, r0
 8000cb8:	fbb5 f0fe 	udiv	r0, r5, lr
 8000cbc:	fb0e 5510 	mls	r5, lr, r0, r5
 8000cc0:	fb08 f800 	mul.w	r8, r8, r0
 8000cc4:	b2a4      	uxth	r4, r4
 8000cc6:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000cca:	45a0      	cmp	r8, r4
 8000ccc:	d907      	bls.n	8000cde <__udivmoddi4+0x10e>
 8000cce:	193c      	adds	r4, r7, r4
 8000cd0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cd4:	d202      	bcs.n	8000cdc <__udivmoddi4+0x10c>
 8000cd6:	45a0      	cmp	r8, r4
 8000cd8:	f200 80d9 	bhi.w	8000e8e <__udivmoddi4+0x2be>
 8000cdc:	4610      	mov	r0, r2
 8000cde:	eba4 0408 	sub.w	r4, r4, r8
 8000ce2:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ce6:	e7c0      	b.n	8000c6a <__udivmoddi4+0x9a>
 8000ce8:	428b      	cmp	r3, r1
 8000cea:	d908      	bls.n	8000cfe <__udivmoddi4+0x12e>
 8000cec:	2e00      	cmp	r6, #0
 8000cee:	f000 80b1 	beq.w	8000e54 <__udivmoddi4+0x284>
 8000cf2:	2100      	movs	r1, #0
 8000cf4:	e9c6 0500 	strd	r0, r5, [r6]
 8000cf8:	4608      	mov	r0, r1
 8000cfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cfe:	fab3 f183 	clz	r1, r3
 8000d02:	2900      	cmp	r1, #0
 8000d04:	d14b      	bne.n	8000d9e <__udivmoddi4+0x1ce>
 8000d06:	42ab      	cmp	r3, r5
 8000d08:	d302      	bcc.n	8000d10 <__udivmoddi4+0x140>
 8000d0a:	4282      	cmp	r2, r0
 8000d0c:	f200 80b9 	bhi.w	8000e82 <__udivmoddi4+0x2b2>
 8000d10:	1a84      	subs	r4, r0, r2
 8000d12:	eb65 0303 	sbc.w	r3, r5, r3
 8000d16:	2001      	movs	r0, #1
 8000d18:	469e      	mov	lr, r3
 8000d1a:	2e00      	cmp	r6, #0
 8000d1c:	d0aa      	beq.n	8000c74 <__udivmoddi4+0xa4>
 8000d1e:	e9c6 4e00 	strd	r4, lr, [r6]
 8000d22:	e7a7      	b.n	8000c74 <__udivmoddi4+0xa4>
 8000d24:	409f      	lsls	r7, r3
 8000d26:	f1c3 0220 	rsb	r2, r3, #32
 8000d2a:	40d1      	lsrs	r1, r2
 8000d2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d30:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d34:	fa1f f887 	uxth.w	r8, r7
 8000d38:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d3c:	fa24 f202 	lsr.w	r2, r4, r2
 8000d40:	409d      	lsls	r5, r3
 8000d42:	fb00 fc08 	mul.w	ip, r0, r8
 8000d46:	432a      	orrs	r2, r5
 8000d48:	0c15      	lsrs	r5, r2, #16
 8000d4a:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 8000d4e:	45ac      	cmp	ip, r5
 8000d50:	fa04 f403 	lsl.w	r4, r4, r3
 8000d54:	d909      	bls.n	8000d6a <__udivmoddi4+0x19a>
 8000d56:	197d      	adds	r5, r7, r5
 8000d58:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d5c:	f080 808f 	bcs.w	8000e7e <__udivmoddi4+0x2ae>
 8000d60:	45ac      	cmp	ip, r5
 8000d62:	f240 808c 	bls.w	8000e7e <__udivmoddi4+0x2ae>
 8000d66:	3802      	subs	r0, #2
 8000d68:	443d      	add	r5, r7
 8000d6a:	eba5 050c 	sub.w	r5, r5, ip
 8000d6e:	fbb5 f1fe 	udiv	r1, r5, lr
 8000d72:	fb0e 5c11 	mls	ip, lr, r1, r5
 8000d76:	fb01 f908 	mul.w	r9, r1, r8
 8000d7a:	b295      	uxth	r5, r2
 8000d7c:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000d80:	45a9      	cmp	r9, r5
 8000d82:	d907      	bls.n	8000d94 <__udivmoddi4+0x1c4>
 8000d84:	197d      	adds	r5, r7, r5
 8000d86:	f101 32ff 	add.w	r2, r1, #4294967295
 8000d8a:	d274      	bcs.n	8000e76 <__udivmoddi4+0x2a6>
 8000d8c:	45a9      	cmp	r9, r5
 8000d8e:	d972      	bls.n	8000e76 <__udivmoddi4+0x2a6>
 8000d90:	3902      	subs	r1, #2
 8000d92:	443d      	add	r5, r7
 8000d94:	eba5 0509 	sub.w	r5, r5, r9
 8000d98:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d9c:	e778      	b.n	8000c90 <__udivmoddi4+0xc0>
 8000d9e:	f1c1 0720 	rsb	r7, r1, #32
 8000da2:	408b      	lsls	r3, r1
 8000da4:	fa22 fc07 	lsr.w	ip, r2, r7
 8000da8:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dac:	fa25 f407 	lsr.w	r4, r5, r7
 8000db0:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000db4:	fbb4 f9fe 	udiv	r9, r4, lr
 8000db8:	fa1f f88c 	uxth.w	r8, ip
 8000dbc:	fb0e 4419 	mls	r4, lr, r9, r4
 8000dc0:	fa20 f307 	lsr.w	r3, r0, r7
 8000dc4:	fb09 fa08 	mul.w	sl, r9, r8
 8000dc8:	408d      	lsls	r5, r1
 8000dca:	431d      	orrs	r5, r3
 8000dcc:	0c2b      	lsrs	r3, r5, #16
 8000dce:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dd2:	45a2      	cmp	sl, r4
 8000dd4:	fa02 f201 	lsl.w	r2, r2, r1
 8000dd8:	fa00 f301 	lsl.w	r3, r0, r1
 8000ddc:	d909      	bls.n	8000df2 <__udivmoddi4+0x222>
 8000dde:	eb1c 0404 	adds.w	r4, ip, r4
 8000de2:	f109 30ff 	add.w	r0, r9, #4294967295
 8000de6:	d248      	bcs.n	8000e7a <__udivmoddi4+0x2aa>
 8000de8:	45a2      	cmp	sl, r4
 8000dea:	d946      	bls.n	8000e7a <__udivmoddi4+0x2aa>
 8000dec:	f1a9 0902 	sub.w	r9, r9, #2
 8000df0:	4464      	add	r4, ip
 8000df2:	eba4 040a 	sub.w	r4, r4, sl
 8000df6:	fbb4 f0fe 	udiv	r0, r4, lr
 8000dfa:	fb0e 4410 	mls	r4, lr, r0, r4
 8000dfe:	fb00 fa08 	mul.w	sl, r0, r8
 8000e02:	b2ad      	uxth	r5, r5
 8000e04:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e08:	45a2      	cmp	sl, r4
 8000e0a:	d908      	bls.n	8000e1e <__udivmoddi4+0x24e>
 8000e0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e10:	f100 35ff 	add.w	r5, r0, #4294967295
 8000e14:	d22d      	bcs.n	8000e72 <__udivmoddi4+0x2a2>
 8000e16:	45a2      	cmp	sl, r4
 8000e18:	d92b      	bls.n	8000e72 <__udivmoddi4+0x2a2>
 8000e1a:	3802      	subs	r0, #2
 8000e1c:	4464      	add	r4, ip
 8000e1e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e22:	fba0 8902 	umull	r8, r9, r0, r2
 8000e26:	eba4 040a 	sub.w	r4, r4, sl
 8000e2a:	454c      	cmp	r4, r9
 8000e2c:	46c6      	mov	lr, r8
 8000e2e:	464d      	mov	r5, r9
 8000e30:	d319      	bcc.n	8000e66 <__udivmoddi4+0x296>
 8000e32:	d016      	beq.n	8000e62 <__udivmoddi4+0x292>
 8000e34:	b15e      	cbz	r6, 8000e4e <__udivmoddi4+0x27e>
 8000e36:	ebb3 020e 	subs.w	r2, r3, lr
 8000e3a:	eb64 0405 	sbc.w	r4, r4, r5
 8000e3e:	fa04 f707 	lsl.w	r7, r4, r7
 8000e42:	fa22 f301 	lsr.w	r3, r2, r1
 8000e46:	431f      	orrs	r7, r3
 8000e48:	40cc      	lsrs	r4, r1
 8000e4a:	e9c6 7400 	strd	r7, r4, [r6]
 8000e4e:	2100      	movs	r1, #0
 8000e50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e54:	4631      	mov	r1, r6
 8000e56:	4630      	mov	r0, r6
 8000e58:	e70c      	b.n	8000c74 <__udivmoddi4+0xa4>
 8000e5a:	468c      	mov	ip, r1
 8000e5c:	e6eb      	b.n	8000c36 <__udivmoddi4+0x66>
 8000e5e:	4610      	mov	r0, r2
 8000e60:	e6ff      	b.n	8000c62 <__udivmoddi4+0x92>
 8000e62:	4543      	cmp	r3, r8
 8000e64:	d2e6      	bcs.n	8000e34 <__udivmoddi4+0x264>
 8000e66:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e6a:	eb69 050c 	sbc.w	r5, r9, ip
 8000e6e:	3801      	subs	r0, #1
 8000e70:	e7e0      	b.n	8000e34 <__udivmoddi4+0x264>
 8000e72:	4628      	mov	r0, r5
 8000e74:	e7d3      	b.n	8000e1e <__udivmoddi4+0x24e>
 8000e76:	4611      	mov	r1, r2
 8000e78:	e78c      	b.n	8000d94 <__udivmoddi4+0x1c4>
 8000e7a:	4681      	mov	r9, r0
 8000e7c:	e7b9      	b.n	8000df2 <__udivmoddi4+0x222>
 8000e7e:	4608      	mov	r0, r1
 8000e80:	e773      	b.n	8000d6a <__udivmoddi4+0x19a>
 8000e82:	4608      	mov	r0, r1
 8000e84:	e749      	b.n	8000d1a <__udivmoddi4+0x14a>
 8000e86:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e8a:	443d      	add	r5, r7
 8000e8c:	e713      	b.n	8000cb6 <__udivmoddi4+0xe6>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	443c      	add	r4, r7
 8000e92:	e724      	b.n	8000cde <__udivmoddi4+0x10e>

08000e94 <__aeabi_idiv0>:
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop

08000e98 <init_ad4681>:
// struct accel_data accel;    //TODO may need to define this
// struct ad4681Data a2d;

ad4681Data * a2d;

void init_ad4681 (void) {
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b082      	sub	sp, #8
 8000e9c:	af00      	add	r7, sp, #0
     * 
     * Details of this register can be 
     * read on datasheet p27 of 29.  
     */
    
    *spi_data = (AD4681_WRITE_BIT << AD4681_WR_BIT_OFFSET) |
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	701a      	strb	r2, [r3, #0]
                (AD4681_CONFIG2_REG_ADDR << AD4681_ADDR_BIT_OFFSET) |
                (OUTPUT_ON_SDOA_ONLY << CONVERSION_MODE_BIT_OFFSET );

    HAL_SPI_Transmit(&hspi1, (uint8_t *)spi_data, (uint16_t) 2, (uint32_t) 10);     // Timeout in us
 8000ea4:	230a      	movs	r3, #10
 8000ea6:	2202      	movs	r2, #2
 8000ea8:	6879      	ldr	r1, [r7, #4]
 8000eaa:	4803      	ldr	r0, [pc, #12]	; (8000eb8 <init_ad4681+0x20>)
 8000eac:	f003 ff74 	bl	8004d98 <HAL_SPI_Transmit>
}
 8000eb0:	bf00      	nop
 8000eb2:	3708      	adds	r7, #8
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd80      	pop	{r7, pc}
 8000eb8:	20001618 	.word	0x20001618

08000ebc <SELECT>:
#define SD_CS_GPIO_Port GPIOB
#define SD_CS_Pin       GPIO_PIN_12

/* SPI Chip Select */
static void SELECT(void)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ec6:	4802      	ldr	r0, [pc, #8]	; (8000ed0 <SELECT+0x14>)
 8000ec8:	f002 fbfe 	bl	80036c8 <HAL_GPIO_WritePin>
}
 8000ecc:	bf00      	nop
 8000ece:	bd80      	pop	{r7, pc}
 8000ed0:	40010c00 	.word	0x40010c00

08000ed4 <DESELECT>:

/* SPI Chip Deselect */
static void DESELECT(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 8000ed8:	2201      	movs	r2, #1
 8000eda:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ede:	4802      	ldr	r0, [pc, #8]	; (8000ee8 <DESELECT+0x14>)
 8000ee0:	f002 fbf2 	bl	80036c8 <HAL_GPIO_WritePin>
}
 8000ee4:	bf00      	nop
 8000ee6:	bd80      	pop	{r7, pc}
 8000ee8:	40010c00 	.word	0x40010c00

08000eec <SPI_TxByte>:

/* SPI 데이터 전송 */
static void SPI_TxByte(BYTE data)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b082      	sub	sp, #8
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	71fb      	strb	r3, [r7, #7]
  while (HAL_SPI_GetState(&hspi2) != HAL_SPI_STATE_READY);
 8000ef6:	bf00      	nop
 8000ef8:	4808      	ldr	r0, [pc, #32]	; (8000f1c <SPI_TxByte+0x30>)
 8000efa:	f004 fa2b 	bl	8005354 <HAL_SPI_GetState>
 8000efe:	4603      	mov	r3, r0
 8000f00:	2b01      	cmp	r3, #1
 8000f02:	d1f9      	bne.n	8000ef8 <SPI_TxByte+0xc>
  HAL_SPI_Transmit(&hspi2, &data, 1, SPI_TIMEOUT);
 8000f04:	1df9      	adds	r1, r7, #7
 8000f06:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f0a:	2201      	movs	r2, #1
 8000f0c:	4803      	ldr	r0, [pc, #12]	; (8000f1c <SPI_TxByte+0x30>)
 8000f0e:	f003 ff43 	bl	8004d98 <HAL_SPI_Transmit>
}
 8000f12:	bf00      	nop
 8000f14:	3708      	adds	r7, #8
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}
 8000f1a:	bf00      	nop
 8000f1c:	20000470 	.word	0x20000470

08000f20 <SPI_RxByte>:

/* SPI 데이터 송수신 리턴형 함수 */
static uint8_t SPI_RxByte(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b084      	sub	sp, #16
 8000f24:	af02      	add	r7, sp, #8
  uint8_t dummy, data;
  dummy = 0xFF;
 8000f26:	23ff      	movs	r3, #255	; 0xff
 8000f28:	71fb      	strb	r3, [r7, #7]
  data = 0;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	71bb      	strb	r3, [r7, #6]
  
  while ((HAL_SPI_GetState(&hspi2) != HAL_SPI_STATE_READY));
 8000f2e:	bf00      	nop
 8000f30:	4809      	ldr	r0, [pc, #36]	; (8000f58 <SPI_RxByte+0x38>)
 8000f32:	f004 fa0f 	bl	8005354 <HAL_SPI_GetState>
 8000f36:	4603      	mov	r3, r0
 8000f38:	2b01      	cmp	r3, #1
 8000f3a:	d1f9      	bne.n	8000f30 <SPI_RxByte+0x10>
  HAL_SPI_TransmitReceive(&hspi2, &dummy, &data, 1, SPI_TIMEOUT);
 8000f3c:	1dba      	adds	r2, r7, #6
 8000f3e:	1df9      	adds	r1, r7, #7
 8000f40:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f44:	9300      	str	r3, [sp, #0]
 8000f46:	2301      	movs	r3, #1
 8000f48:	4803      	ldr	r0, [pc, #12]	; (8000f58 <SPI_RxByte+0x38>)
 8000f4a:	f004 f861 	bl	8005010 <HAL_SPI_TransmitReceive>
  
  return data;
 8000f4e:	79bb      	ldrb	r3, [r7, #6]
}
 8000f50:	4618      	mov	r0, r3
 8000f52:	3708      	adds	r7, #8
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bd80      	pop	{r7, pc}
 8000f58:	20000470 	.word	0x20000470

08000f5c <SPI_RxBytePtr>:

/* SPI 데이터 송수신 포인터형 함수 */
static void SPI_RxBytePtr(uint8_t *buff) 
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b082      	sub	sp, #8
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
  *buff = SPI_RxByte();
 8000f64:	f7ff ffdc 	bl	8000f20 <SPI_RxByte>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	461a      	mov	r2, r3
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	701a      	strb	r2, [r3, #0]
}
 8000f70:	bf00      	nop
 8000f72:	3708      	adds	r7, #8
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}

08000f78 <SD_ReadyWait>:

/* SD카드 Ready 대기 */
static uint8_t SD_ReadyWait(void) 
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b082      	sub	sp, #8
 8000f7c:	af00      	add	r7, sp, #0
  uint8_t res;
  
  /* 500ms 카운터 준비 */
  Timer2 = 50;
 8000f7e:	4b0b      	ldr	r3, [pc, #44]	; (8000fac <SD_ReadyWait+0x34>)
 8000f80:	2232      	movs	r2, #50	; 0x32
 8000f82:	701a      	strb	r2, [r3, #0]
  SPI_RxByte();
 8000f84:	f7ff ffcc 	bl	8000f20 <SPI_RxByte>
  
  do
  {
    /* 0xFF 값이 수신될 때 까지 SPI 통신 */
    res = SPI_RxByte();
 8000f88:	f7ff ffca 	bl	8000f20 <SPI_RxByte>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	71fb      	strb	r3, [r7, #7]
  } while ((res != 0xFF) && Timer2);
 8000f90:	79fb      	ldrb	r3, [r7, #7]
 8000f92:	2bff      	cmp	r3, #255	; 0xff
 8000f94:	d004      	beq.n	8000fa0 <SD_ReadyWait+0x28>
 8000f96:	4b05      	ldr	r3, [pc, #20]	; (8000fac <SD_ReadyWait+0x34>)
 8000f98:	781b      	ldrb	r3, [r3, #0]
 8000f9a:	b2db      	uxtb	r3, r3
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d1f3      	bne.n	8000f88 <SD_ReadyWait+0x10>
  
  return res;
 8000fa0:	79fb      	ldrb	r3, [r7, #7]
}
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	3708      	adds	r7, #8
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	20002750 	.word	0x20002750

08000fb0 <SD_PowerOn>:

/* 전원 켜기 */
static void SD_PowerOn(void) 
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b086      	sub	sp, #24
 8000fb4:	af00      	add	r7, sp, #0
  uint8_t cmd_arg[6];
  uint32_t Count = 0x1FFF;
 8000fb6:	f641 73ff 	movw	r3, #8191	; 0x1fff
 8000fba:	617b      	str	r3, [r7, #20]
  
  /* Deselect 상태에서 SPI 메시지를 전송하여 대기상태로 만든다. */
  DESELECT();
 8000fbc:	f7ff ff8a 	bl	8000ed4 <DESELECT>
  
  for(int i = 0; i < 10; i++)
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	613b      	str	r3, [r7, #16]
 8000fc4:	e005      	b.n	8000fd2 <SD_PowerOn+0x22>
  {
    SPI_TxByte(0xFF);
 8000fc6:	20ff      	movs	r0, #255	; 0xff
 8000fc8:	f7ff ff90 	bl	8000eec <SPI_TxByte>
  for(int i = 0; i < 10; i++)
 8000fcc:	693b      	ldr	r3, [r7, #16]
 8000fce:	3301      	adds	r3, #1
 8000fd0:	613b      	str	r3, [r7, #16]
 8000fd2:	693b      	ldr	r3, [r7, #16]
 8000fd4:	2b09      	cmp	r3, #9
 8000fd6:	ddf6      	ble.n	8000fc6 <SD_PowerOn+0x16>
  }
  
  /* SPI Chips Select */
  SELECT();
 8000fd8:	f7ff ff70 	bl	8000ebc <SELECT>
  
  /* 초기 GO_IDLE_STATE 상태 전환 */
  cmd_arg[0] = (CMD0 | 0x40);
 8000fdc:	2340      	movs	r3, #64	; 0x40
 8000fde:	713b      	strb	r3, [r7, #4]
  cmd_arg[1] = 0;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	717b      	strb	r3, [r7, #5]
  cmd_arg[2] = 0;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	71bb      	strb	r3, [r7, #6]
  cmd_arg[3] = 0;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	71fb      	strb	r3, [r7, #7]
  cmd_arg[4] = 0;
 8000fec:	2300      	movs	r3, #0
 8000fee:	723b      	strb	r3, [r7, #8]
  cmd_arg[5] = 0x95;
 8000ff0:	2395      	movs	r3, #149	; 0x95
 8000ff2:	727b      	strb	r3, [r7, #9]
  
  /* 명령 전송 */
  for (int i = 0; i < 6; i++)
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	60fb      	str	r3, [r7, #12]
 8000ff8:	e009      	b.n	800100e <SD_PowerOn+0x5e>
  {
    SPI_TxByte(cmd_arg[i]);
 8000ffa:	1d3a      	adds	r2, r7, #4
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	4413      	add	r3, r2
 8001000:	781b      	ldrb	r3, [r3, #0]
 8001002:	4618      	mov	r0, r3
 8001004:	f7ff ff72 	bl	8000eec <SPI_TxByte>
  for (int i = 0; i < 6; i++)
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	3301      	adds	r3, #1
 800100c:	60fb      	str	r3, [r7, #12]
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	2b05      	cmp	r3, #5
 8001012:	ddf2      	ble.n	8000ffa <SD_PowerOn+0x4a>
  }
  
  /* 응답 대기 */
  while ((SPI_RxByte() != 0x01) && Count)
 8001014:	e002      	b.n	800101c <SD_PowerOn+0x6c>
  {
    Count--;
 8001016:	697b      	ldr	r3, [r7, #20]
 8001018:	3b01      	subs	r3, #1
 800101a:	617b      	str	r3, [r7, #20]
  while ((SPI_RxByte() != 0x01) && Count)
 800101c:	f7ff ff80 	bl	8000f20 <SPI_RxByte>
 8001020:	4603      	mov	r3, r0
 8001022:	2b01      	cmp	r3, #1
 8001024:	d002      	beq.n	800102c <SD_PowerOn+0x7c>
 8001026:	697b      	ldr	r3, [r7, #20]
 8001028:	2b00      	cmp	r3, #0
 800102a:	d1f4      	bne.n	8001016 <SD_PowerOn+0x66>
  }
  
  DESELECT();
 800102c:	f7ff ff52 	bl	8000ed4 <DESELECT>
  SPI_TxByte(0XFF);
 8001030:	20ff      	movs	r0, #255	; 0xff
 8001032:	f7ff ff5b 	bl	8000eec <SPI_TxByte>
  
  PowerFlag = 1;
 8001036:	4b03      	ldr	r3, [pc, #12]	; (8001044 <SD_PowerOn+0x94>)
 8001038:	2201      	movs	r2, #1
 800103a:	701a      	strb	r2, [r3, #0]
}
 800103c:	bf00      	nop
 800103e:	3718      	adds	r7, #24
 8001040:	46bd      	mov	sp, r7
 8001042:	bd80      	pop	{r7, pc}
 8001044:	20000221 	.word	0x20000221

08001048 <SD_PowerOff>:

/* 전원 끄기 */
static void SD_PowerOff(void) 
{
 8001048:	b480      	push	{r7}
 800104a:	af00      	add	r7, sp, #0
  PowerFlag = 0;
 800104c:	4b03      	ldr	r3, [pc, #12]	; (800105c <SD_PowerOff+0x14>)
 800104e:	2200      	movs	r2, #0
 8001050:	701a      	strb	r2, [r3, #0]
}
 8001052:	bf00      	nop
 8001054:	46bd      	mov	sp, r7
 8001056:	bc80      	pop	{r7}
 8001058:	4770      	bx	lr
 800105a:	bf00      	nop
 800105c:	20000221 	.word	0x20000221

08001060 <SD_CheckPower>:

/* 전원 상태 확인 */
static uint8_t SD_CheckPower(void) 
{
 8001060:	b480      	push	{r7}
 8001062:	af00      	add	r7, sp, #0
  /*  0=off, 1=on */
  return PowerFlag;
 8001064:	4b02      	ldr	r3, [pc, #8]	; (8001070 <SD_CheckPower+0x10>)
 8001066:	781b      	ldrb	r3, [r3, #0]
}
 8001068:	4618      	mov	r0, r3
 800106a:	46bd      	mov	sp, r7
 800106c:	bc80      	pop	{r7}
 800106e:	4770      	bx	lr
 8001070:	20000221 	.word	0x20000221

08001074 <SD_RxDataBlock>:

/* 데이터 패킷 수신 */
static bool SD_RxDataBlock(BYTE *buff, UINT btr) 
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b084      	sub	sp, #16
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
 800107c:	6039      	str	r1, [r7, #0]
  uint8_t token;
  
  /* 100ms 타이머 */
  Timer1 = 10;
 800107e:	4b17      	ldr	r3, [pc, #92]	; (80010dc <SD_RxDataBlock+0x68>)
 8001080:	220a      	movs	r2, #10
 8001082:	701a      	strb	r2, [r3, #0]
  
  /* 응답 대기 */		
  do 
  {    
    token = SPI_RxByte();
 8001084:	f7ff ff4c 	bl	8000f20 <SPI_RxByte>
 8001088:	4603      	mov	r3, r0
 800108a:	73fb      	strb	r3, [r7, #15]
  } while((token == 0xFF) && Timer1);
 800108c:	7bfb      	ldrb	r3, [r7, #15]
 800108e:	2bff      	cmp	r3, #255	; 0xff
 8001090:	d104      	bne.n	800109c <SD_RxDataBlock+0x28>
 8001092:	4b12      	ldr	r3, [pc, #72]	; (80010dc <SD_RxDataBlock+0x68>)
 8001094:	781b      	ldrb	r3, [r3, #0]
 8001096:	b2db      	uxtb	r3, r3
 8001098:	2b00      	cmp	r3, #0
 800109a:	d1f3      	bne.n	8001084 <SD_RxDataBlock+0x10>
  
  /* 0xFE 이외 Token 수신 시 에러 처리 */
  if(token != 0xFE)
 800109c:	7bfb      	ldrb	r3, [r7, #15]
 800109e:	2bfe      	cmp	r3, #254	; 0xfe
 80010a0:	d001      	beq.n	80010a6 <SD_RxDataBlock+0x32>
    return FALSE;
 80010a2:	2300      	movs	r3, #0
 80010a4:	e016      	b.n	80010d4 <SD_RxDataBlock+0x60>
  
  /* 버퍼에 데이터 수신 */
  do 
  {     
    SPI_RxBytePtr(buff++);
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	1c5a      	adds	r2, r3, #1
 80010aa:	607a      	str	r2, [r7, #4]
 80010ac:	4618      	mov	r0, r3
 80010ae:	f7ff ff55 	bl	8000f5c <SPI_RxBytePtr>
    SPI_RxBytePtr(buff++);
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	1c5a      	adds	r2, r3, #1
 80010b6:	607a      	str	r2, [r7, #4]
 80010b8:	4618      	mov	r0, r3
 80010ba:	f7ff ff4f 	bl	8000f5c <SPI_RxBytePtr>
  } while(btr -= 2);
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	3b02      	subs	r3, #2
 80010c2:	603b      	str	r3, [r7, #0]
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d1ed      	bne.n	80010a6 <SD_RxDataBlock+0x32>
  
  SPI_RxByte(); /* CRC 무시 */
 80010ca:	f7ff ff29 	bl	8000f20 <SPI_RxByte>
  SPI_RxByte();
 80010ce:	f7ff ff27 	bl	8000f20 <SPI_RxByte>
  
  return TRUE;
 80010d2:	2301      	movs	r3, #1
}
 80010d4:	4618      	mov	r0, r3
 80010d6:	3710      	adds	r7, #16
 80010d8:	46bd      	mov	sp, r7
 80010da:	bd80      	pop	{r7, pc}
 80010dc:	20002751 	.word	0x20002751

080010e0 <SD_TxDataBlock>:

/* 데이터 전송 패킷 */
#if _READONLY == 0
static bool SD_TxDataBlock(const BYTE *buff, BYTE token)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b084      	sub	sp, #16
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
 80010e8:	460b      	mov	r3, r1
 80010ea:	70fb      	strb	r3, [r7, #3]
  uint8_t resp, wc;
  uint8_t i = 0;
 80010ec:	2300      	movs	r3, #0
 80010ee:	737b      	strb	r3, [r7, #13]
    
  /* SD카드 준비 대기 */
  if (SD_ReadyWait() != 0xFF)
 80010f0:	f7ff ff42 	bl	8000f78 <SD_ReadyWait>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2bff      	cmp	r3, #255	; 0xff
 80010f8:	d001      	beq.n	80010fe <SD_TxDataBlock+0x1e>
    return FALSE;
 80010fa:	2300      	movs	r3, #0
 80010fc:	e040      	b.n	8001180 <SD_TxDataBlock+0xa0>
  
  /* 토큰 전송 */
  SPI_TxByte(token);      
 80010fe:	78fb      	ldrb	r3, [r7, #3]
 8001100:	4618      	mov	r0, r3
 8001102:	f7ff fef3 	bl	8000eec <SPI_TxByte>
  
  /* 데이터 토큰인 경우 */
  if (token != 0xFD) 
 8001106:	78fb      	ldrb	r3, [r7, #3]
 8001108:	2bfd      	cmp	r3, #253	; 0xfd
 800110a:	d031      	beq.n	8001170 <SD_TxDataBlock+0x90>
  { 
    wc = 0;
 800110c:	2300      	movs	r3, #0
 800110e:	73bb      	strb	r3, [r7, #14]
    
    /* 512 바이트 데이터 전송 */
    do 
    { 
      SPI_TxByte(*buff++);
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	1c5a      	adds	r2, r3, #1
 8001114:	607a      	str	r2, [r7, #4]
 8001116:	781b      	ldrb	r3, [r3, #0]
 8001118:	4618      	mov	r0, r3
 800111a:	f7ff fee7 	bl	8000eec <SPI_TxByte>
      SPI_TxByte(*buff++);
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	1c5a      	adds	r2, r3, #1
 8001122:	607a      	str	r2, [r7, #4]
 8001124:	781b      	ldrb	r3, [r3, #0]
 8001126:	4618      	mov	r0, r3
 8001128:	f7ff fee0 	bl	8000eec <SPI_TxByte>
    } while (--wc);
 800112c:	7bbb      	ldrb	r3, [r7, #14]
 800112e:	3b01      	subs	r3, #1
 8001130:	73bb      	strb	r3, [r7, #14]
 8001132:	7bbb      	ldrb	r3, [r7, #14]
 8001134:	2b00      	cmp	r3, #0
 8001136:	d1eb      	bne.n	8001110 <SD_TxDataBlock+0x30>
    
    SPI_RxByte();       /* CRC 무시 */
 8001138:	f7ff fef2 	bl	8000f20 <SPI_RxByte>
    SPI_RxByte();
 800113c:	f7ff fef0 	bl	8000f20 <SPI_RxByte>
    
    /* 데이트 응답 수신 */        
    while (i <= 64) 
 8001140:	e00b      	b.n	800115a <SD_TxDataBlock+0x7a>
    {			
      resp = SPI_RxByte();
 8001142:	f7ff feed 	bl	8000f20 <SPI_RxByte>
 8001146:	4603      	mov	r3, r0
 8001148:	73fb      	strb	r3, [r7, #15]
      
      /* 에러 응답 처리 */
      if ((resp & 0x1F) == 0x05) 
 800114a:	7bfb      	ldrb	r3, [r7, #15]
 800114c:	f003 031f 	and.w	r3, r3, #31
 8001150:	2b05      	cmp	r3, #5
 8001152:	d006      	beq.n	8001162 <SD_TxDataBlock+0x82>
        break;
      
      i++;
 8001154:	7b7b      	ldrb	r3, [r7, #13]
 8001156:	3301      	adds	r3, #1
 8001158:	737b      	strb	r3, [r7, #13]
    while (i <= 64) 
 800115a:	7b7b      	ldrb	r3, [r7, #13]
 800115c:	2b40      	cmp	r3, #64	; 0x40
 800115e:	d9f0      	bls.n	8001142 <SD_TxDataBlock+0x62>
 8001160:	e000      	b.n	8001164 <SD_TxDataBlock+0x84>
        break;
 8001162:	bf00      	nop
    }
    
    /* SPI 수신 버퍼 Clear */
    while (SPI_RxByte() == 0);
 8001164:	bf00      	nop
 8001166:	f7ff fedb 	bl	8000f20 <SPI_RxByte>
 800116a:	4603      	mov	r3, r0
 800116c:	2b00      	cmp	r3, #0
 800116e:	d0fa      	beq.n	8001166 <SD_TxDataBlock+0x86>
  }
  
  if ((resp & 0x1F) == 0x05)
 8001170:	7bfb      	ldrb	r3, [r7, #15]
 8001172:	f003 031f 	and.w	r3, r3, #31
 8001176:	2b05      	cmp	r3, #5
 8001178:	d101      	bne.n	800117e <SD_TxDataBlock+0x9e>
    return TRUE;
 800117a:	2301      	movs	r3, #1
 800117c:	e000      	b.n	8001180 <SD_TxDataBlock+0xa0>
  else
    return FALSE;
 800117e:	2300      	movs	r3, #0
}
 8001180:	4618      	mov	r0, r3
 8001182:	3710      	adds	r7, #16
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}

08001188 <SD_SendCmd>:
#endif /* _READONLY */

/* CMD 패킷 전송 */
static BYTE SD_SendCmd(BYTE cmd, DWORD arg) 
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b084      	sub	sp, #16
 800118c:	af00      	add	r7, sp, #0
 800118e:	4603      	mov	r3, r0
 8001190:	6039      	str	r1, [r7, #0]
 8001192:	71fb      	strb	r3, [r7, #7]
  uint8_t crc, res;
  
  /* SD카드 대기 */
  if (SD_ReadyWait() != 0xFF)
 8001194:	f7ff fef0 	bl	8000f78 <SD_ReadyWait>
 8001198:	4603      	mov	r3, r0
 800119a:	2bff      	cmp	r3, #255	; 0xff
 800119c:	d001      	beq.n	80011a2 <SD_SendCmd+0x1a>
    return 0xFF;
 800119e:	23ff      	movs	r3, #255	; 0xff
 80011a0:	e040      	b.n	8001224 <SD_SendCmd+0x9c>
  
  /* 명령 패킷 전송 */
  SPI_TxByte(cmd); 			/* Command */
 80011a2:	79fb      	ldrb	r3, [r7, #7]
 80011a4:	4618      	mov	r0, r3
 80011a6:	f7ff fea1 	bl	8000eec <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 24)); 	/* Argument[31..24] */
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	0e1b      	lsrs	r3, r3, #24
 80011ae:	b2db      	uxtb	r3, r3
 80011b0:	4618      	mov	r0, r3
 80011b2:	f7ff fe9b 	bl	8000eec <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 16)); 	/* Argument[23..16] */
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	0c1b      	lsrs	r3, r3, #16
 80011ba:	b2db      	uxtb	r3, r3
 80011bc:	4618      	mov	r0, r3
 80011be:	f7ff fe95 	bl	8000eec <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 8)); 	/* Argument[15..8] */
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	0a1b      	lsrs	r3, r3, #8
 80011c6:	b2db      	uxtb	r3, r3
 80011c8:	4618      	mov	r0, r3
 80011ca:	f7ff fe8f 	bl	8000eec <SPI_TxByte>
  SPI_TxByte((BYTE) arg); 		/* Argument[7..0] */
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	b2db      	uxtb	r3, r3
 80011d2:	4618      	mov	r0, r3
 80011d4:	f7ff fe8a 	bl	8000eec <SPI_TxByte>
  
  /* 명령별 CRC 준비 */
  crc = 0;  
 80011d8:	2300      	movs	r3, #0
 80011da:	73fb      	strb	r3, [r7, #15]
  if (cmd == CMD0)
 80011dc:	79fb      	ldrb	r3, [r7, #7]
 80011de:	2b40      	cmp	r3, #64	; 0x40
 80011e0:	d101      	bne.n	80011e6 <SD_SendCmd+0x5e>
    crc = 0x95; /* CRC for CMD0(0) */
 80011e2:	2395      	movs	r3, #149	; 0x95
 80011e4:	73fb      	strb	r3, [r7, #15]
  
  if (cmd == CMD8)
 80011e6:	79fb      	ldrb	r3, [r7, #7]
 80011e8:	2b48      	cmp	r3, #72	; 0x48
 80011ea:	d101      	bne.n	80011f0 <SD_SendCmd+0x68>
    crc = 0x87; /* CRC for CMD8(0x1AA) */
 80011ec:	2387      	movs	r3, #135	; 0x87
 80011ee:	73fb      	strb	r3, [r7, #15]
  
  /* CRC 전송 */
  SPI_TxByte(crc);
 80011f0:	7bfb      	ldrb	r3, [r7, #15]
 80011f2:	4618      	mov	r0, r3
 80011f4:	f7ff fe7a 	bl	8000eec <SPI_TxByte>
  
  /* CMD12 Stop Reading 명령인 경우에는 응답 바이트 하나를 버린다 */
  if (cmd == CMD12)
 80011f8:	79fb      	ldrb	r3, [r7, #7]
 80011fa:	2b4c      	cmp	r3, #76	; 0x4c
 80011fc:	d101      	bne.n	8001202 <SD_SendCmd+0x7a>
    SPI_RxByte();
 80011fe:	f7ff fe8f 	bl	8000f20 <SPI_RxByte>
  
  /* 10회 내에 정상 데이터를 수신한다. */
  uint8_t n = 10; 
 8001202:	230a      	movs	r3, #10
 8001204:	73bb      	strb	r3, [r7, #14]
  do
  {
    res = SPI_RxByte();
 8001206:	f7ff fe8b 	bl	8000f20 <SPI_RxByte>
 800120a:	4603      	mov	r3, r0
 800120c:	737b      	strb	r3, [r7, #13]
  } while ((res & 0x80) && --n);
 800120e:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001212:	2b00      	cmp	r3, #0
 8001214:	da05      	bge.n	8001222 <SD_SendCmd+0x9a>
 8001216:	7bbb      	ldrb	r3, [r7, #14]
 8001218:	3b01      	subs	r3, #1
 800121a:	73bb      	strb	r3, [r7, #14]
 800121c:	7bbb      	ldrb	r3, [r7, #14]
 800121e:	2b00      	cmp	r3, #0
 8001220:	d1f1      	bne.n	8001206 <SD_SendCmd+0x7e>
  
  return res;
 8001222:	7b7b      	ldrb	r3, [r7, #13]
}
 8001224:	4618      	mov	r0, r3
 8001226:	3710      	adds	r7, #16
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}

0800122c <SD_disk_initialize>:
  user_diskio.c 파일에서 사용된다.
-----------------------------------------------------------------------*/

/* SD카드 초기화 */
DSTATUS SD_disk_initialize(BYTE drv) 
{
 800122c:	b590      	push	{r4, r7, lr}
 800122e:	b085      	sub	sp, #20
 8001230:	af00      	add	r7, sp, #0
 8001232:	4603      	mov	r3, r0
 8001234:	71fb      	strb	r3, [r7, #7]
  uint8_t n, type, ocr[4];
  
  /* 한종류의 드라이브만 지원 */
  if(drv)
 8001236:	79fb      	ldrb	r3, [r7, #7]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d001      	beq.n	8001240 <SD_disk_initialize+0x14>
    return STA_NOINIT;  
 800123c:	2301      	movs	r3, #1
 800123e:	e0d5      	b.n	80013ec <SD_disk_initialize+0x1c0>
  
  /* SD카드 미삽입 */
  if(Stat & STA_NODISK)
 8001240:	4b6c      	ldr	r3, [pc, #432]	; (80013f4 <SD_disk_initialize+0x1c8>)
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	b2db      	uxtb	r3, r3
 8001246:	f003 0302 	and.w	r3, r3, #2
 800124a:	2b00      	cmp	r3, #0
 800124c:	d003      	beq.n	8001256 <SD_disk_initialize+0x2a>
    return Stat;        
 800124e:	4b69      	ldr	r3, [pc, #420]	; (80013f4 <SD_disk_initialize+0x1c8>)
 8001250:	781b      	ldrb	r3, [r3, #0]
 8001252:	b2db      	uxtb	r3, r3
 8001254:	e0ca      	b.n	80013ec <SD_disk_initialize+0x1c0>
  
  /* SD카드 Power On */
  SD_PowerOn();         
 8001256:	f7ff feab 	bl	8000fb0 <SD_PowerOn>
  
  /* SPI 통신을 위해 Chip Select */
  SELECT();             
 800125a:	f7ff fe2f 	bl	8000ebc <SELECT>
  
  /* SD카드 타입변수 초기화 */
  type = 0;
 800125e:	2300      	movs	r3, #0
 8001260:	73bb      	strb	r3, [r7, #14]
  
  /* Idle 상태 진입 */
  if (SD_SendCmd(CMD0, 0) == 1) 
 8001262:	2100      	movs	r1, #0
 8001264:	2040      	movs	r0, #64	; 0x40
 8001266:	f7ff ff8f 	bl	8001188 <SD_SendCmd>
 800126a:	4603      	mov	r3, r0
 800126c:	2b01      	cmp	r3, #1
 800126e:	f040 80a5 	bne.w	80013bc <SD_disk_initialize+0x190>
  { 
    /* 타이머 1초 설정 */
    Timer1 = 100;
 8001272:	4b61      	ldr	r3, [pc, #388]	; (80013f8 <SD_disk_initialize+0x1cc>)
 8001274:	2264      	movs	r2, #100	; 0x64
 8001276:	701a      	strb	r2, [r3, #0]
    
    /* SD 인터페이스 동작 조건 확인 */
    if (SD_SendCmd(CMD8, 0x1AA) == 1) 
 8001278:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800127c:	2048      	movs	r0, #72	; 0x48
 800127e:	f7ff ff83 	bl	8001188 <SD_SendCmd>
 8001282:	4603      	mov	r3, r0
 8001284:	2b01      	cmp	r3, #1
 8001286:	d158      	bne.n	800133a <SD_disk_initialize+0x10e>
    { 
      /* SDC Ver2+ */
      for (n = 0; n < 4; n++)
 8001288:	2300      	movs	r3, #0
 800128a:	73fb      	strb	r3, [r7, #15]
 800128c:	e00c      	b.n	80012a8 <SD_disk_initialize+0x7c>
      {
        ocr[n] = SPI_RxByte();
 800128e:	7bfc      	ldrb	r4, [r7, #15]
 8001290:	f7ff fe46 	bl	8000f20 <SPI_RxByte>
 8001294:	4603      	mov	r3, r0
 8001296:	461a      	mov	r2, r3
 8001298:	f107 0310 	add.w	r3, r7, #16
 800129c:	4423      	add	r3, r4
 800129e:	f803 2c08 	strb.w	r2, [r3, #-8]
      for (n = 0; n < 4; n++)
 80012a2:	7bfb      	ldrb	r3, [r7, #15]
 80012a4:	3301      	adds	r3, #1
 80012a6:	73fb      	strb	r3, [r7, #15]
 80012a8:	7bfb      	ldrb	r3, [r7, #15]
 80012aa:	2b03      	cmp	r3, #3
 80012ac:	d9ef      	bls.n	800128e <SD_disk_initialize+0x62>
      }
      
      if (ocr[2] == 0x01 && ocr[3] == 0xAA) 
 80012ae:	7abb      	ldrb	r3, [r7, #10]
 80012b0:	2b01      	cmp	r3, #1
 80012b2:	f040 8083 	bne.w	80013bc <SD_disk_initialize+0x190>
 80012b6:	7afb      	ldrb	r3, [r7, #11]
 80012b8:	2baa      	cmp	r3, #170	; 0xaa
 80012ba:	d17f      	bne.n	80013bc <SD_disk_initialize+0x190>
      { 
        /* 2.7-3.6V 전압범위 동작 */
        do {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0)
 80012bc:	2100      	movs	r1, #0
 80012be:	2077      	movs	r0, #119	; 0x77
 80012c0:	f7ff ff62 	bl	8001188 <SD_SendCmd>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b01      	cmp	r3, #1
 80012c8:	d807      	bhi.n	80012da <SD_disk_initialize+0xae>
 80012ca:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80012ce:	2069      	movs	r0, #105	; 0x69
 80012d0:	f7ff ff5a 	bl	8001188 <SD_SendCmd>
 80012d4:	4603      	mov	r3, r0
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d005      	beq.n	80012e6 <SD_disk_initialize+0xba>
            break; /* ACMD41 with HCS bit */
        } while (Timer1);
 80012da:	4b47      	ldr	r3, [pc, #284]	; (80013f8 <SD_disk_initialize+0x1cc>)
 80012dc:	781b      	ldrb	r3, [r3, #0]
 80012de:	b2db      	uxtb	r3, r3
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d1eb      	bne.n	80012bc <SD_disk_initialize+0x90>
 80012e4:	e000      	b.n	80012e8 <SD_disk_initialize+0xbc>
            break; /* ACMD41 with HCS bit */
 80012e6:	bf00      	nop
        
        if (Timer1 && SD_SendCmd(CMD58, 0) == 0) 
 80012e8:	4b43      	ldr	r3, [pc, #268]	; (80013f8 <SD_disk_initialize+0x1cc>)
 80012ea:	781b      	ldrb	r3, [r3, #0]
 80012ec:	b2db      	uxtb	r3, r3
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d064      	beq.n	80013bc <SD_disk_initialize+0x190>
 80012f2:	2100      	movs	r1, #0
 80012f4:	207a      	movs	r0, #122	; 0x7a
 80012f6:	f7ff ff47 	bl	8001188 <SD_SendCmd>
 80012fa:	4603      	mov	r3, r0
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d15d      	bne.n	80013bc <SD_disk_initialize+0x190>
        { 
          /* Check CCS bit */
          for (n = 0; n < 4; n++)
 8001300:	2300      	movs	r3, #0
 8001302:	73fb      	strb	r3, [r7, #15]
 8001304:	e00c      	b.n	8001320 <SD_disk_initialize+0xf4>
          {
            ocr[n] = SPI_RxByte();
 8001306:	7bfc      	ldrb	r4, [r7, #15]
 8001308:	f7ff fe0a 	bl	8000f20 <SPI_RxByte>
 800130c:	4603      	mov	r3, r0
 800130e:	461a      	mov	r2, r3
 8001310:	f107 0310 	add.w	r3, r7, #16
 8001314:	4423      	add	r3, r4
 8001316:	f803 2c08 	strb.w	r2, [r3, #-8]
          for (n = 0; n < 4; n++)
 800131a:	7bfb      	ldrb	r3, [r7, #15]
 800131c:	3301      	adds	r3, #1
 800131e:	73fb      	strb	r3, [r7, #15]
 8001320:	7bfb      	ldrb	r3, [r7, #15]
 8001322:	2b03      	cmp	r3, #3
 8001324:	d9ef      	bls.n	8001306 <SD_disk_initialize+0xda>
          }
          
          type = (ocr[0] & 0x40) ? 6 : 2;
 8001326:	7a3b      	ldrb	r3, [r7, #8]
 8001328:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800132c:	2b00      	cmp	r3, #0
 800132e:	d001      	beq.n	8001334 <SD_disk_initialize+0x108>
 8001330:	2306      	movs	r3, #6
 8001332:	e000      	b.n	8001336 <SD_disk_initialize+0x10a>
 8001334:	2302      	movs	r3, #2
 8001336:	73bb      	strb	r3, [r7, #14]
 8001338:	e040      	b.n	80013bc <SD_disk_initialize+0x190>
      }
    } 
    else 
    { 
      /* SDC Ver1 or MMC */
      type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? 2 : 1; /* SDC : MMC */
 800133a:	2100      	movs	r1, #0
 800133c:	2077      	movs	r0, #119	; 0x77
 800133e:	f7ff ff23 	bl	8001188 <SD_SendCmd>
 8001342:	4603      	mov	r3, r0
 8001344:	2b01      	cmp	r3, #1
 8001346:	d808      	bhi.n	800135a <SD_disk_initialize+0x12e>
 8001348:	2100      	movs	r1, #0
 800134a:	2069      	movs	r0, #105	; 0x69
 800134c:	f7ff ff1c 	bl	8001188 <SD_SendCmd>
 8001350:	4603      	mov	r3, r0
 8001352:	2b01      	cmp	r3, #1
 8001354:	d801      	bhi.n	800135a <SD_disk_initialize+0x12e>
 8001356:	2302      	movs	r3, #2
 8001358:	e000      	b.n	800135c <SD_disk_initialize+0x130>
 800135a:	2301      	movs	r3, #1
 800135c:	73bb      	strb	r3, [r7, #14]
      
      do {
        if (type == 2) 
 800135e:	7bbb      	ldrb	r3, [r7, #14]
 8001360:	2b02      	cmp	r3, #2
 8001362:	d10e      	bne.n	8001382 <SD_disk_initialize+0x156>
        {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0)
 8001364:	2100      	movs	r1, #0
 8001366:	2077      	movs	r0, #119	; 0x77
 8001368:	f7ff ff0e 	bl	8001188 <SD_SendCmd>
 800136c:	4603      	mov	r3, r0
 800136e:	2b01      	cmp	r3, #1
 8001370:	d80e      	bhi.n	8001390 <SD_disk_initialize+0x164>
 8001372:	2100      	movs	r1, #0
 8001374:	2069      	movs	r0, #105	; 0x69
 8001376:	f7ff ff07 	bl	8001188 <SD_SendCmd>
 800137a:	4603      	mov	r3, r0
 800137c:	2b00      	cmp	r3, #0
 800137e:	d107      	bne.n	8001390 <SD_disk_initialize+0x164>
            break; /* ACMD41 */
 8001380:	e00d      	b.n	800139e <SD_disk_initialize+0x172>
        } 
        else 
        {
          if (SD_SendCmd(CMD1, 0) == 0)
 8001382:	2100      	movs	r1, #0
 8001384:	2041      	movs	r0, #65	; 0x41
 8001386:	f7ff feff 	bl	8001188 <SD_SendCmd>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d005      	beq.n	800139c <SD_disk_initialize+0x170>
            break; /* CMD1 */
        }
      } while (Timer1);
 8001390:	4b19      	ldr	r3, [pc, #100]	; (80013f8 <SD_disk_initialize+0x1cc>)
 8001392:	781b      	ldrb	r3, [r3, #0]
 8001394:	b2db      	uxtb	r3, r3
 8001396:	2b00      	cmp	r3, #0
 8001398:	d1e1      	bne.n	800135e <SD_disk_initialize+0x132>
 800139a:	e000      	b.n	800139e <SD_disk_initialize+0x172>
            break; /* CMD1 */
 800139c:	bf00      	nop
      
      if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) 
 800139e:	4b16      	ldr	r3, [pc, #88]	; (80013f8 <SD_disk_initialize+0x1cc>)
 80013a0:	781b      	ldrb	r3, [r3, #0]
 80013a2:	b2db      	uxtb	r3, r3
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d007      	beq.n	80013b8 <SD_disk_initialize+0x18c>
 80013a8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013ac:	2050      	movs	r0, #80	; 0x50
 80013ae:	f7ff feeb 	bl	8001188 <SD_SendCmd>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d001      	beq.n	80013bc <SD_disk_initialize+0x190>
      {
        /* 블럭 길이 선택 */
        type = 0;
 80013b8:	2300      	movs	r3, #0
 80013ba:	73bb      	strb	r3, [r7, #14]
      }
    }
  }
  
  CardType = type;
 80013bc:	4a0f      	ldr	r2, [pc, #60]	; (80013fc <SD_disk_initialize+0x1d0>)
 80013be:	7bbb      	ldrb	r3, [r7, #14]
 80013c0:	7013      	strb	r3, [r2, #0]
  
  DESELECT();
 80013c2:	f7ff fd87 	bl	8000ed4 <DESELECT>
  
  SPI_RxByte(); /* Idle 상태 전환 (Release DO) */
 80013c6:	f7ff fdab 	bl	8000f20 <SPI_RxByte>
  
  if (type) 
 80013ca:	7bbb      	ldrb	r3, [r7, #14]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d008      	beq.n	80013e2 <SD_disk_initialize+0x1b6>
  {
    /* Clear STA_NOINIT */
    Stat &= ~STA_NOINIT; 
 80013d0:	4b08      	ldr	r3, [pc, #32]	; (80013f4 <SD_disk_initialize+0x1c8>)
 80013d2:	781b      	ldrb	r3, [r3, #0]
 80013d4:	b2db      	uxtb	r3, r3
 80013d6:	f023 0301 	bic.w	r3, r3, #1
 80013da:	b2da      	uxtb	r2, r3
 80013dc:	4b05      	ldr	r3, [pc, #20]	; (80013f4 <SD_disk_initialize+0x1c8>)
 80013de:	701a      	strb	r2, [r3, #0]
 80013e0:	e001      	b.n	80013e6 <SD_disk_initialize+0x1ba>
  }
  else
  {
    /* Initialization failed */
    SD_PowerOff();
 80013e2:	f7ff fe31 	bl	8001048 <SD_PowerOff>
  }
  
  return Stat;
 80013e6:	4b03      	ldr	r3, [pc, #12]	; (80013f4 <SD_disk_initialize+0x1c8>)
 80013e8:	781b      	ldrb	r3, [r3, #0]
 80013ea:	b2db      	uxtb	r3, r3
}
 80013ec:	4618      	mov	r0, r3
 80013ee:	3714      	adds	r7, #20
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd90      	pop	{r4, r7, pc}
 80013f4:	20000010 	.word	0x20000010
 80013f8:	20002751 	.word	0x20002751
 80013fc:	20000220 	.word	0x20000220

08001400 <SD_disk_status>:

/* 디스크 상태 확인 */
DSTATUS SD_disk_status(BYTE drv) 
{
 8001400:	b480      	push	{r7}
 8001402:	b083      	sub	sp, #12
 8001404:	af00      	add	r7, sp, #0
 8001406:	4603      	mov	r3, r0
 8001408:	71fb      	strb	r3, [r7, #7]
  if (drv)
 800140a:	79fb      	ldrb	r3, [r7, #7]
 800140c:	2b00      	cmp	r3, #0
 800140e:	d001      	beq.n	8001414 <SD_disk_status+0x14>
    return STA_NOINIT; 
 8001410:	2301      	movs	r3, #1
 8001412:	e002      	b.n	800141a <SD_disk_status+0x1a>
  
  return Stat;
 8001414:	4b03      	ldr	r3, [pc, #12]	; (8001424 <SD_disk_status+0x24>)
 8001416:	781b      	ldrb	r3, [r3, #0]
 8001418:	b2db      	uxtb	r3, r3
}
 800141a:	4618      	mov	r0, r3
 800141c:	370c      	adds	r7, #12
 800141e:	46bd      	mov	sp, r7
 8001420:	bc80      	pop	{r7}
 8001422:	4770      	bx	lr
 8001424:	20000010 	.word	0x20000010

08001428 <SD_disk_read>:

/* 섹터 읽기 */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count) 
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b084      	sub	sp, #16
 800142c:	af00      	add	r7, sp, #0
 800142e:	60b9      	str	r1, [r7, #8]
 8001430:	607a      	str	r2, [r7, #4]
 8001432:	603b      	str	r3, [r7, #0]
 8001434:	4603      	mov	r3, r0
 8001436:	73fb      	strb	r3, [r7, #15]
  if (pdrv || !count)
 8001438:	7bfb      	ldrb	r3, [r7, #15]
 800143a:	2b00      	cmp	r3, #0
 800143c:	d102      	bne.n	8001444 <SD_disk_read+0x1c>
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	2b00      	cmp	r3, #0
 8001442:	d101      	bne.n	8001448 <SD_disk_read+0x20>
    return RES_PARERR;
 8001444:	2304      	movs	r3, #4
 8001446:	e051      	b.n	80014ec <SD_disk_read+0xc4>
  
  if (Stat & STA_NOINIT)
 8001448:	4b2a      	ldr	r3, [pc, #168]	; (80014f4 <SD_disk_read+0xcc>)
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	b2db      	uxtb	r3, r3
 800144e:	f003 0301 	and.w	r3, r3, #1
 8001452:	2b00      	cmp	r3, #0
 8001454:	d001      	beq.n	800145a <SD_disk_read+0x32>
    return RES_NOTRDY;
 8001456:	2303      	movs	r3, #3
 8001458:	e048      	b.n	80014ec <SD_disk_read+0xc4>
  
  if (!(CardType & 4))
 800145a:	4b27      	ldr	r3, [pc, #156]	; (80014f8 <SD_disk_read+0xd0>)
 800145c:	781b      	ldrb	r3, [r3, #0]
 800145e:	f003 0304 	and.w	r3, r3, #4
 8001462:	2b00      	cmp	r3, #0
 8001464:	d102      	bne.n	800146c <SD_disk_read+0x44>
    sector *= 512;      /* 지정 sector를 Byte addressing 단위로 변경 */
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	025b      	lsls	r3, r3, #9
 800146a:	607b      	str	r3, [r7, #4]
  
  SELECT();
 800146c:	f7ff fd26 	bl	8000ebc <SELECT>
  
  if (count == 1) 
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	2b01      	cmp	r3, #1
 8001474:	d111      	bne.n	800149a <SD_disk_read+0x72>
  { 
    /* 싱글 블록 읽기 */
    if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512))
 8001476:	6879      	ldr	r1, [r7, #4]
 8001478:	2051      	movs	r0, #81	; 0x51
 800147a:	f7ff fe85 	bl	8001188 <SD_SendCmd>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d129      	bne.n	80014d8 <SD_disk_read+0xb0>
 8001484:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001488:	68b8      	ldr	r0, [r7, #8]
 800148a:	f7ff fdf3 	bl	8001074 <SD_RxDataBlock>
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d021      	beq.n	80014d8 <SD_disk_read+0xb0>
      count = 0;
 8001494:	2300      	movs	r3, #0
 8001496:	603b      	str	r3, [r7, #0]
 8001498:	e01e      	b.n	80014d8 <SD_disk_read+0xb0>
  } 
  else 
  { 
    /* 다중 블록 읽기 */
    if (SD_SendCmd(CMD18, sector) == 0) 
 800149a:	6879      	ldr	r1, [r7, #4]
 800149c:	2052      	movs	r0, #82	; 0x52
 800149e:	f7ff fe73 	bl	8001188 <SD_SendCmd>
 80014a2:	4603      	mov	r3, r0
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d117      	bne.n	80014d8 <SD_disk_read+0xb0>
    {       
      do {
        if (!SD_RxDataBlock(buff, 512))
 80014a8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80014ac:	68b8      	ldr	r0, [r7, #8]
 80014ae:	f7ff fde1 	bl	8001074 <SD_RxDataBlock>
 80014b2:	4603      	mov	r3, r0
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d00a      	beq.n	80014ce <SD_disk_read+0xa6>
          break;
        
        buff += 512;
 80014b8:	68bb      	ldr	r3, [r7, #8]
 80014ba:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80014be:	60bb      	str	r3, [r7, #8]
      } while (--count);
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	3b01      	subs	r3, #1
 80014c4:	603b      	str	r3, [r7, #0]
 80014c6:	683b      	ldr	r3, [r7, #0]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d1ed      	bne.n	80014a8 <SD_disk_read+0x80>
 80014cc:	e000      	b.n	80014d0 <SD_disk_read+0xa8>
          break;
 80014ce:	bf00      	nop
      
      /* STOP_TRANSMISSION, 모든 블럭을 다 읽은 후, 전송 중지 요청 */
      SD_SendCmd(CMD12, 0); 
 80014d0:	2100      	movs	r1, #0
 80014d2:	204c      	movs	r0, #76	; 0x4c
 80014d4:	f7ff fe58 	bl	8001188 <SD_SendCmd>
    }
  }
  
  DESELECT();
 80014d8:	f7ff fcfc 	bl	8000ed4 <DESELECT>
  SPI_RxByte(); /* Idle 상태(Release DO) */
 80014dc:	f7ff fd20 	bl	8000f20 <SPI_RxByte>
  
  return count ? RES_ERROR : RES_OK;
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	bf14      	ite	ne
 80014e6:	2301      	movne	r3, #1
 80014e8:	2300      	moveq	r3, #0
 80014ea:	b2db      	uxtb	r3, r3
}
 80014ec:	4618      	mov	r0, r3
 80014ee:	3710      	adds	r7, #16
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	20000010 	.word	0x20000010
 80014f8:	20000220 	.word	0x20000220

080014fc <SD_disk_write>:

/* 섹터 쓰기 */
#if _READONLY == 0
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count) 
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b084      	sub	sp, #16
 8001500:	af00      	add	r7, sp, #0
 8001502:	60b9      	str	r1, [r7, #8]
 8001504:	607a      	str	r2, [r7, #4]
 8001506:	603b      	str	r3, [r7, #0]
 8001508:	4603      	mov	r3, r0
 800150a:	73fb      	strb	r3, [r7, #15]
  if (pdrv || !count)
 800150c:	7bfb      	ldrb	r3, [r7, #15]
 800150e:	2b00      	cmp	r3, #0
 8001510:	d102      	bne.n	8001518 <SD_disk_write+0x1c>
 8001512:	683b      	ldr	r3, [r7, #0]
 8001514:	2b00      	cmp	r3, #0
 8001516:	d101      	bne.n	800151c <SD_disk_write+0x20>
    return RES_PARERR;
 8001518:	2304      	movs	r3, #4
 800151a:	e06b      	b.n	80015f4 <SD_disk_write+0xf8>
  
  if (Stat & STA_NOINIT)
 800151c:	4b37      	ldr	r3, [pc, #220]	; (80015fc <SD_disk_write+0x100>)
 800151e:	781b      	ldrb	r3, [r3, #0]
 8001520:	b2db      	uxtb	r3, r3
 8001522:	f003 0301 	and.w	r3, r3, #1
 8001526:	2b00      	cmp	r3, #0
 8001528:	d001      	beq.n	800152e <SD_disk_write+0x32>
    return RES_NOTRDY;
 800152a:	2303      	movs	r3, #3
 800152c:	e062      	b.n	80015f4 <SD_disk_write+0xf8>
  
  if (Stat & STA_PROTECT)
 800152e:	4b33      	ldr	r3, [pc, #204]	; (80015fc <SD_disk_write+0x100>)
 8001530:	781b      	ldrb	r3, [r3, #0]
 8001532:	b2db      	uxtb	r3, r3
 8001534:	f003 0304 	and.w	r3, r3, #4
 8001538:	2b00      	cmp	r3, #0
 800153a:	d001      	beq.n	8001540 <SD_disk_write+0x44>
    return RES_WRPRT;
 800153c:	2302      	movs	r3, #2
 800153e:	e059      	b.n	80015f4 <SD_disk_write+0xf8>
  
  if (!(CardType & 4))
 8001540:	4b2f      	ldr	r3, [pc, #188]	; (8001600 <SD_disk_write+0x104>)
 8001542:	781b      	ldrb	r3, [r3, #0]
 8001544:	f003 0304 	and.w	r3, r3, #4
 8001548:	2b00      	cmp	r3, #0
 800154a:	d102      	bne.n	8001552 <SD_disk_write+0x56>
    sector *= 512; /* 지정 sector를 Byte addressing 단위로 변경 */
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	025b      	lsls	r3, r3, #9
 8001550:	607b      	str	r3, [r7, #4]
  
  SELECT();
 8001552:	f7ff fcb3 	bl	8000ebc <SELECT>
  
  if (count == 1) 
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	2b01      	cmp	r3, #1
 800155a:	d110      	bne.n	800157e <SD_disk_write+0x82>
  { 
    /* 싱글 블록 쓰기 */
    if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 800155c:	6879      	ldr	r1, [r7, #4]
 800155e:	2058      	movs	r0, #88	; 0x58
 8001560:	f7ff fe12 	bl	8001188 <SD_SendCmd>
 8001564:	4603      	mov	r3, r0
 8001566:	2b00      	cmp	r3, #0
 8001568:	d13a      	bne.n	80015e0 <SD_disk_write+0xe4>
 800156a:	21fe      	movs	r1, #254	; 0xfe
 800156c:	68b8      	ldr	r0, [r7, #8]
 800156e:	f7ff fdb7 	bl	80010e0 <SD_TxDataBlock>
 8001572:	4603      	mov	r3, r0
 8001574:	2b00      	cmp	r3, #0
 8001576:	d033      	beq.n	80015e0 <SD_disk_write+0xe4>
      count = 0;
 8001578:	2300      	movs	r3, #0
 800157a:	603b      	str	r3, [r7, #0]
 800157c:	e030      	b.n	80015e0 <SD_disk_write+0xe4>
  } 
  else 
  { 
    /* 다중 블록 쓰기 */
    if (CardType & 2) 
 800157e:	4b20      	ldr	r3, [pc, #128]	; (8001600 <SD_disk_write+0x104>)
 8001580:	781b      	ldrb	r3, [r3, #0]
 8001582:	f003 0302 	and.w	r3, r3, #2
 8001586:	2b00      	cmp	r3, #0
 8001588:	d007      	beq.n	800159a <SD_disk_write+0x9e>
    {
      SD_SendCmd(CMD55, 0);
 800158a:	2100      	movs	r1, #0
 800158c:	2077      	movs	r0, #119	; 0x77
 800158e:	f7ff fdfb 	bl	8001188 <SD_SendCmd>
      SD_SendCmd(CMD23, count); /* ACMD23 */
 8001592:	6839      	ldr	r1, [r7, #0]
 8001594:	2057      	movs	r0, #87	; 0x57
 8001596:	f7ff fdf7 	bl	8001188 <SD_SendCmd>
    }
    
    if (SD_SendCmd(CMD25, sector) == 0) 
 800159a:	6879      	ldr	r1, [r7, #4]
 800159c:	2059      	movs	r0, #89	; 0x59
 800159e:	f7ff fdf3 	bl	8001188 <SD_SendCmd>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d11b      	bne.n	80015e0 <SD_disk_write+0xe4>
    {       
      do {
        if(!SD_TxDataBlock(buff, 0xFC))
 80015a8:	21fc      	movs	r1, #252	; 0xfc
 80015aa:	68b8      	ldr	r0, [r7, #8]
 80015ac:	f7ff fd98 	bl	80010e0 <SD_TxDataBlock>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d00a      	beq.n	80015cc <SD_disk_write+0xd0>
          break;
        
        buff += 512;
 80015b6:	68bb      	ldr	r3, [r7, #8]
 80015b8:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80015bc:	60bb      	str	r3, [r7, #8]
      } while (--count);
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	3b01      	subs	r3, #1
 80015c2:	603b      	str	r3, [r7, #0]
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d1ee      	bne.n	80015a8 <SD_disk_write+0xac>
 80015ca:	e000      	b.n	80015ce <SD_disk_write+0xd2>
          break;
 80015cc:	bf00      	nop
      
      if(!SD_TxDataBlock(0, 0xFD))
 80015ce:	21fd      	movs	r1, #253	; 0xfd
 80015d0:	2000      	movs	r0, #0
 80015d2:	f7ff fd85 	bl	80010e0 <SD_TxDataBlock>
 80015d6:	4603      	mov	r3, r0
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d101      	bne.n	80015e0 <SD_disk_write+0xe4>
      {        
        count = 1;
 80015dc:	2301      	movs	r3, #1
 80015de:	603b      	str	r3, [r7, #0]
      }
    }
  }
  
  DESELECT();
 80015e0:	f7ff fc78 	bl	8000ed4 <DESELECT>
  SPI_RxByte();
 80015e4:	f7ff fc9c 	bl	8000f20 <SPI_RxByte>
  
  return count ? RES_ERROR : RES_OK;
 80015e8:	683b      	ldr	r3, [r7, #0]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	bf14      	ite	ne
 80015ee:	2301      	movne	r3, #1
 80015f0:	2300      	moveq	r3, #0
 80015f2:	b2db      	uxtb	r3, r3
}
 80015f4:	4618      	mov	r0, r3
 80015f6:	3710      	adds	r7, #16
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}
 80015fc:	20000010 	.word	0x20000010
 8001600:	20000220 	.word	0x20000220

08001604 <SD_disk_ioctl>:
#endif /* _READONLY */

/* 기타 함수 */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff) 
{
 8001604:	b590      	push	{r4, r7, lr}
 8001606:	b08b      	sub	sp, #44	; 0x2c
 8001608:	af00      	add	r7, sp, #0
 800160a:	4603      	mov	r3, r0
 800160c:	603a      	str	r2, [r7, #0]
 800160e:	71fb      	strb	r3, [r7, #7]
 8001610:	460b      	mov	r3, r1
 8001612:	71bb      	strb	r3, [r7, #6]
  DRESULT res;
  BYTE n, csd[16], *ptr = buff;
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	623b      	str	r3, [r7, #32]
  WORD csize;
  
  if (drv)
 8001618:	79fb      	ldrb	r3, [r7, #7]
 800161a:	2b00      	cmp	r3, #0
 800161c:	d001      	beq.n	8001622 <SD_disk_ioctl+0x1e>
    return RES_PARERR;
 800161e:	2304      	movs	r3, #4
 8001620:	e11b      	b.n	800185a <SD_disk_ioctl+0x256>
  
  res = RES_ERROR;
 8001622:	2301      	movs	r3, #1
 8001624:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  
  if (ctrl == CTRL_POWER) 
 8001628:	79bb      	ldrb	r3, [r7, #6]
 800162a:	2b05      	cmp	r3, #5
 800162c:	d129      	bne.n	8001682 <SD_disk_ioctl+0x7e>
  {
    switch (*ptr) 
 800162e:	6a3b      	ldr	r3, [r7, #32]
 8001630:	781b      	ldrb	r3, [r3, #0]
 8001632:	2b02      	cmp	r3, #2
 8001634:	d017      	beq.n	8001666 <SD_disk_ioctl+0x62>
 8001636:	2b02      	cmp	r3, #2
 8001638:	dc1f      	bgt.n	800167a <SD_disk_ioctl+0x76>
 800163a:	2b00      	cmp	r3, #0
 800163c:	d002      	beq.n	8001644 <SD_disk_ioctl+0x40>
 800163e:	2b01      	cmp	r3, #1
 8001640:	d00b      	beq.n	800165a <SD_disk_ioctl+0x56>
 8001642:	e01a      	b.n	800167a <SD_disk_ioctl+0x76>
    {
    case 0:
      if (SD_CheckPower())
 8001644:	f7ff fd0c 	bl	8001060 <SD_CheckPower>
 8001648:	4603      	mov	r3, r0
 800164a:	2b00      	cmp	r3, #0
 800164c:	d001      	beq.n	8001652 <SD_disk_ioctl+0x4e>
        SD_PowerOff();          /* Power Off */
 800164e:	f7ff fcfb 	bl	8001048 <SD_PowerOff>
      res = RES_OK;
 8001652:	2300      	movs	r3, #0
 8001654:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 8001658:	e0fd      	b.n	8001856 <SD_disk_ioctl+0x252>
    case 1:
      SD_PowerOn();             /* Power On */
 800165a:	f7ff fca9 	bl	8000fb0 <SD_PowerOn>
      res = RES_OK;
 800165e:	2300      	movs	r3, #0
 8001660:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 8001664:	e0f7      	b.n	8001856 <SD_disk_ioctl+0x252>
    case 2:
      *(ptr + 1) = (BYTE) SD_CheckPower();
 8001666:	6a3b      	ldr	r3, [r7, #32]
 8001668:	1c5c      	adds	r4, r3, #1
 800166a:	f7ff fcf9 	bl	8001060 <SD_CheckPower>
 800166e:	4603      	mov	r3, r0
 8001670:	7023      	strb	r3, [r4, #0]
      res = RES_OK;             /* Power Check */
 8001672:	2300      	movs	r3, #0
 8001674:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 8001678:	e0ed      	b.n	8001856 <SD_disk_ioctl+0x252>
    default:
      res = RES_PARERR;
 800167a:	2304      	movs	r3, #4
 800167c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001680:	e0e9      	b.n	8001856 <SD_disk_ioctl+0x252>
    }
  } 
  else 
  {
    if (Stat & STA_NOINIT)
 8001682:	4b78      	ldr	r3, [pc, #480]	; (8001864 <SD_disk_ioctl+0x260>)
 8001684:	781b      	ldrb	r3, [r3, #0]
 8001686:	b2db      	uxtb	r3, r3
 8001688:	f003 0301 	and.w	r3, r3, #1
 800168c:	2b00      	cmp	r3, #0
 800168e:	d001      	beq.n	8001694 <SD_disk_ioctl+0x90>
      return RES_NOTRDY;
 8001690:	2303      	movs	r3, #3
 8001692:	e0e2      	b.n	800185a <SD_disk_ioctl+0x256>
    
    SELECT();
 8001694:	f7ff fc12 	bl	8000ebc <SELECT>
    
    switch (ctrl) 
 8001698:	79bb      	ldrb	r3, [r7, #6]
 800169a:	2b0d      	cmp	r3, #13
 800169c:	f200 80cc 	bhi.w	8001838 <SD_disk_ioctl+0x234>
 80016a0:	a201      	add	r2, pc, #4	; (adr r2, 80016a8 <SD_disk_ioctl+0xa4>)
 80016a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016a6:	bf00      	nop
 80016a8:	080017a3 	.word	0x080017a3
 80016ac:	080016e1 	.word	0x080016e1
 80016b0:	08001793 	.word	0x08001793
 80016b4:	08001839 	.word	0x08001839
 80016b8:	08001839 	.word	0x08001839
 80016bc:	08001839 	.word	0x08001839
 80016c0:	08001839 	.word	0x08001839
 80016c4:	08001839 	.word	0x08001839
 80016c8:	08001839 	.word	0x08001839
 80016cc:	08001839 	.word	0x08001839
 80016d0:	08001839 	.word	0x08001839
 80016d4:	080017b5 	.word	0x080017b5
 80016d8:	080017d9 	.word	0x080017d9
 80016dc:	080017fd 	.word	0x080017fd
    {
    case GET_SECTOR_COUNT: 
      /* SD카드 내 Sector의 개수 (DWORD) */
      if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16)) 
 80016e0:	2100      	movs	r1, #0
 80016e2:	2049      	movs	r0, #73	; 0x49
 80016e4:	f7ff fd50 	bl	8001188 <SD_SendCmd>
 80016e8:	4603      	mov	r3, r0
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	f040 80a8 	bne.w	8001840 <SD_disk_ioctl+0x23c>
 80016f0:	f107 030c 	add.w	r3, r7, #12
 80016f4:	2110      	movs	r1, #16
 80016f6:	4618      	mov	r0, r3
 80016f8:	f7ff fcbc 	bl	8001074 <SD_RxDataBlock>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	f000 809e 	beq.w	8001840 <SD_disk_ioctl+0x23c>
      {
        if ((csd[0] >> 6) == 1) 
 8001704:	7b3b      	ldrb	r3, [r7, #12]
 8001706:	099b      	lsrs	r3, r3, #6
 8001708:	b2db      	uxtb	r3, r3
 800170a:	2b01      	cmp	r3, #1
 800170c:	d10e      	bne.n	800172c <SD_disk_ioctl+0x128>
        { 
          /* SDC ver 2.00 */
          csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 800170e:	7d7b      	ldrb	r3, [r7, #21]
 8001710:	b29a      	uxth	r2, r3
 8001712:	7d3b      	ldrb	r3, [r7, #20]
 8001714:	b29b      	uxth	r3, r3
 8001716:	021b      	lsls	r3, r3, #8
 8001718:	b29b      	uxth	r3, r3
 800171a:	4413      	add	r3, r2
 800171c:	b29b      	uxth	r3, r3
 800171e:	3301      	adds	r3, #1
 8001720:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << 10;
 8001722:	8bfb      	ldrh	r3, [r7, #30]
 8001724:	029a      	lsls	r2, r3, #10
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	601a      	str	r2, [r3, #0]
 800172a:	e02e      	b.n	800178a <SD_disk_ioctl+0x186>
        } 
        else 
        { 
          /* MMC or SDC ver 1.XX */
          n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800172c:	7c7b      	ldrb	r3, [r7, #17]
 800172e:	f003 030f 	and.w	r3, r3, #15
 8001732:	b2da      	uxtb	r2, r3
 8001734:	7dbb      	ldrb	r3, [r7, #22]
 8001736:	09db      	lsrs	r3, r3, #7
 8001738:	b2db      	uxtb	r3, r3
 800173a:	4413      	add	r3, r2
 800173c:	b2da      	uxtb	r2, r3
 800173e:	7d7b      	ldrb	r3, [r7, #21]
 8001740:	005b      	lsls	r3, r3, #1
 8001742:	b2db      	uxtb	r3, r3
 8001744:	f003 0306 	and.w	r3, r3, #6
 8001748:	b2db      	uxtb	r3, r3
 800174a:	4413      	add	r3, r2
 800174c:	b2db      	uxtb	r3, r3
 800174e:	3302      	adds	r3, #2
 8001750:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
          csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8001754:	7d3b      	ldrb	r3, [r7, #20]
 8001756:	099b      	lsrs	r3, r3, #6
 8001758:	b2db      	uxtb	r3, r3
 800175a:	b29a      	uxth	r2, r3
 800175c:	7cfb      	ldrb	r3, [r7, #19]
 800175e:	b29b      	uxth	r3, r3
 8001760:	009b      	lsls	r3, r3, #2
 8001762:	b29b      	uxth	r3, r3
 8001764:	4413      	add	r3, r2
 8001766:	b29a      	uxth	r2, r3
 8001768:	7cbb      	ldrb	r3, [r7, #18]
 800176a:	029b      	lsls	r3, r3, #10
 800176c:	b29b      	uxth	r3, r3
 800176e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001772:	b29b      	uxth	r3, r3
 8001774:	4413      	add	r3, r2
 8001776:	b29b      	uxth	r3, r3
 8001778:	3301      	adds	r3, #1
 800177a:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << (n - 9);
 800177c:	8bfa      	ldrh	r2, [r7, #30]
 800177e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001782:	3b09      	subs	r3, #9
 8001784:	409a      	lsls	r2, r3
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	601a      	str	r2, [r3, #0]
        }
        
        res = RES_OK;
 800178a:	2300      	movs	r3, #0
 800178c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      }
      break;
 8001790:	e056      	b.n	8001840 <SD_disk_ioctl+0x23c>
      
    case GET_SECTOR_SIZE: 
      /* 섹터의 단위 크기 (WORD) */
      *(WORD*) buff = 512;
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001798:	801a      	strh	r2, [r3, #0]
      res = RES_OK;
 800179a:	2300      	movs	r3, #0
 800179c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 80017a0:	e055      	b.n	800184e <SD_disk_ioctl+0x24a>
      
    case CTRL_SYNC: 
      /* 쓰기 동기화 */
      if (SD_ReadyWait() == 0xFF)
 80017a2:	f7ff fbe9 	bl	8000f78 <SD_ReadyWait>
 80017a6:	4603      	mov	r3, r0
 80017a8:	2bff      	cmp	r3, #255	; 0xff
 80017aa:	d14b      	bne.n	8001844 <SD_disk_ioctl+0x240>
        res = RES_OK;
 80017ac:	2300      	movs	r3, #0
 80017ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 80017b2:	e047      	b.n	8001844 <SD_disk_ioctl+0x240>
      
    case MMC_GET_CSD: 
      /* CSD 정보 수신 (16 bytes) */
      if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16))
 80017b4:	2100      	movs	r1, #0
 80017b6:	2049      	movs	r0, #73	; 0x49
 80017b8:	f7ff fce6 	bl	8001188 <SD_SendCmd>
 80017bc:	4603      	mov	r3, r0
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d142      	bne.n	8001848 <SD_disk_ioctl+0x244>
 80017c2:	2110      	movs	r1, #16
 80017c4:	6a38      	ldr	r0, [r7, #32]
 80017c6:	f7ff fc55 	bl	8001074 <SD_RxDataBlock>
 80017ca:	4603      	mov	r3, r0
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d03b      	beq.n	8001848 <SD_disk_ioctl+0x244>
        res = RES_OK;
 80017d0:	2300      	movs	r3, #0
 80017d2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 80017d6:	e037      	b.n	8001848 <SD_disk_ioctl+0x244>
      
    case MMC_GET_CID: 
      /* CID 정보 수신 (16 bytes) */
      if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16))
 80017d8:	2100      	movs	r1, #0
 80017da:	204a      	movs	r0, #74	; 0x4a
 80017dc:	f7ff fcd4 	bl	8001188 <SD_SendCmd>
 80017e0:	4603      	mov	r3, r0
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d132      	bne.n	800184c <SD_disk_ioctl+0x248>
 80017e6:	2110      	movs	r1, #16
 80017e8:	6a38      	ldr	r0, [r7, #32]
 80017ea:	f7ff fc43 	bl	8001074 <SD_RxDataBlock>
 80017ee:	4603      	mov	r3, r0
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d02b      	beq.n	800184c <SD_disk_ioctl+0x248>
        res = RES_OK;
 80017f4:	2300      	movs	r3, #0
 80017f6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 80017fa:	e027      	b.n	800184c <SD_disk_ioctl+0x248>
      
    case MMC_GET_OCR: 
      /* OCR 정보 수신 (4 bytes) */
      if (SD_SendCmd(CMD58, 0) == 0) 
 80017fc:	2100      	movs	r1, #0
 80017fe:	207a      	movs	r0, #122	; 0x7a
 8001800:	f7ff fcc2 	bl	8001188 <SD_SendCmd>
 8001804:	4603      	mov	r3, r0
 8001806:	2b00      	cmp	r3, #0
 8001808:	d116      	bne.n	8001838 <SD_disk_ioctl+0x234>
      {         
        for (n = 0; n < 4; n++)
 800180a:	2300      	movs	r3, #0
 800180c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001810:	e00b      	b.n	800182a <SD_disk_ioctl+0x226>
        {
          *ptr++ = SPI_RxByte();
 8001812:	6a3c      	ldr	r4, [r7, #32]
 8001814:	1c63      	adds	r3, r4, #1
 8001816:	623b      	str	r3, [r7, #32]
 8001818:	f7ff fb82 	bl	8000f20 <SPI_RxByte>
 800181c:	4603      	mov	r3, r0
 800181e:	7023      	strb	r3, [r4, #0]
        for (n = 0; n < 4; n++)
 8001820:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001824:	3301      	adds	r3, #1
 8001826:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800182a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800182e:	2b03      	cmp	r3, #3
 8001830:	d9ef      	bls.n	8001812 <SD_disk_ioctl+0x20e>
        }
        
        res = RES_OK;
 8001832:	2300      	movs	r3, #0
 8001834:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      }     
      
    default:
      res = RES_PARERR;
 8001838:	2304      	movs	r3, #4
 800183a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800183e:	e006      	b.n	800184e <SD_disk_ioctl+0x24a>
      break;
 8001840:	bf00      	nop
 8001842:	e004      	b.n	800184e <SD_disk_ioctl+0x24a>
      break;
 8001844:	bf00      	nop
 8001846:	e002      	b.n	800184e <SD_disk_ioctl+0x24a>
      break;
 8001848:	bf00      	nop
 800184a:	e000      	b.n	800184e <SD_disk_ioctl+0x24a>
      break;
 800184c:	bf00      	nop
    }
    
    DESELECT();
 800184e:	f7ff fb41 	bl	8000ed4 <DESELECT>
    SPI_RxByte();
 8001852:	f7ff fb65 	bl	8000f20 <SPI_RxByte>
  }
  
  return res;
 8001856:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800185a:	4618      	mov	r0, r3
 800185c:	372c      	adds	r7, #44	; 0x2c
 800185e:	46bd      	mov	sp, r7
 8001860:	bd90      	pop	{r4, r7, pc}
 8001862:	bf00      	nop
 8001864:	20000010 	.word	0x20000010

08001868 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b084      	sub	sp, #16
 800186c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800186e:	f001 fa25 	bl	8002cbc <HAL_Init>

  /* USER CODE BEGIN Init */

  setFont(&FreeSans9pt7b);
 8001872:	486c      	ldr	r0, [pc, #432]	; (8001a24 <main+0x1bc>)
 8001874:	f000 fe6e 	bl	8002554 <setFont>
  display_oled_init(SSD1306_SWITCHCAPVCC, SCREEN_WIDTH, SCREEN_HEIGHT);
 8001878:	2240      	movs	r2, #64	; 0x40
 800187a:	2180      	movs	r1, #128	; 0x80
 800187c:	2002      	movs	r0, #2
 800187e:	f000 fc39 	bl	80020f4 <display_oled_init>

  time.led_fast_blink = false;
 8001882:	4b69      	ldr	r3, [pc, #420]	; (8001a28 <main+0x1c0>)
 8001884:	2200      	movs	r2, #0
 8001886:	719a      	strb	r2, [r3, #6]
  time.flag_10ms_tick = false;
 8001888:	4b67      	ldr	r3, [pc, #412]	; (8001a28 <main+0x1c0>)
 800188a:	2200      	movs	r2, #0
 800188c:	70da      	strb	r2, [r3, #3]
  time.flag_100ms_tick = false;
 800188e:	4b66      	ldr	r3, [pc, #408]	; (8001a28 <main+0x1c0>)
 8001890:	2200      	movs	r2, #0
 8001892:	711a      	strb	r2, [r3, #4]
  time.flag_500ms_tick = false;
 8001894:	4b64      	ldr	r3, [pc, #400]	; (8001a28 <main+0x1c0>)
 8001896:	2200      	movs	r2, #0
 8001898:	715a      	strb	r2, [r3, #5]

  HAL_TIM_Base_Start(&htim2);			// Start timer #2 for us delay timer
 800189a:	4864      	ldr	r0, [pc, #400]	; (8001a2c <main+0x1c4>)
 800189c:	f003 fe5e 	bl	800555c <HAL_TIM_Base_Start>
  init_ad4681 ();                 // Initialize the A2D
 80018a0:	f7ff fafa 	bl	8000e98 <init_ad4681>

  a2d -> cs_res_f = 0.022;        // Set this to a default value
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	4a62      	ldr	r2, [pc, #392]	; (8001a30 <main+0x1c8>)
 80018a8:	615a      	str	r2, [r3, #20]
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018aa:	f000 f8e1 	bl	8001a70 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018ae:	f000 fb55 	bl	8001f5c <MX_GPIO_Init>
  MX_ADC1_Init();
 80018b2:	f000 f941 	bl	8001b38 <MX_ADC1_Init>
  MX_I2C2_Init();
 80018b6:	f000 f97d 	bl	8001bb4 <MX_I2C2_Init>
  MX_FATFS_Init();
 80018ba:	f004 fe55 	bl	8006568 <MX_FATFS_Init>
  MX_USART1_UART_Init();
 80018be:	f000 fb23 	bl	8001f08 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 80018c2:	f000 fa11 	bl	8001ce8 <MX_TIM1_Init>
  MX_SPI1_Init();
 80018c6:	f000 f9a3 	bl	8001c10 <MX_SPI1_Init>
  MX_TIM2_Init();
 80018ca:	f000 faab 	bl	8001e24 <MX_TIM2_Init>
  MX_SPI2_Init();
 80018ce:	f000 f9d5 	bl	8001c7c <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  print_string("Chip Reset.",LF);
 80018d2:	2101      	movs	r1, #1
 80018d4:	4857      	ldr	r0, [pc, #348]	; (8001a34 <main+0x1cc>)
 80018d6:	f001 f993 	bl	8002c00 <print_string>
   * In the following block of code we are testing
   * the ability to write to the SD card
  */

  /* Mount SD Card */ 
  if ( f_mount ( & fs ,  "" ,  0 )  !=  FR_OK ) 
 80018da:	2200      	movs	r2, #0
 80018dc:	4956      	ldr	r1, [pc, #344]	; (8001a38 <main+0x1d0>)
 80018de:	4857      	ldr	r0, [pc, #348]	; (8001a3c <main+0x1d4>)
 80018e0:	f007 fbd6 	bl	8009090 <f_mount>
 80018e4:	4603      	mov	r3, r0
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d002      	beq.n	80018f0 <main+0x88>
    blocking_us_delay(20);
 80018ea:	2014      	movs	r0, #20
 80018ec:	f001 f970 	bl	8002bd0 <blocking_us_delay>
    // _Error_Handler ( __FILE__ , __LINE__ ) ; 
  
  /* Open file to write */ 
  if ( f_open ( & fil ,  "first.txt" ,  FA_OPEN_ALWAYS  |  FA_READ  |  FA_WRITE )  != FR_OK ) 
 80018f0:	2213      	movs	r2, #19
 80018f2:	4953      	ldr	r1, [pc, #332]	; (8001a40 <main+0x1d8>)
 80018f4:	4853      	ldr	r0, [pc, #332]	; (8001a44 <main+0x1dc>)
 80018f6:	f007 fc15 	bl	8009124 <f_open>
 80018fa:	4603      	mov	r3, r0
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d002      	beq.n	8001906 <main+0x9e>
    blocking_us_delay(20);
 8001900:	2014      	movs	r0, #20
 8001902:	f001 f965 	bl	8002bd0 <blocking_us_delay>
    // _Error_Handler ( __FILE__ , __LINE__ ) ; 
  
  /* Check free space */ 
  if ( f_getfree ( "" ,  & fre_clust ,  & pfs )  !=  FR_OK ) 
 8001906:	4a50      	ldr	r2, [pc, #320]	; (8001a48 <main+0x1e0>)
 8001908:	4950      	ldr	r1, [pc, #320]	; (8001a4c <main+0x1e4>)
 800190a:	484b      	ldr	r0, [pc, #300]	; (8001a38 <main+0x1d0>)
 800190c:	f008 fac0 	bl	8009e90 <f_getfree>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	d002      	beq.n	800191c <main+0xb4>
    blocking_us_delay(20);
 8001916:	2014      	movs	r0, #20
 8001918:	f001 f95a 	bl	8002bd0 <blocking_us_delay>
    // _Error_Handler ( __FILE__ , __LINE__ ) ; 
  
  total =  ( uint32_t ) ( ( pfs -> n_fatent -  2 )  * pfs -> csize*  0.5 ) ; 
 800191c:	4b4a      	ldr	r3, [pc, #296]	; (8001a48 <main+0x1e0>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001924:	3314      	adds	r3, #20
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	1e9a      	subs	r2, r3, #2
 800192a:	4b47      	ldr	r3, [pc, #284]	; (8001a48 <main+0x1e0>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001932:	3302      	adds	r3, #2
 8001934:	781b      	ldrb	r3, [r3, #0]
 8001936:	fb03 f302 	mul.w	r3, r3, r2
 800193a:	4618      	mov	r0, r3
 800193c:	f7fe fdbe 	bl	80004bc <__aeabi_ui2d>
 8001940:	f04f 0200 	mov.w	r2, #0
 8001944:	4b42      	ldr	r3, [pc, #264]	; (8001a50 <main+0x1e8>)
 8001946:	f7fe fe33 	bl	80005b0 <__aeabi_dmul>
 800194a:	4602      	mov	r2, r0
 800194c:	460b      	mov	r3, r1
 800194e:	4610      	mov	r0, r2
 8001950:	4619      	mov	r1, r3
 8001952:	f7ff f905 	bl	8000b60 <__aeabi_d2uiz>
 8001956:	4603      	mov	r3, r0
 8001958:	4a3e      	ldr	r2, [pc, #248]	; (8001a54 <main+0x1ec>)
 800195a:	6013      	str	r3, [r2, #0]
  free_space =  ( uint32_t ) ( fre_clust * pfs -> csize *  0.5 ) ;    
 800195c:	4b3a      	ldr	r3, [pc, #232]	; (8001a48 <main+0x1e0>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001964:	3302      	adds	r3, #2
 8001966:	781b      	ldrb	r3, [r3, #0]
 8001968:	461a      	mov	r2, r3
 800196a:	4b38      	ldr	r3, [pc, #224]	; (8001a4c <main+0x1e4>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	fb03 f302 	mul.w	r3, r3, r2
 8001972:	4618      	mov	r0, r3
 8001974:	f7fe fda2 	bl	80004bc <__aeabi_ui2d>
 8001978:	f04f 0200 	mov.w	r2, #0
 800197c:	4b34      	ldr	r3, [pc, #208]	; (8001a50 <main+0x1e8>)
 800197e:	f7fe fe17 	bl	80005b0 <__aeabi_dmul>
 8001982:	4602      	mov	r2, r0
 8001984:	460b      	mov	r3, r1
 8001986:	4610      	mov	r0, r2
 8001988:	4619      	mov	r1, r3
 800198a:	f7ff f8e9 	bl	8000b60 <__aeabi_d2uiz>
 800198e:	4603      	mov	r3, r0
 8001990:	4a31      	ldr	r2, [pc, #196]	; (8001a58 <main+0x1f0>)
 8001992:	6013      	str	r3, [r2, #0]
    
  /* Free space is less than 1kb */ 
  if ( free_space <  1 ) 
 8001994:	4b30      	ldr	r3, [pc, #192]	; (8001a58 <main+0x1f0>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	2b00      	cmp	r3, #0
 800199a:	d102      	bne.n	80019a2 <main+0x13a>
    blocking_us_delay(20);
 800199c:	2014      	movs	r0, #20
 800199e:	f001 f917 	bl	8002bd0 <blocking_us_delay>
    // _Error_Handler ( __FILE__ , __LINE__ ) ;   
  
  /* Write data to SD card */ 
  f_puts ( "STM32 SD Card I/O Example via SPI\n" ,  & fil ) ;   
 80019a2:	4928      	ldr	r1, [pc, #160]	; (8001a44 <main+0x1dc>)
 80019a4:	482d      	ldr	r0, [pc, #180]	; (8001a5c <main+0x1f4>)
 80019a6:	f008 fb92 	bl	800a0ce <f_puts>
  f_puts ( "Save the world!!!" ,  &fil ) ; 
 80019aa:	4926      	ldr	r1, [pc, #152]	; (8001a44 <main+0x1dc>)
 80019ac:	482c      	ldr	r0, [pc, #176]	; (8001a60 <main+0x1f8>)
 80019ae:	f008 fb8e 	bl	800a0ce <f_puts>

  /* Close file */ 
  if ( f_close ( & fil )  !=  FR_OK ) 
 80019b2:	4824      	ldr	r0, [pc, #144]	; (8001a44 <main+0x1dc>)
 80019b4:	f008 fa41 	bl	8009e3a <f_close>
 80019b8:	4603      	mov	r3, r0
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d002      	beq.n	80019c4 <main+0x15c>
    blocking_us_delay(20);
 80019be:	2014      	movs	r0, #20
 80019c0:	f001 f906 	bl	8002bd0 <blocking_us_delay>
  // display_oled_drawBitmap((oled.screen_width - BITMAP_WIDTH) / 2, (oled.screen_height - BITMAP_HEIGHT) / 2,
  //             oled.splash_screen_data, oled.splash_screen_width, oled.splash_screen_height, 1);


  display_oled_drawBitmap(
    (oled.screen_width  - LOGO_WIDTH ) / 2,
 80019c4:	4b27      	ldr	r3, [pc, #156]	; (8001a64 <main+0x1fc>)
 80019c6:	781b      	ldrb	r3, [r3, #0]
 80019c8:	3b10      	subs	r3, #16
 80019ca:	0fda      	lsrs	r2, r3, #31
 80019cc:	4413      	add	r3, r2
 80019ce:	105b      	asrs	r3, r3, #1
  display_oled_drawBitmap(
 80019d0:	b218      	sxth	r0, r3
    (oled.screen_height - LOGO_HEIGHT) / 2,
 80019d2:	4b24      	ldr	r3, [pc, #144]	; (8001a64 <main+0x1fc>)
 80019d4:	785b      	ldrb	r3, [r3, #1]
 80019d6:	3b10      	subs	r3, #16
 80019d8:	0fda      	lsrs	r2, r3, #31
 80019da:	4413      	add	r3, r2
 80019dc:	105b      	asrs	r3, r3, #1
  display_oled_drawBitmap(
 80019de:	b219      	sxth	r1, r3
 80019e0:	2301      	movs	r3, #1
 80019e2:	9301      	str	r3, [sp, #4]
 80019e4:	2310      	movs	r3, #16
 80019e6:	9300      	str	r3, [sp, #0]
 80019e8:	2310      	movs	r3, #16
 80019ea:	4a1f      	ldr	r2, [pc, #124]	; (8001a68 <main+0x200>)
 80019ec:	f000 fc2a 	bl	8002244 <display_oled_drawBitmap>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    
    if(time.flag_10ms_tick) {
 80019f0:	4b0d      	ldr	r3, [pc, #52]	; (8001a28 <main+0x1c0>)
 80019f2:	78db      	ldrb	r3, [r3, #3]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d002      	beq.n	80019fe <main+0x196>
      time.flag_10ms_tick = false;
 80019f8:	4b0b      	ldr	r3, [pc, #44]	; (8001a28 <main+0x1c0>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	70da      	strb	r2, [r3, #3]
      // capture_accel_data();  // TODO remove this line?
    }

    if(time.flag_100ms_tick) {
 80019fe:	4b0a      	ldr	r3, [pc, #40]	; (8001a28 <main+0x1c0>)
 8001a00:	791b      	ldrb	r3, [r3, #4]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d002      	beq.n	8001a0c <main+0x1a4>
      time.flag_100ms_tick = false;
 8001a06:	4b08      	ldr	r3, [pc, #32]	; (8001a28 <main+0x1c0>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	711a      	strb	r2, [r3, #4]
    }

    if(time.flag_500ms_tick) {
 8001a0c:	4b06      	ldr	r3, [pc, #24]	; (8001a28 <main+0x1c0>)
 8001a0e:	795b      	ldrb	r3, [r3, #5]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d0ed      	beq.n	80019f0 <main+0x188>
      time.flag_500ms_tick = false;
 8001a14:	4b04      	ldr	r3, [pc, #16]	; (8001a28 <main+0x1c0>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	715a      	strb	r2, [r3, #5]
      HAL_GPIO_TogglePin(HLTH_LED_GPIO_Port, HLTH_LED_Pin);
 8001a1a:	2102      	movs	r1, #2
 8001a1c:	4813      	ldr	r0, [pc, #76]	; (8001a6c <main+0x204>)
 8001a1e:	f001 fe6b 	bl	80036f8 <HAL_GPIO_TogglePin>
    if(time.flag_10ms_tick) {
 8001a22:	e7e5      	b.n	80019f0 <main+0x188>
 8001a24:	20000000 	.word	0x20000000
 8001a28:	2000160c 	.word	0x2000160c
 8001a2c:	20001670 	.word	0x20001670
 8001a30:	3cb43958 	.word	0x3cb43958
 8001a34:	0800ccf0 	.word	0x0800ccf0
 8001a38:	0800ccfc 	.word	0x0800ccfc
 8001a3c:	200004c8 	.word	0x200004c8
 8001a40:	0800cd00 	.word	0x0800cd00
 8001a44:	20001724 	.word	0x20001724
 8001a48:	20001614 	.word	0x20001614
 8001a4c:	2000045c 	.word	0x2000045c
 8001a50:	3fe00000 	.word	0x3fe00000
 8001a54:	200016b8 	.word	0x200016b8
 8001a58:	2000157c 	.word	0x2000157c
 8001a5c:	0800cd0c 	.word	0x0800cd0c
 8001a60:	0800cd30 	.word	0x0800cd30
 8001a64:	20000460 	.word	0x20000460
 8001a68:	0800d524 	.word	0x0800d524
 8001a6c:	40011800 	.word	0x40011800

08001a70 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b09c      	sub	sp, #112	; 0x70
 8001a74:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a76:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001a7a:	2238      	movs	r2, #56	; 0x38
 8001a7c:	2100      	movs	r1, #0
 8001a7e:	4618      	mov	r0, r3
 8001a80:	f008 fc4a 	bl	800a318 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a84:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a88:	2200      	movs	r2, #0
 8001a8a:	601a      	str	r2, [r3, #0]
 8001a8c:	605a      	str	r2, [r3, #4]
 8001a8e:	609a      	str	r2, [r3, #8]
 8001a90:	60da      	str	r2, [r3, #12]
 8001a92:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a94:	1d3b      	adds	r3, r7, #4
 8001a96:	2220      	movs	r2, #32
 8001a98:	2100      	movs	r1, #0
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f008 fc3c 	bl	800a318 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001aa0:	2301      	movs	r3, #1
 8001aa2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001aa4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001aa8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 8001aaa:	2301      	movs	r3, #1
 8001aac:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001aae:	2301      	movs	r3, #1
 8001ab0:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.Prediv1Source = RCC_PREDIV1_SOURCE_HSE;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ab6:	2302      	movs	r3, #2
 8001ab8:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001aba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001abe:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001ac0:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001ac4:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL_NONE;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001aca:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001ace:	4618      	mov	r0, r3
 8001ad0:	f002 fa76 	bl	8003fc0 <HAL_RCC_OscConfig>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d001      	beq.n	8001ade <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001ada:	f000 fb05 	bl	80020e8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ade:	230f      	movs	r3, #15
 8001ae0:	627b      	str	r3, [r7, #36]	; 0x24
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ae2:	2302      	movs	r3, #2
 8001ae4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001aea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001aee:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001af0:	2300      	movs	r3, #0
 8001af2:	637b      	str	r3, [r7, #52]	; 0x34

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001af4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001af8:	2102      	movs	r1, #2
 8001afa:	4618      	mov	r0, r3
 8001afc:	f002 fd76 	bl	80045ec <HAL_RCC_ClockConfig>
 8001b00:	4603      	mov	r3, r0
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d001      	beq.n	8001b0a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001b06:	f000 faef 	bl	80020e8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001b0a:	2302      	movs	r3, #2
 8001b0c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001b0e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001b12:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b14:	1d3b      	adds	r3, r7, #4
 8001b16:	4618      	mov	r0, r3
 8001b18:	f002 ff88 	bl	8004a2c <HAL_RCCEx_PeriphCLKConfig>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d001      	beq.n	8001b26 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8001b22:	f000 fae1 	bl	80020e8 <Error_Handler>
  }
  /** Configure the Systick interrupt time
  */
  __HAL_RCC_PLLI2S_ENABLE();
 8001b26:	4b03      	ldr	r3, [pc, #12]	; (8001b34 <SystemClock_Config+0xc4>)
 8001b28:	2201      	movs	r2, #1
 8001b2a:	601a      	str	r2, [r3, #0]
}
 8001b2c:	bf00      	nop
 8001b2e:	3770      	adds	r7, #112	; 0x70
 8001b30:	46bd      	mov	sp, r7
 8001b32:	bd80      	pop	{r7, pc}
 8001b34:	42420070 	.word	0x42420070

08001b38 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b084      	sub	sp, #16
 8001b3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001b3e:	1d3b      	adds	r3, r7, #4
 8001b40:	2200      	movs	r2, #0
 8001b42:	601a      	str	r2, [r3, #0]
 8001b44:	605a      	str	r2, [r3, #4]
 8001b46:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001b48:	4b18      	ldr	r3, [pc, #96]	; (8001bac <MX_ADC1_Init+0x74>)
 8001b4a:	4a19      	ldr	r2, [pc, #100]	; (8001bb0 <MX_ADC1_Init+0x78>)
 8001b4c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001b4e:	4b17      	ldr	r3, [pc, #92]	; (8001bac <MX_ADC1_Init+0x74>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001b54:	4b15      	ldr	r3, [pc, #84]	; (8001bac <MX_ADC1_Init+0x74>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001b5a:	4b14      	ldr	r3, [pc, #80]	; (8001bac <MX_ADC1_Init+0x74>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001b60:	4b12      	ldr	r3, [pc, #72]	; (8001bac <MX_ADC1_Init+0x74>)
 8001b62:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001b66:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001b68:	4b10      	ldr	r3, [pc, #64]	; (8001bac <MX_ADC1_Init+0x74>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001b6e:	4b0f      	ldr	r3, [pc, #60]	; (8001bac <MX_ADC1_Init+0x74>)
 8001b70:	2201      	movs	r2, #1
 8001b72:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001b74:	480d      	ldr	r0, [pc, #52]	; (8001bac <MX_ADC1_Init+0x74>)
 8001b76:	f001 f903 	bl	8002d80 <HAL_ADC_Init>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d001      	beq.n	8001b84 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001b80:	f000 fab2 	bl	80020e8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001b84:	230a      	movs	r3, #10
 8001b86:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001b88:	2301      	movs	r3, #1
 8001b8a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b90:	1d3b      	adds	r3, r7, #4
 8001b92:	4619      	mov	r1, r3
 8001b94:	4805      	ldr	r0, [pc, #20]	; (8001bac <MX_ADC1_Init+0x74>)
 8001b96:	f001 f9cb 	bl	8002f30 <HAL_ADC_ConfigChannel>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d001      	beq.n	8001ba4 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001ba0:	f000 faa2 	bl	80020e8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001ba4:	bf00      	nop
 8001ba6:	3710      	adds	r7, #16
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}
 8001bac:	2000154c 	.word	0x2000154c
 8001bb0:	40012400 	.word	0x40012400

08001bb4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001bb8:	4b12      	ldr	r3, [pc, #72]	; (8001c04 <MX_I2C2_Init+0x50>)
 8001bba:	4a13      	ldr	r2, [pc, #76]	; (8001c08 <MX_I2C2_Init+0x54>)
 8001bbc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001bbe:	4b11      	ldr	r3, [pc, #68]	; (8001c04 <MX_I2C2_Init+0x50>)
 8001bc0:	4a12      	ldr	r2, [pc, #72]	; (8001c0c <MX_I2C2_Init+0x58>)
 8001bc2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001bc4:	4b0f      	ldr	r3, [pc, #60]	; (8001c04 <MX_I2C2_Init+0x50>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001bca:	4b0e      	ldr	r3, [pc, #56]	; (8001c04 <MX_I2C2_Init+0x50>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001bd0:	4b0c      	ldr	r3, [pc, #48]	; (8001c04 <MX_I2C2_Init+0x50>)
 8001bd2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001bd6:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001bd8:	4b0a      	ldr	r3, [pc, #40]	; (8001c04 <MX_I2C2_Init+0x50>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001bde:	4b09      	ldr	r3, [pc, #36]	; (8001c04 <MX_I2C2_Init+0x50>)
 8001be0:	2200      	movs	r2, #0
 8001be2:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001be4:	4b07      	ldr	r3, [pc, #28]	; (8001c04 <MX_I2C2_Init+0x50>)
 8001be6:	2200      	movs	r2, #0
 8001be8:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001bea:	4b06      	ldr	r3, [pc, #24]	; (8001c04 <MX_I2C2_Init+0x50>)
 8001bec:	2200      	movs	r2, #0
 8001bee:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001bf0:	4804      	ldr	r0, [pc, #16]	; (8001c04 <MX_I2C2_Init+0x50>)
 8001bf2:	f001 fd9b 	bl	800372c <HAL_I2C_Init>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d001      	beq.n	8001c00 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001bfc:	f000 fa74 	bl	80020e8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001c00:	bf00      	nop
 8001c02:	bd80      	pop	{r7, pc}
 8001c04:	200014f8 	.word	0x200014f8
 8001c08:	40005800 	.word	0x40005800
 8001c0c:	000186a0 	.word	0x000186a0

08001c10 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001c14:	4b17      	ldr	r3, [pc, #92]	; (8001c74 <MX_SPI1_Init+0x64>)
 8001c16:	4a18      	ldr	r2, [pc, #96]	; (8001c78 <MX_SPI1_Init+0x68>)
 8001c18:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001c1a:	4b16      	ldr	r3, [pc, #88]	; (8001c74 <MX_SPI1_Init+0x64>)
 8001c1c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001c20:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001c22:	4b14      	ldr	r3, [pc, #80]	; (8001c74 <MX_SPI1_Init+0x64>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001c28:	4b12      	ldr	r3, [pc, #72]	; (8001c74 <MX_SPI1_Init+0x64>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c2e:	4b11      	ldr	r3, [pc, #68]	; (8001c74 <MX_SPI1_Init+0x64>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001c34:	4b0f      	ldr	r3, [pc, #60]	; (8001c74 <MX_SPI1_Init+0x64>)
 8001c36:	2200      	movs	r2, #0
 8001c38:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001c3a:	4b0e      	ldr	r3, [pc, #56]	; (8001c74 <MX_SPI1_Init+0x64>)
 8001c3c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001c40:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001c42:	4b0c      	ldr	r3, [pc, #48]	; (8001c74 <MX_SPI1_Init+0x64>)
 8001c44:	2230      	movs	r2, #48	; 0x30
 8001c46:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001c48:	4b0a      	ldr	r3, [pc, #40]	; (8001c74 <MX_SPI1_Init+0x64>)
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001c4e:	4b09      	ldr	r3, [pc, #36]	; (8001c74 <MX_SPI1_Init+0x64>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c54:	4b07      	ldr	r3, [pc, #28]	; (8001c74 <MX_SPI1_Init+0x64>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001c5a:	4b06      	ldr	r3, [pc, #24]	; (8001c74 <MX_SPI1_Init+0x64>)
 8001c5c:	220a      	movs	r2, #10
 8001c5e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001c60:	4804      	ldr	r0, [pc, #16]	; (8001c74 <MX_SPI1_Init+0x64>)
 8001c62:	f003 f815 	bl	8004c90 <HAL_SPI_Init>
 8001c66:	4603      	mov	r3, r0
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d001      	beq.n	8001c70 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001c6c:	f000 fa3c 	bl	80020e8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001c70:	bf00      	nop
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	20001618 	.word	0x20001618
 8001c78:	40013000 	.word	0x40013000

08001c7c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001c80:	4b17      	ldr	r3, [pc, #92]	; (8001ce0 <MX_SPI2_Init+0x64>)
 8001c82:	4a18      	ldr	r2, [pc, #96]	; (8001ce4 <MX_SPI2_Init+0x68>)
 8001c84:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001c86:	4b16      	ldr	r3, [pc, #88]	; (8001ce0 <MX_SPI2_Init+0x64>)
 8001c88:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001c8c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001c8e:	4b14      	ldr	r3, [pc, #80]	; (8001ce0 <MX_SPI2_Init+0x64>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001c94:	4b12      	ldr	r3, [pc, #72]	; (8001ce0 <MX_SPI2_Init+0x64>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c9a:	4b11      	ldr	r3, [pc, #68]	; (8001ce0 <MX_SPI2_Init+0x64>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001ca0:	4b0f      	ldr	r3, [pc, #60]	; (8001ce0 <MX_SPI2_Init+0x64>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001ca6:	4b0e      	ldr	r3, [pc, #56]	; (8001ce0 <MX_SPI2_Init+0x64>)
 8001ca8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001cac:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001cae:	4b0c      	ldr	r3, [pc, #48]	; (8001ce0 <MX_SPI2_Init+0x64>)
 8001cb0:	2208      	movs	r2, #8
 8001cb2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001cb4:	4b0a      	ldr	r3, [pc, #40]	; (8001ce0 <MX_SPI2_Init+0x64>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001cba:	4b09      	ldr	r3, [pc, #36]	; (8001ce0 <MX_SPI2_Init+0x64>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001cc0:	4b07      	ldr	r3, [pc, #28]	; (8001ce0 <MX_SPI2_Init+0x64>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001cc6:	4b06      	ldr	r3, [pc, #24]	; (8001ce0 <MX_SPI2_Init+0x64>)
 8001cc8:	220a      	movs	r2, #10
 8001cca:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001ccc:	4804      	ldr	r0, [pc, #16]	; (8001ce0 <MX_SPI2_Init+0x64>)
 8001cce:	f002 ffdf 	bl	8004c90 <HAL_SPI_Init>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d001      	beq.n	8001cdc <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001cd8:	f000 fa06 	bl	80020e8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001cdc:	bf00      	nop
 8001cde:	bd80      	pop	{r7, pc}
 8001ce0:	20000470 	.word	0x20000470
 8001ce4:	40003800 	.word	0x40003800

08001ce8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b096      	sub	sp, #88	; 0x58
 8001cec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001cee:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	601a      	str	r2, [r3, #0]
 8001cf6:	605a      	str	r2, [r3, #4]
 8001cf8:	609a      	str	r2, [r3, #8]
 8001cfa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cfc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001d00:	2200      	movs	r2, #0
 8001d02:	601a      	str	r2, [r3, #0]
 8001d04:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d06:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	601a      	str	r2, [r3, #0]
 8001d0e:	605a      	str	r2, [r3, #4]
 8001d10:	609a      	str	r2, [r3, #8]
 8001d12:	60da      	str	r2, [r3, #12]
 8001d14:	611a      	str	r2, [r3, #16]
 8001d16:	615a      	str	r2, [r3, #20]
 8001d18:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001d1a:	1d3b      	adds	r3, r7, #4
 8001d1c:	2220      	movs	r2, #32
 8001d1e:	2100      	movs	r1, #0
 8001d20:	4618      	mov	r0, r3
 8001d22:	f008 faf9 	bl	800a318 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001d26:	4b3d      	ldr	r3, [pc, #244]	; (8001e1c <MX_TIM1_Init+0x134>)
 8001d28:	4a3d      	ldr	r2, [pc, #244]	; (8001e20 <MX_TIM1_Init+0x138>)
 8001d2a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1000-1;
 8001d2c:	4b3b      	ldr	r3, [pc, #236]	; (8001e1c <MX_TIM1_Init+0x134>)
 8001d2e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001d32:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d34:	4b39      	ldr	r3, [pc, #228]	; (8001e1c <MX_TIM1_Init+0x134>)
 8001d36:	2200      	movs	r2, #0
 8001d38:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 720;
 8001d3a:	4b38      	ldr	r3, [pc, #224]	; (8001e1c <MX_TIM1_Init+0x134>)
 8001d3c:	f44f 7234 	mov.w	r2, #720	; 0x2d0
 8001d40:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d42:	4b36      	ldr	r3, [pc, #216]	; (8001e1c <MX_TIM1_Init+0x134>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001d48:	4b34      	ldr	r3, [pc, #208]	; (8001e1c <MX_TIM1_Init+0x134>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d4e:	4b33      	ldr	r3, [pc, #204]	; (8001e1c <MX_TIM1_Init+0x134>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001d54:	4831      	ldr	r0, [pc, #196]	; (8001e1c <MX_TIM1_Init+0x134>)
 8001d56:	f003 fbb1 	bl	80054bc <HAL_TIM_Base_Init>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d001      	beq.n	8001d64 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001d60:	f000 f9c2 	bl	80020e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d64:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d68:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001d6a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001d6e:	4619      	mov	r1, r3
 8001d70:	482a      	ldr	r0, [pc, #168]	; (8001e1c <MX_TIM1_Init+0x134>)
 8001d72:	f003 fdfd 	bl	8005970 <HAL_TIM_ConfigClockSource>
 8001d76:	4603      	mov	r3, r0
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d001      	beq.n	8001d80 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001d7c:	f000 f9b4 	bl	80020e8 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8001d80:	4826      	ldr	r0, [pc, #152]	; (8001e1c <MX_TIM1_Init+0x134>)
 8001d82:	f003 fc3d 	bl	8005600 <HAL_TIM_OC_Init>
 8001d86:	4603      	mov	r3, r0
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d001      	beq.n	8001d90 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001d8c:	f000 f9ac 	bl	80020e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d90:	2300      	movs	r3, #0
 8001d92:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d94:	2300      	movs	r3, #0
 8001d96:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001d98:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001d9c:	4619      	mov	r1, r3
 8001d9e:	481f      	ldr	r0, [pc, #124]	; (8001e1c <MX_TIM1_Init+0x134>)
 8001da0:	f004 f962 	bl	8006068 <HAL_TIMEx_MasterConfigSynchronization>
 8001da4:	4603      	mov	r3, r0
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d001      	beq.n	8001dae <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 8001daa:	f000 f99d 	bl	80020e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001dae:	2300      	movs	r3, #0
 8001db0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001db2:	2300      	movs	r3, #0
 8001db4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001db6:	2300      	movs	r3, #0
 8001db8:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001dca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001dce:	2200      	movs	r2, #0
 8001dd0:	4619      	mov	r1, r3
 8001dd2:	4812      	ldr	r0, [pc, #72]	; (8001e1c <MX_TIM1_Init+0x134>)
 8001dd4:	f003 fd74 	bl	80058c0 <HAL_TIM_OC_ConfigChannel>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d001      	beq.n	8001de2 <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 8001dde:	f000 f983 	bl	80020e8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001de2:	2300      	movs	r3, #0
 8001de4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001de6:	2300      	movs	r3, #0
 8001de8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001dea:	2300      	movs	r3, #0
 8001dec:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001dee:	2300      	movs	r3, #0
 8001df0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001df2:	2300      	movs	r3, #0
 8001df4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001df6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001dfa:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001e00:	1d3b      	adds	r3, r7, #4
 8001e02:	4619      	mov	r1, r3
 8001e04:	4805      	ldr	r0, [pc, #20]	; (8001e1c <MX_TIM1_Init+0x134>)
 8001e06:	f004 f995 	bl	8006134 <HAL_TIMEx_ConfigBreakDeadTime>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d001      	beq.n	8001e14 <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 8001e10:	f000 f96a 	bl	80020e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001e14:	bf00      	nop
 8001e16:	3758      	adds	r7, #88	; 0x58
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}
 8001e1c:	200015c4 	.word	0x200015c4
 8001e20:	40012c00 	.word	0x40012c00

08001e24 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b08e      	sub	sp, #56	; 0x38
 8001e28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e2a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001e2e:	2200      	movs	r2, #0
 8001e30:	601a      	str	r2, [r3, #0]
 8001e32:	605a      	str	r2, [r3, #4]
 8001e34:	609a      	str	r2, [r3, #8]
 8001e36:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e38:	f107 0320 	add.w	r3, r7, #32
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	601a      	str	r2, [r3, #0]
 8001e40:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e42:	1d3b      	adds	r3, r7, #4
 8001e44:	2200      	movs	r2, #0
 8001e46:	601a      	str	r2, [r3, #0]
 8001e48:	605a      	str	r2, [r3, #4]
 8001e4a:	609a      	str	r2, [r3, #8]
 8001e4c:	60da      	str	r2, [r3, #12]
 8001e4e:	611a      	str	r2, [r3, #16]
 8001e50:	615a      	str	r2, [r3, #20]
 8001e52:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001e54:	4b2b      	ldr	r3, [pc, #172]	; (8001f04 <MX_TIM2_Init+0xe0>)
 8001e56:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001e5a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8001e5c:	4b29      	ldr	r3, [pc, #164]	; (8001f04 <MX_TIM2_Init+0xe0>)
 8001e5e:	2247      	movs	r2, #71	; 0x47
 8001e60:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e62:	4b28      	ldr	r3, [pc, #160]	; (8001f04 <MX_TIM2_Init+0xe0>)
 8001e64:	2200      	movs	r2, #0
 8001e66:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001e68:	4b26      	ldr	r3, [pc, #152]	; (8001f04 <MX_TIM2_Init+0xe0>)
 8001e6a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001e6e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e70:	4b24      	ldr	r3, [pc, #144]	; (8001f04 <MX_TIM2_Init+0xe0>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e76:	4b23      	ldr	r3, [pc, #140]	; (8001f04 <MX_TIM2_Init+0xe0>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001e7c:	4821      	ldr	r0, [pc, #132]	; (8001f04 <MX_TIM2_Init+0xe0>)
 8001e7e:	f003 fb1d 	bl	80054bc <HAL_TIM_Base_Init>
 8001e82:	4603      	mov	r3, r0
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d001      	beq.n	8001e8c <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001e88:	f000 f92e 	bl	80020e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e8c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e90:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001e92:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001e96:	4619      	mov	r1, r3
 8001e98:	481a      	ldr	r0, [pc, #104]	; (8001f04 <MX_TIM2_Init+0xe0>)
 8001e9a:	f003 fd69 	bl	8005970 <HAL_TIM_ConfigClockSource>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d001      	beq.n	8001ea8 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001ea4:	f000 f920 	bl	80020e8 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8001ea8:	4816      	ldr	r0, [pc, #88]	; (8001f04 <MX_TIM2_Init+0xe0>)
 8001eaa:	f003 fba9 	bl	8005600 <HAL_TIM_OC_Init>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d001      	beq.n	8001eb8 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001eb4:	f000 f918 	bl	80020e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ec0:	f107 0320 	add.w	r3, r7, #32
 8001ec4:	4619      	mov	r1, r3
 8001ec6:	480f      	ldr	r0, [pc, #60]	; (8001f04 <MX_TIM2_Init+0xe0>)
 8001ec8:	f004 f8ce 	bl	8006068 <HAL_TIMEx_MasterConfigSynchronization>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d001      	beq.n	8001ed6 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001ed2:	f000 f909 	bl	80020e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001eda:	2300      	movs	r3, #0
 8001edc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ee6:	1d3b      	adds	r3, r7, #4
 8001ee8:	2200      	movs	r2, #0
 8001eea:	4619      	mov	r1, r3
 8001eec:	4805      	ldr	r0, [pc, #20]	; (8001f04 <MX_TIM2_Init+0xe0>)
 8001eee:	f003 fce7 	bl	80058c0 <HAL_TIM_OC_ConfigChannel>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d001      	beq.n	8001efc <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001ef8:	f000 f8f6 	bl	80020e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001efc:	bf00      	nop
 8001efe:	3738      	adds	r7, #56	; 0x38
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bd80      	pop	{r7, pc}
 8001f04:	20001670 	.word	0x20001670

08001f08 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001f0c:	4b11      	ldr	r3, [pc, #68]	; (8001f54 <MX_USART1_UART_Init+0x4c>)
 8001f0e:	4a12      	ldr	r2, [pc, #72]	; (8001f58 <MX_USART1_UART_Init+0x50>)
 8001f10:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001f12:	4b10      	ldr	r3, [pc, #64]	; (8001f54 <MX_USART1_UART_Init+0x4c>)
 8001f14:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001f18:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001f1a:	4b0e      	ldr	r3, [pc, #56]	; (8001f54 <MX_USART1_UART_Init+0x4c>)
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001f20:	4b0c      	ldr	r3, [pc, #48]	; (8001f54 <MX_USART1_UART_Init+0x4c>)
 8001f22:	2200      	movs	r2, #0
 8001f24:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001f26:	4b0b      	ldr	r3, [pc, #44]	; (8001f54 <MX_USART1_UART_Init+0x4c>)
 8001f28:	2200      	movs	r2, #0
 8001f2a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001f2c:	4b09      	ldr	r3, [pc, #36]	; (8001f54 <MX_USART1_UART_Init+0x4c>)
 8001f2e:	220c      	movs	r2, #12
 8001f30:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f32:	4b08      	ldr	r3, [pc, #32]	; (8001f54 <MX_USART1_UART_Init+0x4c>)
 8001f34:	2200      	movs	r2, #0
 8001f36:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f38:	4b06      	ldr	r3, [pc, #24]	; (8001f54 <MX_USART1_UART_Init+0x4c>)
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001f3e:	4805      	ldr	r0, [pc, #20]	; (8001f54 <MX_USART1_UART_Init+0x4c>)
 8001f40:	f004 f95b 	bl	80061fa <HAL_UART_Init>
 8001f44:	4603      	mov	r3, r0
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d001      	beq.n	8001f4e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001f4a:	f000 f8cd 	bl	80020e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001f4e:	bf00      	nop
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	bf00      	nop
 8001f54:	20001580 	.word	0x20001580
 8001f58:	40013800 	.word	0x40013800

08001f5c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b08a      	sub	sp, #40	; 0x28
 8001f60:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f62:	f107 0318 	add.w	r3, r7, #24
 8001f66:	2200      	movs	r2, #0
 8001f68:	601a      	str	r2, [r3, #0]
 8001f6a:	605a      	str	r2, [r3, #4]
 8001f6c:	609a      	str	r2, [r3, #8]
 8001f6e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001f70:	4b57      	ldr	r3, [pc, #348]	; (80020d0 <MX_GPIO_Init+0x174>)
 8001f72:	699b      	ldr	r3, [r3, #24]
 8001f74:	4a56      	ldr	r2, [pc, #344]	; (80020d0 <MX_GPIO_Init+0x174>)
 8001f76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001f7a:	6193      	str	r3, [r2, #24]
 8001f7c:	4b54      	ldr	r3, [pc, #336]	; (80020d0 <MX_GPIO_Init+0x174>)
 8001f7e:	699b      	ldr	r3, [r3, #24]
 8001f80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f84:	617b      	str	r3, [r7, #20]
 8001f86:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f88:	4b51      	ldr	r3, [pc, #324]	; (80020d0 <MX_GPIO_Init+0x174>)
 8001f8a:	699b      	ldr	r3, [r3, #24]
 8001f8c:	4a50      	ldr	r2, [pc, #320]	; (80020d0 <MX_GPIO_Init+0x174>)
 8001f8e:	f043 0308 	orr.w	r3, r3, #8
 8001f92:	6193      	str	r3, [r2, #24]
 8001f94:	4b4e      	ldr	r3, [pc, #312]	; (80020d0 <MX_GPIO_Init+0x174>)
 8001f96:	699b      	ldr	r3, [r3, #24]
 8001f98:	f003 0308 	and.w	r3, r3, #8
 8001f9c:	613b      	str	r3, [r7, #16]
 8001f9e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fa0:	4b4b      	ldr	r3, [pc, #300]	; (80020d0 <MX_GPIO_Init+0x174>)
 8001fa2:	699b      	ldr	r3, [r3, #24]
 8001fa4:	4a4a      	ldr	r2, [pc, #296]	; (80020d0 <MX_GPIO_Init+0x174>)
 8001fa6:	f043 0304 	orr.w	r3, r3, #4
 8001faa:	6193      	str	r3, [r2, #24]
 8001fac:	4b48      	ldr	r3, [pc, #288]	; (80020d0 <MX_GPIO_Init+0x174>)
 8001fae:	699b      	ldr	r3, [r3, #24]
 8001fb0:	f003 0304 	and.w	r3, r3, #4
 8001fb4:	60fb      	str	r3, [r7, #12]
 8001fb6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fb8:	4b45      	ldr	r3, [pc, #276]	; (80020d0 <MX_GPIO_Init+0x174>)
 8001fba:	699b      	ldr	r3, [r3, #24]
 8001fbc:	4a44      	ldr	r2, [pc, #272]	; (80020d0 <MX_GPIO_Init+0x174>)
 8001fbe:	f043 0310 	orr.w	r3, r3, #16
 8001fc2:	6193      	str	r3, [r2, #24]
 8001fc4:	4b42      	ldr	r3, [pc, #264]	; (80020d0 <MX_GPIO_Init+0x174>)
 8001fc6:	699b      	ldr	r3, [r3, #24]
 8001fc8:	f003 0310 	and.w	r3, r3, #16
 8001fcc:	60bb      	str	r3, [r7, #8]
 8001fce:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001fd0:	4b3f      	ldr	r3, [pc, #252]	; (80020d0 <MX_GPIO_Init+0x174>)
 8001fd2:	699b      	ldr	r3, [r3, #24]
 8001fd4:	4a3e      	ldr	r2, [pc, #248]	; (80020d0 <MX_GPIO_Init+0x174>)
 8001fd6:	f043 0320 	orr.w	r3, r3, #32
 8001fda:	6193      	str	r3, [r2, #24]
 8001fdc:	4b3c      	ldr	r3, [pc, #240]	; (80020d0 <MX_GPIO_Init+0x174>)
 8001fde:	699b      	ldr	r3, [r3, #24]
 8001fe0:	f003 0320 	and.w	r3, r3, #32
 8001fe4:	607b      	str	r3, [r7, #4]
 8001fe6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, EN_DUT_PWR_Pin|HLTH_LED_Pin|LED4_Pin|LED1_Pin
 8001fe8:	2200      	movs	r2, #0
 8001fea:	f240 7186 	movw	r1, #1926	; 0x786
 8001fee:	4839      	ldr	r0, [pc, #228]	; (80020d4 <MX_GPIO_Init+0x178>)
 8001ff0:	f001 fb6a 	bl	80036c8 <HAL_GPIO_WritePin>
                          |LED2_Pin|LED3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SWO_Pin|SD_SPI2_CSn_Pin, GPIO_PIN_RESET);
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	f44f 5190 	mov.w	r1, #4608	; 0x1200
 8001ffa:	4837      	ldr	r0, [pc, #220]	; (80020d8 <MX_GPIO_Init+0x17c>)
 8001ffc:	f001 fb64 	bl	80036c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ADC_SPI1_CSn_GPIO_Port, ADC_SPI1_CSn_Pin, GPIO_PIN_RESET);
 8002000:	2200      	movs	r2, #0
 8002002:	2110      	movs	r1, #16
 8002004:	4835      	ldr	r0, [pc, #212]	; (80020dc <MX_GPIO_Init+0x180>)
 8002006:	f001 fb5f 	bl	80036c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : EN_DUT_PWR_Pin LED4_Pin LED1_Pin LED2_Pin
                           LED3_Pin */
  GPIO_InitStruct.Pin = EN_DUT_PWR_Pin|LED4_Pin|LED1_Pin|LED2_Pin
 800200a:	f240 7384 	movw	r3, #1924	; 0x784
 800200e:	61bb      	str	r3, [r7, #24]
                          |LED3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002010:	2301      	movs	r3, #1
 8002012:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002014:	2300      	movs	r3, #0
 8002016:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002018:	2302      	movs	r3, #2
 800201a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800201c:	f107 0318 	add.w	r3, r7, #24
 8002020:	4619      	mov	r1, r3
 8002022:	482c      	ldr	r0, [pc, #176]	; (80020d4 <MX_GPIO_Init+0x178>)
 8002024:	f001 f9cc 	bl	80033c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SWO_Pin SD_SPI2_CSn_Pin */
  GPIO_InitStruct.Pin = SWO_Pin|SD_SPI2_CSn_Pin;
 8002028:	f44f 5390 	mov.w	r3, #4608	; 0x1200
 800202c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800202e:	2301      	movs	r3, #1
 8002030:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002032:	2300      	movs	r3, #0
 8002034:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002036:	2302      	movs	r3, #2
 8002038:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800203a:	f107 0318 	add.w	r3, r7, #24
 800203e:	4619      	mov	r1, r3
 8002040:	4825      	ldr	r0, [pc, #148]	; (80020d8 <MX_GPIO_Init+0x17c>)
 8002042:	f001 f9bd 	bl	80033c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1_n_Pin PB2_n_Pin PB3_n_Pin PB4_n_Pin */
  GPIO_InitStruct.Pin = PB1_n_Pin|PB2_n_Pin|PB3_n_Pin|PB4_n_Pin;
 8002046:	2378      	movs	r3, #120	; 0x78
 8002048:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800204a:	2300      	movs	r3, #0
 800204c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800204e:	2300      	movs	r3, #0
 8002050:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002052:	f107 0318 	add.w	r3, r7, #24
 8002056:	4619      	mov	r1, r3
 8002058:	481e      	ldr	r0, [pc, #120]	; (80020d4 <MX_GPIO_Init+0x178>)
 800205a:	f001 f9b1 	bl	80033c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : HLTH_LED_Pin */
  GPIO_InitStruct.Pin = HLTH_LED_Pin;
 800205e:	2302      	movs	r3, #2
 8002060:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002062:	2311      	movs	r3, #17
 8002064:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002066:	2300      	movs	r3, #0
 8002068:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800206a:	2302      	movs	r3, #2
 800206c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(HLTH_LED_GPIO_Port, &GPIO_InitStruct);
 800206e:	f107 0318 	add.w	r3, r7, #24
 8002072:	4619      	mov	r1, r3
 8002074:	4817      	ldr	r0, [pc, #92]	; (80020d4 <MX_GPIO_Init+0x178>)
 8002076:	f001 f9a3 	bl	80033c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ADC_SPI1_CSn_Pin */
  GPIO_InitStruct.Pin = ADC_SPI1_CSn_Pin;
 800207a:	2310      	movs	r3, #16
 800207c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800207e:	2301      	movs	r3, #1
 8002080:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002082:	2300      	movs	r3, #0
 8002084:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002086:	2302      	movs	r3, #2
 8002088:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(ADC_SPI1_CSn_GPIO_Port, &GPIO_InitStruct);
 800208a:	f107 0318 	add.w	r3, r7, #24
 800208e:	4619      	mov	r1, r3
 8002090:	4812      	ldr	r0, [pc, #72]	; (80020dc <MX_GPIO_Init+0x180>)
 8002092:	f001 f995 	bl	80033c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : REV_2_Pin REV_1_Pin REV_0_Pin */
  GPIO_InitStruct.Pin = REV_2_Pin|REV_1_Pin|REV_0_Pin;
 8002096:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800209a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800209c:	2300      	movs	r3, #0
 800209e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a0:	2300      	movs	r3, #0
 80020a2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80020a4:	f107 0318 	add.w	r3, r7, #24
 80020a8:	4619      	mov	r1, r3
 80020aa:	480d      	ldr	r0, [pc, #52]	; (80020e0 <MX_GPIO_Init+0x184>)
 80020ac:	f001 f988 	bl	80033c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ADC_ALRTn_Pin */
  GPIO_InitStruct.Pin = ADC_ALRTn_Pin;
 80020b0:	2308      	movs	r3, #8
 80020b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80020b4:	4b0b      	ldr	r3, [pc, #44]	; (80020e4 <MX_GPIO_Init+0x188>)
 80020b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b8:	2300      	movs	r3, #0
 80020ba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ADC_ALRTn_GPIO_Port, &GPIO_InitStruct);
 80020bc:	f107 0318 	add.w	r3, r7, #24
 80020c0:	4619      	mov	r1, r3
 80020c2:	4806      	ldr	r0, [pc, #24]	; (80020dc <MX_GPIO_Init+0x180>)
 80020c4:	f001 f97c 	bl	80033c0 <HAL_GPIO_Init>

}
 80020c8:	bf00      	nop
 80020ca:	3728      	adds	r7, #40	; 0x28
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bd80      	pop	{r7, pc}
 80020d0:	40021000 	.word	0x40021000
 80020d4:	40011800 	.word	0x40011800
 80020d8:	40010c00 	.word	0x40010c00
 80020dc:	40010800 	.word	0x40010800
 80020e0:	40011400 	.word	0x40011400
 80020e4:	10210000 	.word	0x10210000

080020e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020e8:	b480      	push	{r7}
 80020ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020ec:	b672      	cpsid	i
}
 80020ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80020f0:	e7fe      	b.n	80020f0 <Error_Handler+0x8>
	...

080020f4 <display_oled_init>:
        a = b;                                                                     \
        b = t;                                                                     \
    }
#endif

void display_oled_init ( uint8_t voltage_state, uint8_t w, uint8_t h ) {
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b084      	sub	sp, #16
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	4603      	mov	r3, r0
 80020fc:	71fb      	strb	r3, [r7, #7]
 80020fe:	460b      	mov	r3, r1
 8002100:	71bb      	strb	r3, [r7, #6]
 8002102:	4613      	mov	r3, r2
 8002104:	717b      	strb	r3, [r7, #5]

    oled.screen_width = w;
 8002106:	4a3e      	ldr	r2, [pc, #248]	; (8002200 <display_oled_init+0x10c>)
 8002108:	79bb      	ldrb	r3, [r7, #6]
 800210a:	7013      	strb	r3, [r2, #0]
    oled.screen_height = h;
 800210c:	4a3c      	ldr	r2, [pc, #240]	; (8002200 <display_oled_init+0x10c>)
 800210e:	797b      	ldrb	r3, [r7, #5]
 8002110:	7053      	strb	r3, [r2, #1]

    oled.wrap_text = true;
 8002112:	4b3b      	ldr	r3, [pc, #236]	; (8002200 <display_oled_init+0x10c>)
 8002114:	2201      	movs	r2, #1
 8002116:	711a      	strb	r2, [r3, #4]

    /**
     * Call function to clear the display
     */
    oled_clear();       
 8002118:	f000 f87c 	bl	8002214 <oled_clear>
     */
    static const uint8_t init1[] = {SSD1306_DISPLAYOFF,         // 0xAE
                                            SSD1306_SETDISPLAYCLOCKDIV, // 0xD5
                                            0x80, // the suggested ratio 0x80
                                            SSD1306_SETMULTIPLEX}; // 0xA8
    ssd1306_commandList(init1, sizeof(init1));
 800211c:	2104      	movs	r1, #4
 800211e:	4839      	ldr	r0, [pc, #228]	; (8002204 <display_oled_init+0x110>)
 8002120:	f000 f9c2 	bl	80024a8 <ssd1306_commandList>
    ssd1306_command1(oled.screen_height - 1);
 8002124:	4b36      	ldr	r3, [pc, #216]	; (8002200 <display_oled_init+0x10c>)
 8002126:	785b      	ldrb	r3, [r3, #1]
 8002128:	3b01      	subs	r3, #1
 800212a:	b2db      	uxtb	r3, r3
 800212c:	4618      	mov	r0, r3
 800212e:	f000 f9eb 	bl	8002508 <ssd1306_command1>

    static const uint8_t init2[] = {SSD1306_SETDISPLAYOFFSET, // 0xD3
                                            0x0,                      // no offset
                                            SSD1306_SETSTARTLINE | 0x0, // line #0
                                            SSD1306_CHARGEPUMP};        // 0x8D
    ssd1306_commandList(init2, sizeof(init2));
 8002132:	2104      	movs	r1, #4
 8002134:	4834      	ldr	r0, [pc, #208]	; (8002208 <display_oled_init+0x114>)
 8002136:	f000 f9b7 	bl	80024a8 <ssd1306_commandList>

    ssd1306_command1((voltage_state == SSD1306_EXTERNALVCC) ? 0x10 : 0x14);
 800213a:	79fb      	ldrb	r3, [r7, #7]
 800213c:	2b01      	cmp	r3, #1
 800213e:	d101      	bne.n	8002144 <display_oled_init+0x50>
 8002140:	2310      	movs	r3, #16
 8002142:	e000      	b.n	8002146 <display_oled_init+0x52>
 8002144:	2314      	movs	r3, #20
 8002146:	4618      	mov	r0, r3
 8002148:	f000 f9de 	bl	8002508 <ssd1306_command1>

    static const uint8_t init3[] = {SSD1306_MEMORYMODE, // 0x20
                                            0x00, // 0x0 act like ks0108
                                            SSD1306_SEGREMAP | 0x1,
                                            SSD1306_COMSCANDEC};
    ssd1306_commandList(init3, sizeof(init3));
 800214c:	2104      	movs	r1, #4
 800214e:	482f      	ldr	r0, [pc, #188]	; (800220c <display_oled_init+0x118>)
 8002150:	f000 f9aa 	bl	80024a8 <ssd1306_commandList>

    uint8_t comPins = 0x02;
 8002154:	2302      	movs	r3, #2
 8002156:	73fb      	strb	r3, [r7, #15]
    uint8_t contrast = 0x8F;
 8002158:	238f      	movs	r3, #143	; 0x8f
 800215a:	73bb      	strb	r3, [r7, #14]

    if ((oled.screen_width == 128) && (oled.screen_height == 32)) {
 800215c:	4b28      	ldr	r3, [pc, #160]	; (8002200 <display_oled_init+0x10c>)
 800215e:	781b      	ldrb	r3, [r3, #0]
 8002160:	2b80      	cmp	r3, #128	; 0x80
 8002162:	d108      	bne.n	8002176 <display_oled_init+0x82>
 8002164:	4b26      	ldr	r3, [pc, #152]	; (8002200 <display_oled_init+0x10c>)
 8002166:	785b      	ldrb	r3, [r3, #1]
 8002168:	2b20      	cmp	r3, #32
 800216a:	d104      	bne.n	8002176 <display_oled_init+0x82>
        comPins = 0x02;
 800216c:	2302      	movs	r3, #2
 800216e:	73fb      	strb	r3, [r7, #15]
        contrast = 0x8F;
 8002170:	238f      	movs	r3, #143	; 0x8f
 8002172:	73bb      	strb	r3, [r7, #14]
 8002174:	e022      	b.n	80021bc <display_oled_init+0xc8>
    } else if ((oled.screen_width == 128) && (oled.screen_height == 64)) {
 8002176:	4b22      	ldr	r3, [pc, #136]	; (8002200 <display_oled_init+0x10c>)
 8002178:	781b      	ldrb	r3, [r3, #0]
 800217a:	2b80      	cmp	r3, #128	; 0x80
 800217c:	d10d      	bne.n	800219a <display_oled_init+0xa6>
 800217e:	4b20      	ldr	r3, [pc, #128]	; (8002200 <display_oled_init+0x10c>)
 8002180:	785b      	ldrb	r3, [r3, #1]
 8002182:	2b40      	cmp	r3, #64	; 0x40
 8002184:	d109      	bne.n	800219a <display_oled_init+0xa6>
        comPins = 0x12;
 8002186:	2312      	movs	r3, #18
 8002188:	73fb      	strb	r3, [r7, #15]
        contrast = (voltage_state == SSD1306_EXTERNALVCC) ? 0x9F : 0xCF;
 800218a:	79fb      	ldrb	r3, [r7, #7]
 800218c:	2b01      	cmp	r3, #1
 800218e:	d101      	bne.n	8002194 <display_oled_init+0xa0>
 8002190:	239f      	movs	r3, #159	; 0x9f
 8002192:	e000      	b.n	8002196 <display_oled_init+0xa2>
 8002194:	23cf      	movs	r3, #207	; 0xcf
 8002196:	73bb      	strb	r3, [r7, #14]
 8002198:	e010      	b.n	80021bc <display_oled_init+0xc8>
    } else if ((oled.screen_width == 96) && (oled.screen_height == 16)) {
 800219a:	4b19      	ldr	r3, [pc, #100]	; (8002200 <display_oled_init+0x10c>)
 800219c:	781b      	ldrb	r3, [r3, #0]
 800219e:	2b60      	cmp	r3, #96	; 0x60
 80021a0:	d10c      	bne.n	80021bc <display_oled_init+0xc8>
 80021a2:	4b17      	ldr	r3, [pc, #92]	; (8002200 <display_oled_init+0x10c>)
 80021a4:	785b      	ldrb	r3, [r3, #1]
 80021a6:	2b10      	cmp	r3, #16
 80021a8:	d108      	bne.n	80021bc <display_oled_init+0xc8>
        comPins = 0x2; // ada x12
 80021aa:	2302      	movs	r3, #2
 80021ac:	73fb      	strb	r3, [r7, #15]
        contrast = (voltage_state == SSD1306_EXTERNALVCC) ? 0x10 : 0xAF;
 80021ae:	79fb      	ldrb	r3, [r7, #7]
 80021b0:	2b01      	cmp	r3, #1
 80021b2:	d101      	bne.n	80021b8 <display_oled_init+0xc4>
 80021b4:	2310      	movs	r3, #16
 80021b6:	e000      	b.n	80021ba <display_oled_init+0xc6>
 80021b8:	23af      	movs	r3, #175	; 0xaf
 80021ba:	73bb      	strb	r3, [r7, #14]
    } else {
        // Other screen varieties -- TBD
    }

    ssd1306_command1(SSD1306_SETCOMPINS);
 80021bc:	20da      	movs	r0, #218	; 0xda
 80021be:	f000 f9a3 	bl	8002508 <ssd1306_command1>
    ssd1306_command1(comPins);
 80021c2:	7bfb      	ldrb	r3, [r7, #15]
 80021c4:	4618      	mov	r0, r3
 80021c6:	f000 f99f 	bl	8002508 <ssd1306_command1>
    ssd1306_command1(SSD1306_SETCONTRAST);
 80021ca:	2081      	movs	r0, #129	; 0x81
 80021cc:	f000 f99c 	bl	8002508 <ssd1306_command1>
    ssd1306_command1(contrast);
 80021d0:	7bbb      	ldrb	r3, [r7, #14]
 80021d2:	4618      	mov	r0, r3
 80021d4:	f000 f998 	bl	8002508 <ssd1306_command1>

    ssd1306_command1(SSD1306_SETPRECHARGE); // 0xD9
 80021d8:	20d9      	movs	r0, #217	; 0xd9
 80021da:	f000 f995 	bl	8002508 <ssd1306_command1>
    ssd1306_command1((voltage_state == SSD1306_EXTERNALVCC) ? 0x22 : 0xF1);
 80021de:	79fb      	ldrb	r3, [r7, #7]
 80021e0:	2b01      	cmp	r3, #1
 80021e2:	d101      	bne.n	80021e8 <display_oled_init+0xf4>
 80021e4:	2322      	movs	r3, #34	; 0x22
 80021e6:	e000      	b.n	80021ea <display_oled_init+0xf6>
 80021e8:	23f1      	movs	r3, #241	; 0xf1
 80021ea:	4618      	mov	r0, r3
 80021ec:	f000 f98c 	bl	8002508 <ssd1306_command1>
        0x40,
        SSD1306_DISPLAYALLON_RESUME, // 0xA4
        SSD1306_NORMALDISPLAY,       // 0xA6
        SSD1306_DEACTIVATE_SCROLL,
        SSD1306_DISPLAYON}; // Main screen turn on
    ssd1306_commandList(init5, sizeof(init5));
 80021f0:	2106      	movs	r1, #6
 80021f2:	4807      	ldr	r0, [pc, #28]	; (8002210 <display_oled_init+0x11c>)
 80021f4:	f000 f958 	bl	80024a8 <ssd1306_commandList>
    
}
 80021f8:	bf00      	nop
 80021fa:	3710      	adds	r7, #16
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bd80      	pop	{r7, pc}
 8002200:	20000460 	.word	0x20000460
 8002204:	0800d544 	.word	0x0800d544
 8002208:	0800d548 	.word	0x0800d548
 800220c:	0800d54c 	.word	0x0800d54c
 8002210:	0800d550 	.word	0x0800d550

08002214 <oled_clear>:
    oled.textsize_x = (s_x > 0) ? s_x : 1;
    oled.textsize_y = (s_y > 0) ? s_y : 1;
}


void oled_clear(void) {
 8002214:	b580      	push	{r7, lr}
 8002216:	af00      	add	r7, sp, #0
    memset(oled.screen_buffer, 0, oled.screen_width * ((oled.screen_height + 7) / 8));
 8002218:	4b09      	ldr	r3, [pc, #36]	; (8002240 <oled_clear+0x2c>)
 800221a:	6898      	ldr	r0, [r3, #8]
 800221c:	4b08      	ldr	r3, [pc, #32]	; (8002240 <oled_clear+0x2c>)
 800221e:	781b      	ldrb	r3, [r3, #0]
 8002220:	461a      	mov	r2, r3
 8002222:	4b07      	ldr	r3, [pc, #28]	; (8002240 <oled_clear+0x2c>)
 8002224:	785b      	ldrb	r3, [r3, #1]
 8002226:	3307      	adds	r3, #7
 8002228:	2b00      	cmp	r3, #0
 800222a:	da00      	bge.n	800222e <oled_clear+0x1a>
 800222c:	3307      	adds	r3, #7
 800222e:	10db      	asrs	r3, r3, #3
 8002230:	fb03 f302 	mul.w	r3, r3, r2
 8002234:	461a      	mov	r2, r3
 8002236:	2100      	movs	r1, #0
 8002238:	f008 f86e 	bl	800a318 <memset>
}
 800223c:	bf00      	nop
 800223e:	bd80      	pop	{r7, pc}
 8002240:	20000460 	.word	0x20000460

08002244 <display_oled_drawBitmap>:

void display_oled_drawBitmap(int16_t x, int16_t y, const uint8_t bitmap[],
                              int16_t w, int16_t h, uint16_t color) {
 8002244:	b580      	push	{r7, lr}
 8002246:	b086      	sub	sp, #24
 8002248:	af00      	add	r7, sp, #0
 800224a:	60ba      	str	r2, [r7, #8]
 800224c:	461a      	mov	r2, r3
 800224e:	4603      	mov	r3, r0
 8002250:	81fb      	strh	r3, [r7, #14]
 8002252:	460b      	mov	r3, r1
 8002254:	81bb      	strh	r3, [r7, #12]
 8002256:	4613      	mov	r3, r2
 8002258:	80fb      	strh	r3, [r7, #6]

    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 800225a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800225e:	3307      	adds	r3, #7
 8002260:	2b00      	cmp	r3, #0
 8002262:	da00      	bge.n	8002266 <display_oled_drawBitmap+0x22>
 8002264:	3307      	adds	r3, #7
 8002266:	10db      	asrs	r3, r3, #3
 8002268:	823b      	strh	r3, [r7, #16]
    uint8_t byte = 0;
 800226a:	2300      	movs	r3, #0
 800226c:	75fb      	strb	r3, [r7, #23]

    for (int16_t j = 0; j < h; j++, y++) {
 800226e:	2300      	movs	r3, #0
 8002270:	82bb      	strh	r3, [r7, #20]
 8002272:	e046      	b.n	8002302 <display_oled_drawBitmap+0xbe>
        for (int16_t i = 0; i < w; i++) {
 8002274:	2300      	movs	r3, #0
 8002276:	827b      	strh	r3, [r7, #18]
 8002278:	e031      	b.n	80022de <display_oled_drawBitmap+0x9a>
            if (i & 7)
 800227a:	8a7b      	ldrh	r3, [r7, #18]
 800227c:	f003 0307 	and.w	r3, r3, #7
 8002280:	2b00      	cmp	r3, #0
 8002282:	d003      	beq.n	800228c <display_oled_drawBitmap+0x48>
                byte <<= 1;
 8002284:	7dfb      	ldrb	r3, [r7, #23]
 8002286:	005b      	lsls	r3, r3, #1
 8002288:	75fb      	strb	r3, [r7, #23]
 800228a:	e012      	b.n	80022b2 <display_oled_drawBitmap+0x6e>
            else
                byte = bitmap[j * byteWidth + i / 8];
 800228c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002290:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8002294:	fb02 f203 	mul.w	r2, r2, r3
 8002298:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800229c:	2b00      	cmp	r3, #0
 800229e:	da00      	bge.n	80022a2 <display_oled_drawBitmap+0x5e>
 80022a0:	3307      	adds	r3, #7
 80022a2:	10db      	asrs	r3, r3, #3
 80022a4:	b21b      	sxth	r3, r3
 80022a6:	4413      	add	r3, r2
 80022a8:	461a      	mov	r2, r3
 80022aa:	68bb      	ldr	r3, [r7, #8]
 80022ac:	4413      	add	r3, r2
 80022ae:	781b      	ldrb	r3, [r3, #0]
 80022b0:	75fb      	strb	r3, [r7, #23]
            if (byte & 0x80)
 80022b2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	da0b      	bge.n	80022d2 <display_oled_drawBitmap+0x8e>
                drawPixel(x + i, y, color);
 80022ba:	89fa      	ldrh	r2, [r7, #14]
 80022bc:	8a7b      	ldrh	r3, [r7, #18]
 80022be:	4413      	add	r3, r2
 80022c0:	b29b      	uxth	r3, r3
 80022c2:	b21b      	sxth	r3, r3
 80022c4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80022c6:	b2d2      	uxtb	r2, r2
 80022c8:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 80022cc:	4618      	mov	r0, r3
 80022ce:	f000 f823 	bl	8002318 <drawPixel>
        for (int16_t i = 0; i < w; i++) {
 80022d2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80022d6:	b29b      	uxth	r3, r3
 80022d8:	3301      	adds	r3, #1
 80022da:	b29b      	uxth	r3, r3
 80022dc:	827b      	strh	r3, [r7, #18]
 80022de:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80022e2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80022e6:	429a      	cmp	r2, r3
 80022e8:	dbc7      	blt.n	800227a <display_oled_drawBitmap+0x36>
    for (int16_t j = 0; j < h; j++, y++) {
 80022ea:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80022ee:	b29b      	uxth	r3, r3
 80022f0:	3301      	adds	r3, #1
 80022f2:	b29b      	uxth	r3, r3
 80022f4:	82bb      	strh	r3, [r7, #20]
 80022f6:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80022fa:	b29b      	uxth	r3, r3
 80022fc:	3301      	adds	r3, #1
 80022fe:	b29b      	uxth	r3, r3
 8002300:	81bb      	strh	r3, [r7, #12]
 8002302:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8002306:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800230a:	429a      	cmp	r2, r3
 800230c:	dbb2      	blt.n	8002274 <display_oled_drawBitmap+0x30>
        }
    }
}
 800230e:	bf00      	nop
 8002310:	bf00      	nop
 8002312:	3718      	adds	r7, #24
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}

08002318 <drawPixel>:


bool drawPixel(int16_t x, int16_t y, uint8_t color) {
 8002318:	b490      	push	{r4, r7}
 800231a:	b082      	sub	sp, #8
 800231c:	af00      	add	r7, sp, #0
 800231e:	4603      	mov	r3, r0
 8002320:	80fb      	strh	r3, [r7, #6]
 8002322:	460b      	mov	r3, r1
 8002324:	80bb      	strh	r3, [r7, #4]
 8002326:	4613      	mov	r3, r2
 8002328:	70fb      	strb	r3, [r7, #3]
    
    if ((x >= 0) && (x < oled.screen_width) && (y >= 0) && (y < oled.screen_height)) {
 800232a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800232e:	2b00      	cmp	r3, #0
 8002330:	f2c0 80b1 	blt.w	8002496 <drawPixel+0x17e>
 8002334:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002338:	4a5a      	ldr	r2, [pc, #360]	; (80024a4 <drawPixel+0x18c>)
 800233a:	7812      	ldrb	r2, [r2, #0]
 800233c:	4293      	cmp	r3, r2
 800233e:	f280 80aa 	bge.w	8002496 <drawPixel+0x17e>
 8002342:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002346:	2b00      	cmp	r3, #0
 8002348:	f2c0 80a5 	blt.w	8002496 <drawPixel+0x17e>
 800234c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002350:	4a54      	ldr	r2, [pc, #336]	; (80024a4 <drawPixel+0x18c>)
 8002352:	7852      	ldrb	r2, [r2, #1]
 8002354:	4293      	cmp	r3, r2
 8002356:	f280 809e 	bge.w	8002496 <drawPixel+0x17e>
            // case 1:
            // ssd1306_swap(x, y);
            // x = oled.screen_width - x - 1;
            // break;
            // case 2:
        x = oled.screen_width - x - 1;
 800235a:	4b52      	ldr	r3, [pc, #328]	; (80024a4 <drawPixel+0x18c>)
 800235c:	781b      	ldrb	r3, [r3, #0]
 800235e:	b29a      	uxth	r2, r3
 8002360:	88fb      	ldrh	r3, [r7, #6]
 8002362:	1ad3      	subs	r3, r2, r3
 8002364:	b29b      	uxth	r3, r3
 8002366:	3b01      	subs	r3, #1
 8002368:	b29b      	uxth	r3, r3
 800236a:	80fb      	strh	r3, [r7, #6]
        y = oled.screen_height - y - 1;
 800236c:	4b4d      	ldr	r3, [pc, #308]	; (80024a4 <drawPixel+0x18c>)
 800236e:	785b      	ldrb	r3, [r3, #1]
 8002370:	b29a      	uxth	r2, r3
 8002372:	88bb      	ldrh	r3, [r7, #4]
 8002374:	1ad3      	subs	r3, r2, r3
 8002376:	b29b      	uxth	r3, r3
 8002378:	3b01      	subs	r3, #1
 800237a:	b29b      	uxth	r3, r3
 800237c:	80bb      	strh	r3, [r7, #4]
            // case 3:
            // ssd1306_swap(x, y);
            // y = oled.screen_height - y - 1;
            // break;
        
        switch (color) {
 800237e:	78fb      	ldrb	r3, [r7, #3]
 8002380:	2b02      	cmp	r3, #2
 8002382:	d05c      	beq.n	800243e <drawPixel+0x126>
 8002384:	2b02      	cmp	r3, #2
 8002386:	f300 8084 	bgt.w	8002492 <drawPixel+0x17a>
 800238a:	2b00      	cmp	r3, #0
 800238c:	d02b      	beq.n	80023e6 <drawPixel+0xce>
 800238e:	2b01      	cmp	r3, #1
 8002390:	d17f      	bne.n	8002492 <drawPixel+0x17a>
            case SSD1306_WHITE:
                oled.screen_buffer[x + (y / 8) * oled.screen_width] |= (1 << (y & 7));
 8002392:	4b44      	ldr	r3, [pc, #272]	; (80024a4 <drawPixel+0x18c>)
 8002394:	689a      	ldr	r2, [r3, #8]
 8002396:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 800239a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	da00      	bge.n	80023a4 <drawPixel+0x8c>
 80023a2:	3307      	adds	r3, #7
 80023a4:	10db      	asrs	r3, r3, #3
 80023a6:	b218      	sxth	r0, r3
 80023a8:	4604      	mov	r4, r0
 80023aa:	4b3e      	ldr	r3, [pc, #248]	; (80024a4 <drawPixel+0x18c>)
 80023ac:	781b      	ldrb	r3, [r3, #0]
 80023ae:	fb03 f304 	mul.w	r3, r3, r4
 80023b2:	440b      	add	r3, r1
 80023b4:	4413      	add	r3, r2
 80023b6:	781b      	ldrb	r3, [r3, #0]
 80023b8:	b25a      	sxtb	r2, r3
 80023ba:	88bb      	ldrh	r3, [r7, #4]
 80023bc:	f003 0307 	and.w	r3, r3, #7
 80023c0:	2101      	movs	r1, #1
 80023c2:	fa01 f303 	lsl.w	r3, r1, r3
 80023c6:	b25b      	sxtb	r3, r3
 80023c8:	4313      	orrs	r3, r2
 80023ca:	b25c      	sxtb	r4, r3
 80023cc:	4b35      	ldr	r3, [pc, #212]	; (80024a4 <drawPixel+0x18c>)
 80023ce:	689b      	ldr	r3, [r3, #8]
 80023d0:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 80023d4:	4a33      	ldr	r2, [pc, #204]	; (80024a4 <drawPixel+0x18c>)
 80023d6:	7812      	ldrb	r2, [r2, #0]
 80023d8:	fb02 f200 	mul.w	r2, r2, r0
 80023dc:	440a      	add	r2, r1
 80023de:	4413      	add	r3, r2
 80023e0:	b2e2      	uxtb	r2, r4
 80023e2:	701a      	strb	r2, [r3, #0]
            break;
 80023e4:	e055      	b.n	8002492 <drawPixel+0x17a>
            
            case SSD1306_BLACK:
                oled.screen_buffer[x + (y / 8) * oled.screen_width] &= ~(1 << (y & 7));
 80023e6:	4b2f      	ldr	r3, [pc, #188]	; (80024a4 <drawPixel+0x18c>)
 80023e8:	689a      	ldr	r2, [r3, #8]
 80023ea:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 80023ee:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	da00      	bge.n	80023f8 <drawPixel+0xe0>
 80023f6:	3307      	adds	r3, #7
 80023f8:	10db      	asrs	r3, r3, #3
 80023fa:	b218      	sxth	r0, r3
 80023fc:	4604      	mov	r4, r0
 80023fe:	4b29      	ldr	r3, [pc, #164]	; (80024a4 <drawPixel+0x18c>)
 8002400:	781b      	ldrb	r3, [r3, #0]
 8002402:	fb03 f304 	mul.w	r3, r3, r4
 8002406:	440b      	add	r3, r1
 8002408:	4413      	add	r3, r2
 800240a:	781b      	ldrb	r3, [r3, #0]
 800240c:	b25a      	sxtb	r2, r3
 800240e:	88bb      	ldrh	r3, [r7, #4]
 8002410:	f003 0307 	and.w	r3, r3, #7
 8002414:	2101      	movs	r1, #1
 8002416:	fa01 f303 	lsl.w	r3, r1, r3
 800241a:	b25b      	sxtb	r3, r3
 800241c:	43db      	mvns	r3, r3
 800241e:	b25b      	sxtb	r3, r3
 8002420:	4013      	ands	r3, r2
 8002422:	b25c      	sxtb	r4, r3
 8002424:	4b1f      	ldr	r3, [pc, #124]	; (80024a4 <drawPixel+0x18c>)
 8002426:	689b      	ldr	r3, [r3, #8]
 8002428:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 800242c:	4a1d      	ldr	r2, [pc, #116]	; (80024a4 <drawPixel+0x18c>)
 800242e:	7812      	ldrb	r2, [r2, #0]
 8002430:	fb02 f200 	mul.w	r2, r2, r0
 8002434:	440a      	add	r2, r1
 8002436:	4413      	add	r3, r2
 8002438:	b2e2      	uxtb	r2, r4
 800243a:	701a      	strb	r2, [r3, #0]
            break;
 800243c:	e029      	b.n	8002492 <drawPixel+0x17a>
            
            case SSD1306_INVERSE:
                oled.screen_buffer[x + (y / 8) * oled.screen_width] ^= (1 << (y & 7));
 800243e:	4b19      	ldr	r3, [pc, #100]	; (80024a4 <drawPixel+0x18c>)
 8002440:	689a      	ldr	r2, [r3, #8]
 8002442:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8002446:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800244a:	2b00      	cmp	r3, #0
 800244c:	da00      	bge.n	8002450 <drawPixel+0x138>
 800244e:	3307      	adds	r3, #7
 8002450:	10db      	asrs	r3, r3, #3
 8002452:	b218      	sxth	r0, r3
 8002454:	4604      	mov	r4, r0
 8002456:	4b13      	ldr	r3, [pc, #76]	; (80024a4 <drawPixel+0x18c>)
 8002458:	781b      	ldrb	r3, [r3, #0]
 800245a:	fb03 f304 	mul.w	r3, r3, r4
 800245e:	440b      	add	r3, r1
 8002460:	4413      	add	r3, r2
 8002462:	781b      	ldrb	r3, [r3, #0]
 8002464:	b25a      	sxtb	r2, r3
 8002466:	88bb      	ldrh	r3, [r7, #4]
 8002468:	f003 0307 	and.w	r3, r3, #7
 800246c:	2101      	movs	r1, #1
 800246e:	fa01 f303 	lsl.w	r3, r1, r3
 8002472:	b25b      	sxtb	r3, r3
 8002474:	4053      	eors	r3, r2
 8002476:	b25c      	sxtb	r4, r3
 8002478:	4b0a      	ldr	r3, [pc, #40]	; (80024a4 <drawPixel+0x18c>)
 800247a:	689b      	ldr	r3, [r3, #8]
 800247c:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8002480:	4a08      	ldr	r2, [pc, #32]	; (80024a4 <drawPixel+0x18c>)
 8002482:	7812      	ldrb	r2, [r2, #0]
 8002484:	fb02 f200 	mul.w	r2, r2, r0
 8002488:	440a      	add	r2, r1
 800248a:	4413      	add	r3, r2
 800248c:	b2e2      	uxtb	r2, r4
 800248e:	701a      	strb	r2, [r3, #0]
            break;
 8002490:	bf00      	nop
        }
        return true;
 8002492:	2301      	movs	r3, #1
 8002494:	e000      	b.n	8002498 <drawPixel+0x180>
    }
    else {
        return false;
 8002496:	2300      	movs	r3, #0
    }
}
 8002498:	4618      	mov	r0, r3
 800249a:	3708      	adds	r7, #8
 800249c:	46bd      	mov	sp, r7
 800249e:	bc90      	pop	{r4, r7}
 80024a0:	4770      	bx	lr
 80024a2:	bf00      	nop
 80024a4:	20000460 	.word	0x20000460

080024a8 <ssd1306_commandList>:

void ssd1306_commandList(const uint8_t * command_pointer, uint8_t bytes_to_transmit) {
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b084      	sub	sp, #16
 80024ac:	af02      	add	r7, sp, #8
 80024ae:	6078      	str	r0, [r7, #4]
 80024b0:	460b      	mov	r3, r1
 80024b2:	70fb      	strb	r3, [r7, #3]

    /**
     * Set Co and D/C bit to zero
     */
    if (HAL_I2C_Master_Transmit(&hi2c2, OLED_SCREEN_ADDRESS, (uint8_t *)0x00, 1, 10000) != HAL_OK){
 80024b4:	f242 7310 	movw	r3, #10000	; 0x2710
 80024b8:	9300      	str	r3, [sp, #0]
 80024ba:	2301      	movs	r3, #1
 80024bc:	2200      	movs	r2, #0
 80024be:	213c      	movs	r1, #60	; 0x3c
 80024c0:	4810      	ldr	r0, [pc, #64]	; (8002504 <ssd1306_commandList+0x5c>)
 80024c2:	f001 fa77 	bl	80039b4 <HAL_I2C_Master_Transmit>
 80024c6:	4603      	mov	r3, r0
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d011      	beq.n	80024f0 <ssd1306_commandList+0x48>
        asm("bkpt 255");
 80024cc:	beff      	bkpt	0x00ff
    }

    /**
     * Transmit the array of data
     */
    while(bytes_to_transmit--) {
 80024ce:	e00f      	b.n	80024f0 <ssd1306_commandList+0x48>
        if (HAL_I2C_Master_Transmit(&hi2c2, OLED_SCREEN_ADDRESS, (uint8_t *) command_pointer, 1, 10000) != HAL_OK){
 80024d0:	f242 7310 	movw	r3, #10000	; 0x2710
 80024d4:	9300      	str	r3, [sp, #0]
 80024d6:	2301      	movs	r3, #1
 80024d8:	687a      	ldr	r2, [r7, #4]
 80024da:	213c      	movs	r1, #60	; 0x3c
 80024dc:	4809      	ldr	r0, [pc, #36]	; (8002504 <ssd1306_commandList+0x5c>)
 80024de:	f001 fa69 	bl	80039b4 <HAL_I2C_Master_Transmit>
 80024e2:	4603      	mov	r3, r0
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d000      	beq.n	80024ea <ssd1306_commandList+0x42>
            asm("bkpt 255");
 80024e8:	beff      	bkpt	0x00ff
        }
        command_pointer++;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	3301      	adds	r3, #1
 80024ee:	607b      	str	r3, [r7, #4]
    while(bytes_to_transmit--) {
 80024f0:	78fb      	ldrb	r3, [r7, #3]
 80024f2:	1e5a      	subs	r2, r3, #1
 80024f4:	70fa      	strb	r2, [r7, #3]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d1ea      	bne.n	80024d0 <ssd1306_commandList+0x28>
    }
}
 80024fa:	bf00      	nop
 80024fc:	bf00      	nop
 80024fe:	3708      	adds	r7, #8
 8002500:	46bd      	mov	sp, r7
 8002502:	bd80      	pop	{r7, pc}
 8002504:	200014f8 	.word	0x200014f8

08002508 <ssd1306_command1>:


void ssd1306_command1(uint8_t command) {
 8002508:	b580      	push	{r7, lr}
 800250a:	b084      	sub	sp, #16
 800250c:	af02      	add	r7, sp, #8
 800250e:	4603      	mov	r3, r0
 8002510:	71fb      	strb	r3, [r7, #7]
  
    /**
     * Set Co and D/C bit to zero
     */
    if (HAL_I2C_Master_Transmit(&hi2c2, OLED_SCREEN_ADDRESS, (uint8_t *) 0x00, 1, 10000) != HAL_OK){
 8002512:	f242 7310 	movw	r3, #10000	; 0x2710
 8002516:	9300      	str	r3, [sp, #0]
 8002518:	2301      	movs	r3, #1
 800251a:	2200      	movs	r2, #0
 800251c:	213c      	movs	r1, #60	; 0x3c
 800251e:	480c      	ldr	r0, [pc, #48]	; (8002550 <ssd1306_command1+0x48>)
 8002520:	f001 fa48 	bl	80039b4 <HAL_I2C_Master_Transmit>
 8002524:	4603      	mov	r3, r0
 8002526:	2b00      	cmp	r3, #0
 8002528:	d000      	beq.n	800252c <ssd1306_command1+0x24>
        asm("bkpt 255");        //TODO need to figure out what this does
 800252a:	beff      	bkpt	0x00ff
    }

    /**
     * Transmit the array of data
     */
    if (HAL_I2C_Master_Transmit(&hi2c2, OLED_SCREEN_ADDRESS, (uint8_t *) command, 1, 10000) != HAL_OK){
 800252c:	79fb      	ldrb	r3, [r7, #7]
 800252e:	461a      	mov	r2, r3
 8002530:	f242 7310 	movw	r3, #10000	; 0x2710
 8002534:	9300      	str	r3, [sp, #0]
 8002536:	2301      	movs	r3, #1
 8002538:	213c      	movs	r1, #60	; 0x3c
 800253a:	4805      	ldr	r0, [pc, #20]	; (8002550 <ssd1306_command1+0x48>)
 800253c:	f001 fa3a 	bl	80039b4 <HAL_I2C_Master_Transmit>
 8002540:	4603      	mov	r3, r0
 8002542:	2b00      	cmp	r3, #0
 8002544:	d000      	beq.n	8002548 <ssd1306_command1+0x40>
        asm("bkpt 255");        //TODO need to figure out what this does
 8002546:	beff      	bkpt	0x00ff
    }

}
 8002548:	bf00      	nop
 800254a:	3708      	adds	r7, #8
 800254c:	46bd      	mov	sp, r7
 800254e:	bd80      	pop	{r7, pc}
 8002550:	200014f8 	.word	0x200014f8

08002554 <setFont>:

}

//TODO::: clean up stale code in the following
//TODO::: reference Adafruti_GFX.cpp line 1338
void setFont(GFXfont *f) {
 8002554:	b480      	push	{r7}
 8002556:	b083      	sub	sp, #12
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
    // Switching from new to classic (5x7) font behavior.
    // Move cursor pos up 6 pixels so it's at top-left of char.
    // TODO The following was removed, as it shouldn't be needed
    // oled.cursor_y -= 6;
//   }
    oled.oled_font = f;
 800255c:	4a03      	ldr	r2, [pc, #12]	; (800256c <setFont+0x18>)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	60d3      	str	r3, [r2, #12]
}
 8002562:	bf00      	nop
 8002564:	370c      	adds	r7, #12
 8002566:	46bd      	mov	sp, r7
 8002568:	bc80      	pop	{r7}
 800256a:	4770      	bx	lr
 800256c:	20000460 	.word	0x20000460

08002570 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002570:	b480      	push	{r7}
 8002572:	b085      	sub	sp, #20
 8002574:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002576:	4b15      	ldr	r3, [pc, #84]	; (80025cc <HAL_MspInit+0x5c>)
 8002578:	699b      	ldr	r3, [r3, #24]
 800257a:	4a14      	ldr	r2, [pc, #80]	; (80025cc <HAL_MspInit+0x5c>)
 800257c:	f043 0301 	orr.w	r3, r3, #1
 8002580:	6193      	str	r3, [r2, #24]
 8002582:	4b12      	ldr	r3, [pc, #72]	; (80025cc <HAL_MspInit+0x5c>)
 8002584:	699b      	ldr	r3, [r3, #24]
 8002586:	f003 0301 	and.w	r3, r3, #1
 800258a:	60bb      	str	r3, [r7, #8]
 800258c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800258e:	4b0f      	ldr	r3, [pc, #60]	; (80025cc <HAL_MspInit+0x5c>)
 8002590:	69db      	ldr	r3, [r3, #28]
 8002592:	4a0e      	ldr	r2, [pc, #56]	; (80025cc <HAL_MspInit+0x5c>)
 8002594:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002598:	61d3      	str	r3, [r2, #28]
 800259a:	4b0c      	ldr	r3, [pc, #48]	; (80025cc <HAL_MspInit+0x5c>)
 800259c:	69db      	ldr	r3, [r3, #28]
 800259e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025a2:	607b      	str	r3, [r7, #4]
 80025a4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80025a6:	4b0a      	ldr	r3, [pc, #40]	; (80025d0 <HAL_MspInit+0x60>)
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	60fb      	str	r3, [r7, #12]
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80025b2:	60fb      	str	r3, [r7, #12]
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80025ba:	60fb      	str	r3, [r7, #12]
 80025bc:	4a04      	ldr	r2, [pc, #16]	; (80025d0 <HAL_MspInit+0x60>)
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80025c2:	bf00      	nop
 80025c4:	3714      	adds	r7, #20
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bc80      	pop	{r7}
 80025ca:	4770      	bx	lr
 80025cc:	40021000 	.word	0x40021000
 80025d0:	40010000 	.word	0x40010000

080025d4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b088      	sub	sp, #32
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025dc:	f107 0310 	add.w	r3, r7, #16
 80025e0:	2200      	movs	r2, #0
 80025e2:	601a      	str	r2, [r3, #0]
 80025e4:	605a      	str	r2, [r3, #4]
 80025e6:	609a      	str	r2, [r3, #8]
 80025e8:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	4a14      	ldr	r2, [pc, #80]	; (8002640 <HAL_ADC_MspInit+0x6c>)
 80025f0:	4293      	cmp	r3, r2
 80025f2:	d121      	bne.n	8002638 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80025f4:	4b13      	ldr	r3, [pc, #76]	; (8002644 <HAL_ADC_MspInit+0x70>)
 80025f6:	699b      	ldr	r3, [r3, #24]
 80025f8:	4a12      	ldr	r2, [pc, #72]	; (8002644 <HAL_ADC_MspInit+0x70>)
 80025fa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80025fe:	6193      	str	r3, [r2, #24]
 8002600:	4b10      	ldr	r3, [pc, #64]	; (8002644 <HAL_ADC_MspInit+0x70>)
 8002602:	699b      	ldr	r3, [r3, #24]
 8002604:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002608:	60fb      	str	r3, [r7, #12]
 800260a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800260c:	4b0d      	ldr	r3, [pc, #52]	; (8002644 <HAL_ADC_MspInit+0x70>)
 800260e:	699b      	ldr	r3, [r3, #24]
 8002610:	4a0c      	ldr	r2, [pc, #48]	; (8002644 <HAL_ADC_MspInit+0x70>)
 8002612:	f043 0310 	orr.w	r3, r3, #16
 8002616:	6193      	str	r3, [r2, #24]
 8002618:	4b0a      	ldr	r3, [pc, #40]	; (8002644 <HAL_ADC_MspInit+0x70>)
 800261a:	699b      	ldr	r3, [r3, #24]
 800261c:	f003 0310 	and.w	r3, r3, #16
 8002620:	60bb      	str	r3, [r7, #8]
 8002622:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = IN_FD_V_Pin;
 8002624:	2301      	movs	r3, #1
 8002626:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002628:	2303      	movs	r3, #3
 800262a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(IN_FD_V_GPIO_Port, &GPIO_InitStruct);
 800262c:	f107 0310 	add.w	r3, r7, #16
 8002630:	4619      	mov	r1, r3
 8002632:	4805      	ldr	r0, [pc, #20]	; (8002648 <HAL_ADC_MspInit+0x74>)
 8002634:	f000 fec4 	bl	80033c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002638:	bf00      	nop
 800263a:	3720      	adds	r7, #32
 800263c:	46bd      	mov	sp, r7
 800263e:	bd80      	pop	{r7, pc}
 8002640:	40012400 	.word	0x40012400
 8002644:	40021000 	.word	0x40021000
 8002648:	40011000 	.word	0x40011000

0800264c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b088      	sub	sp, #32
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002654:	f107 0310 	add.w	r3, r7, #16
 8002658:	2200      	movs	r2, #0
 800265a:	601a      	str	r2, [r3, #0]
 800265c:	605a      	str	r2, [r3, #4]
 800265e:	609a      	str	r2, [r3, #8]
 8002660:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4a16      	ldr	r2, [pc, #88]	; (80026c0 <HAL_I2C_MspInit+0x74>)
 8002668:	4293      	cmp	r3, r2
 800266a:	d124      	bne.n	80026b6 <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800266c:	4b15      	ldr	r3, [pc, #84]	; (80026c4 <HAL_I2C_MspInit+0x78>)
 800266e:	699b      	ldr	r3, [r3, #24]
 8002670:	4a14      	ldr	r2, [pc, #80]	; (80026c4 <HAL_I2C_MspInit+0x78>)
 8002672:	f043 0308 	orr.w	r3, r3, #8
 8002676:	6193      	str	r3, [r2, #24]
 8002678:	4b12      	ldr	r3, [pc, #72]	; (80026c4 <HAL_I2C_MspInit+0x78>)
 800267a:	699b      	ldr	r3, [r3, #24]
 800267c:	f003 0308 	and.w	r3, r3, #8
 8002680:	60fb      	str	r3, [r7, #12]
 8002682:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = DISP_I2C2_SCL_Pin|DISP_I2C2_SDA_Pin;
 8002684:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002688:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800268a:	2312      	movs	r3, #18
 800268c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800268e:	2303      	movs	r3, #3
 8002690:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002692:	f107 0310 	add.w	r3, r7, #16
 8002696:	4619      	mov	r1, r3
 8002698:	480b      	ldr	r0, [pc, #44]	; (80026c8 <HAL_I2C_MspInit+0x7c>)
 800269a:	f000 fe91 	bl	80033c0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800269e:	4b09      	ldr	r3, [pc, #36]	; (80026c4 <HAL_I2C_MspInit+0x78>)
 80026a0:	69db      	ldr	r3, [r3, #28]
 80026a2:	4a08      	ldr	r2, [pc, #32]	; (80026c4 <HAL_I2C_MspInit+0x78>)
 80026a4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80026a8:	61d3      	str	r3, [r2, #28]
 80026aa:	4b06      	ldr	r3, [pc, #24]	; (80026c4 <HAL_I2C_MspInit+0x78>)
 80026ac:	69db      	ldr	r3, [r3, #28]
 80026ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80026b2:	60bb      	str	r3, [r7, #8]
 80026b4:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80026b6:	bf00      	nop
 80026b8:	3720      	adds	r7, #32
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}
 80026be:	bf00      	nop
 80026c0:	40005800 	.word	0x40005800
 80026c4:	40021000 	.word	0x40021000
 80026c8:	40010c00 	.word	0x40010c00

080026cc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b08a      	sub	sp, #40	; 0x28
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026d4:	f107 0318 	add.w	r3, r7, #24
 80026d8:	2200      	movs	r2, #0
 80026da:	601a      	str	r2, [r3, #0]
 80026dc:	605a      	str	r2, [r3, #4]
 80026de:	609a      	str	r2, [r3, #8]
 80026e0:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4a37      	ldr	r2, [pc, #220]	; (80027c4 <HAL_SPI_MspInit+0xf8>)
 80026e8:	4293      	cmp	r3, r2
 80026ea:	d130      	bne.n	800274e <HAL_SPI_MspInit+0x82>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80026ec:	4b36      	ldr	r3, [pc, #216]	; (80027c8 <HAL_SPI_MspInit+0xfc>)
 80026ee:	699b      	ldr	r3, [r3, #24]
 80026f0:	4a35      	ldr	r2, [pc, #212]	; (80027c8 <HAL_SPI_MspInit+0xfc>)
 80026f2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80026f6:	6193      	str	r3, [r2, #24]
 80026f8:	4b33      	ldr	r3, [pc, #204]	; (80027c8 <HAL_SPI_MspInit+0xfc>)
 80026fa:	699b      	ldr	r3, [r3, #24]
 80026fc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002700:	617b      	str	r3, [r7, #20]
 8002702:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002704:	4b30      	ldr	r3, [pc, #192]	; (80027c8 <HAL_SPI_MspInit+0xfc>)
 8002706:	699b      	ldr	r3, [r3, #24]
 8002708:	4a2f      	ldr	r2, [pc, #188]	; (80027c8 <HAL_SPI_MspInit+0xfc>)
 800270a:	f043 0304 	orr.w	r3, r3, #4
 800270e:	6193      	str	r3, [r2, #24]
 8002710:	4b2d      	ldr	r3, [pc, #180]	; (80027c8 <HAL_SPI_MspInit+0xfc>)
 8002712:	699b      	ldr	r3, [r3, #24]
 8002714:	f003 0304 	and.w	r3, r3, #4
 8002718:	613b      	str	r3, [r7, #16]
 800271a:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = ADC_SPI1_CLK_Pin|ADC_SPI1_MOSI_Pin;
 800271c:	23a0      	movs	r3, #160	; 0xa0
 800271e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002720:	2302      	movs	r3, #2
 8002722:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002724:	2303      	movs	r3, #3
 8002726:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002728:	f107 0318 	add.w	r3, r7, #24
 800272c:	4619      	mov	r1, r3
 800272e:	4827      	ldr	r0, [pc, #156]	; (80027cc <HAL_SPI_MspInit+0x100>)
 8002730:	f000 fe46 	bl	80033c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ADC_SPI1_MISO_Pin;
 8002734:	2340      	movs	r3, #64	; 0x40
 8002736:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002738:	2300      	movs	r3, #0
 800273a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800273c:	2300      	movs	r3, #0
 800273e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(ADC_SPI1_MISO_GPIO_Port, &GPIO_InitStruct);
 8002740:	f107 0318 	add.w	r3, r7, #24
 8002744:	4619      	mov	r1, r3
 8002746:	4821      	ldr	r0, [pc, #132]	; (80027cc <HAL_SPI_MspInit+0x100>)
 8002748:	f000 fe3a 	bl	80033c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800274c:	e036      	b.n	80027bc <HAL_SPI_MspInit+0xf0>
  else if(hspi->Instance==SPI2)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4a1f      	ldr	r2, [pc, #124]	; (80027d0 <HAL_SPI_MspInit+0x104>)
 8002754:	4293      	cmp	r3, r2
 8002756:	d131      	bne.n	80027bc <HAL_SPI_MspInit+0xf0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002758:	4b1b      	ldr	r3, [pc, #108]	; (80027c8 <HAL_SPI_MspInit+0xfc>)
 800275a:	69db      	ldr	r3, [r3, #28]
 800275c:	4a1a      	ldr	r2, [pc, #104]	; (80027c8 <HAL_SPI_MspInit+0xfc>)
 800275e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002762:	61d3      	str	r3, [r2, #28]
 8002764:	4b18      	ldr	r3, [pc, #96]	; (80027c8 <HAL_SPI_MspInit+0xfc>)
 8002766:	69db      	ldr	r3, [r3, #28]
 8002768:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800276c:	60fb      	str	r3, [r7, #12]
 800276e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002770:	4b15      	ldr	r3, [pc, #84]	; (80027c8 <HAL_SPI_MspInit+0xfc>)
 8002772:	699b      	ldr	r3, [r3, #24]
 8002774:	4a14      	ldr	r2, [pc, #80]	; (80027c8 <HAL_SPI_MspInit+0xfc>)
 8002776:	f043 0308 	orr.w	r3, r3, #8
 800277a:	6193      	str	r3, [r2, #24]
 800277c:	4b12      	ldr	r3, [pc, #72]	; (80027c8 <HAL_SPI_MspInit+0xfc>)
 800277e:	699b      	ldr	r3, [r3, #24]
 8002780:	f003 0308 	and.w	r3, r3, #8
 8002784:	60bb      	str	r3, [r7, #8]
 8002786:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = SD_SPI2_MOSI_Pin|SD_SPI2_CLK_Pin;
 8002788:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 800278c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800278e:	2302      	movs	r3, #2
 8002790:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002792:	2303      	movs	r3, #3
 8002794:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002796:	f107 0318 	add.w	r3, r7, #24
 800279a:	4619      	mov	r1, r3
 800279c:	480d      	ldr	r0, [pc, #52]	; (80027d4 <HAL_SPI_MspInit+0x108>)
 800279e:	f000 fe0f 	bl	80033c0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SD_SPI2_MISO_Pin;
 80027a2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80027a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80027a8:	2300      	movs	r3, #0
 80027aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ac:	2300      	movs	r3, #0
 80027ae:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(SD_SPI2_MISO_GPIO_Port, &GPIO_InitStruct);
 80027b0:	f107 0318 	add.w	r3, r7, #24
 80027b4:	4619      	mov	r1, r3
 80027b6:	4807      	ldr	r0, [pc, #28]	; (80027d4 <HAL_SPI_MspInit+0x108>)
 80027b8:	f000 fe02 	bl	80033c0 <HAL_GPIO_Init>
}
 80027bc:	bf00      	nop
 80027be:	3728      	adds	r7, #40	; 0x28
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bd80      	pop	{r7, pc}
 80027c4:	40013000 	.word	0x40013000
 80027c8:	40021000 	.word	0x40021000
 80027cc:	40010800 	.word	0x40010800
 80027d0:	40003800 	.word	0x40003800
 80027d4:	40010c00 	.word	0x40010c00

080027d8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b084      	sub	sp, #16
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	4a16      	ldr	r2, [pc, #88]	; (8002840 <HAL_TIM_Base_MspInit+0x68>)
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d114      	bne.n	8002814 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80027ea:	4b16      	ldr	r3, [pc, #88]	; (8002844 <HAL_TIM_Base_MspInit+0x6c>)
 80027ec:	699b      	ldr	r3, [r3, #24]
 80027ee:	4a15      	ldr	r2, [pc, #84]	; (8002844 <HAL_TIM_Base_MspInit+0x6c>)
 80027f0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80027f4:	6193      	str	r3, [r2, #24]
 80027f6:	4b13      	ldr	r3, [pc, #76]	; (8002844 <HAL_TIM_Base_MspInit+0x6c>)
 80027f8:	699b      	ldr	r3, [r3, #24]
 80027fa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80027fe:	60fb      	str	r3, [r7, #12]
 8002800:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8002802:	2200      	movs	r2, #0
 8002804:	2100      	movs	r1, #0
 8002806:	201b      	movs	r0, #27
 8002808:	f000 fda3 	bl	8003352 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 800280c:	201b      	movs	r0, #27
 800280e:	f000 fdbc 	bl	800338a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002812:	e010      	b.n	8002836 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM2)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800281c:	d10b      	bne.n	8002836 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800281e:	4b09      	ldr	r3, [pc, #36]	; (8002844 <HAL_TIM_Base_MspInit+0x6c>)
 8002820:	69db      	ldr	r3, [r3, #28]
 8002822:	4a08      	ldr	r2, [pc, #32]	; (8002844 <HAL_TIM_Base_MspInit+0x6c>)
 8002824:	f043 0301 	orr.w	r3, r3, #1
 8002828:	61d3      	str	r3, [r2, #28]
 800282a:	4b06      	ldr	r3, [pc, #24]	; (8002844 <HAL_TIM_Base_MspInit+0x6c>)
 800282c:	69db      	ldr	r3, [r3, #28]
 800282e:	f003 0301 	and.w	r3, r3, #1
 8002832:	60bb      	str	r3, [r7, #8]
 8002834:	68bb      	ldr	r3, [r7, #8]
}
 8002836:	bf00      	nop
 8002838:	3710      	adds	r7, #16
 800283a:	46bd      	mov	sp, r7
 800283c:	bd80      	pop	{r7, pc}
 800283e:	bf00      	nop
 8002840:	40012c00 	.word	0x40012c00
 8002844:	40021000 	.word	0x40021000

08002848 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b088      	sub	sp, #32
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002850:	f107 0310 	add.w	r3, r7, #16
 8002854:	2200      	movs	r2, #0
 8002856:	601a      	str	r2, [r3, #0]
 8002858:	605a      	str	r2, [r3, #4]
 800285a:	609a      	str	r2, [r3, #8]
 800285c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	4a1c      	ldr	r2, [pc, #112]	; (80028d4 <HAL_UART_MspInit+0x8c>)
 8002864:	4293      	cmp	r3, r2
 8002866:	d131      	bne.n	80028cc <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002868:	4b1b      	ldr	r3, [pc, #108]	; (80028d8 <HAL_UART_MspInit+0x90>)
 800286a:	699b      	ldr	r3, [r3, #24]
 800286c:	4a1a      	ldr	r2, [pc, #104]	; (80028d8 <HAL_UART_MspInit+0x90>)
 800286e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002872:	6193      	str	r3, [r2, #24]
 8002874:	4b18      	ldr	r3, [pc, #96]	; (80028d8 <HAL_UART_MspInit+0x90>)
 8002876:	699b      	ldr	r3, [r3, #24]
 8002878:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800287c:	60fb      	str	r3, [r7, #12]
 800287e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002880:	4b15      	ldr	r3, [pc, #84]	; (80028d8 <HAL_UART_MspInit+0x90>)
 8002882:	699b      	ldr	r3, [r3, #24]
 8002884:	4a14      	ldr	r2, [pc, #80]	; (80028d8 <HAL_UART_MspInit+0x90>)
 8002886:	f043 0304 	orr.w	r3, r3, #4
 800288a:	6193      	str	r3, [r2, #24]
 800288c:	4b12      	ldr	r3, [pc, #72]	; (80028d8 <HAL_UART_MspInit+0x90>)
 800288e:	699b      	ldr	r3, [r3, #24]
 8002890:	f003 0304 	and.w	r3, r3, #4
 8002894:	60bb      	str	r3, [r7, #8]
 8002896:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = CONSOLE_TX_Pin;
 8002898:	f44f 7300 	mov.w	r3, #512	; 0x200
 800289c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800289e:	2302      	movs	r3, #2
 80028a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80028a2:	2303      	movs	r3, #3
 80028a4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(CONSOLE_TX_GPIO_Port, &GPIO_InitStruct);
 80028a6:	f107 0310 	add.w	r3, r7, #16
 80028aa:	4619      	mov	r1, r3
 80028ac:	480b      	ldr	r0, [pc, #44]	; (80028dc <HAL_UART_MspInit+0x94>)
 80028ae:	f000 fd87 	bl	80033c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CONSOLE_RXD_Pin;
 80028b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80028b6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80028b8:	2300      	movs	r3, #0
 80028ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028bc:	2300      	movs	r3, #0
 80028be:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(CONSOLE_RXD_GPIO_Port, &GPIO_InitStruct);
 80028c0:	f107 0310 	add.w	r3, r7, #16
 80028c4:	4619      	mov	r1, r3
 80028c6:	4805      	ldr	r0, [pc, #20]	; (80028dc <HAL_UART_MspInit+0x94>)
 80028c8:	f000 fd7a 	bl	80033c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80028cc:	bf00      	nop
 80028ce:	3720      	adds	r7, #32
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bd80      	pop	{r7, pc}
 80028d4:	40013800 	.word	0x40013800
 80028d8:	40021000 	.word	0x40021000
 80028dc:	40010800 	.word	0x40010800

080028e0 <SDTimer_Handler>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
volatile uint8_t FatFsCnt = 0;
volatile uint8_t Timer1, Timer2;

void SDTimer_Handler( void ) {
 80028e0:	b480      	push	{r7}
 80028e2:	af00      	add	r7, sp, #0
	if(Timer1 > 0){
 80028e4:	4b0d      	ldr	r3, [pc, #52]	; (800291c <SDTimer_Handler+0x3c>)
 80028e6:	781b      	ldrb	r3, [r3, #0]
 80028e8:	b2db      	uxtb	r3, r3
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d006      	beq.n	80028fc <SDTimer_Handler+0x1c>
		Timer1--;
 80028ee:	4b0b      	ldr	r3, [pc, #44]	; (800291c <SDTimer_Handler+0x3c>)
 80028f0:	781b      	ldrb	r3, [r3, #0]
 80028f2:	b2db      	uxtb	r3, r3
 80028f4:	3b01      	subs	r3, #1
 80028f6:	b2da      	uxtb	r2, r3
 80028f8:	4b08      	ldr	r3, [pc, #32]	; (800291c <SDTimer_Handler+0x3c>)
 80028fa:	701a      	strb	r2, [r3, #0]
	}
	if (Timer2 > 0){
 80028fc:	4b08      	ldr	r3, [pc, #32]	; (8002920 <SDTimer_Handler+0x40>)
 80028fe:	781b      	ldrb	r3, [r3, #0]
 8002900:	b2db      	uxtb	r3, r3
 8002902:	2b00      	cmp	r3, #0
 8002904:	d006      	beq.n	8002914 <SDTimer_Handler+0x34>
		Timer2--;
 8002906:	4b06      	ldr	r3, [pc, #24]	; (8002920 <SDTimer_Handler+0x40>)
 8002908:	781b      	ldrb	r3, [r3, #0]
 800290a:	b2db      	uxtb	r3, r3
 800290c:	3b01      	subs	r3, #1
 800290e:	b2da      	uxtb	r2, r3
 8002910:	4b03      	ldr	r3, [pc, #12]	; (8002920 <SDTimer_Handler+0x40>)
 8002912:	701a      	strb	r2, [r3, #0]
	}
}
 8002914:	bf00      	nop
 8002916:	46bd      	mov	sp, r7
 8002918:	bc80      	pop	{r7}
 800291a:	4770      	bx	lr
 800291c:	20002751 	.word	0x20002751
 8002920:	20002750 	.word	0x20002750

08002924 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002924:	b480      	push	{r7}
 8002926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002928:	e7fe      	b.n	8002928 <NMI_Handler+0x4>

0800292a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800292a:	b480      	push	{r7}
 800292c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800292e:	e7fe      	b.n	800292e <HardFault_Handler+0x4>

08002930 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002930:	b480      	push	{r7}
 8002932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002934:	e7fe      	b.n	8002934 <MemManage_Handler+0x4>

08002936 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002936:	b480      	push	{r7}
 8002938:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800293a:	e7fe      	b.n	800293a <BusFault_Handler+0x4>

0800293c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800293c:	b480      	push	{r7}
 800293e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002940:	e7fe      	b.n	8002940 <UsageFault_Handler+0x4>

08002942 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002942:	b480      	push	{r7}
 8002944:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002946:	bf00      	nop
 8002948:	46bd      	mov	sp, r7
 800294a:	bc80      	pop	{r7}
 800294c:	4770      	bx	lr

0800294e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800294e:	b480      	push	{r7}
 8002950:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002952:	bf00      	nop
 8002954:	46bd      	mov	sp, r7
 8002956:	bc80      	pop	{r7}
 8002958:	4770      	bx	lr

0800295a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800295a:	b480      	push	{r7}
 800295c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800295e:	bf00      	nop
 8002960:	46bd      	mov	sp, r7
 8002962:	bc80      	pop	{r7}
 8002964:	4770      	bx	lr
	...

08002968 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	FatFsCnt ++;
 800296c:	4b0a      	ldr	r3, [pc, #40]	; (8002998 <SysTick_Handler+0x30>)
 800296e:	781b      	ldrb	r3, [r3, #0]
 8002970:	b2db      	uxtb	r3, r3
 8002972:	3301      	adds	r3, #1
 8002974:	b2da      	uxtb	r2, r3
 8002976:	4b08      	ldr	r3, [pc, #32]	; (8002998 <SysTick_Handler+0x30>)
 8002978:	701a      	strb	r2, [r3, #0]
	if ( FatFsCnt >=  10 )
 800297a:	4b07      	ldr	r3, [pc, #28]	; (8002998 <SysTick_Handler+0x30>)
 800297c:	781b      	ldrb	r3, [r3, #0]
 800297e:	b2db      	uxtb	r3, r3
 8002980:	2b09      	cmp	r3, #9
 8002982:	d904      	bls.n	800298e <SysTick_Handler+0x26>
	{
		FatFsCnt =  0 ;
 8002984:	4b04      	ldr	r3, [pc, #16]	; (8002998 <SysTick_Handler+0x30>)
 8002986:	2200      	movs	r2, #0
 8002988:	701a      	strb	r2, [r3, #0]
		SDTimer_Handler ( ) ;
 800298a:	f7ff ffa9 	bl	80028e0 <SDTimer_Handler>
	}



  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800298e:	f000 f9db 	bl	8002d48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002992:	bf00      	nop
 8002994:	bd80      	pop	{r7, pc}
 8002996:	bf00      	nop
 8002998:	20000222 	.word	0x20000222

0800299c <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */
	time.flag_10ms_tick = true;
 80029a0:	4b25      	ldr	r3, [pc, #148]	; (8002a38 <TIM1_CC_IRQHandler+0x9c>)
 80029a2:	2201      	movs	r2, #1
 80029a4:	70da      	strb	r2, [r3, #3]

		if(time.ticks10ms == 9) {
 80029a6:	4b24      	ldr	r3, [pc, #144]	; (8002a38 <TIM1_CC_IRQHandler+0x9c>)
 80029a8:	781b      	ldrb	r3, [r3, #0]
 80029aa:	2b09      	cmp	r3, #9
 80029ac:	d138      	bne.n	8002a20 <TIM1_CC_IRQHandler+0x84>
		  time.ticks10ms = 0;
 80029ae:	4b22      	ldr	r3, [pc, #136]	; (8002a38 <TIM1_CC_IRQHandler+0x9c>)
 80029b0:	2200      	movs	r2, #0
 80029b2:	701a      	strb	r2, [r3, #0]
		  time.flag_100ms_tick = true;
 80029b4:	4b20      	ldr	r3, [pc, #128]	; (8002a38 <TIM1_CC_IRQHandler+0x9c>)
 80029b6:	2201      	movs	r2, #1
 80029b8:	711a      	strb	r2, [r3, #4]
			if(time.led_fast_blink)
 80029ba:	4b1f      	ldr	r3, [pc, #124]	; (8002a38 <TIM1_CC_IRQHandler+0x9c>)
 80029bc:	799b      	ldrb	r3, [r3, #6]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d003      	beq.n	80029ca <TIM1_CC_IRQHandler+0x2e>
				HAL_GPIO_TogglePin(HLTH_LED_GPIO_Port, HLTH_LED_Pin);                     // Toggle the LED if not locked and fast blink is enabled
 80029c2:	2102      	movs	r1, #2
 80029c4:	481d      	ldr	r0, [pc, #116]	; (8002a3c <TIM1_CC_IRQHandler+0xa0>)
 80029c6:	f000 fe97 	bl	80036f8 <HAL_GPIO_TogglePin>
			if(time.ticks100ms == 4) {
 80029ca:	4b1b      	ldr	r3, [pc, #108]	; (8002a38 <TIM1_CC_IRQHandler+0x9c>)
 80029cc:	785b      	ldrb	r3, [r3, #1]
 80029ce:	2b04      	cmp	r3, #4
 80029d0:	d11f      	bne.n	8002a12 <TIM1_CC_IRQHandler+0x76>
				time.ticks100ms = 0;
 80029d2:	4b19      	ldr	r3, [pc, #100]	; (8002a38 <TIM1_CC_IRQHandler+0x9c>)
 80029d4:	2200      	movs	r2, #0
 80029d6:	705a      	strb	r2, [r3, #1]
				time.flag_500ms_tick = true;
 80029d8:	4b17      	ldr	r3, [pc, #92]	; (8002a38 <TIM1_CC_IRQHandler+0x9c>)
 80029da:	2201      	movs	r2, #1
 80029dc:	715a      	strb	r2, [r3, #5]
				if(!time.led_fast_blink)
 80029de:	4b16      	ldr	r3, [pc, #88]	; (8002a38 <TIM1_CC_IRQHandler+0x9c>)
 80029e0:	799b      	ldrb	r3, [r3, #6]
 80029e2:	f083 0301 	eor.w	r3, r3, #1
 80029e6:	b2db      	uxtb	r3, r3
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d003      	beq.n	80029f4 <TIM1_CC_IRQHandler+0x58>
					HAL_GPIO_TogglePin(HLTH_LED_GPIO_Port, HLTH_LED_Pin);
 80029ec:	2102      	movs	r1, #2
 80029ee:	4813      	ldr	r0, [pc, #76]	; (8002a3c <TIM1_CC_IRQHandler+0xa0>)
 80029f0:	f000 fe82 	bl	80036f8 <HAL_GPIO_TogglePin>
				if(time.ticks500ms == 119)										// One minute worth of half seconds
 80029f4:	4b10      	ldr	r3, [pc, #64]	; (8002a38 <TIM1_CC_IRQHandler+0x9c>)
 80029f6:	789b      	ldrb	r3, [r3, #2]
 80029f8:	2b77      	cmp	r3, #119	; 0x77
 80029fa:	d103      	bne.n	8002a04 <TIM1_CC_IRQHandler+0x68>
					time.ticks500ms = 0;
 80029fc:	4b0e      	ldr	r3, [pc, #56]	; (8002a38 <TIM1_CC_IRQHandler+0x9c>)
 80029fe:	2200      	movs	r2, #0
 8002a00:	709a      	strb	r2, [r3, #2]
 8002a02:	e013      	b.n	8002a2c <TIM1_CC_IRQHandler+0x90>
				else
					time.ticks500ms += 1;
 8002a04:	4b0c      	ldr	r3, [pc, #48]	; (8002a38 <TIM1_CC_IRQHandler+0x9c>)
 8002a06:	789b      	ldrb	r3, [r3, #2]
 8002a08:	3301      	adds	r3, #1
 8002a0a:	b2da      	uxtb	r2, r3
 8002a0c:	4b0a      	ldr	r3, [pc, #40]	; (8002a38 <TIM1_CC_IRQHandler+0x9c>)
 8002a0e:	709a      	strb	r2, [r3, #2]
 8002a10:	e00c      	b.n	8002a2c <TIM1_CC_IRQHandler+0x90>
			}
			else {
				 time.ticks100ms += 1;
 8002a12:	4b09      	ldr	r3, [pc, #36]	; (8002a38 <TIM1_CC_IRQHandler+0x9c>)
 8002a14:	785b      	ldrb	r3, [r3, #1]
 8002a16:	3301      	adds	r3, #1
 8002a18:	b2da      	uxtb	r2, r3
 8002a1a:	4b07      	ldr	r3, [pc, #28]	; (8002a38 <TIM1_CC_IRQHandler+0x9c>)
 8002a1c:	705a      	strb	r2, [r3, #1]
 8002a1e:	e005      	b.n	8002a2c <TIM1_CC_IRQHandler+0x90>
			}
		}
		else {
			time.ticks10ms += 1;
 8002a20:	4b05      	ldr	r3, [pc, #20]	; (8002a38 <TIM1_CC_IRQHandler+0x9c>)
 8002a22:	781b      	ldrb	r3, [r3, #0]
 8002a24:	3301      	adds	r3, #1
 8002a26:	b2da      	uxtb	r2, r3
 8002a28:	4b03      	ldr	r3, [pc, #12]	; (8002a38 <TIM1_CC_IRQHandler+0x9c>)
 8002a2a:	701a      	strb	r2, [r3, #0]
		}

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002a2c:	4804      	ldr	r0, [pc, #16]	; (8002a40 <TIM1_CC_IRQHandler+0xa4>)
 8002a2e:	f002 fe3f 	bl	80056b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8002a32:	bf00      	nop
 8002a34:	bd80      	pop	{r7, pc}
 8002a36:	bf00      	nop
 8002a38:	2000160c 	.word	0x2000160c
 8002a3c:	40011800 	.word	0x40011800
 8002a40:	200015c4 	.word	0x200015c4

08002a44 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002a44:	b480      	push	{r7}
 8002a46:	af00      	add	r7, sp, #0
	return 1;
 8002a48:	2301      	movs	r3, #1
}
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bc80      	pop	{r7}
 8002a50:	4770      	bx	lr

08002a52 <_kill>:

int _kill(int pid, int sig)
{
 8002a52:	b580      	push	{r7, lr}
 8002a54:	b082      	sub	sp, #8
 8002a56:	af00      	add	r7, sp, #0
 8002a58:	6078      	str	r0, [r7, #4]
 8002a5a:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002a5c:	f007 fc32 	bl	800a2c4 <__errno>
 8002a60:	4603      	mov	r3, r0
 8002a62:	2216      	movs	r2, #22
 8002a64:	601a      	str	r2, [r3, #0]
	return -1;
 8002a66:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	3708      	adds	r7, #8
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd80      	pop	{r7, pc}

08002a72 <_exit>:

void _exit (int status)
{
 8002a72:	b580      	push	{r7, lr}
 8002a74:	b082      	sub	sp, #8
 8002a76:	af00      	add	r7, sp, #0
 8002a78:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002a7a:	f04f 31ff 	mov.w	r1, #4294967295
 8002a7e:	6878      	ldr	r0, [r7, #4]
 8002a80:	f7ff ffe7 	bl	8002a52 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002a84:	e7fe      	b.n	8002a84 <_exit+0x12>

08002a86 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002a86:	b580      	push	{r7, lr}
 8002a88:	b086      	sub	sp, #24
 8002a8a:	af00      	add	r7, sp, #0
 8002a8c:	60f8      	str	r0, [r7, #12]
 8002a8e:	60b9      	str	r1, [r7, #8]
 8002a90:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a92:	2300      	movs	r3, #0
 8002a94:	617b      	str	r3, [r7, #20]
 8002a96:	e00a      	b.n	8002aae <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002a98:	f3af 8000 	nop.w
 8002a9c:	4601      	mov	r1, r0
 8002a9e:	68bb      	ldr	r3, [r7, #8]
 8002aa0:	1c5a      	adds	r2, r3, #1
 8002aa2:	60ba      	str	r2, [r7, #8]
 8002aa4:	b2ca      	uxtb	r2, r1
 8002aa6:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002aa8:	697b      	ldr	r3, [r7, #20]
 8002aaa:	3301      	adds	r3, #1
 8002aac:	617b      	str	r3, [r7, #20]
 8002aae:	697a      	ldr	r2, [r7, #20]
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	429a      	cmp	r2, r3
 8002ab4:	dbf0      	blt.n	8002a98 <_read+0x12>
	}

return len;
 8002ab6:	687b      	ldr	r3, [r7, #4]
}
 8002ab8:	4618      	mov	r0, r3
 8002aba:	3718      	adds	r7, #24
 8002abc:	46bd      	mov	sp, r7
 8002abe:	bd80      	pop	{r7, pc}

08002ac0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b086      	sub	sp, #24
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	60f8      	str	r0, [r7, #12]
 8002ac8:	60b9      	str	r1, [r7, #8]
 8002aca:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002acc:	2300      	movs	r3, #0
 8002ace:	617b      	str	r3, [r7, #20]
 8002ad0:	e009      	b.n	8002ae6 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002ad2:	68bb      	ldr	r3, [r7, #8]
 8002ad4:	1c5a      	adds	r2, r3, #1
 8002ad6:	60ba      	str	r2, [r7, #8]
 8002ad8:	781b      	ldrb	r3, [r3, #0]
 8002ada:	4618      	mov	r0, r3
 8002adc:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ae0:	697b      	ldr	r3, [r7, #20]
 8002ae2:	3301      	adds	r3, #1
 8002ae4:	617b      	str	r3, [r7, #20]
 8002ae6:	697a      	ldr	r2, [r7, #20]
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	429a      	cmp	r2, r3
 8002aec:	dbf1      	blt.n	8002ad2 <_write+0x12>
	}
	return len;
 8002aee:	687b      	ldr	r3, [r7, #4]
}
 8002af0:	4618      	mov	r0, r3
 8002af2:	3718      	adds	r7, #24
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bd80      	pop	{r7, pc}

08002af8 <_close>:

int _close(int file)
{
 8002af8:	b480      	push	{r7}
 8002afa:	b083      	sub	sp, #12
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
	return -1;
 8002b00:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b04:	4618      	mov	r0, r3
 8002b06:	370c      	adds	r7, #12
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bc80      	pop	{r7}
 8002b0c:	4770      	bx	lr

08002b0e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002b0e:	b480      	push	{r7}
 8002b10:	b083      	sub	sp, #12
 8002b12:	af00      	add	r7, sp, #0
 8002b14:	6078      	str	r0, [r7, #4]
 8002b16:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002b1e:	605a      	str	r2, [r3, #4]
	return 0;
 8002b20:	2300      	movs	r3, #0
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	370c      	adds	r7, #12
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bc80      	pop	{r7}
 8002b2a:	4770      	bx	lr

08002b2c <_isatty>:

int _isatty(int file)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b083      	sub	sp, #12
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
	return 1;
 8002b34:	2301      	movs	r3, #1
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	370c      	adds	r7, #12
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bc80      	pop	{r7}
 8002b3e:	4770      	bx	lr

08002b40 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002b40:	b480      	push	{r7}
 8002b42:	b085      	sub	sp, #20
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	60f8      	str	r0, [r7, #12]
 8002b48:	60b9      	str	r1, [r7, #8]
 8002b4a:	607a      	str	r2, [r7, #4]
	return 0;
 8002b4c:	2300      	movs	r3, #0
}
 8002b4e:	4618      	mov	r0, r3
 8002b50:	3714      	adds	r7, #20
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bc80      	pop	{r7}
 8002b56:	4770      	bx	lr

08002b58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b086      	sub	sp, #24
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b60:	4a14      	ldr	r2, [pc, #80]	; (8002bb4 <_sbrk+0x5c>)
 8002b62:	4b15      	ldr	r3, [pc, #84]	; (8002bb8 <_sbrk+0x60>)
 8002b64:	1ad3      	subs	r3, r2, r3
 8002b66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b68:	697b      	ldr	r3, [r7, #20]
 8002b6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b6c:	4b13      	ldr	r3, [pc, #76]	; (8002bbc <_sbrk+0x64>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d102      	bne.n	8002b7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b74:	4b11      	ldr	r3, [pc, #68]	; (8002bbc <_sbrk+0x64>)
 8002b76:	4a12      	ldr	r2, [pc, #72]	; (8002bc0 <_sbrk+0x68>)
 8002b78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b7a:	4b10      	ldr	r3, [pc, #64]	; (8002bbc <_sbrk+0x64>)
 8002b7c:	681a      	ldr	r2, [r3, #0]
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	4413      	add	r3, r2
 8002b82:	693a      	ldr	r2, [r7, #16]
 8002b84:	429a      	cmp	r2, r3
 8002b86:	d207      	bcs.n	8002b98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b88:	f007 fb9c 	bl	800a2c4 <__errno>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	220c      	movs	r2, #12
 8002b90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b92:	f04f 33ff 	mov.w	r3, #4294967295
 8002b96:	e009      	b.n	8002bac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b98:	4b08      	ldr	r3, [pc, #32]	; (8002bbc <_sbrk+0x64>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b9e:	4b07      	ldr	r3, [pc, #28]	; (8002bbc <_sbrk+0x64>)
 8002ba0:	681a      	ldr	r2, [r3, #0]
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	4413      	add	r3, r2
 8002ba6:	4a05      	ldr	r2, [pc, #20]	; (8002bbc <_sbrk+0x64>)
 8002ba8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002baa:	68fb      	ldr	r3, [r7, #12]
}
 8002bac:	4618      	mov	r0, r3
 8002bae:	3718      	adds	r7, #24
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	bd80      	pop	{r7, pc}
 8002bb4:	20010000 	.word	0x20010000
 8002bb8:	00000400 	.word	0x00000400
 8002bbc:	20000224 	.word	0x20000224
 8002bc0:	200047d0 	.word	0x200047d0

08002bc4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002bc8:	bf00      	nop
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bc80      	pop	{r7}
 8002bce:	4770      	bx	lr

08002bd0 <blocking_us_delay>:
 *  Created on: Nov 12, 2021
 *      Author: C. Guenther
 */
#include "timer.h"

void blocking_us_delay (uint16_t us) {
 8002bd0:	b480      	push	{r7}
 8002bd2:	b083      	sub	sp, #12
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim2,0);    // set the counter value a 0
 8002bda:	4b08      	ldr	r3, [pc, #32]	; (8002bfc <blocking_us_delay+0x2c>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	2200      	movs	r2, #0
 8002be0:	625a      	str	r2, [r3, #36]	; 0x24
    while (__HAL_TIM_GET_COUNTER(&htim2) < us);  // wait for the counter to reach the us input in the parameter
 8002be2:	bf00      	nop
 8002be4:	4b05      	ldr	r3, [pc, #20]	; (8002bfc <blocking_us_delay+0x2c>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002bea:	88fb      	ldrh	r3, [r7, #6]
 8002bec:	429a      	cmp	r2, r3
 8002bee:	d3f9      	bcc.n	8002be4 <blocking_us_delay+0x14>
}
 8002bf0:	bf00      	nop
 8002bf2:	bf00      	nop
 8002bf4:	370c      	adds	r7, #12
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bc80      	pop	{r7}
 8002bfa:	4770      	bx	lr
 8002bfc:	20001670 	.word	0x20001670

08002c00 <print_string>:
    else if(action == CR) {
        HAL_UART_Transmit(&huart1, (uint8_t *) '\r', (uint16_t) 0x01, HAL_MAX_DELAY);
    }
}

void print_string(const char * s, uint8_t action) {
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b082      	sub	sp, #8
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
 8002c08:	460b      	mov	r3, r1
 8002c0a:	70fb      	strb	r3, [r7, #3]

    while(*s != '\0') {
 8002c0c:	e009      	b.n	8002c22 <print_string+0x22>
        HAL_UART_Transmit(&huart1, (uint8_t *) s, (uint16_t) 0x01, HAL_MAX_DELAY);
 8002c0e:	f04f 33ff 	mov.w	r3, #4294967295
 8002c12:	2201      	movs	r2, #1
 8002c14:	6879      	ldr	r1, [r7, #4]
 8002c16:	4815      	ldr	r0, [pc, #84]	; (8002c6c <print_string+0x6c>)
 8002c18:	f003 fb3c 	bl	8006294 <HAL_UART_Transmit>
        s++;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	3301      	adds	r3, #1
 8002c20:	607b      	str	r3, [r7, #4]
    while(*s != '\0') {
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	781b      	ldrb	r3, [r3, #0]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d1f1      	bne.n	8002c0e <print_string+0xe>
    }

    /* CHECK TO SEE IF THE USER WISHES TO CREATE A NEW LINE */
    if(action == LF) {
 8002c2a:	78fb      	ldrb	r3, [r7, #3]
 8002c2c:	2b01      	cmp	r3, #1
 8002c2e:	d10e      	bne.n	8002c4e <print_string+0x4e>
        HAL_UART_Transmit(&huart1,(uint8_t *) '\r', (uint16_t) 0x01, HAL_MAX_DELAY);
 8002c30:	f04f 33ff 	mov.w	r3, #4294967295
 8002c34:	2201      	movs	r2, #1
 8002c36:	210d      	movs	r1, #13
 8002c38:	480c      	ldr	r0, [pc, #48]	; (8002c6c <print_string+0x6c>)
 8002c3a:	f003 fb2b 	bl	8006294 <HAL_UART_Transmit>
        HAL_UART_Transmit(&huart1, (uint8_t *) '\n', (uint16_t) 0x01, HAL_MAX_DELAY);
 8002c3e:	f04f 33ff 	mov.w	r3, #4294967295
 8002c42:	2201      	movs	r2, #1
 8002c44:	210a      	movs	r1, #10
 8002c46:	4809      	ldr	r0, [pc, #36]	; (8002c6c <print_string+0x6c>)
 8002c48:	f003 fb24 	bl	8006294 <HAL_UART_Transmit>
    }
    else if(action == CR) {
        HAL_UART_Transmit(&huart1, (uint8_t *) '\r', (uint16_t) 0x01, HAL_MAX_DELAY);
    }

}
 8002c4c:	e009      	b.n	8002c62 <print_string+0x62>
    else if(action == CR) {
 8002c4e:	78fb      	ldrb	r3, [r7, #3]
 8002c50:	2b02      	cmp	r3, #2
 8002c52:	d106      	bne.n	8002c62 <print_string+0x62>
        HAL_UART_Transmit(&huart1, (uint8_t *) '\r', (uint16_t) 0x01, HAL_MAX_DELAY);
 8002c54:	f04f 33ff 	mov.w	r3, #4294967295
 8002c58:	2201      	movs	r2, #1
 8002c5a:	210d      	movs	r1, #13
 8002c5c:	4803      	ldr	r0, [pc, #12]	; (8002c6c <print_string+0x6c>)
 8002c5e:	f003 fb19 	bl	8006294 <HAL_UART_Transmit>
}
 8002c62:	bf00      	nop
 8002c64:	3708      	adds	r7, #8
 8002c66:	46bd      	mov	sp, r7
 8002c68:	bd80      	pop	{r7, pc}
 8002c6a:	bf00      	nop
 8002c6c:	20001580 	.word	0x20001580

08002c70 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002c70:	480c      	ldr	r0, [pc, #48]	; (8002ca4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002c72:	490d      	ldr	r1, [pc, #52]	; (8002ca8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002c74:	4a0d      	ldr	r2, [pc, #52]	; (8002cac <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002c76:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c78:	e002      	b.n	8002c80 <LoopCopyDataInit>

08002c7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c7e:	3304      	adds	r3, #4

08002c80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c84:	d3f9      	bcc.n	8002c7a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c86:	4a0a      	ldr	r2, [pc, #40]	; (8002cb0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002c88:	4c0a      	ldr	r4, [pc, #40]	; (8002cb4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002c8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c8c:	e001      	b.n	8002c92 <LoopFillZerobss>

08002c8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c90:	3204      	adds	r2, #4

08002c92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c94:	d3fb      	bcc.n	8002c8e <FillZerobss>
/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002c96:	f7ff ff95 	bl	8002bc4 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8002c9a:	f007 fb19 	bl	800a2d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002c9e:	f7fe fde3 	bl	8001868 <main>
  bx lr
 8002ca2:	4770      	bx	lr
  ldr r0, =_sdata
 8002ca4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002ca8:	20000204 	.word	0x20000204
  ldr r2, =_sidata
 8002cac:	0800deb4 	.word	0x0800deb4
  ldr r2, =_sbss
 8002cb0:	20000204 	.word	0x20000204
  ldr r4, =_ebss
 8002cb4:	200047cc 	.word	0x200047cc

08002cb8 <ADC1_2_IRQHandler>:
 * @retval None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002cb8:	e7fe      	b.n	8002cb8 <ADC1_2_IRQHandler>
	...

08002cbc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002cc0:	4b08      	ldr	r3, [pc, #32]	; (8002ce4 <HAL_Init+0x28>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a07      	ldr	r2, [pc, #28]	; (8002ce4 <HAL_Init+0x28>)
 8002cc6:	f043 0310 	orr.w	r3, r3, #16
 8002cca:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ccc:	2003      	movs	r0, #3
 8002cce:	f000 fb35 	bl	800333c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002cd2:	2000      	movs	r0, #0
 8002cd4:	f000 f808 	bl	8002ce8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002cd8:	f7ff fc4a 	bl	8002570 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002cdc:	2300      	movs	r3, #0
}
 8002cde:	4618      	mov	r0, r3
 8002ce0:	bd80      	pop	{r7, pc}
 8002ce2:	bf00      	nop
 8002ce4:	40022000 	.word	0x40022000

08002ce8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b082      	sub	sp, #8
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002cf0:	4b12      	ldr	r3, [pc, #72]	; (8002d3c <HAL_InitTick+0x54>)
 8002cf2:	681a      	ldr	r2, [r3, #0]
 8002cf4:	4b12      	ldr	r3, [pc, #72]	; (8002d40 <HAL_InitTick+0x58>)
 8002cf6:	781b      	ldrb	r3, [r3, #0]
 8002cf8:	4619      	mov	r1, r3
 8002cfa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002cfe:	fbb3 f3f1 	udiv	r3, r3, r1
 8002d02:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d06:	4618      	mov	r0, r3
 8002d08:	f000 fb4d 	bl	80033a6 <HAL_SYSTICK_Config>
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d001      	beq.n	8002d16 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002d12:	2301      	movs	r3, #1
 8002d14:	e00e      	b.n	8002d34 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2b0f      	cmp	r3, #15
 8002d1a:	d80a      	bhi.n	8002d32 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	6879      	ldr	r1, [r7, #4]
 8002d20:	f04f 30ff 	mov.w	r0, #4294967295
 8002d24:	f000 fb15 	bl	8003352 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002d28:	4a06      	ldr	r2, [pc, #24]	; (8002d44 <HAL_InitTick+0x5c>)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002d2e:	2300      	movs	r3, #0
 8002d30:	e000      	b.n	8002d34 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002d32:	2301      	movs	r3, #1
}
 8002d34:	4618      	mov	r0, r3
 8002d36:	3708      	adds	r7, #8
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	bd80      	pop	{r7, pc}
 8002d3c:	20000014 	.word	0x20000014
 8002d40:	2000001c 	.word	0x2000001c
 8002d44:	20000018 	.word	0x20000018

08002d48 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002d4c:	4b05      	ldr	r3, [pc, #20]	; (8002d64 <HAL_IncTick+0x1c>)
 8002d4e:	781b      	ldrb	r3, [r3, #0]
 8002d50:	461a      	mov	r2, r3
 8002d52:	4b05      	ldr	r3, [pc, #20]	; (8002d68 <HAL_IncTick+0x20>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	4413      	add	r3, r2
 8002d58:	4a03      	ldr	r2, [pc, #12]	; (8002d68 <HAL_IncTick+0x20>)
 8002d5a:	6013      	str	r3, [r2, #0]
}
 8002d5c:	bf00      	nop
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	bc80      	pop	{r7}
 8002d62:	4770      	bx	lr
 8002d64:	2000001c 	.word	0x2000001c
 8002d68:	20002754 	.word	0x20002754

08002d6c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	af00      	add	r7, sp, #0
  return uwTick;
 8002d70:	4b02      	ldr	r3, [pc, #8]	; (8002d7c <HAL_GetTick+0x10>)
 8002d72:	681b      	ldr	r3, [r3, #0]
}
 8002d74:	4618      	mov	r0, r3
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bc80      	pop	{r7}
 8002d7a:	4770      	bx	lr
 8002d7c:	20002754 	.word	0x20002754

08002d80 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b086      	sub	sp, #24
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002d90:	2300      	movs	r3, #0
 8002d92:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002d94:	2300      	movs	r3, #0
 8002d96:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d101      	bne.n	8002da2 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002d9e:	2301      	movs	r3, #1
 8002da0:	e0be      	b.n	8002f20 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	689b      	ldr	r3, [r3, #8]
 8002da6:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d109      	bne.n	8002dc4 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2200      	movs	r2, #0
 8002db4:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2200      	movs	r2, #0
 8002dba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002dbe:	6878      	ldr	r0, [r7, #4]
 8002dc0:	f7ff fc08 	bl	80025d4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002dc4:	6878      	ldr	r0, [r7, #4]
 8002dc6:	f000 f9ab 	bl	8003120 <ADC_ConversionStop_Disable>
 8002dca:	4603      	mov	r3, r0
 8002dcc:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dd2:	f003 0310 	and.w	r3, r3, #16
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	f040 8099 	bne.w	8002f0e <HAL_ADC_Init+0x18e>
 8002ddc:	7dfb      	ldrb	r3, [r7, #23]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	f040 8095 	bne.w	8002f0e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002de8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002dec:	f023 0302 	bic.w	r3, r3, #2
 8002df0:	f043 0202 	orr.w	r2, r3, #2
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002e00:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	7b1b      	ldrb	r3, [r3, #12]
 8002e06:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002e08:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002e0a:	68ba      	ldr	r2, [r7, #8]
 8002e0c:	4313      	orrs	r3, r2
 8002e0e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	689b      	ldr	r3, [r3, #8]
 8002e14:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002e18:	d003      	beq.n	8002e22 <HAL_ADC_Init+0xa2>
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	689b      	ldr	r3, [r3, #8]
 8002e1e:	2b01      	cmp	r3, #1
 8002e20:	d102      	bne.n	8002e28 <HAL_ADC_Init+0xa8>
 8002e22:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002e26:	e000      	b.n	8002e2a <HAL_ADC_Init+0xaa>
 8002e28:	2300      	movs	r3, #0
 8002e2a:	693a      	ldr	r2, [r7, #16]
 8002e2c:	4313      	orrs	r3, r2
 8002e2e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	7d1b      	ldrb	r3, [r3, #20]
 8002e34:	2b01      	cmp	r3, #1
 8002e36:	d119      	bne.n	8002e6c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	7b1b      	ldrb	r3, [r3, #12]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d109      	bne.n	8002e54 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	699b      	ldr	r3, [r3, #24]
 8002e44:	3b01      	subs	r3, #1
 8002e46:	035a      	lsls	r2, r3, #13
 8002e48:	693b      	ldr	r3, [r7, #16]
 8002e4a:	4313      	orrs	r3, r2
 8002e4c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002e50:	613b      	str	r3, [r7, #16]
 8002e52:	e00b      	b.n	8002e6c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e58:	f043 0220 	orr.w	r2, r3, #32
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e64:	f043 0201 	orr.w	r2, r3, #1
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	693a      	ldr	r2, [r7, #16]
 8002e7c:	430a      	orrs	r2, r1
 8002e7e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	689a      	ldr	r2, [r3, #8]
 8002e86:	4b28      	ldr	r3, [pc, #160]	; (8002f28 <HAL_ADC_Init+0x1a8>)
 8002e88:	4013      	ands	r3, r2
 8002e8a:	687a      	ldr	r2, [r7, #4]
 8002e8c:	6812      	ldr	r2, [r2, #0]
 8002e8e:	68b9      	ldr	r1, [r7, #8]
 8002e90:	430b      	orrs	r3, r1
 8002e92:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	689b      	ldr	r3, [r3, #8]
 8002e98:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002e9c:	d003      	beq.n	8002ea6 <HAL_ADC_Init+0x126>
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	689b      	ldr	r3, [r3, #8]
 8002ea2:	2b01      	cmp	r3, #1
 8002ea4:	d104      	bne.n	8002eb0 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	691b      	ldr	r3, [r3, #16]
 8002eaa:	3b01      	subs	r3, #1
 8002eac:	051b      	lsls	r3, r3, #20
 8002eae:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eb6:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	68fa      	ldr	r2, [r7, #12]
 8002ec0:	430a      	orrs	r2, r1
 8002ec2:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	689a      	ldr	r2, [r3, #8]
 8002eca:	4b18      	ldr	r3, [pc, #96]	; (8002f2c <HAL_ADC_Init+0x1ac>)
 8002ecc:	4013      	ands	r3, r2
 8002ece:	68ba      	ldr	r2, [r7, #8]
 8002ed0:	429a      	cmp	r2, r3
 8002ed2:	d10b      	bne.n	8002eec <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ede:	f023 0303 	bic.w	r3, r3, #3
 8002ee2:	f043 0201 	orr.w	r2, r3, #1
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002eea:	e018      	b.n	8002f1e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ef0:	f023 0312 	bic.w	r3, r3, #18
 8002ef4:	f043 0210 	orr.w	r2, r3, #16
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f00:	f043 0201 	orr.w	r2, r3, #1
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002f08:	2301      	movs	r3, #1
 8002f0a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002f0c:	e007      	b.n	8002f1e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f12:	f043 0210 	orr.w	r2, r3, #16
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002f1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f20:	4618      	mov	r0, r3
 8002f22:	3718      	adds	r7, #24
 8002f24:	46bd      	mov	sp, r7
 8002f26:	bd80      	pop	{r7, pc}
 8002f28:	ffe1f7fd 	.word	0xffe1f7fd
 8002f2c:	ff1f0efe 	.word	0xff1f0efe

08002f30 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002f30:	b480      	push	{r7}
 8002f32:	b085      	sub	sp, #20
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
 8002f38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002f3e:	2300      	movs	r3, #0
 8002f40:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002f48:	2b01      	cmp	r3, #1
 8002f4a:	d101      	bne.n	8002f50 <HAL_ADC_ConfigChannel+0x20>
 8002f4c:	2302      	movs	r3, #2
 8002f4e:	e0dc      	b.n	800310a <HAL_ADC_ConfigChannel+0x1da>
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2201      	movs	r2, #1
 8002f54:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	2b06      	cmp	r3, #6
 8002f5e:	d81c      	bhi.n	8002f9a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	685a      	ldr	r2, [r3, #4]
 8002f6a:	4613      	mov	r3, r2
 8002f6c:	009b      	lsls	r3, r3, #2
 8002f6e:	4413      	add	r3, r2
 8002f70:	3b05      	subs	r3, #5
 8002f72:	221f      	movs	r2, #31
 8002f74:	fa02 f303 	lsl.w	r3, r2, r3
 8002f78:	43db      	mvns	r3, r3
 8002f7a:	4019      	ands	r1, r3
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	6818      	ldr	r0, [r3, #0]
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	685a      	ldr	r2, [r3, #4]
 8002f84:	4613      	mov	r3, r2
 8002f86:	009b      	lsls	r3, r3, #2
 8002f88:	4413      	add	r3, r2
 8002f8a:	3b05      	subs	r3, #5
 8002f8c:	fa00 f203 	lsl.w	r2, r0, r3
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	430a      	orrs	r2, r1
 8002f96:	635a      	str	r2, [r3, #52]	; 0x34
 8002f98:	e03c      	b.n	8003014 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	2b0c      	cmp	r3, #12
 8002fa0:	d81c      	bhi.n	8002fdc <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	685a      	ldr	r2, [r3, #4]
 8002fac:	4613      	mov	r3, r2
 8002fae:	009b      	lsls	r3, r3, #2
 8002fb0:	4413      	add	r3, r2
 8002fb2:	3b23      	subs	r3, #35	; 0x23
 8002fb4:	221f      	movs	r2, #31
 8002fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002fba:	43db      	mvns	r3, r3
 8002fbc:	4019      	ands	r1, r3
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	6818      	ldr	r0, [r3, #0]
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	685a      	ldr	r2, [r3, #4]
 8002fc6:	4613      	mov	r3, r2
 8002fc8:	009b      	lsls	r3, r3, #2
 8002fca:	4413      	add	r3, r2
 8002fcc:	3b23      	subs	r3, #35	; 0x23
 8002fce:	fa00 f203 	lsl.w	r2, r0, r3
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	430a      	orrs	r2, r1
 8002fd8:	631a      	str	r2, [r3, #48]	; 0x30
 8002fda:	e01b      	b.n	8003014 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	685a      	ldr	r2, [r3, #4]
 8002fe6:	4613      	mov	r3, r2
 8002fe8:	009b      	lsls	r3, r3, #2
 8002fea:	4413      	add	r3, r2
 8002fec:	3b41      	subs	r3, #65	; 0x41
 8002fee:	221f      	movs	r2, #31
 8002ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff4:	43db      	mvns	r3, r3
 8002ff6:	4019      	ands	r1, r3
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	6818      	ldr	r0, [r3, #0]
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	685a      	ldr	r2, [r3, #4]
 8003000:	4613      	mov	r3, r2
 8003002:	009b      	lsls	r3, r3, #2
 8003004:	4413      	add	r3, r2
 8003006:	3b41      	subs	r3, #65	; 0x41
 8003008:	fa00 f203 	lsl.w	r2, r0, r3
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	430a      	orrs	r2, r1
 8003012:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	2b09      	cmp	r3, #9
 800301a:	d91c      	bls.n	8003056 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	68d9      	ldr	r1, [r3, #12]
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	681a      	ldr	r2, [r3, #0]
 8003026:	4613      	mov	r3, r2
 8003028:	005b      	lsls	r3, r3, #1
 800302a:	4413      	add	r3, r2
 800302c:	3b1e      	subs	r3, #30
 800302e:	2207      	movs	r2, #7
 8003030:	fa02 f303 	lsl.w	r3, r2, r3
 8003034:	43db      	mvns	r3, r3
 8003036:	4019      	ands	r1, r3
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	6898      	ldr	r0, [r3, #8]
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	681a      	ldr	r2, [r3, #0]
 8003040:	4613      	mov	r3, r2
 8003042:	005b      	lsls	r3, r3, #1
 8003044:	4413      	add	r3, r2
 8003046:	3b1e      	subs	r3, #30
 8003048:	fa00 f203 	lsl.w	r2, r0, r3
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	430a      	orrs	r2, r1
 8003052:	60da      	str	r2, [r3, #12]
 8003054:	e019      	b.n	800308a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	6919      	ldr	r1, [r3, #16]
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	681a      	ldr	r2, [r3, #0]
 8003060:	4613      	mov	r3, r2
 8003062:	005b      	lsls	r3, r3, #1
 8003064:	4413      	add	r3, r2
 8003066:	2207      	movs	r2, #7
 8003068:	fa02 f303 	lsl.w	r3, r2, r3
 800306c:	43db      	mvns	r3, r3
 800306e:	4019      	ands	r1, r3
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	6898      	ldr	r0, [r3, #8]
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	681a      	ldr	r2, [r3, #0]
 8003078:	4613      	mov	r3, r2
 800307a:	005b      	lsls	r3, r3, #1
 800307c:	4413      	add	r3, r2
 800307e:	fa00 f203 	lsl.w	r2, r0, r3
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	430a      	orrs	r2, r1
 8003088:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	2b10      	cmp	r3, #16
 8003090:	d003      	beq.n	800309a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003096:	2b11      	cmp	r3, #17
 8003098:	d132      	bne.n	8003100 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	4a1d      	ldr	r2, [pc, #116]	; (8003114 <HAL_ADC_ConfigChannel+0x1e4>)
 80030a0:	4293      	cmp	r3, r2
 80030a2:	d125      	bne.n	80030f0 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	689b      	ldr	r3, [r3, #8]
 80030aa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d126      	bne.n	8003100 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	689a      	ldr	r2, [r3, #8]
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80030c0:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	2b10      	cmp	r3, #16
 80030c8:	d11a      	bne.n	8003100 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80030ca:	4b13      	ldr	r3, [pc, #76]	; (8003118 <HAL_ADC_ConfigChannel+0x1e8>)
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4a13      	ldr	r2, [pc, #76]	; (800311c <HAL_ADC_ConfigChannel+0x1ec>)
 80030d0:	fba2 2303 	umull	r2, r3, r2, r3
 80030d4:	0c9a      	lsrs	r2, r3, #18
 80030d6:	4613      	mov	r3, r2
 80030d8:	009b      	lsls	r3, r3, #2
 80030da:	4413      	add	r3, r2
 80030dc:	005b      	lsls	r3, r3, #1
 80030de:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80030e0:	e002      	b.n	80030e8 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80030e2:	68bb      	ldr	r3, [r7, #8]
 80030e4:	3b01      	subs	r3, #1
 80030e6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d1f9      	bne.n	80030e2 <HAL_ADC_ConfigChannel+0x1b2>
 80030ee:	e007      	b.n	8003100 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030f4:	f043 0220 	orr.w	r2, r3, #32
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80030fc:	2301      	movs	r3, #1
 80030fe:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2200      	movs	r2, #0
 8003104:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003108:	7bfb      	ldrb	r3, [r7, #15]
}
 800310a:	4618      	mov	r0, r3
 800310c:	3714      	adds	r7, #20
 800310e:	46bd      	mov	sp, r7
 8003110:	bc80      	pop	{r7}
 8003112:	4770      	bx	lr
 8003114:	40012400 	.word	0x40012400
 8003118:	20000014 	.word	0x20000014
 800311c:	431bde83 	.word	0x431bde83

08003120 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b084      	sub	sp, #16
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003128:	2300      	movs	r3, #0
 800312a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	689b      	ldr	r3, [r3, #8]
 8003132:	f003 0301 	and.w	r3, r3, #1
 8003136:	2b01      	cmp	r3, #1
 8003138:	d12e      	bne.n	8003198 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	689a      	ldr	r2, [r3, #8]
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f022 0201 	bic.w	r2, r2, #1
 8003148:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800314a:	f7ff fe0f 	bl	8002d6c <HAL_GetTick>
 800314e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003150:	e01b      	b.n	800318a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003152:	f7ff fe0b 	bl	8002d6c <HAL_GetTick>
 8003156:	4602      	mov	r2, r0
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	1ad3      	subs	r3, r2, r3
 800315c:	2b02      	cmp	r3, #2
 800315e:	d914      	bls.n	800318a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	689b      	ldr	r3, [r3, #8]
 8003166:	f003 0301 	and.w	r3, r3, #1
 800316a:	2b01      	cmp	r3, #1
 800316c:	d10d      	bne.n	800318a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003172:	f043 0210 	orr.w	r2, r3, #16
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800317e:	f043 0201 	orr.w	r2, r3, #1
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8003186:	2301      	movs	r3, #1
 8003188:	e007      	b.n	800319a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	689b      	ldr	r3, [r3, #8]
 8003190:	f003 0301 	and.w	r3, r3, #1
 8003194:	2b01      	cmp	r3, #1
 8003196:	d0dc      	beq.n	8003152 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003198:	2300      	movs	r3, #0
}
 800319a:	4618      	mov	r0, r3
 800319c:	3710      	adds	r7, #16
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}
	...

080031a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031a4:	b480      	push	{r7}
 80031a6:	b085      	sub	sp, #20
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	f003 0307 	and.w	r3, r3, #7
 80031b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80031b4:	4b0c      	ldr	r3, [pc, #48]	; (80031e8 <__NVIC_SetPriorityGrouping+0x44>)
 80031b6:	68db      	ldr	r3, [r3, #12]
 80031b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80031ba:	68ba      	ldr	r2, [r7, #8]
 80031bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80031c0:	4013      	ands	r3, r2
 80031c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80031c8:	68bb      	ldr	r3, [r7, #8]
 80031ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80031cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80031d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80031d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80031d6:	4a04      	ldr	r2, [pc, #16]	; (80031e8 <__NVIC_SetPriorityGrouping+0x44>)
 80031d8:	68bb      	ldr	r3, [r7, #8]
 80031da:	60d3      	str	r3, [r2, #12]
}
 80031dc:	bf00      	nop
 80031de:	3714      	adds	r7, #20
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bc80      	pop	{r7}
 80031e4:	4770      	bx	lr
 80031e6:	bf00      	nop
 80031e8:	e000ed00 	.word	0xe000ed00

080031ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80031ec:	b480      	push	{r7}
 80031ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80031f0:	4b04      	ldr	r3, [pc, #16]	; (8003204 <__NVIC_GetPriorityGrouping+0x18>)
 80031f2:	68db      	ldr	r3, [r3, #12]
 80031f4:	0a1b      	lsrs	r3, r3, #8
 80031f6:	f003 0307 	and.w	r3, r3, #7
}
 80031fa:	4618      	mov	r0, r3
 80031fc:	46bd      	mov	sp, r7
 80031fe:	bc80      	pop	{r7}
 8003200:	4770      	bx	lr
 8003202:	bf00      	nop
 8003204:	e000ed00 	.word	0xe000ed00

08003208 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003208:	b480      	push	{r7}
 800320a:	b083      	sub	sp, #12
 800320c:	af00      	add	r7, sp, #0
 800320e:	4603      	mov	r3, r0
 8003210:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003212:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003216:	2b00      	cmp	r3, #0
 8003218:	db0b      	blt.n	8003232 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800321a:	79fb      	ldrb	r3, [r7, #7]
 800321c:	f003 021f 	and.w	r2, r3, #31
 8003220:	4906      	ldr	r1, [pc, #24]	; (800323c <__NVIC_EnableIRQ+0x34>)
 8003222:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003226:	095b      	lsrs	r3, r3, #5
 8003228:	2001      	movs	r0, #1
 800322a:	fa00 f202 	lsl.w	r2, r0, r2
 800322e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003232:	bf00      	nop
 8003234:	370c      	adds	r7, #12
 8003236:	46bd      	mov	sp, r7
 8003238:	bc80      	pop	{r7}
 800323a:	4770      	bx	lr
 800323c:	e000e100 	.word	0xe000e100

08003240 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003240:	b480      	push	{r7}
 8003242:	b083      	sub	sp, #12
 8003244:	af00      	add	r7, sp, #0
 8003246:	4603      	mov	r3, r0
 8003248:	6039      	str	r1, [r7, #0]
 800324a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800324c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003250:	2b00      	cmp	r3, #0
 8003252:	db0a      	blt.n	800326a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	b2da      	uxtb	r2, r3
 8003258:	490c      	ldr	r1, [pc, #48]	; (800328c <__NVIC_SetPriority+0x4c>)
 800325a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800325e:	0112      	lsls	r2, r2, #4
 8003260:	b2d2      	uxtb	r2, r2
 8003262:	440b      	add	r3, r1
 8003264:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003268:	e00a      	b.n	8003280 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	b2da      	uxtb	r2, r3
 800326e:	4908      	ldr	r1, [pc, #32]	; (8003290 <__NVIC_SetPriority+0x50>)
 8003270:	79fb      	ldrb	r3, [r7, #7]
 8003272:	f003 030f 	and.w	r3, r3, #15
 8003276:	3b04      	subs	r3, #4
 8003278:	0112      	lsls	r2, r2, #4
 800327a:	b2d2      	uxtb	r2, r2
 800327c:	440b      	add	r3, r1
 800327e:	761a      	strb	r2, [r3, #24]
}
 8003280:	bf00      	nop
 8003282:	370c      	adds	r7, #12
 8003284:	46bd      	mov	sp, r7
 8003286:	bc80      	pop	{r7}
 8003288:	4770      	bx	lr
 800328a:	bf00      	nop
 800328c:	e000e100 	.word	0xe000e100
 8003290:	e000ed00 	.word	0xe000ed00

08003294 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003294:	b480      	push	{r7}
 8003296:	b089      	sub	sp, #36	; 0x24
 8003298:	af00      	add	r7, sp, #0
 800329a:	60f8      	str	r0, [r7, #12]
 800329c:	60b9      	str	r1, [r7, #8]
 800329e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	f003 0307 	and.w	r3, r3, #7
 80032a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80032a8:	69fb      	ldr	r3, [r7, #28]
 80032aa:	f1c3 0307 	rsb	r3, r3, #7
 80032ae:	2b04      	cmp	r3, #4
 80032b0:	bf28      	it	cs
 80032b2:	2304      	movcs	r3, #4
 80032b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80032b6:	69fb      	ldr	r3, [r7, #28]
 80032b8:	3304      	adds	r3, #4
 80032ba:	2b06      	cmp	r3, #6
 80032bc:	d902      	bls.n	80032c4 <NVIC_EncodePriority+0x30>
 80032be:	69fb      	ldr	r3, [r7, #28]
 80032c0:	3b03      	subs	r3, #3
 80032c2:	e000      	b.n	80032c6 <NVIC_EncodePriority+0x32>
 80032c4:	2300      	movs	r3, #0
 80032c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032c8:	f04f 32ff 	mov.w	r2, #4294967295
 80032cc:	69bb      	ldr	r3, [r7, #24]
 80032ce:	fa02 f303 	lsl.w	r3, r2, r3
 80032d2:	43da      	mvns	r2, r3
 80032d4:	68bb      	ldr	r3, [r7, #8]
 80032d6:	401a      	ands	r2, r3
 80032d8:	697b      	ldr	r3, [r7, #20]
 80032da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80032dc:	f04f 31ff 	mov.w	r1, #4294967295
 80032e0:	697b      	ldr	r3, [r7, #20]
 80032e2:	fa01 f303 	lsl.w	r3, r1, r3
 80032e6:	43d9      	mvns	r1, r3
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032ec:	4313      	orrs	r3, r2
         );
}
 80032ee:	4618      	mov	r0, r3
 80032f0:	3724      	adds	r7, #36	; 0x24
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bc80      	pop	{r7}
 80032f6:	4770      	bx	lr

080032f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b082      	sub	sp, #8
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	3b01      	subs	r3, #1
 8003304:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003308:	d301      	bcc.n	800330e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800330a:	2301      	movs	r3, #1
 800330c:	e00f      	b.n	800332e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800330e:	4a0a      	ldr	r2, [pc, #40]	; (8003338 <SysTick_Config+0x40>)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	3b01      	subs	r3, #1
 8003314:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003316:	210f      	movs	r1, #15
 8003318:	f04f 30ff 	mov.w	r0, #4294967295
 800331c:	f7ff ff90 	bl	8003240 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003320:	4b05      	ldr	r3, [pc, #20]	; (8003338 <SysTick_Config+0x40>)
 8003322:	2200      	movs	r2, #0
 8003324:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003326:	4b04      	ldr	r3, [pc, #16]	; (8003338 <SysTick_Config+0x40>)
 8003328:	2207      	movs	r2, #7
 800332a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800332c:	2300      	movs	r3, #0
}
 800332e:	4618      	mov	r0, r3
 8003330:	3708      	adds	r7, #8
 8003332:	46bd      	mov	sp, r7
 8003334:	bd80      	pop	{r7, pc}
 8003336:	bf00      	nop
 8003338:	e000e010 	.word	0xe000e010

0800333c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b082      	sub	sp, #8
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003344:	6878      	ldr	r0, [r7, #4]
 8003346:	f7ff ff2d 	bl	80031a4 <__NVIC_SetPriorityGrouping>
}
 800334a:	bf00      	nop
 800334c:	3708      	adds	r7, #8
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}

08003352 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003352:	b580      	push	{r7, lr}
 8003354:	b086      	sub	sp, #24
 8003356:	af00      	add	r7, sp, #0
 8003358:	4603      	mov	r3, r0
 800335a:	60b9      	str	r1, [r7, #8]
 800335c:	607a      	str	r2, [r7, #4]
 800335e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003360:	2300      	movs	r3, #0
 8003362:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003364:	f7ff ff42 	bl	80031ec <__NVIC_GetPriorityGrouping>
 8003368:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800336a:	687a      	ldr	r2, [r7, #4]
 800336c:	68b9      	ldr	r1, [r7, #8]
 800336e:	6978      	ldr	r0, [r7, #20]
 8003370:	f7ff ff90 	bl	8003294 <NVIC_EncodePriority>
 8003374:	4602      	mov	r2, r0
 8003376:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800337a:	4611      	mov	r1, r2
 800337c:	4618      	mov	r0, r3
 800337e:	f7ff ff5f 	bl	8003240 <__NVIC_SetPriority>
}
 8003382:	bf00      	nop
 8003384:	3718      	adds	r7, #24
 8003386:	46bd      	mov	sp, r7
 8003388:	bd80      	pop	{r7, pc}

0800338a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800338a:	b580      	push	{r7, lr}
 800338c:	b082      	sub	sp, #8
 800338e:	af00      	add	r7, sp, #0
 8003390:	4603      	mov	r3, r0
 8003392:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003394:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003398:	4618      	mov	r0, r3
 800339a:	f7ff ff35 	bl	8003208 <__NVIC_EnableIRQ>
}
 800339e:	bf00      	nop
 80033a0:	3708      	adds	r7, #8
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bd80      	pop	{r7, pc}

080033a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80033a6:	b580      	push	{r7, lr}
 80033a8:	b082      	sub	sp, #8
 80033aa:	af00      	add	r7, sp, #0
 80033ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80033ae:	6878      	ldr	r0, [r7, #4]
 80033b0:	f7ff ffa2 	bl	80032f8 <SysTick_Config>
 80033b4:	4603      	mov	r3, r0
}
 80033b6:	4618      	mov	r0, r3
 80033b8:	3708      	adds	r7, #8
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bd80      	pop	{r7, pc}
	...

080033c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80033c0:	b480      	push	{r7}
 80033c2:	b08b      	sub	sp, #44	; 0x2c
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
 80033c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80033ca:	2300      	movs	r3, #0
 80033cc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80033ce:	2300      	movs	r3, #0
 80033d0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80033d2:	e169      	b.n	80036a8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80033d4:	2201      	movs	r2, #1
 80033d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033d8:	fa02 f303 	lsl.w	r3, r2, r3
 80033dc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	69fa      	ldr	r2, [r7, #28]
 80033e4:	4013      	ands	r3, r2
 80033e6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80033e8:	69ba      	ldr	r2, [r7, #24]
 80033ea:	69fb      	ldr	r3, [r7, #28]
 80033ec:	429a      	cmp	r2, r3
 80033ee:	f040 8158 	bne.w	80036a2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	685b      	ldr	r3, [r3, #4]
 80033f6:	4a9a      	ldr	r2, [pc, #616]	; (8003660 <HAL_GPIO_Init+0x2a0>)
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d05e      	beq.n	80034ba <HAL_GPIO_Init+0xfa>
 80033fc:	4a98      	ldr	r2, [pc, #608]	; (8003660 <HAL_GPIO_Init+0x2a0>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d875      	bhi.n	80034ee <HAL_GPIO_Init+0x12e>
 8003402:	4a98      	ldr	r2, [pc, #608]	; (8003664 <HAL_GPIO_Init+0x2a4>)
 8003404:	4293      	cmp	r3, r2
 8003406:	d058      	beq.n	80034ba <HAL_GPIO_Init+0xfa>
 8003408:	4a96      	ldr	r2, [pc, #600]	; (8003664 <HAL_GPIO_Init+0x2a4>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d86f      	bhi.n	80034ee <HAL_GPIO_Init+0x12e>
 800340e:	4a96      	ldr	r2, [pc, #600]	; (8003668 <HAL_GPIO_Init+0x2a8>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d052      	beq.n	80034ba <HAL_GPIO_Init+0xfa>
 8003414:	4a94      	ldr	r2, [pc, #592]	; (8003668 <HAL_GPIO_Init+0x2a8>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d869      	bhi.n	80034ee <HAL_GPIO_Init+0x12e>
 800341a:	4a94      	ldr	r2, [pc, #592]	; (800366c <HAL_GPIO_Init+0x2ac>)
 800341c:	4293      	cmp	r3, r2
 800341e:	d04c      	beq.n	80034ba <HAL_GPIO_Init+0xfa>
 8003420:	4a92      	ldr	r2, [pc, #584]	; (800366c <HAL_GPIO_Init+0x2ac>)
 8003422:	4293      	cmp	r3, r2
 8003424:	d863      	bhi.n	80034ee <HAL_GPIO_Init+0x12e>
 8003426:	4a92      	ldr	r2, [pc, #584]	; (8003670 <HAL_GPIO_Init+0x2b0>)
 8003428:	4293      	cmp	r3, r2
 800342a:	d046      	beq.n	80034ba <HAL_GPIO_Init+0xfa>
 800342c:	4a90      	ldr	r2, [pc, #576]	; (8003670 <HAL_GPIO_Init+0x2b0>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d85d      	bhi.n	80034ee <HAL_GPIO_Init+0x12e>
 8003432:	2b12      	cmp	r3, #18
 8003434:	d82a      	bhi.n	800348c <HAL_GPIO_Init+0xcc>
 8003436:	2b12      	cmp	r3, #18
 8003438:	d859      	bhi.n	80034ee <HAL_GPIO_Init+0x12e>
 800343a:	a201      	add	r2, pc, #4	; (adr r2, 8003440 <HAL_GPIO_Init+0x80>)
 800343c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003440:	080034bb 	.word	0x080034bb
 8003444:	08003495 	.word	0x08003495
 8003448:	080034a7 	.word	0x080034a7
 800344c:	080034e9 	.word	0x080034e9
 8003450:	080034ef 	.word	0x080034ef
 8003454:	080034ef 	.word	0x080034ef
 8003458:	080034ef 	.word	0x080034ef
 800345c:	080034ef 	.word	0x080034ef
 8003460:	080034ef 	.word	0x080034ef
 8003464:	080034ef 	.word	0x080034ef
 8003468:	080034ef 	.word	0x080034ef
 800346c:	080034ef 	.word	0x080034ef
 8003470:	080034ef 	.word	0x080034ef
 8003474:	080034ef 	.word	0x080034ef
 8003478:	080034ef 	.word	0x080034ef
 800347c:	080034ef 	.word	0x080034ef
 8003480:	080034ef 	.word	0x080034ef
 8003484:	0800349d 	.word	0x0800349d
 8003488:	080034b1 	.word	0x080034b1
 800348c:	4a79      	ldr	r2, [pc, #484]	; (8003674 <HAL_GPIO_Init+0x2b4>)
 800348e:	4293      	cmp	r3, r2
 8003490:	d013      	beq.n	80034ba <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003492:	e02c      	b.n	80034ee <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	68db      	ldr	r3, [r3, #12]
 8003498:	623b      	str	r3, [r7, #32]
          break;
 800349a:	e029      	b.n	80034f0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	68db      	ldr	r3, [r3, #12]
 80034a0:	3304      	adds	r3, #4
 80034a2:	623b      	str	r3, [r7, #32]
          break;
 80034a4:	e024      	b.n	80034f0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	68db      	ldr	r3, [r3, #12]
 80034aa:	3308      	adds	r3, #8
 80034ac:	623b      	str	r3, [r7, #32]
          break;
 80034ae:	e01f      	b.n	80034f0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	68db      	ldr	r3, [r3, #12]
 80034b4:	330c      	adds	r3, #12
 80034b6:	623b      	str	r3, [r7, #32]
          break;
 80034b8:	e01a      	b.n	80034f0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	689b      	ldr	r3, [r3, #8]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d102      	bne.n	80034c8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80034c2:	2304      	movs	r3, #4
 80034c4:	623b      	str	r3, [r7, #32]
          break;
 80034c6:	e013      	b.n	80034f0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	689b      	ldr	r3, [r3, #8]
 80034cc:	2b01      	cmp	r3, #1
 80034ce:	d105      	bne.n	80034dc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80034d0:	2308      	movs	r3, #8
 80034d2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	69fa      	ldr	r2, [r7, #28]
 80034d8:	611a      	str	r2, [r3, #16]
          break;
 80034da:	e009      	b.n	80034f0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80034dc:	2308      	movs	r3, #8
 80034de:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	69fa      	ldr	r2, [r7, #28]
 80034e4:	615a      	str	r2, [r3, #20]
          break;
 80034e6:	e003      	b.n	80034f0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80034e8:	2300      	movs	r3, #0
 80034ea:	623b      	str	r3, [r7, #32]
          break;
 80034ec:	e000      	b.n	80034f0 <HAL_GPIO_Init+0x130>
          break;
 80034ee:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80034f0:	69bb      	ldr	r3, [r7, #24]
 80034f2:	2bff      	cmp	r3, #255	; 0xff
 80034f4:	d801      	bhi.n	80034fa <HAL_GPIO_Init+0x13a>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	e001      	b.n	80034fe <HAL_GPIO_Init+0x13e>
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	3304      	adds	r3, #4
 80034fe:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003500:	69bb      	ldr	r3, [r7, #24]
 8003502:	2bff      	cmp	r3, #255	; 0xff
 8003504:	d802      	bhi.n	800350c <HAL_GPIO_Init+0x14c>
 8003506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003508:	009b      	lsls	r3, r3, #2
 800350a:	e002      	b.n	8003512 <HAL_GPIO_Init+0x152>
 800350c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800350e:	3b08      	subs	r3, #8
 8003510:	009b      	lsls	r3, r3, #2
 8003512:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003514:	697b      	ldr	r3, [r7, #20]
 8003516:	681a      	ldr	r2, [r3, #0]
 8003518:	210f      	movs	r1, #15
 800351a:	693b      	ldr	r3, [r7, #16]
 800351c:	fa01 f303 	lsl.w	r3, r1, r3
 8003520:	43db      	mvns	r3, r3
 8003522:	401a      	ands	r2, r3
 8003524:	6a39      	ldr	r1, [r7, #32]
 8003526:	693b      	ldr	r3, [r7, #16]
 8003528:	fa01 f303 	lsl.w	r3, r1, r3
 800352c:	431a      	orrs	r2, r3
 800352e:	697b      	ldr	r3, [r7, #20]
 8003530:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800353a:	2b00      	cmp	r3, #0
 800353c:	f000 80b1 	beq.w	80036a2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003540:	4b4d      	ldr	r3, [pc, #308]	; (8003678 <HAL_GPIO_Init+0x2b8>)
 8003542:	699b      	ldr	r3, [r3, #24]
 8003544:	4a4c      	ldr	r2, [pc, #304]	; (8003678 <HAL_GPIO_Init+0x2b8>)
 8003546:	f043 0301 	orr.w	r3, r3, #1
 800354a:	6193      	str	r3, [r2, #24]
 800354c:	4b4a      	ldr	r3, [pc, #296]	; (8003678 <HAL_GPIO_Init+0x2b8>)
 800354e:	699b      	ldr	r3, [r3, #24]
 8003550:	f003 0301 	and.w	r3, r3, #1
 8003554:	60bb      	str	r3, [r7, #8]
 8003556:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003558:	4a48      	ldr	r2, [pc, #288]	; (800367c <HAL_GPIO_Init+0x2bc>)
 800355a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800355c:	089b      	lsrs	r3, r3, #2
 800355e:	3302      	adds	r3, #2
 8003560:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003564:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003568:	f003 0303 	and.w	r3, r3, #3
 800356c:	009b      	lsls	r3, r3, #2
 800356e:	220f      	movs	r2, #15
 8003570:	fa02 f303 	lsl.w	r3, r2, r3
 8003574:	43db      	mvns	r3, r3
 8003576:	68fa      	ldr	r2, [r7, #12]
 8003578:	4013      	ands	r3, r2
 800357a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	4a40      	ldr	r2, [pc, #256]	; (8003680 <HAL_GPIO_Init+0x2c0>)
 8003580:	4293      	cmp	r3, r2
 8003582:	d013      	beq.n	80035ac <HAL_GPIO_Init+0x1ec>
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	4a3f      	ldr	r2, [pc, #252]	; (8003684 <HAL_GPIO_Init+0x2c4>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d00d      	beq.n	80035a8 <HAL_GPIO_Init+0x1e8>
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	4a3e      	ldr	r2, [pc, #248]	; (8003688 <HAL_GPIO_Init+0x2c8>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d007      	beq.n	80035a4 <HAL_GPIO_Init+0x1e4>
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	4a3d      	ldr	r2, [pc, #244]	; (800368c <HAL_GPIO_Init+0x2cc>)
 8003598:	4293      	cmp	r3, r2
 800359a:	d101      	bne.n	80035a0 <HAL_GPIO_Init+0x1e0>
 800359c:	2303      	movs	r3, #3
 800359e:	e006      	b.n	80035ae <HAL_GPIO_Init+0x1ee>
 80035a0:	2304      	movs	r3, #4
 80035a2:	e004      	b.n	80035ae <HAL_GPIO_Init+0x1ee>
 80035a4:	2302      	movs	r3, #2
 80035a6:	e002      	b.n	80035ae <HAL_GPIO_Init+0x1ee>
 80035a8:	2301      	movs	r3, #1
 80035aa:	e000      	b.n	80035ae <HAL_GPIO_Init+0x1ee>
 80035ac:	2300      	movs	r3, #0
 80035ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035b0:	f002 0203 	and.w	r2, r2, #3
 80035b4:	0092      	lsls	r2, r2, #2
 80035b6:	4093      	lsls	r3, r2
 80035b8:	68fa      	ldr	r2, [r7, #12]
 80035ba:	4313      	orrs	r3, r2
 80035bc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80035be:	492f      	ldr	r1, [pc, #188]	; (800367c <HAL_GPIO_Init+0x2bc>)
 80035c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035c2:	089b      	lsrs	r3, r3, #2
 80035c4:	3302      	adds	r3, #2
 80035c6:	68fa      	ldr	r2, [r7, #12]
 80035c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	685b      	ldr	r3, [r3, #4]
 80035d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d006      	beq.n	80035e6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80035d8:	4b2d      	ldr	r3, [pc, #180]	; (8003690 <HAL_GPIO_Init+0x2d0>)
 80035da:	681a      	ldr	r2, [r3, #0]
 80035dc:	492c      	ldr	r1, [pc, #176]	; (8003690 <HAL_GPIO_Init+0x2d0>)
 80035de:	69bb      	ldr	r3, [r7, #24]
 80035e0:	4313      	orrs	r3, r2
 80035e2:	600b      	str	r3, [r1, #0]
 80035e4:	e006      	b.n	80035f4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80035e6:	4b2a      	ldr	r3, [pc, #168]	; (8003690 <HAL_GPIO_Init+0x2d0>)
 80035e8:	681a      	ldr	r2, [r3, #0]
 80035ea:	69bb      	ldr	r3, [r7, #24]
 80035ec:	43db      	mvns	r3, r3
 80035ee:	4928      	ldr	r1, [pc, #160]	; (8003690 <HAL_GPIO_Init+0x2d0>)
 80035f0:	4013      	ands	r3, r2
 80035f2:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d006      	beq.n	800360e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003600:	4b23      	ldr	r3, [pc, #140]	; (8003690 <HAL_GPIO_Init+0x2d0>)
 8003602:	685a      	ldr	r2, [r3, #4]
 8003604:	4922      	ldr	r1, [pc, #136]	; (8003690 <HAL_GPIO_Init+0x2d0>)
 8003606:	69bb      	ldr	r3, [r7, #24]
 8003608:	4313      	orrs	r3, r2
 800360a:	604b      	str	r3, [r1, #4]
 800360c:	e006      	b.n	800361c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800360e:	4b20      	ldr	r3, [pc, #128]	; (8003690 <HAL_GPIO_Init+0x2d0>)
 8003610:	685a      	ldr	r2, [r3, #4]
 8003612:	69bb      	ldr	r3, [r7, #24]
 8003614:	43db      	mvns	r3, r3
 8003616:	491e      	ldr	r1, [pc, #120]	; (8003690 <HAL_GPIO_Init+0x2d0>)
 8003618:	4013      	ands	r3, r2
 800361a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	685b      	ldr	r3, [r3, #4]
 8003620:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003624:	2b00      	cmp	r3, #0
 8003626:	d006      	beq.n	8003636 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003628:	4b19      	ldr	r3, [pc, #100]	; (8003690 <HAL_GPIO_Init+0x2d0>)
 800362a:	689a      	ldr	r2, [r3, #8]
 800362c:	4918      	ldr	r1, [pc, #96]	; (8003690 <HAL_GPIO_Init+0x2d0>)
 800362e:	69bb      	ldr	r3, [r7, #24]
 8003630:	4313      	orrs	r3, r2
 8003632:	608b      	str	r3, [r1, #8]
 8003634:	e006      	b.n	8003644 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003636:	4b16      	ldr	r3, [pc, #88]	; (8003690 <HAL_GPIO_Init+0x2d0>)
 8003638:	689a      	ldr	r2, [r3, #8]
 800363a:	69bb      	ldr	r3, [r7, #24]
 800363c:	43db      	mvns	r3, r3
 800363e:	4914      	ldr	r1, [pc, #80]	; (8003690 <HAL_GPIO_Init+0x2d0>)
 8003640:	4013      	ands	r3, r2
 8003642:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	685b      	ldr	r3, [r3, #4]
 8003648:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800364c:	2b00      	cmp	r3, #0
 800364e:	d021      	beq.n	8003694 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003650:	4b0f      	ldr	r3, [pc, #60]	; (8003690 <HAL_GPIO_Init+0x2d0>)
 8003652:	68da      	ldr	r2, [r3, #12]
 8003654:	490e      	ldr	r1, [pc, #56]	; (8003690 <HAL_GPIO_Init+0x2d0>)
 8003656:	69bb      	ldr	r3, [r7, #24]
 8003658:	4313      	orrs	r3, r2
 800365a:	60cb      	str	r3, [r1, #12]
 800365c:	e021      	b.n	80036a2 <HAL_GPIO_Init+0x2e2>
 800365e:	bf00      	nop
 8003660:	10320000 	.word	0x10320000
 8003664:	10310000 	.word	0x10310000
 8003668:	10220000 	.word	0x10220000
 800366c:	10210000 	.word	0x10210000
 8003670:	10120000 	.word	0x10120000
 8003674:	10110000 	.word	0x10110000
 8003678:	40021000 	.word	0x40021000
 800367c:	40010000 	.word	0x40010000
 8003680:	40010800 	.word	0x40010800
 8003684:	40010c00 	.word	0x40010c00
 8003688:	40011000 	.word	0x40011000
 800368c:	40011400 	.word	0x40011400
 8003690:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003694:	4b0b      	ldr	r3, [pc, #44]	; (80036c4 <HAL_GPIO_Init+0x304>)
 8003696:	68da      	ldr	r2, [r3, #12]
 8003698:	69bb      	ldr	r3, [r7, #24]
 800369a:	43db      	mvns	r3, r3
 800369c:	4909      	ldr	r1, [pc, #36]	; (80036c4 <HAL_GPIO_Init+0x304>)
 800369e:	4013      	ands	r3, r2
 80036a0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80036a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036a4:	3301      	adds	r3, #1
 80036a6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	681a      	ldr	r2, [r3, #0]
 80036ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ae:	fa22 f303 	lsr.w	r3, r2, r3
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	f47f ae8e 	bne.w	80033d4 <HAL_GPIO_Init+0x14>
  }
}
 80036b8:	bf00      	nop
 80036ba:	bf00      	nop
 80036bc:	372c      	adds	r7, #44	; 0x2c
 80036be:	46bd      	mov	sp, r7
 80036c0:	bc80      	pop	{r7}
 80036c2:	4770      	bx	lr
 80036c4:	40010400 	.word	0x40010400

080036c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80036c8:	b480      	push	{r7}
 80036ca:	b083      	sub	sp, #12
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
 80036d0:	460b      	mov	r3, r1
 80036d2:	807b      	strh	r3, [r7, #2]
 80036d4:	4613      	mov	r3, r2
 80036d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80036d8:	787b      	ldrb	r3, [r7, #1]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d003      	beq.n	80036e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80036de:	887a      	ldrh	r2, [r7, #2]
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80036e4:	e003      	b.n	80036ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80036e6:	887b      	ldrh	r3, [r7, #2]
 80036e8:	041a      	lsls	r2, r3, #16
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	611a      	str	r2, [r3, #16]
}
 80036ee:	bf00      	nop
 80036f0:	370c      	adds	r7, #12
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bc80      	pop	{r7}
 80036f6:	4770      	bx	lr

080036f8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80036f8:	b480      	push	{r7}
 80036fa:	b085      	sub	sp, #20
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
 8003700:	460b      	mov	r3, r1
 8003702:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	68db      	ldr	r3, [r3, #12]
 8003708:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800370a:	887a      	ldrh	r2, [r7, #2]
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	4013      	ands	r3, r2
 8003710:	041a      	lsls	r2, r3, #16
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	43d9      	mvns	r1, r3
 8003716:	887b      	ldrh	r3, [r7, #2]
 8003718:	400b      	ands	r3, r1
 800371a:	431a      	orrs	r2, r3
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	611a      	str	r2, [r3, #16]
}
 8003720:	bf00      	nop
 8003722:	3714      	adds	r7, #20
 8003724:	46bd      	mov	sp, r7
 8003726:	bc80      	pop	{r7}
 8003728:	4770      	bx	lr
	...

0800372c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b084      	sub	sp, #16
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d101      	bne.n	800373e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800373a:	2301      	movs	r3, #1
 800373c:	e12b      	b.n	8003996 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003744:	b2db      	uxtb	r3, r3
 8003746:	2b00      	cmp	r3, #0
 8003748:	d106      	bne.n	8003758 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2200      	movs	r2, #0
 800374e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003752:	6878      	ldr	r0, [r7, #4]
 8003754:	f7fe ff7a 	bl	800264c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2224      	movs	r2, #36	; 0x24
 800375c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	681a      	ldr	r2, [r3, #0]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f022 0201 	bic.w	r2, r2, #1
 800376e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	681a      	ldr	r2, [r3, #0]
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800377e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	681a      	ldr	r2, [r3, #0]
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800378e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003790:	f001 f906 	bl	80049a0 <HAL_RCC_GetPCLK1Freq>
 8003794:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	4a81      	ldr	r2, [pc, #516]	; (80039a0 <HAL_I2C_Init+0x274>)
 800379c:	4293      	cmp	r3, r2
 800379e:	d807      	bhi.n	80037b0 <HAL_I2C_Init+0x84>
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	4a80      	ldr	r2, [pc, #512]	; (80039a4 <HAL_I2C_Init+0x278>)
 80037a4:	4293      	cmp	r3, r2
 80037a6:	bf94      	ite	ls
 80037a8:	2301      	movls	r3, #1
 80037aa:	2300      	movhi	r3, #0
 80037ac:	b2db      	uxtb	r3, r3
 80037ae:	e006      	b.n	80037be <HAL_I2C_Init+0x92>
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	4a7d      	ldr	r2, [pc, #500]	; (80039a8 <HAL_I2C_Init+0x27c>)
 80037b4:	4293      	cmp	r3, r2
 80037b6:	bf94      	ite	ls
 80037b8:	2301      	movls	r3, #1
 80037ba:	2300      	movhi	r3, #0
 80037bc:	b2db      	uxtb	r3, r3
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d001      	beq.n	80037c6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80037c2:	2301      	movs	r3, #1
 80037c4:	e0e7      	b.n	8003996 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	4a78      	ldr	r2, [pc, #480]	; (80039ac <HAL_I2C_Init+0x280>)
 80037ca:	fba2 2303 	umull	r2, r3, r2, r3
 80037ce:	0c9b      	lsrs	r3, r3, #18
 80037d0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	685b      	ldr	r3, [r3, #4]
 80037d8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	68ba      	ldr	r2, [r7, #8]
 80037e2:	430a      	orrs	r2, r1
 80037e4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	6a1b      	ldr	r3, [r3, #32]
 80037ec:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	4a6a      	ldr	r2, [pc, #424]	; (80039a0 <HAL_I2C_Init+0x274>)
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d802      	bhi.n	8003800 <HAL_I2C_Init+0xd4>
 80037fa:	68bb      	ldr	r3, [r7, #8]
 80037fc:	3301      	adds	r3, #1
 80037fe:	e009      	b.n	8003814 <HAL_I2C_Init+0xe8>
 8003800:	68bb      	ldr	r3, [r7, #8]
 8003802:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003806:	fb02 f303 	mul.w	r3, r2, r3
 800380a:	4a69      	ldr	r2, [pc, #420]	; (80039b0 <HAL_I2C_Init+0x284>)
 800380c:	fba2 2303 	umull	r2, r3, r2, r3
 8003810:	099b      	lsrs	r3, r3, #6
 8003812:	3301      	adds	r3, #1
 8003814:	687a      	ldr	r2, [r7, #4]
 8003816:	6812      	ldr	r2, [r2, #0]
 8003818:	430b      	orrs	r3, r1
 800381a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	69db      	ldr	r3, [r3, #28]
 8003822:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003826:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	685b      	ldr	r3, [r3, #4]
 800382e:	495c      	ldr	r1, [pc, #368]	; (80039a0 <HAL_I2C_Init+0x274>)
 8003830:	428b      	cmp	r3, r1
 8003832:	d819      	bhi.n	8003868 <HAL_I2C_Init+0x13c>
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	1e59      	subs	r1, r3, #1
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	685b      	ldr	r3, [r3, #4]
 800383c:	005b      	lsls	r3, r3, #1
 800383e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003842:	1c59      	adds	r1, r3, #1
 8003844:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003848:	400b      	ands	r3, r1
 800384a:	2b00      	cmp	r3, #0
 800384c:	d00a      	beq.n	8003864 <HAL_I2C_Init+0x138>
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	1e59      	subs	r1, r3, #1
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	005b      	lsls	r3, r3, #1
 8003858:	fbb1 f3f3 	udiv	r3, r1, r3
 800385c:	3301      	adds	r3, #1
 800385e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003862:	e051      	b.n	8003908 <HAL_I2C_Init+0x1dc>
 8003864:	2304      	movs	r3, #4
 8003866:	e04f      	b.n	8003908 <HAL_I2C_Init+0x1dc>
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	689b      	ldr	r3, [r3, #8]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d111      	bne.n	8003894 <HAL_I2C_Init+0x168>
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	1e58      	subs	r0, r3, #1
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6859      	ldr	r1, [r3, #4]
 8003878:	460b      	mov	r3, r1
 800387a:	005b      	lsls	r3, r3, #1
 800387c:	440b      	add	r3, r1
 800387e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003882:	3301      	adds	r3, #1
 8003884:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003888:	2b00      	cmp	r3, #0
 800388a:	bf0c      	ite	eq
 800388c:	2301      	moveq	r3, #1
 800388e:	2300      	movne	r3, #0
 8003890:	b2db      	uxtb	r3, r3
 8003892:	e012      	b.n	80038ba <HAL_I2C_Init+0x18e>
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	1e58      	subs	r0, r3, #1
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6859      	ldr	r1, [r3, #4]
 800389c:	460b      	mov	r3, r1
 800389e:	009b      	lsls	r3, r3, #2
 80038a0:	440b      	add	r3, r1
 80038a2:	0099      	lsls	r1, r3, #2
 80038a4:	440b      	add	r3, r1
 80038a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80038aa:	3301      	adds	r3, #1
 80038ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	bf0c      	ite	eq
 80038b4:	2301      	moveq	r3, #1
 80038b6:	2300      	movne	r3, #0
 80038b8:	b2db      	uxtb	r3, r3
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d001      	beq.n	80038c2 <HAL_I2C_Init+0x196>
 80038be:	2301      	movs	r3, #1
 80038c0:	e022      	b.n	8003908 <HAL_I2C_Init+0x1dc>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	689b      	ldr	r3, [r3, #8]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d10e      	bne.n	80038e8 <HAL_I2C_Init+0x1bc>
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	1e58      	subs	r0, r3, #1
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6859      	ldr	r1, [r3, #4]
 80038d2:	460b      	mov	r3, r1
 80038d4:	005b      	lsls	r3, r3, #1
 80038d6:	440b      	add	r3, r1
 80038d8:	fbb0 f3f3 	udiv	r3, r0, r3
 80038dc:	3301      	adds	r3, #1
 80038de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80038e6:	e00f      	b.n	8003908 <HAL_I2C_Init+0x1dc>
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	1e58      	subs	r0, r3, #1
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6859      	ldr	r1, [r3, #4]
 80038f0:	460b      	mov	r3, r1
 80038f2:	009b      	lsls	r3, r3, #2
 80038f4:	440b      	add	r3, r1
 80038f6:	0099      	lsls	r1, r3, #2
 80038f8:	440b      	add	r3, r1
 80038fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80038fe:	3301      	adds	r3, #1
 8003900:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003904:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003908:	6879      	ldr	r1, [r7, #4]
 800390a:	6809      	ldr	r1, [r1, #0]
 800390c:	4313      	orrs	r3, r2
 800390e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	69da      	ldr	r2, [r3, #28]
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6a1b      	ldr	r3, [r3, #32]
 8003922:	431a      	orrs	r2, r3
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	430a      	orrs	r2, r1
 800392a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	689b      	ldr	r3, [r3, #8]
 8003932:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003936:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800393a:	687a      	ldr	r2, [r7, #4]
 800393c:	6911      	ldr	r1, [r2, #16]
 800393e:	687a      	ldr	r2, [r7, #4]
 8003940:	68d2      	ldr	r2, [r2, #12]
 8003942:	4311      	orrs	r1, r2
 8003944:	687a      	ldr	r2, [r7, #4]
 8003946:	6812      	ldr	r2, [r2, #0]
 8003948:	430b      	orrs	r3, r1
 800394a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	68db      	ldr	r3, [r3, #12]
 8003952:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	695a      	ldr	r2, [r3, #20]
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	699b      	ldr	r3, [r3, #24]
 800395e:	431a      	orrs	r2, r3
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	430a      	orrs	r2, r1
 8003966:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	681a      	ldr	r2, [r3, #0]
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f042 0201 	orr.w	r2, r2, #1
 8003976:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2200      	movs	r2, #0
 800397c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	2220      	movs	r2, #32
 8003982:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2200      	movs	r2, #0
 800398a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2200      	movs	r2, #0
 8003990:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003994:	2300      	movs	r3, #0
}
 8003996:	4618      	mov	r0, r3
 8003998:	3710      	adds	r7, #16
 800399a:	46bd      	mov	sp, r7
 800399c:	bd80      	pop	{r7, pc}
 800399e:	bf00      	nop
 80039a0:	000186a0 	.word	0x000186a0
 80039a4:	001e847f 	.word	0x001e847f
 80039a8:	003d08ff 	.word	0x003d08ff
 80039ac:	431bde83 	.word	0x431bde83
 80039b0:	10624dd3 	.word	0x10624dd3

080039b4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b088      	sub	sp, #32
 80039b8:	af02      	add	r7, sp, #8
 80039ba:	60f8      	str	r0, [r7, #12]
 80039bc:	607a      	str	r2, [r7, #4]
 80039be:	461a      	mov	r2, r3
 80039c0:	460b      	mov	r3, r1
 80039c2:	817b      	strh	r3, [r7, #10]
 80039c4:	4613      	mov	r3, r2
 80039c6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80039c8:	f7ff f9d0 	bl	8002d6c <HAL_GetTick>
 80039cc:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039d4:	b2db      	uxtb	r3, r3
 80039d6:	2b20      	cmp	r3, #32
 80039d8:	f040 80e0 	bne.w	8003b9c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80039dc:	697b      	ldr	r3, [r7, #20]
 80039de:	9300      	str	r3, [sp, #0]
 80039e0:	2319      	movs	r3, #25
 80039e2:	2201      	movs	r2, #1
 80039e4:	4970      	ldr	r1, [pc, #448]	; (8003ba8 <HAL_I2C_Master_Transmit+0x1f4>)
 80039e6:	68f8      	ldr	r0, [r7, #12]
 80039e8:	f000 f964 	bl	8003cb4 <I2C_WaitOnFlagUntilTimeout>
 80039ec:	4603      	mov	r3, r0
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d001      	beq.n	80039f6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80039f2:	2302      	movs	r3, #2
 80039f4:	e0d3      	b.n	8003b9e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80039fc:	2b01      	cmp	r3, #1
 80039fe:	d101      	bne.n	8003a04 <HAL_I2C_Master_Transmit+0x50>
 8003a00:	2302      	movs	r3, #2
 8003a02:	e0cc      	b.n	8003b9e <HAL_I2C_Master_Transmit+0x1ea>
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	2201      	movs	r2, #1
 8003a08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f003 0301 	and.w	r3, r3, #1
 8003a16:	2b01      	cmp	r3, #1
 8003a18:	d007      	beq.n	8003a2a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	681a      	ldr	r2, [r3, #0]
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f042 0201 	orr.w	r2, r2, #1
 8003a28:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	681a      	ldr	r2, [r3, #0]
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003a38:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	2221      	movs	r2, #33	; 0x21
 8003a3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	2210      	movs	r2, #16
 8003a46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	687a      	ldr	r2, [r7, #4]
 8003a54:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	893a      	ldrh	r2, [r7, #8]
 8003a5a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a60:	b29a      	uxth	r2, r3
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	4a50      	ldr	r2, [pc, #320]	; (8003bac <HAL_I2C_Master_Transmit+0x1f8>)
 8003a6a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003a6c:	8979      	ldrh	r1, [r7, #10]
 8003a6e:	697b      	ldr	r3, [r7, #20]
 8003a70:	6a3a      	ldr	r2, [r7, #32]
 8003a72:	68f8      	ldr	r0, [r7, #12]
 8003a74:	f000 f89c 	bl	8003bb0 <I2C_MasterRequestWrite>
 8003a78:	4603      	mov	r3, r0
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d001      	beq.n	8003a82 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003a7e:	2301      	movs	r3, #1
 8003a80:	e08d      	b.n	8003b9e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a82:	2300      	movs	r3, #0
 8003a84:	613b      	str	r3, [r7, #16]
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	695b      	ldr	r3, [r3, #20]
 8003a8c:	613b      	str	r3, [r7, #16]
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	699b      	ldr	r3, [r3, #24]
 8003a94:	613b      	str	r3, [r7, #16]
 8003a96:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003a98:	e066      	b.n	8003b68 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a9a:	697a      	ldr	r2, [r7, #20]
 8003a9c:	6a39      	ldr	r1, [r7, #32]
 8003a9e:	68f8      	ldr	r0, [r7, #12]
 8003aa0:	f000 f9de 	bl	8003e60 <I2C_WaitOnTXEFlagUntilTimeout>
 8003aa4:	4603      	mov	r3, r0
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d00d      	beq.n	8003ac6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aae:	2b04      	cmp	r3, #4
 8003ab0:	d107      	bne.n	8003ac2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	681a      	ldr	r2, [r3, #0]
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ac0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	e06b      	b.n	8003b9e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aca:	781a      	ldrb	r2, [r3, #0]
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ad6:	1c5a      	adds	r2, r3, #1
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ae0:	b29b      	uxth	r3, r3
 8003ae2:	3b01      	subs	r3, #1
 8003ae4:	b29a      	uxth	r2, r3
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003aee:	3b01      	subs	r3, #1
 8003af0:	b29a      	uxth	r2, r3
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	695b      	ldr	r3, [r3, #20]
 8003afc:	f003 0304 	and.w	r3, r3, #4
 8003b00:	2b04      	cmp	r3, #4
 8003b02:	d11b      	bne.n	8003b3c <HAL_I2C_Master_Transmit+0x188>
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d017      	beq.n	8003b3c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b10:	781a      	ldrb	r2, [r3, #0]
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b1c:	1c5a      	adds	r2, r3, #1
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b26:	b29b      	uxth	r3, r3
 8003b28:	3b01      	subs	r3, #1
 8003b2a:	b29a      	uxth	r2, r3
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b34:	3b01      	subs	r3, #1
 8003b36:	b29a      	uxth	r2, r3
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b3c:	697a      	ldr	r2, [r7, #20]
 8003b3e:	6a39      	ldr	r1, [r7, #32]
 8003b40:	68f8      	ldr	r0, [r7, #12]
 8003b42:	f000 f9ce 	bl	8003ee2 <I2C_WaitOnBTFFlagUntilTimeout>
 8003b46:	4603      	mov	r3, r0
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d00d      	beq.n	8003b68 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b50:	2b04      	cmp	r3, #4
 8003b52:	d107      	bne.n	8003b64 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	681a      	ldr	r2, [r3, #0]
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b62:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003b64:	2301      	movs	r3, #1
 8003b66:	e01a      	b.n	8003b9e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d194      	bne.n	8003a9a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	681a      	ldr	r2, [r3, #0]
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b7e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	2220      	movs	r2, #32
 8003b84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	2200      	movs	r2, #0
 8003b94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003b98:	2300      	movs	r3, #0
 8003b9a:	e000      	b.n	8003b9e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003b9c:	2302      	movs	r3, #2
  }
}
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	3718      	adds	r7, #24
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	bd80      	pop	{r7, pc}
 8003ba6:	bf00      	nop
 8003ba8:	00100002 	.word	0x00100002
 8003bac:	ffff0000 	.word	0xffff0000

08003bb0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b088      	sub	sp, #32
 8003bb4:	af02      	add	r7, sp, #8
 8003bb6:	60f8      	str	r0, [r7, #12]
 8003bb8:	607a      	str	r2, [r7, #4]
 8003bba:	603b      	str	r3, [r7, #0]
 8003bbc:	460b      	mov	r3, r1
 8003bbe:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bc4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003bc6:	697b      	ldr	r3, [r7, #20]
 8003bc8:	2b08      	cmp	r3, #8
 8003bca:	d006      	beq.n	8003bda <I2C_MasterRequestWrite+0x2a>
 8003bcc:	697b      	ldr	r3, [r7, #20]
 8003bce:	2b01      	cmp	r3, #1
 8003bd0:	d003      	beq.n	8003bda <I2C_MasterRequestWrite+0x2a>
 8003bd2:	697b      	ldr	r3, [r7, #20]
 8003bd4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003bd8:	d108      	bne.n	8003bec <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003be8:	601a      	str	r2, [r3, #0]
 8003bea:	e00b      	b.n	8003c04 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bf0:	2b12      	cmp	r3, #18
 8003bf2:	d107      	bne.n	8003c04 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	681a      	ldr	r2, [r3, #0]
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003c02:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	9300      	str	r3, [sp, #0]
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003c10:	68f8      	ldr	r0, [r7, #12]
 8003c12:	f000 f84f 	bl	8003cb4 <I2C_WaitOnFlagUntilTimeout>
 8003c16:	4603      	mov	r3, r0
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d00d      	beq.n	8003c38 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c26:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003c2a:	d103      	bne.n	8003c34 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003c32:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003c34:	2303      	movs	r3, #3
 8003c36:	e035      	b.n	8003ca4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	691b      	ldr	r3, [r3, #16]
 8003c3c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003c40:	d108      	bne.n	8003c54 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003c42:	897b      	ldrh	r3, [r7, #10]
 8003c44:	b2db      	uxtb	r3, r3
 8003c46:	461a      	mov	r2, r3
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003c50:	611a      	str	r2, [r3, #16]
 8003c52:	e01b      	b.n	8003c8c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003c54:	897b      	ldrh	r3, [r7, #10]
 8003c56:	11db      	asrs	r3, r3, #7
 8003c58:	b2db      	uxtb	r3, r3
 8003c5a:	f003 0306 	and.w	r3, r3, #6
 8003c5e:	b2db      	uxtb	r3, r3
 8003c60:	f063 030f 	orn	r3, r3, #15
 8003c64:	b2da      	uxtb	r2, r3
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	687a      	ldr	r2, [r7, #4]
 8003c70:	490e      	ldr	r1, [pc, #56]	; (8003cac <I2C_MasterRequestWrite+0xfc>)
 8003c72:	68f8      	ldr	r0, [r7, #12]
 8003c74:	f000 f875 	bl	8003d62 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c78:	4603      	mov	r3, r0
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d001      	beq.n	8003c82 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	e010      	b.n	8003ca4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003c82:	897b      	ldrh	r3, [r7, #10]
 8003c84:	b2da      	uxtb	r2, r3
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	687a      	ldr	r2, [r7, #4]
 8003c90:	4907      	ldr	r1, [pc, #28]	; (8003cb0 <I2C_MasterRequestWrite+0x100>)
 8003c92:	68f8      	ldr	r0, [r7, #12]
 8003c94:	f000 f865 	bl	8003d62 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c98:	4603      	mov	r3, r0
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d001      	beq.n	8003ca2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	e000      	b.n	8003ca4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003ca2:	2300      	movs	r3, #0
}
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	3718      	adds	r7, #24
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	bd80      	pop	{r7, pc}
 8003cac:	00010008 	.word	0x00010008
 8003cb0:	00010002 	.word	0x00010002

08003cb4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b084      	sub	sp, #16
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	60f8      	str	r0, [r7, #12]
 8003cbc:	60b9      	str	r1, [r7, #8]
 8003cbe:	603b      	str	r3, [r7, #0]
 8003cc0:	4613      	mov	r3, r2
 8003cc2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003cc4:	e025      	b.n	8003d12 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ccc:	d021      	beq.n	8003d12 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cce:	f7ff f84d 	bl	8002d6c <HAL_GetTick>
 8003cd2:	4602      	mov	r2, r0
 8003cd4:	69bb      	ldr	r3, [r7, #24]
 8003cd6:	1ad3      	subs	r3, r2, r3
 8003cd8:	683a      	ldr	r2, [r7, #0]
 8003cda:	429a      	cmp	r2, r3
 8003cdc:	d302      	bcc.n	8003ce4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d116      	bne.n	8003d12 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	2220      	movs	r2, #32
 8003cee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cfe:	f043 0220 	orr.w	r2, r3, #32
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003d0e:	2301      	movs	r3, #1
 8003d10:	e023      	b.n	8003d5a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003d12:	68bb      	ldr	r3, [r7, #8]
 8003d14:	0c1b      	lsrs	r3, r3, #16
 8003d16:	b2db      	uxtb	r3, r3
 8003d18:	2b01      	cmp	r3, #1
 8003d1a:	d10d      	bne.n	8003d38 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	695b      	ldr	r3, [r3, #20]
 8003d22:	43da      	mvns	r2, r3
 8003d24:	68bb      	ldr	r3, [r7, #8]
 8003d26:	4013      	ands	r3, r2
 8003d28:	b29b      	uxth	r3, r3
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	bf0c      	ite	eq
 8003d2e:	2301      	moveq	r3, #1
 8003d30:	2300      	movne	r3, #0
 8003d32:	b2db      	uxtb	r3, r3
 8003d34:	461a      	mov	r2, r3
 8003d36:	e00c      	b.n	8003d52 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	699b      	ldr	r3, [r3, #24]
 8003d3e:	43da      	mvns	r2, r3
 8003d40:	68bb      	ldr	r3, [r7, #8]
 8003d42:	4013      	ands	r3, r2
 8003d44:	b29b      	uxth	r3, r3
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	bf0c      	ite	eq
 8003d4a:	2301      	moveq	r3, #1
 8003d4c:	2300      	movne	r3, #0
 8003d4e:	b2db      	uxtb	r3, r3
 8003d50:	461a      	mov	r2, r3
 8003d52:	79fb      	ldrb	r3, [r7, #7]
 8003d54:	429a      	cmp	r2, r3
 8003d56:	d0b6      	beq.n	8003cc6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003d58:	2300      	movs	r3, #0
}
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	3710      	adds	r7, #16
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	bd80      	pop	{r7, pc}

08003d62 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003d62:	b580      	push	{r7, lr}
 8003d64:	b084      	sub	sp, #16
 8003d66:	af00      	add	r7, sp, #0
 8003d68:	60f8      	str	r0, [r7, #12]
 8003d6a:	60b9      	str	r1, [r7, #8]
 8003d6c:	607a      	str	r2, [r7, #4]
 8003d6e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003d70:	e051      	b.n	8003e16 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	695b      	ldr	r3, [r3, #20]
 8003d78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d7c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d80:	d123      	bne.n	8003dca <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	681a      	ldr	r2, [r3, #0]
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d90:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003d9a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	2200      	movs	r2, #0
 8003da0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	2220      	movs	r2, #32
 8003da6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	2200      	movs	r2, #0
 8003dae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003db6:	f043 0204 	orr.w	r2, r3, #4
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	e046      	b.n	8003e58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dd0:	d021      	beq.n	8003e16 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003dd2:	f7fe ffcb 	bl	8002d6c <HAL_GetTick>
 8003dd6:	4602      	mov	r2, r0
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	1ad3      	subs	r3, r2, r3
 8003ddc:	687a      	ldr	r2, [r7, #4]
 8003dde:	429a      	cmp	r2, r3
 8003de0:	d302      	bcc.n	8003de8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d116      	bne.n	8003e16 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	2200      	movs	r2, #0
 8003dec:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	2220      	movs	r2, #32
 8003df2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	2200      	movs	r2, #0
 8003dfa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e02:	f043 0220 	orr.w	r2, r3, #32
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003e12:	2301      	movs	r3, #1
 8003e14:	e020      	b.n	8003e58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003e16:	68bb      	ldr	r3, [r7, #8]
 8003e18:	0c1b      	lsrs	r3, r3, #16
 8003e1a:	b2db      	uxtb	r3, r3
 8003e1c:	2b01      	cmp	r3, #1
 8003e1e:	d10c      	bne.n	8003e3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	695b      	ldr	r3, [r3, #20]
 8003e26:	43da      	mvns	r2, r3
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	4013      	ands	r3, r2
 8003e2c:	b29b      	uxth	r3, r3
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	bf14      	ite	ne
 8003e32:	2301      	movne	r3, #1
 8003e34:	2300      	moveq	r3, #0
 8003e36:	b2db      	uxtb	r3, r3
 8003e38:	e00b      	b.n	8003e52 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	699b      	ldr	r3, [r3, #24]
 8003e40:	43da      	mvns	r2, r3
 8003e42:	68bb      	ldr	r3, [r7, #8]
 8003e44:	4013      	ands	r3, r2
 8003e46:	b29b      	uxth	r3, r3
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	bf14      	ite	ne
 8003e4c:	2301      	movne	r3, #1
 8003e4e:	2300      	moveq	r3, #0
 8003e50:	b2db      	uxtb	r3, r3
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d18d      	bne.n	8003d72 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003e56:	2300      	movs	r3, #0
}
 8003e58:	4618      	mov	r0, r3
 8003e5a:	3710      	adds	r7, #16
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	bd80      	pop	{r7, pc}

08003e60 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b084      	sub	sp, #16
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	60f8      	str	r0, [r7, #12]
 8003e68:	60b9      	str	r1, [r7, #8]
 8003e6a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003e6c:	e02d      	b.n	8003eca <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003e6e:	68f8      	ldr	r0, [r7, #12]
 8003e70:	f000 f878 	bl	8003f64 <I2C_IsAcknowledgeFailed>
 8003e74:	4603      	mov	r3, r0
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d001      	beq.n	8003e7e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003e7a:	2301      	movs	r3, #1
 8003e7c:	e02d      	b.n	8003eda <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e7e:	68bb      	ldr	r3, [r7, #8]
 8003e80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e84:	d021      	beq.n	8003eca <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e86:	f7fe ff71 	bl	8002d6c <HAL_GetTick>
 8003e8a:	4602      	mov	r2, r0
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	1ad3      	subs	r3, r2, r3
 8003e90:	68ba      	ldr	r2, [r7, #8]
 8003e92:	429a      	cmp	r2, r3
 8003e94:	d302      	bcc.n	8003e9c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003e96:	68bb      	ldr	r3, [r7, #8]
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d116      	bne.n	8003eca <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	2220      	movs	r2, #32
 8003ea6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	2200      	movs	r2, #0
 8003eae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eb6:	f043 0220 	orr.w	r2, r3, #32
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	e007      	b.n	8003eda <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	695b      	ldr	r3, [r3, #20]
 8003ed0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ed4:	2b80      	cmp	r3, #128	; 0x80
 8003ed6:	d1ca      	bne.n	8003e6e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003ed8:	2300      	movs	r3, #0
}
 8003eda:	4618      	mov	r0, r3
 8003edc:	3710      	adds	r7, #16
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	bd80      	pop	{r7, pc}

08003ee2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ee2:	b580      	push	{r7, lr}
 8003ee4:	b084      	sub	sp, #16
 8003ee6:	af00      	add	r7, sp, #0
 8003ee8:	60f8      	str	r0, [r7, #12]
 8003eea:	60b9      	str	r1, [r7, #8]
 8003eec:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003eee:	e02d      	b.n	8003f4c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003ef0:	68f8      	ldr	r0, [r7, #12]
 8003ef2:	f000 f837 	bl	8003f64 <I2C_IsAcknowledgeFailed>
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d001      	beq.n	8003f00 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003efc:	2301      	movs	r3, #1
 8003efe:	e02d      	b.n	8003f5c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f00:	68bb      	ldr	r3, [r7, #8]
 8003f02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f06:	d021      	beq.n	8003f4c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f08:	f7fe ff30 	bl	8002d6c <HAL_GetTick>
 8003f0c:	4602      	mov	r2, r0
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	1ad3      	subs	r3, r2, r3
 8003f12:	68ba      	ldr	r2, [r7, #8]
 8003f14:	429a      	cmp	r2, r3
 8003f16:	d302      	bcc.n	8003f1e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003f18:	68bb      	ldr	r3, [r7, #8]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d116      	bne.n	8003f4c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	2200      	movs	r2, #0
 8003f22:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	2220      	movs	r2, #32
 8003f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	2200      	movs	r2, #0
 8003f30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f38:	f043 0220 	orr.w	r2, r3, #32
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	2200      	movs	r2, #0
 8003f44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003f48:	2301      	movs	r3, #1
 8003f4a:	e007      	b.n	8003f5c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	695b      	ldr	r3, [r3, #20]
 8003f52:	f003 0304 	and.w	r3, r3, #4
 8003f56:	2b04      	cmp	r3, #4
 8003f58:	d1ca      	bne.n	8003ef0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003f5a:	2300      	movs	r3, #0
}
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	3710      	adds	r7, #16
 8003f60:	46bd      	mov	sp, r7
 8003f62:	bd80      	pop	{r7, pc}

08003f64 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003f64:	b480      	push	{r7}
 8003f66:	b083      	sub	sp, #12
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	695b      	ldr	r3, [r3, #20]
 8003f72:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f76:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f7a:	d11b      	bne.n	8003fb4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003f84:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2200      	movs	r2, #0
 8003f8a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2220      	movs	r2, #32
 8003f90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2200      	movs	r2, #0
 8003f98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fa0:	f043 0204 	orr.w	r2, r3, #4
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2200      	movs	r2, #0
 8003fac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	e000      	b.n	8003fb6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003fb4:	2300      	movs	r3, #0
}
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	370c      	adds	r7, #12
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	bc80      	pop	{r7}
 8003fbe:	4770      	bx	lr

08003fc0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b086      	sub	sp, #24
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d101      	bne.n	8003fd2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003fce:	2301      	movs	r3, #1
 8003fd0:	e304      	b.n	80045dc <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f003 0301 	and.w	r3, r3, #1
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	f000 8087 	beq.w	80040ee <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003fe0:	4b92      	ldr	r3, [pc, #584]	; (800422c <HAL_RCC_OscConfig+0x26c>)
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	f003 030c 	and.w	r3, r3, #12
 8003fe8:	2b04      	cmp	r3, #4
 8003fea:	d00c      	beq.n	8004006 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003fec:	4b8f      	ldr	r3, [pc, #572]	; (800422c <HAL_RCC_OscConfig+0x26c>)
 8003fee:	685b      	ldr	r3, [r3, #4]
 8003ff0:	f003 030c 	and.w	r3, r3, #12
 8003ff4:	2b08      	cmp	r3, #8
 8003ff6:	d112      	bne.n	800401e <HAL_RCC_OscConfig+0x5e>
 8003ff8:	4b8c      	ldr	r3, [pc, #560]	; (800422c <HAL_RCC_OscConfig+0x26c>)
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004000:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004004:	d10b      	bne.n	800401e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004006:	4b89      	ldr	r3, [pc, #548]	; (800422c <HAL_RCC_OscConfig+0x26c>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800400e:	2b00      	cmp	r3, #0
 8004010:	d06c      	beq.n	80040ec <HAL_RCC_OscConfig+0x12c>
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	689b      	ldr	r3, [r3, #8]
 8004016:	2b00      	cmp	r3, #0
 8004018:	d168      	bne.n	80040ec <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800401a:	2301      	movs	r3, #1
 800401c:	e2de      	b.n	80045dc <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	689b      	ldr	r3, [r3, #8]
 8004022:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004026:	d106      	bne.n	8004036 <HAL_RCC_OscConfig+0x76>
 8004028:	4b80      	ldr	r3, [pc, #512]	; (800422c <HAL_RCC_OscConfig+0x26c>)
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	4a7f      	ldr	r2, [pc, #508]	; (800422c <HAL_RCC_OscConfig+0x26c>)
 800402e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004032:	6013      	str	r3, [r2, #0]
 8004034:	e02e      	b.n	8004094 <HAL_RCC_OscConfig+0xd4>
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	689b      	ldr	r3, [r3, #8]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d10c      	bne.n	8004058 <HAL_RCC_OscConfig+0x98>
 800403e:	4b7b      	ldr	r3, [pc, #492]	; (800422c <HAL_RCC_OscConfig+0x26c>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	4a7a      	ldr	r2, [pc, #488]	; (800422c <HAL_RCC_OscConfig+0x26c>)
 8004044:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004048:	6013      	str	r3, [r2, #0]
 800404a:	4b78      	ldr	r3, [pc, #480]	; (800422c <HAL_RCC_OscConfig+0x26c>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	4a77      	ldr	r2, [pc, #476]	; (800422c <HAL_RCC_OscConfig+0x26c>)
 8004050:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004054:	6013      	str	r3, [r2, #0]
 8004056:	e01d      	b.n	8004094 <HAL_RCC_OscConfig+0xd4>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	689b      	ldr	r3, [r3, #8]
 800405c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004060:	d10c      	bne.n	800407c <HAL_RCC_OscConfig+0xbc>
 8004062:	4b72      	ldr	r3, [pc, #456]	; (800422c <HAL_RCC_OscConfig+0x26c>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	4a71      	ldr	r2, [pc, #452]	; (800422c <HAL_RCC_OscConfig+0x26c>)
 8004068:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800406c:	6013      	str	r3, [r2, #0]
 800406e:	4b6f      	ldr	r3, [pc, #444]	; (800422c <HAL_RCC_OscConfig+0x26c>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	4a6e      	ldr	r2, [pc, #440]	; (800422c <HAL_RCC_OscConfig+0x26c>)
 8004074:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004078:	6013      	str	r3, [r2, #0]
 800407a:	e00b      	b.n	8004094 <HAL_RCC_OscConfig+0xd4>
 800407c:	4b6b      	ldr	r3, [pc, #428]	; (800422c <HAL_RCC_OscConfig+0x26c>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4a6a      	ldr	r2, [pc, #424]	; (800422c <HAL_RCC_OscConfig+0x26c>)
 8004082:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004086:	6013      	str	r3, [r2, #0]
 8004088:	4b68      	ldr	r3, [pc, #416]	; (800422c <HAL_RCC_OscConfig+0x26c>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4a67      	ldr	r2, [pc, #412]	; (800422c <HAL_RCC_OscConfig+0x26c>)
 800408e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004092:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	689b      	ldr	r3, [r3, #8]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d013      	beq.n	80040c4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800409c:	f7fe fe66 	bl	8002d6c <HAL_GetTick>
 80040a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040a2:	e008      	b.n	80040b6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040a4:	f7fe fe62 	bl	8002d6c <HAL_GetTick>
 80040a8:	4602      	mov	r2, r0
 80040aa:	693b      	ldr	r3, [r7, #16]
 80040ac:	1ad3      	subs	r3, r2, r3
 80040ae:	2b64      	cmp	r3, #100	; 0x64
 80040b0:	d901      	bls.n	80040b6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80040b2:	2303      	movs	r3, #3
 80040b4:	e292      	b.n	80045dc <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040b6:	4b5d      	ldr	r3, [pc, #372]	; (800422c <HAL_RCC_OscConfig+0x26c>)
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d0f0      	beq.n	80040a4 <HAL_RCC_OscConfig+0xe4>
 80040c2:	e014      	b.n	80040ee <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040c4:	f7fe fe52 	bl	8002d6c <HAL_GetTick>
 80040c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040ca:	e008      	b.n	80040de <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040cc:	f7fe fe4e 	bl	8002d6c <HAL_GetTick>
 80040d0:	4602      	mov	r2, r0
 80040d2:	693b      	ldr	r3, [r7, #16]
 80040d4:	1ad3      	subs	r3, r2, r3
 80040d6:	2b64      	cmp	r3, #100	; 0x64
 80040d8:	d901      	bls.n	80040de <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80040da:	2303      	movs	r3, #3
 80040dc:	e27e      	b.n	80045dc <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040de:	4b53      	ldr	r3, [pc, #332]	; (800422c <HAL_RCC_OscConfig+0x26c>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d1f0      	bne.n	80040cc <HAL_RCC_OscConfig+0x10c>
 80040ea:	e000      	b.n	80040ee <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f003 0302 	and.w	r3, r3, #2
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d063      	beq.n	80041c2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80040fa:	4b4c      	ldr	r3, [pc, #304]	; (800422c <HAL_RCC_OscConfig+0x26c>)
 80040fc:	685b      	ldr	r3, [r3, #4]
 80040fe:	f003 030c 	and.w	r3, r3, #12
 8004102:	2b00      	cmp	r3, #0
 8004104:	d00b      	beq.n	800411e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004106:	4b49      	ldr	r3, [pc, #292]	; (800422c <HAL_RCC_OscConfig+0x26c>)
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	f003 030c 	and.w	r3, r3, #12
 800410e:	2b08      	cmp	r3, #8
 8004110:	d11c      	bne.n	800414c <HAL_RCC_OscConfig+0x18c>
 8004112:	4b46      	ldr	r3, [pc, #280]	; (800422c <HAL_RCC_OscConfig+0x26c>)
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800411a:	2b00      	cmp	r3, #0
 800411c:	d116      	bne.n	800414c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800411e:	4b43      	ldr	r3, [pc, #268]	; (800422c <HAL_RCC_OscConfig+0x26c>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f003 0302 	and.w	r3, r3, #2
 8004126:	2b00      	cmp	r3, #0
 8004128:	d005      	beq.n	8004136 <HAL_RCC_OscConfig+0x176>
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	695b      	ldr	r3, [r3, #20]
 800412e:	2b01      	cmp	r3, #1
 8004130:	d001      	beq.n	8004136 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004132:	2301      	movs	r3, #1
 8004134:	e252      	b.n	80045dc <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004136:	4b3d      	ldr	r3, [pc, #244]	; (800422c <HAL_RCC_OscConfig+0x26c>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	699b      	ldr	r3, [r3, #24]
 8004142:	00db      	lsls	r3, r3, #3
 8004144:	4939      	ldr	r1, [pc, #228]	; (800422c <HAL_RCC_OscConfig+0x26c>)
 8004146:	4313      	orrs	r3, r2
 8004148:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800414a:	e03a      	b.n	80041c2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	695b      	ldr	r3, [r3, #20]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d020      	beq.n	8004196 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004154:	4b36      	ldr	r3, [pc, #216]	; (8004230 <HAL_RCC_OscConfig+0x270>)
 8004156:	2201      	movs	r2, #1
 8004158:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800415a:	f7fe fe07 	bl	8002d6c <HAL_GetTick>
 800415e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004160:	e008      	b.n	8004174 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004162:	f7fe fe03 	bl	8002d6c <HAL_GetTick>
 8004166:	4602      	mov	r2, r0
 8004168:	693b      	ldr	r3, [r7, #16]
 800416a:	1ad3      	subs	r3, r2, r3
 800416c:	2b02      	cmp	r3, #2
 800416e:	d901      	bls.n	8004174 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004170:	2303      	movs	r3, #3
 8004172:	e233      	b.n	80045dc <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004174:	4b2d      	ldr	r3, [pc, #180]	; (800422c <HAL_RCC_OscConfig+0x26c>)
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f003 0302 	and.w	r3, r3, #2
 800417c:	2b00      	cmp	r3, #0
 800417e:	d0f0      	beq.n	8004162 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004180:	4b2a      	ldr	r3, [pc, #168]	; (800422c <HAL_RCC_OscConfig+0x26c>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	699b      	ldr	r3, [r3, #24]
 800418c:	00db      	lsls	r3, r3, #3
 800418e:	4927      	ldr	r1, [pc, #156]	; (800422c <HAL_RCC_OscConfig+0x26c>)
 8004190:	4313      	orrs	r3, r2
 8004192:	600b      	str	r3, [r1, #0]
 8004194:	e015      	b.n	80041c2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004196:	4b26      	ldr	r3, [pc, #152]	; (8004230 <HAL_RCC_OscConfig+0x270>)
 8004198:	2200      	movs	r2, #0
 800419a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800419c:	f7fe fde6 	bl	8002d6c <HAL_GetTick>
 80041a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041a2:	e008      	b.n	80041b6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041a4:	f7fe fde2 	bl	8002d6c <HAL_GetTick>
 80041a8:	4602      	mov	r2, r0
 80041aa:	693b      	ldr	r3, [r7, #16]
 80041ac:	1ad3      	subs	r3, r2, r3
 80041ae:	2b02      	cmp	r3, #2
 80041b0:	d901      	bls.n	80041b6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80041b2:	2303      	movs	r3, #3
 80041b4:	e212      	b.n	80045dc <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041b6:	4b1d      	ldr	r3, [pc, #116]	; (800422c <HAL_RCC_OscConfig+0x26c>)
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f003 0302 	and.w	r3, r3, #2
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d1f0      	bne.n	80041a4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f003 0308 	and.w	r3, r3, #8
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d03a      	beq.n	8004244 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	69db      	ldr	r3, [r3, #28]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d019      	beq.n	800420a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80041d6:	4b17      	ldr	r3, [pc, #92]	; (8004234 <HAL_RCC_OscConfig+0x274>)
 80041d8:	2201      	movs	r2, #1
 80041da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041dc:	f7fe fdc6 	bl	8002d6c <HAL_GetTick>
 80041e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80041e2:	e008      	b.n	80041f6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041e4:	f7fe fdc2 	bl	8002d6c <HAL_GetTick>
 80041e8:	4602      	mov	r2, r0
 80041ea:	693b      	ldr	r3, [r7, #16]
 80041ec:	1ad3      	subs	r3, r2, r3
 80041ee:	2b02      	cmp	r3, #2
 80041f0:	d901      	bls.n	80041f6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80041f2:	2303      	movs	r3, #3
 80041f4:	e1f2      	b.n	80045dc <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80041f6:	4b0d      	ldr	r3, [pc, #52]	; (800422c <HAL_RCC_OscConfig+0x26c>)
 80041f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041fa:	f003 0302 	and.w	r3, r3, #2
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d0f0      	beq.n	80041e4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004202:	2001      	movs	r0, #1
 8004204:	f000 fbf4 	bl	80049f0 <RCC_Delay>
 8004208:	e01c      	b.n	8004244 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800420a:	4b0a      	ldr	r3, [pc, #40]	; (8004234 <HAL_RCC_OscConfig+0x274>)
 800420c:	2200      	movs	r2, #0
 800420e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004210:	f7fe fdac 	bl	8002d6c <HAL_GetTick>
 8004214:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004216:	e00f      	b.n	8004238 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004218:	f7fe fda8 	bl	8002d6c <HAL_GetTick>
 800421c:	4602      	mov	r2, r0
 800421e:	693b      	ldr	r3, [r7, #16]
 8004220:	1ad3      	subs	r3, r2, r3
 8004222:	2b02      	cmp	r3, #2
 8004224:	d908      	bls.n	8004238 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004226:	2303      	movs	r3, #3
 8004228:	e1d8      	b.n	80045dc <HAL_RCC_OscConfig+0x61c>
 800422a:	bf00      	nop
 800422c:	40021000 	.word	0x40021000
 8004230:	42420000 	.word	0x42420000
 8004234:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004238:	4b9b      	ldr	r3, [pc, #620]	; (80044a8 <HAL_RCC_OscConfig+0x4e8>)
 800423a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800423c:	f003 0302 	and.w	r3, r3, #2
 8004240:	2b00      	cmp	r3, #0
 8004242:	d1e9      	bne.n	8004218 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f003 0304 	and.w	r3, r3, #4
 800424c:	2b00      	cmp	r3, #0
 800424e:	f000 80a6 	beq.w	800439e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004252:	2300      	movs	r3, #0
 8004254:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004256:	4b94      	ldr	r3, [pc, #592]	; (80044a8 <HAL_RCC_OscConfig+0x4e8>)
 8004258:	69db      	ldr	r3, [r3, #28]
 800425a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800425e:	2b00      	cmp	r3, #0
 8004260:	d10d      	bne.n	800427e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004262:	4b91      	ldr	r3, [pc, #580]	; (80044a8 <HAL_RCC_OscConfig+0x4e8>)
 8004264:	69db      	ldr	r3, [r3, #28]
 8004266:	4a90      	ldr	r2, [pc, #576]	; (80044a8 <HAL_RCC_OscConfig+0x4e8>)
 8004268:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800426c:	61d3      	str	r3, [r2, #28]
 800426e:	4b8e      	ldr	r3, [pc, #568]	; (80044a8 <HAL_RCC_OscConfig+0x4e8>)
 8004270:	69db      	ldr	r3, [r3, #28]
 8004272:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004276:	60bb      	str	r3, [r7, #8]
 8004278:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800427a:	2301      	movs	r3, #1
 800427c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800427e:	4b8b      	ldr	r3, [pc, #556]	; (80044ac <HAL_RCC_OscConfig+0x4ec>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004286:	2b00      	cmp	r3, #0
 8004288:	d118      	bne.n	80042bc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800428a:	4b88      	ldr	r3, [pc, #544]	; (80044ac <HAL_RCC_OscConfig+0x4ec>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	4a87      	ldr	r2, [pc, #540]	; (80044ac <HAL_RCC_OscConfig+0x4ec>)
 8004290:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004294:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004296:	f7fe fd69 	bl	8002d6c <HAL_GetTick>
 800429a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800429c:	e008      	b.n	80042b0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800429e:	f7fe fd65 	bl	8002d6c <HAL_GetTick>
 80042a2:	4602      	mov	r2, r0
 80042a4:	693b      	ldr	r3, [r7, #16]
 80042a6:	1ad3      	subs	r3, r2, r3
 80042a8:	2b64      	cmp	r3, #100	; 0x64
 80042aa:	d901      	bls.n	80042b0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80042ac:	2303      	movs	r3, #3
 80042ae:	e195      	b.n	80045dc <HAL_RCC_OscConfig+0x61c>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042b0:	4b7e      	ldr	r3, [pc, #504]	; (80044ac <HAL_RCC_OscConfig+0x4ec>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d0f0      	beq.n	800429e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	691b      	ldr	r3, [r3, #16]
 80042c0:	2b01      	cmp	r3, #1
 80042c2:	d106      	bne.n	80042d2 <HAL_RCC_OscConfig+0x312>
 80042c4:	4b78      	ldr	r3, [pc, #480]	; (80044a8 <HAL_RCC_OscConfig+0x4e8>)
 80042c6:	6a1b      	ldr	r3, [r3, #32]
 80042c8:	4a77      	ldr	r2, [pc, #476]	; (80044a8 <HAL_RCC_OscConfig+0x4e8>)
 80042ca:	f043 0301 	orr.w	r3, r3, #1
 80042ce:	6213      	str	r3, [r2, #32]
 80042d0:	e02d      	b.n	800432e <HAL_RCC_OscConfig+0x36e>
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	691b      	ldr	r3, [r3, #16]
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d10c      	bne.n	80042f4 <HAL_RCC_OscConfig+0x334>
 80042da:	4b73      	ldr	r3, [pc, #460]	; (80044a8 <HAL_RCC_OscConfig+0x4e8>)
 80042dc:	6a1b      	ldr	r3, [r3, #32]
 80042de:	4a72      	ldr	r2, [pc, #456]	; (80044a8 <HAL_RCC_OscConfig+0x4e8>)
 80042e0:	f023 0301 	bic.w	r3, r3, #1
 80042e4:	6213      	str	r3, [r2, #32]
 80042e6:	4b70      	ldr	r3, [pc, #448]	; (80044a8 <HAL_RCC_OscConfig+0x4e8>)
 80042e8:	6a1b      	ldr	r3, [r3, #32]
 80042ea:	4a6f      	ldr	r2, [pc, #444]	; (80044a8 <HAL_RCC_OscConfig+0x4e8>)
 80042ec:	f023 0304 	bic.w	r3, r3, #4
 80042f0:	6213      	str	r3, [r2, #32]
 80042f2:	e01c      	b.n	800432e <HAL_RCC_OscConfig+0x36e>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	691b      	ldr	r3, [r3, #16]
 80042f8:	2b05      	cmp	r3, #5
 80042fa:	d10c      	bne.n	8004316 <HAL_RCC_OscConfig+0x356>
 80042fc:	4b6a      	ldr	r3, [pc, #424]	; (80044a8 <HAL_RCC_OscConfig+0x4e8>)
 80042fe:	6a1b      	ldr	r3, [r3, #32]
 8004300:	4a69      	ldr	r2, [pc, #420]	; (80044a8 <HAL_RCC_OscConfig+0x4e8>)
 8004302:	f043 0304 	orr.w	r3, r3, #4
 8004306:	6213      	str	r3, [r2, #32]
 8004308:	4b67      	ldr	r3, [pc, #412]	; (80044a8 <HAL_RCC_OscConfig+0x4e8>)
 800430a:	6a1b      	ldr	r3, [r3, #32]
 800430c:	4a66      	ldr	r2, [pc, #408]	; (80044a8 <HAL_RCC_OscConfig+0x4e8>)
 800430e:	f043 0301 	orr.w	r3, r3, #1
 8004312:	6213      	str	r3, [r2, #32]
 8004314:	e00b      	b.n	800432e <HAL_RCC_OscConfig+0x36e>
 8004316:	4b64      	ldr	r3, [pc, #400]	; (80044a8 <HAL_RCC_OscConfig+0x4e8>)
 8004318:	6a1b      	ldr	r3, [r3, #32]
 800431a:	4a63      	ldr	r2, [pc, #396]	; (80044a8 <HAL_RCC_OscConfig+0x4e8>)
 800431c:	f023 0301 	bic.w	r3, r3, #1
 8004320:	6213      	str	r3, [r2, #32]
 8004322:	4b61      	ldr	r3, [pc, #388]	; (80044a8 <HAL_RCC_OscConfig+0x4e8>)
 8004324:	6a1b      	ldr	r3, [r3, #32]
 8004326:	4a60      	ldr	r2, [pc, #384]	; (80044a8 <HAL_RCC_OscConfig+0x4e8>)
 8004328:	f023 0304 	bic.w	r3, r3, #4
 800432c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	691b      	ldr	r3, [r3, #16]
 8004332:	2b00      	cmp	r3, #0
 8004334:	d015      	beq.n	8004362 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004336:	f7fe fd19 	bl	8002d6c <HAL_GetTick>
 800433a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800433c:	e00a      	b.n	8004354 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800433e:	f7fe fd15 	bl	8002d6c <HAL_GetTick>
 8004342:	4602      	mov	r2, r0
 8004344:	693b      	ldr	r3, [r7, #16]
 8004346:	1ad3      	subs	r3, r2, r3
 8004348:	f241 3288 	movw	r2, #5000	; 0x1388
 800434c:	4293      	cmp	r3, r2
 800434e:	d901      	bls.n	8004354 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004350:	2303      	movs	r3, #3
 8004352:	e143      	b.n	80045dc <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004354:	4b54      	ldr	r3, [pc, #336]	; (80044a8 <HAL_RCC_OscConfig+0x4e8>)
 8004356:	6a1b      	ldr	r3, [r3, #32]
 8004358:	f003 0302 	and.w	r3, r3, #2
 800435c:	2b00      	cmp	r3, #0
 800435e:	d0ee      	beq.n	800433e <HAL_RCC_OscConfig+0x37e>
 8004360:	e014      	b.n	800438c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004362:	f7fe fd03 	bl	8002d6c <HAL_GetTick>
 8004366:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004368:	e00a      	b.n	8004380 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800436a:	f7fe fcff 	bl	8002d6c <HAL_GetTick>
 800436e:	4602      	mov	r2, r0
 8004370:	693b      	ldr	r3, [r7, #16]
 8004372:	1ad3      	subs	r3, r2, r3
 8004374:	f241 3288 	movw	r2, #5000	; 0x1388
 8004378:	4293      	cmp	r3, r2
 800437a:	d901      	bls.n	8004380 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800437c:	2303      	movs	r3, #3
 800437e:	e12d      	b.n	80045dc <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004380:	4b49      	ldr	r3, [pc, #292]	; (80044a8 <HAL_RCC_OscConfig+0x4e8>)
 8004382:	6a1b      	ldr	r3, [r3, #32]
 8004384:	f003 0302 	and.w	r3, r3, #2
 8004388:	2b00      	cmp	r3, #0
 800438a:	d1ee      	bne.n	800436a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800438c:	7dfb      	ldrb	r3, [r7, #23]
 800438e:	2b01      	cmp	r3, #1
 8004390:	d105      	bne.n	800439e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004392:	4b45      	ldr	r3, [pc, #276]	; (80044a8 <HAL_RCC_OscConfig+0x4e8>)
 8004394:	69db      	ldr	r3, [r3, #28]
 8004396:	4a44      	ldr	r2, [pc, #272]	; (80044a8 <HAL_RCC_OscConfig+0x4e8>)
 8004398:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800439c:	61d3      	str	r3, [r2, #28]

#if defined(RCC_CR_PLL2ON)
  /*-------------------------------- PLL2 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
  if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	f000 808c 	beq.w	80044c0 <HAL_RCC_OscConfig+0x500>
  {
    /* This bit can not be cleared if the PLL2 clock is used indirectly as system
      clock (i.e. it is used as PLL clock entry that is used as system clock). */
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 80043a8:	4b3f      	ldr	r3, [pc, #252]	; (80044a8 <HAL_RCC_OscConfig+0x4e8>)
 80043aa:	685b      	ldr	r3, [r3, #4]
 80043ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043b4:	d10e      	bne.n	80043d4 <HAL_RCC_OscConfig+0x414>
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 80043b6:	4b3c      	ldr	r3, [pc, #240]	; (80044a8 <HAL_RCC_OscConfig+0x4e8>)
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 80043be:	2b08      	cmp	r3, #8
 80043c0:	d108      	bne.n	80043d4 <HAL_RCC_OscConfig+0x414>
        ((READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 80043c2:	4b39      	ldr	r3, [pc, #228]	; (80044a8 <HAL_RCC_OscConfig+0x4e8>)
 80043c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 80043ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043ce:	d101      	bne.n	80043d4 <HAL_RCC_OscConfig+0x414>
    {
      return HAL_ERROR;
 80043d0:	2301      	movs	r3, #1
 80043d2:	e103      	b.n	80045dc <HAL_RCC_OscConfig+0x61c>
    }
    else
    {
      if ((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043d8:	2b02      	cmp	r3, #2
 80043da:	d14e      	bne.n	800447a <HAL_RCC_OscConfig+0x4ba>
        assert_param(IS_RCC_PLL2_MUL(RCC_OscInitStruct->PLL2.PLL2MUL));
        assert_param(IS_RCC_HSE_PREDIV2(RCC_OscInitStruct->PLL2.HSEPrediv2Value));

        /* Prediv2 can be written only when the PLLI2S is disabled. */
        /* Return an error only if new value is different from the programmed value */
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 80043dc:	4b32      	ldr	r3, [pc, #200]	; (80044a8 <HAL_RCC_OscConfig+0x4e8>)
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d009      	beq.n	80043fc <HAL_RCC_OscConfig+0x43c>
            (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 80043e8:	4b2f      	ldr	r3, [pc, #188]	; (80044a8 <HAL_RCC_OscConfig+0x4e8>)
 80043ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043ec:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 80043f4:	429a      	cmp	r2, r3
 80043f6:	d001      	beq.n	80043fc <HAL_RCC_OscConfig+0x43c>
        {
          return HAL_ERROR;
 80043f8:	2301      	movs	r3, #1
 80043fa:	e0ef      	b.n	80045dc <HAL_RCC_OscConfig+0x61c>
        }

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 80043fc:	4b2c      	ldr	r3, [pc, #176]	; (80044b0 <HAL_RCC_OscConfig+0x4f0>)
 80043fe:	2200      	movs	r2, #0
 8004400:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004402:	f7fe fcb3 	bl	8002d6c <HAL_GetTick>
 8004406:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8004408:	e008      	b.n	800441c <HAL_RCC_OscConfig+0x45c>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800440a:	f7fe fcaf 	bl	8002d6c <HAL_GetTick>
 800440e:	4602      	mov	r2, r0
 8004410:	693b      	ldr	r3, [r7, #16]
 8004412:	1ad3      	subs	r3, r2, r3
 8004414:	2b64      	cmp	r3, #100	; 0x64
 8004416:	d901      	bls.n	800441c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004418:	2303      	movs	r3, #3
 800441a:	e0df      	b.n	80045dc <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 800441c:	4b22      	ldr	r3, [pc, #136]	; (80044a8 <HAL_RCC_OscConfig+0x4e8>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004424:	2b00      	cmp	r3, #0
 8004426:	d1f0      	bne.n	800440a <HAL_RCC_OscConfig+0x44a>
          }
        }

        /* Configure the HSE prediv2 factor --------------------------------*/
        __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 8004428:	4b1f      	ldr	r3, [pc, #124]	; (80044a8 <HAL_RCC_OscConfig+0x4e8>)
 800442a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800442c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004434:	491c      	ldr	r1, [pc, #112]	; (80044a8 <HAL_RCC_OscConfig+0x4e8>)
 8004436:	4313      	orrs	r3, r2
 8004438:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Configure the main PLL2 multiplication factors. */
        __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 800443a:	4b1b      	ldr	r3, [pc, #108]	; (80044a8 <HAL_RCC_OscConfig+0x4e8>)
 800443c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800443e:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004446:	4918      	ldr	r1, [pc, #96]	; (80044a8 <HAL_RCC_OscConfig+0x4e8>)
 8004448:	4313      	orrs	r3, r2
 800444a:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable the main PLL2. */
        __HAL_RCC_PLL2_ENABLE();
 800444c:	4b18      	ldr	r3, [pc, #96]	; (80044b0 <HAL_RCC_OscConfig+0x4f0>)
 800444e:	2201      	movs	r2, #1
 8004450:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004452:	f7fe fc8b 	bl	8002d6c <HAL_GetTick>
 8004456:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8004458:	e008      	b.n	800446c <HAL_RCC_OscConfig+0x4ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800445a:	f7fe fc87 	bl	8002d6c <HAL_GetTick>
 800445e:	4602      	mov	r2, r0
 8004460:	693b      	ldr	r3, [r7, #16]
 8004462:	1ad3      	subs	r3, r2, r3
 8004464:	2b64      	cmp	r3, #100	; 0x64
 8004466:	d901      	bls.n	800446c <HAL_RCC_OscConfig+0x4ac>
          {
            return HAL_TIMEOUT;
 8004468:	2303      	movs	r3, #3
 800446a:	e0b7      	b.n	80045dc <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 800446c:	4b0e      	ldr	r3, [pc, #56]	; (80044a8 <HAL_RCC_OscConfig+0x4e8>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004474:	2b00      	cmp	r3, #0
 8004476:	d0f0      	beq.n	800445a <HAL_RCC_OscConfig+0x49a>
 8004478:	e022      	b.n	80044c0 <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Set PREDIV1 source to HSE */
        CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
 800447a:	4b0b      	ldr	r3, [pc, #44]	; (80044a8 <HAL_RCC_OscConfig+0x4e8>)
 800447c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800447e:	4a0a      	ldr	r2, [pc, #40]	; (80044a8 <HAL_RCC_OscConfig+0x4e8>)
 8004480:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004484:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8004486:	4b0a      	ldr	r3, [pc, #40]	; (80044b0 <HAL_RCC_OscConfig+0x4f0>)
 8004488:	2200      	movs	r2, #0
 800448a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800448c:	f7fe fc6e 	bl	8002d6c <HAL_GetTick>
 8004490:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8004492:	e00f      	b.n	80044b4 <HAL_RCC_OscConfig+0x4f4>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004494:	f7fe fc6a 	bl	8002d6c <HAL_GetTick>
 8004498:	4602      	mov	r2, r0
 800449a:	693b      	ldr	r3, [r7, #16]
 800449c:	1ad3      	subs	r3, r2, r3
 800449e:	2b64      	cmp	r3, #100	; 0x64
 80044a0:	d908      	bls.n	80044b4 <HAL_RCC_OscConfig+0x4f4>
          {
            return HAL_TIMEOUT;
 80044a2:	2303      	movs	r3, #3
 80044a4:	e09a      	b.n	80045dc <HAL_RCC_OscConfig+0x61c>
 80044a6:	bf00      	nop
 80044a8:	40021000 	.word	0x40021000
 80044ac:	40007000 	.word	0x40007000
 80044b0:	42420068 	.word	0x42420068
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 80044b4:	4b4b      	ldr	r3, [pc, #300]	; (80045e4 <HAL_RCC_OscConfig+0x624>)
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d1e9      	bne.n	8004494 <HAL_RCC_OscConfig+0x4d4>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6a1b      	ldr	r3, [r3, #32]
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	f000 8088 	beq.w	80045da <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80044ca:	4b46      	ldr	r3, [pc, #280]	; (80045e4 <HAL_RCC_OscConfig+0x624>)
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	f003 030c 	and.w	r3, r3, #12
 80044d2:	2b08      	cmp	r3, #8
 80044d4:	d068      	beq.n	80045a8 <HAL_RCC_OscConfig+0x5e8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6a1b      	ldr	r3, [r3, #32]
 80044da:	2b02      	cmp	r3, #2
 80044dc:	d14d      	bne.n	800457a <HAL_RCC_OscConfig+0x5ba>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044de:	4b42      	ldr	r3, [pc, #264]	; (80045e8 <HAL_RCC_OscConfig+0x628>)
 80044e0:	2200      	movs	r2, #0
 80044e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044e4:	f7fe fc42 	bl	8002d6c <HAL_GetTick>
 80044e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80044ea:	e008      	b.n	80044fe <HAL_RCC_OscConfig+0x53e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044ec:	f7fe fc3e 	bl	8002d6c <HAL_GetTick>
 80044f0:	4602      	mov	r2, r0
 80044f2:	693b      	ldr	r3, [r7, #16]
 80044f4:	1ad3      	subs	r3, r2, r3
 80044f6:	2b02      	cmp	r3, #2
 80044f8:	d901      	bls.n	80044fe <HAL_RCC_OscConfig+0x53e>
          {
            return HAL_TIMEOUT;
 80044fa:	2303      	movs	r3, #3
 80044fc:	e06e      	b.n	80045dc <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80044fe:	4b39      	ldr	r3, [pc, #228]	; (80045e4 <HAL_RCC_OscConfig+0x624>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004506:	2b00      	cmp	r3, #0
 8004508:	d1f0      	bne.n	80044ec <HAL_RCC_OscConfig+0x52c>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800450e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004512:	d10f      	bne.n	8004534 <HAL_RCC_OscConfig+0x574>
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
#if defined(RCC_CFGR2_PREDIV1SRC)
          assert_param(IS_RCC_PREDIV1_SOURCE(RCC_OscInitStruct->Prediv1Source));

          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 8004514:	4b33      	ldr	r3, [pc, #204]	; (80045e4 <HAL_RCC_OscConfig+0x624>)
 8004516:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	685b      	ldr	r3, [r3, #4]
 800451c:	4931      	ldr	r1, [pc, #196]	; (80045e4 <HAL_RCC_OscConfig+0x624>)
 800451e:	4313      	orrs	r3, r2
 8004520:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004522:	4b30      	ldr	r3, [pc, #192]	; (80045e4 <HAL_RCC_OscConfig+0x624>)
 8004524:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004526:	f023 020f 	bic.w	r2, r3, #15
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	68db      	ldr	r3, [r3, #12]
 800452e:	492d      	ldr	r1, [pc, #180]	; (80045e4 <HAL_RCC_OscConfig+0x624>)
 8004530:	4313      	orrs	r3, r2
 8004532:	62cb      	str	r3, [r1, #44]	; 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004534:	4b2b      	ldr	r3, [pc, #172]	; (80045e4 <HAL_RCC_OscConfig+0x624>)
 8004536:	685b      	ldr	r3, [r3, #4]
 8004538:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004544:	430b      	orrs	r3, r1
 8004546:	4927      	ldr	r1, [pc, #156]	; (80045e4 <HAL_RCC_OscConfig+0x624>)
 8004548:	4313      	orrs	r3, r2
 800454a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800454c:	4b26      	ldr	r3, [pc, #152]	; (80045e8 <HAL_RCC_OscConfig+0x628>)
 800454e:	2201      	movs	r2, #1
 8004550:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004552:	f7fe fc0b 	bl	8002d6c <HAL_GetTick>
 8004556:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004558:	e008      	b.n	800456c <HAL_RCC_OscConfig+0x5ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800455a:	f7fe fc07 	bl	8002d6c <HAL_GetTick>
 800455e:	4602      	mov	r2, r0
 8004560:	693b      	ldr	r3, [r7, #16]
 8004562:	1ad3      	subs	r3, r2, r3
 8004564:	2b02      	cmp	r3, #2
 8004566:	d901      	bls.n	800456c <HAL_RCC_OscConfig+0x5ac>
          {
            return HAL_TIMEOUT;
 8004568:	2303      	movs	r3, #3
 800456a:	e037      	b.n	80045dc <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800456c:	4b1d      	ldr	r3, [pc, #116]	; (80045e4 <HAL_RCC_OscConfig+0x624>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004574:	2b00      	cmp	r3, #0
 8004576:	d0f0      	beq.n	800455a <HAL_RCC_OscConfig+0x59a>
 8004578:	e02f      	b.n	80045da <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800457a:	4b1b      	ldr	r3, [pc, #108]	; (80045e8 <HAL_RCC_OscConfig+0x628>)
 800457c:	2200      	movs	r2, #0
 800457e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004580:	f7fe fbf4 	bl	8002d6c <HAL_GetTick>
 8004584:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004586:	e008      	b.n	800459a <HAL_RCC_OscConfig+0x5da>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004588:	f7fe fbf0 	bl	8002d6c <HAL_GetTick>
 800458c:	4602      	mov	r2, r0
 800458e:	693b      	ldr	r3, [r7, #16]
 8004590:	1ad3      	subs	r3, r2, r3
 8004592:	2b02      	cmp	r3, #2
 8004594:	d901      	bls.n	800459a <HAL_RCC_OscConfig+0x5da>
          {
            return HAL_TIMEOUT;
 8004596:	2303      	movs	r3, #3
 8004598:	e020      	b.n	80045dc <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800459a:	4b12      	ldr	r3, [pc, #72]	; (80045e4 <HAL_RCC_OscConfig+0x624>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d1f0      	bne.n	8004588 <HAL_RCC_OscConfig+0x5c8>
 80045a6:	e018      	b.n	80045da <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	6a1b      	ldr	r3, [r3, #32]
 80045ac:	2b01      	cmp	r3, #1
 80045ae:	d101      	bne.n	80045b4 <HAL_RCC_OscConfig+0x5f4>
      {
        return HAL_ERROR;
 80045b0:	2301      	movs	r3, #1
 80045b2:	e013      	b.n	80045dc <HAL_RCC_OscConfig+0x61c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80045b4:	4b0b      	ldr	r3, [pc, #44]	; (80045e4 <HAL_RCC_OscConfig+0x624>)
 80045b6:	685b      	ldr	r3, [r3, #4]
 80045b8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045c4:	429a      	cmp	r2, r3
 80045c6:	d106      	bne.n	80045d6 <HAL_RCC_OscConfig+0x616>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045d2:	429a      	cmp	r2, r3
 80045d4:	d001      	beq.n	80045da <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 80045d6:	2301      	movs	r3, #1
 80045d8:	e000      	b.n	80045dc <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }

  return HAL_OK;
 80045da:	2300      	movs	r3, #0
}
 80045dc:	4618      	mov	r0, r3
 80045de:	3718      	adds	r7, #24
 80045e0:	46bd      	mov	sp, r7
 80045e2:	bd80      	pop	{r7, pc}
 80045e4:	40021000 	.word	0x40021000
 80045e8:	42420060 	.word	0x42420060

080045ec <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b084      	sub	sp, #16
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
 80045f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d101      	bne.n	8004600 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80045fc:	2301      	movs	r3, #1
 80045fe:	e0d0      	b.n	80047a2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004600:	4b6a      	ldr	r3, [pc, #424]	; (80047ac <HAL_RCC_ClockConfig+0x1c0>)
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f003 0307 	and.w	r3, r3, #7
 8004608:	683a      	ldr	r2, [r7, #0]
 800460a:	429a      	cmp	r2, r3
 800460c:	d910      	bls.n	8004630 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800460e:	4b67      	ldr	r3, [pc, #412]	; (80047ac <HAL_RCC_ClockConfig+0x1c0>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f023 0207 	bic.w	r2, r3, #7
 8004616:	4965      	ldr	r1, [pc, #404]	; (80047ac <HAL_RCC_ClockConfig+0x1c0>)
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	4313      	orrs	r3, r2
 800461c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800461e:	4b63      	ldr	r3, [pc, #396]	; (80047ac <HAL_RCC_ClockConfig+0x1c0>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f003 0307 	and.w	r3, r3, #7
 8004626:	683a      	ldr	r2, [r7, #0]
 8004628:	429a      	cmp	r2, r3
 800462a:	d001      	beq.n	8004630 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800462c:	2301      	movs	r3, #1
 800462e:	e0b8      	b.n	80047a2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f003 0302 	and.w	r3, r3, #2
 8004638:	2b00      	cmp	r3, #0
 800463a:	d020      	beq.n	800467e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f003 0304 	and.w	r3, r3, #4
 8004644:	2b00      	cmp	r3, #0
 8004646:	d005      	beq.n	8004654 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004648:	4b59      	ldr	r3, [pc, #356]	; (80047b0 <HAL_RCC_ClockConfig+0x1c4>)
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	4a58      	ldr	r2, [pc, #352]	; (80047b0 <HAL_RCC_ClockConfig+0x1c4>)
 800464e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004652:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f003 0308 	and.w	r3, r3, #8
 800465c:	2b00      	cmp	r3, #0
 800465e:	d005      	beq.n	800466c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004660:	4b53      	ldr	r3, [pc, #332]	; (80047b0 <HAL_RCC_ClockConfig+0x1c4>)
 8004662:	685b      	ldr	r3, [r3, #4]
 8004664:	4a52      	ldr	r2, [pc, #328]	; (80047b0 <HAL_RCC_ClockConfig+0x1c4>)
 8004666:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800466a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800466c:	4b50      	ldr	r3, [pc, #320]	; (80047b0 <HAL_RCC_ClockConfig+0x1c4>)
 800466e:	685b      	ldr	r3, [r3, #4]
 8004670:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	689b      	ldr	r3, [r3, #8]
 8004678:	494d      	ldr	r1, [pc, #308]	; (80047b0 <HAL_RCC_ClockConfig+0x1c4>)
 800467a:	4313      	orrs	r3, r2
 800467c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f003 0301 	and.w	r3, r3, #1
 8004686:	2b00      	cmp	r3, #0
 8004688:	d040      	beq.n	800470c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	685b      	ldr	r3, [r3, #4]
 800468e:	2b01      	cmp	r3, #1
 8004690:	d107      	bne.n	80046a2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004692:	4b47      	ldr	r3, [pc, #284]	; (80047b0 <HAL_RCC_ClockConfig+0x1c4>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800469a:	2b00      	cmp	r3, #0
 800469c:	d115      	bne.n	80046ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800469e:	2301      	movs	r3, #1
 80046a0:	e07f      	b.n	80047a2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	685b      	ldr	r3, [r3, #4]
 80046a6:	2b02      	cmp	r3, #2
 80046a8:	d107      	bne.n	80046ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046aa:	4b41      	ldr	r3, [pc, #260]	; (80047b0 <HAL_RCC_ClockConfig+0x1c4>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d109      	bne.n	80046ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80046b6:	2301      	movs	r3, #1
 80046b8:	e073      	b.n	80047a2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046ba:	4b3d      	ldr	r3, [pc, #244]	; (80047b0 <HAL_RCC_ClockConfig+0x1c4>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f003 0302 	and.w	r3, r3, #2
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d101      	bne.n	80046ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80046c6:	2301      	movs	r3, #1
 80046c8:	e06b      	b.n	80047a2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80046ca:	4b39      	ldr	r3, [pc, #228]	; (80047b0 <HAL_RCC_ClockConfig+0x1c4>)
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	f023 0203 	bic.w	r2, r3, #3
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	685b      	ldr	r3, [r3, #4]
 80046d6:	4936      	ldr	r1, [pc, #216]	; (80047b0 <HAL_RCC_ClockConfig+0x1c4>)
 80046d8:	4313      	orrs	r3, r2
 80046da:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80046dc:	f7fe fb46 	bl	8002d6c <HAL_GetTick>
 80046e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046e2:	e00a      	b.n	80046fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046e4:	f7fe fb42 	bl	8002d6c <HAL_GetTick>
 80046e8:	4602      	mov	r2, r0
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	1ad3      	subs	r3, r2, r3
 80046ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d901      	bls.n	80046fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80046f6:	2303      	movs	r3, #3
 80046f8:	e053      	b.n	80047a2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046fa:	4b2d      	ldr	r3, [pc, #180]	; (80047b0 <HAL_RCC_ClockConfig+0x1c4>)
 80046fc:	685b      	ldr	r3, [r3, #4]
 80046fe:	f003 020c 	and.w	r2, r3, #12
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	685b      	ldr	r3, [r3, #4]
 8004706:	009b      	lsls	r3, r3, #2
 8004708:	429a      	cmp	r2, r3
 800470a:	d1eb      	bne.n	80046e4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800470c:	4b27      	ldr	r3, [pc, #156]	; (80047ac <HAL_RCC_ClockConfig+0x1c0>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f003 0307 	and.w	r3, r3, #7
 8004714:	683a      	ldr	r2, [r7, #0]
 8004716:	429a      	cmp	r2, r3
 8004718:	d210      	bcs.n	800473c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800471a:	4b24      	ldr	r3, [pc, #144]	; (80047ac <HAL_RCC_ClockConfig+0x1c0>)
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f023 0207 	bic.w	r2, r3, #7
 8004722:	4922      	ldr	r1, [pc, #136]	; (80047ac <HAL_RCC_ClockConfig+0x1c0>)
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	4313      	orrs	r3, r2
 8004728:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800472a:	4b20      	ldr	r3, [pc, #128]	; (80047ac <HAL_RCC_ClockConfig+0x1c0>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f003 0307 	and.w	r3, r3, #7
 8004732:	683a      	ldr	r2, [r7, #0]
 8004734:	429a      	cmp	r2, r3
 8004736:	d001      	beq.n	800473c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004738:	2301      	movs	r3, #1
 800473a:	e032      	b.n	80047a2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f003 0304 	and.w	r3, r3, #4
 8004744:	2b00      	cmp	r3, #0
 8004746:	d008      	beq.n	800475a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004748:	4b19      	ldr	r3, [pc, #100]	; (80047b0 <HAL_RCC_ClockConfig+0x1c4>)
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	68db      	ldr	r3, [r3, #12]
 8004754:	4916      	ldr	r1, [pc, #88]	; (80047b0 <HAL_RCC_ClockConfig+0x1c4>)
 8004756:	4313      	orrs	r3, r2
 8004758:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f003 0308 	and.w	r3, r3, #8
 8004762:	2b00      	cmp	r3, #0
 8004764:	d009      	beq.n	800477a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004766:	4b12      	ldr	r3, [pc, #72]	; (80047b0 <HAL_RCC_ClockConfig+0x1c4>)
 8004768:	685b      	ldr	r3, [r3, #4]
 800476a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	691b      	ldr	r3, [r3, #16]
 8004772:	00db      	lsls	r3, r3, #3
 8004774:	490e      	ldr	r1, [pc, #56]	; (80047b0 <HAL_RCC_ClockConfig+0x1c4>)
 8004776:	4313      	orrs	r3, r2
 8004778:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800477a:	f000 f821 	bl	80047c0 <HAL_RCC_GetSysClockFreq>
 800477e:	4602      	mov	r2, r0
 8004780:	4b0b      	ldr	r3, [pc, #44]	; (80047b0 <HAL_RCC_ClockConfig+0x1c4>)
 8004782:	685b      	ldr	r3, [r3, #4]
 8004784:	091b      	lsrs	r3, r3, #4
 8004786:	f003 030f 	and.w	r3, r3, #15
 800478a:	490a      	ldr	r1, [pc, #40]	; (80047b4 <HAL_RCC_ClockConfig+0x1c8>)
 800478c:	5ccb      	ldrb	r3, [r1, r3]
 800478e:	fa22 f303 	lsr.w	r3, r2, r3
 8004792:	4a09      	ldr	r2, [pc, #36]	; (80047b8 <HAL_RCC_ClockConfig+0x1cc>)
 8004794:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004796:	4b09      	ldr	r3, [pc, #36]	; (80047bc <HAL_RCC_ClockConfig+0x1d0>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	4618      	mov	r0, r3
 800479c:	f7fe faa4 	bl	8002ce8 <HAL_InitTick>

  return HAL_OK;
 80047a0:	2300      	movs	r3, #0
}
 80047a2:	4618      	mov	r0, r3
 80047a4:	3710      	adds	r7, #16
 80047a6:	46bd      	mov	sp, r7
 80047a8:	bd80      	pop	{r7, pc}
 80047aa:	bf00      	nop
 80047ac:	40022000 	.word	0x40022000
 80047b0:	40021000 	.word	0x40021000
 80047b4:	0800d558 	.word	0x0800d558
 80047b8:	20000014 	.word	0x20000014
 80047bc:	20000018 	.word	0x20000018

080047c0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80047c0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80047c4:	b091      	sub	sp, #68	; 0x44
 80047c6:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
 80047c8:	4b6a      	ldr	r3, [pc, #424]	; (8004974 <HAL_RCC_GetSysClockFreq+0x1b4>)
 80047ca:	f107 0414 	add.w	r4, r7, #20
 80047ce:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80047d0:	c407      	stmia	r4!, {r0, r1, r2}
 80047d2:	8023      	strh	r3, [r4, #0]
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
 80047d4:	4b68      	ldr	r3, [pc, #416]	; (8004978 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80047d6:	1d3c      	adds	r4, r7, #4
 80047d8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80047da:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80047de:	2300      	movs	r3, #0
 80047e0:	637b      	str	r3, [r7, #52]	; 0x34
 80047e2:	2300      	movs	r3, #0
 80047e4:	633b      	str	r3, [r7, #48]	; 0x30
 80047e6:	2300      	movs	r3, #0
 80047e8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80047ea:	2300      	movs	r3, #0
 80047ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t sysclockfreq = 0U;
 80047ee:	2300      	movs	r3, #0
 80047f0:	63bb      	str	r3, [r7, #56]	; 0x38
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
 80047f2:	2300      	movs	r3, #0
 80047f4:	62bb      	str	r3, [r7, #40]	; 0x28
 80047f6:	2300      	movs	r3, #0
 80047f8:	627b      	str	r3, [r7, #36]	; 0x24
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80047fa:	4b60      	ldr	r3, [pc, #384]	; (800497c <HAL_RCC_GetSysClockFreq+0x1bc>)
 80047fc:	685b      	ldr	r3, [r3, #4]
 80047fe:	637b      	str	r3, [r7, #52]	; 0x34

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004800:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004802:	f003 030c 	and.w	r3, r3, #12
 8004806:	2b04      	cmp	r3, #4
 8004808:	d002      	beq.n	8004810 <HAL_RCC_GetSysClockFreq+0x50>
 800480a:	2b08      	cmp	r3, #8
 800480c:	d003      	beq.n	8004816 <HAL_RCC_GetSysClockFreq+0x56>
 800480e:	e0a8      	b.n	8004962 <HAL_RCC_GetSysClockFreq+0x1a2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004810:	4b5b      	ldr	r3, [pc, #364]	; (8004980 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8004812:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004814:	e0a8      	b.n	8004968 <HAL_RCC_GetSysClockFreq+0x1a8>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004816:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004818:	0c9b      	lsrs	r3, r3, #18
 800481a:	f003 030f 	and.w	r3, r3, #15
 800481e:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8004822:	4413      	add	r3, r2
 8004824:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8004828:	62fb      	str	r3, [r7, #44]	; 0x2c
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800482a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800482c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004830:	2b00      	cmp	r3, #0
 8004832:	f000 808e 	beq.w	8004952 <HAL_RCC_GetSysClockFreq+0x192>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 8004836:	4b51      	ldr	r3, [pc, #324]	; (800497c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004838:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800483a:	f003 030f 	and.w	r3, r3, #15
 800483e:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8004842:	4413      	add	r3, r2
 8004844:	f813 3c3c 	ldrb.w	r3, [r3, #-60]
 8004848:	633b      	str	r3, [r7, #48]	; 0x30
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /*RCC_CFGR2_PREDIV1*/
#if defined(RCC_CFGR2_PREDIV1SRC)

        if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 800484a:	4b4c      	ldr	r3, [pc, #304]	; (800497c <HAL_RCC_GetSysClockFreq+0x1bc>)
 800484c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800484e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004852:	2b00      	cmp	r3, #0
 8004854:	d06b      	beq.n	800492e <HAL_RCC_GetSysClockFreq+0x16e>
        {
          /* PLL2 selected as Prediv1 source */
          /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 8004856:	4b49      	ldr	r3, [pc, #292]	; (800497c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004858:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800485a:	091b      	lsrs	r3, r3, #4
 800485c:	f003 030f 	and.w	r3, r3, #15
 8004860:	3301      	adds	r3, #1
 8004862:	62bb      	str	r3, [r7, #40]	; 0x28
          pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 8004864:	4b45      	ldr	r3, [pc, #276]	; (800497c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004866:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004868:	0a1b      	lsrs	r3, r3, #8
 800486a:	f003 030f 	and.w	r3, r3, #15
 800486e:	3302      	adds	r3, #2
 8004870:	627b      	str	r3, [r7, #36]	; 0x24
          pllclk = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pll2mul * (uint64_t)pllmul) / ((uint64_t)prediv2 * (uint64_t)prediv));
 8004872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004874:	4618      	mov	r0, r3
 8004876:	f04f 0100 	mov.w	r1, #0
 800487a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800487c:	461a      	mov	r2, r3
 800487e:	f04f 0300 	mov.w	r3, #0
 8004882:	fb02 f501 	mul.w	r5, r2, r1
 8004886:	fb00 f403 	mul.w	r4, r0, r3
 800488a:	192e      	adds	r6, r5, r4
 800488c:	fba0 4502 	umull	r4, r5, r0, r2
 8004890:	1973      	adds	r3, r6, r5
 8004892:	461d      	mov	r5, r3
 8004894:	4620      	mov	r0, r4
 8004896:	4629      	mov	r1, r5
 8004898:	f04f 0200 	mov.w	r2, #0
 800489c:	f04f 0300 	mov.w	r3, #0
 80048a0:	014b      	lsls	r3, r1, #5
 80048a2:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80048a6:	0142      	lsls	r2, r0, #5
 80048a8:	4610      	mov	r0, r2
 80048aa:	4619      	mov	r1, r3
 80048ac:	1b00      	subs	r0, r0, r4
 80048ae:	eb61 0105 	sbc.w	r1, r1, r5
 80048b2:	f04f 0200 	mov.w	r2, #0
 80048b6:	f04f 0300 	mov.w	r3, #0
 80048ba:	018b      	lsls	r3, r1, #6
 80048bc:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80048c0:	0182      	lsls	r2, r0, #6
 80048c2:	1a12      	subs	r2, r2, r0
 80048c4:	eb63 0301 	sbc.w	r3, r3, r1
 80048c8:	f04f 0000 	mov.w	r0, #0
 80048cc:	f04f 0100 	mov.w	r1, #0
 80048d0:	00d9      	lsls	r1, r3, #3
 80048d2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80048d6:	00d0      	lsls	r0, r2, #3
 80048d8:	4602      	mov	r2, r0
 80048da:	460b      	mov	r3, r1
 80048dc:	1912      	adds	r2, r2, r4
 80048de:	eb45 0303 	adc.w	r3, r5, r3
 80048e2:	f04f 0000 	mov.w	r0, #0
 80048e6:	f04f 0100 	mov.w	r1, #0
 80048ea:	0299      	lsls	r1, r3, #10
 80048ec:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80048f0:	0290      	lsls	r0, r2, #10
 80048f2:	4602      	mov	r2, r0
 80048f4:	460b      	mov	r3, r1
 80048f6:	4690      	mov	r8, r2
 80048f8:	4699      	mov	r9, r3
 80048fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048fc:	4618      	mov	r0, r3
 80048fe:	f04f 0100 	mov.w	r1, #0
 8004902:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004904:	461a      	mov	r2, r3
 8004906:	f04f 0300 	mov.w	r3, #0
 800490a:	fb02 f501 	mul.w	r5, r2, r1
 800490e:	fb00 f403 	mul.w	r4, r0, r3
 8004912:	442c      	add	r4, r5
 8004914:	fba0 2302 	umull	r2, r3, r0, r2
 8004918:	18e1      	adds	r1, r4, r3
 800491a:	460b      	mov	r3, r1
 800491c:	4640      	mov	r0, r8
 800491e:	4649      	mov	r1, r9
 8004920:	f7fc f93e 	bl	8000ba0 <__aeabi_uldivmod>
 8004924:	4602      	mov	r2, r0
 8004926:	460b      	mov	r3, r1
 8004928:	4613      	mov	r3, r2
 800492a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800492c:	e007      	b.n	800493e <HAL_RCC_GetSysClockFreq+0x17e>
        }
        else
        {
          /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
          pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
 800492e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004930:	4a13      	ldr	r2, [pc, #76]	; (8004980 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8004932:	fb02 f203 	mul.w	r2, r2, r3
 8004936:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004938:	fbb2 f3f3 	udiv	r3, r2, r3
 800493c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
        /* In this case need to divide pllclk by 2 */
        if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 800493e:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8004942:	461a      	mov	r2, r3
 8004944:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004946:	4293      	cmp	r3, r2
 8004948:	d108      	bne.n	800495c <HAL_RCC_GetSysClockFreq+0x19c>
        {
          pllclk = pllclk / 2;
 800494a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800494c:	085b      	lsrs	r3, r3, #1
 800494e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004950:	e004      	b.n	800495c <HAL_RCC_GetSysClockFreq+0x19c>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004952:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004954:	4a0b      	ldr	r2, [pc, #44]	; (8004984 <HAL_RCC_GetSysClockFreq+0x1c4>)
 8004956:	fb02 f303 	mul.w	r3, r2, r3
 800495a:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      sysclockfreq = pllclk;
 800495c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800495e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004960:	e002      	b.n	8004968 <HAL_RCC_GetSysClockFreq+0x1a8>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004962:	4b09      	ldr	r3, [pc, #36]	; (8004988 <HAL_RCC_GetSysClockFreq+0x1c8>)
 8004964:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004966:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004968:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800496a:	4618      	mov	r0, r3
 800496c:	3744      	adds	r7, #68	; 0x44
 800496e:	46bd      	mov	sp, r7
 8004970:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004974:	0800cd44 	.word	0x0800cd44
 8004978:	0800cd54 	.word	0x0800cd54
 800497c:	40021000 	.word	0x40021000
 8004980:	00f42400 	.word	0x00f42400
 8004984:	003d0900 	.word	0x003d0900
 8004988:	007a1200 	.word	0x007a1200

0800498c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800498c:	b480      	push	{r7}
 800498e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004990:	4b02      	ldr	r3, [pc, #8]	; (800499c <HAL_RCC_GetHCLKFreq+0x10>)
 8004992:	681b      	ldr	r3, [r3, #0]
}
 8004994:	4618      	mov	r0, r3
 8004996:	46bd      	mov	sp, r7
 8004998:	bc80      	pop	{r7}
 800499a:	4770      	bx	lr
 800499c:	20000014 	.word	0x20000014

080049a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80049a0:	b580      	push	{r7, lr}
 80049a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80049a4:	f7ff fff2 	bl	800498c <HAL_RCC_GetHCLKFreq>
 80049a8:	4602      	mov	r2, r0
 80049aa:	4b05      	ldr	r3, [pc, #20]	; (80049c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80049ac:	685b      	ldr	r3, [r3, #4]
 80049ae:	0a1b      	lsrs	r3, r3, #8
 80049b0:	f003 0307 	and.w	r3, r3, #7
 80049b4:	4903      	ldr	r1, [pc, #12]	; (80049c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80049b6:	5ccb      	ldrb	r3, [r1, r3]
 80049b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80049bc:	4618      	mov	r0, r3
 80049be:	bd80      	pop	{r7, pc}
 80049c0:	40021000 	.word	0x40021000
 80049c4:	0800d568 	.word	0x0800d568

080049c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80049c8:	b580      	push	{r7, lr}
 80049ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80049cc:	f7ff ffde 	bl	800498c <HAL_RCC_GetHCLKFreq>
 80049d0:	4602      	mov	r2, r0
 80049d2:	4b05      	ldr	r3, [pc, #20]	; (80049e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80049d4:	685b      	ldr	r3, [r3, #4]
 80049d6:	0adb      	lsrs	r3, r3, #11
 80049d8:	f003 0307 	and.w	r3, r3, #7
 80049dc:	4903      	ldr	r1, [pc, #12]	; (80049ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80049de:	5ccb      	ldrb	r3, [r1, r3]
 80049e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80049e4:	4618      	mov	r0, r3
 80049e6:	bd80      	pop	{r7, pc}
 80049e8:	40021000 	.word	0x40021000
 80049ec:	0800d568 	.word	0x0800d568

080049f0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80049f0:	b480      	push	{r7}
 80049f2:	b085      	sub	sp, #20
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80049f8:	4b0a      	ldr	r3, [pc, #40]	; (8004a24 <RCC_Delay+0x34>)
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	4a0a      	ldr	r2, [pc, #40]	; (8004a28 <RCC_Delay+0x38>)
 80049fe:	fba2 2303 	umull	r2, r3, r2, r3
 8004a02:	0a5b      	lsrs	r3, r3, #9
 8004a04:	687a      	ldr	r2, [r7, #4]
 8004a06:	fb02 f303 	mul.w	r3, r2, r3
 8004a0a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004a0c:	bf00      	nop
  }
  while (Delay --);
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	1e5a      	subs	r2, r3, #1
 8004a12:	60fa      	str	r2, [r7, #12]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d1f9      	bne.n	8004a0c <RCC_Delay+0x1c>
}
 8004a18:	bf00      	nop
 8004a1a:	bf00      	nop
 8004a1c:	3714      	adds	r7, #20
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	bc80      	pop	{r7}
 8004a22:	4770      	bx	lr
 8004a24:	20000014 	.word	0x20000014
 8004a28:	10624dd3 	.word	0x10624dd3

08004a2c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b088      	sub	sp, #32
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004a34:	2300      	movs	r3, #0
 8004a36:	617b      	str	r3, [r7, #20]
 8004a38:	2300      	movs	r3, #0
 8004a3a:	613b      	str	r3, [r7, #16]
#if defined(STM32F105xC) || defined(STM32F107xC)
  uint32_t  pllactive = 0U;
 8004a3c:	2300      	movs	r3, #0
 8004a3e:	61fb      	str	r3, [r7, #28]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f003 0301 	and.w	r3, r3, #1
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d07d      	beq.n	8004b48 <HAL_RCCEx_PeriphCLKConfig+0x11c>
  {
    FlagStatus pwrclkchanged = RESET;
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	76fb      	strb	r3, [r7, #27]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a50:	4b8b      	ldr	r3, [pc, #556]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004a52:	69db      	ldr	r3, [r3, #28]
 8004a54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d10d      	bne.n	8004a78 <HAL_RCCEx_PeriphCLKConfig+0x4c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a5c:	4b88      	ldr	r3, [pc, #544]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004a5e:	69db      	ldr	r3, [r3, #28]
 8004a60:	4a87      	ldr	r2, [pc, #540]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004a62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a66:	61d3      	str	r3, [r2, #28]
 8004a68:	4b85      	ldr	r3, [pc, #532]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004a6a:	69db      	ldr	r3, [r3, #28]
 8004a6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a70:	60fb      	str	r3, [r7, #12]
 8004a72:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004a74:	2301      	movs	r3, #1
 8004a76:	76fb      	strb	r3, [r7, #27]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a78:	4b82      	ldr	r3, [pc, #520]	; (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d118      	bne.n	8004ab6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004a84:	4b7f      	ldr	r3, [pc, #508]	; (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	4a7e      	ldr	r2, [pc, #504]	; (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a8a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a8e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a90:	f7fe f96c 	bl	8002d6c <HAL_GetTick>
 8004a94:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a96:	e008      	b.n	8004aaa <HAL_RCCEx_PeriphCLKConfig+0x7e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a98:	f7fe f968 	bl	8002d6c <HAL_GetTick>
 8004a9c:	4602      	mov	r2, r0
 8004a9e:	697b      	ldr	r3, [r7, #20]
 8004aa0:	1ad3      	subs	r3, r2, r3
 8004aa2:	2b64      	cmp	r3, #100	; 0x64
 8004aa4:	d901      	bls.n	8004aaa <HAL_RCCEx_PeriphCLKConfig+0x7e>
        {
          return HAL_TIMEOUT;
 8004aa6:	2303      	movs	r3, #3
 8004aa8:	e0e5      	b.n	8004c76 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004aaa:	4b76      	ldr	r3, [pc, #472]	; (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d0f0      	beq.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0x6c>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004ab6:	4b72      	ldr	r3, [pc, #456]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004ab8:	6a1b      	ldr	r3, [r3, #32]
 8004aba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004abe:	613b      	str	r3, [r7, #16]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004ac0:	693b      	ldr	r3, [r7, #16]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d02e      	beq.n	8004b24 <HAL_RCCEx_PeriphCLKConfig+0xf8>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	685b      	ldr	r3, [r3, #4]
 8004aca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ace:	693a      	ldr	r2, [r7, #16]
 8004ad0:	429a      	cmp	r2, r3
 8004ad2:	d027      	beq.n	8004b24 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004ad4:	4b6a      	ldr	r3, [pc, #424]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004ad6:	6a1b      	ldr	r3, [r3, #32]
 8004ad8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004adc:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004ade:	4b6a      	ldr	r3, [pc, #424]	; (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004ae0:	2201      	movs	r2, #1
 8004ae2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004ae4:	4b68      	ldr	r3, [pc, #416]	; (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004aea:	4a65      	ldr	r2, [pc, #404]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004aec:	693b      	ldr	r3, [r7, #16]
 8004aee:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004af0:	693b      	ldr	r3, [r7, #16]
 8004af2:	f003 0301 	and.w	r3, r3, #1
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d014      	beq.n	8004b24 <HAL_RCCEx_PeriphCLKConfig+0xf8>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004afa:	f7fe f937 	bl	8002d6c <HAL_GetTick>
 8004afe:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b00:	e00a      	b.n	8004b18 <HAL_RCCEx_PeriphCLKConfig+0xec>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b02:	f7fe f933 	bl	8002d6c <HAL_GetTick>
 8004b06:	4602      	mov	r2, r0
 8004b08:	697b      	ldr	r3, [r7, #20]
 8004b0a:	1ad3      	subs	r3, r2, r3
 8004b0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b10:	4293      	cmp	r3, r2
 8004b12:	d901      	bls.n	8004b18 <HAL_RCCEx_PeriphCLKConfig+0xec>
          {
            return HAL_TIMEOUT;
 8004b14:	2303      	movs	r3, #3
 8004b16:	e0ae      	b.n	8004c76 <HAL_RCCEx_PeriphCLKConfig+0x24a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b18:	4b59      	ldr	r3, [pc, #356]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004b1a:	6a1b      	ldr	r3, [r3, #32]
 8004b1c:	f003 0302 	and.w	r3, r3, #2
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d0ee      	beq.n	8004b02 <HAL_RCCEx_PeriphCLKConfig+0xd6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004b24:	4b56      	ldr	r3, [pc, #344]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004b26:	6a1b      	ldr	r3, [r3, #32]
 8004b28:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	685b      	ldr	r3, [r3, #4]
 8004b30:	4953      	ldr	r1, [pc, #332]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004b32:	4313      	orrs	r3, r2
 8004b34:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004b36:	7efb      	ldrb	r3, [r7, #27]
 8004b38:	2b01      	cmp	r3, #1
 8004b3a:	d105      	bne.n	8004b48 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b3c:	4b50      	ldr	r3, [pc, #320]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004b3e:	69db      	ldr	r3, [r3, #28]
 8004b40:	4a4f      	ldr	r2, [pc, #316]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004b42:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b46:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f003 0302 	and.w	r3, r3, #2
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d008      	beq.n	8004b66 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004b54:	4b4a      	ldr	r3, [pc, #296]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004b56:	685b      	ldr	r3, [r3, #4]
 8004b58:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	689b      	ldr	r3, [r3, #8]
 8004b60:	4947      	ldr	r1, [pc, #284]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004b62:	4313      	orrs	r3, r2
 8004b64:	604b      	str	r3, [r1, #4]
  }

#if defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ I2S2 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f003 0304 	and.w	r3, r3, #4
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d008      	beq.n	8004b84 <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8004b72:	4b43      	ldr	r3, [pc, #268]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004b74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b76:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	68db      	ldr	r3, [r3, #12]
 8004b7e:	4940      	ldr	r1, [pc, #256]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004b80:	4313      	orrs	r3, r2
 8004b82:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

  /*------------------------------ I2S3 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S3) == RCC_PERIPHCLK_I2S3)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f003 0308 	and.w	r3, r3, #8
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d008      	beq.n	8004ba2 <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S3CLKSOURCE(PeriphClkInit->I2s3ClockSelection));

    /* Configure the I2S3 clock source */
    __HAL_RCC_I2S3_CONFIG(PeriphClkInit->I2s3ClockSelection);
 8004b90:	4b3b      	ldr	r3, [pc, #236]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004b92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b94:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	691b      	ldr	r3, [r3, #16]
 8004b9c:	4938      	ldr	r1, [pc, #224]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004b9e:	4313      	orrs	r3, r2
 8004ba0:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

  /*------------------------------ PLL I2S Configuration ----------------------*/
  /* Check that PLLI2S need to be enabled */
  if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S2SRC) || HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S3SRC))
 8004ba2:	4b37      	ldr	r3, [pc, #220]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004ba4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ba6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d105      	bne.n	8004bba <HAL_RCCEx_PeriphCLKConfig+0x18e>
 8004bae:	4b34      	ldr	r3, [pc, #208]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004bb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bb2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d001      	beq.n	8004bbe <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Update flag to indicate that PLL I2S should be active */
    pllactive = 1;
 8004bba:	2301      	movs	r3, #1
 8004bbc:	61fb      	str	r3, [r7, #28]
  }

  /* Check if PLL I2S need to be enabled */
  if (pllactive == 1)
 8004bbe:	69fb      	ldr	r3, [r7, #28]
 8004bc0:	2b01      	cmp	r3, #1
 8004bc2:	d148      	bne.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0x22a>
  {
    /* Enable PLL I2S only if not active */
    if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_PLL3ON))
 8004bc4:	4b2e      	ldr	r3, [pc, #184]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d138      	bne.n	8004c42 <HAL_RCCEx_PeriphCLKConfig+0x216>
      assert_param(IS_RCC_PLLI2S_MUL(PeriphClkInit->PLLI2S.PLLI2SMUL));
      assert_param(IS_RCC_HSE_PREDIV2(PeriphClkInit->PLLI2S.HSEPrediv2Value));

      /* Prediv2 can be written only when the PLL2 is disabled. */
      /* Return an error only if new value is different from the programmed value */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2ON) && \
 8004bd0:	4b2b      	ldr	r3, [pc, #172]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d009      	beq.n	8004bf0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
          (__HAL_RCC_HSE_GET_PREDIV2() != PeriphClkInit->PLLI2S.HSEPrediv2Value))
 8004bdc:	4b28      	ldr	r3, [pc, #160]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004bde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004be0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	699b      	ldr	r3, [r3, #24]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2ON) && \
 8004be8:	429a      	cmp	r2, r3
 8004bea:	d001      	beq.n	8004bf0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
      {
        return HAL_ERROR;
 8004bec:	2301      	movs	r3, #1
 8004bee:	e042      	b.n	8004c76 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      }

      /* Configure the HSE prediv2 factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV2_CONFIG(PeriphClkInit->PLLI2S.HSEPrediv2Value);
 8004bf0:	4b23      	ldr	r3, [pc, #140]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004bf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bf4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	699b      	ldr	r3, [r3, #24]
 8004bfc:	4920      	ldr	r1, [pc, #128]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004bfe:	4313      	orrs	r3, r2
 8004c00:	62cb      	str	r3, [r1, #44]	; 0x2c

      /* Configure the main PLLI2S multiplication factors. */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SMUL);
 8004c02:	4b1f      	ldr	r3, [pc, #124]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004c04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c06:	f423 4270 	bic.w	r2, r3, #61440	; 0xf000
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	695b      	ldr	r3, [r3, #20]
 8004c0e:	491c      	ldr	r1, [pc, #112]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004c10:	4313      	orrs	r3, r2
 8004c12:	62cb      	str	r3, [r1, #44]	; 0x2c

      /* Enable the main PLLI2S. */
      __HAL_RCC_PLLI2S_ENABLE();
 8004c14:	4b1d      	ldr	r3, [pc, #116]	; (8004c8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004c16:	2201      	movs	r2, #1
 8004c18:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c1a:	f7fe f8a7 	bl	8002d6c <HAL_GetTick>
 8004c1e:	6178      	str	r0, [r7, #20]

      /* Wait till PLLI2S is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004c20:	e008      	b.n	8004c34 <HAL_RCCEx_PeriphCLKConfig+0x208>
      {
        if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004c22:	f7fe f8a3 	bl	8002d6c <HAL_GetTick>
 8004c26:	4602      	mov	r2, r0
 8004c28:	697b      	ldr	r3, [r7, #20]
 8004c2a:	1ad3      	subs	r3, r2, r3
 8004c2c:	2b64      	cmp	r3, #100	; 0x64
 8004c2e:	d901      	bls.n	8004c34 <HAL_RCCEx_PeriphCLKConfig+0x208>
        {
          return HAL_TIMEOUT;
 8004c30:	2303      	movs	r3, #3
 8004c32:	e020      	b.n	8004c76 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004c34:	4b12      	ldr	r3, [pc, #72]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d0f0      	beq.n	8004c22 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8004c40:	e009      	b.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0x22a>
      }
    }
    else
    {
      /* Return an error only if user wants to change the PLLI2SMUL whereas PLLI2S is active */
      if (READ_BIT(RCC->CFGR2, RCC_CFGR2_PLL3MUL) != PeriphClkInit->PLLI2S.PLLI2SMUL)
 8004c42:	4b0f      	ldr	r3, [pc, #60]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004c44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c46:	f403 4270 	and.w	r2, r3, #61440	; 0xf000
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	695b      	ldr	r3, [r3, #20]
 8004c4e:	429a      	cmp	r2, r3
 8004c50:	d001      	beq.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0x22a>
      {
        return HAL_ERROR;
 8004c52:	2301      	movs	r3, #1
 8004c54:	e00f      	b.n	8004c76 <HAL_RCCEx_PeriphCLKConfig+0x24a>

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f003 0310 	and.w	r3, r3, #16
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d008      	beq.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004c62:	4b07      	ldr	r3, [pc, #28]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004c64:	685b      	ldr	r3, [r3, #4]
 8004c66:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	69db      	ldr	r3, [r3, #28]
 8004c6e:	4904      	ldr	r1, [pc, #16]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004c70:	4313      	orrs	r3, r2
 8004c72:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004c74:	2300      	movs	r3, #0
}
 8004c76:	4618      	mov	r0, r3
 8004c78:	3720      	adds	r7, #32
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	bd80      	pop	{r7, pc}
 8004c7e:	bf00      	nop
 8004c80:	40021000 	.word	0x40021000
 8004c84:	40007000 	.word	0x40007000
 8004c88:	42420440 	.word	0x42420440
 8004c8c:	42420070 	.word	0x42420070

08004c90 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004c90:	b580      	push	{r7, lr}
 8004c92:	b082      	sub	sp, #8
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d101      	bne.n	8004ca2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004c9e:	2301      	movs	r3, #1
 8004ca0:	e076      	b.n	8004d90 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d108      	bne.n	8004cbc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	685b      	ldr	r3, [r3, #4]
 8004cae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004cb2:	d009      	beq.n	8004cc8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	61da      	str	r2, [r3, #28]
 8004cba:	e005      	b.n	8004cc8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2200      	movs	r2, #0
 8004ccc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004cd4:	b2db      	uxtb	r3, r3
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d106      	bne.n	8004ce8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2200      	movs	r2, #0
 8004cde:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004ce2:	6878      	ldr	r0, [r7, #4]
 8004ce4:	f7fd fcf2 	bl	80026cc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2202      	movs	r2, #2
 8004cec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	681a      	ldr	r2, [r3, #0]
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004cfe:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	685b      	ldr	r3, [r3, #4]
 8004d04:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	689b      	ldr	r3, [r3, #8]
 8004d0c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004d10:	431a      	orrs	r2, r3
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	68db      	ldr	r3, [r3, #12]
 8004d16:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004d1a:	431a      	orrs	r2, r3
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	691b      	ldr	r3, [r3, #16]
 8004d20:	f003 0302 	and.w	r3, r3, #2
 8004d24:	431a      	orrs	r2, r3
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	695b      	ldr	r3, [r3, #20]
 8004d2a:	f003 0301 	and.w	r3, r3, #1
 8004d2e:	431a      	orrs	r2, r3
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	699b      	ldr	r3, [r3, #24]
 8004d34:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004d38:	431a      	orrs	r2, r3
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	69db      	ldr	r3, [r3, #28]
 8004d3e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004d42:	431a      	orrs	r2, r3
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	6a1b      	ldr	r3, [r3, #32]
 8004d48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d4c:	ea42 0103 	orr.w	r1, r2, r3
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d54:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	430a      	orrs	r2, r1
 8004d5e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	699b      	ldr	r3, [r3, #24]
 8004d64:	0c1a      	lsrs	r2, r3, #16
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f002 0204 	and.w	r2, r2, #4
 8004d6e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	69da      	ldr	r2, [r3, #28]
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004d7e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2200      	movs	r2, #0
 8004d84:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2201      	movs	r2, #1
 8004d8a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004d8e:	2300      	movs	r3, #0
}
 8004d90:	4618      	mov	r0, r3
 8004d92:	3708      	adds	r7, #8
 8004d94:	46bd      	mov	sp, r7
 8004d96:	bd80      	pop	{r7, pc}

08004d98 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b088      	sub	sp, #32
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	60f8      	str	r0, [r7, #12]
 8004da0:	60b9      	str	r1, [r7, #8]
 8004da2:	603b      	str	r3, [r7, #0]
 8004da4:	4613      	mov	r3, r2
 8004da6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004da8:	2300      	movs	r3, #0
 8004daa:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004db2:	2b01      	cmp	r3, #1
 8004db4:	d101      	bne.n	8004dba <HAL_SPI_Transmit+0x22>
 8004db6:	2302      	movs	r3, #2
 8004db8:	e126      	b.n	8005008 <HAL_SPI_Transmit+0x270>
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	2201      	movs	r2, #1
 8004dbe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004dc2:	f7fd ffd3 	bl	8002d6c <HAL_GetTick>
 8004dc6:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004dc8:	88fb      	ldrh	r3, [r7, #6]
 8004dca:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004dd2:	b2db      	uxtb	r3, r3
 8004dd4:	2b01      	cmp	r3, #1
 8004dd6:	d002      	beq.n	8004dde <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004dd8:	2302      	movs	r3, #2
 8004dda:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004ddc:	e10b      	b.n	8004ff6 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004dde:	68bb      	ldr	r3, [r7, #8]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d002      	beq.n	8004dea <HAL_SPI_Transmit+0x52>
 8004de4:	88fb      	ldrh	r3, [r7, #6]
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d102      	bne.n	8004df0 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004dea:	2301      	movs	r3, #1
 8004dec:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004dee:	e102      	b.n	8004ff6 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	2203      	movs	r2, #3
 8004df4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	68ba      	ldr	r2, [r7, #8]
 8004e02:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	88fa      	ldrh	r2, [r7, #6]
 8004e08:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	88fa      	ldrh	r2, [r7, #6]
 8004e0e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	2200      	movs	r2, #0
 8004e14:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	2200      	movs	r2, #0
 8004e1a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	2200      	movs	r2, #0
 8004e20:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	2200      	movs	r2, #0
 8004e26:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	689b      	ldr	r3, [r3, #8]
 8004e32:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e36:	d10f      	bne.n	8004e58 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	681a      	ldr	r2, [r3, #0]
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e46:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	681a      	ldr	r2, [r3, #0]
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004e56:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e62:	2b40      	cmp	r3, #64	; 0x40
 8004e64:	d007      	beq.n	8004e76 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	681a      	ldr	r2, [r3, #0]
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004e74:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	68db      	ldr	r3, [r3, #12]
 8004e7a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e7e:	d14b      	bne.n	8004f18 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	685b      	ldr	r3, [r3, #4]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d002      	beq.n	8004e8e <HAL_SPI_Transmit+0xf6>
 8004e88:	8afb      	ldrh	r3, [r7, #22]
 8004e8a:	2b01      	cmp	r3, #1
 8004e8c:	d13e      	bne.n	8004f0c <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e92:	881a      	ldrh	r2, [r3, #0]
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e9e:	1c9a      	adds	r2, r3, #2
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ea8:	b29b      	uxth	r3, r3
 8004eaa:	3b01      	subs	r3, #1
 8004eac:	b29a      	uxth	r2, r3
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004eb2:	e02b      	b.n	8004f0c <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	689b      	ldr	r3, [r3, #8]
 8004eba:	f003 0302 	and.w	r3, r3, #2
 8004ebe:	2b02      	cmp	r3, #2
 8004ec0:	d112      	bne.n	8004ee8 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ec6:	881a      	ldrh	r2, [r3, #0]
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ed2:	1c9a      	adds	r2, r3, #2
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004edc:	b29b      	uxth	r3, r3
 8004ede:	3b01      	subs	r3, #1
 8004ee0:	b29a      	uxth	r2, r3
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	86da      	strh	r2, [r3, #54]	; 0x36
 8004ee6:	e011      	b.n	8004f0c <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004ee8:	f7fd ff40 	bl	8002d6c <HAL_GetTick>
 8004eec:	4602      	mov	r2, r0
 8004eee:	69bb      	ldr	r3, [r7, #24]
 8004ef0:	1ad3      	subs	r3, r2, r3
 8004ef2:	683a      	ldr	r2, [r7, #0]
 8004ef4:	429a      	cmp	r2, r3
 8004ef6:	d803      	bhi.n	8004f00 <HAL_SPI_Transmit+0x168>
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004efe:	d102      	bne.n	8004f06 <HAL_SPI_Transmit+0x16e>
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d102      	bne.n	8004f0c <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8004f06:	2303      	movs	r3, #3
 8004f08:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004f0a:	e074      	b.n	8004ff6 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004f10:	b29b      	uxth	r3, r3
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d1ce      	bne.n	8004eb4 <HAL_SPI_Transmit+0x11c>
 8004f16:	e04c      	b.n	8004fb2 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	685b      	ldr	r3, [r3, #4]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d002      	beq.n	8004f26 <HAL_SPI_Transmit+0x18e>
 8004f20:	8afb      	ldrh	r3, [r7, #22]
 8004f22:	2b01      	cmp	r3, #1
 8004f24:	d140      	bne.n	8004fa8 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	330c      	adds	r3, #12
 8004f30:	7812      	ldrb	r2, [r2, #0]
 8004f32:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f38:	1c5a      	adds	r2, r3, #1
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004f42:	b29b      	uxth	r3, r3
 8004f44:	3b01      	subs	r3, #1
 8004f46:	b29a      	uxth	r2, r3
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004f4c:	e02c      	b.n	8004fa8 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	689b      	ldr	r3, [r3, #8]
 8004f54:	f003 0302 	and.w	r3, r3, #2
 8004f58:	2b02      	cmp	r3, #2
 8004f5a:	d113      	bne.n	8004f84 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	330c      	adds	r3, #12
 8004f66:	7812      	ldrb	r2, [r2, #0]
 8004f68:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f6e:	1c5a      	adds	r2, r3, #1
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004f78:	b29b      	uxth	r3, r3
 8004f7a:	3b01      	subs	r3, #1
 8004f7c:	b29a      	uxth	r2, r3
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	86da      	strh	r2, [r3, #54]	; 0x36
 8004f82:	e011      	b.n	8004fa8 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004f84:	f7fd fef2 	bl	8002d6c <HAL_GetTick>
 8004f88:	4602      	mov	r2, r0
 8004f8a:	69bb      	ldr	r3, [r7, #24]
 8004f8c:	1ad3      	subs	r3, r2, r3
 8004f8e:	683a      	ldr	r2, [r7, #0]
 8004f90:	429a      	cmp	r2, r3
 8004f92:	d803      	bhi.n	8004f9c <HAL_SPI_Transmit+0x204>
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f9a:	d102      	bne.n	8004fa2 <HAL_SPI_Transmit+0x20a>
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d102      	bne.n	8004fa8 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8004fa2:	2303      	movs	r3, #3
 8004fa4:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004fa6:	e026      	b.n	8004ff6 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004fac:	b29b      	uxth	r3, r3
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d1cd      	bne.n	8004f4e <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004fb2:	69ba      	ldr	r2, [r7, #24]
 8004fb4:	6839      	ldr	r1, [r7, #0]
 8004fb6:	68f8      	ldr	r0, [r7, #12]
 8004fb8:	f000 fa62 	bl	8005480 <SPI_EndRxTxTransaction>
 8004fbc:	4603      	mov	r3, r0
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d002      	beq.n	8004fc8 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	2220      	movs	r2, #32
 8004fc6:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	689b      	ldr	r3, [r3, #8]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d10a      	bne.n	8004fe6 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	613b      	str	r3, [r7, #16]
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	68db      	ldr	r3, [r3, #12]
 8004fda:	613b      	str	r3, [r7, #16]
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	689b      	ldr	r3, [r3, #8]
 8004fe2:	613b      	str	r3, [r7, #16]
 8004fe4:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d002      	beq.n	8004ff4 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8004fee:	2301      	movs	r3, #1
 8004ff0:	77fb      	strb	r3, [r7, #31]
 8004ff2:	e000      	b.n	8004ff6 <HAL_SPI_Transmit+0x25e>
  }

error:
 8004ff4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	2201      	movs	r2, #1
 8004ffa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	2200      	movs	r2, #0
 8005002:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005006:	7ffb      	ldrb	r3, [r7, #31]
}
 8005008:	4618      	mov	r0, r3
 800500a:	3720      	adds	r7, #32
 800500c:	46bd      	mov	sp, r7
 800500e:	bd80      	pop	{r7, pc}

08005010 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005010:	b580      	push	{r7, lr}
 8005012:	b08c      	sub	sp, #48	; 0x30
 8005014:	af00      	add	r7, sp, #0
 8005016:	60f8      	str	r0, [r7, #12]
 8005018:	60b9      	str	r1, [r7, #8]
 800501a:	607a      	str	r2, [r7, #4]
 800501c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800501e:	2301      	movs	r3, #1
 8005020:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005022:	2300      	movs	r3, #0
 8005024:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800502e:	2b01      	cmp	r3, #1
 8005030:	d101      	bne.n	8005036 <HAL_SPI_TransmitReceive+0x26>
 8005032:	2302      	movs	r3, #2
 8005034:	e18a      	b.n	800534c <HAL_SPI_TransmitReceive+0x33c>
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	2201      	movs	r2, #1
 800503a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800503e:	f7fd fe95 	bl	8002d6c <HAL_GetTick>
 8005042:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800504a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	685b      	ldr	r3, [r3, #4]
 8005052:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005054:	887b      	ldrh	r3, [r7, #2]
 8005056:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005058:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800505c:	2b01      	cmp	r3, #1
 800505e:	d00f      	beq.n	8005080 <HAL_SPI_TransmitReceive+0x70>
 8005060:	69fb      	ldr	r3, [r7, #28]
 8005062:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005066:	d107      	bne.n	8005078 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	689b      	ldr	r3, [r3, #8]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d103      	bne.n	8005078 <HAL_SPI_TransmitReceive+0x68>
 8005070:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005074:	2b04      	cmp	r3, #4
 8005076:	d003      	beq.n	8005080 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005078:	2302      	movs	r3, #2
 800507a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800507e:	e15b      	b.n	8005338 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005080:	68bb      	ldr	r3, [r7, #8]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d005      	beq.n	8005092 <HAL_SPI_TransmitReceive+0x82>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2b00      	cmp	r3, #0
 800508a:	d002      	beq.n	8005092 <HAL_SPI_TransmitReceive+0x82>
 800508c:	887b      	ldrh	r3, [r7, #2]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d103      	bne.n	800509a <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005092:	2301      	movs	r3, #1
 8005094:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005098:	e14e      	b.n	8005338 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80050a0:	b2db      	uxtb	r3, r3
 80050a2:	2b04      	cmp	r3, #4
 80050a4:	d003      	beq.n	80050ae <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	2205      	movs	r2, #5
 80050aa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	2200      	movs	r2, #0
 80050b2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	687a      	ldr	r2, [r7, #4]
 80050b8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	887a      	ldrh	r2, [r7, #2]
 80050be:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	887a      	ldrh	r2, [r7, #2]
 80050c4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	68ba      	ldr	r2, [r7, #8]
 80050ca:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	887a      	ldrh	r2, [r7, #2]
 80050d0:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	887a      	ldrh	r2, [r7, #2]
 80050d6:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	2200      	movs	r2, #0
 80050dc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	2200      	movs	r2, #0
 80050e2:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050ee:	2b40      	cmp	r3, #64	; 0x40
 80050f0:	d007      	beq.n	8005102 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	681a      	ldr	r2, [r3, #0]
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005100:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	68db      	ldr	r3, [r3, #12]
 8005106:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800510a:	d178      	bne.n	80051fe <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	685b      	ldr	r3, [r3, #4]
 8005110:	2b00      	cmp	r3, #0
 8005112:	d002      	beq.n	800511a <HAL_SPI_TransmitReceive+0x10a>
 8005114:	8b7b      	ldrh	r3, [r7, #26]
 8005116:	2b01      	cmp	r3, #1
 8005118:	d166      	bne.n	80051e8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800511e:	881a      	ldrh	r2, [r3, #0]
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800512a:	1c9a      	adds	r2, r3, #2
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005134:	b29b      	uxth	r3, r3
 8005136:	3b01      	subs	r3, #1
 8005138:	b29a      	uxth	r2, r3
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800513e:	e053      	b.n	80051e8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	689b      	ldr	r3, [r3, #8]
 8005146:	f003 0302 	and.w	r3, r3, #2
 800514a:	2b02      	cmp	r3, #2
 800514c:	d11b      	bne.n	8005186 <HAL_SPI_TransmitReceive+0x176>
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005152:	b29b      	uxth	r3, r3
 8005154:	2b00      	cmp	r3, #0
 8005156:	d016      	beq.n	8005186 <HAL_SPI_TransmitReceive+0x176>
 8005158:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800515a:	2b01      	cmp	r3, #1
 800515c:	d113      	bne.n	8005186 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005162:	881a      	ldrh	r2, [r3, #0]
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800516e:	1c9a      	adds	r2, r3, #2
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005178:	b29b      	uxth	r3, r3
 800517a:	3b01      	subs	r3, #1
 800517c:	b29a      	uxth	r2, r3
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005182:	2300      	movs	r3, #0
 8005184:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	689b      	ldr	r3, [r3, #8]
 800518c:	f003 0301 	and.w	r3, r3, #1
 8005190:	2b01      	cmp	r3, #1
 8005192:	d119      	bne.n	80051c8 <HAL_SPI_TransmitReceive+0x1b8>
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005198:	b29b      	uxth	r3, r3
 800519a:	2b00      	cmp	r3, #0
 800519c:	d014      	beq.n	80051c8 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	68da      	ldr	r2, [r3, #12]
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051a8:	b292      	uxth	r2, r2
 80051aa:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051b0:	1c9a      	adds	r2, r3, #2
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80051ba:	b29b      	uxth	r3, r3
 80051bc:	3b01      	subs	r3, #1
 80051be:	b29a      	uxth	r2, r3
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80051c4:	2301      	movs	r3, #1
 80051c6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80051c8:	f7fd fdd0 	bl	8002d6c <HAL_GetTick>
 80051cc:	4602      	mov	r2, r0
 80051ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051d0:	1ad3      	subs	r3, r2, r3
 80051d2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80051d4:	429a      	cmp	r2, r3
 80051d6:	d807      	bhi.n	80051e8 <HAL_SPI_TransmitReceive+0x1d8>
 80051d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051de:	d003      	beq.n	80051e8 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80051e0:	2303      	movs	r3, #3
 80051e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80051e6:	e0a7      	b.n	8005338 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80051ec:	b29b      	uxth	r3, r3
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d1a6      	bne.n	8005140 <HAL_SPI_TransmitReceive+0x130>
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80051f6:	b29b      	uxth	r3, r3
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d1a1      	bne.n	8005140 <HAL_SPI_TransmitReceive+0x130>
 80051fc:	e07c      	b.n	80052f8 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	685b      	ldr	r3, [r3, #4]
 8005202:	2b00      	cmp	r3, #0
 8005204:	d002      	beq.n	800520c <HAL_SPI_TransmitReceive+0x1fc>
 8005206:	8b7b      	ldrh	r3, [r7, #26]
 8005208:	2b01      	cmp	r3, #1
 800520a:	d16b      	bne.n	80052e4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	330c      	adds	r3, #12
 8005216:	7812      	ldrb	r2, [r2, #0]
 8005218:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800521e:	1c5a      	adds	r2, r3, #1
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005228:	b29b      	uxth	r3, r3
 800522a:	3b01      	subs	r3, #1
 800522c:	b29a      	uxth	r2, r3
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005232:	e057      	b.n	80052e4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	689b      	ldr	r3, [r3, #8]
 800523a:	f003 0302 	and.w	r3, r3, #2
 800523e:	2b02      	cmp	r3, #2
 8005240:	d11c      	bne.n	800527c <HAL_SPI_TransmitReceive+0x26c>
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005246:	b29b      	uxth	r3, r3
 8005248:	2b00      	cmp	r3, #0
 800524a:	d017      	beq.n	800527c <HAL_SPI_TransmitReceive+0x26c>
 800524c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800524e:	2b01      	cmp	r3, #1
 8005250:	d114      	bne.n	800527c <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	330c      	adds	r3, #12
 800525c:	7812      	ldrb	r2, [r2, #0]
 800525e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005264:	1c5a      	adds	r2, r3, #1
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800526e:	b29b      	uxth	r3, r3
 8005270:	3b01      	subs	r3, #1
 8005272:	b29a      	uxth	r2, r3
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005278:	2300      	movs	r3, #0
 800527a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	689b      	ldr	r3, [r3, #8]
 8005282:	f003 0301 	and.w	r3, r3, #1
 8005286:	2b01      	cmp	r3, #1
 8005288:	d119      	bne.n	80052be <HAL_SPI_TransmitReceive+0x2ae>
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800528e:	b29b      	uxth	r3, r3
 8005290:	2b00      	cmp	r3, #0
 8005292:	d014      	beq.n	80052be <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	68da      	ldr	r2, [r3, #12]
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800529e:	b2d2      	uxtb	r2, r2
 80052a0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052a6:	1c5a      	adds	r2, r3, #1
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052b0:	b29b      	uxth	r3, r3
 80052b2:	3b01      	subs	r3, #1
 80052b4:	b29a      	uxth	r2, r3
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80052ba:	2301      	movs	r3, #1
 80052bc:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80052be:	f7fd fd55 	bl	8002d6c <HAL_GetTick>
 80052c2:	4602      	mov	r2, r0
 80052c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052c6:	1ad3      	subs	r3, r2, r3
 80052c8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80052ca:	429a      	cmp	r2, r3
 80052cc:	d803      	bhi.n	80052d6 <HAL_SPI_TransmitReceive+0x2c6>
 80052ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052d4:	d102      	bne.n	80052dc <HAL_SPI_TransmitReceive+0x2cc>
 80052d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d103      	bne.n	80052e4 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80052dc:	2303      	movs	r3, #3
 80052de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80052e2:	e029      	b.n	8005338 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80052e8:	b29b      	uxth	r3, r3
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d1a2      	bne.n	8005234 <HAL_SPI_TransmitReceive+0x224>
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052f2:	b29b      	uxth	r3, r3
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d19d      	bne.n	8005234 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80052f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80052fa:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80052fc:	68f8      	ldr	r0, [r7, #12]
 80052fe:	f000 f8bf 	bl	8005480 <SPI_EndRxTxTransaction>
 8005302:	4603      	mov	r3, r0
 8005304:	2b00      	cmp	r3, #0
 8005306:	d006      	beq.n	8005316 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8005308:	2301      	movs	r3, #1
 800530a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	2220      	movs	r2, #32
 8005312:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005314:	e010      	b.n	8005338 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	689b      	ldr	r3, [r3, #8]
 800531a:	2b00      	cmp	r3, #0
 800531c:	d10b      	bne.n	8005336 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800531e:	2300      	movs	r3, #0
 8005320:	617b      	str	r3, [r7, #20]
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	68db      	ldr	r3, [r3, #12]
 8005328:	617b      	str	r3, [r7, #20]
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	689b      	ldr	r3, [r3, #8]
 8005330:	617b      	str	r3, [r7, #20]
 8005332:	697b      	ldr	r3, [r7, #20]
 8005334:	e000      	b.n	8005338 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8005336:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	2201      	movs	r2, #1
 800533c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	2200      	movs	r2, #0
 8005344:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005348:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800534c:	4618      	mov	r0, r3
 800534e:	3730      	adds	r7, #48	; 0x30
 8005350:	46bd      	mov	sp, r7
 8005352:	bd80      	pop	{r7, pc}

08005354 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8005354:	b480      	push	{r7}
 8005356:	b083      	sub	sp, #12
 8005358:	af00      	add	r7, sp, #0
 800535a:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005362:	b2db      	uxtb	r3, r3
}
 8005364:	4618      	mov	r0, r3
 8005366:	370c      	adds	r7, #12
 8005368:	46bd      	mov	sp, r7
 800536a:	bc80      	pop	{r7}
 800536c:	4770      	bx	lr
	...

08005370 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005370:	b580      	push	{r7, lr}
 8005372:	b088      	sub	sp, #32
 8005374:	af00      	add	r7, sp, #0
 8005376:	60f8      	str	r0, [r7, #12]
 8005378:	60b9      	str	r1, [r7, #8]
 800537a:	603b      	str	r3, [r7, #0]
 800537c:	4613      	mov	r3, r2
 800537e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005380:	f7fd fcf4 	bl	8002d6c <HAL_GetTick>
 8005384:	4602      	mov	r2, r0
 8005386:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005388:	1a9b      	subs	r3, r3, r2
 800538a:	683a      	ldr	r2, [r7, #0]
 800538c:	4413      	add	r3, r2
 800538e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005390:	f7fd fcec 	bl	8002d6c <HAL_GetTick>
 8005394:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005396:	4b39      	ldr	r3, [pc, #228]	; (800547c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	015b      	lsls	r3, r3, #5
 800539c:	0d1b      	lsrs	r3, r3, #20
 800539e:	69fa      	ldr	r2, [r7, #28]
 80053a0:	fb02 f303 	mul.w	r3, r2, r3
 80053a4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80053a6:	e054      	b.n	8005452 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80053a8:	683b      	ldr	r3, [r7, #0]
 80053aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053ae:	d050      	beq.n	8005452 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80053b0:	f7fd fcdc 	bl	8002d6c <HAL_GetTick>
 80053b4:	4602      	mov	r2, r0
 80053b6:	69bb      	ldr	r3, [r7, #24]
 80053b8:	1ad3      	subs	r3, r2, r3
 80053ba:	69fa      	ldr	r2, [r7, #28]
 80053bc:	429a      	cmp	r2, r3
 80053be:	d902      	bls.n	80053c6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80053c0:	69fb      	ldr	r3, [r7, #28]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d13d      	bne.n	8005442 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	685a      	ldr	r2, [r3, #4]
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80053d4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	685b      	ldr	r3, [r3, #4]
 80053da:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80053de:	d111      	bne.n	8005404 <SPI_WaitFlagStateUntilTimeout+0x94>
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	689b      	ldr	r3, [r3, #8]
 80053e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80053e8:	d004      	beq.n	80053f4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	689b      	ldr	r3, [r3, #8]
 80053ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80053f2:	d107      	bne.n	8005404 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	681a      	ldr	r2, [r3, #0]
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005402:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005408:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800540c:	d10f      	bne.n	800542e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	681a      	ldr	r2, [r3, #0]
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800541c:	601a      	str	r2, [r3, #0]
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	681a      	ldr	r2, [r3, #0]
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800542c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	2201      	movs	r2, #1
 8005432:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	2200      	movs	r2, #0
 800543a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800543e:	2303      	movs	r3, #3
 8005440:	e017      	b.n	8005472 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8005442:	697b      	ldr	r3, [r7, #20]
 8005444:	2b00      	cmp	r3, #0
 8005446:	d101      	bne.n	800544c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005448:	2300      	movs	r3, #0
 800544a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800544c:	697b      	ldr	r3, [r7, #20]
 800544e:	3b01      	subs	r3, #1
 8005450:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	689a      	ldr	r2, [r3, #8]
 8005458:	68bb      	ldr	r3, [r7, #8]
 800545a:	4013      	ands	r3, r2
 800545c:	68ba      	ldr	r2, [r7, #8]
 800545e:	429a      	cmp	r2, r3
 8005460:	bf0c      	ite	eq
 8005462:	2301      	moveq	r3, #1
 8005464:	2300      	movne	r3, #0
 8005466:	b2db      	uxtb	r3, r3
 8005468:	461a      	mov	r2, r3
 800546a:	79fb      	ldrb	r3, [r7, #7]
 800546c:	429a      	cmp	r2, r3
 800546e:	d19b      	bne.n	80053a8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005470:	2300      	movs	r3, #0
}
 8005472:	4618      	mov	r0, r3
 8005474:	3720      	adds	r7, #32
 8005476:	46bd      	mov	sp, r7
 8005478:	bd80      	pop	{r7, pc}
 800547a:	bf00      	nop
 800547c:	20000014 	.word	0x20000014

08005480 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005480:	b580      	push	{r7, lr}
 8005482:	b086      	sub	sp, #24
 8005484:	af02      	add	r7, sp, #8
 8005486:	60f8      	str	r0, [r7, #12]
 8005488:	60b9      	str	r1, [r7, #8]
 800548a:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	9300      	str	r3, [sp, #0]
 8005490:	68bb      	ldr	r3, [r7, #8]
 8005492:	2200      	movs	r2, #0
 8005494:	2180      	movs	r1, #128	; 0x80
 8005496:	68f8      	ldr	r0, [r7, #12]
 8005498:	f7ff ff6a 	bl	8005370 <SPI_WaitFlagStateUntilTimeout>
 800549c:	4603      	mov	r3, r0
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d007      	beq.n	80054b2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054a6:	f043 0220 	orr.w	r2, r3, #32
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80054ae:	2303      	movs	r3, #3
 80054b0:	e000      	b.n	80054b4 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 80054b2:	2300      	movs	r3, #0
}
 80054b4:	4618      	mov	r0, r3
 80054b6:	3710      	adds	r7, #16
 80054b8:	46bd      	mov	sp, r7
 80054ba:	bd80      	pop	{r7, pc}

080054bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80054bc:	b580      	push	{r7, lr}
 80054be:	b082      	sub	sp, #8
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d101      	bne.n	80054ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80054ca:	2301      	movs	r3, #1
 80054cc:	e041      	b.n	8005552 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054d4:	b2db      	uxtb	r3, r3
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d106      	bne.n	80054e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2200      	movs	r2, #0
 80054de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80054e2:	6878      	ldr	r0, [r7, #4]
 80054e4:	f7fd f978 	bl	80027d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2202      	movs	r2, #2
 80054ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681a      	ldr	r2, [r3, #0]
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	3304      	adds	r3, #4
 80054f8:	4619      	mov	r1, r3
 80054fa:	4610      	mov	r0, r2
 80054fc:	f000 fb2a 	bl	8005b54 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2201      	movs	r2, #1
 8005504:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2201      	movs	r2, #1
 800550c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2201      	movs	r2, #1
 8005514:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2201      	movs	r2, #1
 800551c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2201      	movs	r2, #1
 8005524:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2201      	movs	r2, #1
 800552c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2201      	movs	r2, #1
 8005534:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2201      	movs	r2, #1
 800553c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2201      	movs	r2, #1
 8005544:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2201      	movs	r2, #1
 800554c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005550:	2300      	movs	r3, #0
}
 8005552:	4618      	mov	r0, r3
 8005554:	3708      	adds	r7, #8
 8005556:	46bd      	mov	sp, r7
 8005558:	bd80      	pop	{r7, pc}
	...

0800555c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800555c:	b480      	push	{r7}
 800555e:	b085      	sub	sp, #20
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800556a:	b2db      	uxtb	r3, r3
 800556c:	2b01      	cmp	r3, #1
 800556e:	d001      	beq.n	8005574 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005570:	2301      	movs	r3, #1
 8005572:	e037      	b.n	80055e4 <HAL_TIM_Base_Start+0x88>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2202      	movs	r2, #2
 8005578:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	4a1b      	ldr	r2, [pc, #108]	; (80055f0 <HAL_TIM_Base_Start+0x94>)
 8005582:	4293      	cmp	r3, r2
 8005584:	d013      	beq.n	80055ae <HAL_TIM_Base_Start+0x52>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800558e:	d00e      	beq.n	80055ae <HAL_TIM_Base_Start+0x52>
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	4a17      	ldr	r2, [pc, #92]	; (80055f4 <HAL_TIM_Base_Start+0x98>)
 8005596:	4293      	cmp	r3, r2
 8005598:	d009      	beq.n	80055ae <HAL_TIM_Base_Start+0x52>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	4a16      	ldr	r2, [pc, #88]	; (80055f8 <HAL_TIM_Base_Start+0x9c>)
 80055a0:	4293      	cmp	r3, r2
 80055a2:	d004      	beq.n	80055ae <HAL_TIM_Base_Start+0x52>
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	4a14      	ldr	r2, [pc, #80]	; (80055fc <HAL_TIM_Base_Start+0xa0>)
 80055aa:	4293      	cmp	r3, r2
 80055ac:	d111      	bne.n	80055d2 <HAL_TIM_Base_Start+0x76>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	689b      	ldr	r3, [r3, #8]
 80055b4:	f003 0307 	and.w	r3, r3, #7
 80055b8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	2b06      	cmp	r3, #6
 80055be:	d010      	beq.n	80055e2 <HAL_TIM_Base_Start+0x86>
    {
      __HAL_TIM_ENABLE(htim);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	681a      	ldr	r2, [r3, #0]
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f042 0201 	orr.w	r2, r2, #1
 80055ce:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055d0:	e007      	b.n	80055e2 <HAL_TIM_Base_Start+0x86>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	681a      	ldr	r2, [r3, #0]
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f042 0201 	orr.w	r2, r2, #1
 80055e0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80055e2:	2300      	movs	r3, #0
}
 80055e4:	4618      	mov	r0, r3
 80055e6:	3714      	adds	r7, #20
 80055e8:	46bd      	mov	sp, r7
 80055ea:	bc80      	pop	{r7}
 80055ec:	4770      	bx	lr
 80055ee:	bf00      	nop
 80055f0:	40012c00 	.word	0x40012c00
 80055f4:	40000400 	.word	0x40000400
 80055f8:	40000800 	.word	0x40000800
 80055fc:	40000c00 	.word	0x40000c00

08005600 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8005600:	b580      	push	{r7, lr}
 8005602:	b082      	sub	sp, #8
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d101      	bne.n	8005612 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800560e:	2301      	movs	r3, #1
 8005610:	e041      	b.n	8005696 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005618:	b2db      	uxtb	r3, r3
 800561a:	2b00      	cmp	r3, #0
 800561c:	d106      	bne.n	800562c <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	2200      	movs	r2, #0
 8005622:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8005626:	6878      	ldr	r0, [r7, #4]
 8005628:	f000 f839 	bl	800569e <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2202      	movs	r2, #2
 8005630:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681a      	ldr	r2, [r3, #0]
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	3304      	adds	r3, #4
 800563c:	4619      	mov	r1, r3
 800563e:	4610      	mov	r0, r2
 8005640:	f000 fa88 	bl	8005b54 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2201      	movs	r2, #1
 8005648:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2201      	movs	r2, #1
 8005650:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2201      	movs	r2, #1
 8005658:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2201      	movs	r2, #1
 8005660:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2201      	movs	r2, #1
 8005668:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2201      	movs	r2, #1
 8005670:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2201      	movs	r2, #1
 8005678:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2201      	movs	r2, #1
 8005680:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2201      	movs	r2, #1
 8005688:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2201      	movs	r2, #1
 8005690:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005694:	2300      	movs	r3, #0
}
 8005696:	4618      	mov	r0, r3
 8005698:	3708      	adds	r7, #8
 800569a:	46bd      	mov	sp, r7
 800569c:	bd80      	pop	{r7, pc}

0800569e <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800569e:	b480      	push	{r7}
 80056a0:	b083      	sub	sp, #12
 80056a2:	af00      	add	r7, sp, #0
 80056a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80056a6:	bf00      	nop
 80056a8:	370c      	adds	r7, #12
 80056aa:	46bd      	mov	sp, r7
 80056ac:	bc80      	pop	{r7}
 80056ae:	4770      	bx	lr

080056b0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b082      	sub	sp, #8
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	691b      	ldr	r3, [r3, #16]
 80056be:	f003 0302 	and.w	r3, r3, #2
 80056c2:	2b02      	cmp	r3, #2
 80056c4:	d122      	bne.n	800570c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	68db      	ldr	r3, [r3, #12]
 80056cc:	f003 0302 	and.w	r3, r3, #2
 80056d0:	2b02      	cmp	r3, #2
 80056d2:	d11b      	bne.n	800570c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f06f 0202 	mvn.w	r2, #2
 80056dc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2201      	movs	r2, #1
 80056e2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	699b      	ldr	r3, [r3, #24]
 80056ea:	f003 0303 	and.w	r3, r3, #3
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d003      	beq.n	80056fa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80056f2:	6878      	ldr	r0, [r7, #4]
 80056f4:	f000 fa12 	bl	8005b1c <HAL_TIM_IC_CaptureCallback>
 80056f8:	e005      	b.n	8005706 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80056fa:	6878      	ldr	r0, [r7, #4]
 80056fc:	f000 fa05 	bl	8005b0a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005700:	6878      	ldr	r0, [r7, #4]
 8005702:	f000 fa14 	bl	8005b2e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2200      	movs	r2, #0
 800570a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	691b      	ldr	r3, [r3, #16]
 8005712:	f003 0304 	and.w	r3, r3, #4
 8005716:	2b04      	cmp	r3, #4
 8005718:	d122      	bne.n	8005760 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	68db      	ldr	r3, [r3, #12]
 8005720:	f003 0304 	and.w	r3, r3, #4
 8005724:	2b04      	cmp	r3, #4
 8005726:	d11b      	bne.n	8005760 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f06f 0204 	mvn.w	r2, #4
 8005730:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	2202      	movs	r2, #2
 8005736:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	699b      	ldr	r3, [r3, #24]
 800573e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005742:	2b00      	cmp	r3, #0
 8005744:	d003      	beq.n	800574e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005746:	6878      	ldr	r0, [r7, #4]
 8005748:	f000 f9e8 	bl	8005b1c <HAL_TIM_IC_CaptureCallback>
 800574c:	e005      	b.n	800575a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800574e:	6878      	ldr	r0, [r7, #4]
 8005750:	f000 f9db 	bl	8005b0a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005754:	6878      	ldr	r0, [r7, #4]
 8005756:	f000 f9ea 	bl	8005b2e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	2200      	movs	r2, #0
 800575e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	691b      	ldr	r3, [r3, #16]
 8005766:	f003 0308 	and.w	r3, r3, #8
 800576a:	2b08      	cmp	r3, #8
 800576c:	d122      	bne.n	80057b4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	68db      	ldr	r3, [r3, #12]
 8005774:	f003 0308 	and.w	r3, r3, #8
 8005778:	2b08      	cmp	r3, #8
 800577a:	d11b      	bne.n	80057b4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f06f 0208 	mvn.w	r2, #8
 8005784:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	2204      	movs	r2, #4
 800578a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	69db      	ldr	r3, [r3, #28]
 8005792:	f003 0303 	and.w	r3, r3, #3
 8005796:	2b00      	cmp	r3, #0
 8005798:	d003      	beq.n	80057a2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800579a:	6878      	ldr	r0, [r7, #4]
 800579c:	f000 f9be 	bl	8005b1c <HAL_TIM_IC_CaptureCallback>
 80057a0:	e005      	b.n	80057ae <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057a2:	6878      	ldr	r0, [r7, #4]
 80057a4:	f000 f9b1 	bl	8005b0a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057a8:	6878      	ldr	r0, [r7, #4]
 80057aa:	f000 f9c0 	bl	8005b2e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2200      	movs	r2, #0
 80057b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	691b      	ldr	r3, [r3, #16]
 80057ba:	f003 0310 	and.w	r3, r3, #16
 80057be:	2b10      	cmp	r3, #16
 80057c0:	d122      	bne.n	8005808 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	68db      	ldr	r3, [r3, #12]
 80057c8:	f003 0310 	and.w	r3, r3, #16
 80057cc:	2b10      	cmp	r3, #16
 80057ce:	d11b      	bne.n	8005808 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f06f 0210 	mvn.w	r2, #16
 80057d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2208      	movs	r2, #8
 80057de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	69db      	ldr	r3, [r3, #28]
 80057e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d003      	beq.n	80057f6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057ee:	6878      	ldr	r0, [r7, #4]
 80057f0:	f000 f994 	bl	8005b1c <HAL_TIM_IC_CaptureCallback>
 80057f4:	e005      	b.n	8005802 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057f6:	6878      	ldr	r0, [r7, #4]
 80057f8:	f000 f987 	bl	8005b0a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057fc:	6878      	ldr	r0, [r7, #4]
 80057fe:	f000 f996 	bl	8005b2e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	2200      	movs	r2, #0
 8005806:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	691b      	ldr	r3, [r3, #16]
 800580e:	f003 0301 	and.w	r3, r3, #1
 8005812:	2b01      	cmp	r3, #1
 8005814:	d10e      	bne.n	8005834 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	68db      	ldr	r3, [r3, #12]
 800581c:	f003 0301 	and.w	r3, r3, #1
 8005820:	2b01      	cmp	r3, #1
 8005822:	d107      	bne.n	8005834 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f06f 0201 	mvn.w	r2, #1
 800582c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800582e:	6878      	ldr	r0, [r7, #4]
 8005830:	f000 f962 	bl	8005af8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	691b      	ldr	r3, [r3, #16]
 800583a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800583e:	2b80      	cmp	r3, #128	; 0x80
 8005840:	d10e      	bne.n	8005860 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	68db      	ldr	r3, [r3, #12]
 8005848:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800584c:	2b80      	cmp	r3, #128	; 0x80
 800584e:	d107      	bne.n	8005860 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005858:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800585a:	6878      	ldr	r0, [r7, #4]
 800585c:	f000 fcc4 	bl	80061e8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	691b      	ldr	r3, [r3, #16]
 8005866:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800586a:	2b40      	cmp	r3, #64	; 0x40
 800586c:	d10e      	bne.n	800588c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	68db      	ldr	r3, [r3, #12]
 8005874:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005878:	2b40      	cmp	r3, #64	; 0x40
 800587a:	d107      	bne.n	800588c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005884:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005886:	6878      	ldr	r0, [r7, #4]
 8005888:	f000 f95a 	bl	8005b40 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	691b      	ldr	r3, [r3, #16]
 8005892:	f003 0320 	and.w	r3, r3, #32
 8005896:	2b20      	cmp	r3, #32
 8005898:	d10e      	bne.n	80058b8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	68db      	ldr	r3, [r3, #12]
 80058a0:	f003 0320 	and.w	r3, r3, #32
 80058a4:	2b20      	cmp	r3, #32
 80058a6:	d107      	bne.n	80058b8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f06f 0220 	mvn.w	r2, #32
 80058b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80058b2:	6878      	ldr	r0, [r7, #4]
 80058b4:	f000 fc8f 	bl	80061d6 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80058b8:	bf00      	nop
 80058ba:	3708      	adds	r7, #8
 80058bc:	46bd      	mov	sp, r7
 80058be:	bd80      	pop	{r7, pc}

080058c0 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b084      	sub	sp, #16
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	60f8      	str	r0, [r7, #12]
 80058c8:	60b9      	str	r1, [r7, #8]
 80058ca:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80058d2:	2b01      	cmp	r3, #1
 80058d4:	d101      	bne.n	80058da <HAL_TIM_OC_ConfigChannel+0x1a>
 80058d6:	2302      	movs	r3, #2
 80058d8:	e046      	b.n	8005968 <HAL_TIM_OC_ConfigChannel+0xa8>
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	2201      	movs	r2, #1
 80058de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	2b0c      	cmp	r3, #12
 80058e6:	d839      	bhi.n	800595c <HAL_TIM_OC_ConfigChannel+0x9c>
 80058e8:	a201      	add	r2, pc, #4	; (adr r2, 80058f0 <HAL_TIM_OC_ConfigChannel+0x30>)
 80058ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058ee:	bf00      	nop
 80058f0:	08005925 	.word	0x08005925
 80058f4:	0800595d 	.word	0x0800595d
 80058f8:	0800595d 	.word	0x0800595d
 80058fc:	0800595d 	.word	0x0800595d
 8005900:	08005933 	.word	0x08005933
 8005904:	0800595d 	.word	0x0800595d
 8005908:	0800595d 	.word	0x0800595d
 800590c:	0800595d 	.word	0x0800595d
 8005910:	08005941 	.word	0x08005941
 8005914:	0800595d 	.word	0x0800595d
 8005918:	0800595d 	.word	0x0800595d
 800591c:	0800595d 	.word	0x0800595d
 8005920:	0800594f 	.word	0x0800594f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	68b9      	ldr	r1, [r7, #8]
 800592a:	4618      	mov	r0, r3
 800592c:	f000 f97e 	bl	8005c2c <TIM_OC1_SetConfig>
      break;
 8005930:	e015      	b.n	800595e <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	68b9      	ldr	r1, [r7, #8]
 8005938:	4618      	mov	r0, r3
 800593a:	f000 f9dd 	bl	8005cf8 <TIM_OC2_SetConfig>
      break;
 800593e:	e00e      	b.n	800595e <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	68b9      	ldr	r1, [r7, #8]
 8005946:	4618      	mov	r0, r3
 8005948:	f000 fa40 	bl	8005dcc <TIM_OC3_SetConfig>
      break;
 800594c:	e007      	b.n	800595e <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	68b9      	ldr	r1, [r7, #8]
 8005954:	4618      	mov	r0, r3
 8005956:	f000 faa3 	bl	8005ea0 <TIM_OC4_SetConfig>
      break;
 800595a:	e000      	b.n	800595e <HAL_TIM_OC_ConfigChannel+0x9e>
    }

    default:
      break;
 800595c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	2200      	movs	r2, #0
 8005962:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005966:	2300      	movs	r3, #0
}
 8005968:	4618      	mov	r0, r3
 800596a:	3710      	adds	r7, #16
 800596c:	46bd      	mov	sp, r7
 800596e:	bd80      	pop	{r7, pc}

08005970 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005970:	b580      	push	{r7, lr}
 8005972:	b084      	sub	sp, #16
 8005974:	af00      	add	r7, sp, #0
 8005976:	6078      	str	r0, [r7, #4]
 8005978:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005980:	2b01      	cmp	r3, #1
 8005982:	d101      	bne.n	8005988 <HAL_TIM_ConfigClockSource+0x18>
 8005984:	2302      	movs	r3, #2
 8005986:	e0b3      	b.n	8005af0 <HAL_TIM_ConfigClockSource+0x180>
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2201      	movs	r2, #1
 800598c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2202      	movs	r2, #2
 8005994:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	689b      	ldr	r3, [r3, #8]
 800599e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80059a6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80059ae:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	68fa      	ldr	r2, [r7, #12]
 80059b6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80059b8:	683b      	ldr	r3, [r7, #0]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80059c0:	d03e      	beq.n	8005a40 <HAL_TIM_ConfigClockSource+0xd0>
 80059c2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80059c6:	f200 8087 	bhi.w	8005ad8 <HAL_TIM_ConfigClockSource+0x168>
 80059ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059ce:	f000 8085 	beq.w	8005adc <HAL_TIM_ConfigClockSource+0x16c>
 80059d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059d6:	d87f      	bhi.n	8005ad8 <HAL_TIM_ConfigClockSource+0x168>
 80059d8:	2b70      	cmp	r3, #112	; 0x70
 80059da:	d01a      	beq.n	8005a12 <HAL_TIM_ConfigClockSource+0xa2>
 80059dc:	2b70      	cmp	r3, #112	; 0x70
 80059de:	d87b      	bhi.n	8005ad8 <HAL_TIM_ConfigClockSource+0x168>
 80059e0:	2b60      	cmp	r3, #96	; 0x60
 80059e2:	d050      	beq.n	8005a86 <HAL_TIM_ConfigClockSource+0x116>
 80059e4:	2b60      	cmp	r3, #96	; 0x60
 80059e6:	d877      	bhi.n	8005ad8 <HAL_TIM_ConfigClockSource+0x168>
 80059e8:	2b50      	cmp	r3, #80	; 0x50
 80059ea:	d03c      	beq.n	8005a66 <HAL_TIM_ConfigClockSource+0xf6>
 80059ec:	2b50      	cmp	r3, #80	; 0x50
 80059ee:	d873      	bhi.n	8005ad8 <HAL_TIM_ConfigClockSource+0x168>
 80059f0:	2b40      	cmp	r3, #64	; 0x40
 80059f2:	d058      	beq.n	8005aa6 <HAL_TIM_ConfigClockSource+0x136>
 80059f4:	2b40      	cmp	r3, #64	; 0x40
 80059f6:	d86f      	bhi.n	8005ad8 <HAL_TIM_ConfigClockSource+0x168>
 80059f8:	2b30      	cmp	r3, #48	; 0x30
 80059fa:	d064      	beq.n	8005ac6 <HAL_TIM_ConfigClockSource+0x156>
 80059fc:	2b30      	cmp	r3, #48	; 0x30
 80059fe:	d86b      	bhi.n	8005ad8 <HAL_TIM_ConfigClockSource+0x168>
 8005a00:	2b20      	cmp	r3, #32
 8005a02:	d060      	beq.n	8005ac6 <HAL_TIM_ConfigClockSource+0x156>
 8005a04:	2b20      	cmp	r3, #32
 8005a06:	d867      	bhi.n	8005ad8 <HAL_TIM_ConfigClockSource+0x168>
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d05c      	beq.n	8005ac6 <HAL_TIM_ConfigClockSource+0x156>
 8005a0c:	2b10      	cmp	r3, #16
 8005a0e:	d05a      	beq.n	8005ac6 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8005a10:	e062      	b.n	8005ad8 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6818      	ldr	r0, [r3, #0]
 8005a16:	683b      	ldr	r3, [r7, #0]
 8005a18:	6899      	ldr	r1, [r3, #8]
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	685a      	ldr	r2, [r3, #4]
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	68db      	ldr	r3, [r3, #12]
 8005a22:	f000 fb02 	bl	800602a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	689b      	ldr	r3, [r3, #8]
 8005a2c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005a34:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	68fa      	ldr	r2, [r7, #12]
 8005a3c:	609a      	str	r2, [r3, #8]
      break;
 8005a3e:	e04e      	b.n	8005ade <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	6818      	ldr	r0, [r3, #0]
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	6899      	ldr	r1, [r3, #8]
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	685a      	ldr	r2, [r3, #4]
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	68db      	ldr	r3, [r3, #12]
 8005a50:	f000 faeb 	bl	800602a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	689a      	ldr	r2, [r3, #8]
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005a62:	609a      	str	r2, [r3, #8]
      break;
 8005a64:	e03b      	b.n	8005ade <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6818      	ldr	r0, [r3, #0]
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	6859      	ldr	r1, [r3, #4]
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	68db      	ldr	r3, [r3, #12]
 8005a72:	461a      	mov	r2, r3
 8005a74:	f000 fa62 	bl	8005f3c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	2150      	movs	r1, #80	; 0x50
 8005a7e:	4618      	mov	r0, r3
 8005a80:	f000 fab9 	bl	8005ff6 <TIM_ITRx_SetConfig>
      break;
 8005a84:	e02b      	b.n	8005ade <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6818      	ldr	r0, [r3, #0]
 8005a8a:	683b      	ldr	r3, [r7, #0]
 8005a8c:	6859      	ldr	r1, [r3, #4]
 8005a8e:	683b      	ldr	r3, [r7, #0]
 8005a90:	68db      	ldr	r3, [r3, #12]
 8005a92:	461a      	mov	r2, r3
 8005a94:	f000 fa80 	bl	8005f98 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	2160      	movs	r1, #96	; 0x60
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	f000 faa9 	bl	8005ff6 <TIM_ITRx_SetConfig>
      break;
 8005aa4:	e01b      	b.n	8005ade <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	6818      	ldr	r0, [r3, #0]
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	6859      	ldr	r1, [r3, #4]
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	68db      	ldr	r3, [r3, #12]
 8005ab2:	461a      	mov	r2, r3
 8005ab4:	f000 fa42 	bl	8005f3c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	2140      	movs	r1, #64	; 0x40
 8005abe:	4618      	mov	r0, r3
 8005ac0:	f000 fa99 	bl	8005ff6 <TIM_ITRx_SetConfig>
      break;
 8005ac4:	e00b      	b.n	8005ade <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681a      	ldr	r2, [r3, #0]
 8005aca:	683b      	ldr	r3, [r7, #0]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	4619      	mov	r1, r3
 8005ad0:	4610      	mov	r0, r2
 8005ad2:	f000 fa90 	bl	8005ff6 <TIM_ITRx_SetConfig>
        break;
 8005ad6:	e002      	b.n	8005ade <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005ad8:	bf00      	nop
 8005ada:	e000      	b.n	8005ade <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005adc:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	2201      	movs	r2, #1
 8005ae2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	2200      	movs	r2, #0
 8005aea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005aee:	2300      	movs	r3, #0
}
 8005af0:	4618      	mov	r0, r3
 8005af2:	3710      	adds	r7, #16
 8005af4:	46bd      	mov	sp, r7
 8005af6:	bd80      	pop	{r7, pc}

08005af8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005af8:	b480      	push	{r7}
 8005afa:	b083      	sub	sp, #12
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005b00:	bf00      	nop
 8005b02:	370c      	adds	r7, #12
 8005b04:	46bd      	mov	sp, r7
 8005b06:	bc80      	pop	{r7}
 8005b08:	4770      	bx	lr

08005b0a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005b0a:	b480      	push	{r7}
 8005b0c:	b083      	sub	sp, #12
 8005b0e:	af00      	add	r7, sp, #0
 8005b10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005b12:	bf00      	nop
 8005b14:	370c      	adds	r7, #12
 8005b16:	46bd      	mov	sp, r7
 8005b18:	bc80      	pop	{r7}
 8005b1a:	4770      	bx	lr

08005b1c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005b1c:	b480      	push	{r7}
 8005b1e:	b083      	sub	sp, #12
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005b24:	bf00      	nop
 8005b26:	370c      	adds	r7, #12
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	bc80      	pop	{r7}
 8005b2c:	4770      	bx	lr

08005b2e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005b2e:	b480      	push	{r7}
 8005b30:	b083      	sub	sp, #12
 8005b32:	af00      	add	r7, sp, #0
 8005b34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005b36:	bf00      	nop
 8005b38:	370c      	adds	r7, #12
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	bc80      	pop	{r7}
 8005b3e:	4770      	bx	lr

08005b40 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005b40:	b480      	push	{r7}
 8005b42:	b083      	sub	sp, #12
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005b48:	bf00      	nop
 8005b4a:	370c      	adds	r7, #12
 8005b4c:	46bd      	mov	sp, r7
 8005b4e:	bc80      	pop	{r7}
 8005b50:	4770      	bx	lr
	...

08005b54 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005b54:	b480      	push	{r7}
 8005b56:	b085      	sub	sp, #20
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
 8005b5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	4a2d      	ldr	r2, [pc, #180]	; (8005c1c <TIM_Base_SetConfig+0xc8>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d00f      	beq.n	8005b8c <TIM_Base_SetConfig+0x38>
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b72:	d00b      	beq.n	8005b8c <TIM_Base_SetConfig+0x38>
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	4a2a      	ldr	r2, [pc, #168]	; (8005c20 <TIM_Base_SetConfig+0xcc>)
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	d007      	beq.n	8005b8c <TIM_Base_SetConfig+0x38>
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	4a29      	ldr	r2, [pc, #164]	; (8005c24 <TIM_Base_SetConfig+0xd0>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d003      	beq.n	8005b8c <TIM_Base_SetConfig+0x38>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	4a28      	ldr	r2, [pc, #160]	; (8005c28 <TIM_Base_SetConfig+0xd4>)
 8005b88:	4293      	cmp	r3, r2
 8005b8a:	d108      	bne.n	8005b9e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b92:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	685b      	ldr	r3, [r3, #4]
 8005b98:	68fa      	ldr	r2, [r7, #12]
 8005b9a:	4313      	orrs	r3, r2
 8005b9c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	4a1e      	ldr	r2, [pc, #120]	; (8005c1c <TIM_Base_SetConfig+0xc8>)
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	d00f      	beq.n	8005bc6 <TIM_Base_SetConfig+0x72>
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bac:	d00b      	beq.n	8005bc6 <TIM_Base_SetConfig+0x72>
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	4a1b      	ldr	r2, [pc, #108]	; (8005c20 <TIM_Base_SetConfig+0xcc>)
 8005bb2:	4293      	cmp	r3, r2
 8005bb4:	d007      	beq.n	8005bc6 <TIM_Base_SetConfig+0x72>
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	4a1a      	ldr	r2, [pc, #104]	; (8005c24 <TIM_Base_SetConfig+0xd0>)
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d003      	beq.n	8005bc6 <TIM_Base_SetConfig+0x72>
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	4a19      	ldr	r2, [pc, #100]	; (8005c28 <TIM_Base_SetConfig+0xd4>)
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d108      	bne.n	8005bd8 <TIM_Base_SetConfig+0x84>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005bcc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005bce:	683b      	ldr	r3, [r7, #0]
 8005bd0:	68db      	ldr	r3, [r3, #12]
 8005bd2:	68fa      	ldr	r2, [r7, #12]
 8005bd4:	4313      	orrs	r3, r2
 8005bd6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	695b      	ldr	r3, [r3, #20]
 8005be2:	4313      	orrs	r3, r2
 8005be4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	68fa      	ldr	r2, [r7, #12]
 8005bea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005bec:	683b      	ldr	r3, [r7, #0]
 8005bee:	689a      	ldr	r2, [r3, #8]
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005bf4:	683b      	ldr	r3, [r7, #0]
 8005bf6:	681a      	ldr	r2, [r3, #0]
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	4a07      	ldr	r2, [pc, #28]	; (8005c1c <TIM_Base_SetConfig+0xc8>)
 8005c00:	4293      	cmp	r3, r2
 8005c02:	d103      	bne.n	8005c0c <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	691a      	ldr	r2, [r3, #16]
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2201      	movs	r2, #1
 8005c10:	615a      	str	r2, [r3, #20]
}
 8005c12:	bf00      	nop
 8005c14:	3714      	adds	r7, #20
 8005c16:	46bd      	mov	sp, r7
 8005c18:	bc80      	pop	{r7}
 8005c1a:	4770      	bx	lr
 8005c1c:	40012c00 	.word	0x40012c00
 8005c20:	40000400 	.word	0x40000400
 8005c24:	40000800 	.word	0x40000800
 8005c28:	40000c00 	.word	0x40000c00

08005c2c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005c2c:	b480      	push	{r7}
 8005c2e:	b087      	sub	sp, #28
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
 8005c34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6a1b      	ldr	r3, [r3, #32]
 8005c3a:	f023 0201 	bic.w	r2, r3, #1
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6a1b      	ldr	r3, [r3, #32]
 8005c46:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	685b      	ldr	r3, [r3, #4]
 8005c4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	699b      	ldr	r3, [r3, #24]
 8005c52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	f023 0303 	bic.w	r3, r3, #3
 8005c62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	68fa      	ldr	r2, [r7, #12]
 8005c6a:	4313      	orrs	r3, r2
 8005c6c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005c6e:	697b      	ldr	r3, [r7, #20]
 8005c70:	f023 0302 	bic.w	r3, r3, #2
 8005c74:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005c76:	683b      	ldr	r3, [r7, #0]
 8005c78:	689b      	ldr	r3, [r3, #8]
 8005c7a:	697a      	ldr	r2, [r7, #20]
 8005c7c:	4313      	orrs	r3, r2
 8005c7e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	4a1c      	ldr	r2, [pc, #112]	; (8005cf4 <TIM_OC1_SetConfig+0xc8>)
 8005c84:	4293      	cmp	r3, r2
 8005c86:	d10c      	bne.n	8005ca2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005c88:	697b      	ldr	r3, [r7, #20]
 8005c8a:	f023 0308 	bic.w	r3, r3, #8
 8005c8e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	68db      	ldr	r3, [r3, #12]
 8005c94:	697a      	ldr	r2, [r7, #20]
 8005c96:	4313      	orrs	r3, r2
 8005c98:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005c9a:	697b      	ldr	r3, [r7, #20]
 8005c9c:	f023 0304 	bic.w	r3, r3, #4
 8005ca0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	4a13      	ldr	r2, [pc, #76]	; (8005cf4 <TIM_OC1_SetConfig+0xc8>)
 8005ca6:	4293      	cmp	r3, r2
 8005ca8:	d111      	bne.n	8005cce <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005caa:	693b      	ldr	r3, [r7, #16]
 8005cac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005cb0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005cb2:	693b      	ldr	r3, [r7, #16]
 8005cb4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005cb8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005cba:	683b      	ldr	r3, [r7, #0]
 8005cbc:	695b      	ldr	r3, [r3, #20]
 8005cbe:	693a      	ldr	r2, [r7, #16]
 8005cc0:	4313      	orrs	r3, r2
 8005cc2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005cc4:	683b      	ldr	r3, [r7, #0]
 8005cc6:	699b      	ldr	r3, [r3, #24]
 8005cc8:	693a      	ldr	r2, [r7, #16]
 8005cca:	4313      	orrs	r3, r2
 8005ccc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	693a      	ldr	r2, [r7, #16]
 8005cd2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	68fa      	ldr	r2, [r7, #12]
 8005cd8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	685a      	ldr	r2, [r3, #4]
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	697a      	ldr	r2, [r7, #20]
 8005ce6:	621a      	str	r2, [r3, #32]
}
 8005ce8:	bf00      	nop
 8005cea:	371c      	adds	r7, #28
 8005cec:	46bd      	mov	sp, r7
 8005cee:	bc80      	pop	{r7}
 8005cf0:	4770      	bx	lr
 8005cf2:	bf00      	nop
 8005cf4:	40012c00 	.word	0x40012c00

08005cf8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005cf8:	b480      	push	{r7}
 8005cfa:	b087      	sub	sp, #28
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	6078      	str	r0, [r7, #4]
 8005d00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	6a1b      	ldr	r3, [r3, #32]
 8005d06:	f023 0210 	bic.w	r2, r3, #16
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	6a1b      	ldr	r3, [r3, #32]
 8005d12:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	685b      	ldr	r3, [r3, #4]
 8005d18:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	699b      	ldr	r3, [r3, #24]
 8005d1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005d26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d2e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d30:	683b      	ldr	r3, [r7, #0]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	021b      	lsls	r3, r3, #8
 8005d36:	68fa      	ldr	r2, [r7, #12]
 8005d38:	4313      	orrs	r3, r2
 8005d3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005d3c:	697b      	ldr	r3, [r7, #20]
 8005d3e:	f023 0320 	bic.w	r3, r3, #32
 8005d42:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005d44:	683b      	ldr	r3, [r7, #0]
 8005d46:	689b      	ldr	r3, [r3, #8]
 8005d48:	011b      	lsls	r3, r3, #4
 8005d4a:	697a      	ldr	r2, [r7, #20]
 8005d4c:	4313      	orrs	r3, r2
 8005d4e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	4a1d      	ldr	r2, [pc, #116]	; (8005dc8 <TIM_OC2_SetConfig+0xd0>)
 8005d54:	4293      	cmp	r3, r2
 8005d56:	d10d      	bne.n	8005d74 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005d58:	697b      	ldr	r3, [r7, #20]
 8005d5a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d5e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005d60:	683b      	ldr	r3, [r7, #0]
 8005d62:	68db      	ldr	r3, [r3, #12]
 8005d64:	011b      	lsls	r3, r3, #4
 8005d66:	697a      	ldr	r2, [r7, #20]
 8005d68:	4313      	orrs	r3, r2
 8005d6a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005d6c:	697b      	ldr	r3, [r7, #20]
 8005d6e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005d72:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	4a14      	ldr	r2, [pc, #80]	; (8005dc8 <TIM_OC2_SetConfig+0xd0>)
 8005d78:	4293      	cmp	r3, r2
 8005d7a:	d113      	bne.n	8005da4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005d7c:	693b      	ldr	r3, [r7, #16]
 8005d7e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005d82:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005d84:	693b      	ldr	r3, [r7, #16]
 8005d86:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005d8a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005d8c:	683b      	ldr	r3, [r7, #0]
 8005d8e:	695b      	ldr	r3, [r3, #20]
 8005d90:	009b      	lsls	r3, r3, #2
 8005d92:	693a      	ldr	r2, [r7, #16]
 8005d94:	4313      	orrs	r3, r2
 8005d96:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005d98:	683b      	ldr	r3, [r7, #0]
 8005d9a:	699b      	ldr	r3, [r3, #24]
 8005d9c:	009b      	lsls	r3, r3, #2
 8005d9e:	693a      	ldr	r2, [r7, #16]
 8005da0:	4313      	orrs	r3, r2
 8005da2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	693a      	ldr	r2, [r7, #16]
 8005da8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	68fa      	ldr	r2, [r7, #12]
 8005dae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005db0:	683b      	ldr	r3, [r7, #0]
 8005db2:	685a      	ldr	r2, [r3, #4]
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	697a      	ldr	r2, [r7, #20]
 8005dbc:	621a      	str	r2, [r3, #32]
}
 8005dbe:	bf00      	nop
 8005dc0:	371c      	adds	r7, #28
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	bc80      	pop	{r7}
 8005dc6:	4770      	bx	lr
 8005dc8:	40012c00 	.word	0x40012c00

08005dcc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005dcc:	b480      	push	{r7}
 8005dce:	b087      	sub	sp, #28
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
 8005dd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6a1b      	ldr	r3, [r3, #32]
 8005dda:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	6a1b      	ldr	r3, [r3, #32]
 8005de6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	685b      	ldr	r3, [r3, #4]
 8005dec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	69db      	ldr	r3, [r3, #28]
 8005df2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005dfa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	f023 0303 	bic.w	r3, r3, #3
 8005e02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	68fa      	ldr	r2, [r7, #12]
 8005e0a:	4313      	orrs	r3, r2
 8005e0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005e0e:	697b      	ldr	r3, [r7, #20]
 8005e10:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005e14:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005e16:	683b      	ldr	r3, [r7, #0]
 8005e18:	689b      	ldr	r3, [r3, #8]
 8005e1a:	021b      	lsls	r3, r3, #8
 8005e1c:	697a      	ldr	r2, [r7, #20]
 8005e1e:	4313      	orrs	r3, r2
 8005e20:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	4a1d      	ldr	r2, [pc, #116]	; (8005e9c <TIM_OC3_SetConfig+0xd0>)
 8005e26:	4293      	cmp	r3, r2
 8005e28:	d10d      	bne.n	8005e46 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005e2a:	697b      	ldr	r3, [r7, #20]
 8005e2c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005e30:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005e32:	683b      	ldr	r3, [r7, #0]
 8005e34:	68db      	ldr	r3, [r3, #12]
 8005e36:	021b      	lsls	r3, r3, #8
 8005e38:	697a      	ldr	r2, [r7, #20]
 8005e3a:	4313      	orrs	r3, r2
 8005e3c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005e3e:	697b      	ldr	r3, [r7, #20]
 8005e40:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005e44:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	4a14      	ldr	r2, [pc, #80]	; (8005e9c <TIM_OC3_SetConfig+0xd0>)
 8005e4a:	4293      	cmp	r3, r2
 8005e4c:	d113      	bne.n	8005e76 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005e4e:	693b      	ldr	r3, [r7, #16]
 8005e50:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005e54:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005e56:	693b      	ldr	r3, [r7, #16]
 8005e58:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005e5c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	695b      	ldr	r3, [r3, #20]
 8005e62:	011b      	lsls	r3, r3, #4
 8005e64:	693a      	ldr	r2, [r7, #16]
 8005e66:	4313      	orrs	r3, r2
 8005e68:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005e6a:	683b      	ldr	r3, [r7, #0]
 8005e6c:	699b      	ldr	r3, [r3, #24]
 8005e6e:	011b      	lsls	r3, r3, #4
 8005e70:	693a      	ldr	r2, [r7, #16]
 8005e72:	4313      	orrs	r3, r2
 8005e74:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	693a      	ldr	r2, [r7, #16]
 8005e7a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	68fa      	ldr	r2, [r7, #12]
 8005e80:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005e82:	683b      	ldr	r3, [r7, #0]
 8005e84:	685a      	ldr	r2, [r3, #4]
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	697a      	ldr	r2, [r7, #20]
 8005e8e:	621a      	str	r2, [r3, #32]
}
 8005e90:	bf00      	nop
 8005e92:	371c      	adds	r7, #28
 8005e94:	46bd      	mov	sp, r7
 8005e96:	bc80      	pop	{r7}
 8005e98:	4770      	bx	lr
 8005e9a:	bf00      	nop
 8005e9c:	40012c00 	.word	0x40012c00

08005ea0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005ea0:	b480      	push	{r7}
 8005ea2:	b087      	sub	sp, #28
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
 8005ea8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	6a1b      	ldr	r3, [r3, #32]
 8005eae:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	6a1b      	ldr	r3, [r3, #32]
 8005eba:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	685b      	ldr	r3, [r3, #4]
 8005ec0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	69db      	ldr	r3, [r3, #28]
 8005ec6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005ece:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ed6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ed8:	683b      	ldr	r3, [r7, #0]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	021b      	lsls	r3, r3, #8
 8005ede:	68fa      	ldr	r2, [r7, #12]
 8005ee0:	4313      	orrs	r3, r2
 8005ee2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005ee4:	693b      	ldr	r3, [r7, #16]
 8005ee6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005eea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005eec:	683b      	ldr	r3, [r7, #0]
 8005eee:	689b      	ldr	r3, [r3, #8]
 8005ef0:	031b      	lsls	r3, r3, #12
 8005ef2:	693a      	ldr	r2, [r7, #16]
 8005ef4:	4313      	orrs	r3, r2
 8005ef6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	4a0f      	ldr	r2, [pc, #60]	; (8005f38 <TIM_OC4_SetConfig+0x98>)
 8005efc:	4293      	cmp	r3, r2
 8005efe:	d109      	bne.n	8005f14 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005f00:	697b      	ldr	r3, [r7, #20]
 8005f02:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005f06:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	695b      	ldr	r3, [r3, #20]
 8005f0c:	019b      	lsls	r3, r3, #6
 8005f0e:	697a      	ldr	r2, [r7, #20]
 8005f10:	4313      	orrs	r3, r2
 8005f12:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	697a      	ldr	r2, [r7, #20]
 8005f18:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	68fa      	ldr	r2, [r7, #12]
 8005f1e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	685a      	ldr	r2, [r3, #4]
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	693a      	ldr	r2, [r7, #16]
 8005f2c:	621a      	str	r2, [r3, #32]
}
 8005f2e:	bf00      	nop
 8005f30:	371c      	adds	r7, #28
 8005f32:	46bd      	mov	sp, r7
 8005f34:	bc80      	pop	{r7}
 8005f36:	4770      	bx	lr
 8005f38:	40012c00 	.word	0x40012c00

08005f3c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005f3c:	b480      	push	{r7}
 8005f3e:	b087      	sub	sp, #28
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	60f8      	str	r0, [r7, #12]
 8005f44:	60b9      	str	r1, [r7, #8]
 8005f46:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	6a1b      	ldr	r3, [r3, #32]
 8005f4c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	6a1b      	ldr	r3, [r3, #32]
 8005f52:	f023 0201 	bic.w	r2, r3, #1
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	699b      	ldr	r3, [r3, #24]
 8005f5e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005f60:	693b      	ldr	r3, [r7, #16]
 8005f62:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005f66:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	011b      	lsls	r3, r3, #4
 8005f6c:	693a      	ldr	r2, [r7, #16]
 8005f6e:	4313      	orrs	r3, r2
 8005f70:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005f72:	697b      	ldr	r3, [r7, #20]
 8005f74:	f023 030a 	bic.w	r3, r3, #10
 8005f78:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005f7a:	697a      	ldr	r2, [r7, #20]
 8005f7c:	68bb      	ldr	r3, [r7, #8]
 8005f7e:	4313      	orrs	r3, r2
 8005f80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	693a      	ldr	r2, [r7, #16]
 8005f86:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	697a      	ldr	r2, [r7, #20]
 8005f8c:	621a      	str	r2, [r3, #32]
}
 8005f8e:	bf00      	nop
 8005f90:	371c      	adds	r7, #28
 8005f92:	46bd      	mov	sp, r7
 8005f94:	bc80      	pop	{r7}
 8005f96:	4770      	bx	lr

08005f98 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005f98:	b480      	push	{r7}
 8005f9a:	b087      	sub	sp, #28
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	60f8      	str	r0, [r7, #12]
 8005fa0:	60b9      	str	r1, [r7, #8]
 8005fa2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	6a1b      	ldr	r3, [r3, #32]
 8005fa8:	f023 0210 	bic.w	r2, r3, #16
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	699b      	ldr	r3, [r3, #24]
 8005fb4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	6a1b      	ldr	r3, [r3, #32]
 8005fba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005fbc:	697b      	ldr	r3, [r7, #20]
 8005fbe:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005fc2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	031b      	lsls	r3, r3, #12
 8005fc8:	697a      	ldr	r2, [r7, #20]
 8005fca:	4313      	orrs	r3, r2
 8005fcc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005fce:	693b      	ldr	r3, [r7, #16]
 8005fd0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005fd4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005fd6:	68bb      	ldr	r3, [r7, #8]
 8005fd8:	011b      	lsls	r3, r3, #4
 8005fda:	693a      	ldr	r2, [r7, #16]
 8005fdc:	4313      	orrs	r3, r2
 8005fde:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	697a      	ldr	r2, [r7, #20]
 8005fe4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	693a      	ldr	r2, [r7, #16]
 8005fea:	621a      	str	r2, [r3, #32]
}
 8005fec:	bf00      	nop
 8005fee:	371c      	adds	r7, #28
 8005ff0:	46bd      	mov	sp, r7
 8005ff2:	bc80      	pop	{r7}
 8005ff4:	4770      	bx	lr

08005ff6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005ff6:	b480      	push	{r7}
 8005ff8:	b085      	sub	sp, #20
 8005ffa:	af00      	add	r7, sp, #0
 8005ffc:	6078      	str	r0, [r7, #4]
 8005ffe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	689b      	ldr	r3, [r3, #8]
 8006004:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800600c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800600e:	683a      	ldr	r2, [r7, #0]
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	4313      	orrs	r3, r2
 8006014:	f043 0307 	orr.w	r3, r3, #7
 8006018:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	68fa      	ldr	r2, [r7, #12]
 800601e:	609a      	str	r2, [r3, #8]
}
 8006020:	bf00      	nop
 8006022:	3714      	adds	r7, #20
 8006024:	46bd      	mov	sp, r7
 8006026:	bc80      	pop	{r7}
 8006028:	4770      	bx	lr

0800602a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800602a:	b480      	push	{r7}
 800602c:	b087      	sub	sp, #28
 800602e:	af00      	add	r7, sp, #0
 8006030:	60f8      	str	r0, [r7, #12]
 8006032:	60b9      	str	r1, [r7, #8]
 8006034:	607a      	str	r2, [r7, #4]
 8006036:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	689b      	ldr	r3, [r3, #8]
 800603c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800603e:	697b      	ldr	r3, [r7, #20]
 8006040:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006044:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006046:	683b      	ldr	r3, [r7, #0]
 8006048:	021a      	lsls	r2, r3, #8
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	431a      	orrs	r2, r3
 800604e:	68bb      	ldr	r3, [r7, #8]
 8006050:	4313      	orrs	r3, r2
 8006052:	697a      	ldr	r2, [r7, #20]
 8006054:	4313      	orrs	r3, r2
 8006056:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	697a      	ldr	r2, [r7, #20]
 800605c:	609a      	str	r2, [r3, #8]
}
 800605e:	bf00      	nop
 8006060:	371c      	adds	r7, #28
 8006062:	46bd      	mov	sp, r7
 8006064:	bc80      	pop	{r7}
 8006066:	4770      	bx	lr

08006068 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006068:	b480      	push	{r7}
 800606a:	b085      	sub	sp, #20
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
 8006070:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006078:	2b01      	cmp	r3, #1
 800607a:	d101      	bne.n	8006080 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800607c:	2302      	movs	r3, #2
 800607e:	e04b      	b.n	8006118 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2201      	movs	r2, #1
 8006084:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2202      	movs	r2, #2
 800608c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	685b      	ldr	r3, [r3, #4]
 8006096:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	689b      	ldr	r3, [r3, #8]
 800609e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80060a6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80060a8:	683b      	ldr	r3, [r7, #0]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	68fa      	ldr	r2, [r7, #12]
 80060ae:	4313      	orrs	r3, r2
 80060b0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	68fa      	ldr	r2, [r7, #12]
 80060b8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	4a19      	ldr	r2, [pc, #100]	; (8006124 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 80060c0:	4293      	cmp	r3, r2
 80060c2:	d013      	beq.n	80060ec <HAL_TIMEx_MasterConfigSynchronization+0x84>
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060cc:	d00e      	beq.n	80060ec <HAL_TIMEx_MasterConfigSynchronization+0x84>
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	4a15      	ldr	r2, [pc, #84]	; (8006128 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 80060d4:	4293      	cmp	r3, r2
 80060d6:	d009      	beq.n	80060ec <HAL_TIMEx_MasterConfigSynchronization+0x84>
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	4a13      	ldr	r2, [pc, #76]	; (800612c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80060de:	4293      	cmp	r3, r2
 80060e0:	d004      	beq.n	80060ec <HAL_TIMEx_MasterConfigSynchronization+0x84>
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	4a12      	ldr	r2, [pc, #72]	; (8006130 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80060e8:	4293      	cmp	r3, r2
 80060ea:	d10c      	bne.n	8006106 <HAL_TIMEx_MasterConfigSynchronization+0x9e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80060ec:	68bb      	ldr	r3, [r7, #8]
 80060ee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80060f2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80060f4:	683b      	ldr	r3, [r7, #0]
 80060f6:	685b      	ldr	r3, [r3, #4]
 80060f8:	68ba      	ldr	r2, [r7, #8]
 80060fa:	4313      	orrs	r3, r2
 80060fc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	68ba      	ldr	r2, [r7, #8]
 8006104:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	2201      	movs	r2, #1
 800610a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	2200      	movs	r2, #0
 8006112:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006116:	2300      	movs	r3, #0
}
 8006118:	4618      	mov	r0, r3
 800611a:	3714      	adds	r7, #20
 800611c:	46bd      	mov	sp, r7
 800611e:	bc80      	pop	{r7}
 8006120:	4770      	bx	lr
 8006122:	bf00      	nop
 8006124:	40012c00 	.word	0x40012c00
 8006128:	40000400 	.word	0x40000400
 800612c:	40000800 	.word	0x40000800
 8006130:	40000c00 	.word	0x40000c00

08006134 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006134:	b480      	push	{r7}
 8006136:	b085      	sub	sp, #20
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
 800613c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800613e:	2300      	movs	r3, #0
 8006140:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006148:	2b01      	cmp	r3, #1
 800614a:	d101      	bne.n	8006150 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800614c:	2302      	movs	r3, #2
 800614e:	e03d      	b.n	80061cc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2201      	movs	r2, #1
 8006154:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800615e:	683b      	ldr	r3, [r7, #0]
 8006160:	68db      	ldr	r3, [r3, #12]
 8006162:	4313      	orrs	r3, r2
 8006164:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	689b      	ldr	r3, [r3, #8]
 8006170:	4313      	orrs	r3, r2
 8006172:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800617a:	683b      	ldr	r3, [r7, #0]
 800617c:	685b      	ldr	r3, [r3, #4]
 800617e:	4313      	orrs	r3, r2
 8006180:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006188:	683b      	ldr	r3, [r7, #0]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	4313      	orrs	r3, r2
 800618e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006196:	683b      	ldr	r3, [r7, #0]
 8006198:	691b      	ldr	r3, [r3, #16]
 800619a:	4313      	orrs	r3, r2
 800619c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80061a4:	683b      	ldr	r3, [r7, #0]
 80061a6:	695b      	ldr	r3, [r3, #20]
 80061a8:	4313      	orrs	r3, r2
 80061aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	69db      	ldr	r3, [r3, #28]
 80061b6:	4313      	orrs	r3, r2
 80061b8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	68fa      	ldr	r2, [r7, #12]
 80061c0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	2200      	movs	r2, #0
 80061c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80061ca:	2300      	movs	r3, #0
}
 80061cc:	4618      	mov	r0, r3
 80061ce:	3714      	adds	r7, #20
 80061d0:	46bd      	mov	sp, r7
 80061d2:	bc80      	pop	{r7}
 80061d4:	4770      	bx	lr

080061d6 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80061d6:	b480      	push	{r7}
 80061d8:	b083      	sub	sp, #12
 80061da:	af00      	add	r7, sp, #0
 80061dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80061de:	bf00      	nop
 80061e0:	370c      	adds	r7, #12
 80061e2:	46bd      	mov	sp, r7
 80061e4:	bc80      	pop	{r7}
 80061e6:	4770      	bx	lr

080061e8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80061e8:	b480      	push	{r7}
 80061ea:	b083      	sub	sp, #12
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80061f0:	bf00      	nop
 80061f2:	370c      	adds	r7, #12
 80061f4:	46bd      	mov	sp, r7
 80061f6:	bc80      	pop	{r7}
 80061f8:	4770      	bx	lr

080061fa <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80061fa:	b580      	push	{r7, lr}
 80061fc:	b082      	sub	sp, #8
 80061fe:	af00      	add	r7, sp, #0
 8006200:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	2b00      	cmp	r3, #0
 8006206:	d101      	bne.n	800620c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006208:	2301      	movs	r3, #1
 800620a:	e03f      	b.n	800628c <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006212:	b2db      	uxtb	r3, r3
 8006214:	2b00      	cmp	r3, #0
 8006216:	d106      	bne.n	8006226 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2200      	movs	r2, #0
 800621c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006220:	6878      	ldr	r0, [r7, #4]
 8006222:	f7fc fb11 	bl	8002848 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	2224      	movs	r2, #36	; 0x24
 800622a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	68da      	ldr	r2, [r3, #12]
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800623c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800623e:	6878      	ldr	r0, [r7, #4]
 8006240:	f000 f904 	bl	800644c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	691a      	ldr	r2, [r3, #16]
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006252:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	695a      	ldr	r2, [r3, #20]
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006262:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	68da      	ldr	r2, [r3, #12]
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006272:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2200      	movs	r2, #0
 8006278:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	2220      	movs	r2, #32
 800627e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	2220      	movs	r2, #32
 8006286:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800628a:	2300      	movs	r3, #0
}
 800628c:	4618      	mov	r0, r3
 800628e:	3708      	adds	r7, #8
 8006290:	46bd      	mov	sp, r7
 8006292:	bd80      	pop	{r7, pc}

08006294 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006294:	b580      	push	{r7, lr}
 8006296:	b08a      	sub	sp, #40	; 0x28
 8006298:	af02      	add	r7, sp, #8
 800629a:	60f8      	str	r0, [r7, #12]
 800629c:	60b9      	str	r1, [r7, #8]
 800629e:	603b      	str	r3, [r7, #0]
 80062a0:	4613      	mov	r3, r2
 80062a2:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80062a4:	2300      	movs	r3, #0
 80062a6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062ae:	b2db      	uxtb	r3, r3
 80062b0:	2b20      	cmp	r3, #32
 80062b2:	d17c      	bne.n	80063ae <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80062b4:	68bb      	ldr	r3, [r7, #8]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d002      	beq.n	80062c0 <HAL_UART_Transmit+0x2c>
 80062ba:	88fb      	ldrh	r3, [r7, #6]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d101      	bne.n	80062c4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80062c0:	2301      	movs	r3, #1
 80062c2:	e075      	b.n	80063b0 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80062ca:	2b01      	cmp	r3, #1
 80062cc:	d101      	bne.n	80062d2 <HAL_UART_Transmit+0x3e>
 80062ce:	2302      	movs	r3, #2
 80062d0:	e06e      	b.n	80063b0 <HAL_UART_Transmit+0x11c>
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	2201      	movs	r2, #1
 80062d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	2200      	movs	r2, #0
 80062de:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	2221      	movs	r2, #33	; 0x21
 80062e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80062e8:	f7fc fd40 	bl	8002d6c <HAL_GetTick>
 80062ec:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	88fa      	ldrh	r2, [r7, #6]
 80062f2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	88fa      	ldrh	r2, [r7, #6]
 80062f8:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	689b      	ldr	r3, [r3, #8]
 80062fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006302:	d108      	bne.n	8006316 <HAL_UART_Transmit+0x82>
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	691b      	ldr	r3, [r3, #16]
 8006308:	2b00      	cmp	r3, #0
 800630a:	d104      	bne.n	8006316 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800630c:	2300      	movs	r3, #0
 800630e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006310:	68bb      	ldr	r3, [r7, #8]
 8006312:	61bb      	str	r3, [r7, #24]
 8006314:	e003      	b.n	800631e <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006316:	68bb      	ldr	r3, [r7, #8]
 8006318:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800631a:	2300      	movs	r3, #0
 800631c:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	2200      	movs	r2, #0
 8006322:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006326:	e02a      	b.n	800637e <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	9300      	str	r3, [sp, #0]
 800632c:	697b      	ldr	r3, [r7, #20]
 800632e:	2200      	movs	r2, #0
 8006330:	2180      	movs	r1, #128	; 0x80
 8006332:	68f8      	ldr	r0, [r7, #12]
 8006334:	f000 f840 	bl	80063b8 <UART_WaitOnFlagUntilTimeout>
 8006338:	4603      	mov	r3, r0
 800633a:	2b00      	cmp	r3, #0
 800633c:	d001      	beq.n	8006342 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800633e:	2303      	movs	r3, #3
 8006340:	e036      	b.n	80063b0 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006342:	69fb      	ldr	r3, [r7, #28]
 8006344:	2b00      	cmp	r3, #0
 8006346:	d10b      	bne.n	8006360 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006348:	69bb      	ldr	r3, [r7, #24]
 800634a:	881b      	ldrh	r3, [r3, #0]
 800634c:	461a      	mov	r2, r3
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006356:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006358:	69bb      	ldr	r3, [r7, #24]
 800635a:	3302      	adds	r3, #2
 800635c:	61bb      	str	r3, [r7, #24]
 800635e:	e007      	b.n	8006370 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006360:	69fb      	ldr	r3, [r7, #28]
 8006362:	781a      	ldrb	r2, [r3, #0]
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800636a:	69fb      	ldr	r3, [r7, #28]
 800636c:	3301      	adds	r3, #1
 800636e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006374:	b29b      	uxth	r3, r3
 8006376:	3b01      	subs	r3, #1
 8006378:	b29a      	uxth	r2, r3
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006382:	b29b      	uxth	r3, r3
 8006384:	2b00      	cmp	r3, #0
 8006386:	d1cf      	bne.n	8006328 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006388:	683b      	ldr	r3, [r7, #0]
 800638a:	9300      	str	r3, [sp, #0]
 800638c:	697b      	ldr	r3, [r7, #20]
 800638e:	2200      	movs	r2, #0
 8006390:	2140      	movs	r1, #64	; 0x40
 8006392:	68f8      	ldr	r0, [r7, #12]
 8006394:	f000 f810 	bl	80063b8 <UART_WaitOnFlagUntilTimeout>
 8006398:	4603      	mov	r3, r0
 800639a:	2b00      	cmp	r3, #0
 800639c:	d001      	beq.n	80063a2 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800639e:	2303      	movs	r3, #3
 80063a0:	e006      	b.n	80063b0 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	2220      	movs	r2, #32
 80063a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80063aa:	2300      	movs	r3, #0
 80063ac:	e000      	b.n	80063b0 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80063ae:	2302      	movs	r3, #2
  }
}
 80063b0:	4618      	mov	r0, r3
 80063b2:	3720      	adds	r7, #32
 80063b4:	46bd      	mov	sp, r7
 80063b6:	bd80      	pop	{r7, pc}

080063b8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80063b8:	b580      	push	{r7, lr}
 80063ba:	b084      	sub	sp, #16
 80063bc:	af00      	add	r7, sp, #0
 80063be:	60f8      	str	r0, [r7, #12]
 80063c0:	60b9      	str	r1, [r7, #8]
 80063c2:	603b      	str	r3, [r7, #0]
 80063c4:	4613      	mov	r3, r2
 80063c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80063c8:	e02c      	b.n	8006424 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80063ca:	69bb      	ldr	r3, [r7, #24]
 80063cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063d0:	d028      	beq.n	8006424 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80063d2:	69bb      	ldr	r3, [r7, #24]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d007      	beq.n	80063e8 <UART_WaitOnFlagUntilTimeout+0x30>
 80063d8:	f7fc fcc8 	bl	8002d6c <HAL_GetTick>
 80063dc:	4602      	mov	r2, r0
 80063de:	683b      	ldr	r3, [r7, #0]
 80063e0:	1ad3      	subs	r3, r2, r3
 80063e2:	69ba      	ldr	r2, [r7, #24]
 80063e4:	429a      	cmp	r2, r3
 80063e6:	d21d      	bcs.n	8006424 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	68da      	ldr	r2, [r3, #12]
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80063f6:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	695a      	ldr	r2, [r3, #20]
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	f022 0201 	bic.w	r2, r2, #1
 8006406:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	2220      	movs	r2, #32
 800640c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	2220      	movs	r2, #32
 8006414:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	2200      	movs	r2, #0
 800641c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006420:	2303      	movs	r3, #3
 8006422:	e00f      	b.n	8006444 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	681a      	ldr	r2, [r3, #0]
 800642a:	68bb      	ldr	r3, [r7, #8]
 800642c:	4013      	ands	r3, r2
 800642e:	68ba      	ldr	r2, [r7, #8]
 8006430:	429a      	cmp	r2, r3
 8006432:	bf0c      	ite	eq
 8006434:	2301      	moveq	r3, #1
 8006436:	2300      	movne	r3, #0
 8006438:	b2db      	uxtb	r3, r3
 800643a:	461a      	mov	r2, r3
 800643c:	79fb      	ldrb	r3, [r7, #7]
 800643e:	429a      	cmp	r2, r3
 8006440:	d0c3      	beq.n	80063ca <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006442:	2300      	movs	r3, #0
}
 8006444:	4618      	mov	r0, r3
 8006446:	3710      	adds	r7, #16
 8006448:	46bd      	mov	sp, r7
 800644a:	bd80      	pop	{r7, pc}

0800644c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800644c:	b580      	push	{r7, lr}
 800644e:	b084      	sub	sp, #16
 8006450:	af00      	add	r7, sp, #0
 8006452:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	691b      	ldr	r3, [r3, #16]
 800645a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	68da      	ldr	r2, [r3, #12]
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	430a      	orrs	r2, r1
 8006468:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	689a      	ldr	r2, [r3, #8]
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	691b      	ldr	r3, [r3, #16]
 8006472:	431a      	orrs	r2, r3
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	695b      	ldr	r3, [r3, #20]
 8006478:	4313      	orrs	r3, r2
 800647a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	68db      	ldr	r3, [r3, #12]
 8006482:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8006486:	f023 030c 	bic.w	r3, r3, #12
 800648a:	687a      	ldr	r2, [r7, #4]
 800648c:	6812      	ldr	r2, [r2, #0]
 800648e:	68b9      	ldr	r1, [r7, #8]
 8006490:	430b      	orrs	r3, r1
 8006492:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	695b      	ldr	r3, [r3, #20]
 800649a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	699a      	ldr	r2, [r3, #24]
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	430a      	orrs	r2, r1
 80064a8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	4a2c      	ldr	r2, [pc, #176]	; (8006560 <UART_SetConfig+0x114>)
 80064b0:	4293      	cmp	r3, r2
 80064b2:	d103      	bne.n	80064bc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80064b4:	f7fe fa88 	bl	80049c8 <HAL_RCC_GetPCLK2Freq>
 80064b8:	60f8      	str	r0, [r7, #12]
 80064ba:	e002      	b.n	80064c2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80064bc:	f7fe fa70 	bl	80049a0 <HAL_RCC_GetPCLK1Freq>
 80064c0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80064c2:	68fa      	ldr	r2, [r7, #12]
 80064c4:	4613      	mov	r3, r2
 80064c6:	009b      	lsls	r3, r3, #2
 80064c8:	4413      	add	r3, r2
 80064ca:	009a      	lsls	r2, r3, #2
 80064cc:	441a      	add	r2, r3
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	685b      	ldr	r3, [r3, #4]
 80064d2:	009b      	lsls	r3, r3, #2
 80064d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80064d8:	4a22      	ldr	r2, [pc, #136]	; (8006564 <UART_SetConfig+0x118>)
 80064da:	fba2 2303 	umull	r2, r3, r2, r3
 80064de:	095b      	lsrs	r3, r3, #5
 80064e0:	0119      	lsls	r1, r3, #4
 80064e2:	68fa      	ldr	r2, [r7, #12]
 80064e4:	4613      	mov	r3, r2
 80064e6:	009b      	lsls	r3, r3, #2
 80064e8:	4413      	add	r3, r2
 80064ea:	009a      	lsls	r2, r3, #2
 80064ec:	441a      	add	r2, r3
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	685b      	ldr	r3, [r3, #4]
 80064f2:	009b      	lsls	r3, r3, #2
 80064f4:	fbb2 f2f3 	udiv	r2, r2, r3
 80064f8:	4b1a      	ldr	r3, [pc, #104]	; (8006564 <UART_SetConfig+0x118>)
 80064fa:	fba3 0302 	umull	r0, r3, r3, r2
 80064fe:	095b      	lsrs	r3, r3, #5
 8006500:	2064      	movs	r0, #100	; 0x64
 8006502:	fb00 f303 	mul.w	r3, r0, r3
 8006506:	1ad3      	subs	r3, r2, r3
 8006508:	011b      	lsls	r3, r3, #4
 800650a:	3332      	adds	r3, #50	; 0x32
 800650c:	4a15      	ldr	r2, [pc, #84]	; (8006564 <UART_SetConfig+0x118>)
 800650e:	fba2 2303 	umull	r2, r3, r2, r3
 8006512:	095b      	lsrs	r3, r3, #5
 8006514:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006518:	4419      	add	r1, r3
 800651a:	68fa      	ldr	r2, [r7, #12]
 800651c:	4613      	mov	r3, r2
 800651e:	009b      	lsls	r3, r3, #2
 8006520:	4413      	add	r3, r2
 8006522:	009a      	lsls	r2, r3, #2
 8006524:	441a      	add	r2, r3
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	685b      	ldr	r3, [r3, #4]
 800652a:	009b      	lsls	r3, r3, #2
 800652c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006530:	4b0c      	ldr	r3, [pc, #48]	; (8006564 <UART_SetConfig+0x118>)
 8006532:	fba3 0302 	umull	r0, r3, r3, r2
 8006536:	095b      	lsrs	r3, r3, #5
 8006538:	2064      	movs	r0, #100	; 0x64
 800653a:	fb00 f303 	mul.w	r3, r0, r3
 800653e:	1ad3      	subs	r3, r2, r3
 8006540:	011b      	lsls	r3, r3, #4
 8006542:	3332      	adds	r3, #50	; 0x32
 8006544:	4a07      	ldr	r2, [pc, #28]	; (8006564 <UART_SetConfig+0x118>)
 8006546:	fba2 2303 	umull	r2, r3, r2, r3
 800654a:	095b      	lsrs	r3, r3, #5
 800654c:	f003 020f 	and.w	r2, r3, #15
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	440a      	add	r2, r1
 8006556:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006558:	bf00      	nop
 800655a:	3710      	adds	r7, #16
 800655c:	46bd      	mov	sp, r7
 800655e:	bd80      	pop	{r7, pc}
 8006560:	40013800 	.word	0x40013800
 8006564:	51eb851f 	.word	0x51eb851f

08006568 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8006568:	b580      	push	{r7, lr}
 800656a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800656c:	4904      	ldr	r1, [pc, #16]	; (8006580 <MX_FATFS_Init+0x18>)
 800656e:	4805      	ldr	r0, [pc, #20]	; (8006584 <MX_FATFS_Init+0x1c>)
 8006570:	f003 fe30 	bl	800a1d4 <FATFS_LinkDriver>
 8006574:	4603      	mov	r3, r0
 8006576:	461a      	mov	r2, r3
 8006578:	4b03      	ldr	r3, [pc, #12]	; (8006588 <MX_FATFS_Init+0x20>)
 800657a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800657c:	bf00      	nop
 800657e:	bd80      	pop	{r7, pc}
 8006580:	20002758 	.word	0x20002758
 8006584:	20000020 	.word	0x20000020
 8006588:	2000275c 	.word	0x2000275c

0800658c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800658c:	b480      	push	{r7}
 800658e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8006590:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8006592:	4618      	mov	r0, r3
 8006594:	46bd      	mov	sp, r7
 8006596:	bc80      	pop	{r7}
 8006598:	4770      	bx	lr

0800659a <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800659a:	b580      	push	{r7, lr}
 800659c:	b082      	sub	sp, #8
 800659e:	af00      	add	r7, sp, #0
 80065a0:	4603      	mov	r3, r0
 80065a2:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return SD_disk_initialize(pdrv);
 80065a4:	79fb      	ldrb	r3, [r7, #7]
 80065a6:	4618      	mov	r0, r3
 80065a8:	f7fa fe40 	bl	800122c <SD_disk_initialize>
 80065ac:	4603      	mov	r3, r0
 80065ae:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 80065b0:	4618      	mov	r0, r3
 80065b2:	3708      	adds	r7, #8
 80065b4:	46bd      	mov	sp, r7
 80065b6:	bd80      	pop	{r7, pc}

080065b8 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b082      	sub	sp, #8
 80065bc:	af00      	add	r7, sp, #0
 80065be:	4603      	mov	r3, r0
 80065c0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return SD_disk_status (pdrv);
 80065c2:	79fb      	ldrb	r3, [r7, #7]
 80065c4:	4618      	mov	r0, r3
 80065c6:	f7fa ff1b 	bl	8001400 <SD_disk_status>
 80065ca:	4603      	mov	r3, r0
 80065cc:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 80065ce:	4618      	mov	r0, r3
 80065d0:	3708      	adds	r7, #8
 80065d2:	46bd      	mov	sp, r7
 80065d4:	bd80      	pop	{r7, pc}

080065d6 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 80065d6:	b580      	push	{r7, lr}
 80065d8:	b084      	sub	sp, #16
 80065da:	af00      	add	r7, sp, #0
 80065dc:	60b9      	str	r1, [r7, #8]
 80065de:	607a      	str	r2, [r7, #4]
 80065e0:	603b      	str	r3, [r7, #0]
 80065e2:	4603      	mov	r3, r0
 80065e4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return SD_disk_read(pdrv, buff, sector, count);
 80065e6:	7bf8      	ldrb	r0, [r7, #15]
 80065e8:	683b      	ldr	r3, [r7, #0]
 80065ea:	687a      	ldr	r2, [r7, #4]
 80065ec:	68b9      	ldr	r1, [r7, #8]
 80065ee:	f7fa ff1b 	bl	8001428 <SD_disk_read>
 80065f2:	4603      	mov	r3, r0
 80065f4:	b2db      	uxtb	r3, r3
  /* USER CODE END READ */
}
 80065f6:	4618      	mov	r0, r3
 80065f8:	3710      	adds	r7, #16
 80065fa:	46bd      	mov	sp, r7
 80065fc:	bd80      	pop	{r7, pc}

080065fe <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 80065fe:	b580      	push	{r7, lr}
 8006600:	b084      	sub	sp, #16
 8006602:	af00      	add	r7, sp, #0
 8006604:	60b9      	str	r1, [r7, #8]
 8006606:	607a      	str	r2, [r7, #4]
 8006608:	603b      	str	r3, [r7, #0]
 800660a:	4603      	mov	r3, r0
 800660c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return SD_disk_write(pdrv, buff, sector, count);
 800660e:	7bf8      	ldrb	r0, [r7, #15]
 8006610:	683b      	ldr	r3, [r7, #0]
 8006612:	687a      	ldr	r2, [r7, #4]
 8006614:	68b9      	ldr	r1, [r7, #8]
 8006616:	f7fa ff71 	bl	80014fc <SD_disk_write>
 800661a:	4603      	mov	r3, r0
 800661c:	b2db      	uxtb	r3, r3
  /* USER CODE END WRITE */
}
 800661e:	4618      	mov	r0, r3
 8006620:	3710      	adds	r7, #16
 8006622:	46bd      	mov	sp, r7
 8006624:	bd80      	pop	{r7, pc}

08006626 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8006626:	b580      	push	{r7, lr}
 8006628:	b082      	sub	sp, #8
 800662a:	af00      	add	r7, sp, #0
 800662c:	4603      	mov	r3, r0
 800662e:	603a      	str	r2, [r7, #0]
 8006630:	71fb      	strb	r3, [r7, #7]
 8006632:	460b      	mov	r3, r1
 8006634:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    return SD_disk_ioctl(pdrv, cmd, buff);
 8006636:	79fb      	ldrb	r3, [r7, #7]
 8006638:	79b9      	ldrb	r1, [r7, #6]
 800663a:	683a      	ldr	r2, [r7, #0]
 800663c:	4618      	mov	r0, r3
 800663e:	f7fa ffe1 	bl	8001604 <SD_disk_ioctl>
 8006642:	4603      	mov	r3, r0
 8006644:	b2db      	uxtb	r3, r3
  /* USER CODE END IOCTL */
}
 8006646:	4618      	mov	r0, r3
 8006648:	3708      	adds	r7, #8
 800664a:	46bd      	mov	sp, r7
 800664c:	bd80      	pop	{r7, pc}
	...

08006650 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
 8006650:	b580      	push	{r7, lr}
 8006652:	b084      	sub	sp, #16
 8006654:	af00      	add	r7, sp, #0
 8006656:	4603      	mov	r3, r0
 8006658:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;
  
  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800665a:	79fb      	ldrb	r3, [r7, #7]
 800665c:	4a08      	ldr	r2, [pc, #32]	; (8006680 <disk_status+0x30>)
 800665e:	009b      	lsls	r3, r3, #2
 8006660:	4413      	add	r3, r2
 8006662:	685b      	ldr	r3, [r3, #4]
 8006664:	685b      	ldr	r3, [r3, #4]
 8006666:	79fa      	ldrb	r2, [r7, #7]
 8006668:	4905      	ldr	r1, [pc, #20]	; (8006680 <disk_status+0x30>)
 800666a:	440a      	add	r2, r1
 800666c:	7a12      	ldrb	r2, [r2, #8]
 800666e:	4610      	mov	r0, r2
 8006670:	4798      	blx	r3
 8006672:	4603      	mov	r3, r0
 8006674:	73fb      	strb	r3, [r7, #15]
  return stat;
 8006676:	7bfb      	ldrb	r3, [r7, #15]
}
 8006678:	4618      	mov	r0, r3
 800667a:	3710      	adds	r7, #16
 800667c:	46bd      	mov	sp, r7
 800667e:	bd80      	pop	{r7, pc}
 8006680:	20000448 	.word	0x20000448

08006684 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8006684:	b580      	push	{r7, lr}
 8006686:	b084      	sub	sp, #16
 8006688:	af00      	add	r7, sp, #0
 800668a:	4603      	mov	r3, r0
 800668c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800668e:	2300      	movs	r3, #0
 8006690:	73fb      	strb	r3, [r7, #15]
  
  if(disk.is_initialized[pdrv] == 0)
 8006692:	79fb      	ldrb	r3, [r7, #7]
 8006694:	4a0d      	ldr	r2, [pc, #52]	; (80066cc <disk_initialize+0x48>)
 8006696:	5cd3      	ldrb	r3, [r2, r3]
 8006698:	2b00      	cmp	r3, #0
 800669a:	d111      	bne.n	80066c0 <disk_initialize+0x3c>
  { 
    disk.is_initialized[pdrv] = 1;
 800669c:	79fb      	ldrb	r3, [r7, #7]
 800669e:	4a0b      	ldr	r2, [pc, #44]	; (80066cc <disk_initialize+0x48>)
 80066a0:	2101      	movs	r1, #1
 80066a2:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80066a4:	79fb      	ldrb	r3, [r7, #7]
 80066a6:	4a09      	ldr	r2, [pc, #36]	; (80066cc <disk_initialize+0x48>)
 80066a8:	009b      	lsls	r3, r3, #2
 80066aa:	4413      	add	r3, r2
 80066ac:	685b      	ldr	r3, [r3, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	79fa      	ldrb	r2, [r7, #7]
 80066b2:	4906      	ldr	r1, [pc, #24]	; (80066cc <disk_initialize+0x48>)
 80066b4:	440a      	add	r2, r1
 80066b6:	7a12      	ldrb	r2, [r2, #8]
 80066b8:	4610      	mov	r0, r2
 80066ba:	4798      	blx	r3
 80066bc:	4603      	mov	r3, r0
 80066be:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80066c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80066c2:	4618      	mov	r0, r3
 80066c4:	3710      	adds	r7, #16
 80066c6:	46bd      	mov	sp, r7
 80066c8:	bd80      	pop	{r7, pc}
 80066ca:	bf00      	nop
 80066cc:	20000448 	.word	0x20000448

080066d0 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80066d0:	b590      	push	{r4, r7, lr}
 80066d2:	b087      	sub	sp, #28
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	60b9      	str	r1, [r7, #8]
 80066d8:	607a      	str	r2, [r7, #4]
 80066da:	603b      	str	r3, [r7, #0]
 80066dc:	4603      	mov	r3, r0
 80066de:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
 
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80066e0:	7bfb      	ldrb	r3, [r7, #15]
 80066e2:	4a0a      	ldr	r2, [pc, #40]	; (800670c <disk_read+0x3c>)
 80066e4:	009b      	lsls	r3, r3, #2
 80066e6:	4413      	add	r3, r2
 80066e8:	685b      	ldr	r3, [r3, #4]
 80066ea:	689c      	ldr	r4, [r3, #8]
 80066ec:	7bfb      	ldrb	r3, [r7, #15]
 80066ee:	4a07      	ldr	r2, [pc, #28]	; (800670c <disk_read+0x3c>)
 80066f0:	4413      	add	r3, r2
 80066f2:	7a18      	ldrb	r0, [r3, #8]
 80066f4:	683b      	ldr	r3, [r7, #0]
 80066f6:	687a      	ldr	r2, [r7, #4]
 80066f8:	68b9      	ldr	r1, [r7, #8]
 80066fa:	47a0      	blx	r4
 80066fc:	4603      	mov	r3, r0
 80066fe:	75fb      	strb	r3, [r7, #23]
  return res;
 8006700:	7dfb      	ldrb	r3, [r7, #23]
}
 8006702:	4618      	mov	r0, r3
 8006704:	371c      	adds	r7, #28
 8006706:	46bd      	mov	sp, r7
 8006708:	bd90      	pop	{r4, r7, pc}
 800670a:	bf00      	nop
 800670c:	20000448 	.word	0x20000448

08006710 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8006710:	b590      	push	{r4, r7, lr}
 8006712:	b087      	sub	sp, #28
 8006714:	af00      	add	r7, sp, #0
 8006716:	60b9      	str	r1, [r7, #8]
 8006718:	607a      	str	r2, [r7, #4]
 800671a:	603b      	str	r3, [r7, #0]
 800671c:	4603      	mov	r3, r0
 800671e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
  
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8006720:	7bfb      	ldrb	r3, [r7, #15]
 8006722:	4a0a      	ldr	r2, [pc, #40]	; (800674c <disk_write+0x3c>)
 8006724:	009b      	lsls	r3, r3, #2
 8006726:	4413      	add	r3, r2
 8006728:	685b      	ldr	r3, [r3, #4]
 800672a:	68dc      	ldr	r4, [r3, #12]
 800672c:	7bfb      	ldrb	r3, [r7, #15]
 800672e:	4a07      	ldr	r2, [pc, #28]	; (800674c <disk_write+0x3c>)
 8006730:	4413      	add	r3, r2
 8006732:	7a18      	ldrb	r0, [r3, #8]
 8006734:	683b      	ldr	r3, [r7, #0]
 8006736:	687a      	ldr	r2, [r7, #4]
 8006738:	68b9      	ldr	r1, [r7, #8]
 800673a:	47a0      	blx	r4
 800673c:	4603      	mov	r3, r0
 800673e:	75fb      	strb	r3, [r7, #23]
  return res;
 8006740:	7dfb      	ldrb	r3, [r7, #23]
}
 8006742:	4618      	mov	r0, r3
 8006744:	371c      	adds	r7, #28
 8006746:	46bd      	mov	sp, r7
 8006748:	bd90      	pop	{r4, r7, pc}
 800674a:	bf00      	nop
 800674c:	20000448 	.word	0x20000448

08006750 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8006750:	b580      	push	{r7, lr}
 8006752:	b084      	sub	sp, #16
 8006754:	af00      	add	r7, sp, #0
 8006756:	4603      	mov	r3, r0
 8006758:	603a      	str	r2, [r7, #0]
 800675a:	71fb      	strb	r3, [r7, #7]
 800675c:	460b      	mov	r3, r1
 800675e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8006760:	79fb      	ldrb	r3, [r7, #7]
 8006762:	4a09      	ldr	r2, [pc, #36]	; (8006788 <disk_ioctl+0x38>)
 8006764:	009b      	lsls	r3, r3, #2
 8006766:	4413      	add	r3, r2
 8006768:	685b      	ldr	r3, [r3, #4]
 800676a:	691b      	ldr	r3, [r3, #16]
 800676c:	79fa      	ldrb	r2, [r7, #7]
 800676e:	4906      	ldr	r1, [pc, #24]	; (8006788 <disk_ioctl+0x38>)
 8006770:	440a      	add	r2, r1
 8006772:	7a10      	ldrb	r0, [r2, #8]
 8006774:	79b9      	ldrb	r1, [r7, #6]
 8006776:	683a      	ldr	r2, [r7, #0]
 8006778:	4798      	blx	r3
 800677a:	4603      	mov	r3, r0
 800677c:	73fb      	strb	r3, [r7, #15]
  return res;
 800677e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006780:	4618      	mov	r0, r3
 8006782:	3710      	adds	r7, #16
 8006784:	46bd      	mov	sp, r7
 8006786:	bd80      	pop	{r7, pc}
 8006788:	20000448 	.word	0x20000448

0800678c <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800678c:	b480      	push	{r7}
 800678e:	b087      	sub	sp, #28
 8006790:	af00      	add	r7, sp, #0
 8006792:	60f8      	str	r0, [r7, #12]
 8006794:	60b9      	str	r1, [r7, #8]
 8006796:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800679c:	68bb      	ldr	r3, [r7, #8]
 800679e:	613b      	str	r3, [r7, #16]
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 80067a0:	e007      	b.n	80067b2 <mem_cpy+0x26>
		*d++ = *s++;
 80067a2:	693a      	ldr	r2, [r7, #16]
 80067a4:	1c53      	adds	r3, r2, #1
 80067a6:	613b      	str	r3, [r7, #16]
 80067a8:	697b      	ldr	r3, [r7, #20]
 80067aa:	1c59      	adds	r1, r3, #1
 80067ac:	6179      	str	r1, [r7, #20]
 80067ae:	7812      	ldrb	r2, [r2, #0]
 80067b0:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	1e5a      	subs	r2, r3, #1
 80067b6:	607a      	str	r2, [r7, #4]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d1f2      	bne.n	80067a2 <mem_cpy+0x16>
}
 80067bc:	bf00      	nop
 80067be:	bf00      	nop
 80067c0:	371c      	adds	r7, #28
 80067c2:	46bd      	mov	sp, r7
 80067c4:	bc80      	pop	{r7}
 80067c6:	4770      	bx	lr

080067c8 <mem_set>:

/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
 80067c8:	b480      	push	{r7}
 80067ca:	b087      	sub	sp, #28
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	60f8      	str	r0, [r7, #12]
 80067d0:	60b9      	str	r1, [r7, #8]
 80067d2:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	617b      	str	r3, [r7, #20]

	while (cnt--)
 80067d8:	e005      	b.n	80067e6 <mem_set+0x1e>
		*d++ = (BYTE)val;
 80067da:	697b      	ldr	r3, [r7, #20]
 80067dc:	1c5a      	adds	r2, r3, #1
 80067de:	617a      	str	r2, [r7, #20]
 80067e0:	68ba      	ldr	r2, [r7, #8]
 80067e2:	b2d2      	uxtb	r2, r2
 80067e4:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	1e5a      	subs	r2, r3, #1
 80067ea:	607a      	str	r2, [r7, #4]
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d1f4      	bne.n	80067da <mem_set+0x12>
}
 80067f0:	bf00      	nop
 80067f2:	bf00      	nop
 80067f4:	371c      	adds	r7, #28
 80067f6:	46bd      	mov	sp, r7
 80067f8:	bc80      	pop	{r7}
 80067fa:	4770      	bx	lr

080067fc <mem_cmp>:

/* Compare memory to memory */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {
 80067fc:	b480      	push	{r7}
 80067fe:	b089      	sub	sp, #36	; 0x24
 8006800:	af00      	add	r7, sp, #0
 8006802:	60f8      	str	r0, [r7, #12]
 8006804:	60b9      	str	r1, [r7, #8]
 8006806:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	61fb      	str	r3, [r7, #28]
 800680c:	68bb      	ldr	r3, [r7, #8]
 800680e:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8006810:	2300      	movs	r3, #0
 8006812:	617b      	str	r3, [r7, #20]

	while (cnt-- && (r = *d++ - *s++) == 0) ;
 8006814:	bf00      	nop
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	1e5a      	subs	r2, r3, #1
 800681a:	607a      	str	r2, [r7, #4]
 800681c:	2b00      	cmp	r3, #0
 800681e:	d00d      	beq.n	800683c <mem_cmp+0x40>
 8006820:	69fb      	ldr	r3, [r7, #28]
 8006822:	1c5a      	adds	r2, r3, #1
 8006824:	61fa      	str	r2, [r7, #28]
 8006826:	781b      	ldrb	r3, [r3, #0]
 8006828:	4619      	mov	r1, r3
 800682a:	69bb      	ldr	r3, [r7, #24]
 800682c:	1c5a      	adds	r2, r3, #1
 800682e:	61ba      	str	r2, [r7, #24]
 8006830:	781b      	ldrb	r3, [r3, #0]
 8006832:	1acb      	subs	r3, r1, r3
 8006834:	617b      	str	r3, [r7, #20]
 8006836:	697b      	ldr	r3, [r7, #20]
 8006838:	2b00      	cmp	r3, #0
 800683a:	d0ec      	beq.n	8006816 <mem_cmp+0x1a>
	return r;
 800683c:	697b      	ldr	r3, [r7, #20]
}
 800683e:	4618      	mov	r0, r3
 8006840:	3724      	adds	r7, #36	; 0x24
 8006842:	46bd      	mov	sp, r7
 8006844:	bc80      	pop	{r7}
 8006846:	4770      	bx	lr

08006848 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {
 8006848:	b480      	push	{r7}
 800684a:	b083      	sub	sp, #12
 800684c:	af00      	add	r7, sp, #0
 800684e:	6078      	str	r0, [r7, #4]
 8006850:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8006852:	e002      	b.n	800685a <chk_chr+0x12>
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	3301      	adds	r3, #1
 8006858:	607b      	str	r3, [r7, #4]
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	781b      	ldrb	r3, [r3, #0]
 800685e:	2b00      	cmp	r3, #0
 8006860:	d005      	beq.n	800686e <chk_chr+0x26>
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	781b      	ldrb	r3, [r3, #0]
 8006866:	461a      	mov	r2, r3
 8006868:	683b      	ldr	r3, [r7, #0]
 800686a:	4293      	cmp	r3, r2
 800686c:	d1f2      	bne.n	8006854 <chk_chr+0xc>
	return *str;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	781b      	ldrb	r3, [r3, #0]
}
 8006872:	4618      	mov	r0, r3
 8006874:	370c      	adds	r7, #12
 8006876:	46bd      	mov	sp, r7
 8006878:	bc80      	pop	{r7}
 800687a:	4770      	bx	lr

0800687c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800687c:	b480      	push	{r7}
 800687e:	b085      	sub	sp, #20
 8006880:	af00      	add	r7, sp, #0
 8006882:	6078      	str	r0, [r7, #4]
 8006884:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8006886:	2300      	movs	r3, #0
 8006888:	60bb      	str	r3, [r7, #8]
 800688a:	68bb      	ldr	r3, [r7, #8]
 800688c:	60fb      	str	r3, [r7, #12]
 800688e:	e03d      	b.n	800690c <chk_lock+0x90>
		if (Files[i].fs) {	/* Existing entry */
 8006890:	4932      	ldr	r1, [pc, #200]	; (800695c <chk_lock+0xe0>)
 8006892:	68fa      	ldr	r2, [r7, #12]
 8006894:	4613      	mov	r3, r2
 8006896:	005b      	lsls	r3, r3, #1
 8006898:	4413      	add	r3, r2
 800689a:	009b      	lsls	r3, r3, #2
 800689c:	440b      	add	r3, r1
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d02e      	beq.n	8006902 <chk_lock+0x86>
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 80068a4:	492d      	ldr	r1, [pc, #180]	; (800695c <chk_lock+0xe0>)
 80068a6:	68fa      	ldr	r2, [r7, #12]
 80068a8:	4613      	mov	r3, r2
 80068aa:	005b      	lsls	r3, r3, #1
 80068ac:	4413      	add	r3, r2
 80068ae:	009b      	lsls	r3, r3, #2
 80068b0:	440b      	add	r3, r1
 80068b2:	681a      	ldr	r2, [r3, #0]
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	429a      	cmp	r2, r3
 80068be:	d122      	bne.n	8006906 <chk_lock+0x8a>
				Files[i].clu == dp->sclust &&
 80068c0:	4926      	ldr	r1, [pc, #152]	; (800695c <chk_lock+0xe0>)
 80068c2:	68fa      	ldr	r2, [r7, #12]
 80068c4:	4613      	mov	r3, r2
 80068c6:	005b      	lsls	r3, r3, #1
 80068c8:	4413      	add	r3, r2
 80068ca:	009b      	lsls	r3, r3, #2
 80068cc:	440b      	add	r3, r1
 80068ce:	3304      	adds	r3, #4
 80068d0:	681a      	ldr	r2, [r3, #0]
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80068d8:	3308      	adds	r3, #8
 80068da:	681b      	ldr	r3, [r3, #0]
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 80068dc:	429a      	cmp	r2, r3
 80068de:	d112      	bne.n	8006906 <chk_lock+0x8a>
				Files[i].idx == dp->index) break;
 80068e0:	491e      	ldr	r1, [pc, #120]	; (800695c <chk_lock+0xe0>)
 80068e2:	68fa      	ldr	r2, [r7, #12]
 80068e4:	4613      	mov	r3, r2
 80068e6:	005b      	lsls	r3, r3, #1
 80068e8:	4413      	add	r3, r2
 80068ea:	009b      	lsls	r3, r3, #2
 80068ec:	440b      	add	r3, r1
 80068ee:	3308      	adds	r3, #8
 80068f0:	881a      	ldrh	r2, [r3, #0]
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80068f8:	3306      	adds	r3, #6
 80068fa:	881b      	ldrh	r3, [r3, #0]
				Files[i].clu == dp->sclust &&
 80068fc:	429a      	cmp	r2, r3
 80068fe:	d102      	bne.n	8006906 <chk_lock+0x8a>
				Files[i].idx == dp->index) break;
 8006900:	e007      	b.n	8006912 <chk_lock+0x96>
		} else {			/* Blank entry */
			be = 1;
 8006902:	2301      	movs	r3, #1
 8006904:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	3301      	adds	r3, #1
 800690a:	60fb      	str	r3, [r7, #12]
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	2b01      	cmp	r3, #1
 8006910:	d9be      	bls.n	8006890 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK)	/* The object is not opened */
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	2b02      	cmp	r3, #2
 8006916:	d109      	bne.n	800692c <chk_lock+0xb0>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8006918:	68bb      	ldr	r3, [r7, #8]
 800691a:	2b00      	cmp	r3, #0
 800691c:	d102      	bne.n	8006924 <chk_lock+0xa8>
 800691e:	683b      	ldr	r3, [r7, #0]
 8006920:	2b02      	cmp	r3, #2
 8006922:	d101      	bne.n	8006928 <chk_lock+0xac>
 8006924:	2300      	movs	r3, #0
 8006926:	e013      	b.n	8006950 <chk_lock+0xd4>
 8006928:	2312      	movs	r3, #18
 800692a:	e011      	b.n	8006950 <chk_lock+0xd4>

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800692c:	683b      	ldr	r3, [r7, #0]
 800692e:	2b00      	cmp	r3, #0
 8006930:	d10b      	bne.n	800694a <chk_lock+0xce>
 8006932:	490a      	ldr	r1, [pc, #40]	; (800695c <chk_lock+0xe0>)
 8006934:	68fa      	ldr	r2, [r7, #12]
 8006936:	4613      	mov	r3, r2
 8006938:	005b      	lsls	r3, r3, #1
 800693a:	4413      	add	r3, r2
 800693c:	009b      	lsls	r3, r3, #2
 800693e:	440b      	add	r3, r1
 8006940:	330a      	adds	r3, #10
 8006942:	881b      	ldrh	r3, [r3, #0]
 8006944:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006948:	d101      	bne.n	800694e <chk_lock+0xd2>
 800694a:	2310      	movs	r3, #16
 800694c:	e000      	b.n	8006950 <chk_lock+0xd4>
 800694e:	2300      	movs	r3, #0
}
 8006950:	4618      	mov	r0, r3
 8006952:	3714      	adds	r7, #20
 8006954:	46bd      	mov	sp, r7
 8006956:	bc80      	pop	{r7}
 8006958:	4770      	bx	lr
 800695a:	bf00      	nop
 800695c:	20000230 	.word	0x20000230

08006960 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8006960:	b480      	push	{r7}
 8006962:	b083      	sub	sp, #12
 8006964:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8006966:	2300      	movs	r3, #0
 8006968:	607b      	str	r3, [r7, #4]
 800696a:	e002      	b.n	8006972 <enq_lock+0x12>
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	3301      	adds	r3, #1
 8006970:	607b      	str	r3, [r7, #4]
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	2b01      	cmp	r3, #1
 8006976:	d809      	bhi.n	800698c <enq_lock+0x2c>
 8006978:	490a      	ldr	r1, [pc, #40]	; (80069a4 <enq_lock+0x44>)
 800697a:	687a      	ldr	r2, [r7, #4]
 800697c:	4613      	mov	r3, r2
 800697e:	005b      	lsls	r3, r3, #1
 8006980:	4413      	add	r3, r2
 8006982:	009b      	lsls	r3, r3, #2
 8006984:	440b      	add	r3, r1
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	2b00      	cmp	r3, #0
 800698a:	d1ef      	bne.n	800696c <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	2b02      	cmp	r3, #2
 8006990:	bf14      	ite	ne
 8006992:	2301      	movne	r3, #1
 8006994:	2300      	moveq	r3, #0
 8006996:	b2db      	uxtb	r3, r3
}
 8006998:	4618      	mov	r0, r3
 800699a:	370c      	adds	r7, #12
 800699c:	46bd      	mov	sp, r7
 800699e:	bc80      	pop	{r7}
 80069a0:	4770      	bx	lr
 80069a2:	bf00      	nop
 80069a4:	20000230 	.word	0x20000230

080069a8 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80069a8:	b480      	push	{r7}
 80069aa:	b085      	sub	sp, #20
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	6078      	str	r0, [r7, #4]
 80069b0:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80069b2:	2300      	movs	r3, #0
 80069b4:	60fb      	str	r3, [r7, #12]
 80069b6:	e030      	b.n	8006a1a <inc_lock+0x72>
		if (Files[i].fs == dp->fs &&
 80069b8:	495a      	ldr	r1, [pc, #360]	; (8006b24 <inc_lock+0x17c>)
 80069ba:	68fa      	ldr	r2, [r7, #12]
 80069bc:	4613      	mov	r3, r2
 80069be:	005b      	lsls	r3, r3, #1
 80069c0:	4413      	add	r3, r2
 80069c2:	009b      	lsls	r3, r3, #2
 80069c4:	440b      	add	r3, r1
 80069c6:	681a      	ldr	r2, [r3, #0]
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	429a      	cmp	r2, r3
 80069d2:	d11f      	bne.n	8006a14 <inc_lock+0x6c>
			Files[i].clu == dp->sclust &&
 80069d4:	4953      	ldr	r1, [pc, #332]	; (8006b24 <inc_lock+0x17c>)
 80069d6:	68fa      	ldr	r2, [r7, #12]
 80069d8:	4613      	mov	r3, r2
 80069da:	005b      	lsls	r3, r3, #1
 80069dc:	4413      	add	r3, r2
 80069de:	009b      	lsls	r3, r3, #2
 80069e0:	440b      	add	r3, r1
 80069e2:	3304      	adds	r3, #4
 80069e4:	681a      	ldr	r2, [r3, #0]
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80069ec:	3308      	adds	r3, #8
 80069ee:	681b      	ldr	r3, [r3, #0]
		if (Files[i].fs == dp->fs &&
 80069f0:	429a      	cmp	r2, r3
 80069f2:	d10f      	bne.n	8006a14 <inc_lock+0x6c>
			Files[i].idx == dp->index) break;
 80069f4:	494b      	ldr	r1, [pc, #300]	; (8006b24 <inc_lock+0x17c>)
 80069f6:	68fa      	ldr	r2, [r7, #12]
 80069f8:	4613      	mov	r3, r2
 80069fa:	005b      	lsls	r3, r3, #1
 80069fc:	4413      	add	r3, r2
 80069fe:	009b      	lsls	r3, r3, #2
 8006a00:	440b      	add	r3, r1
 8006a02:	3308      	adds	r3, #8
 8006a04:	881a      	ldrh	r2, [r3, #0]
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006a0c:	3306      	adds	r3, #6
 8006a0e:	881b      	ldrh	r3, [r3, #0]
			Files[i].clu == dp->sclust &&
 8006a10:	429a      	cmp	r2, r3
 8006a12:	d006      	beq.n	8006a22 <inc_lock+0x7a>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	3301      	adds	r3, #1
 8006a18:	60fb      	str	r3, [r7, #12]
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	2b01      	cmp	r3, #1
 8006a1e:	d9cb      	bls.n	80069b8 <inc_lock+0x10>
 8006a20:	e000      	b.n	8006a24 <inc_lock+0x7c>
			Files[i].idx == dp->index) break;
 8006a22:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	2b02      	cmp	r3, #2
 8006a28:	d14a      	bne.n	8006ac0 <inc_lock+0x118>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8006a2a:	2300      	movs	r3, #0
 8006a2c:	60fb      	str	r3, [r7, #12]
 8006a2e:	e002      	b.n	8006a36 <inc_lock+0x8e>
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	3301      	adds	r3, #1
 8006a34:	60fb      	str	r3, [r7, #12]
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	2b01      	cmp	r3, #1
 8006a3a:	d809      	bhi.n	8006a50 <inc_lock+0xa8>
 8006a3c:	4939      	ldr	r1, [pc, #228]	; (8006b24 <inc_lock+0x17c>)
 8006a3e:	68fa      	ldr	r2, [r7, #12]
 8006a40:	4613      	mov	r3, r2
 8006a42:	005b      	lsls	r3, r3, #1
 8006a44:	4413      	add	r3, r2
 8006a46:	009b      	lsls	r3, r3, #2
 8006a48:	440b      	add	r3, r1
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d1ef      	bne.n	8006a30 <inc_lock+0x88>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	2b02      	cmp	r3, #2
 8006a54:	d101      	bne.n	8006a5a <inc_lock+0xb2>
 8006a56:	2300      	movs	r3, #0
 8006a58:	e05f      	b.n	8006b1a <inc_lock+0x172>
		Files[i].fs = dp->fs;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006a60:	6819      	ldr	r1, [r3, #0]
 8006a62:	4830      	ldr	r0, [pc, #192]	; (8006b24 <inc_lock+0x17c>)
 8006a64:	68fa      	ldr	r2, [r7, #12]
 8006a66:	4613      	mov	r3, r2
 8006a68:	005b      	lsls	r3, r3, #1
 8006a6a:	4413      	add	r3, r2
 8006a6c:	009b      	lsls	r3, r3, #2
 8006a6e:	4403      	add	r3, r0
 8006a70:	6019      	str	r1, [r3, #0]
		Files[i].clu = dp->sclust;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006a78:	3308      	adds	r3, #8
 8006a7a:	6819      	ldr	r1, [r3, #0]
 8006a7c:	4829      	ldr	r0, [pc, #164]	; (8006b24 <inc_lock+0x17c>)
 8006a7e:	68fa      	ldr	r2, [r7, #12]
 8006a80:	4613      	mov	r3, r2
 8006a82:	005b      	lsls	r3, r3, #1
 8006a84:	4413      	add	r3, r2
 8006a86:	009b      	lsls	r3, r3, #2
 8006a88:	4403      	add	r3, r0
 8006a8a:	3304      	adds	r3, #4
 8006a8c:	6019      	str	r1, [r3, #0]
		Files[i].idx = dp->index;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006a94:	3306      	adds	r3, #6
 8006a96:	8818      	ldrh	r0, [r3, #0]
 8006a98:	4922      	ldr	r1, [pc, #136]	; (8006b24 <inc_lock+0x17c>)
 8006a9a:	68fa      	ldr	r2, [r7, #12]
 8006a9c:	4613      	mov	r3, r2
 8006a9e:	005b      	lsls	r3, r3, #1
 8006aa0:	4413      	add	r3, r2
 8006aa2:	009b      	lsls	r3, r3, #2
 8006aa4:	440b      	add	r3, r1
 8006aa6:	3308      	adds	r3, #8
 8006aa8:	4602      	mov	r2, r0
 8006aaa:	801a      	strh	r2, [r3, #0]
		Files[i].ctr = 0;
 8006aac:	491d      	ldr	r1, [pc, #116]	; (8006b24 <inc_lock+0x17c>)
 8006aae:	68fa      	ldr	r2, [r7, #12]
 8006ab0:	4613      	mov	r3, r2
 8006ab2:	005b      	lsls	r3, r3, #1
 8006ab4:	4413      	add	r3, r2
 8006ab6:	009b      	lsls	r3, r3, #2
 8006ab8:	440b      	add	r3, r1
 8006aba:	330a      	adds	r3, #10
 8006abc:	2200      	movs	r2, #0
 8006abe:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8006ac0:	683b      	ldr	r3, [r7, #0]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d00c      	beq.n	8006ae0 <inc_lock+0x138>
 8006ac6:	4917      	ldr	r1, [pc, #92]	; (8006b24 <inc_lock+0x17c>)
 8006ac8:	68fa      	ldr	r2, [r7, #12]
 8006aca:	4613      	mov	r3, r2
 8006acc:	005b      	lsls	r3, r3, #1
 8006ace:	4413      	add	r3, r2
 8006ad0:	009b      	lsls	r3, r3, #2
 8006ad2:	440b      	add	r3, r1
 8006ad4:	330a      	adds	r3, #10
 8006ad6:	881b      	ldrh	r3, [r3, #0]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d001      	beq.n	8006ae0 <inc_lock+0x138>
 8006adc:	2300      	movs	r3, #0
 8006ade:	e01c      	b.n	8006b1a <inc_lock+0x172>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8006ae0:	683b      	ldr	r3, [r7, #0]
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d10b      	bne.n	8006afe <inc_lock+0x156>
 8006ae6:	490f      	ldr	r1, [pc, #60]	; (8006b24 <inc_lock+0x17c>)
 8006ae8:	68fa      	ldr	r2, [r7, #12]
 8006aea:	4613      	mov	r3, r2
 8006aec:	005b      	lsls	r3, r3, #1
 8006aee:	4413      	add	r3, r2
 8006af0:	009b      	lsls	r3, r3, #2
 8006af2:	440b      	add	r3, r1
 8006af4:	330a      	adds	r3, #10
 8006af6:	881b      	ldrh	r3, [r3, #0]
 8006af8:	3301      	adds	r3, #1
 8006afa:	b299      	uxth	r1, r3
 8006afc:	e001      	b.n	8006b02 <inc_lock+0x15a>
 8006afe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006b02:	4808      	ldr	r0, [pc, #32]	; (8006b24 <inc_lock+0x17c>)
 8006b04:	68fa      	ldr	r2, [r7, #12]
 8006b06:	4613      	mov	r3, r2
 8006b08:	005b      	lsls	r3, r3, #1
 8006b0a:	4413      	add	r3, r2
 8006b0c:	009b      	lsls	r3, r3, #2
 8006b0e:	4403      	add	r3, r0
 8006b10:	330a      	adds	r3, #10
 8006b12:	460a      	mov	r2, r1
 8006b14:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	3301      	adds	r3, #1
}
 8006b1a:	4618      	mov	r0, r3
 8006b1c:	3714      	adds	r7, #20
 8006b1e:	46bd      	mov	sp, r7
 8006b20:	bc80      	pop	{r7}
 8006b22:	4770      	bx	lr
 8006b24:	20000230 	.word	0x20000230

08006b28 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8006b28:	b480      	push	{r7}
 8006b2a:	b085      	sub	sp, #20
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	3b01      	subs	r3, #1
 8006b34:	607b      	str	r3, [r7, #4]
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	2b01      	cmp	r3, #1
 8006b3a:	d82e      	bhi.n	8006b9a <dec_lock+0x72>
		n = Files[i].ctr;
 8006b3c:	491b      	ldr	r1, [pc, #108]	; (8006bac <dec_lock+0x84>)
 8006b3e:	687a      	ldr	r2, [r7, #4]
 8006b40:	4613      	mov	r3, r2
 8006b42:	005b      	lsls	r3, r3, #1
 8006b44:	4413      	add	r3, r2
 8006b46:	009b      	lsls	r3, r3, #2
 8006b48:	440b      	add	r3, r1
 8006b4a:	330a      	adds	r3, #10
 8006b4c:	881b      	ldrh	r3, [r3, #0]
 8006b4e:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8006b50:	89fb      	ldrh	r3, [r7, #14]
 8006b52:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006b56:	d101      	bne.n	8006b5c <dec_lock+0x34>
 8006b58:	2300      	movs	r3, #0
 8006b5a:	81fb      	strh	r3, [r7, #14]
		if (n) n--;					/* Decrement read mode open count */
 8006b5c:	89fb      	ldrh	r3, [r7, #14]
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d002      	beq.n	8006b68 <dec_lock+0x40>
 8006b62:	89fb      	ldrh	r3, [r7, #14]
 8006b64:	3b01      	subs	r3, #1
 8006b66:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8006b68:	4910      	ldr	r1, [pc, #64]	; (8006bac <dec_lock+0x84>)
 8006b6a:	687a      	ldr	r2, [r7, #4]
 8006b6c:	4613      	mov	r3, r2
 8006b6e:	005b      	lsls	r3, r3, #1
 8006b70:	4413      	add	r3, r2
 8006b72:	009b      	lsls	r3, r3, #2
 8006b74:	440b      	add	r3, r1
 8006b76:	330a      	adds	r3, #10
 8006b78:	89fa      	ldrh	r2, [r7, #14]
 8006b7a:	801a      	strh	r2, [r3, #0]
		if (!n) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8006b7c:	89fb      	ldrh	r3, [r7, #14]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d108      	bne.n	8006b94 <dec_lock+0x6c>
 8006b82:	490a      	ldr	r1, [pc, #40]	; (8006bac <dec_lock+0x84>)
 8006b84:	687a      	ldr	r2, [r7, #4]
 8006b86:	4613      	mov	r3, r2
 8006b88:	005b      	lsls	r3, r3, #1
 8006b8a:	4413      	add	r3, r2
 8006b8c:	009b      	lsls	r3, r3, #2
 8006b8e:	440b      	add	r3, r1
 8006b90:	2200      	movs	r2, #0
 8006b92:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8006b94:	2300      	movs	r3, #0
 8006b96:	737b      	strb	r3, [r7, #13]
 8006b98:	e001      	b.n	8006b9e <dec_lock+0x76>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8006b9a:	2302      	movs	r3, #2
 8006b9c:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8006b9e:	7b7b      	ldrb	r3, [r7, #13]
}
 8006ba0:	4618      	mov	r0, r3
 8006ba2:	3714      	adds	r7, #20
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	bc80      	pop	{r7}
 8006ba8:	4770      	bx	lr
 8006baa:	bf00      	nop
 8006bac:	20000230 	.word	0x20000230

08006bb0 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8006bb0:	b480      	push	{r7}
 8006bb2:	b085      	sub	sp, #20
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8006bb8:	2300      	movs	r3, #0
 8006bba:	60fb      	str	r3, [r7, #12]
 8006bbc:	e016      	b.n	8006bec <clear_lock+0x3c>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8006bbe:	4910      	ldr	r1, [pc, #64]	; (8006c00 <clear_lock+0x50>)
 8006bc0:	68fa      	ldr	r2, [r7, #12]
 8006bc2:	4613      	mov	r3, r2
 8006bc4:	005b      	lsls	r3, r3, #1
 8006bc6:	4413      	add	r3, r2
 8006bc8:	009b      	lsls	r3, r3, #2
 8006bca:	440b      	add	r3, r1
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	687a      	ldr	r2, [r7, #4]
 8006bd0:	429a      	cmp	r2, r3
 8006bd2:	d108      	bne.n	8006be6 <clear_lock+0x36>
 8006bd4:	490a      	ldr	r1, [pc, #40]	; (8006c00 <clear_lock+0x50>)
 8006bd6:	68fa      	ldr	r2, [r7, #12]
 8006bd8:	4613      	mov	r3, r2
 8006bda:	005b      	lsls	r3, r3, #1
 8006bdc:	4413      	add	r3, r2
 8006bde:	009b      	lsls	r3, r3, #2
 8006be0:	440b      	add	r3, r1
 8006be2:	2200      	movs	r2, #0
 8006be4:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	3301      	adds	r3, #1
 8006bea:	60fb      	str	r3, [r7, #12]
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	2b01      	cmp	r3, #1
 8006bf0:	d9e5      	bls.n	8006bbe <clear_lock+0xe>
	}
}
 8006bf2:	bf00      	nop
 8006bf4:	bf00      	nop
 8006bf6:	3714      	adds	r7, #20
 8006bf8:	46bd      	mov	sp, r7
 8006bfa:	bc80      	pop	{r7}
 8006bfc:	4770      	bx	lr
 8006bfe:	bf00      	nop
 8006c00:	20000230 	.word	0x20000230

08006c04 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (
	FATFS* fs		/* File system object */
)
{
 8006c04:	b580      	push	{r7, lr}
 8006c06:	b086      	sub	sp, #24
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006c16:	3304      	adds	r3, #4
 8006c18:	781b      	ldrb	r3, [r3, #0]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d047      	beq.n	8006cae <sync_window+0xaa>
		wsect = fs->winsect;	/* Current sector number */
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8006c24:	330c      	adds	r3, #12
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win.d8, wsect, 1) != RES_OK) {
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006c30:	3301      	adds	r3, #1
 8006c32:	7818      	ldrb	r0, [r3, #0]
 8006c34:	6879      	ldr	r1, [r7, #4]
 8006c36:	2301      	movs	r3, #1
 8006c38:	697a      	ldr	r2, [r7, #20]
 8006c3a:	f7ff fd69 	bl	8006710 <disk_write>
 8006c3e:	4603      	mov	r3, r0
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d002      	beq.n	8006c4a <sync_window+0x46>
			res = FR_DISK_ERR;
 8006c44:	2301      	movs	r3, #1
 8006c46:	73fb      	strb	r3, [r7, #15]
 8006c48:	e031      	b.n	8006cae <sync_window+0xaa>
		} else {
			fs->wflag = 0;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006c50:	3304      	adds	r3, #4
 8006c52:	2200      	movs	r2, #0
 8006c54:	701a      	strb	r2, [r3, #0]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	697a      	ldr	r2, [r7, #20]
 8006c60:	1ad2      	subs	r2, r2, r3
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006c68:	3318      	adds	r3, #24
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	429a      	cmp	r2, r3
 8006c6e:	d21e      	bcs.n	8006cae <sync_window+0xaa>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006c76:	3303      	adds	r3, #3
 8006c78:	781b      	ldrb	r3, [r3, #0]
 8006c7a:	613b      	str	r3, [r7, #16]
 8006c7c:	e014      	b.n	8006ca8 <sync_window+0xa4>
					wsect += fs->fsize;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006c84:	3318      	adds	r3, #24
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	697a      	ldr	r2, [r7, #20]
 8006c8a:	4413      	add	r3, r2
 8006c8c:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win.d8, wsect, 1);
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006c94:	3301      	adds	r3, #1
 8006c96:	7818      	ldrb	r0, [r3, #0]
 8006c98:	6879      	ldr	r1, [r7, #4]
 8006c9a:	2301      	movs	r3, #1
 8006c9c:	697a      	ldr	r2, [r7, #20]
 8006c9e:	f7ff fd37 	bl	8006710 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8006ca2:	693b      	ldr	r3, [r7, #16]
 8006ca4:	3b01      	subs	r3, #1
 8006ca6:	613b      	str	r3, [r7, #16]
 8006ca8:	693b      	ldr	r3, [r7, #16]
 8006caa:	2b01      	cmp	r3, #1
 8006cac:	d8e7      	bhi.n	8006c7e <sync_window+0x7a>
				}
			}
		}
	}
	return res;
 8006cae:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cb0:	4618      	mov	r0, r3
 8006cb2:	3718      	adds	r7, #24
 8006cb4:	46bd      	mov	sp, r7
 8006cb6:	bd80      	pop	{r7, pc}

08006cb8 <move_window>:
static
FRESULT move_window (
	FATFS* fs,		/* File system object */
	DWORD sector	/* Sector number to make appearance in the fs->win[].d8 */
)
{
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	b084      	sub	sp, #16
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
 8006cc0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8006ccc:	330c      	adds	r3, #12
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	683a      	ldr	r2, [r7, #0]
 8006cd2:	429a      	cmp	r2, r3
 8006cd4:	d01f      	beq.n	8006d16 <move_window+0x5e>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8006cd6:	6878      	ldr	r0, [r7, #4]
 8006cd8:	f7ff ff94 	bl	8006c04 <sync_window>
 8006cdc:	4603      	mov	r3, r0
 8006cde:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8006ce0:	7bfb      	ldrb	r3, [r7, #15]
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d117      	bne.n	8006d16 <move_window+0x5e>
			if (disk_read(fs->drv, fs->win.d8, sector, 1) != RES_OK) {
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006cec:	3301      	adds	r3, #1
 8006cee:	7818      	ldrb	r0, [r3, #0]
 8006cf0:	6879      	ldr	r1, [r7, #4]
 8006cf2:	2301      	movs	r3, #1
 8006cf4:	683a      	ldr	r2, [r7, #0]
 8006cf6:	f7ff fceb 	bl	80066d0 <disk_read>
 8006cfa:	4603      	mov	r3, r0
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d004      	beq.n	8006d0a <move_window+0x52>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8006d00:	f04f 33ff 	mov.w	r3, #4294967295
 8006d04:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8006d06:	2301      	movs	r3, #1
 8006d08:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8006d10:	330c      	adds	r3, #12
 8006d12:	683a      	ldr	r2, [r7, #0]
 8006d14:	601a      	str	r2, [r3, #0]
		}
	}
	return res;
 8006d16:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d18:	4618      	mov	r0, r3
 8006d1a:	3710      	adds	r7, #16
 8006d1c:	46bd      	mov	sp, r7
 8006d1e:	bd80      	pop	{r7, pc}

08006d20 <sync_fs>:
#if !_FS_READONLY
static
FRESULT sync_fs (	/* FR_OK: successful, FR_DISK_ERR: failed */
	FATFS* fs		/* File system object */
)
{
 8006d20:	b580      	push	{r7, lr}
 8006d22:	b084      	sub	sp, #16
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8006d28:	6878      	ldr	r0, [r7, #4]
 8006d2a:	f7ff ff6b 	bl	8006c04 <sync_window>
 8006d2e:	4603      	mov	r3, r0
 8006d30:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8006d32:	7bfb      	ldrb	r3, [r7, #15]
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	f040 80bd 	bne.w	8006eb4 <sync_fs+0x194>
		/* Update FSINFO sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006d40:	781b      	ldrb	r3, [r3, #0]
 8006d42:	2b03      	cmp	r3, #3
 8006d44:	f040 80a7 	bne.w	8006e96 <sync_fs+0x176>
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006d4e:	3305      	adds	r3, #5
 8006d50:	781b      	ldrb	r3, [r3, #0]
 8006d52:	2b01      	cmp	r3, #1
 8006d54:	f040 809f 	bne.w	8006e96 <sync_fs+0x176>
			/* Create FSINFO structure */
			mem_set(fs->win.d8, 0, SS(fs));
 8006d58:	6878      	ldr	r0, [r7, #4]
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006d60:	330a      	adds	r3, #10
 8006d62:	881b      	ldrh	r3, [r3, #0]
 8006d64:	461a      	mov	r2, r3
 8006d66:	2100      	movs	r1, #0
 8006d68:	f7ff fd2e 	bl	80067c8 <mem_set>
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2255      	movs	r2, #85	; 0x55
 8006d70:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	22aa      	movs	r2, #170	; 0xaa
 8006d78:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
			ST_DWORD(fs->win.d8 + FSI_LeadSig, 0x41615252);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2252      	movs	r2, #82	; 0x52
 8006d80:	701a      	strb	r2, [r3, #0]
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	2252      	movs	r2, #82	; 0x52
 8006d86:	705a      	strb	r2, [r3, #1]
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	2261      	movs	r2, #97	; 0x61
 8006d8c:	709a      	strb	r2, [r3, #2]
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	2241      	movs	r2, #65	; 0x41
 8006d92:	70da      	strb	r2, [r3, #3]
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	2272      	movs	r2, #114	; 0x72
 8006d98:	f883 21e4 	strb.w	r2, [r3, #484]	; 0x1e4
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2272      	movs	r2, #114	; 0x72
 8006da0:	f883 21e5 	strb.w	r2, [r3, #485]	; 0x1e5
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2241      	movs	r2, #65	; 0x41
 8006da8:	f883 21e6 	strb.w	r2, [r3, #486]	; 0x1e6
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	2261      	movs	r2, #97	; 0x61
 8006db0:	f883 21e7 	strb.w	r2, [r3, #487]	; 0x1e7
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006dba:	3310      	adds	r3, #16
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	b2da      	uxtb	r2, r3
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	f883 21e8 	strb.w	r2, [r3, #488]	; 0x1e8
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006dcc:	3310      	adds	r3, #16
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	b29b      	uxth	r3, r3
 8006dd2:	0a1b      	lsrs	r3, r3, #8
 8006dd4:	b29b      	uxth	r3, r3
 8006dd6:	b2da      	uxtb	r2, r3
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	f883 21e9 	strb.w	r2, [r3, #489]	; 0x1e9
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006de4:	3310      	adds	r3, #16
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	0c1b      	lsrs	r3, r3, #16
 8006dea:	b2da      	uxtb	r2, r3
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	f883 21ea 	strb.w	r2, [r3, #490]	; 0x1ea
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006df8:	3310      	adds	r3, #16
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	0e1b      	lsrs	r3, r3, #24
 8006dfe:	b2da      	uxtb	r2, r3
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	f883 21eb 	strb.w	r2, [r3, #491]	; 0x1eb
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006e0c:	330c      	adds	r3, #12
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	b2da      	uxtb	r2, r3
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	f883 21ec 	strb.w	r2, [r3, #492]	; 0x1ec
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006e1e:	330c      	adds	r3, #12
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	b29b      	uxth	r3, r3
 8006e24:	0a1b      	lsrs	r3, r3, #8
 8006e26:	b29b      	uxth	r3, r3
 8006e28:	b2da      	uxtb	r2, r3
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	f883 21ed 	strb.w	r2, [r3, #493]	; 0x1ed
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006e36:	330c      	adds	r3, #12
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	0c1b      	lsrs	r3, r3, #16
 8006e3c:	b2da      	uxtb	r2, r3
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	f883 21ee 	strb.w	r2, [r3, #494]	; 0x1ee
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006e4a:	330c      	adds	r3, #12
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	0e1b      	lsrs	r3, r3, #24
 8006e50:	b2da      	uxtb	r2, r3
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	f883 21ef 	strb.w	r2, [r3, #495]	; 0x1ef
			/* Write it into the FSINFO sector */
			fs->winsect = fs->volbase + 1;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006e5e:	331c      	adds	r3, #28
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	1c5a      	adds	r2, r3, #1
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8006e6a:	330c      	adds	r3, #12
 8006e6c:	601a      	str	r2, [r3, #0]
			disk_write(fs->drv, fs->win.d8, fs->winsect, 1);
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006e74:	3301      	adds	r3, #1
 8006e76:	7818      	ldrb	r0, [r3, #0]
 8006e78:	6879      	ldr	r1, [r7, #4]
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8006e80:	330c      	adds	r3, #12
 8006e82:	681a      	ldr	r2, [r3, #0]
 8006e84:	2301      	movs	r3, #1
 8006e86:	f7ff fc43 	bl	8006710 <disk_write>
			fs->fsi_flag = 0;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006e90:	3305      	adds	r3, #5
 8006e92:	2200      	movs	r2, #0
 8006e94:	701a      	strb	r2, [r3, #0]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006e9c:	3301      	adds	r3, #1
 8006e9e:	781b      	ldrb	r3, [r3, #0]
 8006ea0:	2200      	movs	r2, #0
 8006ea2:	2100      	movs	r1, #0
 8006ea4:	4618      	mov	r0, r3
 8006ea6:	f7ff fc53 	bl	8006750 <disk_ioctl>
 8006eaa:	4603      	mov	r3, r0
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d001      	beq.n	8006eb4 <sync_fs+0x194>
			res = FR_DISK_ERR;
 8006eb0:	2301      	movs	r3, #1
 8006eb2:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8006eb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006eb6:	4618      	mov	r0, r3
 8006eb8:	3710      	adds	r7, #16
 8006eba:	46bd      	mov	sp, r7
 8006ebc:	bd80      	pop	{r7, pc}

08006ebe <clust2sect>:

DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8006ebe:	b480      	push	{r7}
 8006ec0:	b083      	sub	sp, #12
 8006ec2:	af00      	add	r7, sp, #0
 8006ec4:	6078      	str	r0, [r7, #4]
 8006ec6:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8006ec8:	683b      	ldr	r3, [r7, #0]
 8006eca:	3b02      	subs	r3, #2
 8006ecc:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006ed4:	3314      	adds	r3, #20
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	3b02      	subs	r3, #2
 8006eda:	683a      	ldr	r2, [r7, #0]
 8006edc:	429a      	cmp	r2, r3
 8006ede:	d301      	bcc.n	8006ee4 <clust2sect+0x26>
 8006ee0:	2300      	movs	r3, #0
 8006ee2:	e00e      	b.n	8006f02 <clust2sect+0x44>
	return clst * fs->csize + fs->database;
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006eea:	3302      	adds	r3, #2
 8006eec:	781b      	ldrb	r3, [r3, #0]
 8006eee:	461a      	mov	r2, r3
 8006ef0:	683b      	ldr	r3, [r7, #0]
 8006ef2:	fb03 f202 	mul.w	r2, r3, r2
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8006efc:	3308      	adds	r3, #8
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	4413      	add	r3, r2
}
 8006f02:	4618      	mov	r0, r3
 8006f04:	370c      	adds	r7, #12
 8006f06:	46bd      	mov	sp, r7
 8006f08:	bc80      	pop	{r7}
 8006f0a:	4770      	bx	lr

08006f0c <get_fat>:

DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x0FFFFFFF:Cluster status */
	FATFS* fs,	/* File system object */
	DWORD clst	/* FAT index number (cluster number) to get the value */
)
{
 8006f0c:	b580      	push	{r7, lr}
 8006f0e:	b086      	sub	sp, #24
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	6078      	str	r0, [r7, #4]
 8006f14:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	BYTE *p;
	DWORD val;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	2b01      	cmp	r3, #1
 8006f1a:	d907      	bls.n	8006f2c <get_fat+0x20>
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006f22:	3314      	adds	r3, #20
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	683a      	ldr	r2, [r7, #0]
 8006f28:	429a      	cmp	r2, r3
 8006f2a:	d302      	bcc.n	8006f32 <get_fat+0x26>
		val = 1;	/* Internal error */
 8006f2c:	2301      	movs	r3, #1
 8006f2e:	617b      	str	r3, [r7, #20]
 8006f30:	e0ec      	b.n	800710c <get_fat+0x200>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8006f32:	f04f 33ff 	mov.w	r3, #4294967295
 8006f36:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006f3e:	781b      	ldrb	r3, [r3, #0]
 8006f40:	2b03      	cmp	r3, #3
 8006f42:	f000 809e 	beq.w	8007082 <get_fat+0x176>
 8006f46:	2b03      	cmp	r3, #3
 8006f48:	f300 80d6 	bgt.w	80070f8 <get_fat+0x1ec>
 8006f4c:	2b01      	cmp	r3, #1
 8006f4e:	d002      	beq.n	8006f56 <get_fat+0x4a>
 8006f50:	2b02      	cmp	r3, #2
 8006f52:	d063      	beq.n	800701c <get_fat+0x110>
 8006f54:	e0d0      	b.n	80070f8 <get_fat+0x1ec>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8006f56:	683b      	ldr	r3, [r7, #0]
 8006f58:	60fb      	str	r3, [r7, #12]
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	085b      	lsrs	r3, r3, #1
 8006f5e:	68fa      	ldr	r2, [r7, #12]
 8006f60:	4413      	add	r3, r2
 8006f62:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8006f6a:	681a      	ldr	r2, [r3, #0]
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006f72:	330a      	adds	r3, #10
 8006f74:	881b      	ldrh	r3, [r3, #0]
 8006f76:	4619      	mov	r1, r3
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	fbb3 f3f1 	udiv	r3, r3, r1
 8006f7e:	4413      	add	r3, r2
 8006f80:	4619      	mov	r1, r3
 8006f82:	6878      	ldr	r0, [r7, #4]
 8006f84:	f7ff fe98 	bl	8006cb8 <move_window>
 8006f88:	4603      	mov	r3, r0
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	f040 80b7 	bne.w	80070fe <get_fat+0x1f2>
			wc = fs->win.d8[bc++ % SS(fs)];
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	1c5a      	adds	r2, r3, #1
 8006f94:	60fa      	str	r2, [r7, #12]
 8006f96:	687a      	ldr	r2, [r7, #4]
 8006f98:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8006f9c:	320a      	adds	r2, #10
 8006f9e:	8812      	ldrh	r2, [r2, #0]
 8006fa0:	fbb3 f1f2 	udiv	r1, r3, r2
 8006fa4:	fb02 f201 	mul.w	r2, r2, r1
 8006fa8:	1a9b      	subs	r3, r3, r2
 8006faa:	687a      	ldr	r2, [r7, #4]
 8006fac:	5cd3      	ldrb	r3, [r2, r3]
 8006fae:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8006fb6:	681a      	ldr	r2, [r3, #0]
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006fbe:	330a      	adds	r3, #10
 8006fc0:	881b      	ldrh	r3, [r3, #0]
 8006fc2:	4619      	mov	r1, r3
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	fbb3 f3f1 	udiv	r3, r3, r1
 8006fca:	4413      	add	r3, r2
 8006fcc:	4619      	mov	r1, r3
 8006fce:	6878      	ldr	r0, [r7, #4]
 8006fd0:	f7ff fe72 	bl	8006cb8 <move_window>
 8006fd4:	4603      	mov	r3, r0
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	f040 8093 	bne.w	8007102 <get_fat+0x1f6>
			wc |= fs->win.d8[bc % SS(fs)] << 8;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006fe2:	330a      	adds	r3, #10
 8006fe4:	881b      	ldrh	r3, [r3, #0]
 8006fe6:	461a      	mov	r2, r3
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	fbb3 f1f2 	udiv	r1, r3, r2
 8006fee:	fb02 f201 	mul.w	r2, r2, r1
 8006ff2:	1a9b      	subs	r3, r3, r2
 8006ff4:	687a      	ldr	r2, [r7, #4]
 8006ff6:	5cd3      	ldrb	r3, [r2, r3]
 8006ff8:	021b      	lsls	r3, r3, #8
 8006ffa:	461a      	mov	r2, r3
 8006ffc:	68bb      	ldr	r3, [r7, #8]
 8006ffe:	4313      	orrs	r3, r2
 8007000:	60bb      	str	r3, [r7, #8]
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 8007002:	683b      	ldr	r3, [r7, #0]
 8007004:	f003 0301 	and.w	r3, r3, #1
 8007008:	2b00      	cmp	r3, #0
 800700a:	d002      	beq.n	8007012 <get_fat+0x106>
 800700c:	68bb      	ldr	r3, [r7, #8]
 800700e:	091b      	lsrs	r3, r3, #4
 8007010:	e002      	b.n	8007018 <get_fat+0x10c>
 8007012:	68bb      	ldr	r3, [r7, #8]
 8007014:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007018:	617b      	str	r3, [r7, #20]
			break;
 800701a:	e077      	b.n	800710c <get_fat+0x200>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8007022:	681a      	ldr	r2, [r3, #0]
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800702a:	330a      	adds	r3, #10
 800702c:	881b      	ldrh	r3, [r3, #0]
 800702e:	085b      	lsrs	r3, r3, #1
 8007030:	b29b      	uxth	r3, r3
 8007032:	4619      	mov	r1, r3
 8007034:	683b      	ldr	r3, [r7, #0]
 8007036:	fbb3 f3f1 	udiv	r3, r3, r1
 800703a:	4413      	add	r3, r2
 800703c:	4619      	mov	r1, r3
 800703e:	6878      	ldr	r0, [r7, #4]
 8007040:	f7ff fe3a 	bl	8006cb8 <move_window>
 8007044:	4603      	mov	r3, r0
 8007046:	2b00      	cmp	r3, #0
 8007048:	d15d      	bne.n	8007106 <get_fat+0x1fa>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 800704a:	683b      	ldr	r3, [r7, #0]
 800704c:	005a      	lsls	r2, r3, #1
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007054:	330a      	adds	r3, #10
 8007056:	881b      	ldrh	r3, [r3, #0]
 8007058:	fbb2 f1f3 	udiv	r1, r2, r3
 800705c:	fb03 f301 	mul.w	r3, r3, r1
 8007060:	1ad3      	subs	r3, r2, r3
 8007062:	687a      	ldr	r2, [r7, #4]
 8007064:	4413      	add	r3, r2
 8007066:	613b      	str	r3, [r7, #16]
			val = LD_WORD(p);
 8007068:	693b      	ldr	r3, [r7, #16]
 800706a:	3301      	adds	r3, #1
 800706c:	781b      	ldrb	r3, [r3, #0]
 800706e:	021b      	lsls	r3, r3, #8
 8007070:	b21a      	sxth	r2, r3
 8007072:	693b      	ldr	r3, [r7, #16]
 8007074:	781b      	ldrb	r3, [r3, #0]
 8007076:	b21b      	sxth	r3, r3
 8007078:	4313      	orrs	r3, r2
 800707a:	b21b      	sxth	r3, r3
 800707c:	b29b      	uxth	r3, r3
 800707e:	617b      	str	r3, [r7, #20]
			break;
 8007080:	e044      	b.n	800710c <get_fat+0x200>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8007088:	681a      	ldr	r2, [r3, #0]
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007090:	330a      	adds	r3, #10
 8007092:	881b      	ldrh	r3, [r3, #0]
 8007094:	089b      	lsrs	r3, r3, #2
 8007096:	b29b      	uxth	r3, r3
 8007098:	4619      	mov	r1, r3
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	fbb3 f3f1 	udiv	r3, r3, r1
 80070a0:	4413      	add	r3, r2
 80070a2:	4619      	mov	r1, r3
 80070a4:	6878      	ldr	r0, [r7, #4]
 80070a6:	f7ff fe07 	bl	8006cb8 <move_window>
 80070aa:	4603      	mov	r3, r0
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d12c      	bne.n	800710a <get_fat+0x1fe>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 80070b0:	683b      	ldr	r3, [r7, #0]
 80070b2:	009a      	lsls	r2, r3, #2
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80070ba:	330a      	adds	r3, #10
 80070bc:	881b      	ldrh	r3, [r3, #0]
 80070be:	fbb2 f1f3 	udiv	r1, r2, r3
 80070c2:	fb03 f301 	mul.w	r3, r3, r1
 80070c6:	1ad3      	subs	r3, r2, r3
 80070c8:	687a      	ldr	r2, [r7, #4]
 80070ca:	4413      	add	r3, r2
 80070cc:	613b      	str	r3, [r7, #16]
			val = LD_DWORD(p) & 0x0FFFFFFF;
 80070ce:	693b      	ldr	r3, [r7, #16]
 80070d0:	3303      	adds	r3, #3
 80070d2:	781b      	ldrb	r3, [r3, #0]
 80070d4:	061a      	lsls	r2, r3, #24
 80070d6:	693b      	ldr	r3, [r7, #16]
 80070d8:	3302      	adds	r3, #2
 80070da:	781b      	ldrb	r3, [r3, #0]
 80070dc:	041b      	lsls	r3, r3, #16
 80070de:	4313      	orrs	r3, r2
 80070e0:	693a      	ldr	r2, [r7, #16]
 80070e2:	3201      	adds	r2, #1
 80070e4:	7812      	ldrb	r2, [r2, #0]
 80070e6:	0212      	lsls	r2, r2, #8
 80070e8:	4313      	orrs	r3, r2
 80070ea:	693a      	ldr	r2, [r7, #16]
 80070ec:	7812      	ldrb	r2, [r2, #0]
 80070ee:	4313      	orrs	r3, r2
 80070f0:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80070f4:	617b      	str	r3, [r7, #20]
			break;
 80070f6:	e009      	b.n	800710c <get_fat+0x200>

		default:
			val = 1;	/* Internal error */
 80070f8:	2301      	movs	r3, #1
 80070fa:	617b      	str	r3, [r7, #20]
 80070fc:	e006      	b.n	800710c <get_fat+0x200>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80070fe:	bf00      	nop
 8007100:	e004      	b.n	800710c <get_fat+0x200>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007102:	bf00      	nop
 8007104:	e002      	b.n	800710c <get_fat+0x200>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007106:	bf00      	nop
 8007108:	e000      	b.n	800710c <get_fat+0x200>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800710a:	bf00      	nop
		}
	}

	return val;
 800710c:	697b      	ldr	r3, [r7, #20]
}
 800710e:	4618      	mov	r0, r3
 8007110:	3718      	adds	r7, #24
 8007112:	46bd      	mov	sp, r7
 8007114:	bd80      	pop	{r7, pc}

08007116 <put_fat>:
FRESULT put_fat (
	FATFS* fs,	/* File system object */
	DWORD clst,	/* FAT index number (cluster number) to be changed */
	DWORD val	/* New value to be set to the entry */
)
{
 8007116:	b580      	push	{r7, lr}
 8007118:	b088      	sub	sp, #32
 800711a:	af00      	add	r7, sp, #0
 800711c:	60f8      	str	r0, [r7, #12]
 800711e:	60b9      	str	r1, [r7, #8]
 8007120:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8007122:	68bb      	ldr	r3, [r7, #8]
 8007124:	2b01      	cmp	r3, #1
 8007126:	d907      	bls.n	8007138 <put_fat+0x22>
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800712e:	3314      	adds	r3, #20
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	68ba      	ldr	r2, [r7, #8]
 8007134:	429a      	cmp	r2, r3
 8007136:	d302      	bcc.n	800713e <put_fat+0x28>
		res = FR_INT_ERR;
 8007138:	2302      	movs	r3, #2
 800713a:	77fb      	strb	r3, [r7, #31]
 800713c:	e146      	b.n	80073cc <put_fat+0x2b6>

	} else {
		switch (fs->fs_type) {
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007144:	781b      	ldrb	r3, [r3, #0]
 8007146:	2b03      	cmp	r3, #3
 8007148:	f000 80d9 	beq.w	80072fe <put_fat+0x1e8>
 800714c:	2b03      	cmp	r3, #3
 800714e:	f300 8133 	bgt.w	80073b8 <put_fat+0x2a2>
 8007152:	2b01      	cmp	r3, #1
 8007154:	d003      	beq.n	800715e <put_fat+0x48>
 8007156:	2b02      	cmp	r3, #2
 8007158:	f000 8095 	beq.w	8007286 <put_fat+0x170>
 800715c:	e12c      	b.n	80073b8 <put_fat+0x2a2>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800715e:	68bb      	ldr	r3, [r7, #8]
 8007160:	617b      	str	r3, [r7, #20]
 8007162:	697b      	ldr	r3, [r7, #20]
 8007164:	085b      	lsrs	r3, r3, #1
 8007166:	697a      	ldr	r2, [r7, #20]
 8007168:	4413      	add	r3, r2
 800716a:	617b      	str	r3, [r7, #20]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8007172:	681a      	ldr	r2, [r3, #0]
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800717a:	330a      	adds	r3, #10
 800717c:	881b      	ldrh	r3, [r3, #0]
 800717e:	4619      	mov	r1, r3
 8007180:	697b      	ldr	r3, [r7, #20]
 8007182:	fbb3 f3f1 	udiv	r3, r3, r1
 8007186:	4413      	add	r3, r2
 8007188:	4619      	mov	r1, r3
 800718a:	68f8      	ldr	r0, [r7, #12]
 800718c:	f7ff fd94 	bl	8006cb8 <move_window>
 8007190:	4603      	mov	r3, r0
 8007192:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007194:	7ffb      	ldrb	r3, [r7, #31]
 8007196:	2b00      	cmp	r3, #0
 8007198:	f040 8111 	bne.w	80073be <put_fat+0x2a8>
			p = &fs->win.d8[bc++ % SS(fs)];
 800719c:	697b      	ldr	r3, [r7, #20]
 800719e:	1c5a      	adds	r2, r3, #1
 80071a0:	617a      	str	r2, [r7, #20]
 80071a2:	68fa      	ldr	r2, [r7, #12]
 80071a4:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80071a8:	320a      	adds	r2, #10
 80071aa:	8812      	ldrh	r2, [r2, #0]
 80071ac:	fbb3 f1f2 	udiv	r1, r3, r2
 80071b0:	fb02 f201 	mul.w	r2, r2, r1
 80071b4:	1a9b      	subs	r3, r3, r2
 80071b6:	68fa      	ldr	r2, [r7, #12]
 80071b8:	4413      	add	r3, r2
 80071ba:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80071bc:	68bb      	ldr	r3, [r7, #8]
 80071be:	f003 0301 	and.w	r3, r3, #1
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d00d      	beq.n	80071e2 <put_fat+0xcc>
 80071c6:	69bb      	ldr	r3, [r7, #24]
 80071c8:	781b      	ldrb	r3, [r3, #0]
 80071ca:	b25b      	sxtb	r3, r3
 80071cc:	f003 030f 	and.w	r3, r3, #15
 80071d0:	b25a      	sxtb	r2, r3
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	b2db      	uxtb	r3, r3
 80071d6:	011b      	lsls	r3, r3, #4
 80071d8:	b25b      	sxtb	r3, r3
 80071da:	4313      	orrs	r3, r2
 80071dc:	b25b      	sxtb	r3, r3
 80071de:	b2db      	uxtb	r3, r3
 80071e0:	e001      	b.n	80071e6 <put_fat+0xd0>
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	b2db      	uxtb	r3, r3
 80071e6:	69ba      	ldr	r2, [r7, #24]
 80071e8:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80071f0:	3304      	adds	r3, #4
 80071f2:	2201      	movs	r2, #1
 80071f4:	701a      	strb	r2, [r3, #0]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 80071fc:	681a      	ldr	r2, [r3, #0]
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007204:	330a      	adds	r3, #10
 8007206:	881b      	ldrh	r3, [r3, #0]
 8007208:	4619      	mov	r1, r3
 800720a:	697b      	ldr	r3, [r7, #20]
 800720c:	fbb3 f3f1 	udiv	r3, r3, r1
 8007210:	4413      	add	r3, r2
 8007212:	4619      	mov	r1, r3
 8007214:	68f8      	ldr	r0, [r7, #12]
 8007216:	f7ff fd4f 	bl	8006cb8 <move_window>
 800721a:	4603      	mov	r3, r0
 800721c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800721e:	7ffb      	ldrb	r3, [r7, #31]
 8007220:	2b00      	cmp	r3, #0
 8007222:	f040 80ce 	bne.w	80073c2 <put_fat+0x2ac>
			p = &fs->win.d8[bc % SS(fs)];
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800722c:	330a      	adds	r3, #10
 800722e:	881b      	ldrh	r3, [r3, #0]
 8007230:	461a      	mov	r2, r3
 8007232:	697b      	ldr	r3, [r7, #20]
 8007234:	fbb3 f1f2 	udiv	r1, r3, r2
 8007238:	fb02 f201 	mul.w	r2, r2, r1
 800723c:	1a9b      	subs	r3, r3, r2
 800723e:	68fa      	ldr	r2, [r7, #12]
 8007240:	4413      	add	r3, r2
 8007242:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8007244:	68bb      	ldr	r3, [r7, #8]
 8007246:	f003 0301 	and.w	r3, r3, #1
 800724a:	2b00      	cmp	r3, #0
 800724c:	d003      	beq.n	8007256 <put_fat+0x140>
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	091b      	lsrs	r3, r3, #4
 8007252:	b2db      	uxtb	r3, r3
 8007254:	e00e      	b.n	8007274 <put_fat+0x15e>
 8007256:	69bb      	ldr	r3, [r7, #24]
 8007258:	781b      	ldrb	r3, [r3, #0]
 800725a:	b25b      	sxtb	r3, r3
 800725c:	f023 030f 	bic.w	r3, r3, #15
 8007260:	b25a      	sxtb	r2, r3
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	0a1b      	lsrs	r3, r3, #8
 8007266:	b25b      	sxtb	r3, r3
 8007268:	f003 030f 	and.w	r3, r3, #15
 800726c:	b25b      	sxtb	r3, r3
 800726e:	4313      	orrs	r3, r2
 8007270:	b25b      	sxtb	r3, r3
 8007272:	b2db      	uxtb	r3, r3
 8007274:	69ba      	ldr	r2, [r7, #24]
 8007276:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800727e:	3304      	adds	r3, #4
 8007280:	2201      	movs	r2, #1
 8007282:	701a      	strb	r2, [r3, #0]
			break;
 8007284:	e0a2      	b.n	80073cc <put_fat+0x2b6>

		case FS_FAT16 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800728c:	681a      	ldr	r2, [r3, #0]
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007294:	330a      	adds	r3, #10
 8007296:	881b      	ldrh	r3, [r3, #0]
 8007298:	085b      	lsrs	r3, r3, #1
 800729a:	b29b      	uxth	r3, r3
 800729c:	4619      	mov	r1, r3
 800729e:	68bb      	ldr	r3, [r7, #8]
 80072a0:	fbb3 f3f1 	udiv	r3, r3, r1
 80072a4:	4413      	add	r3, r2
 80072a6:	4619      	mov	r1, r3
 80072a8:	68f8      	ldr	r0, [r7, #12]
 80072aa:	f7ff fd05 	bl	8006cb8 <move_window>
 80072ae:	4603      	mov	r3, r0
 80072b0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80072b2:	7ffb      	ldrb	r3, [r7, #31]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	f040 8086 	bne.w	80073c6 <put_fat+0x2b0>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 80072ba:	68bb      	ldr	r3, [r7, #8]
 80072bc:	005a      	lsls	r2, r3, #1
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80072c4:	330a      	adds	r3, #10
 80072c6:	881b      	ldrh	r3, [r3, #0]
 80072c8:	fbb2 f1f3 	udiv	r1, r2, r3
 80072cc:	fb03 f301 	mul.w	r3, r3, r1
 80072d0:	1ad3      	subs	r3, r2, r3
 80072d2:	68fa      	ldr	r2, [r7, #12]
 80072d4:	4413      	add	r3, r2
 80072d6:	61bb      	str	r3, [r7, #24]
			ST_WORD(p, (WORD)val);
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	b2da      	uxtb	r2, r3
 80072dc:	69bb      	ldr	r3, [r7, #24]
 80072de:	701a      	strb	r2, [r3, #0]
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	b29b      	uxth	r3, r3
 80072e4:	0a1b      	lsrs	r3, r3, #8
 80072e6:	b29a      	uxth	r2, r3
 80072e8:	69bb      	ldr	r3, [r7, #24]
 80072ea:	3301      	adds	r3, #1
 80072ec:	b2d2      	uxtb	r2, r2
 80072ee:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80072f6:	3304      	adds	r3, #4
 80072f8:	2201      	movs	r2, #1
 80072fa:	701a      	strb	r2, [r3, #0]
			break;
 80072fc:	e066      	b.n	80073cc <put_fat+0x2b6>

		case FS_FAT32 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8007304:	681a      	ldr	r2, [r3, #0]
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800730c:	330a      	adds	r3, #10
 800730e:	881b      	ldrh	r3, [r3, #0]
 8007310:	089b      	lsrs	r3, r3, #2
 8007312:	b29b      	uxth	r3, r3
 8007314:	4619      	mov	r1, r3
 8007316:	68bb      	ldr	r3, [r7, #8]
 8007318:	fbb3 f3f1 	udiv	r3, r3, r1
 800731c:	4413      	add	r3, r2
 800731e:	4619      	mov	r1, r3
 8007320:	68f8      	ldr	r0, [r7, #12]
 8007322:	f7ff fcc9 	bl	8006cb8 <move_window>
 8007326:	4603      	mov	r3, r0
 8007328:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800732a:	7ffb      	ldrb	r3, [r7, #31]
 800732c:	2b00      	cmp	r3, #0
 800732e:	d14c      	bne.n	80073ca <put_fat+0x2b4>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 8007330:	68bb      	ldr	r3, [r7, #8]
 8007332:	009a      	lsls	r2, r3, #2
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800733a:	330a      	adds	r3, #10
 800733c:	881b      	ldrh	r3, [r3, #0]
 800733e:	fbb2 f1f3 	udiv	r1, r2, r3
 8007342:	fb03 f301 	mul.w	r3, r3, r1
 8007346:	1ad3      	subs	r3, r2, r3
 8007348:	68fa      	ldr	r2, [r7, #12]
 800734a:	4413      	add	r3, r2
 800734c:	61bb      	str	r3, [r7, #24]
			val |= LD_DWORD(p) & 0xF0000000;
 800734e:	69bb      	ldr	r3, [r7, #24]
 8007350:	3303      	adds	r3, #3
 8007352:	781b      	ldrb	r3, [r3, #0]
 8007354:	061a      	lsls	r2, r3, #24
 8007356:	69bb      	ldr	r3, [r7, #24]
 8007358:	3302      	adds	r3, #2
 800735a:	781b      	ldrb	r3, [r3, #0]
 800735c:	041b      	lsls	r3, r3, #16
 800735e:	4313      	orrs	r3, r2
 8007360:	69ba      	ldr	r2, [r7, #24]
 8007362:	3201      	adds	r2, #1
 8007364:	7812      	ldrb	r2, [r2, #0]
 8007366:	0212      	lsls	r2, r2, #8
 8007368:	4313      	orrs	r3, r2
 800736a:	69ba      	ldr	r2, [r7, #24]
 800736c:	7812      	ldrb	r2, [r2, #0]
 800736e:	4313      	orrs	r3, r2
 8007370:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8007374:	687a      	ldr	r2, [r7, #4]
 8007376:	4313      	orrs	r3, r2
 8007378:	607b      	str	r3, [r7, #4]
			ST_DWORD(p, val);
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	b2da      	uxtb	r2, r3
 800737e:	69bb      	ldr	r3, [r7, #24]
 8007380:	701a      	strb	r2, [r3, #0]
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	b29b      	uxth	r3, r3
 8007386:	0a1b      	lsrs	r3, r3, #8
 8007388:	b29a      	uxth	r2, r3
 800738a:	69bb      	ldr	r3, [r7, #24]
 800738c:	3301      	adds	r3, #1
 800738e:	b2d2      	uxtb	r2, r2
 8007390:	701a      	strb	r2, [r3, #0]
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	0c1a      	lsrs	r2, r3, #16
 8007396:	69bb      	ldr	r3, [r7, #24]
 8007398:	3302      	adds	r3, #2
 800739a:	b2d2      	uxtb	r2, r2
 800739c:	701a      	strb	r2, [r3, #0]
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	0e1a      	lsrs	r2, r3, #24
 80073a2:	69bb      	ldr	r3, [r7, #24]
 80073a4:	3303      	adds	r3, #3
 80073a6:	b2d2      	uxtb	r2, r2
 80073a8:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80073b0:	3304      	adds	r3, #4
 80073b2:	2201      	movs	r2, #1
 80073b4:	701a      	strb	r2, [r3, #0]
			break;
 80073b6:	e009      	b.n	80073cc <put_fat+0x2b6>

		default :
			res = FR_INT_ERR;
 80073b8:	2302      	movs	r3, #2
 80073ba:	77fb      	strb	r3, [r7, #31]
 80073bc:	e006      	b.n	80073cc <put_fat+0x2b6>
			if (res != FR_OK) break;
 80073be:	bf00      	nop
 80073c0:	e004      	b.n	80073cc <put_fat+0x2b6>
			if (res != FR_OK) break;
 80073c2:	bf00      	nop
 80073c4:	e002      	b.n	80073cc <put_fat+0x2b6>
			if (res != FR_OK) break;
 80073c6:	bf00      	nop
 80073c8:	e000      	b.n	80073cc <put_fat+0x2b6>
			if (res != FR_OK) break;
 80073ca:	bf00      	nop
		}
	}

	return res;
 80073cc:	7ffb      	ldrb	r3, [r7, #31]
}
 80073ce:	4618      	mov	r0, r3
 80073d0:	3720      	adds	r7, #32
 80073d2:	46bd      	mov	sp, r7
 80073d4:	bd80      	pop	{r7, pc}

080073d6 <remove_chain>:
static
FRESULT remove_chain (
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to remove a chain from */
)
{
 80073d6:	b580      	push	{r7, lr}
 80073d8:	b084      	sub	sp, #16
 80073da:	af00      	add	r7, sp, #0
 80073dc:	6078      	str	r0, [r7, #4]
 80073de:	6039      	str	r1, [r7, #0]
	DWORD nxt;
#if _USE_TRIM
	DWORD scl = clst, ecl = clst, rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 80073e0:	683b      	ldr	r3, [r7, #0]
 80073e2:	2b01      	cmp	r3, #1
 80073e4:	d907      	bls.n	80073f6 <remove_chain+0x20>
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80073ec:	3314      	adds	r3, #20
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	683a      	ldr	r2, [r7, #0]
 80073f2:	429a      	cmp	r2, r3
 80073f4:	d302      	bcc.n	80073fc <remove_chain+0x26>
		res = FR_INT_ERR;
 80073f6:	2302      	movs	r3, #2
 80073f8:	73fb      	strb	r3, [r7, #15]
 80073fa:	e04f      	b.n	800749c <remove_chain+0xc6>

	} else {
		res = FR_OK;
 80073fc:	2300      	movs	r3, #0
 80073fe:	73fb      	strb	r3, [r7, #15]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 8007400:	e040      	b.n	8007484 <remove_chain+0xae>
			nxt = get_fat(fs, clst);			/* Get cluster status */
 8007402:	6839      	ldr	r1, [r7, #0]
 8007404:	6878      	ldr	r0, [r7, #4]
 8007406:	f7ff fd81 	bl	8006f0c <get_fat>
 800740a:	60b8      	str	r0, [r7, #8]
			if (nxt == 0) break;				/* Empty cluster? */
 800740c:	68bb      	ldr	r3, [r7, #8]
 800740e:	2b00      	cmp	r3, #0
 8007410:	d041      	beq.n	8007496 <remove_chain+0xc0>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 8007412:	68bb      	ldr	r3, [r7, #8]
 8007414:	2b01      	cmp	r3, #1
 8007416:	d102      	bne.n	800741e <remove_chain+0x48>
 8007418:	2302      	movs	r3, #2
 800741a:	73fb      	strb	r3, [r7, #15]
 800741c:	e03e      	b.n	800749c <remove_chain+0xc6>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 800741e:	68bb      	ldr	r3, [r7, #8]
 8007420:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007424:	d102      	bne.n	800742c <remove_chain+0x56>
 8007426:	2301      	movs	r3, #1
 8007428:	73fb      	strb	r3, [r7, #15]
 800742a:	e037      	b.n	800749c <remove_chain+0xc6>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
 800742c:	2200      	movs	r2, #0
 800742e:	6839      	ldr	r1, [r7, #0]
 8007430:	6878      	ldr	r0, [r7, #4]
 8007432:	f7ff fe70 	bl	8007116 <put_fat>
 8007436:	4603      	mov	r3, r0
 8007438:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 800743a:	7bfb      	ldrb	r3, [r7, #15]
 800743c:	2b00      	cmp	r3, #0
 800743e:	d12c      	bne.n	800749a <remove_chain+0xc4>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSINFO */
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007446:	3310      	adds	r3, #16
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800744e:	d017      	beq.n	8007480 <remove_chain+0xaa>
				fs->free_clust++;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007456:	3310      	adds	r3, #16
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	1c5a      	adds	r2, r3, #1
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007462:	3310      	adds	r3, #16
 8007464:	601a      	str	r2, [r3, #0]
				fs->fsi_flag |= 1;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800746c:	3305      	adds	r3, #5
 800746e:	781b      	ldrb	r3, [r3, #0]
 8007470:	f043 0301 	orr.w	r3, r3, #1
 8007474:	b2da      	uxtb	r2, r3
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800747c:	3305      	adds	r3, #5
 800747e:	701a      	strb	r2, [r3, #0]
				rt[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
				disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Erase the block */
				scl = ecl = nxt;
			}
#endif
			clst = nxt;	/* Next cluster */
 8007480:	68bb      	ldr	r3, [r7, #8]
 8007482:	603b      	str	r3, [r7, #0]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800748a:	3314      	adds	r3, #20
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	683a      	ldr	r2, [r7, #0]
 8007490:	429a      	cmp	r2, r3
 8007492:	d3b6      	bcc.n	8007402 <remove_chain+0x2c>
 8007494:	e002      	b.n	800749c <remove_chain+0xc6>
			if (nxt == 0) break;				/* Empty cluster? */
 8007496:	bf00      	nop
 8007498:	e000      	b.n	800749c <remove_chain+0xc6>
			if (res != FR_OK) break;
 800749a:	bf00      	nop
		}
	}

	return res;
 800749c:	7bfb      	ldrb	r3, [r7, #15]
}
 800749e:	4618      	mov	r0, r3
 80074a0:	3710      	adds	r7, #16
 80074a2:	46bd      	mov	sp, r7
 80074a4:	bd80      	pop	{r7, pc}

080074a6 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to stretch. 0 means create a new chain. */
)
{
 80074a6:	b580      	push	{r7, lr}
 80074a8:	b086      	sub	sp, #24
 80074aa:	af00      	add	r7, sp, #0
 80074ac:	6078      	str	r0, [r7, #4]
 80074ae:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;


	if (clst == 0) {		/* Create a new chain */
 80074b0:	683b      	ldr	r3, [r7, #0]
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d113      	bne.n	80074de <create_chain+0x38>
		scl = fs->last_clust;			/* Get suggested start point */
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80074bc:	330c      	adds	r3, #12
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	613b      	str	r3, [r7, #16]
		if (!scl || scl >= fs->n_fatent) scl = 1;
 80074c2:	693b      	ldr	r3, [r7, #16]
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d007      	beq.n	80074d8 <create_chain+0x32>
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80074ce:	3314      	adds	r3, #20
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	693a      	ldr	r2, [r7, #16]
 80074d4:	429a      	cmp	r2, r3
 80074d6:	d31e      	bcc.n	8007516 <create_chain+0x70>
 80074d8:	2301      	movs	r3, #1
 80074da:	613b      	str	r3, [r7, #16]
 80074dc:	e01b      	b.n	8007516 <create_chain+0x70>
	}
	else {					/* Stretch the current chain */
		cs = get_fat(fs, clst);			/* Check the cluster status */
 80074de:	6839      	ldr	r1, [r7, #0]
 80074e0:	6878      	ldr	r0, [r7, #4]
 80074e2:	f7ff fd13 	bl	8006f0c <get_fat>
 80074e6:	60b8      	str	r0, [r7, #8]
		if (cs < 2) return 1;			/* Invalid value */
 80074e8:	68bb      	ldr	r3, [r7, #8]
 80074ea:	2b01      	cmp	r3, #1
 80074ec:	d801      	bhi.n	80074f2 <create_chain+0x4c>
 80074ee:	2301      	movs	r3, #1
 80074f0:	e086      	b.n	8007600 <create_chain+0x15a>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80074f2:	68bb      	ldr	r3, [r7, #8]
 80074f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074f8:	d101      	bne.n	80074fe <create_chain+0x58>
 80074fa:	68bb      	ldr	r3, [r7, #8]
 80074fc:	e080      	b.n	8007600 <create_chain+0x15a>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007504:	3314      	adds	r3, #20
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	68ba      	ldr	r2, [r7, #8]
 800750a:	429a      	cmp	r2, r3
 800750c:	d201      	bcs.n	8007512 <create_chain+0x6c>
 800750e:	68bb      	ldr	r3, [r7, #8]
 8007510:	e076      	b.n	8007600 <create_chain+0x15a>
		scl = clst;
 8007512:	683b      	ldr	r3, [r7, #0]
 8007514:	613b      	str	r3, [r7, #16]
	}

	ncl = scl;				/* Start cluster */
 8007516:	693b      	ldr	r3, [r7, #16]
 8007518:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl++;							/* Next cluster */
 800751a:	697b      	ldr	r3, [r7, #20]
 800751c:	3301      	adds	r3, #1
 800751e:	617b      	str	r3, [r7, #20]
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007526:	3314      	adds	r3, #20
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	697a      	ldr	r2, [r7, #20]
 800752c:	429a      	cmp	r2, r3
 800752e:	d307      	bcc.n	8007540 <create_chain+0x9a>
			ncl = 2;
 8007530:	2302      	movs	r3, #2
 8007532:	617b      	str	r3, [r7, #20]
			if (ncl > scl) return 0;	/* No free cluster */
 8007534:	697a      	ldr	r2, [r7, #20]
 8007536:	693b      	ldr	r3, [r7, #16]
 8007538:	429a      	cmp	r2, r3
 800753a:	d901      	bls.n	8007540 <create_chain+0x9a>
 800753c:	2300      	movs	r3, #0
 800753e:	e05f      	b.n	8007600 <create_chain+0x15a>
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 8007540:	6979      	ldr	r1, [r7, #20]
 8007542:	6878      	ldr	r0, [r7, #4]
 8007544:	f7ff fce2 	bl	8006f0c <get_fat>
 8007548:	60b8      	str	r0, [r7, #8]
		if (cs == 0) break;				/* Found a free cluster */
 800754a:	68bb      	ldr	r3, [r7, #8]
 800754c:	2b00      	cmp	r3, #0
 800754e:	d00e      	beq.n	800756e <create_chain+0xc8>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 8007550:	68bb      	ldr	r3, [r7, #8]
 8007552:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007556:	d002      	beq.n	800755e <create_chain+0xb8>
 8007558:	68bb      	ldr	r3, [r7, #8]
 800755a:	2b01      	cmp	r3, #1
 800755c:	d101      	bne.n	8007562 <create_chain+0xbc>
			return cs;
 800755e:	68bb      	ldr	r3, [r7, #8]
 8007560:	e04e      	b.n	8007600 <create_chain+0x15a>
		if (ncl == scl) return 0;		/* No free cluster */
 8007562:	697a      	ldr	r2, [r7, #20]
 8007564:	693b      	ldr	r3, [r7, #16]
 8007566:	429a      	cmp	r2, r3
 8007568:	d1d7      	bne.n	800751a <create_chain+0x74>
 800756a:	2300      	movs	r3, #0
 800756c:	e048      	b.n	8007600 <create_chain+0x15a>
		if (cs == 0) break;				/* Found a free cluster */
 800756e:	bf00      	nop
	}

	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 8007570:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
 8007574:	6979      	ldr	r1, [r7, #20]
 8007576:	6878      	ldr	r0, [r7, #4]
 8007578:	f7ff fdcd 	bl	8007116 <put_fat>
 800757c:	4603      	mov	r3, r0
 800757e:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK && clst != 0) {
 8007580:	7bfb      	ldrb	r3, [r7, #15]
 8007582:	2b00      	cmp	r3, #0
 8007584:	d109      	bne.n	800759a <create_chain+0xf4>
 8007586:	683b      	ldr	r3, [r7, #0]
 8007588:	2b00      	cmp	r3, #0
 800758a:	d006      	beq.n	800759a <create_chain+0xf4>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 800758c:	697a      	ldr	r2, [r7, #20]
 800758e:	6839      	ldr	r1, [r7, #0]
 8007590:	6878      	ldr	r0, [r7, #4]
 8007592:	f7ff fdc0 	bl	8007116 <put_fat>
 8007596:	4603      	mov	r3, r0
 8007598:	73fb      	strb	r3, [r7, #15]
	}
	if (res == FR_OK) {
 800759a:	7bfb      	ldrb	r3, [r7, #15]
 800759c:	2b00      	cmp	r3, #0
 800759e:	d126      	bne.n	80075ee <create_chain+0x148>
		fs->last_clust = ncl;			/* Update FSINFO */
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80075a6:	330c      	adds	r3, #12
 80075a8:	697a      	ldr	r2, [r7, #20]
 80075aa:	601a      	str	r2, [r3, #0]
		if (fs->free_clust != 0xFFFFFFFF) {
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80075b2:	3310      	adds	r3, #16
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075ba:	d020      	beq.n	80075fe <create_chain+0x158>
			fs->free_clust--;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80075c2:	3310      	adds	r3, #16
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	1e5a      	subs	r2, r3, #1
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80075ce:	3310      	adds	r3, #16
 80075d0:	601a      	str	r2, [r3, #0]
			fs->fsi_flag |= 1;
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80075d8:	3305      	adds	r3, #5
 80075da:	781b      	ldrb	r3, [r3, #0]
 80075dc:	f043 0301 	orr.w	r3, r3, #1
 80075e0:	b2da      	uxtb	r2, r3
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80075e8:	3305      	adds	r3, #5
 80075ea:	701a      	strb	r2, [r3, #0]
 80075ec:	e007      	b.n	80075fe <create_chain+0x158>
		}
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 80075ee:	7bfb      	ldrb	r3, [r7, #15]
 80075f0:	2b01      	cmp	r3, #1
 80075f2:	d102      	bne.n	80075fa <create_chain+0x154>
 80075f4:	f04f 33ff 	mov.w	r3, #4294967295
 80075f8:	e000      	b.n	80075fc <create_chain+0x156>
 80075fa:	2301      	movs	r3, #1
 80075fc:	617b      	str	r3, [r7, #20]
	}

	return ncl;		/* Return new cluster number or error code */
 80075fe:	697b      	ldr	r3, [r7, #20]
}
 8007600:	4618      	mov	r0, r3
 8007602:	3718      	adds	r7, #24
 8007604:	46bd      	mov	sp, r7
 8007606:	bd80      	pop	{r7, pc}

08007608 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File offset to be converted to cluster# */
)
{
 8007608:	b480      	push	{r7}
 800760a:	b087      	sub	sp, #28
 800760c:	af00      	add	r7, sp, #0
 800760e:	6078      	str	r0, [r7, #4]
 8007610:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8007618:	3304      	adds	r3, #4
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	3304      	adds	r3, #4
 800761e:	613b      	str	r3, [r7, #16]
	cl = ofs / SS(fp->fs) / fp->fs->csize;	/* Cluster order from top of the file */
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800762c:	330a      	adds	r3, #10
 800762e:	881b      	ldrh	r3, [r3, #0]
 8007630:	461a      	mov	r2, r3
 8007632:	683b      	ldr	r3, [r7, #0]
 8007634:	fbb3 f2f2 	udiv	r2, r3, r2
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007644:	3302      	adds	r3, #2
 8007646:	781b      	ldrb	r3, [r3, #0]
 8007648:	fbb2 f3f3 	udiv	r3, r2, r3
 800764c:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800764e:	693b      	ldr	r3, [r7, #16]
 8007650:	1d1a      	adds	r2, r3, #4
 8007652:	613a      	str	r2, [r7, #16]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	60fb      	str	r3, [r7, #12]
		if (!ncl) return 0;		/* End of table? (error) */
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	2b00      	cmp	r3, #0
 800765c:	d101      	bne.n	8007662 <clmt_clust+0x5a>
 800765e:	2300      	movs	r3, #0
 8007660:	e010      	b.n	8007684 <clmt_clust+0x7c>
		if (cl < ncl) break;	/* In this fragment? */
 8007662:	697a      	ldr	r2, [r7, #20]
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	429a      	cmp	r2, r3
 8007668:	d307      	bcc.n	800767a <clmt_clust+0x72>
		cl -= ncl; tbl++;		/* Next fragment */
 800766a:	697a      	ldr	r2, [r7, #20]
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	1ad3      	subs	r3, r2, r3
 8007670:	617b      	str	r3, [r7, #20]
 8007672:	693b      	ldr	r3, [r7, #16]
 8007674:	3304      	adds	r3, #4
 8007676:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8007678:	e7e9      	b.n	800764e <clmt_clust+0x46>
		if (cl < ncl) break;	/* In this fragment? */
 800767a:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800767c:	693b      	ldr	r3, [r7, #16]
 800767e:	681a      	ldr	r2, [r3, #0]
 8007680:	697b      	ldr	r3, [r7, #20]
 8007682:	4413      	add	r3, r2
}
 8007684:	4618      	mov	r0, r3
 8007686:	371c      	adds	r7, #28
 8007688:	46bd      	mov	sp, r7
 800768a:	bc80      	pop	{r7}
 800768c:	4770      	bx	lr

0800768e <dir_sdi>:
static
FRESULT dir_sdi (
	DIR* dp,		/* Pointer to directory object */
	UINT idx		/* Index of directory table */
)
{
 800768e:	b580      	push	{r7, lr}
 8007690:	b086      	sub	sp, #24
 8007692:	af00      	add	r7, sp, #0
 8007694:	6078      	str	r0, [r7, #4]
 8007696:	6039      	str	r1, [r7, #0]
	DWORD clst, sect;
	UINT ic;


	dp->index = (WORD)idx;	/* Current index */
 8007698:	683b      	ldr	r3, [r7, #0]
 800769a:	b29a      	uxth	r2, r3
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80076a2:	3306      	adds	r3, #6
 80076a4:	801a      	strh	r2, [r3, #0]
	clst = dp->sclust;		/* Table start cluster (0:root) */
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80076ac:	3308      	adds	r3, #8
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	617b      	str	r3, [r7, #20]
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 80076b2:	697b      	ldr	r3, [r7, #20]
 80076b4:	2b01      	cmp	r3, #1
 80076b6:	d00a      	beq.n	80076ce <dir_sdi+0x40>
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80076c4:	3314      	adds	r3, #20
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	697a      	ldr	r2, [r7, #20]
 80076ca:	429a      	cmp	r2, r3
 80076cc:	d301      	bcc.n	80076d2 <dir_sdi+0x44>
		return FR_INT_ERR;
 80076ce:	2302      	movs	r3, #2
 80076d0:	e0b4      	b.n	800783c <dir_sdi+0x1ae>
	if (!clst && dp->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 80076d2:	697b      	ldr	r3, [r7, #20]
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d111      	bne.n	80076fc <dir_sdi+0x6e>
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80076e4:	781b      	ldrb	r3, [r3, #0]
 80076e6:	2b03      	cmp	r3, #3
 80076e8:	d108      	bne.n	80076fc <dir_sdi+0x6e>
		clst = dp->fs->dirbase;
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 80076f6:	3304      	adds	r3, #4
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	617b      	str	r3, [r7, #20]

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80076fc:	697b      	ldr	r3, [r7, #20]
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d117      	bne.n	8007732 <dir_sdi+0xa4>
		if (idx >= dp->fs->n_rootdir)	/* Is index out of range? */
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800770e:	3308      	adds	r3, #8
 8007710:	881b      	ldrh	r3, [r3, #0]
 8007712:	461a      	mov	r2, r3
 8007714:	683b      	ldr	r3, [r7, #0]
 8007716:	4293      	cmp	r3, r2
 8007718:	d301      	bcc.n	800771e <dir_sdi+0x90>
			return FR_INT_ERR;
 800771a:	2302      	movs	r3, #2
 800771c:	e08e      	b.n	800783c <dir_sdi+0x1ae>
		sect = dp->fs->dirbase;
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800772a:	3304      	adds	r3, #4
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	613b      	str	r3, [r7, #16]
 8007730:	e046      	b.n	80077c0 <dir_sdi+0x132>
	}
	else {				/* Dynamic table (root-directory in FAT32 or sub-directory) */
		ic = SS(dp->fs) / SZ_DIRE * dp->fs->csize;	/* Entries per cluster */
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800773e:	330a      	adds	r3, #10
 8007740:	881b      	ldrh	r3, [r3, #0]
 8007742:	095b      	lsrs	r3, r3, #5
 8007744:	b29b      	uxth	r3, r3
 8007746:	461a      	mov	r2, r3
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007754:	3302      	adds	r3, #2
 8007756:	781b      	ldrb	r3, [r3, #0]
 8007758:	fb03 f302 	mul.w	r3, r3, r2
 800775c:	60fb      	str	r3, [r7, #12]
		while (idx >= ic) {	/* Follow cluster chain */
 800775e:	e022      	b.n	80077a6 <dir_sdi+0x118>
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	6979      	ldr	r1, [r7, #20]
 800776a:	4618      	mov	r0, r3
 800776c:	f7ff fbce 	bl	8006f0c <get_fat>
 8007770:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8007772:	697b      	ldr	r3, [r7, #20]
 8007774:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007778:	d101      	bne.n	800777e <dir_sdi+0xf0>
 800777a:	2301      	movs	r3, #1
 800777c:	e05e      	b.n	800783c <dir_sdi+0x1ae>
			if (clst < 2 || clst >= dp->fs->n_fatent)	/* Reached to end of table or internal error */
 800777e:	697b      	ldr	r3, [r7, #20]
 8007780:	2b01      	cmp	r3, #1
 8007782:	d90a      	bls.n	800779a <dir_sdi+0x10c>
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007790:	3314      	adds	r3, #20
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	697a      	ldr	r2, [r7, #20]
 8007796:	429a      	cmp	r2, r3
 8007798:	d301      	bcc.n	800779e <dir_sdi+0x110>
				return FR_INT_ERR;
 800779a:	2302      	movs	r3, #2
 800779c:	e04e      	b.n	800783c <dir_sdi+0x1ae>
			idx -= ic;
 800779e:	683a      	ldr	r2, [r7, #0]
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	1ad3      	subs	r3, r2, r3
 80077a4:	603b      	str	r3, [r7, #0]
		while (idx >= ic) {	/* Follow cluster chain */
 80077a6:	683a      	ldr	r2, [r7, #0]
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	429a      	cmp	r2, r3
 80077ac:	d2d8      	bcs.n	8007760 <dir_sdi+0xd2>
		}
		sect = clust2sect(dp->fs, clst);
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	6979      	ldr	r1, [r7, #20]
 80077b8:	4618      	mov	r0, r3
 80077ba:	f7ff fb80 	bl	8006ebe <clust2sect>
 80077be:	6138      	str	r0, [r7, #16]
	}
	dp->clust = clst;	/* Current cluster# */
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80077c6:	330c      	adds	r3, #12
 80077c8:	697a      	ldr	r2, [r7, #20]
 80077ca:	601a      	str	r2, [r3, #0]
	if (!sect) return FR_INT_ERR;
 80077cc:	693b      	ldr	r3, [r7, #16]
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d101      	bne.n	80077d6 <dir_sdi+0x148>
 80077d2:	2302      	movs	r3, #2
 80077d4:	e032      	b.n	800783c <dir_sdi+0x1ae>
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80077e2:	330a      	adds	r3, #10
 80077e4:	881b      	ldrh	r3, [r3, #0]
 80077e6:	095b      	lsrs	r3, r3, #5
 80077e8:	b29b      	uxth	r3, r3
 80077ea:	461a      	mov	r2, r3
 80077ec:	683b      	ldr	r3, [r7, #0]
 80077ee:	fbb3 f2f2 	udiv	r2, r3, r2
 80077f2:	693b      	ldr	r3, [r7, #16]
 80077f4:	441a      	add	r2, r3
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80077fc:	3310      	adds	r3, #16
 80077fe:	601a      	str	r2, [r3, #0]
	dp->dir = dp->fs->win.d8 + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	4618      	mov	r0, r3
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007816:	330a      	adds	r3, #10
 8007818:	881b      	ldrh	r3, [r3, #0]
 800781a:	095b      	lsrs	r3, r3, #5
 800781c:	b29b      	uxth	r3, r3
 800781e:	461a      	mov	r2, r3
 8007820:	683b      	ldr	r3, [r7, #0]
 8007822:	fbb3 f1f2 	udiv	r1, r3, r2
 8007826:	fb02 f201 	mul.w	r2, r2, r1
 800782a:	1a9b      	subs	r3, r3, r2
 800782c:	015b      	lsls	r3, r3, #5
 800782e:	18c2      	adds	r2, r0, r3
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007836:	3314      	adds	r3, #20
 8007838:	601a      	str	r2, [r3, #0]

	return FR_OK;
 800783a:	2300      	movs	r3, #0
}
 800783c:	4618      	mov	r0, r3
 800783e:	3718      	adds	r7, #24
 8007840:	46bd      	mov	sp, r7
 8007842:	bd80      	pop	{r7, pc}

08007844 <dir_next>:
static
FRESULT dir_next (	/* FR_OK:Succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8007844:	b590      	push	{r4, r7, lr}
 8007846:	b087      	sub	sp, #28
 8007848:	af00      	add	r7, sp, #0
 800784a:	6078      	str	r0, [r7, #4]
 800784c:	6039      	str	r1, [r7, #0]
#if !_FS_READONLY
	UINT c;
#endif


	i = dp->index + 1;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007854:	3306      	adds	r3, #6
 8007856:	881b      	ldrh	r3, [r3, #0]
 8007858:	3301      	adds	r3, #1
 800785a:	60fb      	str	r3, [r7, #12]
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	b29b      	uxth	r3, r3
 8007860:	2b00      	cmp	r3, #0
 8007862:	d006      	beq.n	8007872 <dir_next+0x2e>
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800786a:	3310      	adds	r3, #16
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	2b00      	cmp	r3, #0
 8007870:	d101      	bne.n	8007876 <dir_next+0x32>
		return FR_NO_FILE;
 8007872:	2304      	movs	r3, #4
 8007874:	e144      	b.n	8007b00 <dir_next+0x2bc>

	if (!(i % (SS(dp->fs) / SZ_DIRE))) {	/* Sector changed? */
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007882:	330a      	adds	r3, #10
 8007884:	881b      	ldrh	r3, [r3, #0]
 8007886:	095b      	lsrs	r3, r3, #5
 8007888:	b29b      	uxth	r3, r3
 800788a:	461a      	mov	r2, r3
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	fbb3 f1f2 	udiv	r1, r3, r2
 8007892:	fb02 f201 	mul.w	r2, r2, r1
 8007896:	1a9b      	subs	r3, r3, r2
 8007898:	2b00      	cmp	r3, #0
 800789a:	f040 810c 	bne.w	8007ab6 <dir_next+0x272>
		dp->sect++;					/* Next sector */
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80078a4:	3310      	adds	r3, #16
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	1c5a      	adds	r2, r3, #1
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80078b0:	3310      	adds	r3, #16
 80078b2:	601a      	str	r2, [r3, #0]

		if (!dp->clust) {		/* Static table */
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80078ba:	330c      	adds	r3, #12
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d10e      	bne.n	80078e0 <dir_next+0x9c>
			if (i >= dp->fs->n_rootdir)	/* Report EOT if it reached end of static table */
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80078ce:	3308      	adds	r3, #8
 80078d0:	881b      	ldrh	r3, [r3, #0]
 80078d2:	461a      	mov	r2, r3
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	4293      	cmp	r3, r2
 80078d8:	f0c0 80ed 	bcc.w	8007ab6 <dir_next+0x272>
				return FR_NO_FILE;
 80078dc:	2304      	movs	r3, #4
 80078de:	e10f      	b.n	8007b00 <dir_next+0x2bc>
		}
		else {					/* Dynamic table */
			if (((i / (SS(dp->fs) / SZ_DIRE)) & (dp->fs->csize - 1)) == 0) {	/* Cluster changed? */
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80078ec:	330a      	adds	r3, #10
 80078ee:	881b      	ldrh	r3, [r3, #0]
 80078f0:	095b      	lsrs	r3, r3, #5
 80078f2:	b29b      	uxth	r3, r3
 80078f4:	461a      	mov	r2, r3
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	fbb3 f2f2 	udiv	r2, r3, r2
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007908:	3302      	adds	r3, #2
 800790a:	781b      	ldrb	r3, [r3, #0]
 800790c:	3b01      	subs	r3, #1
 800790e:	4013      	ands	r3, r2
 8007910:	2b00      	cmp	r3, #0
 8007912:	f040 80d0 	bne.w	8007ab6 <dir_next+0x272>
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800791c:	681a      	ldr	r2, [r3, #0]
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007924:	330c      	adds	r3, #12
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	4619      	mov	r1, r3
 800792a:	4610      	mov	r0, r2
 800792c:	f7ff faee 	bl	8006f0c <get_fat>
 8007930:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;
 8007932:	697b      	ldr	r3, [r7, #20]
 8007934:	2b01      	cmp	r3, #1
 8007936:	d801      	bhi.n	800793c <dir_next+0xf8>
 8007938:	2302      	movs	r3, #2
 800793a:	e0e1      	b.n	8007b00 <dir_next+0x2bc>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 800793c:	697b      	ldr	r3, [r7, #20]
 800793e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007942:	d101      	bne.n	8007948 <dir_next+0x104>
 8007944:	2301      	movs	r3, #1
 8007946:	e0db      	b.n	8007b00 <dir_next+0x2bc>
				if (clst >= dp->fs->n_fatent) {					/* If it reached end of dynamic table, */
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007954:	3314      	adds	r3, #20
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	697a      	ldr	r2, [r7, #20]
 800795a:	429a      	cmp	r2, r3
 800795c:	f0c0 8097 	bcc.w	8007a8e <dir_next+0x24a>
#if !_FS_READONLY
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT */
 8007960:	683b      	ldr	r3, [r7, #0]
 8007962:	2b00      	cmp	r3, #0
 8007964:	d101      	bne.n	800796a <dir_next+0x126>
 8007966:	2304      	movs	r3, #4
 8007968:	e0ca      	b.n	8007b00 <dir_next+0x2bc>
					clst = create_chain(dp->fs, dp->clust);		/* Stretch cluster chain */
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007970:	681a      	ldr	r2, [r3, #0]
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007978:	330c      	adds	r3, #12
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	4619      	mov	r1, r3
 800797e:	4610      	mov	r0, r2
 8007980:	f7ff fd91 	bl	80074a6 <create_chain>
 8007984:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8007986:	697b      	ldr	r3, [r7, #20]
 8007988:	2b00      	cmp	r3, #0
 800798a:	d101      	bne.n	8007990 <dir_next+0x14c>
 800798c:	2307      	movs	r3, #7
 800798e:	e0b7      	b.n	8007b00 <dir_next+0x2bc>
					if (clst == 1) return FR_INT_ERR;
 8007990:	697b      	ldr	r3, [r7, #20]
 8007992:	2b01      	cmp	r3, #1
 8007994:	d101      	bne.n	800799a <dir_next+0x156>
 8007996:	2302      	movs	r3, #2
 8007998:	e0b2      	b.n	8007b00 <dir_next+0x2bc>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 800799a:	697b      	ldr	r3, [r7, #20]
 800799c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079a0:	d101      	bne.n	80079a6 <dir_next+0x162>
 80079a2:	2301      	movs	r3, #1
 80079a4:	e0ac      	b.n	8007b00 <dir_next+0x2bc>
					/* Clean-up stretched table */
					if (sync_window(dp->fs)) return FR_DISK_ERR;/* Flush disk access window */
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	4618      	mov	r0, r3
 80079b0:	f7ff f928 	bl	8006c04 <sync_window>
 80079b4:	4603      	mov	r3, r0
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d001      	beq.n	80079be <dir_next+0x17a>
 80079ba:	2301      	movs	r3, #1
 80079bc:	e0a0      	b.n	8007b00 <dir_next+0x2bc>
					mem_set(dp->fs->win.d8, 0, SS(dp->fs));		/* Clear window buffer */
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	4618      	mov	r0, r3
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80079d4:	330a      	adds	r3, #10
 80079d6:	881b      	ldrh	r3, [r3, #0]
 80079d8:	461a      	mov	r2, r3
 80079da:	2100      	movs	r1, #0
 80079dc:	f7fe fef4 	bl	80067c8 <mem_set>
					dp->fs->winsect = clust2sect(dp->fs, clst);	/* Cluster start sector */
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80079e6:	681a      	ldr	r2, [r3, #0]
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80079ee:	681c      	ldr	r4, [r3, #0]
 80079f0:	6979      	ldr	r1, [r7, #20]
 80079f2:	4610      	mov	r0, r2
 80079f4:	f7ff fa63 	bl	8006ebe <clust2sect>
 80079f8:	4602      	mov	r2, r0
 80079fa:	f504 5381 	add.w	r3, r4, #4128	; 0x1020
 80079fe:	330c      	adds	r3, #12
 8007a00:	601a      	str	r2, [r3, #0]
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 8007a02:	2300      	movs	r3, #0
 8007a04:	613b      	str	r3, [r7, #16]
 8007a06:	e024      	b.n	8007a52 <dir_next+0x20e>
						dp->fs->wflag = 1;
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007a14:	3304      	adds	r3, #4
 8007a16:	2201      	movs	r2, #1
 8007a18:	701a      	strb	r2, [r3, #0]
						if (sync_window(dp->fs)) return FR_DISK_ERR;
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	4618      	mov	r0, r3
 8007a24:	f7ff f8ee 	bl	8006c04 <sync_window>
 8007a28:	4603      	mov	r3, r0
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d001      	beq.n	8007a32 <dir_next+0x1ee>
 8007a2e:	2301      	movs	r3, #1
 8007a30:	e066      	b.n	8007b00 <dir_next+0x2bc>
						dp->fs->winsect++;
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007a38:	681a      	ldr	r2, [r3, #0]
 8007a3a:	f502 5381 	add.w	r3, r2, #4128	; 0x1020
 8007a3e:	330c      	adds	r3, #12
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	1c59      	adds	r1, r3, #1
 8007a44:	f502 5381 	add.w	r3, r2, #4128	; 0x1020
 8007a48:	330c      	adds	r3, #12
 8007a4a:	6019      	str	r1, [r3, #0]
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 8007a4c:	693b      	ldr	r3, [r7, #16]
 8007a4e:	3301      	adds	r3, #1
 8007a50:	613b      	str	r3, [r7, #16]
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007a5e:	3302      	adds	r3, #2
 8007a60:	781b      	ldrb	r3, [r3, #0]
 8007a62:	461a      	mov	r2, r3
 8007a64:	693b      	ldr	r3, [r7, #16]
 8007a66:	4293      	cmp	r3, r2
 8007a68:	d3ce      	bcc.n	8007a08 <dir_next+0x1c4>
					}
					dp->fs->winsect -= c;						/* Rewind window offset */
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8007a76:	330c      	adds	r3, #12
 8007a78:	6819      	ldr	r1, [r3, #0]
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	693a      	ldr	r2, [r7, #16]
 8007a84:	1a8a      	subs	r2, r1, r2
 8007a86:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8007a8a:	330c      	adds	r3, #12
 8007a8c:	601a      	str	r2, [r3, #0]
#else
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT (this is to suppress warning) */
					return FR_NO_FILE;							/* Report EOT */
#endif
				}
				dp->clust = clst;				/* Initialize data for new cluster */
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007a94:	330c      	adds	r3, #12
 8007a96:	697a      	ldr	r2, [r7, #20]
 8007a98:	601a      	str	r2, [r3, #0]
				dp->sect = clust2sect(dp->fs, clst);
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	6979      	ldr	r1, [r7, #20]
 8007aa4:	4618      	mov	r0, r3
 8007aa6:	f7ff fa0a 	bl	8006ebe <clust2sect>
 8007aaa:	4602      	mov	r2, r0
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007ab2:	3310      	adds	r3, #16
 8007ab4:	601a      	str	r2, [r3, #0]
			}
		}
	}

	dp->index = (WORD)i;	/* Current index */
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	b29a      	uxth	r2, r3
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007ac0:	3306      	adds	r3, #6
 8007ac2:	801a      	strh	r2, [r3, #0]
	dp->dir = dp->fs->win.d8 + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	4618      	mov	r0, r3
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007ada:	330a      	adds	r3, #10
 8007adc:	881b      	ldrh	r3, [r3, #0]
 8007ade:	095b      	lsrs	r3, r3, #5
 8007ae0:	b29b      	uxth	r3, r3
 8007ae2:	461a      	mov	r2, r3
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	fbb3 f1f2 	udiv	r1, r3, r2
 8007aea:	fb02 f201 	mul.w	r2, r2, r1
 8007aee:	1a9b      	subs	r3, r3, r2
 8007af0:	015b      	lsls	r3, r3, #5
 8007af2:	18c2      	adds	r2, r0, r3
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007afa:	3314      	adds	r3, #20
 8007afc:	601a      	str	r2, [r3, #0]

	return FR_OK;
 8007afe:	2300      	movs	r3, #0
}
 8007b00:	4618      	mov	r0, r3
 8007b02:	371c      	adds	r7, #28
 8007b04:	46bd      	mov	sp, r7
 8007b06:	bd90      	pop	{r4, r7, pc}

08007b08 <dir_alloc>:
static
FRESULT dir_alloc (
	DIR* dp,	/* Pointer to the directory object */
	UINT nent	/* Number of contiguous entries to allocate (1-21) */
)
{
 8007b08:	b580      	push	{r7, lr}
 8007b0a:	b084      	sub	sp, #16
 8007b0c:	af00      	add	r7, sp, #0
 8007b0e:	6078      	str	r0, [r7, #4]
 8007b10:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;


	res = dir_sdi(dp, 0);
 8007b12:	2100      	movs	r1, #0
 8007b14:	6878      	ldr	r0, [r7, #4]
 8007b16:	f7ff fdba 	bl	800768e <dir_sdi>
 8007b1a:	4603      	mov	r3, r0
 8007b1c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8007b1e:	7bfb      	ldrb	r3, [r7, #15]
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d138      	bne.n	8007b96 <dir_alloc+0x8e>
		n = 0;
 8007b24:	2300      	movs	r3, #0
 8007b26:	60bb      	str	r3, [r7, #8]
		do {
			res = move_window(dp->fs, dp->sect);
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007b2e:	681a      	ldr	r2, [r3, #0]
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007b36:	3310      	adds	r3, #16
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	4619      	mov	r1, r3
 8007b3c:	4610      	mov	r0, r2
 8007b3e:	f7ff f8bb 	bl	8006cb8 <move_window>
 8007b42:	4603      	mov	r3, r0
 8007b44:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8007b46:	7bfb      	ldrb	r3, [r7, #15]
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d123      	bne.n	8007b94 <dir_alloc+0x8c>
			if (dp->dir[0] == DDEM || dp->dir[0] == 0) {	/* Is it a free entry? */
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007b52:	3314      	adds	r3, #20
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	781b      	ldrb	r3, [r3, #0]
 8007b58:	2be5      	cmp	r3, #229	; 0xe5
 8007b5a:	d007      	beq.n	8007b6c <dir_alloc+0x64>
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007b62:	3314      	adds	r3, #20
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	781b      	ldrb	r3, [r3, #0]
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d107      	bne.n	8007b7c <dir_alloc+0x74>
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8007b6c:	68bb      	ldr	r3, [r7, #8]
 8007b6e:	3301      	adds	r3, #1
 8007b70:	60bb      	str	r3, [r7, #8]
 8007b72:	68ba      	ldr	r2, [r7, #8]
 8007b74:	683b      	ldr	r3, [r7, #0]
 8007b76:	429a      	cmp	r2, r3
 8007b78:	d102      	bne.n	8007b80 <dir_alloc+0x78>
 8007b7a:	e00c      	b.n	8007b96 <dir_alloc+0x8e>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8007b7c:	2300      	movs	r3, #0
 8007b7e:	60bb      	str	r3, [r7, #8]
			}
			res = dir_next(dp, 1);		/* Next entry with table stretch enabled */
 8007b80:	2101      	movs	r1, #1
 8007b82:	6878      	ldr	r0, [r7, #4]
 8007b84:	f7ff fe5e 	bl	8007844 <dir_next>
 8007b88:	4603      	mov	r3, r0
 8007b8a:	73fb      	strb	r3, [r7, #15]
		} while (res == FR_OK);
 8007b8c:	7bfb      	ldrb	r3, [r7, #15]
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d0ca      	beq.n	8007b28 <dir_alloc+0x20>
 8007b92:	e000      	b.n	8007b96 <dir_alloc+0x8e>
			if (res != FR_OK) break;
 8007b94:	bf00      	nop
	}
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8007b96:	7bfb      	ldrb	r3, [r7, #15]
 8007b98:	2b04      	cmp	r3, #4
 8007b9a:	d101      	bne.n	8007ba0 <dir_alloc+0x98>
 8007b9c:	2307      	movs	r3, #7
 8007b9e:	73fb      	strb	r3, [r7, #15]
	return res;
 8007ba0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ba2:	4618      	mov	r0, r3
 8007ba4:	3710      	adds	r7, #16
 8007ba6:	46bd      	mov	sp, r7
 8007ba8:	bd80      	pop	{r7, pc}

08007baa <ld_clust>:
static
DWORD ld_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir	/* Pointer to the directory entry */
)
{
 8007baa:	b480      	push	{r7}
 8007bac:	b085      	sub	sp, #20
 8007bae:	af00      	add	r7, sp, #0
 8007bb0:	6078      	str	r0, [r7, #4]
 8007bb2:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = LD_WORD(dir + DIR_FstClusLO);
 8007bb4:	683b      	ldr	r3, [r7, #0]
 8007bb6:	331b      	adds	r3, #27
 8007bb8:	781b      	ldrb	r3, [r3, #0]
 8007bba:	021b      	lsls	r3, r3, #8
 8007bbc:	b21a      	sxth	r2, r3
 8007bbe:	683b      	ldr	r3, [r7, #0]
 8007bc0:	331a      	adds	r3, #26
 8007bc2:	781b      	ldrb	r3, [r3, #0]
 8007bc4:	b21b      	sxth	r3, r3
 8007bc6:	4313      	orrs	r3, r2
 8007bc8:	b21b      	sxth	r3, r3
 8007bca:	b29b      	uxth	r3, r3
 8007bcc:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32)
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007bd4:	781b      	ldrb	r3, [r3, #0]
 8007bd6:	2b03      	cmp	r3, #3
 8007bd8:	d10f      	bne.n	8007bfa <ld_clust+0x50>
		cl |= (DWORD)LD_WORD(dir + DIR_FstClusHI) << 16;
 8007bda:	683b      	ldr	r3, [r7, #0]
 8007bdc:	3315      	adds	r3, #21
 8007bde:	781b      	ldrb	r3, [r3, #0]
 8007be0:	021b      	lsls	r3, r3, #8
 8007be2:	b21a      	sxth	r2, r3
 8007be4:	683b      	ldr	r3, [r7, #0]
 8007be6:	3314      	adds	r3, #20
 8007be8:	781b      	ldrb	r3, [r3, #0]
 8007bea:	b21b      	sxth	r3, r3
 8007bec:	4313      	orrs	r3, r2
 8007bee:	b21b      	sxth	r3, r3
 8007bf0:	b29b      	uxth	r3, r3
 8007bf2:	041b      	lsls	r3, r3, #16
 8007bf4:	68fa      	ldr	r2, [r7, #12]
 8007bf6:	4313      	orrs	r3, r2
 8007bf8:	60fb      	str	r3, [r7, #12]

	return cl;
 8007bfa:	68fb      	ldr	r3, [r7, #12]
}
 8007bfc:	4618      	mov	r0, r3
 8007bfe:	3714      	adds	r7, #20
 8007c00:	46bd      	mov	sp, r7
 8007c02:	bc80      	pop	{r7}
 8007c04:	4770      	bx	lr

08007c06 <st_clust>:
static
void st_clust (
	BYTE* dir,	/* Pointer to the directory entry */
	DWORD cl	/* Value to be set */
)
{
 8007c06:	b480      	push	{r7}
 8007c08:	b083      	sub	sp, #12
 8007c0a:	af00      	add	r7, sp, #0
 8007c0c:	6078      	str	r0, [r7, #4]
 8007c0e:	6039      	str	r1, [r7, #0]
	ST_WORD(dir + DIR_FstClusLO, cl);
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	331a      	adds	r3, #26
 8007c14:	683a      	ldr	r2, [r7, #0]
 8007c16:	b2d2      	uxtb	r2, r2
 8007c18:	701a      	strb	r2, [r3, #0]
 8007c1a:	683b      	ldr	r3, [r7, #0]
 8007c1c:	b29b      	uxth	r3, r3
 8007c1e:	0a1b      	lsrs	r3, r3, #8
 8007c20:	b29a      	uxth	r2, r3
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	331b      	adds	r3, #27
 8007c26:	b2d2      	uxtb	r2, r2
 8007c28:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 8007c2a:	683b      	ldr	r3, [r7, #0]
 8007c2c:	0c1a      	lsrs	r2, r3, #16
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	3314      	adds	r3, #20
 8007c32:	b2d2      	uxtb	r2, r2
 8007c34:	701a      	strb	r2, [r3, #0]
 8007c36:	683b      	ldr	r3, [r7, #0]
 8007c38:	0c1b      	lsrs	r3, r3, #16
 8007c3a:	b29b      	uxth	r3, r3
 8007c3c:	0a1b      	lsrs	r3, r3, #8
 8007c3e:	b29a      	uxth	r2, r3
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	3315      	adds	r3, #21
 8007c44:	b2d2      	uxtb	r2, r2
 8007c46:	701a      	strb	r2, [r3, #0]
}
 8007c48:	bf00      	nop
 8007c4a:	370c      	adds	r7, #12
 8007c4c:	46bd      	mov	sp, r7
 8007c4e:	bc80      	pop	{r7}
 8007c50:	4770      	bx	lr
	...

08007c54 <cmp_lfn>:
static
int cmp_lfn (			/* 1:Matched, 0:Not matched */
	WCHAR* lfnbuf,		/* Pointer to the LFN to be compared */
	BYTE* dir			/* Pointer to the directory entry containing a part of LFN */
)
{
 8007c54:	b580      	push	{r7, lr}
 8007c56:	b086      	sub	sp, #24
 8007c58:	af00      	add	r7, sp, #0
 8007c5a:	6078      	str	r0, [r7, #4]
 8007c5c:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Get offset in the LFN buffer */
 8007c5e:	683b      	ldr	r3, [r7, #0]
 8007c60:	781b      	ldrb	r3, [r3, #0]
 8007c62:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007c66:	1e5a      	subs	r2, r3, #1
 8007c68:	4613      	mov	r3, r2
 8007c6a:	005b      	lsls	r3, r3, #1
 8007c6c:	4413      	add	r3, r2
 8007c6e:	009b      	lsls	r3, r3, #2
 8007c70:	4413      	add	r3, r2
 8007c72:	617b      	str	r3, [r7, #20]
	s = 0; wc = 1;
 8007c74:	2300      	movs	r3, #0
 8007c76:	613b      	str	r3, [r7, #16]
 8007c78:	2301      	movs	r3, #1
 8007c7a:	81fb      	strh	r3, [r7, #14]
	do {
		uc = LD_WORD(dir + LfnOfs[s]);	/* Pick an LFN character from the entry */
 8007c7c:	4a2b      	ldr	r2, [pc, #172]	; (8007d2c <cmp_lfn+0xd8>)
 8007c7e:	693b      	ldr	r3, [r7, #16]
 8007c80:	4413      	add	r3, r2
 8007c82:	781b      	ldrb	r3, [r3, #0]
 8007c84:	3301      	adds	r3, #1
 8007c86:	683a      	ldr	r2, [r7, #0]
 8007c88:	4413      	add	r3, r2
 8007c8a:	781b      	ldrb	r3, [r3, #0]
 8007c8c:	021b      	lsls	r3, r3, #8
 8007c8e:	b21a      	sxth	r2, r3
 8007c90:	4926      	ldr	r1, [pc, #152]	; (8007d2c <cmp_lfn+0xd8>)
 8007c92:	693b      	ldr	r3, [r7, #16]
 8007c94:	440b      	add	r3, r1
 8007c96:	781b      	ldrb	r3, [r3, #0]
 8007c98:	4619      	mov	r1, r3
 8007c9a:	683b      	ldr	r3, [r7, #0]
 8007c9c:	440b      	add	r3, r1
 8007c9e:	781b      	ldrb	r3, [r3, #0]
 8007ca0:	b21b      	sxth	r3, r3
 8007ca2:	4313      	orrs	r3, r2
 8007ca4:	b21b      	sxth	r3, r3
 8007ca6:	81bb      	strh	r3, [r7, #12]
		if (wc) {	/* Last character has not been processed */
 8007ca8:	89fb      	ldrh	r3, [r7, #14]
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d019      	beq.n	8007ce2 <cmp_lfn+0x8e>
			wc = ff_wtoupper(uc);		/* Convert it to upper case */
 8007cae:	89bb      	ldrh	r3, [r7, #12]
 8007cb0:	4618      	mov	r0, r3
 8007cb2:	f002 fad9 	bl	800a268 <ff_wtoupper>
 8007cb6:	4603      	mov	r3, r0
 8007cb8:	81fb      	strh	r3, [r7, #14]
			if (i >= _MAX_LFN || wc != ff_wtoupper(lfnbuf[i++]))	/* Compare it */
 8007cba:	697b      	ldr	r3, [r7, #20]
 8007cbc:	2bfe      	cmp	r3, #254	; 0xfe
 8007cbe:	d80e      	bhi.n	8007cde <cmp_lfn+0x8a>
 8007cc0:	697b      	ldr	r3, [r7, #20]
 8007cc2:	1c5a      	adds	r2, r3, #1
 8007cc4:	617a      	str	r2, [r7, #20]
 8007cc6:	005b      	lsls	r3, r3, #1
 8007cc8:	687a      	ldr	r2, [r7, #4]
 8007cca:	4413      	add	r3, r2
 8007ccc:	881b      	ldrh	r3, [r3, #0]
 8007cce:	4618      	mov	r0, r3
 8007cd0:	f002 faca 	bl	800a268 <ff_wtoupper>
 8007cd4:	4603      	mov	r3, r0
 8007cd6:	461a      	mov	r2, r3
 8007cd8:	89fb      	ldrh	r3, [r7, #14]
 8007cda:	4293      	cmp	r3, r2
 8007cdc:	d008      	beq.n	8007cf0 <cmp_lfn+0x9c>
				return 0;				/* Not matched */
 8007cde:	2300      	movs	r3, #0
 8007ce0:	e01f      	b.n	8007d22 <cmp_lfn+0xce>
		} else {
			if (uc != 0xFFFF) return 0;	/* Check filler */
 8007ce2:	89bb      	ldrh	r3, [r7, #12]
 8007ce4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007ce8:	4293      	cmp	r3, r2
 8007cea:	d001      	beq.n	8007cf0 <cmp_lfn+0x9c>
 8007cec:	2300      	movs	r3, #0
 8007cee:	e018      	b.n	8007d22 <cmp_lfn+0xce>
		}
	} while (++s < 13);				/* Repeat until all characters in the entry are checked */
 8007cf0:	693b      	ldr	r3, [r7, #16]
 8007cf2:	3301      	adds	r3, #1
 8007cf4:	613b      	str	r3, [r7, #16]
 8007cf6:	693b      	ldr	r3, [r7, #16]
 8007cf8:	2b0c      	cmp	r3, #12
 8007cfa:	d9bf      	bls.n	8007c7c <cmp_lfn+0x28>

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i])	/* Last segment matched but different length */
 8007cfc:	683b      	ldr	r3, [r7, #0]
 8007cfe:	781b      	ldrb	r3, [r3, #0]
 8007d00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d00b      	beq.n	8007d20 <cmp_lfn+0xcc>
 8007d08:	89fb      	ldrh	r3, [r7, #14]
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d008      	beq.n	8007d20 <cmp_lfn+0xcc>
 8007d0e:	697b      	ldr	r3, [r7, #20]
 8007d10:	005b      	lsls	r3, r3, #1
 8007d12:	687a      	ldr	r2, [r7, #4]
 8007d14:	4413      	add	r3, r2
 8007d16:	881b      	ldrh	r3, [r3, #0]
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d001      	beq.n	8007d20 <cmp_lfn+0xcc>
		return 0;
 8007d1c:	2300      	movs	r3, #0
 8007d1e:	e000      	b.n	8007d22 <cmp_lfn+0xce>

	return 1;						/* The part of LFN matched */
 8007d20:	2301      	movs	r3, #1
}
 8007d22:	4618      	mov	r0, r3
 8007d24:	3718      	adds	r7, #24
 8007d26:	46bd      	mov	sp, r7
 8007d28:	bd80      	pop	{r7, pc}
 8007d2a:	bf00      	nop
 8007d2c:	0800d5f0 	.word	0x0800d5f0

08007d30 <fit_lfn>:
	const WCHAR* lfnbuf,	/* Pointer to the LFN buffer */
	BYTE* dir,				/* Pointer to the directory entry */
	BYTE ord,				/* LFN order (1-20) */
	BYTE sum				/* SFN sum */
)
{
 8007d30:	b480      	push	{r7}
 8007d32:	b089      	sub	sp, #36	; 0x24
 8007d34:	af00      	add	r7, sp, #0
 8007d36:	60f8      	str	r0, [r7, #12]
 8007d38:	60b9      	str	r1, [r7, #8]
 8007d3a:	4611      	mov	r1, r2
 8007d3c:	461a      	mov	r2, r3
 8007d3e:	460b      	mov	r3, r1
 8007d40:	71fb      	strb	r3, [r7, #7]
 8007d42:	4613      	mov	r3, r2
 8007d44:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set check sum */
 8007d46:	68bb      	ldr	r3, [r7, #8]
 8007d48:	330d      	adds	r3, #13
 8007d4a:	79ba      	ldrb	r2, [r7, #6]
 8007d4c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8007d4e:	68bb      	ldr	r3, [r7, #8]
 8007d50:	330b      	adds	r3, #11
 8007d52:	220f      	movs	r2, #15
 8007d54:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8007d56:	68bb      	ldr	r3, [r7, #8]
 8007d58:	330c      	adds	r3, #12
 8007d5a:	2200      	movs	r2, #0
 8007d5c:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir + LDIR_FstClusLO, 0);
 8007d5e:	68bb      	ldr	r3, [r7, #8]
 8007d60:	331a      	adds	r3, #26
 8007d62:	2200      	movs	r2, #0
 8007d64:	701a      	strb	r2, [r3, #0]
 8007d66:	68bb      	ldr	r3, [r7, #8]
 8007d68:	331b      	adds	r3, #27
 8007d6a:	2200      	movs	r2, #0
 8007d6c:	701a      	strb	r2, [r3, #0]

	i = (ord - 1) * 13;				/* Get offset in the LFN buffer */
 8007d6e:	79fb      	ldrb	r3, [r7, #7]
 8007d70:	1e5a      	subs	r2, r3, #1
 8007d72:	4613      	mov	r3, r2
 8007d74:	005b      	lsls	r3, r3, #1
 8007d76:	4413      	add	r3, r2
 8007d78:	009b      	lsls	r3, r3, #2
 8007d7a:	4413      	add	r3, r2
 8007d7c:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8007d7e:	2300      	movs	r3, #0
 8007d80:	82fb      	strh	r3, [r7, #22]
 8007d82:	2300      	movs	r3, #0
 8007d84:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective character */
 8007d86:	8afb      	ldrh	r3, [r7, #22]
 8007d88:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007d8c:	4293      	cmp	r3, r2
 8007d8e:	d007      	beq.n	8007da0 <fit_lfn+0x70>
 8007d90:	69fb      	ldr	r3, [r7, #28]
 8007d92:	1c5a      	adds	r2, r3, #1
 8007d94:	61fa      	str	r2, [r7, #28]
 8007d96:	005b      	lsls	r3, r3, #1
 8007d98:	68fa      	ldr	r2, [r7, #12]
 8007d9a:	4413      	add	r3, r2
 8007d9c:	881b      	ldrh	r3, [r3, #0]
 8007d9e:	82fb      	strh	r3, [r7, #22]
		ST_WORD(dir+LfnOfs[s], wc);	/* Put it */
 8007da0:	4a1c      	ldr	r2, [pc, #112]	; (8007e14 <fit_lfn+0xe4>)
 8007da2:	69bb      	ldr	r3, [r7, #24]
 8007da4:	4413      	add	r3, r2
 8007da6:	781b      	ldrb	r3, [r3, #0]
 8007da8:	461a      	mov	r2, r3
 8007daa:	68bb      	ldr	r3, [r7, #8]
 8007dac:	4413      	add	r3, r2
 8007dae:	8afa      	ldrh	r2, [r7, #22]
 8007db0:	b2d2      	uxtb	r2, r2
 8007db2:	701a      	strb	r2, [r3, #0]
 8007db4:	8afb      	ldrh	r3, [r7, #22]
 8007db6:	0a1b      	lsrs	r3, r3, #8
 8007db8:	b299      	uxth	r1, r3
 8007dba:	4a16      	ldr	r2, [pc, #88]	; (8007e14 <fit_lfn+0xe4>)
 8007dbc:	69bb      	ldr	r3, [r7, #24]
 8007dbe:	4413      	add	r3, r2
 8007dc0:	781b      	ldrb	r3, [r3, #0]
 8007dc2:	3301      	adds	r3, #1
 8007dc4:	68ba      	ldr	r2, [r7, #8]
 8007dc6:	4413      	add	r3, r2
 8007dc8:	b2ca      	uxtb	r2, r1
 8007dca:	701a      	strb	r2, [r3, #0]
		if (!wc) wc = 0xFFFF;		/* Padding characters following last character */
 8007dcc:	8afb      	ldrh	r3, [r7, #22]
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d102      	bne.n	8007dd8 <fit_lfn+0xa8>
 8007dd2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007dd6:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8007dd8:	69bb      	ldr	r3, [r7, #24]
 8007dda:	3301      	adds	r3, #1
 8007ddc:	61bb      	str	r3, [r7, #24]
 8007dde:	69bb      	ldr	r3, [r7, #24]
 8007de0:	2b0c      	cmp	r3, #12
 8007de2:	d9d0      	bls.n	8007d86 <fit_lfn+0x56>
	if (wc == 0xFFFF || !lfnbuf[i]) ord |= LLEF;	/* Bottom LFN part is the start of LFN sequence */
 8007de4:	8afb      	ldrh	r3, [r7, #22]
 8007de6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007dea:	4293      	cmp	r3, r2
 8007dec:	d006      	beq.n	8007dfc <fit_lfn+0xcc>
 8007dee:	69fb      	ldr	r3, [r7, #28]
 8007df0:	005b      	lsls	r3, r3, #1
 8007df2:	68fa      	ldr	r2, [r7, #12]
 8007df4:	4413      	add	r3, r2
 8007df6:	881b      	ldrh	r3, [r3, #0]
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d103      	bne.n	8007e04 <fit_lfn+0xd4>
 8007dfc:	79fb      	ldrb	r3, [r7, #7]
 8007dfe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e02:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8007e04:	68bb      	ldr	r3, [r7, #8]
 8007e06:	79fa      	ldrb	r2, [r7, #7]
 8007e08:	701a      	strb	r2, [r3, #0]
}
 8007e0a:	bf00      	nop
 8007e0c:	3724      	adds	r7, #36	; 0x24
 8007e0e:	46bd      	mov	sp, r7
 8007e10:	bc80      	pop	{r7}
 8007e12:	4770      	bx	lr
 8007e14:	0800d5f0 	.word	0x0800d5f0

08007e18 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8007e18:	b580      	push	{r7, lr}
 8007e1a:	b08c      	sub	sp, #48	; 0x30
 8007e1c:	af00      	add	r7, sp, #0
 8007e1e:	60f8      	str	r0, [r7, #12]
 8007e20:	60b9      	str	r1, [r7, #8]
 8007e22:	607a      	str	r2, [r7, #4]
 8007e24:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8007e26:	220b      	movs	r2, #11
 8007e28:	68b9      	ldr	r1, [r7, #8]
 8007e2a:	68f8      	ldr	r0, [r7, #12]
 8007e2c:	f7fe fcae 	bl	800678c <mem_cpy>

	if (seq > 5) {	/* On many collisions, generate a hash number instead of sequential number */
 8007e30:	683b      	ldr	r3, [r7, #0]
 8007e32:	2b05      	cmp	r3, #5
 8007e34:	d92b      	bls.n	8007e8e <gen_numname+0x76>
		sr = seq;
 8007e36:	683b      	ldr	r3, [r7, #0]
 8007e38:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8007e3a:	e022      	b.n	8007e82 <gen_numname+0x6a>
			wc = *lfn++;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	1c9a      	adds	r2, r3, #2
 8007e40:	607a      	str	r2, [r7, #4]
 8007e42:	881b      	ldrh	r3, [r3, #0]
 8007e44:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 8007e46:	2300      	movs	r3, #0
 8007e48:	62bb      	str	r3, [r7, #40]	; 0x28
 8007e4a:	e017      	b.n	8007e7c <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8007e4c:	69fb      	ldr	r3, [r7, #28]
 8007e4e:	005a      	lsls	r2, r3, #1
 8007e50:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8007e52:	f003 0301 	and.w	r3, r3, #1
 8007e56:	4413      	add	r3, r2
 8007e58:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8007e5a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8007e5c:	085b      	lsrs	r3, r3, #1
 8007e5e:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8007e60:	69fb      	ldr	r3, [r7, #28]
 8007e62:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d005      	beq.n	8007e76 <gen_numname+0x5e>
 8007e6a:	69fb      	ldr	r3, [r7, #28]
 8007e6c:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 8007e70:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 8007e74:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8007e76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e78:	3301      	adds	r3, #1
 8007e7a:	62bb      	str	r3, [r7, #40]	; 0x28
 8007e7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e7e:	2b0f      	cmp	r3, #15
 8007e80:	d9e4      	bls.n	8007e4c <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	881b      	ldrh	r3, [r3, #0]
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d1d8      	bne.n	8007e3c <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8007e8a:	69fb      	ldr	r3, [r7, #28]
 8007e8c:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8007e8e:	2307      	movs	r3, #7
 8007e90:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (seq % 16) + '0';
 8007e92:	683b      	ldr	r3, [r7, #0]
 8007e94:	b2db      	uxtb	r3, r3
 8007e96:	f003 030f 	and.w	r3, r3, #15
 8007e9a:	b2db      	uxtb	r3, r3
 8007e9c:	3330      	adds	r3, #48	; 0x30
 8007e9e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 8007ea2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007ea6:	2b39      	cmp	r3, #57	; 0x39
 8007ea8:	d904      	bls.n	8007eb4 <gen_numname+0x9c>
 8007eaa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007eae:	3307      	adds	r3, #7
 8007eb0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 8007eb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007eb6:	1e5a      	subs	r2, r3, #1
 8007eb8:	62ba      	str	r2, [r7, #40]	; 0x28
 8007eba:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8007ebe:	4413      	add	r3, r2
 8007ec0:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8007ec4:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8007ec8:	683b      	ldr	r3, [r7, #0]
 8007eca:	091b      	lsrs	r3, r3, #4
 8007ecc:	603b      	str	r3, [r7, #0]
	} while (seq);
 8007ece:	683b      	ldr	r3, [r7, #0]
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d1de      	bne.n	8007e92 <gen_numname+0x7a>
	ns[i] = '~';
 8007ed4:	f107 0214 	add.w	r2, r7, #20
 8007ed8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007eda:	4413      	add	r3, r2
 8007edc:	227e      	movs	r2, #126	; 0x7e
 8007ede:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8007ee0:	2300      	movs	r3, #0
 8007ee2:	627b      	str	r3, [r7, #36]	; 0x24
 8007ee4:	e002      	b.n	8007eec <gen_numname+0xd4>
 8007ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ee8:	3301      	adds	r3, #1
 8007eea:	627b      	str	r3, [r7, #36]	; 0x24
 8007eec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007eee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ef0:	429a      	cmp	r2, r3
 8007ef2:	d205      	bcs.n	8007f00 <gen_numname+0xe8>
 8007ef4:	68fa      	ldr	r2, [r7, #12]
 8007ef6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ef8:	4413      	add	r3, r2
 8007efa:	781b      	ldrb	r3, [r3, #0]
 8007efc:	2b20      	cmp	r3, #32
 8007efe:	d1f2      	bne.n	8007ee6 <gen_numname+0xce>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8007f00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f02:	2b07      	cmp	r3, #7
 8007f04:	d808      	bhi.n	8007f18 <gen_numname+0x100>
 8007f06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f08:	1c5a      	adds	r2, r3, #1
 8007f0a:	62ba      	str	r2, [r7, #40]	; 0x28
 8007f0c:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8007f10:	4413      	add	r3, r2
 8007f12:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8007f16:	e000      	b.n	8007f1a <gen_numname+0x102>
 8007f18:	2120      	movs	r1, #32
 8007f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f1c:	1c5a      	adds	r2, r3, #1
 8007f1e:	627a      	str	r2, [r7, #36]	; 0x24
 8007f20:	68fa      	ldr	r2, [r7, #12]
 8007f22:	4413      	add	r3, r2
 8007f24:	460a      	mov	r2, r1
 8007f26:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8007f28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f2a:	2b07      	cmp	r3, #7
 8007f2c:	d9e8      	bls.n	8007f00 <gen_numname+0xe8>
}
 8007f2e:	bf00      	nop
 8007f30:	bf00      	nop
 8007f32:	3730      	adds	r7, #48	; 0x30
 8007f34:	46bd      	mov	sp, r7
 8007f36:	bd80      	pop	{r7, pc}

08007f38 <sum_sfn>:
#if _USE_LFN
static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8007f38:	b480      	push	{r7}
 8007f3a:	b085      	sub	sp, #20
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8007f40:	2300      	movs	r3, #0
 8007f42:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8007f44:	230b      	movs	r3, #11
 8007f46:	60bb      	str	r3, [r7, #8]

	do sum = (sum >> 1) + (sum << 7) + *dir++; while (--n);
 8007f48:	7bfb      	ldrb	r3, [r7, #15]
 8007f4a:	b2da      	uxtb	r2, r3
 8007f4c:	0852      	lsrs	r2, r2, #1
 8007f4e:	01db      	lsls	r3, r3, #7
 8007f50:	4313      	orrs	r3, r2
 8007f52:	b2da      	uxtb	r2, r3
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	1c59      	adds	r1, r3, #1
 8007f58:	6079      	str	r1, [r7, #4]
 8007f5a:	781b      	ldrb	r3, [r3, #0]
 8007f5c:	4413      	add	r3, r2
 8007f5e:	73fb      	strb	r3, [r7, #15]
 8007f60:	68bb      	ldr	r3, [r7, #8]
 8007f62:	3b01      	subs	r3, #1
 8007f64:	60bb      	str	r3, [r7, #8]
 8007f66:	68bb      	ldr	r3, [r7, #8]
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d1ed      	bne.n	8007f48 <sum_sfn+0x10>
	return sum;
 8007f6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f6e:	4618      	mov	r0, r3
 8007f70:	3714      	adds	r7, #20
 8007f72:	46bd      	mov	sp, r7
 8007f74:	bc80      	pop	{r7}
 8007f76:	4770      	bx	lr

08007f78 <dir_find>:

static
FRESULT dir_find (
	DIR* dp			/* Pointer to the directory object linked to the file name */
)
{
 8007f78:	b580      	push	{r7, lr}
 8007f7a:	b086      	sub	sp, #24
 8007f7c:	af00      	add	r7, sp, #0
 8007f7e:	6078      	str	r0, [r7, #4]
	BYTE c, *dir;
#if _USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8007f80:	2100      	movs	r1, #0
 8007f82:	6878      	ldr	r0, [r7, #4]
 8007f84:	f7ff fb83 	bl	800768e <dir_sdi>
 8007f88:	4603      	mov	r3, r0
 8007f8a:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8007f8c:	7dfb      	ldrb	r3, [r7, #23]
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d001      	beq.n	8007f96 <dir_find+0x1e>
 8007f92:	7dfb      	ldrb	r3, [r7, #23]
 8007f94:	e0c1      	b.n	800811a <dir_find+0x1a2>

#if _USE_LFN
	ord = sum = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 8007f96:	23ff      	movs	r3, #255	; 0xff
 8007f98:	753b      	strb	r3, [r7, #20]
 8007f9a:	7d3b      	ldrb	r3, [r7, #20]
 8007f9c:	757b      	strb	r3, [r7, #21]
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8007fa4:	3304      	adds	r3, #4
 8007fa6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007faa:	801a      	strh	r2, [r3, #0]
#endif
	do {
		res = move_window(dp->fs, dp->sect);
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007fb2:	681a      	ldr	r2, [r3, #0]
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007fba:	3310      	adds	r3, #16
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	4619      	mov	r1, r3
 8007fc0:	4610      	mov	r0, r2
 8007fc2:	f7fe fe79 	bl	8006cb8 <move_window>
 8007fc6:	4603      	mov	r3, r0
 8007fc8:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8007fca:	7dfb      	ldrb	r3, [r7, #23]
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	f040 809e 	bne.w	800810e <dir_find+0x196>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007fd8:	3314      	adds	r3, #20
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	613b      	str	r3, [r7, #16]
		c = dir[DIR_Name];
 8007fde:	693b      	ldr	r3, [r7, #16]
 8007fe0:	781b      	ldrb	r3, [r3, #0]
 8007fe2:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8007fe4:	7dbb      	ldrb	r3, [r7, #22]
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d102      	bne.n	8007ff0 <dir_find+0x78>
 8007fea:	2304      	movs	r3, #4
 8007fec:	75fb      	strb	r3, [r7, #23]
 8007fee:	e093      	b.n	8008118 <dir_find+0x1a0>
#if _USE_LFN	/* LFN configuration */
		a = dir[DIR_Attr] & AM_MASK;
 8007ff0:	693b      	ldr	r3, [r7, #16]
 8007ff2:	330b      	adds	r3, #11
 8007ff4:	781b      	ldrb	r3, [r3, #0]
 8007ff6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007ffa:	73fb      	strb	r3, [r7, #15]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8007ffc:	7dbb      	ldrb	r3, [r7, #22]
 8007ffe:	2be5      	cmp	r3, #229	; 0xe5
 8008000:	d007      	beq.n	8008012 <dir_find+0x9a>
 8008002:	7bfb      	ldrb	r3, [r7, #15]
 8008004:	f003 0308 	and.w	r3, r3, #8
 8008008:	2b00      	cmp	r3, #0
 800800a:	d00c      	beq.n	8008026 <dir_find+0xae>
 800800c:	7bfb      	ldrb	r3, [r7, #15]
 800800e:	2b0f      	cmp	r3, #15
 8008010:	d009      	beq.n	8008026 <dir_find+0xae>
			ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 8008012:	23ff      	movs	r3, #255	; 0xff
 8008014:	757b      	strb	r3, [r7, #21]
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800801c:	3304      	adds	r3, #4
 800801e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008022:	801a      	strh	r2, [r3, #0]
 8008024:	e068      	b.n	80080f8 <dir_find+0x180>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8008026:	7bfb      	ldrb	r3, [r7, #15]
 8008028:	2b0f      	cmp	r3, #15
 800802a:	d139      	bne.n	80080a0 <dir_find+0x128>
				if (dp->lfn) {
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	2b00      	cmp	r3, #0
 8008036:	d05f      	beq.n	80080f8 <dir_find+0x180>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8008038:	7dbb      	ldrb	r3, [r7, #22]
 800803a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800803e:	2b00      	cmp	r3, #0
 8008040:	d012      	beq.n	8008068 <dir_find+0xf0>
						sum = dir[LDIR_Chksum];
 8008042:	693b      	ldr	r3, [r7, #16]
 8008044:	7b5b      	ldrb	r3, [r3, #13]
 8008046:	753b      	strb	r3, [r7, #20]
						c &= ~LLEF; ord = c;	/* LFN start order */
 8008048:	7dbb      	ldrb	r3, [r7, #22]
 800804a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800804e:	75bb      	strb	r3, [r7, #22]
 8008050:	7dbb      	ldrb	r3, [r7, #22]
 8008052:	757b      	strb	r3, [r7, #21]
						dp->lfn_idx = dp->index;	/* Start index of LFN */
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800805a:	3306      	adds	r3, #6
 800805c:	881a      	ldrh	r2, [r3, #0]
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8008064:	3304      	adds	r3, #4
 8008066:	801a      	strh	r2, [r3, #0]
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dp->lfn, dir)) ? ord - 1 : 0xFF;
 8008068:	7dba      	ldrb	r2, [r7, #22]
 800806a:	7d7b      	ldrb	r3, [r7, #21]
 800806c:	429a      	cmp	r2, r3
 800806e:	d114      	bne.n	800809a <dir_find+0x122>
 8008070:	693b      	ldr	r3, [r7, #16]
 8008072:	330d      	adds	r3, #13
 8008074:	781b      	ldrb	r3, [r3, #0]
 8008076:	7d3a      	ldrb	r2, [r7, #20]
 8008078:	429a      	cmp	r2, r3
 800807a:	d10e      	bne.n	800809a <dir_find+0x122>
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	6939      	ldr	r1, [r7, #16]
 8008086:	4618      	mov	r0, r3
 8008088:	f7ff fde4 	bl	8007c54 <cmp_lfn>
 800808c:	4603      	mov	r3, r0
 800808e:	2b00      	cmp	r3, #0
 8008090:	d003      	beq.n	800809a <dir_find+0x122>
 8008092:	7d7b      	ldrb	r3, [r7, #21]
 8008094:	3b01      	subs	r3, #1
 8008096:	b2db      	uxtb	r3, r3
 8008098:	e000      	b.n	800809c <dir_find+0x124>
 800809a:	23ff      	movs	r3, #255	; 0xff
 800809c:	757b      	strb	r3, [r7, #21]
 800809e:	e02b      	b.n	80080f8 <dir_find+0x180>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
 80080a0:	7d7b      	ldrb	r3, [r7, #21]
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d107      	bne.n	80080b6 <dir_find+0x13e>
 80080a6:	6938      	ldr	r0, [r7, #16]
 80080a8:	f7ff ff46 	bl	8007f38 <sum_sfn>
 80080ac:	4603      	mov	r3, r0
 80080ae:	461a      	mov	r2, r3
 80080b0:	7d3b      	ldrb	r3, [r7, #20]
 80080b2:	4293      	cmp	r3, r2
 80080b4:	d02d      	beq.n	8008112 <dir_find+0x19a>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80080bc:	3318      	adds	r3, #24
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	330b      	adds	r3, #11
 80080c2:	781b      	ldrb	r3, [r3, #0]
 80080c4:	f003 0301 	and.w	r3, r3, #1
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d10c      	bne.n	80080e6 <dir_find+0x16e>
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80080d2:	3318      	adds	r3, #24
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	220b      	movs	r2, #11
 80080d8:	4619      	mov	r1, r3
 80080da:	6938      	ldr	r0, [r7, #16]
 80080dc:	f7fe fb8e 	bl	80067fc <mem_cmp>
 80080e0:	4603      	mov	r3, r0
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d017      	beq.n	8008116 <dir_find+0x19e>
				ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 80080e6:	23ff      	movs	r3, #255	; 0xff
 80080e8:	757b      	strb	r3, [r7, #21]
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 80080f0:	3304      	adds	r3, #4
 80080f2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80080f6:	801a      	strh	r2, [r3, #0]
		}
#else		/* Non LFN configuration */
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dp->fn, 11)) /* Is it a valid entry? */
			break;
#endif
		res = dir_next(dp, 0);		/* Next entry */
 80080f8:	2100      	movs	r1, #0
 80080fa:	6878      	ldr	r0, [r7, #4]
 80080fc:	f7ff fba2 	bl	8007844 <dir_next>
 8008100:	4603      	mov	r3, r0
 8008102:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8008104:	7dfb      	ldrb	r3, [r7, #23]
 8008106:	2b00      	cmp	r3, #0
 8008108:	f43f af50 	beq.w	8007fac <dir_find+0x34>
 800810c:	e004      	b.n	8008118 <dir_find+0x1a0>
		if (res != FR_OK) break;
 800810e:	bf00      	nop
 8008110:	e002      	b.n	8008118 <dir_find+0x1a0>
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
 8008112:	bf00      	nop
 8008114:	e000      	b.n	8008118 <dir_find+0x1a0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
 8008116:	bf00      	nop

	return res;
 8008118:	7dfb      	ldrb	r3, [r7, #23]
}
 800811a:	4618      	mov	r0, r3
 800811c:	3718      	adds	r7, #24
 800811e:	46bd      	mov	sp, r7
 8008120:	bd80      	pop	{r7, pc}
	...

08008124 <dir_register>:
#if !_FS_READONLY
static
FRESULT dir_register (	/* FR_OK:Successful, FR_DENIED:No free entry or too many SFN collision, FR_DISK_ERR:Disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8008124:	b580      	push	{r7, lr}
 8008126:	b08c      	sub	sp, #48	; 0x30
 8008128:	af00      	add	r7, sp, #0
 800812a:	6078      	str	r0, [r7, #4]
	UINT n, nent;
	BYTE sn[12], *fn, sum;
	WCHAR *lfn;


	fn = dp->fn; lfn = dp->lfn;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008132:	3318      	adds	r3, #24
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	623b      	str	r3, [r7, #32]
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	61fb      	str	r3, [r7, #28]
	mem_cpy(sn, fn, 12);
 8008142:	f107 030c 	add.w	r3, r7, #12
 8008146:	220c      	movs	r2, #12
 8008148:	6a39      	ldr	r1, [r7, #32]
 800814a:	4618      	mov	r0, r3
 800814c:	f7fe fb1e 	bl	800678c <mem_cpy>

	if (_FS_RPATH && (sn[NSFLAG] & NS_DOT))		/* Cannot create dot entry */
		return FR_INVALID_NAME;

	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8008150:	7dfb      	ldrb	r3, [r7, #23]
 8008152:	f003 0301 	and.w	r3, r3, #1
 8008156:	2b00      	cmp	r3, #0
 8008158:	d039      	beq.n	80081ce <dir_register+0xaa>
		fn[NSFLAG] = 0; dp->lfn = 0;			/* Find only SFN */
 800815a:	6a3b      	ldr	r3, [r7, #32]
 800815c:	330b      	adds	r3, #11
 800815e:	2200      	movs	r2, #0
 8008160:	701a      	strb	r2, [r3, #0]
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8008168:	2200      	movs	r2, #0
 800816a:	601a      	str	r2, [r3, #0]
		for (n = 1; n < 100; n++) {
 800816c:	2301      	movs	r3, #1
 800816e:	62bb      	str	r3, [r7, #40]	; 0x28
 8008170:	e013      	b.n	800819a <dir_register+0x76>
			gen_numname(fn, sn, lfn, n);	/* Generate a numbered name */
 8008172:	f107 010c 	add.w	r1, r7, #12
 8008176:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008178:	69fa      	ldr	r2, [r7, #28]
 800817a:	6a38      	ldr	r0, [r7, #32]
 800817c:	f7ff fe4c 	bl	8007e18 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8008180:	6878      	ldr	r0, [r7, #4]
 8008182:	f7ff fef9 	bl	8007f78 <dir_find>
 8008186:	4603      	mov	r3, r0
 8008188:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 800818c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008190:	2b00      	cmp	r3, #0
 8008192:	d106      	bne.n	80081a2 <dir_register+0x7e>
		for (n = 1; n < 100; n++) {
 8008194:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008196:	3301      	adds	r3, #1
 8008198:	62bb      	str	r3, [r7, #40]	; 0x28
 800819a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800819c:	2b63      	cmp	r3, #99	; 0x63
 800819e:	d9e8      	bls.n	8008172 <dir_register+0x4e>
 80081a0:	e000      	b.n	80081a4 <dir_register+0x80>
			if (res != FR_OK) break;
 80081a2:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 80081a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081a6:	2b64      	cmp	r3, #100	; 0x64
 80081a8:	d101      	bne.n	80081ae <dir_register+0x8a>
 80081aa:	2307      	movs	r3, #7
 80081ac:	e0e3      	b.n	8008376 <dir_register+0x252>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 80081ae:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80081b2:	2b04      	cmp	r3, #4
 80081b4:	d002      	beq.n	80081bc <dir_register+0x98>
 80081b6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80081ba:	e0dc      	b.n	8008376 <dir_register+0x252>
		fn[NSFLAG] = sn[NSFLAG]; dp->lfn = lfn;
 80081bc:	6a3b      	ldr	r3, [r7, #32]
 80081be:	330b      	adds	r3, #11
 80081c0:	7dfa      	ldrb	r2, [r7, #23]
 80081c2:	701a      	strb	r2, [r3, #0]
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 80081ca:	69fa      	ldr	r2, [r7, #28]
 80081cc:	601a      	str	r2, [r3, #0]
	}

	if (sn[NSFLAG] & NS_LFN) {			/* When LFN is to be created, allocate entries for an SFN + LFNs. */
 80081ce:	7dfb      	ldrb	r3, [r7, #23]
 80081d0:	f003 0302 	and.w	r3, r3, #2
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d014      	beq.n	8008202 <dir_register+0xde>
		for (n = 0; lfn[n]; n++) ;
 80081d8:	2300      	movs	r3, #0
 80081da:	62bb      	str	r3, [r7, #40]	; 0x28
 80081dc:	e002      	b.n	80081e4 <dir_register+0xc0>
 80081de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081e0:	3301      	adds	r3, #1
 80081e2:	62bb      	str	r3, [r7, #40]	; 0x28
 80081e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081e6:	005b      	lsls	r3, r3, #1
 80081e8:	69fa      	ldr	r2, [r7, #28]
 80081ea:	4413      	add	r3, r2
 80081ec:	881b      	ldrh	r3, [r3, #0]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d1f5      	bne.n	80081de <dir_register+0xba>
		nent = (n + 25) / 13;
 80081f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081f4:	3319      	adds	r3, #25
 80081f6:	4a62      	ldr	r2, [pc, #392]	; (8008380 <dir_register+0x25c>)
 80081f8:	fba2 2303 	umull	r2, r3, r2, r3
 80081fc:	089b      	lsrs	r3, r3, #2
 80081fe:	627b      	str	r3, [r7, #36]	; 0x24
 8008200:	e001      	b.n	8008206 <dir_register+0xe2>
	} else {						/* Otherwise allocate an entry for an SFN  */
		nent = 1;
 8008202:	2301      	movs	r3, #1
 8008204:	627b      	str	r3, [r7, #36]	; 0x24
	}
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8008206:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008208:	6878      	ldr	r0, [r7, #4]
 800820a:	f7ff fc7d 	bl	8007b08 <dir_alloc>
 800820e:	4603      	mov	r3, r0
 8008210:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8008214:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008218:	2b00      	cmp	r3, #0
 800821a:	d160      	bne.n	80082de <dir_register+0x1ba>
 800821c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800821e:	3b01      	subs	r3, #1
 8008220:	627b      	str	r3, [r7, #36]	; 0x24
 8008222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008224:	2b00      	cmp	r3, #0
 8008226:	d05a      	beq.n	80082de <dir_register+0x1ba>
		res = dir_sdi(dp, dp->index - nent);
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800822e:	3306      	adds	r3, #6
 8008230:	881b      	ldrh	r3, [r3, #0]
 8008232:	461a      	mov	r2, r3
 8008234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008236:	1ad3      	subs	r3, r2, r3
 8008238:	4619      	mov	r1, r3
 800823a:	6878      	ldr	r0, [r7, #4]
 800823c:	f7ff fa27 	bl	800768e <dir_sdi>
 8008240:	4603      	mov	r3, r0
 8008242:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8008246:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800824a:	2b00      	cmp	r3, #0
 800824c:	d147      	bne.n	80082de <dir_register+0x1ba>
			sum = sum_sfn(dp->fn);	/* Sum value of the SFN tied to the LFN */
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008254:	3318      	adds	r3, #24
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	4618      	mov	r0, r3
 800825a:	f7ff fe6d 	bl	8007f38 <sum_sfn>
 800825e:	4603      	mov	r3, r0
 8008260:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(dp->fs, dp->sect);
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008268:	681a      	ldr	r2, [r3, #0]
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008270:	3310      	adds	r3, #16
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	4619      	mov	r1, r3
 8008276:	4610      	mov	r0, r2
 8008278:	f7fe fd1e 	bl	8006cb8 <move_window>
 800827c:	4603      	mov	r3, r0
 800827e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 8008282:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008286:	2b00      	cmp	r3, #0
 8008288:	d128      	bne.n	80082dc <dir_register+0x1b8>
				fit_lfn(dp->lfn, dp->dir, (BYTE)nent, sum);
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8008290:	6818      	ldr	r0, [r3, #0]
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008298:	3314      	adds	r3, #20
 800829a:	6819      	ldr	r1, [r3, #0]
 800829c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800829e:	b2da      	uxtb	r2, r3
 80082a0:	7efb      	ldrb	r3, [r7, #27]
 80082a2:	f7ff fd45 	bl	8007d30 <fit_lfn>
				dp->fs->wflag = 1;
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80082b2:	3304      	adds	r3, #4
 80082b4:	2201      	movs	r2, #1
 80082b6:	701a      	strb	r2, [r3, #0]
				res = dir_next(dp, 0);	/* Next entry */
 80082b8:	2100      	movs	r1, #0
 80082ba:	6878      	ldr	r0, [r7, #4]
 80082bc:	f7ff fac2 	bl	8007844 <dir_next>
 80082c0:	4603      	mov	r3, r0
 80082c2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 80082c6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d107      	bne.n	80082de <dir_register+0x1ba>
 80082ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082d0:	3b01      	subs	r3, #1
 80082d2:	627b      	str	r3, [r7, #36]	; 0x24
 80082d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d1c3      	bne.n	8008262 <dir_register+0x13e>
 80082da:	e000      	b.n	80082de <dir_register+0x1ba>
				if (res != FR_OK) break;
 80082dc:	bf00      	nop
	}
#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
#endif

	if (res == FR_OK) {				/* Set SFN entry */
 80082de:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d145      	bne.n	8008372 <dir_register+0x24e>
		res = move_window(dp->fs, dp->sect);
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80082ec:	681a      	ldr	r2, [r3, #0]
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80082f4:	3310      	adds	r3, #16
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	4619      	mov	r1, r3
 80082fa:	4610      	mov	r0, r2
 80082fc:	f7fe fcdc 	bl	8006cb8 <move_window>
 8008300:	4603      	mov	r3, r0
 8008302:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8008306:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800830a:	2b00      	cmp	r3, #0
 800830c:	d131      	bne.n	8008372 <dir_register+0x24e>
			mem_set(dp->dir, 0, SZ_DIRE);	/* Clean the entry */
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008314:	3314      	adds	r3, #20
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	2220      	movs	r2, #32
 800831a:	2100      	movs	r1, #0
 800831c:	4618      	mov	r0, r3
 800831e:	f7fe fa53 	bl	80067c8 <mem_set>
			mem_cpy(dp->dir, dp->fn, 11);	/* Put SFN */
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008328:	3314      	adds	r3, #20
 800832a:	6818      	ldr	r0, [r3, #0]
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008332:	3318      	adds	r3, #24
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	220b      	movs	r2, #11
 8008338:	4619      	mov	r1, r3
 800833a:	f7fe fa27 	bl	800678c <mem_cpy>
#if _USE_LFN
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008344:	3318      	adds	r3, #24
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	330b      	adds	r3, #11
 800834a:	781a      	ldrb	r2, [r3, #0]
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008352:	3314      	adds	r3, #20
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	330c      	adds	r3, #12
 8008358:	f002 0218 	and.w	r2, r2, #24
 800835c:	b2d2      	uxtb	r2, r2
 800835e:	701a      	strb	r2, [r3, #0]
#endif
			dp->fs->wflag = 1;
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800836c:	3304      	adds	r3, #4
 800836e:	2201      	movs	r2, #1
 8008370:	701a      	strb	r2, [r3, #0]
		}
	}

	return res;
 8008372:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8008376:	4618      	mov	r0, r3
 8008378:	3730      	adds	r7, #48	; 0x30
 800837a:	46bd      	mov	sp, r7
 800837c:	bd80      	pop	{r7, pc}
 800837e:	bf00      	nop
 8008380:	4ec4ec4f 	.word	0x4ec4ec4f

08008384 <create_name>:
static
FRESULT create_name (
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8008384:	b580      	push	{r7, lr}
 8008386:	b08a      	sub	sp, #40	; 0x28
 8008388:	af00      	add	r7, sp, #0
 800838a:	6078      	str	r0, [r7, #4]
 800838c:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 800838e:	683b      	ldr	r3, [r7, #0]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	613b      	str	r3, [r7, #16]
 8008394:	e002      	b.n	800839c <create_name+0x18>
 8008396:	693b      	ldr	r3, [r7, #16]
 8008398:	3301      	adds	r3, #1
 800839a:	613b      	str	r3, [r7, #16]
 800839c:	693b      	ldr	r3, [r7, #16]
 800839e:	781b      	ldrb	r3, [r3, #0]
 80083a0:	2b2f      	cmp	r3, #47	; 0x2f
 80083a2:	d0f8      	beq.n	8008396 <create_name+0x12>
 80083a4:	693b      	ldr	r3, [r7, #16]
 80083a6:	781b      	ldrb	r3, [r3, #0]
 80083a8:	2b5c      	cmp	r3, #92	; 0x5c
 80083aa:	d0f4      	beq.n	8008396 <create_name+0x12>
	lfn = dp->lfn;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	60fb      	str	r3, [r7, #12]
	si = di = 0;
 80083b6:	2300      	movs	r3, #0
 80083b8:	617b      	str	r3, [r7, #20]
 80083ba:	697b      	ldr	r3, [r7, #20]
 80083bc:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 80083be:	69bb      	ldr	r3, [r7, #24]
 80083c0:	1c5a      	adds	r2, r3, #1
 80083c2:	61ba      	str	r2, [r7, #24]
 80083c4:	693a      	ldr	r2, [r7, #16]
 80083c6:	4413      	add	r3, r2
 80083c8:	781b      	ldrb	r3, [r3, #0]
 80083ca:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ' || w == '/' || w == '\\') break;	/* Break on end of segment */
 80083cc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80083ce:	2b1f      	cmp	r3, #31
 80083d0:	d92f      	bls.n	8008432 <create_name+0xae>
 80083d2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80083d4:	2b2f      	cmp	r3, #47	; 0x2f
 80083d6:	d02c      	beq.n	8008432 <create_name+0xae>
 80083d8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80083da:	2b5c      	cmp	r3, #92	; 0x5c
 80083dc:	d029      	beq.n	8008432 <create_name+0xae>
		if (di >= _MAX_LFN)				/* Reject too long name */
 80083de:	697b      	ldr	r3, [r7, #20]
 80083e0:	2bfe      	cmp	r3, #254	; 0xfe
 80083e2:	d901      	bls.n	80083e8 <create_name+0x64>
			return FR_INVALID_NAME;
 80083e4:	2306      	movs	r3, #6
 80083e6:	e18b      	b.n	8008700 <create_name+0x37c>
#if !_LFN_UNICODE
		w &= 0xFF;
 80083e8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80083ea:	b2db      	uxtb	r3, r3
 80083ec:	84bb      	strh	r3, [r7, #36]	; 0x24
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b))
				return FR_INVALID_NAME;	/* Reject invalid sequence */
#endif
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 80083ee:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80083f0:	2101      	movs	r1, #1
 80083f2:	4618      	mov	r0, r3
 80083f4:	f001 fefe 	bl	800a1f4 <ff_convert>
 80083f8:	4603      	mov	r3, r0
 80083fa:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 80083fc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d101      	bne.n	8008406 <create_name+0x82>
 8008402:	2306      	movs	r3, #6
 8008404:	e17c      	b.n	8008700 <create_name+0x37c>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) /* Reject illegal characters for LFN */
 8008406:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008408:	2b7f      	cmp	r3, #127	; 0x7f
 800840a:	d809      	bhi.n	8008420 <create_name+0x9c>
 800840c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800840e:	4619      	mov	r1, r3
 8008410:	488f      	ldr	r0, [pc, #572]	; (8008650 <create_name+0x2cc>)
 8008412:	f7fe fa19 	bl	8006848 <chk_chr>
 8008416:	4603      	mov	r3, r0
 8008418:	2b00      	cmp	r3, #0
 800841a:	d001      	beq.n	8008420 <create_name+0x9c>
			return FR_INVALID_NAME;
 800841c:	2306      	movs	r3, #6
 800841e:	e16f      	b.n	8008700 <create_name+0x37c>
		lfn[di++] = w;					/* Store the Unicode character */
 8008420:	697b      	ldr	r3, [r7, #20]
 8008422:	1c5a      	adds	r2, r3, #1
 8008424:	617a      	str	r2, [r7, #20]
 8008426:	005b      	lsls	r3, r3, #1
 8008428:	68fa      	ldr	r2, [r7, #12]
 800842a:	4413      	add	r3, r2
 800842c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800842e:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8008430:	e7c5      	b.n	80083be <create_name+0x3a>
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8008432:	693a      	ldr	r2, [r7, #16]
 8008434:	69bb      	ldr	r3, [r7, #24]
 8008436:	441a      	add	r2, r3
 8008438:	683b      	ldr	r3, [r7, #0]
 800843a:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 800843c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800843e:	2b1f      	cmp	r3, #31
 8008440:	d801      	bhi.n	8008446 <create_name+0xc2>
 8008442:	2304      	movs	r3, #4
 8008444:	e000      	b.n	8008448 <create_name+0xc4>
 8008446:	2300      	movs	r3, #0
 8008448:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Strip trailing spaces and dots */
 800844c:	e011      	b.n	8008472 <create_name+0xee>
		w = lfn[di - 1];
 800844e:	697b      	ldr	r3, [r7, #20]
 8008450:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008454:	3b01      	subs	r3, #1
 8008456:	005b      	lsls	r3, r3, #1
 8008458:	68fa      	ldr	r2, [r7, #12]
 800845a:	4413      	add	r3, r2
 800845c:	881b      	ldrh	r3, [r3, #0]
 800845e:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 8008460:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008462:	2b20      	cmp	r3, #32
 8008464:	d002      	beq.n	800846c <create_name+0xe8>
 8008466:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008468:	2b2e      	cmp	r3, #46	; 0x2e
 800846a:	d106      	bne.n	800847a <create_name+0xf6>
		di--;
 800846c:	697b      	ldr	r3, [r7, #20]
 800846e:	3b01      	subs	r3, #1
 8008470:	617b      	str	r3, [r7, #20]
	while (di) {						/* Strip trailing spaces and dots */
 8008472:	697b      	ldr	r3, [r7, #20]
 8008474:	2b00      	cmp	r3, #0
 8008476:	d1ea      	bne.n	800844e <create_name+0xca>
 8008478:	e000      	b.n	800847c <create_name+0xf8>
		if (w != ' ' && w != '.') break;
 800847a:	bf00      	nop
	}
	if (!di) return FR_INVALID_NAME;	/* Reject nul string */
 800847c:	697b      	ldr	r3, [r7, #20]
 800847e:	2b00      	cmp	r3, #0
 8008480:	d101      	bne.n	8008486 <create_name+0x102>
 8008482:	2306      	movs	r3, #6
 8008484:	e13c      	b.n	8008700 <create_name+0x37c>

	lfn[di] = 0;						/* LFN is created */
 8008486:	697b      	ldr	r3, [r7, #20]
 8008488:	005b      	lsls	r3, r3, #1
 800848a:	68fa      	ldr	r2, [r7, #12]
 800848c:	4413      	add	r3, r2
 800848e:	2200      	movs	r2, #0
 8008490:	801a      	strh	r2, [r3, #0]

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008498:	3318      	adds	r3, #24
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	220b      	movs	r2, #11
 800849e:	2120      	movs	r1, #32
 80084a0:	4618      	mov	r0, r3
 80084a2:	f7fe f991 	bl	80067c8 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 80084a6:	2300      	movs	r3, #0
 80084a8:	61bb      	str	r3, [r7, #24]
 80084aa:	e002      	b.n	80084b2 <create_name+0x12e>
 80084ac:	69bb      	ldr	r3, [r7, #24]
 80084ae:	3301      	adds	r3, #1
 80084b0:	61bb      	str	r3, [r7, #24]
 80084b2:	69bb      	ldr	r3, [r7, #24]
 80084b4:	005b      	lsls	r3, r3, #1
 80084b6:	68fa      	ldr	r2, [r7, #12]
 80084b8:	4413      	add	r3, r2
 80084ba:	881b      	ldrh	r3, [r3, #0]
 80084bc:	2b20      	cmp	r3, #32
 80084be:	d0f5      	beq.n	80084ac <create_name+0x128>
 80084c0:	69bb      	ldr	r3, [r7, #24]
 80084c2:	005b      	lsls	r3, r3, #1
 80084c4:	68fa      	ldr	r2, [r7, #12]
 80084c6:	4413      	add	r3, r2
 80084c8:	881b      	ldrh	r3, [r3, #0]
 80084ca:	2b2e      	cmp	r3, #46	; 0x2e
 80084cc:	d0ee      	beq.n	80084ac <create_name+0x128>
	if (si) cf |= NS_LOSS | NS_LFN;
 80084ce:	69bb      	ldr	r3, [r7, #24]
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d009      	beq.n	80084e8 <create_name+0x164>
 80084d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80084d8:	f043 0303 	orr.w	r3, r3, #3
 80084dc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 80084e0:	e002      	b.n	80084e8 <create_name+0x164>
 80084e2:	697b      	ldr	r3, [r7, #20]
 80084e4:	3b01      	subs	r3, #1
 80084e6:	617b      	str	r3, [r7, #20]
 80084e8:	697b      	ldr	r3, [r7, #20]
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d009      	beq.n	8008502 <create_name+0x17e>
 80084ee:	697b      	ldr	r3, [r7, #20]
 80084f0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80084f4:	3b01      	subs	r3, #1
 80084f6:	005b      	lsls	r3, r3, #1
 80084f8:	68fa      	ldr	r2, [r7, #12]
 80084fa:	4413      	add	r3, r2
 80084fc:	881b      	ldrh	r3, [r3, #0]
 80084fe:	2b2e      	cmp	r3, #46	; 0x2e
 8008500:	d1ef      	bne.n	80084e2 <create_name+0x15e>

	b = i = 0; ni = 8;
 8008502:	2300      	movs	r3, #0
 8008504:	623b      	str	r3, [r7, #32]
 8008506:	2300      	movs	r3, #0
 8008508:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800850c:	2308      	movs	r3, #8
 800850e:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8008510:	69bb      	ldr	r3, [r7, #24]
 8008512:	1c5a      	adds	r2, r3, #1
 8008514:	61ba      	str	r2, [r7, #24]
 8008516:	005b      	lsls	r3, r3, #1
 8008518:	68fa      	ldr	r2, [r7, #12]
 800851a:	4413      	add	r3, r2
 800851c:	881b      	ldrh	r3, [r3, #0]
 800851e:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 8008520:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008522:	2b00      	cmp	r3, #0
 8008524:	f000 8092 	beq.w	800864c <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8008528:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800852a:	2b20      	cmp	r3, #32
 800852c:	d006      	beq.n	800853c <create_name+0x1b8>
 800852e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008530:	2b2e      	cmp	r3, #46	; 0x2e
 8008532:	d10a      	bne.n	800854a <create_name+0x1c6>
 8008534:	69ba      	ldr	r2, [r7, #24]
 8008536:	697b      	ldr	r3, [r7, #20]
 8008538:	429a      	cmp	r2, r3
 800853a:	d006      	beq.n	800854a <create_name+0x1c6>
			cf |= NS_LOSS | NS_LFN; continue;
 800853c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008540:	f043 0303 	orr.w	r3, r3, #3
 8008544:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8008548:	e07f      	b.n	800864a <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800854a:	6a3a      	ldr	r2, [r7, #32]
 800854c:	69fb      	ldr	r3, [r7, #28]
 800854e:	429a      	cmp	r2, r3
 8008550:	d203      	bcs.n	800855a <create_name+0x1d6>
 8008552:	69ba      	ldr	r2, [r7, #24]
 8008554:	697b      	ldr	r3, [r7, #20]
 8008556:	429a      	cmp	r2, r3
 8008558:	d123      	bne.n	80085a2 <create_name+0x21e>
			if (ni == 11) {				/* Long extension */
 800855a:	69fb      	ldr	r3, [r7, #28]
 800855c:	2b0b      	cmp	r3, #11
 800855e:	d106      	bne.n	800856e <create_name+0x1ea>
				cf |= NS_LOSS | NS_LFN; break;
 8008560:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008564:	f043 0303 	orr.w	r3, r3, #3
 8008568:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800856c:	e077      	b.n	800865e <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800856e:	69ba      	ldr	r2, [r7, #24]
 8008570:	697b      	ldr	r3, [r7, #20]
 8008572:	429a      	cmp	r2, r3
 8008574:	d005      	beq.n	8008582 <create_name+0x1fe>
 8008576:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800857a:	f043 0303 	orr.w	r3, r3, #3
 800857e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 8008582:	69ba      	ldr	r2, [r7, #24]
 8008584:	697b      	ldr	r3, [r7, #20]
 8008586:	429a      	cmp	r2, r3
 8008588:	d868      	bhi.n	800865c <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800858a:	697b      	ldr	r3, [r7, #20]
 800858c:	61bb      	str	r3, [r7, #24]
 800858e:	2308      	movs	r3, #8
 8008590:	623b      	str	r3, [r7, #32]
 8008592:	230b      	movs	r3, #11
 8008594:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8008596:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800859a:	009b      	lsls	r3, r3, #2
 800859c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80085a0:	e053      	b.n	800864a <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 80085a2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80085a4:	2b7f      	cmp	r3, #127	; 0x7f
 80085a6:	d914      	bls.n	80085d2 <create_name+0x24e>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 80085a8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80085aa:	2100      	movs	r1, #0
 80085ac:	4618      	mov	r0, r3
 80085ae:	f001 fe21 	bl	800a1f4 <ff_convert>
 80085b2:	4603      	mov	r3, r0
 80085b4:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 80085b6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d004      	beq.n	80085c6 <create_name+0x242>
 80085bc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80085be:	3b80      	subs	r3, #128	; 0x80
 80085c0:	4a24      	ldr	r2, [pc, #144]	; (8008654 <create_name+0x2d0>)
 80085c2:	5cd3      	ldrb	r3, [r2, r3]
 80085c4:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 80085c6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80085ca:	f043 0302 	orr.w	r3, r3, #2
 80085ce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 80085d2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d007      	beq.n	80085e8 <create_name+0x264>
 80085d8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80085da:	4619      	mov	r1, r3
 80085dc:	481e      	ldr	r0, [pc, #120]	; (8008658 <create_name+0x2d4>)
 80085de:	f7fe f933 	bl	8006848 <chk_chr>
 80085e2:	4603      	mov	r3, r0
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d008      	beq.n	80085fa <create_name+0x276>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 80085e8:	235f      	movs	r3, #95	; 0x5f
 80085ea:	84bb      	strh	r3, [r7, #36]	; 0x24
 80085ec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80085f0:	f043 0303 	orr.w	r3, r3, #3
 80085f4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80085f8:	e01b      	b.n	8008632 <create_name+0x2ae>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 80085fa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80085fc:	2b40      	cmp	r3, #64	; 0x40
 80085fe:	d909      	bls.n	8008614 <create_name+0x290>
 8008600:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008602:	2b5a      	cmp	r3, #90	; 0x5a
 8008604:	d806      	bhi.n	8008614 <create_name+0x290>
					b |= 2;
 8008606:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800860a:	f043 0302 	orr.w	r3, r3, #2
 800860e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8008612:	e00e      	b.n	8008632 <create_name+0x2ae>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8008614:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008616:	2b60      	cmp	r3, #96	; 0x60
 8008618:	d90b      	bls.n	8008632 <create_name+0x2ae>
 800861a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800861c:	2b7a      	cmp	r3, #122	; 0x7a
 800861e:	d808      	bhi.n	8008632 <create_name+0x2ae>
						b |= 1; w -= 0x20;
 8008620:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008624:	f043 0301 	orr.w	r3, r3, #1
 8008628:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800862c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800862e:	3b20      	subs	r3, #32
 8008630:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008638:	3318      	adds	r3, #24
 800863a:	681a      	ldr	r2, [r3, #0]
 800863c:	6a3b      	ldr	r3, [r7, #32]
 800863e:	1c59      	adds	r1, r3, #1
 8008640:	6239      	str	r1, [r7, #32]
 8008642:	4413      	add	r3, r2
 8008644:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8008646:	b2d2      	uxtb	r2, r2
 8008648:	701a      	strb	r2, [r3, #0]
		w = lfn[si++];					/* Get an LFN character */
 800864a:	e761      	b.n	8008510 <create_name+0x18c>
		if (!w) break;					/* Break on end of the LFN */
 800864c:	bf00      	nop
 800864e:	e006      	b.n	800865e <create_name+0x2da>
 8008650:	0800cd64 	.word	0x0800cd64
 8008654:	0800d570 	.word	0x0800d570
 8008658:	0800cd70 	.word	0x0800cd70
			if (si > di) break;			/* No extension */
 800865c:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with deleted mark, replace it with RDDEM */
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008664:	3318      	adds	r3, #24
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	781b      	ldrb	r3, [r3, #0]
 800866a:	2be5      	cmp	r3, #229	; 0xe5
 800866c:	d106      	bne.n	800867c <create_name+0x2f8>
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008674:	3318      	adds	r3, #24
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	2205      	movs	r2, #5
 800867a:	701a      	strb	r2, [r3, #0]

	if (ni == 8) b <<= 2;
 800867c:	69fb      	ldr	r3, [r7, #28]
 800867e:	2b08      	cmp	r3, #8
 8008680:	d104      	bne.n	800868c <create_name+0x308>
 8008682:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008686:	009b      	lsls	r3, r3, #2
 8008688:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03)	/* Create LFN entry when there are composite capitals */
 800868c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008690:	f003 030c 	and.w	r3, r3, #12
 8008694:	2b0c      	cmp	r3, #12
 8008696:	d005      	beq.n	80086a4 <create_name+0x320>
 8008698:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800869c:	f003 0303 	and.w	r3, r3, #3
 80086a0:	2b03      	cmp	r3, #3
 80086a2:	d105      	bne.n	80086b0 <create_name+0x32c>
		cf |= NS_LFN;
 80086a4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80086a8:	f043 0302 	orr.w	r3, r3, #2
 80086ac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 80086b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80086b4:	f003 0302 	and.w	r3, r3, #2
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d117      	bne.n	80086ec <create_name+0x368>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 80086bc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80086c0:	f003 0303 	and.w	r3, r3, #3
 80086c4:	2b01      	cmp	r3, #1
 80086c6:	d105      	bne.n	80086d4 <create_name+0x350>
 80086c8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80086cc:	f043 0310 	orr.w	r3, r3, #16
 80086d0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 80086d4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80086d8:	f003 030c 	and.w	r3, r3, #12
 80086dc:	2b04      	cmp	r3, #4
 80086de:	d105      	bne.n	80086ec <create_name+0x368>
 80086e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80086e4:	f043 0308 	orr.w	r3, r3, #8
 80086e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80086f2:	3318      	adds	r3, #24
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	330b      	adds	r3, #11
 80086f8:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80086fc:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 80086fe:	2300      	movs	r3, #0

	sfn[NSFLAG] = c;		/* Store NT flag, File name is created */

	return FR_OK;
#endif
}
 8008700:	4618      	mov	r0, r3
 8008702:	3728      	adds	r7, #40	; 0x28
 8008704:	46bd      	mov	sp, r7
 8008706:	bd80      	pop	{r7, pc}

08008708 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8008708:	b580      	push	{r7, lr}
 800870a:	b084      	sub	sp, #16
 800870c:	af00      	add	r7, sp, #0
 800870e:	6078      	str	r0, [r7, #4]
 8008710:	6039      	str	r1, [r7, #0]
		path++;	dp->sclust = 0;				/* Strip it and start from the root directory */
	} else {								/* No heading separator */
		dp->sclust = dp->fs->cdir;			/* Start from the current directory */
	}
#else
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 8008712:	683b      	ldr	r3, [r7, #0]
 8008714:	781b      	ldrb	r3, [r3, #0]
 8008716:	2b2f      	cmp	r3, #47	; 0x2f
 8008718:	d003      	beq.n	8008722 <follow_path+0x1a>
 800871a:	683b      	ldr	r3, [r7, #0]
 800871c:	781b      	ldrb	r3, [r3, #0]
 800871e:	2b5c      	cmp	r3, #92	; 0x5c
 8008720:	d102      	bne.n	8008728 <follow_path+0x20>
		path++;
 8008722:	683b      	ldr	r3, [r7, #0]
 8008724:	3301      	adds	r3, #1
 8008726:	603b      	str	r3, [r7, #0]
	dp->sclust = 0;							/* Always start from the root directory */
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800872e:	3308      	adds	r3, #8
 8008730:	2200      	movs	r2, #0
 8008732:	601a      	str	r2, [r3, #0]
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8008734:	683b      	ldr	r3, [r7, #0]
 8008736:	781b      	ldrb	r3, [r3, #0]
 8008738:	2b1f      	cmp	r3, #31
 800873a:	d80c      	bhi.n	8008756 <follow_path+0x4e>
		res = dir_sdi(dp, 0);
 800873c:	2100      	movs	r1, #0
 800873e:	6878      	ldr	r0, [r7, #4]
 8008740:	f7fe ffa5 	bl	800768e <dir_sdi>
 8008744:	4603      	mov	r3, r0
 8008746:	73fb      	strb	r3, [r7, #15]
		dp->dir = 0;
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800874e:	3314      	adds	r3, #20
 8008750:	2200      	movs	r2, #0
 8008752:	601a      	str	r2, [r3, #0]
 8008754:	e04c      	b.n	80087f0 <follow_path+0xe8>
	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8008756:	463b      	mov	r3, r7
 8008758:	4619      	mov	r1, r3
 800875a:	6878      	ldr	r0, [r7, #4]
 800875c:	f7ff fe12 	bl	8008384 <create_name>
 8008760:	4603      	mov	r3, r0
 8008762:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8008764:	7bfb      	ldrb	r3, [r7, #15]
 8008766:	2b00      	cmp	r3, #0
 8008768:	d13d      	bne.n	80087e6 <follow_path+0xde>
			res = dir_find(dp);				/* Find an object with the sagment name */
 800876a:	6878      	ldr	r0, [r7, #4]
 800876c:	f7ff fc04 	bl	8007f78 <dir_find>
 8008770:	4603      	mov	r3, r0
 8008772:	73fb      	strb	r3, [r7, #15]
			ns = dp->fn[NSFLAG];
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800877a:	3318      	adds	r3, #24
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	7adb      	ldrb	r3, [r3, #11]
 8008780:	73bb      	strb	r3, [r7, #14]
			if (res != FR_OK) {				/* Failed to find the object */
 8008782:	7bfb      	ldrb	r3, [r7, #15]
 8008784:	2b00      	cmp	r3, #0
 8008786:	d00a      	beq.n	800879e <follow_path+0x96>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8008788:	7bfb      	ldrb	r3, [r7, #15]
 800878a:	2b04      	cmp	r3, #4
 800878c:	d12d      	bne.n	80087ea <follow_path+0xe2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, */
						dp->sclust = 0; dp->dir = 0;	/* it is the root directory and stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						res = FR_OK;					/* Ended at the root directroy. Function completed. */
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800878e:	7bbb      	ldrb	r3, [r7, #14]
 8008790:	f003 0304 	and.w	r3, r3, #4
 8008794:	2b00      	cmp	r3, #0
 8008796:	d128      	bne.n	80087ea <follow_path+0xe2>
 8008798:	2305      	movs	r3, #5
 800879a:	73fb      	strb	r3, [r7, #15]
					}
				}
				break;
 800879c:	e025      	b.n	80087ea <follow_path+0xe2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800879e:	7bbb      	ldrb	r3, [r7, #14]
 80087a0:	f003 0304 	and.w	r3, r3, #4
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d122      	bne.n	80087ee <follow_path+0xe6>
			dir = dp->dir;						/* Follow the sub-directory */
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80087ae:	3314      	adds	r3, #20
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	60bb      	str	r3, [r7, #8]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 80087b4:	68bb      	ldr	r3, [r7, #8]
 80087b6:	330b      	adds	r3, #11
 80087b8:	781b      	ldrb	r3, [r3, #0]
 80087ba:	f003 0310 	and.w	r3, r3, #16
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d102      	bne.n	80087c8 <follow_path+0xc0>
				res = FR_NO_PATH; break;
 80087c2:	2305      	movs	r3, #5
 80087c4:	73fb      	strb	r3, [r7, #15]
 80087c6:	e013      	b.n	80087f0 <follow_path+0xe8>
			}
			dp->sclust = ld_clust(dp->fs, dir);
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	68b9      	ldr	r1, [r7, #8]
 80087d2:	4618      	mov	r0, r3
 80087d4:	f7ff f9e9 	bl	8007baa <ld_clust>
 80087d8:	4602      	mov	r2, r0
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80087e0:	3308      	adds	r3, #8
 80087e2:	601a      	str	r2, [r3, #0]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80087e4:	e7b7      	b.n	8008756 <follow_path+0x4e>
			if (res != FR_OK) break;
 80087e6:	bf00      	nop
 80087e8:	e002      	b.n	80087f0 <follow_path+0xe8>
				break;
 80087ea:	bf00      	nop
 80087ec:	e000      	b.n	80087f0 <follow_path+0xe8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80087ee:	bf00      	nop
		}
	}

	return res;
 80087f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80087f2:	4618      	mov	r0, r3
 80087f4:	3710      	adds	r7, #16
 80087f6:	46bd      	mov	sp, r7
 80087f8:	bd80      	pop	{r7, pc}

080087fa <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80087fa:	b480      	push	{r7}
 80087fc:	b087      	sub	sp, #28
 80087fe:	af00      	add	r7, sp, #0
 8008800:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8008802:	f04f 33ff 	mov.w	r3, #4294967295
 8008806:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	2b00      	cmp	r3, #0
 800880e:	d031      	beq.n	8008874 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	617b      	str	r3, [r7, #20]
 8008816:	e002      	b.n	800881e <get_ldnumber+0x24>
 8008818:	697b      	ldr	r3, [r7, #20]
 800881a:	3301      	adds	r3, #1
 800881c:	617b      	str	r3, [r7, #20]
 800881e:	697b      	ldr	r3, [r7, #20]
 8008820:	781b      	ldrb	r3, [r3, #0]
 8008822:	2b1f      	cmp	r3, #31
 8008824:	d903      	bls.n	800882e <get_ldnumber+0x34>
 8008826:	697b      	ldr	r3, [r7, #20]
 8008828:	781b      	ldrb	r3, [r3, #0]
 800882a:	2b3a      	cmp	r3, #58	; 0x3a
 800882c:	d1f4      	bne.n	8008818 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800882e:	697b      	ldr	r3, [r7, #20]
 8008830:	781b      	ldrb	r3, [r3, #0]
 8008832:	2b3a      	cmp	r3, #58	; 0x3a
 8008834:	d11c      	bne.n	8008870 <get_ldnumber+0x76>
			tp = *path;
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0'; 
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	1c5a      	adds	r2, r3, #1
 8008840:	60fa      	str	r2, [r7, #12]
 8008842:	781b      	ldrb	r3, [r3, #0]
 8008844:	3b30      	subs	r3, #48	; 0x30
 8008846:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8008848:	68bb      	ldr	r3, [r7, #8]
 800884a:	2b09      	cmp	r3, #9
 800884c:	d80e      	bhi.n	800886c <get_ldnumber+0x72>
 800884e:	68fa      	ldr	r2, [r7, #12]
 8008850:	697b      	ldr	r3, [r7, #20]
 8008852:	429a      	cmp	r2, r3
 8008854:	d10a      	bne.n	800886c <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8008856:	68bb      	ldr	r3, [r7, #8]
 8008858:	2b00      	cmp	r3, #0
 800885a:	d107      	bne.n	800886c <get_ldnumber+0x72>
					vol = (int)i;
 800885c:	68bb      	ldr	r3, [r7, #8]
 800885e:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8008860:	697b      	ldr	r3, [r7, #20]
 8008862:	3301      	adds	r3, #1
 8008864:	617b      	str	r3, [r7, #20]
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	697a      	ldr	r2, [r7, #20]
 800886a:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800886c:	693b      	ldr	r3, [r7, #16]
 800886e:	e002      	b.n	8008876 <get_ldnumber+0x7c>
		}
#if _FS_RPATH && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8008870:	2300      	movs	r3, #0
 8008872:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8008874:	693b      	ldr	r3, [r7, #16]
}
 8008876:	4618      	mov	r0, r3
 8008878:	371c      	adds	r7, #28
 800887a:	46bd      	mov	sp, r7
 800887c:	bc80      	pop	{r7}
 800887e:	4770      	bx	lr

08008880 <check_fs>:
static
BYTE check_fs (	/* 0:FAT boor sector, 1:Valid boor sector but not FAT, 2:Not a boot sector, 3:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
 8008880:	b580      	push	{r7, lr}
 8008882:	b082      	sub	sp, #8
 8008884:	af00      	add	r7, sp, #0
 8008886:	6078      	str	r0, [r7, #4]
 8008888:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008890:	3304      	adds	r3, #4
 8008892:	2200      	movs	r2, #0
 8008894:	701a      	strb	r2, [r3, #0]
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800889c:	330c      	adds	r3, #12
 800889e:	f04f 32ff 	mov.w	r2, #4294967295
 80088a2:	601a      	str	r2, [r3, #0]
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 80088a4:	6839      	ldr	r1, [r7, #0]
 80088a6:	6878      	ldr	r0, [r7, #4]
 80088a8:	f7fe fa06 	bl	8006cb8 <move_window>
 80088ac:	4603      	mov	r3, r0
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d001      	beq.n	80088b6 <check_fs+0x36>
		return 3;
 80088b2:	2303      	movs	r3, #3
 80088b4:	e04a      	b.n	800894c <check_fs+0xcc>

	if (LD_WORD(&fs->win.d8[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80088bc:	3301      	adds	r3, #1
 80088be:	781b      	ldrb	r3, [r3, #0]
 80088c0:	021b      	lsls	r3, r3, #8
 80088c2:	b21a      	sxth	r2, r3
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 80088ca:	b21b      	sxth	r3, r3
 80088cc:	4313      	orrs	r3, r2
 80088ce:	b21b      	sxth	r3, r3
 80088d0:	4a20      	ldr	r2, [pc, #128]	; (8008954 <check_fs+0xd4>)
 80088d2:	4293      	cmp	r3, r2
 80088d4:	d001      	beq.n	80088da <check_fs+0x5a>
		return 2;
 80088d6:	2302      	movs	r3, #2
 80088d8:	e038      	b.n	800894c <check_fs+0xcc>

	if ((LD_DWORD(&fs->win.d8[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	3336      	adds	r3, #54	; 0x36
 80088de:	3303      	adds	r3, #3
 80088e0:	781b      	ldrb	r3, [r3, #0]
 80088e2:	061a      	lsls	r2, r3, #24
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	3336      	adds	r3, #54	; 0x36
 80088e8:	3302      	adds	r3, #2
 80088ea:	781b      	ldrb	r3, [r3, #0]
 80088ec:	041b      	lsls	r3, r3, #16
 80088ee:	4313      	orrs	r3, r2
 80088f0:	687a      	ldr	r2, [r7, #4]
 80088f2:	3236      	adds	r2, #54	; 0x36
 80088f4:	3201      	adds	r2, #1
 80088f6:	7812      	ldrb	r2, [r2, #0]
 80088f8:	0212      	lsls	r2, r2, #8
 80088fa:	4313      	orrs	r3, r2
 80088fc:	687a      	ldr	r2, [r7, #4]
 80088fe:	f892 2036 	ldrb.w	r2, [r2, #54]	; 0x36
 8008902:	4313      	orrs	r3, r2
 8008904:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008908:	4a13      	ldr	r2, [pc, #76]	; (8008958 <check_fs+0xd8>)
 800890a:	4293      	cmp	r3, r2
 800890c:	d101      	bne.n	8008912 <check_fs+0x92>
		return 0;
 800890e:	2300      	movs	r3, #0
 8008910:	e01c      	b.n	800894c <check_fs+0xcc>
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	3352      	adds	r3, #82	; 0x52
 8008916:	3303      	adds	r3, #3
 8008918:	781b      	ldrb	r3, [r3, #0]
 800891a:	061a      	lsls	r2, r3, #24
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	3352      	adds	r3, #82	; 0x52
 8008920:	3302      	adds	r3, #2
 8008922:	781b      	ldrb	r3, [r3, #0]
 8008924:	041b      	lsls	r3, r3, #16
 8008926:	4313      	orrs	r3, r2
 8008928:	687a      	ldr	r2, [r7, #4]
 800892a:	3252      	adds	r2, #82	; 0x52
 800892c:	3201      	adds	r2, #1
 800892e:	7812      	ldrb	r2, [r2, #0]
 8008930:	0212      	lsls	r2, r2, #8
 8008932:	4313      	orrs	r3, r2
 8008934:	687a      	ldr	r2, [r7, #4]
 8008936:	f892 2052 	ldrb.w	r2, [r2, #82]	; 0x52
 800893a:	4313      	orrs	r3, r2
 800893c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008940:	4a05      	ldr	r2, [pc, #20]	; (8008958 <check_fs+0xd8>)
 8008942:	4293      	cmp	r3, r2
 8008944:	d101      	bne.n	800894a <check_fs+0xca>
		return 0;
 8008946:	2300      	movs	r3, #0
 8008948:	e000      	b.n	800894c <check_fs+0xcc>

	return 1;
 800894a:	2301      	movs	r3, #1
}
 800894c:	4618      	mov	r0, r3
 800894e:	3708      	adds	r7, #8
 8008950:	46bd      	mov	sp, r7
 8008952:	bd80      	pop	{r7, pc}
 8008954:	ffffaa55 	.word	0xffffaa55
 8008958:	00544146 	.word	0x00544146

0800895c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	BYTE wmode			/* !=0: Check write protection for write access */
)
{
 800895c:	b580      	push	{r7, lr}
 800895e:	b096      	sub	sp, #88	; 0x58
 8008960:	af00      	add	r7, sp, #0
 8008962:	60f8      	str	r0, [r7, #12]
 8008964:	60b9      	str	r1, [r7, #8]
 8008966:	4613      	mov	r3, r2
 8008968:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number from the path name */
	*rfs = 0;
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	2200      	movs	r2, #0
 800896e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8008970:	68b8      	ldr	r0, [r7, #8]
 8008972:	f7ff ff42 	bl	80087fa <get_ldnumber>
 8008976:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8008978:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800897a:	2b00      	cmp	r3, #0
 800897c:	da01      	bge.n	8008982 <find_volume+0x26>
 800897e:	230b      	movs	r3, #11
 8008980:	e33c      	b.n	8008ffc <find_volume+0x6a0>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8008982:	4ab3      	ldr	r2, [pc, #716]	; (8008c50 <find_volume+0x2f4>)
 8008984:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008986:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800898a:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800898c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800898e:	2b00      	cmp	r3, #0
 8008990:	d101      	bne.n	8008996 <find_volume+0x3a>
 8008992:	230c      	movs	r3, #12
 8008994:	e332      	b.n	8008ffc <find_volume+0x6a0>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800899a:	601a      	str	r2, [r3, #0]

	if (fs->fs_type) {					/* If the volume has been mounted */
 800899c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800899e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80089a2:	781b      	ldrb	r3, [r3, #0]
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d01d      	beq.n	80089e4 <find_volume+0x88>
		stat = disk_status(fs->drv);
 80089a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089aa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80089ae:	3301      	adds	r3, #1
 80089b0:	781b      	ldrb	r3, [r3, #0]
 80089b2:	4618      	mov	r0, r3
 80089b4:	f7fd fe4c 	bl	8006650 <disk_status>
 80089b8:	4603      	mov	r3, r0
 80089ba:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80089be:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80089c2:	f003 0301 	and.w	r3, r3, #1
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d10c      	bne.n	80089e4 <find_volume+0x88>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 80089ca:	79fb      	ldrb	r3, [r7, #7]
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d007      	beq.n	80089e0 <find_volume+0x84>
 80089d0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80089d4:	f003 0304 	and.w	r3, r3, #4
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d001      	beq.n	80089e0 <find_volume+0x84>
				return FR_WRITE_PROTECTED;
 80089dc:	230a      	movs	r3, #10
 80089de:	e30d      	b.n	8008ffc <find_volume+0x6a0>
			return FR_OK;				/* The file system object is valid */
 80089e0:	2300      	movs	r3, #0
 80089e2:	e30b      	b.n	8008ffc <find_volume+0x6a0>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 80089e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80089ea:	2200      	movs	r2, #0
 80089ec:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80089ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80089f0:	b2da      	uxtb	r2, r3
 80089f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089f4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80089f8:	3301      	adds	r3, #1
 80089fa:	701a      	strb	r2, [r3, #0]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 80089fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089fe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008a02:	3301      	adds	r3, #1
 8008a04:	781b      	ldrb	r3, [r3, #0]
 8008a06:	4618      	mov	r0, r3
 8008a08:	f7fd fe3c 	bl	8006684 <disk_initialize>
 8008a0c:	4603      	mov	r3, r0
 8008a0e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 8008a12:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008a16:	f003 0301 	and.w	r3, r3, #1
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d001      	beq.n	8008a22 <find_volume+0xc6>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8008a1e:	2303      	movs	r3, #3
 8008a20:	e2ec      	b.n	8008ffc <find_volume+0x6a0>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 8008a22:	79fb      	ldrb	r3, [r7, #7]
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d007      	beq.n	8008a38 <find_volume+0xdc>
 8008a28:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008a2c:	f003 0304 	and.w	r3, r3, #4
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d001      	beq.n	8008a38 <find_volume+0xdc>
		return FR_WRITE_PROTECTED;
 8008a34:	230a      	movs	r3, #10
 8008a36:	e2e1      	b.n	8008ffc <find_volume+0x6a0>
#if _MAX_SS != _MIN_SS						/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK
 8008a38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a3a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008a3e:	3301      	adds	r3, #1
 8008a40:	7818      	ldrb	r0, [r3, #0]
 8008a42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a44:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008a48:	330a      	adds	r3, #10
 8008a4a:	461a      	mov	r2, r3
 8008a4c:	2102      	movs	r1, #2
 8008a4e:	f7fd fe7f 	bl	8006750 <disk_ioctl>
 8008a52:	4603      	mov	r3, r0
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d10f      	bne.n	8008a78 <find_volume+0x11c>
		|| SS(fs) < _MIN_SS || SS(fs) > _MAX_SS) return FR_DISK_ERR;
 8008a58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a5a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008a5e:	330a      	adds	r3, #10
 8008a60:	881b      	ldrh	r3, [r3, #0]
 8008a62:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008a66:	d307      	bcc.n	8008a78 <find_volume+0x11c>
 8008a68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a6a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008a6e:	330a      	adds	r3, #10
 8008a70:	881b      	ldrh	r3, [r3, #0]
 8008a72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008a76:	d901      	bls.n	8008a7c <find_volume+0x120>
 8008a78:	2301      	movs	r3, #1
 8008a7a:	e2bf      	b.n	8008ffc <find_volume+0x6a0>
#endif
	/* Find an FAT partition on the drive. Supports only generic partitioning, FDISK and SFD. */
	bsect = 0;
 8008a7c:	2300      	movs	r3, #0
 8008a7e:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 8008a80:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008a82:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008a84:	f7ff fefc 	bl	8008880 <check_fs>
 8008a88:	4603      	mov	r3, r0
 8008a8a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 8008a8e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008a92:	2b01      	cmp	r3, #1
 8008a94:	d155      	bne.n	8008b42 <find_volume+0x1e6>
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8008a96:	2300      	movs	r3, #0
 8008a98:	643b      	str	r3, [r7, #64]	; 0x40
 8008a9a:	e029      	b.n	8008af0 <find_volume+0x194>
			pt = fs->win.d8 + MBR_Table + i * SZ_PTE;
 8008a9c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008a9e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008aa0:	011b      	lsls	r3, r3, #4
 8008aa2:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8008aa6:	4413      	add	r3, r2
 8008aa8:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 8008aaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008aac:	3304      	adds	r3, #4
 8008aae:	781b      	ldrb	r3, [r3, #0]
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d012      	beq.n	8008ada <find_volume+0x17e>
 8008ab4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ab6:	330b      	adds	r3, #11
 8008ab8:	781b      	ldrb	r3, [r3, #0]
 8008aba:	061a      	lsls	r2, r3, #24
 8008abc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008abe:	330a      	adds	r3, #10
 8008ac0:	781b      	ldrb	r3, [r3, #0]
 8008ac2:	041b      	lsls	r3, r3, #16
 8008ac4:	4313      	orrs	r3, r2
 8008ac6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008ac8:	3209      	adds	r2, #9
 8008aca:	7812      	ldrb	r2, [r2, #0]
 8008acc:	0212      	lsls	r2, r2, #8
 8008ace:	4313      	orrs	r3, r2
 8008ad0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008ad2:	3208      	adds	r2, #8
 8008ad4:	7812      	ldrb	r2, [r2, #0]
 8008ad6:	431a      	orrs	r2, r3
 8008ad8:	e000      	b.n	8008adc <find_volume+0x180>
 8008ada:	2200      	movs	r2, #0
 8008adc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008ade:	009b      	lsls	r3, r3, #2
 8008ae0:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8008ae4:	440b      	add	r3, r1
 8008ae6:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8008aea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008aec:	3301      	adds	r3, #1
 8008aee:	643b      	str	r3, [r7, #64]	; 0x40
 8008af0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008af2:	2b03      	cmp	r3, #3
 8008af4:	d9d2      	bls.n	8008a9c <find_volume+0x140>
		}
		i = LD2PT(vol);						/* Partition number: 0:auto, 1-4:forced */
 8008af6:	2300      	movs	r3, #0
 8008af8:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8008afa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d002      	beq.n	8008b06 <find_volume+0x1aa>
 8008b00:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008b02:	3b01      	subs	r3, #1
 8008b04:	643b      	str	r3, [r7, #64]	; 0x40
		do {								/* Find an FAT volume */
			bsect = br[i];
 8008b06:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008b08:	009b      	lsls	r3, r3, #2
 8008b0a:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8008b0e:	4413      	add	r3, r2
 8008b10:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8008b14:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 8008b16:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d005      	beq.n	8008b28 <find_volume+0x1cc>
 8008b1c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008b1e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008b20:	f7ff feae 	bl	8008880 <check_fs>
 8008b24:	4603      	mov	r3, r0
 8008b26:	e000      	b.n	8008b2a <find_volume+0x1ce>
 8008b28:	2302      	movs	r3, #2
 8008b2a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (!LD2PT(vol) && fmt && ++i < 4);
 8008b2e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d005      	beq.n	8008b42 <find_volume+0x1e6>
 8008b36:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008b38:	3301      	adds	r3, #1
 8008b3a:	643b      	str	r3, [r7, #64]	; 0x40
 8008b3c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008b3e:	2b03      	cmp	r3, #3
 8008b40:	d9e1      	bls.n	8008b06 <find_volume+0x1aa>
	}
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8008b42:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008b46:	2b03      	cmp	r3, #3
 8008b48:	d101      	bne.n	8008b4e <find_volume+0x1f2>
 8008b4a:	2301      	movs	r3, #1
 8008b4c:	e256      	b.n	8008ffc <find_volume+0x6a0>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 8008b4e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d001      	beq.n	8008b5a <find_volume+0x1fe>
 8008b56:	230d      	movs	r3, #13
 8008b58:	e250      	b.n	8008ffc <find_volume+0x6a0>

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win.d8 + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8008b5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b5c:	7b1b      	ldrb	r3, [r3, #12]
 8008b5e:	021b      	lsls	r3, r3, #8
 8008b60:	b21a      	sxth	r2, r3
 8008b62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b64:	7adb      	ldrb	r3, [r3, #11]
 8008b66:	b21b      	sxth	r3, r3
 8008b68:	4313      	orrs	r3, r2
 8008b6a:	b21a      	sxth	r2, r3
 8008b6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b6e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008b72:	330a      	adds	r3, #10
 8008b74:	881b      	ldrh	r3, [r3, #0]
 8008b76:	b21b      	sxth	r3, r3
 8008b78:	429a      	cmp	r2, r3
 8008b7a:	d001      	beq.n	8008b80 <find_volume+0x224>
		return FR_NO_FILESYSTEM;
 8008b7c:	230d      	movs	r3, #13
 8008b7e:	e23d      	b.n	8008ffc <find_volume+0x6a0>

	fasize = LD_WORD(fs->win.d8 + BPB_FATSz16);			/* Number of sectors per FAT */
 8008b80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b82:	7ddb      	ldrb	r3, [r3, #23]
 8008b84:	021b      	lsls	r3, r3, #8
 8008b86:	b21a      	sxth	r2, r3
 8008b88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b8a:	7d9b      	ldrb	r3, [r3, #22]
 8008b8c:	b21b      	sxth	r3, r3
 8008b8e:	4313      	orrs	r3, r2
 8008b90:	b21b      	sxth	r3, r3
 8008b92:	b29b      	uxth	r3, r3
 8008b94:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (!fasize) fasize = LD_DWORD(fs->win.d8 + BPB_FATSz32);
 8008b96:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d112      	bne.n	8008bc2 <find_volume+0x266>
 8008b9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b9e:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8008ba2:	061a      	lsls	r2, r3, #24
 8008ba4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ba6:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8008baa:	041b      	lsls	r3, r3, #16
 8008bac:	4313      	orrs	r3, r2
 8008bae:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008bb0:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 8008bb4:	0212      	lsls	r2, r2, #8
 8008bb6:	4313      	orrs	r3, r2
 8008bb8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008bba:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 8008bbe:	4313      	orrs	r3, r2
 8008bc0:	64fb      	str	r3, [r7, #76]	; 0x4c
	fs->fsize = fasize;
 8008bc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bc4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008bc8:	3318      	adds	r3, #24
 8008bca:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008bcc:	601a      	str	r2, [r3, #0]

	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
 8008bce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bd0:	7c1a      	ldrb	r2, [r3, #16]
 8008bd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bd4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008bd8:	3303      	adds	r3, #3
 8008bda:	701a      	strb	r2, [r3, #0]
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 8008bdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bde:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008be2:	3303      	adds	r3, #3
 8008be4:	781b      	ldrb	r3, [r3, #0]
 8008be6:	2b01      	cmp	r3, #1
 8008be8:	d008      	beq.n	8008bfc <find_volume+0x2a0>
 8008bea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008bf0:	3303      	adds	r3, #3
 8008bf2:	781b      	ldrb	r3, [r3, #0]
 8008bf4:	2b02      	cmp	r3, #2
 8008bf6:	d001      	beq.n	8008bfc <find_volume+0x2a0>
		return FR_NO_FILESYSTEM;
 8008bf8:	230d      	movs	r3, #13
 8008bfa:	e1ff      	b.n	8008ffc <find_volume+0x6a0>
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 8008bfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bfe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008c02:	3303      	adds	r3, #3
 8008c04:	781b      	ldrb	r3, [r3, #0]
 8008c06:	461a      	mov	r2, r3
 8008c08:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008c0a:	fb02 f303 	mul.w	r3, r2, r3
 8008c0e:	64fb      	str	r3, [r7, #76]	; 0x4c

	fs->csize = fs->win.d8[BPB_SecPerClus];				/* Number of sectors per cluster */
 8008c10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c12:	7b5a      	ldrb	r2, [r3, #13]
 8008c14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c16:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008c1a:	3302      	adds	r3, #2
 8008c1c:	701a      	strb	r2, [r3, #0]
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 8008c1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c20:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008c24:	3302      	adds	r3, #2
 8008c26:	781b      	ldrb	r3, [r3, #0]
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d00e      	beq.n	8008c4a <find_volume+0x2ee>
 8008c2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c2e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008c32:	3302      	adds	r3, #2
 8008c34:	781b      	ldrb	r3, [r3, #0]
 8008c36:	461a      	mov	r2, r3
 8008c38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c3a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008c3e:	3302      	adds	r3, #2
 8008c40:	781b      	ldrb	r3, [r3, #0]
 8008c42:	3b01      	subs	r3, #1
 8008c44:	4013      	ands	r3, r2
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d004      	beq.n	8008c54 <find_volume+0x2f8>
		return FR_NO_FILESYSTEM;
 8008c4a:	230d      	movs	r3, #13
 8008c4c:	e1d6      	b.n	8008ffc <find_volume+0x6a0>
 8008c4e:	bf00      	nop
 8008c50:	20000228 	.word	0x20000228

	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
 8008c54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c56:	7c9b      	ldrb	r3, [r3, #18]
 8008c58:	021b      	lsls	r3, r3, #8
 8008c5a:	b21a      	sxth	r2, r3
 8008c5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c5e:	7c5b      	ldrb	r3, [r3, #17]
 8008c60:	b21b      	sxth	r3, r3
 8008c62:	4313      	orrs	r3, r2
 8008c64:	b21b      	sxth	r3, r3
 8008c66:	b29a      	uxth	r2, r3
 8008c68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c6a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008c6e:	3308      	adds	r3, #8
 8008c70:	801a      	strh	r2, [r3, #0]
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 8008c72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c74:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008c78:	3308      	adds	r3, #8
 8008c7a:	881a      	ldrh	r2, [r3, #0]
 8008c7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c7e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008c82:	330a      	adds	r3, #10
 8008c84:	881b      	ldrh	r3, [r3, #0]
 8008c86:	095b      	lsrs	r3, r3, #5
 8008c88:	b29b      	uxth	r3, r3
 8008c8a:	fbb2 f1f3 	udiv	r1, r2, r3
 8008c8e:	fb03 f301 	mul.w	r3, r3, r1
 8008c92:	1ad3      	subs	r3, r2, r3
 8008c94:	b29b      	uxth	r3, r3
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d001      	beq.n	8008c9e <find_volume+0x342>
		return FR_NO_FILESYSTEM;
 8008c9a:	230d      	movs	r3, #13
 8008c9c:	e1ae      	b.n	8008ffc <find_volume+0x6a0>

	tsect = LD_WORD(fs->win.d8 + BPB_TotSec16);			/* Number of sectors on the volume */
 8008c9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ca0:	7d1b      	ldrb	r3, [r3, #20]
 8008ca2:	021b      	lsls	r3, r3, #8
 8008ca4:	b21a      	sxth	r2, r3
 8008ca6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ca8:	7cdb      	ldrb	r3, [r3, #19]
 8008caa:	b21b      	sxth	r3, r3
 8008cac:	4313      	orrs	r3, r2
 8008cae:	b21b      	sxth	r3, r3
 8008cb0:	b29b      	uxth	r3, r3
 8008cb2:	64bb      	str	r3, [r7, #72]	; 0x48
	if (!tsect) tsect = LD_DWORD(fs->win.d8 + BPB_TotSec32);
 8008cb4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d112      	bne.n	8008ce0 <find_volume+0x384>
 8008cba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cbc:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8008cc0:	061a      	lsls	r2, r3, #24
 8008cc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cc4:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8008cc8:	041b      	lsls	r3, r3, #16
 8008cca:	4313      	orrs	r3, r2
 8008ccc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008cce:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 8008cd2:	0212      	lsls	r2, r2, #8
 8008cd4:	4313      	orrs	r3, r2
 8008cd6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008cd8:	f892 2020 	ldrb.w	r2, [r2, #32]
 8008cdc:	4313      	orrs	r3, r2
 8008cde:	64bb      	str	r3, [r7, #72]	; 0x48

	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 8008ce0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ce2:	7bdb      	ldrb	r3, [r3, #15]
 8008ce4:	021b      	lsls	r3, r3, #8
 8008ce6:	b21a      	sxth	r2, r3
 8008ce8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cea:	7b9b      	ldrb	r3, [r3, #14]
 8008cec:	b21b      	sxth	r3, r3
 8008cee:	4313      	orrs	r3, r2
 8008cf0:	b21b      	sxth	r3, r3
 8008cf2:	85fb      	strh	r3, [r7, #46]	; 0x2e
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 8008cf4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d101      	bne.n	8008cfe <find_volume+0x3a2>
 8008cfa:	230d      	movs	r3, #13
 8008cfc:	e17e      	b.n	8008ffc <find_volume+0x6a0>

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 8008cfe:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8008d00:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008d02:	441a      	add	r2, r3
 8008d04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d06:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008d0a:	3308      	adds	r3, #8
 8008d0c:	8819      	ldrh	r1, [r3, #0]
 8008d0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d10:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008d14:	330a      	adds	r3, #10
 8008d16:	881b      	ldrh	r3, [r3, #0]
 8008d18:	095b      	lsrs	r3, r3, #5
 8008d1a:	b29b      	uxth	r3, r3
 8008d1c:	fbb1 f3f3 	udiv	r3, r1, r3
 8008d20:	b29b      	uxth	r3, r3
 8008d22:	4413      	add	r3, r2
 8008d24:	62bb      	str	r3, [r7, #40]	; 0x28
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8008d26:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008d28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d2a:	429a      	cmp	r2, r3
 8008d2c:	d201      	bcs.n	8008d32 <find_volume+0x3d6>
 8008d2e:	230d      	movs	r3, #13
 8008d30:	e164      	b.n	8008ffc <find_volume+0x6a0>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 8008d32:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008d34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d36:	1ad2      	subs	r2, r2, r3
 8008d38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d3a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008d3e:	3302      	adds	r3, #2
 8008d40:	781b      	ldrb	r3, [r3, #0]
 8008d42:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d46:	627b      	str	r3, [r7, #36]	; 0x24
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 8008d48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d101      	bne.n	8008d52 <find_volume+0x3f6>
 8008d4e:	230d      	movs	r3, #13
 8008d50:	e154      	b.n	8008ffc <find_volume+0x6a0>
	fmt = FS_FAT12;
 8008d52:	2301      	movs	r3, #1
 8008d54:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 8008d58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d5a:	f640 72f5 	movw	r2, #4085	; 0xff5
 8008d5e:	4293      	cmp	r3, r2
 8008d60:	d902      	bls.n	8008d68 <find_volume+0x40c>
 8008d62:	2302      	movs	r3, #2
 8008d64:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 8008d68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d6a:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8008d6e:	4293      	cmp	r3, r2
 8008d70:	d902      	bls.n	8008d78 <find_volume+0x41c>
 8008d72:	2303      	movs	r3, #3
 8008d74:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 8008d78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d7a:	1c9a      	adds	r2, r3, #2
 8008d7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d7e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008d82:	3314      	adds	r3, #20
 8008d84:	601a      	str	r2, [r3, #0]
	fs->volbase = bsect;								/* Volume start sector */
 8008d86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d88:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008d8c:	331c      	adds	r3, #28
 8008d8e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008d90:	601a      	str	r2, [r3, #0]
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 8008d92:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8008d94:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008d96:	441a      	add	r2, r3
 8008d98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d9a:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8008d9e:	601a      	str	r2, [r3, #0]
	fs->database = bsect + sysect;						/* Data start sector */
 8008da0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008da2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008da4:	441a      	add	r2, r3
 8008da6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008da8:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8008dac:	3308      	adds	r3, #8
 8008dae:	601a      	str	r2, [r3, #0]
	if (fmt == FS_FAT32) {
 8008db0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008db4:	2b03      	cmp	r3, #3
 8008db6:	d127      	bne.n	8008e08 <find_volume+0x4ac>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 8008db8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008dba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008dbe:	3308      	adds	r3, #8
 8008dc0:	881b      	ldrh	r3, [r3, #0]
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d001      	beq.n	8008dca <find_volume+0x46e>
 8008dc6:	230d      	movs	r3, #13
 8008dc8:	e118      	b.n	8008ffc <find_volume+0x6a0>
		fs->dirbase = LD_DWORD(fs->win.d8 + BPB_RootClus);	/* Root directory start cluster */
 8008dca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008dcc:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8008dd0:	061a      	lsls	r2, r3, #24
 8008dd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008dd4:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8008dd8:	041b      	lsls	r3, r3, #16
 8008dda:	4313      	orrs	r3, r2
 8008ddc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008dde:	f892 202d 	ldrb.w	r2, [r2, #45]	; 0x2d
 8008de2:	0212      	lsls	r2, r2, #8
 8008de4:	4313      	orrs	r3, r2
 8008de6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008de8:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 8008dec:	431a      	orrs	r2, r3
 8008dee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008df0:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8008df4:	3304      	adds	r3, #4
 8008df6:	601a      	str	r2, [r3, #0]
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 8008df8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008dfa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008dfe:	3314      	adds	r3, #20
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	009b      	lsls	r3, r3, #2
 8008e04:	647b      	str	r3, [r7, #68]	; 0x44
 8008e06:	e030      	b.n	8008e6a <find_volume+0x50e>
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 8008e08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e0a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008e0e:	3308      	adds	r3, #8
 8008e10:	881b      	ldrh	r3, [r3, #0]
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d101      	bne.n	8008e1a <find_volume+0x4be>
 8008e16:	230d      	movs	r3, #13
 8008e18:	e0f0      	b.n	8008ffc <find_volume+0x6a0>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 8008e1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e1c:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8008e20:	681a      	ldr	r2, [r3, #0]
 8008e22:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008e24:	441a      	add	r2, r3
 8008e26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e28:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8008e2c:	3304      	adds	r3, #4
 8008e2e:	601a      	str	r2, [r3, #0]
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8008e30:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008e34:	2b02      	cmp	r3, #2
 8008e36:	d106      	bne.n	8008e46 <find_volume+0x4ea>
 8008e38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e3a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008e3e:	3314      	adds	r3, #20
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	005b      	lsls	r3, r3, #1
 8008e44:	e010      	b.n	8008e68 <find_volume+0x50c>
 8008e46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e48:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008e4c:	3314      	adds	r3, #20
 8008e4e:	681a      	ldr	r2, [r3, #0]
 8008e50:	4613      	mov	r3, r2
 8008e52:	005b      	lsls	r3, r3, #1
 8008e54:	4413      	add	r3, r2
 8008e56:	085a      	lsrs	r2, r3, #1
 8008e58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e5a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008e5e:	3314      	adds	r3, #20
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	f003 0301 	and.w	r3, r3, #1
 8008e66:	4413      	add	r3, r2
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
 8008e68:	647b      	str	r3, [r7, #68]	; 0x44
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 8008e6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e6c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008e70:	3318      	adds	r3, #24
 8008e72:	681a      	ldr	r2, [r3, #0]
 8008e74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e76:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008e7a:	330a      	adds	r3, #10
 8008e7c:	881b      	ldrh	r3, [r3, #0]
 8008e7e:	4619      	mov	r1, r3
 8008e80:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008e82:	440b      	add	r3, r1
 8008e84:	1e59      	subs	r1, r3, #1
 8008e86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e88:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008e8c:	330a      	adds	r3, #10
 8008e8e:	881b      	ldrh	r3, [r3, #0]
 8008e90:	fbb1 f3f3 	udiv	r3, r1, r3
 8008e94:	429a      	cmp	r2, r3
 8008e96:	d201      	bcs.n	8008e9c <find_volume+0x540>
		return FR_NO_FILESYSTEM;
 8008e98:	230d      	movs	r3, #13
 8008e9a:	e0af      	b.n	8008ffc <find_volume+0x6a0>

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->last_clust = fs->free_clust = 0xFFFFFFFF;
 8008e9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e9e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008ea2:	3310      	adds	r3, #16
 8008ea4:	f04f 32ff 	mov.w	r2, #4294967295
 8008ea8:	601a      	str	r2, [r3, #0]
 8008eaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008eac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008eb0:	3310      	adds	r3, #16
 8008eb2:	681a      	ldr	r2, [r3, #0]
 8008eb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008eb6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008eba:	330c      	adds	r3, #12
 8008ebc:	601a      	str	r2, [r3, #0]

	/* Get fsinfo if available */
	fs->fsi_flag = 0x80;
 8008ebe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ec0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008ec4:	3305      	adds	r3, #5
 8008ec6:	2280      	movs	r2, #128	; 0x80
 8008ec8:	701a      	strb	r2, [r3, #0]
#if (_FS_NOFSINFO & 3) != 3
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 8008eca:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008ece:	2b03      	cmp	r3, #3
 8008ed0:	d17d      	bne.n	8008fce <find_volume+0x672>
		&& LD_WORD(fs->win.d8 + BPB_FSInfo) == 1
 8008ed2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ed4:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8008ed8:	021b      	lsls	r3, r3, #8
 8008eda:	b21a      	sxth	r2, r3
 8008edc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ede:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8008ee2:	b21b      	sxth	r3, r3
 8008ee4:	4313      	orrs	r3, r2
 8008ee6:	b21b      	sxth	r3, r3
 8008ee8:	2b01      	cmp	r3, #1
 8008eea:	d170      	bne.n	8008fce <find_volume+0x672>
		&& move_window(fs, bsect + 1) == FR_OK)
 8008eec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008eee:	3301      	adds	r3, #1
 8008ef0:	4619      	mov	r1, r3
 8008ef2:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008ef4:	f7fd fee0 	bl	8006cb8 <move_window>
 8008ef8:	4603      	mov	r3, r0
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d167      	bne.n	8008fce <find_volume+0x672>
	{
		fs->fsi_flag = 0;
 8008efe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f00:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008f04:	3305      	adds	r3, #5
 8008f06:	2200      	movs	r2, #0
 8008f08:	701a      	strb	r2, [r3, #0]
		if (LD_WORD(fs->win.d8 + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8008f0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f0c:	f893 31ff 	ldrb.w	r3, [r3, #511]	; 0x1ff
 8008f10:	021b      	lsls	r3, r3, #8
 8008f12:	b21a      	sxth	r2, r3
 8008f14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f16:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 8008f1a:	b21b      	sxth	r3, r3
 8008f1c:	4313      	orrs	r3, r2
 8008f1e:	b21b      	sxth	r3, r3
 8008f20:	4a38      	ldr	r2, [pc, #224]	; (8009004 <find_volume+0x6a8>)
 8008f22:	4293      	cmp	r3, r2
 8008f24:	d153      	bne.n	8008fce <find_volume+0x672>
			&& LD_DWORD(fs->win.d8 + FSI_LeadSig) == 0x41615252
 8008f26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f28:	78db      	ldrb	r3, [r3, #3]
 8008f2a:	061a      	lsls	r2, r3, #24
 8008f2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f2e:	789b      	ldrb	r3, [r3, #2]
 8008f30:	041b      	lsls	r3, r3, #16
 8008f32:	4313      	orrs	r3, r2
 8008f34:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008f36:	7852      	ldrb	r2, [r2, #1]
 8008f38:	0212      	lsls	r2, r2, #8
 8008f3a:	4313      	orrs	r3, r2
 8008f3c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008f3e:	7812      	ldrb	r2, [r2, #0]
 8008f40:	4313      	orrs	r3, r2
 8008f42:	4a31      	ldr	r2, [pc, #196]	; (8009008 <find_volume+0x6ac>)
 8008f44:	4293      	cmp	r3, r2
 8008f46:	d142      	bne.n	8008fce <find_volume+0x672>
			&& LD_DWORD(fs->win.d8 + FSI_StrucSig) == 0x61417272)
 8008f48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f4a:	f893 31e7 	ldrb.w	r3, [r3, #487]	; 0x1e7
 8008f4e:	061a      	lsls	r2, r3, #24
 8008f50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f52:	f893 31e6 	ldrb.w	r3, [r3, #486]	; 0x1e6
 8008f56:	041b      	lsls	r3, r3, #16
 8008f58:	4313      	orrs	r3, r2
 8008f5a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008f5c:	f892 21e5 	ldrb.w	r2, [r2, #485]	; 0x1e5
 8008f60:	0212      	lsls	r2, r2, #8
 8008f62:	4313      	orrs	r3, r2
 8008f64:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008f66:	f892 21e4 	ldrb.w	r2, [r2, #484]	; 0x1e4
 8008f6a:	4313      	orrs	r3, r2
 8008f6c:	4a27      	ldr	r2, [pc, #156]	; (800900c <find_volume+0x6b0>)
 8008f6e:	4293      	cmp	r3, r2
 8008f70:	d12d      	bne.n	8008fce <find_volume+0x672>
		{
#if (_FS_NOFSINFO & 1) == 0
			fs->free_clust = LD_DWORD(fs->win.d8 + FSI_Free_Count);
 8008f72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f74:	f893 31eb 	ldrb.w	r3, [r3, #491]	; 0x1eb
 8008f78:	061a      	lsls	r2, r3, #24
 8008f7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f7c:	f893 31ea 	ldrb.w	r3, [r3, #490]	; 0x1ea
 8008f80:	041b      	lsls	r3, r3, #16
 8008f82:	4313      	orrs	r3, r2
 8008f84:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008f86:	f892 21e9 	ldrb.w	r2, [r2, #489]	; 0x1e9
 8008f8a:	0212      	lsls	r2, r2, #8
 8008f8c:	4313      	orrs	r3, r2
 8008f8e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008f90:	f892 21e8 	ldrb.w	r2, [r2, #488]	; 0x1e8
 8008f94:	431a      	orrs	r2, r3
 8008f96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f98:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008f9c:	3310      	adds	r3, #16
 8008f9e:	601a      	str	r2, [r3, #0]
#endif
#if (_FS_NOFSINFO & 2) == 0
			fs->last_clust = LD_DWORD(fs->win.d8 + FSI_Nxt_Free);
 8008fa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fa2:	f893 31ef 	ldrb.w	r3, [r3, #495]	; 0x1ef
 8008fa6:	061a      	lsls	r2, r3, #24
 8008fa8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008faa:	f893 31ee 	ldrb.w	r3, [r3, #494]	; 0x1ee
 8008fae:	041b      	lsls	r3, r3, #16
 8008fb0:	4313      	orrs	r3, r2
 8008fb2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008fb4:	f892 21ed 	ldrb.w	r2, [r2, #493]	; 0x1ed
 8008fb8:	0212      	lsls	r2, r2, #8
 8008fba:	4313      	orrs	r3, r2
 8008fbc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008fbe:	f892 21ec 	ldrb.w	r2, [r2, #492]	; 0x1ec
 8008fc2:	431a      	orrs	r2, r3
 8008fc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fc6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008fca:	330c      	adds	r3, #12
 8008fcc:	601a      	str	r2, [r3, #0]
#endif
		}
	}
#endif
#endif
	fs->fs_type = fmt;	/* FAT sub-type */
 8008fce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fd0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008fd4:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8008fd8:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;	/* File system mount ID */
 8008fda:	4b0d      	ldr	r3, [pc, #52]	; (8009010 <find_volume+0x6b4>)
 8008fdc:	881b      	ldrh	r3, [r3, #0]
 8008fde:	3301      	adds	r3, #1
 8008fe0:	b29a      	uxth	r2, r3
 8008fe2:	4b0b      	ldr	r3, [pc, #44]	; (8009010 <find_volume+0x6b4>)
 8008fe4:	801a      	strh	r2, [r3, #0]
 8008fe6:	4b0a      	ldr	r3, [pc, #40]	; (8009010 <find_volume+0x6b4>)
 8008fe8:	881a      	ldrh	r2, [r3, #0]
 8008fea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008ff0:	3306      	adds	r3, #6
 8008ff2:	801a      	strh	r2, [r3, #0]
#if _FS_RPATH
	fs->cdir = 0;		/* Set current directory to root */
#endif
#if _FS_LOCK			/* Clear file lock semaphores */
	clear_lock(fs);
 8008ff4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008ff6:	f7fd fddb 	bl	8006bb0 <clear_lock>
#endif

	return FR_OK;
 8008ffa:	2300      	movs	r3, #0
}
 8008ffc:	4618      	mov	r0, r3
 8008ffe:	3758      	adds	r7, #88	; 0x58
 8009000:	46bd      	mov	sp, r7
 8009002:	bd80      	pop	{r7, pc}
 8009004:	ffffaa55 	.word	0xffffaa55
 8009008:	41615252 	.word	0x41615252
 800900c:	61417272 	.word	0x61417272
 8009010:	2000022c 	.word	0x2000022c

08009014 <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 8009014:	b580      	push	{r7, lr}
 8009016:	b084      	sub	sp, #16
 8009018:	af00      	add	r7, sp, #0
 800901a:	6078      	str	r0, [r7, #4]
	FIL *fil = (FIL*)obj;	/* Assuming offset of .fs and .id in the FIL/DIR structure is identical */
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	60fb      	str	r3, [r7, #12]


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id || (disk_status(fil->fs->drv) & STA_NOINIT))
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	2b00      	cmp	r3, #0
 8009024:	d02d      	beq.n	8009082 <validate+0x6e>
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	2b00      	cmp	r3, #0
 8009030:	d027      	beq.n	8009082 <validate+0x6e>
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800903e:	781b      	ldrb	r3, [r3, #0]
 8009040:	2b00      	cmp	r3, #0
 8009042:	d01e      	beq.n	8009082 <validate+0x6e>
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009050:	3306      	adds	r3, #6
 8009052:	881a      	ldrh	r2, [r3, #0]
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800905a:	3304      	adds	r3, #4
 800905c:	881b      	ldrh	r3, [r3, #0]
 800905e:	429a      	cmp	r2, r3
 8009060:	d10f      	bne.n	8009082 <validate+0x6e>
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800906e:	3301      	adds	r3, #1
 8009070:	781b      	ldrb	r3, [r3, #0]
 8009072:	4618      	mov	r0, r3
 8009074:	f7fd faec 	bl	8006650 <disk_status>
 8009078:	4603      	mov	r3, r0
 800907a:	f003 0301 	and.w	r3, r3, #1
 800907e:	2b00      	cmp	r3, #0
 8009080:	d001      	beq.n	8009086 <validate+0x72>
		return FR_INVALID_OBJECT;
 8009082:	2309      	movs	r3, #9
 8009084:	e000      	b.n	8009088 <validate+0x74>

	ENTER_FF(fil->fs);		/* Lock file system */

	return FR_OK;
 8009086:	2300      	movs	r3, #0
}
 8009088:	4618      	mov	r0, r3
 800908a:	3710      	adds	r7, #16
 800908c:	46bd      	mov	sp, r7
 800908e:	bd80      	pop	{r7, pc}

08009090 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8009090:	b580      	push	{r7, lr}
 8009092:	b088      	sub	sp, #32
 8009094:	af00      	add	r7, sp, #0
 8009096:	60f8      	str	r0, [r7, #12]
 8009098:	60b9      	str	r1, [r7, #8]
 800909a:	4613      	mov	r3, r2
 800909c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800909e:	68bb      	ldr	r3, [r7, #8]
 80090a0:	613b      	str	r3, [r7, #16]


	vol = get_ldnumber(&rp);
 80090a2:	f107 0310 	add.w	r3, r7, #16
 80090a6:	4618      	mov	r0, r3
 80090a8:	f7ff fba7 	bl	80087fa <get_ldnumber>
 80090ac:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80090ae:	69fb      	ldr	r3, [r7, #28]
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	da01      	bge.n	80090b8 <f_mount+0x28>
 80090b4:	230b      	movs	r3, #11
 80090b6:	e02f      	b.n	8009118 <f_mount+0x88>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80090b8:	4a19      	ldr	r2, [pc, #100]	; (8009120 <f_mount+0x90>)
 80090ba:	69fb      	ldr	r3, [r7, #28]
 80090bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80090c0:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80090c2:	69bb      	ldr	r3, [r7, #24]
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d007      	beq.n	80090d8 <f_mount+0x48>
#if _FS_LOCK
		clear_lock(cfs);
 80090c8:	69b8      	ldr	r0, [r7, #24]
 80090ca:	f7fd fd71 	bl	8006bb0 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80090ce:	69bb      	ldr	r3, [r7, #24]
 80090d0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80090d4:	2200      	movs	r2, #0
 80090d6:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d004      	beq.n	80090e8 <f_mount+0x58>
		fs->fs_type = 0;				/* Clear new fs object */
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80090e4:	2200      	movs	r2, #0
 80090e6:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80090e8:	68fa      	ldr	r2, [r7, #12]
 80090ea:	490d      	ldr	r1, [pc, #52]	; (8009120 <f_mount+0x90>)
 80090ec:	69fb      	ldr	r3, [r7, #28]
 80090ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d002      	beq.n	80090fe <f_mount+0x6e>
 80090f8:	79fb      	ldrb	r3, [r7, #7]
 80090fa:	2b01      	cmp	r3, #1
 80090fc:	d001      	beq.n	8009102 <f_mount+0x72>
 80090fe:	2300      	movs	r3, #0
 8009100:	e00a      	b.n	8009118 <f_mount+0x88>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 8009102:	f107 0108 	add.w	r1, r7, #8
 8009106:	f107 030c 	add.w	r3, r7, #12
 800910a:	2200      	movs	r2, #0
 800910c:	4618      	mov	r0, r3
 800910e:	f7ff fc25 	bl	800895c <find_volume>
 8009112:	4603      	mov	r3, r0
 8009114:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8009116:	7dfb      	ldrb	r3, [r7, #23]
}
 8009118:	4618      	mov	r0, r3
 800911a:	3720      	adds	r7, #32
 800911c:	46bd      	mov	sp, r7
 800911e:	bd80      	pop	{r7, pc}
 8009120:	20000228 	.word	0x20000228

08009124 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8009124:	b580      	push	{r7, lr}
 8009126:	f5ad 5d82 	sub.w	sp, sp, #4160	; 0x1040
 800912a:	b086      	sub	sp, #24
 800912c:	af00      	add	r7, sp, #0
 800912e:	f107 0318 	add.w	r3, r7, #24
 8009132:	3b0c      	subs	r3, #12
 8009134:	6018      	str	r0, [r3, #0]
 8009136:	f107 0318 	add.w	r3, r7, #24
 800913a:	3b10      	subs	r3, #16
 800913c:	6019      	str	r1, [r3, #0]
 800913e:	f107 0318 	add.w	r3, r7, #24
 8009142:	3b11      	subs	r3, #17
 8009144:	701a      	strb	r2, [r3, #0]
#if !_FS_READONLY
	DWORD dw, cl;
#endif


	if (!fp) return FR_INVALID_OBJECT;
 8009146:	f107 0318 	add.w	r3, r7, #24
 800914a:	3b0c      	subs	r3, #12
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	2b00      	cmp	r3, #0
 8009150:	d101      	bne.n	8009156 <f_open+0x32>
 8009152:	2309      	movs	r3, #9
 8009154:	e319      	b.n	800978a <f_open+0x666>
	fp->fs = 0;			/* Clear file object */
 8009156:	f107 0318 	add.w	r3, r7, #24
 800915a:	3b0c      	subs	r3, #12
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009162:	2200      	movs	r2, #0
 8009164:	601a      	str	r2, [r3, #0]

	/* Get logical drive number */
#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 8009166:	f107 0318 	add.w	r3, r7, #24
 800916a:	3b11      	subs	r3, #17
 800916c:	f107 0218 	add.w	r2, r7, #24
 8009170:	3a11      	subs	r2, #17
 8009172:	7812      	ldrb	r2, [r2, #0]
 8009174:	f002 021f 	and.w	r2, r2, #31
 8009178:	701a      	strb	r2, [r3, #0]
	res = find_volume(&dj.fs, &path, (BYTE)(mode & ~FA_READ));
 800917a:	f107 0318 	add.w	r3, r7, #24
 800917e:	3b11      	subs	r3, #17
 8009180:	781b      	ldrb	r3, [r3, #0]
 8009182:	f023 0301 	bic.w	r3, r3, #1
 8009186:	b2da      	uxtb	r2, r3
 8009188:	f107 0118 	add.w	r1, r7, #24
 800918c:	3910      	subs	r1, #16
 800918e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8009192:	3b18      	subs	r3, #24
 8009194:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009198:	4618      	mov	r0, r3
 800919a:	f7ff fbdf 	bl	800895c <find_volume>
 800919e:	4603      	mov	r3, r0
 80091a0:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 80091a4:	f102 0217 	add.w	r2, r2, #23
 80091a8:	7013      	strb	r3, [r2, #0]
#else
	mode &= FA_READ;
	res = find_volume(&dj.fs, &path, 0);
#endif
	if (res == FR_OK) {
 80091aa:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 80091ae:	f103 0317 	add.w	r3, r3, #23
 80091b2:	781b      	ldrb	r3, [r3, #0]
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	f040 82e3 	bne.w	8009780 <f_open+0x65c>
		INIT_BUF(dj);
 80091ba:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80091be:	3b18      	subs	r3, #24
 80091c0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80091c4:	3318      	adds	r3, #24
 80091c6:	f107 0218 	add.w	r2, r7, #24
 80091ca:	3a04      	subs	r2, #4
 80091cc:	601a      	str	r2, [r3, #0]
 80091ce:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80091d2:	3b18      	subs	r3, #24
 80091d4:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 80091d8:	4ad1      	ldr	r2, [pc, #836]	; (8009520 <f_open+0x3fc>)
 80091da:	601a      	str	r2, [r3, #0]
		res = follow_path(&dj, path);	/* Follow the file path */
 80091dc:	f107 0318 	add.w	r3, r7, #24
 80091e0:	3b10      	subs	r3, #16
 80091e2:	681a      	ldr	r2, [r3, #0]
 80091e4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80091e8:	3b18      	subs	r3, #24
 80091ea:	4611      	mov	r1, r2
 80091ec:	4618      	mov	r0, r3
 80091ee:	f7ff fa8b 	bl	8008708 <follow_path>
 80091f2:	4603      	mov	r3, r0
 80091f4:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 80091f8:	f102 0217 	add.w	r2, r2, #23
 80091fc:	7013      	strb	r3, [r2, #0]
		dir = dj.dir;
 80091fe:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8009202:	3b18      	subs	r3, #24
 8009204:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009208:	3314      	adds	r3, #20
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8009210:	f102 0210 	add.w	r2, r2, #16
 8009214:	6013      	str	r3, [r2, #0]
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8009216:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800921a:	f103 0317 	add.w	r3, r3, #23
 800921e:	781b      	ldrb	r3, [r3, #0]
 8009220:	2b00      	cmp	r3, #0
 8009222:	d126      	bne.n	8009272 <f_open+0x14e>
			if (!dir)	/* Default directory itself */
 8009224:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8009228:	f103 0310 	add.w	r3, r3, #16
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	2b00      	cmp	r3, #0
 8009230:	d106      	bne.n	8009240 <f_open+0x11c>
				res = FR_INVALID_NAME;
 8009232:	2306      	movs	r3, #6
 8009234:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8009238:	f102 0217 	add.w	r2, r2, #23
 800923c:	7013      	strb	r3, [r2, #0]
 800923e:	e018      	b.n	8009272 <f_open+0x14e>
#if _FS_LOCK
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009240:	f107 0318 	add.w	r3, r7, #24
 8009244:	3b11      	subs	r3, #17
 8009246:	781b      	ldrb	r3, [r3, #0]
 8009248:	f023 0301 	bic.w	r3, r3, #1
 800924c:	2b00      	cmp	r3, #0
 800924e:	bf14      	ite	ne
 8009250:	2301      	movne	r3, #1
 8009252:	2300      	moveq	r3, #0
 8009254:	b2db      	uxtb	r3, r3
 8009256:	461a      	mov	r2, r3
 8009258:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800925c:	3b18      	subs	r3, #24
 800925e:	4611      	mov	r1, r2
 8009260:	4618      	mov	r0, r3
 8009262:	f7fd fb0b 	bl	800687c <chk_lock>
 8009266:	4603      	mov	r3, r0
 8009268:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800926c:	f102 0217 	add.w	r2, r2, #23
 8009270:	7013      	strb	r3, [r2, #0]
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8009272:	f107 0318 	add.w	r3, r7, #24
 8009276:	3b11      	subs	r3, #17
 8009278:	781b      	ldrb	r3, [r3, #0]
 800927a:	f003 031c 	and.w	r3, r3, #28
 800927e:	2b00      	cmp	r3, #0
 8009280:	f000 8150 	beq.w	8009524 <f_open+0x400>
			if (res != FR_OK) {					/* No file, create new */
 8009284:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8009288:	f103 0317 	add.w	r3, r3, #23
 800928c:	781b      	ldrb	r3, [r3, #0]
 800928e:	2b00      	cmp	r3, #0
 8009290:	d030      	beq.n	80092f4 <f_open+0x1d0>
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
 8009292:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8009296:	f103 0317 	add.w	r3, r3, #23
 800929a:	781b      	ldrb	r3, [r3, #0]
 800929c:	2b04      	cmp	r3, #4
 800929e:	d112      	bne.n	80092c6 <f_open+0x1a2>
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80092a0:	f7fd fb5e 	bl	8006960 <enq_lock>
 80092a4:	4603      	mov	r3, r0
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d007      	beq.n	80092ba <f_open+0x196>
 80092aa:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80092ae:	3b18      	subs	r3, #24
 80092b0:	4618      	mov	r0, r3
 80092b2:	f7fe ff37 	bl	8008124 <dir_register>
 80092b6:	4603      	mov	r3, r0
 80092b8:	e000      	b.n	80092bc <f_open+0x198>
 80092ba:	2312      	movs	r3, #18
 80092bc:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 80092c0:	f102 0217 	add.w	r2, r2, #23
 80092c4:	7013      	strb	r3, [r2, #0]
#else
					res = dir_register(&dj);
#endif
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80092c6:	f107 0318 	add.w	r3, r7, #24
 80092ca:	3b11      	subs	r3, #17
 80092cc:	f107 0218 	add.w	r2, r7, #24
 80092d0:	3a11      	subs	r2, #17
 80092d2:	7812      	ldrb	r2, [r2, #0]
 80092d4:	f042 0208 	orr.w	r2, r2, #8
 80092d8:	701a      	strb	r2, [r3, #0]
				dir = dj.dir;					/* New entry */
 80092da:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80092de:	3b18      	subs	r3, #24
 80092e0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80092e4:	3314      	adds	r3, #20
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 80092ec:	f102 0210 	add.w	r2, r2, #16
 80092f0:	6013      	str	r3, [r2, #0]
 80092f2:	e01f      	b.n	8009334 <f_open+0x210>
			}
			else {								/* Any object is already existing */
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80092f4:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 80092f8:	f103 0310 	add.w	r3, r3, #16
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	330b      	adds	r3, #11
 8009300:	781b      	ldrb	r3, [r3, #0]
 8009302:	f003 0311 	and.w	r3, r3, #17
 8009306:	2b00      	cmp	r3, #0
 8009308:	d006      	beq.n	8009318 <f_open+0x1f4>
					res = FR_DENIED;
 800930a:	2307      	movs	r3, #7
 800930c:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8009310:	f102 0217 	add.w	r2, r2, #23
 8009314:	7013      	strb	r3, [r2, #0]
 8009316:	e00d      	b.n	8009334 <f_open+0x210>
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
 8009318:	f107 0318 	add.w	r3, r7, #24
 800931c:	3b11      	subs	r3, #17
 800931e:	781b      	ldrb	r3, [r3, #0]
 8009320:	f003 0304 	and.w	r3, r3, #4
 8009324:	2b00      	cmp	r3, #0
 8009326:	d005      	beq.n	8009334 <f_open+0x210>
						res = FR_EXIST;
 8009328:	2308      	movs	r3, #8
 800932a:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800932e:	f102 0217 	add.w	r2, r2, #23
 8009332:	7013      	strb	r3, [r2, #0]
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8009334:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8009338:	f103 0317 	add.w	r3, r3, #23
 800933c:	781b      	ldrb	r3, [r3, #0]
 800933e:	2b00      	cmp	r3, #0
 8009340:	f040 8122 	bne.w	8009588 <f_open+0x464>
 8009344:	f107 0318 	add.w	r3, r7, #24
 8009348:	3b11      	subs	r3, #17
 800934a:	781b      	ldrb	r3, [r3, #0]
 800934c:	f003 0308 	and.w	r3, r3, #8
 8009350:	2b00      	cmp	r3, #0
 8009352:	f000 8119 	beq.w	8009588 <f_open+0x464>
				dw = GET_FATTIME();				/* Created time */
 8009356:	f7fd f919 	bl	800658c <get_fattime>
 800935a:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800935e:	f103 030c 	add.w	r3, r3, #12
 8009362:	6018      	str	r0, [r3, #0]
				ST_DWORD(dir + DIR_CrtTime, dw);
 8009364:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8009368:	f103 0310 	add.w	r3, r3, #16
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	330e      	adds	r3, #14
 8009370:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8009374:	f102 020c 	add.w	r2, r2, #12
 8009378:	6812      	ldr	r2, [r2, #0]
 800937a:	b2d2      	uxtb	r2, r2
 800937c:	701a      	strb	r2, [r3, #0]
 800937e:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8009382:	f103 030c 	add.w	r3, r3, #12
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	b29b      	uxth	r3, r3
 800938a:	0a1b      	lsrs	r3, r3, #8
 800938c:	b29a      	uxth	r2, r3
 800938e:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8009392:	f103 0310 	add.w	r3, r3, #16
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	330f      	adds	r3, #15
 800939a:	b2d2      	uxtb	r2, r2
 800939c:	701a      	strb	r2, [r3, #0]
 800939e:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 80093a2:	f103 030c 	add.w	r3, r3, #12
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	0c1a      	lsrs	r2, r3, #16
 80093aa:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 80093ae:	f103 0310 	add.w	r3, r3, #16
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	3310      	adds	r3, #16
 80093b6:	b2d2      	uxtb	r2, r2
 80093b8:	701a      	strb	r2, [r3, #0]
 80093ba:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 80093be:	f103 030c 	add.w	r3, r3, #12
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	0e1a      	lsrs	r2, r3, #24
 80093c6:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 80093ca:	f103 0310 	add.w	r3, r3, #16
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	3311      	adds	r3, #17
 80093d2:	b2d2      	uxtb	r2, r2
 80093d4:	701a      	strb	r2, [r3, #0]
				dir[DIR_Attr] = 0;				/* Reset attribute */
 80093d6:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 80093da:	f103 0310 	add.w	r3, r3, #16
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	330b      	adds	r3, #11
 80093e2:	2200      	movs	r2, #0
 80093e4:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, 0);/* size = 0 */
 80093e6:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 80093ea:	f103 0310 	add.w	r3, r3, #16
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	331c      	adds	r3, #28
 80093f2:	2200      	movs	r2, #0
 80093f4:	701a      	strb	r2, [r3, #0]
 80093f6:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 80093fa:	f103 0310 	add.w	r3, r3, #16
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	331d      	adds	r3, #29
 8009402:	2200      	movs	r2, #0
 8009404:	701a      	strb	r2, [r3, #0]
 8009406:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800940a:	f103 0310 	add.w	r3, r3, #16
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	331e      	adds	r3, #30
 8009412:	2200      	movs	r2, #0
 8009414:	701a      	strb	r2, [r3, #0]
 8009416:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800941a:	f103 0310 	add.w	r3, r3, #16
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	331f      	adds	r3, #31
 8009422:	2200      	movs	r2, #0
 8009424:	701a      	strb	r2, [r3, #0]
				cl = ld_clust(dj.fs, dir);		/* Get start cluster */
 8009426:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800942a:	3b18      	subs	r3, #24
 800942c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8009436:	f102 0210 	add.w	r2, r2, #16
 800943a:	6811      	ldr	r1, [r2, #0]
 800943c:	4618      	mov	r0, r3
 800943e:	f7fe fbb4 	bl	8007baa <ld_clust>
 8009442:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8009446:	f103 0308 	add.w	r3, r3, #8
 800944a:	6018      	str	r0, [r3, #0]
				st_clust(dir, 0);				/* cluster = 0 */
 800944c:	2100      	movs	r1, #0
 800944e:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8009452:	f103 0310 	add.w	r3, r3, #16
 8009456:	6818      	ldr	r0, [r3, #0]
 8009458:	f7fe fbd5 	bl	8007c06 <st_clust>
				dj.fs->wflag = 1;
 800945c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8009460:	3b18      	subs	r3, #24
 8009462:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800946c:	3304      	adds	r3, #4
 800946e:	2201      	movs	r2, #1
 8009470:	701a      	strb	r2, [r3, #0]
				if (cl) {						/* Remove the cluster chain if exist */
 8009472:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8009476:	f103 0308 	add.w	r3, r3, #8
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	2b00      	cmp	r3, #0
 800947e:	f000 8083 	beq.w	8009588 <f_open+0x464>
					dw = dj.fs->winsect;
 8009482:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8009486:	3b18      	subs	r3, #24
 8009488:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8009492:	330c      	adds	r3, #12
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800949a:	f102 020c 	add.w	r2, r2, #12
 800949e:	6013      	str	r3, [r2, #0]
					res = remove_chain(dj.fs, cl);
 80094a0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80094a4:	3b18      	subs	r3, #24
 80094a6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 80094b0:	f102 0208 	add.w	r2, r2, #8
 80094b4:	6811      	ldr	r1, [r2, #0]
 80094b6:	4618      	mov	r0, r3
 80094b8:	f7fd ff8d 	bl	80073d6 <remove_chain>
 80094bc:	4603      	mov	r3, r0
 80094be:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 80094c2:	f102 0217 	add.w	r2, r2, #23
 80094c6:	7013      	strb	r3, [r2, #0]
					if (res == FR_OK) {
 80094c8:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 80094cc:	f103 0317 	add.w	r3, r3, #23
 80094d0:	781b      	ldrb	r3, [r3, #0]
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d158      	bne.n	8009588 <f_open+0x464>
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 80094d6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80094da:	3b18      	subs	r3, #24
 80094dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 80094e6:	f102 0208 	add.w	r2, r2, #8
 80094ea:	6812      	ldr	r2, [r2, #0]
 80094ec:	3a01      	subs	r2, #1
 80094ee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80094f2:	330c      	adds	r3, #12
 80094f4:	601a      	str	r2, [r3, #0]
						res = move_window(dj.fs, dw);
 80094f6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80094fa:	3b18      	subs	r3, #24
 80094fc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8009506:	f102 020c 	add.w	r2, r2, #12
 800950a:	6811      	ldr	r1, [r2, #0]
 800950c:	4618      	mov	r0, r3
 800950e:	f7fd fbd3 	bl	8006cb8 <move_window>
 8009512:	4603      	mov	r3, r0
 8009514:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8009518:	f102 0217 	add.w	r2, r2, #23
 800951c:	7013      	strb	r3, [r2, #0]
 800951e:	e033      	b.n	8009588 <f_open+0x464>
 8009520:	20000248 	.word	0x20000248
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Follow succeeded */
 8009524:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8009528:	f103 0317 	add.w	r3, r3, #23
 800952c:	781b      	ldrb	r3, [r3, #0]
 800952e:	2b00      	cmp	r3, #0
 8009530:	d12a      	bne.n	8009588 <f_open+0x464>
				if (dir[DIR_Attr] & AM_DIR) {	/* It is a directory */
 8009532:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8009536:	f103 0310 	add.w	r3, r3, #16
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	330b      	adds	r3, #11
 800953e:	781b      	ldrb	r3, [r3, #0]
 8009540:	f003 0310 	and.w	r3, r3, #16
 8009544:	2b00      	cmp	r3, #0
 8009546:	d006      	beq.n	8009556 <f_open+0x432>
					res = FR_NO_FILE;
 8009548:	2304      	movs	r3, #4
 800954a:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800954e:	f102 0217 	add.w	r2, r2, #23
 8009552:	7013      	strb	r3, [r2, #0]
 8009554:	e018      	b.n	8009588 <f_open+0x464>
				} else {
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
 8009556:	f107 0318 	add.w	r3, r7, #24
 800955a:	3b11      	subs	r3, #17
 800955c:	781b      	ldrb	r3, [r3, #0]
 800955e:	f003 0302 	and.w	r3, r3, #2
 8009562:	2b00      	cmp	r3, #0
 8009564:	d010      	beq.n	8009588 <f_open+0x464>
 8009566:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800956a:	f103 0310 	add.w	r3, r3, #16
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	330b      	adds	r3, #11
 8009572:	781b      	ldrb	r3, [r3, #0]
 8009574:	f003 0301 	and.w	r3, r3, #1
 8009578:	2b00      	cmp	r3, #0
 800957a:	d005      	beq.n	8009588 <f_open+0x464>
						res = FR_DENIED;
 800957c:	2307      	movs	r3, #7
 800957e:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8009582:	f102 0217 	add.w	r2, r2, #23
 8009586:	7013      	strb	r3, [r2, #0]
				}
			}
		}
		if (res == FR_OK) {
 8009588:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800958c:	f103 0317 	add.w	r3, r3, #23
 8009590:	781b      	ldrb	r3, [r3, #0]
 8009592:	2b00      	cmp	r3, #0
 8009594:	d15b      	bne.n	800964e <f_open+0x52a>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8009596:	f107 0318 	add.w	r3, r7, #24
 800959a:	3b11      	subs	r3, #17
 800959c:	781b      	ldrb	r3, [r3, #0]
 800959e:	f003 0308 	and.w	r3, r3, #8
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d009      	beq.n	80095ba <f_open+0x496>
				mode |= FA__WRITTEN;
 80095a6:	f107 0318 	add.w	r3, r7, #24
 80095aa:	3b11      	subs	r3, #17
 80095ac:	f107 0218 	add.w	r2, r7, #24
 80095b0:	3a11      	subs	r2, #17
 80095b2:	7812      	ldrb	r2, [r2, #0]
 80095b4:	f042 0220 	orr.w	r2, r2, #32
 80095b8:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 80095ba:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80095be:	3b18      	subs	r3, #24
 80095c0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 80095ca:	330c      	adds	r3, #12
 80095cc:	681a      	ldr	r2, [r3, #0]
 80095ce:	f107 0318 	add.w	r3, r7, #24
 80095d2:	3b0c      	subs	r3, #12
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80095da:	331c      	adds	r3, #28
 80095dc:	601a      	str	r2, [r3, #0]
			fp->dir_ptr = dir;
 80095de:	f107 0318 	add.w	r3, r7, #24
 80095e2:	3b0c      	subs	r3, #12
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 80095ea:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 80095ee:	f102 0210 	add.w	r2, r2, #16
 80095f2:	6812      	ldr	r2, [r2, #0]
 80095f4:	601a      	str	r2, [r3, #0]
#if _FS_LOCK
			fp->lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80095f6:	f107 0318 	add.w	r3, r7, #24
 80095fa:	3b11      	subs	r3, #17
 80095fc:	781b      	ldrb	r3, [r3, #0]
 80095fe:	f023 0301 	bic.w	r3, r3, #1
 8009602:	2b00      	cmp	r3, #0
 8009604:	bf14      	ite	ne
 8009606:	2301      	movne	r3, #1
 8009608:	2300      	moveq	r3, #0
 800960a:	b2db      	uxtb	r3, r3
 800960c:	461a      	mov	r2, r3
 800960e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8009612:	3b18      	subs	r3, #24
 8009614:	4611      	mov	r1, r2
 8009616:	4618      	mov	r0, r3
 8009618:	f7fd f9c6 	bl	80069a8 <inc_lock>
 800961c:	4602      	mov	r2, r0
 800961e:	f107 0318 	add.w	r3, r7, #24
 8009622:	3b0c      	subs	r3, #12
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800962a:	3308      	adds	r3, #8
 800962c:	601a      	str	r2, [r3, #0]
			if (!fp->lockid) res = FR_INT_ERR;
 800962e:	f107 0318 	add.w	r3, r7, #24
 8009632:	3b0c      	subs	r3, #12
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800963a:	3308      	adds	r3, #8
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	2b00      	cmp	r3, #0
 8009640:	d105      	bne.n	800964e <f_open+0x52a>
 8009642:	2302      	movs	r3, #2
 8009644:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8009648:	f102 0217 	add.w	r2, r2, #23
 800964c:	7013      	strb	r3, [r2, #0]
			}
		}
#endif
		FREE_BUF();

		if (res == FR_OK) {
 800964e:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8009652:	f103 0317 	add.w	r3, r3, #23
 8009656:	781b      	ldrb	r3, [r3, #0]
 8009658:	2b00      	cmp	r3, #0
 800965a:	f040 8091 	bne.w	8009780 <f_open+0x65c>
			fp->flag = mode;					/* File access mode */
 800965e:	f107 0318 	add.w	r3, r7, #24
 8009662:	3b0c      	subs	r3, #12
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800966a:	3306      	adds	r3, #6
 800966c:	f107 0218 	add.w	r2, r7, #24
 8009670:	3a11      	subs	r2, #17
 8009672:	7812      	ldrb	r2, [r2, #0]
 8009674:	701a      	strb	r2, [r3, #0]
			fp->err = 0;						/* Clear error flag */
 8009676:	f107 0318 	add.w	r3, r7, #24
 800967a:	3b0c      	subs	r3, #12
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009682:	3307      	adds	r3, #7
 8009684:	2200      	movs	r2, #0
 8009686:	701a      	strb	r2, [r3, #0]
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 8009688:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800968c:	3b18      	subs	r3, #24
 800968e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8009698:	f102 0210 	add.w	r2, r2, #16
 800969c:	6811      	ldr	r1, [r2, #0]
 800969e:	4618      	mov	r0, r3
 80096a0:	f7fe fa83 	bl	8007baa <ld_clust>
 80096a4:	4602      	mov	r2, r0
 80096a6:	f107 0318 	add.w	r3, r7, #24
 80096aa:	3b0c      	subs	r3, #12
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80096b2:	3310      	adds	r3, #16
 80096b4:	601a      	str	r2, [r3, #0]
			fp->fsize = LD_DWORD(dir + DIR_FileSize);	/* File size */
 80096b6:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 80096ba:	f103 0310 	add.w	r3, r3, #16
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	331f      	adds	r3, #31
 80096c2:	781b      	ldrb	r3, [r3, #0]
 80096c4:	061a      	lsls	r2, r3, #24
 80096c6:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 80096ca:	f103 0310 	add.w	r3, r3, #16
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	331e      	adds	r3, #30
 80096d2:	781b      	ldrb	r3, [r3, #0]
 80096d4:	041b      	lsls	r3, r3, #16
 80096d6:	4313      	orrs	r3, r2
 80096d8:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 80096dc:	f102 0210 	add.w	r2, r2, #16
 80096e0:	6812      	ldr	r2, [r2, #0]
 80096e2:	321d      	adds	r2, #29
 80096e4:	7812      	ldrb	r2, [r2, #0]
 80096e6:	0212      	lsls	r2, r2, #8
 80096e8:	4313      	orrs	r3, r2
 80096ea:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 80096ee:	f102 0210 	add.w	r2, r2, #16
 80096f2:	6812      	ldr	r2, [r2, #0]
 80096f4:	321c      	adds	r2, #28
 80096f6:	7812      	ldrb	r2, [r2, #0]
 80096f8:	431a      	orrs	r2, r3
 80096fa:	f107 0318 	add.w	r3, r7, #24
 80096fe:	3b0c      	subs	r3, #12
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009706:	330c      	adds	r3, #12
 8009708:	601a      	str	r2, [r3, #0]
			fp->fptr = 0;						/* File pointer */
 800970a:	f107 0318 	add.w	r3, r7, #24
 800970e:	3b0c      	subs	r3, #12
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009716:	3308      	adds	r3, #8
 8009718:	2200      	movs	r2, #0
 800971a:	601a      	str	r2, [r3, #0]
			fp->dsect = 0;
 800971c:	f107 0318 	add.w	r3, r7, #24
 8009720:	3b0c      	subs	r3, #12
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009728:	3318      	adds	r3, #24
 800972a:	2200      	movs	r2, #0
 800972c:	601a      	str	r2, [r3, #0]
#if _USE_FASTSEEK
			fp->cltbl = 0;						/* Normal seek mode */
 800972e:	f107 0318 	add.w	r3, r7, #24
 8009732:	3b0c      	subs	r3, #12
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800973a:	3304      	adds	r3, #4
 800973c:	2200      	movs	r2, #0
 800973e:	601a      	str	r2, [r3, #0]
#endif
			fp->fs = dj.fs;	 					/* Validate file object */
 8009740:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8009744:	3b18      	subs	r3, #24
 8009746:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800974a:	681a      	ldr	r2, [r3, #0]
 800974c:	f107 0318 	add.w	r3, r7, #24
 8009750:	3b0c      	subs	r3, #12
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009758:	601a      	str	r2, [r3, #0]
			fp->id = fp->fs->id;
 800975a:	f107 0318 	add.w	r3, r7, #24
 800975e:	3b0c      	subs	r3, #12
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800976c:	3306      	adds	r3, #6
 800976e:	881a      	ldrh	r2, [r3, #0]
 8009770:	f107 0318 	add.w	r3, r7, #24
 8009774:	3b0c      	subs	r3, #12
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800977c:	3304      	adds	r3, #4
 800977e:	801a      	strh	r2, [r3, #0]
		}
	}

	LEAVE_FF(dj.fs, res);
 8009780:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8009784:	f103 0317 	add.w	r3, r3, #23
 8009788:	781b      	ldrb	r3, [r3, #0]
}
 800978a:	4618      	mov	r0, r3
 800978c:	f507 5782 	add.w	r7, r7, #4160	; 0x1040
 8009790:	3718      	adds	r7, #24
 8009792:	46bd      	mov	sp, r7
 8009794:	bd80      	pop	{r7, pc}
 8009796:	bf00      	nop

08009798 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void *buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8009798:	b580      	push	{r7, lr}
 800979a:	b08a      	sub	sp, #40	; 0x28
 800979c:	af00      	add	r7, sp, #0
 800979e:	60f8      	str	r0, [r7, #12]
 80097a0:	60b9      	str	r1, [r7, #8]
 80097a2:	607a      	str	r2, [r7, #4]
 80097a4:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect;
	UINT wcnt, cc;
	const BYTE *wbuff = (const BYTE*)buff;
 80097a6:	68bb      	ldr	r3, [r7, #8]
 80097a8:	61bb      	str	r3, [r7, #24]
	BYTE csect;


	*bw = 0;	/* Clear write byte counter */
 80097aa:	683b      	ldr	r3, [r7, #0]
 80097ac:	2200      	movs	r2, #0
 80097ae:	601a      	str	r2, [r3, #0]

	res = validate(fp);						/* Check validity */
 80097b0:	68f8      	ldr	r0, [r7, #12]
 80097b2:	f7ff fc2f 	bl	8009014 <validate>
 80097b6:	4603      	mov	r3, r0
 80097b8:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 80097ba:	7dfb      	ldrb	r3, [r7, #23]
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d001      	beq.n	80097c4 <f_write+0x2c>
 80097c0:	7dfb      	ldrb	r3, [r7, #23]
 80097c2:	e258      	b.n	8009c76 <f_write+0x4de>
	if (fp->err)							/* Check error */
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80097ca:	3307      	adds	r3, #7
 80097cc:	781b      	ldrb	r3, [r3, #0]
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d005      	beq.n	80097de <f_write+0x46>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80097d8:	3307      	adds	r3, #7
 80097da:	781b      	ldrb	r3, [r3, #0]
 80097dc:	e24b      	b.n	8009c76 <f_write+0x4de>
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80097e4:	3306      	adds	r3, #6
 80097e6:	781b      	ldrb	r3, [r3, #0]
 80097e8:	f003 0302 	and.w	r3, r3, #2
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d101      	bne.n	80097f4 <f_write+0x5c>
		LEAVE_FF(fp->fs, FR_DENIED);
 80097f0:	2307      	movs	r3, #7
 80097f2:	e240      	b.n	8009c76 <f_write+0x4de>
	if (fp->fptr + btw < fp->fptr) btw = 0;	/* File size cannot reach 4GB */
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80097fa:	3308      	adds	r3, #8
 80097fc:	681a      	ldr	r2, [r3, #0]
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	441a      	add	r2, r3
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009808:	3308      	adds	r3, #8
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	429a      	cmp	r2, r3
 800980e:	f080 8208 	bcs.w	8009c22 <f_write+0x48a>
 8009812:	2300      	movs	r3, #0
 8009814:	607b      	str	r3, [r7, #4]

	for ( ;  btw;							/* Repeat until all data written */
 8009816:	e204      	b.n	8009c22 <f_write+0x48a>
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {	/* On the sector boundary? */
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800981e:	3308      	adds	r3, #8
 8009820:	681a      	ldr	r2, [r3, #0]
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800982e:	330a      	adds	r3, #10
 8009830:	881b      	ldrh	r3, [r3, #0]
 8009832:	fbb2 f1f3 	udiv	r1, r2, r3
 8009836:	fb03 f301 	mul.w	r3, r3, r1
 800983a:	1ad3      	subs	r3, r2, r3
 800983c:	2b00      	cmp	r3, #0
 800983e:	f040 818d 	bne.w	8009b5c <f_write+0x3c4>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009848:	3308      	adds	r3, #8
 800984a:	681a      	ldr	r2, [r3, #0]
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009858:	330a      	adds	r3, #10
 800985a:	881b      	ldrh	r3, [r3, #0]
 800985c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009860:	b2da      	uxtb	r2, r3
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800986e:	3302      	adds	r3, #2
 8009870:	781b      	ldrb	r3, [r3, #0]
 8009872:	3b01      	subs	r3, #1
 8009874:	b2db      	uxtb	r3, r3
 8009876:	4013      	ands	r3, r2
 8009878:	75bb      	strb	r3, [r7, #22]
			if (!csect) {					/* On the cluster boundary? */
 800987a:	7dbb      	ldrb	r3, [r7, #22]
 800987c:	2b00      	cmp	r3, #0
 800987e:	d167      	bne.n	8009950 <f_write+0x1b8>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009886:	3308      	adds	r3, #8
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	2b00      	cmp	r3, #0
 800988c:	d112      	bne.n	80098b4 <f_write+0x11c>
					clst = fp->sclust;		/* Follow from the origin */
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009894:	3310      	adds	r3, #16
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	627b      	str	r3, [r7, #36]	; 0x24
					if (clst == 0)			/* When no cluster is allocated, */
 800989a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800989c:	2b00      	cmp	r3, #0
 800989e:	d129      	bne.n	80098f4 <f_write+0x15c>
						clst = create_chain(fp->fs, 0);	/* Create a new cluster chain */
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	2100      	movs	r1, #0
 80098aa:	4618      	mov	r0, r3
 80098ac:	f7fd fdfb 	bl	80074a6 <create_chain>
 80098b0:	6278      	str	r0, [r7, #36]	; 0x24
 80098b2:	e01f      	b.n	80098f4 <f_write+0x15c>
				} else {					/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl)
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 80098ba:	3304      	adds	r3, #4
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d00a      	beq.n	80098d8 <f_write+0x140>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80098c8:	3308      	adds	r3, #8
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	4619      	mov	r1, r3
 80098ce:	68f8      	ldr	r0, [r7, #12]
 80098d0:	f7fd fe9a 	bl	8007608 <clmt_clust>
 80098d4:	6278      	str	r0, [r7, #36]	; 0x24
 80098d6:	e00d      	b.n	80098f4 <f_write+0x15c>
					else
#endif
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80098de:	681a      	ldr	r2, [r3, #0]
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80098e6:	3314      	adds	r3, #20
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	4619      	mov	r1, r3
 80098ec:	4610      	mov	r0, r2
 80098ee:	f7fd fdda 	bl	80074a6 <create_chain>
 80098f2:	6278      	str	r0, [r7, #36]	; 0x24
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80098f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	f000 8198 	beq.w	8009c2c <f_write+0x494>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 80098fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098fe:	2b01      	cmp	r3, #1
 8009900:	d107      	bne.n	8009912 <f_write+0x17a>
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009908:	3307      	adds	r3, #7
 800990a:	2202      	movs	r2, #2
 800990c:	701a      	strb	r2, [r3, #0]
 800990e:	2302      	movs	r3, #2
 8009910:	e1b1      	b.n	8009c76 <f_write+0x4de>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8009912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009914:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009918:	d107      	bne.n	800992a <f_write+0x192>
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009920:	3307      	adds	r3, #7
 8009922:	2201      	movs	r2, #1
 8009924:	701a      	strb	r2, [r3, #0]
 8009926:	2301      	movs	r3, #1
 8009928:	e1a5      	b.n	8009c76 <f_write+0x4de>
				fp->clust = clst;			/* Update current cluster */
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009930:	3314      	adds	r3, #20
 8009932:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009934:	601a      	str	r2, [r3, #0]
				if (fp->sclust == 0) fp->sclust = clst;	/* Set start cluster if the first write */
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800993c:	3310      	adds	r3, #16
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	2b00      	cmp	r3, #0
 8009942:	d105      	bne.n	8009950 <f_write+0x1b8>
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800994a:	3310      	adds	r3, #16
 800994c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800994e:	601a      	str	r2, [r3, #0]
			}
#if _FS_TINY
			if (fp->fs->winsect == fp->dsect && sync_window(fp->fs))	/* Write-back sector cache */
				ABORT(fp->fs, FR_DISK_ERR);
#else
			if (fp->flag & FA__DIRTY) {		/* Write-back sector cache */
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009956:	3306      	adds	r3, #6
 8009958:	781b      	ldrb	r3, [r3, #0]
 800995a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800995e:	2b00      	cmp	r3, #0
 8009960:	d028      	beq.n	80099b4 <f_write+0x21c>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800996e:	3301      	adds	r3, #1
 8009970:	7818      	ldrb	r0, [r3, #0]
 8009972:	68f9      	ldr	r1, [r7, #12]
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800997a:	3318      	adds	r3, #24
 800997c:	681a      	ldr	r2, [r3, #0]
 800997e:	2301      	movs	r3, #1
 8009980:	f7fc fec6 	bl	8006710 <disk_write>
 8009984:	4603      	mov	r3, r0
 8009986:	2b00      	cmp	r3, #0
 8009988:	d007      	beq.n	800999a <f_write+0x202>
					ABORT(fp->fs, FR_DISK_ERR);
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009990:	3307      	adds	r3, #7
 8009992:	2201      	movs	r2, #1
 8009994:	701a      	strb	r2, [r3, #0]
 8009996:	2301      	movs	r3, #1
 8009998:	e16d      	b.n	8009c76 <f_write+0x4de>
				fp->flag &= ~FA__DIRTY;
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80099a0:	3306      	adds	r3, #6
 80099a2:	781b      	ldrb	r3, [r3, #0]
 80099a4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80099a8:	b2da      	uxtb	r2, r3
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80099b0:	3306      	adds	r3, #6
 80099b2:	701a      	strb	r2, [r3, #0]
			}
#endif
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80099ba:	681a      	ldr	r2, [r3, #0]
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80099c2:	3314      	adds	r3, #20
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	4619      	mov	r1, r3
 80099c8:	4610      	mov	r0, r2
 80099ca:	f7fd fa78 	bl	8006ebe <clust2sect>
 80099ce:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 80099d0:	693b      	ldr	r3, [r7, #16]
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d107      	bne.n	80099e6 <f_write+0x24e>
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80099dc:	3307      	adds	r3, #7
 80099de:	2202      	movs	r2, #2
 80099e0:	701a      	strb	r2, [r3, #0]
 80099e2:	2302      	movs	r3, #2
 80099e4:	e147      	b.n	8009c76 <f_write+0x4de>
			sect += csect;
 80099e6:	7dbb      	ldrb	r3, [r7, #22]
 80099e8:	693a      	ldr	r2, [r7, #16]
 80099ea:	4413      	add	r3, r2
 80099ec:	613b      	str	r3, [r7, #16]
			cc = btw / SS(fp->fs);			/* When remaining bytes >= sector size, */
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80099fa:	330a      	adds	r3, #10
 80099fc:	881b      	ldrh	r3, [r3, #0]
 80099fe:	461a      	mov	r2, r3
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	fbb3 f3f2 	udiv	r3, r3, r2
 8009a06:	61fb      	str	r3, [r7, #28]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8009a08:	69fb      	ldr	r3, [r7, #28]
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d074      	beq.n	8009af8 <f_write+0x360>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 8009a0e:	7dba      	ldrb	r2, [r7, #22]
 8009a10:	69fb      	ldr	r3, [r7, #28]
 8009a12:	441a      	add	r2, r3
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009a20:	3302      	adds	r3, #2
 8009a22:	781b      	ldrb	r3, [r3, #0]
 8009a24:	429a      	cmp	r2, r3
 8009a26:	d90b      	bls.n	8009a40 <f_write+0x2a8>
					cc = fp->fs->csize - csect;
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009a34:	3302      	adds	r3, #2
 8009a36:	781b      	ldrb	r3, [r3, #0]
 8009a38:	461a      	mov	r2, r3
 8009a3a:	7dbb      	ldrb	r3, [r7, #22]
 8009a3c:	1ad3      	subs	r3, r2, r3
 8009a3e:	61fb      	str	r3, [r7, #28]
				if (disk_write(fp->fs->drv, wbuff, sect, cc) != RES_OK)
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009a4c:	3301      	adds	r3, #1
 8009a4e:	7818      	ldrb	r0, [r3, #0]
 8009a50:	69fb      	ldr	r3, [r7, #28]
 8009a52:	693a      	ldr	r2, [r7, #16]
 8009a54:	69b9      	ldr	r1, [r7, #24]
 8009a56:	f7fc fe5b 	bl	8006710 <disk_write>
 8009a5a:	4603      	mov	r3, r0
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d007      	beq.n	8009a70 <f_write+0x2d8>
					ABORT(fp->fs, FR_DISK_ERR);
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009a66:	3307      	adds	r3, #7
 8009a68:	2201      	movs	r2, #1
 8009a6a:	701a      	strb	r2, [r3, #0]
 8009a6c:	2301      	movs	r3, #1
 8009a6e:	e102      	b.n	8009c76 <f_write+0x4de>
				if (fp->fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fp->fs->win.d8, wbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), SS(fp->fs));
					fp->fs->wflag = 0;
				}
#else
				if (fp->dsect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009a76:	3318      	adds	r3, #24
 8009a78:	681a      	ldr	r2, [r3, #0]
 8009a7a:	693b      	ldr	r3, [r7, #16]
 8009a7c:	1ad3      	subs	r3, r2, r3
 8009a7e:	69fa      	ldr	r2, [r7, #28]
 8009a80:	429a      	cmp	r2, r3
 8009a82:	d92b      	bls.n	8009adc <f_write+0x344>
					mem_cpy(fp->buf.d8, wbuff + ((fp->dsect - sect) * SS(fp->fs)), SS(fp->fs));
 8009a84:	68f8      	ldr	r0, [r7, #12]
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009a8c:	3318      	adds	r3, #24
 8009a8e:	681a      	ldr	r2, [r3, #0]
 8009a90:	693b      	ldr	r3, [r7, #16]
 8009a92:	1ad2      	subs	r2, r2, r3
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009aa0:	330a      	adds	r3, #10
 8009aa2:	881b      	ldrh	r3, [r3, #0]
 8009aa4:	fb03 f302 	mul.w	r3, r3, r2
 8009aa8:	69ba      	ldr	r2, [r7, #24]
 8009aaa:	18d1      	adds	r1, r2, r3
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009ab8:	330a      	adds	r3, #10
 8009aba:	881b      	ldrh	r3, [r3, #0]
 8009abc:	461a      	mov	r2, r3
 8009abe:	f7fc fe65 	bl	800678c <mem_cpy>
					fp->flag &= ~FA__DIRTY;
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009ac8:	3306      	adds	r3, #6
 8009aca:	781b      	ldrb	r3, [r3, #0]
 8009acc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009ad0:	b2da      	uxtb	r2, r3
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009ad8:	3306      	adds	r3, #6
 8009ada:	701a      	strb	r2, [r3, #0]
				}
#endif
#endif
				wcnt = SS(fp->fs) * cc;		/* Number of bytes transferred */
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009ae8:	330a      	adds	r3, #10
 8009aea:	881b      	ldrh	r3, [r3, #0]
 8009aec:	461a      	mov	r2, r3
 8009aee:	69fb      	ldr	r3, [r7, #28]
 8009af0:	fb02 f303 	mul.w	r3, r2, r3
 8009af4:	623b      	str	r3, [r7, #32]
				continue;
 8009af6:	e07a      	b.n	8009bee <f_write+0x456>
			if (fp->fptr >= fp->fsize) {	/* Avoid silly cache filling at growing edge */
				if (sync_window(fp->fs)) ABORT(fp->fs, FR_DISK_ERR);
				fp->fs->winsect = sect;
			}
#else
			if (fp->dsect != sect) {		/* Fill sector cache with file data */
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009afe:	3318      	adds	r3, #24
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	693a      	ldr	r2, [r7, #16]
 8009b04:	429a      	cmp	r2, r3
 8009b06:	d023      	beq.n	8009b50 <f_write+0x3b8>
				if (fp->fptr < fp->fsize &&
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009b0e:	3308      	adds	r3, #8
 8009b10:	681a      	ldr	r2, [r3, #0]
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009b18:	330c      	adds	r3, #12
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	429a      	cmp	r2, r3
 8009b1e:	d217      	bcs.n	8009b50 <f_write+0x3b8>
					disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009b2c:	3301      	adds	r3, #1
 8009b2e:	7818      	ldrb	r0, [r3, #0]
 8009b30:	68f9      	ldr	r1, [r7, #12]
 8009b32:	2301      	movs	r3, #1
 8009b34:	693a      	ldr	r2, [r7, #16]
 8009b36:	f7fc fdcb 	bl	80066d0 <disk_read>
 8009b3a:	4603      	mov	r3, r0
				if (fp->fptr < fp->fsize &&
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d007      	beq.n	8009b50 <f_write+0x3b8>
						ABORT(fp->fs, FR_DISK_ERR);
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009b46:	3307      	adds	r3, #7
 8009b48:	2201      	movs	r2, #1
 8009b4a:	701a      	strb	r2, [r3, #0]
 8009b4c:	2301      	movs	r3, #1
 8009b4e:	e092      	b.n	8009c76 <f_write+0x4de>
			}
#endif
			fp->dsect = sect;
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009b56:	3318      	adds	r3, #24
 8009b58:	693a      	ldr	r2, [r7, #16]
 8009b5a:	601a      	str	r2, [r3, #0]
		}
		wcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009b68:	330a      	adds	r3, #10
 8009b6a:	881b      	ldrh	r3, [r3, #0]
 8009b6c:	4618      	mov	r0, r3
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009b74:	3308      	adds	r3, #8
 8009b76:	681a      	ldr	r2, [r3, #0]
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009b84:	330a      	adds	r3, #10
 8009b86:	881b      	ldrh	r3, [r3, #0]
 8009b88:	fbb2 f1f3 	udiv	r1, r2, r3
 8009b8c:	fb03 f301 	mul.w	r3, r3, r1
 8009b90:	1ad3      	subs	r3, r2, r3
 8009b92:	1ac3      	subs	r3, r0, r3
 8009b94:	623b      	str	r3, [r7, #32]
		if (wcnt > btw) wcnt = btw;
 8009b96:	6a3a      	ldr	r2, [r7, #32]
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	429a      	cmp	r2, r3
 8009b9c:	d901      	bls.n	8009ba2 <f_write+0x40a>
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	623b      	str	r3, [r7, #32]
		if (move_window(fp->fs, fp->dsect) != FR_OK)	/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(&fp->fs->win.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
		fp->fs->wflag = 1;
#else
		mem_cpy(&fp->buf.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009ba8:	3308      	adds	r3, #8
 8009baa:	681a      	ldr	r2, [r3, #0]
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009bb8:	330a      	adds	r3, #10
 8009bba:	881b      	ldrh	r3, [r3, #0]
 8009bbc:	fbb2 f1f3 	udiv	r1, r2, r3
 8009bc0:	fb03 f301 	mul.w	r3, r3, r1
 8009bc4:	1ad3      	subs	r3, r2, r3
 8009bc6:	68fa      	ldr	r2, [r7, #12]
 8009bc8:	4413      	add	r3, r2
 8009bca:	6a3a      	ldr	r2, [r7, #32]
 8009bcc:	69b9      	ldr	r1, [r7, #24]
 8009bce:	4618      	mov	r0, r3
 8009bd0:	f7fc fddc 	bl	800678c <mem_cpy>
		fp->flag |= FA__DIRTY;
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009bda:	3306      	adds	r3, #6
 8009bdc:	781b      	ldrb	r3, [r3, #0]
 8009bde:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009be2:	b2da      	uxtb	r2, r3
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009bea:	3306      	adds	r3, #6
 8009bec:	701a      	strb	r2, [r3, #0]
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
 8009bee:	69ba      	ldr	r2, [r7, #24]
 8009bf0:	6a3b      	ldr	r3, [r7, #32]
 8009bf2:	4413      	add	r3, r2
 8009bf4:	61bb      	str	r3, [r7, #24]
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009bfc:	3308      	adds	r3, #8
 8009bfe:	681a      	ldr	r2, [r3, #0]
 8009c00:	6a3b      	ldr	r3, [r7, #32]
 8009c02:	441a      	add	r2, r3
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009c0a:	3308      	adds	r3, #8
 8009c0c:	601a      	str	r2, [r3, #0]
 8009c0e:	683b      	ldr	r3, [r7, #0]
 8009c10:	681a      	ldr	r2, [r3, #0]
 8009c12:	6a3b      	ldr	r3, [r7, #32]
 8009c14:	441a      	add	r2, r3
 8009c16:	683b      	ldr	r3, [r7, #0]
 8009c18:	601a      	str	r2, [r3, #0]
 8009c1a:	687a      	ldr	r2, [r7, #4]
 8009c1c:	6a3b      	ldr	r3, [r7, #32]
 8009c1e:	1ad3      	subs	r3, r2, r3
 8009c20:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	f47f adf7 	bne.w	8009818 <f_write+0x80>
 8009c2a:	e000      	b.n	8009c2e <f_write+0x496>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8009c2c:	bf00      	nop
#endif
	}

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009c34:	3308      	adds	r3, #8
 8009c36:	681a      	ldr	r2, [r3, #0]
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009c3e:	330c      	adds	r3, #12
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	429a      	cmp	r2, r3
 8009c44:	d909      	bls.n	8009c5a <f_write+0x4c2>
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009c4c:	3308      	adds	r3, #8
 8009c4e:	681a      	ldr	r2, [r3, #0]
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009c56:	330c      	adds	r3, #12
 8009c58:	601a      	str	r2, [r3, #0]
	fp->flag |= FA__WRITTEN;						/* Set file change flag */
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009c60:	3306      	adds	r3, #6
 8009c62:	781b      	ldrb	r3, [r3, #0]
 8009c64:	f043 0320 	orr.w	r3, r3, #32
 8009c68:	b2da      	uxtb	r2, r3
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009c70:	3306      	adds	r3, #6
 8009c72:	701a      	strb	r2, [r3, #0]

	LEAVE_FF(fp->fs, FR_OK);
 8009c74:	2300      	movs	r3, #0
}
 8009c76:	4618      	mov	r0, r3
 8009c78:	3728      	adds	r7, #40	; 0x28
 8009c7a:	46bd      	mov	sp, r7
 8009c7c:	bd80      	pop	{r7, pc}

08009c7e <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8009c7e:	b580      	push	{r7, lr}
 8009c80:	b086      	sub	sp, #24
 8009c82:	af00      	add	r7, sp, #0
 8009c84:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD tm;
	BYTE *dir;


	res = validate(fp);					/* Check validity of the object */
 8009c86:	6878      	ldr	r0, [r7, #4]
 8009c88:	f7ff f9c4 	bl	8009014 <validate>
 8009c8c:	4603      	mov	r3, r0
 8009c8e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8009c90:	7dfb      	ldrb	r3, [r7, #23]
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	f040 80cc 	bne.w	8009e30 <f_sync+0x1b2>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009c9e:	3306      	adds	r3, #6
 8009ca0:	781b      	ldrb	r3, [r3, #0]
 8009ca2:	f003 0320 	and.w	r3, r3, #32
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	f000 80c2 	beq.w	8009e30 <f_sync+0x1b2>
			/* Write-back dirty buffer */
#if !_FS_TINY
			if (fp->flag & FA__DIRTY) {
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009cb2:	3306      	adds	r3, #6
 8009cb4:	781b      	ldrb	r3, [r3, #0]
 8009cb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	d022      	beq.n	8009d04 <f_sync+0x86>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009cca:	3301      	adds	r3, #1
 8009ccc:	7818      	ldrb	r0, [r3, #0]
 8009cce:	6879      	ldr	r1, [r7, #4]
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009cd6:	3318      	adds	r3, #24
 8009cd8:	681a      	ldr	r2, [r3, #0]
 8009cda:	2301      	movs	r3, #1
 8009cdc:	f7fc fd18 	bl	8006710 <disk_write>
 8009ce0:	4603      	mov	r3, r0
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d001      	beq.n	8009cea <f_sync+0x6c>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
 8009ce6:	2301      	movs	r3, #1
 8009ce8:	e0a3      	b.n	8009e32 <f_sync+0x1b4>
				fp->flag &= ~FA__DIRTY;
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009cf0:	3306      	adds	r3, #6
 8009cf2:	781b      	ldrb	r3, [r3, #0]
 8009cf4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009cf8:	b2da      	uxtb	r2, r3
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009d00:	3306      	adds	r3, #6
 8009d02:	701a      	strb	r2, [r3, #0]
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009d0a:	681a      	ldr	r2, [r3, #0]
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009d12:	331c      	adds	r3, #28
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	4619      	mov	r1, r3
 8009d18:	4610      	mov	r0, r2
 8009d1a:	f7fc ffcd 	bl	8006cb8 <move_window>
 8009d1e:	4603      	mov	r3, r0
 8009d20:	75fb      	strb	r3, [r7, #23]
			if (res == FR_OK) {
 8009d22:	7dfb      	ldrb	r3, [r7, #23]
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	f040 8083 	bne.w	8009e30 <f_sync+0x1b2>
				dir = fp->dir_ptr;
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	613b      	str	r3, [r7, #16]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 8009d34:	693b      	ldr	r3, [r7, #16]
 8009d36:	330b      	adds	r3, #11
 8009d38:	781a      	ldrb	r2, [r3, #0]
 8009d3a:	693b      	ldr	r3, [r7, #16]
 8009d3c:	330b      	adds	r3, #11
 8009d3e:	f042 0220 	orr.w	r2, r2, #32
 8009d42:	b2d2      	uxtb	r2, r2
 8009d44:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, fp->fsize);	/* Update file size */
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009d4c:	330c      	adds	r3, #12
 8009d4e:	681a      	ldr	r2, [r3, #0]
 8009d50:	693b      	ldr	r3, [r7, #16]
 8009d52:	331c      	adds	r3, #28
 8009d54:	b2d2      	uxtb	r2, r2
 8009d56:	701a      	strb	r2, [r3, #0]
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009d5e:	330c      	adds	r3, #12
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	b29b      	uxth	r3, r3
 8009d64:	0a1b      	lsrs	r3, r3, #8
 8009d66:	b29a      	uxth	r2, r3
 8009d68:	693b      	ldr	r3, [r7, #16]
 8009d6a:	331d      	adds	r3, #29
 8009d6c:	b2d2      	uxtb	r2, r2
 8009d6e:	701a      	strb	r2, [r3, #0]
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009d76:	330c      	adds	r3, #12
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	0c1a      	lsrs	r2, r3, #16
 8009d7c:	693b      	ldr	r3, [r7, #16]
 8009d7e:	331e      	adds	r3, #30
 8009d80:	b2d2      	uxtb	r2, r2
 8009d82:	701a      	strb	r2, [r3, #0]
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009d8a:	330c      	adds	r3, #12
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	0e1a      	lsrs	r2, r3, #24
 8009d90:	693b      	ldr	r3, [r7, #16]
 8009d92:	331f      	adds	r3, #31
 8009d94:	b2d2      	uxtb	r2, r2
 8009d96:	701a      	strb	r2, [r3, #0]
				st_clust(dir, fp->sclust);					/* Update start cluster */
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009d9e:	3310      	adds	r3, #16
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	4619      	mov	r1, r3
 8009da4:	6938      	ldr	r0, [r7, #16]
 8009da6:	f7fd ff2e 	bl	8007c06 <st_clust>
				tm = GET_FATTIME();							/* Update updated time */
 8009daa:	f7fc fbef 	bl	800658c <get_fattime>
 8009dae:	60f8      	str	r0, [r7, #12]
				ST_DWORD(dir + DIR_WrtTime, tm);
 8009db0:	693b      	ldr	r3, [r7, #16]
 8009db2:	3316      	adds	r3, #22
 8009db4:	68fa      	ldr	r2, [r7, #12]
 8009db6:	b2d2      	uxtb	r2, r2
 8009db8:	701a      	strb	r2, [r3, #0]
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	b29b      	uxth	r3, r3
 8009dbe:	0a1b      	lsrs	r3, r3, #8
 8009dc0:	b29a      	uxth	r2, r3
 8009dc2:	693b      	ldr	r3, [r7, #16]
 8009dc4:	3317      	adds	r3, #23
 8009dc6:	b2d2      	uxtb	r2, r2
 8009dc8:	701a      	strb	r2, [r3, #0]
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	0c1a      	lsrs	r2, r3, #16
 8009dce:	693b      	ldr	r3, [r7, #16]
 8009dd0:	3318      	adds	r3, #24
 8009dd2:	b2d2      	uxtb	r2, r2
 8009dd4:	701a      	strb	r2, [r3, #0]
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	0e1a      	lsrs	r2, r3, #24
 8009dda:	693b      	ldr	r3, [r7, #16]
 8009ddc:	3319      	adds	r3, #25
 8009dde:	b2d2      	uxtb	r2, r2
 8009de0:	701a      	strb	r2, [r3, #0]
				ST_WORD(dir + DIR_LstAccDate, 0);
 8009de2:	693b      	ldr	r3, [r7, #16]
 8009de4:	3312      	adds	r3, #18
 8009de6:	2200      	movs	r2, #0
 8009de8:	701a      	strb	r2, [r3, #0]
 8009dea:	693b      	ldr	r3, [r7, #16]
 8009dec:	3313      	adds	r3, #19
 8009dee:	2200      	movs	r2, #0
 8009df0:	701a      	strb	r2, [r3, #0]
				fp->flag &= ~FA__WRITTEN;
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009df8:	3306      	adds	r3, #6
 8009dfa:	781b      	ldrb	r3, [r3, #0]
 8009dfc:	f023 0320 	bic.w	r3, r3, #32
 8009e00:	b2da      	uxtb	r2, r3
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009e08:	3306      	adds	r3, #6
 8009e0a:	701a      	strb	r2, [r3, #0]
				fp->fs->wflag = 1;
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009e18:	3304      	adds	r3, #4
 8009e1a:	2201      	movs	r2, #1
 8009e1c:	701a      	strb	r2, [r3, #0]
				res = sync_fs(fp->fs);
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	4618      	mov	r0, r3
 8009e28:	f7fc ff7a 	bl	8006d20 <sync_fs>
 8009e2c:	4603      	mov	r3, r0
 8009e2e:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	LEAVE_FF(fp->fs, res);
 8009e30:	7dfb      	ldrb	r3, [r7, #23]
}
 8009e32:	4618      	mov	r0, r3
 8009e34:	3718      	adds	r7, #24
 8009e36:	46bd      	mov	sp, r7
 8009e38:	bd80      	pop	{r7, pc}

08009e3a <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
 8009e3a:	b580      	push	{r7, lr}
 8009e3c:	b084      	sub	sp, #16
 8009e3e:	af00      	add	r7, sp, #0
 8009e40:	6078      	str	r0, [r7, #4]
	FRESULT res;


#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8009e42:	6878      	ldr	r0, [r7, #4]
 8009e44:	f7ff ff1b 	bl	8009c7e <f_sync>
 8009e48:	4603      	mov	r3, r0
 8009e4a:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8009e4c:	7bfb      	ldrb	r3, [r7, #15]
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d119      	bne.n	8009e86 <f_close+0x4c>
#endif
	{
		res = validate(fp);				/* Lock volume */
 8009e52:	6878      	ldr	r0, [r7, #4]
 8009e54:	f7ff f8de 	bl	8009014 <validate>
 8009e58:	4603      	mov	r3, r0
 8009e5a:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8009e5c:	7bfb      	ldrb	r3, [r7, #15]
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d111      	bne.n	8009e86 <f_close+0x4c>
#if _FS_REENTRANT
			FATFS *fs = fp->fs;
#endif
#if _FS_LOCK
			res = dec_lock(fp->lockid);	/* Decrement file open counter */
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8009e68:	3308      	adds	r3, #8
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	4618      	mov	r0, r3
 8009e6e:	f7fc fe5b 	bl	8006b28 <dec_lock>
 8009e72:	4603      	mov	r3, r0
 8009e74:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8009e76:	7bfb      	ldrb	r3, [r7, #15]
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d104      	bne.n	8009e86 <f_close+0x4c>
#endif
				fp->fs = 0;				/* Invalidate file object */
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009e82:	2200      	movs	r2, #0
 8009e84:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8009e86:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e88:	4618      	mov	r0, r3
 8009e8a:	3710      	adds	r7, #16
 8009e8c:	46bd      	mov	sp, r7
 8009e8e:	bd80      	pop	{r7, pc}

08009e90 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 8009e90:	b580      	push	{r7, lr}
 8009e92:	b08e      	sub	sp, #56	; 0x38
 8009e94:	af00      	add	r7, sp, #0
 8009e96:	60f8      	str	r0, [r7, #12]
 8009e98:	60b9      	str	r1, [r7, #8]
 8009e9a:	607a      	str	r2, [r7, #4]
	UINT i;
	BYTE fat, *p;


	/* Get logical drive number */
	res = find_volume(fatfs, &path, 0);
 8009e9c:	f107 030c 	add.w	r3, r7, #12
 8009ea0:	2200      	movs	r2, #0
 8009ea2:	4619      	mov	r1, r3
 8009ea4:	6878      	ldr	r0, [r7, #4]
 8009ea6:	f7fe fd59 	bl	800895c <find_volume>
 8009eaa:	4603      	mov	r3, r0
 8009eac:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	fs = *fatfs;
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	61fb      	str	r3, [r7, #28]
	if (res == FR_OK) {
 8009eb6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	f040 80c4 	bne.w	800a048 <f_getfree+0x1b8>
		/* If free_clust is valid, return it without full cluster scan */
		if (fs->free_clust <= fs->n_fatent - 2) {
 8009ec0:	69fb      	ldr	r3, [r7, #28]
 8009ec2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009ec6:	3310      	adds	r3, #16
 8009ec8:	681a      	ldr	r2, [r3, #0]
 8009eca:	69fb      	ldr	r3, [r7, #28]
 8009ecc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009ed0:	3314      	adds	r3, #20
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	3b02      	subs	r3, #2
 8009ed6:	429a      	cmp	r2, r3
 8009ed8:	d807      	bhi.n	8009eea <f_getfree+0x5a>
			*nclst = fs->free_clust;
 8009eda:	69fb      	ldr	r3, [r7, #28]
 8009edc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009ee0:	3310      	adds	r3, #16
 8009ee2:	681a      	ldr	r2, [r3, #0]
 8009ee4:	68bb      	ldr	r3, [r7, #8]
 8009ee6:	601a      	str	r2, [r3, #0]
 8009ee8:	e0ae      	b.n	800a048 <f_getfree+0x1b8>
		} else {
			/* Get number of free clusters */
			fat = fs->fs_type;
 8009eea:	69fb      	ldr	r3, [r7, #28]
 8009eec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009ef0:	781b      	ldrb	r3, [r3, #0]
 8009ef2:	76fb      	strb	r3, [r7, #27]
			n = 0;
 8009ef4:	2300      	movs	r3, #0
 8009ef6:	633b      	str	r3, [r7, #48]	; 0x30
			if (fat == FS_FAT12) {
 8009ef8:	7efb      	ldrb	r3, [r7, #27]
 8009efa:	2b01      	cmp	r3, #1
 8009efc:	d127      	bne.n	8009f4e <f_getfree+0xbe>
				clst = 2;
 8009efe:	2302      	movs	r3, #2
 8009f00:	62fb      	str	r3, [r7, #44]	; 0x2c
				do {
					stat = get_fat(fs, clst);
 8009f02:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009f04:	69f8      	ldr	r0, [r7, #28]
 8009f06:	f7fd f801 	bl	8006f0c <get_fat>
 8009f0a:	6178      	str	r0, [r7, #20]
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 8009f0c:	697b      	ldr	r3, [r7, #20]
 8009f0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f12:	d103      	bne.n	8009f1c <f_getfree+0x8c>
 8009f14:	2301      	movs	r3, #1
 8009f16:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8009f1a:	e07f      	b.n	800a01c <f_getfree+0x18c>
					if (stat == 1) { res = FR_INT_ERR; break; }
 8009f1c:	697b      	ldr	r3, [r7, #20]
 8009f1e:	2b01      	cmp	r3, #1
 8009f20:	d103      	bne.n	8009f2a <f_getfree+0x9a>
 8009f22:	2302      	movs	r3, #2
 8009f24:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8009f28:	e078      	b.n	800a01c <f_getfree+0x18c>
					if (stat == 0) n++;
 8009f2a:	697b      	ldr	r3, [r7, #20]
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d102      	bne.n	8009f36 <f_getfree+0xa6>
 8009f30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f32:	3301      	adds	r3, #1
 8009f34:	633b      	str	r3, [r7, #48]	; 0x30
				} while (++clst < fs->n_fatent);
 8009f36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f38:	3301      	adds	r3, #1
 8009f3a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009f3c:	69fb      	ldr	r3, [r7, #28]
 8009f3e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009f42:	3314      	adds	r3, #20
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009f48:	429a      	cmp	r2, r3
 8009f4a:	d3da      	bcc.n	8009f02 <f_getfree+0x72>
 8009f4c:	e066      	b.n	800a01c <f_getfree+0x18c>
			} else {
				clst = fs->n_fatent;
 8009f4e:	69fb      	ldr	r3, [r7, #28]
 8009f50:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009f54:	3314      	adds	r3, #20
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	62fb      	str	r3, [r7, #44]	; 0x2c
				sect = fs->fatbase;
 8009f5a:	69fb      	ldr	r3, [r7, #28]
 8009f5c:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	62bb      	str	r3, [r7, #40]	; 0x28
				i = 0; p = 0;
 8009f64:	2300      	movs	r3, #0
 8009f66:	627b      	str	r3, [r7, #36]	; 0x24
 8009f68:	2300      	movs	r3, #0
 8009f6a:	623b      	str	r3, [r7, #32]
				do {
					if (!i) {
 8009f6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d115      	bne.n	8009f9e <f_getfree+0x10e>
						res = move_window(fs, sect++);
 8009f72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f74:	1c5a      	adds	r2, r3, #1
 8009f76:	62ba      	str	r2, [r7, #40]	; 0x28
 8009f78:	4619      	mov	r1, r3
 8009f7a:	69f8      	ldr	r0, [r7, #28]
 8009f7c:	f7fc fe9c 	bl	8006cb8 <move_window>
 8009f80:	4603      	mov	r3, r0
 8009f82:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
						if (res != FR_OK) break;
 8009f86:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d145      	bne.n	800a01a <f_getfree+0x18a>
						p = fs->win.d8;
 8009f8e:	69fb      	ldr	r3, [r7, #28]
 8009f90:	623b      	str	r3, [r7, #32]
						i = SS(fs);
 8009f92:	69fb      	ldr	r3, [r7, #28]
 8009f94:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009f98:	330a      	adds	r3, #10
 8009f9a:	881b      	ldrh	r3, [r3, #0]
 8009f9c:	627b      	str	r3, [r7, #36]	; 0x24
					}
					if (fat == FS_FAT16) {
 8009f9e:	7efb      	ldrb	r3, [r7, #27]
 8009fa0:	2b02      	cmp	r3, #2
 8009fa2:	d115      	bne.n	8009fd0 <f_getfree+0x140>
						if (LD_WORD(p) == 0) n++;
 8009fa4:	6a3b      	ldr	r3, [r7, #32]
 8009fa6:	3301      	adds	r3, #1
 8009fa8:	781b      	ldrb	r3, [r3, #0]
 8009faa:	021b      	lsls	r3, r3, #8
 8009fac:	b21a      	sxth	r2, r3
 8009fae:	6a3b      	ldr	r3, [r7, #32]
 8009fb0:	781b      	ldrb	r3, [r3, #0]
 8009fb2:	b21b      	sxth	r3, r3
 8009fb4:	4313      	orrs	r3, r2
 8009fb6:	b21b      	sxth	r3, r3
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d102      	bne.n	8009fc2 <f_getfree+0x132>
 8009fbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009fbe:	3301      	adds	r3, #1
 8009fc0:	633b      	str	r3, [r7, #48]	; 0x30
						p += 2; i -= 2;
 8009fc2:	6a3b      	ldr	r3, [r7, #32]
 8009fc4:	3302      	adds	r3, #2
 8009fc6:	623b      	str	r3, [r7, #32]
 8009fc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fca:	3b02      	subs	r3, #2
 8009fcc:	627b      	str	r3, [r7, #36]	; 0x24
 8009fce:	e01d      	b.n	800a00c <f_getfree+0x17c>
					} else {
						if ((LD_DWORD(p) & 0x0FFFFFFF) == 0) n++;
 8009fd0:	6a3b      	ldr	r3, [r7, #32]
 8009fd2:	3303      	adds	r3, #3
 8009fd4:	781b      	ldrb	r3, [r3, #0]
 8009fd6:	061a      	lsls	r2, r3, #24
 8009fd8:	6a3b      	ldr	r3, [r7, #32]
 8009fda:	3302      	adds	r3, #2
 8009fdc:	781b      	ldrb	r3, [r3, #0]
 8009fde:	041b      	lsls	r3, r3, #16
 8009fe0:	4313      	orrs	r3, r2
 8009fe2:	6a3a      	ldr	r2, [r7, #32]
 8009fe4:	3201      	adds	r2, #1
 8009fe6:	7812      	ldrb	r2, [r2, #0]
 8009fe8:	0212      	lsls	r2, r2, #8
 8009fea:	4313      	orrs	r3, r2
 8009fec:	6a3a      	ldr	r2, [r7, #32]
 8009fee:	7812      	ldrb	r2, [r2, #0]
 8009ff0:	4313      	orrs	r3, r2
 8009ff2:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d102      	bne.n	800a000 <f_getfree+0x170>
 8009ffa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ffc:	3301      	adds	r3, #1
 8009ffe:	633b      	str	r3, [r7, #48]	; 0x30
						p += 4; i -= 4;
 800a000:	6a3b      	ldr	r3, [r7, #32]
 800a002:	3304      	adds	r3, #4
 800a004:	623b      	str	r3, [r7, #32]
 800a006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a008:	3b04      	subs	r3, #4
 800a00a:	627b      	str	r3, [r7, #36]	; 0x24
					}
				} while (--clst);
 800a00c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a00e:	3b01      	subs	r3, #1
 800a010:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a012:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a014:	2b00      	cmp	r3, #0
 800a016:	d1a9      	bne.n	8009f6c <f_getfree+0xdc>
 800a018:	e000      	b.n	800a01c <f_getfree+0x18c>
						if (res != FR_OK) break;
 800a01a:	bf00      	nop
			}
			fs->free_clust = n;
 800a01c:	69fb      	ldr	r3, [r7, #28]
 800a01e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a022:	3310      	adds	r3, #16
 800a024:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a026:	601a      	str	r2, [r3, #0]
			fs->fsi_flag |= 1;
 800a028:	69fb      	ldr	r3, [r7, #28]
 800a02a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a02e:	3305      	adds	r3, #5
 800a030:	781b      	ldrb	r3, [r3, #0]
 800a032:	f043 0301 	orr.w	r3, r3, #1
 800a036:	b2da      	uxtb	r2, r3
 800a038:	69fb      	ldr	r3, [r7, #28]
 800a03a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a03e:	3305      	adds	r3, #5
 800a040:	701a      	strb	r2, [r3, #0]
			*nclst = n;
 800a042:	68bb      	ldr	r3, [r7, #8]
 800a044:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a046:	601a      	str	r2, [r3, #0]
		}
	}
	LEAVE_FF(fs, res);
 800a048:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 800a04c:	4618      	mov	r0, r3
 800a04e:	3738      	adds	r7, #56	; 0x38
 800a050:	46bd      	mov	sp, r7
 800a052:	bd80      	pop	{r7, pc}

0800a054 <putc_bfd>:
static
void putc_bfd (
	putbuff* pb,
	TCHAR c
)
{
 800a054:	b580      	push	{r7, lr}
 800a056:	b084      	sub	sp, #16
 800a058:	af00      	add	r7, sp, #0
 800a05a:	6078      	str	r0, [r7, #4]
 800a05c:	460b      	mov	r3, r1
 800a05e:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n')	 /* LF -> CRLF conversion */
 800a060:	78fb      	ldrb	r3, [r7, #3]
 800a062:	2b0a      	cmp	r3, #10
 800a064:	d103      	bne.n	800a06e <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 800a066:	210d      	movs	r1, #13
 800a068:	6878      	ldr	r0, [r7, #4]
 800a06a:	f7ff fff3 	bl	800a054 <putc_bfd>

	i = pb->idx;	/* Buffer write index (-1:error) */
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	685b      	ldr	r3, [r3, #4]
 800a072:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	2b00      	cmp	r3, #0
 800a078:	db25      	blt.n	800a0c6 <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	1c5a      	adds	r2, r3, #1
 800a07e:	60fa      	str	r2, [r7, #12]
 800a080:	687a      	ldr	r2, [r7, #4]
 800a082:	4413      	add	r3, r2
 800a084:	78fa      	ldrb	r2, [r7, #3]
 800a086:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	2b3c      	cmp	r3, #60	; 0x3c
 800a08c:	dd12      	ble.n	800a0b4 <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	6818      	ldr	r0, [r3, #0]
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	f103 010c 	add.w	r1, r3, #12
 800a098:	68fa      	ldr	r2, [r7, #12]
 800a09a:	f107 0308 	add.w	r3, r7, #8
 800a09e:	f7ff fb7b 	bl	8009798 <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 800a0a2:	68ba      	ldr	r2, [r7, #8]
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	429a      	cmp	r2, r3
 800a0a8:	d101      	bne.n	800a0ae <putc_bfd+0x5a>
 800a0aa:	2300      	movs	r3, #0
 800a0ac:	e001      	b.n	800a0b2 <putc_bfd+0x5e>
 800a0ae:	f04f 33ff 	mov.w	r3, #4294967295
 800a0b2:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	68fa      	ldr	r2, [r7, #12]
 800a0b8:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	689b      	ldr	r3, [r3, #8]
 800a0be:	1c5a      	adds	r2, r3, #1
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	609a      	str	r2, [r3, #8]
 800a0c4:	e000      	b.n	800a0c8 <putc_bfd+0x74>
	if (i < 0) return;
 800a0c6:	bf00      	nop
}
 800a0c8:	3710      	adds	r7, #16
 800a0ca:	46bd      	mov	sp, r7
 800a0cc:	bd80      	pop	{r7, pc}

0800a0ce <f_puts>:

int f_puts (
	const TCHAR* str,	/* Pointer to the string to be output */
	FIL* fp				/* Pointer to the file object */
)
{
 800a0ce:	b590      	push	{r4, r7, lr}
 800a0d0:	b097      	sub	sp, #92	; 0x5c
 800a0d2:	af00      	add	r7, sp, #0
 800a0d4:	6078      	str	r0, [r7, #4]
 800a0d6:	6039      	str	r1, [r7, #0]
	putbuff pb;
	UINT nw;


	pb.fp = fp;				/* Initialize output buffer */
 800a0d8:	683b      	ldr	r3, [r7, #0]
 800a0da:	60fb      	str	r3, [r7, #12]
	pb.nchr = pb.idx = 0;
 800a0dc:	2300      	movs	r3, #0
 800a0de:	613b      	str	r3, [r7, #16]
 800a0e0:	693b      	ldr	r3, [r7, #16]
 800a0e2:	617b      	str	r3, [r7, #20]

	while (*str)			/* Put the string */
 800a0e4:	e009      	b.n	800a0fa <f_puts+0x2c>
		putc_bfd(&pb, *str++);
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	1c5a      	adds	r2, r3, #1
 800a0ea:	607a      	str	r2, [r7, #4]
 800a0ec:	781a      	ldrb	r2, [r3, #0]
 800a0ee:	f107 030c 	add.w	r3, r7, #12
 800a0f2:	4611      	mov	r1, r2
 800a0f4:	4618      	mov	r0, r3
 800a0f6:	f7ff ffad 	bl	800a054 <putc_bfd>
	while (*str)			/* Put the string */
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	781b      	ldrb	r3, [r3, #0]
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d1f1      	bne.n	800a0e6 <f_puts+0x18>

	if (   pb.idx >= 0		/* Flush buffered characters to the file */
 800a102:	693b      	ldr	r3, [r7, #16]
 800a104:	2b00      	cmp	r3, #0
 800a106:	db15      	blt.n	800a134 <f_puts+0x66>
		&& f_write(pb.fp, pb.buf, (UINT)pb.idx, &nw) == FR_OK
 800a108:	68f8      	ldr	r0, [r7, #12]
 800a10a:	693b      	ldr	r3, [r7, #16]
 800a10c:	461c      	mov	r4, r3
 800a10e:	f107 0208 	add.w	r2, r7, #8
 800a112:	f107 030c 	add.w	r3, r7, #12
 800a116:	f103 010c 	add.w	r1, r3, #12
 800a11a:	4613      	mov	r3, r2
 800a11c:	4622      	mov	r2, r4
 800a11e:	f7ff fb3b 	bl	8009798 <f_write>
 800a122:	4603      	mov	r3, r0
 800a124:	2b00      	cmp	r3, #0
 800a126:	d105      	bne.n	800a134 <f_puts+0x66>
		&& (UINT)pb.idx == nw) return pb.nchr;
 800a128:	693b      	ldr	r3, [r7, #16]
 800a12a:	68ba      	ldr	r2, [r7, #8]
 800a12c:	4293      	cmp	r3, r2
 800a12e:	d101      	bne.n	800a134 <f_puts+0x66>
 800a130:	697b      	ldr	r3, [r7, #20]
 800a132:	e001      	b.n	800a138 <f_puts+0x6a>
	return EOF;
 800a134:	f04f 33ff 	mov.w	r3, #4294967295
}
 800a138:	4618      	mov	r0, r3
 800a13a:	375c      	adds	r7, #92	; 0x5c
 800a13c:	46bd      	mov	sp, r7
 800a13e:	bd90      	pop	{r4, r7, pc}

0800a140 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800a140:	b480      	push	{r7}
 800a142:	b087      	sub	sp, #28
 800a144:	af00      	add	r7, sp, #0
 800a146:	60f8      	str	r0, [r7, #12]
 800a148:	60b9      	str	r1, [r7, #8]
 800a14a:	4613      	mov	r3, r2
 800a14c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800a14e:	2301      	movs	r3, #1
 800a150:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800a152:	2300      	movs	r3, #0
 800a154:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 800a156:	4b1e      	ldr	r3, [pc, #120]	; (800a1d0 <FATFS_LinkDriverEx+0x90>)
 800a158:	7a5b      	ldrb	r3, [r3, #9]
 800a15a:	b2db      	uxtb	r3, r3
 800a15c:	2b01      	cmp	r3, #1
 800a15e:	d831      	bhi.n	800a1c4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800a160:	4b1b      	ldr	r3, [pc, #108]	; (800a1d0 <FATFS_LinkDriverEx+0x90>)
 800a162:	7a5b      	ldrb	r3, [r3, #9]
 800a164:	b2db      	uxtb	r3, r3
 800a166:	461a      	mov	r2, r3
 800a168:	4b19      	ldr	r3, [pc, #100]	; (800a1d0 <FATFS_LinkDriverEx+0x90>)
 800a16a:	2100      	movs	r1, #0
 800a16c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 800a16e:	4b18      	ldr	r3, [pc, #96]	; (800a1d0 <FATFS_LinkDriverEx+0x90>)
 800a170:	7a5b      	ldrb	r3, [r3, #9]
 800a172:	b2db      	uxtb	r3, r3
 800a174:	4a16      	ldr	r2, [pc, #88]	; (800a1d0 <FATFS_LinkDriverEx+0x90>)
 800a176:	009b      	lsls	r3, r3, #2
 800a178:	4413      	add	r3, r2
 800a17a:	68fa      	ldr	r2, [r7, #12]
 800a17c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 800a17e:	4b14      	ldr	r3, [pc, #80]	; (800a1d0 <FATFS_LinkDriverEx+0x90>)
 800a180:	7a5b      	ldrb	r3, [r3, #9]
 800a182:	b2db      	uxtb	r3, r3
 800a184:	461a      	mov	r2, r3
 800a186:	4b12      	ldr	r3, [pc, #72]	; (800a1d0 <FATFS_LinkDriverEx+0x90>)
 800a188:	4413      	add	r3, r2
 800a18a:	79fa      	ldrb	r2, [r7, #7]
 800a18c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800a18e:	4b10      	ldr	r3, [pc, #64]	; (800a1d0 <FATFS_LinkDriverEx+0x90>)
 800a190:	7a5b      	ldrb	r3, [r3, #9]
 800a192:	b2db      	uxtb	r3, r3
 800a194:	1c5a      	adds	r2, r3, #1
 800a196:	b2d1      	uxtb	r1, r2
 800a198:	4a0d      	ldr	r2, [pc, #52]	; (800a1d0 <FATFS_LinkDriverEx+0x90>)
 800a19a:	7251      	strb	r1, [r2, #9]
 800a19c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800a19e:	7dbb      	ldrb	r3, [r7, #22]
 800a1a0:	3330      	adds	r3, #48	; 0x30
 800a1a2:	b2da      	uxtb	r2, r3
 800a1a4:	68bb      	ldr	r3, [r7, #8]
 800a1a6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800a1a8:	68bb      	ldr	r3, [r7, #8]
 800a1aa:	3301      	adds	r3, #1
 800a1ac:	223a      	movs	r2, #58	; 0x3a
 800a1ae:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800a1b0:	68bb      	ldr	r3, [r7, #8]
 800a1b2:	3302      	adds	r3, #2
 800a1b4:	222f      	movs	r2, #47	; 0x2f
 800a1b6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800a1b8:	68bb      	ldr	r3, [r7, #8]
 800a1ba:	3303      	adds	r3, #3
 800a1bc:	2200      	movs	r2, #0
 800a1be:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800a1c0:	2300      	movs	r3, #0
 800a1c2:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 800a1c4:	7dfb      	ldrb	r3, [r7, #23]
}
 800a1c6:	4618      	mov	r0, r3
 800a1c8:	371c      	adds	r7, #28
 800a1ca:	46bd      	mov	sp, r7
 800a1cc:	bc80      	pop	{r7}
 800a1ce:	4770      	bx	lr
 800a1d0:	20000448 	.word	0x20000448

0800a1d4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 800a1d4:	b580      	push	{r7, lr}
 800a1d6:	b082      	sub	sp, #8
 800a1d8:	af00      	add	r7, sp, #0
 800a1da:	6078      	str	r0, [r7, #4]
 800a1dc:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800a1de:	2200      	movs	r2, #0
 800a1e0:	6839      	ldr	r1, [r7, #0]
 800a1e2:	6878      	ldr	r0, [r7, #4]
 800a1e4:	f7ff ffac 	bl	800a140 <FATFS_LinkDriverEx>
 800a1e8:	4603      	mov	r3, r0
}
 800a1ea:	4618      	mov	r0, r3
 800a1ec:	3708      	adds	r7, #8
 800a1ee:	46bd      	mov	sp, r7
 800a1f0:	bd80      	pop	{r7, pc}
	...

0800a1f4 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEMCP, 1: OEMCP to Unicode */
)
{
 800a1f4:	b480      	push	{r7}
 800a1f6:	b085      	sub	sp, #20
 800a1f8:	af00      	add	r7, sp, #0
 800a1fa:	4603      	mov	r3, r0
 800a1fc:	6039      	str	r1, [r7, #0]
 800a1fe:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800a200:	88fb      	ldrh	r3, [r7, #6]
 800a202:	2b7f      	cmp	r3, #127	; 0x7f
 800a204:	d802      	bhi.n	800a20c <ff_convert+0x18>
		c = chr;
 800a206:	88fb      	ldrh	r3, [r7, #6]
 800a208:	81fb      	strh	r3, [r7, #14]
 800a20a:	e025      	b.n	800a258 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEMCP to Unicode */
 800a20c:	683b      	ldr	r3, [r7, #0]
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d00b      	beq.n	800a22a <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800a212:	88fb      	ldrh	r3, [r7, #6]
 800a214:	2bff      	cmp	r3, #255	; 0xff
 800a216:	d805      	bhi.n	800a224 <ff_convert+0x30>
 800a218:	88fb      	ldrh	r3, [r7, #6]
 800a21a:	3b80      	subs	r3, #128	; 0x80
 800a21c:	4a11      	ldr	r2, [pc, #68]	; (800a264 <ff_convert+0x70>)
 800a21e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a222:	e000      	b.n	800a226 <ff_convert+0x32>
 800a224:	2300      	movs	r3, #0
 800a226:	81fb      	strh	r3, [r7, #14]
 800a228:	e016      	b.n	800a258 <ff_convert+0x64>

		} else {		/* Unicode to OEMCP */
			for (c = 0; c < 0x80; c++) {
 800a22a:	2300      	movs	r3, #0
 800a22c:	81fb      	strh	r3, [r7, #14]
 800a22e:	e009      	b.n	800a244 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800a230:	89fb      	ldrh	r3, [r7, #14]
 800a232:	4a0c      	ldr	r2, [pc, #48]	; (800a264 <ff_convert+0x70>)
 800a234:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a238:	88fa      	ldrh	r2, [r7, #6]
 800a23a:	429a      	cmp	r2, r3
 800a23c:	d006      	beq.n	800a24c <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800a23e:	89fb      	ldrh	r3, [r7, #14]
 800a240:	3301      	adds	r3, #1
 800a242:	81fb      	strh	r3, [r7, #14]
 800a244:	89fb      	ldrh	r3, [r7, #14]
 800a246:	2b7f      	cmp	r3, #127	; 0x7f
 800a248:	d9f2      	bls.n	800a230 <ff_convert+0x3c>
 800a24a:	e000      	b.n	800a24e <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800a24c:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800a24e:	89fb      	ldrh	r3, [r7, #14]
 800a250:	3380      	adds	r3, #128	; 0x80
 800a252:	b29b      	uxth	r3, r3
 800a254:	b2db      	uxtb	r3, r3
 800a256:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800a258:	89fb      	ldrh	r3, [r7, #14]
}
 800a25a:	4618      	mov	r0, r3
 800a25c:	3714      	adds	r7, #20
 800a25e:	46bd      	mov	sp, r7
 800a260:	bc80      	pop	{r7}
 800a262:	4770      	bx	lr
 800a264:	0800d600 	.word	0x0800d600

0800a268 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Upper converted character */
	WCHAR chr		/* Input character */
)
{
 800a268:	b480      	push	{r7}
 800a26a:	b085      	sub	sp, #20
 800a26c:	af00      	add	r7, sp, #0
 800a26e:	4603      	mov	r3, r0
 800a270:	80fb      	strh	r3, [r7, #6]
	static const WCHAR tbl_lower[] = { 0x61, 0x62, 0x63, 0x64, 0x65, 0x66, 0x67, 0x68, 0x69, 0x6A, 0x6B, 0x6C, 0x6D, 0x6E, 0x6F, 0x70, 0x71, 0x72, 0x73, 0x74, 0x75, 0x76, 0x77, 0x78, 0x79, 0x7A, 0xA1, 0x00A2, 0x00A3, 0x00A5, 0x00AC, 0x00AF, 0xE0, 0xE1, 0xE2, 0xE3, 0xE4, 0xE5, 0xE6, 0xE7, 0xE8, 0xE9, 0xEA, 0xEB, 0xEC, 0xED, 0xEE, 0xEF, 0xF0, 0xF1, 0xF2, 0xF3, 0xF4, 0xF5, 0xF6, 0xF8, 0xF9, 0xFA, 0xFB, 0xFC, 0xFD, 0xFE, 0x0FF, 0x101, 0x103, 0x105, 0x107, 0x109, 0x10B, 0x10D, 0x10F, 0x111, 0x113, 0x115, 0x117, 0x119, 0x11B, 0x11D, 0x11F, 0x121, 0x123, 0x125, 0x127, 0x129, 0x12B, 0x12D, 0x12F, 0x131, 0x133, 0x135, 0x137, 0x13A, 0x13C, 0x13E, 0x140, 0x142, 0x144, 0x146, 0x148, 0x14B, 0x14D, 0x14F, 0x151, 0x153, 0x155, 0x157, 0x159, 0x15B, 0x15D, 0x15F, 0x161, 0x163, 0x165, 0x167, 0x169, 0x16B, 0x16D, 0x16F, 0x171, 0x173, 0x175, 0x177, 0x17A, 0x17C, 0x17E, 0x192, 0x3B1, 0x3B2, 0x3B3, 0x3B4, 0x3B5, 0x3B6, 0x3B7, 0x3B8, 0x3B9, 0x3BA, 0x3BB, 0x3BC, 0x3BD, 0x3BE, 0x3BF, 0x3C0, 0x3C1, 0x3C3, 0x3C4, 0x3C5, 0x3C6, 0x3C7, 0x3C8, 0x3C9, 0x3CA, 0x430, 0x431, 0x432, 0x433, 0x434, 0x435, 0x436, 0x437, 0x438, 0x439, 0x43A, 0x43B, 0x43C, 0x43D, 0x43E, 0x43F, 0x440, 0x441, 0x442, 0x443, 0x444, 0x445, 0x446, 0x447, 0x448, 0x449, 0x44A, 0x44B, 0x44C, 0x44D, 0x44E, 0x44F, 0x451, 0x452, 0x453, 0x454, 0x455, 0x456, 0x457, 0x458, 0x459, 0x45A, 0x45B, 0x45C, 0x45E, 0x45F, 0x2170, 0x2171, 0x2172, 0x2173, 0x2174, 0x2175, 0x2176, 0x2177, 0x2178, 0x2179, 0x217A, 0x217B, 0x217C, 0x217D, 0x217E, 0x217F, 0xFF41, 0xFF42, 0xFF43, 0xFF44, 0xFF45, 0xFF46, 0xFF47, 0xFF48, 0xFF49, 0xFF4A, 0xFF4B, 0xFF4C, 0xFF4D, 0xFF4E, 0xFF4F, 0xFF50, 0xFF51, 0xFF52, 0xFF53, 0xFF54, 0xFF55, 0xFF56, 0xFF57, 0xFF58, 0xFF59, 0xFF5A, 0 };
	static const WCHAR tbl_upper[] = { 0x41, 0x42, 0x43, 0x44, 0x45, 0x46, 0x47, 0x48, 0x49, 0x4A, 0x4B, 0x4C, 0x4D, 0x4E, 0x4F, 0x50, 0x51, 0x52, 0x53, 0x54, 0x55, 0x56, 0x57, 0x58, 0x59, 0x5A, 0x21, 0xFFE0, 0xFFE1, 0xFFE5, 0xFFE2, 0xFFE3, 0xC0, 0xC1, 0xC2, 0xC3, 0xC4, 0xC5, 0xC6, 0xC7, 0xC8, 0xC9, 0xCA, 0xCB, 0xCC, 0xCD, 0xCE, 0xCF, 0xD0, 0xD1, 0xD2, 0xD3, 0xD4, 0xD5, 0xD6, 0xD8, 0xD9, 0xDA, 0xDB, 0xDC, 0xDD, 0xDE, 0x178, 0x100, 0x102, 0x104, 0x106, 0x108, 0x10A, 0x10C, 0x10E, 0x110, 0x112, 0x114, 0x116, 0x118, 0x11A, 0x11C, 0x11E, 0x120, 0x122, 0x124, 0x126, 0x128, 0x12A, 0x12C, 0x12E, 0x130, 0x132, 0x134, 0x136, 0x139, 0x13B, 0x13D, 0x13F, 0x141, 0x143, 0x145, 0x147, 0x14A, 0x14C, 0x14E, 0x150, 0x152, 0x154, 0x156, 0x158, 0x15A, 0x15C, 0x15E, 0x160, 0x162, 0x164, 0x166, 0x168, 0x16A, 0x16C, 0x16E, 0x170, 0x172, 0x174, 0x176, 0x179, 0x17B, 0x17D, 0x191, 0x391, 0x392, 0x393, 0x394, 0x395, 0x396, 0x397, 0x398, 0x399, 0x39A, 0x39B, 0x39C, 0x39D, 0x39E, 0x39F, 0x3A0, 0x3A1, 0x3A3, 0x3A4, 0x3A5, 0x3A6, 0x3A7, 0x3A8, 0x3A9, 0x3AA, 0x410, 0x411, 0x412, 0x413, 0x414, 0x415, 0x416, 0x417, 0x418, 0x419, 0x41A, 0x41B, 0x41C, 0x41D, 0x41E, 0x41F, 0x420, 0x421, 0x422, 0x423, 0x424, 0x425, 0x426, 0x427, 0x428, 0x429, 0x42A, 0x42B, 0x42C, 0x42D, 0x42E, 0x42F, 0x401, 0x402, 0x403, 0x404, 0x405, 0x406, 0x407, 0x408, 0x409, 0x40A, 0x40B, 0x40C, 0x40E, 0x40F, 0x2160, 0x2161, 0x2162, 0x2163, 0x2164, 0x2165, 0x2166, 0x2167, 0x2168, 0x2169, 0x216A, 0x216B, 0x216C, 0x216D, 0x216E, 0x216F, 0xFF21, 0xFF22, 0xFF23, 0xFF24, 0xFF25, 0xFF26, 0xFF27, 0xFF28, 0xFF29, 0xFF2A, 0xFF2B, 0xFF2C, 0xFF2D, 0xFF2E, 0xFF2F, 0xFF30, 0xFF31, 0xFF32, 0xFF33, 0xFF34, 0xFF35, 0xFF36, 0xFF37, 0xFF38, 0xFF39, 0xFF3A, 0 };
	int i;


	for (i = 0; tbl_lower[i] && chr != tbl_lower[i]; i++) ;
 800a272:	2300      	movs	r3, #0
 800a274:	60fb      	str	r3, [r7, #12]
 800a276:	e002      	b.n	800a27e <ff_wtoupper+0x16>
 800a278:	68fb      	ldr	r3, [r7, #12]
 800a27a:	3301      	adds	r3, #1
 800a27c:	60fb      	str	r3, [r7, #12]
 800a27e:	4a0f      	ldr	r2, [pc, #60]	; (800a2bc <ff_wtoupper+0x54>)
 800a280:	68fb      	ldr	r3, [r7, #12]
 800a282:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a286:	2b00      	cmp	r3, #0
 800a288:	d006      	beq.n	800a298 <ff_wtoupper+0x30>
 800a28a:	4a0c      	ldr	r2, [pc, #48]	; (800a2bc <ff_wtoupper+0x54>)
 800a28c:	68fb      	ldr	r3, [r7, #12]
 800a28e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a292:	88fa      	ldrh	r2, [r7, #6]
 800a294:	429a      	cmp	r2, r3
 800a296:	d1ef      	bne.n	800a278 <ff_wtoupper+0x10>

	return tbl_lower[i] ? tbl_upper[i] : chr;
 800a298:	4a08      	ldr	r2, [pc, #32]	; (800a2bc <ff_wtoupper+0x54>)
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d004      	beq.n	800a2ae <ff_wtoupper+0x46>
 800a2a4:	4a06      	ldr	r2, [pc, #24]	; (800a2c0 <ff_wtoupper+0x58>)
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a2ac:	e000      	b.n	800a2b0 <ff_wtoupper+0x48>
 800a2ae:	88fb      	ldrh	r3, [r7, #6]
}
 800a2b0:	4618      	mov	r0, r3
 800a2b2:	3714      	adds	r7, #20
 800a2b4:	46bd      	mov	sp, r7
 800a2b6:	bc80      	pop	{r7}
 800a2b8:	4770      	bx	lr
 800a2ba:	bf00      	nop
 800a2bc:	0800d700 	.word	0x0800d700
 800a2c0:	0800d8e0 	.word	0x0800d8e0

0800a2c4 <__errno>:
 800a2c4:	4b01      	ldr	r3, [pc, #4]	; (800a2cc <__errno+0x8>)
 800a2c6:	6818      	ldr	r0, [r3, #0]
 800a2c8:	4770      	bx	lr
 800a2ca:	bf00      	nop
 800a2cc:	20000034 	.word	0x20000034

0800a2d0 <__libc_init_array>:
 800a2d0:	b570      	push	{r4, r5, r6, lr}
 800a2d2:	2600      	movs	r6, #0
 800a2d4:	4d0c      	ldr	r5, [pc, #48]	; (800a308 <__libc_init_array+0x38>)
 800a2d6:	4c0d      	ldr	r4, [pc, #52]	; (800a30c <__libc_init_array+0x3c>)
 800a2d8:	1b64      	subs	r4, r4, r5
 800a2da:	10a4      	asrs	r4, r4, #2
 800a2dc:	42a6      	cmp	r6, r4
 800a2de:	d109      	bne.n	800a2f4 <__libc_init_array+0x24>
 800a2e0:	f002 fcf8 	bl	800ccd4 <_init>
 800a2e4:	2600      	movs	r6, #0
 800a2e6:	4d0a      	ldr	r5, [pc, #40]	; (800a310 <__libc_init_array+0x40>)
 800a2e8:	4c0a      	ldr	r4, [pc, #40]	; (800a314 <__libc_init_array+0x44>)
 800a2ea:	1b64      	subs	r4, r4, r5
 800a2ec:	10a4      	asrs	r4, r4, #2
 800a2ee:	42a6      	cmp	r6, r4
 800a2f0:	d105      	bne.n	800a2fe <__libc_init_array+0x2e>
 800a2f2:	bd70      	pop	{r4, r5, r6, pc}
 800a2f4:	f855 3b04 	ldr.w	r3, [r5], #4
 800a2f8:	4798      	blx	r3
 800a2fa:	3601      	adds	r6, #1
 800a2fc:	e7ee      	b.n	800a2dc <__libc_init_array+0xc>
 800a2fe:	f855 3b04 	ldr.w	r3, [r5], #4
 800a302:	4798      	blx	r3
 800a304:	3601      	adds	r6, #1
 800a306:	e7f2      	b.n	800a2ee <__libc_init_array+0x1e>
 800a308:	0800deac 	.word	0x0800deac
 800a30c:	0800deac 	.word	0x0800deac
 800a310:	0800deac 	.word	0x0800deac
 800a314:	0800deb0 	.word	0x0800deb0

0800a318 <memset>:
 800a318:	4603      	mov	r3, r0
 800a31a:	4402      	add	r2, r0
 800a31c:	4293      	cmp	r3, r2
 800a31e:	d100      	bne.n	800a322 <memset+0xa>
 800a320:	4770      	bx	lr
 800a322:	f803 1b01 	strb.w	r1, [r3], #1
 800a326:	e7f9      	b.n	800a31c <memset+0x4>

0800a328 <__cvt>:
 800a328:	2b00      	cmp	r3, #0
 800a32a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a32e:	461f      	mov	r7, r3
 800a330:	bfbb      	ittet	lt
 800a332:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800a336:	461f      	movlt	r7, r3
 800a338:	2300      	movge	r3, #0
 800a33a:	232d      	movlt	r3, #45	; 0x2d
 800a33c:	b088      	sub	sp, #32
 800a33e:	4614      	mov	r4, r2
 800a340:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a342:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800a344:	7013      	strb	r3, [r2, #0]
 800a346:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a348:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800a34c:	f023 0820 	bic.w	r8, r3, #32
 800a350:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a354:	d005      	beq.n	800a362 <__cvt+0x3a>
 800a356:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800a35a:	d100      	bne.n	800a35e <__cvt+0x36>
 800a35c:	3501      	adds	r5, #1
 800a35e:	2302      	movs	r3, #2
 800a360:	e000      	b.n	800a364 <__cvt+0x3c>
 800a362:	2303      	movs	r3, #3
 800a364:	aa07      	add	r2, sp, #28
 800a366:	9204      	str	r2, [sp, #16]
 800a368:	aa06      	add	r2, sp, #24
 800a36a:	e9cd a202 	strd	sl, r2, [sp, #8]
 800a36e:	e9cd 3500 	strd	r3, r5, [sp]
 800a372:	4622      	mov	r2, r4
 800a374:	463b      	mov	r3, r7
 800a376:	f000 fcc7 	bl	800ad08 <_dtoa_r>
 800a37a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800a37e:	4606      	mov	r6, r0
 800a380:	d102      	bne.n	800a388 <__cvt+0x60>
 800a382:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a384:	07db      	lsls	r3, r3, #31
 800a386:	d522      	bpl.n	800a3ce <__cvt+0xa6>
 800a388:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a38c:	eb06 0905 	add.w	r9, r6, r5
 800a390:	d110      	bne.n	800a3b4 <__cvt+0x8c>
 800a392:	7833      	ldrb	r3, [r6, #0]
 800a394:	2b30      	cmp	r3, #48	; 0x30
 800a396:	d10a      	bne.n	800a3ae <__cvt+0x86>
 800a398:	2200      	movs	r2, #0
 800a39a:	2300      	movs	r3, #0
 800a39c:	4620      	mov	r0, r4
 800a39e:	4639      	mov	r1, r7
 800a3a0:	f7f6 fb6e 	bl	8000a80 <__aeabi_dcmpeq>
 800a3a4:	b918      	cbnz	r0, 800a3ae <__cvt+0x86>
 800a3a6:	f1c5 0501 	rsb	r5, r5, #1
 800a3aa:	f8ca 5000 	str.w	r5, [sl]
 800a3ae:	f8da 3000 	ldr.w	r3, [sl]
 800a3b2:	4499      	add	r9, r3
 800a3b4:	2200      	movs	r2, #0
 800a3b6:	2300      	movs	r3, #0
 800a3b8:	4620      	mov	r0, r4
 800a3ba:	4639      	mov	r1, r7
 800a3bc:	f7f6 fb60 	bl	8000a80 <__aeabi_dcmpeq>
 800a3c0:	b108      	cbz	r0, 800a3c6 <__cvt+0x9e>
 800a3c2:	f8cd 901c 	str.w	r9, [sp, #28]
 800a3c6:	2230      	movs	r2, #48	; 0x30
 800a3c8:	9b07      	ldr	r3, [sp, #28]
 800a3ca:	454b      	cmp	r3, r9
 800a3cc:	d307      	bcc.n	800a3de <__cvt+0xb6>
 800a3ce:	4630      	mov	r0, r6
 800a3d0:	9b07      	ldr	r3, [sp, #28]
 800a3d2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800a3d4:	1b9b      	subs	r3, r3, r6
 800a3d6:	6013      	str	r3, [r2, #0]
 800a3d8:	b008      	add	sp, #32
 800a3da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3de:	1c59      	adds	r1, r3, #1
 800a3e0:	9107      	str	r1, [sp, #28]
 800a3e2:	701a      	strb	r2, [r3, #0]
 800a3e4:	e7f0      	b.n	800a3c8 <__cvt+0xa0>

0800a3e6 <__exponent>:
 800a3e6:	4603      	mov	r3, r0
 800a3e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a3ea:	2900      	cmp	r1, #0
 800a3ec:	f803 2b02 	strb.w	r2, [r3], #2
 800a3f0:	bfb6      	itet	lt
 800a3f2:	222d      	movlt	r2, #45	; 0x2d
 800a3f4:	222b      	movge	r2, #43	; 0x2b
 800a3f6:	4249      	neglt	r1, r1
 800a3f8:	2909      	cmp	r1, #9
 800a3fa:	7042      	strb	r2, [r0, #1]
 800a3fc:	dd2b      	ble.n	800a456 <__exponent+0x70>
 800a3fe:	f10d 0407 	add.w	r4, sp, #7
 800a402:	46a4      	mov	ip, r4
 800a404:	270a      	movs	r7, #10
 800a406:	fb91 f6f7 	sdiv	r6, r1, r7
 800a40a:	460a      	mov	r2, r1
 800a40c:	46a6      	mov	lr, r4
 800a40e:	fb07 1516 	mls	r5, r7, r6, r1
 800a412:	2a63      	cmp	r2, #99	; 0x63
 800a414:	f105 0530 	add.w	r5, r5, #48	; 0x30
 800a418:	4631      	mov	r1, r6
 800a41a:	f104 34ff 	add.w	r4, r4, #4294967295
 800a41e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800a422:	dcf0      	bgt.n	800a406 <__exponent+0x20>
 800a424:	3130      	adds	r1, #48	; 0x30
 800a426:	f1ae 0502 	sub.w	r5, lr, #2
 800a42a:	f804 1c01 	strb.w	r1, [r4, #-1]
 800a42e:	4629      	mov	r1, r5
 800a430:	1c44      	adds	r4, r0, #1
 800a432:	4561      	cmp	r1, ip
 800a434:	d30a      	bcc.n	800a44c <__exponent+0x66>
 800a436:	f10d 0209 	add.w	r2, sp, #9
 800a43a:	eba2 020e 	sub.w	r2, r2, lr
 800a43e:	4565      	cmp	r5, ip
 800a440:	bf88      	it	hi
 800a442:	2200      	movhi	r2, #0
 800a444:	4413      	add	r3, r2
 800a446:	1a18      	subs	r0, r3, r0
 800a448:	b003      	add	sp, #12
 800a44a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a44c:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a450:	f804 2f01 	strb.w	r2, [r4, #1]!
 800a454:	e7ed      	b.n	800a432 <__exponent+0x4c>
 800a456:	2330      	movs	r3, #48	; 0x30
 800a458:	3130      	adds	r1, #48	; 0x30
 800a45a:	7083      	strb	r3, [r0, #2]
 800a45c:	70c1      	strb	r1, [r0, #3]
 800a45e:	1d03      	adds	r3, r0, #4
 800a460:	e7f1      	b.n	800a446 <__exponent+0x60>
	...

0800a464 <_printf_float>:
 800a464:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a468:	b091      	sub	sp, #68	; 0x44
 800a46a:	460c      	mov	r4, r1
 800a46c:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800a470:	4616      	mov	r6, r2
 800a472:	461f      	mov	r7, r3
 800a474:	4605      	mov	r5, r0
 800a476:	f001 fa35 	bl	800b8e4 <_localeconv_r>
 800a47a:	6803      	ldr	r3, [r0, #0]
 800a47c:	4618      	mov	r0, r3
 800a47e:	9309      	str	r3, [sp, #36]	; 0x24
 800a480:	f7f5 fed2 	bl	8000228 <strlen>
 800a484:	2300      	movs	r3, #0
 800a486:	930e      	str	r3, [sp, #56]	; 0x38
 800a488:	f8d8 3000 	ldr.w	r3, [r8]
 800a48c:	900a      	str	r0, [sp, #40]	; 0x28
 800a48e:	3307      	adds	r3, #7
 800a490:	f023 0307 	bic.w	r3, r3, #7
 800a494:	f103 0208 	add.w	r2, r3, #8
 800a498:	f894 9018 	ldrb.w	r9, [r4, #24]
 800a49c:	f8d4 b000 	ldr.w	fp, [r4]
 800a4a0:	f8c8 2000 	str.w	r2, [r8]
 800a4a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4a8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800a4ac:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 800a4b0:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800a4b4:	930b      	str	r3, [sp, #44]	; 0x2c
 800a4b6:	f04f 32ff 	mov.w	r2, #4294967295
 800a4ba:	4640      	mov	r0, r8
 800a4bc:	4b9c      	ldr	r3, [pc, #624]	; (800a730 <_printf_float+0x2cc>)
 800a4be:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a4c0:	f7f6 fb10 	bl	8000ae4 <__aeabi_dcmpun>
 800a4c4:	bb70      	cbnz	r0, 800a524 <_printf_float+0xc0>
 800a4c6:	f04f 32ff 	mov.w	r2, #4294967295
 800a4ca:	4640      	mov	r0, r8
 800a4cc:	4b98      	ldr	r3, [pc, #608]	; (800a730 <_printf_float+0x2cc>)
 800a4ce:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a4d0:	f7f6 faea 	bl	8000aa8 <__aeabi_dcmple>
 800a4d4:	bb30      	cbnz	r0, 800a524 <_printf_float+0xc0>
 800a4d6:	2200      	movs	r2, #0
 800a4d8:	2300      	movs	r3, #0
 800a4da:	4640      	mov	r0, r8
 800a4dc:	4651      	mov	r1, sl
 800a4de:	f7f6 fad9 	bl	8000a94 <__aeabi_dcmplt>
 800a4e2:	b110      	cbz	r0, 800a4ea <_printf_float+0x86>
 800a4e4:	232d      	movs	r3, #45	; 0x2d
 800a4e6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a4ea:	4b92      	ldr	r3, [pc, #584]	; (800a734 <_printf_float+0x2d0>)
 800a4ec:	4892      	ldr	r0, [pc, #584]	; (800a738 <_printf_float+0x2d4>)
 800a4ee:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800a4f2:	bf94      	ite	ls
 800a4f4:	4698      	movls	r8, r3
 800a4f6:	4680      	movhi	r8, r0
 800a4f8:	2303      	movs	r3, #3
 800a4fa:	f04f 0a00 	mov.w	sl, #0
 800a4fe:	6123      	str	r3, [r4, #16]
 800a500:	f02b 0304 	bic.w	r3, fp, #4
 800a504:	6023      	str	r3, [r4, #0]
 800a506:	4633      	mov	r3, r6
 800a508:	4621      	mov	r1, r4
 800a50a:	4628      	mov	r0, r5
 800a50c:	9700      	str	r7, [sp, #0]
 800a50e:	aa0f      	add	r2, sp, #60	; 0x3c
 800a510:	f000 f9d4 	bl	800a8bc <_printf_common>
 800a514:	3001      	adds	r0, #1
 800a516:	f040 8090 	bne.w	800a63a <_printf_float+0x1d6>
 800a51a:	f04f 30ff 	mov.w	r0, #4294967295
 800a51e:	b011      	add	sp, #68	; 0x44
 800a520:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a524:	4642      	mov	r2, r8
 800a526:	4653      	mov	r3, sl
 800a528:	4640      	mov	r0, r8
 800a52a:	4651      	mov	r1, sl
 800a52c:	f7f6 fada 	bl	8000ae4 <__aeabi_dcmpun>
 800a530:	b148      	cbz	r0, 800a546 <_printf_float+0xe2>
 800a532:	f1ba 0f00 	cmp.w	sl, #0
 800a536:	bfb8      	it	lt
 800a538:	232d      	movlt	r3, #45	; 0x2d
 800a53a:	4880      	ldr	r0, [pc, #512]	; (800a73c <_printf_float+0x2d8>)
 800a53c:	bfb8      	it	lt
 800a53e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800a542:	4b7f      	ldr	r3, [pc, #508]	; (800a740 <_printf_float+0x2dc>)
 800a544:	e7d3      	b.n	800a4ee <_printf_float+0x8a>
 800a546:	6863      	ldr	r3, [r4, #4]
 800a548:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800a54c:	1c5a      	adds	r2, r3, #1
 800a54e:	d142      	bne.n	800a5d6 <_printf_float+0x172>
 800a550:	2306      	movs	r3, #6
 800a552:	6063      	str	r3, [r4, #4]
 800a554:	2200      	movs	r2, #0
 800a556:	9206      	str	r2, [sp, #24]
 800a558:	aa0e      	add	r2, sp, #56	; 0x38
 800a55a:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800a55e:	aa0d      	add	r2, sp, #52	; 0x34
 800a560:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800a564:	9203      	str	r2, [sp, #12]
 800a566:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800a56a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800a56e:	6023      	str	r3, [r4, #0]
 800a570:	6863      	ldr	r3, [r4, #4]
 800a572:	4642      	mov	r2, r8
 800a574:	9300      	str	r3, [sp, #0]
 800a576:	4628      	mov	r0, r5
 800a578:	4653      	mov	r3, sl
 800a57a:	910b      	str	r1, [sp, #44]	; 0x2c
 800a57c:	f7ff fed4 	bl	800a328 <__cvt>
 800a580:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a582:	4680      	mov	r8, r0
 800a584:	2947      	cmp	r1, #71	; 0x47
 800a586:	990d      	ldr	r1, [sp, #52]	; 0x34
 800a588:	d108      	bne.n	800a59c <_printf_float+0x138>
 800a58a:	1cc8      	adds	r0, r1, #3
 800a58c:	db02      	blt.n	800a594 <_printf_float+0x130>
 800a58e:	6863      	ldr	r3, [r4, #4]
 800a590:	4299      	cmp	r1, r3
 800a592:	dd40      	ble.n	800a616 <_printf_float+0x1b2>
 800a594:	f1a9 0902 	sub.w	r9, r9, #2
 800a598:	fa5f f989 	uxtb.w	r9, r9
 800a59c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800a5a0:	d81f      	bhi.n	800a5e2 <_printf_float+0x17e>
 800a5a2:	464a      	mov	r2, r9
 800a5a4:	3901      	subs	r1, #1
 800a5a6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a5aa:	910d      	str	r1, [sp, #52]	; 0x34
 800a5ac:	f7ff ff1b 	bl	800a3e6 <__exponent>
 800a5b0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a5b2:	4682      	mov	sl, r0
 800a5b4:	1813      	adds	r3, r2, r0
 800a5b6:	2a01      	cmp	r2, #1
 800a5b8:	6123      	str	r3, [r4, #16]
 800a5ba:	dc02      	bgt.n	800a5c2 <_printf_float+0x15e>
 800a5bc:	6822      	ldr	r2, [r4, #0]
 800a5be:	07d2      	lsls	r2, r2, #31
 800a5c0:	d501      	bpl.n	800a5c6 <_printf_float+0x162>
 800a5c2:	3301      	adds	r3, #1
 800a5c4:	6123      	str	r3, [r4, #16]
 800a5c6:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d09b      	beq.n	800a506 <_printf_float+0xa2>
 800a5ce:	232d      	movs	r3, #45	; 0x2d
 800a5d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a5d4:	e797      	b.n	800a506 <_printf_float+0xa2>
 800a5d6:	2947      	cmp	r1, #71	; 0x47
 800a5d8:	d1bc      	bne.n	800a554 <_printf_float+0xf0>
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d1ba      	bne.n	800a554 <_printf_float+0xf0>
 800a5de:	2301      	movs	r3, #1
 800a5e0:	e7b7      	b.n	800a552 <_printf_float+0xee>
 800a5e2:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800a5e6:	d118      	bne.n	800a61a <_printf_float+0x1b6>
 800a5e8:	2900      	cmp	r1, #0
 800a5ea:	6863      	ldr	r3, [r4, #4]
 800a5ec:	dd0b      	ble.n	800a606 <_printf_float+0x1a2>
 800a5ee:	6121      	str	r1, [r4, #16]
 800a5f0:	b913      	cbnz	r3, 800a5f8 <_printf_float+0x194>
 800a5f2:	6822      	ldr	r2, [r4, #0]
 800a5f4:	07d0      	lsls	r0, r2, #31
 800a5f6:	d502      	bpl.n	800a5fe <_printf_float+0x19a>
 800a5f8:	3301      	adds	r3, #1
 800a5fa:	440b      	add	r3, r1
 800a5fc:	6123      	str	r3, [r4, #16]
 800a5fe:	f04f 0a00 	mov.w	sl, #0
 800a602:	65a1      	str	r1, [r4, #88]	; 0x58
 800a604:	e7df      	b.n	800a5c6 <_printf_float+0x162>
 800a606:	b913      	cbnz	r3, 800a60e <_printf_float+0x1aa>
 800a608:	6822      	ldr	r2, [r4, #0]
 800a60a:	07d2      	lsls	r2, r2, #31
 800a60c:	d501      	bpl.n	800a612 <_printf_float+0x1ae>
 800a60e:	3302      	adds	r3, #2
 800a610:	e7f4      	b.n	800a5fc <_printf_float+0x198>
 800a612:	2301      	movs	r3, #1
 800a614:	e7f2      	b.n	800a5fc <_printf_float+0x198>
 800a616:	f04f 0967 	mov.w	r9, #103	; 0x67
 800a61a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a61c:	4299      	cmp	r1, r3
 800a61e:	db05      	blt.n	800a62c <_printf_float+0x1c8>
 800a620:	6823      	ldr	r3, [r4, #0]
 800a622:	6121      	str	r1, [r4, #16]
 800a624:	07d8      	lsls	r0, r3, #31
 800a626:	d5ea      	bpl.n	800a5fe <_printf_float+0x19a>
 800a628:	1c4b      	adds	r3, r1, #1
 800a62a:	e7e7      	b.n	800a5fc <_printf_float+0x198>
 800a62c:	2900      	cmp	r1, #0
 800a62e:	bfcc      	ite	gt
 800a630:	2201      	movgt	r2, #1
 800a632:	f1c1 0202 	rsble	r2, r1, #2
 800a636:	4413      	add	r3, r2
 800a638:	e7e0      	b.n	800a5fc <_printf_float+0x198>
 800a63a:	6823      	ldr	r3, [r4, #0]
 800a63c:	055a      	lsls	r2, r3, #21
 800a63e:	d407      	bmi.n	800a650 <_printf_float+0x1ec>
 800a640:	6923      	ldr	r3, [r4, #16]
 800a642:	4642      	mov	r2, r8
 800a644:	4631      	mov	r1, r6
 800a646:	4628      	mov	r0, r5
 800a648:	47b8      	blx	r7
 800a64a:	3001      	adds	r0, #1
 800a64c:	d12b      	bne.n	800a6a6 <_printf_float+0x242>
 800a64e:	e764      	b.n	800a51a <_printf_float+0xb6>
 800a650:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800a654:	f240 80dd 	bls.w	800a812 <_printf_float+0x3ae>
 800a658:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a65c:	2200      	movs	r2, #0
 800a65e:	2300      	movs	r3, #0
 800a660:	f7f6 fa0e 	bl	8000a80 <__aeabi_dcmpeq>
 800a664:	2800      	cmp	r0, #0
 800a666:	d033      	beq.n	800a6d0 <_printf_float+0x26c>
 800a668:	2301      	movs	r3, #1
 800a66a:	4631      	mov	r1, r6
 800a66c:	4628      	mov	r0, r5
 800a66e:	4a35      	ldr	r2, [pc, #212]	; (800a744 <_printf_float+0x2e0>)
 800a670:	47b8      	blx	r7
 800a672:	3001      	adds	r0, #1
 800a674:	f43f af51 	beq.w	800a51a <_printf_float+0xb6>
 800a678:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800a67c:	429a      	cmp	r2, r3
 800a67e:	db02      	blt.n	800a686 <_printf_float+0x222>
 800a680:	6823      	ldr	r3, [r4, #0]
 800a682:	07d8      	lsls	r0, r3, #31
 800a684:	d50f      	bpl.n	800a6a6 <_printf_float+0x242>
 800a686:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a68a:	4631      	mov	r1, r6
 800a68c:	4628      	mov	r0, r5
 800a68e:	47b8      	blx	r7
 800a690:	3001      	adds	r0, #1
 800a692:	f43f af42 	beq.w	800a51a <_printf_float+0xb6>
 800a696:	f04f 0800 	mov.w	r8, #0
 800a69a:	f104 091a 	add.w	r9, r4, #26
 800a69e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a6a0:	3b01      	subs	r3, #1
 800a6a2:	4543      	cmp	r3, r8
 800a6a4:	dc09      	bgt.n	800a6ba <_printf_float+0x256>
 800a6a6:	6823      	ldr	r3, [r4, #0]
 800a6a8:	079b      	lsls	r3, r3, #30
 800a6aa:	f100 8102 	bmi.w	800a8b2 <_printf_float+0x44e>
 800a6ae:	68e0      	ldr	r0, [r4, #12]
 800a6b0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a6b2:	4298      	cmp	r0, r3
 800a6b4:	bfb8      	it	lt
 800a6b6:	4618      	movlt	r0, r3
 800a6b8:	e731      	b.n	800a51e <_printf_float+0xba>
 800a6ba:	2301      	movs	r3, #1
 800a6bc:	464a      	mov	r2, r9
 800a6be:	4631      	mov	r1, r6
 800a6c0:	4628      	mov	r0, r5
 800a6c2:	47b8      	blx	r7
 800a6c4:	3001      	adds	r0, #1
 800a6c6:	f43f af28 	beq.w	800a51a <_printf_float+0xb6>
 800a6ca:	f108 0801 	add.w	r8, r8, #1
 800a6ce:	e7e6      	b.n	800a69e <_printf_float+0x23a>
 800a6d0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	dc38      	bgt.n	800a748 <_printf_float+0x2e4>
 800a6d6:	2301      	movs	r3, #1
 800a6d8:	4631      	mov	r1, r6
 800a6da:	4628      	mov	r0, r5
 800a6dc:	4a19      	ldr	r2, [pc, #100]	; (800a744 <_printf_float+0x2e0>)
 800a6de:	47b8      	blx	r7
 800a6e0:	3001      	adds	r0, #1
 800a6e2:	f43f af1a 	beq.w	800a51a <_printf_float+0xb6>
 800a6e6:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800a6ea:	4313      	orrs	r3, r2
 800a6ec:	d102      	bne.n	800a6f4 <_printf_float+0x290>
 800a6ee:	6823      	ldr	r3, [r4, #0]
 800a6f0:	07d9      	lsls	r1, r3, #31
 800a6f2:	d5d8      	bpl.n	800a6a6 <_printf_float+0x242>
 800a6f4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a6f8:	4631      	mov	r1, r6
 800a6fa:	4628      	mov	r0, r5
 800a6fc:	47b8      	blx	r7
 800a6fe:	3001      	adds	r0, #1
 800a700:	f43f af0b 	beq.w	800a51a <_printf_float+0xb6>
 800a704:	f04f 0900 	mov.w	r9, #0
 800a708:	f104 0a1a 	add.w	sl, r4, #26
 800a70c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a70e:	425b      	negs	r3, r3
 800a710:	454b      	cmp	r3, r9
 800a712:	dc01      	bgt.n	800a718 <_printf_float+0x2b4>
 800a714:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a716:	e794      	b.n	800a642 <_printf_float+0x1de>
 800a718:	2301      	movs	r3, #1
 800a71a:	4652      	mov	r2, sl
 800a71c:	4631      	mov	r1, r6
 800a71e:	4628      	mov	r0, r5
 800a720:	47b8      	blx	r7
 800a722:	3001      	adds	r0, #1
 800a724:	f43f aef9 	beq.w	800a51a <_printf_float+0xb6>
 800a728:	f109 0901 	add.w	r9, r9, #1
 800a72c:	e7ee      	b.n	800a70c <_printf_float+0x2a8>
 800a72e:	bf00      	nop
 800a730:	7fefffff 	.word	0x7fefffff
 800a734:	0800dac4 	.word	0x0800dac4
 800a738:	0800dac8 	.word	0x0800dac8
 800a73c:	0800dad0 	.word	0x0800dad0
 800a740:	0800dacc 	.word	0x0800dacc
 800a744:	0800dad4 	.word	0x0800dad4
 800a748:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a74a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a74c:	429a      	cmp	r2, r3
 800a74e:	bfa8      	it	ge
 800a750:	461a      	movge	r2, r3
 800a752:	2a00      	cmp	r2, #0
 800a754:	4691      	mov	r9, r2
 800a756:	dc37      	bgt.n	800a7c8 <_printf_float+0x364>
 800a758:	f04f 0b00 	mov.w	fp, #0
 800a75c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a760:	f104 021a 	add.w	r2, r4, #26
 800a764:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800a768:	ebaa 0309 	sub.w	r3, sl, r9
 800a76c:	455b      	cmp	r3, fp
 800a76e:	dc33      	bgt.n	800a7d8 <_printf_float+0x374>
 800a770:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800a774:	429a      	cmp	r2, r3
 800a776:	db3b      	blt.n	800a7f0 <_printf_float+0x38c>
 800a778:	6823      	ldr	r3, [r4, #0]
 800a77a:	07da      	lsls	r2, r3, #31
 800a77c:	d438      	bmi.n	800a7f0 <_printf_float+0x38c>
 800a77e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a780:	990d      	ldr	r1, [sp, #52]	; 0x34
 800a782:	eba2 030a 	sub.w	r3, r2, sl
 800a786:	eba2 0901 	sub.w	r9, r2, r1
 800a78a:	4599      	cmp	r9, r3
 800a78c:	bfa8      	it	ge
 800a78e:	4699      	movge	r9, r3
 800a790:	f1b9 0f00 	cmp.w	r9, #0
 800a794:	dc34      	bgt.n	800a800 <_printf_float+0x39c>
 800a796:	f04f 0800 	mov.w	r8, #0
 800a79a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a79e:	f104 0a1a 	add.w	sl, r4, #26
 800a7a2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800a7a6:	1a9b      	subs	r3, r3, r2
 800a7a8:	eba3 0309 	sub.w	r3, r3, r9
 800a7ac:	4543      	cmp	r3, r8
 800a7ae:	f77f af7a 	ble.w	800a6a6 <_printf_float+0x242>
 800a7b2:	2301      	movs	r3, #1
 800a7b4:	4652      	mov	r2, sl
 800a7b6:	4631      	mov	r1, r6
 800a7b8:	4628      	mov	r0, r5
 800a7ba:	47b8      	blx	r7
 800a7bc:	3001      	adds	r0, #1
 800a7be:	f43f aeac 	beq.w	800a51a <_printf_float+0xb6>
 800a7c2:	f108 0801 	add.w	r8, r8, #1
 800a7c6:	e7ec      	b.n	800a7a2 <_printf_float+0x33e>
 800a7c8:	4613      	mov	r3, r2
 800a7ca:	4631      	mov	r1, r6
 800a7cc:	4642      	mov	r2, r8
 800a7ce:	4628      	mov	r0, r5
 800a7d0:	47b8      	blx	r7
 800a7d2:	3001      	adds	r0, #1
 800a7d4:	d1c0      	bne.n	800a758 <_printf_float+0x2f4>
 800a7d6:	e6a0      	b.n	800a51a <_printf_float+0xb6>
 800a7d8:	2301      	movs	r3, #1
 800a7da:	4631      	mov	r1, r6
 800a7dc:	4628      	mov	r0, r5
 800a7de:	920b      	str	r2, [sp, #44]	; 0x2c
 800a7e0:	47b8      	blx	r7
 800a7e2:	3001      	adds	r0, #1
 800a7e4:	f43f ae99 	beq.w	800a51a <_printf_float+0xb6>
 800a7e8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a7ea:	f10b 0b01 	add.w	fp, fp, #1
 800a7ee:	e7b9      	b.n	800a764 <_printf_float+0x300>
 800a7f0:	4631      	mov	r1, r6
 800a7f2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a7f6:	4628      	mov	r0, r5
 800a7f8:	47b8      	blx	r7
 800a7fa:	3001      	adds	r0, #1
 800a7fc:	d1bf      	bne.n	800a77e <_printf_float+0x31a>
 800a7fe:	e68c      	b.n	800a51a <_printf_float+0xb6>
 800a800:	464b      	mov	r3, r9
 800a802:	4631      	mov	r1, r6
 800a804:	4628      	mov	r0, r5
 800a806:	eb08 020a 	add.w	r2, r8, sl
 800a80a:	47b8      	blx	r7
 800a80c:	3001      	adds	r0, #1
 800a80e:	d1c2      	bne.n	800a796 <_printf_float+0x332>
 800a810:	e683      	b.n	800a51a <_printf_float+0xb6>
 800a812:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a814:	2a01      	cmp	r2, #1
 800a816:	dc01      	bgt.n	800a81c <_printf_float+0x3b8>
 800a818:	07db      	lsls	r3, r3, #31
 800a81a:	d537      	bpl.n	800a88c <_printf_float+0x428>
 800a81c:	2301      	movs	r3, #1
 800a81e:	4642      	mov	r2, r8
 800a820:	4631      	mov	r1, r6
 800a822:	4628      	mov	r0, r5
 800a824:	47b8      	blx	r7
 800a826:	3001      	adds	r0, #1
 800a828:	f43f ae77 	beq.w	800a51a <_printf_float+0xb6>
 800a82c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a830:	4631      	mov	r1, r6
 800a832:	4628      	mov	r0, r5
 800a834:	47b8      	blx	r7
 800a836:	3001      	adds	r0, #1
 800a838:	f43f ae6f 	beq.w	800a51a <_printf_float+0xb6>
 800a83c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a840:	2200      	movs	r2, #0
 800a842:	2300      	movs	r3, #0
 800a844:	f7f6 f91c 	bl	8000a80 <__aeabi_dcmpeq>
 800a848:	b9d8      	cbnz	r0, 800a882 <_printf_float+0x41e>
 800a84a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a84c:	f108 0201 	add.w	r2, r8, #1
 800a850:	3b01      	subs	r3, #1
 800a852:	4631      	mov	r1, r6
 800a854:	4628      	mov	r0, r5
 800a856:	47b8      	blx	r7
 800a858:	3001      	adds	r0, #1
 800a85a:	d10e      	bne.n	800a87a <_printf_float+0x416>
 800a85c:	e65d      	b.n	800a51a <_printf_float+0xb6>
 800a85e:	2301      	movs	r3, #1
 800a860:	464a      	mov	r2, r9
 800a862:	4631      	mov	r1, r6
 800a864:	4628      	mov	r0, r5
 800a866:	47b8      	blx	r7
 800a868:	3001      	adds	r0, #1
 800a86a:	f43f ae56 	beq.w	800a51a <_printf_float+0xb6>
 800a86e:	f108 0801 	add.w	r8, r8, #1
 800a872:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a874:	3b01      	subs	r3, #1
 800a876:	4543      	cmp	r3, r8
 800a878:	dcf1      	bgt.n	800a85e <_printf_float+0x3fa>
 800a87a:	4653      	mov	r3, sl
 800a87c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a880:	e6e0      	b.n	800a644 <_printf_float+0x1e0>
 800a882:	f04f 0800 	mov.w	r8, #0
 800a886:	f104 091a 	add.w	r9, r4, #26
 800a88a:	e7f2      	b.n	800a872 <_printf_float+0x40e>
 800a88c:	2301      	movs	r3, #1
 800a88e:	4642      	mov	r2, r8
 800a890:	e7df      	b.n	800a852 <_printf_float+0x3ee>
 800a892:	2301      	movs	r3, #1
 800a894:	464a      	mov	r2, r9
 800a896:	4631      	mov	r1, r6
 800a898:	4628      	mov	r0, r5
 800a89a:	47b8      	blx	r7
 800a89c:	3001      	adds	r0, #1
 800a89e:	f43f ae3c 	beq.w	800a51a <_printf_float+0xb6>
 800a8a2:	f108 0801 	add.w	r8, r8, #1
 800a8a6:	68e3      	ldr	r3, [r4, #12]
 800a8a8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a8aa:	1a5b      	subs	r3, r3, r1
 800a8ac:	4543      	cmp	r3, r8
 800a8ae:	dcf0      	bgt.n	800a892 <_printf_float+0x42e>
 800a8b0:	e6fd      	b.n	800a6ae <_printf_float+0x24a>
 800a8b2:	f04f 0800 	mov.w	r8, #0
 800a8b6:	f104 0919 	add.w	r9, r4, #25
 800a8ba:	e7f4      	b.n	800a8a6 <_printf_float+0x442>

0800a8bc <_printf_common>:
 800a8bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a8c0:	4616      	mov	r6, r2
 800a8c2:	4699      	mov	r9, r3
 800a8c4:	688a      	ldr	r2, [r1, #8]
 800a8c6:	690b      	ldr	r3, [r1, #16]
 800a8c8:	4607      	mov	r7, r0
 800a8ca:	4293      	cmp	r3, r2
 800a8cc:	bfb8      	it	lt
 800a8ce:	4613      	movlt	r3, r2
 800a8d0:	6033      	str	r3, [r6, #0]
 800a8d2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a8d6:	460c      	mov	r4, r1
 800a8d8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a8dc:	b10a      	cbz	r2, 800a8e2 <_printf_common+0x26>
 800a8de:	3301      	adds	r3, #1
 800a8e0:	6033      	str	r3, [r6, #0]
 800a8e2:	6823      	ldr	r3, [r4, #0]
 800a8e4:	0699      	lsls	r1, r3, #26
 800a8e6:	bf42      	ittt	mi
 800a8e8:	6833      	ldrmi	r3, [r6, #0]
 800a8ea:	3302      	addmi	r3, #2
 800a8ec:	6033      	strmi	r3, [r6, #0]
 800a8ee:	6825      	ldr	r5, [r4, #0]
 800a8f0:	f015 0506 	ands.w	r5, r5, #6
 800a8f4:	d106      	bne.n	800a904 <_printf_common+0x48>
 800a8f6:	f104 0a19 	add.w	sl, r4, #25
 800a8fa:	68e3      	ldr	r3, [r4, #12]
 800a8fc:	6832      	ldr	r2, [r6, #0]
 800a8fe:	1a9b      	subs	r3, r3, r2
 800a900:	42ab      	cmp	r3, r5
 800a902:	dc28      	bgt.n	800a956 <_printf_common+0x9a>
 800a904:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a908:	1e13      	subs	r3, r2, #0
 800a90a:	6822      	ldr	r2, [r4, #0]
 800a90c:	bf18      	it	ne
 800a90e:	2301      	movne	r3, #1
 800a910:	0692      	lsls	r2, r2, #26
 800a912:	d42d      	bmi.n	800a970 <_printf_common+0xb4>
 800a914:	4649      	mov	r1, r9
 800a916:	4638      	mov	r0, r7
 800a918:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a91c:	47c0      	blx	r8
 800a91e:	3001      	adds	r0, #1
 800a920:	d020      	beq.n	800a964 <_printf_common+0xa8>
 800a922:	6823      	ldr	r3, [r4, #0]
 800a924:	68e5      	ldr	r5, [r4, #12]
 800a926:	f003 0306 	and.w	r3, r3, #6
 800a92a:	2b04      	cmp	r3, #4
 800a92c:	bf18      	it	ne
 800a92e:	2500      	movne	r5, #0
 800a930:	6832      	ldr	r2, [r6, #0]
 800a932:	f04f 0600 	mov.w	r6, #0
 800a936:	68a3      	ldr	r3, [r4, #8]
 800a938:	bf08      	it	eq
 800a93a:	1aad      	subeq	r5, r5, r2
 800a93c:	6922      	ldr	r2, [r4, #16]
 800a93e:	bf08      	it	eq
 800a940:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a944:	4293      	cmp	r3, r2
 800a946:	bfc4      	itt	gt
 800a948:	1a9b      	subgt	r3, r3, r2
 800a94a:	18ed      	addgt	r5, r5, r3
 800a94c:	341a      	adds	r4, #26
 800a94e:	42b5      	cmp	r5, r6
 800a950:	d11a      	bne.n	800a988 <_printf_common+0xcc>
 800a952:	2000      	movs	r0, #0
 800a954:	e008      	b.n	800a968 <_printf_common+0xac>
 800a956:	2301      	movs	r3, #1
 800a958:	4652      	mov	r2, sl
 800a95a:	4649      	mov	r1, r9
 800a95c:	4638      	mov	r0, r7
 800a95e:	47c0      	blx	r8
 800a960:	3001      	adds	r0, #1
 800a962:	d103      	bne.n	800a96c <_printf_common+0xb0>
 800a964:	f04f 30ff 	mov.w	r0, #4294967295
 800a968:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a96c:	3501      	adds	r5, #1
 800a96e:	e7c4      	b.n	800a8fa <_printf_common+0x3e>
 800a970:	2030      	movs	r0, #48	; 0x30
 800a972:	18e1      	adds	r1, r4, r3
 800a974:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a978:	1c5a      	adds	r2, r3, #1
 800a97a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a97e:	4422      	add	r2, r4
 800a980:	3302      	adds	r3, #2
 800a982:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a986:	e7c5      	b.n	800a914 <_printf_common+0x58>
 800a988:	2301      	movs	r3, #1
 800a98a:	4622      	mov	r2, r4
 800a98c:	4649      	mov	r1, r9
 800a98e:	4638      	mov	r0, r7
 800a990:	47c0      	blx	r8
 800a992:	3001      	adds	r0, #1
 800a994:	d0e6      	beq.n	800a964 <_printf_common+0xa8>
 800a996:	3601      	adds	r6, #1
 800a998:	e7d9      	b.n	800a94e <_printf_common+0x92>
	...

0800a99c <_printf_i>:
 800a99c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a9a0:	460c      	mov	r4, r1
 800a9a2:	7e27      	ldrb	r7, [r4, #24]
 800a9a4:	4691      	mov	r9, r2
 800a9a6:	2f78      	cmp	r7, #120	; 0x78
 800a9a8:	4680      	mov	r8, r0
 800a9aa:	469a      	mov	sl, r3
 800a9ac:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a9ae:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a9b2:	d807      	bhi.n	800a9c4 <_printf_i+0x28>
 800a9b4:	2f62      	cmp	r7, #98	; 0x62
 800a9b6:	d80a      	bhi.n	800a9ce <_printf_i+0x32>
 800a9b8:	2f00      	cmp	r7, #0
 800a9ba:	f000 80d9 	beq.w	800ab70 <_printf_i+0x1d4>
 800a9be:	2f58      	cmp	r7, #88	; 0x58
 800a9c0:	f000 80a4 	beq.w	800ab0c <_printf_i+0x170>
 800a9c4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800a9c8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a9cc:	e03a      	b.n	800aa44 <_printf_i+0xa8>
 800a9ce:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a9d2:	2b15      	cmp	r3, #21
 800a9d4:	d8f6      	bhi.n	800a9c4 <_printf_i+0x28>
 800a9d6:	a001      	add	r0, pc, #4	; (adr r0, 800a9dc <_printf_i+0x40>)
 800a9d8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800a9dc:	0800aa35 	.word	0x0800aa35
 800a9e0:	0800aa49 	.word	0x0800aa49
 800a9e4:	0800a9c5 	.word	0x0800a9c5
 800a9e8:	0800a9c5 	.word	0x0800a9c5
 800a9ec:	0800a9c5 	.word	0x0800a9c5
 800a9f0:	0800a9c5 	.word	0x0800a9c5
 800a9f4:	0800aa49 	.word	0x0800aa49
 800a9f8:	0800a9c5 	.word	0x0800a9c5
 800a9fc:	0800a9c5 	.word	0x0800a9c5
 800aa00:	0800a9c5 	.word	0x0800a9c5
 800aa04:	0800a9c5 	.word	0x0800a9c5
 800aa08:	0800ab57 	.word	0x0800ab57
 800aa0c:	0800aa79 	.word	0x0800aa79
 800aa10:	0800ab39 	.word	0x0800ab39
 800aa14:	0800a9c5 	.word	0x0800a9c5
 800aa18:	0800a9c5 	.word	0x0800a9c5
 800aa1c:	0800ab79 	.word	0x0800ab79
 800aa20:	0800a9c5 	.word	0x0800a9c5
 800aa24:	0800aa79 	.word	0x0800aa79
 800aa28:	0800a9c5 	.word	0x0800a9c5
 800aa2c:	0800a9c5 	.word	0x0800a9c5
 800aa30:	0800ab41 	.word	0x0800ab41
 800aa34:	680b      	ldr	r3, [r1, #0]
 800aa36:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800aa3a:	1d1a      	adds	r2, r3, #4
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	600a      	str	r2, [r1, #0]
 800aa40:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800aa44:	2301      	movs	r3, #1
 800aa46:	e0a4      	b.n	800ab92 <_printf_i+0x1f6>
 800aa48:	6825      	ldr	r5, [r4, #0]
 800aa4a:	6808      	ldr	r0, [r1, #0]
 800aa4c:	062e      	lsls	r6, r5, #24
 800aa4e:	f100 0304 	add.w	r3, r0, #4
 800aa52:	d50a      	bpl.n	800aa6a <_printf_i+0xce>
 800aa54:	6805      	ldr	r5, [r0, #0]
 800aa56:	600b      	str	r3, [r1, #0]
 800aa58:	2d00      	cmp	r5, #0
 800aa5a:	da03      	bge.n	800aa64 <_printf_i+0xc8>
 800aa5c:	232d      	movs	r3, #45	; 0x2d
 800aa5e:	426d      	negs	r5, r5
 800aa60:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800aa64:	230a      	movs	r3, #10
 800aa66:	485e      	ldr	r0, [pc, #376]	; (800abe0 <_printf_i+0x244>)
 800aa68:	e019      	b.n	800aa9e <_printf_i+0x102>
 800aa6a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800aa6e:	6805      	ldr	r5, [r0, #0]
 800aa70:	600b      	str	r3, [r1, #0]
 800aa72:	bf18      	it	ne
 800aa74:	b22d      	sxthne	r5, r5
 800aa76:	e7ef      	b.n	800aa58 <_printf_i+0xbc>
 800aa78:	680b      	ldr	r3, [r1, #0]
 800aa7a:	6825      	ldr	r5, [r4, #0]
 800aa7c:	1d18      	adds	r0, r3, #4
 800aa7e:	6008      	str	r0, [r1, #0]
 800aa80:	0628      	lsls	r0, r5, #24
 800aa82:	d501      	bpl.n	800aa88 <_printf_i+0xec>
 800aa84:	681d      	ldr	r5, [r3, #0]
 800aa86:	e002      	b.n	800aa8e <_printf_i+0xf2>
 800aa88:	0669      	lsls	r1, r5, #25
 800aa8a:	d5fb      	bpl.n	800aa84 <_printf_i+0xe8>
 800aa8c:	881d      	ldrh	r5, [r3, #0]
 800aa8e:	2f6f      	cmp	r7, #111	; 0x6f
 800aa90:	bf0c      	ite	eq
 800aa92:	2308      	moveq	r3, #8
 800aa94:	230a      	movne	r3, #10
 800aa96:	4852      	ldr	r0, [pc, #328]	; (800abe0 <_printf_i+0x244>)
 800aa98:	2100      	movs	r1, #0
 800aa9a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800aa9e:	6866      	ldr	r6, [r4, #4]
 800aaa0:	2e00      	cmp	r6, #0
 800aaa2:	bfa8      	it	ge
 800aaa4:	6821      	ldrge	r1, [r4, #0]
 800aaa6:	60a6      	str	r6, [r4, #8]
 800aaa8:	bfa4      	itt	ge
 800aaaa:	f021 0104 	bicge.w	r1, r1, #4
 800aaae:	6021      	strge	r1, [r4, #0]
 800aab0:	b90d      	cbnz	r5, 800aab6 <_printf_i+0x11a>
 800aab2:	2e00      	cmp	r6, #0
 800aab4:	d04d      	beq.n	800ab52 <_printf_i+0x1b6>
 800aab6:	4616      	mov	r6, r2
 800aab8:	fbb5 f1f3 	udiv	r1, r5, r3
 800aabc:	fb03 5711 	mls	r7, r3, r1, r5
 800aac0:	5dc7      	ldrb	r7, [r0, r7]
 800aac2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800aac6:	462f      	mov	r7, r5
 800aac8:	42bb      	cmp	r3, r7
 800aaca:	460d      	mov	r5, r1
 800aacc:	d9f4      	bls.n	800aab8 <_printf_i+0x11c>
 800aace:	2b08      	cmp	r3, #8
 800aad0:	d10b      	bne.n	800aaea <_printf_i+0x14e>
 800aad2:	6823      	ldr	r3, [r4, #0]
 800aad4:	07df      	lsls	r7, r3, #31
 800aad6:	d508      	bpl.n	800aaea <_printf_i+0x14e>
 800aad8:	6923      	ldr	r3, [r4, #16]
 800aada:	6861      	ldr	r1, [r4, #4]
 800aadc:	4299      	cmp	r1, r3
 800aade:	bfde      	ittt	le
 800aae0:	2330      	movle	r3, #48	; 0x30
 800aae2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800aae6:	f106 36ff 	addle.w	r6, r6, #4294967295
 800aaea:	1b92      	subs	r2, r2, r6
 800aaec:	6122      	str	r2, [r4, #16]
 800aaee:	464b      	mov	r3, r9
 800aaf0:	4621      	mov	r1, r4
 800aaf2:	4640      	mov	r0, r8
 800aaf4:	f8cd a000 	str.w	sl, [sp]
 800aaf8:	aa03      	add	r2, sp, #12
 800aafa:	f7ff fedf 	bl	800a8bc <_printf_common>
 800aafe:	3001      	adds	r0, #1
 800ab00:	d14c      	bne.n	800ab9c <_printf_i+0x200>
 800ab02:	f04f 30ff 	mov.w	r0, #4294967295
 800ab06:	b004      	add	sp, #16
 800ab08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab0c:	4834      	ldr	r0, [pc, #208]	; (800abe0 <_printf_i+0x244>)
 800ab0e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800ab12:	680e      	ldr	r6, [r1, #0]
 800ab14:	6823      	ldr	r3, [r4, #0]
 800ab16:	f856 5b04 	ldr.w	r5, [r6], #4
 800ab1a:	061f      	lsls	r7, r3, #24
 800ab1c:	600e      	str	r6, [r1, #0]
 800ab1e:	d514      	bpl.n	800ab4a <_printf_i+0x1ae>
 800ab20:	07d9      	lsls	r1, r3, #31
 800ab22:	bf44      	itt	mi
 800ab24:	f043 0320 	orrmi.w	r3, r3, #32
 800ab28:	6023      	strmi	r3, [r4, #0]
 800ab2a:	b91d      	cbnz	r5, 800ab34 <_printf_i+0x198>
 800ab2c:	6823      	ldr	r3, [r4, #0]
 800ab2e:	f023 0320 	bic.w	r3, r3, #32
 800ab32:	6023      	str	r3, [r4, #0]
 800ab34:	2310      	movs	r3, #16
 800ab36:	e7af      	b.n	800aa98 <_printf_i+0xfc>
 800ab38:	6823      	ldr	r3, [r4, #0]
 800ab3a:	f043 0320 	orr.w	r3, r3, #32
 800ab3e:	6023      	str	r3, [r4, #0]
 800ab40:	2378      	movs	r3, #120	; 0x78
 800ab42:	4828      	ldr	r0, [pc, #160]	; (800abe4 <_printf_i+0x248>)
 800ab44:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ab48:	e7e3      	b.n	800ab12 <_printf_i+0x176>
 800ab4a:	065e      	lsls	r6, r3, #25
 800ab4c:	bf48      	it	mi
 800ab4e:	b2ad      	uxthmi	r5, r5
 800ab50:	e7e6      	b.n	800ab20 <_printf_i+0x184>
 800ab52:	4616      	mov	r6, r2
 800ab54:	e7bb      	b.n	800aace <_printf_i+0x132>
 800ab56:	680b      	ldr	r3, [r1, #0]
 800ab58:	6826      	ldr	r6, [r4, #0]
 800ab5a:	1d1d      	adds	r5, r3, #4
 800ab5c:	6960      	ldr	r0, [r4, #20]
 800ab5e:	600d      	str	r5, [r1, #0]
 800ab60:	0635      	lsls	r5, r6, #24
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	d501      	bpl.n	800ab6a <_printf_i+0x1ce>
 800ab66:	6018      	str	r0, [r3, #0]
 800ab68:	e002      	b.n	800ab70 <_printf_i+0x1d4>
 800ab6a:	0671      	lsls	r1, r6, #25
 800ab6c:	d5fb      	bpl.n	800ab66 <_printf_i+0x1ca>
 800ab6e:	8018      	strh	r0, [r3, #0]
 800ab70:	2300      	movs	r3, #0
 800ab72:	4616      	mov	r6, r2
 800ab74:	6123      	str	r3, [r4, #16]
 800ab76:	e7ba      	b.n	800aaee <_printf_i+0x152>
 800ab78:	680b      	ldr	r3, [r1, #0]
 800ab7a:	1d1a      	adds	r2, r3, #4
 800ab7c:	600a      	str	r2, [r1, #0]
 800ab7e:	681e      	ldr	r6, [r3, #0]
 800ab80:	2100      	movs	r1, #0
 800ab82:	4630      	mov	r0, r6
 800ab84:	6862      	ldr	r2, [r4, #4]
 800ab86:	f000 feb9 	bl	800b8fc <memchr>
 800ab8a:	b108      	cbz	r0, 800ab90 <_printf_i+0x1f4>
 800ab8c:	1b80      	subs	r0, r0, r6
 800ab8e:	6060      	str	r0, [r4, #4]
 800ab90:	6863      	ldr	r3, [r4, #4]
 800ab92:	6123      	str	r3, [r4, #16]
 800ab94:	2300      	movs	r3, #0
 800ab96:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ab9a:	e7a8      	b.n	800aaee <_printf_i+0x152>
 800ab9c:	4632      	mov	r2, r6
 800ab9e:	4649      	mov	r1, r9
 800aba0:	4640      	mov	r0, r8
 800aba2:	6923      	ldr	r3, [r4, #16]
 800aba4:	47d0      	blx	sl
 800aba6:	3001      	adds	r0, #1
 800aba8:	d0ab      	beq.n	800ab02 <_printf_i+0x166>
 800abaa:	6823      	ldr	r3, [r4, #0]
 800abac:	079b      	lsls	r3, r3, #30
 800abae:	d413      	bmi.n	800abd8 <_printf_i+0x23c>
 800abb0:	68e0      	ldr	r0, [r4, #12]
 800abb2:	9b03      	ldr	r3, [sp, #12]
 800abb4:	4298      	cmp	r0, r3
 800abb6:	bfb8      	it	lt
 800abb8:	4618      	movlt	r0, r3
 800abba:	e7a4      	b.n	800ab06 <_printf_i+0x16a>
 800abbc:	2301      	movs	r3, #1
 800abbe:	4632      	mov	r2, r6
 800abc0:	4649      	mov	r1, r9
 800abc2:	4640      	mov	r0, r8
 800abc4:	47d0      	blx	sl
 800abc6:	3001      	adds	r0, #1
 800abc8:	d09b      	beq.n	800ab02 <_printf_i+0x166>
 800abca:	3501      	adds	r5, #1
 800abcc:	68e3      	ldr	r3, [r4, #12]
 800abce:	9903      	ldr	r1, [sp, #12]
 800abd0:	1a5b      	subs	r3, r3, r1
 800abd2:	42ab      	cmp	r3, r5
 800abd4:	dcf2      	bgt.n	800abbc <_printf_i+0x220>
 800abd6:	e7eb      	b.n	800abb0 <_printf_i+0x214>
 800abd8:	2500      	movs	r5, #0
 800abda:	f104 0619 	add.w	r6, r4, #25
 800abde:	e7f5      	b.n	800abcc <_printf_i+0x230>
 800abe0:	0800dad6 	.word	0x0800dad6
 800abe4:	0800dae7 	.word	0x0800dae7

0800abe8 <quorem>:
 800abe8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abec:	6903      	ldr	r3, [r0, #16]
 800abee:	690c      	ldr	r4, [r1, #16]
 800abf0:	4607      	mov	r7, r0
 800abf2:	42a3      	cmp	r3, r4
 800abf4:	f2c0 8083 	blt.w	800acfe <quorem+0x116>
 800abf8:	3c01      	subs	r4, #1
 800abfa:	f100 0514 	add.w	r5, r0, #20
 800abfe:	f101 0814 	add.w	r8, r1, #20
 800ac02:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ac06:	9301      	str	r3, [sp, #4]
 800ac08:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ac0c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ac10:	3301      	adds	r3, #1
 800ac12:	429a      	cmp	r2, r3
 800ac14:	fbb2 f6f3 	udiv	r6, r2, r3
 800ac18:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800ac1c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ac20:	d332      	bcc.n	800ac88 <quorem+0xa0>
 800ac22:	f04f 0e00 	mov.w	lr, #0
 800ac26:	4640      	mov	r0, r8
 800ac28:	46ac      	mov	ip, r5
 800ac2a:	46f2      	mov	sl, lr
 800ac2c:	f850 2b04 	ldr.w	r2, [r0], #4
 800ac30:	b293      	uxth	r3, r2
 800ac32:	fb06 e303 	mla	r3, r6, r3, lr
 800ac36:	0c12      	lsrs	r2, r2, #16
 800ac38:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800ac3c:	fb06 e202 	mla	r2, r6, r2, lr
 800ac40:	b29b      	uxth	r3, r3
 800ac42:	ebaa 0303 	sub.w	r3, sl, r3
 800ac46:	f8dc a000 	ldr.w	sl, [ip]
 800ac4a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800ac4e:	fa1f fa8a 	uxth.w	sl, sl
 800ac52:	4453      	add	r3, sl
 800ac54:	fa1f fa82 	uxth.w	sl, r2
 800ac58:	f8dc 2000 	ldr.w	r2, [ip]
 800ac5c:	4581      	cmp	r9, r0
 800ac5e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800ac62:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ac66:	b29b      	uxth	r3, r3
 800ac68:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ac6c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800ac70:	f84c 3b04 	str.w	r3, [ip], #4
 800ac74:	d2da      	bcs.n	800ac2c <quorem+0x44>
 800ac76:	f855 300b 	ldr.w	r3, [r5, fp]
 800ac7a:	b92b      	cbnz	r3, 800ac88 <quorem+0xa0>
 800ac7c:	9b01      	ldr	r3, [sp, #4]
 800ac7e:	3b04      	subs	r3, #4
 800ac80:	429d      	cmp	r5, r3
 800ac82:	461a      	mov	r2, r3
 800ac84:	d32f      	bcc.n	800ace6 <quorem+0xfe>
 800ac86:	613c      	str	r4, [r7, #16]
 800ac88:	4638      	mov	r0, r7
 800ac8a:	f001 f8cd 	bl	800be28 <__mcmp>
 800ac8e:	2800      	cmp	r0, #0
 800ac90:	db25      	blt.n	800acde <quorem+0xf6>
 800ac92:	4628      	mov	r0, r5
 800ac94:	f04f 0c00 	mov.w	ip, #0
 800ac98:	3601      	adds	r6, #1
 800ac9a:	f858 1b04 	ldr.w	r1, [r8], #4
 800ac9e:	f8d0 e000 	ldr.w	lr, [r0]
 800aca2:	b28b      	uxth	r3, r1
 800aca4:	ebac 0303 	sub.w	r3, ip, r3
 800aca8:	fa1f f28e 	uxth.w	r2, lr
 800acac:	4413      	add	r3, r2
 800acae:	0c0a      	lsrs	r2, r1, #16
 800acb0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800acb4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800acb8:	b29b      	uxth	r3, r3
 800acba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800acbe:	45c1      	cmp	r9, r8
 800acc0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800acc4:	f840 3b04 	str.w	r3, [r0], #4
 800acc8:	d2e7      	bcs.n	800ac9a <quorem+0xb2>
 800acca:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800acce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800acd2:	b922      	cbnz	r2, 800acde <quorem+0xf6>
 800acd4:	3b04      	subs	r3, #4
 800acd6:	429d      	cmp	r5, r3
 800acd8:	461a      	mov	r2, r3
 800acda:	d30a      	bcc.n	800acf2 <quorem+0x10a>
 800acdc:	613c      	str	r4, [r7, #16]
 800acde:	4630      	mov	r0, r6
 800ace0:	b003      	add	sp, #12
 800ace2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ace6:	6812      	ldr	r2, [r2, #0]
 800ace8:	3b04      	subs	r3, #4
 800acea:	2a00      	cmp	r2, #0
 800acec:	d1cb      	bne.n	800ac86 <quorem+0x9e>
 800acee:	3c01      	subs	r4, #1
 800acf0:	e7c6      	b.n	800ac80 <quorem+0x98>
 800acf2:	6812      	ldr	r2, [r2, #0]
 800acf4:	3b04      	subs	r3, #4
 800acf6:	2a00      	cmp	r2, #0
 800acf8:	d1f0      	bne.n	800acdc <quorem+0xf4>
 800acfa:	3c01      	subs	r4, #1
 800acfc:	e7eb      	b.n	800acd6 <quorem+0xee>
 800acfe:	2000      	movs	r0, #0
 800ad00:	e7ee      	b.n	800ace0 <quorem+0xf8>
 800ad02:	0000      	movs	r0, r0
 800ad04:	0000      	movs	r0, r0
	...

0800ad08 <_dtoa_r>:
 800ad08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad0c:	4616      	mov	r6, r2
 800ad0e:	461f      	mov	r7, r3
 800ad10:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800ad12:	b099      	sub	sp, #100	; 0x64
 800ad14:	4605      	mov	r5, r0
 800ad16:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800ad1a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800ad1e:	b974      	cbnz	r4, 800ad3e <_dtoa_r+0x36>
 800ad20:	2010      	movs	r0, #16
 800ad22:	f000 fde3 	bl	800b8ec <malloc>
 800ad26:	4602      	mov	r2, r0
 800ad28:	6268      	str	r0, [r5, #36]	; 0x24
 800ad2a:	b920      	cbnz	r0, 800ad36 <_dtoa_r+0x2e>
 800ad2c:	21ea      	movs	r1, #234	; 0xea
 800ad2e:	4bae      	ldr	r3, [pc, #696]	; (800afe8 <_dtoa_r+0x2e0>)
 800ad30:	48ae      	ldr	r0, [pc, #696]	; (800afec <_dtoa_r+0x2e4>)
 800ad32:	f001 fa45 	bl	800c1c0 <__assert_func>
 800ad36:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ad3a:	6004      	str	r4, [r0, #0]
 800ad3c:	60c4      	str	r4, [r0, #12]
 800ad3e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800ad40:	6819      	ldr	r1, [r3, #0]
 800ad42:	b151      	cbz	r1, 800ad5a <_dtoa_r+0x52>
 800ad44:	685a      	ldr	r2, [r3, #4]
 800ad46:	2301      	movs	r3, #1
 800ad48:	4093      	lsls	r3, r2
 800ad4a:	604a      	str	r2, [r1, #4]
 800ad4c:	608b      	str	r3, [r1, #8]
 800ad4e:	4628      	mov	r0, r5
 800ad50:	f000 fe30 	bl	800b9b4 <_Bfree>
 800ad54:	2200      	movs	r2, #0
 800ad56:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800ad58:	601a      	str	r2, [r3, #0]
 800ad5a:	1e3b      	subs	r3, r7, #0
 800ad5c:	bfaf      	iteee	ge
 800ad5e:	2300      	movge	r3, #0
 800ad60:	2201      	movlt	r2, #1
 800ad62:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800ad66:	9305      	strlt	r3, [sp, #20]
 800ad68:	bfa8      	it	ge
 800ad6a:	f8c8 3000 	strge.w	r3, [r8]
 800ad6e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800ad72:	4b9f      	ldr	r3, [pc, #636]	; (800aff0 <_dtoa_r+0x2e8>)
 800ad74:	bfb8      	it	lt
 800ad76:	f8c8 2000 	strlt.w	r2, [r8]
 800ad7a:	ea33 0309 	bics.w	r3, r3, r9
 800ad7e:	d119      	bne.n	800adb4 <_dtoa_r+0xac>
 800ad80:	f242 730f 	movw	r3, #9999	; 0x270f
 800ad84:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800ad86:	6013      	str	r3, [r2, #0]
 800ad88:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ad8c:	4333      	orrs	r3, r6
 800ad8e:	f000 8580 	beq.w	800b892 <_dtoa_r+0xb8a>
 800ad92:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800ad94:	b953      	cbnz	r3, 800adac <_dtoa_r+0xa4>
 800ad96:	4b97      	ldr	r3, [pc, #604]	; (800aff4 <_dtoa_r+0x2ec>)
 800ad98:	e022      	b.n	800ade0 <_dtoa_r+0xd8>
 800ad9a:	4b97      	ldr	r3, [pc, #604]	; (800aff8 <_dtoa_r+0x2f0>)
 800ad9c:	9308      	str	r3, [sp, #32]
 800ad9e:	3308      	adds	r3, #8
 800ada0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800ada2:	6013      	str	r3, [r2, #0]
 800ada4:	9808      	ldr	r0, [sp, #32]
 800ada6:	b019      	add	sp, #100	; 0x64
 800ada8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800adac:	4b91      	ldr	r3, [pc, #580]	; (800aff4 <_dtoa_r+0x2ec>)
 800adae:	9308      	str	r3, [sp, #32]
 800adb0:	3303      	adds	r3, #3
 800adb2:	e7f5      	b.n	800ada0 <_dtoa_r+0x98>
 800adb4:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800adb8:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800adbc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800adc0:	2200      	movs	r2, #0
 800adc2:	2300      	movs	r3, #0
 800adc4:	f7f5 fe5c 	bl	8000a80 <__aeabi_dcmpeq>
 800adc8:	4680      	mov	r8, r0
 800adca:	b158      	cbz	r0, 800ade4 <_dtoa_r+0xdc>
 800adcc:	2301      	movs	r3, #1
 800adce:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800add0:	6013      	str	r3, [r2, #0]
 800add2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800add4:	2b00      	cmp	r3, #0
 800add6:	f000 8559 	beq.w	800b88c <_dtoa_r+0xb84>
 800adda:	4888      	ldr	r0, [pc, #544]	; (800affc <_dtoa_r+0x2f4>)
 800addc:	6018      	str	r0, [r3, #0]
 800adde:	1e43      	subs	r3, r0, #1
 800ade0:	9308      	str	r3, [sp, #32]
 800ade2:	e7df      	b.n	800ada4 <_dtoa_r+0x9c>
 800ade4:	ab16      	add	r3, sp, #88	; 0x58
 800ade6:	9301      	str	r3, [sp, #4]
 800ade8:	ab17      	add	r3, sp, #92	; 0x5c
 800adea:	9300      	str	r3, [sp, #0]
 800adec:	4628      	mov	r0, r5
 800adee:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800adf2:	f001 f8c5 	bl	800bf80 <__d2b>
 800adf6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800adfa:	4682      	mov	sl, r0
 800adfc:	2c00      	cmp	r4, #0
 800adfe:	d07e      	beq.n	800aefe <_dtoa_r+0x1f6>
 800ae00:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ae04:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ae06:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800ae0a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ae0e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800ae12:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800ae16:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800ae1a:	2200      	movs	r2, #0
 800ae1c:	4b78      	ldr	r3, [pc, #480]	; (800b000 <_dtoa_r+0x2f8>)
 800ae1e:	f7f5 fa0f 	bl	8000240 <__aeabi_dsub>
 800ae22:	a36b      	add	r3, pc, #428	; (adr r3, 800afd0 <_dtoa_r+0x2c8>)
 800ae24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae28:	f7f5 fbc2 	bl	80005b0 <__aeabi_dmul>
 800ae2c:	a36a      	add	r3, pc, #424	; (adr r3, 800afd8 <_dtoa_r+0x2d0>)
 800ae2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae32:	f7f5 fa07 	bl	8000244 <__adddf3>
 800ae36:	4606      	mov	r6, r0
 800ae38:	4620      	mov	r0, r4
 800ae3a:	460f      	mov	r7, r1
 800ae3c:	f7f5 fb4e 	bl	80004dc <__aeabi_i2d>
 800ae40:	a367      	add	r3, pc, #412	; (adr r3, 800afe0 <_dtoa_r+0x2d8>)
 800ae42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae46:	f7f5 fbb3 	bl	80005b0 <__aeabi_dmul>
 800ae4a:	4602      	mov	r2, r0
 800ae4c:	460b      	mov	r3, r1
 800ae4e:	4630      	mov	r0, r6
 800ae50:	4639      	mov	r1, r7
 800ae52:	f7f5 f9f7 	bl	8000244 <__adddf3>
 800ae56:	4606      	mov	r6, r0
 800ae58:	460f      	mov	r7, r1
 800ae5a:	f7f5 fe59 	bl	8000b10 <__aeabi_d2iz>
 800ae5e:	2200      	movs	r2, #0
 800ae60:	4681      	mov	r9, r0
 800ae62:	2300      	movs	r3, #0
 800ae64:	4630      	mov	r0, r6
 800ae66:	4639      	mov	r1, r7
 800ae68:	f7f5 fe14 	bl	8000a94 <__aeabi_dcmplt>
 800ae6c:	b148      	cbz	r0, 800ae82 <_dtoa_r+0x17a>
 800ae6e:	4648      	mov	r0, r9
 800ae70:	f7f5 fb34 	bl	80004dc <__aeabi_i2d>
 800ae74:	4632      	mov	r2, r6
 800ae76:	463b      	mov	r3, r7
 800ae78:	f7f5 fe02 	bl	8000a80 <__aeabi_dcmpeq>
 800ae7c:	b908      	cbnz	r0, 800ae82 <_dtoa_r+0x17a>
 800ae7e:	f109 39ff 	add.w	r9, r9, #4294967295
 800ae82:	f1b9 0f16 	cmp.w	r9, #22
 800ae86:	d857      	bhi.n	800af38 <_dtoa_r+0x230>
 800ae88:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ae8c:	4b5d      	ldr	r3, [pc, #372]	; (800b004 <_dtoa_r+0x2fc>)
 800ae8e:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800ae92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae96:	f7f5 fdfd 	bl	8000a94 <__aeabi_dcmplt>
 800ae9a:	2800      	cmp	r0, #0
 800ae9c:	d04e      	beq.n	800af3c <_dtoa_r+0x234>
 800ae9e:	2300      	movs	r3, #0
 800aea0:	f109 39ff 	add.w	r9, r9, #4294967295
 800aea4:	930f      	str	r3, [sp, #60]	; 0x3c
 800aea6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800aea8:	1b1c      	subs	r4, r3, r4
 800aeaa:	1e63      	subs	r3, r4, #1
 800aeac:	9309      	str	r3, [sp, #36]	; 0x24
 800aeae:	bf49      	itett	mi
 800aeb0:	f1c4 0301 	rsbmi	r3, r4, #1
 800aeb4:	2300      	movpl	r3, #0
 800aeb6:	9306      	strmi	r3, [sp, #24]
 800aeb8:	2300      	movmi	r3, #0
 800aeba:	bf54      	ite	pl
 800aebc:	9306      	strpl	r3, [sp, #24]
 800aebe:	9309      	strmi	r3, [sp, #36]	; 0x24
 800aec0:	f1b9 0f00 	cmp.w	r9, #0
 800aec4:	db3c      	blt.n	800af40 <_dtoa_r+0x238>
 800aec6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aec8:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800aecc:	444b      	add	r3, r9
 800aece:	9309      	str	r3, [sp, #36]	; 0x24
 800aed0:	2300      	movs	r3, #0
 800aed2:	930a      	str	r3, [sp, #40]	; 0x28
 800aed4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800aed6:	2b09      	cmp	r3, #9
 800aed8:	d86c      	bhi.n	800afb4 <_dtoa_r+0x2ac>
 800aeda:	2b05      	cmp	r3, #5
 800aedc:	bfc4      	itt	gt
 800aede:	3b04      	subgt	r3, #4
 800aee0:	9322      	strgt	r3, [sp, #136]	; 0x88
 800aee2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800aee4:	bfc8      	it	gt
 800aee6:	2400      	movgt	r4, #0
 800aee8:	f1a3 0302 	sub.w	r3, r3, #2
 800aeec:	bfd8      	it	le
 800aeee:	2401      	movle	r4, #1
 800aef0:	2b03      	cmp	r3, #3
 800aef2:	f200 808b 	bhi.w	800b00c <_dtoa_r+0x304>
 800aef6:	e8df f003 	tbb	[pc, r3]
 800aefa:	4f2d      	.short	0x4f2d
 800aefc:	5b4d      	.short	0x5b4d
 800aefe:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800af02:	441c      	add	r4, r3
 800af04:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800af08:	2b20      	cmp	r3, #32
 800af0a:	bfc3      	ittte	gt
 800af0c:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800af10:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800af14:	fa09 f303 	lslgt.w	r3, r9, r3
 800af18:	f1c3 0320 	rsble	r3, r3, #32
 800af1c:	bfc6      	itte	gt
 800af1e:	fa26 f000 	lsrgt.w	r0, r6, r0
 800af22:	4318      	orrgt	r0, r3
 800af24:	fa06 f003 	lslle.w	r0, r6, r3
 800af28:	f7f5 fac8 	bl	80004bc <__aeabi_ui2d>
 800af2c:	2301      	movs	r3, #1
 800af2e:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800af32:	3c01      	subs	r4, #1
 800af34:	9313      	str	r3, [sp, #76]	; 0x4c
 800af36:	e770      	b.n	800ae1a <_dtoa_r+0x112>
 800af38:	2301      	movs	r3, #1
 800af3a:	e7b3      	b.n	800aea4 <_dtoa_r+0x19c>
 800af3c:	900f      	str	r0, [sp, #60]	; 0x3c
 800af3e:	e7b2      	b.n	800aea6 <_dtoa_r+0x19e>
 800af40:	9b06      	ldr	r3, [sp, #24]
 800af42:	eba3 0309 	sub.w	r3, r3, r9
 800af46:	9306      	str	r3, [sp, #24]
 800af48:	f1c9 0300 	rsb	r3, r9, #0
 800af4c:	930a      	str	r3, [sp, #40]	; 0x28
 800af4e:	2300      	movs	r3, #0
 800af50:	930e      	str	r3, [sp, #56]	; 0x38
 800af52:	e7bf      	b.n	800aed4 <_dtoa_r+0x1cc>
 800af54:	2300      	movs	r3, #0
 800af56:	930b      	str	r3, [sp, #44]	; 0x2c
 800af58:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	dc59      	bgt.n	800b012 <_dtoa_r+0x30a>
 800af5e:	f04f 0b01 	mov.w	fp, #1
 800af62:	465b      	mov	r3, fp
 800af64:	f8cd b008 	str.w	fp, [sp, #8]
 800af68:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 800af6c:	2200      	movs	r2, #0
 800af6e:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800af70:	6042      	str	r2, [r0, #4]
 800af72:	2204      	movs	r2, #4
 800af74:	f102 0614 	add.w	r6, r2, #20
 800af78:	429e      	cmp	r6, r3
 800af7a:	6841      	ldr	r1, [r0, #4]
 800af7c:	d94f      	bls.n	800b01e <_dtoa_r+0x316>
 800af7e:	4628      	mov	r0, r5
 800af80:	f000 fcd8 	bl	800b934 <_Balloc>
 800af84:	9008      	str	r0, [sp, #32]
 800af86:	2800      	cmp	r0, #0
 800af88:	d14d      	bne.n	800b026 <_dtoa_r+0x31e>
 800af8a:	4602      	mov	r2, r0
 800af8c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800af90:	4b1d      	ldr	r3, [pc, #116]	; (800b008 <_dtoa_r+0x300>)
 800af92:	e6cd      	b.n	800ad30 <_dtoa_r+0x28>
 800af94:	2301      	movs	r3, #1
 800af96:	e7de      	b.n	800af56 <_dtoa_r+0x24e>
 800af98:	2300      	movs	r3, #0
 800af9a:	930b      	str	r3, [sp, #44]	; 0x2c
 800af9c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800af9e:	eb09 0b03 	add.w	fp, r9, r3
 800afa2:	f10b 0301 	add.w	r3, fp, #1
 800afa6:	2b01      	cmp	r3, #1
 800afa8:	9302      	str	r3, [sp, #8]
 800afaa:	bfb8      	it	lt
 800afac:	2301      	movlt	r3, #1
 800afae:	e7dd      	b.n	800af6c <_dtoa_r+0x264>
 800afb0:	2301      	movs	r3, #1
 800afb2:	e7f2      	b.n	800af9a <_dtoa_r+0x292>
 800afb4:	2401      	movs	r4, #1
 800afb6:	2300      	movs	r3, #0
 800afb8:	940b      	str	r4, [sp, #44]	; 0x2c
 800afba:	9322      	str	r3, [sp, #136]	; 0x88
 800afbc:	f04f 3bff 	mov.w	fp, #4294967295
 800afc0:	2200      	movs	r2, #0
 800afc2:	2312      	movs	r3, #18
 800afc4:	f8cd b008 	str.w	fp, [sp, #8]
 800afc8:	9223      	str	r2, [sp, #140]	; 0x8c
 800afca:	e7cf      	b.n	800af6c <_dtoa_r+0x264>
 800afcc:	f3af 8000 	nop.w
 800afd0:	636f4361 	.word	0x636f4361
 800afd4:	3fd287a7 	.word	0x3fd287a7
 800afd8:	8b60c8b3 	.word	0x8b60c8b3
 800afdc:	3fc68a28 	.word	0x3fc68a28
 800afe0:	509f79fb 	.word	0x509f79fb
 800afe4:	3fd34413 	.word	0x3fd34413
 800afe8:	0800db05 	.word	0x0800db05
 800afec:	0800db1c 	.word	0x0800db1c
 800aff0:	7ff00000 	.word	0x7ff00000
 800aff4:	0800db01 	.word	0x0800db01
 800aff8:	0800daf8 	.word	0x0800daf8
 800affc:	0800dad5 	.word	0x0800dad5
 800b000:	3ff80000 	.word	0x3ff80000
 800b004:	0800dc18 	.word	0x0800dc18
 800b008:	0800db7b 	.word	0x0800db7b
 800b00c:	2301      	movs	r3, #1
 800b00e:	930b      	str	r3, [sp, #44]	; 0x2c
 800b010:	e7d4      	b.n	800afbc <_dtoa_r+0x2b4>
 800b012:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 800b016:	465b      	mov	r3, fp
 800b018:	f8cd b008 	str.w	fp, [sp, #8]
 800b01c:	e7a6      	b.n	800af6c <_dtoa_r+0x264>
 800b01e:	3101      	adds	r1, #1
 800b020:	6041      	str	r1, [r0, #4]
 800b022:	0052      	lsls	r2, r2, #1
 800b024:	e7a6      	b.n	800af74 <_dtoa_r+0x26c>
 800b026:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b028:	9a08      	ldr	r2, [sp, #32]
 800b02a:	601a      	str	r2, [r3, #0]
 800b02c:	9b02      	ldr	r3, [sp, #8]
 800b02e:	2b0e      	cmp	r3, #14
 800b030:	f200 80a8 	bhi.w	800b184 <_dtoa_r+0x47c>
 800b034:	2c00      	cmp	r4, #0
 800b036:	f000 80a5 	beq.w	800b184 <_dtoa_r+0x47c>
 800b03a:	f1b9 0f00 	cmp.w	r9, #0
 800b03e:	dd34      	ble.n	800b0aa <_dtoa_r+0x3a2>
 800b040:	4a9a      	ldr	r2, [pc, #616]	; (800b2ac <_dtoa_r+0x5a4>)
 800b042:	f009 030f 	and.w	r3, r9, #15
 800b046:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b04a:	f419 7f80 	tst.w	r9, #256	; 0x100
 800b04e:	e9d3 3400 	ldrd	r3, r4, [r3]
 800b052:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800b056:	ea4f 1429 	mov.w	r4, r9, asr #4
 800b05a:	d016      	beq.n	800b08a <_dtoa_r+0x382>
 800b05c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b060:	4b93      	ldr	r3, [pc, #588]	; (800b2b0 <_dtoa_r+0x5a8>)
 800b062:	2703      	movs	r7, #3
 800b064:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b068:	f7f5 fbcc 	bl	8000804 <__aeabi_ddiv>
 800b06c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b070:	f004 040f 	and.w	r4, r4, #15
 800b074:	4e8e      	ldr	r6, [pc, #568]	; (800b2b0 <_dtoa_r+0x5a8>)
 800b076:	b954      	cbnz	r4, 800b08e <_dtoa_r+0x386>
 800b078:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b07c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b080:	f7f5 fbc0 	bl	8000804 <__aeabi_ddiv>
 800b084:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b088:	e029      	b.n	800b0de <_dtoa_r+0x3d6>
 800b08a:	2702      	movs	r7, #2
 800b08c:	e7f2      	b.n	800b074 <_dtoa_r+0x36c>
 800b08e:	07e1      	lsls	r1, r4, #31
 800b090:	d508      	bpl.n	800b0a4 <_dtoa_r+0x39c>
 800b092:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b096:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b09a:	f7f5 fa89 	bl	80005b0 <__aeabi_dmul>
 800b09e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b0a2:	3701      	adds	r7, #1
 800b0a4:	1064      	asrs	r4, r4, #1
 800b0a6:	3608      	adds	r6, #8
 800b0a8:	e7e5      	b.n	800b076 <_dtoa_r+0x36e>
 800b0aa:	f000 80a5 	beq.w	800b1f8 <_dtoa_r+0x4f0>
 800b0ae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b0b2:	f1c9 0400 	rsb	r4, r9, #0
 800b0b6:	4b7d      	ldr	r3, [pc, #500]	; (800b2ac <_dtoa_r+0x5a4>)
 800b0b8:	f004 020f 	and.w	r2, r4, #15
 800b0bc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b0c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0c4:	f7f5 fa74 	bl	80005b0 <__aeabi_dmul>
 800b0c8:	2702      	movs	r7, #2
 800b0ca:	2300      	movs	r3, #0
 800b0cc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b0d0:	4e77      	ldr	r6, [pc, #476]	; (800b2b0 <_dtoa_r+0x5a8>)
 800b0d2:	1124      	asrs	r4, r4, #4
 800b0d4:	2c00      	cmp	r4, #0
 800b0d6:	f040 8084 	bne.w	800b1e2 <_dtoa_r+0x4da>
 800b0da:	2b00      	cmp	r3, #0
 800b0dc:	d1d2      	bne.n	800b084 <_dtoa_r+0x37c>
 800b0de:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	f000 808b 	beq.w	800b1fc <_dtoa_r+0x4f4>
 800b0e6:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800b0ea:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800b0ee:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b0f2:	2200      	movs	r2, #0
 800b0f4:	4b6f      	ldr	r3, [pc, #444]	; (800b2b4 <_dtoa_r+0x5ac>)
 800b0f6:	f7f5 fccd 	bl	8000a94 <__aeabi_dcmplt>
 800b0fa:	2800      	cmp	r0, #0
 800b0fc:	d07e      	beq.n	800b1fc <_dtoa_r+0x4f4>
 800b0fe:	9b02      	ldr	r3, [sp, #8]
 800b100:	2b00      	cmp	r3, #0
 800b102:	d07b      	beq.n	800b1fc <_dtoa_r+0x4f4>
 800b104:	f1bb 0f00 	cmp.w	fp, #0
 800b108:	dd38      	ble.n	800b17c <_dtoa_r+0x474>
 800b10a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b10e:	2200      	movs	r2, #0
 800b110:	4b69      	ldr	r3, [pc, #420]	; (800b2b8 <_dtoa_r+0x5b0>)
 800b112:	f7f5 fa4d 	bl	80005b0 <__aeabi_dmul>
 800b116:	465c      	mov	r4, fp
 800b118:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b11c:	f109 38ff 	add.w	r8, r9, #4294967295
 800b120:	3701      	adds	r7, #1
 800b122:	4638      	mov	r0, r7
 800b124:	f7f5 f9da 	bl	80004dc <__aeabi_i2d>
 800b128:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b12c:	f7f5 fa40 	bl	80005b0 <__aeabi_dmul>
 800b130:	2200      	movs	r2, #0
 800b132:	4b62      	ldr	r3, [pc, #392]	; (800b2bc <_dtoa_r+0x5b4>)
 800b134:	f7f5 f886 	bl	8000244 <__adddf3>
 800b138:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800b13c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b140:	9611      	str	r6, [sp, #68]	; 0x44
 800b142:	2c00      	cmp	r4, #0
 800b144:	d15d      	bne.n	800b202 <_dtoa_r+0x4fa>
 800b146:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b14a:	2200      	movs	r2, #0
 800b14c:	4b5c      	ldr	r3, [pc, #368]	; (800b2c0 <_dtoa_r+0x5b8>)
 800b14e:	f7f5 f877 	bl	8000240 <__aeabi_dsub>
 800b152:	4602      	mov	r2, r0
 800b154:	460b      	mov	r3, r1
 800b156:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b15a:	4633      	mov	r3, r6
 800b15c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b15e:	f7f5 fcb7 	bl	8000ad0 <__aeabi_dcmpgt>
 800b162:	2800      	cmp	r0, #0
 800b164:	f040 829e 	bne.w	800b6a4 <_dtoa_r+0x99c>
 800b168:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b16c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b16e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800b172:	f7f5 fc8f 	bl	8000a94 <__aeabi_dcmplt>
 800b176:	2800      	cmp	r0, #0
 800b178:	f040 8292 	bne.w	800b6a0 <_dtoa_r+0x998>
 800b17c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800b180:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b184:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b186:	2b00      	cmp	r3, #0
 800b188:	f2c0 8153 	blt.w	800b432 <_dtoa_r+0x72a>
 800b18c:	f1b9 0f0e 	cmp.w	r9, #14
 800b190:	f300 814f 	bgt.w	800b432 <_dtoa_r+0x72a>
 800b194:	4b45      	ldr	r3, [pc, #276]	; (800b2ac <_dtoa_r+0x5a4>)
 800b196:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800b19a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800b19e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800b1a2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	f280 80db 	bge.w	800b360 <_dtoa_r+0x658>
 800b1aa:	9b02      	ldr	r3, [sp, #8]
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	f300 80d7 	bgt.w	800b360 <_dtoa_r+0x658>
 800b1b2:	f040 8274 	bne.w	800b69e <_dtoa_r+0x996>
 800b1b6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b1ba:	2200      	movs	r2, #0
 800b1bc:	4b40      	ldr	r3, [pc, #256]	; (800b2c0 <_dtoa_r+0x5b8>)
 800b1be:	f7f5 f9f7 	bl	80005b0 <__aeabi_dmul>
 800b1c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b1c6:	f7f5 fc79 	bl	8000abc <__aeabi_dcmpge>
 800b1ca:	9c02      	ldr	r4, [sp, #8]
 800b1cc:	4626      	mov	r6, r4
 800b1ce:	2800      	cmp	r0, #0
 800b1d0:	f040 824a 	bne.w	800b668 <_dtoa_r+0x960>
 800b1d4:	2331      	movs	r3, #49	; 0x31
 800b1d6:	9f08      	ldr	r7, [sp, #32]
 800b1d8:	f109 0901 	add.w	r9, r9, #1
 800b1dc:	f807 3b01 	strb.w	r3, [r7], #1
 800b1e0:	e246      	b.n	800b670 <_dtoa_r+0x968>
 800b1e2:	07e2      	lsls	r2, r4, #31
 800b1e4:	d505      	bpl.n	800b1f2 <_dtoa_r+0x4ea>
 800b1e6:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b1ea:	f7f5 f9e1 	bl	80005b0 <__aeabi_dmul>
 800b1ee:	2301      	movs	r3, #1
 800b1f0:	3701      	adds	r7, #1
 800b1f2:	1064      	asrs	r4, r4, #1
 800b1f4:	3608      	adds	r6, #8
 800b1f6:	e76d      	b.n	800b0d4 <_dtoa_r+0x3cc>
 800b1f8:	2702      	movs	r7, #2
 800b1fa:	e770      	b.n	800b0de <_dtoa_r+0x3d6>
 800b1fc:	46c8      	mov	r8, r9
 800b1fe:	9c02      	ldr	r4, [sp, #8]
 800b200:	e78f      	b.n	800b122 <_dtoa_r+0x41a>
 800b202:	9908      	ldr	r1, [sp, #32]
 800b204:	4b29      	ldr	r3, [pc, #164]	; (800b2ac <_dtoa_r+0x5a4>)
 800b206:	4421      	add	r1, r4
 800b208:	9112      	str	r1, [sp, #72]	; 0x48
 800b20a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b20c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b210:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800b214:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b218:	2900      	cmp	r1, #0
 800b21a:	d055      	beq.n	800b2c8 <_dtoa_r+0x5c0>
 800b21c:	2000      	movs	r0, #0
 800b21e:	4929      	ldr	r1, [pc, #164]	; (800b2c4 <_dtoa_r+0x5bc>)
 800b220:	f7f5 faf0 	bl	8000804 <__aeabi_ddiv>
 800b224:	463b      	mov	r3, r7
 800b226:	4632      	mov	r2, r6
 800b228:	f7f5 f80a 	bl	8000240 <__aeabi_dsub>
 800b22c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b230:	9f08      	ldr	r7, [sp, #32]
 800b232:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b236:	f7f5 fc6b 	bl	8000b10 <__aeabi_d2iz>
 800b23a:	4604      	mov	r4, r0
 800b23c:	f7f5 f94e 	bl	80004dc <__aeabi_i2d>
 800b240:	4602      	mov	r2, r0
 800b242:	460b      	mov	r3, r1
 800b244:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b248:	f7f4 fffa 	bl	8000240 <__aeabi_dsub>
 800b24c:	4602      	mov	r2, r0
 800b24e:	460b      	mov	r3, r1
 800b250:	3430      	adds	r4, #48	; 0x30
 800b252:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b256:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b25a:	f807 4b01 	strb.w	r4, [r7], #1
 800b25e:	f7f5 fc19 	bl	8000a94 <__aeabi_dcmplt>
 800b262:	2800      	cmp	r0, #0
 800b264:	d174      	bne.n	800b350 <_dtoa_r+0x648>
 800b266:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b26a:	2000      	movs	r0, #0
 800b26c:	4911      	ldr	r1, [pc, #68]	; (800b2b4 <_dtoa_r+0x5ac>)
 800b26e:	f7f4 ffe7 	bl	8000240 <__aeabi_dsub>
 800b272:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b276:	f7f5 fc0d 	bl	8000a94 <__aeabi_dcmplt>
 800b27a:	2800      	cmp	r0, #0
 800b27c:	f040 80b6 	bne.w	800b3ec <_dtoa_r+0x6e4>
 800b280:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b282:	429f      	cmp	r7, r3
 800b284:	f43f af7a 	beq.w	800b17c <_dtoa_r+0x474>
 800b288:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b28c:	2200      	movs	r2, #0
 800b28e:	4b0a      	ldr	r3, [pc, #40]	; (800b2b8 <_dtoa_r+0x5b0>)
 800b290:	f7f5 f98e 	bl	80005b0 <__aeabi_dmul>
 800b294:	2200      	movs	r2, #0
 800b296:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b29a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b29e:	4b06      	ldr	r3, [pc, #24]	; (800b2b8 <_dtoa_r+0x5b0>)
 800b2a0:	f7f5 f986 	bl	80005b0 <__aeabi_dmul>
 800b2a4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b2a8:	e7c3      	b.n	800b232 <_dtoa_r+0x52a>
 800b2aa:	bf00      	nop
 800b2ac:	0800dc18 	.word	0x0800dc18
 800b2b0:	0800dbf0 	.word	0x0800dbf0
 800b2b4:	3ff00000 	.word	0x3ff00000
 800b2b8:	40240000 	.word	0x40240000
 800b2bc:	401c0000 	.word	0x401c0000
 800b2c0:	40140000 	.word	0x40140000
 800b2c4:	3fe00000 	.word	0x3fe00000
 800b2c8:	4630      	mov	r0, r6
 800b2ca:	4639      	mov	r1, r7
 800b2cc:	f7f5 f970 	bl	80005b0 <__aeabi_dmul>
 800b2d0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b2d2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b2d6:	9c08      	ldr	r4, [sp, #32]
 800b2d8:	9314      	str	r3, [sp, #80]	; 0x50
 800b2da:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b2de:	f7f5 fc17 	bl	8000b10 <__aeabi_d2iz>
 800b2e2:	9015      	str	r0, [sp, #84]	; 0x54
 800b2e4:	f7f5 f8fa 	bl	80004dc <__aeabi_i2d>
 800b2e8:	4602      	mov	r2, r0
 800b2ea:	460b      	mov	r3, r1
 800b2ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b2f0:	f7f4 ffa6 	bl	8000240 <__aeabi_dsub>
 800b2f4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b2f6:	4606      	mov	r6, r0
 800b2f8:	3330      	adds	r3, #48	; 0x30
 800b2fa:	f804 3b01 	strb.w	r3, [r4], #1
 800b2fe:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b300:	460f      	mov	r7, r1
 800b302:	429c      	cmp	r4, r3
 800b304:	f04f 0200 	mov.w	r2, #0
 800b308:	d124      	bne.n	800b354 <_dtoa_r+0x64c>
 800b30a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b30e:	4bb3      	ldr	r3, [pc, #716]	; (800b5dc <_dtoa_r+0x8d4>)
 800b310:	f7f4 ff98 	bl	8000244 <__adddf3>
 800b314:	4602      	mov	r2, r0
 800b316:	460b      	mov	r3, r1
 800b318:	4630      	mov	r0, r6
 800b31a:	4639      	mov	r1, r7
 800b31c:	f7f5 fbd8 	bl	8000ad0 <__aeabi_dcmpgt>
 800b320:	2800      	cmp	r0, #0
 800b322:	d162      	bne.n	800b3ea <_dtoa_r+0x6e2>
 800b324:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b328:	2000      	movs	r0, #0
 800b32a:	49ac      	ldr	r1, [pc, #688]	; (800b5dc <_dtoa_r+0x8d4>)
 800b32c:	f7f4 ff88 	bl	8000240 <__aeabi_dsub>
 800b330:	4602      	mov	r2, r0
 800b332:	460b      	mov	r3, r1
 800b334:	4630      	mov	r0, r6
 800b336:	4639      	mov	r1, r7
 800b338:	f7f5 fbac 	bl	8000a94 <__aeabi_dcmplt>
 800b33c:	2800      	cmp	r0, #0
 800b33e:	f43f af1d 	beq.w	800b17c <_dtoa_r+0x474>
 800b342:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800b344:	1e7b      	subs	r3, r7, #1
 800b346:	9314      	str	r3, [sp, #80]	; 0x50
 800b348:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800b34c:	2b30      	cmp	r3, #48	; 0x30
 800b34e:	d0f8      	beq.n	800b342 <_dtoa_r+0x63a>
 800b350:	46c1      	mov	r9, r8
 800b352:	e03a      	b.n	800b3ca <_dtoa_r+0x6c2>
 800b354:	4ba2      	ldr	r3, [pc, #648]	; (800b5e0 <_dtoa_r+0x8d8>)
 800b356:	f7f5 f92b 	bl	80005b0 <__aeabi_dmul>
 800b35a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b35e:	e7bc      	b.n	800b2da <_dtoa_r+0x5d2>
 800b360:	9f08      	ldr	r7, [sp, #32]
 800b362:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b366:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b36a:	f7f5 fa4b 	bl	8000804 <__aeabi_ddiv>
 800b36e:	f7f5 fbcf 	bl	8000b10 <__aeabi_d2iz>
 800b372:	4604      	mov	r4, r0
 800b374:	f7f5 f8b2 	bl	80004dc <__aeabi_i2d>
 800b378:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b37c:	f7f5 f918 	bl	80005b0 <__aeabi_dmul>
 800b380:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800b384:	460b      	mov	r3, r1
 800b386:	4602      	mov	r2, r0
 800b388:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b38c:	f7f4 ff58 	bl	8000240 <__aeabi_dsub>
 800b390:	f807 6b01 	strb.w	r6, [r7], #1
 800b394:	9e08      	ldr	r6, [sp, #32]
 800b396:	9b02      	ldr	r3, [sp, #8]
 800b398:	1bbe      	subs	r6, r7, r6
 800b39a:	42b3      	cmp	r3, r6
 800b39c:	d13a      	bne.n	800b414 <_dtoa_r+0x70c>
 800b39e:	4602      	mov	r2, r0
 800b3a0:	460b      	mov	r3, r1
 800b3a2:	f7f4 ff4f 	bl	8000244 <__adddf3>
 800b3a6:	4602      	mov	r2, r0
 800b3a8:	460b      	mov	r3, r1
 800b3aa:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b3ae:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b3b2:	f7f5 fb8d 	bl	8000ad0 <__aeabi_dcmpgt>
 800b3b6:	bb58      	cbnz	r0, 800b410 <_dtoa_r+0x708>
 800b3b8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b3bc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b3c0:	f7f5 fb5e 	bl	8000a80 <__aeabi_dcmpeq>
 800b3c4:	b108      	cbz	r0, 800b3ca <_dtoa_r+0x6c2>
 800b3c6:	07e1      	lsls	r1, r4, #31
 800b3c8:	d422      	bmi.n	800b410 <_dtoa_r+0x708>
 800b3ca:	4628      	mov	r0, r5
 800b3cc:	4651      	mov	r1, sl
 800b3ce:	f000 faf1 	bl	800b9b4 <_Bfree>
 800b3d2:	2300      	movs	r3, #0
 800b3d4:	703b      	strb	r3, [r7, #0]
 800b3d6:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800b3d8:	f109 0001 	add.w	r0, r9, #1
 800b3dc:	6018      	str	r0, [r3, #0]
 800b3de:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	f43f acdf 	beq.w	800ada4 <_dtoa_r+0x9c>
 800b3e6:	601f      	str	r7, [r3, #0]
 800b3e8:	e4dc      	b.n	800ada4 <_dtoa_r+0x9c>
 800b3ea:	4627      	mov	r7, r4
 800b3ec:	463b      	mov	r3, r7
 800b3ee:	461f      	mov	r7, r3
 800b3f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b3f4:	2a39      	cmp	r2, #57	; 0x39
 800b3f6:	d107      	bne.n	800b408 <_dtoa_r+0x700>
 800b3f8:	9a08      	ldr	r2, [sp, #32]
 800b3fa:	429a      	cmp	r2, r3
 800b3fc:	d1f7      	bne.n	800b3ee <_dtoa_r+0x6e6>
 800b3fe:	2230      	movs	r2, #48	; 0x30
 800b400:	9908      	ldr	r1, [sp, #32]
 800b402:	f108 0801 	add.w	r8, r8, #1
 800b406:	700a      	strb	r2, [r1, #0]
 800b408:	781a      	ldrb	r2, [r3, #0]
 800b40a:	3201      	adds	r2, #1
 800b40c:	701a      	strb	r2, [r3, #0]
 800b40e:	e79f      	b.n	800b350 <_dtoa_r+0x648>
 800b410:	46c8      	mov	r8, r9
 800b412:	e7eb      	b.n	800b3ec <_dtoa_r+0x6e4>
 800b414:	2200      	movs	r2, #0
 800b416:	4b72      	ldr	r3, [pc, #456]	; (800b5e0 <_dtoa_r+0x8d8>)
 800b418:	f7f5 f8ca 	bl	80005b0 <__aeabi_dmul>
 800b41c:	4602      	mov	r2, r0
 800b41e:	460b      	mov	r3, r1
 800b420:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b424:	2200      	movs	r2, #0
 800b426:	2300      	movs	r3, #0
 800b428:	f7f5 fb2a 	bl	8000a80 <__aeabi_dcmpeq>
 800b42c:	2800      	cmp	r0, #0
 800b42e:	d098      	beq.n	800b362 <_dtoa_r+0x65a>
 800b430:	e7cb      	b.n	800b3ca <_dtoa_r+0x6c2>
 800b432:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b434:	2a00      	cmp	r2, #0
 800b436:	f000 80cd 	beq.w	800b5d4 <_dtoa_r+0x8cc>
 800b43a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800b43c:	2a01      	cmp	r2, #1
 800b43e:	f300 80af 	bgt.w	800b5a0 <_dtoa_r+0x898>
 800b442:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b444:	2a00      	cmp	r2, #0
 800b446:	f000 80a7 	beq.w	800b598 <_dtoa_r+0x890>
 800b44a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b44e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800b450:	9f06      	ldr	r7, [sp, #24]
 800b452:	9a06      	ldr	r2, [sp, #24]
 800b454:	2101      	movs	r1, #1
 800b456:	441a      	add	r2, r3
 800b458:	9206      	str	r2, [sp, #24]
 800b45a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b45c:	4628      	mov	r0, r5
 800b45e:	441a      	add	r2, r3
 800b460:	9209      	str	r2, [sp, #36]	; 0x24
 800b462:	f000 fb61 	bl	800bb28 <__i2b>
 800b466:	4606      	mov	r6, r0
 800b468:	2f00      	cmp	r7, #0
 800b46a:	dd0c      	ble.n	800b486 <_dtoa_r+0x77e>
 800b46c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b46e:	2b00      	cmp	r3, #0
 800b470:	dd09      	ble.n	800b486 <_dtoa_r+0x77e>
 800b472:	42bb      	cmp	r3, r7
 800b474:	bfa8      	it	ge
 800b476:	463b      	movge	r3, r7
 800b478:	9a06      	ldr	r2, [sp, #24]
 800b47a:	1aff      	subs	r7, r7, r3
 800b47c:	1ad2      	subs	r2, r2, r3
 800b47e:	9206      	str	r2, [sp, #24]
 800b480:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b482:	1ad3      	subs	r3, r2, r3
 800b484:	9309      	str	r3, [sp, #36]	; 0x24
 800b486:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b488:	b1f3      	cbz	r3, 800b4c8 <_dtoa_r+0x7c0>
 800b48a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b48c:	2b00      	cmp	r3, #0
 800b48e:	f000 80a9 	beq.w	800b5e4 <_dtoa_r+0x8dc>
 800b492:	2c00      	cmp	r4, #0
 800b494:	dd10      	ble.n	800b4b8 <_dtoa_r+0x7b0>
 800b496:	4631      	mov	r1, r6
 800b498:	4622      	mov	r2, r4
 800b49a:	4628      	mov	r0, r5
 800b49c:	f000 fbfe 	bl	800bc9c <__pow5mult>
 800b4a0:	4652      	mov	r2, sl
 800b4a2:	4601      	mov	r1, r0
 800b4a4:	4606      	mov	r6, r0
 800b4a6:	4628      	mov	r0, r5
 800b4a8:	f000 fb54 	bl	800bb54 <__multiply>
 800b4ac:	4680      	mov	r8, r0
 800b4ae:	4651      	mov	r1, sl
 800b4b0:	4628      	mov	r0, r5
 800b4b2:	f000 fa7f 	bl	800b9b4 <_Bfree>
 800b4b6:	46c2      	mov	sl, r8
 800b4b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b4ba:	1b1a      	subs	r2, r3, r4
 800b4bc:	d004      	beq.n	800b4c8 <_dtoa_r+0x7c0>
 800b4be:	4651      	mov	r1, sl
 800b4c0:	4628      	mov	r0, r5
 800b4c2:	f000 fbeb 	bl	800bc9c <__pow5mult>
 800b4c6:	4682      	mov	sl, r0
 800b4c8:	2101      	movs	r1, #1
 800b4ca:	4628      	mov	r0, r5
 800b4cc:	f000 fb2c 	bl	800bb28 <__i2b>
 800b4d0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b4d2:	4604      	mov	r4, r0
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	f340 8087 	ble.w	800b5e8 <_dtoa_r+0x8e0>
 800b4da:	461a      	mov	r2, r3
 800b4dc:	4601      	mov	r1, r0
 800b4de:	4628      	mov	r0, r5
 800b4e0:	f000 fbdc 	bl	800bc9c <__pow5mult>
 800b4e4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b4e6:	4604      	mov	r4, r0
 800b4e8:	2b01      	cmp	r3, #1
 800b4ea:	f340 8080 	ble.w	800b5ee <_dtoa_r+0x8e6>
 800b4ee:	f04f 0800 	mov.w	r8, #0
 800b4f2:	6923      	ldr	r3, [r4, #16]
 800b4f4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b4f8:	6918      	ldr	r0, [r3, #16]
 800b4fa:	f000 fac7 	bl	800ba8c <__hi0bits>
 800b4fe:	f1c0 0020 	rsb	r0, r0, #32
 800b502:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b504:	4418      	add	r0, r3
 800b506:	f010 001f 	ands.w	r0, r0, #31
 800b50a:	f000 8092 	beq.w	800b632 <_dtoa_r+0x92a>
 800b50e:	f1c0 0320 	rsb	r3, r0, #32
 800b512:	2b04      	cmp	r3, #4
 800b514:	f340 808a 	ble.w	800b62c <_dtoa_r+0x924>
 800b518:	f1c0 001c 	rsb	r0, r0, #28
 800b51c:	9b06      	ldr	r3, [sp, #24]
 800b51e:	4407      	add	r7, r0
 800b520:	4403      	add	r3, r0
 800b522:	9306      	str	r3, [sp, #24]
 800b524:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b526:	4403      	add	r3, r0
 800b528:	9309      	str	r3, [sp, #36]	; 0x24
 800b52a:	9b06      	ldr	r3, [sp, #24]
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	dd05      	ble.n	800b53c <_dtoa_r+0x834>
 800b530:	4651      	mov	r1, sl
 800b532:	461a      	mov	r2, r3
 800b534:	4628      	mov	r0, r5
 800b536:	f000 fc0b 	bl	800bd50 <__lshift>
 800b53a:	4682      	mov	sl, r0
 800b53c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b53e:	2b00      	cmp	r3, #0
 800b540:	dd05      	ble.n	800b54e <_dtoa_r+0x846>
 800b542:	4621      	mov	r1, r4
 800b544:	461a      	mov	r2, r3
 800b546:	4628      	mov	r0, r5
 800b548:	f000 fc02 	bl	800bd50 <__lshift>
 800b54c:	4604      	mov	r4, r0
 800b54e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b550:	2b00      	cmp	r3, #0
 800b552:	d070      	beq.n	800b636 <_dtoa_r+0x92e>
 800b554:	4621      	mov	r1, r4
 800b556:	4650      	mov	r0, sl
 800b558:	f000 fc66 	bl	800be28 <__mcmp>
 800b55c:	2800      	cmp	r0, #0
 800b55e:	da6a      	bge.n	800b636 <_dtoa_r+0x92e>
 800b560:	2300      	movs	r3, #0
 800b562:	4651      	mov	r1, sl
 800b564:	220a      	movs	r2, #10
 800b566:	4628      	mov	r0, r5
 800b568:	f000 fa46 	bl	800b9f8 <__multadd>
 800b56c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b56e:	4682      	mov	sl, r0
 800b570:	f109 39ff 	add.w	r9, r9, #4294967295
 800b574:	2b00      	cmp	r3, #0
 800b576:	f000 8193 	beq.w	800b8a0 <_dtoa_r+0xb98>
 800b57a:	4631      	mov	r1, r6
 800b57c:	2300      	movs	r3, #0
 800b57e:	220a      	movs	r2, #10
 800b580:	4628      	mov	r0, r5
 800b582:	f000 fa39 	bl	800b9f8 <__multadd>
 800b586:	f1bb 0f00 	cmp.w	fp, #0
 800b58a:	4606      	mov	r6, r0
 800b58c:	f300 8093 	bgt.w	800b6b6 <_dtoa_r+0x9ae>
 800b590:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b592:	2b02      	cmp	r3, #2
 800b594:	dc57      	bgt.n	800b646 <_dtoa_r+0x93e>
 800b596:	e08e      	b.n	800b6b6 <_dtoa_r+0x9ae>
 800b598:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b59a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b59e:	e756      	b.n	800b44e <_dtoa_r+0x746>
 800b5a0:	9b02      	ldr	r3, [sp, #8]
 800b5a2:	1e5c      	subs	r4, r3, #1
 800b5a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b5a6:	42a3      	cmp	r3, r4
 800b5a8:	bfb7      	itett	lt
 800b5aa:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800b5ac:	1b1c      	subge	r4, r3, r4
 800b5ae:	1ae2      	sublt	r2, r4, r3
 800b5b0:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800b5b2:	bfbe      	ittt	lt
 800b5b4:	940a      	strlt	r4, [sp, #40]	; 0x28
 800b5b6:	189b      	addlt	r3, r3, r2
 800b5b8:	930e      	strlt	r3, [sp, #56]	; 0x38
 800b5ba:	9b02      	ldr	r3, [sp, #8]
 800b5bc:	bfb8      	it	lt
 800b5be:	2400      	movlt	r4, #0
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	bfbb      	ittet	lt
 800b5c4:	9b06      	ldrlt	r3, [sp, #24]
 800b5c6:	9a02      	ldrlt	r2, [sp, #8]
 800b5c8:	9f06      	ldrge	r7, [sp, #24]
 800b5ca:	1a9f      	sublt	r7, r3, r2
 800b5cc:	bfac      	ite	ge
 800b5ce:	9b02      	ldrge	r3, [sp, #8]
 800b5d0:	2300      	movlt	r3, #0
 800b5d2:	e73e      	b.n	800b452 <_dtoa_r+0x74a>
 800b5d4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800b5d6:	9f06      	ldr	r7, [sp, #24]
 800b5d8:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800b5da:	e745      	b.n	800b468 <_dtoa_r+0x760>
 800b5dc:	3fe00000 	.word	0x3fe00000
 800b5e0:	40240000 	.word	0x40240000
 800b5e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b5e6:	e76a      	b.n	800b4be <_dtoa_r+0x7b6>
 800b5e8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b5ea:	2b01      	cmp	r3, #1
 800b5ec:	dc19      	bgt.n	800b622 <_dtoa_r+0x91a>
 800b5ee:	9b04      	ldr	r3, [sp, #16]
 800b5f0:	b9bb      	cbnz	r3, 800b622 <_dtoa_r+0x91a>
 800b5f2:	9b05      	ldr	r3, [sp, #20]
 800b5f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b5f8:	b99b      	cbnz	r3, 800b622 <_dtoa_r+0x91a>
 800b5fa:	9b05      	ldr	r3, [sp, #20]
 800b5fc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b600:	0d1b      	lsrs	r3, r3, #20
 800b602:	051b      	lsls	r3, r3, #20
 800b604:	b183      	cbz	r3, 800b628 <_dtoa_r+0x920>
 800b606:	f04f 0801 	mov.w	r8, #1
 800b60a:	9b06      	ldr	r3, [sp, #24]
 800b60c:	3301      	adds	r3, #1
 800b60e:	9306      	str	r3, [sp, #24]
 800b610:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b612:	3301      	adds	r3, #1
 800b614:	9309      	str	r3, [sp, #36]	; 0x24
 800b616:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b618:	2b00      	cmp	r3, #0
 800b61a:	f47f af6a 	bne.w	800b4f2 <_dtoa_r+0x7ea>
 800b61e:	2001      	movs	r0, #1
 800b620:	e76f      	b.n	800b502 <_dtoa_r+0x7fa>
 800b622:	f04f 0800 	mov.w	r8, #0
 800b626:	e7f6      	b.n	800b616 <_dtoa_r+0x90e>
 800b628:	4698      	mov	r8, r3
 800b62a:	e7f4      	b.n	800b616 <_dtoa_r+0x90e>
 800b62c:	f43f af7d 	beq.w	800b52a <_dtoa_r+0x822>
 800b630:	4618      	mov	r0, r3
 800b632:	301c      	adds	r0, #28
 800b634:	e772      	b.n	800b51c <_dtoa_r+0x814>
 800b636:	9b02      	ldr	r3, [sp, #8]
 800b638:	2b00      	cmp	r3, #0
 800b63a:	dc36      	bgt.n	800b6aa <_dtoa_r+0x9a2>
 800b63c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b63e:	2b02      	cmp	r3, #2
 800b640:	dd33      	ble.n	800b6aa <_dtoa_r+0x9a2>
 800b642:	f8dd b008 	ldr.w	fp, [sp, #8]
 800b646:	f1bb 0f00 	cmp.w	fp, #0
 800b64a:	d10d      	bne.n	800b668 <_dtoa_r+0x960>
 800b64c:	4621      	mov	r1, r4
 800b64e:	465b      	mov	r3, fp
 800b650:	2205      	movs	r2, #5
 800b652:	4628      	mov	r0, r5
 800b654:	f000 f9d0 	bl	800b9f8 <__multadd>
 800b658:	4601      	mov	r1, r0
 800b65a:	4604      	mov	r4, r0
 800b65c:	4650      	mov	r0, sl
 800b65e:	f000 fbe3 	bl	800be28 <__mcmp>
 800b662:	2800      	cmp	r0, #0
 800b664:	f73f adb6 	bgt.w	800b1d4 <_dtoa_r+0x4cc>
 800b668:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b66a:	9f08      	ldr	r7, [sp, #32]
 800b66c:	ea6f 0903 	mvn.w	r9, r3
 800b670:	f04f 0800 	mov.w	r8, #0
 800b674:	4621      	mov	r1, r4
 800b676:	4628      	mov	r0, r5
 800b678:	f000 f99c 	bl	800b9b4 <_Bfree>
 800b67c:	2e00      	cmp	r6, #0
 800b67e:	f43f aea4 	beq.w	800b3ca <_dtoa_r+0x6c2>
 800b682:	f1b8 0f00 	cmp.w	r8, #0
 800b686:	d005      	beq.n	800b694 <_dtoa_r+0x98c>
 800b688:	45b0      	cmp	r8, r6
 800b68a:	d003      	beq.n	800b694 <_dtoa_r+0x98c>
 800b68c:	4641      	mov	r1, r8
 800b68e:	4628      	mov	r0, r5
 800b690:	f000 f990 	bl	800b9b4 <_Bfree>
 800b694:	4631      	mov	r1, r6
 800b696:	4628      	mov	r0, r5
 800b698:	f000 f98c 	bl	800b9b4 <_Bfree>
 800b69c:	e695      	b.n	800b3ca <_dtoa_r+0x6c2>
 800b69e:	2400      	movs	r4, #0
 800b6a0:	4626      	mov	r6, r4
 800b6a2:	e7e1      	b.n	800b668 <_dtoa_r+0x960>
 800b6a4:	46c1      	mov	r9, r8
 800b6a6:	4626      	mov	r6, r4
 800b6a8:	e594      	b.n	800b1d4 <_dtoa_r+0x4cc>
 800b6aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b6ac:	f8dd b008 	ldr.w	fp, [sp, #8]
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	f000 80fc 	beq.w	800b8ae <_dtoa_r+0xba6>
 800b6b6:	2f00      	cmp	r7, #0
 800b6b8:	dd05      	ble.n	800b6c6 <_dtoa_r+0x9be>
 800b6ba:	4631      	mov	r1, r6
 800b6bc:	463a      	mov	r2, r7
 800b6be:	4628      	mov	r0, r5
 800b6c0:	f000 fb46 	bl	800bd50 <__lshift>
 800b6c4:	4606      	mov	r6, r0
 800b6c6:	f1b8 0f00 	cmp.w	r8, #0
 800b6ca:	d05c      	beq.n	800b786 <_dtoa_r+0xa7e>
 800b6cc:	4628      	mov	r0, r5
 800b6ce:	6871      	ldr	r1, [r6, #4]
 800b6d0:	f000 f930 	bl	800b934 <_Balloc>
 800b6d4:	4607      	mov	r7, r0
 800b6d6:	b928      	cbnz	r0, 800b6e4 <_dtoa_r+0x9dc>
 800b6d8:	4602      	mov	r2, r0
 800b6da:	f240 21ea 	movw	r1, #746	; 0x2ea
 800b6de:	4b7e      	ldr	r3, [pc, #504]	; (800b8d8 <_dtoa_r+0xbd0>)
 800b6e0:	f7ff bb26 	b.w	800ad30 <_dtoa_r+0x28>
 800b6e4:	6932      	ldr	r2, [r6, #16]
 800b6e6:	f106 010c 	add.w	r1, r6, #12
 800b6ea:	3202      	adds	r2, #2
 800b6ec:	0092      	lsls	r2, r2, #2
 800b6ee:	300c      	adds	r0, #12
 800b6f0:	f000 f912 	bl	800b918 <memcpy>
 800b6f4:	2201      	movs	r2, #1
 800b6f6:	4639      	mov	r1, r7
 800b6f8:	4628      	mov	r0, r5
 800b6fa:	f000 fb29 	bl	800bd50 <__lshift>
 800b6fe:	46b0      	mov	r8, r6
 800b700:	4606      	mov	r6, r0
 800b702:	9b08      	ldr	r3, [sp, #32]
 800b704:	3301      	adds	r3, #1
 800b706:	9302      	str	r3, [sp, #8]
 800b708:	9b08      	ldr	r3, [sp, #32]
 800b70a:	445b      	add	r3, fp
 800b70c:	930a      	str	r3, [sp, #40]	; 0x28
 800b70e:	9b04      	ldr	r3, [sp, #16]
 800b710:	f003 0301 	and.w	r3, r3, #1
 800b714:	9309      	str	r3, [sp, #36]	; 0x24
 800b716:	9b02      	ldr	r3, [sp, #8]
 800b718:	4621      	mov	r1, r4
 800b71a:	4650      	mov	r0, sl
 800b71c:	f103 3bff 	add.w	fp, r3, #4294967295
 800b720:	f7ff fa62 	bl	800abe8 <quorem>
 800b724:	4603      	mov	r3, r0
 800b726:	4641      	mov	r1, r8
 800b728:	3330      	adds	r3, #48	; 0x30
 800b72a:	9004      	str	r0, [sp, #16]
 800b72c:	4650      	mov	r0, sl
 800b72e:	930b      	str	r3, [sp, #44]	; 0x2c
 800b730:	f000 fb7a 	bl	800be28 <__mcmp>
 800b734:	4632      	mov	r2, r6
 800b736:	9006      	str	r0, [sp, #24]
 800b738:	4621      	mov	r1, r4
 800b73a:	4628      	mov	r0, r5
 800b73c:	f000 fb90 	bl	800be60 <__mdiff>
 800b740:	68c2      	ldr	r2, [r0, #12]
 800b742:	4607      	mov	r7, r0
 800b744:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b746:	bb02      	cbnz	r2, 800b78a <_dtoa_r+0xa82>
 800b748:	4601      	mov	r1, r0
 800b74a:	4650      	mov	r0, sl
 800b74c:	f000 fb6c 	bl	800be28 <__mcmp>
 800b750:	4602      	mov	r2, r0
 800b752:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b754:	4639      	mov	r1, r7
 800b756:	4628      	mov	r0, r5
 800b758:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 800b75c:	f000 f92a 	bl	800b9b4 <_Bfree>
 800b760:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b762:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b764:	9f02      	ldr	r7, [sp, #8]
 800b766:	ea43 0102 	orr.w	r1, r3, r2
 800b76a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b76c:	430b      	orrs	r3, r1
 800b76e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b770:	d10d      	bne.n	800b78e <_dtoa_r+0xa86>
 800b772:	2b39      	cmp	r3, #57	; 0x39
 800b774:	d027      	beq.n	800b7c6 <_dtoa_r+0xabe>
 800b776:	9a06      	ldr	r2, [sp, #24]
 800b778:	2a00      	cmp	r2, #0
 800b77a:	dd01      	ble.n	800b780 <_dtoa_r+0xa78>
 800b77c:	9b04      	ldr	r3, [sp, #16]
 800b77e:	3331      	adds	r3, #49	; 0x31
 800b780:	f88b 3000 	strb.w	r3, [fp]
 800b784:	e776      	b.n	800b674 <_dtoa_r+0x96c>
 800b786:	4630      	mov	r0, r6
 800b788:	e7b9      	b.n	800b6fe <_dtoa_r+0x9f6>
 800b78a:	2201      	movs	r2, #1
 800b78c:	e7e2      	b.n	800b754 <_dtoa_r+0xa4c>
 800b78e:	9906      	ldr	r1, [sp, #24]
 800b790:	2900      	cmp	r1, #0
 800b792:	db04      	blt.n	800b79e <_dtoa_r+0xa96>
 800b794:	9822      	ldr	r0, [sp, #136]	; 0x88
 800b796:	4301      	orrs	r1, r0
 800b798:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b79a:	4301      	orrs	r1, r0
 800b79c:	d120      	bne.n	800b7e0 <_dtoa_r+0xad8>
 800b79e:	2a00      	cmp	r2, #0
 800b7a0:	ddee      	ble.n	800b780 <_dtoa_r+0xa78>
 800b7a2:	4651      	mov	r1, sl
 800b7a4:	2201      	movs	r2, #1
 800b7a6:	4628      	mov	r0, r5
 800b7a8:	9302      	str	r3, [sp, #8]
 800b7aa:	f000 fad1 	bl	800bd50 <__lshift>
 800b7ae:	4621      	mov	r1, r4
 800b7b0:	4682      	mov	sl, r0
 800b7b2:	f000 fb39 	bl	800be28 <__mcmp>
 800b7b6:	2800      	cmp	r0, #0
 800b7b8:	9b02      	ldr	r3, [sp, #8]
 800b7ba:	dc02      	bgt.n	800b7c2 <_dtoa_r+0xaba>
 800b7bc:	d1e0      	bne.n	800b780 <_dtoa_r+0xa78>
 800b7be:	07da      	lsls	r2, r3, #31
 800b7c0:	d5de      	bpl.n	800b780 <_dtoa_r+0xa78>
 800b7c2:	2b39      	cmp	r3, #57	; 0x39
 800b7c4:	d1da      	bne.n	800b77c <_dtoa_r+0xa74>
 800b7c6:	2339      	movs	r3, #57	; 0x39
 800b7c8:	f88b 3000 	strb.w	r3, [fp]
 800b7cc:	463b      	mov	r3, r7
 800b7ce:	461f      	mov	r7, r3
 800b7d0:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800b7d4:	3b01      	subs	r3, #1
 800b7d6:	2a39      	cmp	r2, #57	; 0x39
 800b7d8:	d050      	beq.n	800b87c <_dtoa_r+0xb74>
 800b7da:	3201      	adds	r2, #1
 800b7dc:	701a      	strb	r2, [r3, #0]
 800b7de:	e749      	b.n	800b674 <_dtoa_r+0x96c>
 800b7e0:	2a00      	cmp	r2, #0
 800b7e2:	dd03      	ble.n	800b7ec <_dtoa_r+0xae4>
 800b7e4:	2b39      	cmp	r3, #57	; 0x39
 800b7e6:	d0ee      	beq.n	800b7c6 <_dtoa_r+0xabe>
 800b7e8:	3301      	adds	r3, #1
 800b7ea:	e7c9      	b.n	800b780 <_dtoa_r+0xa78>
 800b7ec:	9a02      	ldr	r2, [sp, #8]
 800b7ee:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b7f0:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b7f4:	428a      	cmp	r2, r1
 800b7f6:	d02a      	beq.n	800b84e <_dtoa_r+0xb46>
 800b7f8:	4651      	mov	r1, sl
 800b7fa:	2300      	movs	r3, #0
 800b7fc:	220a      	movs	r2, #10
 800b7fe:	4628      	mov	r0, r5
 800b800:	f000 f8fa 	bl	800b9f8 <__multadd>
 800b804:	45b0      	cmp	r8, r6
 800b806:	4682      	mov	sl, r0
 800b808:	f04f 0300 	mov.w	r3, #0
 800b80c:	f04f 020a 	mov.w	r2, #10
 800b810:	4641      	mov	r1, r8
 800b812:	4628      	mov	r0, r5
 800b814:	d107      	bne.n	800b826 <_dtoa_r+0xb1e>
 800b816:	f000 f8ef 	bl	800b9f8 <__multadd>
 800b81a:	4680      	mov	r8, r0
 800b81c:	4606      	mov	r6, r0
 800b81e:	9b02      	ldr	r3, [sp, #8]
 800b820:	3301      	adds	r3, #1
 800b822:	9302      	str	r3, [sp, #8]
 800b824:	e777      	b.n	800b716 <_dtoa_r+0xa0e>
 800b826:	f000 f8e7 	bl	800b9f8 <__multadd>
 800b82a:	4631      	mov	r1, r6
 800b82c:	4680      	mov	r8, r0
 800b82e:	2300      	movs	r3, #0
 800b830:	220a      	movs	r2, #10
 800b832:	4628      	mov	r0, r5
 800b834:	f000 f8e0 	bl	800b9f8 <__multadd>
 800b838:	4606      	mov	r6, r0
 800b83a:	e7f0      	b.n	800b81e <_dtoa_r+0xb16>
 800b83c:	f1bb 0f00 	cmp.w	fp, #0
 800b840:	bfcc      	ite	gt
 800b842:	465f      	movgt	r7, fp
 800b844:	2701      	movle	r7, #1
 800b846:	f04f 0800 	mov.w	r8, #0
 800b84a:	9a08      	ldr	r2, [sp, #32]
 800b84c:	4417      	add	r7, r2
 800b84e:	4651      	mov	r1, sl
 800b850:	2201      	movs	r2, #1
 800b852:	4628      	mov	r0, r5
 800b854:	9302      	str	r3, [sp, #8]
 800b856:	f000 fa7b 	bl	800bd50 <__lshift>
 800b85a:	4621      	mov	r1, r4
 800b85c:	4682      	mov	sl, r0
 800b85e:	f000 fae3 	bl	800be28 <__mcmp>
 800b862:	2800      	cmp	r0, #0
 800b864:	dcb2      	bgt.n	800b7cc <_dtoa_r+0xac4>
 800b866:	d102      	bne.n	800b86e <_dtoa_r+0xb66>
 800b868:	9b02      	ldr	r3, [sp, #8]
 800b86a:	07db      	lsls	r3, r3, #31
 800b86c:	d4ae      	bmi.n	800b7cc <_dtoa_r+0xac4>
 800b86e:	463b      	mov	r3, r7
 800b870:	461f      	mov	r7, r3
 800b872:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b876:	2a30      	cmp	r2, #48	; 0x30
 800b878:	d0fa      	beq.n	800b870 <_dtoa_r+0xb68>
 800b87a:	e6fb      	b.n	800b674 <_dtoa_r+0x96c>
 800b87c:	9a08      	ldr	r2, [sp, #32]
 800b87e:	429a      	cmp	r2, r3
 800b880:	d1a5      	bne.n	800b7ce <_dtoa_r+0xac6>
 800b882:	2331      	movs	r3, #49	; 0x31
 800b884:	f109 0901 	add.w	r9, r9, #1
 800b888:	7013      	strb	r3, [r2, #0]
 800b88a:	e6f3      	b.n	800b674 <_dtoa_r+0x96c>
 800b88c:	4b13      	ldr	r3, [pc, #76]	; (800b8dc <_dtoa_r+0xbd4>)
 800b88e:	f7ff baa7 	b.w	800ade0 <_dtoa_r+0xd8>
 800b892:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b894:	2b00      	cmp	r3, #0
 800b896:	f47f aa80 	bne.w	800ad9a <_dtoa_r+0x92>
 800b89a:	4b11      	ldr	r3, [pc, #68]	; (800b8e0 <_dtoa_r+0xbd8>)
 800b89c:	f7ff baa0 	b.w	800ade0 <_dtoa_r+0xd8>
 800b8a0:	f1bb 0f00 	cmp.w	fp, #0
 800b8a4:	dc03      	bgt.n	800b8ae <_dtoa_r+0xba6>
 800b8a6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b8a8:	2b02      	cmp	r3, #2
 800b8aa:	f73f aecc 	bgt.w	800b646 <_dtoa_r+0x93e>
 800b8ae:	9f08      	ldr	r7, [sp, #32]
 800b8b0:	4621      	mov	r1, r4
 800b8b2:	4650      	mov	r0, sl
 800b8b4:	f7ff f998 	bl	800abe8 <quorem>
 800b8b8:	9a08      	ldr	r2, [sp, #32]
 800b8ba:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800b8be:	f807 3b01 	strb.w	r3, [r7], #1
 800b8c2:	1aba      	subs	r2, r7, r2
 800b8c4:	4593      	cmp	fp, r2
 800b8c6:	ddb9      	ble.n	800b83c <_dtoa_r+0xb34>
 800b8c8:	4651      	mov	r1, sl
 800b8ca:	2300      	movs	r3, #0
 800b8cc:	220a      	movs	r2, #10
 800b8ce:	4628      	mov	r0, r5
 800b8d0:	f000 f892 	bl	800b9f8 <__multadd>
 800b8d4:	4682      	mov	sl, r0
 800b8d6:	e7eb      	b.n	800b8b0 <_dtoa_r+0xba8>
 800b8d8:	0800db7b 	.word	0x0800db7b
 800b8dc:	0800dad4 	.word	0x0800dad4
 800b8e0:	0800daf8 	.word	0x0800daf8

0800b8e4 <_localeconv_r>:
 800b8e4:	4800      	ldr	r0, [pc, #0]	; (800b8e8 <_localeconv_r+0x4>)
 800b8e6:	4770      	bx	lr
 800b8e8:	20000188 	.word	0x20000188

0800b8ec <malloc>:
 800b8ec:	4b02      	ldr	r3, [pc, #8]	; (800b8f8 <malloc+0xc>)
 800b8ee:	4601      	mov	r1, r0
 800b8f0:	6818      	ldr	r0, [r3, #0]
 800b8f2:	f000 bbfb 	b.w	800c0ec <_malloc_r>
 800b8f6:	bf00      	nop
 800b8f8:	20000034 	.word	0x20000034

0800b8fc <memchr>:
 800b8fc:	4603      	mov	r3, r0
 800b8fe:	b510      	push	{r4, lr}
 800b900:	b2c9      	uxtb	r1, r1
 800b902:	4402      	add	r2, r0
 800b904:	4293      	cmp	r3, r2
 800b906:	4618      	mov	r0, r3
 800b908:	d101      	bne.n	800b90e <memchr+0x12>
 800b90a:	2000      	movs	r0, #0
 800b90c:	e003      	b.n	800b916 <memchr+0x1a>
 800b90e:	7804      	ldrb	r4, [r0, #0]
 800b910:	3301      	adds	r3, #1
 800b912:	428c      	cmp	r4, r1
 800b914:	d1f6      	bne.n	800b904 <memchr+0x8>
 800b916:	bd10      	pop	{r4, pc}

0800b918 <memcpy>:
 800b918:	440a      	add	r2, r1
 800b91a:	4291      	cmp	r1, r2
 800b91c:	f100 33ff 	add.w	r3, r0, #4294967295
 800b920:	d100      	bne.n	800b924 <memcpy+0xc>
 800b922:	4770      	bx	lr
 800b924:	b510      	push	{r4, lr}
 800b926:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b92a:	4291      	cmp	r1, r2
 800b92c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b930:	d1f9      	bne.n	800b926 <memcpy+0xe>
 800b932:	bd10      	pop	{r4, pc}

0800b934 <_Balloc>:
 800b934:	b570      	push	{r4, r5, r6, lr}
 800b936:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b938:	4604      	mov	r4, r0
 800b93a:	460d      	mov	r5, r1
 800b93c:	b976      	cbnz	r6, 800b95c <_Balloc+0x28>
 800b93e:	2010      	movs	r0, #16
 800b940:	f7ff ffd4 	bl	800b8ec <malloc>
 800b944:	4602      	mov	r2, r0
 800b946:	6260      	str	r0, [r4, #36]	; 0x24
 800b948:	b920      	cbnz	r0, 800b954 <_Balloc+0x20>
 800b94a:	2166      	movs	r1, #102	; 0x66
 800b94c:	4b17      	ldr	r3, [pc, #92]	; (800b9ac <_Balloc+0x78>)
 800b94e:	4818      	ldr	r0, [pc, #96]	; (800b9b0 <_Balloc+0x7c>)
 800b950:	f000 fc36 	bl	800c1c0 <__assert_func>
 800b954:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b958:	6006      	str	r6, [r0, #0]
 800b95a:	60c6      	str	r6, [r0, #12]
 800b95c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b95e:	68f3      	ldr	r3, [r6, #12]
 800b960:	b183      	cbz	r3, 800b984 <_Balloc+0x50>
 800b962:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b964:	68db      	ldr	r3, [r3, #12]
 800b966:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b96a:	b9b8      	cbnz	r0, 800b99c <_Balloc+0x68>
 800b96c:	2101      	movs	r1, #1
 800b96e:	fa01 f605 	lsl.w	r6, r1, r5
 800b972:	1d72      	adds	r2, r6, #5
 800b974:	4620      	mov	r0, r4
 800b976:	0092      	lsls	r2, r2, #2
 800b978:	f000 fb5e 	bl	800c038 <_calloc_r>
 800b97c:	b160      	cbz	r0, 800b998 <_Balloc+0x64>
 800b97e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b982:	e00e      	b.n	800b9a2 <_Balloc+0x6e>
 800b984:	2221      	movs	r2, #33	; 0x21
 800b986:	2104      	movs	r1, #4
 800b988:	4620      	mov	r0, r4
 800b98a:	f000 fb55 	bl	800c038 <_calloc_r>
 800b98e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b990:	60f0      	str	r0, [r6, #12]
 800b992:	68db      	ldr	r3, [r3, #12]
 800b994:	2b00      	cmp	r3, #0
 800b996:	d1e4      	bne.n	800b962 <_Balloc+0x2e>
 800b998:	2000      	movs	r0, #0
 800b99a:	bd70      	pop	{r4, r5, r6, pc}
 800b99c:	6802      	ldr	r2, [r0, #0]
 800b99e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b9a2:	2300      	movs	r3, #0
 800b9a4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b9a8:	e7f7      	b.n	800b99a <_Balloc+0x66>
 800b9aa:	bf00      	nop
 800b9ac:	0800db05 	.word	0x0800db05
 800b9b0:	0800db8c 	.word	0x0800db8c

0800b9b4 <_Bfree>:
 800b9b4:	b570      	push	{r4, r5, r6, lr}
 800b9b6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b9b8:	4605      	mov	r5, r0
 800b9ba:	460c      	mov	r4, r1
 800b9bc:	b976      	cbnz	r6, 800b9dc <_Bfree+0x28>
 800b9be:	2010      	movs	r0, #16
 800b9c0:	f7ff ff94 	bl	800b8ec <malloc>
 800b9c4:	4602      	mov	r2, r0
 800b9c6:	6268      	str	r0, [r5, #36]	; 0x24
 800b9c8:	b920      	cbnz	r0, 800b9d4 <_Bfree+0x20>
 800b9ca:	218a      	movs	r1, #138	; 0x8a
 800b9cc:	4b08      	ldr	r3, [pc, #32]	; (800b9f0 <_Bfree+0x3c>)
 800b9ce:	4809      	ldr	r0, [pc, #36]	; (800b9f4 <_Bfree+0x40>)
 800b9d0:	f000 fbf6 	bl	800c1c0 <__assert_func>
 800b9d4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b9d8:	6006      	str	r6, [r0, #0]
 800b9da:	60c6      	str	r6, [r0, #12]
 800b9dc:	b13c      	cbz	r4, 800b9ee <_Bfree+0x3a>
 800b9de:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b9e0:	6862      	ldr	r2, [r4, #4]
 800b9e2:	68db      	ldr	r3, [r3, #12]
 800b9e4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b9e8:	6021      	str	r1, [r4, #0]
 800b9ea:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b9ee:	bd70      	pop	{r4, r5, r6, pc}
 800b9f0:	0800db05 	.word	0x0800db05
 800b9f4:	0800db8c 	.word	0x0800db8c

0800b9f8 <__multadd>:
 800b9f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b9fc:	4698      	mov	r8, r3
 800b9fe:	460c      	mov	r4, r1
 800ba00:	2300      	movs	r3, #0
 800ba02:	690e      	ldr	r6, [r1, #16]
 800ba04:	4607      	mov	r7, r0
 800ba06:	f101 0014 	add.w	r0, r1, #20
 800ba0a:	6805      	ldr	r5, [r0, #0]
 800ba0c:	3301      	adds	r3, #1
 800ba0e:	b2a9      	uxth	r1, r5
 800ba10:	fb02 8101 	mla	r1, r2, r1, r8
 800ba14:	0c2d      	lsrs	r5, r5, #16
 800ba16:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800ba1a:	fb02 c505 	mla	r5, r2, r5, ip
 800ba1e:	b289      	uxth	r1, r1
 800ba20:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800ba24:	429e      	cmp	r6, r3
 800ba26:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800ba2a:	f840 1b04 	str.w	r1, [r0], #4
 800ba2e:	dcec      	bgt.n	800ba0a <__multadd+0x12>
 800ba30:	f1b8 0f00 	cmp.w	r8, #0
 800ba34:	d022      	beq.n	800ba7c <__multadd+0x84>
 800ba36:	68a3      	ldr	r3, [r4, #8]
 800ba38:	42b3      	cmp	r3, r6
 800ba3a:	dc19      	bgt.n	800ba70 <__multadd+0x78>
 800ba3c:	6861      	ldr	r1, [r4, #4]
 800ba3e:	4638      	mov	r0, r7
 800ba40:	3101      	adds	r1, #1
 800ba42:	f7ff ff77 	bl	800b934 <_Balloc>
 800ba46:	4605      	mov	r5, r0
 800ba48:	b928      	cbnz	r0, 800ba56 <__multadd+0x5e>
 800ba4a:	4602      	mov	r2, r0
 800ba4c:	21b5      	movs	r1, #181	; 0xb5
 800ba4e:	4b0d      	ldr	r3, [pc, #52]	; (800ba84 <__multadd+0x8c>)
 800ba50:	480d      	ldr	r0, [pc, #52]	; (800ba88 <__multadd+0x90>)
 800ba52:	f000 fbb5 	bl	800c1c0 <__assert_func>
 800ba56:	6922      	ldr	r2, [r4, #16]
 800ba58:	f104 010c 	add.w	r1, r4, #12
 800ba5c:	3202      	adds	r2, #2
 800ba5e:	0092      	lsls	r2, r2, #2
 800ba60:	300c      	adds	r0, #12
 800ba62:	f7ff ff59 	bl	800b918 <memcpy>
 800ba66:	4621      	mov	r1, r4
 800ba68:	4638      	mov	r0, r7
 800ba6a:	f7ff ffa3 	bl	800b9b4 <_Bfree>
 800ba6e:	462c      	mov	r4, r5
 800ba70:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800ba74:	3601      	adds	r6, #1
 800ba76:	f8c3 8014 	str.w	r8, [r3, #20]
 800ba7a:	6126      	str	r6, [r4, #16]
 800ba7c:	4620      	mov	r0, r4
 800ba7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ba82:	bf00      	nop
 800ba84:	0800db7b 	.word	0x0800db7b
 800ba88:	0800db8c 	.word	0x0800db8c

0800ba8c <__hi0bits>:
 800ba8c:	0c02      	lsrs	r2, r0, #16
 800ba8e:	0412      	lsls	r2, r2, #16
 800ba90:	4603      	mov	r3, r0
 800ba92:	b9ca      	cbnz	r2, 800bac8 <__hi0bits+0x3c>
 800ba94:	0403      	lsls	r3, r0, #16
 800ba96:	2010      	movs	r0, #16
 800ba98:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800ba9c:	bf04      	itt	eq
 800ba9e:	021b      	lsleq	r3, r3, #8
 800baa0:	3008      	addeq	r0, #8
 800baa2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800baa6:	bf04      	itt	eq
 800baa8:	011b      	lsleq	r3, r3, #4
 800baaa:	3004      	addeq	r0, #4
 800baac:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800bab0:	bf04      	itt	eq
 800bab2:	009b      	lsleq	r3, r3, #2
 800bab4:	3002      	addeq	r0, #2
 800bab6:	2b00      	cmp	r3, #0
 800bab8:	db05      	blt.n	800bac6 <__hi0bits+0x3a>
 800baba:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800babe:	f100 0001 	add.w	r0, r0, #1
 800bac2:	bf08      	it	eq
 800bac4:	2020      	moveq	r0, #32
 800bac6:	4770      	bx	lr
 800bac8:	2000      	movs	r0, #0
 800baca:	e7e5      	b.n	800ba98 <__hi0bits+0xc>

0800bacc <__lo0bits>:
 800bacc:	6803      	ldr	r3, [r0, #0]
 800bace:	4602      	mov	r2, r0
 800bad0:	f013 0007 	ands.w	r0, r3, #7
 800bad4:	d00b      	beq.n	800baee <__lo0bits+0x22>
 800bad6:	07d9      	lsls	r1, r3, #31
 800bad8:	d422      	bmi.n	800bb20 <__lo0bits+0x54>
 800bada:	0798      	lsls	r0, r3, #30
 800badc:	bf49      	itett	mi
 800bade:	085b      	lsrmi	r3, r3, #1
 800bae0:	089b      	lsrpl	r3, r3, #2
 800bae2:	2001      	movmi	r0, #1
 800bae4:	6013      	strmi	r3, [r2, #0]
 800bae6:	bf5c      	itt	pl
 800bae8:	2002      	movpl	r0, #2
 800baea:	6013      	strpl	r3, [r2, #0]
 800baec:	4770      	bx	lr
 800baee:	b299      	uxth	r1, r3
 800baf0:	b909      	cbnz	r1, 800baf6 <__lo0bits+0x2a>
 800baf2:	2010      	movs	r0, #16
 800baf4:	0c1b      	lsrs	r3, r3, #16
 800baf6:	f013 0fff 	tst.w	r3, #255	; 0xff
 800bafa:	bf04      	itt	eq
 800bafc:	0a1b      	lsreq	r3, r3, #8
 800bafe:	3008      	addeq	r0, #8
 800bb00:	0719      	lsls	r1, r3, #28
 800bb02:	bf04      	itt	eq
 800bb04:	091b      	lsreq	r3, r3, #4
 800bb06:	3004      	addeq	r0, #4
 800bb08:	0799      	lsls	r1, r3, #30
 800bb0a:	bf04      	itt	eq
 800bb0c:	089b      	lsreq	r3, r3, #2
 800bb0e:	3002      	addeq	r0, #2
 800bb10:	07d9      	lsls	r1, r3, #31
 800bb12:	d403      	bmi.n	800bb1c <__lo0bits+0x50>
 800bb14:	085b      	lsrs	r3, r3, #1
 800bb16:	f100 0001 	add.w	r0, r0, #1
 800bb1a:	d003      	beq.n	800bb24 <__lo0bits+0x58>
 800bb1c:	6013      	str	r3, [r2, #0]
 800bb1e:	4770      	bx	lr
 800bb20:	2000      	movs	r0, #0
 800bb22:	4770      	bx	lr
 800bb24:	2020      	movs	r0, #32
 800bb26:	4770      	bx	lr

0800bb28 <__i2b>:
 800bb28:	b510      	push	{r4, lr}
 800bb2a:	460c      	mov	r4, r1
 800bb2c:	2101      	movs	r1, #1
 800bb2e:	f7ff ff01 	bl	800b934 <_Balloc>
 800bb32:	4602      	mov	r2, r0
 800bb34:	b928      	cbnz	r0, 800bb42 <__i2b+0x1a>
 800bb36:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800bb3a:	4b04      	ldr	r3, [pc, #16]	; (800bb4c <__i2b+0x24>)
 800bb3c:	4804      	ldr	r0, [pc, #16]	; (800bb50 <__i2b+0x28>)
 800bb3e:	f000 fb3f 	bl	800c1c0 <__assert_func>
 800bb42:	2301      	movs	r3, #1
 800bb44:	6144      	str	r4, [r0, #20]
 800bb46:	6103      	str	r3, [r0, #16]
 800bb48:	bd10      	pop	{r4, pc}
 800bb4a:	bf00      	nop
 800bb4c:	0800db7b 	.word	0x0800db7b
 800bb50:	0800db8c 	.word	0x0800db8c

0800bb54 <__multiply>:
 800bb54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb58:	4614      	mov	r4, r2
 800bb5a:	690a      	ldr	r2, [r1, #16]
 800bb5c:	6923      	ldr	r3, [r4, #16]
 800bb5e:	460d      	mov	r5, r1
 800bb60:	429a      	cmp	r2, r3
 800bb62:	bfbe      	ittt	lt
 800bb64:	460b      	movlt	r3, r1
 800bb66:	4625      	movlt	r5, r4
 800bb68:	461c      	movlt	r4, r3
 800bb6a:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800bb6e:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800bb72:	68ab      	ldr	r3, [r5, #8]
 800bb74:	6869      	ldr	r1, [r5, #4]
 800bb76:	eb0a 0709 	add.w	r7, sl, r9
 800bb7a:	42bb      	cmp	r3, r7
 800bb7c:	b085      	sub	sp, #20
 800bb7e:	bfb8      	it	lt
 800bb80:	3101      	addlt	r1, #1
 800bb82:	f7ff fed7 	bl	800b934 <_Balloc>
 800bb86:	b930      	cbnz	r0, 800bb96 <__multiply+0x42>
 800bb88:	4602      	mov	r2, r0
 800bb8a:	f240 115d 	movw	r1, #349	; 0x15d
 800bb8e:	4b41      	ldr	r3, [pc, #260]	; (800bc94 <__multiply+0x140>)
 800bb90:	4841      	ldr	r0, [pc, #260]	; (800bc98 <__multiply+0x144>)
 800bb92:	f000 fb15 	bl	800c1c0 <__assert_func>
 800bb96:	f100 0614 	add.w	r6, r0, #20
 800bb9a:	4633      	mov	r3, r6
 800bb9c:	2200      	movs	r2, #0
 800bb9e:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800bba2:	4543      	cmp	r3, r8
 800bba4:	d31e      	bcc.n	800bbe4 <__multiply+0x90>
 800bba6:	f105 0c14 	add.w	ip, r5, #20
 800bbaa:	f104 0314 	add.w	r3, r4, #20
 800bbae:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800bbb2:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800bbb6:	9202      	str	r2, [sp, #8]
 800bbb8:	ebac 0205 	sub.w	r2, ip, r5
 800bbbc:	3a15      	subs	r2, #21
 800bbbe:	f022 0203 	bic.w	r2, r2, #3
 800bbc2:	3204      	adds	r2, #4
 800bbc4:	f105 0115 	add.w	r1, r5, #21
 800bbc8:	458c      	cmp	ip, r1
 800bbca:	bf38      	it	cc
 800bbcc:	2204      	movcc	r2, #4
 800bbce:	9201      	str	r2, [sp, #4]
 800bbd0:	9a02      	ldr	r2, [sp, #8]
 800bbd2:	9303      	str	r3, [sp, #12]
 800bbd4:	429a      	cmp	r2, r3
 800bbd6:	d808      	bhi.n	800bbea <__multiply+0x96>
 800bbd8:	2f00      	cmp	r7, #0
 800bbda:	dc55      	bgt.n	800bc88 <__multiply+0x134>
 800bbdc:	6107      	str	r7, [r0, #16]
 800bbde:	b005      	add	sp, #20
 800bbe0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bbe4:	f843 2b04 	str.w	r2, [r3], #4
 800bbe8:	e7db      	b.n	800bba2 <__multiply+0x4e>
 800bbea:	f8b3 a000 	ldrh.w	sl, [r3]
 800bbee:	f1ba 0f00 	cmp.w	sl, #0
 800bbf2:	d020      	beq.n	800bc36 <__multiply+0xe2>
 800bbf4:	46b1      	mov	r9, r6
 800bbf6:	2200      	movs	r2, #0
 800bbf8:	f105 0e14 	add.w	lr, r5, #20
 800bbfc:	f85e 4b04 	ldr.w	r4, [lr], #4
 800bc00:	f8d9 b000 	ldr.w	fp, [r9]
 800bc04:	b2a1      	uxth	r1, r4
 800bc06:	fa1f fb8b 	uxth.w	fp, fp
 800bc0a:	fb0a b101 	mla	r1, sl, r1, fp
 800bc0e:	4411      	add	r1, r2
 800bc10:	f8d9 2000 	ldr.w	r2, [r9]
 800bc14:	0c24      	lsrs	r4, r4, #16
 800bc16:	0c12      	lsrs	r2, r2, #16
 800bc18:	fb0a 2404 	mla	r4, sl, r4, r2
 800bc1c:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800bc20:	b289      	uxth	r1, r1
 800bc22:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800bc26:	45f4      	cmp	ip, lr
 800bc28:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800bc2c:	f849 1b04 	str.w	r1, [r9], #4
 800bc30:	d8e4      	bhi.n	800bbfc <__multiply+0xa8>
 800bc32:	9901      	ldr	r1, [sp, #4]
 800bc34:	5072      	str	r2, [r6, r1]
 800bc36:	9a03      	ldr	r2, [sp, #12]
 800bc38:	3304      	adds	r3, #4
 800bc3a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800bc3e:	f1b9 0f00 	cmp.w	r9, #0
 800bc42:	d01f      	beq.n	800bc84 <__multiply+0x130>
 800bc44:	46b6      	mov	lr, r6
 800bc46:	f04f 0a00 	mov.w	sl, #0
 800bc4a:	6834      	ldr	r4, [r6, #0]
 800bc4c:	f105 0114 	add.w	r1, r5, #20
 800bc50:	880a      	ldrh	r2, [r1, #0]
 800bc52:	f8be b002 	ldrh.w	fp, [lr, #2]
 800bc56:	b2a4      	uxth	r4, r4
 800bc58:	fb09 b202 	mla	r2, r9, r2, fp
 800bc5c:	4492      	add	sl, r2
 800bc5e:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800bc62:	f84e 4b04 	str.w	r4, [lr], #4
 800bc66:	f851 4b04 	ldr.w	r4, [r1], #4
 800bc6a:	f8be 2000 	ldrh.w	r2, [lr]
 800bc6e:	0c24      	lsrs	r4, r4, #16
 800bc70:	fb09 2404 	mla	r4, r9, r4, r2
 800bc74:	458c      	cmp	ip, r1
 800bc76:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800bc7a:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800bc7e:	d8e7      	bhi.n	800bc50 <__multiply+0xfc>
 800bc80:	9a01      	ldr	r2, [sp, #4]
 800bc82:	50b4      	str	r4, [r6, r2]
 800bc84:	3604      	adds	r6, #4
 800bc86:	e7a3      	b.n	800bbd0 <__multiply+0x7c>
 800bc88:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	d1a5      	bne.n	800bbdc <__multiply+0x88>
 800bc90:	3f01      	subs	r7, #1
 800bc92:	e7a1      	b.n	800bbd8 <__multiply+0x84>
 800bc94:	0800db7b 	.word	0x0800db7b
 800bc98:	0800db8c 	.word	0x0800db8c

0800bc9c <__pow5mult>:
 800bc9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bca0:	4615      	mov	r5, r2
 800bca2:	f012 0203 	ands.w	r2, r2, #3
 800bca6:	4606      	mov	r6, r0
 800bca8:	460f      	mov	r7, r1
 800bcaa:	d007      	beq.n	800bcbc <__pow5mult+0x20>
 800bcac:	4c25      	ldr	r4, [pc, #148]	; (800bd44 <__pow5mult+0xa8>)
 800bcae:	3a01      	subs	r2, #1
 800bcb0:	2300      	movs	r3, #0
 800bcb2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bcb6:	f7ff fe9f 	bl	800b9f8 <__multadd>
 800bcba:	4607      	mov	r7, r0
 800bcbc:	10ad      	asrs	r5, r5, #2
 800bcbe:	d03d      	beq.n	800bd3c <__pow5mult+0xa0>
 800bcc0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800bcc2:	b97c      	cbnz	r4, 800bce4 <__pow5mult+0x48>
 800bcc4:	2010      	movs	r0, #16
 800bcc6:	f7ff fe11 	bl	800b8ec <malloc>
 800bcca:	4602      	mov	r2, r0
 800bccc:	6270      	str	r0, [r6, #36]	; 0x24
 800bcce:	b928      	cbnz	r0, 800bcdc <__pow5mult+0x40>
 800bcd0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800bcd4:	4b1c      	ldr	r3, [pc, #112]	; (800bd48 <__pow5mult+0xac>)
 800bcd6:	481d      	ldr	r0, [pc, #116]	; (800bd4c <__pow5mult+0xb0>)
 800bcd8:	f000 fa72 	bl	800c1c0 <__assert_func>
 800bcdc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bce0:	6004      	str	r4, [r0, #0]
 800bce2:	60c4      	str	r4, [r0, #12]
 800bce4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800bce8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bcec:	b94c      	cbnz	r4, 800bd02 <__pow5mult+0x66>
 800bcee:	f240 2171 	movw	r1, #625	; 0x271
 800bcf2:	4630      	mov	r0, r6
 800bcf4:	f7ff ff18 	bl	800bb28 <__i2b>
 800bcf8:	2300      	movs	r3, #0
 800bcfa:	4604      	mov	r4, r0
 800bcfc:	f8c8 0008 	str.w	r0, [r8, #8]
 800bd00:	6003      	str	r3, [r0, #0]
 800bd02:	f04f 0900 	mov.w	r9, #0
 800bd06:	07eb      	lsls	r3, r5, #31
 800bd08:	d50a      	bpl.n	800bd20 <__pow5mult+0x84>
 800bd0a:	4639      	mov	r1, r7
 800bd0c:	4622      	mov	r2, r4
 800bd0e:	4630      	mov	r0, r6
 800bd10:	f7ff ff20 	bl	800bb54 <__multiply>
 800bd14:	4680      	mov	r8, r0
 800bd16:	4639      	mov	r1, r7
 800bd18:	4630      	mov	r0, r6
 800bd1a:	f7ff fe4b 	bl	800b9b4 <_Bfree>
 800bd1e:	4647      	mov	r7, r8
 800bd20:	106d      	asrs	r5, r5, #1
 800bd22:	d00b      	beq.n	800bd3c <__pow5mult+0xa0>
 800bd24:	6820      	ldr	r0, [r4, #0]
 800bd26:	b938      	cbnz	r0, 800bd38 <__pow5mult+0x9c>
 800bd28:	4622      	mov	r2, r4
 800bd2a:	4621      	mov	r1, r4
 800bd2c:	4630      	mov	r0, r6
 800bd2e:	f7ff ff11 	bl	800bb54 <__multiply>
 800bd32:	6020      	str	r0, [r4, #0]
 800bd34:	f8c0 9000 	str.w	r9, [r0]
 800bd38:	4604      	mov	r4, r0
 800bd3a:	e7e4      	b.n	800bd06 <__pow5mult+0x6a>
 800bd3c:	4638      	mov	r0, r7
 800bd3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bd42:	bf00      	nop
 800bd44:	0800dce0 	.word	0x0800dce0
 800bd48:	0800db05 	.word	0x0800db05
 800bd4c:	0800db8c 	.word	0x0800db8c

0800bd50 <__lshift>:
 800bd50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bd54:	460c      	mov	r4, r1
 800bd56:	4607      	mov	r7, r0
 800bd58:	4691      	mov	r9, r2
 800bd5a:	6923      	ldr	r3, [r4, #16]
 800bd5c:	6849      	ldr	r1, [r1, #4]
 800bd5e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bd62:	68a3      	ldr	r3, [r4, #8]
 800bd64:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bd68:	f108 0601 	add.w	r6, r8, #1
 800bd6c:	42b3      	cmp	r3, r6
 800bd6e:	db0b      	blt.n	800bd88 <__lshift+0x38>
 800bd70:	4638      	mov	r0, r7
 800bd72:	f7ff fddf 	bl	800b934 <_Balloc>
 800bd76:	4605      	mov	r5, r0
 800bd78:	b948      	cbnz	r0, 800bd8e <__lshift+0x3e>
 800bd7a:	4602      	mov	r2, r0
 800bd7c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800bd80:	4b27      	ldr	r3, [pc, #156]	; (800be20 <__lshift+0xd0>)
 800bd82:	4828      	ldr	r0, [pc, #160]	; (800be24 <__lshift+0xd4>)
 800bd84:	f000 fa1c 	bl	800c1c0 <__assert_func>
 800bd88:	3101      	adds	r1, #1
 800bd8a:	005b      	lsls	r3, r3, #1
 800bd8c:	e7ee      	b.n	800bd6c <__lshift+0x1c>
 800bd8e:	2300      	movs	r3, #0
 800bd90:	f100 0114 	add.w	r1, r0, #20
 800bd94:	f100 0210 	add.w	r2, r0, #16
 800bd98:	4618      	mov	r0, r3
 800bd9a:	4553      	cmp	r3, sl
 800bd9c:	db33      	blt.n	800be06 <__lshift+0xb6>
 800bd9e:	6920      	ldr	r0, [r4, #16]
 800bda0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bda4:	f104 0314 	add.w	r3, r4, #20
 800bda8:	f019 091f 	ands.w	r9, r9, #31
 800bdac:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bdb0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bdb4:	d02b      	beq.n	800be0e <__lshift+0xbe>
 800bdb6:	468a      	mov	sl, r1
 800bdb8:	2200      	movs	r2, #0
 800bdba:	f1c9 0e20 	rsb	lr, r9, #32
 800bdbe:	6818      	ldr	r0, [r3, #0]
 800bdc0:	fa00 f009 	lsl.w	r0, r0, r9
 800bdc4:	4302      	orrs	r2, r0
 800bdc6:	f84a 2b04 	str.w	r2, [sl], #4
 800bdca:	f853 2b04 	ldr.w	r2, [r3], #4
 800bdce:	459c      	cmp	ip, r3
 800bdd0:	fa22 f20e 	lsr.w	r2, r2, lr
 800bdd4:	d8f3      	bhi.n	800bdbe <__lshift+0x6e>
 800bdd6:	ebac 0304 	sub.w	r3, ip, r4
 800bdda:	3b15      	subs	r3, #21
 800bddc:	f023 0303 	bic.w	r3, r3, #3
 800bde0:	3304      	adds	r3, #4
 800bde2:	f104 0015 	add.w	r0, r4, #21
 800bde6:	4584      	cmp	ip, r0
 800bde8:	bf38      	it	cc
 800bdea:	2304      	movcc	r3, #4
 800bdec:	50ca      	str	r2, [r1, r3]
 800bdee:	b10a      	cbz	r2, 800bdf4 <__lshift+0xa4>
 800bdf0:	f108 0602 	add.w	r6, r8, #2
 800bdf4:	3e01      	subs	r6, #1
 800bdf6:	4638      	mov	r0, r7
 800bdf8:	4621      	mov	r1, r4
 800bdfa:	612e      	str	r6, [r5, #16]
 800bdfc:	f7ff fdda 	bl	800b9b4 <_Bfree>
 800be00:	4628      	mov	r0, r5
 800be02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800be06:	f842 0f04 	str.w	r0, [r2, #4]!
 800be0a:	3301      	adds	r3, #1
 800be0c:	e7c5      	b.n	800bd9a <__lshift+0x4a>
 800be0e:	3904      	subs	r1, #4
 800be10:	f853 2b04 	ldr.w	r2, [r3], #4
 800be14:	459c      	cmp	ip, r3
 800be16:	f841 2f04 	str.w	r2, [r1, #4]!
 800be1a:	d8f9      	bhi.n	800be10 <__lshift+0xc0>
 800be1c:	e7ea      	b.n	800bdf4 <__lshift+0xa4>
 800be1e:	bf00      	nop
 800be20:	0800db7b 	.word	0x0800db7b
 800be24:	0800db8c 	.word	0x0800db8c

0800be28 <__mcmp>:
 800be28:	4603      	mov	r3, r0
 800be2a:	690a      	ldr	r2, [r1, #16]
 800be2c:	6900      	ldr	r0, [r0, #16]
 800be2e:	b530      	push	{r4, r5, lr}
 800be30:	1a80      	subs	r0, r0, r2
 800be32:	d10d      	bne.n	800be50 <__mcmp+0x28>
 800be34:	3314      	adds	r3, #20
 800be36:	3114      	adds	r1, #20
 800be38:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800be3c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800be40:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800be44:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800be48:	4295      	cmp	r5, r2
 800be4a:	d002      	beq.n	800be52 <__mcmp+0x2a>
 800be4c:	d304      	bcc.n	800be58 <__mcmp+0x30>
 800be4e:	2001      	movs	r0, #1
 800be50:	bd30      	pop	{r4, r5, pc}
 800be52:	42a3      	cmp	r3, r4
 800be54:	d3f4      	bcc.n	800be40 <__mcmp+0x18>
 800be56:	e7fb      	b.n	800be50 <__mcmp+0x28>
 800be58:	f04f 30ff 	mov.w	r0, #4294967295
 800be5c:	e7f8      	b.n	800be50 <__mcmp+0x28>
	...

0800be60 <__mdiff>:
 800be60:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be64:	460c      	mov	r4, r1
 800be66:	4606      	mov	r6, r0
 800be68:	4611      	mov	r1, r2
 800be6a:	4620      	mov	r0, r4
 800be6c:	4692      	mov	sl, r2
 800be6e:	f7ff ffdb 	bl	800be28 <__mcmp>
 800be72:	1e05      	subs	r5, r0, #0
 800be74:	d111      	bne.n	800be9a <__mdiff+0x3a>
 800be76:	4629      	mov	r1, r5
 800be78:	4630      	mov	r0, r6
 800be7a:	f7ff fd5b 	bl	800b934 <_Balloc>
 800be7e:	4602      	mov	r2, r0
 800be80:	b928      	cbnz	r0, 800be8e <__mdiff+0x2e>
 800be82:	f240 2132 	movw	r1, #562	; 0x232
 800be86:	4b3c      	ldr	r3, [pc, #240]	; (800bf78 <__mdiff+0x118>)
 800be88:	483c      	ldr	r0, [pc, #240]	; (800bf7c <__mdiff+0x11c>)
 800be8a:	f000 f999 	bl	800c1c0 <__assert_func>
 800be8e:	2301      	movs	r3, #1
 800be90:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800be94:	4610      	mov	r0, r2
 800be96:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be9a:	bfa4      	itt	ge
 800be9c:	4653      	movge	r3, sl
 800be9e:	46a2      	movge	sl, r4
 800bea0:	4630      	mov	r0, r6
 800bea2:	f8da 1004 	ldr.w	r1, [sl, #4]
 800bea6:	bfa6      	itte	ge
 800bea8:	461c      	movge	r4, r3
 800beaa:	2500      	movge	r5, #0
 800beac:	2501      	movlt	r5, #1
 800beae:	f7ff fd41 	bl	800b934 <_Balloc>
 800beb2:	4602      	mov	r2, r0
 800beb4:	b918      	cbnz	r0, 800bebe <__mdiff+0x5e>
 800beb6:	f44f 7110 	mov.w	r1, #576	; 0x240
 800beba:	4b2f      	ldr	r3, [pc, #188]	; (800bf78 <__mdiff+0x118>)
 800bebc:	e7e4      	b.n	800be88 <__mdiff+0x28>
 800bebe:	f100 0814 	add.w	r8, r0, #20
 800bec2:	f8da 7010 	ldr.w	r7, [sl, #16]
 800bec6:	60c5      	str	r5, [r0, #12]
 800bec8:	f04f 0c00 	mov.w	ip, #0
 800becc:	f10a 0514 	add.w	r5, sl, #20
 800bed0:	f10a 0010 	add.w	r0, sl, #16
 800bed4:	46c2      	mov	sl, r8
 800bed6:	6926      	ldr	r6, [r4, #16]
 800bed8:	f104 0914 	add.w	r9, r4, #20
 800bedc:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 800bee0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800bee4:	f850 bf04 	ldr.w	fp, [r0, #4]!
 800bee8:	f859 3b04 	ldr.w	r3, [r9], #4
 800beec:	fa1f f18b 	uxth.w	r1, fp
 800bef0:	4461      	add	r1, ip
 800bef2:	fa1f fc83 	uxth.w	ip, r3
 800bef6:	0c1b      	lsrs	r3, r3, #16
 800bef8:	eba1 010c 	sub.w	r1, r1, ip
 800befc:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800bf00:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800bf04:	b289      	uxth	r1, r1
 800bf06:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800bf0a:	454e      	cmp	r6, r9
 800bf0c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800bf10:	f84a 3b04 	str.w	r3, [sl], #4
 800bf14:	d8e6      	bhi.n	800bee4 <__mdiff+0x84>
 800bf16:	1b33      	subs	r3, r6, r4
 800bf18:	3b15      	subs	r3, #21
 800bf1a:	f023 0303 	bic.w	r3, r3, #3
 800bf1e:	3415      	adds	r4, #21
 800bf20:	3304      	adds	r3, #4
 800bf22:	42a6      	cmp	r6, r4
 800bf24:	bf38      	it	cc
 800bf26:	2304      	movcc	r3, #4
 800bf28:	441d      	add	r5, r3
 800bf2a:	4443      	add	r3, r8
 800bf2c:	461e      	mov	r6, r3
 800bf2e:	462c      	mov	r4, r5
 800bf30:	4574      	cmp	r4, lr
 800bf32:	d30e      	bcc.n	800bf52 <__mdiff+0xf2>
 800bf34:	f10e 0103 	add.w	r1, lr, #3
 800bf38:	1b49      	subs	r1, r1, r5
 800bf3a:	f021 0103 	bic.w	r1, r1, #3
 800bf3e:	3d03      	subs	r5, #3
 800bf40:	45ae      	cmp	lr, r5
 800bf42:	bf38      	it	cc
 800bf44:	2100      	movcc	r1, #0
 800bf46:	4419      	add	r1, r3
 800bf48:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800bf4c:	b18b      	cbz	r3, 800bf72 <__mdiff+0x112>
 800bf4e:	6117      	str	r7, [r2, #16]
 800bf50:	e7a0      	b.n	800be94 <__mdiff+0x34>
 800bf52:	f854 8b04 	ldr.w	r8, [r4], #4
 800bf56:	fa1f f188 	uxth.w	r1, r8
 800bf5a:	4461      	add	r1, ip
 800bf5c:	1408      	asrs	r0, r1, #16
 800bf5e:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 800bf62:	b289      	uxth	r1, r1
 800bf64:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800bf68:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bf6c:	f846 1b04 	str.w	r1, [r6], #4
 800bf70:	e7de      	b.n	800bf30 <__mdiff+0xd0>
 800bf72:	3f01      	subs	r7, #1
 800bf74:	e7e8      	b.n	800bf48 <__mdiff+0xe8>
 800bf76:	bf00      	nop
 800bf78:	0800db7b 	.word	0x0800db7b
 800bf7c:	0800db8c 	.word	0x0800db8c

0800bf80 <__d2b>:
 800bf80:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800bf84:	2101      	movs	r1, #1
 800bf86:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800bf8a:	4690      	mov	r8, r2
 800bf8c:	461d      	mov	r5, r3
 800bf8e:	f7ff fcd1 	bl	800b934 <_Balloc>
 800bf92:	4604      	mov	r4, r0
 800bf94:	b930      	cbnz	r0, 800bfa4 <__d2b+0x24>
 800bf96:	4602      	mov	r2, r0
 800bf98:	f240 310a 	movw	r1, #778	; 0x30a
 800bf9c:	4b24      	ldr	r3, [pc, #144]	; (800c030 <__d2b+0xb0>)
 800bf9e:	4825      	ldr	r0, [pc, #148]	; (800c034 <__d2b+0xb4>)
 800bfa0:	f000 f90e 	bl	800c1c0 <__assert_func>
 800bfa4:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800bfa8:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800bfac:	bb2d      	cbnz	r5, 800bffa <__d2b+0x7a>
 800bfae:	9301      	str	r3, [sp, #4]
 800bfb0:	f1b8 0300 	subs.w	r3, r8, #0
 800bfb4:	d026      	beq.n	800c004 <__d2b+0x84>
 800bfb6:	4668      	mov	r0, sp
 800bfb8:	9300      	str	r3, [sp, #0]
 800bfba:	f7ff fd87 	bl	800bacc <__lo0bits>
 800bfbe:	9900      	ldr	r1, [sp, #0]
 800bfc0:	b1f0      	cbz	r0, 800c000 <__d2b+0x80>
 800bfc2:	9a01      	ldr	r2, [sp, #4]
 800bfc4:	f1c0 0320 	rsb	r3, r0, #32
 800bfc8:	fa02 f303 	lsl.w	r3, r2, r3
 800bfcc:	430b      	orrs	r3, r1
 800bfce:	40c2      	lsrs	r2, r0
 800bfd0:	6163      	str	r3, [r4, #20]
 800bfd2:	9201      	str	r2, [sp, #4]
 800bfd4:	9b01      	ldr	r3, [sp, #4]
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	bf14      	ite	ne
 800bfda:	2102      	movne	r1, #2
 800bfdc:	2101      	moveq	r1, #1
 800bfde:	61a3      	str	r3, [r4, #24]
 800bfe0:	6121      	str	r1, [r4, #16]
 800bfe2:	b1c5      	cbz	r5, 800c016 <__d2b+0x96>
 800bfe4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800bfe8:	4405      	add	r5, r0
 800bfea:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800bfee:	603d      	str	r5, [r7, #0]
 800bff0:	6030      	str	r0, [r6, #0]
 800bff2:	4620      	mov	r0, r4
 800bff4:	b002      	add	sp, #8
 800bff6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bffa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bffe:	e7d6      	b.n	800bfae <__d2b+0x2e>
 800c000:	6161      	str	r1, [r4, #20]
 800c002:	e7e7      	b.n	800bfd4 <__d2b+0x54>
 800c004:	a801      	add	r0, sp, #4
 800c006:	f7ff fd61 	bl	800bacc <__lo0bits>
 800c00a:	2101      	movs	r1, #1
 800c00c:	9b01      	ldr	r3, [sp, #4]
 800c00e:	6121      	str	r1, [r4, #16]
 800c010:	6163      	str	r3, [r4, #20]
 800c012:	3020      	adds	r0, #32
 800c014:	e7e5      	b.n	800bfe2 <__d2b+0x62>
 800c016:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800c01a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c01e:	6038      	str	r0, [r7, #0]
 800c020:	6918      	ldr	r0, [r3, #16]
 800c022:	f7ff fd33 	bl	800ba8c <__hi0bits>
 800c026:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800c02a:	6031      	str	r1, [r6, #0]
 800c02c:	e7e1      	b.n	800bff2 <__d2b+0x72>
 800c02e:	bf00      	nop
 800c030:	0800db7b 	.word	0x0800db7b
 800c034:	0800db8c 	.word	0x0800db8c

0800c038 <_calloc_r>:
 800c038:	b538      	push	{r3, r4, r5, lr}
 800c03a:	fb02 f501 	mul.w	r5, r2, r1
 800c03e:	4629      	mov	r1, r5
 800c040:	f000 f854 	bl	800c0ec <_malloc_r>
 800c044:	4604      	mov	r4, r0
 800c046:	b118      	cbz	r0, 800c050 <_calloc_r+0x18>
 800c048:	462a      	mov	r2, r5
 800c04a:	2100      	movs	r1, #0
 800c04c:	f7fe f964 	bl	800a318 <memset>
 800c050:	4620      	mov	r0, r4
 800c052:	bd38      	pop	{r3, r4, r5, pc}

0800c054 <_free_r>:
 800c054:	b538      	push	{r3, r4, r5, lr}
 800c056:	4605      	mov	r5, r0
 800c058:	2900      	cmp	r1, #0
 800c05a:	d043      	beq.n	800c0e4 <_free_r+0x90>
 800c05c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c060:	1f0c      	subs	r4, r1, #4
 800c062:	2b00      	cmp	r3, #0
 800c064:	bfb8      	it	lt
 800c066:	18e4      	addlt	r4, r4, r3
 800c068:	f000 f8ec 	bl	800c244 <__malloc_lock>
 800c06c:	4a1e      	ldr	r2, [pc, #120]	; (800c0e8 <_free_r+0x94>)
 800c06e:	6813      	ldr	r3, [r2, #0]
 800c070:	4610      	mov	r0, r2
 800c072:	b933      	cbnz	r3, 800c082 <_free_r+0x2e>
 800c074:	6063      	str	r3, [r4, #4]
 800c076:	6014      	str	r4, [r2, #0]
 800c078:	4628      	mov	r0, r5
 800c07a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c07e:	f000 b8e7 	b.w	800c250 <__malloc_unlock>
 800c082:	42a3      	cmp	r3, r4
 800c084:	d90a      	bls.n	800c09c <_free_r+0x48>
 800c086:	6821      	ldr	r1, [r4, #0]
 800c088:	1862      	adds	r2, r4, r1
 800c08a:	4293      	cmp	r3, r2
 800c08c:	bf01      	itttt	eq
 800c08e:	681a      	ldreq	r2, [r3, #0]
 800c090:	685b      	ldreq	r3, [r3, #4]
 800c092:	1852      	addeq	r2, r2, r1
 800c094:	6022      	streq	r2, [r4, #0]
 800c096:	6063      	str	r3, [r4, #4]
 800c098:	6004      	str	r4, [r0, #0]
 800c09a:	e7ed      	b.n	800c078 <_free_r+0x24>
 800c09c:	461a      	mov	r2, r3
 800c09e:	685b      	ldr	r3, [r3, #4]
 800c0a0:	b10b      	cbz	r3, 800c0a6 <_free_r+0x52>
 800c0a2:	42a3      	cmp	r3, r4
 800c0a4:	d9fa      	bls.n	800c09c <_free_r+0x48>
 800c0a6:	6811      	ldr	r1, [r2, #0]
 800c0a8:	1850      	adds	r0, r2, r1
 800c0aa:	42a0      	cmp	r0, r4
 800c0ac:	d10b      	bne.n	800c0c6 <_free_r+0x72>
 800c0ae:	6820      	ldr	r0, [r4, #0]
 800c0b0:	4401      	add	r1, r0
 800c0b2:	1850      	adds	r0, r2, r1
 800c0b4:	4283      	cmp	r3, r0
 800c0b6:	6011      	str	r1, [r2, #0]
 800c0b8:	d1de      	bne.n	800c078 <_free_r+0x24>
 800c0ba:	6818      	ldr	r0, [r3, #0]
 800c0bc:	685b      	ldr	r3, [r3, #4]
 800c0be:	4401      	add	r1, r0
 800c0c0:	6011      	str	r1, [r2, #0]
 800c0c2:	6053      	str	r3, [r2, #4]
 800c0c4:	e7d8      	b.n	800c078 <_free_r+0x24>
 800c0c6:	d902      	bls.n	800c0ce <_free_r+0x7a>
 800c0c8:	230c      	movs	r3, #12
 800c0ca:	602b      	str	r3, [r5, #0]
 800c0cc:	e7d4      	b.n	800c078 <_free_r+0x24>
 800c0ce:	6820      	ldr	r0, [r4, #0]
 800c0d0:	1821      	adds	r1, r4, r0
 800c0d2:	428b      	cmp	r3, r1
 800c0d4:	bf01      	itttt	eq
 800c0d6:	6819      	ldreq	r1, [r3, #0]
 800c0d8:	685b      	ldreq	r3, [r3, #4]
 800c0da:	1809      	addeq	r1, r1, r0
 800c0dc:	6021      	streq	r1, [r4, #0]
 800c0de:	6063      	str	r3, [r4, #4]
 800c0e0:	6054      	str	r4, [r2, #4]
 800c0e2:	e7c9      	b.n	800c078 <_free_r+0x24>
 800c0e4:	bd38      	pop	{r3, r4, r5, pc}
 800c0e6:	bf00      	nop
 800c0e8:	20000454 	.word	0x20000454

0800c0ec <_malloc_r>:
 800c0ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c0ee:	1ccd      	adds	r5, r1, #3
 800c0f0:	f025 0503 	bic.w	r5, r5, #3
 800c0f4:	3508      	adds	r5, #8
 800c0f6:	2d0c      	cmp	r5, #12
 800c0f8:	bf38      	it	cc
 800c0fa:	250c      	movcc	r5, #12
 800c0fc:	2d00      	cmp	r5, #0
 800c0fe:	4606      	mov	r6, r0
 800c100:	db01      	blt.n	800c106 <_malloc_r+0x1a>
 800c102:	42a9      	cmp	r1, r5
 800c104:	d903      	bls.n	800c10e <_malloc_r+0x22>
 800c106:	230c      	movs	r3, #12
 800c108:	6033      	str	r3, [r6, #0]
 800c10a:	2000      	movs	r0, #0
 800c10c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c10e:	f000 f899 	bl	800c244 <__malloc_lock>
 800c112:	4921      	ldr	r1, [pc, #132]	; (800c198 <_malloc_r+0xac>)
 800c114:	680a      	ldr	r2, [r1, #0]
 800c116:	4614      	mov	r4, r2
 800c118:	b99c      	cbnz	r4, 800c142 <_malloc_r+0x56>
 800c11a:	4f20      	ldr	r7, [pc, #128]	; (800c19c <_malloc_r+0xb0>)
 800c11c:	683b      	ldr	r3, [r7, #0]
 800c11e:	b923      	cbnz	r3, 800c12a <_malloc_r+0x3e>
 800c120:	4621      	mov	r1, r4
 800c122:	4630      	mov	r0, r6
 800c124:	f000 f83c 	bl	800c1a0 <_sbrk_r>
 800c128:	6038      	str	r0, [r7, #0]
 800c12a:	4629      	mov	r1, r5
 800c12c:	4630      	mov	r0, r6
 800c12e:	f000 f837 	bl	800c1a0 <_sbrk_r>
 800c132:	1c43      	adds	r3, r0, #1
 800c134:	d123      	bne.n	800c17e <_malloc_r+0x92>
 800c136:	230c      	movs	r3, #12
 800c138:	4630      	mov	r0, r6
 800c13a:	6033      	str	r3, [r6, #0]
 800c13c:	f000 f888 	bl	800c250 <__malloc_unlock>
 800c140:	e7e3      	b.n	800c10a <_malloc_r+0x1e>
 800c142:	6823      	ldr	r3, [r4, #0]
 800c144:	1b5b      	subs	r3, r3, r5
 800c146:	d417      	bmi.n	800c178 <_malloc_r+0x8c>
 800c148:	2b0b      	cmp	r3, #11
 800c14a:	d903      	bls.n	800c154 <_malloc_r+0x68>
 800c14c:	6023      	str	r3, [r4, #0]
 800c14e:	441c      	add	r4, r3
 800c150:	6025      	str	r5, [r4, #0]
 800c152:	e004      	b.n	800c15e <_malloc_r+0x72>
 800c154:	6863      	ldr	r3, [r4, #4]
 800c156:	42a2      	cmp	r2, r4
 800c158:	bf0c      	ite	eq
 800c15a:	600b      	streq	r3, [r1, #0]
 800c15c:	6053      	strne	r3, [r2, #4]
 800c15e:	4630      	mov	r0, r6
 800c160:	f000 f876 	bl	800c250 <__malloc_unlock>
 800c164:	f104 000b 	add.w	r0, r4, #11
 800c168:	1d23      	adds	r3, r4, #4
 800c16a:	f020 0007 	bic.w	r0, r0, #7
 800c16e:	1ac2      	subs	r2, r0, r3
 800c170:	d0cc      	beq.n	800c10c <_malloc_r+0x20>
 800c172:	1a1b      	subs	r3, r3, r0
 800c174:	50a3      	str	r3, [r4, r2]
 800c176:	e7c9      	b.n	800c10c <_malloc_r+0x20>
 800c178:	4622      	mov	r2, r4
 800c17a:	6864      	ldr	r4, [r4, #4]
 800c17c:	e7cc      	b.n	800c118 <_malloc_r+0x2c>
 800c17e:	1cc4      	adds	r4, r0, #3
 800c180:	f024 0403 	bic.w	r4, r4, #3
 800c184:	42a0      	cmp	r0, r4
 800c186:	d0e3      	beq.n	800c150 <_malloc_r+0x64>
 800c188:	1a21      	subs	r1, r4, r0
 800c18a:	4630      	mov	r0, r6
 800c18c:	f000 f808 	bl	800c1a0 <_sbrk_r>
 800c190:	3001      	adds	r0, #1
 800c192:	d1dd      	bne.n	800c150 <_malloc_r+0x64>
 800c194:	e7cf      	b.n	800c136 <_malloc_r+0x4a>
 800c196:	bf00      	nop
 800c198:	20000454 	.word	0x20000454
 800c19c:	20000458 	.word	0x20000458

0800c1a0 <_sbrk_r>:
 800c1a0:	b538      	push	{r3, r4, r5, lr}
 800c1a2:	2300      	movs	r3, #0
 800c1a4:	4d05      	ldr	r5, [pc, #20]	; (800c1bc <_sbrk_r+0x1c>)
 800c1a6:	4604      	mov	r4, r0
 800c1a8:	4608      	mov	r0, r1
 800c1aa:	602b      	str	r3, [r5, #0]
 800c1ac:	f7f6 fcd4 	bl	8002b58 <_sbrk>
 800c1b0:	1c43      	adds	r3, r0, #1
 800c1b2:	d102      	bne.n	800c1ba <_sbrk_r+0x1a>
 800c1b4:	682b      	ldr	r3, [r5, #0]
 800c1b6:	b103      	cbz	r3, 800c1ba <_sbrk_r+0x1a>
 800c1b8:	6023      	str	r3, [r4, #0]
 800c1ba:	bd38      	pop	{r3, r4, r5, pc}
 800c1bc:	200047bc 	.word	0x200047bc

0800c1c0 <__assert_func>:
 800c1c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c1c2:	4614      	mov	r4, r2
 800c1c4:	461a      	mov	r2, r3
 800c1c6:	4b09      	ldr	r3, [pc, #36]	; (800c1ec <__assert_func+0x2c>)
 800c1c8:	4605      	mov	r5, r0
 800c1ca:	681b      	ldr	r3, [r3, #0]
 800c1cc:	68d8      	ldr	r0, [r3, #12]
 800c1ce:	b14c      	cbz	r4, 800c1e4 <__assert_func+0x24>
 800c1d0:	4b07      	ldr	r3, [pc, #28]	; (800c1f0 <__assert_func+0x30>)
 800c1d2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c1d6:	9100      	str	r1, [sp, #0]
 800c1d8:	462b      	mov	r3, r5
 800c1da:	4906      	ldr	r1, [pc, #24]	; (800c1f4 <__assert_func+0x34>)
 800c1dc:	f000 f80e 	bl	800c1fc <fiprintf>
 800c1e0:	f000 fa62 	bl	800c6a8 <abort>
 800c1e4:	4b04      	ldr	r3, [pc, #16]	; (800c1f8 <__assert_func+0x38>)
 800c1e6:	461c      	mov	r4, r3
 800c1e8:	e7f3      	b.n	800c1d2 <__assert_func+0x12>
 800c1ea:	bf00      	nop
 800c1ec:	20000034 	.word	0x20000034
 800c1f0:	0800dcec 	.word	0x0800dcec
 800c1f4:	0800dcf9 	.word	0x0800dcf9
 800c1f8:	0800dd27 	.word	0x0800dd27

0800c1fc <fiprintf>:
 800c1fc:	b40e      	push	{r1, r2, r3}
 800c1fe:	b503      	push	{r0, r1, lr}
 800c200:	4601      	mov	r1, r0
 800c202:	ab03      	add	r3, sp, #12
 800c204:	4805      	ldr	r0, [pc, #20]	; (800c21c <fiprintf+0x20>)
 800c206:	f853 2b04 	ldr.w	r2, [r3], #4
 800c20a:	6800      	ldr	r0, [r0, #0]
 800c20c:	9301      	str	r3, [sp, #4]
 800c20e:	f000 f84d 	bl	800c2ac <_vfiprintf_r>
 800c212:	b002      	add	sp, #8
 800c214:	f85d eb04 	ldr.w	lr, [sp], #4
 800c218:	b003      	add	sp, #12
 800c21a:	4770      	bx	lr
 800c21c:	20000034 	.word	0x20000034

0800c220 <__ascii_mbtowc>:
 800c220:	b082      	sub	sp, #8
 800c222:	b901      	cbnz	r1, 800c226 <__ascii_mbtowc+0x6>
 800c224:	a901      	add	r1, sp, #4
 800c226:	b142      	cbz	r2, 800c23a <__ascii_mbtowc+0x1a>
 800c228:	b14b      	cbz	r3, 800c23e <__ascii_mbtowc+0x1e>
 800c22a:	7813      	ldrb	r3, [r2, #0]
 800c22c:	600b      	str	r3, [r1, #0]
 800c22e:	7812      	ldrb	r2, [r2, #0]
 800c230:	1e10      	subs	r0, r2, #0
 800c232:	bf18      	it	ne
 800c234:	2001      	movne	r0, #1
 800c236:	b002      	add	sp, #8
 800c238:	4770      	bx	lr
 800c23a:	4610      	mov	r0, r2
 800c23c:	e7fb      	b.n	800c236 <__ascii_mbtowc+0x16>
 800c23e:	f06f 0001 	mvn.w	r0, #1
 800c242:	e7f8      	b.n	800c236 <__ascii_mbtowc+0x16>

0800c244 <__malloc_lock>:
 800c244:	4801      	ldr	r0, [pc, #4]	; (800c24c <__malloc_lock+0x8>)
 800c246:	f000 bbef 	b.w	800ca28 <__retarget_lock_acquire_recursive>
 800c24a:	bf00      	nop
 800c24c:	200047c4 	.word	0x200047c4

0800c250 <__malloc_unlock>:
 800c250:	4801      	ldr	r0, [pc, #4]	; (800c258 <__malloc_unlock+0x8>)
 800c252:	f000 bbea 	b.w	800ca2a <__retarget_lock_release_recursive>
 800c256:	bf00      	nop
 800c258:	200047c4 	.word	0x200047c4

0800c25c <__sfputc_r>:
 800c25c:	6893      	ldr	r3, [r2, #8]
 800c25e:	b410      	push	{r4}
 800c260:	3b01      	subs	r3, #1
 800c262:	2b00      	cmp	r3, #0
 800c264:	6093      	str	r3, [r2, #8]
 800c266:	da07      	bge.n	800c278 <__sfputc_r+0x1c>
 800c268:	6994      	ldr	r4, [r2, #24]
 800c26a:	42a3      	cmp	r3, r4
 800c26c:	db01      	blt.n	800c272 <__sfputc_r+0x16>
 800c26e:	290a      	cmp	r1, #10
 800c270:	d102      	bne.n	800c278 <__sfputc_r+0x1c>
 800c272:	bc10      	pop	{r4}
 800c274:	f000 b94a 	b.w	800c50c <__swbuf_r>
 800c278:	6813      	ldr	r3, [r2, #0]
 800c27a:	1c58      	adds	r0, r3, #1
 800c27c:	6010      	str	r0, [r2, #0]
 800c27e:	7019      	strb	r1, [r3, #0]
 800c280:	4608      	mov	r0, r1
 800c282:	bc10      	pop	{r4}
 800c284:	4770      	bx	lr

0800c286 <__sfputs_r>:
 800c286:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c288:	4606      	mov	r6, r0
 800c28a:	460f      	mov	r7, r1
 800c28c:	4614      	mov	r4, r2
 800c28e:	18d5      	adds	r5, r2, r3
 800c290:	42ac      	cmp	r4, r5
 800c292:	d101      	bne.n	800c298 <__sfputs_r+0x12>
 800c294:	2000      	movs	r0, #0
 800c296:	e007      	b.n	800c2a8 <__sfputs_r+0x22>
 800c298:	463a      	mov	r2, r7
 800c29a:	4630      	mov	r0, r6
 800c29c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c2a0:	f7ff ffdc 	bl	800c25c <__sfputc_r>
 800c2a4:	1c43      	adds	r3, r0, #1
 800c2a6:	d1f3      	bne.n	800c290 <__sfputs_r+0xa>
 800c2a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c2ac <_vfiprintf_r>:
 800c2ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2b0:	460d      	mov	r5, r1
 800c2b2:	4614      	mov	r4, r2
 800c2b4:	4698      	mov	r8, r3
 800c2b6:	4606      	mov	r6, r0
 800c2b8:	b09d      	sub	sp, #116	; 0x74
 800c2ba:	b118      	cbz	r0, 800c2c4 <_vfiprintf_r+0x18>
 800c2bc:	6983      	ldr	r3, [r0, #24]
 800c2be:	b90b      	cbnz	r3, 800c2c4 <_vfiprintf_r+0x18>
 800c2c0:	f000 fb14 	bl	800c8ec <__sinit>
 800c2c4:	4b89      	ldr	r3, [pc, #548]	; (800c4ec <_vfiprintf_r+0x240>)
 800c2c6:	429d      	cmp	r5, r3
 800c2c8:	d11b      	bne.n	800c302 <_vfiprintf_r+0x56>
 800c2ca:	6875      	ldr	r5, [r6, #4]
 800c2cc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c2ce:	07d9      	lsls	r1, r3, #31
 800c2d0:	d405      	bmi.n	800c2de <_vfiprintf_r+0x32>
 800c2d2:	89ab      	ldrh	r3, [r5, #12]
 800c2d4:	059a      	lsls	r2, r3, #22
 800c2d6:	d402      	bmi.n	800c2de <_vfiprintf_r+0x32>
 800c2d8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c2da:	f000 fba5 	bl	800ca28 <__retarget_lock_acquire_recursive>
 800c2de:	89ab      	ldrh	r3, [r5, #12]
 800c2e0:	071b      	lsls	r3, r3, #28
 800c2e2:	d501      	bpl.n	800c2e8 <_vfiprintf_r+0x3c>
 800c2e4:	692b      	ldr	r3, [r5, #16]
 800c2e6:	b9eb      	cbnz	r3, 800c324 <_vfiprintf_r+0x78>
 800c2e8:	4629      	mov	r1, r5
 800c2ea:	4630      	mov	r0, r6
 800c2ec:	f000 f96e 	bl	800c5cc <__swsetup_r>
 800c2f0:	b1c0      	cbz	r0, 800c324 <_vfiprintf_r+0x78>
 800c2f2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c2f4:	07dc      	lsls	r4, r3, #31
 800c2f6:	d50e      	bpl.n	800c316 <_vfiprintf_r+0x6a>
 800c2f8:	f04f 30ff 	mov.w	r0, #4294967295
 800c2fc:	b01d      	add	sp, #116	; 0x74
 800c2fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c302:	4b7b      	ldr	r3, [pc, #492]	; (800c4f0 <_vfiprintf_r+0x244>)
 800c304:	429d      	cmp	r5, r3
 800c306:	d101      	bne.n	800c30c <_vfiprintf_r+0x60>
 800c308:	68b5      	ldr	r5, [r6, #8]
 800c30a:	e7df      	b.n	800c2cc <_vfiprintf_r+0x20>
 800c30c:	4b79      	ldr	r3, [pc, #484]	; (800c4f4 <_vfiprintf_r+0x248>)
 800c30e:	429d      	cmp	r5, r3
 800c310:	bf08      	it	eq
 800c312:	68f5      	ldreq	r5, [r6, #12]
 800c314:	e7da      	b.n	800c2cc <_vfiprintf_r+0x20>
 800c316:	89ab      	ldrh	r3, [r5, #12]
 800c318:	0598      	lsls	r0, r3, #22
 800c31a:	d4ed      	bmi.n	800c2f8 <_vfiprintf_r+0x4c>
 800c31c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c31e:	f000 fb84 	bl	800ca2a <__retarget_lock_release_recursive>
 800c322:	e7e9      	b.n	800c2f8 <_vfiprintf_r+0x4c>
 800c324:	2300      	movs	r3, #0
 800c326:	9309      	str	r3, [sp, #36]	; 0x24
 800c328:	2320      	movs	r3, #32
 800c32a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c32e:	2330      	movs	r3, #48	; 0x30
 800c330:	f04f 0901 	mov.w	r9, #1
 800c334:	f8cd 800c 	str.w	r8, [sp, #12]
 800c338:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800c4f8 <_vfiprintf_r+0x24c>
 800c33c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c340:	4623      	mov	r3, r4
 800c342:	469a      	mov	sl, r3
 800c344:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c348:	b10a      	cbz	r2, 800c34e <_vfiprintf_r+0xa2>
 800c34a:	2a25      	cmp	r2, #37	; 0x25
 800c34c:	d1f9      	bne.n	800c342 <_vfiprintf_r+0x96>
 800c34e:	ebba 0b04 	subs.w	fp, sl, r4
 800c352:	d00b      	beq.n	800c36c <_vfiprintf_r+0xc0>
 800c354:	465b      	mov	r3, fp
 800c356:	4622      	mov	r2, r4
 800c358:	4629      	mov	r1, r5
 800c35a:	4630      	mov	r0, r6
 800c35c:	f7ff ff93 	bl	800c286 <__sfputs_r>
 800c360:	3001      	adds	r0, #1
 800c362:	f000 80aa 	beq.w	800c4ba <_vfiprintf_r+0x20e>
 800c366:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c368:	445a      	add	r2, fp
 800c36a:	9209      	str	r2, [sp, #36]	; 0x24
 800c36c:	f89a 3000 	ldrb.w	r3, [sl]
 800c370:	2b00      	cmp	r3, #0
 800c372:	f000 80a2 	beq.w	800c4ba <_vfiprintf_r+0x20e>
 800c376:	2300      	movs	r3, #0
 800c378:	f04f 32ff 	mov.w	r2, #4294967295
 800c37c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c380:	f10a 0a01 	add.w	sl, sl, #1
 800c384:	9304      	str	r3, [sp, #16]
 800c386:	9307      	str	r3, [sp, #28]
 800c388:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c38c:	931a      	str	r3, [sp, #104]	; 0x68
 800c38e:	4654      	mov	r4, sl
 800c390:	2205      	movs	r2, #5
 800c392:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c396:	4858      	ldr	r0, [pc, #352]	; (800c4f8 <_vfiprintf_r+0x24c>)
 800c398:	f7ff fab0 	bl	800b8fc <memchr>
 800c39c:	9a04      	ldr	r2, [sp, #16]
 800c39e:	b9d8      	cbnz	r0, 800c3d8 <_vfiprintf_r+0x12c>
 800c3a0:	06d1      	lsls	r1, r2, #27
 800c3a2:	bf44      	itt	mi
 800c3a4:	2320      	movmi	r3, #32
 800c3a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c3aa:	0713      	lsls	r3, r2, #28
 800c3ac:	bf44      	itt	mi
 800c3ae:	232b      	movmi	r3, #43	; 0x2b
 800c3b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c3b4:	f89a 3000 	ldrb.w	r3, [sl]
 800c3b8:	2b2a      	cmp	r3, #42	; 0x2a
 800c3ba:	d015      	beq.n	800c3e8 <_vfiprintf_r+0x13c>
 800c3bc:	4654      	mov	r4, sl
 800c3be:	2000      	movs	r0, #0
 800c3c0:	f04f 0c0a 	mov.w	ip, #10
 800c3c4:	9a07      	ldr	r2, [sp, #28]
 800c3c6:	4621      	mov	r1, r4
 800c3c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c3cc:	3b30      	subs	r3, #48	; 0x30
 800c3ce:	2b09      	cmp	r3, #9
 800c3d0:	d94e      	bls.n	800c470 <_vfiprintf_r+0x1c4>
 800c3d2:	b1b0      	cbz	r0, 800c402 <_vfiprintf_r+0x156>
 800c3d4:	9207      	str	r2, [sp, #28]
 800c3d6:	e014      	b.n	800c402 <_vfiprintf_r+0x156>
 800c3d8:	eba0 0308 	sub.w	r3, r0, r8
 800c3dc:	fa09 f303 	lsl.w	r3, r9, r3
 800c3e0:	4313      	orrs	r3, r2
 800c3e2:	46a2      	mov	sl, r4
 800c3e4:	9304      	str	r3, [sp, #16]
 800c3e6:	e7d2      	b.n	800c38e <_vfiprintf_r+0xe2>
 800c3e8:	9b03      	ldr	r3, [sp, #12]
 800c3ea:	1d19      	adds	r1, r3, #4
 800c3ec:	681b      	ldr	r3, [r3, #0]
 800c3ee:	9103      	str	r1, [sp, #12]
 800c3f0:	2b00      	cmp	r3, #0
 800c3f2:	bfbb      	ittet	lt
 800c3f4:	425b      	neglt	r3, r3
 800c3f6:	f042 0202 	orrlt.w	r2, r2, #2
 800c3fa:	9307      	strge	r3, [sp, #28]
 800c3fc:	9307      	strlt	r3, [sp, #28]
 800c3fe:	bfb8      	it	lt
 800c400:	9204      	strlt	r2, [sp, #16]
 800c402:	7823      	ldrb	r3, [r4, #0]
 800c404:	2b2e      	cmp	r3, #46	; 0x2e
 800c406:	d10c      	bne.n	800c422 <_vfiprintf_r+0x176>
 800c408:	7863      	ldrb	r3, [r4, #1]
 800c40a:	2b2a      	cmp	r3, #42	; 0x2a
 800c40c:	d135      	bne.n	800c47a <_vfiprintf_r+0x1ce>
 800c40e:	9b03      	ldr	r3, [sp, #12]
 800c410:	3402      	adds	r4, #2
 800c412:	1d1a      	adds	r2, r3, #4
 800c414:	681b      	ldr	r3, [r3, #0]
 800c416:	9203      	str	r2, [sp, #12]
 800c418:	2b00      	cmp	r3, #0
 800c41a:	bfb8      	it	lt
 800c41c:	f04f 33ff 	movlt.w	r3, #4294967295
 800c420:	9305      	str	r3, [sp, #20]
 800c422:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800c508 <_vfiprintf_r+0x25c>
 800c426:	2203      	movs	r2, #3
 800c428:	4650      	mov	r0, sl
 800c42a:	7821      	ldrb	r1, [r4, #0]
 800c42c:	f7ff fa66 	bl	800b8fc <memchr>
 800c430:	b140      	cbz	r0, 800c444 <_vfiprintf_r+0x198>
 800c432:	2340      	movs	r3, #64	; 0x40
 800c434:	eba0 000a 	sub.w	r0, r0, sl
 800c438:	fa03 f000 	lsl.w	r0, r3, r0
 800c43c:	9b04      	ldr	r3, [sp, #16]
 800c43e:	3401      	adds	r4, #1
 800c440:	4303      	orrs	r3, r0
 800c442:	9304      	str	r3, [sp, #16]
 800c444:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c448:	2206      	movs	r2, #6
 800c44a:	482c      	ldr	r0, [pc, #176]	; (800c4fc <_vfiprintf_r+0x250>)
 800c44c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c450:	f7ff fa54 	bl	800b8fc <memchr>
 800c454:	2800      	cmp	r0, #0
 800c456:	d03f      	beq.n	800c4d8 <_vfiprintf_r+0x22c>
 800c458:	4b29      	ldr	r3, [pc, #164]	; (800c500 <_vfiprintf_r+0x254>)
 800c45a:	bb1b      	cbnz	r3, 800c4a4 <_vfiprintf_r+0x1f8>
 800c45c:	9b03      	ldr	r3, [sp, #12]
 800c45e:	3307      	adds	r3, #7
 800c460:	f023 0307 	bic.w	r3, r3, #7
 800c464:	3308      	adds	r3, #8
 800c466:	9303      	str	r3, [sp, #12]
 800c468:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c46a:	443b      	add	r3, r7
 800c46c:	9309      	str	r3, [sp, #36]	; 0x24
 800c46e:	e767      	b.n	800c340 <_vfiprintf_r+0x94>
 800c470:	460c      	mov	r4, r1
 800c472:	2001      	movs	r0, #1
 800c474:	fb0c 3202 	mla	r2, ip, r2, r3
 800c478:	e7a5      	b.n	800c3c6 <_vfiprintf_r+0x11a>
 800c47a:	2300      	movs	r3, #0
 800c47c:	f04f 0c0a 	mov.w	ip, #10
 800c480:	4619      	mov	r1, r3
 800c482:	3401      	adds	r4, #1
 800c484:	9305      	str	r3, [sp, #20]
 800c486:	4620      	mov	r0, r4
 800c488:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c48c:	3a30      	subs	r2, #48	; 0x30
 800c48e:	2a09      	cmp	r2, #9
 800c490:	d903      	bls.n	800c49a <_vfiprintf_r+0x1ee>
 800c492:	2b00      	cmp	r3, #0
 800c494:	d0c5      	beq.n	800c422 <_vfiprintf_r+0x176>
 800c496:	9105      	str	r1, [sp, #20]
 800c498:	e7c3      	b.n	800c422 <_vfiprintf_r+0x176>
 800c49a:	4604      	mov	r4, r0
 800c49c:	2301      	movs	r3, #1
 800c49e:	fb0c 2101 	mla	r1, ip, r1, r2
 800c4a2:	e7f0      	b.n	800c486 <_vfiprintf_r+0x1da>
 800c4a4:	ab03      	add	r3, sp, #12
 800c4a6:	9300      	str	r3, [sp, #0]
 800c4a8:	462a      	mov	r2, r5
 800c4aa:	4630      	mov	r0, r6
 800c4ac:	4b15      	ldr	r3, [pc, #84]	; (800c504 <_vfiprintf_r+0x258>)
 800c4ae:	a904      	add	r1, sp, #16
 800c4b0:	f7fd ffd8 	bl	800a464 <_printf_float>
 800c4b4:	4607      	mov	r7, r0
 800c4b6:	1c78      	adds	r0, r7, #1
 800c4b8:	d1d6      	bne.n	800c468 <_vfiprintf_r+0x1bc>
 800c4ba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c4bc:	07d9      	lsls	r1, r3, #31
 800c4be:	d405      	bmi.n	800c4cc <_vfiprintf_r+0x220>
 800c4c0:	89ab      	ldrh	r3, [r5, #12]
 800c4c2:	059a      	lsls	r2, r3, #22
 800c4c4:	d402      	bmi.n	800c4cc <_vfiprintf_r+0x220>
 800c4c6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c4c8:	f000 faaf 	bl	800ca2a <__retarget_lock_release_recursive>
 800c4cc:	89ab      	ldrh	r3, [r5, #12]
 800c4ce:	065b      	lsls	r3, r3, #25
 800c4d0:	f53f af12 	bmi.w	800c2f8 <_vfiprintf_r+0x4c>
 800c4d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c4d6:	e711      	b.n	800c2fc <_vfiprintf_r+0x50>
 800c4d8:	ab03      	add	r3, sp, #12
 800c4da:	9300      	str	r3, [sp, #0]
 800c4dc:	462a      	mov	r2, r5
 800c4de:	4630      	mov	r0, r6
 800c4e0:	4b08      	ldr	r3, [pc, #32]	; (800c504 <_vfiprintf_r+0x258>)
 800c4e2:	a904      	add	r1, sp, #16
 800c4e4:	f7fe fa5a 	bl	800a99c <_printf_i>
 800c4e8:	e7e4      	b.n	800c4b4 <_vfiprintf_r+0x208>
 800c4ea:	bf00      	nop
 800c4ec:	0800de64 	.word	0x0800de64
 800c4f0:	0800de84 	.word	0x0800de84
 800c4f4:	0800de44 	.word	0x0800de44
 800c4f8:	0800dd32 	.word	0x0800dd32
 800c4fc:	0800dd3c 	.word	0x0800dd3c
 800c500:	0800a465 	.word	0x0800a465
 800c504:	0800c287 	.word	0x0800c287
 800c508:	0800dd38 	.word	0x0800dd38

0800c50c <__swbuf_r>:
 800c50c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c50e:	460e      	mov	r6, r1
 800c510:	4614      	mov	r4, r2
 800c512:	4605      	mov	r5, r0
 800c514:	b118      	cbz	r0, 800c51e <__swbuf_r+0x12>
 800c516:	6983      	ldr	r3, [r0, #24]
 800c518:	b90b      	cbnz	r3, 800c51e <__swbuf_r+0x12>
 800c51a:	f000 f9e7 	bl	800c8ec <__sinit>
 800c51e:	4b21      	ldr	r3, [pc, #132]	; (800c5a4 <__swbuf_r+0x98>)
 800c520:	429c      	cmp	r4, r3
 800c522:	d12b      	bne.n	800c57c <__swbuf_r+0x70>
 800c524:	686c      	ldr	r4, [r5, #4]
 800c526:	69a3      	ldr	r3, [r4, #24]
 800c528:	60a3      	str	r3, [r4, #8]
 800c52a:	89a3      	ldrh	r3, [r4, #12]
 800c52c:	071a      	lsls	r2, r3, #28
 800c52e:	d52f      	bpl.n	800c590 <__swbuf_r+0x84>
 800c530:	6923      	ldr	r3, [r4, #16]
 800c532:	b36b      	cbz	r3, 800c590 <__swbuf_r+0x84>
 800c534:	6923      	ldr	r3, [r4, #16]
 800c536:	6820      	ldr	r0, [r4, #0]
 800c538:	b2f6      	uxtb	r6, r6
 800c53a:	1ac0      	subs	r0, r0, r3
 800c53c:	6963      	ldr	r3, [r4, #20]
 800c53e:	4637      	mov	r7, r6
 800c540:	4283      	cmp	r3, r0
 800c542:	dc04      	bgt.n	800c54e <__swbuf_r+0x42>
 800c544:	4621      	mov	r1, r4
 800c546:	4628      	mov	r0, r5
 800c548:	f000 f93c 	bl	800c7c4 <_fflush_r>
 800c54c:	bb30      	cbnz	r0, 800c59c <__swbuf_r+0x90>
 800c54e:	68a3      	ldr	r3, [r4, #8]
 800c550:	3001      	adds	r0, #1
 800c552:	3b01      	subs	r3, #1
 800c554:	60a3      	str	r3, [r4, #8]
 800c556:	6823      	ldr	r3, [r4, #0]
 800c558:	1c5a      	adds	r2, r3, #1
 800c55a:	6022      	str	r2, [r4, #0]
 800c55c:	701e      	strb	r6, [r3, #0]
 800c55e:	6963      	ldr	r3, [r4, #20]
 800c560:	4283      	cmp	r3, r0
 800c562:	d004      	beq.n	800c56e <__swbuf_r+0x62>
 800c564:	89a3      	ldrh	r3, [r4, #12]
 800c566:	07db      	lsls	r3, r3, #31
 800c568:	d506      	bpl.n	800c578 <__swbuf_r+0x6c>
 800c56a:	2e0a      	cmp	r6, #10
 800c56c:	d104      	bne.n	800c578 <__swbuf_r+0x6c>
 800c56e:	4621      	mov	r1, r4
 800c570:	4628      	mov	r0, r5
 800c572:	f000 f927 	bl	800c7c4 <_fflush_r>
 800c576:	b988      	cbnz	r0, 800c59c <__swbuf_r+0x90>
 800c578:	4638      	mov	r0, r7
 800c57a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c57c:	4b0a      	ldr	r3, [pc, #40]	; (800c5a8 <__swbuf_r+0x9c>)
 800c57e:	429c      	cmp	r4, r3
 800c580:	d101      	bne.n	800c586 <__swbuf_r+0x7a>
 800c582:	68ac      	ldr	r4, [r5, #8]
 800c584:	e7cf      	b.n	800c526 <__swbuf_r+0x1a>
 800c586:	4b09      	ldr	r3, [pc, #36]	; (800c5ac <__swbuf_r+0xa0>)
 800c588:	429c      	cmp	r4, r3
 800c58a:	bf08      	it	eq
 800c58c:	68ec      	ldreq	r4, [r5, #12]
 800c58e:	e7ca      	b.n	800c526 <__swbuf_r+0x1a>
 800c590:	4621      	mov	r1, r4
 800c592:	4628      	mov	r0, r5
 800c594:	f000 f81a 	bl	800c5cc <__swsetup_r>
 800c598:	2800      	cmp	r0, #0
 800c59a:	d0cb      	beq.n	800c534 <__swbuf_r+0x28>
 800c59c:	f04f 37ff 	mov.w	r7, #4294967295
 800c5a0:	e7ea      	b.n	800c578 <__swbuf_r+0x6c>
 800c5a2:	bf00      	nop
 800c5a4:	0800de64 	.word	0x0800de64
 800c5a8:	0800de84 	.word	0x0800de84
 800c5ac:	0800de44 	.word	0x0800de44

0800c5b0 <__ascii_wctomb>:
 800c5b0:	4603      	mov	r3, r0
 800c5b2:	4608      	mov	r0, r1
 800c5b4:	b141      	cbz	r1, 800c5c8 <__ascii_wctomb+0x18>
 800c5b6:	2aff      	cmp	r2, #255	; 0xff
 800c5b8:	d904      	bls.n	800c5c4 <__ascii_wctomb+0x14>
 800c5ba:	228a      	movs	r2, #138	; 0x8a
 800c5bc:	f04f 30ff 	mov.w	r0, #4294967295
 800c5c0:	601a      	str	r2, [r3, #0]
 800c5c2:	4770      	bx	lr
 800c5c4:	2001      	movs	r0, #1
 800c5c6:	700a      	strb	r2, [r1, #0]
 800c5c8:	4770      	bx	lr
	...

0800c5cc <__swsetup_r>:
 800c5cc:	4b32      	ldr	r3, [pc, #200]	; (800c698 <__swsetup_r+0xcc>)
 800c5ce:	b570      	push	{r4, r5, r6, lr}
 800c5d0:	681d      	ldr	r5, [r3, #0]
 800c5d2:	4606      	mov	r6, r0
 800c5d4:	460c      	mov	r4, r1
 800c5d6:	b125      	cbz	r5, 800c5e2 <__swsetup_r+0x16>
 800c5d8:	69ab      	ldr	r3, [r5, #24]
 800c5da:	b913      	cbnz	r3, 800c5e2 <__swsetup_r+0x16>
 800c5dc:	4628      	mov	r0, r5
 800c5de:	f000 f985 	bl	800c8ec <__sinit>
 800c5e2:	4b2e      	ldr	r3, [pc, #184]	; (800c69c <__swsetup_r+0xd0>)
 800c5e4:	429c      	cmp	r4, r3
 800c5e6:	d10f      	bne.n	800c608 <__swsetup_r+0x3c>
 800c5e8:	686c      	ldr	r4, [r5, #4]
 800c5ea:	89a3      	ldrh	r3, [r4, #12]
 800c5ec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c5f0:	0719      	lsls	r1, r3, #28
 800c5f2:	d42c      	bmi.n	800c64e <__swsetup_r+0x82>
 800c5f4:	06dd      	lsls	r5, r3, #27
 800c5f6:	d411      	bmi.n	800c61c <__swsetup_r+0x50>
 800c5f8:	2309      	movs	r3, #9
 800c5fa:	6033      	str	r3, [r6, #0]
 800c5fc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c600:	f04f 30ff 	mov.w	r0, #4294967295
 800c604:	81a3      	strh	r3, [r4, #12]
 800c606:	e03e      	b.n	800c686 <__swsetup_r+0xba>
 800c608:	4b25      	ldr	r3, [pc, #148]	; (800c6a0 <__swsetup_r+0xd4>)
 800c60a:	429c      	cmp	r4, r3
 800c60c:	d101      	bne.n	800c612 <__swsetup_r+0x46>
 800c60e:	68ac      	ldr	r4, [r5, #8]
 800c610:	e7eb      	b.n	800c5ea <__swsetup_r+0x1e>
 800c612:	4b24      	ldr	r3, [pc, #144]	; (800c6a4 <__swsetup_r+0xd8>)
 800c614:	429c      	cmp	r4, r3
 800c616:	bf08      	it	eq
 800c618:	68ec      	ldreq	r4, [r5, #12]
 800c61a:	e7e6      	b.n	800c5ea <__swsetup_r+0x1e>
 800c61c:	0758      	lsls	r0, r3, #29
 800c61e:	d512      	bpl.n	800c646 <__swsetup_r+0x7a>
 800c620:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c622:	b141      	cbz	r1, 800c636 <__swsetup_r+0x6a>
 800c624:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c628:	4299      	cmp	r1, r3
 800c62a:	d002      	beq.n	800c632 <__swsetup_r+0x66>
 800c62c:	4630      	mov	r0, r6
 800c62e:	f7ff fd11 	bl	800c054 <_free_r>
 800c632:	2300      	movs	r3, #0
 800c634:	6363      	str	r3, [r4, #52]	; 0x34
 800c636:	89a3      	ldrh	r3, [r4, #12]
 800c638:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c63c:	81a3      	strh	r3, [r4, #12]
 800c63e:	2300      	movs	r3, #0
 800c640:	6063      	str	r3, [r4, #4]
 800c642:	6923      	ldr	r3, [r4, #16]
 800c644:	6023      	str	r3, [r4, #0]
 800c646:	89a3      	ldrh	r3, [r4, #12]
 800c648:	f043 0308 	orr.w	r3, r3, #8
 800c64c:	81a3      	strh	r3, [r4, #12]
 800c64e:	6923      	ldr	r3, [r4, #16]
 800c650:	b94b      	cbnz	r3, 800c666 <__swsetup_r+0x9a>
 800c652:	89a3      	ldrh	r3, [r4, #12]
 800c654:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c658:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c65c:	d003      	beq.n	800c666 <__swsetup_r+0x9a>
 800c65e:	4621      	mov	r1, r4
 800c660:	4630      	mov	r0, r6
 800c662:	f000 fa07 	bl	800ca74 <__smakebuf_r>
 800c666:	89a0      	ldrh	r0, [r4, #12]
 800c668:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c66c:	f010 0301 	ands.w	r3, r0, #1
 800c670:	d00a      	beq.n	800c688 <__swsetup_r+0xbc>
 800c672:	2300      	movs	r3, #0
 800c674:	60a3      	str	r3, [r4, #8]
 800c676:	6963      	ldr	r3, [r4, #20]
 800c678:	425b      	negs	r3, r3
 800c67a:	61a3      	str	r3, [r4, #24]
 800c67c:	6923      	ldr	r3, [r4, #16]
 800c67e:	b943      	cbnz	r3, 800c692 <__swsetup_r+0xc6>
 800c680:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c684:	d1ba      	bne.n	800c5fc <__swsetup_r+0x30>
 800c686:	bd70      	pop	{r4, r5, r6, pc}
 800c688:	0781      	lsls	r1, r0, #30
 800c68a:	bf58      	it	pl
 800c68c:	6963      	ldrpl	r3, [r4, #20]
 800c68e:	60a3      	str	r3, [r4, #8]
 800c690:	e7f4      	b.n	800c67c <__swsetup_r+0xb0>
 800c692:	2000      	movs	r0, #0
 800c694:	e7f7      	b.n	800c686 <__swsetup_r+0xba>
 800c696:	bf00      	nop
 800c698:	20000034 	.word	0x20000034
 800c69c:	0800de64 	.word	0x0800de64
 800c6a0:	0800de84 	.word	0x0800de84
 800c6a4:	0800de44 	.word	0x0800de44

0800c6a8 <abort>:
 800c6a8:	2006      	movs	r0, #6
 800c6aa:	b508      	push	{r3, lr}
 800c6ac:	f000 fa4a 	bl	800cb44 <raise>
 800c6b0:	2001      	movs	r0, #1
 800c6b2:	f7f6 f9de 	bl	8002a72 <_exit>
	...

0800c6b8 <__sflush_r>:
 800c6b8:	898a      	ldrh	r2, [r1, #12]
 800c6ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c6be:	4605      	mov	r5, r0
 800c6c0:	0710      	lsls	r0, r2, #28
 800c6c2:	460c      	mov	r4, r1
 800c6c4:	d458      	bmi.n	800c778 <__sflush_r+0xc0>
 800c6c6:	684b      	ldr	r3, [r1, #4]
 800c6c8:	2b00      	cmp	r3, #0
 800c6ca:	dc05      	bgt.n	800c6d8 <__sflush_r+0x20>
 800c6cc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c6ce:	2b00      	cmp	r3, #0
 800c6d0:	dc02      	bgt.n	800c6d8 <__sflush_r+0x20>
 800c6d2:	2000      	movs	r0, #0
 800c6d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c6d8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c6da:	2e00      	cmp	r6, #0
 800c6dc:	d0f9      	beq.n	800c6d2 <__sflush_r+0x1a>
 800c6de:	2300      	movs	r3, #0
 800c6e0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c6e4:	682f      	ldr	r7, [r5, #0]
 800c6e6:	602b      	str	r3, [r5, #0]
 800c6e8:	d032      	beq.n	800c750 <__sflush_r+0x98>
 800c6ea:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c6ec:	89a3      	ldrh	r3, [r4, #12]
 800c6ee:	075a      	lsls	r2, r3, #29
 800c6f0:	d505      	bpl.n	800c6fe <__sflush_r+0x46>
 800c6f2:	6863      	ldr	r3, [r4, #4]
 800c6f4:	1ac0      	subs	r0, r0, r3
 800c6f6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c6f8:	b10b      	cbz	r3, 800c6fe <__sflush_r+0x46>
 800c6fa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c6fc:	1ac0      	subs	r0, r0, r3
 800c6fe:	2300      	movs	r3, #0
 800c700:	4602      	mov	r2, r0
 800c702:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c704:	4628      	mov	r0, r5
 800c706:	6a21      	ldr	r1, [r4, #32]
 800c708:	47b0      	blx	r6
 800c70a:	1c43      	adds	r3, r0, #1
 800c70c:	89a3      	ldrh	r3, [r4, #12]
 800c70e:	d106      	bne.n	800c71e <__sflush_r+0x66>
 800c710:	6829      	ldr	r1, [r5, #0]
 800c712:	291d      	cmp	r1, #29
 800c714:	d82c      	bhi.n	800c770 <__sflush_r+0xb8>
 800c716:	4a2a      	ldr	r2, [pc, #168]	; (800c7c0 <__sflush_r+0x108>)
 800c718:	40ca      	lsrs	r2, r1
 800c71a:	07d6      	lsls	r6, r2, #31
 800c71c:	d528      	bpl.n	800c770 <__sflush_r+0xb8>
 800c71e:	2200      	movs	r2, #0
 800c720:	6062      	str	r2, [r4, #4]
 800c722:	6922      	ldr	r2, [r4, #16]
 800c724:	04d9      	lsls	r1, r3, #19
 800c726:	6022      	str	r2, [r4, #0]
 800c728:	d504      	bpl.n	800c734 <__sflush_r+0x7c>
 800c72a:	1c42      	adds	r2, r0, #1
 800c72c:	d101      	bne.n	800c732 <__sflush_r+0x7a>
 800c72e:	682b      	ldr	r3, [r5, #0]
 800c730:	b903      	cbnz	r3, 800c734 <__sflush_r+0x7c>
 800c732:	6560      	str	r0, [r4, #84]	; 0x54
 800c734:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c736:	602f      	str	r7, [r5, #0]
 800c738:	2900      	cmp	r1, #0
 800c73a:	d0ca      	beq.n	800c6d2 <__sflush_r+0x1a>
 800c73c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c740:	4299      	cmp	r1, r3
 800c742:	d002      	beq.n	800c74a <__sflush_r+0x92>
 800c744:	4628      	mov	r0, r5
 800c746:	f7ff fc85 	bl	800c054 <_free_r>
 800c74a:	2000      	movs	r0, #0
 800c74c:	6360      	str	r0, [r4, #52]	; 0x34
 800c74e:	e7c1      	b.n	800c6d4 <__sflush_r+0x1c>
 800c750:	6a21      	ldr	r1, [r4, #32]
 800c752:	2301      	movs	r3, #1
 800c754:	4628      	mov	r0, r5
 800c756:	47b0      	blx	r6
 800c758:	1c41      	adds	r1, r0, #1
 800c75a:	d1c7      	bne.n	800c6ec <__sflush_r+0x34>
 800c75c:	682b      	ldr	r3, [r5, #0]
 800c75e:	2b00      	cmp	r3, #0
 800c760:	d0c4      	beq.n	800c6ec <__sflush_r+0x34>
 800c762:	2b1d      	cmp	r3, #29
 800c764:	d001      	beq.n	800c76a <__sflush_r+0xb2>
 800c766:	2b16      	cmp	r3, #22
 800c768:	d101      	bne.n	800c76e <__sflush_r+0xb6>
 800c76a:	602f      	str	r7, [r5, #0]
 800c76c:	e7b1      	b.n	800c6d2 <__sflush_r+0x1a>
 800c76e:	89a3      	ldrh	r3, [r4, #12]
 800c770:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c774:	81a3      	strh	r3, [r4, #12]
 800c776:	e7ad      	b.n	800c6d4 <__sflush_r+0x1c>
 800c778:	690f      	ldr	r7, [r1, #16]
 800c77a:	2f00      	cmp	r7, #0
 800c77c:	d0a9      	beq.n	800c6d2 <__sflush_r+0x1a>
 800c77e:	0793      	lsls	r3, r2, #30
 800c780:	bf18      	it	ne
 800c782:	2300      	movne	r3, #0
 800c784:	680e      	ldr	r6, [r1, #0]
 800c786:	bf08      	it	eq
 800c788:	694b      	ldreq	r3, [r1, #20]
 800c78a:	eba6 0807 	sub.w	r8, r6, r7
 800c78e:	600f      	str	r7, [r1, #0]
 800c790:	608b      	str	r3, [r1, #8]
 800c792:	f1b8 0f00 	cmp.w	r8, #0
 800c796:	dd9c      	ble.n	800c6d2 <__sflush_r+0x1a>
 800c798:	4643      	mov	r3, r8
 800c79a:	463a      	mov	r2, r7
 800c79c:	4628      	mov	r0, r5
 800c79e:	6a21      	ldr	r1, [r4, #32]
 800c7a0:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c7a2:	47b0      	blx	r6
 800c7a4:	2800      	cmp	r0, #0
 800c7a6:	dc06      	bgt.n	800c7b6 <__sflush_r+0xfe>
 800c7a8:	89a3      	ldrh	r3, [r4, #12]
 800c7aa:	f04f 30ff 	mov.w	r0, #4294967295
 800c7ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c7b2:	81a3      	strh	r3, [r4, #12]
 800c7b4:	e78e      	b.n	800c6d4 <__sflush_r+0x1c>
 800c7b6:	4407      	add	r7, r0
 800c7b8:	eba8 0800 	sub.w	r8, r8, r0
 800c7bc:	e7e9      	b.n	800c792 <__sflush_r+0xda>
 800c7be:	bf00      	nop
 800c7c0:	20400001 	.word	0x20400001

0800c7c4 <_fflush_r>:
 800c7c4:	b538      	push	{r3, r4, r5, lr}
 800c7c6:	690b      	ldr	r3, [r1, #16]
 800c7c8:	4605      	mov	r5, r0
 800c7ca:	460c      	mov	r4, r1
 800c7cc:	b913      	cbnz	r3, 800c7d4 <_fflush_r+0x10>
 800c7ce:	2500      	movs	r5, #0
 800c7d0:	4628      	mov	r0, r5
 800c7d2:	bd38      	pop	{r3, r4, r5, pc}
 800c7d4:	b118      	cbz	r0, 800c7de <_fflush_r+0x1a>
 800c7d6:	6983      	ldr	r3, [r0, #24]
 800c7d8:	b90b      	cbnz	r3, 800c7de <_fflush_r+0x1a>
 800c7da:	f000 f887 	bl	800c8ec <__sinit>
 800c7de:	4b14      	ldr	r3, [pc, #80]	; (800c830 <_fflush_r+0x6c>)
 800c7e0:	429c      	cmp	r4, r3
 800c7e2:	d11b      	bne.n	800c81c <_fflush_r+0x58>
 800c7e4:	686c      	ldr	r4, [r5, #4]
 800c7e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	d0ef      	beq.n	800c7ce <_fflush_r+0xa>
 800c7ee:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c7f0:	07d0      	lsls	r0, r2, #31
 800c7f2:	d404      	bmi.n	800c7fe <_fflush_r+0x3a>
 800c7f4:	0599      	lsls	r1, r3, #22
 800c7f6:	d402      	bmi.n	800c7fe <_fflush_r+0x3a>
 800c7f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c7fa:	f000 f915 	bl	800ca28 <__retarget_lock_acquire_recursive>
 800c7fe:	4628      	mov	r0, r5
 800c800:	4621      	mov	r1, r4
 800c802:	f7ff ff59 	bl	800c6b8 <__sflush_r>
 800c806:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c808:	4605      	mov	r5, r0
 800c80a:	07da      	lsls	r2, r3, #31
 800c80c:	d4e0      	bmi.n	800c7d0 <_fflush_r+0xc>
 800c80e:	89a3      	ldrh	r3, [r4, #12]
 800c810:	059b      	lsls	r3, r3, #22
 800c812:	d4dd      	bmi.n	800c7d0 <_fflush_r+0xc>
 800c814:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c816:	f000 f908 	bl	800ca2a <__retarget_lock_release_recursive>
 800c81a:	e7d9      	b.n	800c7d0 <_fflush_r+0xc>
 800c81c:	4b05      	ldr	r3, [pc, #20]	; (800c834 <_fflush_r+0x70>)
 800c81e:	429c      	cmp	r4, r3
 800c820:	d101      	bne.n	800c826 <_fflush_r+0x62>
 800c822:	68ac      	ldr	r4, [r5, #8]
 800c824:	e7df      	b.n	800c7e6 <_fflush_r+0x22>
 800c826:	4b04      	ldr	r3, [pc, #16]	; (800c838 <_fflush_r+0x74>)
 800c828:	429c      	cmp	r4, r3
 800c82a:	bf08      	it	eq
 800c82c:	68ec      	ldreq	r4, [r5, #12]
 800c82e:	e7da      	b.n	800c7e6 <_fflush_r+0x22>
 800c830:	0800de64 	.word	0x0800de64
 800c834:	0800de84 	.word	0x0800de84
 800c838:	0800de44 	.word	0x0800de44

0800c83c <std>:
 800c83c:	2300      	movs	r3, #0
 800c83e:	b510      	push	{r4, lr}
 800c840:	4604      	mov	r4, r0
 800c842:	e9c0 3300 	strd	r3, r3, [r0]
 800c846:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c84a:	6083      	str	r3, [r0, #8]
 800c84c:	8181      	strh	r1, [r0, #12]
 800c84e:	6643      	str	r3, [r0, #100]	; 0x64
 800c850:	81c2      	strh	r2, [r0, #14]
 800c852:	6183      	str	r3, [r0, #24]
 800c854:	4619      	mov	r1, r3
 800c856:	2208      	movs	r2, #8
 800c858:	305c      	adds	r0, #92	; 0x5c
 800c85a:	f7fd fd5d 	bl	800a318 <memset>
 800c85e:	4b05      	ldr	r3, [pc, #20]	; (800c874 <std+0x38>)
 800c860:	6224      	str	r4, [r4, #32]
 800c862:	6263      	str	r3, [r4, #36]	; 0x24
 800c864:	4b04      	ldr	r3, [pc, #16]	; (800c878 <std+0x3c>)
 800c866:	62a3      	str	r3, [r4, #40]	; 0x28
 800c868:	4b04      	ldr	r3, [pc, #16]	; (800c87c <std+0x40>)
 800c86a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c86c:	4b04      	ldr	r3, [pc, #16]	; (800c880 <std+0x44>)
 800c86e:	6323      	str	r3, [r4, #48]	; 0x30
 800c870:	bd10      	pop	{r4, pc}
 800c872:	bf00      	nop
 800c874:	0800cb7d 	.word	0x0800cb7d
 800c878:	0800cb9f 	.word	0x0800cb9f
 800c87c:	0800cbd7 	.word	0x0800cbd7
 800c880:	0800cbfb 	.word	0x0800cbfb

0800c884 <_cleanup_r>:
 800c884:	4901      	ldr	r1, [pc, #4]	; (800c88c <_cleanup_r+0x8>)
 800c886:	f000 b8af 	b.w	800c9e8 <_fwalk_reent>
 800c88a:	bf00      	nop
 800c88c:	0800c7c5 	.word	0x0800c7c5

0800c890 <__sfmoreglue>:
 800c890:	b570      	push	{r4, r5, r6, lr}
 800c892:	2568      	movs	r5, #104	; 0x68
 800c894:	1e4a      	subs	r2, r1, #1
 800c896:	4355      	muls	r5, r2
 800c898:	460e      	mov	r6, r1
 800c89a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800c89e:	f7ff fc25 	bl	800c0ec <_malloc_r>
 800c8a2:	4604      	mov	r4, r0
 800c8a4:	b140      	cbz	r0, 800c8b8 <__sfmoreglue+0x28>
 800c8a6:	2100      	movs	r1, #0
 800c8a8:	e9c0 1600 	strd	r1, r6, [r0]
 800c8ac:	300c      	adds	r0, #12
 800c8ae:	60a0      	str	r0, [r4, #8]
 800c8b0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800c8b4:	f7fd fd30 	bl	800a318 <memset>
 800c8b8:	4620      	mov	r0, r4
 800c8ba:	bd70      	pop	{r4, r5, r6, pc}

0800c8bc <__sfp_lock_acquire>:
 800c8bc:	4801      	ldr	r0, [pc, #4]	; (800c8c4 <__sfp_lock_acquire+0x8>)
 800c8be:	f000 b8b3 	b.w	800ca28 <__retarget_lock_acquire_recursive>
 800c8c2:	bf00      	nop
 800c8c4:	200047c8 	.word	0x200047c8

0800c8c8 <__sfp_lock_release>:
 800c8c8:	4801      	ldr	r0, [pc, #4]	; (800c8d0 <__sfp_lock_release+0x8>)
 800c8ca:	f000 b8ae 	b.w	800ca2a <__retarget_lock_release_recursive>
 800c8ce:	bf00      	nop
 800c8d0:	200047c8 	.word	0x200047c8

0800c8d4 <__sinit_lock_acquire>:
 800c8d4:	4801      	ldr	r0, [pc, #4]	; (800c8dc <__sinit_lock_acquire+0x8>)
 800c8d6:	f000 b8a7 	b.w	800ca28 <__retarget_lock_acquire_recursive>
 800c8da:	bf00      	nop
 800c8dc:	200047c3 	.word	0x200047c3

0800c8e0 <__sinit_lock_release>:
 800c8e0:	4801      	ldr	r0, [pc, #4]	; (800c8e8 <__sinit_lock_release+0x8>)
 800c8e2:	f000 b8a2 	b.w	800ca2a <__retarget_lock_release_recursive>
 800c8e6:	bf00      	nop
 800c8e8:	200047c3 	.word	0x200047c3

0800c8ec <__sinit>:
 800c8ec:	b510      	push	{r4, lr}
 800c8ee:	4604      	mov	r4, r0
 800c8f0:	f7ff fff0 	bl	800c8d4 <__sinit_lock_acquire>
 800c8f4:	69a3      	ldr	r3, [r4, #24]
 800c8f6:	b11b      	cbz	r3, 800c900 <__sinit+0x14>
 800c8f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c8fc:	f7ff bff0 	b.w	800c8e0 <__sinit_lock_release>
 800c900:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800c904:	6523      	str	r3, [r4, #80]	; 0x50
 800c906:	4b13      	ldr	r3, [pc, #76]	; (800c954 <__sinit+0x68>)
 800c908:	4a13      	ldr	r2, [pc, #76]	; (800c958 <__sinit+0x6c>)
 800c90a:	681b      	ldr	r3, [r3, #0]
 800c90c:	62a2      	str	r2, [r4, #40]	; 0x28
 800c90e:	42a3      	cmp	r3, r4
 800c910:	bf08      	it	eq
 800c912:	2301      	moveq	r3, #1
 800c914:	4620      	mov	r0, r4
 800c916:	bf08      	it	eq
 800c918:	61a3      	streq	r3, [r4, #24]
 800c91a:	f000 f81f 	bl	800c95c <__sfp>
 800c91e:	6060      	str	r0, [r4, #4]
 800c920:	4620      	mov	r0, r4
 800c922:	f000 f81b 	bl	800c95c <__sfp>
 800c926:	60a0      	str	r0, [r4, #8]
 800c928:	4620      	mov	r0, r4
 800c92a:	f000 f817 	bl	800c95c <__sfp>
 800c92e:	2200      	movs	r2, #0
 800c930:	2104      	movs	r1, #4
 800c932:	60e0      	str	r0, [r4, #12]
 800c934:	6860      	ldr	r0, [r4, #4]
 800c936:	f7ff ff81 	bl	800c83c <std>
 800c93a:	2201      	movs	r2, #1
 800c93c:	2109      	movs	r1, #9
 800c93e:	68a0      	ldr	r0, [r4, #8]
 800c940:	f7ff ff7c 	bl	800c83c <std>
 800c944:	2202      	movs	r2, #2
 800c946:	2112      	movs	r1, #18
 800c948:	68e0      	ldr	r0, [r4, #12]
 800c94a:	f7ff ff77 	bl	800c83c <std>
 800c94e:	2301      	movs	r3, #1
 800c950:	61a3      	str	r3, [r4, #24]
 800c952:	e7d1      	b.n	800c8f8 <__sinit+0xc>
 800c954:	0800dac0 	.word	0x0800dac0
 800c958:	0800c885 	.word	0x0800c885

0800c95c <__sfp>:
 800c95c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c95e:	4607      	mov	r7, r0
 800c960:	f7ff ffac 	bl	800c8bc <__sfp_lock_acquire>
 800c964:	4b1e      	ldr	r3, [pc, #120]	; (800c9e0 <__sfp+0x84>)
 800c966:	681e      	ldr	r6, [r3, #0]
 800c968:	69b3      	ldr	r3, [r6, #24]
 800c96a:	b913      	cbnz	r3, 800c972 <__sfp+0x16>
 800c96c:	4630      	mov	r0, r6
 800c96e:	f7ff ffbd 	bl	800c8ec <__sinit>
 800c972:	3648      	adds	r6, #72	; 0x48
 800c974:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800c978:	3b01      	subs	r3, #1
 800c97a:	d503      	bpl.n	800c984 <__sfp+0x28>
 800c97c:	6833      	ldr	r3, [r6, #0]
 800c97e:	b30b      	cbz	r3, 800c9c4 <__sfp+0x68>
 800c980:	6836      	ldr	r6, [r6, #0]
 800c982:	e7f7      	b.n	800c974 <__sfp+0x18>
 800c984:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800c988:	b9d5      	cbnz	r5, 800c9c0 <__sfp+0x64>
 800c98a:	4b16      	ldr	r3, [pc, #88]	; (800c9e4 <__sfp+0x88>)
 800c98c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c990:	60e3      	str	r3, [r4, #12]
 800c992:	6665      	str	r5, [r4, #100]	; 0x64
 800c994:	f000 f847 	bl	800ca26 <__retarget_lock_init_recursive>
 800c998:	f7ff ff96 	bl	800c8c8 <__sfp_lock_release>
 800c99c:	2208      	movs	r2, #8
 800c99e:	4629      	mov	r1, r5
 800c9a0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800c9a4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800c9a8:	6025      	str	r5, [r4, #0]
 800c9aa:	61a5      	str	r5, [r4, #24]
 800c9ac:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800c9b0:	f7fd fcb2 	bl	800a318 <memset>
 800c9b4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800c9b8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800c9bc:	4620      	mov	r0, r4
 800c9be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c9c0:	3468      	adds	r4, #104	; 0x68
 800c9c2:	e7d9      	b.n	800c978 <__sfp+0x1c>
 800c9c4:	2104      	movs	r1, #4
 800c9c6:	4638      	mov	r0, r7
 800c9c8:	f7ff ff62 	bl	800c890 <__sfmoreglue>
 800c9cc:	4604      	mov	r4, r0
 800c9ce:	6030      	str	r0, [r6, #0]
 800c9d0:	2800      	cmp	r0, #0
 800c9d2:	d1d5      	bne.n	800c980 <__sfp+0x24>
 800c9d4:	f7ff ff78 	bl	800c8c8 <__sfp_lock_release>
 800c9d8:	230c      	movs	r3, #12
 800c9da:	603b      	str	r3, [r7, #0]
 800c9dc:	e7ee      	b.n	800c9bc <__sfp+0x60>
 800c9de:	bf00      	nop
 800c9e0:	0800dac0 	.word	0x0800dac0
 800c9e4:	ffff0001 	.word	0xffff0001

0800c9e8 <_fwalk_reent>:
 800c9e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c9ec:	4606      	mov	r6, r0
 800c9ee:	4688      	mov	r8, r1
 800c9f0:	2700      	movs	r7, #0
 800c9f2:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800c9f6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c9fa:	f1b9 0901 	subs.w	r9, r9, #1
 800c9fe:	d505      	bpl.n	800ca0c <_fwalk_reent+0x24>
 800ca00:	6824      	ldr	r4, [r4, #0]
 800ca02:	2c00      	cmp	r4, #0
 800ca04:	d1f7      	bne.n	800c9f6 <_fwalk_reent+0xe>
 800ca06:	4638      	mov	r0, r7
 800ca08:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ca0c:	89ab      	ldrh	r3, [r5, #12]
 800ca0e:	2b01      	cmp	r3, #1
 800ca10:	d907      	bls.n	800ca22 <_fwalk_reent+0x3a>
 800ca12:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ca16:	3301      	adds	r3, #1
 800ca18:	d003      	beq.n	800ca22 <_fwalk_reent+0x3a>
 800ca1a:	4629      	mov	r1, r5
 800ca1c:	4630      	mov	r0, r6
 800ca1e:	47c0      	blx	r8
 800ca20:	4307      	orrs	r7, r0
 800ca22:	3568      	adds	r5, #104	; 0x68
 800ca24:	e7e9      	b.n	800c9fa <_fwalk_reent+0x12>

0800ca26 <__retarget_lock_init_recursive>:
 800ca26:	4770      	bx	lr

0800ca28 <__retarget_lock_acquire_recursive>:
 800ca28:	4770      	bx	lr

0800ca2a <__retarget_lock_release_recursive>:
 800ca2a:	4770      	bx	lr

0800ca2c <__swhatbuf_r>:
 800ca2c:	b570      	push	{r4, r5, r6, lr}
 800ca2e:	460e      	mov	r6, r1
 800ca30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ca34:	4614      	mov	r4, r2
 800ca36:	2900      	cmp	r1, #0
 800ca38:	461d      	mov	r5, r3
 800ca3a:	b096      	sub	sp, #88	; 0x58
 800ca3c:	da07      	bge.n	800ca4e <__swhatbuf_r+0x22>
 800ca3e:	2300      	movs	r3, #0
 800ca40:	602b      	str	r3, [r5, #0]
 800ca42:	89b3      	ldrh	r3, [r6, #12]
 800ca44:	061a      	lsls	r2, r3, #24
 800ca46:	d410      	bmi.n	800ca6a <__swhatbuf_r+0x3e>
 800ca48:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ca4c:	e00e      	b.n	800ca6c <__swhatbuf_r+0x40>
 800ca4e:	466a      	mov	r2, sp
 800ca50:	f000 f8fa 	bl	800cc48 <_fstat_r>
 800ca54:	2800      	cmp	r0, #0
 800ca56:	dbf2      	blt.n	800ca3e <__swhatbuf_r+0x12>
 800ca58:	9a01      	ldr	r2, [sp, #4]
 800ca5a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ca5e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ca62:	425a      	negs	r2, r3
 800ca64:	415a      	adcs	r2, r3
 800ca66:	602a      	str	r2, [r5, #0]
 800ca68:	e7ee      	b.n	800ca48 <__swhatbuf_r+0x1c>
 800ca6a:	2340      	movs	r3, #64	; 0x40
 800ca6c:	2000      	movs	r0, #0
 800ca6e:	6023      	str	r3, [r4, #0]
 800ca70:	b016      	add	sp, #88	; 0x58
 800ca72:	bd70      	pop	{r4, r5, r6, pc}

0800ca74 <__smakebuf_r>:
 800ca74:	898b      	ldrh	r3, [r1, #12]
 800ca76:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ca78:	079d      	lsls	r5, r3, #30
 800ca7a:	4606      	mov	r6, r0
 800ca7c:	460c      	mov	r4, r1
 800ca7e:	d507      	bpl.n	800ca90 <__smakebuf_r+0x1c>
 800ca80:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ca84:	6023      	str	r3, [r4, #0]
 800ca86:	6123      	str	r3, [r4, #16]
 800ca88:	2301      	movs	r3, #1
 800ca8a:	6163      	str	r3, [r4, #20]
 800ca8c:	b002      	add	sp, #8
 800ca8e:	bd70      	pop	{r4, r5, r6, pc}
 800ca90:	466a      	mov	r2, sp
 800ca92:	ab01      	add	r3, sp, #4
 800ca94:	f7ff ffca 	bl	800ca2c <__swhatbuf_r>
 800ca98:	9900      	ldr	r1, [sp, #0]
 800ca9a:	4605      	mov	r5, r0
 800ca9c:	4630      	mov	r0, r6
 800ca9e:	f7ff fb25 	bl	800c0ec <_malloc_r>
 800caa2:	b948      	cbnz	r0, 800cab8 <__smakebuf_r+0x44>
 800caa4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800caa8:	059a      	lsls	r2, r3, #22
 800caaa:	d4ef      	bmi.n	800ca8c <__smakebuf_r+0x18>
 800caac:	f023 0303 	bic.w	r3, r3, #3
 800cab0:	f043 0302 	orr.w	r3, r3, #2
 800cab4:	81a3      	strh	r3, [r4, #12]
 800cab6:	e7e3      	b.n	800ca80 <__smakebuf_r+0xc>
 800cab8:	4b0d      	ldr	r3, [pc, #52]	; (800caf0 <__smakebuf_r+0x7c>)
 800caba:	62b3      	str	r3, [r6, #40]	; 0x28
 800cabc:	89a3      	ldrh	r3, [r4, #12]
 800cabe:	6020      	str	r0, [r4, #0]
 800cac0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cac4:	81a3      	strh	r3, [r4, #12]
 800cac6:	9b00      	ldr	r3, [sp, #0]
 800cac8:	6120      	str	r0, [r4, #16]
 800caca:	6163      	str	r3, [r4, #20]
 800cacc:	9b01      	ldr	r3, [sp, #4]
 800cace:	b15b      	cbz	r3, 800cae8 <__smakebuf_r+0x74>
 800cad0:	4630      	mov	r0, r6
 800cad2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cad6:	f000 f8c9 	bl	800cc6c <_isatty_r>
 800cada:	b128      	cbz	r0, 800cae8 <__smakebuf_r+0x74>
 800cadc:	89a3      	ldrh	r3, [r4, #12]
 800cade:	f023 0303 	bic.w	r3, r3, #3
 800cae2:	f043 0301 	orr.w	r3, r3, #1
 800cae6:	81a3      	strh	r3, [r4, #12]
 800cae8:	89a0      	ldrh	r0, [r4, #12]
 800caea:	4305      	orrs	r5, r0
 800caec:	81a5      	strh	r5, [r4, #12]
 800caee:	e7cd      	b.n	800ca8c <__smakebuf_r+0x18>
 800caf0:	0800c885 	.word	0x0800c885

0800caf4 <_raise_r>:
 800caf4:	291f      	cmp	r1, #31
 800caf6:	b538      	push	{r3, r4, r5, lr}
 800caf8:	4604      	mov	r4, r0
 800cafa:	460d      	mov	r5, r1
 800cafc:	d904      	bls.n	800cb08 <_raise_r+0x14>
 800cafe:	2316      	movs	r3, #22
 800cb00:	6003      	str	r3, [r0, #0]
 800cb02:	f04f 30ff 	mov.w	r0, #4294967295
 800cb06:	bd38      	pop	{r3, r4, r5, pc}
 800cb08:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800cb0a:	b112      	cbz	r2, 800cb12 <_raise_r+0x1e>
 800cb0c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cb10:	b94b      	cbnz	r3, 800cb26 <_raise_r+0x32>
 800cb12:	4620      	mov	r0, r4
 800cb14:	f000 f830 	bl	800cb78 <_getpid_r>
 800cb18:	462a      	mov	r2, r5
 800cb1a:	4601      	mov	r1, r0
 800cb1c:	4620      	mov	r0, r4
 800cb1e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cb22:	f000 b817 	b.w	800cb54 <_kill_r>
 800cb26:	2b01      	cmp	r3, #1
 800cb28:	d00a      	beq.n	800cb40 <_raise_r+0x4c>
 800cb2a:	1c59      	adds	r1, r3, #1
 800cb2c:	d103      	bne.n	800cb36 <_raise_r+0x42>
 800cb2e:	2316      	movs	r3, #22
 800cb30:	6003      	str	r3, [r0, #0]
 800cb32:	2001      	movs	r0, #1
 800cb34:	e7e7      	b.n	800cb06 <_raise_r+0x12>
 800cb36:	2400      	movs	r4, #0
 800cb38:	4628      	mov	r0, r5
 800cb3a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800cb3e:	4798      	blx	r3
 800cb40:	2000      	movs	r0, #0
 800cb42:	e7e0      	b.n	800cb06 <_raise_r+0x12>

0800cb44 <raise>:
 800cb44:	4b02      	ldr	r3, [pc, #8]	; (800cb50 <raise+0xc>)
 800cb46:	4601      	mov	r1, r0
 800cb48:	6818      	ldr	r0, [r3, #0]
 800cb4a:	f7ff bfd3 	b.w	800caf4 <_raise_r>
 800cb4e:	bf00      	nop
 800cb50:	20000034 	.word	0x20000034

0800cb54 <_kill_r>:
 800cb54:	b538      	push	{r3, r4, r5, lr}
 800cb56:	2300      	movs	r3, #0
 800cb58:	4d06      	ldr	r5, [pc, #24]	; (800cb74 <_kill_r+0x20>)
 800cb5a:	4604      	mov	r4, r0
 800cb5c:	4608      	mov	r0, r1
 800cb5e:	4611      	mov	r1, r2
 800cb60:	602b      	str	r3, [r5, #0]
 800cb62:	f7f5 ff76 	bl	8002a52 <_kill>
 800cb66:	1c43      	adds	r3, r0, #1
 800cb68:	d102      	bne.n	800cb70 <_kill_r+0x1c>
 800cb6a:	682b      	ldr	r3, [r5, #0]
 800cb6c:	b103      	cbz	r3, 800cb70 <_kill_r+0x1c>
 800cb6e:	6023      	str	r3, [r4, #0]
 800cb70:	bd38      	pop	{r3, r4, r5, pc}
 800cb72:	bf00      	nop
 800cb74:	200047bc 	.word	0x200047bc

0800cb78 <_getpid_r>:
 800cb78:	f7f5 bf64 	b.w	8002a44 <_getpid>

0800cb7c <__sread>:
 800cb7c:	b510      	push	{r4, lr}
 800cb7e:	460c      	mov	r4, r1
 800cb80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cb84:	f000 f894 	bl	800ccb0 <_read_r>
 800cb88:	2800      	cmp	r0, #0
 800cb8a:	bfab      	itete	ge
 800cb8c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800cb8e:	89a3      	ldrhlt	r3, [r4, #12]
 800cb90:	181b      	addge	r3, r3, r0
 800cb92:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800cb96:	bfac      	ite	ge
 800cb98:	6563      	strge	r3, [r4, #84]	; 0x54
 800cb9a:	81a3      	strhlt	r3, [r4, #12]
 800cb9c:	bd10      	pop	{r4, pc}

0800cb9e <__swrite>:
 800cb9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cba2:	461f      	mov	r7, r3
 800cba4:	898b      	ldrh	r3, [r1, #12]
 800cba6:	4605      	mov	r5, r0
 800cba8:	05db      	lsls	r3, r3, #23
 800cbaa:	460c      	mov	r4, r1
 800cbac:	4616      	mov	r6, r2
 800cbae:	d505      	bpl.n	800cbbc <__swrite+0x1e>
 800cbb0:	2302      	movs	r3, #2
 800cbb2:	2200      	movs	r2, #0
 800cbb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cbb8:	f000 f868 	bl	800cc8c <_lseek_r>
 800cbbc:	89a3      	ldrh	r3, [r4, #12]
 800cbbe:	4632      	mov	r2, r6
 800cbc0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800cbc4:	81a3      	strh	r3, [r4, #12]
 800cbc6:	4628      	mov	r0, r5
 800cbc8:	463b      	mov	r3, r7
 800cbca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cbce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cbd2:	f000 b817 	b.w	800cc04 <_write_r>

0800cbd6 <__sseek>:
 800cbd6:	b510      	push	{r4, lr}
 800cbd8:	460c      	mov	r4, r1
 800cbda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cbde:	f000 f855 	bl	800cc8c <_lseek_r>
 800cbe2:	1c43      	adds	r3, r0, #1
 800cbe4:	89a3      	ldrh	r3, [r4, #12]
 800cbe6:	bf15      	itete	ne
 800cbe8:	6560      	strne	r0, [r4, #84]	; 0x54
 800cbea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800cbee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800cbf2:	81a3      	strheq	r3, [r4, #12]
 800cbf4:	bf18      	it	ne
 800cbf6:	81a3      	strhne	r3, [r4, #12]
 800cbf8:	bd10      	pop	{r4, pc}

0800cbfa <__sclose>:
 800cbfa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cbfe:	f000 b813 	b.w	800cc28 <_close_r>
	...

0800cc04 <_write_r>:
 800cc04:	b538      	push	{r3, r4, r5, lr}
 800cc06:	4604      	mov	r4, r0
 800cc08:	4608      	mov	r0, r1
 800cc0a:	4611      	mov	r1, r2
 800cc0c:	2200      	movs	r2, #0
 800cc0e:	4d05      	ldr	r5, [pc, #20]	; (800cc24 <_write_r+0x20>)
 800cc10:	602a      	str	r2, [r5, #0]
 800cc12:	461a      	mov	r2, r3
 800cc14:	f7f5 ff54 	bl	8002ac0 <_write>
 800cc18:	1c43      	adds	r3, r0, #1
 800cc1a:	d102      	bne.n	800cc22 <_write_r+0x1e>
 800cc1c:	682b      	ldr	r3, [r5, #0]
 800cc1e:	b103      	cbz	r3, 800cc22 <_write_r+0x1e>
 800cc20:	6023      	str	r3, [r4, #0]
 800cc22:	bd38      	pop	{r3, r4, r5, pc}
 800cc24:	200047bc 	.word	0x200047bc

0800cc28 <_close_r>:
 800cc28:	b538      	push	{r3, r4, r5, lr}
 800cc2a:	2300      	movs	r3, #0
 800cc2c:	4d05      	ldr	r5, [pc, #20]	; (800cc44 <_close_r+0x1c>)
 800cc2e:	4604      	mov	r4, r0
 800cc30:	4608      	mov	r0, r1
 800cc32:	602b      	str	r3, [r5, #0]
 800cc34:	f7f5 ff60 	bl	8002af8 <_close>
 800cc38:	1c43      	adds	r3, r0, #1
 800cc3a:	d102      	bne.n	800cc42 <_close_r+0x1a>
 800cc3c:	682b      	ldr	r3, [r5, #0]
 800cc3e:	b103      	cbz	r3, 800cc42 <_close_r+0x1a>
 800cc40:	6023      	str	r3, [r4, #0]
 800cc42:	bd38      	pop	{r3, r4, r5, pc}
 800cc44:	200047bc 	.word	0x200047bc

0800cc48 <_fstat_r>:
 800cc48:	b538      	push	{r3, r4, r5, lr}
 800cc4a:	2300      	movs	r3, #0
 800cc4c:	4d06      	ldr	r5, [pc, #24]	; (800cc68 <_fstat_r+0x20>)
 800cc4e:	4604      	mov	r4, r0
 800cc50:	4608      	mov	r0, r1
 800cc52:	4611      	mov	r1, r2
 800cc54:	602b      	str	r3, [r5, #0]
 800cc56:	f7f5 ff5a 	bl	8002b0e <_fstat>
 800cc5a:	1c43      	adds	r3, r0, #1
 800cc5c:	d102      	bne.n	800cc64 <_fstat_r+0x1c>
 800cc5e:	682b      	ldr	r3, [r5, #0]
 800cc60:	b103      	cbz	r3, 800cc64 <_fstat_r+0x1c>
 800cc62:	6023      	str	r3, [r4, #0]
 800cc64:	bd38      	pop	{r3, r4, r5, pc}
 800cc66:	bf00      	nop
 800cc68:	200047bc 	.word	0x200047bc

0800cc6c <_isatty_r>:
 800cc6c:	b538      	push	{r3, r4, r5, lr}
 800cc6e:	2300      	movs	r3, #0
 800cc70:	4d05      	ldr	r5, [pc, #20]	; (800cc88 <_isatty_r+0x1c>)
 800cc72:	4604      	mov	r4, r0
 800cc74:	4608      	mov	r0, r1
 800cc76:	602b      	str	r3, [r5, #0]
 800cc78:	f7f5 ff58 	bl	8002b2c <_isatty>
 800cc7c:	1c43      	adds	r3, r0, #1
 800cc7e:	d102      	bne.n	800cc86 <_isatty_r+0x1a>
 800cc80:	682b      	ldr	r3, [r5, #0]
 800cc82:	b103      	cbz	r3, 800cc86 <_isatty_r+0x1a>
 800cc84:	6023      	str	r3, [r4, #0]
 800cc86:	bd38      	pop	{r3, r4, r5, pc}
 800cc88:	200047bc 	.word	0x200047bc

0800cc8c <_lseek_r>:
 800cc8c:	b538      	push	{r3, r4, r5, lr}
 800cc8e:	4604      	mov	r4, r0
 800cc90:	4608      	mov	r0, r1
 800cc92:	4611      	mov	r1, r2
 800cc94:	2200      	movs	r2, #0
 800cc96:	4d05      	ldr	r5, [pc, #20]	; (800ccac <_lseek_r+0x20>)
 800cc98:	602a      	str	r2, [r5, #0]
 800cc9a:	461a      	mov	r2, r3
 800cc9c:	f7f5 ff50 	bl	8002b40 <_lseek>
 800cca0:	1c43      	adds	r3, r0, #1
 800cca2:	d102      	bne.n	800ccaa <_lseek_r+0x1e>
 800cca4:	682b      	ldr	r3, [r5, #0]
 800cca6:	b103      	cbz	r3, 800ccaa <_lseek_r+0x1e>
 800cca8:	6023      	str	r3, [r4, #0]
 800ccaa:	bd38      	pop	{r3, r4, r5, pc}
 800ccac:	200047bc 	.word	0x200047bc

0800ccb0 <_read_r>:
 800ccb0:	b538      	push	{r3, r4, r5, lr}
 800ccb2:	4604      	mov	r4, r0
 800ccb4:	4608      	mov	r0, r1
 800ccb6:	4611      	mov	r1, r2
 800ccb8:	2200      	movs	r2, #0
 800ccba:	4d05      	ldr	r5, [pc, #20]	; (800ccd0 <_read_r+0x20>)
 800ccbc:	602a      	str	r2, [r5, #0]
 800ccbe:	461a      	mov	r2, r3
 800ccc0:	f7f5 fee1 	bl	8002a86 <_read>
 800ccc4:	1c43      	adds	r3, r0, #1
 800ccc6:	d102      	bne.n	800ccce <_read_r+0x1e>
 800ccc8:	682b      	ldr	r3, [r5, #0]
 800ccca:	b103      	cbz	r3, 800ccce <_read_r+0x1e>
 800cccc:	6023      	str	r3, [r4, #0]
 800ccce:	bd38      	pop	{r3, r4, r5, pc}
 800ccd0:	200047bc 	.word	0x200047bc

0800ccd4 <_init>:
 800ccd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ccd6:	bf00      	nop
 800ccd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ccda:	bc08      	pop	{r3}
 800ccdc:	469e      	mov	lr, r3
 800ccde:	4770      	bx	lr

0800cce0 <_fini>:
 800cce0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cce2:	bf00      	nop
 800cce4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cce6:	bc08      	pop	{r3}
 800cce8:	469e      	mov	lr, r3
 800ccea:	4770      	bx	lr
