Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\nazmievairat\YandexDisk\Labmst and Huawei\DREC-fpga\lectures\lecture_code\1\t1_system.qsys" --block-symbol-file --output-directory="C:\Users\nazmievairat\YandexDisk\Labmst and Huawei\DREC-fpga\lectures\lecture_code\1\t1_system" --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading 1/t1_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding master_0 [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module master_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\nazmievairat\YandexDisk\Labmst and Huawei\DREC-fpga\lectures\lecture_code\1\t1_system.qsys" --synthesis=VERILOG --output-directory="C:\Users\nazmievairat\YandexDisk\Labmst and Huawei\DREC-fpga\lectures\lecture_code\1\t1_system\synthesis" --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading 1/t1_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding master_0 [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module master_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: t1_system: Generating t1_system "t1_system" for QUARTUS_SYNTH
Info: Interconnect is inserted between master master_0.master and slave onchip_memory2_0.s1 because the master has address signal 32 bit wide, but the slave is 10 bit wide.
Info: Interconnect is inserted between master master_0.master and slave onchip_memory2_0.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master master_0.master and slave onchip_memory2_0.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master master_0.master and slave onchip_memory2_0.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: master_0: "t1_system" instantiated altera_jtag_avalon_master "master_0"
Info: onchip_memory2_0: Starting RTL generation for module 't1_system_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=t1_system_onchip_memory2_0 --dir=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9339_8426473852874292658.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/users/nazmievairat/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9339_8426473852874292658.dir/0002_onchip_memory2_0_gen//t1_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 't1_system_onchip_memory2_0'
Info: onchip_memory2_0: "t1_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: mm_interconnect_0: "t1_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "t1_system" instantiated altera_reset_controller "rst_controller"
Info: jtag_phy_embedded_in_jtag_master: "master_0" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "master_0" instantiated timing_adapter "timing_adt"
Info: fifo: "master_0" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "master_0" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "master_0" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "master_0" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "master_0" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "master_0" instantiated channel_adapter "p2b_adapter"
Info: master_0_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "master_0_master_translator"
Info: onchip_memory2_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "onchip_memory2_0_s1_translator"
Info: t1_system: Done "t1_system" with 15 modules, 27 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
