{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1740028709989 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740028709994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 20 15:18:29 2025 " "Processing started: Thu Feb 20 15:18:29 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740028709994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740028709994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab -c lab " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab -c lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740028709994 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1740028710252 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1740028710252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab.v 1 1 " "Found 1 design units, including 1 entities, in source file lab.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab " "Found entity 1: lab" {  } { { "lab.v" "" { Text "D:/intelFPGA/18.1/Projects/Micro/lab3/3.2/lab.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740028718586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740028718586 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab " "Elaborating entity \"lab\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1740028718605 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab.v(14) " "Verilog HDL assignment warning at lab.v(14): truncated value with size 32 to match size of target (4)" {  } { { "lab.v" "" { Text "D:/intelFPGA/18.1/Projects/Micro/lab3/3.2/lab.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740028718606 "|lab"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lab.v(16) " "Verilog HDL Case Statement warning at lab.v(16): incomplete case statement has no default case item" {  } { { "lab.v" "" { Text "D:/intelFPGA/18.1/Projects/Micro/lab3/3.2/lab.v" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1740028718606 "|lab"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lab.v(28) " "Verilog HDL Case Statement warning at lab.v(28): incomplete case statement has no default case item" {  } { { "lab.v" "" { Text "D:/intelFPGA/18.1/Projects/Micro/lab3/3.2/lab.v" 28 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1740028718606 "|lab"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segm0 lab.v(13) " "Verilog HDL Always Construct warning at lab.v(13): inferring latch(es) for variable \"segm0\", which holds its previous value in one or more paths through the always construct" {  } { { "lab.v" "" { Text "D:/intelFPGA/18.1/Projects/Micro/lab3/3.2/lab.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1740028718606 "|lab"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segm1 lab.v(13) " "Verilog HDL Always Construct warning at lab.v(13): inferring latch(es) for variable \"segm1\", which holds its previous value in one or more paths through the always construct" {  } { { "lab.v" "" { Text "D:/intelFPGA/18.1/Projects/Micro/lab3/3.2/lab.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1740028718607 "|lab"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lab.v(41) " "Verilog HDL assignment warning at lab.v(41): truncated value with size 32 to match size of target (1)" {  } { { "lab.v" "" { Text "D:/intelFPGA/18.1/Projects/Micro/lab3/3.2/lab.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740028718607 "|lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segm1\[0\] lab.v(13) " "Inferred latch for \"segm1\[0\]\" at lab.v(13)" {  } { { "lab.v" "" { Text "D:/intelFPGA/18.1/Projects/Micro/lab3/3.2/lab.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740028718607 "|lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segm1\[1\] lab.v(13) " "Inferred latch for \"segm1\[1\]\" at lab.v(13)" {  } { { "lab.v" "" { Text "D:/intelFPGA/18.1/Projects/Micro/lab3/3.2/lab.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740028718607 "|lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segm1\[2\] lab.v(13) " "Inferred latch for \"segm1\[2\]\" at lab.v(13)" {  } { { "lab.v" "" { Text "D:/intelFPGA/18.1/Projects/Micro/lab3/3.2/lab.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740028718607 "|lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segm1\[3\] lab.v(13) " "Inferred latch for \"segm1\[3\]\" at lab.v(13)" {  } { { "lab.v" "" { Text "D:/intelFPGA/18.1/Projects/Micro/lab3/3.2/lab.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740028718607 "|lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segm1\[4\] lab.v(13) " "Inferred latch for \"segm1\[4\]\" at lab.v(13)" {  } { { "lab.v" "" { Text "D:/intelFPGA/18.1/Projects/Micro/lab3/3.2/lab.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740028718607 "|lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segm1\[5\] lab.v(13) " "Inferred latch for \"segm1\[5\]\" at lab.v(13)" {  } { { "lab.v" "" { Text "D:/intelFPGA/18.1/Projects/Micro/lab3/3.2/lab.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740028718607 "|lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segm1\[6\] lab.v(13) " "Inferred latch for \"segm1\[6\]\" at lab.v(13)" {  } { { "lab.v" "" { Text "D:/intelFPGA/18.1/Projects/Micro/lab3/3.2/lab.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740028718607 "|lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segm0\[0\] lab.v(13) " "Inferred latch for \"segm0\[0\]\" at lab.v(13)" {  } { { "lab.v" "" { Text "D:/intelFPGA/18.1/Projects/Micro/lab3/3.2/lab.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740028718607 "|lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segm0\[1\] lab.v(13) " "Inferred latch for \"segm0\[1\]\" at lab.v(13)" {  } { { "lab.v" "" { Text "D:/intelFPGA/18.1/Projects/Micro/lab3/3.2/lab.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740028718607 "|lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segm0\[2\] lab.v(13) " "Inferred latch for \"segm0\[2\]\" at lab.v(13)" {  } { { "lab.v" "" { Text "D:/intelFPGA/18.1/Projects/Micro/lab3/3.2/lab.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740028718608 "|lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segm0\[3\] lab.v(13) " "Inferred latch for \"segm0\[3\]\" at lab.v(13)" {  } { { "lab.v" "" { Text "D:/intelFPGA/18.1/Projects/Micro/lab3/3.2/lab.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740028718608 "|lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segm0\[4\] lab.v(13) " "Inferred latch for \"segm0\[4\]\" at lab.v(13)" {  } { { "lab.v" "" { Text "D:/intelFPGA/18.1/Projects/Micro/lab3/3.2/lab.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740028718608 "|lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segm0\[5\] lab.v(13) " "Inferred latch for \"segm0\[5\]\" at lab.v(13)" {  } { { "lab.v" "" { Text "D:/intelFPGA/18.1/Projects/Micro/lab3/3.2/lab.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740028718608 "|lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segm0\[6\] lab.v(13) " "Inferred latch for \"segm0\[6\]\" at lab.v(13)" {  } { { "lab.v" "" { Text "D:/intelFPGA/18.1/Projects/Micro/lab3/3.2/lab.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740028718608 "|lab"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "segm1\[5\]\$latch segm0\[1\]\$latch " "Duplicate LATCH primitive \"segm1\[5\]\$latch\" merged with LATCH primitive \"segm0\[1\]\$latch\"" {  } { { "lab.v" "" { Text "D:/intelFPGA/18.1/Projects/Micro/lab3/3.2/lab.v" 13 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1740028718877 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "segm1\[3\]\$latch segm0\[3\]\$latch " "Duplicate LATCH primitive \"segm1\[3\]\$latch\" merged with LATCH primitive \"segm0\[3\]\$latch\"" {  } { { "lab.v" "" { Text "D:/intelFPGA/18.1/Projects/Micro/lab3/3.2/lab.v" 13 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1740028718877 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "segm1\[1\]\$latch segm0\[5\]\$latch " "Duplicate LATCH primitive \"segm1\[1\]\$latch\" merged with LATCH primitive \"segm0\[5\]\$latch\"" {  } { { "lab.v" "" { Text "D:/intelFPGA/18.1/Projects/Micro/lab3/3.2/lab.v" 13 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1740028718877 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1740028718877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segm0\[0\]\$latch " "Latch segm0\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[7\] " "Ports D and ENA on the latch are fed by the same signal sw\[7\]" {  } { { "lab.v" "" { Text "D:/intelFPGA/18.1/Projects/Micro/lab3/3.2/lab.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1740028718877 ""}  } { { "lab.v" "" { Text "D:/intelFPGA/18.1/Projects/Micro/lab3/3.2/lab.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1740028718877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segm0\[1\]\$latch " "Latch segm0\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "lab.v" "" { Text "D:/intelFPGA/18.1/Projects/Micro/lab3/3.2/lab.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1740028718877 ""}  } { { "lab.v" "" { Text "D:/intelFPGA/18.1/Projects/Micro/lab3/3.2/lab.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1740028718877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segm0\[2\]\$latch " "Latch segm0\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "lab.v" "" { Text "D:/intelFPGA/18.1/Projects/Micro/lab3/3.2/lab.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1740028718877 ""}  } { { "lab.v" "" { Text "D:/intelFPGA/18.1/Projects/Micro/lab3/3.2/lab.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1740028718877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segm0\[3\]\$latch " "Latch segm0\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[7\] " "Ports D and ENA on the latch are fed by the same signal sw\[7\]" {  } { { "lab.v" "" { Text "D:/intelFPGA/18.1/Projects/Micro/lab3/3.2/lab.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1740028718877 ""}  } { { "lab.v" "" { Text "D:/intelFPGA/18.1/Projects/Micro/lab3/3.2/lab.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1740028718877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segm0\[4\]\$latch " "Latch segm0\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[7\] " "Ports D and ENA on the latch are fed by the same signal sw\[7\]" {  } { { "lab.v" "" { Text "D:/intelFPGA/18.1/Projects/Micro/lab3/3.2/lab.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1740028718877 ""}  } { { "lab.v" "" { Text "D:/intelFPGA/18.1/Projects/Micro/lab3/3.2/lab.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1740028718877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segm0\[5\]\$latch " "Latch segm0\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[7\] " "Ports D and ENA on the latch are fed by the same signal sw\[7\]" {  } { { "lab.v" "" { Text "D:/intelFPGA/18.1/Projects/Micro/lab3/3.2/lab.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1740028718878 ""}  } { { "lab.v" "" { Text "D:/intelFPGA/18.1/Projects/Micro/lab3/3.2/lab.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1740028718878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segm0\[6\]\$latch " "Latch segm0\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[7\] " "Ports D and ENA on the latch are fed by the same signal sw\[7\]" {  } { { "lab.v" "" { Text "D:/intelFPGA/18.1/Projects/Micro/lab3/3.2/lab.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1740028718878 ""}  } { { "lab.v" "" { Text "D:/intelFPGA/18.1/Projects/Micro/lab3/3.2/lab.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1740028718878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segm1\[0\]\$latch " "Latch segm1\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "lab.v" "" { Text "D:/intelFPGA/18.1/Projects/Micro/lab3/3.2/lab.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1740028718878 ""}  } { { "lab.v" "" { Text "D:/intelFPGA/18.1/Projects/Micro/lab3/3.2/lab.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1740028718878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segm1\[2\]\$latch " "Latch segm1\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[7\] " "Ports D and ENA on the latch are fed by the same signal sw\[7\]" {  } { { "lab.v" "" { Text "D:/intelFPGA/18.1/Projects/Micro/lab3/3.2/lab.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1740028718878 ""}  } { { "lab.v" "" { Text "D:/intelFPGA/18.1/Projects/Micro/lab3/3.2/lab.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1740028718878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segm1\[4\]\$latch " "Latch segm1\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[7\] " "Ports D and ENA on the latch are fed by the same signal sw\[7\]" {  } { { "lab.v" "" { Text "D:/intelFPGA/18.1/Projects/Micro/lab3/3.2/lab.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1740028718878 ""}  } { { "lab.v" "" { Text "D:/intelFPGA/18.1/Projects/Micro/lab3/3.2/lab.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1740028718878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segm1\[6\]\$latch " "Latch segm1\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[7\] " "Ports D and ENA on the latch are fed by the same signal sw\[7\]" {  } { { "lab.v" "" { Text "D:/intelFPGA/18.1/Projects/Micro/lab3/3.2/lab.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1740028718878 ""}  } { { "lab.v" "" { Text "D:/intelFPGA/18.1/Projects/Micro/lab3/3.2/lab.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1740028718878 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1740028718985 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1740028719335 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740028719335 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59 " "Implemented 59 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1740028719355 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1740028719355 ""} { "Info" "ICUT_CUT_TM_LCELLS" "36 " "Implemented 36 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1740028719355 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1740028719355 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740028719365 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 20 15:18:39 2025 " "Processing ended: Thu Feb 20 15:18:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740028719365 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740028719365 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740028719365 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1740028719365 ""}
