INFO: [VRFC 10-2263] Analyzing Verilog file "/home/psh/work/test/test.srcs/sources_1/new/GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_gate
INFO: [VRFC 10-311] analyzing module and_gate_behavioral
INFO: [VRFC 10-311] analyzing module and_gate_structural
INFO: [VRFC 10-311] analyzing module and_gate_dataflow
INFO: [VRFC 10-311] analyzing module or_gate
INFO: [VRFC 10-311] analyzing module or_gate_behavioral
INFO: [VRFC 10-311] analyzing module or_gate_structural
INFO: [VRFC 10-311] analyzing module or_gate_dataflow
INFO: [VRFC 10-311] analyzing module not_gate_behavioral
INFO: [VRFC 10-311] analyzing module not_gate_structural
INFO: [VRFC 10-311] analyzing module not_gate_dataflow
INFO: [VRFC 10-311] analyzing module nand_gate
INFO: [VRFC 10-311] analyzing module nand_gate_behavior
INFO: [VRFC 10-311] analyzing module nand_gate_structural
INFO: [VRFC 10-311] analyzing module nand_gate_dataflow
INFO: [VRFC 10-311] analyzing module nor_gate_behavior
INFO: [VRFC 10-311] analyzing module nor_gate_structural
INFO: [VRFC 10-311] analyzing module nor_gate_dataflow
INFO: [VRFC 10-311] analyzing module xor_gate_behavior
INFO: [VRFC 10-311] analyzing module xor_gate_structural
INFO: [VRFC 10-311] analyzing module xor_gate_dataflow
INFO: [VRFC 10-311] analyzing module xnor_gate_behavior
INFO: [VRFC 10-311] analyzing module xnor_gate_structural
INFO: [VRFC 10-311] analyzing module xnor_gate_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/psh/work/test/test.srcs/sim_1/new/tb_xnor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_xnor_gate
