
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//findmnt_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004033c0 <.init>:
  4033c0:	stp	x29, x30, [sp, #-16]!
  4033c4:	mov	x29, sp
  4033c8:	bl	403e40 <ferror@plt+0x60>
  4033cc:	ldp	x29, x30, [sp], #16
  4033d0:	ret

Disassembly of section .plt:

00000000004033e0 <mnt_table_set_parser_errcb@plt-0x20>:
  4033e0:	stp	x16, x30, [sp, #-16]!
  4033e4:	adrp	x16, 421000 <ferror@plt+0x1d220>
  4033e8:	ldr	x17, [x16, #4088]
  4033ec:	add	x16, x16, #0xff8
  4033f0:	br	x17
  4033f4:	nop
  4033f8:	nop
  4033fc:	nop

0000000000403400 <mnt_table_set_parser_errcb@plt>:
  403400:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403404:	ldr	x17, [x16]
  403408:	add	x16, x16, #0x0
  40340c:	br	x17

0000000000403410 <memcpy@plt>:
  403410:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403414:	ldr	x17, [x16, #8]
  403418:	add	x16, x16, #0x8
  40341c:	br	x17

0000000000403420 <scols_column_set_json_type@plt>:
  403420:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403424:	ldr	x17, [x16, #16]
  403428:	add	x16, x16, #0x10
  40342c:	br	x17

0000000000403430 <mnt_fs_get_source@plt>:
  403430:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403434:	ldr	x17, [x16, #24]
  403438:	add	x16, x16, #0x18
  40343c:	br	x17

0000000000403440 <ngettext@plt>:
  403440:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403444:	ldr	x17, [x16, #32]
  403448:	add	x16, x16, #0x20
  40344c:	br	x17

0000000000403450 <_exit@plt>:
  403450:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403454:	ldr	x17, [x16, #40]
  403458:	add	x16, x16, #0x28
  40345c:	br	x17

0000000000403460 <mnt_get_fstype@plt>:
  403460:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403464:	ldr	x17, [x16, #48]
  403468:	add	x16, x16, #0x30
  40346c:	br	x17

0000000000403470 <strtoul@plt>:
  403470:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403474:	ldr	x17, [x16, #56]
  403478:	add	x16, x16, #0x38
  40347c:	br	x17

0000000000403480 <strlen@plt>:
  403480:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403484:	ldr	x17, [x16, #64]
  403488:	add	x16, x16, #0x40
  40348c:	br	x17

0000000000403490 <fputs@plt>:
  403490:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403494:	ldr	x17, [x16, #72]
  403498:	add	x16, x16, #0x48
  40349c:	br	x17

00000000004034a0 <mnt_fs_get_id@plt>:
  4034a0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  4034a4:	ldr	x17, [x16, #80]
  4034a8:	add	x16, x16, #0x50
  4034ac:	br	x17

00000000004034b0 <exit@plt>:
  4034b0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  4034b4:	ldr	x17, [x16, #88]
  4034b8:	add	x16, x16, #0x58
  4034bc:	br	x17

00000000004034c0 <mnt_unref_table@plt>:
  4034c0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  4034c4:	ldr	x17, [x16, #96]
  4034c8:	add	x16, x16, #0x60
  4034cc:	br	x17

00000000004034d0 <mnt_fs_get_fstype@plt>:
  4034d0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  4034d4:	ldr	x17, [x16, #104]
  4034d8:	add	x16, x16, #0x68
  4034dc:	br	x17

00000000004034e0 <dup@plt>:
  4034e0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  4034e4:	ldr	x17, [x16, #112]
  4034e8:	add	x16, x16, #0x70
  4034ec:	br	x17

00000000004034f0 <scols_line_refer_data@plt>:
  4034f0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  4034f4:	ldr	x17, [x16, #120]
  4034f8:	add	x16, x16, #0x78
  4034fc:	br	x17

0000000000403500 <strtoimax@plt>:
  403500:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403504:	ldr	x17, [x16, #128]
  403508:	add	x16, x16, #0x80
  40350c:	br	x17

0000000000403510 <scols_table_set_name@plt>:
  403510:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403514:	ldr	x17, [x16, #136]
  403518:	add	x16, x16, #0x88
  40351c:	br	x17

0000000000403520 <strtod@plt>:
  403520:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403524:	ldr	x17, [x16, #144]
  403528:	add	x16, x16, #0x90
  40352c:	br	x17

0000000000403530 <scols_table_enable_noheadings@plt>:
  403530:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403534:	ldr	x17, [x16, #152]
  403538:	add	x16, x16, #0x98
  40353c:	br	x17

0000000000403540 <scols_table_new_column@plt>:
  403540:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403544:	ldr	x17, [x16, #160]
  403548:	add	x16, x16, #0xa0
  40354c:	br	x17

0000000000403550 <mnt_table_find_source@plt>:
  403550:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403554:	ldr	x17, [x16, #168]
  403558:	add	x16, x16, #0xa8
  40355c:	br	x17

0000000000403560 <scols_free_iter@plt>:
  403560:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403564:	ldr	x17, [x16, #176]
  403568:	add	x16, x16, #0xb0
  40356c:	br	x17

0000000000403570 <mnt_reset_table@plt>:
  403570:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403574:	ldr	x17, [x16, #184]
  403578:	add	x16, x16, #0xb8
  40357c:	br	x17

0000000000403580 <mnt_table_next_fs@plt>:
  403580:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403584:	ldr	x17, [x16, #192]
  403588:	add	x16, x16, #0xc0
  40358c:	br	x17

0000000000403590 <__cxa_atexit@plt>:
  403590:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403594:	ldr	x17, [x16, #200]
  403598:	add	x16, x16, #0xc8
  40359c:	br	x17

00000000004035a0 <fputc@plt>:
  4035a0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  4035a4:	ldr	x17, [x16, #208]
  4035a8:	add	x16, x16, #0xd0
  4035ac:	br	x17

00000000004035b0 <scols_table_enable_raw@plt>:
  4035b0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  4035b4:	ldr	x17, [x16, #216]
  4035b8:	add	x16, x16, #0xd8
  4035bc:	br	x17

00000000004035c0 <mnt_new_iter@plt>:
  4035c0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  4035c4:	ldr	x17, [x16, #224]
  4035c8:	add	x16, x16, #0xe0
  4035cc:	br	x17

00000000004035d0 <mnt_table_parse_mtab@plt>:
  4035d0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  4035d4:	ldr	x17, [x16, #232]
  4035d8:	add	x16, x16, #0xe8
  4035dc:	br	x17

00000000004035e0 <mnt_resolve_target@plt>:
  4035e0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  4035e4:	ldr	x17, [x16, #240]
  4035e8:	add	x16, x16, #0xf0
  4035ec:	br	x17

00000000004035f0 <snprintf@plt>:
  4035f0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  4035f4:	ldr	x17, [x16, #248]
  4035f8:	add	x16, x16, #0xf8
  4035fc:	br	x17

0000000000403600 <gnu_dev_makedev@plt>:
  403600:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403604:	ldr	x17, [x16, #256]
  403608:	add	x16, x16, #0x100
  40360c:	br	x17

0000000000403610 <localeconv@plt>:
  403610:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403614:	ldr	x17, [x16, #264]
  403618:	add	x16, x16, #0x108
  40361c:	br	x17

0000000000403620 <mnt_fs_get_user_options@plt>:
  403620:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403624:	ldr	x17, [x16, #272]
  403628:	add	x16, x16, #0x110
  40362c:	br	x17

0000000000403630 <fileno@plt>:
  403630:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403634:	ldr	x17, [x16, #280]
  403638:	add	x16, x16, #0x118
  40363c:	br	x17

0000000000403640 <mnt_tabdiff_next_change@plt>:
  403640:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403644:	ldr	x17, [x16, #288]
  403648:	add	x16, x16, #0x120
  40364c:	br	x17

0000000000403650 <scols_table_print_range@plt>:
  403650:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403654:	ldr	x17, [x16, #296]
  403658:	add	x16, x16, #0x128
  40365c:	br	x17

0000000000403660 <fclose@plt>:
  403660:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403664:	ldr	x17, [x16, #304]
  403668:	add	x16, x16, #0x130
  40366c:	br	x17

0000000000403670 <mnt_cache_find_tag_value@plt>:
  403670:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403674:	ldr	x17, [x16, #312]
  403678:	add	x16, x16, #0x138
  40367c:	br	x17

0000000000403680 <fopen@plt>:
  403680:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403684:	ldr	x17, [x16, #320]
  403688:	add	x16, x16, #0x140
  40368c:	br	x17

0000000000403690 <malloc@plt>:
  403690:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403694:	ldr	x17, [x16, #328]
  403698:	add	x16, x16, #0x148
  40369c:	br	x17

00000000004036a0 <mnt_new_table@plt>:
  4036a0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  4036a4:	ldr	x17, [x16, #336]
  4036a8:	add	x16, x16, #0x150
  4036ac:	br	x17

00000000004036b0 <poll@plt>:
  4036b0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  4036b4:	ldr	x17, [x16, #344]
  4036b8:	add	x16, x16, #0x158
  4036bc:	br	x17

00000000004036c0 <scols_table_remove_lines@plt>:
  4036c0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  4036c4:	ldr	x17, [x16, #352]
  4036c8:	add	x16, x16, #0x160
  4036cc:	br	x17

00000000004036d0 <mnt_resolve_spec@plt>:
  4036d0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  4036d4:	ldr	x17, [x16, #360]
  4036d8:	add	x16, x16, #0x168
  4036dc:	br	x17

00000000004036e0 <strncmp@plt>:
  4036e0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  4036e4:	ldr	x17, [x16, #368]
  4036e8:	add	x16, x16, #0x170
  4036ec:	br	x17

00000000004036f0 <bindtextdomain@plt>:
  4036f0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  4036f4:	ldr	x17, [x16, #376]
  4036f8:	add	x16, x16, #0x178
  4036fc:	br	x17

0000000000403700 <__libc_start_main@plt>:
  403700:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403704:	ldr	x17, [x16, #384]
  403708:	add	x16, x16, #0x180
  40370c:	br	x17

0000000000403710 <fgetc@plt>:
  403710:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403714:	ldr	x17, [x16, #392]
  403718:	add	x16, x16, #0x188
  40371c:	br	x17

0000000000403720 <udev_new@plt>:
  403720:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403724:	ldr	x17, [x16, #400]
  403728:	add	x16, x16, #0x190
  40372c:	br	x17

0000000000403730 <mnt_fs_get_fs_options@plt>:
  403730:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403734:	ldr	x17, [x16, #408]
  403738:	add	x16, x16, #0x198
  40373c:	br	x17

0000000000403740 <scols_new_table@plt>:
  403740:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403744:	ldr	x17, [x16, #416]
  403748:	add	x16, x16, #0x1a0
  40374c:	br	x17

0000000000403750 <scols_table_enable_ascii@plt>:
  403750:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403754:	ldr	x17, [x16, #424]
  403758:	add	x16, x16, #0x1a8
  40375c:	br	x17

0000000000403760 <mnt_table_parse_stream@plt>:
  403760:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403764:	ldr	x17, [x16, #432]
  403768:	add	x16, x16, #0x1b0
  40376c:	br	x17

0000000000403770 <scols_table_enable_export@plt>:
  403770:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403774:	ldr	x17, [x16, #440]
  403778:	add	x16, x16, #0x1b8
  40377c:	br	x17

0000000000403780 <scols_line_set_userdata@plt>:
  403780:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403784:	ldr	x17, [x16, #448]
  403788:	add	x16, x16, #0x1c0
  40378c:	br	x17

0000000000403790 <mnt_diff_tables@plt>:
  403790:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403794:	ldr	x17, [x16, #456]
  403798:	add	x16, x16, #0x1c8
  40379c:	br	x17

00000000004037a0 <scols_table_get_stream@plt>:
  4037a0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  4037a4:	ldr	x17, [x16, #464]
  4037a8:	add	x16, x16, #0x1d0
  4037ac:	br	x17

00000000004037b0 <mnt_fs_get_target@plt>:
  4037b0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  4037b4:	ldr	x17, [x16, #472]
  4037b8:	add	x16, x16, #0x1d8
  4037bc:	br	x17

00000000004037c0 <mnt_fs_get_optional_fields@plt>:
  4037c0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  4037c4:	ldr	x17, [x16, #480]
  4037c8:	add	x16, x16, #0x1e0
  4037cc:	br	x17

00000000004037d0 <mnt_fs_get_root@plt>:
  4037d0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  4037d4:	ldr	x17, [x16, #488]
  4037d8:	add	x16, x16, #0x1e8
  4037dc:	br	x17

00000000004037e0 <mnt_table_uniq_fs@plt>:
  4037e0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  4037e4:	ldr	x17, [x16, #496]
  4037e8:	add	x16, x16, #0x1f0
  4037ec:	br	x17

00000000004037f0 <realloc@plt>:
  4037f0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  4037f4:	ldr	x17, [x16, #504]
  4037f8:	add	x16, x16, #0x1f8
  4037fc:	br	x17

0000000000403800 <mnt_fs_get_tid@plt>:
  403800:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403804:	ldr	x17, [x16, #512]
  403808:	add	x16, x16, #0x200
  40380c:	br	x17

0000000000403810 <rewind@plt>:
  403810:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403814:	ldr	x17, [x16, #520]
  403818:	add	x16, x16, #0x208
  40381c:	br	x17

0000000000403820 <mnt_free_tabdiff@plt>:
  403820:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403824:	ldr	x17, [x16, #528]
  403828:	add	x16, x16, #0x210
  40382c:	br	x17

0000000000403830 <mnt_fs_get_freq@plt>:
  403830:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403834:	ldr	x17, [x16, #536]
  403838:	add	x16, x16, #0x218
  40383c:	br	x17

0000000000403840 <strdup@plt>:
  403840:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403844:	ldr	x17, [x16, #544]
  403848:	add	x16, x16, #0x220
  40384c:	br	x17

0000000000403850 <scols_table_new_line@plt>:
  403850:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403854:	ldr	x17, [x16, #552]
  403858:	add	x16, x16, #0x228
  40385c:	br	x17

0000000000403860 <scols_unref_table@plt>:
  403860:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403864:	ldr	x17, [x16, #560]
  403868:	add	x16, x16, #0x230
  40386c:	br	x17

0000000000403870 <close@plt>:
  403870:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403874:	ldr	x17, [x16, #568]
  403878:	add	x16, x16, #0x238
  40387c:	br	x17

0000000000403880 <mnt_fs_get_vfs_options@plt>:
  403880:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403884:	ldr	x17, [x16, #576]
  403888:	add	x16, x16, #0x240
  40388c:	br	x17

0000000000403890 <strrchr@plt>:
  403890:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403894:	ldr	x17, [x16, #584]
  403898:	add	x16, x16, #0x248
  40389c:	br	x17

00000000004038a0 <__gmon_start__@plt>:
  4038a0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  4038a4:	ldr	x17, [x16, #592]
  4038a8:	add	x16, x16, #0x250
  4038ac:	br	x17

00000000004038b0 <strtoumax@plt>:
  4038b0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  4038b4:	ldr	x17, [x16, #600]
  4038b8:	add	x16, x16, #0x258
  4038bc:	br	x17

00000000004038c0 <mnt_fs_get_srcpath@plt>:
  4038c0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  4038c4:	ldr	x17, [x16, #608]
  4038c8:	add	x16, x16, #0x260
  4038cc:	br	x17

00000000004038d0 <abort@plt>:
  4038d0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  4038d4:	ldr	x17, [x16, #616]
  4038d8:	add	x16, x16, #0x268
  4038dc:	br	x17

00000000004038e0 <udev_unref@plt>:
  4038e0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  4038e4:	ldr	x17, [x16, #624]
  4038e8:	add	x16, x16, #0x270
  4038ec:	br	x17

00000000004038f0 <statvfs@plt>:
  4038f0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  4038f4:	ldr	x17, [x16, #632]
  4038f8:	add	x16, x16, #0x278
  4038fc:	br	x17

0000000000403900 <access@plt>:
  403900:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403904:	ldr	x17, [x16, #640]
  403908:	add	x16, x16, #0x280
  40390c:	br	x17

0000000000403910 <scols_table_next_line@plt>:
  403910:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403914:	ldr	x17, [x16, #648]
  403918:	add	x16, x16, #0x288
  40391c:	br	x17

0000000000403920 <gnu_dev_major@plt>:
  403920:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403924:	ldr	x17, [x16, #656]
  403928:	add	x16, x16, #0x290
  40392c:	br	x17

0000000000403930 <feof@plt>:
  403930:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403934:	ldr	x17, [x16, #664]
  403938:	add	x16, x16, #0x298
  40393c:	br	x17

0000000000403940 <textdomain@plt>:
  403940:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403944:	ldr	x17, [x16, #672]
  403948:	add	x16, x16, #0x2a0
  40394c:	br	x17

0000000000403950 <mnt_init_debug@plt>:
  403950:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403954:	ldr	x17, [x16, #680]
  403958:	add	x16, x16, #0x2a8
  40395c:	br	x17

0000000000403960 <getopt_long@plt>:
  403960:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403964:	ldr	x17, [x16, #688]
  403968:	add	x16, x16, #0x2b0
  40396c:	br	x17

0000000000403970 <strcmp@plt>:
  403970:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403974:	ldr	x17, [x16, #696]
  403978:	add	x16, x16, #0x2b8
  40397c:	br	x17

0000000000403980 <warn@plt>:
  403980:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403984:	ldr	x17, [x16, #704]
  403988:	add	x16, x16, #0x2c0
  40398c:	br	x17

0000000000403990 <__ctype_b_loc@plt>:
  403990:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403994:	ldr	x17, [x16, #712]
  403998:	add	x16, x16, #0x2c8
  40399c:	br	x17

00000000004039a0 <mnt_new_cache@plt>:
  4039a0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  4039a4:	ldr	x17, [x16, #720]
  4039a8:	add	x16, x16, #0x2d0
  4039ac:	br	x17

00000000004039b0 <strtol@plt>:
  4039b0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  4039b4:	ldr	x17, [x16, #728]
  4039b8:	add	x16, x16, #0x2d8
  4039bc:	br	x17

00000000004039c0 <mnt_fs_get_tag@plt>:
  4039c0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  4039c4:	ldr	x17, [x16, #736]
  4039c8:	add	x16, x16, #0x2e0
  4039cc:	br	x17

00000000004039d0 <mnt_resolve_path@plt>:
  4039d0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  4039d4:	ldr	x17, [x16, #744]
  4039d8:	add	x16, x16, #0x2e8
  4039dc:	br	x17

00000000004039e0 <mnt_table_set_iter@plt>:
  4039e0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  4039e4:	ldr	x17, [x16, #752]
  4039e8:	add	x16, x16, #0x2f0
  4039ec:	br	x17

00000000004039f0 <mnt_iter_get_direction@plt>:
  4039f0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  4039f4:	ldr	x17, [x16, #760]
  4039f8:	add	x16, x16, #0x2f8
  4039fc:	br	x17

0000000000403a00 <mnt_fs_is_pseudofs@plt>:
  403a00:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403a04:	ldr	x17, [x16, #768]
  403a08:	add	x16, x16, #0x300
  403a0c:	br	x17

0000000000403a10 <mnt_fs_get_option@plt>:
  403a10:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403a14:	ldr	x17, [x16, #776]
  403a18:	add	x16, x16, #0x308
  403a1c:	br	x17

0000000000403a20 <blkid_parse_tag_string@plt>:
  403a20:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403a24:	ldr	x17, [x16, #784]
  403a28:	add	x16, x16, #0x310
  403a2c:	br	x17

0000000000403a30 <mnt_free_iter@plt>:
  403a30:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403a34:	ldr	x17, [x16, #792]
  403a38:	add	x16, x16, #0x318
  403a3c:	br	x17

0000000000403a40 <mnt_unref_cache@plt>:
  403a40:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403a44:	ldr	x17, [x16, #800]
  403a48:	add	x16, x16, #0x320
  403a4c:	br	x17

0000000000403a50 <free@plt>:
  403a50:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403a54:	ldr	x17, [x16, #808]
  403a58:	add	x16, x16, #0x328
  403a5c:	br	x17

0000000000403a60 <mnt_fs_is_netfs@plt>:
  403a60:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403a64:	ldr	x17, [x16, #816]
  403a68:	add	x16, x16, #0x330
  403a6c:	br	x17

0000000000403a70 <mnt_fs_match_options@plt>:
  403a70:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403a74:	ldr	x17, [x16, #824]
  403a78:	add	x16, x16, #0x338
  403a7c:	br	x17

0000000000403a80 <mnt_table_find_next_fs@plt>:
  403a80:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403a84:	ldr	x17, [x16, #832]
  403a88:	add	x16, x16, #0x340
  403a8c:	br	x17

0000000000403a90 <mnt_new_tabdiff@plt>:
  403a90:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403a94:	ldr	x17, [x16, #840]
  403a98:	add	x16, x16, #0x348
  403a9c:	br	x17

0000000000403aa0 <mnt_table_set_cache@plt>:
  403aa0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403aa4:	ldr	x17, [x16, #848]
  403aa8:	add	x16, x16, #0x350
  403aac:	br	x17

0000000000403ab0 <scols_table_enable_json@plt>:
  403ab0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403ab4:	ldr	x17, [x16, #856]
  403ab8:	add	x16, x16, #0x358
  403abc:	br	x17

0000000000403ac0 <strncasecmp@plt>:
  403ac0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403ac4:	ldr	x17, [x16, #864]
  403ac8:	add	x16, x16, #0x360
  403acc:	br	x17

0000000000403ad0 <vasprintf@plt>:
  403ad0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403ad4:	ldr	x17, [x16, #872]
  403ad8:	add	x16, x16, #0x368
  403adc:	br	x17

0000000000403ae0 <mnt_fs_is_kernel@plt>:
  403ae0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403ae4:	ldr	x17, [x16, #880]
  403ae8:	add	x16, x16, #0x370
  403aec:	br	x17

0000000000403af0 <mnt_table_find_target@plt>:
  403af0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403af4:	ldr	x17, [x16, #888]
  403af8:	add	x16, x16, #0x378
  403afc:	br	x17

0000000000403b00 <strndup@plt>:
  403b00:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403b04:	ldr	x17, [x16, #896]
  403b08:	add	x16, x16, #0x380
  403b0c:	br	x17

0000000000403b10 <strspn@plt>:
  403b10:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403b14:	ldr	x17, [x16, #904]
  403b18:	add	x16, x16, #0x388
  403b1c:	br	x17

0000000000403b20 <scols_line_get_userdata@plt>:
  403b20:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403b24:	ldr	x17, [x16, #912]
  403b28:	add	x16, x16, #0x390
  403b2c:	br	x17

0000000000403b30 <strchr@plt>:
  403b30:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403b34:	ldr	x17, [x16, #920]
  403b38:	add	x16, x16, #0x398
  403b3c:	br	x17

0000000000403b40 <mnt_resolve_tag@plt>:
  403b40:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403b44:	ldr	x17, [x16, #928]
  403b48:	add	x16, x16, #0x3a0
  403b4c:	br	x17

0000000000403b50 <mnt_fs_match_fstype@plt>:
  403b50:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403b54:	ldr	x17, [x16, #936]
  403b58:	add	x16, x16, #0x3a8
  403b5c:	br	x17

0000000000403b60 <mnt_fs_get_devno@plt>:
  403b60:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403b64:	ldr	x17, [x16, #944]
  403b68:	add	x16, x16, #0x3b0
  403b6c:	br	x17

0000000000403b70 <udev_device_new_from_subsystem_sysname@plt>:
  403b70:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403b74:	ldr	x17, [x16, #952]
  403b78:	add	x16, x16, #0x3b8
  403b7c:	br	x17

0000000000403b80 <mnt_table_get_root_fs@plt>:
  403b80:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403b84:	ldr	x17, [x16, #960]
  403b88:	add	x16, x16, #0x3c0
  403b8c:	br	x17

0000000000403b90 <fflush@plt>:
  403b90:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403b94:	ldr	x17, [x16, #968]
  403b98:	add	x16, x16, #0x3c8
  403b9c:	br	x17

0000000000403ba0 <gnu_dev_minor@plt>:
  403ba0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403ba4:	ldr	x17, [x16, #976]
  403ba8:	add	x16, x16, #0x3d0
  403bac:	br	x17

0000000000403bb0 <mnt_fs_match_target@plt>:
  403bb0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403bb4:	ldr	x17, [x16, #984]
  403bb8:	add	x16, x16, #0x3d8
  403bbc:	br	x17

0000000000403bc0 <mnt_fs_match_source@plt>:
  403bc0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403bc4:	ldr	x17, [x16, #992]
  403bc8:	add	x16, x16, #0x3e0
  403bcc:	br	x17

0000000000403bd0 <scols_print_table@plt>:
  403bd0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403bd4:	ldr	x17, [x16, #1000]
  403bd8:	add	x16, x16, #0x3e8
  403bdc:	br	x17

0000000000403be0 <warnx@plt>:
  403be0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403be4:	ldr	x17, [x16, #1008]
  403be8:	add	x16, x16, #0x3f0
  403bec:	br	x17

0000000000403bf0 <mnt_fs_get_propagation@plt>:
  403bf0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403bf4:	ldr	x17, [x16, #1016]
  403bf8:	add	x16, x16, #0x3f8
  403bfc:	br	x17

0000000000403c00 <udev_device_get_property_value@plt>:
  403c00:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403c04:	ldr	x17, [x16, #1024]
  403c08:	add	x16, x16, #0x400
  403c0c:	br	x17

0000000000403c10 <scols_new_iter@plt>:
  403c10:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403c14:	ldr	x17, [x16, #1032]
  403c18:	add	x16, x16, #0x408
  403c1c:	br	x17

0000000000403c20 <strstr@plt>:
  403c20:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403c24:	ldr	x17, [x16, #1040]
  403c28:	add	x16, x16, #0x410
  403c2c:	br	x17

0000000000403c30 <mnt_table_find_mountpoint@plt>:
  403c30:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403c34:	ldr	x17, [x16, #1048]
  403c38:	add	x16, x16, #0x418
  403c3c:	br	x17

0000000000403c40 <realpath@plt>:
  403c40:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403c44:	ldr	x17, [x16, #1056]
  403c48:	add	x16, x16, #0x420
  403c4c:	br	x17

0000000000403c50 <__isoc99_sscanf@plt>:
  403c50:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403c54:	ldr	x17, [x16, #1064]
  403c58:	add	x16, x16, #0x428
  403c5c:	br	x17

0000000000403c60 <mnt_fs_is_swaparea@plt>:
  403c60:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403c64:	ldr	x17, [x16, #1072]
  403c68:	add	x16, x16, #0x430
  403c6c:	br	x17

0000000000403c70 <mnt_cache_set_targets@plt>:
  403c70:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403c74:	ldr	x17, [x16, #1080]
  403c78:	add	x16, x16, #0x438
  403c7c:	br	x17

0000000000403c80 <udev_device_unref@plt>:
  403c80:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403c84:	ldr	x17, [x16, #1088]
  403c88:	add	x16, x16, #0x440
  403c8c:	br	x17

0000000000403c90 <errx@plt>:
  403c90:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403c94:	ldr	x17, [x16, #1096]
  403c98:	add	x16, x16, #0x448
  403c9c:	br	x17

0000000000403ca0 <mnt_table_next_child_fs@plt>:
  403ca0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403ca4:	ldr	x17, [x16, #1104]
  403ca8:	add	x16, x16, #0x450
  403cac:	br	x17

0000000000403cb0 <mnt_fs_get_options@plt>:
  403cb0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403cb4:	ldr	x17, [x16, #1112]
  403cb8:	add	x16, x16, #0x458
  403cbc:	br	x17

0000000000403cc0 <strcspn@plt>:
  403cc0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403cc4:	ldr	x17, [x16, #1120]
  403cc8:	add	x16, x16, #0x460
  403ccc:	br	x17

0000000000403cd0 <vfprintf@plt>:
  403cd0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403cd4:	ldr	x17, [x16, #1128]
  403cd8:	add	x16, x16, #0x468
  403cdc:	br	x17

0000000000403ce0 <printf@plt>:
  403ce0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403ce4:	ldr	x17, [x16, #1136]
  403ce8:	add	x16, x16, #0x470
  403cec:	br	x17

0000000000403cf0 <mnt_table_parse_fstab@plt>:
  403cf0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403cf4:	ldr	x17, [x16, #1144]
  403cf8:	add	x16, x16, #0x478
  403cfc:	br	x17

0000000000403d00 <__assert_fail@plt>:
  403d00:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403d04:	ldr	x17, [x16, #1152]
  403d08:	add	x16, x16, #0x480
  403d0c:	br	x17

0000000000403d10 <__errno_location@plt>:
  403d10:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403d14:	ldr	x17, [x16, #1160]
  403d18:	add	x16, x16, #0x488
  403d1c:	br	x17

0000000000403d20 <tolower@plt>:
  403d20:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403d24:	ldr	x17, [x16, #1168]
  403d28:	add	x16, x16, #0x490
  403d2c:	br	x17

0000000000403d30 <uname@plt>:
  403d30:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403d34:	ldr	x17, [x16, #1176]
  403d38:	add	x16, x16, #0x498
  403d3c:	br	x17

0000000000403d40 <__xstat@plt>:
  403d40:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403d44:	ldr	x17, [x16, #1184]
  403d48:	add	x16, x16, #0x4a0
  403d4c:	br	x17

0000000000403d50 <mnt_fs_get_passno@plt>:
  403d50:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403d54:	ldr	x17, [x16, #1192]
  403d58:	add	x16, x16, #0x4a8
  403d5c:	br	x17

0000000000403d60 <mnt_reset_iter@plt>:
  403d60:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403d64:	ldr	x17, [x16, #1200]
  403d68:	add	x16, x16, #0x4b0
  403d6c:	br	x17

0000000000403d70 <mnt_table_parse_file@plt>:
  403d70:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403d74:	ldr	x17, [x16, #1208]
  403d78:	add	x16, x16, #0x4b8
  403d7c:	br	x17

0000000000403d80 <gettext@plt>:
  403d80:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403d84:	ldr	x17, [x16, #1216]
  403d88:	add	x16, x16, #0x4c0
  403d8c:	br	x17

0000000000403d90 <fprintf@plt>:
  403d90:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403d94:	ldr	x17, [x16, #1224]
  403d98:	add	x16, x16, #0x4c8
  403d9c:	br	x17

0000000000403da0 <fgets@plt>:
  403da0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403da4:	ldr	x17, [x16, #1232]
  403da8:	add	x16, x16, #0x4d0
  403dac:	br	x17

0000000000403db0 <scols_init_debug@plt>:
  403db0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403db4:	ldr	x17, [x16, #1240]
  403db8:	add	x16, x16, #0x4d8
  403dbc:	br	x17

0000000000403dc0 <err@plt>:
  403dc0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403dc4:	ldr	x17, [x16, #1248]
  403dc8:	add	x16, x16, #0x4e0
  403dcc:	br	x17

0000000000403dd0 <setlocale@plt>:
  403dd0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403dd4:	ldr	x17, [x16, #1256]
  403dd8:	add	x16, x16, #0x4e8
  403ddc:	br	x17

0000000000403de0 <ferror@plt>:
  403de0:	adrp	x16, 422000 <ferror@plt+0x1e220>
  403de4:	ldr	x17, [x16, #1264]
  403de8:	add	x16, x16, #0x4f0
  403dec:	br	x17

Disassembly of section .text:

0000000000403df0 <.text>:
  403df0:	mov	x29, #0x0                   	// #0
  403df4:	mov	x30, #0x0                   	// #0
  403df8:	mov	x5, x0
  403dfc:	ldr	x1, [sp]
  403e00:	add	x2, sp, #0x8
  403e04:	mov	x6, sp
  403e08:	movz	x0, #0x0, lsl #48
  403e0c:	movk	x0, #0x0, lsl #32
  403e10:	movk	x0, #0x40, lsl #16
  403e14:	movk	x0, #0x7224
  403e18:	movz	x3, #0x0, lsl #48
  403e1c:	movk	x3, #0x0, lsl #32
  403e20:	movk	x3, #0x40, lsl #16
  403e24:	movk	x3, #0xd2f8
  403e28:	movz	x4, #0x0, lsl #48
  403e2c:	movk	x4, #0x0, lsl #32
  403e30:	movk	x4, #0x40, lsl #16
  403e34:	movk	x4, #0xd378
  403e38:	bl	403700 <__libc_start_main@plt>
  403e3c:	bl	4038d0 <abort@plt>
  403e40:	adrp	x0, 421000 <ferror@plt+0x1d220>
  403e44:	ldr	x0, [x0, #4064]
  403e48:	cbz	x0, 403e50 <ferror@plt+0x70>
  403e4c:	b	4038a0 <__gmon_start__@plt>
  403e50:	ret
  403e54:	stp	x29, x30, [sp, #-32]!
  403e58:	mov	x29, sp
  403e5c:	adrp	x0, 422000 <ferror@plt+0x1e220>
  403e60:	add	x0, x0, #0x9d0
  403e64:	str	x0, [sp, #24]
  403e68:	ldr	x0, [sp, #24]
  403e6c:	str	x0, [sp, #24]
  403e70:	ldr	x1, [sp, #24]
  403e74:	adrp	x0, 422000 <ferror@plt+0x1e220>
  403e78:	add	x0, x0, #0x9d0
  403e7c:	cmp	x1, x0
  403e80:	b.eq	403ebc <ferror@plt+0xdc>  // b.none
  403e84:	adrp	x0, 40d000 <ferror@plt+0x9220>
  403e88:	add	x0, x0, #0x3b8
  403e8c:	ldr	x0, [x0]
  403e90:	str	x0, [sp, #16]
  403e94:	ldr	x0, [sp, #16]
  403e98:	str	x0, [sp, #16]
  403e9c:	ldr	x0, [sp, #16]
  403ea0:	cmp	x0, #0x0
  403ea4:	b.eq	403ec0 <ferror@plt+0xe0>  // b.none
  403ea8:	ldr	x1, [sp, #16]
  403eac:	adrp	x0, 422000 <ferror@plt+0x1e220>
  403eb0:	add	x0, x0, #0x9d0
  403eb4:	blr	x1
  403eb8:	b	403ec0 <ferror@plt+0xe0>
  403ebc:	nop
  403ec0:	ldp	x29, x30, [sp], #32
  403ec4:	ret
  403ec8:	stp	x29, x30, [sp, #-48]!
  403ecc:	mov	x29, sp
  403ed0:	adrp	x0, 422000 <ferror@plt+0x1e220>
  403ed4:	add	x0, x0, #0x9d0
  403ed8:	str	x0, [sp, #40]
  403edc:	ldr	x0, [sp, #40]
  403ee0:	str	x0, [sp, #40]
  403ee4:	ldr	x1, [sp, #40]
  403ee8:	adrp	x0, 422000 <ferror@plt+0x1e220>
  403eec:	add	x0, x0, #0x9d0
  403ef0:	sub	x0, x1, x0
  403ef4:	asr	x0, x0, #3
  403ef8:	lsr	x1, x0, #63
  403efc:	add	x0, x1, x0
  403f00:	asr	x0, x0, #1
  403f04:	str	x0, [sp, #32]
  403f08:	ldr	x0, [sp, #32]
  403f0c:	cmp	x0, #0x0
  403f10:	b.eq	403f50 <ferror@plt+0x170>  // b.none
  403f14:	adrp	x0, 40d000 <ferror@plt+0x9220>
  403f18:	add	x0, x0, #0x3c0
  403f1c:	ldr	x0, [x0]
  403f20:	str	x0, [sp, #24]
  403f24:	ldr	x0, [sp, #24]
  403f28:	str	x0, [sp, #24]
  403f2c:	ldr	x0, [sp, #24]
  403f30:	cmp	x0, #0x0
  403f34:	b.eq	403f54 <ferror@plt+0x174>  // b.none
  403f38:	ldr	x2, [sp, #24]
  403f3c:	ldr	x1, [sp, #32]
  403f40:	adrp	x0, 422000 <ferror@plt+0x1e220>
  403f44:	add	x0, x0, #0x9d0
  403f48:	blr	x2
  403f4c:	b	403f54 <ferror@plt+0x174>
  403f50:	nop
  403f54:	ldp	x29, x30, [sp], #48
  403f58:	ret
  403f5c:	stp	x29, x30, [sp, #-16]!
  403f60:	mov	x29, sp
  403f64:	adrp	x0, 422000 <ferror@plt+0x1e220>
  403f68:	add	x0, x0, #0x9f8
  403f6c:	ldrb	w0, [x0]
  403f70:	and	x0, x0, #0xff
  403f74:	cmp	x0, #0x0
  403f78:	b.ne	403f94 <ferror@plt+0x1b4>  // b.any
  403f7c:	bl	403e54 <ferror@plt+0x74>
  403f80:	adrp	x0, 422000 <ferror@plt+0x1e220>
  403f84:	add	x0, x0, #0x9f8
  403f88:	mov	w1, #0x1                   	// #1
  403f8c:	strb	w1, [x0]
  403f90:	b	403f98 <ferror@plt+0x1b8>
  403f94:	nop
  403f98:	ldp	x29, x30, [sp], #16
  403f9c:	ret
  403fa0:	stp	x29, x30, [sp, #-16]!
  403fa4:	mov	x29, sp
  403fa8:	bl	403ec8 <ferror@plt+0xe8>
  403fac:	nop
  403fb0:	ldp	x29, x30, [sp], #16
  403fb4:	ret
  403fb8:	stp	x29, x30, [sp, #-48]!
  403fbc:	mov	x29, sp
  403fc0:	str	x0, [sp, #24]
  403fc4:	bl	403d10 <__errno_location@plt>
  403fc8:	str	wzr, [x0]
  403fcc:	ldr	x0, [sp, #24]
  403fd0:	bl	403de0 <ferror@plt>
  403fd4:	cmp	w0, #0x0
  403fd8:	b.ne	404034 <ferror@plt+0x254>  // b.any
  403fdc:	ldr	x0, [sp, #24]
  403fe0:	bl	403b90 <fflush@plt>
  403fe4:	cmp	w0, #0x0
  403fe8:	b.ne	404034 <ferror@plt+0x254>  // b.any
  403fec:	ldr	x0, [sp, #24]
  403ff0:	bl	403630 <fileno@plt>
  403ff4:	str	w0, [sp, #44]
  403ff8:	ldr	w0, [sp, #44]
  403ffc:	cmp	w0, #0x0
  404000:	b.lt	40403c <ferror@plt+0x25c>  // b.tstop
  404004:	ldr	w0, [sp, #44]
  404008:	bl	4034e0 <dup@plt>
  40400c:	str	w0, [sp, #44]
  404010:	ldr	w0, [sp, #44]
  404014:	cmp	w0, #0x0
  404018:	b.lt	40403c <ferror@plt+0x25c>  // b.tstop
  40401c:	ldr	w0, [sp, #44]
  404020:	bl	403870 <close@plt>
  404024:	cmp	w0, #0x0
  404028:	b.ne	40403c <ferror@plt+0x25c>  // b.any
  40402c:	mov	w0, #0x0                   	// #0
  404030:	b	40405c <ferror@plt+0x27c>
  404034:	nop
  404038:	b	404040 <ferror@plt+0x260>
  40403c:	nop
  404040:	bl	403d10 <__errno_location@plt>
  404044:	ldr	w0, [x0]
  404048:	cmp	w0, #0x9
  40404c:	b.ne	404058 <ferror@plt+0x278>  // b.any
  404050:	mov	w0, #0x0                   	// #0
  404054:	b	40405c <ferror@plt+0x27c>
  404058:	mov	w0, #0xffffffff            	// #-1
  40405c:	ldp	x29, x30, [sp], #48
  404060:	ret
  404064:	stp	x29, x30, [sp, #-16]!
  404068:	mov	x29, sp
  40406c:	adrp	x0, 422000 <ferror@plt+0x1e220>
  404070:	add	x0, x0, #0x9e8
  404074:	ldr	x0, [x0]
  404078:	bl	403fb8 <ferror@plt+0x1d8>
  40407c:	cmp	w0, #0x0
  404080:	b.eq	4040d0 <ferror@plt+0x2f0>  // b.none
  404084:	bl	403d10 <__errno_location@plt>
  404088:	ldr	w0, [x0]
  40408c:	cmp	w0, #0x20
  404090:	b.eq	4040d0 <ferror@plt+0x2f0>  // b.none
  404094:	bl	403d10 <__errno_location@plt>
  404098:	ldr	w0, [x0]
  40409c:	cmp	w0, #0x0
  4040a0:	b.eq	4040b8 <ferror@plt+0x2d8>  // b.none
  4040a4:	adrp	x0, 40d000 <ferror@plt+0x9220>
  4040a8:	add	x0, x0, #0x3c8
  4040ac:	bl	403d80 <gettext@plt>
  4040b0:	bl	403980 <warn@plt>
  4040b4:	b	4040c8 <ferror@plt+0x2e8>
  4040b8:	adrp	x0, 40d000 <ferror@plt+0x9220>
  4040bc:	add	x0, x0, #0x3c8
  4040c0:	bl	403d80 <gettext@plt>
  4040c4:	bl	403be0 <warnx@plt>
  4040c8:	mov	w0, #0x1                   	// #1
  4040cc:	bl	403450 <_exit@plt>
  4040d0:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4040d4:	add	x0, x0, #0x9d0
  4040d8:	ldr	x0, [x0]
  4040dc:	bl	403fb8 <ferror@plt+0x1d8>
  4040e0:	cmp	w0, #0x0
  4040e4:	b.eq	4040f0 <ferror@plt+0x310>  // b.none
  4040e8:	mov	w0, #0x1                   	// #1
  4040ec:	bl	403450 <_exit@plt>
  4040f0:	nop
  4040f4:	ldp	x29, x30, [sp], #16
  4040f8:	ret
  4040fc:	stp	x29, x30, [sp, #-16]!
  404100:	mov	x29, sp
  404104:	adrp	x0, 404000 <ferror@plt+0x220>
  404108:	add	x0, x0, #0x64
  40410c:	bl	40d380 <ferror@plt+0x95a0>
  404110:	nop
  404114:	ldp	x29, x30, [sp], #16
  404118:	ret
  40411c:	stp	x29, x30, [sp, #-48]!
  404120:	mov	x29, sp
  404124:	str	x0, [sp, #24]
  404128:	ldr	x0, [sp, #24]
  40412c:	bl	403690 <malloc@plt>
  404130:	str	x0, [sp, #40]
  404134:	ldr	x0, [sp, #40]
  404138:	cmp	x0, #0x0
  40413c:	b.ne	404160 <ferror@plt+0x380>  // b.any
  404140:	ldr	x0, [sp, #24]
  404144:	cmp	x0, #0x0
  404148:	b.eq	404160 <ferror@plt+0x380>  // b.none
  40414c:	ldr	x2, [sp, #24]
  404150:	adrp	x0, 40d000 <ferror@plt+0x9220>
  404154:	add	x1, x0, #0x3d8
  404158:	mov	w0, #0x1                   	// #1
  40415c:	bl	403dc0 <err@plt>
  404160:	ldr	x0, [sp, #40]
  404164:	ldp	x29, x30, [sp], #48
  404168:	ret
  40416c:	stp	x29, x30, [sp, #-48]!
  404170:	mov	x29, sp
  404174:	str	x0, [sp, #24]
  404178:	str	x1, [sp, #16]
  40417c:	ldr	x1, [sp, #16]
  404180:	ldr	x0, [sp, #24]
  404184:	bl	4037f0 <realloc@plt>
  404188:	str	x0, [sp, #40]
  40418c:	ldr	x0, [sp, #40]
  404190:	cmp	x0, #0x0
  404194:	b.ne	4041b8 <ferror@plt+0x3d8>  // b.any
  404198:	ldr	x0, [sp, #16]
  40419c:	cmp	x0, #0x0
  4041a0:	b.eq	4041b8 <ferror@plt+0x3d8>  // b.none
  4041a4:	ldr	x2, [sp, #16]
  4041a8:	adrp	x0, 40d000 <ferror@plt+0x9220>
  4041ac:	add	x1, x0, #0x3d8
  4041b0:	mov	w0, #0x1                   	// #1
  4041b4:	bl	403dc0 <err@plt>
  4041b8:	ldr	x0, [sp, #40]
  4041bc:	ldp	x29, x30, [sp], #48
  4041c0:	ret
  4041c4:	stp	x29, x30, [sp, #-48]!
  4041c8:	mov	x29, sp
  4041cc:	str	x0, [sp, #24]
  4041d0:	ldr	x0, [sp, #24]
  4041d4:	cmp	x0, #0x0
  4041d8:	b.ne	4041fc <ferror@plt+0x41c>  // b.any
  4041dc:	adrp	x0, 40e000 <ferror@plt+0xa220>
  4041e0:	add	x3, x0, #0xc40
  4041e4:	mov	w2, #0x4a                  	// #74
  4041e8:	adrp	x0, 40d000 <ferror@plt+0x9220>
  4041ec:	add	x1, x0, #0x3f8
  4041f0:	adrp	x0, 40d000 <ferror@plt+0x9220>
  4041f4:	add	x0, x0, #0x410
  4041f8:	bl	403d00 <__assert_fail@plt>
  4041fc:	ldr	x0, [sp, #24]
  404200:	bl	403840 <strdup@plt>
  404204:	str	x0, [sp, #40]
  404208:	ldr	x0, [sp, #40]
  40420c:	cmp	x0, #0x0
  404210:	b.ne	404224 <ferror@plt+0x444>  // b.any
  404214:	adrp	x0, 40d000 <ferror@plt+0x9220>
  404218:	add	x1, x0, #0x418
  40421c:	mov	w0, #0x1                   	// #1
  404220:	bl	403dc0 <err@plt>
  404224:	ldr	x0, [sp, #40]
  404228:	ldp	x29, x30, [sp], #48
  40422c:	ret
  404230:	stp	x29, x30, [sp, #-288]!
  404234:	mov	x29, sp
  404238:	str	x0, [sp, #56]
  40423c:	str	x1, [sp, #48]
  404240:	str	x2, [sp, #240]
  404244:	str	x3, [sp, #248]
  404248:	str	x4, [sp, #256]
  40424c:	str	x5, [sp, #264]
  404250:	str	x6, [sp, #272]
  404254:	str	x7, [sp, #280]
  404258:	str	q0, [sp, #112]
  40425c:	str	q1, [sp, #128]
  404260:	str	q2, [sp, #144]
  404264:	str	q3, [sp, #160]
  404268:	str	q4, [sp, #176]
  40426c:	str	q5, [sp, #192]
  404270:	str	q6, [sp, #208]
  404274:	str	q7, [sp, #224]
  404278:	add	x0, sp, #0x120
  40427c:	str	x0, [sp, #72]
  404280:	add	x0, sp, #0x120
  404284:	str	x0, [sp, #80]
  404288:	add	x0, sp, #0xf0
  40428c:	str	x0, [sp, #88]
  404290:	mov	w0, #0xffffffd0            	// #-48
  404294:	str	w0, [sp, #96]
  404298:	mov	w0, #0xffffff80            	// #-128
  40429c:	str	w0, [sp, #100]
  4042a0:	add	x2, sp, #0x10
  4042a4:	add	x3, sp, #0x48
  4042a8:	ldp	x0, x1, [x3]
  4042ac:	stp	x0, x1, [x2]
  4042b0:	ldp	x0, x1, [x3, #16]
  4042b4:	stp	x0, x1, [x2, #16]
  4042b8:	add	x0, sp, #0x10
  4042bc:	mov	x2, x0
  4042c0:	ldr	x1, [sp, #48]
  4042c4:	ldr	x0, [sp, #56]
  4042c8:	bl	403ad0 <vasprintf@plt>
  4042cc:	str	w0, [sp, #108]
  4042d0:	ldr	w0, [sp, #108]
  4042d4:	cmp	w0, #0x0
  4042d8:	b.ge	4042ec <ferror@plt+0x50c>  // b.tcont
  4042dc:	adrp	x0, 40d000 <ferror@plt+0x9220>
  4042e0:	add	x1, x0, #0x430
  4042e4:	mov	w0, #0x1                   	// #1
  4042e8:	bl	403dc0 <err@plt>
  4042ec:	ldr	w0, [sp, #108]
  4042f0:	ldp	x29, x30, [sp], #288
  4042f4:	ret
  4042f8:	sub	sp, sp, #0x10
  4042fc:	str	w0, [sp, #12]
  404300:	ldr	w0, [sp, #12]
  404304:	sub	w0, w0, #0x21
  404308:	cmp	w0, #0x5d
  40430c:	b.hi	404318 <ferror@plt+0x538>  // b.pmore
  404310:	mov	w0, #0x1                   	// #1
  404314:	b	40431c <ferror@plt+0x53c>
  404318:	mov	w0, #0x0                   	// #0
  40431c:	add	sp, sp, #0x10
  404320:	ret
  404324:	stp	x29, x30, [sp, #-48]!
  404328:	mov	x29, sp
  40432c:	str	w0, [sp, #28]
  404330:	str	x1, [sp, #16]
  404334:	ldr	x0, [sp, #16]
  404338:	cmp	x0, #0x0
  40433c:	b.ne	404360 <ferror@plt+0x580>  // b.any
  404340:	adrp	x0, 40f000 <ferror@plt+0xb220>
  404344:	add	x3, x0, #0x590
  404348:	mov	w2, #0xe                   	// #14
  40434c:	adrp	x0, 40d000 <ferror@plt+0x9220>
  404350:	add	x1, x0, #0x448
  404354:	adrp	x0, 40d000 <ferror@plt+0x9220>
  404358:	add	x0, x0, #0x460
  40435c:	bl	403d00 <__assert_fail@plt>
  404360:	ldr	x0, [sp, #16]
  404364:	str	x0, [sp, #40]
  404368:	b	404398 <ferror@plt+0x5b8>
  40436c:	ldr	x0, [sp, #40]
  404370:	ldr	w0, [x0, #24]
  404374:	ldr	w1, [sp, #28]
  404378:	cmp	w1, w0
  40437c:	b.ne	40438c <ferror@plt+0x5ac>  // b.any
  404380:	ldr	x0, [sp, #40]
  404384:	ldr	x0, [x0]
  404388:	b	4043ac <ferror@plt+0x5cc>
  40438c:	ldr	x0, [sp, #40]
  404390:	add	x0, x0, #0x20
  404394:	str	x0, [sp, #40]
  404398:	ldr	x0, [sp, #40]
  40439c:	ldr	x0, [x0]
  4043a0:	cmp	x0, #0x0
  4043a4:	b.ne	40436c <ferror@plt+0x58c>  // b.any
  4043a8:	mov	x0, #0x0                   	// #0
  4043ac:	ldp	x29, x30, [sp], #48
  4043b0:	ret
  4043b4:	stp	x29, x30, [sp, #-96]!
  4043b8:	mov	x29, sp
  4043bc:	str	x19, [sp, #16]
  4043c0:	str	w0, [sp, #60]
  4043c4:	str	x1, [sp, #48]
  4043c8:	str	x2, [sp, #40]
  4043cc:	str	x3, [sp, #32]
  4043d0:	str	wzr, [sp, #92]
  4043d4:	b	4045cc <ferror@plt+0x7ec>
  4043d8:	ldrsw	x0, [sp, #92]
  4043dc:	lsl	x0, x0, #6
  4043e0:	ldr	x1, [sp, #40]
  4043e4:	add	x0, x1, x0
  4043e8:	str	x0, [sp, #80]
  4043ec:	b	404594 <ferror@plt+0x7b4>
  4043f0:	ldr	x0, [sp, #80]
  4043f4:	ldr	w0, [x0]
  4043f8:	ldr	w1, [sp, #60]
  4043fc:	cmp	w1, w0
  404400:	b.eq	404414 <ferror@plt+0x634>  // b.none
  404404:	ldr	x0, [sp, #80]
  404408:	add	x0, x0, #0x4
  40440c:	str	x0, [sp, #80]
  404410:	b	404594 <ferror@plt+0x7b4>
  404414:	ldrsw	x0, [sp, #92]
  404418:	lsl	x0, x0, #2
  40441c:	ldr	x1, [sp, #32]
  404420:	add	x0, x1, x0
  404424:	ldr	w0, [x0]
  404428:	cmp	w0, #0x0
  40442c:	b.ne	40444c <ferror@plt+0x66c>  // b.any
  404430:	ldrsw	x0, [sp, #92]
  404434:	lsl	x0, x0, #2
  404438:	ldr	x1, [sp, #32]
  40443c:	add	x0, x1, x0
  404440:	ldr	w1, [sp, #60]
  404444:	str	w1, [x0]
  404448:	b	4045bc <ferror@plt+0x7dc>
  40444c:	ldrsw	x0, [sp, #92]
  404450:	lsl	x0, x0, #2
  404454:	ldr	x1, [sp, #32]
  404458:	add	x0, x1, x0
  40445c:	ldr	w0, [x0]
  404460:	ldr	w1, [sp, #60]
  404464:	cmp	w1, w0
  404468:	b.eq	4045bc <ferror@plt+0x7dc>  // b.none
  40446c:	str	xzr, [sp, #72]
  404470:	adrp	x0, 422000 <ferror@plt+0x1e220>
  404474:	add	x0, x0, #0x9d0
  404478:	ldr	x19, [x0]
  40447c:	adrp	x0, 40d000 <ferror@plt+0x9220>
  404480:	add	x0, x0, #0x470
  404484:	bl	403d80 <gettext@plt>
  404488:	mov	x1, x0
  40448c:	adrp	x0, 422000 <ferror@plt+0x1e220>
  404490:	add	x0, x0, #0x9f0
  404494:	ldr	x0, [x0]
  404498:	mov	x2, x0
  40449c:	mov	x0, x19
  4044a0:	bl	403d90 <fprintf@plt>
  4044a4:	ldrsw	x0, [sp, #92]
  4044a8:	lsl	x0, x0, #6
  4044ac:	ldr	x1, [sp, #40]
  4044b0:	add	x0, x1, x0
  4044b4:	str	x0, [sp, #80]
  4044b8:	b	404554 <ferror@plt+0x774>
  4044bc:	ldr	x0, [sp, #80]
  4044c0:	ldr	w0, [x0]
  4044c4:	ldr	x1, [sp, #48]
  4044c8:	bl	404324 <ferror@plt+0x544>
  4044cc:	str	x0, [sp, #64]
  4044d0:	ldr	x0, [sp, #64]
  4044d4:	cmp	x0, #0x0
  4044d8:	b.eq	404500 <ferror@plt+0x720>  // b.none
  4044dc:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4044e0:	add	x0, x0, #0x9d0
  4044e4:	ldr	x3, [x0]
  4044e8:	ldr	x2, [sp, #64]
  4044ec:	adrp	x0, 40d000 <ferror@plt+0x9220>
  4044f0:	add	x1, x0, #0x498
  4044f4:	mov	x0, x3
  4044f8:	bl	403d90 <fprintf@plt>
  4044fc:	b	40453c <ferror@plt+0x75c>
  404500:	ldr	x0, [sp, #80]
  404504:	ldr	w0, [x0]
  404508:	bl	4042f8 <ferror@plt+0x518>
  40450c:	cmp	w0, #0x0
  404510:	b.eq	40453c <ferror@plt+0x75c>  // b.none
  404514:	adrp	x0, 422000 <ferror@plt+0x1e220>
  404518:	add	x0, x0, #0x9d0
  40451c:	ldr	x3, [x0]
  404520:	ldr	x0, [sp, #80]
  404524:	ldr	w0, [x0]
  404528:	mov	w2, w0
  40452c:	adrp	x0, 40d000 <ferror@plt+0x9220>
  404530:	add	x1, x0, #0x4a0
  404534:	mov	x0, x3
  404538:	bl	403d90 <fprintf@plt>
  40453c:	ldr	x0, [sp, #80]
  404540:	add	x0, x0, #0x4
  404544:	str	x0, [sp, #80]
  404548:	ldr	x0, [sp, #72]
  40454c:	add	x0, x0, #0x1
  404550:	str	x0, [sp, #72]
  404554:	ldr	x0, [sp, #72]
  404558:	add	x0, x0, #0x1
  40455c:	cmp	x0, #0xf
  404560:	b.hi	404574 <ferror@plt+0x794>  // b.pmore
  404564:	ldr	x0, [sp, #80]
  404568:	ldr	w0, [x0]
  40456c:	cmp	w0, #0x0
  404570:	b.ne	4044bc <ferror@plt+0x6dc>  // b.any
  404574:	adrp	x0, 422000 <ferror@plt+0x1e220>
  404578:	add	x0, x0, #0x9d0
  40457c:	ldr	x0, [x0]
  404580:	mov	x1, x0
  404584:	mov	w0, #0xa                   	// #10
  404588:	bl	4035a0 <fputc@plt>
  40458c:	mov	w0, #0x1                   	// #1
  404590:	bl	4034b0 <exit@plt>
  404594:	ldr	x0, [sp, #80]
  404598:	ldr	w0, [x0]
  40459c:	cmp	w0, #0x0
  4045a0:	b.eq	4045c0 <ferror@plt+0x7e0>  // b.none
  4045a4:	ldr	x0, [sp, #80]
  4045a8:	ldr	w0, [x0]
  4045ac:	ldr	w1, [sp, #60]
  4045b0:	cmp	w1, w0
  4045b4:	b.ge	4043f0 <ferror@plt+0x610>  // b.tcont
  4045b8:	b	4045c0 <ferror@plt+0x7e0>
  4045bc:	nop
  4045c0:	ldr	w0, [sp, #92]
  4045c4:	add	w0, w0, #0x1
  4045c8:	str	w0, [sp, #92]
  4045cc:	ldrsw	x0, [sp, #92]
  4045d0:	lsl	x0, x0, #6
  4045d4:	ldr	x1, [sp, #40]
  4045d8:	add	x0, x1, x0
  4045dc:	ldr	w0, [x0]
  4045e0:	cmp	w0, #0x0
  4045e4:	b.eq	404608 <ferror@plt+0x828>  // b.none
  4045e8:	ldrsw	x0, [sp, #92]
  4045ec:	lsl	x0, x0, #6
  4045f0:	ldr	x1, [sp, #40]
  4045f4:	add	x0, x1, x0
  4045f8:	ldr	w0, [x0]
  4045fc:	ldr	w1, [sp, #60]
  404600:	cmp	w1, w0
  404604:	b.ge	4043d8 <ferror@plt+0x5f8>  // b.tcont
  404608:	nop
  40460c:	ldr	x19, [sp, #16]
  404610:	ldp	x29, x30, [sp], #96
  404614:	ret
  404618:	stp	x29, x30, [sp, #-32]!
  40461c:	mov	x29, sp
  404620:	str	x0, [sp, #24]
  404624:	ldr	x0, [sp, #24]
  404628:	bl	403480 <strlen@plt>
  40462c:	add	x0, x0, #0x1
  404630:	mov	x2, x0
  404634:	ldr	x1, [sp, #24]
  404638:	ldr	x0, [sp, #24]
  40463c:	bl	40a3e0 <ferror@plt+0x6600>
  404640:	nop
  404644:	ldp	x29, x30, [sp], #32
  404648:	ret
  40464c:	stp	x29, x30, [sp, #-32]!
  404650:	mov	x29, sp
  404654:	str	x0, [sp, #24]
  404658:	str	x1, [sp, #16]
  40465c:	ldr	x1, [sp, #16]
  404660:	ldr	x0, [sp, #24]
  404664:	cmp	x1, x0
  404668:	b.cc	404690 <ferror@plt+0x8b0>  // b.lo, b.ul, b.last
  40466c:	adrp	x0, 40d000 <ferror@plt+0x9220>
  404670:	add	x0, x0, #0x820
  404674:	bl	403d80 <gettext@plt>
  404678:	mov	x1, x0
  40467c:	ldr	x0, [sp, #24]
  404680:	sub	x0, x0, #0x1
  404684:	mov	x2, x0
  404688:	mov	w0, #0x1                   	// #1
  40468c:	bl	403c90 <errx@plt>
  404690:	ldr	x0, [sp, #16]
  404694:	ldp	x29, x30, [sp], #32
  404698:	ret
  40469c:	stp	x29, x30, [sp, #-32]!
  4046a0:	mov	x29, sp
  4046a4:	str	w0, [sp, #28]
  4046a8:	ldr	w0, [sp, #28]
  4046ac:	cmp	w0, #0x0
  4046b0:	b.ge	4046d4 <ferror@plt+0x8f4>  // b.tcont
  4046b4:	adrp	x0, 40e000 <ferror@plt+0xa220>
  4046b8:	add	x3, x0, #0xbd8
  4046bc:	mov	w2, #0xa5                  	// #165
  4046c0:	adrp	x0, 40d000 <ferror@plt+0x9220>
  4046c4:	add	x1, x0, #0x858
  4046c8:	adrp	x0, 40d000 <ferror@plt+0x9220>
  4046cc:	add	x0, x0, #0x870
  4046d0:	bl	403d00 <__assert_fail@plt>
  4046d4:	ldrsw	x1, [sp, #28]
  4046d8:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4046dc:	add	x0, x0, #0xad8
  4046e0:	ldr	x0, [x0]
  4046e4:	cmp	x1, x0
  4046e8:	b.cc	40470c <ferror@plt+0x92c>  // b.lo, b.ul, b.last
  4046ec:	adrp	x0, 40e000 <ferror@plt+0xa220>
  4046f0:	add	x3, x0, #0xbd8
  4046f4:	mov	w2, #0xa6                  	// #166
  4046f8:	adrp	x0, 40d000 <ferror@plt+0x9220>
  4046fc:	add	x1, x0, #0x858
  404700:	adrp	x0, 40d000 <ferror@plt+0x9220>
  404704:	add	x0, x0, #0x880
  404708:	bl	403d00 <__assert_fail@plt>
  40470c:	adrp	x0, 422000 <ferror@plt+0x1e220>
  404710:	add	x0, x0, #0xa10
  404714:	ldrsw	x1, [sp, #28]
  404718:	ldr	w0, [x0, x1, lsl #2]
  40471c:	cmp	w0, #0x18
  404720:	b.ls	404744 <ferror@plt+0x964>  // b.plast
  404724:	adrp	x0, 40e000 <ferror@plt+0xa220>
  404728:	add	x3, x0, #0xbd8
  40472c:	mov	w2, #0xa7                  	// #167
  404730:	adrp	x0, 40d000 <ferror@plt+0x9220>
  404734:	add	x1, x0, #0x858
  404738:	adrp	x0, 40d000 <ferror@plt+0x9220>
  40473c:	add	x0, x0, #0x898
  404740:	bl	403d00 <__assert_fail@plt>
  404744:	adrp	x0, 422000 <ferror@plt+0x1e220>
  404748:	add	x0, x0, #0xa10
  40474c:	ldrsw	x1, [sp, #28]
  404750:	ldr	w0, [x0, x1, lsl #2]
  404754:	ldp	x29, x30, [sp], #32
  404758:	ret
  40475c:	stp	x29, x30, [sp, #-32]!
  404760:	mov	x29, sp
  404764:	str	w0, [sp, #28]
  404768:	ldr	w0, [sp, #28]
  40476c:	bl	40469c <ferror@plt+0x8bc>
  404770:	sxtw	x1, w0
  404774:	mov	x0, x1
  404778:	lsl	x0, x0, #1
  40477c:	add	x0, x0, x1
  404780:	lsl	x0, x0, #4
  404784:	adrp	x1, 422000 <ferror@plt+0x1e220>
  404788:	add	x1, x1, #0x508
  40478c:	add	x0, x0, x1
  404790:	ldp	x29, x30, [sp], #32
  404794:	ret
  404798:	stp	x29, x30, [sp, #-32]!
  40479c:	mov	x29, sp
  4047a0:	str	w0, [sp, #28]
  4047a4:	ldr	w0, [sp, #28]
  4047a8:	cmp	w0, #0x18
  4047ac:	b.ls	4047d0 <ferror@plt+0x9f0>  // b.plast
  4047b0:	adrp	x0, 40e000 <ferror@plt+0xa220>
  4047b4:	add	x3, x0, #0xbe8
  4047b8:	mov	w2, #0xb2                  	// #178
  4047bc:	adrp	x0, 40d000 <ferror@plt+0x9220>
  4047c0:	add	x1, x0, #0x858
  4047c4:	adrp	x0, 40d000 <ferror@plt+0x9220>
  4047c8:	add	x0, x0, #0x8c8
  4047cc:	bl	403d00 <__assert_fail@plt>
  4047d0:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4047d4:	add	x2, x0, #0x508
  4047d8:	ldrsw	x1, [sp, #28]
  4047dc:	mov	x0, x1
  4047e0:	lsl	x0, x0, #1
  4047e4:	add	x0, x0, x1
  4047e8:	lsl	x0, x0, #4
  4047ec:	add	x0, x2, x0
  4047f0:	ldr	x0, [x0]
  4047f4:	ldp	x29, x30, [sp], #32
  4047f8:	ret
  4047fc:	stp	x29, x30, [sp, #-32]!
  404800:	mov	x29, sp
  404804:	str	w0, [sp, #28]
  404808:	ldr	w0, [sp, #28]
  40480c:	bl	40475c <ferror@plt+0x97c>
  404810:	ldr	x0, [x0]
  404814:	ldp	x29, x30, [sp], #32
  404818:	ret
  40481c:	stp	x29, x30, [sp, #-32]!
  404820:	mov	x29, sp
  404824:	str	w0, [sp, #28]
  404828:	ldr	w0, [sp, #28]
  40482c:	bl	40475c <ferror@plt+0x97c>
  404830:	ldr	d0, [x0, #8]
  404834:	fcvt	s0, d0
  404838:	ldp	x29, x30, [sp], #32
  40483c:	ret
  404840:	stp	x29, x30, [sp, #-32]!
  404844:	mov	x29, sp
  404848:	str	w0, [sp, #28]
  40484c:	ldr	w0, [sp, #28]
  404850:	bl	40475c <ferror@plt+0x97c>
  404854:	ldr	w0, [x0, #16]
  404858:	ldp	x29, x30, [sp], #32
  40485c:	ret
  404860:	stp	x29, x30, [sp, #-32]!
  404864:	mov	x29, sp
  404868:	str	w0, [sp, #28]
  40486c:	ldr	w0, [sp, #28]
  404870:	cmp	w0, #0x18
  404874:	b.ls	404898 <ferror@plt+0xab8>  // b.plast
  404878:	adrp	x0, 40e000 <ferror@plt+0xa220>
  40487c:	add	x3, x0, #0xc00
  404880:	mov	w2, #0xc7                  	// #199
  404884:	adrp	x0, 40d000 <ferror@plt+0x9220>
  404888:	add	x1, x0, #0x858
  40488c:	adrp	x0, 40d000 <ferror@plt+0x9220>
  404890:	add	x0, x0, #0x8c8
  404894:	bl	403d00 <__assert_fail@plt>
  404898:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40489c:	add	x2, x0, #0x508
  4048a0:	ldrsw	x1, [sp, #28]
  4048a4:	mov	x0, x1
  4048a8:	lsl	x0, x0, #1
  4048ac:	add	x0, x0, x1
  4048b0:	lsl	x0, x0, #4
  4048b4:	add	x0, x2, x0
  4048b8:	ldr	x0, [x0, #32]
  4048bc:	ldp	x29, x30, [sp], #32
  4048c0:	ret
  4048c4:	stp	x29, x30, [sp, #-32]!
  4048c8:	mov	x29, sp
  4048cc:	str	w0, [sp, #28]
  4048d0:	ldr	w0, [sp, #28]
  4048d4:	cmp	w0, #0x18
  4048d8:	b.ls	4048fc <ferror@plt+0xb1c>  // b.plast
  4048dc:	adrp	x0, 40e000 <ferror@plt+0xa220>
  4048e0:	add	x3, x0, #0xc10
  4048e4:	mov	w2, #0xcd                  	// #205
  4048e8:	adrp	x0, 40d000 <ferror@plt+0x9220>
  4048ec:	add	x1, x0, #0x858
  4048f0:	adrp	x0, 40d000 <ferror@plt+0x9220>
  4048f4:	add	x0, x0, #0x8c8
  4048f8:	bl	403d00 <__assert_fail@plt>
  4048fc:	adrp	x0, 422000 <ferror@plt+0x1e220>
  404900:	add	x2, x0, #0x508
  404904:	ldrsw	x1, [sp, #28]
  404908:	mov	x0, x1
  40490c:	lsl	x0, x0, #1
  404910:	add	x0, x0, x1
  404914:	lsl	x0, x0, #4
  404918:	add	x0, x2, x0
  40491c:	ldr	x0, [x0, #40]
  404920:	ldp	x29, x30, [sp], #32
  404924:	ret
  404928:	stp	x29, x30, [sp, #-32]!
  40492c:	mov	x29, sp
  404930:	str	w0, [sp, #28]
  404934:	str	x1, [sp, #16]
  404938:	ldr	w0, [sp, #28]
  40493c:	cmp	w0, #0x18
  404940:	b.ls	404964 <ferror@plt+0xb84>  // b.plast
  404944:	adrp	x0, 40e000 <ferror@plt+0xa220>
  404948:	add	x3, x0, #0xc20
  40494c:	mov	w2, #0xd3                  	// #211
  404950:	adrp	x0, 40d000 <ferror@plt+0x9220>
  404954:	add	x1, x0, #0x858
  404958:	adrp	x0, 40d000 <ferror@plt+0x9220>
  40495c:	add	x0, x0, #0x8c8
  404960:	bl	403d00 <__assert_fail@plt>
  404964:	adrp	x0, 422000 <ferror@plt+0x1e220>
  404968:	add	x2, x0, #0x508
  40496c:	ldrsw	x1, [sp, #28]
  404970:	mov	x0, x1
  404974:	lsl	x0, x0, #1
  404978:	add	x0, x0, x1
  40497c:	lsl	x0, x0, #4
  404980:	add	x0, x2, x0
  404984:	ldr	x1, [sp, #16]
  404988:	str	x1, [x0, #32]
  40498c:	nop
  404990:	ldp	x29, x30, [sp], #32
  404994:	ret
  404998:	stp	x29, x30, [sp, #-32]!
  40499c:	mov	x29, sp
  4049a0:	str	w0, [sp, #28]
  4049a4:	str	x1, [sp, #16]
  4049a8:	ldr	w0, [sp, #28]
  4049ac:	cmp	w0, #0x18
  4049b0:	b.ls	4049d4 <ferror@plt+0xbf4>  // b.plast
  4049b4:	adrp	x0, 40e000 <ferror@plt+0xa220>
  4049b8:	add	x3, x0, #0xc30
  4049bc:	mov	w2, #0xd9                  	// #217
  4049c0:	adrp	x0, 40d000 <ferror@plt+0x9220>
  4049c4:	add	x1, x0, #0x858
  4049c8:	adrp	x0, 40d000 <ferror@plt+0x9220>
  4049cc:	add	x0, x0, #0x8c8
  4049d0:	bl	403d00 <__assert_fail@plt>
  4049d4:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4049d8:	add	x2, x0, #0x508
  4049dc:	ldrsw	x1, [sp, #28]
  4049e0:	mov	x0, x1
  4049e4:	lsl	x0, x0, #1
  4049e8:	add	x0, x0, x1
  4049ec:	lsl	x0, x0, #4
  4049f0:	add	x0, x2, x0
  4049f4:	ldr	x1, [sp, #16]
  4049f8:	str	x1, [x0, #40]
  4049fc:	nop
  404a00:	ldp	x29, x30, [sp], #32
  404a04:	ret
  404a08:	stp	x29, x30, [sp, #-48]!
  404a0c:	mov	x29, sp
  404a10:	str	x0, [sp, #24]
  404a14:	add	x1, sp, #0x20
  404a18:	add	x0, sp, #0x24
  404a1c:	mov	x3, x1
  404a20:	mov	x2, x0
  404a24:	adrp	x0, 40d000 <ferror@plt+0x9220>
  404a28:	add	x1, x0, #0x8e8
  404a2c:	ldr	x0, [sp, #24]
  404a30:	bl	403c50 <__isoc99_sscanf@plt>
  404a34:	cmp	w0, #0x2
  404a38:	b.ne	404aa4 <ferror@plt+0xcc4>  // b.any
  404a3c:	mov	x0, #0x8                   	// #8
  404a40:	bl	40411c <ferror@plt+0x33c>
  404a44:	str	x0, [sp, #40]
  404a48:	ldr	w0, [sp, #36]
  404a4c:	mov	w2, w0
  404a50:	ldr	w0, [sp, #32]
  404a54:	mov	w1, w0
  404a58:	mov	w0, w2
  404a5c:	bl	403600 <gnu_dev_makedev@plt>
  404a60:	mov	x1, x0
  404a64:	ldr	x0, [sp, #40]
  404a68:	str	x1, [x0]
  404a6c:	ldr	x1, [sp, #24]
  404a70:	mov	w0, #0xa                   	// #10
  404a74:	bl	404928 <ferror@plt+0xb48>
  404a78:	ldr	x1, [sp, #40]
  404a7c:	mov	w0, #0xa                   	// #10
  404a80:	bl	404998 <ferror@plt+0xbb8>
  404a84:	adrp	x0, 422000 <ferror@plt+0x1e220>
  404a88:	add	x0, x0, #0xa00
  404a8c:	ldr	w0, [x0]
  404a90:	orr	w1, w0, #0x40
  404a94:	adrp	x0, 422000 <ferror@plt+0x1e220>
  404a98:	add	x0, x0, #0xa00
  404a9c:	str	w1, [x0]
  404aa0:	b	404ab0 <ferror@plt+0xcd0>
  404aa4:	ldr	x1, [sp, #24]
  404aa8:	mov	w0, #0x0                   	// #0
  404aac:	bl	404928 <ferror@plt+0xb48>
  404ab0:	nop
  404ab4:	ldp	x29, x30, [sp], #48
  404ab8:	ret
  404abc:	stp	x29, x30, [sp, #-64]!
  404ac0:	mov	x29, sp
  404ac4:	str	x0, [sp, #24]
  404ac8:	str	xzr, [sp, #56]
  404acc:	str	xzr, [sp, #48]
  404ad0:	str	xzr, [sp, #40]
  404ad4:	adrp	x0, 422000 <ferror@plt+0x1e220>
  404ad8:	add	x0, x0, #0xa00
  404adc:	ldr	w0, [x0]
  404ae0:	and	w0, w0, #0x4000
  404ae4:	cmp	w0, #0x0
  404ae8:	b.eq	404afc <ferror@plt+0xd1c>  // b.none
  404aec:	mov	w0, #0x1                   	// #1
  404af0:	bl	404860 <ferror@plt+0xa80>
  404af4:	str	x0, [sp, #48]
  404af8:	b	404b38 <ferror@plt+0xd58>
  404afc:	mov	w0, #0x1                   	// #1
  404b00:	bl	404860 <ferror@plt+0xa80>
  404b04:	mov	x2, x0
  404b08:	adrp	x0, 422000 <ferror@plt+0x1e220>
  404b0c:	add	x0, x0, #0xa08
  404b10:	ldr	x0, [x0]
  404b14:	mov	x1, x0
  404b18:	mov	x0, x2
  404b1c:	bl	4039d0 <mnt_resolve_path@plt>
  404b20:	str	x0, [sp, #56]
  404b24:	ldr	x0, [sp, #56]
  404b28:	str	x0, [sp, #48]
  404b2c:	ldr	x0, [sp, #56]
  404b30:	cmp	x0, #0x0
  404b34:	b.eq	404bb8 <ferror@plt+0xdd8>  // b.none
  404b38:	mov	w2, #0x1                   	// #1
  404b3c:	ldr	x1, [sp, #48]
  404b40:	ldr	x0, [sp, #24]
  404b44:	bl	403c30 <mnt_table_find_mountpoint@plt>
  404b48:	str	x0, [sp, #32]
  404b4c:	ldr	x0, [sp, #32]
  404b50:	cmp	x0, #0x0
  404b54:	b.eq	404b64 <ferror@plt+0xd84>  // b.none
  404b58:	ldr	x0, [sp, #32]
  404b5c:	bl	4037b0 <mnt_fs_get_target@plt>
  404b60:	str	x0, [sp, #40]
  404b64:	ldr	x0, [sp, #40]
  404b68:	cmp	x0, #0x0
  404b6c:	b.eq	404b98 <ferror@plt+0xdb8>  // b.none
  404b70:	ldr	x1, [sp, #48]
  404b74:	ldr	x0, [sp, #40]
  404b78:	bl	403970 <strcmp@plt>
  404b7c:	cmp	w0, #0x0
  404b80:	b.eq	404b98 <ferror@plt+0xdb8>  // b.none
  404b84:	ldr	x0, [sp, #40]
  404b88:	bl	4041c4 <ferror@plt+0x3e4>
  404b8c:	mov	x1, x0
  404b90:	mov	w0, #0x1                   	// #1
  404b94:	bl	404928 <ferror@plt+0xb48>
  404b98:	adrp	x0, 422000 <ferror@plt+0x1e220>
  404b9c:	add	x0, x0, #0xa08
  404ba0:	ldr	x0, [x0]
  404ba4:	cmp	x0, #0x0
  404ba8:	b.ne	404bbc <ferror@plt+0xddc>  // b.any
  404bac:	ldr	x0, [sp, #56]
  404bb0:	bl	403a50 <free@plt>
  404bb4:	b	404bbc <ferror@plt+0xddc>
  404bb8:	nop
  404bbc:	ldp	x29, x30, [sp], #64
  404bc0:	ret
  404bc4:	stp	x29, x30, [sp, #-32]!
  404bc8:	mov	x29, sp
  404bcc:	str	w0, [sp, #28]
  404bd0:	ldr	w0, [sp, #28]
  404bd4:	cmp	w0, #0x18
  404bd8:	b.ls	404bfc <ferror@plt+0xe1c>  // b.plast
  404bdc:	adrp	x0, 40e000 <ferror@plt+0xa220>
  404be0:	add	x3, x0, #0xc48
  404be4:	mov	w2, #0x115                 	// #277
  404be8:	adrp	x0, 40d000 <ferror@plt+0x9220>
  404bec:	add	x1, x0, #0x858
  404bf0:	adrp	x0, 40d000 <ferror@plt+0x9220>
  404bf4:	add	x0, x0, #0x8c8
  404bf8:	bl	403d00 <__assert_fail@plt>
  404bfc:	ldr	w0, [sp, #28]
  404c00:	sub	w0, w0, #0xb
  404c04:	cmp	w0, #0x2
  404c08:	b.hi	404c14 <ferror@plt+0xe34>  // b.pmore
  404c0c:	mov	w0, #0x1                   	// #1
  404c10:	b	404c1c <ferror@plt+0xe3c>
  404c14:	nop
  404c18:	mov	w0, #0x0                   	// #0
  404c1c:	ldp	x29, x30, [sp], #32
  404c20:	ret
  404c24:	stp	x29, x30, [sp, #-16]!
  404c28:	mov	x29, sp
  404c2c:	adrp	x0, 422000 <ferror@plt+0x1e220>
  404c30:	add	x0, x0, #0xa00
  404c34:	ldr	w0, [x0]
  404c38:	and	w0, w0, #0x400
  404c3c:	cmp	w0, #0x0
  404c40:	b.ne	404c74 <ferror@plt+0xe94>  // b.any
  404c44:	adrp	x0, 422000 <ferror@plt+0x1e220>
  404c48:	add	x0, x0, #0xa00
  404c4c:	ldr	w0, [x0]
  404c50:	and	w0, w0, #0x40000
  404c54:	cmp	w0, #0x0
  404c58:	b.ne	404c74 <ferror@plt+0xe94>  // b.any
  404c5c:	adrp	x0, 422000 <ferror@plt+0x1e220>
  404c60:	add	x0, x0, #0xa00
  404c64:	ldr	w0, [x0]
  404c68:	and	w0, w0, #0x20000
  404c6c:	cmp	w0, #0x0
  404c70:	b.eq	404c94 <ferror@plt+0xeb4>  // b.none
  404c74:	adrp	x0, 422000 <ferror@plt+0x1e220>
  404c78:	add	x0, x0, #0xa00
  404c7c:	ldr	w0, [x0]
  404c80:	and	w0, w0, #0x800
  404c84:	cmp	w0, #0x0
  404c88:	b.ne	404c94 <ferror@plt+0xeb4>  // b.any
  404c8c:	mov	w0, #0x0                   	// #0
  404c90:	b	404cf0 <ferror@plt+0xf10>
  404c94:	mov	w0, #0x0                   	// #0
  404c98:	bl	404860 <ferror@plt+0xa80>
  404c9c:	cmp	x0, #0x0
  404ca0:	b.ne	404cec <ferror@plt+0xf0c>  // b.any
  404ca4:	mov	w0, #0x1                   	// #1
  404ca8:	bl	404860 <ferror@plt+0xa80>
  404cac:	cmp	x0, #0x0
  404cb0:	b.ne	404cec <ferror@plt+0xf0c>  // b.any
  404cb4:	mov	w0, #0x2                   	// #2
  404cb8:	bl	404860 <ferror@plt+0xa80>
  404cbc:	cmp	x0, #0x0
  404cc0:	b.ne	404cec <ferror@plt+0xf0c>  // b.any
  404cc4:	mov	w0, #0x3                   	// #3
  404cc8:	bl	404860 <ferror@plt+0xa80>
  404ccc:	cmp	x0, #0x0
  404cd0:	b.ne	404cec <ferror@plt+0xf0c>  // b.any
  404cd4:	mov	w0, #0xa                   	// #10
  404cd8:	bl	404860 <ferror@plt+0xa80>
  404cdc:	cmp	x0, #0x0
  404ce0:	b.ne	404cec <ferror@plt+0xf0c>  // b.any
  404ce4:	mov	w0, #0x1                   	// #1
  404ce8:	b	404cf0 <ferror@plt+0xf10>
  404cec:	mov	w0, #0x0                   	// #0
  404cf0:	ldp	x29, x30, [sp], #16
  404cf4:	ret
  404cf8:	sub	sp, sp, #0x20
  404cfc:	str	w0, [sp, #12]
  404d00:	adrp	x0, 422000 <ferror@plt+0x1e220>
  404d04:	add	x0, x0, #0xaf0
  404d08:	ldr	w0, [x0]
  404d0c:	cmp	w0, #0x0
  404d10:	b.ne	404d1c <ferror@plt+0xf3c>  // b.any
  404d14:	mov	w0, #0x1                   	// #1
  404d18:	b	404d70 <ferror@plt+0xf90>
  404d1c:	str	wzr, [sp, #28]
  404d20:	b	404d54 <ferror@plt+0xf74>
  404d24:	adrp	x0, 422000 <ferror@plt+0x1e220>
  404d28:	add	x0, x0, #0xae0
  404d2c:	ldrsw	x1, [sp, #28]
  404d30:	ldr	w0, [x0, x1, lsl #2]
  404d34:	ldr	w1, [sp, #12]
  404d38:	cmp	w1, w0
  404d3c:	b.ne	404d48 <ferror@plt+0xf68>  // b.any
  404d40:	mov	w0, #0x1                   	// #1
  404d44:	b	404d70 <ferror@plt+0xf90>
  404d48:	ldr	w0, [sp, #28]
  404d4c:	add	w0, w0, #0x1
  404d50:	str	w0, [sp, #28]
  404d54:	adrp	x0, 422000 <ferror@plt+0x1e220>
  404d58:	add	x0, x0, #0xaf0
  404d5c:	ldr	w0, [x0]
  404d60:	ldr	w1, [sp, #28]
  404d64:	cmp	w1, w0
  404d68:	b.lt	404d24 <ferror@plt+0xf44>  // b.tstop
  404d6c:	mov	w0, #0x0                   	// #0
  404d70:	add	sp, sp, #0x20
  404d74:	ret
  404d78:	stp	x29, x30, [sp, #-48]!
  404d7c:	mov	x29, sp
  404d80:	str	x0, [sp, #24]
  404d84:	str	x1, [sp, #16]
  404d88:	mov	w0, #0xffffffff            	// #-1
  404d8c:	str	w0, [sp, #44]
  404d90:	ldr	x2, [sp, #16]
  404d94:	adrp	x0, 40d000 <ferror@plt+0x9220>
  404d98:	add	x1, x0, #0x8f0
  404d9c:	ldr	x0, [sp, #24]
  404da0:	bl	403ac0 <strncasecmp@plt>
  404da4:	cmp	w0, #0x0
  404da8:	b.ne	404dc4 <ferror@plt+0xfe4>  // b.any
  404dac:	ldr	x0, [sp, #16]
  404db0:	cmp	x0, #0x4
  404db4:	b.ne	404dc4 <ferror@plt+0xfe4>  // b.any
  404db8:	mov	w0, #0x3                   	// #3
  404dbc:	str	w0, [sp, #44]
  404dc0:	b	404e74 <ferror@plt+0x1094>
  404dc4:	ldr	x2, [sp, #16]
  404dc8:	adrp	x0, 40d000 <ferror@plt+0x9220>
  404dcc:	add	x1, x0, #0x8f8
  404dd0:	ldr	x0, [sp, #24]
  404dd4:	bl	403ac0 <strncasecmp@plt>
  404dd8:	cmp	w0, #0x0
  404ddc:	b.ne	404df8 <ferror@plt+0x1018>  // b.any
  404de0:	ldr	x0, [sp, #16]
  404de4:	cmp	x0, #0x5
  404de8:	b.ne	404df8 <ferror@plt+0x1018>  // b.any
  404dec:	mov	w0, #0x1                   	// #1
  404df0:	str	w0, [sp, #44]
  404df4:	b	404e74 <ferror@plt+0x1094>
  404df8:	ldr	x2, [sp, #16]
  404dfc:	adrp	x0, 40d000 <ferror@plt+0x9220>
  404e00:	add	x1, x0, #0x900
  404e04:	ldr	x0, [sp, #24]
  404e08:	bl	403ac0 <strncasecmp@plt>
  404e0c:	cmp	w0, #0x0
  404e10:	b.ne	404e2c <ferror@plt+0x104c>  // b.any
  404e14:	ldr	x0, [sp, #16]
  404e18:	cmp	x0, #0x6
  404e1c:	b.ne	404e2c <ferror@plt+0x104c>  // b.any
  404e20:	mov	w0, #0x2                   	// #2
  404e24:	str	w0, [sp, #44]
  404e28:	b	404e74 <ferror@plt+0x1094>
  404e2c:	ldr	x2, [sp, #16]
  404e30:	adrp	x0, 40d000 <ferror@plt+0x9220>
  404e34:	add	x1, x0, #0x908
  404e38:	ldr	x0, [sp, #24]
  404e3c:	bl	403ac0 <strncasecmp@plt>
  404e40:	cmp	w0, #0x0
  404e44:	b.ne	404e60 <ferror@plt+0x1080>  // b.any
  404e48:	ldr	x0, [sp, #16]
  404e4c:	cmp	x0, #0x7
  404e50:	b.ne	404e60 <ferror@plt+0x1080>  // b.any
  404e54:	mov	w0, #0x4                   	// #4
  404e58:	str	w0, [sp, #44]
  404e5c:	b	404e74 <ferror@plt+0x1094>
  404e60:	adrp	x0, 40d000 <ferror@plt+0x9220>
  404e64:	add	x0, x0, #0x910
  404e68:	bl	403d80 <gettext@plt>
  404e6c:	ldr	x1, [sp, #24]
  404e70:	bl	403be0 <warnx@plt>
  404e74:	ldr	w0, [sp, #44]
  404e78:	ldp	x29, x30, [sp], #48
  404e7c:	ret
  404e80:	stp	x29, x30, [sp, #-16]!
  404e84:	mov	x29, sp
  404e88:	mov	w0, #0x0                   	// #0
  404e8c:	bl	404860 <ferror@plt+0xa80>
  404e90:	cmp	x0, #0x0
  404e94:	b.ne	404ea0 <ferror@plt+0x10c0>  // b.any
  404e98:	mov	w0, #0x0                   	// #0
  404e9c:	b	404eec <ferror@plt+0x110c>
  404ea0:	mov	w0, #0x2                   	// #2
  404ea4:	bl	404860 <ferror@plt+0xa80>
  404ea8:	cmp	x0, #0x0
  404eac:	b.ne	404ec0 <ferror@plt+0x10e0>  // b.any
  404eb0:	mov	w0, #0x3                   	// #3
  404eb4:	bl	404860 <ferror@plt+0xa80>
  404eb8:	cmp	x0, #0x0
  404ebc:	b.eq	404ec8 <ferror@plt+0x10e8>  // b.none
  404ec0:	mov	w0, #0x0                   	// #0
  404ec4:	b	404eec <ferror@plt+0x110c>
  404ec8:	adrp	x0, 422000 <ferror@plt+0x1e220>
  404ecc:	add	x0, x0, #0xa00
  404ed0:	ldr	w0, [x0]
  404ed4:	and	w0, w0, #0x8
  404ed8:	cmp	w0, #0x0
  404edc:	b.ne	404ee8 <ferror@plt+0x1108>  // b.any
  404ee0:	mov	w0, #0x0                   	// #0
  404ee4:	b	404eec <ferror@plt+0x110c>
  404ee8:	mov	w0, #0x1                   	// #1
  404eec:	ldp	x29, x30, [sp], #16
  404ef0:	ret
  404ef4:	sub	sp, sp, #0x10
  404ef8:	str	xzr, [sp, #8]
  404efc:	b	404f58 <ferror@plt+0x1178>
  404f00:	adrp	x0, 422000 <ferror@plt+0x1e220>
  404f04:	add	x2, x0, #0x508
  404f08:	ldr	x1, [sp, #8]
  404f0c:	mov	x0, x1
  404f10:	lsl	x0, x0, #1
  404f14:	add	x0, x0, x1
  404f18:	lsl	x0, x0, #4
  404f1c:	add	x0, x2, x0
  404f20:	ldr	w0, [x0, #16]
  404f24:	and	w2, w0, #0xfffffffe
  404f28:	adrp	x0, 422000 <ferror@plt+0x1e220>
  404f2c:	add	x3, x0, #0x508
  404f30:	ldr	x1, [sp, #8]
  404f34:	mov	x0, x1
  404f38:	lsl	x0, x0, #1
  404f3c:	add	x0, x0, x1
  404f40:	lsl	x0, x0, #4
  404f44:	add	x0, x3, x0
  404f48:	str	w2, [x0, #16]
  404f4c:	ldr	x0, [sp, #8]
  404f50:	add	x0, x0, #0x1
  404f54:	str	x0, [sp, #8]
  404f58:	ldr	x0, [sp, #8]
  404f5c:	cmp	x0, #0x18
  404f60:	b.ls	404f00 <ferror@plt+0x1120>  // b.plast
  404f64:	nop
  404f68:	nop
  404f6c:	add	sp, sp, #0x10
  404f70:	ret
  404f74:	stp	x29, x30, [sp, #-48]!
  404f78:	mov	x29, sp
  404f7c:	str	x0, [sp, #24]
  404f80:	str	x1, [sp, #16]
  404f84:	str	xzr, [sp, #40]
  404f88:	b	404fdc <ferror@plt+0x11fc>
  404f8c:	ldr	x0, [sp, #40]
  404f90:	bl	404798 <ferror@plt+0x9b8>
  404f94:	str	x0, [sp, #32]
  404f98:	ldr	x2, [sp, #16]
  404f9c:	ldr	x1, [sp, #32]
  404fa0:	ldr	x0, [sp, #24]
  404fa4:	bl	403ac0 <strncasecmp@plt>
  404fa8:	cmp	w0, #0x0
  404fac:	b.ne	404fd0 <ferror@plt+0x11f0>  // b.any
  404fb0:	ldr	x1, [sp, #32]
  404fb4:	ldr	x0, [sp, #16]
  404fb8:	add	x0, x1, x0
  404fbc:	ldrsb	w0, [x0]
  404fc0:	cmp	w0, #0x0
  404fc4:	b.ne	404fd0 <ferror@plt+0x11f0>  // b.any
  404fc8:	ldr	x0, [sp, #40]
  404fcc:	b	405000 <ferror@plt+0x1220>
  404fd0:	ldr	x0, [sp, #40]
  404fd4:	add	x0, x0, #0x1
  404fd8:	str	x0, [sp, #40]
  404fdc:	ldr	x0, [sp, #40]
  404fe0:	cmp	x0, #0x18
  404fe4:	b.ls	404f8c <ferror@plt+0x11ac>  // b.plast
  404fe8:	adrp	x0, 40d000 <ferror@plt+0x9220>
  404fec:	add	x0, x0, #0x928
  404ff0:	bl	403d80 <gettext@plt>
  404ff4:	ldr	x1, [sp, #24]
  404ff8:	bl	403be0 <warnx@plt>
  404ffc:	mov	w0, #0xffffffff            	// #-1
  405000:	ldp	x29, x30, [sp], #48
  405004:	ret
  405008:	stp	x29, x30, [sp, #-64]!
  40500c:	mov	x29, sp
  405010:	str	x0, [sp, #24]
  405014:	str	w1, [sp, #20]
  405018:	str	xzr, [sp, #56]
  40501c:	str	xzr, [sp, #48]
  405020:	adrp	x0, 422000 <ferror@plt+0x1e220>
  405024:	add	x0, x0, #0xaf8
  405028:	ldr	x0, [x0]
  40502c:	cmp	x0, #0x0
  405030:	b.ne	405048 <ferror@plt+0x1268>  // b.any
  405034:	bl	403720 <udev_new@plt>
  405038:	mov	x1, x0
  40503c:	adrp	x0, 422000 <ferror@plt+0x1e220>
  405040:	add	x0, x0, #0xaf8
  405044:	str	x1, [x0]
  405048:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40504c:	add	x0, x0, #0xaf8
  405050:	ldr	x0, [x0]
  405054:	cmp	x0, #0x0
  405058:	b.ne	405064 <ferror@plt+0x1284>  // b.any
  40505c:	mov	x0, #0x0                   	// #0
  405060:	b	4051cc <ferror@plt+0x13ec>
  405064:	mov	x1, #0x0                   	// #0
  405068:	ldr	x0, [sp, #24]
  40506c:	bl	403c40 <realpath@plt>
  405070:	str	x0, [sp, #40]
  405074:	ldr	x0, [sp, #40]
  405078:	cmp	x0, #0x0
  40507c:	b.eq	405088 <ferror@plt+0x12a8>  // b.none
  405080:	ldr	x0, [sp, #40]
  405084:	str	x0, [sp, #24]
  405088:	mov	x2, #0x5                   	// #5
  40508c:	adrp	x0, 40d000 <ferror@plt+0x9220>
  405090:	add	x1, x0, #0x940
  405094:	ldr	x0, [sp, #24]
  405098:	bl	4036e0 <strncmp@plt>
  40509c:	cmp	w0, #0x0
  4050a0:	b.ne	4050b0 <ferror@plt+0x12d0>  // b.any
  4050a4:	ldr	x0, [sp, #24]
  4050a8:	add	x0, x0, #0x5
  4050ac:	str	x0, [sp, #24]
  4050b0:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4050b4:	add	x0, x0, #0xaf8
  4050b8:	ldr	x3, [x0]
  4050bc:	ldr	x2, [sp, #24]
  4050c0:	adrp	x0, 40d000 <ferror@plt+0x9220>
  4050c4:	add	x1, x0, #0x948
  4050c8:	mov	x0, x3
  4050cc:	bl	403b70 <udev_device_new_from_subsystem_sysname@plt>
  4050d0:	str	x0, [sp, #32]
  4050d4:	ldr	x0, [sp, #40]
  4050d8:	bl	403a50 <free@plt>
  4050dc:	ldr	x0, [sp, #32]
  4050e0:	cmp	x0, #0x0
  4050e4:	b.ne	4050f0 <ferror@plt+0x1310>  // b.any
  4050e8:	mov	x0, #0x0                   	// #0
  4050ec:	b	4051cc <ferror@plt+0x13ec>
  4050f0:	ldr	w0, [sp, #20]
  4050f4:	cmp	w0, #0x9
  4050f8:	b.eq	40516c <ferror@plt+0x138c>  // b.none
  4050fc:	ldr	w0, [sp, #20]
  405100:	cmp	w0, #0x9
  405104:	b.gt	40519c <ferror@plt+0x13bc>
  405108:	ldr	w0, [sp, #20]
  40510c:	cmp	w0, #0x8
  405110:	b.eq	405184 <ferror@plt+0x13a4>  // b.none
  405114:	ldr	w0, [sp, #20]
  405118:	cmp	w0, #0x8
  40511c:	b.gt	40519c <ferror@plt+0x13bc>
  405120:	ldr	w0, [sp, #20]
  405124:	cmp	w0, #0x6
  405128:	b.eq	40513c <ferror@plt+0x135c>  // b.none
  40512c:	ldr	w0, [sp, #20]
  405130:	cmp	w0, #0x7
  405134:	b.eq	405154 <ferror@plt+0x1374>  // b.none
  405138:	b	40519c <ferror@plt+0x13bc>
  40513c:	adrp	x0, 40d000 <ferror@plt+0x9220>
  405140:	add	x1, x0, #0x950
  405144:	ldr	x0, [sp, #32]
  405148:	bl	403c00 <udev_device_get_property_value@plt>
  40514c:	str	x0, [sp, #56]
  405150:	b	4051a0 <ferror@plt+0x13c0>
  405154:	adrp	x0, 40d000 <ferror@plt+0x9220>
  405158:	add	x1, x0, #0x960
  40515c:	ldr	x0, [sp, #32]
  405160:	bl	403c00 <udev_device_get_property_value@plt>
  405164:	str	x0, [sp, #56]
  405168:	b	4051a0 <ferror@plt+0x13c0>
  40516c:	adrp	x0, 40d000 <ferror@plt+0x9220>
  405170:	add	x1, x0, #0x970
  405174:	ldr	x0, [sp, #32]
  405178:	bl	403c00 <udev_device_get_property_value@plt>
  40517c:	str	x0, [sp, #56]
  405180:	b	4051a0 <ferror@plt+0x13c0>
  405184:	adrp	x0, 40d000 <ferror@plt+0x9220>
  405188:	add	x1, x0, #0x988
  40518c:	ldr	x0, [sp, #32]
  405190:	bl	403c00 <udev_device_get_property_value@plt>
  405194:	str	x0, [sp, #56]
  405198:	b	4051a0 <ferror@plt+0x13c0>
  40519c:	nop
  4051a0:	ldr	x0, [sp, #56]
  4051a4:	cmp	x0, #0x0
  4051a8:	b.eq	4051c0 <ferror@plt+0x13e0>  // b.none
  4051ac:	ldr	x0, [sp, #56]
  4051b0:	bl	4041c4 <ferror@plt+0x3e4>
  4051b4:	str	x0, [sp, #48]
  4051b8:	ldr	x0, [sp, #48]
  4051bc:	bl	404618 <ferror@plt+0x838>
  4051c0:	ldr	x0, [sp, #32]
  4051c4:	bl	403c80 <udev_device_unref@plt>
  4051c8:	ldr	x0, [sp, #48]
  4051cc:	ldp	x29, x30, [sp], #64
  4051d0:	ret
  4051d4:	stp	x29, x30, [sp, #-80]!
  4051d8:	mov	x29, sp
  4051dc:	str	x0, [sp, #40]
  4051e0:	str	x1, [sp, #32]
  4051e4:	str	w2, [sp, #28]
  4051e8:	str	xzr, [sp, #72]
  4051ec:	add	x1, sp, #0x30
  4051f0:	add	x0, sp, #0x38
  4051f4:	mov	x2, x1
  4051f8:	mov	x1, x0
  4051fc:	ldr	x0, [sp, #40]
  405200:	bl	4039c0 <mnt_fs_get_tag@plt>
  405204:	cmp	w0, #0x0
  405208:	b.ne	405230 <ferror@plt+0x1450>  // b.any
  40520c:	ldr	x0, [sp, #56]
  405210:	ldr	x1, [sp, #32]
  405214:	bl	403970 <strcmp@plt>
  405218:	cmp	w0, #0x0
  40521c:	b.ne	405230 <ferror@plt+0x1450>  // b.any
  405220:	ldr	x0, [sp, #48]
  405224:	bl	4041c4 <ferror@plt+0x3e4>
  405228:	str	x0, [sp, #72]
  40522c:	b	4052ec <ferror@plt+0x150c>
  405230:	ldr	x0, [sp, #40]
  405234:	bl	403430 <mnt_fs_get_source@plt>
  405238:	str	x0, [sp, #64]
  40523c:	ldr	x0, [sp, #64]
  405240:	cmp	x0, #0x0
  405244:	b.eq	40527c <ferror@plt+0x149c>  // b.none
  405248:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40524c:	add	x0, x0, #0xa00
  405250:	ldr	w0, [x0]
  405254:	and	w0, w0, #0x4000
  405258:	cmp	w0, #0x0
  40525c:	b.ne	40527c <ferror@plt+0x149c>  // b.any
  405260:	adrp	x0, 422000 <ferror@plt+0x1e220>
  405264:	add	x0, x0, #0xa08
  405268:	ldr	x0, [x0]
  40526c:	mov	x1, x0
  405270:	ldr	x0, [sp, #64]
  405274:	bl	4036d0 <mnt_resolve_spec@plt>
  405278:	str	x0, [sp, #64]
  40527c:	ldr	x0, [sp, #64]
  405280:	cmp	x0, #0x0
  405284:	b.eq	405298 <ferror@plt+0x14b8>  // b.none
  405288:	ldr	w1, [sp, #28]
  40528c:	ldr	x0, [sp, #64]
  405290:	bl	405008 <ferror@plt+0x1228>
  405294:	str	x0, [sp, #72]
  405298:	ldr	x0, [sp, #72]
  40529c:	cmp	x0, #0x0
  4052a0:	b.ne	4052ec <ferror@plt+0x150c>  // b.any
  4052a4:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4052a8:	add	x0, x0, #0xa08
  4052ac:	ldr	x0, [x0]
  4052b0:	ldr	x2, [sp, #32]
  4052b4:	ldr	x1, [sp, #64]
  4052b8:	bl	403670 <mnt_cache_find_tag_value@plt>
  4052bc:	str	x0, [sp, #72]
  4052c0:	ldr	x0, [sp, #72]
  4052c4:	cmp	x0, #0x0
  4052c8:	b.eq	4052ec <ferror@plt+0x150c>  // b.none
  4052cc:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4052d0:	add	x0, x0, #0xa08
  4052d4:	ldr	x0, [x0]
  4052d8:	cmp	x0, #0x0
  4052dc:	b.eq	4052ec <ferror@plt+0x150c>  // b.none
  4052e0:	ldr	x0, [sp, #72]
  4052e4:	bl	4041c4 <ferror@plt+0x3e4>
  4052e8:	str	x0, [sp, #72]
  4052ec:	ldr	x0, [sp, #72]
  4052f0:	ldp	x29, x30, [sp], #80
  4052f4:	ret
  4052f8:	stp	x29, x30, [sp, #-160]!
  4052fc:	mov	x29, sp
  405300:	str	x0, [sp, #24]
  405304:	str	w1, [sp, #20]
  405308:	str	xzr, [sp, #152]
  40530c:	ldr	x0, [sp, #24]
  405310:	bl	4037b0 <mnt_fs_get_target@plt>
  405314:	mov	x2, x0
  405318:	add	x0, sp, #0x28
  40531c:	mov	x1, x0
  405320:	mov	x0, x2
  405324:	bl	4038f0 <statvfs@plt>
  405328:	cmp	w0, #0x0
  40532c:	b.eq	405338 <ferror@plt+0x1558>  // b.none
  405330:	mov	x0, #0x0                   	// #0
  405334:	b	405494 <ferror@plt+0x16b4>
  405338:	ldr	w0, [sp, #20]
  40533c:	cmp	w0, #0x11
  405340:	b.eq	4053c8 <ferror@plt+0x15e8>  // b.none
  405344:	ldr	w0, [sp, #20]
  405348:	cmp	w0, #0x11
  40534c:	b.gt	40542c <ferror@plt+0x164c>
  405350:	ldr	w0, [sp, #20]
  405354:	cmp	w0, #0x10
  405358:	b.eq	4053ac <ferror@plt+0x15cc>  // b.none
  40535c:	ldr	w0, [sp, #20]
  405360:	cmp	w0, #0x10
  405364:	b.gt	40542c <ferror@plt+0x164c>
  405368:	ldr	w0, [sp, #20]
  40536c:	cmp	w0, #0xe
  405370:	b.eq	405384 <ferror@plt+0x15a4>  // b.none
  405374:	ldr	w0, [sp, #20]
  405378:	cmp	w0, #0xf
  40537c:	b.eq	405398 <ferror@plt+0x15b8>  // b.none
  405380:	b	40542c <ferror@plt+0x164c>
  405384:	ldr	x1, [sp, #48]
  405388:	ldr	x0, [sp, #56]
  40538c:	mul	x0, x1, x0
  405390:	str	x0, [sp, #152]
  405394:	b	40542c <ferror@plt+0x164c>
  405398:	ldr	x1, [sp, #48]
  40539c:	ldr	x0, [sp, #72]
  4053a0:	mul	x0, x1, x0
  4053a4:	str	x0, [sp, #152]
  4053a8:	b	40542c <ferror@plt+0x164c>
  4053ac:	ldr	x1, [sp, #48]
  4053b0:	ldr	x2, [sp, #56]
  4053b4:	ldr	x0, [sp, #64]
  4053b8:	sub	x0, x2, x0
  4053bc:	mul	x0, x1, x0
  4053c0:	str	x0, [sp, #152]
  4053c4:	b	40542c <ferror@plt+0x164c>
  4053c8:	ldr	x0, [sp, #56]
  4053cc:	cmp	x0, #0x0
  4053d0:	b.ne	4053e4 <ferror@plt+0x1604>  // b.any
  4053d4:	adrp	x0, 40d000 <ferror@plt+0x9220>
  4053d8:	add	x0, x0, #0x9a0
  4053dc:	bl	4041c4 <ferror@plt+0x3e4>
  4053e0:	b	405494 <ferror@plt+0x16b4>
  4053e4:	ldr	x1, [sp, #56]
  4053e8:	ldr	x0, [sp, #64]
  4053ec:	sub	x0, x1, x0
  4053f0:	fmov	d0, x0
  4053f4:	ucvtf	d1, d0
  4053f8:	ldr	d0, [sp, #56]
  4053fc:	ucvtf	d0, d0
  405400:	fdiv	d0, d1, d0
  405404:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  405408:	fmov	d1, x0
  40540c:	fmul	d0, d0, d1
  405410:	add	x2, sp, #0x20
  405414:	adrp	x0, 40d000 <ferror@plt+0x9220>
  405418:	add	x1, x0, #0x9a8
  40541c:	mov	x0, x2
  405420:	bl	404230 <ferror@plt+0x450>
  405424:	ldr	x0, [sp, #32]
  405428:	b	405494 <ferror@plt+0x16b4>
  40542c:	ldr	x0, [sp, #152]
  405430:	cmp	x0, #0x0
  405434:	b.ne	40544c <ferror@plt+0x166c>  // b.any
  405438:	adrp	x0, 40d000 <ferror@plt+0x9220>
  40543c:	add	x0, x0, #0x9b0
  405440:	bl	4041c4 <ferror@plt+0x3e4>
  405444:	str	x0, [sp, #32]
  405448:	b	405490 <ferror@plt+0x16b0>
  40544c:	adrp	x0, 422000 <ferror@plt+0x1e220>
  405450:	add	x0, x0, #0xa00
  405454:	ldr	w0, [x0]
  405458:	and	w0, w0, #0x2000
  40545c:	cmp	w0, #0x0
  405460:	b.eq	405480 <ferror@plt+0x16a0>  // b.none
  405464:	add	x3, sp, #0x20
  405468:	ldr	x2, [sp, #152]
  40546c:	adrp	x0, 40d000 <ferror@plt+0x9220>
  405470:	add	x1, x0, #0x9b8
  405474:	mov	x0, x3
  405478:	bl	404230 <ferror@plt+0x450>
  40547c:	b	405490 <ferror@plt+0x16b0>
  405480:	ldr	x1, [sp, #152]
  405484:	mov	w0, #0x0                   	// #0
  405488:	bl	40bf94 <ferror@plt+0x81b4>
  40548c:	str	x0, [sp, #32]
  405490:	ldr	x0, [sp, #32]
  405494:	ldp	x29, x30, [sp], #160
  405498:	ret
  40549c:	stp	x29, x30, [sp, #-112]!
  4054a0:	mov	x29, sp
  4054a4:	str	x19, [sp, #16]
  4054a8:	str	x0, [sp, #40]
  4054ac:	str	w1, [sp, #36]
  4054b0:	str	xzr, [sp, #56]
  4054b4:	ldr	w0, [sp, #36]
  4054b8:	bl	40469c <ferror@plt+0x8bc>
  4054bc:	str	w0, [sp, #84]
  4054c0:	ldr	w0, [sp, #84]
  4054c4:	cmp	w0, #0x18
  4054c8:	b.hi	4059c8 <ferror@plt+0x1be8>  // b.pmore
  4054cc:	adrp	x1, 40d000 <ferror@plt+0x9220>
  4054d0:	add	x1, x1, #0xa20
  4054d4:	ldr	w0, [x1, w0, uxtw #2]
  4054d8:	adr	x1, 4054e4 <ferror@plt+0x1704>
  4054dc:	add	x0, x1, w0, sxtw #2
  4054e0:	br	x0
  4054e4:	ldr	x0, [sp, #40]
  4054e8:	bl	4037d0 <mnt_fs_get_root@plt>
  4054ec:	str	x0, [sp, #64]
  4054f0:	ldr	x0, [sp, #40]
  4054f4:	bl	4038c0 <mnt_fs_get_srcpath@plt>
  4054f8:	str	x0, [sp, #104]
  4054fc:	str	xzr, [sp, #96]
  405500:	ldr	x0, [sp, #104]
  405504:	cmp	x0, #0x0
  405508:	b.eq	405548 <ferror@plt+0x1768>  // b.none
  40550c:	adrp	x0, 422000 <ferror@plt+0x1e220>
  405510:	add	x0, x0, #0xa00
  405514:	ldr	w0, [x0]
  405518:	and	w0, w0, #0x4
  40551c:	cmp	w0, #0x0
  405520:	b.eq	405548 <ferror@plt+0x1768>  // b.none
  405524:	adrp	x0, 422000 <ferror@plt+0x1e220>
  405528:	add	x0, x0, #0xa08
  40552c:	ldr	x0, [x0]
  405530:	mov	x1, x0
  405534:	ldr	x0, [sp, #104]
  405538:	bl	4039d0 <mnt_resolve_path@plt>
  40553c:	str	x0, [sp, #96]
  405540:	ldr	x0, [sp, #96]
  405544:	str	x0, [sp, #104]
  405548:	ldr	x0, [sp, #104]
  40554c:	cmp	x0, #0x0
  405550:	b.ne	4055a8 <ferror@plt+0x17c8>  // b.any
  405554:	ldr	x0, [sp, #40]
  405558:	bl	403430 <mnt_fs_get_source@plt>
  40555c:	str	x0, [sp, #104]
  405560:	ldr	x0, [sp, #104]
  405564:	cmp	x0, #0x0
  405568:	b.eq	4055a8 <ferror@plt+0x17c8>  // b.none
  40556c:	adrp	x0, 422000 <ferror@plt+0x1e220>
  405570:	add	x0, x0, #0xa00
  405574:	ldr	w0, [x0]
  405578:	and	w0, w0, #0x2
  40557c:	cmp	w0, #0x0
  405580:	b.eq	4055a8 <ferror@plt+0x17c8>  // b.none
  405584:	adrp	x0, 422000 <ferror@plt+0x1e220>
  405588:	add	x0, x0, #0xa08
  40558c:	ldr	x0, [x0]
  405590:	mov	x1, x0
  405594:	ldr	x0, [sp, #104]
  405598:	bl	4036d0 <mnt_resolve_spec@plt>
  40559c:	str	x0, [sp, #96]
  4055a0:	ldr	x0, [sp, #96]
  4055a4:	str	x0, [sp, #104]
  4055a8:	ldr	x0, [sp, #64]
  4055ac:	cmp	x0, #0x0
  4055b0:	b.eq	405610 <ferror@plt+0x1830>  // b.none
  4055b4:	ldr	x0, [sp, #104]
  4055b8:	cmp	x0, #0x0
  4055bc:	b.eq	405610 <ferror@plt+0x1830>  // b.none
  4055c0:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4055c4:	add	x0, x0, #0xa00
  4055c8:	ldr	w0, [x0]
  4055cc:	and	w0, w0, #0x80
  4055d0:	cmp	w0, #0x0
  4055d4:	b.ne	405610 <ferror@plt+0x1830>  // b.any
  4055d8:	adrp	x0, 40d000 <ferror@plt+0x9220>
  4055dc:	add	x1, x0, #0x9c0
  4055e0:	ldr	x0, [sp, #64]
  4055e4:	bl	403970 <strcmp@plt>
  4055e8:	cmp	w0, #0x0
  4055ec:	b.eq	405610 <ferror@plt+0x1830>  // b.none
  4055f0:	add	x4, sp, #0x38
  4055f4:	ldr	x3, [sp, #64]
  4055f8:	ldr	x2, [sp, #104]
  4055fc:	adrp	x0, 40d000 <ferror@plt+0x9220>
  405600:	add	x1, x0, #0x9c8
  405604:	mov	x0, x4
  405608:	bl	404230 <ferror@plt+0x450>
  40560c:	b	405628 <ferror@plt+0x1848>
  405610:	ldr	x0, [sp, #104]
  405614:	cmp	x0, #0x0
  405618:	b.eq	405628 <ferror@plt+0x1848>  // b.none
  40561c:	ldr	x0, [sp, #104]
  405620:	bl	4041c4 <ferror@plt+0x3e4>
  405624:	str	x0, [sp, #56]
  405628:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40562c:	add	x0, x0, #0xa08
  405630:	ldr	x0, [x0]
  405634:	cmp	x0, #0x0
  405638:	b.ne	4059d0 <ferror@plt+0x1bf0>  // b.any
  40563c:	ldr	x0, [sp, #96]
  405640:	bl	403a50 <free@plt>
  405644:	b	4059d0 <ferror@plt+0x1bf0>
  405648:	ldr	x0, [sp, #40]
  40564c:	bl	4037b0 <mnt_fs_get_target@plt>
  405650:	bl	4041c4 <ferror@plt+0x3e4>
  405654:	str	x0, [sp, #56]
  405658:	b	405a0c <ferror@plt+0x1c2c>
  40565c:	ldr	x0, [sp, #40]
  405660:	bl	4034d0 <mnt_fs_get_fstype@plt>
  405664:	bl	4041c4 <ferror@plt+0x3e4>
  405668:	str	x0, [sp, #56]
  40566c:	b	405a0c <ferror@plt+0x1c2c>
  405670:	ldr	x0, [sp, #40]
  405674:	bl	403cb0 <mnt_fs_get_options@plt>
  405678:	bl	4041c4 <ferror@plt+0x3e4>
  40567c:	str	x0, [sp, #56]
  405680:	b	405a0c <ferror@plt+0x1c2c>
  405684:	ldr	x0, [sp, #40]
  405688:	bl	403880 <mnt_fs_get_vfs_options@plt>
  40568c:	bl	4041c4 <ferror@plt+0x3e4>
  405690:	str	x0, [sp, #56]
  405694:	b	405a0c <ferror@plt+0x1c2c>
  405698:	ldr	x0, [sp, #40]
  40569c:	bl	403730 <mnt_fs_get_fs_options@plt>
  4056a0:	bl	4041c4 <ferror@plt+0x3e4>
  4056a4:	str	x0, [sp, #56]
  4056a8:	b	405a0c <ferror@plt+0x1c2c>
  4056ac:	ldr	x0, [sp, #40]
  4056b0:	bl	4037c0 <mnt_fs_get_optional_fields@plt>
  4056b4:	bl	4041c4 <ferror@plt+0x3e4>
  4056b8:	str	x0, [sp, #56]
  4056bc:	b	405a0c <ferror@plt+0x1c2c>
  4056c0:	ldr	w2, [sp, #84]
  4056c4:	adrp	x0, 40d000 <ferror@plt+0x9220>
  4056c8:	add	x1, x0, #0x590
  4056cc:	ldr	x0, [sp, #40]
  4056d0:	bl	4051d4 <ferror@plt+0x13f4>
  4056d4:	str	x0, [sp, #56]
  4056d8:	b	405a0c <ferror@plt+0x1c2c>
  4056dc:	ldr	w2, [sp, #84]
  4056e0:	adrp	x0, 40d000 <ferror@plt+0x9220>
  4056e4:	add	x1, x0, #0x5c8
  4056e8:	ldr	x0, [sp, #40]
  4056ec:	bl	4051d4 <ferror@plt+0x13f4>
  4056f0:	str	x0, [sp, #56]
  4056f4:	b	405a0c <ferror@plt+0x1c2c>
  4056f8:	ldr	w2, [sp, #84]
  4056fc:	adrp	x0, 40d000 <ferror@plt+0x9220>
  405700:	add	x1, x0, #0x570
  405704:	ldr	x0, [sp, #40]
  405708:	bl	4051d4 <ferror@plt+0x13f4>
  40570c:	str	x0, [sp, #56]
  405710:	b	405a0c <ferror@plt+0x1c2c>
  405714:	ldr	w2, [sp, #84]
  405718:	adrp	x0, 40d000 <ferror@plt+0x9220>
  40571c:	add	x1, x0, #0x5a8
  405720:	ldr	x0, [sp, #40]
  405724:	bl	4051d4 <ferror@plt+0x13f4>
  405728:	str	x0, [sp, #56]
  40572c:	b	405a0c <ferror@plt+0x1c2c>
  405730:	ldr	x0, [sp, #40]
  405734:	bl	403b60 <mnt_fs_get_devno@plt>
  405738:	str	x0, [sp, #72]
  40573c:	ldr	x0, [sp, #72]
  405740:	cmp	x0, #0x0
  405744:	b.eq	4059d8 <ferror@plt+0x1bf8>  // b.none
  405748:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40574c:	add	x0, x0, #0xa00
  405750:	ldr	w0, [x0]
  405754:	and	w0, w0, #0x200000
  405758:	cmp	w0, #0x0
  40575c:	b.ne	405790 <ferror@plt+0x19b0>  // b.any
  405760:	adrp	x0, 422000 <ferror@plt+0x1e220>
  405764:	add	x0, x0, #0xa00
  405768:	ldr	w0, [x0]
  40576c:	and	w0, w0, #0x800000
  405770:	cmp	w0, #0x0
  405774:	b.ne	405790 <ferror@plt+0x19b0>  // b.any
  405778:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40577c:	add	x0, x0, #0xa00
  405780:	ldr	w0, [x0]
  405784:	and	w0, w0, #0x2000000
  405788:	cmp	w0, #0x0
  40578c:	b.eq	4057c4 <ferror@plt+0x19e4>  // b.none
  405790:	ldr	x0, [sp, #72]
  405794:	bl	403920 <gnu_dev_major@plt>
  405798:	mov	w19, w0
  40579c:	ldr	x0, [sp, #72]
  4057a0:	bl	403ba0 <gnu_dev_minor@plt>
  4057a4:	add	x4, sp, #0x38
  4057a8:	mov	w3, w0
  4057ac:	mov	w2, w19
  4057b0:	adrp	x0, 40d000 <ferror@plt+0x9220>
  4057b4:	add	x1, x0, #0x9d0
  4057b8:	mov	x0, x4
  4057bc:	bl	404230 <ferror@plt+0x450>
  4057c0:	b	405a0c <ferror@plt+0x1c2c>
  4057c4:	ldr	x0, [sp, #72]
  4057c8:	bl	403920 <gnu_dev_major@plt>
  4057cc:	mov	w19, w0
  4057d0:	ldr	x0, [sp, #72]
  4057d4:	bl	403ba0 <gnu_dev_minor@plt>
  4057d8:	add	x4, sp, #0x38
  4057dc:	mov	w3, w0
  4057e0:	mov	w2, w19
  4057e4:	adrp	x0, 40d000 <ferror@plt+0x9220>
  4057e8:	add	x1, x0, #0x9d8
  4057ec:	mov	x0, x4
  4057f0:	bl	404230 <ferror@plt+0x450>
  4057f4:	b	405a0c <ferror@plt+0x1c2c>
  4057f8:	ldr	w1, [sp, #84]
  4057fc:	ldr	x0, [sp, #40]
  405800:	bl	4052f8 <ferror@plt+0x1518>
  405804:	str	x0, [sp, #56]
  405808:	b	405a0c <ferror@plt+0x1c2c>
  40580c:	ldr	x0, [sp, #40]
  405810:	bl	4037d0 <mnt_fs_get_root@plt>
  405814:	bl	4041c4 <ferror@plt+0x3e4>
  405818:	str	x0, [sp, #56]
  40581c:	b	405a0c <ferror@plt+0x1c2c>
  405820:	ldr	x0, [sp, #40]
  405824:	bl	403800 <mnt_fs_get_tid@plt>
  405828:	cmp	w0, #0x0
  40582c:	b.eq	4059e0 <ferror@plt+0x1c00>  // b.none
  405830:	ldr	x0, [sp, #40]
  405834:	bl	403800 <mnt_fs_get_tid@plt>
  405838:	add	x3, sp, #0x38
  40583c:	mov	w2, w0
  405840:	adrp	x0, 40d000 <ferror@plt+0x9220>
  405844:	add	x1, x0, #0x9e8
  405848:	mov	x0, x3
  40584c:	bl	404230 <ferror@plt+0x450>
  405850:	b	4059e0 <ferror@plt+0x1c00>
  405854:	ldr	x0, [sp, #40]
  405858:	bl	4034a0 <mnt_fs_get_id@plt>
  40585c:	cmp	w0, #0x0
  405860:	b.eq	4059e8 <ferror@plt+0x1c08>  // b.none
  405864:	ldr	x0, [sp, #40]
  405868:	bl	4034a0 <mnt_fs_get_id@plt>
  40586c:	add	x3, sp, #0x38
  405870:	mov	w2, w0
  405874:	adrp	x0, 40d000 <ferror@plt+0x9220>
  405878:	add	x1, x0, #0x9e8
  40587c:	mov	x0, x3
  405880:	bl	404230 <ferror@plt+0x450>
  405884:	b	4059e8 <ferror@plt+0x1c08>
  405888:	ldr	x0, [sp, #40]
  40588c:	bl	403ae0 <mnt_fs_is_kernel@plt>
  405890:	cmp	w0, #0x0
  405894:	b.eq	4059f0 <ferror@plt+0x1c10>  // b.none
  405898:	str	xzr, [sp, #48]
  40589c:	str	xzr, [sp, #88]
  4058a0:	add	x0, sp, #0x30
  4058a4:	mov	x1, x0
  4058a8:	ldr	x0, [sp, #40]
  4058ac:	bl	403bf0 <mnt_fs_get_propagation@plt>
  4058b0:	cmp	w0, #0x0
  4058b4:	b.ne	4059f8 <ferror@plt+0x1c18>  // b.any
  4058b8:	ldr	x0, [sp, #48]
  4058bc:	and	x0, x0, #0x100000
  4058c0:	cmp	x0, #0x0
  4058c4:	b.eq	4058d4 <ferror@plt+0x1af4>  // b.none
  4058c8:	adrp	x0, 40d000 <ferror@plt+0x9220>
  4058cc:	add	x0, x0, #0x9f0
  4058d0:	b	4058dc <ferror@plt+0x1afc>
  4058d4:	adrp	x0, 40d000 <ferror@plt+0x9220>
  4058d8:	add	x0, x0, #0x9f8
  4058dc:	bl	4041c4 <ferror@plt+0x3e4>
  4058e0:	str	x0, [sp, #88]
  4058e4:	ldr	x0, [sp, #48]
  4058e8:	and	x0, x0, #0x80000
  4058ec:	cmp	x0, #0x0
  4058f0:	b.eq	40591c <ferror@plt+0x1b3c>  // b.none
  4058f4:	add	x3, sp, #0x38
  4058f8:	ldr	x2, [sp, #88]
  4058fc:	adrp	x0, 40d000 <ferror@plt+0x9220>
  405900:	add	x1, x0, #0xa00
  405904:	mov	x0, x3
  405908:	bl	404230 <ferror@plt+0x450>
  40590c:	ldr	x0, [sp, #88]
  405910:	bl	403a50 <free@plt>
  405914:	ldr	x0, [sp, #56]
  405918:	str	x0, [sp, #88]
  40591c:	ldr	x0, [sp, #48]
  405920:	and	x0, x0, #0x20000
  405924:	cmp	x0, #0x0
  405928:	b.eq	405954 <ferror@plt+0x1b74>  // b.none
  40592c:	add	x3, sp, #0x38
  405930:	ldr	x2, [sp, #88]
  405934:	adrp	x0, 40d000 <ferror@plt+0x9220>
  405938:	add	x1, x0, #0xa10
  40593c:	mov	x0, x3
  405940:	bl	404230 <ferror@plt+0x450>
  405944:	ldr	x0, [sp, #88]
  405948:	bl	403a50 <free@plt>
  40594c:	ldr	x0, [sp, #56]
  405950:	str	x0, [sp, #88]
  405954:	ldr	x0, [sp, #88]
  405958:	str	x0, [sp, #56]
  40595c:	b	4059f0 <ferror@plt+0x1c10>
  405960:	ldr	x0, [sp, #40]
  405964:	bl	403ae0 <mnt_fs_is_kernel@plt>
  405968:	cmp	w0, #0x0
  40596c:	b.ne	405a00 <ferror@plt+0x1c20>  // b.any
  405970:	ldr	x0, [sp, #40]
  405974:	bl	403830 <mnt_fs_get_freq@plt>
  405978:	add	x3, sp, #0x38
  40597c:	mov	w2, w0
  405980:	adrp	x0, 40d000 <ferror@plt+0x9220>
  405984:	add	x1, x0, #0x9e8
  405988:	mov	x0, x3
  40598c:	bl	404230 <ferror@plt+0x450>
  405990:	b	405a00 <ferror@plt+0x1c20>
  405994:	ldr	x0, [sp, #40]
  405998:	bl	403ae0 <mnt_fs_is_kernel@plt>
  40599c:	cmp	w0, #0x0
  4059a0:	b.ne	405a08 <ferror@plt+0x1c28>  // b.any
  4059a4:	ldr	x0, [sp, #40]
  4059a8:	bl	403d50 <mnt_fs_get_passno@plt>
  4059ac:	add	x3, sp, #0x38
  4059b0:	mov	w2, w0
  4059b4:	adrp	x0, 40d000 <ferror@plt+0x9220>
  4059b8:	add	x1, x0, #0x9e8
  4059bc:	mov	x0, x3
  4059c0:	bl	404230 <ferror@plt+0x450>
  4059c4:	b	405a08 <ferror@plt+0x1c28>
  4059c8:	nop
  4059cc:	b	405a0c <ferror@plt+0x1c2c>
  4059d0:	nop
  4059d4:	b	405a0c <ferror@plt+0x1c2c>
  4059d8:	nop
  4059dc:	b	405a0c <ferror@plt+0x1c2c>
  4059e0:	nop
  4059e4:	b	405a0c <ferror@plt+0x1c2c>
  4059e8:	nop
  4059ec:	b	405a0c <ferror@plt+0x1c2c>
  4059f0:	nop
  4059f4:	b	405a0c <ferror@plt+0x1c2c>
  4059f8:	nop
  4059fc:	b	405a0c <ferror@plt+0x1c2c>
  405a00:	nop
  405a04:	b	405a0c <ferror@plt+0x1c2c>
  405a08:	nop
  405a0c:	ldr	x0, [sp, #56]
  405a10:	ldr	x19, [sp, #16]
  405a14:	ldp	x29, x30, [sp], #112
  405a18:	ret
  405a1c:	stp	x29, x30, [sp, #-64]!
  405a20:	mov	x29, sp
  405a24:	str	x0, [sp, #40]
  405a28:	str	x1, [sp, #32]
  405a2c:	str	w2, [sp, #28]
  405a30:	str	w3, [sp, #24]
  405a34:	str	xzr, [sp, #56]
  405a38:	ldr	w0, [sp, #24]
  405a3c:	bl	40469c <ferror@plt+0x8bc>
  405a40:	cmp	w0, #0xd
  405a44:	b.eq	405b24 <ferror@plt+0x1d44>  // b.none
  405a48:	cmp	w0, #0xd
  405a4c:	b.gt	405b94 <ferror@plt+0x1db4>
  405a50:	cmp	w0, #0xb
  405a54:	b.eq	405a64 <ferror@plt+0x1c84>  // b.none
  405a58:	cmp	w0, #0xc
  405a5c:	b.eq	405b5c <ferror@plt+0x1d7c>  // b.none
  405a60:	b	405b94 <ferror@plt+0x1db4>
  405a64:	ldr	w0, [sp, #28]
  405a68:	cmp	w0, #0x4
  405a6c:	b.eq	405ad8 <ferror@plt+0x1cf8>  // b.none
  405a70:	ldr	w0, [sp, #28]
  405a74:	cmp	w0, #0x4
  405a78:	b.gt	405b00 <ferror@plt+0x1d20>
  405a7c:	ldr	w0, [sp, #28]
  405a80:	cmp	w0, #0x3
  405a84:	b.eq	405aec <ferror@plt+0x1d0c>  // b.none
  405a88:	ldr	w0, [sp, #28]
  405a8c:	cmp	w0, #0x3
  405a90:	b.gt	405b00 <ferror@plt+0x1d20>
  405a94:	ldr	w0, [sp, #28]
  405a98:	cmp	w0, #0x1
  405a9c:	b.eq	405ab0 <ferror@plt+0x1cd0>  // b.none
  405aa0:	ldr	w0, [sp, #28]
  405aa4:	cmp	w0, #0x2
  405aa8:	b.eq	405ac4 <ferror@plt+0x1ce4>  // b.none
  405aac:	b	405b00 <ferror@plt+0x1d20>
  405ab0:	adrp	x0, 40d000 <ferror@plt+0x9220>
  405ab4:	add	x0, x0, #0x8f8
  405ab8:	bl	403d80 <gettext@plt>
  405abc:	str	x0, [sp, #56]
  405ac0:	b	405b14 <ferror@plt+0x1d34>
  405ac4:	adrp	x0, 40d000 <ferror@plt+0x9220>
  405ac8:	add	x0, x0, #0x900
  405acc:	bl	403d80 <gettext@plt>
  405ad0:	str	x0, [sp, #56]
  405ad4:	b	405b14 <ferror@plt+0x1d34>
  405ad8:	adrp	x0, 40d000 <ferror@plt+0x9220>
  405adc:	add	x0, x0, #0x908
  405ae0:	bl	403d80 <gettext@plt>
  405ae4:	str	x0, [sp, #56]
  405ae8:	b	405b14 <ferror@plt+0x1d34>
  405aec:	adrp	x0, 40d000 <ferror@plt+0x9220>
  405af0:	add	x0, x0, #0x8f0
  405af4:	bl	403d80 <gettext@plt>
  405af8:	str	x0, [sp, #56]
  405afc:	b	405b14 <ferror@plt+0x1d34>
  405b00:	adrp	x0, 40d000 <ferror@plt+0x9220>
  405b04:	add	x0, x0, #0xa88
  405b08:	bl	403d80 <gettext@plt>
  405b0c:	str	x0, [sp, #56]
  405b10:	nop
  405b14:	ldr	x0, [sp, #56]
  405b18:	bl	4041c4 <ferror@plt+0x3e4>
  405b1c:	str	x0, [sp, #56]
  405b20:	b	405bd4 <ferror@plt+0x1df4>
  405b24:	ldr	x0, [sp, #40]
  405b28:	cmp	x0, #0x0
  405b2c:	b.eq	405bc8 <ferror@plt+0x1de8>  // b.none
  405b30:	ldr	w0, [sp, #28]
  405b34:	cmp	w0, #0x4
  405b38:	b.eq	405b48 <ferror@plt+0x1d68>  // b.none
  405b3c:	ldr	w0, [sp, #28]
  405b40:	cmp	w0, #0x2
  405b44:	b.ne	405bc8 <ferror@plt+0x1de8>  // b.any
  405b48:	ldr	x0, [sp, #40]
  405b4c:	bl	403cb0 <mnt_fs_get_options@plt>
  405b50:	bl	4041c4 <ferror@plt+0x3e4>
  405b54:	str	x0, [sp, #56]
  405b58:	b	405bc8 <ferror@plt+0x1de8>
  405b5c:	ldr	x0, [sp, #40]
  405b60:	cmp	x0, #0x0
  405b64:	b.eq	405bd0 <ferror@plt+0x1df0>  // b.none
  405b68:	ldr	w0, [sp, #28]
  405b6c:	cmp	w0, #0x3
  405b70:	b.eq	405b80 <ferror@plt+0x1da0>  // b.none
  405b74:	ldr	w0, [sp, #28]
  405b78:	cmp	w0, #0x2
  405b7c:	b.ne	405bd0 <ferror@plt+0x1df0>  // b.any
  405b80:	ldr	x0, [sp, #40]
  405b84:	bl	4037b0 <mnt_fs_get_target@plt>
  405b88:	bl	4041c4 <ferror@plt+0x3e4>
  405b8c:	str	x0, [sp, #56]
  405b90:	b	405bd0 <ferror@plt+0x1df0>
  405b94:	ldr	x0, [sp, #32]
  405b98:	cmp	x0, #0x0
  405b9c:	b.eq	405bb4 <ferror@plt+0x1dd4>  // b.none
  405ba0:	ldr	w1, [sp, #24]
  405ba4:	ldr	x0, [sp, #32]
  405ba8:	bl	40549c <ferror@plt+0x16bc>
  405bac:	str	x0, [sp, #56]
  405bb0:	b	405bd4 <ferror@plt+0x1df4>
  405bb4:	ldr	w1, [sp, #24]
  405bb8:	ldr	x0, [sp, #40]
  405bbc:	bl	40549c <ferror@plt+0x16bc>
  405bc0:	str	x0, [sp, #56]
  405bc4:	b	405bd4 <ferror@plt+0x1df4>
  405bc8:	nop
  405bcc:	b	405bd4 <ferror@plt+0x1df4>
  405bd0:	nop
  405bd4:	ldr	x0, [sp, #56]
  405bd8:	ldp	x29, x30, [sp], #64
  405bdc:	ret
  405be0:	stp	x29, x30, [sp, #-64]!
  405be4:	mov	x29, sp
  405be8:	str	x0, [sp, #40]
  405bec:	str	x1, [sp, #32]
  405bf0:	str	x2, [sp, #24]
  405bf4:	ldr	x1, [sp, #24]
  405bf8:	ldr	x0, [sp, #40]
  405bfc:	bl	403850 <scols_table_new_line@plt>
  405c00:	str	x0, [sp, #48]
  405c04:	ldr	x0, [sp, #48]
  405c08:	cmp	x0, #0x0
  405c0c:	b.ne	405c28 <ferror@plt+0x1e48>  // b.any
  405c10:	adrp	x0, 40d000 <ferror@plt+0x9220>
  405c14:	add	x0, x0, #0xa90
  405c18:	bl	403d80 <gettext@plt>
  405c1c:	mov	x1, x0
  405c20:	mov	w0, #0x1                   	// #1
  405c24:	bl	403dc0 <err@plt>
  405c28:	str	xzr, [sp, #56]
  405c2c:	b	405c7c <ferror@plt+0x1e9c>
  405c30:	ldr	x0, [sp, #56]
  405c34:	mov	w1, w0
  405c38:	ldr	x0, [sp, #32]
  405c3c:	bl	40549c <ferror@plt+0x16bc>
  405c40:	mov	x2, x0
  405c44:	ldr	x1, [sp, #56]
  405c48:	ldr	x0, [sp, #48]
  405c4c:	bl	4034f0 <scols_line_refer_data@plt>
  405c50:	cmp	w0, #0x0
  405c54:	b.eq	405c70 <ferror@plt+0x1e90>  // b.none
  405c58:	adrp	x0, 40d000 <ferror@plt+0x9220>
  405c5c:	add	x0, x0, #0xab0
  405c60:	bl	403d80 <gettext@plt>
  405c64:	mov	x1, x0
  405c68:	mov	w0, #0x1                   	// #1
  405c6c:	bl	403dc0 <err@plt>
  405c70:	ldr	x0, [sp, #56]
  405c74:	add	x0, x0, #0x1
  405c78:	str	x0, [sp, #56]
  405c7c:	adrp	x0, 422000 <ferror@plt+0x1e220>
  405c80:	add	x0, x0, #0xad8
  405c84:	ldr	x0, [x0]
  405c88:	ldr	x1, [sp, #56]
  405c8c:	cmp	x1, x0
  405c90:	b.cc	405c30 <ferror@plt+0x1e50>  // b.lo, b.ul, b.last
  405c94:	ldr	x1, [sp, #32]
  405c98:	ldr	x0, [sp, #48]
  405c9c:	bl	403780 <scols_line_set_userdata@plt>
  405ca0:	ldr	x0, [sp, #48]
  405ca4:	ldp	x29, x30, [sp], #64
  405ca8:	ret
  405cac:	stp	x29, x30, [sp, #-64]!
  405cb0:	mov	x29, sp
  405cb4:	str	x0, [sp, #40]
  405cb8:	str	x1, [sp, #32]
  405cbc:	str	x2, [sp, #24]
  405cc0:	str	w3, [sp, #20]
  405cc4:	mov	x1, #0x0                   	// #0
  405cc8:	ldr	x0, [sp, #40]
  405ccc:	bl	403850 <scols_table_new_line@plt>
  405cd0:	str	x0, [sp, #48]
  405cd4:	ldr	x0, [sp, #48]
  405cd8:	cmp	x0, #0x0
  405cdc:	b.ne	405cf8 <ferror@plt+0x1f18>  // b.any
  405ce0:	adrp	x0, 40d000 <ferror@plt+0x9220>
  405ce4:	add	x0, x0, #0xa90
  405ce8:	bl	403d80 <gettext@plt>
  405cec:	mov	x1, x0
  405cf0:	mov	w0, #0x1                   	// #1
  405cf4:	bl	403dc0 <err@plt>
  405cf8:	str	xzr, [sp, #56]
  405cfc:	b	405d54 <ferror@plt+0x1f74>
  405d00:	ldr	x0, [sp, #56]
  405d04:	mov	w3, w0
  405d08:	ldr	w2, [sp, #20]
  405d0c:	ldr	x1, [sp, #32]
  405d10:	ldr	x0, [sp, #24]
  405d14:	bl	405a1c <ferror@plt+0x1c3c>
  405d18:	mov	x2, x0
  405d1c:	ldr	x1, [sp, #56]
  405d20:	ldr	x0, [sp, #48]
  405d24:	bl	4034f0 <scols_line_refer_data@plt>
  405d28:	cmp	w0, #0x0
  405d2c:	b.eq	405d48 <ferror@plt+0x1f68>  // b.none
  405d30:	adrp	x0, 40d000 <ferror@plt+0x9220>
  405d34:	add	x0, x0, #0xab0
  405d38:	bl	403d80 <gettext@plt>
  405d3c:	mov	x1, x0
  405d40:	mov	w0, #0x1                   	// #1
  405d44:	bl	403dc0 <err@plt>
  405d48:	ldr	x0, [sp, #56]
  405d4c:	add	x0, x0, #0x1
  405d50:	str	x0, [sp, #56]
  405d54:	adrp	x0, 422000 <ferror@plt+0x1e220>
  405d58:	add	x0, x0, #0xad8
  405d5c:	ldr	x0, [x0]
  405d60:	ldr	x1, [sp, #56]
  405d64:	cmp	x1, x0
  405d68:	b.cc	405d00 <ferror@plt+0x1f20>  // b.lo, b.ul, b.last
  405d6c:	ldr	x0, [sp, #48]
  405d70:	ldp	x29, x30, [sp], #64
  405d74:	ret
  405d78:	stp	x29, x30, [sp, #-64]!
  405d7c:	mov	x29, sp
  405d80:	str	x0, [sp, #24]
  405d84:	str	x1, [sp, #16]
  405d88:	str	wzr, [sp, #60]
  405d8c:	mov	w0, #0x0                   	// #0
  405d90:	bl	403c10 <scols_new_iter@plt>
  405d94:	str	x0, [sp, #48]
  405d98:	ldr	x0, [sp, #48]
  405d9c:	cmp	x0, #0x0
  405da0:	b.ne	405dd0 <ferror@plt+0x1ff0>  // b.any
  405da4:	mov	w0, #0x0                   	// #0
  405da8:	b	405df8 <ferror@plt+0x2018>
  405dac:	ldr	x0, [sp, #40]
  405db0:	bl	403b20 <scols_line_get_userdata@plt>
  405db4:	mov	x1, x0
  405db8:	ldr	x0, [sp, #16]
  405dbc:	cmp	x0, x1
  405dc0:	b.ne	405dd0 <ferror@plt+0x1ff0>  // b.any
  405dc4:	mov	w0, #0x1                   	// #1
  405dc8:	str	w0, [sp, #60]
  405dcc:	b	405dec <ferror@plt+0x200c>
  405dd0:	add	x0, sp, #0x28
  405dd4:	mov	x2, x0
  405dd8:	ldr	x1, [sp, #48]
  405ddc:	ldr	x0, [sp, #24]
  405de0:	bl	403910 <scols_table_next_line@plt>
  405de4:	cmp	w0, #0x0
  405de8:	b.eq	405dac <ferror@plt+0x1fcc>  // b.none
  405dec:	ldr	x0, [sp, #48]
  405df0:	bl	403560 <scols_free_iter@plt>
  405df4:	ldr	w0, [sp, #60]
  405df8:	ldp	x29, x30, [sp], #64
  405dfc:	ret
  405e00:	stp	x29, x30, [sp, #-80]!
  405e04:	mov	x29, sp
  405e08:	str	x0, [sp, #40]
  405e0c:	str	x1, [sp, #32]
  405e10:	str	x2, [sp, #24]
  405e14:	str	x3, [sp, #16]
  405e18:	str	xzr, [sp, #48]
  405e1c:	str	xzr, [sp, #72]
  405e20:	mov	w0, #0xffffffff            	// #-1
  405e24:	str	w0, [sp, #60]
  405e28:	ldr	x0, [sp, #24]
  405e2c:	cmp	x0, #0x0
  405e30:	b.ne	405e54 <ferror@plt+0x2074>  // b.any
  405e34:	add	x0, sp, #0x18
  405e38:	mov	x1, x0
  405e3c:	ldr	x0, [sp, #32]
  405e40:	bl	403b80 <mnt_table_get_root_fs@plt>
  405e44:	cmp	w0, #0x0
  405e48:	b.ne	405f50 <ferror@plt+0x2170>  // b.any
  405e4c:	str	xzr, [sp, #16]
  405e50:	b	405e8c <ferror@plt+0x20ac>
  405e54:	adrp	x0, 422000 <ferror@plt+0x1e220>
  405e58:	add	x0, x0, #0xa00
  405e5c:	ldr	w0, [x0]
  405e60:	and	w0, w0, #0x100
  405e64:	cmp	w0, #0x0
  405e68:	b.eq	405e8c <ferror@plt+0x20ac>  // b.none
  405e6c:	ldr	x0, [sp, #24]
  405e70:	mov	x1, x0
  405e74:	ldr	x0, [sp, #40]
  405e78:	bl	405d78 <ferror@plt+0x1f98>
  405e7c:	cmp	w0, #0x0
  405e80:	b.eq	405e8c <ferror@plt+0x20ac>  // b.none
  405e84:	mov	w0, #0x0                   	// #0
  405e88:	b	405f70 <ferror@plt+0x2190>
  405e8c:	mov	w0, #0x0                   	// #0
  405e90:	bl	4035c0 <mnt_new_iter@plt>
  405e94:	str	x0, [sp, #72]
  405e98:	ldr	x0, [sp, #72]
  405e9c:	cmp	x0, #0x0
  405ea0:	b.eq	405f58 <ferror@plt+0x2178>  // b.none
  405ea4:	adrp	x0, 422000 <ferror@plt+0x1e220>
  405ea8:	add	x0, x0, #0xa00
  405eac:	ldr	w0, [x0]
  405eb0:	and	w0, w0, #0x100
  405eb4:	cmp	w0, #0x0
  405eb8:	b.ne	405ed0 <ferror@plt+0x20f0>  // b.any
  405ebc:	ldr	x0, [sp, #24]
  405ec0:	mov	x1, #0x0                   	// #0
  405ec4:	bl	4063a0 <ferror@plt+0x25c0>
  405ec8:	cmp	w0, #0x0
  405ecc:	b.eq	405ef8 <ferror@plt+0x2118>  // b.none
  405ed0:	ldr	x0, [sp, #24]
  405ed4:	ldr	x2, [sp, #16]
  405ed8:	mov	x1, x0
  405edc:	ldr	x0, [sp, #40]
  405ee0:	bl	405be0 <ferror@plt+0x1e00>
  405ee4:	str	x0, [sp, #64]
  405ee8:	ldr	x0, [sp, #64]
  405eec:	cmp	x0, #0x0
  405ef0:	b.ne	405f00 <ferror@plt+0x2120>  // b.any
  405ef4:	b	405f64 <ferror@plt+0x2184>
  405ef8:	ldr	x0, [sp, #16]
  405efc:	str	x0, [sp, #64]
  405f00:	b	405f24 <ferror@plt+0x2144>
  405f04:	ldr	x0, [sp, #48]
  405f08:	ldr	x3, [sp, #64]
  405f0c:	mov	x2, x0
  405f10:	ldr	x1, [sp, #32]
  405f14:	ldr	x0, [sp, #40]
  405f18:	bl	405e00 <ferror@plt+0x2020>
  405f1c:	cmp	w0, #0x0
  405f20:	b.ne	405f60 <ferror@plt+0x2180>  // b.any
  405f24:	ldr	x0, [sp, #24]
  405f28:	add	x1, sp, #0x30
  405f2c:	mov	x3, x1
  405f30:	mov	x2, x0
  405f34:	ldr	x1, [sp, #72]
  405f38:	ldr	x0, [sp, #32]
  405f3c:	bl	403ca0 <mnt_table_next_child_fs@plt>
  405f40:	cmp	w0, #0x0
  405f44:	b.eq	405f04 <ferror@plt+0x2124>  // b.none
  405f48:	str	wzr, [sp, #60]
  405f4c:	b	405f64 <ferror@plt+0x2184>
  405f50:	nop
  405f54:	b	405f64 <ferror@plt+0x2184>
  405f58:	nop
  405f5c:	b	405f64 <ferror@plt+0x2184>
  405f60:	nop
  405f64:	ldr	x0, [sp, #72]
  405f68:	bl	403a30 <mnt_free_iter@plt>
  405f6c:	ldr	w0, [sp, #60]
  405f70:	ldp	x29, x30, [sp], #80
  405f74:	ret
  405f78:	stp	x29, x30, [sp, #-48]!
  405f7c:	mov	x29, sp
  405f80:	str	x0, [sp, #40]
  405f84:	str	x1, [sp, #32]
  405f88:	str	w2, [sp, #28]
  405f8c:	adrp	x0, 40d000 <ferror@plt+0x9220>
  405f90:	add	x0, x0, #0xad0
  405f94:	bl	403d80 <gettext@plt>
  405f98:	ldr	w2, [sp, #28]
  405f9c:	ldr	x1, [sp, #32]
  405fa0:	bl	403be0 <warnx@plt>
  405fa4:	adrp	x0, 422000 <ferror@plt+0x1e220>
  405fa8:	add	x0, x0, #0xa04
  405fac:	ldr	w0, [x0]
  405fb0:	add	w1, w0, #0x1
  405fb4:	adrp	x0, 422000 <ferror@plt+0x1e220>
  405fb8:	add	x0, x0, #0xa04
  405fbc:	str	w1, [x0]
  405fc0:	mov	w0, #0x1                   	// #1
  405fc4:	ldp	x29, x30, [sp], #48
  405fc8:	ret
  405fcc:	stp	x29, x30, [sp, #-48]!
  405fd0:	mov	x29, sp
  405fd4:	str	x0, [sp, #40]
  405fd8:	str	x1, [sp, #32]
  405fdc:	str	x2, [sp, #24]
  405fe0:	ldr	x0, [sp, #32]
  405fe4:	ldr	w0, [x0]
  405fe8:	add	w0, w0, #0x1
  405fec:	sxtw	x0, w0
  405ff0:	lsl	x0, x0, #3
  405ff4:	mov	x1, x0
  405ff8:	ldr	x0, [sp, #40]
  405ffc:	bl	40416c <ferror@plt+0x38c>
  406000:	str	x0, [sp, #40]
  406004:	ldr	x0, [sp, #32]
  406008:	ldr	w0, [x0]
  40600c:	add	w2, w0, #0x1
  406010:	ldr	x1, [sp, #32]
  406014:	str	w2, [x1]
  406018:	sxtw	x0, w0
  40601c:	lsl	x0, x0, #3
  406020:	ldr	x1, [sp, #40]
  406024:	add	x0, x1, x0
  406028:	ldr	x1, [sp, #24]
  40602c:	str	x1, [x0]
  406030:	ldr	x0, [sp, #40]
  406034:	ldp	x29, x30, [sp], #48
  406038:	ret
  40603c:	stp	x29, x30, [sp, #-64]!
  406040:	mov	x29, sp
  406044:	str	x0, [sp, #40]
  406048:	str	x1, [sp, #32]
  40604c:	str	w2, [sp, #28]
  406050:	str	xzr, [sp, #56]
  406054:	add	x3, sp, #0x38
  406058:	ldr	w2, [sp, #28]
  40605c:	adrp	x0, 40d000 <ferror@plt+0x9220>
  406060:	add	x1, x0, #0xaf8
  406064:	mov	x0, x3
  406068:	bl	404230 <ferror@plt+0x450>
  40606c:	ldr	x0, [sp, #56]
  406070:	mov	x2, x0
  406074:	ldr	x1, [sp, #32]
  406078:	ldr	x0, [sp, #40]
  40607c:	bl	405fcc <ferror@plt+0x21ec>
  406080:	ldp	x29, x30, [sp], #64
  406084:	ret
  406088:	stp	x29, x30, [sp, #-64]!
  40608c:	mov	x29, sp
  406090:	str	x0, [sp, #24]
  406094:	str	w1, [sp, #20]
  406098:	str	w2, [sp, #16]
  40609c:	str	wzr, [sp, #60]
  4060a0:	bl	4036a0 <mnt_new_table@plt>
  4060a4:	str	x0, [sp, #40]
  4060a8:	ldr	x0, [sp, #40]
  4060ac:	cmp	x0, #0x0
  4060b0:	b.ne	4060cc <ferror@plt+0x22ec>  // b.any
  4060b4:	adrp	x0, 40d000 <ferror@plt+0x9220>
  4060b8:	add	x0, x0, #0xb10
  4060bc:	bl	403d80 <gettext@plt>
  4060c0:	bl	403980 <warn@plt>
  4060c4:	mov	x0, #0x0                   	// #0
  4060c8:	b	4061fc <ferror@plt+0x241c>
  4060cc:	adrp	x0, 405000 <ferror@plt+0x1220>
  4060d0:	add	x1, x0, #0xf78
  4060d4:	ldr	x0, [sp, #40]
  4060d8:	bl	403400 <mnt_table_set_parser_errcb@plt>
  4060dc:	ldr	w0, [sp, #20]
  4060e0:	cmp	w0, #0x0
  4060e4:	b.eq	4060fc <ferror@plt+0x231c>  // b.none
  4060e8:	ldr	x0, [sp, #24]
  4060ec:	add	x1, x0, #0x8
  4060f0:	str	x1, [sp, #24]
  4060f4:	ldr	x0, [x0]
  4060f8:	b	406100 <ferror@plt+0x2320>
  4060fc:	mov	x0, #0x0                   	// #0
  406100:	str	x0, [sp, #48]
  406104:	ldr	w0, [sp, #16]
  406108:	cmp	w0, #0x3
  40610c:	b.eq	406160 <ferror@plt+0x2380>  // b.none
  406110:	ldr	w0, [sp, #16]
  406114:	cmp	w0, #0x3
  406118:	b.gt	4061b0 <ferror@plt+0x23d0>
  40611c:	ldr	w0, [sp, #16]
  406120:	cmp	w0, #0x1
  406124:	b.eq	406138 <ferror@plt+0x2358>  // b.none
  406128:	ldr	w0, [sp, #16]
  40612c:	cmp	w0, #0x2
  406130:	b.eq	40614c <ferror@plt+0x236c>  // b.none
  406134:	b	4061b0 <ferror@plt+0x23d0>
  406138:	ldr	x1, [sp, #48]
  40613c:	ldr	x0, [sp, #40]
  406140:	bl	403cf0 <mnt_table_parse_fstab@plt>
  406144:	str	w0, [sp, #60]
  406148:	b	4061b0 <ferror@plt+0x23d0>
  40614c:	ldr	x1, [sp, #48]
  406150:	ldr	x0, [sp, #40]
  406154:	bl	4035d0 <mnt_table_parse_mtab@plt>
  406158:	str	w0, [sp, #60]
  40615c:	b	4061b0 <ferror@plt+0x23d0>
  406160:	ldr	x0, [sp, #48]
  406164:	cmp	x0, #0x0
  406168:	b.ne	40619c <ferror@plt+0x23bc>  // b.any
  40616c:	mov	w1, #0x4                   	// #4
  406170:	adrp	x0, 40d000 <ferror@plt+0x9220>
  406174:	add	x0, x0, #0xb38
  406178:	bl	403900 <access@plt>
  40617c:	cmp	w0, #0x0
  406180:	b.ne	406190 <ferror@plt+0x23b0>  // b.any
  406184:	adrp	x0, 40d000 <ferror@plt+0x9220>
  406188:	add	x0, x0, #0xb38
  40618c:	b	406198 <ferror@plt+0x23b8>
  406190:	adrp	x0, 40d000 <ferror@plt+0x9220>
  406194:	add	x0, x0, #0xb50
  406198:	str	x0, [sp, #48]
  40619c:	ldr	x1, [sp, #48]
  4061a0:	ldr	x0, [sp, #40]
  4061a4:	bl	403d70 <mnt_table_parse_file@plt>
  4061a8:	str	w0, [sp, #60]
  4061ac:	nop
  4061b0:	ldr	w0, [sp, #60]
  4061b4:	cmp	w0, #0x0
  4061b8:	b.eq	4061e0 <ferror@plt+0x2400>  // b.none
  4061bc:	ldr	x0, [sp, #40]
  4061c0:	bl	4034c0 <mnt_unref_table@plt>
  4061c4:	adrp	x0, 40d000 <ferror@plt+0x9220>
  4061c8:	add	x0, x0, #0xb60
  4061cc:	bl	403d80 <gettext@plt>
  4061d0:	ldr	x1, [sp, #48]
  4061d4:	bl	403980 <warn@plt>
  4061d8:	mov	x0, #0x0                   	// #0
  4061dc:	b	4061fc <ferror@plt+0x241c>
  4061e0:	ldr	w0, [sp, #20]
  4061e4:	sub	w0, w0, #0x1
  4061e8:	str	w0, [sp, #20]
  4061ec:	ldr	w0, [sp, #20]
  4061f0:	cmp	w0, #0x0
  4061f4:	b.gt	4060dc <ferror@plt+0x22fc>
  4061f8:	ldr	x0, [sp, #40]
  4061fc:	ldp	x29, x30, [sp], #64
  406200:	ret
  406204:	stp	x29, x30, [sp, #-48]!
  406208:	mov	x29, sp
  40620c:	str	x0, [sp, #24]
  406210:	bl	4036a0 <mnt_new_table@plt>
  406214:	str	x0, [sp, #40]
  406218:	ldr	x0, [sp, #40]
  40621c:	cmp	x0, #0x0
  406220:	b.eq	406280 <ferror@plt+0x24a0>  // b.none
  406224:	mov	w1, #0x4                   	// #4
  406228:	adrp	x0, 40d000 <ferror@plt+0x9220>
  40622c:	add	x0, x0, #0xb38
  406230:	bl	403900 <access@plt>
  406234:	cmp	w0, #0x0
  406238:	b.ne	406248 <ferror@plt+0x2468>  // b.any
  40623c:	adrp	x0, 40d000 <ferror@plt+0x9220>
  406240:	add	x0, x0, #0xb38
  406244:	b	406250 <ferror@plt+0x2470>
  406248:	adrp	x0, 40d000 <ferror@plt+0x9220>
  40624c:	add	x0, x0, #0xb50
  406250:	str	x0, [sp, #32]
  406254:	ldr	x1, [sp, #32]
  406258:	ldr	x0, [sp, #40]
  40625c:	bl	403d70 <mnt_table_parse_file@plt>
  406260:	cmp	w0, #0x0
  406264:	b.ne	406274 <ferror@plt+0x2494>  // b.any
  406268:	ldr	x1, [sp, #40]
  40626c:	ldr	x0, [sp, #24]
  406270:	bl	403c70 <mnt_cache_set_targets@plt>
  406274:	ldr	x0, [sp, #40]
  406278:	bl	4034c0 <mnt_unref_table@plt>
  40627c:	b	406284 <ferror@plt+0x24a4>
  406280:	nop
  406284:	ldp	x29, x30, [sp], #48
  406288:	ret
  40628c:	stp	x29, x30, [sp, #-64]!
  406290:	mov	x29, sp
  406294:	str	x0, [sp, #24]
  406298:	str	xzr, [sp, #40]
  40629c:	str	wzr, [sp, #60]
  4062a0:	mov	w0, #0x1                   	// #1
  4062a4:	bl	4035c0 <mnt_new_iter@plt>
  4062a8:	str	x0, [sp, #48]
  4062ac:	ldr	x0, [sp, #48]
  4062b0:	cmp	x0, #0x0
  4062b4:	b.ne	4062c0 <ferror@plt+0x24e0>  // b.any
  4062b8:	mov	w0, #0x0                   	// #0
  4062bc:	b	406318 <ferror@plt+0x2538>
  4062c0:	add	x0, sp, #0x28
  4062c4:	mov	x2, x0
  4062c8:	ldr	x1, [sp, #48]
  4062cc:	ldr	x0, [sp, #24]
  4062d0:	bl	403580 <mnt_table_next_fs@plt>
  4062d4:	cmp	w0, #0x0
  4062d8:	b.ne	406304 <ferror@plt+0x2524>  // b.any
  4062dc:	ldr	x0, [sp, #40]
  4062e0:	bl	403ae0 <mnt_fs_is_kernel@plt>
  4062e4:	cmp	w0, #0x0
  4062e8:	b.eq	406304 <ferror@plt+0x2524>  // b.none
  4062ec:	ldr	x0, [sp, #40]
  4062f0:	bl	4037d0 <mnt_fs_get_root@plt>
  4062f4:	cmp	x0, #0x0
  4062f8:	b.eq	406304 <ferror@plt+0x2524>  // b.none
  4062fc:	mov	w0, #0x1                   	// #1
  406300:	b	406308 <ferror@plt+0x2528>
  406304:	mov	w0, #0x0                   	// #0
  406308:	str	w0, [sp, #60]
  40630c:	ldr	x0, [sp, #48]
  406310:	bl	403a30 <mnt_free_iter@plt>
  406314:	ldr	w0, [sp, #60]
  406318:	ldp	x29, x30, [sp], #64
  40631c:	ret
  406320:	stp	x29, x30, [sp, #-48]!
  406324:	mov	x29, sp
  406328:	str	x0, [sp, #24]
  40632c:	str	xzr, [sp, #32]
  406330:	mov	w0, #0x1                   	// #1
  406334:	bl	4035c0 <mnt_new_iter@plt>
  406338:	str	x0, [sp, #40]
  40633c:	ldr	x0, [sp, #40]
  406340:	cmp	x0, #0x0
  406344:	b.ne	406370 <ferror@plt+0x2590>  // b.any
  406348:	mov	w0, #0x0                   	// #0
  40634c:	b	406398 <ferror@plt+0x25b8>
  406350:	ldr	x0, [sp, #32]
  406354:	bl	403ae0 <mnt_fs_is_kernel@plt>
  406358:	cmp	w0, #0x0
  40635c:	b.ne	406370 <ferror@plt+0x2590>  // b.any
  406360:	ldr	x0, [sp, #40]
  406364:	bl	403a30 <mnt_free_iter@plt>
  406368:	mov	w0, #0x0                   	// #0
  40636c:	b	406398 <ferror@plt+0x25b8>
  406370:	add	x0, sp, #0x20
  406374:	mov	x2, x0
  406378:	ldr	x1, [sp, #40]
  40637c:	ldr	x0, [sp, #24]
  406380:	bl	403580 <mnt_table_next_fs@plt>
  406384:	cmp	w0, #0x0
  406388:	b.eq	406350 <ferror@plt+0x2570>  // b.none
  40638c:	ldr	x0, [sp, #40]
  406390:	bl	403a30 <mnt_free_iter@plt>
  406394:	mov	w0, #0x1                   	// #1
  406398:	ldp	x29, x30, [sp], #48
  40639c:	ret
  4063a0:	stp	x29, x30, [sp, #-64]!
  4063a4:	mov	x29, sp
  4063a8:	str	x0, [sp, #24]
  4063ac:	str	x1, [sp, #16]
  4063b0:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4063b4:	add	x0, x0, #0xa00
  4063b8:	ldr	w0, [x0]
  4063bc:	asr	w0, w0, #4
  4063c0:	and	w0, w0, #0x1
  4063c4:	str	w0, [sp, #60]
  4063c8:	mov	w0, #0x2                   	// #2
  4063cc:	bl	404860 <ferror@plt+0xa80>
  4063d0:	str	x0, [sp, #48]
  4063d4:	ldr	x0, [sp, #48]
  4063d8:	cmp	x0, #0x0
  4063dc:	b.eq	4063fc <ferror@plt+0x261c>  // b.none
  4063e0:	ldr	x1, [sp, #48]
  4063e4:	ldr	x0, [sp, #24]
  4063e8:	bl	403b50 <mnt_fs_match_fstype@plt>
  4063ec:	cmp	w0, #0x0
  4063f0:	b.ne	4063fc <ferror@plt+0x261c>  // b.any
  4063f4:	ldr	w0, [sp, #60]
  4063f8:	b	4065f0 <ferror@plt+0x2810>
  4063fc:	mov	w0, #0x3                   	// #3
  406400:	bl	404860 <ferror@plt+0xa80>
  406404:	str	x0, [sp, #48]
  406408:	ldr	x0, [sp, #48]
  40640c:	cmp	x0, #0x0
  406410:	b.eq	406430 <ferror@plt+0x2650>  // b.none
  406414:	ldr	x1, [sp, #48]
  406418:	ldr	x0, [sp, #24]
  40641c:	bl	403a70 <mnt_fs_match_options@plt>
  406420:	cmp	w0, #0x0
  406424:	b.ne	406430 <ferror@plt+0x2650>  // b.any
  406428:	ldr	w0, [sp, #60]
  40642c:	b	4065f0 <ferror@plt+0x2810>
  406430:	mov	w0, #0xa                   	// #10
  406434:	bl	4048c4 <ferror@plt+0xae4>
  406438:	str	x0, [sp, #40]
  40643c:	ldr	x0, [sp, #40]
  406440:	cmp	x0, #0x0
  406444:	b.eq	40646c <ferror@plt+0x268c>  // b.none
  406448:	ldr	x0, [sp, #24]
  40644c:	bl	403b60 <mnt_fs_get_devno@plt>
  406450:	mov	x1, x0
  406454:	ldr	x0, [sp, #40]
  406458:	ldr	x0, [x0]
  40645c:	cmp	x1, x0
  406460:	b.eq	40646c <ferror@plt+0x268c>  // b.none
  406464:	ldr	w0, [sp, #60]
  406468:	b	4065f0 <ferror@plt+0x2810>
  40646c:	mov	w0, #0x1                   	// #1
  406470:	bl	404860 <ferror@plt+0xa80>
  406474:	str	x0, [sp, #48]
  406478:	ldr	x0, [sp, #48]
  40647c:	cmp	x0, #0x0
  406480:	b.eq	4064b0 <ferror@plt+0x26d0>  // b.none
  406484:	adrp	x0, 422000 <ferror@plt+0x1e220>
  406488:	add	x0, x0, #0xa08
  40648c:	ldr	x0, [x0]
  406490:	mov	x2, x0
  406494:	ldr	x1, [sp, #48]
  406498:	ldr	x0, [sp, #24]
  40649c:	bl	403bb0 <mnt_fs_match_target@plt>
  4064a0:	cmp	w0, #0x0
  4064a4:	b.ne	4064b0 <ferror@plt+0x26d0>  // b.any
  4064a8:	ldr	w0, [sp, #60]
  4064ac:	b	4065f0 <ferror@plt+0x2810>
  4064b0:	mov	w0, #0x0                   	// #0
  4064b4:	bl	404860 <ferror@plt+0xa80>
  4064b8:	str	x0, [sp, #48]
  4064bc:	ldr	x0, [sp, #48]
  4064c0:	cmp	x0, #0x0
  4064c4:	b.eq	4064f4 <ferror@plt+0x2714>  // b.none
  4064c8:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4064cc:	add	x0, x0, #0xa08
  4064d0:	ldr	x0, [x0]
  4064d4:	mov	x2, x0
  4064d8:	ldr	x1, [sp, #48]
  4064dc:	ldr	x0, [sp, #24]
  4064e0:	bl	403bc0 <mnt_fs_match_source@plt>
  4064e4:	cmp	w0, #0x0
  4064e8:	b.ne	4064f4 <ferror@plt+0x2714>  // b.any
  4064ec:	ldr	w0, [sp, #60]
  4064f0:	b	4065f0 <ferror@plt+0x2810>
  4064f4:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4064f8:	add	x0, x0, #0xa00
  4064fc:	ldr	w0, [x0]
  406500:	and	w0, w0, #0x400
  406504:	cmp	w0, #0x0
  406508:	b.eq	406580 <ferror@plt+0x27a0>  // b.none
  40650c:	adrp	x0, 422000 <ferror@plt+0x1e220>
  406510:	add	x0, x0, #0xa00
  406514:	ldr	w0, [x0]
  406518:	and	w0, w0, #0x800
  40651c:	cmp	w0, #0x0
  406520:	b.ne	406580 <ferror@plt+0x27a0>  // b.any
  406524:	ldr	x0, [sp, #24]
  406528:	bl	4034d0 <mnt_fs_get_fstype@plt>
  40652c:	str	x0, [sp, #32]
  406530:	ldr	x0, [sp, #32]
  406534:	cmp	x0, #0x0
  406538:	b.eq	406568 <ferror@plt+0x2788>  // b.none
  40653c:	adrp	x0, 40d000 <ferror@plt+0x9220>
  406540:	add	x1, x0, #0xb70
  406544:	ldr	x0, [sp, #32]
  406548:	bl	403c20 <strstr@plt>
  40654c:	cmp	x0, #0x0
  406550:	b.eq	406568 <ferror@plt+0x2788>  // b.none
  406554:	ldr	w0, [sp, #60]
  406558:	cmp	w0, #0x0
  40655c:	cset	w0, eq  // eq = none
  406560:	and	w0, w0, #0xff
  406564:	b	4065f0 <ferror@plt+0x2810>
  406568:	ldr	x0, [sp, #24]
  40656c:	bl	403a00 <mnt_fs_is_pseudofs@plt>
  406570:	cmp	w0, #0x0
  406574:	b.eq	406580 <ferror@plt+0x27a0>  // b.none
  406578:	ldr	w0, [sp, #60]
  40657c:	b	4065f0 <ferror@plt+0x2810>
  406580:	adrp	x0, 422000 <ferror@plt+0x1e220>
  406584:	add	x0, x0, #0xa00
  406588:	ldr	w0, [x0]
  40658c:	and	w0, w0, #0x40000
  406590:	cmp	w0, #0x0
  406594:	b.eq	4065b0 <ferror@plt+0x27d0>  // b.none
  406598:	ldr	x0, [sp, #24]
  40659c:	bl	403a00 <mnt_fs_is_pseudofs@plt>
  4065a0:	cmp	w0, #0x0
  4065a4:	b.eq	4065b0 <ferror@plt+0x27d0>  // b.none
  4065a8:	ldr	w0, [sp, #60]
  4065ac:	b	4065f0 <ferror@plt+0x2810>
  4065b0:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4065b4:	add	x0, x0, #0xa00
  4065b8:	ldr	w0, [x0]
  4065bc:	and	w0, w0, #0x20000
  4065c0:	cmp	w0, #0x0
  4065c4:	b.eq	4065e0 <ferror@plt+0x2800>  // b.none
  4065c8:	ldr	x0, [sp, #24]
  4065cc:	bl	403a00 <mnt_fs_is_pseudofs@plt>
  4065d0:	cmp	w0, #0x0
  4065d4:	b.ne	4065e0 <ferror@plt+0x2800>  // b.any
  4065d8:	ldr	w0, [sp, #60]
  4065dc:	b	4065f0 <ferror@plt+0x2810>
  4065e0:	ldr	w0, [sp, #60]
  4065e4:	cmp	w0, #0x0
  4065e8:	cset	w0, eq  // eq = none
  4065ec:	and	w0, w0, #0xff
  4065f0:	ldp	x29, x30, [sp], #64
  4065f4:	ret
  4065f8:	stp	x29, x30, [sp, #-64]!
  4065fc:	mov	x29, sp
  406600:	str	x19, [sp, #16]
  406604:	str	x0, [sp, #40]
  406608:	str	x1, [sp, #32]
  40660c:	str	xzr, [sp, #56]
  406610:	bl	404c24 <ferror@plt+0xe44>
  406614:	cmp	w0, #0x0
  406618:	b.eq	406640 <ferror@plt+0x2860>  // b.none
  40661c:	add	x0, sp, #0x38
  406620:	mov	x2, x0
  406624:	ldr	x1, [sp, #32]
  406628:	ldr	x0, [sp, #40]
  40662c:	bl	403580 <mnt_table_next_fs@plt>
  406630:	cmp	w0, #0x0
  406634:	b.eq	406768 <ferror@plt+0x2988>  // b.none
  406638:	mov	x0, #0x0                   	// #0
  40663c:	b	40676c <ferror@plt+0x298c>
  406640:	bl	404e80 <ferror@plt+0x10a0>
  406644:	cmp	w0, #0x0
  406648:	b.eq	4066c4 <ferror@plt+0x28e4>  // b.none
  40664c:	mov	w0, #0x0                   	// #0
  406650:	bl	404860 <ferror@plt+0xa80>
  406654:	mov	x19, x0
  406658:	ldr	x0, [sp, #32]
  40665c:	bl	4039f0 <mnt_iter_get_direction@plt>
  406660:	mov	w2, w0
  406664:	mov	x1, x19
  406668:	ldr	x0, [sp, #40]
  40666c:	bl	403550 <mnt_table_find_source@plt>
  406670:	str	x0, [sp, #56]
  406674:	ldr	x0, [sp, #56]
  406678:	cmp	x0, #0x0
  40667c:	b.ne	406768 <ferror@plt+0x2988>  // b.any
  406680:	adrp	x0, 422000 <ferror@plt+0x1e220>
  406684:	add	x0, x0, #0xa00
  406688:	ldr	w0, [x0]
  40668c:	and	w0, w0, #0x40
  406690:	cmp	w0, #0x0
  406694:	b.ne	406768 <ferror@plt+0x2988>  // b.any
  406698:	mov	w0, #0x0                   	// #0
  40669c:	bl	404860 <ferror@plt+0xa80>
  4066a0:	mov	x19, x0
  4066a4:	ldr	x0, [sp, #32]
  4066a8:	bl	4039f0 <mnt_iter_get_direction@plt>
  4066ac:	mov	w2, w0
  4066b0:	mov	x1, x19
  4066b4:	ldr	x0, [sp, #40]
  4066b8:	bl	403af0 <mnt_table_find_target@plt>
  4066bc:	str	x0, [sp, #56]
  4066c0:	b	406768 <ferror@plt+0x2988>
  4066c4:	nop
  4066c8:	add	x0, sp, #0x38
  4066cc:	mov	x4, x0
  4066d0:	mov	x3, #0x0                   	// #0
  4066d4:	adrp	x0, 406000 <ferror@plt+0x2220>
  4066d8:	add	x2, x0, #0x3a0
  4066dc:	ldr	x1, [sp, #32]
  4066e0:	ldr	x0, [sp, #40]
  4066e4:	bl	403a80 <mnt_table_find_next_fs@plt>
  4066e8:	cmp	w0, #0x0
  4066ec:	b.eq	4066f4 <ferror@plt+0x2914>  // b.none
  4066f0:	str	xzr, [sp, #56]
  4066f4:	ldr	x0, [sp, #56]
  4066f8:	cmp	x0, #0x0
  4066fc:	b.ne	406768 <ferror@plt+0x2988>  // b.any
  406700:	adrp	x0, 422000 <ferror@plt+0x1e220>
  406704:	add	x0, x0, #0xa00
  406708:	ldr	w0, [x0]
  40670c:	and	w0, w0, #0x40
  406710:	cmp	w0, #0x0
  406714:	b.ne	406768 <ferror@plt+0x2988>  // b.any
  406718:	mov	w0, #0x1                   	// #1
  40671c:	bl	404860 <ferror@plt+0xa80>
  406720:	cmp	x0, #0x0
  406724:	b.ne	406768 <ferror@plt+0x2988>  // b.any
  406728:	mov	w0, #0x0                   	// #0
  40672c:	bl	404860 <ferror@plt+0xa80>
  406730:	cmp	x0, #0x0
  406734:	b.eq	406768 <ferror@plt+0x2988>  // b.none
  406738:	mov	w0, #0x0                   	// #0
  40673c:	bl	404860 <ferror@plt+0xa80>
  406740:	mov	x1, x0
  406744:	mov	w0, #0x1                   	// #1
  406748:	bl	404928 <ferror@plt+0xb48>
  40674c:	mov	x1, #0x0                   	// #0
  406750:	mov	w0, #0x0                   	// #0
  406754:	bl	404928 <ferror@plt+0xb48>
  406758:	mov	w1, #0xffffffff            	// #-1
  40675c:	ldr	x0, [sp, #32]
  406760:	bl	403d60 <mnt_reset_iter@plt>
  406764:	b	4066c8 <ferror@plt+0x28e8>
  406768:	ldr	x0, [sp, #56]
  40676c:	ldr	x19, [sp, #16]
  406770:	ldp	x29, x30, [sp], #64
  406774:	ret
  406778:	stp	x29, x30, [sp, #-80]!
  40677c:	mov	x29, sp
  406780:	str	x0, [sp, #40]
  406784:	str	x1, [sp, #32]
  406788:	str	w2, [sp, #28]
  40678c:	str	wzr, [sp, #76]
  406790:	mov	w0, #0xffffffff            	// #-1
  406794:	str	w0, [sp, #72]
  406798:	ldr	w0, [sp, #28]
  40679c:	bl	4035c0 <mnt_new_iter@plt>
  4067a0:	str	x0, [sp, #64]
  4067a4:	ldr	x0, [sp, #64]
  4067a8:	cmp	x0, #0x0
  4067ac:	b.ne	40687c <ferror@plt+0x2a9c>  // b.any
  4067b0:	adrp	x0, 40d000 <ferror@plt+0x9220>
  4067b4:	add	x0, x0, #0xb78
  4067b8:	bl	403d80 <gettext@plt>
  4067bc:	bl	403980 <warn@plt>
  4067c0:	b	4068c0 <ferror@plt+0x2ae0>
  4067c4:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4067c8:	add	x0, x0, #0xa00
  4067cc:	ldr	w0, [x0]
  4067d0:	and	w0, w0, #0x1000000
  4067d4:	cmp	w0, #0x0
  4067d8:	b.ne	4067f4 <ferror@plt+0x2a14>  // b.any
  4067dc:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4067e0:	add	x0, x0, #0xa00
  4067e4:	ldr	w0, [x0]
  4067e8:	and	w0, w0, #0x100
  4067ec:	cmp	w0, #0x0
  4067f0:	b.eq	406810 <ferror@plt+0x2a30>  // b.none
  4067f4:	mov	x3, #0x0                   	// #0
  4067f8:	ldr	x2, [sp, #56]
  4067fc:	ldr	x1, [sp, #40]
  406800:	ldr	x0, [sp, #32]
  406804:	bl	405e00 <ferror@plt+0x2020>
  406808:	str	w0, [sp, #72]
  40680c:	b	406830 <ferror@plt+0x2a50>
  406810:	mov	x2, #0x0                   	// #0
  406814:	ldr	x1, [sp, #56]
  406818:	ldr	x0, [sp, #32]
  40681c:	bl	405be0 <ferror@plt+0x1e00>
  406820:	cmp	x0, #0x0
  406824:	cset	w0, eq  // eq = none
  406828:	and	w0, w0, #0xff
  40682c:	str	w0, [sp, #72]
  406830:	ldr	w0, [sp, #72]
  406834:	cmp	w0, #0x0
  406838:	b.ne	4068b4 <ferror@plt+0x2ad4>  // b.any
  40683c:	ldr	w0, [sp, #76]
  406840:	add	w0, w0, #0x1
  406844:	str	w0, [sp, #76]
  406848:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40684c:	add	x0, x0, #0xa00
  406850:	ldr	w0, [x0]
  406854:	and	w0, w0, #0x8
  406858:	cmp	w0, #0x0
  40685c:	b.ne	40689c <ferror@plt+0x2abc>  // b.any
  406860:	adrp	x0, 422000 <ferror@plt+0x1e220>
  406864:	add	x0, x0, #0xa00
  406868:	ldr	w0, [x0]
  40686c:	orr	w1, w0, #0x40
  406870:	adrp	x0, 422000 <ferror@plt+0x1e220>
  406874:	add	x0, x0, #0xa00
  406878:	str	w1, [x0]
  40687c:	ldr	x1, [sp, #64]
  406880:	ldr	x0, [sp, #40]
  406884:	bl	4065f8 <ferror@plt+0x2818>
  406888:	str	x0, [sp, #56]
  40688c:	ldr	x0, [sp, #56]
  406890:	cmp	x0, #0x0
  406894:	b.ne	4067c4 <ferror@plt+0x29e4>  // b.any
  406898:	b	4068a0 <ferror@plt+0x2ac0>
  40689c:	nop
  4068a0:	ldr	w0, [sp, #76]
  4068a4:	cmp	w0, #0x0
  4068a8:	b.eq	4068bc <ferror@plt+0x2adc>  // b.none
  4068ac:	str	wzr, [sp, #72]
  4068b0:	b	4068c0 <ferror@plt+0x2ae0>
  4068b4:	nop
  4068b8:	b	4068c0 <ferror@plt+0x2ae0>
  4068bc:	nop
  4068c0:	ldr	x0, [sp, #64]
  4068c4:	bl	403a30 <mnt_free_iter@plt>
  4068c8:	ldr	w0, [sp, #72]
  4068cc:	ldp	x29, x30, [sp], #80
  4068d0:	ret
  4068d4:	stp	x29, x30, [sp, #-48]!
  4068d8:	mov	x29, sp
  4068dc:	str	x0, [sp, #24]
  4068e0:	mov	x1, #0x0                   	// #0
  4068e4:	ldr	x0, [sp, #24]
  4068e8:	bl	4063a0 <ferror@plt+0x25c0>
  4068ec:	str	w0, [sp, #44]
  4068f0:	ldr	w0, [sp, #44]
  4068f4:	cmp	w0, #0x0
  4068f8:	b.ne	406980 <ferror@plt+0x2ba0>  // b.any
  4068fc:	adrp	x0, 422000 <ferror@plt+0x1e220>
  406900:	add	x0, x0, #0xa00
  406904:	ldr	w0, [x0]
  406908:	and	w0, w0, #0x40
  40690c:	cmp	w0, #0x0
  406910:	b.ne	406980 <ferror@plt+0x2ba0>  // b.any
  406914:	mov	w0, #0x0                   	// #0
  406918:	bl	404860 <ferror@plt+0xa80>
  40691c:	cmp	x0, #0x0
  406920:	b.eq	406980 <ferror@plt+0x2ba0>  // b.none
  406924:	mov	w0, #0x1                   	// #1
  406928:	bl	404860 <ferror@plt+0xa80>
  40692c:	cmp	x0, #0x0
  406930:	b.ne	406980 <ferror@plt+0x2ba0>  // b.any
  406934:	mov	w0, #0x0                   	// #0
  406938:	bl	404860 <ferror@plt+0xa80>
  40693c:	str	x0, [sp, #32]
  406940:	ldr	x1, [sp, #32]
  406944:	mov	w0, #0x1                   	// #1
  406948:	bl	404928 <ferror@plt+0xb48>
  40694c:	mov	x1, #0x0                   	// #0
  406950:	mov	w0, #0x0                   	// #0
  406954:	bl	404928 <ferror@plt+0xb48>
  406958:	mov	x1, #0x0                   	// #0
  40695c:	ldr	x0, [sp, #24]
  406960:	bl	4063a0 <ferror@plt+0x25c0>
  406964:	str	w0, [sp, #44]
  406968:	mov	x1, #0x0                   	// #0
  40696c:	mov	w0, #0x1                   	// #1
  406970:	bl	404928 <ferror@plt+0xb48>
  406974:	ldr	x1, [sp, #32]
  406978:	mov	w0, #0x0                   	// #0
  40697c:	bl	404928 <ferror@plt+0xb48>
  406980:	ldr	w0, [sp, #44]
  406984:	ldp	x29, x30, [sp], #48
  406988:	ret
  40698c:	stp	x29, x30, [sp, #-144]!
  406990:	mov	x29, sp
  406994:	str	x0, [sp, #40]
  406998:	str	x1, [sp, #32]
  40699c:	str	w2, [sp, #28]
  4069a0:	str	x3, [sp, #16]
  4069a4:	str	w4, [sp, #24]
  4069a8:	str	xzr, [sp, #136]
  4069ac:	mov	w0, #0xffffffff            	// #-1
  4069b0:	str	w0, [sp, #132]
  4069b4:	str	xzr, [sp, #120]
  4069b8:	str	xzr, [sp, #104]
  4069bc:	bl	4036a0 <mnt_new_table@plt>
  4069c0:	str	x0, [sp, #112]
  4069c4:	ldr	x0, [sp, #112]
  4069c8:	cmp	x0, #0x0
  4069cc:	b.ne	4069e4 <ferror@plt+0x2c04>  // b.any
  4069d0:	adrp	x0, 40d000 <ferror@plt+0x9220>
  4069d4:	add	x0, x0, #0xb10
  4069d8:	bl	403d80 <gettext@plt>
  4069dc:	bl	403980 <warn@plt>
  4069e0:	b	406cec <ferror@plt+0x2f0c>
  4069e4:	ldr	w0, [sp, #24]
  4069e8:	bl	4035c0 <mnt_new_iter@plt>
  4069ec:	str	x0, [sp, #120]
  4069f0:	ldr	x0, [sp, #120]
  4069f4:	cmp	x0, #0x0
  4069f8:	b.ne	406a10 <ferror@plt+0x2c30>  // b.any
  4069fc:	adrp	x0, 40d000 <ferror@plt+0x9220>
  406a00:	add	x0, x0, #0xb78
  406a04:	bl	403d80 <gettext@plt>
  406a08:	bl	403980 <warn@plt>
  406a0c:	b	406cec <ferror@plt+0x2f0c>
  406a10:	bl	403a90 <mnt_new_tabdiff@plt>
  406a14:	str	x0, [sp, #104]
  406a18:	ldr	x0, [sp, #104]
  406a1c:	cmp	x0, #0x0
  406a20:	b.ne	406a38 <ferror@plt+0x2c58>  // b.any
  406a24:	adrp	x0, 40d000 <ferror@plt+0x9220>
  406a28:	add	x0, x0, #0xba0
  406a2c:	bl	403d80 <gettext@plt>
  406a30:	bl	403980 <warn@plt>
  406a34:	b	406cec <ferror@plt+0x2f0c>
  406a38:	mov	x1, #0x0                   	// #0
  406a3c:	ldr	x0, [sp, #40]
  406a40:	bl	403aa0 <mnt_table_set_cache@plt>
  406a44:	mov	x1, #0x0                   	// #0
  406a48:	ldr	x0, [sp, #112]
  406a4c:	bl	403aa0 <mnt_table_set_cache@plt>
  406a50:	adrp	x0, 40d000 <ferror@plt+0x9220>
  406a54:	add	x1, x0, #0xbc8
  406a58:	ldr	x0, [sp, #32]
  406a5c:	bl	403680 <fopen@plt>
  406a60:	str	x0, [sp, #136]
  406a64:	ldr	x0, [sp, #136]
  406a68:	cmp	x0, #0x0
  406a6c:	b.ne	406a88 <ferror@plt+0x2ca8>  // b.any
  406a70:	adrp	x0, 40d000 <ferror@plt+0x9220>
  406a74:	add	x0, x0, #0xbd0
  406a78:	bl	403d80 <gettext@plt>
  406a7c:	ldr	x1, [sp, #32]
  406a80:	bl	403980 <warn@plt>
  406a84:	b	406cec <ferror@plt+0x2f0c>
  406a88:	adrp	x0, 405000 <ferror@plt+0x1220>
  406a8c:	add	x1, x0, #0xf78
  406a90:	ldr	x0, [sp, #112]
  406a94:	bl	403400 <mnt_table_set_parser_errcb@plt>
  406a98:	ldr	x0, [sp, #136]
  406a9c:	bl	403630 <fileno@plt>
  406aa0:	str	w0, [sp, #80]
  406aa4:	mov	w0, #0x2                   	// #2
  406aa8:	strh	w0, [sp, #84]
  406aac:	add	x0, sp, #0x50
  406ab0:	ldr	w2, [sp, #28]
  406ab4:	mov	x1, #0x1                   	// #1
  406ab8:	bl	4036b0 <poll@plt>
  406abc:	str	w0, [sp, #100]
  406ac0:	ldr	w0, [sp, #100]
  406ac4:	cmp	w0, #0x0
  406ac8:	b.eq	406cc4 <ferror@plt+0x2ee4>  // b.none
  406acc:	ldr	w0, [sp, #100]
  406ad0:	cmp	w0, #0x0
  406ad4:	b.ge	406aec <ferror@plt+0x2d0c>  // b.tcont
  406ad8:	adrp	x0, 40d000 <ferror@plt+0x9220>
  406adc:	add	x0, x0, #0xbe0
  406ae0:	bl	403d80 <gettext@plt>
  406ae4:	bl	403980 <warn@plt>
  406ae8:	b	406cec <ferror@plt+0x2f0c>
  406aec:	ldr	x0, [sp, #136]
  406af0:	bl	403810 <rewind@plt>
  406af4:	ldr	x2, [sp, #32]
  406af8:	ldr	x1, [sp, #136]
  406afc:	ldr	x0, [sp, #112]
  406b00:	bl	403760 <mnt_table_parse_stream@plt>
  406b04:	str	w0, [sp, #132]
  406b08:	ldr	w0, [sp, #132]
  406b0c:	cmp	w0, #0x0
  406b10:	b.ne	406b28 <ferror@plt+0x2d48>  // b.any
  406b14:	ldr	x2, [sp, #112]
  406b18:	ldr	x1, [sp, #40]
  406b1c:	ldr	x0, [sp, #104]
  406b20:	bl	403790 <mnt_diff_tables@plt>
  406b24:	str	w0, [sp, #132]
  406b28:	ldr	w0, [sp, #132]
  406b2c:	cmp	w0, #0x0
  406b30:	b.lt	406cd8 <ferror@plt+0x2ef8>  // b.tstop
  406b34:	str	wzr, [sp, #100]
  406b38:	ldr	w1, [sp, #24]
  406b3c:	ldr	x0, [sp, #120]
  406b40:	bl	403d60 <mnt_reset_iter@plt>
  406b44:	b	406be4 <ferror@plt+0x2e04>
  406b48:	ldr	w0, [sp, #60]
  406b4c:	bl	404cf8 <ferror@plt+0xf18>
  406b50:	cmp	w0, #0x0
  406b54:	b.ne	406b5c <ferror@plt+0x2d7c>  // b.any
  406b58:	b	406be4 <ferror@plt+0x2e04>
  406b5c:	ldr	x0, [sp, #64]
  406b60:	cmp	x0, #0x0
  406b64:	b.eq	406b70 <ferror@plt+0x2d90>  // b.none
  406b68:	ldr	x0, [sp, #64]
  406b6c:	b	406b74 <ferror@plt+0x2d94>
  406b70:	ldr	x0, [sp, #72]
  406b74:	bl	4068d4 <ferror@plt+0x2af4>
  406b78:	cmp	w0, #0x0
  406b7c:	b.ne	406b84 <ferror@plt+0x2da4>  // b.any
  406b80:	b	406be4 <ferror@plt+0x2e04>
  406b84:	ldr	w0, [sp, #100]
  406b88:	add	w0, w0, #0x1
  406b8c:	str	w0, [sp, #100]
  406b90:	ldr	x0, [sp, #64]
  406b94:	ldr	x1, [sp, #72]
  406b98:	ldr	w2, [sp, #60]
  406b9c:	mov	w3, w2
  406ba0:	mov	x2, x1
  406ba4:	mov	x1, x0
  406ba8:	ldr	x0, [sp, #16]
  406bac:	bl	405cac <ferror@plt+0x1ecc>
  406bb0:	cmp	x0, #0x0
  406bb4:	cset	w0, eq  // eq = none
  406bb8:	and	w0, w0, #0xff
  406bbc:	str	w0, [sp, #132]
  406bc0:	ldr	w0, [sp, #132]
  406bc4:	cmp	w0, #0x0
  406bc8:	b.ne	406ce0 <ferror@plt+0x2f00>  // b.any
  406bcc:	adrp	x0, 422000 <ferror@plt+0x1e220>
  406bd0:	add	x0, x0, #0xa00
  406bd4:	ldr	w0, [x0]
  406bd8:	and	w0, w0, #0x8
  406bdc:	cmp	w0, #0x0
  406be0:	b.ne	406c14 <ferror@plt+0x2e34>  // b.any
  406be4:	add	x2, sp, #0x3c
  406be8:	add	x1, sp, #0x40
  406bec:	add	x0, sp, #0x48
  406bf0:	mov	x4, x2
  406bf4:	mov	x3, x1
  406bf8:	mov	x2, x0
  406bfc:	ldr	x1, [sp, #120]
  406c00:	ldr	x0, [sp, #104]
  406c04:	bl	403640 <mnt_tabdiff_next_change@plt>
  406c08:	cmp	w0, #0x0
  406c0c:	b.eq	406b48 <ferror@plt+0x2d68>  // b.none
  406c10:	b	406c18 <ferror@plt+0x2e38>
  406c14:	nop
  406c18:	ldr	w0, [sp, #100]
  406c1c:	cmp	w0, #0x0
  406c20:	b.eq	406c74 <ferror@plt+0x2e94>  // b.none
  406c24:	mov	x2, #0x0                   	// #0
  406c28:	mov	x1, #0x0                   	// #0
  406c2c:	ldr	x0, [sp, #16]
  406c30:	bl	403650 <scols_table_print_range@plt>
  406c34:	str	w0, [sp, #132]
  406c38:	ldr	w0, [sp, #132]
  406c3c:	cmp	w0, #0x0
  406c40:	b.ne	406c58 <ferror@plt+0x2e78>  // b.any
  406c44:	ldr	x0, [sp, #16]
  406c48:	bl	4037a0 <scols_table_get_stream@plt>
  406c4c:	mov	x1, x0
  406c50:	mov	w0, #0xa                   	// #10
  406c54:	bl	4035a0 <fputc@plt>
  406c58:	adrp	x0, 422000 <ferror@plt+0x1e220>
  406c5c:	add	x0, x0, #0x9e8
  406c60:	ldr	x0, [x0]
  406c64:	bl	403b90 <fflush@plt>
  406c68:	ldr	w0, [sp, #132]
  406c6c:	cmp	w0, #0x0
  406c70:	b.ne	406ce8 <ferror@plt+0x2f08>  // b.any
  406c74:	ldr	x0, [sp, #40]
  406c78:	str	x0, [sp, #88]
  406c7c:	ldr	x0, [sp, #112]
  406c80:	str	x0, [sp, #40]
  406c84:	ldr	x0, [sp, #88]
  406c88:	str	x0, [sp, #112]
  406c8c:	ldr	x0, [sp, #16]
  406c90:	bl	4036c0 <scols_table_remove_lines@plt>
  406c94:	ldr	x0, [sp, #112]
  406c98:	bl	403570 <mnt_reset_table@plt>
  406c9c:	ldr	w0, [sp, #100]
  406ca0:	cmp	w0, #0x0
  406ca4:	b.eq	406aac <ferror@plt+0x2ccc>  // b.none
  406ca8:	adrp	x0, 422000 <ferror@plt+0x1e220>
  406cac:	add	x0, x0, #0xa00
  406cb0:	ldr	w0, [x0]
  406cb4:	and	w0, w0, #0x8
  406cb8:	cmp	w0, #0x0
  406cbc:	b.ne	406ccc <ferror@plt+0x2eec>  // b.any
  406cc0:	b	406aac <ferror@plt+0x2ccc>
  406cc4:	nop
  406cc8:	b	406cd0 <ferror@plt+0x2ef0>
  406ccc:	nop
  406cd0:	str	wzr, [sp, #132]
  406cd4:	b	406cec <ferror@plt+0x2f0c>
  406cd8:	nop
  406cdc:	b	406cec <ferror@plt+0x2f0c>
  406ce0:	nop
  406ce4:	b	406cec <ferror@plt+0x2f0c>
  406ce8:	nop
  406cec:	ldr	x0, [sp, #112]
  406cf0:	bl	4034c0 <mnt_unref_table@plt>
  406cf4:	ldr	x0, [sp, #104]
  406cf8:	bl	403820 <mnt_free_tabdiff@plt>
  406cfc:	ldr	x0, [sp, #120]
  406d00:	bl	403a30 <mnt_free_iter@plt>
  406d04:	ldr	x0, [sp, #136]
  406d08:	cmp	x0, #0x0
  406d0c:	b.eq	406d18 <ferror@plt+0x2f38>  // b.none
  406d10:	ldr	x0, [sp, #136]
  406d14:	bl	403660 <fclose@plt>
  406d18:	ldr	w0, [sp, #132]
  406d1c:	ldp	x29, x30, [sp], #144
  406d20:	ret
  406d24:	stp	x29, x30, [sp, #-48]!
  406d28:	mov	x29, sp
  406d2c:	str	x0, [sp, #40]
  406d30:	str	x1, [sp, #32]
  406d34:	str	x2, [sp, #24]
  406d38:	ldr	x0, [sp, #24]
  406d3c:	bl	4037b0 <mnt_fs_get_target@plt>
  406d40:	mov	x1, x0
  406d44:	adrp	x0, 422000 <ferror@plt+0x1e220>
  406d48:	add	x0, x0, #0xa08
  406d4c:	ldr	x0, [x0]
  406d50:	mov	x2, x0
  406d54:	ldr	x0, [sp, #32]
  406d58:	bl	403bb0 <mnt_fs_match_target@plt>
  406d5c:	cmp	w0, #0x0
  406d60:	cset	w0, eq  // eq = none
  406d64:	and	w0, w0, #0xff
  406d68:	ldp	x29, x30, [sp], #48
  406d6c:	ret
  406d70:	stp	x29, x30, [sp, #-48]!
  406d74:	mov	x29, sp
  406d78:	str	x19, [sp, #16]
  406d7c:	adrp	x0, 422000 <ferror@plt+0x1e220>
  406d80:	add	x0, x0, #0x9e8
  406d84:	ldr	x0, [x0]
  406d88:	str	x0, [sp, #32]
  406d8c:	adrp	x0, 40d000 <ferror@plt+0x9220>
  406d90:	add	x0, x0, #0xbf0
  406d94:	bl	403d80 <gettext@plt>
  406d98:	ldr	x1, [sp, #32]
  406d9c:	bl	403490 <fputs@plt>
  406da0:	adrp	x0, 40d000 <ferror@plt+0x9220>
  406da4:	add	x0, x0, #0xc00
  406da8:	bl	403d80 <gettext@plt>
  406dac:	mov	x1, x0
  406db0:	adrp	x0, 422000 <ferror@plt+0x1e220>
  406db4:	add	x0, x0, #0x9f0
  406db8:	ldr	x0, [x0]
  406dbc:	mov	x2, x0
  406dc0:	ldr	x0, [sp, #32]
  406dc4:	bl	403d90 <fprintf@plt>
  406dc8:	ldr	x1, [sp, #32]
  406dcc:	mov	w0, #0xa                   	// #10
  406dd0:	bl	4035a0 <fputc@plt>
  406dd4:	adrp	x0, 40d000 <ferror@plt+0x9220>
  406dd8:	add	x0, x0, #0xcb0
  406ddc:	bl	403d80 <gettext@plt>
  406de0:	ldr	x1, [sp, #32]
  406de4:	bl	403490 <fputs@plt>
  406de8:	adrp	x0, 40d000 <ferror@plt+0x9220>
  406dec:	add	x0, x0, #0xcd0
  406df0:	bl	403d80 <gettext@plt>
  406df4:	ldr	x1, [sp, #32]
  406df8:	bl	403490 <fputs@plt>
  406dfc:	adrp	x0, 40d000 <ferror@plt+0x9220>
  406e00:	add	x0, x0, #0xce0
  406e04:	bl	403d80 <gettext@plt>
  406e08:	ldr	x1, [sp, #32]
  406e0c:	bl	403490 <fputs@plt>
  406e10:	adrp	x0, 40d000 <ferror@plt+0x9220>
  406e14:	add	x0, x0, #0xd20
  406e18:	bl	403d80 <gettext@plt>
  406e1c:	ldr	x1, [sp, #32]
  406e20:	bl	403490 <fputs@plt>
  406e24:	adrp	x0, 40d000 <ferror@plt+0x9220>
  406e28:	add	x0, x0, #0xda0
  406e2c:	bl	403d80 <gettext@plt>
  406e30:	ldr	x1, [sp, #32]
  406e34:	bl	403490 <fputs@plt>
  406e38:	ldr	x1, [sp, #32]
  406e3c:	mov	w0, #0xa                   	// #10
  406e40:	bl	4035a0 <fputc@plt>
  406e44:	adrp	x0, 40d000 <ferror@plt+0x9220>
  406e48:	add	x0, x0, #0xe10
  406e4c:	bl	403d80 <gettext@plt>
  406e50:	ldr	x1, [sp, #32]
  406e54:	bl	403490 <fputs@plt>
  406e58:	adrp	x0, 40d000 <ferror@plt+0x9220>
  406e5c:	add	x0, x0, #0xe60
  406e60:	bl	403d80 <gettext@plt>
  406e64:	ldr	x1, [sp, #32]
  406e68:	bl	403490 <fputs@plt>
  406e6c:	ldr	x1, [sp, #32]
  406e70:	mov	w0, #0xa                   	// #10
  406e74:	bl	4035a0 <fputc@plt>
  406e78:	adrp	x0, 40d000 <ferror@plt+0x9220>
  406e7c:	add	x0, x0, #0xeb0
  406e80:	bl	403d80 <gettext@plt>
  406e84:	ldr	x1, [sp, #32]
  406e88:	bl	403490 <fputs@plt>
  406e8c:	adrp	x0, 40d000 <ferror@plt+0x9220>
  406e90:	add	x0, x0, #0xf00
  406e94:	bl	403d80 <gettext@plt>
  406e98:	ldr	x1, [sp, #32]
  406e9c:	bl	403490 <fputs@plt>
  406ea0:	adrp	x0, 40d000 <ferror@plt+0x9220>
  406ea4:	add	x0, x0, #0xf40
  406ea8:	bl	403d80 <gettext@plt>
  406eac:	ldr	x1, [sp, #32]
  406eb0:	bl	403490 <fputs@plt>
  406eb4:	adrp	x0, 40d000 <ferror@plt+0x9220>
  406eb8:	add	x0, x0, #0xf98
  406ebc:	bl	403d80 <gettext@plt>
  406ec0:	ldr	x1, [sp, #32]
  406ec4:	bl	403490 <fputs@plt>
  406ec8:	adrp	x0, 40d000 <ferror@plt+0x9220>
  406ecc:	add	x0, x0, #0xfe0
  406ed0:	bl	403d80 <gettext@plt>
  406ed4:	ldr	x1, [sp, #32]
  406ed8:	bl	403490 <fputs@plt>
  406edc:	adrp	x0, 40e000 <ferror@plt+0xa220>
  406ee0:	add	x0, x0, #0x18
  406ee4:	bl	403d80 <gettext@plt>
  406ee8:	ldr	x1, [sp, #32]
  406eec:	bl	403490 <fputs@plt>
  406ef0:	adrp	x0, 40e000 <ferror@plt+0xa220>
  406ef4:	add	x0, x0, #0x50
  406ef8:	bl	403d80 <gettext@plt>
  406efc:	ldr	x1, [sp, #32]
  406f00:	bl	403490 <fputs@plt>
  406f04:	adrp	x0, 40e000 <ferror@plt+0xa220>
  406f08:	add	x0, x0, #0x98
  406f0c:	bl	403d80 <gettext@plt>
  406f10:	ldr	x1, [sp, #32]
  406f14:	bl	403490 <fputs@plt>
  406f18:	adrp	x0, 40e000 <ferror@plt+0xa220>
  406f1c:	add	x0, x0, #0x110
  406f20:	bl	403d80 <gettext@plt>
  406f24:	ldr	x1, [sp, #32]
  406f28:	bl	403490 <fputs@plt>
  406f2c:	adrp	x0, 40e000 <ferror@plt+0xa220>
  406f30:	add	x0, x0, #0x158
  406f34:	bl	403d80 <gettext@plt>
  406f38:	ldr	x1, [sp, #32]
  406f3c:	bl	403490 <fputs@plt>
  406f40:	adrp	x0, 40e000 <ferror@plt+0xa220>
  406f44:	add	x0, x0, #0x198
  406f48:	bl	403d80 <gettext@plt>
  406f4c:	ldr	x1, [sp, #32]
  406f50:	bl	403490 <fputs@plt>
  406f54:	adrp	x0, 40e000 <ferror@plt+0xa220>
  406f58:	add	x0, x0, #0x1d0
  406f5c:	bl	403d80 <gettext@plt>
  406f60:	ldr	x1, [sp, #32]
  406f64:	bl	403490 <fputs@plt>
  406f68:	adrp	x0, 40e000 <ferror@plt+0xa220>
  406f6c:	add	x0, x0, #0x200
  406f70:	bl	403d80 <gettext@plt>
  406f74:	ldr	x1, [sp, #32]
  406f78:	bl	403490 <fputs@plt>
  406f7c:	adrp	x0, 40e000 <ferror@plt+0xa220>
  406f80:	add	x0, x0, #0x230
  406f84:	bl	403d80 <gettext@plt>
  406f88:	ldr	x1, [sp, #32]
  406f8c:	bl	403490 <fputs@plt>
  406f90:	adrp	x0, 40e000 <ferror@plt+0xa220>
  406f94:	add	x0, x0, #0x280
  406f98:	bl	403d80 <gettext@plt>
  406f9c:	ldr	x1, [sp, #32]
  406fa0:	bl	403490 <fputs@plt>
  406fa4:	adrp	x0, 40e000 <ferror@plt+0xa220>
  406fa8:	add	x0, x0, #0x2b8
  406fac:	bl	403d80 <gettext@plt>
  406fb0:	ldr	x1, [sp, #32]
  406fb4:	bl	403490 <fputs@plt>
  406fb8:	adrp	x0, 40e000 <ferror@plt+0xa220>
  406fbc:	add	x0, x0, #0x300
  406fc0:	bl	403d80 <gettext@plt>
  406fc4:	ldr	x1, [sp, #32]
  406fc8:	bl	403490 <fputs@plt>
  406fcc:	adrp	x0, 40e000 <ferror@plt+0xa220>
  406fd0:	add	x0, x0, #0x338
  406fd4:	bl	403d80 <gettext@plt>
  406fd8:	ldr	x1, [sp, #32]
  406fdc:	bl	403490 <fputs@plt>
  406fe0:	adrp	x0, 40e000 <ferror@plt+0xa220>
  406fe4:	add	x0, x0, #0x370
  406fe8:	bl	403d80 <gettext@plt>
  406fec:	ldr	x1, [sp, #32]
  406ff0:	bl	403490 <fputs@plt>
  406ff4:	adrp	x0, 40e000 <ferror@plt+0xa220>
  406ff8:	add	x0, x0, #0x3a8
  406ffc:	bl	403d80 <gettext@plt>
  407000:	ldr	x1, [sp, #32]
  407004:	bl	403490 <fputs@plt>
  407008:	adrp	x0, 40e000 <ferror@plt+0xa220>
  40700c:	add	x0, x0, #0x3e0
  407010:	bl	403d80 <gettext@plt>
  407014:	ldr	x1, [sp, #32]
  407018:	bl	403490 <fputs@plt>
  40701c:	adrp	x0, 40e000 <ferror@plt+0xa220>
  407020:	add	x0, x0, #0x430
  407024:	bl	403d80 <gettext@plt>
  407028:	ldr	x1, [sp, #32]
  40702c:	bl	403490 <fputs@plt>
  407030:	adrp	x0, 40e000 <ferror@plt+0xa220>
  407034:	add	x0, x0, #0x460
  407038:	bl	403d80 <gettext@plt>
  40703c:	ldr	x1, [sp, #32]
  407040:	bl	403490 <fputs@plt>
  407044:	adrp	x0, 40e000 <ferror@plt+0xa220>
  407048:	add	x0, x0, #0x498
  40704c:	bl	403d80 <gettext@plt>
  407050:	ldr	x1, [sp, #32]
  407054:	bl	403490 <fputs@plt>
  407058:	adrp	x0, 40e000 <ferror@plt+0xa220>
  40705c:	add	x0, x0, #0x520
  407060:	bl	403d80 <gettext@plt>
  407064:	ldr	x1, [sp, #32]
  407068:	bl	403490 <fputs@plt>
  40706c:	adrp	x0, 40e000 <ferror@plt+0xa220>
  407070:	add	x0, x0, #0x560
  407074:	bl	403d80 <gettext@plt>
  407078:	ldr	x1, [sp, #32]
  40707c:	bl	403490 <fputs@plt>
  407080:	adrp	x0, 40e000 <ferror@plt+0xa220>
  407084:	add	x0, x0, #0x5a0
  407088:	bl	403d80 <gettext@plt>
  40708c:	ldr	x1, [sp, #32]
  407090:	bl	403490 <fputs@plt>
  407094:	adrp	x0, 40e000 <ferror@plt+0xa220>
  407098:	add	x0, x0, #0x5d8
  40709c:	bl	403d80 <gettext@plt>
  4070a0:	ldr	x1, [sp, #32]
  4070a4:	bl	403490 <fputs@plt>
  4070a8:	adrp	x0, 40e000 <ferror@plt+0xa220>
  4070ac:	add	x0, x0, #0x620
  4070b0:	bl	403d80 <gettext@plt>
  4070b4:	ldr	x1, [sp, #32]
  4070b8:	bl	403490 <fputs@plt>
  4070bc:	adrp	x0, 40e000 <ferror@plt+0xa220>
  4070c0:	add	x0, x0, #0x668
  4070c4:	bl	403d80 <gettext@plt>
  4070c8:	ldr	x1, [sp, #32]
  4070cc:	bl	403490 <fputs@plt>
  4070d0:	adrp	x0, 40e000 <ferror@plt+0xa220>
  4070d4:	add	x0, x0, #0x6a0
  4070d8:	bl	403d80 <gettext@plt>
  4070dc:	ldr	x1, [sp, #32]
  4070e0:	bl	403490 <fputs@plt>
  4070e4:	ldr	x1, [sp, #32]
  4070e8:	mov	w0, #0xa                   	// #10
  4070ec:	bl	4035a0 <fputc@plt>
  4070f0:	adrp	x0, 40e000 <ferror@plt+0xa220>
  4070f4:	add	x0, x0, #0x6e8
  4070f8:	bl	403d80 <gettext@plt>
  4070fc:	ldr	x1, [sp, #32]
  407100:	bl	403490 <fputs@plt>
  407104:	adrp	x0, 40e000 <ferror@plt+0xa220>
  407108:	add	x0, x0, #0x730
  40710c:	bl	403d80 <gettext@plt>
  407110:	ldr	x1, [sp, #32]
  407114:	bl	403490 <fputs@plt>
  407118:	ldr	x1, [sp, #32]
  40711c:	mov	w0, #0xa                   	// #10
  407120:	bl	4035a0 <fputc@plt>
  407124:	adrp	x0, 40e000 <ferror@plt+0xa220>
  407128:	add	x0, x0, #0x760
  40712c:	bl	403d80 <gettext@plt>
  407130:	mov	x19, x0
  407134:	adrp	x0, 40e000 <ferror@plt+0xa220>
  407138:	add	x0, x0, #0x778
  40713c:	bl	403d80 <gettext@plt>
  407140:	mov	x4, x0
  407144:	adrp	x0, 40e000 <ferror@plt+0xa220>
  407148:	add	x3, x0, #0x788
  40714c:	mov	x2, x19
  407150:	adrp	x0, 40e000 <ferror@plt+0xa220>
  407154:	add	x1, x0, #0x798
  407158:	adrp	x0, 40e000 <ferror@plt+0xa220>
  40715c:	add	x0, x0, #0x7a8
  407160:	bl	403ce0 <printf@plt>
  407164:	adrp	x0, 40e000 <ferror@plt+0xa220>
  407168:	add	x0, x0, #0x7c0
  40716c:	bl	403d80 <gettext@plt>
  407170:	ldr	x1, [sp, #32]
  407174:	bl	403490 <fputs@plt>
  407178:	str	xzr, [sp, #40]
  40717c:	b	4071f0 <ferror@plt+0x3410>
  407180:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407184:	add	x2, x0, #0x508
  407188:	ldr	x1, [sp, #40]
  40718c:	mov	x0, x1
  407190:	lsl	x0, x0, #1
  407194:	add	x0, x0, x1
  407198:	lsl	x0, x0, #4
  40719c:	add	x0, x2, x0
  4071a0:	ldr	x19, [x0]
  4071a4:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4071a8:	add	x2, x0, #0x508
  4071ac:	ldr	x1, [sp, #40]
  4071b0:	mov	x0, x1
  4071b4:	lsl	x0, x0, #1
  4071b8:	add	x0, x0, x1
  4071bc:	lsl	x0, x0, #4
  4071c0:	add	x0, x2, x0
  4071c4:	ldr	x0, [x0, #24]
  4071c8:	bl	403d80 <gettext@plt>
  4071cc:	mov	x3, x0
  4071d0:	mov	x2, x19
  4071d4:	adrp	x0, 40e000 <ferror@plt+0xa220>
  4071d8:	add	x1, x0, #0x7e0
  4071dc:	ldr	x0, [sp, #32]
  4071e0:	bl	403d90 <fprintf@plt>
  4071e4:	ldr	x0, [sp, #40]
  4071e8:	add	x0, x0, #0x1
  4071ec:	str	x0, [sp, #40]
  4071f0:	ldr	x0, [sp, #40]
  4071f4:	cmp	x0, #0x18
  4071f8:	b.ls	407180 <ferror@plt+0x33a0>  // b.plast
  4071fc:	adrp	x0, 40e000 <ferror@plt+0xa220>
  407200:	add	x0, x0, #0x7f0
  407204:	bl	403d80 <gettext@plt>
  407208:	mov	x2, x0
  40720c:	adrp	x0, 40e000 <ferror@plt+0xa220>
  407210:	add	x1, x0, #0x810
  407214:	mov	x0, x2
  407218:	bl	403ce0 <printf@plt>
  40721c:	mov	w0, #0x0                   	// #0
  407220:	bl	4034b0 <exit@plt>
  407224:	stp	x29, x30, [sp, #-208]!
  407228:	mov	x29, sp
  40722c:	str	x19, [sp, #16]
  407230:	str	w0, [sp, #44]
  407234:	str	x1, [sp, #32]
  407238:	str	xzr, [sp, #128]
  40723c:	str	xzr, [sp, #200]
  407240:	str	wzr, [sp, #196]
  407244:	str	wzr, [sp, #192]
  407248:	mov	w0, #0xffffffff            	// #-1
  40724c:	str	w0, [sp, #188]
  407250:	mov	w0, #0xffffffff            	// #-1
  407254:	str	w0, [sp, #184]
  407258:	str	wzr, [sp, #92]
  40725c:	str	wzr, [sp, #180]
  407260:	str	xzr, [sp, #168]
  407264:	str	wzr, [sp, #156]
  407268:	str	wzr, [sp, #124]
  40726c:	str	xzr, [sp, #144]
  407270:	stp	xzr, xzr, [sp, #48]
  407274:	stp	xzr, xzr, [sp, #64]
  407278:	str	xzr, [sp, #80]
  40727c:	adrp	x0, 40e000 <ferror@plt+0xa220>
  407280:	add	x1, x0, #0x820
  407284:	mov	w0, #0x6                   	// #6
  407288:	bl	403dd0 <setlocale@plt>
  40728c:	adrp	x0, 40e000 <ferror@plt+0xa220>
  407290:	add	x1, x0, #0x828
  407294:	adrp	x0, 40e000 <ferror@plt+0xa220>
  407298:	add	x0, x0, #0x840
  40729c:	bl	4036f0 <bindtextdomain@plt>
  4072a0:	adrp	x0, 40e000 <ferror@plt+0xa220>
  4072a4:	add	x0, x0, #0x840
  4072a8:	bl	403940 <textdomain@plt>
  4072ac:	bl	4040fc <ferror@plt+0x31c>
  4072b0:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4072b4:	add	x0, x0, #0xa00
  4072b8:	ldr	w0, [x0]
  4072bc:	orr	w1, w0, #0x1000000
  4072c0:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4072c4:	add	x0, x0, #0xa00
  4072c8:	str	w1, [x0]
  4072cc:	b	4079fc <ferror@plt+0x3c1c>
  4072d0:	add	x0, sp, #0x30
  4072d4:	mov	x3, x0
  4072d8:	adrp	x0, 40f000 <ferror@plt+0xb220>
  4072dc:	add	x2, x0, #0x310
  4072e0:	adrp	x0, 40e000 <ferror@plt+0xa220>
  4072e4:	add	x1, x0, #0xdf0
  4072e8:	ldr	w0, [sp, #120]
  4072ec:	bl	4043b4 <ferror@plt+0x5d4>
  4072f0:	ldr	w0, [sp, #120]
  4072f4:	sub	w0, w0, #0x41
  4072f8:	cmp	w0, #0x43
  4072fc:	b.hi	4079c0 <ferror@plt+0x3be0>  // b.pmore
  407300:	adrp	x1, 40e000 <ferror@plt+0xa220>
  407304:	add	x1, x1, #0xac4
  407308:	ldr	w0, [x1, w0, uxtw #2]
  40730c:	adr	x1, 407318 <ferror@plt+0x3538>
  407310:	add	x0, x1, w0, sxtw #2
  407314:	br	x0
  407318:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40731c:	add	x0, x0, #0xa00
  407320:	ldr	w0, [x0]
  407324:	orr	w1, w0, #0x800
  407328:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40732c:	add	x0, x0, #0xa00
  407330:	str	w1, [x0]
  407334:	b	4079fc <ferror@plt+0x3c1c>
  407338:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40733c:	add	x0, x0, #0xa00
  407340:	ldr	w0, [x0]
  407344:	orr	w1, w0, #0x100000
  407348:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40734c:	add	x0, x0, #0xa00
  407350:	str	w1, [x0]
  407354:	b	4079fc <ferror@plt+0x3c1c>
  407358:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40735c:	add	x0, x0, #0xa00
  407360:	ldr	w0, [x0]
  407364:	orr	w1, w0, #0x2000
  407368:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40736c:	add	x0, x0, #0xa00
  407370:	str	w1, [x0]
  407374:	b	4079fc <ferror@plt+0x3c1c>
  407378:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40737c:	add	x0, x0, #0xa00
  407380:	ldr	w0, [x0]
  407384:	orr	w1, w0, #0x4000
  407388:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40738c:	add	x0, x0, #0xa00
  407390:	str	w1, [x0]
  407394:	b	4079fc <ferror@plt+0x3c1c>
  407398:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40739c:	add	x0, x0, #0xa00
  4073a0:	ldr	w0, [x0]
  4073a4:	orr	w1, w0, #0x4
  4073a8:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4073ac:	add	x0, x0, #0xa00
  4073b0:	str	w1, [x0]
  4073b4:	b	4079fc <ferror@plt+0x3c1c>
  4073b8:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4073bc:	add	x0, x0, #0xa00
  4073c0:	ldr	w0, [x0]
  4073c4:	and	w1, w0, #0xfeffffff
  4073c8:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4073cc:	add	x0, x0, #0xa00
  4073d0:	str	w1, [x0]
  4073d4:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4073d8:	add	x0, x0, #0xa00
  4073dc:	ldr	w0, [x0]
  4073e0:	orr	w1, w0, #0x400
  4073e4:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4073e8:	add	x0, x0, #0xa00
  4073ec:	str	w1, [x0]
  4073f0:	b	4079fc <ferror@plt+0x3c1c>
  4073f4:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4073f8:	add	x0, x0, #0x9d8
  4073fc:	ldr	x2, [x0]
  407400:	adrp	x0, 40e000 <ferror@plt+0xa220>
  407404:	add	x1, x0, #0x850
  407408:	mov	x0, x2
  40740c:	bl	403970 <strcmp@plt>
  407410:	cmp	w0, #0x0
  407414:	b.ne	407420 <ferror@plt+0x3640>  // b.any
  407418:	str	wzr, [sp, #196]
  40741c:	b	4079fc <ferror@plt+0x3c1c>
  407420:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407424:	add	x0, x0, #0x9d8
  407428:	ldr	x2, [x0]
  40742c:	adrp	x0, 40e000 <ferror@plt+0xa220>
  407430:	add	x1, x0, #0x858
  407434:	mov	x0, x2
  407438:	bl	403970 <strcmp@plt>
  40743c:	cmp	w0, #0x0
  407440:	b.ne	407450 <ferror@plt+0x3670>  // b.any
  407444:	mov	w0, #0x1                   	// #1
  407448:	str	w0, [sp, #196]
  40744c:	b	4079fc <ferror@plt+0x3c1c>
  407450:	adrp	x0, 40e000 <ferror@plt+0xa220>
  407454:	add	x0, x0, #0x868
  407458:	bl	403d80 <gettext@plt>
  40745c:	mov	x1, x0
  407460:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407464:	add	x0, x0, #0x9d8
  407468:	ldr	x0, [x0]
  40746c:	mov	x2, x0
  407470:	mov	w0, #0x1                   	// #1
  407474:	bl	403c90 <errx@plt>
  407478:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40747c:	add	x0, x0, #0xa00
  407480:	ldr	w0, [x0]
  407484:	orr	w1, w0, #0x2
  407488:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40748c:	add	x0, x0, #0xa00
  407490:	str	w1, [x0]
  407494:	b	4079fc <ferror@plt+0x3c1c>
  407498:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40749c:	add	x0, x0, #0xa00
  4074a0:	ldr	w0, [x0]
  4074a4:	orr	w1, w0, #0x10
  4074a8:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4074ac:	add	x0, x0, #0xa00
  4074b0:	str	w1, [x0]
  4074b4:	b	4079fc <ferror@plt+0x3c1c>
  4074b8:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4074bc:	add	x0, x0, #0xa00
  4074c0:	ldr	w0, [x0]
  4074c4:	orr	w1, w0, #0x2000000
  4074c8:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4074cc:	add	x0, x0, #0xa00
  4074d0:	str	w1, [x0]
  4074d4:	b	4079fc <ferror@plt+0x3c1c>
  4074d8:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4074dc:	add	x0, x0, #0xa00
  4074e0:	ldr	w0, [x0]
  4074e4:	orr	w1, w0, #0x8
  4074e8:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4074ec:	add	x0, x0, #0xa00
  4074f0:	str	w1, [x0]
  4074f4:	b	4079fc <ferror@plt+0x3c1c>
  4074f8:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4074fc:	add	x0, x0, #0x9d8
  407500:	ldr	x1, [x0]
  407504:	add	x0, sp, #0x5c
  407508:	mov	x2, x1
  40750c:	mov	x1, x0
  407510:	ldr	x0, [sp, #200]
  407514:	bl	405fcc <ferror@plt+0x21ec>
  407518:	str	x0, [sp, #200]
  40751c:	b	4079fc <ferror@plt+0x3c1c>
  407520:	bl	404ef4 <ferror@plt+0x1114>
  407524:	b	4079fc <ferror@plt+0x3c1c>
  407528:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40752c:	add	x0, x0, #0x9d8
  407530:	ldr	x0, [x0]
  407534:	str	x0, [sp, #168]
  407538:	b	4079fc <ferror@plt+0x3c1c>
  40753c:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407540:	add	x0, x0, #0xad8
  407544:	str	xzr, [x0]
  407548:	b	4075ac <ferror@plt+0x37cc>
  40754c:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407550:	add	x0, x0, #0xad8
  407554:	ldr	x0, [x0]
  407558:	bl	404bc4 <ferror@plt+0xde4>
  40755c:	cmp	w0, #0x0
  407560:	b.ne	40758c <ferror@plt+0x37ac>  // b.any
  407564:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407568:	add	x0, x0, #0xad8
  40756c:	ldr	x2, [x0]
  407570:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407574:	add	x0, x0, #0xad8
  407578:	ldr	x1, [x0]
  40757c:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407580:	add	x0, x0, #0xa10
  407584:	str	w2, [x0, x1, lsl #2]
  407588:	b	407590 <ferror@plt+0x37b0>
  40758c:	nop
  407590:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407594:	add	x0, x0, #0xad8
  407598:	ldr	x0, [x0]
  40759c:	add	x1, x0, #0x1
  4075a0:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4075a4:	add	x0, x0, #0xad8
  4075a8:	str	x1, [x0]
  4075ac:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4075b0:	add	x0, x0, #0xad8
  4075b4:	ldr	x0, [x0]
  4075b8:	cmp	x0, #0x18
  4075bc:	b.ls	40754c <ferror@plt+0x376c>  // b.plast
  4075c0:	b	4079fc <ferror@plt+0x3c1c>
  4075c4:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4075c8:	add	x0, x0, #0x9d8
  4075cc:	ldr	x0, [x0]
  4075d0:	mov	x1, x0
  4075d4:	mov	w0, #0x3                   	// #3
  4075d8:	bl	404928 <ferror@plt+0xb48>
  4075dc:	b	4079fc <ferror@plt+0x3c1c>
  4075e0:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4075e4:	add	x0, x0, #0x9d8
  4075e8:	ldr	x0, [x0]
  4075ec:	cmp	x0, #0x0
  4075f0:	b.eq	407648 <ferror@plt+0x3868>  // b.none
  4075f4:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4075f8:	add	x0, x0, #0x9d8
  4075fc:	ldr	x4, [x0]
  407600:	adrp	x0, 404000 <ferror@plt+0x220>
  407604:	add	x3, x0, #0xd78
  407608:	mov	x2, #0x4                   	// #4
  40760c:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407610:	add	x1, x0, #0xae0
  407614:	mov	x0, x4
  407618:	bl	40c284 <ferror@plt+0x84a4>
  40761c:	mov	w1, w0
  407620:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407624:	add	x0, x0, #0xaf0
  407628:	str	w1, [x0]
  40762c:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407630:	add	x0, x0, #0xaf0
  407634:	ldr	w0, [x0]
  407638:	cmp	w0, #0x0
  40763c:	b.ge	407648 <ferror@plt+0x3868>  // b.tcont
  407640:	mov	w0, #0x1                   	// #1
  407644:	bl	4034b0 <exit@plt>
  407648:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40764c:	add	x0, x0, #0xa00
  407650:	ldr	w0, [x0]
  407654:	orr	w1, w0, #0x200
  407658:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40765c:	add	x0, x0, #0xa00
  407660:	str	w1, [x0]
  407664:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407668:	add	x0, x0, #0xa00
  40766c:	ldr	w0, [x0]
  407670:	and	w1, w0, #0xfeffffff
  407674:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407678:	add	x0, x0, #0xa00
  40767c:	str	w1, [x0]
  407680:	b	4079fc <ferror@plt+0x3c1c>
  407684:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407688:	add	x0, x0, #0xa00
  40768c:	ldr	w0, [x0]
  407690:	orr	w1, w0, #0x800000
  407694:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407698:	add	x0, x0, #0xa00
  40769c:	str	w1, [x0]
  4076a0:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4076a4:	add	x0, x0, #0xa00
  4076a8:	ldr	w0, [x0]
  4076ac:	and	w1, w0, #0xfeffffff
  4076b0:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4076b4:	add	x0, x0, #0xa00
  4076b8:	str	w1, [x0]
  4076bc:	b	4079fc <ferror@plt+0x3c1c>
  4076c0:	mov	w0, #0x2                   	// #2
  4076c4:	str	w0, [sp, #180]
  4076c8:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4076cc:	add	x0, x0, #0xa00
  4076d0:	ldr	w0, [x0]
  4076d4:	and	w1, w0, #0xfeffffff
  4076d8:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4076dc:	add	x0, x0, #0xa00
  4076e0:	str	w1, [x0]
  4076e4:	b	4079fc <ferror@plt+0x3c1c>
  4076e8:	mov	w0, #0x1                   	// #1
  4076ec:	str	w0, [sp, #180]
  4076f0:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4076f4:	add	x0, x0, #0xa00
  4076f8:	ldr	w0, [x0]
  4076fc:	and	w1, w0, #0xfeffffff
  407700:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407704:	add	x0, x0, #0xa00
  407708:	str	w1, [x0]
  40770c:	b	4079fc <ferror@plt+0x3c1c>
  407710:	mov	w0, #0x3                   	// #3
  407714:	str	w0, [sp, #180]
  407718:	b	4079fc <ferror@plt+0x3c1c>
  40771c:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407720:	add	x0, x0, #0x9d8
  407724:	ldr	x0, [x0]
  407728:	mov	x1, x0
  40772c:	mov	w0, #0x2                   	// #2
  407730:	bl	404928 <ferror@plt+0xb48>
  407734:	b	4079fc <ferror@plt+0x3c1c>
  407738:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40773c:	add	x0, x0, #0xa00
  407740:	ldr	w0, [x0]
  407744:	and	w1, w0, #0xfeffffff
  407748:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40774c:	add	x0, x0, #0xa00
  407750:	str	w1, [x0]
  407754:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407758:	add	x0, x0, #0xa00
  40775c:	ldr	w0, [x0]
  407760:	orr	w1, w0, #0x200000
  407764:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407768:	add	x0, x0, #0xa00
  40776c:	str	w1, [x0]
  407770:	b	4079fc <ferror@plt+0x3c1c>
  407774:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407778:	add	x0, x0, #0xa00
  40777c:	ldr	w0, [x0]
  407780:	and	w1, w0, #0xfeffffff
  407784:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407788:	add	x0, x0, #0xa00
  40778c:	str	w1, [x0]
  407790:	b	4079fc <ferror@plt+0x3c1c>
  407794:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407798:	add	x0, x0, #0xa00
  40779c:	ldr	w0, [x0]
  4077a0:	orr	w1, w0, #0x400000
  4077a4:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4077a8:	add	x0, x0, #0xa00
  4077ac:	str	w1, [x0]
  4077b0:	b	4079fc <ferror@plt+0x3c1c>
  4077b4:	mov	w0, #0x3                   	// #3
  4077b8:	str	w0, [sp, #180]
  4077bc:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4077c0:	add	x0, x0, #0x9d8
  4077c4:	ldr	x19, [x0]
  4077c8:	adrp	x0, 40e000 <ferror@plt+0xa220>
  4077cc:	add	x0, x0, #0x880
  4077d0:	bl	403d80 <gettext@plt>
  4077d4:	mov	x1, x0
  4077d8:	mov	x0, x19
  4077dc:	bl	40b47c <ferror@plt+0x769c>
  4077e0:	mov	w1, w0
  4077e4:	add	x0, sp, #0x5c
  4077e8:	mov	w2, w1
  4077ec:	mov	x1, x0
  4077f0:	ldr	x0, [sp, #200]
  4077f4:	bl	40603c <ferror@plt+0x225c>
  4077f8:	str	x0, [sp, #200]
  4077fc:	b	4079fc <ferror@plt+0x3c1c>
  407800:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407804:	add	x0, x0, #0xa00
  407808:	ldr	w0, [x0]
  40780c:	orr	w1, w0, #0x80
  407810:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407814:	add	x0, x0, #0xa00
  407818:	str	w1, [x0]
  40781c:	b	4079fc <ferror@plt+0x3c1c>
  407820:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407824:	add	x0, x0, #0xa00
  407828:	ldr	w0, [x0]
  40782c:	orr	w1, w0, #0x100
  407830:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407834:	add	x0, x0, #0xa00
  407838:	str	w1, [x0]
  40783c:	b	4079fc <ferror@plt+0x3c1c>
  407840:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407844:	add	x0, x0, #0x9d8
  407848:	ldr	x0, [x0]
  40784c:	bl	404a08 <ferror@plt+0xc28>
  407850:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407854:	add	x0, x0, #0xa00
  407858:	ldr	w0, [x0]
  40785c:	orr	w1, w0, #0x40
  407860:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407864:	add	x0, x0, #0xa00
  407868:	str	w1, [x0]
  40786c:	b	4079fc <ferror@plt+0x3c1c>
  407870:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407874:	add	x0, x0, #0xa00
  407878:	ldr	w0, [x0]
  40787c:	orr	w1, w0, #0x8000
  407880:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407884:	add	x0, x0, #0xa00
  407888:	str	w1, [x0]
  40788c:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407890:	add	x0, x0, #0x9d8
  407894:	ldr	x0, [x0]
  407898:	mov	x1, x0
  40789c:	mov	w0, #0x1                   	// #1
  4078a0:	bl	404928 <ferror@plt+0xb48>
  4078a4:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4078a8:	add	x0, x0, #0xa00
  4078ac:	ldr	w0, [x0]
  4078b0:	orr	w1, w0, #0x40
  4078b4:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4078b8:	add	x0, x0, #0xa00
  4078bc:	str	w1, [x0]
  4078c0:	b	4079fc <ferror@plt+0x3c1c>
  4078c4:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4078c8:	add	x0, x0, #0xa00
  4078cc:	ldr	w0, [x0]
  4078d0:	orr	w1, w0, #0x1000
  4078d4:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4078d8:	add	x0, x0, #0xa00
  4078dc:	str	w1, [x0]
  4078e0:	b	4079fc <ferror@plt+0x3c1c>
  4078e4:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4078e8:	add	x0, x0, #0x9d8
  4078ec:	ldr	x19, [x0]
  4078f0:	adrp	x0, 40e000 <ferror@plt+0xa220>
  4078f4:	add	x0, x0, #0x898
  4078f8:	bl	403d80 <gettext@plt>
  4078fc:	mov	x1, x0
  407900:	mov	x0, x19
  407904:	bl	40b384 <ferror@plt+0x75a4>
  407908:	str	w0, [sp, #184]
  40790c:	b	4079fc <ferror@plt+0x3c1c>
  407910:	mov	w0, #0x1                   	// #1
  407914:	str	w0, [sp, #192]
  407918:	b	4079fc <ferror@plt+0x3c1c>
  40791c:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407920:	add	x0, x0, #0xa00
  407924:	ldr	w0, [x0]
  407928:	orr	w1, w0, #0x10000
  40792c:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407930:	add	x0, x0, #0xa00
  407934:	str	w1, [x0]
  407938:	b	4079fc <ferror@plt+0x3c1c>
  40793c:	mov	w0, #0x1                   	// #1
  407940:	str	w0, [sp, #156]
  407944:	b	4079fc <ferror@plt+0x3c1c>
  407948:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40794c:	add	x0, x0, #0xa00
  407950:	ldr	w0, [x0]
  407954:	orr	w1, w0, #0x20000
  407958:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40795c:	add	x0, x0, #0xa00
  407960:	str	w1, [x0]
  407964:	b	4079fc <ferror@plt+0x3c1c>
  407968:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40796c:	add	x0, x0, #0xa00
  407970:	ldr	w0, [x0]
  407974:	orr	w1, w0, #0x40000
  407978:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40797c:	add	x0, x0, #0xa00
  407980:	str	w1, [x0]
  407984:	b	4079fc <ferror@plt+0x3c1c>
  407988:	bl	406d70 <ferror@plt+0x2f90>
  40798c:	adrp	x0, 40e000 <ferror@plt+0xa220>
  407990:	add	x0, x0, #0x8b8
  407994:	bl	403d80 <gettext@plt>
  407998:	mov	x3, x0
  40799c:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4079a0:	add	x0, x0, #0x9f0
  4079a4:	ldr	x1, [x0]
  4079a8:	adrp	x0, 40e000 <ferror@plt+0xa220>
  4079ac:	add	x2, x0, #0x8c8
  4079b0:	mov	x0, x3
  4079b4:	bl	403ce0 <printf@plt>
  4079b8:	mov	w0, #0x0                   	// #0
  4079bc:	bl	4034b0 <exit@plt>
  4079c0:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4079c4:	add	x0, x0, #0x9d0
  4079c8:	ldr	x19, [x0]
  4079cc:	adrp	x0, 40e000 <ferror@plt+0xa220>
  4079d0:	add	x0, x0, #0x8e0
  4079d4:	bl	403d80 <gettext@plt>
  4079d8:	mov	x1, x0
  4079dc:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4079e0:	add	x0, x0, #0x9f0
  4079e4:	ldr	x0, [x0]
  4079e8:	mov	x2, x0
  4079ec:	mov	x0, x19
  4079f0:	bl	403d90 <fprintf@plt>
  4079f4:	mov	w0, #0x1                   	// #1
  4079f8:	bl	4034b0 <exit@plt>
  4079fc:	mov	x4, #0x0                   	// #0
  407a00:	adrp	x0, 40e000 <ferror@plt+0xa220>
  407a04:	add	x3, x0, #0xdf0
  407a08:	adrp	x0, 40e000 <ferror@plt+0xa220>
  407a0c:	add	x2, x0, #0x908
  407a10:	ldr	x1, [sp, #32]
  407a14:	ldr	w0, [sp, #44]
  407a18:	bl	403960 <getopt_long@plt>
  407a1c:	str	w0, [sp, #120]
  407a20:	ldr	w0, [sp, #120]
  407a24:	cmn	w0, #0x1
  407a28:	b.ne	4072d0 <ferror@plt+0x34f0>  // b.any
  407a2c:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407a30:	add	x0, x0, #0xad8
  407a34:	ldr	x0, [x0]
  407a38:	cmp	x0, #0x0
  407a3c:	b.ne	407bf8 <ferror@plt+0x3e18>  // b.any
  407a40:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407a44:	add	x0, x0, #0xa00
  407a48:	ldr	w0, [x0]
  407a4c:	and	w0, w0, #0x400
  407a50:	cmp	w0, #0x0
  407a54:	b.eq	407bf8 <ferror@plt+0x3e18>  // b.none
  407a58:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407a5c:	add	x0, x0, #0xad8
  407a60:	ldr	x0, [x0]
  407a64:	add	x2, x0, #0x1
  407a68:	adrp	x1, 422000 <ferror@plt+0x1e220>
  407a6c:	add	x1, x1, #0xad8
  407a70:	str	x2, [x1]
  407a74:	mov	x1, x0
  407a78:	mov	x0, #0x32                  	// #50
  407a7c:	bl	40464c <ferror@plt+0x86c>
  407a80:	mov	x1, x0
  407a84:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407a88:	add	x0, x0, #0xa10
  407a8c:	str	wzr, [x0, x1, lsl #2]
  407a90:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407a94:	add	x0, x0, #0xad8
  407a98:	ldr	x0, [x0]
  407a9c:	add	x2, x0, #0x1
  407aa0:	adrp	x1, 422000 <ferror@plt+0x1e220>
  407aa4:	add	x1, x1, #0xad8
  407aa8:	str	x2, [x1]
  407aac:	mov	x1, x0
  407ab0:	mov	x0, #0x32                  	// #50
  407ab4:	bl	40464c <ferror@plt+0x86c>
  407ab8:	mov	x2, x0
  407abc:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407ac0:	add	x0, x0, #0xa10
  407ac4:	mov	w1, #0x2                   	// #2
  407ac8:	str	w1, [x0, x2, lsl #2]
  407acc:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407ad0:	add	x0, x0, #0xad8
  407ad4:	ldr	x0, [x0]
  407ad8:	add	x2, x0, #0x1
  407adc:	adrp	x1, 422000 <ferror@plt+0x1e220>
  407ae0:	add	x1, x1, #0xad8
  407ae4:	str	x2, [x1]
  407ae8:	mov	x1, x0
  407aec:	mov	x0, #0x32                  	// #50
  407af0:	bl	40464c <ferror@plt+0x86c>
  407af4:	mov	x2, x0
  407af8:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407afc:	add	x0, x0, #0xa10
  407b00:	mov	w1, #0xe                   	// #14
  407b04:	str	w1, [x0, x2, lsl #2]
  407b08:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407b0c:	add	x0, x0, #0xad8
  407b10:	ldr	x0, [x0]
  407b14:	add	x2, x0, #0x1
  407b18:	adrp	x1, 422000 <ferror@plt+0x1e220>
  407b1c:	add	x1, x1, #0xad8
  407b20:	str	x2, [x1]
  407b24:	mov	x1, x0
  407b28:	mov	x0, #0x32                  	// #50
  407b2c:	bl	40464c <ferror@plt+0x86c>
  407b30:	mov	x2, x0
  407b34:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407b38:	add	x0, x0, #0xa10
  407b3c:	mov	w1, #0x10                  	// #16
  407b40:	str	w1, [x0, x2, lsl #2]
  407b44:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407b48:	add	x0, x0, #0xad8
  407b4c:	ldr	x0, [x0]
  407b50:	add	x2, x0, #0x1
  407b54:	adrp	x1, 422000 <ferror@plt+0x1e220>
  407b58:	add	x1, x1, #0xad8
  407b5c:	str	x2, [x1]
  407b60:	mov	x1, x0
  407b64:	mov	x0, #0x32                  	// #50
  407b68:	bl	40464c <ferror@plt+0x86c>
  407b6c:	mov	x2, x0
  407b70:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407b74:	add	x0, x0, #0xa10
  407b78:	mov	w1, #0xf                   	// #15
  407b7c:	str	w1, [x0, x2, lsl #2]
  407b80:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407b84:	add	x0, x0, #0xad8
  407b88:	ldr	x0, [x0]
  407b8c:	add	x2, x0, #0x1
  407b90:	adrp	x1, 422000 <ferror@plt+0x1e220>
  407b94:	add	x1, x1, #0xad8
  407b98:	str	x2, [x1]
  407b9c:	mov	x1, x0
  407ba0:	mov	x0, #0x32                  	// #50
  407ba4:	bl	40464c <ferror@plt+0x86c>
  407ba8:	mov	x2, x0
  407bac:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407bb0:	add	x0, x0, #0xa10
  407bb4:	mov	w1, #0x11                  	// #17
  407bb8:	str	w1, [x0, x2, lsl #2]
  407bbc:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407bc0:	add	x0, x0, #0xad8
  407bc4:	ldr	x0, [x0]
  407bc8:	add	x2, x0, #0x1
  407bcc:	adrp	x1, 422000 <ferror@plt+0x1e220>
  407bd0:	add	x1, x1, #0xad8
  407bd4:	str	x2, [x1]
  407bd8:	mov	x1, x0
  407bdc:	mov	x0, #0x32                  	// #50
  407be0:	bl	40464c <ferror@plt+0x86c>
  407be4:	mov	x2, x0
  407be8:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407bec:	add	x0, x0, #0xa10
  407bf0:	mov	w1, #0x1                   	// #1
  407bf4:	str	w1, [x0, x2, lsl #2]
  407bf8:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407bfc:	add	x0, x0, #0xad8
  407c00:	ldr	x0, [x0]
  407c04:	cmp	x0, #0x0
  407c08:	b.ne	407d4c <ferror@plt+0x3f6c>  // b.any
  407c0c:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407c10:	add	x0, x0, #0xa00
  407c14:	ldr	w0, [x0]
  407c18:	and	w0, w0, #0x200
  407c1c:	cmp	w0, #0x0
  407c20:	b.eq	407c60 <ferror@plt+0x3e80>  // b.none
  407c24:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407c28:	add	x0, x0, #0xad8
  407c2c:	ldr	x0, [x0]
  407c30:	add	x2, x0, #0x1
  407c34:	adrp	x1, 422000 <ferror@plt+0x1e220>
  407c38:	add	x1, x1, #0xad8
  407c3c:	str	x2, [x1]
  407c40:	mov	x1, x0
  407c44:	mov	x0, #0x32                  	// #50
  407c48:	bl	40464c <ferror@plt+0x86c>
  407c4c:	mov	x2, x0
  407c50:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407c54:	add	x0, x0, #0xa10
  407c58:	mov	w1, #0xb                   	// #11
  407c5c:	str	w1, [x0, x2, lsl #2]
  407c60:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407c64:	add	x0, x0, #0xad8
  407c68:	ldr	x0, [x0]
  407c6c:	add	x2, x0, #0x1
  407c70:	adrp	x1, 422000 <ferror@plt+0x1e220>
  407c74:	add	x1, x1, #0xad8
  407c78:	str	x2, [x1]
  407c7c:	mov	x1, x0
  407c80:	mov	x0, #0x32                  	// #50
  407c84:	bl	40464c <ferror@plt+0x86c>
  407c88:	mov	x2, x0
  407c8c:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407c90:	add	x0, x0, #0xa10
  407c94:	mov	w1, #0x1                   	// #1
  407c98:	str	w1, [x0, x2, lsl #2]
  407c9c:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407ca0:	add	x0, x0, #0xad8
  407ca4:	ldr	x0, [x0]
  407ca8:	add	x2, x0, #0x1
  407cac:	adrp	x1, 422000 <ferror@plt+0x1e220>
  407cb0:	add	x1, x1, #0xad8
  407cb4:	str	x2, [x1]
  407cb8:	mov	x1, x0
  407cbc:	mov	x0, #0x32                  	// #50
  407cc0:	bl	40464c <ferror@plt+0x86c>
  407cc4:	mov	x1, x0
  407cc8:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407ccc:	add	x0, x0, #0xa10
  407cd0:	str	wzr, [x0, x1, lsl #2]
  407cd4:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407cd8:	add	x0, x0, #0xad8
  407cdc:	ldr	x0, [x0]
  407ce0:	add	x2, x0, #0x1
  407ce4:	adrp	x1, 422000 <ferror@plt+0x1e220>
  407ce8:	add	x1, x1, #0xad8
  407cec:	str	x2, [x1]
  407cf0:	mov	x1, x0
  407cf4:	mov	x0, #0x32                  	// #50
  407cf8:	bl	40464c <ferror@plt+0x86c>
  407cfc:	mov	x2, x0
  407d00:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407d04:	add	x0, x0, #0xa10
  407d08:	mov	w1, #0x2                   	// #2
  407d0c:	str	w1, [x0, x2, lsl #2]
  407d10:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407d14:	add	x0, x0, #0xad8
  407d18:	ldr	x0, [x0]
  407d1c:	add	x2, x0, #0x1
  407d20:	adrp	x1, 422000 <ferror@plt+0x1e220>
  407d24:	add	x1, x1, #0xad8
  407d28:	str	x2, [x1]
  407d2c:	mov	x1, x0
  407d30:	mov	x0, #0x32                  	// #50
  407d34:	bl	40464c <ferror@plt+0x86c>
  407d38:	mov	x2, x0
  407d3c:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407d40:	add	x0, x0, #0xa10
  407d44:	mov	w1, #0x3                   	// #3
  407d48:	str	w1, [x0, x2, lsl #2]
  407d4c:	ldr	x0, [sp, #168]
  407d50:	cmp	x0, #0x0
  407d54:	b.eq	407d8c <ferror@plt+0x3fac>  // b.none
  407d58:	adrp	x0, 404000 <ferror@plt+0x220>
  407d5c:	add	x4, x0, #0xf74
  407d60:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407d64:	add	x3, x0, #0xad8
  407d68:	mov	x2, #0x32                  	// #50
  407d6c:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407d70:	add	x1, x0, #0xa10
  407d74:	ldr	x0, [sp, #168]
  407d78:	bl	40c448 <ferror@plt+0x8668>
  407d7c:	cmp	w0, #0x0
  407d80:	b.ge	407d8c <ferror@plt+0x3fac>  // b.tcont
  407d84:	mov	w0, #0x1                   	// #1
  407d88:	b	408690 <ferror@plt+0x48b0>
  407d8c:	ldr	w0, [sp, #180]
  407d90:	cmp	w0, #0x0
  407d94:	b.ne	407db4 <ferror@plt+0x3fd4>  // b.any
  407d98:	ldr	w0, [sp, #192]
  407d9c:	cmp	w0, #0x0
  407da0:	b.eq	407dac <ferror@plt+0x3fcc>  // b.none
  407da4:	mov	w0, #0x1                   	// #1
  407da8:	b	407db0 <ferror@plt+0x3fd0>
  407dac:	mov	w0, #0x3                   	// #3
  407db0:	str	w0, [sp, #180]
  407db4:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407db8:	add	x0, x0, #0xa00
  407dbc:	ldr	w0, [x0]
  407dc0:	and	w0, w0, #0x200
  407dc4:	cmp	w0, #0x0
  407dc8:	b.eq	407df0 <ferror@plt+0x4010>  // b.none
  407dcc:	ldr	w0, [sp, #92]
  407dd0:	cmp	w0, #0x1
  407dd4:	b.le	407df0 <ferror@plt+0x4010>
  407dd8:	adrp	x0, 40e000 <ferror@plt+0xa220>
  407ddc:	add	x0, x0, #0x938
  407de0:	bl	403d80 <gettext@plt>
  407de4:	mov	x1, x0
  407de8:	mov	w0, #0x1                   	// #1
  407dec:	bl	403c90 <errx@plt>
  407df0:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407df4:	add	x0, x0, #0x9e0
  407df8:	ldr	w0, [x0]
  407dfc:	ldr	w1, [sp, #44]
  407e00:	cmp	w1, w0
  407e04:	b.le	407e40 <ferror@plt+0x4060>
  407e08:	mov	w0, #0x0                   	// #0
  407e0c:	bl	404860 <ferror@plt+0xa80>
  407e10:	cmp	x0, #0x0
  407e14:	b.ne	407e28 <ferror@plt+0x4048>  // b.any
  407e18:	mov	w0, #0x1                   	// #1
  407e1c:	bl	404860 <ferror@plt+0xa80>
  407e20:	cmp	x0, #0x0
  407e24:	b.eq	407e40 <ferror@plt+0x4060>  // b.none
  407e28:	adrp	x0, 40e000 <ferror@plt+0xa220>
  407e2c:	add	x0, x0, #0x978
  407e30:	bl	403d80 <gettext@plt>
  407e34:	mov	x1, x0
  407e38:	mov	w0, #0x1                   	// #1
  407e3c:	bl	403c90 <errx@plt>
  407e40:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407e44:	add	x0, x0, #0x9e0
  407e48:	ldr	w0, [x0]
  407e4c:	ldr	w1, [sp, #44]
  407e50:	cmp	w1, w0
  407e54:	b.le	407e8c <ferror@plt+0x40ac>
  407e58:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407e5c:	add	x0, x0, #0x9e0
  407e60:	ldr	w0, [x0]
  407e64:	add	w2, w0, #0x1
  407e68:	adrp	x1, 422000 <ferror@plt+0x1e220>
  407e6c:	add	x1, x1, #0x9e0
  407e70:	str	w2, [x1]
  407e74:	sxtw	x0, w0
  407e78:	lsl	x0, x0, #3
  407e7c:	ldr	x1, [sp, #32]
  407e80:	add	x0, x1, x0
  407e84:	ldr	x0, [x0]
  407e88:	bl	404a08 <ferror@plt+0xc28>
  407e8c:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407e90:	add	x0, x0, #0x9e0
  407e94:	ldr	w0, [x0]
  407e98:	ldr	w1, [sp, #44]
  407e9c:	cmp	w1, w0
  407ea0:	b.le	407ee0 <ferror@plt+0x4100>
  407ea4:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407ea8:	add	x0, x0, #0x9e0
  407eac:	ldr	w0, [x0]
  407eb0:	add	w2, w0, #0x1
  407eb4:	adrp	x1, 422000 <ferror@plt+0x1e220>
  407eb8:	add	x1, x1, #0x9e0
  407ebc:	str	w2, [x1]
  407ec0:	sxtw	x0, w0
  407ec4:	lsl	x0, x0, #3
  407ec8:	ldr	x1, [sp, #32]
  407ecc:	add	x0, x1, x0
  407ed0:	ldr	x0, [x0]
  407ed4:	mov	x1, x0
  407ed8:	mov	w0, #0x1                   	// #1
  407edc:	bl	404928 <ferror@plt+0xb48>
  407ee0:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407ee4:	add	x0, x0, #0xa00
  407ee8:	ldr	w0, [x0]
  407eec:	and	w0, w0, #0x100
  407ef0:	cmp	w0, #0x0
  407ef4:	b.eq	407f20 <ferror@plt+0x4140>  // b.none
  407ef8:	bl	404c24 <ferror@plt+0xe44>
  407efc:	cmp	w0, #0x0
  407f00:	b.eq	407f20 <ferror@plt+0x4140>  // b.none
  407f04:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407f08:	add	x0, x0, #0xa00
  407f0c:	ldr	w0, [x0]
  407f10:	and	w1, w0, #0xfffffeff
  407f14:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407f18:	add	x0, x0, #0xa00
  407f1c:	str	w1, [x0]
  407f20:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407f24:	add	x0, x0, #0xa00
  407f28:	ldr	w0, [x0]
  407f2c:	and	w0, w0, #0x100
  407f30:	cmp	w0, #0x0
  407f34:	b.ne	407f9c <ferror@plt+0x41bc>  // b.any
  407f38:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407f3c:	add	x0, x0, #0xa00
  407f40:	ldr	w0, [x0]
  407f44:	and	w0, w0, #0x8
  407f48:	cmp	w0, #0x0
  407f4c:	b.ne	407f80 <ferror@plt+0x41a0>  // b.any
  407f50:	mov	w0, #0x1                   	// #1
  407f54:	bl	404860 <ferror@plt+0xa80>
  407f58:	cmp	x0, #0x0
  407f5c:	b.ne	407f80 <ferror@plt+0x41a0>  // b.any
  407f60:	mov	w0, #0x0                   	// #0
  407f64:	bl	404860 <ferror@plt+0xa80>
  407f68:	cmp	x0, #0x0
  407f6c:	b.ne	407f80 <ferror@plt+0x41a0>  // b.any
  407f70:	mov	w0, #0xa                   	// #10
  407f74:	bl	404860 <ferror@plt+0xa80>
  407f78:	cmp	x0, #0x0
  407f7c:	b.eq	407f9c <ferror@plt+0x41bc>  // b.none
  407f80:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407f84:	add	x0, x0, #0xa00
  407f88:	ldr	w0, [x0]
  407f8c:	and	w1, w0, #0xfeffffff
  407f90:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407f94:	add	x0, x0, #0xa00
  407f98:	str	w1, [x0]
  407f9c:	adrp	x0, 422000 <ferror@plt+0x1e220>
  407fa0:	add	x0, x0, #0xa00
  407fa4:	ldr	w0, [x0]
  407fa8:	and	w0, w0, #0x40
  407fac:	cmp	w0, #0x0
  407fb0:	b.ne	40806c <ferror@plt+0x428c>  // b.any
  407fb4:	mov	w0, #0x1                   	// #1
  407fb8:	bl	404860 <ferror@plt+0xa80>
  407fbc:	cmp	x0, #0x0
  407fc0:	b.ne	40806c <ferror@plt+0x428c>  // b.any
  407fc4:	mov	w0, #0x0                   	// #0
  407fc8:	bl	404860 <ferror@plt+0xa80>
  407fcc:	cmp	x0, #0x0
  407fd0:	b.eq	40806c <ferror@plt+0x428c>  // b.none
  407fd4:	mov	w0, #0x0                   	// #0
  407fd8:	bl	404860 <ferror@plt+0xa80>
  407fdc:	str	x0, [sp, #112]
  407fe0:	mov	x2, #0x6                   	// #6
  407fe4:	adrp	x0, 40e000 <ferror@plt+0xa220>
  407fe8:	add	x1, x0, #0x9e0
  407fec:	ldr	x0, [sp, #112]
  407ff0:	bl	4036e0 <strncmp@plt>
  407ff4:	cmp	w0, #0x0
  407ff8:	b.eq	408050 <ferror@plt+0x4270>  // b.none
  407ffc:	mov	x2, #0x5                   	// #5
  408000:	adrp	x0, 40e000 <ferror@plt+0xa220>
  408004:	add	x1, x0, #0x9e8
  408008:	ldr	x0, [sp, #112]
  40800c:	bl	4036e0 <strncmp@plt>
  408010:	cmp	w0, #0x0
  408014:	b.eq	408050 <ferror@plt+0x4270>  // b.none
  408018:	mov	x2, #0xa                   	// #10
  40801c:	adrp	x0, 40e000 <ferror@plt+0xa220>
  408020:	add	x1, x0, #0x9f0
  408024:	ldr	x0, [sp, #112]
  408028:	bl	4036e0 <strncmp@plt>
  40802c:	cmp	w0, #0x0
  408030:	b.eq	408050 <ferror@plt+0x4270>  // b.none
  408034:	mov	x2, #0x9                   	// #9
  408038:	adrp	x0, 40e000 <ferror@plt+0xa220>
  40803c:	add	x1, x0, #0xa00
  408040:	ldr	x0, [sp, #112]
  408044:	bl	4036e0 <strncmp@plt>
  408048:	cmp	w0, #0x0
  40804c:	b.ne	40806c <ferror@plt+0x428c>  // b.any
  408050:	adrp	x0, 422000 <ferror@plt+0x1e220>
  408054:	add	x0, x0, #0xa00
  408058:	ldr	w0, [x0]
  40805c:	orr	w1, w0, #0x40
  408060:	adrp	x0, 422000 <ferror@plt+0x1e220>
  408064:	add	x0, x0, #0xa00
  408068:	str	w1, [x0]
  40806c:	mov	w0, #0x0                   	// #0
  408070:	bl	403950 <mnt_init_debug@plt>
  408074:	ldr	w0, [sp, #92]
  408078:	ldr	w2, [sp, #180]
  40807c:	mov	w1, w0
  408080:	ldr	x0, [sp, #200]
  408084:	bl	406088 <ferror@plt+0x22a8>
  408088:	str	x0, [sp, #128]
  40808c:	ldr	x0, [sp, #128]
  408090:	cmp	x0, #0x0
  408094:	b.eq	40863c <ferror@plt+0x485c>  // b.none
  408098:	ldr	w0, [sp, #180]
  40809c:	cmp	w0, #0x2
  4080a0:	b.ne	4080bc <ferror@plt+0x42dc>  // b.any
  4080a4:	ldr	x0, [sp, #128]
  4080a8:	bl	406320 <ferror@plt+0x2540>
  4080ac:	cmp	w0, #0x0
  4080b0:	b.eq	4080bc <ferror@plt+0x42dc>  // b.none
  4080b4:	mov	w0, #0x3                   	// #3
  4080b8:	str	w0, [sp, #180]
  4080bc:	ldr	x0, [sp, #128]
  4080c0:	bl	40628c <ferror@plt+0x24ac>
  4080c4:	str	w0, [sp, #124]
  4080c8:	ldr	w0, [sp, #124]
  4080cc:	cmp	w0, #0x0
  4080d0:	b.eq	4080fc <ferror@plt+0x431c>  // b.none
  4080d4:	ldr	w0, [sp, #156]
  4080d8:	cmp	w0, #0x0
  4080dc:	b.eq	4080fc <ferror@plt+0x431c>  // b.none
  4080e0:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4080e4:	add	x0, x0, #0xa00
  4080e8:	ldr	w0, [x0]
  4080ec:	orr	w1, w0, #0x1000000
  4080f0:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4080f4:	add	x0, x0, #0xa00
  4080f8:	str	w1, [x0]
  4080fc:	adrp	x0, 422000 <ferror@plt+0x1e220>
  408100:	add	x0, x0, #0xa00
  408104:	ldr	w0, [x0]
  408108:	and	w0, w0, #0x1000000
  40810c:	cmp	w0, #0x0
  408110:	b.eq	408148 <ferror@plt+0x4368>  // b.none
  408114:	ldr	w0, [sp, #92]
  408118:	cmp	w0, #0x1
  40811c:	b.gt	40812c <ferror@plt+0x434c>
  408120:	ldr	w0, [sp, #124]
  408124:	cmp	w0, #0x0
  408128:	b.ne	408148 <ferror@plt+0x4368>  // b.any
  40812c:	adrp	x0, 422000 <ferror@plt+0x1e220>
  408130:	add	x0, x0, #0xa00
  408134:	ldr	w0, [x0]
  408138:	and	w1, w0, #0xfeffffff
  40813c:	adrp	x0, 422000 <ferror@plt+0x1e220>
  408140:	add	x0, x0, #0xa00
  408144:	str	w1, [x0]
  408148:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40814c:	add	x0, x0, #0xa00
  408150:	ldr	w0, [x0]
  408154:	and	w0, w0, #0x4000
  408158:	cmp	w0, #0x0
  40815c:	b.ne	4081d0 <ferror@plt+0x43f0>  // b.any
  408160:	bl	4039a0 <mnt_new_cache@plt>
  408164:	mov	x1, x0
  408168:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40816c:	add	x0, x0, #0xa08
  408170:	str	x1, [x0]
  408174:	adrp	x0, 422000 <ferror@plt+0x1e220>
  408178:	add	x0, x0, #0xa08
  40817c:	ldr	x0, [x0]
  408180:	cmp	x0, #0x0
  408184:	b.ne	40819c <ferror@plt+0x43bc>  // b.any
  408188:	adrp	x0, 40e000 <ferror@plt+0xa220>
  40818c:	add	x0, x0, #0xa10
  408190:	bl	403d80 <gettext@plt>
  408194:	bl	403980 <warn@plt>
  408198:	b	408648 <ferror@plt+0x4868>
  40819c:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4081a0:	add	x0, x0, #0xa08
  4081a4:	ldr	x0, [x0]
  4081a8:	mov	x1, x0
  4081ac:	ldr	x0, [sp, #128]
  4081b0:	bl	403aa0 <mnt_table_set_cache@plt>
  4081b4:	ldr	w0, [sp, #180]
  4081b8:	cmp	w0, #0x3
  4081bc:	b.eq	4081d0 <ferror@plt+0x43f0>  // b.none
  4081c0:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4081c4:	add	x0, x0, #0xa08
  4081c8:	ldr	x0, [x0]
  4081cc:	bl	406204 <ferror@plt+0x2424>
  4081d0:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4081d4:	add	x0, x0, #0xa00
  4081d8:	ldr	w0, [x0]
  4081dc:	and	w0, w0, #0x1000
  4081e0:	cmp	w0, #0x0
  4081e4:	b.eq	4081fc <ferror@plt+0x441c>  // b.none
  4081e8:	adrp	x0, 406000 <ferror@plt+0x2220>
  4081ec:	add	x2, x0, #0xd24
  4081f0:	mov	w1, #0x4                   	// #4
  4081f4:	ldr	x0, [sp, #128]
  4081f8:	bl	4037e0 <mnt_table_uniq_fs@plt>
  4081fc:	ldr	w0, [sp, #192]
  408200:	cmp	w0, #0x0
  408204:	b.eq	408218 <ferror@plt+0x4438>  // b.none
  408208:	ldr	x0, [sp, #128]
  40820c:	bl	409df4 <ferror@plt+0x6014>
  408210:	str	w0, [sp, #188]
  408214:	b	408648 <ferror@plt+0x4868>
  408218:	mov	w0, #0x0                   	// #0
  40821c:	bl	403db0 <scols_init_debug@plt>
  408220:	bl	403740 <scols_new_table@plt>
  408224:	str	x0, [sp, #144]
  408228:	ldr	x0, [sp, #144]
  40822c:	cmp	x0, #0x0
  408230:	b.ne	408248 <ferror@plt+0x4468>  // b.any
  408234:	adrp	x0, 40e000 <ferror@plt+0xa220>
  408238:	add	x0, x0, #0xa38
  40823c:	bl	403d80 <gettext@plt>
  408240:	bl	403980 <warn@plt>
  408244:	b	408648 <ferror@plt+0x4868>
  408248:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40824c:	add	x0, x0, #0xa00
  408250:	ldr	w0, [x0]
  408254:	and	w0, w0, #0x200000
  408258:	cmp	w0, #0x0
  40825c:	cset	w0, ne  // ne = any
  408260:	and	w0, w0, #0xff
  408264:	mov	w1, w0
  408268:	ldr	x0, [sp, #144]
  40826c:	bl	4035b0 <scols_table_enable_raw@plt>
  408270:	adrp	x0, 422000 <ferror@plt+0x1e220>
  408274:	add	x0, x0, #0xa00
  408278:	ldr	w0, [x0]
  40827c:	and	w0, w0, #0x800000
  408280:	cmp	w0, #0x0
  408284:	cset	w0, ne  // ne = any
  408288:	and	w0, w0, #0xff
  40828c:	mov	w1, w0
  408290:	ldr	x0, [sp, #144]
  408294:	bl	403770 <scols_table_enable_export@plt>
  408298:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40829c:	add	x0, x0, #0xa00
  4082a0:	ldr	w0, [x0]
  4082a4:	and	w0, w0, #0x2000000
  4082a8:	cmp	w0, #0x0
  4082ac:	cset	w0, ne  // ne = any
  4082b0:	and	w0, w0, #0xff
  4082b4:	mov	w1, w0
  4082b8:	ldr	x0, [sp, #144]
  4082bc:	bl	403ab0 <scols_table_enable_json@plt>
  4082c0:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4082c4:	add	x0, x0, #0xa00
  4082c8:	ldr	w0, [x0]
  4082cc:	and	w0, w0, #0x100000
  4082d0:	cmp	w0, #0x0
  4082d4:	cset	w0, ne  // ne = any
  4082d8:	and	w0, w0, #0xff
  4082dc:	mov	w1, w0
  4082e0:	ldr	x0, [sp, #144]
  4082e4:	bl	403750 <scols_table_enable_ascii@plt>
  4082e8:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4082ec:	add	x0, x0, #0xa00
  4082f0:	ldr	w0, [x0]
  4082f4:	and	w0, w0, #0x400000
  4082f8:	cmp	w0, #0x0
  4082fc:	cset	w0, ne  // ne = any
  408300:	and	w0, w0, #0xff
  408304:	mov	w1, w0
  408308:	ldr	x0, [sp, #144]
  40830c:	bl	403530 <scols_table_enable_noheadings@plt>
  408310:	adrp	x0, 422000 <ferror@plt+0x1e220>
  408314:	add	x0, x0, #0xa00
  408318:	ldr	w0, [x0]
  40831c:	and	w0, w0, #0x2000000
  408320:	cmp	w0, #0x0
  408324:	b.eq	408338 <ferror@plt+0x4558>  // b.none
  408328:	adrp	x0, 40e000 <ferror@plt+0xa220>
  40832c:	add	x1, x0, #0xa58
  408330:	ldr	x0, [sp, #144]
  408334:	bl	403510 <scols_table_set_name@plt>
  408338:	str	xzr, [sp, #160]
  40833c:	b	4084c8 <ferror@plt+0x46e8>
  408340:	ldr	x0, [sp, #160]
  408344:	bl	404840 <ferror@plt+0xa60>
  408348:	str	w0, [sp, #140]
  40834c:	ldr	x0, [sp, #160]
  408350:	bl	40469c <ferror@plt+0x8bc>
  408354:	str	w0, [sp, #108]
  408358:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40835c:	add	x0, x0, #0xa00
  408360:	ldr	w0, [x0]
  408364:	and	w0, w0, #0x1000000
  408368:	cmp	w0, #0x0
  40836c:	b.ne	40837c <ferror@plt+0x459c>  // b.any
  408370:	ldr	w0, [sp, #140]
  408374:	and	w0, w0, #0xfffffffd
  408378:	str	w0, [sp, #140]
  40837c:	adrp	x0, 422000 <ferror@plt+0x1e220>
  408380:	add	x0, x0, #0xa00
  408384:	ldr	w0, [x0]
  408388:	and	w0, w0, #0x200
  40838c:	cmp	w0, #0x0
  408390:	b.ne	4083cc <ferror@plt+0x45ec>  // b.any
  408394:	ldr	w0, [sp, #108]
  408398:	bl	404bc4 <ferror@plt+0xde4>
  40839c:	cmp	w0, #0x0
  4083a0:	b.eq	4083cc <ferror@plt+0x45ec>  // b.none
  4083a4:	adrp	x0, 40e000 <ferror@plt+0xa220>
  4083a8:	add	x0, x0, #0xa68
  4083ac:	bl	403d80 <gettext@plt>
  4083b0:	mov	x19, x0
  4083b4:	ldr	x0, [sp, #160]
  4083b8:	bl	4047fc <ferror@plt+0xa1c>
  4083bc:	mov	x1, x0
  4083c0:	mov	x0, x19
  4083c4:	bl	403be0 <warnx@plt>
  4083c8:	b	408648 <ferror@plt+0x4868>
  4083cc:	ldr	x0, [sp, #160]
  4083d0:	bl	4047fc <ferror@plt+0xa1c>
  4083d4:	mov	x19, x0
  4083d8:	ldr	x0, [sp, #160]
  4083dc:	bl	40481c <ferror@plt+0xa3c>
  4083e0:	fcvt	d0, s0
  4083e4:	ldr	w2, [sp, #140]
  4083e8:	mov	x1, x19
  4083ec:	ldr	x0, [sp, #144]
  4083f0:	bl	403540 <scols_table_new_column@plt>
  4083f4:	str	x0, [sp, #96]
  4083f8:	ldr	x0, [sp, #96]
  4083fc:	cmp	x0, #0x0
  408400:	b.ne	408418 <ferror@plt+0x4638>  // b.any
  408404:	adrp	x0, 40e000 <ferror@plt+0xa220>
  408408:	add	x0, x0, #0xaa0
  40840c:	bl	403d80 <gettext@plt>
  408410:	bl	403980 <warn@plt>
  408414:	b	408648 <ferror@plt+0x4868>
  408418:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40841c:	add	x0, x0, #0xa00
  408420:	ldr	w0, [x0]
  408424:	and	w0, w0, #0x2000000
  408428:	cmp	w0, #0x0
  40842c:	b.eq	4084b0 <ferror@plt+0x46d0>  // b.none
  408430:	ldr	w0, [sp, #108]
  408434:	cmp	w0, #0x18
  408438:	b.gt	4084a0 <ferror@plt+0x46c0>
  40843c:	ldr	w0, [sp, #108]
  408440:	cmp	w0, #0x17
  408444:	b.ge	408490 <ferror@plt+0x46b0>  // b.tcont
  408448:	ldr	w0, [sp, #108]
  40844c:	cmp	w0, #0x10
  408450:	b.gt	408464 <ferror@plt+0x4684>
  408454:	ldr	w0, [sp, #108]
  408458:	cmp	w0, #0xe
  40845c:	b.ge	408478 <ferror@plt+0x4698>  // b.tcont
  408460:	b	4084a0 <ferror@plt+0x46c0>
  408464:	ldr	w0, [sp, #108]
  408468:	sub	w0, w0, #0x13
  40846c:	cmp	w0, #0x1
  408470:	b.hi	4084a0 <ferror@plt+0x46c0>  // b.pmore
  408474:	b	408490 <ferror@plt+0x46b0>
  408478:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40847c:	add	x0, x0, #0xa00
  408480:	ldr	w0, [x0]
  408484:	and	w0, w0, #0x2000
  408488:	cmp	w0, #0x0
  40848c:	b.eq	4084b8 <ferror@plt+0x46d8>  // b.none
  408490:	mov	w1, #0x1                   	// #1
  408494:	ldr	x0, [sp, #96]
  408498:	bl	403420 <scols_column_set_json_type@plt>
  40849c:	b	4084bc <ferror@plt+0x46dc>
  4084a0:	mov	w1, #0x0                   	// #0
  4084a4:	ldr	x0, [sp, #96]
  4084a8:	bl	403420 <scols_column_set_json_type@plt>
  4084ac:	b	4084bc <ferror@plt+0x46dc>
  4084b0:	nop
  4084b4:	b	4084bc <ferror@plt+0x46dc>
  4084b8:	nop
  4084bc:	ldr	x0, [sp, #160]
  4084c0:	add	x0, x0, #0x1
  4084c4:	str	x0, [sp, #160]
  4084c8:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4084cc:	add	x0, x0, #0xad8
  4084d0:	ldr	x0, [x0]
  4084d4:	ldr	x1, [sp, #160]
  4084d8:	cmp	x1, x0
  4084dc:	b.cc	408340 <ferror@plt+0x4560>  // b.lo, b.ul, b.last
  4084e0:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4084e4:	add	x0, x0, #0xa00
  4084e8:	ldr	w0, [x0]
  4084ec:	and	w0, w0, #0x200
  4084f0:	cmp	w0, #0x0
  4084f4:	b.eq	408538 <ferror@plt+0x4758>  // b.none
  4084f8:	ldr	x0, [sp, #200]
  4084fc:	cmp	x0, #0x0
  408500:	b.eq	408510 <ferror@plt+0x4730>  // b.none
  408504:	ldr	x0, [sp, #200]
  408508:	ldr	x0, [x0]
  40850c:	b	408518 <ferror@plt+0x4738>
  408510:	adrp	x0, 40d000 <ferror@plt+0x9220>
  408514:	add	x0, x0, #0xb38
  408518:	ldr	w4, [sp, #196]
  40851c:	ldr	x3, [sp, #144]
  408520:	ldr	w2, [sp, #184]
  408524:	mov	x1, x0
  408528:	ldr	x0, [sp, #128]
  40852c:	bl	40698c <ferror@plt+0x2bac>
  408530:	str	w0, [sp, #188]
  408534:	b	40860c <ferror@plt+0x482c>
  408538:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40853c:	add	x0, x0, #0xa00
  408540:	ldr	w0, [x0]
  408544:	and	w0, w0, #0x1000000
  408548:	cmp	w0, #0x0
  40854c:	b.eq	408584 <ferror@plt+0x47a4>  // b.none
  408550:	adrp	x0, 422000 <ferror@plt+0x1e220>
  408554:	add	x0, x0, #0xa00
  408558:	ldr	w0, [x0]
  40855c:	and	w0, w0, #0x100
  408560:	cmp	w0, #0x0
  408564:	b.ne	408584 <ferror@plt+0x47a4>  // b.any
  408568:	mov	x3, #0x0                   	// #0
  40856c:	mov	x2, #0x0                   	// #0
  408570:	ldr	x1, [sp, #128]
  408574:	ldr	x0, [sp, #144]
  408578:	bl	405e00 <ferror@plt+0x2020>
  40857c:	str	w0, [sp, #188]
  408580:	b	40860c <ferror@plt+0x482c>
  408584:	ldr	w2, [sp, #196]
  408588:	ldr	x1, [sp, #144]
  40858c:	ldr	x0, [sp, #128]
  408590:	bl	406778 <ferror@plt+0x2998>
  408594:	str	w0, [sp, #188]
  408598:	ldr	w0, [sp, #188]
  40859c:	cmp	w0, #0x0
  4085a0:	b.eq	40860c <ferror@plt+0x482c>  // b.none
  4085a4:	ldr	w0, [sp, #180]
  4085a8:	cmp	w0, #0x3
  4085ac:	b.ne	40860c <ferror@plt+0x482c>  // b.any
  4085b0:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4085b4:	add	x0, x0, #0xa00
  4085b8:	ldr	w0, [x0]
  4085bc:	and	w0, w0, #0x40
  4085c0:	cmp	w0, #0x0
  4085c4:	b.eq	40860c <ferror@plt+0x482c>  // b.none
  4085c8:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4085cc:	add	x0, x0, #0xa00
  4085d0:	ldr	w0, [x0]
  4085d4:	and	w0, w0, #0x8000
  4085d8:	cmp	w0, #0x0
  4085dc:	b.ne	40860c <ferror@plt+0x482c>  // b.any
  4085e0:	mov	w0, #0x1                   	// #1
  4085e4:	bl	404860 <ferror@plt+0xa80>
  4085e8:	cmp	x0, #0x0
  4085ec:	b.eq	40860c <ferror@plt+0x482c>  // b.none
  4085f0:	ldr	x0, [sp, #128]
  4085f4:	bl	404abc <ferror@plt+0xcdc>
  4085f8:	ldr	w2, [sp, #196]
  4085fc:	ldr	x1, [sp, #144]
  408600:	ldr	x0, [sp, #128]
  408604:	bl	406778 <ferror@plt+0x2998>
  408608:	str	w0, [sp, #188]
  40860c:	ldr	w0, [sp, #188]
  408610:	cmp	w0, #0x0
  408614:	b.ne	408644 <ferror@plt+0x4864>  // b.any
  408618:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40861c:	add	x0, x0, #0xa00
  408620:	ldr	w0, [x0]
  408624:	and	w0, w0, #0x200
  408628:	cmp	w0, #0x0
  40862c:	b.ne	408644 <ferror@plt+0x4864>  // b.any
  408630:	ldr	x0, [sp, #144]
  408634:	bl	403bd0 <scols_print_table@plt>
  408638:	b	408648 <ferror@plt+0x4868>
  40863c:	nop
  408640:	b	408648 <ferror@plt+0x4868>
  408644:	nop
  408648:	ldr	x0, [sp, #144]
  40864c:	bl	403860 <scols_unref_table@plt>
  408650:	ldr	x0, [sp, #128]
  408654:	bl	4034c0 <mnt_unref_table@plt>
  408658:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40865c:	add	x0, x0, #0xa08
  408660:	ldr	x0, [x0]
  408664:	bl	403a40 <mnt_unref_cache@plt>
  408668:	ldr	x0, [sp, #200]
  40866c:	bl	403a50 <free@plt>
  408670:	adrp	x0, 422000 <ferror@plt+0x1e220>
  408674:	add	x0, x0, #0xaf8
  408678:	ldr	x0, [x0]
  40867c:	bl	4038e0 <udev_unref@plt>
  408680:	ldr	w0, [sp, #188]
  408684:	cmp	w0, #0x0
  408688:	cset	w0, ne  // ne = any
  40868c:	and	w0, w0, #0xff
  408690:	ldr	x19, [sp, #16]
  408694:	ldp	x29, x30, [sp], #208
  408698:	ret
  40869c:	stp	x29, x30, [sp, #-48]!
  4086a0:	mov	x29, sp
  4086a4:	str	x0, [sp, #24]
  4086a8:	str	x1, [sp, #16]
  4086ac:	ldr	x1, [sp, #16]
  4086b0:	ldr	x0, [sp, #24]
  4086b4:	bl	4037f0 <realloc@plt>
  4086b8:	str	x0, [sp, #40]
  4086bc:	ldr	x0, [sp, #40]
  4086c0:	cmp	x0, #0x0
  4086c4:	b.ne	4086e8 <ferror@plt+0x4908>  // b.any
  4086c8:	ldr	x0, [sp, #16]
  4086cc:	cmp	x0, #0x0
  4086d0:	b.eq	4086e8 <ferror@plt+0x4908>  // b.none
  4086d4:	ldr	x2, [sp, #16]
  4086d8:	adrp	x0, 40f000 <ferror@plt+0xb220>
  4086dc:	add	x1, x0, #0x5a8
  4086e0:	mov	w0, #0x1                   	// #1
  4086e4:	bl	403dc0 <err@plt>
  4086e8:	ldr	x0, [sp, #40]
  4086ec:	ldp	x29, x30, [sp], #48
  4086f0:	ret
  4086f4:	stp	x29, x30, [sp, #-48]!
  4086f8:	mov	x29, sp
  4086fc:	str	x0, [sp, #24]
  408700:	ldr	x0, [sp, #24]
  408704:	cmp	x0, #0x0
  408708:	b.ne	40872c <ferror@plt+0x494c>  // b.any
  40870c:	adrp	x0, 40f000 <ferror@plt+0xb220>
  408710:	add	x3, x0, #0xbe0
  408714:	mov	w2, #0x4a                  	// #74
  408718:	adrp	x0, 40f000 <ferror@plt+0xb220>
  40871c:	add	x1, x0, #0x5c8
  408720:	adrp	x0, 40f000 <ferror@plt+0xb220>
  408724:	add	x0, x0, #0x5e0
  408728:	bl	403d00 <__assert_fail@plt>
  40872c:	ldr	x0, [sp, #24]
  408730:	bl	403840 <strdup@plt>
  408734:	str	x0, [sp, #40]
  408738:	ldr	x0, [sp, #40]
  40873c:	cmp	x0, #0x0
  408740:	b.ne	408754 <ferror@plt+0x4974>  // b.any
  408744:	adrp	x0, 40f000 <ferror@plt+0xb220>
  408748:	add	x1, x0, #0x5e8
  40874c:	mov	w0, #0x1                   	// #1
  408750:	bl	403dc0 <err@plt>
  408754:	ldr	x0, [sp, #40]
  408758:	ldp	x29, x30, [sp], #48
  40875c:	ret
  408760:	stp	x29, x30, [sp, #-96]!
  408764:	mov	x29, sp
  408768:	stp	x19, x20, [sp, #16]
  40876c:	str	x0, [sp, #88]
  408770:	strb	w1, [sp, #87]
  408774:	str	x2, [sp, #72]
  408778:	mov	x20, x3
  40877c:	ldr	x0, [sp, #88]
  408780:	ldrb	w0, [x0, #48]
  408784:	and	w0, w0, #0x1
  408788:	and	w0, w0, #0xff
  40878c:	cmp	w0, #0x0
  408790:	b.ne	4087d0 <ferror@plt+0x49f0>  // b.any
  408794:	adrp	x0, 422000 <ferror@plt+0x1e220>
  408798:	add	x0, x0, #0x9e8
  40879c:	ldr	x19, [x0]
  4087a0:	ldr	x0, [sp, #88]
  4087a4:	ldr	x0, [x0]
  4087a8:	bl	4037b0 <mnt_fs_get_target@plt>
  4087ac:	mov	x2, x0
  4087b0:	adrp	x0, 40f000 <ferror@plt+0xb220>
  4087b4:	add	x1, x0, #0x600
  4087b8:	mov	x0, x19
  4087bc:	bl	403d90 <fprintf@plt>
  4087c0:	ldr	x0, [sp, #88]
  4087c4:	ldrb	w1, [x0, #48]
  4087c8:	orr	w1, w1, #0x1
  4087cc:	strb	w1, [x0, #48]
  4087d0:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4087d4:	add	x0, x0, #0x9e8
  4087d8:	ldr	x3, [x0]
  4087dc:	ldrsb	w0, [sp, #87]
  4087e0:	mov	w2, w0
  4087e4:	adrp	x0, 40f000 <ferror@plt+0xb220>
  4087e8:	add	x1, x0, #0x608
  4087ec:	mov	x0, x3
  4087f0:	bl	403d90 <fprintf@plt>
  4087f4:	adrp	x0, 422000 <ferror@plt+0x1e220>
  4087f8:	add	x0, x0, #0x9e8
  4087fc:	ldr	x4, [x0]
  408800:	add	x2, sp, #0x20
  408804:	mov	x3, x20
  408808:	ldp	x0, x1, [x3]
  40880c:	stp	x0, x1, [x2]
  408810:	ldp	x0, x1, [x3, #16]
  408814:	stp	x0, x1, [x2, #16]
  408818:	add	x0, sp, #0x20
  40881c:	mov	x2, x0
  408820:	ldr	x1, [sp, #72]
  408824:	mov	x0, x4
  408828:	bl	403cd0 <vfprintf@plt>
  40882c:	adrp	x0, 422000 <ferror@plt+0x1e220>
  408830:	add	x0, x0, #0x9e8
  408834:	ldr	x0, [x0]
  408838:	mov	x1, x0
  40883c:	mov	w0, #0xa                   	// #10
  408840:	bl	4035a0 <fputc@plt>
  408844:	nop
  408848:	ldp	x19, x20, [sp, #16]
  40884c:	ldp	x29, x30, [sp], #96
  408850:	ret
  408854:	stp	x29, x30, [sp, #-272]!
  408858:	mov	x29, sp
  40885c:	str	x0, [sp, #56]
  408860:	str	x1, [sp, #48]
  408864:	str	x2, [sp, #224]
  408868:	str	x3, [sp, #232]
  40886c:	str	x4, [sp, #240]
  408870:	str	x5, [sp, #248]
  408874:	str	x6, [sp, #256]
  408878:	str	x7, [sp, #264]
  40887c:	str	q0, [sp, #96]
  408880:	str	q1, [sp, #112]
  408884:	str	q2, [sp, #128]
  408888:	str	q3, [sp, #144]
  40888c:	str	q4, [sp, #160]
  408890:	str	q5, [sp, #176]
  408894:	str	q6, [sp, #192]
  408898:	str	q7, [sp, #208]
  40889c:	ldr	x0, [sp, #56]
  4088a0:	ldr	w0, [x0, #40]
  4088a4:	add	w1, w0, #0x1
  4088a8:	ldr	x0, [sp, #56]
  4088ac:	str	w1, [x0, #40]
  4088b0:	add	x0, sp, #0x110
  4088b4:	str	x0, [sp, #64]
  4088b8:	add	x0, sp, #0x110
  4088bc:	str	x0, [sp, #72]
  4088c0:	add	x0, sp, #0xe0
  4088c4:	str	x0, [sp, #80]
  4088c8:	mov	w0, #0xffffffd0            	// #-48
  4088cc:	str	w0, [sp, #88]
  4088d0:	mov	w0, #0xffffff80            	// #-128
  4088d4:	str	w0, [sp, #92]
  4088d8:	add	x2, sp, #0x10
  4088dc:	add	x3, sp, #0x40
  4088e0:	ldp	x0, x1, [x3]
  4088e4:	stp	x0, x1, [x2]
  4088e8:	ldp	x0, x1, [x3, #16]
  4088ec:	stp	x0, x1, [x2, #16]
  4088f0:	add	x0, sp, #0x10
  4088f4:	mov	x3, x0
  4088f8:	ldr	x2, [sp, #48]
  4088fc:	mov	w1, #0x57                  	// #87
  408900:	ldr	x0, [sp, #56]
  408904:	bl	408760 <ferror@plt+0x4980>
  408908:	mov	w0, #0x0                   	// #0
  40890c:	ldp	x29, x30, [sp], #272
  408910:	ret
  408914:	stp	x29, x30, [sp, #-272]!
  408918:	mov	x29, sp
  40891c:	str	x0, [sp, #56]
  408920:	str	x1, [sp, #48]
  408924:	str	x2, [sp, #224]
  408928:	str	x3, [sp, #232]
  40892c:	str	x4, [sp, #240]
  408930:	str	x5, [sp, #248]
  408934:	str	x6, [sp, #256]
  408938:	str	x7, [sp, #264]
  40893c:	str	q0, [sp, #96]
  408940:	str	q1, [sp, #112]
  408944:	str	q2, [sp, #128]
  408948:	str	q3, [sp, #144]
  40894c:	str	q4, [sp, #160]
  408950:	str	q5, [sp, #176]
  408954:	str	q6, [sp, #192]
  408958:	str	q7, [sp, #208]
  40895c:	ldr	x0, [sp, #56]
  408960:	ldr	w0, [x0, #44]
  408964:	add	w1, w0, #0x1
  408968:	ldr	x0, [sp, #56]
  40896c:	str	w1, [x0, #44]
  408970:	add	x0, sp, #0x110
  408974:	str	x0, [sp, #64]
  408978:	add	x0, sp, #0x110
  40897c:	str	x0, [sp, #72]
  408980:	add	x0, sp, #0xe0
  408984:	str	x0, [sp, #80]
  408988:	mov	w0, #0xffffffd0            	// #-48
  40898c:	str	w0, [sp, #88]
  408990:	mov	w0, #0xffffff80            	// #-128
  408994:	str	w0, [sp, #92]
  408998:	add	x2, sp, #0x10
  40899c:	add	x3, sp, #0x40
  4089a0:	ldp	x0, x1, [x3]
  4089a4:	stp	x0, x1, [x2]
  4089a8:	ldp	x0, x1, [x3, #16]
  4089ac:	stp	x0, x1, [x2, #16]
  4089b0:	add	x0, sp, #0x10
  4089b4:	mov	x3, x0
  4089b8:	ldr	x2, [sp, #48]
  4089bc:	mov	w1, #0x45                  	// #69
  4089c0:	ldr	x0, [sp, #56]
  4089c4:	bl	408760 <ferror@plt+0x4980>
  4089c8:	mov	w0, #0x0                   	// #0
  4089cc:	ldp	x29, x30, [sp], #272
  4089d0:	ret
  4089d4:	stp	x29, x30, [sp, #-272]!
  4089d8:	mov	x29, sp
  4089dc:	str	x0, [sp, #56]
  4089e0:	str	x1, [sp, #48]
  4089e4:	str	x2, [sp, #224]
  4089e8:	str	x3, [sp, #232]
  4089ec:	str	x4, [sp, #240]
  4089f0:	str	x5, [sp, #248]
  4089f4:	str	x6, [sp, #256]
  4089f8:	str	x7, [sp, #264]
  4089fc:	str	q0, [sp, #96]
  408a00:	str	q1, [sp, #112]
  408a04:	str	q2, [sp, #128]
  408a08:	str	q3, [sp, #144]
  408a0c:	str	q4, [sp, #160]
  408a10:	str	q5, [sp, #176]
  408a14:	str	q6, [sp, #192]
  408a18:	str	q7, [sp, #208]
  408a1c:	adrp	x0, 422000 <ferror@plt+0x1e220>
  408a20:	add	x0, x0, #0xa00
  408a24:	ldr	w0, [x0]
  408a28:	and	w0, w0, #0x10000
  408a2c:	cmp	w0, #0x0
  408a30:	b.ne	408a3c <ferror@plt+0x4c5c>  // b.any
  408a34:	mov	w0, #0x0                   	// #0
  408a38:	b	408a98 <ferror@plt+0x4cb8>
  408a3c:	add	x0, sp, #0x110
  408a40:	str	x0, [sp, #64]
  408a44:	add	x0, sp, #0x110
  408a48:	str	x0, [sp, #72]
  408a4c:	add	x0, sp, #0xe0
  408a50:	str	x0, [sp, #80]
  408a54:	mov	w0, #0xffffffd0            	// #-48
  408a58:	str	w0, [sp, #88]
  408a5c:	mov	w0, #0xffffff80            	// #-128
  408a60:	str	w0, [sp, #92]
  408a64:	add	x2, sp, #0x10
  408a68:	add	x3, sp, #0x40
  408a6c:	ldp	x0, x1, [x3]
  408a70:	stp	x0, x1, [x2]
  408a74:	ldp	x0, x1, [x3, #16]
  408a78:	stp	x0, x1, [x2, #16]
  408a7c:	add	x0, sp, #0x10
  408a80:	mov	x3, x0
  408a84:	ldr	x2, [sp, #48]
  408a88:	mov	w1, #0x20                  	// #32
  408a8c:	ldr	x0, [sp, #56]
  408a90:	bl	408760 <ferror@plt+0x4980>
  408a94:	mov	w0, #0x0                   	// #0
  408a98:	ldp	x29, x30, [sp], #272
  408a9c:	ret
  408aa0:	stp	x29, x30, [sp, #-80]!
  408aa4:	mov	x29, sp
  408aa8:	str	x0, [sp, #24]
  408aac:	str	xzr, [sp, #56]
  408ab0:	ldr	x0, [sp, #24]
  408ab4:	ldr	x0, [x0]
  408ab8:	bl	4037b0 <mnt_fs_get_target@plt>
  408abc:	str	x0, [sp, #72]
  408ac0:	ldr	x0, [sp, #72]
  408ac4:	cmp	x0, #0x0
  408ac8:	b.eq	408b04 <ferror@plt+0x4d24>  // b.none
  408acc:	adrp	x0, 422000 <ferror@plt+0x1e220>
  408ad0:	add	x0, x0, #0xa00
  408ad4:	ldr	w0, [x0]
  408ad8:	and	w0, w0, #0x4000
  408adc:	cmp	w0, #0x0
  408ae0:	b.ne	408b04 <ferror@plt+0x4d24>  // b.any
  408ae4:	adrp	x0, 422000 <ferror@plt+0x1e220>
  408ae8:	add	x0, x0, #0xa08
  408aec:	ldr	x0, [x0]
  408af0:	mov	x1, x0
  408af4:	ldr	x0, [sp, #72]
  408af8:	bl	4035e0 <mnt_resolve_target@plt>
  408afc:	str	x0, [sp, #72]
  408b00:	b	408b18 <ferror@plt+0x4d38>
  408b04:	ldr	x0, [sp, #72]
  408b08:	cmp	x0, #0x0
  408b0c:	b.ne	408b18 <ferror@plt+0x4d38>  // b.any
  408b10:	mov	w0, #0x0                   	// #0
  408b14:	b	408cac <ferror@plt+0x4ecc>
  408b18:	mov	w0, #0x0                   	// #0
  408b1c:	bl	4035c0 <mnt_new_iter@plt>
  408b20:	str	x0, [sp, #56]
  408b24:	ldr	x0, [sp, #56]
  408b28:	cmp	x0, #0x0
  408b2c:	b.ne	408b44 <ferror@plt+0x4d64>  // b.any
  408b30:	adrp	x0, 40f000 <ferror@plt+0xb220>
  408b34:	add	x0, x0, #0x618
  408b38:	bl	403d80 <gettext@plt>
  408b3c:	bl	403980 <warn@plt>
  408b40:	b	408ca0 <ferror@plt+0x4ec0>
  408b44:	ldr	x0, [sp, #24]
  408b48:	ldr	x3, [x0, #8]
  408b4c:	ldr	x0, [sp, #24]
  408b50:	ldr	x0, [x0]
  408b54:	mov	x2, x0
  408b58:	ldr	x1, [sp, #56]
  408b5c:	mov	x0, x3
  408b60:	bl	4039e0 <mnt_table_set_iter@plt>
  408b64:	ldr	x0, [sp, #24]
  408b68:	ldr	x0, [x0, #8]
  408b6c:	add	x1, sp, #0x28
  408b70:	mov	x2, x1
  408b74:	ldr	x1, [sp, #56]
  408b78:	bl	403580 <mnt_table_next_fs@plt>
  408b7c:	cmp	w0, #0x0
  408b80:	b.ne	408c9c <ferror@plt+0x4ebc>  // b.any
  408b84:	b	408c78 <ferror@plt+0x4e98>
  408b88:	ldr	x0, [sp, #40]
  408b8c:	bl	4037b0 <mnt_fs_get_target@plt>
  408b90:	str	x0, [sp, #64]
  408b94:	ldr	x0, [sp, #64]
  408b98:	cmp	x0, #0x0
  408b9c:	b.eq	408bd8 <ferror@plt+0x4df8>  // b.none
  408ba0:	adrp	x0, 422000 <ferror@plt+0x1e220>
  408ba4:	add	x0, x0, #0xa00
  408ba8:	ldr	w0, [x0]
  408bac:	and	w0, w0, #0x4000
  408bb0:	cmp	w0, #0x0
  408bb4:	b.ne	408bd8 <ferror@plt+0x4df8>  // b.any
  408bb8:	adrp	x0, 422000 <ferror@plt+0x1e220>
  408bbc:	add	x0, x0, #0xa08
  408bc0:	ldr	x0, [x0]
  408bc4:	mov	x1, x0
  408bc8:	ldr	x0, [sp, #64]
  408bcc:	bl	4035e0 <mnt_resolve_target@plt>
  408bd0:	str	x0, [sp, #64]
  408bd4:	b	408be8 <ferror@plt+0x4e08>
  408bd8:	ldr	x0, [sp, #64]
  408bdc:	cmp	x0, #0x0
  408be0:	b.ne	408be8 <ferror@plt+0x4e08>  // b.any
  408be4:	b	408c78 <ferror@plt+0x4e98>
  408be8:	ldr	x0, [sp, #64]
  408bec:	bl	403480 <strlen@plt>
  408bf0:	str	x0, [sp, #48]
  408bf4:	ldr	x2, [sp, #48]
  408bf8:	ldr	x1, [sp, #72]
  408bfc:	ldr	x0, [sp, #64]
  408c00:	bl	4036e0 <strncmp@plt>
  408c04:	cmp	w0, #0x0
  408c08:	b.ne	408c78 <ferror@plt+0x4e98>  // b.any
  408c0c:	ldr	x1, [sp, #72]
  408c10:	ldr	x0, [sp, #48]
  408c14:	add	x0, x1, x0
  408c18:	ldrsb	w0, [x0]
  408c1c:	cmp	w0, #0x0
  408c20:	b.ne	408c40 <ferror@plt+0x4e60>  // b.any
  408c24:	adrp	x0, 40f000 <ferror@plt+0xb220>
  408c28:	add	x0, x0, #0x640
  408c2c:	bl	403d80 <gettext@plt>
  408c30:	mov	x1, x0
  408c34:	ldr	x0, [sp, #24]
  408c38:	bl	408854 <ferror@plt+0x4a74>
  408c3c:	b	408c78 <ferror@plt+0x4e98>
  408c40:	ldr	x1, [sp, #72]
  408c44:	ldr	x0, [sp, #48]
  408c48:	add	x0, x1, x0
  408c4c:	ldrsb	w0, [x0]
  408c50:	cmp	w0, #0x2f
  408c54:	b.ne	408c78 <ferror@plt+0x4e98>  // b.any
  408c58:	adrp	x0, 40f000 <ferror@plt+0xb220>
  408c5c:	add	x0, x0, #0x660
  408c60:	bl	403d80 <gettext@plt>
  408c64:	ldr	x3, [sp, #64]
  408c68:	ldr	x2, [sp, #72]
  408c6c:	mov	x1, x0
  408c70:	ldr	x0, [sp, #24]
  408c74:	bl	408914 <ferror@plt+0x4b34>
  408c78:	ldr	x0, [sp, #24]
  408c7c:	ldr	x0, [x0, #8]
  408c80:	add	x1, sp, #0x28
  408c84:	mov	x2, x1
  408c88:	ldr	x1, [sp, #56]
  408c8c:	bl	403580 <mnt_table_next_fs@plt>
  408c90:	cmp	w0, #0x0
  408c94:	b.eq	408b88 <ferror@plt+0x4da8>  // b.none
  408c98:	b	408ca0 <ferror@plt+0x4ec0>
  408c9c:	nop
  408ca0:	ldr	x0, [sp, #56]
  408ca4:	bl	403a30 <mnt_free_iter@plt>
  408ca8:	mov	w0, #0x0                   	// #0
  408cac:	ldp	x29, x30, [sp], #80
  408cb0:	ret
  408cb4:	stp	x29, x30, [sp, #-176]!
  408cb8:	mov	x29, sp
  408cbc:	str	x0, [sp, #24]
  408cc0:	ldr	x0, [sp, #24]
  408cc4:	ldr	x0, [x0]
  408cc8:	bl	4037b0 <mnt_fs_get_target@plt>
  408ccc:	str	x0, [sp, #168]
  408cd0:	ldr	x0, [sp, #168]
  408cd4:	cmp	x0, #0x0
  408cd8:	b.ne	408cf8 <ferror@plt+0x4f18>  // b.any
  408cdc:	adrp	x0, 40f000 <ferror@plt+0xb220>
  408ce0:	add	x0, x0, #0x688
  408ce4:	bl	403d80 <gettext@plt>
  408ce8:	mov	x1, x0
  408cec:	ldr	x0, [sp, #24]
  408cf0:	bl	408914 <ferror@plt+0x4b34>
  408cf4:	b	408e60 <ferror@plt+0x5080>
  408cf8:	adrp	x0, 422000 <ferror@plt+0x1e220>
  408cfc:	add	x0, x0, #0xa00
  408d00:	ldr	w0, [x0]
  408d04:	and	w0, w0, #0x4000
  408d08:	cmp	w0, #0x0
  408d0c:	b.ne	408d78 <ferror@plt+0x4f98>  // b.any
  408d10:	adrp	x0, 422000 <ferror@plt+0x1e220>
  408d14:	add	x0, x0, #0xa08
  408d18:	ldr	x0, [x0]
  408d1c:	mov	x1, x0
  408d20:	ldr	x0, [sp, #168]
  408d24:	bl	4035e0 <mnt_resolve_target@plt>
  408d28:	str	x0, [sp, #160]
  408d2c:	ldr	x0, [sp, #160]
  408d30:	cmp	x0, #0x0
  408d34:	b.ne	408d40 <ferror@plt+0x4f60>  // b.any
  408d38:	mov	w0, #0xfffffff4            	// #-12
  408d3c:	b	408e60 <ferror@plt+0x5080>
  408d40:	ldr	x1, [sp, #168]
  408d44:	ldr	x0, [sp, #160]
  408d48:	bl	403970 <strcmp@plt>
  408d4c:	cmp	w0, #0x0
  408d50:	b.eq	408d70 <ferror@plt+0x4f90>  // b.none
  408d54:	adrp	x0, 40f000 <ferror@plt+0xb220>
  408d58:	add	x0, x0, #0x6a8
  408d5c:	bl	403d80 <gettext@plt>
  408d60:	ldr	x2, [sp, #160]
  408d64:	mov	x1, x0
  408d68:	ldr	x0, [sp, #24]
  408d6c:	bl	408854 <ferror@plt+0x4a74>
  408d70:	ldr	x0, [sp, #160]
  408d74:	str	x0, [sp, #168]
  408d78:	add	x0, sp, #0x20
  408d7c:	mov	x1, x0
  408d80:	ldr	x0, [sp, #168]
  408d84:	bl	40d390 <ferror@plt+0x95b0>
  408d88:	cmp	w0, #0x0
  408d8c:	b.eq	408df0 <ferror@plt+0x5010>  // b.none
  408d90:	ldr	x0, [sp, #24]
  408d94:	ldr	x4, [x0]
  408d98:	mov	x3, #0x0                   	// #0
  408d9c:	mov	x2, #0x0                   	// #0
  408da0:	adrp	x0, 40f000 <ferror@plt+0xb220>
  408da4:	add	x1, x0, #0x6d0
  408da8:	mov	x0, x4
  408dac:	bl	403a10 <mnt_fs_get_option@plt>
  408db0:	cmp	w0, #0x1
  408db4:	b.ne	408dd4 <ferror@plt+0x4ff4>  // b.any
  408db8:	adrp	x0, 40f000 <ferror@plt+0xb220>
  408dbc:	add	x0, x0, #0x6d8
  408dc0:	bl	403d80 <gettext@plt>
  408dc4:	mov	x1, x0
  408dc8:	ldr	x0, [sp, #24]
  408dcc:	bl	408914 <ferror@plt+0x4b34>
  408dd0:	b	408e5c <ferror@plt+0x507c>
  408dd4:	adrp	x0, 40f000 <ferror@plt+0xb220>
  408dd8:	add	x0, x0, #0x700
  408ddc:	bl	403d80 <gettext@plt>
  408de0:	mov	x1, x0
  408de4:	ldr	x0, [sp, #24]
  408de8:	bl	408854 <ferror@plt+0x4a74>
  408dec:	b	408e5c <ferror@plt+0x507c>
  408df0:	ldr	w0, [sp, #48]
  408df4:	and	w0, w0, #0xf000
  408df8:	cmp	w0, #0x4, lsl #12
  408dfc:	b.eq	408e44 <ferror@plt+0x5064>  // b.none
  408e00:	ldr	x0, [sp, #24]
  408e04:	ldr	x4, [x0]
  408e08:	mov	x3, #0x0                   	// #0
  408e0c:	mov	x2, #0x0                   	// #0
  408e10:	adrp	x0, 40f000 <ferror@plt+0xb220>
  408e14:	add	x1, x0, #0x718
  408e18:	mov	x0, x4
  408e1c:	bl	403a10 <mnt_fs_get_option@plt>
  408e20:	cmp	w0, #0x1
  408e24:	b.ne	408e44 <ferror@plt+0x5064>  // b.any
  408e28:	adrp	x0, 40f000 <ferror@plt+0xb220>
  408e2c:	add	x0, x0, #0x720
  408e30:	bl	403d80 <gettext@plt>
  408e34:	mov	x1, x0
  408e38:	ldr	x0, [sp, #24]
  408e3c:	bl	408914 <ferror@plt+0x4b34>
  408e40:	b	408e5c <ferror@plt+0x507c>
  408e44:	adrp	x0, 40f000 <ferror@plt+0xb220>
  408e48:	add	x0, x0, #0x740
  408e4c:	bl	403d80 <gettext@plt>
  408e50:	mov	x1, x0
  408e54:	ldr	x0, [sp, #24]
  408e58:	bl	4089d4 <ferror@plt+0x4bf4>
  408e5c:	mov	w0, #0x0                   	// #0
  408e60:	ldp	x29, x30, [sp], #176
  408e64:	ret
  408e68:	stp	x29, x30, [sp, #-64]!
  408e6c:	mov	x29, sp
  408e70:	str	x0, [sp, #40]
  408e74:	str	x1, [sp, #32]
  408e78:	str	x2, [sp, #24]
  408e7c:	adrp	x0, 422000 <ferror@plt+0x1e220>
  408e80:	add	x0, x0, #0xa08
  408e84:	ldr	x0, [x0]
  408e88:	mov	x2, x0
  408e8c:	ldr	x1, [sp, #24]
  408e90:	ldr	x0, [sp, #32]
  408e94:	bl	403b40 <mnt_resolve_tag@plt>
  408e98:	str	x0, [sp, #56]
  408e9c:	ldr	x0, [sp, #56]
  408ea0:	cmp	x0, #0x0
  408ea4:	b.ne	408f18 <ferror@plt+0x5138>  // b.any
  408ea8:	ldr	x0, [sp, #40]
  408eac:	ldr	x4, [x0]
  408eb0:	mov	x3, #0x0                   	// #0
  408eb4:	mov	x2, #0x0                   	// #0
  408eb8:	adrp	x0, 40f000 <ferror@plt+0xb220>
  408ebc:	add	x1, x0, #0x6d0
  408ec0:	mov	x0, x4
  408ec4:	bl	403a10 <mnt_fs_get_option@plt>
  408ec8:	cmp	w0, #0x1
  408ecc:	b.ne	408ef4 <ferror@plt+0x5114>  // b.any
  408ed0:	adrp	x0, 40f000 <ferror@plt+0xb220>
  408ed4:	add	x0, x0, #0x750
  408ed8:	bl	403d80 <gettext@plt>
  408edc:	ldr	x3, [sp, #24]
  408ee0:	ldr	x2, [sp, #32]
  408ee4:	mov	x1, x0
  408ee8:	ldr	x0, [sp, #40]
  408eec:	bl	408914 <ferror@plt+0x4b34>
  408ef0:	b	408f3c <ferror@plt+0x515c>
  408ef4:	adrp	x0, 40f000 <ferror@plt+0xb220>
  408ef8:	add	x0, x0, #0x780
  408efc:	bl	403d80 <gettext@plt>
  408f00:	ldr	x3, [sp, #24]
  408f04:	ldr	x2, [sp, #32]
  408f08:	mov	x1, x0
  408f0c:	ldr	x0, [sp, #40]
  408f10:	bl	408854 <ferror@plt+0x4a74>
  408f14:	b	408f3c <ferror@plt+0x515c>
  408f18:	adrp	x0, 40f000 <ferror@plt+0xb220>
  408f1c:	add	x0, x0, #0x798
  408f20:	bl	403d80 <gettext@plt>
  408f24:	ldr	x4, [sp, #56]
  408f28:	ldr	x3, [sp, #24]
  408f2c:	ldr	x2, [sp, #32]
  408f30:	mov	x1, x0
  408f34:	ldr	x0, [sp, #40]
  408f38:	bl	4089d4 <ferror@plt+0x4bf4>
  408f3c:	ldr	x0, [sp, #56]
  408f40:	ldp	x29, x30, [sp], #64
  408f44:	ret
  408f48:	stp	x29, x30, [sp, #-208]!
  408f4c:	mov	x29, sp
  408f50:	str	x0, [sp, #24]
  408f54:	ldr	x0, [sp, #24]
  408f58:	ldr	x0, [x0]
  408f5c:	bl	4038c0 <mnt_fs_get_srcpath@plt>
  408f60:	str	x0, [sp, #200]
  408f64:	str	xzr, [sp, #184]
  408f68:	str	xzr, [sp, #176]
  408f6c:	str	wzr, [sp, #196]
  408f70:	ldr	x0, [sp, #200]
  408f74:	cmp	x0, #0x0
  408f78:	b.ne	408fe8 <ferror@plt+0x5208>  // b.any
  408f7c:	str	xzr, [sp, #40]
  408f80:	str	xzr, [sp, #32]
  408f84:	ldr	x0, [sp, #24]
  408f88:	ldr	x0, [x0]
  408f8c:	add	x2, sp, #0x20
  408f90:	add	x1, sp, #0x28
  408f94:	bl	4039c0 <mnt_fs_get_tag@plt>
  408f98:	cmp	w0, #0x0
  408f9c:	b.eq	408fbc <ferror@plt+0x51dc>  // b.none
  408fa0:	adrp	x0, 40f000 <ferror@plt+0xb220>
  408fa4:	add	x0, x0, #0x7b0
  408fa8:	bl	403d80 <gettext@plt>
  408fac:	mov	x1, x0
  408fb0:	ldr	x0, [sp, #24]
  408fb4:	bl	408914 <ferror@plt+0x4b34>
  408fb8:	b	4091ac <ferror@plt+0x53cc>
  408fbc:	ldr	x0, [sp, #40]
  408fc0:	ldr	x1, [sp, #32]
  408fc4:	mov	x2, x1
  408fc8:	mov	x1, x0
  408fcc:	ldr	x0, [sp, #24]
  408fd0:	bl	408e68 <ferror@plt+0x5088>
  408fd4:	str	x0, [sp, #200]
  408fd8:	ldr	x0, [sp, #200]
  408fdc:	cmp	x0, #0x0
  408fe0:	b.ne	409044 <ferror@plt+0x5264>  // b.any
  408fe4:	b	409198 <ferror@plt+0x53b8>
  408fe8:	add	x1, sp, #0xb0
  408fec:	add	x0, sp, #0xb8
  408ff0:	mov	x2, x1
  408ff4:	mov	x1, x0
  408ff8:	ldr	x0, [sp, #200]
  408ffc:	bl	403a20 <blkid_parse_tag_string@plt>
  409000:	cmp	w0, #0x0
  409004:	b.ne	409044 <ferror@plt+0x5264>  // b.any
  409008:	add	x0, sp, #0x30
  40900c:	mov	x1, x0
  409010:	ldr	x0, [sp, #200]
  409014:	bl	40d390 <ferror@plt+0x95b0>
  409018:	cmp	w0, #0x0
  40901c:	b.eq	409044 <ferror@plt+0x5264>  // b.none
  409020:	adrp	x0, 40f000 <ferror@plt+0xb220>
  409024:	add	x0, x0, #0x7d0
  409028:	bl	403d80 <gettext@plt>
  40902c:	ldr	x2, [sp, #200]
  409030:	mov	x1, x0
  409034:	ldr	x0, [sp, #24]
  409038:	bl	408914 <ferror@plt+0x4b34>
  40903c:	str	w0, [sp, #196]
  409040:	b	409198 <ferror@plt+0x53b8>
  409044:	ldr	x0, [sp, #24]
  409048:	ldr	x4, [x0]
  40904c:	mov	x3, #0x0                   	// #0
  409050:	mov	x2, #0x0                   	// #0
  409054:	adrp	x0, 40f000 <ferror@plt+0xb220>
  409058:	add	x1, x0, #0x718
  40905c:	mov	x0, x4
  409060:	bl	403a10 <mnt_fs_get_option@plt>
  409064:	cmp	w0, #0x0
  409068:	cset	w0, eq  // eq = none
  40906c:	and	w0, w0, #0xff
  409070:	str	w0, [sp, #192]
  409074:	ldr	x0, [sp, #24]
  409078:	ldr	x0, [x0]
  40907c:	bl	403a00 <mnt_fs_is_pseudofs@plt>
  409080:	cmp	w0, #0x0
  409084:	b.ne	40909c <ferror@plt+0x52bc>  // b.any
  409088:	ldr	x0, [sp, #24]
  40908c:	ldr	x0, [x0]
  409090:	bl	403a60 <mnt_fs_is_netfs@plt>
  409094:	cmp	w0, #0x0
  409098:	b.eq	4090bc <ferror@plt+0x52dc>  // b.none
  40909c:	adrp	x0, 40f000 <ferror@plt+0xb220>
  4090a0:	add	x0, x0, #0x7f0
  4090a4:	bl	403d80 <gettext@plt>
  4090a8:	ldr	x2, [sp, #200]
  4090ac:	mov	x1, x0
  4090b0:	ldr	x0, [sp, #24]
  4090b4:	bl	4089d4 <ferror@plt+0x4bf4>
  4090b8:	b	409198 <ferror@plt+0x53b8>
  4090bc:	add	x0, sp, #0x30
  4090c0:	mov	x1, x0
  4090c4:	ldr	x0, [sp, #200]
  4090c8:	bl	40d390 <ferror@plt+0x95b0>
  4090cc:	cmp	w0, #0x0
  4090d0:	b.eq	4090f4 <ferror@plt+0x5314>  // b.none
  4090d4:	adrp	x0, 40f000 <ferror@plt+0xb220>
  4090d8:	add	x0, x0, #0x818
  4090dc:	bl	403d80 <gettext@plt>
  4090e0:	ldr	x2, [sp, #200]
  4090e4:	mov	x1, x0
  4090e8:	ldr	x0, [sp, #24]
  4090ec:	bl	408854 <ferror@plt+0x4a74>
  4090f0:	b	409198 <ferror@plt+0x53b8>
  4090f4:	ldr	w0, [sp, #64]
  4090f8:	and	w0, w0, #0xf000
  4090fc:	cmp	w0, #0x4, lsl #12
  409100:	b.eq	409114 <ferror@plt+0x5334>  // b.none
  409104:	ldr	w0, [sp, #64]
  409108:	and	w0, w0, #0xf000
  40910c:	cmp	w0, #0x8, lsl #12
  409110:	b.ne	409140 <ferror@plt+0x5360>  // b.any
  409114:	ldr	w0, [sp, #192]
  409118:	cmp	w0, #0x0
  40911c:	b.ne	409140 <ferror@plt+0x5360>  // b.any
  409120:	adrp	x0, 40f000 <ferror@plt+0xb220>
  409124:	add	x0, x0, #0x838
  409128:	bl	403d80 <gettext@plt>
  40912c:	ldr	x2, [sp, #200]
  409130:	mov	x1, x0
  409134:	ldr	x0, [sp, #24]
  409138:	bl	408854 <ferror@plt+0x4a74>
  40913c:	b	409198 <ferror@plt+0x53b8>
  409140:	ldr	w0, [sp, #64]
  409144:	and	w0, w0, #0xf000
  409148:	cmp	w0, #0x6, lsl #12
  40914c:	b.eq	40917c <ferror@plt+0x539c>  // b.none
  409150:	ldr	w0, [sp, #192]
  409154:	cmp	w0, #0x0
  409158:	b.ne	40917c <ferror@plt+0x539c>  // b.any
  40915c:	adrp	x0, 40f000 <ferror@plt+0xb220>
  409160:	add	x0, x0, #0x870
  409164:	bl	403d80 <gettext@plt>
  409168:	ldr	x2, [sp, #200]
  40916c:	mov	x1, x0
  409170:	ldr	x0, [sp, #24]
  409174:	bl	408854 <ferror@plt+0x4a74>
  409178:	b	409198 <ferror@plt+0x53b8>
  40917c:	adrp	x0, 40f000 <ferror@plt+0xb220>
  409180:	add	x0, x0, #0x890
  409184:	bl	403d80 <gettext@plt>
  409188:	ldr	x2, [sp, #200]
  40918c:	mov	x1, x0
  409190:	ldr	x0, [sp, #24]
  409194:	bl	4089d4 <ferror@plt+0x4bf4>
  409198:	ldr	x0, [sp, #184]
  40919c:	bl	403a50 <free@plt>
  4091a0:	ldr	x0, [sp, #176]
  4091a4:	bl	403a50 <free@plt>
  4091a8:	ldr	w0, [sp, #196]
  4091ac:	ldp	x29, x30, [sp], #208
  4091b0:	ret
  4091b4:	stp	x29, x30, [sp, #-48]!
  4091b8:	mov	x29, sp
  4091bc:	str	x0, [sp, #24]
  4091c0:	ldr	x0, [sp, #24]
  4091c4:	ldr	x0, [x0]
  4091c8:	bl	403880 <mnt_fs_get_vfs_options@plt>
  4091cc:	str	x0, [sp, #40]
  4091d0:	ldr	x0, [sp, #40]
  4091d4:	cmp	x0, #0x0
  4091d8:	b.eq	4091f8 <ferror@plt+0x5418>  // b.none
  4091dc:	adrp	x0, 40f000 <ferror@plt+0xb220>
  4091e0:	add	x0, x0, #0x8a8
  4091e4:	bl	403d80 <gettext@plt>
  4091e8:	ldr	x2, [sp, #40]
  4091ec:	mov	x1, x0
  4091f0:	ldr	x0, [sp, #24]
  4091f4:	bl	4089d4 <ferror@plt+0x4bf4>
  4091f8:	ldr	x0, [sp, #24]
  4091fc:	ldr	x0, [x0]
  409200:	bl	403730 <mnt_fs_get_fs_options@plt>
  409204:	str	x0, [sp, #40]
  409208:	ldr	x0, [sp, #40]
  40920c:	cmp	x0, #0x0
  409210:	b.eq	409230 <ferror@plt+0x5450>  // b.none
  409214:	adrp	x0, 40f000 <ferror@plt+0xb220>
  409218:	add	x0, x0, #0x8b8
  40921c:	bl	403d80 <gettext@plt>
  409220:	ldr	x2, [sp, #40]
  409224:	mov	x1, x0
  409228:	ldr	x0, [sp, #24]
  40922c:	bl	4089d4 <ferror@plt+0x4bf4>
  409230:	ldr	x0, [sp, #24]
  409234:	ldr	x0, [x0]
  409238:	bl	403620 <mnt_fs_get_user_options@plt>
  40923c:	str	x0, [sp, #40]
  409240:	ldr	x0, [sp, #40]
  409244:	cmp	x0, #0x0
  409248:	b.eq	409268 <ferror@plt+0x5488>  // b.none
  40924c:	adrp	x0, 40f000 <ferror@plt+0xb220>
  409250:	add	x0, x0, #0x8c8
  409254:	bl	403d80 <gettext@plt>
  409258:	ldr	x2, [sp, #40]
  40925c:	mov	x1, x0
  409260:	ldr	x0, [sp, #24]
  409264:	bl	4089d4 <ferror@plt+0x4bf4>
  409268:	mov	w0, #0x0                   	// #0
  40926c:	ldp	x29, x30, [sp], #48
  409270:	ret
  409274:	stp	x29, x30, [sp, #-64]!
  409278:	mov	x29, sp
  40927c:	str	x0, [sp, #24]
  409280:	str	xzr, [sp, #40]
  409284:	ldr	x0, [sp, #24]
  409288:	ldr	x4, [x0]
  40928c:	add	x1, sp, #0x28
  409290:	add	x0, sp, #0x30
  409294:	mov	x3, x1
  409298:	mov	x2, x0
  40929c:	adrp	x0, 40f000 <ferror@plt+0xb220>
  4092a0:	add	x1, x0, #0x8e0
  4092a4:	mov	x0, x4
  4092a8:	bl	403a10 <mnt_fs_get_option@plt>
  4092ac:	cmp	w0, #0x0
  4092b0:	b.ne	409328 <ferror@plt+0x5548>  // b.any
  4092b4:	ldr	x0, [sp, #48]
  4092b8:	cmp	x0, #0x0
  4092bc:	b.eq	409328 <ferror@plt+0x5548>  // b.none
  4092c0:	ldr	x3, [sp, #48]
  4092c4:	ldr	x0, [sp, #40]
  4092c8:	mov	x2, x0
  4092cc:	adrp	x0, 40f000 <ferror@plt+0xb220>
  4092d0:	add	x1, x0, #0x8e8
  4092d4:	mov	x0, x3
  4092d8:	bl	4036e0 <strncmp@plt>
  4092dc:	cmp	w0, #0x0
  4092e0:	b.eq	409328 <ferror@plt+0x5548>  // b.none
  4092e4:	ldr	x3, [sp, #48]
  4092e8:	ldr	x0, [sp, #40]
  4092ec:	mov	x2, x0
  4092f0:	adrp	x0, 40f000 <ferror@plt+0xb220>
  4092f4:	add	x1, x0, #0x8f0
  4092f8:	mov	x0, x3
  4092fc:	bl	4036e0 <strncmp@plt>
  409300:	cmp	w0, #0x0
  409304:	b.eq	409328 <ferror@plt+0x5548>  // b.none
  409308:	adrp	x0, 40f000 <ferror@plt+0xb220>
  40930c:	add	x0, x0, #0x8f8
  409310:	bl	403d80 <gettext@plt>
  409314:	mov	x1, x0
  409318:	ldr	x0, [sp, #48]
  40931c:	mov	x2, x0
  409320:	ldr	x0, [sp, #24]
  409324:	bl	408914 <ferror@plt+0x4b34>
  409328:	ldr	x0, [sp, #24]
  40932c:	ldr	x4, [x0]
  409330:	add	x1, sp, #0x28
  409334:	add	x0, sp, #0x30
  409338:	mov	x3, x1
  40933c:	mov	x2, x0
  409340:	adrp	x0, 40f000 <ferror@plt+0xb220>
  409344:	add	x1, x0, #0x920
  409348:	mov	x0, x4
  40934c:	bl	403a10 <mnt_fs_get_option@plt>
  409350:	cmp	w0, #0x0
  409354:	b.ne	4093fc <ferror@plt+0x561c>  // b.any
  409358:	ldr	x0, [sp, #48]
  40935c:	cmp	x0, #0x0
  409360:	b.eq	4093fc <ferror@plt+0x561c>  // b.none
  409364:	ldr	x0, [sp, #48]
  409368:	str	x0, [sp, #56]
  40936c:	ldr	x0, [sp, #56]
  409370:	ldrsb	w0, [x0]
  409374:	cmp	w0, #0x2d
  409378:	b.ne	4093e4 <ferror@plt+0x5604>  // b.any
  40937c:	ldr	x0, [sp, #56]
  409380:	add	x0, x0, #0x1
  409384:	str	x0, [sp, #56]
  409388:	b	4093e4 <ferror@plt+0x5604>
  40938c:	bl	403990 <__ctype_b_loc@plt>
  409390:	ldr	x1, [x0]
  409394:	ldr	x0, [sp, #56]
  409398:	ldrsb	w0, [x0]
  40939c:	and	w0, w0, #0xff
  4093a0:	and	x0, x0, #0xff
  4093a4:	lsl	x0, x0, #1
  4093a8:	add	x0, x1, x0
  4093ac:	ldrh	w0, [x0]
  4093b0:	and	w0, w0, #0x800
  4093b4:	cmp	w0, #0x0
  4093b8:	b.ne	4093d8 <ferror@plt+0x55f8>  // b.any
  4093bc:	adrp	x0, 40f000 <ferror@plt+0xb220>
  4093c0:	add	x0, x0, #0x928
  4093c4:	bl	403d80 <gettext@plt>
  4093c8:	mov	x1, x0
  4093cc:	ldr	x0, [sp, #24]
  4093d0:	bl	408914 <ferror@plt+0x4b34>
  4093d4:	b	4093fc <ferror@plt+0x561c>
  4093d8:	ldr	x0, [sp, #56]
  4093dc:	add	x0, x0, #0x1
  4093e0:	str	x0, [sp, #56]
  4093e4:	ldr	x1, [sp, #48]
  4093e8:	ldr	x0, [sp, #40]
  4093ec:	add	x0, x1, x0
  4093f0:	ldr	x1, [sp, #56]
  4093f4:	cmp	x1, x0
  4093f8:	b.cc	40938c <ferror@plt+0x55ac>  // b.lo, b.ul, b.last
  4093fc:	mov	w0, #0x0                   	// #0
  409400:	ldp	x29, x30, [sp], #64
  409404:	ret
  409408:	stp	x29, x30, [sp, #-48]!
  40940c:	mov	x29, sp
  409410:	str	x0, [sp, #24]
  409414:	str	x1, [sp, #16]
  409418:	ldr	x0, [sp, #24]
  40941c:	ldr	x0, [x0, #24]
  409420:	cmp	x0, #0x0
  409424:	b.ne	409430 <ferror@plt+0x5650>  // b.any
  409428:	mov	w0, #0x0                   	// #0
  40942c:	b	40948c <ferror@plt+0x56ac>
  409430:	str	xzr, [sp, #40]
  409434:	b	409474 <ferror@plt+0x5694>
  409438:	ldr	x0, [sp, #24]
  40943c:	ldr	x1, [x0, #16]
  409440:	ldr	x0, [sp, #40]
  409444:	lsl	x0, x0, #3
  409448:	add	x0, x1, x0
  40944c:	ldr	x0, [x0]
  409450:	ldr	x1, [sp, #16]
  409454:	bl	403970 <strcmp@plt>
  409458:	cmp	w0, #0x0
  40945c:	b.ne	409468 <ferror@plt+0x5688>  // b.any
  409460:	mov	w0, #0x1                   	// #1
  409464:	b	40948c <ferror@plt+0x56ac>
  409468:	ldr	x0, [sp, #40]
  40946c:	add	x0, x0, #0x1
  409470:	str	x0, [sp, #40]
  409474:	ldr	x0, [sp, #24]
  409478:	ldr	x0, [x0, #24]
  40947c:	ldr	x1, [sp, #40]
  409480:	cmp	x1, x0
  409484:	b.cc	409438 <ferror@plt+0x5658>  // b.lo, b.ul, b.last
  409488:	mov	w0, #0x0                   	// #0
  40948c:	ldp	x29, x30, [sp], #48
  409490:	ret
  409494:	stp	x29, x30, [sp, #-48]!
  409498:	mov	x29, sp
  40949c:	str	x19, [sp, #16]
  4094a0:	str	x0, [sp, #40]
  4094a4:	str	x1, [sp, #32]
  4094a8:	ldr	x1, [sp, #32]
  4094ac:	ldr	x0, [sp, #40]
  4094b0:	bl	409408 <ferror@plt+0x5628>
  4094b4:	cmp	w0, #0x0
  4094b8:	b.eq	4094c4 <ferror@plt+0x56e4>  // b.none
  4094bc:	mov	w0, #0x0                   	// #0
  4094c0:	b	409570 <ferror@plt+0x5790>
  4094c4:	ldr	x0, [sp, #40]
  4094c8:	ldr	x0, [x0, #32]
  4094cc:	cmp	x0, #0x0
  4094d0:	b.eq	4094f0 <ferror@plt+0x5710>  // b.none
  4094d4:	ldr	x0, [sp, #40]
  4094d8:	ldr	x0, [x0, #24]
  4094dc:	add	x1, x0, #0x1
  4094e0:	ldr	x0, [sp, #40]
  4094e4:	ldr	x0, [x0, #32]
  4094e8:	cmp	x1, x0
  4094ec:	b.hi	409534 <ferror@plt+0x5754>  // b.pmore
  4094f0:	ldr	x0, [sp, #40]
  4094f4:	ldr	x0, [x0, #32]
  4094f8:	add	x0, x0, #0x11
  4094fc:	and	x1, x0, #0xfffffffffffffff0
  409500:	ldr	x0, [sp, #40]
  409504:	str	x1, [x0, #32]
  409508:	ldr	x0, [sp, #40]
  40950c:	ldr	x2, [x0, #16]
  409510:	ldr	x0, [sp, #40]
  409514:	ldr	x0, [x0, #32]
  409518:	lsl	x0, x0, #3
  40951c:	mov	x1, x0
  409520:	mov	x0, x2
  409524:	bl	40869c <ferror@plt+0x48bc>
  409528:	mov	x1, x0
  40952c:	ldr	x0, [sp, #40]
  409530:	str	x1, [x0, #16]
  409534:	ldr	x0, [sp, #40]
  409538:	ldr	x1, [x0, #16]
  40953c:	ldr	x0, [sp, #40]
  409540:	ldr	x0, [x0, #24]
  409544:	lsl	x0, x0, #3
  409548:	add	x19, x1, x0
  40954c:	ldr	x0, [sp, #32]
  409550:	bl	4086f4 <ferror@plt+0x4914>
  409554:	str	x0, [x19]
  409558:	ldr	x0, [sp, #40]
  40955c:	ldr	x0, [x0, #24]
  409560:	add	x1, x0, #0x1
  409564:	ldr	x0, [sp, #40]
  409568:	str	x1, [x0, #24]
  40956c:	mov	w0, #0x0                   	// #0
  409570:	ldr	x19, [sp, #16]
  409574:	ldp	x29, x30, [sp], #48
  409578:	ret
  40957c:	stp	x29, x30, [sp, #-144]!
  409580:	mov	x29, sp
  409584:	str	x0, [sp, #24]
  409588:	str	wzr, [sp, #140]
  40958c:	adrp	x0, 40f000 <ferror@plt+0xb220>
  409590:	add	x1, x0, #0x958
  409594:	adrp	x0, 40f000 <ferror@plt+0xb220>
  409598:	add	x0, x0, #0x960
  40959c:	bl	403680 <fopen@plt>
  4095a0:	str	x0, [sp, #120]
  4095a4:	ldr	x0, [sp, #120]
  4095a8:	cmp	x0, #0x0
  4095ac:	b.ne	40972c <ferror@plt+0x594c>  // b.any
  4095b0:	bl	403d10 <__errno_location@plt>
  4095b4:	ldr	w0, [x0]
  4095b8:	neg	w0, w0
  4095bc:	b	409758 <ferror@plt+0x5978>
  4095c0:	add	x0, sp, #0x20
  4095c4:	ldr	x2, [sp, #120]
  4095c8:	mov	w1, #0x50                  	// #80
  4095cc:	bl	403da0 <fgets@plt>
  4095d0:	cmp	x0, #0x0
  4095d4:	b.eq	409740 <ferror@plt+0x5960>  // b.none
  4095d8:	add	x0, sp, #0x20
  4095dc:	str	x0, [sp, #128]
  4095e0:	bl	403990 <__ctype_b_loc@plt>
  4095e4:	ldr	x1, [x0]
  4095e8:	ldr	x0, [sp, #128]
  4095ec:	ldrsb	w0, [x0]
  4095f0:	sxtb	x0, w0
  4095f4:	lsl	x0, x0, #1
  4095f8:	add	x0, x1, x0
  4095fc:	ldrh	w0, [x0]
  409600:	and	w0, w0, #0x2000
  409604:	cmp	w0, #0x0
  409608:	b.ne	409668 <ferror@plt+0x5888>  // b.any
  40960c:	b	40961c <ferror@plt+0x583c>
  409610:	ldr	x0, [sp, #128]
  409614:	add	x0, x0, #0x1
  409618:	str	x0, [sp, #128]
  40961c:	ldr	x0, [sp, #128]
  409620:	ldrsb	w0, [x0]
  409624:	cmp	w0, #0x0
  409628:	b.eq	409668 <ferror@plt+0x5888>  // b.none
  40962c:	bl	403990 <__ctype_b_loc@plt>
  409630:	ldr	x1, [x0]
  409634:	ldr	x0, [sp, #128]
  409638:	ldrsb	w0, [x0]
  40963c:	sxtb	x0, w0
  409640:	lsl	x0, x0, #1
  409644:	add	x0, x1, x0
  409648:	ldrh	w0, [x0]
  40964c:	and	w0, w0, #0x2000
  409650:	cmp	w0, #0x0
  409654:	b.eq	409610 <ferror@plt+0x5830>  // b.none
  409658:	b	409668 <ferror@plt+0x5888>
  40965c:	ldr	x0, [sp, #128]
  409660:	add	x0, x0, #0x1
  409664:	str	x0, [sp, #128]
  409668:	ldr	x0, [sp, #128]
  40966c:	ldrsb	w0, [x0]
  409670:	cmp	w0, #0x0
  409674:	b.eq	4096a4 <ferror@plt+0x58c4>  // b.none
  409678:	bl	403990 <__ctype_b_loc@plt>
  40967c:	ldr	x1, [x0]
  409680:	ldr	x0, [sp, #128]
  409684:	ldrsb	w0, [x0]
  409688:	sxtb	x0, w0
  40968c:	lsl	x0, x0, #1
  409690:	add	x0, x1, x0
  409694:	ldrh	w0, [x0]
  409698:	and	w0, w0, #0x2000
  40969c:	cmp	w0, #0x0
  4096a0:	b.ne	40965c <ferror@plt+0x587c>  // b.any
  4096a4:	mov	w1, #0xa                   	// #10
  4096a8:	ldr	x0, [sp, #128]
  4096ac:	bl	403b30 <strchr@plt>
  4096b0:	str	x0, [sp, #112]
  4096b4:	ldr	x0, [sp, #112]
  4096b8:	cmp	x0, #0x0
  4096bc:	b.eq	4096c8 <ferror@plt+0x58e8>  // b.none
  4096c0:	ldr	x0, [sp, #112]
  4096c4:	strb	wzr, [x0]
  4096c8:	mov	w1, #0x9                   	// #9
  4096cc:	ldr	x0, [sp, #128]
  4096d0:	bl	403b30 <strchr@plt>
  4096d4:	str	x0, [sp, #112]
  4096d8:	ldr	x0, [sp, #112]
  4096dc:	cmp	x0, #0x0
  4096e0:	b.eq	4096ec <ferror@plt+0x590c>  // b.none
  4096e4:	ldr	x0, [sp, #112]
  4096e8:	strb	wzr, [x0]
  4096ec:	mov	w1, #0x20                  	// #32
  4096f0:	ldr	x0, [sp, #128]
  4096f4:	bl	403b30 <strchr@plt>
  4096f8:	str	x0, [sp, #112]
  4096fc:	ldr	x0, [sp, #112]
  409700:	cmp	x0, #0x0
  409704:	b.eq	409710 <ferror@plt+0x5930>  // b.none
  409708:	ldr	x0, [sp, #112]
  40970c:	strb	wzr, [x0]
  409710:	ldr	x1, [sp, #128]
  409714:	ldr	x0, [sp, #24]
  409718:	bl	409494 <ferror@plt+0x56b4>
  40971c:	str	w0, [sp, #140]
  409720:	ldr	w0, [sp, #140]
  409724:	cmp	w0, #0x0
  409728:	b.ne	409748 <ferror@plt+0x5968>  // b.any
  40972c:	ldr	x0, [sp, #120]
  409730:	bl	403930 <feof@plt>
  409734:	cmp	w0, #0x0
  409738:	b.eq	4095c0 <ferror@plt+0x57e0>  // b.none
  40973c:	b	40974c <ferror@plt+0x596c>
  409740:	nop
  409744:	b	40974c <ferror@plt+0x596c>
  409748:	nop
  40974c:	ldr	x0, [sp, #120]
  409750:	bl	403660 <fclose@plt>
  409754:	ldr	w0, [sp, #140]
  409758:	ldp	x29, x30, [sp], #144
  40975c:	ret
  409760:	sub	sp, sp, #0x5d0
  409764:	stp	x29, x30, [sp]
  409768:	mov	x29, sp
  40976c:	str	x0, [sp, #24]
  409770:	str	wzr, [sp, #1484]
  409774:	add	x0, sp, #0x428
  409778:	bl	403d30 <uname@plt>
  40977c:	cmp	w0, #0x0
  409780:	b.eq	40978c <ferror@plt+0x59ac>  // b.none
  409784:	mov	w0, #0x0                   	// #0
  409788:	b	409900 <ferror@plt+0x5b20>
  40978c:	add	x0, sp, #0x428
  409790:	add	x0, x0, #0x82
  409794:	add	x4, sp, #0x28
  409798:	mov	x3, x0
  40979c:	adrp	x0, 40f000 <ferror@plt+0xb220>
  4097a0:	add	x2, x0, #0x978
  4097a4:	mov	x1, #0x400                 	// #1024
  4097a8:	mov	x0, x4
  4097ac:	bl	4035f0 <snprintf@plt>
  4097b0:	add	x2, sp, #0x28
  4097b4:	adrp	x0, 40f000 <ferror@plt+0xb220>
  4097b8:	add	x1, x0, #0x958
  4097bc:	mov	x0, x2
  4097c0:	bl	403680 <fopen@plt>
  4097c4:	str	x0, [sp, #1472]
  4097c8:	ldr	x0, [sp, #1472]
  4097cc:	cmp	x0, #0x0
  4097d0:	b.ne	4098d4 <ferror@plt+0x5af4>  // b.any
  4097d4:	mov	w0, #0x0                   	// #0
  4097d8:	b	409900 <ferror@plt+0x5b20>
  4097dc:	add	x0, sp, #0x28
  4097e0:	ldr	x2, [sp, #1472]
  4097e4:	mov	w1, #0x400                 	// #1024
  4097e8:	bl	403da0 <fgets@plt>
  4097ec:	cmp	x0, #0x0
  4097f0:	b.eq	4098e8 <ferror@plt+0x5b08>  // b.none
  4097f4:	add	x0, sp, #0x28
  4097f8:	mov	x2, #0xa                   	// #10
  4097fc:	mov	x1, x0
  409800:	adrp	x0, 40f000 <ferror@plt+0xb220>
  409804:	add	x0, x0, #0x998
  409808:	bl	4036e0 <strncmp@plt>
  40980c:	cmp	w0, #0x0
  409810:	b.ne	4098d4 <ferror@plt+0x5af4>  // b.any
  409814:	add	x0, sp, #0x28
  409818:	mov	x2, #0xe                   	// #14
  40981c:	mov	x1, x0
  409820:	adrp	x0, 40f000 <ferror@plt+0xb220>
  409824:	add	x0, x0, #0x9a8
  409828:	bl	4036e0 <strncmp@plt>
  40982c:	cmp	w0, #0x0
  409830:	b.ne	409838 <ferror@plt+0x5a58>  // b.any
  409834:	b	4098d4 <ferror@plt+0x5af4>
  409838:	add	x0, sp, #0x28
  40983c:	mov	w1, #0x3a                  	// #58
  409840:	bl	403b30 <strchr@plt>
  409844:	str	x0, [sp, #1464]
  409848:	ldr	x0, [sp, #1464]
  40984c:	cmp	x0, #0x0
  409850:	b.ne	409858 <ferror@plt+0x5a78>  // b.any
  409854:	b	4098d4 <ferror@plt+0x5af4>
  409858:	ldr	x0, [sp, #1464]
  40985c:	strb	wzr, [x0]
  409860:	add	x0, sp, #0x28
  409864:	mov	w1, #0x2f                  	// #47
  409868:	bl	403890 <strrchr@plt>
  40986c:	str	x0, [sp, #1456]
  409870:	ldr	x0, [sp, #1456]
  409874:	cmp	x0, #0x0
  409878:	b.ne	409880 <ferror@plt+0x5aa0>  // b.any
  40987c:	b	4098d4 <ferror@plt+0x5af4>
  409880:	ldr	x0, [sp, #1456]
  409884:	add	x0, x0, #0x1
  409888:	str	x0, [sp, #1456]
  40988c:	adrp	x0, 40f000 <ferror@plt+0xb220>
  409890:	add	x1, x0, #0x9b8
  409894:	ldr	x0, [sp, #1456]
  409898:	bl	403c20 <strstr@plt>
  40989c:	str	x0, [sp, #1464]
  4098a0:	ldr	x0, [sp, #1464]
  4098a4:	cmp	x0, #0x0
  4098a8:	b.ne	4098b0 <ferror@plt+0x5ad0>  // b.any
  4098ac:	b	4098d4 <ferror@plt+0x5af4>
  4098b0:	ldr	x0, [sp, #1464]
  4098b4:	strb	wzr, [x0]
  4098b8:	ldr	x1, [sp, #1456]
  4098bc:	ldr	x0, [sp, #24]
  4098c0:	bl	409494 <ferror@plt+0x56b4>
  4098c4:	str	w0, [sp, #1484]
  4098c8:	ldr	w0, [sp, #1484]
  4098cc:	cmp	w0, #0x0
  4098d0:	b.ne	4098f0 <ferror@plt+0x5b10>  // b.any
  4098d4:	ldr	x0, [sp, #1472]
  4098d8:	bl	403930 <feof@plt>
  4098dc:	cmp	w0, #0x0
  4098e0:	b.eq	4097dc <ferror@plt+0x59fc>  // b.none
  4098e4:	b	4098f4 <ferror@plt+0x5b14>
  4098e8:	nop
  4098ec:	b	4098f4 <ferror@plt+0x5b14>
  4098f0:	nop
  4098f4:	ldr	x0, [sp, #1472]
  4098f8:	bl	403660 <fclose@plt>
  4098fc:	ldr	w0, [sp, #1484]
  409900:	ldp	x29, x30, [sp]
  409904:	add	sp, sp, #0x5d0
  409908:	ret
  40990c:	stp	x29, x30, [sp, #-80]!
  409910:	mov	x29, sp
  409914:	str	x0, [sp, #24]
  409918:	ldr	x0, [sp, #24]
  40991c:	ldr	x0, [x0]
  409920:	bl	403430 <mnt_fs_get_source@plt>
  409924:	mov	x2, x0
  409928:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40992c:	add	x0, x0, #0xa08
  409930:	ldr	x0, [x0]
  409934:	mov	x1, x0
  409938:	mov	x0, x2
  40993c:	bl	4036d0 <mnt_resolve_spec@plt>
  409940:	str	x0, [sp, #64]
  409944:	str	wzr, [sp, #36]
  409948:	str	wzr, [sp, #76]
  40994c:	str	wzr, [sp, #72]
  409950:	ldr	x0, [sp, #64]
  409954:	cmp	x0, #0x0
  409958:	b.ne	409964 <ferror@plt+0x5b84>  // b.any
  40995c:	mov	w0, #0x0                   	// #0
  409960:	b	409ca0 <ferror@plt+0x5ec0>
  409964:	ldr	x0, [sp, #24]
  409968:	ldr	x0, [x0]
  40996c:	bl	403a00 <mnt_fs_is_pseudofs@plt>
  409970:	cmp	w0, #0x0
  409974:	b.ne	40998c <ferror@plt+0x5bac>  // b.any
  409978:	ldr	x0, [sp, #24]
  40997c:	ldr	x0, [x0]
  409980:	bl	403a60 <mnt_fs_is_netfs@plt>
  409984:	cmp	w0, #0x0
  409988:	b.eq	4099ac <ferror@plt+0x5bcc>  // b.none
  40998c:	adrp	x0, 40f000 <ferror@plt+0xb220>
  409990:	add	x0, x0, #0x9c0
  409994:	bl	403d80 <gettext@plt>
  409998:	ldr	x2, [sp, #64]
  40999c:	mov	x1, x0
  4099a0:	ldr	x0, [sp, #24]
  4099a4:	bl	4089d4 <ferror@plt+0x4bf4>
  4099a8:	b	409ca0 <ferror@plt+0x5ec0>
  4099ac:	ldr	x0, [sp, #24]
  4099b0:	ldr	x0, [x0]
  4099b4:	bl	4034d0 <mnt_fs_get_fstype@plt>
  4099b8:	str	x0, [sp, #56]
  4099bc:	ldr	x0, [sp, #56]
  4099c0:	cmp	x0, #0x0
  4099c4:	b.eq	409b24 <ferror@plt+0x5d44>  // b.none
  4099c8:	adrp	x0, 40f000 <ferror@plt+0xb220>
  4099cc:	add	x1, x0, #0x9e8
  4099d0:	ldr	x0, [sp, #56]
  4099d4:	bl	403970 <strcmp@plt>
  4099d8:	cmp	w0, #0x0
  4099dc:	cset	w0, eq  // eq = none
  4099e0:	and	w0, w0, #0xff
  4099e4:	str	w0, [sp, #52]
  4099e8:	ldr	w0, [sp, #52]
  4099ec:	cmp	w0, #0x0
  4099f0:	b.eq	409a60 <ferror@plt+0x5c80>  // b.none
  4099f4:	ldr	x0, [sp, #24]
  4099f8:	ldr	x4, [x0]
  4099fc:	mov	x3, #0x0                   	// #0
  409a00:	mov	x2, #0x0                   	// #0
  409a04:	adrp	x0, 40f000 <ferror@plt+0xb220>
  409a08:	add	x1, x0, #0x718
  409a0c:	mov	x0, x4
  409a10:	bl	403a10 <mnt_fs_get_option@plt>
  409a14:	cmp	w0, #0x1
  409a18:	b.ne	409a60 <ferror@plt+0x5c80>  // b.any
  409a1c:	ldr	x0, [sp, #24]
  409a20:	ldr	x4, [x0]
  409a24:	mov	x3, #0x0                   	// #0
  409a28:	mov	x2, #0x0                   	// #0
  409a2c:	adrp	x0, 40f000 <ferror@plt+0xb220>
  409a30:	add	x1, x0, #0x9f0
  409a34:	mov	x0, x4
  409a38:	bl	403a10 <mnt_fs_get_option@plt>
  409a3c:	cmp	w0, #0x1
  409a40:	b.ne	409a60 <ferror@plt+0x5c80>  // b.any
  409a44:	adrp	x0, 40f000 <ferror@plt+0xb220>
  409a48:	add	x0, x0, #0x9f8
  409a4c:	bl	403d80 <gettext@plt>
  409a50:	mov	x1, x0
  409a54:	ldr	x0, [sp, #24]
  409a58:	bl	408854 <ferror@plt+0x4a74>
  409a5c:	b	409ca0 <ferror@plt+0x5ec0>
  409a60:	adrp	x0, 40f000 <ferror@plt+0xb220>
  409a64:	add	x1, x0, #0xa38
  409a68:	ldr	x0, [sp, #56]
  409a6c:	bl	403970 <strcmp@plt>
  409a70:	cmp	w0, #0x0
  409a74:	b.ne	409a84 <ferror@plt+0x5ca4>  // b.any
  409a78:	mov	w0, #0x1                   	// #1
  409a7c:	str	w0, [sp, #76]
  409a80:	b	409ad0 <ferror@plt+0x5cf0>
  409a84:	adrp	x0, 40f000 <ferror@plt+0xb220>
  409a88:	add	x1, x0, #0xa40
  409a8c:	ldr	x0, [sp, #56]
  409a90:	bl	403970 <strcmp@plt>
  409a94:	cmp	w0, #0x0
  409a98:	b.ne	409aa8 <ferror@plt+0x5cc8>  // b.any
  409a9c:	mov	w0, #0x1                   	// #1
  409aa0:	str	w0, [sp, #72]
  409aa4:	b	409ad0 <ferror@plt+0x5cf0>
  409aa8:	adrp	x0, 40f000 <ferror@plt+0xb220>
  409aac:	add	x1, x0, #0xa48
  409ab0:	ldr	x0, [sp, #56]
  409ab4:	bl	403970 <strcmp@plt>
  409ab8:	cmp	w0, #0x0
  409abc:	b.ne	409ad0 <ferror@plt+0x5cf0>  // b.any
  409ac0:	ldr	x0, [sp, #24]
  409ac4:	ldrb	w1, [x0, #48]
  409ac8:	orr	w1, w1, #0x2
  409acc:	strb	w1, [x0, #48]
  409ad0:	ldr	w0, [sp, #72]
  409ad4:	cmp	w0, #0x0
  409ad8:	b.ne	409b24 <ferror@plt+0x5d44>  // b.any
  409adc:	ldr	w0, [sp, #76]
  409ae0:	cmp	w0, #0x0
  409ae4:	b.ne	409b24 <ferror@plt+0x5d44>  // b.any
  409ae8:	ldr	w0, [sp, #52]
  409aec:	cmp	w0, #0x0
  409af0:	b.ne	409b24 <ferror@plt+0x5d44>  // b.any
  409af4:	ldr	x1, [sp, #56]
  409af8:	ldr	x0, [sp, #24]
  409afc:	bl	409408 <ferror@plt+0x5628>
  409b00:	cmp	w0, #0x0
  409b04:	b.ne	409b24 <ferror@plt+0x5d44>  // b.any
  409b08:	adrp	x0, 40f000 <ferror@plt+0xb220>
  409b0c:	add	x0, x0, #0xa50
  409b10:	bl	403d80 <gettext@plt>
  409b14:	ldr	x2, [sp, #56]
  409b18:	mov	x1, x0
  409b1c:	ldr	x0, [sp, #24]
  409b20:	bl	408854 <ferror@plt+0x4a74>
  409b24:	adrp	x0, 422000 <ferror@plt+0x1e220>
  409b28:	add	x0, x0, #0xa08
  409b2c:	ldr	x1, [x0]
  409b30:	add	x0, sp, #0x24
  409b34:	mov	x2, x1
  409b38:	mov	x1, x0
  409b3c:	ldr	x0, [sp, #64]
  409b40:	bl	403460 <mnt_get_fstype@plt>
  409b44:	str	x0, [sp, #40]
  409b48:	ldr	x0, [sp, #40]
  409b4c:	cmp	x0, #0x0
  409b50:	b.ne	409b98 <ferror@plt+0x5db8>  // b.any
  409b54:	ldr	w0, [sp, #76]
  409b58:	cmp	w0, #0x0
  409b5c:	b.eq	409b7c <ferror@plt+0x5d9c>  // b.none
  409b60:	adrp	x0, 40f000 <ferror@plt+0xb220>
  409b64:	add	x0, x0, #0xa80
  409b68:	bl	403d80 <gettext@plt>
  409b6c:	mov	x1, x0
  409b70:	ldr	x0, [sp, #24]
  409b74:	bl	408914 <ferror@plt+0x4b34>
  409b78:	b	409ca0 <ferror@plt+0x5ec0>
  409b7c:	adrp	x0, 40f000 <ferror@plt+0xb220>
  409b80:	add	x0, x0, #0xa80
  409b84:	bl	403d80 <gettext@plt>
  409b88:	mov	x1, x0
  409b8c:	ldr	x0, [sp, #24]
  409b90:	bl	408854 <ferror@plt+0x4a74>
  409b94:	b	409ca0 <ferror@plt+0x5ec0>
  409b98:	ldr	x0, [sp, #40]
  409b9c:	cmp	x0, #0x0
  409ba0:	b.eq	409c9c <ferror@plt+0x5ebc>  // b.none
  409ba4:	adrp	x0, 40f000 <ferror@plt+0xb220>
  409ba8:	add	x1, x0, #0xa40
  409bac:	ldr	x0, [sp, #40]
  409bb0:	bl	403970 <strcmp@plt>
  409bb4:	cmp	w0, #0x0
  409bb8:	cset	w0, eq  // eq = none
  409bbc:	and	w0, w0, #0xff
  409bc0:	str	w0, [sp, #72]
  409bc4:	adrp	x0, 40f000 <ferror@plt+0xb220>
  409bc8:	add	x1, x0, #0xa48
  409bcc:	ldr	x0, [sp, #40]
  409bd0:	bl	403970 <strcmp@plt>
  409bd4:	cmp	w0, #0x0
  409bd8:	cset	w0, eq  // eq = none
  409bdc:	and	w2, w0, #0xff
  409be0:	ldr	x1, [sp, #24]
  409be4:	ldrb	w0, [x1, #48]
  409be8:	bfi	w0, w2, #1, #1
  409bec:	strb	w0, [x1, #48]
  409bf0:	ldr	x0, [sp, #56]
  409bf4:	cmp	x0, #0x0
  409bf8:	b.eq	409c40 <ferror@plt+0x5e60>  // b.none
  409bfc:	ldr	w0, [sp, #76]
  409c00:	cmp	w0, #0x0
  409c04:	b.ne	409c40 <ferror@plt+0x5e60>  // b.any
  409c08:	ldr	x1, [sp, #40]
  409c0c:	ldr	x0, [sp, #56]
  409c10:	bl	403970 <strcmp@plt>
  409c14:	cmp	w0, #0x0
  409c18:	b.eq	409c40 <ferror@plt+0x5e60>  // b.none
  409c1c:	adrp	x0, 40f000 <ferror@plt+0xb220>
  409c20:	add	x0, x0, #0xaa8
  409c24:	bl	403d80 <gettext@plt>
  409c28:	ldr	x3, [sp, #40]
  409c2c:	ldr	x2, [sp, #56]
  409c30:	mov	x1, x0
  409c34:	ldr	x0, [sp, #24]
  409c38:	bl	408914 <ferror@plt+0x4b34>
  409c3c:	b	409ca0 <ferror@plt+0x5ec0>
  409c40:	ldr	w0, [sp, #72]
  409c44:	cmp	w0, #0x0
  409c48:	b.ne	409c80 <ferror@plt+0x5ea0>  // b.any
  409c4c:	ldr	x1, [sp, #40]
  409c50:	ldr	x0, [sp, #24]
  409c54:	bl	409408 <ferror@plt+0x5628>
  409c58:	cmp	w0, #0x0
  409c5c:	b.ne	409c80 <ferror@plt+0x5ea0>  // b.any
  409c60:	adrp	x0, 40f000 <ferror@plt+0xb220>
  409c64:	add	x0, x0, #0xad0
  409c68:	bl	403d80 <gettext@plt>
  409c6c:	ldr	x2, [sp, #40]
  409c70:	mov	x1, x0
  409c74:	ldr	x0, [sp, #24]
  409c78:	bl	408914 <ferror@plt+0x4b34>
  409c7c:	b	409ca0 <ferror@plt+0x5ec0>
  409c80:	adrp	x0, 40f000 <ferror@plt+0xb220>
  409c84:	add	x0, x0, #0xb08
  409c88:	bl	403d80 <gettext@plt>
  409c8c:	ldr	x2, [sp, #40]
  409c90:	mov	x1, x0
  409c94:	ldr	x0, [sp, #24]
  409c98:	bl	4089d4 <ferror@plt+0x4bf4>
  409c9c:	mov	w0, #0x0                   	// #0
  409ca0:	ldp	x29, x30, [sp], #80
  409ca4:	ret
  409ca8:	stp	x29, x30, [sp, #-48]!
  409cac:	mov	x29, sp
  409cb0:	str	x0, [sp, #24]
  409cb4:	ldr	x0, [sp, #24]
  409cb8:	ldr	x0, [x0]
  409cbc:	bl	403d50 <mnt_fs_get_passno@plt>
  409cc0:	str	w0, [sp, #44]
  409cc4:	ldr	x0, [sp, #24]
  409cc8:	ldr	x0, [x0]
  409ccc:	bl	4037b0 <mnt_fs_get_target@plt>
  409cd0:	str	x0, [sp, #32]
  409cd4:	ldr	x0, [sp, #32]
  409cd8:	cmp	x0, #0x0
  409cdc:	b.eq	409d3c <ferror@plt+0x5f5c>  // b.none
  409ce0:	ldr	x1, [sp, #32]
  409ce4:	adrp	x0, 40f000 <ferror@plt+0xb220>
  409ce8:	add	x0, x0, #0xb18
  409cec:	bl	403970 <strcmp@plt>
  409cf0:	cmp	w0, #0x0
  409cf4:	b.ne	409d3c <ferror@plt+0x5f5c>  // b.any
  409cf8:	ldr	w0, [sp, #44]
  409cfc:	cmp	w0, #0x1
  409d00:	b.eq	409d3c <ferror@plt+0x5f5c>  // b.none
  409d04:	ldr	x0, [sp, #24]
  409d08:	ldrb	w0, [x0, #48]
  409d0c:	and	w0, w0, #0x2
  409d10:	and	w0, w0, #0xff
  409d14:	cmp	w0, #0x0
  409d18:	b.ne	409d3c <ferror@plt+0x5f5c>  // b.any
  409d1c:	adrp	x0, 40f000 <ferror@plt+0xb220>
  409d20:	add	x0, x0, #0xb20
  409d24:	bl	403d80 <gettext@plt>
  409d28:	ldr	w2, [sp, #44]
  409d2c:	mov	x1, x0
  409d30:	ldr	x0, [sp, #24]
  409d34:	bl	408854 <ferror@plt+0x4a74>
  409d38:	b	409d40 <ferror@plt+0x5f60>
  409d3c:	mov	w0, #0x0                   	// #0
  409d40:	ldp	x29, x30, [sp], #48
  409d44:	ret
  409d48:	stp	x29, x30, [sp, #-48]!
  409d4c:	mov	x29, sp
  409d50:	str	x0, [sp, #24]
  409d54:	str	wzr, [sp, #44]
  409d58:	ldr	x0, [sp, #24]
  409d5c:	ldr	x0, [x0]
  409d60:	bl	403c60 <mnt_fs_is_swaparea@plt>
  409d64:	cmp	w0, #0x0
  409d68:	b.eq	409d7c <ferror@plt+0x5f9c>  // b.none
  409d6c:	ldr	x0, [sp, #24]
  409d70:	bl	409274 <ferror@plt+0x5494>
  409d74:	str	w0, [sp, #44]
  409d78:	b	409da0 <ferror@plt+0x5fc0>
  409d7c:	ldr	x0, [sp, #24]
  409d80:	bl	408cb4 <ferror@plt+0x4ed4>
  409d84:	str	w0, [sp, #44]
  409d88:	ldr	w0, [sp, #44]
  409d8c:	cmp	w0, #0x0
  409d90:	b.ne	409da0 <ferror@plt+0x5fc0>  // b.any
  409d94:	ldr	x0, [sp, #24]
  409d98:	bl	4091b4 <ferror@plt+0x53d4>
  409d9c:	str	w0, [sp, #44]
  409da0:	ldr	w0, [sp, #44]
  409da4:	cmp	w0, #0x0
  409da8:	b.ne	409db8 <ferror@plt+0x5fd8>  // b.any
  409dac:	ldr	x0, [sp, #24]
  409db0:	bl	408f48 <ferror@plt+0x5168>
  409db4:	str	w0, [sp, #44]
  409db8:	ldr	w0, [sp, #44]
  409dbc:	cmp	w0, #0x0
  409dc0:	b.ne	409dd0 <ferror@plt+0x5ff0>  // b.any
  409dc4:	ldr	x0, [sp, #24]
  409dc8:	bl	40990c <ferror@plt+0x5b2c>
  409dcc:	str	w0, [sp, #44]
  409dd0:	ldr	w0, [sp, #44]
  409dd4:	cmp	w0, #0x0
  409dd8:	b.ne	409de8 <ferror@plt+0x6008>  // b.any
  409ddc:	ldr	x0, [sp, #24]
  409de0:	bl	409ca8 <ferror@plt+0x5ec8>
  409de4:	str	w0, [sp, #44]
  409de8:	ldr	w0, [sp, #44]
  409dec:	ldp	x29, x30, [sp], #48
  409df0:	ret
  409df4:	stp	x29, x30, [sp, #-128]!
  409df8:	mov	x29, sp
  409dfc:	str	x19, [sp, #16]
  409e00:	str	x0, [sp, #40]
  409e04:	stp	xzr, xzr, [sp, #56]
  409e08:	stp	xzr, xzr, [sp, #72]
  409e0c:	stp	xzr, xzr, [sp, #88]
  409e10:	str	xzr, [sp, #104]
  409e14:	str	wzr, [sp, #124]
  409e18:	bl	404c24 <ferror@plt+0xe44>
  409e1c:	str	w0, [sp, #120]
  409e20:	mov	w0, #0x0                   	// #0
  409e24:	bl	4035c0 <mnt_new_iter@plt>
  409e28:	str	x0, [sp, #112]
  409e2c:	ldr	x0, [sp, #112]
  409e30:	cmp	x0, #0x0
  409e34:	b.ne	409e4c <ferror@plt+0x606c>  // b.any
  409e38:	adrp	x0, 40f000 <ferror@plt+0xb220>
  409e3c:	add	x0, x0, #0x618
  409e40:	bl	403d80 <gettext@plt>
  409e44:	bl	403980 <warn@plt>
  409e48:	b	409f40 <ferror@plt+0x6160>
  409e4c:	ldr	x0, [sp, #40]
  409e50:	str	x0, [sp, #64]
  409e54:	adrp	x0, 422000 <ferror@plt+0x1e220>
  409e58:	add	x0, x0, #0xb00
  409e5c:	ldr	w0, [x0]
  409e60:	cmp	w0, #0x0
  409e64:	b.ne	409f08 <ferror@plt+0x6128>  // b.any
  409e68:	add	x0, sp, #0x38
  409e6c:	bl	40957c <ferror@plt+0x579c>
  409e70:	add	x0, sp, #0x38
  409e74:	bl	409760 <ferror@plt+0x5980>
  409e78:	adrp	x0, 422000 <ferror@plt+0x1e220>
  409e7c:	add	x0, x0, #0xb00
  409e80:	mov	w1, #0x1                   	// #1
  409e84:	str	w1, [x0]
  409e88:	b	409f08 <ferror@plt+0x6128>
  409e8c:	ldrb	w0, [sp, #104]
  409e90:	and	w0, w0, #0xfffffffe
  409e94:	strb	w0, [sp, #104]
  409e98:	ldrb	w0, [sp, #104]
  409e9c:	and	w0, w0, #0xfffffffd
  409ea0:	strb	w0, [sp, #104]
  409ea4:	ldr	w0, [sp, #120]
  409ea8:	cmp	w0, #0x0
  409eac:	b.eq	409ebc <ferror@plt+0x60dc>  // b.none
  409eb0:	add	x0, sp, #0x38
  409eb4:	bl	408aa0 <ferror@plt+0x4cc0>
  409eb8:	str	w0, [sp, #124]
  409ebc:	ldr	w0, [sp, #124]
  409ec0:	cmp	w0, #0x0
  409ec4:	b.ne	409ed4 <ferror@plt+0x60f4>  // b.any
  409ec8:	add	x0, sp, #0x38
  409ecc:	bl	409d48 <ferror@plt+0x5f68>
  409ed0:	str	w0, [sp, #124]
  409ed4:	adrp	x0, 422000 <ferror@plt+0x1e220>
  409ed8:	add	x0, x0, #0xa00
  409edc:	ldr	w0, [x0]
  409ee0:	and	w0, w0, #0x8
  409ee4:	cmp	w0, #0x0
  409ee8:	b.ne	409f34 <ferror@plt+0x6154>  // b.any
  409eec:	adrp	x0, 422000 <ferror@plt+0x1e220>
  409ef0:	add	x0, x0, #0xa00
  409ef4:	ldr	w0, [x0]
  409ef8:	orr	w1, w0, #0x40
  409efc:	adrp	x0, 422000 <ferror@plt+0x1e220>
  409f00:	add	x0, x0, #0xa00
  409f04:	str	w1, [x0]
  409f08:	ldr	w0, [sp, #124]
  409f0c:	cmp	w0, #0x0
  409f10:	b.ne	409f3c <ferror@plt+0x615c>  // b.any
  409f14:	ldr	x1, [sp, #112]
  409f18:	ldr	x0, [sp, #40]
  409f1c:	bl	4065f8 <ferror@plt+0x2818>
  409f20:	str	x0, [sp, #56]
  409f24:	ldr	x0, [sp, #56]
  409f28:	cmp	x0, #0x0
  409f2c:	b.ne	409e8c <ferror@plt+0x60ac>  // b.any
  409f30:	b	409f3c <ferror@plt+0x615c>
  409f34:	nop
  409f38:	b	409f40 <ferror@plt+0x6160>
  409f3c:	nop
  409f40:	ldr	x0, [sp, #112]
  409f44:	bl	403a30 <mnt_free_iter@plt>
  409f48:	ldr	w0, [sp, #100]
  409f4c:	cmp	w0, #0x0
  409f50:	b.ne	409f74 <ferror@plt+0x6194>  // b.any
  409f54:	adrp	x0, 422000 <ferror@plt+0x1e220>
  409f58:	add	x0, x0, #0xa04
  409f5c:	ldr	w0, [x0]
  409f60:	cmp	w0, #0x0
  409f64:	b.ne	409f74 <ferror@plt+0x6194>  // b.any
  409f68:	ldr	w0, [sp, #96]
  409f6c:	cmp	w0, #0x0
  409f70:	b.eq	40a078 <ferror@plt+0x6298>  // b.none
  409f74:	adrp	x0, 422000 <ferror@plt+0x1e220>
  409f78:	add	x0, x0, #0x9d0
  409f7c:	ldr	x0, [x0]
  409f80:	mov	x1, x0
  409f84:	mov	w0, #0xa                   	// #10
  409f88:	bl	4035a0 <fputc@plt>
  409f8c:	adrp	x0, 422000 <ferror@plt+0x1e220>
  409f90:	add	x0, x0, #0x9d0
  409f94:	ldr	x19, [x0]
  409f98:	adrp	x0, 422000 <ferror@plt+0x1e220>
  409f9c:	add	x0, x0, #0xa04
  409fa0:	ldr	w0, [x0]
  409fa4:	sxtw	x0, w0
  409fa8:	mov	x2, x0
  409fac:	adrp	x0, 40f000 <ferror@plt+0xb220>
  409fb0:	add	x1, x0, #0xb50
  409fb4:	adrp	x0, 40f000 <ferror@plt+0xb220>
  409fb8:	add	x0, x0, #0xb60
  409fbc:	bl	403440 <ngettext@plt>
  409fc0:	mov	x1, x0
  409fc4:	adrp	x0, 422000 <ferror@plt+0x1e220>
  409fc8:	add	x0, x0, #0xa04
  409fcc:	ldr	w0, [x0]
  409fd0:	mov	w2, w0
  409fd4:	mov	x0, x19
  409fd8:	bl	403d90 <fprintf@plt>
  409fdc:	adrp	x0, 422000 <ferror@plt+0x1e220>
  409fe0:	add	x0, x0, #0x9d0
  409fe4:	ldr	x19, [x0]
  409fe8:	ldr	w0, [sp, #100]
  409fec:	sxtw	x0, w0
  409ff0:	mov	x2, x0
  409ff4:	adrp	x0, 40f000 <ferror@plt+0xb220>
  409ff8:	add	x1, x0, #0xb70
  409ffc:	adrp	x0, 40f000 <ferror@plt+0xb220>
  40a000:	add	x0, x0, #0xb80
  40a004:	bl	403440 <ngettext@plt>
  40a008:	mov	x1, x0
  40a00c:	ldr	w0, [sp, #100]
  40a010:	mov	w2, w0
  40a014:	mov	x0, x19
  40a018:	bl	403d90 <fprintf@plt>
  40a01c:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40a020:	add	x0, x0, #0x9d0
  40a024:	ldr	x19, [x0]
  40a028:	ldr	w0, [sp, #96]
  40a02c:	sxtw	x0, w0
  40a030:	mov	x2, x0
  40a034:	adrp	x0, 40f000 <ferror@plt+0xb220>
  40a038:	add	x1, x0, #0xb90
  40a03c:	adrp	x0, 40f000 <ferror@plt+0xb220>
  40a040:	add	x0, x0, #0xba0
  40a044:	bl	403440 <ngettext@plt>
  40a048:	mov	x1, x0
  40a04c:	ldr	w0, [sp, #96]
  40a050:	mov	w2, w0
  40a054:	mov	x0, x19
  40a058:	bl	403d90 <fprintf@plt>
  40a05c:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40a060:	add	x0, x0, #0x9d0
  40a064:	ldr	x0, [x0]
  40a068:	mov	x1, x0
  40a06c:	mov	w0, #0xa                   	// #10
  40a070:	bl	4035a0 <fputc@plt>
  40a074:	b	40a09c <ferror@plt+0x62bc>
  40a078:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40a07c:	add	x0, x0, #0x9e8
  40a080:	ldr	x19, [x0]
  40a084:	adrp	x0, 40f000 <ferror@plt+0xb220>
  40a088:	add	x0, x0, #0xbb0
  40a08c:	bl	403d80 <gettext@plt>
  40a090:	mov	x1, x0
  40a094:	mov	x0, x19
  40a098:	bl	403d90 <fprintf@plt>
  40a09c:	ldr	w0, [sp, #124]
  40a0a0:	cmp	w0, #0x0
  40a0a4:	b.ne	40a0c0 <ferror@plt+0x62e0>  // b.any
  40a0a8:	ldr	w1, [sp, #100]
  40a0ac:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40a0b0:	add	x0, x0, #0xa04
  40a0b4:	ldr	w0, [x0]
  40a0b8:	add	w0, w1, w0
  40a0bc:	b	40a0c4 <ferror@plt+0x62e4>
  40a0c0:	ldr	w0, [sp, #124]
  40a0c4:	ldr	x19, [sp, #16]
  40a0c8:	ldp	x29, x30, [sp], #128
  40a0cc:	ret
  40a0d0:	stp	x29, x30, [sp, #-48]!
  40a0d4:	mov	x29, sp
  40a0d8:	str	x0, [sp, #24]
  40a0dc:	ldr	x0, [sp, #24]
  40a0e0:	cmp	x0, #0x0
  40a0e4:	b.ne	40a0f0 <ferror@plt+0x6310>  // b.any
  40a0e8:	mov	x0, #0x0                   	// #0
  40a0ec:	b	40a244 <ferror@plt+0x6464>
  40a0f0:	ldr	x0, [sp, #24]
  40a0f4:	bl	403480 <strlen@plt>
  40a0f8:	lsl	x0, x0, #2
  40a0fc:	add	x0, x0, #0x1
  40a100:	bl	403690 <malloc@plt>
  40a104:	str	x0, [sp, #40]
  40a108:	ldr	x0, [sp, #40]
  40a10c:	str	x0, [sp, #32]
  40a110:	ldr	x0, [sp, #40]
  40a114:	cmp	x0, #0x0
  40a118:	b.ne	40a124 <ferror@plt+0x6344>  // b.any
  40a11c:	mov	x0, #0x0                   	// #0
  40a120:	b	40a244 <ferror@plt+0x6464>
  40a124:	ldr	x0, [sp, #24]
  40a128:	ldrsb	w0, [x0]
  40a12c:	cmp	w0, #0x0
  40a130:	b.ne	40a148 <ferror@plt+0x6368>  // b.any
  40a134:	ldr	x0, [sp, #40]
  40a138:	strb	wzr, [x0]
  40a13c:	nop
  40a140:	ldr	x0, [sp, #32]
  40a144:	b	40a244 <ferror@plt+0x6464>
  40a148:	ldr	x0, [sp, #24]
  40a14c:	ldrsb	w0, [x0]
  40a150:	mov	w1, w0
  40a154:	adrp	x0, 40f000 <ferror@plt+0xb220>
  40a158:	add	x0, x0, #0xbe8
  40a15c:	bl	403b30 <strchr@plt>
  40a160:	cmp	x0, #0x0
  40a164:	b.eq	40a21c <ferror@plt+0x643c>  // b.none
  40a168:	ldr	x0, [sp, #40]
  40a16c:	add	x1, x0, #0x1
  40a170:	str	x1, [sp, #40]
  40a174:	mov	w1, #0x5c                  	// #92
  40a178:	strb	w1, [x0]
  40a17c:	ldr	x0, [sp, #24]
  40a180:	ldrsb	w0, [x0]
  40a184:	asr	w0, w0, #6
  40a188:	and	w0, w0, #0xff
  40a18c:	and	w0, w0, #0x3
  40a190:	and	w0, w0, #0xff
  40a194:	add	w0, w0, #0x30
  40a198:	and	w2, w0, #0xff
  40a19c:	ldr	x0, [sp, #40]
  40a1a0:	add	x1, x0, #0x1
  40a1a4:	str	x1, [sp, #40]
  40a1a8:	sxtb	w1, w2
  40a1ac:	strb	w1, [x0]
  40a1b0:	ldr	x0, [sp, #24]
  40a1b4:	ldrsb	w0, [x0]
  40a1b8:	and	w0, w0, #0xff
  40a1bc:	asr	w0, w0, #3
  40a1c0:	and	w0, w0, #0xff
  40a1c4:	and	w0, w0, #0x7
  40a1c8:	and	w0, w0, #0xff
  40a1cc:	add	w0, w0, #0x30
  40a1d0:	and	w2, w0, #0xff
  40a1d4:	ldr	x0, [sp, #40]
  40a1d8:	add	x1, x0, #0x1
  40a1dc:	str	x1, [sp, #40]
  40a1e0:	sxtb	w1, w2
  40a1e4:	strb	w1, [x0]
  40a1e8:	ldr	x0, [sp, #24]
  40a1ec:	ldrsb	w0, [x0]
  40a1f0:	and	w0, w0, #0xff
  40a1f4:	and	w0, w0, #0x7
  40a1f8:	and	w0, w0, #0xff
  40a1fc:	add	w0, w0, #0x30
  40a200:	and	w2, w0, #0xff
  40a204:	ldr	x0, [sp, #40]
  40a208:	add	x1, x0, #0x1
  40a20c:	str	x1, [sp, #40]
  40a210:	sxtb	w1, w2
  40a214:	strb	w1, [x0]
  40a218:	b	40a234 <ferror@plt+0x6454>
  40a21c:	ldr	x0, [sp, #40]
  40a220:	add	x1, x0, #0x1
  40a224:	str	x1, [sp, #40]
  40a228:	ldr	x1, [sp, #24]
  40a22c:	ldrsb	w1, [x1]
  40a230:	strb	w1, [x0]
  40a234:	ldr	x0, [sp, #24]
  40a238:	add	x0, x0, #0x1
  40a23c:	str	x0, [sp, #24]
  40a240:	b	40a124 <ferror@plt+0x6344>
  40a244:	ldp	x29, x30, [sp], #48
  40a248:	ret
  40a24c:	sub	sp, sp, #0x30
  40a250:	str	x0, [sp, #24]
  40a254:	str	x1, [sp, #16]
  40a258:	str	x2, [sp, #8]
  40a25c:	str	xzr, [sp, #40]
  40a260:	ldr	x0, [sp, #24]
  40a264:	cmp	x0, #0x0
  40a268:	b.eq	40a3d4 <ferror@plt+0x65f4>  // b.none
  40a26c:	b	40a3a4 <ferror@plt+0x65c4>
  40a270:	ldr	x0, [sp, #24]
  40a274:	ldrsb	w0, [x0]
  40a278:	cmp	w0, #0x5c
  40a27c:	b.ne	40a378 <ferror@plt+0x6598>  // b.any
  40a280:	ldr	x0, [sp, #40]
  40a284:	add	x1, x0, #0x3
  40a288:	ldr	x0, [sp, #8]
  40a28c:	sub	x0, x0, #0x1
  40a290:	cmp	x1, x0
  40a294:	b.cs	40a378 <ferror@plt+0x6598>  // b.hs, b.nlast
  40a298:	ldr	x0, [sp, #24]
  40a29c:	add	x0, x0, #0x1
  40a2a0:	ldrsb	w0, [x0]
  40a2a4:	and	w0, w0, #0xfffffff8
  40a2a8:	sxtb	w0, w0
  40a2ac:	cmp	w0, #0x30
  40a2b0:	b.ne	40a378 <ferror@plt+0x6598>  // b.any
  40a2b4:	ldr	x0, [sp, #24]
  40a2b8:	add	x0, x0, #0x2
  40a2bc:	ldrsb	w0, [x0]
  40a2c0:	and	w0, w0, #0xfffffff8
  40a2c4:	sxtb	w0, w0
  40a2c8:	cmp	w0, #0x30
  40a2cc:	b.ne	40a378 <ferror@plt+0x6598>  // b.any
  40a2d0:	ldr	x0, [sp, #24]
  40a2d4:	add	x0, x0, #0x3
  40a2d8:	ldrsb	w0, [x0]
  40a2dc:	and	w0, w0, #0xfffffff8
  40a2e0:	sxtb	w0, w0
  40a2e4:	cmp	w0, #0x30
  40a2e8:	b.ne	40a378 <ferror@plt+0x6598>  // b.any
  40a2ec:	ldr	x0, [sp, #24]
  40a2f0:	add	x0, x0, #0x1
  40a2f4:	ldrsb	w0, [x0]
  40a2f8:	and	w0, w0, #0xff
  40a2fc:	and	w0, w0, #0x7
  40a300:	lsl	w1, w0, #3
  40a304:	ldr	x0, [sp, #24]
  40a308:	add	x0, x0, #0x2
  40a30c:	ldrsb	w0, [x0]
  40a310:	and	w0, w0, #0xff
  40a314:	and	w0, w0, #0x7
  40a318:	add	w0, w1, w0
  40a31c:	and	w0, w0, #0xff
  40a320:	ubfiz	w0, w0, #3, #5
  40a324:	and	w1, w0, #0xff
  40a328:	ldr	x0, [sp, #24]
  40a32c:	add	x0, x0, #0x3
  40a330:	ldrsb	w0, [x0]
  40a334:	and	w0, w0, #0xff
  40a338:	and	w0, w0, #0x7
  40a33c:	and	w0, w0, #0xff
  40a340:	add	w0, w1, w0
  40a344:	and	w2, w0, #0xff
  40a348:	ldr	x0, [sp, #16]
  40a34c:	add	x1, x0, #0x1
  40a350:	str	x1, [sp, #16]
  40a354:	sxtb	w1, w2
  40a358:	strb	w1, [x0]
  40a35c:	ldr	x0, [sp, #24]
  40a360:	add	x0, x0, #0x4
  40a364:	str	x0, [sp, #24]
  40a368:	ldr	x0, [sp, #40]
  40a36c:	add	x0, x0, #0x4
  40a370:	str	x0, [sp, #40]
  40a374:	b	40a3a4 <ferror@plt+0x65c4>
  40a378:	ldr	x1, [sp, #24]
  40a37c:	add	x0, x1, #0x1
  40a380:	str	x0, [sp, #24]
  40a384:	ldr	x0, [sp, #16]
  40a388:	add	x2, x0, #0x1
  40a38c:	str	x2, [sp, #16]
  40a390:	ldrsb	w1, [x1]
  40a394:	strb	w1, [x0]
  40a398:	ldr	x0, [sp, #40]
  40a39c:	add	x0, x0, #0x1
  40a3a0:	str	x0, [sp, #40]
  40a3a4:	ldr	x0, [sp, #24]
  40a3a8:	ldrsb	w0, [x0]
  40a3ac:	cmp	w0, #0x0
  40a3b0:	b.eq	40a3c8 <ferror@plt+0x65e8>  // b.none
  40a3b4:	ldr	x0, [sp, #8]
  40a3b8:	sub	x0, x0, #0x1
  40a3bc:	ldr	x1, [sp, #40]
  40a3c0:	cmp	x1, x0
  40a3c4:	b.cc	40a270 <ferror@plt+0x6490>  // b.lo, b.ul, b.last
  40a3c8:	ldr	x0, [sp, #16]
  40a3cc:	strb	wzr, [x0]
  40a3d0:	b	40a3d8 <ferror@plt+0x65f8>
  40a3d4:	nop
  40a3d8:	add	sp, sp, #0x30
  40a3dc:	ret
  40a3e0:	stp	x29, x30, [sp, #-80]!
  40a3e4:	mov	x29, sp
  40a3e8:	str	x19, [sp, #16]
  40a3ec:	str	x0, [sp, #56]
  40a3f0:	str	x1, [sp, #48]
  40a3f4:	str	x2, [sp, #40]
  40a3f8:	str	xzr, [sp, #72]
  40a3fc:	ldr	x0, [sp, #48]
  40a400:	str	x0, [sp, #64]
  40a404:	ldr	x0, [sp, #56]
  40a408:	cmp	x0, #0x0
  40a40c:	b.ne	40a5ec <ferror@plt+0x680c>  // b.any
  40a410:	mov	x0, #0x0                   	// #0
  40a414:	b	40a628 <ferror@plt+0x6848>
  40a418:	ldr	x0, [sp, #56]
  40a41c:	ldrsb	w0, [x0]
  40a420:	cmp	w0, #0x5c
  40a424:	b.ne	40a5c0 <ferror@plt+0x67e0>  // b.any
  40a428:	ldr	x0, [sp, #72]
  40a42c:	add	x1, x0, #0x3
  40a430:	ldr	x0, [sp, #40]
  40a434:	sub	x0, x0, #0x1
  40a438:	cmp	x1, x0
  40a43c:	b.cs	40a5c0 <ferror@plt+0x67e0>  // b.hs, b.nlast
  40a440:	ldr	x0, [sp, #56]
  40a444:	add	x0, x0, #0x1
  40a448:	ldrsb	w0, [x0]
  40a44c:	cmp	w0, #0x78
  40a450:	b.ne	40a5c0 <ferror@plt+0x67e0>  // b.any
  40a454:	bl	403990 <__ctype_b_loc@plt>
  40a458:	ldr	x1, [x0]
  40a45c:	ldr	x0, [sp, #56]
  40a460:	add	x0, x0, #0x2
  40a464:	ldrsb	w0, [x0]
  40a468:	sxtb	x0, w0
  40a46c:	lsl	x0, x0, #1
  40a470:	add	x0, x1, x0
  40a474:	ldrh	w0, [x0]
  40a478:	and	w0, w0, #0x1000
  40a47c:	cmp	w0, #0x0
  40a480:	b.eq	40a5c0 <ferror@plt+0x67e0>  // b.none
  40a484:	bl	403990 <__ctype_b_loc@plt>
  40a488:	ldr	x1, [x0]
  40a48c:	ldr	x0, [sp, #56]
  40a490:	add	x0, x0, #0x3
  40a494:	ldrsb	w0, [x0]
  40a498:	sxtb	x0, w0
  40a49c:	lsl	x0, x0, #1
  40a4a0:	add	x0, x1, x0
  40a4a4:	ldrh	w0, [x0]
  40a4a8:	and	w0, w0, #0x1000
  40a4ac:	cmp	w0, #0x0
  40a4b0:	b.eq	40a5c0 <ferror@plt+0x67e0>  // b.none
  40a4b4:	bl	403990 <__ctype_b_loc@plt>
  40a4b8:	ldr	x1, [x0]
  40a4bc:	ldr	x0, [sp, #56]
  40a4c0:	add	x0, x0, #0x2
  40a4c4:	ldrsb	w0, [x0]
  40a4c8:	sxtb	x0, w0
  40a4cc:	lsl	x0, x0, #1
  40a4d0:	add	x0, x1, x0
  40a4d4:	ldrh	w0, [x0]
  40a4d8:	and	w0, w0, #0x800
  40a4dc:	cmp	w0, #0x0
  40a4e0:	b.eq	40a500 <ferror@plt+0x6720>  // b.none
  40a4e4:	ldr	x0, [sp, #56]
  40a4e8:	add	x0, x0, #0x2
  40a4ec:	ldrsb	w0, [x0]
  40a4f0:	sub	w0, w0, #0x30
  40a4f4:	lsl	w0, w0, #4
  40a4f8:	sxtb	w19, w0
  40a4fc:	b	40a51c <ferror@plt+0x673c>
  40a500:	ldr	x0, [sp, #56]
  40a504:	add	x0, x0, #0x2
  40a508:	ldrsb	w0, [x0]
  40a50c:	bl	403d20 <tolower@plt>
  40a510:	sub	w0, w0, #0x57
  40a514:	lsl	w0, w0, #4
  40a518:	sxtb	w19, w0
  40a51c:	bl	403990 <__ctype_b_loc@plt>
  40a520:	ldr	x1, [x0]
  40a524:	ldr	x0, [sp, #56]
  40a528:	add	x0, x0, #0x3
  40a52c:	ldrsb	w0, [x0]
  40a530:	sxtb	x0, w0
  40a534:	lsl	x0, x0, #1
  40a538:	add	x0, x1, x0
  40a53c:	ldrh	w0, [x0]
  40a540:	and	w0, w0, #0x800
  40a544:	cmp	w0, #0x0
  40a548:	b.eq	40a56c <ferror@plt+0x678c>  // b.none
  40a54c:	ldr	x0, [sp, #56]
  40a550:	add	x0, x0, #0x3
  40a554:	ldrsb	w0, [x0]
  40a558:	and	w0, w0, #0xff
  40a55c:	sub	w0, w0, #0x30
  40a560:	and	w0, w0, #0xff
  40a564:	sxtb	w1, w0
  40a568:	b	40a58c <ferror@plt+0x67ac>
  40a56c:	ldr	x0, [sp, #56]
  40a570:	add	x0, x0, #0x3
  40a574:	ldrsb	w0, [x0]
  40a578:	bl	403d20 <tolower@plt>
  40a57c:	and	w0, w0, #0xff
  40a580:	sub	w0, w0, #0x57
  40a584:	and	w0, w0, #0xff
  40a588:	sxtb	w1, w0
  40a58c:	ldr	x0, [sp, #48]
  40a590:	add	x2, x0, #0x1
  40a594:	str	x2, [sp, #48]
  40a598:	orr	w1, w19, w1
  40a59c:	sxtb	w1, w1
  40a5a0:	strb	w1, [x0]
  40a5a4:	ldr	x0, [sp, #56]
  40a5a8:	add	x0, x0, #0x4
  40a5ac:	str	x0, [sp, #56]
  40a5b0:	ldr	x0, [sp, #72]
  40a5b4:	add	x0, x0, #0x4
  40a5b8:	str	x0, [sp, #72]
  40a5bc:	b	40a5ec <ferror@plt+0x680c>
  40a5c0:	ldr	x1, [sp, #56]
  40a5c4:	add	x0, x1, #0x1
  40a5c8:	str	x0, [sp, #56]
  40a5cc:	ldr	x0, [sp, #48]
  40a5d0:	add	x2, x0, #0x1
  40a5d4:	str	x2, [sp, #48]
  40a5d8:	ldrsb	w1, [x1]
  40a5dc:	strb	w1, [x0]
  40a5e0:	ldr	x0, [sp, #72]
  40a5e4:	add	x0, x0, #0x1
  40a5e8:	str	x0, [sp, #72]
  40a5ec:	ldr	x0, [sp, #56]
  40a5f0:	ldrsb	w0, [x0]
  40a5f4:	cmp	w0, #0x0
  40a5f8:	b.eq	40a610 <ferror@plt+0x6830>  // b.none
  40a5fc:	ldr	x0, [sp, #40]
  40a600:	sub	x0, x0, #0x1
  40a604:	ldr	x1, [sp, #72]
  40a608:	cmp	x1, x0
  40a60c:	b.cc	40a418 <ferror@plt+0x6638>  // b.lo, b.ul, b.last
  40a610:	ldr	x0, [sp, #48]
  40a614:	strb	wzr, [x0]
  40a618:	ldr	x1, [sp, #48]
  40a61c:	ldr	x0, [sp, #64]
  40a620:	sub	x0, x1, x0
  40a624:	add	x0, x0, #0x1
  40a628:	ldr	x19, [sp, #16]
  40a62c:	ldp	x29, x30, [sp], #80
  40a630:	ret
  40a634:	sub	sp, sp, #0x10
  40a638:	str	x0, [sp, #8]
  40a63c:	b	40a64c <ferror@plt+0x686c>
  40a640:	ldr	x0, [sp, #8]
  40a644:	add	x0, x0, #0x1
  40a648:	str	x0, [sp, #8]
  40a64c:	ldr	x0, [sp, #8]
  40a650:	cmp	x0, #0x0
  40a654:	b.eq	40a688 <ferror@plt+0x68a8>  // b.none
  40a658:	ldr	x0, [sp, #8]
  40a65c:	ldrsb	w0, [x0]
  40a660:	cmp	w0, #0x0
  40a664:	b.eq	40a688 <ferror@plt+0x68a8>  // b.none
  40a668:	ldr	x0, [sp, #8]
  40a66c:	ldrsb	w0, [x0]
  40a670:	cmp	w0, #0x20
  40a674:	b.eq	40a688 <ferror@plt+0x68a8>  // b.none
  40a678:	ldr	x0, [sp, #8]
  40a67c:	ldrsb	w0, [x0]
  40a680:	cmp	w0, #0x9
  40a684:	b.ne	40a640 <ferror@plt+0x6860>  // b.any
  40a688:	ldr	x0, [sp, #8]
  40a68c:	add	sp, sp, #0x10
  40a690:	ret
  40a694:	stp	x29, x30, [sp, #-64]!
  40a698:	mov	x29, sp
  40a69c:	str	x0, [sp, #24]
  40a6a0:	str	x1, [sp, #16]
  40a6a4:	ldr	x0, [sp, #24]
  40a6a8:	cmp	x0, #0x0
  40a6ac:	b.ne	40a6b8 <ferror@plt+0x68d8>  // b.any
  40a6b0:	mov	x0, #0x0                   	// #0
  40a6b4:	b	40a73c <ferror@plt+0x695c>
  40a6b8:	ldr	x0, [sp, #24]
  40a6bc:	bl	40a634 <ferror@plt+0x6854>
  40a6c0:	str	x0, [sp, #56]
  40a6c4:	ldr	x1, [sp, #56]
  40a6c8:	ldr	x0, [sp, #24]
  40a6cc:	sub	x0, x1, x0
  40a6d0:	add	x0, x0, #0x1
  40a6d4:	str	x0, [sp, #48]
  40a6d8:	ldr	x0, [sp, #16]
  40a6dc:	cmp	x0, #0x0
  40a6e0:	b.eq	40a6f0 <ferror@plt+0x6910>  // b.none
  40a6e4:	ldr	x0, [sp, #16]
  40a6e8:	ldr	x1, [sp, #56]
  40a6ec:	str	x1, [x0]
  40a6f0:	ldr	x1, [sp, #56]
  40a6f4:	ldr	x0, [sp, #24]
  40a6f8:	cmp	x1, x0
  40a6fc:	b.ne	40a708 <ferror@plt+0x6928>  // b.any
  40a700:	mov	x0, #0x0                   	// #0
  40a704:	b	40a73c <ferror@plt+0x695c>
  40a708:	ldr	x0, [sp, #48]
  40a70c:	bl	403690 <malloc@plt>
  40a710:	str	x0, [sp, #40]
  40a714:	ldr	x0, [sp, #40]
  40a718:	cmp	x0, #0x0
  40a71c:	b.ne	40a728 <ferror@plt+0x6948>  // b.any
  40a720:	mov	x0, #0x0                   	// #0
  40a724:	b	40a73c <ferror@plt+0x695c>
  40a728:	ldr	x2, [sp, #48]
  40a72c:	ldr	x1, [sp, #40]
  40a730:	ldr	x0, [sp, #24]
  40a734:	bl	40a24c <ferror@plt+0x646c>
  40a738:	ldr	x0, [sp, #40]
  40a73c:	ldp	x29, x30, [sp], #64
  40a740:	ret
  40a744:	sub	sp, sp, #0x10
  40a748:	str	w0, [sp, #12]
  40a74c:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40a750:	add	x0, x0, #0x9b8
  40a754:	ldr	w1, [sp, #12]
  40a758:	str	w1, [x0]
  40a75c:	nop
  40a760:	add	sp, sp, #0x10
  40a764:	ret
  40a768:	sub	sp, sp, #0x10
  40a76c:	str	x0, [sp, #8]
  40a770:	str	w1, [sp, #4]
  40a774:	str	w2, [sp]
  40a778:	b	40a7c8 <ferror@plt+0x69e8>
  40a77c:	ldr	x0, [sp, #8]
  40a780:	ldr	x1, [x0]
  40a784:	ldrsw	x0, [sp, #4]
  40a788:	mov	x2, #0x0                   	// #0
  40a78c:	umulh	x0, x1, x0
  40a790:	cmp	x0, #0x0
  40a794:	b.eq	40a79c <ferror@plt+0x69bc>  // b.none
  40a798:	mov	x2, #0x1                   	// #1
  40a79c:	mov	x0, x2
  40a7a0:	cmp	x0, #0x0
  40a7a4:	b.eq	40a7b0 <ferror@plt+0x69d0>  // b.none
  40a7a8:	mov	w0, #0xffffffde            	// #-34
  40a7ac:	b	40a7e0 <ferror@plt+0x6a00>
  40a7b0:	ldr	x0, [sp, #8]
  40a7b4:	ldr	x1, [x0]
  40a7b8:	ldrsw	x0, [sp, #4]
  40a7bc:	mul	x1, x1, x0
  40a7c0:	ldr	x0, [sp, #8]
  40a7c4:	str	x1, [x0]
  40a7c8:	ldr	w0, [sp]
  40a7cc:	sub	w1, w0, #0x1
  40a7d0:	str	w1, [sp]
  40a7d4:	cmp	w0, #0x0
  40a7d8:	b.ne	40a77c <ferror@plt+0x699c>  // b.any
  40a7dc:	mov	w0, #0x0                   	// #0
  40a7e0:	add	sp, sp, #0x10
  40a7e4:	ret
  40a7e8:	stp	x29, x30, [sp, #-192]!
  40a7ec:	mov	x29, sp
  40a7f0:	str	x0, [sp, #40]
  40a7f4:	str	x1, [sp, #32]
  40a7f8:	str	x2, [sp, #24]
  40a7fc:	str	xzr, [sp, #176]
  40a800:	mov	w0, #0x400                 	// #1024
  40a804:	str	w0, [sp, #172]
  40a808:	str	wzr, [sp, #168]
  40a80c:	str	wzr, [sp, #164]
  40a810:	str	wzr, [sp, #160]
  40a814:	ldr	x0, [sp, #32]
  40a818:	str	xzr, [x0]
  40a81c:	ldr	x0, [sp, #40]
  40a820:	cmp	x0, #0x0
  40a824:	b.eq	40a838 <ferror@plt+0x6a58>  // b.none
  40a828:	ldr	x0, [sp, #40]
  40a82c:	ldrsb	w0, [x0]
  40a830:	cmp	w0, #0x0
  40a834:	b.ne	40a844 <ferror@plt+0x6a64>  // b.any
  40a838:	mov	w0, #0xffffffea            	// #-22
  40a83c:	str	w0, [sp, #168]
  40a840:	b	40ae2c <ferror@plt+0x704c>
  40a844:	ldr	x0, [sp, #40]
  40a848:	str	x0, [sp, #184]
  40a84c:	b	40a85c <ferror@plt+0x6a7c>
  40a850:	ldr	x0, [sp, #184]
  40a854:	add	x0, x0, #0x1
  40a858:	str	x0, [sp, #184]
  40a85c:	bl	403990 <__ctype_b_loc@plt>
  40a860:	ldr	x1, [x0]
  40a864:	ldr	x0, [sp, #184]
  40a868:	ldrsb	w0, [x0]
  40a86c:	and	w0, w0, #0xff
  40a870:	and	x0, x0, #0xff
  40a874:	lsl	x0, x0, #1
  40a878:	add	x0, x1, x0
  40a87c:	ldrh	w0, [x0]
  40a880:	and	w0, w0, #0x2000
  40a884:	cmp	w0, #0x0
  40a888:	b.ne	40a850 <ferror@plt+0x6a70>  // b.any
  40a88c:	ldr	x0, [sp, #184]
  40a890:	ldrsb	w0, [x0]
  40a894:	cmp	w0, #0x2d
  40a898:	b.ne	40a8a8 <ferror@plt+0x6ac8>  // b.any
  40a89c:	mov	w0, #0xffffffea            	// #-22
  40a8a0:	str	w0, [sp, #168]
  40a8a4:	b	40ae2c <ferror@plt+0x704c>
  40a8a8:	bl	403d10 <__errno_location@plt>
  40a8ac:	str	wzr, [x0]
  40a8b0:	str	xzr, [sp, #72]
  40a8b4:	add	x0, sp, #0x48
  40a8b8:	mov	w2, #0x0                   	// #0
  40a8bc:	mov	x1, x0
  40a8c0:	ldr	x0, [sp, #40]
  40a8c4:	bl	4038b0 <strtoumax@plt>
  40a8c8:	str	x0, [sp, #64]
  40a8cc:	ldr	x0, [sp, #72]
  40a8d0:	ldr	x1, [sp, #40]
  40a8d4:	cmp	x1, x0
  40a8d8:	b.eq	40a904 <ferror@plt+0x6b24>  // b.none
  40a8dc:	bl	403d10 <__errno_location@plt>
  40a8e0:	ldr	w0, [x0]
  40a8e4:	cmp	w0, #0x0
  40a8e8:	b.eq	40a930 <ferror@plt+0x6b50>  // b.none
  40a8ec:	ldr	x0, [sp, #64]
  40a8f0:	cmn	x0, #0x1
  40a8f4:	b.eq	40a904 <ferror@plt+0x6b24>  // b.none
  40a8f8:	ldr	x0, [sp, #64]
  40a8fc:	cmp	x0, #0x0
  40a900:	b.ne	40a930 <ferror@plt+0x6b50>  // b.any
  40a904:	bl	403d10 <__errno_location@plt>
  40a908:	ldr	w0, [x0]
  40a90c:	cmp	w0, #0x0
  40a910:	b.eq	40a924 <ferror@plt+0x6b44>  // b.none
  40a914:	bl	403d10 <__errno_location@plt>
  40a918:	ldr	w0, [x0]
  40a91c:	neg	w0, w0
  40a920:	b	40a928 <ferror@plt+0x6b48>
  40a924:	mov	w0, #0xffffffea            	// #-22
  40a928:	str	w0, [sp, #168]
  40a92c:	b	40ae2c <ferror@plt+0x704c>
  40a930:	ldr	x0, [sp, #72]
  40a934:	cmp	x0, #0x0
  40a938:	b.eq	40ae14 <ferror@plt+0x7034>  // b.none
  40a93c:	ldr	x0, [sp, #72]
  40a940:	ldrsb	w0, [x0]
  40a944:	cmp	w0, #0x0
  40a948:	b.eq	40ae14 <ferror@plt+0x7034>  // b.none
  40a94c:	ldr	x0, [sp, #72]
  40a950:	str	x0, [sp, #184]
  40a954:	ldr	x0, [sp, #184]
  40a958:	add	x0, x0, #0x1
  40a95c:	ldrsb	w0, [x0]
  40a960:	cmp	w0, #0x69
  40a964:	b.ne	40a9b0 <ferror@plt+0x6bd0>  // b.any
  40a968:	ldr	x0, [sp, #184]
  40a96c:	add	x0, x0, #0x2
  40a970:	ldrsb	w0, [x0]
  40a974:	cmp	w0, #0x42
  40a978:	b.eq	40a990 <ferror@plt+0x6bb0>  // b.none
  40a97c:	ldr	x0, [sp, #184]
  40a980:	add	x0, x0, #0x2
  40a984:	ldrsb	w0, [x0]
  40a988:	cmp	w0, #0x62
  40a98c:	b.ne	40a9b0 <ferror@plt+0x6bd0>  // b.any
  40a990:	ldr	x0, [sp, #184]
  40a994:	add	x0, x0, #0x3
  40a998:	ldrsb	w0, [x0]
  40a99c:	cmp	w0, #0x0
  40a9a0:	b.ne	40a9b0 <ferror@plt+0x6bd0>  // b.any
  40a9a4:	mov	w0, #0x400                 	// #1024
  40a9a8:	str	w0, [sp, #172]
  40a9ac:	b	40abe8 <ferror@plt+0x6e08>
  40a9b0:	ldr	x0, [sp, #184]
  40a9b4:	add	x0, x0, #0x1
  40a9b8:	ldrsb	w0, [x0]
  40a9bc:	cmp	w0, #0x42
  40a9c0:	b.eq	40a9d8 <ferror@plt+0x6bf8>  // b.none
  40a9c4:	ldr	x0, [sp, #184]
  40a9c8:	add	x0, x0, #0x1
  40a9cc:	ldrsb	w0, [x0]
  40a9d0:	cmp	w0, #0x62
  40a9d4:	b.ne	40a9f8 <ferror@plt+0x6c18>  // b.any
  40a9d8:	ldr	x0, [sp, #184]
  40a9dc:	add	x0, x0, #0x2
  40a9e0:	ldrsb	w0, [x0]
  40a9e4:	cmp	w0, #0x0
  40a9e8:	b.ne	40a9f8 <ferror@plt+0x6c18>  // b.any
  40a9ec:	mov	w0, #0x3e8                 	// #1000
  40a9f0:	str	w0, [sp, #172]
  40a9f4:	b	40abe8 <ferror@plt+0x6e08>
  40a9f8:	ldr	x0, [sp, #184]
  40a9fc:	add	x0, x0, #0x1
  40aa00:	ldrsb	w0, [x0]
  40aa04:	cmp	w0, #0x0
  40aa08:	b.eq	40abe8 <ferror@plt+0x6e08>  // b.none
  40aa0c:	bl	403610 <localeconv@plt>
  40aa10:	str	x0, [sp, #128]
  40aa14:	ldr	x0, [sp, #128]
  40aa18:	cmp	x0, #0x0
  40aa1c:	b.eq	40aa2c <ferror@plt+0x6c4c>  // b.none
  40aa20:	ldr	x0, [sp, #128]
  40aa24:	ldr	x0, [x0]
  40aa28:	b	40aa30 <ferror@plt+0x6c50>
  40aa2c:	mov	x0, #0x0                   	// #0
  40aa30:	str	x0, [sp, #120]
  40aa34:	ldr	x0, [sp, #120]
  40aa38:	cmp	x0, #0x0
  40aa3c:	b.eq	40aa4c <ferror@plt+0x6c6c>  // b.none
  40aa40:	ldr	x0, [sp, #120]
  40aa44:	bl	403480 <strlen@plt>
  40aa48:	b	40aa50 <ferror@plt+0x6c70>
  40aa4c:	mov	x0, #0x0                   	// #0
  40aa50:	str	x0, [sp, #112]
  40aa54:	ldr	x0, [sp, #176]
  40aa58:	cmp	x0, #0x0
  40aa5c:	b.ne	40abdc <ferror@plt+0x6dfc>  // b.any
  40aa60:	ldr	x0, [sp, #184]
  40aa64:	ldrsb	w0, [x0]
  40aa68:	cmp	w0, #0x0
  40aa6c:	b.eq	40abdc <ferror@plt+0x6dfc>  // b.none
  40aa70:	ldr	x0, [sp, #120]
  40aa74:	cmp	x0, #0x0
  40aa78:	b.eq	40abdc <ferror@plt+0x6dfc>  // b.none
  40aa7c:	ldr	x2, [sp, #112]
  40aa80:	ldr	x1, [sp, #184]
  40aa84:	ldr	x0, [sp, #120]
  40aa88:	bl	4036e0 <strncmp@plt>
  40aa8c:	cmp	w0, #0x0
  40aa90:	b.ne	40abdc <ferror@plt+0x6dfc>  // b.any
  40aa94:	ldr	x1, [sp, #184]
  40aa98:	ldr	x0, [sp, #112]
  40aa9c:	add	x0, x1, x0
  40aaa0:	str	x0, [sp, #104]
  40aaa4:	ldr	x0, [sp, #104]
  40aaa8:	str	x0, [sp, #184]
  40aaac:	b	40aac8 <ferror@plt+0x6ce8>
  40aab0:	ldr	w0, [sp, #160]
  40aab4:	add	w0, w0, #0x1
  40aab8:	str	w0, [sp, #160]
  40aabc:	ldr	x0, [sp, #184]
  40aac0:	add	x0, x0, #0x1
  40aac4:	str	x0, [sp, #184]
  40aac8:	ldr	x0, [sp, #184]
  40aacc:	ldrsb	w0, [x0]
  40aad0:	cmp	w0, #0x30
  40aad4:	b.eq	40aab0 <ferror@plt+0x6cd0>  // b.none
  40aad8:	ldr	x0, [sp, #184]
  40aadc:	str	x0, [sp, #104]
  40aae0:	bl	403990 <__ctype_b_loc@plt>
  40aae4:	ldr	x1, [x0]
  40aae8:	ldr	x0, [sp, #104]
  40aaec:	ldrsb	w0, [x0]
  40aaf0:	sxtb	x0, w0
  40aaf4:	lsl	x0, x0, #1
  40aaf8:	add	x0, x1, x0
  40aafc:	ldrh	w0, [x0]
  40ab00:	and	w0, w0, #0x800
  40ab04:	cmp	w0, #0x0
  40ab08:	b.eq	40ab94 <ferror@plt+0x6db4>  // b.none
  40ab0c:	bl	403d10 <__errno_location@plt>
  40ab10:	str	wzr, [x0]
  40ab14:	str	xzr, [sp, #72]
  40ab18:	add	x0, sp, #0x48
  40ab1c:	mov	w2, #0x0                   	// #0
  40ab20:	mov	x1, x0
  40ab24:	ldr	x0, [sp, #104]
  40ab28:	bl	4038b0 <strtoumax@plt>
  40ab2c:	str	x0, [sp, #176]
  40ab30:	ldr	x0, [sp, #72]
  40ab34:	ldr	x1, [sp, #104]
  40ab38:	cmp	x1, x0
  40ab3c:	b.eq	40ab68 <ferror@plt+0x6d88>  // b.none
  40ab40:	bl	403d10 <__errno_location@plt>
  40ab44:	ldr	w0, [x0]
  40ab48:	cmp	w0, #0x0
  40ab4c:	b.eq	40ab9c <ferror@plt+0x6dbc>  // b.none
  40ab50:	ldr	x0, [sp, #176]
  40ab54:	cmn	x0, #0x1
  40ab58:	b.eq	40ab68 <ferror@plt+0x6d88>  // b.none
  40ab5c:	ldr	x0, [sp, #176]
  40ab60:	cmp	x0, #0x0
  40ab64:	b.ne	40ab9c <ferror@plt+0x6dbc>  // b.any
  40ab68:	bl	403d10 <__errno_location@plt>
  40ab6c:	ldr	w0, [x0]
  40ab70:	cmp	w0, #0x0
  40ab74:	b.eq	40ab88 <ferror@plt+0x6da8>  // b.none
  40ab78:	bl	403d10 <__errno_location@plt>
  40ab7c:	ldr	w0, [x0]
  40ab80:	neg	w0, w0
  40ab84:	b	40ab8c <ferror@plt+0x6dac>
  40ab88:	mov	w0, #0xffffffea            	// #-22
  40ab8c:	str	w0, [sp, #168]
  40ab90:	b	40ae2c <ferror@plt+0x704c>
  40ab94:	ldr	x0, [sp, #184]
  40ab98:	str	x0, [sp, #72]
  40ab9c:	ldr	x0, [sp, #176]
  40aba0:	cmp	x0, #0x0
  40aba4:	b.eq	40abd0 <ferror@plt+0x6df0>  // b.none
  40aba8:	ldr	x0, [sp, #72]
  40abac:	cmp	x0, #0x0
  40abb0:	b.eq	40abc4 <ferror@plt+0x6de4>  // b.none
  40abb4:	ldr	x0, [sp, #72]
  40abb8:	ldrsb	w0, [x0]
  40abbc:	cmp	w0, #0x0
  40abc0:	b.ne	40abd0 <ferror@plt+0x6df0>  // b.any
  40abc4:	mov	w0, #0xffffffea            	// #-22
  40abc8:	str	w0, [sp, #168]
  40abcc:	b	40ae2c <ferror@plt+0x704c>
  40abd0:	ldr	x0, [sp, #72]
  40abd4:	str	x0, [sp, #184]
  40abd8:	b	40a954 <ferror@plt+0x6b74>
  40abdc:	mov	w0, #0xffffffea            	// #-22
  40abe0:	str	w0, [sp, #168]
  40abe4:	b	40ae2c <ferror@plt+0x704c>
  40abe8:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40abec:	add	x0, x0, #0x9c0
  40abf0:	ldr	x2, [x0]
  40abf4:	ldr	x0, [sp, #184]
  40abf8:	ldrsb	w0, [x0]
  40abfc:	mov	w1, w0
  40ac00:	mov	x0, x2
  40ac04:	bl	403b30 <strchr@plt>
  40ac08:	str	x0, [sp, #96]
  40ac0c:	ldr	x0, [sp, #96]
  40ac10:	cmp	x0, #0x0
  40ac14:	b.eq	40ac38 <ferror@plt+0x6e58>  // b.none
  40ac18:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40ac1c:	add	x0, x0, #0x9c0
  40ac20:	ldr	x0, [x0]
  40ac24:	ldr	x1, [sp, #96]
  40ac28:	sub	x0, x1, x0
  40ac2c:	add	w0, w0, #0x1
  40ac30:	str	w0, [sp, #164]
  40ac34:	b	40ac94 <ferror@plt+0x6eb4>
  40ac38:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40ac3c:	add	x0, x0, #0x9c8
  40ac40:	ldr	x2, [x0]
  40ac44:	ldr	x0, [sp, #184]
  40ac48:	ldrsb	w0, [x0]
  40ac4c:	mov	w1, w0
  40ac50:	mov	x0, x2
  40ac54:	bl	403b30 <strchr@plt>
  40ac58:	str	x0, [sp, #96]
  40ac5c:	ldr	x0, [sp, #96]
  40ac60:	cmp	x0, #0x0
  40ac64:	b.eq	40ac88 <ferror@plt+0x6ea8>  // b.none
  40ac68:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40ac6c:	add	x0, x0, #0x9c8
  40ac70:	ldr	x0, [x0]
  40ac74:	ldr	x1, [sp, #96]
  40ac78:	sub	x0, x1, x0
  40ac7c:	add	w0, w0, #0x1
  40ac80:	str	w0, [sp, #164]
  40ac84:	b	40ac94 <ferror@plt+0x6eb4>
  40ac88:	mov	w0, #0xffffffea            	// #-22
  40ac8c:	str	w0, [sp, #168]
  40ac90:	b	40ae2c <ferror@plt+0x704c>
  40ac94:	add	x0, sp, #0x40
  40ac98:	ldr	w2, [sp, #164]
  40ac9c:	ldr	w1, [sp, #172]
  40aca0:	bl	40a768 <ferror@plt+0x6988>
  40aca4:	str	w0, [sp, #168]
  40aca8:	ldr	x0, [sp, #24]
  40acac:	cmp	x0, #0x0
  40acb0:	b.eq	40acc0 <ferror@plt+0x6ee0>  // b.none
  40acb4:	ldr	x0, [sp, #24]
  40acb8:	ldr	w1, [sp, #164]
  40acbc:	str	w1, [x0]
  40acc0:	ldr	x0, [sp, #176]
  40acc4:	cmp	x0, #0x0
  40acc8:	b.eq	40ae1c <ferror@plt+0x703c>  // b.none
  40accc:	ldr	w0, [sp, #164]
  40acd0:	cmp	w0, #0x0
  40acd4:	b.eq	40ae1c <ferror@plt+0x703c>  // b.none
  40acd8:	mov	x0, #0xa                   	// #10
  40acdc:	str	x0, [sp, #144]
  40ace0:	mov	x0, #0x1                   	// #1
  40ace4:	str	x0, [sp, #136]
  40ace8:	mov	x0, #0x1                   	// #1
  40acec:	str	x0, [sp, #56]
  40acf0:	add	x0, sp, #0x38
  40acf4:	ldr	w2, [sp, #164]
  40acf8:	ldr	w1, [sp, #172]
  40acfc:	bl	40a768 <ferror@plt+0x6988>
  40ad00:	b	40ad1c <ferror@plt+0x6f3c>
  40ad04:	ldr	x1, [sp, #144]
  40ad08:	mov	x0, x1
  40ad0c:	lsl	x0, x0, #2
  40ad10:	add	x0, x0, x1
  40ad14:	lsl	x0, x0, #1
  40ad18:	str	x0, [sp, #144]
  40ad1c:	ldr	x1, [sp, #144]
  40ad20:	ldr	x0, [sp, #176]
  40ad24:	cmp	x1, x0
  40ad28:	b.cc	40ad04 <ferror@plt+0x6f24>  // b.lo, b.ul, b.last
  40ad2c:	str	wzr, [sp, #156]
  40ad30:	b	40ad58 <ferror@plt+0x6f78>
  40ad34:	ldr	x1, [sp, #144]
  40ad38:	mov	x0, x1
  40ad3c:	lsl	x0, x0, #2
  40ad40:	add	x0, x0, x1
  40ad44:	lsl	x0, x0, #1
  40ad48:	str	x0, [sp, #144]
  40ad4c:	ldr	w0, [sp, #156]
  40ad50:	add	w0, w0, #0x1
  40ad54:	str	w0, [sp, #156]
  40ad58:	ldr	w1, [sp, #156]
  40ad5c:	ldr	w0, [sp, #160]
  40ad60:	cmp	w1, w0
  40ad64:	b.lt	40ad34 <ferror@plt+0x6f54>  // b.tstop
  40ad68:	ldr	x2, [sp, #176]
  40ad6c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40ad70:	movk	x0, #0xcccd
  40ad74:	umulh	x0, x2, x0
  40ad78:	lsr	x1, x0, #3
  40ad7c:	mov	x0, x1
  40ad80:	lsl	x0, x0, #2
  40ad84:	add	x0, x0, x1
  40ad88:	lsl	x0, x0, #1
  40ad8c:	sub	x1, x2, x0
  40ad90:	mov	w0, w1
  40ad94:	str	w0, [sp, #92]
  40ad98:	ldr	x1, [sp, #144]
  40ad9c:	ldr	x0, [sp, #136]
  40ada0:	udiv	x0, x1, x0
  40ada4:	str	x0, [sp, #80]
  40ada8:	ldr	x1, [sp, #176]
  40adac:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40adb0:	movk	x0, #0xcccd
  40adb4:	umulh	x0, x1, x0
  40adb8:	lsr	x0, x0, #3
  40adbc:	str	x0, [sp, #176]
  40adc0:	ldr	x1, [sp, #136]
  40adc4:	mov	x0, x1
  40adc8:	lsl	x0, x0, #2
  40adcc:	add	x0, x0, x1
  40add0:	lsl	x0, x0, #1
  40add4:	str	x0, [sp, #136]
  40add8:	ldr	w0, [sp, #92]
  40addc:	cmp	w0, #0x0
  40ade0:	b.eq	40ae04 <ferror@plt+0x7024>  // b.none
  40ade4:	ldr	x1, [sp, #56]
  40ade8:	ldr	w0, [sp, #92]
  40adec:	ldr	x2, [sp, #80]
  40adf0:	udiv	x0, x2, x0
  40adf4:	udiv	x1, x1, x0
  40adf8:	ldr	x0, [sp, #64]
  40adfc:	add	x0, x1, x0
  40ae00:	str	x0, [sp, #64]
  40ae04:	ldr	x0, [sp, #176]
  40ae08:	cmp	x0, #0x0
  40ae0c:	b.ne	40ad68 <ferror@plt+0x6f88>  // b.any
  40ae10:	b	40ae20 <ferror@plt+0x7040>
  40ae14:	nop
  40ae18:	b	40ae20 <ferror@plt+0x7040>
  40ae1c:	nop
  40ae20:	ldr	x1, [sp, #64]
  40ae24:	ldr	x0, [sp, #32]
  40ae28:	str	x1, [x0]
  40ae2c:	ldr	w0, [sp, #168]
  40ae30:	cmp	w0, #0x0
  40ae34:	b.ge	40ae4c <ferror@plt+0x706c>  // b.tcont
  40ae38:	bl	403d10 <__errno_location@plt>
  40ae3c:	mov	x1, x0
  40ae40:	ldr	w0, [sp, #168]
  40ae44:	neg	w0, w0
  40ae48:	str	w0, [x1]
  40ae4c:	ldr	w0, [sp, #168]
  40ae50:	ldp	x29, x30, [sp], #192
  40ae54:	ret
  40ae58:	stp	x29, x30, [sp, #-32]!
  40ae5c:	mov	x29, sp
  40ae60:	str	x0, [sp, #24]
  40ae64:	str	x1, [sp, #16]
  40ae68:	mov	x2, #0x0                   	// #0
  40ae6c:	ldr	x1, [sp, #16]
  40ae70:	ldr	x0, [sp, #24]
  40ae74:	bl	40a7e8 <ferror@plt+0x6a08>
  40ae78:	ldp	x29, x30, [sp], #32
  40ae7c:	ret
  40ae80:	stp	x29, x30, [sp, #-48]!
  40ae84:	mov	x29, sp
  40ae88:	str	x0, [sp, #24]
  40ae8c:	str	x1, [sp, #16]
  40ae90:	ldr	x0, [sp, #24]
  40ae94:	str	x0, [sp, #40]
  40ae98:	b	40aea8 <ferror@plt+0x70c8>
  40ae9c:	ldr	x0, [sp, #40]
  40aea0:	add	x0, x0, #0x1
  40aea4:	str	x0, [sp, #40]
  40aea8:	ldr	x0, [sp, #40]
  40aeac:	cmp	x0, #0x0
  40aeb0:	b.eq	40aef4 <ferror@plt+0x7114>  // b.none
  40aeb4:	ldr	x0, [sp, #40]
  40aeb8:	ldrsb	w0, [x0]
  40aebc:	cmp	w0, #0x0
  40aec0:	b.eq	40aef4 <ferror@plt+0x7114>  // b.none
  40aec4:	bl	403990 <__ctype_b_loc@plt>
  40aec8:	ldr	x1, [x0]
  40aecc:	ldr	x0, [sp, #40]
  40aed0:	ldrsb	w0, [x0]
  40aed4:	and	w0, w0, #0xff
  40aed8:	and	x0, x0, #0xff
  40aedc:	lsl	x0, x0, #1
  40aee0:	add	x0, x1, x0
  40aee4:	ldrh	w0, [x0]
  40aee8:	and	w0, w0, #0x800
  40aeec:	cmp	w0, #0x0
  40aef0:	b.ne	40ae9c <ferror@plt+0x70bc>  // b.any
  40aef4:	ldr	x0, [sp, #16]
  40aef8:	cmp	x0, #0x0
  40aefc:	b.eq	40af0c <ferror@plt+0x712c>  // b.none
  40af00:	ldr	x0, [sp, #16]
  40af04:	ldr	x1, [sp, #40]
  40af08:	str	x1, [x0]
  40af0c:	ldr	x0, [sp, #40]
  40af10:	cmp	x0, #0x0
  40af14:	b.eq	40af40 <ferror@plt+0x7160>  // b.none
  40af18:	ldr	x1, [sp, #40]
  40af1c:	ldr	x0, [sp, #24]
  40af20:	cmp	x1, x0
  40af24:	b.ls	40af40 <ferror@plt+0x7160>  // b.plast
  40af28:	ldr	x0, [sp, #40]
  40af2c:	ldrsb	w0, [x0]
  40af30:	cmp	w0, #0x0
  40af34:	b.ne	40af40 <ferror@plt+0x7160>  // b.any
  40af38:	mov	w0, #0x1                   	// #1
  40af3c:	b	40af44 <ferror@plt+0x7164>
  40af40:	mov	w0, #0x0                   	// #0
  40af44:	ldp	x29, x30, [sp], #48
  40af48:	ret
  40af4c:	stp	x29, x30, [sp, #-48]!
  40af50:	mov	x29, sp
  40af54:	str	x0, [sp, #24]
  40af58:	str	x1, [sp, #16]
  40af5c:	ldr	x0, [sp, #24]
  40af60:	str	x0, [sp, #40]
  40af64:	b	40af74 <ferror@plt+0x7194>
  40af68:	ldr	x0, [sp, #40]
  40af6c:	add	x0, x0, #0x1
  40af70:	str	x0, [sp, #40]
  40af74:	ldr	x0, [sp, #40]
  40af78:	cmp	x0, #0x0
  40af7c:	b.eq	40afc0 <ferror@plt+0x71e0>  // b.none
  40af80:	ldr	x0, [sp, #40]
  40af84:	ldrsb	w0, [x0]
  40af88:	cmp	w0, #0x0
  40af8c:	b.eq	40afc0 <ferror@plt+0x71e0>  // b.none
  40af90:	bl	403990 <__ctype_b_loc@plt>
  40af94:	ldr	x1, [x0]
  40af98:	ldr	x0, [sp, #40]
  40af9c:	ldrsb	w0, [x0]
  40afa0:	and	w0, w0, #0xff
  40afa4:	and	x0, x0, #0xff
  40afa8:	lsl	x0, x0, #1
  40afac:	add	x0, x1, x0
  40afb0:	ldrh	w0, [x0]
  40afb4:	and	w0, w0, #0x1000
  40afb8:	cmp	w0, #0x0
  40afbc:	b.ne	40af68 <ferror@plt+0x7188>  // b.any
  40afc0:	ldr	x0, [sp, #16]
  40afc4:	cmp	x0, #0x0
  40afc8:	b.eq	40afd8 <ferror@plt+0x71f8>  // b.none
  40afcc:	ldr	x0, [sp, #16]
  40afd0:	ldr	x1, [sp, #40]
  40afd4:	str	x1, [x0]
  40afd8:	ldr	x0, [sp, #40]
  40afdc:	cmp	x0, #0x0
  40afe0:	b.eq	40b00c <ferror@plt+0x722c>  // b.none
  40afe4:	ldr	x1, [sp, #40]
  40afe8:	ldr	x0, [sp, #24]
  40afec:	cmp	x1, x0
  40aff0:	b.ls	40b00c <ferror@plt+0x722c>  // b.plast
  40aff4:	ldr	x0, [sp, #40]
  40aff8:	ldrsb	w0, [x0]
  40affc:	cmp	w0, #0x0
  40b000:	b.ne	40b00c <ferror@plt+0x722c>  // b.any
  40b004:	mov	w0, #0x1                   	// #1
  40b008:	b	40b010 <ferror@plt+0x7230>
  40b00c:	mov	w0, #0x0                   	// #0
  40b010:	ldp	x29, x30, [sp], #48
  40b014:	ret
  40b018:	stp	x29, x30, [sp, #-256]!
  40b01c:	mov	x29, sp
  40b020:	str	x0, [sp, #24]
  40b024:	str	x1, [sp, #16]
  40b028:	str	x2, [sp, #208]
  40b02c:	str	x3, [sp, #216]
  40b030:	str	x4, [sp, #224]
  40b034:	str	x5, [sp, #232]
  40b038:	str	x6, [sp, #240]
  40b03c:	str	x7, [sp, #248]
  40b040:	str	q0, [sp, #80]
  40b044:	str	q1, [sp, #96]
  40b048:	str	q2, [sp, #112]
  40b04c:	str	q3, [sp, #128]
  40b050:	str	q4, [sp, #144]
  40b054:	str	q5, [sp, #160]
  40b058:	str	q6, [sp, #176]
  40b05c:	str	q7, [sp, #192]
  40b060:	add	x0, sp, #0x100
  40b064:	str	x0, [sp, #32]
  40b068:	add	x0, sp, #0x100
  40b06c:	str	x0, [sp, #40]
  40b070:	add	x0, sp, #0xd0
  40b074:	str	x0, [sp, #48]
  40b078:	mov	w0, #0xffffffd0            	// #-48
  40b07c:	str	w0, [sp, #56]
  40b080:	mov	w0, #0xffffff80            	// #-128
  40b084:	str	w0, [sp, #60]
  40b088:	ldr	w1, [sp, #56]
  40b08c:	ldr	x0, [sp, #32]
  40b090:	cmp	w1, #0x0
  40b094:	b.lt	40b0a8 <ferror@plt+0x72c8>  // b.tstop
  40b098:	add	x1, x0, #0xf
  40b09c:	and	x1, x1, #0xfffffffffffffff8
  40b0a0:	str	x1, [sp, #32]
  40b0a4:	b	40b0d8 <ferror@plt+0x72f8>
  40b0a8:	add	w2, w1, #0x8
  40b0ac:	str	w2, [sp, #56]
  40b0b0:	ldr	w2, [sp, #56]
  40b0b4:	cmp	w2, #0x0
  40b0b8:	b.le	40b0cc <ferror@plt+0x72ec>
  40b0bc:	add	x1, x0, #0xf
  40b0c0:	and	x1, x1, #0xfffffffffffffff8
  40b0c4:	str	x1, [sp, #32]
  40b0c8:	b	40b0d8 <ferror@plt+0x72f8>
  40b0cc:	ldr	x2, [sp, #40]
  40b0d0:	sxtw	x0, w1
  40b0d4:	add	x0, x2, x0
  40b0d8:	ldr	x0, [x0]
  40b0dc:	str	x0, [sp, #72]
  40b0e0:	ldr	x0, [sp, #72]
  40b0e4:	cmp	x0, #0x0
  40b0e8:	b.eq	40b188 <ferror@plt+0x73a8>  // b.none
  40b0ec:	ldr	w1, [sp, #56]
  40b0f0:	ldr	x0, [sp, #32]
  40b0f4:	cmp	w1, #0x0
  40b0f8:	b.lt	40b10c <ferror@plt+0x732c>  // b.tstop
  40b0fc:	add	x1, x0, #0xf
  40b100:	and	x1, x1, #0xfffffffffffffff8
  40b104:	str	x1, [sp, #32]
  40b108:	b	40b13c <ferror@plt+0x735c>
  40b10c:	add	w2, w1, #0x8
  40b110:	str	w2, [sp, #56]
  40b114:	ldr	w2, [sp, #56]
  40b118:	cmp	w2, #0x0
  40b11c:	b.le	40b130 <ferror@plt+0x7350>
  40b120:	add	x1, x0, #0xf
  40b124:	and	x1, x1, #0xfffffffffffffff8
  40b128:	str	x1, [sp, #32]
  40b12c:	b	40b13c <ferror@plt+0x735c>
  40b130:	ldr	x2, [sp, #40]
  40b134:	sxtw	x0, w1
  40b138:	add	x0, x2, x0
  40b13c:	ldr	x0, [x0]
  40b140:	str	x0, [sp, #64]
  40b144:	ldr	x0, [sp, #64]
  40b148:	cmp	x0, #0x0
  40b14c:	b.eq	40b190 <ferror@plt+0x73b0>  // b.none
  40b150:	ldr	x1, [sp, #72]
  40b154:	ldr	x0, [sp, #24]
  40b158:	bl	403970 <strcmp@plt>
  40b15c:	cmp	w0, #0x0
  40b160:	b.ne	40b16c <ferror@plt+0x738c>  // b.any
  40b164:	mov	w0, #0x1                   	// #1
  40b168:	b	40b1b8 <ferror@plt+0x73d8>
  40b16c:	ldr	x1, [sp, #64]
  40b170:	ldr	x0, [sp, #24]
  40b174:	bl	403970 <strcmp@plt>
  40b178:	cmp	w0, #0x0
  40b17c:	b.ne	40b088 <ferror@plt+0x72a8>  // b.any
  40b180:	mov	w0, #0x0                   	// #0
  40b184:	b	40b1b8 <ferror@plt+0x73d8>
  40b188:	nop
  40b18c:	b	40b194 <ferror@plt+0x73b4>
  40b190:	nop
  40b194:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40b198:	add	x0, x0, #0x9b8
  40b19c:	ldr	w4, [x0]
  40b1a0:	ldr	x3, [sp, #24]
  40b1a4:	ldr	x2, [sp, #16]
  40b1a8:	adrp	x0, 40f000 <ferror@plt+0xb220>
  40b1ac:	add	x1, x0, #0xbf0
  40b1b0:	mov	w0, w4
  40b1b4:	bl	403c90 <errx@plt>
  40b1b8:	ldp	x29, x30, [sp], #256
  40b1bc:	ret
  40b1c0:	sub	sp, sp, #0x20
  40b1c4:	str	x0, [sp, #24]
  40b1c8:	str	x1, [sp, #16]
  40b1cc:	str	w2, [sp, #12]
  40b1d0:	b	40b200 <ferror@plt+0x7420>
  40b1d4:	ldr	x0, [sp, #24]
  40b1d8:	ldrsb	w1, [x0]
  40b1dc:	ldr	w0, [sp, #12]
  40b1e0:	sxtb	w0, w0
  40b1e4:	cmp	w1, w0
  40b1e8:	b.ne	40b1f4 <ferror@plt+0x7414>  // b.any
  40b1ec:	ldr	x0, [sp, #24]
  40b1f0:	b	40b228 <ferror@plt+0x7448>
  40b1f4:	ldr	x0, [sp, #24]
  40b1f8:	add	x0, x0, #0x1
  40b1fc:	str	x0, [sp, #24]
  40b200:	ldr	x0, [sp, #16]
  40b204:	sub	x1, x0, #0x1
  40b208:	str	x1, [sp, #16]
  40b20c:	cmp	x0, #0x0
  40b210:	b.eq	40b224 <ferror@plt+0x7444>  // b.none
  40b214:	ldr	x0, [sp, #24]
  40b218:	ldrsb	w0, [x0]
  40b21c:	cmp	w0, #0x0
  40b220:	b.ne	40b1d4 <ferror@plt+0x73f4>  // b.any
  40b224:	mov	x0, #0x0                   	// #0
  40b228:	add	sp, sp, #0x20
  40b22c:	ret
  40b230:	stp	x29, x30, [sp, #-48]!
  40b234:	mov	x29, sp
  40b238:	str	x0, [sp, #24]
  40b23c:	str	x1, [sp, #16]
  40b240:	ldr	x1, [sp, #16]
  40b244:	ldr	x0, [sp, #24]
  40b248:	bl	40b384 <ferror@plt+0x75a4>
  40b24c:	str	w0, [sp, #44]
  40b250:	ldr	w0, [sp, #44]
  40b254:	cmn	w0, #0x8, lsl #12
  40b258:	b.lt	40b26c <ferror@plt+0x748c>  // b.tstop
  40b25c:	ldr	w1, [sp, #44]
  40b260:	mov	w0, #0x7fff                	// #32767
  40b264:	cmp	w1, w0
  40b268:	b.le	40b2a0 <ferror@plt+0x74c0>
  40b26c:	bl	403d10 <__errno_location@plt>
  40b270:	mov	x1, x0
  40b274:	mov	w0, #0x22                  	// #34
  40b278:	str	w0, [x1]
  40b27c:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40b280:	add	x0, x0, #0x9b8
  40b284:	ldr	w4, [x0]
  40b288:	ldr	x3, [sp, #24]
  40b28c:	ldr	x2, [sp, #16]
  40b290:	adrp	x0, 40f000 <ferror@plt+0xb220>
  40b294:	add	x1, x0, #0xbf0
  40b298:	mov	w0, w4
  40b29c:	bl	403dc0 <err@plt>
  40b2a0:	ldr	w0, [sp, #44]
  40b2a4:	sxth	w0, w0
  40b2a8:	ldp	x29, x30, [sp], #48
  40b2ac:	ret
  40b2b0:	stp	x29, x30, [sp, #-64]!
  40b2b4:	mov	x29, sp
  40b2b8:	str	x0, [sp, #40]
  40b2bc:	str	x1, [sp, #32]
  40b2c0:	str	w2, [sp, #28]
  40b2c4:	ldr	w2, [sp, #28]
  40b2c8:	ldr	x1, [sp, #32]
  40b2cc:	ldr	x0, [sp, #40]
  40b2d0:	bl	40b404 <ferror@plt+0x7624>
  40b2d4:	str	w0, [sp, #60]
  40b2d8:	ldr	w1, [sp, #60]
  40b2dc:	mov	w0, #0xffff                	// #65535
  40b2e0:	cmp	w1, w0
  40b2e4:	b.ls	40b31c <ferror@plt+0x753c>  // b.plast
  40b2e8:	bl	403d10 <__errno_location@plt>
  40b2ec:	mov	x1, x0
  40b2f0:	mov	w0, #0x22                  	// #34
  40b2f4:	str	w0, [x1]
  40b2f8:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40b2fc:	add	x0, x0, #0x9b8
  40b300:	ldr	w4, [x0]
  40b304:	ldr	x3, [sp, #40]
  40b308:	ldr	x2, [sp, #32]
  40b30c:	adrp	x0, 40f000 <ferror@plt+0xb220>
  40b310:	add	x1, x0, #0xbf0
  40b314:	mov	w0, w4
  40b318:	bl	403dc0 <err@plt>
  40b31c:	ldr	w0, [sp, #60]
  40b320:	and	w0, w0, #0xffff
  40b324:	ldp	x29, x30, [sp], #64
  40b328:	ret
  40b32c:	stp	x29, x30, [sp, #-32]!
  40b330:	mov	x29, sp
  40b334:	str	x0, [sp, #24]
  40b338:	str	x1, [sp, #16]
  40b33c:	mov	w2, #0xa                   	// #10
  40b340:	ldr	x1, [sp, #16]
  40b344:	ldr	x0, [sp, #24]
  40b348:	bl	40b2b0 <ferror@plt+0x74d0>
  40b34c:	and	w0, w0, #0xffff
  40b350:	ldp	x29, x30, [sp], #32
  40b354:	ret
  40b358:	stp	x29, x30, [sp, #-32]!
  40b35c:	mov	x29, sp
  40b360:	str	x0, [sp, #24]
  40b364:	str	x1, [sp, #16]
  40b368:	mov	w2, #0x10                  	// #16
  40b36c:	ldr	x1, [sp, #16]
  40b370:	ldr	x0, [sp, #24]
  40b374:	bl	40b2b0 <ferror@plt+0x74d0>
  40b378:	and	w0, w0, #0xffff
  40b37c:	ldp	x29, x30, [sp], #32
  40b380:	ret
  40b384:	stp	x29, x30, [sp, #-48]!
  40b388:	mov	x29, sp
  40b38c:	str	x0, [sp, #24]
  40b390:	str	x1, [sp, #16]
  40b394:	ldr	x1, [sp, #16]
  40b398:	ldr	x0, [sp, #24]
  40b39c:	bl	40b4cc <ferror@plt+0x76ec>
  40b3a0:	str	x0, [sp, #40]
  40b3a4:	ldr	x1, [sp, #40]
  40b3a8:	mov	x0, #0xffffffff80000000    	// #-2147483648
  40b3ac:	cmp	x1, x0
  40b3b0:	b.lt	40b3c4 <ferror@plt+0x75e4>  // b.tstop
  40b3b4:	ldr	x1, [sp, #40]
  40b3b8:	mov	x0, #0x7fffffff            	// #2147483647
  40b3bc:	cmp	x1, x0
  40b3c0:	b.le	40b3f8 <ferror@plt+0x7618>
  40b3c4:	bl	403d10 <__errno_location@plt>
  40b3c8:	mov	x1, x0
  40b3cc:	mov	w0, #0x22                  	// #34
  40b3d0:	str	w0, [x1]
  40b3d4:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40b3d8:	add	x0, x0, #0x9b8
  40b3dc:	ldr	w4, [x0]
  40b3e0:	ldr	x3, [sp, #24]
  40b3e4:	ldr	x2, [sp, #16]
  40b3e8:	adrp	x0, 40f000 <ferror@plt+0xb220>
  40b3ec:	add	x1, x0, #0xbf0
  40b3f0:	mov	w0, w4
  40b3f4:	bl	403dc0 <err@plt>
  40b3f8:	ldr	x0, [sp, #40]
  40b3fc:	ldp	x29, x30, [sp], #48
  40b400:	ret
  40b404:	stp	x29, x30, [sp, #-64]!
  40b408:	mov	x29, sp
  40b40c:	str	x0, [sp, #40]
  40b410:	str	x1, [sp, #32]
  40b414:	str	w2, [sp, #28]
  40b418:	ldr	w2, [sp, #28]
  40b41c:	ldr	x1, [sp, #32]
  40b420:	ldr	x0, [sp, #40]
  40b424:	bl	40b5cc <ferror@plt+0x77ec>
  40b428:	str	x0, [sp, #56]
  40b42c:	ldr	x1, [sp, #56]
  40b430:	mov	x0, #0xffffffff            	// #4294967295
  40b434:	cmp	x1, x0
  40b438:	b.ls	40b470 <ferror@plt+0x7690>  // b.plast
  40b43c:	bl	403d10 <__errno_location@plt>
  40b440:	mov	x1, x0
  40b444:	mov	w0, #0x22                  	// #34
  40b448:	str	w0, [x1]
  40b44c:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40b450:	add	x0, x0, #0x9b8
  40b454:	ldr	w4, [x0]
  40b458:	ldr	x3, [sp, #40]
  40b45c:	ldr	x2, [sp, #32]
  40b460:	adrp	x0, 40f000 <ferror@plt+0xb220>
  40b464:	add	x1, x0, #0xbf0
  40b468:	mov	w0, w4
  40b46c:	bl	403dc0 <err@plt>
  40b470:	ldr	x0, [sp, #56]
  40b474:	ldp	x29, x30, [sp], #64
  40b478:	ret
  40b47c:	stp	x29, x30, [sp, #-32]!
  40b480:	mov	x29, sp
  40b484:	str	x0, [sp, #24]
  40b488:	str	x1, [sp, #16]
  40b48c:	mov	w2, #0xa                   	// #10
  40b490:	ldr	x1, [sp, #16]
  40b494:	ldr	x0, [sp, #24]
  40b498:	bl	40b404 <ferror@plt+0x7624>
  40b49c:	ldp	x29, x30, [sp], #32
  40b4a0:	ret
  40b4a4:	stp	x29, x30, [sp, #-32]!
  40b4a8:	mov	x29, sp
  40b4ac:	str	x0, [sp, #24]
  40b4b0:	str	x1, [sp, #16]
  40b4b4:	mov	w2, #0x10                  	// #16
  40b4b8:	ldr	x1, [sp, #16]
  40b4bc:	ldr	x0, [sp, #24]
  40b4c0:	bl	40b404 <ferror@plt+0x7624>
  40b4c4:	ldp	x29, x30, [sp], #32
  40b4c8:	ret
  40b4cc:	stp	x29, x30, [sp, #-48]!
  40b4d0:	mov	x29, sp
  40b4d4:	str	x0, [sp, #24]
  40b4d8:	str	x1, [sp, #16]
  40b4dc:	str	xzr, [sp, #32]
  40b4e0:	bl	403d10 <__errno_location@plt>
  40b4e4:	str	wzr, [x0]
  40b4e8:	ldr	x0, [sp, #24]
  40b4ec:	cmp	x0, #0x0
  40b4f0:	b.eq	40b560 <ferror@plt+0x7780>  // b.none
  40b4f4:	ldr	x0, [sp, #24]
  40b4f8:	ldrsb	w0, [x0]
  40b4fc:	cmp	w0, #0x0
  40b500:	b.eq	40b560 <ferror@plt+0x7780>  // b.none
  40b504:	add	x0, sp, #0x20
  40b508:	mov	w2, #0xa                   	// #10
  40b50c:	mov	x1, x0
  40b510:	ldr	x0, [sp, #24]
  40b514:	bl	403500 <strtoimax@plt>
  40b518:	str	x0, [sp, #40]
  40b51c:	bl	403d10 <__errno_location@plt>
  40b520:	ldr	w0, [x0]
  40b524:	cmp	w0, #0x0
  40b528:	b.ne	40b568 <ferror@plt+0x7788>  // b.any
  40b52c:	ldr	x0, [sp, #32]
  40b530:	ldr	x1, [sp, #24]
  40b534:	cmp	x1, x0
  40b538:	b.eq	40b568 <ferror@plt+0x7788>  // b.none
  40b53c:	ldr	x0, [sp, #32]
  40b540:	cmp	x0, #0x0
  40b544:	b.eq	40b558 <ferror@plt+0x7778>  // b.none
  40b548:	ldr	x0, [sp, #32]
  40b54c:	ldrsb	w0, [x0]
  40b550:	cmp	w0, #0x0
  40b554:	b.ne	40b568 <ferror@plt+0x7788>  // b.any
  40b558:	ldr	x0, [sp, #40]
  40b55c:	b	40b5c4 <ferror@plt+0x77e4>
  40b560:	nop
  40b564:	b	40b56c <ferror@plt+0x778c>
  40b568:	nop
  40b56c:	bl	403d10 <__errno_location@plt>
  40b570:	ldr	w0, [x0]
  40b574:	cmp	w0, #0x22
  40b578:	b.ne	40b5a0 <ferror@plt+0x77c0>  // b.any
  40b57c:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40b580:	add	x0, x0, #0x9b8
  40b584:	ldr	w4, [x0]
  40b588:	ldr	x3, [sp, #24]
  40b58c:	ldr	x2, [sp, #16]
  40b590:	adrp	x0, 40f000 <ferror@plt+0xb220>
  40b594:	add	x1, x0, #0xbf0
  40b598:	mov	w0, w4
  40b59c:	bl	403dc0 <err@plt>
  40b5a0:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40b5a4:	add	x0, x0, #0x9b8
  40b5a8:	ldr	w4, [x0]
  40b5ac:	ldr	x3, [sp, #24]
  40b5b0:	ldr	x2, [sp, #16]
  40b5b4:	adrp	x0, 40f000 <ferror@plt+0xb220>
  40b5b8:	add	x1, x0, #0xbf0
  40b5bc:	mov	w0, w4
  40b5c0:	bl	403c90 <errx@plt>
  40b5c4:	ldp	x29, x30, [sp], #48
  40b5c8:	ret
  40b5cc:	stp	x29, x30, [sp, #-64]!
  40b5d0:	mov	x29, sp
  40b5d4:	str	x0, [sp, #40]
  40b5d8:	str	x1, [sp, #32]
  40b5dc:	str	w2, [sp, #28]
  40b5e0:	str	xzr, [sp, #48]
  40b5e4:	bl	403d10 <__errno_location@plt>
  40b5e8:	str	wzr, [x0]
  40b5ec:	ldr	x0, [sp, #40]
  40b5f0:	cmp	x0, #0x0
  40b5f4:	b.eq	40b664 <ferror@plt+0x7884>  // b.none
  40b5f8:	ldr	x0, [sp, #40]
  40b5fc:	ldrsb	w0, [x0]
  40b600:	cmp	w0, #0x0
  40b604:	b.eq	40b664 <ferror@plt+0x7884>  // b.none
  40b608:	add	x0, sp, #0x30
  40b60c:	ldr	w2, [sp, #28]
  40b610:	mov	x1, x0
  40b614:	ldr	x0, [sp, #40]
  40b618:	bl	4038b0 <strtoumax@plt>
  40b61c:	str	x0, [sp, #56]
  40b620:	bl	403d10 <__errno_location@plt>
  40b624:	ldr	w0, [x0]
  40b628:	cmp	w0, #0x0
  40b62c:	b.ne	40b66c <ferror@plt+0x788c>  // b.any
  40b630:	ldr	x0, [sp, #48]
  40b634:	ldr	x1, [sp, #40]
  40b638:	cmp	x1, x0
  40b63c:	b.eq	40b66c <ferror@plt+0x788c>  // b.none
  40b640:	ldr	x0, [sp, #48]
  40b644:	cmp	x0, #0x0
  40b648:	b.eq	40b65c <ferror@plt+0x787c>  // b.none
  40b64c:	ldr	x0, [sp, #48]
  40b650:	ldrsb	w0, [x0]
  40b654:	cmp	w0, #0x0
  40b658:	b.ne	40b66c <ferror@plt+0x788c>  // b.any
  40b65c:	ldr	x0, [sp, #56]
  40b660:	b	40b6c8 <ferror@plt+0x78e8>
  40b664:	nop
  40b668:	b	40b670 <ferror@plt+0x7890>
  40b66c:	nop
  40b670:	bl	403d10 <__errno_location@plt>
  40b674:	ldr	w0, [x0]
  40b678:	cmp	w0, #0x22
  40b67c:	b.ne	40b6a4 <ferror@plt+0x78c4>  // b.any
  40b680:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40b684:	add	x0, x0, #0x9b8
  40b688:	ldr	w4, [x0]
  40b68c:	ldr	x3, [sp, #40]
  40b690:	ldr	x2, [sp, #32]
  40b694:	adrp	x0, 40f000 <ferror@plt+0xb220>
  40b698:	add	x1, x0, #0xbf0
  40b69c:	mov	w0, w4
  40b6a0:	bl	403dc0 <err@plt>
  40b6a4:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40b6a8:	add	x0, x0, #0x9b8
  40b6ac:	ldr	w4, [x0]
  40b6b0:	ldr	x3, [sp, #40]
  40b6b4:	ldr	x2, [sp, #32]
  40b6b8:	adrp	x0, 40f000 <ferror@plt+0xb220>
  40b6bc:	add	x1, x0, #0xbf0
  40b6c0:	mov	w0, w4
  40b6c4:	bl	403c90 <errx@plt>
  40b6c8:	ldp	x29, x30, [sp], #64
  40b6cc:	ret
  40b6d0:	stp	x29, x30, [sp, #-32]!
  40b6d4:	mov	x29, sp
  40b6d8:	str	x0, [sp, #24]
  40b6dc:	str	x1, [sp, #16]
  40b6e0:	mov	w2, #0xa                   	// #10
  40b6e4:	ldr	x1, [sp, #16]
  40b6e8:	ldr	x0, [sp, #24]
  40b6ec:	bl	40b5cc <ferror@plt+0x77ec>
  40b6f0:	ldp	x29, x30, [sp], #32
  40b6f4:	ret
  40b6f8:	stp	x29, x30, [sp, #-32]!
  40b6fc:	mov	x29, sp
  40b700:	str	x0, [sp, #24]
  40b704:	str	x1, [sp, #16]
  40b708:	mov	w2, #0x10                  	// #16
  40b70c:	ldr	x1, [sp, #16]
  40b710:	ldr	x0, [sp, #24]
  40b714:	bl	40b5cc <ferror@plt+0x77ec>
  40b718:	ldp	x29, x30, [sp], #32
  40b71c:	ret
  40b720:	stp	x29, x30, [sp, #-48]!
  40b724:	mov	x29, sp
  40b728:	str	x0, [sp, #24]
  40b72c:	str	x1, [sp, #16]
  40b730:	str	xzr, [sp, #32]
  40b734:	bl	403d10 <__errno_location@plt>
  40b738:	str	wzr, [x0]
  40b73c:	ldr	x0, [sp, #24]
  40b740:	cmp	x0, #0x0
  40b744:	b.eq	40b7b0 <ferror@plt+0x79d0>  // b.none
  40b748:	ldr	x0, [sp, #24]
  40b74c:	ldrsb	w0, [x0]
  40b750:	cmp	w0, #0x0
  40b754:	b.eq	40b7b0 <ferror@plt+0x79d0>  // b.none
  40b758:	add	x0, sp, #0x20
  40b75c:	mov	x1, x0
  40b760:	ldr	x0, [sp, #24]
  40b764:	bl	403520 <strtod@plt>
  40b768:	str	d0, [sp, #40]
  40b76c:	bl	403d10 <__errno_location@plt>
  40b770:	ldr	w0, [x0]
  40b774:	cmp	w0, #0x0
  40b778:	b.ne	40b7b8 <ferror@plt+0x79d8>  // b.any
  40b77c:	ldr	x0, [sp, #32]
  40b780:	ldr	x1, [sp, #24]
  40b784:	cmp	x1, x0
  40b788:	b.eq	40b7b8 <ferror@plt+0x79d8>  // b.none
  40b78c:	ldr	x0, [sp, #32]
  40b790:	cmp	x0, #0x0
  40b794:	b.eq	40b7a8 <ferror@plt+0x79c8>  // b.none
  40b798:	ldr	x0, [sp, #32]
  40b79c:	ldrsb	w0, [x0]
  40b7a0:	cmp	w0, #0x0
  40b7a4:	b.ne	40b7b8 <ferror@plt+0x79d8>  // b.any
  40b7a8:	ldr	d0, [sp, #40]
  40b7ac:	b	40b814 <ferror@plt+0x7a34>
  40b7b0:	nop
  40b7b4:	b	40b7bc <ferror@plt+0x79dc>
  40b7b8:	nop
  40b7bc:	bl	403d10 <__errno_location@plt>
  40b7c0:	ldr	w0, [x0]
  40b7c4:	cmp	w0, #0x22
  40b7c8:	b.ne	40b7f0 <ferror@plt+0x7a10>  // b.any
  40b7cc:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40b7d0:	add	x0, x0, #0x9b8
  40b7d4:	ldr	w4, [x0]
  40b7d8:	ldr	x3, [sp, #24]
  40b7dc:	ldr	x2, [sp, #16]
  40b7e0:	adrp	x0, 40f000 <ferror@plt+0xb220>
  40b7e4:	add	x1, x0, #0xbf0
  40b7e8:	mov	w0, w4
  40b7ec:	bl	403dc0 <err@plt>
  40b7f0:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40b7f4:	add	x0, x0, #0x9b8
  40b7f8:	ldr	w4, [x0]
  40b7fc:	ldr	x3, [sp, #24]
  40b800:	ldr	x2, [sp, #16]
  40b804:	adrp	x0, 40f000 <ferror@plt+0xb220>
  40b808:	add	x1, x0, #0xbf0
  40b80c:	mov	w0, w4
  40b810:	bl	403c90 <errx@plt>
  40b814:	ldp	x29, x30, [sp], #48
  40b818:	ret
  40b81c:	stp	x29, x30, [sp, #-48]!
  40b820:	mov	x29, sp
  40b824:	str	x0, [sp, #24]
  40b828:	str	x1, [sp, #16]
  40b82c:	str	xzr, [sp, #32]
  40b830:	bl	403d10 <__errno_location@plt>
  40b834:	str	wzr, [x0]
  40b838:	ldr	x0, [sp, #24]
  40b83c:	cmp	x0, #0x0
  40b840:	b.eq	40b8b0 <ferror@plt+0x7ad0>  // b.none
  40b844:	ldr	x0, [sp, #24]
  40b848:	ldrsb	w0, [x0]
  40b84c:	cmp	w0, #0x0
  40b850:	b.eq	40b8b0 <ferror@plt+0x7ad0>  // b.none
  40b854:	add	x0, sp, #0x20
  40b858:	mov	w2, #0xa                   	// #10
  40b85c:	mov	x1, x0
  40b860:	ldr	x0, [sp, #24]
  40b864:	bl	4039b0 <strtol@plt>
  40b868:	str	x0, [sp, #40]
  40b86c:	bl	403d10 <__errno_location@plt>
  40b870:	ldr	w0, [x0]
  40b874:	cmp	w0, #0x0
  40b878:	b.ne	40b8b8 <ferror@plt+0x7ad8>  // b.any
  40b87c:	ldr	x0, [sp, #32]
  40b880:	ldr	x1, [sp, #24]
  40b884:	cmp	x1, x0
  40b888:	b.eq	40b8b8 <ferror@plt+0x7ad8>  // b.none
  40b88c:	ldr	x0, [sp, #32]
  40b890:	cmp	x0, #0x0
  40b894:	b.eq	40b8a8 <ferror@plt+0x7ac8>  // b.none
  40b898:	ldr	x0, [sp, #32]
  40b89c:	ldrsb	w0, [x0]
  40b8a0:	cmp	w0, #0x0
  40b8a4:	b.ne	40b8b8 <ferror@plt+0x7ad8>  // b.any
  40b8a8:	ldr	x0, [sp, #40]
  40b8ac:	b	40b914 <ferror@plt+0x7b34>
  40b8b0:	nop
  40b8b4:	b	40b8bc <ferror@plt+0x7adc>
  40b8b8:	nop
  40b8bc:	bl	403d10 <__errno_location@plt>
  40b8c0:	ldr	w0, [x0]
  40b8c4:	cmp	w0, #0x22
  40b8c8:	b.ne	40b8f0 <ferror@plt+0x7b10>  // b.any
  40b8cc:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40b8d0:	add	x0, x0, #0x9b8
  40b8d4:	ldr	w4, [x0]
  40b8d8:	ldr	x3, [sp, #24]
  40b8dc:	ldr	x2, [sp, #16]
  40b8e0:	adrp	x0, 40f000 <ferror@plt+0xb220>
  40b8e4:	add	x1, x0, #0xbf0
  40b8e8:	mov	w0, w4
  40b8ec:	bl	403dc0 <err@plt>
  40b8f0:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40b8f4:	add	x0, x0, #0x9b8
  40b8f8:	ldr	w4, [x0]
  40b8fc:	ldr	x3, [sp, #24]
  40b900:	ldr	x2, [sp, #16]
  40b904:	adrp	x0, 40f000 <ferror@plt+0xb220>
  40b908:	add	x1, x0, #0xbf0
  40b90c:	mov	w0, w4
  40b910:	bl	403c90 <errx@plt>
  40b914:	ldp	x29, x30, [sp], #48
  40b918:	ret
  40b91c:	stp	x29, x30, [sp, #-48]!
  40b920:	mov	x29, sp
  40b924:	str	x0, [sp, #24]
  40b928:	str	x1, [sp, #16]
  40b92c:	str	xzr, [sp, #32]
  40b930:	bl	403d10 <__errno_location@plt>
  40b934:	str	wzr, [x0]
  40b938:	ldr	x0, [sp, #24]
  40b93c:	cmp	x0, #0x0
  40b940:	b.eq	40b9b0 <ferror@plt+0x7bd0>  // b.none
  40b944:	ldr	x0, [sp, #24]
  40b948:	ldrsb	w0, [x0]
  40b94c:	cmp	w0, #0x0
  40b950:	b.eq	40b9b0 <ferror@plt+0x7bd0>  // b.none
  40b954:	add	x0, sp, #0x20
  40b958:	mov	w2, #0xa                   	// #10
  40b95c:	mov	x1, x0
  40b960:	ldr	x0, [sp, #24]
  40b964:	bl	403470 <strtoul@plt>
  40b968:	str	x0, [sp, #40]
  40b96c:	bl	403d10 <__errno_location@plt>
  40b970:	ldr	w0, [x0]
  40b974:	cmp	w0, #0x0
  40b978:	b.ne	40b9b8 <ferror@plt+0x7bd8>  // b.any
  40b97c:	ldr	x0, [sp, #32]
  40b980:	ldr	x1, [sp, #24]
  40b984:	cmp	x1, x0
  40b988:	b.eq	40b9b8 <ferror@plt+0x7bd8>  // b.none
  40b98c:	ldr	x0, [sp, #32]
  40b990:	cmp	x0, #0x0
  40b994:	b.eq	40b9a8 <ferror@plt+0x7bc8>  // b.none
  40b998:	ldr	x0, [sp, #32]
  40b99c:	ldrsb	w0, [x0]
  40b9a0:	cmp	w0, #0x0
  40b9a4:	b.ne	40b9b8 <ferror@plt+0x7bd8>  // b.any
  40b9a8:	ldr	x0, [sp, #40]
  40b9ac:	b	40ba14 <ferror@plt+0x7c34>
  40b9b0:	nop
  40b9b4:	b	40b9bc <ferror@plt+0x7bdc>
  40b9b8:	nop
  40b9bc:	bl	403d10 <__errno_location@plt>
  40b9c0:	ldr	w0, [x0]
  40b9c4:	cmp	w0, #0x22
  40b9c8:	b.ne	40b9f0 <ferror@plt+0x7c10>  // b.any
  40b9cc:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40b9d0:	add	x0, x0, #0x9b8
  40b9d4:	ldr	w4, [x0]
  40b9d8:	ldr	x3, [sp, #24]
  40b9dc:	ldr	x2, [sp, #16]
  40b9e0:	adrp	x0, 40f000 <ferror@plt+0xb220>
  40b9e4:	add	x1, x0, #0xbf0
  40b9e8:	mov	w0, w4
  40b9ec:	bl	403dc0 <err@plt>
  40b9f0:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40b9f4:	add	x0, x0, #0x9b8
  40b9f8:	ldr	w4, [x0]
  40b9fc:	ldr	x3, [sp, #24]
  40ba00:	ldr	x2, [sp, #16]
  40ba04:	adrp	x0, 40f000 <ferror@plt+0xb220>
  40ba08:	add	x1, x0, #0xbf0
  40ba0c:	mov	w0, w4
  40ba10:	bl	403c90 <errx@plt>
  40ba14:	ldp	x29, x30, [sp], #48
  40ba18:	ret
  40ba1c:	stp	x29, x30, [sp, #-48]!
  40ba20:	mov	x29, sp
  40ba24:	str	x0, [sp, #24]
  40ba28:	str	x1, [sp, #16]
  40ba2c:	add	x0, sp, #0x28
  40ba30:	mov	x1, x0
  40ba34:	ldr	x0, [sp, #24]
  40ba38:	bl	40ae58 <ferror@plt+0x7078>
  40ba3c:	cmp	w0, #0x0
  40ba40:	b.ne	40ba4c <ferror@plt+0x7c6c>  // b.any
  40ba44:	ldr	x0, [sp, #40]
  40ba48:	b	40baa4 <ferror@plt+0x7cc4>
  40ba4c:	bl	403d10 <__errno_location@plt>
  40ba50:	ldr	w0, [x0]
  40ba54:	cmp	w0, #0x0
  40ba58:	b.eq	40ba80 <ferror@plt+0x7ca0>  // b.none
  40ba5c:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40ba60:	add	x0, x0, #0x9b8
  40ba64:	ldr	w4, [x0]
  40ba68:	ldr	x3, [sp, #24]
  40ba6c:	ldr	x2, [sp, #16]
  40ba70:	adrp	x0, 40f000 <ferror@plt+0xb220>
  40ba74:	add	x1, x0, #0xbf0
  40ba78:	mov	w0, w4
  40ba7c:	bl	403dc0 <err@plt>
  40ba80:	adrp	x0, 422000 <ferror@plt+0x1e220>
  40ba84:	add	x0, x0, #0x9b8
  40ba88:	ldr	w4, [x0]
  40ba8c:	ldr	x3, [sp, #24]
  40ba90:	ldr	x2, [sp, #16]
  40ba94:	adrp	x0, 40f000 <ferror@plt+0xb220>
  40ba98:	add	x1, x0, #0xbf0
  40ba9c:	mov	w0, w4
  40baa0:	bl	403c90 <errx@plt>
  40baa4:	ldp	x29, x30, [sp], #48
  40baa8:	ret
  40baac:	stp	x29, x30, [sp, #-64]!
  40bab0:	mov	x29, sp
  40bab4:	str	x0, [sp, #40]
  40bab8:	str	x1, [sp, #32]
  40babc:	str	x2, [sp, #24]
  40bac0:	ldr	x1, [sp, #24]
  40bac4:	ldr	x0, [sp, #40]
  40bac8:	bl	40b720 <ferror@plt+0x7940>
  40bacc:	str	d0, [sp, #56]
  40bad0:	ldr	d0, [sp, #56]
  40bad4:	fcvtzs	d0, d0
  40bad8:	ldr	x0, [sp, #32]
  40badc:	str	d0, [x0]
  40bae0:	ldr	x0, [sp, #32]
  40bae4:	ldr	d0, [x0]
  40bae8:	scvtf	d0, d0
  40baec:	ldr	d1, [sp, #56]
  40baf0:	fsub	d0, d1, d0
  40baf4:	mov	x0, #0x848000000000        	// #145685290680320
  40baf8:	movk	x0, #0x412e, lsl #48
  40bafc:	fmov	d1, x0
  40bb00:	fmul	d0, d0, d1
  40bb04:	fcvtzs	d0, d0
  40bb08:	ldr	x0, [sp, #32]
  40bb0c:	str	d0, [x0, #8]
  40bb10:	nop
  40bb14:	ldp	x29, x30, [sp], #64
  40bb18:	ret
  40bb1c:	sub	sp, sp, #0x20
  40bb20:	str	w0, [sp, #12]
  40bb24:	str	x1, [sp]
  40bb28:	strh	wzr, [sp, #30]
  40bb2c:	ldr	w0, [sp, #12]
  40bb30:	and	w0, w0, #0xf000
  40bb34:	cmp	w0, #0x4, lsl #12
  40bb38:	b.ne	40bb60 <ferror@plt+0x7d80>  // b.any
  40bb3c:	ldrh	w0, [sp, #30]
  40bb40:	add	w1, w0, #0x1
  40bb44:	strh	w1, [sp, #30]
  40bb48:	and	x0, x0, #0xffff
  40bb4c:	ldr	x1, [sp]
  40bb50:	add	x0, x1, x0
  40bb54:	mov	w1, #0x64                  	// #100
  40bb58:	strb	w1, [x0]
  40bb5c:	b	40bc94 <ferror@plt+0x7eb4>
  40bb60:	ldr	w0, [sp, #12]
  40bb64:	and	w0, w0, #0xf000
  40bb68:	cmp	w0, #0xa, lsl #12
  40bb6c:	b.ne	40bb94 <ferror@plt+0x7db4>  // b.any
  40bb70:	ldrh	w0, [sp, #30]
  40bb74:	add	w1, w0, #0x1
  40bb78:	strh	w1, [sp, #30]
  40bb7c:	and	x0, x0, #0xffff
  40bb80:	ldr	x1, [sp]
  40bb84:	add	x0, x1, x0
  40bb88:	mov	w1, #0x6c                  	// #108
  40bb8c:	strb	w1, [x0]
  40bb90:	b	40bc94 <ferror@plt+0x7eb4>
  40bb94:	ldr	w0, [sp, #12]
  40bb98:	and	w0, w0, #0xf000
  40bb9c:	cmp	w0, #0x2, lsl #12
  40bba0:	b.ne	40bbc8 <ferror@plt+0x7de8>  // b.any
  40bba4:	ldrh	w0, [sp, #30]
  40bba8:	add	w1, w0, #0x1
  40bbac:	strh	w1, [sp, #30]
  40bbb0:	and	x0, x0, #0xffff
  40bbb4:	ldr	x1, [sp]
  40bbb8:	add	x0, x1, x0
  40bbbc:	mov	w1, #0x63                  	// #99
  40bbc0:	strb	w1, [x0]
  40bbc4:	b	40bc94 <ferror@plt+0x7eb4>
  40bbc8:	ldr	w0, [sp, #12]
  40bbcc:	and	w0, w0, #0xf000
  40bbd0:	cmp	w0, #0x6, lsl #12
  40bbd4:	b.ne	40bbfc <ferror@plt+0x7e1c>  // b.any
  40bbd8:	ldrh	w0, [sp, #30]
  40bbdc:	add	w1, w0, #0x1
  40bbe0:	strh	w1, [sp, #30]
  40bbe4:	and	x0, x0, #0xffff
  40bbe8:	ldr	x1, [sp]
  40bbec:	add	x0, x1, x0
  40bbf0:	mov	w1, #0x62                  	// #98
  40bbf4:	strb	w1, [x0]
  40bbf8:	b	40bc94 <ferror@plt+0x7eb4>
  40bbfc:	ldr	w0, [sp, #12]
  40bc00:	and	w0, w0, #0xf000
  40bc04:	cmp	w0, #0xc, lsl #12
  40bc08:	b.ne	40bc30 <ferror@plt+0x7e50>  // b.any
  40bc0c:	ldrh	w0, [sp, #30]
  40bc10:	add	w1, w0, #0x1
  40bc14:	strh	w1, [sp, #30]
  40bc18:	and	x0, x0, #0xffff
  40bc1c:	ldr	x1, [sp]
  40bc20:	add	x0, x1, x0
  40bc24:	mov	w1, #0x73                  	// #115
  40bc28:	strb	w1, [x0]
  40bc2c:	b	40bc94 <ferror@plt+0x7eb4>
  40bc30:	ldr	w0, [sp, #12]
  40bc34:	and	w0, w0, #0xf000
  40bc38:	cmp	w0, #0x1, lsl #12
  40bc3c:	b.ne	40bc64 <ferror@plt+0x7e84>  // b.any
  40bc40:	ldrh	w0, [sp, #30]
  40bc44:	add	w1, w0, #0x1
  40bc48:	strh	w1, [sp, #30]
  40bc4c:	and	x0, x0, #0xffff
  40bc50:	ldr	x1, [sp]
  40bc54:	add	x0, x1, x0
  40bc58:	mov	w1, #0x70                  	// #112
  40bc5c:	strb	w1, [x0]
  40bc60:	b	40bc94 <ferror@plt+0x7eb4>
  40bc64:	ldr	w0, [sp, #12]
  40bc68:	and	w0, w0, #0xf000
  40bc6c:	cmp	w0, #0x8, lsl #12
  40bc70:	b.ne	40bc94 <ferror@plt+0x7eb4>  // b.any
  40bc74:	ldrh	w0, [sp, #30]
  40bc78:	add	w1, w0, #0x1
  40bc7c:	strh	w1, [sp, #30]
  40bc80:	and	x0, x0, #0xffff
  40bc84:	ldr	x1, [sp]
  40bc88:	add	x0, x1, x0
  40bc8c:	mov	w1, #0x2d                  	// #45
  40bc90:	strb	w1, [x0]
  40bc94:	ldr	w0, [sp, #12]
  40bc98:	and	w0, w0, #0x100
  40bc9c:	cmp	w0, #0x0
  40bca0:	b.eq	40bcac <ferror@plt+0x7ecc>  // b.none
  40bca4:	mov	w0, #0x72                  	// #114
  40bca8:	b	40bcb0 <ferror@plt+0x7ed0>
  40bcac:	mov	w0, #0x2d                  	// #45
  40bcb0:	ldrh	w1, [sp, #30]
  40bcb4:	add	w2, w1, #0x1
  40bcb8:	strh	w2, [sp, #30]
  40bcbc:	and	x1, x1, #0xffff
  40bcc0:	ldr	x2, [sp]
  40bcc4:	add	x1, x2, x1
  40bcc8:	strb	w0, [x1]
  40bccc:	ldr	w0, [sp, #12]
  40bcd0:	and	w0, w0, #0x80
  40bcd4:	cmp	w0, #0x0
  40bcd8:	b.eq	40bce4 <ferror@plt+0x7f04>  // b.none
  40bcdc:	mov	w0, #0x77                  	// #119
  40bce0:	b	40bce8 <ferror@plt+0x7f08>
  40bce4:	mov	w0, #0x2d                  	// #45
  40bce8:	ldrh	w1, [sp, #30]
  40bcec:	add	w2, w1, #0x1
  40bcf0:	strh	w2, [sp, #30]
  40bcf4:	and	x1, x1, #0xffff
  40bcf8:	ldr	x2, [sp]
  40bcfc:	add	x1, x2, x1
  40bd00:	strb	w0, [x1]
  40bd04:	ldr	w0, [sp, #12]
  40bd08:	and	w0, w0, #0x800
  40bd0c:	cmp	w0, #0x0
  40bd10:	b.eq	40bd34 <ferror@plt+0x7f54>  // b.none
  40bd14:	ldr	w0, [sp, #12]
  40bd18:	and	w0, w0, #0x40
  40bd1c:	cmp	w0, #0x0
  40bd20:	b.eq	40bd2c <ferror@plt+0x7f4c>  // b.none
  40bd24:	mov	w0, #0x73                  	// #115
  40bd28:	b	40bd50 <ferror@plt+0x7f70>
  40bd2c:	mov	w0, #0x53                  	// #83
  40bd30:	b	40bd50 <ferror@plt+0x7f70>
  40bd34:	ldr	w0, [sp, #12]
  40bd38:	and	w0, w0, #0x40
  40bd3c:	cmp	w0, #0x0
  40bd40:	b.eq	40bd4c <ferror@plt+0x7f6c>  // b.none
  40bd44:	mov	w0, #0x78                  	// #120
  40bd48:	b	40bd50 <ferror@plt+0x7f70>
  40bd4c:	mov	w0, #0x2d                  	// #45
  40bd50:	ldrh	w1, [sp, #30]
  40bd54:	add	w2, w1, #0x1
  40bd58:	strh	w2, [sp, #30]
  40bd5c:	and	x1, x1, #0xffff
  40bd60:	ldr	x2, [sp]
  40bd64:	add	x1, x2, x1
  40bd68:	strb	w0, [x1]
  40bd6c:	ldr	w0, [sp, #12]
  40bd70:	and	w0, w0, #0x20
  40bd74:	cmp	w0, #0x0
  40bd78:	b.eq	40bd84 <ferror@plt+0x7fa4>  // b.none
  40bd7c:	mov	w0, #0x72                  	// #114
  40bd80:	b	40bd88 <ferror@plt+0x7fa8>
  40bd84:	mov	w0, #0x2d                  	// #45
  40bd88:	ldrh	w1, [sp, #30]
  40bd8c:	add	w2, w1, #0x1
  40bd90:	strh	w2, [sp, #30]
  40bd94:	and	x1, x1, #0xffff
  40bd98:	ldr	x2, [sp]
  40bd9c:	add	x1, x2, x1
  40bda0:	strb	w0, [x1]
  40bda4:	ldr	w0, [sp, #12]
  40bda8:	and	w0, w0, #0x10
  40bdac:	cmp	w0, #0x0
  40bdb0:	b.eq	40bdbc <ferror@plt+0x7fdc>  // b.none
  40bdb4:	mov	w0, #0x77                  	// #119
  40bdb8:	b	40bdc0 <ferror@plt+0x7fe0>
  40bdbc:	mov	w0, #0x2d                  	// #45
  40bdc0:	ldrh	w1, [sp, #30]
  40bdc4:	add	w2, w1, #0x1
  40bdc8:	strh	w2, [sp, #30]
  40bdcc:	and	x1, x1, #0xffff
  40bdd0:	ldr	x2, [sp]
  40bdd4:	add	x1, x2, x1
  40bdd8:	strb	w0, [x1]
  40bddc:	ldr	w0, [sp, #12]
  40bde0:	and	w0, w0, #0x400
  40bde4:	cmp	w0, #0x0
  40bde8:	b.eq	40be0c <ferror@plt+0x802c>  // b.none
  40bdec:	ldr	w0, [sp, #12]
  40bdf0:	and	w0, w0, #0x8
  40bdf4:	cmp	w0, #0x0
  40bdf8:	b.eq	40be04 <ferror@plt+0x8024>  // b.none
  40bdfc:	mov	w0, #0x73                  	// #115
  40be00:	b	40be28 <ferror@plt+0x8048>
  40be04:	mov	w0, #0x53                  	// #83
  40be08:	b	40be28 <ferror@plt+0x8048>
  40be0c:	ldr	w0, [sp, #12]
  40be10:	and	w0, w0, #0x8
  40be14:	cmp	w0, #0x0
  40be18:	b.eq	40be24 <ferror@plt+0x8044>  // b.none
  40be1c:	mov	w0, #0x78                  	// #120
  40be20:	b	40be28 <ferror@plt+0x8048>
  40be24:	mov	w0, #0x2d                  	// #45
  40be28:	ldrh	w1, [sp, #30]
  40be2c:	add	w2, w1, #0x1
  40be30:	strh	w2, [sp, #30]
  40be34:	and	x1, x1, #0xffff
  40be38:	ldr	x2, [sp]
  40be3c:	add	x1, x2, x1
  40be40:	strb	w0, [x1]
  40be44:	ldr	w0, [sp, #12]
  40be48:	and	w0, w0, #0x4
  40be4c:	cmp	w0, #0x0
  40be50:	b.eq	40be5c <ferror@plt+0x807c>  // b.none
  40be54:	mov	w0, #0x72                  	// #114
  40be58:	b	40be60 <ferror@plt+0x8080>
  40be5c:	mov	w0, #0x2d                  	// #45
  40be60:	ldrh	w1, [sp, #30]
  40be64:	add	w2, w1, #0x1
  40be68:	strh	w2, [sp, #30]
  40be6c:	and	x1, x1, #0xffff
  40be70:	ldr	x2, [sp]
  40be74:	add	x1, x2, x1
  40be78:	strb	w0, [x1]
  40be7c:	ldr	w0, [sp, #12]
  40be80:	and	w0, w0, #0x2
  40be84:	cmp	w0, #0x0
  40be88:	b.eq	40be94 <ferror@plt+0x80b4>  // b.none
  40be8c:	mov	w0, #0x77                  	// #119
  40be90:	b	40be98 <ferror@plt+0x80b8>
  40be94:	mov	w0, #0x2d                  	// #45
  40be98:	ldrh	w1, [sp, #30]
  40be9c:	add	w2, w1, #0x1
  40bea0:	strh	w2, [sp, #30]
  40bea4:	and	x1, x1, #0xffff
  40bea8:	ldr	x2, [sp]
  40beac:	add	x1, x2, x1
  40beb0:	strb	w0, [x1]
  40beb4:	ldr	w0, [sp, #12]
  40beb8:	and	w0, w0, #0x200
  40bebc:	cmp	w0, #0x0
  40bec0:	b.eq	40bee4 <ferror@plt+0x8104>  // b.none
  40bec4:	ldr	w0, [sp, #12]
  40bec8:	and	w0, w0, #0x1
  40becc:	cmp	w0, #0x0
  40bed0:	b.eq	40bedc <ferror@plt+0x80fc>  // b.none
  40bed4:	mov	w0, #0x74                  	// #116
  40bed8:	b	40bf00 <ferror@plt+0x8120>
  40bedc:	mov	w0, #0x54                  	// #84
  40bee0:	b	40bf00 <ferror@plt+0x8120>
  40bee4:	ldr	w0, [sp, #12]
  40bee8:	and	w0, w0, #0x1
  40beec:	cmp	w0, #0x0
  40bef0:	b.eq	40befc <ferror@plt+0x811c>  // b.none
  40bef4:	mov	w0, #0x78                  	// #120
  40bef8:	b	40bf00 <ferror@plt+0x8120>
  40befc:	mov	w0, #0x2d                  	// #45
  40bf00:	ldrh	w1, [sp, #30]
  40bf04:	add	w2, w1, #0x1
  40bf08:	strh	w2, [sp, #30]
  40bf0c:	and	x1, x1, #0xffff
  40bf10:	ldr	x2, [sp]
  40bf14:	add	x1, x2, x1
  40bf18:	strb	w0, [x1]
  40bf1c:	ldrh	w0, [sp, #30]
  40bf20:	ldr	x1, [sp]
  40bf24:	add	x0, x1, x0
  40bf28:	strb	wzr, [x0]
  40bf2c:	ldr	x0, [sp]
  40bf30:	add	sp, sp, #0x20
  40bf34:	ret
  40bf38:	sub	sp, sp, #0x20
  40bf3c:	str	x0, [sp, #8]
  40bf40:	mov	w0, #0xa                   	// #10
  40bf44:	str	w0, [sp, #28]
  40bf48:	b	40bf70 <ferror@plt+0x8190>
  40bf4c:	ldr	w0, [sp, #28]
  40bf50:	mov	x1, #0x1                   	// #1
  40bf54:	lsl	x0, x1, x0
  40bf58:	ldr	x1, [sp, #8]
  40bf5c:	cmp	x1, x0
  40bf60:	b.cc	40bf80 <ferror@plt+0x81a0>  // b.lo, b.ul, b.last
  40bf64:	ldr	w0, [sp, #28]
  40bf68:	add	w0, w0, #0xa
  40bf6c:	str	w0, [sp, #28]
  40bf70:	ldr	w0, [sp, #28]
  40bf74:	cmp	w0, #0x3c
  40bf78:	b.le	40bf4c <ferror@plt+0x816c>
  40bf7c:	b	40bf84 <ferror@plt+0x81a4>
  40bf80:	nop
  40bf84:	ldr	w0, [sp, #28]
  40bf88:	sub	w0, w0, #0xa
  40bf8c:	add	sp, sp, #0x20
  40bf90:	ret
  40bf94:	stp	x29, x30, [sp, #-128]!
  40bf98:	mov	x29, sp
  40bf9c:	str	w0, [sp, #28]
  40bfa0:	str	x1, [sp, #16]
  40bfa4:	adrp	x0, 40f000 <ferror@plt+0xb220>
  40bfa8:	add	x0, x0, #0xc00
  40bfac:	str	x0, [sp, #88]
  40bfb0:	add	x0, sp, #0x20
  40bfb4:	str	x0, [sp, #104]
  40bfb8:	ldr	w0, [sp, #28]
  40bfbc:	and	w0, w0, #0x2
  40bfc0:	cmp	w0, #0x0
  40bfc4:	b.eq	40bfdc <ferror@plt+0x81fc>  // b.none
  40bfc8:	ldr	x0, [sp, #104]
  40bfcc:	add	x1, x0, #0x1
  40bfd0:	str	x1, [sp, #104]
  40bfd4:	mov	w1, #0x20                  	// #32
  40bfd8:	strb	w1, [x0]
  40bfdc:	ldr	x0, [sp, #16]
  40bfe0:	bl	40bf38 <ferror@plt+0x8158>
  40bfe4:	str	w0, [sp, #84]
  40bfe8:	ldr	w0, [sp, #84]
  40bfec:	cmp	w0, #0x0
  40bff0:	b.eq	40c01c <ferror@plt+0x823c>  // b.none
  40bff4:	ldr	w0, [sp, #84]
  40bff8:	mov	w1, #0x6667                	// #26215
  40bffc:	movk	w1, #0x6666, lsl #16
  40c000:	smull	x1, w0, w1
  40c004:	lsr	x1, x1, #32
  40c008:	asr	w1, w1, #2
  40c00c:	asr	w0, w0, #31
  40c010:	sub	w0, w1, w0
  40c014:	sxtw	x0, w0
  40c018:	b	40c020 <ferror@plt+0x8240>
  40c01c:	mov	x0, #0x0                   	// #0
  40c020:	ldr	x1, [sp, #88]
  40c024:	add	x0, x1, x0
  40c028:	ldrb	w0, [x0]
  40c02c:	strb	w0, [sp, #83]
  40c030:	ldr	w0, [sp, #84]
  40c034:	cmp	w0, #0x0
  40c038:	b.eq	40c04c <ferror@plt+0x826c>  // b.none
  40c03c:	ldr	w0, [sp, #84]
  40c040:	ldr	x1, [sp, #16]
  40c044:	lsr	x0, x1, x0
  40c048:	b	40c050 <ferror@plt+0x8270>
  40c04c:	ldr	x0, [sp, #16]
  40c050:	str	w0, [sp, #124]
  40c054:	ldr	w0, [sp, #84]
  40c058:	cmp	w0, #0x0
  40c05c:	b.eq	40c07c <ferror@plt+0x829c>  // b.none
  40c060:	ldr	w0, [sp, #84]
  40c064:	mov	x1, #0xffffffffffffffff    	// #-1
  40c068:	lsl	x0, x1, x0
  40c06c:	mvn	x1, x0
  40c070:	ldr	x0, [sp, #16]
  40c074:	and	x0, x1, x0
  40c078:	b	40c080 <ferror@plt+0x82a0>
  40c07c:	mov	x0, #0x0                   	// #0
  40c080:	str	x0, [sp, #112]
  40c084:	ldr	x0, [sp, #104]
  40c088:	add	x1, x0, #0x1
  40c08c:	str	x1, [sp, #104]
  40c090:	ldrb	w1, [sp, #83]
  40c094:	strb	w1, [x0]
  40c098:	ldr	w0, [sp, #28]
  40c09c:	and	w0, w0, #0x1
  40c0a0:	cmp	w0, #0x0
  40c0a4:	b.eq	40c0dc <ferror@plt+0x82fc>  // b.none
  40c0a8:	ldrsb	w0, [sp, #83]
  40c0ac:	cmp	w0, #0x42
  40c0b0:	b.eq	40c0dc <ferror@plt+0x82fc>  // b.none
  40c0b4:	ldr	x0, [sp, #104]
  40c0b8:	add	x1, x0, #0x1
  40c0bc:	str	x1, [sp, #104]
  40c0c0:	mov	w1, #0x69                  	// #105
  40c0c4:	strb	w1, [x0]
  40c0c8:	ldr	x0, [sp, #104]
  40c0cc:	add	x1, x0, #0x1
  40c0d0:	str	x1, [sp, #104]
  40c0d4:	mov	w1, #0x42                  	// #66
  40c0d8:	strb	w1, [x0]
  40c0dc:	ldr	x0, [sp, #104]
  40c0e0:	strb	wzr, [x0]
  40c0e4:	ldr	x0, [sp, #112]
  40c0e8:	cmp	x0, #0x0
  40c0ec:	b.eq	40c1c4 <ferror@plt+0x83e4>  // b.none
  40c0f0:	ldr	w0, [sp, #28]
  40c0f4:	and	w0, w0, #0x4
  40c0f8:	cmp	w0, #0x0
  40c0fc:	b.eq	40c174 <ferror@plt+0x8394>  // b.none
  40c100:	ldr	w0, [sp, #84]
  40c104:	sub	w0, w0, #0xa
  40c108:	ldr	x1, [sp, #112]
  40c10c:	lsr	x0, x1, x0
  40c110:	add	x1, x0, #0x5
  40c114:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40c118:	movk	x0, #0xcccd
  40c11c:	umulh	x0, x1, x0
  40c120:	lsr	x0, x0, #3
  40c124:	str	x0, [sp, #112]
  40c128:	ldr	x2, [sp, #112]
  40c12c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40c130:	movk	x0, #0xcccd
  40c134:	umulh	x0, x2, x0
  40c138:	lsr	x1, x0, #3
  40c13c:	mov	x0, x1
  40c140:	lsl	x0, x0, #2
  40c144:	add	x0, x0, x1
  40c148:	lsl	x0, x0, #1
  40c14c:	sub	x1, x2, x0
  40c150:	cmp	x1, #0x0
  40c154:	b.ne	40c1c4 <ferror@plt+0x83e4>  // b.any
  40c158:	ldr	x1, [sp, #112]
  40c15c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40c160:	movk	x0, #0xcccd
  40c164:	umulh	x0, x1, x0
  40c168:	lsr	x0, x0, #3
  40c16c:	str	x0, [sp, #112]
  40c170:	b	40c1c4 <ferror@plt+0x83e4>
  40c174:	ldr	w0, [sp, #84]
  40c178:	sub	w0, w0, #0xa
  40c17c:	ldr	x1, [sp, #112]
  40c180:	lsr	x0, x1, x0
  40c184:	add	x0, x0, #0x32
  40c188:	lsr	x1, x0, #2
  40c18c:	mov	x0, #0xf5c3                	// #62915
  40c190:	movk	x0, #0x5c28, lsl #16
  40c194:	movk	x0, #0xc28f, lsl #32
  40c198:	movk	x0, #0x28f5, lsl #48
  40c19c:	umulh	x0, x1, x0
  40c1a0:	lsr	x0, x0, #2
  40c1a4:	str	x0, [sp, #112]
  40c1a8:	ldr	x0, [sp, #112]
  40c1ac:	cmp	x0, #0xa
  40c1b0:	b.ne	40c1c4 <ferror@plt+0x83e4>  // b.any
  40c1b4:	ldr	w0, [sp, #124]
  40c1b8:	add	w0, w0, #0x1
  40c1bc:	str	w0, [sp, #124]
  40c1c0:	str	xzr, [sp, #112]
  40c1c4:	ldr	x0, [sp, #112]
  40c1c8:	cmp	x0, #0x0
  40c1cc:	b.eq	40c250 <ferror@plt+0x8470>  // b.none
  40c1d0:	bl	403610 <localeconv@plt>
  40c1d4:	str	x0, [sp, #72]
  40c1d8:	ldr	x0, [sp, #72]
  40c1dc:	cmp	x0, #0x0
  40c1e0:	b.eq	40c1f0 <ferror@plt+0x8410>  // b.none
  40c1e4:	ldr	x0, [sp, #72]
  40c1e8:	ldr	x0, [x0]
  40c1ec:	b	40c1f4 <ferror@plt+0x8414>
  40c1f0:	mov	x0, #0x0                   	// #0
  40c1f4:	str	x0, [sp, #96]
  40c1f8:	ldr	x0, [sp, #96]
  40c1fc:	cmp	x0, #0x0
  40c200:	b.eq	40c214 <ferror@plt+0x8434>  // b.none
  40c204:	ldr	x0, [sp, #96]
  40c208:	ldrsb	w0, [x0]
  40c20c:	cmp	w0, #0x0
  40c210:	b.ne	40c220 <ferror@plt+0x8440>  // b.any
  40c214:	adrp	x0, 40f000 <ferror@plt+0xb220>
  40c218:	add	x0, x0, #0xc08
  40c21c:	str	x0, [sp, #96]
  40c220:	add	x0, sp, #0x20
  40c224:	add	x7, sp, #0x28
  40c228:	mov	x6, x0
  40c22c:	ldr	x5, [sp, #112]
  40c230:	ldr	x4, [sp, #96]
  40c234:	ldr	w3, [sp, #124]
  40c238:	adrp	x0, 40f000 <ferror@plt+0xb220>
  40c23c:	add	x2, x0, #0xc10
  40c240:	mov	x1, #0x20                  	// #32
  40c244:	mov	x0, x7
  40c248:	bl	4035f0 <snprintf@plt>
  40c24c:	b	40c274 <ferror@plt+0x8494>
  40c250:	add	x0, sp, #0x20
  40c254:	add	x5, sp, #0x28
  40c258:	mov	x4, x0
  40c25c:	ldr	w3, [sp, #124]
  40c260:	adrp	x0, 40f000 <ferror@plt+0xb220>
  40c264:	add	x2, x0, #0xc20
  40c268:	mov	x1, #0x20                  	// #32
  40c26c:	mov	x0, x5
  40c270:	bl	4035f0 <snprintf@plt>
  40c274:	add	x0, sp, #0x28
  40c278:	bl	403840 <strdup@plt>
  40c27c:	ldp	x29, x30, [sp], #128
  40c280:	ret
  40c284:	stp	x29, x30, [sp, #-96]!
  40c288:	mov	x29, sp
  40c28c:	str	x0, [sp, #40]
  40c290:	str	x1, [sp, #32]
  40c294:	str	x2, [sp, #24]
  40c298:	str	x3, [sp, #16]
  40c29c:	str	xzr, [sp, #88]
  40c2a0:	str	xzr, [sp, #72]
  40c2a4:	ldr	x0, [sp, #40]
  40c2a8:	cmp	x0, #0x0
  40c2ac:	b.eq	40c2e4 <ferror@plt+0x8504>  // b.none
  40c2b0:	ldr	x0, [sp, #40]
  40c2b4:	ldrsb	w0, [x0]
  40c2b8:	cmp	w0, #0x0
  40c2bc:	b.eq	40c2e4 <ferror@plt+0x8504>  // b.none
  40c2c0:	ldr	x0, [sp, #32]
  40c2c4:	cmp	x0, #0x0
  40c2c8:	b.eq	40c2e4 <ferror@plt+0x8504>  // b.none
  40c2cc:	ldr	x0, [sp, #24]
  40c2d0:	cmp	x0, #0x0
  40c2d4:	b.eq	40c2e4 <ferror@plt+0x8504>  // b.none
  40c2d8:	ldr	x0, [sp, #16]
  40c2dc:	cmp	x0, #0x0
  40c2e0:	b.ne	40c2ec <ferror@plt+0x850c>  // b.any
  40c2e4:	mov	w0, #0xffffffff            	// #-1
  40c2e8:	b	40c440 <ferror@plt+0x8660>
  40c2ec:	ldr	x0, [sp, #40]
  40c2f0:	str	x0, [sp, #80]
  40c2f4:	b	40c418 <ferror@plt+0x8638>
  40c2f8:	str	xzr, [sp, #64]
  40c2fc:	ldr	x1, [sp, #72]
  40c300:	ldr	x0, [sp, #24]
  40c304:	cmp	x1, x0
  40c308:	b.cc	40c314 <ferror@plt+0x8534>  // b.lo, b.ul, b.last
  40c30c:	mov	w0, #0xfffffffe            	// #-2
  40c310:	b	40c440 <ferror@plt+0x8660>
  40c314:	ldr	x0, [sp, #88]
  40c318:	cmp	x0, #0x0
  40c31c:	b.ne	40c328 <ferror@plt+0x8548>  // b.any
  40c320:	ldr	x0, [sp, #80]
  40c324:	str	x0, [sp, #88]
  40c328:	ldr	x0, [sp, #80]
  40c32c:	ldrsb	w0, [x0]
  40c330:	cmp	w0, #0x2c
  40c334:	b.ne	40c340 <ferror@plt+0x8560>  // b.any
  40c338:	ldr	x0, [sp, #80]
  40c33c:	str	x0, [sp, #64]
  40c340:	ldr	x0, [sp, #80]
  40c344:	add	x0, x0, #0x1
  40c348:	ldrsb	w0, [x0]
  40c34c:	cmp	w0, #0x0
  40c350:	b.ne	40c360 <ferror@plt+0x8580>  // b.any
  40c354:	ldr	x0, [sp, #80]
  40c358:	add	x0, x0, #0x1
  40c35c:	str	x0, [sp, #64]
  40c360:	ldr	x0, [sp, #88]
  40c364:	cmp	x0, #0x0
  40c368:	b.eq	40c408 <ferror@plt+0x8628>  // b.none
  40c36c:	ldr	x0, [sp, #64]
  40c370:	cmp	x0, #0x0
  40c374:	b.eq	40c408 <ferror@plt+0x8628>  // b.none
  40c378:	ldr	x1, [sp, #64]
  40c37c:	ldr	x0, [sp, #88]
  40c380:	cmp	x1, x0
  40c384:	b.hi	40c390 <ferror@plt+0x85b0>  // b.pmore
  40c388:	mov	w0, #0xffffffff            	// #-1
  40c38c:	b	40c440 <ferror@plt+0x8660>
  40c390:	ldr	x1, [sp, #64]
  40c394:	ldr	x0, [sp, #88]
  40c398:	sub	x0, x1, x0
  40c39c:	ldr	x2, [sp, #16]
  40c3a0:	mov	x1, x0
  40c3a4:	ldr	x0, [sp, #88]
  40c3a8:	blr	x2
  40c3ac:	str	w0, [sp, #60]
  40c3b0:	ldr	w0, [sp, #60]
  40c3b4:	cmn	w0, #0x1
  40c3b8:	b.ne	40c3c4 <ferror@plt+0x85e4>  // b.any
  40c3bc:	mov	w0, #0xffffffff            	// #-1
  40c3c0:	b	40c440 <ferror@plt+0x8660>
  40c3c4:	ldr	x0, [sp, #72]
  40c3c8:	add	x1, x0, #0x1
  40c3cc:	str	x1, [sp, #72]
  40c3d0:	lsl	x0, x0, #2
  40c3d4:	ldr	x1, [sp, #32]
  40c3d8:	add	x0, x1, x0
  40c3dc:	ldr	w1, [sp, #60]
  40c3e0:	str	w1, [x0]
  40c3e4:	str	xzr, [sp, #88]
  40c3e8:	ldr	x0, [sp, #64]
  40c3ec:	cmp	x0, #0x0
  40c3f0:	b.eq	40c40c <ferror@plt+0x862c>  // b.none
  40c3f4:	ldr	x0, [sp, #64]
  40c3f8:	ldrsb	w0, [x0]
  40c3fc:	cmp	w0, #0x0
  40c400:	b.eq	40c438 <ferror@plt+0x8658>  // b.none
  40c404:	b	40c40c <ferror@plt+0x862c>
  40c408:	nop
  40c40c:	ldr	x0, [sp, #80]
  40c410:	add	x0, x0, #0x1
  40c414:	str	x0, [sp, #80]
  40c418:	ldr	x0, [sp, #80]
  40c41c:	cmp	x0, #0x0
  40c420:	b.eq	40c43c <ferror@plt+0x865c>  // b.none
  40c424:	ldr	x0, [sp, #80]
  40c428:	ldrsb	w0, [x0]
  40c42c:	cmp	w0, #0x0
  40c430:	b.ne	40c2f8 <ferror@plt+0x8518>  // b.any
  40c434:	b	40c43c <ferror@plt+0x865c>
  40c438:	nop
  40c43c:	ldr	x0, [sp, #72]
  40c440:	ldp	x29, x30, [sp], #96
  40c444:	ret
  40c448:	stp	x29, x30, [sp, #-80]!
  40c44c:	mov	x29, sp
  40c450:	str	x0, [sp, #56]
  40c454:	str	x1, [sp, #48]
  40c458:	str	x2, [sp, #40]
  40c45c:	str	x3, [sp, #32]
  40c460:	str	x4, [sp, #24]
  40c464:	ldr	x0, [sp, #56]
  40c468:	cmp	x0, #0x0
  40c46c:	b.eq	40c4a0 <ferror@plt+0x86c0>  // b.none
  40c470:	ldr	x0, [sp, #56]
  40c474:	ldrsb	w0, [x0]
  40c478:	cmp	w0, #0x0
  40c47c:	b.eq	40c4a0 <ferror@plt+0x86c0>  // b.none
  40c480:	ldr	x0, [sp, #32]
  40c484:	cmp	x0, #0x0
  40c488:	b.eq	40c4a0 <ferror@plt+0x86c0>  // b.none
  40c48c:	ldr	x0, [sp, #32]
  40c490:	ldr	x0, [x0]
  40c494:	ldr	x1, [sp, #40]
  40c498:	cmp	x1, x0
  40c49c:	b.cs	40c4a8 <ferror@plt+0x86c8>  // b.hs, b.nlast
  40c4a0:	mov	w0, #0xffffffff            	// #-1
  40c4a4:	b	40c53c <ferror@plt+0x875c>
  40c4a8:	ldr	x0, [sp, #56]
  40c4ac:	ldrsb	w0, [x0]
  40c4b0:	cmp	w0, #0x2b
  40c4b4:	b.ne	40c4c8 <ferror@plt+0x86e8>  // b.any
  40c4b8:	ldr	x0, [sp, #56]
  40c4bc:	add	x0, x0, #0x1
  40c4c0:	str	x0, [sp, #72]
  40c4c4:	b	40c4d8 <ferror@plt+0x86f8>
  40c4c8:	ldr	x0, [sp, #56]
  40c4cc:	str	x0, [sp, #72]
  40c4d0:	ldr	x0, [sp, #32]
  40c4d4:	str	xzr, [x0]
  40c4d8:	ldr	x0, [sp, #32]
  40c4dc:	ldr	x0, [x0]
  40c4e0:	lsl	x0, x0, #2
  40c4e4:	ldr	x1, [sp, #48]
  40c4e8:	add	x4, x1, x0
  40c4ec:	ldr	x0, [sp, #32]
  40c4f0:	ldr	x0, [x0]
  40c4f4:	ldr	x1, [sp, #40]
  40c4f8:	sub	x0, x1, x0
  40c4fc:	ldr	x3, [sp, #24]
  40c500:	mov	x2, x0
  40c504:	mov	x1, x4
  40c508:	ldr	x0, [sp, #72]
  40c50c:	bl	40c284 <ferror@plt+0x84a4>
  40c510:	str	w0, [sp, #68]
  40c514:	ldr	w0, [sp, #68]
  40c518:	cmp	w0, #0x0
  40c51c:	b.le	40c538 <ferror@plt+0x8758>
  40c520:	ldr	x0, [sp, #32]
  40c524:	ldr	x1, [x0]
  40c528:	ldrsw	x0, [sp, #68]
  40c52c:	add	x1, x1, x0
  40c530:	ldr	x0, [sp, #32]
  40c534:	str	x1, [x0]
  40c538:	ldr	w0, [sp, #68]
  40c53c:	ldp	x29, x30, [sp], #80
  40c540:	ret
  40c544:	stp	x29, x30, [sp, #-80]!
  40c548:	mov	x29, sp
  40c54c:	str	x0, [sp, #40]
  40c550:	str	x1, [sp, #32]
  40c554:	str	x2, [sp, #24]
  40c558:	str	xzr, [sp, #72]
  40c55c:	ldr	x0, [sp, #40]
  40c560:	cmp	x0, #0x0
  40c564:	b.eq	40c580 <ferror@plt+0x87a0>  // b.none
  40c568:	ldr	x0, [sp, #24]
  40c56c:	cmp	x0, #0x0
  40c570:	b.eq	40c580 <ferror@plt+0x87a0>  // b.none
  40c574:	ldr	x0, [sp, #32]
  40c578:	cmp	x0, #0x0
  40c57c:	b.ne	40c588 <ferror@plt+0x87a8>  // b.any
  40c580:	mov	w0, #0xffffffea            	// #-22
  40c584:	b	40c704 <ferror@plt+0x8924>
  40c588:	ldr	x0, [sp, #40]
  40c58c:	str	x0, [sp, #64]
  40c590:	b	40c6dc <ferror@plt+0x88fc>
  40c594:	str	xzr, [sp, #56]
  40c598:	ldr	x0, [sp, #72]
  40c59c:	cmp	x0, #0x0
  40c5a0:	b.ne	40c5ac <ferror@plt+0x87cc>  // b.any
  40c5a4:	ldr	x0, [sp, #64]
  40c5a8:	str	x0, [sp, #72]
  40c5ac:	ldr	x0, [sp, #64]
  40c5b0:	ldrsb	w0, [x0]
  40c5b4:	cmp	w0, #0x2c
  40c5b8:	b.ne	40c5c4 <ferror@plt+0x87e4>  // b.any
  40c5bc:	ldr	x0, [sp, #64]
  40c5c0:	str	x0, [sp, #56]
  40c5c4:	ldr	x0, [sp, #64]
  40c5c8:	add	x0, x0, #0x1
  40c5cc:	ldrsb	w0, [x0]
  40c5d0:	cmp	w0, #0x0
  40c5d4:	b.ne	40c5e4 <ferror@plt+0x8804>  // b.any
  40c5d8:	ldr	x0, [sp, #64]
  40c5dc:	add	x0, x0, #0x1
  40c5e0:	str	x0, [sp, #56]
  40c5e4:	ldr	x0, [sp, #72]
  40c5e8:	cmp	x0, #0x0
  40c5ec:	b.eq	40c6cc <ferror@plt+0x88ec>  // b.none
  40c5f0:	ldr	x0, [sp, #56]
  40c5f4:	cmp	x0, #0x0
  40c5f8:	b.eq	40c6cc <ferror@plt+0x88ec>  // b.none
  40c5fc:	ldr	x1, [sp, #56]
  40c600:	ldr	x0, [sp, #72]
  40c604:	cmp	x1, x0
  40c608:	b.hi	40c614 <ferror@plt+0x8834>  // b.pmore
  40c60c:	mov	w0, #0xffffffff            	// #-1
  40c610:	b	40c704 <ferror@plt+0x8924>
  40c614:	ldr	x1, [sp, #56]
  40c618:	ldr	x0, [sp, #72]
  40c61c:	sub	x0, x1, x0
  40c620:	ldr	x2, [sp, #24]
  40c624:	mov	x1, x0
  40c628:	ldr	x0, [sp, #72]
  40c62c:	blr	x2
  40c630:	str	w0, [sp, #52]
  40c634:	ldr	w0, [sp, #52]
  40c638:	cmp	w0, #0x0
  40c63c:	b.ge	40c648 <ferror@plt+0x8868>  // b.tcont
  40c640:	ldr	w0, [sp, #52]
  40c644:	b	40c704 <ferror@plt+0x8924>
  40c648:	ldr	w0, [sp, #52]
  40c64c:	add	w1, w0, #0x7
  40c650:	cmp	w0, #0x0
  40c654:	csel	w0, w1, w0, lt  // lt = tstop
  40c658:	asr	w0, w0, #3
  40c65c:	mov	w3, w0
  40c660:	sxtw	x0, w3
  40c664:	ldr	x1, [sp, #32]
  40c668:	add	x0, x1, x0
  40c66c:	ldrsb	w2, [x0]
  40c670:	ldr	w0, [sp, #52]
  40c674:	negs	w1, w0
  40c678:	and	w0, w0, #0x7
  40c67c:	and	w1, w1, #0x7
  40c680:	csneg	w0, w0, w1, mi  // mi = first
  40c684:	mov	w1, #0x1                   	// #1
  40c688:	lsl	w0, w1, w0
  40c68c:	sxtb	w1, w0
  40c690:	sxtw	x0, w3
  40c694:	ldr	x3, [sp, #32]
  40c698:	add	x0, x3, x0
  40c69c:	orr	w1, w2, w1
  40c6a0:	sxtb	w1, w1
  40c6a4:	strb	w1, [x0]
  40c6a8:	str	xzr, [sp, #72]
  40c6ac:	ldr	x0, [sp, #56]
  40c6b0:	cmp	x0, #0x0
  40c6b4:	b.eq	40c6d0 <ferror@plt+0x88f0>  // b.none
  40c6b8:	ldr	x0, [sp, #56]
  40c6bc:	ldrsb	w0, [x0]
  40c6c0:	cmp	w0, #0x0
  40c6c4:	b.eq	40c6fc <ferror@plt+0x891c>  // b.none
  40c6c8:	b	40c6d0 <ferror@plt+0x88f0>
  40c6cc:	nop
  40c6d0:	ldr	x0, [sp, #64]
  40c6d4:	add	x0, x0, #0x1
  40c6d8:	str	x0, [sp, #64]
  40c6dc:	ldr	x0, [sp, #64]
  40c6e0:	cmp	x0, #0x0
  40c6e4:	b.eq	40c700 <ferror@plt+0x8920>  // b.none
  40c6e8:	ldr	x0, [sp, #64]
  40c6ec:	ldrsb	w0, [x0]
  40c6f0:	cmp	w0, #0x0
  40c6f4:	b.ne	40c594 <ferror@plt+0x87b4>  // b.any
  40c6f8:	b	40c700 <ferror@plt+0x8920>
  40c6fc:	nop
  40c700:	mov	w0, #0x0                   	// #0
  40c704:	ldp	x29, x30, [sp], #80
  40c708:	ret
  40c70c:	stp	x29, x30, [sp, #-80]!
  40c710:	mov	x29, sp
  40c714:	str	x0, [sp, #40]
  40c718:	str	x1, [sp, #32]
  40c71c:	str	x2, [sp, #24]
  40c720:	str	xzr, [sp, #72]
  40c724:	ldr	x0, [sp, #40]
  40c728:	cmp	x0, #0x0
  40c72c:	b.eq	40c748 <ferror@plt+0x8968>  // b.none
  40c730:	ldr	x0, [sp, #24]
  40c734:	cmp	x0, #0x0
  40c738:	b.eq	40c748 <ferror@plt+0x8968>  // b.none
  40c73c:	ldr	x0, [sp, #32]
  40c740:	cmp	x0, #0x0
  40c744:	b.ne	40c750 <ferror@plt+0x8970>  // b.any
  40c748:	mov	w0, #0xffffffea            	// #-22
  40c74c:	b	40c884 <ferror@plt+0x8aa4>
  40c750:	ldr	x0, [sp, #40]
  40c754:	str	x0, [sp, #64]
  40c758:	b	40c85c <ferror@plt+0x8a7c>
  40c75c:	str	xzr, [sp, #56]
  40c760:	ldr	x0, [sp, #72]
  40c764:	cmp	x0, #0x0
  40c768:	b.ne	40c774 <ferror@plt+0x8994>  // b.any
  40c76c:	ldr	x0, [sp, #64]
  40c770:	str	x0, [sp, #72]
  40c774:	ldr	x0, [sp, #64]
  40c778:	ldrsb	w0, [x0]
  40c77c:	cmp	w0, #0x2c
  40c780:	b.ne	40c78c <ferror@plt+0x89ac>  // b.any
  40c784:	ldr	x0, [sp, #64]
  40c788:	str	x0, [sp, #56]
  40c78c:	ldr	x0, [sp, #64]
  40c790:	add	x0, x0, #0x1
  40c794:	ldrsb	w0, [x0]
  40c798:	cmp	w0, #0x0
  40c79c:	b.ne	40c7ac <ferror@plt+0x89cc>  // b.any
  40c7a0:	ldr	x0, [sp, #64]
  40c7a4:	add	x0, x0, #0x1
  40c7a8:	str	x0, [sp, #56]
  40c7ac:	ldr	x0, [sp, #72]
  40c7b0:	cmp	x0, #0x0
  40c7b4:	b.eq	40c84c <ferror@plt+0x8a6c>  // b.none
  40c7b8:	ldr	x0, [sp, #56]
  40c7bc:	cmp	x0, #0x0
  40c7c0:	b.eq	40c84c <ferror@plt+0x8a6c>  // b.none
  40c7c4:	ldr	x1, [sp, #56]
  40c7c8:	ldr	x0, [sp, #72]
  40c7cc:	cmp	x1, x0
  40c7d0:	b.hi	40c7dc <ferror@plt+0x89fc>  // b.pmore
  40c7d4:	mov	w0, #0xffffffff            	// #-1
  40c7d8:	b	40c884 <ferror@plt+0x8aa4>
  40c7dc:	ldr	x1, [sp, #56]
  40c7e0:	ldr	x0, [sp, #72]
  40c7e4:	sub	x0, x1, x0
  40c7e8:	ldr	x2, [sp, #24]
  40c7ec:	mov	x1, x0
  40c7f0:	ldr	x0, [sp, #72]
  40c7f4:	blr	x2
  40c7f8:	str	x0, [sp, #48]
  40c7fc:	ldr	x0, [sp, #48]
  40c800:	cmp	x0, #0x0
  40c804:	b.ge	40c810 <ferror@plt+0x8a30>  // b.tcont
  40c808:	ldr	x0, [sp, #48]
  40c80c:	b	40c884 <ferror@plt+0x8aa4>
  40c810:	ldr	x0, [sp, #32]
  40c814:	ldr	x1, [x0]
  40c818:	ldr	x0, [sp, #48]
  40c81c:	orr	x1, x1, x0
  40c820:	ldr	x0, [sp, #32]
  40c824:	str	x1, [x0]
  40c828:	str	xzr, [sp, #72]
  40c82c:	ldr	x0, [sp, #56]
  40c830:	cmp	x0, #0x0
  40c834:	b.eq	40c850 <ferror@plt+0x8a70>  // b.none
  40c838:	ldr	x0, [sp, #56]
  40c83c:	ldrsb	w0, [x0]
  40c840:	cmp	w0, #0x0
  40c844:	b.eq	40c87c <ferror@plt+0x8a9c>  // b.none
  40c848:	b	40c850 <ferror@plt+0x8a70>
  40c84c:	nop
  40c850:	ldr	x0, [sp, #64]
  40c854:	add	x0, x0, #0x1
  40c858:	str	x0, [sp, #64]
  40c85c:	ldr	x0, [sp, #64]
  40c860:	cmp	x0, #0x0
  40c864:	b.eq	40c880 <ferror@plt+0x8aa0>  // b.none
  40c868:	ldr	x0, [sp, #64]
  40c86c:	ldrsb	w0, [x0]
  40c870:	cmp	w0, #0x0
  40c874:	b.ne	40c75c <ferror@plt+0x897c>  // b.any
  40c878:	b	40c880 <ferror@plt+0x8aa0>
  40c87c:	nop
  40c880:	mov	w0, #0x0                   	// #0
  40c884:	ldp	x29, x30, [sp], #80
  40c888:	ret
  40c88c:	stp	x29, x30, [sp, #-64]!
  40c890:	mov	x29, sp
  40c894:	str	x0, [sp, #40]
  40c898:	str	x1, [sp, #32]
  40c89c:	str	x2, [sp, #24]
  40c8a0:	str	w3, [sp, #20]
  40c8a4:	str	xzr, [sp, #56]
  40c8a8:	ldr	x0, [sp, #40]
  40c8ac:	cmp	x0, #0x0
  40c8b0:	b.ne	40c8bc <ferror@plt+0x8adc>  // b.any
  40c8b4:	mov	w0, #0x0                   	// #0
  40c8b8:	b	40ca98 <ferror@plt+0x8cb8>
  40c8bc:	ldr	x0, [sp, #32]
  40c8c0:	ldr	w1, [sp, #20]
  40c8c4:	str	w1, [x0]
  40c8c8:	ldr	x0, [sp, #32]
  40c8cc:	ldr	w1, [x0]
  40c8d0:	ldr	x0, [sp, #24]
  40c8d4:	str	w1, [x0]
  40c8d8:	bl	403d10 <__errno_location@plt>
  40c8dc:	str	wzr, [x0]
  40c8e0:	ldr	x0, [sp, #40]
  40c8e4:	ldrsb	w0, [x0]
  40c8e8:	cmp	w0, #0x3a
  40c8ec:	b.ne	40c960 <ferror@plt+0x8b80>  // b.any
  40c8f0:	ldr	x0, [sp, #40]
  40c8f4:	add	x0, x0, #0x1
  40c8f8:	str	x0, [sp, #40]
  40c8fc:	add	x0, sp, #0x38
  40c900:	mov	w2, #0xa                   	// #10
  40c904:	mov	x1, x0
  40c908:	ldr	x0, [sp, #40]
  40c90c:	bl	4039b0 <strtol@plt>
  40c910:	mov	w1, w0
  40c914:	ldr	x0, [sp, #24]
  40c918:	str	w1, [x0]
  40c91c:	bl	403d10 <__errno_location@plt>
  40c920:	ldr	w0, [x0]
  40c924:	cmp	w0, #0x0
  40c928:	b.ne	40c958 <ferror@plt+0x8b78>  // b.any
  40c92c:	ldr	x0, [sp, #56]
  40c930:	cmp	x0, #0x0
  40c934:	b.eq	40c958 <ferror@plt+0x8b78>  // b.none
  40c938:	ldr	x0, [sp, #56]
  40c93c:	ldrsb	w0, [x0]
  40c940:	cmp	w0, #0x0
  40c944:	b.ne	40c958 <ferror@plt+0x8b78>  // b.any
  40c948:	ldr	x0, [sp, #56]
  40c94c:	ldr	x1, [sp, #40]
  40c950:	cmp	x1, x0
  40c954:	b.ne	40ca94 <ferror@plt+0x8cb4>  // b.any
  40c958:	mov	w0, #0xffffffff            	// #-1
  40c95c:	b	40ca98 <ferror@plt+0x8cb8>
  40c960:	add	x0, sp, #0x38
  40c964:	mov	w2, #0xa                   	// #10
  40c968:	mov	x1, x0
  40c96c:	ldr	x0, [sp, #40]
  40c970:	bl	4039b0 <strtol@plt>
  40c974:	mov	w1, w0
  40c978:	ldr	x0, [sp, #32]
  40c97c:	str	w1, [x0]
  40c980:	ldr	x0, [sp, #32]
  40c984:	ldr	w1, [x0]
  40c988:	ldr	x0, [sp, #24]
  40c98c:	str	w1, [x0]
  40c990:	bl	403d10 <__errno_location@plt>
  40c994:	ldr	w0, [x0]
  40c998:	cmp	w0, #0x0
  40c99c:	b.ne	40c9bc <ferror@plt+0x8bdc>  // b.any
  40c9a0:	ldr	x0, [sp, #56]
  40c9a4:	cmp	x0, #0x0
  40c9a8:	b.eq	40c9bc <ferror@plt+0x8bdc>  // b.none
  40c9ac:	ldr	x0, [sp, #56]
  40c9b0:	ldr	x1, [sp, #40]
  40c9b4:	cmp	x1, x0
  40c9b8:	b.ne	40c9c4 <ferror@plt+0x8be4>  // b.any
  40c9bc:	mov	w0, #0xffffffff            	// #-1
  40c9c0:	b	40ca98 <ferror@plt+0x8cb8>
  40c9c4:	ldr	x0, [sp, #56]
  40c9c8:	ldrsb	w0, [x0]
  40c9cc:	cmp	w0, #0x3a
  40c9d0:	b.ne	40c9f8 <ferror@plt+0x8c18>  // b.any
  40c9d4:	ldr	x0, [sp, #56]
  40c9d8:	add	x0, x0, #0x1
  40c9dc:	ldrsb	w0, [x0]
  40c9e0:	cmp	w0, #0x0
  40c9e4:	b.ne	40c9f8 <ferror@plt+0x8c18>  // b.any
  40c9e8:	ldr	x0, [sp, #24]
  40c9ec:	ldr	w1, [sp, #20]
  40c9f0:	str	w1, [x0]
  40c9f4:	b	40ca94 <ferror@plt+0x8cb4>
  40c9f8:	ldr	x0, [sp, #56]
  40c9fc:	ldrsb	w0, [x0]
  40ca00:	cmp	w0, #0x2d
  40ca04:	b.eq	40ca18 <ferror@plt+0x8c38>  // b.none
  40ca08:	ldr	x0, [sp, #56]
  40ca0c:	ldrsb	w0, [x0]
  40ca10:	cmp	w0, #0x3a
  40ca14:	b.ne	40ca94 <ferror@plt+0x8cb4>  // b.any
  40ca18:	ldr	x0, [sp, #56]
  40ca1c:	add	x0, x0, #0x1
  40ca20:	str	x0, [sp, #40]
  40ca24:	str	xzr, [sp, #56]
  40ca28:	bl	403d10 <__errno_location@plt>
  40ca2c:	str	wzr, [x0]
  40ca30:	add	x0, sp, #0x38
  40ca34:	mov	w2, #0xa                   	// #10
  40ca38:	mov	x1, x0
  40ca3c:	ldr	x0, [sp, #40]
  40ca40:	bl	4039b0 <strtol@plt>
  40ca44:	mov	w1, w0
  40ca48:	ldr	x0, [sp, #24]
  40ca4c:	str	w1, [x0]
  40ca50:	bl	403d10 <__errno_location@plt>
  40ca54:	ldr	w0, [x0]
  40ca58:	cmp	w0, #0x0
  40ca5c:	b.ne	40ca8c <ferror@plt+0x8cac>  // b.any
  40ca60:	ldr	x0, [sp, #56]
  40ca64:	cmp	x0, #0x0
  40ca68:	b.eq	40ca8c <ferror@plt+0x8cac>  // b.none
  40ca6c:	ldr	x0, [sp, #56]
  40ca70:	ldrsb	w0, [x0]
  40ca74:	cmp	w0, #0x0
  40ca78:	b.ne	40ca8c <ferror@plt+0x8cac>  // b.any
  40ca7c:	ldr	x0, [sp, #56]
  40ca80:	ldr	x1, [sp, #40]
  40ca84:	cmp	x1, x0
  40ca88:	b.ne	40ca94 <ferror@plt+0x8cb4>  // b.any
  40ca8c:	mov	w0, #0xffffffff            	// #-1
  40ca90:	b	40ca98 <ferror@plt+0x8cb8>
  40ca94:	mov	w0, #0x0                   	// #0
  40ca98:	ldp	x29, x30, [sp], #64
  40ca9c:	ret
  40caa0:	sub	sp, sp, #0x20
  40caa4:	str	x0, [sp, #8]
  40caa8:	str	x1, [sp]
  40caac:	ldr	x0, [sp, #8]
  40cab0:	str	x0, [sp, #24]
  40cab4:	ldr	x0, [sp]
  40cab8:	str	xzr, [x0]
  40cabc:	b	40cacc <ferror@plt+0x8cec>
  40cac0:	ldr	x0, [sp, #24]
  40cac4:	add	x0, x0, #0x1
  40cac8:	str	x0, [sp, #24]
  40cacc:	ldr	x0, [sp, #24]
  40cad0:	cmp	x0, #0x0
  40cad4:	b.eq	40cafc <ferror@plt+0x8d1c>  // b.none
  40cad8:	ldr	x0, [sp, #24]
  40cadc:	ldrsb	w0, [x0]
  40cae0:	cmp	w0, #0x2f
  40cae4:	b.ne	40cafc <ferror@plt+0x8d1c>  // b.any
  40cae8:	ldr	x0, [sp, #24]
  40caec:	add	x0, x0, #0x1
  40caf0:	ldrsb	w0, [x0]
  40caf4:	cmp	w0, #0x2f
  40caf8:	b.eq	40cac0 <ferror@plt+0x8ce0>  // b.none
  40cafc:	ldr	x0, [sp, #24]
  40cb00:	cmp	x0, #0x0
  40cb04:	b.eq	40cb18 <ferror@plt+0x8d38>  // b.none
  40cb08:	ldr	x0, [sp, #24]
  40cb0c:	ldrsb	w0, [x0]
  40cb10:	cmp	w0, #0x0
  40cb14:	b.ne	40cb20 <ferror@plt+0x8d40>  // b.any
  40cb18:	mov	x0, #0x0                   	// #0
  40cb1c:	b	40cb80 <ferror@plt+0x8da0>
  40cb20:	ldr	x0, [sp]
  40cb24:	mov	x1, #0x1                   	// #1
  40cb28:	str	x1, [x0]
  40cb2c:	ldr	x0, [sp, #24]
  40cb30:	add	x0, x0, #0x1
  40cb34:	str	x0, [sp, #16]
  40cb38:	b	40cb5c <ferror@plt+0x8d7c>
  40cb3c:	ldr	x0, [sp]
  40cb40:	ldr	x0, [x0]
  40cb44:	add	x1, x0, #0x1
  40cb48:	ldr	x0, [sp]
  40cb4c:	str	x1, [x0]
  40cb50:	ldr	x0, [sp, #16]
  40cb54:	add	x0, x0, #0x1
  40cb58:	str	x0, [sp, #16]
  40cb5c:	ldr	x0, [sp, #16]
  40cb60:	ldrsb	w0, [x0]
  40cb64:	cmp	w0, #0x0
  40cb68:	b.eq	40cb7c <ferror@plt+0x8d9c>  // b.none
  40cb6c:	ldr	x0, [sp, #16]
  40cb70:	ldrsb	w0, [x0]
  40cb74:	cmp	w0, #0x2f
  40cb78:	b.ne	40cb3c <ferror@plt+0x8d5c>  // b.any
  40cb7c:	ldr	x0, [sp, #24]
  40cb80:	add	sp, sp, #0x20
  40cb84:	ret
  40cb88:	stp	x29, x30, [sp, #-64]!
  40cb8c:	mov	x29, sp
  40cb90:	str	x0, [sp, #24]
  40cb94:	str	x1, [sp, #16]
  40cb98:	b	40cc98 <ferror@plt+0x8eb8>
  40cb9c:	add	x0, sp, #0x28
  40cba0:	mov	x1, x0
  40cba4:	ldr	x0, [sp, #24]
  40cba8:	bl	40caa0 <ferror@plt+0x8cc0>
  40cbac:	str	x0, [sp, #56]
  40cbb0:	add	x0, sp, #0x20
  40cbb4:	mov	x1, x0
  40cbb8:	ldr	x0, [sp, #16]
  40cbbc:	bl	40caa0 <ferror@plt+0x8cc0>
  40cbc0:	str	x0, [sp, #48]
  40cbc4:	ldr	x1, [sp, #40]
  40cbc8:	ldr	x0, [sp, #32]
  40cbcc:	add	x0, x1, x0
  40cbd0:	cmp	x0, #0x0
  40cbd4:	b.ne	40cbe0 <ferror@plt+0x8e00>  // b.any
  40cbd8:	mov	w0, #0x1                   	// #1
  40cbdc:	b	40ccb4 <ferror@plt+0x8ed4>
  40cbe0:	ldr	x1, [sp, #40]
  40cbe4:	ldr	x0, [sp, #32]
  40cbe8:	add	x0, x1, x0
  40cbec:	cmp	x0, #0x1
  40cbf0:	b.ne	40cc34 <ferror@plt+0x8e54>  // b.any
  40cbf4:	ldr	x0, [sp, #56]
  40cbf8:	cmp	x0, #0x0
  40cbfc:	b.eq	40cc10 <ferror@plt+0x8e30>  // b.none
  40cc00:	ldr	x0, [sp, #56]
  40cc04:	ldrsb	w0, [x0]
  40cc08:	cmp	w0, #0x2f
  40cc0c:	b.eq	40cc2c <ferror@plt+0x8e4c>  // b.none
  40cc10:	ldr	x0, [sp, #48]
  40cc14:	cmp	x0, #0x0
  40cc18:	b.eq	40cc34 <ferror@plt+0x8e54>  // b.none
  40cc1c:	ldr	x0, [sp, #48]
  40cc20:	ldrsb	w0, [x0]
  40cc24:	cmp	w0, #0x2f
  40cc28:	b.ne	40cc34 <ferror@plt+0x8e54>  // b.any
  40cc2c:	mov	w0, #0x1                   	// #1
  40cc30:	b	40ccb4 <ferror@plt+0x8ed4>
  40cc34:	ldr	x0, [sp, #56]
  40cc38:	cmp	x0, #0x0
  40cc3c:	b.eq	40ccb0 <ferror@plt+0x8ed0>  // b.none
  40cc40:	ldr	x0, [sp, #48]
  40cc44:	cmp	x0, #0x0
  40cc48:	b.eq	40ccb0 <ferror@plt+0x8ed0>  // b.none
  40cc4c:	ldr	x1, [sp, #40]
  40cc50:	ldr	x0, [sp, #32]
  40cc54:	cmp	x1, x0
  40cc58:	b.ne	40ccb0 <ferror@plt+0x8ed0>  // b.any
  40cc5c:	ldr	x0, [sp, #40]
  40cc60:	mov	x2, x0
  40cc64:	ldr	x1, [sp, #48]
  40cc68:	ldr	x0, [sp, #56]
  40cc6c:	bl	4036e0 <strncmp@plt>
  40cc70:	cmp	w0, #0x0
  40cc74:	b.ne	40ccb0 <ferror@plt+0x8ed0>  // b.any
  40cc78:	ldr	x0, [sp, #40]
  40cc7c:	ldr	x1, [sp, #56]
  40cc80:	add	x0, x1, x0
  40cc84:	str	x0, [sp, #24]
  40cc88:	ldr	x0, [sp, #32]
  40cc8c:	ldr	x1, [sp, #48]
  40cc90:	add	x0, x1, x0
  40cc94:	str	x0, [sp, #16]
  40cc98:	ldr	x0, [sp, #24]
  40cc9c:	cmp	x0, #0x0
  40cca0:	b.eq	40ccb0 <ferror@plt+0x8ed0>  // b.none
  40cca4:	ldr	x0, [sp, #16]
  40cca8:	cmp	x0, #0x0
  40ccac:	b.ne	40cb9c <ferror@plt+0x8dbc>  // b.any
  40ccb0:	mov	w0, #0x0                   	// #0
  40ccb4:	ldp	x29, x30, [sp], #64
  40ccb8:	ret
  40ccbc:	stp	x29, x30, [sp, #-64]!
  40ccc0:	mov	x29, sp
  40ccc4:	str	x0, [sp, #40]
  40ccc8:	str	x1, [sp, #32]
  40cccc:	str	x2, [sp, #24]
  40ccd0:	ldr	x0, [sp, #40]
  40ccd4:	cmp	x0, #0x0
  40ccd8:	b.ne	40ccf8 <ferror@plt+0x8f18>  // b.any
  40ccdc:	ldr	x0, [sp, #32]
  40cce0:	cmp	x0, #0x0
  40cce4:	b.ne	40ccf8 <ferror@plt+0x8f18>  // b.any
  40cce8:	adrp	x0, 40f000 <ferror@plt+0xb220>
  40ccec:	add	x0, x0, #0xc28
  40ccf0:	bl	403840 <strdup@plt>
  40ccf4:	b	40ce1c <ferror@plt+0x903c>
  40ccf8:	ldr	x0, [sp, #40]
  40ccfc:	cmp	x0, #0x0
  40cd00:	b.ne	40cd14 <ferror@plt+0x8f34>  // b.any
  40cd04:	ldr	x1, [sp, #24]
  40cd08:	ldr	x0, [sp, #32]
  40cd0c:	bl	403b00 <strndup@plt>
  40cd10:	b	40ce1c <ferror@plt+0x903c>
  40cd14:	ldr	x0, [sp, #32]
  40cd18:	cmp	x0, #0x0
  40cd1c:	b.ne	40cd2c <ferror@plt+0x8f4c>  // b.any
  40cd20:	ldr	x0, [sp, #40]
  40cd24:	bl	403840 <strdup@plt>
  40cd28:	b	40ce1c <ferror@plt+0x903c>
  40cd2c:	ldr	x0, [sp, #40]
  40cd30:	cmp	x0, #0x0
  40cd34:	b.ne	40cd58 <ferror@plt+0x8f78>  // b.any
  40cd38:	adrp	x0, 40f000 <ferror@plt+0xb220>
  40cd3c:	add	x3, x0, #0xc88
  40cd40:	mov	w2, #0x383                 	// #899
  40cd44:	adrp	x0, 40f000 <ferror@plt+0xb220>
  40cd48:	add	x1, x0, #0xc30
  40cd4c:	adrp	x0, 40f000 <ferror@plt+0xb220>
  40cd50:	add	x0, x0, #0xc40
  40cd54:	bl	403d00 <__assert_fail@plt>
  40cd58:	ldr	x0, [sp, #32]
  40cd5c:	cmp	x0, #0x0
  40cd60:	b.ne	40cd84 <ferror@plt+0x8fa4>  // b.any
  40cd64:	adrp	x0, 40f000 <ferror@plt+0xb220>
  40cd68:	add	x3, x0, #0xc88
  40cd6c:	mov	w2, #0x384                 	// #900
  40cd70:	adrp	x0, 40f000 <ferror@plt+0xb220>
  40cd74:	add	x1, x0, #0xc30
  40cd78:	adrp	x0, 40f000 <ferror@plt+0xb220>
  40cd7c:	add	x0, x0, #0xc48
  40cd80:	bl	403d00 <__assert_fail@plt>
  40cd84:	ldr	x0, [sp, #40]
  40cd88:	bl	403480 <strlen@plt>
  40cd8c:	str	x0, [sp, #56]
  40cd90:	ldr	x0, [sp, #56]
  40cd94:	mvn	x0, x0
  40cd98:	ldr	x1, [sp, #24]
  40cd9c:	cmp	x1, x0
  40cda0:	b.ls	40cdac <ferror@plt+0x8fcc>  // b.plast
  40cda4:	mov	x0, #0x0                   	// #0
  40cda8:	b	40ce1c <ferror@plt+0x903c>
  40cdac:	ldr	x1, [sp, #56]
  40cdb0:	ldr	x0, [sp, #24]
  40cdb4:	add	x0, x1, x0
  40cdb8:	add	x0, x0, #0x1
  40cdbc:	bl	403690 <malloc@plt>
  40cdc0:	str	x0, [sp, #48]
  40cdc4:	ldr	x0, [sp, #48]
  40cdc8:	cmp	x0, #0x0
  40cdcc:	b.ne	40cdd8 <ferror@plt+0x8ff8>  // b.any
  40cdd0:	mov	x0, #0x0                   	// #0
  40cdd4:	b	40ce1c <ferror@plt+0x903c>
  40cdd8:	ldr	x2, [sp, #56]
  40cddc:	ldr	x1, [sp, #40]
  40cde0:	ldr	x0, [sp, #48]
  40cde4:	bl	403410 <memcpy@plt>
  40cde8:	ldr	x1, [sp, #48]
  40cdec:	ldr	x0, [sp, #56]
  40cdf0:	add	x0, x1, x0
  40cdf4:	ldr	x2, [sp, #24]
  40cdf8:	ldr	x1, [sp, #32]
  40cdfc:	bl	403410 <memcpy@plt>
  40ce00:	ldr	x1, [sp, #56]
  40ce04:	ldr	x0, [sp, #24]
  40ce08:	add	x0, x1, x0
  40ce0c:	ldr	x1, [sp, #48]
  40ce10:	add	x0, x1, x0
  40ce14:	strb	wzr, [x0]
  40ce18:	ldr	x0, [sp, #48]
  40ce1c:	ldp	x29, x30, [sp], #64
  40ce20:	ret
  40ce24:	stp	x29, x30, [sp, #-32]!
  40ce28:	mov	x29, sp
  40ce2c:	str	x0, [sp, #24]
  40ce30:	str	x1, [sp, #16]
  40ce34:	ldr	x0, [sp, #16]
  40ce38:	cmp	x0, #0x0
  40ce3c:	b.eq	40ce4c <ferror@plt+0x906c>  // b.none
  40ce40:	ldr	x0, [sp, #16]
  40ce44:	bl	403480 <strlen@plt>
  40ce48:	b	40ce50 <ferror@plt+0x9070>
  40ce4c:	mov	x0, #0x0                   	// #0
  40ce50:	mov	x2, x0
  40ce54:	ldr	x1, [sp, #16]
  40ce58:	ldr	x0, [sp, #24]
  40ce5c:	bl	40ccbc <ferror@plt+0x8edc>
  40ce60:	ldp	x29, x30, [sp], #32
  40ce64:	ret
  40ce68:	stp	x29, x30, [sp, #-304]!
  40ce6c:	mov	x29, sp
  40ce70:	str	x0, [sp, #56]
  40ce74:	str	x1, [sp, #48]
  40ce78:	str	x2, [sp, #256]
  40ce7c:	str	x3, [sp, #264]
  40ce80:	str	x4, [sp, #272]
  40ce84:	str	x5, [sp, #280]
  40ce88:	str	x6, [sp, #288]
  40ce8c:	str	x7, [sp, #296]
  40ce90:	str	q0, [sp, #128]
  40ce94:	str	q1, [sp, #144]
  40ce98:	str	q2, [sp, #160]
  40ce9c:	str	q3, [sp, #176]
  40cea0:	str	q4, [sp, #192]
  40cea4:	str	q5, [sp, #208]
  40cea8:	str	q6, [sp, #224]
  40ceac:	str	q7, [sp, #240]
  40ceb0:	add	x0, sp, #0x130
  40ceb4:	str	x0, [sp, #80]
  40ceb8:	add	x0, sp, #0x130
  40cebc:	str	x0, [sp, #88]
  40cec0:	add	x0, sp, #0x100
  40cec4:	str	x0, [sp, #96]
  40cec8:	mov	w0, #0xffffffd0            	// #-48
  40cecc:	str	w0, [sp, #104]
  40ced0:	mov	w0, #0xffffff80            	// #-128
  40ced4:	str	w0, [sp, #108]
  40ced8:	add	x2, sp, #0x10
  40cedc:	add	x3, sp, #0x50
  40cee0:	ldp	x0, x1, [x3]
  40cee4:	stp	x0, x1, [x2]
  40cee8:	ldp	x0, x1, [x3, #16]
  40ceec:	stp	x0, x1, [x2, #16]
  40cef0:	add	x1, sp, #0x10
  40cef4:	add	x0, sp, #0x48
  40cef8:	mov	x2, x1
  40cefc:	ldr	x1, [sp, #48]
  40cf00:	bl	403ad0 <vasprintf@plt>
  40cf04:	str	w0, [sp, #124]
  40cf08:	ldr	w0, [sp, #124]
  40cf0c:	cmp	w0, #0x0
  40cf10:	b.ge	40cf1c <ferror@plt+0x913c>  // b.tcont
  40cf14:	mov	x0, #0x0                   	// #0
  40cf18:	b	40cf44 <ferror@plt+0x9164>
  40cf1c:	ldr	x0, [sp, #72]
  40cf20:	ldrsw	x1, [sp, #124]
  40cf24:	mov	x2, x1
  40cf28:	mov	x1, x0
  40cf2c:	ldr	x0, [sp, #56]
  40cf30:	bl	40ccbc <ferror@plt+0x8edc>
  40cf34:	str	x0, [sp, #112]
  40cf38:	ldr	x0, [sp, #72]
  40cf3c:	bl	403a50 <free@plt>
  40cf40:	ldr	x0, [sp, #112]
  40cf44:	ldp	x29, x30, [sp], #304
  40cf48:	ret
  40cf4c:	stp	x29, x30, [sp, #-48]!
  40cf50:	mov	x29, sp
  40cf54:	str	x0, [sp, #24]
  40cf58:	str	x1, [sp, #16]
  40cf5c:	str	wzr, [sp, #44]
  40cf60:	str	wzr, [sp, #40]
  40cf64:	b	40cfd0 <ferror@plt+0x91f0>
  40cf68:	ldr	w0, [sp, #44]
  40cf6c:	cmp	w0, #0x0
  40cf70:	b.eq	40cf7c <ferror@plt+0x919c>  // b.none
  40cf74:	str	wzr, [sp, #44]
  40cf78:	b	40cfc4 <ferror@plt+0x91e4>
  40cf7c:	ldrsw	x0, [sp, #40]
  40cf80:	ldr	x1, [sp, #24]
  40cf84:	add	x0, x1, x0
  40cf88:	ldrsb	w0, [x0]
  40cf8c:	cmp	w0, #0x5c
  40cf90:	b.ne	40cfa0 <ferror@plt+0x91c0>  // b.any
  40cf94:	mov	w0, #0x1                   	// #1
  40cf98:	str	w0, [sp, #44]
  40cf9c:	b	40cfc4 <ferror@plt+0x91e4>
  40cfa0:	ldrsw	x0, [sp, #40]
  40cfa4:	ldr	x1, [sp, #24]
  40cfa8:	add	x0, x1, x0
  40cfac:	ldrsb	w0, [x0]
  40cfb0:	mov	w1, w0
  40cfb4:	ldr	x0, [sp, #16]
  40cfb8:	bl	403b30 <strchr@plt>
  40cfbc:	cmp	x0, #0x0
  40cfc0:	b.ne	40cfec <ferror@plt+0x920c>  // b.any
  40cfc4:	ldr	w0, [sp, #40]
  40cfc8:	add	w0, w0, #0x1
  40cfcc:	str	w0, [sp, #40]
  40cfd0:	ldrsw	x0, [sp, #40]
  40cfd4:	ldr	x1, [sp, #24]
  40cfd8:	add	x0, x1, x0
  40cfdc:	ldrsb	w0, [x0]
  40cfe0:	cmp	w0, #0x0
  40cfe4:	b.ne	40cf68 <ferror@plt+0x9188>  // b.any
  40cfe8:	b	40cff0 <ferror@plt+0x9210>
  40cfec:	nop
  40cff0:	ldr	w1, [sp, #40]
  40cff4:	ldr	w0, [sp, #44]
  40cff8:	sub	w0, w1, w0
  40cffc:	sxtw	x0, w0
  40d000:	ldp	x29, x30, [sp], #48
  40d004:	ret
  40d008:	stp	x29, x30, [sp, #-64]!
  40d00c:	mov	x29, sp
  40d010:	str	x0, [sp, #40]
  40d014:	str	x1, [sp, #32]
  40d018:	str	x2, [sp, #24]
  40d01c:	str	w3, [sp, #20]
  40d020:	ldr	x0, [sp, #40]
  40d024:	ldr	x0, [x0]
  40d028:	str	x0, [sp, #56]
  40d02c:	ldr	x0, [sp, #56]
  40d030:	ldrsb	w0, [x0]
  40d034:	cmp	w0, #0x0
  40d038:	b.ne	40d078 <ferror@plt+0x9298>  // b.any
  40d03c:	ldr	x0, [sp, #40]
  40d040:	ldr	x0, [x0]
  40d044:	ldrsb	w0, [x0]
  40d048:	cmp	w0, #0x0
  40d04c:	b.eq	40d070 <ferror@plt+0x9290>  // b.none
  40d050:	adrp	x0, 40f000 <ferror@plt+0xb220>
  40d054:	add	x3, x0, #0xc98
  40d058:	mov	w2, #0x3c6                 	// #966
  40d05c:	adrp	x0, 40f000 <ferror@plt+0xb220>
  40d060:	add	x1, x0, #0xc30
  40d064:	adrp	x0, 40f000 <ferror@plt+0xb220>
  40d068:	add	x0, x0, #0xc50
  40d06c:	bl	403d00 <__assert_fail@plt>
  40d070:	mov	x0, #0x0                   	// #0
  40d074:	b	40d2a8 <ferror@plt+0x94c8>
  40d078:	ldr	x1, [sp, #24]
  40d07c:	ldr	x0, [sp, #56]
  40d080:	bl	403b10 <strspn@plt>
  40d084:	mov	x1, x0
  40d088:	ldr	x0, [sp, #56]
  40d08c:	add	x0, x0, x1
  40d090:	str	x0, [sp, #56]
  40d094:	ldr	x0, [sp, #56]
  40d098:	ldrsb	w0, [x0]
  40d09c:	cmp	w0, #0x0
  40d0a0:	b.ne	40d0b8 <ferror@plt+0x92d8>  // b.any
  40d0a4:	ldr	x0, [sp, #40]
  40d0a8:	ldr	x1, [sp, #56]
  40d0ac:	str	x1, [x0]
  40d0b0:	mov	x0, #0x0                   	// #0
  40d0b4:	b	40d2a8 <ferror@plt+0x94c8>
  40d0b8:	ldr	w0, [sp, #20]
  40d0bc:	cmp	w0, #0x0
  40d0c0:	b.eq	40d1dc <ferror@plt+0x93fc>  // b.none
  40d0c4:	ldr	x0, [sp, #56]
  40d0c8:	ldrsb	w0, [x0]
  40d0cc:	mov	w1, w0
  40d0d0:	adrp	x0, 40f000 <ferror@plt+0xb220>
  40d0d4:	add	x0, x0, #0xc60
  40d0d8:	bl	403b30 <strchr@plt>
  40d0dc:	cmp	x0, #0x0
  40d0e0:	b.eq	40d1dc <ferror@plt+0x93fc>  // b.none
  40d0e4:	ldr	x0, [sp, #56]
  40d0e8:	ldrsb	w0, [x0]
  40d0ec:	strb	w0, [sp, #48]
  40d0f0:	strb	wzr, [sp, #49]
  40d0f4:	ldr	x0, [sp, #56]
  40d0f8:	add	x0, x0, #0x1
  40d0fc:	add	x1, sp, #0x30
  40d100:	bl	40cf4c <ferror@plt+0x916c>
  40d104:	mov	x1, x0
  40d108:	ldr	x0, [sp, #32]
  40d10c:	str	x1, [x0]
  40d110:	ldr	x0, [sp, #32]
  40d114:	ldr	x0, [x0]
  40d118:	add	x0, x0, #0x1
  40d11c:	ldr	x1, [sp, #56]
  40d120:	add	x0, x1, x0
  40d124:	ldrsb	w0, [x0]
  40d128:	cmp	w0, #0x0
  40d12c:	b.eq	40d1a0 <ferror@plt+0x93c0>  // b.none
  40d130:	ldr	x0, [sp, #32]
  40d134:	ldr	x0, [x0]
  40d138:	add	x0, x0, #0x1
  40d13c:	ldr	x1, [sp, #56]
  40d140:	add	x0, x1, x0
  40d144:	ldrsb	w1, [x0]
  40d148:	ldrsb	w0, [sp, #48]
  40d14c:	cmp	w1, w0
  40d150:	b.ne	40d1a0 <ferror@plt+0x93c0>  // b.any
  40d154:	ldr	x0, [sp, #32]
  40d158:	ldr	x0, [x0]
  40d15c:	add	x0, x0, #0x2
  40d160:	ldr	x1, [sp, #56]
  40d164:	add	x0, x1, x0
  40d168:	ldrsb	w0, [x0]
  40d16c:	cmp	w0, #0x0
  40d170:	b.eq	40d1b4 <ferror@plt+0x93d4>  // b.none
  40d174:	ldr	x0, [sp, #32]
  40d178:	ldr	x0, [x0]
  40d17c:	add	x0, x0, #0x2
  40d180:	ldr	x1, [sp, #56]
  40d184:	add	x0, x1, x0
  40d188:	ldrsb	w0, [x0]
  40d18c:	mov	w1, w0
  40d190:	ldr	x0, [sp, #24]
  40d194:	bl	403b30 <strchr@plt>
  40d198:	cmp	x0, #0x0
  40d19c:	b.ne	40d1b4 <ferror@plt+0x93d4>  // b.any
  40d1a0:	ldr	x0, [sp, #40]
  40d1a4:	ldr	x1, [sp, #56]
  40d1a8:	str	x1, [x0]
  40d1ac:	mov	x0, #0x0                   	// #0
  40d1b0:	b	40d2a8 <ferror@plt+0x94c8>
  40d1b4:	ldr	x0, [sp, #56]
  40d1b8:	add	x1, x0, #0x1
  40d1bc:	str	x1, [sp, #56]
  40d1c0:	ldr	x1, [sp, #32]
  40d1c4:	ldr	x1, [x1]
  40d1c8:	add	x1, x1, #0x2
  40d1cc:	add	x1, x0, x1
  40d1d0:	ldr	x0, [sp, #40]
  40d1d4:	str	x1, [x0]
  40d1d8:	b	40d2a4 <ferror@plt+0x94c4>
  40d1dc:	ldr	w0, [sp, #20]
  40d1e0:	cmp	w0, #0x0
  40d1e4:	b.eq	40d274 <ferror@plt+0x9494>  // b.none
  40d1e8:	ldr	x1, [sp, #24]
  40d1ec:	ldr	x0, [sp, #56]
  40d1f0:	bl	40cf4c <ferror@plt+0x916c>
  40d1f4:	mov	x1, x0
  40d1f8:	ldr	x0, [sp, #32]
  40d1fc:	str	x1, [x0]
  40d200:	ldr	x0, [sp, #32]
  40d204:	ldr	x0, [x0]
  40d208:	ldr	x1, [sp, #56]
  40d20c:	add	x0, x1, x0
  40d210:	ldrsb	w0, [x0]
  40d214:	cmp	w0, #0x0
  40d218:	b.eq	40d258 <ferror@plt+0x9478>  // b.none
  40d21c:	ldr	x0, [sp, #32]
  40d220:	ldr	x0, [x0]
  40d224:	ldr	x1, [sp, #56]
  40d228:	add	x0, x1, x0
  40d22c:	ldrsb	w0, [x0]
  40d230:	mov	w1, w0
  40d234:	ldr	x0, [sp, #24]
  40d238:	bl	403b30 <strchr@plt>
  40d23c:	cmp	x0, #0x0
  40d240:	b.ne	40d258 <ferror@plt+0x9478>  // b.any
  40d244:	ldr	x0, [sp, #40]
  40d248:	ldr	x1, [sp, #56]
  40d24c:	str	x1, [x0]
  40d250:	mov	x0, #0x0                   	// #0
  40d254:	b	40d2a8 <ferror@plt+0x94c8>
  40d258:	ldr	x0, [sp, #32]
  40d25c:	ldr	x0, [x0]
  40d260:	ldr	x1, [sp, #56]
  40d264:	add	x1, x1, x0
  40d268:	ldr	x0, [sp, #40]
  40d26c:	str	x1, [x0]
  40d270:	b	40d2a4 <ferror@plt+0x94c4>
  40d274:	ldr	x1, [sp, #24]
  40d278:	ldr	x0, [sp, #56]
  40d27c:	bl	403cc0 <strcspn@plt>
  40d280:	mov	x1, x0
  40d284:	ldr	x0, [sp, #32]
  40d288:	str	x1, [x0]
  40d28c:	ldr	x0, [sp, #32]
  40d290:	ldr	x0, [x0]
  40d294:	ldr	x1, [sp, #56]
  40d298:	add	x1, x1, x0
  40d29c:	ldr	x0, [sp, #40]
  40d2a0:	str	x1, [x0]
  40d2a4:	ldr	x0, [sp, #56]
  40d2a8:	ldp	x29, x30, [sp], #64
  40d2ac:	ret
  40d2b0:	stp	x29, x30, [sp, #-48]!
  40d2b4:	mov	x29, sp
  40d2b8:	str	x0, [sp, #24]
  40d2bc:	ldr	x0, [sp, #24]
  40d2c0:	bl	403710 <fgetc@plt>
  40d2c4:	str	w0, [sp, #44]
  40d2c8:	ldr	w0, [sp, #44]
  40d2cc:	cmn	w0, #0x1
  40d2d0:	b.ne	40d2dc <ferror@plt+0x94fc>  // b.any
  40d2d4:	mov	w0, #0x1                   	// #1
  40d2d8:	b	40d2ec <ferror@plt+0x950c>
  40d2dc:	ldr	w0, [sp, #44]
  40d2e0:	cmp	w0, #0xa
  40d2e4:	b.ne	40d2bc <ferror@plt+0x94dc>  // b.any
  40d2e8:	mov	w0, #0x0                   	// #0
  40d2ec:	ldp	x29, x30, [sp], #48
  40d2f0:	ret
  40d2f4:	nop
  40d2f8:	stp	x29, x30, [sp, #-64]!
  40d2fc:	mov	x29, sp
  40d300:	stp	x19, x20, [sp, #16]
  40d304:	adrp	x20, 421000 <ferror@plt+0x1d220>
  40d308:	add	x20, x20, #0xda0
  40d30c:	stp	x21, x22, [sp, #32]
  40d310:	adrp	x21, 421000 <ferror@plt+0x1d220>
  40d314:	add	x21, x21, #0xd98
  40d318:	sub	x20, x20, x21
  40d31c:	mov	w22, w0
  40d320:	stp	x23, x24, [sp, #48]
  40d324:	mov	x23, x1
  40d328:	mov	x24, x2
  40d32c:	bl	4033c0 <mnt_table_set_parser_errcb@plt-0x40>
  40d330:	cmp	xzr, x20, asr #3
  40d334:	b.eq	40d360 <ferror@plt+0x9580>  // b.none
  40d338:	asr	x20, x20, #3
  40d33c:	mov	x19, #0x0                   	// #0
  40d340:	ldr	x3, [x21, x19, lsl #3]
  40d344:	mov	x2, x24
  40d348:	add	x19, x19, #0x1
  40d34c:	mov	x1, x23
  40d350:	mov	w0, w22
  40d354:	blr	x3
  40d358:	cmp	x20, x19
  40d35c:	b.ne	40d340 <ferror@plt+0x9560>  // b.any
  40d360:	ldp	x19, x20, [sp, #16]
  40d364:	ldp	x21, x22, [sp, #32]
  40d368:	ldp	x23, x24, [sp, #48]
  40d36c:	ldp	x29, x30, [sp], #64
  40d370:	ret
  40d374:	nop
  40d378:	ret
  40d37c:	nop
  40d380:	adrp	x2, 422000 <ferror@plt+0x1e220>
  40d384:	mov	x1, #0x0                   	// #0
  40d388:	ldr	x2, [x2, #1280]
  40d38c:	b	403590 <__cxa_atexit@plt>
  40d390:	mov	x2, x1
  40d394:	mov	x1, x0
  40d398:	mov	w0, #0x0                   	// #0
  40d39c:	b	403d40 <__xstat@plt>

Disassembly of section .fini:

000000000040d3a0 <.fini>:
  40d3a0:	stp	x29, x30, [sp, #-16]!
  40d3a4:	mov	x29, sp
  40d3a8:	ldp	x29, x30, [sp], #16
  40d3ac:	ret
