TimeQuest Timing Analyzer report for SRAM
Wed Nov 15 15:33:57 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock'
 12. Slow Model Hold: 'clock'
 13. Slow Model Minimum Pulse Width: 'clock'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'clock'
 24. Fast Model Hold: 'clock'
 25. Fast Model Minimum Pulse Width: 'clock'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; SRAM                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 316.06 MHz ; 200.0 MHz       ; clock      ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -2.164 ; -32.624       ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 2.645 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -2.000 ; -133.222              ;
+-------+--------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[7]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[7]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg1 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[7]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg2 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[7]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg3 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[7]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg4 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[7]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg5 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[7]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg6 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[7]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg7 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[7]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[6]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[6]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg1 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[6]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg2 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[6]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg3 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[6]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg4 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[6]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg5 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[6]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg6 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[6]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg7 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[6]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[5]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[5]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg1 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[5]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg2 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[5]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg3 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[5]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg4 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[5]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg5 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[5]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg6 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[5]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg7 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[5]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[4]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[4]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg1 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[4]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg2 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[4]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg3 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[4]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg4 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[4]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg5 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[4]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg6 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[4]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg7 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[4]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[3]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[3]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg1 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[3]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg2 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[3]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg3 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[3]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg4 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[3]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg5 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[3]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg6 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[3]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg7 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[3]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[2]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[2]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg1 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[2]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg2 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[2]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg3 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[2]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg4 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[2]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg5 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[2]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg6 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[2]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg7 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[2]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[1]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[1]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg1 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[1]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg2 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[1]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg3 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[1]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg4 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[1]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg5 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[1]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg6 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[1]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg7 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[1]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[0]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[0]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg1 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[0]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg2 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[0]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg3 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[0]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg4 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[0]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg5 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[0]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg6 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[0]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg7 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[0]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -1.914 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0  ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg1  ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a1~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg2  ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a2~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg3  ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a3~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg4  ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a4~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg5  ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a5~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg6  ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a6~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg7  ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a7~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
+--------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.645 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0  ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg1  ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a1~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg2  ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a2~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg3  ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a3~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg4  ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a4~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg5  ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a5~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg6  ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a6~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg7  ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a7~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[7]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[7]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg1 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[7]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg2 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[7]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg3 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[7]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg4 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[7]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg5 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[7]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg6 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[7]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg7 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[7]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[6]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[6]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg1 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[6]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg2 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[6]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg3 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[6]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg4 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[6]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg5 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[6]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg6 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[6]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg7 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[6]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[5]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[5]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg1 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[5]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg2 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[5]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg3 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[5]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg4 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[5]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg5 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[5]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg6 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[5]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg7 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[5]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[4]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[4]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg1 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[4]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg2 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[4]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg3 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[4]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg4 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[4]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg5 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[4]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg6 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[4]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg7 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[4]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[3]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[3]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg1 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[3]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg2 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[3]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg3 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[3]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg4 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[3]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg5 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[3]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg6 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[3]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg7 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[3]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[2]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[2]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg1 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[2]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg2 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[2]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg3 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[2]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg4 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[2]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg5 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[2]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg6 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[2]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg7 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[2]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[1]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[1]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg1 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[1]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg2 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[1]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg3 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[1]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg4 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[1]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg5 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[1]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg6 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[1]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg7 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[1]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[0]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[0]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg1 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[0]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg2 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[0]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg3 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[0]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg4 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[0]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg5 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[0]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg6 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[0]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg7 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[0]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
+-------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; clock ; Rise       ; clock                                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock|combout                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock|combout                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; address[*]  ; clock      ; -1.058 ; -1.058 ; Rise       ; clock           ;
;  address[0] ; clock      ; -1.162 ; -1.162 ; Rise       ; clock           ;
;  address[1] ; clock      ; -1.208 ; -1.208 ; Rise       ; clock           ;
;  address[2] ; clock      ; -1.193 ; -1.193 ; Rise       ; clock           ;
;  address[3] ; clock      ; -1.509 ; -1.509 ; Rise       ; clock           ;
;  address[4] ; clock      ; -1.491 ; -1.491 ; Rise       ; clock           ;
;  address[5] ; clock      ; -1.500 ; -1.500 ; Rise       ; clock           ;
;  address[6] ; clock      ; -1.520 ; -1.520 ; Rise       ; clock           ;
;  address[7] ; clock      ; -1.058 ; -1.058 ; Rise       ; clock           ;
; data[*]     ; clock      ; 2.237  ; 2.237  ; Rise       ; clock           ;
;  data[0]    ; clock      ; -1.024 ; -1.024 ; Rise       ; clock           ;
;  data[1]    ; clock      ; -0.887 ; -0.887 ; Rise       ; clock           ;
;  data[2]    ; clock      ; -1.222 ; -1.222 ; Rise       ; clock           ;
;  data[3]    ; clock      ; -1.417 ; -1.417 ; Rise       ; clock           ;
;  data[4]    ; clock      ; -1.345 ; -1.345 ; Rise       ; clock           ;
;  data[5]    ; clock      ; 2.237  ; 2.237  ; Rise       ; clock           ;
;  data[6]    ; clock      ; 2.175  ; 2.175  ; Rise       ; clock           ;
;  data[7]    ; clock      ; 1.965  ; 1.965  ; Rise       ; clock           ;
; wrEnable    ; clock      ; 2.386  ; 2.386  ; Rise       ; clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; address[*]  ; clock      ; 1.789  ; 1.789  ; Rise       ; clock           ;
;  address[0] ; clock      ; 1.431  ; 1.431  ; Rise       ; clock           ;
;  address[1] ; clock      ; 1.477  ; 1.477  ; Rise       ; clock           ;
;  address[2] ; clock      ; 1.462  ; 1.462  ; Rise       ; clock           ;
;  address[3] ; clock      ; 1.778  ; 1.778  ; Rise       ; clock           ;
;  address[4] ; clock      ; 1.760  ; 1.760  ; Rise       ; clock           ;
;  address[5] ; clock      ; 1.769  ; 1.769  ; Rise       ; clock           ;
;  address[6] ; clock      ; 1.789  ; 1.789  ; Rise       ; clock           ;
;  address[7] ; clock      ; 1.327  ; 1.327  ; Rise       ; clock           ;
; data[*]     ; clock      ; 1.686  ; 1.686  ; Rise       ; clock           ;
;  data[0]    ; clock      ; 1.293  ; 1.293  ; Rise       ; clock           ;
;  data[1]    ; clock      ; 1.156  ; 1.156  ; Rise       ; clock           ;
;  data[2]    ; clock      ; 1.491  ; 1.491  ; Rise       ; clock           ;
;  data[3]    ; clock      ; 1.686  ; 1.686  ; Rise       ; clock           ;
;  data[4]    ; clock      ; 1.614  ; 1.614  ; Rise       ; clock           ;
;  data[5]    ; clock      ; -1.968 ; -1.968 ; Rise       ; clock           ;
;  data[6]    ; clock      ; -1.906 ; -1.906 ; Rise       ; clock           ;
;  data[7]    ; clock      ; -1.696 ; -1.696 ; Rise       ; clock           ;
; wrEnable    ; clock      ; -2.117 ; -2.117 ; Rise       ; clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Clock to Output Times                                                         ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; hunSevenSeg[*]  ; clock      ; 15.659 ; 15.659 ; Rise       ; clock           ;
;  hunSevenSeg[0] ; clock      ; 15.659 ; 15.659 ; Rise       ; clock           ;
;  hunSevenSeg[2] ; clock      ; 12.515 ; 12.515 ; Rise       ; clock           ;
;  hunSevenSeg[3] ; clock      ; 15.400 ; 15.400 ; Rise       ; clock           ;
;  hunSevenSeg[4] ; clock      ; 14.190 ; 14.190 ; Rise       ; clock           ;
;  hunSevenSeg[5] ; clock      ; 12.216 ; 12.216 ; Rise       ; clock           ;
;  hunSevenSeg[6] ; clock      ; 11.965 ; 11.965 ; Rise       ; clock           ;
; oneSevenSeg[*]  ; clock      ; 13.489 ; 13.489 ; Rise       ; clock           ;
;  oneSevenSeg[0] ; clock      ; 13.489 ; 13.489 ; Rise       ; clock           ;
;  oneSevenSeg[1] ; clock      ; 13.464 ; 13.464 ; Rise       ; clock           ;
;  oneSevenSeg[2] ; clock      ; 13.455 ; 13.455 ; Rise       ; clock           ;
;  oneSevenSeg[3] ; clock      ; 13.234 ; 13.234 ; Rise       ; clock           ;
;  oneSevenSeg[4] ; clock      ; 13.233 ; 13.233 ; Rise       ; clock           ;
;  oneSevenSeg[5] ; clock      ; 13.225 ; 13.225 ; Rise       ; clock           ;
;  oneSevenSeg[6] ; clock      ; 13.215 ; 13.215 ; Rise       ; clock           ;
; tenSevenSeg[*]  ; clock      ; 15.871 ; 15.871 ; Rise       ; clock           ;
;  tenSevenSeg[0] ; clock      ; 15.871 ; 15.871 ; Rise       ; clock           ;
;  tenSevenSeg[1] ; clock      ; 15.871 ; 15.871 ; Rise       ; clock           ;
;  tenSevenSeg[2] ; clock      ; 15.470 ; 15.470 ; Rise       ; clock           ;
;  tenSevenSeg[3] ; clock      ; 15.426 ; 15.426 ; Rise       ; clock           ;
;  tenSevenSeg[4] ; clock      ; 15.488 ; 15.488 ; Rise       ; clock           ;
;  tenSevenSeg[5] ; clock      ; 15.705 ; 15.705 ; Rise       ; clock           ;
;  tenSevenSeg[6] ; clock      ; 15.630 ; 15.630 ; Rise       ; clock           ;
+-----------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                 ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; hunSevenSeg[*]  ; clock      ; 11.338 ; 11.338 ; Rise       ; clock           ;
;  hunSevenSeg[0] ; clock      ; 12.751 ; 12.751 ; Rise       ; clock           ;
;  hunSevenSeg[2] ; clock      ; 11.859 ; 11.859 ; Rise       ; clock           ;
;  hunSevenSeg[3] ; clock      ; 12.492 ; 12.492 ; Rise       ; clock           ;
;  hunSevenSeg[4] ; clock      ; 11.517 ; 11.517 ; Rise       ; clock           ;
;  hunSevenSeg[5] ; clock      ; 11.555 ; 11.555 ; Rise       ; clock           ;
;  hunSevenSeg[6] ; clock      ; 11.338 ; 11.338 ; Rise       ; clock           ;
; oneSevenSeg[*]  ; clock      ; 9.631  ; 9.631  ; Rise       ; clock           ;
;  oneSevenSeg[0] ; clock      ; 9.896  ; 9.896  ; Rise       ; clock           ;
;  oneSevenSeg[1] ; clock      ; 9.871  ; 9.871  ; Rise       ; clock           ;
;  oneSevenSeg[2] ; clock      ; 9.872  ; 9.872  ; Rise       ; clock           ;
;  oneSevenSeg[3] ; clock      ; 9.640  ; 9.640  ; Rise       ; clock           ;
;  oneSevenSeg[4] ; clock      ; 9.649  ; 9.649  ; Rise       ; clock           ;
;  oneSevenSeg[5] ; clock      ; 9.632  ; 9.632  ; Rise       ; clock           ;
;  oneSevenSeg[6] ; clock      ; 9.631  ; 9.631  ; Rise       ; clock           ;
; tenSevenSeg[*]  ; clock      ; 11.693 ; 11.693 ; Rise       ; clock           ;
;  tenSevenSeg[0] ; clock      ; 12.131 ; 12.131 ; Rise       ; clock           ;
;  tenSevenSeg[1] ; clock      ; 12.129 ; 12.129 ; Rise       ; clock           ;
;  tenSevenSeg[2] ; clock      ; 11.728 ; 11.728 ; Rise       ; clock           ;
;  tenSevenSeg[3] ; clock      ; 11.693 ; 11.693 ; Rise       ; clock           ;
;  tenSevenSeg[4] ; clock      ; 11.755 ; 11.755 ; Rise       ; clock           ;
;  tenSevenSeg[5] ; clock      ; 11.980 ; 11.980 ; Rise       ; clock           ;
;  tenSevenSeg[6] ; clock      ; 11.939 ; 11.939 ; Rise       ; clock           ;
+-----------------+------------+--------+--------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -1.460 ; -19.512       ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 1.840 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -2.000 ; -133.222              ;
+-------+--------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.460 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0  ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg1  ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a1~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg2  ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a2~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg3  ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a3~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg4  ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a4~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg5  ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a5~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg6  ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a6~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg7  ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a7~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[7]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[7]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg1 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[7]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg2 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[7]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg3 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[7]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg4 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[7]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg5 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[7]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg6 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[7]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg7 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[7]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[6]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[6]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg1 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[6]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg2 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[6]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg3 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[6]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg4 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[6]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg5 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[6]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg6 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[6]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg7 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[6]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[5]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[5]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg1 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[5]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg2 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[5]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg3 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[5]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg4 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[5]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg5 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[5]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg6 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[5]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg7 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[5]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[4]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[4]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg1 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[4]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg2 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[4]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg3 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[4]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg4 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[4]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg5 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[4]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg6 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[4]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg7 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[4]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[3]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[3]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg1 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[3]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg2 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[3]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg3 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[3]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg4 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[3]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg5 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[3]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg6 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[3]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg7 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[3]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[2]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[2]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg1 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[2]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg2 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[2]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg3 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[2]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg4 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[2]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg5 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[2]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg6 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[2]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg7 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[2]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[1]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[1]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg1 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[1]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg2 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[1]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg3 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[1]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg4 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[1]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg5 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[1]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg6 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[1]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg7 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[1]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[0]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[0]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg1 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[0]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg2 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[0]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg3 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[0]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg4 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[0]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg5 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[0]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg6 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[0]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg7 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[0]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
+--------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[7]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[7]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg1 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[7]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg2 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[7]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg3 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[7]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg4 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[7]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg5 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[7]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg6 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[7]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg7 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[7]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[6]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[6]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg1 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[6]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg2 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[6]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg3 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[6]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg4 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[6]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg5 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[6]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg6 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[6]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg7 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[6]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[5]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[5]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg1 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[5]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg2 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[5]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg3 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[5]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg4 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[5]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg5 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[5]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg6 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[5]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg7 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[5]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[4]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[4]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg1 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[4]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg2 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[4]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg3 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[4]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg4 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[4]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg5 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[4]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg6 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[4]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg7 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[4]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[3]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[3]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg1 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[3]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg2 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[3]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg3 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[3]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg4 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[3]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg5 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[3]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg6 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[3]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg7 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[3]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[2]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[2]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg1 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[2]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg2 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[2]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg3 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[2]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg4 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[2]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg5 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[2]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg6 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[2]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg7 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[2]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[1]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[1]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg1 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[1]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg2 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[1]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg3 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[1]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg4 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[1]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg5 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[1]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg6 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[1]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg7 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[1]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[0]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[0]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg1 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[0]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg2 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[0]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg3 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[0]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg4 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[0]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg5 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[0]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg6 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[0]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg7 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[0]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 2.321 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0  ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg1  ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a1~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg2  ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a2~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg3  ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a3~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg4  ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a4~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg5  ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a5~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg6  ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a6~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg7  ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a7~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
+-------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; RAM1PORT:inst|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; clock ; Rise       ; clock                                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock|combout                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock|combout                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; address[*]  ; clock      ; -0.603 ; -0.603 ; Rise       ; clock           ;
;  address[0] ; clock      ; -0.714 ; -0.714 ; Rise       ; clock           ;
;  address[1] ; clock      ; -0.746 ; -0.746 ; Rise       ; clock           ;
;  address[2] ; clock      ; -0.733 ; -0.733 ; Rise       ; clock           ;
;  address[3] ; clock      ; -0.893 ; -0.893 ; Rise       ; clock           ;
;  address[4] ; clock      ; -0.886 ; -0.886 ; Rise       ; clock           ;
;  address[5] ; clock      ; -0.908 ; -0.908 ; Rise       ; clock           ;
;  address[6] ; clock      ; -0.938 ; -0.938 ; Rise       ; clock           ;
;  address[7] ; clock      ; -0.603 ; -0.603 ; Rise       ; clock           ;
; data[*]     ; clock      ; 1.408  ; 1.408  ; Rise       ; clock           ;
;  data[0]    ; clock      ; -0.569 ; -0.569 ; Rise       ; clock           ;
;  data[1]    ; clock      ; -0.479 ; -0.479 ; Rise       ; clock           ;
;  data[2]    ; clock      ; -0.759 ; -0.759 ; Rise       ; clock           ;
;  data[3]    ; clock      ; -0.878 ; -0.878 ; Rise       ; clock           ;
;  data[4]    ; clock      ; -0.823 ; -0.823 ; Rise       ; clock           ;
;  data[5]    ; clock      ; 1.408  ; 1.408  ; Rise       ; clock           ;
;  data[6]    ; clock      ; 1.380  ; 1.380  ; Rise       ; clock           ;
;  data[7]    ; clock      ; 1.290  ; 1.290  ; Rise       ; clock           ;
; wrEnable    ; clock      ; 1.494  ; 1.494  ; Rise       ; clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; address[*]  ; clock      ; 1.077  ; 1.077  ; Rise       ; clock           ;
;  address[0] ; clock      ; 0.853  ; 0.853  ; Rise       ; clock           ;
;  address[1] ; clock      ; 0.885  ; 0.885  ; Rise       ; clock           ;
;  address[2] ; clock      ; 0.872  ; 0.872  ; Rise       ; clock           ;
;  address[3] ; clock      ; 1.032  ; 1.032  ; Rise       ; clock           ;
;  address[4] ; clock      ; 1.025  ; 1.025  ; Rise       ; clock           ;
;  address[5] ; clock      ; 1.047  ; 1.047  ; Rise       ; clock           ;
;  address[6] ; clock      ; 1.077  ; 1.077  ; Rise       ; clock           ;
;  address[7] ; clock      ; 0.742  ; 0.742  ; Rise       ; clock           ;
; data[*]     ; clock      ; 1.017  ; 1.017  ; Rise       ; clock           ;
;  data[0]    ; clock      ; 0.708  ; 0.708  ; Rise       ; clock           ;
;  data[1]    ; clock      ; 0.618  ; 0.618  ; Rise       ; clock           ;
;  data[2]    ; clock      ; 0.898  ; 0.898  ; Rise       ; clock           ;
;  data[3]    ; clock      ; 1.017  ; 1.017  ; Rise       ; clock           ;
;  data[4]    ; clock      ; 0.962  ; 0.962  ; Rise       ; clock           ;
;  data[5]    ; clock      ; -1.269 ; -1.269 ; Rise       ; clock           ;
;  data[6]    ; clock      ; -1.241 ; -1.241 ; Rise       ; clock           ;
;  data[7]    ; clock      ; -1.151 ; -1.151 ; Rise       ; clock           ;
; wrEnable    ; clock      ; -1.355 ; -1.355 ; Rise       ; clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; hunSevenSeg[*]  ; clock      ; 7.675 ; 7.675 ; Rise       ; clock           ;
;  hunSevenSeg[0] ; clock      ; 7.675 ; 7.675 ; Rise       ; clock           ;
;  hunSevenSeg[2] ; clock      ; 6.333 ; 6.333 ; Rise       ; clock           ;
;  hunSevenSeg[3] ; clock      ; 7.571 ; 7.571 ; Rise       ; clock           ;
;  hunSevenSeg[4] ; clock      ; 7.062 ; 7.062 ; Rise       ; clock           ;
;  hunSevenSeg[5] ; clock      ; 6.230 ; 6.230 ; Rise       ; clock           ;
;  hunSevenSeg[6] ; clock      ; 6.117 ; 6.117 ; Rise       ; clock           ;
; oneSevenSeg[*]  ; clock      ; 6.769 ; 6.769 ; Rise       ; clock           ;
;  oneSevenSeg[0] ; clock      ; 6.769 ; 6.769 ; Rise       ; clock           ;
;  oneSevenSeg[1] ; clock      ; 6.742 ; 6.742 ; Rise       ; clock           ;
;  oneSevenSeg[2] ; clock      ; 6.735 ; 6.735 ; Rise       ; clock           ;
;  oneSevenSeg[3] ; clock      ; 6.645 ; 6.645 ; Rise       ; clock           ;
;  oneSevenSeg[4] ; clock      ; 6.641 ; 6.641 ; Rise       ; clock           ;
;  oneSevenSeg[5] ; clock      ; 6.637 ; 6.637 ; Rise       ; clock           ;
;  oneSevenSeg[6] ; clock      ; 6.636 ; 6.636 ; Rise       ; clock           ;
; tenSevenSeg[*]  ; clock      ; 7.790 ; 7.790 ; Rise       ; clock           ;
;  tenSevenSeg[0] ; clock      ; 7.790 ; 7.790 ; Rise       ; clock           ;
;  tenSevenSeg[1] ; clock      ; 7.790 ; 7.790 ; Rise       ; clock           ;
;  tenSevenSeg[2] ; clock      ; 7.562 ; 7.562 ; Rise       ; clock           ;
;  tenSevenSeg[3] ; clock      ; 7.533 ; 7.533 ; Rise       ; clock           ;
;  tenSevenSeg[4] ; clock      ; 7.576 ; 7.576 ; Rise       ; clock           ;
;  tenSevenSeg[5] ; clock      ; 7.661 ; 7.661 ; Rise       ; clock           ;
;  tenSevenSeg[6] ; clock      ; 7.654 ; 7.654 ; Rise       ; clock           ;
+-----------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; hunSevenSeg[*]  ; clock      ; 5.857 ; 5.857 ; Rise       ; clock           ;
;  hunSevenSeg[0] ; clock      ; 6.447 ; 6.447 ; Rise       ; clock           ;
;  hunSevenSeg[2] ; clock      ; 6.050 ; 6.050 ; Rise       ; clock           ;
;  hunSevenSeg[3] ; clock      ; 6.343 ; 6.343 ; Rise       ; clock           ;
;  hunSevenSeg[4] ; clock      ; 5.937 ; 5.937 ; Rise       ; clock           ;
;  hunSevenSeg[5] ; clock      ; 5.942 ; 5.942 ; Rise       ; clock           ;
;  hunSevenSeg[6] ; clock      ; 5.857 ; 5.857 ; Rise       ; clock           ;
; oneSevenSeg[*]  ; clock      ; 5.106 ; 5.106 ; Rise       ; clock           ;
;  oneSevenSeg[0] ; clock      ; 5.237 ; 5.237 ; Rise       ; clock           ;
;  oneSevenSeg[1] ; clock      ; 5.212 ; 5.212 ; Rise       ; clock           ;
;  oneSevenSeg[2] ; clock      ; 5.213 ; 5.213 ; Rise       ; clock           ;
;  oneSevenSeg[3] ; clock      ; 5.115 ; 5.115 ; Rise       ; clock           ;
;  oneSevenSeg[4] ; clock      ; 5.117 ; 5.117 ; Rise       ; clock           ;
;  oneSevenSeg[5] ; clock      ; 5.107 ; 5.107 ; Rise       ; clock           ;
;  oneSevenSeg[6] ; clock      ; 5.106 ; 5.106 ; Rise       ; clock           ;
; tenSevenSeg[*]  ; clock      ; 5.977 ; 5.977 ; Rise       ; clock           ;
;  tenSevenSeg[0] ; clock      ; 6.226 ; 6.226 ; Rise       ; clock           ;
;  tenSevenSeg[1] ; clock      ; 6.225 ; 6.225 ; Rise       ; clock           ;
;  tenSevenSeg[2] ; clock      ; 5.994 ; 5.994 ; Rise       ; clock           ;
;  tenSevenSeg[3] ; clock      ; 5.977 ; 5.977 ; Rise       ; clock           ;
;  tenSevenSeg[4] ; clock      ; 6.021 ; 6.021 ; Rise       ; clock           ;
;  tenSevenSeg[5] ; clock      ; 6.112 ; 6.112 ; Rise       ; clock           ;
;  tenSevenSeg[6] ; clock      ; 6.107 ; 6.107 ; Rise       ; clock           ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.164  ; 1.840 ; N/A      ; N/A     ; -2.000              ;
;  clock           ; -2.164  ; 1.840 ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS  ; -32.624 ; 0.0   ; 0.0      ; 0.0     ; -133.222            ;
;  clock           ; -32.624 ; 0.000 ; N/A      ; N/A     ; -133.222            ;
+------------------+---------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; address[*]  ; clock      ; -0.603 ; -0.603 ; Rise       ; clock           ;
;  address[0] ; clock      ; -0.714 ; -0.714 ; Rise       ; clock           ;
;  address[1] ; clock      ; -0.746 ; -0.746 ; Rise       ; clock           ;
;  address[2] ; clock      ; -0.733 ; -0.733 ; Rise       ; clock           ;
;  address[3] ; clock      ; -0.893 ; -0.893 ; Rise       ; clock           ;
;  address[4] ; clock      ; -0.886 ; -0.886 ; Rise       ; clock           ;
;  address[5] ; clock      ; -0.908 ; -0.908 ; Rise       ; clock           ;
;  address[6] ; clock      ; -0.938 ; -0.938 ; Rise       ; clock           ;
;  address[7] ; clock      ; -0.603 ; -0.603 ; Rise       ; clock           ;
; data[*]     ; clock      ; 2.237  ; 2.237  ; Rise       ; clock           ;
;  data[0]    ; clock      ; -0.569 ; -0.569 ; Rise       ; clock           ;
;  data[1]    ; clock      ; -0.479 ; -0.479 ; Rise       ; clock           ;
;  data[2]    ; clock      ; -0.759 ; -0.759 ; Rise       ; clock           ;
;  data[3]    ; clock      ; -0.878 ; -0.878 ; Rise       ; clock           ;
;  data[4]    ; clock      ; -0.823 ; -0.823 ; Rise       ; clock           ;
;  data[5]    ; clock      ; 2.237  ; 2.237  ; Rise       ; clock           ;
;  data[6]    ; clock      ; 2.175  ; 2.175  ; Rise       ; clock           ;
;  data[7]    ; clock      ; 1.965  ; 1.965  ; Rise       ; clock           ;
; wrEnable    ; clock      ; 2.386  ; 2.386  ; Rise       ; clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; address[*]  ; clock      ; 1.789  ; 1.789  ; Rise       ; clock           ;
;  address[0] ; clock      ; 1.431  ; 1.431  ; Rise       ; clock           ;
;  address[1] ; clock      ; 1.477  ; 1.477  ; Rise       ; clock           ;
;  address[2] ; clock      ; 1.462  ; 1.462  ; Rise       ; clock           ;
;  address[3] ; clock      ; 1.778  ; 1.778  ; Rise       ; clock           ;
;  address[4] ; clock      ; 1.760  ; 1.760  ; Rise       ; clock           ;
;  address[5] ; clock      ; 1.769  ; 1.769  ; Rise       ; clock           ;
;  address[6] ; clock      ; 1.789  ; 1.789  ; Rise       ; clock           ;
;  address[7] ; clock      ; 1.327  ; 1.327  ; Rise       ; clock           ;
; data[*]     ; clock      ; 1.686  ; 1.686  ; Rise       ; clock           ;
;  data[0]    ; clock      ; 1.293  ; 1.293  ; Rise       ; clock           ;
;  data[1]    ; clock      ; 1.156  ; 1.156  ; Rise       ; clock           ;
;  data[2]    ; clock      ; 1.491  ; 1.491  ; Rise       ; clock           ;
;  data[3]    ; clock      ; 1.686  ; 1.686  ; Rise       ; clock           ;
;  data[4]    ; clock      ; 1.614  ; 1.614  ; Rise       ; clock           ;
;  data[5]    ; clock      ; -1.269 ; -1.269 ; Rise       ; clock           ;
;  data[6]    ; clock      ; -1.241 ; -1.241 ; Rise       ; clock           ;
;  data[7]    ; clock      ; -1.151 ; -1.151 ; Rise       ; clock           ;
; wrEnable    ; clock      ; -1.355 ; -1.355 ; Rise       ; clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Clock to Output Times                                                         ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; hunSevenSeg[*]  ; clock      ; 15.659 ; 15.659 ; Rise       ; clock           ;
;  hunSevenSeg[0] ; clock      ; 15.659 ; 15.659 ; Rise       ; clock           ;
;  hunSevenSeg[2] ; clock      ; 12.515 ; 12.515 ; Rise       ; clock           ;
;  hunSevenSeg[3] ; clock      ; 15.400 ; 15.400 ; Rise       ; clock           ;
;  hunSevenSeg[4] ; clock      ; 14.190 ; 14.190 ; Rise       ; clock           ;
;  hunSevenSeg[5] ; clock      ; 12.216 ; 12.216 ; Rise       ; clock           ;
;  hunSevenSeg[6] ; clock      ; 11.965 ; 11.965 ; Rise       ; clock           ;
; oneSevenSeg[*]  ; clock      ; 13.489 ; 13.489 ; Rise       ; clock           ;
;  oneSevenSeg[0] ; clock      ; 13.489 ; 13.489 ; Rise       ; clock           ;
;  oneSevenSeg[1] ; clock      ; 13.464 ; 13.464 ; Rise       ; clock           ;
;  oneSevenSeg[2] ; clock      ; 13.455 ; 13.455 ; Rise       ; clock           ;
;  oneSevenSeg[3] ; clock      ; 13.234 ; 13.234 ; Rise       ; clock           ;
;  oneSevenSeg[4] ; clock      ; 13.233 ; 13.233 ; Rise       ; clock           ;
;  oneSevenSeg[5] ; clock      ; 13.225 ; 13.225 ; Rise       ; clock           ;
;  oneSevenSeg[6] ; clock      ; 13.215 ; 13.215 ; Rise       ; clock           ;
; tenSevenSeg[*]  ; clock      ; 15.871 ; 15.871 ; Rise       ; clock           ;
;  tenSevenSeg[0] ; clock      ; 15.871 ; 15.871 ; Rise       ; clock           ;
;  tenSevenSeg[1] ; clock      ; 15.871 ; 15.871 ; Rise       ; clock           ;
;  tenSevenSeg[2] ; clock      ; 15.470 ; 15.470 ; Rise       ; clock           ;
;  tenSevenSeg[3] ; clock      ; 15.426 ; 15.426 ; Rise       ; clock           ;
;  tenSevenSeg[4] ; clock      ; 15.488 ; 15.488 ; Rise       ; clock           ;
;  tenSevenSeg[5] ; clock      ; 15.705 ; 15.705 ; Rise       ; clock           ;
;  tenSevenSeg[6] ; clock      ; 15.630 ; 15.630 ; Rise       ; clock           ;
+-----------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; hunSevenSeg[*]  ; clock      ; 5.857 ; 5.857 ; Rise       ; clock           ;
;  hunSevenSeg[0] ; clock      ; 6.447 ; 6.447 ; Rise       ; clock           ;
;  hunSevenSeg[2] ; clock      ; 6.050 ; 6.050 ; Rise       ; clock           ;
;  hunSevenSeg[3] ; clock      ; 6.343 ; 6.343 ; Rise       ; clock           ;
;  hunSevenSeg[4] ; clock      ; 5.937 ; 5.937 ; Rise       ; clock           ;
;  hunSevenSeg[5] ; clock      ; 5.942 ; 5.942 ; Rise       ; clock           ;
;  hunSevenSeg[6] ; clock      ; 5.857 ; 5.857 ; Rise       ; clock           ;
; oneSevenSeg[*]  ; clock      ; 5.106 ; 5.106 ; Rise       ; clock           ;
;  oneSevenSeg[0] ; clock      ; 5.237 ; 5.237 ; Rise       ; clock           ;
;  oneSevenSeg[1] ; clock      ; 5.212 ; 5.212 ; Rise       ; clock           ;
;  oneSevenSeg[2] ; clock      ; 5.213 ; 5.213 ; Rise       ; clock           ;
;  oneSevenSeg[3] ; clock      ; 5.115 ; 5.115 ; Rise       ; clock           ;
;  oneSevenSeg[4] ; clock      ; 5.117 ; 5.117 ; Rise       ; clock           ;
;  oneSevenSeg[5] ; clock      ; 5.107 ; 5.107 ; Rise       ; clock           ;
;  oneSevenSeg[6] ; clock      ; 5.106 ; 5.106 ; Rise       ; clock           ;
; tenSevenSeg[*]  ; clock      ; 5.977 ; 5.977 ; Rise       ; clock           ;
;  tenSevenSeg[0] ; clock      ; 6.226 ; 6.226 ; Rise       ; clock           ;
;  tenSevenSeg[1] ; clock      ; 6.225 ; 6.225 ; Rise       ; clock           ;
;  tenSevenSeg[2] ; clock      ; 5.994 ; 5.994 ; Rise       ; clock           ;
;  tenSevenSeg[3] ; clock      ; 5.977 ; 5.977 ; Rise       ; clock           ;
;  tenSevenSeg[4] ; clock      ; 6.021 ; 6.021 ; Rise       ; clock           ;
;  tenSevenSeg[5] ; clock      ; 6.112 ; 6.112 ; Rise       ; clock           ;
;  tenSevenSeg[6] ; clock      ; 6.107 ; 6.107 ; Rise       ; clock           ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 80       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 80       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 17    ; 17   ;
; Unconstrained Input Port Paths  ; 17    ; 17   ;
; Unconstrained Output Ports      ; 20    ; 20   ;
; Unconstrained Output Port Paths ; 139   ; 139  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Nov 15 15:33:54 2017
Info: Command: quartus_sta SRAM -c SRAM
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'SRAM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.164
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.164       -32.624 clock 
Info (332146): Worst-case hold slack is 2.645
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.645         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -133.222 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.460
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.460       -19.512 clock 
Info (332146): Worst-case hold slack is 1.840
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.840         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -133.222 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 432 megabytes
    Info: Processing ended: Wed Nov 15 15:33:57 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


