cocci_test_suite() {
	struct msm_ringbuffer *cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_preempt.c 96 */;
	unsigned long cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_preempt.c 95 */;
	struct timer_list *cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_preempt.c 76 */;
	bool cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_preempt.c 62 */;
	int cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_preempt.c 261 */;
	struct a5xx_gpu *cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_preempt.c 260 */;
	enum preempt_state cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_preempt.c 26 */;
	struct adreno_gpu *cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_preempt.c 259 */;
	struct msm_gpu *cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_preempt.c 257 */;
	void cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_preempt.c 257 */;
	u64 cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_preempt.c 230 */;
	struct drm_gem_object *cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_preempt.c 229 */;
	struct a5xx_preempt_record *cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_preempt.c 228 */;
	struct msm_drm_private *cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_preempt.c 165 */;
	struct drm_device *cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_preempt.c 164 */;
	uint32_t cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_preempt.c 161 */;
}
