{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "0437e4bf",
   "metadata": {},
   "source": [
    "## Understanding AXI Channels"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "47bca1f5",
   "metadata": {},
   "source": [
    "1. Write Address: Use to send address where user wish to write data.\n",
    "2. Write Data: Use to send data to be written to address specified by address channel.\n",
    "3. Write Response: The response to the current transaction is conveyed to Master by this channel\n",
    "    - Successful Transaction: OKAY / 2'b00\n",
    "    - Specified burst size greater than supported busrt size: SLV ERR / 2'b10\n",
    "    - Out of range address: no such Slave Address / 2'b11\n",
    "4. Address Channel: Use to send address where user wish to read data\n",
    "5. Data + Response Channel: Use to receive data as well as response of the read transaction"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "43de1107",
   "metadata": {},
   "source": [
    "## Write Address Channel"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "12a82606",
   "metadata": {
    "vscode": {
     "languageId": "verilog"
    }
   },
   "outputs": [],
   "source": [
    "input awvalid  // master is sending new address\n",
    "output reg awready // slave is ready accept request\n",
    "input [3:0] awid // unique id for each transaction (for entire transfer)\n",
    "input [3:0] awlen // burst length AXI3: 1-16, AXI4: 1-256\n",
    "input [2:0] awsize // unique transaction size: 1,2,4,8,16 ..128 bytes (max valid byte size per transfer)\n",
    "input [31:0] awaddr //  write address of transaction\n",
    "input [1:0] awburst // burst type: fixed, INCR, WRAP\n",
    "/////////// burst length = awlen + 1;"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "29e932b3",
   "metadata": {},
   "source": [
    "## Write Data Channel"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "3ab9c4a6",
   "metadata": {
    "vscode": {
     "languageId": "verilog"
    }
   },
   "outputs": [],
   "source": [
    "input wvalid // master is sending new data\n",
    "output reg wready // slave is ready accept new data\n",
    "input[3:0] wid; // unique id for transaction\n",
    "input [31:0] wdata // data\n",
    "input [3:0] wstrb // lane having valid data (indicates which lane has valid data)\n",
    "input wlast // last trnasfer in write burst (indicates completion of transfer)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "de426369",
   "metadata": {},
   "source": [
    "## Write Response Channel"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "20e38cab",
   "metadata": {
    "vscode": {
     "languageId": "verilog"
    }
   },
   "outputs": [],
   "source": [
    "input bready // used to convey to a slave that the master is ready to receive a response. ( make bready high once we complete our transfer)\n",
    "output reg bvalid // as soon as the slave is ready with the response, it will make bvalid high.\n",
    "output reg [3:0] bid \n",
    "output reg [1:0] bresp // once we receive bvalid high, we'll collect the value that we have on the bresp bus (in our case 00, 10, 11)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a1af6448",
   "metadata": {},
   "source": [
    "# Design Code"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1818b0d3",
   "metadata": {},
   "source": [
    "## Channel Declarations"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "26473777",
   "metadata": {
    "vscode": {
     "languageId": "verilog"
    }
   },
   "outputs": [],
   "source": [
    "module axi_slave(\n",
    "  ////////////////global control signals\n",
    "  input clk,\n",
    "  input resetn,\n",
    "  \n",
    "  ///////////////////write address channel\n",
    "  \n",
    "  input  awvalid,  /// master is sending new address  \n",
    "  output reg awready,  /// slave is ready to accept request\n",
    "  input [3:0] awid, ////// unique ID for each transaction\n",
    "  input [3:0] awlen, ////// burst length AXI3 : 1 to 16, AXI4 : 1 to 256\n",
    "  input [2:0] awsize, ////unique transaction size : 1,2,4,8,16 ...128 bytes\n",
    "  input [31:0] awaddr, ////write adress of transaction\n",
    "  input [1:0] awburst, ////burst type : fixed , INCR , WRAP\n",
    "  \n",
    "  /////////////////////write data channel\n",
    "  \n",
    "  input wvalid, //// master is sending new data\n",
    "  output reg wready, //// slave is ready to accept new data \n",
    "  input [3:0] wid, /// unique id for transaction\n",
    "  input [31:0] wdata, //// data \n",
    "  input [3:0] wstrb, //// lane having valid data\n",
    "  input wlast, //// last transfer in write burst\n",
    " \n",
    "  ///////////////write response channel\n",
    "  \n",
    "  input bready, ///master is ready to accept response\n",
    "  output reg bvalid, //// slave has valid response\n",
    "  output reg [3:0] bid, ////unique id for transaction\n",
    "  output reg [1:0] bresp, /// status of write transaction \n",
    "  \n",
    "  ////////////// read address channel\n",
    "  \n",
    "   output reg\tarready,  //read address ready signal from slave\n",
    "   input [3:0]\tarid,      //read address id\n",
    "   input [31:0]\taraddr,\t\t//read address signal\n",
    "   input [3:0]\tarlen,      //length of the burst\n",
    "   input [2:0]\tarsize,\t\t//number of bytes in a transfer\n",
    "   input [1:0]\tarburst,\t//burst type - fixed, incremental, wrapping\n",
    "   input\tarvalid,\t//address read valid signal\n",
    "\t\n",
    " ///////////////////read data channel\n",
    "   \toutput reg [3:0] rid,\t\t//read data id\n",
    "\toutput reg [31:0]rdata,     //read data from slave\n",
    " \toutput reg [1:0] rresp,\t\t//read response signal\n",
    "\toutput reg rlast,\t\t//read data last signal\n",
    "\toutput reg rvalid,\t\t//read data valid signal\n",
    "\tinput rready\n",
    "  \n",
    ");"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ae8df867",
   "metadata": {},
   "source": [
    "## FSMs for Write Channel"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "83c8497a",
   "metadata": {},
   "source": [
    "###  Fsm for write address channel (AW)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "c6946d52",
   "metadata": {
    "vscode": {
     "languageId": "verilog"
    }
   },
   "outputs": [],
   "source": [
    "/////////////fsm for write address channel\n",
    "  always_comb\n",
    "    begin\n",
    "      case(awstate) // awstate is the state variable holding the current state value of the write address channel.\n",
    "      awidle:\n",
    "      begin\n",
    "         awready  = 1'b0;\n",
    "         awnext_state = awstart;  \n",
    "      end\n",
    "      \n",
    "      awstart: \n",
    "      begin\n",
    "        if(awvalid) // sensing awvalid, if it's high, in the next clk, we make awready high\n",
    "          begin\n",
    "          awnext_state = awreadys;\n",
    "          awaddrt      = awaddr;  ////storing the incoming address for later use\n",
    "          end\n",
    "        else\n",
    "          awnext_state = awstart;\n",
    "      end\n",
    "      \n",
    "      awreadys: \n",
    "      begin\n",
    "        \n",
    "        awready  = 1'b1;\n",
    "        // why are we moving to awidle only when wstate == wreadys? Because we need time for memory update, until then we stay at the awreadys state.\n",
    "        // How do we know whether our system has completed writing to memory? we need to wait until wready becomes high which is the state in write data channel.\n",
    "        if(wstate == wreadys) // wstate is the state variable holding the current state of the write data channel // wready is the state where we are making wready high.\n",
    "        awnext_state  = awidle;\n",
    "        else\n",
    "        awnext_state =  awreadys;\n",
    "      end  \n",
    "     endcase\n",
    "    end"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "af6fa574",
   "metadata": {},
   "source": [
    "### Fsm for write data channel (W)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "ab28c11f",
   "metadata": {
    "vscode": {
     "languageId": "verilog"
    }
   },
   "outputs": [],
   "source": [
    "////////////////////fsm for write data channel\n",
    "\n",
    "  \n",
    "  reg [31:0] retaddr;\n",
    "  reg [31:0] nextaddr;\n",
    "  reg first; /// check operation executed first time\n",
    "  reg [7:0] boundary;  ////storing boundary\n",
    "  reg [3:0] wlen_count;\n",
    "  \n",
    "  typedef enum bit [2:0] {widle = 0, wstart = 1, wreadys = 2, wvalids = 3, waddr_dec = 4} wstate_type;\n",
    "  wstate_type wstate, wnext_state;\n",
    "  \n",
    "  always_comb\n",
    "    begin\n",
    "      case(wstate)\n",
    "      \n",
    "      widle: begin\n",
    "        wready = 1'b0;\n",
    "        wnext_state = wstart; \n",
    "        first = 1'b0; \n",
    "        wlen_count = 0;\n",
    "      end\n",
    "      \n",
    "      wstart: begin\n",
    "        if(wvalid)\n",
    "          begin\n",
    "            wnext_state = waddr_dec;\n",
    "            wdatat      = wdata;\n",
    "          end\n",
    "        else\n",
    "          begin\n",
    "            wnext_state = wstart;\n",
    "          end \n",
    "      end\n",
    "      \n",
    "      waddr_dec: begin\n",
    "             wnext_state = wreadys;\n",
    "             \n",
    "    \n",
    "             if(first == 0) begin\n",
    "               nextaddr  = awaddr;\n",
    "               first = 1'b1;\n",
    "               wlen_count = 0;\n",
    "               end\n",
    "              else if (wlen_count < (awlen + 1 ))\n",
    "               begin\n",
    "               nextaddr = retaddr;      \n",
    "               end   \n",
    "              else\n",
    "                begin\n",
    "               nextaddr  = awaddr;\n",
    "                end\n",
    "      end\n",
    "      \n",
    "      \n",
    "      \n",
    "      wreadys: begin\n",
    "         \n",
    "          if(wlast == 1'b1) begin\n",
    "           wnext_state = widle;\n",
    "           wready = 1'b0;\n",
    "           wlen_count = 0;\n",
    "           first = 0; \n",
    "           end\n",
    "          else if(wlen_count < (awlen + 1)) \n",
    "          begin\n",
    "           wnext_state = wvalids;\n",
    "           wready      = 1'b1;\n",
    "          end\n",
    "          else\n",
    "           wnext_state = wreadys;  \n",
    "          \n",
    "          \n",
    "        case(awburst)\n",
    "          2'b00:  ////Fixed Mode\n",
    "          begin       \n",
    "          retaddr = data_wr_fixed(wstrb, awaddr);  ///fixed\n",
    "          end\n",
    "          \n",
    "          2'b01:  ////Incr mode\n",
    "          begin           \n",
    "          retaddr =  data_wr_incr(wstrb,nextaddr); \n",
    "          end\n",
    "                                                      \n",
    "          2'b10:  //// wrapping\n",
    "          begin\n",
    "               boundary = wrap_boundary(awlen, awsize);   /////calculate wrapping boundary\n",
    "               retaddr = data_wr_wrap(wstrb, nextaddr, boundary); ///////generate next addr\n",
    "            end     \n",
    "        endcase    \n",
    "      end\n",
    "          \n",
    "          \n",
    "       wvalids: begin    \n",
    "       wready      = 1'b0;\n",
    "       wnext_state = wstart;\n",
    "       \n",
    "       if(wlen_count < (awlen + 1))\n",
    "       wlen_count = wlen_count + 1;\n",
    "       else\n",
    "       wlen_count = wlen_count;\n",
    "         \n",
    "      end\n",
    "      endcase    \n",
    " end"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ec42aed2",
   "metadata": {},
   "source": [
    "## Code to calculate the next address in an increment mode: data_wr_incr"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "f8eb13a2",
   "metadata": {
    "vscode": {
     "languageId": "verilog"
    }
   },
   "outputs": [],
   "source": [
    "  reg [31:0] wdatat;\n",
    "  reg [7:0] mem[128] = '{default:12};\n",
    "\n",
    "\n",
    "///////////////////////////function to compute next address during INCR burst type \n",
    "\n",
    "// It gives us an address of the next transaction and updates memory depending on the value of a wstrb\n",
    "  \n",
    "     function bit[31:0] data_wr_incr (input [3:0] wstrb, input [31:0] awaddrt); // awaddrt: current address pointer\n",
    "      \n",
    "   bit [31:0] addr;  // next address\n",
    "   \n",
    "    unique case (wstrb)\n",
    "      4'b0001: begin  // store a single byte of memory\n",
    "        mem[awaddrt] = wdatat[7:0];\n",
    "        addr = awaddrt + 1;  // next addr = curr addr + # of bytes stored\n",
    "      end\n",
    "      \n",
    "      4'b0010: begin \n",
    "        mem[awaddrt] = wdatat[15:8];\n",
    "        addr = awaddrt + 1;\n",
    "      end\n",
    "      \n",
    "      4'b0011: begin    // store two bytes of memory\n",
    "        mem[awaddrt] = wdatat[7:0];\n",
    "        mem[awaddrt + 1] = wdatat[15:8];\n",
    "        addr = awaddrt + 2;\n",
    "      end\n",
    "      \n",
    "       4'b0100: begin \n",
    "         mem[awaddrt] = wdatat[23:16];\n",
    "         addr = awaddrt + 1;\n",
    "      end\n",
    "      \n",
    "       4'b0101: begin   // non-contiguous: show up in cache line fills, sparse stores, or unaligned writes\n",
    "        mem[awaddrt] = wdatat[7:0];\n",
    "         mem[awaddrt + 1] = wdatat[23:16];\n",
    "         addr = awaddrt + 2;\n",
    "      end\n",
    "      \n",
    "      \n",
    "       4'b0110: begin \n",
    "         mem[awaddrt] = wdatat[15:8];\n",
    "         mem[awaddrt + 1] = wdatat[23:16];\n",
    "         addr = awaddrt + 2;\n",
    "      end\n",
    "      \n",
    "       4'b0111: begin \n",
    "         mem[awaddrt] = wdatat[7:0];\n",
    "         mem[awaddrt + 1] = wdatat[15:8];\n",
    "         mem[awaddrt + 2] = wdatat[23:16];\n",
    "         addr = awaddrt + 3;\n",
    "      end\n",
    "      \n",
    "       4'b1000: begin \n",
    "         mem[awaddrt] = wdatat[31:24];\n",
    "         addr = awaddrt + 1;\n",
    "      end\n",
    "      \n",
    "       4'b1001: begin \n",
    "         mem[awaddrt] = wdatat[7:0];\n",
    "         mem[awaddrt + 1] = wdatat[31:24];\n",
    "         addr = awaddrt + 2;\n",
    "      end\n",
    "      \n",
    "      \n",
    "       4'b1010: begin \n",
    "         mem[awaddrt] = wdatat[15:8];\n",
    "         mem[awaddrt + 1] = wdatat[31:24];\n",
    "         addr = awaddrt + 2;\n",
    "      end\n",
    "      \n",
    "      \n",
    "       4'b1011: begin \n",
    "         mem[awaddrt] = wdatat[7:0];\n",
    "         mem[awaddrt + 1] = wdatat[15:8];\n",
    "         mem[awaddrt + 2] = wdatat[31:24];\n",
    "         addr = awaddrt + 3;\n",
    "      end\n",
    "      \n",
    "      4'b1100: begin \n",
    "         mem[awaddrt] = wdatat[23:16];\n",
    "         mem[awaddrt + 1] = wdatat[31:24];\n",
    "         addr = awaddrt + 2;\n",
    "      end\n",
    " \n",
    "      4'b1101: begin \n",
    "        mem[awaddrt] = wdatat[7:0];\n",
    "        mem[awaddrt + 1] = wdatat[23:16];\n",
    "        mem[awaddrt + 2] = wdatat[31:24];\n",
    "        addr = awaddrt + 3;\n",
    "      end\n",
    " \n",
    "      4'b1110: begin \n",
    "        mem[awaddrt] = wdatat[15:8];\n",
    "        mem[awaddrt + 1] = wdatat[23:16];\n",
    "        mem[awaddrt + 2] = wdatat[31:24];\n",
    "        addr = awaddrt + 3;\n",
    "      end\n",
    "      \n",
    "      4'b1111: begin\n",
    "        mem[awaddrt] = wdatat[7:0];\n",
    "        mem[awaddrt + 1] = wdatat[15:8];\n",
    "        mem[awaddrt + 2] = wdatat[23:16];\n",
    "        mem[awaddrt + 3] = wdatat[31:24]; \n",
    "        addr = awaddrt + 4;      \n",
    "      end\n",
    "     endcase\n",
    "    return addr;\n",
    "  endfunction"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "85b0a65a",
   "metadata": {},
   "source": [
    "## Burst Type: Fixed mode"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "4310727e",
   "metadata": {
    "vscode": {
     "languageId": "verilog"
    }
   },
   "outputs": [],
   "source": [
    "///////////////////////////function to compute next address during FIXED burst type \n",
    "    function bit[31:0] data_wr_fixed (input [3:0] wstrb, input [31:0] awaddrt);\n",
    "    unique case (wstrb)\n",
    "      4'b0001: begin \n",
    "        mem[awaddrt] = wdatat[7:0];\n",
    "      end\n",
    "      \n",
    "      4'b0010: begin \n",
    "        mem[awaddrt] = wdatat[15:8];\n",
    "      end\n",
    "      \n",
    "      4'b0011: begin \n",
    "        mem[awaddrt] = wdatat[7:0];\n",
    "        mem[awaddrt + 1] = wdatat[15:8];\n",
    "      end\n",
    "      \n",
    "       4'b0100: begin \n",
    "         mem[awaddrt] = wdatat[23:16];\n",
    "      end\n",
    "      \n",
    "       4'b0101: begin \n",
    "        mem[awaddrt] = wdatat[7:0];\n",
    "         mem[awaddrt + 1] = wdatat[23:16];\n",
    "      end\n",
    "      \n",
    "      \n",
    "       4'b0110: begin \n",
    "        mem[awaddrt] = wdatat[15:8];\n",
    "         mem[awaddrt + 1] = wdatat[23:16];\n",
    "      end\n",
    "      \n",
    "       4'b0111: begin \n",
    "         mem[awaddrt] = wdatat[7:0];\n",
    "         mem[awaddrt + 1] = wdatat[15:8];\n",
    "         mem[awaddrt + 2] = wdatat[23:16];\n",
    "      end\n",
    "      \n",
    "       4'b1000: begin \n",
    "         mem[awaddrt] = wdatat[31:24];\n",
    "      end\n",
    "      \n",
    "       4'b1001: begin \n",
    "         mem[awaddrt] = wdatat[7:0];\n",
    "         mem[awaddrt + 1] = wdatat[31:24];\n",
    "      end\n",
    "      \n",
    "      \n",
    "       4'b1010: begin \n",
    "         mem[awaddrt] = wdatat[15:8];\n",
    "         mem[awaddrt + 1] = wdatat[31:24];\n",
    "      end\n",
    "      \n",
    "      \n",
    "       4'b1011: begin \n",
    "         mem[awaddrt] = wdatat[7:0];\n",
    "         mem[awaddrt + 1] = wdatat[15:8];\n",
    "         mem[awaddrt + 2] = wdatat[31:24];\n",
    "      end\n",
    "      \n",
    "      4'b1100: begin \n",
    "         mem[awaddrt] = wdatat[23:16];\n",
    "         mem[awaddrt + 1] = wdatat[31:24];\n",
    "      end\n",
    " \n",
    "      4'b1101: begin \n",
    "        mem[awaddrt] = wdatat[7:0];\n",
    "        mem[awaddrt + 1] = wdatat[23:16];\n",
    "        mem[awaddrt + 2] = wdatat[31:24];\n",
    "      end\n",
    " \n",
    "      4'b1110: begin \n",
    "        mem[awaddrt] = wdatat[15:8];\n",
    "        mem[awaddrt + 1] = wdatat[23:16];\n",
    "        mem[awaddrt + 2] = wdatat[31:24];\n",
    "      end\n",
    "      \n",
    "      4'b1111: begin\n",
    "        mem[awaddrt] = wdatat[7:0];\n",
    "        mem[awaddrt + 1] = wdatat[15:8];\n",
    "        mem[awaddrt + 2] = wdatat[23:16];\n",
    "        mem[awaddrt + 3] = wdatat[31:24];       \n",
    "      end\n",
    "     endcase\n",
    "    return awaddrt;\n",
    "  endfunction"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "63686407",
   "metadata": {},
   "source": [
    "## Burst Type: Wrap Mode"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "21c9aa33",
   "metadata": {},
   "source": [
    "### Function to compute the wraping boundary"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "3c9cd243",
   "metadata": {
    "vscode": {
     "languageId": "verilog"
    }
   },
   "outputs": [],
   "source": [
    "///////////////////////Function to compute Wrapping boundary\n",
    "  \n",
    "  \n",
    "     function bit [7:0] wrap_boundary (input bit [3:0] awlen,input bit[2:0] awsize);\n",
    "       bit [7:0] boundary;\n",
    "      \n",
    "     unique case(awlen)\n",
    "       4'b0001: //1\n",
    "       begin\n",
    "               unique case(awsize)\n",
    "                       3'b000: begin\n",
    "                       boundary = 2 * 1;  // boundary = (awlen + 1) * (size) // size = awsize ^ 2 \n",
    "                      end\n",
    "                       3'b001: begin\n",
    "                       boundary = 2 * 2;\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n",
    "                       end\t\n",
    "                       3'b010: begin\n",
    "                       boundary = 2 * 4;\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n",
    "                       end\n",
    "                endcase\n",
    "          end\n",
    "       4'b0011: //3\n",
    "       begin\n",
    "               unique case(awsize)\n",
    "                       3'b000: begin\n",
    "                       boundary = 4 * 1; \n",
    "                      end\n",
    "                       3'b001: begin\n",
    "                       boundary = 4 * 2;\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n",
    "                       end\t\n",
    "                       3'b010: begin\n",
    "                       boundary = 4 * 4;\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n",
    "                       end\n",
    "                endcase\n",
    "          end\n",
    "       \n",
    "    4'b0111: //7\n",
    "       begin\n",
    "               unique case(awsize)\n",
    "                       3'b000: begin\n",
    "                       boundary = 8 * 1; \n",
    "                      end\n",
    "                       3'b001: begin\n",
    "                       boundary = 8 * 2;\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n",
    "                       end\t\n",
    "                       3'b010: begin\n",
    "                       boundary = 8 * 4;\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n",
    "                       end\n",
    "                endcase\n",
    "          end\n",
    "  \n",
    "  \n",
    "         4'b1111: // 15\n",
    "       begin\n",
    "               unique case(awsize)\n",
    "                       3'b000: begin\n",
    "                       boundary = 16 * 1; \n",
    "                      end\n",
    "                       3'b001: begin\n",
    "                       boundary = 16 * 2;\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n",
    "                       end\t\n",
    "                       3'b010: begin\n",
    "                       boundary = 16 * 4;\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n",
    "                       end\n",
    "                endcase\n",
    "          end\n",
    "     \n",
    "     endcase\n",
    "     \n",
    "     \n",
    "     return boundary;\n",
    "  endfunction"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "413da46d",
   "metadata": {},
   "source": [
    "### Computing an address"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "5cf81802",
   "metadata": {
    "vscode": {
     "languageId": "verilog"
    }
   },
   "outputs": [],
   "source": [
    "function bit[31:0] data_wr_wrap (input [3:0] wstrb, input [31:0] awaddrt, input [7:0] wboundary);\n",
    "      \n",
    "      bit [31:0] addr1, addr2, addr3, addr4;\n",
    "      bit [31:0] nextaddr, nextaddr2;\n",
    "   \n",
    "    unique case (wstrb)\n",
    "    \n",
    "    /////////////////////////////////////////////////\n",
    "      4'b0001: begin \n",
    "        mem[awaddrt] = wdatat[7:0];\n",
    "        \n",
    "        if((awaddrt + 1) % wboundary == 0)\n",
    "           addr1 = (awaddrt + 1) - wboundary;\n",
    "        else\n",
    "           addr1 = awaddrt + 1;\n",
    "           \n",
    "      return addr1;      \n",
    "      end\n",
    "      \n",
    "      /////////////////////////////////////////////////\n",
    "      \n",
    "      4'b0010: begin \n",
    "        mem[awaddrt] = wdatat[15:8];\n",
    "        \n",
    "       if((awaddrt + 1) % wboundary == 0)\n",
    "           addr1 = (awaddrt + 1) - wboundary;\n",
    "        else\n",
    "           addr1 = awaddrt + 1;\n",
    "           \n",
    "      return addr1;   \n",
    "      end\n",
    "      \n",
    "      ///////////////////////////////////////////////////\n",
    "      \n",
    "      4'b0011: begin \n",
    "        mem[awaddrt] = wdatat[7:0];\n",
    "        \n",
    "       if((awaddrt + 1) % wboundary == 0)\n",
    "           addr1 = (awaddrt + 1) - wboundary;\n",
    "        else\n",
    "           addr1 = awaddrt + 1;\n",
    "                  \n",
    "       mem[addr1] = wdatat[15:8]; \n",
    "              \n",
    "       if((addr1 + 1) % wboundary == 0)\n",
    "           addr2 = (addr1 + 1) - wboundary;\n",
    "        else\n",
    "           addr2 = addr1 + 1;\n",
    "           \n",
    "        return addr2;   \n",
    "           \n",
    "       end\n",
    "        \n",
    "      ///////////////////////////////////////////////  \n",
    "      \n",
    "       4'b0100: begin \n",
    "         mem[awaddrt] = wdatat[23:16];\n",
    "         \n",
    "        if((awaddrt + 1) % wboundary == 0)\n",
    "           addr1 = (awaddrt + 1) - wboundary;\n",
    "        else\n",
    "           addr1 = awaddrt + 1;\n",
    "           \n",
    "       return addr1;\n",
    "      end\n",
    "      \n",
    "      //////////////////////////////////////////////\n",
    "      \n",
    "       4'b0101: begin \n",
    "        mem[awaddrt] = wdatat[7:0];\n",
    "        \n",
    "          if((awaddrt + 1) % wboundary == 0)\n",
    "           addr1 = (awaddrt + 1) - wboundary;\n",
    "          else\n",
    "           addr1 = awaddrt + 1;\n",
    "        \n",
    "        \n",
    "        mem[addr1] = wdatat[23:16];\n",
    "        \n",
    "        \n",
    "          if((addr1 + 1) % wboundary == 0)\n",
    "           addr2 = (addr1 + 1) - wboundary;\n",
    "        else\n",
    "           addr2 = addr1 + 1;\n",
    "           \n",
    "        return addr2;  \n",
    "            \n",
    "      end\n",
    "      \n",
    "      ///////////////////////////////////////////////////\n",
    "      \n",
    "       4'b0110: begin \n",
    "        mem[awaddrt] = wdatat[15:8];\n",
    "        \n",
    "          if((awaddrt + 1) % wboundary == 0)\n",
    "           addr1 = (awaddrt + 1) - wboundary;\n",
    "          else\n",
    "           addr1 = awaddrt + 1;\n",
    "        \n",
    "         mem[addr1] = wdatat[23:16];\n",
    "         \n",
    "         if((addr1 + 1) % wboundary == 0)\n",
    "           addr2 = (addr1 + 1) - wboundary;\n",
    "        else\n",
    "           addr2 = addr1 + 1;\n",
    "           \n",
    "        return addr2;  \n",
    "        \n",
    "      end\n",
    "    //////////////////////////////////////////////////////////////\n",
    "      \n",
    "       4'b0111: begin \n",
    "         mem[awaddrt] = wdatat[7:0];    \n",
    "          if((awaddrt + 1) % wboundary == 0)\n",
    "           addr1 = (awaddrt + 1) - wboundary;\n",
    "          else\n",
    "           addr1 = awaddrt + 1;\n",
    "          \n",
    "         mem[addr1] = wdatat[15:8];\n",
    "         \n",
    "        if((addr1 + 1) % wboundary == 0)\n",
    "           addr2 = (addr1 + 1) - wboundary;\n",
    "        else\n",
    "           addr2 = addr1 + 1;\n",
    "           \n",
    "         mem[addr2] = wdatat[23:16];\n",
    "         \n",
    "        if((addr2 + 1) % wboundary == 0)\n",
    "           addr3 = (addr2 + 1) - wboundary;\n",
    "        else\n",
    "           addr3 = addr2 + 1;\n",
    "          \n",
    "          return addr3;\n",
    "     end\n",
    "      \n",
    "       4'b1000: begin \n",
    "         mem[awaddrt] = wdatat[31:24];\n",
    "         \n",
    "         if((awaddrt + 1) % wboundary == 0)\n",
    "           addr1 = (awaddrt + 1) - wboundary;\n",
    "          else\n",
    "           addr1 = awaddrt + 1;\n",
    "           \n",
    "           return addr1;\n",
    "      end\n",
    "      \n",
    "       4'b1001: begin \n",
    "         mem[awaddrt] = wdatat[7:0];\n",
    "         \n",
    "         if((awaddrt + 1) % wboundary == 0)\n",
    "           addr1 = (awaddrt + 1) - wboundary;\n",
    "          else\n",
    "           addr1 = awaddrt + 1;\n",
    "           \n",
    "           \n",
    "         mem[addr1] = wdatat[31:24];\n",
    "         \n",
    "         if((addr1 + 1) % wboundary == 0)\n",
    "           addr2 = (addr1 + 1) - wboundary;\n",
    "        else\n",
    "           addr2 = addr1 + 1;\n",
    "         \n",
    "        return addr2;\n",
    "      end\n",
    "      \n",
    "      \n",
    "       4'b1010: begin \n",
    "         mem[awaddrt] = wdatat[15:8];\n",
    "         \n",
    "         if((awaddrt + 1) % wboundary == 0)\n",
    "           addr1 = (awaddrt + 1) - wboundary;\n",
    "          else\n",
    "           addr1 = awaddrt + 1;\n",
    "         \n",
    "         mem[addr1] = wdatat[31:24];\n",
    "         \n",
    "        if((addr1 + 1) % wboundary == 0)\n",
    "           addr2 = (addr1 + 1) - wboundary;\n",
    "        else\n",
    "           addr2 = addr1 + 1;\n",
    "         \n",
    "        return addr2;\n",
    "      end\n",
    "      \n",
    "      \n",
    "       4'b1011: begin \n",
    "         mem[awaddrt] = wdatat[7:0];\n",
    "         \n",
    "          if((awaddrt + 1) % wboundary == 0)\n",
    "           addr1 = (awaddrt + 1) - wboundary;\n",
    "          else\n",
    "           addr1 = awaddrt + 1;\n",
    "         \n",
    "         \n",
    "         mem[addr1] = wdatat[15:8];\n",
    "         \n",
    "         if((addr1 + 1) % wboundary == 0)\n",
    "           addr2 = (addr1 + 1) - wboundary;\n",
    "        else\n",
    "           addr2 = addr1 + 1;\n",
    "           \n",
    "         mem[addr2] = wdatat[31:24];\n",
    "         \n",
    "        if((addr2 + 1) % wboundary == 0)\n",
    "           addr3 = (addr2 + 1) - wboundary;\n",
    "        else\n",
    "           addr3 = addr2 + 1;\n",
    "                     \n",
    "       return addr3;\n",
    "       \n",
    "      end\n",
    "      \n",
    "      4'b1100: begin \n",
    "         mem[awaddrt] = wdatat[23:16];\n",
    "         \n",
    "           if((awaddrt + 1) % wboundary == 0)\n",
    "           addr1 = (awaddrt + 1) - wboundary;\n",
    "          else\n",
    "           addr1 = awaddrt + 1;\n",
    "         \n",
    "         mem[addr1] = wdatat[31:24];\n",
    "         \n",
    "         if((addr1 + 1) % wboundary == 0)\n",
    "           addr2 = (addr1 + 1) - wboundary;\n",
    "        else\n",
    "           addr2 = addr1 + 1;\n",
    "           \n",
    "           return addr2;\n",
    "      end\n",
    " \n",
    "      4'b1101: begin \n",
    "        mem[awaddrt] = wdatat[7:0];\n",
    "        \n",
    "           if((awaddrt + 1) % wboundary == 0)\n",
    "           addr1 = (awaddrt + 1) - wboundary;\n",
    "          else\n",
    "           addr1 = awaddrt + 1;\n",
    "        \n",
    "        mem[addr1] = wdatat[23:16];\n",
    "        \n",
    "         if((addr1 + 1) % wboundary == 0)\n",
    "           addr2 = (addr1 + 1) - wboundary;\n",
    "        else\n",
    "           addr2 = addr1 + 1;\n",
    "        \n",
    "        mem[addr2] = wdatat[31:24];\n",
    "        \n",
    "         if((addr2 + 1) % wboundary == 0)\n",
    "           addr3 = (addr2 + 1) - wboundary;\n",
    "        else\n",
    "           addr3 = addr2 + 1;\n",
    "                     \n",
    "       return addr3;\n",
    "        \n",
    "      end\n",
    " \n",
    "      4'b1110: begin \n",
    "        mem[awaddrt] = wdatat[15:8];\n",
    "        \n",
    "         if((awaddrt + 1) % wboundary == 0)\n",
    "           addr1 = (awaddrt + 1) - wboundary;\n",
    "          else\n",
    "           addr1 = awaddrt + 1;\n",
    "        \n",
    "        mem[addr1] = wdatat[23:16];\n",
    "        \n",
    "         if((addr1 + 1) % wboundary == 0)\n",
    "           addr2 = (addr1 + 1) - wboundary;\n",
    "        else\n",
    "           addr2 = addr1 + 1;\n",
    "        \n",
    "        mem[addr2] = wdatat[31:24];\n",
    "        \n",
    "        if((addr2 + 1) % wboundary == 0)\n",
    "           addr3 = (addr2 + 1) - wboundary;\n",
    "        else\n",
    "           addr3 = addr2 + 1;\n",
    "           \n",
    "           return addr3;\n",
    "      end\n",
    "      \n",
    "      4'b1111: begin\n",
    "        mem[awaddrt] = wdatat[7:0];\n",
    "           \n",
    "           if((awaddrt + 1) % wboundary == 0)\n",
    "           addr1 = (awaddrt + 1) - wboundary;\n",
    "          else\n",
    "           addr1 = awaddrt + 1;\n",
    "        \n",
    "        mem[addr1] = wdatat[15:8];\n",
    "        \n",
    "         if((addr1 + 1) % wboundary == 0)\n",
    "           addr2 = (addr1 + 1) - wboundary;\n",
    "        else\n",
    "           addr2 = addr1 + 1;\n",
    "        \n",
    "        mem[addr2] = wdatat[23:16];\n",
    "        \n",
    "         if((addr2 + 1) % wboundary == 0)\n",
    "           addr3 = (addr2 + 1) - wboundary;\n",
    "        else\n",
    "           addr3 = addr2 + 1;\n",
    "        \n",
    "        \n",
    "        mem[addr3] = wdatat[31:24]; \n",
    "        \n",
    "       if((addr3 + 1) % wboundary == 0)\n",
    "           addr4 = (addr3 + 1) - wboundary;\n",
    "        else\n",
    "           addr4 = addr3 + 1;\n",
    "           \n",
    "         return addr4;        \n",
    "      end\n",
    "     endcase\n",
    " \n",
    "  endfunction"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9fba14d7",
   "metadata": {},
   "source": [
    "## Implementing Write Data Channel"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "05d8dac9",
   "metadata": {
    "vscode": {
     "languageId": "verilog"
    }
   },
   "outputs": [],
   "source": [
    "reg [7:0] boundary;  ////storing boundary\n",
    "  reg [3:0] wlen_count;\n",
    "  \n",
    "  typedef enum bit [2:0] {widle = 0, wstart = 1, wreadys = 2, wvalids = 3, waddr_dec = 4} wstate_type;\n",
    "  wstate_type wstate, wnext_state;\n",
    "  \n",
    "  always_comb\n",
    "    begin\n",
    "      case(wstate)\n",
    "      \n",
    "      widle: begin\n",
    "        wready = 1'b0;\n",
    "        wnext_state = wstart; \n",
    "        first = 1'b0; \n",
    "        wlen_count = 0;\n",
    "      end\n",
    "      \n",
    "      wstart: begin\n",
    "        if(wvalid)\n",
    "          begin\n",
    "            wnext_state = waddr_dec;\n",
    "            wdatat      = wdata;\n",
    "          end\n",
    "        else\n",
    "          begin\n",
    "            wnext_state = wstart;\n",
    "          end \n",
    "      end\n",
    "      \n",
    "      waddr_dec: begin\n",
    "             wnext_state = wreadys;\n",
    "             \n",
    "    \n",
    "             if(first == 0) begin\n",
    "               nextaddr  = awaddr;\n",
    "               first = 1'b1;\n",
    "               wlen_count = 0;\n",
    "               end\n",
    "              else if (wlen_count < (awlen + 1 ))\n",
    "               begin\n",
    "               nextaddr = retaddr;      \n",
    "               end   \n",
    "              else\n",
    "                begin\n",
    "               nextaddr  = awaddr;\n",
    "                end\n",
    "      end\n",
    "      \n",
    "      \n",
    "      \n",
    "      wreadys: begin\n",
    "         \n",
    "          if(wlast == 1'b1) begin\n",
    "           wnext_state = widle;\n",
    "           wready = 1'b0;\n",
    "           wlen_count = 0;\n",
    "           first = 0; \n",
    "           end\n",
    "          else if(wlen_count < (awlen + 1)) \n",
    "          begin\n",
    "           wnext_state = wvalids;\n",
    "           wready      = 1'b1;\n",
    "          end\n",
    "          else\n",
    "           wnext_state = wreadys;  \n",
    "          \n",
    "          \n",
    "        case(awburst)\n",
    "          2'b00:  ////Fixed Mode\n",
    "          begin       \n",
    "          retaddr = data_wr_fixed(wstrb, awaddr);  ///fixed\n",
    "          end\n",
    "          \n",
    "          2'b01:  ////Incr mode\n",
    "          begin           \n",
    "          retaddr =  data_wr_incr(wstrb,nextaddr); \n",
    "          end\n",
    "                                                      \n",
    "          2'b10:  //// wrapping\n",
    "          begin\n",
    "               boundary = wrap_boundary(awlen, awsize);   /////calculate wrapping boundary\n",
    "               retaddr = data_wr_wrap(wstrb, nextaddr, boundary); ///////generate next addr\n",
    "            end     \n",
    "        endcase    \n",
    "      end\n",
    "          \n",
    "          \n",
    "       wvalids: begin    \n",
    "       wready      = 1'b0;\n",
    "       wnext_state = wstart;\n",
    "       \n",
    "       if(wlen_count < (awlen + 1))\n",
    "       wlen_count = wlen_count + 1;\n",
    "       else\n",
    "       wlen_count = wlen_count;\n",
    "         \n",
    "      end\n",
    "      endcase    \n",
    " end"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a7951331",
   "metadata": {},
   "source": [
    "## Implementing Write Respnse Channel"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "52845209",
   "metadata": {
    "vscode": {
     "languageId": "verilog"
    }
   },
   "outputs": [],
   "source": [
    "////////////////////////fsm for write response\n",
    " \n",
    " typedef enum bit [1:0] {bidle = 0, bdetect_last = 1, bstart = 2, bwait = 3} bstate_type;\n",
    " bstate_type bstate,bnext_state;\n",
    " \n",
    " \n",
    " always_comb\n",
    " begin\n",
    "   case(bstate)\n",
    "     bidle: begin \n",
    "         bid = 1'b0;\n",
    "         bresp = 1'b0; \n",
    "         bvalid = 1'b0;\n",
    "         bnext_state = bdetect_last; \n",
    "     end\n",
    "     \n",
    "     bdetect_last: begin\n",
    "         if(wlast)\n",
    "          bnext_state = bstart;\n",
    "          else\n",
    "          bnext_state = bdetect_last; \n",
    "     end\n",
    "     \n",
    "     bstart: begin\n",
    "      bid = awid;\n",
    "      bvalid = 1'b1;\n",
    "      bnext_state = bwait;\n",
    "       if( (awaddr < 128 ) && (awsize <= 3'b010) )\n",
    "         bresp = 2'b00;  ///okay\n",
    "       else if (awsize > 3'b010)\n",
    "         bresp = 2'b10; /////slverr\n",
    "       else\n",
    "          bresp = 2'b11;  ///no slave address   \n",
    "     end\n",
    "   \n",
    "   bwait: begin\n",
    "      if(bready == 1'b1)    \n",
    "         bnext_state = bidle;\n",
    "     else\n",
    "         bnext_state = bwait;\n",
    "   end\n",
    "   \n",
    "   endcase\n",
    " end "
   ]
  },
  {
   "cell_type": "markdown",
   "id": "717a863f",
   "metadata": {},
   "source": [
    "## Implementing Read Channel"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "16bbc13e",
   "metadata": {},
   "source": [
    "- Whenever we wish to read data, we'll be making arvalid high, specify all the mandatory data, then slave devie will make arready high as soon as it's ready to serve our request.\n",
    "- The main difference between read and write channel is that in write channel we will be getting response of a transfer at the end after we receive wlast, whereas, in a read transfer, we'll be getting the response with each rvalid."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "18e67f9e",
   "metadata": {
    "vscode": {
     "languageId": "verilog"
    }
   },
   "outputs": [],
   "source": [
    "////////////////////////fsm for read address\n",
    " \n",
    " always_ff @(posedge clk, negedge resetn)\n",
    " begin\n",
    "    if(!resetn)\n",
    "       begin\n",
    "       arstate <= aridle;\n",
    "       rstate  <= ridle;\n",
    "       end\n",
    "       else\n",
    "       begin\n",
    "       arstate <= arnext_state;\n",
    "       rstate  <= rnext_state;\n",
    "       end\n",
    " end\n",
    " \n",
    " \n",
    " typedef enum bit [1:0] {aridle = 0, arstart = 1, arreadys = 2} arstate_type;\n",
    " arstate_type arstate, arnext_state;\n",
    " \n",
    " reg [31:0] araddrt; ///register address\n",
    " \n",
    " always_comb\n",
    " begin \n",
    " case(arstate)\n",
    "   aridle: begin\n",
    "      arready = 1'b0;\n",
    "      arnext_state = arstart;\n",
    "   end\n",
    "   \n",
    "   arstart: begin\n",
    "      if(arvalid == 1'b1) begin\n",
    "         arnext_state = arreadys;\n",
    "         araddrt = araddr; \n",
    "         end\n",
    "       else\n",
    "         arnext_state = arstart;   \n",
    "   end\n",
    "   \n",
    "   arreadys: begin\n",
    "          arnext_state = aridle;\n",
    "          arready = 1'b1;\n",
    "   end\n",
    " endcase\n",
    " end"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e7bb9387",
   "metadata": {},
   "source": [
    "### Read data in FIXED mode"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "464e4d4a",
   "metadata": {
    "vscode": {
     "languageId": "verilog"
    }
   },
   "outputs": [],
   "source": [
    " ///////////////////////////read data in FIxed Mode --> not returning any addresses as we will be reading from the same address\n",
    " \n",
    "    function void read_data_fixed (input [31:0] addr, input [2:0] arsize);\n",
    "                 unique case(arsize)  // arsize: max byte that we're going to read per transaction\n",
    "                 3'b000: begin  // 1 byte\n",
    "                  rdata[7:0] = mem[addr];    \n",
    "                 end\n",
    "                  \n",
    "                 3'b001: begin // 2 byte\n",
    "                  rdata[7:0]  = mem[addr]; \n",
    "                  rdata[15:8] = mem[addr + 1]; \n",
    "                 end \n",
    "                 \n",
    "                 3'b010: begin // 4 byte\n",
    "                  rdata[7:0]    = mem[addr]; \n",
    "                  rdata[15:8]   = mem[addr + 1]; \n",
    "                  rdata[23:16]  = mem[addr + 2]; \n",
    "                  rdata[31:24]  = mem[addr + 3]; \n",
    "                 end\n",
    "                 endcase       \n",
    "   endfunction"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1c3816aa",
   "metadata": {},
   "source": [
    "### Read data in INCR mode"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "5f0f16f1",
   "metadata": {
    "vscode": {
     "languageId": "verilog"
    }
   },
   "outputs": [],
   "source": [
    "//////////////////////////// read data in INCR Mode\n",
    "   \n",
    "     function bit [31:0] read_data_incr (input [31:0] addr, input [2:0] arsize);\n",
    "      bit [31:0] nextaddr;\n",
    "      \n",
    "      unique case(arsize)\n",
    "        3'b000: begin\n",
    "          rdata[7:0] = mem[addr];\n",
    "          nextaddr = addr + 1;\n",
    "       end\n",
    "       \n",
    "       3'b001: begin\n",
    "       rdata[7:0]  = mem[addr];\n",
    "       rdata[15:8] = mem[addr + 1];\n",
    "       nextaddr = addr + 2;  \n",
    "       end\n",
    "       \n",
    "       3'b010: begin\n",
    "       rdata[7:0]    = mem[addr];\n",
    "       rdata[15:8]   = mem[addr + 1];\n",
    "       rdata[23:16]  = mem[addr + 2];\n",
    "       rdata[31:24]  = mem[addr + 3];\n",
    "       nextaddr = addr + 4;  \n",
    "       end\n",
    "      \n",
    "      endcase\n",
    "      \n",
    "      return nextaddr;\n",
    "      \n",
    "     endfunction"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9ed780c8",
   "metadata": {},
   "source": [
    "### Read data in WRAP mode"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "38650bc3",
   "metadata": {
    "vscode": {
     "languageId": "verilog"
    }
   },
   "outputs": [],
   "source": [
    "function bit [31:0] read_data_wrap (input bit [31:0] addr, input bit [2:0] rsize, input [7:0] rboundary);\n",
    "    bit [31:0] addr1,addr2,addr3,addr4;\n",
    "    \n",
    "    unique case (rsize)\n",
    "     3'b000: begin\n",
    "        rdata[7:0] = mem[addr];\n",
    "        \n",
    "        if(((addr + 1) % rboundary ) == 0)\n",
    "               addr1 = (addr + 1) - rboundary;\n",
    "        else\n",
    "               addr1 = (addr + 1);\n",
    "               \n",
    "        return addr1;       \n",
    "     end\n",
    "     \n",
    "     3'b001: begin\n",
    "        rdata[7:0] = mem[addr];\n",
    "        \n",
    "         if(((addr + 1) % rboundary ) == 0)\n",
    "               addr1 = (addr + 1) - rboundary;\n",
    "        else\n",
    "               addr1 = (addr + 1);\n",
    "               \n",
    "         rdata[15:8] = mem[addr1];\n",
    "         \n",
    "         if(((addr1 + 1) % rboundary ) == 0)\n",
    "               addr2 = (addr1 + 1) - rboundary;\n",
    "        else\n",
    "               addr2 = (addr1 + 1);         \n",
    "               \n",
    "        return addr2;       \n",
    "     end\n",
    "     \n",
    "     3'b010:  begin\n",
    "     \n",
    "         rdata[7:0] = mem[addr];\n",
    "        \n",
    "         if(((addr + 1) % rboundary ) == 0)\n",
    "               addr1 = (addr + 1) - rboundary;\n",
    "        else\n",
    "               addr1 = (addr + 1);\n",
    "               \n",
    "         rdata[15:8] = mem[addr1];\n",
    "         \n",
    "         if(((addr1 + 1) % rboundary ) == 0)\n",
    "               addr2 = (addr1 + 1) - rboundary;\n",
    "        else\n",
    "               addr2 = (addr1 + 1);  \n",
    "               \n",
    "         rdata[23:16]  = mem[addr2];\n",
    "           \n",
    "        if(((addr2 + 1) % rboundary ) == 0)\n",
    "               addr3 = (addr2 + 1) - rboundary;\n",
    "        else\n",
    "               addr3 = (addr2 + 1); \n",
    "          \n",
    "          rdata[31:24] = mem[addr3];\n",
    "          \n",
    "         if(((addr3 + 1) % rboundary ) == 0)\n",
    "               addr4 = (addr3 + 1) - rboundary;\n",
    "        else\n",
    "               addr4 = (addr3 + 1);            \n",
    "     \n",
    "       return addr4;\n",
    "     end\n",
    "     \n",
    "   endcase\n",
    "  \n",
    "  endfunction"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "87f3def9",
   "metadata": {},
   "source": [
    "## Read Channel main code"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "2bd2e285",
   "metadata": {
    "vscode": {
     "languageId": "verilog"
    }
   },
   "outputs": [],
   "source": [
    " reg rdfirst;\n",
    " bit [31:0] rdnextaddr, rdretaddr;\n",
    " reg [3:0] len_count;\n",
    " reg [7:0] rdboundary;\n",
    " \n",
    " typedef enum bit [2:0] {ridle = 0, rstart = 1, rwait = 2, rvalids = 3, rerror = 4} rstate_type;\n",
    " rstate_type rstate, rnext_state;\n",
    " \n",
    " /////////////////////////////////\n",
    " always_comb\n",
    " begin\n",
    " case(rstate)\n",
    "     ridle: begin\n",
    "      \n",
    "     rid = 0;\n",
    "     rdfirst = 0; // helps us decide what should be the address for the current transaction, if we're starting the first transaction-> whatever the user specified on an \n",
    "     // address bus that should be used else, whatever address that our functions wr that we need to use for the next transaction till we reach the burst length\n",
    "     rdata = 0;\n",
    "     rresp = 0;\n",
    "     rlast = 0;\n",
    "     rvalid = 0;\n",
    "     len_count = 0;\n",
    "     \n",
    "     if(arvalid)\n",
    "     rnext_state = rstart;\n",
    "     else\n",
    "     rnext_state = ridle; \n",
    "    end\n",
    "    \n",
    "    rstart: begin\n",
    "      if ((araddrt < 128) && (arsize <= 3'b010) ) begin\n",
    "        rid = arid;\n",
    "        rvalid = 1'b1;\n",
    "        rnext_state = rwait;\n",
    "        rresp = 2'b00;   \n",
    "        unique case(arburst)\n",
    "        \n",
    "         ////////////////////fixed\n",
    "          2'b00: begin\n",
    "              if(rdfirst == 0) begin\n",
    "               rdnextaddr  = araddr;\n",
    "               rdfirst = 1'b1;\n",
    "               len_count = 0;\n",
    "               end\n",
    "             else if (len_count != (arlen + 1))\n",
    "               begin\n",
    "               rdnextaddr  = araddr;\n",
    "               end\n",
    "      \n",
    "              read_data_fixed(araddrt, arsize);\n",
    "            end\n",
    "      //////////////////////end of fixed\n",
    "      \n",
    "      ////////////////////start of incr\n",
    "      2'b01: begin\n",
    "              if(rdfirst == 0) begin\n",
    "               rdnextaddr  = araddr;\n",
    "               rdfirst = 1'b1;\n",
    "               len_count = 0;\n",
    "               end\n",
    "             else if (len_count != (arlen + 1))\n",
    "               begin\n",
    "               rdnextaddr = rdretaddr;\n",
    "               end   \n",
    "                               \n",
    "             rdretaddr = read_data_incr(rdnextaddr, arsize); \n",
    "             end    \n",
    "    ///////////////////////end of incr      \n",
    "    2'b10: begin\n",
    "               if(rdfirst == 0) \n",
    "               begin\n",
    "               rdnextaddr  = araddr;\n",
    "               rdfirst = 1'b1;\n",
    "               len_count = 0;\n",
    "               end\n",
    "             else if (len_count != (arlen + 1))\n",
    "               begin\n",
    "               rdnextaddr = rdretaddr;    \n",
    "               end    \n",
    "        rdboundary = wrap_boundary(arlen, arsize);\n",
    "        rdretaddr  = read_data_wrap(rdnextaddr, arsize, rdboundary);\n",
    "        end\n",
    "   endcase\n",
    "      end\n",
    "      else if ( (araddr >= 128) && ( arsize <= 3'b010) ) begin \n",
    "        rresp = 2'b11;  \n",
    "        rvalid = 1'b1;\n",
    "        rnext_state = rerror; \n",
    "      end\n",
    "      else if (arsize > 3'b010) begin\n",
    "        rresp = 2'b10;\n",
    "        rvalid = 1'b1;\n",
    "        rnext_state = rerror;\n",
    "       end  \n",
    "   \n",
    "  end\n",
    "  \n",
    "   rwait: begin\n",
    "      rvalid = 1'b0;\n",
    "      if(rready == 1'b1)\n",
    "           rnext_state = rvalids; \n",
    "         else\n",
    "         rnext_state = rwait;\n",
    "   end\n",
    "   \n",
    "   rvalids: begin\n",
    "       len_count = len_count + 1;\n",
    "       if(len_count == (arlen + 1))\n",
    "       begin\n",
    "        rnext_state = ridle;\n",
    "        rlast       = 1'b1;\n",
    "       end\n",
    "       else\n",
    "         begin\n",
    "        rnext_state = rstart;\n",
    "        rlast       = 1'b0;\n",
    "         end \n",
    "   end\n",
    "   \n",
    "   rerror : begin \n",
    "       rvalid = 1'b0;\n",
    "     \n",
    "         if(len_count < (arlen)) \n",
    "            begin\n",
    "            if(arready) \n",
    "              begin\n",
    "              rnext_state = rstart;\n",
    "              len_count = len_count + 1;\n",
    "              end\n",
    "            end\n",
    "         else\n",
    "            begin\n",
    "            rlast = 1'b1; \n",
    "            rnext_state = ridle;\n",
    "            len_count   = 0;\n",
    "            end \n",
    "        end \n",
    "        \n",
    "        \n",
    "   default : rnext_state = ridle;\n",
    " endcase  \n",
    " end\n",
    "endmodule"
   ]
  }
 ],
 "metadata": {
  "language_info": {
   "name": "python"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
