// Seed: 1285699260
`timescale 1ps / 1ps `timescale 1ps / 1 ps
module module_0 (
    output id_0,
    input logic id_1,
    output logic id_2,
    input logic id_3,
    output logic id_4,
    input id_5,
    input id_6
);
  always @(1) id_4 = 1;
endmodule
