/**
 * \file IfxPort_reg.h
 * \brief
 * \copyright Copyright (c) 2021 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_Ports/V9.1.1.1.8
 * Specification: latest @ 2021-08-22 instance sheet @ MC_A3G_TC49x : V9.1.6.1.0 
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_P_Registers_Cfg P address
 * \ingroup IfxSfr_P_Registers
 * 
 * \defgroup IfxSfr_P_Registers_Cfg_BaseAddress Base address
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P00 2-P00
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P01 2-P01
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P02 2-P02
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P03 2-P03
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P10 2-P10
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P11 2-P11
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P12 2-P12
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P13 2-P13
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P14 2-P14
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P15 2-P15
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P16 2-P16
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P17 2-P17
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P20 2-P20
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P21 2-P21
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P22 2-P22
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P23 2-P23
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P24 2-P24
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P25 2-P25
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P26 2-P26
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P30 2-P30
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P31 2-P31
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P32 2-P32
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P33 2-P33
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P34 2-P34
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P40 2-P40
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 * \defgroup IfxSfr_P_Registers_Cfg_P41 2-P41
 * \ingroup IfxSfr_P_Registers_Cfg
 *
 *
 */
#ifndef IFXPORT_REG_H
#define IFXPORT_REG_H 1
/******************************************************************************/
#include "IfxPort_regdef.h"
/******************************************************************************/

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_P_Registers_Cfg_BaseAddress
 * \{  */

/** \brief P object */
#define MODULE_P00 /*lint --e(923, 9078)*/ ((*(Ifx_P*)0xF003A000u))
#define MODULE_P01 /*lint --e(923, 9078)*/ ((*(Ifx_P*)0xF003A400u))
#define MODULE_P02 /*lint --e(923, 9078)*/ ((*(Ifx_P*)0xF003A800u))
#define MODULE_P03 /*lint --e(923, 9078)*/ ((*(Ifx_P*)0xF003AC00u))
#define MODULE_P10 /*lint --e(923, 9078)*/ ((*(Ifx_P*)0xF003C800u))
#define MODULE_P11 /*lint --e(923, 9078)*/ ((*(Ifx_P*)0xF003CC00u))
#define MODULE_P12 /*lint --e(923, 9078)*/ ((*(Ifx_P*)0xF003D000u))
#define MODULE_P13 /*lint --e(923, 9078)*/ ((*(Ifx_P*)0xF003D400u))
#define MODULE_P14 /*lint --e(923, 9078)*/ ((*(Ifx_P*)0xF003D800u))
#define MODULE_P15 /*lint --e(923, 9078)*/ ((*(Ifx_P*)0xF003DC00u))
#define MODULE_P16 /*lint --e(923, 9078)*/ ((*(Ifx_P*)0xF003E000u))
#define MODULE_P17 /*lint --e(923, 9078)*/ ((*(Ifx_P*)0xF003E400u))
#define MODULE_P20 /*lint --e(923, 9078)*/ ((*(Ifx_P*)0xF003F000u))
#define MODULE_P21 /*lint --e(923, 9078)*/ ((*(Ifx_P*)0xF003F400u))
#define MODULE_P22 /*lint --e(923, 9078)*/ ((*(Ifx_P*)0xF003F800u))
#define MODULE_P23 /*lint --e(923, 9078)*/ ((*(Ifx_P*)0xF003FC00u))
#define MODULE_P24 /*lint --e(923, 9078)*/ ((*(Ifx_P*)0xF0040000u))
#define MODULE_P25 /*lint --e(923, 9078)*/ ((*(Ifx_P*)0xF0040400u))
#define MODULE_P26 /*lint --e(923, 9078)*/ ((*(Ifx_P*)0xF0040800u))
#define MODULE_P30 /*lint --e(923, 9078)*/ ((*(Ifx_P*)0xF0041800u))
#define MODULE_P31 /*lint --e(923, 9078)*/ ((*(Ifx_P*)0xF0041C00u))
#define MODULE_P32 /*lint --e(923, 9078)*/ ((*(Ifx_P*)0xF0042000u))
#define MODULE_P33 /*lint --e(923, 9078)*/ ((*(Ifx_P*)0xF0042400u))
#define MODULE_P34 /*lint --e(923, 9078)*/ ((*(Ifx_P*)0xF0042800u))
#define MODULE_P40 /*lint --e(923, 9078)*/ ((*(Ifx_P*)0xF0044000u))
#define MODULE_P41 /*lint --e(923, 9078)*/ ((*(Ifx_P*)0xF0044400u))
/** \}  */


/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P00
 * \{  */
/** \brief 8, Module Identification Register */
#define P00_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ID*)0xF003A008u)

/** \brief 10, Port Wake Enable Register */
#define P00_WKEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKEN*)0xF003A010u)

/** \brief 14, Port Wake Status Register */
#define P00_WKSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKSTS*)0xF003A014u)

/** \brief 18, Port Wake Enable Status Register */
#define P00_WKENSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTS*)0xF003A018u)

/** \brief 1C, Port Wake Status Clear Register */
#define P00_WKENSTSCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTSCLR*)0xF003A01Cu)

/** \brief 20, Port Output Register */
#define P00_OUT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OUT*)0xF003A020u)

/** \brief 24, Port Input Register */
#define P00_IN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_IN*)0xF003A024u)

/** \brief 28, Port HWSEL status Register */
#define P00_HWSELSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_HWSELSTAT*)0xF003A028u)

/** \brief 2C, Port 00 Pin Function Decision Control Register */
#define P00_PDISC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PDISC*)0xF003A02Cu)

/** \brief 30, PROT Register Safe Endinit (SE) */
#define P00_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A030u)

/** \brief 34, Selection Register for SCR Port Control */
#define P00_PCSRSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PCSRSEL*)0xF003A034u)

/** \brief 0, Port 00 Output Modification Register */
#define P00_OMR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMR*)0xF003A038u)

/** \brief 4, Port Output Modification Clear Register */
#define P00_OMCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMCR*)0xF003A03Cu)

/** \brief 8, Port Output Modification Set Register */
#define P00_OMSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMSR*)0xF003A040u)

/** \brief 0, Write access enable register A */
#define P00_ACCGRP0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A090u)

/** \brief 4, Write access enable register B */
#define P00_ACCGRP0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A094u)

/** \brief 8, Read access enable register A */
#define P00_ACCGRP0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A098u)

/** \brief C, Read access enable register B */
#define P00_ACCGRP0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A09Cu)

/** \brief 10, VM access enable register */
#define P00_ACCGRP0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A0A0u)

/** \brief 14, PRS access enable register */
#define P00_ACCGRP0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A0A4u)

/** \brief 1C, PROT Register Endinit */
#define P00_ACCGRP0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A0ACu)

/** \brief 20, Write access enable register A */
#define P00_ACCGRP1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A0B0u)

/** \brief 24, Write access enable register B */
#define P00_ACCGRP1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A0B4u)

/** \brief 28, Read access enable register A */
#define P00_ACCGRP1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A0B8u)

/** \brief 2C, Read access enable register B */
#define P00_ACCGRP1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A0BCu)

/** \brief 30, VM access enable register */
#define P00_ACCGRP1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A0C0u)

/** \brief 34, PRS access enable register */
#define P00_ACCGRP1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A0C4u)

/** \brief 3C, PROT Register Endinit */
#define P00_ACCGRP1_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A0CCu)

/** \brief 40, Write access enable register A */
#define P00_ACCGRP2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A0D0u)

/** \brief 44, Write access enable register B */
#define P00_ACCGRP2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A0D4u)

/** \brief 48, Read access enable register A */
#define P00_ACCGRP2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A0D8u)

/** \brief 4C, Read access enable register B */
#define P00_ACCGRP2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A0DCu)

/** \brief 50, VM access enable register */
#define P00_ACCGRP2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A0E0u)

/** \brief 54, PRS access enable register */
#define P00_ACCGRP2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A0E4u)

/** \brief 5C, PROT Register Endinit */
#define P00_ACCGRP2_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A0ECu)

/** \brief 60, Write access enable register A */
#define P00_ACCGRP3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A0F0u)

/** \brief 64, Write access enable register B */
#define P00_ACCGRP3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A0F4u)

/** \brief 68, Read access enable register A */
#define P00_ACCGRP3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A0F8u)

/** \brief 6C, Read access enable register B */
#define P00_ACCGRP3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A0FCu)

/** \brief 70, VM access enable register */
#define P00_ACCGRP3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A100u)

/** \brief 74, PRS access enable register */
#define P00_ACCGRP3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A104u)

/** \brief 7C, PROT Register Endinit */
#define P00_ACCGRP3_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A10Cu)

/** \brief 80, Write access enable register A */
#define P00_ACCGRP4_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A110u)

/** \brief 84, Write access enable register B */
#define P00_ACCGRP4_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A114u)

/** \brief 88, Read access enable register A */
#define P00_ACCGRP4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A118u)

/** \brief 8C, Read access enable register B */
#define P00_ACCGRP4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A11Cu)

/** \brief 90, VM access enable register */
#define P00_ACCGRP4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A120u)

/** \brief 94, PRS access enable register */
#define P00_ACCGRP4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A124u)

/** \brief 9C, PROT Register Endinit */
#define P00_ACCGRP4_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A12Cu)

/** \brief A0, Write access enable register A */
#define P00_ACCGRP5_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A130u)

/** \brief A4, Write access enable register B */
#define P00_ACCGRP5_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A134u)

/** \brief A8, Read access enable register A */
#define P00_ACCGRP5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A138u)

/** \brief AC, Read access enable register B */
#define P00_ACCGRP5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A13Cu)

/** \brief B0, VM access enable register */
#define P00_ACCGRP5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A140u)

/** \brief B4, PRS access enable register */
#define P00_ACCGRP5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A144u)

/** \brief BC, PROT Register Endinit */
#define P00_ACCGRP5_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A14Cu)

/** \brief C0, Write access enable register A */
#define P00_ACCGRP6_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A150u)

/** \brief C4, Write access enable register B */
#define P00_ACCGRP6_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A154u)

/** \brief C8, Read access enable register A */
#define P00_ACCGRP6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A158u)

/** \brief CC, Read access enable register B */
#define P00_ACCGRP6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A15Cu)

/** \brief D0, VM access enable register */
#define P00_ACCGRP6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A160u)

/** \brief D4, PRS access enable register */
#define P00_ACCGRP6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A164u)

/** \brief DC, PROT Register Endinit */
#define P00_ACCGRP6_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A16Cu)

/** \brief E0, Write access enable register A */
#define P00_ACCGRP7_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A170u)

/** \brief E4, Write access enable register B */
#define P00_ACCGRP7_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A174u)

/** \brief E8, Read access enable register A */
#define P00_ACCGRP7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A178u)

/** \brief EC, Read access enable register B */
#define P00_ACCGRP7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A17Cu)

/** \brief F0, VM access enable register */
#define P00_ACCGRP7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A180u)

/** \brief F4, PRS access enable register */
#define P00_ACCGRP7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A184u)

/** \brief FC, PROT Register Endinit */
#define P00_ACCGRP7_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A18Cu)

/** \brief 100, Write access enable register A */
#define P00_ACCGRP8_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A190u)

/** \brief 104, Write access enable register B */
#define P00_ACCGRP8_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A194u)

/** \brief 108, Read access enable register A */
#define P00_ACCGRP8_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A198u)

/** \brief 10C, Read access enable register B */
#define P00_ACCGRP8_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A19Cu)

/** \brief 110, VM access enable register */
#define P00_ACCGRP8_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A1A0u)

/** \brief 114, PRS access enable register */
#define P00_ACCGRP8_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A1A4u)

/** \brief 11C, PROT Register Endinit */
#define P00_ACCGRP8_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A1ACu)

/** \brief 120, Write access enable register A */
#define P00_ACCGRP9_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A1B0u)

/** \brief 124, Write access enable register B */
#define P00_ACCGRP9_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A1B4u)

/** \brief 128, Read access enable register A */
#define P00_ACCGRP9_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A1B8u)

/** \brief 12C, Read access enable register B */
#define P00_ACCGRP9_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A1BCu)

/** \brief 130, VM access enable register */
#define P00_ACCGRP9_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A1C0u)

/** \brief 134, PRS access enable register */
#define P00_ACCGRP9_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A1C4u)

/** \brief 13C, PROT Register Endinit */
#define P00_ACCGRP9_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A1CCu)

/** \brief 140, Write access enable register A */
#define P00_ACCGRP10_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A1D0u)

/** \brief 144, Write access enable register B */
#define P00_ACCGRP10_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A1D4u)

/** \brief 148, Read access enable register A */
#define P00_ACCGRP10_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A1D8u)

/** \brief 14C, Read access enable register B */
#define P00_ACCGRP10_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A1DCu)

/** \brief 150, VM access enable register */
#define P00_ACCGRP10_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A1E0u)

/** \brief 154, PRS access enable register */
#define P00_ACCGRP10_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A1E4u)

/** \brief 15C, PROT Register Endinit */
#define P00_ACCGRP10_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A1ECu)

/** \brief 160, Write access enable register A */
#define P00_ACCGRP11_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A1F0u)

/** \brief 164, Write access enable register B */
#define P00_ACCGRP11_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A1F4u)

/** \brief 168, Read access enable register A */
#define P00_ACCGRP11_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A1F8u)

/** \brief 16C, Read access enable register B */
#define P00_ACCGRP11_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A1FCu)

/** \brief 170, VM access enable register */
#define P00_ACCGRP11_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A200u)

/** \brief 174, PRS access enable register */
#define P00_ACCGRP11_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A204u)

/** \brief 17C, PROT Register Endinit */
#define P00_ACCGRP11_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A20Cu)

/** \brief 180, Write access enable register A */
#define P00_ACCGRP12_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A210u)

/** \brief 184, Write access enable register B */
#define P00_ACCGRP12_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A214u)

/** \brief 188, Read access enable register A */
#define P00_ACCGRP12_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A218u)

/** \brief 18C, Read access enable register B */
#define P00_ACCGRP12_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A21Cu)

/** \brief 190, VM access enable register */
#define P00_ACCGRP12_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A220u)

/** \brief 194, PRS access enable register */
#define P00_ACCGRP12_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A224u)

/** \brief 19C, PROT Register Endinit */
#define P00_ACCGRP12_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A22Cu)

/** \brief 1A0, Write access enable register A */
#define P00_ACCGRP13_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A230u)

/** \brief 1A4, Write access enable register B */
#define P00_ACCGRP13_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A234u)

/** \brief 1A8, Read access enable register A */
#define P00_ACCGRP13_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A238u)

/** \brief 1AC, Read access enable register B */
#define P00_ACCGRP13_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A23Cu)

/** \brief 1B0, VM access enable register */
#define P00_ACCGRP13_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A240u)

/** \brief 1B4, PRS access enable register */
#define P00_ACCGRP13_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A244u)

/** \brief 1BC, PROT Register Endinit */
#define P00_ACCGRP13_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A24Cu)

/** \brief 1C0, Write access enable register A */
#define P00_ACCGRP14_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A250u)

/** \brief 1C4, Write access enable register B */
#define P00_ACCGRP14_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A254u)

/** \brief 1C8, Read access enable register A */
#define P00_ACCGRP14_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A258u)

/** \brief 1CC, Read access enable register B */
#define P00_ACCGRP14_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A25Cu)

/** \brief 1D0, VM access enable register */
#define P00_ACCGRP14_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A260u)

/** \brief 1D4, PRS access enable register */
#define P00_ACCGRP14_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A264u)

/** \brief 1DC, PROT Register Endinit */
#define P00_ACCGRP14_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A26Cu)

/** \brief 1E0, Write access enable register A */
#define P00_ACCGRP15_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A270u)

/** \brief 1E4, Write access enable register B */
#define P00_ACCGRP15_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A274u)

/** \brief 1E8, Read access enable register A */
#define P00_ACCGRP15_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A278u)

/** \brief 1EC, Read access enable register B */
#define P00_ACCGRP15_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A27Cu)

/** \brief 1F0, VM access enable register */
#define P00_ACCGRP15_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A280u)

/** \brief 1F4, PRS access enable register */
#define P00_ACCGRP15_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A284u)

/** \brief 1FC, PROT Register Endinit */
#define P00_ACCGRP15_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A28Cu)

/** \brief 0, Port GPIO Control Register for pin # 00 */
#define P00_PADCFG0_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A300u)

/** \brief 4, Port Pad configuration Control Register for pad00 */
#define P00_PADCFG0_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A304u)

/** \brief 8, Port Pad Access Control Register for pad00 */
#define P00_PADCFG0_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A308u)

/** \brief C, Port Pad Safety and Security Control Register for pad00 */
#define P00_PADCFG0_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A30Cu)

/** \brief 10, Port GPIO Control Register for pin # 01 */
#define P00_PADCFG1_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A310u)

/** \brief 14, Port Pad configuration Control Register for pad01 */
#define P00_PADCFG1_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A314u)

/** \brief 18, Port Pad Access Control Register for pad01 */
#define P00_PADCFG1_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A318u)

/** \brief 1C, Port Pad Safety and Security Control Register for pad01 */
#define P00_PADCFG1_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A31Cu)

/** \brief 20, Port GPIO Control Register for pin # 02 */
#define P00_PADCFG2_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A320u)

/** \brief 24, Port Pad configuration Control Register for pad02 */
#define P00_PADCFG2_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A324u)

/** \brief 28, Port Pad Access Control Register for pad02 */
#define P00_PADCFG2_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A328u)

/** \brief 2C, Port Pad Safety and Security Control Register for pad02 */
#define P00_PADCFG2_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A32Cu)

/** \brief 30, Port GPIO Control Register for pin # 03 */
#define P00_PADCFG3_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A330u)

/** \brief 34, Port Pad configuration Control Register for pad03 */
#define P00_PADCFG3_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A334u)

/** \brief 38, Port Pad Access Control Register for pad03 */
#define P00_PADCFG3_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A338u)

/** \brief 3C, Port Pad Safety and Security Control Register for pad03 */
#define P00_PADCFG3_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A33Cu)

/** \brief 40, Port GPIO Control Register for pin # 04 */
#define P00_PADCFG4_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A340u)

/** \brief 44, Port Pad configuration Control Register for pad04 */
#define P00_PADCFG4_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A344u)

/** \brief 48, Port Pad Access Control Register for pad04 */
#define P00_PADCFG4_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A348u)

/** \brief 4C, Port Pad Safety and Security Control Register for pad04 */
#define P00_PADCFG4_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A34Cu)

/** \brief 50, Port GPIO Control Register for pin # 05 */
#define P00_PADCFG5_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A350u)

/** \brief 54, Port Pad configuration Control Register for pad05 */
#define P00_PADCFG5_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A354u)

/** \brief 58, Port Pad Access Control Register for pad05 */
#define P00_PADCFG5_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A358u)

/** \brief 5C, Port Pad Safety and Security Control Register for pad05 */
#define P00_PADCFG5_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A35Cu)

/** \brief 60, Port GPIO Control Register for pin # 06 */
#define P00_PADCFG6_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A360u)

/** \brief 64, Port Pad configuration Control Register for pad06 */
#define P00_PADCFG6_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A364u)

/** \brief 68, Port Pad Access Control Register for pad06 */
#define P00_PADCFG6_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A368u)

/** \brief 6C, Port Pad Safety and Security Control Register for pad06 */
#define P00_PADCFG6_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A36Cu)

/** \brief 70, Port GPIO Control Register for pin # 07 */
#define P00_PADCFG7_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A370u)

/** \brief 74, Port Pad configuration Control Register for pad07 */
#define P00_PADCFG7_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A374u)

/** \brief 78, Port Pad Access Control Register for pad07 */
#define P00_PADCFG7_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A378u)

/** \brief 7C, Port Pad Safety and Security Control Register for pad07 */
#define P00_PADCFG7_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A37Cu)

/** \brief 80, Port GPIO Control Register for pin # 08 */
#define P00_PADCFG8_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A380u)

/** \brief 84, Port Pad configuration Control Register for pad08 */
#define P00_PADCFG8_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A384u)

/** \brief 88, Port Pad Access Control Register for pad08 */
#define P00_PADCFG8_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A388u)

/** \brief 8C, Port Pad Safety and Security Control Register for pad08 */
#define P00_PADCFG8_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A38Cu)

/** \brief 90, Port GPIO Control Register for pin # 09 */
#define P00_PADCFG9_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A390u)

/** \brief 94, Port Pad configuration Control Register for pad09 */
#define P00_PADCFG9_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A394u)

/** \brief 98, Port Pad Access Control Register for pad09 */
#define P00_PADCFG9_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A398u)

/** \brief 9C, Port Pad Safety and Security Control Register for pad09 */
#define P00_PADCFG9_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A39Cu)

/** \brief A0, Port GPIO Control Register for pin # 10 */
#define P00_PADCFG10_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A3A0u)

/** \brief A4, Port Pad configuration Control Register for pad10 */
#define P00_PADCFG10_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A3A4u)

/** \brief A8, Port Pad Access Control Register for pad10 */
#define P00_PADCFG10_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A3A8u)

/** \brief AC, Port Pad Safety and Security Control Register for pad10 */
#define P00_PADCFG10_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A3ACu)

/** \brief B0, Port GPIO Control Register for pin # 11 */
#define P00_PADCFG11_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A3B0u)

/** \brief B4, Port Pad configuration Control Register for pad11 */
#define P00_PADCFG11_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A3B4u)

/** \brief B8, Port Pad Access Control Register for pad11 */
#define P00_PADCFG11_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A3B8u)

/** \brief BC, Port Pad Safety and Security Control Register for pad11 */
#define P00_PADCFG11_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A3BCu)

/** \brief C0, Port GPIO Control Register for pin # 12 */
#define P00_PADCFG12_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A3C0u)

/** \brief C4, Port Pad configuration Control Register for pad12 */
#define P00_PADCFG12_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A3C4u)

/** \brief C8, Port Pad Access Control Register for pad12 */
#define P00_PADCFG12_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A3C8u)

/** \brief CC, Port Pad Safety and Security Control Register for pad12 */
#define P00_PADCFG12_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A3CCu)

/** \brief D0, Port GPIO Control Register for pin # 13 */
#define P00_PADCFG13_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A3D0u)

/** \brief D4, Port Pad configuration Control Register for pad13 */
#define P00_PADCFG13_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A3D4u)

/** \brief D8, Port Pad Access Control Register for pad13 */
#define P00_PADCFG13_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A3D8u)

/** \brief DC, Port Pad Safety and Security Control Register for pad13 */
#define P00_PADCFG13_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A3DCu)

/** \brief E0, Port GPIO Control Register for pin # 14 */
#define P00_PADCFG14_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A3E0u)

/** \brief E4, Port Pad configuration Control Register for pad14 */
#define P00_PADCFG14_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A3E4u)

/** \brief E8, Port Pad Access Control Register for pad14 */
#define P00_PADCFG14_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A3E8u)

/** \brief EC, Port Pad Safety and Security Control Register for pad14 */
#define P00_PADCFG14_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A3ECu)

/** \brief F0, Port GPIO Control Register for pin # 15 */
#define P00_PADCFG15_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A3F0u)

/** \brief F4, Port Pad configuration Control Register for pad15 */
#define P00_PADCFG15_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A3F4u)

/** \brief F8, Port Pad Access Control Register for pad15 */
#define P00_PADCFG15_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A3F8u)

/** \brief FC, Port Pad Safety and Security Control Register for pad15 */
#define P00_PADCFG15_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A3FCu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P01
 * \{  */
/** \brief 8, Module Identification Register */
#define P01_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ID*)0xF003A408u)

/** \brief C, Bandgap Trim Register */
#define P01_BGTRIM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_BGTRIM*)0xF003A40Cu)

/** \brief 10, Port Wake Enable Register */
#define P01_WKEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKEN*)0xF003A410u)

/** \brief 14, Port Wake Status Register */
#define P01_WKSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKSTS*)0xF003A414u)

/** \brief 18, Port Wake Enable Status Register */
#define P01_WKENSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTS*)0xF003A418u)

/** \brief 1C, Port Wake Status Clear Register */
#define P01_WKENSTSCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTSCLR*)0xF003A41Cu)

/** \brief 20, Port Output Register */
#define P01_OUT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OUT*)0xF003A420u)

/** \brief 24, Port Input Register */
#define P01_IN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_IN*)0xF003A424u)

/** \brief 28, Port HWSEL status Register */
#define P01_HWSELSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_HWSELSTAT*)0xF003A428u)

/** \brief 2C, Port 01 Pin Function Decision Control Register */
#define P01_PDISC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PDISC*)0xF003A42Cu)

/** \brief 30, PROT Register Safe Endinit (SE) */
#define P01_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A430u)

/** \brief 34, Selection Register for SCR Port Control */
#define P01_PCSRSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PCSRSEL*)0xF003A434u)

/** \brief 0, Port 01 Output Modification Register */
#define P01_OMR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMR*)0xF003A438u)

/** \brief 4, Port Output Modification Clear Register */
#define P01_OMCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMCR*)0xF003A43Cu)

/** \brief 8, Port Output Modification Set Register */
#define P01_OMSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMSR*)0xF003A440u)

/** \brief 0, Write access enable register A */
#define P01_ACCGRP0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A490u)

/** \brief 4, Write access enable register B */
#define P01_ACCGRP0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A494u)

/** \brief 8, Read access enable register A */
#define P01_ACCGRP0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A498u)

/** \brief C, Read access enable register B */
#define P01_ACCGRP0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A49Cu)

/** \brief 10, VM access enable register */
#define P01_ACCGRP0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A4A0u)

/** \brief 14, PRS access enable register */
#define P01_ACCGRP0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A4A4u)

/** \brief 1C, PROT Register Endinit */
#define P01_ACCGRP0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A4ACu)

/** \brief 20, Write access enable register A */
#define P01_ACCGRP1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A4B0u)

/** \brief 24, Write access enable register B */
#define P01_ACCGRP1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A4B4u)

/** \brief 28, Read access enable register A */
#define P01_ACCGRP1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A4B8u)

/** \brief 2C, Read access enable register B */
#define P01_ACCGRP1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A4BCu)

/** \brief 30, VM access enable register */
#define P01_ACCGRP1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A4C0u)

/** \brief 34, PRS access enable register */
#define P01_ACCGRP1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A4C4u)

/** \brief 3C, PROT Register Endinit */
#define P01_ACCGRP1_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A4CCu)

/** \brief 40, Write access enable register A */
#define P01_ACCGRP2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A4D0u)

/** \brief 44, Write access enable register B */
#define P01_ACCGRP2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A4D4u)

/** \brief 48, Read access enable register A */
#define P01_ACCGRP2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A4D8u)

/** \brief 4C, Read access enable register B */
#define P01_ACCGRP2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A4DCu)

/** \brief 50, VM access enable register */
#define P01_ACCGRP2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A4E0u)

/** \brief 54, PRS access enable register */
#define P01_ACCGRP2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A4E4u)

/** \brief 5C, PROT Register Endinit */
#define P01_ACCGRP2_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A4ECu)

/** \brief 60, Write access enable register A */
#define P01_ACCGRP3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A4F0u)

/** \brief 64, Write access enable register B */
#define P01_ACCGRP3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A4F4u)

/** \brief 68, Read access enable register A */
#define P01_ACCGRP3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A4F8u)

/** \brief 6C, Read access enable register B */
#define P01_ACCGRP3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A4FCu)

/** \brief 70, VM access enable register */
#define P01_ACCGRP3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A500u)

/** \brief 74, PRS access enable register */
#define P01_ACCGRP3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A504u)

/** \brief 7C, PROT Register Endinit */
#define P01_ACCGRP3_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A50Cu)

/** \brief 80, Write access enable register A */
#define P01_ACCGRP4_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A510u)

/** \brief 84, Write access enable register B */
#define P01_ACCGRP4_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A514u)

/** \brief 88, Read access enable register A */
#define P01_ACCGRP4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A518u)

/** \brief 8C, Read access enable register B */
#define P01_ACCGRP4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A51Cu)

/** \brief 90, VM access enable register */
#define P01_ACCGRP4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A520u)

/** \brief 94, PRS access enable register */
#define P01_ACCGRP4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A524u)

/** \brief 9C, PROT Register Endinit */
#define P01_ACCGRP4_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A52Cu)

/** \brief A0, Write access enable register A */
#define P01_ACCGRP5_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A530u)

/** \brief A4, Write access enable register B */
#define P01_ACCGRP5_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A534u)

/** \brief A8, Read access enable register A */
#define P01_ACCGRP5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A538u)

/** \brief AC, Read access enable register B */
#define P01_ACCGRP5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A53Cu)

/** \brief B0, VM access enable register */
#define P01_ACCGRP5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A540u)

/** \brief B4, PRS access enable register */
#define P01_ACCGRP5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A544u)

/** \brief BC, PROT Register Endinit */
#define P01_ACCGRP5_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A54Cu)

/** \brief C0, Write access enable register A */
#define P01_ACCGRP6_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A550u)

/** \brief C4, Write access enable register B */
#define P01_ACCGRP6_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A554u)

/** \brief C8, Read access enable register A */
#define P01_ACCGRP6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A558u)

/** \brief CC, Read access enable register B */
#define P01_ACCGRP6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A55Cu)

/** \brief D0, VM access enable register */
#define P01_ACCGRP6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A560u)

/** \brief D4, PRS access enable register */
#define P01_ACCGRP6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A564u)

/** \brief DC, PROT Register Endinit */
#define P01_ACCGRP6_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A56Cu)

/** \brief E0, Write access enable register A */
#define P01_ACCGRP7_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A570u)

/** \brief E4, Write access enable register B */
#define P01_ACCGRP7_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A574u)

/** \brief E8, Read access enable register A */
#define P01_ACCGRP7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A578u)

/** \brief EC, Read access enable register B */
#define P01_ACCGRP7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A57Cu)

/** \brief F0, VM access enable register */
#define P01_ACCGRP7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A580u)

/** \brief F4, PRS access enable register */
#define P01_ACCGRP7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A584u)

/** \brief FC, PROT Register Endinit */
#define P01_ACCGRP7_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A58Cu)

/** \brief 100, Write access enable register A */
#define P01_ACCGRP8_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A590u)

/** \brief 104, Write access enable register B */
#define P01_ACCGRP8_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A594u)

/** \brief 108, Read access enable register A */
#define P01_ACCGRP8_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A598u)

/** \brief 10C, Read access enable register B */
#define P01_ACCGRP8_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A59Cu)

/** \brief 110, VM access enable register */
#define P01_ACCGRP8_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A5A0u)

/** \brief 114, PRS access enable register */
#define P01_ACCGRP8_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A5A4u)

/** \brief 11C, PROT Register Endinit */
#define P01_ACCGRP8_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A5ACu)

/** \brief 120, Write access enable register A */
#define P01_ACCGRP9_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A5B0u)

/** \brief 124, Write access enable register B */
#define P01_ACCGRP9_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A5B4u)

/** \brief 128, Read access enable register A */
#define P01_ACCGRP9_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A5B8u)

/** \brief 12C, Read access enable register B */
#define P01_ACCGRP9_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A5BCu)

/** \brief 130, VM access enable register */
#define P01_ACCGRP9_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A5C0u)

/** \brief 134, PRS access enable register */
#define P01_ACCGRP9_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A5C4u)

/** \brief 13C, PROT Register Endinit */
#define P01_ACCGRP9_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A5CCu)

/** \brief 140, Write access enable register A */
#define P01_ACCGRP10_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A5D0u)

/** \brief 144, Write access enable register B */
#define P01_ACCGRP10_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A5D4u)

/** \brief 148, Read access enable register A */
#define P01_ACCGRP10_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A5D8u)

/** \brief 14C, Read access enable register B */
#define P01_ACCGRP10_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A5DCu)

/** \brief 150, VM access enable register */
#define P01_ACCGRP10_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A5E0u)

/** \brief 154, PRS access enable register */
#define P01_ACCGRP10_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A5E4u)

/** \brief 15C, PROT Register Endinit */
#define P01_ACCGRP10_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A5ECu)

/** \brief 160, Write access enable register A */
#define P01_ACCGRP11_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A5F0u)

/** \brief 164, Write access enable register B */
#define P01_ACCGRP11_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A5F4u)

/** \brief 168, Read access enable register A */
#define P01_ACCGRP11_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A5F8u)

/** \brief 16C, Read access enable register B */
#define P01_ACCGRP11_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A5FCu)

/** \brief 170, VM access enable register */
#define P01_ACCGRP11_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A600u)

/** \brief 174, PRS access enable register */
#define P01_ACCGRP11_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A604u)

/** \brief 17C, PROT Register Endinit */
#define P01_ACCGRP11_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A60Cu)

/** \brief 180, Write access enable register A */
#define P01_ACCGRP12_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A610u)

/** \brief 184, Write access enable register B */
#define P01_ACCGRP12_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A614u)

/** \brief 188, Read access enable register A */
#define P01_ACCGRP12_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A618u)

/** \brief 18C, Read access enable register B */
#define P01_ACCGRP12_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A61Cu)

/** \brief 190, VM access enable register */
#define P01_ACCGRP12_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A620u)

/** \brief 194, PRS access enable register */
#define P01_ACCGRP12_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A624u)

/** \brief 19C, PROT Register Endinit */
#define P01_ACCGRP12_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A62Cu)

/** \brief 1A0, Write access enable register A */
#define P01_ACCGRP13_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A630u)

/** \brief 1A4, Write access enable register B */
#define P01_ACCGRP13_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A634u)

/** \brief 1A8, Read access enable register A */
#define P01_ACCGRP13_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A638u)

/** \brief 1AC, Read access enable register B */
#define P01_ACCGRP13_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A63Cu)

/** \brief 1B0, VM access enable register */
#define P01_ACCGRP13_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A640u)

/** \brief 1B4, PRS access enable register */
#define P01_ACCGRP13_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A644u)

/** \brief 1BC, PROT Register Endinit */
#define P01_ACCGRP13_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A64Cu)

/** \brief 1C0, Write access enable register A */
#define P01_ACCGRP14_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A650u)

/** \brief 1C4, Write access enable register B */
#define P01_ACCGRP14_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A654u)

/** \brief 1C8, Read access enable register A */
#define P01_ACCGRP14_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A658u)

/** \brief 1CC, Read access enable register B */
#define P01_ACCGRP14_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A65Cu)

/** \brief 1D0, VM access enable register */
#define P01_ACCGRP14_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A660u)

/** \brief 1D4, PRS access enable register */
#define P01_ACCGRP14_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A664u)

/** \brief 1DC, PROT Register Endinit */
#define P01_ACCGRP14_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A66Cu)

/** \brief 1E0, Write access enable register A */
#define P01_ACCGRP15_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A670u)

/** \brief 1E4, Write access enable register B */
#define P01_ACCGRP15_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A674u)

/** \brief 1E8, Read access enable register A */
#define P01_ACCGRP15_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A678u)

/** \brief 1EC, Read access enable register B */
#define P01_ACCGRP15_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A67Cu)

/** \brief 1F0, VM access enable register */
#define P01_ACCGRP15_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A680u)

/** \brief 1F4, PRS access enable register */
#define P01_ACCGRP15_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A684u)

/** \brief 1FC, PROT Register Endinit */
#define P01_ACCGRP15_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A68Cu)

/** \brief 0, Port GPIO Control Register for pin # 00 */
#define P01_PADCFG0_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A700u)

/** \brief 4, Port Pad configuration Control Register for pad00 */
#define P01_PADCFG0_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A704u)

/** \brief 8, Port Pad Access Control Register for pad00 */
#define P01_PADCFG0_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A708u)

/** \brief C, Port Pad Safety and Security Control Register for pad00 */
#define P01_PADCFG0_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A70Cu)

/** \brief 10, Port GPIO Control Register for pin # 01 */
#define P01_PADCFG1_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A710u)

/** \brief 14, Port Pad configuration Control Register for pad01 */
#define P01_PADCFG1_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A714u)

/** \brief 18, Port Pad Access Control Register for pad01 */
#define P01_PADCFG1_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A718u)

/** \brief 1C, Port Pad Safety and Security Control Register for pad01 */
#define P01_PADCFG1_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A71Cu)

/** \brief 20, Port GPIO Control Register for pin # 02 */
#define P01_PADCFG2_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A720u)

/** \brief 24, Port Pad configuration Control Register for pad02 */
#define P01_PADCFG2_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A724u)

/** \brief 28, Port Pad Access Control Register for pad02 */
#define P01_PADCFG2_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A728u)

/** \brief 2C, Port Pad Safety and Security Control Register for pad02 */
#define P01_PADCFG2_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A72Cu)

/** \brief 30, Port GPIO Control Register for pin # 03 */
#define P01_PADCFG3_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A730u)

/** \brief 34, Port Pad configuration Control Register for pad03 */
#define P01_PADCFG3_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A734u)

/** \brief 38, Port Pad Access Control Register for pad03 */
#define P01_PADCFG3_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A738u)

/** \brief 3C, Port Pad Safety and Security Control Register for pad03 */
#define P01_PADCFG3_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A73Cu)

/** \brief 40, Port GPIO Control Register for pin # 04 */
#define P01_PADCFG4_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A740u)

/** \brief 44, Port Pad configuration Control Register for pad04 */
#define P01_PADCFG4_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A744u)

/** \brief 48, Port Pad Access Control Register for pad04 */
#define P01_PADCFG4_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A748u)

/** \brief 4C, Port Pad Safety and Security Control Register for pad04 */
#define P01_PADCFG4_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A74Cu)

/** \brief 50, Port GPIO Control Register for pin # 05 */
#define P01_PADCFG5_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A750u)

/** \brief 54, Port Pad configuration Control Register for pad05 */
#define P01_PADCFG5_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A754u)

/** \brief 58, Port Pad Access Control Register for pad05 */
#define P01_PADCFG5_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A758u)

/** \brief 5C, Port Pad Safety and Security Control Register for pad05 */
#define P01_PADCFG5_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A75Cu)

/** \brief 60, Port GPIO Control Register for pin # 06 */
#define P01_PADCFG6_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A760u)

/** \brief 64, Port Pad configuration Control Register for pad06 */
#define P01_PADCFG6_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A764u)

/** \brief 68, Port Pad Access Control Register for pad06 */
#define P01_PADCFG6_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A768u)

/** \brief 6C, Port Pad Safety and Security Control Register for pad06 */
#define P01_PADCFG6_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A76Cu)

/** \brief 70, Port GPIO Control Register for pin # 07 */
#define P01_PADCFG7_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A770u)

/** \brief 74, Port Pad configuration Control Register for pad07 */
#define P01_PADCFG7_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A774u)

/** \brief 78, Port Pad Access Control Register for pad07 */
#define P01_PADCFG7_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A778u)

/** \brief 7C, Port Pad Safety and Security Control Register for pad07 */
#define P01_PADCFG7_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A77Cu)

/** \brief 80, Port GPIO Control Register for pin # 08 */
#define P01_PADCFG8_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A780u)

/** \brief 84, Port Pad configuration Control Register for pad08 */
#define P01_PADCFG8_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A784u)

/** \brief 88, Port Pad Access Control Register for pad08 */
#define P01_PADCFG8_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A788u)

/** \brief 8C, Port Pad Safety and Security Control Register for pad08 */
#define P01_PADCFG8_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A78Cu)

/** \brief 90, Port GPIO Control Register for pin # 09 */
#define P01_PADCFG9_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A790u)

/** \brief 94, Port Pad configuration Control Register for pad09 */
#define P01_PADCFG9_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A794u)

/** \brief 98, Port Pad Access Control Register for pad09 */
#define P01_PADCFG9_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A798u)

/** \brief 9C, Port Pad Safety and Security Control Register for pad09 */
#define P01_PADCFG9_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A79Cu)

/** \brief A0, Port GPIO Control Register for pin # 10 */
#define P01_PADCFG10_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A7A0u)

/** \brief A4, Port Pad configuration Control Register for pad10 */
#define P01_PADCFG10_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A7A4u)

/** \brief A8, Port Pad Access Control Register for pad10 */
#define P01_PADCFG10_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A7A8u)

/** \brief AC, Port Pad Safety and Security Control Register for pad10 */
#define P01_PADCFG10_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A7ACu)

/** \brief B0, Port GPIO Control Register for pin # 11 */
#define P01_PADCFG11_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A7B0u)

/** \brief B4, Port Pad configuration Control Register for pad11 */
#define P01_PADCFG11_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A7B4u)

/** \brief B8, Port Pad Access Control Register for pad11 */
#define P01_PADCFG11_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A7B8u)

/** \brief BC, Port Pad Safety and Security Control Register for pad11 */
#define P01_PADCFG11_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A7BCu)

/** \brief C0, Port GPIO Control Register for pin # 12 */
#define P01_PADCFG12_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A7C0u)

/** \brief C4, Port Pad configuration Control Register for pad12 */
#define P01_PADCFG12_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A7C4u)

/** \brief C8, Port Pad Access Control Register for pad12 */
#define P01_PADCFG12_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A7C8u)

/** \brief CC, Port Pad Safety and Security Control Register for pad12 */
#define P01_PADCFG12_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A7CCu)

/** \brief D0, Port GPIO Control Register for pin # 13 */
#define P01_PADCFG13_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A7D0u)

/** \brief D4, Port Pad configuration Control Register for pad13 */
#define P01_PADCFG13_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A7D4u)

/** \brief D8, Port Pad Access Control Register for pad13 */
#define P01_PADCFG13_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A7D8u)

/** \brief DC, Port Pad Safety and Security Control Register for pad13 */
#define P01_PADCFG13_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A7DCu)

/** \brief E0, Port GPIO Control Register for pin # 14 */
#define P01_PADCFG14_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A7E0u)

/** \brief E4, Port Pad configuration Control Register for pad14 */
#define P01_PADCFG14_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A7E4u)

/** \brief E8, Port Pad Access Control Register for pad14 */
#define P01_PADCFG14_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A7E8u)

/** \brief EC, Port Pad Safety and Security Control Register for pad14 */
#define P01_PADCFG14_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A7ECu)

/** \brief F0, Port GPIO Control Register for pin # 15 */
#define P01_PADCFG15_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003A7F0u)

/** \brief F4, Port Pad configuration Control Register for pad15 */
#define P01_PADCFG15_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003A7F4u)

/** \brief F8, Port Pad Access Control Register for pad15 */
#define P01_PADCFG15_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003A7F8u)

/** \brief FC, Port Pad Safety and Security Control Register for pad15 */
#define P01_PADCFG15_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003A7FCu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P02
 * \{  */
/** \brief 8, Module Identification Register */
#define P02_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ID*)0xF003A808u)

/** \brief 10, Port Wake Enable Register */
#define P02_WKEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKEN*)0xF003A810u)

/** \brief 14, Port Wake Status Register */
#define P02_WKSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKSTS*)0xF003A814u)

/** \brief 18, Port Wake Enable Status Register */
#define P02_WKENSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTS*)0xF003A818u)

/** \brief 1C, Port Wake Status Clear Register */
#define P02_WKENSTSCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTSCLR*)0xF003A81Cu)

/** \brief 20, Port Output Register */
#define P02_OUT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OUT*)0xF003A820u)

/** \brief 24, Port Input Register */
#define P02_IN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_IN*)0xF003A824u)

/** \brief 28, Port HWSEL status Register */
#define P02_HWSELSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_HWSELSTAT*)0xF003A828u)

/** \brief 2C, Port 02 Pin Function Decision Control Register */
#define P02_PDISC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PDISC*)0xF003A82Cu)

/** \brief 30, PROT Register Safe Endinit (SE) */
#define P02_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A830u)

/** \brief 34, Selection Register for SCR Port Control */
#define P02_PCSRSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PCSRSEL*)0xF003A834u)

/** \brief 0, Port 02 Output Modification Register */
#define P02_OMR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMR*)0xF003A838u)

/** \brief 4, Port Output Modification Clear Register */
#define P02_OMCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMCR*)0xF003A83Cu)

/** \brief 8, Port Output Modification Set Register */
#define P02_OMSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMSR*)0xF003A840u)

/** \brief 0, Write access enable register A */
#define P02_ACCGRP0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A890u)

/** \brief 4, Write access enable register B */
#define P02_ACCGRP0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A894u)

/** \brief 8, Read access enable register A */
#define P02_ACCGRP0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A898u)

/** \brief C, Read access enable register B */
#define P02_ACCGRP0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A89Cu)

/** \brief 10, VM access enable register */
#define P02_ACCGRP0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A8A0u)

/** \brief 14, PRS access enable register */
#define P02_ACCGRP0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A8A4u)

/** \brief 1C, PROT Register Endinit */
#define P02_ACCGRP0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A8ACu)

/** \brief 20, Write access enable register A */
#define P02_ACCGRP1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A8B0u)

/** \brief 24, Write access enable register B */
#define P02_ACCGRP1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A8B4u)

/** \brief 28, Read access enable register A */
#define P02_ACCGRP1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A8B8u)

/** \brief 2C, Read access enable register B */
#define P02_ACCGRP1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A8BCu)

/** \brief 30, VM access enable register */
#define P02_ACCGRP1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A8C0u)

/** \brief 34, PRS access enable register */
#define P02_ACCGRP1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A8C4u)

/** \brief 3C, PROT Register Endinit */
#define P02_ACCGRP1_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A8CCu)

/** \brief 40, Write access enable register A */
#define P02_ACCGRP2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A8D0u)

/** \brief 44, Write access enable register B */
#define P02_ACCGRP2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A8D4u)

/** \brief 48, Read access enable register A */
#define P02_ACCGRP2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A8D8u)

/** \brief 4C, Read access enable register B */
#define P02_ACCGRP2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A8DCu)

/** \brief 50, VM access enable register */
#define P02_ACCGRP2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A8E0u)

/** \brief 54, PRS access enable register */
#define P02_ACCGRP2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A8E4u)

/** \brief 5C, PROT Register Endinit */
#define P02_ACCGRP2_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A8ECu)

/** \brief 60, Write access enable register A */
#define P02_ACCGRP3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A8F0u)

/** \brief 64, Write access enable register B */
#define P02_ACCGRP3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A8F4u)

/** \brief 68, Read access enable register A */
#define P02_ACCGRP3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A8F8u)

/** \brief 6C, Read access enable register B */
#define P02_ACCGRP3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A8FCu)

/** \brief 70, VM access enable register */
#define P02_ACCGRP3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A900u)

/** \brief 74, PRS access enable register */
#define P02_ACCGRP3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A904u)

/** \brief 7C, PROT Register Endinit */
#define P02_ACCGRP3_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A90Cu)

/** \brief 80, Write access enable register A */
#define P02_ACCGRP4_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A910u)

/** \brief 84, Write access enable register B */
#define P02_ACCGRP4_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A914u)

/** \brief 88, Read access enable register A */
#define P02_ACCGRP4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A918u)

/** \brief 8C, Read access enable register B */
#define P02_ACCGRP4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A91Cu)

/** \brief 90, VM access enable register */
#define P02_ACCGRP4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A920u)

/** \brief 94, PRS access enable register */
#define P02_ACCGRP4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A924u)

/** \brief 9C, PROT Register Endinit */
#define P02_ACCGRP4_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A92Cu)

/** \brief A0, Write access enable register A */
#define P02_ACCGRP5_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A930u)

/** \brief A4, Write access enable register B */
#define P02_ACCGRP5_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A934u)

/** \brief A8, Read access enable register A */
#define P02_ACCGRP5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A938u)

/** \brief AC, Read access enable register B */
#define P02_ACCGRP5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A93Cu)

/** \brief B0, VM access enable register */
#define P02_ACCGRP5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A940u)

/** \brief B4, PRS access enable register */
#define P02_ACCGRP5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A944u)

/** \brief BC, PROT Register Endinit */
#define P02_ACCGRP5_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A94Cu)

/** \brief C0, Write access enable register A */
#define P02_ACCGRP6_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A950u)

/** \brief C4, Write access enable register B */
#define P02_ACCGRP6_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A954u)

/** \brief C8, Read access enable register A */
#define P02_ACCGRP6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A958u)

/** \brief CC, Read access enable register B */
#define P02_ACCGRP6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A95Cu)

/** \brief D0, VM access enable register */
#define P02_ACCGRP6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A960u)

/** \brief D4, PRS access enable register */
#define P02_ACCGRP6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A964u)

/** \brief DC, PROT Register Endinit */
#define P02_ACCGRP6_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A96Cu)

/** \brief E0, Write access enable register A */
#define P02_ACCGRP7_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A970u)

/** \brief E4, Write access enable register B */
#define P02_ACCGRP7_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A974u)

/** \brief E8, Read access enable register A */
#define P02_ACCGRP7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A978u)

/** \brief EC, Read access enable register B */
#define P02_ACCGRP7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A97Cu)

/** \brief F0, VM access enable register */
#define P02_ACCGRP7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A980u)

/** \brief F4, PRS access enable register */
#define P02_ACCGRP7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A984u)

/** \brief FC, PROT Register Endinit */
#define P02_ACCGRP7_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A98Cu)

/** \brief 100, Write access enable register A */
#define P02_ACCGRP8_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A990u)

/** \brief 104, Write access enable register B */
#define P02_ACCGRP8_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A994u)

/** \brief 108, Read access enable register A */
#define P02_ACCGRP8_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A998u)

/** \brief 10C, Read access enable register B */
#define P02_ACCGRP8_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A99Cu)

/** \brief 110, VM access enable register */
#define P02_ACCGRP8_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A9A0u)

/** \brief 114, PRS access enable register */
#define P02_ACCGRP8_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A9A4u)

/** \brief 11C, PROT Register Endinit */
#define P02_ACCGRP8_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A9ACu)

/** \brief 120, Write access enable register A */
#define P02_ACCGRP9_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A9B0u)

/** \brief 124, Write access enable register B */
#define P02_ACCGRP9_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A9B4u)

/** \brief 128, Read access enable register A */
#define P02_ACCGRP9_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A9B8u)

/** \brief 12C, Read access enable register B */
#define P02_ACCGRP9_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A9BCu)

/** \brief 130, VM access enable register */
#define P02_ACCGRP9_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A9C0u)

/** \brief 134, PRS access enable register */
#define P02_ACCGRP9_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A9C4u)

/** \brief 13C, PROT Register Endinit */
#define P02_ACCGRP9_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A9CCu)

/** \brief 140, Write access enable register A */
#define P02_ACCGRP10_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A9D0u)

/** \brief 144, Write access enable register B */
#define P02_ACCGRP10_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A9D4u)

/** \brief 148, Read access enable register A */
#define P02_ACCGRP10_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A9D8u)

/** \brief 14C, Read access enable register B */
#define P02_ACCGRP10_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A9DCu)

/** \brief 150, VM access enable register */
#define P02_ACCGRP10_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003A9E0u)

/** \brief 154, PRS access enable register */
#define P02_ACCGRP10_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003A9E4u)

/** \brief 15C, PROT Register Endinit */
#define P02_ACCGRP10_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003A9ECu)

/** \brief 160, Write access enable register A */
#define P02_ACCGRP11_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003A9F0u)

/** \brief 164, Write access enable register B */
#define P02_ACCGRP11_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003A9F4u)

/** \brief 168, Read access enable register A */
#define P02_ACCGRP11_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003A9F8u)

/** \brief 16C, Read access enable register B */
#define P02_ACCGRP11_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003A9FCu)

/** \brief 170, VM access enable register */
#define P02_ACCGRP11_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003AA00u)

/** \brief 174, PRS access enable register */
#define P02_ACCGRP11_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003AA04u)

/** \brief 17C, PROT Register Endinit */
#define P02_ACCGRP11_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003AA0Cu)

/** \brief 180, Write access enable register A */
#define P02_ACCGRP12_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003AA10u)

/** \brief 184, Write access enable register B */
#define P02_ACCGRP12_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003AA14u)

/** \brief 188, Read access enable register A */
#define P02_ACCGRP12_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003AA18u)

/** \brief 18C, Read access enable register B */
#define P02_ACCGRP12_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003AA1Cu)

/** \brief 190, VM access enable register */
#define P02_ACCGRP12_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003AA20u)

/** \brief 194, PRS access enable register */
#define P02_ACCGRP12_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003AA24u)

/** \brief 19C, PROT Register Endinit */
#define P02_ACCGRP12_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003AA2Cu)

/** \brief 1A0, Write access enable register A */
#define P02_ACCGRP13_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003AA30u)

/** \brief 1A4, Write access enable register B */
#define P02_ACCGRP13_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003AA34u)

/** \brief 1A8, Read access enable register A */
#define P02_ACCGRP13_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003AA38u)

/** \brief 1AC, Read access enable register B */
#define P02_ACCGRP13_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003AA3Cu)

/** \brief 1B0, VM access enable register */
#define P02_ACCGRP13_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003AA40u)

/** \brief 1B4, PRS access enable register */
#define P02_ACCGRP13_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003AA44u)

/** \brief 1BC, PROT Register Endinit */
#define P02_ACCGRP13_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003AA4Cu)

/** \brief 1C0, Write access enable register A */
#define P02_ACCGRP14_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003AA50u)

/** \brief 1C4, Write access enable register B */
#define P02_ACCGRP14_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003AA54u)

/** \brief 1C8, Read access enable register A */
#define P02_ACCGRP14_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003AA58u)

/** \brief 1CC, Read access enable register B */
#define P02_ACCGRP14_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003AA5Cu)

/** \brief 1D0, VM access enable register */
#define P02_ACCGRP14_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003AA60u)

/** \brief 1D4, PRS access enable register */
#define P02_ACCGRP14_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003AA64u)

/** \brief 1DC, PROT Register Endinit */
#define P02_ACCGRP14_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003AA6Cu)

/** \brief 1E0, Write access enable register A */
#define P02_ACCGRP15_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003AA70u)

/** \brief 1E4, Write access enable register B */
#define P02_ACCGRP15_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003AA74u)

/** \brief 1E8, Read access enable register A */
#define P02_ACCGRP15_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003AA78u)

/** \brief 1EC, Read access enable register B */
#define P02_ACCGRP15_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003AA7Cu)

/** \brief 1F0, VM access enable register */
#define P02_ACCGRP15_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003AA80u)

/** \brief 1F4, PRS access enable register */
#define P02_ACCGRP15_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003AA84u)

/** \brief 1FC, PROT Register Endinit */
#define P02_ACCGRP15_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003AA8Cu)

/** \brief 0, Port GPIO Control Register for pin # 00 */
#define P02_PADCFG0_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003AB00u)

/** \brief 4, Port Pad configuration Control Register for pad00 */
#define P02_PADCFG0_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003AB04u)

/** \brief 8, Port Pad Access Control Register for pad00 */
#define P02_PADCFG0_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003AB08u)

/** \brief C, Port Pad Safety and Security Control Register for pad00 */
#define P02_PADCFG0_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003AB0Cu)

/** \brief 10, Port GPIO Control Register for pin # 01 */
#define P02_PADCFG1_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003AB10u)

/** \brief 14, Port Pad configuration Control Register for pad01 */
#define P02_PADCFG1_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003AB14u)

/** \brief 18, Port Pad Access Control Register for pad01 */
#define P02_PADCFG1_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003AB18u)

/** \brief 1C, Port Pad Safety and Security Control Register for pad01 */
#define P02_PADCFG1_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003AB1Cu)

/** \brief 20, Port GPIO Control Register for pin # 02 */
#define P02_PADCFG2_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003AB20u)

/** \brief 24, Port Pad configuration Control Register for pad02 */
#define P02_PADCFG2_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003AB24u)

/** \brief 28, Port Pad Access Control Register for pad02 */
#define P02_PADCFG2_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003AB28u)

/** \brief 2C, Port Pad Safety and Security Control Register for pad02 */
#define P02_PADCFG2_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003AB2Cu)

/** \brief 30, Port GPIO Control Register for pin # 03 */
#define P02_PADCFG3_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003AB30u)

/** \brief 34, Port Pad configuration Control Register for pad03 */
#define P02_PADCFG3_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003AB34u)

/** \brief 38, Port Pad Access Control Register for pad03 */
#define P02_PADCFG3_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003AB38u)

/** \brief 3C, Port Pad Safety and Security Control Register for pad03 */
#define P02_PADCFG3_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003AB3Cu)

/** \brief 40, Port GPIO Control Register for pin # 04 */
#define P02_PADCFG4_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003AB40u)

/** \brief 44, Port Pad configuration Control Register for pad04 */
#define P02_PADCFG4_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003AB44u)

/** \brief 48, Port Pad Access Control Register for pad04 */
#define P02_PADCFG4_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003AB48u)

/** \brief 4C, Port Pad Safety and Security Control Register for pad04 */
#define P02_PADCFG4_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003AB4Cu)

/** \brief 50, Port GPIO Control Register for pin # 05 */
#define P02_PADCFG5_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003AB50u)

/** \brief 54, Port Pad configuration Control Register for pad05 */
#define P02_PADCFG5_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003AB54u)

/** \brief 58, Port Pad Access Control Register for pad05 */
#define P02_PADCFG5_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003AB58u)

/** \brief 5C, Port Pad Safety and Security Control Register for pad05 */
#define P02_PADCFG5_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003AB5Cu)

/** \brief 60, Port GPIO Control Register for pin # 06 */
#define P02_PADCFG6_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003AB60u)

/** \brief 64, Port Pad configuration Control Register for pad06 */
#define P02_PADCFG6_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003AB64u)

/** \brief 68, Port Pad Access Control Register for pad06 */
#define P02_PADCFG6_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003AB68u)

/** \brief 6C, Port Pad Safety and Security Control Register for pad06 */
#define P02_PADCFG6_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003AB6Cu)

/** \brief 70, Port GPIO Control Register for pin # 07 */
#define P02_PADCFG7_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003AB70u)

/** \brief 74, Port Pad configuration Control Register for pad07 */
#define P02_PADCFG7_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003AB74u)

/** \brief 78, Port Pad Access Control Register for pad07 */
#define P02_PADCFG7_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003AB78u)

/** \brief 7C, Port Pad Safety and Security Control Register for pad07 */
#define P02_PADCFG7_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003AB7Cu)

/** \brief 80, Port GPIO Control Register for pin # 08 */
#define P02_PADCFG8_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003AB80u)

/** \brief 84, Port Pad configuration Control Register for pad08 */
#define P02_PADCFG8_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003AB84u)

/** \brief 88, Port Pad Access Control Register for pad08 */
#define P02_PADCFG8_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003AB88u)

/** \brief 8C, Port Pad Safety and Security Control Register for pad08 */
#define P02_PADCFG8_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003AB8Cu)

/** \brief 90, Port GPIO Control Register for pin # 09 */
#define P02_PADCFG9_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003AB90u)

/** \brief 94, Port Pad configuration Control Register for pad09 */
#define P02_PADCFG9_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003AB94u)

/** \brief 98, Port Pad Access Control Register for pad09 */
#define P02_PADCFG9_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003AB98u)

/** \brief 9C, Port Pad Safety and Security Control Register for pad09 */
#define P02_PADCFG9_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003AB9Cu)

/** \brief A0, Port GPIO Control Register for pin # 10 */
#define P02_PADCFG10_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003ABA0u)

/** \brief A4, Port Pad configuration Control Register for pad10 */
#define P02_PADCFG10_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003ABA4u)

/** \brief A8, Port Pad Access Control Register for pad10 */
#define P02_PADCFG10_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003ABA8u)

/** \brief AC, Port Pad Safety and Security Control Register for pad10 */
#define P02_PADCFG10_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003ABACu)

/** \brief B0, Port GPIO Control Register for pin # 11 */
#define P02_PADCFG11_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003ABB0u)

/** \brief B4, Port Pad configuration Control Register for pad11 */
#define P02_PADCFG11_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003ABB4u)

/** \brief B8, Port Pad Access Control Register for pad11 */
#define P02_PADCFG11_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003ABB8u)

/** \brief BC, Port Pad Safety and Security Control Register for pad11 */
#define P02_PADCFG11_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003ABBCu)

/** \brief C0, Port GPIO Control Register for pin # 12 */
#define P02_PADCFG12_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003ABC0u)

/** \brief C4, Port Pad configuration Control Register for pad12 */
#define P02_PADCFG12_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003ABC4u)

/** \brief C8, Port Pad Access Control Register for pad12 */
#define P02_PADCFG12_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003ABC8u)

/** \brief CC, Port Pad Safety and Security Control Register for pad12 */
#define P02_PADCFG12_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003ABCCu)

/** \brief D0, Port GPIO Control Register for pin # 13 */
#define P02_PADCFG13_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003ABD0u)

/** \brief D4, Port Pad configuration Control Register for pad13 */
#define P02_PADCFG13_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003ABD4u)

/** \brief D8, Port Pad Access Control Register for pad13 */
#define P02_PADCFG13_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003ABD8u)

/** \brief DC, Port Pad Safety and Security Control Register for pad13 */
#define P02_PADCFG13_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003ABDCu)

/** \brief E0, Port GPIO Control Register for pin # 14 */
#define P02_PADCFG14_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003ABE0u)

/** \brief E4, Port Pad configuration Control Register for pad14 */
#define P02_PADCFG14_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003ABE4u)

/** \brief E8, Port Pad Access Control Register for pad14 */
#define P02_PADCFG14_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003ABE8u)

/** \brief EC, Port Pad Safety and Security Control Register for pad14 */
#define P02_PADCFG14_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003ABECu)

/** \brief F0, Port GPIO Control Register for pin # 15 */
#define P02_PADCFG15_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003ABF0u)

/** \brief F4, Port Pad configuration Control Register for pad15 */
#define P02_PADCFG15_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003ABF4u)

/** \brief F8, Port Pad Access Control Register for pad15 */
#define P02_PADCFG15_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003ABF8u)

/** \brief FC, Port Pad Safety and Security Control Register for pad15 */
#define P02_PADCFG15_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003ABFCu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P03
 * \{  */
/** \brief 8, Module Identification Register */
#define P03_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ID*)0xF003AC08u)

/** \brief 10, Port Wake Enable Register */
#define P03_WKEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKEN*)0xF003AC10u)

/** \brief 14, Port Wake Status Register */
#define P03_WKSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKSTS*)0xF003AC14u)

/** \brief 18, Port Wake Enable Status Register */
#define P03_WKENSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTS*)0xF003AC18u)

/** \brief 1C, Port Wake Status Clear Register */
#define P03_WKENSTSCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTSCLR*)0xF003AC1Cu)

/** \brief 20, Port Output Register */
#define P03_OUT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OUT*)0xF003AC20u)

/** \brief 24, Port Input Register */
#define P03_IN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_IN*)0xF003AC24u)

/** \brief 28, Port HWSEL status Register */
#define P03_HWSELSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_HWSELSTAT*)0xF003AC28u)

/** \brief 2C, Port 03 Pin Function Decision Control Register */
#define P03_PDISC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PDISC*)0xF003AC2Cu)

/** \brief 30, PROT Register Safe Endinit (SE) */
#define P03_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003AC30u)

/** \brief 34, Selection Register for SCR Port Control */
#define P03_PCSRSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PCSRSEL*)0xF003AC34u)

/** \brief 0, Port 03 Output Modification Register */
#define P03_OMR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMR*)0xF003AC38u)

/** \brief 4, Port Output Modification Clear Register */
#define P03_OMCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMCR*)0xF003AC3Cu)

/** \brief 8, Port Output Modification Set Register */
#define P03_OMSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMSR*)0xF003AC40u)

/** \brief 0, Write access enable register A */
#define P03_ACCGRP0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003AC90u)

/** \brief 4, Write access enable register B */
#define P03_ACCGRP0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003AC94u)

/** \brief 8, Read access enable register A */
#define P03_ACCGRP0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003AC98u)

/** \brief C, Read access enable register B */
#define P03_ACCGRP0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003AC9Cu)

/** \brief 10, VM access enable register */
#define P03_ACCGRP0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003ACA0u)

/** \brief 14, PRS access enable register */
#define P03_ACCGRP0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003ACA4u)

/** \brief 1C, PROT Register Endinit */
#define P03_ACCGRP0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003ACACu)

/** \brief 20, Write access enable register A */
#define P03_ACCGRP1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003ACB0u)

/** \brief 24, Write access enable register B */
#define P03_ACCGRP1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003ACB4u)

/** \brief 28, Read access enable register A */
#define P03_ACCGRP1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003ACB8u)

/** \brief 2C, Read access enable register B */
#define P03_ACCGRP1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003ACBCu)

/** \brief 30, VM access enable register */
#define P03_ACCGRP1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003ACC0u)

/** \brief 34, PRS access enable register */
#define P03_ACCGRP1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003ACC4u)

/** \brief 3C, PROT Register Endinit */
#define P03_ACCGRP1_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003ACCCu)

/** \brief 40, Write access enable register A */
#define P03_ACCGRP2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003ACD0u)

/** \brief 44, Write access enable register B */
#define P03_ACCGRP2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003ACD4u)

/** \brief 48, Read access enable register A */
#define P03_ACCGRP2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003ACD8u)

/** \brief 4C, Read access enable register B */
#define P03_ACCGRP2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003ACDCu)

/** \brief 50, VM access enable register */
#define P03_ACCGRP2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003ACE0u)

/** \brief 54, PRS access enable register */
#define P03_ACCGRP2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003ACE4u)

/** \brief 5C, PROT Register Endinit */
#define P03_ACCGRP2_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003ACECu)

/** \brief 60, Write access enable register A */
#define P03_ACCGRP3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003ACF0u)

/** \brief 64, Write access enable register B */
#define P03_ACCGRP3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003ACF4u)

/** \brief 68, Read access enable register A */
#define P03_ACCGRP3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003ACF8u)

/** \brief 6C, Read access enable register B */
#define P03_ACCGRP3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003ACFCu)

/** \brief 70, VM access enable register */
#define P03_ACCGRP3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003AD00u)

/** \brief 74, PRS access enable register */
#define P03_ACCGRP3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003AD04u)

/** \brief 7C, PROT Register Endinit */
#define P03_ACCGRP3_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003AD0Cu)

/** \brief 80, Write access enable register A */
#define P03_ACCGRP4_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003AD10u)

/** \brief 84, Write access enable register B */
#define P03_ACCGRP4_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003AD14u)

/** \brief 88, Read access enable register A */
#define P03_ACCGRP4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003AD18u)

/** \brief 8C, Read access enable register B */
#define P03_ACCGRP4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003AD1Cu)

/** \brief 90, VM access enable register */
#define P03_ACCGRP4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003AD20u)

/** \brief 94, PRS access enable register */
#define P03_ACCGRP4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003AD24u)

/** \brief 9C, PROT Register Endinit */
#define P03_ACCGRP4_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003AD2Cu)

/** \brief A0, Write access enable register A */
#define P03_ACCGRP5_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003AD30u)

/** \brief A4, Write access enable register B */
#define P03_ACCGRP5_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003AD34u)

/** \brief A8, Read access enable register A */
#define P03_ACCGRP5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003AD38u)

/** \brief AC, Read access enable register B */
#define P03_ACCGRP5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003AD3Cu)

/** \brief B0, VM access enable register */
#define P03_ACCGRP5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003AD40u)

/** \brief B4, PRS access enable register */
#define P03_ACCGRP5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003AD44u)

/** \brief BC, PROT Register Endinit */
#define P03_ACCGRP5_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003AD4Cu)

/** \brief C0, Write access enable register A */
#define P03_ACCGRP6_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003AD50u)

/** \brief C4, Write access enable register B */
#define P03_ACCGRP6_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003AD54u)

/** \brief C8, Read access enable register A */
#define P03_ACCGRP6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003AD58u)

/** \brief CC, Read access enable register B */
#define P03_ACCGRP6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003AD5Cu)

/** \brief D0, VM access enable register */
#define P03_ACCGRP6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003AD60u)

/** \brief D4, PRS access enable register */
#define P03_ACCGRP6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003AD64u)

/** \brief DC, PROT Register Endinit */
#define P03_ACCGRP6_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003AD6Cu)

/** \brief E0, Write access enable register A */
#define P03_ACCGRP7_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003AD70u)

/** \brief E4, Write access enable register B */
#define P03_ACCGRP7_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003AD74u)

/** \brief E8, Read access enable register A */
#define P03_ACCGRP7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003AD78u)

/** \brief EC, Read access enable register B */
#define P03_ACCGRP7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003AD7Cu)

/** \brief F0, VM access enable register */
#define P03_ACCGRP7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003AD80u)

/** \brief F4, PRS access enable register */
#define P03_ACCGRP7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003AD84u)

/** \brief FC, PROT Register Endinit */
#define P03_ACCGRP7_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003AD8Cu)

/** \brief 100, Write access enable register A */
#define P03_ACCGRP8_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003AD90u)

/** \brief 104, Write access enable register B */
#define P03_ACCGRP8_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003AD94u)

/** \brief 108, Read access enable register A */
#define P03_ACCGRP8_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003AD98u)

/** \brief 10C, Read access enable register B */
#define P03_ACCGRP8_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003AD9Cu)

/** \brief 110, VM access enable register */
#define P03_ACCGRP8_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003ADA0u)

/** \brief 114, PRS access enable register */
#define P03_ACCGRP8_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003ADA4u)

/** \brief 11C, PROT Register Endinit */
#define P03_ACCGRP8_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003ADACu)

/** \brief 120, Write access enable register A */
#define P03_ACCGRP9_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003ADB0u)

/** \brief 124, Write access enable register B */
#define P03_ACCGRP9_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003ADB4u)

/** \brief 128, Read access enable register A */
#define P03_ACCGRP9_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003ADB8u)

/** \brief 12C, Read access enable register B */
#define P03_ACCGRP9_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003ADBCu)

/** \brief 130, VM access enable register */
#define P03_ACCGRP9_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003ADC0u)

/** \brief 134, PRS access enable register */
#define P03_ACCGRP9_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003ADC4u)

/** \brief 13C, PROT Register Endinit */
#define P03_ACCGRP9_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003ADCCu)

/** \brief 140, Write access enable register A */
#define P03_ACCGRP10_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003ADD0u)

/** \brief 144, Write access enable register B */
#define P03_ACCGRP10_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003ADD4u)

/** \brief 148, Read access enable register A */
#define P03_ACCGRP10_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003ADD8u)

/** \brief 14C, Read access enable register B */
#define P03_ACCGRP10_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003ADDCu)

/** \brief 150, VM access enable register */
#define P03_ACCGRP10_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003ADE0u)

/** \brief 154, PRS access enable register */
#define P03_ACCGRP10_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003ADE4u)

/** \brief 15C, PROT Register Endinit */
#define P03_ACCGRP10_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003ADECu)

/** \brief 160, Write access enable register A */
#define P03_ACCGRP11_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003ADF0u)

/** \brief 164, Write access enable register B */
#define P03_ACCGRP11_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003ADF4u)

/** \brief 168, Read access enable register A */
#define P03_ACCGRP11_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003ADF8u)

/** \brief 16C, Read access enable register B */
#define P03_ACCGRP11_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003ADFCu)

/** \brief 170, VM access enable register */
#define P03_ACCGRP11_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003AE00u)

/** \brief 174, PRS access enable register */
#define P03_ACCGRP11_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003AE04u)

/** \brief 17C, PROT Register Endinit */
#define P03_ACCGRP11_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003AE0Cu)

/** \brief 180, Write access enable register A */
#define P03_ACCGRP12_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003AE10u)

/** \brief 184, Write access enable register B */
#define P03_ACCGRP12_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003AE14u)

/** \brief 188, Read access enable register A */
#define P03_ACCGRP12_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003AE18u)

/** \brief 18C, Read access enable register B */
#define P03_ACCGRP12_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003AE1Cu)

/** \brief 190, VM access enable register */
#define P03_ACCGRP12_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003AE20u)

/** \brief 194, PRS access enable register */
#define P03_ACCGRP12_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003AE24u)

/** \brief 19C, PROT Register Endinit */
#define P03_ACCGRP12_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003AE2Cu)

/** \brief 1A0, Write access enable register A */
#define P03_ACCGRP13_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003AE30u)

/** \brief 1A4, Write access enable register B */
#define P03_ACCGRP13_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003AE34u)

/** \brief 1A8, Read access enable register A */
#define P03_ACCGRP13_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003AE38u)

/** \brief 1AC, Read access enable register B */
#define P03_ACCGRP13_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003AE3Cu)

/** \brief 1B0, VM access enable register */
#define P03_ACCGRP13_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003AE40u)

/** \brief 1B4, PRS access enable register */
#define P03_ACCGRP13_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003AE44u)

/** \brief 1BC, PROT Register Endinit */
#define P03_ACCGRP13_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003AE4Cu)

/** \brief 1C0, Write access enable register A */
#define P03_ACCGRP14_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003AE50u)

/** \brief 1C4, Write access enable register B */
#define P03_ACCGRP14_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003AE54u)

/** \brief 1C8, Read access enable register A */
#define P03_ACCGRP14_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003AE58u)

/** \brief 1CC, Read access enable register B */
#define P03_ACCGRP14_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003AE5Cu)

/** \brief 1D0, VM access enable register */
#define P03_ACCGRP14_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003AE60u)

/** \brief 1D4, PRS access enable register */
#define P03_ACCGRP14_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003AE64u)

/** \brief 1DC, PROT Register Endinit */
#define P03_ACCGRP14_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003AE6Cu)

/** \brief 1E0, Write access enable register A */
#define P03_ACCGRP15_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003AE70u)

/** \brief 1E4, Write access enable register B */
#define P03_ACCGRP15_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003AE74u)

/** \brief 1E8, Read access enable register A */
#define P03_ACCGRP15_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003AE78u)

/** \brief 1EC, Read access enable register B */
#define P03_ACCGRP15_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003AE7Cu)

/** \brief 1F0, VM access enable register */
#define P03_ACCGRP15_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003AE80u)

/** \brief 1F4, PRS access enable register */
#define P03_ACCGRP15_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003AE84u)

/** \brief 1FC, PROT Register Endinit */
#define P03_ACCGRP15_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003AE8Cu)

/** \brief 0, Port GPIO Control Register for pin # 00 */
#define P03_PADCFG0_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003AF00u)

/** \brief 4, Port Pad configuration Control Register for pad00 */
#define P03_PADCFG0_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003AF04u)

/** \brief 8, Port Pad Access Control Register for pad00 */
#define P03_PADCFG0_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003AF08u)

/** \brief C, Port Pad Safety and Security Control Register for pad00 */
#define P03_PADCFG0_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003AF0Cu)

/** \brief 10, Port GPIO Control Register for pin # 01 */
#define P03_PADCFG1_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003AF10u)

/** \brief 14, Port Pad configuration Control Register for pad01 */
#define P03_PADCFG1_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003AF14u)

/** \brief 18, Port Pad Access Control Register for pad01 */
#define P03_PADCFG1_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003AF18u)

/** \brief 1C, Port Pad Safety and Security Control Register for pad01 */
#define P03_PADCFG1_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003AF1Cu)

/** \brief 20, Port GPIO Control Register for pin # 02 */
#define P03_PADCFG2_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003AF20u)

/** \brief 24, Port Pad configuration Control Register for pad02 */
#define P03_PADCFG2_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003AF24u)

/** \brief 28, Port Pad Access Control Register for pad02 */
#define P03_PADCFG2_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003AF28u)

/** \brief 2C, Port Pad Safety and Security Control Register for pad02 */
#define P03_PADCFG2_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003AF2Cu)

/** \brief 30, Port GPIO Control Register for pin # 03 */
#define P03_PADCFG3_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003AF30u)

/** \brief 34, Port Pad configuration Control Register for pad03 */
#define P03_PADCFG3_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003AF34u)

/** \brief 38, Port Pad Access Control Register for pad03 */
#define P03_PADCFG3_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003AF38u)

/** \brief 3C, Port Pad Safety and Security Control Register for pad03 */
#define P03_PADCFG3_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003AF3Cu)

/** \brief 40, Port GPIO Control Register for pin # 04 */
#define P03_PADCFG4_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003AF40u)

/** \brief 44, Port Pad configuration Control Register for pad04 */
#define P03_PADCFG4_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003AF44u)

/** \brief 48, Port Pad Access Control Register for pad04 */
#define P03_PADCFG4_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003AF48u)

/** \brief 4C, Port Pad Safety and Security Control Register for pad04 */
#define P03_PADCFG4_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003AF4Cu)

/** \brief 50, Port GPIO Control Register for pin # 05 */
#define P03_PADCFG5_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003AF50u)

/** \brief 54, Port Pad configuration Control Register for pad05 */
#define P03_PADCFG5_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003AF54u)

/** \brief 58, Port Pad Access Control Register for pad05 */
#define P03_PADCFG5_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003AF58u)

/** \brief 5C, Port Pad Safety and Security Control Register for pad05 */
#define P03_PADCFG5_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003AF5Cu)

/** \brief 60, Port GPIO Control Register for pin # 06 */
#define P03_PADCFG6_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003AF60u)

/** \brief 64, Port Pad configuration Control Register for pad06 */
#define P03_PADCFG6_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003AF64u)

/** \brief 68, Port Pad Access Control Register for pad06 */
#define P03_PADCFG6_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003AF68u)

/** \brief 6C, Port Pad Safety and Security Control Register for pad06 */
#define P03_PADCFG6_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003AF6Cu)

/** \brief 70, Port GPIO Control Register for pin # 07 */
#define P03_PADCFG7_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003AF70u)

/** \brief 74, Port Pad configuration Control Register for pad07 */
#define P03_PADCFG7_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003AF74u)

/** \brief 78, Port Pad Access Control Register for pad07 */
#define P03_PADCFG7_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003AF78u)

/** \brief 7C, Port Pad Safety and Security Control Register for pad07 */
#define P03_PADCFG7_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003AF7Cu)

/** \brief 80, Port GPIO Control Register for pin # 08 */
#define P03_PADCFG8_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003AF80u)

/** \brief 84, Port Pad configuration Control Register for pad08 */
#define P03_PADCFG8_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003AF84u)

/** \brief 88, Port Pad Access Control Register for pad08 */
#define P03_PADCFG8_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003AF88u)

/** \brief 8C, Port Pad Safety and Security Control Register for pad08 */
#define P03_PADCFG8_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003AF8Cu)

/** \brief 90, Port GPIO Control Register for pin # 09 */
#define P03_PADCFG9_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003AF90u)

/** \brief 94, Port Pad configuration Control Register for pad09 */
#define P03_PADCFG9_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003AF94u)

/** \brief 98, Port Pad Access Control Register for pad09 */
#define P03_PADCFG9_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003AF98u)

/** \brief 9C, Port Pad Safety and Security Control Register for pad09 */
#define P03_PADCFG9_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003AF9Cu)

/** \brief A0, Port GPIO Control Register for pin # 10 */
#define P03_PADCFG10_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003AFA0u)

/** \brief A4, Port Pad configuration Control Register for pad10 */
#define P03_PADCFG10_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003AFA4u)

/** \brief A8, Port Pad Access Control Register for pad10 */
#define P03_PADCFG10_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003AFA8u)

/** \brief AC, Port Pad Safety and Security Control Register for pad10 */
#define P03_PADCFG10_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003AFACu)

/** \brief B0, Port GPIO Control Register for pin # 11 */
#define P03_PADCFG11_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003AFB0u)

/** \brief B4, Port Pad configuration Control Register for pad11 */
#define P03_PADCFG11_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003AFB4u)

/** \brief B8, Port Pad Access Control Register for pad11 */
#define P03_PADCFG11_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003AFB8u)

/** \brief BC, Port Pad Safety and Security Control Register for pad11 */
#define P03_PADCFG11_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003AFBCu)

/** \brief C0, Port GPIO Control Register for pin # 12 */
#define P03_PADCFG12_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003AFC0u)

/** \brief C4, Port Pad configuration Control Register for pad12 */
#define P03_PADCFG12_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003AFC4u)

/** \brief C8, Port Pad Access Control Register for pad12 */
#define P03_PADCFG12_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003AFC8u)

/** \brief CC, Port Pad Safety and Security Control Register for pad12 */
#define P03_PADCFG12_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003AFCCu)

/** \brief D0, Port GPIO Control Register for pin # 13 */
#define P03_PADCFG13_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003AFD0u)

/** \brief D4, Port Pad configuration Control Register for pad13 */
#define P03_PADCFG13_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003AFD4u)

/** \brief D8, Port Pad Access Control Register for pad13 */
#define P03_PADCFG13_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003AFD8u)

/** \brief DC, Port Pad Safety and Security Control Register for pad13 */
#define P03_PADCFG13_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003AFDCu)

/** \brief E0, Port GPIO Control Register for pin # 14 */
#define P03_PADCFG14_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003AFE0u)

/** \brief E4, Port Pad configuration Control Register for pad14 */
#define P03_PADCFG14_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003AFE4u)

/** \brief E8, Port Pad Access Control Register for pad14 */
#define P03_PADCFG14_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003AFE8u)

/** \brief EC, Port Pad Safety and Security Control Register for pad14 */
#define P03_PADCFG14_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003AFECu)

/** \brief F0, Port GPIO Control Register for pin # 15 */
#define P03_PADCFG15_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003AFF0u)

/** \brief F4, Port Pad configuration Control Register for pad15 */
#define P03_PADCFG15_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003AFF4u)

/** \brief F8, Port Pad Access Control Register for pad15 */
#define P03_PADCFG15_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003AFF8u)

/** \brief FC, Port Pad Safety and Security Control Register for pad15 */
#define P03_PADCFG15_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003AFFCu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P10
 * \{  */
/** \brief 8, Module Identification Register */
#define P10_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ID*)0xF003C808u)

/** \brief 10, Port Wake Enable Register */
#define P10_WKEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKEN*)0xF003C810u)

/** \brief 14, Port Wake Status Register */
#define P10_WKSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKSTS*)0xF003C814u)

/** \brief 18, Port Wake Enable Status Register */
#define P10_WKENSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTS*)0xF003C818u)

/** \brief 1C, Port Wake Status Clear Register */
#define P10_WKENSTSCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTSCLR*)0xF003C81Cu)

/** \brief 20, Port Output Register */
#define P10_OUT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OUT*)0xF003C820u)

/** \brief 24, Port Input Register */
#define P10_IN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_IN*)0xF003C824u)

/** \brief 28, Port HWSEL status Register */
#define P10_HWSELSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_HWSELSTAT*)0xF003C828u)

/** \brief 2C, Port 10 Pin Function Decision Control Register */
#define P10_PDISC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PDISC*)0xF003C82Cu)

/** \brief 30, PROT Register Safe Endinit (SE) */
#define P10_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003C830u)

/** \brief 34, Selection Register for SCR Port Control */
#define P10_PCSRSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PCSRSEL*)0xF003C834u)

/** \brief 0, Port 10 Output Modification Register */
#define P10_OMR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMR*)0xF003C838u)

/** \brief 4, Port Output Modification Clear Register */
#define P10_OMCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMCR*)0xF003C83Cu)

/** \brief 8, Port Output Modification Set Register */
#define P10_OMSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMSR*)0xF003C840u)

/** \brief 0, Write access enable register A */
#define P10_ACCGRP0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003C890u)

/** \brief 4, Write access enable register B */
#define P10_ACCGRP0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003C894u)

/** \brief 8, Read access enable register A */
#define P10_ACCGRP0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003C898u)

/** \brief C, Read access enable register B */
#define P10_ACCGRP0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003C89Cu)

/** \brief 10, VM access enable register */
#define P10_ACCGRP0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003C8A0u)

/** \brief 14, PRS access enable register */
#define P10_ACCGRP0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003C8A4u)

/** \brief 1C, PROT Register Endinit */
#define P10_ACCGRP0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003C8ACu)

/** \brief 20, Write access enable register A */
#define P10_ACCGRP1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003C8B0u)

/** \brief 24, Write access enable register B */
#define P10_ACCGRP1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003C8B4u)

/** \brief 28, Read access enable register A */
#define P10_ACCGRP1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003C8B8u)

/** \brief 2C, Read access enable register B */
#define P10_ACCGRP1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003C8BCu)

/** \brief 30, VM access enable register */
#define P10_ACCGRP1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003C8C0u)

/** \brief 34, PRS access enable register */
#define P10_ACCGRP1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003C8C4u)

/** \brief 3C, PROT Register Endinit */
#define P10_ACCGRP1_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003C8CCu)

/** \brief 40, Write access enable register A */
#define P10_ACCGRP2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003C8D0u)

/** \brief 44, Write access enable register B */
#define P10_ACCGRP2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003C8D4u)

/** \brief 48, Read access enable register A */
#define P10_ACCGRP2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003C8D8u)

/** \brief 4C, Read access enable register B */
#define P10_ACCGRP2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003C8DCu)

/** \brief 50, VM access enable register */
#define P10_ACCGRP2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003C8E0u)

/** \brief 54, PRS access enable register */
#define P10_ACCGRP2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003C8E4u)

/** \brief 5C, PROT Register Endinit */
#define P10_ACCGRP2_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003C8ECu)

/** \brief 60, Write access enable register A */
#define P10_ACCGRP3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003C8F0u)

/** \brief 64, Write access enable register B */
#define P10_ACCGRP3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003C8F4u)

/** \brief 68, Read access enable register A */
#define P10_ACCGRP3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003C8F8u)

/** \brief 6C, Read access enable register B */
#define P10_ACCGRP3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003C8FCu)

/** \brief 70, VM access enable register */
#define P10_ACCGRP3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003C900u)

/** \brief 74, PRS access enable register */
#define P10_ACCGRP3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003C904u)

/** \brief 7C, PROT Register Endinit */
#define P10_ACCGRP3_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003C90Cu)

/** \brief 80, Write access enable register A */
#define P10_ACCGRP4_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003C910u)

/** \brief 84, Write access enable register B */
#define P10_ACCGRP4_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003C914u)

/** \brief 88, Read access enable register A */
#define P10_ACCGRP4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003C918u)

/** \brief 8C, Read access enable register B */
#define P10_ACCGRP4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003C91Cu)

/** \brief 90, VM access enable register */
#define P10_ACCGRP4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003C920u)

/** \brief 94, PRS access enable register */
#define P10_ACCGRP4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003C924u)

/** \brief 9C, PROT Register Endinit */
#define P10_ACCGRP4_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003C92Cu)

/** \brief A0, Write access enable register A */
#define P10_ACCGRP5_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003C930u)

/** \brief A4, Write access enable register B */
#define P10_ACCGRP5_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003C934u)

/** \brief A8, Read access enable register A */
#define P10_ACCGRP5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003C938u)

/** \brief AC, Read access enable register B */
#define P10_ACCGRP5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003C93Cu)

/** \brief B0, VM access enable register */
#define P10_ACCGRP5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003C940u)

/** \brief B4, PRS access enable register */
#define P10_ACCGRP5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003C944u)

/** \brief BC, PROT Register Endinit */
#define P10_ACCGRP5_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003C94Cu)

/** \brief C0, Write access enable register A */
#define P10_ACCGRP6_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003C950u)

/** \brief C4, Write access enable register B */
#define P10_ACCGRP6_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003C954u)

/** \brief C8, Read access enable register A */
#define P10_ACCGRP6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003C958u)

/** \brief CC, Read access enable register B */
#define P10_ACCGRP6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003C95Cu)

/** \brief D0, VM access enable register */
#define P10_ACCGRP6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003C960u)

/** \brief D4, PRS access enable register */
#define P10_ACCGRP6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003C964u)

/** \brief DC, PROT Register Endinit */
#define P10_ACCGRP6_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003C96Cu)

/** \brief E0, Write access enable register A */
#define P10_ACCGRP7_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003C970u)

/** \brief E4, Write access enable register B */
#define P10_ACCGRP7_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003C974u)

/** \brief E8, Read access enable register A */
#define P10_ACCGRP7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003C978u)

/** \brief EC, Read access enable register B */
#define P10_ACCGRP7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003C97Cu)

/** \brief F0, VM access enable register */
#define P10_ACCGRP7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003C980u)

/** \brief F4, PRS access enable register */
#define P10_ACCGRP7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003C984u)

/** \brief FC, PROT Register Endinit */
#define P10_ACCGRP7_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003C98Cu)

/** \brief 100, Write access enable register A */
#define P10_ACCGRP8_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003C990u)

/** \brief 104, Write access enable register B */
#define P10_ACCGRP8_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003C994u)

/** \brief 108, Read access enable register A */
#define P10_ACCGRP8_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003C998u)

/** \brief 10C, Read access enable register B */
#define P10_ACCGRP8_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003C99Cu)

/** \brief 110, VM access enable register */
#define P10_ACCGRP8_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003C9A0u)

/** \brief 114, PRS access enable register */
#define P10_ACCGRP8_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003C9A4u)

/** \brief 11C, PROT Register Endinit */
#define P10_ACCGRP8_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003C9ACu)

/** \brief 120, Write access enable register A */
#define P10_ACCGRP9_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003C9B0u)

/** \brief 124, Write access enable register B */
#define P10_ACCGRP9_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003C9B4u)

/** \brief 128, Read access enable register A */
#define P10_ACCGRP9_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003C9B8u)

/** \brief 12C, Read access enable register B */
#define P10_ACCGRP9_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003C9BCu)

/** \brief 130, VM access enable register */
#define P10_ACCGRP9_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003C9C0u)

/** \brief 134, PRS access enable register */
#define P10_ACCGRP9_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003C9C4u)

/** \brief 13C, PROT Register Endinit */
#define P10_ACCGRP9_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003C9CCu)

/** \brief 140, Write access enable register A */
#define P10_ACCGRP10_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003C9D0u)

/** \brief 144, Write access enable register B */
#define P10_ACCGRP10_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003C9D4u)

/** \brief 148, Read access enable register A */
#define P10_ACCGRP10_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003C9D8u)

/** \brief 14C, Read access enable register B */
#define P10_ACCGRP10_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003C9DCu)

/** \brief 150, VM access enable register */
#define P10_ACCGRP10_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003C9E0u)

/** \brief 154, PRS access enable register */
#define P10_ACCGRP10_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003C9E4u)

/** \brief 15C, PROT Register Endinit */
#define P10_ACCGRP10_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003C9ECu)

/** \brief 160, Write access enable register A */
#define P10_ACCGRP11_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003C9F0u)

/** \brief 164, Write access enable register B */
#define P10_ACCGRP11_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003C9F4u)

/** \brief 168, Read access enable register A */
#define P10_ACCGRP11_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003C9F8u)

/** \brief 16C, Read access enable register B */
#define P10_ACCGRP11_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003C9FCu)

/** \brief 170, VM access enable register */
#define P10_ACCGRP11_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003CA00u)

/** \brief 174, PRS access enable register */
#define P10_ACCGRP11_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003CA04u)

/** \brief 17C, PROT Register Endinit */
#define P10_ACCGRP11_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003CA0Cu)

/** \brief 180, Write access enable register A */
#define P10_ACCGRP12_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003CA10u)

/** \brief 184, Write access enable register B */
#define P10_ACCGRP12_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003CA14u)

/** \brief 188, Read access enable register A */
#define P10_ACCGRP12_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003CA18u)

/** \brief 18C, Read access enable register B */
#define P10_ACCGRP12_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003CA1Cu)

/** \brief 190, VM access enable register */
#define P10_ACCGRP12_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003CA20u)

/** \brief 194, PRS access enable register */
#define P10_ACCGRP12_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003CA24u)

/** \brief 19C, PROT Register Endinit */
#define P10_ACCGRP12_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003CA2Cu)

/** \brief 1A0, Write access enable register A */
#define P10_ACCGRP13_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003CA30u)

/** \brief 1A4, Write access enable register B */
#define P10_ACCGRP13_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003CA34u)

/** \brief 1A8, Read access enable register A */
#define P10_ACCGRP13_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003CA38u)

/** \brief 1AC, Read access enable register B */
#define P10_ACCGRP13_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003CA3Cu)

/** \brief 1B0, VM access enable register */
#define P10_ACCGRP13_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003CA40u)

/** \brief 1B4, PRS access enable register */
#define P10_ACCGRP13_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003CA44u)

/** \brief 1BC, PROT Register Endinit */
#define P10_ACCGRP13_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003CA4Cu)

/** \brief 1C0, Write access enable register A */
#define P10_ACCGRP14_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003CA50u)

/** \brief 1C4, Write access enable register B */
#define P10_ACCGRP14_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003CA54u)

/** \brief 1C8, Read access enable register A */
#define P10_ACCGRP14_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003CA58u)

/** \brief 1CC, Read access enable register B */
#define P10_ACCGRP14_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003CA5Cu)

/** \brief 1D0, VM access enable register */
#define P10_ACCGRP14_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003CA60u)

/** \brief 1D4, PRS access enable register */
#define P10_ACCGRP14_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003CA64u)

/** \brief 1DC, PROT Register Endinit */
#define P10_ACCGRP14_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003CA6Cu)

/** \brief 1E0, Write access enable register A */
#define P10_ACCGRP15_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003CA70u)

/** \brief 1E4, Write access enable register B */
#define P10_ACCGRP15_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003CA74u)

/** \brief 1E8, Read access enable register A */
#define P10_ACCGRP15_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003CA78u)

/** \brief 1EC, Read access enable register B */
#define P10_ACCGRP15_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003CA7Cu)

/** \brief 1F0, VM access enable register */
#define P10_ACCGRP15_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003CA80u)

/** \brief 1F4, PRS access enable register */
#define P10_ACCGRP15_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003CA84u)

/** \brief 1FC, PROT Register Endinit */
#define P10_ACCGRP15_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003CA8Cu)

/** \brief 0, Port GPIO Control Register for pin # 00 */
#define P10_PADCFG0_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003CB00u)

/** \brief 4, Port Pad configuration Control Register for pad00 */
#define P10_PADCFG0_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003CB04u)

/** \brief 8, Port Pad Access Control Register for pad00 */
#define P10_PADCFG0_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003CB08u)

/** \brief C, Port Pad Safety and Security Control Register for pad00 */
#define P10_PADCFG0_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003CB0Cu)

/** \brief 10, Port GPIO Control Register for pin # 01 */
#define P10_PADCFG1_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003CB10u)

/** \brief 14, Port Pad configuration Control Register for pad01 */
#define P10_PADCFG1_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003CB14u)

/** \brief 18, Port Pad Access Control Register for pad01 */
#define P10_PADCFG1_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003CB18u)

/** \brief 1C, Port Pad Safety and Security Control Register for pad01 */
#define P10_PADCFG1_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003CB1Cu)

/** \brief 20, Port GPIO Control Register for pin # 02 */
#define P10_PADCFG2_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003CB20u)

/** \brief 24, Port Pad configuration Control Register for pad02 */
#define P10_PADCFG2_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003CB24u)

/** \brief 28, Port Pad Access Control Register for pad02 */
#define P10_PADCFG2_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003CB28u)

/** \brief 2C, Port Pad Safety and Security Control Register for pad02 */
#define P10_PADCFG2_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003CB2Cu)

/** \brief 30, Port GPIO Control Register for pin # 03 */
#define P10_PADCFG3_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003CB30u)

/** \brief 34, Port Pad configuration Control Register for pad03 */
#define P10_PADCFG3_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003CB34u)

/** \brief 38, Port Pad Access Control Register for pad03 */
#define P10_PADCFG3_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003CB38u)

/** \brief 3C, Port Pad Safety and Security Control Register for pad03 */
#define P10_PADCFG3_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003CB3Cu)

/** \brief 40, Port GPIO Control Register for pin # 04 */
#define P10_PADCFG4_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003CB40u)

/** \brief 44, Port Pad configuration Control Register for pad04 */
#define P10_PADCFG4_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003CB44u)

/** \brief 48, Port Pad Access Control Register for pad04 */
#define P10_PADCFG4_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003CB48u)

/** \brief 4C, Port Pad Safety and Security Control Register for pad04 */
#define P10_PADCFG4_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003CB4Cu)

/** \brief 50, Port GPIO Control Register for pin # 05 */
#define P10_PADCFG5_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003CB50u)

/** \brief 54, Port Pad configuration Control Register for pad05 */
#define P10_PADCFG5_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003CB54u)

/** \brief 58, Port Pad Access Control Register for pad05 */
#define P10_PADCFG5_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003CB58u)

/** \brief 5C, Port Pad Safety and Security Control Register for pad05 */
#define P10_PADCFG5_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003CB5Cu)

/** \brief 60, Port GPIO Control Register for pin # 06 */
#define P10_PADCFG6_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003CB60u)

/** \brief 64, Port Pad configuration Control Register for pad06 */
#define P10_PADCFG6_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003CB64u)

/** \brief 68, Port Pad Access Control Register for pad06 */
#define P10_PADCFG6_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003CB68u)

/** \brief 6C, Port Pad Safety and Security Control Register for pad06 */
#define P10_PADCFG6_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003CB6Cu)

/** \brief 70, Port GPIO Control Register for pin # 07 */
#define P10_PADCFG7_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003CB70u)

/** \brief 74, Port Pad configuration Control Register for pad07 */
#define P10_PADCFG7_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003CB74u)

/** \brief 78, Port Pad Access Control Register for pad07 */
#define P10_PADCFG7_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003CB78u)

/** \brief 7C, Port Pad Safety and Security Control Register for pad07 */
#define P10_PADCFG7_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003CB7Cu)

/** \brief 80, Port GPIO Control Register for pin # 08 */
#define P10_PADCFG8_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003CB80u)

/** \brief 84, Port Pad configuration Control Register for pad08 */
#define P10_PADCFG8_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003CB84u)

/** \brief 88, Port Pad Access Control Register for pad08 */
#define P10_PADCFG8_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003CB88u)

/** \brief 8C, Port Pad Safety and Security Control Register for pad08 */
#define P10_PADCFG8_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003CB8Cu)

/** \brief 90, Port GPIO Control Register for pin # 09 */
#define P10_PADCFG9_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003CB90u)

/** \brief 94, Port Pad configuration Control Register for pad09 */
#define P10_PADCFG9_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003CB94u)

/** \brief 98, Port Pad Access Control Register for pad09 */
#define P10_PADCFG9_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003CB98u)

/** \brief 9C, Port Pad Safety and Security Control Register for pad09 */
#define P10_PADCFG9_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003CB9Cu)

/** \brief A0, Port GPIO Control Register for pin # 10 */
#define P10_PADCFG10_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003CBA0u)

/** \brief A4, Port Pad configuration Control Register for pad10 */
#define P10_PADCFG10_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003CBA4u)

/** \brief A8, Port Pad Access Control Register for pad10 */
#define P10_PADCFG10_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003CBA8u)

/** \brief AC, Port Pad Safety and Security Control Register for pad10 */
#define P10_PADCFG10_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003CBACu)

/** \brief B0, Port GPIO Control Register for pin # 11 */
#define P10_PADCFG11_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003CBB0u)

/** \brief B4, Port Pad configuration Control Register for pad11 */
#define P10_PADCFG11_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003CBB4u)

/** \brief B8, Port Pad Access Control Register for pad11 */
#define P10_PADCFG11_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003CBB8u)

/** \brief BC, Port Pad Safety and Security Control Register for pad11 */
#define P10_PADCFG11_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003CBBCu)

/** \brief C0, Port GPIO Control Register for pin # 12 */
#define P10_PADCFG12_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003CBC0u)

/** \brief C4, Port Pad configuration Control Register for pad12 */
#define P10_PADCFG12_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003CBC4u)

/** \brief C8, Port Pad Access Control Register for pad12 */
#define P10_PADCFG12_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003CBC8u)

/** \brief CC, Port Pad Safety and Security Control Register for pad12 */
#define P10_PADCFG12_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003CBCCu)

/** \brief D0, Port GPIO Control Register for pin # 13 */
#define P10_PADCFG13_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003CBD0u)

/** \brief D4, Port Pad configuration Control Register for pad13 */
#define P10_PADCFG13_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003CBD4u)

/** \brief D8, Port Pad Access Control Register for pad13 */
#define P10_PADCFG13_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003CBD8u)

/** \brief DC, Port Pad Safety and Security Control Register for pad13 */
#define P10_PADCFG13_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003CBDCu)

/** \brief E0, Port GPIO Control Register for pin # 14 */
#define P10_PADCFG14_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003CBE0u)

/** \brief E4, Port Pad configuration Control Register for pad14 */
#define P10_PADCFG14_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003CBE4u)

/** \brief E8, Port Pad Access Control Register for pad14 */
#define P10_PADCFG14_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003CBE8u)

/** \brief EC, Port Pad Safety and Security Control Register for pad14 */
#define P10_PADCFG14_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003CBECu)

/** \brief F0, Port GPIO Control Register for pin # 15 */
#define P10_PADCFG15_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003CBF0u)

/** \brief F4, Port Pad configuration Control Register for pad15 */
#define P10_PADCFG15_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003CBF4u)

/** \brief F8, Port Pad Access Control Register for pad15 */
#define P10_PADCFG15_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003CBF8u)

/** \brief FC, Port Pad Safety and Security Control Register for pad15 */
#define P10_PADCFG15_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003CBFCu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P11
 * \{  */
/** \brief 8, Module Identification Register */
#define P11_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ID*)0xF003CC08u)

/** \brief 10, Port Wake Enable Register */
#define P11_WKEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKEN*)0xF003CC10u)

/** \brief 14, Port Wake Status Register */
#define P11_WKSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKSTS*)0xF003CC14u)

/** \brief 18, Port Wake Enable Status Register */
#define P11_WKENSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTS*)0xF003CC18u)

/** \brief 1C, Port Wake Status Clear Register */
#define P11_WKENSTSCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTSCLR*)0xF003CC1Cu)

/** \brief 20, Port Output Register */
#define P11_OUT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OUT*)0xF003CC20u)

/** \brief 24, Port Input Register */
#define P11_IN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_IN*)0xF003CC24u)

/** \brief 28, Port HWSEL status Register */
#define P11_HWSELSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_HWSELSTAT*)0xF003CC28u)

/** \brief 2C, Port 11 Pin Function Decision Control Register */
#define P11_PDISC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PDISC*)0xF003CC2Cu)

/** \brief 30, PROT Register Safe Endinit (SE) */
#define P11_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003CC30u)

/** \brief 34, Selection Register for SCR Port Control */
#define P11_PCSRSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PCSRSEL*)0xF003CC34u)

/** \brief 0, Port 11 Output Modification Register */
#define P11_OMR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMR*)0xF003CC38u)

/** \brief 4, Port Output Modification Clear Register */
#define P11_OMCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMCR*)0xF003CC3Cu)

/** \brief 8, Port Output Modification Set Register */
#define P11_OMSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMSR*)0xF003CC40u)

/** \brief 0, Write access enable register A */
#define P11_ACCGRP0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003CC90u)

/** \brief 4, Write access enable register B */
#define P11_ACCGRP0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003CC94u)

/** \brief 8, Read access enable register A */
#define P11_ACCGRP0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003CC98u)

/** \brief C, Read access enable register B */
#define P11_ACCGRP0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003CC9Cu)

/** \brief 10, VM access enable register */
#define P11_ACCGRP0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003CCA0u)

/** \brief 14, PRS access enable register */
#define P11_ACCGRP0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003CCA4u)

/** \brief 1C, PROT Register Endinit */
#define P11_ACCGRP0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003CCACu)

/** \brief 20, Write access enable register A */
#define P11_ACCGRP1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003CCB0u)

/** \brief 24, Write access enable register B */
#define P11_ACCGRP1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003CCB4u)

/** \brief 28, Read access enable register A */
#define P11_ACCGRP1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003CCB8u)

/** \brief 2C, Read access enable register B */
#define P11_ACCGRP1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003CCBCu)

/** \brief 30, VM access enable register */
#define P11_ACCGRP1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003CCC0u)

/** \brief 34, PRS access enable register */
#define P11_ACCGRP1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003CCC4u)

/** \brief 3C, PROT Register Endinit */
#define P11_ACCGRP1_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003CCCCu)

/** \brief 40, Write access enable register A */
#define P11_ACCGRP2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003CCD0u)

/** \brief 44, Write access enable register B */
#define P11_ACCGRP2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003CCD4u)

/** \brief 48, Read access enable register A */
#define P11_ACCGRP2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003CCD8u)

/** \brief 4C, Read access enable register B */
#define P11_ACCGRP2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003CCDCu)

/** \brief 50, VM access enable register */
#define P11_ACCGRP2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003CCE0u)

/** \brief 54, PRS access enable register */
#define P11_ACCGRP2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003CCE4u)

/** \brief 5C, PROT Register Endinit */
#define P11_ACCGRP2_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003CCECu)

/** \brief 60, Write access enable register A */
#define P11_ACCGRP3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003CCF0u)

/** \brief 64, Write access enable register B */
#define P11_ACCGRP3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003CCF4u)

/** \brief 68, Read access enable register A */
#define P11_ACCGRP3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003CCF8u)

/** \brief 6C, Read access enable register B */
#define P11_ACCGRP3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003CCFCu)

/** \brief 70, VM access enable register */
#define P11_ACCGRP3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003CD00u)

/** \brief 74, PRS access enable register */
#define P11_ACCGRP3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003CD04u)

/** \brief 7C, PROT Register Endinit */
#define P11_ACCGRP3_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003CD0Cu)

/** \brief 80, Write access enable register A */
#define P11_ACCGRP4_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003CD10u)

/** \brief 84, Write access enable register B */
#define P11_ACCGRP4_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003CD14u)

/** \brief 88, Read access enable register A */
#define P11_ACCGRP4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003CD18u)

/** \brief 8C, Read access enable register B */
#define P11_ACCGRP4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003CD1Cu)

/** \brief 90, VM access enable register */
#define P11_ACCGRP4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003CD20u)

/** \brief 94, PRS access enable register */
#define P11_ACCGRP4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003CD24u)

/** \brief 9C, PROT Register Endinit */
#define P11_ACCGRP4_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003CD2Cu)

/** \brief A0, Write access enable register A */
#define P11_ACCGRP5_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003CD30u)

/** \brief A4, Write access enable register B */
#define P11_ACCGRP5_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003CD34u)

/** \brief A8, Read access enable register A */
#define P11_ACCGRP5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003CD38u)

/** \brief AC, Read access enable register B */
#define P11_ACCGRP5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003CD3Cu)

/** \brief B0, VM access enable register */
#define P11_ACCGRP5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003CD40u)

/** \brief B4, PRS access enable register */
#define P11_ACCGRP5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003CD44u)

/** \brief BC, PROT Register Endinit */
#define P11_ACCGRP5_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003CD4Cu)

/** \brief C0, Write access enable register A */
#define P11_ACCGRP6_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003CD50u)

/** \brief C4, Write access enable register B */
#define P11_ACCGRP6_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003CD54u)

/** \brief C8, Read access enable register A */
#define P11_ACCGRP6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003CD58u)

/** \brief CC, Read access enable register B */
#define P11_ACCGRP6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003CD5Cu)

/** \brief D0, VM access enable register */
#define P11_ACCGRP6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003CD60u)

/** \brief D4, PRS access enable register */
#define P11_ACCGRP6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003CD64u)

/** \brief DC, PROT Register Endinit */
#define P11_ACCGRP6_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003CD6Cu)

/** \brief E0, Write access enable register A */
#define P11_ACCGRP7_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003CD70u)

/** \brief E4, Write access enable register B */
#define P11_ACCGRP7_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003CD74u)

/** \brief E8, Read access enable register A */
#define P11_ACCGRP7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003CD78u)

/** \brief EC, Read access enable register B */
#define P11_ACCGRP7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003CD7Cu)

/** \brief F0, VM access enable register */
#define P11_ACCGRP7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003CD80u)

/** \brief F4, PRS access enable register */
#define P11_ACCGRP7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003CD84u)

/** \brief FC, PROT Register Endinit */
#define P11_ACCGRP7_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003CD8Cu)

/** \brief 100, Write access enable register A */
#define P11_ACCGRP8_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003CD90u)

/** \brief 104, Write access enable register B */
#define P11_ACCGRP8_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003CD94u)

/** \brief 108, Read access enable register A */
#define P11_ACCGRP8_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003CD98u)

/** \brief 10C, Read access enable register B */
#define P11_ACCGRP8_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003CD9Cu)

/** \brief 110, VM access enable register */
#define P11_ACCGRP8_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003CDA0u)

/** \brief 114, PRS access enable register */
#define P11_ACCGRP8_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003CDA4u)

/** \brief 11C, PROT Register Endinit */
#define P11_ACCGRP8_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003CDACu)

/** \brief 120, Write access enable register A */
#define P11_ACCGRP9_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003CDB0u)

/** \brief 124, Write access enable register B */
#define P11_ACCGRP9_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003CDB4u)

/** \brief 128, Read access enable register A */
#define P11_ACCGRP9_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003CDB8u)

/** \brief 12C, Read access enable register B */
#define P11_ACCGRP9_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003CDBCu)

/** \brief 130, VM access enable register */
#define P11_ACCGRP9_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003CDC0u)

/** \brief 134, PRS access enable register */
#define P11_ACCGRP9_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003CDC4u)

/** \brief 13C, PROT Register Endinit */
#define P11_ACCGRP9_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003CDCCu)

/** \brief 140, Write access enable register A */
#define P11_ACCGRP10_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003CDD0u)

/** \brief 144, Write access enable register B */
#define P11_ACCGRP10_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003CDD4u)

/** \brief 148, Read access enable register A */
#define P11_ACCGRP10_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003CDD8u)

/** \brief 14C, Read access enable register B */
#define P11_ACCGRP10_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003CDDCu)

/** \brief 150, VM access enable register */
#define P11_ACCGRP10_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003CDE0u)

/** \brief 154, PRS access enable register */
#define P11_ACCGRP10_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003CDE4u)

/** \brief 15C, PROT Register Endinit */
#define P11_ACCGRP10_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003CDECu)

/** \brief 160, Write access enable register A */
#define P11_ACCGRP11_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003CDF0u)

/** \brief 164, Write access enable register B */
#define P11_ACCGRP11_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003CDF4u)

/** \brief 168, Read access enable register A */
#define P11_ACCGRP11_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003CDF8u)

/** \brief 16C, Read access enable register B */
#define P11_ACCGRP11_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003CDFCu)

/** \brief 170, VM access enable register */
#define P11_ACCGRP11_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003CE00u)

/** \brief 174, PRS access enable register */
#define P11_ACCGRP11_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003CE04u)

/** \brief 17C, PROT Register Endinit */
#define P11_ACCGRP11_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003CE0Cu)

/** \brief 180, Write access enable register A */
#define P11_ACCGRP12_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003CE10u)

/** \brief 184, Write access enable register B */
#define P11_ACCGRP12_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003CE14u)

/** \brief 188, Read access enable register A */
#define P11_ACCGRP12_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003CE18u)

/** \brief 18C, Read access enable register B */
#define P11_ACCGRP12_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003CE1Cu)

/** \brief 190, VM access enable register */
#define P11_ACCGRP12_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003CE20u)

/** \brief 194, PRS access enable register */
#define P11_ACCGRP12_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003CE24u)

/** \brief 19C, PROT Register Endinit */
#define P11_ACCGRP12_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003CE2Cu)

/** \brief 1A0, Write access enable register A */
#define P11_ACCGRP13_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003CE30u)

/** \brief 1A4, Write access enable register B */
#define P11_ACCGRP13_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003CE34u)

/** \brief 1A8, Read access enable register A */
#define P11_ACCGRP13_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003CE38u)

/** \brief 1AC, Read access enable register B */
#define P11_ACCGRP13_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003CE3Cu)

/** \brief 1B0, VM access enable register */
#define P11_ACCGRP13_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003CE40u)

/** \brief 1B4, PRS access enable register */
#define P11_ACCGRP13_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003CE44u)

/** \brief 1BC, PROT Register Endinit */
#define P11_ACCGRP13_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003CE4Cu)

/** \brief 1C0, Write access enable register A */
#define P11_ACCGRP14_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003CE50u)

/** \brief 1C4, Write access enable register B */
#define P11_ACCGRP14_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003CE54u)

/** \brief 1C8, Read access enable register A */
#define P11_ACCGRP14_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003CE58u)

/** \brief 1CC, Read access enable register B */
#define P11_ACCGRP14_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003CE5Cu)

/** \brief 1D0, VM access enable register */
#define P11_ACCGRP14_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003CE60u)

/** \brief 1D4, PRS access enable register */
#define P11_ACCGRP14_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003CE64u)

/** \brief 1DC, PROT Register Endinit */
#define P11_ACCGRP14_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003CE6Cu)

/** \brief 1E0, Write access enable register A */
#define P11_ACCGRP15_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003CE70u)

/** \brief 1E4, Write access enable register B */
#define P11_ACCGRP15_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003CE74u)

/** \brief 1E8, Read access enable register A */
#define P11_ACCGRP15_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003CE78u)

/** \brief 1EC, Read access enable register B */
#define P11_ACCGRP15_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003CE7Cu)

/** \brief 1F0, VM access enable register */
#define P11_ACCGRP15_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003CE80u)

/** \brief 1F4, PRS access enable register */
#define P11_ACCGRP15_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003CE84u)

/** \brief 1FC, PROT Register Endinit */
#define P11_ACCGRP15_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003CE8Cu)

/** \brief 0, Port GPIO Control Register for pin # 00 */
#define P11_PADCFG0_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003CF00u)

/** \brief 4, Port Pad configuration Control Register for pad00 */
#define P11_PADCFG0_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003CF04u)

/** \brief 8, Port Pad Access Control Register for pad00 */
#define P11_PADCFG0_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003CF08u)

/** \brief C, Port Pad Safety and Security Control Register for pad00 */
#define P11_PADCFG0_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003CF0Cu)

/** \brief 10, Port GPIO Control Register for pin # 01 */
#define P11_PADCFG1_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003CF10u)

/** \brief 14, Port Pad configuration Control Register for pad01 */
#define P11_PADCFG1_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003CF14u)

/** \brief 18, Port Pad Access Control Register for pad01 */
#define P11_PADCFG1_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003CF18u)

/** \brief 1C, Port Pad Safety and Security Control Register for pad01 */
#define P11_PADCFG1_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003CF1Cu)

/** \brief 20, Port GPIO Control Register for pin # 02 */
#define P11_PADCFG2_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003CF20u)

/** \brief 24, Port Pad configuration Control Register for pad02 */
#define P11_PADCFG2_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003CF24u)

/** \brief 28, Port Pad Access Control Register for pad02 */
#define P11_PADCFG2_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003CF28u)

/** \brief 2C, Port Pad Safety and Security Control Register for pad02 */
#define P11_PADCFG2_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003CF2Cu)

/** \brief 30, Port GPIO Control Register for pin # 03 */
#define P11_PADCFG3_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003CF30u)

/** \brief 34, Port Pad configuration Control Register for pad03 */
#define P11_PADCFG3_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003CF34u)

/** \brief 38, Port Pad Access Control Register for pad03 */
#define P11_PADCFG3_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003CF38u)

/** \brief 3C, Port Pad Safety and Security Control Register for pad03 */
#define P11_PADCFG3_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003CF3Cu)

/** \brief 40, Port GPIO Control Register for pin # 04 */
#define P11_PADCFG4_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003CF40u)

/** \brief 44, Port Pad configuration Control Register for pad04 */
#define P11_PADCFG4_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003CF44u)

/** \brief 48, Port Pad Access Control Register for pad04 */
#define P11_PADCFG4_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003CF48u)

/** \brief 4C, Port Pad Safety and Security Control Register for pad04 */
#define P11_PADCFG4_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003CF4Cu)

/** \brief 50, Port GPIO Control Register for pin # 05 */
#define P11_PADCFG5_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003CF50u)

/** \brief 54, Port Pad configuration Control Register for pad05 */
#define P11_PADCFG5_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003CF54u)

/** \brief 58, Port Pad Access Control Register for pad05 */
#define P11_PADCFG5_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003CF58u)

/** \brief 5C, Port Pad Safety and Security Control Register for pad05 */
#define P11_PADCFG5_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003CF5Cu)

/** \brief 60, Port GPIO Control Register for pin # 06 */
#define P11_PADCFG6_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003CF60u)

/** \brief 64, Port Pad configuration Control Register for pad06 */
#define P11_PADCFG6_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003CF64u)

/** \brief 68, Port Pad Access Control Register for pad06 */
#define P11_PADCFG6_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003CF68u)

/** \brief 6C, Port Pad Safety and Security Control Register for pad06 */
#define P11_PADCFG6_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003CF6Cu)

/** \brief 70, Port GPIO Control Register for pin # 07 */
#define P11_PADCFG7_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003CF70u)

/** \brief 74, Port Pad configuration Control Register for pad07 */
#define P11_PADCFG7_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003CF74u)

/** \brief 78, Port Pad Access Control Register for pad07 */
#define P11_PADCFG7_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003CF78u)

/** \brief 7C, Port Pad Safety and Security Control Register for pad07 */
#define P11_PADCFG7_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003CF7Cu)

/** \brief 80, Port GPIO Control Register for pin # 08 */
#define P11_PADCFG8_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003CF80u)

/** \brief 84, Port Pad configuration Control Register for pad08 */
#define P11_PADCFG8_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003CF84u)

/** \brief 88, Port Pad Access Control Register for pad08 */
#define P11_PADCFG8_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003CF88u)

/** \brief 8C, Port Pad Safety and Security Control Register for pad08 */
#define P11_PADCFG8_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003CF8Cu)

/** \brief 90, Port GPIO Control Register for pin # 09 */
#define P11_PADCFG9_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003CF90u)

/** \brief 94, Port Pad configuration Control Register for pad09 */
#define P11_PADCFG9_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003CF94u)

/** \brief 98, Port Pad Access Control Register for pad09 */
#define P11_PADCFG9_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003CF98u)

/** \brief 9C, Port Pad Safety and Security Control Register for pad09 */
#define P11_PADCFG9_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003CF9Cu)

/** \brief A0, Port GPIO Control Register for pin # 10 */
#define P11_PADCFG10_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003CFA0u)

/** \brief A4, Port Pad configuration Control Register for pad10 */
#define P11_PADCFG10_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003CFA4u)

/** \brief A8, Port Pad Access Control Register for pad10 */
#define P11_PADCFG10_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003CFA8u)

/** \brief AC, Port Pad Safety and Security Control Register for pad10 */
#define P11_PADCFG10_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003CFACu)

/** \brief B0, Port GPIO Control Register for pin # 11 */
#define P11_PADCFG11_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003CFB0u)

/** \brief B4, Port Pad configuration Control Register for pad11 */
#define P11_PADCFG11_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003CFB4u)

/** \brief B8, Port Pad Access Control Register for pad11 */
#define P11_PADCFG11_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003CFB8u)

/** \brief BC, Port Pad Safety and Security Control Register for pad11 */
#define P11_PADCFG11_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003CFBCu)

/** \brief C0, Port GPIO Control Register for pin # 12 */
#define P11_PADCFG12_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003CFC0u)

/** \brief C4, Port Pad configuration Control Register for pad12 */
#define P11_PADCFG12_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003CFC4u)

/** \brief C8, Port Pad Access Control Register for pad12 */
#define P11_PADCFG12_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003CFC8u)

/** \brief CC, Port Pad Safety and Security Control Register for pad12 */
#define P11_PADCFG12_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003CFCCu)

/** \brief D0, Port GPIO Control Register for pin # 13 */
#define P11_PADCFG13_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003CFD0u)

/** \brief D4, Port Pad configuration Control Register for pad13 */
#define P11_PADCFG13_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003CFD4u)

/** \brief D8, Port Pad Access Control Register for pad13 */
#define P11_PADCFG13_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003CFD8u)

/** \brief DC, Port Pad Safety and Security Control Register for pad13 */
#define P11_PADCFG13_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003CFDCu)

/** \brief E0, Port GPIO Control Register for pin # 14 */
#define P11_PADCFG14_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003CFE0u)

/** \brief E4, Port Pad configuration Control Register for pad14 */
#define P11_PADCFG14_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003CFE4u)

/** \brief E8, Port Pad Access Control Register for pad14 */
#define P11_PADCFG14_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003CFE8u)

/** \brief EC, Port Pad Safety and Security Control Register for pad14 */
#define P11_PADCFG14_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003CFECu)

/** \brief F0, Port GPIO Control Register for pin # 15 */
#define P11_PADCFG15_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003CFF0u)

/** \brief F4, Port Pad configuration Control Register for pad15 */
#define P11_PADCFG15_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003CFF4u)

/** \brief F8, Port Pad Access Control Register for pad15 */
#define P11_PADCFG15_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003CFF8u)

/** \brief FC, Port Pad Safety and Security Control Register for pad15 */
#define P11_PADCFG15_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003CFFCu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P12
 * \{  */
/** \brief 8, Module Identification Register */
#define P12_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ID*)0xF003D008u)

/** \brief 10, Port Wake Enable Register */
#define P12_WKEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKEN*)0xF003D010u)

/** \brief 14, Port Wake Status Register */
#define P12_WKSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKSTS*)0xF003D014u)

/** \brief 18, Port Wake Enable Status Register */
#define P12_WKENSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTS*)0xF003D018u)

/** \brief 1C, Port Wake Status Clear Register */
#define P12_WKENSTSCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTSCLR*)0xF003D01Cu)

/** \brief 20, Port Output Register */
#define P12_OUT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OUT*)0xF003D020u)

/** \brief 24, Port Input Register */
#define P12_IN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_IN*)0xF003D024u)

/** \brief 28, Port HWSEL status Register */
#define P12_HWSELSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_HWSELSTAT*)0xF003D028u)

/** \brief 2C, Port 12 Pin Function Decision Control Register */
#define P12_PDISC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PDISC*)0xF003D02Cu)

/** \brief 30, PROT Register Safe Endinit (SE) */
#define P12_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D030u)

/** \brief 34, Selection Register for SCR Port Control */
#define P12_PCSRSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PCSRSEL*)0xF003D034u)

/** \brief 0, Port 12 Output Modification Register */
#define P12_OMR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMR*)0xF003D038u)

/** \brief 4, Port Output Modification Clear Register */
#define P12_OMCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMCR*)0xF003D03Cu)

/** \brief 8, Port Output Modification Set Register */
#define P12_OMSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMSR*)0xF003D040u)

/** \brief 0, Write access enable register A */
#define P12_ACCGRP0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D090u)

/** \brief 4, Write access enable register B */
#define P12_ACCGRP0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D094u)

/** \brief 8, Read access enable register A */
#define P12_ACCGRP0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D098u)

/** \brief C, Read access enable register B */
#define P12_ACCGRP0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D09Cu)

/** \brief 10, VM access enable register */
#define P12_ACCGRP0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D0A0u)

/** \brief 14, PRS access enable register */
#define P12_ACCGRP0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D0A4u)

/** \brief 1C, PROT Register Endinit */
#define P12_ACCGRP0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D0ACu)

/** \brief 20, Write access enable register A */
#define P12_ACCGRP1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D0B0u)

/** \brief 24, Write access enable register B */
#define P12_ACCGRP1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D0B4u)

/** \brief 28, Read access enable register A */
#define P12_ACCGRP1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D0B8u)

/** \brief 2C, Read access enable register B */
#define P12_ACCGRP1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D0BCu)

/** \brief 30, VM access enable register */
#define P12_ACCGRP1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D0C0u)

/** \brief 34, PRS access enable register */
#define P12_ACCGRP1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D0C4u)

/** \brief 3C, PROT Register Endinit */
#define P12_ACCGRP1_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D0CCu)

/** \brief 40, Write access enable register A */
#define P12_ACCGRP2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D0D0u)

/** \brief 44, Write access enable register B */
#define P12_ACCGRP2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D0D4u)

/** \brief 48, Read access enable register A */
#define P12_ACCGRP2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D0D8u)

/** \brief 4C, Read access enable register B */
#define P12_ACCGRP2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D0DCu)

/** \brief 50, VM access enable register */
#define P12_ACCGRP2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D0E0u)

/** \brief 54, PRS access enable register */
#define P12_ACCGRP2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D0E4u)

/** \brief 5C, PROT Register Endinit */
#define P12_ACCGRP2_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D0ECu)

/** \brief 60, Write access enable register A */
#define P12_ACCGRP3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D0F0u)

/** \brief 64, Write access enable register B */
#define P12_ACCGRP3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D0F4u)

/** \brief 68, Read access enable register A */
#define P12_ACCGRP3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D0F8u)

/** \brief 6C, Read access enable register B */
#define P12_ACCGRP3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D0FCu)

/** \brief 70, VM access enable register */
#define P12_ACCGRP3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D100u)

/** \brief 74, PRS access enable register */
#define P12_ACCGRP3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D104u)

/** \brief 7C, PROT Register Endinit */
#define P12_ACCGRP3_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D10Cu)

/** \brief 80, Write access enable register A */
#define P12_ACCGRP4_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D110u)

/** \brief 84, Write access enable register B */
#define P12_ACCGRP4_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D114u)

/** \brief 88, Read access enable register A */
#define P12_ACCGRP4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D118u)

/** \brief 8C, Read access enable register B */
#define P12_ACCGRP4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D11Cu)

/** \brief 90, VM access enable register */
#define P12_ACCGRP4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D120u)

/** \brief 94, PRS access enable register */
#define P12_ACCGRP4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D124u)

/** \brief 9C, PROT Register Endinit */
#define P12_ACCGRP4_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D12Cu)

/** \brief A0, Write access enable register A */
#define P12_ACCGRP5_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D130u)

/** \brief A4, Write access enable register B */
#define P12_ACCGRP5_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D134u)

/** \brief A8, Read access enable register A */
#define P12_ACCGRP5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D138u)

/** \brief AC, Read access enable register B */
#define P12_ACCGRP5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D13Cu)

/** \brief B0, VM access enable register */
#define P12_ACCGRP5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D140u)

/** \brief B4, PRS access enable register */
#define P12_ACCGRP5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D144u)

/** \brief BC, PROT Register Endinit */
#define P12_ACCGRP5_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D14Cu)

/** \brief C0, Write access enable register A */
#define P12_ACCGRP6_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D150u)

/** \brief C4, Write access enable register B */
#define P12_ACCGRP6_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D154u)

/** \brief C8, Read access enable register A */
#define P12_ACCGRP6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D158u)

/** \brief CC, Read access enable register B */
#define P12_ACCGRP6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D15Cu)

/** \brief D0, VM access enable register */
#define P12_ACCGRP6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D160u)

/** \brief D4, PRS access enable register */
#define P12_ACCGRP6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D164u)

/** \brief DC, PROT Register Endinit */
#define P12_ACCGRP6_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D16Cu)

/** \brief E0, Write access enable register A */
#define P12_ACCGRP7_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D170u)

/** \brief E4, Write access enable register B */
#define P12_ACCGRP7_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D174u)

/** \brief E8, Read access enable register A */
#define P12_ACCGRP7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D178u)

/** \brief EC, Read access enable register B */
#define P12_ACCGRP7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D17Cu)

/** \brief F0, VM access enable register */
#define P12_ACCGRP7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D180u)

/** \brief F4, PRS access enable register */
#define P12_ACCGRP7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D184u)

/** \brief FC, PROT Register Endinit */
#define P12_ACCGRP7_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D18Cu)

/** \brief 100, Write access enable register A */
#define P12_ACCGRP8_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D190u)

/** \brief 104, Write access enable register B */
#define P12_ACCGRP8_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D194u)

/** \brief 108, Read access enable register A */
#define P12_ACCGRP8_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D198u)

/** \brief 10C, Read access enable register B */
#define P12_ACCGRP8_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D19Cu)

/** \brief 110, VM access enable register */
#define P12_ACCGRP8_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D1A0u)

/** \brief 114, PRS access enable register */
#define P12_ACCGRP8_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D1A4u)

/** \brief 11C, PROT Register Endinit */
#define P12_ACCGRP8_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D1ACu)

/** \brief 120, Write access enable register A */
#define P12_ACCGRP9_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D1B0u)

/** \brief 124, Write access enable register B */
#define P12_ACCGRP9_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D1B4u)

/** \brief 128, Read access enable register A */
#define P12_ACCGRP9_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D1B8u)

/** \brief 12C, Read access enable register B */
#define P12_ACCGRP9_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D1BCu)

/** \brief 130, VM access enable register */
#define P12_ACCGRP9_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D1C0u)

/** \brief 134, PRS access enable register */
#define P12_ACCGRP9_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D1C4u)

/** \brief 13C, PROT Register Endinit */
#define P12_ACCGRP9_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D1CCu)

/** \brief 140, Write access enable register A */
#define P12_ACCGRP10_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D1D0u)

/** \brief 144, Write access enable register B */
#define P12_ACCGRP10_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D1D4u)

/** \brief 148, Read access enable register A */
#define P12_ACCGRP10_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D1D8u)

/** \brief 14C, Read access enable register B */
#define P12_ACCGRP10_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D1DCu)

/** \brief 150, VM access enable register */
#define P12_ACCGRP10_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D1E0u)

/** \brief 154, PRS access enable register */
#define P12_ACCGRP10_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D1E4u)

/** \brief 15C, PROT Register Endinit */
#define P12_ACCGRP10_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D1ECu)

/** \brief 160, Write access enable register A */
#define P12_ACCGRP11_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D1F0u)

/** \brief 164, Write access enable register B */
#define P12_ACCGRP11_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D1F4u)

/** \brief 168, Read access enable register A */
#define P12_ACCGRP11_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D1F8u)

/** \brief 16C, Read access enable register B */
#define P12_ACCGRP11_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D1FCu)

/** \brief 170, VM access enable register */
#define P12_ACCGRP11_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D200u)

/** \brief 174, PRS access enable register */
#define P12_ACCGRP11_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D204u)

/** \brief 17C, PROT Register Endinit */
#define P12_ACCGRP11_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D20Cu)

/** \brief 180, Write access enable register A */
#define P12_ACCGRP12_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D210u)

/** \brief 184, Write access enable register B */
#define P12_ACCGRP12_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D214u)

/** \brief 188, Read access enable register A */
#define P12_ACCGRP12_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D218u)

/** \brief 18C, Read access enable register B */
#define P12_ACCGRP12_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D21Cu)

/** \brief 190, VM access enable register */
#define P12_ACCGRP12_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D220u)

/** \brief 194, PRS access enable register */
#define P12_ACCGRP12_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D224u)

/** \brief 19C, PROT Register Endinit */
#define P12_ACCGRP12_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D22Cu)

/** \brief 1A0, Write access enable register A */
#define P12_ACCGRP13_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D230u)

/** \brief 1A4, Write access enable register B */
#define P12_ACCGRP13_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D234u)

/** \brief 1A8, Read access enable register A */
#define P12_ACCGRP13_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D238u)

/** \brief 1AC, Read access enable register B */
#define P12_ACCGRP13_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D23Cu)

/** \brief 1B0, VM access enable register */
#define P12_ACCGRP13_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D240u)

/** \brief 1B4, PRS access enable register */
#define P12_ACCGRP13_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D244u)

/** \brief 1BC, PROT Register Endinit */
#define P12_ACCGRP13_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D24Cu)

/** \brief 1C0, Write access enable register A */
#define P12_ACCGRP14_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D250u)

/** \brief 1C4, Write access enable register B */
#define P12_ACCGRP14_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D254u)

/** \brief 1C8, Read access enable register A */
#define P12_ACCGRP14_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D258u)

/** \brief 1CC, Read access enable register B */
#define P12_ACCGRP14_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D25Cu)

/** \brief 1D0, VM access enable register */
#define P12_ACCGRP14_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D260u)

/** \brief 1D4, PRS access enable register */
#define P12_ACCGRP14_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D264u)

/** \brief 1DC, PROT Register Endinit */
#define P12_ACCGRP14_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D26Cu)

/** \brief 1E0, Write access enable register A */
#define P12_ACCGRP15_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D270u)

/** \brief 1E4, Write access enable register B */
#define P12_ACCGRP15_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D274u)

/** \brief 1E8, Read access enable register A */
#define P12_ACCGRP15_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D278u)

/** \brief 1EC, Read access enable register B */
#define P12_ACCGRP15_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D27Cu)

/** \brief 1F0, VM access enable register */
#define P12_ACCGRP15_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D280u)

/** \brief 1F4, PRS access enable register */
#define P12_ACCGRP15_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D284u)

/** \brief 1FC, PROT Register Endinit */
#define P12_ACCGRP15_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D28Cu)

/** \brief 0, Port GPIO Control Register for pin # 00 */
#define P12_PADCFG0_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003D300u)

/** \brief 4, Port Pad configuration Control Register for pad00 */
#define P12_PADCFG0_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003D304u)

/** \brief 8, Port Pad Access Control Register for pad00 */
#define P12_PADCFG0_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003D308u)

/** \brief C, Port Pad Safety and Security Control Register for pad00 */
#define P12_PADCFG0_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003D30Cu)

/** \brief 10, Port GPIO Control Register for pin # 01 */
#define P12_PADCFG1_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003D310u)

/** \brief 14, Port Pad configuration Control Register for pad01 */
#define P12_PADCFG1_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003D314u)

/** \brief 18, Port Pad Access Control Register for pad01 */
#define P12_PADCFG1_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003D318u)

/** \brief 1C, Port Pad Safety and Security Control Register for pad01 */
#define P12_PADCFG1_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003D31Cu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P13
 * \{  */
/** \brief 8, Module Identification Register */
#define P13_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ID*)0xF003D408u)

/** \brief C, Bandgap Trim Register */
#define P13_BGTRIM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_BGTRIM*)0xF003D40Cu)

/** \brief 10, Port Wake Enable Register */
#define P13_WKEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKEN*)0xF003D410u)

/** \brief 14, Port Wake Status Register */
#define P13_WKSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKSTS*)0xF003D414u)

/** \brief 18, Port Wake Enable Status Register */
#define P13_WKENSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTS*)0xF003D418u)

/** \brief 1C, Port Wake Status Clear Register */
#define P13_WKENSTSCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTSCLR*)0xF003D41Cu)

/** \brief 20, Port Output Register */
#define P13_OUT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OUT*)0xF003D420u)

/** \brief 24, Port Input Register */
#define P13_IN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_IN*)0xF003D424u)

/** \brief 28, Port HWSEL status Register */
#define P13_HWSELSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_HWSELSTAT*)0xF003D428u)

/** \brief 2C, Port 13 Pin Function Decision Control Register */
#define P13_PDISC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PDISC*)0xF003D42Cu)

/** \brief 30, PROT Register Safe Endinit (SE) */
#define P13_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D430u)

/** \brief 34, Selection Register for SCR Port Control */
#define P13_PCSRSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PCSRSEL*)0xF003D434u)

/** \brief 0, Port 13 Output Modification Register */
#define P13_OMR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMR*)0xF003D438u)

/** \brief 4, Port Output Modification Clear Register */
#define P13_OMCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMCR*)0xF003D43Cu)

/** \brief 8, Port Output Modification Set Register */
#define P13_OMSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMSR*)0xF003D440u)

/** \brief 0, Port 13 LVDS Pad Status Register 0 */
#define P13_LPCR0_LPSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_LPCR_LPSR*)0xF003D448u)
/** Alias (User Manual Name) for P13_LPCR0_LPSR */
#define P13_LPSR0 (P13_LPCR0_LPSR)

/** \brief 4, Port 13 LVDS Pad Control Register 0 */
#define P13_LPCR0_LPCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_LPCR_LPCR*)0xF003D44Cu)
/** Alias (User Manual Name) for P13_LPCR0_LPCR */
#define P13_LPCR0 (P13_LPCR0_LPCR)

/** \brief 8, Port 13 LVDS Pad Status Register 1 */
#define P13_LPCR1_LPSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_LPCR_LPSR*)0xF003D450u)
/** Alias (User Manual Name) for P13_LPCR1_LPSR */
#define P13_LPSR1 (P13_LPCR1_LPSR)

/** \brief C, Port 13 LVDS Pad Control Register 1 */
#define P13_LPCR1_LPCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_LPCR_LPCR*)0xF003D454u)
/** Alias (User Manual Name) for P13_LPCR1_LPCR */
#define P13_LPCR1 (P13_LPCR1_LPCR)

/** \brief 10, Port 13 LVDS Pad Status Register 2 */
#define P13_LPCR2_LPSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_LPCR_LPSR*)0xF003D458u)
/** Alias (User Manual Name) for P13_LPCR2_LPSR */
#define P13_LPSR2 (P13_LPCR2_LPSR)

/** \brief 14, Port 13 LVDS Pad Control Register 2 */
#define P13_LPCR2_LPCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_LPCR_LPCR*)0xF003D45Cu)
/** Alias (User Manual Name) for P13_LPCR2_LPCR */
#define P13_LPCR2 (P13_LPCR2_LPCR)

/** \brief 18, Port 13 LVDS Pad Status Register 3 */
#define P13_LPCR3_LPSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_LPCR_LPSR*)0xF003D460u)
/** Alias (User Manual Name) for P13_LPCR3_LPSR */
#define P13_LPSR3 (P13_LPCR3_LPSR)

/** \brief 1C, Port 13 LVDS Pad Control Register 3 */
#define P13_LPCR3_LPCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_LPCR_LPCR*)0xF003D464u)
/** Alias (User Manual Name) for P13_LPCR3_LPCR */
#define P13_LPCR3 (P13_LPCR3_LPCR)

/** \brief 0, Write access enable register A */
#define P13_ACCGRP0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D490u)

/** \brief 4, Write access enable register B */
#define P13_ACCGRP0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D494u)

/** \brief 8, Read access enable register A */
#define P13_ACCGRP0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D498u)

/** \brief C, Read access enable register B */
#define P13_ACCGRP0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D49Cu)

/** \brief 10, VM access enable register */
#define P13_ACCGRP0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D4A0u)

/** \brief 14, PRS access enable register */
#define P13_ACCGRP0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D4A4u)

/** \brief 1C, PROT Register Endinit */
#define P13_ACCGRP0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D4ACu)

/** \brief 20, Write access enable register A */
#define P13_ACCGRP1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D4B0u)

/** \brief 24, Write access enable register B */
#define P13_ACCGRP1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D4B4u)

/** \brief 28, Read access enable register A */
#define P13_ACCGRP1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D4B8u)

/** \brief 2C, Read access enable register B */
#define P13_ACCGRP1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D4BCu)

/** \brief 30, VM access enable register */
#define P13_ACCGRP1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D4C0u)

/** \brief 34, PRS access enable register */
#define P13_ACCGRP1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D4C4u)

/** \brief 3C, PROT Register Endinit */
#define P13_ACCGRP1_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D4CCu)

/** \brief 40, Write access enable register A */
#define P13_ACCGRP2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D4D0u)

/** \brief 44, Write access enable register B */
#define P13_ACCGRP2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D4D4u)

/** \brief 48, Read access enable register A */
#define P13_ACCGRP2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D4D8u)

/** \brief 4C, Read access enable register B */
#define P13_ACCGRP2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D4DCu)

/** \brief 50, VM access enable register */
#define P13_ACCGRP2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D4E0u)

/** \brief 54, PRS access enable register */
#define P13_ACCGRP2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D4E4u)

/** \brief 5C, PROT Register Endinit */
#define P13_ACCGRP2_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D4ECu)

/** \brief 60, Write access enable register A */
#define P13_ACCGRP3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D4F0u)

/** \brief 64, Write access enable register B */
#define P13_ACCGRP3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D4F4u)

/** \brief 68, Read access enable register A */
#define P13_ACCGRP3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D4F8u)

/** \brief 6C, Read access enable register B */
#define P13_ACCGRP3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D4FCu)

/** \brief 70, VM access enable register */
#define P13_ACCGRP3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D500u)

/** \brief 74, PRS access enable register */
#define P13_ACCGRP3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D504u)

/** \brief 7C, PROT Register Endinit */
#define P13_ACCGRP3_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D50Cu)

/** \brief 80, Write access enable register A */
#define P13_ACCGRP4_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D510u)

/** \brief 84, Write access enable register B */
#define P13_ACCGRP4_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D514u)

/** \brief 88, Read access enable register A */
#define P13_ACCGRP4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D518u)

/** \brief 8C, Read access enable register B */
#define P13_ACCGRP4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D51Cu)

/** \brief 90, VM access enable register */
#define P13_ACCGRP4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D520u)

/** \brief 94, PRS access enable register */
#define P13_ACCGRP4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D524u)

/** \brief 9C, PROT Register Endinit */
#define P13_ACCGRP4_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D52Cu)

/** \brief A0, Write access enable register A */
#define P13_ACCGRP5_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D530u)

/** \brief A4, Write access enable register B */
#define P13_ACCGRP5_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D534u)

/** \brief A8, Read access enable register A */
#define P13_ACCGRP5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D538u)

/** \brief AC, Read access enable register B */
#define P13_ACCGRP5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D53Cu)

/** \brief B0, VM access enable register */
#define P13_ACCGRP5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D540u)

/** \brief B4, PRS access enable register */
#define P13_ACCGRP5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D544u)

/** \brief BC, PROT Register Endinit */
#define P13_ACCGRP5_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D54Cu)

/** \brief C0, Write access enable register A */
#define P13_ACCGRP6_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D550u)

/** \brief C4, Write access enable register B */
#define P13_ACCGRP6_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D554u)

/** \brief C8, Read access enable register A */
#define P13_ACCGRP6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D558u)

/** \brief CC, Read access enable register B */
#define P13_ACCGRP6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D55Cu)

/** \brief D0, VM access enable register */
#define P13_ACCGRP6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D560u)

/** \brief D4, PRS access enable register */
#define P13_ACCGRP6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D564u)

/** \brief DC, PROT Register Endinit */
#define P13_ACCGRP6_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D56Cu)

/** \brief E0, Write access enable register A */
#define P13_ACCGRP7_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D570u)

/** \brief E4, Write access enable register B */
#define P13_ACCGRP7_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D574u)

/** \brief E8, Read access enable register A */
#define P13_ACCGRP7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D578u)

/** \brief EC, Read access enable register B */
#define P13_ACCGRP7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D57Cu)

/** \brief F0, VM access enable register */
#define P13_ACCGRP7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D580u)

/** \brief F4, PRS access enable register */
#define P13_ACCGRP7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D584u)

/** \brief FC, PROT Register Endinit */
#define P13_ACCGRP7_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D58Cu)

/** \brief 100, Write access enable register A */
#define P13_ACCGRP8_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D590u)

/** \brief 104, Write access enable register B */
#define P13_ACCGRP8_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D594u)

/** \brief 108, Read access enable register A */
#define P13_ACCGRP8_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D598u)

/** \brief 10C, Read access enable register B */
#define P13_ACCGRP8_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D59Cu)

/** \brief 110, VM access enable register */
#define P13_ACCGRP8_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D5A0u)

/** \brief 114, PRS access enable register */
#define P13_ACCGRP8_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D5A4u)

/** \brief 11C, PROT Register Endinit */
#define P13_ACCGRP8_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D5ACu)

/** \brief 120, Write access enable register A */
#define P13_ACCGRP9_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D5B0u)

/** \brief 124, Write access enable register B */
#define P13_ACCGRP9_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D5B4u)

/** \brief 128, Read access enable register A */
#define P13_ACCGRP9_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D5B8u)

/** \brief 12C, Read access enable register B */
#define P13_ACCGRP9_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D5BCu)

/** \brief 130, VM access enable register */
#define P13_ACCGRP9_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D5C0u)

/** \brief 134, PRS access enable register */
#define P13_ACCGRP9_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D5C4u)

/** \brief 13C, PROT Register Endinit */
#define P13_ACCGRP9_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D5CCu)

/** \brief 140, Write access enable register A */
#define P13_ACCGRP10_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D5D0u)

/** \brief 144, Write access enable register B */
#define P13_ACCGRP10_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D5D4u)

/** \brief 148, Read access enable register A */
#define P13_ACCGRP10_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D5D8u)

/** \brief 14C, Read access enable register B */
#define P13_ACCGRP10_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D5DCu)

/** \brief 150, VM access enable register */
#define P13_ACCGRP10_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D5E0u)

/** \brief 154, PRS access enable register */
#define P13_ACCGRP10_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D5E4u)

/** \brief 15C, PROT Register Endinit */
#define P13_ACCGRP10_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D5ECu)

/** \brief 160, Write access enable register A */
#define P13_ACCGRP11_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D5F0u)

/** \brief 164, Write access enable register B */
#define P13_ACCGRP11_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D5F4u)

/** \brief 168, Read access enable register A */
#define P13_ACCGRP11_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D5F8u)

/** \brief 16C, Read access enable register B */
#define P13_ACCGRP11_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D5FCu)

/** \brief 170, VM access enable register */
#define P13_ACCGRP11_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D600u)

/** \brief 174, PRS access enable register */
#define P13_ACCGRP11_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D604u)

/** \brief 17C, PROT Register Endinit */
#define P13_ACCGRP11_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D60Cu)

/** \brief 180, Write access enable register A */
#define P13_ACCGRP12_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D610u)

/** \brief 184, Write access enable register B */
#define P13_ACCGRP12_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D614u)

/** \brief 188, Read access enable register A */
#define P13_ACCGRP12_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D618u)

/** \brief 18C, Read access enable register B */
#define P13_ACCGRP12_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D61Cu)

/** \brief 190, VM access enable register */
#define P13_ACCGRP12_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D620u)

/** \brief 194, PRS access enable register */
#define P13_ACCGRP12_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D624u)

/** \brief 19C, PROT Register Endinit */
#define P13_ACCGRP12_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D62Cu)

/** \brief 1A0, Write access enable register A */
#define P13_ACCGRP13_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D630u)

/** \brief 1A4, Write access enable register B */
#define P13_ACCGRP13_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D634u)

/** \brief 1A8, Read access enable register A */
#define P13_ACCGRP13_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D638u)

/** \brief 1AC, Read access enable register B */
#define P13_ACCGRP13_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D63Cu)

/** \brief 1B0, VM access enable register */
#define P13_ACCGRP13_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D640u)

/** \brief 1B4, PRS access enable register */
#define P13_ACCGRP13_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D644u)

/** \brief 1BC, PROT Register Endinit */
#define P13_ACCGRP13_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D64Cu)

/** \brief 1C0, Write access enable register A */
#define P13_ACCGRP14_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D650u)

/** \brief 1C4, Write access enable register B */
#define P13_ACCGRP14_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D654u)

/** \brief 1C8, Read access enable register A */
#define P13_ACCGRP14_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D658u)

/** \brief 1CC, Read access enable register B */
#define P13_ACCGRP14_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D65Cu)

/** \brief 1D0, VM access enable register */
#define P13_ACCGRP14_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D660u)

/** \brief 1D4, PRS access enable register */
#define P13_ACCGRP14_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D664u)

/** \brief 1DC, PROT Register Endinit */
#define P13_ACCGRP14_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D66Cu)

/** \brief 1E0, Write access enable register A */
#define P13_ACCGRP15_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D670u)

/** \brief 1E4, Write access enable register B */
#define P13_ACCGRP15_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D674u)

/** \brief 1E8, Read access enable register A */
#define P13_ACCGRP15_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D678u)

/** \brief 1EC, Read access enable register B */
#define P13_ACCGRP15_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D67Cu)

/** \brief 1F0, VM access enable register */
#define P13_ACCGRP15_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D680u)

/** \brief 1F4, PRS access enable register */
#define P13_ACCGRP15_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D684u)

/** \brief 1FC, PROT Register Endinit */
#define P13_ACCGRP15_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D68Cu)

/** \brief 0, Port GPIO Control Register for pin # 00 */
#define P13_PADCFG0_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003D700u)

/** \brief 4, Port Pad configuration Control Register for pad00 */
#define P13_PADCFG0_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003D704u)

/** \brief 8, Port Pad Access Control Register for pad00 */
#define P13_PADCFG0_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003D708u)

/** \brief C, Port Pad Safety and Security Control Register for pad00 */
#define P13_PADCFG0_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003D70Cu)

/** \brief 10, Port GPIO Control Register for pin # 01 */
#define P13_PADCFG1_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003D710u)

/** \brief 14, Port Pad configuration Control Register for pad01 */
#define P13_PADCFG1_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003D714u)

/** \brief 18, Port Pad Access Control Register for pad01 */
#define P13_PADCFG1_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003D718u)

/** \brief 1C, Port Pad Safety and Security Control Register for pad01 */
#define P13_PADCFG1_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003D71Cu)

/** \brief 20, Port GPIO Control Register for pin # 02 */
#define P13_PADCFG2_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003D720u)

/** \brief 24, Port Pad configuration Control Register for pad02 */
#define P13_PADCFG2_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003D724u)

/** \brief 28, Port Pad Access Control Register for pad02 */
#define P13_PADCFG2_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003D728u)

/** \brief 2C, Port Pad Safety and Security Control Register for pad02 */
#define P13_PADCFG2_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003D72Cu)

/** \brief 30, Port GPIO Control Register for pin # 03 */
#define P13_PADCFG3_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003D730u)

/** \brief 34, Port Pad configuration Control Register for pad03 */
#define P13_PADCFG3_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003D734u)

/** \brief 38, Port Pad Access Control Register for pad03 */
#define P13_PADCFG3_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003D738u)

/** \brief 3C, Port Pad Safety and Security Control Register for pad03 */
#define P13_PADCFG3_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003D73Cu)

/** \brief 40, Port GPIO Control Register for pin # 04 */
#define P13_PADCFG4_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003D740u)

/** \brief 44, Port Pad configuration Control Register for pad04 */
#define P13_PADCFG4_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003D744u)

/** \brief 48, Port Pad Access Control Register for pad04 */
#define P13_PADCFG4_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003D748u)

/** \brief 4C, Port Pad Safety and Security Control Register for pad04 */
#define P13_PADCFG4_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003D74Cu)

/** \brief 50, Port GPIO Control Register for pin # 05 */
#define P13_PADCFG5_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003D750u)

/** \brief 54, Port Pad configuration Control Register for pad05 */
#define P13_PADCFG5_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003D754u)

/** \brief 58, Port Pad Access Control Register for pad05 */
#define P13_PADCFG5_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003D758u)

/** \brief 5C, Port Pad Safety and Security Control Register for pad05 */
#define P13_PADCFG5_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003D75Cu)

/** \brief 60, Port GPIO Control Register for pin # 06 */
#define P13_PADCFG6_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003D760u)

/** \brief 64, Port Pad configuration Control Register for pad06 */
#define P13_PADCFG6_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003D764u)

/** \brief 68, Port Pad Access Control Register for pad06 */
#define P13_PADCFG6_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003D768u)

/** \brief 6C, Port Pad Safety and Security Control Register for pad06 */
#define P13_PADCFG6_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003D76Cu)

/** \brief 70, Port GPIO Control Register for pin # 07 */
#define P13_PADCFG7_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003D770u)

/** \brief 74, Port Pad configuration Control Register for pad07 */
#define P13_PADCFG7_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003D774u)

/** \brief 78, Port Pad Access Control Register for pad07 */
#define P13_PADCFG7_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003D778u)

/** \brief 7C, Port Pad Safety and Security Control Register for pad07 */
#define P13_PADCFG7_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003D77Cu)

/** \brief 80, Port GPIO Control Register for pin # 08 */
#define P13_PADCFG8_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003D780u)

/** \brief 84, Port Pad configuration Control Register for pad08 */
#define P13_PADCFG8_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003D784u)

/** \brief 88, Port Pad Access Control Register for pad08 */
#define P13_PADCFG8_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003D788u)

/** \brief 8C, Port Pad Safety and Security Control Register for pad08 */
#define P13_PADCFG8_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003D78Cu)

/** \brief 90, Port GPIO Control Register for pin # 09 */
#define P13_PADCFG9_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003D790u)

/** \brief 94, Port Pad configuration Control Register for pad09 */
#define P13_PADCFG9_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003D794u)

/** \brief 98, Port Pad Access Control Register for pad09 */
#define P13_PADCFG9_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003D798u)

/** \brief 9C, Port Pad Safety and Security Control Register for pad09 */
#define P13_PADCFG9_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003D79Cu)

/** \brief A0, Port GPIO Control Register for pin # 10 */
#define P13_PADCFG10_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003D7A0u)

/** \brief A4, Port Pad configuration Control Register for pad10 */
#define P13_PADCFG10_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003D7A4u)

/** \brief A8, Port Pad Access Control Register for pad10 */
#define P13_PADCFG10_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003D7A8u)

/** \brief AC, Port Pad Safety and Security Control Register for pad10 */
#define P13_PADCFG10_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003D7ACu)

/** \brief B0, Port GPIO Control Register for pin # 11 */
#define P13_PADCFG11_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003D7B0u)

/** \brief B4, Port Pad configuration Control Register for pad11 */
#define P13_PADCFG11_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003D7B4u)

/** \brief B8, Port Pad Access Control Register for pad11 */
#define P13_PADCFG11_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003D7B8u)

/** \brief BC, Port Pad Safety and Security Control Register for pad11 */
#define P13_PADCFG11_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003D7BCu)

/** \brief C0, Port GPIO Control Register for pin # 12 */
#define P13_PADCFG12_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003D7C0u)

/** \brief C4, Port Pad configuration Control Register for pad12 */
#define P13_PADCFG12_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003D7C4u)

/** \brief C8, Port Pad Access Control Register for pad12 */
#define P13_PADCFG12_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003D7C8u)

/** \brief CC, Port Pad Safety and Security Control Register for pad12 */
#define P13_PADCFG12_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003D7CCu)

/** \brief D0, Port GPIO Control Register for pin # 13 */
#define P13_PADCFG13_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003D7D0u)

/** \brief D4, Port Pad configuration Control Register for pad13 */
#define P13_PADCFG13_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003D7D4u)

/** \brief D8, Port Pad Access Control Register for pad13 */
#define P13_PADCFG13_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003D7D8u)

/** \brief DC, Port Pad Safety and Security Control Register for pad13 */
#define P13_PADCFG13_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003D7DCu)

/** \brief E0, Port GPIO Control Register for pin # 14 */
#define P13_PADCFG14_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003D7E0u)

/** \brief E4, Port Pad configuration Control Register for pad14 */
#define P13_PADCFG14_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003D7E4u)

/** \brief E8, Port Pad Access Control Register for pad14 */
#define P13_PADCFG14_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003D7E8u)

/** \brief EC, Port Pad Safety and Security Control Register for pad14 */
#define P13_PADCFG14_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003D7ECu)

/** \brief F0, Port GPIO Control Register for pin # 15 */
#define P13_PADCFG15_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003D7F0u)

/** \brief F4, Port Pad configuration Control Register for pad15 */
#define P13_PADCFG15_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003D7F4u)

/** \brief F8, Port Pad Access Control Register for pad15 */
#define P13_PADCFG15_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003D7F8u)

/** \brief FC, Port Pad Safety and Security Control Register for pad15 */
#define P13_PADCFG15_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003D7FCu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P14
 * \{  */
/** \brief 8, Module Identification Register */
#define P14_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ID*)0xF003D808u)

/** \brief C, Bandgap Trim Register */
#define P14_BGTRIM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_BGTRIM*)0xF003D80Cu)

/** \brief 10, Port Wake Enable Register */
#define P14_WKEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKEN*)0xF003D810u)

/** \brief 14, Port Wake Status Register */
#define P14_WKSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKSTS*)0xF003D814u)

/** \brief 18, Port Wake Enable Status Register */
#define P14_WKENSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTS*)0xF003D818u)

/** \brief 1C, Port Wake Status Clear Register */
#define P14_WKENSTSCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTSCLR*)0xF003D81Cu)

/** \brief 20, Port Output Register */
#define P14_OUT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OUT*)0xF003D820u)

/** \brief 24, Port Input Register */
#define P14_IN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_IN*)0xF003D824u)

/** \brief 28, Port HWSEL status Register */
#define P14_HWSELSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_HWSELSTAT*)0xF003D828u)

/** \brief 2C, Port 14 Pin Function Decision Control Register */
#define P14_PDISC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PDISC*)0xF003D82Cu)

/** \brief 30, PROT Register Safe Endinit (SE) */
#define P14_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D830u)

/** \brief 34, Selection Register for SCR Port Control */
#define P14_PCSRSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PCSRSEL*)0xF003D834u)

/** \brief 0, Port 14 Output Modification Register */
#define P14_OMR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMR*)0xF003D838u)

/** \brief 4, Port Output Modification Clear Register */
#define P14_OMCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMCR*)0xF003D83Cu)

/** \brief 8, Port Output Modification Set Register */
#define P14_OMSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMSR*)0xF003D840u)

/** \brief 28, Port 14 LVDS Pad Status Register 5 */
#define P14_LPCR5_LPSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_LPCR_LPSR*)0xF003D870u)
/** Alias (User Manual Name) for P14_LPCR5_LPSR */
#define P14_LPSR5 (P14_LPCR5_LPSR)

/** \brief 2C, Port 14 LVDS Pad Control Register 5 */
#define P14_LPCR5_LPCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_LPCR_LPCR*)0xF003D874u)
/** Alias (User Manual Name) for P14_LPCR5_LPCR */
#define P14_LPCR5 (P14_LPCR5_LPCR)

/** \brief 0, Write access enable register A */
#define P14_ACCGRP0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D890u)

/** \brief 4, Write access enable register B */
#define P14_ACCGRP0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D894u)

/** \brief 8, Read access enable register A */
#define P14_ACCGRP0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D898u)

/** \brief C, Read access enable register B */
#define P14_ACCGRP0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D89Cu)

/** \brief 10, VM access enable register */
#define P14_ACCGRP0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D8A0u)

/** \brief 14, PRS access enable register */
#define P14_ACCGRP0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D8A4u)

/** \brief 1C, PROT Register Endinit */
#define P14_ACCGRP0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D8ACu)

/** \brief 20, Write access enable register A */
#define P14_ACCGRP1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D8B0u)

/** \brief 24, Write access enable register B */
#define P14_ACCGRP1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D8B4u)

/** \brief 28, Read access enable register A */
#define P14_ACCGRP1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D8B8u)

/** \brief 2C, Read access enable register B */
#define P14_ACCGRP1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D8BCu)

/** \brief 30, VM access enable register */
#define P14_ACCGRP1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D8C0u)

/** \brief 34, PRS access enable register */
#define P14_ACCGRP1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D8C4u)

/** \brief 3C, PROT Register Endinit */
#define P14_ACCGRP1_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D8CCu)

/** \brief 40, Write access enable register A */
#define P14_ACCGRP2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D8D0u)

/** \brief 44, Write access enable register B */
#define P14_ACCGRP2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D8D4u)

/** \brief 48, Read access enable register A */
#define P14_ACCGRP2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D8D8u)

/** \brief 4C, Read access enable register B */
#define P14_ACCGRP2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D8DCu)

/** \brief 50, VM access enable register */
#define P14_ACCGRP2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D8E0u)

/** \brief 54, PRS access enable register */
#define P14_ACCGRP2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D8E4u)

/** \brief 5C, PROT Register Endinit */
#define P14_ACCGRP2_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D8ECu)

/** \brief 60, Write access enable register A */
#define P14_ACCGRP3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D8F0u)

/** \brief 64, Write access enable register B */
#define P14_ACCGRP3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D8F4u)

/** \brief 68, Read access enable register A */
#define P14_ACCGRP3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D8F8u)

/** \brief 6C, Read access enable register B */
#define P14_ACCGRP3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D8FCu)

/** \brief 70, VM access enable register */
#define P14_ACCGRP3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D900u)

/** \brief 74, PRS access enable register */
#define P14_ACCGRP3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D904u)

/** \brief 7C, PROT Register Endinit */
#define P14_ACCGRP3_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D90Cu)

/** \brief 80, Write access enable register A */
#define P14_ACCGRP4_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D910u)

/** \brief 84, Write access enable register B */
#define P14_ACCGRP4_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D914u)

/** \brief 88, Read access enable register A */
#define P14_ACCGRP4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D918u)

/** \brief 8C, Read access enable register B */
#define P14_ACCGRP4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D91Cu)

/** \brief 90, VM access enable register */
#define P14_ACCGRP4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D920u)

/** \brief 94, PRS access enable register */
#define P14_ACCGRP4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D924u)

/** \brief 9C, PROT Register Endinit */
#define P14_ACCGRP4_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D92Cu)

/** \brief A0, Write access enable register A */
#define P14_ACCGRP5_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D930u)

/** \brief A4, Write access enable register B */
#define P14_ACCGRP5_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D934u)

/** \brief A8, Read access enable register A */
#define P14_ACCGRP5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D938u)

/** \brief AC, Read access enable register B */
#define P14_ACCGRP5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D93Cu)

/** \brief B0, VM access enable register */
#define P14_ACCGRP5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D940u)

/** \brief B4, PRS access enable register */
#define P14_ACCGRP5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D944u)

/** \brief BC, PROT Register Endinit */
#define P14_ACCGRP5_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D94Cu)

/** \brief C0, Write access enable register A */
#define P14_ACCGRP6_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D950u)

/** \brief C4, Write access enable register B */
#define P14_ACCGRP6_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D954u)

/** \brief C8, Read access enable register A */
#define P14_ACCGRP6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D958u)

/** \brief CC, Read access enable register B */
#define P14_ACCGRP6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D95Cu)

/** \brief D0, VM access enable register */
#define P14_ACCGRP6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D960u)

/** \brief D4, PRS access enable register */
#define P14_ACCGRP6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D964u)

/** \brief DC, PROT Register Endinit */
#define P14_ACCGRP6_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D96Cu)

/** \brief E0, Write access enable register A */
#define P14_ACCGRP7_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D970u)

/** \brief E4, Write access enable register B */
#define P14_ACCGRP7_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D974u)

/** \brief E8, Read access enable register A */
#define P14_ACCGRP7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D978u)

/** \brief EC, Read access enable register B */
#define P14_ACCGRP7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D97Cu)

/** \brief F0, VM access enable register */
#define P14_ACCGRP7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D980u)

/** \brief F4, PRS access enable register */
#define P14_ACCGRP7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D984u)

/** \brief FC, PROT Register Endinit */
#define P14_ACCGRP7_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D98Cu)

/** \brief 100, Write access enable register A */
#define P14_ACCGRP8_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D990u)

/** \brief 104, Write access enable register B */
#define P14_ACCGRP8_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D994u)

/** \brief 108, Read access enable register A */
#define P14_ACCGRP8_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D998u)

/** \brief 10C, Read access enable register B */
#define P14_ACCGRP8_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D99Cu)

/** \brief 110, VM access enable register */
#define P14_ACCGRP8_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D9A0u)

/** \brief 114, PRS access enable register */
#define P14_ACCGRP8_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D9A4u)

/** \brief 11C, PROT Register Endinit */
#define P14_ACCGRP8_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D9ACu)

/** \brief 120, Write access enable register A */
#define P14_ACCGRP9_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D9B0u)

/** \brief 124, Write access enable register B */
#define P14_ACCGRP9_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D9B4u)

/** \brief 128, Read access enable register A */
#define P14_ACCGRP9_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D9B8u)

/** \brief 12C, Read access enable register B */
#define P14_ACCGRP9_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D9BCu)

/** \brief 130, VM access enable register */
#define P14_ACCGRP9_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D9C0u)

/** \brief 134, PRS access enable register */
#define P14_ACCGRP9_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D9C4u)

/** \brief 13C, PROT Register Endinit */
#define P14_ACCGRP9_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D9CCu)

/** \brief 140, Write access enable register A */
#define P14_ACCGRP10_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D9D0u)

/** \brief 144, Write access enable register B */
#define P14_ACCGRP10_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D9D4u)

/** \brief 148, Read access enable register A */
#define P14_ACCGRP10_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D9D8u)

/** \brief 14C, Read access enable register B */
#define P14_ACCGRP10_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D9DCu)

/** \brief 150, VM access enable register */
#define P14_ACCGRP10_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003D9E0u)

/** \brief 154, PRS access enable register */
#define P14_ACCGRP10_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003D9E4u)

/** \brief 15C, PROT Register Endinit */
#define P14_ACCGRP10_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003D9ECu)

/** \brief 160, Write access enable register A */
#define P14_ACCGRP11_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003D9F0u)

/** \brief 164, Write access enable register B */
#define P14_ACCGRP11_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003D9F4u)

/** \brief 168, Read access enable register A */
#define P14_ACCGRP11_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003D9F8u)

/** \brief 16C, Read access enable register B */
#define P14_ACCGRP11_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003D9FCu)

/** \brief 170, VM access enable register */
#define P14_ACCGRP11_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003DA00u)

/** \brief 174, PRS access enable register */
#define P14_ACCGRP11_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003DA04u)

/** \brief 17C, PROT Register Endinit */
#define P14_ACCGRP11_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003DA0Cu)

/** \brief 180, Write access enable register A */
#define P14_ACCGRP12_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003DA10u)

/** \brief 184, Write access enable register B */
#define P14_ACCGRP12_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003DA14u)

/** \brief 188, Read access enable register A */
#define P14_ACCGRP12_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003DA18u)

/** \brief 18C, Read access enable register B */
#define P14_ACCGRP12_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003DA1Cu)

/** \brief 190, VM access enable register */
#define P14_ACCGRP12_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003DA20u)

/** \brief 194, PRS access enable register */
#define P14_ACCGRP12_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003DA24u)

/** \brief 19C, PROT Register Endinit */
#define P14_ACCGRP12_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003DA2Cu)

/** \brief 1A0, Write access enable register A */
#define P14_ACCGRP13_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003DA30u)

/** \brief 1A4, Write access enable register B */
#define P14_ACCGRP13_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003DA34u)

/** \brief 1A8, Read access enable register A */
#define P14_ACCGRP13_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003DA38u)

/** \brief 1AC, Read access enable register B */
#define P14_ACCGRP13_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003DA3Cu)

/** \brief 1B0, VM access enable register */
#define P14_ACCGRP13_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003DA40u)

/** \brief 1B4, PRS access enable register */
#define P14_ACCGRP13_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003DA44u)

/** \brief 1BC, PROT Register Endinit */
#define P14_ACCGRP13_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003DA4Cu)

/** \brief 1C0, Write access enable register A */
#define P14_ACCGRP14_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003DA50u)

/** \brief 1C4, Write access enable register B */
#define P14_ACCGRP14_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003DA54u)

/** \brief 1C8, Read access enable register A */
#define P14_ACCGRP14_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003DA58u)

/** \brief 1CC, Read access enable register B */
#define P14_ACCGRP14_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003DA5Cu)

/** \brief 1D0, VM access enable register */
#define P14_ACCGRP14_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003DA60u)

/** \brief 1D4, PRS access enable register */
#define P14_ACCGRP14_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003DA64u)

/** \brief 1DC, PROT Register Endinit */
#define P14_ACCGRP14_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003DA6Cu)

/** \brief 1E0, Write access enable register A */
#define P14_ACCGRP15_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003DA70u)

/** \brief 1E4, Write access enable register B */
#define P14_ACCGRP15_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003DA74u)

/** \brief 1E8, Read access enable register A */
#define P14_ACCGRP15_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003DA78u)

/** \brief 1EC, Read access enable register B */
#define P14_ACCGRP15_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003DA7Cu)

/** \brief 1F0, VM access enable register */
#define P14_ACCGRP15_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003DA80u)

/** \brief 1F4, PRS access enable register */
#define P14_ACCGRP15_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003DA84u)

/** \brief 1FC, PROT Register Endinit */
#define P14_ACCGRP15_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003DA8Cu)

/** \brief 0, Port GPIO Control Register for pin # 00 */
#define P14_PADCFG0_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DB00u)

/** \brief 4, Port Pad configuration Control Register for pad00 */
#define P14_PADCFG0_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DB04u)

/** \brief 8, Port Pad Access Control Register for pad00 */
#define P14_PADCFG0_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DB08u)

/** \brief C, Port Pad Safety and Security Control Register for pad00 */
#define P14_PADCFG0_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DB0Cu)

/** \brief 10, Port GPIO Control Register for pin # 01 */
#define P14_PADCFG1_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DB10u)

/** \brief 14, Port Pad configuration Control Register for pad01 */
#define P14_PADCFG1_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DB14u)

/** \brief 18, Port Pad Access Control Register for pad01 */
#define P14_PADCFG1_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DB18u)

/** \brief 1C, Port Pad Safety and Security Control Register for pad01 */
#define P14_PADCFG1_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DB1Cu)

/** \brief 20, Port GPIO Control Register for pin # 02 */
#define P14_PADCFG2_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DB20u)

/** \brief 24, Port Pad configuration Control Register for pad02 */
#define P14_PADCFG2_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DB24u)

/** \brief 28, Port Pad Access Control Register for pad02 */
#define P14_PADCFG2_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DB28u)

/** \brief 2C, Port Pad Safety and Security Control Register for pad02 */
#define P14_PADCFG2_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DB2Cu)

/** \brief 30, Port GPIO Control Register for pin # 03 */
#define P14_PADCFG3_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DB30u)

/** \brief 34, Port Pad configuration Control Register for pad03 */
#define P14_PADCFG3_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DB34u)

/** \brief 38, Port Pad Access Control Register for pad03 */
#define P14_PADCFG3_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DB38u)

/** \brief 3C, Port Pad Safety and Security Control Register for pad03 */
#define P14_PADCFG3_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DB3Cu)

/** \brief 40, Port GPIO Control Register for pin # 04 */
#define P14_PADCFG4_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DB40u)

/** \brief 44, Port Pad configuration Control Register for pad04 */
#define P14_PADCFG4_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DB44u)

/** \brief 48, Port Pad Access Control Register for pad04 */
#define P14_PADCFG4_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DB48u)

/** \brief 4C, Port Pad Safety and Security Control Register for pad04 */
#define P14_PADCFG4_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DB4Cu)

/** \brief 50, Port GPIO Control Register for pin # 05 */
#define P14_PADCFG5_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DB50u)

/** \brief 54, Port Pad configuration Control Register for pad05 */
#define P14_PADCFG5_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DB54u)

/** \brief 58, Port Pad Access Control Register for pad05 */
#define P14_PADCFG5_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DB58u)

/** \brief 5C, Port Pad Safety and Security Control Register for pad05 */
#define P14_PADCFG5_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DB5Cu)

/** \brief 60, Port GPIO Control Register for pin # 06 */
#define P14_PADCFG6_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DB60u)

/** \brief 64, Port Pad configuration Control Register for pad06 */
#define P14_PADCFG6_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DB64u)

/** \brief 68, Port Pad Access Control Register for pad06 */
#define P14_PADCFG6_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DB68u)

/** \brief 6C, Port Pad Safety and Security Control Register for pad06 */
#define P14_PADCFG6_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DB6Cu)

/** \brief 70, Port GPIO Control Register for pin # 07 */
#define P14_PADCFG7_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DB70u)

/** \brief 74, Port Pad configuration Control Register for pad07 */
#define P14_PADCFG7_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DB74u)

/** \brief 78, Port Pad Access Control Register for pad07 */
#define P14_PADCFG7_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DB78u)

/** \brief 7C, Port Pad Safety and Security Control Register for pad07 */
#define P14_PADCFG7_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DB7Cu)

/** \brief 80, Port GPIO Control Register for pin # 08 */
#define P14_PADCFG8_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DB80u)

/** \brief 84, Port Pad configuration Control Register for pad08 */
#define P14_PADCFG8_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DB84u)

/** \brief 88, Port Pad Access Control Register for pad08 */
#define P14_PADCFG8_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DB88u)

/** \brief 8C, Port Pad Safety and Security Control Register for pad08 */
#define P14_PADCFG8_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DB8Cu)

/** \brief 90, Port GPIO Control Register for pin # 09 */
#define P14_PADCFG9_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DB90u)

/** \brief 94, Port Pad configuration Control Register for pad09 */
#define P14_PADCFG9_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DB94u)

/** \brief 98, Port Pad Access Control Register for pad09 */
#define P14_PADCFG9_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DB98u)

/** \brief 9C, Port Pad Safety and Security Control Register for pad09 */
#define P14_PADCFG9_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DB9Cu)

/** \brief A0, Port GPIO Control Register for pin # 10 */
#define P14_PADCFG10_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DBA0u)

/** \brief A4, Port Pad configuration Control Register for pad10 */
#define P14_PADCFG10_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DBA4u)

/** \brief A8, Port Pad Access Control Register for pad10 */
#define P14_PADCFG10_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DBA8u)

/** \brief AC, Port Pad Safety and Security Control Register for pad10 */
#define P14_PADCFG10_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DBACu)

/** \brief B0, Port GPIO Control Register for pin # 11 */
#define P14_PADCFG11_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DBB0u)

/** \brief B4, Port Pad configuration Control Register for pad11 */
#define P14_PADCFG11_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DBB4u)

/** \brief B8, Port Pad Access Control Register for pad11 */
#define P14_PADCFG11_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DBB8u)

/** \brief BC, Port Pad Safety and Security Control Register for pad11 */
#define P14_PADCFG11_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DBBCu)

/** \brief C0, Port GPIO Control Register for pin # 12 */
#define P14_PADCFG12_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DBC0u)

/** \brief C4, Port Pad configuration Control Register for pad12 */
#define P14_PADCFG12_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DBC4u)

/** \brief C8, Port Pad Access Control Register for pad12 */
#define P14_PADCFG12_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DBC8u)

/** \brief CC, Port Pad Safety and Security Control Register for pad12 */
#define P14_PADCFG12_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DBCCu)

/** \brief D0, Port GPIO Control Register for pin # 13 */
#define P14_PADCFG13_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DBD0u)

/** \brief D4, Port Pad configuration Control Register for pad13 */
#define P14_PADCFG13_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DBD4u)

/** \brief D8, Port Pad Access Control Register for pad13 */
#define P14_PADCFG13_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DBD8u)

/** \brief DC, Port Pad Safety and Security Control Register for pad13 */
#define P14_PADCFG13_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DBDCu)

/** \brief E0, Port GPIO Control Register for pin # 14 */
#define P14_PADCFG14_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DBE0u)

/** \brief E4, Port Pad configuration Control Register for pad14 */
#define P14_PADCFG14_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DBE4u)

/** \brief E8, Port Pad Access Control Register for pad14 */
#define P14_PADCFG14_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DBE8u)

/** \brief EC, Port Pad Safety and Security Control Register for pad14 */
#define P14_PADCFG14_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DBECu)

/** \brief F0, Port GPIO Control Register for pin # 15 */
#define P14_PADCFG15_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DBF0u)

/** \brief F4, Port Pad configuration Control Register for pad15 */
#define P14_PADCFG15_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DBF4u)

/** \brief F8, Port Pad Access Control Register for pad15 */
#define P14_PADCFG15_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DBF8u)

/** \brief FC, Port Pad Safety and Security Control Register for pad15 */
#define P14_PADCFG15_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DBFCu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P15
 * \{  */
/** \brief 8, Module Identification Register */
#define P15_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ID*)0xF003DC08u)

/** \brief 10, Port Wake Enable Register */
#define P15_WKEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKEN*)0xF003DC10u)

/** \brief 14, Port Wake Status Register */
#define P15_WKSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKSTS*)0xF003DC14u)

/** \brief 18, Port Wake Enable Status Register */
#define P15_WKENSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTS*)0xF003DC18u)

/** \brief 1C, Port Wake Status Clear Register */
#define P15_WKENSTSCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTSCLR*)0xF003DC1Cu)

/** \brief 20, Port Output Register */
#define P15_OUT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OUT*)0xF003DC20u)

/** \brief 24, Port Input Register */
#define P15_IN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_IN*)0xF003DC24u)

/** \brief 28, Port HWSEL status Register */
#define P15_HWSELSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_HWSELSTAT*)0xF003DC28u)

/** \brief 2C, Port 15 Pin Function Decision Control Register */
#define P15_PDISC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PDISC*)0xF003DC2Cu)

/** \brief 30, PROT Register Safe Endinit (SE) */
#define P15_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003DC30u)

/** \brief 34, Selection Register for SCR Port Control */
#define P15_PCSRSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PCSRSEL*)0xF003DC34u)

/** \brief 0, Port 15 Output Modification Register */
#define P15_OMR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMR*)0xF003DC38u)

/** \brief 4, Port Output Modification Clear Register */
#define P15_OMCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMCR*)0xF003DC3Cu)

/** \brief 8, Port Output Modification Set Register */
#define P15_OMSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMSR*)0xF003DC40u)

/** \brief 28, Port 15 LVDS Pad Status Register 5 */
#define P15_LPCR5_LPSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_LPCR_LPSR*)0xF003DC70u)
/** Alias (User Manual Name) for P15_LPCR5_LPSR */
#define P15_LPSR5 (P15_LPCR5_LPSR)

/** \brief 2C, Port 15 LVDS Pad Control Register 5 */
#define P15_LPCR5_LPCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_LPCR_LPCR*)0xF003DC74u)
/** Alias (User Manual Name) for P15_LPCR5_LPCR */
#define P15_LPCR5 (P15_LPCR5_LPCR)

/** \brief 30, Port 15 LVDS Pad Status Register 6 */
#define P15_LPCR6_LPSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_LPCR_LPSR*)0xF003DC78u)
/** Alias (User Manual Name) for P15_LPCR6_LPSR */
#define P15_LPSR6 (P15_LPCR6_LPSR)

/** \brief 34, Port 15 LVDS Pad Control Register 6 */
#define P15_LPCR6_LPCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_LPCR_LPCR*)0xF003DC7Cu)
/** Alias (User Manual Name) for P15_LPCR6_LPCR */
#define P15_LPCR6 (P15_LPCR6_LPCR)

/** \brief 0, Write access enable register A */
#define P15_ACCGRP0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003DC90u)

/** \brief 4, Write access enable register B */
#define P15_ACCGRP0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003DC94u)

/** \brief 8, Read access enable register A */
#define P15_ACCGRP0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003DC98u)

/** \brief C, Read access enable register B */
#define P15_ACCGRP0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003DC9Cu)

/** \brief 10, VM access enable register */
#define P15_ACCGRP0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003DCA0u)

/** \brief 14, PRS access enable register */
#define P15_ACCGRP0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003DCA4u)

/** \brief 1C, PROT Register Endinit */
#define P15_ACCGRP0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003DCACu)

/** \brief 20, Write access enable register A */
#define P15_ACCGRP1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003DCB0u)

/** \brief 24, Write access enable register B */
#define P15_ACCGRP1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003DCB4u)

/** \brief 28, Read access enable register A */
#define P15_ACCGRP1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003DCB8u)

/** \brief 2C, Read access enable register B */
#define P15_ACCGRP1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003DCBCu)

/** \brief 30, VM access enable register */
#define P15_ACCGRP1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003DCC0u)

/** \brief 34, PRS access enable register */
#define P15_ACCGRP1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003DCC4u)

/** \brief 3C, PROT Register Endinit */
#define P15_ACCGRP1_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003DCCCu)

/** \brief 40, Write access enable register A */
#define P15_ACCGRP2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003DCD0u)

/** \brief 44, Write access enable register B */
#define P15_ACCGRP2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003DCD4u)

/** \brief 48, Read access enable register A */
#define P15_ACCGRP2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003DCD8u)

/** \brief 4C, Read access enable register B */
#define P15_ACCGRP2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003DCDCu)

/** \brief 50, VM access enable register */
#define P15_ACCGRP2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003DCE0u)

/** \brief 54, PRS access enable register */
#define P15_ACCGRP2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003DCE4u)

/** \brief 5C, PROT Register Endinit */
#define P15_ACCGRP2_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003DCECu)

/** \brief 60, Write access enable register A */
#define P15_ACCGRP3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003DCF0u)

/** \brief 64, Write access enable register B */
#define P15_ACCGRP3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003DCF4u)

/** \brief 68, Read access enable register A */
#define P15_ACCGRP3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003DCF8u)

/** \brief 6C, Read access enable register B */
#define P15_ACCGRP3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003DCFCu)

/** \brief 70, VM access enable register */
#define P15_ACCGRP3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003DD00u)

/** \brief 74, PRS access enable register */
#define P15_ACCGRP3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003DD04u)

/** \brief 7C, PROT Register Endinit */
#define P15_ACCGRP3_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003DD0Cu)

/** \brief 80, Write access enable register A */
#define P15_ACCGRP4_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003DD10u)

/** \brief 84, Write access enable register B */
#define P15_ACCGRP4_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003DD14u)

/** \brief 88, Read access enable register A */
#define P15_ACCGRP4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003DD18u)

/** \brief 8C, Read access enable register B */
#define P15_ACCGRP4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003DD1Cu)

/** \brief 90, VM access enable register */
#define P15_ACCGRP4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003DD20u)

/** \brief 94, PRS access enable register */
#define P15_ACCGRP4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003DD24u)

/** \brief 9C, PROT Register Endinit */
#define P15_ACCGRP4_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003DD2Cu)

/** \brief A0, Write access enable register A */
#define P15_ACCGRP5_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003DD30u)

/** \brief A4, Write access enable register B */
#define P15_ACCGRP5_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003DD34u)

/** \brief A8, Read access enable register A */
#define P15_ACCGRP5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003DD38u)

/** \brief AC, Read access enable register B */
#define P15_ACCGRP5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003DD3Cu)

/** \brief B0, VM access enable register */
#define P15_ACCGRP5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003DD40u)

/** \brief B4, PRS access enable register */
#define P15_ACCGRP5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003DD44u)

/** \brief BC, PROT Register Endinit */
#define P15_ACCGRP5_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003DD4Cu)

/** \brief C0, Write access enable register A */
#define P15_ACCGRP6_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003DD50u)

/** \brief C4, Write access enable register B */
#define P15_ACCGRP6_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003DD54u)

/** \brief C8, Read access enable register A */
#define P15_ACCGRP6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003DD58u)

/** \brief CC, Read access enable register B */
#define P15_ACCGRP6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003DD5Cu)

/** \brief D0, VM access enable register */
#define P15_ACCGRP6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003DD60u)

/** \brief D4, PRS access enable register */
#define P15_ACCGRP6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003DD64u)

/** \brief DC, PROT Register Endinit */
#define P15_ACCGRP6_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003DD6Cu)

/** \brief E0, Write access enable register A */
#define P15_ACCGRP7_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003DD70u)

/** \brief E4, Write access enable register B */
#define P15_ACCGRP7_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003DD74u)

/** \brief E8, Read access enable register A */
#define P15_ACCGRP7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003DD78u)

/** \brief EC, Read access enable register B */
#define P15_ACCGRP7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003DD7Cu)

/** \brief F0, VM access enable register */
#define P15_ACCGRP7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003DD80u)

/** \brief F4, PRS access enable register */
#define P15_ACCGRP7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003DD84u)

/** \brief FC, PROT Register Endinit */
#define P15_ACCGRP7_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003DD8Cu)

/** \brief 100, Write access enable register A */
#define P15_ACCGRP8_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003DD90u)

/** \brief 104, Write access enable register B */
#define P15_ACCGRP8_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003DD94u)

/** \brief 108, Read access enable register A */
#define P15_ACCGRP8_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003DD98u)

/** \brief 10C, Read access enable register B */
#define P15_ACCGRP8_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003DD9Cu)

/** \brief 110, VM access enable register */
#define P15_ACCGRP8_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003DDA0u)

/** \brief 114, PRS access enable register */
#define P15_ACCGRP8_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003DDA4u)

/** \brief 11C, PROT Register Endinit */
#define P15_ACCGRP8_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003DDACu)

/** \brief 120, Write access enable register A */
#define P15_ACCGRP9_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003DDB0u)

/** \brief 124, Write access enable register B */
#define P15_ACCGRP9_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003DDB4u)

/** \brief 128, Read access enable register A */
#define P15_ACCGRP9_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003DDB8u)

/** \brief 12C, Read access enable register B */
#define P15_ACCGRP9_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003DDBCu)

/** \brief 130, VM access enable register */
#define P15_ACCGRP9_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003DDC0u)

/** \brief 134, PRS access enable register */
#define P15_ACCGRP9_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003DDC4u)

/** \brief 13C, PROT Register Endinit */
#define P15_ACCGRP9_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003DDCCu)

/** \brief 140, Write access enable register A */
#define P15_ACCGRP10_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003DDD0u)

/** \brief 144, Write access enable register B */
#define P15_ACCGRP10_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003DDD4u)

/** \brief 148, Read access enable register A */
#define P15_ACCGRP10_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003DDD8u)

/** \brief 14C, Read access enable register B */
#define P15_ACCGRP10_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003DDDCu)

/** \brief 150, VM access enable register */
#define P15_ACCGRP10_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003DDE0u)

/** \brief 154, PRS access enable register */
#define P15_ACCGRP10_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003DDE4u)

/** \brief 15C, PROT Register Endinit */
#define P15_ACCGRP10_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003DDECu)

/** \brief 160, Write access enable register A */
#define P15_ACCGRP11_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003DDF0u)

/** \brief 164, Write access enable register B */
#define P15_ACCGRP11_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003DDF4u)

/** \brief 168, Read access enable register A */
#define P15_ACCGRP11_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003DDF8u)

/** \brief 16C, Read access enable register B */
#define P15_ACCGRP11_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003DDFCu)

/** \brief 170, VM access enable register */
#define P15_ACCGRP11_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003DE00u)

/** \brief 174, PRS access enable register */
#define P15_ACCGRP11_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003DE04u)

/** \brief 17C, PROT Register Endinit */
#define P15_ACCGRP11_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003DE0Cu)

/** \brief 180, Write access enable register A */
#define P15_ACCGRP12_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003DE10u)

/** \brief 184, Write access enable register B */
#define P15_ACCGRP12_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003DE14u)

/** \brief 188, Read access enable register A */
#define P15_ACCGRP12_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003DE18u)

/** \brief 18C, Read access enable register B */
#define P15_ACCGRP12_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003DE1Cu)

/** \brief 190, VM access enable register */
#define P15_ACCGRP12_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003DE20u)

/** \brief 194, PRS access enable register */
#define P15_ACCGRP12_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003DE24u)

/** \brief 19C, PROT Register Endinit */
#define P15_ACCGRP12_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003DE2Cu)

/** \brief 1A0, Write access enable register A */
#define P15_ACCGRP13_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003DE30u)

/** \brief 1A4, Write access enable register B */
#define P15_ACCGRP13_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003DE34u)

/** \brief 1A8, Read access enable register A */
#define P15_ACCGRP13_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003DE38u)

/** \brief 1AC, Read access enable register B */
#define P15_ACCGRP13_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003DE3Cu)

/** \brief 1B0, VM access enable register */
#define P15_ACCGRP13_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003DE40u)

/** \brief 1B4, PRS access enable register */
#define P15_ACCGRP13_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003DE44u)

/** \brief 1BC, PROT Register Endinit */
#define P15_ACCGRP13_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003DE4Cu)

/** \brief 1C0, Write access enable register A */
#define P15_ACCGRP14_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003DE50u)

/** \brief 1C4, Write access enable register B */
#define P15_ACCGRP14_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003DE54u)

/** \brief 1C8, Read access enable register A */
#define P15_ACCGRP14_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003DE58u)

/** \brief 1CC, Read access enable register B */
#define P15_ACCGRP14_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003DE5Cu)

/** \brief 1D0, VM access enable register */
#define P15_ACCGRP14_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003DE60u)

/** \brief 1D4, PRS access enable register */
#define P15_ACCGRP14_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003DE64u)

/** \brief 1DC, PROT Register Endinit */
#define P15_ACCGRP14_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003DE6Cu)

/** \brief 1E0, Write access enable register A */
#define P15_ACCGRP15_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003DE70u)

/** \brief 1E4, Write access enable register B */
#define P15_ACCGRP15_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003DE74u)

/** \brief 1E8, Read access enable register A */
#define P15_ACCGRP15_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003DE78u)

/** \brief 1EC, Read access enable register B */
#define P15_ACCGRP15_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003DE7Cu)

/** \brief 1F0, VM access enable register */
#define P15_ACCGRP15_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003DE80u)

/** \brief 1F4, PRS access enable register */
#define P15_ACCGRP15_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003DE84u)

/** \brief 1FC, PROT Register Endinit */
#define P15_ACCGRP15_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003DE8Cu)

/** \brief 0, Port GPIO Control Register for pin # 00 */
#define P15_PADCFG0_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DF00u)

/** \brief 4, Port Pad configuration Control Register for pad00 */
#define P15_PADCFG0_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DF04u)

/** \brief 8, Port Pad Access Control Register for pad00 */
#define P15_PADCFG0_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DF08u)

/** \brief C, Port Pad Safety and Security Control Register for pad00 */
#define P15_PADCFG0_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DF0Cu)

/** \brief 10, Port GPIO Control Register for pin # 01 */
#define P15_PADCFG1_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DF10u)

/** \brief 14, Port Pad configuration Control Register for pad01 */
#define P15_PADCFG1_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DF14u)

/** \brief 18, Port Pad Access Control Register for pad01 */
#define P15_PADCFG1_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DF18u)

/** \brief 1C, Port Pad Safety and Security Control Register for pad01 */
#define P15_PADCFG1_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DF1Cu)

/** \brief 20, Port GPIO Control Register for pin # 02 */
#define P15_PADCFG2_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DF20u)

/** \brief 24, Port Pad configuration Control Register for pad02 */
#define P15_PADCFG2_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DF24u)

/** \brief 28, Port Pad Access Control Register for pad02 */
#define P15_PADCFG2_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DF28u)

/** \brief 2C, Port Pad Safety and Security Control Register for pad02 */
#define P15_PADCFG2_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DF2Cu)

/** \brief 30, Port GPIO Control Register for pin # 03 */
#define P15_PADCFG3_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DF30u)

/** \brief 34, Port Pad configuration Control Register for pad03 */
#define P15_PADCFG3_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DF34u)

/** \brief 38, Port Pad Access Control Register for pad03 */
#define P15_PADCFG3_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DF38u)

/** \brief 3C, Port Pad Safety and Security Control Register for pad03 */
#define P15_PADCFG3_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DF3Cu)

/** \brief 40, Port GPIO Control Register for pin # 04 */
#define P15_PADCFG4_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DF40u)

/** \brief 44, Port Pad configuration Control Register for pad04 */
#define P15_PADCFG4_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DF44u)

/** \brief 48, Port Pad Access Control Register for pad04 */
#define P15_PADCFG4_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DF48u)

/** \brief 4C, Port Pad Safety and Security Control Register for pad04 */
#define P15_PADCFG4_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DF4Cu)

/** \brief 50, Port GPIO Control Register for pin # 05 */
#define P15_PADCFG5_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DF50u)

/** \brief 54, Port Pad configuration Control Register for pad05 */
#define P15_PADCFG5_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DF54u)

/** \brief 58, Port Pad Access Control Register for pad05 */
#define P15_PADCFG5_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DF58u)

/** \brief 5C, Port Pad Safety and Security Control Register for pad05 */
#define P15_PADCFG5_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DF5Cu)

/** \brief 60, Port GPIO Control Register for pin # 06 */
#define P15_PADCFG6_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DF60u)

/** \brief 64, Port Pad configuration Control Register for pad06 */
#define P15_PADCFG6_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DF64u)

/** \brief 68, Port Pad Access Control Register for pad06 */
#define P15_PADCFG6_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DF68u)

/** \brief 6C, Port Pad Safety and Security Control Register for pad06 */
#define P15_PADCFG6_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DF6Cu)

/** \brief 70, Port GPIO Control Register for pin # 07 */
#define P15_PADCFG7_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DF70u)

/** \brief 74, Port Pad configuration Control Register for pad07 */
#define P15_PADCFG7_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DF74u)

/** \brief 78, Port Pad Access Control Register for pad07 */
#define P15_PADCFG7_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DF78u)

/** \brief 7C, Port Pad Safety and Security Control Register for pad07 */
#define P15_PADCFG7_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DF7Cu)

/** \brief 80, Port GPIO Control Register for pin # 08 */
#define P15_PADCFG8_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DF80u)

/** \brief 84, Port Pad configuration Control Register for pad08 */
#define P15_PADCFG8_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DF84u)

/** \brief 88, Port Pad Access Control Register for pad08 */
#define P15_PADCFG8_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DF88u)

/** \brief 8C, Port Pad Safety and Security Control Register for pad08 */
#define P15_PADCFG8_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DF8Cu)

/** \brief 90, Port GPIO Control Register for pin # 09 */
#define P15_PADCFG9_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DF90u)

/** \brief 94, Port Pad configuration Control Register for pad09 */
#define P15_PADCFG9_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DF94u)

/** \brief 98, Port Pad Access Control Register for pad09 */
#define P15_PADCFG9_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DF98u)

/** \brief 9C, Port Pad Safety and Security Control Register for pad09 */
#define P15_PADCFG9_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DF9Cu)

/** \brief A0, Port GPIO Control Register for pin # 10 */
#define P15_PADCFG10_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DFA0u)

/** \brief A4, Port Pad configuration Control Register for pad10 */
#define P15_PADCFG10_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DFA4u)

/** \brief A8, Port Pad Access Control Register for pad10 */
#define P15_PADCFG10_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DFA8u)

/** \brief AC, Port Pad Safety and Security Control Register for pad10 */
#define P15_PADCFG10_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DFACu)

/** \brief B0, Port GPIO Control Register for pin # 11 */
#define P15_PADCFG11_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DFB0u)

/** \brief B4, Port Pad configuration Control Register for pad11 */
#define P15_PADCFG11_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DFB4u)

/** \brief B8, Port Pad Access Control Register for pad11 */
#define P15_PADCFG11_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DFB8u)

/** \brief BC, Port Pad Safety and Security Control Register for pad11 */
#define P15_PADCFG11_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DFBCu)

/** \brief C0, Port GPIO Control Register for pin # 12 */
#define P15_PADCFG12_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DFC0u)

/** \brief C4, Port Pad configuration Control Register for pad12 */
#define P15_PADCFG12_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DFC4u)

/** \brief C8, Port Pad Access Control Register for pad12 */
#define P15_PADCFG12_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DFC8u)

/** \brief CC, Port Pad Safety and Security Control Register for pad12 */
#define P15_PADCFG12_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DFCCu)

/** \brief D0, Port GPIO Control Register for pin # 13 */
#define P15_PADCFG13_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DFD0u)

/** \brief D4, Port Pad configuration Control Register for pad13 */
#define P15_PADCFG13_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DFD4u)

/** \brief D8, Port Pad Access Control Register for pad13 */
#define P15_PADCFG13_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DFD8u)

/** \brief DC, Port Pad Safety and Security Control Register for pad13 */
#define P15_PADCFG13_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DFDCu)

/** \brief E0, Port GPIO Control Register for pin # 14 */
#define P15_PADCFG14_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DFE0u)

/** \brief E4, Port Pad configuration Control Register for pad14 */
#define P15_PADCFG14_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DFE4u)

/** \brief E8, Port Pad Access Control Register for pad14 */
#define P15_PADCFG14_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DFE8u)

/** \brief EC, Port Pad Safety and Security Control Register for pad14 */
#define P15_PADCFG14_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DFECu)

/** \brief F0, Port GPIO Control Register for pin # 15 */
#define P15_PADCFG15_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003DFF0u)

/** \brief F4, Port Pad configuration Control Register for pad15 */
#define P15_PADCFG15_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003DFF4u)

/** \brief F8, Port Pad Access Control Register for pad15 */
#define P15_PADCFG15_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003DFF8u)

/** \brief FC, Port Pad Safety and Security Control Register for pad15 */
#define P15_PADCFG15_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003DFFCu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P16
 * \{  */
/** \brief 8, Module Identification Register */
#define P16_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ID*)0xF003E008u)

/** \brief 10, Port Wake Enable Register */
#define P16_WKEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKEN*)0xF003E010u)

/** \brief 14, Port Wake Status Register */
#define P16_WKSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKSTS*)0xF003E014u)

/** \brief 18, Port Wake Enable Status Register */
#define P16_WKENSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTS*)0xF003E018u)

/** \brief 1C, Port Wake Status Clear Register */
#define P16_WKENSTSCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTSCLR*)0xF003E01Cu)

/** \brief 20, Port Output Register */
#define P16_OUT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OUT*)0xF003E020u)

/** \brief 24, Port Input Register */
#define P16_IN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_IN*)0xF003E024u)

/** \brief 28, Port HWSEL status Register */
#define P16_HWSELSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_HWSELSTAT*)0xF003E028u)

/** \brief 2C, Port 16 Pin Function Decision Control Register */
#define P16_PDISC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PDISC*)0xF003E02Cu)

/** \brief 30, PROT Register Safe Endinit (SE) */
#define P16_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003E030u)

/** \brief 34, Selection Register for SCR Port Control */
#define P16_PCSRSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PCSRSEL*)0xF003E034u)

/** \brief 0, Port 16 Output Modification Register */
#define P16_OMR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMR*)0xF003E038u)

/** \brief 4, Port Output Modification Clear Register */
#define P16_OMCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMCR*)0xF003E03Cu)

/** \brief 8, Port Output Modification Set Register */
#define P16_OMSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMSR*)0xF003E040u)

/** \brief 0, Write access enable register A */
#define P16_ACCGRP0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003E090u)

/** \brief 4, Write access enable register B */
#define P16_ACCGRP0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003E094u)

/** \brief 8, Read access enable register A */
#define P16_ACCGRP0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003E098u)

/** \brief C, Read access enable register B */
#define P16_ACCGRP0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003E09Cu)

/** \brief 10, VM access enable register */
#define P16_ACCGRP0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003E0A0u)

/** \brief 14, PRS access enable register */
#define P16_ACCGRP0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003E0A4u)

/** \brief 1C, PROT Register Endinit */
#define P16_ACCGRP0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003E0ACu)

/** \brief 20, Write access enable register A */
#define P16_ACCGRP1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003E0B0u)

/** \brief 24, Write access enable register B */
#define P16_ACCGRP1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003E0B4u)

/** \brief 28, Read access enable register A */
#define P16_ACCGRP1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003E0B8u)

/** \brief 2C, Read access enable register B */
#define P16_ACCGRP1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003E0BCu)

/** \brief 30, VM access enable register */
#define P16_ACCGRP1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003E0C0u)

/** \brief 34, PRS access enable register */
#define P16_ACCGRP1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003E0C4u)

/** \brief 3C, PROT Register Endinit */
#define P16_ACCGRP1_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003E0CCu)

/** \brief 40, Write access enable register A */
#define P16_ACCGRP2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003E0D0u)

/** \brief 44, Write access enable register B */
#define P16_ACCGRP2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003E0D4u)

/** \brief 48, Read access enable register A */
#define P16_ACCGRP2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003E0D8u)

/** \brief 4C, Read access enable register B */
#define P16_ACCGRP2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003E0DCu)

/** \brief 50, VM access enable register */
#define P16_ACCGRP2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003E0E0u)

/** \brief 54, PRS access enable register */
#define P16_ACCGRP2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003E0E4u)

/** \brief 5C, PROT Register Endinit */
#define P16_ACCGRP2_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003E0ECu)

/** \brief 60, Write access enable register A */
#define P16_ACCGRP3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003E0F0u)

/** \brief 64, Write access enable register B */
#define P16_ACCGRP3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003E0F4u)

/** \brief 68, Read access enable register A */
#define P16_ACCGRP3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003E0F8u)

/** \brief 6C, Read access enable register B */
#define P16_ACCGRP3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003E0FCu)

/** \brief 70, VM access enable register */
#define P16_ACCGRP3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003E100u)

/** \brief 74, PRS access enable register */
#define P16_ACCGRP3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003E104u)

/** \brief 7C, PROT Register Endinit */
#define P16_ACCGRP3_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003E10Cu)

/** \brief 80, Write access enable register A */
#define P16_ACCGRP4_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003E110u)

/** \brief 84, Write access enable register B */
#define P16_ACCGRP4_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003E114u)

/** \brief 88, Read access enable register A */
#define P16_ACCGRP4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003E118u)

/** \brief 8C, Read access enable register B */
#define P16_ACCGRP4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003E11Cu)

/** \brief 90, VM access enable register */
#define P16_ACCGRP4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003E120u)

/** \brief 94, PRS access enable register */
#define P16_ACCGRP4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003E124u)

/** \brief 9C, PROT Register Endinit */
#define P16_ACCGRP4_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003E12Cu)

/** \brief A0, Write access enable register A */
#define P16_ACCGRP5_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003E130u)

/** \brief A4, Write access enable register B */
#define P16_ACCGRP5_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003E134u)

/** \brief A8, Read access enable register A */
#define P16_ACCGRP5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003E138u)

/** \brief AC, Read access enable register B */
#define P16_ACCGRP5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003E13Cu)

/** \brief B0, VM access enable register */
#define P16_ACCGRP5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003E140u)

/** \brief B4, PRS access enable register */
#define P16_ACCGRP5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003E144u)

/** \brief BC, PROT Register Endinit */
#define P16_ACCGRP5_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003E14Cu)

/** \brief C0, Write access enable register A */
#define P16_ACCGRP6_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003E150u)

/** \brief C4, Write access enable register B */
#define P16_ACCGRP6_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003E154u)

/** \brief C8, Read access enable register A */
#define P16_ACCGRP6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003E158u)

/** \brief CC, Read access enable register B */
#define P16_ACCGRP6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003E15Cu)

/** \brief D0, VM access enable register */
#define P16_ACCGRP6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003E160u)

/** \brief D4, PRS access enable register */
#define P16_ACCGRP6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003E164u)

/** \brief DC, PROT Register Endinit */
#define P16_ACCGRP6_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003E16Cu)

/** \brief E0, Write access enable register A */
#define P16_ACCGRP7_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003E170u)

/** \brief E4, Write access enable register B */
#define P16_ACCGRP7_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003E174u)

/** \brief E8, Read access enable register A */
#define P16_ACCGRP7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003E178u)

/** \brief EC, Read access enable register B */
#define P16_ACCGRP7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003E17Cu)

/** \brief F0, VM access enable register */
#define P16_ACCGRP7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003E180u)

/** \brief F4, PRS access enable register */
#define P16_ACCGRP7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003E184u)

/** \brief FC, PROT Register Endinit */
#define P16_ACCGRP7_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003E18Cu)

/** \brief 100, Write access enable register A */
#define P16_ACCGRP8_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003E190u)

/** \brief 104, Write access enable register B */
#define P16_ACCGRP8_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003E194u)

/** \brief 108, Read access enable register A */
#define P16_ACCGRP8_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003E198u)

/** \brief 10C, Read access enable register B */
#define P16_ACCGRP8_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003E19Cu)

/** \brief 110, VM access enable register */
#define P16_ACCGRP8_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003E1A0u)

/** \brief 114, PRS access enable register */
#define P16_ACCGRP8_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003E1A4u)

/** \brief 11C, PROT Register Endinit */
#define P16_ACCGRP8_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003E1ACu)

/** \brief 120, Write access enable register A */
#define P16_ACCGRP9_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003E1B0u)

/** \brief 124, Write access enable register B */
#define P16_ACCGRP9_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003E1B4u)

/** \brief 128, Read access enable register A */
#define P16_ACCGRP9_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003E1B8u)

/** \brief 12C, Read access enable register B */
#define P16_ACCGRP9_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003E1BCu)

/** \brief 130, VM access enable register */
#define P16_ACCGRP9_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003E1C0u)

/** \brief 134, PRS access enable register */
#define P16_ACCGRP9_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003E1C4u)

/** \brief 13C, PROT Register Endinit */
#define P16_ACCGRP9_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003E1CCu)

/** \brief 140, Write access enable register A */
#define P16_ACCGRP10_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003E1D0u)

/** \brief 144, Write access enable register B */
#define P16_ACCGRP10_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003E1D4u)

/** \brief 148, Read access enable register A */
#define P16_ACCGRP10_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003E1D8u)

/** \brief 14C, Read access enable register B */
#define P16_ACCGRP10_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003E1DCu)

/** \brief 150, VM access enable register */
#define P16_ACCGRP10_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003E1E0u)

/** \brief 154, PRS access enable register */
#define P16_ACCGRP10_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003E1E4u)

/** \brief 15C, PROT Register Endinit */
#define P16_ACCGRP10_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003E1ECu)

/** \brief 160, Write access enable register A */
#define P16_ACCGRP11_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003E1F0u)

/** \brief 164, Write access enable register B */
#define P16_ACCGRP11_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003E1F4u)

/** \brief 168, Read access enable register A */
#define P16_ACCGRP11_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003E1F8u)

/** \brief 16C, Read access enable register B */
#define P16_ACCGRP11_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003E1FCu)

/** \brief 170, VM access enable register */
#define P16_ACCGRP11_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003E200u)

/** \brief 174, PRS access enable register */
#define P16_ACCGRP11_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003E204u)

/** \brief 17C, PROT Register Endinit */
#define P16_ACCGRP11_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003E20Cu)

/** \brief 180, Write access enable register A */
#define P16_ACCGRP12_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003E210u)

/** \brief 184, Write access enable register B */
#define P16_ACCGRP12_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003E214u)

/** \brief 188, Read access enable register A */
#define P16_ACCGRP12_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003E218u)

/** \brief 18C, Read access enable register B */
#define P16_ACCGRP12_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003E21Cu)

/** \brief 190, VM access enable register */
#define P16_ACCGRP12_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003E220u)

/** \brief 194, PRS access enable register */
#define P16_ACCGRP12_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003E224u)

/** \brief 19C, PROT Register Endinit */
#define P16_ACCGRP12_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003E22Cu)

/** \brief 1A0, Write access enable register A */
#define P16_ACCGRP13_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003E230u)

/** \brief 1A4, Write access enable register B */
#define P16_ACCGRP13_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003E234u)

/** \brief 1A8, Read access enable register A */
#define P16_ACCGRP13_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003E238u)

/** \brief 1AC, Read access enable register B */
#define P16_ACCGRP13_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003E23Cu)

/** \brief 1B0, VM access enable register */
#define P16_ACCGRP13_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003E240u)

/** \brief 1B4, PRS access enable register */
#define P16_ACCGRP13_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003E244u)

/** \brief 1BC, PROT Register Endinit */
#define P16_ACCGRP13_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003E24Cu)

/** \brief 1C0, Write access enable register A */
#define P16_ACCGRP14_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003E250u)

/** \brief 1C4, Write access enable register B */
#define P16_ACCGRP14_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003E254u)

/** \brief 1C8, Read access enable register A */
#define P16_ACCGRP14_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003E258u)

/** \brief 1CC, Read access enable register B */
#define P16_ACCGRP14_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003E25Cu)

/** \brief 1D0, VM access enable register */
#define P16_ACCGRP14_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003E260u)

/** \brief 1D4, PRS access enable register */
#define P16_ACCGRP14_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003E264u)

/** \brief 1DC, PROT Register Endinit */
#define P16_ACCGRP14_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003E26Cu)

/** \brief 1E0, Write access enable register A */
#define P16_ACCGRP15_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003E270u)

/** \brief 1E4, Write access enable register B */
#define P16_ACCGRP15_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003E274u)

/** \brief 1E8, Read access enable register A */
#define P16_ACCGRP15_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003E278u)

/** \brief 1EC, Read access enable register B */
#define P16_ACCGRP15_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003E27Cu)

/** \brief 1F0, VM access enable register */
#define P16_ACCGRP15_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003E280u)

/** \brief 1F4, PRS access enable register */
#define P16_ACCGRP15_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003E284u)

/** \brief 1FC, PROT Register Endinit */
#define P16_ACCGRP15_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003E28Cu)

/** \brief 0, Port GPIO Control Register for pin # 00 */
#define P16_PADCFG0_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003E300u)

/** \brief 4, Port Pad configuration Control Register for pad00 */
#define P16_PADCFG0_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003E304u)

/** \brief 8, Port Pad Access Control Register for pad00 */
#define P16_PADCFG0_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003E308u)

/** \brief C, Port Pad Safety and Security Control Register for pad00 */
#define P16_PADCFG0_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003E30Cu)

/** \brief 10, Port GPIO Control Register for pin # 01 */
#define P16_PADCFG1_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003E310u)

/** \brief 14, Port Pad configuration Control Register for pad01 */
#define P16_PADCFG1_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003E314u)

/** \brief 18, Port Pad Access Control Register for pad01 */
#define P16_PADCFG1_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003E318u)

/** \brief 1C, Port Pad Safety and Security Control Register for pad01 */
#define P16_PADCFG1_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003E31Cu)

/** \brief 20, Port GPIO Control Register for pin # 02 */
#define P16_PADCFG2_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003E320u)

/** \brief 24, Port Pad configuration Control Register for pad02 */
#define P16_PADCFG2_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003E324u)

/** \brief 28, Port Pad Access Control Register for pad02 */
#define P16_PADCFG2_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003E328u)

/** \brief 2C, Port Pad Safety and Security Control Register for pad02 */
#define P16_PADCFG2_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003E32Cu)

/** \brief 30, Port GPIO Control Register for pin # 03 */
#define P16_PADCFG3_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003E330u)

/** \brief 34, Port Pad configuration Control Register for pad03 */
#define P16_PADCFG3_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003E334u)

/** \brief 38, Port Pad Access Control Register for pad03 */
#define P16_PADCFG3_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003E338u)

/** \brief 3C, Port Pad Safety and Security Control Register for pad03 */
#define P16_PADCFG3_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003E33Cu)

/** \brief 40, Port GPIO Control Register for pin # 04 */
#define P16_PADCFG4_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003E340u)

/** \brief 44, Port Pad configuration Control Register for pad04 */
#define P16_PADCFG4_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003E344u)

/** \brief 48, Port Pad Access Control Register for pad04 */
#define P16_PADCFG4_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003E348u)

/** \brief 4C, Port Pad Safety and Security Control Register for pad04 */
#define P16_PADCFG4_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003E34Cu)

/** \brief 50, Port GPIO Control Register for pin # 05 */
#define P16_PADCFG5_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003E350u)

/** \brief 54, Port Pad configuration Control Register for pad05 */
#define P16_PADCFG5_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003E354u)

/** \brief 58, Port Pad Access Control Register for pad05 */
#define P16_PADCFG5_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003E358u)

/** \brief 5C, Port Pad Safety and Security Control Register for pad05 */
#define P16_PADCFG5_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003E35Cu)

/** \brief 60, Port GPIO Control Register for pin # 06 */
#define P16_PADCFG6_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003E360u)

/** \brief 64, Port Pad configuration Control Register for pad06 */
#define P16_PADCFG6_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003E364u)

/** \brief 68, Port Pad Access Control Register for pad06 */
#define P16_PADCFG6_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003E368u)

/** \brief 6C, Port Pad Safety and Security Control Register for pad06 */
#define P16_PADCFG6_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003E36Cu)

/** \brief 70, Port GPIO Control Register for pin # 07 */
#define P16_PADCFG7_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003E370u)

/** \brief 74, Port Pad configuration Control Register for pad07 */
#define P16_PADCFG7_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003E374u)

/** \brief 78, Port Pad Access Control Register for pad07 */
#define P16_PADCFG7_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003E378u)

/** \brief 7C, Port Pad Safety and Security Control Register for pad07 */
#define P16_PADCFG7_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003E37Cu)

/** \brief 80, Port GPIO Control Register for pin # 08 */
#define P16_PADCFG8_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003E380u)

/** \brief 84, Port Pad configuration Control Register for pad08 */
#define P16_PADCFG8_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003E384u)

/** \brief 88, Port Pad Access Control Register for pad08 */
#define P16_PADCFG8_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003E388u)

/** \brief 8C, Port Pad Safety and Security Control Register for pad08 */
#define P16_PADCFG8_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003E38Cu)

/** \brief 90, Port GPIO Control Register for pin # 09 */
#define P16_PADCFG9_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003E390u)

/** \brief 94, Port Pad configuration Control Register for pad09 */
#define P16_PADCFG9_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003E394u)

/** \brief 98, Port Pad Access Control Register for pad09 */
#define P16_PADCFG9_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003E398u)

/** \brief 9C, Port Pad Safety and Security Control Register for pad09 */
#define P16_PADCFG9_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003E39Cu)

/** \brief A0, Port GPIO Control Register for pin # 10 */
#define P16_PADCFG10_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003E3A0u)

/** \brief A4, Port Pad configuration Control Register for pad10 */
#define P16_PADCFG10_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003E3A4u)

/** \brief A8, Port Pad Access Control Register for pad10 */
#define P16_PADCFG10_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003E3A8u)

/** \brief AC, Port Pad Safety and Security Control Register for pad10 */
#define P16_PADCFG10_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003E3ACu)

/** \brief B0, Port GPIO Control Register for pin # 11 */
#define P16_PADCFG11_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003E3B0u)

/** \brief B4, Port Pad configuration Control Register for pad11 */
#define P16_PADCFG11_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003E3B4u)

/** \brief B8, Port Pad Access Control Register for pad11 */
#define P16_PADCFG11_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003E3B8u)

/** \brief BC, Port Pad Safety and Security Control Register for pad11 */
#define P16_PADCFG11_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003E3BCu)

/** \brief C0, Port GPIO Control Register for pin # 12 */
#define P16_PADCFG12_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003E3C0u)

/** \brief C4, Port Pad configuration Control Register for pad12 */
#define P16_PADCFG12_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003E3C4u)

/** \brief C8, Port Pad Access Control Register for pad12 */
#define P16_PADCFG12_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003E3C8u)

/** \brief CC, Port Pad Safety and Security Control Register for pad12 */
#define P16_PADCFG12_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003E3CCu)

/** \brief D0, Port GPIO Control Register for pin # 13 */
#define P16_PADCFG13_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003E3D0u)

/** \brief D4, Port Pad configuration Control Register for pad13 */
#define P16_PADCFG13_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003E3D4u)

/** \brief D8, Port Pad Access Control Register for pad13 */
#define P16_PADCFG13_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003E3D8u)

/** \brief DC, Port Pad Safety and Security Control Register for pad13 */
#define P16_PADCFG13_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003E3DCu)

/** \brief E0, Port GPIO Control Register for pin # 14 */
#define P16_PADCFG14_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003E3E0u)

/** \brief E4, Port Pad configuration Control Register for pad14 */
#define P16_PADCFG14_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003E3E4u)

/** \brief E8, Port Pad Access Control Register for pad14 */
#define P16_PADCFG14_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003E3E8u)

/** \brief EC, Port Pad Safety and Security Control Register for pad14 */
#define P16_PADCFG14_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003E3ECu)

/** \brief F0, Port GPIO Control Register for pin # 15 */
#define P16_PADCFG15_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003E3F0u)

/** \brief F4, Port Pad configuration Control Register for pad15 */
#define P16_PADCFG15_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003E3F4u)

/** \brief F8, Port Pad Access Control Register for pad15 */
#define P16_PADCFG15_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003E3F8u)

/** \brief FC, Port Pad Safety and Security Control Register for pad15 */
#define P16_PADCFG15_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003E3FCu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P17
 * \{  */
/** \brief 8, Module Identification Register */
#define P17_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ID*)0xF003E408u)

/** \brief 10, Port Wake Enable Register */
#define P17_WKEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKEN*)0xF003E410u)

/** \brief 14, Port Wake Status Register */
#define P17_WKSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKSTS*)0xF003E414u)

/** \brief 18, Port Wake Enable Status Register */
#define P17_WKENSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTS*)0xF003E418u)

/** \brief 1C, Port Wake Status Clear Register */
#define P17_WKENSTSCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTSCLR*)0xF003E41Cu)

/** \brief 20, Port Output Register */
#define P17_OUT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OUT*)0xF003E420u)

/** \brief 24, Port Input Register */
#define P17_IN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_IN*)0xF003E424u)

/** \brief 28, Port HWSEL status Register */
#define P17_HWSELSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_HWSELSTAT*)0xF003E428u)

/** \brief 2C, Port 17 Pin Function Decision Control Register */
#define P17_PDISC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PDISC*)0xF003E42Cu)

/** \brief 30, PROT Register Safe Endinit (SE) */
#define P17_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003E430u)

/** \brief 34, Selection Register for SCR Port Control */
#define P17_PCSRSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PCSRSEL*)0xF003E434u)

/** \brief 0, Port 17 Output Modification Register */
#define P17_OMR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMR*)0xF003E438u)

/** \brief 4, Port Output Modification Clear Register */
#define P17_OMCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMCR*)0xF003E43Cu)

/** \brief 8, Port Output Modification Set Register */
#define P17_OMSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMSR*)0xF003E440u)

/** \brief 0, Write access enable register A */
#define P17_ACCGRP0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003E490u)

/** \brief 4, Write access enable register B */
#define P17_ACCGRP0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003E494u)

/** \brief 8, Read access enable register A */
#define P17_ACCGRP0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003E498u)

/** \brief C, Read access enable register B */
#define P17_ACCGRP0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003E49Cu)

/** \brief 10, VM access enable register */
#define P17_ACCGRP0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003E4A0u)

/** \brief 14, PRS access enable register */
#define P17_ACCGRP0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003E4A4u)

/** \brief 1C, PROT Register Endinit */
#define P17_ACCGRP0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003E4ACu)

/** \brief 20, Write access enable register A */
#define P17_ACCGRP1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003E4B0u)

/** \brief 24, Write access enable register B */
#define P17_ACCGRP1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003E4B4u)

/** \brief 28, Read access enable register A */
#define P17_ACCGRP1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003E4B8u)

/** \brief 2C, Read access enable register B */
#define P17_ACCGRP1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003E4BCu)

/** \brief 30, VM access enable register */
#define P17_ACCGRP1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003E4C0u)

/** \brief 34, PRS access enable register */
#define P17_ACCGRP1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003E4C4u)

/** \brief 3C, PROT Register Endinit */
#define P17_ACCGRP1_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003E4CCu)

/** \brief 40, Write access enable register A */
#define P17_ACCGRP2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003E4D0u)

/** \brief 44, Write access enable register B */
#define P17_ACCGRP2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003E4D4u)

/** \brief 48, Read access enable register A */
#define P17_ACCGRP2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003E4D8u)

/** \brief 4C, Read access enable register B */
#define P17_ACCGRP2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003E4DCu)

/** \brief 50, VM access enable register */
#define P17_ACCGRP2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003E4E0u)

/** \brief 54, PRS access enable register */
#define P17_ACCGRP2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003E4E4u)

/** \brief 5C, PROT Register Endinit */
#define P17_ACCGRP2_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003E4ECu)

/** \brief 60, Write access enable register A */
#define P17_ACCGRP3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003E4F0u)

/** \brief 64, Write access enable register B */
#define P17_ACCGRP3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003E4F4u)

/** \brief 68, Read access enable register A */
#define P17_ACCGRP3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003E4F8u)

/** \brief 6C, Read access enable register B */
#define P17_ACCGRP3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003E4FCu)

/** \brief 70, VM access enable register */
#define P17_ACCGRP3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003E500u)

/** \brief 74, PRS access enable register */
#define P17_ACCGRP3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003E504u)

/** \brief 7C, PROT Register Endinit */
#define P17_ACCGRP3_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003E50Cu)

/** \brief 80, Write access enable register A */
#define P17_ACCGRP4_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003E510u)

/** \brief 84, Write access enable register B */
#define P17_ACCGRP4_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003E514u)

/** \brief 88, Read access enable register A */
#define P17_ACCGRP4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003E518u)

/** \brief 8C, Read access enable register B */
#define P17_ACCGRP4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003E51Cu)

/** \brief 90, VM access enable register */
#define P17_ACCGRP4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003E520u)

/** \brief 94, PRS access enable register */
#define P17_ACCGRP4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003E524u)

/** \brief 9C, PROT Register Endinit */
#define P17_ACCGRP4_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003E52Cu)

/** \brief A0, Write access enable register A */
#define P17_ACCGRP5_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003E530u)

/** \brief A4, Write access enable register B */
#define P17_ACCGRP5_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003E534u)

/** \brief A8, Read access enable register A */
#define P17_ACCGRP5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003E538u)

/** \brief AC, Read access enable register B */
#define P17_ACCGRP5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003E53Cu)

/** \brief B0, VM access enable register */
#define P17_ACCGRP5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003E540u)

/** \brief B4, PRS access enable register */
#define P17_ACCGRP5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003E544u)

/** \brief BC, PROT Register Endinit */
#define P17_ACCGRP5_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003E54Cu)

/** \brief C0, Write access enable register A */
#define P17_ACCGRP6_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003E550u)

/** \brief C4, Write access enable register B */
#define P17_ACCGRP6_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003E554u)

/** \brief C8, Read access enable register A */
#define P17_ACCGRP6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003E558u)

/** \brief CC, Read access enable register B */
#define P17_ACCGRP6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003E55Cu)

/** \brief D0, VM access enable register */
#define P17_ACCGRP6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003E560u)

/** \brief D4, PRS access enable register */
#define P17_ACCGRP6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003E564u)

/** \brief DC, PROT Register Endinit */
#define P17_ACCGRP6_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003E56Cu)

/** \brief E0, Write access enable register A */
#define P17_ACCGRP7_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003E570u)

/** \brief E4, Write access enable register B */
#define P17_ACCGRP7_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003E574u)

/** \brief E8, Read access enable register A */
#define P17_ACCGRP7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003E578u)

/** \brief EC, Read access enable register B */
#define P17_ACCGRP7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003E57Cu)

/** \brief F0, VM access enable register */
#define P17_ACCGRP7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003E580u)

/** \brief F4, PRS access enable register */
#define P17_ACCGRP7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003E584u)

/** \brief FC, PROT Register Endinit */
#define P17_ACCGRP7_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003E58Cu)

/** \brief 100, Write access enable register A */
#define P17_ACCGRP8_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003E590u)

/** \brief 104, Write access enable register B */
#define P17_ACCGRP8_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003E594u)

/** \brief 108, Read access enable register A */
#define P17_ACCGRP8_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003E598u)

/** \brief 10C, Read access enable register B */
#define P17_ACCGRP8_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003E59Cu)

/** \brief 110, VM access enable register */
#define P17_ACCGRP8_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003E5A0u)

/** \brief 114, PRS access enable register */
#define P17_ACCGRP8_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003E5A4u)

/** \brief 11C, PROT Register Endinit */
#define P17_ACCGRP8_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003E5ACu)

/** \brief 120, Write access enable register A */
#define P17_ACCGRP9_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003E5B0u)

/** \brief 124, Write access enable register B */
#define P17_ACCGRP9_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003E5B4u)

/** \brief 128, Read access enable register A */
#define P17_ACCGRP9_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003E5B8u)

/** \brief 12C, Read access enable register B */
#define P17_ACCGRP9_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003E5BCu)

/** \brief 130, VM access enable register */
#define P17_ACCGRP9_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003E5C0u)

/** \brief 134, PRS access enable register */
#define P17_ACCGRP9_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003E5C4u)

/** \brief 13C, PROT Register Endinit */
#define P17_ACCGRP9_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003E5CCu)

/** \brief 140, Write access enable register A */
#define P17_ACCGRP10_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003E5D0u)

/** \brief 144, Write access enable register B */
#define P17_ACCGRP10_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003E5D4u)

/** \brief 148, Read access enable register A */
#define P17_ACCGRP10_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003E5D8u)

/** \brief 14C, Read access enable register B */
#define P17_ACCGRP10_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003E5DCu)

/** \brief 150, VM access enable register */
#define P17_ACCGRP10_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003E5E0u)

/** \brief 154, PRS access enable register */
#define P17_ACCGRP10_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003E5E4u)

/** \brief 15C, PROT Register Endinit */
#define P17_ACCGRP10_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003E5ECu)

/** \brief 160, Write access enable register A */
#define P17_ACCGRP11_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003E5F0u)

/** \brief 164, Write access enable register B */
#define P17_ACCGRP11_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003E5F4u)

/** \brief 168, Read access enable register A */
#define P17_ACCGRP11_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003E5F8u)

/** \brief 16C, Read access enable register B */
#define P17_ACCGRP11_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003E5FCu)

/** \brief 170, VM access enable register */
#define P17_ACCGRP11_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003E600u)

/** \brief 174, PRS access enable register */
#define P17_ACCGRP11_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003E604u)

/** \brief 17C, PROT Register Endinit */
#define P17_ACCGRP11_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003E60Cu)

/** \brief 180, Write access enable register A */
#define P17_ACCGRP12_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003E610u)

/** \brief 184, Write access enable register B */
#define P17_ACCGRP12_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003E614u)

/** \brief 188, Read access enable register A */
#define P17_ACCGRP12_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003E618u)

/** \brief 18C, Read access enable register B */
#define P17_ACCGRP12_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003E61Cu)

/** \brief 190, VM access enable register */
#define P17_ACCGRP12_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003E620u)

/** \brief 194, PRS access enable register */
#define P17_ACCGRP12_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003E624u)

/** \brief 19C, PROT Register Endinit */
#define P17_ACCGRP12_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003E62Cu)

/** \brief 1A0, Write access enable register A */
#define P17_ACCGRP13_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003E630u)

/** \brief 1A4, Write access enable register B */
#define P17_ACCGRP13_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003E634u)

/** \brief 1A8, Read access enable register A */
#define P17_ACCGRP13_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003E638u)

/** \brief 1AC, Read access enable register B */
#define P17_ACCGRP13_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003E63Cu)

/** \brief 1B0, VM access enable register */
#define P17_ACCGRP13_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003E640u)

/** \brief 1B4, PRS access enable register */
#define P17_ACCGRP13_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003E644u)

/** \brief 1BC, PROT Register Endinit */
#define P17_ACCGRP13_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003E64Cu)

/** \brief 1C0, Write access enable register A */
#define P17_ACCGRP14_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003E650u)

/** \brief 1C4, Write access enable register B */
#define P17_ACCGRP14_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003E654u)

/** \brief 1C8, Read access enable register A */
#define P17_ACCGRP14_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003E658u)

/** \brief 1CC, Read access enable register B */
#define P17_ACCGRP14_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003E65Cu)

/** \brief 1D0, VM access enable register */
#define P17_ACCGRP14_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003E660u)

/** \brief 1D4, PRS access enable register */
#define P17_ACCGRP14_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003E664u)

/** \brief 1DC, PROT Register Endinit */
#define P17_ACCGRP14_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003E66Cu)

/** \brief 1E0, Write access enable register A */
#define P17_ACCGRP15_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003E670u)

/** \brief 1E4, Write access enable register B */
#define P17_ACCGRP15_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003E674u)

/** \brief 1E8, Read access enable register A */
#define P17_ACCGRP15_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003E678u)

/** \brief 1EC, Read access enable register B */
#define P17_ACCGRP15_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003E67Cu)

/** \brief 1F0, VM access enable register */
#define P17_ACCGRP15_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003E680u)

/** \brief 1F4, PRS access enable register */
#define P17_ACCGRP15_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003E684u)

/** \brief 1FC, PROT Register Endinit */
#define P17_ACCGRP15_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003E68Cu)

/** \brief 0, Port GPIO Control Register for pin # 00 */
#define P17_PADCFG0_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003E700u)

/** \brief 4, Port Pad configuration Control Register for pad00 */
#define P17_PADCFG0_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003E704u)

/** \brief 8, Port Pad Access Control Register for pad00 */
#define P17_PADCFG0_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003E708u)

/** \brief C, Port Pad Safety and Security Control Register for pad00 */
#define P17_PADCFG0_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003E70Cu)

/** \brief 10, Port GPIO Control Register for pin # 01 */
#define P17_PADCFG1_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003E710u)

/** \brief 14, Port Pad configuration Control Register for pad01 */
#define P17_PADCFG1_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003E714u)

/** \brief 18, Port Pad Access Control Register for pad01 */
#define P17_PADCFG1_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003E718u)

/** \brief 1C, Port Pad Safety and Security Control Register for pad01 */
#define P17_PADCFG1_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003E71Cu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P20
 * \{  */
/** \brief 8, Module Identification Register */
#define P20_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ID*)0xF003F008u)

/** \brief 10, Port Wake Enable Register */
#define P20_WKEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKEN*)0xF003F010u)

/** \brief 14, Port Wake Status Register */
#define P20_WKSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKSTS*)0xF003F014u)

/** \brief 18, Port Wake Enable Status Register */
#define P20_WKENSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTS*)0xF003F018u)

/** \brief 1C, Port Wake Status Clear Register */
#define P20_WKENSTSCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTSCLR*)0xF003F01Cu)

/** \brief 20, Port Output Register */
#define P20_OUT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OUT*)0xF003F020u)

/** \brief 24, Port Input Register */
#define P20_IN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_IN*)0xF003F024u)

/** \brief 28, Port HWSEL status Register */
#define P20_HWSELSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_HWSELSTAT*)0xF003F028u)

/** \brief 2C, Port 20 Pin Function Decision Control Register */
#define P20_PDISC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PDISC*)0xF003F02Cu)

/** \brief 30, PROT Register Safe Endinit (SE) */
#define P20_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F030u)

/** \brief 34, Selection Register for SCR Port Control */
#define P20_PCSRSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PCSRSEL*)0xF003F034u)

/** \brief 0, Port 20 Output Modification Register */
#define P20_OMR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMR*)0xF003F038u)

/** \brief 4, Port Output Modification Clear Register */
#define P20_OMCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMCR*)0xF003F03Cu)

/** \brief 8, Port Output Modification Set Register */
#define P20_OMSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMSR*)0xF003F040u)

/** \brief 0, Write access enable register A */
#define P20_ACCGRP0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F090u)

/** \brief 4, Write access enable register B */
#define P20_ACCGRP0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F094u)

/** \brief 8, Read access enable register A */
#define P20_ACCGRP0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F098u)

/** \brief C, Read access enable register B */
#define P20_ACCGRP0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F09Cu)

/** \brief 10, VM access enable register */
#define P20_ACCGRP0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F0A0u)

/** \brief 14, PRS access enable register */
#define P20_ACCGRP0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F0A4u)

/** \brief 1C, PROT Register Endinit */
#define P20_ACCGRP0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F0ACu)

/** \brief 20, Write access enable register A */
#define P20_ACCGRP1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F0B0u)

/** \brief 24, Write access enable register B */
#define P20_ACCGRP1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F0B4u)

/** \brief 28, Read access enable register A */
#define P20_ACCGRP1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F0B8u)

/** \brief 2C, Read access enable register B */
#define P20_ACCGRP1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F0BCu)

/** \brief 30, VM access enable register */
#define P20_ACCGRP1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F0C0u)

/** \brief 34, PRS access enable register */
#define P20_ACCGRP1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F0C4u)

/** \brief 3C, PROT Register Endinit */
#define P20_ACCGRP1_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F0CCu)

/** \brief 40, Write access enable register A */
#define P20_ACCGRP2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F0D0u)

/** \brief 44, Write access enable register B */
#define P20_ACCGRP2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F0D4u)

/** \brief 48, Read access enable register A */
#define P20_ACCGRP2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F0D8u)

/** \brief 4C, Read access enable register B */
#define P20_ACCGRP2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F0DCu)

/** \brief 50, VM access enable register */
#define P20_ACCGRP2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F0E0u)

/** \brief 54, PRS access enable register */
#define P20_ACCGRP2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F0E4u)

/** \brief 5C, PROT Register Endinit */
#define P20_ACCGRP2_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F0ECu)

/** \brief 60, Write access enable register A */
#define P20_ACCGRP3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F0F0u)

/** \brief 64, Write access enable register B */
#define P20_ACCGRP3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F0F4u)

/** \brief 68, Read access enable register A */
#define P20_ACCGRP3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F0F8u)

/** \brief 6C, Read access enable register B */
#define P20_ACCGRP3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F0FCu)

/** \brief 70, VM access enable register */
#define P20_ACCGRP3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F100u)

/** \brief 74, PRS access enable register */
#define P20_ACCGRP3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F104u)

/** \brief 7C, PROT Register Endinit */
#define P20_ACCGRP3_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F10Cu)

/** \brief 80, Write access enable register A */
#define P20_ACCGRP4_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F110u)

/** \brief 84, Write access enable register B */
#define P20_ACCGRP4_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F114u)

/** \brief 88, Read access enable register A */
#define P20_ACCGRP4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F118u)

/** \brief 8C, Read access enable register B */
#define P20_ACCGRP4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F11Cu)

/** \brief 90, VM access enable register */
#define P20_ACCGRP4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F120u)

/** \brief 94, PRS access enable register */
#define P20_ACCGRP4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F124u)

/** \brief 9C, PROT Register Endinit */
#define P20_ACCGRP4_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F12Cu)

/** \brief A0, Write access enable register A */
#define P20_ACCGRP5_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F130u)

/** \brief A4, Write access enable register B */
#define P20_ACCGRP5_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F134u)

/** \brief A8, Read access enable register A */
#define P20_ACCGRP5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F138u)

/** \brief AC, Read access enable register B */
#define P20_ACCGRP5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F13Cu)

/** \brief B0, VM access enable register */
#define P20_ACCGRP5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F140u)

/** \brief B4, PRS access enable register */
#define P20_ACCGRP5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F144u)

/** \brief BC, PROT Register Endinit */
#define P20_ACCGRP5_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F14Cu)

/** \brief C0, Write access enable register A */
#define P20_ACCGRP6_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F150u)

/** \brief C4, Write access enable register B */
#define P20_ACCGRP6_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F154u)

/** \brief C8, Read access enable register A */
#define P20_ACCGRP6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F158u)

/** \brief CC, Read access enable register B */
#define P20_ACCGRP6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F15Cu)

/** \brief D0, VM access enable register */
#define P20_ACCGRP6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F160u)

/** \brief D4, PRS access enable register */
#define P20_ACCGRP6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F164u)

/** \brief DC, PROT Register Endinit */
#define P20_ACCGRP6_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F16Cu)

/** \brief E0, Write access enable register A */
#define P20_ACCGRP7_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F170u)

/** \brief E4, Write access enable register B */
#define P20_ACCGRP7_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F174u)

/** \brief E8, Read access enable register A */
#define P20_ACCGRP7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F178u)

/** \brief EC, Read access enable register B */
#define P20_ACCGRP7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F17Cu)

/** \brief F0, VM access enable register */
#define P20_ACCGRP7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F180u)

/** \brief F4, PRS access enable register */
#define P20_ACCGRP7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F184u)

/** \brief FC, PROT Register Endinit */
#define P20_ACCGRP7_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F18Cu)

/** \brief 100, Write access enable register A */
#define P20_ACCGRP8_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F190u)

/** \brief 104, Write access enable register B */
#define P20_ACCGRP8_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F194u)

/** \brief 108, Read access enable register A */
#define P20_ACCGRP8_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F198u)

/** \brief 10C, Read access enable register B */
#define P20_ACCGRP8_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F19Cu)

/** \brief 110, VM access enable register */
#define P20_ACCGRP8_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F1A0u)

/** \brief 114, PRS access enable register */
#define P20_ACCGRP8_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F1A4u)

/** \brief 11C, PROT Register Endinit */
#define P20_ACCGRP8_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F1ACu)

/** \brief 120, Write access enable register A */
#define P20_ACCGRP9_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F1B0u)

/** \brief 124, Write access enable register B */
#define P20_ACCGRP9_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F1B4u)

/** \brief 128, Read access enable register A */
#define P20_ACCGRP9_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F1B8u)

/** \brief 12C, Read access enable register B */
#define P20_ACCGRP9_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F1BCu)

/** \brief 130, VM access enable register */
#define P20_ACCGRP9_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F1C0u)

/** \brief 134, PRS access enable register */
#define P20_ACCGRP9_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F1C4u)

/** \brief 13C, PROT Register Endinit */
#define P20_ACCGRP9_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F1CCu)

/** \brief 140, Write access enable register A */
#define P20_ACCGRP10_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F1D0u)

/** \brief 144, Write access enable register B */
#define P20_ACCGRP10_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F1D4u)

/** \brief 148, Read access enable register A */
#define P20_ACCGRP10_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F1D8u)

/** \brief 14C, Read access enable register B */
#define P20_ACCGRP10_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F1DCu)

/** \brief 150, VM access enable register */
#define P20_ACCGRP10_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F1E0u)

/** \brief 154, PRS access enable register */
#define P20_ACCGRP10_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F1E4u)

/** \brief 15C, PROT Register Endinit */
#define P20_ACCGRP10_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F1ECu)

/** \brief 160, Write access enable register A */
#define P20_ACCGRP11_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F1F0u)

/** \brief 164, Write access enable register B */
#define P20_ACCGRP11_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F1F4u)

/** \brief 168, Read access enable register A */
#define P20_ACCGRP11_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F1F8u)

/** \brief 16C, Read access enable register B */
#define P20_ACCGRP11_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F1FCu)

/** \brief 170, VM access enable register */
#define P20_ACCGRP11_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F200u)

/** \brief 174, PRS access enable register */
#define P20_ACCGRP11_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F204u)

/** \brief 17C, PROT Register Endinit */
#define P20_ACCGRP11_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F20Cu)

/** \brief 180, Write access enable register A */
#define P20_ACCGRP12_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F210u)

/** \brief 184, Write access enable register B */
#define P20_ACCGRP12_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F214u)

/** \brief 188, Read access enable register A */
#define P20_ACCGRP12_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F218u)

/** \brief 18C, Read access enable register B */
#define P20_ACCGRP12_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F21Cu)

/** \brief 190, VM access enable register */
#define P20_ACCGRP12_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F220u)

/** \brief 194, PRS access enable register */
#define P20_ACCGRP12_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F224u)

/** \brief 19C, PROT Register Endinit */
#define P20_ACCGRP12_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F22Cu)

/** \brief 1A0, Write access enable register A */
#define P20_ACCGRP13_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F230u)

/** \brief 1A4, Write access enable register B */
#define P20_ACCGRP13_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F234u)

/** \brief 1A8, Read access enable register A */
#define P20_ACCGRP13_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F238u)

/** \brief 1AC, Read access enable register B */
#define P20_ACCGRP13_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F23Cu)

/** \brief 1B0, VM access enable register */
#define P20_ACCGRP13_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F240u)

/** \brief 1B4, PRS access enable register */
#define P20_ACCGRP13_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F244u)

/** \brief 1BC, PROT Register Endinit */
#define P20_ACCGRP13_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F24Cu)

/** \brief 1C0, Write access enable register A */
#define P20_ACCGRP14_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F250u)

/** \brief 1C4, Write access enable register B */
#define P20_ACCGRP14_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F254u)

/** \brief 1C8, Read access enable register A */
#define P20_ACCGRP14_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F258u)

/** \brief 1CC, Read access enable register B */
#define P20_ACCGRP14_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F25Cu)

/** \brief 1D0, VM access enable register */
#define P20_ACCGRP14_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F260u)

/** \brief 1D4, PRS access enable register */
#define P20_ACCGRP14_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F264u)

/** \brief 1DC, PROT Register Endinit */
#define P20_ACCGRP14_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F26Cu)

/** \brief 1E0, Write access enable register A */
#define P20_ACCGRP15_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F270u)

/** \brief 1E4, Write access enable register B */
#define P20_ACCGRP15_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F274u)

/** \brief 1E8, Read access enable register A */
#define P20_ACCGRP15_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F278u)

/** \brief 1EC, Read access enable register B */
#define P20_ACCGRP15_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F27Cu)

/** \brief 1F0, VM access enable register */
#define P20_ACCGRP15_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F280u)

/** \brief 1F4, PRS access enable register */
#define P20_ACCGRP15_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F284u)

/** \brief 1FC, PROT Register Endinit */
#define P20_ACCGRP15_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F28Cu)

/** \brief 0, Port GPIO Control Register for pin # 00 */
#define P20_PADCFG0_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003F300u)

/** \brief 4, Port Pad configuration Control Register for pad00 */
#define P20_PADCFG0_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003F304u)

/** \brief 8, Port Pad Access Control Register for pad00 */
#define P20_PADCFG0_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003F308u)

/** \brief C, Port Pad Safety and Security Control Register for pad00 */
#define P20_PADCFG0_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003F30Cu)

/** \brief 10, Port GPIO Control Register for pin # 01 */
#define P20_PADCFG1_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003F310u)

/** \brief 14, Port Pad configuration Control Register for pad01 */
#define P20_PADCFG1_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003F314u)

/** \brief 18, Port Pad Access Control Register for pad01 */
#define P20_PADCFG1_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003F318u)

/** \brief 1C, Port Pad Safety and Security Control Register for pad01 */
#define P20_PADCFG1_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003F31Cu)

/** \brief 20, Port GPIO Control Register for pin # 02 */
#define P20_PADCFG2_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003F320u)

/** \brief 24, Port Pad configuration Control Register for pad02 */
#define P20_PADCFG2_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003F324u)

/** \brief 28, Port Pad Access Control Register for pad02 */
#define P20_PADCFG2_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003F328u)

/** \brief 2C, Port Pad Safety and Security Control Register for pad02 */
#define P20_PADCFG2_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003F32Cu)

/** \brief 30, Port GPIO Control Register for pin # 03 */
#define P20_PADCFG3_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003F330u)

/** \brief 34, Port Pad configuration Control Register for pad03 */
#define P20_PADCFG3_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003F334u)

/** \brief 38, Port Pad Access Control Register for pad03 */
#define P20_PADCFG3_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003F338u)

/** \brief 3C, Port Pad Safety and Security Control Register for pad03 */
#define P20_PADCFG3_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003F33Cu)

/** \brief 40, Port GPIO Control Register for pin # 04 */
#define P20_PADCFG4_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003F340u)

/** \brief 44, Port Pad configuration Control Register for pad04 */
#define P20_PADCFG4_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003F344u)

/** \brief 48, Port Pad Access Control Register for pad04 */
#define P20_PADCFG4_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003F348u)

/** \brief 4C, Port Pad Safety and Security Control Register for pad04 */
#define P20_PADCFG4_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003F34Cu)

/** \brief 50, Port GPIO Control Register for pin # 05 */
#define P20_PADCFG5_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003F350u)

/** \brief 54, Port Pad configuration Control Register for pad05 */
#define P20_PADCFG5_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003F354u)

/** \brief 58, Port Pad Access Control Register for pad05 */
#define P20_PADCFG5_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003F358u)

/** \brief 5C, Port Pad Safety and Security Control Register for pad05 */
#define P20_PADCFG5_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003F35Cu)

/** \brief 60, Port GPIO Control Register for pin # 06 */
#define P20_PADCFG6_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003F360u)

/** \brief 64, Port Pad configuration Control Register for pad06 */
#define P20_PADCFG6_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003F364u)

/** \brief 68, Port Pad Access Control Register for pad06 */
#define P20_PADCFG6_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003F368u)

/** \brief 6C, Port Pad Safety and Security Control Register for pad06 */
#define P20_PADCFG6_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003F36Cu)

/** \brief 70, Port GPIO Control Register for pin # 07 */
#define P20_PADCFG7_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003F370u)

/** \brief 74, Port Pad configuration Control Register for pad07 */
#define P20_PADCFG7_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003F374u)

/** \brief 78, Port Pad Access Control Register for pad07 */
#define P20_PADCFG7_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003F378u)

/** \brief 7C, Port Pad Safety and Security Control Register for pad07 */
#define P20_PADCFG7_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003F37Cu)

/** \brief 80, Port GPIO Control Register for pin # 08 */
#define P20_PADCFG8_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003F380u)

/** \brief 84, Port Pad configuration Control Register for pad08 */
#define P20_PADCFG8_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003F384u)

/** \brief 88, Port Pad Access Control Register for pad08 */
#define P20_PADCFG8_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003F388u)

/** \brief 8C, Port Pad Safety and Security Control Register for pad08 */
#define P20_PADCFG8_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003F38Cu)

/** \brief 90, Port GPIO Control Register for pin # 09 */
#define P20_PADCFG9_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003F390u)

/** \brief 94, Port Pad configuration Control Register for pad09 */
#define P20_PADCFG9_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003F394u)

/** \brief 98, Port Pad Access Control Register for pad09 */
#define P20_PADCFG9_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003F398u)

/** \brief 9C, Port Pad Safety and Security Control Register for pad09 */
#define P20_PADCFG9_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003F39Cu)

/** \brief A0, Port GPIO Control Register for pin # 10 */
#define P20_PADCFG10_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003F3A0u)

/** \brief A4, Port Pad configuration Control Register for pad10 */
#define P20_PADCFG10_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003F3A4u)

/** \brief A8, Port Pad Access Control Register for pad10 */
#define P20_PADCFG10_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003F3A8u)

/** \brief AC, Port Pad Safety and Security Control Register for pad10 */
#define P20_PADCFG10_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003F3ACu)

/** \brief B0, Port GPIO Control Register for pin # 11 */
#define P20_PADCFG11_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003F3B0u)

/** \brief B4, Port Pad configuration Control Register for pad11 */
#define P20_PADCFG11_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003F3B4u)

/** \brief B8, Port Pad Access Control Register for pad11 */
#define P20_PADCFG11_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003F3B8u)

/** \brief BC, Port Pad Safety and Security Control Register for pad11 */
#define P20_PADCFG11_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003F3BCu)

/** \brief C0, Port GPIO Control Register for pin # 12 */
#define P20_PADCFG12_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003F3C0u)

/** \brief C4, Port Pad configuration Control Register for pad12 */
#define P20_PADCFG12_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003F3C4u)

/** \brief C8, Port Pad Access Control Register for pad12 */
#define P20_PADCFG12_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003F3C8u)

/** \brief CC, Port Pad Safety and Security Control Register for pad12 */
#define P20_PADCFG12_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003F3CCu)

/** \brief D0, Port GPIO Control Register for pin # 13 */
#define P20_PADCFG13_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003F3D0u)

/** \brief D4, Port Pad configuration Control Register for pad13 */
#define P20_PADCFG13_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003F3D4u)

/** \brief D8, Port Pad Access Control Register for pad13 */
#define P20_PADCFG13_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003F3D8u)

/** \brief DC, Port Pad Safety and Security Control Register for pad13 */
#define P20_PADCFG13_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003F3DCu)

/** \brief E0, Port GPIO Control Register for pin # 14 */
#define P20_PADCFG14_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003F3E0u)

/** \brief E4, Port Pad configuration Control Register for pad14 */
#define P20_PADCFG14_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003F3E4u)

/** \brief E8, Port Pad Access Control Register for pad14 */
#define P20_PADCFG14_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003F3E8u)

/** \brief EC, Port Pad Safety and Security Control Register for pad14 */
#define P20_PADCFG14_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003F3ECu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P21
 * \{  */
/** \brief 8, Module Identification Register */
#define P21_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ID*)0xF003F408u)

/** \brief C, Bandgap Trim Register */
#define P21_BGTRIM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_BGTRIM*)0xF003F40Cu)

/** \brief 10, Port Wake Enable Register */
#define P21_WKEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKEN*)0xF003F410u)

/** \brief 14, Port Wake Status Register */
#define P21_WKSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKSTS*)0xF003F414u)

/** \brief 18, Port Wake Enable Status Register */
#define P21_WKENSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTS*)0xF003F418u)

/** \brief 1C, Port Wake Status Clear Register */
#define P21_WKENSTSCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTSCLR*)0xF003F41Cu)

/** \brief 20, Port Output Register */
#define P21_OUT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OUT*)0xF003F420u)

/** \brief 24, Port Input Register */
#define P21_IN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_IN*)0xF003F424u)

/** \brief 28, Port HWSEL status Register */
#define P21_HWSELSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_HWSELSTAT*)0xF003F428u)

/** \brief 2C, Port 21 Pin Function Decision Control Register */
#define P21_PDISC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PDISC*)0xF003F42Cu)

/** \brief 30, PROT Register Safe Endinit (SE) */
#define P21_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F430u)

/** \brief 34, Selection Register for SCR Port Control */
#define P21_PCSRSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PCSRSEL*)0xF003F434u)

/** \brief 0, Port 21 Output Modification Register */
#define P21_OMR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMR*)0xF003F438u)

/** \brief 4, Port Output Modification Clear Register */
#define P21_OMCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMCR*)0xF003F43Cu)

/** \brief 8, Port Output Modification Set Register */
#define P21_OMSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMSR*)0xF003F440u)

/** \brief 0, Port 21 LVDS Pad Status Register 0 */
#define P21_LPCR0_LPSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_LPCR_LPSR*)0xF003F448u)
/** Alias (User Manual Name) for P21_LPCR0_LPSR */
#define P21_LPSR0 (P21_LPCR0_LPSR)

/** \brief 4, Port 21 LVDS Pad Control Register 0 */
#define P21_LPCR0_LPCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_LPCR_LPCR*)0xF003F44Cu)
/** Alias (User Manual Name) for P21_LPCR0_LPCR */
#define P21_LPCR0 (P21_LPCR0_LPCR)

/** \brief 8, Port 21 LVDS Pad Status Register 1 */
#define P21_LPCR1_LPSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_LPCR_LPSR*)0xF003F450u)
/** Alias (User Manual Name) for P21_LPCR1_LPSR */
#define P21_LPSR1 (P21_LPCR1_LPSR)

/** \brief C, Port 21 LVDS Pad Control Register 1 */
#define P21_LPCR1_LPCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_LPCR_LPCR*)0xF003F454u)
/** Alias (User Manual Name) for P21_LPCR1_LPCR */
#define P21_LPCR1 (P21_LPCR1_LPCR)

/** \brief 10, Port 21 LVDS Pad Status Register 2 */
#define P21_LPCR2_LPSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_LPCR_LPSR*)0xF003F458u)
/** Alias (User Manual Name) for P21_LPCR2_LPSR */
#define P21_LPSR2 (P21_LPCR2_LPSR)

/** \brief 14, Port 21 LVDS Pad Control Register 2 */
#define P21_LPCR2_LPCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_LPCR_LPCR*)0xF003F45Cu)
/** Alias (User Manual Name) for P21_LPCR2_LPCR */
#define P21_LPCR2 (P21_LPCR2_LPCR)

/** \brief 0, Write access enable register A */
#define P21_ACCGRP0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F490u)

/** \brief 4, Write access enable register B */
#define P21_ACCGRP0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F494u)

/** \brief 8, Read access enable register A */
#define P21_ACCGRP0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F498u)

/** \brief C, Read access enable register B */
#define P21_ACCGRP0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F49Cu)

/** \brief 10, VM access enable register */
#define P21_ACCGRP0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F4A0u)

/** \brief 14, PRS access enable register */
#define P21_ACCGRP0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F4A4u)

/** \brief 1C, PROT Register Endinit */
#define P21_ACCGRP0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F4ACu)

/** \brief 20, Write access enable register A */
#define P21_ACCGRP1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F4B0u)

/** \brief 24, Write access enable register B */
#define P21_ACCGRP1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F4B4u)

/** \brief 28, Read access enable register A */
#define P21_ACCGRP1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F4B8u)

/** \brief 2C, Read access enable register B */
#define P21_ACCGRP1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F4BCu)

/** \brief 30, VM access enable register */
#define P21_ACCGRP1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F4C0u)

/** \brief 34, PRS access enable register */
#define P21_ACCGRP1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F4C4u)

/** \brief 3C, PROT Register Endinit */
#define P21_ACCGRP1_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F4CCu)

/** \brief 40, Write access enable register A */
#define P21_ACCGRP2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F4D0u)

/** \brief 44, Write access enable register B */
#define P21_ACCGRP2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F4D4u)

/** \brief 48, Read access enable register A */
#define P21_ACCGRP2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F4D8u)

/** \brief 4C, Read access enable register B */
#define P21_ACCGRP2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F4DCu)

/** \brief 50, VM access enable register */
#define P21_ACCGRP2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F4E0u)

/** \brief 54, PRS access enable register */
#define P21_ACCGRP2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F4E4u)

/** \brief 5C, PROT Register Endinit */
#define P21_ACCGRP2_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F4ECu)

/** \brief 60, Write access enable register A */
#define P21_ACCGRP3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F4F0u)

/** \brief 64, Write access enable register B */
#define P21_ACCGRP3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F4F4u)

/** \brief 68, Read access enable register A */
#define P21_ACCGRP3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F4F8u)

/** \brief 6C, Read access enable register B */
#define P21_ACCGRP3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F4FCu)

/** \brief 70, VM access enable register */
#define P21_ACCGRP3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F500u)

/** \brief 74, PRS access enable register */
#define P21_ACCGRP3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F504u)

/** \brief 7C, PROT Register Endinit */
#define P21_ACCGRP3_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F50Cu)

/** \brief 80, Write access enable register A */
#define P21_ACCGRP4_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F510u)

/** \brief 84, Write access enable register B */
#define P21_ACCGRP4_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F514u)

/** \brief 88, Read access enable register A */
#define P21_ACCGRP4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F518u)

/** \brief 8C, Read access enable register B */
#define P21_ACCGRP4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F51Cu)

/** \brief 90, VM access enable register */
#define P21_ACCGRP4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F520u)

/** \brief 94, PRS access enable register */
#define P21_ACCGRP4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F524u)

/** \brief 9C, PROT Register Endinit */
#define P21_ACCGRP4_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F52Cu)

/** \brief A0, Write access enable register A */
#define P21_ACCGRP5_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F530u)

/** \brief A4, Write access enable register B */
#define P21_ACCGRP5_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F534u)

/** \brief A8, Read access enable register A */
#define P21_ACCGRP5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F538u)

/** \brief AC, Read access enable register B */
#define P21_ACCGRP5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F53Cu)

/** \brief B0, VM access enable register */
#define P21_ACCGRP5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F540u)

/** \brief B4, PRS access enable register */
#define P21_ACCGRP5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F544u)

/** \brief BC, PROT Register Endinit */
#define P21_ACCGRP5_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F54Cu)

/** \brief C0, Write access enable register A */
#define P21_ACCGRP6_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F550u)

/** \brief C4, Write access enable register B */
#define P21_ACCGRP6_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F554u)

/** \brief C8, Read access enable register A */
#define P21_ACCGRP6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F558u)

/** \brief CC, Read access enable register B */
#define P21_ACCGRP6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F55Cu)

/** \brief D0, VM access enable register */
#define P21_ACCGRP6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F560u)

/** \brief D4, PRS access enable register */
#define P21_ACCGRP6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F564u)

/** \brief DC, PROT Register Endinit */
#define P21_ACCGRP6_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F56Cu)

/** \brief E0, Write access enable register A */
#define P21_ACCGRP7_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F570u)

/** \brief E4, Write access enable register B */
#define P21_ACCGRP7_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F574u)

/** \brief E8, Read access enable register A */
#define P21_ACCGRP7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F578u)

/** \brief EC, Read access enable register B */
#define P21_ACCGRP7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F57Cu)

/** \brief F0, VM access enable register */
#define P21_ACCGRP7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F580u)

/** \brief F4, PRS access enable register */
#define P21_ACCGRP7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F584u)

/** \brief FC, PROT Register Endinit */
#define P21_ACCGRP7_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F58Cu)

/** \brief 100, Write access enable register A */
#define P21_ACCGRP8_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F590u)

/** \brief 104, Write access enable register B */
#define P21_ACCGRP8_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F594u)

/** \brief 108, Read access enable register A */
#define P21_ACCGRP8_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F598u)

/** \brief 10C, Read access enable register B */
#define P21_ACCGRP8_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F59Cu)

/** \brief 110, VM access enable register */
#define P21_ACCGRP8_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F5A0u)

/** \brief 114, PRS access enable register */
#define P21_ACCGRP8_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F5A4u)

/** \brief 11C, PROT Register Endinit */
#define P21_ACCGRP8_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F5ACu)

/** \brief 120, Write access enable register A */
#define P21_ACCGRP9_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F5B0u)

/** \brief 124, Write access enable register B */
#define P21_ACCGRP9_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F5B4u)

/** \brief 128, Read access enable register A */
#define P21_ACCGRP9_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F5B8u)

/** \brief 12C, Read access enable register B */
#define P21_ACCGRP9_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F5BCu)

/** \brief 130, VM access enable register */
#define P21_ACCGRP9_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F5C0u)

/** \brief 134, PRS access enable register */
#define P21_ACCGRP9_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F5C4u)

/** \brief 13C, PROT Register Endinit */
#define P21_ACCGRP9_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F5CCu)

/** \brief 140, Write access enable register A */
#define P21_ACCGRP10_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F5D0u)

/** \brief 144, Write access enable register B */
#define P21_ACCGRP10_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F5D4u)

/** \brief 148, Read access enable register A */
#define P21_ACCGRP10_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F5D8u)

/** \brief 14C, Read access enable register B */
#define P21_ACCGRP10_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F5DCu)

/** \brief 150, VM access enable register */
#define P21_ACCGRP10_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F5E0u)

/** \brief 154, PRS access enable register */
#define P21_ACCGRP10_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F5E4u)

/** \brief 15C, PROT Register Endinit */
#define P21_ACCGRP10_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F5ECu)

/** \brief 160, Write access enable register A */
#define P21_ACCGRP11_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F5F0u)

/** \brief 164, Write access enable register B */
#define P21_ACCGRP11_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F5F4u)

/** \brief 168, Read access enable register A */
#define P21_ACCGRP11_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F5F8u)

/** \brief 16C, Read access enable register B */
#define P21_ACCGRP11_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F5FCu)

/** \brief 170, VM access enable register */
#define P21_ACCGRP11_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F600u)

/** \brief 174, PRS access enable register */
#define P21_ACCGRP11_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F604u)

/** \brief 17C, PROT Register Endinit */
#define P21_ACCGRP11_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F60Cu)

/** \brief 180, Write access enable register A */
#define P21_ACCGRP12_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F610u)

/** \brief 184, Write access enable register B */
#define P21_ACCGRP12_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F614u)

/** \brief 188, Read access enable register A */
#define P21_ACCGRP12_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F618u)

/** \brief 18C, Read access enable register B */
#define P21_ACCGRP12_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F61Cu)

/** \brief 190, VM access enable register */
#define P21_ACCGRP12_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F620u)

/** \brief 194, PRS access enable register */
#define P21_ACCGRP12_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F624u)

/** \brief 19C, PROT Register Endinit */
#define P21_ACCGRP12_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F62Cu)

/** \brief 1A0, Write access enable register A */
#define P21_ACCGRP13_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F630u)

/** \brief 1A4, Write access enable register B */
#define P21_ACCGRP13_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F634u)

/** \brief 1A8, Read access enable register A */
#define P21_ACCGRP13_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F638u)

/** \brief 1AC, Read access enable register B */
#define P21_ACCGRP13_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F63Cu)

/** \brief 1B0, VM access enable register */
#define P21_ACCGRP13_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F640u)

/** \brief 1B4, PRS access enable register */
#define P21_ACCGRP13_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F644u)

/** \brief 1BC, PROT Register Endinit */
#define P21_ACCGRP13_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F64Cu)

/** \brief 1C0, Write access enable register A */
#define P21_ACCGRP14_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F650u)

/** \brief 1C4, Write access enable register B */
#define P21_ACCGRP14_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F654u)

/** \brief 1C8, Read access enable register A */
#define P21_ACCGRP14_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F658u)

/** \brief 1CC, Read access enable register B */
#define P21_ACCGRP14_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F65Cu)

/** \brief 1D0, VM access enable register */
#define P21_ACCGRP14_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F660u)

/** \brief 1D4, PRS access enable register */
#define P21_ACCGRP14_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F664u)

/** \brief 1DC, PROT Register Endinit */
#define P21_ACCGRP14_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F66Cu)

/** \brief 1E0, Write access enable register A */
#define P21_ACCGRP15_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F670u)

/** \brief 1E4, Write access enable register B */
#define P21_ACCGRP15_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F674u)

/** \brief 1E8, Read access enable register A */
#define P21_ACCGRP15_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F678u)

/** \brief 1EC, Read access enable register B */
#define P21_ACCGRP15_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F67Cu)

/** \brief 1F0, VM access enable register */
#define P21_ACCGRP15_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F680u)

/** \brief 1F4, PRS access enable register */
#define P21_ACCGRP15_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F684u)

/** \brief 1FC, PROT Register Endinit */
#define P21_ACCGRP15_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F68Cu)

/** \brief 0, Port GPIO Control Register for pin # 00 */
#define P21_PADCFG0_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003F700u)

/** \brief 4, Port Pad configuration Control Register for pad00 */
#define P21_PADCFG0_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003F704u)

/** \brief 8, Port Pad Access Control Register for pad00 */
#define P21_PADCFG0_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003F708u)

/** \brief C, Port Pad Safety and Security Control Register for pad00 */
#define P21_PADCFG0_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003F70Cu)

/** \brief 10, Port GPIO Control Register for pin # 01 */
#define P21_PADCFG1_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003F710u)

/** \brief 14, Port Pad configuration Control Register for pad01 */
#define P21_PADCFG1_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003F714u)

/** \brief 18, Port Pad Access Control Register for pad01 */
#define P21_PADCFG1_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003F718u)

/** \brief 1C, Port Pad Safety and Security Control Register for pad01 */
#define P21_PADCFG1_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003F71Cu)

/** \brief 20, Port GPIO Control Register for pin # 02 */
#define P21_PADCFG2_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003F720u)

/** \brief 24, Port Pad configuration Control Register for pad02 */
#define P21_PADCFG2_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003F724u)

/** \brief 28, Port Pad Access Control Register for pad02 */
#define P21_PADCFG2_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003F728u)

/** \brief 2C, Port Pad Safety and Security Control Register for pad02 */
#define P21_PADCFG2_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003F72Cu)

/** \brief 30, Port GPIO Control Register for pin # 03 */
#define P21_PADCFG3_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003F730u)

/** \brief 34, Port Pad configuration Control Register for pad03 */
#define P21_PADCFG3_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003F734u)

/** \brief 38, Port Pad Access Control Register for pad03 */
#define P21_PADCFG3_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003F738u)

/** \brief 3C, Port Pad Safety and Security Control Register for pad03 */
#define P21_PADCFG3_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003F73Cu)

/** \brief 40, Port GPIO Control Register for pin # 04 */
#define P21_PADCFG4_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003F740u)

/** \brief 44, Port Pad configuration Control Register for pad04 */
#define P21_PADCFG4_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003F744u)

/** \brief 48, Port Pad Access Control Register for pad04 */
#define P21_PADCFG4_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003F748u)

/** \brief 4C, Port Pad Safety and Security Control Register for pad04 */
#define P21_PADCFG4_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003F74Cu)

/** \brief 50, Port GPIO Control Register for pin # 05 */
#define P21_PADCFG5_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003F750u)

/** \brief 54, Port Pad configuration Control Register for pad05 */
#define P21_PADCFG5_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003F754u)

/** \brief 58, Port Pad Access Control Register for pad05 */
#define P21_PADCFG5_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003F758u)

/** \brief 5C, Port Pad Safety and Security Control Register for pad05 */
#define P21_PADCFG5_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003F75Cu)

/** \brief 60, Port GPIO Control Register for pin # 06 */
#define P21_PADCFG6_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003F760u)

/** \brief 64, Port Pad configuration Control Register for pad06 */
#define P21_PADCFG6_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003F764u)

/** \brief 68, Port Pad Access Control Register for pad06 */
#define P21_PADCFG6_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003F768u)

/** \brief 6C, Port Pad Safety and Security Control Register for pad06 */
#define P21_PADCFG6_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003F76Cu)

/** \brief 70, Port GPIO Control Register for pin # 07 */
#define P21_PADCFG7_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003F770u)

/** \brief 74, Port Pad configuration Control Register for pad07 */
#define P21_PADCFG7_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003F774u)

/** \brief 78, Port Pad Access Control Register for pad07 */
#define P21_PADCFG7_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003F778u)

/** \brief 7C, Port Pad Safety and Security Control Register for pad07 */
#define P21_PADCFG7_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003F77Cu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P22
 * \{  */
/** \brief 8, Module Identification Register */
#define P22_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ID*)0xF003F808u)

/** \brief 10, Port Wake Enable Register */
#define P22_WKEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKEN*)0xF003F810u)

/** \brief 14, Port Wake Status Register */
#define P22_WKSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKSTS*)0xF003F814u)

/** \brief 18, Port Wake Enable Status Register */
#define P22_WKENSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTS*)0xF003F818u)

/** \brief 1C, Port Wake Status Clear Register */
#define P22_WKENSTSCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTSCLR*)0xF003F81Cu)

/** \brief 20, Port Output Register */
#define P22_OUT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OUT*)0xF003F820u)

/** \brief 24, Port Input Register */
#define P22_IN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_IN*)0xF003F824u)

/** \brief 28, Port HWSEL status Register */
#define P22_HWSELSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_HWSELSTAT*)0xF003F828u)

/** \brief 2C, Port 22 Pin Function Decision Control Register */
#define P22_PDISC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PDISC*)0xF003F82Cu)

/** \brief 30, PROT Register Safe Endinit (SE) */
#define P22_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F830u)

/** \brief 34, Selection Register for SCR Port Control */
#define P22_PCSRSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PCSRSEL*)0xF003F834u)

/** \brief 0, Port 22 Output Modification Register */
#define P22_OMR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMR*)0xF003F838u)

/** \brief 4, Port Output Modification Clear Register */
#define P22_OMCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMCR*)0xF003F83Cu)

/** \brief 8, Port Output Modification Set Register */
#define P22_OMSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMSR*)0xF003F840u)

/** \brief 0, Port 22 LVDS Pad Status Register 0 */
#define P22_LPCR0_LPSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_LPCR_LPSR*)0xF003F848u)
/** Alias (User Manual Name) for P22_LPCR0_LPSR */
#define P22_LPSR0 (P22_LPCR0_LPSR)

/** \brief 4, Port 22 LVDS Pad Control Register 0 */
#define P22_LPCR0_LPCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_LPCR_LPCR*)0xF003F84Cu)
/** Alias (User Manual Name) for P22_LPCR0_LPCR */
#define P22_LPCR0 (P22_LPCR0_LPCR)

/** \brief 8, Port 22 LVDS Pad Status Register 1 */
#define P22_LPCR1_LPSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_LPCR_LPSR*)0xF003F850u)
/** Alias (User Manual Name) for P22_LPCR1_LPSR */
#define P22_LPSR1 (P22_LPCR1_LPSR)

/** \brief C, Port 22 LVDS Pad Control Register 1 */
#define P22_LPCR1_LPCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_LPCR_LPCR*)0xF003F854u)
/** Alias (User Manual Name) for P22_LPCR1_LPCR */
#define P22_LPCR1 (P22_LPCR1_LPCR)

/** \brief 0, Write access enable register A */
#define P22_ACCGRP0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F890u)

/** \brief 4, Write access enable register B */
#define P22_ACCGRP0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F894u)

/** \brief 8, Read access enable register A */
#define P22_ACCGRP0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F898u)

/** \brief C, Read access enable register B */
#define P22_ACCGRP0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F89Cu)

/** \brief 10, VM access enable register */
#define P22_ACCGRP0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F8A0u)

/** \brief 14, PRS access enable register */
#define P22_ACCGRP0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F8A4u)

/** \brief 1C, PROT Register Endinit */
#define P22_ACCGRP0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F8ACu)

/** \brief 20, Write access enable register A */
#define P22_ACCGRP1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F8B0u)

/** \brief 24, Write access enable register B */
#define P22_ACCGRP1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F8B4u)

/** \brief 28, Read access enable register A */
#define P22_ACCGRP1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F8B8u)

/** \brief 2C, Read access enable register B */
#define P22_ACCGRP1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F8BCu)

/** \brief 30, VM access enable register */
#define P22_ACCGRP1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F8C0u)

/** \brief 34, PRS access enable register */
#define P22_ACCGRP1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F8C4u)

/** \brief 3C, PROT Register Endinit */
#define P22_ACCGRP1_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F8CCu)

/** \brief 40, Write access enable register A */
#define P22_ACCGRP2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F8D0u)

/** \brief 44, Write access enable register B */
#define P22_ACCGRP2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F8D4u)

/** \brief 48, Read access enable register A */
#define P22_ACCGRP2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F8D8u)

/** \brief 4C, Read access enable register B */
#define P22_ACCGRP2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F8DCu)

/** \brief 50, VM access enable register */
#define P22_ACCGRP2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F8E0u)

/** \brief 54, PRS access enable register */
#define P22_ACCGRP2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F8E4u)

/** \brief 5C, PROT Register Endinit */
#define P22_ACCGRP2_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F8ECu)

/** \brief 60, Write access enable register A */
#define P22_ACCGRP3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F8F0u)

/** \brief 64, Write access enable register B */
#define P22_ACCGRP3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F8F4u)

/** \brief 68, Read access enable register A */
#define P22_ACCGRP3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F8F8u)

/** \brief 6C, Read access enable register B */
#define P22_ACCGRP3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F8FCu)

/** \brief 70, VM access enable register */
#define P22_ACCGRP3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F900u)

/** \brief 74, PRS access enable register */
#define P22_ACCGRP3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F904u)

/** \brief 7C, PROT Register Endinit */
#define P22_ACCGRP3_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F90Cu)

/** \brief 80, Write access enable register A */
#define P22_ACCGRP4_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F910u)

/** \brief 84, Write access enable register B */
#define P22_ACCGRP4_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F914u)

/** \brief 88, Read access enable register A */
#define P22_ACCGRP4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F918u)

/** \brief 8C, Read access enable register B */
#define P22_ACCGRP4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F91Cu)

/** \brief 90, VM access enable register */
#define P22_ACCGRP4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F920u)

/** \brief 94, PRS access enable register */
#define P22_ACCGRP4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F924u)

/** \brief 9C, PROT Register Endinit */
#define P22_ACCGRP4_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F92Cu)

/** \brief A0, Write access enable register A */
#define P22_ACCGRP5_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F930u)

/** \brief A4, Write access enable register B */
#define P22_ACCGRP5_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F934u)

/** \brief A8, Read access enable register A */
#define P22_ACCGRP5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F938u)

/** \brief AC, Read access enable register B */
#define P22_ACCGRP5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F93Cu)

/** \brief B0, VM access enable register */
#define P22_ACCGRP5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F940u)

/** \brief B4, PRS access enable register */
#define P22_ACCGRP5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F944u)

/** \brief BC, PROT Register Endinit */
#define P22_ACCGRP5_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F94Cu)

/** \brief C0, Write access enable register A */
#define P22_ACCGRP6_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F950u)

/** \brief C4, Write access enable register B */
#define P22_ACCGRP6_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F954u)

/** \brief C8, Read access enable register A */
#define P22_ACCGRP6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F958u)

/** \brief CC, Read access enable register B */
#define P22_ACCGRP6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F95Cu)

/** \brief D0, VM access enable register */
#define P22_ACCGRP6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F960u)

/** \brief D4, PRS access enable register */
#define P22_ACCGRP6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F964u)

/** \brief DC, PROT Register Endinit */
#define P22_ACCGRP6_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F96Cu)

/** \brief E0, Write access enable register A */
#define P22_ACCGRP7_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F970u)

/** \brief E4, Write access enable register B */
#define P22_ACCGRP7_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F974u)

/** \brief E8, Read access enable register A */
#define P22_ACCGRP7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F978u)

/** \brief EC, Read access enable register B */
#define P22_ACCGRP7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F97Cu)

/** \brief F0, VM access enable register */
#define P22_ACCGRP7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F980u)

/** \brief F4, PRS access enable register */
#define P22_ACCGRP7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F984u)

/** \brief FC, PROT Register Endinit */
#define P22_ACCGRP7_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F98Cu)

/** \brief 100, Write access enable register A */
#define P22_ACCGRP8_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F990u)

/** \brief 104, Write access enable register B */
#define P22_ACCGRP8_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F994u)

/** \brief 108, Read access enable register A */
#define P22_ACCGRP8_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F998u)

/** \brief 10C, Read access enable register B */
#define P22_ACCGRP8_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F99Cu)

/** \brief 110, VM access enable register */
#define P22_ACCGRP8_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F9A0u)

/** \brief 114, PRS access enable register */
#define P22_ACCGRP8_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F9A4u)

/** \brief 11C, PROT Register Endinit */
#define P22_ACCGRP8_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F9ACu)

/** \brief 120, Write access enable register A */
#define P22_ACCGRP9_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F9B0u)

/** \brief 124, Write access enable register B */
#define P22_ACCGRP9_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F9B4u)

/** \brief 128, Read access enable register A */
#define P22_ACCGRP9_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F9B8u)

/** \brief 12C, Read access enable register B */
#define P22_ACCGRP9_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F9BCu)

/** \brief 130, VM access enable register */
#define P22_ACCGRP9_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F9C0u)

/** \brief 134, PRS access enable register */
#define P22_ACCGRP9_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F9C4u)

/** \brief 13C, PROT Register Endinit */
#define P22_ACCGRP9_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F9CCu)

/** \brief 140, Write access enable register A */
#define P22_ACCGRP10_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F9D0u)

/** \brief 144, Write access enable register B */
#define P22_ACCGRP10_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F9D4u)

/** \brief 148, Read access enable register A */
#define P22_ACCGRP10_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F9D8u)

/** \brief 14C, Read access enable register B */
#define P22_ACCGRP10_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F9DCu)

/** \brief 150, VM access enable register */
#define P22_ACCGRP10_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003F9E0u)

/** \brief 154, PRS access enable register */
#define P22_ACCGRP10_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003F9E4u)

/** \brief 15C, PROT Register Endinit */
#define P22_ACCGRP10_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003F9ECu)

/** \brief 160, Write access enable register A */
#define P22_ACCGRP11_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003F9F0u)

/** \brief 164, Write access enable register B */
#define P22_ACCGRP11_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003F9F4u)

/** \brief 168, Read access enable register A */
#define P22_ACCGRP11_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003F9F8u)

/** \brief 16C, Read access enable register B */
#define P22_ACCGRP11_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003F9FCu)

/** \brief 170, VM access enable register */
#define P22_ACCGRP11_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003FA00u)

/** \brief 174, PRS access enable register */
#define P22_ACCGRP11_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003FA04u)

/** \brief 17C, PROT Register Endinit */
#define P22_ACCGRP11_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003FA0Cu)

/** \brief 180, Write access enable register A */
#define P22_ACCGRP12_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003FA10u)

/** \brief 184, Write access enable register B */
#define P22_ACCGRP12_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003FA14u)

/** \brief 188, Read access enable register A */
#define P22_ACCGRP12_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003FA18u)

/** \brief 18C, Read access enable register B */
#define P22_ACCGRP12_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003FA1Cu)

/** \brief 190, VM access enable register */
#define P22_ACCGRP12_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003FA20u)

/** \brief 194, PRS access enable register */
#define P22_ACCGRP12_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003FA24u)

/** \brief 19C, PROT Register Endinit */
#define P22_ACCGRP12_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003FA2Cu)

/** \brief 1A0, Write access enable register A */
#define P22_ACCGRP13_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003FA30u)

/** \brief 1A4, Write access enable register B */
#define P22_ACCGRP13_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003FA34u)

/** \brief 1A8, Read access enable register A */
#define P22_ACCGRP13_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003FA38u)

/** \brief 1AC, Read access enable register B */
#define P22_ACCGRP13_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003FA3Cu)

/** \brief 1B0, VM access enable register */
#define P22_ACCGRP13_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003FA40u)

/** \brief 1B4, PRS access enable register */
#define P22_ACCGRP13_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003FA44u)

/** \brief 1BC, PROT Register Endinit */
#define P22_ACCGRP13_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003FA4Cu)

/** \brief 1C0, Write access enable register A */
#define P22_ACCGRP14_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003FA50u)

/** \brief 1C4, Write access enable register B */
#define P22_ACCGRP14_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003FA54u)

/** \brief 1C8, Read access enable register A */
#define P22_ACCGRP14_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003FA58u)

/** \brief 1CC, Read access enable register B */
#define P22_ACCGRP14_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003FA5Cu)

/** \brief 1D0, VM access enable register */
#define P22_ACCGRP14_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003FA60u)

/** \brief 1D4, PRS access enable register */
#define P22_ACCGRP14_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003FA64u)

/** \brief 1DC, PROT Register Endinit */
#define P22_ACCGRP14_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003FA6Cu)

/** \brief 1E0, Write access enable register A */
#define P22_ACCGRP15_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003FA70u)

/** \brief 1E4, Write access enable register B */
#define P22_ACCGRP15_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003FA74u)

/** \brief 1E8, Read access enable register A */
#define P22_ACCGRP15_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003FA78u)

/** \brief 1EC, Read access enable register B */
#define P22_ACCGRP15_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003FA7Cu)

/** \brief 1F0, VM access enable register */
#define P22_ACCGRP15_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003FA80u)

/** \brief 1F4, PRS access enable register */
#define P22_ACCGRP15_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003FA84u)

/** \brief 1FC, PROT Register Endinit */
#define P22_ACCGRP15_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003FA8Cu)

/** \brief 0, Port GPIO Control Register for pin # 00 */
#define P22_PADCFG0_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003FB00u)

/** \brief 4, Port Pad configuration Control Register for pad00 */
#define P22_PADCFG0_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003FB04u)

/** \brief 8, Port Pad Access Control Register for pad00 */
#define P22_PADCFG0_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003FB08u)

/** \brief C, Port Pad Safety and Security Control Register for pad00 */
#define P22_PADCFG0_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003FB0Cu)

/** \brief 10, Port GPIO Control Register for pin # 01 */
#define P22_PADCFG1_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003FB10u)

/** \brief 14, Port Pad configuration Control Register for pad01 */
#define P22_PADCFG1_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003FB14u)

/** \brief 18, Port Pad Access Control Register for pad01 */
#define P22_PADCFG1_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003FB18u)

/** \brief 1C, Port Pad Safety and Security Control Register for pad01 */
#define P22_PADCFG1_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003FB1Cu)

/** \brief 20, Port GPIO Control Register for pin # 02 */
#define P22_PADCFG2_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003FB20u)

/** \brief 24, Port Pad configuration Control Register for pad02 */
#define P22_PADCFG2_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003FB24u)

/** \brief 28, Port Pad Access Control Register for pad02 */
#define P22_PADCFG2_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003FB28u)

/** \brief 2C, Port Pad Safety and Security Control Register for pad02 */
#define P22_PADCFG2_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003FB2Cu)

/** \brief 30, Port GPIO Control Register for pin # 03 */
#define P22_PADCFG3_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003FB30u)

/** \brief 34, Port Pad configuration Control Register for pad03 */
#define P22_PADCFG3_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003FB34u)

/** \brief 38, Port Pad Access Control Register for pad03 */
#define P22_PADCFG3_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003FB38u)

/** \brief 3C, Port Pad Safety and Security Control Register for pad03 */
#define P22_PADCFG3_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003FB3Cu)

/** \brief 40, Port GPIO Control Register for pin # 04 */
#define P22_PADCFG4_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003FB40u)

/** \brief 44, Port Pad configuration Control Register for pad04 */
#define P22_PADCFG4_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003FB44u)

/** \brief 48, Port Pad Access Control Register for pad04 */
#define P22_PADCFG4_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003FB48u)

/** \brief 4C, Port Pad Safety and Security Control Register for pad04 */
#define P22_PADCFG4_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003FB4Cu)

/** \brief 50, Port GPIO Control Register for pin # 05 */
#define P22_PADCFG5_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003FB50u)

/** \brief 54, Port Pad configuration Control Register for pad05 */
#define P22_PADCFG5_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003FB54u)

/** \brief 58, Port Pad Access Control Register for pad05 */
#define P22_PADCFG5_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003FB58u)

/** \brief 5C, Port Pad Safety and Security Control Register for pad05 */
#define P22_PADCFG5_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003FB5Cu)

/** \brief 60, Port GPIO Control Register for pin # 06 */
#define P22_PADCFG6_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003FB60u)

/** \brief 64, Port Pad configuration Control Register for pad06 */
#define P22_PADCFG6_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003FB64u)

/** \brief 68, Port Pad Access Control Register for pad06 */
#define P22_PADCFG6_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003FB68u)

/** \brief 6C, Port Pad Safety and Security Control Register for pad06 */
#define P22_PADCFG6_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003FB6Cu)

/** \brief 70, Port GPIO Control Register for pin # 07 */
#define P22_PADCFG7_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003FB70u)

/** \brief 74, Port Pad configuration Control Register for pad07 */
#define P22_PADCFG7_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003FB74u)

/** \brief 78, Port Pad Access Control Register for pad07 */
#define P22_PADCFG7_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003FB78u)

/** \brief 7C, Port Pad Safety and Security Control Register for pad07 */
#define P22_PADCFG7_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003FB7Cu)

/** \brief 80, Port GPIO Control Register for pin # 08 */
#define P22_PADCFG8_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003FB80u)

/** \brief 84, Port Pad configuration Control Register for pad08 */
#define P22_PADCFG8_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003FB84u)

/** \brief 88, Port Pad Access Control Register for pad08 */
#define P22_PADCFG8_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003FB88u)

/** \brief 8C, Port Pad Safety and Security Control Register for pad08 */
#define P22_PADCFG8_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003FB8Cu)

/** \brief 90, Port GPIO Control Register for pin # 09 */
#define P22_PADCFG9_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003FB90u)

/** \brief 94, Port Pad configuration Control Register for pad09 */
#define P22_PADCFG9_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003FB94u)

/** \brief 98, Port Pad Access Control Register for pad09 */
#define P22_PADCFG9_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003FB98u)

/** \brief 9C, Port Pad Safety and Security Control Register for pad09 */
#define P22_PADCFG9_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003FB9Cu)

/** \brief A0, Port GPIO Control Register for pin # 10 */
#define P22_PADCFG10_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003FBA0u)

/** \brief A4, Port Pad configuration Control Register for pad10 */
#define P22_PADCFG10_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003FBA4u)

/** \brief A8, Port Pad Access Control Register for pad10 */
#define P22_PADCFG10_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003FBA8u)

/** \brief AC, Port Pad Safety and Security Control Register for pad10 */
#define P22_PADCFG10_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003FBACu)

/** \brief B0, Port GPIO Control Register for pin # 11 */
#define P22_PADCFG11_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003FBB0u)

/** \brief B4, Port Pad configuration Control Register for pad11 */
#define P22_PADCFG11_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003FBB4u)

/** \brief B8, Port Pad Access Control Register for pad11 */
#define P22_PADCFG11_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003FBB8u)

/** \brief BC, Port Pad Safety and Security Control Register for pad11 */
#define P22_PADCFG11_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003FBBCu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P23
 * \{  */
/** \brief 8, Module Identification Register */
#define P23_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ID*)0xF003FC08u)

/** \brief 10, Port Wake Enable Register */
#define P23_WKEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKEN*)0xF003FC10u)

/** \brief 14, Port Wake Status Register */
#define P23_WKSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKSTS*)0xF003FC14u)

/** \brief 18, Port Wake Enable Status Register */
#define P23_WKENSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTS*)0xF003FC18u)

/** \brief 1C, Port Wake Status Clear Register */
#define P23_WKENSTSCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTSCLR*)0xF003FC1Cu)

/** \brief 20, Port Output Register */
#define P23_OUT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OUT*)0xF003FC20u)

/** \brief 24, Port Input Register */
#define P23_IN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_IN*)0xF003FC24u)

/** \brief 28, Port HWSEL status Register */
#define P23_HWSELSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_HWSELSTAT*)0xF003FC28u)

/** \brief 2C, Port 23 Pin Function Decision Control Register */
#define P23_PDISC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PDISC*)0xF003FC2Cu)

/** \brief 30, PROT Register Safe Endinit (SE) */
#define P23_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003FC30u)

/** \brief 34, Selection Register for SCR Port Control */
#define P23_PCSRSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PCSRSEL*)0xF003FC34u)

/** \brief 0, Port 23 Output Modification Register */
#define P23_OMR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMR*)0xF003FC38u)

/** \brief 4, Port Output Modification Clear Register */
#define P23_OMCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMCR*)0xF003FC3Cu)

/** \brief 8, Port Output Modification Set Register */
#define P23_OMSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMSR*)0xF003FC40u)

/** \brief 0, Write access enable register A */
#define P23_ACCGRP0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003FC90u)

/** \brief 4, Write access enable register B */
#define P23_ACCGRP0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003FC94u)

/** \brief 8, Read access enable register A */
#define P23_ACCGRP0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003FC98u)

/** \brief C, Read access enable register B */
#define P23_ACCGRP0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003FC9Cu)

/** \brief 10, VM access enable register */
#define P23_ACCGRP0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003FCA0u)

/** \brief 14, PRS access enable register */
#define P23_ACCGRP0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003FCA4u)

/** \brief 1C, PROT Register Endinit */
#define P23_ACCGRP0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003FCACu)

/** \brief 20, Write access enable register A */
#define P23_ACCGRP1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003FCB0u)

/** \brief 24, Write access enable register B */
#define P23_ACCGRP1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003FCB4u)

/** \brief 28, Read access enable register A */
#define P23_ACCGRP1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003FCB8u)

/** \brief 2C, Read access enable register B */
#define P23_ACCGRP1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003FCBCu)

/** \brief 30, VM access enable register */
#define P23_ACCGRP1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003FCC0u)

/** \brief 34, PRS access enable register */
#define P23_ACCGRP1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003FCC4u)

/** \brief 3C, PROT Register Endinit */
#define P23_ACCGRP1_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003FCCCu)

/** \brief 40, Write access enable register A */
#define P23_ACCGRP2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003FCD0u)

/** \brief 44, Write access enable register B */
#define P23_ACCGRP2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003FCD4u)

/** \brief 48, Read access enable register A */
#define P23_ACCGRP2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003FCD8u)

/** \brief 4C, Read access enable register B */
#define P23_ACCGRP2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003FCDCu)

/** \brief 50, VM access enable register */
#define P23_ACCGRP2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003FCE0u)

/** \brief 54, PRS access enable register */
#define P23_ACCGRP2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003FCE4u)

/** \brief 5C, PROT Register Endinit */
#define P23_ACCGRP2_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003FCECu)

/** \brief 60, Write access enable register A */
#define P23_ACCGRP3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003FCF0u)

/** \brief 64, Write access enable register B */
#define P23_ACCGRP3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003FCF4u)

/** \brief 68, Read access enable register A */
#define P23_ACCGRP3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003FCF8u)

/** \brief 6C, Read access enable register B */
#define P23_ACCGRP3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003FCFCu)

/** \brief 70, VM access enable register */
#define P23_ACCGRP3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003FD00u)

/** \brief 74, PRS access enable register */
#define P23_ACCGRP3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003FD04u)

/** \brief 7C, PROT Register Endinit */
#define P23_ACCGRP3_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003FD0Cu)

/** \brief 80, Write access enable register A */
#define P23_ACCGRP4_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003FD10u)

/** \brief 84, Write access enable register B */
#define P23_ACCGRP4_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003FD14u)

/** \brief 88, Read access enable register A */
#define P23_ACCGRP4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003FD18u)

/** \brief 8C, Read access enable register B */
#define P23_ACCGRP4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003FD1Cu)

/** \brief 90, VM access enable register */
#define P23_ACCGRP4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003FD20u)

/** \brief 94, PRS access enable register */
#define P23_ACCGRP4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003FD24u)

/** \brief 9C, PROT Register Endinit */
#define P23_ACCGRP4_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003FD2Cu)

/** \brief A0, Write access enable register A */
#define P23_ACCGRP5_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003FD30u)

/** \brief A4, Write access enable register B */
#define P23_ACCGRP5_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003FD34u)

/** \brief A8, Read access enable register A */
#define P23_ACCGRP5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003FD38u)

/** \brief AC, Read access enable register B */
#define P23_ACCGRP5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003FD3Cu)

/** \brief B0, VM access enable register */
#define P23_ACCGRP5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003FD40u)

/** \brief B4, PRS access enable register */
#define P23_ACCGRP5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003FD44u)

/** \brief BC, PROT Register Endinit */
#define P23_ACCGRP5_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003FD4Cu)

/** \brief C0, Write access enable register A */
#define P23_ACCGRP6_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003FD50u)

/** \brief C4, Write access enable register B */
#define P23_ACCGRP6_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003FD54u)

/** \brief C8, Read access enable register A */
#define P23_ACCGRP6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003FD58u)

/** \brief CC, Read access enable register B */
#define P23_ACCGRP6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003FD5Cu)

/** \brief D0, VM access enable register */
#define P23_ACCGRP6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003FD60u)

/** \brief D4, PRS access enable register */
#define P23_ACCGRP6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003FD64u)

/** \brief DC, PROT Register Endinit */
#define P23_ACCGRP6_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003FD6Cu)

/** \brief E0, Write access enable register A */
#define P23_ACCGRP7_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003FD70u)

/** \brief E4, Write access enable register B */
#define P23_ACCGRP7_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003FD74u)

/** \brief E8, Read access enable register A */
#define P23_ACCGRP7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003FD78u)

/** \brief EC, Read access enable register B */
#define P23_ACCGRP7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003FD7Cu)

/** \brief F0, VM access enable register */
#define P23_ACCGRP7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003FD80u)

/** \brief F4, PRS access enable register */
#define P23_ACCGRP7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003FD84u)

/** \brief FC, PROT Register Endinit */
#define P23_ACCGRP7_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003FD8Cu)

/** \brief 100, Write access enable register A */
#define P23_ACCGRP8_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003FD90u)

/** \brief 104, Write access enable register B */
#define P23_ACCGRP8_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003FD94u)

/** \brief 108, Read access enable register A */
#define P23_ACCGRP8_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003FD98u)

/** \brief 10C, Read access enable register B */
#define P23_ACCGRP8_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003FD9Cu)

/** \brief 110, VM access enable register */
#define P23_ACCGRP8_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003FDA0u)

/** \brief 114, PRS access enable register */
#define P23_ACCGRP8_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003FDA4u)

/** \brief 11C, PROT Register Endinit */
#define P23_ACCGRP8_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003FDACu)

/** \brief 120, Write access enable register A */
#define P23_ACCGRP9_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003FDB0u)

/** \brief 124, Write access enable register B */
#define P23_ACCGRP9_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003FDB4u)

/** \brief 128, Read access enable register A */
#define P23_ACCGRP9_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003FDB8u)

/** \brief 12C, Read access enable register B */
#define P23_ACCGRP9_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003FDBCu)

/** \brief 130, VM access enable register */
#define P23_ACCGRP9_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003FDC0u)

/** \brief 134, PRS access enable register */
#define P23_ACCGRP9_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003FDC4u)

/** \brief 13C, PROT Register Endinit */
#define P23_ACCGRP9_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003FDCCu)

/** \brief 140, Write access enable register A */
#define P23_ACCGRP10_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003FDD0u)

/** \brief 144, Write access enable register B */
#define P23_ACCGRP10_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003FDD4u)

/** \brief 148, Read access enable register A */
#define P23_ACCGRP10_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003FDD8u)

/** \brief 14C, Read access enable register B */
#define P23_ACCGRP10_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003FDDCu)

/** \brief 150, VM access enable register */
#define P23_ACCGRP10_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003FDE0u)

/** \brief 154, PRS access enable register */
#define P23_ACCGRP10_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003FDE4u)

/** \brief 15C, PROT Register Endinit */
#define P23_ACCGRP10_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003FDECu)

/** \brief 160, Write access enable register A */
#define P23_ACCGRP11_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003FDF0u)

/** \brief 164, Write access enable register B */
#define P23_ACCGRP11_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003FDF4u)

/** \brief 168, Read access enable register A */
#define P23_ACCGRP11_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003FDF8u)

/** \brief 16C, Read access enable register B */
#define P23_ACCGRP11_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003FDFCu)

/** \brief 170, VM access enable register */
#define P23_ACCGRP11_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003FE00u)

/** \brief 174, PRS access enable register */
#define P23_ACCGRP11_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003FE04u)

/** \brief 17C, PROT Register Endinit */
#define P23_ACCGRP11_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003FE0Cu)

/** \brief 180, Write access enable register A */
#define P23_ACCGRP12_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003FE10u)

/** \brief 184, Write access enable register B */
#define P23_ACCGRP12_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003FE14u)

/** \brief 188, Read access enable register A */
#define P23_ACCGRP12_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003FE18u)

/** \brief 18C, Read access enable register B */
#define P23_ACCGRP12_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003FE1Cu)

/** \brief 190, VM access enable register */
#define P23_ACCGRP12_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003FE20u)

/** \brief 194, PRS access enable register */
#define P23_ACCGRP12_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003FE24u)

/** \brief 19C, PROT Register Endinit */
#define P23_ACCGRP12_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003FE2Cu)

/** \brief 1A0, Write access enable register A */
#define P23_ACCGRP13_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003FE30u)

/** \brief 1A4, Write access enable register B */
#define P23_ACCGRP13_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003FE34u)

/** \brief 1A8, Read access enable register A */
#define P23_ACCGRP13_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003FE38u)

/** \brief 1AC, Read access enable register B */
#define P23_ACCGRP13_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003FE3Cu)

/** \brief 1B0, VM access enable register */
#define P23_ACCGRP13_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003FE40u)

/** \brief 1B4, PRS access enable register */
#define P23_ACCGRP13_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003FE44u)

/** \brief 1BC, PROT Register Endinit */
#define P23_ACCGRP13_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003FE4Cu)

/** \brief 1C0, Write access enable register A */
#define P23_ACCGRP14_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003FE50u)

/** \brief 1C4, Write access enable register B */
#define P23_ACCGRP14_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003FE54u)

/** \brief 1C8, Read access enable register A */
#define P23_ACCGRP14_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003FE58u)

/** \brief 1CC, Read access enable register B */
#define P23_ACCGRP14_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003FE5Cu)

/** \brief 1D0, VM access enable register */
#define P23_ACCGRP14_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003FE60u)

/** \brief 1D4, PRS access enable register */
#define P23_ACCGRP14_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003FE64u)

/** \brief 1DC, PROT Register Endinit */
#define P23_ACCGRP14_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003FE6Cu)

/** \brief 1E0, Write access enable register A */
#define P23_ACCGRP15_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF003FE70u)

/** \brief 1E4, Write access enable register B */
#define P23_ACCGRP15_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF003FE74u)

/** \brief 1E8, Read access enable register A */
#define P23_ACCGRP15_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF003FE78u)

/** \brief 1EC, Read access enable register B */
#define P23_ACCGRP15_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF003FE7Cu)

/** \brief 1F0, VM access enable register */
#define P23_ACCGRP15_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF003FE80u)

/** \brief 1F4, PRS access enable register */
#define P23_ACCGRP15_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF003FE84u)

/** \brief 1FC, PROT Register Endinit */
#define P23_ACCGRP15_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF003FE8Cu)

/** \brief 0, Port GPIO Control Register for pin # 00 */
#define P23_PADCFG0_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003FF00u)

/** \brief 4, Port Pad configuration Control Register for pad00 */
#define P23_PADCFG0_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003FF04u)

/** \brief 8, Port Pad Access Control Register for pad00 */
#define P23_PADCFG0_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003FF08u)

/** \brief C, Port Pad Safety and Security Control Register for pad00 */
#define P23_PADCFG0_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003FF0Cu)

/** \brief 10, Port GPIO Control Register for pin # 01 */
#define P23_PADCFG1_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003FF10u)

/** \brief 14, Port Pad configuration Control Register for pad01 */
#define P23_PADCFG1_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003FF14u)

/** \brief 18, Port Pad Access Control Register for pad01 */
#define P23_PADCFG1_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003FF18u)

/** \brief 1C, Port Pad Safety and Security Control Register for pad01 */
#define P23_PADCFG1_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003FF1Cu)

/** \brief 20, Port GPIO Control Register for pin # 02 */
#define P23_PADCFG2_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003FF20u)

/** \brief 24, Port Pad configuration Control Register for pad02 */
#define P23_PADCFG2_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003FF24u)

/** \brief 28, Port Pad Access Control Register for pad02 */
#define P23_PADCFG2_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003FF28u)

/** \brief 2C, Port Pad Safety and Security Control Register for pad02 */
#define P23_PADCFG2_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003FF2Cu)

/** \brief 30, Port GPIO Control Register for pin # 03 */
#define P23_PADCFG3_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003FF30u)

/** \brief 34, Port Pad configuration Control Register for pad03 */
#define P23_PADCFG3_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003FF34u)

/** \brief 38, Port Pad Access Control Register for pad03 */
#define P23_PADCFG3_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003FF38u)

/** \brief 3C, Port Pad Safety and Security Control Register for pad03 */
#define P23_PADCFG3_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003FF3Cu)

/** \brief 40, Port GPIO Control Register for pin # 04 */
#define P23_PADCFG4_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003FF40u)

/** \brief 44, Port Pad configuration Control Register for pad04 */
#define P23_PADCFG4_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003FF44u)

/** \brief 48, Port Pad Access Control Register for pad04 */
#define P23_PADCFG4_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003FF48u)

/** \brief 4C, Port Pad Safety and Security Control Register for pad04 */
#define P23_PADCFG4_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003FF4Cu)

/** \brief 50, Port GPIO Control Register for pin # 05 */
#define P23_PADCFG5_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003FF50u)

/** \brief 54, Port Pad configuration Control Register for pad05 */
#define P23_PADCFG5_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003FF54u)

/** \brief 58, Port Pad Access Control Register for pad05 */
#define P23_PADCFG5_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003FF58u)

/** \brief 5C, Port Pad Safety and Security Control Register for pad05 */
#define P23_PADCFG5_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003FF5Cu)

/** \brief 60, Port GPIO Control Register for pin # 06 */
#define P23_PADCFG6_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003FF60u)

/** \brief 64, Port Pad configuration Control Register for pad06 */
#define P23_PADCFG6_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003FF64u)

/** \brief 68, Port Pad Access Control Register for pad06 */
#define P23_PADCFG6_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003FF68u)

/** \brief 6C, Port Pad Safety and Security Control Register for pad06 */
#define P23_PADCFG6_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003FF6Cu)

/** \brief 70, Port GPIO Control Register for pin # 07 */
#define P23_PADCFG7_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF003FF70u)

/** \brief 74, Port Pad configuration Control Register for pad07 */
#define P23_PADCFG7_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF003FF74u)

/** \brief 78, Port Pad Access Control Register for pad07 */
#define P23_PADCFG7_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF003FF78u)

/** \brief 7C, Port Pad Safety and Security Control Register for pad07 */
#define P23_PADCFG7_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF003FF7Cu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P24
 * \{  */
/** \brief 8, Module Identification Register */
#define P24_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ID*)0xF0040008u)

/** \brief C, Bandgap Trim Register */
#define P24_BGTRIM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_BGTRIM*)0xF004000Cu)

/** \brief 10, Port Wake Enable Register */
#define P24_WKEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKEN*)0xF0040010u)

/** \brief 14, Port Wake Status Register */
#define P24_WKSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKSTS*)0xF0040014u)

/** \brief 18, Port Wake Enable Status Register */
#define P24_WKENSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTS*)0xF0040018u)

/** \brief 1C, Port Wake Status Clear Register */
#define P24_WKENSTSCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTSCLR*)0xF004001Cu)

/** \brief 20, Port Output Register */
#define P24_OUT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OUT*)0xF0040020u)

/** \brief 24, Port Input Register */
#define P24_IN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_IN*)0xF0040024u)

/** \brief 28, Port HWSEL status Register */
#define P24_HWSELSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_HWSELSTAT*)0xF0040028u)

/** \brief 2C, Port 24 Pin Function Decision Control Register */
#define P24_PDISC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PDISC*)0xF004002Cu)

/** \brief 30, PROT Register Safe Endinit (SE) */
#define P24_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0040030u)

/** \brief 34, Selection Register for SCR Port Control */
#define P24_PCSRSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PCSRSEL*)0xF0040034u)

/** \brief 0, Port 24 Output Modification Register */
#define P24_OMR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMR*)0xF0040038u)

/** \brief 4, Port Output Modification Clear Register */
#define P24_OMCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMCR*)0xF004003Cu)

/** \brief 8, Port Output Modification Set Register */
#define P24_OMSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMSR*)0xF0040040u)

/** \brief 0, Write access enable register A */
#define P24_ACCGRP0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0040090u)

/** \brief 4, Write access enable register B */
#define P24_ACCGRP0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0040094u)

/** \brief 8, Read access enable register A */
#define P24_ACCGRP0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0040098u)

/** \brief C, Read access enable register B */
#define P24_ACCGRP0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004009Cu)

/** \brief 10, VM access enable register */
#define P24_ACCGRP0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00400A0u)

/** \brief 14, PRS access enable register */
#define P24_ACCGRP0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00400A4u)

/** \brief 1C, PROT Register Endinit */
#define P24_ACCGRP0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00400ACu)

/** \brief 20, Write access enable register A */
#define P24_ACCGRP1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00400B0u)

/** \brief 24, Write access enable register B */
#define P24_ACCGRP1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00400B4u)

/** \brief 28, Read access enable register A */
#define P24_ACCGRP1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00400B8u)

/** \brief 2C, Read access enable register B */
#define P24_ACCGRP1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00400BCu)

/** \brief 30, VM access enable register */
#define P24_ACCGRP1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00400C0u)

/** \brief 34, PRS access enable register */
#define P24_ACCGRP1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00400C4u)

/** \brief 3C, PROT Register Endinit */
#define P24_ACCGRP1_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00400CCu)

/** \brief 40, Write access enable register A */
#define P24_ACCGRP2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00400D0u)

/** \brief 44, Write access enable register B */
#define P24_ACCGRP2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00400D4u)

/** \brief 48, Read access enable register A */
#define P24_ACCGRP2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00400D8u)

/** \brief 4C, Read access enable register B */
#define P24_ACCGRP2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00400DCu)

/** \brief 50, VM access enable register */
#define P24_ACCGRP2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00400E0u)

/** \brief 54, PRS access enable register */
#define P24_ACCGRP2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00400E4u)

/** \brief 5C, PROT Register Endinit */
#define P24_ACCGRP2_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00400ECu)

/** \brief 60, Write access enable register A */
#define P24_ACCGRP3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00400F0u)

/** \brief 64, Write access enable register B */
#define P24_ACCGRP3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00400F4u)

/** \brief 68, Read access enable register A */
#define P24_ACCGRP3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00400F8u)

/** \brief 6C, Read access enable register B */
#define P24_ACCGRP3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00400FCu)

/** \brief 70, VM access enable register */
#define P24_ACCGRP3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0040100u)

/** \brief 74, PRS access enable register */
#define P24_ACCGRP3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0040104u)

/** \brief 7C, PROT Register Endinit */
#define P24_ACCGRP3_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004010Cu)

/** \brief 80, Write access enable register A */
#define P24_ACCGRP4_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0040110u)

/** \brief 84, Write access enable register B */
#define P24_ACCGRP4_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0040114u)

/** \brief 88, Read access enable register A */
#define P24_ACCGRP4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0040118u)

/** \brief 8C, Read access enable register B */
#define P24_ACCGRP4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004011Cu)

/** \brief 90, VM access enable register */
#define P24_ACCGRP4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0040120u)

/** \brief 94, PRS access enable register */
#define P24_ACCGRP4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0040124u)

/** \brief 9C, PROT Register Endinit */
#define P24_ACCGRP4_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004012Cu)

/** \brief A0, Write access enable register A */
#define P24_ACCGRP5_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0040130u)

/** \brief A4, Write access enable register B */
#define P24_ACCGRP5_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0040134u)

/** \brief A8, Read access enable register A */
#define P24_ACCGRP5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0040138u)

/** \brief AC, Read access enable register B */
#define P24_ACCGRP5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004013Cu)

/** \brief B0, VM access enable register */
#define P24_ACCGRP5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0040140u)

/** \brief B4, PRS access enable register */
#define P24_ACCGRP5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0040144u)

/** \brief BC, PROT Register Endinit */
#define P24_ACCGRP5_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004014Cu)

/** \brief C0, Write access enable register A */
#define P24_ACCGRP6_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0040150u)

/** \brief C4, Write access enable register B */
#define P24_ACCGRP6_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0040154u)

/** \brief C8, Read access enable register A */
#define P24_ACCGRP6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0040158u)

/** \brief CC, Read access enable register B */
#define P24_ACCGRP6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004015Cu)

/** \brief D0, VM access enable register */
#define P24_ACCGRP6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0040160u)

/** \brief D4, PRS access enable register */
#define P24_ACCGRP6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0040164u)

/** \brief DC, PROT Register Endinit */
#define P24_ACCGRP6_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004016Cu)

/** \brief E0, Write access enable register A */
#define P24_ACCGRP7_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0040170u)

/** \brief E4, Write access enable register B */
#define P24_ACCGRP7_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0040174u)

/** \brief E8, Read access enable register A */
#define P24_ACCGRP7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0040178u)

/** \brief EC, Read access enable register B */
#define P24_ACCGRP7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004017Cu)

/** \brief F0, VM access enable register */
#define P24_ACCGRP7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0040180u)

/** \brief F4, PRS access enable register */
#define P24_ACCGRP7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0040184u)

/** \brief FC, PROT Register Endinit */
#define P24_ACCGRP7_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004018Cu)

/** \brief 100, Write access enable register A */
#define P24_ACCGRP8_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0040190u)

/** \brief 104, Write access enable register B */
#define P24_ACCGRP8_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0040194u)

/** \brief 108, Read access enable register A */
#define P24_ACCGRP8_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0040198u)

/** \brief 10C, Read access enable register B */
#define P24_ACCGRP8_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004019Cu)

/** \brief 110, VM access enable register */
#define P24_ACCGRP8_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00401A0u)

/** \brief 114, PRS access enable register */
#define P24_ACCGRP8_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00401A4u)

/** \brief 11C, PROT Register Endinit */
#define P24_ACCGRP8_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00401ACu)

/** \brief 120, Write access enable register A */
#define P24_ACCGRP9_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00401B0u)

/** \brief 124, Write access enable register B */
#define P24_ACCGRP9_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00401B4u)

/** \brief 128, Read access enable register A */
#define P24_ACCGRP9_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00401B8u)

/** \brief 12C, Read access enable register B */
#define P24_ACCGRP9_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00401BCu)

/** \brief 130, VM access enable register */
#define P24_ACCGRP9_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00401C0u)

/** \brief 134, PRS access enable register */
#define P24_ACCGRP9_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00401C4u)

/** \brief 13C, PROT Register Endinit */
#define P24_ACCGRP9_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00401CCu)

/** \brief 140, Write access enable register A */
#define P24_ACCGRP10_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00401D0u)

/** \brief 144, Write access enable register B */
#define P24_ACCGRP10_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00401D4u)

/** \brief 148, Read access enable register A */
#define P24_ACCGRP10_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00401D8u)

/** \brief 14C, Read access enable register B */
#define P24_ACCGRP10_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00401DCu)

/** \brief 150, VM access enable register */
#define P24_ACCGRP10_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00401E0u)

/** \brief 154, PRS access enable register */
#define P24_ACCGRP10_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00401E4u)

/** \brief 15C, PROT Register Endinit */
#define P24_ACCGRP10_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00401ECu)

/** \brief 160, Write access enable register A */
#define P24_ACCGRP11_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00401F0u)

/** \brief 164, Write access enable register B */
#define P24_ACCGRP11_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00401F4u)

/** \brief 168, Read access enable register A */
#define P24_ACCGRP11_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00401F8u)

/** \brief 16C, Read access enable register B */
#define P24_ACCGRP11_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00401FCu)

/** \brief 170, VM access enable register */
#define P24_ACCGRP11_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0040200u)

/** \brief 174, PRS access enable register */
#define P24_ACCGRP11_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0040204u)

/** \brief 17C, PROT Register Endinit */
#define P24_ACCGRP11_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004020Cu)

/** \brief 180, Write access enable register A */
#define P24_ACCGRP12_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0040210u)

/** \brief 184, Write access enable register B */
#define P24_ACCGRP12_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0040214u)

/** \brief 188, Read access enable register A */
#define P24_ACCGRP12_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0040218u)

/** \brief 18C, Read access enable register B */
#define P24_ACCGRP12_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004021Cu)

/** \brief 190, VM access enable register */
#define P24_ACCGRP12_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0040220u)

/** \brief 194, PRS access enable register */
#define P24_ACCGRP12_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0040224u)

/** \brief 19C, PROT Register Endinit */
#define P24_ACCGRP12_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004022Cu)

/** \brief 1A0, Write access enable register A */
#define P24_ACCGRP13_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0040230u)

/** \brief 1A4, Write access enable register B */
#define P24_ACCGRP13_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0040234u)

/** \brief 1A8, Read access enable register A */
#define P24_ACCGRP13_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0040238u)

/** \brief 1AC, Read access enable register B */
#define P24_ACCGRP13_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004023Cu)

/** \brief 1B0, VM access enable register */
#define P24_ACCGRP13_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0040240u)

/** \brief 1B4, PRS access enable register */
#define P24_ACCGRP13_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0040244u)

/** \brief 1BC, PROT Register Endinit */
#define P24_ACCGRP13_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004024Cu)

/** \brief 1C0, Write access enable register A */
#define P24_ACCGRP14_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0040250u)

/** \brief 1C4, Write access enable register B */
#define P24_ACCGRP14_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0040254u)

/** \brief 1C8, Read access enable register A */
#define P24_ACCGRP14_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0040258u)

/** \brief 1CC, Read access enable register B */
#define P24_ACCGRP14_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004025Cu)

/** \brief 1D0, VM access enable register */
#define P24_ACCGRP14_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0040260u)

/** \brief 1D4, PRS access enable register */
#define P24_ACCGRP14_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0040264u)

/** \brief 1DC, PROT Register Endinit */
#define P24_ACCGRP14_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004026Cu)

/** \brief 1E0, Write access enable register A */
#define P24_ACCGRP15_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0040270u)

/** \brief 1E4, Write access enable register B */
#define P24_ACCGRP15_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0040274u)

/** \brief 1E8, Read access enable register A */
#define P24_ACCGRP15_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0040278u)

/** \brief 1EC, Read access enable register B */
#define P24_ACCGRP15_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004027Cu)

/** \brief 1F0, VM access enable register */
#define P24_ACCGRP15_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0040280u)

/** \brief 1F4, PRS access enable register */
#define P24_ACCGRP15_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0040284u)

/** \brief 1FC, PROT Register Endinit */
#define P24_ACCGRP15_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004028Cu)

/** \brief 0, Port GPIO Control Register for pin # 00 */
#define P24_PADCFG0_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0040300u)

/** \brief 4, Port Pad configuration Control Register for pad00 */
#define P24_PADCFG0_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0040304u)

/** \brief 8, Port Pad Access Control Register for pad00 */
#define P24_PADCFG0_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0040308u)

/** \brief C, Port Pad Safety and Security Control Register for pad00 */
#define P24_PADCFG0_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004030Cu)

/** \brief 10, Port GPIO Control Register for pin # 01 */
#define P24_PADCFG1_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0040310u)

/** \brief 14, Port Pad configuration Control Register for pad01 */
#define P24_PADCFG1_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0040314u)

/** \brief 18, Port Pad Access Control Register for pad01 */
#define P24_PADCFG1_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0040318u)

/** \brief 1C, Port Pad Safety and Security Control Register for pad01 */
#define P24_PADCFG1_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004031Cu)

/** \brief 20, Port GPIO Control Register for pin # 02 */
#define P24_PADCFG2_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0040320u)

/** \brief 24, Port Pad configuration Control Register for pad02 */
#define P24_PADCFG2_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0040324u)

/** \brief 28, Port Pad Access Control Register for pad02 */
#define P24_PADCFG2_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0040328u)

/** \brief 2C, Port Pad Safety and Security Control Register for pad02 */
#define P24_PADCFG2_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004032Cu)

/** \brief 30, Port GPIO Control Register for pin # 03 */
#define P24_PADCFG3_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0040330u)

/** \brief 34, Port Pad configuration Control Register for pad03 */
#define P24_PADCFG3_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0040334u)

/** \brief 38, Port Pad Access Control Register for pad03 */
#define P24_PADCFG3_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0040338u)

/** \brief 3C, Port Pad Safety and Security Control Register for pad03 */
#define P24_PADCFG3_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004033Cu)

/** \brief 40, Port GPIO Control Register for pin # 04 */
#define P24_PADCFG4_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0040340u)

/** \brief 44, Port Pad configuration Control Register for pad04 */
#define P24_PADCFG4_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0040344u)

/** \brief 48, Port Pad Access Control Register for pad04 */
#define P24_PADCFG4_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0040348u)

/** \brief 4C, Port Pad Safety and Security Control Register for pad04 */
#define P24_PADCFG4_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004034Cu)

/** \brief 50, Port GPIO Control Register for pin # 05 */
#define P24_PADCFG5_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0040350u)

/** \brief 54, Port Pad configuration Control Register for pad05 */
#define P24_PADCFG5_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0040354u)

/** \brief 58, Port Pad Access Control Register for pad05 */
#define P24_PADCFG5_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0040358u)

/** \brief 5C, Port Pad Safety and Security Control Register for pad05 */
#define P24_PADCFG5_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004035Cu)

/** \brief 60, Port GPIO Control Register for pin # 06 */
#define P24_PADCFG6_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0040360u)

/** \brief 64, Port Pad configuration Control Register for pad06 */
#define P24_PADCFG6_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0040364u)

/** \brief 68, Port Pad Access Control Register for pad06 */
#define P24_PADCFG6_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0040368u)

/** \brief 6C, Port Pad Safety and Security Control Register for pad06 */
#define P24_PADCFG6_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004036Cu)

/** \brief 70, Port GPIO Control Register for pin # 07 */
#define P24_PADCFG7_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0040370u)

/** \brief 74, Port Pad configuration Control Register for pad07 */
#define P24_PADCFG7_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0040374u)

/** \brief 78, Port Pad Access Control Register for pad07 */
#define P24_PADCFG7_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0040378u)

/** \brief 7C, Port Pad Safety and Security Control Register for pad07 */
#define P24_PADCFG7_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004037Cu)

/** \brief 80, Port GPIO Control Register for pin # 08 */
#define P24_PADCFG8_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0040380u)

/** \brief 84, Port Pad configuration Control Register for pad08 */
#define P24_PADCFG8_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0040384u)

/** \brief 88, Port Pad Access Control Register for pad08 */
#define P24_PADCFG8_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0040388u)

/** \brief 8C, Port Pad Safety and Security Control Register for pad08 */
#define P24_PADCFG8_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004038Cu)

/** \brief 90, Port GPIO Control Register for pin # 09 */
#define P24_PADCFG9_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0040390u)

/** \brief 94, Port Pad configuration Control Register for pad09 */
#define P24_PADCFG9_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0040394u)

/** \brief 98, Port Pad Access Control Register for pad09 */
#define P24_PADCFG9_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0040398u)

/** \brief 9C, Port Pad Safety and Security Control Register for pad09 */
#define P24_PADCFG9_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004039Cu)

/** \brief A0, Port GPIO Control Register for pin # 10 */
#define P24_PADCFG10_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF00403A0u)

/** \brief A4, Port Pad configuration Control Register for pad10 */
#define P24_PADCFG10_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF00403A4u)

/** \brief A8, Port Pad Access Control Register for pad10 */
#define P24_PADCFG10_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF00403A8u)

/** \brief AC, Port Pad Safety and Security Control Register for pad10 */
#define P24_PADCFG10_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF00403ACu)

/** \brief B0, Port GPIO Control Register for pin # 11 */
#define P24_PADCFG11_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF00403B0u)

/** \brief B4, Port Pad configuration Control Register for pad11 */
#define P24_PADCFG11_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF00403B4u)

/** \brief B8, Port Pad Access Control Register for pad11 */
#define P24_PADCFG11_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF00403B8u)

/** \brief BC, Port Pad Safety and Security Control Register for pad11 */
#define P24_PADCFG11_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF00403BCu)

/** \brief C0, Port GPIO Control Register for pin # 12 */
#define P24_PADCFG12_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF00403C0u)

/** \brief C4, Port Pad configuration Control Register for pad12 */
#define P24_PADCFG12_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF00403C4u)

/** \brief C8, Port Pad Access Control Register for pad12 */
#define P24_PADCFG12_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF00403C8u)

/** \brief CC, Port Pad Safety and Security Control Register for pad12 */
#define P24_PADCFG12_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF00403CCu)

/** \brief D0, Port GPIO Control Register for pin # 13 */
#define P24_PADCFG13_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF00403D0u)

/** \brief D4, Port Pad configuration Control Register for pad13 */
#define P24_PADCFG13_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF00403D4u)

/** \brief D8, Port Pad Access Control Register for pad13 */
#define P24_PADCFG13_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF00403D8u)

/** \brief DC, Port Pad Safety and Security Control Register for pad13 */
#define P24_PADCFG13_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF00403DCu)

/** \brief E0, Port GPIO Control Register for pin # 14 */
#define P24_PADCFG14_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF00403E0u)

/** \brief E4, Port Pad configuration Control Register for pad14 */
#define P24_PADCFG14_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF00403E4u)

/** \brief E8, Port Pad Access Control Register for pad14 */
#define P24_PADCFG14_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF00403E8u)

/** \brief EC, Port Pad Safety and Security Control Register for pad14 */
#define P24_PADCFG14_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF00403ECu)

/** \brief F0, Port GPIO Control Register for pin # 15 */
#define P24_PADCFG15_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF00403F0u)

/** \brief F4, Port Pad configuration Control Register for pad15 */
#define P24_PADCFG15_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF00403F4u)

/** \brief F8, Port Pad Access Control Register for pad15 */
#define P24_PADCFG15_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF00403F8u)

/** \brief FC, Port Pad Safety and Security Control Register for pad15 */
#define P24_PADCFG15_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF00403FCu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P25
 * \{  */
/** \brief 8, Module Identification Register */
#define P25_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ID*)0xF0040408u)

/** \brief 10, Port Wake Enable Register */
#define P25_WKEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKEN*)0xF0040410u)

/** \brief 14, Port Wake Status Register */
#define P25_WKSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKSTS*)0xF0040414u)

/** \brief 18, Port Wake Enable Status Register */
#define P25_WKENSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTS*)0xF0040418u)

/** \brief 1C, Port Wake Status Clear Register */
#define P25_WKENSTSCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTSCLR*)0xF004041Cu)

/** \brief 20, Port Output Register */
#define P25_OUT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OUT*)0xF0040420u)

/** \brief 24, Port Input Register */
#define P25_IN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_IN*)0xF0040424u)

/** \brief 28, Port HWSEL status Register */
#define P25_HWSELSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_HWSELSTAT*)0xF0040428u)

/** \brief 2C, Port 25 Pin Function Decision Control Register */
#define P25_PDISC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PDISC*)0xF004042Cu)

/** \brief 30, PROT Register Safe Endinit (SE) */
#define P25_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0040430u)

/** \brief 34, Selection Register for SCR Port Control */
#define P25_PCSRSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PCSRSEL*)0xF0040434u)

/** \brief 0, Port 25 Output Modification Register */
#define P25_OMR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMR*)0xF0040438u)

/** \brief 4, Port Output Modification Clear Register */
#define P25_OMCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMCR*)0xF004043Cu)

/** \brief 8, Port Output Modification Set Register */
#define P25_OMSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMSR*)0xF0040440u)

/** \brief 0, Write access enable register A */
#define P25_ACCGRP0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0040490u)

/** \brief 4, Write access enable register B */
#define P25_ACCGRP0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0040494u)

/** \brief 8, Read access enable register A */
#define P25_ACCGRP0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0040498u)

/** \brief C, Read access enable register B */
#define P25_ACCGRP0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004049Cu)

/** \brief 10, VM access enable register */
#define P25_ACCGRP0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00404A0u)

/** \brief 14, PRS access enable register */
#define P25_ACCGRP0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00404A4u)

/** \brief 1C, PROT Register Endinit */
#define P25_ACCGRP0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00404ACu)

/** \brief 20, Write access enable register A */
#define P25_ACCGRP1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00404B0u)

/** \brief 24, Write access enable register B */
#define P25_ACCGRP1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00404B4u)

/** \brief 28, Read access enable register A */
#define P25_ACCGRP1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00404B8u)

/** \brief 2C, Read access enable register B */
#define P25_ACCGRP1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00404BCu)

/** \brief 30, VM access enable register */
#define P25_ACCGRP1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00404C0u)

/** \brief 34, PRS access enable register */
#define P25_ACCGRP1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00404C4u)

/** \brief 3C, PROT Register Endinit */
#define P25_ACCGRP1_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00404CCu)

/** \brief 40, Write access enable register A */
#define P25_ACCGRP2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00404D0u)

/** \brief 44, Write access enable register B */
#define P25_ACCGRP2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00404D4u)

/** \brief 48, Read access enable register A */
#define P25_ACCGRP2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00404D8u)

/** \brief 4C, Read access enable register B */
#define P25_ACCGRP2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00404DCu)

/** \brief 50, VM access enable register */
#define P25_ACCGRP2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00404E0u)

/** \brief 54, PRS access enable register */
#define P25_ACCGRP2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00404E4u)

/** \brief 5C, PROT Register Endinit */
#define P25_ACCGRP2_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00404ECu)

/** \brief 60, Write access enable register A */
#define P25_ACCGRP3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00404F0u)

/** \brief 64, Write access enable register B */
#define P25_ACCGRP3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00404F4u)

/** \brief 68, Read access enable register A */
#define P25_ACCGRP3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00404F8u)

/** \brief 6C, Read access enable register B */
#define P25_ACCGRP3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00404FCu)

/** \brief 70, VM access enable register */
#define P25_ACCGRP3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0040500u)

/** \brief 74, PRS access enable register */
#define P25_ACCGRP3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0040504u)

/** \brief 7C, PROT Register Endinit */
#define P25_ACCGRP3_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004050Cu)

/** \brief 80, Write access enable register A */
#define P25_ACCGRP4_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0040510u)

/** \brief 84, Write access enable register B */
#define P25_ACCGRP4_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0040514u)

/** \brief 88, Read access enable register A */
#define P25_ACCGRP4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0040518u)

/** \brief 8C, Read access enable register B */
#define P25_ACCGRP4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004051Cu)

/** \brief 90, VM access enable register */
#define P25_ACCGRP4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0040520u)

/** \brief 94, PRS access enable register */
#define P25_ACCGRP4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0040524u)

/** \brief 9C, PROT Register Endinit */
#define P25_ACCGRP4_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004052Cu)

/** \brief A0, Write access enable register A */
#define P25_ACCGRP5_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0040530u)

/** \brief A4, Write access enable register B */
#define P25_ACCGRP5_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0040534u)

/** \brief A8, Read access enable register A */
#define P25_ACCGRP5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0040538u)

/** \brief AC, Read access enable register B */
#define P25_ACCGRP5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004053Cu)

/** \brief B0, VM access enable register */
#define P25_ACCGRP5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0040540u)

/** \brief B4, PRS access enable register */
#define P25_ACCGRP5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0040544u)

/** \brief BC, PROT Register Endinit */
#define P25_ACCGRP5_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004054Cu)

/** \brief C0, Write access enable register A */
#define P25_ACCGRP6_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0040550u)

/** \brief C4, Write access enable register B */
#define P25_ACCGRP6_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0040554u)

/** \brief C8, Read access enable register A */
#define P25_ACCGRP6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0040558u)

/** \brief CC, Read access enable register B */
#define P25_ACCGRP6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004055Cu)

/** \brief D0, VM access enable register */
#define P25_ACCGRP6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0040560u)

/** \brief D4, PRS access enable register */
#define P25_ACCGRP6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0040564u)

/** \brief DC, PROT Register Endinit */
#define P25_ACCGRP6_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004056Cu)

/** \brief E0, Write access enable register A */
#define P25_ACCGRP7_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0040570u)

/** \brief E4, Write access enable register B */
#define P25_ACCGRP7_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0040574u)

/** \brief E8, Read access enable register A */
#define P25_ACCGRP7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0040578u)

/** \brief EC, Read access enable register B */
#define P25_ACCGRP7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004057Cu)

/** \brief F0, VM access enable register */
#define P25_ACCGRP7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0040580u)

/** \brief F4, PRS access enable register */
#define P25_ACCGRP7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0040584u)

/** \brief FC, PROT Register Endinit */
#define P25_ACCGRP7_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004058Cu)

/** \brief 100, Write access enable register A */
#define P25_ACCGRP8_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0040590u)

/** \brief 104, Write access enable register B */
#define P25_ACCGRP8_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0040594u)

/** \brief 108, Read access enable register A */
#define P25_ACCGRP8_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0040598u)

/** \brief 10C, Read access enable register B */
#define P25_ACCGRP8_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004059Cu)

/** \brief 110, VM access enable register */
#define P25_ACCGRP8_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00405A0u)

/** \brief 114, PRS access enable register */
#define P25_ACCGRP8_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00405A4u)

/** \brief 11C, PROT Register Endinit */
#define P25_ACCGRP8_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00405ACu)

/** \brief 120, Write access enable register A */
#define P25_ACCGRP9_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00405B0u)

/** \brief 124, Write access enable register B */
#define P25_ACCGRP9_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00405B4u)

/** \brief 128, Read access enable register A */
#define P25_ACCGRP9_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00405B8u)

/** \brief 12C, Read access enable register B */
#define P25_ACCGRP9_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00405BCu)

/** \brief 130, VM access enable register */
#define P25_ACCGRP9_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00405C0u)

/** \brief 134, PRS access enable register */
#define P25_ACCGRP9_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00405C4u)

/** \brief 13C, PROT Register Endinit */
#define P25_ACCGRP9_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00405CCu)

/** \brief 140, Write access enable register A */
#define P25_ACCGRP10_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00405D0u)

/** \brief 144, Write access enable register B */
#define P25_ACCGRP10_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00405D4u)

/** \brief 148, Read access enable register A */
#define P25_ACCGRP10_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00405D8u)

/** \brief 14C, Read access enable register B */
#define P25_ACCGRP10_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00405DCu)

/** \brief 150, VM access enable register */
#define P25_ACCGRP10_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00405E0u)

/** \brief 154, PRS access enable register */
#define P25_ACCGRP10_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00405E4u)

/** \brief 15C, PROT Register Endinit */
#define P25_ACCGRP10_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00405ECu)

/** \brief 160, Write access enable register A */
#define P25_ACCGRP11_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00405F0u)

/** \brief 164, Write access enable register B */
#define P25_ACCGRP11_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00405F4u)

/** \brief 168, Read access enable register A */
#define P25_ACCGRP11_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00405F8u)

/** \brief 16C, Read access enable register B */
#define P25_ACCGRP11_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00405FCu)

/** \brief 170, VM access enable register */
#define P25_ACCGRP11_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0040600u)

/** \brief 174, PRS access enable register */
#define P25_ACCGRP11_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0040604u)

/** \brief 17C, PROT Register Endinit */
#define P25_ACCGRP11_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004060Cu)

/** \brief 180, Write access enable register A */
#define P25_ACCGRP12_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0040610u)

/** \brief 184, Write access enable register B */
#define P25_ACCGRP12_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0040614u)

/** \brief 188, Read access enable register A */
#define P25_ACCGRP12_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0040618u)

/** \brief 18C, Read access enable register B */
#define P25_ACCGRP12_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004061Cu)

/** \brief 190, VM access enable register */
#define P25_ACCGRP12_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0040620u)

/** \brief 194, PRS access enable register */
#define P25_ACCGRP12_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0040624u)

/** \brief 19C, PROT Register Endinit */
#define P25_ACCGRP12_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004062Cu)

/** \brief 1A0, Write access enable register A */
#define P25_ACCGRP13_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0040630u)

/** \brief 1A4, Write access enable register B */
#define P25_ACCGRP13_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0040634u)

/** \brief 1A8, Read access enable register A */
#define P25_ACCGRP13_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0040638u)

/** \brief 1AC, Read access enable register B */
#define P25_ACCGRP13_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004063Cu)

/** \brief 1B0, VM access enable register */
#define P25_ACCGRP13_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0040640u)

/** \brief 1B4, PRS access enable register */
#define P25_ACCGRP13_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0040644u)

/** \brief 1BC, PROT Register Endinit */
#define P25_ACCGRP13_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004064Cu)

/** \brief 1C0, Write access enable register A */
#define P25_ACCGRP14_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0040650u)

/** \brief 1C4, Write access enable register B */
#define P25_ACCGRP14_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0040654u)

/** \brief 1C8, Read access enable register A */
#define P25_ACCGRP14_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0040658u)

/** \brief 1CC, Read access enable register B */
#define P25_ACCGRP14_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004065Cu)

/** \brief 1D0, VM access enable register */
#define P25_ACCGRP14_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0040660u)

/** \brief 1D4, PRS access enable register */
#define P25_ACCGRP14_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0040664u)

/** \brief 1DC, PROT Register Endinit */
#define P25_ACCGRP14_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004066Cu)

/** \brief 1E0, Write access enable register A */
#define P25_ACCGRP15_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0040670u)

/** \brief 1E4, Write access enable register B */
#define P25_ACCGRP15_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0040674u)

/** \brief 1E8, Read access enable register A */
#define P25_ACCGRP15_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0040678u)

/** \brief 1EC, Read access enable register B */
#define P25_ACCGRP15_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004067Cu)

/** \brief 1F0, VM access enable register */
#define P25_ACCGRP15_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0040680u)

/** \brief 1F4, PRS access enable register */
#define P25_ACCGRP15_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0040684u)

/** \brief 1FC, PROT Register Endinit */
#define P25_ACCGRP15_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004068Cu)

/** \brief 0, Port GPIO Control Register for pin # 00 */
#define P25_PADCFG0_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0040700u)

/** \brief 4, Port Pad configuration Control Register for pad00 */
#define P25_PADCFG0_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0040704u)

/** \brief 8, Port Pad Access Control Register for pad00 */
#define P25_PADCFG0_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0040708u)

/** \brief C, Port Pad Safety and Security Control Register for pad00 */
#define P25_PADCFG0_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004070Cu)

/** \brief 10, Port GPIO Control Register for pin # 01 */
#define P25_PADCFG1_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0040710u)

/** \brief 14, Port Pad configuration Control Register for pad01 */
#define P25_PADCFG1_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0040714u)

/** \brief 18, Port Pad Access Control Register for pad01 */
#define P25_PADCFG1_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0040718u)

/** \brief 1C, Port Pad Safety and Security Control Register for pad01 */
#define P25_PADCFG1_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004071Cu)

/** \brief 20, Port GPIO Control Register for pin # 02 */
#define P25_PADCFG2_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0040720u)

/** \brief 24, Port Pad configuration Control Register for pad02 */
#define P25_PADCFG2_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0040724u)

/** \brief 28, Port Pad Access Control Register for pad02 */
#define P25_PADCFG2_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0040728u)

/** \brief 2C, Port Pad Safety and Security Control Register for pad02 */
#define P25_PADCFG2_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004072Cu)

/** \brief 30, Port GPIO Control Register for pin # 03 */
#define P25_PADCFG3_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0040730u)

/** \brief 34, Port Pad configuration Control Register for pad03 */
#define P25_PADCFG3_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0040734u)

/** \brief 38, Port Pad Access Control Register for pad03 */
#define P25_PADCFG3_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0040738u)

/** \brief 3C, Port Pad Safety and Security Control Register for pad03 */
#define P25_PADCFG3_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004073Cu)

/** \brief 40, Port GPIO Control Register for pin # 04 */
#define P25_PADCFG4_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0040740u)

/** \brief 44, Port Pad configuration Control Register for pad04 */
#define P25_PADCFG4_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0040744u)

/** \brief 48, Port Pad Access Control Register for pad04 */
#define P25_PADCFG4_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0040748u)

/** \brief 4C, Port Pad Safety and Security Control Register for pad04 */
#define P25_PADCFG4_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004074Cu)

/** \brief 50, Port GPIO Control Register for pin # 05 */
#define P25_PADCFG5_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0040750u)

/** \brief 54, Port Pad configuration Control Register for pad05 */
#define P25_PADCFG5_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0040754u)

/** \brief 58, Port Pad Access Control Register for pad05 */
#define P25_PADCFG5_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0040758u)

/** \brief 5C, Port Pad Safety and Security Control Register for pad05 */
#define P25_PADCFG5_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004075Cu)

/** \brief 60, Port GPIO Control Register for pin # 06 */
#define P25_PADCFG6_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0040760u)

/** \brief 64, Port Pad configuration Control Register for pad06 */
#define P25_PADCFG6_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0040764u)

/** \brief 68, Port Pad Access Control Register for pad06 */
#define P25_PADCFG6_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0040768u)

/** \brief 6C, Port Pad Safety and Security Control Register for pad06 */
#define P25_PADCFG6_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004076Cu)

/** \brief 70, Port GPIO Control Register for pin # 07 */
#define P25_PADCFG7_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0040770u)

/** \brief 74, Port Pad configuration Control Register for pad07 */
#define P25_PADCFG7_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0040774u)

/** \brief 78, Port Pad Access Control Register for pad07 */
#define P25_PADCFG7_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0040778u)

/** \brief 7C, Port Pad Safety and Security Control Register for pad07 */
#define P25_PADCFG7_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004077Cu)

/** \brief 80, Port GPIO Control Register for pin # 08 */
#define P25_PADCFG8_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0040780u)

/** \brief 84, Port Pad configuration Control Register for pad08 */
#define P25_PADCFG8_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0040784u)

/** \brief 88, Port Pad Access Control Register for pad08 */
#define P25_PADCFG8_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0040788u)

/** \brief 8C, Port Pad Safety and Security Control Register for pad08 */
#define P25_PADCFG8_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004078Cu)

/** \brief 90, Port GPIO Control Register for pin # 09 */
#define P25_PADCFG9_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0040790u)

/** \brief 94, Port Pad configuration Control Register for pad09 */
#define P25_PADCFG9_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0040794u)

/** \brief 98, Port Pad Access Control Register for pad09 */
#define P25_PADCFG9_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0040798u)

/** \brief 9C, Port Pad Safety and Security Control Register for pad09 */
#define P25_PADCFG9_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004079Cu)

/** \brief A0, Port GPIO Control Register for pin # 10 */
#define P25_PADCFG10_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF00407A0u)

/** \brief A4, Port Pad configuration Control Register for pad10 */
#define P25_PADCFG10_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF00407A4u)

/** \brief A8, Port Pad Access Control Register for pad10 */
#define P25_PADCFG10_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF00407A8u)

/** \brief AC, Port Pad Safety and Security Control Register for pad10 */
#define P25_PADCFG10_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF00407ACu)

/** \brief B0, Port GPIO Control Register for pin # 11 */
#define P25_PADCFG11_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF00407B0u)

/** \brief B4, Port Pad configuration Control Register for pad11 */
#define P25_PADCFG11_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF00407B4u)

/** \brief B8, Port Pad Access Control Register for pad11 */
#define P25_PADCFG11_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF00407B8u)

/** \brief BC, Port Pad Safety and Security Control Register for pad11 */
#define P25_PADCFG11_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF00407BCu)

/** \brief C0, Port GPIO Control Register for pin # 12 */
#define P25_PADCFG12_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF00407C0u)

/** \brief C4, Port Pad configuration Control Register for pad12 */
#define P25_PADCFG12_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF00407C4u)

/** \brief C8, Port Pad Access Control Register for pad12 */
#define P25_PADCFG12_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF00407C8u)

/** \brief CC, Port Pad Safety and Security Control Register for pad12 */
#define P25_PADCFG12_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF00407CCu)

/** \brief D0, Port GPIO Control Register for pin # 13 */
#define P25_PADCFG13_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF00407D0u)

/** \brief D4, Port Pad configuration Control Register for pad13 */
#define P25_PADCFG13_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF00407D4u)

/** \brief D8, Port Pad Access Control Register for pad13 */
#define P25_PADCFG13_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF00407D8u)

/** \brief DC, Port Pad Safety and Security Control Register for pad13 */
#define P25_PADCFG13_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF00407DCu)

/** \brief E0, Port GPIO Control Register for pin # 14 */
#define P25_PADCFG14_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF00407E0u)

/** \brief E4, Port Pad configuration Control Register for pad14 */
#define P25_PADCFG14_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF00407E4u)

/** \brief E8, Port Pad Access Control Register for pad14 */
#define P25_PADCFG14_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF00407E8u)

/** \brief EC, Port Pad Safety and Security Control Register for pad14 */
#define P25_PADCFG14_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF00407ECu)

/** \brief F0, Port GPIO Control Register for pin # 15 */
#define P25_PADCFG15_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF00407F0u)

/** \brief F4, Port Pad configuration Control Register for pad15 */
#define P25_PADCFG15_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF00407F4u)

/** \brief F8, Port Pad Access Control Register for pad15 */
#define P25_PADCFG15_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF00407F8u)

/** \brief FC, Port Pad Safety and Security Control Register for pad15 */
#define P25_PADCFG15_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF00407FCu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P26
 * \{  */
/** \brief 8, Module Identification Register */
#define P26_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ID*)0xF0040808u)

/** \brief 10, Port Wake Enable Register */
#define P26_WKEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKEN*)0xF0040810u)

/** \brief 14, Port Wake Status Register */
#define P26_WKSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKSTS*)0xF0040814u)

/** \brief 18, Port Wake Enable Status Register */
#define P26_WKENSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTS*)0xF0040818u)

/** \brief 1C, Port Wake Status Clear Register */
#define P26_WKENSTSCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTSCLR*)0xF004081Cu)

/** \brief 20, Port Output Register */
#define P26_OUT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OUT*)0xF0040820u)

/** \brief 24, Port Input Register */
#define P26_IN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_IN*)0xF0040824u)

/** \brief 28, Port HWSEL status Register */
#define P26_HWSELSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_HWSELSTAT*)0xF0040828u)

/** \brief 2C, Port 26 Pin Function Decision Control Register */
#define P26_PDISC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PDISC*)0xF004082Cu)

/** \brief 30, PROT Register Safe Endinit (SE) */
#define P26_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0040830u)

/** \brief 34, Selection Register for SCR Port Control */
#define P26_PCSRSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PCSRSEL*)0xF0040834u)

/** \brief 0, Port 26 Output Modification Register */
#define P26_OMR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMR*)0xF0040838u)

/** \brief 4, Port Output Modification Clear Register */
#define P26_OMCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMCR*)0xF004083Cu)

/** \brief 8, Port Output Modification Set Register */
#define P26_OMSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMSR*)0xF0040840u)

/** \brief 0, Write access enable register A */
#define P26_ACCGRP0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0040890u)

/** \brief 4, Write access enable register B */
#define P26_ACCGRP0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0040894u)

/** \brief 8, Read access enable register A */
#define P26_ACCGRP0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0040898u)

/** \brief C, Read access enable register B */
#define P26_ACCGRP0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004089Cu)

/** \brief 10, VM access enable register */
#define P26_ACCGRP0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00408A0u)

/** \brief 14, PRS access enable register */
#define P26_ACCGRP0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00408A4u)

/** \brief 1C, PROT Register Endinit */
#define P26_ACCGRP0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00408ACu)

/** \brief 20, Write access enable register A */
#define P26_ACCGRP1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00408B0u)

/** \brief 24, Write access enable register B */
#define P26_ACCGRP1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00408B4u)

/** \brief 28, Read access enable register A */
#define P26_ACCGRP1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00408B8u)

/** \brief 2C, Read access enable register B */
#define P26_ACCGRP1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00408BCu)

/** \brief 30, VM access enable register */
#define P26_ACCGRP1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00408C0u)

/** \brief 34, PRS access enable register */
#define P26_ACCGRP1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00408C4u)

/** \brief 3C, PROT Register Endinit */
#define P26_ACCGRP1_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00408CCu)

/** \brief 40, Write access enable register A */
#define P26_ACCGRP2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00408D0u)

/** \brief 44, Write access enable register B */
#define P26_ACCGRP2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00408D4u)

/** \brief 48, Read access enable register A */
#define P26_ACCGRP2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00408D8u)

/** \brief 4C, Read access enable register B */
#define P26_ACCGRP2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00408DCu)

/** \brief 50, VM access enable register */
#define P26_ACCGRP2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00408E0u)

/** \brief 54, PRS access enable register */
#define P26_ACCGRP2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00408E4u)

/** \brief 5C, PROT Register Endinit */
#define P26_ACCGRP2_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00408ECu)

/** \brief 60, Write access enable register A */
#define P26_ACCGRP3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00408F0u)

/** \brief 64, Write access enable register B */
#define P26_ACCGRP3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00408F4u)

/** \brief 68, Read access enable register A */
#define P26_ACCGRP3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00408F8u)

/** \brief 6C, Read access enable register B */
#define P26_ACCGRP3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00408FCu)

/** \brief 70, VM access enable register */
#define P26_ACCGRP3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0040900u)

/** \brief 74, PRS access enable register */
#define P26_ACCGRP3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0040904u)

/** \brief 7C, PROT Register Endinit */
#define P26_ACCGRP3_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004090Cu)

/** \brief 80, Write access enable register A */
#define P26_ACCGRP4_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0040910u)

/** \brief 84, Write access enable register B */
#define P26_ACCGRP4_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0040914u)

/** \brief 88, Read access enable register A */
#define P26_ACCGRP4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0040918u)

/** \brief 8C, Read access enable register B */
#define P26_ACCGRP4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004091Cu)

/** \brief 90, VM access enable register */
#define P26_ACCGRP4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0040920u)

/** \brief 94, PRS access enable register */
#define P26_ACCGRP4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0040924u)

/** \brief 9C, PROT Register Endinit */
#define P26_ACCGRP4_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004092Cu)

/** \brief A0, Write access enable register A */
#define P26_ACCGRP5_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0040930u)

/** \brief A4, Write access enable register B */
#define P26_ACCGRP5_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0040934u)

/** \brief A8, Read access enable register A */
#define P26_ACCGRP5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0040938u)

/** \brief AC, Read access enable register B */
#define P26_ACCGRP5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004093Cu)

/** \brief B0, VM access enable register */
#define P26_ACCGRP5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0040940u)

/** \brief B4, PRS access enable register */
#define P26_ACCGRP5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0040944u)

/** \brief BC, PROT Register Endinit */
#define P26_ACCGRP5_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004094Cu)

/** \brief C0, Write access enable register A */
#define P26_ACCGRP6_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0040950u)

/** \brief C4, Write access enable register B */
#define P26_ACCGRP6_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0040954u)

/** \brief C8, Read access enable register A */
#define P26_ACCGRP6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0040958u)

/** \brief CC, Read access enable register B */
#define P26_ACCGRP6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004095Cu)

/** \brief D0, VM access enable register */
#define P26_ACCGRP6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0040960u)

/** \brief D4, PRS access enable register */
#define P26_ACCGRP6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0040964u)

/** \brief DC, PROT Register Endinit */
#define P26_ACCGRP6_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004096Cu)

/** \brief E0, Write access enable register A */
#define P26_ACCGRP7_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0040970u)

/** \brief E4, Write access enable register B */
#define P26_ACCGRP7_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0040974u)

/** \brief E8, Read access enable register A */
#define P26_ACCGRP7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0040978u)

/** \brief EC, Read access enable register B */
#define P26_ACCGRP7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004097Cu)

/** \brief F0, VM access enable register */
#define P26_ACCGRP7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0040980u)

/** \brief F4, PRS access enable register */
#define P26_ACCGRP7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0040984u)

/** \brief FC, PROT Register Endinit */
#define P26_ACCGRP7_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004098Cu)

/** \brief 100, Write access enable register A */
#define P26_ACCGRP8_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0040990u)

/** \brief 104, Write access enable register B */
#define P26_ACCGRP8_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0040994u)

/** \brief 108, Read access enable register A */
#define P26_ACCGRP8_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0040998u)

/** \brief 10C, Read access enable register B */
#define P26_ACCGRP8_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004099Cu)

/** \brief 110, VM access enable register */
#define P26_ACCGRP8_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00409A0u)

/** \brief 114, PRS access enable register */
#define P26_ACCGRP8_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00409A4u)

/** \brief 11C, PROT Register Endinit */
#define P26_ACCGRP8_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00409ACu)

/** \brief 120, Write access enable register A */
#define P26_ACCGRP9_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00409B0u)

/** \brief 124, Write access enable register B */
#define P26_ACCGRP9_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00409B4u)

/** \brief 128, Read access enable register A */
#define P26_ACCGRP9_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00409B8u)

/** \brief 12C, Read access enable register B */
#define P26_ACCGRP9_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00409BCu)

/** \brief 130, VM access enable register */
#define P26_ACCGRP9_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00409C0u)

/** \brief 134, PRS access enable register */
#define P26_ACCGRP9_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00409C4u)

/** \brief 13C, PROT Register Endinit */
#define P26_ACCGRP9_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00409CCu)

/** \brief 140, Write access enable register A */
#define P26_ACCGRP10_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00409D0u)

/** \brief 144, Write access enable register B */
#define P26_ACCGRP10_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00409D4u)

/** \brief 148, Read access enable register A */
#define P26_ACCGRP10_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00409D8u)

/** \brief 14C, Read access enable register B */
#define P26_ACCGRP10_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00409DCu)

/** \brief 150, VM access enable register */
#define P26_ACCGRP10_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00409E0u)

/** \brief 154, PRS access enable register */
#define P26_ACCGRP10_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00409E4u)

/** \brief 15C, PROT Register Endinit */
#define P26_ACCGRP10_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00409ECu)

/** \brief 160, Write access enable register A */
#define P26_ACCGRP11_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00409F0u)

/** \brief 164, Write access enable register B */
#define P26_ACCGRP11_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00409F4u)

/** \brief 168, Read access enable register A */
#define P26_ACCGRP11_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00409F8u)

/** \brief 16C, Read access enable register B */
#define P26_ACCGRP11_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00409FCu)

/** \brief 170, VM access enable register */
#define P26_ACCGRP11_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0040A00u)

/** \brief 174, PRS access enable register */
#define P26_ACCGRP11_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0040A04u)

/** \brief 17C, PROT Register Endinit */
#define P26_ACCGRP11_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0040A0Cu)

/** \brief 180, Write access enable register A */
#define P26_ACCGRP12_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0040A10u)

/** \brief 184, Write access enable register B */
#define P26_ACCGRP12_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0040A14u)

/** \brief 188, Read access enable register A */
#define P26_ACCGRP12_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0040A18u)

/** \brief 18C, Read access enable register B */
#define P26_ACCGRP12_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF0040A1Cu)

/** \brief 190, VM access enable register */
#define P26_ACCGRP12_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0040A20u)

/** \brief 194, PRS access enable register */
#define P26_ACCGRP12_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0040A24u)

/** \brief 19C, PROT Register Endinit */
#define P26_ACCGRP12_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0040A2Cu)

/** \brief 1A0, Write access enable register A */
#define P26_ACCGRP13_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0040A30u)

/** \brief 1A4, Write access enable register B */
#define P26_ACCGRP13_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0040A34u)

/** \brief 1A8, Read access enable register A */
#define P26_ACCGRP13_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0040A38u)

/** \brief 1AC, Read access enable register B */
#define P26_ACCGRP13_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF0040A3Cu)

/** \brief 1B0, VM access enable register */
#define P26_ACCGRP13_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0040A40u)

/** \brief 1B4, PRS access enable register */
#define P26_ACCGRP13_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0040A44u)

/** \brief 1BC, PROT Register Endinit */
#define P26_ACCGRP13_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0040A4Cu)

/** \brief 1C0, Write access enable register A */
#define P26_ACCGRP14_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0040A50u)

/** \brief 1C4, Write access enable register B */
#define P26_ACCGRP14_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0040A54u)

/** \brief 1C8, Read access enable register A */
#define P26_ACCGRP14_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0040A58u)

/** \brief 1CC, Read access enable register B */
#define P26_ACCGRP14_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF0040A5Cu)

/** \brief 1D0, VM access enable register */
#define P26_ACCGRP14_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0040A60u)

/** \brief 1D4, PRS access enable register */
#define P26_ACCGRP14_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0040A64u)

/** \brief 1DC, PROT Register Endinit */
#define P26_ACCGRP14_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0040A6Cu)

/** \brief 1E0, Write access enable register A */
#define P26_ACCGRP15_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0040A70u)

/** \brief 1E4, Write access enable register B */
#define P26_ACCGRP15_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0040A74u)

/** \brief 1E8, Read access enable register A */
#define P26_ACCGRP15_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0040A78u)

/** \brief 1EC, Read access enable register B */
#define P26_ACCGRP15_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF0040A7Cu)

/** \brief 1F0, VM access enable register */
#define P26_ACCGRP15_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0040A80u)

/** \brief 1F4, PRS access enable register */
#define P26_ACCGRP15_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0040A84u)

/** \brief 1FC, PROT Register Endinit */
#define P26_ACCGRP15_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0040A8Cu)

/** \brief 0, Port GPIO Control Register for pin # 00 */
#define P26_PADCFG0_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0040B00u)

/** \brief 4, Port Pad configuration Control Register for pad00 */
#define P26_PADCFG0_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0040B04u)

/** \brief 8, Port Pad Access Control Register for pad00 */
#define P26_PADCFG0_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0040B08u)

/** \brief C, Port Pad Safety and Security Control Register for pad00 */
#define P26_PADCFG0_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0040B0Cu)

/** \brief 10, Port GPIO Control Register for pin # 01 */
#define P26_PADCFG1_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0040B10u)

/** \brief 14, Port Pad configuration Control Register for pad01 */
#define P26_PADCFG1_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0040B14u)

/** \brief 18, Port Pad Access Control Register for pad01 */
#define P26_PADCFG1_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0040B18u)

/** \brief 1C, Port Pad Safety and Security Control Register for pad01 */
#define P26_PADCFG1_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0040B1Cu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P30
 * \{  */
/** \brief 8, Module Identification Register */
#define P30_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ID*)0xF0041808u)

/** \brief C, Bandgap Trim Register */
#define P30_BGTRIM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_BGTRIM*)0xF004180Cu)

/** \brief 10, Port Wake Enable Register */
#define P30_WKEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKEN*)0xF0041810u)

/** \brief 14, Port Wake Status Register */
#define P30_WKSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKSTS*)0xF0041814u)

/** \brief 18, Port Wake Enable Status Register */
#define P30_WKENSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTS*)0xF0041818u)

/** \brief 1C, Port Wake Status Clear Register */
#define P30_WKENSTSCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTSCLR*)0xF004181Cu)

/** \brief 20, Port Output Register */
#define P30_OUT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OUT*)0xF0041820u)

/** \brief 24, Port Input Register */
#define P30_IN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_IN*)0xF0041824u)

/** \brief 28, Port HWSEL status Register */
#define P30_HWSELSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_HWSELSTAT*)0xF0041828u)

/** \brief 2C, Port 30 Pin Function Decision Control Register */
#define P30_PDISC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PDISC*)0xF004182Cu)

/** \brief 30, PROT Register Safe Endinit (SE) */
#define P30_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0041830u)

/** \brief 34, Selection Register for SCR Port Control */
#define P30_PCSRSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PCSRSEL*)0xF0041834u)

/** \brief 0, Port 30 Output Modification Register */
#define P30_OMR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMR*)0xF0041838u)

/** \brief 4, Port Output Modification Clear Register */
#define P30_OMCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMCR*)0xF004183Cu)

/** \brief 8, Port Output Modification Set Register */
#define P30_OMSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMSR*)0xF0041840u)

/** \brief 0, Write access enable register A */
#define P30_ACCGRP0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0041890u)

/** \brief 4, Write access enable register B */
#define P30_ACCGRP0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0041894u)

/** \brief 8, Read access enable register A */
#define P30_ACCGRP0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0041898u)

/** \brief C, Read access enable register B */
#define P30_ACCGRP0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004189Cu)

/** \brief 10, VM access enable register */
#define P30_ACCGRP0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00418A0u)

/** \brief 14, PRS access enable register */
#define P30_ACCGRP0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00418A4u)

/** \brief 1C, PROT Register Endinit */
#define P30_ACCGRP0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00418ACu)

/** \brief 20, Write access enable register A */
#define P30_ACCGRP1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00418B0u)

/** \brief 24, Write access enable register B */
#define P30_ACCGRP1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00418B4u)

/** \brief 28, Read access enable register A */
#define P30_ACCGRP1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00418B8u)

/** \brief 2C, Read access enable register B */
#define P30_ACCGRP1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00418BCu)

/** \brief 30, VM access enable register */
#define P30_ACCGRP1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00418C0u)

/** \brief 34, PRS access enable register */
#define P30_ACCGRP1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00418C4u)

/** \brief 3C, PROT Register Endinit */
#define P30_ACCGRP1_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00418CCu)

/** \brief 40, Write access enable register A */
#define P30_ACCGRP2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00418D0u)

/** \brief 44, Write access enable register B */
#define P30_ACCGRP2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00418D4u)

/** \brief 48, Read access enable register A */
#define P30_ACCGRP2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00418D8u)

/** \brief 4C, Read access enable register B */
#define P30_ACCGRP2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00418DCu)

/** \brief 50, VM access enable register */
#define P30_ACCGRP2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00418E0u)

/** \brief 54, PRS access enable register */
#define P30_ACCGRP2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00418E4u)

/** \brief 5C, PROT Register Endinit */
#define P30_ACCGRP2_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00418ECu)

/** \brief 60, Write access enable register A */
#define P30_ACCGRP3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00418F0u)

/** \brief 64, Write access enable register B */
#define P30_ACCGRP3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00418F4u)

/** \brief 68, Read access enable register A */
#define P30_ACCGRP3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00418F8u)

/** \brief 6C, Read access enable register B */
#define P30_ACCGRP3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00418FCu)

/** \brief 70, VM access enable register */
#define P30_ACCGRP3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0041900u)

/** \brief 74, PRS access enable register */
#define P30_ACCGRP3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0041904u)

/** \brief 7C, PROT Register Endinit */
#define P30_ACCGRP3_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004190Cu)

/** \brief 80, Write access enable register A */
#define P30_ACCGRP4_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0041910u)

/** \brief 84, Write access enable register B */
#define P30_ACCGRP4_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0041914u)

/** \brief 88, Read access enable register A */
#define P30_ACCGRP4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0041918u)

/** \brief 8C, Read access enable register B */
#define P30_ACCGRP4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004191Cu)

/** \brief 90, VM access enable register */
#define P30_ACCGRP4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0041920u)

/** \brief 94, PRS access enable register */
#define P30_ACCGRP4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0041924u)

/** \brief 9C, PROT Register Endinit */
#define P30_ACCGRP4_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004192Cu)

/** \brief A0, Write access enable register A */
#define P30_ACCGRP5_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0041930u)

/** \brief A4, Write access enable register B */
#define P30_ACCGRP5_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0041934u)

/** \brief A8, Read access enable register A */
#define P30_ACCGRP5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0041938u)

/** \brief AC, Read access enable register B */
#define P30_ACCGRP5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004193Cu)

/** \brief B0, VM access enable register */
#define P30_ACCGRP5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0041940u)

/** \brief B4, PRS access enable register */
#define P30_ACCGRP5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0041944u)

/** \brief BC, PROT Register Endinit */
#define P30_ACCGRP5_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004194Cu)

/** \brief C0, Write access enable register A */
#define P30_ACCGRP6_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0041950u)

/** \brief C4, Write access enable register B */
#define P30_ACCGRP6_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0041954u)

/** \brief C8, Read access enable register A */
#define P30_ACCGRP6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0041958u)

/** \brief CC, Read access enable register B */
#define P30_ACCGRP6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004195Cu)

/** \brief D0, VM access enable register */
#define P30_ACCGRP6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0041960u)

/** \brief D4, PRS access enable register */
#define P30_ACCGRP6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0041964u)

/** \brief DC, PROT Register Endinit */
#define P30_ACCGRP6_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004196Cu)

/** \brief E0, Write access enable register A */
#define P30_ACCGRP7_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0041970u)

/** \brief E4, Write access enable register B */
#define P30_ACCGRP7_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0041974u)

/** \brief E8, Read access enable register A */
#define P30_ACCGRP7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0041978u)

/** \brief EC, Read access enable register B */
#define P30_ACCGRP7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004197Cu)

/** \brief F0, VM access enable register */
#define P30_ACCGRP7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0041980u)

/** \brief F4, PRS access enable register */
#define P30_ACCGRP7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0041984u)

/** \brief FC, PROT Register Endinit */
#define P30_ACCGRP7_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004198Cu)

/** \brief 100, Write access enable register A */
#define P30_ACCGRP8_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0041990u)

/** \brief 104, Write access enable register B */
#define P30_ACCGRP8_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0041994u)

/** \brief 108, Read access enable register A */
#define P30_ACCGRP8_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0041998u)

/** \brief 10C, Read access enable register B */
#define P30_ACCGRP8_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004199Cu)

/** \brief 110, VM access enable register */
#define P30_ACCGRP8_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00419A0u)

/** \brief 114, PRS access enable register */
#define P30_ACCGRP8_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00419A4u)

/** \brief 11C, PROT Register Endinit */
#define P30_ACCGRP8_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00419ACu)

/** \brief 120, Write access enable register A */
#define P30_ACCGRP9_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00419B0u)

/** \brief 124, Write access enable register B */
#define P30_ACCGRP9_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00419B4u)

/** \brief 128, Read access enable register A */
#define P30_ACCGRP9_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00419B8u)

/** \brief 12C, Read access enable register B */
#define P30_ACCGRP9_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00419BCu)

/** \brief 130, VM access enable register */
#define P30_ACCGRP9_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00419C0u)

/** \brief 134, PRS access enable register */
#define P30_ACCGRP9_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00419C4u)

/** \brief 13C, PROT Register Endinit */
#define P30_ACCGRP9_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00419CCu)

/** \brief 140, Write access enable register A */
#define P30_ACCGRP10_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00419D0u)

/** \brief 144, Write access enable register B */
#define P30_ACCGRP10_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00419D4u)

/** \brief 148, Read access enable register A */
#define P30_ACCGRP10_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00419D8u)

/** \brief 14C, Read access enable register B */
#define P30_ACCGRP10_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00419DCu)

/** \brief 150, VM access enable register */
#define P30_ACCGRP10_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00419E0u)

/** \brief 154, PRS access enable register */
#define P30_ACCGRP10_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00419E4u)

/** \brief 15C, PROT Register Endinit */
#define P30_ACCGRP10_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00419ECu)

/** \brief 160, Write access enable register A */
#define P30_ACCGRP11_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00419F0u)

/** \brief 164, Write access enable register B */
#define P30_ACCGRP11_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00419F4u)

/** \brief 168, Read access enable register A */
#define P30_ACCGRP11_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00419F8u)

/** \brief 16C, Read access enable register B */
#define P30_ACCGRP11_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00419FCu)

/** \brief 170, VM access enable register */
#define P30_ACCGRP11_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0041A00u)

/** \brief 174, PRS access enable register */
#define P30_ACCGRP11_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0041A04u)

/** \brief 17C, PROT Register Endinit */
#define P30_ACCGRP11_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0041A0Cu)

/** \brief 180, Write access enable register A */
#define P30_ACCGRP12_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0041A10u)

/** \brief 184, Write access enable register B */
#define P30_ACCGRP12_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0041A14u)

/** \brief 188, Read access enable register A */
#define P30_ACCGRP12_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0041A18u)

/** \brief 18C, Read access enable register B */
#define P30_ACCGRP12_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF0041A1Cu)

/** \brief 190, VM access enable register */
#define P30_ACCGRP12_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0041A20u)

/** \brief 194, PRS access enable register */
#define P30_ACCGRP12_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0041A24u)

/** \brief 19C, PROT Register Endinit */
#define P30_ACCGRP12_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0041A2Cu)

/** \brief 1A0, Write access enable register A */
#define P30_ACCGRP13_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0041A30u)

/** \brief 1A4, Write access enable register B */
#define P30_ACCGRP13_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0041A34u)

/** \brief 1A8, Read access enable register A */
#define P30_ACCGRP13_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0041A38u)

/** \brief 1AC, Read access enable register B */
#define P30_ACCGRP13_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF0041A3Cu)

/** \brief 1B0, VM access enable register */
#define P30_ACCGRP13_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0041A40u)

/** \brief 1B4, PRS access enable register */
#define P30_ACCGRP13_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0041A44u)

/** \brief 1BC, PROT Register Endinit */
#define P30_ACCGRP13_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0041A4Cu)

/** \brief 1C0, Write access enable register A */
#define P30_ACCGRP14_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0041A50u)

/** \brief 1C4, Write access enable register B */
#define P30_ACCGRP14_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0041A54u)

/** \brief 1C8, Read access enable register A */
#define P30_ACCGRP14_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0041A58u)

/** \brief 1CC, Read access enable register B */
#define P30_ACCGRP14_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF0041A5Cu)

/** \brief 1D0, VM access enable register */
#define P30_ACCGRP14_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0041A60u)

/** \brief 1D4, PRS access enable register */
#define P30_ACCGRP14_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0041A64u)

/** \brief 1DC, PROT Register Endinit */
#define P30_ACCGRP14_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0041A6Cu)

/** \brief 1E0, Write access enable register A */
#define P30_ACCGRP15_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0041A70u)

/** \brief 1E4, Write access enable register B */
#define P30_ACCGRP15_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0041A74u)

/** \brief 1E8, Read access enable register A */
#define P30_ACCGRP15_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0041A78u)

/** \brief 1EC, Read access enable register B */
#define P30_ACCGRP15_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF0041A7Cu)

/** \brief 1F0, VM access enable register */
#define P30_ACCGRP15_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0041A80u)

/** \brief 1F4, PRS access enable register */
#define P30_ACCGRP15_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0041A84u)

/** \brief 1FC, PROT Register Endinit */
#define P30_ACCGRP15_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0041A8Cu)

/** \brief 0, Port GPIO Control Register for pin # 00 */
#define P30_PADCFG0_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041B00u)

/** \brief 4, Port Pad configuration Control Register for pad00 */
#define P30_PADCFG0_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041B04u)

/** \brief 8, Port Pad Access Control Register for pad00 */
#define P30_PADCFG0_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041B08u)

/** \brief C, Port Pad Safety and Security Control Register for pad00 */
#define P30_PADCFG0_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041B0Cu)

/** \brief 10, Port GPIO Control Register for pin # 01 */
#define P30_PADCFG1_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041B10u)

/** \brief 14, Port Pad configuration Control Register for pad01 */
#define P30_PADCFG1_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041B14u)

/** \brief 18, Port Pad Access Control Register for pad01 */
#define P30_PADCFG1_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041B18u)

/** \brief 1C, Port Pad Safety and Security Control Register for pad01 */
#define P30_PADCFG1_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041B1Cu)

/** \brief 20, Port GPIO Control Register for pin # 02 */
#define P30_PADCFG2_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041B20u)

/** \brief 24, Port Pad configuration Control Register for pad02 */
#define P30_PADCFG2_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041B24u)

/** \brief 28, Port Pad Access Control Register for pad02 */
#define P30_PADCFG2_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041B28u)

/** \brief 2C, Port Pad Safety and Security Control Register for pad02 */
#define P30_PADCFG2_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041B2Cu)

/** \brief 30, Port GPIO Control Register for pin # 03 */
#define P30_PADCFG3_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041B30u)

/** \brief 34, Port Pad configuration Control Register for pad03 */
#define P30_PADCFG3_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041B34u)

/** \brief 38, Port Pad Access Control Register for pad03 */
#define P30_PADCFG3_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041B38u)

/** \brief 3C, Port Pad Safety and Security Control Register for pad03 */
#define P30_PADCFG3_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041B3Cu)

/** \brief 40, Port GPIO Control Register for pin # 04 */
#define P30_PADCFG4_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041B40u)

/** \brief 44, Port Pad configuration Control Register for pad04 */
#define P30_PADCFG4_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041B44u)

/** \brief 48, Port Pad Access Control Register for pad04 */
#define P30_PADCFG4_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041B48u)

/** \brief 4C, Port Pad Safety and Security Control Register for pad04 */
#define P30_PADCFG4_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041B4Cu)

/** \brief 50, Port GPIO Control Register for pin # 05 */
#define P30_PADCFG5_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041B50u)

/** \brief 54, Port Pad configuration Control Register for pad05 */
#define P30_PADCFG5_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041B54u)

/** \brief 58, Port Pad Access Control Register for pad05 */
#define P30_PADCFG5_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041B58u)

/** \brief 5C, Port Pad Safety and Security Control Register for pad05 */
#define P30_PADCFG5_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041B5Cu)

/** \brief 60, Port GPIO Control Register for pin # 06 */
#define P30_PADCFG6_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041B60u)

/** \brief 64, Port Pad configuration Control Register for pad06 */
#define P30_PADCFG6_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041B64u)

/** \brief 68, Port Pad Access Control Register for pad06 */
#define P30_PADCFG6_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041B68u)

/** \brief 6C, Port Pad Safety and Security Control Register for pad06 */
#define P30_PADCFG6_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041B6Cu)

/** \brief 70, Port GPIO Control Register for pin # 07 */
#define P30_PADCFG7_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041B70u)

/** \brief 74, Port Pad configuration Control Register for pad07 */
#define P30_PADCFG7_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041B74u)

/** \brief 78, Port Pad Access Control Register for pad07 */
#define P30_PADCFG7_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041B78u)

/** \brief 7C, Port Pad Safety and Security Control Register for pad07 */
#define P30_PADCFG7_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041B7Cu)

/** \brief 80, Port GPIO Control Register for pin # 08 */
#define P30_PADCFG8_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041B80u)

/** \brief 84, Port Pad configuration Control Register for pad08 */
#define P30_PADCFG8_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041B84u)

/** \brief 88, Port Pad Access Control Register for pad08 */
#define P30_PADCFG8_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041B88u)

/** \brief 8C, Port Pad Safety and Security Control Register for pad08 */
#define P30_PADCFG8_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041B8Cu)

/** \brief 90, Port GPIO Control Register for pin # 09 */
#define P30_PADCFG9_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041B90u)

/** \brief 94, Port Pad configuration Control Register for pad09 */
#define P30_PADCFG9_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041B94u)

/** \brief 98, Port Pad Access Control Register for pad09 */
#define P30_PADCFG9_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041B98u)

/** \brief 9C, Port Pad Safety and Security Control Register for pad09 */
#define P30_PADCFG9_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041B9Cu)

/** \brief A0, Port GPIO Control Register for pin # 10 */
#define P30_PADCFG10_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041BA0u)

/** \brief A4, Port Pad configuration Control Register for pad10 */
#define P30_PADCFG10_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041BA4u)

/** \brief A8, Port Pad Access Control Register for pad10 */
#define P30_PADCFG10_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041BA8u)

/** \brief AC, Port Pad Safety and Security Control Register for pad10 */
#define P30_PADCFG10_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041BACu)

/** \brief B0, Port GPIO Control Register for pin # 11 */
#define P30_PADCFG11_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041BB0u)

/** \brief B4, Port Pad configuration Control Register for pad11 */
#define P30_PADCFG11_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041BB4u)

/** \brief B8, Port Pad Access Control Register for pad11 */
#define P30_PADCFG11_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041BB8u)

/** \brief BC, Port Pad Safety and Security Control Register for pad11 */
#define P30_PADCFG11_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041BBCu)

/** \brief C0, Port GPIO Control Register for pin # 12 */
#define P30_PADCFG12_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041BC0u)

/** \brief C4, Port Pad configuration Control Register for pad12 */
#define P30_PADCFG12_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041BC4u)

/** \brief C8, Port Pad Access Control Register for pad12 */
#define P30_PADCFG12_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041BC8u)

/** \brief CC, Port Pad Safety and Security Control Register for pad12 */
#define P30_PADCFG12_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041BCCu)

/** \brief D0, Port GPIO Control Register for pin # 13 */
#define P30_PADCFG13_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041BD0u)

/** \brief D4, Port Pad configuration Control Register for pad13 */
#define P30_PADCFG13_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041BD4u)

/** \brief D8, Port Pad Access Control Register for pad13 */
#define P30_PADCFG13_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041BD8u)

/** \brief DC, Port Pad Safety and Security Control Register for pad13 */
#define P30_PADCFG13_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041BDCu)

/** \brief E0, Port GPIO Control Register for pin # 14 */
#define P30_PADCFG14_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041BE0u)

/** \brief E4, Port Pad configuration Control Register for pad14 */
#define P30_PADCFG14_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041BE4u)

/** \brief E8, Port Pad Access Control Register for pad14 */
#define P30_PADCFG14_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041BE8u)

/** \brief EC, Port Pad Safety and Security Control Register for pad14 */
#define P30_PADCFG14_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041BECu)

/** \brief F0, Port GPIO Control Register for pin # 15 */
#define P30_PADCFG15_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041BF0u)

/** \brief F4, Port Pad configuration Control Register for pad15 */
#define P30_PADCFG15_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041BF4u)

/** \brief F8, Port Pad Access Control Register for pad15 */
#define P30_PADCFG15_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041BF8u)

/** \brief FC, Port Pad Safety and Security Control Register for pad15 */
#define P30_PADCFG15_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041BFCu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P31
 * \{  */
/** \brief 8, Module Identification Register */
#define P31_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ID*)0xF0041C08u)

/** \brief 10, Port Wake Enable Register */
#define P31_WKEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKEN*)0xF0041C10u)

/** \brief 14, Port Wake Status Register */
#define P31_WKSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKSTS*)0xF0041C14u)

/** \brief 18, Port Wake Enable Status Register */
#define P31_WKENSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTS*)0xF0041C18u)

/** \brief 1C, Port Wake Status Clear Register */
#define P31_WKENSTSCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTSCLR*)0xF0041C1Cu)

/** \brief 20, Port Output Register */
#define P31_OUT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OUT*)0xF0041C20u)

/** \brief 24, Port Input Register */
#define P31_IN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_IN*)0xF0041C24u)

/** \brief 28, Port HWSEL status Register */
#define P31_HWSELSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_HWSELSTAT*)0xF0041C28u)

/** \brief 2C, Port 31 Pin Function Decision Control Register */
#define P31_PDISC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PDISC*)0xF0041C2Cu)

/** \brief 30, PROT Register Safe Endinit (SE) */
#define P31_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0041C30u)

/** \brief 34, Selection Register for SCR Port Control */
#define P31_PCSRSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PCSRSEL*)0xF0041C34u)

/** \brief 0, Port 31 Output Modification Register */
#define P31_OMR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMR*)0xF0041C38u)

/** \brief 4, Port Output Modification Clear Register */
#define P31_OMCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMCR*)0xF0041C3Cu)

/** \brief 8, Port Output Modification Set Register */
#define P31_OMSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMSR*)0xF0041C40u)

/** \brief 0, Write access enable register A */
#define P31_ACCGRP0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0041C90u)

/** \brief 4, Write access enable register B */
#define P31_ACCGRP0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0041C94u)

/** \brief 8, Read access enable register A */
#define P31_ACCGRP0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0041C98u)

/** \brief C, Read access enable register B */
#define P31_ACCGRP0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF0041C9Cu)

/** \brief 10, VM access enable register */
#define P31_ACCGRP0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0041CA0u)

/** \brief 14, PRS access enable register */
#define P31_ACCGRP0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0041CA4u)

/** \brief 1C, PROT Register Endinit */
#define P31_ACCGRP0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0041CACu)

/** \brief 20, Write access enable register A */
#define P31_ACCGRP1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0041CB0u)

/** \brief 24, Write access enable register B */
#define P31_ACCGRP1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0041CB4u)

/** \brief 28, Read access enable register A */
#define P31_ACCGRP1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0041CB8u)

/** \brief 2C, Read access enable register B */
#define P31_ACCGRP1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF0041CBCu)

/** \brief 30, VM access enable register */
#define P31_ACCGRP1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0041CC0u)

/** \brief 34, PRS access enable register */
#define P31_ACCGRP1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0041CC4u)

/** \brief 3C, PROT Register Endinit */
#define P31_ACCGRP1_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0041CCCu)

/** \brief 40, Write access enable register A */
#define P31_ACCGRP2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0041CD0u)

/** \brief 44, Write access enable register B */
#define P31_ACCGRP2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0041CD4u)

/** \brief 48, Read access enable register A */
#define P31_ACCGRP2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0041CD8u)

/** \brief 4C, Read access enable register B */
#define P31_ACCGRP2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF0041CDCu)

/** \brief 50, VM access enable register */
#define P31_ACCGRP2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0041CE0u)

/** \brief 54, PRS access enable register */
#define P31_ACCGRP2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0041CE4u)

/** \brief 5C, PROT Register Endinit */
#define P31_ACCGRP2_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0041CECu)

/** \brief 60, Write access enable register A */
#define P31_ACCGRP3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0041CF0u)

/** \brief 64, Write access enable register B */
#define P31_ACCGRP3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0041CF4u)

/** \brief 68, Read access enable register A */
#define P31_ACCGRP3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0041CF8u)

/** \brief 6C, Read access enable register B */
#define P31_ACCGRP3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF0041CFCu)

/** \brief 70, VM access enable register */
#define P31_ACCGRP3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0041D00u)

/** \brief 74, PRS access enable register */
#define P31_ACCGRP3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0041D04u)

/** \brief 7C, PROT Register Endinit */
#define P31_ACCGRP3_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0041D0Cu)

/** \brief 80, Write access enable register A */
#define P31_ACCGRP4_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0041D10u)

/** \brief 84, Write access enable register B */
#define P31_ACCGRP4_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0041D14u)

/** \brief 88, Read access enable register A */
#define P31_ACCGRP4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0041D18u)

/** \brief 8C, Read access enable register B */
#define P31_ACCGRP4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF0041D1Cu)

/** \brief 90, VM access enable register */
#define P31_ACCGRP4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0041D20u)

/** \brief 94, PRS access enable register */
#define P31_ACCGRP4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0041D24u)

/** \brief 9C, PROT Register Endinit */
#define P31_ACCGRP4_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0041D2Cu)

/** \brief A0, Write access enable register A */
#define P31_ACCGRP5_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0041D30u)

/** \brief A4, Write access enable register B */
#define P31_ACCGRP5_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0041D34u)

/** \brief A8, Read access enable register A */
#define P31_ACCGRP5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0041D38u)

/** \brief AC, Read access enable register B */
#define P31_ACCGRP5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF0041D3Cu)

/** \brief B0, VM access enable register */
#define P31_ACCGRP5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0041D40u)

/** \brief B4, PRS access enable register */
#define P31_ACCGRP5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0041D44u)

/** \brief BC, PROT Register Endinit */
#define P31_ACCGRP5_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0041D4Cu)

/** \brief C0, Write access enable register A */
#define P31_ACCGRP6_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0041D50u)

/** \brief C4, Write access enable register B */
#define P31_ACCGRP6_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0041D54u)

/** \brief C8, Read access enable register A */
#define P31_ACCGRP6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0041D58u)

/** \brief CC, Read access enable register B */
#define P31_ACCGRP6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF0041D5Cu)

/** \brief D0, VM access enable register */
#define P31_ACCGRP6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0041D60u)

/** \brief D4, PRS access enable register */
#define P31_ACCGRP6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0041D64u)

/** \brief DC, PROT Register Endinit */
#define P31_ACCGRP6_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0041D6Cu)

/** \brief E0, Write access enable register A */
#define P31_ACCGRP7_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0041D70u)

/** \brief E4, Write access enable register B */
#define P31_ACCGRP7_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0041D74u)

/** \brief E8, Read access enable register A */
#define P31_ACCGRP7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0041D78u)

/** \brief EC, Read access enable register B */
#define P31_ACCGRP7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF0041D7Cu)

/** \brief F0, VM access enable register */
#define P31_ACCGRP7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0041D80u)

/** \brief F4, PRS access enable register */
#define P31_ACCGRP7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0041D84u)

/** \brief FC, PROT Register Endinit */
#define P31_ACCGRP7_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0041D8Cu)

/** \brief 100, Write access enable register A */
#define P31_ACCGRP8_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0041D90u)

/** \brief 104, Write access enable register B */
#define P31_ACCGRP8_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0041D94u)

/** \brief 108, Read access enable register A */
#define P31_ACCGRP8_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0041D98u)

/** \brief 10C, Read access enable register B */
#define P31_ACCGRP8_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF0041D9Cu)

/** \brief 110, VM access enable register */
#define P31_ACCGRP8_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0041DA0u)

/** \brief 114, PRS access enable register */
#define P31_ACCGRP8_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0041DA4u)

/** \brief 11C, PROT Register Endinit */
#define P31_ACCGRP8_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0041DACu)

/** \brief 120, Write access enable register A */
#define P31_ACCGRP9_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0041DB0u)

/** \brief 124, Write access enable register B */
#define P31_ACCGRP9_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0041DB4u)

/** \brief 128, Read access enable register A */
#define P31_ACCGRP9_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0041DB8u)

/** \brief 12C, Read access enable register B */
#define P31_ACCGRP9_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF0041DBCu)

/** \brief 130, VM access enable register */
#define P31_ACCGRP9_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0041DC0u)

/** \brief 134, PRS access enable register */
#define P31_ACCGRP9_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0041DC4u)

/** \brief 13C, PROT Register Endinit */
#define P31_ACCGRP9_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0041DCCu)

/** \brief 140, Write access enable register A */
#define P31_ACCGRP10_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0041DD0u)

/** \brief 144, Write access enable register B */
#define P31_ACCGRP10_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0041DD4u)

/** \brief 148, Read access enable register A */
#define P31_ACCGRP10_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0041DD8u)

/** \brief 14C, Read access enable register B */
#define P31_ACCGRP10_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF0041DDCu)

/** \brief 150, VM access enable register */
#define P31_ACCGRP10_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0041DE0u)

/** \brief 154, PRS access enable register */
#define P31_ACCGRP10_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0041DE4u)

/** \brief 15C, PROT Register Endinit */
#define P31_ACCGRP10_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0041DECu)

/** \brief 160, Write access enable register A */
#define P31_ACCGRP11_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0041DF0u)

/** \brief 164, Write access enable register B */
#define P31_ACCGRP11_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0041DF4u)

/** \brief 168, Read access enable register A */
#define P31_ACCGRP11_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0041DF8u)

/** \brief 16C, Read access enable register B */
#define P31_ACCGRP11_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF0041DFCu)

/** \brief 170, VM access enable register */
#define P31_ACCGRP11_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0041E00u)

/** \brief 174, PRS access enable register */
#define P31_ACCGRP11_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0041E04u)

/** \brief 17C, PROT Register Endinit */
#define P31_ACCGRP11_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0041E0Cu)

/** \brief 180, Write access enable register A */
#define P31_ACCGRP12_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0041E10u)

/** \brief 184, Write access enable register B */
#define P31_ACCGRP12_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0041E14u)

/** \brief 188, Read access enable register A */
#define P31_ACCGRP12_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0041E18u)

/** \brief 18C, Read access enable register B */
#define P31_ACCGRP12_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF0041E1Cu)

/** \brief 190, VM access enable register */
#define P31_ACCGRP12_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0041E20u)

/** \brief 194, PRS access enable register */
#define P31_ACCGRP12_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0041E24u)

/** \brief 19C, PROT Register Endinit */
#define P31_ACCGRP12_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0041E2Cu)

/** \brief 1A0, Write access enable register A */
#define P31_ACCGRP13_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0041E30u)

/** \brief 1A4, Write access enable register B */
#define P31_ACCGRP13_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0041E34u)

/** \brief 1A8, Read access enable register A */
#define P31_ACCGRP13_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0041E38u)

/** \brief 1AC, Read access enable register B */
#define P31_ACCGRP13_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF0041E3Cu)

/** \brief 1B0, VM access enable register */
#define P31_ACCGRP13_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0041E40u)

/** \brief 1B4, PRS access enable register */
#define P31_ACCGRP13_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0041E44u)

/** \brief 1BC, PROT Register Endinit */
#define P31_ACCGRP13_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0041E4Cu)

/** \brief 1C0, Write access enable register A */
#define P31_ACCGRP14_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0041E50u)

/** \brief 1C4, Write access enable register B */
#define P31_ACCGRP14_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0041E54u)

/** \brief 1C8, Read access enable register A */
#define P31_ACCGRP14_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0041E58u)

/** \brief 1CC, Read access enable register B */
#define P31_ACCGRP14_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF0041E5Cu)

/** \brief 1D0, VM access enable register */
#define P31_ACCGRP14_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0041E60u)

/** \brief 1D4, PRS access enable register */
#define P31_ACCGRP14_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0041E64u)

/** \brief 1DC, PROT Register Endinit */
#define P31_ACCGRP14_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0041E6Cu)

/** \brief 1E0, Write access enable register A */
#define P31_ACCGRP15_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0041E70u)

/** \brief 1E4, Write access enable register B */
#define P31_ACCGRP15_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0041E74u)

/** \brief 1E8, Read access enable register A */
#define P31_ACCGRP15_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0041E78u)

/** \brief 1EC, Read access enable register B */
#define P31_ACCGRP15_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF0041E7Cu)

/** \brief 1F0, VM access enable register */
#define P31_ACCGRP15_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0041E80u)

/** \brief 1F4, PRS access enable register */
#define P31_ACCGRP15_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0041E84u)

/** \brief 1FC, PROT Register Endinit */
#define P31_ACCGRP15_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0041E8Cu)

/** \brief 0, Port GPIO Control Register for pin # 00 */
#define P31_PADCFG0_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041F00u)

/** \brief 4, Port Pad configuration Control Register for pad00 */
#define P31_PADCFG0_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041F04u)

/** \brief 8, Port Pad Access Control Register for pad00 */
#define P31_PADCFG0_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041F08u)

/** \brief C, Port Pad Safety and Security Control Register for pad00 */
#define P31_PADCFG0_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041F0Cu)

/** \brief 10, Port GPIO Control Register for pin # 01 */
#define P31_PADCFG1_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041F10u)

/** \brief 14, Port Pad configuration Control Register for pad01 */
#define P31_PADCFG1_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041F14u)

/** \brief 18, Port Pad Access Control Register for pad01 */
#define P31_PADCFG1_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041F18u)

/** \brief 1C, Port Pad Safety and Security Control Register for pad01 */
#define P31_PADCFG1_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041F1Cu)

/** \brief 20, Port GPIO Control Register for pin # 02 */
#define P31_PADCFG2_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041F20u)

/** \brief 24, Port Pad configuration Control Register for pad02 */
#define P31_PADCFG2_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041F24u)

/** \brief 28, Port Pad Access Control Register for pad02 */
#define P31_PADCFG2_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041F28u)

/** \brief 2C, Port Pad Safety and Security Control Register for pad02 */
#define P31_PADCFG2_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041F2Cu)

/** \brief 30, Port GPIO Control Register for pin # 03 */
#define P31_PADCFG3_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041F30u)

/** \brief 34, Port Pad configuration Control Register for pad03 */
#define P31_PADCFG3_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041F34u)

/** \brief 38, Port Pad Access Control Register for pad03 */
#define P31_PADCFG3_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041F38u)

/** \brief 3C, Port Pad Safety and Security Control Register for pad03 */
#define P31_PADCFG3_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041F3Cu)

/** \brief 40, Port GPIO Control Register for pin # 04 */
#define P31_PADCFG4_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041F40u)

/** \brief 44, Port Pad configuration Control Register for pad04 */
#define P31_PADCFG4_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041F44u)

/** \brief 48, Port Pad Access Control Register for pad04 */
#define P31_PADCFG4_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041F48u)

/** \brief 4C, Port Pad Safety and Security Control Register for pad04 */
#define P31_PADCFG4_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041F4Cu)

/** \brief 50, Port GPIO Control Register for pin # 05 */
#define P31_PADCFG5_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041F50u)

/** \brief 54, Port Pad configuration Control Register for pad05 */
#define P31_PADCFG5_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041F54u)

/** \brief 58, Port Pad Access Control Register for pad05 */
#define P31_PADCFG5_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041F58u)

/** \brief 5C, Port Pad Safety and Security Control Register for pad05 */
#define P31_PADCFG5_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041F5Cu)

/** \brief 60, Port GPIO Control Register for pin # 06 */
#define P31_PADCFG6_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041F60u)

/** \brief 64, Port Pad configuration Control Register for pad06 */
#define P31_PADCFG6_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041F64u)

/** \brief 68, Port Pad Access Control Register for pad06 */
#define P31_PADCFG6_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041F68u)

/** \brief 6C, Port Pad Safety and Security Control Register for pad06 */
#define P31_PADCFG6_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041F6Cu)

/** \brief 70, Port GPIO Control Register for pin # 07 */
#define P31_PADCFG7_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041F70u)

/** \brief 74, Port Pad configuration Control Register for pad07 */
#define P31_PADCFG7_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041F74u)

/** \brief 78, Port Pad Access Control Register for pad07 */
#define P31_PADCFG7_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041F78u)

/** \brief 7C, Port Pad Safety and Security Control Register for pad07 */
#define P31_PADCFG7_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041F7Cu)

/** \brief 80, Port GPIO Control Register for pin # 08 */
#define P31_PADCFG8_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041F80u)

/** \brief 84, Port Pad configuration Control Register for pad08 */
#define P31_PADCFG8_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041F84u)

/** \brief 88, Port Pad Access Control Register for pad08 */
#define P31_PADCFG8_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041F88u)

/** \brief 8C, Port Pad Safety and Security Control Register for pad08 */
#define P31_PADCFG8_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041F8Cu)

/** \brief 90, Port GPIO Control Register for pin # 09 */
#define P31_PADCFG9_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041F90u)

/** \brief 94, Port Pad configuration Control Register for pad09 */
#define P31_PADCFG9_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041F94u)

/** \brief 98, Port Pad Access Control Register for pad09 */
#define P31_PADCFG9_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041F98u)

/** \brief 9C, Port Pad Safety and Security Control Register for pad09 */
#define P31_PADCFG9_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041F9Cu)

/** \brief A0, Port GPIO Control Register for pin # 10 */
#define P31_PADCFG10_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041FA0u)

/** \brief A4, Port Pad configuration Control Register for pad10 */
#define P31_PADCFG10_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041FA4u)

/** \brief A8, Port Pad Access Control Register for pad10 */
#define P31_PADCFG10_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041FA8u)

/** \brief AC, Port Pad Safety and Security Control Register for pad10 */
#define P31_PADCFG10_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041FACu)

/** \brief B0, Port GPIO Control Register for pin # 11 */
#define P31_PADCFG11_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041FB0u)

/** \brief B4, Port Pad configuration Control Register for pad11 */
#define P31_PADCFG11_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041FB4u)

/** \brief B8, Port Pad Access Control Register for pad11 */
#define P31_PADCFG11_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041FB8u)

/** \brief BC, Port Pad Safety and Security Control Register for pad11 */
#define P31_PADCFG11_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041FBCu)

/** \brief C0, Port GPIO Control Register for pin # 12 */
#define P31_PADCFG12_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041FC0u)

/** \brief C4, Port Pad configuration Control Register for pad12 */
#define P31_PADCFG12_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041FC4u)

/** \brief C8, Port Pad Access Control Register for pad12 */
#define P31_PADCFG12_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041FC8u)

/** \brief CC, Port Pad Safety and Security Control Register for pad12 */
#define P31_PADCFG12_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041FCCu)

/** \brief D0, Port GPIO Control Register for pin # 13 */
#define P31_PADCFG13_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041FD0u)

/** \brief D4, Port Pad configuration Control Register for pad13 */
#define P31_PADCFG13_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041FD4u)

/** \brief D8, Port Pad Access Control Register for pad13 */
#define P31_PADCFG13_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041FD8u)

/** \brief DC, Port Pad Safety and Security Control Register for pad13 */
#define P31_PADCFG13_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041FDCu)

/** \brief E0, Port GPIO Control Register for pin # 14 */
#define P31_PADCFG14_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041FE0u)

/** \brief E4, Port Pad configuration Control Register for pad14 */
#define P31_PADCFG14_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041FE4u)

/** \brief E8, Port Pad Access Control Register for pad14 */
#define P31_PADCFG14_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041FE8u)

/** \brief EC, Port Pad Safety and Security Control Register for pad14 */
#define P31_PADCFG14_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041FECu)

/** \brief F0, Port GPIO Control Register for pin # 15 */
#define P31_PADCFG15_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0041FF0u)

/** \brief F4, Port Pad configuration Control Register for pad15 */
#define P31_PADCFG15_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0041FF4u)

/** \brief F8, Port Pad Access Control Register for pad15 */
#define P31_PADCFG15_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0041FF8u)

/** \brief FC, Port Pad Safety and Security Control Register for pad15 */
#define P31_PADCFG15_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0041FFCu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P32
 * \{  */
/** \brief 8, Module Identification Register */
#define P32_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ID*)0xF0042008u)

/** \brief 10, Port Wake Enable Register */
#define P32_WKEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKEN*)0xF0042010u)

/** \brief 14, Port Wake Status Register */
#define P32_WKSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKSTS*)0xF0042014u)

/** \brief 18, Port Wake Enable Status Register */
#define P32_WKENSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTS*)0xF0042018u)

/** \brief 1C, Port Wake Status Clear Register */
#define P32_WKENSTSCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTSCLR*)0xF004201Cu)

/** \brief 20, Port Output Register */
#define P32_OUT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OUT*)0xF0042020u)

/** \brief 24, Port Input Register */
#define P32_IN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_IN*)0xF0042024u)

/** \brief 28, Port HWSEL status Register */
#define P32_HWSELSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_HWSELSTAT*)0xF0042028u)

/** \brief 2C, Port 32 Pin Function Decision Control Register */
#define P32_PDISC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PDISC*)0xF004202Cu)

/** \brief 30, PROT Register Safe Endinit (SE) */
#define P32_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0042030u)

/** \brief 34, Selection Register for SCR Port Control */
#define P32_PCSRSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PCSRSEL*)0xF0042034u)

/** \brief 0, Port 32 Output Modification Register */
#define P32_OMR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMR*)0xF0042038u)

/** \brief 4, Port Output Modification Clear Register */
#define P32_OMCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMCR*)0xF004203Cu)

/** \brief 8, Port Output Modification Set Register */
#define P32_OMSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMSR*)0xF0042040u)

/** \brief 0, Write access enable register A */
#define P32_ACCGRP0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0042090u)

/** \brief 4, Write access enable register B */
#define P32_ACCGRP0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0042094u)

/** \brief 8, Read access enable register A */
#define P32_ACCGRP0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0042098u)

/** \brief C, Read access enable register B */
#define P32_ACCGRP0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004209Cu)

/** \brief 10, VM access enable register */
#define P32_ACCGRP0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00420A0u)

/** \brief 14, PRS access enable register */
#define P32_ACCGRP0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00420A4u)

/** \brief 1C, PROT Register Endinit */
#define P32_ACCGRP0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00420ACu)

/** \brief 20, Write access enable register A */
#define P32_ACCGRP1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00420B0u)

/** \brief 24, Write access enable register B */
#define P32_ACCGRP1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00420B4u)

/** \brief 28, Read access enable register A */
#define P32_ACCGRP1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00420B8u)

/** \brief 2C, Read access enable register B */
#define P32_ACCGRP1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00420BCu)

/** \brief 30, VM access enable register */
#define P32_ACCGRP1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00420C0u)

/** \brief 34, PRS access enable register */
#define P32_ACCGRP1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00420C4u)

/** \brief 3C, PROT Register Endinit */
#define P32_ACCGRP1_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00420CCu)

/** \brief 40, Write access enable register A */
#define P32_ACCGRP2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00420D0u)

/** \brief 44, Write access enable register B */
#define P32_ACCGRP2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00420D4u)

/** \brief 48, Read access enable register A */
#define P32_ACCGRP2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00420D8u)

/** \brief 4C, Read access enable register B */
#define P32_ACCGRP2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00420DCu)

/** \brief 50, VM access enable register */
#define P32_ACCGRP2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00420E0u)

/** \brief 54, PRS access enable register */
#define P32_ACCGRP2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00420E4u)

/** \brief 5C, PROT Register Endinit */
#define P32_ACCGRP2_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00420ECu)

/** \brief 60, Write access enable register A */
#define P32_ACCGRP3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00420F0u)

/** \brief 64, Write access enable register B */
#define P32_ACCGRP3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00420F4u)

/** \brief 68, Read access enable register A */
#define P32_ACCGRP3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00420F8u)

/** \brief 6C, Read access enable register B */
#define P32_ACCGRP3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00420FCu)

/** \brief 70, VM access enable register */
#define P32_ACCGRP3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0042100u)

/** \brief 74, PRS access enable register */
#define P32_ACCGRP3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0042104u)

/** \brief 7C, PROT Register Endinit */
#define P32_ACCGRP3_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004210Cu)

/** \brief 80, Write access enable register A */
#define P32_ACCGRP4_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0042110u)

/** \brief 84, Write access enable register B */
#define P32_ACCGRP4_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0042114u)

/** \brief 88, Read access enable register A */
#define P32_ACCGRP4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0042118u)

/** \brief 8C, Read access enable register B */
#define P32_ACCGRP4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004211Cu)

/** \brief 90, VM access enable register */
#define P32_ACCGRP4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0042120u)

/** \brief 94, PRS access enable register */
#define P32_ACCGRP4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0042124u)

/** \brief 9C, PROT Register Endinit */
#define P32_ACCGRP4_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004212Cu)

/** \brief A0, Write access enable register A */
#define P32_ACCGRP5_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0042130u)

/** \brief A4, Write access enable register B */
#define P32_ACCGRP5_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0042134u)

/** \brief A8, Read access enable register A */
#define P32_ACCGRP5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0042138u)

/** \brief AC, Read access enable register B */
#define P32_ACCGRP5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004213Cu)

/** \brief B0, VM access enable register */
#define P32_ACCGRP5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0042140u)

/** \brief B4, PRS access enable register */
#define P32_ACCGRP5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0042144u)

/** \brief BC, PROT Register Endinit */
#define P32_ACCGRP5_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004214Cu)

/** \brief C0, Write access enable register A */
#define P32_ACCGRP6_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0042150u)

/** \brief C4, Write access enable register B */
#define P32_ACCGRP6_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0042154u)

/** \brief C8, Read access enable register A */
#define P32_ACCGRP6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0042158u)

/** \brief CC, Read access enable register B */
#define P32_ACCGRP6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004215Cu)

/** \brief D0, VM access enable register */
#define P32_ACCGRP6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0042160u)

/** \brief D4, PRS access enable register */
#define P32_ACCGRP6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0042164u)

/** \brief DC, PROT Register Endinit */
#define P32_ACCGRP6_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004216Cu)

/** \brief E0, Write access enable register A */
#define P32_ACCGRP7_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0042170u)

/** \brief E4, Write access enable register B */
#define P32_ACCGRP7_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0042174u)

/** \brief E8, Read access enable register A */
#define P32_ACCGRP7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0042178u)

/** \brief EC, Read access enable register B */
#define P32_ACCGRP7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004217Cu)

/** \brief F0, VM access enable register */
#define P32_ACCGRP7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0042180u)

/** \brief F4, PRS access enable register */
#define P32_ACCGRP7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0042184u)

/** \brief FC, PROT Register Endinit */
#define P32_ACCGRP7_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004218Cu)

/** \brief 100, Write access enable register A */
#define P32_ACCGRP8_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0042190u)

/** \brief 104, Write access enable register B */
#define P32_ACCGRP8_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0042194u)

/** \brief 108, Read access enable register A */
#define P32_ACCGRP8_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0042198u)

/** \brief 10C, Read access enable register B */
#define P32_ACCGRP8_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004219Cu)

/** \brief 110, VM access enable register */
#define P32_ACCGRP8_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00421A0u)

/** \brief 114, PRS access enable register */
#define P32_ACCGRP8_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00421A4u)

/** \brief 11C, PROT Register Endinit */
#define P32_ACCGRP8_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00421ACu)

/** \brief 120, Write access enable register A */
#define P32_ACCGRP9_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00421B0u)

/** \brief 124, Write access enable register B */
#define P32_ACCGRP9_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00421B4u)

/** \brief 128, Read access enable register A */
#define P32_ACCGRP9_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00421B8u)

/** \brief 12C, Read access enable register B */
#define P32_ACCGRP9_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00421BCu)

/** \brief 130, VM access enable register */
#define P32_ACCGRP9_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00421C0u)

/** \brief 134, PRS access enable register */
#define P32_ACCGRP9_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00421C4u)

/** \brief 13C, PROT Register Endinit */
#define P32_ACCGRP9_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00421CCu)

/** \brief 140, Write access enable register A */
#define P32_ACCGRP10_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00421D0u)

/** \brief 144, Write access enable register B */
#define P32_ACCGRP10_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00421D4u)

/** \brief 148, Read access enable register A */
#define P32_ACCGRP10_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00421D8u)

/** \brief 14C, Read access enable register B */
#define P32_ACCGRP10_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00421DCu)

/** \brief 150, VM access enable register */
#define P32_ACCGRP10_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00421E0u)

/** \brief 154, PRS access enable register */
#define P32_ACCGRP10_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00421E4u)

/** \brief 15C, PROT Register Endinit */
#define P32_ACCGRP10_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00421ECu)

/** \brief 160, Write access enable register A */
#define P32_ACCGRP11_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00421F0u)

/** \brief 164, Write access enable register B */
#define P32_ACCGRP11_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00421F4u)

/** \brief 168, Read access enable register A */
#define P32_ACCGRP11_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00421F8u)

/** \brief 16C, Read access enable register B */
#define P32_ACCGRP11_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00421FCu)

/** \brief 170, VM access enable register */
#define P32_ACCGRP11_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0042200u)

/** \brief 174, PRS access enable register */
#define P32_ACCGRP11_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0042204u)

/** \brief 17C, PROT Register Endinit */
#define P32_ACCGRP11_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004220Cu)

/** \brief 180, Write access enable register A */
#define P32_ACCGRP12_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0042210u)

/** \brief 184, Write access enable register B */
#define P32_ACCGRP12_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0042214u)

/** \brief 188, Read access enable register A */
#define P32_ACCGRP12_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0042218u)

/** \brief 18C, Read access enable register B */
#define P32_ACCGRP12_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004221Cu)

/** \brief 190, VM access enable register */
#define P32_ACCGRP12_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0042220u)

/** \brief 194, PRS access enable register */
#define P32_ACCGRP12_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0042224u)

/** \brief 19C, PROT Register Endinit */
#define P32_ACCGRP12_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004222Cu)

/** \brief 1A0, Write access enable register A */
#define P32_ACCGRP13_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0042230u)

/** \brief 1A4, Write access enable register B */
#define P32_ACCGRP13_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0042234u)

/** \brief 1A8, Read access enable register A */
#define P32_ACCGRP13_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0042238u)

/** \brief 1AC, Read access enable register B */
#define P32_ACCGRP13_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004223Cu)

/** \brief 1B0, VM access enable register */
#define P32_ACCGRP13_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0042240u)

/** \brief 1B4, PRS access enable register */
#define P32_ACCGRP13_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0042244u)

/** \brief 1BC, PROT Register Endinit */
#define P32_ACCGRP13_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004224Cu)

/** \brief 1C0, Write access enable register A */
#define P32_ACCGRP14_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0042250u)

/** \brief 1C4, Write access enable register B */
#define P32_ACCGRP14_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0042254u)

/** \brief 1C8, Read access enable register A */
#define P32_ACCGRP14_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0042258u)

/** \brief 1CC, Read access enable register B */
#define P32_ACCGRP14_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004225Cu)

/** \brief 1D0, VM access enable register */
#define P32_ACCGRP14_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0042260u)

/** \brief 1D4, PRS access enable register */
#define P32_ACCGRP14_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0042264u)

/** \brief 1DC, PROT Register Endinit */
#define P32_ACCGRP14_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004226Cu)

/** \brief 1E0, Write access enable register A */
#define P32_ACCGRP15_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0042270u)

/** \brief 1E4, Write access enable register B */
#define P32_ACCGRP15_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0042274u)

/** \brief 1E8, Read access enable register A */
#define P32_ACCGRP15_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0042278u)

/** \brief 1EC, Read access enable register B */
#define P32_ACCGRP15_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004227Cu)

/** \brief 1F0, VM access enable register */
#define P32_ACCGRP15_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0042280u)

/** \brief 1F4, PRS access enable register */
#define P32_ACCGRP15_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0042284u)

/** \brief 1FC, PROT Register Endinit */
#define P32_ACCGRP15_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004228Cu)

/** \brief 0, Port GPIO Control Register for pin # 00 */
#define P32_PADCFG0_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042300u)

/** \brief 4, Port Pad configuration Control Register for pad00 */
#define P32_PADCFG0_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042304u)

/** \brief 8, Port Pad Access Control Register for pad00 */
#define P32_PADCFG0_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042308u)

/** \brief C, Port Pad Safety and Security Control Register for pad00 */
#define P32_PADCFG0_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004230Cu)

/** \brief 10, Port GPIO Control Register for pin # 01 */
#define P32_PADCFG1_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042310u)

/** \brief 14, Port Pad configuration Control Register for pad01 */
#define P32_PADCFG1_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042314u)

/** \brief 18, Port Pad Access Control Register for pad01 */
#define P32_PADCFG1_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042318u)

/** \brief 1C, Port Pad Safety and Security Control Register for pad01 */
#define P32_PADCFG1_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004231Cu)

/** \brief 20, Port GPIO Control Register for pin # 02 */
#define P32_PADCFG2_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042320u)

/** \brief 24, Port Pad configuration Control Register for pad02 */
#define P32_PADCFG2_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042324u)

/** \brief 28, Port Pad Access Control Register for pad02 */
#define P32_PADCFG2_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042328u)

/** \brief 2C, Port Pad Safety and Security Control Register for pad02 */
#define P32_PADCFG2_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004232Cu)

/** \brief 30, Port GPIO Control Register for pin # 03 */
#define P32_PADCFG3_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042330u)

/** \brief 34, Port Pad configuration Control Register for pad03 */
#define P32_PADCFG3_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042334u)

/** \brief 38, Port Pad Access Control Register for pad03 */
#define P32_PADCFG3_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042338u)

/** \brief 3C, Port Pad Safety and Security Control Register for pad03 */
#define P32_PADCFG3_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004233Cu)

/** \brief 40, Port GPIO Control Register for pin # 04 */
#define P32_PADCFG4_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042340u)

/** \brief 44, Port Pad configuration Control Register for pad04 */
#define P32_PADCFG4_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042344u)

/** \brief 48, Port Pad Access Control Register for pad04 */
#define P32_PADCFG4_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042348u)

/** \brief 4C, Port Pad Safety and Security Control Register for pad04 */
#define P32_PADCFG4_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004234Cu)

/** \brief 50, Port GPIO Control Register for pin # 05 */
#define P32_PADCFG5_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042350u)

/** \brief 54, Port Pad configuration Control Register for pad05 */
#define P32_PADCFG5_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042354u)

/** \brief 58, Port Pad Access Control Register for pad05 */
#define P32_PADCFG5_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042358u)

/** \brief 5C, Port Pad Safety and Security Control Register for pad05 */
#define P32_PADCFG5_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004235Cu)

/** \brief 60, Port GPIO Control Register for pin # 06 */
#define P32_PADCFG6_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042360u)

/** \brief 64, Port Pad configuration Control Register for pad06 */
#define P32_PADCFG6_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042364u)

/** \brief 68, Port Pad Access Control Register for pad06 */
#define P32_PADCFG6_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042368u)

/** \brief 6C, Port Pad Safety and Security Control Register for pad06 */
#define P32_PADCFG6_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004236Cu)

/** \brief 70, Port GPIO Control Register for pin # 07 */
#define P32_PADCFG7_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042370u)

/** \brief 74, Port Pad configuration Control Register for pad07 */
#define P32_PADCFG7_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042374u)

/** \brief 78, Port Pad Access Control Register for pad07 */
#define P32_PADCFG7_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042378u)

/** \brief 7C, Port Pad Safety and Security Control Register for pad07 */
#define P32_PADCFG7_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004237Cu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P33
 * \{  */
/** \brief 8, Module Identification Register */
#define P33_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ID*)0xF0042408u)

/** \brief 10, Port Wake Enable Register */
#define P33_WKEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKEN*)0xF0042410u)

/** \brief 14, Port Wake Status Register */
#define P33_WKSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKSTS*)0xF0042414u)

/** \brief 18, Port Wake Enable Status Register */
#define P33_WKENSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTS*)0xF0042418u)

/** \brief 1C, Port Wake Status Clear Register */
#define P33_WKENSTSCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTSCLR*)0xF004241Cu)

/** \brief 20, Port Output Register */
#define P33_OUT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OUT*)0xF0042420u)

/** \brief 24, Port Input Register */
#define P33_IN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_IN*)0xF0042424u)

/** \brief 28, Port HWSEL status Register */
#define P33_HWSELSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_HWSELSTAT*)0xF0042428u)

/** \brief 2C, Port 33 Pin Function Decision Control Register */
#define P33_PDISC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PDISC*)0xF004242Cu)

/** \brief 30, PROT Register Safe Endinit (SE) */
#define P33_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0042430u)

/** \brief 34, Selection Register for SCR Port Control */
#define P33_PCSRSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PCSRSEL*)0xF0042434u)

/** \brief 0, Port 33 Output Modification Register */
#define P33_OMR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMR*)0xF0042438u)

/** \brief 4, Port Output Modification Clear Register */
#define P33_OMCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMCR*)0xF004243Cu)

/** \brief 8, Port Output Modification Set Register */
#define P33_OMSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMSR*)0xF0042440u)

/** \brief 0, Write access enable register A */
#define P33_ACCGRP0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0042490u)

/** \brief 4, Write access enable register B */
#define P33_ACCGRP0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0042494u)

/** \brief 8, Read access enable register A */
#define P33_ACCGRP0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0042498u)

/** \brief C, Read access enable register B */
#define P33_ACCGRP0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004249Cu)

/** \brief 10, VM access enable register */
#define P33_ACCGRP0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00424A0u)

/** \brief 14, PRS access enable register */
#define P33_ACCGRP0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00424A4u)

/** \brief 1C, PROT Register Endinit */
#define P33_ACCGRP0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00424ACu)

/** \brief 20, Write access enable register A */
#define P33_ACCGRP1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00424B0u)

/** \brief 24, Write access enable register B */
#define P33_ACCGRP1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00424B4u)

/** \brief 28, Read access enable register A */
#define P33_ACCGRP1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00424B8u)

/** \brief 2C, Read access enable register B */
#define P33_ACCGRP1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00424BCu)

/** \brief 30, VM access enable register */
#define P33_ACCGRP1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00424C0u)

/** \brief 34, PRS access enable register */
#define P33_ACCGRP1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00424C4u)

/** \brief 3C, PROT Register Endinit */
#define P33_ACCGRP1_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00424CCu)

/** \brief 40, Write access enable register A */
#define P33_ACCGRP2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00424D0u)

/** \brief 44, Write access enable register B */
#define P33_ACCGRP2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00424D4u)

/** \brief 48, Read access enable register A */
#define P33_ACCGRP2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00424D8u)

/** \brief 4C, Read access enable register B */
#define P33_ACCGRP2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00424DCu)

/** \brief 50, VM access enable register */
#define P33_ACCGRP2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00424E0u)

/** \brief 54, PRS access enable register */
#define P33_ACCGRP2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00424E4u)

/** \brief 5C, PROT Register Endinit */
#define P33_ACCGRP2_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00424ECu)

/** \brief 60, Write access enable register A */
#define P33_ACCGRP3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00424F0u)

/** \brief 64, Write access enable register B */
#define P33_ACCGRP3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00424F4u)

/** \brief 68, Read access enable register A */
#define P33_ACCGRP3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00424F8u)

/** \brief 6C, Read access enable register B */
#define P33_ACCGRP3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00424FCu)

/** \brief 70, VM access enable register */
#define P33_ACCGRP3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0042500u)

/** \brief 74, PRS access enable register */
#define P33_ACCGRP3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0042504u)

/** \brief 7C, PROT Register Endinit */
#define P33_ACCGRP3_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004250Cu)

/** \brief 80, Write access enable register A */
#define P33_ACCGRP4_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0042510u)

/** \brief 84, Write access enable register B */
#define P33_ACCGRP4_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0042514u)

/** \brief 88, Read access enable register A */
#define P33_ACCGRP4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0042518u)

/** \brief 8C, Read access enable register B */
#define P33_ACCGRP4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004251Cu)

/** \brief 90, VM access enable register */
#define P33_ACCGRP4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0042520u)

/** \brief 94, PRS access enable register */
#define P33_ACCGRP4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0042524u)

/** \brief 9C, PROT Register Endinit */
#define P33_ACCGRP4_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004252Cu)

/** \brief A0, Write access enable register A */
#define P33_ACCGRP5_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0042530u)

/** \brief A4, Write access enable register B */
#define P33_ACCGRP5_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0042534u)

/** \brief A8, Read access enable register A */
#define P33_ACCGRP5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0042538u)

/** \brief AC, Read access enable register B */
#define P33_ACCGRP5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004253Cu)

/** \brief B0, VM access enable register */
#define P33_ACCGRP5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0042540u)

/** \brief B4, PRS access enable register */
#define P33_ACCGRP5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0042544u)

/** \brief BC, PROT Register Endinit */
#define P33_ACCGRP5_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004254Cu)

/** \brief C0, Write access enable register A */
#define P33_ACCGRP6_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0042550u)

/** \brief C4, Write access enable register B */
#define P33_ACCGRP6_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0042554u)

/** \brief C8, Read access enable register A */
#define P33_ACCGRP6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0042558u)

/** \brief CC, Read access enable register B */
#define P33_ACCGRP6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004255Cu)

/** \brief D0, VM access enable register */
#define P33_ACCGRP6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0042560u)

/** \brief D4, PRS access enable register */
#define P33_ACCGRP6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0042564u)

/** \brief DC, PROT Register Endinit */
#define P33_ACCGRP6_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004256Cu)

/** \brief E0, Write access enable register A */
#define P33_ACCGRP7_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0042570u)

/** \brief E4, Write access enable register B */
#define P33_ACCGRP7_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0042574u)

/** \brief E8, Read access enable register A */
#define P33_ACCGRP7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0042578u)

/** \brief EC, Read access enable register B */
#define P33_ACCGRP7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004257Cu)

/** \brief F0, VM access enable register */
#define P33_ACCGRP7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0042580u)

/** \brief F4, PRS access enable register */
#define P33_ACCGRP7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0042584u)

/** \brief FC, PROT Register Endinit */
#define P33_ACCGRP7_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004258Cu)

/** \brief 100, Write access enable register A */
#define P33_ACCGRP8_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0042590u)

/** \brief 104, Write access enable register B */
#define P33_ACCGRP8_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0042594u)

/** \brief 108, Read access enable register A */
#define P33_ACCGRP8_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0042598u)

/** \brief 10C, Read access enable register B */
#define P33_ACCGRP8_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004259Cu)

/** \brief 110, VM access enable register */
#define P33_ACCGRP8_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00425A0u)

/** \brief 114, PRS access enable register */
#define P33_ACCGRP8_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00425A4u)

/** \brief 11C, PROT Register Endinit */
#define P33_ACCGRP8_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00425ACu)

/** \brief 120, Write access enable register A */
#define P33_ACCGRP9_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00425B0u)

/** \brief 124, Write access enable register B */
#define P33_ACCGRP9_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00425B4u)

/** \brief 128, Read access enable register A */
#define P33_ACCGRP9_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00425B8u)

/** \brief 12C, Read access enable register B */
#define P33_ACCGRP9_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00425BCu)

/** \brief 130, VM access enable register */
#define P33_ACCGRP9_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00425C0u)

/** \brief 134, PRS access enable register */
#define P33_ACCGRP9_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00425C4u)

/** \brief 13C, PROT Register Endinit */
#define P33_ACCGRP9_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00425CCu)

/** \brief 140, Write access enable register A */
#define P33_ACCGRP10_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00425D0u)

/** \brief 144, Write access enable register B */
#define P33_ACCGRP10_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00425D4u)

/** \brief 148, Read access enable register A */
#define P33_ACCGRP10_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00425D8u)

/** \brief 14C, Read access enable register B */
#define P33_ACCGRP10_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00425DCu)

/** \brief 150, VM access enable register */
#define P33_ACCGRP10_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00425E0u)

/** \brief 154, PRS access enable register */
#define P33_ACCGRP10_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00425E4u)

/** \brief 15C, PROT Register Endinit */
#define P33_ACCGRP10_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00425ECu)

/** \brief 160, Write access enable register A */
#define P33_ACCGRP11_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00425F0u)

/** \brief 164, Write access enable register B */
#define P33_ACCGRP11_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00425F4u)

/** \brief 168, Read access enable register A */
#define P33_ACCGRP11_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00425F8u)

/** \brief 16C, Read access enable register B */
#define P33_ACCGRP11_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00425FCu)

/** \brief 170, VM access enable register */
#define P33_ACCGRP11_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0042600u)

/** \brief 174, PRS access enable register */
#define P33_ACCGRP11_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0042604u)

/** \brief 17C, PROT Register Endinit */
#define P33_ACCGRP11_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004260Cu)

/** \brief 180, Write access enable register A */
#define P33_ACCGRP12_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0042610u)

/** \brief 184, Write access enable register B */
#define P33_ACCGRP12_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0042614u)

/** \brief 188, Read access enable register A */
#define P33_ACCGRP12_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0042618u)

/** \brief 18C, Read access enable register B */
#define P33_ACCGRP12_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004261Cu)

/** \brief 190, VM access enable register */
#define P33_ACCGRP12_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0042620u)

/** \brief 194, PRS access enable register */
#define P33_ACCGRP12_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0042624u)

/** \brief 19C, PROT Register Endinit */
#define P33_ACCGRP12_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004262Cu)

/** \brief 1A0, Write access enable register A */
#define P33_ACCGRP13_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0042630u)

/** \brief 1A4, Write access enable register B */
#define P33_ACCGRP13_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0042634u)

/** \brief 1A8, Read access enable register A */
#define P33_ACCGRP13_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0042638u)

/** \brief 1AC, Read access enable register B */
#define P33_ACCGRP13_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004263Cu)

/** \brief 1B0, VM access enable register */
#define P33_ACCGRP13_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0042640u)

/** \brief 1B4, PRS access enable register */
#define P33_ACCGRP13_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0042644u)

/** \brief 1BC, PROT Register Endinit */
#define P33_ACCGRP13_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004264Cu)

/** \brief 1C0, Write access enable register A */
#define P33_ACCGRP14_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0042650u)

/** \brief 1C4, Write access enable register B */
#define P33_ACCGRP14_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0042654u)

/** \brief 1C8, Read access enable register A */
#define P33_ACCGRP14_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0042658u)

/** \brief 1CC, Read access enable register B */
#define P33_ACCGRP14_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004265Cu)

/** \brief 1D0, VM access enable register */
#define P33_ACCGRP14_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0042660u)

/** \brief 1D4, PRS access enable register */
#define P33_ACCGRP14_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0042664u)

/** \brief 1DC, PROT Register Endinit */
#define P33_ACCGRP14_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004266Cu)

/** \brief 1E0, Write access enable register A */
#define P33_ACCGRP15_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0042670u)

/** \brief 1E4, Write access enable register B */
#define P33_ACCGRP15_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0042674u)

/** \brief 1E8, Read access enable register A */
#define P33_ACCGRP15_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0042678u)

/** \brief 1EC, Read access enable register B */
#define P33_ACCGRP15_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004267Cu)

/** \brief 1F0, VM access enable register */
#define P33_ACCGRP15_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0042680u)

/** \brief 1F4, PRS access enable register */
#define P33_ACCGRP15_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0042684u)

/** \brief 1FC, PROT Register Endinit */
#define P33_ACCGRP15_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004268Cu)

/** \brief 0, Port GPIO Control Register for pin # 00 */
#define P33_PADCFG0_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042700u)

/** \brief 4, Port Pad configuration Control Register for pad00 */
#define P33_PADCFG0_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042704u)

/** \brief 8, Port Pad Access Control Register for pad00 */
#define P33_PADCFG0_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042708u)

/** \brief C, Port Pad Safety and Security Control Register for pad00 */
#define P33_PADCFG0_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004270Cu)

/** \brief 10, Port GPIO Control Register for pin # 01 */
#define P33_PADCFG1_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042710u)

/** \brief 14, Port Pad configuration Control Register for pad01 */
#define P33_PADCFG1_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042714u)

/** \brief 18, Port Pad Access Control Register for pad01 */
#define P33_PADCFG1_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042718u)

/** \brief 1C, Port Pad Safety and Security Control Register for pad01 */
#define P33_PADCFG1_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004271Cu)

/** \brief 20, Port GPIO Control Register for pin # 02 */
#define P33_PADCFG2_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042720u)

/** \brief 24, Port Pad configuration Control Register for pad02 */
#define P33_PADCFG2_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042724u)

/** \brief 28, Port Pad Access Control Register for pad02 */
#define P33_PADCFG2_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042728u)

/** \brief 2C, Port Pad Safety and Security Control Register for pad02 */
#define P33_PADCFG2_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004272Cu)

/** \brief 30, Port GPIO Control Register for pin # 03 */
#define P33_PADCFG3_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042730u)

/** \brief 34, Port Pad configuration Control Register for pad03 */
#define P33_PADCFG3_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042734u)

/** \brief 38, Port Pad Access Control Register for pad03 */
#define P33_PADCFG3_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042738u)

/** \brief 3C, Port Pad Safety and Security Control Register for pad03 */
#define P33_PADCFG3_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004273Cu)

/** \brief 40, Port GPIO Control Register for pin # 04 */
#define P33_PADCFG4_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042740u)

/** \brief 44, Port Pad configuration Control Register for pad04 */
#define P33_PADCFG4_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042744u)

/** \brief 48, Port Pad Access Control Register for pad04 */
#define P33_PADCFG4_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042748u)

/** \brief 4C, Port Pad Safety and Security Control Register for pad04 */
#define P33_PADCFG4_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004274Cu)

/** \brief 50, Port GPIO Control Register for pin # 05 */
#define P33_PADCFG5_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042750u)

/** \brief 54, Port Pad configuration Control Register for pad05 */
#define P33_PADCFG5_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042754u)

/** \brief 58, Port Pad Access Control Register for pad05 */
#define P33_PADCFG5_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042758u)

/** \brief 5C, Port Pad Safety and Security Control Register for pad05 */
#define P33_PADCFG5_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004275Cu)

/** \brief 60, Port GPIO Control Register for pin # 06 */
#define P33_PADCFG6_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042760u)

/** \brief 64, Port Pad configuration Control Register for pad06 */
#define P33_PADCFG6_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042764u)

/** \brief 68, Port Pad Access Control Register for pad06 */
#define P33_PADCFG6_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042768u)

/** \brief 6C, Port Pad Safety and Security Control Register for pad06 */
#define P33_PADCFG6_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004276Cu)

/** \brief 70, Port GPIO Control Register for pin # 07 */
#define P33_PADCFG7_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042770u)

/** \brief 74, Port Pad configuration Control Register for pad07 */
#define P33_PADCFG7_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042774u)

/** \brief 78, Port Pad Access Control Register for pad07 */
#define P33_PADCFG7_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042778u)

/** \brief 7C, Port Pad Safety and Security Control Register for pad07 */
#define P33_PADCFG7_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004277Cu)

/** \brief 80, Port GPIO Control Register for pin # 08 */
#define P33_PADCFG8_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042780u)

/** \brief 84, Port Pad configuration Control Register for pad08 */
#define P33_PADCFG8_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042784u)

/** \brief 88, Port Pad Access Control Register for pad08 */
#define P33_PADCFG8_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042788u)

/** \brief 8C, Port Pad Safety and Security Control Register for pad08 */
#define P33_PADCFG8_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004278Cu)

/** \brief 90, Port GPIO Control Register for pin # 09 */
#define P33_PADCFG9_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042790u)

/** \brief 94, Port Pad configuration Control Register for pad09 */
#define P33_PADCFG9_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042794u)

/** \brief 98, Port Pad Access Control Register for pad09 */
#define P33_PADCFG9_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042798u)

/** \brief 9C, Port Pad Safety and Security Control Register for pad09 */
#define P33_PADCFG9_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004279Cu)

/** \brief A0, Port GPIO Control Register for pin # 10 */
#define P33_PADCFG10_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF00427A0u)

/** \brief A4, Port Pad configuration Control Register for pad10 */
#define P33_PADCFG10_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF00427A4u)

/** \brief A8, Port Pad Access Control Register for pad10 */
#define P33_PADCFG10_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF00427A8u)

/** \brief AC, Port Pad Safety and Security Control Register for pad10 */
#define P33_PADCFG10_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF00427ACu)

/** \brief B0, Port GPIO Control Register for pin # 11 */
#define P33_PADCFG11_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF00427B0u)

/** \brief B4, Port Pad configuration Control Register for pad11 */
#define P33_PADCFG11_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF00427B4u)

/** \brief B8, Port Pad Access Control Register for pad11 */
#define P33_PADCFG11_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF00427B8u)

/** \brief BC, Port Pad Safety and Security Control Register for pad11 */
#define P33_PADCFG11_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF00427BCu)

/** \brief C0, Port GPIO Control Register for pin # 12 */
#define P33_PADCFG12_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF00427C0u)

/** \brief C4, Port Pad configuration Control Register for pad12 */
#define P33_PADCFG12_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF00427C4u)

/** \brief C8, Port Pad Access Control Register for pad12 */
#define P33_PADCFG12_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF00427C8u)

/** \brief CC, Port Pad Safety and Security Control Register for pad12 */
#define P33_PADCFG12_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF00427CCu)

/** \brief D0, Port GPIO Control Register for pin # 13 */
#define P33_PADCFG13_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF00427D0u)

/** \brief D4, Port Pad configuration Control Register for pad13 */
#define P33_PADCFG13_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF00427D4u)

/** \brief D8, Port Pad Access Control Register for pad13 */
#define P33_PADCFG13_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF00427D8u)

/** \brief DC, Port Pad Safety and Security Control Register for pad13 */
#define P33_PADCFG13_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF00427DCu)

/** \brief E0, Port GPIO Control Register for pin # 14 */
#define P33_PADCFG14_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF00427E0u)

/** \brief E4, Port Pad configuration Control Register for pad14 */
#define P33_PADCFG14_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF00427E4u)

/** \brief E8, Port Pad Access Control Register for pad14 */
#define P33_PADCFG14_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF00427E8u)

/** \brief EC, Port Pad Safety and Security Control Register for pad14 */
#define P33_PADCFG14_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF00427ECu)

/** \brief F0, Port GPIO Control Register for pin # 15 */
#define P33_PADCFG15_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF00427F0u)

/** \brief F4, Port Pad configuration Control Register for pad15 */
#define P33_PADCFG15_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF00427F4u)

/** \brief F8, Port Pad Access Control Register for pad15 */
#define P33_PADCFG15_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF00427F8u)

/** \brief FC, Port Pad Safety and Security Control Register for pad15 */
#define P33_PADCFG15_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF00427FCu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P34
 * \{  */
/** \brief 8, Module Identification Register */
#define P34_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ID*)0xF0042808u)

/** \brief 10, Port Wake Enable Register */
#define P34_WKEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKEN*)0xF0042810u)

/** \brief 14, Port Wake Status Register */
#define P34_WKSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKSTS*)0xF0042814u)

/** \brief 18, Port Wake Enable Status Register */
#define P34_WKENSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTS*)0xF0042818u)

/** \brief 1C, Port Wake Status Clear Register */
#define P34_WKENSTSCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTSCLR*)0xF004281Cu)

/** \brief 20, Port Output Register */
#define P34_OUT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OUT*)0xF0042820u)

/** \brief 24, Port Input Register */
#define P34_IN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_IN*)0xF0042824u)

/** \brief 28, Port HWSEL status Register */
#define P34_HWSELSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_HWSELSTAT*)0xF0042828u)

/** \brief 2C, Port 34 Pin Function Decision Control Register */
#define P34_PDISC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PDISC*)0xF004282Cu)

/** \brief 30, PROT Register Safe Endinit (SE) */
#define P34_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0042830u)

/** \brief 34, Selection Register for SCR Port Control */
#define P34_PCSRSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PCSRSEL*)0xF0042834u)

/** \brief 0, Port 34 Output Modification Register */
#define P34_OMR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMR*)0xF0042838u)

/** \brief 4, Port Output Modification Clear Register */
#define P34_OMCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMCR*)0xF004283Cu)

/** \brief 8, Port Output Modification Set Register */
#define P34_OMSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMSR*)0xF0042840u)

/** \brief 0, Write access enable register A */
#define P34_ACCGRP0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0042890u)

/** \brief 4, Write access enable register B */
#define P34_ACCGRP0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0042894u)

/** \brief 8, Read access enable register A */
#define P34_ACCGRP0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0042898u)

/** \brief C, Read access enable register B */
#define P34_ACCGRP0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004289Cu)

/** \brief 10, VM access enable register */
#define P34_ACCGRP0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00428A0u)

/** \brief 14, PRS access enable register */
#define P34_ACCGRP0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00428A4u)

/** \brief 1C, PROT Register Endinit */
#define P34_ACCGRP0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00428ACu)

/** \brief 20, Write access enable register A */
#define P34_ACCGRP1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00428B0u)

/** \brief 24, Write access enable register B */
#define P34_ACCGRP1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00428B4u)

/** \brief 28, Read access enable register A */
#define P34_ACCGRP1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00428B8u)

/** \brief 2C, Read access enable register B */
#define P34_ACCGRP1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00428BCu)

/** \brief 30, VM access enable register */
#define P34_ACCGRP1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00428C0u)

/** \brief 34, PRS access enable register */
#define P34_ACCGRP1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00428C4u)

/** \brief 3C, PROT Register Endinit */
#define P34_ACCGRP1_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00428CCu)

/** \brief 40, Write access enable register A */
#define P34_ACCGRP2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00428D0u)

/** \brief 44, Write access enable register B */
#define P34_ACCGRP2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00428D4u)

/** \brief 48, Read access enable register A */
#define P34_ACCGRP2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00428D8u)

/** \brief 4C, Read access enable register B */
#define P34_ACCGRP2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00428DCu)

/** \brief 50, VM access enable register */
#define P34_ACCGRP2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00428E0u)

/** \brief 54, PRS access enable register */
#define P34_ACCGRP2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00428E4u)

/** \brief 5C, PROT Register Endinit */
#define P34_ACCGRP2_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00428ECu)

/** \brief 60, Write access enable register A */
#define P34_ACCGRP3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00428F0u)

/** \brief 64, Write access enable register B */
#define P34_ACCGRP3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00428F4u)

/** \brief 68, Read access enable register A */
#define P34_ACCGRP3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00428F8u)

/** \brief 6C, Read access enable register B */
#define P34_ACCGRP3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00428FCu)

/** \brief 70, VM access enable register */
#define P34_ACCGRP3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0042900u)

/** \brief 74, PRS access enable register */
#define P34_ACCGRP3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0042904u)

/** \brief 7C, PROT Register Endinit */
#define P34_ACCGRP3_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004290Cu)

/** \brief 80, Write access enable register A */
#define P34_ACCGRP4_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0042910u)

/** \brief 84, Write access enable register B */
#define P34_ACCGRP4_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0042914u)

/** \brief 88, Read access enable register A */
#define P34_ACCGRP4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0042918u)

/** \brief 8C, Read access enable register B */
#define P34_ACCGRP4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004291Cu)

/** \brief 90, VM access enable register */
#define P34_ACCGRP4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0042920u)

/** \brief 94, PRS access enable register */
#define P34_ACCGRP4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0042924u)

/** \brief 9C, PROT Register Endinit */
#define P34_ACCGRP4_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004292Cu)

/** \brief A0, Write access enable register A */
#define P34_ACCGRP5_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0042930u)

/** \brief A4, Write access enable register B */
#define P34_ACCGRP5_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0042934u)

/** \brief A8, Read access enable register A */
#define P34_ACCGRP5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0042938u)

/** \brief AC, Read access enable register B */
#define P34_ACCGRP5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004293Cu)

/** \brief B0, VM access enable register */
#define P34_ACCGRP5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0042940u)

/** \brief B4, PRS access enable register */
#define P34_ACCGRP5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0042944u)

/** \brief BC, PROT Register Endinit */
#define P34_ACCGRP5_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004294Cu)

/** \brief C0, Write access enable register A */
#define P34_ACCGRP6_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0042950u)

/** \brief C4, Write access enable register B */
#define P34_ACCGRP6_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0042954u)

/** \brief C8, Read access enable register A */
#define P34_ACCGRP6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0042958u)

/** \brief CC, Read access enable register B */
#define P34_ACCGRP6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004295Cu)

/** \brief D0, VM access enable register */
#define P34_ACCGRP6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0042960u)

/** \brief D4, PRS access enable register */
#define P34_ACCGRP6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0042964u)

/** \brief DC, PROT Register Endinit */
#define P34_ACCGRP6_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004296Cu)

/** \brief E0, Write access enable register A */
#define P34_ACCGRP7_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0042970u)

/** \brief E4, Write access enable register B */
#define P34_ACCGRP7_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0042974u)

/** \brief E8, Read access enable register A */
#define P34_ACCGRP7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0042978u)

/** \brief EC, Read access enable register B */
#define P34_ACCGRP7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004297Cu)

/** \brief F0, VM access enable register */
#define P34_ACCGRP7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0042980u)

/** \brief F4, PRS access enable register */
#define P34_ACCGRP7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0042984u)

/** \brief FC, PROT Register Endinit */
#define P34_ACCGRP7_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004298Cu)

/** \brief 100, Write access enable register A */
#define P34_ACCGRP8_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0042990u)

/** \brief 104, Write access enable register B */
#define P34_ACCGRP8_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0042994u)

/** \brief 108, Read access enable register A */
#define P34_ACCGRP8_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0042998u)

/** \brief 10C, Read access enable register B */
#define P34_ACCGRP8_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004299Cu)

/** \brief 110, VM access enable register */
#define P34_ACCGRP8_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00429A0u)

/** \brief 114, PRS access enable register */
#define P34_ACCGRP8_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00429A4u)

/** \brief 11C, PROT Register Endinit */
#define P34_ACCGRP8_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00429ACu)

/** \brief 120, Write access enable register A */
#define P34_ACCGRP9_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00429B0u)

/** \brief 124, Write access enable register B */
#define P34_ACCGRP9_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00429B4u)

/** \brief 128, Read access enable register A */
#define P34_ACCGRP9_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00429B8u)

/** \brief 12C, Read access enable register B */
#define P34_ACCGRP9_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00429BCu)

/** \brief 130, VM access enable register */
#define P34_ACCGRP9_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00429C0u)

/** \brief 134, PRS access enable register */
#define P34_ACCGRP9_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00429C4u)

/** \brief 13C, PROT Register Endinit */
#define P34_ACCGRP9_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00429CCu)

/** \brief 140, Write access enable register A */
#define P34_ACCGRP10_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00429D0u)

/** \brief 144, Write access enable register B */
#define P34_ACCGRP10_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00429D4u)

/** \brief 148, Read access enable register A */
#define P34_ACCGRP10_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00429D8u)

/** \brief 14C, Read access enable register B */
#define P34_ACCGRP10_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00429DCu)

/** \brief 150, VM access enable register */
#define P34_ACCGRP10_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00429E0u)

/** \brief 154, PRS access enable register */
#define P34_ACCGRP10_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00429E4u)

/** \brief 15C, PROT Register Endinit */
#define P34_ACCGRP10_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00429ECu)

/** \brief 160, Write access enable register A */
#define P34_ACCGRP11_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00429F0u)

/** \brief 164, Write access enable register B */
#define P34_ACCGRP11_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00429F4u)

/** \brief 168, Read access enable register A */
#define P34_ACCGRP11_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00429F8u)

/** \brief 16C, Read access enable register B */
#define P34_ACCGRP11_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00429FCu)

/** \brief 170, VM access enable register */
#define P34_ACCGRP11_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0042A00u)

/** \brief 174, PRS access enable register */
#define P34_ACCGRP11_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0042A04u)

/** \brief 17C, PROT Register Endinit */
#define P34_ACCGRP11_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0042A0Cu)

/** \brief 180, Write access enable register A */
#define P34_ACCGRP12_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0042A10u)

/** \brief 184, Write access enable register B */
#define P34_ACCGRP12_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0042A14u)

/** \brief 188, Read access enable register A */
#define P34_ACCGRP12_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0042A18u)

/** \brief 18C, Read access enable register B */
#define P34_ACCGRP12_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF0042A1Cu)

/** \brief 190, VM access enable register */
#define P34_ACCGRP12_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0042A20u)

/** \brief 194, PRS access enable register */
#define P34_ACCGRP12_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0042A24u)

/** \brief 19C, PROT Register Endinit */
#define P34_ACCGRP12_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0042A2Cu)

/** \brief 1A0, Write access enable register A */
#define P34_ACCGRP13_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0042A30u)

/** \brief 1A4, Write access enable register B */
#define P34_ACCGRP13_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0042A34u)

/** \brief 1A8, Read access enable register A */
#define P34_ACCGRP13_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0042A38u)

/** \brief 1AC, Read access enable register B */
#define P34_ACCGRP13_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF0042A3Cu)

/** \brief 1B0, VM access enable register */
#define P34_ACCGRP13_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0042A40u)

/** \brief 1B4, PRS access enable register */
#define P34_ACCGRP13_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0042A44u)

/** \brief 1BC, PROT Register Endinit */
#define P34_ACCGRP13_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0042A4Cu)

/** \brief 1C0, Write access enable register A */
#define P34_ACCGRP14_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0042A50u)

/** \brief 1C4, Write access enable register B */
#define P34_ACCGRP14_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0042A54u)

/** \brief 1C8, Read access enable register A */
#define P34_ACCGRP14_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0042A58u)

/** \brief 1CC, Read access enable register B */
#define P34_ACCGRP14_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF0042A5Cu)

/** \brief 1D0, VM access enable register */
#define P34_ACCGRP14_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0042A60u)

/** \brief 1D4, PRS access enable register */
#define P34_ACCGRP14_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0042A64u)

/** \brief 1DC, PROT Register Endinit */
#define P34_ACCGRP14_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0042A6Cu)

/** \brief 1E0, Write access enable register A */
#define P34_ACCGRP15_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0042A70u)

/** \brief 1E4, Write access enable register B */
#define P34_ACCGRP15_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0042A74u)

/** \brief 1E8, Read access enable register A */
#define P34_ACCGRP15_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0042A78u)

/** \brief 1EC, Read access enable register B */
#define P34_ACCGRP15_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF0042A7Cu)

/** \brief 1F0, VM access enable register */
#define P34_ACCGRP15_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0042A80u)

/** \brief 1F4, PRS access enable register */
#define P34_ACCGRP15_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0042A84u)

/** \brief 1FC, PROT Register Endinit */
#define P34_ACCGRP15_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0042A8Cu)

/** \brief 0, Port GPIO Control Register for pin # 00 */
#define P34_PADCFG0_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042B00u)

/** \brief 4, Port Pad configuration Control Register for pad00 */
#define P34_PADCFG0_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042B04u)

/** \brief 8, Port Pad Access Control Register for pad00 */
#define P34_PADCFG0_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042B08u)

/** \brief C, Port Pad Safety and Security Control Register for pad00 */
#define P34_PADCFG0_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0042B0Cu)

/** \brief 10, Port GPIO Control Register for pin # 01 */
#define P34_PADCFG1_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042B10u)

/** \brief 14, Port Pad configuration Control Register for pad01 */
#define P34_PADCFG1_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042B14u)

/** \brief 18, Port Pad Access Control Register for pad01 */
#define P34_PADCFG1_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042B18u)

/** \brief 1C, Port Pad Safety and Security Control Register for pad01 */
#define P34_PADCFG1_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0042B1Cu)

/** \brief 20, Port GPIO Control Register for pin # 02 */
#define P34_PADCFG2_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042B20u)

/** \brief 24, Port Pad configuration Control Register for pad02 */
#define P34_PADCFG2_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042B24u)

/** \brief 28, Port Pad Access Control Register for pad02 */
#define P34_PADCFG2_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042B28u)

/** \brief 2C, Port Pad Safety and Security Control Register for pad02 */
#define P34_PADCFG2_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0042B2Cu)

/** \brief 30, Port GPIO Control Register for pin # 03 */
#define P34_PADCFG3_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042B30u)

/** \brief 34, Port Pad configuration Control Register for pad03 */
#define P34_PADCFG3_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042B34u)

/** \brief 38, Port Pad Access Control Register for pad03 */
#define P34_PADCFG3_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042B38u)

/** \brief 3C, Port Pad Safety and Security Control Register for pad03 */
#define P34_PADCFG3_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0042B3Cu)

/** \brief 40, Port GPIO Control Register for pin # 04 */
#define P34_PADCFG4_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042B40u)

/** \brief 44, Port Pad configuration Control Register for pad04 */
#define P34_PADCFG4_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042B44u)

/** \brief 48, Port Pad Access Control Register for pad04 */
#define P34_PADCFG4_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042B48u)

/** \brief 4C, Port Pad Safety and Security Control Register for pad04 */
#define P34_PADCFG4_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0042B4Cu)

/** \brief 50, Port GPIO Control Register for pin # 05 */
#define P34_PADCFG5_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0042B50u)

/** \brief 54, Port Pad configuration Control Register for pad05 */
#define P34_PADCFG5_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0042B54u)

/** \brief 58, Port Pad Access Control Register for pad05 */
#define P34_PADCFG5_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0042B58u)

/** \brief 5C, Port Pad Safety and Security Control Register for pad05 */
#define P34_PADCFG5_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF0042B5Cu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P40
 * \{  */
/** \brief 8, Module Identification Register */
#define P40_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ID*)0xF0044008u)

/** \brief 10, Port Wake Enable Register */
#define P40_WKEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKEN*)0xF0044010u)

/** \brief 14, Port Wake Status Register */
#define P40_WKSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKSTS*)0xF0044014u)

/** \brief 18, Port Wake Enable Status Register */
#define P40_WKENSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTS*)0xF0044018u)

/** \brief 1C, Port Wake Status Clear Register */
#define P40_WKENSTSCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTSCLR*)0xF004401Cu)

/** \brief 20, Port Output Register */
#define P40_OUT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OUT*)0xF0044020u)

/** \brief 24, Port Input Register */
#define P40_IN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_IN*)0xF0044024u)

/** \brief 28, Port HWSEL status Register */
#define P40_HWSELSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_HWSELSTAT*)0xF0044028u)

/** \brief 2C, Port 40 Pin Function Decision Control Register */
#define P40_PDISC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PDISC*)0xF004402Cu)

/** \brief 30, PROT Register Safe Endinit (SE) */
#define P40_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0044030u)

/** \brief 34, Selection Register for SCR Port Control */
#define P40_PCSRSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PCSRSEL*)0xF0044034u)

/** \brief 0, Port 40 Output Modification Register */
#define P40_OMR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMR*)0xF0044038u)

/** \brief 4, Port Output Modification Clear Register */
#define P40_OMCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMCR*)0xF004403Cu)

/** \brief 8, Port Output Modification Set Register */
#define P40_OMSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMSR*)0xF0044040u)

/** \brief 0, Write access enable register A */
#define P40_ACCGRP0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0044090u)

/** \brief 4, Write access enable register B */
#define P40_ACCGRP0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0044094u)

/** \brief 8, Read access enable register A */
#define P40_ACCGRP0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0044098u)

/** \brief C, Read access enable register B */
#define P40_ACCGRP0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004409Cu)

/** \brief 10, VM access enable register */
#define P40_ACCGRP0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00440A0u)

/** \brief 14, PRS access enable register */
#define P40_ACCGRP0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00440A4u)

/** \brief 1C, PROT Register Endinit */
#define P40_ACCGRP0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00440ACu)

/** \brief 20, Write access enable register A */
#define P40_ACCGRP1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00440B0u)

/** \brief 24, Write access enable register B */
#define P40_ACCGRP1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00440B4u)

/** \brief 28, Read access enable register A */
#define P40_ACCGRP1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00440B8u)

/** \brief 2C, Read access enable register B */
#define P40_ACCGRP1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00440BCu)

/** \brief 30, VM access enable register */
#define P40_ACCGRP1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00440C0u)

/** \brief 34, PRS access enable register */
#define P40_ACCGRP1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00440C4u)

/** \brief 3C, PROT Register Endinit */
#define P40_ACCGRP1_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00440CCu)

/** \brief 40, Write access enable register A */
#define P40_ACCGRP2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00440D0u)

/** \brief 44, Write access enable register B */
#define P40_ACCGRP2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00440D4u)

/** \brief 48, Read access enable register A */
#define P40_ACCGRP2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00440D8u)

/** \brief 4C, Read access enable register B */
#define P40_ACCGRP2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00440DCu)

/** \brief 50, VM access enable register */
#define P40_ACCGRP2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00440E0u)

/** \brief 54, PRS access enable register */
#define P40_ACCGRP2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00440E4u)

/** \brief 5C, PROT Register Endinit */
#define P40_ACCGRP2_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00440ECu)

/** \brief 60, Write access enable register A */
#define P40_ACCGRP3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00440F0u)

/** \brief 64, Write access enable register B */
#define P40_ACCGRP3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00440F4u)

/** \brief 68, Read access enable register A */
#define P40_ACCGRP3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00440F8u)

/** \brief 6C, Read access enable register B */
#define P40_ACCGRP3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00440FCu)

/** \brief 70, VM access enable register */
#define P40_ACCGRP3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0044100u)

/** \brief 74, PRS access enable register */
#define P40_ACCGRP3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0044104u)

/** \brief 7C, PROT Register Endinit */
#define P40_ACCGRP3_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004410Cu)

/** \brief 80, Write access enable register A */
#define P40_ACCGRP4_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0044110u)

/** \brief 84, Write access enable register B */
#define P40_ACCGRP4_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0044114u)

/** \brief 88, Read access enable register A */
#define P40_ACCGRP4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0044118u)

/** \brief 8C, Read access enable register B */
#define P40_ACCGRP4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004411Cu)

/** \brief 90, VM access enable register */
#define P40_ACCGRP4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0044120u)

/** \brief 94, PRS access enable register */
#define P40_ACCGRP4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0044124u)

/** \brief 9C, PROT Register Endinit */
#define P40_ACCGRP4_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004412Cu)

/** \brief A0, Write access enable register A */
#define P40_ACCGRP5_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0044130u)

/** \brief A4, Write access enable register B */
#define P40_ACCGRP5_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0044134u)

/** \brief A8, Read access enable register A */
#define P40_ACCGRP5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0044138u)

/** \brief AC, Read access enable register B */
#define P40_ACCGRP5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004413Cu)

/** \brief B0, VM access enable register */
#define P40_ACCGRP5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0044140u)

/** \brief B4, PRS access enable register */
#define P40_ACCGRP5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0044144u)

/** \brief BC, PROT Register Endinit */
#define P40_ACCGRP5_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004414Cu)

/** \brief C0, Write access enable register A */
#define P40_ACCGRP6_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0044150u)

/** \brief C4, Write access enable register B */
#define P40_ACCGRP6_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0044154u)

/** \brief C8, Read access enable register A */
#define P40_ACCGRP6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0044158u)

/** \brief CC, Read access enable register B */
#define P40_ACCGRP6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004415Cu)

/** \brief D0, VM access enable register */
#define P40_ACCGRP6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0044160u)

/** \brief D4, PRS access enable register */
#define P40_ACCGRP6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0044164u)

/** \brief DC, PROT Register Endinit */
#define P40_ACCGRP6_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004416Cu)

/** \brief E0, Write access enable register A */
#define P40_ACCGRP7_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0044170u)

/** \brief E4, Write access enable register B */
#define P40_ACCGRP7_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0044174u)

/** \brief E8, Read access enable register A */
#define P40_ACCGRP7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0044178u)

/** \brief EC, Read access enable register B */
#define P40_ACCGRP7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004417Cu)

/** \brief F0, VM access enable register */
#define P40_ACCGRP7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0044180u)

/** \brief F4, PRS access enable register */
#define P40_ACCGRP7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0044184u)

/** \brief FC, PROT Register Endinit */
#define P40_ACCGRP7_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004418Cu)

/** \brief 100, Write access enable register A */
#define P40_ACCGRP8_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0044190u)

/** \brief 104, Write access enable register B */
#define P40_ACCGRP8_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0044194u)

/** \brief 108, Read access enable register A */
#define P40_ACCGRP8_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0044198u)

/** \brief 10C, Read access enable register B */
#define P40_ACCGRP8_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004419Cu)

/** \brief 110, VM access enable register */
#define P40_ACCGRP8_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00441A0u)

/** \brief 114, PRS access enable register */
#define P40_ACCGRP8_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00441A4u)

/** \brief 11C, PROT Register Endinit */
#define P40_ACCGRP8_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00441ACu)

/** \brief 120, Write access enable register A */
#define P40_ACCGRP9_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00441B0u)

/** \brief 124, Write access enable register B */
#define P40_ACCGRP9_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00441B4u)

/** \brief 128, Read access enable register A */
#define P40_ACCGRP9_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00441B8u)

/** \brief 12C, Read access enable register B */
#define P40_ACCGRP9_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00441BCu)

/** \brief 130, VM access enable register */
#define P40_ACCGRP9_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00441C0u)

/** \brief 134, PRS access enable register */
#define P40_ACCGRP9_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00441C4u)

/** \brief 13C, PROT Register Endinit */
#define P40_ACCGRP9_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00441CCu)

/** \brief 140, Write access enable register A */
#define P40_ACCGRP10_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00441D0u)

/** \brief 144, Write access enable register B */
#define P40_ACCGRP10_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00441D4u)

/** \brief 148, Read access enable register A */
#define P40_ACCGRP10_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00441D8u)

/** \brief 14C, Read access enable register B */
#define P40_ACCGRP10_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00441DCu)

/** \brief 150, VM access enable register */
#define P40_ACCGRP10_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00441E0u)

/** \brief 154, PRS access enable register */
#define P40_ACCGRP10_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00441E4u)

/** \brief 15C, PROT Register Endinit */
#define P40_ACCGRP10_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00441ECu)

/** \brief 160, Write access enable register A */
#define P40_ACCGRP11_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00441F0u)

/** \brief 164, Write access enable register B */
#define P40_ACCGRP11_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00441F4u)

/** \brief 168, Read access enable register A */
#define P40_ACCGRP11_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00441F8u)

/** \brief 16C, Read access enable register B */
#define P40_ACCGRP11_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00441FCu)

/** \brief 170, VM access enable register */
#define P40_ACCGRP11_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0044200u)

/** \brief 174, PRS access enable register */
#define P40_ACCGRP11_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0044204u)

/** \brief 17C, PROT Register Endinit */
#define P40_ACCGRP11_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004420Cu)

/** \brief 180, Write access enable register A */
#define P40_ACCGRP12_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0044210u)

/** \brief 184, Write access enable register B */
#define P40_ACCGRP12_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0044214u)

/** \brief 188, Read access enable register A */
#define P40_ACCGRP12_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0044218u)

/** \brief 18C, Read access enable register B */
#define P40_ACCGRP12_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004421Cu)

/** \brief 190, VM access enable register */
#define P40_ACCGRP12_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0044220u)

/** \brief 194, PRS access enable register */
#define P40_ACCGRP12_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0044224u)

/** \brief 19C, PROT Register Endinit */
#define P40_ACCGRP12_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004422Cu)

/** \brief 1A0, Write access enable register A */
#define P40_ACCGRP13_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0044230u)

/** \brief 1A4, Write access enable register B */
#define P40_ACCGRP13_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0044234u)

/** \brief 1A8, Read access enable register A */
#define P40_ACCGRP13_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0044238u)

/** \brief 1AC, Read access enable register B */
#define P40_ACCGRP13_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004423Cu)

/** \brief 1B0, VM access enable register */
#define P40_ACCGRP13_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0044240u)

/** \brief 1B4, PRS access enable register */
#define P40_ACCGRP13_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0044244u)

/** \brief 1BC, PROT Register Endinit */
#define P40_ACCGRP13_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004424Cu)

/** \brief 1C0, Write access enable register A */
#define P40_ACCGRP14_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0044250u)

/** \brief 1C4, Write access enable register B */
#define P40_ACCGRP14_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0044254u)

/** \brief 1C8, Read access enable register A */
#define P40_ACCGRP14_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0044258u)

/** \brief 1CC, Read access enable register B */
#define P40_ACCGRP14_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004425Cu)

/** \brief 1D0, VM access enable register */
#define P40_ACCGRP14_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0044260u)

/** \brief 1D4, PRS access enable register */
#define P40_ACCGRP14_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0044264u)

/** \brief 1DC, PROT Register Endinit */
#define P40_ACCGRP14_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004426Cu)

/** \brief 1E0, Write access enable register A */
#define P40_ACCGRP15_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0044270u)

/** \brief 1E4, Write access enable register B */
#define P40_ACCGRP15_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0044274u)

/** \brief 1E8, Read access enable register A */
#define P40_ACCGRP15_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0044278u)

/** \brief 1EC, Read access enable register B */
#define P40_ACCGRP15_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004427Cu)

/** \brief 1F0, VM access enable register */
#define P40_ACCGRP15_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0044280u)

/** \brief 1F4, PRS access enable register */
#define P40_ACCGRP15_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0044284u)

/** \brief 1FC, PROT Register Endinit */
#define P40_ACCGRP15_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004428Cu)

/** \brief 0, Port GPIO Control Register for pin # 00 */
#define P40_PADCFG0_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0044300u)

/** \brief 4, Port Pad configuration Control Register for pad00 */
#define P40_PADCFG0_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0044304u)

/** \brief 8, Port Pad Access Control Register for pad00 */
#define P40_PADCFG0_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0044308u)

/** \brief C, Port Pad Safety and Security Control Register for pad00 */
#define P40_PADCFG0_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004430Cu)

/** \brief 10, Port GPIO Control Register for pin # 01 */
#define P40_PADCFG1_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0044310u)

/** \brief 14, Port Pad configuration Control Register for pad01 */
#define P40_PADCFG1_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0044314u)

/** \brief 18, Port Pad Access Control Register for pad01 */
#define P40_PADCFG1_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0044318u)

/** \brief 1C, Port Pad Safety and Security Control Register for pad01 */
#define P40_PADCFG1_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004431Cu)

/** \brief 20, Port GPIO Control Register for pin # 02 */
#define P40_PADCFG2_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0044320u)

/** \brief 24, Port Pad configuration Control Register for pad02 */
#define P40_PADCFG2_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0044324u)

/** \brief 28, Port Pad Access Control Register for pad02 */
#define P40_PADCFG2_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0044328u)

/** \brief 2C, Port Pad Safety and Security Control Register for pad02 */
#define P40_PADCFG2_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004432Cu)

/** \brief 30, Port GPIO Control Register for pin # 03 */
#define P40_PADCFG3_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0044330u)

/** \brief 34, Port Pad configuration Control Register for pad03 */
#define P40_PADCFG3_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0044334u)

/** \brief 38, Port Pad Access Control Register for pad03 */
#define P40_PADCFG3_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0044338u)

/** \brief 3C, Port Pad Safety and Security Control Register for pad03 */
#define P40_PADCFG3_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004433Cu)

/** \brief 40, Port GPIO Control Register for pin # 04 */
#define P40_PADCFG4_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0044340u)

/** \brief 44, Port Pad configuration Control Register for pad04 */
#define P40_PADCFG4_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0044344u)

/** \brief 48, Port Pad Access Control Register for pad04 */
#define P40_PADCFG4_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0044348u)

/** \brief 4C, Port Pad Safety and Security Control Register for pad04 */
#define P40_PADCFG4_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004434Cu)

/** \brief 50, Port GPIO Control Register for pin # 05 */
#define P40_PADCFG5_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0044350u)

/** \brief 54, Port Pad configuration Control Register for pad05 */
#define P40_PADCFG5_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0044354u)

/** \brief 58, Port Pad Access Control Register for pad05 */
#define P40_PADCFG5_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0044358u)

/** \brief 5C, Port Pad Safety and Security Control Register for pad05 */
#define P40_PADCFG5_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004435Cu)

/** \brief 60, Port GPIO Control Register for pin # 06 */
#define P40_PADCFG6_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0044360u)

/** \brief 64, Port Pad configuration Control Register for pad06 */
#define P40_PADCFG6_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0044364u)

/** \brief 68, Port Pad Access Control Register for pad06 */
#define P40_PADCFG6_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0044368u)

/** \brief 6C, Port Pad Safety and Security Control Register for pad06 */
#define P40_PADCFG6_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004436Cu)

/** \brief 70, Port GPIO Control Register for pin # 07 */
#define P40_PADCFG7_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0044370u)

/** \brief 74, Port Pad configuration Control Register for pad07 */
#define P40_PADCFG7_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0044374u)

/** \brief 78, Port Pad Access Control Register for pad07 */
#define P40_PADCFG7_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0044378u)

/** \brief 7C, Port Pad Safety and Security Control Register for pad07 */
#define P40_PADCFG7_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004437Cu)

/** \brief 80, Port GPIO Control Register for pin # 08 */
#define P40_PADCFG8_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0044380u)

/** \brief 84, Port Pad configuration Control Register for pad08 */
#define P40_PADCFG8_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0044384u)

/** \brief 88, Port Pad Access Control Register for pad08 */
#define P40_PADCFG8_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0044388u)

/** \brief 8C, Port Pad Safety and Security Control Register for pad08 */
#define P40_PADCFG8_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004438Cu)

/** \brief 90, Port GPIO Control Register for pin # 09 */
#define P40_PADCFG9_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0044390u)

/** \brief 94, Port Pad configuration Control Register for pad09 */
#define P40_PADCFG9_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0044394u)

/** \brief 98, Port Pad Access Control Register for pad09 */
#define P40_PADCFG9_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0044398u)

/** \brief 9C, Port Pad Safety and Security Control Register for pad09 */
#define P40_PADCFG9_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004439Cu)

/** \brief A0, Port GPIO Control Register for pin # 10 */
#define P40_PADCFG10_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF00443A0u)

/** \brief A4, Port Pad configuration Control Register for pad10 */
#define P40_PADCFG10_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF00443A4u)

/** \brief A8, Port Pad Access Control Register for pad10 */
#define P40_PADCFG10_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF00443A8u)

/** \brief AC, Port Pad Safety and Security Control Register for pad10 */
#define P40_PADCFG10_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF00443ACu)

/** \brief B0, Port GPIO Control Register for pin # 11 */
#define P40_PADCFG11_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF00443B0u)

/** \brief B4, Port Pad configuration Control Register for pad11 */
#define P40_PADCFG11_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF00443B4u)

/** \brief B8, Port Pad Access Control Register for pad11 */
#define P40_PADCFG11_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF00443B8u)

/** \brief BC, Port Pad Safety and Security Control Register for pad11 */
#define P40_PADCFG11_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF00443BCu)

/** \brief C0, Port GPIO Control Register for pin # 12 */
#define P40_PADCFG12_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF00443C0u)

/** \brief C4, Port Pad configuration Control Register for pad12 */
#define P40_PADCFG12_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF00443C4u)

/** \brief C8, Port Pad Access Control Register for pad12 */
#define P40_PADCFG12_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF00443C8u)

/** \brief CC, Port Pad Safety and Security Control Register for pad12 */
#define P40_PADCFG12_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF00443CCu)

/** \brief D0, Port GPIO Control Register for pin # 13 */
#define P40_PADCFG13_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF00443D0u)

/** \brief D4, Port Pad configuration Control Register for pad13 */
#define P40_PADCFG13_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF00443D4u)

/** \brief D8, Port Pad Access Control Register for pad13 */
#define P40_PADCFG13_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF00443D8u)

/** \brief DC, Port Pad Safety and Security Control Register for pad13 */
#define P40_PADCFG13_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF00443DCu)

/** \brief E0, Port GPIO Control Register for pin # 14 */
#define P40_PADCFG14_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF00443E0u)

/** \brief E4, Port Pad configuration Control Register for pad14 */
#define P40_PADCFG14_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF00443E4u)

/** \brief E8, Port Pad Access Control Register for pad14 */
#define P40_PADCFG14_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF00443E8u)

/** \brief EC, Port Pad Safety and Security Control Register for pad14 */
#define P40_PADCFG14_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF00443ECu)

/** \brief F0, Port GPIO Control Register for pin # 15 */
#define P40_PADCFG15_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF00443F0u)

/** \brief F4, Port Pad configuration Control Register for pad15 */
#define P40_PADCFG15_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF00443F4u)

/** \brief F8, Port Pad Access Control Register for pad15 */
#define P40_PADCFG15_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF00443F8u)

/** \brief FC, Port Pad Safety and Security Control Register for pad15 */
#define P40_PADCFG15_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF00443FCu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_P_Registers_Cfg_P41
 * \{  */
/** \brief 8, Module Identification Register */
#define P41_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ID*)0xF0044408u)

/** \brief 10, Port Wake Enable Register */
#define P41_WKEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKEN*)0xF0044410u)

/** \brief 14, Port Wake Status Register */
#define P41_WKSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKSTS*)0xF0044414u)

/** \brief 18, Port Wake Enable Status Register */
#define P41_WKENSTS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTS*)0xF0044418u)

/** \brief 1C, Port Wake Status Clear Register */
#define P41_WKENSTSCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_WKENSTSCLR*)0xF004441Cu)

/** \brief 20, Port Output Register */
#define P41_OUT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OUT*)0xF0044420u)

/** \brief 24, Port Input Register */
#define P41_IN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_IN*)0xF0044424u)

/** \brief 28, Port HWSEL status Register */
#define P41_HWSELSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_P_HWSELSTAT*)0xF0044428u)

/** \brief 2C, Port 41 Pin Function Decision Control Register */
#define P41_PDISC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PDISC*)0xF004442Cu)

/** \brief 30, PROT Register Safe Endinit (SE) */
#define P41_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF0044430u)

/** \brief 34, Selection Register for SCR Port Control */
#define P41_PCSRSEL /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PCSRSEL*)0xF0044434u)

/** \brief 0, Port 41 Output Modification Register */
#define P41_OMR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMR*)0xF0044438u)

/** \brief 4, Port Output Modification Clear Register */
#define P41_OMCR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMCR*)0xF004443Cu)

/** \brief 8, Port Output Modification Set Register */
#define P41_OMSR /*lint --e(923, 9078)*/ (*(volatile Ifx_P_OMSR*)0xF0044440u)

/** \brief 0, Write access enable register A */
#define P41_ACCGRP0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0044490u)

/** \brief 4, Write access enable register B */
#define P41_ACCGRP0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0044494u)

/** \brief 8, Read access enable register A */
#define P41_ACCGRP0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0044498u)

/** \brief C, Read access enable register B */
#define P41_ACCGRP0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004449Cu)

/** \brief 10, VM access enable register */
#define P41_ACCGRP0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00444A0u)

/** \brief 14, PRS access enable register */
#define P41_ACCGRP0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00444A4u)

/** \brief 1C, PROT Register Endinit */
#define P41_ACCGRP0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00444ACu)

/** \brief 20, Write access enable register A */
#define P41_ACCGRP1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00444B0u)

/** \brief 24, Write access enable register B */
#define P41_ACCGRP1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00444B4u)

/** \brief 28, Read access enable register A */
#define P41_ACCGRP1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00444B8u)

/** \brief 2C, Read access enable register B */
#define P41_ACCGRP1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00444BCu)

/** \brief 30, VM access enable register */
#define P41_ACCGRP1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00444C0u)

/** \brief 34, PRS access enable register */
#define P41_ACCGRP1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00444C4u)

/** \brief 3C, PROT Register Endinit */
#define P41_ACCGRP1_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00444CCu)

/** \brief 40, Write access enable register A */
#define P41_ACCGRP2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00444D0u)

/** \brief 44, Write access enable register B */
#define P41_ACCGRP2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00444D4u)

/** \brief 48, Read access enable register A */
#define P41_ACCGRP2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00444D8u)

/** \brief 4C, Read access enable register B */
#define P41_ACCGRP2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00444DCu)

/** \brief 50, VM access enable register */
#define P41_ACCGRP2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00444E0u)

/** \brief 54, PRS access enable register */
#define P41_ACCGRP2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00444E4u)

/** \brief 5C, PROT Register Endinit */
#define P41_ACCGRP2_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00444ECu)

/** \brief 60, Write access enable register A */
#define P41_ACCGRP3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00444F0u)

/** \brief 64, Write access enable register B */
#define P41_ACCGRP3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00444F4u)

/** \brief 68, Read access enable register A */
#define P41_ACCGRP3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00444F8u)

/** \brief 6C, Read access enable register B */
#define P41_ACCGRP3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00444FCu)

/** \brief 70, VM access enable register */
#define P41_ACCGRP3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0044500u)

/** \brief 74, PRS access enable register */
#define P41_ACCGRP3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0044504u)

/** \brief 7C, PROT Register Endinit */
#define P41_ACCGRP3_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004450Cu)

/** \brief 80, Write access enable register A */
#define P41_ACCGRP4_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0044510u)

/** \brief 84, Write access enable register B */
#define P41_ACCGRP4_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0044514u)

/** \brief 88, Read access enable register A */
#define P41_ACCGRP4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0044518u)

/** \brief 8C, Read access enable register B */
#define P41_ACCGRP4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004451Cu)

/** \brief 90, VM access enable register */
#define P41_ACCGRP4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0044520u)

/** \brief 94, PRS access enable register */
#define P41_ACCGRP4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0044524u)

/** \brief 9C, PROT Register Endinit */
#define P41_ACCGRP4_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004452Cu)

/** \brief A0, Write access enable register A */
#define P41_ACCGRP5_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0044530u)

/** \brief A4, Write access enable register B */
#define P41_ACCGRP5_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0044534u)

/** \brief A8, Read access enable register A */
#define P41_ACCGRP5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0044538u)

/** \brief AC, Read access enable register B */
#define P41_ACCGRP5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004453Cu)

/** \brief B0, VM access enable register */
#define P41_ACCGRP5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0044540u)

/** \brief B4, PRS access enable register */
#define P41_ACCGRP5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0044544u)

/** \brief BC, PROT Register Endinit */
#define P41_ACCGRP5_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004454Cu)

/** \brief C0, Write access enable register A */
#define P41_ACCGRP6_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0044550u)

/** \brief C4, Write access enable register B */
#define P41_ACCGRP6_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0044554u)

/** \brief C8, Read access enable register A */
#define P41_ACCGRP6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0044558u)

/** \brief CC, Read access enable register B */
#define P41_ACCGRP6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004455Cu)

/** \brief D0, VM access enable register */
#define P41_ACCGRP6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0044560u)

/** \brief D4, PRS access enable register */
#define P41_ACCGRP6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0044564u)

/** \brief DC, PROT Register Endinit */
#define P41_ACCGRP6_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004456Cu)

/** \brief E0, Write access enable register A */
#define P41_ACCGRP7_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0044570u)

/** \brief E4, Write access enable register B */
#define P41_ACCGRP7_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0044574u)

/** \brief E8, Read access enable register A */
#define P41_ACCGRP7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0044578u)

/** \brief EC, Read access enable register B */
#define P41_ACCGRP7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004457Cu)

/** \brief F0, VM access enable register */
#define P41_ACCGRP7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0044580u)

/** \brief F4, PRS access enable register */
#define P41_ACCGRP7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0044584u)

/** \brief FC, PROT Register Endinit */
#define P41_ACCGRP7_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004458Cu)

/** \brief 100, Write access enable register A */
#define P41_ACCGRP8_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0044590u)

/** \brief 104, Write access enable register B */
#define P41_ACCGRP8_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0044594u)

/** \brief 108, Read access enable register A */
#define P41_ACCGRP8_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0044598u)

/** \brief 10C, Read access enable register B */
#define P41_ACCGRP8_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004459Cu)

/** \brief 110, VM access enable register */
#define P41_ACCGRP8_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00445A0u)

/** \brief 114, PRS access enable register */
#define P41_ACCGRP8_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00445A4u)

/** \brief 11C, PROT Register Endinit */
#define P41_ACCGRP8_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00445ACu)

/** \brief 120, Write access enable register A */
#define P41_ACCGRP9_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00445B0u)

/** \brief 124, Write access enable register B */
#define P41_ACCGRP9_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00445B4u)

/** \brief 128, Read access enable register A */
#define P41_ACCGRP9_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00445B8u)

/** \brief 12C, Read access enable register B */
#define P41_ACCGRP9_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00445BCu)

/** \brief 130, VM access enable register */
#define P41_ACCGRP9_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00445C0u)

/** \brief 134, PRS access enable register */
#define P41_ACCGRP9_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00445C4u)

/** \brief 13C, PROT Register Endinit */
#define P41_ACCGRP9_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00445CCu)

/** \brief 140, Write access enable register A */
#define P41_ACCGRP10_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00445D0u)

/** \brief 144, Write access enable register B */
#define P41_ACCGRP10_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00445D4u)

/** \brief 148, Read access enable register A */
#define P41_ACCGRP10_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00445D8u)

/** \brief 14C, Read access enable register B */
#define P41_ACCGRP10_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00445DCu)

/** \brief 150, VM access enable register */
#define P41_ACCGRP10_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF00445E0u)

/** \brief 154, PRS access enable register */
#define P41_ACCGRP10_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF00445E4u)

/** \brief 15C, PROT Register Endinit */
#define P41_ACCGRP10_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF00445ECu)

/** \brief 160, Write access enable register A */
#define P41_ACCGRP11_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF00445F0u)

/** \brief 164, Write access enable register B */
#define P41_ACCGRP11_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF00445F4u)

/** \brief 168, Read access enable register A */
#define P41_ACCGRP11_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF00445F8u)

/** \brief 16C, Read access enable register B */
#define P41_ACCGRP11_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF00445FCu)

/** \brief 170, VM access enable register */
#define P41_ACCGRP11_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0044600u)

/** \brief 174, PRS access enable register */
#define P41_ACCGRP11_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0044604u)

/** \brief 17C, PROT Register Endinit */
#define P41_ACCGRP11_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004460Cu)

/** \brief 180, Write access enable register A */
#define P41_ACCGRP12_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0044610u)

/** \brief 184, Write access enable register B */
#define P41_ACCGRP12_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0044614u)

/** \brief 188, Read access enable register A */
#define P41_ACCGRP12_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0044618u)

/** \brief 18C, Read access enable register B */
#define P41_ACCGRP12_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004461Cu)

/** \brief 190, VM access enable register */
#define P41_ACCGRP12_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0044620u)

/** \brief 194, PRS access enable register */
#define P41_ACCGRP12_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0044624u)

/** \brief 19C, PROT Register Endinit */
#define P41_ACCGRP12_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004462Cu)

/** \brief 1A0, Write access enable register A */
#define P41_ACCGRP13_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0044630u)

/** \brief 1A4, Write access enable register B */
#define P41_ACCGRP13_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0044634u)

/** \brief 1A8, Read access enable register A */
#define P41_ACCGRP13_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0044638u)

/** \brief 1AC, Read access enable register B */
#define P41_ACCGRP13_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004463Cu)

/** \brief 1B0, VM access enable register */
#define P41_ACCGRP13_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0044640u)

/** \brief 1B4, PRS access enable register */
#define P41_ACCGRP13_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0044644u)

/** \brief 1BC, PROT Register Endinit */
#define P41_ACCGRP13_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004464Cu)

/** \brief 1C0, Write access enable register A */
#define P41_ACCGRP14_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0044650u)

/** \brief 1C4, Write access enable register B */
#define P41_ACCGRP14_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0044654u)

/** \brief 1C8, Read access enable register A */
#define P41_ACCGRP14_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0044658u)

/** \brief 1CC, Read access enable register B */
#define P41_ACCGRP14_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004465Cu)

/** \brief 1D0, VM access enable register */
#define P41_ACCGRP14_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0044660u)

/** \brief 1D4, PRS access enable register */
#define P41_ACCGRP14_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0044664u)

/** \brief 1DC, PROT Register Endinit */
#define P41_ACCGRP14_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004466Cu)

/** \brief 1E0, Write access enable register A */
#define P41_ACCGRP15_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRA*)0xF0044670u)

/** \brief 1E4, Write access enable register B */
#define P41_ACCGRP15_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_WRB_FPI*)0xF0044674u)

/** \brief 1E8, Read access enable register A */
#define P41_ACCGRP15_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDA*)0xF0044678u)

/** \brief 1EC, Read access enable register B */
#define P41_ACCGRP15_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_RDB_FPI*)0xF004467Cu)

/** \brief 1F0, VM access enable register */
#define P41_ACCGRP15_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_VM*)0xF0044680u)

/** \brief 1F4, PRS access enable register */
#define P41_ACCGRP15_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_P_ACCEN_PRS*)0xF0044684u)

/** \brief 1FC, PROT Register Endinit */
#define P41_ACCGRP15_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PROT*)0xF004468Cu)

/** \brief 0, Port GPIO Control Register for pin # 00 */
#define P41_PADCFG0_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0044700u)

/** \brief 4, Port Pad configuration Control Register for pad00 */
#define P41_PADCFG0_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0044704u)

/** \brief 8, Port Pad Access Control Register for pad00 */
#define P41_PADCFG0_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0044708u)

/** \brief C, Port Pad Safety and Security Control Register for pad00 */
#define P41_PADCFG0_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004470Cu)

/** \brief 10, Port GPIO Control Register for pin # 01 */
#define P41_PADCFG1_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0044710u)

/** \brief 14, Port Pad configuration Control Register for pad01 */
#define P41_PADCFG1_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0044714u)

/** \brief 18, Port Pad Access Control Register for pad01 */
#define P41_PADCFG1_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0044718u)

/** \brief 1C, Port Pad Safety and Security Control Register for pad01 */
#define P41_PADCFG1_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004471Cu)

/** \brief 20, Port GPIO Control Register for pin # 02 */
#define P41_PADCFG2_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0044720u)

/** \brief 24, Port Pad configuration Control Register for pad02 */
#define P41_PADCFG2_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0044724u)

/** \brief 28, Port Pad Access Control Register for pad02 */
#define P41_PADCFG2_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0044728u)

/** \brief 2C, Port Pad Safety and Security Control Register for pad02 */
#define P41_PADCFG2_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004472Cu)

/** \brief 30, Port GPIO Control Register for pin # 03 */
#define P41_PADCFG3_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0044730u)

/** \brief 34, Port Pad configuration Control Register for pad03 */
#define P41_PADCFG3_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0044734u)

/** \brief 38, Port Pad Access Control Register for pad03 */
#define P41_PADCFG3_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0044738u)

/** \brief 3C, Port Pad Safety and Security Control Register for pad03 */
#define P41_PADCFG3_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004473Cu)

/** \brief 40, Port GPIO Control Register for pin # 04 */
#define P41_PADCFG4_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0044740u)

/** \brief 44, Port Pad configuration Control Register for pad04 */
#define P41_PADCFG4_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0044744u)

/** \brief 48, Port Pad Access Control Register for pad04 */
#define P41_PADCFG4_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0044748u)

/** \brief 4C, Port Pad Safety and Security Control Register for pad04 */
#define P41_PADCFG4_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004474Cu)

/** \brief 50, Port GPIO Control Register for pin # 05 */
#define P41_PADCFG5_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0044750u)

/** \brief 54, Port Pad configuration Control Register for pad05 */
#define P41_PADCFG5_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0044754u)

/** \brief 58, Port Pad Access Control Register for pad05 */
#define P41_PADCFG5_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0044758u)

/** \brief 5C, Port Pad Safety and Security Control Register for pad05 */
#define P41_PADCFG5_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004475Cu)

/** \brief 60, Port GPIO Control Register for pin # 06 */
#define P41_PADCFG6_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0044760u)

/** \brief 64, Port Pad configuration Control Register for pad06 */
#define P41_PADCFG6_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0044764u)

/** \brief 68, Port Pad Access Control Register for pad06 */
#define P41_PADCFG6_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0044768u)

/** \brief 6C, Port Pad Safety and Security Control Register for pad06 */
#define P41_PADCFG6_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004476Cu)

/** \brief 70, Port GPIO Control Register for pin # 07 */
#define P41_PADCFG7_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0044770u)

/** \brief 74, Port Pad configuration Control Register for pad07 */
#define P41_PADCFG7_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0044774u)

/** \brief 78, Port Pad Access Control Register for pad07 */
#define P41_PADCFG7_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0044778u)

/** \brief 7C, Port Pad Safety and Security Control Register for pad07 */
#define P41_PADCFG7_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004477Cu)

/** \brief 80, Port GPIO Control Register for pin # 08 */
#define P41_PADCFG8_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0044780u)

/** \brief 84, Port Pad configuration Control Register for pad08 */
#define P41_PADCFG8_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0044784u)

/** \brief 88, Port Pad Access Control Register for pad08 */
#define P41_PADCFG8_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0044788u)

/** \brief 8C, Port Pad Safety and Security Control Register for pad08 */
#define P41_PADCFG8_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004478Cu)

/** \brief 90, Port GPIO Control Register for pin # 09 */
#define P41_PADCFG9_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF0044790u)

/** \brief 94, Port Pad configuration Control Register for pad09 */
#define P41_PADCFG9_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF0044794u)

/** \brief 98, Port Pad Access Control Register for pad09 */
#define P41_PADCFG9_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF0044798u)

/** \brief 9C, Port Pad Safety and Security Control Register for pad09 */
#define P41_PADCFG9_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF004479Cu)

/** \brief A0, Port GPIO Control Register for pin # 10 */
#define P41_PADCFG10_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF00447A0u)

/** \brief A4, Port Pad configuration Control Register for pad10 */
#define P41_PADCFG10_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF00447A4u)

/** \brief A8, Port Pad Access Control Register for pad10 */
#define P41_PADCFG10_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF00447A8u)

/** \brief AC, Port Pad Safety and Security Control Register for pad10 */
#define P41_PADCFG10_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF00447ACu)

/** \brief B0, Port GPIO Control Register for pin # 11 */
#define P41_PADCFG11_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF00447B0u)

/** \brief B4, Port Pad configuration Control Register for pad11 */
#define P41_PADCFG11_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF00447B4u)

/** \brief B8, Port Pad Access Control Register for pad11 */
#define P41_PADCFG11_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF00447B8u)

/** \brief BC, Port Pad Safety and Security Control Register for pad11 */
#define P41_PADCFG11_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF00447BCu)

/** \brief C0, Port GPIO Control Register for pin # 12 */
#define P41_PADCFG12_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF00447C0u)

/** \brief C4, Port Pad configuration Control Register for pad12 */
#define P41_PADCFG12_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF00447C4u)

/** \brief C8, Port Pad Access Control Register for pad12 */
#define P41_PADCFG12_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF00447C8u)

/** \brief CC, Port Pad Safety and Security Control Register for pad12 */
#define P41_PADCFG12_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF00447CCu)

/** \brief D0, Port GPIO Control Register for pin # 13 */
#define P41_PADCFG13_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF00447D0u)

/** \brief D4, Port Pad configuration Control Register for pad13 */
#define P41_PADCFG13_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF00447D4u)

/** \brief D8, Port Pad Access Control Register for pad13 */
#define P41_PADCFG13_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF00447D8u)

/** \brief DC, Port Pad Safety and Security Control Register for pad13 */
#define P41_PADCFG13_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF00447DCu)

/** \brief E0, Port GPIO Control Register for pin # 14 */
#define P41_PADCFG14_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF00447E0u)

/** \brief E4, Port Pad configuration Control Register for pad14 */
#define P41_PADCFG14_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF00447E4u)

/** \brief E8, Port Pad Access Control Register for pad14 */
#define P41_PADCFG14_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF00447E8u)

/** \brief EC, Port Pad Safety and Security Control Register for pad14 */
#define P41_PADCFG14_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF00447ECu)

/** \brief F0, Port GPIO Control Register for pin # 15 */
#define P41_PADCFG15_GPIO /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_GPIO*)0xF00447F0u)

/** \brief F4, Port Pad configuration Control Register for pad15 */
#define P41_PADCFG15_DRVCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_DRVCFG*)0xF00447F4u)

/** \brief F8, Port Pad Access Control Register for pad15 */
#define P41_PADCFG15_ACCEN /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_ACCEN*)0xF00447F8u)

/** \brief FC, Port Pad Safety and Security Control Register for pad15 */
#define P41_PADCFG15_SAFSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_P_PADCFG_SAFSEC*)0xF00447FCu)


/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXPORT_REG_H */
