{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670925791070 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670925791070 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 13 19:03:10 2022 " "Processing started: Tue Dec 13 19:03:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670925791070 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670925791070 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pong_Game -c Pong_Game " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pong_Game -c Pong_Game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670925791070 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670925791587 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670925791587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_rx " "Found entity 1: ps2_rx" {  } { { "ps2_rx.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/ps2_rx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670925797759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670925797759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paddle_position.v 1 1 " "Found 1 design units, including 1 entities, in source file paddle_position.v" { { "Info" "ISGN_ENTITY_NAME" "1 Paddle_Position " "Found entity 1: Paddle_Position" {  } { { "Paddle_Position.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Paddle_Position.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670925797759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670925797759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key2ascii.v 1 1 " "Found 1 design units, including 1 entities, in source file key2ascii.v" { { "Info" "ISGN_ENTITY_NAME" "1 key2ascii " "Found entity 1: key2ascii" {  } { { "key2ascii.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/key2ascii.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670925797775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670925797775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_Div " "Found entity 1: Clock_Div" {  } { { "Clock_Div.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Clock_Div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670925797775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670925797775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_key.v 1 1 " "Found 1 design units, including 1 entities, in source file check_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 Check_Key " "Found entity 1: Check_Key" {  } { { "Check_Key.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Check_Key.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670925797775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670925797775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball_position.v 1 1 " "Found 1 design units, including 1 entities, in source file ball_position.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ball_Position " "Found entity 1: Ball_Position" {  } { { "Ball_Position.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Ball_Position.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670925797775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670925797775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong_game.v 1 1 " "Found 1 design units, including 1 entities, in source file pong_game.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pong_Game " "Found entity 1: Pong_Game" {  } { { "Pong_Game.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Pong_Game.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670925797790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670925797790 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Ball_En Pong_Game.v(297) " "Verilog HDL Implicit Net warning at Pong_Game.v(297): created implicit net for \"Ball_En\"" {  } { { "Pong_Game.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Pong_Game.v" 297 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670925797790 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Pong_Game Pong_Game.v(24) " "Verilog HDL Parameter Declaration warning at Pong_Game.v(24): Parameter Declaration in module \"Pong_Game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Pong_Game.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Pong_Game.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1670925797790 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Pong_Game Pong_Game.v(25) " "Verilog HDL Parameter Declaration warning at Pong_Game.v(25): Parameter Declaration in module \"Pong_Game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Pong_Game.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Pong_Game.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1670925797790 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Pong_Game Pong_Game.v(26) " "Verilog HDL Parameter Declaration warning at Pong_Game.v(26): Parameter Declaration in module \"Pong_Game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Pong_Game.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Pong_Game.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1670925797790 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Pong_Game Pong_Game.v(27) " "Verilog HDL Parameter Declaration warning at Pong_Game.v(27): Parameter Declaration in module \"Pong_Game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Pong_Game.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Pong_Game.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1670925797790 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Pong_Game Pong_Game.v(29) " "Verilog HDL Parameter Declaration warning at Pong_Game.v(29): Parameter Declaration in module \"Pong_Game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Pong_Game.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Pong_Game.v" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1670925797790 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Pong_Game Pong_Game.v(30) " "Verilog HDL Parameter Declaration warning at Pong_Game.v(30): Parameter Declaration in module \"Pong_Game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Pong_Game.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Pong_Game.v" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1670925797790 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Pong_Game Pong_Game.v(31) " "Verilog HDL Parameter Declaration warning at Pong_Game.v(31): Parameter Declaration in module \"Pong_Game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Pong_Game.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Pong_Game.v" 31 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1670925797790 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Pong_Game Pong_Game.v(32) " "Verilog HDL Parameter Declaration warning at Pong_Game.v(32): Parameter Declaration in module \"Pong_Game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Pong_Game.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Pong_Game.v" 32 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1670925797790 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Pong_Game Pong_Game.v(33) " "Verilog HDL Parameter Declaration warning at Pong_Game.v(33): Parameter Declaration in module \"Pong_Game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Pong_Game.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Pong_Game.v" 33 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1670925797790 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Pong_Game Pong_Game.v(34) " "Verilog HDL Parameter Declaration warning at Pong_Game.v(34): Parameter Declaration in module \"Pong_Game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Pong_Game.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Pong_Game.v" 34 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1670925797790 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Pong_Game Pong_Game.v(35) " "Verilog HDL Parameter Declaration warning at Pong_Game.v(35): Parameter Declaration in module \"Pong_Game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Pong_Game.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Pong_Game.v" 35 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1670925797790 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Pong_Game Pong_Game.v(36) " "Verilog HDL Parameter Declaration warning at Pong_Game.v(36): Parameter Declaration in module \"Pong_Game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Pong_Game.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Pong_Game.v" 36 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1670925797790 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Pong_Game Pong_Game.v(37) " "Verilog HDL Parameter Declaration warning at Pong_Game.v(37): Parameter Declaration in module \"Pong_Game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Pong_Game.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Pong_Game.v" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1670925797790 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Pong_Game Pong_Game.v(38) " "Verilog HDL Parameter Declaration warning at Pong_Game.v(38): Parameter Declaration in module \"Pong_Game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Pong_Game.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Pong_Game.v" 38 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1670925797790 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Pong_Game Pong_Game.v(39) " "Verilog HDL Parameter Declaration warning at Pong_Game.v(39): Parameter Declaration in module \"Pong_Game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Pong_Game.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Pong_Game.v" 39 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1670925797790 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Pong_Game Pong_Game.v(43) " "Verilog HDL Parameter Declaration warning at Pong_Game.v(43): Parameter Declaration in module \"Pong_Game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Pong_Game.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Pong_Game.v" 43 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1670925797790 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Pong_Game Pong_Game.v(44) " "Verilog HDL Parameter Declaration warning at Pong_Game.v(44): Parameter Declaration in module \"Pong_Game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Pong_Game.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Pong_Game.v" 44 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1670925797790 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Pong_Game Pong_Game.v(45) " "Verilog HDL Parameter Declaration warning at Pong_Game.v(45): Parameter Declaration in module \"Pong_Game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Pong_Game.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Pong_Game.v" 45 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1670925797790 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Pong_Game Pong_Game.v(46) " "Verilog HDL Parameter Declaration warning at Pong_Game.v(46): Parameter Declaration in module \"Pong_Game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Pong_Game.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Pong_Game.v" 46 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1670925797790 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Pong_Game Pong_Game.v(48) " "Verilog HDL Parameter Declaration warning at Pong_Game.v(48): Parameter Declaration in module \"Pong_Game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Pong_Game.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Pong_Game.v" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1670925797790 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Pong_Game Pong_Game.v(49) " "Verilog HDL Parameter Declaration warning at Pong_Game.v(49): Parameter Declaration in module \"Pong_Game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Pong_Game.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Pong_Game.v" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1670925797790 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Pong_Game Pong_Game.v(50) " "Verilog HDL Parameter Declaration warning at Pong_Game.v(50): Parameter Declaration in module \"Pong_Game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Pong_Game.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Pong_Game.v" 50 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1670925797790 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Pong_Game Pong_Game.v(51) " "Verilog HDL Parameter Declaration warning at Pong_Game.v(51): Parameter Declaration in module \"Pong_Game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Pong_Game.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Pong_Game.v" 51 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1670925797790 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Pong_Game Pong_Game.v(53) " "Verilog HDL Parameter Declaration warning at Pong_Game.v(53): Parameter Declaration in module \"Pong_Game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Pong_Game.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Pong_Game.v" 53 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1670925797790 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pong_Game " "Elaborating entity \"Pong_Game\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670925797806 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Pong_Game.v(275) " "Verilog HDL assignment warning at Pong_Game.v(275): truncated value with size 32 to match size of target (11)" {  } { { "Pong_Game.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Pong_Game.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670925797806 "|Pong_Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Pong_Game.v(292) " "Verilog HDL assignment warning at Pong_Game.v(292): truncated value with size 32 to match size of target (11)" {  } { { "Pong_Game.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Pong_Game.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670925797806 "|Pong_Game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_Sync Pong_Game.v(16) " "Output port \"o_Sync\" at Pong_Game.v(16) has no driver" {  } { { "Pong_Game.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Pong_Game.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670925797806 "|Pong_Game"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Div Clock_Div:Clock_25MHz " "Elaborating entity \"Clock_Div\" for hierarchy \"Clock_Div:Clock_25MHz\"" {  } { { "Pong_Game.v" "Clock_25MHz" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Pong_Game.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670925797833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_rx ps2_rx:ps2_rx_unit " "Elaborating entity \"ps2_rx\" for hierarchy \"ps2_rx:ps2_rx_unit\"" {  } { { "Pong_Game.v" "ps2_rx_unit" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Pong_Game.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670925797833 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ps2_rx.v(80) " "Verilog HDL assignment warning at ps2_rx.v(80): truncated value with size 32 to match size of target (4)" {  } { { "ps2_rx.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/ps2_rx.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670925797833 "|Pong_Game|ps2_rx:ps2_rx_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key2ascii key2ascii:k2a_unit " "Elaborating entity \"key2ascii\" for hierarchy \"key2ascii:k2a_unit\"" {  } { { "Pong_Game.v" "k2a_unit" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Pong_Game.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670925797833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Check_Key Check_Key:A_D_KEYS " "Elaborating entity \"Check_Key\" for hierarchy \"Check_Key:A_D_KEYS\"" {  } { { "Pong_Game.v" "A_D_KEYS" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Pong_Game.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670925797851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Check_Key Check_Key:W_S_KEYS " "Elaborating entity \"Check_Key\" for hierarchy \"Check_Key:W_S_KEYS\"" {  } { { "Pong_Game.v" "W_S_KEYS" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Pong_Game.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670925797861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Check_Key Check_Key:J_L_KEYS " "Elaborating entity \"Check_Key\" for hierarchy \"Check_Key:J_L_KEYS\"" {  } { { "Pong_Game.v" "J_L_KEYS" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Pong_Game.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670925797865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Check_Key Check_Key:I_K_KEYS " "Elaborating entity \"Check_Key\" for hierarchy \"Check_Key:I_K_KEYS\"" {  } { { "Pong_Game.v" "I_K_KEYS" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Pong_Game.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670925797872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Paddle_Position Paddle_Position:Paddle_1_X " "Elaborating entity \"Paddle_Position\" for hierarchy \"Paddle_Position:Paddle_1_X\"" {  } { { "Pong_Game.v" "Paddle_1_X" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Pong_Game.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670925797878 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Paddle_Position.v(18) " "Verilog HDL assignment warning at Paddle_Position.v(18): truncated value with size 32 to match size of target (11)" {  } { { "Paddle_Position.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Paddle_Position.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670925797878 "|Pong_Game|Paddle_Position:Paddle_1_X"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Paddle_Position.v(37) " "Verilog HDL assignment warning at Paddle_Position.v(37): truncated value with size 32 to match size of target (11)" {  } { { "Paddle_Position.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Paddle_Position.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670925797878 "|Pong_Game|Paddle_Position:Paddle_1_X"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Paddle_Position.v(51) " "Verilog HDL assignment warning at Paddle_Position.v(51): truncated value with size 32 to match size of target (11)" {  } { { "Paddle_Position.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Paddle_Position.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670925797878 "|Pong_Game|Paddle_Position:Paddle_1_X"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Paddle_Position Paddle_Position:Paddle_1_Y " "Elaborating entity \"Paddle_Position\" for hierarchy \"Paddle_Position:Paddle_1_Y\"" {  } { { "Pong_Game.v" "Paddle_1_Y" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Pong_Game.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670925797878 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Paddle_Position.v(18) " "Verilog HDL assignment warning at Paddle_Position.v(18): truncated value with size 32 to match size of target (11)" {  } { { "Paddle_Position.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Paddle_Position.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670925797878 "|Pong_Game|Paddle_Position:Paddle_1_Y"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Paddle_Position.v(37) " "Verilog HDL assignment warning at Paddle_Position.v(37): truncated value with size 32 to match size of target (11)" {  } { { "Paddle_Position.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Paddle_Position.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670925797878 "|Pong_Game|Paddle_Position:Paddle_1_Y"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Paddle_Position.v(51) " "Verilog HDL assignment warning at Paddle_Position.v(51): truncated value with size 32 to match size of target (11)" {  } { { "Paddle_Position.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Paddle_Position.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670925797878 "|Pong_Game|Paddle_Position:Paddle_1_Y"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Paddle_Position Paddle_Position:Paddle_2_X " "Elaborating entity \"Paddle_Position\" for hierarchy \"Paddle_Position:Paddle_2_X\"" {  } { { "Pong_Game.v" "Paddle_2_X" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Pong_Game.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670925797894 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Paddle_Position.v(18) " "Verilog HDL assignment warning at Paddle_Position.v(18): truncated value with size 32 to match size of target (11)" {  } { { "Paddle_Position.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Paddle_Position.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670925797894 "|Pong_Game|Paddle_Position:Paddle_2_X"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Paddle_Position.v(37) " "Verilog HDL assignment warning at Paddle_Position.v(37): truncated value with size 32 to match size of target (11)" {  } { { "Paddle_Position.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Paddle_Position.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670925797894 "|Pong_Game|Paddle_Position:Paddle_2_X"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Paddle_Position.v(51) " "Verilog HDL assignment warning at Paddle_Position.v(51): truncated value with size 32 to match size of target (11)" {  } { { "Paddle_Position.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Paddle_Position.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670925797894 "|Pong_Game|Paddle_Position:Paddle_2_X"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ball_Position Ball_Position:Ball_X " "Elaborating entity \"Ball_Position\" for hierarchy \"Ball_Position:Ball_X\"" {  } { { "Pong_Game.v" "Ball_X" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Pong_Game.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670925797913 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Ball_Position.v(23) " "Verilog HDL assignment warning at Ball_Position.v(23): truncated value with size 32 to match size of target (11)" {  } { { "Ball_Position.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Ball_Position.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670925797913 "|Pong_Game|Ball_Position:Ball_X"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Ball_Position.v(55) " "Verilog HDL assignment warning at Ball_Position.v(55): truncated value with size 32 to match size of target (11)" {  } { { "Ball_Position.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Ball_Position.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670925797913 "|Pong_Game|Ball_Position:Ball_X"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Ball_Position.v(67) " "Verilog HDL assignment warning at Ball_Position.v(67): truncated value with size 32 to match size of target (11)" {  } { { "Ball_Position.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Ball_Position.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670925797913 "|Pong_Game|Ball_Position:Ball_X"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Ball_Position.v(81) " "Verilog HDL assignment warning at Ball_Position.v(81): truncated value with size 32 to match size of target (11)" {  } { { "Ball_Position.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Ball_Position.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670925797913 "|Pong_Game|Ball_Position:Ball_X"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Ball_Position.v(88) " "Verilog HDL assignment warning at Ball_Position.v(88): truncated value with size 32 to match size of target (11)" {  } { { "Ball_Position.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Ball_Position.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670925797913 "|Pong_Game|Ball_Position:Ball_X"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Ball_Position.v(108) " "Verilog HDL assignment warning at Ball_Position.v(108): truncated value with size 32 to match size of target (11)" {  } { { "Ball_Position.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Ball_Position.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670925797913 "|Pong_Game|Ball_Position:Ball_X"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Ball_Position.v(127) " "Verilog HDL assignment warning at Ball_Position.v(127): truncated value with size 32 to match size of target (11)" {  } { { "Ball_Position.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Ball_Position.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670925797913 "|Pong_Game|Ball_Position:Ball_X"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ball_Position Ball_Position:Ball_Y " "Elaborating entity \"Ball_Position\" for hierarchy \"Ball_Position:Ball_Y\"" {  } { { "Pong_Game.v" "Ball_Y" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Pong_Game.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670925797925 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Ball_Position.v(23) " "Verilog HDL assignment warning at Ball_Position.v(23): truncated value with size 32 to match size of target (11)" {  } { { "Ball_Position.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Ball_Position.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670925797925 "|Pong_Game|Ball_Position:Ball_Y"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Ball_Position.v(55) " "Verilog HDL assignment warning at Ball_Position.v(55): truncated value with size 32 to match size of target (11)" {  } { { "Ball_Position.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Ball_Position.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670925797925 "|Pong_Game|Ball_Position:Ball_Y"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Ball_Position.v(67) " "Verilog HDL assignment warning at Ball_Position.v(67): truncated value with size 32 to match size of target (11)" {  } { { "Ball_Position.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Ball_Position.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670925797925 "|Pong_Game|Ball_Position:Ball_Y"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Ball_Position.v(81) " "Verilog HDL assignment warning at Ball_Position.v(81): truncated value with size 32 to match size of target (11)" {  } { { "Ball_Position.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Ball_Position.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670925797925 "|Pong_Game|Ball_Position:Ball_Y"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Ball_Position.v(88) " "Verilog HDL assignment warning at Ball_Position.v(88): truncated value with size 32 to match size of target (11)" {  } { { "Ball_Position.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Ball_Position.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670925797925 "|Pong_Game|Ball_Position:Ball_Y"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Ball_Position.v(108) " "Verilog HDL assignment warning at Ball_Position.v(108): truncated value with size 32 to match size of target (11)" {  } { { "Ball_Position.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Ball_Position.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670925797925 "|Pong_Game|Ball_Position:Ball_Y"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Ball_Position.v(127) " "Verilog HDL assignment warning at Ball_Position.v(127): truncated value with size 32 to match size of target (11)" {  } { { "Ball_Position.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Ball_Position.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670925797925 "|Pong_Game|Ball_Position:Ball_Y"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_Sync GND " "Pin \"o_Sync\" is stuck at GND" {  } { { "Pong_Game.v" "" { Text "C:/Users/HYU/Desktop/pong/DE1-SOC_Pong_Game-main (1)/DE1-SOC_Pong_Game-main/Pong_Game.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670925798696 "|Pong_Game|o_Sync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670925798696 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670925798775 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670925799327 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670925799442 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670925799442 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1152 " "Implemented 1152 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670925799507 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670925799507 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1119 " "Implemented 1119 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670925799507 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670925799507 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670925799523 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 13 19:03:19 2022 " "Processing ended: Tue Dec 13 19:03:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670925799523 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670925799523 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670925799523 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670925799523 ""}
