<div id="pf12c" class="pf w0 h0" data-page-no="12c"><div class="pc pc12c w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg12c.png"/><div class="c x60 y1aa1 w31 hbc"><div class="t m0 x51 hbd y1aa2 ff1 fs5b fc0 sc0 ls0 ws2bd">AXBS</div><div class="t m0 x131 h9 y1aa3 ff1 fs2 fc0 sc0 ls0 ws0">CM0+ Core Plat<span class="_ _153"></span>form</div><div class="t m0 x1c h9e y1aa4 ff1 fs5c fc0 sc0 ls0 ws2f3">s1<span class="ff3 fs50 ws0"> </span></div><div class="t m0 x17 h9e y1aa5 ff1 fs5c fc0 sc0 ls0 ws2f3">s2<span class="ff3 fs50 ws0"> </span></div><div class="t m0 xb8 h9e y1aa6 ff1 fs5c fc0 sc0 ls0 ws2f3">m0<span class="ff3 fs50 ws0"> </span></div><div class="t m0 x17 hbe y1aa7 ff1 fs5c fc0 sc0 ls0 ws2f3">s0</div><div class="t m0 x43 hbd y1aa8 ff1 fs5b fc0 sc0 ls0 ws2bd">FMC</div><div class="t m0 x3e hbf y1aa9 ff1 fs5d fc0 sc0 ls0 ws2f4">LD/ST</div><div class="t m0 x2e h9e y1aaa ff1 fs5d fc0 sc0 ls0 ws2f4">Dbg<span class="ff3 fs50 ws0"> </span></div><div class="t m0 x2e h9e y1aab ff1 fs5d fc0 sc0 ls0 ws2f4">NVIC<span class="ff3 fs50 ws0"> </span></div><div class="t m0 x10c hbf y1aaa ff1 fs5d fc0 sc0 ls0 ws2f4">Fetch</div><div class="t m0 x45 hc0 y1aac ff1 fs5e fc0 sc0 ls1d6 ws0">Cortex-M0+ Core</div><div class="t m0 x47 h9e y1aad ff1 fse fc0 sc0 ls0 ws0">MTB Port<span class="ff3 fs50"> </span></div><div class="t m0 x37 hc1 y1aae ff1 fse fc0 sc0 ls1d7 ws0">AHB Bus</div><div class="t m0 xb8 hbe y1aaf ff1 fs5c fc0 sc0 ls0 ws2f3">m2</div><div class="t m0 xad h9e y1ab0 ff1 fs5d fc0 sc0 ls0 ws2f4">AGU<span class="ff3 fs50 ws0"> </span></div><div class="t m0 x51 hbf y1ab1 ff1 fs5d fc0 sc0 ls0 ws2f4">MUL</div><div class="t m20 xef hc2 y1ab2 ff1 fsf fc0 sc0 ls0 ws1bf">RAM</div><div class="t m0 xef hc2 y1ab3 ff1 fsf fc0 sc0 ls1ca ws2f5">Array</div><div class="t m0 x7d h26 y1ab4 ff2 fsf fc0 sc0 ls0">32</div><div class="t m0 xbd hbf y1ab0 ff1 fs5d fc0 sc0 ls0 ws0">Dec <span class="_ _6"> </span>Rn</div><div class="t m0 x13e h9e y1ab5 ff1 fs5d fc0 sc0 ls0 ws2f4">SHFT<span class="ff3 fs50 ws0"> </span></div><div class="t m0 x3c hbf y1ab6 ff1 fs5d fc0 sc0 ls0 ws2f4">ALU</div><div class="t m0 x37 h10 y1ab7 ff1 fs4 fc0 sc0 ls0 ws190">DMA_4ch</div><div class="t m0 x140 h9e y1ab8 ff1 fsf fc0 sc0 ls1ca ws2f5">NVM<span class="ff3 fs50 ls0 ws0"> </span></div><div class="t m0 xef hc2 y1ab9 ff1 fsf fc0 sc0 ls1ca ws2f5">Array</div><div class="t m0 x100 hc3 y1aba ff1 fs5b fc0 sc0 ls0 ws2f6">PRAM <span class="ff2 fsf v1c">32</span></div><div class="t m0 x13a hbd y1abb ff1 fs5b fc0 sc0 ls0 ws2bd">RGPIO</div><div class="t m0 xff h10 y1abc ff1 fs4 fc0 sc0 ls0 ws190">PBRIDGE</div><div class="t m0 x105 hc2 y1abd ff1 fsf fc0 sc0 ls0 ws1bf">BME</div><div class="t m0 x7d h26 y1abe ff2 fsf fc0 sc0 ls0">32</div><div class="t m0 x5 hc1 y1abf ff1 fse fc0 sc0 ls0 ws0">IO Port</div><div class="t m0 x7 h9e y1ac0 ff1 fsf fc0 sc0 ls0 ws1bf">Slave<span class="ff3 fs50 ws0"> </span></div><div class="t m0 x54 hc2 y1ac1 ff1 fsf fc0 sc0 ls0 ws1bf">Peripherals</div><div class="t m0 x35 h10 y1abd ff1 fs4 fc0 sc0 ls0 ws2f7">Alt-Master <span class="fs5c ws2f3 v1d">m3</span></div></div><div class="t m0 x83 h9 y1ac2 ff1 fs2 fc0 sc0 ls0 ws0">Figure 19-1. Generic Cortex-M0+ core platform block diagram</div><div class="t m0 x9 hf y1ac3 ff3 fs5 fc0 sc0 ls0 ws0">As shown in the block diagram, the platform RAM (PRAM) controller connects to two</div><div class="t m0 x9 hf y1ac4 ff3 fs5 fc0 sc0 ls0 ws0">input buses:</div><div class="t m0 x33 hf y1ac5 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>the crossbar slave port for system bus accesses</div><div class="t m0 x33 hf y1ac6 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>a &quot;private execution MTB port&quot; from the core</div><div class="t m0 x9 hf y1ac7 ff3 fs5 fc0 sc0 ls0 ws0">The logical paths from the crossbar master input ports to the PRAM controller are</div><div class="t m0 x9 hf y1ac8 ff3 fs5 fc0 sc0 ls0 ws0">highlighted along with the private execution trace port from the processor core. The</div><div class="t m0 x9 hf y1ac9 ff3 fs5 fc0 sc0 ls0 ws0">private MTB port signals the instruction address information needed for the 64-bit</div><div class="t m0 x9 hf y1aca ff3 fs5 fc0 sc0 ls0 ws0">program trace packets written into the system RAM. The PRAM controller output</div><div class="t m0 x9 hf y1acb ff3 fs5 fc0 sc0 ls0 ws0">interfaces to the attached RAM array. In this document, the PRAM controller is the</div><div class="t m0 x9 hf y1acc ff3 fs5 fc0 sc0 ls0 ws0">MTB_RAM controller.</div><div class="t m0 x9 hf y1acd ff3 fs5 fc0 sc0 ls0 ws0">The following information is taken from the ARM CoreSight Micro Trace Buffer</div><div class="t m0 x9 hf y1ace ff3 fs5 fc0 sc0 ls0">documentation.</div><div class="t m0 x9 hf y1acf ff3 fs5 fc0 sc0 ls0 ws0">&quot;The execution trace packet consists of a pair of 32-bit words that the MTB generates</div><div class="t m0 x9 hf y1ad0 ff3 fs5 fc0 sc0 ls0 ws0">when it detects the processor PC value changes non-sequentially. A non-sequential PC</div><div class="t m0 x9 hf y1ad1 ff3 fs5 fc0 sc0 ls0 ws0">change can occur during branch instructions or during exception entry.</div><div class="t m0 x9 hf y1ad2 ff3 fs5 fc0 sc0 ls0 ws0">The processor can cause a trace packet to be generated for any instruction.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0">Introduction</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">300<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
