
IO_Tile_1_17

 (5 0)  (35 272)  (35 272)  routing T_1_17.logic_op_bnr_1 <X> T_1_17.lc_trk_g0_1
 (7 0)  (37 272)  (37 272)  Enable bit of Mux _local_links/g0_mux_1 => logic_op_bnr_1 lc_trk_g0_1
 (3 1)  (45 273)  (45 273)  IO control bit: IOUP_REN_1

 (3 6)  (45 279)  (45 279)  IO control bit: IOUP_IE_1

 (3 9)  (45 281)  (45 281)  IO control bit: IOUP_IE_0

 (16 10)  (22 283)  (22 283)  IOB_1 IO Functioning bit
 (13 11)  (53 282)  (53 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (23 285)  (23 285)  IOB_1 IO Functioning bit
 (16 14)  (22 287)  (22 287)  IOB_1 IO Functioning bit


IO_Tile_2_17

 (3 1)  (99 273)  (99 273)  IO control bit: IOUP_REN_1

 (3 6)  (99 279)  (99 279)  IO control bit: IOUP_IE_1

 (3 9)  (99 281)  (99 281)  IO control bit: IOUP_IE_0

 (4 10)  (88 283)  (88 283)  routing T_2_17.logic_op_bot_2 <X> T_2_17.lc_trk_g1_2
 (12 10)  (106 283)  (106 283)  routing T_2_17.lc_trk_g1_2 <X> T_2_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (76 283)  (76 283)  IOB_1 IO Functioning bit
 (4 11)  (88 282)  (88 282)  routing T_2_17.logic_op_bot_2 <X> T_2_17.lc_trk_g1_2
 (7 11)  (91 282)  (91 282)  Enable bit of Mux _local_links/g1_mux_2 => logic_op_bot_2 lc_trk_g1_2
 (12 11)  (106 282)  (106 282)  routing T_2_17.lc_trk_g1_2 <X> T_2_17.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (107 282)  (107 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (77 285)  (77 285)  IOB_1 IO Functioning bit
 (16 14)  (76 287)  (76 287)  IOB_1 IO Functioning bit


IO_Tile_3_17

 (3 1)  (153 273)  (153 273)  IO control bit: IOUP_REN_1

 (3 6)  (153 279)  (153 279)  IO control bit: IOUP_IE_1

 (3 9)  (153 281)  (153 281)  IO control bit: IOUP_IE_0

 (12 10)  (160 283)  (160 283)  routing T_3_17.lc_trk_g1_2 <X> T_3_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (130 283)  (130 283)  IOB_1 IO Functioning bit
 (5 11)  (143 282)  (143 282)  routing T_3_17.logic_op_bnr_2 <X> T_3_17.lc_trk_g1_2
 (7 11)  (145 282)  (145 282)  Enable bit of Mux _local_links/g1_mux_2 => logic_op_bnr_2 lc_trk_g1_2
 (12 11)  (160 282)  (160 282)  routing T_3_17.lc_trk_g1_2 <X> T_3_17.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (161 282)  (161 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (131 285)  (131 285)  IOB_1 IO Functioning bit
 (16 14)  (130 287)  (130 287)  IOB_1 IO Functioning bit


IO_Tile_4_17

 (16 0)  (172 272)  (172 272)  IOB_0 IO Functioning bit
 (3 1)  (195 273)  (195 273)  IO control bit: IOUP_REN_1

 (17 3)  (173 274)  (173 274)  IOB_0 IO Functioning bit
 (13 4)  (203 276)  (203 276)  routing T_4_17.lc_trk_g0_6 <X> T_4_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (172 276)  (172 276)  IOB_0 IO Functioning bit
 (12 5)  (202 277)  (202 277)  routing T_4_17.lc_trk_g0_6 <X> T_4_17.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (203 277)  (203 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (194 279)  (194 279)  IO control bit: IOUP_REN_0

 (3 6)  (195 279)  (195 279)  IO control bit: IOUP_IE_1

 (4 6)  (184 279)  (184 279)  routing T_4_17.logic_op_bot_6 <X> T_4_17.lc_trk_g0_6
 (7 6)  (187 279)  (187 279)  Enable bit of Mux _local_links/g0_mux_7 => logic_op_bot_7 lc_trk_g0_7
 (8 6)  (188 279)  (188 279)  routing T_4_17.logic_op_bot_7 <X> T_4_17.lc_trk_g0_7
 (4 7)  (184 278)  (184 278)  routing T_4_17.logic_op_bot_6 <X> T_4_17.lc_trk_g0_6
 (7 7)  (187 278)  (187 278)  Enable bit of Mux _local_links/g0_mux_6 => logic_op_bot_6 lc_trk_g0_6
 (8 7)  (188 278)  (188 278)  routing T_4_17.logic_op_bot_7 <X> T_4_17.lc_trk_g0_7
 (3 9)  (195 281)  (195 281)  IO control bit: IOUP_IE_0

 (13 10)  (203 283)  (203 283)  routing T_4_17.lc_trk_g0_7 <X> T_4_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (172 283)  (172 283)  IOB_1 IO Functioning bit
 (12 11)  (202 282)  (202 282)  routing T_4_17.lc_trk_g0_7 <X> T_4_17.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (203 282)  (203 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (173 285)  (173 285)  IOB_1 IO Functioning bit
 (16 14)  (172 287)  (172 287)  IOB_1 IO Functioning bit


IO_Tile_5_17

 (4 0)  (238 272)  (238 272)  routing T_5_17.logic_op_bnl_0 <X> T_5_17.lc_trk_g0_0
 (16 0)  (226 272)  (226 272)  IOB_0 IO Functioning bit
 (3 1)  (249 273)  (249 273)  IO control bit: IOUP_REN_1

 (7 1)  (241 273)  (241 273)  Enable bit of Mux _local_links/g0_mux_0 => logic_op_bnl_0 lc_trk_g0_0
 (17 3)  (227 274)  (227 274)  IOB_0 IO Functioning bit
 (16 4)  (226 276)  (226 276)  IOB_0 IO Functioning bit
 (13 5)  (257 277)  (257 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (248 279)  (248 279)  IO control bit: IOUP_REN_0

 (3 6)  (249 279)  (249 279)  IO control bit: IOUP_IE_1

 (3 9)  (249 281)  (249 281)  IO control bit: IOUP_IE_0

 (4 10)  (238 283)  (238 283)  routing T_5_17.span4_vert_10 <X> T_5_17.lc_trk_g1_2
 (12 10)  (256 283)  (256 283)  routing T_5_17.lc_trk_g1_2 <X> T_5_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (226 283)  (226 283)  IOB_1 IO Functioning bit
 (4 11)  (238 282)  (238 282)  routing T_5_17.span4_vert_10 <X> T_5_17.lc_trk_g1_2
 (6 11)  (240 282)  (240 282)  routing T_5_17.span4_vert_10 <X> T_5_17.lc_trk_g1_2
 (7 11)  (241 282)  (241 282)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_10 lc_trk_g1_2
 (12 11)  (256 282)  (256 282)  routing T_5_17.lc_trk_g1_2 <X> T_5_17.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (257 282)  (257 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (227 285)  (227 285)  IOB_1 IO Functioning bit
 (16 14)  (226 287)  (226 287)  IOB_1 IO Functioning bit


IO_Tile_6_17

 (16 0)  (280 272)  (280 272)  IOB_0 IO Functioning bit
 (3 1)  (303 273)  (303 273)  IO control bit: GIOUP1_REN_1

 (17 3)  (281 274)  (281 274)  IOB_0 IO Functioning bit
 (13 4)  (311 276)  (311 276)  routing T_6_17.lc_trk_g0_6 <X> T_6_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (280 276)  (280 276)  IOB_0 IO Functioning bit
 (12 5)  (310 277)  (310 277)  routing T_6_17.lc_trk_g0_6 <X> T_6_17.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (311 277)  (311 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (302 279)  (302 279)  IO control bit: GIOUP1_REN_0

 (3 6)  (303 279)  (303 279)  IO control bit: GIOUP1_IE_1

 (5 7)  (293 278)  (293 278)  routing T_6_17.span4_vert_22 <X> T_6_17.lc_trk_g0_6
 (6 7)  (294 278)  (294 278)  routing T_6_17.span4_vert_22 <X> T_6_17.lc_trk_g0_6
 (7 7)  (295 278)  (295 278)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_22 lc_trk_g0_6
 (3 9)  (303 281)  (303 281)  IO control bit: GIOUP1_IE_0

 (12 10)  (310 283)  (310 283)  routing T_6_17.lc_trk_g1_2 <X> T_6_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (280 283)  (280 283)  IOB_1 IO Functioning bit
 (4 11)  (292 282)  (292 282)  routing T_6_17.span12_vert_18 <X> T_6_17.lc_trk_g1_2
 (6 11)  (294 282)  (294 282)  routing T_6_17.span12_vert_18 <X> T_6_17.lc_trk_g1_2
 (7 11)  (295 282)  (295 282)  Enable bit of Mux _local_links/g1_mux_2 => span12_vert_18 lc_trk_g1_2
 (12 11)  (310 282)  (310 282)  routing T_6_17.lc_trk_g1_2 <X> T_6_17.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (311 282)  (311 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (281 285)  (281 285)  IOB_1 IO Functioning bit
 (16 14)  (280 287)  (280 287)  IOB_1 IO Functioning bit


IO_Tile_7_17

 (3 6)  (361 279)  (361 279)  IO control bit: GIOUP0_IE_1

 (3 9)  (361 281)  (361 281)  IO control bit: GIOUP0_IE_0



IO_Tile_8_17

 (3 6)  (415 279)  (415 279)  IO control bit: BIOUP_IE_1

 (3 9)  (415 281)  (415 281)  IO control bit: BIOUP_IE_0



IO_Tile_9_17

 (3 6)  (469 279)  (469 279)  IO control bit: IOUP_IE_1

 (3 9)  (469 281)  (469 281)  IO control bit: IOUP_IE_0



IO_Tile_10_17

 (3 6)  (523 279)  (523 279)  IO control bit: IOUP_IE_1

 (3 9)  (523 281)  (523 281)  IO control bit: IOUP_IE_0



IO_Tile_11_17

 (3 6)  (565 279)  (565 279)  IO control bit: IOUP_IE_1

 (3 9)  (565 281)  (565 281)  IO control bit: IOUP_IE_0



IO_Tile_12_17

 (3 6)  (619 279)  (619 279)  IO control bit: IOUP_IE_1

 (3 9)  (619 281)  (619 281)  IO control bit: IOUP_IE_0



IO_Tile_0_16

 (3 6)  (14 262)  (14 262)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 265)  (14 265)  IO control bit: IOLEFT_IE_0



LogicTile_2_16

 (14 1)  (86 257)  (86 257)  routing T_2_16.sp4_r_v_b_35 <X> T_2_16.lc_trk_g0_0
 (17 1)  (89 257)  (89 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (29 2)  (101 258)  (101 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 258)  (104 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 258)  (105 258)  routing T_2_16.lc_trk_g2_2 <X> T_2_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (107 258)  (107 258)  routing T_2_16.lc_trk_g2_7 <X> T_2_16.input_2_1
 (38 2)  (110 258)  (110 258)  LC_1 Logic Functioning bit
 (39 2)  (111 258)  (111 258)  LC_1 Logic Functioning bit
 (26 3)  (98 259)  (98 259)  routing T_2_16.lc_trk_g3_2 <X> T_2_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (99 259)  (99 259)  routing T_2_16.lc_trk_g3_2 <X> T_2_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (100 259)  (100 259)  routing T_2_16.lc_trk_g3_2 <X> T_2_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 259)  (101 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (103 259)  (103 259)  routing T_2_16.lc_trk_g2_2 <X> T_2_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (104 259)  (104 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (105 259)  (105 259)  routing T_2_16.lc_trk_g2_7 <X> T_2_16.input_2_1
 (35 3)  (107 259)  (107 259)  routing T_2_16.lc_trk_g2_7 <X> T_2_16.input_2_1
 (37 3)  (109 259)  (109 259)  LC_1 Logic Functioning bit
 (41 3)  (113 259)  (113 259)  LC_1 Logic Functioning bit
 (27 4)  (99 260)  (99 260)  routing T_2_16.lc_trk_g3_2 <X> T_2_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (100 260)  (100 260)  routing T_2_16.lc_trk_g3_2 <X> T_2_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 260)  (101 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (103 260)  (103 260)  routing T_2_16.lc_trk_g2_7 <X> T_2_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 260)  (104 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 260)  (105 260)  routing T_2_16.lc_trk_g2_7 <X> T_2_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 260)  (108 260)  LC_2 Logic Functioning bit
 (37 4)  (109 260)  (109 260)  LC_2 Logic Functioning bit
 (38 4)  (110 260)  (110 260)  LC_2 Logic Functioning bit
 (26 5)  (98 261)  (98 261)  routing T_2_16.lc_trk_g2_2 <X> T_2_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (100 261)  (100 261)  routing T_2_16.lc_trk_g2_2 <X> T_2_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 261)  (101 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 261)  (102 261)  routing T_2_16.lc_trk_g3_2 <X> T_2_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (103 261)  (103 261)  routing T_2_16.lc_trk_g2_7 <X> T_2_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (104 261)  (104 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (108 261)  (108 261)  LC_2 Logic Functioning bit
 (42 5)  (114 261)  (114 261)  LC_2 Logic Functioning bit
 (43 5)  (115 261)  (115 261)  LC_2 Logic Functioning bit
 (25 8)  (97 264)  (97 264)  routing T_2_16.sp4_v_b_26 <X> T_2_16.lc_trk_g2_2
 (22 9)  (94 265)  (94 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (95 265)  (95 265)  routing T_2_16.sp4_v_b_26 <X> T_2_16.lc_trk_g2_2
 (21 10)  (93 266)  (93 266)  routing T_2_16.sp4_v_t_18 <X> T_2_16.lc_trk_g2_7
 (22 10)  (94 266)  (94 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (95 266)  (95 266)  routing T_2_16.sp4_v_t_18 <X> T_2_16.lc_trk_g2_7
 (25 12)  (97 268)  (97 268)  routing T_2_16.sp4_v_t_23 <X> T_2_16.lc_trk_g3_2
 (22 13)  (94 269)  (94 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (95 269)  (95 269)  routing T_2_16.sp4_v_t_23 <X> T_2_16.lc_trk_g3_2
 (25 13)  (97 269)  (97 269)  routing T_2_16.sp4_v_t_23 <X> T_2_16.lc_trk_g3_2


LogicTile_4_16

 (25 0)  (193 256)  (193 256)  routing T_4_16.sp4_v_b_10 <X> T_4_16.lc_trk_g0_2
 (27 0)  (195 256)  (195 256)  routing T_4_16.lc_trk_g3_2 <X> T_4_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (196 256)  (196 256)  routing T_4_16.lc_trk_g3_2 <X> T_4_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (197 256)  (197 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (200 256)  (200 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (202 256)  (202 256)  routing T_4_16.lc_trk_g1_2 <X> T_4_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (203 256)  (203 256)  routing T_4_16.lc_trk_g2_4 <X> T_4_16.input_2_0
 (37 0)  (205 256)  (205 256)  LC_0 Logic Functioning bit
 (39 0)  (207 256)  (207 256)  LC_0 Logic Functioning bit
 (22 1)  (190 257)  (190 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (191 257)  (191 257)  routing T_4_16.sp4_v_b_10 <X> T_4_16.lc_trk_g0_2
 (25 1)  (193 257)  (193 257)  routing T_4_16.sp4_v_b_10 <X> T_4_16.lc_trk_g0_2
 (26 1)  (194 257)  (194 257)  routing T_4_16.lc_trk_g0_2 <X> T_4_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (197 257)  (197 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (198 257)  (198 257)  routing T_4_16.lc_trk_g3_2 <X> T_4_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (199 257)  (199 257)  routing T_4_16.lc_trk_g1_2 <X> T_4_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (200 257)  (200 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (201 257)  (201 257)  routing T_4_16.lc_trk_g2_4 <X> T_4_16.input_2_0
 (36 1)  (204 257)  (204 257)  LC_0 Logic Functioning bit
 (38 1)  (206 257)  (206 257)  LC_0 Logic Functioning bit
 (39 1)  (207 257)  (207 257)  LC_0 Logic Functioning bit
 (41 1)  (209 257)  (209 257)  LC_0 Logic Functioning bit
 (27 4)  (195 260)  (195 260)  routing T_4_16.lc_trk_g3_2 <X> T_4_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (196 260)  (196 260)  routing T_4_16.lc_trk_g3_2 <X> T_4_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (197 260)  (197 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (200 260)  (200 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (202 260)  (202 260)  routing T_4_16.lc_trk_g1_2 <X> T_4_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (203 260)  (203 260)  routing T_4_16.lc_trk_g2_4 <X> T_4_16.input_2_2
 (36 4)  (204 260)  (204 260)  LC_2 Logic Functioning bit
 (41 4)  (209 260)  (209 260)  LC_2 Logic Functioning bit
 (42 4)  (210 260)  (210 260)  LC_2 Logic Functioning bit
 (43 4)  (211 260)  (211 260)  LC_2 Logic Functioning bit
 (22 5)  (190 261)  (190 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (191 261)  (191 261)  routing T_4_16.sp4_v_b_18 <X> T_4_16.lc_trk_g1_2
 (24 5)  (192 261)  (192 261)  routing T_4_16.sp4_v_b_18 <X> T_4_16.lc_trk_g1_2
 (26 5)  (194 261)  (194 261)  routing T_4_16.lc_trk_g0_2 <X> T_4_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (197 261)  (197 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (198 261)  (198 261)  routing T_4_16.lc_trk_g3_2 <X> T_4_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (199 261)  (199 261)  routing T_4_16.lc_trk_g1_2 <X> T_4_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (200 261)  (200 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (201 261)  (201 261)  routing T_4_16.lc_trk_g2_4 <X> T_4_16.input_2_2
 (17 11)  (185 267)  (185 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (27 12)  (195 268)  (195 268)  routing T_4_16.lc_trk_g3_2 <X> T_4_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (196 268)  (196 268)  routing T_4_16.lc_trk_g3_2 <X> T_4_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (197 268)  (197 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (200 268)  (200 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (202 268)  (202 268)  routing T_4_16.lc_trk_g1_2 <X> T_4_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (203 268)  (203 268)  routing T_4_16.lc_trk_g2_4 <X> T_4_16.input_2_6
 (39 12)  (207 268)  (207 268)  LC_6 Logic Functioning bit
 (40 12)  (208 268)  (208 268)  LC_6 Logic Functioning bit
 (41 12)  (209 268)  (209 268)  LC_6 Logic Functioning bit
 (22 13)  (190 269)  (190 269)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (191 269)  (191 269)  routing T_4_16.sp12_v_b_18 <X> T_4_16.lc_trk_g3_2
 (25 13)  (193 269)  (193 269)  routing T_4_16.sp12_v_b_18 <X> T_4_16.lc_trk_g3_2
 (26 13)  (194 269)  (194 269)  routing T_4_16.lc_trk_g0_2 <X> T_4_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (197 269)  (197 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (198 269)  (198 269)  routing T_4_16.lc_trk_g3_2 <X> T_4_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (199 269)  (199 269)  routing T_4_16.lc_trk_g1_2 <X> T_4_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (200 269)  (200 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (201 269)  (201 269)  routing T_4_16.lc_trk_g2_4 <X> T_4_16.input_2_6
 (36 13)  (204 269)  (204 269)  LC_6 Logic Functioning bit
 (29 14)  (197 270)  (197 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (199 270)  (199 270)  routing T_4_16.lc_trk_g2_4 <X> T_4_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (200 270)  (200 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (201 270)  (201 270)  routing T_4_16.lc_trk_g2_4 <X> T_4_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (204 270)  (204 270)  LC_7 Logic Functioning bit
 (42 14)  (210 270)  (210 270)  LC_7 Logic Functioning bit
 (26 15)  (194 271)  (194 271)  routing T_4_16.lc_trk_g3_2 <X> T_4_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (195 271)  (195 271)  routing T_4_16.lc_trk_g3_2 <X> T_4_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (196 271)  (196 271)  routing T_4_16.lc_trk_g3_2 <X> T_4_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (197 271)  (197 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (198 271)  (198 271)  routing T_4_16.lc_trk_g0_2 <X> T_4_16.wire_logic_cluster/lc_7/in_1
 (32 15)  (200 271)  (200 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (202 271)  (202 271)  routing T_4_16.lc_trk_g1_2 <X> T_4_16.input_2_7
 (35 15)  (203 271)  (203 271)  routing T_4_16.lc_trk_g1_2 <X> T_4_16.input_2_7
 (37 15)  (205 271)  (205 271)  LC_7 Logic Functioning bit
 (38 15)  (206 271)  (206 271)  LC_7 Logic Functioning bit
 (40 15)  (208 271)  (208 271)  LC_7 Logic Functioning bit


IO_Tile_13_16

 (3 6)  (649 262)  (649 262)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 265)  (649 265)  IO control bit: IORIGHT_IE_0



IO_Tile_0_15

 (3 6)  (14 246)  (14 246)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 249)  (14 249)  IO control bit: IOLEFT_IE_0



RAM_Tile_3_15

 (7 1)  (133 241)  (133 241)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_15

 (3 0)  (171 240)  (171 240)  routing T_4_15.sp12_h_r_0 <X> T_4_15.sp12_v_b_0
 (3 1)  (171 241)  (171 241)  routing T_4_15.sp12_h_r_0 <X> T_4_15.sp12_v_b_0


LogicTile_5_15

 (16 0)  (238 240)  (238 240)  routing T_5_15.sp4_v_b_9 <X> T_5_15.lc_trk_g0_1
 (17 0)  (239 240)  (239 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (240 240)  (240 240)  routing T_5_15.sp4_v_b_9 <X> T_5_15.lc_trk_g0_1
 (18 1)  (240 241)  (240 241)  routing T_5_15.sp4_v_b_9 <X> T_5_15.lc_trk_g0_1
 (22 2)  (244 242)  (244 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (245 242)  (245 242)  routing T_5_15.sp4_v_b_23 <X> T_5_15.lc_trk_g0_7
 (24 2)  (246 242)  (246 242)  routing T_5_15.sp4_v_b_23 <X> T_5_15.lc_trk_g0_7
 (28 2)  (250 242)  (250 242)  routing T_5_15.lc_trk_g2_6 <X> T_5_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (251 242)  (251 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (252 242)  (252 242)  routing T_5_15.lc_trk_g2_6 <X> T_5_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (253 242)  (253 242)  routing T_5_15.lc_trk_g0_4 <X> T_5_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (254 242)  (254 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (257 242)  (257 242)  routing T_5_15.lc_trk_g0_7 <X> T_5_15.input_2_1
 (36 2)  (258 242)  (258 242)  LC_1 Logic Functioning bit
 (39 2)  (261 242)  (261 242)  LC_1 Logic Functioning bit
 (15 3)  (237 243)  (237 243)  routing T_5_15.bot_op_4 <X> T_5_15.lc_trk_g0_4
 (17 3)  (239 243)  (239 243)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (29 3)  (251 243)  (251 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (252 243)  (252 243)  routing T_5_15.lc_trk_g2_6 <X> T_5_15.wire_logic_cluster/lc_1/in_1
 (32 3)  (254 243)  (254 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (257 243)  (257 243)  routing T_5_15.lc_trk_g0_7 <X> T_5_15.input_2_1
 (37 3)  (259 243)  (259 243)  LC_1 Logic Functioning bit
 (42 3)  (264 243)  (264 243)  LC_1 Logic Functioning bit
 (51 3)  (273 243)  (273 243)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (11 8)  (233 248)  (233 248)  routing T_5_15.sp4_h_r_3 <X> T_5_15.sp4_v_b_8
 (22 11)  (244 251)  (244 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6


LogicTile_6_15

 (5 1)  (281 241)  (281 241)  routing T_6_15.sp4_h_r_0 <X> T_6_15.sp4_v_b_0
 (22 4)  (298 244)  (298 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (5 5)  (281 245)  (281 245)  routing T_6_15.sp4_h_r_3 <X> T_6_15.sp4_v_b_3
 (21 5)  (297 245)  (297 245)  routing T_6_15.sp4_r_v_b_27 <X> T_6_15.lc_trk_g1_3
 (26 6)  (302 246)  (302 246)  routing T_6_15.lc_trk_g3_4 <X> T_6_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (303 246)  (303 246)  routing T_6_15.lc_trk_g3_1 <X> T_6_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (304 246)  (304 246)  routing T_6_15.lc_trk_g3_1 <X> T_6_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (305 246)  (305 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (308 246)  (308 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (310 246)  (310 246)  routing T_6_15.lc_trk_g1_3 <X> T_6_15.wire_logic_cluster/lc_3/in_3
 (37 6)  (313 246)  (313 246)  LC_3 Logic Functioning bit
 (39 6)  (315 246)  (315 246)  LC_3 Logic Functioning bit
 (42 6)  (318 246)  (318 246)  LC_3 Logic Functioning bit
 (52 6)  (328 246)  (328 246)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (27 7)  (303 247)  (303 247)  routing T_6_15.lc_trk_g3_4 <X> T_6_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (304 247)  (304 247)  routing T_6_15.lc_trk_g3_4 <X> T_6_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (305 247)  (305 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (307 247)  (307 247)  routing T_6_15.lc_trk_g1_3 <X> T_6_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (308 247)  (308 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (309 247)  (309 247)  routing T_6_15.lc_trk_g3_2 <X> T_6_15.input_2_3
 (34 7)  (310 247)  (310 247)  routing T_6_15.lc_trk_g3_2 <X> T_6_15.input_2_3
 (35 7)  (311 247)  (311 247)  routing T_6_15.lc_trk_g3_2 <X> T_6_15.input_2_3
 (37 7)  (313 247)  (313 247)  LC_3 Logic Functioning bit
 (42 7)  (318 247)  (318 247)  LC_3 Logic Functioning bit
 (43 7)  (319 247)  (319 247)  LC_3 Logic Functioning bit
 (11 8)  (287 248)  (287 248)  routing T_6_15.sp4_h_r_3 <X> T_6_15.sp4_v_b_8
 (16 12)  (292 252)  (292 252)  routing T_6_15.sp4_v_t_12 <X> T_6_15.lc_trk_g3_1
 (17 12)  (293 252)  (293 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (294 252)  (294 252)  routing T_6_15.sp4_v_t_12 <X> T_6_15.lc_trk_g3_1
 (22 13)  (298 253)  (298 253)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (299 253)  (299 253)  routing T_6_15.sp12_v_b_18 <X> T_6_15.lc_trk_g3_2
 (25 13)  (301 253)  (301 253)  routing T_6_15.sp12_v_b_18 <X> T_6_15.lc_trk_g3_2
 (14 14)  (290 254)  (290 254)  routing T_6_15.bnl_op_4 <X> T_6_15.lc_trk_g3_4
 (26 14)  (302 254)  (302 254)  routing T_6_15.lc_trk_g3_4 <X> T_6_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (303 254)  (303 254)  routing T_6_15.lc_trk_g3_1 <X> T_6_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (304 254)  (304 254)  routing T_6_15.lc_trk_g3_1 <X> T_6_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (305 254)  (305 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (308 254)  (308 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (310 254)  (310 254)  routing T_6_15.lc_trk_g1_3 <X> T_6_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (312 254)  (312 254)  LC_7 Logic Functioning bit
 (39 14)  (315 254)  (315 254)  LC_7 Logic Functioning bit
 (41 14)  (317 254)  (317 254)  LC_7 Logic Functioning bit
 (42 14)  (318 254)  (318 254)  LC_7 Logic Functioning bit
 (51 14)  (327 254)  (327 254)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (290 255)  (290 255)  routing T_6_15.bnl_op_4 <X> T_6_15.lc_trk_g3_4
 (17 15)  (293 255)  (293 255)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (19 15)  (295 255)  (295 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (27 15)  (303 255)  (303 255)  routing T_6_15.lc_trk_g3_4 <X> T_6_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (304 255)  (304 255)  routing T_6_15.lc_trk_g3_4 <X> T_6_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (305 255)  (305 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (307 255)  (307 255)  routing T_6_15.lc_trk_g1_3 <X> T_6_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (308 255)  (308 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (309 255)  (309 255)  routing T_6_15.lc_trk_g3_2 <X> T_6_15.input_2_7
 (34 15)  (310 255)  (310 255)  routing T_6_15.lc_trk_g3_2 <X> T_6_15.input_2_7
 (35 15)  (311 255)  (311 255)  routing T_6_15.lc_trk_g3_2 <X> T_6_15.input_2_7
 (37 15)  (313 255)  (313 255)  LC_7 Logic Functioning bit


RAM_Tile_10_15

 (7 1)  (503 241)  (503 241)  Ram config bit: MEMB_Power_Up_Control

 (6 3)  (502 243)  (502 243)  routing T_10_15.sp4_h_r_0 <X> T_10_15.sp4_h_l_37
 (5 6)  (501 246)  (501 246)  routing T_10_15.sp4_h_r_0 <X> T_10_15.sp4_h_l_38
 (4 7)  (500 247)  (500 247)  routing T_10_15.sp4_h_r_0 <X> T_10_15.sp4_h_l_38


IO_Tile_13_15

 (1 0)  (647 240)  (647 240)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_24
 (17 3)  (663 243)  (663 243)  IOB_0 IO Functioning bit
 (17 5)  (663 245)  (663 245)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (648 246)  (648 246)  IO control bit: IORIGHT_REN_0

 (3 6)  (649 246)  (649 246)  IO control bit: IORIGHT_IE_1



IO_Tile_0_14

 (16 0)  (1 224)  (1 224)  IOB_0 IO Functioning bit
 (3 1)  (14 225)  (14 225)  IO control bit: BIOLEFT_REN_1

 (17 3)  (0 227)  (0 227)  IOB_0 IO Functioning bit
 (12 4)  (5 228)  (5 228)  routing T_0_14.lc_trk_g1_1 <X> T_0_14.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 228)  (1 228)  IOB_0 IO Functioning bit
 (13 5)  (4 229)  (4 229)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 230)  (15 230)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 230)  (14 230)  IO control bit: BIOLEFT_IE_1

 (7 8)  (10 232)  (10 232)  Enable bit of Mux _local_links/g1_mux_1 => logic_op_rgt_1 lc_trk_g1_1
 (8 8)  (9 232)  (9 232)  routing T_0_14.logic_op_rgt_1 <X> T_0_14.lc_trk_g1_1
 (3 9)  (14 233)  (14 233)  IO control bit: BIOLEFT_IE_0

 (8 9)  (9 233)  (9 233)  routing T_0_14.logic_op_rgt_1 <X> T_0_14.lc_trk_g1_1
 (12 10)  (5 234)  (5 234)  routing T_0_14.lc_trk_g1_6 <X> T_0_14.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 234)  (4 234)  routing T_0_14.lc_trk_g1_6 <X> T_0_14.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 234)  (1 234)  IOB_1 IO Functioning bit
 (12 11)  (5 235)  (5 235)  routing T_0_14.lc_trk_g1_6 <X> T_0_14.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 235)  (4 235)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 237)  (0 237)  IOB_1 IO Functioning bit
 (4 14)  (13 238)  (13 238)  routing T_0_14.logic_op_rgt_6 <X> T_0_14.lc_trk_g1_6
 (16 14)  (1 238)  (1 238)  IOB_1 IO Functioning bit
 (4 15)  (13 239)  (13 239)  routing T_0_14.logic_op_rgt_6 <X> T_0_14.lc_trk_g1_6
 (7 15)  (10 239)  (10 239)  Enable bit of Mux _local_links/g1_mux_6 => logic_op_rgt_6 lc_trk_g1_6


LogicTile_1_14

 (22 1)  (40 225)  (40 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (43 225)  (43 225)  routing T_1_14.sp4_r_v_b_33 <X> T_1_14.lc_trk_g0_2
 (26 2)  (44 226)  (44 226)  routing T_1_14.lc_trk_g2_7 <X> T_1_14.wire_logic_cluster/lc_1/in_0
 (29 2)  (47 226)  (47 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (49 226)  (49 226)  routing T_1_14.lc_trk_g2_6 <X> T_1_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 226)  (50 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 226)  (51 226)  routing T_1_14.lc_trk_g2_6 <X> T_1_14.wire_logic_cluster/lc_1/in_3
 (40 2)  (58 226)  (58 226)  LC_1 Logic Functioning bit
 (26 3)  (44 227)  (44 227)  routing T_1_14.lc_trk_g2_7 <X> T_1_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (46 227)  (46 227)  routing T_1_14.lc_trk_g2_7 <X> T_1_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 227)  (47 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (48 227)  (48 227)  routing T_1_14.lc_trk_g0_2 <X> T_1_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (49 227)  (49 227)  routing T_1_14.lc_trk_g2_6 <X> T_1_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (50 227)  (50 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (52 227)  (52 227)  routing T_1_14.lc_trk_g1_0 <X> T_1_14.input_2_1
 (36 3)  (54 227)  (54 227)  LC_1 Logic Functioning bit
 (39 3)  (57 227)  (57 227)  LC_1 Logic Functioning bit
 (41 3)  (59 227)  (59 227)  LC_1 Logic Functioning bit
 (16 5)  (34 229)  (34 229)  routing T_1_14.sp12_h_r_8 <X> T_1_14.lc_trk_g1_0
 (17 5)  (35 229)  (35 229)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (22 10)  (40 234)  (40 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (39 235)  (39 235)  routing T_1_14.sp4_r_v_b_39 <X> T_1_14.lc_trk_g2_7
 (22 11)  (40 235)  (40 235)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (41 235)  (41 235)  routing T_1_14.sp12_v_t_21 <X> T_1_14.lc_trk_g2_6
 (25 11)  (43 235)  (43 235)  routing T_1_14.sp12_v_t_21 <X> T_1_14.lc_trk_g2_6
 (28 12)  (46 236)  (46 236)  routing T_1_14.lc_trk_g2_7 <X> T_1_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 236)  (47 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 236)  (48 236)  routing T_1_14.lc_trk_g2_7 <X> T_1_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (50 236)  (50 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (52 236)  (52 236)  routing T_1_14.lc_trk_g1_0 <X> T_1_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (53 236)  (53 236)  routing T_1_14.lc_trk_g2_6 <X> T_1_14.input_2_6
 (39 12)  (57 236)  (57 236)  LC_6 Logic Functioning bit
 (43 12)  (61 236)  (61 236)  LC_6 Logic Functioning bit
 (26 13)  (44 237)  (44 237)  routing T_1_14.lc_trk_g0_2 <X> T_1_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 237)  (47 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (48 237)  (48 237)  routing T_1_14.lc_trk_g2_7 <X> T_1_14.wire_logic_cluster/lc_6/in_1
 (32 13)  (50 237)  (50 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (51 237)  (51 237)  routing T_1_14.lc_trk_g2_6 <X> T_1_14.input_2_6
 (35 13)  (53 237)  (53 237)  routing T_1_14.lc_trk_g2_6 <X> T_1_14.input_2_6
 (37 13)  (55 237)  (55 237)  LC_6 Logic Functioning bit
 (39 13)  (57 237)  (57 237)  LC_6 Logic Functioning bit
 (40 13)  (58 237)  (58 237)  LC_6 Logic Functioning bit


LogicTile_2_14

 (22 1)  (94 225)  (94 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (95 225)  (95 225)  routing T_2_14.sp4_h_r_2 <X> T_2_14.lc_trk_g0_2
 (24 1)  (96 225)  (96 225)  routing T_2_14.sp4_h_r_2 <X> T_2_14.lc_trk_g0_2
 (25 1)  (97 225)  (97 225)  routing T_2_14.sp4_h_r_2 <X> T_2_14.lc_trk_g0_2
 (13 2)  (85 226)  (85 226)  routing T_2_14.sp4_h_r_2 <X> T_2_14.sp4_v_t_39
 (12 3)  (84 227)  (84 227)  routing T_2_14.sp4_h_r_2 <X> T_2_14.sp4_v_t_39
 (15 4)  (87 228)  (87 228)  routing T_2_14.sp4_h_r_1 <X> T_2_14.lc_trk_g1_1
 (16 4)  (88 228)  (88 228)  routing T_2_14.sp4_h_r_1 <X> T_2_14.lc_trk_g1_1
 (17 4)  (89 228)  (89 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (25 4)  (97 228)  (97 228)  routing T_2_14.sp4_h_r_10 <X> T_2_14.lc_trk_g1_2
 (27 4)  (99 228)  (99 228)  routing T_2_14.lc_trk_g1_2 <X> T_2_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 228)  (101 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (103 228)  (103 228)  routing T_2_14.lc_trk_g1_6 <X> T_2_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 228)  (104 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (106 228)  (106 228)  routing T_2_14.lc_trk_g1_6 <X> T_2_14.wire_logic_cluster/lc_2/in_3
 (38 4)  (110 228)  (110 228)  LC_2 Logic Functioning bit
 (42 4)  (114 228)  (114 228)  LC_2 Logic Functioning bit
 (52 4)  (124 228)  (124 228)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (18 5)  (90 229)  (90 229)  routing T_2_14.sp4_h_r_1 <X> T_2_14.lc_trk_g1_1
 (22 5)  (94 229)  (94 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (95 229)  (95 229)  routing T_2_14.sp4_h_r_10 <X> T_2_14.lc_trk_g1_2
 (24 5)  (96 229)  (96 229)  routing T_2_14.sp4_h_r_10 <X> T_2_14.lc_trk_g1_2
 (26 5)  (98 229)  (98 229)  routing T_2_14.lc_trk_g0_2 <X> T_2_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 229)  (101 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 229)  (102 229)  routing T_2_14.lc_trk_g1_2 <X> T_2_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (103 229)  (103 229)  routing T_2_14.lc_trk_g1_6 <X> T_2_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (104 229)  (104 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (106 229)  (106 229)  routing T_2_14.lc_trk_g1_1 <X> T_2_14.input_2_2
 (37 5)  (109 229)  (109 229)  LC_2 Logic Functioning bit
 (40 5)  (112 229)  (112 229)  LC_2 Logic Functioning bit
 (42 5)  (114 229)  (114 229)  LC_2 Logic Functioning bit
 (25 6)  (97 230)  (97 230)  routing T_2_14.sp4_h_r_14 <X> T_2_14.lc_trk_g1_6
 (22 7)  (94 231)  (94 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (95 231)  (95 231)  routing T_2_14.sp4_h_r_14 <X> T_2_14.lc_trk_g1_6
 (24 7)  (96 231)  (96 231)  routing T_2_14.sp4_h_r_14 <X> T_2_14.lc_trk_g1_6
 (8 11)  (80 235)  (80 235)  routing T_2_14.sp4_h_r_1 <X> T_2_14.sp4_v_t_42
 (9 11)  (81 235)  (81 235)  routing T_2_14.sp4_h_r_1 <X> T_2_14.sp4_v_t_42
 (10 11)  (82 235)  (82 235)  routing T_2_14.sp4_h_r_1 <X> T_2_14.sp4_v_t_42
 (8 15)  (80 239)  (80 239)  routing T_2_14.sp4_h_r_10 <X> T_2_14.sp4_v_t_47
 (9 15)  (81 239)  (81 239)  routing T_2_14.sp4_h_r_10 <X> T_2_14.sp4_v_t_47


RAM_Tile_3_14

 (13 14)  (139 238)  (139 238)  routing T_3_14.sp4_h_r_11 <X> T_3_14.sp4_v_t_46
 (12 15)  (138 239)  (138 239)  routing T_3_14.sp4_h_r_11 <X> T_3_14.sp4_v_t_46


LogicTile_4_14

 (26 0)  (194 224)  (194 224)  routing T_4_14.lc_trk_g3_7 <X> T_4_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (195 224)  (195 224)  routing T_4_14.lc_trk_g3_0 <X> T_4_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (196 224)  (196 224)  routing T_4_14.lc_trk_g3_0 <X> T_4_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (197 224)  (197 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (199 224)  (199 224)  routing T_4_14.lc_trk_g1_6 <X> T_4_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (200 224)  (200 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (202 224)  (202 224)  routing T_4_14.lc_trk_g1_6 <X> T_4_14.wire_logic_cluster/lc_0/in_3
 (26 1)  (194 225)  (194 225)  routing T_4_14.lc_trk_g3_7 <X> T_4_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (195 225)  (195 225)  routing T_4_14.lc_trk_g3_7 <X> T_4_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (196 225)  (196 225)  routing T_4_14.lc_trk_g3_7 <X> T_4_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (197 225)  (197 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (199 225)  (199 225)  routing T_4_14.lc_trk_g1_6 <X> T_4_14.wire_logic_cluster/lc_0/in_3
 (36 1)  (204 225)  (204 225)  LC_0 Logic Functioning bit
 (38 1)  (206 225)  (206 225)  LC_0 Logic Functioning bit
 (2 2)  (170 226)  (170 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (27 2)  (195 226)  (195 226)  routing T_4_14.lc_trk_g3_1 <X> T_4_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (196 226)  (196 226)  routing T_4_14.lc_trk_g3_1 <X> T_4_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (197 226)  (197 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (199 226)  (199 226)  routing T_4_14.lc_trk_g1_5 <X> T_4_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (200 226)  (200 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (202 226)  (202 226)  routing T_4_14.lc_trk_g1_5 <X> T_4_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (204 226)  (204 226)  LC_1 Logic Functioning bit
 (38 2)  (206 226)  (206 226)  LC_1 Logic Functioning bit
 (41 2)  (209 226)  (209 226)  LC_1 Logic Functioning bit
 (43 2)  (211 226)  (211 226)  LC_1 Logic Functioning bit
 (45 2)  (213 226)  (213 226)  LC_1 Logic Functioning bit
 (50 2)  (218 226)  (218 226)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (168 227)  (168 227)  routing T_4_14.glb_netwk_1 <X> T_4_14.wire_logic_cluster/lc_7/clk
 (26 3)  (194 227)  (194 227)  routing T_4_14.lc_trk_g2_3 <X> T_4_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (196 227)  (196 227)  routing T_4_14.lc_trk_g2_3 <X> T_4_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (197 227)  (197 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (37 3)  (205 227)  (205 227)  LC_1 Logic Functioning bit
 (38 3)  (206 227)  (206 227)  LC_1 Logic Functioning bit
 (41 3)  (209 227)  (209 227)  LC_1 Logic Functioning bit
 (43 3)  (211 227)  (211 227)  LC_1 Logic Functioning bit
 (47 3)  (215 227)  (215 227)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (219 227)  (219 227)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (21 4)  (189 228)  (189 228)  routing T_4_14.wire_logic_cluster/lc_3/out <X> T_4_14.lc_trk_g1_3
 (22 4)  (190 228)  (190 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (194 228)  (194 228)  routing T_4_14.lc_trk_g3_7 <X> T_4_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (195 228)  (195 228)  routing T_4_14.lc_trk_g3_0 <X> T_4_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (196 228)  (196 228)  routing T_4_14.lc_trk_g3_0 <X> T_4_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (197 228)  (197 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (199 228)  (199 228)  routing T_4_14.lc_trk_g1_6 <X> T_4_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (200 228)  (200 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (202 228)  (202 228)  routing T_4_14.lc_trk_g1_6 <X> T_4_14.wire_logic_cluster/lc_2/in_3
 (26 5)  (194 229)  (194 229)  routing T_4_14.lc_trk_g3_7 <X> T_4_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (195 229)  (195 229)  routing T_4_14.lc_trk_g3_7 <X> T_4_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (196 229)  (196 229)  routing T_4_14.lc_trk_g3_7 <X> T_4_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (197 229)  (197 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (199 229)  (199 229)  routing T_4_14.lc_trk_g1_6 <X> T_4_14.wire_logic_cluster/lc_2/in_3
 (41 5)  (209 229)  (209 229)  LC_2 Logic Functioning bit
 (43 5)  (211 229)  (211 229)  LC_2 Logic Functioning bit
 (17 6)  (185 230)  (185 230)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (186 230)  (186 230)  routing T_4_14.bnr_op_5 <X> T_4_14.lc_trk_g1_5
 (25 6)  (193 230)  (193 230)  routing T_4_14.bnr_op_6 <X> T_4_14.lc_trk_g1_6
 (27 6)  (195 230)  (195 230)  routing T_4_14.lc_trk_g1_3 <X> T_4_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (197 230)  (197 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (199 230)  (199 230)  routing T_4_14.lc_trk_g1_5 <X> T_4_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (200 230)  (200 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (202 230)  (202 230)  routing T_4_14.lc_trk_g1_5 <X> T_4_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (204 230)  (204 230)  LC_3 Logic Functioning bit
 (38 6)  (206 230)  (206 230)  LC_3 Logic Functioning bit
 (41 6)  (209 230)  (209 230)  LC_3 Logic Functioning bit
 (43 6)  (211 230)  (211 230)  LC_3 Logic Functioning bit
 (45 6)  (213 230)  (213 230)  LC_3 Logic Functioning bit
 (46 6)  (214 230)  (214 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (218 230)  (218 230)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (220 230)  (220 230)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (18 7)  (186 231)  (186 231)  routing T_4_14.bnr_op_5 <X> T_4_14.lc_trk_g1_5
 (22 7)  (190 231)  (190 231)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (193 231)  (193 231)  routing T_4_14.bnr_op_6 <X> T_4_14.lc_trk_g1_6
 (26 7)  (194 231)  (194 231)  routing T_4_14.lc_trk_g2_3 <X> T_4_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (196 231)  (196 231)  routing T_4_14.lc_trk_g2_3 <X> T_4_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (197 231)  (197 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (198 231)  (198 231)  routing T_4_14.lc_trk_g1_3 <X> T_4_14.wire_logic_cluster/lc_3/in_1
 (37 7)  (205 231)  (205 231)  LC_3 Logic Functioning bit
 (38 7)  (206 231)  (206 231)  LC_3 Logic Functioning bit
 (41 7)  (209 231)  (209 231)  LC_3 Logic Functioning bit
 (43 7)  (211 231)  (211 231)  LC_3 Logic Functioning bit
 (47 7)  (215 231)  (215 231)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (14 8)  (182 232)  (182 232)  routing T_4_14.rgt_op_0 <X> T_4_14.lc_trk_g2_0
 (21 8)  (189 232)  (189 232)  routing T_4_14.sp12_v_t_0 <X> T_4_14.lc_trk_g2_3
 (22 8)  (190 232)  (190 232)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (192 232)  (192 232)  routing T_4_14.sp12_v_t_0 <X> T_4_14.lc_trk_g2_3
 (26 8)  (194 232)  (194 232)  routing T_4_14.lc_trk_g3_7 <X> T_4_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (195 232)  (195 232)  routing T_4_14.lc_trk_g3_0 <X> T_4_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (196 232)  (196 232)  routing T_4_14.lc_trk_g3_0 <X> T_4_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (197 232)  (197 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (199 232)  (199 232)  routing T_4_14.lc_trk_g1_6 <X> T_4_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (200 232)  (200 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (202 232)  (202 232)  routing T_4_14.lc_trk_g1_6 <X> T_4_14.wire_logic_cluster/lc_4/in_3
 (40 8)  (208 232)  (208 232)  LC_4 Logic Functioning bit
 (42 8)  (210 232)  (210 232)  LC_4 Logic Functioning bit
 (15 9)  (183 233)  (183 233)  routing T_4_14.rgt_op_0 <X> T_4_14.lc_trk_g2_0
 (17 9)  (185 233)  (185 233)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (21 9)  (189 233)  (189 233)  routing T_4_14.sp12_v_t_0 <X> T_4_14.lc_trk_g2_3
 (26 9)  (194 233)  (194 233)  routing T_4_14.lc_trk_g3_7 <X> T_4_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (195 233)  (195 233)  routing T_4_14.lc_trk_g3_7 <X> T_4_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (196 233)  (196 233)  routing T_4_14.lc_trk_g3_7 <X> T_4_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (197 233)  (197 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (199 233)  (199 233)  routing T_4_14.lc_trk_g1_6 <X> T_4_14.wire_logic_cluster/lc_4/in_3
 (27 10)  (195 234)  (195 234)  routing T_4_14.lc_trk_g3_5 <X> T_4_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (196 234)  (196 234)  routing T_4_14.lc_trk_g3_5 <X> T_4_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (197 234)  (197 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (198 234)  (198 234)  routing T_4_14.lc_trk_g3_5 <X> T_4_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (199 234)  (199 234)  routing T_4_14.lc_trk_g1_5 <X> T_4_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (200 234)  (200 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (202 234)  (202 234)  routing T_4_14.lc_trk_g1_5 <X> T_4_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (204 234)  (204 234)  LC_5 Logic Functioning bit
 (38 10)  (206 234)  (206 234)  LC_5 Logic Functioning bit
 (41 10)  (209 234)  (209 234)  LC_5 Logic Functioning bit
 (43 10)  (211 234)  (211 234)  LC_5 Logic Functioning bit
 (45 10)  (213 234)  (213 234)  LC_5 Logic Functioning bit
 (46 10)  (214 234)  (214 234)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (218 234)  (218 234)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (219 234)  (219 234)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (26 11)  (194 235)  (194 235)  routing T_4_14.lc_trk_g2_3 <X> T_4_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (196 235)  (196 235)  routing T_4_14.lc_trk_g2_3 <X> T_4_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (197 235)  (197 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (37 11)  (205 235)  (205 235)  LC_5 Logic Functioning bit
 (38 11)  (206 235)  (206 235)  LC_5 Logic Functioning bit
 (41 11)  (209 235)  (209 235)  LC_5 Logic Functioning bit
 (43 11)  (211 235)  (211 235)  LC_5 Logic Functioning bit
 (14 12)  (182 236)  (182 236)  routing T_4_14.rgt_op_0 <X> T_4_14.lc_trk_g3_0
 (17 12)  (185 236)  (185 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (186 236)  (186 236)  routing T_4_14.wire_logic_cluster/lc_1/out <X> T_4_14.lc_trk_g3_1
 (26 12)  (194 236)  (194 236)  routing T_4_14.lc_trk_g3_7 <X> T_4_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (195 236)  (195 236)  routing T_4_14.lc_trk_g3_0 <X> T_4_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (196 236)  (196 236)  routing T_4_14.lc_trk_g3_0 <X> T_4_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (197 236)  (197 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (199 236)  (199 236)  routing T_4_14.lc_trk_g1_6 <X> T_4_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (200 236)  (200 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (202 236)  (202 236)  routing T_4_14.lc_trk_g1_6 <X> T_4_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (204 236)  (204 236)  LC_6 Logic Functioning bit
 (38 12)  (206 236)  (206 236)  LC_6 Logic Functioning bit
 (15 13)  (183 237)  (183 237)  routing T_4_14.rgt_op_0 <X> T_4_14.lc_trk_g3_0
 (17 13)  (185 237)  (185 237)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (26 13)  (194 237)  (194 237)  routing T_4_14.lc_trk_g3_7 <X> T_4_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (195 237)  (195 237)  routing T_4_14.lc_trk_g3_7 <X> T_4_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (196 237)  (196 237)  routing T_4_14.lc_trk_g3_7 <X> T_4_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (197 237)  (197 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (199 237)  (199 237)  routing T_4_14.lc_trk_g1_6 <X> T_4_14.wire_logic_cluster/lc_6/in_3
 (17 14)  (185 238)  (185 238)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (186 238)  (186 238)  routing T_4_14.wire_logic_cluster/lc_5/out <X> T_4_14.lc_trk_g3_5
 (21 14)  (189 238)  (189 238)  routing T_4_14.rgt_op_7 <X> T_4_14.lc_trk_g3_7
 (22 14)  (190 238)  (190 238)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (192 238)  (192 238)  routing T_4_14.rgt_op_7 <X> T_4_14.lc_trk_g3_7
 (26 14)  (194 238)  (194 238)  routing T_4_14.lc_trk_g1_6 <X> T_4_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (195 238)  (195 238)  routing T_4_14.lc_trk_g3_7 <X> T_4_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (196 238)  (196 238)  routing T_4_14.lc_trk_g3_7 <X> T_4_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (197 238)  (197 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (198 238)  (198 238)  routing T_4_14.lc_trk_g3_7 <X> T_4_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (200 238)  (200 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (201 238)  (201 238)  routing T_4_14.lc_trk_g2_0 <X> T_4_14.wire_logic_cluster/lc_7/in_3
 (26 15)  (194 239)  (194 239)  routing T_4_14.lc_trk_g1_6 <X> T_4_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (195 239)  (195 239)  routing T_4_14.lc_trk_g1_6 <X> T_4_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (197 239)  (197 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (198 239)  (198 239)  routing T_4_14.lc_trk_g3_7 <X> T_4_14.wire_logic_cluster/lc_7/in_1
 (36 15)  (204 239)  (204 239)  LC_7 Logic Functioning bit
 (38 15)  (206 239)  (206 239)  LC_7 Logic Functioning bit


LogicTile_5_14

 (25 0)  (247 224)  (247 224)  routing T_5_14.bnr_op_2 <X> T_5_14.lc_trk_g0_2
 (27 0)  (249 224)  (249 224)  routing T_5_14.lc_trk_g1_6 <X> T_5_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (251 224)  (251 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (252 224)  (252 224)  routing T_5_14.lc_trk_g1_6 <X> T_5_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (253 224)  (253 224)  routing T_5_14.lc_trk_g0_5 <X> T_5_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (254 224)  (254 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (41 0)  (263 224)  (263 224)  LC_0 Logic Functioning bit
 (45 0)  (267 224)  (267 224)  LC_0 Logic Functioning bit
 (22 1)  (244 225)  (244 225)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (247 225)  (247 225)  routing T_5_14.bnr_op_2 <X> T_5_14.lc_trk_g0_2
 (28 1)  (250 225)  (250 225)  routing T_5_14.lc_trk_g2_0 <X> T_5_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (251 225)  (251 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (252 225)  (252 225)  routing T_5_14.lc_trk_g1_6 <X> T_5_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (254 225)  (254 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (257 225)  (257 225)  routing T_5_14.lc_trk_g0_2 <X> T_5_14.input_2_0
 (38 1)  (260 225)  (260 225)  LC_0 Logic Functioning bit
 (39 1)  (261 225)  (261 225)  LC_0 Logic Functioning bit
 (40 1)  (262 225)  (262 225)  LC_0 Logic Functioning bit
 (2 2)  (224 226)  (224 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (15 2)  (237 226)  (237 226)  routing T_5_14.bot_op_5 <X> T_5_14.lc_trk_g0_5
 (17 2)  (239 226)  (239 226)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 2)  (248 226)  (248 226)  routing T_5_14.lc_trk_g1_6 <X> T_5_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (249 226)  (249 226)  routing T_5_14.lc_trk_g1_7 <X> T_5_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (251 226)  (251 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (252 226)  (252 226)  routing T_5_14.lc_trk_g1_7 <X> T_5_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (254 226)  (254 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (255 226)  (255 226)  routing T_5_14.lc_trk_g2_0 <X> T_5_14.wire_logic_cluster/lc_1/in_3
 (0 3)  (222 227)  (222 227)  routing T_5_14.glb_netwk_1 <X> T_5_14.wire_logic_cluster/lc_7/clk
 (26 3)  (248 227)  (248 227)  routing T_5_14.lc_trk_g1_6 <X> T_5_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (249 227)  (249 227)  routing T_5_14.lc_trk_g1_6 <X> T_5_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (251 227)  (251 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (252 227)  (252 227)  routing T_5_14.lc_trk_g1_7 <X> T_5_14.wire_logic_cluster/lc_1/in_1
 (40 3)  (262 227)  (262 227)  LC_1 Logic Functioning bit
 (42 3)  (264 227)  (264 227)  LC_1 Logic Functioning bit
 (25 4)  (247 228)  (247 228)  routing T_5_14.bnr_op_2 <X> T_5_14.lc_trk_g1_2
 (26 4)  (248 228)  (248 228)  routing T_5_14.lc_trk_g2_6 <X> T_5_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (249 228)  (249 228)  routing T_5_14.lc_trk_g3_2 <X> T_5_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (250 228)  (250 228)  routing T_5_14.lc_trk_g3_2 <X> T_5_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (251 228)  (251 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (253 228)  (253 228)  routing T_5_14.lc_trk_g0_5 <X> T_5_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (254 228)  (254 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (258 228)  (258 228)  LC_2 Logic Functioning bit
 (38 4)  (260 228)  (260 228)  LC_2 Logic Functioning bit
 (41 4)  (263 228)  (263 228)  LC_2 Logic Functioning bit
 (43 4)  (265 228)  (265 228)  LC_2 Logic Functioning bit
 (45 4)  (267 228)  (267 228)  LC_2 Logic Functioning bit
 (50 4)  (272 228)  (272 228)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (244 229)  (244 229)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (247 229)  (247 229)  routing T_5_14.bnr_op_2 <X> T_5_14.lc_trk_g1_2
 (26 5)  (248 229)  (248 229)  routing T_5_14.lc_trk_g2_6 <X> T_5_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (250 229)  (250 229)  routing T_5_14.lc_trk_g2_6 <X> T_5_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (251 229)  (251 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (252 229)  (252 229)  routing T_5_14.lc_trk_g3_2 <X> T_5_14.wire_logic_cluster/lc_2/in_1
 (37 5)  (259 229)  (259 229)  LC_2 Logic Functioning bit
 (38 5)  (260 229)  (260 229)  LC_2 Logic Functioning bit
 (41 5)  (263 229)  (263 229)  LC_2 Logic Functioning bit
 (43 5)  (265 229)  (265 229)  LC_2 Logic Functioning bit
 (47 5)  (269 229)  (269 229)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (273 229)  (273 229)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (21 6)  (243 230)  (243 230)  routing T_5_14.wire_logic_cluster/lc_7/out <X> T_5_14.lc_trk_g1_7
 (22 6)  (244 230)  (244 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (248 230)  (248 230)  routing T_5_14.lc_trk_g1_6 <X> T_5_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (249 230)  (249 230)  routing T_5_14.lc_trk_g1_7 <X> T_5_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (251 230)  (251 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (252 230)  (252 230)  routing T_5_14.lc_trk_g1_7 <X> T_5_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (254 230)  (254 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (255 230)  (255 230)  routing T_5_14.lc_trk_g2_0 <X> T_5_14.wire_logic_cluster/lc_3/in_3
 (41 6)  (263 230)  (263 230)  LC_3 Logic Functioning bit
 (43 6)  (265 230)  (265 230)  LC_3 Logic Functioning bit
 (22 7)  (244 231)  (244 231)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (246 231)  (246 231)  routing T_5_14.bot_op_6 <X> T_5_14.lc_trk_g1_6
 (26 7)  (248 231)  (248 231)  routing T_5_14.lc_trk_g1_6 <X> T_5_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (249 231)  (249 231)  routing T_5_14.lc_trk_g1_6 <X> T_5_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (251 231)  (251 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (252 231)  (252 231)  routing T_5_14.lc_trk_g1_7 <X> T_5_14.wire_logic_cluster/lc_3/in_1
 (14 8)  (236 232)  (236 232)  routing T_5_14.wire_logic_cluster/lc_0/out <X> T_5_14.lc_trk_g2_0
 (26 8)  (248 232)  (248 232)  routing T_5_14.lc_trk_g2_6 <X> T_5_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (249 232)  (249 232)  routing T_5_14.lc_trk_g3_4 <X> T_5_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (250 232)  (250 232)  routing T_5_14.lc_trk_g3_4 <X> T_5_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (251 232)  (251 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (252 232)  (252 232)  routing T_5_14.lc_trk_g3_4 <X> T_5_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (253 232)  (253 232)  routing T_5_14.lc_trk_g0_5 <X> T_5_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (254 232)  (254 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (258 232)  (258 232)  LC_4 Logic Functioning bit
 (38 8)  (260 232)  (260 232)  LC_4 Logic Functioning bit
 (41 8)  (263 232)  (263 232)  LC_4 Logic Functioning bit
 (43 8)  (265 232)  (265 232)  LC_4 Logic Functioning bit
 (45 8)  (267 232)  (267 232)  LC_4 Logic Functioning bit
 (48 8)  (270 232)  (270 232)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (272 232)  (272 232)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (273 232)  (273 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (17 9)  (239 233)  (239 233)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (26 9)  (248 233)  (248 233)  routing T_5_14.lc_trk_g2_6 <X> T_5_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (250 233)  (250 233)  routing T_5_14.lc_trk_g2_6 <X> T_5_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (251 233)  (251 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (37 9)  (259 233)  (259 233)  LC_4 Logic Functioning bit
 (38 9)  (260 233)  (260 233)  LC_4 Logic Functioning bit
 (41 9)  (263 233)  (263 233)  LC_4 Logic Functioning bit
 (43 9)  (265 233)  (265 233)  LC_4 Logic Functioning bit
 (26 10)  (248 234)  (248 234)  routing T_5_14.lc_trk_g1_6 <X> T_5_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (249 234)  (249 234)  routing T_5_14.lc_trk_g1_7 <X> T_5_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (251 234)  (251 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (252 234)  (252 234)  routing T_5_14.lc_trk_g1_7 <X> T_5_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (254 234)  (254 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (255 234)  (255 234)  routing T_5_14.lc_trk_g2_0 <X> T_5_14.wire_logic_cluster/lc_5/in_3
 (22 11)  (244 235)  (244 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (248 235)  (248 235)  routing T_5_14.lc_trk_g1_6 <X> T_5_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (249 235)  (249 235)  routing T_5_14.lc_trk_g1_6 <X> T_5_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (251 235)  (251 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (252 235)  (252 235)  routing T_5_14.lc_trk_g1_7 <X> T_5_14.wire_logic_cluster/lc_5/in_1
 (41 11)  (263 235)  (263 235)  LC_5 Logic Functioning bit
 (43 11)  (265 235)  (265 235)  LC_5 Logic Functioning bit
 (25 12)  (247 236)  (247 236)  routing T_5_14.wire_logic_cluster/lc_2/out <X> T_5_14.lc_trk_g3_2
 (27 12)  (249 236)  (249 236)  routing T_5_14.lc_trk_g1_6 <X> T_5_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (251 236)  (251 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (252 236)  (252 236)  routing T_5_14.lc_trk_g1_6 <X> T_5_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (253 236)  (253 236)  routing T_5_14.lc_trk_g0_5 <X> T_5_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (254 236)  (254 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (258 236)  (258 236)  LC_6 Logic Functioning bit
 (38 12)  (260 236)  (260 236)  LC_6 Logic Functioning bit
 (22 13)  (244 237)  (244 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (30 13)  (252 237)  (252 237)  routing T_5_14.lc_trk_g1_6 <X> T_5_14.wire_logic_cluster/lc_6/in_1
 (36 13)  (258 237)  (258 237)  LC_6 Logic Functioning bit
 (38 13)  (260 237)  (260 237)  LC_6 Logic Functioning bit
 (14 14)  (236 238)  (236 238)  routing T_5_14.wire_logic_cluster/lc_4/out <X> T_5_14.lc_trk_g3_4
 (27 14)  (249 238)  (249 238)  routing T_5_14.lc_trk_g1_7 <X> T_5_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (251 238)  (251 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (252 238)  (252 238)  routing T_5_14.lc_trk_g1_7 <X> T_5_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (254 238)  (254 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (255 238)  (255 238)  routing T_5_14.lc_trk_g2_0 <X> T_5_14.wire_logic_cluster/lc_7/in_3
 (37 14)  (259 238)  (259 238)  LC_7 Logic Functioning bit
 (45 14)  (267 238)  (267 238)  LC_7 Logic Functioning bit
 (50 14)  (272 238)  (272 238)  Cascade bit: LH_LC07_inmux02_5

 (17 15)  (239 239)  (239 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (248 239)  (248 239)  routing T_5_14.lc_trk_g1_2 <X> T_5_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (249 239)  (249 239)  routing T_5_14.lc_trk_g1_2 <X> T_5_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (251 239)  (251 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (252 239)  (252 239)  routing T_5_14.lc_trk_g1_7 <X> T_5_14.wire_logic_cluster/lc_7/in_1
 (38 15)  (260 239)  (260 239)  LC_7 Logic Functioning bit
 (41 15)  (263 239)  (263 239)  LC_7 Logic Functioning bit
 (43 15)  (265 239)  (265 239)  LC_7 Logic Functioning bit


IO_Tile_13_14

 (3 6)  (649 230)  (649 230)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 233)  (649 233)  IO control bit: IORIGHT_IE_0



IO_Tile_0_13

 (16 0)  (1 208)  (1 208)  IOB_0 IO Functioning bit
 (3 1)  (14 209)  (14 209)  IO control bit: BIOLEFT_REN_1

 (17 3)  (0 211)  (0 211)  IOB_0 IO Functioning bit
 (12 4)  (5 212)  (5 212)  routing T_0_13.lc_trk_g1_5 <X> T_0_13.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 212)  (4 212)  routing T_0_13.lc_trk_g1_5 <X> T_0_13.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 212)  (1 212)  IOB_0 IO Functioning bit
 (13 5)  (4 213)  (4 213)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 214)  (15 214)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 214)  (14 214)  IO control bit: BIOLEFT_IE_1

 (7 6)  (10 214)  (10 214)  Enable bit of Mux _local_links/g0_mux_7 => logic_op_rgt_7 lc_trk_g0_7
 (8 6)  (9 214)  (9 214)  routing T_0_13.logic_op_rgt_7 <X> T_0_13.lc_trk_g0_7
 (8 7)  (9 215)  (9 215)  routing T_0_13.logic_op_rgt_7 <X> T_0_13.lc_trk_g0_7
 (3 9)  (14 217)  (14 217)  IO control bit: BIOLEFT_IE_0

 (13 10)  (4 218)  (4 218)  routing T_0_13.lc_trk_g0_7 <X> T_0_13.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 218)  (1 218)  IOB_1 IO Functioning bit
 (12 11)  (5 219)  (5 219)  routing T_0_13.lc_trk_g0_7 <X> T_0_13.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 219)  (4 219)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (7 12)  (10 220)  (10 220)  Enable bit of Mux _local_links/g1_mux_5 => logic_op_rgt_5 lc_trk_g1_5
 (8 12)  (9 220)  (9 220)  routing T_0_13.logic_op_rgt_5 <X> T_0_13.lc_trk_g1_5
 (8 13)  (9 221)  (9 221)  routing T_0_13.logic_op_rgt_5 <X> T_0_13.lc_trk_g1_5
 (17 13)  (0 221)  (0 221)  IOB_1 IO Functioning bit
 (16 14)  (1 222)  (1 222)  IOB_1 IO Functioning bit


LogicTile_1_13

 (15 0)  (33 208)  (33 208)  routing T_1_13.sp12_h_r_1 <X> T_1_13.lc_trk_g0_1
 (17 0)  (35 208)  (35 208)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (36 208)  (36 208)  routing T_1_13.sp12_h_r_1 <X> T_1_13.lc_trk_g0_1
 (18 1)  (36 209)  (36 209)  routing T_1_13.sp12_h_r_1 <X> T_1_13.lc_trk_g0_1
 (15 2)  (33 210)  (33 210)  routing T_1_13.sp12_h_r_5 <X> T_1_13.lc_trk_g0_5
 (17 2)  (35 210)  (35 210)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (36 210)  (36 210)  routing T_1_13.sp12_h_r_5 <X> T_1_13.lc_trk_g0_5
 (18 3)  (36 211)  (36 211)  routing T_1_13.sp12_h_r_5 <X> T_1_13.lc_trk_g0_5
 (21 4)  (39 212)  (39 212)  routing T_1_13.sp12_h_r_3 <X> T_1_13.lc_trk_g1_3
 (22 4)  (40 212)  (40 212)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (42 212)  (42 212)  routing T_1_13.sp12_h_r_3 <X> T_1_13.lc_trk_g1_3
 (21 5)  (39 213)  (39 213)  routing T_1_13.sp12_h_r_3 <X> T_1_13.lc_trk_g1_3
 (15 6)  (33 214)  (33 214)  routing T_1_13.sp4_h_r_5 <X> T_1_13.lc_trk_g1_5
 (16 6)  (34 214)  (34 214)  routing T_1_13.sp4_h_r_5 <X> T_1_13.lc_trk_g1_5
 (17 6)  (35 214)  (35 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (18 7)  (36 215)  (36 215)  routing T_1_13.sp4_h_r_5 <X> T_1_13.lc_trk_g1_5
 (27 10)  (45 218)  (45 218)  routing T_1_13.lc_trk_g1_3 <X> T_1_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 218)  (47 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (49 218)  (49 218)  routing T_1_13.lc_trk_g1_5 <X> T_1_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 218)  (50 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (52 218)  (52 218)  routing T_1_13.lc_trk_g1_5 <X> T_1_13.wire_logic_cluster/lc_5/in_3
 (35 10)  (53 218)  (53 218)  routing T_1_13.lc_trk_g0_5 <X> T_1_13.input_2_5
 (36 10)  (54 218)  (54 218)  LC_5 Logic Functioning bit
 (38 10)  (56 218)  (56 218)  LC_5 Logic Functioning bit
 (41 10)  (59 218)  (59 218)  LC_5 Logic Functioning bit
 (29 11)  (47 219)  (47 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (48 219)  (48 219)  routing T_1_13.lc_trk_g1_3 <X> T_1_13.wire_logic_cluster/lc_5/in_1
 (32 11)  (50 219)  (50 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (54 219)  (54 219)  LC_5 Logic Functioning bit
 (39 11)  (57 219)  (57 219)  LC_5 Logic Functioning bit
 (42 11)  (60 219)  (60 219)  LC_5 Logic Functioning bit
 (3 14)  (21 222)  (21 222)  routing T_1_13.sp12_h_r_1 <X> T_1_13.sp12_v_t_22
 (27 14)  (45 222)  (45 222)  routing T_1_13.lc_trk_g1_3 <X> T_1_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 222)  (47 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (49 222)  (49 222)  routing T_1_13.lc_trk_g1_5 <X> T_1_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 222)  (50 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (52 222)  (52 222)  routing T_1_13.lc_trk_g1_5 <X> T_1_13.wire_logic_cluster/lc_7/in_3
 (35 14)  (53 222)  (53 222)  routing T_1_13.lc_trk_g0_5 <X> T_1_13.input_2_7
 (42 14)  (60 222)  (60 222)  LC_7 Logic Functioning bit
 (43 14)  (61 222)  (61 222)  LC_7 Logic Functioning bit
 (3 15)  (21 223)  (21 223)  routing T_1_13.sp12_h_r_1 <X> T_1_13.sp12_v_t_22
 (29 15)  (47 223)  (47 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (48 223)  (48 223)  routing T_1_13.lc_trk_g1_3 <X> T_1_13.wire_logic_cluster/lc_7/in_1
 (32 15)  (50 223)  (50 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (54 223)  (54 223)  LC_7 Logic Functioning bit
 (40 15)  (58 223)  (58 223)  LC_7 Logic Functioning bit


LogicTile_2_13

 (11 2)  (83 210)  (83 210)  routing T_2_13.sp4_h_r_8 <X> T_2_13.sp4_v_t_39
 (13 2)  (85 210)  (85 210)  routing T_2_13.sp4_h_r_8 <X> T_2_13.sp4_v_t_39
 (12 3)  (84 211)  (84 211)  routing T_2_13.sp4_h_r_8 <X> T_2_13.sp4_v_t_39


RAM_Tile_3_13

 (7 1)  (133 209)  (133 209)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_13

 (6 0)  (174 208)  (174 208)  routing T_4_13.sp4_h_r_7 <X> T_4_13.sp4_v_b_0
 (14 0)  (182 208)  (182 208)  routing T_4_13.wire_logic_cluster/lc_0/out <X> T_4_13.lc_trk_g0_0
 (22 0)  (190 208)  (190 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (193 208)  (193 208)  routing T_4_13.bnr_op_2 <X> T_4_13.lc_trk_g0_2
 (26 0)  (194 208)  (194 208)  routing T_4_13.lc_trk_g3_5 <X> T_4_13.wire_logic_cluster/lc_0/in_0
 (29 0)  (197 208)  (197 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (199 208)  (199 208)  routing T_4_13.lc_trk_g1_6 <X> T_4_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (200 208)  (200 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (202 208)  (202 208)  routing T_4_13.lc_trk_g1_6 <X> T_4_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (204 208)  (204 208)  LC_0 Logic Functioning bit
 (37 0)  (205 208)  (205 208)  LC_0 Logic Functioning bit
 (38 0)  (206 208)  (206 208)  LC_0 Logic Functioning bit
 (42 0)  (210 208)  (210 208)  LC_0 Logic Functioning bit
 (43 0)  (211 208)  (211 208)  LC_0 Logic Functioning bit
 (45 0)  (213 208)  (213 208)  LC_0 Logic Functioning bit
 (47 0)  (215 208)  (215 208)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (2 1)  (170 209)  (170 209)  Column buffer control bit: LH_colbuf_cntl_1

 (17 1)  (185 209)  (185 209)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (189 209)  (189 209)  routing T_4_13.sp4_r_v_b_32 <X> T_4_13.lc_trk_g0_3
 (22 1)  (190 209)  (190 209)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (193 209)  (193 209)  routing T_4_13.bnr_op_2 <X> T_4_13.lc_trk_g0_2
 (27 1)  (195 209)  (195 209)  routing T_4_13.lc_trk_g3_5 <X> T_4_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (196 209)  (196 209)  routing T_4_13.lc_trk_g3_5 <X> T_4_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (197 209)  (197 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (198 209)  (198 209)  routing T_4_13.lc_trk_g0_3 <X> T_4_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (199 209)  (199 209)  routing T_4_13.lc_trk_g1_6 <X> T_4_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (200 209)  (200 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (204 209)  (204 209)  LC_0 Logic Functioning bit
 (42 1)  (210 209)  (210 209)  LC_0 Logic Functioning bit
 (43 1)  (211 209)  (211 209)  LC_0 Logic Functioning bit
 (47 1)  (215 209)  (215 209)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (53 1)  (221 209)  (221 209)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (2 2)  (170 210)  (170 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (27 2)  (195 210)  (195 210)  routing T_4_13.lc_trk_g1_3 <X> T_4_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (197 210)  (197 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (200 210)  (200 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (205 210)  (205 210)  LC_1 Logic Functioning bit
 (42 2)  (210 210)  (210 210)  LC_1 Logic Functioning bit
 (0 3)  (168 211)  (168 211)  routing T_4_13.glb_netwk_1 <X> T_4_13.wire_logic_cluster/lc_7/clk
 (22 3)  (190 211)  (190 211)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (192 211)  (192 211)  routing T_4_13.top_op_6 <X> T_4_13.lc_trk_g0_6
 (25 3)  (193 211)  (193 211)  routing T_4_13.top_op_6 <X> T_4_13.lc_trk_g0_6
 (26 3)  (194 211)  (194 211)  routing T_4_13.lc_trk_g1_2 <X> T_4_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (195 211)  (195 211)  routing T_4_13.lc_trk_g1_2 <X> T_4_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (197 211)  (197 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (198 211)  (198 211)  routing T_4_13.lc_trk_g1_3 <X> T_4_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (199 211)  (199 211)  routing T_4_13.lc_trk_g0_2 <X> T_4_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (200 211)  (200 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (203 211)  (203 211)  routing T_4_13.lc_trk_g0_3 <X> T_4_13.input_2_1
 (37 3)  (205 211)  (205 211)  LC_1 Logic Functioning bit
 (39 3)  (207 211)  (207 211)  LC_1 Logic Functioning bit
 (40 3)  (208 211)  (208 211)  LC_1 Logic Functioning bit
 (41 3)  (209 211)  (209 211)  LC_1 Logic Functioning bit
 (42 3)  (210 211)  (210 211)  LC_1 Logic Functioning bit
 (43 3)  (211 211)  (211 211)  LC_1 Logic Functioning bit
 (21 4)  (189 212)  (189 212)  routing T_4_13.wire_logic_cluster/lc_3/out <X> T_4_13.lc_trk_g1_3
 (22 4)  (190 212)  (190 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (193 212)  (193 212)  routing T_4_13.sp4_h_r_10 <X> T_4_13.lc_trk_g1_2
 (26 4)  (194 212)  (194 212)  routing T_4_13.lc_trk_g0_6 <X> T_4_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (195 212)  (195 212)  routing T_4_13.lc_trk_g1_2 <X> T_4_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (197 212)  (197 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (199 212)  (199 212)  routing T_4_13.lc_trk_g3_4 <X> T_4_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (200 212)  (200 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (201 212)  (201 212)  routing T_4_13.lc_trk_g3_4 <X> T_4_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (202 212)  (202 212)  routing T_4_13.lc_trk_g3_4 <X> T_4_13.wire_logic_cluster/lc_2/in_3
 (37 4)  (205 212)  (205 212)  LC_2 Logic Functioning bit
 (38 4)  (206 212)  (206 212)  LC_2 Logic Functioning bit
 (42 4)  (210 212)  (210 212)  LC_2 Logic Functioning bit
 (43 4)  (211 212)  (211 212)  LC_2 Logic Functioning bit
 (50 4)  (218 212)  (218 212)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (190 213)  (190 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (191 213)  (191 213)  routing T_4_13.sp4_h_r_10 <X> T_4_13.lc_trk_g1_2
 (24 5)  (192 213)  (192 213)  routing T_4_13.sp4_h_r_10 <X> T_4_13.lc_trk_g1_2
 (26 5)  (194 213)  (194 213)  routing T_4_13.lc_trk_g0_6 <X> T_4_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (197 213)  (197 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (198 213)  (198 213)  routing T_4_13.lc_trk_g1_2 <X> T_4_13.wire_logic_cluster/lc_2/in_1
 (36 5)  (204 213)  (204 213)  LC_2 Logic Functioning bit
 (37 5)  (205 213)  (205 213)  LC_2 Logic Functioning bit
 (38 5)  (206 213)  (206 213)  LC_2 Logic Functioning bit
 (42 5)  (210 213)  (210 213)  LC_2 Logic Functioning bit
 (43 5)  (211 213)  (211 213)  LC_2 Logic Functioning bit
 (22 6)  (190 214)  (190 214)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (192 214)  (192 214)  routing T_4_13.top_op_7 <X> T_4_13.lc_trk_g1_7
 (28 6)  (196 214)  (196 214)  routing T_4_13.lc_trk_g2_4 <X> T_4_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (197 214)  (197 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (198 214)  (198 214)  routing T_4_13.lc_trk_g2_4 <X> T_4_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (200 214)  (200 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (202 214)  (202 214)  routing T_4_13.lc_trk_g1_3 <X> T_4_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (204 214)  (204 214)  LC_3 Logic Functioning bit
 (38 6)  (206 214)  (206 214)  LC_3 Logic Functioning bit
 (39 6)  (207 214)  (207 214)  LC_3 Logic Functioning bit
 (40 6)  (208 214)  (208 214)  LC_3 Logic Functioning bit
 (45 6)  (213 214)  (213 214)  LC_3 Logic Functioning bit
 (46 6)  (214 214)  (214 214)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (218 214)  (218 214)  Cascade bit: LH_LC03_inmux02_5

 (21 7)  (189 215)  (189 215)  routing T_4_13.top_op_7 <X> T_4_13.lc_trk_g1_7
 (22 7)  (190 215)  (190 215)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (192 215)  (192 215)  routing T_4_13.top_op_6 <X> T_4_13.lc_trk_g1_6
 (25 7)  (193 215)  (193 215)  routing T_4_13.top_op_6 <X> T_4_13.lc_trk_g1_6
 (31 7)  (199 215)  (199 215)  routing T_4_13.lc_trk_g1_3 <X> T_4_13.wire_logic_cluster/lc_3/in_3
 (36 7)  (204 215)  (204 215)  LC_3 Logic Functioning bit
 (38 7)  (206 215)  (206 215)  LC_3 Logic Functioning bit
 (39 7)  (207 215)  (207 215)  LC_3 Logic Functioning bit
 (40 7)  (208 215)  (208 215)  LC_3 Logic Functioning bit
 (14 10)  (182 218)  (182 218)  routing T_4_13.sp4_h_r_44 <X> T_4_13.lc_trk_g2_4
 (21 10)  (189 218)  (189 218)  routing T_4_13.wire_logic_cluster/lc_7/out <X> T_4_13.lc_trk_g2_7
 (22 10)  (190 218)  (190 218)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (14 11)  (182 219)  (182 219)  routing T_4_13.sp4_h_r_44 <X> T_4_13.lc_trk_g2_4
 (15 11)  (183 219)  (183 219)  routing T_4_13.sp4_h_r_44 <X> T_4_13.lc_trk_g2_4
 (16 11)  (184 219)  (184 219)  routing T_4_13.sp4_h_r_44 <X> T_4_13.lc_trk_g2_4
 (17 11)  (185 219)  (185 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (14 14)  (182 222)  (182 222)  routing T_4_13.rgt_op_4 <X> T_4_13.lc_trk_g3_4
 (15 14)  (183 222)  (183 222)  routing T_4_13.rgt_op_5 <X> T_4_13.lc_trk_g3_5
 (17 14)  (185 222)  (185 222)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (186 222)  (186 222)  routing T_4_13.rgt_op_5 <X> T_4_13.lc_trk_g3_5
 (26 14)  (194 222)  (194 222)  routing T_4_13.lc_trk_g2_7 <X> T_4_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (195 222)  (195 222)  routing T_4_13.lc_trk_g1_7 <X> T_4_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (197 222)  (197 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (198 222)  (198 222)  routing T_4_13.lc_trk_g1_7 <X> T_4_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (199 222)  (199 222)  routing T_4_13.lc_trk_g3_5 <X> T_4_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (200 222)  (200 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (201 222)  (201 222)  routing T_4_13.lc_trk_g3_5 <X> T_4_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (202 222)  (202 222)  routing T_4_13.lc_trk_g3_5 <X> T_4_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (204 222)  (204 222)  LC_7 Logic Functioning bit
 (41 14)  (209 222)  (209 222)  LC_7 Logic Functioning bit
 (43 14)  (211 222)  (211 222)  LC_7 Logic Functioning bit
 (45 14)  (213 222)  (213 222)  LC_7 Logic Functioning bit
 (47 14)  (215 222)  (215 222)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (15 15)  (183 223)  (183 223)  routing T_4_13.rgt_op_4 <X> T_4_13.lc_trk_g3_4
 (17 15)  (185 223)  (185 223)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (26 15)  (194 223)  (194 223)  routing T_4_13.lc_trk_g2_7 <X> T_4_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (196 223)  (196 223)  routing T_4_13.lc_trk_g2_7 <X> T_4_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (197 223)  (197 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (198 223)  (198 223)  routing T_4_13.lc_trk_g1_7 <X> T_4_13.wire_logic_cluster/lc_7/in_1
 (32 15)  (200 223)  (200 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (203 223)  (203 223)  routing T_4_13.lc_trk_g0_3 <X> T_4_13.input_2_7
 (36 15)  (204 223)  (204 223)  LC_7 Logic Functioning bit
 (37 15)  (205 223)  (205 223)  LC_7 Logic Functioning bit
 (39 15)  (207 223)  (207 223)  LC_7 Logic Functioning bit
 (40 15)  (208 223)  (208 223)  LC_7 Logic Functioning bit
 (42 15)  (210 223)  (210 223)  LC_7 Logic Functioning bit
 (46 15)  (214 223)  (214 223)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (53 15)  (221 223)  (221 223)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_5_13

 (15 0)  (237 208)  (237 208)  routing T_5_13.sp4_h_r_1 <X> T_5_13.lc_trk_g0_1
 (16 0)  (238 208)  (238 208)  routing T_5_13.sp4_h_r_1 <X> T_5_13.lc_trk_g0_1
 (17 0)  (239 208)  (239 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (22 0)  (244 208)  (244 208)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (246 208)  (246 208)  routing T_5_13.bot_op_3 <X> T_5_13.lc_trk_g0_3
 (27 0)  (249 208)  (249 208)  routing T_5_13.lc_trk_g1_4 <X> T_5_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (251 208)  (251 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (252 208)  (252 208)  routing T_5_13.lc_trk_g1_4 <X> T_5_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (254 208)  (254 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (40 0)  (262 208)  (262 208)  LC_0 Logic Functioning bit
 (41 0)  (263 208)  (263 208)  LC_0 Logic Functioning bit
 (42 0)  (264 208)  (264 208)  LC_0 Logic Functioning bit
 (43 0)  (265 208)  (265 208)  LC_0 Logic Functioning bit
 (2 1)  (224 209)  (224 209)  Column buffer control bit: LH_colbuf_cntl_1

 (18 1)  (240 209)  (240 209)  routing T_5_13.sp4_h_r_1 <X> T_5_13.lc_trk_g0_1
 (27 1)  (249 209)  (249 209)  routing T_5_13.lc_trk_g3_1 <X> T_5_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (250 209)  (250 209)  routing T_5_13.lc_trk_g3_1 <X> T_5_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (251 209)  (251 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (253 209)  (253 209)  routing T_5_13.lc_trk_g0_3 <X> T_5_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (254 209)  (254 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (256 209)  (256 209)  routing T_5_13.lc_trk_g1_1 <X> T_5_13.input_2_0
 (41 1)  (263 209)  (263 209)  LC_0 Logic Functioning bit
 (42 1)  (264 209)  (264 209)  LC_0 Logic Functioning bit
 (43 1)  (265 209)  (265 209)  LC_0 Logic Functioning bit
 (2 2)  (224 210)  (224 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (28 2)  (250 210)  (250 210)  routing T_5_13.lc_trk_g2_2 <X> T_5_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (251 210)  (251 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (254 210)  (254 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (256 210)  (256 210)  routing T_5_13.lc_trk_g1_1 <X> T_5_13.wire_logic_cluster/lc_1/in_3
 (42 2)  (264 210)  (264 210)  LC_1 Logic Functioning bit
 (46 2)  (268 210)  (268 210)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (272 210)  (272 210)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (222 211)  (222 211)  routing T_5_13.glb_netwk_1 <X> T_5_13.wire_logic_cluster/lc_7/clk
 (30 3)  (252 211)  (252 211)  routing T_5_13.lc_trk_g2_2 <X> T_5_13.wire_logic_cluster/lc_1/in_1
 (42 3)  (264 211)  (264 211)  LC_1 Logic Functioning bit
 (15 4)  (237 212)  (237 212)  routing T_5_13.sp4_h_r_1 <X> T_5_13.lc_trk_g1_1
 (16 4)  (238 212)  (238 212)  routing T_5_13.sp4_h_r_1 <X> T_5_13.lc_trk_g1_1
 (17 4)  (239 212)  (239 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (243 212)  (243 212)  routing T_5_13.lft_op_3 <X> T_5_13.lc_trk_g1_3
 (22 4)  (244 212)  (244 212)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (246 212)  (246 212)  routing T_5_13.lft_op_3 <X> T_5_13.lc_trk_g1_3
 (29 4)  (251 212)  (251 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (254 212)  (254 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (256 212)  (256 212)  routing T_5_13.lc_trk_g1_0 <X> T_5_13.wire_logic_cluster/lc_2/in_3
 (14 5)  (236 213)  (236 213)  routing T_5_13.sp4_r_v_b_24 <X> T_5_13.lc_trk_g1_0
 (17 5)  (239 213)  (239 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (18 5)  (240 213)  (240 213)  routing T_5_13.sp4_h_r_1 <X> T_5_13.lc_trk_g1_1
 (26 5)  (248 213)  (248 213)  routing T_5_13.lc_trk_g1_3 <X> T_5_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (249 213)  (249 213)  routing T_5_13.lc_trk_g1_3 <X> T_5_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (251 213)  (251 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (254 213)  (254 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (255 213)  (255 213)  routing T_5_13.lc_trk_g3_1 <X> T_5_13.input_2_2
 (34 5)  (256 213)  (256 213)  routing T_5_13.lc_trk_g3_1 <X> T_5_13.input_2_2
 (39 5)  (261 213)  (261 213)  LC_2 Logic Functioning bit
 (12 6)  (234 214)  (234 214)  routing T_5_13.sp4_v_t_40 <X> T_5_13.sp4_h_l_40
 (14 6)  (236 214)  (236 214)  routing T_5_13.wire_logic_cluster/lc_4/out <X> T_5_13.lc_trk_g1_4
 (25 6)  (247 214)  (247 214)  routing T_5_13.wire_logic_cluster/lc_6/out <X> T_5_13.lc_trk_g1_6
 (26 6)  (248 214)  (248 214)  routing T_5_13.lc_trk_g2_5 <X> T_5_13.wire_logic_cluster/lc_3/in_0
 (28 6)  (250 214)  (250 214)  routing T_5_13.lc_trk_g2_4 <X> T_5_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (251 214)  (251 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (252 214)  (252 214)  routing T_5_13.lc_trk_g2_4 <X> T_5_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (254 214)  (254 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (255 214)  (255 214)  routing T_5_13.lc_trk_g3_3 <X> T_5_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (256 214)  (256 214)  routing T_5_13.lc_trk_g3_3 <X> T_5_13.wire_logic_cluster/lc_3/in_3
 (37 6)  (259 214)  (259 214)  LC_3 Logic Functioning bit
 (39 6)  (261 214)  (261 214)  LC_3 Logic Functioning bit
 (40 6)  (262 214)  (262 214)  LC_3 Logic Functioning bit
 (42 6)  (264 214)  (264 214)  LC_3 Logic Functioning bit
 (11 7)  (233 215)  (233 215)  routing T_5_13.sp4_v_t_40 <X> T_5_13.sp4_h_l_40
 (17 7)  (239 215)  (239 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (244 215)  (244 215)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (250 215)  (250 215)  routing T_5_13.lc_trk_g2_5 <X> T_5_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (251 215)  (251 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (253 215)  (253 215)  routing T_5_13.lc_trk_g3_3 <X> T_5_13.wire_logic_cluster/lc_3/in_3
 (41 7)  (263 215)  (263 215)  LC_3 Logic Functioning bit
 (43 7)  (265 215)  (265 215)  LC_3 Logic Functioning bit
 (25 8)  (247 216)  (247 216)  routing T_5_13.wire_logic_cluster/lc_2/out <X> T_5_13.lc_trk_g2_2
 (28 8)  (250 216)  (250 216)  routing T_5_13.lc_trk_g2_7 <X> T_5_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (251 216)  (251 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (252 216)  (252 216)  routing T_5_13.lc_trk_g2_7 <X> T_5_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (253 216)  (253 216)  routing T_5_13.lc_trk_g3_6 <X> T_5_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (254 216)  (254 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (255 216)  (255 216)  routing T_5_13.lc_trk_g3_6 <X> T_5_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (256 216)  (256 216)  routing T_5_13.lc_trk_g3_6 <X> T_5_13.wire_logic_cluster/lc_4/in_3
 (38 8)  (260 216)  (260 216)  LC_4 Logic Functioning bit
 (50 8)  (272 216)  (272 216)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (244 217)  (244 217)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (30 9)  (252 217)  (252 217)  routing T_5_13.lc_trk_g2_7 <X> T_5_13.wire_logic_cluster/lc_4/in_1
 (31 9)  (253 217)  (253 217)  routing T_5_13.lc_trk_g3_6 <X> T_5_13.wire_logic_cluster/lc_4/in_3
 (38 9)  (260 217)  (260 217)  LC_4 Logic Functioning bit
 (14 10)  (236 218)  (236 218)  routing T_5_13.bnl_op_4 <X> T_5_13.lc_trk_g2_4
 (17 10)  (239 218)  (239 218)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (240 218)  (240 218)  routing T_5_13.bnl_op_5 <X> T_5_13.lc_trk_g2_5
 (21 10)  (243 218)  (243 218)  routing T_5_13.bnl_op_7 <X> T_5_13.lc_trk_g2_7
 (22 10)  (244 218)  (244 218)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (27 10)  (249 218)  (249 218)  routing T_5_13.lc_trk_g3_1 <X> T_5_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (250 218)  (250 218)  routing T_5_13.lc_trk_g3_1 <X> T_5_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (251 218)  (251 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (254 218)  (254 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (256 218)  (256 218)  routing T_5_13.lc_trk_g1_3 <X> T_5_13.wire_logic_cluster/lc_5/in_3
 (50 10)  (272 218)  (272 218)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (236 219)  (236 219)  routing T_5_13.bnl_op_4 <X> T_5_13.lc_trk_g2_4
 (17 11)  (239 219)  (239 219)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (18 11)  (240 219)  (240 219)  routing T_5_13.bnl_op_5 <X> T_5_13.lc_trk_g2_5
 (21 11)  (243 219)  (243 219)  routing T_5_13.bnl_op_7 <X> T_5_13.lc_trk_g2_7
 (29 11)  (251 219)  (251 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (253 219)  (253 219)  routing T_5_13.lc_trk_g1_3 <X> T_5_13.wire_logic_cluster/lc_5/in_3
 (43 11)  (265 219)  (265 219)  LC_5 Logic Functioning bit
 (15 12)  (237 220)  (237 220)  routing T_5_13.rgt_op_1 <X> T_5_13.lc_trk_g3_1
 (17 12)  (239 220)  (239 220)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (240 220)  (240 220)  routing T_5_13.rgt_op_1 <X> T_5_13.lc_trk_g3_1
 (21 12)  (243 220)  (243 220)  routing T_5_13.bnl_op_3 <X> T_5_13.lc_trk_g3_3
 (22 12)  (244 220)  (244 220)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (247 220)  (247 220)  routing T_5_13.rgt_op_2 <X> T_5_13.lc_trk_g3_2
 (27 12)  (249 220)  (249 220)  routing T_5_13.lc_trk_g3_2 <X> T_5_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (250 220)  (250 220)  routing T_5_13.lc_trk_g3_2 <X> T_5_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (251 220)  (251 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (253 220)  (253 220)  routing T_5_13.lc_trk_g1_6 <X> T_5_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (254 220)  (254 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (256 220)  (256 220)  routing T_5_13.lc_trk_g1_6 <X> T_5_13.wire_logic_cluster/lc_6/in_3
 (39 12)  (261 220)  (261 220)  LC_6 Logic Functioning bit
 (42 12)  (264 220)  (264 220)  LC_6 Logic Functioning bit
 (45 12)  (267 220)  (267 220)  LC_6 Logic Functioning bit
 (50 12)  (272 220)  (272 220)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (243 221)  (243 221)  routing T_5_13.bnl_op_3 <X> T_5_13.lc_trk_g3_3
 (22 13)  (244 221)  (244 221)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (246 221)  (246 221)  routing T_5_13.rgt_op_2 <X> T_5_13.lc_trk_g3_2
 (30 13)  (252 221)  (252 221)  routing T_5_13.lc_trk_g3_2 <X> T_5_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (253 221)  (253 221)  routing T_5_13.lc_trk_g1_6 <X> T_5_13.wire_logic_cluster/lc_6/in_3
 (39 13)  (261 221)  (261 221)  LC_6 Logic Functioning bit
 (42 13)  (264 221)  (264 221)  LC_6 Logic Functioning bit
 (21 14)  (243 222)  (243 222)  routing T_5_13.bnl_op_7 <X> T_5_13.lc_trk_g3_7
 (22 14)  (244 222)  (244 222)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (247 222)  (247 222)  routing T_5_13.bnl_op_6 <X> T_5_13.lc_trk_g3_6
 (26 14)  (248 222)  (248 222)  routing T_5_13.lc_trk_g3_6 <X> T_5_13.wire_logic_cluster/lc_7/in_0
 (31 14)  (253 222)  (253 222)  routing T_5_13.lc_trk_g3_7 <X> T_5_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (254 222)  (254 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (255 222)  (255 222)  routing T_5_13.lc_trk_g3_7 <X> T_5_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (256 222)  (256 222)  routing T_5_13.lc_trk_g3_7 <X> T_5_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (258 222)  (258 222)  LC_7 Logic Functioning bit
 (38 14)  (260 222)  (260 222)  LC_7 Logic Functioning bit
 (4 15)  (226 223)  (226 223)  routing T_5_13.sp4_h_r_1 <X> T_5_13.sp4_h_l_44
 (6 15)  (228 223)  (228 223)  routing T_5_13.sp4_h_r_1 <X> T_5_13.sp4_h_l_44
 (21 15)  (243 223)  (243 223)  routing T_5_13.bnl_op_7 <X> T_5_13.lc_trk_g3_7
 (22 15)  (244 223)  (244 223)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (247 223)  (247 223)  routing T_5_13.bnl_op_6 <X> T_5_13.lc_trk_g3_6
 (26 15)  (248 223)  (248 223)  routing T_5_13.lc_trk_g3_6 <X> T_5_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (249 223)  (249 223)  routing T_5_13.lc_trk_g3_6 <X> T_5_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (250 223)  (250 223)  routing T_5_13.lc_trk_g3_6 <X> T_5_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (251 223)  (251 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (253 223)  (253 223)  routing T_5_13.lc_trk_g3_7 <X> T_5_13.wire_logic_cluster/lc_7/in_3
 (37 15)  (259 223)  (259 223)  LC_7 Logic Functioning bit
 (39 15)  (261 223)  (261 223)  LC_7 Logic Functioning bit
 (46 15)  (268 223)  (268 223)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_6_13

 (17 0)  (293 208)  (293 208)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (294 208)  (294 208)  routing T_6_13.wire_logic_cluster/lc_1/out <X> T_6_13.lc_trk_g0_1
 (21 0)  (297 208)  (297 208)  routing T_6_13.wire_logic_cluster/lc_3/out <X> T_6_13.lc_trk_g0_3
 (22 0)  (298 208)  (298 208)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (303 208)  (303 208)  routing T_6_13.lc_trk_g3_6 <X> T_6_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (304 208)  (304 208)  routing T_6_13.lc_trk_g3_6 <X> T_6_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (305 208)  (305 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (306 208)  (306 208)  routing T_6_13.lc_trk_g3_6 <X> T_6_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (308 208)  (308 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (309 208)  (309 208)  routing T_6_13.lc_trk_g3_2 <X> T_6_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (310 208)  (310 208)  routing T_6_13.lc_trk_g3_2 <X> T_6_13.wire_logic_cluster/lc_0/in_3
 (2 1)  (278 209)  (278 209)  Column buffer control bit: LH_colbuf_cntl_1

 (28 1)  (304 209)  (304 209)  routing T_6_13.lc_trk_g2_0 <X> T_6_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (305 209)  (305 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (306 209)  (306 209)  routing T_6_13.lc_trk_g3_6 <X> T_6_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (307 209)  (307 209)  routing T_6_13.lc_trk_g3_2 <X> T_6_13.wire_logic_cluster/lc_0/in_3
 (41 1)  (317 209)  (317 209)  LC_0 Logic Functioning bit
 (43 1)  (319 209)  (319 209)  LC_0 Logic Functioning bit
 (2 2)  (278 210)  (278 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (14 2)  (290 210)  (290 210)  routing T_6_13.sp4_h_l_1 <X> T_6_13.lc_trk_g0_4
 (28 2)  (304 210)  (304 210)  routing T_6_13.lc_trk_g2_2 <X> T_6_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (305 210)  (305 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (307 210)  (307 210)  routing T_6_13.lc_trk_g1_7 <X> T_6_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (308 210)  (308 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (310 210)  (310 210)  routing T_6_13.lc_trk_g1_7 <X> T_6_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (312 210)  (312 210)  LC_1 Logic Functioning bit
 (37 2)  (313 210)  (313 210)  LC_1 Logic Functioning bit
 (38 2)  (314 210)  (314 210)  LC_1 Logic Functioning bit
 (41 2)  (317 210)  (317 210)  LC_1 Logic Functioning bit
 (42 2)  (318 210)  (318 210)  LC_1 Logic Functioning bit
 (43 2)  (319 210)  (319 210)  LC_1 Logic Functioning bit
 (45 2)  (321 210)  (321 210)  LC_1 Logic Functioning bit
 (50 2)  (326 210)  (326 210)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (276 211)  (276 211)  routing T_6_13.glb_netwk_1 <X> T_6_13.wire_logic_cluster/lc_7/clk
 (10 3)  (286 211)  (286 211)  routing T_6_13.sp4_h_l_45 <X> T_6_13.sp4_v_t_36
 (15 3)  (291 211)  (291 211)  routing T_6_13.sp4_h_l_1 <X> T_6_13.lc_trk_g0_4
 (16 3)  (292 211)  (292 211)  routing T_6_13.sp4_h_l_1 <X> T_6_13.lc_trk_g0_4
 (17 3)  (293 211)  (293 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (29 3)  (305 211)  (305 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (306 211)  (306 211)  routing T_6_13.lc_trk_g2_2 <X> T_6_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (307 211)  (307 211)  routing T_6_13.lc_trk_g1_7 <X> T_6_13.wire_logic_cluster/lc_1/in_3
 (40 3)  (316 211)  (316 211)  LC_1 Logic Functioning bit
 (42 3)  (318 211)  (318 211)  LC_1 Logic Functioning bit
 (47 3)  (323 211)  (323 211)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (21 4)  (297 212)  (297 212)  routing T_6_13.lft_op_3 <X> T_6_13.lc_trk_g1_3
 (22 4)  (298 212)  (298 212)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (300 212)  (300 212)  routing T_6_13.lft_op_3 <X> T_6_13.lc_trk_g1_3
 (26 4)  (302 212)  (302 212)  routing T_6_13.lc_trk_g0_4 <X> T_6_13.wire_logic_cluster/lc_2/in_0
 (29 4)  (305 212)  (305 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (307 212)  (307 212)  routing T_6_13.lc_trk_g3_6 <X> T_6_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (308 212)  (308 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (309 212)  (309 212)  routing T_6_13.lc_trk_g3_6 <X> T_6_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (310 212)  (310 212)  routing T_6_13.lc_trk_g3_6 <X> T_6_13.wire_logic_cluster/lc_2/in_3
 (40 4)  (316 212)  (316 212)  LC_2 Logic Functioning bit
 (42 4)  (318 212)  (318 212)  LC_2 Logic Functioning bit
 (29 5)  (305 213)  (305 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (307 213)  (307 213)  routing T_6_13.lc_trk_g3_6 <X> T_6_13.wire_logic_cluster/lc_2/in_3
 (15 6)  (291 214)  (291 214)  routing T_6_13.lft_op_5 <X> T_6_13.lc_trk_g1_5
 (17 6)  (293 214)  (293 214)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (294 214)  (294 214)  routing T_6_13.lft_op_5 <X> T_6_13.lc_trk_g1_5
 (21 6)  (297 214)  (297 214)  routing T_6_13.wire_logic_cluster/lc_7/out <X> T_6_13.lc_trk_g1_7
 (22 6)  (298 214)  (298 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (303 214)  (303 214)  routing T_6_13.lc_trk_g3_5 <X> T_6_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (304 214)  (304 214)  routing T_6_13.lc_trk_g3_5 <X> T_6_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (305 214)  (305 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (306 214)  (306 214)  routing T_6_13.lc_trk_g3_5 <X> T_6_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (307 214)  (307 214)  routing T_6_13.lc_trk_g1_5 <X> T_6_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (308 214)  (308 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (310 214)  (310 214)  routing T_6_13.lc_trk_g1_5 <X> T_6_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (312 214)  (312 214)  LC_3 Logic Functioning bit
 (41 6)  (317 214)  (317 214)  LC_3 Logic Functioning bit
 (43 6)  (319 214)  (319 214)  LC_3 Logic Functioning bit
 (45 6)  (321 214)  (321 214)  LC_3 Logic Functioning bit
 (47 6)  (323 214)  (323 214)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (52 6)  (328 214)  (328 214)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (26 7)  (302 215)  (302 215)  routing T_6_13.lc_trk_g0_3 <X> T_6_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (305 215)  (305 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (308 215)  (308 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (309 215)  (309 215)  routing T_6_13.lc_trk_g2_3 <X> T_6_13.input_2_3
 (35 7)  (311 215)  (311 215)  routing T_6_13.lc_trk_g2_3 <X> T_6_13.input_2_3
 (36 7)  (312 215)  (312 215)  LC_3 Logic Functioning bit
 (37 7)  (313 215)  (313 215)  LC_3 Logic Functioning bit
 (39 7)  (315 215)  (315 215)  LC_3 Logic Functioning bit
 (40 7)  (316 215)  (316 215)  LC_3 Logic Functioning bit
 (42 7)  (318 215)  (318 215)  LC_3 Logic Functioning bit
 (51 7)  (327 215)  (327 215)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (290 216)  (290 216)  routing T_6_13.sp4_v_t_21 <X> T_6_13.lc_trk_g2_0
 (21 8)  (297 216)  (297 216)  routing T_6_13.sp4_v_t_14 <X> T_6_13.lc_trk_g2_3
 (22 8)  (298 216)  (298 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (299 216)  (299 216)  routing T_6_13.sp4_v_t_14 <X> T_6_13.lc_trk_g2_3
 (14 9)  (290 217)  (290 217)  routing T_6_13.sp4_v_t_21 <X> T_6_13.lc_trk_g2_0
 (16 9)  (292 217)  (292 217)  routing T_6_13.sp4_v_t_21 <X> T_6_13.lc_trk_g2_0
 (17 9)  (293 217)  (293 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (298 217)  (298 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (299 217)  (299 217)  routing T_6_13.sp4_v_b_42 <X> T_6_13.lc_trk_g2_2
 (24 9)  (300 217)  (300 217)  routing T_6_13.sp4_v_b_42 <X> T_6_13.lc_trk_g2_2
 (26 10)  (302 218)  (302 218)  routing T_6_13.lc_trk_g3_6 <X> T_6_13.wire_logic_cluster/lc_5/in_0
 (31 10)  (307 218)  (307 218)  routing T_6_13.lc_trk_g0_4 <X> T_6_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (308 218)  (308 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (312 218)  (312 218)  LC_5 Logic Functioning bit
 (37 10)  (313 218)  (313 218)  LC_5 Logic Functioning bit
 (38 10)  (314 218)  (314 218)  LC_5 Logic Functioning bit
 (51 10)  (327 218)  (327 218)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (26 11)  (302 219)  (302 219)  routing T_6_13.lc_trk_g3_6 <X> T_6_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (303 219)  (303 219)  routing T_6_13.lc_trk_g3_6 <X> T_6_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (304 219)  (304 219)  routing T_6_13.lc_trk_g3_6 <X> T_6_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (305 219)  (305 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (308 219)  (308 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (312 219)  (312 219)  LC_5 Logic Functioning bit
 (37 11)  (313 219)  (313 219)  LC_5 Logic Functioning bit
 (39 11)  (315 219)  (315 219)  LC_5 Logic Functioning bit
 (22 12)  (298 220)  (298 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (299 220)  (299 220)  routing T_6_13.sp4_h_r_27 <X> T_6_13.lc_trk_g3_3
 (24 12)  (300 220)  (300 220)  routing T_6_13.sp4_h_r_27 <X> T_6_13.lc_trk_g3_3
 (25 12)  (301 220)  (301 220)  routing T_6_13.bnl_op_2 <X> T_6_13.lc_trk_g3_2
 (26 12)  (302 220)  (302 220)  routing T_6_13.lc_trk_g1_7 <X> T_6_13.wire_logic_cluster/lc_6/in_0
 (36 12)  (312 220)  (312 220)  LC_6 Logic Functioning bit
 (37 12)  (313 220)  (313 220)  LC_6 Logic Functioning bit
 (38 12)  (314 220)  (314 220)  LC_6 Logic Functioning bit
 (41 12)  (317 220)  (317 220)  LC_6 Logic Functioning bit
 (42 12)  (318 220)  (318 220)  LC_6 Logic Functioning bit
 (43 12)  (319 220)  (319 220)  LC_6 Logic Functioning bit
 (45 12)  (321 220)  (321 220)  LC_6 Logic Functioning bit
 (50 12)  (326 220)  (326 220)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (297 221)  (297 221)  routing T_6_13.sp4_h_r_27 <X> T_6_13.lc_trk_g3_3
 (22 13)  (298 221)  (298 221)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (301 221)  (301 221)  routing T_6_13.bnl_op_2 <X> T_6_13.lc_trk_g3_2
 (26 13)  (302 221)  (302 221)  routing T_6_13.lc_trk_g1_7 <X> T_6_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (303 221)  (303 221)  routing T_6_13.lc_trk_g1_7 <X> T_6_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (305 221)  (305 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (36 13)  (312 221)  (312 221)  LC_6 Logic Functioning bit
 (37 13)  (313 221)  (313 221)  LC_6 Logic Functioning bit
 (39 13)  (315 221)  (315 221)  LC_6 Logic Functioning bit
 (40 13)  (316 221)  (316 221)  LC_6 Logic Functioning bit
 (42 13)  (318 221)  (318 221)  LC_6 Logic Functioning bit
 (43 13)  (319 221)  (319 221)  LC_6 Logic Functioning bit
 (46 13)  (322 221)  (322 221)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (15 14)  (291 222)  (291 222)  routing T_6_13.tnl_op_5 <X> T_6_13.lc_trk_g3_5
 (17 14)  (293 222)  (293 222)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (25 14)  (301 222)  (301 222)  routing T_6_13.sp4_h_r_46 <X> T_6_13.lc_trk_g3_6
 (26 14)  (302 222)  (302 222)  routing T_6_13.lc_trk_g3_6 <X> T_6_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (303 222)  (303 222)  routing T_6_13.lc_trk_g3_3 <X> T_6_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (304 222)  (304 222)  routing T_6_13.lc_trk_g3_3 <X> T_6_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (305 222)  (305 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (308 222)  (308 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (310 222)  (310 222)  routing T_6_13.lc_trk_g1_3 <X> T_6_13.wire_logic_cluster/lc_7/in_3
 (43 14)  (319 222)  (319 222)  LC_7 Logic Functioning bit
 (18 15)  (294 223)  (294 223)  routing T_6_13.tnl_op_5 <X> T_6_13.lc_trk_g3_5
 (22 15)  (298 223)  (298 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (299 223)  (299 223)  routing T_6_13.sp4_h_r_46 <X> T_6_13.lc_trk_g3_6
 (24 15)  (300 223)  (300 223)  routing T_6_13.sp4_h_r_46 <X> T_6_13.lc_trk_g3_6
 (25 15)  (301 223)  (301 223)  routing T_6_13.sp4_h_r_46 <X> T_6_13.lc_trk_g3_6
 (26 15)  (302 223)  (302 223)  routing T_6_13.lc_trk_g3_6 <X> T_6_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (303 223)  (303 223)  routing T_6_13.lc_trk_g3_6 <X> T_6_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (304 223)  (304 223)  routing T_6_13.lc_trk_g3_6 <X> T_6_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (305 223)  (305 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (306 223)  (306 223)  routing T_6_13.lc_trk_g3_3 <X> T_6_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (307 223)  (307 223)  routing T_6_13.lc_trk_g1_3 <X> T_6_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (308 223)  (308 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7


LogicTile_7_13

 (5 7)  (339 215)  (339 215)  routing T_7_13.sp4_h_l_38 <X> T_7_13.sp4_v_t_38


LogicTile_8_13



LogicTile_9_13



RAM_Tile_10_13

 (7 1)  (503 209)  (503 209)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_13



LogicTile_12_13



IO_Tile_13_13

 (3 6)  (649 214)  (649 214)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 217)  (649 217)  IO control bit: IORIGHT_IE_0



IO_Tile_0_12

 (16 0)  (1 192)  (1 192)  IOB_0 IO Functioning bit
 (3 1)  (14 193)  (14 193)  IO control bit: BIOLEFT_REN_1

 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (13 4)  (4 196)  (4 196)  routing T_0_12.lc_trk_g0_4 <X> T_0_12.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 196)  (1 196)  IOB_0 IO Functioning bit
 (4 5)  (13 197)  (13 197)  routing T_0_12.span12_horz_20 <X> T_0_12.lc_trk_g0_4
 (6 5)  (11 197)  (11 197)  routing T_0_12.span12_horz_20 <X> T_0_12.lc_trk_g0_4
 (7 5)  (10 197)  (10 197)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_20 lc_trk_g0_4
 (13 5)  (4 197)  (4 197)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 198)  (14 198)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 201)  (14 201)  IO control bit: BIOLEFT_IE_0



LogicTile_1_12



LogicTile_2_12

 (3 2)  (75 194)  (75 194)  routing T_2_12.sp12_v_t_23 <X> T_2_12.sp12_h_l_23
 (4 14)  (76 206)  (76 206)  routing T_2_12.sp4_h_r_9 <X> T_2_12.sp4_v_t_44
 (5 15)  (77 207)  (77 207)  routing T_2_12.sp4_h_r_9 <X> T_2_12.sp4_v_t_44


RAM_Tile_3_12



LogicTile_4_12

 (27 0)  (195 192)  (195 192)  routing T_4_12.lc_trk_g1_0 <X> T_4_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (197 192)  (197 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (199 192)  (199 192)  routing T_4_12.lc_trk_g3_4 <X> T_4_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (200 192)  (200 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (201 192)  (201 192)  routing T_4_12.lc_trk_g3_4 <X> T_4_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (202 192)  (202 192)  routing T_4_12.lc_trk_g3_4 <X> T_4_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (203 192)  (203 192)  routing T_4_12.lc_trk_g2_4 <X> T_4_12.input_2_0
 (36 0)  (204 192)  (204 192)  LC_0 Logic Functioning bit
 (37 0)  (205 192)  (205 192)  LC_0 Logic Functioning bit
 (38 0)  (206 192)  (206 192)  LC_0 Logic Functioning bit
 (39 0)  (207 192)  (207 192)  LC_0 Logic Functioning bit
 (44 0)  (212 192)  (212 192)  LC_0 Logic Functioning bit
 (45 0)  (213 192)  (213 192)  LC_0 Logic Functioning bit
 (2 1)  (170 193)  (170 193)  Column buffer control bit: LH_colbuf_cntl_1

 (32 1)  (200 193)  (200 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (201 193)  (201 193)  routing T_4_12.lc_trk_g2_4 <X> T_4_12.input_2_0
 (40 1)  (208 193)  (208 193)  LC_0 Logic Functioning bit
 (41 1)  (209 193)  (209 193)  LC_0 Logic Functioning bit
 (42 1)  (210 193)  (210 193)  LC_0 Logic Functioning bit
 (43 1)  (211 193)  (211 193)  LC_0 Logic Functioning bit
 (2 2)  (170 194)  (170 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (27 2)  (195 194)  (195 194)  routing T_4_12.lc_trk_g3_1 <X> T_4_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (196 194)  (196 194)  routing T_4_12.lc_trk_g3_1 <X> T_4_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (197 194)  (197 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (200 194)  (200 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (204 194)  (204 194)  LC_1 Logic Functioning bit
 (37 2)  (205 194)  (205 194)  LC_1 Logic Functioning bit
 (38 2)  (206 194)  (206 194)  LC_1 Logic Functioning bit
 (39 2)  (207 194)  (207 194)  LC_1 Logic Functioning bit
 (44 2)  (212 194)  (212 194)  LC_1 Logic Functioning bit
 (45 2)  (213 194)  (213 194)  LC_1 Logic Functioning bit
 (0 3)  (168 195)  (168 195)  routing T_4_12.glb_netwk_1 <X> T_4_12.wire_logic_cluster/lc_7/clk
 (40 3)  (208 195)  (208 195)  LC_1 Logic Functioning bit
 (41 3)  (209 195)  (209 195)  LC_1 Logic Functioning bit
 (42 3)  (210 195)  (210 195)  LC_1 Logic Functioning bit
 (43 3)  (211 195)  (211 195)  LC_1 Logic Functioning bit
 (14 4)  (182 196)  (182 196)  routing T_4_12.wire_logic_cluster/lc_0/out <X> T_4_12.lc_trk_g1_0
 (21 4)  (189 196)  (189 196)  routing T_4_12.wire_logic_cluster/lc_3/out <X> T_4_12.lc_trk_g1_3
 (22 4)  (190 196)  (190 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (193 196)  (193 196)  routing T_4_12.wire_logic_cluster/lc_2/out <X> T_4_12.lc_trk_g1_2
 (27 4)  (195 196)  (195 196)  routing T_4_12.lc_trk_g1_2 <X> T_4_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (197 196)  (197 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (200 196)  (200 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (204 196)  (204 196)  LC_2 Logic Functioning bit
 (37 4)  (205 196)  (205 196)  LC_2 Logic Functioning bit
 (38 4)  (206 196)  (206 196)  LC_2 Logic Functioning bit
 (39 4)  (207 196)  (207 196)  LC_2 Logic Functioning bit
 (44 4)  (212 196)  (212 196)  LC_2 Logic Functioning bit
 (45 4)  (213 196)  (213 196)  LC_2 Logic Functioning bit
 (17 5)  (185 197)  (185 197)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (190 197)  (190 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (198 197)  (198 197)  routing T_4_12.lc_trk_g1_2 <X> T_4_12.wire_logic_cluster/lc_2/in_1
 (40 5)  (208 197)  (208 197)  LC_2 Logic Functioning bit
 (41 5)  (209 197)  (209 197)  LC_2 Logic Functioning bit
 (42 5)  (210 197)  (210 197)  LC_2 Logic Functioning bit
 (43 5)  (211 197)  (211 197)  LC_2 Logic Functioning bit
 (14 6)  (182 198)  (182 198)  routing T_4_12.wire_logic_cluster/lc_4/out <X> T_4_12.lc_trk_g1_4
 (16 6)  (184 198)  (184 198)  routing T_4_12.sp4_v_b_13 <X> T_4_12.lc_trk_g1_5
 (17 6)  (185 198)  (185 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (186 198)  (186 198)  routing T_4_12.sp4_v_b_13 <X> T_4_12.lc_trk_g1_5
 (21 6)  (189 198)  (189 198)  routing T_4_12.wire_logic_cluster/lc_7/out <X> T_4_12.lc_trk_g1_7
 (22 6)  (190 198)  (190 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (193 198)  (193 198)  routing T_4_12.wire_logic_cluster/lc_6/out <X> T_4_12.lc_trk_g1_6
 (27 6)  (195 198)  (195 198)  routing T_4_12.lc_trk_g1_3 <X> T_4_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (197 198)  (197 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (200 198)  (200 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (204 198)  (204 198)  LC_3 Logic Functioning bit
 (37 6)  (205 198)  (205 198)  LC_3 Logic Functioning bit
 (38 6)  (206 198)  (206 198)  LC_3 Logic Functioning bit
 (39 6)  (207 198)  (207 198)  LC_3 Logic Functioning bit
 (44 6)  (212 198)  (212 198)  LC_3 Logic Functioning bit
 (45 6)  (213 198)  (213 198)  LC_3 Logic Functioning bit
 (17 7)  (185 199)  (185 199)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (186 199)  (186 199)  routing T_4_12.sp4_v_b_13 <X> T_4_12.lc_trk_g1_5
 (22 7)  (190 199)  (190 199)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (198 199)  (198 199)  routing T_4_12.lc_trk_g1_3 <X> T_4_12.wire_logic_cluster/lc_3/in_1
 (40 7)  (208 199)  (208 199)  LC_3 Logic Functioning bit
 (41 7)  (209 199)  (209 199)  LC_3 Logic Functioning bit
 (42 7)  (210 199)  (210 199)  LC_3 Logic Functioning bit
 (43 7)  (211 199)  (211 199)  LC_3 Logic Functioning bit
 (27 8)  (195 200)  (195 200)  routing T_4_12.lc_trk_g1_4 <X> T_4_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (197 200)  (197 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (198 200)  (198 200)  routing T_4_12.lc_trk_g1_4 <X> T_4_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (200 200)  (200 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (204 200)  (204 200)  LC_4 Logic Functioning bit
 (37 8)  (205 200)  (205 200)  LC_4 Logic Functioning bit
 (38 8)  (206 200)  (206 200)  LC_4 Logic Functioning bit
 (39 8)  (207 200)  (207 200)  LC_4 Logic Functioning bit
 (44 8)  (212 200)  (212 200)  LC_4 Logic Functioning bit
 (45 8)  (213 200)  (213 200)  LC_4 Logic Functioning bit
 (40 9)  (208 201)  (208 201)  LC_4 Logic Functioning bit
 (41 9)  (209 201)  (209 201)  LC_4 Logic Functioning bit
 (42 9)  (210 201)  (210 201)  LC_4 Logic Functioning bit
 (43 9)  (211 201)  (211 201)  LC_4 Logic Functioning bit
 (14 10)  (182 202)  (182 202)  routing T_4_12.rgt_op_4 <X> T_4_12.lc_trk_g2_4
 (27 10)  (195 202)  (195 202)  routing T_4_12.lc_trk_g3_5 <X> T_4_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (196 202)  (196 202)  routing T_4_12.lc_trk_g3_5 <X> T_4_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (197 202)  (197 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (198 202)  (198 202)  routing T_4_12.lc_trk_g3_5 <X> T_4_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (200 202)  (200 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (204 202)  (204 202)  LC_5 Logic Functioning bit
 (37 10)  (205 202)  (205 202)  LC_5 Logic Functioning bit
 (38 10)  (206 202)  (206 202)  LC_5 Logic Functioning bit
 (39 10)  (207 202)  (207 202)  LC_5 Logic Functioning bit
 (44 10)  (212 202)  (212 202)  LC_5 Logic Functioning bit
 (45 10)  (213 202)  (213 202)  LC_5 Logic Functioning bit
 (15 11)  (183 203)  (183 203)  routing T_4_12.rgt_op_4 <X> T_4_12.lc_trk_g2_4
 (17 11)  (185 203)  (185 203)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (40 11)  (208 203)  (208 203)  LC_5 Logic Functioning bit
 (41 11)  (209 203)  (209 203)  LC_5 Logic Functioning bit
 (42 11)  (210 203)  (210 203)  LC_5 Logic Functioning bit
 (43 11)  (211 203)  (211 203)  LC_5 Logic Functioning bit
 (17 12)  (185 204)  (185 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (186 204)  (186 204)  routing T_4_12.wire_logic_cluster/lc_1/out <X> T_4_12.lc_trk_g3_1
 (27 12)  (195 204)  (195 204)  routing T_4_12.lc_trk_g1_6 <X> T_4_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (197 204)  (197 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (198 204)  (198 204)  routing T_4_12.lc_trk_g1_6 <X> T_4_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (200 204)  (200 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (204 204)  (204 204)  LC_6 Logic Functioning bit
 (37 12)  (205 204)  (205 204)  LC_6 Logic Functioning bit
 (38 12)  (206 204)  (206 204)  LC_6 Logic Functioning bit
 (39 12)  (207 204)  (207 204)  LC_6 Logic Functioning bit
 (44 12)  (212 204)  (212 204)  LC_6 Logic Functioning bit
 (45 12)  (213 204)  (213 204)  LC_6 Logic Functioning bit
 (30 13)  (198 205)  (198 205)  routing T_4_12.lc_trk_g1_6 <X> T_4_12.wire_logic_cluster/lc_6/in_1
 (40 13)  (208 205)  (208 205)  LC_6 Logic Functioning bit
 (41 13)  (209 205)  (209 205)  LC_6 Logic Functioning bit
 (42 13)  (210 205)  (210 205)  LC_6 Logic Functioning bit
 (43 13)  (211 205)  (211 205)  LC_6 Logic Functioning bit
 (1 14)  (169 206)  (169 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (182 206)  (182 206)  routing T_4_12.rgt_op_4 <X> T_4_12.lc_trk_g3_4
 (17 14)  (185 206)  (185 206)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (186 206)  (186 206)  routing T_4_12.wire_logic_cluster/lc_5/out <X> T_4_12.lc_trk_g3_5
 (27 14)  (195 206)  (195 206)  routing T_4_12.lc_trk_g1_7 <X> T_4_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (197 206)  (197 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (198 206)  (198 206)  routing T_4_12.lc_trk_g1_7 <X> T_4_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (200 206)  (200 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (205 206)  (205 206)  LC_7 Logic Functioning bit
 (39 14)  (207 206)  (207 206)  LC_7 Logic Functioning bit
 (41 14)  (209 206)  (209 206)  LC_7 Logic Functioning bit
 (43 14)  (211 206)  (211 206)  LC_7 Logic Functioning bit
 (45 14)  (213 206)  (213 206)  LC_7 Logic Functioning bit
 (0 15)  (168 207)  (168 207)  routing T_4_12.lc_trk_g1_5 <X> T_4_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (169 207)  (169 207)  routing T_4_12.lc_trk_g1_5 <X> T_4_12.wire_logic_cluster/lc_7/s_r
 (15 15)  (183 207)  (183 207)  routing T_4_12.rgt_op_4 <X> T_4_12.lc_trk_g3_4
 (17 15)  (185 207)  (185 207)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (30 15)  (198 207)  (198 207)  routing T_4_12.lc_trk_g1_7 <X> T_4_12.wire_logic_cluster/lc_7/in_1
 (37 15)  (205 207)  (205 207)  LC_7 Logic Functioning bit
 (39 15)  (207 207)  (207 207)  LC_7 Logic Functioning bit
 (41 15)  (209 207)  (209 207)  LC_7 Logic Functioning bit
 (43 15)  (211 207)  (211 207)  LC_7 Logic Functioning bit


LogicTile_5_12

 (21 0)  (243 192)  (243 192)  routing T_5_12.lft_op_3 <X> T_5_12.lc_trk_g0_3
 (22 0)  (244 192)  (244 192)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (246 192)  (246 192)  routing T_5_12.lft_op_3 <X> T_5_12.lc_trk_g0_3
 (25 0)  (247 192)  (247 192)  routing T_5_12.lft_op_2 <X> T_5_12.lc_trk_g0_2
 (22 1)  (244 193)  (244 193)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (246 193)  (246 193)  routing T_5_12.lft_op_2 <X> T_5_12.lc_trk_g0_2
 (14 2)  (236 194)  (236 194)  routing T_5_12.lft_op_4 <X> T_5_12.lc_trk_g0_4
 (15 2)  (237 194)  (237 194)  routing T_5_12.lft_op_5 <X> T_5_12.lc_trk_g0_5
 (17 2)  (239 194)  (239 194)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (240 194)  (240 194)  routing T_5_12.lft_op_5 <X> T_5_12.lc_trk_g0_5
 (29 2)  (251 194)  (251 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (253 194)  (253 194)  routing T_5_12.lc_trk_g0_4 <X> T_5_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (254 194)  (254 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (40 2)  (262 194)  (262 194)  LC_1 Logic Functioning bit
 (42 2)  (264 194)  (264 194)  LC_1 Logic Functioning bit
 (15 3)  (237 195)  (237 195)  routing T_5_12.lft_op_4 <X> T_5_12.lc_trk_g0_4
 (17 3)  (239 195)  (239 195)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (26 3)  (248 195)  (248 195)  routing T_5_12.lc_trk_g0_3 <X> T_5_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (251 195)  (251 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (252 195)  (252 195)  routing T_5_12.lc_trk_g0_2 <X> T_5_12.wire_logic_cluster/lc_1/in_1
 (40 3)  (262 195)  (262 195)  LC_1 Logic Functioning bit
 (41 3)  (263 195)  (263 195)  LC_1 Logic Functioning bit
 (42 3)  (264 195)  (264 195)  LC_1 Logic Functioning bit
 (43 3)  (265 195)  (265 195)  LC_1 Logic Functioning bit
 (26 4)  (248 196)  (248 196)  routing T_5_12.lc_trk_g1_7 <X> T_5_12.wire_logic_cluster/lc_2/in_0
 (27 4)  (249 196)  (249 196)  routing T_5_12.lc_trk_g1_6 <X> T_5_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (251 196)  (251 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (252 196)  (252 196)  routing T_5_12.lc_trk_g1_6 <X> T_5_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (253 196)  (253 196)  routing T_5_12.lc_trk_g0_5 <X> T_5_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (254 196)  (254 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (37 4)  (259 196)  (259 196)  LC_2 Logic Functioning bit
 (39 4)  (261 196)  (261 196)  LC_2 Logic Functioning bit
 (40 4)  (262 196)  (262 196)  LC_2 Logic Functioning bit
 (42 4)  (264 196)  (264 196)  LC_2 Logic Functioning bit
 (50 4)  (272 196)  (272 196)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (248 197)  (248 197)  routing T_5_12.lc_trk_g1_7 <X> T_5_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (249 197)  (249 197)  routing T_5_12.lc_trk_g1_7 <X> T_5_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (251 197)  (251 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (252 197)  (252 197)  routing T_5_12.lc_trk_g1_6 <X> T_5_12.wire_logic_cluster/lc_2/in_1
 (36 5)  (258 197)  (258 197)  LC_2 Logic Functioning bit
 (41 5)  (263 197)  (263 197)  LC_2 Logic Functioning bit
 (43 5)  (265 197)  (265 197)  LC_2 Logic Functioning bit
 (21 6)  (243 198)  (243 198)  routing T_5_12.lft_op_7 <X> T_5_12.lc_trk_g1_7
 (22 6)  (244 198)  (244 198)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (246 198)  (246 198)  routing T_5_12.lft_op_7 <X> T_5_12.lc_trk_g1_7
 (25 6)  (247 198)  (247 198)  routing T_5_12.lft_op_6 <X> T_5_12.lc_trk_g1_6
 (26 6)  (248 198)  (248 198)  routing T_5_12.lc_trk_g3_6 <X> T_5_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (249 198)  (249 198)  routing T_5_12.lc_trk_g3_1 <X> T_5_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (250 198)  (250 198)  routing T_5_12.lc_trk_g3_1 <X> T_5_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (251 198)  (251 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (254 198)  (254 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (255 198)  (255 198)  routing T_5_12.lc_trk_g3_3 <X> T_5_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (256 198)  (256 198)  routing T_5_12.lc_trk_g3_3 <X> T_5_12.wire_logic_cluster/lc_3/in_3
 (37 6)  (259 198)  (259 198)  LC_3 Logic Functioning bit
 (50 6)  (272 198)  (272 198)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (236 199)  (236 199)  routing T_5_12.top_op_4 <X> T_5_12.lc_trk_g1_4
 (15 7)  (237 199)  (237 199)  routing T_5_12.top_op_4 <X> T_5_12.lc_trk_g1_4
 (17 7)  (239 199)  (239 199)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 7)  (244 199)  (244 199)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (246 199)  (246 199)  routing T_5_12.lft_op_6 <X> T_5_12.lc_trk_g1_6
 (26 7)  (248 199)  (248 199)  routing T_5_12.lc_trk_g3_6 <X> T_5_12.wire_logic_cluster/lc_3/in_0
 (27 7)  (249 199)  (249 199)  routing T_5_12.lc_trk_g3_6 <X> T_5_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (250 199)  (250 199)  routing T_5_12.lc_trk_g3_6 <X> T_5_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (251 199)  (251 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (253 199)  (253 199)  routing T_5_12.lc_trk_g3_3 <X> T_5_12.wire_logic_cluster/lc_3/in_3
 (27 8)  (249 200)  (249 200)  routing T_5_12.lc_trk_g3_6 <X> T_5_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (250 200)  (250 200)  routing T_5_12.lc_trk_g3_6 <X> T_5_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (251 200)  (251 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (252 200)  (252 200)  routing T_5_12.lc_trk_g3_6 <X> T_5_12.wire_logic_cluster/lc_4/in_1
 (31 8)  (253 200)  (253 200)  routing T_5_12.lc_trk_g1_4 <X> T_5_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (254 200)  (254 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (256 200)  (256 200)  routing T_5_12.lc_trk_g1_4 <X> T_5_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (258 200)  (258 200)  LC_4 Logic Functioning bit
 (37 8)  (259 200)  (259 200)  LC_4 Logic Functioning bit
 (42 8)  (264 200)  (264 200)  LC_4 Logic Functioning bit
 (43 8)  (265 200)  (265 200)  LC_4 Logic Functioning bit
 (50 8)  (272 200)  (272 200)  Cascade bit: LH_LC04_inmux02_5

 (27 9)  (249 201)  (249 201)  routing T_5_12.lc_trk_g3_1 <X> T_5_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (250 201)  (250 201)  routing T_5_12.lc_trk_g3_1 <X> T_5_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (251 201)  (251 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (252 201)  (252 201)  routing T_5_12.lc_trk_g3_6 <X> T_5_12.wire_logic_cluster/lc_4/in_1
 (36 9)  (258 201)  (258 201)  LC_4 Logic Functioning bit
 (37 9)  (259 201)  (259 201)  LC_4 Logic Functioning bit
 (40 9)  (262 201)  (262 201)  LC_4 Logic Functioning bit
 (42 9)  (264 201)  (264 201)  LC_4 Logic Functioning bit
 (43 9)  (265 201)  (265 201)  LC_4 Logic Functioning bit
 (15 12)  (237 204)  (237 204)  routing T_5_12.tnr_op_1 <X> T_5_12.lc_trk_g3_1
 (17 12)  (239 204)  (239 204)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (22 12)  (244 204)  (244 204)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (246 204)  (246 204)  routing T_5_12.tnl_op_3 <X> T_5_12.lc_trk_g3_3
 (21 13)  (243 205)  (243 205)  routing T_5_12.tnl_op_3 <X> T_5_12.lc_trk_g3_3
 (22 15)  (244 207)  (244 207)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (246 207)  (246 207)  routing T_5_12.tnr_op_6 <X> T_5_12.lc_trk_g3_6


LogicTile_6_12

 (5 14)  (281 206)  (281 206)  routing T_6_12.sp4_v_t_38 <X> T_6_12.sp4_h_l_44
 (4 15)  (280 207)  (280 207)  routing T_6_12.sp4_v_t_38 <X> T_6_12.sp4_h_l_44
 (6 15)  (282 207)  (282 207)  routing T_6_12.sp4_v_t_38 <X> T_6_12.sp4_h_l_44


LogicTile_7_12



LogicTile_8_12



LogicTile_9_12



RAM_Tile_10_12



LogicTile_11_12



LogicTile_12_12



IO_Tile_13_12



IO_Tile_0_11

 (3 6)  (14 182)  (14 182)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 185)  (14 185)  IO control bit: BIOLEFT_IE_0



RAM_Tile_3_11

 (7 1)  (133 177)  (133 177)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_11

 (7 1)  (503 177)  (503 177)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_11

 (3 6)  (649 182)  (649 182)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 185)  (649 185)  IO control bit: IORIGHT_IE_0



IO_Tile_0_10

 (3 6)  (14 166)  (14 166)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 169)  (14 169)  IO control bit: BIOLEFT_IE_0



IO_Tile_13_10

 (3 6)  (649 166)  (649 166)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 169)  (649 169)  IO control bit: BIORIGHT_IE_0



IO_Tile_0_9

 (3 6)  (14 150)  (14 150)  IO control bit: GIOLEFT0_IE_1

 (3 9)  (14 153)  (14 153)  IO control bit: GIOLEFT0_IE_0



RAM_Tile_3_9

 (7 1)  (133 145)  (133 145)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_9

 (7 1)  (503 145)  (503 145)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_9

 (3 6)  (649 150)  (649 150)  IO control bit: GIORIGHT0_IE_1

 (3 9)  (649 153)  (649 153)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_8

 (2 6)  (15 134)  (15 134)  IO control bit: GIOLEFT1_REN_0

 (3 6)  (14 134)  (14 134)  IO control bit: GIOLEFT1_IE_1

 (17 13)  (0 141)  (0 141)  IOB_1 IO Functioning bit


IO_Tile_13_8

 (3 6)  (649 134)  (649 134)  IO control bit: GIORIGHT1_IE_1

 (3 9)  (649 137)  (649 137)  IO control bit: GIORIGHT1_IE_0



IO_Tile_0_7

 (3 6)  (14 118)  (14 118)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 121)  (14 121)  IO control bit: BIOLEFT_IE_0



RAM_Tile_3_7

 (7 1)  (133 113)  (133 113)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_7

 (7 1)  (503 113)  (503 113)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_7

 (3 6)  (649 118)  (649 118)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 121)  (649 121)  IO control bit: IORIGHT_IE_0



IO_Tile_0_6

 (3 6)  (14 102)  (14 102)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 105)  (14 105)  IO control bit: BIOLEFT_IE_0



IO_Tile_13_6

 (3 6)  (649 102)  (649 102)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 105)  (649 105)  IO control bit: IORIGHT_IE_0



IO_Tile_0_5

 (3 6)  (14 86)  (14 86)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 89)  (14 89)  IO control bit: BIOLEFT_IE_0



LogicTile_1_5



LogicTile_2_5



RAM_Tile_3_5

 (7 1)  (133 81)  (133 81)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_5



LogicTile_5_5



LogicTile_6_5



LogicTile_7_5



LogicTile_8_5



LogicTile_9_5



RAM_Tile_10_5

 (7 1)  (503 81)  (503 81)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_5



LogicTile_12_5



IO_Tile_13_5

 (3 6)  (649 86)  (649 86)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 89)  (649 89)  IO control bit: IORIGHT_IE_0



IO_Tile_0_4

 (3 6)  (14 70)  (14 70)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 73)  (14 73)  IO control bit: BIOLEFT_IE_0



LogicTile_1_4



LogicTile_2_4



RAM_Tile_3_4



LogicTile_4_4



LogicTile_5_4



LogicTile_6_4



LogicTile_7_4



LogicTile_8_4



LogicTile_9_4



RAM_Tile_10_4



LogicTile_11_4



LogicTile_12_4



IO_Tile_13_4

 (3 6)  (649 70)  (649 70)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 73)  (649 73)  IO control bit: IORIGHT_IE_0



IO_Tile_0_3

 (3 6)  (14 54)  (14 54)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 57)  (14 57)  IO control bit: IOLEFT_IE_0



RAM_Tile_3_3

 (7 1)  (133 49)  (133 49)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_3

 (7 1)  (503 49)  (503 49)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_3

 (3 6)  (649 54)  (649 54)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 57)  (649 57)  IO control bit: IORIGHT_IE_0



IO_Tile_0_2

 (3 6)  (14 38)  (14 38)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 41)  (14 41)  IO control bit: BIOLEFT_IE_0



IO_Tile_13_2

 (3 6)  (649 38)  (649 38)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 41)  (649 41)  IO control bit: BIORIGHT_IE_0



IO_Tile_0_1

 (3 6)  (14 22)  (14 22)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 25)  (14 25)  IO control bit: BIOLEFT_IE_0



RAM_Tile_3_1

 (7 1)  (133 17)  (133 17)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_1

 (7 1)  (503 17)  (503 17)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_1

 (3 6)  (649 22)  (649 22)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 25)  (649 25)  IO control bit: BIORIGHT_IE_0



GlobalNetwork_0_0

 (1 1)  (331 142)  (331 142)  routing T_0_0.padin_1 <X> T_0_0.glb_netwk_1


IO_Tile_1_0

 (3 6)  (45 8)  (45 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (45 6)  (45 6)  IO control bit: BIODOWN_IE_0



IO_Tile_2_0

 (3 6)  (99 8)  (99 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (99 6)  (99 6)  IO control bit: BIODOWN_IE_0



IO_Tile_3_0

 (3 6)  (153 8)  (153 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (153 6)  (153 6)  IO control bit: BIODOWN_IE_0



IO_Tile_4_0

 (3 6)  (195 8)  (195 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (195 6)  (195 6)  IO control bit: BIODOWN_IE_0



IO_Tile_5_0

 (3 6)  (249 8)  (249 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (249 6)  (249 6)  IO control bit: BIODOWN_IE_0



IO_Tile_6_0

 (3 6)  (303 8)  (303 8)  IO control bit: GIODOWN1_IE_1

 (3 9)  (303 6)  (303 6)  IO control bit: GIODOWN1_IE_0



IO_Tile_7_0

 (3 6)  (361 8)  (361 8)  IO control bit: GIODOWN0_IE_1

 (3 9)  (361 6)  (361 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_8_0

 (3 6)  (415 8)  (415 8)  IO control bit: IODOWN_IE_1

 (3 9)  (415 6)  (415 6)  IO control bit: IODOWN_IE_0



IO_Tile_9_0

 (3 6)  (469 8)  (469 8)  IO control bit: IODOWN_IE_1

 (3 9)  (469 6)  (469 6)  IO control bit: IODOWN_IE_0



IO_Tile_10_0

 (3 6)  (523 8)  (523 8)  IO control bit: IODOWN_IE_1

 (3 9)  (523 6)  (523 6)  IO control bit: IODOWN_IE_0



IO_Tile_11_0

 (3 6)  (565 8)  (565 8)  IO control bit: IODOWN_IE_1

 (3 9)  (565 6)  (565 6)  IO control bit: IODOWN_IE_0



IO_Tile_12_0

 (3 6)  (619 8)  (619 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (619 6)  (619 6)  IO control bit: BIODOWN_IE_0


