$date
	Mon Oct 27 20:48:27 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module piso_tb $end
$var wire 1 ! qout $end
$var reg 1 " clk $end
$var reg 4 # in [3:0] $end
$var reg 1 $ load_shift $end
$var reg 1 % rst $end
$scope module inst $end
$var wire 1 " clk $end
$var wire 4 & in [3:0] $end
$var wire 1 $ load_shift $end
$var wire 1 % rst $end
$var wire 1 ! out $end
$var reg 4 ' q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx '
b1101 &
0%
1$
b1101 #
0"
x!
$end
#5
1!
b1101 '
1"
#10
0"
0$
#15
0!
b110 '
1"
#20
0"
#25
1!
b11 '
1"
#30
0"
#35
b1 '
1"
#40
0"
#45
0!
b0 '
1"
#50
0"
#55
1"
#60
0"
#65
1"
