//
// Written by Synplify Pro 
// Product Version "Q-2020.03G-Beta1"
// Program "Synplify Pro", Mapper "mapgw2020q1p1, Build 004R"
// Sat May 22 18:15:43 2021
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\e:\gowin\gowin_v1.9.7.03beta\synplifypro\lib\generic\gw1n.v "
// file 1 "\e:\gowin\gowin_v1.9.7.03beta\synplifypro\lib\vlog\hypermods.v "
// file 2 "\e:\gowin\gowin_v1.9.7.03beta\synplifypro\lib\vlog\umr_capim.v "
// file 3 "\e:\gowin\gowin_v1.9.7.03beta\synplifypro\lib\vlog\scemi_objects.v "
// file 4 "\e:\gowin\gowin_v1.9.7.03beta\synplifypro\lib\vlog\scemi_pipes.svh "
// file 5 "\c:\users\wu\desktop\gw_dds\dds\src\dds.v "
// file 6 "\c:\users\wu\desktop\gw_dds\dds\src\gowin_prom\gowin_prom.v "
// file 7 "\c:\users\wu\desktop\gw_dds\dds\src\key_control.v "
// file 8 "\c:\users\wu\desktop\gw_dds\dds\src\key_filter.v "
// file 9 "\c:\users\wu\desktop\gw_dds\dds\src\top.v "
// file 10 "\e:\gowin\gowin_v1.9.7.03beta\synplifypro\lib\nlconst.dat "

`timescale 100 ps/100 ps
module Gowin_pROM (
  dac_CH1_c,
  rom_addr,
  sys_clk_c
)
;
output [7:0] dac_CH1_c ;
input [11:0] rom_addr ;
input sys_clk_c ;
wire sys_clk_c ;
wire [31:4] prom_inst_1_DO;
wire [31:4] prom_inst_0_DO;
wire GND ;
wire VCC ;
// @6:101
  pROM prom_inst_1 (
	.DO({prom_inst_1_DO[31:4], dac_CH1_c[7:4]}),
	.AD({rom_addr[11:0], GND, GND}),
	.CLK(sys_clk_c),
	.OCE(VCC),
	.CE(VCC),
	.RESET(GND)
);
defparam prom_inst_1.READ_MODE=1'b0;
defparam prom_inst_1.BIT_WIDTH=4;
defparam prom_inst_1.RESET_MODE="SYNC";
defparam prom_inst_1.INIT_RAM_00=256'hAAAAAAAAAAAAAAAAAAAAAA999999999999999999998888888888888888888887;
defparam prom_inst_1.INIT_RAM_01=256'hDDDDDDDDDDDDDDDDDCCCCCCCCCCCCCCCCCCCCCCCCBBBBBBBBBBBBBBBBBBBBBBB;
defparam prom_inst_1.INIT_RAM_02=256'hFFFFFFFFFFFFFFFFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEDDDDDDDDDDDD;
defparam prom_inst_1.INIT_RAM_03=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_1.INIT_RAM_04=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_1.INIT_RAM_05=256'hDDDDDDDDDDDEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFFFFFFFFFFFFFFFFF;
defparam prom_inst_1.INIT_RAM_06=256'hBBBBBBBBBBBBBBBBBBBBBBCCCCCCCCCCCCCCCCCCCCCCCCDDDDDDDDDDDDDDDDDD;
defparam prom_inst_1.INIT_RAM_07=256'h88888888888888888888899999999999999999999AAAAAAAAAAAAAAAAAAAAAAB;
defparam prom_inst_1.INIT_RAM_08=256'h4455555555555555555555566666666666666666666677777777777777777777;
defparam prom_inst_1.INIT_RAM_09=256'h2222222222222222223333333333333333333333333444444444444444444444;
defparam prom_inst_1.INIT_RAM_0A=256'h0000000000000000000111111111111111111111111111111111112222222222;
defparam prom_inst_1.INIT_RAM_0B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_1.INIT_RAM_0C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_1.INIT_RAM_0D=256'h2222222221111111111111111111111111111111111100000000000000000000;
defparam prom_inst_1.INIT_RAM_0E=256'h4444444444444444444433333333333333333333333332222222222222222222;
defparam prom_inst_1.INIT_RAM_0F=256'h7777777777777777777666666666666666666666555555555555555555555444;
defparam prom_inst_1.INIT_RAM_10=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_1.INIT_RAM_11=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_1.INIT_RAM_12=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_1.INIT_RAM_13=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_1.INIT_RAM_14=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_1.INIT_RAM_15=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_1.INIT_RAM_16=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_1.INIT_RAM_17=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_1.INIT_RAM_18=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_1.INIT_RAM_19=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_1.INIT_RAM_1A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_1.INIT_RAM_1B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_1.INIT_RAM_1C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_1.INIT_RAM_1D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_1.INIT_RAM_1E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_1.INIT_RAM_1F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_1.INIT_RAM_20=256'h1111111111111111111111111111111000000000000000000000000000000000;
defparam prom_inst_1.INIT_RAM_21=256'h3333333333333333333333333333333222222222222222222222222222222221;
defparam prom_inst_1.INIT_RAM_22=256'h5555555555555555555555555555555444444444444444444444444444444443;
defparam prom_inst_1.INIT_RAM_23=256'h7777777777777777777777777777777666666666666666666666666666666665;
defparam prom_inst_1.INIT_RAM_24=256'h9999999999999999999999999999999888888888888888888888888888888887;
defparam prom_inst_1.INIT_RAM_25=256'hBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9;
defparam prom_inst_1.INIT_RAM_26=256'hDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCB;
defparam prom_inst_1.INIT_RAM_27=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEED;
defparam prom_inst_1.INIT_RAM_28=256'hEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_1.INIT_RAM_29=256'hCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD;
defparam prom_inst_1.INIT_RAM_2A=256'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB;
defparam prom_inst_1.INIT_RAM_2B=256'h7888888888888888888888888888888899999999999999999999999999999999;
defparam prom_inst_1.INIT_RAM_2C=256'h6666666666666666666666666666666677777777777777777777777777777777;
defparam prom_inst_1.INIT_RAM_2D=256'h3444444444444444444444444444444455555555555555555555555555555555;
defparam prom_inst_1.INIT_RAM_2E=256'h2222222222222222222222222222222233333333333333333333333333333333;
defparam prom_inst_1.INIT_RAM_2F=256'h0000000000000000000000000000000011111111111111111111111111111111;
defparam prom_inst_1.INIT_RAM_30=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_1.INIT_RAM_31=256'h1111111111111111111111111111111111111111111111111111111111111100;
defparam prom_inst_1.INIT_RAM_32=256'h2222222222222222222222222222222222222222222222222222222222222211;
defparam prom_inst_1.INIT_RAM_33=256'h3333333333333333333333333333333333333333333333333333333333333322;
defparam prom_inst_1.INIT_RAM_34=256'h4444444444444444444444444444444444444444444444444444444444444433;
defparam prom_inst_1.INIT_RAM_35=256'h5555555555555555555555555555555555555555555555555555555555555544;
defparam prom_inst_1.INIT_RAM_36=256'h6666666666666666666666666666666666666666666666666666666666666655;
defparam prom_inst_1.INIT_RAM_37=256'h7777777777777777777777777777777777777777777777777777777777777766;
defparam prom_inst_1.INIT_RAM_38=256'h8888888888888888888888888888888888888888888888888888888888888877;
defparam prom_inst_1.INIT_RAM_39=256'h9999999999999999999999999999999999999999999999999999999999999988;
defparam prom_inst_1.INIT_RAM_3A=256'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA99;
defparam prom_inst_1.INIT_RAM_3B=256'hBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBAA;
defparam prom_inst_1.INIT_RAM_3C=256'hCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCBB;
defparam prom_inst_1.INIT_RAM_3D=256'hDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCC;
defparam prom_inst_1.INIT_RAM_3E=256'hEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEDD;
defparam prom_inst_1.INIT_RAM_3F=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE;
// @6:24
  pROM prom_inst_0 (
	.DO({prom_inst_0_DO[31:4], dac_CH1_c[3:0]}),
	.AD({rom_addr[11:0], GND, GND}),
	.CLK(sys_clk_c),
	.OCE(VCC),
	.CE(VCC),
	.RESET(GND)
);
defparam prom_inst_0.READ_MODE=1'b0;
defparam prom_inst_0.BIT_WIDTH=4;
defparam prom_inst_0.RESET_MODE="SYNC";
defparam prom_inst_0.INIT_RAM_00=256'hFFEDCCBA99876654332100FEDDCBAA987665433210FFEDCCBA9887654432110F;
defparam prom_inst_0.INIT_RAM_01=256'h98877665443321100FEEDDCBBA998776554332110FFEDDCBBA99876654432110;
defparam prom_inst_0.INIT_RAM_02=256'h55444333222111000FFEEEDDCCCBBAA999887766554433221100FFEEDDCCBBAA;
defparam prom_inst_0.INIT_RAM_03=256'hFFFFFFFFFFFFFFEEEEEEEEEEDDDDDDDDCCCCCCBBBBBAAAA99999888877766665;
defparam prom_inst_0.INIT_RAM_04=256'h6666777888899999AAAABBBBBCCCCCCDDDDDDDDEEEEEEEEEEFFFFFFFFFFFFFFF;
defparam prom_inst_0.INIT_RAM_05=256'hABBCCDDEEFF001122334455667788999AABBCCCDDEEEFF000111222333444555;
defparam prom_inst_0.INIT_RAM_06=256'h1123445667899ABBCDDEFF011233455677899ABBCDDEEF00112334456677889A;
defparam prom_inst_0.INIT_RAM_07=256'h0112344567889ABCCDEFF012334566789AABCDDEF00123345667899ABCCDEFF0;
defparam prom_inst_0.INIT_RAM_08=256'hFF0122345567889ABBCDEEF0112344567889ABBCDEFF012234566789AABCDDEF;
defparam prom_inst_0.INIT_RAM_09=256'h56677889AABBCDDEEF0011233455677899ABBCDDEFF01123345567889AABCDDE;
defparam prom_inst_0.INIT_RAM_0A=256'h99AAABBBCCCDDDEEEFF00011222334455566778899AABBCCDDEEFF0011223344;
defparam prom_inst_0.INIT_RAM_0B=256'h0000000000000000000000001111111122222233333444455555666677788889;
defparam prom_inst_0.INIT_RAM_0C=256'h8888777666655555444433333222222111111110000000000000000000000000;
defparam prom_inst_0.INIT_RAM_0D=256'h433221100FFEEDDCCBBAA99887766555443322211000FFEEEDDDCCCBBBAAA999;
defparam prom_inst_0.INIT_RAM_0E=256'hDDCBAA98876554332110FFEDDCBBA9987765543321100FEEDDCBBAA988776654;
defparam prom_inst_0.INIT_RAM_0F=256'hEDDCBAA987665432210FFEDCBBA9887654432110FEEDCBBA9887655432210FFE;
defparam prom_inst_0.INIT_RAM_10=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_0.INIT_RAM_11=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_0.INIT_RAM_12=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_0.INIT_RAM_13=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_0.INIT_RAM_14=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_0.INIT_RAM_15=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_0.INIT_RAM_16=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_0.INIT_RAM_17=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_0.INIT_RAM_18=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_19=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_1A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_1B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_1C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_1D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_1E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_1F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_20=256'hFEEDDCCBBAA99887766554433221100FFEEDDCCBBAA998877665544332211000;
defparam prom_inst_0.INIT_RAM_21=256'hFEEDDCCBBAA99887766554433221100FFEEDDCCBBAA99887766554433221100F;
defparam prom_inst_0.INIT_RAM_22=256'hFEEDDCCBBAA99887766554433221100FFEEDDCCBBAA99887766554433221100F;
defparam prom_inst_0.INIT_RAM_23=256'hFEEDDCCBBAA99887766554433221100FFEEDDCCBBAA99887766554433221100F;
defparam prom_inst_0.INIT_RAM_24=256'hFEEDDCCBBAA99887766554433221100FFEEDDCCBBAA99887766554433221100F;
defparam prom_inst_0.INIT_RAM_25=256'hFEEDDCCBBAA99887766554433221100FFEEDDCCBBAA99887766554433221100F;
defparam prom_inst_0.INIT_RAM_26=256'hFEEDDCCBBAA99887766554433221100FFEEDDCCBBAA99887766554433221100F;
defparam prom_inst_0.INIT_RAM_27=256'hFEEDDCCBBAA99887766554433221100FFEEDDCCBBAA99887766554433221100F;
defparam prom_inst_0.INIT_RAM_28=256'h00112233445566778899AABBCCDDEEFF00112233445566778899AABBCCDDEEFF;
defparam prom_inst_0.INIT_RAM_29=256'h00112233445566778899AABBCCDDEEFF00112233445566778899AABBCCDDEEFF;
defparam prom_inst_0.INIT_RAM_2A=256'h00012223445566778899AABBBCDDDEFF00112233445566678889AABBCCDDEEFF;
defparam prom_inst_0.INIT_RAM_2B=256'hF0111233345566778899AAABCCCDEEEF001122334455567778999ABBCCDDEEFF;
defparam prom_inst_0.INIT_RAM_2C=256'h00012223445566778899AABBBCDDDEFF00112233445566678889AABBCCDDEEFF;
defparam prom_inst_0.INIT_RAM_2D=256'hF0111233345566778899AAABCCCDEEEF001122334455567778999ABBCCDDEEFF;
defparam prom_inst_0.INIT_RAM_2E=256'h00012223445566778899AABBBCDDDEFF00112233444566678889AABBCCDDEEFF;
defparam prom_inst_0.INIT_RAM_2F=256'h00111233345566778899AAABCCCDEEEF001122334455567778999ABBCCDDEEFF;
defparam prom_inst_0.INIT_RAM_30=256'hFFEEEEDDDDCCCCBBBBAAAA999988887777666655554444333322221111000000;
defparam prom_inst_0.INIT_RAM_31=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_32=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_33=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_34=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_35=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_36=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_37=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_38=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_39=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_3A=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_3B=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_3C=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_3D=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_3E=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_3F=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.V(VCC)
);
endmodule /* Gowin_pROM */

module dds (
  dac_CH1_c,
  ch1_FREQ_CTRL,
  ch1_PHASE_CTRL,
  rom_addr_7,
  sys_rst_n_c_i,
  sys_clk_c,
  fre_add6_1z,
  sys_rst_n_c,
  fre_add_r,
  un1_rom_addr31
)
;
output [7:0] dac_CH1_c ;
input [24:0] ch1_FREQ_CTRL ;
input [9:2] ch1_PHASE_CTRL ;
input [11:10] rom_addr_7 ;
input sys_rst_n_c_i ;
input sys_clk_c ;
output fre_add6_1z ;
input sys_rst_n_c ;
input fre_add_r ;
input un1_rom_addr31 ;
wire sys_rst_n_c_i ;
wire sys_clk_c ;
wire fre_add6_1z ;
wire sys_rst_n_c ;
wire fre_add_r ;
wire un1_rom_addr31 ;
wire [9:0] rom_addr_reg;
wire [9:0] rom_addr_7_Z;
wire [11:0] rom_addr;
wire [31:0] fre_add;
wire un2_fre_add_cry_0_0_SUM ;
wire un2_fre_add_cry_1_0_SUM ;
wire un2_fre_add_cry_2_0_SUM ;
wire un2_fre_add_cry_3_0_SUM ;
wire un2_fre_add_cry_4_0_SUM ;
wire un2_fre_add_cry_5_0_SUM ;
wire un2_fre_add_cry_6_0_SUM ;
wire un2_fre_add_cry_7_0_SUM ;
wire un2_fre_add_cry_8_0_SUM ;
wire un2_fre_add_cry_9_0_SUM ;
wire un2_fre_add_cry_10_0_SUM ;
wire un2_fre_add_cry_11_0_SUM ;
wire un2_fre_add_cry_12_0_SUM ;
wire un2_fre_add_cry_13_0_SUM ;
wire un2_fre_add_cry_14_0_SUM ;
wire un2_fre_add_cry_15_0_SUM ;
wire un2_fre_add_cry_16_0_SUM ;
wire un2_fre_add_cry_17_0_SUM ;
wire un2_fre_add_cry_18_0_SUM ;
wire un2_fre_add_cry_19_0_SUM ;
wire un2_fre_add_cry_20_0_SUM ;
wire un2_fre_add_cry_21_0_SUM ;
wire un2_fre_add_cry_22_0_SUM ;
wire un2_fre_add_cry_23_0_SUM ;
wire un2_fre_add_cry_24_0_SUM ;
wire un2_fre_add_cry_25_0_SUM ;
wire un2_fre_add_cry_26_0_SUM ;
wire un2_fre_add_cry_27_0_SUM ;
wire un2_fre_add_cry_28_0_SUM ;
wire un2_fre_add_cry_29_0_SUM ;
wire un2_fre_add_cry_30_0_SUM ;
wire un2_fre_add_s_31_0_SUM ;
wire un2_rom_addr_reg_cry_2_0_SUM ;
wire un2_rom_addr_reg_cry_3_0_SUM ;
wire un2_rom_addr_reg_cry_4_0_SUM ;
wire un2_rom_addr_reg_cry_5_0_SUM ;
wire un2_rom_addr_reg_cry_6_0_SUM ;
wire un2_rom_addr_reg_cry_7_0_SUM ;
wire un2_rom_addr_reg_cry_8_0_SUM ;
wire un2_rom_addr_reg_s_9_0_SUM ;
wire un2_rom_addr_reg_cry_8 ;
wire GND ;
wire un2_rom_addr_reg_s_9_0_COUT ;
wire un2_rom_addr_reg_cry_7 ;
wire un2_rom_addr_reg_cry_6 ;
wire un2_rom_addr_reg_cry_5 ;
wire un2_rom_addr_reg_cry_4 ;
wire un2_rom_addr_reg_cry_3 ;
wire un2_rom_addr_reg_cry_2 ;
wire un2_fre_add_cry_30 ;
wire un2_fre_add_s_31_0_COUT ;
wire un2_fre_add_cry_29 ;
wire un2_fre_add_cry_28 ;
wire un2_fre_add_cry_27 ;
wire un2_fre_add_cry_26 ;
wire un2_fre_add_cry_25 ;
wire un2_fre_add_cry_24 ;
wire un2_fre_add_cry_23 ;
wire un2_fre_add_cry_22 ;
wire un2_fre_add_cry_21 ;
wire un2_fre_add_cry_20 ;
wire un2_fre_add_cry_19 ;
wire un2_fre_add_cry_18 ;
wire un2_fre_add_cry_17 ;
wire un2_fre_add_cry_16 ;
wire un2_fre_add_cry_15 ;
wire un2_fre_add_cry_14 ;
wire un2_fre_add_cry_13 ;
wire un2_fre_add_cry_12 ;
wire un2_fre_add_cry_11 ;
wire un2_fre_add_cry_10 ;
wire un2_fre_add_cry_9 ;
wire un2_fre_add_cry_8 ;
wire un2_fre_add_cry_7 ;
wire un2_fre_add_cry_6 ;
wire un2_fre_add_cry_5 ;
wire un2_fre_add_cry_4 ;
wire un2_fre_add_cry_3 ;
wire un2_fre_add_cry_2 ;
wire un2_fre_add_cry_1 ;
wire un2_fre_add_cry_0 ;
wire VCC ;
// @5:71
  LUT2 \rom_addr_7[9]  (
	.I0(rom_addr_reg[9]),
	.I1(un1_rom_addr31),
	.F(rom_addr_7_Z[9])
);
defparam \rom_addr_7[9] .INIT=4'h8;
// @5:71
  LUT2 \rom_addr_7[8]  (
	.I0(rom_addr_reg[8]),
	.I1(un1_rom_addr31),
	.F(rom_addr_7_Z[8])
);
defparam \rom_addr_7[8] .INIT=4'h8;
// @5:71
  LUT2 \rom_addr_7[7]  (
	.I0(rom_addr_reg[7]),
	.I1(un1_rom_addr31),
	.F(rom_addr_7_Z[7])
);
defparam \rom_addr_7[7] .INIT=4'h8;
// @5:71
  LUT2 \rom_addr_7[6]  (
	.I0(rom_addr_reg[6]),
	.I1(un1_rom_addr31),
	.F(rom_addr_7_Z[6])
);
defparam \rom_addr_7[6] .INIT=4'h8;
// @5:71
  LUT2 \rom_addr_7[5]  (
	.I0(rom_addr_reg[5]),
	.I1(un1_rom_addr31),
	.F(rom_addr_7_Z[5])
);
defparam \rom_addr_7[5] .INIT=4'h8;
// @5:71
  LUT2 \rom_addr_7[4]  (
	.I0(rom_addr_reg[4]),
	.I1(un1_rom_addr31),
	.F(rom_addr_7_Z[4])
);
defparam \rom_addr_7[4] .INIT=4'h8;
// @5:71
  LUT2 \rom_addr_7[3]  (
	.I0(rom_addr_reg[3]),
	.I1(un1_rom_addr31),
	.F(rom_addr_7_Z[3])
);
defparam \rom_addr_7[3] .INIT=4'h8;
// @5:71
  LUT2 \rom_addr_7[2]  (
	.I0(rom_addr_reg[2]),
	.I1(un1_rom_addr31),
	.F(rom_addr_7_Z[2])
);
defparam \rom_addr_7[2] .INIT=4'h8;
// @5:71
  LUT2 \rom_addr_7[1]  (
	.I0(rom_addr_reg[1]),
	.I1(un1_rom_addr31),
	.F(rom_addr_7_Z[1])
);
defparam \rom_addr_7[1] .INIT=4'h8;
// @5:71
  LUT2 \rom_addr_7[0]  (
	.I0(rom_addr_reg[0]),
	.I1(un1_rom_addr31),
	.F(rom_addr_7_Z[0])
);
defparam \rom_addr_7[0] .INIT=4'h8;
// @5:58
  LUT2 fre_add6 (
	.I0(fre_add_r),
	.I1(sys_rst_n_c),
	.F(fre_add6_1z)
);
defparam fre_add6.INIT=4'h7;
// @5:64
  DFFR \rom_addr_Z[0]  (
	.Q(rom_addr[0]),
	.D(rom_addr_7_Z[0]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @5:64
  DFFS \rom_addr_Z[1]  (
	.Q(rom_addr[1]),
	.D(rom_addr_7_Z[1]),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i)
);
// @5:64
  DFFR \rom_addr_Z[2]  (
	.Q(rom_addr[2]),
	.D(rom_addr_7_Z[2]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @5:64
  DFFS \rom_addr_Z[3]  (
	.Q(rom_addr[3]),
	.D(rom_addr_7_Z[3]),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i)
);
// @5:64
  DFFR \rom_addr_Z[4]  (
	.Q(rom_addr[4]),
	.D(rom_addr_7_Z[4]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @5:64
  DFFS \rom_addr_Z[5]  (
	.Q(rom_addr[5]),
	.D(rom_addr_7_Z[5]),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i)
);
// @5:64
  DFFS \rom_addr_Z[6]  (
	.Q(rom_addr[6]),
	.D(rom_addr_7_Z[6]),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i)
);
// @5:64
  DFFS \rom_addr_Z[7]  (
	.Q(rom_addr[7]),
	.D(rom_addr_7_Z[7]),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i)
);
// @5:64
  DFFR \rom_addr_Z[8]  (
	.Q(rom_addr[8]),
	.D(rom_addr_7_Z[8]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @5:64
  DFFS \rom_addr_Z[9]  (
	.Q(rom_addr[9]),
	.D(rom_addr_7_Z[9]),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i)
);
// @5:64
  DFFS \rom_addr_Z[10]  (
	.Q(rom_addr[10]),
	.D(rom_addr_7[10]),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i)
);
// @5:64
  DFFR \rom_addr_Z[11]  (
	.Q(rom_addr[11]),
	.D(rom_addr_7[11]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @5:57
  DFFR \fre_add_Z[0]  (
	.Q(fre_add[0]),
	.D(un2_fre_add_cry_0_0_SUM),
	.CLK(sys_clk_c),
	.RESET(fre_add6_1z)
);
// @5:57
  DFFR \fre_add_Z[1]  (
	.Q(fre_add[1]),
	.D(un2_fre_add_cry_1_0_SUM),
	.CLK(sys_clk_c),
	.RESET(fre_add6_1z)
);
// @5:57
  DFFR \fre_add_Z[2]  (
	.Q(fre_add[2]),
	.D(un2_fre_add_cry_2_0_SUM),
	.CLK(sys_clk_c),
	.RESET(fre_add6_1z)
);
// @5:57
  DFFR \fre_add_Z[3]  (
	.Q(fre_add[3]),
	.D(un2_fre_add_cry_3_0_SUM),
	.CLK(sys_clk_c),
	.RESET(fre_add6_1z)
);
// @5:57
  DFFR \fre_add_Z[4]  (
	.Q(fre_add[4]),
	.D(un2_fre_add_cry_4_0_SUM),
	.CLK(sys_clk_c),
	.RESET(fre_add6_1z)
);
// @5:57
  DFFR \fre_add_Z[5]  (
	.Q(fre_add[5]),
	.D(un2_fre_add_cry_5_0_SUM),
	.CLK(sys_clk_c),
	.RESET(fre_add6_1z)
);
// @5:57
  DFFR \fre_add_Z[6]  (
	.Q(fre_add[6]),
	.D(un2_fre_add_cry_6_0_SUM),
	.CLK(sys_clk_c),
	.RESET(fre_add6_1z)
);
// @5:57
  DFFR \fre_add_Z[7]  (
	.Q(fre_add[7]),
	.D(un2_fre_add_cry_7_0_SUM),
	.CLK(sys_clk_c),
	.RESET(fre_add6_1z)
);
// @5:57
  DFFR \fre_add_Z[8]  (
	.Q(fre_add[8]),
	.D(un2_fre_add_cry_8_0_SUM),
	.CLK(sys_clk_c),
	.RESET(fre_add6_1z)
);
// @5:57
  DFFR \fre_add_Z[9]  (
	.Q(fre_add[9]),
	.D(un2_fre_add_cry_9_0_SUM),
	.CLK(sys_clk_c),
	.RESET(fre_add6_1z)
);
// @5:57
  DFFR \fre_add_Z[10]  (
	.Q(fre_add[10]),
	.D(un2_fre_add_cry_10_0_SUM),
	.CLK(sys_clk_c),
	.RESET(fre_add6_1z)
);
// @5:57
  DFFR \fre_add_Z[11]  (
	.Q(fre_add[11]),
	.D(un2_fre_add_cry_11_0_SUM),
	.CLK(sys_clk_c),
	.RESET(fre_add6_1z)
);
// @5:57
  DFFR \fre_add_Z[12]  (
	.Q(fre_add[12]),
	.D(un2_fre_add_cry_12_0_SUM),
	.CLK(sys_clk_c),
	.RESET(fre_add6_1z)
);
// @5:57
  DFFR \fre_add_Z[13]  (
	.Q(fre_add[13]),
	.D(un2_fre_add_cry_13_0_SUM),
	.CLK(sys_clk_c),
	.RESET(fre_add6_1z)
);
// @5:57
  DFFR \fre_add_Z[14]  (
	.Q(fre_add[14]),
	.D(un2_fre_add_cry_14_0_SUM),
	.CLK(sys_clk_c),
	.RESET(fre_add6_1z)
);
// @5:57
  DFFR \fre_add_Z[15]  (
	.Q(fre_add[15]),
	.D(un2_fre_add_cry_15_0_SUM),
	.CLK(sys_clk_c),
	.RESET(fre_add6_1z)
);
// @5:57
  DFFR \fre_add_Z[16]  (
	.Q(fre_add[16]),
	.D(un2_fre_add_cry_16_0_SUM),
	.CLK(sys_clk_c),
	.RESET(fre_add6_1z)
);
// @5:57
  DFFR \fre_add_Z[17]  (
	.Q(fre_add[17]),
	.D(un2_fre_add_cry_17_0_SUM),
	.CLK(sys_clk_c),
	.RESET(fre_add6_1z)
);
// @5:57
  DFFR \fre_add_Z[18]  (
	.Q(fre_add[18]),
	.D(un2_fre_add_cry_18_0_SUM),
	.CLK(sys_clk_c),
	.RESET(fre_add6_1z)
);
// @5:57
  DFFR \fre_add_Z[19]  (
	.Q(fre_add[19]),
	.D(un2_fre_add_cry_19_0_SUM),
	.CLK(sys_clk_c),
	.RESET(fre_add6_1z)
);
// @5:57
  DFFR \fre_add_Z[20]  (
	.Q(fre_add[20]),
	.D(un2_fre_add_cry_20_0_SUM),
	.CLK(sys_clk_c),
	.RESET(fre_add6_1z)
);
// @5:57
  DFFR \fre_add_Z[21]  (
	.Q(fre_add[21]),
	.D(un2_fre_add_cry_21_0_SUM),
	.CLK(sys_clk_c),
	.RESET(fre_add6_1z)
);
// @5:57
  DFFR \fre_add_Z[22]  (
	.Q(fre_add[22]),
	.D(un2_fre_add_cry_22_0_SUM),
	.CLK(sys_clk_c),
	.RESET(fre_add6_1z)
);
// @5:57
  DFFR \fre_add_Z[23]  (
	.Q(fre_add[23]),
	.D(un2_fre_add_cry_23_0_SUM),
	.CLK(sys_clk_c),
	.RESET(fre_add6_1z)
);
// @5:57
  DFFR \fre_add_Z[24]  (
	.Q(fre_add[24]),
	.D(un2_fre_add_cry_24_0_SUM),
	.CLK(sys_clk_c),
	.RESET(fre_add6_1z)
);
// @5:57
  DFFR \fre_add_Z[25]  (
	.Q(fre_add[25]),
	.D(un2_fre_add_cry_25_0_SUM),
	.CLK(sys_clk_c),
	.RESET(fre_add6_1z)
);
// @5:57
  DFFR \fre_add_Z[26]  (
	.Q(fre_add[26]),
	.D(un2_fre_add_cry_26_0_SUM),
	.CLK(sys_clk_c),
	.RESET(fre_add6_1z)
);
// @5:57
  DFFR \fre_add_Z[27]  (
	.Q(fre_add[27]),
	.D(un2_fre_add_cry_27_0_SUM),
	.CLK(sys_clk_c),
	.RESET(fre_add6_1z)
);
// @5:57
  DFFR \fre_add_Z[28]  (
	.Q(fre_add[28]),
	.D(un2_fre_add_cry_28_0_SUM),
	.CLK(sys_clk_c),
	.RESET(fre_add6_1z)
);
// @5:57
  DFFR \fre_add_Z[29]  (
	.Q(fre_add[29]),
	.D(un2_fre_add_cry_29_0_SUM),
	.CLK(sys_clk_c),
	.RESET(fre_add6_1z)
);
// @5:57
  DFFR \fre_add_Z[30]  (
	.Q(fre_add[30]),
	.D(un2_fre_add_cry_30_0_SUM),
	.CLK(sys_clk_c),
	.RESET(fre_add6_1z)
);
// @5:57
  DFFR \fre_add_Z[31]  (
	.Q(fre_add[31]),
	.D(un2_fre_add_s_31_0_SUM),
	.CLK(sys_clk_c),
	.RESET(fre_add6_1z)
);
// @5:64
  DFFRE \rom_addr_reg_Z[0]  (
	.Q(rom_addr_reg[0]),
	.D(fre_add[22]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(un1_rom_addr31)
);
// @5:64
  DFFRE \rom_addr_reg_Z[1]  (
	.Q(rom_addr_reg[1]),
	.D(fre_add[23]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(un1_rom_addr31)
);
// @5:64
  DFFRE \rom_addr_reg_Z[2]  (
	.Q(rom_addr_reg[2]),
	.D(un2_rom_addr_reg_cry_2_0_SUM),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(un1_rom_addr31)
);
// @5:64
  DFFRE \rom_addr_reg_Z[3]  (
	.Q(rom_addr_reg[3]),
	.D(un2_rom_addr_reg_cry_3_0_SUM),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(un1_rom_addr31)
);
// @5:64
  DFFRE \rom_addr_reg_Z[4]  (
	.Q(rom_addr_reg[4]),
	.D(un2_rom_addr_reg_cry_4_0_SUM),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(un1_rom_addr31)
);
// @5:64
  DFFRE \rom_addr_reg_Z[5]  (
	.Q(rom_addr_reg[5]),
	.D(un2_rom_addr_reg_cry_5_0_SUM),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(un1_rom_addr31)
);
// @5:64
  DFFRE \rom_addr_reg_Z[6]  (
	.Q(rom_addr_reg[6]),
	.D(un2_rom_addr_reg_cry_6_0_SUM),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(un1_rom_addr31)
);
// @5:64
  DFFRE \rom_addr_reg_Z[7]  (
	.Q(rom_addr_reg[7]),
	.D(un2_rom_addr_reg_cry_7_0_SUM),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(un1_rom_addr31)
);
// @5:64
  DFFRE \rom_addr_reg_Z[8]  (
	.Q(rom_addr_reg[8]),
	.D(un2_rom_addr_reg_cry_8_0_SUM),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(un1_rom_addr31)
);
// @5:64
  DFFRE \rom_addr_reg_Z[9]  (
	.Q(rom_addr_reg[9]),
	.D(un2_rom_addr_reg_s_9_0_SUM),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(un1_rom_addr31)
);
// @5:78
  ALU un2_rom_addr_reg_s_9_0 (
	.CIN(un2_rom_addr_reg_cry_8),
	.I0(fre_add[31]),
	.I1(ch1_PHASE_CTRL[9]),
	.I3(GND),
	.COUT(un2_rom_addr_reg_s_9_0_COUT),
	.SUM(un2_rom_addr_reg_s_9_0_SUM)
);
defparam un2_rom_addr_reg_s_9_0.ALU_MODE=0;
// @5:78
  ALU un2_rom_addr_reg_cry_8_0 (
	.CIN(un2_rom_addr_reg_cry_7),
	.I0(fre_add[30]),
	.I1(ch1_PHASE_CTRL[8]),
	.I3(GND),
	.COUT(un2_rom_addr_reg_cry_8),
	.SUM(un2_rom_addr_reg_cry_8_0_SUM)
);
defparam un2_rom_addr_reg_cry_8_0.ALU_MODE=0;
// @5:78
  ALU un2_rom_addr_reg_cry_7_0 (
	.CIN(un2_rom_addr_reg_cry_6),
	.I0(fre_add[29]),
	.I1(ch1_PHASE_CTRL[7]),
	.I3(GND),
	.COUT(un2_rom_addr_reg_cry_7),
	.SUM(un2_rom_addr_reg_cry_7_0_SUM)
);
defparam un2_rom_addr_reg_cry_7_0.ALU_MODE=0;
// @5:78
  ALU un2_rom_addr_reg_cry_6_0 (
	.CIN(un2_rom_addr_reg_cry_5),
	.I0(fre_add[28]),
	.I1(ch1_PHASE_CTRL[6]),
	.I3(GND),
	.COUT(un2_rom_addr_reg_cry_6),
	.SUM(un2_rom_addr_reg_cry_6_0_SUM)
);
defparam un2_rom_addr_reg_cry_6_0.ALU_MODE=0;
// @5:78
  ALU un2_rom_addr_reg_cry_5_0 (
	.CIN(un2_rom_addr_reg_cry_4),
	.I0(fre_add[27]),
	.I1(ch1_PHASE_CTRL[5]),
	.I3(GND),
	.COUT(un2_rom_addr_reg_cry_5),
	.SUM(un2_rom_addr_reg_cry_5_0_SUM)
);
defparam un2_rom_addr_reg_cry_5_0.ALU_MODE=0;
// @5:78
  ALU un2_rom_addr_reg_cry_4_0 (
	.CIN(un2_rom_addr_reg_cry_3),
	.I0(fre_add[26]),
	.I1(ch1_PHASE_CTRL[4]),
	.I3(GND),
	.COUT(un2_rom_addr_reg_cry_4),
	.SUM(un2_rom_addr_reg_cry_4_0_SUM)
);
defparam un2_rom_addr_reg_cry_4_0.ALU_MODE=0;
// @5:78
  ALU un2_rom_addr_reg_cry_3_0 (
	.CIN(un2_rom_addr_reg_cry_2),
	.I0(fre_add[25]),
	.I1(ch1_PHASE_CTRL[3]),
	.I3(GND),
	.COUT(un2_rom_addr_reg_cry_3),
	.SUM(un2_rom_addr_reg_cry_3_0_SUM)
);
defparam un2_rom_addr_reg_cry_3_0.ALU_MODE=0;
// @5:78
  ALU un2_rom_addr_reg_cry_2_0 (
	.CIN(GND),
	.I0(fre_add[24]),
	.I1(ch1_PHASE_CTRL[2]),
	.I3(GND),
	.COUT(un2_rom_addr_reg_cry_2),
	.SUM(un2_rom_addr_reg_cry_2_0_SUM)
);
defparam un2_rom_addr_reg_cry_2_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_s_31_0 (
	.CIN(un2_fre_add_cry_30),
	.I0(fre_add[31]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_fre_add_s_31_0_COUT),
	.SUM(un2_fre_add_s_31_0_SUM)
);
defparam un2_fre_add_s_31_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_30_0 (
	.CIN(un2_fre_add_cry_29),
	.I0(fre_add[30]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_fre_add_cry_30),
	.SUM(un2_fre_add_cry_30_0_SUM)
);
defparam un2_fre_add_cry_30_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_29_0 (
	.CIN(un2_fre_add_cry_28),
	.I0(fre_add[29]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_fre_add_cry_29),
	.SUM(un2_fre_add_cry_29_0_SUM)
);
defparam un2_fre_add_cry_29_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_28_0 (
	.CIN(un2_fre_add_cry_27),
	.I0(fre_add[28]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_fre_add_cry_28),
	.SUM(un2_fre_add_cry_28_0_SUM)
);
defparam un2_fre_add_cry_28_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_27_0 (
	.CIN(un2_fre_add_cry_26),
	.I0(fre_add[27]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_fre_add_cry_27),
	.SUM(un2_fre_add_cry_27_0_SUM)
);
defparam un2_fre_add_cry_27_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_26_0 (
	.CIN(un2_fre_add_cry_25),
	.I0(fre_add[26]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_fre_add_cry_26),
	.SUM(un2_fre_add_cry_26_0_SUM)
);
defparam un2_fre_add_cry_26_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_25_0 (
	.CIN(un2_fre_add_cry_24),
	.I0(fre_add[25]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_fre_add_cry_25),
	.SUM(un2_fre_add_cry_25_0_SUM)
);
defparam un2_fre_add_cry_25_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_24_0 (
	.CIN(un2_fre_add_cry_23),
	.I0(fre_add[24]),
	.I1(ch1_FREQ_CTRL[24]),
	.I3(GND),
	.COUT(un2_fre_add_cry_24),
	.SUM(un2_fre_add_cry_24_0_SUM)
);
defparam un2_fre_add_cry_24_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_23_0 (
	.CIN(un2_fre_add_cry_22),
	.I0(fre_add[23]),
	.I1(ch1_FREQ_CTRL[23]),
	.I3(GND),
	.COUT(un2_fre_add_cry_23),
	.SUM(un2_fre_add_cry_23_0_SUM)
);
defparam un2_fre_add_cry_23_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_22_0 (
	.CIN(un2_fre_add_cry_21),
	.I0(fre_add[22]),
	.I1(ch1_FREQ_CTRL[22]),
	.I3(GND),
	.COUT(un2_fre_add_cry_22),
	.SUM(un2_fre_add_cry_22_0_SUM)
);
defparam un2_fre_add_cry_22_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_21_0 (
	.CIN(un2_fre_add_cry_20),
	.I0(fre_add[21]),
	.I1(ch1_FREQ_CTRL[21]),
	.I3(GND),
	.COUT(un2_fre_add_cry_21),
	.SUM(un2_fre_add_cry_21_0_SUM)
);
defparam un2_fre_add_cry_21_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_20_0 (
	.CIN(un2_fre_add_cry_19),
	.I0(fre_add[20]),
	.I1(ch1_FREQ_CTRL[20]),
	.I3(GND),
	.COUT(un2_fre_add_cry_20),
	.SUM(un2_fre_add_cry_20_0_SUM)
);
defparam un2_fre_add_cry_20_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_19_0 (
	.CIN(un2_fre_add_cry_18),
	.I0(fre_add[19]),
	.I1(ch1_FREQ_CTRL[19]),
	.I3(GND),
	.COUT(un2_fre_add_cry_19),
	.SUM(un2_fre_add_cry_19_0_SUM)
);
defparam un2_fre_add_cry_19_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_18_0 (
	.CIN(un2_fre_add_cry_17),
	.I0(fre_add[18]),
	.I1(ch1_FREQ_CTRL[18]),
	.I3(GND),
	.COUT(un2_fre_add_cry_18),
	.SUM(un2_fre_add_cry_18_0_SUM)
);
defparam un2_fre_add_cry_18_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_17_0 (
	.CIN(un2_fre_add_cry_16),
	.I0(fre_add[17]),
	.I1(ch1_FREQ_CTRL[17]),
	.I3(GND),
	.COUT(un2_fre_add_cry_17),
	.SUM(un2_fre_add_cry_17_0_SUM)
);
defparam un2_fre_add_cry_17_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_16_0 (
	.CIN(un2_fre_add_cry_15),
	.I0(fre_add[16]),
	.I1(ch1_FREQ_CTRL[16]),
	.I3(GND),
	.COUT(un2_fre_add_cry_16),
	.SUM(un2_fre_add_cry_16_0_SUM)
);
defparam un2_fre_add_cry_16_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_15_0 (
	.CIN(un2_fre_add_cry_14),
	.I0(fre_add[15]),
	.I1(ch1_FREQ_CTRL[15]),
	.I3(GND),
	.COUT(un2_fre_add_cry_15),
	.SUM(un2_fre_add_cry_15_0_SUM)
);
defparam un2_fre_add_cry_15_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_14_0 (
	.CIN(un2_fre_add_cry_13),
	.I0(fre_add[14]),
	.I1(ch1_FREQ_CTRL[14]),
	.I3(GND),
	.COUT(un2_fre_add_cry_14),
	.SUM(un2_fre_add_cry_14_0_SUM)
);
defparam un2_fre_add_cry_14_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_13_0 (
	.CIN(un2_fre_add_cry_12),
	.I0(fre_add[13]),
	.I1(ch1_FREQ_CTRL[13]),
	.I3(GND),
	.COUT(un2_fre_add_cry_13),
	.SUM(un2_fre_add_cry_13_0_SUM)
);
defparam un2_fre_add_cry_13_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_12_0 (
	.CIN(un2_fre_add_cry_11),
	.I0(fre_add[12]),
	.I1(ch1_FREQ_CTRL[12]),
	.I3(GND),
	.COUT(un2_fre_add_cry_12),
	.SUM(un2_fre_add_cry_12_0_SUM)
);
defparam un2_fre_add_cry_12_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_11_0 (
	.CIN(un2_fre_add_cry_10),
	.I0(fre_add[11]),
	.I1(ch1_FREQ_CTRL[11]),
	.I3(GND),
	.COUT(un2_fre_add_cry_11),
	.SUM(un2_fre_add_cry_11_0_SUM)
);
defparam un2_fre_add_cry_11_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_10_0 (
	.CIN(un2_fre_add_cry_9),
	.I0(fre_add[10]),
	.I1(ch1_FREQ_CTRL[10]),
	.I3(GND),
	.COUT(un2_fre_add_cry_10),
	.SUM(un2_fre_add_cry_10_0_SUM)
);
defparam un2_fre_add_cry_10_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_9_0 (
	.CIN(un2_fre_add_cry_8),
	.I0(fre_add[9]),
	.I1(ch1_FREQ_CTRL[9]),
	.I3(GND),
	.COUT(un2_fre_add_cry_9),
	.SUM(un2_fre_add_cry_9_0_SUM)
);
defparam un2_fre_add_cry_9_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_8_0 (
	.CIN(un2_fre_add_cry_7),
	.I0(fre_add[8]),
	.I1(ch1_FREQ_CTRL[8]),
	.I3(GND),
	.COUT(un2_fre_add_cry_8),
	.SUM(un2_fre_add_cry_8_0_SUM)
);
defparam un2_fre_add_cry_8_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_7_0 (
	.CIN(un2_fre_add_cry_6),
	.I0(fre_add[7]),
	.I1(ch1_FREQ_CTRL[7]),
	.I3(GND),
	.COUT(un2_fre_add_cry_7),
	.SUM(un2_fre_add_cry_7_0_SUM)
);
defparam un2_fre_add_cry_7_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_6_0 (
	.CIN(un2_fre_add_cry_5),
	.I0(fre_add[6]),
	.I1(ch1_FREQ_CTRL[6]),
	.I3(GND),
	.COUT(un2_fre_add_cry_6),
	.SUM(un2_fre_add_cry_6_0_SUM)
);
defparam un2_fre_add_cry_6_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_5_0 (
	.CIN(un2_fre_add_cry_4),
	.I0(fre_add[5]),
	.I1(ch1_FREQ_CTRL[5]),
	.I3(GND),
	.COUT(un2_fre_add_cry_5),
	.SUM(un2_fre_add_cry_5_0_SUM)
);
defparam un2_fre_add_cry_5_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_4_0 (
	.CIN(un2_fre_add_cry_3),
	.I0(fre_add[4]),
	.I1(ch1_FREQ_CTRL[4]),
	.I3(GND),
	.COUT(un2_fre_add_cry_4),
	.SUM(un2_fre_add_cry_4_0_SUM)
);
defparam un2_fre_add_cry_4_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_3_0 (
	.CIN(un2_fre_add_cry_2),
	.I0(fre_add[3]),
	.I1(ch1_FREQ_CTRL[3]),
	.I3(GND),
	.COUT(un2_fre_add_cry_3),
	.SUM(un2_fre_add_cry_3_0_SUM)
);
defparam un2_fre_add_cry_3_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_2_0 (
	.CIN(un2_fre_add_cry_1),
	.I0(fre_add[2]),
	.I1(ch1_FREQ_CTRL[2]),
	.I3(GND),
	.COUT(un2_fre_add_cry_2),
	.SUM(un2_fre_add_cry_2_0_SUM)
);
defparam un2_fre_add_cry_2_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_1_0 (
	.CIN(un2_fre_add_cry_0),
	.I0(fre_add[1]),
	.I1(ch1_FREQ_CTRL[1]),
	.I3(GND),
	.COUT(un2_fre_add_cry_1),
	.SUM(un2_fre_add_cry_1_0_SUM)
);
defparam un2_fre_add_cry_1_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_0_0 (
	.CIN(GND),
	.I0(fre_add[0]),
	.I1(ch1_FREQ_CTRL[0]),
	.I3(GND),
	.COUT(un2_fre_add_cry_0),
	.SUM(un2_fre_add_cry_0_0_SUM)
);
defparam un2_fre_add_cry_0_0.ALU_MODE=0;
// @5:111
  Gowin_pROM DDS_ROM (
	.dac_CH1_c(dac_CH1_c[7:0]),
	.rom_addr(rom_addr[11:0]),
	.sys_clk_c(sys_clk_c)
);
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.V(VCC)
);
endmodule /* dds */

module Gowin_pROM_0 (
  dac_CH2_c,
  rom_addr,
  sys_clk_c
)
;
output [7:0] dac_CH2_c ;
input [11:0] rom_addr ;
input sys_clk_c ;
wire sys_clk_c ;
wire [31:4] prom_inst_1_DO_0;
wire [31:4] prom_inst_0_DO_0;
wire GND ;
wire VCC ;
// @6:101
  pROM prom_inst_1 (
	.DO({prom_inst_1_DO_0[31:4], dac_CH2_c[7:4]}),
	.AD({rom_addr[11:0], GND, GND}),
	.CLK(sys_clk_c),
	.OCE(VCC),
	.CE(VCC),
	.RESET(GND)
);
defparam prom_inst_1.READ_MODE=1'b0;
defparam prom_inst_1.BIT_WIDTH=4;
defparam prom_inst_1.RESET_MODE="SYNC";
defparam prom_inst_1.INIT_RAM_00=256'hAAAAAAAAAAAAAAAAAAAAAA999999999999999999998888888888888888888887;
defparam prom_inst_1.INIT_RAM_01=256'hDDDDDDDDDDDDDDDDDCCCCCCCCCCCCCCCCCCCCCCCCBBBBBBBBBBBBBBBBBBBBBBB;
defparam prom_inst_1.INIT_RAM_02=256'hFFFFFFFFFFFFFFFFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEDDDDDDDDDDDD;
defparam prom_inst_1.INIT_RAM_03=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_1.INIT_RAM_04=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_1.INIT_RAM_05=256'hDDDDDDDDDDDEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFFFFFFFFFFFFFFFFF;
defparam prom_inst_1.INIT_RAM_06=256'hBBBBBBBBBBBBBBBBBBBBBBCCCCCCCCCCCCCCCCCCCCCCCCDDDDDDDDDDDDDDDDDD;
defparam prom_inst_1.INIT_RAM_07=256'h88888888888888888888899999999999999999999AAAAAAAAAAAAAAAAAAAAAAB;
defparam prom_inst_1.INIT_RAM_08=256'h4455555555555555555555566666666666666666666677777777777777777777;
defparam prom_inst_1.INIT_RAM_09=256'h2222222222222222223333333333333333333333333444444444444444444444;
defparam prom_inst_1.INIT_RAM_0A=256'h0000000000000000000111111111111111111111111111111111112222222222;
defparam prom_inst_1.INIT_RAM_0B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_1.INIT_RAM_0C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_1.INIT_RAM_0D=256'h2222222221111111111111111111111111111111111100000000000000000000;
defparam prom_inst_1.INIT_RAM_0E=256'h4444444444444444444433333333333333333333333332222222222222222222;
defparam prom_inst_1.INIT_RAM_0F=256'h7777777777777777777666666666666666666666555555555555555555555444;
defparam prom_inst_1.INIT_RAM_10=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_1.INIT_RAM_11=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_1.INIT_RAM_12=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_1.INIT_RAM_13=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_1.INIT_RAM_14=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_1.INIT_RAM_15=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_1.INIT_RAM_16=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_1.INIT_RAM_17=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_1.INIT_RAM_18=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_1.INIT_RAM_19=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_1.INIT_RAM_1A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_1.INIT_RAM_1B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_1.INIT_RAM_1C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_1.INIT_RAM_1D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_1.INIT_RAM_1E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_1.INIT_RAM_1F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_1.INIT_RAM_20=256'h1111111111111111111111111111111000000000000000000000000000000000;
defparam prom_inst_1.INIT_RAM_21=256'h3333333333333333333333333333333222222222222222222222222222222221;
defparam prom_inst_1.INIT_RAM_22=256'h5555555555555555555555555555555444444444444444444444444444444443;
defparam prom_inst_1.INIT_RAM_23=256'h7777777777777777777777777777777666666666666666666666666666666665;
defparam prom_inst_1.INIT_RAM_24=256'h9999999999999999999999999999999888888888888888888888888888888887;
defparam prom_inst_1.INIT_RAM_25=256'hBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9;
defparam prom_inst_1.INIT_RAM_26=256'hDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCB;
defparam prom_inst_1.INIT_RAM_27=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEED;
defparam prom_inst_1.INIT_RAM_28=256'hEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_1.INIT_RAM_29=256'hCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD;
defparam prom_inst_1.INIT_RAM_2A=256'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB;
defparam prom_inst_1.INIT_RAM_2B=256'h7888888888888888888888888888888899999999999999999999999999999999;
defparam prom_inst_1.INIT_RAM_2C=256'h6666666666666666666666666666666677777777777777777777777777777777;
defparam prom_inst_1.INIT_RAM_2D=256'h3444444444444444444444444444444455555555555555555555555555555555;
defparam prom_inst_1.INIT_RAM_2E=256'h2222222222222222222222222222222233333333333333333333333333333333;
defparam prom_inst_1.INIT_RAM_2F=256'h0000000000000000000000000000000011111111111111111111111111111111;
defparam prom_inst_1.INIT_RAM_30=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_1.INIT_RAM_31=256'h1111111111111111111111111111111111111111111111111111111111111100;
defparam prom_inst_1.INIT_RAM_32=256'h2222222222222222222222222222222222222222222222222222222222222211;
defparam prom_inst_1.INIT_RAM_33=256'h3333333333333333333333333333333333333333333333333333333333333322;
defparam prom_inst_1.INIT_RAM_34=256'h4444444444444444444444444444444444444444444444444444444444444433;
defparam prom_inst_1.INIT_RAM_35=256'h5555555555555555555555555555555555555555555555555555555555555544;
defparam prom_inst_1.INIT_RAM_36=256'h6666666666666666666666666666666666666666666666666666666666666655;
defparam prom_inst_1.INIT_RAM_37=256'h7777777777777777777777777777777777777777777777777777777777777766;
defparam prom_inst_1.INIT_RAM_38=256'h8888888888888888888888888888888888888888888888888888888888888877;
defparam prom_inst_1.INIT_RAM_39=256'h9999999999999999999999999999999999999999999999999999999999999988;
defparam prom_inst_1.INIT_RAM_3A=256'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA99;
defparam prom_inst_1.INIT_RAM_3B=256'hBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBAA;
defparam prom_inst_1.INIT_RAM_3C=256'hCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCBB;
defparam prom_inst_1.INIT_RAM_3D=256'hDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCC;
defparam prom_inst_1.INIT_RAM_3E=256'hEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEDD;
defparam prom_inst_1.INIT_RAM_3F=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE;
// @6:24
  pROM prom_inst_0 (
	.DO({prom_inst_0_DO_0[31:4], dac_CH2_c[3:0]}),
	.AD({rom_addr[11:0], GND, GND}),
	.CLK(sys_clk_c),
	.OCE(VCC),
	.CE(VCC),
	.RESET(GND)
);
defparam prom_inst_0.READ_MODE=1'b0;
defparam prom_inst_0.BIT_WIDTH=4;
defparam prom_inst_0.RESET_MODE="SYNC";
defparam prom_inst_0.INIT_RAM_00=256'hFFEDCCBA99876654332100FEDDCBAA987665433210FFEDCCBA9887654432110F;
defparam prom_inst_0.INIT_RAM_01=256'h98877665443321100FEEDDCBBA998776554332110FFEDDCBBA99876654432110;
defparam prom_inst_0.INIT_RAM_02=256'h55444333222111000FFEEEDDCCCBBAA999887766554433221100FFEEDDCCBBAA;
defparam prom_inst_0.INIT_RAM_03=256'hFFFFFFFFFFFFFFEEEEEEEEEEDDDDDDDDCCCCCCBBBBBAAAA99999888877766665;
defparam prom_inst_0.INIT_RAM_04=256'h6666777888899999AAAABBBBBCCCCCCDDDDDDDDEEEEEEEEEEFFFFFFFFFFFFFFF;
defparam prom_inst_0.INIT_RAM_05=256'hABBCCDDEEFF001122334455667788999AABBCCCDDEEEFF000111222333444555;
defparam prom_inst_0.INIT_RAM_06=256'h1123445667899ABBCDDEFF011233455677899ABBCDDEEF00112334456677889A;
defparam prom_inst_0.INIT_RAM_07=256'h0112344567889ABCCDEFF012334566789AABCDDEF00123345667899ABCCDEFF0;
defparam prom_inst_0.INIT_RAM_08=256'hFF0122345567889ABBCDEEF0112344567889ABBCDEFF012234566789AABCDDEF;
defparam prom_inst_0.INIT_RAM_09=256'h56677889AABBCDDEEF0011233455677899ABBCDDEFF01123345567889AABCDDE;
defparam prom_inst_0.INIT_RAM_0A=256'h99AAABBBCCCDDDEEEFF00011222334455566778899AABBCCDDEEFF0011223344;
defparam prom_inst_0.INIT_RAM_0B=256'h0000000000000000000000001111111122222233333444455555666677788889;
defparam prom_inst_0.INIT_RAM_0C=256'h8888777666655555444433333222222111111110000000000000000000000000;
defparam prom_inst_0.INIT_RAM_0D=256'h433221100FFEEDDCCBBAA99887766555443322211000FFEEEDDDCCCBBBAAA999;
defparam prom_inst_0.INIT_RAM_0E=256'hDDCBAA98876554332110FFEDDCBBA9987765543321100FEEDDCBBAA988776654;
defparam prom_inst_0.INIT_RAM_0F=256'hEDDCBAA987665432210FFEDCBBA9887654432110FEEDCBBA9887655432210FFE;
defparam prom_inst_0.INIT_RAM_10=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_0.INIT_RAM_11=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_0.INIT_RAM_12=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_0.INIT_RAM_13=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_0.INIT_RAM_14=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_0.INIT_RAM_15=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_0.INIT_RAM_16=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_0.INIT_RAM_17=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam prom_inst_0.INIT_RAM_18=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_19=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_1A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_1B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_1C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_1D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_1E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_1F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam prom_inst_0.INIT_RAM_20=256'hFEEDDCCBBAA99887766554433221100FFEEDDCCBBAA998877665544332211000;
defparam prom_inst_0.INIT_RAM_21=256'hFEEDDCCBBAA99887766554433221100FFEEDDCCBBAA99887766554433221100F;
defparam prom_inst_0.INIT_RAM_22=256'hFEEDDCCBBAA99887766554433221100FFEEDDCCBBAA99887766554433221100F;
defparam prom_inst_0.INIT_RAM_23=256'hFEEDDCCBBAA99887766554433221100FFEEDDCCBBAA99887766554433221100F;
defparam prom_inst_0.INIT_RAM_24=256'hFEEDDCCBBAA99887766554433221100FFEEDDCCBBAA99887766554433221100F;
defparam prom_inst_0.INIT_RAM_25=256'hFEEDDCCBBAA99887766554433221100FFEEDDCCBBAA99887766554433221100F;
defparam prom_inst_0.INIT_RAM_26=256'hFEEDDCCBBAA99887766554433221100FFEEDDCCBBAA99887766554433221100F;
defparam prom_inst_0.INIT_RAM_27=256'hFEEDDCCBBAA99887766554433221100FFEEDDCCBBAA99887766554433221100F;
defparam prom_inst_0.INIT_RAM_28=256'h00112233445566778899AABBCCDDEEFF00112233445566778899AABBCCDDEEFF;
defparam prom_inst_0.INIT_RAM_29=256'h00112233445566778899AABBCCDDEEFF00112233445566778899AABBCCDDEEFF;
defparam prom_inst_0.INIT_RAM_2A=256'h00012223445566778899AABBBCDDDEFF00112233445566678889AABBCCDDEEFF;
defparam prom_inst_0.INIT_RAM_2B=256'hF0111233345566778899AAABCCCDEEEF001122334455567778999ABBCCDDEEFF;
defparam prom_inst_0.INIT_RAM_2C=256'h00012223445566778899AABBBCDDDEFF00112233445566678889AABBCCDDEEFF;
defparam prom_inst_0.INIT_RAM_2D=256'hF0111233345566778899AAABCCCDEEEF001122334455567778999ABBCCDDEEFF;
defparam prom_inst_0.INIT_RAM_2E=256'h00012223445566778899AABBBCDDDEFF00112233444566678889AABBCCDDEEFF;
defparam prom_inst_0.INIT_RAM_2F=256'h00111233345566778899AAABCCCDEEEF001122334455567778999ABBCCDDEEFF;
defparam prom_inst_0.INIT_RAM_30=256'hFFEEEEDDDDCCCCBBBBAAAA999988887777666655554444333322221111000000;
defparam prom_inst_0.INIT_RAM_31=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_32=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_33=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_34=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_35=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_36=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_37=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_38=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_39=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_3A=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_3B=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_3C=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_3D=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_3E=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
defparam prom_inst_0.INIT_RAM_3F=256'hFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FF;
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.V(VCC)
);
endmodule /* Gowin_pROM_0 */

module dds_0 (
  dac_CH2_c,
  ch2_FREQ_CTRL,
  ch2_PHASE_CTRL,
  ch2_wave_select,
  fre_add6,
  sys_rst_n_c_i,
  sys_clk_c
)
;
output [7:0] dac_CH2_c ;
input [24:0] ch2_FREQ_CTRL ;
input [9:2] ch2_PHASE_CTRL ;
input [3:0] ch2_wave_select ;
input fre_add6 ;
input sys_rst_n_c_i ;
input sys_clk_c ;
wire fre_add6 ;
wire sys_rst_n_c_i ;
wire sys_clk_c ;
wire [9:0] rom_addr_reg;
wire [11:0] rom_addr_7;
wire [11:0] rom_addr;
wire [31:0] fre_add;
wire un1_rom_addr31 ;
wire un2_fre_add_cry_0_0_SUM_0 ;
wire un2_fre_add_cry_1_0_SUM_0 ;
wire un2_fre_add_cry_2_0_SUM_0 ;
wire un2_fre_add_cry_3_0_SUM_0 ;
wire un2_fre_add_cry_4_0_SUM_0 ;
wire un2_fre_add_cry_5_0_SUM_0 ;
wire un2_fre_add_cry_6_0_SUM_0 ;
wire un2_fre_add_cry_7_0_SUM_0 ;
wire un2_fre_add_cry_8_0_SUM_0 ;
wire un2_fre_add_cry_9_0_SUM_0 ;
wire un2_fre_add_cry_10_0_SUM_0 ;
wire un2_fre_add_cry_11_0_SUM_0 ;
wire un2_fre_add_cry_12_0_SUM_0 ;
wire un2_fre_add_cry_13_0_SUM_0 ;
wire un2_fre_add_cry_14_0_SUM_0 ;
wire un2_fre_add_cry_15_0_SUM_0 ;
wire un2_fre_add_cry_16_0_SUM_0 ;
wire un2_fre_add_cry_17_0_SUM_0 ;
wire un2_fre_add_cry_18_0_SUM_0 ;
wire un2_fre_add_cry_19_0_SUM_0 ;
wire un2_fre_add_cry_20_0_SUM_0 ;
wire un2_fre_add_cry_21_0_SUM_0 ;
wire un2_fre_add_cry_22_0_SUM_0 ;
wire un2_fre_add_cry_23_0_SUM_0 ;
wire un2_fre_add_cry_24_0_SUM_0 ;
wire un2_fre_add_cry_25_0_SUM_0 ;
wire un2_fre_add_cry_26_0_SUM_0 ;
wire un2_fre_add_cry_27_0_SUM_0 ;
wire un2_fre_add_cry_28_0_SUM_0 ;
wire un2_fre_add_cry_29_0_SUM_0 ;
wire un2_fre_add_cry_30_0_SUM_0 ;
wire un2_fre_add_s_31_0_SUM_0 ;
wire un2_rom_addr_reg_cry_2_0_SUM_0 ;
wire un2_rom_addr_reg_cry_3_0_SUM_0 ;
wire un2_rom_addr_reg_cry_4_0_SUM_0 ;
wire un2_rom_addr_reg_cry_5_0_SUM_0 ;
wire un2_rom_addr_reg_cry_6_0_SUM_0 ;
wire un2_rom_addr_reg_cry_7_0_SUM_0 ;
wire un2_rom_addr_reg_cry_8_0_SUM_0 ;
wire un2_rom_addr_reg_s_9_0_SUM_0 ;
wire un2_rom_addr_reg_cry_8 ;
wire GND ;
wire un2_rom_addr_reg_s_9_0_COUT_0 ;
wire un2_rom_addr_reg_cry_7 ;
wire un2_rom_addr_reg_cry_6 ;
wire un2_rom_addr_reg_cry_5 ;
wire un2_rom_addr_reg_cry_4 ;
wire un2_rom_addr_reg_cry_3 ;
wire un2_rom_addr_reg_cry_2 ;
wire un2_fre_add_cry_30 ;
wire un2_fre_add_s_31_0_COUT_0 ;
wire un2_fre_add_cry_29 ;
wire un2_fre_add_cry_28 ;
wire un2_fre_add_cry_27 ;
wire un2_fre_add_cry_26 ;
wire un2_fre_add_cry_25 ;
wire un2_fre_add_cry_24 ;
wire un2_fre_add_cry_23 ;
wire un2_fre_add_cry_22 ;
wire un2_fre_add_cry_21 ;
wire un2_fre_add_cry_20 ;
wire un2_fre_add_cry_19 ;
wire un2_fre_add_cry_18 ;
wire un2_fre_add_cry_17 ;
wire un2_fre_add_cry_16 ;
wire un2_fre_add_cry_15 ;
wire un2_fre_add_cry_14 ;
wire un2_fre_add_cry_13 ;
wire un2_fre_add_cry_12 ;
wire un2_fre_add_cry_11 ;
wire un2_fre_add_cry_10 ;
wire un2_fre_add_cry_9 ;
wire un2_fre_add_cry_8 ;
wire un2_fre_add_cry_7 ;
wire un2_fre_add_cry_6 ;
wire un2_fre_add_cry_5 ;
wire un2_fre_add_cry_4 ;
wire un2_fre_add_cry_3 ;
wire un2_fre_add_cry_2 ;
wire un2_fre_add_cry_1 ;
wire un2_fre_add_cry_0 ;
wire VCC ;
// @5:71
  LUT2 \rom_addr_7_cZ[9]  (
	.I0(rom_addr_reg[9]),
	.I1(un1_rom_addr31),
	.F(rom_addr_7[9])
);
defparam \rom_addr_7_cZ[9] .INIT=4'h8;
// @5:71
  LUT2 \rom_addr_7_cZ[8]  (
	.I0(rom_addr_reg[8]),
	.I1(un1_rom_addr31),
	.F(rom_addr_7[8])
);
defparam \rom_addr_7_cZ[8] .INIT=4'h8;
// @5:71
  LUT2 \rom_addr_7_cZ[7]  (
	.I0(rom_addr_reg[7]),
	.I1(un1_rom_addr31),
	.F(rom_addr_7[7])
);
defparam \rom_addr_7_cZ[7] .INIT=4'h8;
// @5:71
  LUT2 \rom_addr_7_cZ[6]  (
	.I0(rom_addr_reg[6]),
	.I1(un1_rom_addr31),
	.F(rom_addr_7[6])
);
defparam \rom_addr_7_cZ[6] .INIT=4'h8;
// @5:71
  LUT2 \rom_addr_7_cZ[5]  (
	.I0(rom_addr_reg[5]),
	.I1(un1_rom_addr31),
	.F(rom_addr_7[5])
);
defparam \rom_addr_7_cZ[5] .INIT=4'h8;
// @5:71
  LUT2 \rom_addr_7_cZ[4]  (
	.I0(rom_addr_reg[4]),
	.I1(un1_rom_addr31),
	.F(rom_addr_7[4])
);
defparam \rom_addr_7_cZ[4] .INIT=4'h8;
// @5:71
  LUT2 \rom_addr_7_cZ[3]  (
	.I0(rom_addr_reg[3]),
	.I1(un1_rom_addr31),
	.F(rom_addr_7[3])
);
defparam \rom_addr_7_cZ[3] .INIT=4'h8;
// @5:71
  LUT2 \rom_addr_7_cZ[2]  (
	.I0(rom_addr_reg[2]),
	.I1(un1_rom_addr31),
	.F(rom_addr_7[2])
);
defparam \rom_addr_7_cZ[2] .INIT=4'h8;
// @5:71
  LUT2 \rom_addr_7_cZ[1]  (
	.I0(rom_addr_reg[1]),
	.I1(un1_rom_addr31),
	.F(rom_addr_7[1])
);
defparam \rom_addr_7_cZ[1] .INIT=4'h8;
// @5:71
  LUT2 \rom_addr_7_cZ[0]  (
	.I0(rom_addr_reg[0]),
	.I1(un1_rom_addr31),
	.F(rom_addr_7[0])
);
defparam \rom_addr_7_cZ[0] .INIT=4'h8;
// @5:72
  LUT4 un1_rom_addr31_cZ (
	.I0(ch2_wave_select[0]),
	.I1(ch2_wave_select[1]),
	.I2(ch2_wave_select[2]),
	.I3(ch2_wave_select[3]),
	.F(un1_rom_addr31)
);
defparam un1_rom_addr31_cZ.INIT=16'h0116;
// @5:65
  LUT4 un1_rom_addr29 (
	.I0(ch2_wave_select[0]),
	.I1(ch2_wave_select[1]),
	.I2(ch2_wave_select[2]),
	.I3(ch2_wave_select[3]),
	.F(rom_addr_7[10])
);
defparam un1_rom_addr29.INIT=16'h0104;
// @5:72
  LUT4 un1_rom_addr31_2 (
	.I0(ch2_wave_select[0]),
	.I1(ch2_wave_select[1]),
	.I2(ch2_wave_select[2]),
	.I3(ch2_wave_select[3]),
	.F(rom_addr_7[11])
);
defparam un1_rom_addr31_2.INIT=16'h0110;
// @5:64
  DFFR \rom_addr_Z[0]  (
	.Q(rom_addr[0]),
	.D(rom_addr_7[0]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @5:64
  DFFS \rom_addr_Z[1]  (
	.Q(rom_addr[1]),
	.D(rom_addr_7[1]),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i)
);
// @5:64
  DFFR \rom_addr_Z[2]  (
	.Q(rom_addr[2]),
	.D(rom_addr_7[2]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @5:64
  DFFS \rom_addr_Z[3]  (
	.Q(rom_addr[3]),
	.D(rom_addr_7[3]),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i)
);
// @5:64
  DFFR \rom_addr_Z[4]  (
	.Q(rom_addr[4]),
	.D(rom_addr_7[4]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @5:64
  DFFS \rom_addr_Z[5]  (
	.Q(rom_addr[5]),
	.D(rom_addr_7[5]),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i)
);
// @5:64
  DFFS \rom_addr_Z[6]  (
	.Q(rom_addr[6]),
	.D(rom_addr_7[6]),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i)
);
// @5:64
  DFFS \rom_addr_Z[7]  (
	.Q(rom_addr[7]),
	.D(rom_addr_7[7]),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i)
);
// @5:64
  DFFR \rom_addr_Z[8]  (
	.Q(rom_addr[8]),
	.D(rom_addr_7[8]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @5:64
  DFFS \rom_addr_Z[9]  (
	.Q(rom_addr[9]),
	.D(rom_addr_7[9]),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i)
);
// @5:64
  DFFS \rom_addr_Z[10]  (
	.Q(rom_addr[10]),
	.D(rom_addr_7[10]),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i)
);
// @5:64
  DFFR \rom_addr_Z[11]  (
	.Q(rom_addr[11]),
	.D(rom_addr_7[11]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @5:57
  DFFR \fre_add_Z[0]  (
	.Q(fre_add[0]),
	.D(un2_fre_add_cry_0_0_SUM_0),
	.CLK(sys_clk_c),
	.RESET(fre_add6)
);
// @5:57
  DFFR \fre_add_Z[1]  (
	.Q(fre_add[1]),
	.D(un2_fre_add_cry_1_0_SUM_0),
	.CLK(sys_clk_c),
	.RESET(fre_add6)
);
// @5:57
  DFFR \fre_add_Z[2]  (
	.Q(fre_add[2]),
	.D(un2_fre_add_cry_2_0_SUM_0),
	.CLK(sys_clk_c),
	.RESET(fre_add6)
);
// @5:57
  DFFR \fre_add_Z[3]  (
	.Q(fre_add[3]),
	.D(un2_fre_add_cry_3_0_SUM_0),
	.CLK(sys_clk_c),
	.RESET(fre_add6)
);
// @5:57
  DFFR \fre_add_Z[4]  (
	.Q(fre_add[4]),
	.D(un2_fre_add_cry_4_0_SUM_0),
	.CLK(sys_clk_c),
	.RESET(fre_add6)
);
// @5:57
  DFFR \fre_add_Z[5]  (
	.Q(fre_add[5]),
	.D(un2_fre_add_cry_5_0_SUM_0),
	.CLK(sys_clk_c),
	.RESET(fre_add6)
);
// @5:57
  DFFR \fre_add_Z[6]  (
	.Q(fre_add[6]),
	.D(un2_fre_add_cry_6_0_SUM_0),
	.CLK(sys_clk_c),
	.RESET(fre_add6)
);
// @5:57
  DFFR \fre_add_Z[7]  (
	.Q(fre_add[7]),
	.D(un2_fre_add_cry_7_0_SUM_0),
	.CLK(sys_clk_c),
	.RESET(fre_add6)
);
// @5:57
  DFFR \fre_add_Z[8]  (
	.Q(fre_add[8]),
	.D(un2_fre_add_cry_8_0_SUM_0),
	.CLK(sys_clk_c),
	.RESET(fre_add6)
);
// @5:57
  DFFR \fre_add_Z[9]  (
	.Q(fre_add[9]),
	.D(un2_fre_add_cry_9_0_SUM_0),
	.CLK(sys_clk_c),
	.RESET(fre_add6)
);
// @5:57
  DFFR \fre_add_Z[10]  (
	.Q(fre_add[10]),
	.D(un2_fre_add_cry_10_0_SUM_0),
	.CLK(sys_clk_c),
	.RESET(fre_add6)
);
// @5:57
  DFFR \fre_add_Z[11]  (
	.Q(fre_add[11]),
	.D(un2_fre_add_cry_11_0_SUM_0),
	.CLK(sys_clk_c),
	.RESET(fre_add6)
);
// @5:57
  DFFR \fre_add_Z[12]  (
	.Q(fre_add[12]),
	.D(un2_fre_add_cry_12_0_SUM_0),
	.CLK(sys_clk_c),
	.RESET(fre_add6)
);
// @5:57
  DFFR \fre_add_Z[13]  (
	.Q(fre_add[13]),
	.D(un2_fre_add_cry_13_0_SUM_0),
	.CLK(sys_clk_c),
	.RESET(fre_add6)
);
// @5:57
  DFFR \fre_add_Z[14]  (
	.Q(fre_add[14]),
	.D(un2_fre_add_cry_14_0_SUM_0),
	.CLK(sys_clk_c),
	.RESET(fre_add6)
);
// @5:57
  DFFR \fre_add_Z[15]  (
	.Q(fre_add[15]),
	.D(un2_fre_add_cry_15_0_SUM_0),
	.CLK(sys_clk_c),
	.RESET(fre_add6)
);
// @5:57
  DFFR \fre_add_Z[16]  (
	.Q(fre_add[16]),
	.D(un2_fre_add_cry_16_0_SUM_0),
	.CLK(sys_clk_c),
	.RESET(fre_add6)
);
// @5:57
  DFFR \fre_add_Z[17]  (
	.Q(fre_add[17]),
	.D(un2_fre_add_cry_17_0_SUM_0),
	.CLK(sys_clk_c),
	.RESET(fre_add6)
);
// @5:57
  DFFR \fre_add_Z[18]  (
	.Q(fre_add[18]),
	.D(un2_fre_add_cry_18_0_SUM_0),
	.CLK(sys_clk_c),
	.RESET(fre_add6)
);
// @5:57
  DFFR \fre_add_Z[19]  (
	.Q(fre_add[19]),
	.D(un2_fre_add_cry_19_0_SUM_0),
	.CLK(sys_clk_c),
	.RESET(fre_add6)
);
// @5:57
  DFFR \fre_add_Z[20]  (
	.Q(fre_add[20]),
	.D(un2_fre_add_cry_20_0_SUM_0),
	.CLK(sys_clk_c),
	.RESET(fre_add6)
);
// @5:57
  DFFR \fre_add_Z[21]  (
	.Q(fre_add[21]),
	.D(un2_fre_add_cry_21_0_SUM_0),
	.CLK(sys_clk_c),
	.RESET(fre_add6)
);
// @5:57
  DFFR \fre_add_Z[22]  (
	.Q(fre_add[22]),
	.D(un2_fre_add_cry_22_0_SUM_0),
	.CLK(sys_clk_c),
	.RESET(fre_add6)
);
// @5:57
  DFFR \fre_add_Z[23]  (
	.Q(fre_add[23]),
	.D(un2_fre_add_cry_23_0_SUM_0),
	.CLK(sys_clk_c),
	.RESET(fre_add6)
);
// @5:57
  DFFR \fre_add_Z[24]  (
	.Q(fre_add[24]),
	.D(un2_fre_add_cry_24_0_SUM_0),
	.CLK(sys_clk_c),
	.RESET(fre_add6)
);
// @5:57
  DFFR \fre_add_Z[25]  (
	.Q(fre_add[25]),
	.D(un2_fre_add_cry_25_0_SUM_0),
	.CLK(sys_clk_c),
	.RESET(fre_add6)
);
// @5:57
  DFFR \fre_add_Z[26]  (
	.Q(fre_add[26]),
	.D(un2_fre_add_cry_26_0_SUM_0),
	.CLK(sys_clk_c),
	.RESET(fre_add6)
);
// @5:57
  DFFR \fre_add_Z[27]  (
	.Q(fre_add[27]),
	.D(un2_fre_add_cry_27_0_SUM_0),
	.CLK(sys_clk_c),
	.RESET(fre_add6)
);
// @5:57
  DFFR \fre_add_Z[28]  (
	.Q(fre_add[28]),
	.D(un2_fre_add_cry_28_0_SUM_0),
	.CLK(sys_clk_c),
	.RESET(fre_add6)
);
// @5:57
  DFFR \fre_add_Z[29]  (
	.Q(fre_add[29]),
	.D(un2_fre_add_cry_29_0_SUM_0),
	.CLK(sys_clk_c),
	.RESET(fre_add6)
);
// @5:57
  DFFR \fre_add_Z[30]  (
	.Q(fre_add[30]),
	.D(un2_fre_add_cry_30_0_SUM_0),
	.CLK(sys_clk_c),
	.RESET(fre_add6)
);
// @5:57
  DFFR \fre_add_Z[31]  (
	.Q(fre_add[31]),
	.D(un2_fre_add_s_31_0_SUM_0),
	.CLK(sys_clk_c),
	.RESET(fre_add6)
);
// @5:64
  DFFRE \rom_addr_reg_Z[0]  (
	.Q(rom_addr_reg[0]),
	.D(fre_add[22]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(un1_rom_addr31)
);
// @5:64
  DFFRE \rom_addr_reg_Z[1]  (
	.Q(rom_addr_reg[1]),
	.D(fre_add[23]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(un1_rom_addr31)
);
// @5:64
  DFFRE \rom_addr_reg_Z[2]  (
	.Q(rom_addr_reg[2]),
	.D(un2_rom_addr_reg_cry_2_0_SUM_0),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(un1_rom_addr31)
);
// @5:64
  DFFRE \rom_addr_reg_Z[3]  (
	.Q(rom_addr_reg[3]),
	.D(un2_rom_addr_reg_cry_3_0_SUM_0),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(un1_rom_addr31)
);
// @5:64
  DFFRE \rom_addr_reg_Z[4]  (
	.Q(rom_addr_reg[4]),
	.D(un2_rom_addr_reg_cry_4_0_SUM_0),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(un1_rom_addr31)
);
// @5:64
  DFFRE \rom_addr_reg_Z[5]  (
	.Q(rom_addr_reg[5]),
	.D(un2_rom_addr_reg_cry_5_0_SUM_0),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(un1_rom_addr31)
);
// @5:64
  DFFRE \rom_addr_reg_Z[6]  (
	.Q(rom_addr_reg[6]),
	.D(un2_rom_addr_reg_cry_6_0_SUM_0),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(un1_rom_addr31)
);
// @5:64
  DFFRE \rom_addr_reg_Z[7]  (
	.Q(rom_addr_reg[7]),
	.D(un2_rom_addr_reg_cry_7_0_SUM_0),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(un1_rom_addr31)
);
// @5:64
  DFFRE \rom_addr_reg_Z[8]  (
	.Q(rom_addr_reg[8]),
	.D(un2_rom_addr_reg_cry_8_0_SUM_0),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(un1_rom_addr31)
);
// @5:64
  DFFRE \rom_addr_reg_Z[9]  (
	.Q(rom_addr_reg[9]),
	.D(un2_rom_addr_reg_s_9_0_SUM_0),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(un1_rom_addr31)
);
// @5:78
  ALU un2_rom_addr_reg_s_9_0 (
	.CIN(un2_rom_addr_reg_cry_8),
	.I0(fre_add[31]),
	.I1(ch2_PHASE_CTRL[9]),
	.I3(GND),
	.COUT(un2_rom_addr_reg_s_9_0_COUT_0),
	.SUM(un2_rom_addr_reg_s_9_0_SUM_0)
);
defparam un2_rom_addr_reg_s_9_0.ALU_MODE=0;
// @5:78
  ALU un2_rom_addr_reg_cry_8_0 (
	.CIN(un2_rom_addr_reg_cry_7),
	.I0(fre_add[30]),
	.I1(ch2_PHASE_CTRL[8]),
	.I3(GND),
	.COUT(un2_rom_addr_reg_cry_8),
	.SUM(un2_rom_addr_reg_cry_8_0_SUM_0)
);
defparam un2_rom_addr_reg_cry_8_0.ALU_MODE=0;
// @5:78
  ALU un2_rom_addr_reg_cry_7_0 (
	.CIN(un2_rom_addr_reg_cry_6),
	.I0(fre_add[29]),
	.I1(ch2_PHASE_CTRL[7]),
	.I3(GND),
	.COUT(un2_rom_addr_reg_cry_7),
	.SUM(un2_rom_addr_reg_cry_7_0_SUM_0)
);
defparam un2_rom_addr_reg_cry_7_0.ALU_MODE=0;
// @5:78
  ALU un2_rom_addr_reg_cry_6_0 (
	.CIN(un2_rom_addr_reg_cry_5),
	.I0(fre_add[28]),
	.I1(ch2_PHASE_CTRL[6]),
	.I3(GND),
	.COUT(un2_rom_addr_reg_cry_6),
	.SUM(un2_rom_addr_reg_cry_6_0_SUM_0)
);
defparam un2_rom_addr_reg_cry_6_0.ALU_MODE=0;
// @5:78
  ALU un2_rom_addr_reg_cry_5_0 (
	.CIN(un2_rom_addr_reg_cry_4),
	.I0(fre_add[27]),
	.I1(ch2_PHASE_CTRL[5]),
	.I3(GND),
	.COUT(un2_rom_addr_reg_cry_5),
	.SUM(un2_rom_addr_reg_cry_5_0_SUM_0)
);
defparam un2_rom_addr_reg_cry_5_0.ALU_MODE=0;
// @5:78
  ALU un2_rom_addr_reg_cry_4_0 (
	.CIN(un2_rom_addr_reg_cry_3),
	.I0(fre_add[26]),
	.I1(ch2_PHASE_CTRL[4]),
	.I3(GND),
	.COUT(un2_rom_addr_reg_cry_4),
	.SUM(un2_rom_addr_reg_cry_4_0_SUM_0)
);
defparam un2_rom_addr_reg_cry_4_0.ALU_MODE=0;
// @5:78
  ALU un2_rom_addr_reg_cry_3_0 (
	.CIN(un2_rom_addr_reg_cry_2),
	.I0(fre_add[25]),
	.I1(ch2_PHASE_CTRL[3]),
	.I3(GND),
	.COUT(un2_rom_addr_reg_cry_3),
	.SUM(un2_rom_addr_reg_cry_3_0_SUM_0)
);
defparam un2_rom_addr_reg_cry_3_0.ALU_MODE=0;
// @5:78
  ALU un2_rom_addr_reg_cry_2_0 (
	.CIN(GND),
	.I0(fre_add[24]),
	.I1(ch2_PHASE_CTRL[2]),
	.I3(GND),
	.COUT(un2_rom_addr_reg_cry_2),
	.SUM(un2_rom_addr_reg_cry_2_0_SUM_0)
);
defparam un2_rom_addr_reg_cry_2_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_s_31_0 (
	.CIN(un2_fre_add_cry_30),
	.I0(fre_add[31]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_fre_add_s_31_0_COUT_0),
	.SUM(un2_fre_add_s_31_0_SUM_0)
);
defparam un2_fre_add_s_31_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_30_0 (
	.CIN(un2_fre_add_cry_29),
	.I0(fre_add[30]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_fre_add_cry_30),
	.SUM(un2_fre_add_cry_30_0_SUM_0)
);
defparam un2_fre_add_cry_30_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_29_0 (
	.CIN(un2_fre_add_cry_28),
	.I0(fre_add[29]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_fre_add_cry_29),
	.SUM(un2_fre_add_cry_29_0_SUM_0)
);
defparam un2_fre_add_cry_29_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_28_0 (
	.CIN(un2_fre_add_cry_27),
	.I0(fre_add[28]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_fre_add_cry_28),
	.SUM(un2_fre_add_cry_28_0_SUM_0)
);
defparam un2_fre_add_cry_28_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_27_0 (
	.CIN(un2_fre_add_cry_26),
	.I0(fre_add[27]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_fre_add_cry_27),
	.SUM(un2_fre_add_cry_27_0_SUM_0)
);
defparam un2_fre_add_cry_27_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_26_0 (
	.CIN(un2_fre_add_cry_25),
	.I0(fre_add[26]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_fre_add_cry_26),
	.SUM(un2_fre_add_cry_26_0_SUM_0)
);
defparam un2_fre_add_cry_26_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_25_0 (
	.CIN(un2_fre_add_cry_24),
	.I0(fre_add[25]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_fre_add_cry_25),
	.SUM(un2_fre_add_cry_25_0_SUM_0)
);
defparam un2_fre_add_cry_25_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_24_0 (
	.CIN(un2_fre_add_cry_23),
	.I0(fre_add[24]),
	.I1(ch2_FREQ_CTRL[24]),
	.I3(GND),
	.COUT(un2_fre_add_cry_24),
	.SUM(un2_fre_add_cry_24_0_SUM_0)
);
defparam un2_fre_add_cry_24_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_23_0 (
	.CIN(un2_fre_add_cry_22),
	.I0(fre_add[23]),
	.I1(ch2_FREQ_CTRL[23]),
	.I3(GND),
	.COUT(un2_fre_add_cry_23),
	.SUM(un2_fre_add_cry_23_0_SUM_0)
);
defparam un2_fre_add_cry_23_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_22_0 (
	.CIN(un2_fre_add_cry_21),
	.I0(fre_add[22]),
	.I1(ch2_FREQ_CTRL[22]),
	.I3(GND),
	.COUT(un2_fre_add_cry_22),
	.SUM(un2_fre_add_cry_22_0_SUM_0)
);
defparam un2_fre_add_cry_22_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_21_0 (
	.CIN(un2_fre_add_cry_20),
	.I0(fre_add[21]),
	.I1(ch2_FREQ_CTRL[21]),
	.I3(GND),
	.COUT(un2_fre_add_cry_21),
	.SUM(un2_fre_add_cry_21_0_SUM_0)
);
defparam un2_fre_add_cry_21_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_20_0 (
	.CIN(un2_fre_add_cry_19),
	.I0(fre_add[20]),
	.I1(ch2_FREQ_CTRL[20]),
	.I3(GND),
	.COUT(un2_fre_add_cry_20),
	.SUM(un2_fre_add_cry_20_0_SUM_0)
);
defparam un2_fre_add_cry_20_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_19_0 (
	.CIN(un2_fre_add_cry_18),
	.I0(fre_add[19]),
	.I1(ch2_FREQ_CTRL[19]),
	.I3(GND),
	.COUT(un2_fre_add_cry_19),
	.SUM(un2_fre_add_cry_19_0_SUM_0)
);
defparam un2_fre_add_cry_19_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_18_0 (
	.CIN(un2_fre_add_cry_17),
	.I0(fre_add[18]),
	.I1(ch2_FREQ_CTRL[18]),
	.I3(GND),
	.COUT(un2_fre_add_cry_18),
	.SUM(un2_fre_add_cry_18_0_SUM_0)
);
defparam un2_fre_add_cry_18_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_17_0 (
	.CIN(un2_fre_add_cry_16),
	.I0(fre_add[17]),
	.I1(ch2_FREQ_CTRL[17]),
	.I3(GND),
	.COUT(un2_fre_add_cry_17),
	.SUM(un2_fre_add_cry_17_0_SUM_0)
);
defparam un2_fre_add_cry_17_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_16_0 (
	.CIN(un2_fre_add_cry_15),
	.I0(fre_add[16]),
	.I1(ch2_FREQ_CTRL[16]),
	.I3(GND),
	.COUT(un2_fre_add_cry_16),
	.SUM(un2_fre_add_cry_16_0_SUM_0)
);
defparam un2_fre_add_cry_16_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_15_0 (
	.CIN(un2_fre_add_cry_14),
	.I0(fre_add[15]),
	.I1(ch2_FREQ_CTRL[15]),
	.I3(GND),
	.COUT(un2_fre_add_cry_15),
	.SUM(un2_fre_add_cry_15_0_SUM_0)
);
defparam un2_fre_add_cry_15_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_14_0 (
	.CIN(un2_fre_add_cry_13),
	.I0(fre_add[14]),
	.I1(ch2_FREQ_CTRL[14]),
	.I3(GND),
	.COUT(un2_fre_add_cry_14),
	.SUM(un2_fre_add_cry_14_0_SUM_0)
);
defparam un2_fre_add_cry_14_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_13_0 (
	.CIN(un2_fre_add_cry_12),
	.I0(fre_add[13]),
	.I1(ch2_FREQ_CTRL[13]),
	.I3(GND),
	.COUT(un2_fre_add_cry_13),
	.SUM(un2_fre_add_cry_13_0_SUM_0)
);
defparam un2_fre_add_cry_13_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_12_0 (
	.CIN(un2_fre_add_cry_11),
	.I0(fre_add[12]),
	.I1(ch2_FREQ_CTRL[12]),
	.I3(GND),
	.COUT(un2_fre_add_cry_12),
	.SUM(un2_fre_add_cry_12_0_SUM_0)
);
defparam un2_fre_add_cry_12_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_11_0 (
	.CIN(un2_fre_add_cry_10),
	.I0(fre_add[11]),
	.I1(ch2_FREQ_CTRL[11]),
	.I3(GND),
	.COUT(un2_fre_add_cry_11),
	.SUM(un2_fre_add_cry_11_0_SUM_0)
);
defparam un2_fre_add_cry_11_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_10_0 (
	.CIN(un2_fre_add_cry_9),
	.I0(fre_add[10]),
	.I1(ch2_FREQ_CTRL[10]),
	.I3(GND),
	.COUT(un2_fre_add_cry_10),
	.SUM(un2_fre_add_cry_10_0_SUM_0)
);
defparam un2_fre_add_cry_10_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_9_0 (
	.CIN(un2_fre_add_cry_8),
	.I0(fre_add[9]),
	.I1(ch2_FREQ_CTRL[9]),
	.I3(GND),
	.COUT(un2_fre_add_cry_9),
	.SUM(un2_fre_add_cry_9_0_SUM_0)
);
defparam un2_fre_add_cry_9_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_8_0 (
	.CIN(un2_fre_add_cry_7),
	.I0(fre_add[8]),
	.I1(ch2_FREQ_CTRL[8]),
	.I3(GND),
	.COUT(un2_fre_add_cry_8),
	.SUM(un2_fre_add_cry_8_0_SUM_0)
);
defparam un2_fre_add_cry_8_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_7_0 (
	.CIN(un2_fre_add_cry_6),
	.I0(fre_add[7]),
	.I1(ch2_FREQ_CTRL[7]),
	.I3(GND),
	.COUT(un2_fre_add_cry_7),
	.SUM(un2_fre_add_cry_7_0_SUM_0)
);
defparam un2_fre_add_cry_7_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_6_0 (
	.CIN(un2_fre_add_cry_5),
	.I0(fre_add[6]),
	.I1(ch2_FREQ_CTRL[6]),
	.I3(GND),
	.COUT(un2_fre_add_cry_6),
	.SUM(un2_fre_add_cry_6_0_SUM_0)
);
defparam un2_fre_add_cry_6_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_5_0 (
	.CIN(un2_fre_add_cry_4),
	.I0(fre_add[5]),
	.I1(ch2_FREQ_CTRL[5]),
	.I3(GND),
	.COUT(un2_fre_add_cry_5),
	.SUM(un2_fre_add_cry_5_0_SUM_0)
);
defparam un2_fre_add_cry_5_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_4_0 (
	.CIN(un2_fre_add_cry_3),
	.I0(fre_add[4]),
	.I1(ch2_FREQ_CTRL[4]),
	.I3(GND),
	.COUT(un2_fre_add_cry_4),
	.SUM(un2_fre_add_cry_4_0_SUM_0)
);
defparam un2_fre_add_cry_4_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_3_0 (
	.CIN(un2_fre_add_cry_2),
	.I0(fre_add[3]),
	.I1(ch2_FREQ_CTRL[3]),
	.I3(GND),
	.COUT(un2_fre_add_cry_3),
	.SUM(un2_fre_add_cry_3_0_SUM_0)
);
defparam un2_fre_add_cry_3_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_2_0 (
	.CIN(un2_fre_add_cry_1),
	.I0(fre_add[2]),
	.I1(ch2_FREQ_CTRL[2]),
	.I3(GND),
	.COUT(un2_fre_add_cry_2),
	.SUM(un2_fre_add_cry_2_0_SUM_0)
);
defparam un2_fre_add_cry_2_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_1_0 (
	.CIN(un2_fre_add_cry_0),
	.I0(fre_add[1]),
	.I1(ch2_FREQ_CTRL[1]),
	.I3(GND),
	.COUT(un2_fre_add_cry_1),
	.SUM(un2_fre_add_cry_1_0_SUM_0)
);
defparam un2_fre_add_cry_1_0.ALU_MODE=0;
// @5:61
  ALU un2_fre_add_cry_0_0 (
	.CIN(GND),
	.I0(fre_add[0]),
	.I1(ch2_FREQ_CTRL[0]),
	.I3(GND),
	.COUT(un2_fre_add_cry_0),
	.SUM(un2_fre_add_cry_0_0_SUM_0)
);
defparam un2_fre_add_cry_0_0.ALU_MODE=0;
// @5:111
  Gowin_pROM_0 DDS_ROM (
	.dac_CH2_c(dac_CH2_c[7:0]),
	.rom_addr(rom_addr[11:0]),
	.sys_clk_c(sys_clk_c)
);
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.V(VCC)
);
endmodule /* dds_0 */

module key_filter (
  sys_rst_n_c_i,
  sys_clk_c,
  wave_o,
  wave_o_f
)
;
input sys_rst_n_c_i ;
input sys_clk_c ;
output wave_o ;
input wave_o_f ;
wire sys_rst_n_c_i ;
wire sys_clk_c ;
wire wave_o ;
wire wave_o_f ;
wire [9:0] counter_s;
wire [9:0] counter_lm;
wire [9:0] counter;
wire [8:0] counter_cry;
wire [9:9] counter_s_0_COUT;
wire counter8 ;
wire counter15 ;
wire N_8_4 ;
wire counter8_3 ;
wire counter8_4 ;
wire counter_scalar ;
wire key_out_2lto8_i_a2_2 ;
wire key_out_2lto8_i_a2_3 ;
wire key_out_2 ;
wire counter15_5 ;
wire counter15_6 ;
wire counter_0 ;
wire GND ;
wire VCC ;
// @8:10
  LUT4 \counter_lm_0[0]  (
	.I0(counter8),
	.I1(counter15),
	.I2(counter_s[0]),
	.I3(wave_o_f),
	.F(counter_lm[0])
);
defparam \counter_lm_0[0] .INIT=16'hFC50;
// @8:10
  LUT4 \counter_lm_0[1]  (
	.I0(counter8),
	.I1(counter15),
	.I2(counter_s[1]),
	.I3(wave_o_f),
	.F(counter_lm[1])
);
defparam \counter_lm_0[1] .INIT=16'hFC50;
// @8:10
  LUT4 \counter_lm_0[2]  (
	.I0(counter8),
	.I1(counter15),
	.I2(counter_s[2]),
	.I3(wave_o_f),
	.F(counter_lm[2])
);
defparam \counter_lm_0[2] .INIT=16'hFC50;
// @8:10
  LUT4 \counter_lm_0[3]  (
	.I0(counter8),
	.I1(counter15),
	.I2(counter_s[3]),
	.I3(wave_o_f),
	.F(counter_lm[3])
);
defparam \counter_lm_0[3] .INIT=16'hFC50;
// @8:10
  LUT4 \counter_lm_0[4]  (
	.I0(counter8),
	.I1(counter15),
	.I2(counter_s[4]),
	.I3(wave_o_f),
	.F(counter_lm[4])
);
defparam \counter_lm_0[4] .INIT=16'hFC50;
// @8:10
  LUT4 \counter_lm_0[5]  (
	.I0(counter8),
	.I1(counter15),
	.I2(counter_s[5]),
	.I3(wave_o_f),
	.F(counter_lm[5])
);
defparam \counter_lm_0[5] .INIT=16'hFC50;
// @8:10
  LUT4 \counter_lm_0[6]  (
	.I0(counter8),
	.I1(counter15),
	.I2(counter_s[6]),
	.I3(wave_o_f),
	.F(counter_lm[6])
);
defparam \counter_lm_0[6] .INIT=16'hFC50;
// @8:10
  LUT4 \counter_lm_0[7]  (
	.I0(counter8),
	.I1(counter15),
	.I2(counter_s[7]),
	.I3(wave_o_f),
	.F(counter_lm[7])
);
defparam \counter_lm_0[7] .INIT=16'hFC50;
// @8:10
  LUT4 \counter_lm_0[8]  (
	.I0(counter8),
	.I1(counter15),
	.I2(counter_s[8]),
	.I3(wave_o_f),
	.F(counter_lm[8])
);
defparam \counter_lm_0[8] .INIT=16'hFC50;
// @8:10
  LUT4 \counter_lm_0[9]  (
	.I0(counter8),
	.I1(counter15),
	.I2(counter_s[9]),
	.I3(wave_o_f),
	.F(counter_lm[9])
);
defparam \counter_lm_0[9] .INIT=16'hFC50;
// @8:10
  LUT4 counter_1_sqmuxa_1_i (
	.I0(N_8_4),
	.I1(counter8_3),
	.I2(counter8_4),
	.I3(wave_o_f),
	.F(counter_scalar)
);
defparam counter_1_sqmuxa_1_i.INIT=16'hFF80;
// @8:38
  LUT4 key_out_2lto9 (
	.I0(N_8_4),
	.I1(counter[9]),
	.I2(key_out_2lto8_i_a2_2),
	.I3(key_out_2lto8_i_a2_3),
	.F(key_out_2)
);
defparam key_out_2lto9.INIT=16'h4CCC;
// @8:24
  LUT4 counter15_cZ (
	.I0(counter15_5),
	.I1(counter15_6),
	.I2(counter[6]),
	.I3(counter[7]),
	.F(counter15)
);
defparam counter15_cZ.INIT=16'h8000;
// @8:24
  LUT4 counter15_5_cZ (
	.I0(counter[2]),
	.I1(counter[3]),
	.I2(counter[4]),
	.I3(counter[5]),
	.F(counter15_5)
);
defparam counter15_5_cZ.INIT=16'h8000;
// @8:24
  LUT4 counter15_6_cZ (
	.I0(counter[0]),
	.I1(counter[1]),
	.I2(counter[8]),
	.I3(counter[9]),
	.F(counter15_6)
);
defparam counter15_6_cZ.INIT=16'h8000;
// @8:38
  LUT3 key_out_2lto8_i_a2_2_cZ (
	.I0(counter[4]),
	.I1(counter[5]),
	.I2(counter[8]),
	.F(key_out_2lto8_i_a2_2)
);
defparam key_out_2lto8_i_a2_2_cZ.INIT=8'h01;
// @8:38
  LUT4 key_out_2lto8_i_a2_3_cZ (
	.I0(counter[0]),
	.I1(counter[1]),
	.I2(counter[2]),
	.I3(counter[3]),
	.F(key_out_2lto8_i_a2_3)
);
defparam key_out_2lto8_i_a2_3_cZ.INIT=16'h0001;
// @8:18
  LUT4 counter8_3_cZ (
	.I0(counter[2]),
	.I1(counter[3]),
	.I2(counter[4]),
	.I3(counter[5]),
	.F(counter8_3)
);
defparam counter8_3_cZ.INIT=16'h0001;
// @8:18
  LUT4 counter8_4_cZ (
	.I0(counter[0]),
	.I1(counter[1]),
	.I2(counter[8]),
	.I3(counter[9]),
	.F(counter8_4)
);
defparam counter8_4_cZ.INIT=16'h0001;
// @8:18
  LUT2 counter8_1 (
	.I0(counter[6]),
	.I1(counter[7]),
	.F(N_8_4)
);
defparam counter8_1.INIT=4'h1;
// @8:18
  LUT4 counter_1_sqmuxa_1 (
	.I0(N_8_4),
	.I1(counter8_3),
	.I2(counter8_4),
	.I3(wave_o_f),
	.F(counter_0)
);
defparam counter_1_sqmuxa_1.INIT=16'h007F;
// @8:18
  LUT4 counter8_cZ (
	.I0(counter8_3),
	.I1(counter8_4),
	.I2(counter[6]),
	.I3(counter[7]),
	.F(counter8)
);
defparam counter8_cZ.INIT=16'h0008;
// @8:33
  DFFS key_out (
	.Q(wave_o),
	.D(key_out_2),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i)
);
// @8:10
  DFFR \counter_Z[0]  (
	.Q(counter[0]),
	.D(counter_lm[0]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @8:10
  DFFR \counter_Z[1]  (
	.Q(counter[1]),
	.D(counter_lm[1]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @8:10
  DFFR \counter_Z[2]  (
	.Q(counter[2]),
	.D(counter_lm[2]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @8:10
  DFFR \counter_Z[3]  (
	.Q(counter[3]),
	.D(counter_lm[3]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @8:10
  DFFR \counter_Z[4]  (
	.Q(counter[4]),
	.D(counter_lm[4]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @8:10
  DFFR \counter_Z[5]  (
	.Q(counter[5]),
	.D(counter_lm[5]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @8:10
  DFFR \counter_Z[6]  (
	.Q(counter[6]),
	.D(counter_lm[6]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @8:10
  DFFR \counter_Z[7]  (
	.Q(counter[7]),
	.D(counter_lm[7]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @8:10
  DFFR \counter_Z[8]  (
	.Q(counter[8]),
	.D(counter_lm[8]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @8:10
  DFFR \counter_Z[9]  (
	.Q(counter[9]),
	.D(counter_lm[9]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @8:10
  ALU \counter_s_0[9]  (
	.CIN(counter_cry[8]),
	.I0(counter_0),
	.I1(counter[9]),
	.I3(GND),
	.COUT(counter_s_0_COUT[9]),
	.SUM(counter_s[9])
);
defparam \counter_s_0[9] .ALU_MODE=0;
// @8:10
  ALU \counter_cry_0[8]  (
	.CIN(counter_cry[7]),
	.I0(counter[8]),
	.I1(counter_0),
	.I3(GND),
	.COUT(counter_cry[8]),
	.SUM(counter_s[8])
);
defparam \counter_cry_0[8] .ALU_MODE=0;
// @8:10
  ALU \counter_cry_0[7]  (
	.CIN(counter_cry[6]),
	.I0(counter[7]),
	.I1(counter_0),
	.I3(GND),
	.COUT(counter_cry[7]),
	.SUM(counter_s[7])
);
defparam \counter_cry_0[7] .ALU_MODE=0;
// @8:10
  ALU \counter_cry_0[6]  (
	.CIN(counter_cry[5]),
	.I0(counter[6]),
	.I1(counter_0),
	.I3(GND),
	.COUT(counter_cry[6]),
	.SUM(counter_s[6])
);
defparam \counter_cry_0[6] .ALU_MODE=0;
// @8:10
  ALU \counter_cry_0[5]  (
	.CIN(counter_cry[4]),
	.I0(counter[5]),
	.I1(counter_0),
	.I3(GND),
	.COUT(counter_cry[5]),
	.SUM(counter_s[5])
);
defparam \counter_cry_0[5] .ALU_MODE=0;
// @8:10
  ALU \counter_cry_0[4]  (
	.CIN(counter_cry[3]),
	.I0(counter[4]),
	.I1(counter_0),
	.I3(GND),
	.COUT(counter_cry[4]),
	.SUM(counter_s[4])
);
defparam \counter_cry_0[4] .ALU_MODE=0;
// @8:10
  ALU \counter_cry_0[3]  (
	.CIN(counter_cry[2]),
	.I0(counter[3]),
	.I1(counter_0),
	.I3(GND),
	.COUT(counter_cry[3]),
	.SUM(counter_s[3])
);
defparam \counter_cry_0[3] .ALU_MODE=0;
// @8:10
  ALU \counter_cry_0[2]  (
	.CIN(counter_cry[1]),
	.I0(counter[2]),
	.I1(counter_0),
	.I3(GND),
	.COUT(counter_cry[2]),
	.SUM(counter_s[2])
);
defparam \counter_cry_0[2] .ALU_MODE=0;
// @8:10
  ALU \counter_cry_0[1]  (
	.CIN(counter_cry[0]),
	.I0(counter[1]),
	.I1(counter_0),
	.I3(GND),
	.COUT(counter_cry[1]),
	.SUM(counter_s[1])
);
defparam \counter_cry_0[1] .ALU_MODE=0;
// @8:10
  ALU \counter_cry_0[0]  (
	.CIN(counter_scalar),
	.I0(counter[0]),
	.I1(counter_0),
	.I3(GND),
	.COUT(counter_cry[0]),
	.SUM(counter_s[0])
);
defparam \counter_cry_0[0] .ALU_MODE=0;
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.V(VCC)
);
endmodule /* key_filter */

module key_control (
  ch2_FREQ_CTRL,
  ch1_FREQ_CTRL,
  data_in_c,
  ch1_PHASE_CTRL,
  ch2_PHASE_CTRL,
  rom_addr_7,
  ch2_wave_select,
  sys_rst_n_c_l,
  ch_sw_c,
  fre_h_c,
  fre_l_c,
  pha_c,
  wave_c,
  sys_rst_n_c_i,
  sys_clk_c,
  fre_add_r_1z,
  un1_rom_addr31,
  sys_rst_n_c
)
;
output [24:0] ch2_FREQ_CTRL ;
output [24:0] ch1_FREQ_CTRL ;
input [7:0] data_in_c ;
output [9:2] ch1_PHASE_CTRL ;
output [9:2] ch2_PHASE_CTRL ;
output [11:10] rom_addr_7 ;
output [3:0] ch2_wave_select ;
input sys_rst_n_c_l ;
input ch_sw_c ;
input fre_h_c ;
input fre_l_c ;
input pha_c ;
input wave_c ;
input sys_rst_n_c_i ;
input sys_clk_c ;
output fre_add_r_1z ;
output un1_rom_addr31 ;
input sys_rst_n_c ;
wire sys_rst_n_c_l ;
wire ch_sw_c ;
wire fre_h_c ;
wire fre_l_c ;
wire pha_c ;
wire wave_c ;
wire sys_rst_n_c_i ;
wire sys_clk_c ;
wire fre_add_r_1z ;
wire un1_rom_addr31 ;
wire sys_rst_n_c ;
wire [7:0] ch1_fre_l;
wire [11:4] un1_ch1_fre_l_9;
wire [24:1] ch1_FREQ_CTRL_3;
wire [3:0] ch1_wave_select;
wire [0:0] ch1_wave_select_1;
wire [7:2] ch2_fre_h;
wire [7:0] ch1_fre_h;
wire [1:0] ch2_fre_l_fast;
wire [11:4] un1_ch2_fre_l_9;
wire [12:5] un1_ch1_fre_l_5;
wire [7:1] ch2_fre_l;
wire [12:5] un1_ch2_fre_l_5;
wire [7:0] data_o;
wire [7:0] data_i;
wire [8:2] un1_ch1_fre_l_1;
wire [24:0] ch2_FREQ_CTRL_3;
wire [8:2] un1_ch2_fre_l_1;
wire [14:8] un1_ch2_fre_l_7;
wire [15:7] un1_ch2_fre_l_11;
wire [15:8] un1_ch2_fre_l_13;
wire [14:8] un1_ch1_fre_l_7;
wire [15:7] un1_ch1_fre_l_11;
wire [15:9] un1_ch1_fre_l_13;
wire [20:14] un1_ch1_fre_h_1_6;
wire [24:9] un1_ch1_fre_h_1_4;
wire [20:14] un4_6;
wire [24:9] un4_4;
wire [23:15] un4_7;
wire [23:15] un1_ch1_fre_h_1_7;
wire [11:0] un1_ch2_FREQ_CTRL_0_data_tmp;
wire N_11_0 ;
wire N_40_i ;
wire N_42_i ;
wire N_44_i ;
wire N_46_i ;
wire un4_6_18 ;
wire un1_ch1_fre_h_1_6_18 ;
wire pha_o ;
wire un1_ch2_FREQ_CTRL_0_I_75_0_COUT ;
wire fre_add_r5_i ;
wire ch_sw_o ;
wire fre_h_o ;
wire fre_l_o ;
wire ch2_fre_l_1_sqmuxa ;
wire ch1_fre_l_1_sqmuxa ;
wire wave_o ;
wire wave_o1 ;
wire un1_ch1_fre_h_1_6_14 ;
wire un1_ch1_fre_h_1_6_9 ;
wire un1_ch1_fre_h_1_6_4 ;
wire un4_6_14 ;
wire un4_6_9 ;
wire un4_6_11 ;
wire un4_6_4 ;
wire ch2_wave_select8 ;
wire ch2_wave_select_0_sqmuxa ;
wire ch2_fre_h_0_sqmuxa ;
wire ch1_fre_h_0_sqmuxa ;
wire ch2_PHASE_CTRL_0_sqmuxa ;
wire ch1_PHASE_CTRL_0_sqmuxa ;
wire un1_ch2_FREQ_CTRL_0_N_4_i ;
wire un1_ch2_fre_l_1_cryrep ;
wire un4_axb_0 ;
wire un1_ch2_fre_l_261_cryrep ;
wire un4_7_scalar ;
wire un4_6_axb_3_lofx ;
wire un4_6_axb_4_lofx ;
wire un4_6_axb_5_lofx ;
wire un4_6_axb_6_lofx ;
wire un4_6_axb_7_lofx ;
wire un1_ch1_fre_h_1_6_axb_3_lofx ;
wire un1_ch1_fre_h_1_6_axb_4_lofx ;
wire un1_ch1_fre_h_1_6_axb_5_lofx ;
wire un1_ch1_fre_h_1_6_axb_6_lofx ;
wire un1_ch1_fre_h_1_6_axb_7_lofx ;
wire un4_6_cry_8_ns ;
wire un1_ch1_fre_h_1_6_cry_8_ns ;
wire wave_o_f ;
wire wave_i ;
wire pha_i ;
wire fre_l_i ;
wire fre_h_i ;
wire ch_sw_i ;
wire un1_ch2_fre_l_1_c7 ;
wire GND ;
wire un1_ch2_fre_l_1_c8 ;
wire un1_ch2_fre_l_1_c6 ;
wire un1_ch2_fre_l_1_c5 ;
wire un1_ch2_fre_l_1_c4 ;
wire un1_ch2_fre_l_1_c3 ;
wire un1_ch2_fre_l_1_c2 ;
wire un1_ch2_fre_l_1_c1 ;
wire un1_ch2_fre_l_5_0_SUM ;
wire un1_ch2_fre_l_3_c9 ;
wire un1_ch2_fre_l_3_c10 ;
wire un1_ch2_fre_l_95_0_SUM ;
wire un1_ch2_fre_l_3_c8 ;
wire un1_ch2_fre_l_89_0_SUM ;
wire un1_ch2_fre_l_3_c7 ;
wire un1_ch2_fre_l_83_0_SUM ;
wire un1_ch2_fre_l_3_c6 ;
wire un1_ch2_fre_l_77_0_SUM ;
wire un1_ch2_fre_l_3_c5 ;
wire un1_ch2_fre_l_71_0_SUM ;
wire un1_ch2_fre_l_3_c4 ;
wire un1_ch2_fre_l_65_0_SUM ;
wire un1_ch2_fre_l_3_c3 ;
wire un1_ch2_fre_l_59_0_SUM ;
wire un1_ch2_fre_l_5_c11 ;
wire un1_ch2_fre_l_5_c12 ;
wire un1_ch2_fre_l_5_c10 ;
wire un1_ch2_fre_l_5_c9 ;
wire un1_ch2_fre_l_5_c8 ;
wire un1_ch2_fre_l_5_c7 ;
wire un1_ch2_fre_l_5_c6 ;
wire un1_ch2_fre_l_5_c5 ;
wire un1_ch2_fre_l_101_0_SUM ;
wire un1_ch2_fre_l_7_c13 ;
wire un1_ch2_fre_l_7_c14 ;
wire un1_ch2_fre_l_7_c12 ;
wire un1_ch2_fre_l_7_c11 ;
wire un1_ch2_fre_l_7_c10 ;
wire un1_ch2_fre_l_7_c9 ;
wire un1_ch2_fre_l_7_c8 ;
wire un1_ch2_fre_l_7_c7 ;
wire un1_ch2_fre_l_149_0_SUM ;
wire un1_ch2_fre_l_9_c10 ;
wire un1_ch2_fre_l_9_c11 ;
wire un1_ch2_fre_l_9_c9 ;
wire un1_ch2_fre_l_9_c8 ;
wire un1_ch2_fre_l_9_c7 ;
wire un1_ch2_fre_l_9_c6 ;
wire un1_ch2_fre_l_9_c5 ;
wire un1_ch2_fre_l_9_c4 ;
wire un4_axb_3 ;
wire un1_ch2_fre_l_11_c14 ;
wire un1_ch2_fre_l_256_0_COUT ;
wire un1_ch2_fre_l_11_c13 ;
wire un1_ch2_fre_l_11_c12 ;
wire un1_ch2_fre_l_11_c11 ;
wire un1_ch2_fre_l_11_c10 ;
wire un1_ch2_fre_l_11_c9 ;
wire un1_ch2_fre_l_11_c8 ;
wire un1_ch2_fre_l_11_c7 ;
wire un1_ch2_fre_l_13_c14 ;
wire un1_ch2_fre_l_296_0_COUT ;
wire un1_ch2_fre_l_13_c13 ;
wire un1_ch2_fre_l_13_c12 ;
wire un1_ch2_fre_l_13_c11 ;
wire un1_ch2_fre_l_13_c10 ;
wire un1_ch2_fre_l_13_c9 ;
wire un1_ch2_fre_l_13_c8 ;
wire un1_ch2_fre_l_13_c7 ;
wire un1_ch2_fre_l_13_c6 ;
wire un4_axb_7 ;
wire un1_ch2_fre_l_13_c5 ;
wire un4_axb_6 ;
wire un1_ch2_fre_l_13_c4 ;
wire un4_axb_5 ;
wire un1_ch2_fre_l_262_0_SUM ;
wire un1_ch1_fre_l_1_c7 ;
wire un1_ch1_fre_l_1_c8 ;
wire un1_ch1_fre_l_1_c6 ;
wire un1_ch1_fre_l_1_c5 ;
wire un1_ch1_fre_l_1_c4 ;
wire un1_ch1_fre_l_1_c3 ;
wire un1_ch1_fre_l_1_c2 ;
wire un1_ch1_fre_l_1_c1 ;
wire un1_ch1_fre_l_317_0_SUM ;
wire un1_ch1_fre_l_3_c9 ;
wire un1_ch1_fre_l_3_c10 ;
wire un1_ch1_fre_l_407_0_SUM ;
wire un1_ch1_fre_l_3_c8 ;
wire un1_ch1_fre_l_401_0_SUM ;
wire un1_ch1_fre_l_3_c7 ;
wire un1_ch1_fre_l_395_0_SUM ;
wire un1_ch1_fre_l_3_c6 ;
wire un1_ch1_fre_l_389_0_SUM ;
wire un1_ch1_fre_l_3_c5 ;
wire un1_ch1_fre_l_383_0_SUM ;
wire un1_ch1_fre_l_3_c4 ;
wire un1_ch1_fre_l_377_0_SUM ;
wire un1_ch1_fre_l_3_c3 ;
wire un1_ch1_fre_l_371_0_SUM ;
wire un1_ch1_fre_l_5_c11 ;
wire un1_ch1_fre_l_5_c12 ;
wire un1_ch1_fre_l_5_c10 ;
wire un1_ch1_fre_l_5_c9 ;
wire un1_ch1_fre_l_5_c8 ;
wire un1_ch1_fre_l_5_c7 ;
wire un1_ch1_fre_l_5_c6 ;
wire un1_ch1_fre_l_5_c5 ;
wire un1_ch1_fre_l_413_0_SUM ;
wire un1_ch1_fre_l_7_c13 ;
wire un1_ch1_fre_l_7_c14 ;
wire un1_ch1_fre_l_7_c12 ;
wire un1_ch1_fre_l_7_c11 ;
wire un1_ch1_fre_l_7_c10 ;
wire un1_ch1_fre_l_7_c9 ;
wire un1_ch1_fre_l_7_c8 ;
wire un1_ch1_fre_l_7_c7 ;
wire un1_ch1_fre_l_461_0_SUM ;
wire un1_ch1_fre_l_9_c10 ;
wire un1_ch1_fre_l_9_c11 ;
wire un1_ch1_fre_l_9_c9 ;
wire un1_ch1_fre_l_9_c8 ;
wire un1_ch1_fre_l_9_c7 ;
wire un1_ch1_fre_l_9_c6 ;
wire un1_ch1_fre_l_9_c5 ;
wire un1_ch1_fre_l_9_c4 ;
wire un1_ch1_fre_l_11_c14 ;
wire un1_ch1_fre_l_568_0_COUT ;
wire un1_ch1_fre_l_11_c13 ;
wire un1_ch1_fre_l_11_c12 ;
wire un1_ch1_fre_l_11_c11 ;
wire un1_ch1_fre_l_11_c10 ;
wire un1_ch1_fre_l_11_c9 ;
wire un1_ch1_fre_l_11_c8 ;
wire un1_ch1_fre_l_11_c7 ;
wire un1_ch1_fre_l_13_c14 ;
wire un1_ch1_fre_l_608_0_COUT ;
wire un1_ch1_fre_l_13_c13 ;
wire un1_ch1_fre_l_13_c12 ;
wire un1_ch1_fre_l_13_c11 ;
wire un1_ch1_fre_l_13_c10 ;
wire un1_ch1_fre_l_13_c9 ;
wire un1_ch1_fre_l_13_c8 ;
wire un1_ch1_fre_l_13_c7 ;
wire un1_ch1_fre_h_1 ;
wire un1_ch1_fre_l_13_c6 ;
wire un1_ch1_fre_l_13_c5 ;
wire un1_ch1_fre_l_13_c4 ;
wire un1_ch1_fre_l_574_0_SUM ;
wire un1_ch1_fre_h_1_6_cry_9 ;
wire un1_ch1_fre_h_1_6_cry_8 ;
wire un1_ch1_fre_h_1_6_cry_7 ;
wire un1_ch1_fre_h_1_6_cry_6 ;
wire un1_ch1_fre_h_1_6_cry_5 ;
wire un1_ch1_fre_h_1_6_cry_4 ;
wire un1_ch1_fre_h_1_6_cry_3 ;
wire un1_ch1_fre_h_1_4_scalar ;
wire un1_ch1_fre_h_1_6_cry_2 ;
wire un1_ch1_fre_h_1_6_cry_1 ;
wire un1_ch1_fre_h_1_6_cry_0 ;
wire un4_6_cry_9 ;
wire un4_6_cry_8 ;
wire un4_6_cry_7 ;
wire un4_6_cry_6 ;
wire un4_6_cry_5 ;
wire un4_6_cry_4 ;
wire un4_6_cry_3 ;
wire un4_4_scalar ;
wire un4_6_cry_2 ;
wire un4_6_cry_1 ;
wire un4_6_cry_0 ;
wire un4_cry_23 ;
wire un4_s_24_0_COUT ;
wire un4_cry_22 ;
wire un4_cry_21 ;
wire un4_cry_20 ;
wire un4_cry_19 ;
wire un4_cry_18 ;
wire un4_cry_17 ;
wire un4_cry_16 ;
wire un4_cry_15 ;
wire un4_cry_14 ;
wire un4_cry_13 ;
wire un4_cry_12 ;
wire un4_cry_11 ;
wire un4_cry_10 ;
wire un4_cry_9 ;
wire un4_cry_8 ;
wire un4_7_cry_8 ;
wire un4_7_cry_7 ;
wire un4_7_cry_6 ;
wire un4_7_cry_5 ;
wire un4_7_cry_4 ;
wire un4_7_cry_3 ;
wire un4_7_cry_2 ;
wire un1_ch1_fre_h_1_7_cry_8 ;
wire un1_ch1_fre_h_1_7_cry_7 ;
wire un1_ch1_fre_h_1_7_cry_6 ;
wire un1_ch1_fre_h_1_7_cry_5 ;
wire un1_ch1_fre_h_1_7_cry_4 ;
wire un1_ch1_fre_h_1_7_cry_3 ;
wire un1_ch1_fre_h_1_7_cry_2 ;
wire un1_ch1_fre_h_1_4_cry_14 ;
wire un1_ch1_fre_h_1_4_cry_13 ;
wire un1_ch1_fre_h_1_4_cry_12 ;
wire un1_ch1_fre_h_1_4_cry_11 ;
wire un1_ch1_fre_h_1_4_cry_10 ;
wire un1_ch1_fre_h_1_4_cry_9 ;
wire un1_ch1_fre_h_1_4_cry_8 ;
wire un1_ch1_fre_h_1_4_cry_7 ;
wire un1_ch1_fre_h_1_4_cry_6 ;
wire un1_ch1_fre_h_1_4_cry_5 ;
wire un1_ch1_fre_h_1_cry_23 ;
wire un1_ch1_fre_h_1_s_24_0_COUT ;
wire un1_ch1_fre_h_1_cry_22 ;
wire un1_ch1_fre_h_1_cry_21 ;
wire un1_ch1_fre_h_1_cry_20 ;
wire un1_ch1_fre_h_1_cry_19 ;
wire un1_ch1_fre_h_1_cry_18 ;
wire un1_ch1_fre_h_1_cry_17 ;
wire un1_ch1_fre_h_1_cry_16 ;
wire un1_ch1_fre_h_1_cry_15 ;
wire un1_ch1_fre_h_1_cry_14 ;
wire un1_ch1_fre_h_1_cry_13 ;
wire un1_ch1_fre_h_1_cry_12 ;
wire un1_ch1_fre_h_1_cry_11 ;
wire un1_ch1_fre_h_1_cry_10 ;
wire un1_ch1_fre_h_1_cry_9 ;
wire un1_ch1_fre_h_1_cry_8 ;
wire un4_4_cry_14 ;
wire un4_4_cry_13 ;
wire un4_4_cry_12 ;
wire un4_4_cry_11 ;
wire un4_4_cry_10 ;
wire un4_4_cry_9 ;
wire un4_4_cry_8 ;
wire un4_4_cry_7 ;
wire un4_4_cry_6 ;
wire un4_4_cry_5 ;
wire VCC ;
wire un1_ch2_FREQ_CTRL_0_I_75_0_SUM ;
wire un1_ch2_FREQ_CTRL_0_I_1_carry ;
wire un1_ch2_FREQ_CTRL_0_I_9_carry ;
wire un1_ch2_FREQ_CTRL_0_I_15_carry ;
wire un1_ch2_FREQ_CTRL_0_I_21_carry ;
wire un1_ch2_FREQ_CTRL_0_I_27_carry ;
wire un1_ch2_FREQ_CTRL_0_I_33_carry ;
wire un1_ch2_FREQ_CTRL_0_I_39_carry ;
wire un1_ch2_FREQ_CTRL_0_I_45_carry ;
wire un1_ch2_FREQ_CTRL_0_I_51_carry ;
wire un1_ch2_FREQ_CTRL_0_I_57_carry ;
wire un1_ch2_FREQ_CTRL_0_I_63_carry ;
wire un1_ch2_FREQ_CTRL_0_I_69_carry ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
wire NC19 ;
wire NC20 ;
wire NC21 ;
wire NC22 ;
wire NC23 ;
wire NC24 ;
wire NC25 ;
wire NC26 ;
wire NC27 ;
wire NC28 ;
wire NC29 ;
wire NC30 ;
wire NC31 ;
wire NC32 ;
wire NC33 ;
wire NC34 ;
wire NC35 ;
// @7:185
  LUT2 un1_ch1_fre_l_573 (
	.I0(ch1_fre_l[0]),
	.I1(un1_ch1_fre_l_9[4]),
	.F(ch1_FREQ_CTRL_3[4])
);
defparam un1_ch1_fre_l_573.INIT=4'h6;
// @7:185
  LUT2 un1_ch1_fre_l_313 (
	.I0(ch1_fre_l[0]),
	.I1(ch1_fre_l[1]),
	.F(ch1_FREQ_CTRL_3[1])
);
defparam un1_ch1_fre_l_313.INIT=4'h6;
// @7:73
  LUT4 N_40_i_cZ (
	.I0(N_11_0),
	.I1(ch1_wave_select[0]),
	.I2(ch1_wave_select_1[0]),
	.I3(sys_rst_n_c),
	.F(N_40_i)
);
defparam N_40_i_cZ.INIT=16'hE400;
// @7:73
  LUT4 N_42_i_cZ (
	.I0(N_11_0),
	.I1(ch1_wave_select[0]),
	.I2(ch1_wave_select[1]),
	.I3(sys_rst_n_c),
	.F(N_42_i)
);
defparam N_42_i_cZ.INIT=16'hD800;
// @7:73
  LUT4 N_44_i_cZ (
	.I0(N_11_0),
	.I1(ch1_wave_select[1]),
	.I2(ch1_wave_select[2]),
	.I3(sys_rst_n_c),
	.F(N_44_i)
);
defparam N_44_i_cZ.INIT=16'hD800;
// @7:73
  LUT4 N_46_i_cZ (
	.I0(N_11_0),
	.I1(ch1_wave_select[2]),
	.I2(ch1_wave_select[3]),
	.I3(sys_rst_n_c),
	.F(N_46_i)
);
defparam N_46_i_cZ.INIT=16'hD800;
  LUT4 m40 (
	.I0(ch1_wave_select[0]),
	.I1(ch1_wave_select[1]),
	.I2(ch1_wave_select[2]),
	.I3(ch1_wave_select[3]),
	.F(un1_rom_addr31)
);
defparam m40.INIT=16'h0116;
  LUT4 m34 (
	.I0(ch1_wave_select[0]),
	.I1(ch1_wave_select[1]),
	.I2(ch1_wave_select[2]),
	.I3(ch1_wave_select[3]),
	.F(rom_addr_7[10])
);
defparam m34.INIT=16'h0104;
// @7:178
  LUT3 un4_6_18_cZ (
	.I0(ch2_fre_h[3]),
	.I1(ch2_fre_h[6]),
	.I2(ch2_fre_h[7]),
	.F(un4_6_18)
);
defparam un4_6_18_cZ.INIT=8'hE8;
// @7:178
  LUT3 un1_ch1_fre_h_1_6_18_cZ (
	.I0(ch1_fre_h[3]),
	.I1(ch1_fre_h[6]),
	.I2(ch1_fre_h[7]),
	.F(un1_ch1_fre_h_1_6_18)
);
defparam un1_ch1_fre_h_1_6_18_cZ.INIT=8'hE8;
// @7:231
  LUT2 fre_add_r5_i_cZ (
	.I0(pha_o),
	.I1(un1_ch2_FREQ_CTRL_0_I_75_0_COUT),
	.F(fre_add_r5_i)
);
defparam fre_add_r5_i_cZ.INIT=4'hE;
  LUT3 m9 (
	.I0(ch_sw_o),
	.I1(fre_h_o),
	.I2(fre_l_o),
	.F(ch2_fre_l_1_sqmuxa)
);
defparam m9.INIT=8'h08;
  LUT3 m7 (
	.I0(ch_sw_o),
	.I1(fre_h_o),
	.I2(fre_l_o),
	.F(ch1_fre_l_1_sqmuxa)
);
defparam m7.INIT=8'h04;
  LUT3 m10 (
	.I0(ch_sw_o),
	.I1(wave_o),
	.I2(wave_o1),
	.F(N_11_0)
);
defparam m10.INIT=8'h04;
// @7:178
  LUT3 un1_ch1_fre_h_1_6_14_cZ (
	.I0(ch1_fre_h[3]),
	.I1(ch1_fre_h[6]),
	.I2(ch1_fre_h[7]),
	.F(un1_ch1_fre_h_1_6_14)
);
defparam un1_ch1_fre_h_1_6_14_cZ.INIT=8'h96;
// @7:178
  LUT3 un1_ch1_fre_h_1_6_9_cZ (
	.I0(ch1_fre_h[2]),
	.I1(ch1_fre_h[5]),
	.I2(ch1_fre_h[6]),
	.F(un1_ch1_fre_h_1_6_9)
);
defparam un1_ch1_fre_h_1_6_9_cZ.INIT=8'h96;
// @7:178
  LUT3 un1_ch1_fre_h_1_6_4_cZ (
	.I0(ch1_fre_h[1]),
	.I1(ch1_fre_h[4]),
	.I2(ch1_fre_h[5]),
	.F(un1_ch1_fre_h_1_6_4)
);
defparam un1_ch1_fre_h_1_6_4_cZ.INIT=8'h96;
// @7:178
  LUT3 un4_6_14_cZ (
	.I0(ch2_fre_h[3]),
	.I1(ch2_fre_h[6]),
	.I2(ch2_fre_h[7]),
	.F(un4_6_14)
);
defparam un4_6_14_cZ.INIT=8'h96;
// @7:178
  LUT3 un4_6_9_cZ (
	.I0(ch2_fre_h[2]),
	.I1(ch2_fre_h[5]),
	.I2(ch2_fre_h[6]),
	.F(un4_6_9)
);
defparam un4_6_9_cZ.INIT=8'h96;
// @7:178
  LUT3 un4_6_4_cZ (
	.I0(ch2_fre_h[4]),
	.I1(ch2_fre_h[5]),
	.I2(un4_6_11),
	.F(un4_6_4)
);
defparam un4_6_4_cZ.INIT=8'h96;
// @7:89
  LUT4 ch2_wave_select8_cZ (
	.I0(ch2_wave_select[0]),
	.I1(ch2_wave_select[1]),
	.I2(ch2_wave_select[2]),
	.I3(ch2_wave_select[3]),
	.F(ch2_wave_select8)
);
defparam ch2_wave_select8_cZ.INIT=16'h0001;
  LUT4 m29 (
	.I0(ch_sw_o),
	.I1(wave_o),
	.I2(wave_o1),
	.I3(sys_rst_n_c),
	.F(ch2_wave_select_0_sqmuxa)
);
defparam m29.INIT=16'h0800;
  LUT4 m37 (
	.I0(ch1_wave_select[0]),
	.I1(ch1_wave_select[1]),
	.I2(ch1_wave_select[2]),
	.I3(ch1_wave_select[3]),
	.F(rom_addr_7[11])
);
defparam m37.INIT=16'h0110;
  LUT2 m5 (
	.I0(ch_sw_o),
	.I1(fre_h_o),
	.F(ch2_fre_h_0_sqmuxa)
);
defparam m5.INIT=4'h2;
  LUT2 m4 (
	.I0(ch_sw_o),
	.I1(fre_h_o),
	.F(ch1_fre_h_0_sqmuxa)
);
defparam m4.INIT=4'h1;
  LUT2 m3 (
	.I0(ch_sw_o),
	.I1(pha_o),
	.F(ch2_PHASE_CTRL_0_sqmuxa)
);
defparam m3.INIT=4'h2;
  LUT2 m2 (
	.I0(ch_sw_o),
	.I1(pha_o),
	.F(ch1_PHASE_CTRL_0_sqmuxa)
);
defparam m2.INIT=4'h1;
// @7:237
  LUT2 un1_ch2_FREQ_CTRL_0_N_4_i_cZ (
	.I0(ch1_FREQ_CTRL[24]),
	.I1(ch2_FREQ_CTRL[24]),
	.F(un1_ch2_FREQ_CTRL_0_N_4_i)
);
defparam un1_ch2_FREQ_CTRL_0_N_4_i_cZ.INIT=4'h9;
// @7:186
  LUT2 un1_ch2_fre_l_1_cryrep_cZ (
	.I0(ch2_fre_l_fast[0]),
	.I1(ch2_fre_l_fast[1]),
	.F(un1_ch2_fre_l_1_cryrep)
);
defparam un1_ch2_fre_l_1_cryrep_cZ.INIT=4'h6;
// @7:186
  LUT2 un1_ch2_fre_l_261_cryrep_cZ (
	.I0(un1_ch2_fre_l_9[4]),
	.I1(un4_axb_0),
	.F(un1_ch2_fre_l_261_cryrep)
);
defparam un1_ch2_fre_l_261_cryrep_cZ.INIT=4'h6;
  LUT3 un4_6_axb_3_lofx_cZ (
	.I0(ch2_fre_h[3]),
	.I1(ch2_fre_h[4]),
	.I2(un4_7_scalar),
	.F(un4_6_axb_3_lofx)
);
defparam un4_6_axb_3_lofx_cZ.INIT=8'h96;
  LUT3 un4_6_axb_4_lofx_cZ (
	.I0(ch2_fre_h[3]),
	.I1(ch2_fre_h[4]),
	.I2(un4_7_scalar),
	.F(un4_6_axb_4_lofx)
);
defparam un4_6_axb_4_lofx_cZ.INIT=8'hE8;
  LUT3 un4_6_axb_5_lofx_cZ (
	.I0(ch2_fre_h[4]),
	.I1(ch2_fre_h[5]),
	.I2(un4_6_11),
	.F(un4_6_axb_5_lofx)
);
defparam un4_6_axb_5_lofx_cZ.INIT=8'hE8;
  LUT3 un4_6_axb_6_lofx_cZ (
	.I0(ch2_fre_h[2]),
	.I1(ch2_fre_h[5]),
	.I2(ch2_fre_h[6]),
	.F(un4_6_axb_6_lofx)
);
defparam un4_6_axb_6_lofx_cZ.INIT=8'hE8;
  LUT2 un4_6_axb_7_lofx_cZ (
	.I0(ch2_fre_h[4]),
	.I1(ch2_fre_h[7]),
	.F(un4_6_axb_7_lofx)
);
defparam un4_6_axb_7_lofx_cZ.INIT=4'h6;
  LUT3 un1_ch1_fre_h_1_6_axb_3_lofx_cZ (
	.I0(ch1_fre_h[0]),
	.I1(ch1_fre_h[3]),
	.I2(ch1_fre_h[4]),
	.F(un1_ch1_fre_h_1_6_axb_3_lofx)
);
defparam un1_ch1_fre_h_1_6_axb_3_lofx_cZ.INIT=8'h96;
  LUT3 un1_ch1_fre_h_1_6_axb_4_lofx_cZ (
	.I0(ch1_fre_h[0]),
	.I1(ch1_fre_h[3]),
	.I2(ch1_fre_h[4]),
	.F(un1_ch1_fre_h_1_6_axb_4_lofx)
);
defparam un1_ch1_fre_h_1_6_axb_4_lofx_cZ.INIT=8'hE8;
  LUT3 un1_ch1_fre_h_1_6_axb_5_lofx_cZ (
	.I0(ch1_fre_h[1]),
	.I1(ch1_fre_h[4]),
	.I2(ch1_fre_h[5]),
	.F(un1_ch1_fre_h_1_6_axb_5_lofx)
);
defparam un1_ch1_fre_h_1_6_axb_5_lofx_cZ.INIT=8'hE8;
  LUT3 un1_ch1_fre_h_1_6_axb_6_lofx_cZ (
	.I0(ch1_fre_h[2]),
	.I1(ch1_fre_h[5]),
	.I2(ch1_fre_h[6]),
	.F(un1_ch1_fre_h_1_6_axb_6_lofx)
);
defparam un1_ch1_fre_h_1_6_axb_6_lofx_cZ.INIT=8'hE8;
  LUT2 un1_ch1_fre_h_1_6_axb_7_lofx_cZ (
	.I0(ch1_fre_h[4]),
	.I1(ch1_fre_h[7]),
	.F(un1_ch1_fre_h_1_6_axb_7_lofx)
);
defparam un1_ch1_fre_h_1_6_axb_7_lofx_cZ.INIT=4'h6;
// @7:185
  LUT2 un1_ch1_fre_l_409 (
	.I0(ch1_fre_l[0]),
	.I1(ch1_fre_l[1]),
	.F(un1_ch1_fre_l_5[5])
);
defparam un1_ch1_fre_l_409.INIT=4'h6;
// @7:186
  LUT2 un1_ch2_fre_l_97 (
	.I0(ch2_fre_l[1]),
	.I1(un4_axb_0),
	.F(un1_ch2_fre_l_5[5])
);
defparam un1_ch2_fre_l_97.INIT=4'h6;
  LUT2 un4_6_cry_8_ns_cZ (
	.I0(ch2_fre_h[4]),
	.I1(ch2_fre_h[7]),
	.F(un4_6_cry_8_ns)
);
defparam un4_6_cry_8_ns_cZ.INIT=4'h8;
  LUT2 un1_ch1_fre_h_1_6_cry_8_ns_cZ (
	.I0(ch1_fre_h[4]),
	.I1(ch1_fre_h[7]),
	.F(un1_ch1_fre_h_1_6_cry_8_ns)
);
defparam un1_ch1_fre_h_1_6_cry_8_ns_cZ.INIT=4'h8;
// @7:231
  DFFS fre_add_r (
	.Q(fre_add_r_1z),
	.D(fre_add_r5_i),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i)
);
// @7:139
  DFFRE \ch2_fre_l[0]  (
	.Q(un4_axb_0),
	.D(data_o[0]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(ch2_fre_l_1_sqmuxa)
);
// @7:139
  DFFRE \ch2_fre_l_Z[1]  (
	.Q(ch2_fre_l[1]),
	.D(data_o[1]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(ch2_fre_l_1_sqmuxa)
);
// @7:139
  DFFRE \ch2_fre_l_Z[2]  (
	.Q(ch2_fre_l[2]),
	.D(data_o[2]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(ch2_fre_l_1_sqmuxa)
);
// @7:139
  DFFSE \ch2_fre_l_Z[3]  (
	.Q(ch2_fre_l[3]),
	.D(data_o[3]),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i),
	.CE(ch2_fre_l_1_sqmuxa)
);
// @7:139
  DFFRE \ch2_fre_l_Z[4]  (
	.Q(ch2_fre_l[4]),
	.D(data_o[4]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(ch2_fre_l_1_sqmuxa)
);
// @7:139
  DFFSE \ch2_fre_l_Z[5]  (
	.Q(ch2_fre_l[5]),
	.D(data_o[5]),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i),
	.CE(ch2_fre_l_1_sqmuxa)
);
// @7:139
  DFFSE \ch2_fre_l_Z[6]  (
	.Q(ch2_fre_l[6]),
	.D(data_o[6]),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i),
	.CE(ch2_fre_l_1_sqmuxa)
);
// @7:139
  DFFSE \ch2_fre_l_Z[7]  (
	.Q(ch2_fre_l[7]),
	.D(data_o[7]),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i),
	.CE(ch2_fre_l_1_sqmuxa)
);
// @7:139
  DFFRE \ch1_fre_l_Z[0]  (
	.Q(ch1_fre_l[0]),
	.D(data_o[0]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(ch1_fre_l_1_sqmuxa)
);
// @7:139
  DFFRE \ch1_fre_l_Z[1]  (
	.Q(ch1_fre_l[1]),
	.D(data_o[1]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(ch1_fre_l_1_sqmuxa)
);
// @7:139
  DFFRE \ch1_fre_l_Z[2]  (
	.Q(ch1_fre_l[2]),
	.D(data_o[2]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(ch1_fre_l_1_sqmuxa)
);
// @7:139
  DFFSE \ch1_fre_l_Z[3]  (
	.Q(ch1_fre_l[3]),
	.D(data_o[3]),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i),
	.CE(ch1_fre_l_1_sqmuxa)
);
// @7:139
  DFFRE \ch1_fre_l_Z[4]  (
	.Q(ch1_fre_l[4]),
	.D(data_o[4]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(ch1_fre_l_1_sqmuxa)
);
// @7:139
  DFFSE \ch1_fre_l_Z[5]  (
	.Q(ch1_fre_l[5]),
	.D(data_o[5]),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i),
	.CE(ch1_fre_l_1_sqmuxa)
);
// @7:139
  DFFSE \ch1_fre_l_Z[6]  (
	.Q(ch1_fre_l[6]),
	.D(data_o[6]),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i),
	.CE(ch1_fre_l_1_sqmuxa)
);
// @7:139
  DFFSE \ch1_fre_l_Z[7]  (
	.Q(ch1_fre_l[7]),
	.D(data_o[7]),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i),
	.CE(ch1_fre_l_1_sqmuxa)
);
// @7:202
  DFFRE \ch2_PHASE_CTRL_1[2]  (
	.Q(ch2_PHASE_CTRL[2]),
	.D(data_o[0]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(ch2_PHASE_CTRL_0_sqmuxa)
);
// @7:202
  DFFRE \ch2_PHASE_CTRL_1[3]  (
	.Q(ch2_PHASE_CTRL[3]),
	.D(data_o[1]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(ch2_PHASE_CTRL_0_sqmuxa)
);
// @7:202
  DFFRE \ch2_PHASE_CTRL_1[4]  (
	.Q(ch2_PHASE_CTRL[4]),
	.D(data_o[2]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(ch2_PHASE_CTRL_0_sqmuxa)
);
// @7:202
  DFFRE \ch2_PHASE_CTRL_1[5]  (
	.Q(ch2_PHASE_CTRL[5]),
	.D(data_o[3]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(ch2_PHASE_CTRL_0_sqmuxa)
);
// @7:202
  DFFRE \ch2_PHASE_CTRL_1[6]  (
	.Q(ch2_PHASE_CTRL[6]),
	.D(data_o[4]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(ch2_PHASE_CTRL_0_sqmuxa)
);
// @7:202
  DFFRE \ch2_PHASE_CTRL_1[7]  (
	.Q(ch2_PHASE_CTRL[7]),
	.D(data_o[5]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(ch2_PHASE_CTRL_0_sqmuxa)
);
// @7:202
  DFFRE \ch2_PHASE_CTRL_1[8]  (
	.Q(ch2_PHASE_CTRL[8]),
	.D(data_o[6]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(ch2_PHASE_CTRL_0_sqmuxa)
);
// @7:202
  DFFRE \ch2_PHASE_CTRL_1[9]  (
	.Q(ch2_PHASE_CTRL[9]),
	.D(data_o[7]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(ch2_PHASE_CTRL_0_sqmuxa)
);
// @7:202
  DFFRE \ch1_PHASE_CTRL_1[2]  (
	.Q(ch1_PHASE_CTRL[2]),
	.D(data_o[0]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(ch1_PHASE_CTRL_0_sqmuxa)
);
// @7:202
  DFFRE \ch1_PHASE_CTRL_1[3]  (
	.Q(ch1_PHASE_CTRL[3]),
	.D(data_o[1]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(ch1_PHASE_CTRL_0_sqmuxa)
);
// @7:202
  DFFRE \ch1_PHASE_CTRL_1[4]  (
	.Q(ch1_PHASE_CTRL[4]),
	.D(data_o[2]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(ch1_PHASE_CTRL_0_sqmuxa)
);
// @7:202
  DFFRE \ch1_PHASE_CTRL_1[5]  (
	.Q(ch1_PHASE_CTRL[5]),
	.D(data_o[3]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(ch1_PHASE_CTRL_0_sqmuxa)
);
// @7:202
  DFFRE \ch1_PHASE_CTRL_1[6]  (
	.Q(ch1_PHASE_CTRL[6]),
	.D(data_o[4]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(ch1_PHASE_CTRL_0_sqmuxa)
);
// @7:202
  DFFRE \ch1_PHASE_CTRL_1[7]  (
	.Q(ch1_PHASE_CTRL[7]),
	.D(data_o[5]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(ch1_PHASE_CTRL_0_sqmuxa)
);
// @7:202
  DFFRE \ch1_PHASE_CTRL_1[8]  (
	.Q(ch1_PHASE_CTRL[8]),
	.D(data_o[6]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(ch1_PHASE_CTRL_0_sqmuxa)
);
// @7:202
  DFFRE \ch1_PHASE_CTRL_1[9]  (
	.Q(ch1_PHASE_CTRL[9]),
	.D(data_o[7]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(ch1_PHASE_CTRL_0_sqmuxa)
);
// @7:139
  DFFSE \ch2_fre_h[0]  (
	.Q(un4_7_scalar),
	.D(data_o[0]),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i),
	.CE(ch2_fre_h_0_sqmuxa)
);
// @7:139
  DFFSE \ch2_fre_h[1]  (
	.Q(un4_6_11),
	.D(data_o[1]),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i),
	.CE(ch2_fre_h_0_sqmuxa)
);
// @7:139
  DFFRE \ch2_fre_h_Z[2]  (
	.Q(ch2_fre_h[2]),
	.D(data_o[2]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(ch2_fre_h_0_sqmuxa)
);
// @7:139
  DFFRE \ch2_fre_h_Z[3]  (
	.Q(ch2_fre_h[3]),
	.D(data_o[3]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(ch2_fre_h_0_sqmuxa)
);
// @7:139
  DFFRE \ch2_fre_h_Z[4]  (
	.Q(ch2_fre_h[4]),
	.D(data_o[4]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(ch2_fre_h_0_sqmuxa)
);
// @7:139
  DFFRE \ch2_fre_h_Z[5]  (
	.Q(ch2_fre_h[5]),
	.D(data_o[5]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(ch2_fre_h_0_sqmuxa)
);
// @7:139
  DFFRE \ch2_fre_h_Z[6]  (
	.Q(ch2_fre_h[6]),
	.D(data_o[6]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(ch2_fre_h_0_sqmuxa)
);
// @7:139
  DFFRE \ch2_fre_h_Z[7]  (
	.Q(ch2_fre_h[7]),
	.D(data_o[7]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(ch2_fre_h_0_sqmuxa)
);
// @7:139
  DFFSE \ch1_fre_h_Z[0]  (
	.Q(ch1_fre_h[0]),
	.D(data_o[0]),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i),
	.CE(ch1_fre_h_0_sqmuxa)
);
// @7:139
  DFFSE \ch1_fre_h_Z[1]  (
	.Q(ch1_fre_h[1]),
	.D(data_o[1]),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i),
	.CE(ch1_fre_h_0_sqmuxa)
);
// @7:139
  DFFRE \ch1_fre_h_Z[2]  (
	.Q(ch1_fre_h[2]),
	.D(data_o[2]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(ch1_fre_h_0_sqmuxa)
);
// @7:139
  DFFRE \ch1_fre_h_Z[3]  (
	.Q(ch1_fre_h[3]),
	.D(data_o[3]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(ch1_fre_h_0_sqmuxa)
);
// @7:139
  DFFRE \ch1_fre_h_Z[4]  (
	.Q(ch1_fre_h[4]),
	.D(data_o[4]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(ch1_fre_h_0_sqmuxa)
);
// @7:139
  DFFRE \ch1_fre_h_Z[5]  (
	.Q(ch1_fre_h[5]),
	.D(data_o[5]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(ch1_fre_h_0_sqmuxa)
);
// @7:139
  DFFRE \ch1_fre_h_Z[6]  (
	.Q(ch1_fre_h[6]),
	.D(data_o[6]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(ch1_fre_h_0_sqmuxa)
);
// @7:139
  DFFRE \ch1_fre_h_Z[7]  (
	.Q(ch1_fre_h[7]),
	.D(data_o[7]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(ch1_fre_h_0_sqmuxa)
);
// @7:42
  DFFS wave_o_f_Z (
	.Q(wave_o_f),
	.D(wave_i),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i)
);
// @7:42
  DFFS pha_o_Z (
	.Q(pha_o),
	.D(pha_i),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i)
);
// @7:42
  DFFS fre_l_o_Z (
	.Q(fre_l_o),
	.D(fre_l_i),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i)
);
// @7:42
  DFFS fre_h_o_Z (
	.Q(fre_h_o),
	.D(fre_h_i),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i)
);
// @7:42
  DFFS ch_sw_o_Z (
	.Q(ch_sw_o),
	.D(ch_sw_i),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i)
);
// @7:42
  DFFR \data_o_Z[0]  (
	.Q(data_o[0]),
	.D(data_i[0]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @7:42
  DFFR \data_o_Z[1]  (
	.Q(data_o[1]),
	.D(data_i[1]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @7:42
  DFFR \data_o_Z[2]  (
	.Q(data_o[2]),
	.D(data_i[2]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @7:42
  DFFR \data_o_Z[3]  (
	.Q(data_o[3]),
	.D(data_i[3]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @7:42
  DFFR \data_o_Z[4]  (
	.Q(data_o[4]),
	.D(data_i[4]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @7:42
  DFFR \data_o_Z[5]  (
	.Q(data_o[5]),
	.D(data_i[5]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @7:42
  DFFR \data_o_Z[6]  (
	.Q(data_o[6]),
	.D(data_i[6]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @7:42
  DFFR \data_o_Z[7]  (
	.Q(data_o[7]),
	.D(data_i[7]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @7:73
  DFFS wave_o1_Z (
	.Q(wave_o1),
	.D(wave_o),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i)
);
// @7:42
  DFFS wave_i_Z (
	.Q(wave_i),
	.D(wave_c),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i)
);
// @7:42
  DFFS pha_i_Z (
	.Q(pha_i),
	.D(pha_c),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i)
);
// @7:42
  DFFS fre_l_i_Z (
	.Q(fre_l_i),
	.D(fre_l_c),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i)
);
// @7:42
  DFFS fre_h_i_Z (
	.Q(fre_h_i),
	.D(fre_h_c),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i)
);
// @7:42
  DFFS ch_sw_i_Z (
	.Q(ch_sw_i),
	.D(ch_sw_c),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i)
);
// @7:42
  DFFR \data_i_Z[0]  (
	.Q(data_i[0]),
	.D(data_in_c[0]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @7:42
  DFFR \data_i_Z[1]  (
	.Q(data_i[1]),
	.D(data_in_c[1]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @7:42
  DFFR \data_i_Z[2]  (
	.Q(data_i[2]),
	.D(data_in_c[2]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @7:42
  DFFR \data_i_Z[3]  (
	.Q(data_i[3]),
	.D(data_in_c[3]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @7:42
  DFFR \data_i_Z[4]  (
	.Q(data_i[4]),
	.D(data_in_c[4]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @7:42
  DFFR \data_i_Z[5]  (
	.Q(data_i[5]),
	.D(data_in_c[5]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @7:42
  DFFR \data_i_Z[6]  (
	.Q(data_i[6]),
	.D(data_in_c[6]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @7:42
  DFFR \data_i_Z[7]  (
	.Q(data_i[7]),
	.D(data_in_c[7]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @7:176
  DFFS \ch1_FREQ_CTRL_1[12]  (
	.Q(ch1_FREQ_CTRL[12]),
	.D(ch1_FREQ_CTRL_3[12]),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i)
);
// @7:176
  DFFS \ch1_FREQ_CTRL_1[11]  (
	.Q(ch1_FREQ_CTRL[11]),
	.D(ch1_FREQ_CTRL_3[11]),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i)
);
// @7:176
  DFFS \ch1_FREQ_CTRL_1[9]  (
	.Q(ch1_FREQ_CTRL[9]),
	.D(ch1_FREQ_CTRL_3[9]),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i)
);
// @7:176
  DFFS \ch1_FREQ_CTRL_1[8]  (
	.Q(ch1_FREQ_CTRL[8]),
	.D(ch1_FREQ_CTRL_3[8]),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i)
);
// @7:176
  DFFS \ch1_FREQ_CTRL_1[3]  (
	.Q(ch1_FREQ_CTRL[3]),
	.D(ch1_FREQ_CTRL_3[3]),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i)
);
// @7:176
  DFFS \ch1_FREQ_CTRL_1[2]  (
	.Q(ch1_FREQ_CTRL[2]),
	.D(un1_ch1_fre_l_1[2]),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i)
);
// @7:176
  DFFS \ch1_FREQ_CTRL_1[0]  (
	.Q(ch1_FREQ_CTRL[0]),
	.D(ch1_fre_l[0]),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i)
);
// @7:176
  DFFS \ch2_FREQ_CTRL_1[2]  (
	.Q(ch2_FREQ_CTRL[2]),
	.D(ch2_FREQ_CTRL_3[2]),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i)
);
// @7:176
  DFFS \ch2_FREQ_CTRL_1[0]  (
	.Q(ch2_FREQ_CTRL[0]),
	.D(ch2_FREQ_CTRL_3[0]),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i)
);
// @7:176
  DFFS \ch1_FREQ_CTRL_1[17]  (
	.Q(ch1_FREQ_CTRL[17]),
	.D(ch1_FREQ_CTRL_3[17]),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i)
);
// @7:176
  DFFS \ch1_FREQ_CTRL_1[15]  (
	.Q(ch1_FREQ_CTRL[15]),
	.D(ch1_FREQ_CTRL_3[15]),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i)
);
// @7:176
  DFFS \ch1_FREQ_CTRL_1[13]  (
	.Q(ch1_FREQ_CTRL[13]),
	.D(ch1_FREQ_CTRL_3[13]),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i)
);
// @7:176
  DFFS \ch2_FREQ_CTRL_1[17]  (
	.Q(ch2_FREQ_CTRL[17]),
	.D(ch2_FREQ_CTRL_3[17]),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i)
);
// @7:176
  DFFS \ch2_FREQ_CTRL_1[15]  (
	.Q(ch2_FREQ_CTRL[15]),
	.D(ch2_FREQ_CTRL_3[15]),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i)
);
// @7:176
  DFFS \ch2_FREQ_CTRL_1[13]  (
	.Q(ch2_FREQ_CTRL[13]),
	.D(ch2_FREQ_CTRL_3[13]),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i)
);
// @7:176
  DFFS \ch2_FREQ_CTRL_1[12]  (
	.Q(ch2_FREQ_CTRL[12]),
	.D(ch2_FREQ_CTRL_3[12]),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i)
);
// @7:176
  DFFS \ch2_FREQ_CTRL_1[11]  (
	.Q(ch2_FREQ_CTRL[11]),
	.D(ch2_FREQ_CTRL_3[11]),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i)
);
// @7:176
  DFFS \ch2_FREQ_CTRL_1[9]  (
	.Q(ch2_FREQ_CTRL[9]),
	.D(ch2_FREQ_CTRL_3[9]),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i)
);
// @7:176
  DFFS \ch2_FREQ_CTRL_1[8]  (
	.Q(ch2_FREQ_CTRL[8]),
	.D(ch2_FREQ_CTRL_3[8]),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i)
);
// @7:176
  DFFS \ch2_FREQ_CTRL_1[3]  (
	.Q(ch2_FREQ_CTRL[3]),
	.D(ch2_FREQ_CTRL_3[3]),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_i)
);
// @7:139
  DFFRE \ch2_fre_l_fast_Z[1]  (
	.Q(ch2_fre_l_fast[1]),
	.D(data_o[1]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(ch2_fre_l_1_sqmuxa)
);
// @7:139
  DFFRE \ch2_fre_l_fast_Z[0]  (
	.Q(ch2_fre_l_fast[0]),
	.D(data_o[0]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i),
	.CE(ch2_fre_l_1_sqmuxa)
);
// @7:176
  DFFR \ch1_FREQ_CTRL_1[10]  (
	.Q(ch1_FREQ_CTRL[10]),
	.D(ch1_FREQ_CTRL_3[10]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @7:176
  DFFR \ch1_FREQ_CTRL_1[7]  (
	.Q(ch1_FREQ_CTRL[7]),
	.D(ch1_FREQ_CTRL_3[7]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @7:176
  DFFR \ch1_FREQ_CTRL_1[6]  (
	.Q(ch1_FREQ_CTRL[6]),
	.D(ch1_FREQ_CTRL_3[6]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @7:176
  DFFR \ch1_FREQ_CTRL_1[5]  (
	.Q(ch1_FREQ_CTRL[5]),
	.D(ch1_FREQ_CTRL_3[5]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @7:176
  DFFR \ch1_FREQ_CTRL_1[4]  (
	.Q(ch1_FREQ_CTRL[4]),
	.D(ch1_FREQ_CTRL_3[4]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @7:176
  DFFR \ch1_FREQ_CTRL_1[1]  (
	.Q(ch1_FREQ_CTRL[1]),
	.D(ch1_FREQ_CTRL_3[1]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @7:176
  DFFR \ch2_FREQ_CTRL_1[1]  (
	.Q(ch2_FREQ_CTRL[1]),
	.D(ch2_FREQ_CTRL_3[1]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @7:176
  DFFR \ch1_FREQ_CTRL_1[24]  (
	.Q(ch1_FREQ_CTRL[24]),
	.D(ch1_FREQ_CTRL_3[24]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @7:176
  DFFR \ch1_FREQ_CTRL_1[23]  (
	.Q(ch1_FREQ_CTRL[23]),
	.D(ch1_FREQ_CTRL_3[23]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @7:176
  DFFR \ch1_FREQ_CTRL_1[22]  (
	.Q(ch1_FREQ_CTRL[22]),
	.D(ch1_FREQ_CTRL_3[22]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @7:176
  DFFR \ch1_FREQ_CTRL_1[21]  (
	.Q(ch1_FREQ_CTRL[21]),
	.D(ch1_FREQ_CTRL_3[21]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @7:176
  DFFR \ch1_FREQ_CTRL_1[20]  (
	.Q(ch1_FREQ_CTRL[20]),
	.D(ch1_FREQ_CTRL_3[20]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @7:176
  DFFR \ch1_FREQ_CTRL_1[19]  (
	.Q(ch1_FREQ_CTRL[19]),
	.D(ch1_FREQ_CTRL_3[19]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @7:176
  DFFR \ch1_FREQ_CTRL_1[18]  (
	.Q(ch1_FREQ_CTRL[18]),
	.D(ch1_FREQ_CTRL_3[18]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @7:176
  DFFR \ch1_FREQ_CTRL_1[16]  (
	.Q(ch1_FREQ_CTRL[16]),
	.D(ch1_FREQ_CTRL_3[16]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @7:176
  DFFR \ch1_FREQ_CTRL_1[14]  (
	.Q(ch1_FREQ_CTRL[14]),
	.D(ch1_FREQ_CTRL_3[14]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @7:176
  DFFR \ch2_FREQ_CTRL_1[16]  (
	.Q(ch2_FREQ_CTRL[16]),
	.D(ch2_FREQ_CTRL_3[16]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @7:176
  DFFR \ch2_FREQ_CTRL_1[14]  (
	.Q(ch2_FREQ_CTRL[14]),
	.D(ch2_FREQ_CTRL_3[14]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @7:176
  DFFR \ch2_FREQ_CTRL_1[10]  (
	.Q(ch2_FREQ_CTRL[10]),
	.D(ch2_FREQ_CTRL_3[10]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @7:176
  DFFR \ch2_FREQ_CTRL_1[7]  (
	.Q(ch2_FREQ_CTRL[7]),
	.D(ch2_FREQ_CTRL_3[7]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @7:176
  DFFR \ch2_FREQ_CTRL_1[6]  (
	.Q(ch2_FREQ_CTRL[6]),
	.D(ch2_FREQ_CTRL_3[6]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @7:176
  DFFR \ch2_FREQ_CTRL_1[5]  (
	.Q(ch2_FREQ_CTRL[5]),
	.D(ch2_FREQ_CTRL_3[5]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @7:176
  DFFR \ch2_FREQ_CTRL_1[4]  (
	.Q(ch2_FREQ_CTRL[4]),
	.D(ch2_FREQ_CTRL_3[4]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @7:176
  DFFR \ch2_FREQ_CTRL_1[24]  (
	.Q(ch2_FREQ_CTRL[24]),
	.D(ch2_FREQ_CTRL_3[24]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @7:176
  DFFR \ch2_FREQ_CTRL_1[23]  (
	.Q(ch2_FREQ_CTRL[23]),
	.D(ch2_FREQ_CTRL_3[23]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @7:176
  DFFR \ch2_FREQ_CTRL_1[22]  (
	.Q(ch2_FREQ_CTRL[22]),
	.D(ch2_FREQ_CTRL_3[22]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @7:176
  DFFR \ch2_FREQ_CTRL_1[21]  (
	.Q(ch2_FREQ_CTRL[21]),
	.D(ch2_FREQ_CTRL_3[21]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @7:176
  DFFR \ch2_FREQ_CTRL_1[20]  (
	.Q(ch2_FREQ_CTRL[20]),
	.D(ch2_FREQ_CTRL_3[20]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @7:176
  DFFR \ch2_FREQ_CTRL_1[19]  (
	.Q(ch2_FREQ_CTRL[19]),
	.D(ch2_FREQ_CTRL_3[19]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @7:176
  DFFR \ch2_FREQ_CTRL_1[18]  (
	.Q(ch2_FREQ_CTRL[18]),
	.D(ch2_FREQ_CTRL_3[18]),
	.CLK(sys_clk_c),
	.RESET(sys_rst_n_c_i)
);
// @7:73
  DFFE \ch2_wave_select_Z[3]  (
	.Q(ch2_wave_select[3]),
	.D(ch2_wave_select[2]),
	.CLK(sys_clk_c),
	.CE(ch2_wave_select_0_sqmuxa)
);
// @7:73
  DFFE \ch2_wave_select_Z[2]  (
	.Q(ch2_wave_select[2]),
	.D(ch2_wave_select[1]),
	.CLK(sys_clk_c),
	.CE(ch2_wave_select_0_sqmuxa)
);
// @7:73
  DFFE \ch2_wave_select_Z[1]  (
	.Q(ch2_wave_select[1]),
	.D(ch2_wave_select[0]),
	.CLK(sys_clk_c),
	.CE(ch2_wave_select_0_sqmuxa)
);
// @7:73
  DFFE \ch2_wave_select_Z[0]  (
	.Q(ch2_wave_select[0]),
	.D(ch2_wave_select8),
	.CLK(sys_clk_c),
	.CE(ch2_wave_select_0_sqmuxa)
);
  DFF \ch1_wave_select_1[4]  (
	.Q(ch1_wave_select[3]),
	.D(N_46_i),
	.CLK(sys_clk_c)
);
defparam \ch1_wave_select_1[4] .INIT=1'b0;
  DFF \ch1_wave_select_1[3]  (
	.Q(ch1_wave_select[2]),
	.D(N_44_i),
	.CLK(sys_clk_c)
);
defparam \ch1_wave_select_1[3] .INIT=1'b0;
  DFF \ch1_wave_select_1[2]  (
	.Q(ch1_wave_select[1]),
	.D(N_42_i),
	.CLK(sys_clk_c)
);
defparam \ch1_wave_select_1[2] .INIT=1'b0;
  DFF \ch1_wave_select_1[1]  (
	.Q(ch1_wave_select[0]),
	.D(N_40_i),
	.CLK(sys_clk_c)
);
defparam \ch1_wave_select_1[1] .INIT=1'b0;
  DFFSE \ch1_wave_select_1_Z[0]  (
	.Q(ch1_wave_select_1[0]),
	.D(ch1_wave_select[3]),
	.CLK(sys_clk_c),
	.SET(sys_rst_n_c_l),
	.CE(N_11_0)
);
defparam \ch1_wave_select_1_Z[0] .INIT=1'b1;
// @7:186
  ALU un1_ch2_fre_l_47_0 (
	.CIN(un1_ch2_fre_l_1_c7),
	.I0(GND),
	.I1(ch2_fre_l[7]),
	.I3(GND),
	.COUT(un1_ch2_fre_l_1_c8),
	.SUM(un1_ch2_fre_l_1[8])
);
defparam un1_ch2_fre_l_47_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_41_0 (
	.CIN(un1_ch2_fre_l_1_c6),
	.I0(ch2_fre_l[7]),
	.I1(ch2_fre_l[6]),
	.I3(GND),
	.COUT(un1_ch2_fre_l_1_c7),
	.SUM(un1_ch2_fre_l_1[7])
);
defparam un1_ch2_fre_l_41_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_35_0 (
	.CIN(un1_ch2_fre_l_1_c5),
	.I0(ch2_fre_l[6]),
	.I1(ch2_fre_l[5]),
	.I3(GND),
	.COUT(un1_ch2_fre_l_1_c6),
	.SUM(un1_ch2_fre_l_1[6])
);
defparam un1_ch2_fre_l_35_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_29_0 (
	.CIN(un1_ch2_fre_l_1_c4),
	.I0(ch2_fre_l[5]),
	.I1(ch2_fre_l[4]),
	.I3(GND),
	.COUT(un1_ch2_fre_l_1_c5),
	.SUM(un1_ch2_fre_l_1[5])
);
defparam un1_ch2_fre_l_29_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_23_0 (
	.CIN(un1_ch2_fre_l_1_c3),
	.I0(ch2_fre_l[4]),
	.I1(ch2_fre_l[3]),
	.I3(GND),
	.COUT(un1_ch2_fre_l_1_c4),
	.SUM(un1_ch2_fre_l_1[4])
);
defparam un1_ch2_fre_l_23_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_17_0 (
	.CIN(un1_ch2_fre_l_1_c2),
	.I0(ch2_fre_l[3]),
	.I1(ch2_fre_l[2]),
	.I3(GND),
	.COUT(un1_ch2_fre_l_1_c3),
	.SUM(un1_ch2_fre_l_1[3])
);
defparam un1_ch2_fre_l_17_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_11_0 (
	.CIN(un1_ch2_fre_l_1_c1),
	.I0(ch2_fre_l[2]),
	.I1(ch2_fre_l[1]),
	.I3(GND),
	.COUT(un1_ch2_fre_l_1_c2),
	.SUM(un1_ch2_fre_l_1[2])
);
defparam un1_ch2_fre_l_11_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_5_0 (
	.CIN(GND),
	.I0(ch2_fre_l_fast[1]),
	.I1(ch2_fre_l_fast[0]),
	.I3(GND),
	.COUT(un1_ch2_fre_l_1_c1),
	.SUM(un1_ch2_fre_l_5_0_SUM)
);
defparam un1_ch2_fre_l_5_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_95_0 (
	.CIN(un1_ch2_fre_l_3_c9),
	.I0(GND),
	.I1(GND),
	.I3(GND),
	.COUT(un1_ch2_fre_l_3_c10),
	.SUM(un1_ch2_fre_l_95_0_SUM)
);
defparam un1_ch2_fre_l_95_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_89_0 (
	.CIN(un1_ch2_fre_l_3_c8),
	.I0(GND),
	.I1(GND),
	.I3(GND),
	.COUT(un1_ch2_fre_l_3_c9),
	.SUM(un1_ch2_fre_l_89_0_SUM)
);
defparam un1_ch2_fre_l_89_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_83_0 (
	.CIN(un1_ch2_fre_l_3_c7),
	.I0(GND),
	.I1(GND),
	.I3(GND),
	.COUT(un1_ch2_fre_l_3_c8),
	.SUM(un1_ch2_fre_l_83_0_SUM)
);
defparam un1_ch2_fre_l_83_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_77_0 (
	.CIN(un1_ch2_fre_l_3_c6),
	.I0(GND),
	.I1(GND),
	.I3(GND),
	.COUT(un1_ch2_fre_l_3_c7),
	.SUM(un1_ch2_fre_l_77_0_SUM)
);
defparam un1_ch2_fre_l_77_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_71_0 (
	.CIN(un1_ch2_fre_l_3_c5),
	.I0(GND),
	.I1(GND),
	.I3(GND),
	.COUT(un1_ch2_fre_l_3_c6),
	.SUM(un1_ch2_fre_l_71_0_SUM)
);
defparam un1_ch2_fre_l_71_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_65_0 (
	.CIN(un1_ch2_fre_l_3_c4),
	.I0(GND),
	.I1(GND),
	.I3(GND),
	.COUT(un1_ch2_fre_l_3_c5),
	.SUM(un1_ch2_fre_l_65_0_SUM)
);
defparam un1_ch2_fre_l_65_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_59_0 (
	.CIN(un1_ch2_fre_l_3_c3),
	.I0(GND),
	.I1(GND),
	.I3(GND),
	.COUT(un1_ch2_fre_l_3_c4),
	.SUM(un1_ch2_fre_l_59_0_SUM)
);
defparam un1_ch2_fre_l_59_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_53_0 (
	.CIN(GND),
	.I0(GND),
	.I1(GND),
	.I3(GND),
	.COUT(un1_ch2_fre_l_3_c3),
	.SUM(NC0)
);
defparam un1_ch2_fre_l_53_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_143_0 (
	.CIN(un1_ch2_fre_l_5_c11),
	.I0(GND),
	.I1(ch2_fre_l[7]),
	.I3(GND),
	.COUT(un1_ch2_fre_l_5_c12),
	.SUM(un1_ch2_fre_l_5[12])
);
defparam un1_ch2_fre_l_143_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_137_0 (
	.CIN(un1_ch2_fre_l_5_c10),
	.I0(ch2_fre_l[7]),
	.I1(ch2_fre_l[6]),
	.I3(GND),
	.COUT(un1_ch2_fre_l_5_c11),
	.SUM(un1_ch2_fre_l_5[11])
);
defparam un1_ch2_fre_l_137_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_131_0 (
	.CIN(un1_ch2_fre_l_5_c9),
	.I0(ch2_fre_l[6]),
	.I1(ch2_fre_l[5]),
	.I3(GND),
	.COUT(un1_ch2_fre_l_5_c10),
	.SUM(un1_ch2_fre_l_5[10])
);
defparam un1_ch2_fre_l_131_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_125_0 (
	.CIN(un1_ch2_fre_l_5_c8),
	.I0(ch2_fre_l[5]),
	.I1(ch2_fre_l[4]),
	.I3(GND),
	.COUT(un1_ch2_fre_l_5_c9),
	.SUM(un1_ch2_fre_l_5[9])
);
defparam un1_ch2_fre_l_125_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_119_0 (
	.CIN(un1_ch2_fre_l_5_c7),
	.I0(ch2_fre_l[4]),
	.I1(ch2_fre_l[3]),
	.I3(GND),
	.COUT(un1_ch2_fre_l_5_c8),
	.SUM(un1_ch2_fre_l_5[8])
);
defparam un1_ch2_fre_l_119_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_113_0 (
	.CIN(un1_ch2_fre_l_5_c6),
	.I0(ch2_fre_l[3]),
	.I1(ch2_fre_l[2]),
	.I3(GND),
	.COUT(un1_ch2_fre_l_5_c7),
	.SUM(un1_ch2_fre_l_5[7])
);
defparam un1_ch2_fre_l_113_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_107_0 (
	.CIN(un1_ch2_fre_l_5_c5),
	.I0(ch2_fre_l[2]),
	.I1(ch2_fre_l[1]),
	.I3(GND),
	.COUT(un1_ch2_fre_l_5_c6),
	.SUM(un1_ch2_fre_l_5[6])
);
defparam un1_ch2_fre_l_107_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_101_0 (
	.CIN(GND),
	.I0(ch2_fre_l[1]),
	.I1(un4_axb_0),
	.I3(GND),
	.COUT(un1_ch2_fre_l_5_c5),
	.SUM(un1_ch2_fre_l_101_0_SUM)
);
defparam un1_ch2_fre_l_101_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_191_0 (
	.CIN(un1_ch2_fre_l_7_c13),
	.I0(GND),
	.I1(ch2_fre_l[7]),
	.I3(GND),
	.COUT(un1_ch2_fre_l_7_c14),
	.SUM(un1_ch2_fre_l_7[14])
);
defparam un1_ch2_fre_l_191_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_185_0 (
	.CIN(un1_ch2_fre_l_7_c12),
	.I0(GND),
	.I1(ch2_fre_l[6]),
	.I3(GND),
	.COUT(un1_ch2_fre_l_7_c13),
	.SUM(un1_ch2_fre_l_7[13])
);
defparam un1_ch2_fre_l_185_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_179_0 (
	.CIN(un1_ch2_fre_l_7_c11),
	.I0(GND),
	.I1(ch2_fre_l[5]),
	.I3(GND),
	.COUT(un1_ch2_fre_l_7_c12),
	.SUM(un1_ch2_fre_l_7[12])
);
defparam un1_ch2_fre_l_179_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_173_0 (
	.CIN(un1_ch2_fre_l_7_c10),
	.I0(GND),
	.I1(ch2_fre_l[4]),
	.I3(GND),
	.COUT(un1_ch2_fre_l_7_c11),
	.SUM(un1_ch2_fre_l_7[11])
);
defparam un1_ch2_fre_l_173_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_167_0 (
	.CIN(un1_ch2_fre_l_7_c9),
	.I0(GND),
	.I1(ch2_fre_l[3]),
	.I3(GND),
	.COUT(un1_ch2_fre_l_7_c10),
	.SUM(un1_ch2_fre_l_7[10])
);
defparam un1_ch2_fre_l_167_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_161_0 (
	.CIN(un1_ch2_fre_l_7_c8),
	.I0(GND),
	.I1(ch2_fre_l[2]),
	.I3(GND),
	.COUT(un1_ch2_fre_l_7_c9),
	.SUM(un1_ch2_fre_l_7[9])
);
defparam un1_ch2_fre_l_161_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_155_0 (
	.CIN(un1_ch2_fre_l_7_c7),
	.I0(GND),
	.I1(ch2_fre_l[1]),
	.I3(GND),
	.COUT(un1_ch2_fre_l_7_c8),
	.SUM(un1_ch2_fre_l_7[8])
);
defparam un1_ch2_fre_l_155_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_149_0 (
	.CIN(GND),
	.I0(GND),
	.I1(un4_axb_0),
	.I3(GND),
	.COUT(un1_ch2_fre_l_7_c7),
	.SUM(un1_ch2_fre_l_149_0_SUM)
);
defparam un1_ch2_fre_l_149_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_223_0 (
	.CIN(un1_ch2_fre_l_9_c10),
	.I0(un1_ch2_fre_l_3_c10),
	.I1(GND),
	.I3(GND),
	.COUT(un1_ch2_fre_l_9_c11),
	.SUM(un1_ch2_fre_l_9[11])
);
defparam un1_ch2_fre_l_223_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_220_0 (
	.CIN(un1_ch2_fre_l_9_c9),
	.I0(un1_ch2_fre_l_3_c9),
	.I1(GND),
	.I3(GND),
	.COUT(un1_ch2_fre_l_9_c10),
	.SUM(un1_ch2_fre_l_9[10])
);
defparam un1_ch2_fre_l_220_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_217_0 (
	.CIN(un1_ch2_fre_l_9_c8),
	.I0(un1_ch2_fre_l_3_c8),
	.I1(un1_ch2_fre_l_1_c8),
	.I3(GND),
	.COUT(un1_ch2_fre_l_9_c9),
	.SUM(un1_ch2_fre_l_9[9])
);
defparam un1_ch2_fre_l_217_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_214_0 (
	.CIN(un1_ch2_fre_l_9_c7),
	.I0(un1_ch2_fre_l_3_c7),
	.I1(un1_ch2_fre_l_1[8]),
	.I3(GND),
	.COUT(un1_ch2_fre_l_9_c8),
	.SUM(un1_ch2_fre_l_9[8])
);
defparam un1_ch2_fre_l_214_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_211_0 (
	.CIN(un1_ch2_fre_l_9_c6),
	.I0(un1_ch2_fre_l_3_c6),
	.I1(un1_ch2_fre_l_1[7]),
	.I3(GND),
	.COUT(un1_ch2_fre_l_9_c7),
	.SUM(un1_ch2_fre_l_9[7])
);
defparam un1_ch2_fre_l_211_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_208_0 (
	.CIN(un1_ch2_fre_l_9_c5),
	.I0(un1_ch2_fre_l_3_c5),
	.I1(un1_ch2_fre_l_1[6]),
	.I3(GND),
	.COUT(un1_ch2_fre_l_9_c6),
	.SUM(un1_ch2_fre_l_9[6])
);
defparam un1_ch2_fre_l_208_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_205_0 (
	.CIN(un1_ch2_fre_l_9_c4),
	.I0(un1_ch2_fre_l_3_c4),
	.I1(un1_ch2_fre_l_1[5]),
	.I3(GND),
	.COUT(un1_ch2_fre_l_9_c5),
	.SUM(un1_ch2_fre_l_9[5])
);
defparam un1_ch2_fre_l_205_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_202_0 (
	.CIN(GND),
	.I0(un1_ch2_fre_l_3_c3),
	.I1(un1_ch2_fre_l_1[4]),
	.I3(GND),
	.COUT(un1_ch2_fre_l_9_c4),
	.SUM(un1_ch2_fre_l_9[4])
);
defparam un1_ch2_fre_l_202_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_199_0 (
	.CIN(GND),
	.I0(un1_ch2_fre_l_1[3]),
	.I1(GND),
	.I3(GND),
	.COUT(NC1),
	.SUM(un4_axb_3)
);
defparam un1_ch2_fre_l_199_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_256_0 (
	.CIN(un1_ch2_fre_l_11_c14),
	.I0(un1_ch2_fre_l_7_c14),
	.I1(GND),
	.I3(GND),
	.COUT(un1_ch2_fre_l_256_0_COUT),
	.SUM(un1_ch2_fre_l_11[15])
);
defparam un1_ch2_fre_l_256_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_252_0 (
	.CIN(un1_ch2_fre_l_11_c13),
	.I0(un1_ch2_fre_l_7[14]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_ch2_fre_l_11_c14),
	.SUM(un1_ch2_fre_l_11[14])
);
defparam un1_ch2_fre_l_252_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_249_0 (
	.CIN(un1_ch2_fre_l_11_c12),
	.I0(un1_ch2_fre_l_7[13]),
	.I1(un1_ch2_fre_l_5_c12),
	.I3(GND),
	.COUT(un1_ch2_fre_l_11_c13),
	.SUM(un1_ch2_fre_l_11[13])
);
defparam un1_ch2_fre_l_249_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_246_0 (
	.CIN(un1_ch2_fre_l_11_c11),
	.I0(un1_ch2_fre_l_7[12]),
	.I1(un1_ch2_fre_l_5[12]),
	.I3(GND),
	.COUT(un1_ch2_fre_l_11_c12),
	.SUM(un1_ch2_fre_l_11[12])
);
defparam un1_ch2_fre_l_246_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_243_0 (
	.CIN(un1_ch2_fre_l_11_c10),
	.I0(un1_ch2_fre_l_7[11]),
	.I1(un1_ch2_fre_l_5[11]),
	.I3(GND),
	.COUT(un1_ch2_fre_l_11_c11),
	.SUM(un1_ch2_fre_l_11[11])
);
defparam un1_ch2_fre_l_243_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_240_0 (
	.CIN(un1_ch2_fre_l_11_c9),
	.I0(un1_ch2_fre_l_7[10]),
	.I1(un1_ch2_fre_l_5[10]),
	.I3(GND),
	.COUT(un1_ch2_fre_l_11_c10),
	.SUM(un1_ch2_fre_l_11[10])
);
defparam un1_ch2_fre_l_240_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_237_0 (
	.CIN(un1_ch2_fre_l_11_c8),
	.I0(un1_ch2_fre_l_7[9]),
	.I1(un1_ch2_fre_l_5[9]),
	.I3(GND),
	.COUT(un1_ch2_fre_l_11_c9),
	.SUM(un1_ch2_fre_l_11[9])
);
defparam un1_ch2_fre_l_237_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_234_0 (
	.CIN(un1_ch2_fre_l_11_c7),
	.I0(un1_ch2_fre_l_7[8]),
	.I1(un1_ch2_fre_l_5[8]),
	.I3(GND),
	.COUT(un1_ch2_fre_l_11_c8),
	.SUM(un1_ch2_fre_l_11[8])
);
defparam un1_ch2_fre_l_234_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_231_0 (
	.CIN(GND),
	.I0(un4_axb_0),
	.I1(un1_ch2_fre_l_5[7]),
	.I3(GND),
	.COUT(un1_ch2_fre_l_11_c7),
	.SUM(un1_ch2_fre_l_11[7])
);
defparam un1_ch2_fre_l_231_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_296_0 (
	.CIN(un1_ch2_fre_l_13_c14),
	.I0(un1_ch2_fre_l_11[15]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_ch2_fre_l_296_0_COUT),
	.SUM(un1_ch2_fre_l_13[15])
);
defparam un1_ch2_fre_l_296_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_292_0 (
	.CIN(un1_ch2_fre_l_13_c13),
	.I0(un1_ch2_fre_l_11[14]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_ch2_fre_l_13_c14),
	.SUM(un1_ch2_fre_l_13[14])
);
defparam un1_ch2_fre_l_292_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_289_0 (
	.CIN(un1_ch2_fre_l_13_c12),
	.I0(un1_ch2_fre_l_11[13]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_ch2_fre_l_13_c13),
	.SUM(un1_ch2_fre_l_13[13])
);
defparam un1_ch2_fre_l_289_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_286_0 (
	.CIN(un1_ch2_fre_l_13_c11),
	.I0(un1_ch2_fre_l_11[12]),
	.I1(un1_ch2_fre_l_9_c11),
	.I3(GND),
	.COUT(un1_ch2_fre_l_13_c12),
	.SUM(un1_ch2_fre_l_13[12])
);
defparam un1_ch2_fre_l_286_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_283_0 (
	.CIN(un1_ch2_fre_l_13_c10),
	.I0(un1_ch2_fre_l_11[11]),
	.I1(un1_ch2_fre_l_9[11]),
	.I3(GND),
	.COUT(un1_ch2_fre_l_13_c11),
	.SUM(un1_ch2_fre_l_13[11])
);
defparam un1_ch2_fre_l_283_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_280_0 (
	.CIN(un1_ch2_fre_l_13_c9),
	.I0(un1_ch2_fre_l_11[10]),
	.I1(un1_ch2_fre_l_9[10]),
	.I3(GND),
	.COUT(un1_ch2_fre_l_13_c10),
	.SUM(un1_ch2_fre_l_13[10])
);
defparam un1_ch2_fre_l_280_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_277_0 (
	.CIN(un1_ch2_fre_l_13_c8),
	.I0(un1_ch2_fre_l_11[9]),
	.I1(un1_ch2_fre_l_9[9]),
	.I3(GND),
	.COUT(un1_ch2_fre_l_13_c9),
	.SUM(un1_ch2_fre_l_13[9])
);
defparam un1_ch2_fre_l_277_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_274_0 (
	.CIN(un1_ch2_fre_l_13_c7),
	.I0(un1_ch2_fre_l_11[8]),
	.I1(un1_ch2_fre_l_9[8]),
	.I3(GND),
	.COUT(un1_ch2_fre_l_13_c8),
	.SUM(un1_ch2_fre_l_13[8])
);
defparam un1_ch2_fre_l_274_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_271_0 (
	.CIN(un1_ch2_fre_l_13_c6),
	.I0(un1_ch2_fre_l_11[7]),
	.I1(un1_ch2_fre_l_9[7]),
	.I3(GND),
	.COUT(un1_ch2_fre_l_13_c7),
	.SUM(un4_axb_7)
);
defparam un1_ch2_fre_l_271_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_268_0 (
	.CIN(un1_ch2_fre_l_13_c5),
	.I0(un1_ch2_fre_l_5[6]),
	.I1(un1_ch2_fre_l_9[6]),
	.I3(GND),
	.COUT(un1_ch2_fre_l_13_c6),
	.SUM(un4_axb_6)
);
defparam un1_ch2_fre_l_268_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_265_0 (
	.CIN(un1_ch2_fre_l_13_c4),
	.I0(un1_ch2_fre_l_5[5]),
	.I1(un1_ch2_fre_l_9[5]),
	.I3(GND),
	.COUT(un1_ch2_fre_l_13_c5),
	.SUM(un4_axb_5)
);
defparam un1_ch2_fre_l_265_0.ALU_MODE=0;
// @7:186
  ALU un1_ch2_fre_l_262_0 (
	.CIN(GND),
	.I0(un4_axb_0),
	.I1(un1_ch2_fre_l_9[4]),
	.I3(GND),
	.COUT(un1_ch2_fre_l_13_c4),
	.SUM(un1_ch2_fre_l_262_0_SUM)
);
defparam un1_ch2_fre_l_262_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_359_0 (
	.CIN(un1_ch1_fre_l_1_c7),
	.I0(GND),
	.I1(ch1_fre_l[7]),
	.I3(GND),
	.COUT(un1_ch1_fre_l_1_c8),
	.SUM(un1_ch1_fre_l_1[8])
);
defparam un1_ch1_fre_l_359_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_353_0 (
	.CIN(un1_ch1_fre_l_1_c6),
	.I0(ch1_fre_l[7]),
	.I1(ch1_fre_l[6]),
	.I3(GND),
	.COUT(un1_ch1_fre_l_1_c7),
	.SUM(un1_ch1_fre_l_1[7])
);
defparam un1_ch1_fre_l_353_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_347_0 (
	.CIN(un1_ch1_fre_l_1_c5),
	.I0(ch1_fre_l[6]),
	.I1(ch1_fre_l[5]),
	.I3(GND),
	.COUT(un1_ch1_fre_l_1_c6),
	.SUM(un1_ch1_fre_l_1[6])
);
defparam un1_ch1_fre_l_347_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_341_0 (
	.CIN(un1_ch1_fre_l_1_c4),
	.I0(ch1_fre_l[5]),
	.I1(ch1_fre_l[4]),
	.I3(GND),
	.COUT(un1_ch1_fre_l_1_c5),
	.SUM(un1_ch1_fre_l_1[5])
);
defparam un1_ch1_fre_l_341_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_335_0 (
	.CIN(un1_ch1_fre_l_1_c3),
	.I0(ch1_fre_l[4]),
	.I1(ch1_fre_l[3]),
	.I3(GND),
	.COUT(un1_ch1_fre_l_1_c4),
	.SUM(un1_ch1_fre_l_1[4])
);
defparam un1_ch1_fre_l_335_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_329_0 (
	.CIN(un1_ch1_fre_l_1_c2),
	.I0(ch1_fre_l[3]),
	.I1(ch1_fre_l[2]),
	.I3(GND),
	.COUT(un1_ch1_fre_l_1_c3),
	.SUM(un1_ch1_fre_l_1[3])
);
defparam un1_ch1_fre_l_329_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_323_0 (
	.CIN(un1_ch1_fre_l_1_c1),
	.I0(ch1_fre_l[2]),
	.I1(ch1_fre_l[1]),
	.I3(GND),
	.COUT(un1_ch1_fre_l_1_c2),
	.SUM(un1_ch1_fre_l_1[2])
);
defparam un1_ch1_fre_l_323_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_317_0 (
	.CIN(GND),
	.I0(ch1_fre_l[1]),
	.I1(ch1_fre_l[0]),
	.I3(GND),
	.COUT(un1_ch1_fre_l_1_c1),
	.SUM(un1_ch1_fre_l_317_0_SUM)
);
defparam un1_ch1_fre_l_317_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_407_0 (
	.CIN(un1_ch1_fre_l_3_c9),
	.I0(GND),
	.I1(GND),
	.I3(GND),
	.COUT(un1_ch1_fre_l_3_c10),
	.SUM(un1_ch1_fre_l_407_0_SUM)
);
defparam un1_ch1_fre_l_407_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_401_0 (
	.CIN(un1_ch1_fre_l_3_c8),
	.I0(GND),
	.I1(GND),
	.I3(GND),
	.COUT(un1_ch1_fre_l_3_c9),
	.SUM(un1_ch1_fre_l_401_0_SUM)
);
defparam un1_ch1_fre_l_401_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_395_0 (
	.CIN(un1_ch1_fre_l_3_c7),
	.I0(GND),
	.I1(GND),
	.I3(GND),
	.COUT(un1_ch1_fre_l_3_c8),
	.SUM(un1_ch1_fre_l_395_0_SUM)
);
defparam un1_ch1_fre_l_395_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_389_0 (
	.CIN(un1_ch1_fre_l_3_c6),
	.I0(GND),
	.I1(GND),
	.I3(GND),
	.COUT(un1_ch1_fre_l_3_c7),
	.SUM(un1_ch1_fre_l_389_0_SUM)
);
defparam un1_ch1_fre_l_389_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_383_0 (
	.CIN(un1_ch1_fre_l_3_c5),
	.I0(GND),
	.I1(GND),
	.I3(GND),
	.COUT(un1_ch1_fre_l_3_c6),
	.SUM(un1_ch1_fre_l_383_0_SUM)
);
defparam un1_ch1_fre_l_383_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_377_0 (
	.CIN(un1_ch1_fre_l_3_c4),
	.I0(GND),
	.I1(GND),
	.I3(GND),
	.COUT(un1_ch1_fre_l_3_c5),
	.SUM(un1_ch1_fre_l_377_0_SUM)
);
defparam un1_ch1_fre_l_377_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_371_0 (
	.CIN(un1_ch1_fre_l_3_c3),
	.I0(GND),
	.I1(GND),
	.I3(GND),
	.COUT(un1_ch1_fre_l_3_c4),
	.SUM(un1_ch1_fre_l_371_0_SUM)
);
defparam un1_ch1_fre_l_371_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_365_0 (
	.CIN(GND),
	.I0(GND),
	.I1(GND),
	.I3(GND),
	.COUT(un1_ch1_fre_l_3_c3),
	.SUM(NC2)
);
defparam un1_ch1_fre_l_365_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_455_0 (
	.CIN(un1_ch1_fre_l_5_c11),
	.I0(GND),
	.I1(ch1_fre_l[7]),
	.I3(GND),
	.COUT(un1_ch1_fre_l_5_c12),
	.SUM(un1_ch1_fre_l_5[12])
);
defparam un1_ch1_fre_l_455_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_449_0 (
	.CIN(un1_ch1_fre_l_5_c10),
	.I0(ch1_fre_l[7]),
	.I1(ch1_fre_l[6]),
	.I3(GND),
	.COUT(un1_ch1_fre_l_5_c11),
	.SUM(un1_ch1_fre_l_5[11])
);
defparam un1_ch1_fre_l_449_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_443_0 (
	.CIN(un1_ch1_fre_l_5_c9),
	.I0(ch1_fre_l[6]),
	.I1(ch1_fre_l[5]),
	.I3(GND),
	.COUT(un1_ch1_fre_l_5_c10),
	.SUM(un1_ch1_fre_l_5[10])
);
defparam un1_ch1_fre_l_443_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_437_0 (
	.CIN(un1_ch1_fre_l_5_c8),
	.I0(ch1_fre_l[5]),
	.I1(ch1_fre_l[4]),
	.I3(GND),
	.COUT(un1_ch1_fre_l_5_c9),
	.SUM(un1_ch1_fre_l_5[9])
);
defparam un1_ch1_fre_l_437_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_431_0 (
	.CIN(un1_ch1_fre_l_5_c7),
	.I0(ch1_fre_l[4]),
	.I1(ch1_fre_l[3]),
	.I3(GND),
	.COUT(un1_ch1_fre_l_5_c8),
	.SUM(un1_ch1_fre_l_5[8])
);
defparam un1_ch1_fre_l_431_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_425_0 (
	.CIN(un1_ch1_fre_l_5_c6),
	.I0(ch1_fre_l[3]),
	.I1(ch1_fre_l[2]),
	.I3(GND),
	.COUT(un1_ch1_fre_l_5_c7),
	.SUM(un1_ch1_fre_l_5[7])
);
defparam un1_ch1_fre_l_425_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_419_0 (
	.CIN(un1_ch1_fre_l_5_c5),
	.I0(ch1_fre_l[2]),
	.I1(ch1_fre_l[1]),
	.I3(GND),
	.COUT(un1_ch1_fre_l_5_c6),
	.SUM(un1_ch1_fre_l_5[6])
);
defparam un1_ch1_fre_l_419_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_413_0 (
	.CIN(GND),
	.I0(ch1_fre_l[1]),
	.I1(ch1_fre_l[0]),
	.I3(GND),
	.COUT(un1_ch1_fre_l_5_c5),
	.SUM(un1_ch1_fre_l_413_0_SUM)
);
defparam un1_ch1_fre_l_413_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_503_0 (
	.CIN(un1_ch1_fre_l_7_c13),
	.I0(GND),
	.I1(ch1_fre_l[7]),
	.I3(GND),
	.COUT(un1_ch1_fre_l_7_c14),
	.SUM(un1_ch1_fre_l_7[14])
);
defparam un1_ch1_fre_l_503_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_497_0 (
	.CIN(un1_ch1_fre_l_7_c12),
	.I0(GND),
	.I1(ch1_fre_l[6]),
	.I3(GND),
	.COUT(un1_ch1_fre_l_7_c13),
	.SUM(un1_ch1_fre_l_7[13])
);
defparam un1_ch1_fre_l_497_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_491_0 (
	.CIN(un1_ch1_fre_l_7_c11),
	.I0(GND),
	.I1(ch1_fre_l[5]),
	.I3(GND),
	.COUT(un1_ch1_fre_l_7_c12),
	.SUM(un1_ch1_fre_l_7[12])
);
defparam un1_ch1_fre_l_491_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_485_0 (
	.CIN(un1_ch1_fre_l_7_c10),
	.I0(GND),
	.I1(ch1_fre_l[4]),
	.I3(GND),
	.COUT(un1_ch1_fre_l_7_c11),
	.SUM(un1_ch1_fre_l_7[11])
);
defparam un1_ch1_fre_l_485_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_479_0 (
	.CIN(un1_ch1_fre_l_7_c9),
	.I0(GND),
	.I1(ch1_fre_l[3]),
	.I3(GND),
	.COUT(un1_ch1_fre_l_7_c10),
	.SUM(un1_ch1_fre_l_7[10])
);
defparam un1_ch1_fre_l_479_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_473_0 (
	.CIN(un1_ch1_fre_l_7_c8),
	.I0(GND),
	.I1(ch1_fre_l[2]),
	.I3(GND),
	.COUT(un1_ch1_fre_l_7_c9),
	.SUM(un1_ch1_fre_l_7[9])
);
defparam un1_ch1_fre_l_473_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_467_0 (
	.CIN(un1_ch1_fre_l_7_c7),
	.I0(GND),
	.I1(ch1_fre_l[1]),
	.I3(GND),
	.COUT(un1_ch1_fre_l_7_c8),
	.SUM(un1_ch1_fre_l_7[8])
);
defparam un1_ch1_fre_l_467_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_461_0 (
	.CIN(GND),
	.I0(GND),
	.I1(ch1_fre_l[0]),
	.I3(GND),
	.COUT(un1_ch1_fre_l_7_c7),
	.SUM(un1_ch1_fre_l_461_0_SUM)
);
defparam un1_ch1_fre_l_461_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_535_0 (
	.CIN(un1_ch1_fre_l_9_c10),
	.I0(un1_ch1_fre_l_3_c10),
	.I1(GND),
	.I3(GND),
	.COUT(un1_ch1_fre_l_9_c11),
	.SUM(un1_ch1_fre_l_9[11])
);
defparam un1_ch1_fre_l_535_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_532_0 (
	.CIN(un1_ch1_fre_l_9_c9),
	.I0(un1_ch1_fre_l_3_c9),
	.I1(GND),
	.I3(GND),
	.COUT(un1_ch1_fre_l_9_c10),
	.SUM(un1_ch1_fre_l_9[10])
);
defparam un1_ch1_fre_l_532_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_529_0 (
	.CIN(un1_ch1_fre_l_9_c8),
	.I0(un1_ch1_fre_l_3_c8),
	.I1(un1_ch1_fre_l_1_c8),
	.I3(GND),
	.COUT(un1_ch1_fre_l_9_c9),
	.SUM(un1_ch1_fre_l_9[9])
);
defparam un1_ch1_fre_l_529_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_526_0 (
	.CIN(un1_ch1_fre_l_9_c7),
	.I0(un1_ch1_fre_l_3_c7),
	.I1(un1_ch1_fre_l_1[8]),
	.I3(GND),
	.COUT(un1_ch1_fre_l_9_c8),
	.SUM(un1_ch1_fre_l_9[8])
);
defparam un1_ch1_fre_l_526_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_523_0 (
	.CIN(un1_ch1_fre_l_9_c6),
	.I0(un1_ch1_fre_l_3_c6),
	.I1(un1_ch1_fre_l_1[7]),
	.I3(GND),
	.COUT(un1_ch1_fre_l_9_c7),
	.SUM(un1_ch1_fre_l_9[7])
);
defparam un1_ch1_fre_l_523_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_520_0 (
	.CIN(un1_ch1_fre_l_9_c5),
	.I0(un1_ch1_fre_l_3_c5),
	.I1(un1_ch1_fre_l_1[6]),
	.I3(GND),
	.COUT(un1_ch1_fre_l_9_c6),
	.SUM(un1_ch1_fre_l_9[6])
);
defparam un1_ch1_fre_l_520_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_517_0 (
	.CIN(un1_ch1_fre_l_9_c4),
	.I0(un1_ch1_fre_l_3_c4),
	.I1(un1_ch1_fre_l_1[5]),
	.I3(GND),
	.COUT(un1_ch1_fre_l_9_c5),
	.SUM(un1_ch1_fre_l_9[5])
);
defparam un1_ch1_fre_l_517_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_514_0 (
	.CIN(GND),
	.I0(un1_ch1_fre_l_3_c3),
	.I1(un1_ch1_fre_l_1[4]),
	.I3(GND),
	.COUT(un1_ch1_fre_l_9_c4),
	.SUM(un1_ch1_fre_l_9[4])
);
defparam un1_ch1_fre_l_514_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_511_0 (
	.CIN(GND),
	.I0(un1_ch1_fre_l_1[3]),
	.I1(GND),
	.I3(GND),
	.COUT(NC3),
	.SUM(ch1_FREQ_CTRL_3[3])
);
defparam un1_ch1_fre_l_511_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_568_0 (
	.CIN(un1_ch1_fre_l_11_c14),
	.I0(un1_ch1_fre_l_7_c14),
	.I1(GND),
	.I3(GND),
	.COUT(un1_ch1_fre_l_568_0_COUT),
	.SUM(un1_ch1_fre_l_11[15])
);
defparam un1_ch1_fre_l_568_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_564_0 (
	.CIN(un1_ch1_fre_l_11_c13),
	.I0(un1_ch1_fre_l_7[14]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_ch1_fre_l_11_c14),
	.SUM(un1_ch1_fre_l_11[14])
);
defparam un1_ch1_fre_l_564_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_561_0 (
	.CIN(un1_ch1_fre_l_11_c12),
	.I0(un1_ch1_fre_l_7[13]),
	.I1(un1_ch1_fre_l_5_c12),
	.I3(GND),
	.COUT(un1_ch1_fre_l_11_c13),
	.SUM(un1_ch1_fre_l_11[13])
);
defparam un1_ch1_fre_l_561_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_558_0 (
	.CIN(un1_ch1_fre_l_11_c11),
	.I0(un1_ch1_fre_l_7[12]),
	.I1(un1_ch1_fre_l_5[12]),
	.I3(GND),
	.COUT(un1_ch1_fre_l_11_c12),
	.SUM(un1_ch1_fre_l_11[12])
);
defparam un1_ch1_fre_l_558_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_555_0 (
	.CIN(un1_ch1_fre_l_11_c10),
	.I0(un1_ch1_fre_l_7[11]),
	.I1(un1_ch1_fre_l_5[11]),
	.I3(GND),
	.COUT(un1_ch1_fre_l_11_c11),
	.SUM(un1_ch1_fre_l_11[11])
);
defparam un1_ch1_fre_l_555_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_552_0 (
	.CIN(un1_ch1_fre_l_11_c9),
	.I0(un1_ch1_fre_l_7[10]),
	.I1(un1_ch1_fre_l_5[10]),
	.I3(GND),
	.COUT(un1_ch1_fre_l_11_c10),
	.SUM(un1_ch1_fre_l_11[10])
);
defparam un1_ch1_fre_l_552_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_549_0 (
	.CIN(un1_ch1_fre_l_11_c8),
	.I0(un1_ch1_fre_l_7[9]),
	.I1(un1_ch1_fre_l_5[9]),
	.I3(GND),
	.COUT(un1_ch1_fre_l_11_c9),
	.SUM(un1_ch1_fre_l_11[9])
);
defparam un1_ch1_fre_l_549_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_546_0 (
	.CIN(un1_ch1_fre_l_11_c7),
	.I0(un1_ch1_fre_l_7[8]),
	.I1(un1_ch1_fre_l_5[8]),
	.I3(GND),
	.COUT(un1_ch1_fre_l_11_c8),
	.SUM(un1_ch1_fre_l_11[8])
);
defparam un1_ch1_fre_l_546_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_543_0 (
	.CIN(GND),
	.I0(ch1_fre_l[0]),
	.I1(un1_ch1_fre_l_5[7]),
	.I3(GND),
	.COUT(un1_ch1_fre_l_11_c7),
	.SUM(un1_ch1_fre_l_11[7])
);
defparam un1_ch1_fre_l_543_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_608_0 (
	.CIN(un1_ch1_fre_l_13_c14),
	.I0(un1_ch1_fre_l_11[15]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_ch1_fre_l_608_0_COUT),
	.SUM(un1_ch1_fre_l_13[15])
);
defparam un1_ch1_fre_l_608_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_604_0 (
	.CIN(un1_ch1_fre_l_13_c13),
	.I0(un1_ch1_fre_l_11[14]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_ch1_fre_l_13_c14),
	.SUM(un1_ch1_fre_l_13[14])
);
defparam un1_ch1_fre_l_604_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_601_0 (
	.CIN(un1_ch1_fre_l_13_c12),
	.I0(un1_ch1_fre_l_11[13]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_ch1_fre_l_13_c13),
	.SUM(un1_ch1_fre_l_13[13])
);
defparam un1_ch1_fre_l_601_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_598_0 (
	.CIN(un1_ch1_fre_l_13_c11),
	.I0(un1_ch1_fre_l_11[12]),
	.I1(un1_ch1_fre_l_9_c11),
	.I3(GND),
	.COUT(un1_ch1_fre_l_13_c12),
	.SUM(un1_ch1_fre_l_13[12])
);
defparam un1_ch1_fre_l_598_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_595_0 (
	.CIN(un1_ch1_fre_l_13_c10),
	.I0(un1_ch1_fre_l_11[11]),
	.I1(un1_ch1_fre_l_9[11]),
	.I3(GND),
	.COUT(un1_ch1_fre_l_13_c11),
	.SUM(un1_ch1_fre_l_13[11])
);
defparam un1_ch1_fre_l_595_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_592_0 (
	.CIN(un1_ch1_fre_l_13_c9),
	.I0(un1_ch1_fre_l_11[10]),
	.I1(un1_ch1_fre_l_9[10]),
	.I3(GND),
	.COUT(un1_ch1_fre_l_13_c10),
	.SUM(un1_ch1_fre_l_13[10])
);
defparam un1_ch1_fre_l_592_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_589_0 (
	.CIN(un1_ch1_fre_l_13_c8),
	.I0(un1_ch1_fre_l_11[9]),
	.I1(un1_ch1_fre_l_9[9]),
	.I3(GND),
	.COUT(un1_ch1_fre_l_13_c9),
	.SUM(un1_ch1_fre_l_13[9])
);
defparam un1_ch1_fre_l_589_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_586_0 (
	.CIN(un1_ch1_fre_l_13_c7),
	.I0(un1_ch1_fre_l_11[8]),
	.I1(un1_ch1_fre_l_9[8]),
	.I3(GND),
	.COUT(un1_ch1_fre_l_13_c8),
	.SUM(un1_ch1_fre_h_1)
);
defparam un1_ch1_fre_l_586_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_583_0 (
	.CIN(un1_ch1_fre_l_13_c6),
	.I0(un1_ch1_fre_l_11[7]),
	.I1(un1_ch1_fre_l_9[7]),
	.I3(GND),
	.COUT(un1_ch1_fre_l_13_c7),
	.SUM(ch1_FREQ_CTRL_3[7])
);
defparam un1_ch1_fre_l_583_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_580_0 (
	.CIN(un1_ch1_fre_l_13_c5),
	.I0(un1_ch1_fre_l_5[6]),
	.I1(un1_ch1_fre_l_9[6]),
	.I3(GND),
	.COUT(un1_ch1_fre_l_13_c6),
	.SUM(ch1_FREQ_CTRL_3[6])
);
defparam un1_ch1_fre_l_580_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_577_0 (
	.CIN(un1_ch1_fre_l_13_c4),
	.I0(un1_ch1_fre_l_5[5]),
	.I1(un1_ch1_fre_l_9[5]),
	.I3(GND),
	.COUT(un1_ch1_fre_l_13_c5),
	.SUM(ch1_FREQ_CTRL_3[5])
);
defparam un1_ch1_fre_l_577_0.ALU_MODE=0;
// @7:185
  ALU un1_ch1_fre_l_574_0 (
	.CIN(GND),
	.I0(ch1_fre_l[0]),
	.I1(un1_ch1_fre_l_9[4]),
	.I3(GND),
	.COUT(un1_ch1_fre_l_13_c4),
	.SUM(un1_ch1_fre_l_574_0_SUM)
);
defparam un1_ch1_fre_l_574_0.ALU_MODE=0;
// @7:178
  ALU un1_ch1_fre_h_1_6_cry_10_0 (
	.CIN(un1_ch1_fre_h_1_6_cry_9),
	.I0(ch1_fre_h[7]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_ch1_fre_h_1_6[20]),
	.SUM(un1_ch1_fre_h_1_6[19])
);
defparam un1_ch1_fre_h_1_6_cry_10_0.ALU_MODE=0;
// @7:178
  ALU un1_ch1_fre_h_1_6_cry_9_0 (
	.CIN(un1_ch1_fre_h_1_6_cry_8),
	.I0(ch1_fre_h[6]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_ch1_fre_h_1_6_cry_9),
	.SUM(un1_ch1_fre_h_1_6[18])
);
defparam un1_ch1_fre_h_1_6_cry_9_0.ALU_MODE=0;
// @7:178
  ALU un1_ch1_fre_h_1_6_cry_8_1 (
	.CIN(un1_ch1_fre_h_1_6_cry_7),
	.I0(ch1_fre_h[5]),
	.I1(un1_ch1_fre_h_1_6_cry_8_ns),
	.I3(GND),
	.COUT(un1_ch1_fre_h_1_6_cry_8),
	.SUM(un1_ch1_fre_h_1_6[17])
);
defparam un1_ch1_fre_h_1_6_cry_8_1.ALU_MODE=0;
// @7:178
  ALU un1_ch1_fre_h_1_6_cry_7_0 (
	.CIN(un1_ch1_fre_h_1_6_cry_6),
	.I0(un1_ch1_fre_h_1_6_axb_7_lofx),
	.I1(un1_ch1_fre_h_1_6_18),
	.I3(GND),
	.COUT(un1_ch1_fre_h_1_6_cry_7),
	.SUM(un1_ch1_fre_h_1_6[16])
);
defparam un1_ch1_fre_h_1_6_cry_7_0.ALU_MODE=0;
// @7:178
  ALU un1_ch1_fre_h_1_6_cry_6_0 (
	.CIN(un1_ch1_fre_h_1_6_cry_5),
	.I0(un1_ch1_fre_h_1_6_axb_6_lofx),
	.I1(un1_ch1_fre_h_1_6_14),
	.I3(GND),
	.COUT(un1_ch1_fre_h_1_6_cry_6),
	.SUM(un1_ch1_fre_h_1_6[15])
);
defparam un1_ch1_fre_h_1_6_cry_6_0.ALU_MODE=0;
// @7:178
  ALU un1_ch1_fre_h_1_6_cry_5_0 (
	.CIN(un1_ch1_fre_h_1_6_cry_4),
	.I0(un1_ch1_fre_h_1_6_axb_5_lofx),
	.I1(un1_ch1_fre_h_1_6_9),
	.I3(GND),
	.COUT(un1_ch1_fre_h_1_6_cry_5),
	.SUM(un1_ch1_fre_h_1_6[14])
);
defparam un1_ch1_fre_h_1_6_cry_5_0.ALU_MODE=0;
// @7:178
  ALU un1_ch1_fre_h_1_6_cry_4_0 (
	.CIN(un1_ch1_fre_h_1_6_cry_3),
	.I0(un1_ch1_fre_h_1_6_axb_4_lofx),
	.I1(un1_ch1_fre_h_1_6_4),
	.I3(GND),
	.COUT(un1_ch1_fre_h_1_6_cry_4),
	.SUM(un1_ch1_fre_h_1_4_scalar)
);
defparam un1_ch1_fre_h_1_6_cry_4_0.ALU_MODE=0;
// @7:178
  ALU un1_ch1_fre_h_1_6_cry_3_0 (
	.CIN(un1_ch1_fre_h_1_6_cry_2),
	.I0(un1_ch1_fre_h_1_6_axb_3_lofx),
	.I1(GND),
	.I3(GND),
	.COUT(un1_ch1_fre_h_1_6_cry_3),
	.SUM(un1_ch1_fre_h_1_4[12])
);
defparam un1_ch1_fre_h_1_6_cry_3_0.ALU_MODE=0;
// @7:178
  ALU un1_ch1_fre_h_1_6_cry_2_0 (
	.CIN(un1_ch1_fre_h_1_6_cry_1),
	.I0(ch1_fre_h[2]),
	.I1(ch1_fre_h[3]),
	.I3(GND),
	.COUT(un1_ch1_fre_h_1_6_cry_2),
	.SUM(un1_ch1_fre_h_1_4[11])
);
defparam un1_ch1_fre_h_1_6_cry_2_0.ALU_MODE=0;
// @7:178
  ALU un1_ch1_fre_h_1_6_cry_1_0 (
	.CIN(un1_ch1_fre_h_1_6_cry_0),
	.I0(ch1_fre_h[1]),
	.I1(ch1_fre_h[2]),
	.I3(GND),
	.COUT(un1_ch1_fre_h_1_6_cry_1),
	.SUM(un1_ch1_fre_h_1_4[10])
);
defparam un1_ch1_fre_h_1_6_cry_1_0.ALU_MODE=0;
// @7:178
  ALU un1_ch1_fre_h_1_6_cry_0_0 (
	.CIN(GND),
	.I0(ch1_fre_h[0]),
	.I1(ch1_fre_h[1]),
	.I3(GND),
	.COUT(un1_ch1_fre_h_1_6_cry_0),
	.SUM(un1_ch1_fre_h_1_4[9])
);
defparam un1_ch1_fre_h_1_6_cry_0_0.ALU_MODE=0;
// @7:178
  ALU un4_6_cry_10_0 (
	.CIN(un4_6_cry_9),
	.I0(ch2_fre_h[7]),
	.I1(GND),
	.I3(GND),
	.COUT(un4_6[20]),
	.SUM(un4_6[19])
);
defparam un4_6_cry_10_0.ALU_MODE=0;
// @7:178
  ALU un4_6_cry_9_0 (
	.CIN(un4_6_cry_8),
	.I0(ch2_fre_h[6]),
	.I1(GND),
	.I3(GND),
	.COUT(un4_6_cry_9),
	.SUM(un4_6[18])
);
defparam un4_6_cry_9_0.ALU_MODE=0;
// @7:178
  ALU un4_6_cry_8_0_0 (
	.CIN(un4_6_cry_7),
	.I0(ch2_fre_h[5]),
	.I1(un4_6_cry_8_ns),
	.I3(GND),
	.COUT(un4_6_cry_8),
	.SUM(un4_6[17])
);
defparam un4_6_cry_8_0_0.ALU_MODE=0;
// @7:178
  ALU un4_6_cry_7_0 (
	.CIN(un4_6_cry_6),
	.I0(un4_6_axb_7_lofx),
	.I1(un4_6_18),
	.I3(GND),
	.COUT(un4_6_cry_7),
	.SUM(un4_6[16])
);
defparam un4_6_cry_7_0.ALU_MODE=0;
// @7:178
  ALU un4_6_cry_6_0 (
	.CIN(un4_6_cry_5),
	.I0(un4_6_axb_6_lofx),
	.I1(un4_6_14),
	.I3(GND),
	.COUT(un4_6_cry_6),
	.SUM(un4_6[15])
);
defparam un4_6_cry_6_0.ALU_MODE=0;
// @7:178
  ALU un4_6_cry_5_0 (
	.CIN(un4_6_cry_4),
	.I0(un4_6_axb_5_lofx),
	.I1(un4_6_9),
	.I3(GND),
	.COUT(un4_6_cry_5),
	.SUM(un4_6[14])
);
defparam un4_6_cry_5_0.ALU_MODE=0;
// @7:178
  ALU un4_6_cry_4_0 (
	.CIN(un4_6_cry_3),
	.I0(un4_6_axb_4_lofx),
	.I1(un4_6_4),
	.I3(GND),
	.COUT(un4_6_cry_4),
	.SUM(un4_4_scalar)
);
defparam un4_6_cry_4_0.ALU_MODE=0;
// @7:178
  ALU un4_6_cry_3_0 (
	.CIN(un4_6_cry_2),
	.I0(un4_6_axb_3_lofx),
	.I1(GND),
	.I3(GND),
	.COUT(un4_6_cry_3),
	.SUM(un4_4[12])
);
defparam un4_6_cry_3_0.ALU_MODE=0;
// @7:178
  ALU un4_6_cry_2_0 (
	.CIN(un4_6_cry_1),
	.I0(ch2_fre_h[2]),
	.I1(ch2_fre_h[3]),
	.I3(GND),
	.COUT(un4_6_cry_2),
	.SUM(un4_4[11])
);
defparam un4_6_cry_2_0.ALU_MODE=0;
// @7:178
  ALU un4_6_cry_1_0 (
	.CIN(un4_6_cry_0),
	.I0(un4_6_11),
	.I1(ch2_fre_h[2]),
	.I3(GND),
	.COUT(un4_6_cry_1),
	.SUM(un4_4[10])
);
defparam un4_6_cry_1_0.ALU_MODE=0;
// @7:178
  ALU un4_6_cry_0_0 (
	.CIN(GND),
	.I0(un4_7_scalar),
	.I1(un4_6_11),
	.I3(GND),
	.COUT(un4_6_cry_0),
	.SUM(un4_4[9])
);
defparam un4_6_cry_0_0.ALU_MODE=0;
// @7:178
  ALU un4_s_24_0 (
	.CIN(un4_cry_23),
	.I0(un4_4[24]),
	.I1(GND),
	.I3(GND),
	.COUT(un4_s_24_0_COUT),
	.SUM(ch2_FREQ_CTRL_3[24])
);
defparam un4_s_24_0.ALU_MODE=0;
// @7:178
  ALU un4_cry_23_0 (
	.CIN(un4_cry_22),
	.I0(un4_4[23]),
	.I1(GND),
	.I3(GND),
	.COUT(un4_cry_23),
	.SUM(ch2_FREQ_CTRL_3[23])
);
defparam un4_cry_23_0.ALU_MODE=0;
// @7:178
  ALU un4_cry_22_0 (
	.CIN(un4_cry_21),
	.I0(un4_4[22]),
	.I1(GND),
	.I3(GND),
	.COUT(un4_cry_22),
	.SUM(ch2_FREQ_CTRL_3[22])
);
defparam un4_cry_22_0.ALU_MODE=0;
// @7:178
  ALU un4_cry_21_0 (
	.CIN(un4_cry_20),
	.I0(un4_4[21]),
	.I1(GND),
	.I3(GND),
	.COUT(un4_cry_21),
	.SUM(ch2_FREQ_CTRL_3[21])
);
defparam un4_cry_21_0.ALU_MODE=0;
// @7:178
  ALU un4_cry_20_0 (
	.CIN(un4_cry_19),
	.I0(un4_4[20]),
	.I1(GND),
	.I3(GND),
	.COUT(un4_cry_20),
	.SUM(ch2_FREQ_CTRL_3[20])
);
defparam un4_cry_20_0.ALU_MODE=0;
// @7:178
  ALU un4_cry_19_0 (
	.CIN(un4_cry_18),
	.I0(un4_4[19]),
	.I1(GND),
	.I3(GND),
	.COUT(un4_cry_19),
	.SUM(ch2_FREQ_CTRL_3[19])
);
defparam un4_cry_19_0.ALU_MODE=0;
// @7:178
  ALU un4_cry_18_0 (
	.CIN(un4_cry_17),
	.I0(un4_4[18]),
	.I1(GND),
	.I3(GND),
	.COUT(un4_cry_18),
	.SUM(ch2_FREQ_CTRL_3[18])
);
defparam un4_cry_18_0.ALU_MODE=0;
// @7:178
  ALU un4_cry_17_0 (
	.CIN(un4_cry_16),
	.I0(un4_4[17]),
	.I1(GND),
	.I3(GND),
	.COUT(un4_cry_17),
	.SUM(ch2_FREQ_CTRL_3[17])
);
defparam un4_cry_17_0.ALU_MODE=0;
// @7:178
  ALU un4_cry_16_0 (
	.CIN(un4_cry_15),
	.I0(un4_4[16]),
	.I1(GND),
	.I3(GND),
	.COUT(un4_cry_16),
	.SUM(ch2_FREQ_CTRL_3[16])
);
defparam un4_cry_16_0.ALU_MODE=0;
// @7:178
  ALU un4_cry_15_0 (
	.CIN(un4_cry_14),
	.I0(un4_4[15]),
	.I1(un1_ch2_fre_l_13[15]),
	.I3(GND),
	.COUT(un4_cry_15),
	.SUM(ch2_FREQ_CTRL_3[15])
);
defparam un4_cry_15_0.ALU_MODE=0;
// @7:178
  ALU un4_cry_14_0 (
	.CIN(un4_cry_13),
	.I0(un4_4[14]),
	.I1(un1_ch2_fre_l_13[14]),
	.I3(GND),
	.COUT(un4_cry_14),
	.SUM(ch2_FREQ_CTRL_3[14])
);
defparam un4_cry_14_0.ALU_MODE=0;
// @7:178
  ALU un4_cry_13_0 (
	.CIN(un4_cry_12),
	.I0(un4_4[13]),
	.I1(un1_ch2_fre_l_13[13]),
	.I3(GND),
	.COUT(un4_cry_13),
	.SUM(ch2_FREQ_CTRL_3[13])
);
defparam un4_cry_13_0.ALU_MODE=0;
// @7:178
  ALU un4_cry_12_0 (
	.CIN(un4_cry_11),
	.I0(un4_4[12]),
	.I1(un1_ch2_fre_l_13[12]),
	.I3(GND),
	.COUT(un4_cry_12),
	.SUM(ch2_FREQ_CTRL_3[12])
);
defparam un4_cry_12_0.ALU_MODE=0;
// @7:178
  ALU un4_cry_11_0 (
	.CIN(un4_cry_10),
	.I0(un4_4[11]),
	.I1(un1_ch2_fre_l_13[11]),
	.I3(GND),
	.COUT(un4_cry_11),
	.SUM(ch2_FREQ_CTRL_3[11])
);
defparam un4_cry_11_0.ALU_MODE=0;
// @7:178
  ALU un4_cry_10_0 (
	.CIN(un4_cry_9),
	.I0(un4_4[10]),
	.I1(un1_ch2_fre_l_13[10]),
	.I3(GND),
	.COUT(un4_cry_10),
	.SUM(ch2_FREQ_CTRL_3[10])
);
defparam un4_cry_10_0.ALU_MODE=0;
// @7:178
  ALU un4_cry_9_0 (
	.CIN(un4_cry_8),
	.I0(un4_4[9]),
	.I1(un1_ch2_fre_l_13[9]),
	.I3(GND),
	.COUT(un4_cry_9),
	.SUM(ch2_FREQ_CTRL_3[9])
);
defparam un4_cry_9_0.ALU_MODE=0;
// @7:178
  ALU un4_cry_8_0 (
	.CIN(GND),
	.I0(un4_7_scalar),
	.I1(un1_ch2_fre_l_13[8]),
	.I3(GND),
	.COUT(un4_cry_8),
	.SUM(ch2_FREQ_CTRL_3[8])
);
defparam un4_cry_8_0.ALU_MODE=0;
// @7:178
  ALU un4_cry_7_0 (
	.CIN(GND),
	.I0(un4_axb_7),
	.I1(GND),
	.I3(GND),
	.COUT(NC4),
	.SUM(ch2_FREQ_CTRL_3[7])
);
defparam un4_cry_7_0.ALU_MODE=0;
// @7:178
  ALU un4_cry_6_0 (
	.CIN(GND),
	.I0(un4_axb_6),
	.I1(GND),
	.I3(GND),
	.COUT(NC5),
	.SUM(ch2_FREQ_CTRL_3[6])
);
defparam un4_cry_6_0.ALU_MODE=0;
// @7:178
  ALU un4_cry_5_0 (
	.CIN(GND),
	.I0(un4_axb_5),
	.I1(GND),
	.I3(GND),
	.COUT(NC6),
	.SUM(ch2_FREQ_CTRL_3[5])
);
defparam un4_cry_5_0.ALU_MODE=0;
// @7:178
  ALU un4_cry_4_0 (
	.CIN(GND),
	.I0(un1_ch2_fre_l_261_cryrep),
	.I1(GND),
	.I3(GND),
	.COUT(NC7),
	.SUM(ch2_FREQ_CTRL_3[4])
);
defparam un4_cry_4_0.ALU_MODE=0;
// @7:178
  ALU un4_cry_3_0 (
	.CIN(GND),
	.I0(un4_axb_3),
	.I1(GND),
	.I3(GND),
	.COUT(NC8),
	.SUM(ch2_FREQ_CTRL_3[3])
);
defparam un4_cry_3_0.ALU_MODE=0;
// @7:178
  ALU un4_cry_2_0 (
	.CIN(GND),
	.I0(un1_ch2_fre_l_1[2]),
	.I1(GND),
	.I3(GND),
	.COUT(NC9),
	.SUM(ch2_FREQ_CTRL_3[2])
);
defparam un4_cry_2_0.ALU_MODE=0;
// @7:178
  ALU un4_cry_1_0 (
	.CIN(GND),
	.I0(un1_ch2_fre_l_1_cryrep),
	.I1(GND),
	.I3(GND),
	.COUT(NC10),
	.SUM(ch2_FREQ_CTRL_3[1])
);
defparam un4_cry_1_0.ALU_MODE=0;
// @7:178
  ALU un4_cry_0_0 (
	.CIN(GND),
	.I0(un4_axb_0),
	.I1(GND),
	.I3(GND),
	.COUT(NC11),
	.SUM(ch2_FREQ_CTRL_3[0])
);
defparam un4_cry_0_0.ALU_MODE=0;
// @7:178
  ALU un4_7_cry_9_0 (
	.CIN(un4_7_cry_8),
	.I0(ch2_fre_h[7]),
	.I1(GND),
	.I3(GND),
	.COUT(un4_7[23]),
	.SUM(un4_7[22])
);
defparam un4_7_cry_9_0.ALU_MODE=0;
// @7:178
  ALU un4_7_cry_8_0 (
	.CIN(un4_7_cry_7),
	.I0(ch2_fre_h[6]),
	.I1(GND),
	.I3(GND),
	.COUT(un4_7_cry_8),
	.SUM(un4_7[21])
);
defparam un4_7_cry_8_0.ALU_MODE=0;
// @7:178
  ALU un4_7_cry_7_0 (
	.CIN(un4_7_cry_6),
	.I0(ch2_fre_h[7]),
	.I1(ch2_fre_h[5]),
	.I3(GND),
	.COUT(un4_7_cry_7),
	.SUM(un4_7[20])
);
defparam un4_7_cry_7_0.ALU_MODE=0;
// @7:178
  ALU un4_7_cry_6_0 (
	.CIN(un4_7_cry_5),
	.I0(ch2_fre_h[6]),
	.I1(ch2_fre_h[4]),
	.I3(GND),
	.COUT(un4_7_cry_6),
	.SUM(un4_7[19])
);
defparam un4_7_cry_6_0.ALU_MODE=0;
// @7:178
  ALU un4_7_cry_5_0 (
	.CIN(un4_7_cry_4),
	.I0(ch2_fre_h[5]),
	.I1(ch2_fre_h[3]),
	.I3(GND),
	.COUT(un4_7_cry_5),
	.SUM(un4_7[18])
);
defparam un4_7_cry_5_0.ALU_MODE=0;
// @7:178
  ALU un4_7_cry_4_0 (
	.CIN(un4_7_cry_3),
	.I0(ch2_fre_h[4]),
	.I1(ch2_fre_h[2]),
	.I3(GND),
	.COUT(un4_7_cry_4),
	.SUM(un4_7[17])
);
defparam un4_7_cry_4_0.ALU_MODE=0;
// @7:178
  ALU un4_7_cry_3_0 (
	.CIN(un4_7_cry_2),
	.I0(ch2_fre_h[3]),
	.I1(un4_6_11),
	.I3(GND),
	.COUT(un4_7_cry_3),
	.SUM(un4_7[16])
);
defparam un4_7_cry_3_0.ALU_MODE=0;
// @7:178
  ALU un4_7_cry_2_0 (
	.CIN(GND),
	.I0(ch2_fre_h[2]),
	.I1(un4_7_scalar),
	.I3(GND),
	.COUT(un4_7_cry_2),
	.SUM(un4_7[15])
);
defparam un4_7_cry_2_0.ALU_MODE=0;
// @7:178
  ALU un1_ch1_fre_h_1_7_cry_9_0 (
	.CIN(un1_ch1_fre_h_1_7_cry_8),
	.I0(ch1_fre_h[7]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_ch1_fre_h_1_7[23]),
	.SUM(un1_ch1_fre_h_1_7[22])
);
defparam un1_ch1_fre_h_1_7_cry_9_0.ALU_MODE=0;
// @7:178
  ALU un1_ch1_fre_h_1_7_cry_8_0 (
	.CIN(un1_ch1_fre_h_1_7_cry_7),
	.I0(ch1_fre_h[6]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_ch1_fre_h_1_7_cry_8),
	.SUM(un1_ch1_fre_h_1_7[21])
);
defparam un1_ch1_fre_h_1_7_cry_8_0.ALU_MODE=0;
// @7:178
  ALU un1_ch1_fre_h_1_7_cry_7_0 (
	.CIN(un1_ch1_fre_h_1_7_cry_6),
	.I0(ch1_fre_h[7]),
	.I1(ch1_fre_h[5]),
	.I3(GND),
	.COUT(un1_ch1_fre_h_1_7_cry_7),
	.SUM(un1_ch1_fre_h_1_7[20])
);
defparam un1_ch1_fre_h_1_7_cry_7_0.ALU_MODE=0;
// @7:178
  ALU un1_ch1_fre_h_1_7_cry_6_0 (
	.CIN(un1_ch1_fre_h_1_7_cry_5),
	.I0(ch1_fre_h[6]),
	.I1(ch1_fre_h[4]),
	.I3(GND),
	.COUT(un1_ch1_fre_h_1_7_cry_6),
	.SUM(un1_ch1_fre_h_1_7[19])
);
defparam un1_ch1_fre_h_1_7_cry_6_0.ALU_MODE=0;
// @7:178
  ALU un1_ch1_fre_h_1_7_cry_5_0 (
	.CIN(un1_ch1_fre_h_1_7_cry_4),
	.I0(ch1_fre_h[5]),
	.I1(ch1_fre_h[3]),
	.I3(GND),
	.COUT(un1_ch1_fre_h_1_7_cry_5),
	.SUM(un1_ch1_fre_h_1_7[18])
);
defparam un1_ch1_fre_h_1_7_cry_5_0.ALU_MODE=0;
// @7:178
  ALU un1_ch1_fre_h_1_7_cry_4_0 (
	.CIN(un1_ch1_fre_h_1_7_cry_3),
	.I0(ch1_fre_h[4]),
	.I1(ch1_fre_h[2]),
	.I3(GND),
	.COUT(un1_ch1_fre_h_1_7_cry_4),
	.SUM(un1_ch1_fre_h_1_7[17])
);
defparam un1_ch1_fre_h_1_7_cry_4_0.ALU_MODE=0;
// @7:178
  ALU un1_ch1_fre_h_1_7_cry_3_0 (
	.CIN(un1_ch1_fre_h_1_7_cry_2),
	.I0(ch1_fre_h[3]),
	.I1(ch1_fre_h[1]),
	.I3(GND),
	.COUT(un1_ch1_fre_h_1_7_cry_3),
	.SUM(un1_ch1_fre_h_1_7[16])
);
defparam un1_ch1_fre_h_1_7_cry_3_0.ALU_MODE=0;
// @7:178
  ALU un1_ch1_fre_h_1_7_cry_2_0 (
	.CIN(GND),
	.I0(ch1_fre_h[2]),
	.I1(ch1_fre_h[0]),
	.I3(GND),
	.COUT(un1_ch1_fre_h_1_7_cry_2),
	.SUM(un1_ch1_fre_h_1_7[15])
);
defparam un1_ch1_fre_h_1_7_cry_2_0.ALU_MODE=0;
// @7:178
  ALU un1_ch1_fre_h_1_4_cry_15_0 (
	.CIN(un1_ch1_fre_h_1_4_cry_14),
	.I0(un1_ch1_fre_h_1_7[23]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_ch1_fre_h_1_4[24]),
	.SUM(un1_ch1_fre_h_1_4[23])
);
defparam un1_ch1_fre_h_1_4_cry_15_0.ALU_MODE=0;
// @7:178
  ALU un1_ch1_fre_h_1_4_cry_14_0 (
	.CIN(un1_ch1_fre_h_1_4_cry_13),
	.I0(un1_ch1_fre_h_1_7[22]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_ch1_fre_h_1_4_cry_14),
	.SUM(un1_ch1_fre_h_1_4[22])
);
defparam un1_ch1_fre_h_1_4_cry_14_0.ALU_MODE=0;
// @7:178
  ALU un1_ch1_fre_h_1_4_cry_13_0 (
	.CIN(un1_ch1_fre_h_1_4_cry_12),
	.I0(un1_ch1_fre_h_1_7[21]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_ch1_fre_h_1_4_cry_13),
	.SUM(un1_ch1_fre_h_1_4[21])
);
defparam un1_ch1_fre_h_1_4_cry_13_0.ALU_MODE=0;
// @7:178
  ALU un1_ch1_fre_h_1_4_cry_12_0 (
	.CIN(un1_ch1_fre_h_1_4_cry_11),
	.I0(un1_ch1_fre_h_1_6[20]),
	.I1(un1_ch1_fre_h_1_7[20]),
	.I3(GND),
	.COUT(un1_ch1_fre_h_1_4_cry_12),
	.SUM(un1_ch1_fre_h_1_4[20])
);
defparam un1_ch1_fre_h_1_4_cry_12_0.ALU_MODE=0;
// @7:178
  ALU un1_ch1_fre_h_1_4_cry_11_0 (
	.CIN(un1_ch1_fre_h_1_4_cry_10),
	.I0(un1_ch1_fre_h_1_7[19]),
	.I1(un1_ch1_fre_h_1_6[19]),
	.I3(GND),
	.COUT(un1_ch1_fre_h_1_4_cry_11),
	.SUM(un1_ch1_fre_h_1_4[19])
);
defparam un1_ch1_fre_h_1_4_cry_11_0.ALU_MODE=0;
// @7:178
  ALU un1_ch1_fre_h_1_4_cry_10_0 (
	.CIN(un1_ch1_fre_h_1_4_cry_9),
	.I0(un1_ch1_fre_h_1_7[18]),
	.I1(un1_ch1_fre_h_1_6[18]),
	.I3(GND),
	.COUT(un1_ch1_fre_h_1_4_cry_10),
	.SUM(un1_ch1_fre_h_1_4[18])
);
defparam un1_ch1_fre_h_1_4_cry_10_0.ALU_MODE=0;
// @7:178
  ALU un1_ch1_fre_h_1_4_cry_9_0 (
	.CIN(un1_ch1_fre_h_1_4_cry_8),
	.I0(un1_ch1_fre_h_1_7[17]),
	.I1(un1_ch1_fre_h_1_6[17]),
	.I3(GND),
	.COUT(un1_ch1_fre_h_1_4_cry_9),
	.SUM(un1_ch1_fre_h_1_4[17])
);
defparam un1_ch1_fre_h_1_4_cry_9_0.ALU_MODE=0;
// @7:178
  ALU un1_ch1_fre_h_1_4_cry_8_0 (
	.CIN(un1_ch1_fre_h_1_4_cry_7),
	.I0(un1_ch1_fre_h_1_7[16]),
	.I1(un1_ch1_fre_h_1_6[16]),
	.I3(GND),
	.COUT(un1_ch1_fre_h_1_4_cry_8),
	.SUM(un1_ch1_fre_h_1_4[16])
);
defparam un1_ch1_fre_h_1_4_cry_8_0.ALU_MODE=0;
// @7:178
  ALU un1_ch1_fre_h_1_4_cry_7_0 (
	.CIN(un1_ch1_fre_h_1_4_cry_6),
	.I0(un1_ch1_fre_h_1_7[15]),
	.I1(un1_ch1_fre_h_1_6[15]),
	.I3(GND),
	.COUT(un1_ch1_fre_h_1_4_cry_7),
	.SUM(un1_ch1_fre_h_1_4[15])
);
defparam un1_ch1_fre_h_1_4_cry_7_0.ALU_MODE=0;
// @7:178
  ALU un1_ch1_fre_h_1_4_cry_6_0 (
	.CIN(un1_ch1_fre_h_1_4_cry_5),
	.I0(ch1_fre_h[1]),
	.I1(un1_ch1_fre_h_1_6[14]),
	.I3(GND),
	.COUT(un1_ch1_fre_h_1_4_cry_6),
	.SUM(un1_ch1_fre_h_1_4[14])
);
defparam un1_ch1_fre_h_1_4_cry_6_0.ALU_MODE=0;
// @7:178
  ALU un1_ch1_fre_h_1_4_cry_5_0 (
	.CIN(GND),
	.I0(ch1_fre_h[0]),
	.I1(un1_ch1_fre_h_1_4_scalar),
	.I3(GND),
	.COUT(un1_ch1_fre_h_1_4_cry_5),
	.SUM(un1_ch1_fre_h_1_4[13])
);
defparam un1_ch1_fre_h_1_4_cry_5_0.ALU_MODE=0;
// @7:178
  ALU un1_ch1_fre_h_1_s_24_0 (
	.CIN(un1_ch1_fre_h_1_cry_23),
	.I0(un1_ch1_fre_h_1_4[24]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_ch1_fre_h_1_s_24_0_COUT),
	.SUM(ch1_FREQ_CTRL_3[24])
);
defparam un1_ch1_fre_h_1_s_24_0.ALU_MODE=0;
// @7:178
  ALU un1_ch1_fre_h_1_cry_23_0 (
	.CIN(un1_ch1_fre_h_1_cry_22),
	.I0(un1_ch1_fre_h_1_4[23]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_ch1_fre_h_1_cry_23),
	.SUM(ch1_FREQ_CTRL_3[23])
);
defparam un1_ch1_fre_h_1_cry_23_0.ALU_MODE=0;
// @7:178
  ALU un1_ch1_fre_h_1_cry_22_0 (
	.CIN(un1_ch1_fre_h_1_cry_21),
	.I0(un1_ch1_fre_h_1_4[22]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_ch1_fre_h_1_cry_22),
	.SUM(ch1_FREQ_CTRL_3[22])
);
defparam un1_ch1_fre_h_1_cry_22_0.ALU_MODE=0;
// @7:178
  ALU un1_ch1_fre_h_1_cry_21_0 (
	.CIN(un1_ch1_fre_h_1_cry_20),
	.I0(un1_ch1_fre_h_1_4[21]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_ch1_fre_h_1_cry_21),
	.SUM(ch1_FREQ_CTRL_3[21])
);
defparam un1_ch1_fre_h_1_cry_21_0.ALU_MODE=0;
// @7:178
  ALU un1_ch1_fre_h_1_cry_20_0 (
	.CIN(un1_ch1_fre_h_1_cry_19),
	.I0(un1_ch1_fre_h_1_4[20]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_ch1_fre_h_1_cry_20),
	.SUM(ch1_FREQ_CTRL_3[20])
);
defparam un1_ch1_fre_h_1_cry_20_0.ALU_MODE=0;
// @7:178
  ALU un1_ch1_fre_h_1_cry_19_0 (
	.CIN(un1_ch1_fre_h_1_cry_18),
	.I0(un1_ch1_fre_h_1_4[19]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_ch1_fre_h_1_cry_19),
	.SUM(ch1_FREQ_CTRL_3[19])
);
defparam un1_ch1_fre_h_1_cry_19_0.ALU_MODE=0;
// @7:178
  ALU un1_ch1_fre_h_1_cry_18_0 (
	.CIN(un1_ch1_fre_h_1_cry_17),
	.I0(un1_ch1_fre_h_1_4[18]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_ch1_fre_h_1_cry_18),
	.SUM(ch1_FREQ_CTRL_3[18])
);
defparam un1_ch1_fre_h_1_cry_18_0.ALU_MODE=0;
// @7:178
  ALU un1_ch1_fre_h_1_cry_17_0 (
	.CIN(un1_ch1_fre_h_1_cry_16),
	.I0(un1_ch1_fre_h_1_4[17]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_ch1_fre_h_1_cry_17),
	.SUM(ch1_FREQ_CTRL_3[17])
);
defparam un1_ch1_fre_h_1_cry_17_0.ALU_MODE=0;
// @7:178
  ALU un1_ch1_fre_h_1_cry_16_0 (
	.CIN(un1_ch1_fre_h_1_cry_15),
	.I0(un1_ch1_fre_h_1_4[16]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_ch1_fre_h_1_cry_16),
	.SUM(ch1_FREQ_CTRL_3[16])
);
defparam un1_ch1_fre_h_1_cry_16_0.ALU_MODE=0;
// @7:178
  ALU un1_ch1_fre_h_1_cry_15_0 (
	.CIN(un1_ch1_fre_h_1_cry_14),
	.I0(un1_ch1_fre_h_1_4[15]),
	.I1(un1_ch1_fre_l_13[15]),
	.I3(GND),
	.COUT(un1_ch1_fre_h_1_cry_15),
	.SUM(ch1_FREQ_CTRL_3[15])
);
defparam un1_ch1_fre_h_1_cry_15_0.ALU_MODE=0;
// @7:178
  ALU un1_ch1_fre_h_1_cry_14_0 (
	.CIN(un1_ch1_fre_h_1_cry_13),
	.I0(un1_ch1_fre_h_1_4[14]),
	.I1(un1_ch1_fre_l_13[14]),
	.I3(GND),
	.COUT(un1_ch1_fre_h_1_cry_14),
	.SUM(ch1_FREQ_CTRL_3[14])
);
defparam un1_ch1_fre_h_1_cry_14_0.ALU_MODE=0;
// @7:178
  ALU un1_ch1_fre_h_1_cry_13_0 (
	.CIN(un1_ch1_fre_h_1_cry_12),
	.I0(un1_ch1_fre_h_1_4[13]),
	.I1(un1_ch1_fre_l_13[13]),
	.I3(GND),
	.COUT(un1_ch1_fre_h_1_cry_13),
	.SUM(ch1_FREQ_CTRL_3[13])
);
defparam un1_ch1_fre_h_1_cry_13_0.ALU_MODE=0;
// @7:178
  ALU un1_ch1_fre_h_1_cry_12_0 (
	.CIN(un1_ch1_fre_h_1_cry_11),
	.I0(un1_ch1_fre_h_1_4[12]),
	.I1(un1_ch1_fre_l_13[12]),
	.I3(GND),
	.COUT(un1_ch1_fre_h_1_cry_12),
	.SUM(ch1_FREQ_CTRL_3[12])
);
defparam un1_ch1_fre_h_1_cry_12_0.ALU_MODE=0;
// @7:178
  ALU un1_ch1_fre_h_1_cry_11_0 (
	.CIN(un1_ch1_fre_h_1_cry_10),
	.I0(un1_ch1_fre_h_1_4[11]),
	.I1(un1_ch1_fre_l_13[11]),
	.I3(GND),
	.COUT(un1_ch1_fre_h_1_cry_11),
	.SUM(ch1_FREQ_CTRL_3[11])
);
defparam un1_ch1_fre_h_1_cry_11_0.ALU_MODE=0;
// @7:178
  ALU un1_ch1_fre_h_1_cry_10_0 (
	.CIN(un1_ch1_fre_h_1_cry_9),
	.I0(un1_ch1_fre_h_1_4[10]),
	.I1(un1_ch1_fre_l_13[10]),
	.I3(GND),
	.COUT(un1_ch1_fre_h_1_cry_10),
	.SUM(ch1_FREQ_CTRL_3[10])
);
defparam un1_ch1_fre_h_1_cry_10_0.ALU_MODE=0;
// @7:178
  ALU un1_ch1_fre_h_1_cry_9_0 (
	.CIN(un1_ch1_fre_h_1_cry_8),
	.I0(un1_ch1_fre_h_1_4[9]),
	.I1(un1_ch1_fre_l_13[9]),
	.I3(GND),
	.COUT(un1_ch1_fre_h_1_cry_9),
	.SUM(ch1_FREQ_CTRL_3[9])
);
defparam un1_ch1_fre_h_1_cry_9_0.ALU_MODE=0;
// @7:178
  ALU un1_ch1_fre_h_1_cry_8_0 (
	.CIN(GND),
	.I0(ch1_fre_h[0]),
	.I1(un1_ch1_fre_h_1),
	.I3(GND),
	.COUT(un1_ch1_fre_h_1_cry_8),
	.SUM(ch1_FREQ_CTRL_3[8])
);
defparam un1_ch1_fre_h_1_cry_8_0.ALU_MODE=0;
// @7:178
  ALU un4_4_cry_15_0 (
	.CIN(un4_4_cry_14),
	.I0(un4_7[23]),
	.I1(GND),
	.I3(GND),
	.COUT(un4_4[24]),
	.SUM(un4_4[23])
);
defparam un4_4_cry_15_0.ALU_MODE=0;
// @7:178
  ALU un4_4_cry_14_0 (
	.CIN(un4_4_cry_13),
	.I0(un4_7[22]),
	.I1(GND),
	.I3(GND),
	.COUT(un4_4_cry_14),
	.SUM(un4_4[22])
);
defparam un4_4_cry_14_0.ALU_MODE=0;
// @7:178
  ALU un4_4_cry_13_0 (
	.CIN(un4_4_cry_12),
	.I0(un4_7[21]),
	.I1(GND),
	.I3(GND),
	.COUT(un4_4_cry_13),
	.SUM(un4_4[21])
);
defparam un4_4_cry_13_0.ALU_MODE=0;
// @7:178
  ALU un4_4_cry_12_0 (
	.CIN(un4_4_cry_11),
	.I0(un4_6[20]),
	.I1(un4_7[20]),
	.I3(GND),
	.COUT(un4_4_cry_12),
	.SUM(un4_4[20])
);
defparam un4_4_cry_12_0.ALU_MODE=0;
// @7:178
  ALU un4_4_cry_11_0 (
	.CIN(un4_4_cry_10),
	.I0(un4_7[19]),
	.I1(un4_6[19]),
	.I3(GND),
	.COUT(un4_4_cry_11),
	.SUM(un4_4[19])
);
defparam un4_4_cry_11_0.ALU_MODE=0;
// @7:178
  ALU un4_4_cry_10_0 (
	.CIN(un4_4_cry_9),
	.I0(un4_7[18]),
	.I1(un4_6[18]),
	.I3(GND),
	.COUT(un4_4_cry_10),
	.SUM(un4_4[18])
);
defparam un4_4_cry_10_0.ALU_MODE=0;
// @7:178
  ALU un4_4_cry_9_0 (
	.CIN(un4_4_cry_8),
	.I0(un4_7[17]),
	.I1(un4_6[17]),
	.I3(GND),
	.COUT(un4_4_cry_9),
	.SUM(un4_4[17])
);
defparam un4_4_cry_9_0.ALU_MODE=0;
// @7:178
  ALU un4_4_cry_8_0 (
	.CIN(un4_4_cry_7),
	.I0(un4_7[16]),
	.I1(un4_6[16]),
	.I3(GND),
	.COUT(un4_4_cry_8),
	.SUM(un4_4[16])
);
defparam un4_4_cry_8_0.ALU_MODE=0;
// @7:178
  ALU un4_4_cry_7_0 (
	.CIN(un4_4_cry_6),
	.I0(un4_7[15]),
	.I1(un4_6[15]),
	.I3(GND),
	.COUT(un4_4_cry_7),
	.SUM(un4_4[15])
);
defparam un4_4_cry_7_0.ALU_MODE=0;
// @7:178
  ALU un4_4_cry_6_0 (
	.CIN(un4_4_cry_5),
	.I0(un4_6_11),
	.I1(un4_6[14]),
	.I3(GND),
	.COUT(un4_4_cry_6),
	.SUM(un4_4[14])
);
defparam un4_4_cry_6_0.ALU_MODE=0;
// @7:178
  ALU un4_4_cry_5_0 (
	.CIN(GND),
	.I0(un4_7_scalar),
	.I1(un4_4_scalar),
	.I3(GND),
	.COUT(un4_4_cry_5),
	.SUM(un4_4[13])
);
defparam un4_4_cry_5_0.ALU_MODE=0;
// @7:237
  ALU un1_ch2_FREQ_CTRL_0_I_75_0 (
	.CIN(un1_ch2_FREQ_CTRL_0_data_tmp[11]),
	.I0(VCC),
	.I1(un1_ch2_FREQ_CTRL_0_N_4_i),
	.I3(GND),
	.COUT(un1_ch2_FREQ_CTRL_0_I_75_0_COUT),
	.SUM(un1_ch2_FREQ_CTRL_0_I_75_0_SUM)
);
defparam un1_ch2_FREQ_CTRL_0_I_75_0.ALU_MODE=1;
  ALU un1_ch2_FREQ_CTRL_0_I_1_1 (
	.CIN(GND),
	.I0(ch1_FREQ_CTRL[0]),
	.I1(ch2_FREQ_CTRL[0]),
	.I3(GND),
	.COUT(un1_ch2_FREQ_CTRL_0_I_1_carry),
	.SUM(NC12)
);
defparam un1_ch2_FREQ_CTRL_0_I_1_1.ALU_MODE=3;
  ALU un1_ch2_FREQ_CTRL_0_I_1_0 (
	.CIN(un1_ch2_FREQ_CTRL_0_I_1_carry),
	.I0(ch1_FREQ_CTRL[1]),
	.I1(ch2_FREQ_CTRL[1]),
	.I3(GND),
	.COUT(un1_ch2_FREQ_CTRL_0_data_tmp[0]),
	.SUM(NC13)
);
defparam un1_ch2_FREQ_CTRL_0_I_1_0.ALU_MODE=3;
  ALU un1_ch2_FREQ_CTRL_0_I_9_1 (
	.CIN(un1_ch2_FREQ_CTRL_0_data_tmp[2]),
	.I0(ch1_FREQ_CTRL[6]),
	.I1(ch2_FREQ_CTRL[6]),
	.I3(GND),
	.COUT(un1_ch2_FREQ_CTRL_0_I_9_carry),
	.SUM(NC14)
);
defparam un1_ch2_FREQ_CTRL_0_I_9_1.ALU_MODE=3;
  ALU un1_ch2_FREQ_CTRL_0_I_9_0 (
	.CIN(un1_ch2_FREQ_CTRL_0_I_9_carry),
	.I0(ch1_FREQ_CTRL[7]),
	.I1(ch2_FREQ_CTRL[7]),
	.I3(GND),
	.COUT(un1_ch2_FREQ_CTRL_0_data_tmp[3]),
	.SUM(NC15)
);
defparam un1_ch2_FREQ_CTRL_0_I_9_0.ALU_MODE=3;
  ALU un1_ch2_FREQ_CTRL_0_I_15_1 (
	.CIN(un1_ch2_FREQ_CTRL_0_data_tmp[3]),
	.I0(ch1_FREQ_CTRL[8]),
	.I1(ch2_FREQ_CTRL[8]),
	.I3(GND),
	.COUT(un1_ch2_FREQ_CTRL_0_I_15_carry),
	.SUM(NC16)
);
defparam un1_ch2_FREQ_CTRL_0_I_15_1.ALU_MODE=3;
  ALU un1_ch2_FREQ_CTRL_0_I_15_0 (
	.CIN(un1_ch2_FREQ_CTRL_0_I_15_carry),
	.I0(ch1_FREQ_CTRL[9]),
	.I1(ch2_FREQ_CTRL[9]),
	.I3(GND),
	.COUT(un1_ch2_FREQ_CTRL_0_data_tmp[4]),
	.SUM(NC17)
);
defparam un1_ch2_FREQ_CTRL_0_I_15_0.ALU_MODE=3;
  ALU un1_ch2_FREQ_CTRL_0_I_21_1 (
	.CIN(un1_ch2_FREQ_CTRL_0_data_tmp[7]),
	.I0(ch1_FREQ_CTRL[16]),
	.I1(ch2_FREQ_CTRL[16]),
	.I3(GND),
	.COUT(un1_ch2_FREQ_CTRL_0_I_21_carry),
	.SUM(NC18)
);
defparam un1_ch2_FREQ_CTRL_0_I_21_1.ALU_MODE=3;
  ALU un1_ch2_FREQ_CTRL_0_I_21_0 (
	.CIN(un1_ch2_FREQ_CTRL_0_I_21_carry),
	.I0(ch1_FREQ_CTRL[17]),
	.I1(ch2_FREQ_CTRL[17]),
	.I3(GND),
	.COUT(un1_ch2_FREQ_CTRL_0_data_tmp[8]),
	.SUM(NC19)
);
defparam un1_ch2_FREQ_CTRL_0_I_21_0.ALU_MODE=3;
  ALU un1_ch2_FREQ_CTRL_0_I_27_1 (
	.CIN(un1_ch2_FREQ_CTRL_0_data_tmp[10]),
	.I0(ch1_FREQ_CTRL[22]),
	.I1(ch2_FREQ_CTRL[22]),
	.I3(GND),
	.COUT(un1_ch2_FREQ_CTRL_0_I_27_carry),
	.SUM(NC20)
);
defparam un1_ch2_FREQ_CTRL_0_I_27_1.ALU_MODE=3;
  ALU un1_ch2_FREQ_CTRL_0_I_27_0 (
	.CIN(un1_ch2_FREQ_CTRL_0_I_27_carry),
	.I0(ch1_FREQ_CTRL[23]),
	.I1(ch2_FREQ_CTRL[23]),
	.I3(GND),
	.COUT(un1_ch2_FREQ_CTRL_0_data_tmp[11]),
	.SUM(NC21)
);
defparam un1_ch2_FREQ_CTRL_0_I_27_0.ALU_MODE=3;
  ALU un1_ch2_FREQ_CTRL_0_I_33_1 (
	.CIN(un1_ch2_FREQ_CTRL_0_data_tmp[1]),
	.I0(ch1_FREQ_CTRL[4]),
	.I1(ch2_FREQ_CTRL[4]),
	.I3(GND),
	.COUT(un1_ch2_FREQ_CTRL_0_I_33_carry),
	.SUM(NC22)
);
defparam un1_ch2_FREQ_CTRL_0_I_33_1.ALU_MODE=3;
  ALU un1_ch2_FREQ_CTRL_0_I_33_0 (
	.CIN(un1_ch2_FREQ_CTRL_0_I_33_carry),
	.I0(ch1_FREQ_CTRL[5]),
	.I1(ch2_FREQ_CTRL[5]),
	.I3(GND),
	.COUT(un1_ch2_FREQ_CTRL_0_data_tmp[2]),
	.SUM(NC23)
);
defparam un1_ch2_FREQ_CTRL_0_I_33_0.ALU_MODE=3;
  ALU un1_ch2_FREQ_CTRL_0_I_39_1 (
	.CIN(un1_ch2_FREQ_CTRL_0_data_tmp[5]),
	.I0(ch1_FREQ_CTRL[12]),
	.I1(ch2_FREQ_CTRL[12]),
	.I3(GND),
	.COUT(un1_ch2_FREQ_CTRL_0_I_39_carry),
	.SUM(NC24)
);
defparam un1_ch2_FREQ_CTRL_0_I_39_1.ALU_MODE=3;
  ALU un1_ch2_FREQ_CTRL_0_I_39_0 (
	.CIN(un1_ch2_FREQ_CTRL_0_I_39_carry),
	.I0(ch1_FREQ_CTRL[13]),
	.I1(ch2_FREQ_CTRL[13]),
	.I3(GND),
	.COUT(un1_ch2_FREQ_CTRL_0_data_tmp[6]),
	.SUM(NC25)
);
defparam un1_ch2_FREQ_CTRL_0_I_39_0.ALU_MODE=3;
  ALU un1_ch2_FREQ_CTRL_0_I_45_1 (
	.CIN(un1_ch2_FREQ_CTRL_0_data_tmp[6]),
	.I0(ch1_FREQ_CTRL[14]),
	.I1(ch2_FREQ_CTRL[14]),
	.I3(GND),
	.COUT(un1_ch2_FREQ_CTRL_0_I_45_carry),
	.SUM(NC26)
);
defparam un1_ch2_FREQ_CTRL_0_I_45_1.ALU_MODE=3;
  ALU un1_ch2_FREQ_CTRL_0_I_45_0 (
	.CIN(un1_ch2_FREQ_CTRL_0_I_45_carry),
	.I0(ch1_FREQ_CTRL[15]),
	.I1(ch2_FREQ_CTRL[15]),
	.I3(GND),
	.COUT(un1_ch2_FREQ_CTRL_0_data_tmp[7]),
	.SUM(NC27)
);
defparam un1_ch2_FREQ_CTRL_0_I_45_0.ALU_MODE=3;
  ALU un1_ch2_FREQ_CTRL_0_I_51_1 (
	.CIN(un1_ch2_FREQ_CTRL_0_data_tmp[9]),
	.I0(ch1_FREQ_CTRL[20]),
	.I1(ch2_FREQ_CTRL[20]),
	.I3(GND),
	.COUT(un1_ch2_FREQ_CTRL_0_I_51_carry),
	.SUM(NC28)
);
defparam un1_ch2_FREQ_CTRL_0_I_51_1.ALU_MODE=3;
  ALU un1_ch2_FREQ_CTRL_0_I_51_0 (
	.CIN(un1_ch2_FREQ_CTRL_0_I_51_carry),
	.I0(ch1_FREQ_CTRL[21]),
	.I1(ch2_FREQ_CTRL[21]),
	.I3(GND),
	.COUT(un1_ch2_FREQ_CTRL_0_data_tmp[10]),
	.SUM(NC29)
);
defparam un1_ch2_FREQ_CTRL_0_I_51_0.ALU_MODE=3;
  ALU un1_ch2_FREQ_CTRL_0_I_57_1 (
	.CIN(un1_ch2_FREQ_CTRL_0_data_tmp[0]),
	.I0(ch1_FREQ_CTRL[2]),
	.I1(ch2_FREQ_CTRL[2]),
	.I3(GND),
	.COUT(un1_ch2_FREQ_CTRL_0_I_57_carry),
	.SUM(NC30)
);
defparam un1_ch2_FREQ_CTRL_0_I_57_1.ALU_MODE=3;
  ALU un1_ch2_FREQ_CTRL_0_I_57_0 (
	.CIN(un1_ch2_FREQ_CTRL_0_I_57_carry),
	.I0(ch1_FREQ_CTRL[3]),
	.I1(ch2_FREQ_CTRL[3]),
	.I3(GND),
	.COUT(un1_ch2_FREQ_CTRL_0_data_tmp[1]),
	.SUM(NC31)
);
defparam un1_ch2_FREQ_CTRL_0_I_57_0.ALU_MODE=3;
  ALU un1_ch2_FREQ_CTRL_0_I_63_1 (
	.CIN(un1_ch2_FREQ_CTRL_0_data_tmp[4]),
	.I0(ch1_FREQ_CTRL[10]),
	.I1(ch2_FREQ_CTRL[10]),
	.I3(GND),
	.COUT(un1_ch2_FREQ_CTRL_0_I_63_carry),
	.SUM(NC32)
);
defparam un1_ch2_FREQ_CTRL_0_I_63_1.ALU_MODE=3;
  ALU un1_ch2_FREQ_CTRL_0_I_63_0 (
	.CIN(un1_ch2_FREQ_CTRL_0_I_63_carry),
	.I0(ch1_FREQ_CTRL[11]),
	.I1(ch2_FREQ_CTRL[11]),
	.I3(GND),
	.COUT(un1_ch2_FREQ_CTRL_0_data_tmp[5]),
	.SUM(NC33)
);
defparam un1_ch2_FREQ_CTRL_0_I_63_0.ALU_MODE=3;
  ALU un1_ch2_FREQ_CTRL_0_I_69_1 (
	.CIN(un1_ch2_FREQ_CTRL_0_data_tmp[8]),
	.I0(ch1_FREQ_CTRL[18]),
	.I1(ch2_FREQ_CTRL[18]),
	.I3(GND),
	.COUT(un1_ch2_FREQ_CTRL_0_I_69_carry),
	.SUM(NC34)
);
defparam un1_ch2_FREQ_CTRL_0_I_69_1.ALU_MODE=3;
  ALU un1_ch2_FREQ_CTRL_0_I_69_0 (
	.CIN(un1_ch2_FREQ_CTRL_0_I_69_carry),
	.I0(ch1_FREQ_CTRL[19]),
	.I1(ch2_FREQ_CTRL[19]),
	.I3(GND),
	.COUT(un1_ch2_FREQ_CTRL_0_data_tmp[9]),
	.SUM(NC35)
);
defparam un1_ch2_FREQ_CTRL_0_I_69_0.ALU_MODE=3;
// @7:244
  key_filter tb (
	.sys_rst_n_c_i(sys_rst_n_c_i),
	.sys_clk_c(sys_clk_c),
	.wave_o(wave_o),
	.wave_o_f(wave_o_f)
);
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.V(VCC)
);
endmodule /* key_control */

module top_dds (
  sys_clk,
  sys_rst_n,
  ch_sw,
  wave,
  fre_h,
  fre_l,
  pha,
  data_in,
  dac_CH1,
  dac_CH2
)
;
input sys_clk ;
input sys_rst_n ;
input ch_sw ;
input wave ;
input fre_h ;
input fre_l ;
input pha ;
input [7:0] data_in ;
output [7:0] dac_CH1 ;
output [7:0] dac_CH2 ;
wire sys_clk ;
wire sys_rst_n ;
wire ch_sw ;
wire wave ;
wire fre_h ;
wire fre_l ;
wire pha ;
wire [24:0] ch1_FREQ_CTRL;
wire [9:2] ch1_PHASE_CTRL;
wire [3:0] ch2_wave_select;
wire [24:0] ch2_FREQ_CTRL;
wire [9:2] ch2_PHASE_CTRL;
wire [11:10] \dds_CH1.rom_addr_7 ;
wire [7:0] data_in_c;
wire [7:0] dac_CH1_c;
wire [7:0] dac_CH2_c;
wire fre_add_r ;
wire GND ;
wire VCC ;
wire \dds_CH1.fre_add6  ;
wire \dds_CH1.un1_rom_addr31  ;
wire sys_clk_c ;
wire sys_rst_n_c ;
wire ch_sw_c ;
wire wave_c ;
wire fre_h_c ;
wire fre_l_c ;
wire pha_c ;
wire sys_rst_n_c_i ;
wire sys_rst_n_c_l ;
  GSR GSR (
	.GSRI(VCC)
);
  INV sys_rst_n_c_l_cZ (
	.I(sys_rst_n_c),
	.O(sys_rst_n_c_l)
);
// @7:176
  INV sys_rst_n_c_i_cZ (
	.I(sys_rst_n_c),
	.O(sys_rst_n_c_i)
);
// @9:3
  IBUF sys_clk_ibuf (
	.O(sys_clk_c),
	.I(sys_clk)
);
// @9:4
  IBUF sys_rst_n_ibuf (
	.O(sys_rst_n_c),
	.I(sys_rst_n)
);
// @9:5
  IBUF ch_sw_ibuf (
	.O(ch_sw_c),
	.I(ch_sw)
);
// @9:6
  IBUF wave_ibuf (
	.O(wave_c),
	.I(wave)
);
// @9:7
  IBUF fre_h_ibuf (
	.O(fre_h_c),
	.I(fre_h)
);
// @9:8
  IBUF fre_l_ibuf (
	.O(fre_l_c),
	.I(fre_l)
);
// @9:9
  IBUF pha_ibuf (
	.O(pha_c),
	.I(pha)
);
// @9:10
  IBUF \data_in_ibuf[0]  (
	.O(data_in_c[0]),
	.I(data_in[0])
);
// @9:10
  IBUF \data_in_ibuf[1]  (
	.O(data_in_c[1]),
	.I(data_in[1])
);
// @9:10
  IBUF \data_in_ibuf[2]  (
	.O(data_in_c[2]),
	.I(data_in[2])
);
// @9:10
  IBUF \data_in_ibuf[3]  (
	.O(data_in_c[3]),
	.I(data_in[3])
);
// @9:10
  IBUF \data_in_ibuf[4]  (
	.O(data_in_c[4]),
	.I(data_in[4])
);
// @9:10
  IBUF \data_in_ibuf[5]  (
	.O(data_in_c[5]),
	.I(data_in[5])
);
// @9:10
  IBUF \data_in_ibuf[6]  (
	.O(data_in_c[6]),
	.I(data_in[6])
);
// @9:10
  IBUF \data_in_ibuf[7]  (
	.O(data_in_c[7]),
	.I(data_in[7])
);
// @9:11
  OBUF \dac_CH1_obuf[0]  (
	.O(dac_CH1[0]),
	.I(dac_CH1_c[0])
);
// @9:11
  OBUF \dac_CH1_obuf[1]  (
	.O(dac_CH1[1]),
	.I(dac_CH1_c[1])
);
// @9:11
  OBUF \dac_CH1_obuf[2]  (
	.O(dac_CH1[2]),
	.I(dac_CH1_c[2])
);
// @9:11
  OBUF \dac_CH1_obuf[3]  (
	.O(dac_CH1[3]),
	.I(dac_CH1_c[3])
);
// @9:11
  OBUF \dac_CH1_obuf[4]  (
	.O(dac_CH1[4]),
	.I(dac_CH1_c[4])
);
// @9:11
  OBUF \dac_CH1_obuf[5]  (
	.O(dac_CH1[5]),
	.I(dac_CH1_c[5])
);
// @9:11
  OBUF \dac_CH1_obuf[6]  (
	.O(dac_CH1[6]),
	.I(dac_CH1_c[6])
);
// @9:11
  OBUF \dac_CH1_obuf[7]  (
	.O(dac_CH1[7]),
	.I(dac_CH1_c[7])
);
// @9:13
  OBUF \dac_CH2_obuf[0]  (
	.O(dac_CH2[0]),
	.I(dac_CH2_c[0])
);
// @9:13
  OBUF \dac_CH2_obuf[1]  (
	.O(dac_CH2[1]),
	.I(dac_CH2_c[1])
);
// @9:13
  OBUF \dac_CH2_obuf[2]  (
	.O(dac_CH2[2]),
	.I(dac_CH2_c[2])
);
// @9:13
  OBUF \dac_CH2_obuf[3]  (
	.O(dac_CH2[3]),
	.I(dac_CH2_c[3])
);
// @9:13
  OBUF \dac_CH2_obuf[4]  (
	.O(dac_CH2[4]),
	.I(dac_CH2_c[4])
);
// @9:13
  OBUF \dac_CH2_obuf[5]  (
	.O(dac_CH2[5]),
	.I(dac_CH2_c[5])
);
// @9:13
  OBUF \dac_CH2_obuf[6]  (
	.O(dac_CH2[6]),
	.I(dac_CH2_c[6])
);
// @9:13
  OBUF \dac_CH2_obuf[7]  (
	.O(dac_CH2[7]),
	.I(dac_CH2_c[7])
);
// @9:32
  dds dds_CH1 (
	.dac_CH1_c(dac_CH1_c[7:0]),
	.ch1_FREQ_CTRL(ch1_FREQ_CTRL[24:0]),
	.ch1_PHASE_CTRL(ch1_PHASE_CTRL[9:2]),
	.rom_addr_7(\dds_CH1.rom_addr_7 [11:10]),
	.sys_rst_n_c_i(sys_rst_n_c_i),
	.sys_clk_c(sys_clk_c),
	.fre_add6_1z(\dds_CH1.fre_add6 ),
	.sys_rst_n_c(sys_rst_n_c),
	.fre_add_r(fre_add_r),
	.un1_rom_addr31(\dds_CH1.un1_rom_addr31 )
);
// @9:43
  dds_0 dds_CH2 (
	.dac_CH2_c(dac_CH2_c[7:0]),
	.ch2_FREQ_CTRL(ch2_FREQ_CTRL[24:0]),
	.ch2_PHASE_CTRL(ch2_PHASE_CTRL[9:2]),
	.ch2_wave_select(ch2_wave_select[3:0]),
	.fre_add6(\dds_CH1.fre_add6 ),
	.sys_rst_n_c_i(sys_rst_n_c_i),
	.sys_clk_c(sys_clk_c)
);
// @9:55
  key_control key_control_inst (
	.ch2_FREQ_CTRL(ch2_FREQ_CTRL[24:0]),
	.ch1_FREQ_CTRL(ch1_FREQ_CTRL[24:0]),
	.data_in_c(data_in_c[7:0]),
	.ch1_PHASE_CTRL(ch1_PHASE_CTRL[9:2]),
	.ch2_PHASE_CTRL(ch2_PHASE_CTRL[9:2]),
	.rom_addr_7(\dds_CH1.rom_addr_7 [11:10]),
	.ch2_wave_select(ch2_wave_select[3:0]),
	.sys_rst_n_c_l(sys_rst_n_c_l),
	.ch_sw_c(ch_sw_c),
	.fre_h_c(fre_h_c),
	.fre_l_c(fre_l_c),
	.pha_c(pha_c),
	.wave_c(wave_c),
	.sys_rst_n_c_i(sys_rst_n_c_i),
	.sys_clk_c(sys_clk_c),
	.fre_add_r_1z(fre_add_r),
	.un1_rom_addr31(\dds_CH1.un1_rom_addr31 ),
	.sys_rst_n_c(sys_rst_n_c)
);
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.V(VCC)
);
endmodule /* top_dds */

