$date
	Wed Jan  7 10:54:05 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module top $end
$var wire 1 ! clk $end
$var wire 1 " clk1 $end
$var wire 1 # clk2 $end
$var wire 1 $ clk3 $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
1"
1!
$end
#2000
1$
#3000
1#
#5000
0!
#8000
0$
#10000
1!
0"
#12000
1$
#13000
0#
#15000
0!
#18000
0$
#20000
1!
1"
#22000
1$
#23000
1#
#25000
0!
#28000
0$
#30000
1!
0"
#32000
1$
#33000
0#
#35000
0!
#38000
0$
#40000
1!
1"
#42000
1$
#43000
1#
#45000
0!
#48000
0$
#50000
1!
0"
#52000
1$
#53000
0#
#55000
0!
#58000
0$
#60000
1!
1"
#62000
1$
#63000
1#
#65000
0!
#68000
0$
#70000
1!
0"
#72000
1$
#73000
0#
#75000
0!
#78000
0$
#80000
1!
1"
#82000
1$
#83000
1#
#85000
0!
#88000
0$
#90000
1!
0"
#92000
1$
#93000
0#
#95000
0!
#98000
0$
#100000
