#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000018b2f9375f0 .scope module, "CPU_testbench" "CPU_testbench" 2 1;
 .timescale 0 0;
v0000018b2f997190_0 .var "clk", 0 0;
v0000018b2f997410_0 .var "reset", 0 0;
S_0000018b2f939820 .scope module, "CPU" "CPU" 2 14, 3 1 0, S_0000018b2f9375f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0000018b2f996790_0 .var "ALUOp", 1 0;
v0000018b2f996830_0 .var "MemtoReg", 0 0;
L_0000018b2fd00088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000018b2f9983b0_0 .net/2u *"_ivl_0", 31 0, L_0000018b2fd00088;  1 drivers
L_0000018b2fd003a0 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0000018b2f9972d0_0 .net/2u *"_ivl_10", 6 0, L_0000018b2fd003a0;  1 drivers
L_0000018b2fd00358 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0000018b2f996f10_0 .net/2u *"_ivl_6", 6 0, L_0000018b2fd00358;  1 drivers
v0000018b2f9974b0_0 .net "alu_control", 3 0, v0000018b2f901380_0;  1 drivers
v0000018b2f997af0_0 .var "alu_input1", 31 0;
v0000018b2f9968d0_0 .var "alu_input2", 31 0;
v0000018b2f997550_0 .net "alu_result", 31 0, v0000018b2f9011a0_0;  1 drivers
v0000018b2f996fb0_0 .net "clk", 0 0, v0000018b2f997190_0;  1 drivers
v0000018b2f998090_0 .net "funct3", 2 0, L_0000018b2f997b90;  1 drivers
v0000018b2f997690_0 .net "imm", 11 0, v0000018b2f994ec0_0;  1 drivers
v0000018b2f9970f0_0 .net "instruction", 31 0, L_0000018b2f92b740;  1 drivers
v0000018b2f9975f0_0 .net "mem_read_data", 31 0, L_0000018b2f92bc10;  1 drivers
v0000018b2f996970_0 .net "opcode", 6 0, L_0000018b2f997ff0;  1 drivers
v0000018b2f996dd0_0 .net "pc_out", 31 0, v0000018b2f9951e0_0;  1 drivers
v0000018b2f998310_0 .net "rd", 4 0, L_0000018b2f997230;  1 drivers
v0000018b2f9979b0_0 .net "reg_read_data1", 31 0, L_0000018b2f9981d0;  1 drivers
v0000018b2f997870_0 .net "reg_read_data2", 31 0, L_0000018b2f996bf0;  1 drivers
L_0000018b2fd00118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018b2f997050_0 .net "reg_write", 0 0, L_0000018b2fd00118;  1 drivers
v0000018b2f997370_0 .var "reg_write_data", 31 0;
v0000018b2f9984f0_0 .net "reset", 0 0, v0000018b2f997410_0;  1 drivers
v0000018b2f997a50_0 .net "rs1", 4 0, L_0000018b2f996e70;  1 drivers
v0000018b2f997d70_0 .net "rs2", 4 0, L_0000018b2f998590;  1 drivers
E_0000018b2f939170 .event anyedge, v0000018b2f996830_0, v0000018b2f995000_0, v0000018b2f9011a0_0;
E_0000018b2f938c70 .event anyedge, v0000018b2f994880_0;
E_0000018b2f9396b0 .event anyedge, v0000018b2f994880_0, v0000018b2f995780_0, v0000018b2f994ec0_0;
L_0000018b2f998450 .arith/sum 32, v0000018b2f9951e0_0, L_0000018b2fd00088;
L_0000018b2f9ab080 .cmp/eq 7, L_0000018b2f997ff0, L_0000018b2fd00358;
L_0000018b2f9aacc0 .cmp/eq 7, L_0000018b2f997ff0, L_0000018b2fd003a0;
S_0000018b2f91e680 .scope module, "ALU" "ALU" 3 101, 4 1 0, S_0000018b2f939820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "operand1";
    .port_info 2 /INPUT 32 "operand2";
    .port_info 3 /INPUT 4 "alu_control";
    .port_info 4 /OUTPUT 32 "alu_result";
v0000018b2f900fc0_0 .net "alu_control", 3 0, v0000018b2f901380_0;  alias, 1 drivers
v0000018b2f9011a0_0 .var "alu_result", 31 0;
v0000018b2f901100_0 .net "clk", 0 0, v0000018b2f997190_0;  alias, 1 drivers
v0000018b2f9007a0_0 .net "operand1", 31 0, v0000018b2f997af0_0;  1 drivers
v0000018b2f900c00_0 .net "operand2", 31 0, v0000018b2f9968d0_0;  1 drivers
E_0000018b2f938af0 .event anyedge, v0000018b2f900fc0_0, v0000018b2f9007a0_0, v0000018b2f900c00_0;
S_0000018b2f91e810 .scope module, "ALUControl" "ALUControl" 3 68, 5 1 0, S_0000018b2f939820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "ALUOp";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /OUTPUT 4 "alu_control";
v0000018b2f900d40_0 .net "ALUOp", 1 0, v0000018b2f996790_0;  1 drivers
v0000018b2f901380_0 .var "alu_control", 3 0;
v0000018b2f900de0_0 .net "clk", 0 0, v0000018b2f997190_0;  alias, 1 drivers
v0000018b2f9944c0_0 .net "funct3", 2 0, L_0000018b2f997b90;  alias, 1 drivers
E_0000018b2f9389f0 .event anyedge, v0000018b2f900d40_0, v0000018b2f9944c0_0;
S_0000018b2f995da0 .scope module, "DMem" "DMem" 3 111, 6 1 0, S_0000018b2f939820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /INPUT 1 "mem_write";
    .port_info 5 /OUTPUT 32 "read_data";
L_0000018b2f92bc10 .functor BUFZ 32, L_0000018b2f996c90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018b2f994060_0 .net *"_ivl_0", 31 0, L_0000018b2f996c90;  1 drivers
v0000018b2f9946a0_0 .net *"_ivl_3", 7 0, L_0000018b2f996d30;  1 drivers
v0000018b2f995500_0 .net *"_ivl_4", 9 0, L_0000018b2f9aaf40;  1 drivers
L_0000018b2fd00310 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018b2f994d80_0 .net *"_ivl_7", 1 0, L_0000018b2fd00310;  1 drivers
v0000018b2f994f60_0 .net "addr", 31 0, v0000018b2f9011a0_0;  alias, 1 drivers
v0000018b2f9947e0_0 .net "clk", 0 0, v0000018b2f997190_0;  alias, 1 drivers
v0000018b2f994920_0 .net "mem_read", 0 0, L_0000018b2f9ab080;  1 drivers
v0000018b2f994740_0 .net "mem_write", 0 0, L_0000018b2f9aacc0;  1 drivers
v0000018b2f994100 .array "memory", 255 0, 31 0;
v0000018b2f995000_0 .net "read_data", 31 0, L_0000018b2f92bc10;  alias, 1 drivers
v0000018b2f995460_0 .net "write_data", 31 0, L_0000018b2f996bf0;  alias, 1 drivers
E_0000018b2f939730 .event posedge, v0000018b2f901100_0;
L_0000018b2f996c90 .array/port v0000018b2f994100, L_0000018b2f9aaf40;
L_0000018b2f996d30 .part v0000018b2f9011a0_0, 2, 8;
L_0000018b2f9aaf40 .concat [ 8 2 0 0], L_0000018b2f996d30, L_0000018b2fd00310;
S_0000018b2f9249c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 14, 6 14 0, S_0000018b2f995da0;
 .timescale 0 0;
v0000018b2f994e20_0 .var/i "i", 31 0;
S_0000018b2f924b50 .scope module, "Decoder" "Decoder" 3 32, 7 1 0, S_0000018b2f939820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /OUTPUT 7 "opcode";
    .port_info 3 /OUTPUT 5 "rs1";
    .port_info 4 /OUTPUT 5 "rs2";
    .port_info 5 /OUTPUT 5 "rd";
    .port_info 6 /OUTPUT 3 "funct3";
    .port_info 7 /OUTPUT 12 "imm";
v0000018b2f9942e0_0 .net "clk", 0 0, v0000018b2f997190_0;  alias, 1 drivers
v0000018b2f993fc0_0 .net "funct3", 2 0, L_0000018b2f997b90;  alias, 1 drivers
v0000018b2f994ec0_0 .var "imm", 11 0;
v0000018b2f994a60_0 .net "instruction", 31 0, L_0000018b2f92b740;  alias, 1 drivers
v0000018b2f994880_0 .net "opcode", 6 0, L_0000018b2f997ff0;  alias, 1 drivers
v0000018b2f9950a0_0 .net "rd", 4 0, L_0000018b2f997230;  alias, 1 drivers
v0000018b2f994380_0 .net "rs1", 4 0, L_0000018b2f996e70;  alias, 1 drivers
v0000018b2f994420_0 .net "rs2", 4 0, L_0000018b2f998590;  alias, 1 drivers
E_0000018b2f938cb0 .event anyedge, v0000018b2f994880_0, v0000018b2f994a60_0;
L_0000018b2f997ff0 .part L_0000018b2f92b740, 0, 7;
L_0000018b2f997230 .part L_0000018b2f92b740, 7, 5;
L_0000018b2f997b90 .part L_0000018b2f92b740, 12, 3;
L_0000018b2f996e70 .part L_0000018b2f92b740, 15, 5;
L_0000018b2f998590 .part L_0000018b2f92b740, 20, 5;
S_0000018b2f927550 .scope module, "IMem" "IMem" 3 19, 8 1 0, S_0000018b2f939820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /OUTPUT 32 "instruction";
L_0000018b2f92b740 .functor BUFZ 32, L_0000018b2f9977d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018b2f995960_0 .net *"_ivl_0", 31 0, L_0000018b2f9977d0;  1 drivers
v0000018b2f9955a0_0 .net *"_ivl_3", 7 0, L_0000018b2f998130;  1 drivers
v0000018b2f995a00_0 .net *"_ivl_4", 9 0, L_0000018b2f997f50;  1 drivers
L_0000018b2fd000d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018b2f9949c0_0 .net *"_ivl_7", 1 0, L_0000018b2fd000d0;  1 drivers
v0000018b2f994560_0 .net "addr", 31 0, v0000018b2f9951e0_0;  alias, 1 drivers
v0000018b2f9958c0_0 .net "clk", 0 0, v0000018b2f997190_0;  alias, 1 drivers
v0000018b2f995140_0 .net "instruction", 31 0, L_0000018b2f92b740;  alias, 1 drivers
v0000018b2f994ce0 .array "memory", 255 0, 31 0;
L_0000018b2f9977d0 .array/port v0000018b2f994ce0, L_0000018b2f997f50;
L_0000018b2f998130 .part v0000018b2f9951e0_0, 2, 8;
L_0000018b2f997f50 .concat [ 8 2 0 0], L_0000018b2f998130, L_0000018b2fd000d0;
S_0000018b2f9276e0 .scope module, "PC" "PC" 3 10, 9 1 0, S_0000018b2f939820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v0000018b2f995280_0 .net "clk", 0 0, v0000018b2f997190_0;  alias, 1 drivers
v0000018b2f994600_0 .net "pc_in", 31 0, L_0000018b2f998450;  1 drivers
v0000018b2f9951e0_0 .var "pc_out", 31 0;
v0000018b2f995320_0 .net "reset", 0 0, v0000018b2f997410_0;  alias, 1 drivers
E_0000018b2f9394f0 .event posedge, v0000018b2f995320_0, v0000018b2f901100_0;
S_0000018b2f925700 .scope module, "RegisterFile" "RegisterFile" 3 47, 10 1 0, S_0000018b2f939820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "read_reg1";
    .port_info 2 /INPUT 5 "read_reg2";
    .port_info 3 /INPUT 5 "write_reg";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /INPUT 1 "reg_write";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
L_0000018b2fd00160 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000018b2f993f20_0 .net/2u *"_ivl_0", 4 0, L_0000018b2fd00160;  1 drivers
L_0000018b2fd001f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018b2f995c80_0 .net *"_ivl_11", 1 0, L_0000018b2fd001f0;  1 drivers
L_0000018b2fd00238 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000018b2f9953c0_0 .net/2u *"_ivl_14", 4 0, L_0000018b2fd00238;  1 drivers
v0000018b2f994c40_0 .net *"_ivl_16", 0 0, L_0000018b2f998270;  1 drivers
L_0000018b2fd00280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018b2f993de0_0 .net/2u *"_ivl_18", 31 0, L_0000018b2fd00280;  1 drivers
v0000018b2f995be0_0 .net *"_ivl_2", 0 0, L_0000018b2f997910;  1 drivers
v0000018b2f995640_0 .net *"_ivl_20", 31 0, L_0000018b2f996ab0;  1 drivers
v0000018b2f9956e0_0 .net *"_ivl_22", 6 0, L_0000018b2f996b50;  1 drivers
L_0000018b2fd002c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018b2f9941a0_0 .net *"_ivl_25", 1 0, L_0000018b2fd002c8;  1 drivers
L_0000018b2fd001a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018b2f993e80_0 .net/2u *"_ivl_4", 31 0, L_0000018b2fd001a8;  1 drivers
v0000018b2f994240_0 .net *"_ivl_6", 31 0, L_0000018b2f997e10;  1 drivers
v0000018b2f995aa0_0 .net *"_ivl_8", 6 0, L_0000018b2f996a10;  1 drivers
v0000018b2f994b00_0 .net "clk", 0 0, v0000018b2f997190_0;  alias, 1 drivers
v0000018b2f994ba0_0 .var/i "i", 31 0;
v0000018b2f995780_0 .net "read_data1", 31 0, L_0000018b2f9981d0;  alias, 1 drivers
v0000018b2f995820_0 .net "read_data2", 31 0, L_0000018b2f996bf0;  alias, 1 drivers
v0000018b2f995b40_0 .net "read_reg1", 4 0, L_0000018b2f996e70;  alias, 1 drivers
v0000018b2f997c30_0 .net "read_reg2", 4 0, L_0000018b2f998590;  alias, 1 drivers
v0000018b2f997cd0_0 .net "reg_write", 0 0, L_0000018b2fd00118;  alias, 1 drivers
v0000018b2f997eb0 .array "register", 31 0, 31 0;
v0000018b2f998630_0 .net "write_data", 31 0, v0000018b2f997370_0;  1 drivers
v0000018b2f997730_0 .net "write_reg", 4 0, L_0000018b2f997230;  alias, 1 drivers
L_0000018b2f997910 .cmp/eq 5, L_0000018b2f996e70, L_0000018b2fd00160;
L_0000018b2f997e10 .array/port v0000018b2f997eb0, L_0000018b2f996a10;
L_0000018b2f996a10 .concat [ 5 2 0 0], L_0000018b2f996e70, L_0000018b2fd001f0;
L_0000018b2f9981d0 .functor MUXZ 32, L_0000018b2f997e10, L_0000018b2fd001a8, L_0000018b2f997910, C4<>;
L_0000018b2f998270 .cmp/eq 5, L_0000018b2f998590, L_0000018b2fd00238;
L_0000018b2f996ab0 .array/port v0000018b2f997eb0, L_0000018b2f996b50;
L_0000018b2f996b50 .concat [ 5 2 0 0], L_0000018b2f998590, L_0000018b2fd002c8;
L_0000018b2f996bf0 .functor MUXZ 32, L_0000018b2f996ab0, L_0000018b2fd00280, L_0000018b2f998270, C4<>;
    .scope S_0000018b2f9276e0;
T_0 ;
    %wait E_0000018b2f9394f0;
    %load/vec4 v0000018b2f995320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018b2f9951e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000018b2f994600_0;
    %assign/vec4 v0000018b2f9951e0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000018b2f927550;
T_1 ;
    %vpi_call 8 11 "$readmemh", "program/hex/load_store.hex", v0000018b2f994ce0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000018b2f924b50;
T_2 ;
    %wait E_0000018b2f938cb0;
    %load/vec4 v0000018b2f994880_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0000018b2f994a60_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0000018b2f994a60_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000018b2f994ec0_0, 0, 12;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000018b2f994a60_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0000018b2f994ec0_0, 0, 12;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000018b2f925700;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018b2f994ba0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0000018b2f994ba0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000018b2f994ba0_0;
    %store/vec4a v0000018b2f997eb0, 4, 0;
    %load/vec4 v0000018b2f994ba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018b2f994ba0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0000018b2f925700;
T_4 ;
    %wait E_0000018b2f939730;
    %load/vec4 v0000018b2f997cd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000018b2f997730_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000018b2f998630_0;
    %load/vec4 v0000018b2f997730_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018b2f997eb0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000018b2f91e810;
T_5 ;
    %wait E_0000018b2f9389f0;
    %load/vec4 v0000018b2f900d40_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000018b2f901380_0, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000018b2f9944c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000018b2f901380_0, 0, 4;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000018b2f901380_0, 0, 4;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000018b2f901380_0, 0, 4;
    %jmp T_5.6;
T_5.5 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000018b2f901380_0, 0, 4;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000018b2f91e680;
T_6 ;
    %wait E_0000018b2f938af0;
    %load/vec4 v0000018b2f900fc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v0000018b2f9007a0_0;
    %load/vec4 v0000018b2f900c00_0;
    %and;
    %assign/vec4 v0000018b2f9011a0_0, 0;
    %jmp T_6.6;
T_6.1 ;
    %load/vec4 v0000018b2f9007a0_0;
    %load/vec4 v0000018b2f900c00_0;
    %or;
    %assign/vec4 v0000018b2f9011a0_0, 0;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0000018b2f9007a0_0;
    %load/vec4 v0000018b2f900c00_0;
    %add;
    %assign/vec4 v0000018b2f9011a0_0, 0;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v0000018b2f9007a0_0;
    %load/vec4 v0000018b2f900c00_0;
    %sub;
    %assign/vec4 v0000018b2f9011a0_0, 0;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v0000018b2f9007a0_0;
    %load/vec4 v0000018b2f900c00_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %assign/vec4 v0000018b2f9011a0_0, 0;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0000018b2f9007a0_0;
    %load/vec4 v0000018b2f900c00_0;
    %or;
    %inv;
    %assign/vec4 v0000018b2f9011a0_0, 0;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000018b2f995da0;
T_7 ;
    %fork t_1, S_0000018b2f9249c0;
    %jmp t_0;
    .scope S_0000018b2f9249c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018b2f994e20_0, 0, 32;
T_7.0 ;
    %load/vec4 v0000018b2f994e20_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000018b2f994e20_0;
    %store/vec4a v0000018b2f994100, 4, 0;
    %load/vec4 v0000018b2f994e20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018b2f994e20_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .scope S_0000018b2f995da0;
t_0 %join;
    %end;
    .thread T_7;
    .scope S_0000018b2f995da0;
T_8 ;
    %wait E_0000018b2f939730;
    %load/vec4 v0000018b2f994740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000018b2f995460_0;
    %load/vec4 v0000018b2f994f60_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018b2f994100, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000018b2f939820;
T_9 ;
    %wait E_0000018b2f938c70;
    %load/vec4 v0000018b2f996970_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000018b2f996790_0, 0, 2;
    %jmp T_9.4;
T_9.0 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000018b2f996790_0, 0, 2;
    %jmp T_9.4;
T_9.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000018b2f996790_0, 0, 2;
    %jmp T_9.4;
T_9.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000018b2f996790_0, 0, 2;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000018b2f939820;
T_10 ;
    %wait E_0000018b2f9396b0;
    %load/vec4 v0000018b2f996970_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %load/vec4 v0000018b2f9979b0_0;
    %store/vec4 v0000018b2f997af0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018b2f9968d0_0, 0, 32;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0000018b2f9979b0_0;
    %store/vec4 v0000018b2f997af0_0, 0, 32;
    %load/vec4 v0000018b2f997690_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v0000018b2f997690_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000018b2f9968d0_0, 0, 32;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0000018b2f9979b0_0;
    %store/vec4 v0000018b2f997af0_0, 0, 32;
    %load/vec4 v0000018b2f997690_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v0000018b2f997690_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000018b2f9968d0_0, 0, 32;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0000018b2f9979b0_0;
    %store/vec4 v0000018b2f997af0_0, 0, 32;
    %load/vec4 v0000018b2f997690_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v0000018b2f997690_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000018b2f9968d0_0, 0, 32;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000018b2f939820;
T_11 ;
    %wait E_0000018b2f938c70;
    %load/vec4 v0000018b2f996970_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018b2f996830_0, 0, 1;
    %jmp T_11.4;
T_11.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018b2f996830_0, 0, 1;
    %jmp T_11.4;
T_11.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018b2f996830_0, 0, 1;
    %jmp T_11.4;
T_11.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018b2f996830_0, 0, 1;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000018b2f939820;
T_12 ;
    %wait E_0000018b2f939170;
    %load/vec4 v0000018b2f996830_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.0, 8;
    %load/vec4 v0000018b2f9975f0_0;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %load/vec4 v0000018b2f997550_0;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %store/vec4 v0000018b2f997370_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000018b2f9375f0;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018b2f997190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018b2f997410_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0000018b2f9375f0;
T_14 ;
    %delay 1, 0;
    %load/vec4 v0000018b2f997190_0;
    %inv;
    %store/vec4 v0000018b2f997190_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0000018b2f9375f0;
T_15 ;
    %vpi_call 2 10 "$dumpfile", "CPU_testbench.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000018b2f9375f0 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0000018b2f9375f0;
T_16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018b2f997410_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018b2f997410_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tb/CPU_testbench.v";
    "src/CPU.v";
    "src/ALU.v";
    "src/ALUControl.v";
    "src/DMem.v";
    "src/Decoder.v";
    "src/IMem.v";
    "src/PC.v";
    "src/RegisterFile.v";
