{"vcs1":{"timestamp_begin":1731064982.697231094, "rt":1.78, "ut":0.55, "st":0.27}}
{"vcselab":{"timestamp_begin":1731064984.560913665, "rt":1.20, "ut":0.27, "st":0.21}}
{"link":{"timestamp_begin":1731064985.842734068, "rt":0.41, "ut":0.15, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731064981.891090919}
{"VCS_COMP_START_TIME": 1731064981.891090919}
{"VCS_COMP_END_TIME": 1731064995.943674043}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 330492}}
{"stitch_vcselab": {"peak_mem": 231544}}
