// Seed: 2781496149
module module_0;
  always #id_1
    assume (id_1)
    else;
  assign module_1.id_4 = 0;
  id_2(
      1, id_1, (id_3), id_3
  );
  wire id_4, id_5;
  supply1 id_6 = 1 && 1;
  wire id_7;
endmodule
module module_1 (
    input  wand id_0,
    input  wire id_1,
    input  tri0 id_2,
    output tri  id_3,
    output wor  id_4
);
  assign id_3 = 1;
  id_6(
      1, {id_0, id_2, 1, !1, id_2}, 1, 1, id_3, 1
  );
  module_0 modCall_1 ();
  assign id_6 = id_6;
endmodule
