# ğŸš€ RTL Design And Synthesis Workshop Using Sky130

[![License](https://img.shields.io/badge/License-CC%20BY%204.0-green.svg)](./LICENSE)
![Status](https://img.shields.io/badge/Status-Active-brightgreen)
![Contributions](https://img.shields.io/badge/Contributions-Welcome-blue)

> Hands-on learning series on **Verilog RTL Design, Simulation, Synthesis, and Optimization**  
> Using open-source SKY130 PDK and Icarus Verilog / GTKWave tools.

---

## ğŸ“Œ Table of Contents

- [About This Workshop](#about-this-workshop)
- [Prerequisites](#prerequisites)
- [Workshop Structure](#workshop-structure)
- [Progress Tracker](#progress-tracker)
- [Design Flow](#design-flow)
- [Learning Outcomes](#learning-outcomes)
- [Author & Mentors](#author--mentors)
- [License](#license)
- [Acknowledgements](#acknowledgements)

---

## About This Workshop

This workshop is intended for students, hobbyists, and engineers who want to learn about:

- Verilog RTL design and simulation  
- Using Icarus Verilog and GTKWave for waveform analysis  
- Logic synthesis using **Yosys** and the **SKY130 open-source PDK**  
- Key digital design concepts: testbenches, timing libraries, D flip-flop coding styles, and optimization  

> ğŸ’¡ **Pro Tip:** Separate testbenches from RTL modules for clarity and reusability.  
> âš ï¸ **Warning:** Avoid implicit latches to prevent synthesis issues.

---

## Prerequisites

- Basic understanding of digital logic (gates, flip-flops, multiplexers, etc.)  
- Familiarity with Linux shell commands  
- Linux environment (or WSL on Windows/macOS)  
- Tools: `git`, `iverilog`, `gtkwave`, `yosys`, text editor (VS Code recommended)

---

## Workshop Structure

The workshop is organized by day, each with its own folder and README:

| Day | Topic | Tools | Output |
|-----|-------|-------|--------|
| ğŸ“˜ Day 1 | Verilog RTL Basics | `iverilog`, `gtkwave` | âœ… Waveform |
| âš¡ Day 2 | Timing Libraries & Flip-Flops | `yosys` | ğŸ“Š Netlist |
| ğŸ§© Day 3 | Combinational & Sequential Optimization | `yosys`, `abc` | ğŸ”§ Optimized Circuit |
| ğŸ”’ Day 4 | Gate-Level Simulation (GLS) | `iverilog`, `gtkwave` | ğŸ›  Verification |
| ğŸ Day 5 | Advanced Synthesis & Optimization | SKY130 | ğŸš€ Final Report |

> Each dayâ€™s README includes:
> - Step-by-step practical labs  
> - Code examples  
> - Screenshots or waveform images  
> - Tips & best practices

---

## Progress Tracker

- [x] Day 1 - Verilog RTL Design âœ…  
- [x] Day 2 - Timing Libraries & Flip-Flops âœ…  
- [ ] Day 3 - Combinational & Sequential Optimization â³  
- [ ] Day 4 - GLS & Synthesis-Simulation Mismatch âŒ  
- [ ] Day 5 - Final Optimization ğŸ  

---





