CAPI=1
[main]
name = optimsoc:tile:memory_tile_dm
description = "Memory tile"
depend = optimsoc:lisnoc:dma

[fileset src_files]
file_type = verilogSource
usage = sim synth
files =
  verilog/memory_tile_dm.v
