#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fcabb43df10 .scope module, "SingleCycleProcTest_v" "SingleCycleProcTest_v" 2 28;
 .timescale -9 -12;
v0x7fcabb4915f0_0 .var "CLK", 0 0;
v0x7fcabb491680_0 .var "Reset_L", 0 0;
v0x7fcabb491710_0 .net "currentPC", 63 0, v0x7fcabb490e80_0;  1 drivers
v0x7fcabb4917c0_0 .net "dMemOut", 63 0, v0x7fcabb48d810_0;  1 drivers
v0x7fcabb491890_0 .var "passed", 7 0;
v0x7fcabb491960_0 .var "startPC", 63 0;
v0x7fcabb4919f0_0 .var "watchdog", 15 0;
E_0x7fcabb461d00 .event edge, v0x7fcabb4919f0_0;
S_0x7fcabb436960 .scope task, "allPassed" "allPassed" 2 41, 2 41 0, S_0x7fcabb43df10;
 .timescale -9 -12;
v0x7fcabb416b30_0 .var "numTests", 7 0;
v0x7fcabb48b280_0 .var "passed", 7 0;
TD_SingleCycleProcTest_v.allPassed ;
    %load/vec4 v0x7fcabb48b280_0;
    %load/vec4 v0x7fcabb416b30_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 45 "$display", "All tests passed" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 46 "$display", "Some tests failed: %d of %d passed", v0x7fcabb48b280_0, v0x7fcabb416b30_0 {0 0 0};
T_0.1 ;
    %end;
S_0x7fcabb48b320 .scope task, "passTest" "passTest" 2 32, 2 32 0, S_0x7fcabb43df10;
 .timescale -9 -12;
v0x7fcabb48b4d0_0 .var "actualOut", 63 0;
v0x7fcabb48b580_0 .var "expectedOut", 63 0;
v0x7fcabb48b630_0 .var "passed", 7 0;
v0x7fcabb48b6f0_0 .var "testType", 256 0;
TD_SingleCycleProcTest_v.passTest ;
    %load/vec4 v0x7fcabb48b4d0_0;
    %load/vec4 v0x7fcabb48b580_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 37 "$display", "%s passed", v0x7fcabb48b6f0_0 {0 0 0};
    %load/vec4 v0x7fcabb48b630_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7fcabb48b630_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 38 "$display", "%s failed: 0x%x should be 0x%x", v0x7fcabb48b6f0_0, v0x7fcabb48b4d0_0, v0x7fcabb48b580_0 {0 0 0};
T_1.3 ;
    %end;
S_0x7fcabb48b7a0 .scope module, "uut" "SingleCycleProc" 2 64, 3 21 0, S_0x7fcabb43df10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "Reset_L"
    .port_info 2 /INPUT 64 "startPC"
    .port_info 3 /OUTPUT 64 "currentPC"
    .port_info 4 /OUTPUT 64 "dMemOut"
L_0x7fcabb491f30 .functor BUFZ 32, v0x7fcabb48df40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fcabb48fef0_0 .net "ALUCtrl", 3 0, v0x7fcabb48bce0_0;  1 drivers
v0x7fcabb48ffa0_0 .net "ALUImmRegChoice", 63 0, L_0x7fcabb492740;  1 drivers
v0x7fcabb490040_0 .net "ALUOp", 1 0, v0x7fcabb48c7c0_0;  1 drivers
v0x7fcabb490130_0 .net "ALUResult", 63 0, v0x7fcabb48e560_0;  1 drivers
v0x7fcabb490200_0 .net "ALUSrc", 0 0, v0x7fcabb48c890_0;  1 drivers
v0x7fcabb4902d0_0 .net "ALUZero", 0 0, L_0x7fcabb492a40;  1 drivers
v0x7fcabb4903a0_0 .net "Branch", 0 0, v0x7fcabb48c920_0;  1 drivers
v0x7fcabb490470_0 .net "CLK", 0 0, v0x7fcabb4915f0_0;  1 drivers
v0x7fcabb490540_0 .net "MemRead", 0 0, v0x7fcabb48c9d0_0;  1 drivers
v0x7fcabb490650_0 .net "MemToReg", 0 0, v0x7fcabb48ca70_0;  1 drivers
v0x7fcabb4906e0_0 .net "MemWrite", 0 0, v0x7fcabb48cb50_0;  1 drivers
v0x7fcabb4907b0_0 .net "Reg2Loc", 0 0, v0x7fcabb48cc90_0;  1 drivers
v0x7fcabb490840_0 .net "RegWrite", 0 0, v0x7fcabb48cd20_0;  1 drivers
v0x7fcabb490910_0 .net "Reset_L", 0 0, v0x7fcabb491680_0;  1 drivers
v0x7fcabb4909a0_0 .net "Uncondbranch", 0 0, v0x7fcabb48ce40_0;  1 drivers
v0x7fcabb490a70_0 .net *"_s7", 31 0, L_0x7fcabb491f30;  1 drivers
v0x7fcabb490b00_0 .net "busA", 63 0, L_0x7fcabb492340;  1 drivers
v0x7fcabb490cd0_0 .net "busB", 63 0, L_0x7fcabb492650;  1 drivers
v0x7fcabb490d60_0 .net "busW", 63 0, L_0x7fcabb492ab0;  1 drivers
v0x7fcabb490df0_0 .net "currentInstruction", 31 0, v0x7fcabb48df40_0;  1 drivers
v0x7fcabb490e80_0 .var "currentPC", 63 0;
v0x7fcabb490f50_0 .net "dMemOut", 63 0, v0x7fcabb48d810_0;  alias, 1 drivers
v0x7fcabb490fe0_0 .net "nextPC", 63 0, v0x7fcabb48ece0_0;  1 drivers
v0x7fcabb491070_0 .net "opcode", 10 0, L_0x7fcabb491a80;  1 drivers
v0x7fcabb491140_0 .net "rB", 4 0, L_0x7fcabb491fa0;  1 drivers
v0x7fcabb4911d0_0 .net "rd", 4 0, L_0x7fcabb491e60;  1 drivers
v0x7fcabb491260_0 .net "rm", 4 0, L_0x7fcabb491b40;  1 drivers
v0x7fcabb4912f0_0 .net "rn", 4 0, L_0x7fcabb491d00;  1 drivers
v0x7fcabb491380_0 .net "shamt", 5 0, L_0x7fcabb491c40;  1 drivers
v0x7fcabb491410_0 .net "signExtImm64", 63 0, v0x7fcabb48c180_0;  1 drivers
v0x7fcabb4914e0_0 .net "startPC", 63 0, v0x7fcabb491960_0;  1 drivers
E_0x7fcabb48ba20 .event negedge, v0x7fcabb490910_0, v0x7fcabb48d5f0_0;
L_0x7fcabb491a80 .part L_0x7fcabb491f30, 21, 11;
L_0x7fcabb491b40 .part L_0x7fcabb491f30, 16, 5;
L_0x7fcabb491c40 .part L_0x7fcabb491f30, 10, 6;
L_0x7fcabb491d00 .part L_0x7fcabb491f30, 5, 5;
L_0x7fcabb491e60 .part L_0x7fcabb491f30, 0, 5;
L_0x7fcabb491fa0 .delay 5 (2000,2000,2000) L_0x7fcabb491fa0/d;
L_0x7fcabb491fa0/d .functor MUXZ 5, L_0x7fcabb491b40, L_0x7fcabb491e60, v0x7fcabb48cc90_0, C4<>;
L_0x7fcabb492740 .delay 64 (2000,2000,2000) L_0x7fcabb492740/d;
L_0x7fcabb492740/d .functor MUXZ 64, L_0x7fcabb492650, v0x7fcabb48c180_0, v0x7fcabb48c890_0, C4<>;
L_0x7fcabb492ab0 .delay 64 (2000,2000,2000) L_0x7fcabb492ab0/d;
L_0x7fcabb492ab0/d .functor MUXZ 64, v0x7fcabb48e560_0, v0x7fcabb48d810_0, v0x7fcabb48ca70_0, C4<>;
S_0x7fcabb48ba60 .scope module, "ALUCont" "ALUControl" 3 120, 4 3 0, S_0x7fcabb48b7a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "ALUCtrl"
    .port_info 1 /INPUT 2 "ALUop"
    .port_info 2 /INPUT 11 "Opcode"
v0x7fcabb48bce0_0 .var "ALUCtrl", 3 0;
v0x7fcabb48bda0_0 .net "ALUop", 1 0, v0x7fcabb48c7c0_0;  alias, 1 drivers
v0x7fcabb48be50_0 .net "Opcode", 10 0, L_0x7fcabb491a80;  alias, 1 drivers
E_0x7fcabb48bc90 .event edge, v0x7fcabb48bda0_0, v0x7fcabb48be50_0;
S_0x7fcabb48bf60 .scope module, "SignExt" "SignExtender" 3 117, 5 4 0, S_0x7fcabb48b7a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusImm"
    .port_info 1 /INPUT 32 "Imm32"
v0x7fcabb48c180_0 .var "BusImm", 63 0;
v0x7fcabb48c240_0 .net "Imm32", 31 0, v0x7fcabb48df40_0;  alias, 1 drivers
v0x7fcabb48c2f0_0 .var "extBit", 0 0;
v0x7fcabb48c3a0_0 .var "test", 32 0;
E_0x7fcabb48c150 .event edge, v0x7fcabb48c240_0;
S_0x7fcabb48c480 .scope module, "control" "SingleCycleControl" 3 90, 6 15 0, S_0x7fcabb48b7a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Reg2Loc"
    .port_info 1 /OUTPUT 1 "ALUSrc"
    .port_info 2 /OUTPUT 1 "MemToReg"
    .port_info 3 /OUTPUT 1 "RegWrite"
    .port_info 4 /OUTPUT 1 "MemRead"
    .port_info 5 /OUTPUT 1 "MemWrite"
    .port_info 6 /OUTPUT 1 "Branch"
    .port_info 7 /OUTPUT 1 "Uncondbranch"
    .port_info 8 /OUTPUT 2 "ALUOp"
    .port_info 9 /INPUT 11 "Opcode"
v0x7fcabb48c7c0_0 .var "ALUOp", 1 0;
v0x7fcabb48c890_0 .var "ALUSrc", 0 0;
v0x7fcabb48c920_0 .var "Branch", 0 0;
v0x7fcabb48c9d0_0 .var "MemRead", 0 0;
v0x7fcabb48ca70_0 .var "MemToReg", 0 0;
v0x7fcabb48cb50_0 .var "MemWrite", 0 0;
v0x7fcabb48cbf0_0 .net "Opcode", 10 0, L_0x7fcabb491a80;  alias, 1 drivers
v0x7fcabb48cc90_0 .var "Reg2Loc", 0 0;
v0x7fcabb48cd20_0 .var "RegWrite", 0 0;
v0x7fcabb48ce40_0 .var "Uncondbranch", 0 0;
E_0x7fcabb48c790 .event edge, v0x7fcabb48be50_0;
S_0x7fcabb48cfd0 .scope module, "data" "DataMemory" 3 133, 7 28 0, S_0x7fcabb48b7a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "ReadData"
    .port_info 1 /INPUT 64 "Address"
    .port_info 2 /INPUT 64 "WriteData"
    .port_info 3 /INPUT 1 "MemoryRead"
    .port_info 4 /INPUT 1 "MemoryWrite"
    .port_info 5 /INPUT 1 "Clock"
v0x7fcabb48d530_0 .net "Address", 63 0, v0x7fcabb48e560_0;  alias, 1 drivers
v0x7fcabb48d5f0_0 .net "Clock", 0 0, v0x7fcabb4915f0_0;  alias, 1 drivers
v0x7fcabb48d690_0 .net "MemoryRead", 0 0, v0x7fcabb48c9d0_0;  alias, 1 drivers
v0x7fcabb48d760_0 .net "MemoryWrite", 0 0, v0x7fcabb48cb50_0;  alias, 1 drivers
v0x7fcabb48d810_0 .var "ReadData", 63 0;
v0x7fcabb48d8e0_0 .net "WriteData", 63 0, L_0x7fcabb492650;  alias, 1 drivers
v0x7fcabb48d980 .array "memBank", 0 1023, 7 0;
E_0x7fcabb48d1c0 .event posedge, v0x7fcabb48d5f0_0;
S_0x7fcabb48d200 .scope task, "initset" "initset" 7 38, 7 38 0, S_0x7fcabb48cfd0;
 .timescale -9 -12;
v0x7fcabb48d3c0_0 .var "addr", 63 0;
v0x7fcabb48d480_0 .var "data", 63 0;
TD_SingleCycleProcTest_v.uut.data.initset ;
    %load/vec4 v0x7fcabb48d480_0;
    %parti/s 8, 56, 7;
    %ix/getv 4, v0x7fcabb48d3c0_0;
    %store/vec4a v0x7fcabb48d980, 4, 0;
    %load/vec4 v0x7fcabb48d480_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x7fcabb48d3c0_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x7fcabb48d980, 4, 0;
    %load/vec4 v0x7fcabb48d480_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x7fcabb48d3c0_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x7fcabb48d980, 4, 0;
    %load/vec4 v0x7fcabb48d480_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x7fcabb48d3c0_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x7fcabb48d980, 4, 0;
    %load/vec4 v0x7fcabb48d480_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x7fcabb48d3c0_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x7fcabb48d980, 4, 0;
    %load/vec4 v0x7fcabb48d480_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7fcabb48d3c0_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x7fcabb48d980, 4, 0;
    %load/vec4 v0x7fcabb48d480_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7fcabb48d3c0_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x7fcabb48d980, 4, 0;
    %load/vec4 v0x7fcabb48d480_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fcabb48d3c0_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x7fcabb48d980, 4, 0;
    %end;
S_0x7fcabb48dab0 .scope module, "instrMem" "InstructionMemory" 3 63, 8 8 0, S_0x7fcabb48b7a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "Data"
    .port_info 1 /INPUT 64 "Address"
P_0x7fcabb48dca0 .param/l "MemSize" 0 8 10, +C4<00000000000000000000000000101000>;
P_0x7fcabb48dce0 .param/l "T_rd" 0 8 9, +C4<00000000000000000000000000010100>;
v0x7fcabb48de80_0 .net "Address", 63 0, v0x7fcabb490e80_0;  alias, 1 drivers
v0x7fcabb48df40_0 .var "Data", 31 0;
E_0x7fcabb48de50 .event edge, v0x7fcabb48de80_0;
S_0x7fcabb48dfe0 .scope module, "mainALU" "ALU" 3 126, 9 11 0, S_0x7fcabb48b7a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusW"
    .port_info 1 /INPUT 64 "BusA"
    .port_info 2 /INPUT 64 "BusB"
    .port_info 3 /INPUT 4 "ALUCtrl"
    .port_info 4 /OUTPUT 1 "Zero"
P_0x7fcabb48dda0 .param/l "n" 0 9 13, +C4<00000000000000000000000001000000>;
L_0x7fcabb492a40/d .functor BUFZ 1, v0x7fcabb48e6f0_0, C4<0>, C4<0>, C4<0>;
L_0x7fcabb492a40 .delay 1 (1000,1000,1000) L_0x7fcabb492a40/d;
v0x7fcabb48e330_0 .net "ALUCtrl", 3 0, v0x7fcabb48bce0_0;  alias, 1 drivers
v0x7fcabb48e400_0 .net "BusA", 63 0, L_0x7fcabb492340;  alias, 1 drivers
v0x7fcabb48e4a0_0 .net "BusB", 63 0, L_0x7fcabb492740;  alias, 1 drivers
v0x7fcabb48e560_0 .var "BusW", 63 0;
v0x7fcabb48e620_0 .net "Zero", 0 0, L_0x7fcabb492a40;  alias, 1 drivers
v0x7fcabb48e6f0_0 .var "temp", 0 0;
E_0x7fcabb48e2a0 .event edge, v0x7fcabb48d530_0;
E_0x7fcabb48e2e0 .event edge, v0x7fcabb48e4a0_0, v0x7fcabb48e400_0, v0x7fcabb48bce0_0;
S_0x7fcabb48e810 .scope module, "next" "NextPClogic" 3 73, 10 3 0, S_0x7fcabb48b7a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "NextPC"
    .port_info 1 /INPUT 64 "CurrentPC"
    .port_info 2 /INPUT 64 "SignExtImm64"
    .port_info 3 /INPUT 1 "Branch"
    .port_info 4 /INPUT 1 "ALUZero"
    .port_info 5 /INPUT 1 "Uncondbranch"
v0x7fcabb48eab0_0 .net "ALUZero", 0 0, L_0x7fcabb492a40;  alias, 1 drivers
v0x7fcabb48eb60_0 .net "Branch", 0 0, v0x7fcabb48c920_0;  alias, 1 drivers
v0x7fcabb48ec10_0 .net "CurrentPC", 63 0, v0x7fcabb490e80_0;  alias, 1 drivers
v0x7fcabb48ece0_0 .var "NextPC", 63 0;
v0x7fcabb48ed70_0 .net "SignExtImm64", 63 0, v0x7fcabb48c180_0;  alias, 1 drivers
v0x7fcabb48ee40_0 .net "Uncondbranch", 0 0, v0x7fcabb48ce40_0;  alias, 1 drivers
v0x7fcabb48eef0_0 .var "tempImm64", 63 0;
E_0x7fcabb48ea50/0 .event edge, v0x7fcabb48c180_0, v0x7fcabb48ce40_0, v0x7fcabb48de80_0, v0x7fcabb48eef0_0;
E_0x7fcabb48ea50/1 .event edge, v0x7fcabb48c920_0, v0x7fcabb48e620_0;
E_0x7fcabb48ea50 .event/or E_0x7fcabb48ea50/0, E_0x7fcabb48ea50/1;
S_0x7fcabb48f010 .scope module, "registers" "RegisterFile" 3 106, 11 3 0, S_0x7fcabb48b7a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusA"
    .port_info 1 /OUTPUT 64 "BusB"
    .port_info 2 /INPUT 64 "BusW"
    .port_info 3 /INPUT 5 "RA"
    .port_info 4 /INPUT 5 "RB"
    .port_info 5 /INPUT 5 "RW"
    .port_info 6 /INPUT 1 "RegWr"
    .port_info 7 /INPUT 1 "Clk"
L_0x7fcabb492340/d .functor BUFZ 64, L_0x7fcabb4921c0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x7fcabb492340 .delay 64 (2000,2000,2000) L_0x7fcabb492340/d;
L_0x7fcabb492650/d .functor BUFZ 64, L_0x7fcabb492430, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x7fcabb492650 .delay 64 (2000,2000,2000) L_0x7fcabb492650/d;
v0x7fcabb48f2e0_0 .net "BusA", 63 0, L_0x7fcabb492340;  alias, 1 drivers
v0x7fcabb48f3b0_0 .net "BusB", 63 0, L_0x7fcabb492650;  alias, 1 drivers
v0x7fcabb48f460_0 .net "BusW", 63 0, L_0x7fcabb492ab0;  alias, 1 drivers
v0x7fcabb48f510_0 .net "Clk", 0 0, v0x7fcabb4915f0_0;  alias, 1 drivers
v0x7fcabb48f5c0_0 .net "RA", 4 0, L_0x7fcabb491d00;  alias, 1 drivers
v0x7fcabb48f6a0_0 .net "RB", 4 0, L_0x7fcabb491fa0;  alias, 1 drivers
v0x7fcabb48f750_0 .net "RW", 4 0, L_0x7fcabb491e60;  alias, 1 drivers
v0x7fcabb48f800_0 .net "RegWr", 0 0, v0x7fcabb48cd20_0;  alias, 1 drivers
v0x7fcabb48f890_0 .net *"_s0", 63 0, L_0x7fcabb4921c0;  1 drivers
v0x7fcabb48f9b0_0 .net *"_s10", 6 0, L_0x7fcabb492570;  1 drivers
L_0x106ebf050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fcabb48fa60_0 .net *"_s13", 1 0, L_0x106ebf050;  1 drivers
v0x7fcabb48fb10_0 .net *"_s2", 6 0, L_0x7fcabb492260;  1 drivers
L_0x106ebf008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fcabb48fbc0_0 .net *"_s5", 1 0, L_0x106ebf008;  1 drivers
v0x7fcabb48fc70_0 .net *"_s8", 63 0, L_0x7fcabb492430;  1 drivers
v0x7fcabb48fd20_0 .var/i "i", 31 0;
v0x7fcabb48fdd0 .array "registers", 0 31, 63 0;
E_0x7fcabb48e270 .event negedge, v0x7fcabb48d5f0_0;
L_0x7fcabb4921c0 .array/port v0x7fcabb48fdd0, L_0x7fcabb492260;
L_0x7fcabb492260 .concat [ 5 2 0 0], L_0x7fcabb491d00, L_0x106ebf008;
L_0x7fcabb492430 .array/port v0x7fcabb48fdd0, L_0x7fcabb492570;
L_0x7fcabb492570 .concat [ 5 2 0 0], L_0x7fcabb491fa0, L_0x106ebf050;
    .scope S_0x7fcabb48dab0;
T_3 ;
    %wait E_0x7fcabb48de50;
    %load/vec4 v0x7fcabb48de80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 64;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 64;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 64;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 64;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 64;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 64;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 64;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 64;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 64;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 64;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 64;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 64;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 64;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 64;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 64;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 84, 0, 64;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 88, 0, 64;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 92, 0, 64;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 96, 0, 64;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 100, 0, 64;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 104, 0, 64;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 108, 0, 64;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 112, 0, 64;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 116, 0, 64;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7fcabb48df40_0, 0, 32;
    %jmp T_3.26;
T_3.0 ;
    %pushi/vec4 4164944873, 0, 32;
    %store/vec4 v0x7fcabb48df40_0, 0, 32;
    %jmp T_3.26;
T_3.1 ;
    %pushi/vec4 4164977642, 0, 32;
    %store/vec4 v0x7fcabb48df40_0, 0, 32;
    %jmp T_3.26;
T_3.2 ;
    %pushi/vec4 4165010411, 0, 32;
    %store/vec4 v0x7fcabb48df40_0, 0, 32;
    %jmp T_3.26;
T_3.3 ;
    %pushi/vec4 4165043180, 0, 32;
    %store/vec4 v0x7fcabb48df40_0, 0, 32;
    %jmp T_3.26;
T_3.4 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x7fcabb48df40_0, 0, 32;
    %jmp T_3.26;
T_3.5 ;
    %pushi/vec4 2852847946, 0, 32;
    %store/vec4 v0x7fcabb48df40_0, 0, 32;
    %jmp T_3.26;
T_3.6 ;
    %pushi/vec4 2315911564, 0, 32;
    %store/vec4 v0x7fcabb48df40_0, 0, 32;
    %jmp T_3.26;
T_3.7 ;
    %pushi/vec4 3019899020, 0, 32;
    %store/vec4 v0x7fcabb48df40_0, 0, 32;
    %jmp T_3.26;
T_3.8 ;
    %pushi/vec4 2332623277, 0, 32;
    %store/vec4 v0x7fcabb48df40_0, 0, 32;
    %jmp T_3.26;
T_3.9 ;
    %pushi/vec4 3406365068, 0, 32;
    %store/vec4 v0x7fcabb48df40_0, 0, 32;
    %jmp T_3.26;
T_3.10 ;
    %pushi/vec4 402653181, 0, 32;
    %store/vec4 v0x7fcabb48df40_0, 0, 32;
    %jmp T_3.26;
T_3.11 ;
    %pushi/vec4 4160881645, 0, 32;
    %store/vec4 v0x7fcabb48df40_0, 0, 32;
    %jmp T_3.26;
T_3.12 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x7fcabb48df40_0, 0, 32;
    %jmp T_3.26;
T_3.13 ;
    %pushi/vec4 2986643433, 0, 32;
    %store/vec4 v0x7fcabb48df40_0, 0, 32;
    %jmp T_3.26;
T_3.14 ;
    %pushi/vec4 3546296617, 0, 32;
    %store/vec4 v0x7fcabb48df40_0, 0, 32;
    %jmp T_3.26;
T_3.15 ;
    %pushi/vec4 2987481385, 0, 32;
    %store/vec4 v0x7fcabb48df40_0, 0, 32;
    %jmp T_3.26;
T_3.16 ;
    %pushi/vec4 3546296617, 0, 32;
    %store/vec4 v0x7fcabb48df40_0, 0, 32;
    %jmp T_3.26;
T_3.17 ;
    %pushi/vec4 2988320041, 0, 32;
    %store/vec4 v0x7fcabb48df40_0, 0, 32;
    %jmp T_3.26;
T_3.18 ;
    %pushi/vec4 3546296617, 0, 32;
    %store/vec4 v0x7fcabb48df40_0, 0, 32;
    %jmp T_3.26;
T_3.19 ;
    %pushi/vec4 2989158697, 0, 32;
    %store/vec4 v0x7fcabb48df40_0, 0, 32;
    %jmp T_3.26;
T_3.20 ;
    %pushi/vec4 3546296617, 0, 32;
    %store/vec4 v0x7fcabb48df40_0, 0, 32;
    %jmp T_3.26;
T_3.21 ;
    %pushi/vec4 2989997353, 0, 32;
    %store/vec4 v0x7fcabb48df40_0, 0, 32;
    %jmp T_3.26;
T_3.22 ;
    %pushi/vec4 3546288425, 0, 32;
    %store/vec4 v0x7fcabb48df40_0, 0, 32;
    %jmp T_3.26;
T_3.23 ;
    %pushi/vec4 4160914409, 0, 32;
    %store/vec4 v0x7fcabb48df40_0, 0, 32;
    %jmp T_3.26;
T_3.24 ;
    %pushi/vec4 4165108713, 0, 32;
    %store/vec4 v0x7fcabb48df40_0, 0, 32;
    %jmp T_3.26;
T_3.26 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fcabb48e810;
T_4 ;
    %wait E_0x7fcabb48ea50;
    %load/vec4 v0x7fcabb48ed70_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fcabb48eef0_0, 0, 64;
    %load/vec4 v0x7fcabb48ee40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7fcabb48ec10_0;
    %load/vec4 v0x7fcabb48eef0_0;
    %add;
    %assign/vec4 v0x7fcabb48ece0_0, 1000;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fcabb48eb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x7fcabb48eab0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0x7fcabb48ec10_0;
    %load/vec4 v0x7fcabb48eef0_0;
    %add;
    %assign/vec4 v0x7fcabb48ece0_0, 2000;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x7fcabb48ec10_0;
    %addi 4, 0, 64;
    %assign/vec4 v0x7fcabb48ece0_0, 2000;
T_4.5 ;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x7fcabb48ec10_0;
    %addi 4, 0, 64;
    %assign/vec4 v0x7fcabb48ece0_0, 2000;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fcabb48c480;
T_5 ;
    %wait E_0x7fcabb48c790;
    %load/vec4 v0x7fcabb48cbf0_0;
    %dup/vec4;
    %pushi/vec4 1986, 0, 11;
    %cmp/z;
    %jmp/1 T_5.0, 4;
    %dup/vec4;
    %pushi/vec4 1984, 0, 11;
    %cmp/z;
    %jmp/1 T_5.1, 4;
    %dup/vec4;
    %pushi/vec4 1691, 0, 11;
    %cmp/z;
    %jmp/1 T_5.2, 4;
    %dup/vec4;
    %pushi/vec4 1424, 1, 11;
    %cmp/z;
    %jmp/1 T_5.3, 4;
    %dup/vec4;
    %pushi/vec4 1112, 0, 11;
    %cmp/z;
    %jmp/1 T_5.4, 4;
    %dup/vec4;
    %pushi/vec4 1624, 0, 11;
    %cmp/z;
    %jmp/1 T_5.5, 4;
    %dup/vec4;
    %pushi/vec4 1104, 0, 11;
    %cmp/z;
    %jmp/1 T_5.6, 4;
    %dup/vec4;
    %pushi/vec4 1360, 0, 11;
    %cmp/z;
    %jmp/1 T_5.7, 4;
    %dup/vec4;
    %pushi/vec4 1440, 7, 11;
    %cmp/z;
    %jmp/1 T_5.8, 4;
    %dup/vec4;
    %pushi/vec4 160, 31, 11;
    %cmp/z;
    %jmp/1 T_5.9, 4;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7fcabb48cc90_0, 2000;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7fcabb48c890_0, 2000;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7fcabb48ca70_0, 2000;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7fcabb48cd20_0, 2000;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7fcabb48c9d0_0, 2000;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7fcabb48cb50_0, 2000;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7fcabb48c920_0, 2000;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x7fcabb48c7c0_0, 2000;
    %jmp T_5.11;
T_5.0 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7fcabb48cc90_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48ce40_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48c920_0, 2000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fcabb48c9d0_0, 2000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fcabb48ca70_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48cb50_0, 2000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fcabb48c890_0, 2000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fcabb48cd20_0, 2000;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fcabb48c7c0_0, 2000;
    %jmp T_5.11;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fcabb48cc90_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48ce40_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48c920_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48c9d0_0, 2000;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7fcabb48ca70_0, 2000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fcabb48cb50_0, 2000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fcabb48c890_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48cd20_0, 2000;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fcabb48c7c0_0, 2000;
    %jmp T_5.11;
T_5.2 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7fcabb48cc90_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48ce40_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48c920_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48c9d0_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48ca70_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48cb50_0, 2000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fcabb48c890_0, 2000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fcabb48cd20_0, 2000;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fcabb48c7c0_0, 2000;
    %jmp T_5.11;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48cc90_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48ce40_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48c920_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48c9d0_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48ca70_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48cb50_0, 2000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fcabb48c890_0, 2000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fcabb48cd20_0, 2000;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fcabb48c7c0_0, 2000;
    %jmp T_5.11;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48cc90_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48ce40_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48c920_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48c9d0_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48ca70_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48cb50_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48c890_0, 2000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fcabb48cd20_0, 2000;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fcabb48c7c0_0, 2000;
    %jmp T_5.11;
T_5.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48cc90_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48ce40_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48c920_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48c9d0_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48ca70_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48cb50_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48c890_0, 2000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fcabb48cd20_0, 2000;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fcabb48c7c0_0, 2000;
    %jmp T_5.11;
T_5.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48cc90_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48ce40_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48c920_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48c9d0_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48ca70_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48cb50_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48c890_0, 2000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fcabb48cd20_0, 2000;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fcabb48c7c0_0, 2000;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48cc90_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48ce40_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48c920_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48c9d0_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48ca70_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48cb50_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48c890_0, 2000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fcabb48cd20_0, 2000;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fcabb48c7c0_0, 2000;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fcabb48cc90_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48ce40_0, 2000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fcabb48c920_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48c9d0_0, 2000;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7fcabb48ca70_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48cb50_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48c890_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48cd20_0, 2000;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fcabb48c7c0_0, 2000;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7fcabb48cc90_0, 2000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fcabb48ce40_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48c920_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48c9d0_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48ca70_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48cb50_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48c890_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48cd20_0, 2000;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fcabb48c7c0_0, 2000;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fcabb48f010;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fcabb48fd20_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x7fcabb48fd20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0x7fcabb48fd20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcabb48fdd0, 0, 4;
    %load/vec4 v0x7fcabb48fd20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fcabb48fd20_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x7fcabb48f010;
T_7 ;
    %wait E_0x7fcabb48e270;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x7fcabb48fdd0, 0, 4;
    %load/vec4 v0x7fcabb48f800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7fcabb48f750_0;
    %pad/u 32;
    %cmpi/ne 31, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x7fcabb48f460_0;
    %load/vec4 v0x7fcabb48f750_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x7fcabb48fdd0, 0, 4;
T_7.2 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fcabb48bf60;
T_8 ;
    %wait E_0x7fcabb48c150;
    %load/vec4 v0x7fcabb48c240_0;
    %pad/u 33;
    %store/vec4 v0x7fcabb48c3a0_0, 0, 33;
    %load/vec4 v0x7fcabb48c3a0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 5, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x7fcabb48c3a0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 37, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x7fcabb48c3a0_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x7fcabb48c2f0_0, 0, 1;
    %load/vec4 v0x7fcabb48c2f0_0;
    %replicate 38;
    %load/vec4 v0x7fcabb48c3a0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fcabb48c180_0, 0, 64;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fcabb48c3a0_0;
    %parti/s 8, 24, 6;
    %cmpi/e 84, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fcabb48c3a0_0;
    %parti/s 8, 24, 6;
    %cmpi/e 180, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fcabb48c3a0_0;
    %parti/s 8, 24, 6;
    %cmpi/e 181, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x7fcabb48c3a0_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0x7fcabb48c2f0_0, 0, 1;
    %load/vec4 v0x7fcabb48c2f0_0;
    %replicate 45;
    %load/vec4 v0x7fcabb48c3a0_0;
    %parti/s 19, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fcabb48c180_0, 0, 64;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x7fcabb48c3a0_0;
    %parti/s 11, 21, 6;
    %cmpi/e 1984, 0, 11;
    %flag_mov 8, 4;
    %load/vec4 v0x7fcabb48c3a0_0;
    %parti/s 11, 21, 6;
    %cmpi/e 1986, 0, 11;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fcabb48c3a0_0;
    %parti/s 11, 21, 6;
    %cmpi/e 450, 0, 11;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fcabb48c3a0_0;
    %parti/s 11, 21, 6;
    %cmpi/e 448, 0, 11;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fcabb48c3a0_0;
    %parti/s 11, 21, 6;
    %cmpi/e 960, 0, 11;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fcabb48c3a0_0;
    %parti/s 11, 21, 6;
    %cmpi/e 962, 0, 11;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fcabb48c3a0_0;
    %parti/s 11, 21, 6;
    %cmpi/e 1472, 0, 11;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fcabb48c3a0_0;
    %parti/s 11, 21, 6;
    %cmpi/e 1476, 0, 11;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fcabb48c3a0_0;
    %parti/s 11, 21, 6;
    %cmpi/e 1600, 0, 11;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fcabb48c3a0_0;
    %parti/s 11, 21, 6;
    %cmpi/e 1602, 0, 11;
    %flag_or 4, 8;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0x7fcabb48c3a0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0x7fcabb48c2f0_0, 0, 1;
    %load/vec4 v0x7fcabb48c2f0_0;
    %replicate 55;
    %load/vec4 v0x7fcabb48c3a0_0;
    %parti/s 9, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fcabb48c180_0, 0, 64;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x7fcabb48c3a0_0;
    %parti/s 10, 22, 6;
    %cmpi/e 712, 0, 10;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v0x7fcabb48c3a0_0;
    %parti/s 1, 21, 6;
    %store/vec4 v0x7fcabb48c2f0_0, 0, 1;
    %pushi/vec4 0, 0, 52;
    %load/vec4 v0x7fcabb48c3a0_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fcabb48c180_0, 0, 64;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x7fcabb48c3a0_0;
    %parti/s 11, 21, 6;
    %cmpi/e 1691, 0, 11;
    %jmp/0xz  T_8.8, 4;
    %load/vec4 v0x7fcabb48c3a0_0;
    %parti/s 1, 15, 5;
    %store/vec4 v0x7fcabb48c2f0_0, 0, 1;
    %load/vec4 v0x7fcabb48c2f0_0;
    %replicate 58;
    %load/vec4 v0x7fcabb48c3a0_0;
    %parti/s 6, 10, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fcabb48c180_0, 0, 64;
    %jmp T_8.9;
T_8.8 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x7fcabb48c180_0, 0, 64;
T_8.9 ;
T_8.7 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fcabb48ba60;
T_9 ;
    %wait E_0x7fcabb48bc90;
    %load/vec4 v0x7fcabb48bda0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fcabb48bce0_0, 2000;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fcabb48bda0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_9.2, 4;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7fcabb48bce0_0, 2000;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7fcabb48bda0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v0x7fcabb48be50_0;
    %cmpi/e 1424, 0, 11;
    %flag_mov 8, 4;
    %load/vec4 v0x7fcabb48be50_0;
    %cmpi/e 1425, 0, 11;
    %flag_or 4, 8;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fcabb48bce0_0, 2000;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x7fcabb48be50_0;
    %cmpi/e 1112, 0, 11;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fcabb48bce0_0, 2000;
    %jmp T_9.9;
T_9.8 ;
    %load/vec4 v0x7fcabb48be50_0;
    %cmpi/e 1624, 0, 11;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fcabb48bce0_0, 2000;
    %jmp T_9.11;
T_9.10 ;
    %load/vec4 v0x7fcabb48be50_0;
    %cmpi/e 1104, 0, 11;
    %jmp/0xz  T_9.12, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fcabb48bce0_0, 2000;
    %jmp T_9.13;
T_9.12 ;
    %load/vec4 v0x7fcabb48be50_0;
    %cmpi/e 1360, 0, 11;
    %flag_mov 8, 4;
    %load/vec4 v0x7fcabb48be50_0;
    %cmpi/e 712, 0, 11;
    %flag_or 4, 8;
    %jmp/0xz  T_9.14, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fcabb48bce0_0, 2000;
    %jmp T_9.15;
T_9.14 ;
    %load/vec4 v0x7fcabb48be50_0;
    %cmpi/e 1691, 0, 11;
    %jmp/0xz  T_9.16, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7fcabb48bce0_0, 2000;
T_9.16 ;
T_9.15 ;
T_9.13 ;
T_9.11 ;
T_9.9 ;
T_9.7 ;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fcabb48dfe0;
T_10 ;
    %wait E_0x7fcabb48e2e0;
    %load/vec4 v0x7fcabb48e330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %jmp T_10.7;
T_10.0 ;
    %load/vec4 v0x7fcabb48e400_0;
    %load/vec4 v0x7fcabb48e4a0_0;
    %and;
    %assign/vec4 v0x7fcabb48e560_0, 20000;
    %jmp T_10.7;
T_10.1 ;
    %load/vec4 v0x7fcabb48e400_0;
    %load/vec4 v0x7fcabb48e4a0_0;
    %or;
    %assign/vec4 v0x7fcabb48e560_0, 20000;
    %jmp T_10.7;
T_10.2 ;
    %load/vec4 v0x7fcabb48e400_0;
    %ix/getv 4, v0x7fcabb48e4a0_0;
    %shiftl 4;
    %assign/vec4 v0x7fcabb48e560_0, 20000;
    %jmp T_10.7;
T_10.3 ;
    %load/vec4 v0x7fcabb48e400_0;
    %ix/getv 4, v0x7fcabb48e4a0_0;
    %shiftr 4;
    %assign/vec4 v0x7fcabb48e560_0, 20000;
    %jmp T_10.7;
T_10.4 ;
    %load/vec4 v0x7fcabb48e400_0;
    %load/vec4 v0x7fcabb48e4a0_0;
    %add;
    %assign/vec4 v0x7fcabb48e560_0, 20000;
    %jmp T_10.7;
T_10.5 ;
    %load/vec4 v0x7fcabb48e400_0;
    %load/vec4 v0x7fcabb48e4a0_0;
    %sub;
    %assign/vec4 v0x7fcabb48e560_0, 20000;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x7fcabb48e4a0_0;
    %assign/vec4 v0x7fcabb48e560_0, 20000;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fcabb48dfe0;
T_11 ;
    %wait E_0x7fcabb48e2a0;
    %load/vec4 v0x7fcabb48e560_0;
    %cmpi/e 0, 0, 64;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fcabb48e6f0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcabb48e6f0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fcabb48cfd0;
T_12 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x7fcabb48d3c0_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x7fcabb48d480_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.data.initset, S_0x7fcabb48d200;
    %join;
    %pushi/vec4 8, 0, 64;
    %store/vec4 v0x7fcabb48d3c0_0, 0, 64;
    %pushi/vec4 10, 0, 64;
    %store/vec4 v0x7fcabb48d480_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.data.initset, S_0x7fcabb48d200;
    %join;
    %pushi/vec4 16, 0, 64;
    %store/vec4 v0x7fcabb48d3c0_0, 0, 64;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v0x7fcabb48d480_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.data.initset, S_0x7fcabb48d200;
    %join;
    %pushi/vec4 24, 0, 64;
    %store/vec4 v0x7fcabb48d3c0_0, 0, 64;
    %pushi/vec4 4290684894, 0, 36;
    %concati/vec4 182185727, 0, 28;
    %store/vec4 v0x7fcabb48d480_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.data.initset, S_0x7fcabb48d200;
    %join;
    %pushi/vec4 32, 0, 64;
    %store/vec4 v0x7fcabb48d3c0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x7fcabb48d480_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.data.initset, S_0x7fcabb48d200;
    %join;
    %end;
    .thread T_12;
    .scope S_0x7fcabb48cfd0;
T_13 ;
    %wait E_0x7fcabb48d1c0;
    %load/vec4 v0x7fcabb48d690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %ix/getv 4, v0x7fcabb48d530_0;
    %load/vec4a v0x7fcabb48d980, 4;
    %ix/load 4, 56, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fcabb48d810_0, 4, 5;
    %load/vec4 v0x7fcabb48d530_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x7fcabb48d980, 4;
    %ix/load 4, 48, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fcabb48d810_0, 4, 5;
    %load/vec4 v0x7fcabb48d530_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x7fcabb48d980, 4;
    %ix/load 4, 40, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fcabb48d810_0, 4, 5;
    %load/vec4 v0x7fcabb48d530_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x7fcabb48d980, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fcabb48d810_0, 4, 5;
    %load/vec4 v0x7fcabb48d530_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x7fcabb48d980, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fcabb48d810_0, 4, 5;
    %load/vec4 v0x7fcabb48d530_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x7fcabb48d980, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fcabb48d810_0, 4, 5;
    %load/vec4 v0x7fcabb48d530_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x7fcabb48d980, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fcabb48d810_0, 4, 5;
    %load/vec4 v0x7fcabb48d530_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x7fcabb48d980, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fcabb48d810_0, 4, 5;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fcabb48cfd0;
T_14 ;
    %wait E_0x7fcabb48d1c0;
    %load/vec4 v0x7fcabb48d760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x7fcabb48d8e0_0;
    %parti/s 8, 56, 7;
    %ix/getv 3, v0x7fcabb48d530_0;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x7fcabb48d980, 0, 4;
    %load/vec4 v0x7fcabb48d8e0_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x7fcabb48d530_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x7fcabb48d980, 0, 4;
    %load/vec4 v0x7fcabb48d8e0_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x7fcabb48d530_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x7fcabb48d980, 0, 4;
    %load/vec4 v0x7fcabb48d8e0_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x7fcabb48d530_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x7fcabb48d980, 0, 4;
    %load/vec4 v0x7fcabb48d8e0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x7fcabb48d530_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x7fcabb48d980, 0, 4;
    %load/vec4 v0x7fcabb48d8e0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7fcabb48d530_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x7fcabb48d980, 0, 4;
    %load/vec4 v0x7fcabb48d8e0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7fcabb48d530_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x7fcabb48d980, 0, 4;
    %load/vec4 v0x7fcabb48d8e0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fcabb48d530_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x7fcabb48d980, 0, 4;
    %vpi_call 7 101 "$display", "Writing Address:%h Data:%h", v0x7fcabb48d530_0, v0x7fcabb48d8e0_0 {0 0 0};
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fcabb48b7a0;
T_15 ;
    %wait E_0x7fcabb48ba20;
    %load/vec4 v0x7fcabb490910_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x7fcabb4914e0_0;
    %store/vec4 v0x7fcabb490e80_0, 0, 64;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7fcabb490fe0_0;
    %store/vec4 v0x7fcabb490e80_0, 0, 64;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fcabb43df10;
T_16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcabb491680_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x7fcabb491960_0, 0, 64;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fcabb491890_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fcabb4919f0_0, 0, 16;
    %delay 120000, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcabb491680_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x7fcabb491960_0, 0, 64;
    %delay 120000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcabb491680_0, 0, 1;
T_16.0 ;
    %load/vec4 v0x7fcabb491710_0;
    %cmpi/u 48, 0, 64;
    %jmp/0xz T_16.1, 5;
    %delay 120000, 0;
    %vpi_call 2 102 "$display", "CurrentPC:%h", v0x7fcabb491710_0 {0 0 0};
    %jmp T_16.0;
T_16.1 ;
    %delay 120000, 0;
    %load/vec4 v0x7fcabb4917c0_0;
    %store/vec4 v0x7fcabb48b4d0_0, 0, 64;
    %pushi/vec4 15, 0, 64;
    %store/vec4 v0x7fcabb48b580_0, 0, 64;
    %pushi/vec4 2764760810, 0, 130;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 1634541617, 0, 31;
    %store/vec4 v0x7fcabb48b6f0_0, 0, 257;
    %load/vec4 v0x7fcabb491890_0;
    %store/vec4 v0x7fcabb48b630_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0x7fcabb48b320;
    %join;
    %load/vec4 v0x7fcabb48b630_0;
    %store/vec4 v0x7fcabb491890_0, 0, 8;
    %load/vec4 v0x7fcabb491890_0;
    %store/vec4 v0x7fcabb48b280_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7fcabb416b30_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.allPassed, S_0x7fcabb436960;
    %join;
T_16.2 ;
    %load/vec4 v0x7fcabb491710_0;
    %cmpi/u 120, 0, 64;
    %jmp/0xz T_16.3, 5;
    %delay 120000, 0;
    %vpi_call 2 119 "$display", "CurrentPC:%h", v0x7fcabb491710_0 {0 0 0};
    %jmp T_16.2;
T_16.3 ;
    %delay 120000, 0;
    %load/vec4 v0x7fcabb4917c0_0;
    %store/vec4 v0x7fcabb48b4d0_0, 0, 64;
    %pushi/vec4 2443359172, 0, 35;
    %concati/vec4 448585456, 0, 29;
    %store/vec4 v0x7fcabb48b580_0, 0, 64;
    %pushi/vec4 2764760810, 0, 130;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 1634541618, 0, 31;
    %store/vec4 v0x7fcabb48b6f0_0, 0, 257;
    %load/vec4 v0x7fcabb491890_0;
    %store/vec4 v0x7fcabb48b630_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0x7fcabb48b320;
    %join;
    %load/vec4 v0x7fcabb48b630_0;
    %store/vec4 v0x7fcabb491890_0, 0, 8;
    %load/vec4 v0x7fcabb491890_0;
    %store/vec4 v0x7fcabb48b280_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fcabb416b30_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.allPassed, S_0x7fcabb436960;
    %join;
    %vpi_call 2 129 "$finish" {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x7fcabb43df10;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcabb4915f0_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x7fcabb43df10;
T_18 ;
    %delay 60000, 0;
    %load/vec4 v0x7fcabb4915f0_0;
    %inv;
    %store/vec4 v0x7fcabb4915f0_0, 0, 1;
    %delay 60000, 0;
    %load/vec4 v0x7fcabb4915f0_0;
    %inv;
    %store/vec4 v0x7fcabb4915f0_0, 0, 1;
    %load/vec4 v0x7fcabb4919f0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x7fcabb4919f0_0, 0, 16;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7fcabb43df10;
T_19 ;
    %wait E_0x7fcabb461d00;
    %load/vec4 v0x7fcabb4919f0_0;
    %cmpi/e 65535, 0, 16;
    %jmp/0xz  T_19.0, 4;
    %vpi_call 2 148 "$display", "Watchdog Timer Expired." {0 0 0};
    %vpi_call 2 149 "$finish" {0 0 0};
T_19.0 ;
    %jmp T_19;
    .thread T_19, $push;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "SingleCycleProcTest.v";
    "SingleCycleProc.v";
    "ALUControl.v";
    "SignExtender.v";
    "SingleCycleControl.v";
    "DataMemory.v";
    "InstructionMemory.v";
    "ALU.v";
    "NextPCLogic.v";
    "RegisterFile.v";
