Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Feb 22 16:42:07 2023
| Host         : fedora running 64-bit Fedora release 34 (Thirty Four)
| Command      : report_timing_summary -max_paths 10 -file top_level_wrapper_sha1_timing_summary_routed.rpt -pb top_level_wrapper_sha1_timing_summary_routed.pb -rpx top_level_wrapper_sha1_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level_wrapper_sha1
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.885        0.000                      0                  142        0.148        0.000                      0                  142       49.500        0.000                       0                    73  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clock  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock              95.885        0.000                      0                  142        0.148        0.000                      0                  142       49.500        0.000                       0                    73  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack       95.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.885ns  (required time - arrival time)
  Source:                 local_memcpy_i/v008_m_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            local_memcpy_i/v008_m_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 2.473ns (59.863%)  route 1.658ns (40.137%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 105.181 - 100.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.878     5.640    local_memcpy_i/CLK
    SLICE_X109Y44        FDRE                                         r  local_memcpy_i/v008_m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y44        FDRE (Prop_fdre_C_Q)         0.419     6.059 f  local_memcpy_i/v008_m_reg[1]/Q
                         net (fo=3, routed)           0.848     6.907    local_memcpy_i/v008_m_reg_n_0_[1]
    SLICE_X108Y43        LUT1 (Prop_lut1_I0_O)        0.299     7.206 r  local_memcpy_i/v008_m[4]_i_6/O
                         net (fo=1, routed)           0.000     7.206    local_memcpy_i/v008_m[4]_i_6_n_0
    SLICE_X108Y43        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.719 r  local_memcpy_i/v008_m_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.719    local_memcpy_i/v008_m_reg[4]_i_2_n_0
    SLICE_X108Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.836 r  local_memcpy_i/v008_m_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.836    local_memcpy_i/v008_m_reg[8]_i_2_n_0
    SLICE_X108Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.953 r  local_memcpy_i/v008_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.953    local_memcpy_i/v008_m_reg[12]_i_2_n_0
    SLICE_X108Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.070 r  local_memcpy_i/v008_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.070    local_memcpy_i/v008_m_reg[16]_i_2_n_0
    SLICE_X108Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.187 r  local_memcpy_i/v008_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.187    local_memcpy_i/v008_m_reg[20]_i_2_n_0
    SLICE_X108Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.304 r  local_memcpy_i/v008_m_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.304    local_memcpy_i/v008_m_reg[24]_i_2_n_0
    SLICE_X108Y49        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.627 r  local_memcpy_i/v008_m_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.810     9.438    local_memcpy_i/data1[26]
    SLICE_X109Y48        LUT2 (Prop_lut2_I0_O)        0.334     9.771 r  local_memcpy_i/v008_m[26]_i_1/O
                         net (fo=1, routed)           0.000     9.771    local_memcpy_i/v008_m[26]_i_1_n_0
    SLICE_X109Y48        FDRE                                         r  local_memcpy_i/v008_m_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.698   105.181    local_memcpy_i/CLK
    SLICE_X109Y48        FDRE                                         r  local_memcpy_i/v008_m_reg[26]/C
                         clock pessimism              0.435   105.616    
                         clock uncertainty           -0.035   105.581    
    SLICE_X109Y48        FDRE (Setup_fdre_C_D)        0.075   105.656    local_memcpy_i/v008_m_reg[26]
  -------------------------------------------------------------------
                         required time                        105.656    
                         arrival time                          -9.771    
  -------------------------------------------------------------------
                         slack                                 95.885    

Slack (MET) :             95.885ns  (required time - arrival time)
  Source:                 local_memcpy_i/v008_m_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            local_memcpy_i/v008_m_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 2.499ns (60.499%)  route 1.632ns (39.501%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 105.181 - 100.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.878     5.640    local_memcpy_i/CLK
    SLICE_X109Y44        FDRE                                         r  local_memcpy_i/v008_m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y44        FDRE (Prop_fdre_C_Q)         0.419     6.059 f  local_memcpy_i/v008_m_reg[1]/Q
                         net (fo=3, routed)           0.848     6.907    local_memcpy_i/v008_m_reg_n_0_[1]
    SLICE_X108Y43        LUT1 (Prop_lut1_I0_O)        0.299     7.206 r  local_memcpy_i/v008_m[4]_i_6/O
                         net (fo=1, routed)           0.000     7.206    local_memcpy_i/v008_m[4]_i_6_n_0
    SLICE_X108Y43        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.719 r  local_memcpy_i/v008_m_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.719    local_memcpy_i/v008_m_reg[4]_i_2_n_0
    SLICE_X108Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.836 r  local_memcpy_i/v008_m_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.836    local_memcpy_i/v008_m_reg[8]_i_2_n_0
    SLICE_X108Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.953 r  local_memcpy_i/v008_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.953    local_memcpy_i/v008_m_reg[12]_i_2_n_0
    SLICE_X108Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.070 r  local_memcpy_i/v008_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.070    local_memcpy_i/v008_m_reg[16]_i_2_n_0
    SLICE_X108Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.187 r  local_memcpy_i/v008_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.187    local_memcpy_i/v008_m_reg[20]_i_2_n_0
    SLICE_X108Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.304 r  local_memcpy_i/v008_m_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.304    local_memcpy_i/v008_m_reg[24]_i_2_n_0
    SLICE_X108Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.421 r  local_memcpy_i/v008_m_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.422    local_memcpy_i/v008_m_reg[28]_i_2_n_0
    SLICE_X108Y50        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.661 r  local_memcpy_i/v008_m_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.783     9.444    local_memcpy_i/data1[31]
    SLICE_X109Y47        LUT2 (Prop_lut2_I0_O)        0.327     9.771 r  local_memcpy_i/v008_m[31]_i_2/O
                         net (fo=1, routed)           0.000     9.771    local_memcpy_i/v008_m[31]_i_2_n_0
    SLICE_X109Y47        FDRE                                         r  local_memcpy_i/v008_m_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.698   105.181    local_memcpy_i/CLK
    SLICE_X109Y47        FDRE                                         r  local_memcpy_i/v008_m_reg[31]/C
                         clock pessimism              0.435   105.616    
                         clock uncertainty           -0.035   105.581    
    SLICE_X109Y47        FDRE (Setup_fdre_C_D)        0.075   105.656    local_memcpy_i/v008_m_reg[31]
  -------------------------------------------------------------------
                         required time                        105.656    
                         arrival time                          -9.771    
  -------------------------------------------------------------------
                         slack                                 95.885    

Slack (MET) :             95.899ns  (required time - arrival time)
  Source:                 local_memcpy_i/v008_m_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            local_memcpy_i/v008_m_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.117ns  (logic 2.466ns (59.898%)  route 1.651ns (40.102%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 105.181 - 100.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.878     5.640    local_memcpy_i/CLK
    SLICE_X109Y44        FDRE                                         r  local_memcpy_i/v008_m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y44        FDRE (Prop_fdre_C_Q)         0.419     6.059 f  local_memcpy_i/v008_m_reg[1]/Q
                         net (fo=3, routed)           0.848     6.907    local_memcpy_i/v008_m_reg_n_0_[1]
    SLICE_X108Y43        LUT1 (Prop_lut1_I0_O)        0.299     7.206 r  local_memcpy_i/v008_m[4]_i_6/O
                         net (fo=1, routed)           0.000     7.206    local_memcpy_i/v008_m[4]_i_6_n_0
    SLICE_X108Y43        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.719 r  local_memcpy_i/v008_m_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.719    local_memcpy_i/v008_m_reg[4]_i_2_n_0
    SLICE_X108Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.836 r  local_memcpy_i/v008_m_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.836    local_memcpy_i/v008_m_reg[8]_i_2_n_0
    SLICE_X108Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.953 r  local_memcpy_i/v008_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.953    local_memcpy_i/v008_m_reg[12]_i_2_n_0
    SLICE_X108Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.070 r  local_memcpy_i/v008_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.070    local_memcpy_i/v008_m_reg[16]_i_2_n_0
    SLICE_X108Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.187 r  local_memcpy_i/v008_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.187    local_memcpy_i/v008_m_reg[20]_i_2_n_0
    SLICE_X108Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.304 r  local_memcpy_i/v008_m_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.304    local_memcpy_i/v008_m_reg[24]_i_2_n_0
    SLICE_X108Y49        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.619 r  local_memcpy_i/v008_m_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.803     9.422    local_memcpy_i/data1[28]
    SLICE_X109Y47        LUT2 (Prop_lut2_I0_O)        0.335     9.757 r  local_memcpy_i/v008_m[28]_i_1/O
                         net (fo=1, routed)           0.000     9.757    local_memcpy_i/v008_m[28]_i_1_n_0
    SLICE_X109Y47        FDRE                                         r  local_memcpy_i/v008_m_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.698   105.181    local_memcpy_i/CLK
    SLICE_X109Y47        FDRE                                         r  local_memcpy_i/v008_m_reg[28]/C
                         clock pessimism              0.435   105.616    
                         clock uncertainty           -0.035   105.581    
    SLICE_X109Y47        FDRE (Setup_fdre_C_D)        0.075   105.656    local_memcpy_i/v008_m_reg[28]
  -------------------------------------------------------------------
                         required time                        105.656    
                         arrival time                          -9.757    
  -------------------------------------------------------------------
                         slack                                 95.899    

Slack (MET) :             95.938ns  (required time - arrival time)
  Source:                 local_memcpy_i/v008_m_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            local_memcpy_i/v008_m_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 2.587ns (63.449%)  route 1.490ns (36.551%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 105.181 - 100.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.878     5.640    local_memcpy_i/CLK
    SLICE_X109Y44        FDRE                                         r  local_memcpy_i/v008_m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y44        FDRE (Prop_fdre_C_Q)         0.419     6.059 f  local_memcpy_i/v008_m_reg[1]/Q
                         net (fo=3, routed)           0.848     6.907    local_memcpy_i/v008_m_reg_n_0_[1]
    SLICE_X108Y43        LUT1 (Prop_lut1_I0_O)        0.299     7.206 r  local_memcpy_i/v008_m[4]_i_6/O
                         net (fo=1, routed)           0.000     7.206    local_memcpy_i/v008_m[4]_i_6_n_0
    SLICE_X108Y43        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.719 r  local_memcpy_i/v008_m_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.719    local_memcpy_i/v008_m_reg[4]_i_2_n_0
    SLICE_X108Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.836 r  local_memcpy_i/v008_m_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.836    local_memcpy_i/v008_m_reg[8]_i_2_n_0
    SLICE_X108Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.953 r  local_memcpy_i/v008_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.953    local_memcpy_i/v008_m_reg[12]_i_2_n_0
    SLICE_X108Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.070 r  local_memcpy_i/v008_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.070    local_memcpy_i/v008_m_reg[16]_i_2_n_0
    SLICE_X108Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.187 r  local_memcpy_i/v008_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.187    local_memcpy_i/v008_m_reg[20]_i_2_n_0
    SLICE_X108Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.304 r  local_memcpy_i/v008_m_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.304    local_memcpy_i/v008_m_reg[24]_i_2_n_0
    SLICE_X108Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.421 r  local_memcpy_i/v008_m_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.422    local_memcpy_i/v008_m_reg[28]_i_2_n_0
    SLICE_X108Y50        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.745 r  local_memcpy_i/v008_m_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.642     9.387    local_memcpy_i/data1[30]
    SLICE_X109Y48        LUT2 (Prop_lut2_I0_O)        0.331     9.718 r  local_memcpy_i/v008_m[30]_i_1/O
                         net (fo=1, routed)           0.000     9.718    local_memcpy_i/v008_m[30]_i_1_n_0
    SLICE_X109Y48        FDRE                                         r  local_memcpy_i/v008_m_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.698   105.181    local_memcpy_i/CLK
    SLICE_X109Y48        FDRE                                         r  local_memcpy_i/v008_m_reg[30]/C
                         clock pessimism              0.435   105.616    
                         clock uncertainty           -0.035   105.581    
    SLICE_X109Y48        FDRE (Setup_fdre_C_D)        0.075   105.656    local_memcpy_i/v008_m_reg[30]
  -------------------------------------------------------------------
                         required time                        105.656    
                         arrival time                          -9.718    
  -------------------------------------------------------------------
                         slack                                 95.938    

Slack (MET) :             95.974ns  (required time - arrival time)
  Source:                 local_memcpy_i/v008_m_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            local_memcpy_i/v008_m_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.042ns  (logic 2.476ns (61.263%)  route 1.566ns (38.737%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 105.181 - 100.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.878     5.640    local_memcpy_i/CLK
    SLICE_X109Y44        FDRE                                         r  local_memcpy_i/v008_m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y44        FDRE (Prop_fdre_C_Q)         0.419     6.059 f  local_memcpy_i/v008_m_reg[1]/Q
                         net (fo=3, routed)           0.848     6.907    local_memcpy_i/v008_m_reg_n_0_[1]
    SLICE_X108Y43        LUT1 (Prop_lut1_I0_O)        0.299     7.206 r  local_memcpy_i/v008_m[4]_i_6/O
                         net (fo=1, routed)           0.000     7.206    local_memcpy_i/v008_m[4]_i_6_n_0
    SLICE_X108Y43        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.719 r  local_memcpy_i/v008_m_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.719    local_memcpy_i/v008_m_reg[4]_i_2_n_0
    SLICE_X108Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.836 r  local_memcpy_i/v008_m_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.836    local_memcpy_i/v008_m_reg[8]_i_2_n_0
    SLICE_X108Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.953 r  local_memcpy_i/v008_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.953    local_memcpy_i/v008_m_reg[12]_i_2_n_0
    SLICE_X108Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.070 r  local_memcpy_i/v008_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.070    local_memcpy_i/v008_m_reg[16]_i_2_n_0
    SLICE_X108Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.187 r  local_memcpy_i/v008_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.187    local_memcpy_i/v008_m_reg[20]_i_2_n_0
    SLICE_X108Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.304 r  local_memcpy_i/v008_m_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.304    local_memcpy_i/v008_m_reg[24]_i_2_n_0
    SLICE_X108Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.421 r  local_memcpy_i/v008_m_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.422    local_memcpy_i/v008_m_reg[28]_i_2_n_0
    SLICE_X108Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.641 r  local_memcpy_i/v008_m_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.717     9.358    local_memcpy_i/data1[29]
    SLICE_X109Y47        LUT2 (Prop_lut2_I0_O)        0.324     9.682 r  local_memcpy_i/v008_m[29]_i_1/O
                         net (fo=1, routed)           0.000     9.682    local_memcpy_i/v008_m[29]_i_1_n_0
    SLICE_X109Y47        FDRE                                         r  local_memcpy_i/v008_m_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.698   105.181    local_memcpy_i/CLK
    SLICE_X109Y47        FDRE                                         r  local_memcpy_i/v008_m_reg[29]/C
                         clock pessimism              0.435   105.616    
                         clock uncertainty           -0.035   105.581    
    SLICE_X109Y47        FDRE (Setup_fdre_C_D)        0.075   105.656    local_memcpy_i/v008_m_reg[29]
  -------------------------------------------------------------------
                         required time                        105.656    
                         arrival time                          -9.682    
  -------------------------------------------------------------------
                         slack                                 95.974    

Slack (MET) :             96.003ns  (required time - arrival time)
  Source:                 local_memcpy_i/v008_m_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            local_memcpy_i/v008_m_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 2.382ns (59.376%)  route 1.630ns (40.624%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 105.180 - 100.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.878     5.640    local_memcpy_i/CLK
    SLICE_X109Y44        FDRE                                         r  local_memcpy_i/v008_m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y44        FDRE (Prop_fdre_C_Q)         0.419     6.059 f  local_memcpy_i/v008_m_reg[1]/Q
                         net (fo=3, routed)           0.848     6.907    local_memcpy_i/v008_m_reg_n_0_[1]
    SLICE_X108Y43        LUT1 (Prop_lut1_I0_O)        0.299     7.206 r  local_memcpy_i/v008_m[4]_i_6/O
                         net (fo=1, routed)           0.000     7.206    local_memcpy_i/v008_m[4]_i_6_n_0
    SLICE_X108Y43        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.719 r  local_memcpy_i/v008_m_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.719    local_memcpy_i/v008_m_reg[4]_i_2_n_0
    SLICE_X108Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.836 r  local_memcpy_i/v008_m_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.836    local_memcpy_i/v008_m_reg[8]_i_2_n_0
    SLICE_X108Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.953 r  local_memcpy_i/v008_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.953    local_memcpy_i/v008_m_reg[12]_i_2_n_0
    SLICE_X108Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.070 r  local_memcpy_i/v008_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.070    local_memcpy_i/v008_m_reg[16]_i_2_n_0
    SLICE_X108Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.187 r  local_memcpy_i/v008_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.187    local_memcpy_i/v008_m_reg[20]_i_2_n_0
    SLICE_X108Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.304 r  local_memcpy_i/v008_m_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.304    local_memcpy_i/v008_m_reg[24]_i_2_n_0
    SLICE_X108Y49        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.543 r  local_memcpy_i/v008_m_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.782     9.325    local_memcpy_i/data1[27]
    SLICE_X109Y46        LUT2 (Prop_lut2_I0_O)        0.327     9.652 r  local_memcpy_i/v008_m[27]_i_1/O
                         net (fo=1, routed)           0.000     9.652    local_memcpy_i/v008_m[27]_i_1_n_0
    SLICE_X109Y46        FDRE                                         r  local_memcpy_i/v008_m_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.697   105.180    local_memcpy_i/CLK
    SLICE_X109Y46        FDRE                                         r  local_memcpy_i/v008_m_reg[27]/C
                         clock pessimism              0.435   105.615    
                         clock uncertainty           -0.035   105.580    
    SLICE_X109Y46        FDRE (Setup_fdre_C_D)        0.075   105.655    local_memcpy_i/v008_m_reg[27]
  -------------------------------------------------------------------
                         required time                        105.655    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                 96.003    

Slack (MET) :             96.085ns  (required time - arrival time)
  Source:                 local_memcpy_i/v008_m_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            local_memcpy_i/v008_m_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 2.356ns (59.943%)  route 1.574ns (40.057%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 105.181 - 100.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.878     5.640    local_memcpy_i/CLK
    SLICE_X109Y44        FDRE                                         r  local_memcpy_i/v008_m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y44        FDRE (Prop_fdre_C_Q)         0.419     6.059 f  local_memcpy_i/v008_m_reg[1]/Q
                         net (fo=3, routed)           0.848     6.907    local_memcpy_i/v008_m_reg_n_0_[1]
    SLICE_X108Y43        LUT1 (Prop_lut1_I0_O)        0.299     7.206 r  local_memcpy_i/v008_m[4]_i_6/O
                         net (fo=1, routed)           0.000     7.206    local_memcpy_i/v008_m[4]_i_6_n_0
    SLICE_X108Y43        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.719 r  local_memcpy_i/v008_m_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.719    local_memcpy_i/v008_m_reg[4]_i_2_n_0
    SLICE_X108Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.836 r  local_memcpy_i/v008_m_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.836    local_memcpy_i/v008_m_reg[8]_i_2_n_0
    SLICE_X108Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.953 r  local_memcpy_i/v008_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.953    local_memcpy_i/v008_m_reg[12]_i_2_n_0
    SLICE_X108Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.070 r  local_memcpy_i/v008_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.070    local_memcpy_i/v008_m_reg[16]_i_2_n_0
    SLICE_X108Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.187 r  local_memcpy_i/v008_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.187    local_memcpy_i/v008_m_reg[20]_i_2_n_0
    SLICE_X108Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.304 r  local_memcpy_i/v008_m_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.304    local_memcpy_i/v008_m_reg[24]_i_2_n_0
    SLICE_X108Y49        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.523 r  local_memcpy_i/v008_m_reg[28]_i_2/O[0]
                         net (fo=1, routed)           0.726     9.250    local_memcpy_i/data1[25]
    SLICE_X109Y48        LUT2 (Prop_lut2_I0_O)        0.321     9.571 r  local_memcpy_i/v008_m[25]_i_1/O
                         net (fo=1, routed)           0.000     9.571    local_memcpy_i/v008_m[25]_i_1_n_0
    SLICE_X109Y48        FDRE                                         r  local_memcpy_i/v008_m_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.698   105.181    local_memcpy_i/CLK
    SLICE_X109Y48        FDRE                                         r  local_memcpy_i/v008_m_reg[25]/C
                         clock pessimism              0.435   105.616    
                         clock uncertainty           -0.035   105.581    
    SLICE_X109Y48        FDRE (Setup_fdre_C_D)        0.075   105.656    local_memcpy_i/v008_m_reg[25]
  -------------------------------------------------------------------
                         required time                        105.656    
                         arrival time                          -9.571    
  -------------------------------------------------------------------
                         slack                                 96.085    

Slack (MET) :             96.094ns  (required time - arrival time)
  Source:                 local_memcpy_i/v008_m_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            local_memcpy_i/v008_m_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 2.354ns (60.047%)  route 1.566ns (39.953%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 105.180 - 100.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.878     5.640    local_memcpy_i/CLK
    SLICE_X109Y44        FDRE                                         r  local_memcpy_i/v008_m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y44        FDRE (Prop_fdre_C_Q)         0.419     6.059 f  local_memcpy_i/v008_m_reg[1]/Q
                         net (fo=3, routed)           0.848     6.907    local_memcpy_i/v008_m_reg_n_0_[1]
    SLICE_X108Y43        LUT1 (Prop_lut1_I0_O)        0.299     7.206 r  local_memcpy_i/v008_m[4]_i_6/O
                         net (fo=1, routed)           0.000     7.206    local_memcpy_i/v008_m[4]_i_6_n_0
    SLICE_X108Y43        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.719 r  local_memcpy_i/v008_m_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.719    local_memcpy_i/v008_m_reg[4]_i_2_n_0
    SLICE_X108Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.836 r  local_memcpy_i/v008_m_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.836    local_memcpy_i/v008_m_reg[8]_i_2_n_0
    SLICE_X108Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.953 r  local_memcpy_i/v008_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.953    local_memcpy_i/v008_m_reg[12]_i_2_n_0
    SLICE_X108Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.070 r  local_memcpy_i/v008_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.070    local_memcpy_i/v008_m_reg[16]_i_2_n_0
    SLICE_X108Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.187 r  local_memcpy_i/v008_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.187    local_memcpy_i/v008_m_reg[20]_i_2_n_0
    SLICE_X108Y48        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.510 r  local_memcpy_i/v008_m_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.718     9.229    local_memcpy_i/data1[22]
    SLICE_X109Y46        LUT2 (Prop_lut2_I0_O)        0.332     9.561 r  local_memcpy_i/v008_m[22]_i_1/O
                         net (fo=1, routed)           0.000     9.561    local_memcpy_i/v008_m[22]_i_1_n_0
    SLICE_X109Y46        FDRE                                         r  local_memcpy_i/v008_m_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.697   105.180    local_memcpy_i/CLK
    SLICE_X109Y46        FDRE                                         r  local_memcpy_i/v008_m_reg[22]/C
                         clock pessimism              0.435   105.615    
                         clock uncertainty           -0.035   105.580    
    SLICE_X109Y46        FDRE (Setup_fdre_C_D)        0.075   105.655    local_memcpy_i/v008_m_reg[22]
  -------------------------------------------------------------------
                         required time                        105.655    
                         arrival time                          -9.561    
  -------------------------------------------------------------------
                         slack                                 96.094    

Slack (MET) :             96.099ns  (required time - arrival time)
  Source:                 local_memcpy_i/v008_m_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            local_memcpy_i/v008_m_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 2.265ns (57.832%)  route 1.652ns (42.168%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 105.181 - 100.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.878     5.640    local_memcpy_i/CLK
    SLICE_X109Y44        FDRE                                         r  local_memcpy_i/v008_m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y44        FDRE (Prop_fdre_C_Q)         0.419     6.059 f  local_memcpy_i/v008_m_reg[1]/Q
                         net (fo=3, routed)           0.848     6.907    local_memcpy_i/v008_m_reg_n_0_[1]
    SLICE_X108Y43        LUT1 (Prop_lut1_I0_O)        0.299     7.206 r  local_memcpy_i/v008_m[4]_i_6/O
                         net (fo=1, routed)           0.000     7.206    local_memcpy_i/v008_m[4]_i_6_n_0
    SLICE_X108Y43        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.719 r  local_memcpy_i/v008_m_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.719    local_memcpy_i/v008_m_reg[4]_i_2_n_0
    SLICE_X108Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.836 r  local_memcpy_i/v008_m_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.836    local_memcpy_i/v008_m_reg[8]_i_2_n_0
    SLICE_X108Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.953 r  local_memcpy_i/v008_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.953    local_memcpy_i/v008_m_reg[12]_i_2_n_0
    SLICE_X108Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.070 r  local_memcpy_i/v008_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.070    local_memcpy_i/v008_m_reg[16]_i_2_n_0
    SLICE_X108Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.187 r  local_memcpy_i/v008_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.187    local_memcpy_i/v008_m_reg[20]_i_2_n_0
    SLICE_X108Y48        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.426 r  local_memcpy_i/v008_m_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.804     9.230    local_memcpy_i/data1[23]
    SLICE_X109Y47        LUT2 (Prop_lut2_I0_O)        0.327     9.557 r  local_memcpy_i/v008_m[23]_i_1/O
                         net (fo=1, routed)           0.000     9.557    local_memcpy_i/v008_m[23]_i_1_n_0
    SLICE_X109Y47        FDRE                                         r  local_memcpy_i/v008_m_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.698   105.181    local_memcpy_i/CLK
    SLICE_X109Y47        FDRE                                         r  local_memcpy_i/v008_m_reg[23]/C
                         clock pessimism              0.435   105.616    
                         clock uncertainty           -0.035   105.581    
    SLICE_X109Y47        FDRE (Setup_fdre_C_D)        0.075   105.656    local_memcpy_i/v008_m_reg[23]
  -------------------------------------------------------------------
                         required time                        105.656    
                         arrival time                          -9.557    
  -------------------------------------------------------------------
                         slack                                 96.099    

Slack (MET) :             96.112ns  (required time - arrival time)
  Source:                 local_memcpy_i/v008_m_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            local_memcpy_i/v008_m_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 2.211ns (57.278%)  route 1.649ns (42.722%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 105.181 - 100.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.878     5.640    local_memcpy_i/CLK
    SLICE_X109Y44        FDRE                                         r  local_memcpy_i/v008_m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y44        FDRE (Prop_fdre_C_Q)         0.419     6.059 f  local_memcpy_i/v008_m_reg[1]/Q
                         net (fo=3, routed)           0.848     6.907    local_memcpy_i/v008_m_reg_n_0_[1]
    SLICE_X108Y43        LUT1 (Prop_lut1_I0_O)        0.299     7.206 r  local_memcpy_i/v008_m[4]_i_6/O
                         net (fo=1, routed)           0.000     7.206    local_memcpy_i/v008_m[4]_i_6_n_0
    SLICE_X108Y43        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.719 r  local_memcpy_i/v008_m_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.719    local_memcpy_i/v008_m_reg[4]_i_2_n_0
    SLICE_X108Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.836 r  local_memcpy_i/v008_m_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.836    local_memcpy_i/v008_m_reg[8]_i_2_n_0
    SLICE_X108Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.953 r  local_memcpy_i/v008_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.953    local_memcpy_i/v008_m_reg[12]_i_2_n_0
    SLICE_X108Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.070 r  local_memcpy_i/v008_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.070    local_memcpy_i/v008_m_reg[16]_i_2_n_0
    SLICE_X108Y47        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.393 r  local_memcpy_i/v008_m_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.801     9.195    local_memcpy_i/data1[18]
    SLICE_X109Y48        LUT2 (Prop_lut2_I0_O)        0.306     9.501 r  local_memcpy_i/v008_m[18]_i_1/O
                         net (fo=1, routed)           0.000     9.501    local_memcpy_i/v008_m[18]_i_1_n_0
    SLICE_X109Y48        FDRE                                         r  local_memcpy_i/v008_m_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.698   105.181    local_memcpy_i/CLK
    SLICE_X109Y48        FDRE                                         r  local_memcpy_i/v008_m_reg[18]/C
                         clock pessimism              0.435   105.616    
                         clock uncertainty           -0.035   105.581    
    SLICE_X109Y48        FDRE (Setup_fdre_C_D)        0.031   105.612    local_memcpy_i/v008_m_reg[18]
  -------------------------------------------------------------------
                         required time                        105.612    
                         arrival time                          -9.500    
  -------------------------------------------------------------------
                         slack                                 96.112    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 local_memcpy_i/v008_m_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            local_memcpy_i/opt_temp_000_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.706%)  route 0.103ns (42.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.639     1.736    local_memcpy_i/CLK
    SLICE_X109Y44        FDRE                                         r  local_memcpy_i/v008_m_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y44        FDRE (Prop_fdre_C_Q)         0.141     1.877 r  local_memcpy_i/v008_m_reg[6]/Q
                         net (fo=3, routed)           0.103     1.980    local_memcpy_i/v008_m_reg_n_0_[6]
    SLICE_X108Y44        FDRE                                         r  local_memcpy_i/opt_temp_000_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.910     2.104    local_memcpy_i/CLK
    SLICE_X108Y44        FDRE                                         r  local_memcpy_i/opt_temp_000_reg[6]/C
                         clock pessimism             -0.355     1.749    
    SLICE_X108Y44        FDRE (Hold_fdre_C_D)         0.083     1.832    local_memcpy_i/opt_temp_000_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 local_memcpy_i/v008_m_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            local_memcpy_i/opt_temp_000_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.202%)  route 0.110ns (43.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.640     1.737    local_memcpy_i/CLK
    SLICE_X109Y47        FDRE                                         r  local_memcpy_i/v008_m_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y47        FDRE (Prop_fdre_C_Q)         0.141     1.878 r  local_memcpy_i/v008_m_reg[14]/Q
                         net (fo=3, routed)           0.110     1.988    local_memcpy_i/v008_m_reg_n_0_[14]
    SLICE_X107Y46        FDRE                                         r  local_memcpy_i/opt_temp_000_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.910     2.104    local_memcpy_i/CLK
    SLICE_X107Y46        FDRE                                         r  local_memcpy_i/opt_temp_000_reg[14]/C
                         clock pessimism             -0.352     1.752    
    SLICE_X107Y46        FDRE (Hold_fdre_C_D)         0.072     1.824    local_memcpy_i/opt_temp_000_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 local_memcpy_i/v008_m_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            local_memcpy_i/opt_temp_000_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.639     1.736    local_memcpy_i/CLK
    SLICE_X109Y46        FDRE                                         r  local_memcpy_i/v008_m_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y46        FDRE (Prop_fdre_C_Q)         0.141     1.877 r  local_memcpy_i/v008_m_reg[11]/Q
                         net (fo=3, routed)           0.113     1.990    local_memcpy_i/v008_m_reg_n_0_[11]
    SLICE_X107Y46        FDRE                                         r  local_memcpy_i/opt_temp_000_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.910     2.104    local_memcpy_i/CLK
    SLICE_X107Y46        FDRE                                         r  local_memcpy_i/opt_temp_000_reg[11]/C
                         clock pessimism             -0.352     1.752    
    SLICE_X107Y46        FDRE (Hold_fdre_C_D)         0.066     1.818    local_memcpy_i/opt_temp_000_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 local_memcpy_i/v008_m_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            local_memcpy_i/opt_temp_000_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.640     1.737    local_memcpy_i/CLK
    SLICE_X109Y47        FDRE                                         r  local_memcpy_i/v008_m_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y47        FDRE (Prop_fdre_C_Q)         0.141     1.878 r  local_memcpy_i/v008_m_reg[16]/Q
                         net (fo=3, routed)           0.113     1.991    local_memcpy_i/v008_m_reg_n_0_[16]
    SLICE_X107Y47        FDRE                                         r  local_memcpy_i/opt_temp_000_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.911     2.105    local_memcpy_i/CLK
    SLICE_X107Y47        FDRE                                         r  local_memcpy_i/opt_temp_000_reg[16]/C
                         clock pessimism             -0.352     1.753    
    SLICE_X107Y47        FDRE (Hold_fdre_C_D)         0.066     1.819    local_memcpy_i/opt_temp_000_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 local_memcpy_i/v008_m_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            local_memcpy_i/opt_temp_000_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.916%)  route 0.125ns (47.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.640     1.737    local_memcpy_i/CLK
    SLICE_X109Y48        FDRE                                         r  local_memcpy_i/v008_m_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y48        FDRE (Prop_fdre_C_Q)         0.141     1.878 r  local_memcpy_i/v008_m_reg[13]/Q
                         net (fo=3, routed)           0.125     2.003    local_memcpy_i/v008_m_reg_n_0_[13]
    SLICE_X108Y46        FDRE                                         r  local_memcpy_i/opt_temp_000_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.910     2.104    local_memcpy_i/CLK
    SLICE_X108Y46        FDRE                                         r  local_memcpy_i/opt_temp_000_reg[13]/C
                         clock pessimism             -0.352     1.752    
    SLICE_X108Y46        FDRE (Hold_fdre_C_D)         0.059     1.811    local_memcpy_i/opt_temp_000_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 local_memcpy_i/var1_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            local_memcpy_i/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.576%)  route 0.121ns (39.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.641     1.738    local_memcpy_i/CLK
    SLICE_X110Y48        FDRE                                         r  local_memcpy_i/var1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDRE (Prop_fdre_C_Q)         0.141     1.879 r  local_memcpy_i/var1_reg/Q
                         net (fo=6, routed)           0.121     2.000    local_memcpy_i/var1
    SLICE_X111Y48        LUT6 (Prop_lut6_I1_O)        0.045     2.045 r  local_memcpy_i/state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.045    local_memcpy_i/state[2]
    SLICE_X111Y48        FDRE                                         r  local_memcpy_i/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.912     2.106    local_memcpy_i/CLK
    SLICE_X111Y48        FDRE                                         r  local_memcpy_i/state_reg[2]/C
                         clock pessimism             -0.355     1.751    
    SLICE_X111Y48        FDRE (Hold_fdre_C_D)         0.091     1.842    local_memcpy_i/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 local_memcpy_i/v008_m_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            local_memcpy_i/opt_temp_000_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.468%)  route 0.162ns (53.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.639     1.736    local_memcpy_i/CLK
    SLICE_X109Y44        FDRE                                         r  local_memcpy_i/v008_m_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y44        FDRE (Prop_fdre_C_Q)         0.141     1.877 r  local_memcpy_i/v008_m_reg[4]/Q
                         net (fo=3, routed)           0.162     2.039    local_memcpy_i/v008_m_reg_n_0_[4]
    SLICE_X108Y44        FDRE                                         r  local_memcpy_i/opt_temp_000_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.910     2.104    local_memcpy_i/CLK
    SLICE_X108Y44        FDRE                                         r  local_memcpy_i/opt_temp_000_reg[4]/C
                         clock pessimism             -0.355     1.749    
    SLICE_X108Y44        FDRE (Hold_fdre_C_D)         0.083     1.832    local_memcpy_i/opt_temp_000_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 local_memcpy_i/v008_m_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            local_memcpy_i/opt_temp_000_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.349%)  route 0.163ns (53.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.639     1.736    local_memcpy_i/CLK
    SLICE_X109Y46        FDRE                                         r  local_memcpy_i/v008_m_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y46        FDRE (Prop_fdre_C_Q)         0.141     1.877 r  local_memcpy_i/v008_m_reg[12]/Q
                         net (fo=3, routed)           0.163     2.040    local_memcpy_i/v008_m_reg_n_0_[12]
    SLICE_X107Y46        FDRE                                         r  local_memcpy_i/opt_temp_000_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.910     2.104    local_memcpy_i/CLK
    SLICE_X107Y46        FDRE                                         r  local_memcpy_i/opt_temp_000_reg[12]/C
                         clock pessimism             -0.352     1.752    
    SLICE_X107Y46        FDRE (Hold_fdre_C_D)         0.070     1.822    local_memcpy_i/opt_temp_000_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 local_memcpy_i/v008_m_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            local_memcpy_i/opt_temp_000_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.037%)  route 0.165ns (53.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.639     1.736    local_memcpy_i/CLK
    SLICE_X109Y44        FDRE                                         r  local_memcpy_i/v008_m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y44        FDRE (Prop_fdre_C_Q)         0.141     1.877 r  local_memcpy_i/v008_m_reg[0]/Q
                         net (fo=3, routed)           0.165     2.042    local_memcpy_i/v008_m_reg_n_0_[0]
    SLICE_X107Y44        FDRE                                         r  local_memcpy_i/opt_temp_000_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.910     2.104    local_memcpy_i/CLK
    SLICE_X107Y44        FDRE                                         r  local_memcpy_i/opt_temp_000_reg[0]/C
                         clock pessimism             -0.352     1.752    
    SLICE_X107Y44        FDRE (Hold_fdre_C_D)         0.070     1.822    local_memcpy_i/opt_temp_000_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 local_memcpy_i/v008_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            local_memcpy_i/opt_temp_000_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.926%)  route 0.166ns (54.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.639     1.736    local_memcpy_i/CLK
    SLICE_X109Y44        FDRE                                         r  local_memcpy_i/v008_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y44        FDRE (Prop_fdre_C_Q)         0.141     1.877 r  local_memcpy_i/v008_m_reg[2]/Q
                         net (fo=3, routed)           0.166     2.043    local_memcpy_i/v008_m_reg_n_0_[2]
    SLICE_X107Y45        FDRE                                         r  local_memcpy_i/opt_temp_000_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.910     2.104    local_memcpy_i/CLK
    SLICE_X107Y45        FDRE                                         r  local_memcpy_i/opt_temp_000_reg[2]/C
                         clock pessimism             -0.352     1.752    
    SLICE_X107Y45        FDRE (Hold_fdre_C_D)         0.070     1.822    local_memcpy_i/opt_temp_000_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X112Y49  local_memcpy_i/busy_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X111Y49  local_memcpy_i/done_int_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X107Y44  local_memcpy_i/opt_temp_000_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X107Y46  local_memcpy_i/opt_temp_000_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X107Y46  local_memcpy_i/opt_temp_000_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X107Y46  local_memcpy_i/opt_temp_000_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X108Y46  local_memcpy_i/opt_temp_000_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X107Y46  local_memcpy_i/opt_temp_000_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X107Y47  local_memcpy_i/opt_temp_000_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X112Y49  local_memcpy_i/busy_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X111Y49  local_memcpy_i/done_int_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X112Y48  local_memcpy_i/state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X111Y48  local_memcpy_i/state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X111Y48  local_memcpy_i/state_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X112Y48  local_memcpy_i/state_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X112Y48  local_memcpy_i/state_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X110Y48  local_memcpy_i/var1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X112Y49  local_memcpy_i/busy_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X111Y49  local_memcpy_i/done_int_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X112Y49  local_memcpy_i/busy_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X111Y49  local_memcpy_i/done_int_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X107Y47  local_memcpy_i/opt_temp_000_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X107Y47  local_memcpy_i/opt_temp_000_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X108Y47  local_memcpy_i/opt_temp_000_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X108Y47  local_memcpy_i/opt_temp_000_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X108Y47  local_memcpy_i/opt_temp_000_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X108Y47  local_memcpy_i/opt_temp_000_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X107Y47  local_memcpy_i/opt_temp_000_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X107Y48  local_memcpy_i/opt_temp_000_reg[24]/C



