Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,4
design__inferred_latch__count,0
design__instance__count,5079
design__instance__area,34319.2
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,119
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0014485424617305398
power__switching__total,0.0006155400769785047
power__leakage__total,3.5707255818806516E-8
power__total,0.0020641181617975235
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.302936767578911
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.3174029739989091
timing__hold__ws__corner:nom_tt_025C_1v80,0.3256911499346245
timing__setup__ws__corner:nom_tt_025C_1v80,11.575705166500708
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.325691
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,11.575706
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,6
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,119
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.33513645585048135
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.357480138942195
timing__hold__ws__corner:nom_ss_100C_1v60,0.8714786916554191
timing__setup__ws__corner:nom_ss_100C_1v60,2.744872851149397
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.871479
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,2.744873
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,119
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.28920475166586196
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.3005869249696826
timing__hold__ws__corner:nom_ff_n40C_1v95,0.10959139461668384
timing__setup__ws__corner:nom_ff_n40C_1v95,14.822123503655243
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.109591
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,14.894861
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,6
design__max_fanout_violation__count,119
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2843052818084734
clock__skew__worst_setup,0.29539890814003333
timing__hold__ws,0.10680417963453455
timing__setup__ws,2.5095268795548984
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.106804
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,2.509527
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 334.88 225.76
design__core__bbox,2.76 2.72 332.12 223.04
design__io,45
design__die__area,75602.5
design__core__area,72564.6
design__instance__count__stdcell,5079
design__instance__area__stdcell,34319.2
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.472946
design__instance__utilization__stdcell,0.472946
design__instance__count__class:buffer,4
design__instance__count__class:inverter,82
design__instance__count__class:sequential_cell,427
design__instance__count__class:multi_input_combinational_cell,2099
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,4766
design__instance__count__class:tap_cell,1037
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,72130.4
design__violations,0
design__instance__count__class:timing_repair_buffer,450
design__instance__count__class:clock_buffer,47
design__instance__count__class:clock_inverter,35
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,235
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
design__instance__count__class:antenna_cell,898
antenna_diodes_count,0
route__net,3125
route__net__special,2
route__drc_errors__iter:1,1735
route__wirelength__iter:1,82412
route__drc_errors__iter:2,1073
route__wirelength__iter:2,81679
route__drc_errors__iter:3,813
route__wirelength__iter:3,81527
route__drc_errors__iter:4,164
route__wirelength__iter:4,81357
route__drc_errors__iter:5,34
route__wirelength__iter:5,81349
route__drc_errors__iter:6,11
route__wirelength__iter:6,81349
route__drc_errors__iter:7,0
route__wirelength__iter:7,81341
route__drc_errors,0
route__wirelength,81341
route__vias,24682
route__vias__singlecut,24682
route__vias__multicut,0
design__disconnected_pin__count,14
design__critical_disconnected_pin__count,0
route__wirelength__max,416.12
timing__unannotated_net__count__corner:nom_tt_025C_1v80,74
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,74
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,74
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,119
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.29664696538846314
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.3108337286652599
timing__hold__ws__corner:min_tt_025C_1v80,0.3212521450897221
timing__setup__ws__corner:min_tt_025C_1v80,11.69843011129209
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.321252
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,11.698430
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,74
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,119
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.32720801994049425
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.34710887924203737
timing__hold__ws__corner:min_ss_100C_1v60,0.8627653280448229
timing__setup__ws__corner:min_ss_100C_1v60,2.982103537403803
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.862765
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,2.982104
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,74
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,119
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2843052818084734
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.29539890814003333
timing__hold__ws__corner:min_ff_n40C_1v95,0.10680417963453455
timing__setup__ws__corner:min_ff_n40C_1v95,14.84327014424795
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.106804
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,14.975904
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,74
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,119
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.30878769859531247
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.32256323525215774
timing__hold__ws__corner:max_tt_025C_1v80,0.3302943567695129
timing__setup__ws__corner:max_tt_025C_1v80,11.453337269444141
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.330294
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,11.453338
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,74
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,6
design__max_fanout_violation__count__corner:max_ss_100C_1v60,119
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.3451393435406501
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.36617007684630926
timing__hold__ws__corner:max_ss_100C_1v60,0.8804940359372542
timing__setup__ws__corner:max_ss_100C_1v60,2.5095268795548984
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.880494
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,2.509527
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,74
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,119
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2941340865234575
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.3050399741362437
timing__hold__ws__corner:max_ff_n40C_1v95,0.11241191629051385
timing__setup__ws__corner:max_ff_n40C_1v95,14.80328523884062
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.112412
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,14.812042
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,74
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,74
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79992
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000767387
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000763797
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000863678
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000763797
design_powergrid__voltage__worst,0.0000763797
design_powergrid__voltage__worst__net:VPWR,1.79992
design_powergrid__drop__worst,0.0000767387
design_powergrid__drop__worst__net:VPWR,0.0000767387
design_powergrid__voltage__worst__net:VGND,0.0000763797
design_powergrid__drop__worst__net:VGND,0.0000763797
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000007580000000000000271089574399585586661487468518316745758056640625
ir__drop__worst,0.00007669999999999999409396045368936256636516191065311431884765625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
