--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml ejemplo_simple.twx ejemplo_simple.ncd -o
ejemplo_simple.twr ejemplo_simple.pcf

Design file:              ejemplo_simple.ncd
Physical constraint file: ejemplo_simple.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
RESET       |    1.446(R)|   -0.026(R)|CLOCK_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Clock CLOCK to Pad
------------------+------------+------------------+--------+
                  | clk (edge) |                  | Clock  |
Destination       |   to PAD   |Internal Clock(s) | Phase  |
------------------+------------+------------------+--------+
PIN_CONTADOR<0>   |    7.835(R)|CLOCK_BUFGP       |   0.000|
PIN_CONTADOR<1>   |    6.953(R)|CLOCK_BUFGP       |   0.000|
PIN_CONTADOR<2>   |    7.531(R)|CLOCK_BUFGP       |   0.000|
PIN_CONTADOR<3>   |    7.474(R)|CLOCK_BUFGP       |   0.000|
PIN_CONTADOR<4>   |    7.271(R)|CLOCK_BUFGP       |   0.000|
PIN_CONTADOR<5>   |    7.256(R)|CLOCK_BUFGP       |   0.000|
PIN_CONTADOR<6>   |    6.983(R)|CLOCK_BUFGP       |   0.000|
PIN_CONTADOR<7>   |    7.557(R)|CLOCK_BUFGP       |   0.000|
PIN_ONDA_SALIDA<0>|    7.293(R)|CLOCK_BUFGP       |   0.000|
PIN_ONDA_SALIDA<1>|    7.019(R)|CLOCK_BUFGP       |   0.000|
PIN_ONDA_SALIDA<2>|    7.764(R)|CLOCK_BUFGP       |   0.000|
PIN_ONDA_SALIDA<3>|    7.547(R)|CLOCK_BUFGP       |   0.000|
PIN_ONDA_SALIDA<4>|    7.304(R)|CLOCK_BUFGP       |   0.000|
PIN_ONDA_SALIDA<5>|    8.157(R)|CLOCK_BUFGP       |   0.000|
PIN_ONDA_SALIDA<6>|    8.318(R)|CLOCK_BUFGP       |   0.000|
PIN_ONDA_SALIDA<7>|    9.449(R)|CLOCK_BUFGP       |   0.000|
------------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    7.826|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Feb 15 17:49:13 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4510 MB



