Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Sep 29 09:59:44 2022
| Host         : correlator2.fnal.gov running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command      : report_control_sets -verbose -file mtf7_core_top_control_sets_placed.rpt
| Design       : mtf7_core_top
| Device       : xc7vx690t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    66 |
|    Minimum number of control sets                        |    66 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   287 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    66 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |    38 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     3 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           10950 |         2911 |
| No           | No                    | Yes                    |               3 |            2 |
| No           | Yes                   | No                     |             523 |          197 |
| Yes          | No                    | No                     |             133 |           76 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             240 |          104 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|            Clock Signal           |                                                        Enable Signal                                                        |                                                    Set/Reset Signal                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ctoc/ctoc_mmcm_in_/inst/clk_125M |                                                                                                                             | ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                   |                1 |              1 |         1.00 |
|  ctoc/ctoc_mmcm_out/inst/clk_125M |                                                                                                                             |                                                                                                                       |                1 |              2 |         2.00 |
|  ctoc/ctoc_mmcm_in_/inst/clk_125M |                                                                                                                             | ctoc/phase_done_n                                                                                                     |                1 |              2 |         2.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/data_source_gen[0].bram_address[3]_i_2_n_0                                                                     | my_test_algo/data_source_gen[0].bram_address[3]_i_1_n_0                                                               |                1 |              4 |         4.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/data_source_gen[0].reset_count[3]_i_1_n_0                                                                      |                                                                                                                       |                1 |              4 |         4.00 |
|  ctoc/ctoc_mmcm_in_/inst/clk_125M | ctoc/FSM_onehot_bs_st[3]_i_1_n_0                                                                                            |                                                                                                                       |                2 |              4 |         2.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/reset                                                                                                    |                2 |              6 |         3.00 |
|  pcie_clk_buf                     |                                                                                                                             | cp/reset                                                                                                              |                3 |              6 |         2.00 |
|  pcie_clk_buf                     | m_aresetn_IBUF                                                                                                              |                                                                                                                       |                5 |              7 |         1.40 |
|  pcie_clk_buf                     | ctoc/data_out[7]_i_1_n_0                                                                                                    | ctoc/data_out[63]_i_1_n_0                                                                                             |                4 |              8 |         2.00 |
|  pcie_clk_buf                     | imem/xfer_cnt[7]_i_1__0_n_0                                                                                                 |                                                                                                                       |                4 |              8 |         2.00 |
|  pcie_clk_buf                     | cp/xfer_cnt[7]_i_1_n_0                                                                                                      |                                                                                                                       |                3 |              8 |         2.67 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/data_source_gen[0].count[7]_i_1_n_0                                                                            |                                                                                                                       |                2 |              8 |         4.00 |
|  pcie_clk_buf                     |                                                                                                                             | ctoc/m_axi\\.awaddr[31]_i_1_n_0                                                                                       |                4 |              9 |         2.25 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config6_s_fu_397/icmp_ln476_15_fu_2497_p2       |                3 |             10 |         3.33 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_fu_423/icmp_ln476_28_fu_1629_p2      |                3 |             10 |         3.33 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config6_s_fu_397/icmp_ln476_11_fu_1985_p2       |                2 |             10 |         5.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config6_s_fu_397/icmp_ln476_10_fu_1857_p2       |                2 |             10 |         5.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_fu_423/icmp_ln476_fu_477_p2          |                3 |             10 |         3.33 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_fu_423/icmp_ln476_33_fu_2269_p2      |                2 |             10 |         5.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_fu_423/icmp_ln476_32_fu_2141_p2      |                2 |             10 |         5.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_fu_423/icmp_ln476_31_fu_2013_p2      |                2 |             10 |         5.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_fu_423/icmp_ln476_30_fu_1885_p2      |                2 |             10 |         5.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_fu_423/icmp_ln476_29_fu_1757_p2      |                2 |             10 |         5.00 |
|  ctoc/ctoc_mmcm_in_/inst/clk_125M | ctoc/phdone_to                                                                                                              | ctoc/bs_bits0                                                                                                         |                3 |             10 |         3.33 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config6_s_fu_397/icmp_ln476_13_fu_2241_p2       |                2 |             10 |         5.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config6_s_fu_397/icmp_ln476_14_fu_2369_p2       |                2 |             10 |         5.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config6_s_fu_397/icmp_ln476_16_fu_2625_p2       |                2 |             10 |         5.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config6_s_fu_397/icmp_ln476_17_fu_2753_p2       |                2 |             10 |         5.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config6_s_fu_397/icmp_ln476_19_fu_3009_p2       |                2 |             10 |         5.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config6_s_fu_397/icmp_ln476_3_fu_961_p2         |                2 |             10 |         5.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config6_s_fu_397/icmp_ln476_7_fu_1473_p2        |                3 |             10 |         3.33 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_fu_423/icmp_ln476_25_fu_1245_p2      |                2 |             10 |         5.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config6_s_fu_397/icmp_ln476_9_fu_1729_p2        |                2 |             10 |         5.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config6_s_fu_397/icmp_ln476_fu_577_p2           |                3 |             10 |         3.33 |
|  ctoc/ctoc_mmcm_in_/inst/clk_125M | ctoc/psen1                                                                                                                  | ctoc/clear                                                                                                            |                2 |             10 |         5.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_fu_423/icmp_ln476_26_fu_1373_p2      |                2 |             10 |         5.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | imem/clear                                                                                                            |                3 |             10 |         3.33 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/icmp_ln476_12_fu_2113_p2 |                3 |             10 |         3.33 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/icmp_ln476_18_fu_2881_p2 |                3 |             10 |         3.33 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/icmp_ln476_1_fu_705_p2   |                4 |             10 |         2.50 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/icmp_ln476_2_fu_833_p2   |                3 |             10 |         3.33 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/icmp_ln476_4_fu_1089_p2  |                4 |             10 |         2.50 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/icmp_ln476_5_fu_1217_p2  |                4 |             10 |         2.50 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/icmp_ln476_6_fu_1345_p2  |                3 |             10 |         3.33 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_fu_423/icmp_ln476_21_fu_733_p2       |                2 |             10 |         5.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_fu_423/icmp_ln476_20_fu_605_p2       |                4 |             10 |         2.50 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_fu_423/icmp_ln476_22_fu_861_p2       |                2 |             10 |         5.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_fu_423/icmp_ln476_23_fu_989_p2       |                2 |             10 |         5.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_fu_423/icmp_ln476_24_fu_1117_p2      |                3 |             10 |         3.33 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_14_5_3_0_tanh_config10_s_fu_423/icmp_ln476_27_fu_1501_p2      |                4 |             10 |         2.50 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_338/icmp_ln476_8_fu_1601_p2  |                4 |             10 |         2.50 |
|  ctoc/ctoc_mmcm_in_/inst/clk_125M |                                                                                                                             | ctoc/bitslip[13]_i_1_n_0                                                                                              |               14 |             14 |         1.00 |
|  pcie_clk_buf                     | cp/addr_cnt[14]_i_1_n_0                                                                                                     |                                                                                                                       |                6 |             15 |         2.50 |
|  pcie_clk_buf                     | imem/addr_cnt[14]_i_1__0_n_0                                                                                                |                                                                                                                       |                6 |             15 |         2.50 |
|  pcie_clk_buf                     | ctoc/sel                                                                                                                    | ctoc/m_axi\\.awaddr[31]_i_1_n_0                                                                                       |                4 |             16 |         4.00 |
|  pcie_clk_buf                     | ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/dout[68] | ctoc/m_axi\\.awaddr[31]_i_1_n_0                                                                                       |               10 |             32 |         3.20 |
|  pcie_clk_buf                     | ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/dout[65] | ctoc/m_axi\\.awaddr[31]_i_1_n_0                                                                                       |               13 |             40 |         3.08 |
|  ctoc/ctoc_mmcm_in_/inst/clk_125M |                                                                                                                             |                                                                                                                       |               22 |             52 |         2.36 |
|  pcie_clk_buf                     | ctoc/data_out[63]_i_2_n_0                                                                                                   | ctoc/data_out[63]_i_1_n_0                                                                                             |               35 |             56 |         1.60 |
|  pcie_clk_buf                     | ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/dout[66] | ctoc/m_axi\\.awaddr[31]_i_1_n_0                                                                                       |               32 |             64 |         2.00 |
|  pcie_clk_buf                     | cp/E[0]                                                                                                                     |                                                                                                                       |               47 |             64 |         1.36 |
|  pcie_clk_buf                     |                                                                                                                             | cp/s_axo\\.rdata[63]_i_1_n_0                                                                                          |               42 |             64 |         1.52 |
|  pcie_clk_buf                     |                                                                                                                             | cp/SR[0]                                                                                                              |               37 |             64 |         1.73 |
|  pcie_clk_buf                     |                                                                                                                             |                                                                                                                       |               48 |             85 |         1.77 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             |                                                                                                                       |             2840 |          10843 |         3.82 |
+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


