{
   "ActiveEmotionalView":"Default View",
   "Default View_Layers":"",
   "Default View_Layout":"",
   "Default View_ScaleFactor":"0.729102",
   "Default View_TopLeft":"-494,453",
   "ExpandedHierarchyInLayout":"",
   "comment_0":"unused pins for PCIe bus configuration",
   "comment_1":"unused pins for PCIe bus configuration",
   "comment_2":"unused pins for PCIe bus configuration",
   "comment_3":"Unused Alex input pins",
   "commentid":"comment_0|comment_1|comment_2|comment_3|",
   "fillcolor_comment_1":"",
   "font_comment_0":"14",
   "font_comment_1":"14",
   "font_comment_2":"14",
   "font_comment_3":"14",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0
#  -string -flagsOSRD
preplace port PROM_SPI -pg 1 -lvl 12 -x 7340 -y 660 -defaultsOSRD
preplace port pcie_7x_mgt_rtl_0 -pg 1 -lvl 12 -x 7340 -y 70 -defaultsOSRD
preplace port pcie_diff_clock_rtl -pg 1 -lvl 0 -x -320 -y 800 -defaultsOSRD
preplace port port-id_ADC1Ovr_In_N -pg 1 -lvl 0 -x -320 -y 1030 -defaultsOSRD
preplace port port-id_ADC1Ovr_In_P -pg 1 -lvl 0 -x -320 -y 1060 -defaultsOSRD
preplace port port-id_ADC1_ATTEN_CLK -pg 1 -lvl 12 -x 7340 -y -190 -defaultsOSRD
preplace port port-id_ADC1_ATTEN_DAT -pg 1 -lvl 12 -x 7340 -y -160 -defaultsOSRD
preplace port port-id_ADC1_ATTEN_LE -pg 1 -lvl 12 -x 7340 -y -130 -defaultsOSRD
preplace port port-id_ADC1_CLKin_N -pg 1 -lvl 0 -x -320 -y 910 -defaultsOSRD
preplace port port-id_ADC1_CLKin_P -pg 1 -lvl 0 -x -320 -y 940 -defaultsOSRD
preplace port port-id_ADC2Ovr_In_N -pg 1 -lvl 0 -x -320 -y 1210 -defaultsOSRD
preplace port port-id_ADC2Ovr_In_P -pg 1 -lvl 0 -x -320 -y 1240 -defaultsOSRD
preplace port port-id_ADC2_ATTEN_CLK -pg 1 -lvl 12 -x 7340 -y -100 -defaultsOSRD
preplace port port-id_ADC2_ATTEN_DAT -pg 1 -lvl 12 -x 7340 -y -70 -defaultsOSRD
preplace port port-id_ADC2_ATTEN_LE -pg 1 -lvl 12 -x 7340 -y -40 -defaultsOSRD
preplace port port-id_ADC2_CLKin_N -pg 1 -lvl 0 -x -320 -y 1090 -defaultsOSRD
preplace port port-id_ADC2_CLKin_P -pg 1 -lvl 0 -x -320 -y 1120 -defaultsOSRD
preplace port port-id_ADC_MISO -pg 1 -lvl 0 -x -320 -y 1410 -defaultsOSRD
preplace port port-id_BCLK -pg 1 -lvl 12 -x 7340 -y 990 -defaultsOSRD
preplace port port-id_BUFF_Alex_Pin1 -pg 1 -lvl 0 -x -320 -y 610 -defaultsOSRD
preplace port port-id_BUFF_Alex_Pin8 -pg 1 -lvl 0 -x -320 -y 640 -defaultsOSRD
preplace port port-id_CTRL_TRSW -pg 1 -lvl 12 -x 7340 -y 510 -defaultsOSRD
preplace port port-id_DRIVER_PA_EN -pg 1 -lvl 12 -x 7340 -y 420 -defaultsOSRD
preplace port port-id_EMC_CLK -pg 1 -lvl 0 -x -320 -y 580 -defaultsOSRD
preplace port port-id_LRCLK -pg 1 -lvl 12 -x 7340 -y 950 -defaultsOSRD
preplace port port-id_MCLK -pg 1 -lvl 12 -x 7340 -y 1120 -defaultsOSRD
preplace port port-id_MOX_strobe -pg 1 -lvl 12 -x 7340 -y 480 -defaultsOSRD
preplace port port-id_PCIe_T_SMBCLK -pg 1 -lvl 0 -x -320 -y 1470 -defaultsOSRD
preplace port port-id_PCIe_T_SMBDAT -pg 1 -lvl 0 -x -320 -y 1440 -defaultsOSRD
preplace port port-id_RF_SPI_CK -pg 1 -lvl 12 -x 7340 -y 570 -defaultsOSRD
preplace port port-id_RF_SPI_DATA -pg 1 -lvl 12 -x 7340 -y 600 -defaultsOSRD
preplace port port-id_RF_SPI_RX_LOAD -pg 1 -lvl 12 -x 7340 -y 630 -defaultsOSRD
preplace port port-id_RF_SPI_TX_LOAD -pg 1 -lvl 12 -x 7340 -y 690 -defaultsOSRD
preplace port port-id_TX_DAC_PWM -pg 1 -lvl 12 -x 7340 -y 720 -defaultsOSRD
preplace port port-id_TX_ENABLE -pg 1 -lvl 0 -x -320 -y 770 -defaultsOSRD
preplace port port-id_clock_122_in_n -pg 1 -lvl 0 -x -320 -y 1300 -defaultsOSRD
preplace port port-id_clock_122_in_p -pg 1 -lvl 0 -x -320 -y 1350 -defaultsOSRD
preplace port port-id_i2srxd -pg 1 -lvl 0 -x -320 -y 740 -defaultsOSRD
preplace port port-id_i2stxd -pg 1 -lvl 12 -x 7340 -y 1060 -defaultsOSRD
preplace port port-id_pcie_reset_n -pg 1 -lvl 0 -x -320 -y 880 -defaultsOSRD
preplace port port-id_pll_cr -pg 1 -lvl 12 -x 7340 -y -220 -defaultsOSRD
preplace port port-id_CODEC_SPI_DATA -pg 1 -lvl 12 -x 7340 -y 1620 -defaultsOSRD
preplace port port-id_CODEC_SPI_CLK -pg 1 -lvl 12 -x 7340 -y 1640 -defaultsOSRD
preplace port port-id_CODEC_CS -pg 1 -lvl 12 -x 7340 -y 1240 -defaultsOSRD
preplace port port-id_CODEC_MISO -pg 1 -lvl 0 -x -320 -y 1280 -defaultsOSRD
preplace port port-id_ref_in_10 -pg 1 -lvl 0 -x -320 -y 1380 -defaultsOSRD
preplace portBus ADC1_In_N -pg 1 -lvl 0 -x -320 -y 970 -defaultsOSRD
preplace portBus ADC1_In_P -pg 1 -lvl 0 -x -320 -y 1000 -defaultsOSRD
preplace portBus ADC2_In_N -pg 1 -lvl 0 -x -320 -y 1150 -defaultsOSRD
preplace portBus ADC2_In_P -pg 1 -lvl 0 -x -320 -y 1180 -defaultsOSRD
preplace portBus ADC_CLK -pg 1 -lvl 12 -x 7340 -y 180 -defaultsOSRD
preplace portBus ADC_MOSI -pg 1 -lvl 12 -x 7340 -y 1450 -defaultsOSRD
preplace portBus ATU_TUNE -pg 1 -lvl 12 -x 7340 -y 210 -defaultsOSRD
preplace portBus BLINK_LED -pg 1 -lvl 12 -x 7340 -y -10 -defaultsOSRD
preplace portBus BUF_Out_FPGA -pg 1 -lvl 12 -x 7340 -y 450 -defaultsOSRD
preplace portBus DAC_Out_N -pg 1 -lvl 12 -x 7340 -y 770 -defaultsOSRD
preplace portBus DAC_Out_P -pg 1 -lvl 12 -x 7340 -y 800 -defaultsOSRD
preplace portBus Dac_Atten -pg 1 -lvl 12 -x 7340 -y 240 -defaultsOSRD
preplace portBus Dac_Atten_Clk -pg 1 -lvl 12 -x 7340 -y 390 -defaultsOSRD
preplace portBus Dac_Atten_Data -pg 1 -lvl 12 -x 7340 -y 360 -defaultsOSRD
preplace portBus Dac_Atten_LE -pg 1 -lvl 12 -x 7340 -y 300 -defaultsOSRD
preplace portBus Dac_Atten_Mode -pg 1 -lvl 12 -x 7340 -y 330 -defaultsOSRD
preplace portBus FPGA_CM4_EN -pg 1 -lvl 12 -x 7340 -y 1390 -defaultsOSRD
preplace portBus GPIO_OUT -pg 1 -lvl 12 -x 7340 -y 270 -defaultsOSRD
preplace portBus LEDOutputs -pg 1 -lvl 12 -x 7340 -y 40 -defaultsOSRD
preplace portBus PCIECLKREQN -pg 1 -lvl 12 -x 7340 -y 1090 -defaultsOSRD
preplace portBus PCI_LINK_LED -pg 1 -lvl 12 -x 7340 -y 1510 -defaultsOSRD
preplace portBus TXRX_RELAY -pg 1 -lvl 12 -x 7340 -y 540 -defaultsOSRD
preplace portBus nADC_CS -pg 1 -lvl 12 -x 7340 -y 1480 -defaultsOSRD
preplace portBus status_in -pg 1 -lvl 0 -x -320 -y 550 -defaultsOSRD
preplace portBus pcb_version_id -pg 1 -lvl 0 -x -320 -y 1260 -defaultsOSRD
preplace portBus CODEC_RESETN -pg 1 -lvl 12 -x 7340 -y 750 -defaultsOSRD
preplace inst ADC_LVDS_Pins -pg 1 -lvl 1 -x 160 -y 1100 -defaultsOSRD
preplace inst DAC_LVDS_Pins -pg 1 -lvl 11 -x 7068 -y 820 -defaultsOSRD
preplace inst FIFO_Interfaces -pg 1 -lvl 10 -x 6538 -y 1270 -defaultsOSRD -resize 448 539
preplace inst PCIe -pg 1 -lvl 4 -x 1550 -y 1120 -defaultsOSRD
preplace inst RF_interfaces -pg 1 -lvl 6 -x 3100 -y 330 -defaultsOSRD
preplace inst Receiver -pg 1 -lvl 6 -x 3100 -y 2260 -defaultsOSRD
preplace inst Transmitter -pg 1 -lvl 6 -x 3100 -y 1460 -defaultsOSRD
preplace inst audio_codec_0 -pg 1 -lvl 9 -x 5856 -y 1280 -defaultsOSRD
preplace inst clock_generator -pg 1 -lvl 1 -x 160 -y 1420 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 5 -x 2287 -y 40 -defaultsOSRD
preplace inst xlslice_1 -pg 1 -lvl 5 -x 2287 -y 160 -defaultsOSRD
preplace inst xlslice_2 -pg 1 -lvl 5 -x 2287 -y 310 -defaultsOSRD
preplace inst xlslice_3 -pg 1 -lvl 5 -x 2287 -y 410 -defaultsOSRD
preplace inst xlslice_4 -pg 1 -lvl 5 -x 2287 -y 510 -defaultsOSRD
preplace inst clock_monitor_0 -pg 1 -lvl 2 -x 637 -y 1480 -defaultsOSRD
preplace inst IambicKeyer -pg 1 -lvl 8 -x 5010 -y 80 -defaultsOSRD
preplace inst axis_data_fifo_0 -pg 1 -lvl 6 -x 3100 -y 1770 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 3 -x 930 -y 1550 -defaultsOSRD
preplace inst axis_data_fifo_1 -pg 1 -lvl 7 -x 4047 -y 1870 -defaultsOSRD
preplace inst byteswap_64_0 -pg 1 -lvl 7 -x 4047 -y 2130 -defaultsOSRD
preplace inst Wideband_Collect_0 -pg 1 -lvl 6 -x 3100 -y 1980 -defaultsOSRD
preplace netloc ADC1Ovr_In_N_1 1 0 1 -240 1030n
preplace netloc ADC1Ovr_In_P_1 1 0 1 N 1060
preplace netloc ADC1_CLKin_N_1 1 0 1 -240 910n
preplace netloc ADC1_CLKin_P_1 1 0 1 -260 940n
preplace netloc ADC1_In_N_1 1 0 1 -280 970n
preplace netloc ADC1_In_P_1 1 0 1 -300 1000n
preplace netloc ADC1_Overrange_1 1 1 3 NJ 1070 N 1070 1080
preplace netloc ADC2Ovr_In_N_1 1 0 1 -240 1160n
preplace netloc ADC2Ovr_In_P_1 1 0 1 -50 1180n
preplace netloc ADC2_CLKin_N_1 1 0 1 -300 1080n
preplace netloc ADC2_CLKin_P_1 1 0 1 -300 1100n
preplace netloc ADC2_In_N_1 1 0 1 -280 1120n
preplace netloc ADC2_In_P_1 1 0 1 -260 1140n
preplace netloc ADC2_Overrange_1 1 1 3 NJ 1110 N 1110 1090
preplace netloc ADC_Ctrl_1 1 4 2 N 950 2760
preplace netloc ADC_LVDS_Pins_ADC1_SingleEnded 1 1 5 477 1260 N 1260 1290 1630 N 1630 2650
preplace netloc ADC_LVDS_Pins_ADC2_SingleEnded 1 1 5 447 1270 N 1270 1240 1640 N 1640 2630
preplace netloc ADC_MISO_0_1 1 0 4 -90J 1520 437J 1230 NJ 1230 1260
preplace netloc BUFF_Alex_Pin1_0_1 1 0 6 NJ 610 NJ 610 NJ 610 1080 570 NJ 570 2750J
preplace netloc BUFF_Alex_Pin8_0_1 1 0 6 NJ 640 NJ 640 NJ 640 1090 580 NJ 580 2780J
preplace netloc Byteswap_1 1 4 5 N 1370 2800 1260 3747 1340 N 1340 N
preplace netloc CODEC_MISO_1 1 0 4 -300J 1290 447J 1310 NJ 1310 1340J
preplace netloc CodecConfig_1 1 4 5 2057 990 N 990 N 990 N 990 5646
preplace netloc CodecMicResetn_1 1 4 6 NJ 1410 2700J 1640 3807J 1630 N 1630 5160 1510 6180
preplace netloc CodecSpkResetn_1 1 4 6 NJ 1430 2670J 1660 3827J 1650 N 1650 5220 1530 6200
preplace netloc DAC_Ctrl_1 1 4 2 1770 240 2400
preplace netloc DAC_LVDS_Pins_DAC_Out_N 1 11 1 7230 770n
preplace netloc DAC_LVDS_Pins_DAC_Out_P 1 11 1 7320 800n
preplace netloc DAC_SingleEnded_1 1 6 5 3817 800 N 800 N 800 N 800 N
preplace netloc EMC_CLK_1 1 0 2 N 580 467
preplace netloc IambicConfig_1 1 4 4 2077J -30 NJ -30 N -30 4780
preplace netloc IambicKeyer_CW_Key_Down 1 5 4 2920 1220 NJ 1220 N 1220 5160
preplace netloc PCIe_ADC_CLK 1 4 8 NJ 970 NJ 970 3380J 210 N 210 N 210 N 210 6810 180 NJ
preplace netloc PCIe_ADC_MOSI 1 4 8 1720J 1000 NJ 1000 NJ 1000 N 1000 N 1000 6230 1580 6860 1450 NJ
preplace netloc PCIe_FPGA_CM4_EN 1 4 8 NJ 1050 NJ 1050 NJ 1050 4220 1010 N 1010 6210 1590 6850 1390 NJ
preplace netloc PCIe_LEDDrivers 1 4 8 1740 -50 N -50 NJ -50 N -50 N -50 N -50 N -50 7310J
preplace netloc PCIe_PCIECLKREQN 1 4 8 2097J 1060 NJ 1060 NJ 1060 4230 1020 N 1020 6190 1600 6820 1090 NJ
preplace netloc PCIe_PCI_LINK_LED 1 4 8 2097 1190 NJ 1190 3827J 1140 4800 1090 5180 1080 6070 1660 N 1660 7230J
preplace netloc PCIe_RFGPIOData 1 4 2 2067 250 2900
preplace netloc PCIe_TXTestFreqData 1 4 2 1720 1240 2760
preplace netloc PCIe_T_SMBCLK_0_1 1 0 4 -290J 1530 360J 1240 NJ 1240 1270
preplace netloc PCIe_T_SMBDAT_0_1 1 0 4 -300J 1550 487J 1250 NJ 1250 1280
preplace netloc PCIe_aresetn12 1 4 6 1750J 1250 2810J 1080 3340 1070 4240 1030 N 1030 6250
preplace netloc PCIe_axi_aclk_125 1 1 9 517 1590 770 1610 1210 1600 1740J 1270 2830J 1250 3777 1080 4250 1040 N 1040 6240
preplace netloc PCIe_axi_resetn 1 4 1 2047 40n
preplace netloc PCIe_codec_cs 1 4 8 NJ 1390 2680J 1670 NJ 1670 N 1670 N 1670 N 1670 6870 1240 N
preplace netloc PCIe_codecspiclk 1 4 8 2117J 1090 NJ 1090 NJ 1090 4260 1050 N 1050 6100 1640 N 1640 NJ
preplace netloc PCIe_codecspidata 1 4 8 2127J 1100 NJ 1100 NJ 1100 4770 1060 N 1060 6090 1650 N 1650 7320J
preplace netloc PCIe_nADC_CS 1 4 8 2137J 1200 NJ 1200 NJ 1200 4850 1150 5666 1140 6060 1630 6880 1480 NJ
preplace netloc PWM_DAC_0_DAC_bit 1 6 6 N 490 N 490 N 490 N 490 N 490 7230
preplace netloc RF_interfaces_BUF_Out_FPGA 1 6 6 3280 220 N 220 N 220 N 220 N 220 7320J
preplace netloc RF_interfaces_Dac_Atten_Clk 1 6 6 N 270 N 270 N 270 N 270 6810 280 7310J
preplace netloc RF_interfaces_Dac_Atten_Data 1 6 6 3280 300 N 300 N 300 N 300 N 300 7240J
preplace netloc RF_interfaces_Dac_Atten_LE 1 6 6 N 310 N 310 N 310 N 310 N 310 7290J
preplace netloc RF_interfaces_Dac_Atten_Mode 1 6 6 N 330 N 330 N 330 N 330 N 330 NJ
preplace netloc RF_interfaces_Dbounced_Key_Dash 1 6 2 3340 30 N
preplace netloc RF_interfaces_Debounced_Key_Dot 1 6 2 3350 50 N
preplace netloc RF_interfaces_Driver_PA_En 1 5 7 2910 760 3420 420 N 420 NJ 420 NJ 420 NJ 420 NJ
preplace netloc RF_interfaces_IO8 1 6 2 3370 130 N
preplace netloc RF_interfaces_MOX_strobe 1 6 6 N 370 4780 390 NJ 390 NJ 390 NJ 390 7290J
preplace netloc RF_interfaces_status_out 1 3 4 1360 1550 2147 1110 N 1110 3290
preplace netloc RX_FIFO_aresetn_1 1 4 6 NJ 1450 2660J 1650 3817J 1640 N 1640 5180 1520 6170
preplace netloc SPI_0_Rx_load_strobe 1 6 6 N 430 N 430 N 430 N 430 N 430 7250
preplace netloc SPI_0_SPI_clock 1 6 6 N 390 4770 400 N 400 N 400 N 400 7280
preplace netloc SPI_0_SPI_data 1 6 6 N 410 N 410 N 410 N 410 N 410 7270
preplace netloc SPI_0_Tx_load_strobe 1 6 6 N 450 N 450 N 450 N 450 N 450 7240
preplace netloc SerialAtten_0_ATTN_CLK 1 6 6 3280 -190 N -190 N -190 N -190 N -190 N
preplace netloc SerialAtten_0_ATTN_DATA 1 6 6 3290 -160 N -160 N -160 N -160 N -160 N
preplace netloc SerialAtten_0_ATTN_LE 1 6 6 3300 -130 N -130 N -130 N -130 N -130 N
preplace netloc SerialAtten_1_ATTN_CLK 1 6 6 3310 -70 N -70 N -70 N -70 N -70 7300
preplace netloc SerialAtten_1_ATTN_DATA 1 6 6 3320 -60 N -60 N -60 N -60 N -60 7310
preplace netloc SerialAtten_1_ATTN_LE 1 6 6 3330 -40 N -40 N -40 N -40 N -40 N
preplace netloc TXConfig_1 1 4 2 2087 1220 2820
preplace netloc TXEnable_1 1 5 6 2920 1150 NJ 1150 4810J 1100 5190J 1090 6160J 1560 6790
preplace netloc TXLOTune_1 1 4 2 2067 1230 2770
preplace netloc TX_ENABLE_0_1 1 0 6 NJ 770 NJ 770 N 770 1300 1560 NJ 1560 2890J
preplace netloc TX_FIFO_aresetn_1 1 4 6 2167J 1160 NJ 1160 NJ 1160 4820 1110 5200 1100 6040
preplace netloc Transmitter_cw_ptt1 1 3 4 1370 1570 2187 1260 2790 1230 3300
preplace netloc Transmitter_txmux_reset 1 6 4 3837J 1660 N 1660 5260 1540 6220
preplace netloc Watchdog_TXEN_1 1 3 4 1380 1540 2157J 1120 NJ 1120 3280
preplace netloc aclk_1 1 1 10 380 750 NJ 750 1090 690 2097J 740 2870J 750 NJ 750 4220 760 N 760 N 760 6790
preplace netloc adcrand_1 1 0 7 -80 1640 NJ 1640 NJ 1640 1230 1620 2177J 1140 NJ 1140 3320
preplace netloc aresetn_125_1 1 1 9 507 1630 N 1630 1220 1610 1730J 1210 NJ 1210 3837 1190 4840 1140 5636 1130 6140
preplace netloc audio_codec_0_BCLK 1 9 3 6080 1570 6810 990 N
preplace netloc audio_codec_0_LRCLK 1 9 3 6110 950 N 950 N
preplace netloc audio_codec_0_MCLK 1 9 3 6050 1610 6840 1120 NJ
preplace netloc audio_codec_0_i2stxd 1 9 3 6030 1620 6830 1060 NJ
preplace netloc axis_data_fifo_1_axis_wr_data_count 1 5 3 2920 1860 3857J 1780 4220
preplace netloc clk_wiz_0_clk_out2 1 1 9 390J 1600 760 1620 1200 1590 N 1590 2640 1170 N 1170 4760 1120 5606 1110 6220
preplace netloc clock_122_1 1 0 1 -70J 1350n
preplace netloc clock_122_in_n_1 1 0 1 -60J 1300n
preplace netloc clock_generator_clock_122_out 1 0 10 -30 1310 427 1320 N 1320 1350 1580 N 1580 2860 1240 3797 1250 N 1250 5676 1150 6150
preplace netloc clock_generator_clock_122_out_ADC 1 0 2 -40 1560 350
preplace netloc clock_generator_pll_lock 1 1 3 457J 1290 760 1280 1310
preplace netloc clock_mon_1 1 2 2 770J 1290 1320
preplace netloc clock_monitor_0_LED 1 2 1 760 1490n
preplace netloc is2rxd_1 1 0 9 NJ 740 N 740 N 740 1080 680 2117 730 N 730 N 730 N 730 5626
preplace netloc keyer_config_1 1 4 2 2107 1130 2780
preplace netloc pcb_version_id_0_1 1 0 4 -50J 1300 NJ 1300 NJ 1300 1330J
preplace netloc ref_in_10_1 1 0 2 -100J 1540 497
preplace netloc regmux_2_1_1_dout 1 6 6 N 250 N 250 N 250 N 250 N 250 7310
preplace netloc reset_rtl_0_1 1 0 4 NJ 880 N 880 N 880 1290
preplace netloc status_in_1 1 0 6 NJ 550 N 550 N 550 N 550 1730 230 2910
preplace netloc tx_samples_1 1 5 2 2900 1270 3280
preplace netloc util_reduced_logic_0_Res 1 1 11 370 -220 N -220 N -220 N -220 N -220 NJ -220 N -220 N -220 N -220 N -220 N
preplace netloc util_reduced_logic_2_Res 1 6 6 3390 240 N 240 N 240 N 240 N 240 7300
preplace netloc util_reduced_logic_3_Res 1 6 6 N 470 N 470 N 470 N 470 N 470 7260
preplace netloc util_vector_logic_0_Res 1 3 9 1250J -20 NJ -20 NJ -20 NJ -20 4790 -30 N -30 N -30 N -30 7300
preplace netloc xlslice_0_Dout 1 6 6 3360 290 N 290 N 290 N 290 N 290 7240
preplace netloc xlslice_0_Dout1 1 5 1 2920 40n
preplace netloc xlslice_1_Dout1 1 5 5 2850 1180 N 1180 4830 1130 5616 1120 6130
preplace netloc xlslice_2_Dout 1 5 4 2890 740 N 740 4790 750 5656
preplace netloc xlslice_3_Dout 1 5 2 2720 1870 3867
preplace netloc xlslice_4_Dout 1 5 7 2880 770 NJ 770 N 770 N 770 N 770 6838 740 7320
preplace netloc xlslice_5_Dout 1 6 6 3420 230 N 230 N 230 N 230 N 230 7300
preplace netloc AXIS00_WB_1 1 7 3 4860 1160 NJ 1160 NJ
preplace netloc FIFO_Interfaces_M_AXIS_codec 1 8 3 5686 1550 N 1550 6800
preplace netloc PCIe_M03_AXI_0 1 4 6 NJ 790 NJ 790 N 790 N 790 N 790 6270
preplace netloc PCIe_M08_AXI_0 1 4 2 NJ 810 2840
preplace netloc PCIe_M09_AXI 1 4 2 N 910 2690
preplace netloc PCIe_M12_AXI_WB 1 4 2 NJ 930 2710
preplace netloc PCIe_M_AXI_Alex 1 4 2 1760 820 2740J
preplace netloc PCIe_M_AXI_full_0 1 4 6 NJ 850 NJ 850 N 850 N 850 N 850 6260
preplace netloc PCIe_SPI_0_0 1 4 8 1750J 720 NJ 720 NJ 720 N 720 N 720 N 720 6810 660 NJ
preplace netloc PCIe_pcie_7x_mgt_rtl_0 1 4 8 1720 -80 N -80 N -80 N -80 N -80 N -80 N -80 7320
preplace netloc Receiver_RX_Data 1 6 4 3847 1110 4780 1070 N 1070 N
preplace netloc S_AXIS_codec_1 1 9 1 6120 1100n
preplace netloc TX_IQ_In_1 1 5 6 2930 1130 NJ 1130 4790 1080 5170 980 N 980 6790
preplace netloc Transmitter_m_axis_sidetoneampl 1 5 2 2930 1680 3270
preplace netloc Wideband_Collect_0_m_axis 1 6 1 3767 1970n
preplace netloc axis_data_fifo_0_M_AXIS 1 6 3 3877 1240 N 1240 N
preplace netloc byteswap_64_0_m_axis 1 6 2 3877 1960 4220
preplace netloc diff_clock_rtl_0_1 1 0 4 NJ 800 N 800 N 800 1360
preplace netloc s_axi_0_1 1 4 2 NJ 750 2750
preplace netloc s_axi_1_1 1 4 2 NJ 770 2730
preplace cgraphic comment_3 place left 328 -10 textcolor 4 linecolor 3
preplace cgraphic comment_2 place top -100 454 textcolor 4 linecolor 3
preplace cgraphic comment_1 place left -71 -409 textcolor 4 linecolor 3
preplace cgraphic comment_0 place left 301 84 textcolor 4 linecolor 3
levelinfo -pg 1 -320 160 637 930 1550 2287 3100 4047 5010 5856 6538 7068 7340
pagesize -pg 1 -db -bbox -sgen -510 -640 13660 5820
",
   "linecolor_comment_1":"",
   "linecolor_comment_10":"",
   "linecolor_comment_7":"",
   "linecolor_comment_8":"",
   "linecolor_comment_9":"",
   "linktoobj_comment_0":"/PCIe/PCIe_T_SMBDAT",
   "linktoobj_comment_1":"/PCIe/PCIe_T_SMBDAT",
   "linktoobj_comment_10":"/PCIe/PCIe_T_SMBDAT",
   "linktoobj_comment_12":"",
   "linktoobj_comment_13":"",
   "linktoobj_comment_14":"",
   "linktoobj_comment_2":"/PCIe/PCIe_T_SMBDAT",
   "linktoobj_comment_3":"/RF_interfaces/BUFF_Alex_Pin1",
   "linktoobj_comment_4":"",
   "linktoobj_comment_5":"",
   "linktoobj_comment_6":"",
   "linktoobj_comment_7":"/PCIe/PCIe_T_SMBDAT",
   "linktoobj_comment_8":"/RF_interfaces/BUFF_Alex_Pin1",
   "linktoobj_comment_9":"/PCIe/PCIe_T_SMBDAT",
   "linktotype_comment_0":"bd_design",
   "linktotype_comment_1":"bd_port",
   "linktotype_comment_10":"bd_port",
   "linktotype_comment_12":"bd_design",
   "linktotype_comment_13":"bd_design",
   "linktotype_comment_14":"bd_design",
   "linktotype_comment_2":"bd_design",
   "linktotype_comment_3":"bd_design",
   "linktotype_comment_4":"bd_design",
   "linktotype_comment_5":"bd_design",
   "linktotype_comment_6":"bd_design",
   "linktotype_comment_7":"bd_port",
   "linktotype_comment_8":"bd_port",
   "linktotype_comment_9":"bd_port",
   "textcolor_comment_1":"",
   "textcolor_comment_10":"",
   "textcolor_comment_7":"",
   "textcolor_comment_8":"",
   "textcolor_comment_9":""
}
0
{
   "/PCIe/PCIe_T_SMBDAT/comment_0":"comment_0",
   "/PCIe/PCIe_T_SMBDAT/comment_5":"comment_1",
   "/PCIe/PCIe_T_SMBDAT/comment_6":"comment_2",
   "/RF_interfaces/BUFF_Alex_Pin1/comment_4":"comment_3"
}