src: ISCAS85 benchmark circuits c17, c432 and c6288 with inputs and outputs connected to flip flpos.
data: 
    dc_synthesis: Area, Power and Timing reports generated from Synopsys Design Compiler.
    tmax_atpg: ".v" and ".stil" files generated by TetraMax for stuck at, transition and path delay faults.
