/*  This file was produced by: */
/*     mkasmoff -fcpp asmoff.o asmoff.def */
/*     (machine type is 40) */
/*  */
#define QT_TIMER_RATE 0x00000028
#define QT_TIMER_LOAD 0x00000030
#define MS_SYNC 0x00000002
#define MS_ASYNC 0x00000001
#define SA1100_INTR_BASE 0x90050000
#define MS_INVALIDATE 0x00000004
#define SA1100_INTR_SIZE 0x00000024
#define MS_INVALIDATE_ICACHE 0x01000000
#define SA1100_ICIP 0x00000000
#define SA1100_ICMR 0x00000004
#define CA_LINE_SIZE 0x00000004
#define SA1100_TIMER_BASE 0x90000000
#define CA_NUM_LINES 0x00000008
#define SA1100_TIMER_SIZE 0x00000020
#define SA1100_OSMR0 0x00000000
#define REG_LS 0x00000005
#define SA1100_OSCR 0x00000010
#define LSR_RXRDY 0x00000001
#define SA1100_OSSR 0x00000014
#define LSR_TXRDY 0x00000020
#define SA1100_OSSR_M0 0x00000001
#define LSR_BI 0x00000010
#define SA1100_OIER 0x0000001c
#define SA1100_OIER_E0 0x00000001
#define SCC_RR0_TX_EMPTY 0x00000004
#define SA1100_GPIO_BASE 0x90040000
#define SCC_RR0_RX_AVAILABLE 0x00000001
#define SA1100_GPIO_SIZE 0x00000020
#define SCC_RR0_BREAK 0x00000080
#define SA1100_GRER 0x00000010
#define SA1100_GFER 0x00000014
#define DDI_BASE 0x00000000
#define SA1100_GEDR 0x00000018
#define DDI_SHIFT 0x00000004
#define SIZEOF_DDI 0x00000008
#define SA1100_UART3_BASE 0x80050000
#define SA1100_UART1_BASE 0x80010000
#define INTR_CONFIG_FLAG_IPI 0x00000004
#define SA1100_UART_SIZE 0x00000024
#define INTR_CONFIG_FLAG_DISALLOWED 0x00000002
#define SA1100_UTDR 0x00000014
#define INTR_CONFIG_FLAG_PREATTACH 0x00000001
#define SA1100_UTSR0 0x0000001c
#define SA1100_UTSR0_RBB 0x00000008
#define SYSPAGE_SYSTEM_PRIVATE 0x00000008
#define SA1100_UTSR0_REB 0x00000010
#define SP_PRIVATE_FLAGS 0x00000040
#define SA1100_UTSR1 0x00000020
#define SYSTEM_PRIVATE_FLAG_ABNORMAL_REBOOT 0x00000001
#define SA1100_UTSR1_TNF 0x00000004
#define SA1100_UTSR1_RNE 0x00000002
#define SYSPAGE_NUM_CPU 0x00000006
#define SA1100_UTSR1_TBY 0x00000001
#define SYSPAGE_SMP 0x00000038
#define SMP_START_ADDR 0x00000004
#define SA1100_RESET_BASE 0x90030000
#define SMP_PENDING 0x00000008
#define SA1100_RESET_SIZE 0x0000000c
#define SA1100_RSRR 0x00000000
#define SYSPAGE_PMINFO 0x0000003c
#define SA1100_RSRR_SWR 0x00000001
#define PMINFO_WAKEUP_PENDING 0x00000000
#define PMINFO_WAKEUP_CONDITION 0x00000004
#define PMINFO_MANAGED_STORAGE 0x00000018
#define SIGBUS 0x0000000a
#define SA1111_INTR 0x00001600
#define BUS_ADRERR 0x00000002
#define SA1111_INTR_SIZE 0x00000034
#define BUS_OBJERR 0x00000003
#define SA1111_INTEN0 0x00000008
#define FLTACCESS 0x00000005
#define SA1111_INTEN1 0x0000000c
#define FLTBOUNDS 0x00000006
#define SA1111_INTSTATCLR0 0x0000001c
#define SA1111_INTSTATCLR1 0x00000020
#define DEBUG_WATCHDOG_STOP 0x00000000
#define DEBUG_WATCHDOG_CONTINUE 0x00000001
#define DEBUG_WATCHDOG_FEED 0x00000002
#define PRIMECELL_UART_SIZE 0x00000020
#define PRIMECELL_UART_DR 0x00000000
#define PRIMECELL_UART_FR 0x00000018
#define PRIMECELL_UART_FR_RXFE 0x00000010
#define PRIMECELL_UART_FR_TXFF 0x00000020
#define EP93xx_SYSCTRL_BASE 0x80930000
#define EP93xx_SYSCTRL_SIZE 0x000000c4
#define EP93xx_SYSCTRL_DEVICECFG 0x00000080
#define EP93xx_SYSCTRL_SYSSWLOCK 0x000000c0
#define EP93xx_INTR_BASE 0x800b0000
#define EP93xx_INTR_SIZE 0x00011000
#define EP93xx_VIC_IRQ_STATUS 0x00000000
#define EP93xx_VIC_INT_ENABLE 0x00000010
#define EP93xx_VIC_INT_CLEAR 0x00000014
#define EP93xx_VIC_VEC_ADDR_CURR 0x00000030
#define EP93xx_VIC_VEC_ADDR_DFLT 0x00000034
#define EP93xx_GPIO_CTRL_BASE 0x80840000
#define EP93xx_GPIO_CTRL_SIZE 0x000000cc
#define EP93xx_GPIO_PORTA_INT_STATUS 0x000000a0
#define EP93xx_GPIO_PORTB_INT_STATUS 0x000000bc
#define EP93xx_GPIO_PORTF_INT_STATUS 0x0000005c
#define EP93xx_GPIO_PORTA_INT_ENABLE 0x0000009c
#define EP93xx_GPIO_PORTB_INT_ENABLE 0x000000b8
#define EP93xx_GPIO_PORTF_INT_ENABLE 0x00000058
#define EP93xx_GPIO_PORTA_INT_CLEAR 0x00000098
#define EP93xx_GPIO_PORTB_INT_CLEAR 0x000000b4
#define EP93xx_GPIO_PORTF_INT_CLEAR 0x00000054
#define EP93xx_DBGUART_SIZE 0x00000220
#define EP93xx_DBGUART_DATA 0x00000000
#define EP93xx_DBGUART_FLAGS 0x00000018
#define EP93xx_DBGUART_FLAGS_RXFE 0x00000010
#define EP93xx_DBGUART_FLAGS_TXFF 0x00000020
#define EP93xx_QTIMER_BASE 0x80810080
#define EP93xx_QTIMER_SIZE 0x00000010
#define EP93xx_QTIMER_LOAD 0x00000000
#define EP93xx_QTIMER_VALUE 0x00000004
#define EP93xx_QTIMER_CTRL 0x00000008
#define EP93xx_QTIMER_CLR 0x0000000c
#define EP93xx_TIMER_CTRL_ENABLE 0x00000080
#define PXA250_UART_SIZE 0x00000020
#define PXA250_THR 0x00000000
#define PXA250_RBR 0x00000000
#define PXA250_LSR 0x00000014
#define PXA250_LSR_TDRQ 0x00000020
#define PXA250_LSR_DR 0x00000001
#define PXA250_TIMER_BASE 0x40a00000
#define PXA250_TIMER_SIZE 0x00000020
#define PXA250_OSMR0 0x00000000
#define PXA250_OSCR 0x00000010
#define PXA250_OSSR 0x00000014
#define PXA250_OSSR_M0 0x00000001
#define PXA250_OIER 0x0000001c
#define PXA250_OIER_E0 0x00000001
#define PXA250_INTR_BASE 0x40d00000
#define PXA250_INTR_SIZE 0x0000001c
#define PXA250_ICIP 0x00000000
#define PXA250_ICMR 0x00000004
#define PXA250_GPIO_BASE 0x40e00000
#define PXA250_GPIO_SIZE 0x0000006c
#define PXA250_GRER0 0x00000030
#define PXA250_GFER0 0x0000003c
#define PXA250_GEDR0 0x00000048
#define PXA250_GEDR1 0x0000004c
#define PXA250_GEDR2 0x00000050
#define HY7201_PMU_BASE 0x80001000
#define HY7201_PMU_SIZE 0x0000003c
#define HY7201_PMU_RESET 0x00000020
#define HY7201_PMU_RESET_WARM_RESET 0x00002000
#define HY7201_PMU_PMUMODE 0x00000000
#define HY7201_PMU_PMUMODE_IDLE 0x00000002
#define HY7201_PMU_PMUMODE_RUN 0x00000001
#define HY7201_TIMER_BASE 0x80025000
#define HY7201_TIMER_BASE0 0x00000000
#define HY7201_TIMER_CNT0 0x00000008
#define HY7201_TIMER_CTL0 0x00000010
#define HY7201_TIMER_CTL_START 0x00000001
#define HY7201_TIMER_CTL_RESET 0x00000004
#define HY7201_TIMER_CTL_REPEAT 0x00000002
#define HY7201_TIMER_TOPCTL 0x00000060
#define HY7201_TIMER_TOPCTL_T0INT 0x00000001
#define HY7201_TIMER_STATUS 0x00000064
#define HY7201_INTC_BASE 0x80024000
#define HY7201_INTC_ENABLE 0x00000008
#define HY7201_INTC_STATUS 0x00000010
#define HY7201_GPIO_BASE 0x80023000
#define HY7201_GPIO_PAIS 0x0000000c
#define HY7201_GPIO_PAIM 0x00000008
#define HY7201_GPIO_PAIE 0x00000010
#define HY7201_GPIO_PAIC 0x00000014
#define HY7201_GPIO_PBIS 0x0000002c
#define HY7201_GPIO_PBIM 0x00000028
#define HY7201_GPIO_PBIE 0x00000030
#define HY7201_GPIO_PBIC 0x00000034
#define HY7201_GPIO_PCIS 0x0000004c
#define HY7201_GPIO_PCIM 0x00000048
#define HY7201_GPIO_PCIE 0x00000050
#define HY7201_GPIO_PCIC 0x00000054
#define HY7201_GPIO_PDIS 0x0000006c
#define HY7201_GPIO_PDIM 0x00000068
#define HY7201_GPIO_PDIE 0x00000060
#define HY7201_GPIO_PDIC 0x00000054
#define IXP1200_UART_BASE 0x90003400
#define IXP1200_UART_SIZE 0x00000c00
#define IXP1200_UART_SR 0x00000000
#define IXP1200_UART_SR_RXR 0x00000010
#define IXP1200_UART_SR_TXR 0x00000004
#define IXP1200_UART_DR 0x00000800
#define IXP1200_UART_CR 0x00000400
#define IXP1200_UART_CR_RIE 0x00000010
#define IXP1200_UART_CR_XIE 0x00000100
#define IXP1200_TIMER_BASE 0x42000300
#define IXP1200_TIMER_SIZE 0x00000070
#define IXP1200_TIMER_1_LOAD 0x00000000
#define IXP1200_TIMER_1_VALUE 0x00000004
#define IXP1200_TIMER_1_CLEAR 0x0000000c
#define IXP1200_TIMER_1_CONTROL 0x00000008
#define IXP1200_TIMER_CONTROL_PERIODIC 0x00000040
#define IXP1200_IRQ_BASE 0x90001400
#define IXP1200_IRQ_SIZE 0x00000008
#define IXP1200_PCI_CFG_BASE 0x42000000
#define IXP1200_PCI_CFG_SIZE 0x00000400
#define IXP1200_IRQ_STATUS 0x00000180
#define IXP1200_IRQ_ENABLE_SET 0x00000188
#define IXP1200_IRQ_ENABLE_CLEAR 0x0000018c
#define IXP1200_FBI_BASE 0xb0040000
#define IXP1200_FBI_SIZE 0x00001000
#define IXP1200_IREG 0x000001e0
#define IXP1200_IREG_CINTIRQ 0x10000000
#define IXP1200_IREG_UEIRQ 0x40000000
#define IXP1200_IXP1200_RESET 0x0000007c
#define IXP2400_UART_BASE 0xc0030000
#define IXP2400_UART_SIZE 0x00000020
#define IXP2400_TIMER_BASE 0xc0020000
#define IXP2400_TIMER_SIZE 0x00000044
#define IXP2400_TIMER1_LOAD 0x00000010
#define IXP2400_TIMER1_STATUS 0x00000020
#define IXP2400_TIMER1_CLEAR 0x00000030
#define IXP2400_TIMER1_CONTROL 0x00000000
#define IXP2400_TIMER_CONTROL_ACT 0x00000080
#define IXP2400_IRQ_BASE 0xd6000000
#define IXP2400_IRQ_SIZE 0x00000210
#define IXP2400_GCAP_BASE 0xc0004a00
#define IXP2400_GCAP_SIZE 0x0000001c
#define IXP2400_GCAP_RESET0 0x0000000c
#define IXP2400_GCAP_RESET0_RSTALL 0x00010000
#define IXP2400_IRQ_STATUS 0x00000008
#define IXP2400_IRQ_ENABLE_SET 0x00000010
#define IXP2400_IRQ_ENABLE 0x00000010
#define IXP2400_IRQ_ENABLE_CLR 0x00000018
#define IXP2400_PCI_CSR_BASE 0xdf000000
#define IXP2400_PCI_CSR_SIZE 0x00000160
#define IXP2400_XSCALE_INT_STATUS 0x00000158
#define IXP2400_XSCALE_INT_ENABLE 0x0000015c
#define IXP425_TIMER_BASE 0xc8005000
#define IXP425_TIMER_SIZE 0x00000024
#define IXP425_TIMER_STATUS_OST_BITS 0x0000001f
#define IXP425_TIMER_STATUS_OST_TIMER0 0x00000001
#define IXP425_TIMER_STATUS 0x00000020
#define IXP425_TIMER0_RELOAD 0x00000008
#define IXP425_TIMER0_RELOAD_EN 0x00000001
#define IXP425_TIMER0_VAL 0x00000004
#define IXP425_IRQ_SIZE 0x00000020
#define IXP425_IRQ_BASE 0xc8003000
#define IXP425_IRQ_ENABLE 0x00000004
#define IXP425_IRQ_STATUS 0x0000000c
#define IXP425_IRQ_HIPRIO 0x00000018
#define IXP425_IRQ_GPIO8 0x00000019
#define IXP425_IRQ_GPIO11 0x0000001c
#define IXP425_IRQ_ENABLE 0x00000004
#define IXP425_IRQ_STATUS 0x0000000c
#define IXP425_IRQ_HIPRIO 0x00000018
#define IXP425_GPIO_SIZE 0x00000020
#define IXP425_GPIO_BASE 0xc8004000
#define IXP425_GPIO_GPISR 0x0000000c
#define IXP465_IRQ_SIZE 0x00000038
#define IXP465_IRQ_ENABLE2 0x00000024
#define IXP465_IRQ_STATUS2 0x0000002c
