

================================================================
== Vitis HLS Report for 'GenerateProof_Pipeline_INPUT_STREAM'
================================================================
* Date:           Mon Nov 17 18:41:02 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.479 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      130|      130|  0.650 us|  0.650 us|  129|  129|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- INPUT_STREAM  |      128|      128|         2|          1|          1|   128|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.47>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_04 = alloca i32 1" [endtoend.cpp:33]   --->   Operation 5 'alloca' 'i_04' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 6 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_1833 = alloca i32 1"   --->   Operation 7 'alloca' 'empty_1833' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %iv_strm, void @empty_26, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %root_strm, void @empty_26, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln33 = store i8 0, i8 %i_04" [endtoend.cpp:33]   --->   Operation 10 'store' 'store_ln33' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln33 = br void %for.inc" [endtoend.cpp:33]   --->   Operation 11 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = load i8 %i_04" [endtoend.cpp:33]   --->   Operation 12 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.70ns)   --->   "%icmp_ln33 = icmp_eq  i8 %i, i8 128" [endtoend.cpp:33]   --->   Operation 13 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.70ns)   --->   "%i_19 = add i8 %i, i8 1" [endtoend.cpp:33]   --->   Operation 14 'add' 'i_19' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %for.inc.split, void %for.cond.cleanup.exitStub" [endtoend.cpp:33]   --->   Operation 15 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i8 %i" [endtoend.cpp:33]   --->   Operation 16 'trunc' 'trunc_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln33 = store i8 %i_19, i8 %i_04" [endtoend.cpp:33]   --->   Operation 17 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_load8 = load i128 %empty"   --->   Operation 32 'load' 'p_load8' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_load = load i128 %empty_1833"   --->   Operation 33 'load' 'p_load' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %p_out, i128 %p_load"   --->   Operation 34 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %p_out1, i128 %p_load8"   --->   Operation 35 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 36 'ret' 'ret_ln0' <Predicate = (icmp_ln33)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.61>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_load9 = load i128 %empty" [endtoend.cpp:35]   --->   Operation 18 'load' 'p_load9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%p_load7 = load i128 %empty_1833" [endtoend.cpp:36]   --->   Operation 19 'load' 'p_load7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln34 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_34" [endtoend.cpp:34]   --->   Operation 20 'specpipeline' 'specpipeline_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128" [endtoend.cpp:33]   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [endtoend.cpp:33]   --->   Operation 22 'specloopname' 'specloopname_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.07ns)   --->   "%root_strm_read = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %root_strm" [endtoend.cpp:35]   --->   Operation 23 'read' 'root_strm_read' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.58> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i8 %root_strm_read" [endtoend.cpp:35]   --->   Operation 24 'trunc' 'trunc_ln35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.53ns)   --->   "%tmp = bitset i128 @_ssdm_op_BitSet.i128.i128.i7.i1, i128 %p_load9, i7 %trunc_ln33, i1 %trunc_ln35" [endtoend.cpp:35]   --->   Operation 25 'bitset' 'tmp' <Predicate = true> <Delay = 0.53> <CoreInst = "BitSet">   --->   Core 164 'BitSet' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'bitset'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.07ns)   --->   "%iv_strm_read = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %iv_strm" [endtoend.cpp:36]   --->   Operation 26 'read' 'iv_strm_read' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.58> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i8 %iv_strm_read" [endtoend.cpp:36]   --->   Operation 27 'trunc' 'trunc_ln36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.53ns)   --->   "%tmp_842 = bitset i128 @_ssdm_op_BitSet.i128.i128.i7.i1, i128 %p_load7, i7 %trunc_ln33, i1 %trunc_ln36" [endtoend.cpp:36]   --->   Operation 28 'bitset' 'tmp_842' <Predicate = true> <Delay = 0.53> <CoreInst = "BitSet">   --->   Core 164 'BitSet' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'bitset'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln36 = store i128 %tmp_842, i128 %empty_1833" [endtoend.cpp:36]   --->   Operation 29 'store' 'store_ln36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln35 = store i128 %tmp, i128 %empty" [endtoend.cpp:35]   --->   Operation 30 'store' 'store_ln35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln33 = br void %for.inc" [endtoend.cpp:33]   --->   Operation 31 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.000ns.

 <State 1>: 1.479ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln33', endtoend.cpp:33) of constant 0 on local variable 'i', endtoend.cpp:33 [10]  (0.387 ns)
	'load' operation 8 bit ('i', endtoend.cpp:33) on local variable 'i', endtoend.cpp:33 [13]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln33', endtoend.cpp:33) [14]  (0.705 ns)
	'store' operation 0 bit ('store_ln33', endtoend.cpp:33) of variable 'i', endtoend.cpp:33 on local variable 'i', endtoend.cpp:33 [32]  (0.387 ns)

 <State 2>: 0.612ns
The critical path consists of the following:
	axis read operation ('root_strm_read', endtoend.cpp:35) on port 'root_strm' (endtoend.cpp:35) [24]  (0.078 ns)
	blocking operation 0.534 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
