# 
# Synthesis run script generated by Vivado
# 

set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
create_project -in_memory -part xc7a35tcpg236-1

set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir C:/Users/13646/Desktop/数电实验/数电/timing/timing.cache/wt [current_project]
set_property parent.project_path C:/Users/13646/Desktop/数电实验/数电/timing/timing.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property vhdl_version vhdl_2k [current_fileset]
read_verilog -library xil_defaultlib C:/Users/13646/Desktop/数电实验/数电/timing/timing.srcs/sources_1/new/Source.v
read_xdc C:/Users/13646/Desktop/数电实验/数电/timing/timing.srcs/constrs_1/new/ports.xdc
set_property used_in_implementation false [get_files C:/Users/13646/Desktop/数电实验/数电/timing/timing.srcs/constrs_1/new/ports.xdc]

synth_design -top Source -part xc7a35tcpg236-1
write_checkpoint -noxdef Source.dcp
catch { report_utilization -file Source_utilization_synth.rpt -pb Source_utilization_synth.pb }
