
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
  **** SW Build 2644227 on Wed Sep  4 09:44:18 MDT 2019
  **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tarafdar' on host 'localhost' (Linux_x86_64 version 4.4.0-159-generic) on Wed Jul 01 21:08:21 UTC 2020
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/tarafdar/workDir/reproducability/hls4ml/example-models/resnet50-hls-full_300mus/firmware/ips/layer26'
Sourcing Tcl script './synth.tcl'
INFO: [HLS 200-10] Creating and opening project '/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer26'.
INFO: [HLS 200-10] Creating and opening solution '/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer26/solution1'.
WARNING: [HLS 200-483] The 'config_rtl -prefix' command is deprecated and will be removed in a future release. Use 'config_rtl -module_prefix' as its replacement.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [HLS 200-10] Adding design file '/home/tarafdar/workDir/reproducability/hls4ml/example-models/resnet50-hls-full_300mus/firmware/ips/layer26/../srcs/add.cpp' to the project
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/home/tarafdar/workDir/reproducability/hls4ml/example-models/resnet50-hls-full_300mus/firmware/ips/layer26/../srcs/add.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: /home/tarafdar/workDir/reproducability/hls4ml/example-models/resnet50-hls-full_300mus/firmware/ips/layer26/../../../firmware/nnet_utils/nnet_dense.h:152:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: /home/tarafdar/workDir/reproducability/hls4ml/example-models/resnet50-hls-full_300mus/firmware/ips/layer26/../../../firmware/nnet_utils/nnet_dense.h:164:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: /home/tarafdar/workDir/reproducability/hls4ml/example-models/resnet50-hls-full_300mus/firmware/ips/layer26/../../../firmware/nnet_utils/nnet_batchnorm.h:76:9
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: /home/tarafdar/workDir/reproducability/hls4ml/example-models/resnet50-hls-full_300mus/firmware/ips/layer26/../../../firmware/nnet_utils/nnet_conv2d_large.h:407:24
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file /home/tarafdar/workDir/reproducability/hls4ml/example-models/resnet50-hls-full_300mus/firmware/ips/layer26/../srcs/add.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 826.633 ; gain = 128.000 ; free physical = 5889 ; free virtual = 74863
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 826.633 ; gain = 128.000 ; free physical = 5889 ; free virtual = 74863
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 826.633 ; gain = 128.000 ; free physical = 5583 ; free virtual = 74565
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 826.633 ; gain = 128.000 ; free physical = 5521 ; free virtual = 74503
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/tarafdar/workDir/reproducability/hls4ml/example-models/resnet50-hls-full_300mus/firmware/ips/layer26/../../../firmware/nnet_utils/nnet_merge.h:109) in function 'nnet::addrelu<ap_uint<8>, ap_uint<8>, ap_uint<8>, config26>' completely with a factor of 257.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'input_1.V.V' (/home/tarafdar/workDir/reproducability/hls4ml/example-models/resnet50-hls-full_300mus/firmware/ips/layer26/../srcs/add.cpp:8) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'input_2.V.V' (/home/tarafdar/workDir/reproducability/hls4ml/example-models/resnet50-hls-full_300mus/firmware/ips/layer26/../srcs/add.cpp:9) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'output.V.V' (/home/tarafdar/workDir/reproducability/hls4ml/example-models/resnet50-hls-full_300mus/firmware/ips/layer26/../srcs/add.cpp:10) .
INFO: [XFORM 203-101] Partitioning array 'input_1.V.V' (/home/tarafdar/workDir/reproducability/hls4ml/example-models/resnet50-hls-full_300mus/firmware/ips/layer26/../srcs/add.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_2.V.V' (/home/tarafdar/workDir/reproducability/hls4ml/example-models/resnet50-hls-full_300mus/firmware/ips/layer26/../srcs/add.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output.V.V' (/home/tarafdar/workDir/reproducability/hls4ml/example-models/resnet50-hls-full_300mus/firmware/ips/layer26/../srcs/add.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'add', detected/extracted 1 process function(s): 
	 '_add<ap_uint<8>, ap_uint<8>, ap_uint<8>, config26, 257, 257>'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:54 ; elapsed = 00:02:56 . Memory (MB): peak = 890.633 ; gain = 192.000 ; free physical = 1677 ; free virtual = 70669
WARNING: [XFORM 203-631] Renaming function 'nnet::addrelu<ap_uint<8>, ap_uint<8>, ap_uint<8>, config26>' to 'addrelu' (/home/tarafdar/workDir/reproducability/hls4ml/example-models/resnet50-hls-full_300mus/firmware/ips/layer26/../../../firmware/nnet_utils/nnet_merge.h:111:16)
WARNING: [XFORM 203-631] Renaming function '_add<ap_uint<8>, ap_uint<8>, ap_uint<8>, config26, 257, 257>' to '_add' (/home/tarafdar/workDir/reproducability/hls4ml/example-models/resnet50-hls-full_300mus/firmware/ips/layer26/../include/_add.hpp:20:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:52 ; elapsed = 00:03:53 . Memory (MB): peak = 890.633 ; gain = 192.000 ; free physical = 1100 ; free virtual = 70259
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'add' ...
WARNING: [SYN 201-103] Legalizing function name '_add' to 'p_add'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'addrelu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 238.71 seconds; current allocated memory: 204.556 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.01 seconds; current allocated memory: 213.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.24 seconds; current allocated memory: 214.849 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 221.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.56 seconds; current allocated memory: 223.545 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.04 seconds; current allocated memory: 230.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'addrelu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'addrelu'.
INFO: [HLS 200-111]  Elapsed time: 5.51 seconds; current allocated memory: 249.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_add'.
INFO: [HLS 200-111]  Elapsed time: 45.68 seconds; current allocated memory: 360.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_0_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_1_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_2_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_3_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_4_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_5_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_6_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_7_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_8_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_9_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_10_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_11_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_12_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_13_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_14_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_15_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_16_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_17_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_18_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_19_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_20_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_21_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_22_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_23_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_24_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_25_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_26_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_27_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_28_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_29_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_30_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_31_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_32_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_33_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_34_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_35_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_36_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_37_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_38_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_39_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_40_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_41_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_42_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_43_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_44_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_45_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_46_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_47_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_48_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_49_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_50_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_51_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_52_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_53_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_54_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_55_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_56_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_57_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_58_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_59_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_60_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_61_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_62_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_63_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_64_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_65_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_66_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_67_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_68_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_69_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_70_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_71_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_72_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_73_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_74_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_75_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_76_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_77_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_78_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_79_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_80_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_81_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_82_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_83_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_84_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_85_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_86_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_87_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_88_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_89_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_90_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_91_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_92_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_93_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_94_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_95_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_96_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_97_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_98_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_99_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_100_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_101_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_102_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_103_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_104_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_105_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_106_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_107_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_108_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_109_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_110_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_111_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_112_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_113_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_114_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_115_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_116_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_117_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_118_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_119_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_120_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_121_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_122_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_123_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_124_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_125_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_126_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_127_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_128_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_129_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_130_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_131_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_132_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_133_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_134_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_135_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_136_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_137_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_138_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_139_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_140_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_141_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_142_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_143_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_144_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_145_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_146_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_147_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_148_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_149_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_150_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_151_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_152_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_153_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_154_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_155_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_156_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_157_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_158_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_159_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_160_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_161_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_162_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_163_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_164_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_165_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_166_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_167_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_168_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_169_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_170_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_171_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_172_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_173_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_174_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_175_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_176_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_177_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_178_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_179_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_180_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_181_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_182_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_183_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_184_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_185_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_186_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_187_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_188_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_189_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_190_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_191_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_192_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_193_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_194_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_195_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_196_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_197_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_198_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_199_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_200_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_201_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_202_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_203_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_204_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_205_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_206_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_207_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_208_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_209_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_210_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_211_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_212_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_213_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_214_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_215_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_216_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_217_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_218_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_219_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_220_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_221_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_222_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_223_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_224_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_225_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_226_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_227_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_228_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_229_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_230_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_231_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_232_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_233_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_234_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_235_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_236_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_237_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_238_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_239_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_240_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_241_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_242_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_243_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_244_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_245_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_246_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_247_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_248_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_249_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_250_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_251_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_252_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_253_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_254_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_255_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_1_256_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_0_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_1_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_2_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_3_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_4_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_5_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_6_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_7_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_8_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_9_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_10_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_11_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_12_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_13_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_14_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_15_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_16_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_17_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_18_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_19_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_20_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_21_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_22_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_23_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_24_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_25_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_26_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_27_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_28_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_29_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_30_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_31_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_32_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_33_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_34_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_35_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_36_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_37_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_38_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_39_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_40_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_41_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_42_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_43_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_44_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_45_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_46_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_47_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_48_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_49_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_50_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_51_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_52_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_53_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_54_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_55_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_56_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_57_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_58_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_59_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_60_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_61_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_62_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_63_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_64_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_65_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_66_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_67_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_68_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_69_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_70_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_71_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_72_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_73_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_74_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_75_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_76_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_77_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_78_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_79_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_80_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_81_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_82_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_83_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_84_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_85_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_86_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_87_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_88_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_89_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_90_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_91_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_92_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_93_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_94_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_95_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_96_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_97_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_98_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_99_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_100_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_101_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_102_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_103_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_104_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_105_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_106_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_107_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_108_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_109_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_110_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_111_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_112_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_113_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_114_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_115_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_116_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_117_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_118_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_119_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_120_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_121_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_122_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_123_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_124_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_125_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_126_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_127_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_128_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_129_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_130_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_131_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_132_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_133_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_134_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_135_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_136_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_137_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_138_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_139_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_140_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_141_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_142_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_143_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_144_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_145_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_146_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_147_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_148_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_149_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_150_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_151_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_152_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_153_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_154_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_155_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_156_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_157_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_158_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_159_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_160_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_161_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_162_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_163_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_164_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_165_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_166_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_167_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_168_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_169_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_170_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_171_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_172_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_173_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_174_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_175_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_176_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_177_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_178_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_179_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_180_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_181_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_182_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_183_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_184_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_185_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_186_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_187_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_188_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_189_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_190_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_191_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_192_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_193_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_194_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_195_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_196_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_197_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_198_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_199_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_200_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_201_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_202_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_203_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_204_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_205_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_206_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_207_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_208_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_209_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_210_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_211_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_212_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_213_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_214_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_215_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_216_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_217_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_218_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_219_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_220_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_221_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_222_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_223_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_224_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_225_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_226_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_227_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_228_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_229_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_230_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_231_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_232_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_233_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_234_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_235_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_236_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_237_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_238_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_239_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_240_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_241_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_242_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_243_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_244_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_245_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_246_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_247_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_248_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_249_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_250_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_251_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_252_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_253_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_254_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_255_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/input_2_256_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_0_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_1_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_2_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_3_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_4_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_5_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_6_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_7_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_8_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_9_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_10_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_11_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_12_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_13_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_14_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_15_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_16_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_17_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_18_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_19_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_20_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_21_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_22_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_23_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_24_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_25_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_26_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_27_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_28_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_29_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_30_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_31_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_32_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_33_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_34_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_35_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_36_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_37_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_38_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_39_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_40_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_41_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_42_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_43_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_44_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_45_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_46_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_47_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_48_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_49_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_50_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_51_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_52_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_53_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_54_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_55_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_56_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_57_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_58_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_59_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_60_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_61_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_62_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_63_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_64_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_65_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_66_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_67_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_68_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_69_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_70_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_71_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_72_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_73_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_74_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_75_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_76_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_77_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_78_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_79_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_80_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_81_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_82_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_83_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_84_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_85_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_86_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_87_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_88_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_89_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_90_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_91_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_92_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_93_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_94_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_95_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_96_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_97_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_98_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_99_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_100_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_101_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_102_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_103_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_104_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_105_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_106_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_107_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_108_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_109_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_110_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_111_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_112_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_113_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_114_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_115_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_116_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_117_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_118_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_119_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_120_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_121_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_122_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_123_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_124_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_125_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_126_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_127_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_128_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_129_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_130_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_131_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_132_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_133_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_134_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_135_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_136_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_137_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_138_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_139_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_140_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_141_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_142_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_143_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_144_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_145_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_146_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_147_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_148_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_149_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_150_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_151_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_152_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_153_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_154_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_155_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_156_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_157_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_158_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_159_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_160_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_161_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_162_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_163_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_164_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_165_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_166_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_167_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_168_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_169_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_170_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_171_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_172_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_173_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_174_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_175_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_176_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_177_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_178_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_179_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_180_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_181_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_182_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_183_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_184_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_185_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_186_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_187_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_188_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_189_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_190_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_191_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_192_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_193_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_194_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_195_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_196_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_197_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_198_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_199_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_200_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_201_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_202_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_203_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_204_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_205_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_206_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_207_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_208_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_209_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_210_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_211_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_212_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_213_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_214_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_215_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_216_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_217_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_218_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_219_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_220_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_221_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_222_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_223_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_224_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_225_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_226_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_227_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_228_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_229_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_230_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_231_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_232_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_233_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_234_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_235_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_236_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_237_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_238_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_239_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_240_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_241_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_242_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_243_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_244_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_245_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_246_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_247_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_248_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_249_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_250_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_251_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_252_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_253_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_254_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_255_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'add/output_256_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'add' to 'ap_ctrl_none'.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for add
INFO: [RTGEN 206-100] Finished creating RTL model for 'add'.
INFO: [HLS 200-111]  Elapsed time: 21.62 seconds; current allocated memory: 402.177 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:06:45 ; elapsed = 00:06:59 . Memory (MB): peak = 1308.832 ; gain = 610.199 ; free physical = 617 ; free virtual = 69557
INFO: [VHDL 208-304] Generating VHDL RTL for add with prefix layer26_.
INFO: [VLOG 209-307] Generating Verilog RTL for add with prefix layer26_.
WARNING: [HLS 200-483] The 'export_design -evaluate verilog' command is deprecated and will be removed in a future release. Use 'export_design -flow impl -rtl verilog' as its replacement.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2019.1.3 (64-bit)
  **** SW Build 2644227 on Wed Sep  4 09:44:18 MDT 2019
  **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Jul  1 21:17:08 2020...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2019.1.3 (64-bit)
  **** SW Build 2644227 on Wed Sep  4 09:44:18 MDT 2019
  **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer26/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1429.305 ; gain = 35.688 ; free physical = 362 ; free virtual = 68436
Wrote  : </home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer26/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
create_bd_cell: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1530.285 ; gain = 24.812 ; free physical = 459 ; free virtual = 68364
Wrote  : </home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer26/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer26/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer26/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer26/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
make_wrapper: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1666.496 ; gain = 130.273 ; free physical = 466 ; free virtual = 67934
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer26/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer26/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer26/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer26/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer26/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer26/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
launch_runs: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1876.930 ; gain = 210.434 ; free physical = 378 ; free virtual = 67435
[Wed Jul  1 21:18:11 2020] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer26/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Wed Jul  1 21:18:11 2020] Launched synth_1...
Run output will be captured here: /home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer26/solution1/impl/verilog/project.runs/synth_1/runme.log
[Wed Jul  1 21:18:11 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2019.1.3 (64-bit)
  **** SW Build 2644227 on Wed Sep  4 09:44:18 MDT 2019
  **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1405.391 ; gain = 51.016 ; free physical = 20917 ; free virtual = 66006
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer26/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1441.078 ; gain = 35.688 ; free physical = 20820 ; free virtual = 65951
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1462.992 ; gain = 21.914 ; free physical = 20701 ; free virtual = 65889
Command: synth_design -top bd_0_wrapper -part xczu19eg-ffvc1760-2-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu19eg'
INFO: [Common 17-1540] The version limit for your license is '2020.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Device 21-403] Loading part xczu19eg-ffvc1760-2-i
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27621 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 2549.621 ; gain = 0.000 ; free physical = 17064 ; free virtual = 62756
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer26/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer26/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer26/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-22573-agent-2/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer26/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-22573-agent-2/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer26/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer26/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 2552.586 ; gain = 2.965 ; free physical = 17083 ; free virtual = 62793
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 2564.492 ; gain = 14.871 ; free physical = 17081 ; free virtual = 62790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 2564.492 ; gain = 14.871 ; free physical = 17079 ; free virtual = 62788
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer26/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer26/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer26/solution1/impl/verilog/layer26_add.xdc]
create_clock: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2681.055 ; gain = 20.812 ; free physical = 16726 ; free virtual = 62461
Finished Parsing XDC File [/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer26/solution1/impl/verilog/layer26_add.xdc]
Parsing XDC File [/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer26/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer26/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2681.055 ; gain = 0.000 ; free physical = 16724 ; free virtual = 62459
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2684.023 ; gain = 2.969 ; free physical = 16720 ; free virtual = 62455
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:48 . Memory (MB): peak = 2684.023 ; gain = 134.402 ; free physical = 16480 ; free virtual = 62730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu19eg-ffvc1760-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:48 . Memory (MB): peak = 2684.023 ; gain = 134.402 ; free physical = 16433 ; free virtual = 62714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:48 . Memory (MB): peak = 2684.023 ; gain = 134.402 ; free physical = 16460 ; free virtual = 62740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:49 . Memory (MB): peak = 2684.023 ; gain = 134.402 ; free physical = 16143 ; free virtual = 62424
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1968 (col length:264)
BRAMs: 1968 (col length: RAMB18 264 RAMB36 132)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:50 . Memory (MB): peak = 2684.023 ; gain = 134.402 ; free physical = 16368 ; free virtual = 62668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:02:10 . Memory (MB): peak = 3151.906 ; gain = 602.285 ; free physical = 14407 ; free virtual = 60758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:02:10 . Memory (MB): peak = 3153.906 ; gain = 604.285 ; free physical = 14397 ; free virtual = 60750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:02:10 . Memory (MB): peak = 3167.453 ; gain = 617.832 ; free physical = 14378 ; free virtual = 60732
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:02:12 . Memory (MB): peak = 3180.328 ; gain = 630.707 ; free physical = 14317 ; free virtual = 60675
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:02:12 . Memory (MB): peak = 3180.328 ; gain = 630.707 ; free physical = 14317 ; free virtual = 60675
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:02:12 . Memory (MB): peak = 3180.328 ; gain = 630.707 ; free physical = 14317 ; free virtual = 60676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:02:12 . Memory (MB): peak = 3180.328 ; gain = 630.707 ; free physical = 14317 ; free virtual = 60676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:02:12 . Memory (MB): peak = 3180.328 ; gain = 630.707 ; free physical = 14317 ; free virtual = 60676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:02:12 . Memory (MB): peak = 3180.328 ; gain = 630.707 ; free physical = 14317 ; free virtual = 60676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  2827|
|2     |  bd_0_i |bd_0   |  2827|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:02:12 . Memory (MB): peak = 3180.328 ; gain = 630.707 ; free physical = 14317 ; free virtual = 60676
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:01:51 . Memory (MB): peak = 3180.328 ; gain = 511.176 ; free physical = 14354 ; free virtual = 60713
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:02:12 . Memory (MB): peak = 3180.336 ; gain = 630.707 ; free physical = 14354 ; free virtual = 60713
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3237.922 ; gain = 0.000 ; free physical = 14210 ; free virtual = 60573
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:12 ; elapsed = 00:02:48 . Memory (MB): peak = 3237.922 ; gain = 1774.930 ; free physical = 14291 ; free virtual = 60655
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3237.922 ; gain = 0.000 ; free physical = 14290 ; free virtual = 60654
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer26/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul  1 21:48:00 2020...
[Wed Jul  1 21:48:01 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:10:32 ; elapsed = 00:29:49 . Memory (MB): peak = 1876.930 ; gain = 0.000 ; free physical = 18493 ; free virtual = 64846
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu19eg-ffvc1760-2-i
INFO: [Device 21-403] Loading part xczu19eg-ffvc1760-2-i
INFO: [Project 1-454] Reading design checkpoint '/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer26/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
WARNING: [Netlist 29-43] Netlist 'bd_0_wrapper' is not ideal for floorplanning, since the cellview 'bd_0_hls_inst_0_layer26_p_add' defined in file 'bd_0_hls_inst_0.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.1.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer26/solution1/impl/verilog/layer26_add.xdc]
Finished Parsing XDC File [/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer26/solution1/impl/verilog/layer26_add.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2879.129 ; gain = 0.000 ; free physical = 17362 ; free virtual = 63657
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:55 . Memory (MB): peak = 2879.129 ; gain = 1002.199 ; free physical = 17360 ; free virtual = 63655
Running report: report_utilization -file ./report/layer26_add_utilization_synth.rpt
Contents of report file './report/layer26_add_utilization_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (lin64) Build 2644227 Wed Sep  4 09:44:18 MDT 2019
| Date         : Wed Jul  1 21:48:57 2020
| Host         : agent-2 running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_utilization -file ./report/layer26_add_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : xczu19egffvc1760-2
| Design State : Synthesized
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+-------+-------+-----------+-------+
|        Site Type        |  Used | Fixed | Available | Util% |
+-------------------------+-------+-------+-----------+-------+
| CLB LUTs*               | 10010 |     0 |    522720 |  1.91 |
|   LUT as Logic          | 10010 |     0 |    522720 |  1.91 |
|   LUT as Memory         |     0 |     0 |    161280 |  0.00 |
| CLB Registers           | 15419 |     0 |   1045440 |  1.47 |
|   Register as Flip Flop | 15419 |     0 |   1045440 |  1.47 |
|   Register as Latch     |     0 |     0 |   1045440 |  0.00 |
| CARRY8                  |     0 |     0 |     65340 |  0.00 |
| F7 Muxes                |     0 |     0 |    261360 |  0.00 |
| F8 Muxes                |     0 |     0 |    130680 |  0.00 |
| F9 Muxes                |     0 |     0 |     65340 |  0.00 |
+-------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 15418 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       984 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       984 |  0.00 |
|   RAMB18       |    0 |     0 |      1968 |  0.00 |
| URAM           |    0 |     0 |       128 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1968 |  0.00 |
+-----------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |       512 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |       940 |  0.00 |
|   BUFGCE             |    0 |     0 |       280 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        44 |  0.00 |
|   BUFG_GT            |    0 |     0 |       456 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        88 |  0.00 |
| PLL                  |    0 |     0 |        22 |  0.00 |
| MMCM                 |    0 |     0 |        11 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         4 |  0.00 |
| GTHE4_CHANNEL   |    0 |     0 |        32 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |         8 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        16 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |         4 |  0.00 |
| ILKNE4          |    0 |     0 |         4 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        24 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        24 |  0.00 |
| PCIE40E4        |    0 |     0 |         5 |  0.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 15418 |            Register |
| LUT3     |  7097 |                 CLB |
| LUT5     |  3853 |                 CLB |
| LUT6     |  1575 |                 CLB |
| LUT4     |  1045 |                 CLB |
| LUT2     |   184 |                 CLB |
| LUT1     |    18 |                 CLB |
| FDSE     |     1 |            Register |
+----------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/layer26_add_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:01:05 ; elapsed = 00:02:40 . Memory (MB): peak = 4562.125 ; gain = 1682.996 ; free physical = 12233 ; free virtual = 59363
Contents of report file './report/layer26_add_timing_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1.3 (lin64) Build 2644227 Wed Sep  4 09:44:18 MDT 2019
| Date              : Wed Jul  1 21:51:37 2020
| Host              : agent-2 running 64-bit Ubuntu 16.04.6 LTS
| Command           : report_timing_summary -file ./report/layer26_add_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xczu19eg-ffvc1760
| Speed File        : -2  PRODUCTION 1.26 06-20-2019
| Temperature Grade : I
-------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4884 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2827 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.070        0.000                      0                19531        0.069        0.000                      0                19531        1.725        0.000                       0                 15419  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.070        0.000                      0                19531        0.069        0.000                      0                19531        1.725        0.000                       0                 15419  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.070ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_add_U0/input_1_100_V_V_0_payload_B_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_add_U0/output_100_V_V_1_payload_A_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.608ns (31.667%)  route 1.312ns (68.333%))
  Logic Levels:           7  (LUT5=6 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15418, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_add_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/p_add_U0/input_1_100_V_V_0_payload_B_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     0.079 r  bd_0_i/hls_inst/inst/p_add_U0/input_1_100_V_V_0_payload_B_reg[0]/Q
                         net (fo=2, unplaced)         0.154     0.233    bd_0_i/hls_inst/inst/p_add_U0/input_1_100_V_V_0_payload_B[0]
                         LUT6 (Prop_LUT6_I0_O)        0.149     0.382 r  bd_0_i/hls_inst/inst/p_add_U0/output_100_V_V_1_payload_A[1]_i_2/O
                         net (fo=2, unplaced)         0.185     0.567    bd_0_i/hls_inst/inst/p_add_U0/call_ln21_addrelu_fu_1566/output_100_V_V_1_payload_B_reg[1]
                         LUT5 (Prop_LUT5_I4_O)        0.069     0.636 r  bd_0_i/hls_inst/inst/p_add_U0/call_ln21_addrelu_fu_1566/output_100_V_V_1_payload_A[2]_i_2/O
                         net (fo=2, unplaced)         0.185     0.821    bd_0_i/hls_inst/inst/p_add_U0/call_ln21_addrelu_fu_1566/output_100_V_V_1_payload_A[2]_i_2_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.069     0.890 r  bd_0_i/hls_inst/inst/p_add_U0/call_ln21_addrelu_fu_1566/output_100_V_V_1_payload_A[3]_i_2/O
                         net (fo=2, unplaced)         0.185     1.075    bd_0_i/hls_inst/inst/p_add_U0/call_ln21_addrelu_fu_1566/output_100_V_V_1_payload_A[3]_i_2_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.069     1.144 r  bd_0_i/hls_inst/inst/p_add_U0/call_ln21_addrelu_fu_1566/output_100_V_V_1_payload_A[4]_i_2/O
                         net (fo=2, unplaced)         0.185     1.329    bd_0_i/hls_inst/inst/p_add_U0/call_ln21_addrelu_fu_1566/output_100_V_V_1_payload_A[4]_i_2_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.069     1.398 r  bd_0_i/hls_inst/inst/p_add_U0/call_ln21_addrelu_fu_1566/output_100_V_V_1_payload_A[5]_i_2/O
                         net (fo=2, unplaced)         0.185     1.583    bd_0_i/hls_inst/inst/p_add_U0/call_ln21_addrelu_fu_1566/output_100_V_V_1_payload_A[5]_i_2_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.069     1.652 r  bd_0_i/hls_inst/inst/p_add_U0/call_ln21_addrelu_fu_1566/output_100_V_V_1_payload_A[6]_i_3/O
                         net (fo=2, unplaced)         0.185     1.837    bd_0_i/hls_inst/inst/p_add_U0/call_ln21_addrelu_fu_1566/output_100_V_V_1_payload_A[6]_i_3_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.035     1.872 r  bd_0_i/hls_inst/inst/p_add_U0/call_ln21_addrelu_fu_1566/output_100_V_V_1_payload_A[6]_i_2/O
                         net (fo=2, unplaced)         0.048     1.920    bd_0_i/hls_inst/inst/p_add_U0/call_ln21_addrelu_fu_1566_res_100_V_V_TDATA__0[6]
                         FDRE                                         r  bd_0_i/hls_inst/inst/p_add_U0/output_100_V_V_1_payload_A_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=15418, unset)        0.000     4.000    bd_0_i/hls_inst/inst/p_add_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/p_add_U0/output_100_V_V_1_payload_A_reg[6]/C
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.035     3.965    
                         FDRE (Setup_FDRE_C_D)        0.025     3.990    bd_0_i/hls_inst/inst/p_add_U0/output_100_V_V_1_payload_A_reg[6]
  -------------------------------------------------------------------
                         required time                          3.990    
                         arrival time                          -1.920    
  -------------------------------------------------------------------
                         slack                                  2.070    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/p_add_U0/input_2_0_V_V_0_payload_A_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_add_U0/output_0_V_V_1_payload_A_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.053ns (46.087%)  route 0.062ns (53.913%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15418, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_add_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/p_add_U0/input_2_0_V_V_0_payload_A_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     0.039 r  bd_0_i/hls_inst/inst/p_add_U0/input_2_0_V_V_0_payload_A_reg[1]/Q
                         net (fo=2, unplaced)         0.046     0.085    bd_0_i/hls_inst/inst/p_add_U0/call_ln21_addrelu_fu_1566/Q[1]
                         LUT5 (Prop_LUT5_I2_O)        0.014     0.099 r  bd_0_i/hls_inst/inst/p_add_U0/call_ln21_addrelu_fu_1566/output_0_V_V_1_payload_A[1]_i_1/O
                         net (fo=2, unplaced)         0.016     0.115    bd_0_i/hls_inst/inst/p_add_U0/call_ln21_addrelu_fu_1566_res_0_V_V_TDATA[1]
                         FDRE                                         r  bd_0_i/hls_inst/inst/p_add_U0/output_0_V_V_1_payload_A_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15418, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_add_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/p_add_U0/output_0_V_V_1_payload_A_reg[1]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    bd_0_i/hls_inst/inst/p_add_U0/output_0_V_V_1_payload_A_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FDRE/C   n/a            0.550         4.000       3.450                bd_0_i/hls_inst/inst/p_add_U0/input_1_148_V_V_0_payload_A_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         2.000       1.725                bd_0_i/hls_inst/inst/p_add_U0/input_1_148_V_V_0_payload_A_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         2.000       1.725                bd_0_i/hls_inst/inst/p_add_U0/input_1_148_V_V_0_payload_A_reg[4]/C




Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4562.125 ; gain = 0.000 ; free physical = 12251 ; free virtual = 59381
INFO: [Timing 38-480] Writing timing data to binary archive.
[Wed Jul  1 21:51:45 2020] Launched impl_1...
Run output will be captured here: /home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer26/solution1/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4594.141 ; gain = 32.016 ; free physical = 12180 ; free virtual = 59335
[Wed Jul  1 21:51:45 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2019.1.3 (64-bit)
  **** SW Build 2644227 on Wed Sep  4 09:44:18 MDT 2019
  **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer26/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1387.055 ; gain = 0.000 ; free physical = 11607 ; free virtual = 58769
INFO: [Device 21-403] Loading part xczu19eg-ffvc1760-2-i
WARNING: [Netlist 29-43] Netlist 'bd_0_wrapper' is not ideal for floorplanning, since the cellview 'bd_0_hls_inst_0_layer26_p_add' defined in file 'bd_0_hls_inst_0.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.1.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.980 ; gain = 0.000 ; free physical = 6991 ; free virtual = 54211
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1.3 (64-bit) build 2644227
open_checkpoint: Time (s): cpu = 00:00:33 ; elapsed = 00:01:06 . Memory (MB): peak = 2908.980 ; gain = 1521.926 ; free physical = 6990 ; free virtual = 54210
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer26/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-1540] The version limit for your license is '2020.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3039.547 ; gain = 116.625 ; free physical = 6905 ; free virtual = 54134

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 168fe405

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3039.547 ; gain = 0.000 ; free physical = 6890 ; free virtual = 54120

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2905 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 140a0bdd7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3108.543 ; gain = 24.012 ; free physical = 6781 ; free virtual = 54016
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 18 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 140a0bdd7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3108.543 ; gain = 24.012 ; free physical = 6775 ; free virtual = 54010
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 140a0bdd7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3108.543 ; gain = 24.012 ; free physical = 6780 ; free virtual = 54016
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 140a0bdd7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3108.543 ; gain = 24.012 ; free physical = 6780 ; free virtual = 54016
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 140a0bdd7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3108.543 ; gain = 24.012 ; free physical = 6779 ; free virtual = 54015
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 140a0bdd7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3108.543 ; gain = 24.012 ; free physical = 6776 ; free virtual = 54012
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              18  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3108.543 ; gain = 0.000 ; free physical = 6776 ; free virtual = 54013
Ending Logic Optimization Task | Checksum: 140a0bdd7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3108.543 ; gain = 24.012 ; free physical = 6777 ; free virtual = 54014

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 140a0bdd7

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3108.543 ; gain = 0.000 ; free physical = 6776 ; free virtual = 54013

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 140a0bdd7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3108.543 ; gain = 0.000 ; free physical = 6776 ; free virtual = 54013

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3108.543 ; gain = 0.000 ; free physical = 6776 ; free virtual = 54013
Ending Netlist Obfuscation Task | Checksum: 140a0bdd7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3108.543 ; gain = 0.000 ; free physical = 6776 ; free virtual = 54013
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3108.543 ; gain = 199.562 ; free physical = 6776 ; free virtual = 54013
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3108.543 ; gain = 0.000 ; free physical = 6777 ; free virtual = 54015
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer26/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3140.559 ; gain = 32.016 ; free physical = 6735 ; free virtual = 54000
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer26/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3251.887 ; gain = 111.328 ; free physical = 6695 ; free virtual = 53971
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-1540] The version limit for your license is '2020.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3274.699 ; gain = 0.000 ; free physical = 6658 ; free virtual = 53942
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: df3c4930

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3274.699 ; gain = 0.000 ; free physical = 6658 ; free virtual = 53942
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3274.699 ; gain = 0.000 ; free physical = 6668 ; free virtual = 53952

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 07426544

Time (s): cpu = 00:00:51 ; elapsed = 00:01:27 . Memory (MB): peak = 4395.520 ; gain = 1120.820 ; free physical = 3653 ; free virtual = 50640

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: b82315ad

Time (s): cpu = 00:01:01 ; elapsed = 00:01:35 . Memory (MB): peak = 4434.562 ; gain = 1159.863 ; free physical = 3611 ; free virtual = 50621

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: b82315ad

Time (s): cpu = 00:01:02 ; elapsed = 00:01:35 . Memory (MB): peak = 4434.562 ; gain = 1159.863 ; free physical = 3610 ; free virtual = 50620
Phase 1 Placer Initialization | Checksum: b82315ad

Time (s): cpu = 00:01:02 ; elapsed = 00:01:35 . Memory (MB): peak = 4434.562 ; gain = 1159.863 ; free physical = 3608 ; free virtual = 50618

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 8ba8011a

Time (s): cpu = 00:01:18 ; elapsed = 00:01:43 . Memory (MB): peak = 4434.562 ; gain = 1159.863 ; free physical = 2991 ; free virtual = 50005

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4474.355 ; gain = 0.000 ; free physical = 2795 ; free virtual = 49860

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 7cd1e36a

Time (s): cpu = 00:02:04 ; elapsed = 00:02:05 . Memory (MB): peak = 4474.355 ; gain = 1199.656 ; free physical = 2800 ; free virtual = 49867
Phase 2.2 Global Placement Core | Checksum: 5b55324d

Time (s): cpu = 00:02:06 ; elapsed = 00:02:05 . Memory (MB): peak = 4474.355 ; gain = 1199.656 ; free physical = 2791 ; free virtual = 49858
Phase 2 Global Placement | Checksum: 5b55324d

Time (s): cpu = 00:02:06 ; elapsed = 00:02:05 . Memory (MB): peak = 4474.355 ; gain = 1199.656 ; free physical = 2801 ; free virtual = 49868

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 56e88b4a

Time (s): cpu = 00:02:07 ; elapsed = 00:02:06 . Memory (MB): peak = 4474.355 ; gain = 1199.656 ; free physical = 2718 ; free virtual = 49785

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 35e44c3e

Time (s): cpu = 00:02:09 ; elapsed = 00:02:07 . Memory (MB): peak = 4474.355 ; gain = 1199.656 ; free physical = 2713 ; free virtual = 49780

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 670b01b2

Time (s): cpu = 00:02:10 ; elapsed = 00:02:07 . Memory (MB): peak = 4474.355 ; gain = 1199.656 ; free physical = 2705 ; free virtual = 49773

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 100809665

Time (s): cpu = 00:02:13 ; elapsed = 00:02:09 . Memory (MB): peak = 4474.355 ; gain = 1199.656 ; free physical = 2684 ; free virtual = 49752

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 13337d15

Time (s): cpu = 00:02:13 ; elapsed = 00:02:09 . Memory (MB): peak = 4474.355 ; gain = 1199.656 ; free physical = 2673 ; free virtual = 49741

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 400c558b

Time (s): cpu = 00:02:21 ; elapsed = 00:02:16 . Memory (MB): peak = 4474.355 ; gain = 1199.656 ; free physical = 2685 ; free virtual = 49755

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 12600a6f1

Time (s): cpu = 00:02:34 ; elapsed = 00:02:19 . Memory (MB): peak = 4474.355 ; gain = 1199.656 ; free physical = 2741 ; free virtual = 49814

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 14368d087

Time (s): cpu = 00:02:37 ; elapsed = 00:02:21 . Memory (MB): peak = 4474.355 ; gain = 1199.656 ; free physical = 2776 ; free virtual = 49849

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1281df662

Time (s): cpu = 00:02:37 ; elapsed = 00:02:22 . Memory (MB): peak = 4474.355 ; gain = 1199.656 ; free physical = 2783 ; free virtual = 49856
Phase 3 Detail Placement | Checksum: 1281df662

Time (s): cpu = 00:02:37 ; elapsed = 00:02:22 . Memory (MB): peak = 4474.355 ; gain = 1199.656 ; free physical = 2786 ; free virtual = 49859

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 24400728a

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 24400728a

Time (s): cpu = 00:02:50 ; elapsed = 00:02:25 . Memory (MB): peak = 4474.355 ; gain = 1199.656 ; free physical = 2768 ; free virtual = 49844
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.651. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 23c8df95c

Time (s): cpu = 00:02:50 ; elapsed = 00:02:25 . Memory (MB): peak = 4474.355 ; gain = 1199.656 ; free physical = 2767 ; free virtual = 49843
Phase 4.1 Post Commit Optimization | Checksum: 23c8df95c

Time (s): cpu = 00:02:50 ; elapsed = 00:02:26 . Memory (MB): peak = 4474.355 ; gain = 1199.656 ; free physical = 2767 ; free virtual = 49843

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 23c8df95c

Time (s): cpu = 00:02:51 ; elapsed = 00:02:26 . Memory (MB): peak = 4474.355 ; gain = 1199.656 ; free physical = 2784 ; free virtual = 49860

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 23c8df95c

Time (s): cpu = 00:03:07 ; elapsed = 00:02:42 . Memory (MB): peak = 4474.355 ; gain = 1199.656 ; free physical = 2983 ; free virtual = 50124

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4474.355 ; gain = 0.000 ; free physical = 2983 ; free virtual = 50124
Phase 4.4 Final Placement Cleanup | Checksum: 1c5480392

Time (s): cpu = 00:03:07 ; elapsed = 00:02:42 . Memory (MB): peak = 4474.355 ; gain = 1199.656 ; free physical = 2983 ; free virtual = 50124
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c5480392

Time (s): cpu = 00:03:07 ; elapsed = 00:02:42 . Memory (MB): peak = 4474.355 ; gain = 1199.656 ; free physical = 2983 ; free virtual = 50124
Ending Placer Task | Checksum: d691a306

Time (s): cpu = 00:03:07 ; elapsed = 00:02:42 . Memory (MB): peak = 4474.355 ; gain = 1199.656 ; free physical = 2994 ; free virtual = 50135
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:17 ; elapsed = 00:02:49 . Memory (MB): peak = 4474.355 ; gain = 1222.469 ; free physical = 3142 ; free virtual = 50283
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4474.355 ; gain = 0.000 ; free physical = 3145 ; free virtual = 50286
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4474.355 ; gain = 0.000 ; free physical = 3149 ; free virtual = 50279
INFO: [Common 17-1381] The checkpoint '/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer26/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 4474.355 ; gain = 0.000 ; free physical = 3048 ; free virtual = 50208
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.55 . Memory (MB): peak = 4474.355 ; gain = 0.000 ; free physical = 3000 ; free virtual = 50165
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.61 . Memory (MB): peak = 4474.355 ; gain = 0.000 ; free physical = 3039 ; free virtual = 50213
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-1540] The version limit for your license is '2020.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4474.355 ; gain = 0.000 ; free physical = 3049 ; free virtual = 50207
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4474.355 ; gain = 0.000 ; free physical = 3016 ; free virtual = 50181
INFO: [Common 17-1381] The checkpoint '/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer26/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4474.355 ; gain = 0.000 ; free physical = 2799 ; free virtual = 49984
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-1540] The version limit for your license is '2020.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: ce050c02 ConstDB: 0 ShapeSum: 88c9704 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "input_1_239_V_V_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_239_V_V_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_239_V_V_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_239_V_V_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_239_V_V_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_239_V_V_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_239_V_V_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_239_V_V_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_239_V_V_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_239_V_V_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_239_V_V_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_239_V_V_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_239_V_V_tdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_239_V_V_tdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_239_V_V_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_239_V_V_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_239_V_V_tdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_239_V_V_tdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_239_V_V_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_239_V_V_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_239_V_V_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_239_V_V_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_239_V_V_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_239_V_V_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_240_V_V_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_240_V_V_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_240_V_V_tdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_240_V_V_tdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_240_V_V_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_240_V_V_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_240_V_V_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_240_V_V_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_240_V_V_tdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_240_V_V_tdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_240_V_V_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_240_V_V_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_240_V_V_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_240_V_V_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_239_V_V_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_239_V_V_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_239_V_V_tdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_239_V_V_tdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_239_V_V_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_239_V_V_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_239_V_V_tdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_239_V_V_tdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_239_V_V_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_239_V_V_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_236_V_V_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_236_V_V_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_236_V_V_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_236_V_V_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_227_V_V_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_227_V_V_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_227_V_V_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_227_V_V_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_198_V_V_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_198_V_V_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_198_V_V_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_198_V_V_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_240_V_V_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_240_V_V_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_240_V_V_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_240_V_V_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_240_V_V_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_240_V_V_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_240_V_V_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_240_V_V_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_240_V_V_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_240_V_V_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_240_V_V_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_240_V_V_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_240_V_V_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_240_V_V_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "output_239_V_V_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "output_239_V_V_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_236_V_V_tdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_236_V_V_tdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_236_V_V_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_236_V_V_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_236_V_V_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_236_V_V_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_236_V_V_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_236_V_V_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_236_V_V_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_236_V_V_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_236_V_V_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_236_V_V_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_236_V_V_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_236_V_V_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_206_V_V_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_206_V_V_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_206_V_V_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_206_V_V_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_206_V_V_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_206_V_V_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_233_V_V_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_233_V_V_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_233_V_V_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_233_V_V_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_233_V_V_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_233_V_V_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_233_V_V_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_233_V_V_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_227_V_V_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_227_V_V_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_227_V_V_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_227_V_V_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_227_V_V_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_227_V_V_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_227_V_V_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_227_V_V_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_202_V_V_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_202_V_V_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_198_V_V_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_198_V_V_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_198_V_V_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_198_V_V_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_198_V_V_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_198_V_V_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_198_V_V_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_198_V_V_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_198_V_V_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_198_V_V_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_198_V_V_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_198_V_V_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_198_V_V_tdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_198_V_V_tdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_198_V_V_tdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_198_V_V_tdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_198_V_V_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_198_V_V_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_198_V_V_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_198_V_V_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_198_V_V_tdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_198_V_V_tdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_198_V_V_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_198_V_V_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_198_V_V_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_198_V_V_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_198_V_V_tdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_198_V_V_tdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "output_198_V_V_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "output_198_V_V_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "output_240_V_V_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "output_240_V_V_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_203_V_V_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_203_V_V_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_240_V_V_tdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_240_V_V_tdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_240_V_V_tdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_240_V_V_tdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_240_V_V_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_240_V_V_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_237_V_V_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_237_V_V_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_237_V_V_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_237_V_V_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_240_V_V_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_240_V_V_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_239_V_V_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_239_V_V_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_236_V_V_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_236_V_V_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_236_V_V_tdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_236_V_V_tdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_236_V_V_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_236_V_V_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_236_V_V_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_236_V_V_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_236_V_V_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_236_V_V_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_233_V_V_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_233_V_V_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_233_V_V_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_233_V_V_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_233_V_V_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_233_V_V_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_233_V_V_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_233_V_V_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_227_V_V_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_227_V_V_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_227_V_V_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_227_V_V_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_227_V_V_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_227_V_V_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_213_V_V_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_213_V_V_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_213_V_V_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_213_V_V_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_213_V_V_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_213_V_V_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_2_213_V_V_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_2_213_V_V_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_213_V_V_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_213_V_V_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_213_V_V_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_213_V_V_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 19873cfcb

Time (s): cpu = 00:04:20 ; elapsed = 00:03:49 . Memory (MB): peak = 4948.617 ; gain = 447.449 ; free physical = 804 ; free virtual = 45596
Post Restoration Checksum: NetGraph: b7c25b4c NumContArr: e0b1747f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 19873cfcb

Time (s): cpu = 00:04:21 ; elapsed = 00:03:49 . Memory (MB): peak = 4948.617 ; gain = 447.449 ; free physical = 762 ; free virtual = 45554

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 19873cfcb

Time (s): cpu = 00:04:21 ; elapsed = 00:03:49 . Memory (MB): peak = 4950.332 ; gain = 449.164 ; free physical = 667 ; free virtual = 45459

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 19873cfcb

Time (s): cpu = 00:04:21 ; elapsed = 00:03:49 . Memory (MB): peak = 4950.332 ; gain = 449.164 ; free physical = 658 ; free virtual = 45451

Phase 2.4 Global Clock Net Routing
Phase 2.4 Global Clock Net Routing | Checksum: 19873cfcb

Time (s): cpu = 00:04:24 ; elapsed = 00:03:53 . Memory (MB): peak = 5017.145 ; gain = 515.977 ; free physical = 1050 ; free virtual = 45761

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1c3f972cc

Time (s): cpu = 00:04:39 ; elapsed = 00:03:57 . Memory (MB): peak = 5017.145 ; gain = 515.977 ; free physical = 1023 ; free virtual = 45756
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.856  | TNS=0.000  | WHS=0.033  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 27d1f6d9e

Time (s): cpu = 00:04:47 ; elapsed = 00:04:00 . Memory (MB): peak = 5017.145 ; gain = 515.977 ; free physical = 873 ; free virtual = 45612

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 24059
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 19451
  Number of Partially Routed Nets     = 4608
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: f7a496a1

Time (s): cpu = 00:05:03 ; elapsed = 00:04:09 . Memory (MB): peak = 5017.145 ; gain = 515.977 ; free physical = 587 ; free virtual = 45001

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3916
 Number of Nodes with overlaps = 325
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.633  | TNS=0.000  | WHS=0.041  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 2417ef5e0

Time (s): cpu = 00:05:37 ; elapsed = 00:04:25 . Memory (MB): peak = 5017.145 ; gain = 515.977 ; free physical = 1149 ; free virtual = 45637

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 20bb73124

Time (s): cpu = 00:05:37 ; elapsed = 00:04:25 . Memory (MB): peak = 5017.145 ; gain = 515.977 ; free physical = 1146 ; free virtual = 45635
Phase 4 Rip-up And Reroute | Checksum: 20bb73124

Time (s): cpu = 00:05:37 ; elapsed = 00:04:25 . Memory (MB): peak = 5017.145 ; gain = 515.977 ; free physical = 1146 ; free virtual = 45634

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 20bb73124

Time (s): cpu = 00:05:38 ; elapsed = 00:04:25 . Memory (MB): peak = 5017.145 ; gain = 515.977 ; free physical = 1142 ; free virtual = 45630

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 20bb73124

Time (s): cpu = 00:05:38 ; elapsed = 00:04:25 . Memory (MB): peak = 5017.145 ; gain = 515.977 ; free physical = 1149 ; free virtual = 45638
Phase 5 Delay and Skew Optimization | Checksum: 20bb73124

Time (s): cpu = 00:05:38 ; elapsed = 00:04:25 . Memory (MB): peak = 5017.145 ; gain = 515.977 ; free physical = 1139 ; free virtual = 45627

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2bd398abf

Time (s): cpu = 00:05:43 ; elapsed = 00:04:27 . Memory (MB): peak = 5017.145 ; gain = 515.977 ; free physical = 1132 ; free virtual = 45622
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.633  | TNS=0.000  | WHS=0.041  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2bd398abf

Time (s): cpu = 00:05:43 ; elapsed = 00:04:27 . Memory (MB): peak = 5017.145 ; gain = 515.977 ; free physical = 1129 ; free virtual = 45619
Phase 6 Post Hold Fix | Checksum: 2bd398abf

Time (s): cpu = 00:05:43 ; elapsed = 00:04:27 . Memory (MB): peak = 5017.145 ; gain = 515.977 ; free physical = 1127 ; free virtual = 45617

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.28125 %
  Global Horizontal Routing Utilization  = 0.391018 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1f7f24017

Time (s): cpu = 00:05:45 ; elapsed = 00:04:28 . Memory (MB): peak = 5017.145 ; gain = 515.977 ; free physical = 1133 ; free virtual = 45624

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f7f24017

Time (s): cpu = 00:05:45 ; elapsed = 00:04:28 . Memory (MB): peak = 5017.145 ; gain = 515.977 ; free physical = 1135 ; free virtual = 45626

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f7f24017

Time (s): cpu = 00:05:48 ; elapsed = 00:04:30 . Memory (MB): peak = 5017.145 ; gain = 515.977 ; free physical = 1139 ; free virtual = 45632

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.633  | TNS=0.000  | WHS=0.041  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1f7f24017

Time (s): cpu = 00:05:48 ; elapsed = 00:04:31 . Memory (MB): peak = 5017.145 ; gain = 515.977 ; free physical = 1125 ; free virtual = 45618
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:48 ; elapsed = 00:04:31 . Memory (MB): peak = 5017.145 ; gain = 515.977 ; free physical = 1248 ; free virtual = 45742

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:58 ; elapsed = 00:04:38 . Memory (MB): peak = 5017.145 ; gain = 542.789 ; free physical = 1257 ; free virtual = 45753
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5017.145 ; gain = 0.000 ; free physical = 1250 ; free virtual = 45749
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 5017.145 ; gain = 0.000 ; free physical = 1178 ; free virtual = 45733
INFO: [Common 17-1381] The checkpoint '/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer26/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 5017.145 ; gain = 0.000 ; free physical = 1343 ; free virtual = 45953
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer26/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 5105.188 ; gain = 88.043 ; free physical = 1360 ; free virtual = 45950
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer26/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 5105.188 ; gain = 0.000 ; free physical = 1326 ; free virtual = 45925
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
95 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 5105.188 ; gain = 0.000 ; free physical = 944 ; free virtual = 45698
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 5105.188 ; gain = 0.000 ; free physical = 777 ; free virtual = 45675
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Jul  1 22:02:19 2020...
[Wed Jul  1 22:02:24 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:10:39 . Memory (MB): peak = 4594.141 ; gain = 0.000 ; free physical = 10696 ; free virtual = 55666
WARNING: [Netlist 29-43] Netlist 'bd_0_wrapper' is not ideal for floorplanning, since the cellview 'bd_0_hls_inst_0_layer26_p_add' defined in file 'bd_0_hls_inst_0.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.1.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4720.484 ; gain = 0.000 ; free physical = 9623 ; free virtual = 54627
Restored from archive | CPU: 1.630000 secs | Memory: 21.123055 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4720.484 ; gain = 0.000 ; free physical = 9623 ; free virtual = 54627
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4720.484 ; gain = 0.000 ; free physical = 9635 ; free virtual = 54639
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 4720.484 ; gain = 126.344 ; free physical = 9635 ; free virtual = 54639
Running report: report_route_status -file ./report/layer26_add_status_routed.rpt
Contents of report file './report/layer26_add_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :       34060 :
       # of nets not needing routing.......... :       10001 :
           # of internally routed nets........ :        3059 :
           # of implicitly routed ports....... :        6942 :
       # of routable nets..................... :       24059 :
           # of fully routed nets............. :       24059 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/layer26_add_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/layer26_add_timing_paths_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1.3 (lin64) Build 2644227 Wed Sep  4 09:44:18 MDT 2019
| Date              : Wed Jul  1 22:02:48 2020
| Host              : agent-2 running 64-bit Ubuntu 16.04.6 LTS
| Command           : report_timing -max_paths 10 -file ./report/layer26_add_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xczu19eg-ffvc1760
| Speed File        : -2  PRODUCTION 1.26 06-20-2019
| Temperature Grade : I
-----------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_add_U0/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_add_U0/output_134_V_V_1_sel_wr_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 0.702ns (20.999%)  route 2.641ns (79.001%))
  Logic Levels:           6  (LUT3=2 LUT6=4)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 4.021 - 4.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15418, unset)        0.029     0.029    bd_0_i/hls_inst/inst/p_add_U0/ap_clk
    SLICE_X58Y85         FDRE                                         r  bd_0_i/hls_inst/inst/p_add_U0/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/p_add_U0/ap_CS_fsm_reg[1]/Q
                         net (fo=77, routed)          0.502     0.610    bd_0_i/hls_inst/inst/p_add_U0/call_ln21_addrelu_fu_1566_ap_start
    SLICE_X67Y93         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     0.760 r  bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_182/O
                         net (fo=1, routed)           0.291     1.051    bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_182_n_0
    SLICE_X65Y86         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     1.176 r  bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_105/O
                         net (fo=1, routed)           0.192     1.368    bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_105_n_0
    SLICE_X63Y85         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     1.457 r  bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_28/O
                         net (fo=1, routed)           0.399     1.856    bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_28_n_0
    SLICE_X56Y92         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     1.953 r  bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_6/O
                         net (fo=20, routed)          0.373     2.326    bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_6_n_0
    SLICE_X59Y87         LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.052     2.378 r  bd_0_i/hls_inst/inst/p_add_U0/output_21_V_V_1_state[0]_i_2/O
                         net (fo=121, routed)         0.576     2.954    bd_0_i/hls_inst/inst/p_add_U0/output_21_V_V_1_state[0]_i_2_n_0
    SLICE_X77Y92         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     3.064 r  bd_0_i/hls_inst/inst/p_add_U0/output_134_V_V_1_sel_wr_i_1/O
                         net (fo=1, routed)           0.308     3.372    bd_0_i/hls_inst/inst/p_add_U0/output_134_V_V_1_sel_wr_i_1_n_0
    SLICE_X77Y92         FDRE                                         r  bd_0_i/hls_inst/inst/p_add_U0/output_134_V_V_1_sel_wr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=15418, unset)        0.021     4.021    bd_0_i/hls_inst/inst/p_add_U0/ap_clk
    SLICE_X77Y92         FDRE                                         r  bd_0_i/hls_inst/inst/p_add_U0/output_134_V_V_1_sel_wr_reg/C
                         clock pessimism              0.000     4.021    
                         clock uncertainty           -0.035     3.986    
    SLICE_X77Y92         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     4.011    bd_0_i/hls_inst/inst/p_add_U0/output_134_V_V_1_sel_wr_reg
  -------------------------------------------------------------------
                         required time                          4.011    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_add_U0/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_add_U0/output_55_V_V_1_sel_wr_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.314ns  (logic 0.671ns (20.247%)  route 2.643ns (79.753%))
  Logic Levels:           6  (LUT3=2 LUT6=4)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 4.020 - 4.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15418, unset)        0.029     0.029    bd_0_i/hls_inst/inst/p_add_U0/ap_clk
    SLICE_X58Y85         FDRE                                         r  bd_0_i/hls_inst/inst/p_add_U0/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/p_add_U0/ap_CS_fsm_reg[1]/Q
                         net (fo=77, routed)          0.502     0.610    bd_0_i/hls_inst/inst/p_add_U0/call_ln21_addrelu_fu_1566_ap_start
    SLICE_X67Y93         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     0.760 r  bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_182/O
                         net (fo=1, routed)           0.291     1.051    bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_182_n_0
    SLICE_X65Y86         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     1.176 r  bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_105/O
                         net (fo=1, routed)           0.192     1.368    bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_105_n_0
    SLICE_X63Y85         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     1.457 r  bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_28/O
                         net (fo=1, routed)           0.399     1.856    bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_28_n_0
    SLICE_X56Y92         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     1.953 r  bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_6/O
                         net (fo=20, routed)          0.330     2.283    bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_6_n_0
    SLICE_X58Y87         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.035     2.318 r  bd_0_i/hls_inst/inst/p_add_U0/output_7_V_V_1_state[0]_i_2/O
                         net (fo=121, routed)         0.621     2.939    bd_0_i/hls_inst/inst/p_add_U0/call_ln21_addrelu_fu_1566_data1_0_V_V_TREADY
    SLICE_X67Y54         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     3.035 r  bd_0_i/hls_inst/inst/p_add_U0/output_55_V_V_1_sel_wr_i_1/O
                         net (fo=1, routed)           0.308     3.343    bd_0_i/hls_inst/inst/p_add_U0/output_55_V_V_1_sel_wr_i_1_n_0
    SLICE_X67Y54         FDRE                                         r  bd_0_i/hls_inst/inst/p_add_U0/output_55_V_V_1_sel_wr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=15418, unset)        0.020     4.020    bd_0_i/hls_inst/inst/p_add_U0/ap_clk
    SLICE_X67Y54         FDRE                                         r  bd_0_i/hls_inst/inst/p_add_U0/output_55_V_V_1_sel_wr_reg/C
                         clock pessimism              0.000     4.020    
                         clock uncertainty           -0.035     3.985    
    SLICE_X67Y54         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     4.010    bd_0_i/hls_inst/inst/p_add_U0/output_55_V_V_1_sel_wr_reg
  -------------------------------------------------------------------
                         required time                          4.010    
                         arrival time                          -3.343    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_add_U0/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_add_U0/output_139_V_V_1_sel_wr_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 0.701ns (21.275%)  route 2.594ns (78.725%))
  Logic Levels:           6  (LUT3=2 LUT6=4)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 4.020 - 4.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15418, unset)        0.029     0.029    bd_0_i/hls_inst/inst/p_add_U0/ap_clk
    SLICE_X58Y85         FDRE                                         r  bd_0_i/hls_inst/inst/p_add_U0/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/p_add_U0/ap_CS_fsm_reg[1]/Q
                         net (fo=77, routed)          0.502     0.610    bd_0_i/hls_inst/inst/p_add_U0/call_ln21_addrelu_fu_1566_ap_start
    SLICE_X67Y93         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     0.760 r  bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_182/O
                         net (fo=1, routed)           0.291     1.051    bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_182_n_0
    SLICE_X65Y86         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     1.176 r  bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_105/O
                         net (fo=1, routed)           0.192     1.368    bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_105_n_0
    SLICE_X63Y85         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     1.457 r  bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_28/O
                         net (fo=1, routed)           0.399     1.856    bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_28_n_0
    SLICE_X56Y92         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     1.953 r  bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_6/O
                         net (fo=20, routed)          0.373     2.326    bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_6_n_0
    SLICE_X59Y87         LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.052     2.378 r  bd_0_i/hls_inst/inst/p_add_U0/output_21_V_V_1_state[0]_i_2/O
                         net (fo=121, routed)         0.507     2.885    bd_0_i/hls_inst/inst/p_add_U0/output_21_V_V_1_state[0]_i_2_n_0
    SLICE_X67Y93         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.109     2.994 r  bd_0_i/hls_inst/inst/p_add_U0/output_139_V_V_1_sel_wr_i_1/O
                         net (fo=1, routed)           0.330     3.324    bd_0_i/hls_inst/inst/p_add_U0/output_139_V_V_1_sel_wr_i_1_n_0
    SLICE_X67Y93         FDRE                                         r  bd_0_i/hls_inst/inst/p_add_U0/output_139_V_V_1_sel_wr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=15418, unset)        0.020     4.020    bd_0_i/hls_inst/inst/p_add_U0/ap_clk
    SLICE_X67Y93         FDRE                                         r  bd_0_i/hls_inst/inst/p_add_U0/output_139_V_V_1_sel_wr_reg/C
                         clock pessimism              0.000     4.020    
                         clock uncertainty           -0.035     3.985    
    SLICE_X67Y93         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     4.010    bd_0_i/hls_inst/inst/p_add_U0/output_139_V_V_1_sel_wr_reg
  -------------------------------------------------------------------
                         required time                          4.010    
                         arrival time                          -3.324    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.696ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_add_U0/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_add_U0/output_54_V_V_1_sel_wr_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.689ns (20.968%)  route 2.597ns (79.032%))
  Logic Levels:           6  (LUT3=2 LUT6=4)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 4.021 - 4.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15418, unset)        0.029     0.029    bd_0_i/hls_inst/inst/p_add_U0/ap_clk
    SLICE_X58Y85         FDRE                                         r  bd_0_i/hls_inst/inst/p_add_U0/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/p_add_U0/ap_CS_fsm_reg[1]/Q
                         net (fo=77, routed)          0.502     0.610    bd_0_i/hls_inst/inst/p_add_U0/call_ln21_addrelu_fu_1566_ap_start
    SLICE_X67Y93         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     0.760 r  bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_182/O
                         net (fo=1, routed)           0.291     1.051    bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_182_n_0
    SLICE_X65Y86         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     1.176 r  bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_105/O
                         net (fo=1, routed)           0.192     1.368    bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_105_n_0
    SLICE_X63Y85         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     1.457 r  bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_28/O
                         net (fo=1, routed)           0.399     1.856    bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_28_n_0
    SLICE_X56Y92         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     1.953 r  bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_6/O
                         net (fo=20, routed)          0.344     2.297    bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_6_n_0
    SLICE_X59Y86         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.039     2.336 r  bd_0_i/hls_inst/inst/p_add_U0/input_1_69_V_V_0_state[1]_i_2/O
                         net (fo=121, routed)         0.543     2.879    bd_0_i/hls_inst/inst/p_add_U0/input_1_69_V_V_0_state[1]_i_2_n_0
    SLICE_X65Y64         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     2.989 r  bd_0_i/hls_inst/inst/p_add_U0/output_54_V_V_1_sel_wr_i_1/O
                         net (fo=1, routed)           0.326     3.315    bd_0_i/hls_inst/inst/p_add_U0/output_54_V_V_1_sel_wr_i_1_n_0
    SLICE_X65Y64         FDRE                                         r  bd_0_i/hls_inst/inst/p_add_U0/output_54_V_V_1_sel_wr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=15418, unset)        0.021     4.021    bd_0_i/hls_inst/inst/p_add_U0/ap_clk
    SLICE_X65Y64         FDRE                                         r  bd_0_i/hls_inst/inst/p_add_U0/output_54_V_V_1_sel_wr_reg/C
                         clock pessimism              0.000     4.021    
                         clock uncertainty           -0.035     3.986    
    SLICE_X65Y64         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     4.011    bd_0_i/hls_inst/inst/p_add_U0/output_54_V_V_1_sel_wr_reg
  -------------------------------------------------------------------
                         required time                          4.011    
                         arrival time                          -3.315    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_add_U0/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_add_U0/output_115_V_V_1_sel_wr_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 0.657ns (20.061%)  route 2.618ns (79.939%))
  Logic Levels:           6  (LUT3=2 LUT6=4)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 4.021 - 4.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15418, unset)        0.029     0.029    bd_0_i/hls_inst/inst/p_add_U0/ap_clk
    SLICE_X58Y85         FDRE                                         r  bd_0_i/hls_inst/inst/p_add_U0/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/p_add_U0/ap_CS_fsm_reg[1]/Q
                         net (fo=77, routed)          0.502     0.610    bd_0_i/hls_inst/inst/p_add_U0/call_ln21_addrelu_fu_1566_ap_start
    SLICE_X67Y93         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     0.760 r  bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_182/O
                         net (fo=1, routed)           0.291     1.051    bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_182_n_0
    SLICE_X65Y86         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     1.176 r  bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_105/O
                         net (fo=1, routed)           0.192     1.368    bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_105_n_0
    SLICE_X63Y85         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     1.457 r  bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_28/O
                         net (fo=1, routed)           0.399     1.856    bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_28_n_0
    SLICE_X56Y92         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     1.953 r  bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_6/O
                         net (fo=20, routed)          0.337     2.290    bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_6_n_0
    SLICE_X59Y87         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.051     2.341 r  bd_0_i/hls_inst/inst/p_add_U0/output_2_V_V_1_state[0]_i_2/O
                         net (fo=121, routed)         0.560     2.901    bd_0_i/hls_inst/inst/p_add_U0/output_2_V_V_1_state[0]_i_2_n_0
    SLICE_X65Y114        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     2.967 r  bd_0_i/hls_inst/inst/p_add_U0/output_115_V_V_1_sel_wr_i_1/O
                         net (fo=1, routed)           0.337     3.304    bd_0_i/hls_inst/inst/p_add_U0/output_115_V_V_1_sel_wr_i_1_n_0
    SLICE_X65Y114        FDRE                                         r  bd_0_i/hls_inst/inst/p_add_U0/output_115_V_V_1_sel_wr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=15418, unset)        0.021     4.021    bd_0_i/hls_inst/inst/p_add_U0/ap_clk
    SLICE_X65Y114        FDRE                                         r  bd_0_i/hls_inst/inst/p_add_U0/output_115_V_V_1_sel_wr_reg/C
                         clock pessimism              0.000     4.021    
                         clock uncertainty           -0.035     3.986    
    SLICE_X65Y114        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     4.011    bd_0_i/hls_inst/inst/p_add_U0/output_115_V_V_1_sel_wr_reg
  -------------------------------------------------------------------
                         required time                          4.011    
                         arrival time                          -3.304    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_add_U0/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_add_U0/output_131_V_V_1_sel_wr_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.725ns (22.185%)  route 2.543ns (77.815%))
  Logic Levels:           6  (LUT3=2 LUT6=4)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 4.020 - 4.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15418, unset)        0.029     0.029    bd_0_i/hls_inst/inst/p_add_U0/ap_clk
    SLICE_X58Y85         FDRE                                         r  bd_0_i/hls_inst/inst/p_add_U0/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/p_add_U0/ap_CS_fsm_reg[1]/Q
                         net (fo=77, routed)          0.502     0.610    bd_0_i/hls_inst/inst/p_add_U0/call_ln21_addrelu_fu_1566_ap_start
    SLICE_X67Y93         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     0.760 r  bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_182/O
                         net (fo=1, routed)           0.291     1.051    bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_182_n_0
    SLICE_X65Y86         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     1.176 r  bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_105/O
                         net (fo=1, routed)           0.192     1.368    bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_105_n_0
    SLICE_X63Y85         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     1.457 r  bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_28/O
                         net (fo=1, routed)           0.399     1.856    bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_28_n_0
    SLICE_X56Y92         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     1.953 r  bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_6/O
                         net (fo=20, routed)          0.373     2.326    bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_6_n_0
    SLICE_X59Y87         LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.052     2.378 r  bd_0_i/hls_inst/inst/p_add_U0/output_21_V_V_1_state[0]_i_2/O
                         net (fo=121, routed)         0.457     2.835    bd_0_i/hls_inst/inst/p_add_U0/output_21_V_V_1_state[0]_i_2_n_0
    SLICE_X73Y94         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.133     2.968 r  bd_0_i/hls_inst/inst/p_add_U0/output_131_V_V_1_sel_wr_i_1/O
                         net (fo=1, routed)           0.329     3.297    bd_0_i/hls_inst/inst/p_add_U0/output_131_V_V_1_sel_wr_i_1_n_0
    SLICE_X73Y94         FDRE                                         r  bd_0_i/hls_inst/inst/p_add_U0/output_131_V_V_1_sel_wr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=15418, unset)        0.020     4.020    bd_0_i/hls_inst/inst/p_add_U0/ap_clk
    SLICE_X73Y94         FDRE                                         r  bd_0_i/hls_inst/inst/p_add_U0/output_131_V_V_1_sel_wr_reg/C
                         clock pessimism              0.000     4.020    
                         clock uncertainty           -0.035     3.985    
    SLICE_X73Y94         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     4.010    bd_0_i/hls_inst/inst/p_add_U0/output_131_V_V_1_sel_wr_reg
  -------------------------------------------------------------------
                         required time                          4.010    
                         arrival time                          -3.297    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_add_U0/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_add_U0/output_60_V_V_1_sel_wr_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 0.641ns (19.778%)  route 2.600ns (80.222%))
  Logic Levels:           6  (LUT3=2 LUT6=4)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 4.020 - 4.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15418, unset)        0.029     0.029    bd_0_i/hls_inst/inst/p_add_U0/ap_clk
    SLICE_X58Y85         FDRE                                         r  bd_0_i/hls_inst/inst/p_add_U0/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/p_add_U0/ap_CS_fsm_reg[1]/Q
                         net (fo=77, routed)          0.502     0.610    bd_0_i/hls_inst/inst/p_add_U0/call_ln21_addrelu_fu_1566_ap_start
    SLICE_X67Y93         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     0.760 r  bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_182/O
                         net (fo=1, routed)           0.291     1.051    bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_182_n_0
    SLICE_X65Y86         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     1.176 r  bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_105/O
                         net (fo=1, routed)           0.192     1.368    bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_105_n_0
    SLICE_X63Y85         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     1.457 r  bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_28/O
                         net (fo=1, routed)           0.399     1.856    bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_28_n_0
    SLICE_X56Y92         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     1.953 r  bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_6/O
                         net (fo=20, routed)          0.330     2.283    bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_6_n_0
    SLICE_X58Y87         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.035     2.318 r  bd_0_i/hls_inst/inst/p_add_U0/output_7_V_V_1_state[0]_i_2/O
                         net (fo=121, routed)         0.602     2.920    bd_0_i/hls_inst/inst/p_add_U0/call_ln21_addrelu_fu_1566_data1_0_V_V_TREADY
    SLICE_X75Y77         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066     2.986 r  bd_0_i/hls_inst/inst/p_add_U0/output_60_V_V_1_sel_wr_i_1/O
                         net (fo=1, routed)           0.284     3.270    bd_0_i/hls_inst/inst/p_add_U0/output_60_V_V_1_sel_wr_i_1_n_0
    SLICE_X75Y77         FDRE                                         r  bd_0_i/hls_inst/inst/p_add_U0/output_60_V_V_1_sel_wr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=15418, unset)        0.020     4.020    bd_0_i/hls_inst/inst/p_add_U0/ap_clk
    SLICE_X75Y77         FDRE                                         r  bd_0_i/hls_inst/inst/p_add_U0/output_60_V_V_1_sel_wr_reg/C
                         clock pessimism              0.000     4.020    
                         clock uncertainty           -0.035     3.985    
    SLICE_X75Y77         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     4.010    bd_0_i/hls_inst/inst/p_add_U0/output_60_V_V_1_sel_wr_reg
  -------------------------------------------------------------------
                         required time                          4.010    
                         arrival time                          -3.270    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_add_U0/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_add_U0/input_1_130_V_V_0_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 0.727ns (22.473%)  route 2.508ns (77.527%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 4.021 - 4.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15418, unset)        0.029     0.029    bd_0_i/hls_inst/inst/p_add_U0/ap_clk
    SLICE_X58Y85         FDRE                                         r  bd_0_i/hls_inst/inst/p_add_U0/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/p_add_U0/ap_CS_fsm_reg[1]/Q
                         net (fo=77, routed)          0.502     0.610    bd_0_i/hls_inst/inst/p_add_U0/call_ln21_addrelu_fu_1566_ap_start
    SLICE_X67Y93         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     0.760 r  bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_182/O
                         net (fo=1, routed)           0.291     1.051    bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_182_n_0
    SLICE_X65Y86         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     1.176 r  bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_105/O
                         net (fo=1, routed)           0.192     1.368    bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_105_n_0
    SLICE_X63Y85         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     1.457 r  bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_28/O
                         net (fo=1, routed)           0.399     1.856    bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_28_n_0
    SLICE_X56Y92         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     1.953 r  bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_6/O
                         net (fo=20, routed)          0.350     2.303    bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_6_n_0
    SLICE_X59Y87         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     2.401 r  bd_0_i/hls_inst/inst/p_add_U0/input_1_90_V_V_0_state[1]_i_2/O
                         net (fo=121, routed)         0.715     3.116    bd_0_i/hls_inst/inst/p_add_U0/input_1_90_V_V_0_state[1]_i_2_n_0
    SLICE_X79Y97         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     3.205 r  bd_0_i/hls_inst/inst/p_add_U0/input_1_130_V_V_0_state[1]_i_1/O
                         net (fo=1, routed)           0.059     3.264    bd_0_i/hls_inst/inst/p_add_U0/input_1_130_V_V_0_state[1]_i_1_n_0
    SLICE_X79Y97         FDRE                                         r  bd_0_i/hls_inst/inst/p_add_U0/input_1_130_V_V_0_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=15418, unset)        0.021     4.021    bd_0_i/hls_inst/inst/p_add_U0/ap_clk
    SLICE_X79Y97         FDRE                                         r  bd_0_i/hls_inst/inst/p_add_U0/input_1_130_V_V_0_state_reg[1]/C
                         clock pessimism              0.000     4.021    
                         clock uncertainty           -0.035     3.986    
    SLICE_X79Y97         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     4.011    bd_0_i/hls_inst/inst/p_add_U0/input_1_130_V_V_0_state_reg[1]
  -------------------------------------------------------------------
                         required time                          4.011    
                         arrival time                          -3.264    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_add_U0/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_add_U0/output_87_V_V_1_sel_wr_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 0.701ns (21.689%)  route 2.531ns (78.311%))
  Logic Levels:           6  (LUT3=2 LUT6=4)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 4.021 - 4.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15418, unset)        0.029     0.029    bd_0_i/hls_inst/inst/p_add_U0/ap_clk
    SLICE_X58Y85         FDRE                                         r  bd_0_i/hls_inst/inst/p_add_U0/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/p_add_U0/ap_CS_fsm_reg[1]/Q
                         net (fo=77, routed)          0.502     0.610    bd_0_i/hls_inst/inst/p_add_U0/call_ln21_addrelu_fu_1566_ap_start
    SLICE_X67Y93         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     0.760 r  bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_182/O
                         net (fo=1, routed)           0.291     1.051    bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_182_n_0
    SLICE_X65Y86         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     1.176 r  bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_105/O
                         net (fo=1, routed)           0.192     1.368    bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_105_n_0
    SLICE_X63Y85         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     1.457 r  bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_28/O
                         net (fo=1, routed)           0.399     1.856    bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_28_n_0
    SLICE_X56Y92         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     1.953 r  bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_6/O
                         net (fo=20, routed)          0.337     2.290    bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_6_n_0
    SLICE_X59Y87         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.051     2.341 r  bd_0_i/hls_inst/inst/p_add_U0/output_2_V_V_1_state[0]_i_2/O
                         net (fo=121, routed)         0.465     2.806    bd_0_i/hls_inst/inst/p_add_U0/output_2_V_V_1_state[0]_i_2_n_0
    SLICE_X65Y95         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     2.916 r  bd_0_i/hls_inst/inst/p_add_U0/output_87_V_V_1_sel_wr_i_1/O
                         net (fo=1, routed)           0.345     3.261    bd_0_i/hls_inst/inst/p_add_U0/output_87_V_V_1_sel_wr_i_1_n_0
    SLICE_X65Y95         FDRE                                         r  bd_0_i/hls_inst/inst/p_add_U0/output_87_V_V_1_sel_wr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=15418, unset)        0.021     4.021    bd_0_i/hls_inst/inst/p_add_U0/ap_clk
    SLICE_X65Y95         FDRE                                         r  bd_0_i/hls_inst/inst/p_add_U0/output_87_V_V_1_sel_wr_reg/C
                         clock pessimism              0.000     4.021    
                         clock uncertainty           -0.035     3.986    
    SLICE_X65Y95         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     4.011    bd_0_i/hls_inst/inst/p_add_U0/output_87_V_V_1_sel_wr_reg
  -------------------------------------------------------------------
                         required time                          4.011    
                         arrival time                          -3.261    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_add_U0/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_add_U0/output_39_V_V_1_sel_wr_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.685ns (21.221%)  route 2.543ns (78.779%))
  Logic Levels:           6  (LUT3=2 LUT6=4)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 4.020 - 4.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15418, unset)        0.029     0.029    bd_0_i/hls_inst/inst/p_add_U0/ap_clk
    SLICE_X58Y85         FDRE                                         r  bd_0_i/hls_inst/inst/p_add_U0/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/p_add_U0/ap_CS_fsm_reg[1]/Q
                         net (fo=77, routed)          0.502     0.610    bd_0_i/hls_inst/inst/p_add_U0/call_ln21_addrelu_fu_1566_ap_start
    SLICE_X67Y93         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     0.760 r  bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_182/O
                         net (fo=1, routed)           0.291     1.051    bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_182_n_0
    SLICE_X65Y86         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     1.176 r  bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_105/O
                         net (fo=1, routed)           0.192     1.368    bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_105_n_0
    SLICE_X63Y85         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     1.457 r  bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_28/O
                         net (fo=1, routed)           0.399     1.856    bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_28_n_0
    SLICE_X56Y92         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     1.953 r  bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_6/O
                         net (fo=20, routed)          0.330     2.283    bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_6_n_0
    SLICE_X58Y87         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.035     2.318 r  bd_0_i/hls_inst/inst/p_add_U0/output_7_V_V_1_state[0]_i_2/O
                         net (fo=121, routed)         0.545     2.863    bd_0_i/hls_inst/inst/p_add_U0/call_ln21_addrelu_fu_1566_data1_0_V_V_TREADY
    SLICE_X62Y64         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     2.973 r  bd_0_i/hls_inst/inst/p_add_U0/output_39_V_V_1_sel_wr_i_1/O
                         net (fo=1, routed)           0.284     3.257    bd_0_i/hls_inst/inst/p_add_U0/output_39_V_V_1_sel_wr_i_1_n_0
    SLICE_X62Y64         FDRE                                         r  bd_0_i/hls_inst/inst/p_add_U0/output_39_V_V_1_sel_wr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=15418, unset)        0.020     4.020    bd_0_i/hls_inst/inst/p_add_U0/ap_clk
    SLICE_X62Y64         FDRE                                         r  bd_0_i/hls_inst/inst/p_add_U0/output_39_V_V_1_sel_wr_reg/C
                         clock pessimism              0.000     4.020    
                         clock uncertainty           -0.035     3.985    
    SLICE_X62Y64         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     4.010    bd_0_i/hls_inst/inst/p_add_U0/output_39_V_V_1_sel_wr_reg
  -------------------------------------------------------------------
                         required time                          4.010    
                         arrival time                          -3.257    
  -------------------------------------------------------------------
                         slack                                  0.753    





Running report: report_utilization -file ./report/layer26_add_utilization_routed.rpt
Contents of report file './report/layer26_add_utilization_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (lin64) Build 2644227 Wed Sep  4 09:44:18 MDT 2019
| Date         : Wed Jul  1 22:02:49 2020
| Host         : agent-2 running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_utilization -file ./report/layer26_add_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : xczu19egffvc1760-2
| Design State : Fully Placed
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+-------+-------+-----------+-------+
|        Site Type        |  Used | Fixed | Available | Util% |
+-------------------------+-------+-------+-----------+-------+
| CLB LUTs                |  9992 |     0 |    522720 |  1.91 |
|   LUT as Logic          |  9992 |     0 |    522720 |  1.91 |
|   LUT as Memory         |     0 |     0 |    161280 |  0.00 |
| CLB Registers           | 15419 |     0 |   1045440 |  1.47 |
|   Register as Flip Flop | 15419 |     0 |   1045440 |  1.47 |
|   Register as Latch     |     0 |     0 |   1045440 |  0.00 |
| CARRY8                  |     0 |     0 |     65340 |  0.00 |
| F7 Muxes                |     0 |     0 |    261360 |  0.00 |
| F8 Muxes                |     0 |     0 |    130680 |  0.00 |
| F9 Muxes                |     0 |     0 |     65340 |  0.00 |
+-------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 15418 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  2394 |     0 |     65340 |  3.66 |
|   CLBL                                     |  1848 |     0 |           |       |
|   CLBM                                     |   546 |     0 |           |       |
| LUT as Logic                               |  9992 |     0 |    522720 |  1.91 |
|   using O5 output only                     |     5 |       |           |       |
|   using O6 output only                     |  6225 |       |           |       |
|   using O5 and O6                          |  3762 |       |           |       |
| LUT as Memory                              |     0 |     0 |    161280 |  0.00 |
|   LUT as Distributed RAM                   |     0 |     0 |           |       |
|   LUT as Shift Register                    |     0 |     0 |           |       |
| CLB Registers                              | 15419 |     0 |   1045440 |  1.47 |
|   Register driven from within the CLB      |  3641 |       |           |       |
|   Register driven from outside the CLB     | 11778 |       |           |       |
|     LUT in front of the register is unused |  4482 |       |           |       |
|     LUT in front of the register is used   |  7296 |       |           |       |
| Unique Control Sets                        |  1542 |       |    130680 |  1.18 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       984 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       984 |  0.00 |
|   RAMB18       |    0 |     0 |      1968 |  0.00 |
| URAM           |    0 |     0 |       128 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1968 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       512 |  0.00 |
| HPIOB_M          |    0 |     0 |       192 |  0.00 |
| HPIOB_S          |    0 |     0 |       192 |  0.00 |
| HDIOB_M          |    0 |     0 |        48 |  0.00 |
| HDIOB_S          |    0 |     0 |        48 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        32 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       264 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       264 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        88 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       572 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        88 |  0.00 |
| RIU_OR           |    0 |     0 |        44 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |       940 |  0.00 |
|   BUFGCE             |    0 |     0 |       280 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        44 |  0.00 |
|   BUFG_GT            |    0 |     0 |       456 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        88 |  0.00 |
| PLL                  |    0 |     0 |        22 |  0.00 |
| MMCM                 |    0 |     0 |        11 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         4 |  0.00 |
| GTHE4_CHANNEL   |    0 |     0 |        32 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |         8 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        16 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |         4 |  0.00 |
| ILKNE4          |    0 |     0 |         4 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        24 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        24 |  0.00 |
| PCIE40E4        |    0 |     0 |         5 |  0.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 15418 |            Register |
| LUT3     |  7097 |                 CLB |
| LUT5     |  3853 |                 CLB |
| LUT6     |  1575 |                 CLB |
| LUT4     |  1045 |                 CLB |
| LUT2     |   184 |                 CLB |
| FDSE     |     1 |            Register |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/layer26_add_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/layer26_add_timing_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1.3 (lin64) Build 2644227 Wed Sep  4 09:44:18 MDT 2019
| Date              : Wed Jul  1 22:02:50 2020
| Host              : agent-2 running 64-bit Ubuntu 16.04.6 LTS
| Command           : report_timing_summary -file ./report/layer26_add_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xczu19eg-ffvc1760
| Speed File        : -2  PRODUCTION 1.26 06-20-2019
| Temperature Grade : I
-------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4884 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2827 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.639        0.000                      0                19531        0.041        0.000                      0                19531        1.725        0.000                       0                 15419  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.639        0.000                      0                19531        0.041        0.000                      0                19531        1.725        0.000                       0                 15419  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.639ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_add_U0/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_add_U0/output_134_V_V_1_sel_wr_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 0.702ns (20.999%)  route 2.641ns (79.001%))
  Logic Levels:           6  (LUT3=2 LUT6=4)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 4.021 - 4.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15418, unset)        0.029     0.029    bd_0_i/hls_inst/inst/p_add_U0/ap_clk
    SLICE_X58Y85         FDRE                                         r  bd_0_i/hls_inst/inst/p_add_U0/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/p_add_U0/ap_CS_fsm_reg[1]/Q
                         net (fo=77, routed)          0.502     0.610    bd_0_i/hls_inst/inst/p_add_U0/call_ln21_addrelu_fu_1566_ap_start
    SLICE_X67Y93         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     0.760 r  bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_182/O
                         net (fo=1, routed)           0.291     1.051    bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_182_n_0
    SLICE_X65Y86         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     1.176 r  bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_105/O
                         net (fo=1, routed)           0.192     1.368    bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_105_n_0
    SLICE_X63Y85         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     1.457 r  bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_28/O
                         net (fo=1, routed)           0.399     1.856    bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_28_n_0
    SLICE_X56Y92         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     1.953 r  bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_6/O
                         net (fo=20, routed)          0.373     2.326    bd_0_i/hls_inst/inst/p_add_U0/input_1_0_V_V_TREADY_INST_0_i_6_n_0
    SLICE_X59Y87         LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.052     2.378 r  bd_0_i/hls_inst/inst/p_add_U0/output_21_V_V_1_state[0]_i_2/O
                         net (fo=121, routed)         0.576     2.954    bd_0_i/hls_inst/inst/p_add_U0/output_21_V_V_1_state[0]_i_2_n_0
    SLICE_X77Y92         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     3.064 r  bd_0_i/hls_inst/inst/p_add_U0/output_134_V_V_1_sel_wr_i_1/O
                         net (fo=1, routed)           0.308     3.372    bd_0_i/hls_inst/inst/p_add_U0/output_134_V_V_1_sel_wr_i_1_n_0
    SLICE_X77Y92         FDRE                                         r  bd_0_i/hls_inst/inst/p_add_U0/output_134_V_V_1_sel_wr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=15418, unset)        0.021     4.021    bd_0_i/hls_inst/inst/p_add_U0/ap_clk
    SLICE_X77Y92         FDRE                                         r  bd_0_i/hls_inst/inst/p_add_U0/output_134_V_V_1_sel_wr_reg/C
                         clock pessimism              0.000     4.021    
                         clock uncertainty           -0.035     3.986    
    SLICE_X77Y92         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     4.011    bd_0_i/hls_inst/inst/p_add_U0/output_134_V_V_1_sel_wr_reg
  -------------------------------------------------------------------
                         required time                          4.011    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                  0.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/p_add_U0/input_2_94_V_V_0_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_add_U0/input_2_94_V_V_0_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.059ns (62.766%)  route 0.035ns (37.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15418, unset)        0.012     0.012    bd_0_i/hls_inst/inst/p_add_U0/ap_clk
    SLICE_X62Y103        FDRE                                         r  bd_0_i/hls_inst/inst/p_add_U0/input_2_94_V_V_0_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 f  bd_0_i/hls_inst/inst/p_add_U0/input_2_94_V_V_0_state_reg[0]/Q
                         net (fo=7, routed)           0.028     0.079    bd_0_i/hls_inst/inst/p_add_U0/input_2_94_V_V_0_state_reg_n_0_[0]
    SLICE_X62Y103        LUT5 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.020     0.099 r  bd_0_i/hls_inst/inst/p_add_U0/input_2_94_V_V_0_state[1]_i_1/O
                         net (fo=1, routed)           0.007     0.106    bd_0_i/hls_inst/inst/p_add_U0/input_2_94_V_V_0_state[1]
    SLICE_X62Y103        FDRE                                         r  bd_0_i/hls_inst/inst/p_add_U0/input_2_94_V_V_0_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15418, unset)        0.018     0.018    bd_0_i/hls_inst/inst/p_add_U0/ap_clk
    SLICE_X62Y103        FDRE                                         r  bd_0_i/hls_inst/inst/p_add_U0/input_2_94_V_V_0_state_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X62Y103        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/p_add_U0/input_2_94_V_V_0_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.550         4.000       3.450      SLICE_X68Y83  bd_0_i/hls_inst/inst/p_add_U0/input_1_148_V_V_0_payload_A_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         2.000       1.725      SLICE_X68Y83  bd_0_i/hls_inst/inst/p_add_U0/input_1_148_V_V_0_payload_A_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         2.000       1.725      SLICE_X68Y83  bd_0_i/hls_inst/inst/p_add_U0/input_1_148_V_V_0_payload_A_reg[6]/C




HLS: impl run complete: worst setup slack (WNS)=0.638644, worst hold slack (WHS)=0.041000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
HLS EXTRACTION: calculating BRAM count: (0 bram18) + 2 * (0 bram36)
HLS EXTRACTION: impl area_totals:  0 522720 1045440 1968 1968 {0 } 128
HLS EXTRACTION: impl area_current: 0 9992 15419 0 0 0 0 2394 0 128
HLS EXTRACTION: generated /home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer26/solution1/impl/report/verilog/layer26_add_export.xml


Implementation tool: Xilinx Vivado v.2019.1.3
Project:             resnet_layer26
Solution:            solution1
Device target:       xczu19eg-ffvc1760-2-i
Report date:         Wed Jul 01 22:02:51 UTC 2020

#=== Post-Implementation Resource usage ===
CLB:           2394
LUT:           9992
FF:           15419
DSP:              0
BRAM:             0
SRL:              0
URAM:             0
#=== Final timing ===
CP required:    4.000
CP achieved post-synthesis:    1.930
CP achieved post-implementation:    3.361
Timing met

HLS EXTRACTION: generated /home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer26/solution1/impl/report/verilog/layer26_add_export.rpt
INFO: [Common 17-206] Exiting Vivado at Wed Jul  1 22:02:51 2020...
INFO: [HLS 200-112] Total elapsed time: 3281.44 seconds; peak allocated memory: 402.177 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed Jul  1 22:03:02 2020...
