{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 05 00:31:02 2016 " "Info: Processing started: Tue Apr 05 00:31:02 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Gray -c Gray --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Gray -c Gray --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "SHIFT_REG\[0\] " "Warning: Node \"SHIFT_REG\[0\]\" is a latch" {  } { { "Gray.vhd" "" { Text "C:/Users/Fabi/Documents/Projects/FPGA/Taller1_gray/Gray.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SHIFT_REG\[1\] " "Warning: Node \"SHIFT_REG\[1\]\" is a latch" {  } { { "Gray.vhd" "" { Text "C:/Users/Fabi/Documents/Projects/FPGA/Taller1_gray/Gray.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SHIFT_REG\[2\] " "Warning: Node \"SHIFT_REG\[2\]\" is a latch" {  } { { "Gray.vhd" "" { Text "C:/Users/Fabi/Documents/Projects/FPGA/Taller1_gray/Gray.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "Gray.vhd" "" { Text "C:/Users/Fabi/Documents/Projects/FPGA/Taller1_gray/Gray.vhd" 5 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "ESTADO.s0 " "Info: Detected ripple clock \"ESTADO.s0\" as buffer" {  } { { "Gray.vhd" "" { Text "C:/Users/Fabi/Documents/Projects/FPGA/Taller1_gray/Gray.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ESTADO.s0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock register register ESTADO.s8 ESTADO.s1 500.0 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 500.0 MHz between source register \"ESTADO.s8\" and destination register \"ESTADO.s1\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.594 ns + Longest register register " "Info: + Longest register to register delay is 0.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ESTADO.s8 1 REG LCFF_X1_Y16_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y16_N9; Fanout = 1; REG Node = 'ESTADO.s8'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ESTADO.s8 } "NODE_NAME" } } { "Gray.vhd" "" { Text "C:/Users/Fabi/Documents/Projects/FPGA/Taller1_gray/Gray.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.225 ns) 0.439 ns Selector0~0 2 COMB LCCOMB_X1_Y16_N2 1 " "Info: 2: + IC(0.214 ns) + CELL(0.225 ns) = 0.439 ns; Loc. = LCCOMB_X1_Y16_N2; Fanout = 1; COMB Node = 'Selector0~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.439 ns" { ESTADO.s8 Selector0~0 } "NODE_NAME" } } { "Gray.vhd" "" { Text "C:/Users/Fabi/Documents/Projects/FPGA/Taller1_gray/Gray.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.594 ns ESTADO.s1 3 REG LCFF_X1_Y16_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.594 ns; Loc. = LCFF_X1_Y16_N3; Fanout = 1; REG Node = 'ESTADO.s1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Selector0~0 ESTADO.s1 } "NODE_NAME" } } { "Gray.vhd" "" { Text "C:/Users/Fabi/Documents/Projects/FPGA/Taller1_gray/Gray.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.380 ns ( 63.97 % ) " "Info: Total cell delay = 0.380 ns ( 63.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.214 ns ( 36.03 % ) " "Info: Total interconnect delay = 0.214 ns ( 36.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { ESTADO.s8 Selector0~0 ESTADO.s1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "0.594 ns" { ESTADO.s8 {} Selector0~0 {} ESTADO.s1 {} } { 0.000ns 0.214ns 0.000ns } { 0.000ns 0.225ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.466 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.466 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Gray.vhd" "" { Text "C:/Users/Fabi/Documents/Projects/FPGA/Taller1_gray/Gray.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Gray.vhd" "" { Text "C:/Users/Fabi/Documents/Projects/FPGA/Taller1_gray/Gray.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.651 ns) + CELL(0.618 ns) 2.466 ns ESTADO.s1 3 REG LCFF_X1_Y16_N3 1 " "Info: 3: + IC(0.651 ns) + CELL(0.618 ns) = 2.466 ns; Loc. = LCFF_X1_Y16_N3; Fanout = 1; REG Node = 'ESTADO.s1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { clock~clkctrl ESTADO.s1 } "NODE_NAME" } } { "Gray.vhd" "" { Text "C:/Users/Fabi/Documents/Projects/FPGA/Taller1_gray/Gray.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.69 % ) " "Info: Total cell delay = 1.472 ns ( 59.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.994 ns ( 40.31 % ) " "Info: Total interconnect delay = 0.994 ns ( 40.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.466 ns" { clock clock~clkctrl ESTADO.s1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.466 ns" { clock {} clock~combout {} clock~clkctrl {} ESTADO.s1 {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.466 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.466 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Gray.vhd" "" { Text "C:/Users/Fabi/Documents/Projects/FPGA/Taller1_gray/Gray.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Gray.vhd" "" { Text "C:/Users/Fabi/Documents/Projects/FPGA/Taller1_gray/Gray.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.651 ns) + CELL(0.618 ns) 2.466 ns ESTADO.s8 3 REG LCFF_X1_Y16_N9 1 " "Info: 3: + IC(0.651 ns) + CELL(0.618 ns) = 2.466 ns; Loc. = LCFF_X1_Y16_N9; Fanout = 1; REG Node = 'ESTADO.s8'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { clock~clkctrl ESTADO.s8 } "NODE_NAME" } } { "Gray.vhd" "" { Text "C:/Users/Fabi/Documents/Projects/FPGA/Taller1_gray/Gray.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.69 % ) " "Info: Total cell delay = 1.472 ns ( 59.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.994 ns ( 40.31 % ) " "Info: Total interconnect delay = 0.994 ns ( 40.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.466 ns" { clock clock~clkctrl ESTADO.s8 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.466 ns" { clock {} clock~combout {} clock~clkctrl {} ESTADO.s8 {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.466 ns" { clock clock~clkctrl ESTADO.s1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.466 ns" { clock {} clock~combout {} clock~clkctrl {} ESTADO.s1 {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.466 ns" { clock clock~clkctrl ESTADO.s8 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.466 ns" { clock {} clock~combout {} clock~clkctrl {} ESTADO.s8 {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Gray.vhd" "" { Text "C:/Users/Fabi/Documents/Projects/FPGA/Taller1_gray/Gray.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Gray.vhd" "" { Text "C:/Users/Fabi/Documents/Projects/FPGA/Taller1_gray/Gray.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { ESTADO.s8 Selector0~0 ESTADO.s1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "0.594 ns" { ESTADO.s8 {} Selector0~0 {} ESTADO.s1 {} } { 0.000ns 0.214ns 0.000ns } { 0.000ns 0.225ns 0.155ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.466 ns" { clock clock~clkctrl ESTADO.s1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.466 ns" { clock {} clock~combout {} clock~clkctrl {} ESTADO.s1 {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.466 ns" { clock clock~clkctrl ESTADO.s8 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.466 ns" { clock {} clock~combout {} clock~clkctrl {} ESTADO.s8 {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ESTADO.s1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { ESTADO.s1 {} } {  } {  } "" } } { "Gray.vhd" "" { Text "C:/Users/Fabi/Documents/Projects/FPGA/Taller1_gray/Gray.vhd" 12 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 10 " "Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ESTADO.s4 SHIFT_REG\[1\] clock 2.367 ns " "Info: Found hold time violation between source  pin or register \"ESTADO.s4\" and destination pin or register \"SHIFT_REG\[1\]\" for clock \"clock\" (Hold time is 2.367 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.347 ns + Largest " "Info: + Largest clock skew is 3.347 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 5.813 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 5.813 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Gray.vhd" "" { Text "C:/Users/Fabi/Documents/Projects/FPGA/Taller1_gray/Gray.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.123 ns) + CELL(0.712 ns) 2.689 ns ESTADO.s0 2 REG LCFF_X1_Y16_N1 6 " "Info: 2: + IC(1.123 ns) + CELL(0.712 ns) = 2.689 ns; Loc. = LCFF_X1_Y16_N1; Fanout = 6; REG Node = 'ESTADO.s0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.835 ns" { clock ESTADO.s0 } "NODE_NAME" } } { "Gray.vhd" "" { Text "C:/Users/Fabi/Documents/Projects/FPGA/Taller1_gray/Gray.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.176 ns) + CELL(0.000 ns) 4.865 ns ESTADO.s0~clkctrl 3 COMB CLKCTRL_G12 3 " "Info: 3: + IC(2.176 ns) + CELL(0.000 ns) = 4.865 ns; Loc. = CLKCTRL_G12; Fanout = 3; COMB Node = 'ESTADO.s0~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.176 ns" { ESTADO.s0 ESTADO.s0~clkctrl } "NODE_NAME" } } { "Gray.vhd" "" { Text "C:/Users/Fabi/Documents/Projects/FPGA/Taller1_gray/Gray.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.053 ns) 5.813 ns SHIFT_REG\[1\] 4 REG LCCOMB_X1_Y16_N18 1 " "Info: 4: + IC(0.895 ns) + CELL(0.053 ns) = 5.813 ns; Loc. = LCCOMB_X1_Y16_N18; Fanout = 1; REG Node = 'SHIFT_REG\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.948 ns" { ESTADO.s0~clkctrl SHIFT_REG[1] } "NODE_NAME" } } { "Gray.vhd" "" { Text "C:/Users/Fabi/Documents/Projects/FPGA/Taller1_gray/Gray.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.619 ns ( 27.85 % ) " "Info: Total cell delay = 1.619 ns ( 27.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.194 ns ( 72.15 % ) " "Info: Total interconnect delay = 4.194 ns ( 72.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.813 ns" { clock ESTADO.s0 ESTADO.s0~clkctrl SHIFT_REG[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.813 ns" { clock {} clock~combout {} ESTADO.s0 {} ESTADO.s0~clkctrl {} SHIFT_REG[1] {} } { 0.000ns 0.000ns 1.123ns 2.176ns 0.895ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.466 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.466 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Gray.vhd" "" { Text "C:/Users/Fabi/Documents/Projects/FPGA/Taller1_gray/Gray.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Gray.vhd" "" { Text "C:/Users/Fabi/Documents/Projects/FPGA/Taller1_gray/Gray.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.651 ns) + CELL(0.618 ns) 2.466 ns ESTADO.s4 3 REG LCFF_X1_Y16_N17 2 " "Info: 3: + IC(0.651 ns) + CELL(0.618 ns) = 2.466 ns; Loc. = LCFF_X1_Y16_N17; Fanout = 2; REG Node = 'ESTADO.s4'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { clock~clkctrl ESTADO.s4 } "NODE_NAME" } } { "Gray.vhd" "" { Text "C:/Users/Fabi/Documents/Projects/FPGA/Taller1_gray/Gray.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.69 % ) " "Info: Total cell delay = 1.472 ns ( 59.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.994 ns ( 40.31 % ) " "Info: Total interconnect delay = 0.994 ns ( 40.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.466 ns" { clock clock~clkctrl ESTADO.s4 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.466 ns" { clock {} clock~combout {} clock~clkctrl {} ESTADO.s4 {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.813 ns" { clock ESTADO.s0 ESTADO.s0~clkctrl SHIFT_REG[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.813 ns" { clock {} clock~combout {} ESTADO.s0 {} ESTADO.s0~clkctrl {} SHIFT_REG[1] {} } { 0.000ns 0.000ns 1.123ns 2.176ns 0.895ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.053ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.466 ns" { clock clock~clkctrl ESTADO.s4 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.466 ns" { clock {} clock~combout {} clock~clkctrl {} ESTADO.s4 {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "Gray.vhd" "" { Text "C:/Users/Fabi/Documents/Projects/FPGA/Taller1_gray/Gray.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.886 ns - Shortest register register " "Info: - Shortest register to register delay is 0.886 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ESTADO.s4 1 REG LCFF_X1_Y16_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y16_N17; Fanout = 2; REG Node = 'ESTADO.s4'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ESTADO.s4 } "NODE_NAME" } } { "Gray.vhd" "" { Text "C:/Users/Fabi/Documents/Projects/FPGA/Taller1_gray/Gray.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns WideOr1 2 COMB LCCOMB_X1_Y16_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X1_Y16_N16; Fanout = 1; COMB Node = 'WideOr1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { ESTADO.s4 WideOr1 } "NODE_NAME" } } { "Gray.vhd" "" { Text "C:/Users/Fabi/Documents/Projects/FPGA/Taller1_gray/Gray.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.228 ns) 0.886 ns SHIFT_REG\[1\] 3 REG LCCOMB_X1_Y16_N18 1 " "Info: 3: + IC(0.325 ns) + CELL(0.228 ns) = 0.886 ns; Loc. = LCCOMB_X1_Y16_N18; Fanout = 1; REG Node = 'SHIFT_REG\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.553 ns" { WideOr1 SHIFT_REG[1] } "NODE_NAME" } } { "Gray.vhd" "" { Text "C:/Users/Fabi/Documents/Projects/FPGA/Taller1_gray/Gray.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.561 ns ( 63.32 % ) " "Info: Total cell delay = 0.561 ns ( 63.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.325 ns ( 36.68 % ) " "Info: Total interconnect delay = 0.325 ns ( 36.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.886 ns" { ESTADO.s4 WideOr1 SHIFT_REG[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "0.886 ns" { ESTADO.s4 {} WideOr1 {} SHIFT_REG[1] {} } { 0.000ns 0.000ns 0.325ns } { 0.000ns 0.333ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Gray.vhd" "" { Text "C:/Users/Fabi/Documents/Projects/FPGA/Taller1_gray/Gray.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Gray.vhd" "" { Text "C:/Users/Fabi/Documents/Projects/FPGA/Taller1_gray/Gray.vhd" 12 -1 0 } } { "Gray.vhd" "" { Text "C:/Users/Fabi/Documents/Projects/FPGA/Taller1_gray/Gray.vhd" 13 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.813 ns" { clock ESTADO.s0 ESTADO.s0~clkctrl SHIFT_REG[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.813 ns" { clock {} clock~combout {} ESTADO.s0 {} ESTADO.s0~clkctrl {} SHIFT_REG[1] {} } { 0.000ns 0.000ns 1.123ns 2.176ns 0.895ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.053ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.466 ns" { clock clock~clkctrl ESTADO.s4 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.466 ns" { clock {} clock~combout {} clock~clkctrl {} ESTADO.s4 {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.886 ns" { ESTADO.s4 WideOr1 SHIFT_REG[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "0.886 ns" { ESTADO.s4 {} WideOr1 {} SHIFT_REG[1] {} } { 0.000ns 0.000ns 0.325ns } { 0.000ns 0.333ns 0.228ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ESTADO.s1 A clock 3.308 ns register " "Info: tsu for register \"ESTADO.s1\" (data pin = \"A\", clock pin = \"clock\") is 3.308 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.684 ns + Longest pin register " "Info: + Longest pin to register delay is 5.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns A 1 PIN PIN_E20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_E20; Fanout = 2; PIN Node = 'A'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A } "NODE_NAME" } } { "Gray.vhd" "" { Text "C:/Users/Fabi/Documents/Projects/FPGA/Taller1_gray/Gray.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.343 ns) + CELL(0.366 ns) 5.529 ns Selector0~0 2 COMB LCCOMB_X1_Y16_N2 1 " "Info: 2: + IC(4.343 ns) + CELL(0.366 ns) = 5.529 ns; Loc. = LCCOMB_X1_Y16_N2; Fanout = 1; COMB Node = 'Selector0~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.709 ns" { A Selector0~0 } "NODE_NAME" } } { "Gray.vhd" "" { Text "C:/Users/Fabi/Documents/Projects/FPGA/Taller1_gray/Gray.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.684 ns ESTADO.s1 3 REG LCFF_X1_Y16_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.684 ns; Loc. = LCFF_X1_Y16_N3; Fanout = 1; REG Node = 'ESTADO.s1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Selector0~0 ESTADO.s1 } "NODE_NAME" } } { "Gray.vhd" "" { Text "C:/Users/Fabi/Documents/Projects/FPGA/Taller1_gray/Gray.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.341 ns ( 23.59 % ) " "Info: Total cell delay = 1.341 ns ( 23.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.343 ns ( 76.41 % ) " "Info: Total interconnect delay = 4.343 ns ( 76.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.684 ns" { A Selector0~0 ESTADO.s1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.684 ns" { A {} A~combout {} Selector0~0 {} ESTADO.s1 {} } { 0.000ns 0.000ns 4.343ns 0.000ns } { 0.000ns 0.820ns 0.366ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Gray.vhd" "" { Text "C:/Users/Fabi/Documents/Projects/FPGA/Taller1_gray/Gray.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.466 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.466 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Gray.vhd" "" { Text "C:/Users/Fabi/Documents/Projects/FPGA/Taller1_gray/Gray.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Gray.vhd" "" { Text "C:/Users/Fabi/Documents/Projects/FPGA/Taller1_gray/Gray.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.651 ns) + CELL(0.618 ns) 2.466 ns ESTADO.s1 3 REG LCFF_X1_Y16_N3 1 " "Info: 3: + IC(0.651 ns) + CELL(0.618 ns) = 2.466 ns; Loc. = LCFF_X1_Y16_N3; Fanout = 1; REG Node = 'ESTADO.s1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { clock~clkctrl ESTADO.s1 } "NODE_NAME" } } { "Gray.vhd" "" { Text "C:/Users/Fabi/Documents/Projects/FPGA/Taller1_gray/Gray.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.69 % ) " "Info: Total cell delay = 1.472 ns ( 59.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.994 ns ( 40.31 % ) " "Info: Total interconnect delay = 0.994 ns ( 40.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.466 ns" { clock clock~clkctrl ESTADO.s1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.466 ns" { clock {} clock~combout {} clock~clkctrl {} ESTADO.s1 {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.684 ns" { A Selector0~0 ESTADO.s1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.684 ns" { A {} A~combout {} Selector0~0 {} ESTADO.s1 {} } { 0.000ns 0.000ns 4.343ns 0.000ns } { 0.000ns 0.820ns 0.366ns 0.155ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.466 ns" { clock clock~clkctrl ESTADO.s1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.466 ns" { clock {} clock~combout {} clock~clkctrl {} ESTADO.s1 {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock Z\[1\] SHIFT_REG\[1\] 10.763 ns register " "Info: tco from clock \"clock\" to destination pin \"Z\[1\]\" through register \"SHIFT_REG\[1\]\" is 10.763 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 5.813 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 5.813 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Gray.vhd" "" { Text "C:/Users/Fabi/Documents/Projects/FPGA/Taller1_gray/Gray.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.123 ns) + CELL(0.712 ns) 2.689 ns ESTADO.s0 2 REG LCFF_X1_Y16_N1 6 " "Info: 2: + IC(1.123 ns) + CELL(0.712 ns) = 2.689 ns; Loc. = LCFF_X1_Y16_N1; Fanout = 6; REG Node = 'ESTADO.s0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.835 ns" { clock ESTADO.s0 } "NODE_NAME" } } { "Gray.vhd" "" { Text "C:/Users/Fabi/Documents/Projects/FPGA/Taller1_gray/Gray.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.176 ns) + CELL(0.000 ns) 4.865 ns ESTADO.s0~clkctrl 3 COMB CLKCTRL_G12 3 " "Info: 3: + IC(2.176 ns) + CELL(0.000 ns) = 4.865 ns; Loc. = CLKCTRL_G12; Fanout = 3; COMB Node = 'ESTADO.s0~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.176 ns" { ESTADO.s0 ESTADO.s0~clkctrl } "NODE_NAME" } } { "Gray.vhd" "" { Text "C:/Users/Fabi/Documents/Projects/FPGA/Taller1_gray/Gray.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.053 ns) 5.813 ns SHIFT_REG\[1\] 4 REG LCCOMB_X1_Y16_N18 1 " "Info: 4: + IC(0.895 ns) + CELL(0.053 ns) = 5.813 ns; Loc. = LCCOMB_X1_Y16_N18; Fanout = 1; REG Node = 'SHIFT_REG\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.948 ns" { ESTADO.s0~clkctrl SHIFT_REG[1] } "NODE_NAME" } } { "Gray.vhd" "" { Text "C:/Users/Fabi/Documents/Projects/FPGA/Taller1_gray/Gray.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.619 ns ( 27.85 % ) " "Info: Total cell delay = 1.619 ns ( 27.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.194 ns ( 72.15 % ) " "Info: Total interconnect delay = 4.194 ns ( 72.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.813 ns" { clock ESTADO.s0 ESTADO.s0~clkctrl SHIFT_REG[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.813 ns" { clock {} clock~combout {} ESTADO.s0 {} ESTADO.s0~clkctrl {} SHIFT_REG[1] {} } { 0.000ns 0.000ns 1.123ns 2.176ns 0.895ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Gray.vhd" "" { Text "C:/Users/Fabi/Documents/Projects/FPGA/Taller1_gray/Gray.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.950 ns + Longest register pin " "Info: + Longest register to pin delay is 4.950 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SHIFT_REG\[1\] 1 REG LCCOMB_X1_Y16_N18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y16_N18; Fanout = 1; REG Node = 'SHIFT_REG\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHIFT_REG[1] } "NODE_NAME" } } { "Gray.vhd" "" { Text "C:/Users/Fabi/Documents/Projects/FPGA/Taller1_gray/Gray.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.053 ns) 0.420 ns Z~4 2 COMB LCCOMB_X1_Y16_N26 1 " "Info: 2: + IC(0.367 ns) + CELL(0.053 ns) = 0.420 ns; Loc. = LCCOMB_X1_Y16_N26; Fanout = 1; COMB Node = 'Z~4'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.420 ns" { SHIFT_REG[1] Z~4 } "NODE_NAME" } } { "Gray.vhd" "" { Text "C:/Users/Fabi/Documents/Projects/FPGA/Taller1_gray/Gray.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.396 ns) + CELL(2.134 ns) 4.950 ns Z\[1\] 3 PIN PIN_U4 0 " "Info: 3: + IC(2.396 ns) + CELL(2.134 ns) = 4.950 ns; Loc. = PIN_U4; Fanout = 0; PIN Node = 'Z\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.530 ns" { Z~4 Z[1] } "NODE_NAME" } } { "Gray.vhd" "" { Text "C:/Users/Fabi/Documents/Projects/FPGA/Taller1_gray/Gray.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.187 ns ( 44.18 % ) " "Info: Total cell delay = 2.187 ns ( 44.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.763 ns ( 55.82 % ) " "Info: Total interconnect delay = 2.763 ns ( 55.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.950 ns" { SHIFT_REG[1] Z~4 Z[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.950 ns" { SHIFT_REG[1] {} Z~4 {} Z[1] {} } { 0.000ns 0.367ns 2.396ns } { 0.000ns 0.053ns 2.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.813 ns" { clock ESTADO.s0 ESTADO.s0~clkctrl SHIFT_REG[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.813 ns" { clock {} clock~combout {} ESTADO.s0 {} ESTADO.s0~clkctrl {} SHIFT_REG[1] {} } { 0.000ns 0.000ns 1.123ns 2.176ns 0.895ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.053ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.950 ns" { SHIFT_REG[1] Z~4 Z[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.950 ns" { SHIFT_REG[1] {} Z~4 {} Z[1] {} } { 0.000ns 0.367ns 2.396ns } { 0.000ns 0.053ns 2.134ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ESTADO.s0 A clock -2.940 ns register " "Info: th for register \"ESTADO.s0\" (data pin = \"A\", clock pin = \"clock\") is -2.940 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.595 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.595 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Gray.vhd" "" { Text "C:/Users/Fabi/Documents/Projects/FPGA/Taller1_gray/Gray.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.123 ns) + CELL(0.618 ns) 2.595 ns ESTADO.s0 2 REG LCFF_X1_Y16_N1 6 " "Info: 2: + IC(1.123 ns) + CELL(0.618 ns) = 2.595 ns; Loc. = LCFF_X1_Y16_N1; Fanout = 6; REG Node = 'ESTADO.s0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.741 ns" { clock ESTADO.s0 } "NODE_NAME" } } { "Gray.vhd" "" { Text "C:/Users/Fabi/Documents/Projects/FPGA/Taller1_gray/Gray.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 56.72 % ) " "Info: Total cell delay = 1.472 ns ( 56.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.123 ns ( 43.28 % ) " "Info: Total interconnect delay = 1.123 ns ( 43.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.595 ns" { clock ESTADO.s0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.595 ns" { clock {} clock~combout {} ESTADO.s0 {} } { 0.000ns 0.000ns 1.123ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "Gray.vhd" "" { Text "C:/Users/Fabi/Documents/Projects/FPGA/Taller1_gray/Gray.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.684 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns A 1 PIN PIN_E20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_E20; Fanout = 2; PIN Node = 'A'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A } "NODE_NAME" } } { "Gray.vhd" "" { Text "C:/Users/Fabi/Documents/Projects/FPGA/Taller1_gray/Gray.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.343 ns) + CELL(0.366 ns) 5.529 ns ESTADO.s0~1 2 COMB LCCOMB_X1_Y16_N0 1 " "Info: 2: + IC(4.343 ns) + CELL(0.366 ns) = 5.529 ns; Loc. = LCCOMB_X1_Y16_N0; Fanout = 1; COMB Node = 'ESTADO.s0~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.709 ns" { A ESTADO.s0~1 } "NODE_NAME" } } { "Gray.vhd" "" { Text "C:/Users/Fabi/Documents/Projects/FPGA/Taller1_gray/Gray.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.684 ns ESTADO.s0 3 REG LCFF_X1_Y16_N1 6 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.684 ns; Loc. = LCFF_X1_Y16_N1; Fanout = 6; REG Node = 'ESTADO.s0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { ESTADO.s0~1 ESTADO.s0 } "NODE_NAME" } } { "Gray.vhd" "" { Text "C:/Users/Fabi/Documents/Projects/FPGA/Taller1_gray/Gray.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.341 ns ( 23.59 % ) " "Info: Total cell delay = 1.341 ns ( 23.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.343 ns ( 76.41 % ) " "Info: Total interconnect delay = 4.343 ns ( 76.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.684 ns" { A ESTADO.s0~1 ESTADO.s0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.684 ns" { A {} A~combout {} ESTADO.s0~1 {} ESTADO.s0 {} } { 0.000ns 0.000ns 4.343ns 0.000ns } { 0.000ns 0.820ns 0.366ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.595 ns" { clock ESTADO.s0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.595 ns" { clock {} clock~combout {} ESTADO.s0 {} } { 0.000ns 0.000ns 1.123ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.684 ns" { A ESTADO.s0~1 ESTADO.s0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.684 ns" { A {} A~combout {} ESTADO.s0~1 {} ESTADO.s0 {} } { 0.000ns 0.000ns 4.343ns 0.000ns } { 0.000ns 0.820ns 0.366ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "209 " "Info: Peak virtual memory: 209 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 05 00:31:02 2016 " "Info: Processing ended: Tue Apr 05 00:31:02 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
