TimeQuest Timing Analyzer report for ADC
Wed May 13 02:08:28 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'FIFO:FIFO_ADC0|clock'
 12. Slow Model Setup: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'
 13. Slow Model Setup: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'
 14. Slow Model Setup: 'counter'
 15. Slow Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 16. Slow Model Hold: 'FIFO:FIFO_ADC0|clock'
 17. Slow Model Hold: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'
 18. Slow Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 19. Slow Model Hold: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'
 20. Slow Model Hold: 'counter'
 21. Slow Model Recovery: 'FIFO:FIFO_ADC0|clock'
 22. Slow Model Removal: 'FIFO:FIFO_ADC0|clock'
 23. Slow Model Minimum Pulse Width: 'FIFO:FIFO_ADC0|clock'
 24. Slow Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'
 25. Slow Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'
 26. Slow Model Minimum Pulse Width: 'counter'
 27. Slow Model Minimum Pulse Width: 'iCLK_50'
 28. Slow Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Propagation Delay
 34. Minimum Propagation Delay
 35. Fast Model Setup Summary
 36. Fast Model Hold Summary
 37. Fast Model Recovery Summary
 38. Fast Model Removal Summary
 39. Fast Model Minimum Pulse Width Summary
 40. Fast Model Setup: 'FIFO:FIFO_ADC0|clock'
 41. Fast Model Setup: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'
 42. Fast Model Setup: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'
 43. Fast Model Setup: 'counter'
 44. Fast Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 45. Fast Model Hold: 'FIFO:FIFO_ADC0|clock'
 46. Fast Model Hold: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'
 47. Fast Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 48. Fast Model Hold: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'
 49. Fast Model Hold: 'counter'
 50. Fast Model Recovery: 'FIFO:FIFO_ADC0|clock'
 51. Fast Model Removal: 'FIFO:FIFO_ADC0|clock'
 52. Fast Model Minimum Pulse Width: 'FIFO:FIFO_ADC0|clock'
 53. Fast Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'
 54. Fast Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'
 55. Fast Model Minimum Pulse Width: 'counter'
 56. Fast Model Minimum Pulse Width: 'iCLK_50'
 57. Fast Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 58. Setup Times
 59. Hold Times
 60. Clock to Output Times
 61. Minimum Clock to Output Times
 62. Propagation Delay
 63. Minimum Propagation Delay
 64. Multicorner Timing Analysis Summary
 65. Setup Times
 66. Hold Times
 67. Clock to Output Times
 68. Minimum Clock to Output Times
 69. Progagation Delay
 70. Minimum Progagation Delay
 71. Setup Transfers
 72. Hold Transfers
 73. Recovery Transfers
 74. Removal Transfers
 75. Report TCCS
 76. Report RSKM
 77. Unconstrained Paths
 78. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; ADC                                                                ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C70F896C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+---------------------------------------------+
; Clock Name                              ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                    ; Targets                                     ;
+-----------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+---------------------------------------------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; Generated ; 25.000 ; 40.0 MHz   ; 0.000 ; 12.500 ; 50.00      ; 5         ; 4           ;       ;        ;           ;            ; false    ; iCLK_50 ; CLKPLL_inst|altpll_component|pll|inclk[0] ; { CLKPLL_inst|altpll_component|pll|clk[0] } ;
; counter                                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { counter }                                 ;
; FIFO:FIFO_ADC0|clock                    ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { FIFO:FIFO_ADC0|clock }                    ;
; iCLK_50                                 ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { iCLK_50 }                                 ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK }  ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { SPI_MASTER_DEVICE:mbed_instant|SPI_CLK }  ;
+-----------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                        ;
+------------+-----------------+-----------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                              ; Note                                                  ;
+------------+-----------------+-----------------------------------------+-------------------------------------------------------+
; 204.08 MHz ; 204.08 MHz      ; FIFO:FIFO_ADC0|clock                    ;                                                       ;
; 357.53 MHz ; 357.53 MHz      ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;                                                       ;
; 367.92 MHz ; 367.92 MHz      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;                                                       ;
; 494.56 MHz ; 494.56 MHz      ; CLKPLL_inst|altpll_component|pll|clk[0] ;                                                       ;
; 629.33 MHz ; 500.0 MHz       ; counter                                 ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+-----------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------+
; Slow Model Setup Summary                                         ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; FIFO:FIFO_ADC0|clock                    ; -3.900 ; -1039.646     ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; -1.972 ; -59.082       ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; -1.797 ; -55.527       ;
; counter                                 ; -0.589 ; -1.827        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.278  ; 0.000         ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Slow Model Hold Summary                                          ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; FIFO:FIFO_ADC0|clock                    ; -1.795 ; -1.795        ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; -1.275 ; -23.236       ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.067 ; -0.180        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; 0.391  ; 0.000         ;
; counter                                 ; 0.391  ; 0.000         ;
+-----------------------------------------+--------+---------------+


+----------------------------------------------+
; Slow Model Recovery Summary                  ;
+----------------------+-------+---------------+
; Clock                ; Slack ; End Point TNS ;
+----------------------+-------+---------------+
; FIFO:FIFO_ADC0|clock ; 1.390 ; 0.000         ;
+----------------------+-------+---------------+


+-----------------------------------------------+
; Slow Model Removal Summary                    ;
+----------------------+--------+---------------+
; Clock                ; Slack  ; End Point TNS ;
+----------------------+--------+---------------+
; FIFO:FIFO_ADC0|clock ; -0.870 ; -20.457       ;
+----------------------+--------+---------------+


+------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                           ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; FIFO:FIFO_ADC0|clock                    ; -1.627 ; -1406.870     ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; -0.500 ; -51.000       ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; -0.500 ; -45.000       ;
; counter                                 ; -0.500 ; -6.000        ;
; iCLK_50                                 ; 10.000 ; 0.000         ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; 11.500 ; 0.000         ;
+-----------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'FIFO:FIFO_ADC0|clock'                                                                                                                                                                                             ;
+--------+--------------------------+-----------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                                                                                                   ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+-----------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; -3.900 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a7~portb_address_reg11  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.015      ; 4.880      ;
; -3.883 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a7~portb_address_reg7   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.015      ; 4.863      ;
; -3.864 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a6~portb_address_reg7   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.038      ; 4.867      ;
; -3.845 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a7~portb_address_reg10  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.015      ; 4.825      ;
; -3.820 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a7~portb_address_reg11  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.014      ; 4.799      ;
; -3.812 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a4~portb_address_reg10  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.086      ; 4.863      ;
; -3.810 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a9~portb_address_reg7   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.027      ; 4.802      ;
; -3.809 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~portb_address_reg7  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.057      ; 4.831      ;
; -3.803 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a7~portb_address_reg7   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.014      ; 4.782      ;
; -3.800 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a7~portb_address_reg8   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.015      ; 4.780      ;
; -3.789 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a3~portb_address_reg7   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.076      ; 4.830      ;
; -3.789 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a5~portb_address_reg7   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.071      ; 4.825      ;
; -3.788 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a8~portb_address_reg7   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.048      ; 4.801      ;
; -3.784 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a6~portb_address_reg7   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.037      ; 4.786      ;
; -3.776 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a4~portb_address_reg6   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.086      ; 4.827      ;
; -3.775 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a5~portb_address_reg9   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.071      ; 4.811      ;
; -3.769 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a8~portb_address_reg10  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.048      ; 4.782      ;
; -3.765 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a7~portb_address_reg10  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.014      ; 4.744      ;
; -3.762 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a6~portb_address_reg10  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.038      ; 4.765      ;
; -3.753 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a9~portb_address_reg10  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.027      ; 4.745      ;
; -3.737 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a7~portb_address_reg9   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.015      ; 4.717      ;
; -3.736 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~portb_address_reg10 ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.057      ; 4.758      ;
; -3.732 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a7~portb_address_reg4   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.015      ; 4.712      ;
; -3.732 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a8~portb_address_reg9   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.048      ; 4.745      ;
; -3.732 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a4~portb_address_reg10  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.085      ; 4.782      ;
; -3.731 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a4~portb_address_reg7   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.086      ; 4.782      ;
; -3.730 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a9~portb_address_reg7   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.026      ; 4.721      ;
; -3.729 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~portb_address_reg7  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.056      ; 4.750      ;
; -3.725 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a6~portb_address_reg9   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.038      ; 4.728      ;
; -3.720 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a7~portb_address_reg8   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.014      ; 4.699      ;
; -3.714 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a7~portb_address_reg6   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.015      ; 4.694      ;
; -3.713 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a3~portb_address_reg10  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.076      ; 4.754      ;
; -3.709 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a3~portb_address_reg7   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.075      ; 4.749      ;
; -3.709 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a5~portb_address_reg7   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.070      ; 4.744      ;
; -3.708 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a8~portb_address_reg7   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.047      ; 4.720      ;
; -3.698 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a7~portb_address_reg5   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.015      ; 4.678      ;
; -3.696 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a5~portb_address_reg10  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.071      ; 4.732      ;
; -3.696 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a4~portb_address_reg6   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.085      ; 4.746      ;
; -3.695 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a5~portb_address_reg9   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.070      ; 4.730      ;
; -3.689 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a8~portb_address_reg10  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.047      ; 4.701      ;
; -3.688 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a4~portb_address_reg9   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.086      ; 4.739      ;
; -3.688 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a9~portb_address_reg8   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.027      ; 4.680      ;
; -3.685 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a5~portb_address_reg8   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.071      ; 4.721      ;
; -3.682 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a6~portb_address_reg10  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.037      ; 4.684      ;
; -3.681 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a9~portb_address_reg6   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.027      ; 4.673      ;
; -3.677 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a6~portb_address_reg8   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.038      ; 4.680      ;
; -3.673 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a9~portb_address_reg10  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.026      ; 4.664      ;
; -3.663 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a4~portb_address_reg8   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.086      ; 4.714      ;
; -3.657 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a8~portb_address_reg8   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.048      ; 4.670      ;
; -3.657 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a7~portb_address_reg9   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.014      ; 4.636      ;
; -3.656 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a6~portb_address_reg6   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.038      ; 4.659      ;
; -3.656 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~portb_address_reg10 ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.056      ; 4.677      ;
; -3.654 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a9~portb_address_reg9   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.027      ; 4.646      ;
; -3.652 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a7~portb_address_reg4   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.014      ; 4.631      ;
; -3.652 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a8~portb_address_reg9   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.047      ; 4.664      ;
; -3.651 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a4~portb_address_reg7   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.085      ; 4.701      ;
; -3.645 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a6~portb_address_reg9   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.037      ; 4.647      ;
; -3.639 ; FIFO:FIFO_ADC0|rd_reg[2] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a7~portb_address_reg11  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.014      ; 4.618      ;
; -3.635 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a8~portb_address_reg6   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.048      ; 4.648      ;
; -3.634 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a7~portb_address_reg6   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.014      ; 4.613      ;
; -3.633 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a3~portb_address_reg8   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.076      ; 4.674      ;
; -3.633 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a3~portb_address_reg10  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.075      ; 4.673      ;
; -3.628 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a4~portb_address_reg3   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.086      ; 4.679      ;
; -3.623 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a9~portb_address_reg11  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.027      ; 4.615      ;
; -3.622 ; FIFO:FIFO_ADC0|rd_reg[2] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a7~portb_address_reg7   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.014      ; 4.601      ;
; -3.618 ; FIFO:FIFO_ADC0|dffw1     ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a7~portb_address_reg5   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.015      ; 4.598      ;
; -3.618 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a7~portb_address_reg5   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.014      ; 4.597      ;
; -3.616 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a5~portb_address_reg10  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.070      ; 4.651      ;
; -3.608 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a4~portb_address_reg9   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.085      ; 4.658      ;
; -3.608 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a9~portb_address_reg8   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.026      ; 4.599      ;
; -3.605 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a6~portb_address_reg11  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.038      ; 4.608      ;
; -3.605 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a5~portb_address_reg8   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.070      ; 4.640      ;
; -3.603 ; FIFO:FIFO_ADC0|rd_reg[2] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a6~portb_address_reg7   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.037      ; 4.605      ;
; -3.601 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a9~portb_address_reg6   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.026      ; 4.592      ;
; -3.599 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a3~portb_address_reg6   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.076      ; 4.640      ;
; -3.598 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a4~portb_address_reg4   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.086      ; 4.649      ;
; -3.597 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a6~portb_address_reg8   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.037      ; 4.599      ;
; -3.590 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~portb_address_reg8  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.057      ; 4.612      ;
; -3.589 ; FIFO:FIFO_ADC0|dffw1     ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a7~portb_address_reg7   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.015      ; 4.569      ;
; -3.587 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~portb_address_reg6  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.057      ; 4.609      ;
; -3.584 ; FIFO:FIFO_ADC0|rd_reg[2] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a7~portb_address_reg10  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.014      ; 4.563      ;
; -3.583 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a8~portb_address_reg11  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.048      ; 4.596      ;
; -3.583 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a4~portb_address_reg8   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.085      ; 4.633      ;
; -3.581 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a5~portb_address_reg6   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.071      ; 4.617      ;
; -3.577 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a8~portb_address_reg8   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.047      ; 4.589      ;
; -3.576 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a6~portb_address_reg6   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.037      ; 4.578      ;
; -3.574 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a7~portb_address_reg3   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.015      ; 4.554      ;
; -3.574 ; FIFO:FIFO_ADC0|rd_reg[3] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a7~portb_address_reg11  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.014      ; 4.553      ;
; -3.574 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a9~portb_address_reg9   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.026      ; 4.565      ;
; -3.570 ; FIFO:FIFO_ADC0|dffw1     ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a6~portb_address_reg7   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.038      ; 4.573      ;
; -3.568 ; FIFO:FIFO_ADC0|rd_reg[8] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a7~portb_address_reg11  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.015      ; 4.548      ;
; -3.557 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~portb_address_reg11 ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.057      ; 4.579      ;
; -3.557 ; FIFO:FIFO_ADC0|rd_reg[3] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a7~portb_address_reg7   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.014      ; 4.536      ;
; -3.556 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a4~portb_address_reg5   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.086      ; 4.607      ;
; -3.555 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a8~portb_address_reg6   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.047      ; 4.567      ;
; -3.553 ; FIFO:FIFO_ADC0|rd_reg[0] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a3~portb_address_reg8   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.075      ; 4.593      ;
; -3.551 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|empty_reg                                                                                  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.004      ; 4.591      ;
; -3.551 ; FIFO:FIFO_ADC0|rd_reg[2] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a4~portb_address_reg10  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.085      ; 4.601      ;
; -3.549 ; FIFO:FIFO_ADC0|rd_reg[1] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a3~portb_address_reg9   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.076      ; 4.590      ;
; -3.549 ; FIFO:FIFO_ADC0|rd_reg[2] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a9~portb_address_reg7   ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; 0.026      ; 4.540      ;
+--------+--------------------------+-----------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'                                                                                                                                                                        ;
+--------+--------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                          ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -1.972 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.061      ; 3.069      ;
; -1.957 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.048      ; 3.041      ;
; -1.947 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.051      ; 3.034      ;
; -1.947 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.051      ; 3.034      ;
; -1.933 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.051      ; 3.020      ;
; -1.772 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.020      ; 2.828      ;
; -1.749 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.071      ; 2.856      ;
; -1.743 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.029      ; 2.808      ;
; -1.743 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.029      ; 2.808      ;
; -1.718 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.035      ; 2.789      ;
; -1.711 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.047      ; 2.794      ;
; -1.703 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.022      ; 2.761      ;
; -1.693 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.025      ; 2.754      ;
; -1.693 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.025      ; 2.754      ;
; -1.690 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.058      ; 2.784      ;
; -1.679 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.025      ; 2.740      ;
; -1.598 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.042      ; 2.676      ;
; -1.583 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.029      ; 2.648      ;
; -1.573 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.032      ; 2.641      ;
; -1.573 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.032      ; 2.641      ;
; -1.559 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.032      ; 2.627      ;
; -1.518 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.006     ; 2.548      ;
; -1.495 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.045      ; 2.576      ;
; -1.489 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.003      ; 2.528      ;
; -1.489 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.003      ; 2.528      ;
; -1.482 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.029      ; 2.547      ;
; -1.482 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.029      ; 2.547      ;
; -1.469 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.032      ; 2.537      ;
; -1.469 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.032      ; 2.537      ;
; -1.469 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.032      ; 2.537      ;
; -1.469 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.032      ; 2.537      ;
; -1.464 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.036      ; 2.536      ;
; -1.464 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.036      ; 2.536      ;
; -1.464 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.036      ; 2.536      ;
; -1.464 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.036      ; 2.536      ;
; -1.457 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.021      ; 2.514      ;
; -1.448 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.006     ; 2.478      ;
; -1.436 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.032      ; 2.504      ;
; -1.398 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 2.435      ;
; -1.377 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.413      ;
; -1.377 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.006     ; 2.407      ;
; -1.375 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.052      ; 2.463      ;
; -1.369 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.010      ; 2.415      ;
; -1.369 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.010      ; 2.415      ;
; -1.337 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.028      ; 2.401      ;
; -1.316 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.039      ; 2.391      ;
; -1.307 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.006     ; 2.337      ;
; -1.231 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.006     ; 2.261      ;
; -1.228 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.003      ; 2.267      ;
; -1.228 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.003      ; 2.267      ;
; -1.215 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 2.257      ;
; -1.215 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 2.257      ;
; -1.215 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 2.257      ;
; -1.215 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 2.257      ;
; -1.210 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.010      ; 2.256      ;
; -1.210 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.010      ; 2.256      ;
; -1.210 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.010      ; 2.256      ;
; -1.210 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.010      ; 2.256      ;
; -1.197 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.025      ; 2.258      ;
; -1.162 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 2.205      ;
; -1.161 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 2.204      ;
; -1.133 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 2.176      ;
; -1.131 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 2.174      ;
; -1.108 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.010      ; 2.154      ;
; -1.108 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.010      ; 2.154      ;
; -1.095 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.013      ; 2.144      ;
; -1.095 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.013      ; 2.144      ;
; -1.095 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.013      ; 2.144      ;
; -1.095 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.013      ; 2.144      ;
; -1.090 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.017      ; 2.143      ;
; -1.090 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.017      ; 2.143      ;
; -1.090 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.017      ; 2.143      ;
; -1.090 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.017      ; 2.143      ;
; -1.050 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.026      ; 2.112      ;
; -1.050 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.026      ; 2.112      ;
; -1.050 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.026      ; 2.112      ;
; -1.050 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.026      ; 2.112      ;
; -1.050 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.026      ; 2.112      ;
; -1.050 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.026      ; 2.112      ;
; -1.050 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.026      ; 2.112      ;
; -1.050 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.026      ; 2.112      ;
; -1.050 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.026      ; 2.112      ;
; -1.050 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.026      ; 2.112      ;
; -1.050 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.026      ; 2.112      ;
; -1.050 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.026      ; 2.112      ;
; -1.050 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.026      ; 2.112      ;
; -1.047 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 2.090      ;
; -1.044 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 2.087      ;
; -1.010 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.046      ;
; -0.956 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 1.999      ;
; -0.950 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 1.993      ;
; -0.942 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.978      ;
; -0.939 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.975      ;
; -0.887 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.026      ; 1.949      ;
; -0.881 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.026      ; 1.943      ;
; -0.872 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.025      ; 1.933      ;
; -0.871 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.907      ;
; -0.837 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.873      ;
; -0.805 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.841      ;
; -0.801 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.837      ;
+--------+--------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'                                                                                                                                                                          ;
+--------+---------------------------------------------+--------------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                          ; Launch Clock                            ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+--------------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; -1.797 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.042     ; 2.791      ;
; -1.777 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.042     ; 2.771      ;
; -1.774 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.042     ; 2.768      ;
; -1.769 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10]      ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.042     ; 2.763      ;
; -1.714 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.009     ; 2.741      ;
; -1.713 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.009     ; 2.740      ;
; -1.665 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.009     ; 2.692      ;
; -1.613 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.004      ; 2.653      ;
; -1.602 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.042     ; 2.596      ;
; -1.411 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[11] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.006      ; 2.453      ;
; -1.401 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[6]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.006      ; 2.443      ;
; -1.301 ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.337      ;
; -1.287 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[14]      ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.014     ; 2.309      ;
; -1.286 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[12]      ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.014     ; 2.308      ;
; -1.263 ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.014     ; 2.285      ;
; -1.259 ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.013     ; 2.282      ;
; -1.237 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[11]      ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.014     ; 2.259      ;
; -1.236 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[13]      ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.014     ; 2.258      ;
; -1.220 ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.256      ;
; -1.201 ; SPI_MASTER_DEVICE:mbed_instant|data_in[13]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[13] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.239      ;
; -1.198 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.005      ; 2.239      ;
; -1.197 ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.013      ; 2.246      ;
; -1.190 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[0]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.003      ; 2.229      ;
; -1.190 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.003      ; 2.229      ;
; -1.190 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[9]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.003      ; 2.229      ;
; -1.190 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[10] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.003      ; 2.229      ;
; -1.190 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[13] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.003      ; 2.229      ;
; -1.190 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[14] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.003      ; 2.229      ;
; -1.149 ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.185      ;
; -1.118 ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|data_out[11]      ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.028      ; 2.182      ;
; -1.087 ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.123      ;
; -1.031 ; SPI_MASTER_DEVICE:mbed_instant|data_in[6]   ; SPI_MASTER_DEVICE:mbed_instant|data_in[7]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.067      ;
; -0.996 ; SPI_MASTER_DEVICE:mbed_instant|data_in[14]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[14] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.034      ;
; -0.952 ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.988      ;
; -0.950 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[7]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.986      ;
; -0.948 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.984      ;
; -0.948 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.984      ;
; -0.948 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.984      ;
; -0.948 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.984      ;
; -0.948 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[0]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.984      ;
; -0.948 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[1]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.984      ;
; -0.948 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[2]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.984      ;
; -0.948 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[3]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.984      ;
; -0.948 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[6]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.984      ;
; -0.944 ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.980      ;
; -0.883 ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.919      ;
; -0.871 ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.907      ;
; -0.802 ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.838      ;
; -0.800 ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.836      ;
; -0.764 ; SPI_MASTER_DEVICE:mbed_instant|data_in[0]   ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[0]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.003      ; 1.803      ;
; -0.761 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.798      ;
; -0.761 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.798      ;
; -0.761 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.798      ;
; -0.761 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.798      ;
; -0.761 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[7]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.798      ;
; -0.761 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[8]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.798      ;
; -0.761 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[12] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.798      ;
; -0.760 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[4]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.797      ;
; -0.760 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[5]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.797      ;
; -0.760 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[8]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.797      ;
; -0.760 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[9]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.797      ;
; -0.760 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[10]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.797      ;
; -0.760 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[11]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.797      ;
; -0.760 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[12]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.797      ;
; -0.760 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[13]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.797      ;
; -0.760 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[14]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.797      ;
; -0.731 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.767      ;
; -0.551 ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.587      ;
; -0.545 ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.033     ; 1.548      ;
; -0.529 ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.565      ;
; -0.523 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.007     ; 1.552      ;
; -0.514 ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.012      ; 1.562      ;
; -0.454 ; SPI_MASTER_DEVICE:mbed_instant|data_in[10]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[11]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.490      ;
; -0.440 ; SPI_MASTER_DEVICE:mbed_instant|data_in[7]   ; SPI_MASTER_DEVICE:mbed_instant|data_in[8]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.477      ;
; -0.432 ; SPI_MASTER_DEVICE:mbed_instant|data_in[0]   ; SPI_MASTER_DEVICE:mbed_instant|data_in[1]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.468      ;
; -0.430 ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.466      ;
; -0.426 ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.462      ;
; -0.419 ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.455      ;
; -0.389 ; SPI_MASTER_DEVICE:mbed_instant|data_in[6]   ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[6]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.431      ;
; -0.338 ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|data_out[15]      ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.007      ; 1.381      ;
; -0.331 ; SPI_MASTER_DEVICE:mbed_instant|data_in[10]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[10] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.369      ;
; -0.330 ; SPI_MASTER_DEVICE:mbed_instant|data_in[7]   ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[7]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.367      ;
; -0.308 ; SPI_MASTER_DEVICE:mbed_instant|data_in[11]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[11] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.005      ; 1.349      ;
; -0.306 ; SPI_MASTER_DEVICE:mbed_instant|data_in[3]   ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.343      ;
; -0.305 ; SPI_MASTER_DEVICE:mbed_instant|data_in[9]   ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[9]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.343      ;
; -0.302 ; SPI_MASTER_DEVICE:mbed_instant|data_in[1]   ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.003      ; 1.341      ;
; -0.273 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[15]      ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.007     ; 1.302      ;
; -0.265 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.211      ; 3.512      ;
; -0.264 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.211      ; 3.511      ;
; -0.262 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.211      ; 3.509      ;
; -0.257 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[10]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.211      ; 3.504      ;
; -0.249 ; SPI_MASTER_DEVICE:mbed_instant|data_in[3]   ; SPI_MASTER_DEVICE:mbed_instant|data_in[4]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.286      ;
; -0.241 ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.277      ;
; -0.224 ; rd                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.211      ; 3.471      ;
; -0.214 ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.250      ;
; -0.202 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.244      ; 3.482      ;
; -0.201 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.244      ; 3.481      ;
; -0.153 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.244      ; 3.433      ;
; -0.105 ; FIFO:FIFO_ADC0|out[10]                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]       ; FIFO:FIFO_ADC0|clock                    ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.070     ; 1.071      ;
; -0.101 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.257      ; 3.394      ;
+--------+---------------------------------------------+--------------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'counter'                                                                                    ;
+--------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; -0.589 ; auto_sample[1] ; auto_sample[4] ; counter      ; counter     ; 1.000        ; 0.000      ; 1.625      ;
; -0.545 ; auto_sample[0] ; auto_sample[4] ; counter      ; counter     ; 1.000        ; 0.000      ; 1.581      ;
; -0.518 ; auto_sample[1] ; auto_sample[3] ; counter      ; counter     ; 1.000        ; 0.000      ; 1.554      ;
; -0.474 ; auto_sample[0] ; auto_sample[3] ; counter      ; counter     ; 1.000        ; 0.000      ; 1.510      ;
; -0.472 ; auto_sample[2] ; auto_sample[4] ; counter      ; counter     ; 1.000        ; 0.000      ; 1.508      ;
; -0.454 ; auto_sample[3] ; auto_sample[4] ; counter      ; counter     ; 1.000        ; 0.000      ; 1.490      ;
; -0.447 ; auto_sample[1] ; auto_sample[2] ; counter      ; counter     ; 1.000        ; 0.000      ; 1.483      ;
; -0.403 ; auto_sample[0] ; auto_sample[2] ; counter      ; counter     ; 1.000        ; 0.000      ; 1.439      ;
; -0.401 ; auto_sample[2] ; auto_sample[3] ; counter      ; counter     ; 1.000        ; 0.000      ; 1.437      ;
; -0.213 ; auto_sample[3] ; sample         ; counter      ; counter     ; 1.000        ; -0.003     ; 1.246      ;
; -0.077 ; auto_sample[4] ; sample         ; counter      ; counter     ; 1.000        ; -0.003     ; 1.110      ;
; -0.068 ; auto_sample[3] ; auto_sample[3] ; counter      ; counter     ; 1.000        ; 0.000      ; 1.104      ;
; -0.060 ; auto_sample[1] ; auto_sample[1] ; counter      ; counter     ; 1.000        ; 0.000      ; 1.096      ;
; -0.020 ; auto_sample[0] ; auto_sample[1] ; counter      ; counter     ; 1.000        ; 0.000      ; 1.056      ;
; -0.018 ; auto_sample[2] ; auto_sample[2] ; counter      ; counter     ; 1.000        ; 0.000      ; 1.054      ;
; 0.240  ; auto_sample[4] ; auto_sample[4] ; counter      ; counter     ; 1.000        ; 0.000      ; 0.796      ;
; 0.379  ; auto_sample[0] ; auto_sample[0] ; counter      ; counter     ; 1.000        ; 0.000      ; 0.657      ;
+--------+----------------+----------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                           ;
+--------+----------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.278  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.149      ; 0.657      ;
; 0.308  ; FIFO:FIFO_ADC0|clock                   ; FIFO:FIFO_ADC0|clock                   ; FIFO:FIFO_ADC0|clock                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.179      ; 0.657      ;
; 0.337  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.208      ; 0.657      ;
; 0.337  ; counter                                ; counter                                ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.208      ; 0.657      ;
; 0.778  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.149      ; 0.657      ;
; 0.808  ; FIFO:FIFO_ADC0|clock                   ; FIFO:FIFO_ADC0|clock                   ; FIFO:FIFO_ADC0|clock                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.179      ; 0.657      ;
; 0.837  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.208      ; 0.657      ;
; 0.837  ; counter                                ; counter                                ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.208      ; 0.657      ;
; 22.978 ; usonic[1]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.058      ;
; 23.010 ; usonic[0]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.026      ;
; 23.049 ; usonic[1]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.987      ;
; 23.081 ; usonic[2]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.955      ;
; 23.081 ; usonic[0]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.955      ;
; 23.120 ; usonic[1]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.916      ;
; 23.152 ; usonic[2]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.884      ;
; 23.152 ; usonic[0]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.884      ;
; 23.191 ; usonic[1]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.845      ;
; 23.198 ; usonic[3]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.838      ;
; 23.223 ; usonic[2]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.813      ;
; 23.223 ; usonic[0]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.813      ;
; 23.262 ; usonic[1]                              ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.774      ;
; 23.269 ; usonic[3]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.767      ;
; 23.294 ; usonic[2]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.742      ;
; 23.294 ; usonic[0]                              ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.742      ;
; 23.309 ; usonic[4]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.727      ;
; 23.333 ; usonic[1]                              ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.703      ;
; 23.340 ; usonic[5]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.696      ;
; 23.340 ; usonic[3]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.696      ;
; 23.365 ; usonic[2]                              ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.671      ;
; 23.365 ; usonic[0]                              ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.671      ;
; 23.380 ; usonic[4]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.656      ;
; 23.404 ; usonic[1]                              ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.632      ;
; 23.411 ; usonic[5]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.625      ;
; 23.411 ; usonic[3]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.625      ;
; 23.436 ; usonic[2]                              ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.600      ;
; 23.436 ; usonic[0]                              ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.600      ;
; 23.450 ; usonic[6]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.586      ;
; 23.451 ; usonic[4]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.585      ;
; 23.482 ; usonic[7]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.554      ;
; 23.482 ; usonic[5]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.554      ;
; 23.482 ; usonic[3]                              ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.554      ;
; 23.507 ; usonic[2]                              ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.529      ;
; 23.521 ; usonic[6]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.515      ;
; 23.522 ; usonic[4]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.514      ;
; 23.553 ; usonic[7]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.483      ;
; 23.553 ; usonic[5]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.483      ;
; 23.553 ; usonic[3]                              ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.483      ;
; 23.563 ; usonic[1]                              ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.473      ;
; 23.592 ; usonic[8]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.444      ;
; 23.592 ; usonic[6]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.444      ;
; 23.593 ; usonic[4]                              ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.443      ;
; 23.595 ; usonic[0]                              ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.441      ;
; 23.939 ; usonic[7]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.097      ;
; 23.939 ; usonic[5]                              ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.097      ;
; 23.939 ; usonic[3]                              ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.097      ;
; 23.950 ; usonic[1]                              ; usonic[1]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.086      ;
; 23.975 ; usonic[8]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.061      ;
; 23.975 ; usonic[6]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.061      ;
; 23.976 ; usonic[4]                              ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.060      ;
; 23.978 ; usonic[0]                              ; usonic[1]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.058      ;
; 23.982 ; usonic[2]                              ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.054      ;
; 24.243 ; usonic[9]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.793      ;
; 24.379 ; usonic[0]                              ; usonic[0]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.657      ;
+--------+----------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'FIFO:FIFO_ADC0|clock'                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                                                                  ; Launch Clock                            ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------+----------------------+--------------+------------+------------+
; -1.795 ; rd                                               ; FIFO:FIFO_ADC0|dffr1                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.325      ; 0.796      ;
; -1.548 ; on                                               ; FIFO:FIFO_ADC0|dffr1                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.325      ; 1.043      ;
; 0.391  ; FIFO:FIFO_ADC0|rd_reg[1]                         ; FIFO:FIFO_ADC0|rd_reg[1]                                                                                 ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; FIFO:FIFO_ADC0|rd_reg[4]                         ; FIFO:FIFO_ADC0|rd_reg[4]                                                                                 ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; FIFO:FIFO_ADC0|empty_reg                         ; FIFO:FIFO_ADC0|empty_reg                                                                                 ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.657      ;
; 0.547  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; FIFO:FIFO_ADC0|regarray~6                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.027     ; 0.786      ;
; 0.548  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[39]                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.026     ; 0.788      ;
; 0.549  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[36]                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.026     ; 0.789      ;
; 0.550  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[38]                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.027     ; 0.789      ;
; 0.554  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0|regarray~5                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.026     ; 0.794      ;
; 0.556  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[33]                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.026     ; 0.796      ;
; 0.557  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[26]                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.027     ; 0.796      ;
; 0.558  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[35]                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.027     ; 0.797      ;
; 0.559  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; FIFO:FIFO_ADC0|regarray~4                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.026     ; 0.799      ;
; 0.561  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; FIFO:FIFO_ADC0|regarray~3                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.026     ; 0.801      ;
; 0.680  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_datain_reg0  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.027      ; 0.941      ;
; 0.690  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a8~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.027      ; 0.951      ;
; 0.692  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[37]                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.026     ; 0.932      ;
; 0.699  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a2~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.027      ; 0.960      ;
; 0.700  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[32]                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.027     ; 0.939      ;
; 0.701  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; FIFO:FIFO_ADC0|regarray~10                                                                               ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.026     ; 0.941      ;
; 0.703  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; FIFO:FIFO_ADC0|regarray~7                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.026     ; 0.943      ;
; 0.705  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; FIFO:FIFO_ADC0|regarray~9                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.028     ; 0.943      ;
; 0.707  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; FIFO:FIFO_ADC0|regarray~11                                                                               ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.029     ; 0.944      ;
; 0.732  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; FIFO:FIFO_ADC0|regarray~12                                                                               ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.023     ; 0.975      ;
; 0.733  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; FIFO:FIFO_ADC0|regarray~14                                                                               ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.024     ; 0.975      ;
; 0.737  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[30]                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.024     ; 0.979      ;
; 0.740  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[27]                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.028     ; 0.978      ;
; 0.740  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[29]                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.024     ; 0.982      ;
; 0.740  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[31]                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.028     ; 0.978      ;
; 0.742  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; FIFO:FIFO_ADC0|regarray~8                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.029     ; 0.979      ;
; 0.804  ; FIFO:FIFO_ADC0|wr_reg[0]                         ; FIFO:FIFO_ADC0|wr_reg[0]                                                                                 ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 1.070      ;
; 0.805  ; FIFO:FIFO_ADC0|wr_reg[1]                         ; FIFO:FIFO_ADC0|wr_reg[1]                                                                                 ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 1.071      ;
; 0.838  ; FIFO:FIFO_ADC0|wr_reg[2]                         ; FIFO:FIFO_ADC0|wr_reg[2]                                                                                 ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 1.104      ;
; 0.847  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[34]                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.028     ; 1.085      ;
; 0.852  ; FIFO:FIFO_ADC0|dffr2                             ; FIFO:FIFO_ADC0|rd_reg[1]                                                                                 ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 1.118      ;
; 0.853  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[33]         ; FIFO:FIFO_ADC0|out[9]                                                                                    ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.010     ; 1.109      ;
; 0.871  ; FIFO:FIFO_ADC0|dffr1                             ; FIFO:FIFO_ADC0|dffr2                                                                                     ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 1.137      ;
; 0.882  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[28]                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.028     ; 1.120      ;
; 0.884  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[25]                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.026     ; 1.124      ;
; 0.965  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a3~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.039      ; 1.238      ;
; 0.988  ; FIFO:FIFO_ADC0|regarray~13                       ; FIFO:FIFO_ADC0|out[13]                                                                                   ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.007     ; 1.247      ;
; 0.993  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; FIFO:FIFO_ADC0|regarray~1                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.025     ; 1.234      ;
; 1.003  ; FIFO:FIFO_ADC0|wr_reg[5]                         ; FIFO:FIFO_ADC0|wr_reg[5]                                                                                 ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 1.269      ;
; 1.009  ; FIFO:FIFO_ADC0|dffr2                             ; FIFO:FIFO_ADC0|rd_reg[4]                                                                                 ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.001      ; 1.276      ;
; 1.018  ; FIFO:FIFO_ADC0|wr_reg[7]                         ; FIFO:FIFO_ADC0|wr_reg[7]                                                                                 ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 1.284      ;
; 1.018  ; FIFO:FIFO_ADC0|wr_reg[4]                         ; FIFO:FIFO_ADC0|wr_reg[4]                                                                                 ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 1.284      ;
; 1.022  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a6~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.001      ; 1.257      ;
; 1.024  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; FIFO:FIFO_ADC0|regarray~13                                                                               ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.033     ; 1.257      ;
; 1.030  ; FIFO:FIFO_ADC0|wr_reg[10]                        ; FIFO:FIFO_ADC0|wr_reg[10]                                                                                ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 1.296      ;
; 1.037  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a7~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.015     ; 1.256      ;
; 1.040  ; FIFO:FIFO_ADC0|wr_reg[8]                         ; FIFO:FIFO_ADC0|wr_reg[8]                                                                                 ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 1.306      ;
; 1.041  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a9~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.010     ; 1.265      ;
; 1.053  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[29]         ; FIFO:FIFO_ADC0|out[5]                                                                                    ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.003      ; 1.322      ;
; 1.068  ; FIFO:FIFO_ADC0|wr_reg[11]                        ; FIFO:FIFO_ADC0|wr_reg[11]                                                                                ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 1.334      ;
; 1.068  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[27]         ; FIFO:FIFO_ADC0|out[3]                                                                                    ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.008      ; 1.342      ;
; 1.106  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[30]         ; FIFO:FIFO_ADC0|out[6]                                                                                    ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.007     ; 1.365      ;
; 1.116  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[28]         ; FIFO:FIFO_ADC0|out[4]                                                                                    ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.008      ; 1.390      ;
; 1.147  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a4~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.034      ; 1.415      ;
; 1.157  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; FIFO:FIFO_ADC0|regarray~15                                                                               ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.033     ; 1.390      ;
; 1.160  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a13~porta_datain_reg0  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.021      ; 1.415      ;
; 1.165  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[35]         ; FIFO:FIFO_ADC0|out[11]                                                                                   ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.018     ; 1.413      ;
; 1.169  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a11~porta_datain_reg0  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.023      ; 1.426      ;
; 1.170  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[37]         ; FIFO:FIFO_ADC0|out[13]                                                                                   ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.014     ; 1.422      ;
; 1.175  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.019      ; 1.428      ;
; 1.178  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[32]         ; FIFO:FIFO_ADC0|out[8]                                                                                    ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.018     ; 1.426      ;
; 1.181  ; FIFO:FIFO_ADC0|wr_reg[3]                         ; FIFO:FIFO_ADC0|wr_reg[4]                                                                                 ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 1.447      ;
; 1.186  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; FIFO:FIFO_ADC0|regarray~2                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.038     ; 1.414      ;
; 1.187  ; FIFO:FIFO_ADC0|wr_reg[0]                         ; FIFO:FIFO_ADC0|wr_reg[1]                                                                                 ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 1.453      ;
; 1.188  ; FIFO:FIFO_ADC0|wr_reg[1]                         ; FIFO:FIFO_ADC0|wr_reg[2]                                                                                 ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 1.454      ;
; 1.190  ; FIFO:FIFO_ADC0|wr_reg[9]                         ; FIFO:FIFO_ADC0|wr_reg[10]                                                                                ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 1.456      ;
; 1.196  ; FIFO:FIFO_ADC0|wr_reg[4]                         ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[9]                                                                  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.002     ; 1.460      ;
; 1.223  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a5~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.023      ; 1.480      ;
; 1.224  ; FIFO:FIFO_ADC0|regarray~5                        ; FIFO:FIFO_ADC0|out[5]                                                                                    ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.005      ; 1.495      ;
; 1.229  ; FIFO:FIFO_ADC0|regarray~15                       ; FIFO:FIFO_ADC0|out[15]                                                                                   ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.007     ; 1.488      ;
; 1.230  ; FIFO:FIFO_ADC0|rd_reg[1]                         ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~portb_address_reg1  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.078      ; 1.542      ;
; 1.248  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a14~porta_datain_reg0  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.010      ; 1.492      ;
; 1.252  ; FIFO:FIFO_ADC0|wr_reg[3]                         ; FIFO:FIFO_ADC0|wr_reg[5]                                                                                 ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 1.518      ;
; 1.254  ; FIFO:FIFO_ADC0|wr_reg[2]                         ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[5]                                                                  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.002     ; 1.518      ;
; 1.258  ; FIFO:FIFO_ADC0|wr_reg[2]                         ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a2~porta_address_reg2  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.031      ; 1.523      ;
; 1.258  ; FIFO:FIFO_ADC0|wr_reg[0]                         ; FIFO:FIFO_ADC0|wr_reg[2]                                                                                 ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 1.524      ;
; 1.258  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a12~porta_datain_reg0  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 1.492      ;
; 1.268  ; FIFO:FIFO_ADC0|regarray~4                        ; FIFO:FIFO_ADC0|out[4]                                                                                    ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.006      ; 1.540      ;
; 1.273  ; FIFO:FIFO_ADC0|regarray~9                        ; FIFO:FIFO_ADC0|out[9]                                                                                    ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.008     ; 1.531      ;
; 1.274  ; FIFO:FIFO_ADC0|dffr1                             ; FIFO:FIFO_ADC0|rd_reg[1]                                                                                 ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 1.540      ;
; 1.277  ; FIFO:FIFO_ADC0|regarray~3                        ; FIFO:FIFO_ADC0|out[3]                                                                                    ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.006      ; 1.549      ;
; 1.279  ; FIFO:FIFO_ADC0|wr_reg[3]                         ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a2~porta_address_reg3  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.031      ; 1.544      ;
; 1.281  ; FIFO:FIFO_ADC0|wr_reg[6]                         ; FIFO:FIFO_ADC0|wr_reg[7]                                                                                 ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 1.547      ;
; 1.282  ; FIFO:FIFO_ADC0|wr_reg[0]                         ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a2~porta_address_reg0  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.031      ; 1.547      ;
; 1.287  ; FIFO:FIFO_ADC0|regarray~11                       ; FIFO:FIFO_ADC0|out[11]                                                                                   ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.016     ; 1.537      ;
; 1.291  ; FIFO:FIFO_ADC0|wr_reg[1]                         ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a2~porta_address_reg1  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.031      ; 1.556      ;
; 1.295  ; FIFO:FIFO_ADC0|wr_reg[2]                         ; FIFO:FIFO_ADC0|wr_reg[4]                                                                                 ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 1.561      ;
; 1.297  ; FIFO:FIFO_ADC0|wr_reg[5]                         ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a2~porta_address_reg5  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.031      ; 1.562      ;
; 1.313  ; FIFO:FIFO_ADC0|regarray~7                        ; FIFO:FIFO_ADC0|out[7]                                                                                    ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.026     ; 1.553      ;
; 1.316  ; FIFO:FIFO_ADC0|regarray~10                       ; FIFO:FIFO_ADC0|out[10]                                                                                   ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.026     ; 1.556      ;
; 1.319  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[38]         ; FIFO:FIFO_ADC0|out[14]                                                                                   ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.010     ; 1.575      ;
; 1.321  ; FIFO:FIFO_ADC0|wr_reg[10]                        ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a2~porta_address_reg10 ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.031      ; 1.586      ;
; 1.324  ; FIFO:FIFO_ADC0|wr_reg[4]                         ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a2~porta_address_reg4  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.031      ; 1.589      ;
; 1.330  ; FIFO:FIFO_ADC0|wr_reg[1]                         ; FIFO:FIFO_ADC0|wr_reg[4]                                                                                 ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 1.596      ;
; 1.335  ; FIFO:FIFO_ADC0|wr_reg[3]                         ; FIFO:FIFO_ADC0|wr_reg[3]                                                                                 ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 1.601      ;
+--------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------+----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'                                                                                                                                                                          ;
+--------+--------------------------------------------+--------------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                          ; Launch Clock                            ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; -1.275 ; on                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in[8]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.254      ; 1.245      ;
; -1.222 ; rd                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in[9]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.254      ; 1.298      ;
; -1.222 ; rd                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in[10]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.254      ; 1.298      ;
; -1.221 ; rd                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in[4]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.254      ; 1.299      ;
; -1.221 ; rd                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in[11]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.254      ; 1.299      ;
; -1.217 ; rd                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in[14]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.254      ; 1.303      ;
; -1.216 ; rd                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in[5]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.254      ; 1.304      ;
; -1.214 ; rd                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in[12]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.254      ; 1.306      ;
; -1.214 ; rd                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in[13]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.254      ; 1.306      ;
; -1.098 ; rd                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.253      ; 1.421      ;
; -1.094 ; rd                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.253      ; 1.425      ;
; -1.093 ; rd                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in[6]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.253      ; 1.426      ;
; -1.092 ; rd                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.253      ; 1.427      ;
; -1.092 ; rd                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in[1]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.253      ; 1.427      ;
; -1.072 ; on                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in[9]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.254      ; 1.448      ;
; -1.072 ; on                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in[10]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.254      ; 1.448      ;
; -1.070 ; on                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in[11]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.254      ; 1.450      ;
; -1.063 ; on                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in[5]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.254      ; 1.457      ;
; -1.063 ; on                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in[12]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.254      ; 1.457      ;
; -1.062 ; on                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in[13]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.254      ; 1.458      ;
; -0.951 ; rd                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in[2]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.253      ; 1.568      ;
; -0.941 ; rd                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in[8]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.254      ; 1.579      ;
; -0.931 ; on                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in[4]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.254      ; 1.589      ;
; -0.924 ; on                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in[14]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.254      ; 1.596      ;
; -0.854 ; on                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.246      ; 1.658      ;
; -0.783 ; rd                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.246      ; 1.729      ;
; -0.757 ; rd                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in[3]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.253      ; 1.762      ;
; -0.756 ; rd                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.253      ; 1.763      ;
; -0.751 ; rd                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.253      ; 1.768      ;
; -0.711 ; on                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[15]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.246      ; 1.801      ;
; -0.552 ; rd                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in[7]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.253      ; 1.967      ;
; -0.335 ; on                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in[0]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.253      ; 2.184      ;
; -0.272 ; rd                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in[0]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.253      ; 2.247      ;
; -0.154 ; rd                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.254      ; 2.366      ;
; -0.154 ; rd                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.254      ; 2.366      ;
; -0.154 ; rd                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.254      ; 2.366      ;
; -0.154 ; rd                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.254      ; 2.366      ;
; -0.154 ; rd                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.254      ; 2.366      ;
; -0.154 ; rd                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.254      ; 2.366      ;
; -0.154 ; rd                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.254      ; 2.366      ;
; -0.103 ; on                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.254      ; 2.417      ;
; -0.103 ; on                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.254      ; 2.417      ;
; -0.103 ; on                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.254      ; 2.417      ;
; -0.103 ; on                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.254      ; 2.417      ;
; -0.103 ; on                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.254      ; 2.417      ;
; -0.103 ; on                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.254      ; 2.417      ;
; -0.103 ; on                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.254      ; 2.417      ;
; -0.024 ; on                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in[7]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.253      ; 2.495      ;
; 0.084  ; on                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.253      ; 2.603      ;
; 0.084  ; on                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.253      ; 2.603      ;
; 0.084  ; on                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.253      ; 2.603      ;
; 0.084  ; on                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.253      ; 2.603      ;
; 0.084  ; on                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in[1]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.253      ; 2.603      ;
; 0.084  ; on                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in[2]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.253      ; 2.603      ;
; 0.084  ; on                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in[3]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.253      ; 2.603      ;
; 0.084  ; on                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in[6]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.253      ; 2.603      ;
; 0.257  ; on                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.253      ; 2.776      ;
; 0.275  ; rd                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.256      ; 2.797      ;
; 0.275  ; rd                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.256      ; 2.797      ;
; 0.275  ; rd                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.256      ; 2.797      ;
; 0.275  ; rd                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.256      ; 2.797      ;
; 0.275  ; rd                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.256      ; 2.797      ;
; 0.275  ; rd                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.256      ; 2.797      ;
; 0.297  ; on                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.258      ; 2.821      ;
; 0.326  ; on                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.256      ; 2.848      ;
; 0.326  ; on                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.256      ; 2.848      ;
; 0.326  ; on                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.256      ; 2.848      ;
; 0.326  ; on                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.256      ; 2.848      ;
; 0.326  ; on                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.256      ; 2.848      ;
; 0.326  ; on                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.256      ; 2.848      ;
; 0.391  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4] ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.395  ; rd                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.258      ; 2.919      ;
; 0.433  ; rd                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[12]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.239      ; 2.938      ;
; 0.433  ; rd                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[13]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.239      ; 2.938      ;
; 0.433  ; rd                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[14]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.239      ; 2.938      ;
; 0.434  ; rd                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[11]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.239      ; 2.939      ;
; 0.473  ; on                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[12]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.239      ; 2.978      ;
; 0.473  ; on                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[13]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.239      ; 2.978      ;
; 0.473  ; on                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[14]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.239      ; 2.978      ;
; 0.474  ; on                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[11]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.239      ; 2.979      ;
; 0.486  ; rd                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.259      ; 3.011      ;
; 0.496  ; rd                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.259      ; 3.021      ;
; 0.530  ; SPI_MASTER_DEVICE:mbed_instant|data_in[12] ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[12] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.796      ;
; 0.532  ; SPI_MASTER_DEVICE:mbed_instant|data_in[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.798      ;
; 0.535  ; SPI_MASTER_DEVICE:mbed_instant|data_in[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.801      ;
; 0.537  ; on                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.259      ; 3.062      ;
; 0.547  ; on                                         ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.259      ; 3.072      ;
; 0.593  ; FIFO:FIFO_ADC0|out[2]                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]       ; FIFO:FIFO_ADC0|clock                    ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.069     ; 0.790      ;
; 0.593  ; FIFO:FIFO_ADC0|out[5]                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]       ; FIFO:FIFO_ADC0|clock                    ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.070     ; 0.789      ;
; 0.593  ; FIFO:FIFO_ADC0|out[14]                     ; SPI_MASTER_DEVICE:mbed_instant|data_out[13]      ; FIFO:FIFO_ADC0|clock                    ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.069     ; 0.790      ;
; 0.594  ; FIFO:FIFO_ADC0|out[1]                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]       ; FIFO:FIFO_ADC0|clock                    ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.070     ; 0.790      ;
; 0.596  ; rd                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.244      ; 3.106      ;
; 0.597  ; FIFO:FIFO_ADC0|out[12]                     ; SPI_MASTER_DEVICE:mbed_instant|data_out[11]      ; FIFO:FIFO_ADC0|clock                    ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.069     ; 0.794      ;
; 0.598  ; FIFO:FIFO_ADC0|out[15]                     ; SPI_MASTER_DEVICE:mbed_instant|data_out[14]      ; FIFO:FIFO_ADC0|clock                    ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.069     ; 0.795      ;
; 0.599  ; rd                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.244      ; 3.109      ;
; 0.599  ; rd                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.244      ; 3.109      ;
; 0.619  ; FIFO:FIFO_ADC0|out[8]                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]       ; FIFO:FIFO_ADC0|clock                    ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.070     ; 0.815      ;
; 0.636  ; on                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.244      ; 3.146      ;
; 0.639  ; on                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.244      ; 3.149      ;
; 0.639  ; on                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.244      ; 3.149      ;
+--------+--------------------------------------------+--------------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                            ;
+--------+----------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.067 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.208      ; 0.657      ;
; -0.067 ; counter                                ; counter                                ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.208      ; 0.657      ;
; -0.038 ; FIFO:FIFO_ADC0|clock                   ; FIFO:FIFO_ADC0|clock                   ; FIFO:FIFO_ADC0|clock                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.179      ; 0.657      ;
; -0.008 ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.149      ; 0.657      ;
; 0.391  ; usonic[0]                              ; usonic[0]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.433  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.208      ; 0.657      ;
; 0.433  ; counter                                ; counter                                ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.208      ; 0.657      ;
; 0.462  ; FIFO:FIFO_ADC0|clock                   ; FIFO:FIFO_ADC0|clock                   ; FIFO:FIFO_ADC0|clock                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.179      ; 0.657      ;
; 0.492  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.149      ; 0.657      ;
; 0.527  ; usonic[9]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.788  ; usonic[2]                              ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.054      ;
; 0.792  ; usonic[0]                              ; usonic[1]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.058      ;
; 0.794  ; usonic[4]                              ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.060      ;
; 0.795  ; usonic[6]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.061      ;
; 0.795  ; usonic[8]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.061      ;
; 0.820  ; usonic[1]                              ; usonic[1]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.086      ;
; 0.831  ; usonic[3]                              ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; usonic[5]                              ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; usonic[7]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 1.175  ; usonic[0]                              ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.441      ;
; 1.177  ; usonic[4]                              ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.443      ;
; 1.178  ; usonic[8]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.444      ;
; 1.178  ; usonic[6]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.444      ;
; 1.207  ; usonic[1]                              ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.473      ;
; 1.217  ; usonic[3]                              ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.217  ; usonic[5]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.217  ; usonic[7]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.248  ; usonic[4]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.514      ;
; 1.249  ; usonic[6]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.515      ;
; 1.263  ; usonic[2]                              ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.529      ;
; 1.288  ; usonic[3]                              ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.554      ;
; 1.288  ; usonic[7]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.554      ;
; 1.288  ; usonic[5]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.554      ;
; 1.319  ; usonic[4]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.585      ;
; 1.320  ; usonic[6]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.586      ;
; 1.334  ; usonic[2]                              ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.600      ;
; 1.334  ; usonic[0]                              ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.600      ;
; 1.359  ; usonic[3]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.625      ;
; 1.359  ; usonic[5]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.625      ;
; 1.366  ; usonic[1]                              ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.632      ;
; 1.390  ; usonic[4]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.656      ;
; 1.405  ; usonic[2]                              ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.671      ;
; 1.405  ; usonic[0]                              ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.671      ;
; 1.430  ; usonic[3]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.696      ;
; 1.430  ; usonic[5]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.696      ;
; 1.437  ; usonic[1]                              ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.703      ;
; 1.461  ; usonic[4]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.727      ;
; 1.476  ; usonic[2]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.742      ;
; 1.476  ; usonic[0]                              ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.742      ;
; 1.501  ; usonic[3]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.767      ;
; 1.508  ; usonic[1]                              ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.774      ;
; 1.547  ; usonic[2]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.813      ;
; 1.547  ; usonic[0]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.813      ;
; 1.572  ; usonic[3]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.838      ;
; 1.579  ; usonic[1]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.845      ;
; 1.618  ; usonic[2]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.884      ;
; 1.618  ; usonic[0]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.884      ;
; 1.650  ; usonic[1]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.916      ;
; 1.689  ; usonic[2]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.955      ;
; 1.689  ; usonic[0]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.955      ;
; 1.721  ; usonic[1]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.987      ;
; 1.760  ; usonic[0]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.026      ;
; 1.792  ; usonic[1]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.058      ;
+--------+----------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'                                                                                                                                                                         ;
+-------+---------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                          ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.391 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.517 ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.783      ;
; 0.524 ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14] ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.790      ;
; 0.525 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11] ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.791      ;
; 0.527 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.793      ;
; 0.529 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.795      ;
; 0.533 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.799      ;
; 0.534 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.800      ;
; 0.556 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.822      ;
; 0.559 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.825      ;
; 0.559 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.825      ;
; 0.661 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.927      ;
; 0.668 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.026      ; 0.960      ;
; 0.692 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.026      ; 0.984      ;
; 0.698 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.026      ; 0.990      ;
; 0.706 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.972      ;
; 0.737 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.007      ; 1.010      ;
; 0.739 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.007      ; 1.012      ;
; 0.788 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.026      ; 1.080      ;
; 0.792 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.026      ; 1.084      ;
; 0.793 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.026      ; 1.085      ;
; 0.793 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.026      ; 1.085      ;
; 0.795 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.061      ;
; 0.798 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.064      ;
; 0.803 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.069      ;
; 0.809 ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.075      ;
; 0.822 ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12] ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.088      ;
; 0.828 ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10] ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.094      ;
; 0.828 ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.094      ;
; 0.832 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.026      ; 1.124      ;
; 0.841 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.026      ; 1.133      ;
; 0.913 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.010      ; 1.189      ;
; 0.922 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.010      ; 1.198      ;
; 0.944 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.010      ; 1.220      ;
; 0.945 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.003      ; 1.214      ;
; 0.951 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.010      ; 1.227      ;
; 0.965 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.007      ; 1.238      ;
; 0.979 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.003     ; 1.242      ;
; 0.979 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.013      ; 1.258      ;
; 0.984 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.013      ; 1.263      ;
; 1.062 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.328      ;
; 1.065 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.003      ; 1.334      ;
; 1.090 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.010      ; 1.366      ;
; 1.094 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.010      ; 1.370      ;
; 1.102 ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13] ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.368      ;
; 1.103 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.032      ; 1.401      ;
; 1.105 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.032      ; 1.403      ;
; 1.127 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.393      ;
; 1.149 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.032      ; 1.447      ;
; 1.162 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.018      ; 1.446      ;
; 1.183 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.449      ;
; 1.190 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.045      ; 1.501      ;
; 1.192 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.458      ;
; 1.206 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.013      ; 1.485      ;
; 1.208 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.013      ; 1.487      ;
; 1.219 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.003      ; 1.488      ;
; 1.222 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.007      ; 1.495      ;
; 1.225 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.006     ; 1.485      ;
; 1.237 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.032      ; 1.535      ;
; 1.241 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.032      ; 1.539      ;
; 1.325 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.591      ;
; 1.327 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.593      ;
; 1.335 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.007      ; 1.608      ;
; 1.341 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.007      ; 1.614      ;
; 1.343 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.007      ; 1.616      ;
; 1.345 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.007      ; 1.618      ;
; 1.347 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.007      ; 1.620      ;
; 1.348 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.007      ; 1.621      ;
; 1.351 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.007      ; 1.624      ;
; 1.352 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.007      ; 1.625      ;
; 1.353 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.007      ; 1.626      ;
; 1.354 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.007      ; 1.627      ;
; 1.355 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.007      ; 1.628      ;
; 1.356 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.007      ; 1.629      ;
; 1.388 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.022      ; 1.676      ;
; 1.423 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.035      ; 1.724      ;
; 1.435 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.022      ; 1.723      ;
; 1.562 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.828      ;
; 1.563 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.829      ;
; 1.564 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.830      ;
; 1.566 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.832      ;
; 1.566 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.832      ;
; 1.566 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.832      ;
; 1.566 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.832      ;
; 1.566 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.832      ;
; 1.566 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.832      ;
; 1.566 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.832      ;
; 1.566 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.832      ;
; 1.566 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.832      ;
; 1.566 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.832      ;
; 1.566 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.832      ;
; 1.566 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.832      ;
; 1.566 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.832      ;
; 1.566 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.832      ;
; 1.571 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.837      ;
; 1.575 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.841      ;
; 1.607 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.873      ;
+-------+---------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'counter'                                                                                    ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; auto_sample[0] ; auto_sample[0] ; counter      ; counter     ; 0.000        ; 0.000      ; 0.657      ;
; 0.530 ; auto_sample[4] ; auto_sample[4] ; counter      ; counter     ; 0.000        ; 0.000      ; 0.796      ;
; 0.788 ; auto_sample[2] ; auto_sample[2] ; counter      ; counter     ; 0.000        ; 0.000      ; 1.054      ;
; 0.790 ; auto_sample[0] ; auto_sample[1] ; counter      ; counter     ; 0.000        ; 0.000      ; 1.056      ;
; 0.830 ; auto_sample[1] ; auto_sample[1] ; counter      ; counter     ; 0.000        ; 0.000      ; 1.096      ;
; 0.838 ; auto_sample[3] ; auto_sample[3] ; counter      ; counter     ; 0.000        ; 0.000      ; 1.104      ;
; 0.847 ; auto_sample[4] ; sample         ; counter      ; counter     ; 0.000        ; -0.003     ; 1.110      ;
; 0.983 ; auto_sample[3] ; sample         ; counter      ; counter     ; 0.000        ; -0.003     ; 1.246      ;
; 1.171 ; auto_sample[2] ; auto_sample[3] ; counter      ; counter     ; 0.000        ; 0.000      ; 1.437      ;
; 1.173 ; auto_sample[0] ; auto_sample[2] ; counter      ; counter     ; 0.000        ; 0.000      ; 1.439      ;
; 1.217 ; auto_sample[1] ; auto_sample[2] ; counter      ; counter     ; 0.000        ; 0.000      ; 1.483      ;
; 1.224 ; auto_sample[3] ; auto_sample[4] ; counter      ; counter     ; 0.000        ; 0.000      ; 1.490      ;
; 1.242 ; auto_sample[2] ; auto_sample[4] ; counter      ; counter     ; 0.000        ; 0.000      ; 1.508      ;
; 1.244 ; auto_sample[0] ; auto_sample[3] ; counter      ; counter     ; 0.000        ; 0.000      ; 1.510      ;
; 1.288 ; auto_sample[1] ; auto_sample[3] ; counter      ; counter     ; 0.000        ; 0.000      ; 1.554      ;
; 1.315 ; auto_sample[0] ; auto_sample[4] ; counter      ; counter     ; 0.000        ; 0.000      ; 1.581      ;
; 1.359 ; auto_sample[1] ; auto_sample[4] ; counter      ; counter     ; 0.000        ; 0.000      ; 1.625      ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'FIFO:FIFO_ADC0|clock'                                                                                                             ;
+-------+-----------+---------------------------+-----------------------------------------+----------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                   ; Launch Clock                            ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------+-----------------------------------------+----------------------+--------------+------------+------------+
; 1.390 ; rst       ; FIFO:FIFO_ADC0|rd_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.321      ; 1.967      ;
; 1.390 ; rst       ; FIFO:FIFO_ADC0|rd_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.321      ; 1.967      ;
; 1.390 ; rst       ; FIFO:FIFO_ADC0|rd_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.321      ; 1.967      ;
; 1.390 ; rst       ; FIFO:FIFO_ADC0|rd_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.321      ; 1.967      ;
; 1.390 ; rst       ; FIFO:FIFO_ADC0|rd_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.321      ; 1.967      ;
; 1.390 ; rst       ; FIFO:FIFO_ADC0|rd_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.321      ; 1.967      ;
; 1.390 ; rst       ; FIFO:FIFO_ADC0|rd_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.321      ; 1.967      ;
; 1.390 ; rst       ; FIFO:FIFO_ADC0|rd_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.321      ; 1.967      ;
; 1.390 ; rst       ; FIFO:FIFO_ADC0|rd_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.321      ; 1.967      ;
; 1.406 ; rst       ; FIFO:FIFO_ADC0|rd_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.320      ; 1.950      ;
; 1.406 ; rst       ; FIFO:FIFO_ADC0|rd_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.320      ; 1.950      ;
; 1.406 ; rst       ; FIFO:FIFO_ADC0|rd_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.320      ; 1.950      ;
; 1.603 ; rst       ; FIFO:FIFO_ADC0|full_reg   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.292      ; 1.725      ;
; 1.618 ; rst       ; FIFO:FIFO_ADC0|empty_reg  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.324      ; 1.742      ;
; 1.618 ; rst       ; FIFO:FIFO_ADC0|regarray~0 ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.324      ; 1.742      ;
; 1.640 ; rst       ; FIFO:FIFO_ADC0|wr_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.325      ; 1.721      ;
; 1.640 ; rst       ; FIFO:FIFO_ADC0|wr_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.325      ; 1.721      ;
; 1.640 ; rst       ; FIFO:FIFO_ADC0|wr_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.325      ; 1.721      ;
; 1.640 ; rst       ; FIFO:FIFO_ADC0|wr_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.325      ; 1.721      ;
; 1.640 ; rst       ; FIFO:FIFO_ADC0|wr_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.325      ; 1.721      ;
; 1.640 ; rst       ; FIFO:FIFO_ADC0|wr_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.325      ; 1.721      ;
; 1.640 ; rst       ; FIFO:FIFO_ADC0|wr_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.325      ; 1.721      ;
; 1.640 ; rst       ; FIFO:FIFO_ADC0|wr_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.325      ; 1.721      ;
; 1.640 ; rst       ; FIFO:FIFO_ADC0|wr_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.325      ; 1.721      ;
; 1.640 ; rst       ; FIFO:FIFO_ADC0|wr_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.325      ; 1.721      ;
; 1.640 ; rst       ; FIFO:FIFO_ADC0|wr_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.325      ; 1.721      ;
; 1.640 ; rst       ; FIFO:FIFO_ADC0|wr_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.325      ; 1.721      ;
+-------+-----------+---------------------------+-----------------------------------------+----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'FIFO:FIFO_ADC0|clock'                                                                                                               ;
+--------+-----------+---------------------------+-----------------------------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                   ; Launch Clock                            ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------+-----------------------------------------+----------------------+--------------+------------+------------+
; -0.870 ; rst       ; FIFO:FIFO_ADC0|wr_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.325      ; 1.721      ;
; -0.870 ; rst       ; FIFO:FIFO_ADC0|wr_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.325      ; 1.721      ;
; -0.870 ; rst       ; FIFO:FIFO_ADC0|wr_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.325      ; 1.721      ;
; -0.870 ; rst       ; FIFO:FIFO_ADC0|wr_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.325      ; 1.721      ;
; -0.870 ; rst       ; FIFO:FIFO_ADC0|wr_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.325      ; 1.721      ;
; -0.870 ; rst       ; FIFO:FIFO_ADC0|wr_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.325      ; 1.721      ;
; -0.870 ; rst       ; FIFO:FIFO_ADC0|wr_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.325      ; 1.721      ;
; -0.870 ; rst       ; FIFO:FIFO_ADC0|wr_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.325      ; 1.721      ;
; -0.870 ; rst       ; FIFO:FIFO_ADC0|wr_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.325      ; 1.721      ;
; -0.870 ; rst       ; FIFO:FIFO_ADC0|wr_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.325      ; 1.721      ;
; -0.870 ; rst       ; FIFO:FIFO_ADC0|wr_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.325      ; 1.721      ;
; -0.870 ; rst       ; FIFO:FIFO_ADC0|wr_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.325      ; 1.721      ;
; -0.848 ; rst       ; FIFO:FIFO_ADC0|empty_reg  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.324      ; 1.742      ;
; -0.848 ; rst       ; FIFO:FIFO_ADC0|regarray~0 ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.324      ; 1.742      ;
; -0.833 ; rst       ; FIFO:FIFO_ADC0|full_reg   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.292      ; 1.725      ;
; -0.636 ; rst       ; FIFO:FIFO_ADC0|rd_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.320      ; 1.950      ;
; -0.636 ; rst       ; FIFO:FIFO_ADC0|rd_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.320      ; 1.950      ;
; -0.636 ; rst       ; FIFO:FIFO_ADC0|rd_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.320      ; 1.950      ;
; -0.620 ; rst       ; FIFO:FIFO_ADC0|rd_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.321      ; 1.967      ;
; -0.620 ; rst       ; FIFO:FIFO_ADC0|rd_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.321      ; 1.967      ;
; -0.620 ; rst       ; FIFO:FIFO_ADC0|rd_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.321      ; 1.967      ;
; -0.620 ; rst       ; FIFO:FIFO_ADC0|rd_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.321      ; 1.967      ;
; -0.620 ; rst       ; FIFO:FIFO_ADC0|rd_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.321      ; 1.967      ;
; -0.620 ; rst       ; FIFO:FIFO_ADC0|rd_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.321      ; 1.967      ;
; -0.620 ; rst       ; FIFO:FIFO_ADC0|rd_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.321      ; 1.967      ;
; -0.620 ; rst       ; FIFO:FIFO_ADC0|rd_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.321      ; 1.967      ;
; -0.620 ; rst       ; FIFO:FIFO_ADC0|rd_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.321      ; 1.967      ;
+--------+-----------+---------------------------+-----------------------------------------+----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'FIFO:FIFO_ADC0|clock'                                                                                                                                                    ;
+--------+--------------+----------------+------------------+----------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                ; Clock Edge ; Target                                                                                                    ;
+--------+--------------+----------------+------------------+----------------------+------------+-----------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~portb_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~portb_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~portb_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~portb_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~portb_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~portb_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~portb_address_reg5  ;
+--------+--------------+----------------+------------------+----------------------+------------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'                                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]       ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'                                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK|regout                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK|regout                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|data_in[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|data_in[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|data_in[10]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|data_in[10]|clk                     ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'counter'                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[0]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[0]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[2]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[3]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[3]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[4]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[4]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; sample                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; sample                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; counter|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; counter|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; counter~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; counter~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; counter~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; counter~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; sample|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; sample|clk               ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'iCLK_50'                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50 ; Rise       ; iCLK_50                                   ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO:FIFO_ADC0|clock                                ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO:FIFO_ADC0|clock                                ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK              ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK              ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK              ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK              ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter                                             ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter                                             ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; on                                                  ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; on                                                  ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rd                                                  ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rd                                                  ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rst                                                 ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rst                                                 ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[0]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[0]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[1]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[1]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[2]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[2]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[3]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[3]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[4]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[4]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[5]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[5]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[6]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[6]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[7]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[7]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[8]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[8]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]                                           ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ADC0_instant|SPI_CLK|clk                            ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ADC0_instant|SPI_CLK|clk                            ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|inclk[0] ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|inclk[0] ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|outclk   ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|outclk   ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADC0|clock|clk                                 ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADC0|clock|clk                                 ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter|clk                                         ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter|clk                                         ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; mbed_instant|SPI_CLK|clk                            ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; mbed_instant|SPI_CLK|clk                            ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; on|clk                                              ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; on|clk                                              ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rd|clk                                              ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rd|clk                                              ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rst|clk                                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rst|clk                                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[0]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[0]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[1]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[1]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[2]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[2]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[3]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[3]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[4]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[4]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[5]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[5]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[6]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[6]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[7]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[7]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[8]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[8]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]|clk                                       ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                  ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port  ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_1[*]  ; iCLK_50                                ; 11.155 ; 11.155 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[2] ; iCLK_50                                ; 11.155 ; 11.155 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iKEY[*]    ; iCLK_50                                ; 8.137  ; 8.137  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[1]   ; iCLK_50                                ; 8.137  ; 8.137  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                                ; 7.867  ; 7.867  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                                ; 7.867  ; 7.867  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.300  ; 5.300  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.300  ; 5.300  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; iSW[*]     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.549  ; 5.549  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[0]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.691  ; 4.691  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[1]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.549  ; 5.549  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_1[*]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 6.572  ; 6.572  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 6.572  ; 6.572  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                     ;
+------------+----------------------------------------+---------+---------+------------+-----------------------------------------+
; Data Port  ; Clock Port                             ; Rise    ; Fall    ; Clock Edge ; Clock Reference                         ;
+------------+----------------------------------------+---------+---------+------------+-----------------------------------------+
; GPIO_1[*]  ; iCLK_50                                ; -10.925 ; -10.925 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[2] ; iCLK_50                                ; -10.925 ; -10.925 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iKEY[*]    ; iCLK_50                                ; -7.907  ; -7.907  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[1]   ; iCLK_50                                ; -7.907  ; -7.907  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                                ; -7.637  ; -7.637  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                                ; -7.637  ; -7.637  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -5.070  ; -5.070  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -5.070  ; -5.070  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; iSW[*]     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -4.461  ; -4.461  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[0]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -4.461  ; -4.461  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[1]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -5.319  ; -5.319  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_1[*]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; -6.342  ; -6.342  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; -6.342  ; -6.342  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
+------------+----------------------------------------+---------+---------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                         ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_1[*]   ; iCLK_50                                ; 7.690  ; 7.690  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[5]  ; iCLK_50                                ; 7.690  ; 7.690  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                ; 3.544  ; 3.544  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]   ; FIFO:FIFO_ADC0|clock                   ; 8.939  ; 8.939  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  GPIO_0[5]  ; FIFO:FIFO_ADC0|clock                   ; 8.939  ; 8.939  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oHEX0_D[*]  ; FIFO:FIFO_ADC0|clock                   ; 10.925 ; 10.925 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[0] ; FIFO:FIFO_ADC0|clock                   ; 10.574 ; 10.574 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[1] ; FIFO:FIFO_ADC0|clock                   ; 10.925 ; 10.925 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[2] ; FIFO:FIFO_ADC0|clock                   ; 9.785  ; 9.785  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[3] ; FIFO:FIFO_ADC0|clock                   ; 10.707 ; 10.707 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[4] ; FIFO:FIFO_ADC0|clock                   ; 10.595 ; 10.595 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[5] ; FIFO:FIFO_ADC0|clock                   ; 9.682  ; 9.682  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[6] ; FIFO:FIFO_ADC0|clock                   ; 10.194 ; 10.194 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oHEX1_D[*]  ; FIFO:FIFO_ADC0|clock                   ; 9.997  ; 9.997  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[0] ; FIFO:FIFO_ADC0|clock                   ; 9.997  ; 9.997  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[1] ; FIFO:FIFO_ADC0|clock                   ; 9.396  ; 9.396  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[2] ; FIFO:FIFO_ADC0|clock                   ; 9.350  ; 9.350  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[3] ; FIFO:FIFO_ADC0|clock                   ; 9.119  ; 9.119  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[4] ; FIFO:FIFO_ADC0|clock                   ; 9.301  ; 9.301  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[5] ; FIFO:FIFO_ADC0|clock                   ; 9.120  ; 9.120  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[6] ; FIFO:FIFO_ADC0|clock                   ; 9.546  ; 9.546  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oHEX2_D[*]  ; FIFO:FIFO_ADC0|clock                   ; 11.252 ; 11.252 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[0] ; FIFO:FIFO_ADC0|clock                   ; 9.635  ; 9.635  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[1] ; FIFO:FIFO_ADC0|clock                   ; 11.252 ; 11.252 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[2] ; FIFO:FIFO_ADC0|clock                   ; 10.859 ; 10.859 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[3] ; FIFO:FIFO_ADC0|clock                   ; 9.523  ; 9.523  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[4] ; FIFO:FIFO_ADC0|clock                   ; 9.187  ; 9.187  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[5] ; FIFO:FIFO_ADC0|clock                   ; 9.192  ; 9.192  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[6] ; FIFO:FIFO_ADC0|clock                   ; 9.430  ; 9.430  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oHEX3_D[*]  ; FIFO:FIFO_ADC0|clock                   ; 10.913 ; 10.913 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[0] ; FIFO:FIFO_ADC0|clock                   ; 9.776  ; 9.776  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[1] ; FIFO:FIFO_ADC0|clock                   ; 9.022  ; 9.022  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[2] ; FIFO:FIFO_ADC0|clock                   ; 9.059  ; 9.059  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[3] ; FIFO:FIFO_ADC0|clock                   ; 10.363 ; 10.363 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[4] ; FIFO:FIFO_ADC0|clock                   ; 10.127 ; 10.127 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[5] ; FIFO:FIFO_ADC0|clock                   ; 10.913 ; 10.913 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[6] ; FIFO:FIFO_ADC0|clock                   ; 9.570  ; 9.570  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oLEDG[*]    ; FIFO:FIFO_ADC0|clock                   ; 8.453  ; 8.453  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oLEDG[8]   ; FIFO:FIFO_ADC0|clock                   ; 8.453  ; 8.453  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oLEDR[*]    ; FIFO:FIFO_ADC0|clock                   ; 9.617  ; 9.617  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oLEDR[16]  ; FIFO:FIFO_ADC0|clock                   ; 8.901  ; 8.901  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oLEDR[17]  ; FIFO:FIFO_ADC0|clock                   ; 9.617  ; 9.617  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 10.916 ; 10.916 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 10.916 ; 10.916 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 6.454  ;        ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; oLEDG[*]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 8.189  ; 8.189  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  oLEDG[0]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 8.189  ; 8.189  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;        ; 6.454  ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;        ; 6.454  ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 11.275 ; 11.275 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 11.275 ; 11.275 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.780  ;        ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 9.223  ; 9.223  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; oLEDR[*]    ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 9.823  ; 9.823  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[1]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 7.827  ; 7.827  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[2]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 9.291  ; 9.291  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[3]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 9.273  ; 9.273  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[4]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 9.823  ; 9.823  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[5]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 8.178  ; 8.178  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[6]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 8.539  ; 8.539  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[7]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 8.301  ; 8.301  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[8]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 9.599  ; 9.599  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[9]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 7.381  ; 7.381  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[10]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 8.291  ; 8.291  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[11]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 7.149  ; 7.149  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[12]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 8.725  ; 8.725  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[13]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 7.861  ; 7.861  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[14]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 9.123  ; 9.123  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[15]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 8.325  ; 8.325  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;        ; 5.780  ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;        ; 5.780  ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_0[*]   ; counter                                ; 9.008  ; 9.008  ; Rise       ; counter                                 ;
;  GPIO_0[5]  ; counter                                ; 9.008  ; 9.008  ; Rise       ; counter                                 ;
; oLEDG[*]    ; counter                                ; 8.522  ; 8.522  ; Rise       ; counter                                 ;
;  oLEDG[8]   ; counter                                ; 8.522  ; 8.522  ; Rise       ; counter                                 ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                 ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_1[*]   ; iCLK_50                                ; 3.544  ; 3.544  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[5]  ; iCLK_50                                ; 7.650  ; 7.650  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                ; 3.544  ; 3.544  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]   ; FIFO:FIFO_ADC0|clock                   ; 8.939  ; 8.939  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  GPIO_0[5]  ; FIFO:FIFO_ADC0|clock                   ; 8.939  ; 8.939  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oHEX0_D[*]  ; FIFO:FIFO_ADC0|clock                   ; 8.542  ; 8.542  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[0] ; FIFO:FIFO_ADC0|clock                   ; 9.402  ; 9.402  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[1] ; FIFO:FIFO_ADC0|clock                   ; 9.785  ; 9.785  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[2] ; FIFO:FIFO_ADC0|clock                   ; 8.643  ; 8.643  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[3] ; FIFO:FIFO_ADC0|clock                   ; 9.541  ; 9.541  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[4] ; FIFO:FIFO_ADC0|clock                   ; 9.423  ; 9.423  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[5] ; FIFO:FIFO_ADC0|clock                   ; 8.542  ; 8.542  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[6] ; FIFO:FIFO_ADC0|clock                   ; 9.065  ; 9.065  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oHEX1_D[*]  ; FIFO:FIFO_ADC0|clock                   ; 8.045  ; 8.045  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[0] ; FIFO:FIFO_ADC0|clock                   ; 8.943  ; 8.943  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[1] ; FIFO:FIFO_ADC0|clock                   ; 8.313  ; 8.313  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[2] ; FIFO:FIFO_ADC0|clock                   ; 8.274  ; 8.274  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[3] ; FIFO:FIFO_ADC0|clock                   ; 8.046  ; 8.046  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[4] ; FIFO:FIFO_ADC0|clock                   ; 8.241  ; 8.241  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[5] ; FIFO:FIFO_ADC0|clock                   ; 8.045  ; 8.045  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[6] ; FIFO:FIFO_ADC0|clock                   ; 8.470  ; 8.470  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oHEX2_D[*]  ; FIFO:FIFO_ADC0|clock                   ; 8.816  ; 8.816  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[0] ; FIFO:FIFO_ADC0|clock                   ; 9.397  ; 9.397  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[1] ; FIFO:FIFO_ADC0|clock                   ; 11.015 ; 11.015 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[2] ; FIFO:FIFO_ADC0|clock                   ; 10.612 ; 10.612 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[3] ; FIFO:FIFO_ADC0|clock                   ; 9.283  ; 9.283  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[4] ; FIFO:FIFO_ADC0|clock                   ; 8.816  ; 8.816  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[5] ; FIFO:FIFO_ADC0|clock                   ; 8.819  ; 8.819  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[6] ; FIFO:FIFO_ADC0|clock                   ; 9.057  ; 9.057  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oHEX3_D[*]  ; FIFO:FIFO_ADC0|clock                   ; 8.780  ; 8.780  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[0] ; FIFO:FIFO_ADC0|clock                   ; 9.501  ; 9.501  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[1] ; FIFO:FIFO_ADC0|clock                   ; 8.780  ; 8.780  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[2] ; FIFO:FIFO_ADC0|clock                   ; 8.838  ; 8.838  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[3] ; FIFO:FIFO_ADC0|clock                   ; 10.120 ; 10.120 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[4] ; FIFO:FIFO_ADC0|clock                   ; 9.882  ; 9.882  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[5] ; FIFO:FIFO_ADC0|clock                   ; 10.670 ; 10.670 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[6] ; FIFO:FIFO_ADC0|clock                   ; 9.327  ; 9.327  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oLEDG[*]    ; FIFO:FIFO_ADC0|clock                   ; 8.453  ; 8.453  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oLEDG[8]   ; FIFO:FIFO_ADC0|clock                   ; 8.453  ; 8.453  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oLEDR[*]    ; FIFO:FIFO_ADC0|clock                   ; 8.901  ; 8.901  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oLEDR[16]  ; FIFO:FIFO_ADC0|clock                   ; 8.901  ; 8.901  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oLEDR[17]  ; FIFO:FIFO_ADC0|clock                   ; 9.617  ; 9.617  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 6.454  ; 10.916 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 10.916 ; 10.916 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 6.454  ;        ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; oLEDG[*]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 8.189  ; 8.189  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  oLEDG[0]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 8.189  ; 8.189  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;        ; 6.454  ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;        ; 6.454  ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.780  ; 9.223  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 11.275 ; 11.275 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.780  ;        ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 9.223  ; 9.223  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; oLEDR[*]    ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 7.149  ; 7.149  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[1]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 7.827  ; 7.827  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[2]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 9.291  ; 9.291  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[3]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 9.273  ; 9.273  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[4]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 9.823  ; 9.823  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[5]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 8.178  ; 8.178  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[6]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 8.539  ; 8.539  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[7]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 8.301  ; 8.301  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[8]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 9.599  ; 9.599  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[9]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 7.381  ; 7.381  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[10]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 8.291  ; 8.291  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[11]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 7.149  ; 7.149  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[12]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 8.725  ; 8.725  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[13]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 7.861  ; 7.861  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[14]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 9.123  ; 9.123  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[15]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 8.325  ; 8.325  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;        ; 5.780  ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;        ; 5.780  ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_0[*]   ; counter                                ; 9.008  ; 9.008  ; Rise       ; counter                                 ;
;  GPIO_0[5]  ; counter                                ; 9.008  ; 9.008  ; Rise       ; counter                                 ;
; oLEDG[*]    ; counter                                ; 8.522  ; 8.522  ; Rise       ; counter                                 ;
;  oLEDG[8]   ; counter                                ; 8.522  ; 8.522  ; Rise       ; counter                                 ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; iSW[0]     ; oHEX4_D[0]  ; 12.340 ;        ;        ; 12.340 ;
; iSW[0]     ; oHEX4_D[2]  ;        ; 12.067 ; 12.067 ;        ;
; iSW[0]     ; oHEX4_D[3]  ; 12.244 ;        ;        ; 12.244 ;
; iSW[0]     ; oHEX4_D[4]  ; 11.047 ;        ;        ; 11.047 ;
; iSW[0]     ; oHEX4_D[5]  ; 12.355 ;        ;        ; 12.355 ;
; iSW[1]     ; oHEX4_D[0]  ;        ; 11.962 ; 11.962 ;        ;
; iSW[1]     ; oHEX4_D[2]  ; 11.696 ;        ;        ; 11.696 ;
; iSW[1]     ; oHEX4_D[3]  ;        ; 11.866 ; 11.866 ;        ;
; iSW[1]     ; oHEX4_D[5]  ; 12.010 ;        ;        ; 12.010 ;
; iSW[1]     ; oHEX4_D[6]  ;        ; 11.062 ; 11.062 ;        ;
; iSW[15]    ; oHEX6_D[0]  ; 9.664  ; 9.664  ; 9.664  ; 9.664  ;
; iSW[15]    ; oHEX6_D[1]  ; 9.971  ; 9.971  ; 9.971  ; 9.971  ;
; iSW[15]    ; oHEX6_D[2]  ;        ; 9.938  ; 9.938  ;        ;
; iSW[15]    ; oHEX6_D[3]  ; 9.956  ; 9.956  ; 9.956  ; 9.956  ;
; iSW[15]    ; oHEX6_D[4]  ; 9.650  ;        ;        ; 9.650  ;
; iSW[15]    ; oHEX6_D[5]  ; 9.950  ;        ;        ; 9.950  ;
; iSW[15]    ; oHEX6_D[6]  ; 9.845  ;        ;        ; 9.845  ;
; iSW[16]    ; oHEX6_D[0]  ;        ; 8.892  ; 8.892  ;        ;
; iSW[16]    ; oHEX6_D[1]  ; 9.199  ; 9.199  ; 9.199  ; 9.199  ;
; iSW[16]    ; oHEX6_D[2]  ; 9.167  ;        ;        ; 9.167  ;
; iSW[16]    ; oHEX6_D[3]  ; 9.184  ; 9.184  ; 9.184  ; 9.184  ;
; iSW[16]    ; oHEX6_D[4]  ;        ; 8.907  ; 8.907  ;        ;
; iSW[16]    ; oHEX6_D[5]  ; 9.182  ;        ;        ; 9.182  ;
; iSW[16]    ; oHEX6_D[6]  ; 9.074  ; 9.074  ; 9.074  ; 9.074  ;
; iSW[17]    ; oHEX6_D[0]  ; 9.168  ; 9.168  ; 9.168  ; 9.168  ;
; iSW[17]    ; oHEX6_D[1]  ; 9.474  ;        ;        ; 9.474  ;
; iSW[17]    ; oHEX6_D[2]  ;        ; 9.396  ; 9.396  ;        ;
; iSW[17]    ; oHEX6_D[3]  ; 9.460  ; 9.460  ; 9.460  ; 9.460  ;
; iSW[17]    ; oHEX6_D[4]  ; 9.185  ;        ;        ; 9.185  ;
; iSW[17]    ; oHEX6_D[5]  ;        ; 9.430  ; 9.430  ;        ;
; iSW[17]    ; oHEX6_D[6]  ; 9.327  ; 9.327  ; 9.327  ; 9.327  ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; iSW[0]     ; oHEX4_D[0]  ; 12.340 ;        ;        ; 12.340 ;
; iSW[0]     ; oHEX4_D[2]  ;        ; 12.067 ; 12.067 ;        ;
; iSW[0]     ; oHEX4_D[3]  ; 12.244 ;        ;        ; 12.244 ;
; iSW[0]     ; oHEX4_D[4]  ; 11.047 ;        ;        ; 11.047 ;
; iSW[0]     ; oHEX4_D[5]  ; 12.355 ;        ;        ; 12.355 ;
; iSW[1]     ; oHEX4_D[0]  ;        ; 11.962 ; 11.962 ;        ;
; iSW[1]     ; oHEX4_D[2]  ; 11.696 ;        ;        ; 11.696 ;
; iSW[1]     ; oHEX4_D[3]  ;        ; 11.866 ; 11.866 ;        ;
; iSW[1]     ; oHEX4_D[5]  ; 12.010 ;        ;        ; 12.010 ;
; iSW[1]     ; oHEX4_D[6]  ;        ; 11.062 ; 11.062 ;        ;
; iSW[15]    ; oHEX6_D[0]  ; 9.664  ; 9.664  ; 9.664  ; 9.664  ;
; iSW[15]    ; oHEX6_D[1]  ; 9.971  ; 9.971  ; 9.971  ; 9.971  ;
; iSW[15]    ; oHEX6_D[2]  ;        ; 9.938  ; 9.938  ;        ;
; iSW[15]    ; oHEX6_D[3]  ; 9.956  ; 9.956  ; 9.956  ; 9.956  ;
; iSW[15]    ; oHEX6_D[4]  ; 9.650  ;        ;        ; 9.650  ;
; iSW[15]    ; oHEX6_D[5]  ; 9.950  ;        ;        ; 9.950  ;
; iSW[15]    ; oHEX6_D[6]  ; 9.845  ;        ;        ; 9.845  ;
; iSW[16]    ; oHEX6_D[0]  ;        ; 8.892  ; 8.892  ;        ;
; iSW[16]    ; oHEX6_D[1]  ; 9.199  ; 9.199  ; 9.199  ; 9.199  ;
; iSW[16]    ; oHEX6_D[2]  ; 9.167  ;        ;        ; 9.167  ;
; iSW[16]    ; oHEX6_D[3]  ; 9.184  ; 9.184  ; 9.184  ; 9.184  ;
; iSW[16]    ; oHEX6_D[4]  ;        ; 8.907  ; 8.907  ;        ;
; iSW[16]    ; oHEX6_D[5]  ; 9.182  ;        ;        ; 9.182  ;
; iSW[16]    ; oHEX6_D[6]  ; 9.074  ; 9.074  ; 9.074  ; 9.074  ;
; iSW[17]    ; oHEX6_D[0]  ; 9.168  ; 9.168  ; 9.168  ; 9.168  ;
; iSW[17]    ; oHEX6_D[1]  ; 9.474  ;        ;        ; 9.474  ;
; iSW[17]    ; oHEX6_D[2]  ;        ; 9.396  ; 9.396  ;        ;
; iSW[17]    ; oHEX6_D[3]  ; 9.460  ; 9.460  ; 9.460  ; 9.460  ;
; iSW[17]    ; oHEX6_D[4]  ; 9.185  ;        ;        ; 9.185  ;
; iSW[17]    ; oHEX6_D[5]  ;        ; 9.430  ; 9.430  ;        ;
; iSW[17]    ; oHEX6_D[6]  ; 9.327  ; 9.327  ; 9.327  ; 9.327  ;
+------------+-------------+--------+--------+--------+--------+


+------------------------------------------------------------------+
; Fast Model Setup Summary                                         ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; FIFO:FIFO_ADC0|clock                    ; -1.602 ; -260.308      ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; -0.408 ; -5.895        ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; -0.341 ; -3.701        ;
; counter                                 ; 0.301  ; 0.000         ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.370  ; 0.000         ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Fast Model Hold Summary                                          ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; FIFO:FIFO_ADC0|clock                    ; -1.211 ; -1.211        ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; -1.003 ; -26.073       ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.051 ; -0.119        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; 0.215  ; 0.000         ;
; counter                                 ; 0.215  ; 0.000         ;
+-----------------------------------------+--------+---------------+


+----------------------------------------------+
; Fast Model Recovery Summary                  ;
+----------------------+-------+---------------+
; Clock                ; Slack ; End Point TNS ;
+----------------------+-------+---------------+
; FIFO:FIFO_ADC0|clock ; 1.445 ; 0.000         ;
+----------------------+-------+---------------+


+-----------------------------------------------+
; Fast Model Removal Summary                    ;
+----------------------+--------+---------------+
; Clock                ; Slack  ; End Point TNS ;
+----------------------+--------+---------------+
; FIFO:FIFO_ADC0|clock ; -0.683 ; -16.976       ;
+----------------------+--------+---------------+


+------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                           ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; FIFO:FIFO_ADC0|clock                    ; -1.627 ; -1406.870     ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; -0.500 ; -51.000       ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; -0.500 ; -45.000       ;
; counter                                 ; -0.500 ; -6.000        ;
; iCLK_50                                 ; 10.000 ; 0.000         ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; 11.500 ; 0.000         ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'FIFO:FIFO_ADC0|clock'                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; -1.602 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~portb_address_reg0  ; FIFO:FIFO_ADC0|out[11] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.080     ; 2.554      ;
; -1.602 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~portb_address_reg1  ; FIFO:FIFO_ADC0|out[11] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.080     ; 2.554      ;
; -1.602 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~portb_address_reg2  ; FIFO:FIFO_ADC0|out[11] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.080     ; 2.554      ;
; -1.602 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~portb_address_reg3  ; FIFO:FIFO_ADC0|out[11] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.080     ; 2.554      ;
; -1.602 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~portb_address_reg4  ; FIFO:FIFO_ADC0|out[11] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.080     ; 2.554      ;
; -1.602 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~portb_address_reg5  ; FIFO:FIFO_ADC0|out[11] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.080     ; 2.554      ;
; -1.602 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~portb_address_reg6  ; FIFO:FIFO_ADC0|out[11] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.080     ; 2.554      ;
; -1.602 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~portb_address_reg7  ; FIFO:FIFO_ADC0|out[11] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.080     ; 2.554      ;
; -1.602 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~portb_address_reg8  ; FIFO:FIFO_ADC0|out[11] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.080     ; 2.554      ;
; -1.602 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~portb_address_reg9  ; FIFO:FIFO_ADC0|out[11] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.080     ; 2.554      ;
; -1.602 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~portb_address_reg10 ; FIFO:FIFO_ADC0|out[11] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.080     ; 2.554      ;
; -1.602 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~portb_address_reg11 ; FIFO:FIFO_ADC0|out[11] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.080     ; 2.554      ;
; -1.600 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a12~portb_address_reg0  ; FIFO:FIFO_ADC0|out[13] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.048     ; 2.584      ;
; -1.600 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a12~portb_address_reg1  ; FIFO:FIFO_ADC0|out[13] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.048     ; 2.584      ;
; -1.600 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a12~portb_address_reg2  ; FIFO:FIFO_ADC0|out[13] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.048     ; 2.584      ;
; -1.600 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a12~portb_address_reg3  ; FIFO:FIFO_ADC0|out[13] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.048     ; 2.584      ;
; -1.600 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a12~portb_address_reg4  ; FIFO:FIFO_ADC0|out[13] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.048     ; 2.584      ;
; -1.600 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a12~portb_address_reg5  ; FIFO:FIFO_ADC0|out[13] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.048     ; 2.584      ;
; -1.600 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a12~portb_address_reg6  ; FIFO:FIFO_ADC0|out[13] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.048     ; 2.584      ;
; -1.600 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a12~portb_address_reg7  ; FIFO:FIFO_ADC0|out[13] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.048     ; 2.584      ;
; -1.600 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a12~portb_address_reg8  ; FIFO:FIFO_ADC0|out[13] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.048     ; 2.584      ;
; -1.600 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a12~portb_address_reg9  ; FIFO:FIFO_ADC0|out[13] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.048     ; 2.584      ;
; -1.600 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a12~portb_address_reg10 ; FIFO:FIFO_ADC0|out[13] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.048     ; 2.584      ;
; -1.600 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a12~portb_address_reg11 ; FIFO:FIFO_ADC0|out[13] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.048     ; 2.584      ;
; -1.592 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a8~portb_address_reg0   ; FIFO:FIFO_ADC0|out[9]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.071     ; 2.553      ;
; -1.592 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a8~portb_address_reg1   ; FIFO:FIFO_ADC0|out[9]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.071     ; 2.553      ;
; -1.592 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a8~portb_address_reg2   ; FIFO:FIFO_ADC0|out[9]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.071     ; 2.553      ;
; -1.592 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a8~portb_address_reg3   ; FIFO:FIFO_ADC0|out[9]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.071     ; 2.553      ;
; -1.592 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a8~portb_address_reg4   ; FIFO:FIFO_ADC0|out[9]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.071     ; 2.553      ;
; -1.592 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a8~portb_address_reg5   ; FIFO:FIFO_ADC0|out[9]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.071     ; 2.553      ;
; -1.592 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a8~portb_address_reg6   ; FIFO:FIFO_ADC0|out[9]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.071     ; 2.553      ;
; -1.592 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a8~portb_address_reg7   ; FIFO:FIFO_ADC0|out[9]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.071     ; 2.553      ;
; -1.592 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a8~portb_address_reg8   ; FIFO:FIFO_ADC0|out[9]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.071     ; 2.553      ;
; -1.592 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a8~portb_address_reg9   ; FIFO:FIFO_ADC0|out[9]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.071     ; 2.553      ;
; -1.592 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a8~portb_address_reg10  ; FIFO:FIFO_ADC0|out[9]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.071     ; 2.553      ;
; -1.592 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a8~portb_address_reg11  ; FIFO:FIFO_ADC0|out[9]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.071     ; 2.553      ;
; -1.583 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a3~portb_address_reg0   ; FIFO:FIFO_ADC0|out[4]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.067     ; 2.548      ;
; -1.583 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a3~portb_address_reg1   ; FIFO:FIFO_ADC0|out[4]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.067     ; 2.548      ;
; -1.583 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a3~portb_address_reg2   ; FIFO:FIFO_ADC0|out[4]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.067     ; 2.548      ;
; -1.583 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a3~portb_address_reg3   ; FIFO:FIFO_ADC0|out[4]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.067     ; 2.548      ;
; -1.583 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a3~portb_address_reg4   ; FIFO:FIFO_ADC0|out[4]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.067     ; 2.548      ;
; -1.583 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a3~portb_address_reg5   ; FIFO:FIFO_ADC0|out[4]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.067     ; 2.548      ;
; -1.583 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a3~portb_address_reg6   ; FIFO:FIFO_ADC0|out[4]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.067     ; 2.548      ;
; -1.583 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a3~portb_address_reg7   ; FIFO:FIFO_ADC0|out[4]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.067     ; 2.548      ;
; -1.583 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a3~portb_address_reg8   ; FIFO:FIFO_ADC0|out[4]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.067     ; 2.548      ;
; -1.583 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a3~portb_address_reg9   ; FIFO:FIFO_ADC0|out[4]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.067     ; 2.548      ;
; -1.583 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a3~portb_address_reg10  ; FIFO:FIFO_ADC0|out[4]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.067     ; 2.548      ;
; -1.583 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a3~portb_address_reg11  ; FIFO:FIFO_ADC0|out[4]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.067     ; 2.548      ;
; -1.502 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a11~portb_address_reg0  ; FIFO:FIFO_ADC0|out[12] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.079     ; 2.455      ;
; -1.502 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a11~portb_address_reg1  ; FIFO:FIFO_ADC0|out[12] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.079     ; 2.455      ;
; -1.502 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a11~portb_address_reg2  ; FIFO:FIFO_ADC0|out[12] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.079     ; 2.455      ;
; -1.502 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a11~portb_address_reg3  ; FIFO:FIFO_ADC0|out[12] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.079     ; 2.455      ;
; -1.502 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a11~portb_address_reg4  ; FIFO:FIFO_ADC0|out[12] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.079     ; 2.455      ;
; -1.502 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a11~portb_address_reg5  ; FIFO:FIFO_ADC0|out[12] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.079     ; 2.455      ;
; -1.502 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a11~portb_address_reg6  ; FIFO:FIFO_ADC0|out[12] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.079     ; 2.455      ;
; -1.502 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a11~portb_address_reg7  ; FIFO:FIFO_ADC0|out[12] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.079     ; 2.455      ;
; -1.502 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a11~portb_address_reg8  ; FIFO:FIFO_ADC0|out[12] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.079     ; 2.455      ;
; -1.502 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a11~portb_address_reg9  ; FIFO:FIFO_ADC0|out[12] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.079     ; 2.455      ;
; -1.502 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a11~portb_address_reg10 ; FIFO:FIFO_ADC0|out[12] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.079     ; 2.455      ;
; -1.502 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a11~portb_address_reg11 ; FIFO:FIFO_ADC0|out[12] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.079     ; 2.455      ;
; -1.477 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a9~portb_address_reg0   ; FIFO:FIFO_ADC0|out[10] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.052     ; 2.457      ;
; -1.477 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a9~portb_address_reg1   ; FIFO:FIFO_ADC0|out[10] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.052     ; 2.457      ;
; -1.477 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a9~portb_address_reg2   ; FIFO:FIFO_ADC0|out[10] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.052     ; 2.457      ;
; -1.477 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a9~portb_address_reg3   ; FIFO:FIFO_ADC0|out[10] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.052     ; 2.457      ;
; -1.477 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a9~portb_address_reg4   ; FIFO:FIFO_ADC0|out[10] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.052     ; 2.457      ;
; -1.477 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a9~portb_address_reg5   ; FIFO:FIFO_ADC0|out[10] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.052     ; 2.457      ;
; -1.477 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a9~portb_address_reg6   ; FIFO:FIFO_ADC0|out[10] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.052     ; 2.457      ;
; -1.477 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a9~portb_address_reg7   ; FIFO:FIFO_ADC0|out[10] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.052     ; 2.457      ;
; -1.477 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a9~portb_address_reg8   ; FIFO:FIFO_ADC0|out[10] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.052     ; 2.457      ;
; -1.477 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a9~portb_address_reg9   ; FIFO:FIFO_ADC0|out[10] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.052     ; 2.457      ;
; -1.477 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a9~portb_address_reg10  ; FIFO:FIFO_ADC0|out[10] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.052     ; 2.457      ;
; -1.477 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a9~portb_address_reg11  ; FIFO:FIFO_ADC0|out[10] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.052     ; 2.457      ;
; -1.475 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a7~portb_address_reg0   ; FIFO:FIFO_ADC0|out[8]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.039     ; 2.468      ;
; -1.475 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a7~portb_address_reg1   ; FIFO:FIFO_ADC0|out[8]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.039     ; 2.468      ;
; -1.475 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a7~portb_address_reg2   ; FIFO:FIFO_ADC0|out[8]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.039     ; 2.468      ;
; -1.475 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a7~portb_address_reg3   ; FIFO:FIFO_ADC0|out[8]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.039     ; 2.468      ;
; -1.475 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a7~portb_address_reg4   ; FIFO:FIFO_ADC0|out[8]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.039     ; 2.468      ;
; -1.475 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a7~portb_address_reg5   ; FIFO:FIFO_ADC0|out[8]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.039     ; 2.468      ;
; -1.475 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a7~portb_address_reg6   ; FIFO:FIFO_ADC0|out[8]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.039     ; 2.468      ;
; -1.475 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a7~portb_address_reg7   ; FIFO:FIFO_ADC0|out[8]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.039     ; 2.468      ;
; -1.475 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a7~portb_address_reg8   ; FIFO:FIFO_ADC0|out[8]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.039     ; 2.468      ;
; -1.475 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a7~portb_address_reg9   ; FIFO:FIFO_ADC0|out[8]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.039     ; 2.468      ;
; -1.475 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a7~portb_address_reg10  ; FIFO:FIFO_ADC0|out[8]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.039     ; 2.468      ;
; -1.475 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a7~portb_address_reg11  ; FIFO:FIFO_ADC0|out[8]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.039     ; 2.468      ;
; -1.473 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a14~portb_address_reg0  ; FIFO:FIFO_ADC0|out[15] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.056     ; 2.449      ;
; -1.473 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a14~portb_address_reg1  ; FIFO:FIFO_ADC0|out[15] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.056     ; 2.449      ;
; -1.473 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a14~portb_address_reg2  ; FIFO:FIFO_ADC0|out[15] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.056     ; 2.449      ;
; -1.473 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a14~portb_address_reg3  ; FIFO:FIFO_ADC0|out[15] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.056     ; 2.449      ;
; -1.473 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a14~portb_address_reg4  ; FIFO:FIFO_ADC0|out[15] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.056     ; 2.449      ;
; -1.473 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a14~portb_address_reg5  ; FIFO:FIFO_ADC0|out[15] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.056     ; 2.449      ;
; -1.473 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a14~portb_address_reg6  ; FIFO:FIFO_ADC0|out[15] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.056     ; 2.449      ;
; -1.473 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a14~portb_address_reg7  ; FIFO:FIFO_ADC0|out[15] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.056     ; 2.449      ;
; -1.473 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a14~portb_address_reg8  ; FIFO:FIFO_ADC0|out[15] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.056     ; 2.449      ;
; -1.473 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a14~portb_address_reg9  ; FIFO:FIFO_ADC0|out[15] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.056     ; 2.449      ;
; -1.473 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a14~portb_address_reg10 ; FIFO:FIFO_ADC0|out[15] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.056     ; 2.449      ;
; -1.473 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a14~portb_address_reg11 ; FIFO:FIFO_ADC0|out[15] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.056     ; 2.449      ;
; -1.471 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a2~portb_address_reg0   ; FIFO:FIFO_ADC0|out[3]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.056     ; 2.447      ;
; -1.471 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a2~portb_address_reg1   ; FIFO:FIFO_ADC0|out[3]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.056     ; 2.447      ;
; -1.471 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a2~portb_address_reg2   ; FIFO:FIFO_ADC0|out[3]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.056     ; 2.447      ;
; -1.471 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a2~portb_address_reg3   ; FIFO:FIFO_ADC0|out[3]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.056     ; 2.447      ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'                                                                                                                                                                        ;
+--------+--------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                          ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -0.408 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.044      ; 1.484      ;
; -0.400 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.049      ; 1.481      ;
; -0.400 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.049      ; 1.481      ;
; -0.397 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.057      ; 1.486      ;
; -0.391 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.045      ; 1.468      ;
; -0.335 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.014      ; 1.381      ;
; -0.323 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.026      ; 1.381      ;
; -0.315 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.031      ; 1.378      ;
; -0.315 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.031      ; 1.378      ;
; -0.312 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.039      ; 1.383      ;
; -0.311 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.023      ; 1.366      ;
; -0.311 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.023      ; 1.366      ;
; -0.306 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.027      ; 1.365      ;
; -0.303 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.064      ; 1.399      ;
; -0.296 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.041      ; 1.369      ;
; -0.273 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.053      ; 1.358      ;
; -0.250 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.004     ; 1.278      ;
; -0.248 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.030      ; 1.310      ;
; -0.240 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.035      ; 1.307      ;
; -0.240 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.035      ; 1.307      ;
; -0.237 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.043      ; 1.312      ;
; -0.231 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.031      ; 1.294      ;
; -0.226 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.005      ; 1.263      ;
; -0.226 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.005      ; 1.263      ;
; -0.218 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.046      ; 1.296      ;
; -0.211 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.023      ; 1.266      ;
; -0.198 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.021      ; 1.251      ;
; -0.198 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.021      ; 1.251      ;
; -0.190 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.024      ; 1.246      ;
; -0.190 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.024      ; 1.246      ;
; -0.190 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.024      ; 1.246      ;
; -0.190 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.024      ; 1.246      ;
; -0.188 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.035      ; 1.255      ;
; -0.186 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.030      ; 1.248      ;
; -0.186 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.030      ; 1.248      ;
; -0.186 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.030      ; 1.248      ;
; -0.186 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.030      ; 1.248      ;
; -0.175 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.207      ;
; -0.151 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.009      ; 1.192      ;
; -0.151 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.009      ; 1.192      ;
; -0.143 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.050      ; 1.225      ;
; -0.136 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.027      ; 1.195      ;
; -0.113 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.003      ; 1.148      ;
; -0.113 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.003      ; 1.148      ;
; -0.113 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.039      ; 1.184      ;
; -0.105 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.143      ;
; -0.105 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.143      ;
; -0.105 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.143      ;
; -0.105 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.143      ;
; -0.101 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.012      ; 1.145      ;
; -0.101 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.012      ; 1.145      ;
; -0.101 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.012      ; 1.145      ;
; -0.101 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.012      ; 1.145      ;
; -0.079 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.006     ; 1.105      ;
; -0.075 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.107      ;
; -0.044 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.006     ; 1.070      ;
; -0.038 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 1.077      ;
; -0.038 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 1.077      ;
; -0.031 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.031      ; 1.094      ;
; -0.030 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.010      ; 1.072      ;
; -0.030 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.010      ; 1.072      ;
; -0.030 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.010      ; 1.072      ;
; -0.030 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.010      ; 1.072      ;
; -0.026 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.016      ; 1.074      ;
; -0.026 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.016      ; 1.074      ;
; -0.026 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.016      ; 1.074      ;
; -0.026 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.016      ; 1.074      ;
; -0.010 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.006     ; 1.036      ;
; -0.007 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.018      ; 1.057      ;
; -0.007 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.018      ; 1.057      ;
; -0.007 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.018      ; 1.057      ;
; -0.007 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.018      ; 1.057      ;
; -0.007 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.018      ; 1.057      ;
; -0.007 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.018      ; 1.057      ;
; -0.007 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.018      ; 1.057      ;
; -0.007 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.018      ; 1.057      ;
; -0.007 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.018      ; 1.057      ;
; -0.007 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.018      ; 1.057      ;
; -0.007 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.018      ; 1.057      ;
; -0.007 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.018      ; 1.057      ;
; -0.007 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.018      ; 1.057      ;
; 0.005  ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.004      ; 1.031      ;
; 0.006  ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.004      ; 1.030      ;
; 0.007  ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.004      ; 1.029      ;
; 0.008  ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.004      ; 1.028      ;
; 0.028  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.006     ; 0.998      ;
; 0.040  ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.004      ; 0.996      ;
; 0.045  ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.004      ; 0.991      ;
; 0.078  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.954      ;
; 0.078  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.954      ;
; 0.078  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.954      ;
; 0.078  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.954      ;
; 0.078  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.954      ;
; 0.078  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.954      ;
; 0.078  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.954      ;
; 0.078  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.954      ;
; 0.078  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.954      ;
; 0.078  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.954      ;
; 0.078  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.954      ;
; 0.078  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.954      ;
+--------+--------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'                                                                                                                                                                         ;
+--------+---------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                          ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -0.341 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.044     ; 1.329      ;
; -0.328 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.044     ; 1.316      ;
; -0.327 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.044     ; 1.315      ;
; -0.323 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10]      ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.044     ; 1.311      ;
; -0.280 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.014     ; 1.298      ;
; -0.279 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.014     ; 1.297      ;
; -0.252 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.014     ; 1.270      ;
; -0.247 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.044     ; 1.235      ;
; -0.229 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.262      ;
; -0.186 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[11] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.003      ; 1.221      ;
; -0.184 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[6]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.004      ; 1.220      ;
; -0.091 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[0]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.125      ;
; -0.091 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.125      ;
; -0.091 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[9]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.125      ;
; -0.091 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[10] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.125      ;
; -0.091 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[13] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.125      ;
; -0.091 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[14] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.125      ;
; -0.087 ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.017     ; 1.102      ;
; -0.051 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[14]      ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.014     ; 1.069      ;
; -0.050 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[12]      ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.014     ; 1.068      ;
; -0.049 ; SPI_MASTER_DEVICE:mbed_instant|data_in[13]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[13] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.083      ;
; -0.042 ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.015     ; 1.059      ;
; -0.031 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[11]      ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.014     ; 1.049      ;
; -0.030 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[13]      ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.014     ; 1.048      ;
; -0.012 ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.044      ;
; -0.005 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.003      ; 1.040      ;
; 0.003  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|data_out[11]      ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.030      ; 1.059      ;
; 0.010  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.015      ; 1.037      ;
; 0.018  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.014      ;
; 0.018  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.014      ;
; 0.018  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.014      ;
; 0.018  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.014      ;
; 0.018  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[0]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.014      ;
; 0.018  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[1]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.014      ;
; 0.018  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[2]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.014      ;
; 0.018  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[3]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.014      ;
; 0.018  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[6]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.014      ;
; 0.018  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[7]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.014      ;
; 0.028  ; SPI_MASTER_DEVICE:mbed_instant|data_in[14]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[14] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.006      ;
; 0.029  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.003      ;
; 0.042  ; SPI_MASTER_DEVICE:mbed_instant|data_in[6]   ; SPI_MASTER_DEVICE:mbed_instant|data_in[7]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.990      ;
; 0.063  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.969      ;
; 0.094  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.938      ;
; 0.098  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.934      ;
; 0.098  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.934      ;
; 0.098  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[4]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.934      ;
; 0.098  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.934      ;
; 0.098  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[5]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.934      ;
; 0.098  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.934      ;
; 0.098  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[7]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.934      ;
; 0.098  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[8]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.934      ;
; 0.098  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[8]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.934      ;
; 0.098  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[9]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.934      ;
; 0.098  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[10]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.934      ;
; 0.098  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[11]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.934      ;
; 0.098  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[12]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.934      ;
; 0.098  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[12] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.934      ;
; 0.098  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[13]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.934      ;
; 0.098  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[14]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.934      ;
; 0.140  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.892      ;
; 0.146  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.886      ;
; 0.167  ; SPI_MASTER_DEVICE:mbed_instant|data_in[0]   ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[0]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 0.867      ;
; 0.179  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.853      ;
; 0.187  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.845      ;
; 0.202  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.830      ;
; 0.220  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.812      ;
; 0.221  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.811      ;
; 0.263  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.030     ; 0.739      ;
; 0.282  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.007     ; 0.743      ;
; 0.282  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.750      ;
; 0.284  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.748      ;
; 0.311  ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.010      ; 0.731      ;
; 0.318  ; SPI_MASTER_DEVICE:mbed_instant|data_in[7]   ; SPI_MASTER_DEVICE:mbed_instant|data_in[8]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.714      ;
; 0.324  ; SPI_MASTER_DEVICE:mbed_instant|data_in[10]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[11]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.708      ;
; 0.338  ; SPI_MASTER_DEVICE:mbed_instant|data_in[0]   ; SPI_MASTER_DEVICE:mbed_instant|data_in[1]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.694      ;
; 0.351  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.681      ;
; 0.355  ; SPI_MASTER_DEVICE:mbed_instant|data_in[7]   ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[7]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.677      ;
; 0.355  ; SPI_MASTER_DEVICE:mbed_instant|data_in[10]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[10] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 0.679      ;
; 0.355  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.677      ;
; 0.356  ; SPI_MASTER_DEVICE:mbed_instant|data_in[6]   ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[6]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.004      ; 0.680      ;
; 0.357  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.675      ;
; 0.364  ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|data_out[15]      ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.007      ; 0.675      ;
; 0.368  ; SPI_MASTER_DEVICE:mbed_instant|data_in[3]   ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.664      ;
; 0.369  ; SPI_MASTER_DEVICE:mbed_instant|data_in[11]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[11] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.003      ; 0.666      ;
; 0.371  ; SPI_MASTER_DEVICE:mbed_instant|data_in[9]   ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[9]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 0.663      ;
; 0.372  ; SPI_MASTER_DEVICE:mbed_instant|data_in[1]   ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 0.662      ;
; 0.394  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[15]      ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.007     ; 0.631      ;
; 0.418  ; SPI_MASTER_DEVICE:mbed_instant|data_in[3]   ; SPI_MASTER_DEVICE:mbed_instant|data_in[4]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.614      ;
; 0.430  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.602      ;
; 0.433  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.599      ;
; 0.504  ; SPI_MASTER_DEVICE:mbed_instant|data_in[13]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[14]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.528      ;
; 0.509  ; SPI_MASTER_DEVICE:mbed_instant|data_in[4]   ; SPI_MASTER_DEVICE:mbed_instant|data_in[5]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.523      ;
; 0.510  ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|data_out[12]      ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.522      ;
; 0.512  ; FIFO:FIFO_ADC0|out[10]                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.003     ; 0.517      ;
; 0.512  ; SPI_MASTER_DEVICE:mbed_instant|data_in[12]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[13]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.520      ;
; 0.513  ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|data_out[14]      ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.519      ;
; 0.513  ; SPI_MASTER_DEVICE:mbed_instant|data_in[8]   ; SPI_MASTER_DEVICE:mbed_instant|data_in[9]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.519      ;
; 0.513  ; SPI_MASTER_DEVICE:mbed_instant|data_in[11]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[12]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.519      ;
; 0.515  ; SPI_MASTER_DEVICE:mbed_instant|data_in[9]   ; SPI_MASTER_DEVICE:mbed_instant|data_in[10]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.517      ;
; 0.522  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10]      ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.510      ;
+--------+---------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'counter'                                                                                   ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; 0.301 ; auto_sample[1] ; auto_sample[4] ; counter      ; counter     ; 1.000        ; 0.000      ; 0.731      ;
; 0.318 ; auto_sample[0] ; auto_sample[4] ; counter      ; counter     ; 1.000        ; 0.000      ; 0.714      ;
; 0.336 ; auto_sample[1] ; auto_sample[3] ; counter      ; counter     ; 1.000        ; 0.000      ; 0.696      ;
; 0.353 ; auto_sample[2] ; auto_sample[4] ; counter      ; counter     ; 1.000        ; 0.000      ; 0.679      ;
; 0.353 ; auto_sample[0] ; auto_sample[3] ; counter      ; counter     ; 1.000        ; 0.000      ; 0.679      ;
; 0.368 ; auto_sample[3] ; auto_sample[4] ; counter      ; counter     ; 1.000        ; 0.000      ; 0.664      ;
; 0.371 ; auto_sample[1] ; auto_sample[2] ; counter      ; counter     ; 1.000        ; 0.000      ; 0.661      ;
; 0.388 ; auto_sample[2] ; auto_sample[3] ; counter      ; counter     ; 1.000        ; 0.000      ; 0.644      ;
; 0.388 ; auto_sample[0] ; auto_sample[2] ; counter      ; counter     ; 1.000        ; 0.000      ; 0.644      ;
; 0.434 ; auto_sample[3] ; sample         ; counter      ; counter     ; 1.000        ; -0.003     ; 0.595      ;
; 0.477 ; auto_sample[4] ; sample         ; counter      ; counter     ; 1.000        ; -0.003     ; 0.552      ;
; 0.508 ; auto_sample[3] ; auto_sample[3] ; counter      ; counter     ; 1.000        ; 0.000      ; 0.524      ;
; 0.511 ; auto_sample[1] ; auto_sample[1] ; counter      ; counter     ; 1.000        ; 0.000      ; 0.521      ;
; 0.523 ; auto_sample[0] ; auto_sample[1] ; counter      ; counter     ; 1.000        ; 0.000      ; 0.509      ;
; 0.526 ; auto_sample[2] ; auto_sample[2] ; counter      ; counter     ; 1.000        ; 0.000      ; 0.506      ;
; 0.637 ; auto_sample[4] ; auto_sample[4] ; counter      ; counter     ; 1.000        ; 0.000      ; 0.395      ;
; 0.665 ; auto_sample[0] ; auto_sample[0] ; counter      ; counter     ; 1.000        ; 0.000      ; 0.367      ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                           ;
+--------+----------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.370  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.064      ; 0.367      ;
; 0.397  ; FIFO:FIFO_ADC0|clock                   ; FIFO:FIFO_ADC0|clock                   ; FIFO:FIFO_ADC0|clock                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.091      ; 0.367      ;
; 0.431  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.125      ; 0.367      ;
; 0.431  ; counter                                ; counter                                ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.125      ; 0.367      ;
; 0.870  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.064      ; 0.367      ;
; 0.897  ; FIFO:FIFO_ADC0|clock                   ; FIFO:FIFO_ADC0|clock                   ; FIFO:FIFO_ADC0|clock                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.091      ; 0.367      ;
; 0.931  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.125      ; 0.367      ;
; 0.931  ; counter                                ; counter                                ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.125      ; 0.367      ;
; 24.071 ; usonic[1]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.961      ;
; 24.083 ; usonic[0]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.949      ;
; 24.106 ; usonic[1]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.926      ;
; 24.118 ; usonic[0]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.914      ;
; 24.123 ; usonic[2]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.909      ;
; 24.141 ; usonic[1]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.891      ;
; 24.153 ; usonic[0]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.879      ;
; 24.158 ; usonic[2]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.874      ;
; 24.176 ; usonic[1]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.856      ;
; 24.188 ; usonic[0]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.844      ;
; 24.193 ; usonic[2]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.839      ;
; 24.196 ; usonic[3]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.836      ;
; 24.211 ; usonic[1]                              ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.821      ;
; 24.223 ; usonic[0]                              ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.809      ;
; 24.228 ; usonic[2]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.804      ;
; 24.231 ; usonic[3]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.801      ;
; 24.246 ; usonic[1]                              ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.786      ;
; 24.246 ; usonic[4]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.786      ;
; 24.258 ; usonic[0]                              ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.774      ;
; 24.263 ; usonic[2]                              ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.769      ;
; 24.266 ; usonic[5]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.766      ;
; 24.266 ; usonic[3]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.766      ;
; 24.281 ; usonic[1]                              ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.751      ;
; 24.281 ; usonic[4]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.751      ;
; 24.293 ; usonic[0]                              ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.739      ;
; 24.298 ; usonic[2]                              ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.734      ;
; 24.301 ; usonic[5]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.731      ;
; 24.301 ; usonic[3]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.731      ;
; 24.316 ; usonic[6]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.716      ;
; 24.316 ; usonic[4]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.716      ;
; 24.333 ; usonic[2]                              ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.699      ;
; 24.335 ; usonic[7]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.697      ;
; 24.336 ; usonic[5]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.696      ;
; 24.336 ; usonic[3]                              ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.696      ;
; 24.351 ; usonic[6]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.681      ;
; 24.351 ; usonic[4]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.681      ;
; 24.370 ; usonic[7]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.662      ;
; 24.371 ; usonic[5]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.661      ;
; 24.371 ; usonic[3]                              ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.661      ;
; 24.375 ; usonic[1]                              ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.657      ;
; 24.386 ; usonic[8]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.646      ;
; 24.386 ; usonic[6]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.646      ;
; 24.386 ; usonic[4]                              ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.646      ;
; 24.387 ; usonic[0]                              ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.645      ;
; 24.510 ; usonic[7]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.522      ;
; 24.511 ; usonic[5]                              ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.521      ;
; 24.511 ; usonic[3]                              ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.521      ;
; 24.515 ; usonic[1]                              ; usonic[1]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.517      ;
; 24.522 ; usonic[0]                              ; usonic[1]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.510      ;
; 24.524 ; usonic[8]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.508      ;
; 24.524 ; usonic[6]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.508      ;
; 24.524 ; usonic[4]                              ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.508      ;
; 24.526 ; usonic[2]                              ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.506      ;
; 24.639 ; usonic[9]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.393      ;
; 24.665 ; usonic[0]                              ; usonic[0]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.367      ;
+--------+----------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'FIFO:FIFO_ADC0|clock'                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                                                                 ; Launch Clock                            ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------+----------------------+--------------+------------+------------+
; -1.211 ; rd                                               ; FIFO:FIFO_ADC0|dffr1                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.454      ; 0.395      ;
; -1.089 ; on                                               ; FIFO:FIFO_ADC0|dffr1                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.454      ; 0.517      ;
; 0.215  ; FIFO:FIFO_ADC0|rd_reg[1]                         ; FIFO:FIFO_ADC0|rd_reg[1]                                                                                ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; FIFO:FIFO_ADC0|rd_reg[4]                         ; FIFO:FIFO_ADC0|rd_reg[4]                                                                                ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; FIFO:FIFO_ADC0|empty_reg                         ; FIFO:FIFO_ADC0|empty_reg                                                                                ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.367      ;
; 0.256  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; FIFO:FIFO_ADC0|regarray~6                                                                               ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.018     ; 0.390      ;
; 0.257  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[36]                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.018     ; 0.391      ;
; 0.257  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[38]                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.018     ; 0.391      ;
; 0.258  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[39]                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.019     ; 0.391      ;
; 0.260  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[26]                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.018     ; 0.394      ;
; 0.260  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0|regarray~5                                                                               ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.018     ; 0.394      ;
; 0.260  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[33]                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.018     ; 0.394      ;
; 0.261  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[35]                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.019     ; 0.394      ;
; 0.262  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; FIFO:FIFO_ADC0|regarray~4                                                                               ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.018     ; 0.396      ;
; 0.264  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; FIFO:FIFO_ADC0|regarray~3                                                                               ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.018     ; 0.398      ;
; 0.281  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_datain_reg0 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.039      ; 0.458      ;
; 0.286  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a8~porta_datain_reg0  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.039      ; 0.463      ;
; 0.291  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a2~porta_datain_reg0  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.039      ; 0.468      ;
; 0.335  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; FIFO:FIFO_ADC0|regarray~9                                                                               ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.020     ; 0.467      ;
; 0.336  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; FIFO:FIFO_ADC0|regarray~11                                                                              ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.021     ; 0.467      ;
; 0.342  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[29]                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.016     ; 0.478      ;
; 0.342  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; FIFO:FIFO_ADC0|regarray~12                                                                              ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.018     ; 0.476      ;
; 0.342  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; FIFO:FIFO_ADC0|regarray~14                                                                              ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.018     ; 0.476      ;
; 0.344  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[27]                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.021     ; 0.475      ;
; 0.344  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[30]                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.018     ; 0.478      ;
; 0.344  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[31]                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.021     ; 0.475      ;
; 0.345  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; FIFO:FIFO_ADC0|regarray~8                                                                               ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.021     ; 0.476      ;
; 0.346  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[37]                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.019     ; 0.479      ;
; 0.348  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; FIFO:FIFO_ADC0|regarray~10                                                                              ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.018     ; 0.482      ;
; 0.349  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[32]                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.019     ; 0.482      ;
; 0.350  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; FIFO:FIFO_ADC0|regarray~7                                                                               ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.018     ; 0.484      ;
; 0.359  ; FIFO:FIFO_ADC0|wr_reg[0]                         ; FIFO:FIFO_ADC0|wr_reg[0]                                                                                ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; FIFO:FIFO_ADC0|wr_reg[1]                         ; FIFO:FIFO_ADC0|wr_reg[1]                                                                                ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.512      ;
; 0.371  ; FIFO:FIFO_ADC0|wr_reg[2]                         ; FIFO:FIFO_ADC0|wr_reg[2]                                                                                ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.523      ;
; 0.409  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a3~porta_datain_reg0  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.050      ; 0.597      ;
; 0.416  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[33]         ; FIFO:FIFO_ADC0|out[9]                                                                                   ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.009     ; 0.559      ;
; 0.416  ; FIFO:FIFO_ADC0|dffr2                             ; FIFO:FIFO_ADC0|rd_reg[1]                                                                                ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.568      ;
; 0.422  ; FIFO:FIFO_ADC0|dffr1                             ; FIFO:FIFO_ADC0|dffr2                                                                                    ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.574      ;
; 0.423  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[34]                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.021     ; 0.554      ;
; 0.430  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[28]                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.021     ; 0.561      ;
; 0.433  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[25]                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.019     ; 0.566      ;
; 0.452  ; FIFO:FIFO_ADC0|wr_reg[5]                         ; FIFO:FIFO_ADC0|wr_reg[5]                                                                                ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.604      ;
; 0.456  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a6~porta_datain_reg0  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.014      ; 0.608      ;
; 0.460  ; FIFO:FIFO_ADC0|wr_reg[10]                        ; FIFO:FIFO_ADC0|wr_reg[10]                                                                               ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.612      ;
; 0.460  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; FIFO:FIFO_ADC0|regarray~1                                                                               ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.017     ; 0.595      ;
; 0.461  ; FIFO:FIFO_ADC0|regarray~13                       ; FIFO:FIFO_ADC0|out[13]                                                                                  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.008     ; 0.605      ;
; 0.462  ; FIFO:FIFO_ADC0|wr_reg[7]                         ; FIFO:FIFO_ADC0|wr_reg[7]                                                                                ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.614      ;
; 0.463  ; FIFO:FIFO_ADC0|wr_reg[4]                         ; FIFO:FIFO_ADC0|wr_reg[4]                                                                                ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.615      ;
; 0.465  ; FIFO:FIFO_ADC0|wr_reg[8]                         ; FIFO:FIFO_ADC0|wr_reg[8]                                                                                ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.617      ;
; 0.473  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a9~porta_datain_reg0  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.004      ; 0.615      ;
; 0.473  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; FIFO:FIFO_ADC0|regarray~13                                                                              ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.025     ; 0.600      ;
; 0.474  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a7~porta_datain_reg0  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.002     ; 0.610      ;
; 0.482  ; FIFO:FIFO_ADC0|dffr2                             ; FIFO:FIFO_ADC0|rd_reg[4]                                                                                ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.001      ; 0.635      ;
; 0.492  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a4~porta_datain_reg0  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.044      ; 0.674      ;
; 0.494  ; FIFO:FIFO_ADC0|wr_reg[11]                        ; FIFO:FIFO_ADC0|wr_reg[11]                                                                               ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.646      ;
; 0.495  ; FIFO:FIFO_ADC0|wr_reg[3]                         ; FIFO:FIFO_ADC0|wr_reg[4]                                                                                ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.647      ;
; 0.496  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[29]         ; FIFO:FIFO_ADC0|out[5]                                                                                   ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.003      ; 0.651      ;
; 0.497  ; FIFO:FIFO_ADC0|wr_reg[0]                         ; FIFO:FIFO_ADC0|wr_reg[1]                                                                                ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.649      ;
; 0.498  ; FIFO:FIFO_ADC0|wr_reg[1]                         ; FIFO:FIFO_ADC0|wr_reg[2]                                                                                ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.650      ;
; 0.499  ; FIFO:FIFO_ADC0|wr_reg[9]                         ; FIFO:FIFO_ADC0|wr_reg[10]                                                                               ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.651      ;
; 0.500  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[27]         ; FIFO:FIFO_ADC0|out[3]                                                                                   ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.009      ; 0.661      ;
; 0.506  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a13~porta_datain_reg0 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.032      ; 0.676      ;
; 0.513  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a11~porta_datain_reg0 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.033      ; 0.684      ;
; 0.516  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_datain_reg0  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.031      ; 0.685      ;
; 0.525  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[28]         ; FIFO:FIFO_ADC0|out[4]                                                                                   ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.009      ; 0.686      ;
; 0.530  ; FIFO:FIFO_ADC0|wr_reg[3]                         ; FIFO:FIFO_ADC0|wr_reg[5]                                                                                ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.682      ;
; 0.532  ; FIFO:FIFO_ADC0|wr_reg[0]                         ; FIFO:FIFO_ADC0|wr_reg[2]                                                                                ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.684      ;
; 0.534  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[30]         ; FIFO:FIFO_ADC0|out[6]                                                                                   ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.005     ; 0.681      ;
; 0.536  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a5~porta_datain_reg0  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.035      ; 0.709      ;
; 0.543  ; FIFO:FIFO_ADC0|regarray~5                        ; FIFO:FIFO_ADC0|out[5]                                                                                   ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.005      ; 0.700      ;
; 0.546  ; FIFO:FIFO_ADC0|wr_reg[2]                         ; FIFO:FIFO_ADC0|wr_reg[4]                                                                                ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.698      ;
; 0.554  ; FIFO:FIFO_ADC0|wr_reg[6]                         ; FIFO:FIFO_ADC0|wr_reg[7]                                                                                ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.706      ;
; 0.556  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; FIFO:FIFO_ADC0|regarray~15                                                                              ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.025     ; 0.683      ;
; 0.562  ; FIFO:FIFO_ADC0|wr_reg[4]                         ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[9]                                                                 ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.003     ; 0.711      ;
; 0.564  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a14~porta_datain_reg0 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.018      ; 0.720      ;
; 0.567  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[35]         ; FIFO:FIFO_ADC0|out[11]                                                                                  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.017     ; 0.702      ;
; 0.568  ; FIFO:FIFO_ADC0|regarray~15                       ; FIFO:FIFO_ADC0|out[15]                                                                                  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.008     ; 0.712      ;
; 0.568  ; FIFO:FIFO_ADC0|dffr1                             ; FIFO:FIFO_ADC0|rd_reg[1]                                                                                ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.720      ;
; 0.568  ; FIFO:FIFO_ADC0|wr_reg[1]                         ; FIFO:FIFO_ADC0|wr_reg[4]                                                                                ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.720      ;
; 0.571  ; FIFO:FIFO_ADC0|regarray~4                        ; FIFO:FIFO_ADC0|out[4]                                                                                   ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.006      ; 0.729      ;
; 0.575  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[32]         ; FIFO:FIFO_ADC0|out[8]                                                                                   ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.017     ; 0.710      ;
; 0.575  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[37]         ; FIFO:FIFO_ADC0|out[13]                                                                                  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.014     ; 0.713      ;
; 0.575  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a12~porta_datain_reg0 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.010      ; 0.723      ;
; 0.576  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; FIFO:FIFO_ADC0|regarray~2                                                                               ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.028     ; 0.700      ;
; 0.577  ; FIFO:FIFO_ADC0|regarray~3                        ; FIFO:FIFO_ADC0|out[3]                                                                                   ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.006      ; 0.735      ;
; 0.578  ; FIFO:FIFO_ADC0|regarray~9                        ; FIFO:FIFO_ADC0|out[9]                                                                                   ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.007     ; 0.723      ;
; 0.580  ; FIFO:FIFO_ADC0|wr_reg[2]                         ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a2~porta_address_reg2 ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.034      ; 0.752      ;
; 0.581  ; FIFO:FIFO_ADC0|rd_reg[1]                         ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~portb_address_reg1 ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.057      ; 0.776      ;
; 0.581  ; FIFO:FIFO_ADC0|wr_reg[2]                         ; FIFO:FIFO_ADC0|wr_reg[5]                                                                                ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.733      ;
; 0.584  ; FIFO:FIFO_ADC0|wr_reg[2]                         ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[5]                                                                 ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.003     ; 0.733      ;
; 0.588  ; FIFO:FIFO_ADC0|wr_reg[3]                         ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a2~porta_address_reg3 ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.034      ; 0.760      ;
; 0.589  ; FIFO:FIFO_ADC0|wr_reg[6]                         ; FIFO:FIFO_ADC0|wr_reg[8]                                                                                ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.741      ;
; 0.593  ; FIFO:FIFO_ADC0|wr_reg[0]                         ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a2~porta_address_reg0 ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.034      ; 0.765      ;
; 0.594  ; FIFO:FIFO_ADC0|regarray~11                       ; FIFO:FIFO_ADC0|out[11]                                                                                  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.015     ; 0.731      ;
; 0.599  ; FIFO:FIFO_ADC0|wr_reg[1]                         ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a2~porta_address_reg1 ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.034      ; 0.771      ;
; 0.600  ; FIFO:FIFO_ADC0|wr_reg[7]                         ; FIFO:FIFO_ADC0|wr_reg[8]                                                                                ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.752      ;
; 0.601  ; FIFO:FIFO_ADC0|wr_reg[4]                         ; FIFO:FIFO_ADC0|wr_reg[5]                                                                                ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.753      ;
; 0.602  ; FIFO:FIFO_ADC0|wr_reg[5]                         ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a2~porta_address_reg5 ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.034      ; 0.774      ;
; 0.602  ; FIFO:FIFO_ADC0|wr_reg[0]                         ; FIFO:FIFO_ADC0|wr_reg[4]                                                                                ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.754      ;
; 0.603  ; FIFO:FIFO_ADC0|wr_reg[1]                         ; FIFO:FIFO_ADC0|wr_reg[5]                                                                                ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.755      ;
+--------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------+----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'                                                                                                                                         ;
+--------+-----------+--------------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                          ; Launch Clock                            ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; -1.003 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in[8]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 0.599      ;
; -0.972 ; rd        ; SPI_MASTER_DEVICE:mbed_instant|data_in[4]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 0.630      ;
; -0.972 ; rd        ; SPI_MASTER_DEVICE:mbed_instant|data_in[9]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 0.630      ;
; -0.971 ; rd        ; SPI_MASTER_DEVICE:mbed_instant|data_in[10]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 0.631      ;
; -0.971 ; rd        ; SPI_MASTER_DEVICE:mbed_instant|data_in[11]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 0.631      ;
; -0.967 ; rd        ; SPI_MASTER_DEVICE:mbed_instant|data_in[14]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 0.635      ;
; -0.966 ; rd        ; SPI_MASTER_DEVICE:mbed_instant|data_in[5]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 0.636      ;
; -0.964 ; rd        ; SPI_MASTER_DEVICE:mbed_instant|data_in[12]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 0.638      ;
; -0.964 ; rd        ; SPI_MASTER_DEVICE:mbed_instant|data_in[13]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 0.638      ;
; -0.925 ; rd        ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 0.677      ;
; -0.921 ; rd        ; SPI_MASTER_DEVICE:mbed_instant|data_in[6]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 0.681      ;
; -0.920 ; rd        ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 0.682      ;
; -0.919 ; rd        ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 0.683      ;
; -0.916 ; rd        ; SPI_MASTER_DEVICE:mbed_instant|data_in[1]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 0.686      ;
; -0.882 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in[9]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 0.720      ;
; -0.882 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in[10]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 0.720      ;
; -0.881 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in[11]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 0.721      ;
; -0.877 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in[5]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 0.725      ;
; -0.875 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in[12]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 0.727      ;
; -0.875 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in[13]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 0.727      ;
; -0.845 ; rd        ; SPI_MASTER_DEVICE:mbed_instant|data_in[2]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 0.757      ;
; -0.839 ; rd        ; SPI_MASTER_DEVICE:mbed_instant|data_in[8]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 0.763      ;
; -0.835 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in[4]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 0.767      ;
; -0.830 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in[14]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 0.772      ;
; -0.808 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.443      ; 0.787      ;
; -0.767 ; rd        ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 0.835      ;
; -0.767 ; rd        ; SPI_MASTER_DEVICE:mbed_instant|data_in[3]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 0.835      ;
; -0.763 ; rd        ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.443      ; 0.832      ;
; -0.761 ; rd        ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 0.841      ;
; -0.733 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_out[15]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.443      ; 0.862      ;
; -0.668 ; rd        ; SPI_MASTER_DEVICE:mbed_instant|data_in[7]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 0.934      ;
; -0.564 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in[0]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 1.038      ;
; -0.542 ; rd        ; SPI_MASTER_DEVICE:mbed_instant|data_in[0]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 1.060      ;
; -0.437 ; rd        ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 1.165      ;
; -0.437 ; rd        ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 1.165      ;
; -0.437 ; rd        ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 1.165      ;
; -0.437 ; rd        ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 1.165      ;
; -0.437 ; rd        ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 1.165      ;
; -0.437 ; rd        ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 1.165      ;
; -0.437 ; rd        ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 1.165      ;
; -0.426 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in[7]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 1.176      ;
; -0.394 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 1.208      ;
; -0.394 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 1.208      ;
; -0.394 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 1.208      ;
; -0.394 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 1.208      ;
; -0.394 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 1.208      ;
; -0.394 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 1.208      ;
; -0.394 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 1.208      ;
; -0.314 ; on        ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 1.288      ;
; -0.314 ; on        ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 1.288      ;
; -0.314 ; on        ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 1.288      ;
; -0.314 ; on        ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 1.288      ;
; -0.314 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in[1]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 1.288      ;
; -0.314 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in[2]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 1.288      ;
; -0.314 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in[3]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 1.288      ;
; -0.314 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in[6]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 1.288      ;
; -0.304 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.453      ; 1.301      ;
; -0.275 ; on        ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.450      ; 1.327      ;
; -0.262 ; rd        ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.453      ; 1.343      ;
; -0.248 ; rd        ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.452      ; 1.356      ;
; -0.248 ; rd        ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.452      ; 1.356      ;
; -0.248 ; rd        ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.452      ; 1.356      ;
; -0.248 ; rd        ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.452      ; 1.356      ;
; -0.248 ; rd        ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.452      ; 1.356      ;
; -0.248 ; rd        ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.452      ; 1.356      ;
; -0.238 ; rd        ; SPI_MASTER_DEVICE:mbed_instant|data_out[14]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.436      ; 1.350      ;
; -0.237 ; rd        ; SPI_MASTER_DEVICE:mbed_instant|data_out[12]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.436      ; 1.351      ;
; -0.237 ; rd        ; SPI_MASTER_DEVICE:mbed_instant|data_out[13]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.436      ; 1.351      ;
; -0.236 ; rd        ; SPI_MASTER_DEVICE:mbed_instant|data_out[11]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.436      ; 1.352      ;
; -0.211 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_out[13]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.436      ; 1.377      ;
; -0.211 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_out[11]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.436      ; 1.377      ;
; -0.205 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.452      ; 1.399      ;
; -0.205 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.452      ; 1.399      ;
; -0.205 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.452      ; 1.399      ;
; -0.205 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.452      ; 1.399      ;
; -0.205 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.452      ; 1.399      ;
; -0.205 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.452      ; 1.399      ;
; -0.200 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_out[14]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.436      ; 1.388      ;
; -0.199 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_out[12]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.436      ; 1.389      ;
; -0.155 ; rd        ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.454      ; 1.451      ;
; -0.153 ; rd        ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.453      ; 1.452      ;
; -0.129 ; rd        ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.436      ; 1.459      ;
; -0.126 ; rd        ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.436      ; 1.462      ;
; -0.125 ; rd        ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.436      ; 1.463      ;
; -0.112 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.454      ; 1.494      ;
; -0.110 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.453      ; 1.495      ;
; -0.100 ; rd        ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.451      ; 1.503      ;
; -0.091 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.436      ; 1.497      ;
; -0.088 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.436      ; 1.500      ;
; -0.087 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.436      ; 1.501      ;
; -0.062 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.451      ; 1.541      ;
; -0.057 ; rd        ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.406      ; 1.501      ;
; -0.056 ; rd        ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.406      ; 1.502      ;
; -0.055 ; rd        ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.406      ; 1.503      ;
; -0.054 ; rd        ; SPI_MASTER_DEVICE:mbed_instant|data_out[10]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.406      ; 1.504      ;
; -0.019 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.406      ; 1.539      ;
; -0.018 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.406      ; 1.540      ;
; -0.017 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.406      ; 1.541      ;
; -0.016 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_out[10]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.406      ; 1.542      ;
; 0.018  ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.406      ; 1.576      ;
+--------+-----------+--------------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                            ;
+--------+----------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.051 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.125      ; 0.367      ;
; -0.051 ; counter                                ; counter                                ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.125      ; 0.367      ;
; -0.017 ; FIFO:FIFO_ADC0|clock                   ; FIFO:FIFO_ADC0|clock                   ; FIFO:FIFO_ADC0|clock                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.091      ; 0.367      ;
; 0.010  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 0.367      ;
; 0.215  ; usonic[0]                              ; usonic[0]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.241  ; usonic[9]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.354  ; usonic[2]                              ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.506      ;
; 0.356  ; usonic[4]                              ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; usonic[6]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; usonic[8]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.358  ; usonic[0]                              ; usonic[1]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.365  ; usonic[1]                              ; usonic[1]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.517      ;
; 0.369  ; usonic[3]                              ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; usonic[5]                              ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; usonic[7]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.449  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.125      ; 0.367      ;
; 0.449  ; counter                                ; counter                                ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.125      ; 0.367      ;
; 0.483  ; FIFO:FIFO_ADC0|clock                   ; FIFO:FIFO_ADC0|clock                   ; FIFO:FIFO_ADC0|clock                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.091      ; 0.367      ;
; 0.493  ; usonic[0]                              ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.645      ;
; 0.494  ; usonic[8]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.646      ;
; 0.494  ; usonic[4]                              ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.646      ;
; 0.494  ; usonic[6]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.646      ;
; 0.505  ; usonic[1]                              ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.509  ; usonic[3]                              ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509  ; usonic[5]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.510  ; usonic[7]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.662      ;
; 0.510  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.064      ; 0.367      ;
; 0.529  ; usonic[4]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.681      ;
; 0.529  ; usonic[6]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.681      ;
; 0.544  ; usonic[3]                              ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.544  ; usonic[5]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.545  ; usonic[7]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.697      ;
; 0.547  ; usonic[2]                              ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.699      ;
; 0.564  ; usonic[4]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.716      ;
; 0.564  ; usonic[6]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.716      ;
; 0.579  ; usonic[3]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.579  ; usonic[5]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.582  ; usonic[2]                              ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.734      ;
; 0.587  ; usonic[0]                              ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.739      ;
; 0.599  ; usonic[4]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.751      ;
; 0.599  ; usonic[1]                              ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.751      ;
; 0.614  ; usonic[3]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.766      ;
; 0.614  ; usonic[5]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.766      ;
; 0.617  ; usonic[2]                              ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.769      ;
; 0.622  ; usonic[0]                              ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.774      ;
; 0.634  ; usonic[4]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.634  ; usonic[1]                              ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.649  ; usonic[3]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.801      ;
; 0.652  ; usonic[2]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.804      ;
; 0.657  ; usonic[0]                              ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.809      ;
; 0.669  ; usonic[1]                              ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.821      ;
; 0.684  ; usonic[3]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.836      ;
; 0.687  ; usonic[2]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.839      ;
; 0.692  ; usonic[0]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.844      ;
; 0.704  ; usonic[1]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.856      ;
; 0.722  ; usonic[2]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.874      ;
; 0.727  ; usonic[0]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.879      ;
; 0.739  ; usonic[1]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.891      ;
; 0.757  ; usonic[2]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.909      ;
; 0.762  ; usonic[0]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.914      ;
; 0.774  ; usonic[1]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.926      ;
; 0.797  ; usonic[0]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.949      ;
; 0.809  ; usonic[1]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.961      ;
+--------+----------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'                                                                                                                                                                         ;
+-------+---------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                          ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.215 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.389      ;
; 0.240 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14] ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11] ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.395      ;
; 0.246 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.398      ;
; 0.257 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.409      ;
; 0.259 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.411      ;
; 0.260 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.412      ;
; 0.308 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.018      ; 0.478      ;
; 0.310 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.018      ; 0.480      ;
; 0.313 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.018      ; 0.483      ;
; 0.318 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.470      ;
; 0.323 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.475      ;
; 0.337 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.004      ; 0.493      ;
; 0.339 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.004      ; 0.495      ;
; 0.363 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.515      ;
; 0.367 ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10] ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.521      ;
; 0.373 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.018      ; 0.544      ;
; 0.376 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.018      ; 0.546      ;
; 0.380 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.018      ; 0.550      ;
; 0.380 ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12] ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.532      ;
; 0.381 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.018      ; 0.551      ;
; 0.381 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.018      ; 0.551      ;
; 0.385 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.018      ; 0.555      ;
; 0.404 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.012      ; 0.568      ;
; 0.410 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.012      ; 0.574      ;
; 0.425 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.012      ; 0.589      ;
; 0.426 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.003      ; 0.581      ;
; 0.427 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.012      ; 0.591      ;
; 0.445 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.010      ; 0.607      ;
; 0.446 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.003     ; 0.595      ;
; 0.448 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.010      ; 0.610      ;
; 0.456 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.004      ; 0.612      ;
; 0.484 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.007      ; 0.643      ;
; 0.488 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.024      ; 0.664      ;
; 0.488 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.007      ; 0.647      ;
; 0.490 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.024      ; 0.666      ;
; 0.495 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.647      ;
; 0.502 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.035      ; 0.689      ;
; 0.502 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.005      ; 0.659      ;
; 0.516 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.020      ; 0.688      ;
; 0.518 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.670      ;
; 0.521 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.046      ; 0.719      ;
; 0.521 ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13] ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.673      ;
; 0.523 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.675      ;
; 0.537 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.689      ;
; 0.548 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.005      ; 0.705      ;
; 0.560 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.004     ; 0.708      ;
; 0.561 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.004      ; 0.717      ;
; 0.565 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.010      ; 0.727      ;
; 0.566 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.010      ; 0.728      ;
; 0.575 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.024      ; 0.751      ;
; 0.579 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.024      ; 0.755      ;
; 0.601 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.753      ;
; 0.602 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.754      ;
; 0.615 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.024      ; 0.791      ;
; 0.622 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.039      ; 0.813      ;
; 0.622 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.004      ; 0.778      ;
; 0.627 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.004      ; 0.783      ;
; 0.629 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.004      ; 0.785      ;
; 0.631 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.004      ; 0.787      ;
; 0.633 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.004      ; 0.789      ;
; 0.634 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.004      ; 0.790      ;
; 0.636 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.026      ; 0.814      ;
; 0.637 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.004      ; 0.793      ;
; 0.638 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.004      ; 0.794      ;
; 0.639 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.004      ; 0.795      ;
; 0.639 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.004      ; 0.795      ;
; 0.640 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.004      ; 0.796      ;
; 0.640 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.004      ; 0.796      ;
; 0.659 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.811      ;
; 0.661 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.813      ;
; 0.693 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.845      ;
; 0.722 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.874      ;
; 0.723 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.875      ;
; 0.724 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.876      ;
; 0.725 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.877      ;
; 0.727 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.031      ; 0.910      ;
; 0.728 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.880      ;
; 0.730 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.882      ;
; 0.735 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.018      ; 0.905      ;
; 0.739 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.891      ;
; 0.741 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.018      ; 0.911      ;
; 0.753 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.018      ; 0.923      ;
; 0.757 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.018      ; 0.927      ;
; 0.757 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.018      ; 0.927      ;
; 0.757 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.021      ; 0.930      ;
; 0.758 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.021      ; 0.931      ;
; 0.759 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.004      ; 0.915      ;
; 0.760 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.018      ; 0.930      ;
+-------+---------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'counter'                                                                                    ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; auto_sample[0] ; auto_sample[0] ; counter      ; counter     ; 0.000        ; 0.000      ; 0.367      ;
; 0.243 ; auto_sample[4] ; auto_sample[4] ; counter      ; counter     ; 0.000        ; 0.000      ; 0.395      ;
; 0.354 ; auto_sample[2] ; auto_sample[2] ; counter      ; counter     ; 0.000        ; 0.000      ; 0.506      ;
; 0.357 ; auto_sample[0] ; auto_sample[1] ; counter      ; counter     ; 0.000        ; 0.000      ; 0.509      ;
; 0.369 ; auto_sample[1] ; auto_sample[1] ; counter      ; counter     ; 0.000        ; 0.000      ; 0.521      ;
; 0.372 ; auto_sample[3] ; auto_sample[3] ; counter      ; counter     ; 0.000        ; 0.000      ; 0.524      ;
; 0.403 ; auto_sample[4] ; sample         ; counter      ; counter     ; 0.000        ; -0.003     ; 0.552      ;
; 0.446 ; auto_sample[3] ; sample         ; counter      ; counter     ; 0.000        ; -0.003     ; 0.595      ;
; 0.492 ; auto_sample[0] ; auto_sample[2] ; counter      ; counter     ; 0.000        ; 0.000      ; 0.644      ;
; 0.492 ; auto_sample[2] ; auto_sample[3] ; counter      ; counter     ; 0.000        ; 0.000      ; 0.644      ;
; 0.509 ; auto_sample[1] ; auto_sample[2] ; counter      ; counter     ; 0.000        ; 0.000      ; 0.661      ;
; 0.512 ; auto_sample[3] ; auto_sample[4] ; counter      ; counter     ; 0.000        ; 0.000      ; 0.664      ;
; 0.527 ; auto_sample[0] ; auto_sample[3] ; counter      ; counter     ; 0.000        ; 0.000      ; 0.679      ;
; 0.527 ; auto_sample[2] ; auto_sample[4] ; counter      ; counter     ; 0.000        ; 0.000      ; 0.679      ;
; 0.544 ; auto_sample[1] ; auto_sample[3] ; counter      ; counter     ; 0.000        ; 0.000      ; 0.696      ;
; 0.562 ; auto_sample[0] ; auto_sample[4] ; counter      ; counter     ; 0.000        ; 0.000      ; 0.714      ;
; 0.579 ; auto_sample[1] ; auto_sample[4] ; counter      ; counter     ; 0.000        ; 0.000      ; 0.731      ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'FIFO:FIFO_ADC0|clock'                                                                                                             ;
+-------+-----------+---------------------------+-----------------------------------------+----------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                   ; Launch Clock                            ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------+-----------------------------------------+----------------------+--------------+------------+------------+
; 1.445 ; rst       ; FIFO:FIFO_ADC0|rd_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.451      ; 1.038      ;
; 1.445 ; rst       ; FIFO:FIFO_ADC0|rd_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.451      ; 1.038      ;
; 1.445 ; rst       ; FIFO:FIFO_ADC0|rd_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.451      ; 1.038      ;
; 1.445 ; rst       ; FIFO:FIFO_ADC0|rd_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.451      ; 1.038      ;
; 1.445 ; rst       ; FIFO:FIFO_ADC0|rd_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.451      ; 1.038      ;
; 1.445 ; rst       ; FIFO:FIFO_ADC0|rd_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.451      ; 1.038      ;
; 1.445 ; rst       ; FIFO:FIFO_ADC0|rd_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.451      ; 1.038      ;
; 1.445 ; rst       ; FIFO:FIFO_ADC0|rd_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.451      ; 1.038      ;
; 1.445 ; rst       ; FIFO:FIFO_ADC0|rd_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.451      ; 1.038      ;
; 1.455 ; rst       ; FIFO:FIFO_ADC0|rd_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.450      ; 1.027      ;
; 1.455 ; rst       ; FIFO:FIFO_ADC0|rd_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.450      ; 1.027      ;
; 1.455 ; rst       ; FIFO:FIFO_ADC0|rd_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.450      ; 1.027      ;
; 1.520 ; rst       ; FIFO:FIFO_ADC0|full_reg   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.418      ; 0.930      ;
; 1.545 ; rst       ; FIFO:FIFO_ADC0|empty_reg  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.452      ; 0.939      ;
; 1.545 ; rst       ; FIFO:FIFO_ADC0|regarray~0 ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.452      ; 0.939      ;
; 1.563 ; rst       ; FIFO:FIFO_ADC0|wr_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.454      ; 0.923      ;
; 1.563 ; rst       ; FIFO:FIFO_ADC0|wr_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.454      ; 0.923      ;
; 1.563 ; rst       ; FIFO:FIFO_ADC0|wr_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.454      ; 0.923      ;
; 1.563 ; rst       ; FIFO:FIFO_ADC0|wr_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.454      ; 0.923      ;
; 1.563 ; rst       ; FIFO:FIFO_ADC0|wr_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.454      ; 0.923      ;
; 1.563 ; rst       ; FIFO:FIFO_ADC0|wr_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.454      ; 0.923      ;
; 1.563 ; rst       ; FIFO:FIFO_ADC0|wr_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.454      ; 0.923      ;
; 1.563 ; rst       ; FIFO:FIFO_ADC0|wr_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.454      ; 0.923      ;
; 1.563 ; rst       ; FIFO:FIFO_ADC0|wr_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.454      ; 0.923      ;
; 1.563 ; rst       ; FIFO:FIFO_ADC0|wr_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.454      ; 0.923      ;
; 1.563 ; rst       ; FIFO:FIFO_ADC0|wr_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.454      ; 0.923      ;
; 1.563 ; rst       ; FIFO:FIFO_ADC0|wr_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.454      ; 0.923      ;
+-------+-----------+---------------------------+-----------------------------------------+----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'FIFO:FIFO_ADC0|clock'                                                                                                               ;
+--------+-----------+---------------------------+-----------------------------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                   ; Launch Clock                            ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------+-----------------------------------------+----------------------+--------------+------------+------------+
; -0.683 ; rst       ; FIFO:FIFO_ADC0|wr_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.454      ; 0.923      ;
; -0.683 ; rst       ; FIFO:FIFO_ADC0|wr_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.454      ; 0.923      ;
; -0.683 ; rst       ; FIFO:FIFO_ADC0|wr_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.454      ; 0.923      ;
; -0.683 ; rst       ; FIFO:FIFO_ADC0|wr_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.454      ; 0.923      ;
; -0.683 ; rst       ; FIFO:FIFO_ADC0|wr_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.454      ; 0.923      ;
; -0.683 ; rst       ; FIFO:FIFO_ADC0|wr_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.454      ; 0.923      ;
; -0.683 ; rst       ; FIFO:FIFO_ADC0|wr_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.454      ; 0.923      ;
; -0.683 ; rst       ; FIFO:FIFO_ADC0|wr_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.454      ; 0.923      ;
; -0.683 ; rst       ; FIFO:FIFO_ADC0|wr_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.454      ; 0.923      ;
; -0.683 ; rst       ; FIFO:FIFO_ADC0|wr_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.454      ; 0.923      ;
; -0.683 ; rst       ; FIFO:FIFO_ADC0|wr_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.454      ; 0.923      ;
; -0.683 ; rst       ; FIFO:FIFO_ADC0|wr_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.454      ; 0.923      ;
; -0.665 ; rst       ; FIFO:FIFO_ADC0|empty_reg  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.452      ; 0.939      ;
; -0.665 ; rst       ; FIFO:FIFO_ADC0|regarray~0 ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.452      ; 0.939      ;
; -0.640 ; rst       ; FIFO:FIFO_ADC0|full_reg   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.418      ; 0.930      ;
; -0.575 ; rst       ; FIFO:FIFO_ADC0|rd_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.450      ; 1.027      ;
; -0.575 ; rst       ; FIFO:FIFO_ADC0|rd_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.450      ; 1.027      ;
; -0.575 ; rst       ; FIFO:FIFO_ADC0|rd_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.450      ; 1.027      ;
; -0.565 ; rst       ; FIFO:FIFO_ADC0|rd_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.451      ; 1.038      ;
; -0.565 ; rst       ; FIFO:FIFO_ADC0|rd_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.451      ; 1.038      ;
; -0.565 ; rst       ; FIFO:FIFO_ADC0|rd_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.451      ; 1.038      ;
; -0.565 ; rst       ; FIFO:FIFO_ADC0|rd_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.451      ; 1.038      ;
; -0.565 ; rst       ; FIFO:FIFO_ADC0|rd_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.451      ; 1.038      ;
; -0.565 ; rst       ; FIFO:FIFO_ADC0|rd_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.451      ; 1.038      ;
; -0.565 ; rst       ; FIFO:FIFO_ADC0|rd_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.451      ; 1.038      ;
; -0.565 ; rst       ; FIFO:FIFO_ADC0|rd_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.451      ; 1.038      ;
; -0.565 ; rst       ; FIFO:FIFO_ADC0|rd_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.451      ; 1.038      ;
+--------+-----------+---------------------------+-----------------------------------------+----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'FIFO:FIFO_ADC0|clock'                                                                                                                                                    ;
+--------+--------------+----------------+------------------+----------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                ; Clock Edge ; Target                                                                                                    ;
+--------+--------------+----------------+------------------+----------------------+------------+-----------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~portb_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~portb_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~portb_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~portb_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~portb_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a0~portb_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_m1h1:auto_generated|ram_block1a10~portb_address_reg5  ;
+--------+--------------+----------------+------------------+----------------------+------------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'                                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]       ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'                                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK|regout                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK|regout                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|data_in[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|data_in[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|data_in[10]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|data_in[10]|clk                     ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'counter'                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[0]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[0]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[2]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[3]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[3]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[4]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[4]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; sample                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; sample                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; counter|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; counter|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; counter~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; counter~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; counter~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; counter~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; sample|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; sample|clk               ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'iCLK_50'                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50 ; Rise       ; iCLK_50                                   ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO:FIFO_ADC0|clock                                ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO:FIFO_ADC0|clock                                ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK              ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK              ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK              ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK              ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter                                             ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter                                             ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; on                                                  ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; on                                                  ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rd                                                  ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rd                                                  ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rst                                                 ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rst                                                 ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[0]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[0]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[1]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[1]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[2]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[2]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[3]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[3]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[4]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[4]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[5]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[5]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[6]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[6]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[7]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[7]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[8]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[8]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]                                           ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ADC0_instant|SPI_CLK|clk                            ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ADC0_instant|SPI_CLK|clk                            ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|inclk[0] ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|inclk[0] ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|outclk   ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|outclk   ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADC0|clock|clk                                 ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADC0|clock|clk                                 ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter|clk                                         ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter|clk                                         ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; mbed_instant|SPI_CLK|clk                            ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; mbed_instant|SPI_CLK|clk                            ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; on|clk                                              ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; on|clk                                              ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rd|clk                                              ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rd|clk                                              ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rst|clk                                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rst|clk                                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[0]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[0]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[1]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[1]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[2]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[2]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[3]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[3]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[4]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[4]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[5]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[5]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[6]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[6]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[7]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[7]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[8]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[8]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]|clk                                       ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port  ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_1[*]  ; iCLK_50                                ; 5.983 ; 5.983 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[2] ; iCLK_50                                ; 5.983 ; 5.983 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iKEY[*]    ; iCLK_50                                ; 4.515 ; 4.515 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[1]   ; iCLK_50                                ; 4.515 ; 4.515 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                                ; 4.498 ; 4.498 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                                ; 4.498 ; 4.498 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 2.967 ; 2.967 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 2.967 ; 2.967 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; iSW[*]     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 3.054 ; 3.054 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[0]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 2.604 ; 2.604 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[1]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 3.054 ; 3.054 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_1[*]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 3.518 ; 3.518 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 3.518 ; 3.518 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
+------------+----------------------------------------+-------+-------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port  ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_1[*]  ; iCLK_50                                ; -5.863 ; -5.863 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[2] ; iCLK_50                                ; -5.863 ; -5.863 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iKEY[*]    ; iCLK_50                                ; -4.395 ; -4.395 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[1]   ; iCLK_50                                ; -4.395 ; -4.395 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                                ; -4.378 ; -4.378 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                                ; -4.378 ; -4.378 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.847 ; -2.847 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.847 ; -2.847 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; iSW[*]     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.484 ; -2.484 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[0]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.484 ; -2.484 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[1]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.934 ; -2.934 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_1[*]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; -3.398 ; -3.398 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; -3.398 ; -3.398 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                       ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port   ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_1[*]   ; iCLK_50                                ; 3.952 ; 3.952 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[5]  ; iCLK_50                                ; 3.952 ; 3.952 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                ; 1.870 ; 1.870 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]   ; FIFO:FIFO_ADC0|clock                   ; 4.893 ; 4.893 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  GPIO_0[5]  ; FIFO:FIFO_ADC0|clock                   ; 4.893 ; 4.893 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oHEX0_D[*]  ; FIFO:FIFO_ADC0|clock                   ; 5.696 ; 5.696 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[0] ; FIFO:FIFO_ADC0|clock                   ; 5.574 ; 5.574 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[1] ; FIFO:FIFO_ADC0|clock                   ; 5.696 ; 5.696 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[2] ; FIFO:FIFO_ADC0|clock                   ; 5.213 ; 5.213 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[3] ; FIFO:FIFO_ADC0|clock                   ; 5.597 ; 5.597 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[4] ; FIFO:FIFO_ADC0|clock                   ; 5.620 ; 5.620 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[5] ; FIFO:FIFO_ADC0|clock                   ; 5.173 ; 5.173 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[6] ; FIFO:FIFO_ADC0|clock                   ; 5.350 ; 5.350 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oHEX1_D[*]  ; FIFO:FIFO_ADC0|clock                   ; 5.290 ; 5.290 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[0] ; FIFO:FIFO_ADC0|clock                   ; 5.290 ; 5.290 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[1] ; FIFO:FIFO_ADC0|clock                   ; 4.995 ; 4.995 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[2] ; FIFO:FIFO_ADC0|clock                   ; 4.983 ; 4.983 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[3] ; FIFO:FIFO_ADC0|clock                   ; 4.864 ; 4.864 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[4] ; FIFO:FIFO_ADC0|clock                   ; 4.959 ; 4.959 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[5] ; FIFO:FIFO_ADC0|clock                   ; 4.906 ; 4.906 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[6] ; FIFO:FIFO_ADC0|clock                   ; 5.057 ; 5.057 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oHEX2_D[*]  ; FIFO:FIFO_ADC0|clock                   ; 5.937 ; 5.937 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[0] ; FIFO:FIFO_ADC0|clock                   ; 5.142 ; 5.142 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[1] ; FIFO:FIFO_ADC0|clock                   ; 5.937 ; 5.937 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[2] ; FIFO:FIFO_ADC0|clock                   ; 5.641 ; 5.641 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[3] ; FIFO:FIFO_ADC0|clock                   ; 5.116 ; 5.116 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[4] ; FIFO:FIFO_ADC0|clock                   ; 4.868 ; 4.868 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[5] ; FIFO:FIFO_ADC0|clock                   ; 4.872 ; 4.872 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[6] ; FIFO:FIFO_ADC0|clock                   ; 4.982 ; 4.982 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oHEX3_D[*]  ; FIFO:FIFO_ADC0|clock                   ; 5.778 ; 5.778 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[0] ; FIFO:FIFO_ADC0|clock                   ; 5.093 ; 5.093 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[1] ; FIFO:FIFO_ADC0|clock                   ; 4.828 ; 4.828 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[2] ; FIFO:FIFO_ADC0|clock                   ; 4.873 ; 4.873 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[3] ; FIFO:FIFO_ADC0|clock                   ; 5.361 ; 5.361 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[4] ; FIFO:FIFO_ADC0|clock                   ; 5.334 ; 5.334 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[5] ; FIFO:FIFO_ADC0|clock                   ; 5.778 ; 5.778 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[6] ; FIFO:FIFO_ADC0|clock                   ; 5.109 ; 5.109 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oLEDG[*]    ; FIFO:FIFO_ADC0|clock                   ; 4.563 ; 4.563 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oLEDG[8]   ; FIFO:FIFO_ADC0|clock                   ; 4.563 ; 4.563 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oLEDR[*]    ; FIFO:FIFO_ADC0|clock                   ; 5.261 ; 5.261 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oLEDR[16]  ; FIFO:FIFO_ADC0|clock                   ; 4.914 ; 4.914 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oLEDR[17]  ; FIFO:FIFO_ADC0|clock                   ; 5.261 ; 5.261 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.812 ; 5.812 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.812 ; 5.812 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 3.191 ;       ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; oLEDG[*]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.488 ; 4.488 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  oLEDG[0]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.488 ; 4.488 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;       ; 3.191 ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;       ; 3.191 ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.984 ; 5.984 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.984 ; 5.984 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 3.069 ;       ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.061 ; 5.061 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; oLEDR[*]    ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.352 ; 5.352 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[1]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.433 ; 4.433 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[2]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.029 ; 5.029 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[3]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.015 ; 5.015 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[4]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.352 ; 5.352 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[5]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.592 ; 4.592 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[6]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.746 ; 4.746 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[7]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.658 ; 4.658 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[8]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.294 ; 5.294 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[9]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.114 ; 4.114 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[10]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.555 ; 4.555 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[11]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.053 ; 4.053 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[12]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.735 ; 4.735 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[13]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.356 ; 4.356 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[14]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.950 ; 4.950 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[15]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.604 ; 4.604 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;       ; 3.069 ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;       ; 3.069 ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_0[*]   ; counter                                ; 4.917 ; 4.917 ; Rise       ; counter                                 ;
;  GPIO_0[5]  ; counter                                ; 4.917 ; 4.917 ; Rise       ; counter                                 ;
; oLEDG[*]    ; counter                                ; 4.587 ; 4.587 ; Rise       ; counter                                 ;
;  oLEDG[8]   ; counter                                ; 4.587 ; 4.587 ; Rise       ; counter                                 ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port   ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_1[*]   ; iCLK_50                                ; 1.870 ; 1.870 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[5]  ; iCLK_50                                ; 3.914 ; 3.914 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                ; 1.870 ; 1.870 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]   ; FIFO:FIFO_ADC0|clock                   ; 4.893 ; 4.893 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  GPIO_0[5]  ; FIFO:FIFO_ADC0|clock                   ; 4.893 ; 4.893 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oHEX0_D[*]  ; FIFO:FIFO_ADC0|clock                   ; 4.655 ; 4.655 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[0] ; FIFO:FIFO_ADC0|clock                   ; 5.064 ; 5.064 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[1] ; FIFO:FIFO_ADC0|clock                   ; 5.171 ; 5.171 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[2] ; FIFO:FIFO_ADC0|clock                   ; 4.690 ; 4.690 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[3] ; FIFO:FIFO_ADC0|clock                   ; 5.081 ; 5.081 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[4] ; FIFO:FIFO_ADC0|clock                   ; 5.110 ; 5.110 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[5] ; FIFO:FIFO_ADC0|clock                   ; 4.655 ; 4.655 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[6] ; FIFO:FIFO_ADC0|clock                   ; 4.837 ; 4.837 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oHEX1_D[*]  ; FIFO:FIFO_ADC0|clock                   ; 4.379 ; 4.379 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[0] ; FIFO:FIFO_ADC0|clock                   ; 4.795 ; 4.795 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[1] ; FIFO:FIFO_ADC0|clock                   ; 4.502 ; 4.502 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[2] ; FIFO:FIFO_ADC0|clock                   ; 4.494 ; 4.494 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[3] ; FIFO:FIFO_ADC0|clock                   ; 4.379 ; 4.379 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[4] ; FIFO:FIFO_ADC0|clock                   ; 4.464 ; 4.464 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[5] ; FIFO:FIFO_ADC0|clock                   ; 4.422 ; 4.422 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[6] ; FIFO:FIFO_ADC0|clock                   ; 4.572 ; 4.572 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oHEX2_D[*]  ; FIFO:FIFO_ADC0|clock                   ; 4.701 ; 4.701 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[0] ; FIFO:FIFO_ADC0|clock                   ; 5.054 ; 5.054 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[1] ; FIFO:FIFO_ADC0|clock                   ; 5.847 ; 5.847 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[2] ; FIFO:FIFO_ADC0|clock                   ; 5.554 ; 5.554 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[3] ; FIFO:FIFO_ADC0|clock                   ; 5.028 ; 5.028 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[4] ; FIFO:FIFO_ADC0|clock                   ; 4.701 ; 4.701 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[5] ; FIFO:FIFO_ADC0|clock                   ; 4.704 ; 4.704 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[6] ; FIFO:FIFO_ADC0|clock                   ; 4.815 ; 4.815 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oHEX3_D[*]  ; FIFO:FIFO_ADC0|clock                   ; 4.721 ; 4.721 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[0] ; FIFO:FIFO_ADC0|clock                   ; 4.989 ; 4.989 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[1] ; FIFO:FIFO_ADC0|clock                   ; 4.721 ; 4.721 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[2] ; FIFO:FIFO_ADC0|clock                   ; 4.758 ; 4.758 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[3] ; FIFO:FIFO_ADC0|clock                   ; 5.259 ; 5.259 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[4] ; FIFO:FIFO_ADC0|clock                   ; 5.228 ; 5.228 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[5] ; FIFO:FIFO_ADC0|clock                   ; 5.668 ; 5.668 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[6] ; FIFO:FIFO_ADC0|clock                   ; 5.001 ; 5.001 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oLEDG[*]    ; FIFO:FIFO_ADC0|clock                   ; 4.563 ; 4.563 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oLEDG[8]   ; FIFO:FIFO_ADC0|clock                   ; 4.563 ; 4.563 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oLEDR[*]    ; FIFO:FIFO_ADC0|clock                   ; 4.914 ; 4.914 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oLEDR[16]  ; FIFO:FIFO_ADC0|clock                   ; 4.914 ; 4.914 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oLEDR[17]  ; FIFO:FIFO_ADC0|clock                   ; 5.261 ; 5.261 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 3.191 ; 5.812 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.812 ; 5.812 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 3.191 ;       ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; oLEDG[*]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.488 ; 4.488 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  oLEDG[0]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.488 ; 4.488 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;       ; 3.191 ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;       ; 3.191 ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 3.069 ; 5.061 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.984 ; 5.984 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 3.069 ;       ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.061 ; 5.061 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; oLEDR[*]    ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.053 ; 4.053 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[1]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.433 ; 4.433 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[2]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.029 ; 5.029 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[3]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.015 ; 5.015 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[4]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.352 ; 5.352 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[5]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.592 ; 4.592 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[6]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.746 ; 4.746 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[7]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.658 ; 4.658 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[8]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.294 ; 5.294 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[9]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.114 ; 4.114 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[10]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.555 ; 4.555 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[11]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.053 ; 4.053 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[12]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.735 ; 4.735 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[13]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.356 ; 4.356 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[14]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.950 ; 4.950 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[15]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.604 ; 4.604 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;       ; 3.069 ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;       ; 3.069 ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_0[*]   ; counter                                ; 4.917 ; 4.917 ; Rise       ; counter                                 ;
;  GPIO_0[5]  ; counter                                ; 4.917 ; 4.917 ; Rise       ; counter                                 ;
; oLEDG[*]    ; counter                                ; 4.587 ; 4.587 ; Rise       ; counter                                 ;
;  oLEDG[8]   ; counter                                ; 4.587 ; 4.587 ; Rise       ; counter                                 ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; iSW[0]     ; oHEX4_D[0]  ; 6.856 ;       ;       ; 6.856 ;
; iSW[0]     ; oHEX4_D[2]  ;       ; 6.695 ; 6.695 ;       ;
; iSW[0]     ; oHEX4_D[3]  ; 6.804 ;       ;       ; 6.804 ;
; iSW[0]     ; oHEX4_D[4]  ; 6.264 ;       ;       ; 6.264 ;
; iSW[0]     ; oHEX4_D[5]  ; 6.854 ;       ;       ; 6.854 ;
; iSW[1]     ; oHEX4_D[0]  ;       ; 6.669 ; 6.669 ;       ;
; iSW[1]     ; oHEX4_D[2]  ; 6.542 ;       ;       ; 6.542 ;
; iSW[1]     ; oHEX4_D[3]  ;       ; 6.617 ; 6.617 ;       ;
; iSW[1]     ; oHEX4_D[5]  ; 6.696 ;       ;       ; 6.696 ;
; iSW[1]     ; oHEX4_D[6]  ;       ; 6.280 ; 6.280 ;       ;
; iSW[15]    ; oHEX6_D[0]  ; 5.392 ; 5.392 ; 5.392 ; 5.392 ;
; iSW[15]    ; oHEX6_D[1]  ; 5.534 ; 5.534 ; 5.534 ; 5.534 ;
; iSW[15]    ; oHEX6_D[2]  ;       ; 5.506 ; 5.506 ;       ;
; iSW[15]    ; oHEX6_D[3]  ; 5.518 ; 5.518 ; 5.518 ; 5.518 ;
; iSW[15]    ; oHEX6_D[4]  ; 5.409 ;       ;       ; 5.409 ;
; iSW[15]    ; oHEX6_D[5]  ; 5.522 ;       ;       ; 5.522 ;
; iSW[15]    ; oHEX6_D[6]  ; 5.482 ;       ;       ; 5.482 ;
; iSW[16]    ; oHEX6_D[0]  ;       ; 5.010 ; 5.010 ;       ;
; iSW[16]    ; oHEX6_D[1]  ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; iSW[16]    ; oHEX6_D[2]  ; 5.126 ;       ;       ; 5.126 ;
; iSW[16]    ; oHEX6_D[3]  ; 5.136 ; 5.136 ; 5.136 ; 5.136 ;
; iSW[16]    ; oHEX6_D[4]  ;       ; 5.026 ; 5.026 ;       ;
; iSW[16]    ; oHEX6_D[5]  ; 5.142 ;       ;       ; 5.142 ;
; iSW[16]    ; oHEX6_D[6]  ; 5.099 ; 5.099 ; 5.099 ; 5.099 ;
; iSW[17]    ; oHEX6_D[0]  ; 5.133 ; 5.133 ; 5.133 ; 5.133 ;
; iSW[17]    ; oHEX6_D[1]  ; 5.278 ;       ;       ; 5.278 ;
; iSW[17]    ; oHEX6_D[2]  ;       ; 5.243 ; 5.243 ;       ;
; iSW[17]    ; oHEX6_D[3]  ; 5.258 ; 5.258 ; 5.258 ; 5.258 ;
; iSW[17]    ; oHEX6_D[4]  ; 5.144 ;       ;       ; 5.144 ;
; iSW[17]    ; oHEX6_D[5]  ;       ; 5.261 ; 5.261 ;       ;
; iSW[17]    ; oHEX6_D[6]  ; 5.224 ; 5.224 ; 5.224 ; 5.224 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; iSW[0]     ; oHEX4_D[0]  ; 6.856 ;       ;       ; 6.856 ;
; iSW[0]     ; oHEX4_D[2]  ;       ; 6.695 ; 6.695 ;       ;
; iSW[0]     ; oHEX4_D[3]  ; 6.804 ;       ;       ; 6.804 ;
; iSW[0]     ; oHEX4_D[4]  ; 6.264 ;       ;       ; 6.264 ;
; iSW[0]     ; oHEX4_D[5]  ; 6.854 ;       ;       ; 6.854 ;
; iSW[1]     ; oHEX4_D[0]  ;       ; 6.669 ; 6.669 ;       ;
; iSW[1]     ; oHEX4_D[2]  ; 6.542 ;       ;       ; 6.542 ;
; iSW[1]     ; oHEX4_D[3]  ;       ; 6.617 ; 6.617 ;       ;
; iSW[1]     ; oHEX4_D[5]  ; 6.696 ;       ;       ; 6.696 ;
; iSW[1]     ; oHEX4_D[6]  ;       ; 6.280 ; 6.280 ;       ;
; iSW[15]    ; oHEX6_D[0]  ; 5.392 ; 5.392 ; 5.392 ; 5.392 ;
; iSW[15]    ; oHEX6_D[1]  ; 5.534 ; 5.534 ; 5.534 ; 5.534 ;
; iSW[15]    ; oHEX6_D[2]  ;       ; 5.506 ; 5.506 ;       ;
; iSW[15]    ; oHEX6_D[3]  ; 5.518 ; 5.518 ; 5.518 ; 5.518 ;
; iSW[15]    ; oHEX6_D[4]  ; 5.409 ;       ;       ; 5.409 ;
; iSW[15]    ; oHEX6_D[5]  ; 5.522 ;       ;       ; 5.522 ;
; iSW[15]    ; oHEX6_D[6]  ; 5.482 ;       ;       ; 5.482 ;
; iSW[16]    ; oHEX6_D[0]  ;       ; 5.010 ; 5.010 ;       ;
; iSW[16]    ; oHEX6_D[1]  ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; iSW[16]    ; oHEX6_D[2]  ; 5.126 ;       ;       ; 5.126 ;
; iSW[16]    ; oHEX6_D[3]  ; 5.136 ; 5.136 ; 5.136 ; 5.136 ;
; iSW[16]    ; oHEX6_D[4]  ;       ; 5.026 ; 5.026 ;       ;
; iSW[16]    ; oHEX6_D[5]  ; 5.142 ;       ;       ; 5.142 ;
; iSW[16]    ; oHEX6_D[6]  ; 5.099 ; 5.099 ; 5.099 ; 5.099 ;
; iSW[17]    ; oHEX6_D[0]  ; 5.133 ; 5.133 ; 5.133 ; 5.133 ;
; iSW[17]    ; oHEX6_D[1]  ; 5.278 ;       ;       ; 5.278 ;
; iSW[17]    ; oHEX6_D[2]  ;       ; 5.243 ; 5.243 ;       ;
; iSW[17]    ; oHEX6_D[3]  ; 5.258 ; 5.258 ; 5.258 ; 5.258 ;
; iSW[17]    ; oHEX6_D[4]  ; 5.144 ;       ;       ; 5.144 ;
; iSW[17]    ; oHEX6_D[5]  ;       ; 5.261 ; 5.261 ;       ;
; iSW[17]    ; oHEX6_D[6]  ; 5.224 ; 5.224 ; 5.224 ; 5.224 ;
+------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                       ;
+------------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                    ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                         ; -3.900    ; -1.795  ; 1.390    ; -0.870  ; -1.627              ;
;  CLKPLL_inst|altpll_component|pll|clk[0] ; 0.278     ; -0.067  ; N/A      ; N/A     ; 11.500              ;
;  FIFO:FIFO_ADC0|clock                    ; -3.900    ; -1.795  ; 1.390    ; -0.870  ; -1.627              ;
;  SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; -1.972    ; 0.215   ; N/A      ; N/A     ; -0.500              ;
;  SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; -1.797    ; -1.275  ; N/A      ; N/A     ; -0.500              ;
;  counter                                 ; -0.589    ; 0.215   ; N/A      ; N/A     ; -0.500              ;
;  iCLK_50                                 ; N/A       ; N/A     ; N/A      ; N/A     ; 10.000              ;
; Design-wide TNS                          ; -1156.082 ; -27.403 ; 0.0      ; -20.457 ; -1508.87            ;
;  CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000     ; -0.180  ; N/A      ; N/A     ; 0.000               ;
;  FIFO:FIFO_ADC0|clock                    ; -1039.646 ; -1.795  ; 0.000    ; -20.457 ; -1406.870           ;
;  SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; -59.082   ; 0.000   ; N/A      ; N/A     ; -45.000             ;
;  SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; -55.527   ; -26.073 ; N/A      ; N/A     ; -51.000             ;
;  counter                                 ; -1.827    ; 0.000   ; N/A      ; N/A     ; -6.000              ;
;  iCLK_50                                 ; N/A       ; N/A     ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------+-----------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                  ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port  ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_1[*]  ; iCLK_50                                ; 11.155 ; 11.155 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[2] ; iCLK_50                                ; 11.155 ; 11.155 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iKEY[*]    ; iCLK_50                                ; 8.137  ; 8.137  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[1]   ; iCLK_50                                ; 8.137  ; 8.137  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                                ; 7.867  ; 7.867  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                                ; 7.867  ; 7.867  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.300  ; 5.300  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.300  ; 5.300  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; iSW[*]     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.549  ; 5.549  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[0]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.691  ; 4.691  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[1]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.549  ; 5.549  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_1[*]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 6.572  ; 6.572  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 6.572  ; 6.572  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port  ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_1[*]  ; iCLK_50                                ; -5.863 ; -5.863 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[2] ; iCLK_50                                ; -5.863 ; -5.863 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iKEY[*]    ; iCLK_50                                ; -4.395 ; -4.395 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[1]   ; iCLK_50                                ; -4.395 ; -4.395 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                                ; -4.378 ; -4.378 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                                ; -4.378 ; -4.378 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.847 ; -2.847 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.847 ; -2.847 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; iSW[*]     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.484 ; -2.484 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[0]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.484 ; -2.484 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[1]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.934 ; -2.934 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_1[*]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; -3.398 ; -3.398 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; -3.398 ; -3.398 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                         ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_1[*]   ; iCLK_50                                ; 7.690  ; 7.690  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[5]  ; iCLK_50                                ; 7.690  ; 7.690  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                ; 3.544  ; 3.544  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]   ; FIFO:FIFO_ADC0|clock                   ; 8.939  ; 8.939  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  GPIO_0[5]  ; FIFO:FIFO_ADC0|clock                   ; 8.939  ; 8.939  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oHEX0_D[*]  ; FIFO:FIFO_ADC0|clock                   ; 10.925 ; 10.925 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[0] ; FIFO:FIFO_ADC0|clock                   ; 10.574 ; 10.574 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[1] ; FIFO:FIFO_ADC0|clock                   ; 10.925 ; 10.925 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[2] ; FIFO:FIFO_ADC0|clock                   ; 9.785  ; 9.785  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[3] ; FIFO:FIFO_ADC0|clock                   ; 10.707 ; 10.707 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[4] ; FIFO:FIFO_ADC0|clock                   ; 10.595 ; 10.595 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[5] ; FIFO:FIFO_ADC0|clock                   ; 9.682  ; 9.682  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[6] ; FIFO:FIFO_ADC0|clock                   ; 10.194 ; 10.194 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oHEX1_D[*]  ; FIFO:FIFO_ADC0|clock                   ; 9.997  ; 9.997  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[0] ; FIFO:FIFO_ADC0|clock                   ; 9.997  ; 9.997  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[1] ; FIFO:FIFO_ADC0|clock                   ; 9.396  ; 9.396  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[2] ; FIFO:FIFO_ADC0|clock                   ; 9.350  ; 9.350  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[3] ; FIFO:FIFO_ADC0|clock                   ; 9.119  ; 9.119  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[4] ; FIFO:FIFO_ADC0|clock                   ; 9.301  ; 9.301  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[5] ; FIFO:FIFO_ADC0|clock                   ; 9.120  ; 9.120  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[6] ; FIFO:FIFO_ADC0|clock                   ; 9.546  ; 9.546  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oHEX2_D[*]  ; FIFO:FIFO_ADC0|clock                   ; 11.252 ; 11.252 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[0] ; FIFO:FIFO_ADC0|clock                   ; 9.635  ; 9.635  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[1] ; FIFO:FIFO_ADC0|clock                   ; 11.252 ; 11.252 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[2] ; FIFO:FIFO_ADC0|clock                   ; 10.859 ; 10.859 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[3] ; FIFO:FIFO_ADC0|clock                   ; 9.523  ; 9.523  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[4] ; FIFO:FIFO_ADC0|clock                   ; 9.187  ; 9.187  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[5] ; FIFO:FIFO_ADC0|clock                   ; 9.192  ; 9.192  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[6] ; FIFO:FIFO_ADC0|clock                   ; 9.430  ; 9.430  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oHEX3_D[*]  ; FIFO:FIFO_ADC0|clock                   ; 10.913 ; 10.913 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[0] ; FIFO:FIFO_ADC0|clock                   ; 9.776  ; 9.776  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[1] ; FIFO:FIFO_ADC0|clock                   ; 9.022  ; 9.022  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[2] ; FIFO:FIFO_ADC0|clock                   ; 9.059  ; 9.059  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[3] ; FIFO:FIFO_ADC0|clock                   ; 10.363 ; 10.363 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[4] ; FIFO:FIFO_ADC0|clock                   ; 10.127 ; 10.127 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[5] ; FIFO:FIFO_ADC0|clock                   ; 10.913 ; 10.913 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[6] ; FIFO:FIFO_ADC0|clock                   ; 9.570  ; 9.570  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oLEDG[*]    ; FIFO:FIFO_ADC0|clock                   ; 8.453  ; 8.453  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oLEDG[8]   ; FIFO:FIFO_ADC0|clock                   ; 8.453  ; 8.453  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oLEDR[*]    ; FIFO:FIFO_ADC0|clock                   ; 9.617  ; 9.617  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oLEDR[16]  ; FIFO:FIFO_ADC0|clock                   ; 8.901  ; 8.901  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oLEDR[17]  ; FIFO:FIFO_ADC0|clock                   ; 9.617  ; 9.617  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 10.916 ; 10.916 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 10.916 ; 10.916 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 6.454  ;        ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; oLEDG[*]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 8.189  ; 8.189  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  oLEDG[0]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 8.189  ; 8.189  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;        ; 6.454  ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;        ; 6.454  ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 11.275 ; 11.275 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 11.275 ; 11.275 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.780  ;        ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 9.223  ; 9.223  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; oLEDR[*]    ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 9.823  ; 9.823  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[1]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 7.827  ; 7.827  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[2]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 9.291  ; 9.291  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[3]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 9.273  ; 9.273  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[4]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 9.823  ; 9.823  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[5]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 8.178  ; 8.178  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[6]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 8.539  ; 8.539  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[7]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 8.301  ; 8.301  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[8]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 9.599  ; 9.599  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[9]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 7.381  ; 7.381  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[10]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 8.291  ; 8.291  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[11]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 7.149  ; 7.149  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[12]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 8.725  ; 8.725  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[13]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 7.861  ; 7.861  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[14]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 9.123  ; 9.123  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[15]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 8.325  ; 8.325  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;        ; 5.780  ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;        ; 5.780  ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_0[*]   ; counter                                ; 9.008  ; 9.008  ; Rise       ; counter                                 ;
;  GPIO_0[5]  ; counter                                ; 9.008  ; 9.008  ; Rise       ; counter                                 ;
; oLEDG[*]    ; counter                                ; 8.522  ; 8.522  ; Rise       ; counter                                 ;
;  oLEDG[8]   ; counter                                ; 8.522  ; 8.522  ; Rise       ; counter                                 ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port   ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_1[*]   ; iCLK_50                                ; 1.870 ; 1.870 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[5]  ; iCLK_50                                ; 3.914 ; 3.914 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                ; 1.870 ; 1.870 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]   ; FIFO:FIFO_ADC0|clock                   ; 4.893 ; 4.893 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  GPIO_0[5]  ; FIFO:FIFO_ADC0|clock                   ; 4.893 ; 4.893 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oHEX0_D[*]  ; FIFO:FIFO_ADC0|clock                   ; 4.655 ; 4.655 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[0] ; FIFO:FIFO_ADC0|clock                   ; 5.064 ; 5.064 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[1] ; FIFO:FIFO_ADC0|clock                   ; 5.171 ; 5.171 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[2] ; FIFO:FIFO_ADC0|clock                   ; 4.690 ; 4.690 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[3] ; FIFO:FIFO_ADC0|clock                   ; 5.081 ; 5.081 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[4] ; FIFO:FIFO_ADC0|clock                   ; 5.110 ; 5.110 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[5] ; FIFO:FIFO_ADC0|clock                   ; 4.655 ; 4.655 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[6] ; FIFO:FIFO_ADC0|clock                   ; 4.837 ; 4.837 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oHEX1_D[*]  ; FIFO:FIFO_ADC0|clock                   ; 4.379 ; 4.379 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[0] ; FIFO:FIFO_ADC0|clock                   ; 4.795 ; 4.795 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[1] ; FIFO:FIFO_ADC0|clock                   ; 4.502 ; 4.502 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[2] ; FIFO:FIFO_ADC0|clock                   ; 4.494 ; 4.494 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[3] ; FIFO:FIFO_ADC0|clock                   ; 4.379 ; 4.379 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[4] ; FIFO:FIFO_ADC0|clock                   ; 4.464 ; 4.464 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[5] ; FIFO:FIFO_ADC0|clock                   ; 4.422 ; 4.422 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[6] ; FIFO:FIFO_ADC0|clock                   ; 4.572 ; 4.572 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oHEX2_D[*]  ; FIFO:FIFO_ADC0|clock                   ; 4.701 ; 4.701 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[0] ; FIFO:FIFO_ADC0|clock                   ; 5.054 ; 5.054 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[1] ; FIFO:FIFO_ADC0|clock                   ; 5.847 ; 5.847 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[2] ; FIFO:FIFO_ADC0|clock                   ; 5.554 ; 5.554 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[3] ; FIFO:FIFO_ADC0|clock                   ; 5.028 ; 5.028 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[4] ; FIFO:FIFO_ADC0|clock                   ; 4.701 ; 4.701 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[5] ; FIFO:FIFO_ADC0|clock                   ; 4.704 ; 4.704 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[6] ; FIFO:FIFO_ADC0|clock                   ; 4.815 ; 4.815 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oHEX3_D[*]  ; FIFO:FIFO_ADC0|clock                   ; 4.721 ; 4.721 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[0] ; FIFO:FIFO_ADC0|clock                   ; 4.989 ; 4.989 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[1] ; FIFO:FIFO_ADC0|clock                   ; 4.721 ; 4.721 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[2] ; FIFO:FIFO_ADC0|clock                   ; 4.758 ; 4.758 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[3] ; FIFO:FIFO_ADC0|clock                   ; 5.259 ; 5.259 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[4] ; FIFO:FIFO_ADC0|clock                   ; 5.228 ; 5.228 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[5] ; FIFO:FIFO_ADC0|clock                   ; 5.668 ; 5.668 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[6] ; FIFO:FIFO_ADC0|clock                   ; 5.001 ; 5.001 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oLEDG[*]    ; FIFO:FIFO_ADC0|clock                   ; 4.563 ; 4.563 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oLEDG[8]   ; FIFO:FIFO_ADC0|clock                   ; 4.563 ; 4.563 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oLEDR[*]    ; FIFO:FIFO_ADC0|clock                   ; 4.914 ; 4.914 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oLEDR[16]  ; FIFO:FIFO_ADC0|clock                   ; 4.914 ; 4.914 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oLEDR[17]  ; FIFO:FIFO_ADC0|clock                   ; 5.261 ; 5.261 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 3.191 ; 5.812 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.812 ; 5.812 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 3.191 ;       ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; oLEDG[*]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.488 ; 4.488 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  oLEDG[0]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.488 ; 4.488 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;       ; 3.191 ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;       ; 3.191 ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 3.069 ; 5.061 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.984 ; 5.984 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 3.069 ;       ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.061 ; 5.061 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; oLEDR[*]    ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.053 ; 4.053 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[1]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.433 ; 4.433 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[2]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.029 ; 5.029 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[3]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.015 ; 5.015 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[4]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.352 ; 5.352 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[5]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.592 ; 4.592 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[6]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.746 ; 4.746 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[7]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.658 ; 4.658 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[8]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.294 ; 5.294 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[9]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.114 ; 4.114 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[10]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.555 ; 4.555 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[11]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.053 ; 4.053 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[12]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.735 ; 4.735 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[13]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.356 ; 4.356 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[14]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.950 ; 4.950 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[15]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.604 ; 4.604 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;       ; 3.069 ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;       ; 3.069 ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_0[*]   ; counter                                ; 4.917 ; 4.917 ; Rise       ; counter                                 ;
;  GPIO_0[5]  ; counter                                ; 4.917 ; 4.917 ; Rise       ; counter                                 ;
; oLEDG[*]    ; counter                                ; 4.587 ; 4.587 ; Rise       ; counter                                 ;
;  oLEDG[8]   ; counter                                ; 4.587 ; 4.587 ; Rise       ; counter                                 ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; iSW[0]     ; oHEX4_D[0]  ; 12.340 ;        ;        ; 12.340 ;
; iSW[0]     ; oHEX4_D[2]  ;        ; 12.067 ; 12.067 ;        ;
; iSW[0]     ; oHEX4_D[3]  ; 12.244 ;        ;        ; 12.244 ;
; iSW[0]     ; oHEX4_D[4]  ; 11.047 ;        ;        ; 11.047 ;
; iSW[0]     ; oHEX4_D[5]  ; 12.355 ;        ;        ; 12.355 ;
; iSW[1]     ; oHEX4_D[0]  ;        ; 11.962 ; 11.962 ;        ;
; iSW[1]     ; oHEX4_D[2]  ; 11.696 ;        ;        ; 11.696 ;
; iSW[1]     ; oHEX4_D[3]  ;        ; 11.866 ; 11.866 ;        ;
; iSW[1]     ; oHEX4_D[5]  ; 12.010 ;        ;        ; 12.010 ;
; iSW[1]     ; oHEX4_D[6]  ;        ; 11.062 ; 11.062 ;        ;
; iSW[15]    ; oHEX6_D[0]  ; 9.664  ; 9.664  ; 9.664  ; 9.664  ;
; iSW[15]    ; oHEX6_D[1]  ; 9.971  ; 9.971  ; 9.971  ; 9.971  ;
; iSW[15]    ; oHEX6_D[2]  ;        ; 9.938  ; 9.938  ;        ;
; iSW[15]    ; oHEX6_D[3]  ; 9.956  ; 9.956  ; 9.956  ; 9.956  ;
; iSW[15]    ; oHEX6_D[4]  ; 9.650  ;        ;        ; 9.650  ;
; iSW[15]    ; oHEX6_D[5]  ; 9.950  ;        ;        ; 9.950  ;
; iSW[15]    ; oHEX6_D[6]  ; 9.845  ;        ;        ; 9.845  ;
; iSW[16]    ; oHEX6_D[0]  ;        ; 8.892  ; 8.892  ;        ;
; iSW[16]    ; oHEX6_D[1]  ; 9.199  ; 9.199  ; 9.199  ; 9.199  ;
; iSW[16]    ; oHEX6_D[2]  ; 9.167  ;        ;        ; 9.167  ;
; iSW[16]    ; oHEX6_D[3]  ; 9.184  ; 9.184  ; 9.184  ; 9.184  ;
; iSW[16]    ; oHEX6_D[4]  ;        ; 8.907  ; 8.907  ;        ;
; iSW[16]    ; oHEX6_D[5]  ; 9.182  ;        ;        ; 9.182  ;
; iSW[16]    ; oHEX6_D[6]  ; 9.074  ; 9.074  ; 9.074  ; 9.074  ;
; iSW[17]    ; oHEX6_D[0]  ; 9.168  ; 9.168  ; 9.168  ; 9.168  ;
; iSW[17]    ; oHEX6_D[1]  ; 9.474  ;        ;        ; 9.474  ;
; iSW[17]    ; oHEX6_D[2]  ;        ; 9.396  ; 9.396  ;        ;
; iSW[17]    ; oHEX6_D[3]  ; 9.460  ; 9.460  ; 9.460  ; 9.460  ;
; iSW[17]    ; oHEX6_D[4]  ; 9.185  ;        ;        ; 9.185  ;
; iSW[17]    ; oHEX6_D[5]  ;        ; 9.430  ; 9.430  ;        ;
; iSW[17]    ; oHEX6_D[6]  ; 9.327  ; 9.327  ; 9.327  ; 9.327  ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; iSW[0]     ; oHEX4_D[0]  ; 6.856 ;       ;       ; 6.856 ;
; iSW[0]     ; oHEX4_D[2]  ;       ; 6.695 ; 6.695 ;       ;
; iSW[0]     ; oHEX4_D[3]  ; 6.804 ;       ;       ; 6.804 ;
; iSW[0]     ; oHEX4_D[4]  ; 6.264 ;       ;       ; 6.264 ;
; iSW[0]     ; oHEX4_D[5]  ; 6.854 ;       ;       ; 6.854 ;
; iSW[1]     ; oHEX4_D[0]  ;       ; 6.669 ; 6.669 ;       ;
; iSW[1]     ; oHEX4_D[2]  ; 6.542 ;       ;       ; 6.542 ;
; iSW[1]     ; oHEX4_D[3]  ;       ; 6.617 ; 6.617 ;       ;
; iSW[1]     ; oHEX4_D[5]  ; 6.696 ;       ;       ; 6.696 ;
; iSW[1]     ; oHEX4_D[6]  ;       ; 6.280 ; 6.280 ;       ;
; iSW[15]    ; oHEX6_D[0]  ; 5.392 ; 5.392 ; 5.392 ; 5.392 ;
; iSW[15]    ; oHEX6_D[1]  ; 5.534 ; 5.534 ; 5.534 ; 5.534 ;
; iSW[15]    ; oHEX6_D[2]  ;       ; 5.506 ; 5.506 ;       ;
; iSW[15]    ; oHEX6_D[3]  ; 5.518 ; 5.518 ; 5.518 ; 5.518 ;
; iSW[15]    ; oHEX6_D[4]  ; 5.409 ;       ;       ; 5.409 ;
; iSW[15]    ; oHEX6_D[5]  ; 5.522 ;       ;       ; 5.522 ;
; iSW[15]    ; oHEX6_D[6]  ; 5.482 ;       ;       ; 5.482 ;
; iSW[16]    ; oHEX6_D[0]  ;       ; 5.010 ; 5.010 ;       ;
; iSW[16]    ; oHEX6_D[1]  ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; iSW[16]    ; oHEX6_D[2]  ; 5.126 ;       ;       ; 5.126 ;
; iSW[16]    ; oHEX6_D[3]  ; 5.136 ; 5.136 ; 5.136 ; 5.136 ;
; iSW[16]    ; oHEX6_D[4]  ;       ; 5.026 ; 5.026 ;       ;
; iSW[16]    ; oHEX6_D[5]  ; 5.142 ;       ;       ; 5.142 ;
; iSW[16]    ; oHEX6_D[6]  ; 5.099 ; 5.099 ; 5.099 ; 5.099 ;
; iSW[17]    ; oHEX6_D[0]  ; 5.133 ; 5.133 ; 5.133 ; 5.133 ;
; iSW[17]    ; oHEX6_D[1]  ; 5.278 ;       ;       ; 5.278 ;
; iSW[17]    ; oHEX6_D[2]  ;       ; 5.243 ; 5.243 ;       ;
; iSW[17]    ; oHEX6_D[3]  ; 5.258 ; 5.258 ; 5.258 ; 5.258 ;
; iSW[17]    ; oHEX6_D[4]  ; 5.144 ;       ;       ; 5.144 ;
; iSW[17]    ; oHEX6_D[5]  ;       ; 5.261 ; 5.261 ;       ;
; iSW[17]    ; oHEX6_D[6]  ; 5.224 ; 5.224 ; 5.224 ; 5.224 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                               ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 55       ; 0        ; 0        ; 0        ;
; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; FIFO:FIFO_ADC0|clock                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; counter                                 ; counter                                 ; 17       ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock                    ; 2        ; 0        ; 0        ; 0        ;
; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock                    ; 3838     ; 0        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock                    ; 46       ; 0        ; 0        ; 0        ;
; counter                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; 64       ; 0        ; 0        ; 0        ;
; FIFO:FIFO_ADC0|clock                    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; 64       ; 0        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; 97       ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; 153      ; 0        ; 0        ; 0        ;
; FIFO:FIFO_ADC0|clock                    ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; 15       ; 0        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; 143      ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 55       ; 0        ; 0        ; 0        ;
; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; FIFO:FIFO_ADC0|clock                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; counter                                 ; counter                                 ; 17       ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock                    ; 2        ; 0        ; 0        ; 0        ;
; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock                    ; 3838     ; 0        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock                    ; 46       ; 0        ; 0        ; 0        ;
; counter                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; 64       ; 0        ; 0        ; 0        ;
; FIFO:FIFO_ADC0|clock                    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; 64       ; 0        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; 97       ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; 153      ; 0        ; 0        ; 0        ;
; FIFO:FIFO_ADC0|clock                    ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; 15       ; 0        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; 143      ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                         ;
+-----------------------------------------+----------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+----------------------+----------+----------+----------+----------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 27       ; 0        ; 0        ; 0        ;
+-----------------------------------------+----------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                          ;
+-----------------------------------------+----------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+----------------------+----------+----------+----------+----------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 27       ; 0        ; 0        ; 0        ;
+-----------------------------------------+----------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 38    ; 38   ;
; Unconstrained Output Ports      ; 67    ; 67   ;
; Unconstrained Output Port Paths ; 166   ; 166  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed May 13 02:08:25 2015
Info: Command: quartus_sta ADC -c ADC
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ADC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name iCLK_50 iCLK_50
    Info (332110): create_generated_clock -source {CLKPLL_inst|altpll_component|pll|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {CLKPLL_inst|altpll_component|pll|clk[0]} {CLKPLL_inst|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name FIFO:FIFO_ADC0|clock FIFO:FIFO_ADC0|clock
    Info (332105): create_clock -period 1.000 -name SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK
    Info (332105): create_clock -period 1.000 -name counter counter
    Info (332105): create_clock -period 1.000 -name SPI_MASTER_DEVICE:mbed_instant|SPI_CLK SPI_MASTER_DEVICE:mbed_instant|SPI_CLK
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.900
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.900     -1039.646 FIFO:FIFO_ADC0|clock 
    Info (332119):    -1.972       -59.082 SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK 
    Info (332119):    -1.797       -55.527 SPI_MASTER_DEVICE:mbed_instant|SPI_CLK 
    Info (332119):    -0.589        -1.827 counter 
    Info (332119):     0.278         0.000 CLKPLL_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -1.795
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.795        -1.795 FIFO:FIFO_ADC0|clock 
    Info (332119):    -1.275       -23.236 SPI_MASTER_DEVICE:mbed_instant|SPI_CLK 
    Info (332119):    -0.067        -0.180 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.391         0.000 SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK 
    Info (332119):     0.391         0.000 counter 
Info (332146): Worst-case recovery slack is 1.390
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.390         0.000 FIFO:FIFO_ADC0|clock 
Info (332146): Worst-case removal slack is -0.870
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.870       -20.457 FIFO:FIFO_ADC0|clock 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -1406.870 FIFO:FIFO_ADC0|clock 
    Info (332119):    -0.500       -51.000 SPI_MASTER_DEVICE:mbed_instant|SPI_CLK 
    Info (332119):    -0.500       -45.000 SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK 
    Info (332119):    -0.500        -6.000 counter 
    Info (332119):    10.000         0.000 iCLK_50 
    Info (332119):    11.500         0.000 CLKPLL_inst|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.602
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.602      -260.308 FIFO:FIFO_ADC0|clock 
    Info (332119):    -0.408        -5.895 SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK 
    Info (332119):    -0.341        -3.701 SPI_MASTER_DEVICE:mbed_instant|SPI_CLK 
    Info (332119):     0.301         0.000 counter 
    Info (332119):     0.370         0.000 CLKPLL_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -1.211
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.211        -1.211 FIFO:FIFO_ADC0|clock 
    Info (332119):    -1.003       -26.073 SPI_MASTER_DEVICE:mbed_instant|SPI_CLK 
    Info (332119):    -0.051        -0.119 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.215         0.000 SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK 
    Info (332119):     0.215         0.000 counter 
Info (332146): Worst-case recovery slack is 1.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.445         0.000 FIFO:FIFO_ADC0|clock 
Info (332146): Worst-case removal slack is -0.683
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.683       -16.976 FIFO:FIFO_ADC0|clock 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -1406.870 FIFO:FIFO_ADC0|clock 
    Info (332119):    -0.500       -51.000 SPI_MASTER_DEVICE:mbed_instant|SPI_CLK 
    Info (332119):    -0.500       -45.000 SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK 
    Info (332119):    -0.500        -6.000 counter 
    Info (332119):    10.000         0.000 iCLK_50 
    Info (332119):    11.500         0.000 CLKPLL_inst|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 451 megabytes
    Info: Processing ended: Wed May 13 02:08:28 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


