
H7_Voice.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012ac4  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000137b0  08012d68  08012d68  00022d68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08026518  08026518  00036518  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08026520  08026520  00036520  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08026524  08026524  00036524  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001e0  24000000  08026528  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000494c  240001e0  08026708  000401e0  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24004b2c  08026708  00044b2c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000401e0  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002a3f4  00000000  00000000  0004020e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004e32  00000000  00000000  0006a602  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001820  00000000  00000000  0006f438  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 000016d0  00000000  00000000  00070c58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003c0eb  00000000  00000000  00072328  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000245e7  00000000  00000000  000ae413  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0017ada1  00000000  00000000  000d29fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      000000c5  00000000  00000000  0024d79b  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00007718  00000000  00000000  0024d860  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_loc    00004622  00000000  00000000  00254f78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001e0 	.word	0x240001e0
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08012d4c 	.word	0x08012d4c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001e4 	.word	0x240001e4
 80002dc:	08012d4c 	.word	0x08012d4c

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_drsub>:
 8000390:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000394:	e002      	b.n	800039c <__adddf3>
 8000396:	bf00      	nop

08000398 <__aeabi_dsub>:
 8000398:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800039c <__adddf3>:
 800039c:	b530      	push	{r4, r5, lr}
 800039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003a6:	ea94 0f05 	teq	r4, r5
 80003aa:	bf08      	it	eq
 80003ac:	ea90 0f02 	teqeq	r0, r2
 80003b0:	bf1f      	itttt	ne
 80003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003c2:	f000 80e2 	beq.w	800058a <__adddf3+0x1ee>
 80003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ce:	bfb8      	it	lt
 80003d0:	426d      	neglt	r5, r5
 80003d2:	dd0c      	ble.n	80003ee <__adddf3+0x52>
 80003d4:	442c      	add	r4, r5
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	ea82 0000 	eor.w	r0, r2, r0
 80003e2:	ea83 0101 	eor.w	r1, r3, r1
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	2d36      	cmp	r5, #54	; 0x36
 80003f0:	bf88      	it	hi
 80003f2:	bd30      	pophi	{r4, r5, pc}
 80003f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000404:	d002      	beq.n	800040c <__adddf3+0x70>
 8000406:	4240      	negs	r0, r0
 8000408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800040c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x84>
 800041a:	4252      	negs	r2, r2
 800041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000420:	ea94 0f05 	teq	r4, r5
 8000424:	f000 80a7 	beq.w	8000576 <__adddf3+0x1da>
 8000428:	f1a4 0401 	sub.w	r4, r4, #1
 800042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000430:	db0d      	blt.n	800044e <__adddf3+0xb2>
 8000432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000436:	fa22 f205 	lsr.w	r2, r2, r5
 800043a:	1880      	adds	r0, r0, r2
 800043c:	f141 0100 	adc.w	r1, r1, #0
 8000440:	fa03 f20e 	lsl.w	r2, r3, lr
 8000444:	1880      	adds	r0, r0, r2
 8000446:	fa43 f305 	asr.w	r3, r3, r5
 800044a:	4159      	adcs	r1, r3
 800044c:	e00e      	b.n	800046c <__adddf3+0xd0>
 800044e:	f1a5 0520 	sub.w	r5, r5, #32
 8000452:	f10e 0e20 	add.w	lr, lr, #32
 8000456:	2a01      	cmp	r2, #1
 8000458:	fa03 fc0e 	lsl.w	ip, r3, lr
 800045c:	bf28      	it	cs
 800045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000462:	fa43 f305 	asr.w	r3, r3, r5
 8000466:	18c0      	adds	r0, r0, r3
 8000468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800046c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000470:	d507      	bpl.n	8000482 <__adddf3+0xe6>
 8000472:	f04f 0e00 	mov.w	lr, #0
 8000476:	f1dc 0c00 	rsbs	ip, ip, #0
 800047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000482:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000486:	d31b      	bcc.n	80004c0 <__adddf3+0x124>
 8000488:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800048c:	d30c      	bcc.n	80004a8 <__adddf3+0x10c>
 800048e:	0849      	lsrs	r1, r1, #1
 8000490:	ea5f 0030 	movs.w	r0, r0, rrx
 8000494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000498:	f104 0401 	add.w	r4, r4, #1
 800049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80004a4:	f080 809a 	bcs.w	80005dc <__adddf3+0x240>
 80004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004ac:	bf08      	it	eq
 80004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004b2:	f150 0000 	adcs.w	r0, r0, #0
 80004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ba:	ea41 0105 	orr.w	r1, r1, r5
 80004be:	bd30      	pop	{r4, r5, pc}
 80004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004c4:	4140      	adcs	r0, r0
 80004c6:	eb41 0101 	adc.w	r1, r1, r1
 80004ca:	3c01      	subs	r4, #1
 80004cc:	bf28      	it	cs
 80004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80004d2:	d2e9      	bcs.n	80004a8 <__adddf3+0x10c>
 80004d4:	f091 0f00 	teq	r1, #0
 80004d8:	bf04      	itt	eq
 80004da:	4601      	moveq	r1, r0
 80004dc:	2000      	moveq	r0, #0
 80004de:	fab1 f381 	clz	r3, r1
 80004e2:	bf08      	it	eq
 80004e4:	3320      	addeq	r3, #32
 80004e6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ea:	f1b3 0220 	subs.w	r2, r3, #32
 80004ee:	da0c      	bge.n	800050a <__adddf3+0x16e>
 80004f0:	320c      	adds	r2, #12
 80004f2:	dd08      	ble.n	8000506 <__adddf3+0x16a>
 80004f4:	f102 0c14 	add.w	ip, r2, #20
 80004f8:	f1c2 020c 	rsb	r2, r2, #12
 80004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000500:	fa21 f102 	lsr.w	r1, r1, r2
 8000504:	e00c      	b.n	8000520 <__adddf3+0x184>
 8000506:	f102 0214 	add.w	r2, r2, #20
 800050a:	bfd8      	it	le
 800050c:	f1c2 0c20 	rsble	ip, r2, #32
 8000510:	fa01 f102 	lsl.w	r1, r1, r2
 8000514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000518:	bfdc      	itt	le
 800051a:	ea41 010c 	orrle.w	r1, r1, ip
 800051e:	4090      	lslle	r0, r2
 8000520:	1ae4      	subs	r4, r4, r3
 8000522:	bfa2      	ittt	ge
 8000524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000528:	4329      	orrge	r1, r5
 800052a:	bd30      	popge	{r4, r5, pc}
 800052c:	ea6f 0404 	mvn.w	r4, r4
 8000530:	3c1f      	subs	r4, #31
 8000532:	da1c      	bge.n	800056e <__adddf3+0x1d2>
 8000534:	340c      	adds	r4, #12
 8000536:	dc0e      	bgt.n	8000556 <__adddf3+0x1ba>
 8000538:	f104 0414 	add.w	r4, r4, #20
 800053c:	f1c4 0220 	rsb	r2, r4, #32
 8000540:	fa20 f004 	lsr.w	r0, r0, r4
 8000544:	fa01 f302 	lsl.w	r3, r1, r2
 8000548:	ea40 0003 	orr.w	r0, r0, r3
 800054c:	fa21 f304 	lsr.w	r3, r1, r4
 8000550:	ea45 0103 	orr.w	r1, r5, r3
 8000554:	bd30      	pop	{r4, r5, pc}
 8000556:	f1c4 040c 	rsb	r4, r4, #12
 800055a:	f1c4 0220 	rsb	r2, r4, #32
 800055e:	fa20 f002 	lsr.w	r0, r0, r2
 8000562:	fa01 f304 	lsl.w	r3, r1, r4
 8000566:	ea40 0003 	orr.w	r0, r0, r3
 800056a:	4629      	mov	r1, r5
 800056c:	bd30      	pop	{r4, r5, pc}
 800056e:	fa21 f004 	lsr.w	r0, r1, r4
 8000572:	4629      	mov	r1, r5
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f094 0f00 	teq	r4, #0
 800057a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800057e:	bf06      	itte	eq
 8000580:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000584:	3401      	addeq	r4, #1
 8000586:	3d01      	subne	r5, #1
 8000588:	e74e      	b.n	8000428 <__adddf3+0x8c>
 800058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800058e:	bf18      	it	ne
 8000590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000594:	d029      	beq.n	80005ea <__adddf3+0x24e>
 8000596:	ea94 0f05 	teq	r4, r5
 800059a:	bf08      	it	eq
 800059c:	ea90 0f02 	teqeq	r0, r2
 80005a0:	d005      	beq.n	80005ae <__adddf3+0x212>
 80005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005a6:	bf04      	itt	eq
 80005a8:	4619      	moveq	r1, r3
 80005aa:	4610      	moveq	r0, r2
 80005ac:	bd30      	pop	{r4, r5, pc}
 80005ae:	ea91 0f03 	teq	r1, r3
 80005b2:	bf1e      	ittt	ne
 80005b4:	2100      	movne	r1, #0
 80005b6:	2000      	movne	r0, #0
 80005b8:	bd30      	popne	{r4, r5, pc}
 80005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005be:	d105      	bne.n	80005cc <__adddf3+0x230>
 80005c0:	0040      	lsls	r0, r0, #1
 80005c2:	4149      	adcs	r1, r1
 80005c4:	bf28      	it	cs
 80005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80005ca:	bd30      	pop	{r4, r5, pc}
 80005cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80005d0:	bf3c      	itt	cc
 80005d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80005d6:	bd30      	popcc	{r4, r5, pc}
 80005d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80005e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80005e4:	f04f 0000 	mov.w	r0, #0
 80005e8:	bd30      	pop	{r4, r5, pc}
 80005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ee:	bf1a      	itte	ne
 80005f0:	4619      	movne	r1, r3
 80005f2:	4610      	movne	r0, r2
 80005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005f8:	bf1c      	itt	ne
 80005fa:	460b      	movne	r3, r1
 80005fc:	4602      	movne	r2, r0
 80005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000602:	bf06      	itte	eq
 8000604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000608:	ea91 0f03 	teqeq	r1, r3
 800060c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	bf00      	nop

08000614 <__aeabi_ui2d>:
 8000614:	f090 0f00 	teq	r0, #0
 8000618:	bf04      	itt	eq
 800061a:	2100      	moveq	r1, #0
 800061c:	4770      	bxeq	lr
 800061e:	b530      	push	{r4, r5, lr}
 8000620:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000624:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000628:	f04f 0500 	mov.w	r5, #0
 800062c:	f04f 0100 	mov.w	r1, #0
 8000630:	e750      	b.n	80004d4 <__adddf3+0x138>
 8000632:	bf00      	nop

08000634 <__aeabi_i2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000648:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800064c:	bf48      	it	mi
 800064e:	4240      	negmi	r0, r0
 8000650:	f04f 0100 	mov.w	r1, #0
 8000654:	e73e      	b.n	80004d4 <__adddf3+0x138>
 8000656:	bf00      	nop

08000658 <__aeabi_f2d>:
 8000658:	0042      	lsls	r2, r0, #1
 800065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000666:	bf1f      	itttt	ne
 8000668:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800066c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000670:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000674:	4770      	bxne	lr
 8000676:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800067a:	bf08      	it	eq
 800067c:	4770      	bxeq	lr
 800067e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000682:	bf04      	itt	eq
 8000684:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000688:	4770      	bxeq	lr
 800068a:	b530      	push	{r4, r5, lr}
 800068c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000690:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000694:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000698:	e71c      	b.n	80004d4 <__adddf3+0x138>
 800069a:	bf00      	nop

0800069c <__aeabi_ul2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f04f 0500 	mov.w	r5, #0
 80006aa:	e00a      	b.n	80006c2 <__aeabi_l2d+0x16>

080006ac <__aeabi_l2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80006ba:	d502      	bpl.n	80006c2 <__aeabi_l2d+0x16>
 80006bc:	4240      	negs	r0, r0
 80006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ce:	f43f aed8 	beq.w	8000482 <__adddf3+0xe6>
 80006d2:	f04f 0203 	mov.w	r2, #3
 80006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006da:	bf18      	it	ne
 80006dc:	3203      	addne	r2, #3
 80006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006e2:	bf18      	it	ne
 80006e4:	3203      	addne	r2, #3
 80006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ea:	f1c2 0320 	rsb	r3, r2, #32
 80006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80006f2:	fa20 f002 	lsr.w	r0, r0, r2
 80006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006fa:	ea40 000e 	orr.w	r0, r0, lr
 80006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000702:	4414      	add	r4, r2
 8000704:	e6bd      	b.n	8000482 <__adddf3+0xe6>
 8000706:	bf00      	nop

08000708 <__aeabi_uldivmod>:
 8000708:	b953      	cbnz	r3, 8000720 <__aeabi_uldivmod+0x18>
 800070a:	b94a      	cbnz	r2, 8000720 <__aeabi_uldivmod+0x18>
 800070c:	2900      	cmp	r1, #0
 800070e:	bf08      	it	eq
 8000710:	2800      	cmpeq	r0, #0
 8000712:	bf1c      	itt	ne
 8000714:	f04f 31ff 	movne.w	r1, #4294967295
 8000718:	f04f 30ff 	movne.w	r0, #4294967295
 800071c:	f000 b974 	b.w	8000a08 <__aeabi_idiv0>
 8000720:	f1ad 0c08 	sub.w	ip, sp, #8
 8000724:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000728:	f000 f806 	bl	8000738 <__udivmoddi4>
 800072c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000730:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000734:	b004      	add	sp, #16
 8000736:	4770      	bx	lr

08000738 <__udivmoddi4>:
 8000738:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800073c:	9d08      	ldr	r5, [sp, #32]
 800073e:	4604      	mov	r4, r0
 8000740:	468e      	mov	lr, r1
 8000742:	2b00      	cmp	r3, #0
 8000744:	d14d      	bne.n	80007e2 <__udivmoddi4+0xaa>
 8000746:	428a      	cmp	r2, r1
 8000748:	4694      	mov	ip, r2
 800074a:	d969      	bls.n	8000820 <__udivmoddi4+0xe8>
 800074c:	fab2 f282 	clz	r2, r2
 8000750:	b152      	cbz	r2, 8000768 <__udivmoddi4+0x30>
 8000752:	fa01 f302 	lsl.w	r3, r1, r2
 8000756:	f1c2 0120 	rsb	r1, r2, #32
 800075a:	fa20 f101 	lsr.w	r1, r0, r1
 800075e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000762:	ea41 0e03 	orr.w	lr, r1, r3
 8000766:	4094      	lsls	r4, r2
 8000768:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800076c:	0c21      	lsrs	r1, r4, #16
 800076e:	fbbe f6f8 	udiv	r6, lr, r8
 8000772:	fa1f f78c 	uxth.w	r7, ip
 8000776:	fb08 e316 	mls	r3, r8, r6, lr
 800077a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800077e:	fb06 f107 	mul.w	r1, r6, r7
 8000782:	4299      	cmp	r1, r3
 8000784:	d90a      	bls.n	800079c <__udivmoddi4+0x64>
 8000786:	eb1c 0303 	adds.w	r3, ip, r3
 800078a:	f106 30ff 	add.w	r0, r6, #4294967295
 800078e:	f080 811f 	bcs.w	80009d0 <__udivmoddi4+0x298>
 8000792:	4299      	cmp	r1, r3
 8000794:	f240 811c 	bls.w	80009d0 <__udivmoddi4+0x298>
 8000798:	3e02      	subs	r6, #2
 800079a:	4463      	add	r3, ip
 800079c:	1a5b      	subs	r3, r3, r1
 800079e:	b2a4      	uxth	r4, r4
 80007a0:	fbb3 f0f8 	udiv	r0, r3, r8
 80007a4:	fb08 3310 	mls	r3, r8, r0, r3
 80007a8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80007ac:	fb00 f707 	mul.w	r7, r0, r7
 80007b0:	42a7      	cmp	r7, r4
 80007b2:	d90a      	bls.n	80007ca <__udivmoddi4+0x92>
 80007b4:	eb1c 0404 	adds.w	r4, ip, r4
 80007b8:	f100 33ff 	add.w	r3, r0, #4294967295
 80007bc:	f080 810a 	bcs.w	80009d4 <__udivmoddi4+0x29c>
 80007c0:	42a7      	cmp	r7, r4
 80007c2:	f240 8107 	bls.w	80009d4 <__udivmoddi4+0x29c>
 80007c6:	4464      	add	r4, ip
 80007c8:	3802      	subs	r0, #2
 80007ca:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80007ce:	1be4      	subs	r4, r4, r7
 80007d0:	2600      	movs	r6, #0
 80007d2:	b11d      	cbz	r5, 80007dc <__udivmoddi4+0xa4>
 80007d4:	40d4      	lsrs	r4, r2
 80007d6:	2300      	movs	r3, #0
 80007d8:	e9c5 4300 	strd	r4, r3, [r5]
 80007dc:	4631      	mov	r1, r6
 80007de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007e2:	428b      	cmp	r3, r1
 80007e4:	d909      	bls.n	80007fa <__udivmoddi4+0xc2>
 80007e6:	2d00      	cmp	r5, #0
 80007e8:	f000 80ef 	beq.w	80009ca <__udivmoddi4+0x292>
 80007ec:	2600      	movs	r6, #0
 80007ee:	e9c5 0100 	strd	r0, r1, [r5]
 80007f2:	4630      	mov	r0, r6
 80007f4:	4631      	mov	r1, r6
 80007f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007fa:	fab3 f683 	clz	r6, r3
 80007fe:	2e00      	cmp	r6, #0
 8000800:	d14a      	bne.n	8000898 <__udivmoddi4+0x160>
 8000802:	428b      	cmp	r3, r1
 8000804:	d302      	bcc.n	800080c <__udivmoddi4+0xd4>
 8000806:	4282      	cmp	r2, r0
 8000808:	f200 80f9 	bhi.w	80009fe <__udivmoddi4+0x2c6>
 800080c:	1a84      	subs	r4, r0, r2
 800080e:	eb61 0303 	sbc.w	r3, r1, r3
 8000812:	2001      	movs	r0, #1
 8000814:	469e      	mov	lr, r3
 8000816:	2d00      	cmp	r5, #0
 8000818:	d0e0      	beq.n	80007dc <__udivmoddi4+0xa4>
 800081a:	e9c5 4e00 	strd	r4, lr, [r5]
 800081e:	e7dd      	b.n	80007dc <__udivmoddi4+0xa4>
 8000820:	b902      	cbnz	r2, 8000824 <__udivmoddi4+0xec>
 8000822:	deff      	udf	#255	; 0xff
 8000824:	fab2 f282 	clz	r2, r2
 8000828:	2a00      	cmp	r2, #0
 800082a:	f040 8092 	bne.w	8000952 <__udivmoddi4+0x21a>
 800082e:	eba1 010c 	sub.w	r1, r1, ip
 8000832:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000836:	fa1f fe8c 	uxth.w	lr, ip
 800083a:	2601      	movs	r6, #1
 800083c:	0c20      	lsrs	r0, r4, #16
 800083e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000842:	fb07 1113 	mls	r1, r7, r3, r1
 8000846:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800084a:	fb0e f003 	mul.w	r0, lr, r3
 800084e:	4288      	cmp	r0, r1
 8000850:	d908      	bls.n	8000864 <__udivmoddi4+0x12c>
 8000852:	eb1c 0101 	adds.w	r1, ip, r1
 8000856:	f103 38ff 	add.w	r8, r3, #4294967295
 800085a:	d202      	bcs.n	8000862 <__udivmoddi4+0x12a>
 800085c:	4288      	cmp	r0, r1
 800085e:	f200 80cb 	bhi.w	80009f8 <__udivmoddi4+0x2c0>
 8000862:	4643      	mov	r3, r8
 8000864:	1a09      	subs	r1, r1, r0
 8000866:	b2a4      	uxth	r4, r4
 8000868:	fbb1 f0f7 	udiv	r0, r1, r7
 800086c:	fb07 1110 	mls	r1, r7, r0, r1
 8000870:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000874:	fb0e fe00 	mul.w	lr, lr, r0
 8000878:	45a6      	cmp	lr, r4
 800087a:	d908      	bls.n	800088e <__udivmoddi4+0x156>
 800087c:	eb1c 0404 	adds.w	r4, ip, r4
 8000880:	f100 31ff 	add.w	r1, r0, #4294967295
 8000884:	d202      	bcs.n	800088c <__udivmoddi4+0x154>
 8000886:	45a6      	cmp	lr, r4
 8000888:	f200 80bb 	bhi.w	8000a02 <__udivmoddi4+0x2ca>
 800088c:	4608      	mov	r0, r1
 800088e:	eba4 040e 	sub.w	r4, r4, lr
 8000892:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000896:	e79c      	b.n	80007d2 <__udivmoddi4+0x9a>
 8000898:	f1c6 0720 	rsb	r7, r6, #32
 800089c:	40b3      	lsls	r3, r6
 800089e:	fa22 fc07 	lsr.w	ip, r2, r7
 80008a2:	ea4c 0c03 	orr.w	ip, ip, r3
 80008a6:	fa20 f407 	lsr.w	r4, r0, r7
 80008aa:	fa01 f306 	lsl.w	r3, r1, r6
 80008ae:	431c      	orrs	r4, r3
 80008b0:	40f9      	lsrs	r1, r7
 80008b2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80008b6:	fa00 f306 	lsl.w	r3, r0, r6
 80008ba:	fbb1 f8f9 	udiv	r8, r1, r9
 80008be:	0c20      	lsrs	r0, r4, #16
 80008c0:	fa1f fe8c 	uxth.w	lr, ip
 80008c4:	fb09 1118 	mls	r1, r9, r8, r1
 80008c8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80008cc:	fb08 f00e 	mul.w	r0, r8, lr
 80008d0:	4288      	cmp	r0, r1
 80008d2:	fa02 f206 	lsl.w	r2, r2, r6
 80008d6:	d90b      	bls.n	80008f0 <__udivmoddi4+0x1b8>
 80008d8:	eb1c 0101 	adds.w	r1, ip, r1
 80008dc:	f108 3aff 	add.w	sl, r8, #4294967295
 80008e0:	f080 8088 	bcs.w	80009f4 <__udivmoddi4+0x2bc>
 80008e4:	4288      	cmp	r0, r1
 80008e6:	f240 8085 	bls.w	80009f4 <__udivmoddi4+0x2bc>
 80008ea:	f1a8 0802 	sub.w	r8, r8, #2
 80008ee:	4461      	add	r1, ip
 80008f0:	1a09      	subs	r1, r1, r0
 80008f2:	b2a4      	uxth	r4, r4
 80008f4:	fbb1 f0f9 	udiv	r0, r1, r9
 80008f8:	fb09 1110 	mls	r1, r9, r0, r1
 80008fc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000900:	fb00 fe0e 	mul.w	lr, r0, lr
 8000904:	458e      	cmp	lr, r1
 8000906:	d908      	bls.n	800091a <__udivmoddi4+0x1e2>
 8000908:	eb1c 0101 	adds.w	r1, ip, r1
 800090c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000910:	d26c      	bcs.n	80009ec <__udivmoddi4+0x2b4>
 8000912:	458e      	cmp	lr, r1
 8000914:	d96a      	bls.n	80009ec <__udivmoddi4+0x2b4>
 8000916:	3802      	subs	r0, #2
 8000918:	4461      	add	r1, ip
 800091a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800091e:	fba0 9402 	umull	r9, r4, r0, r2
 8000922:	eba1 010e 	sub.w	r1, r1, lr
 8000926:	42a1      	cmp	r1, r4
 8000928:	46c8      	mov	r8, r9
 800092a:	46a6      	mov	lr, r4
 800092c:	d356      	bcc.n	80009dc <__udivmoddi4+0x2a4>
 800092e:	d053      	beq.n	80009d8 <__udivmoddi4+0x2a0>
 8000930:	b15d      	cbz	r5, 800094a <__udivmoddi4+0x212>
 8000932:	ebb3 0208 	subs.w	r2, r3, r8
 8000936:	eb61 010e 	sbc.w	r1, r1, lr
 800093a:	fa01 f707 	lsl.w	r7, r1, r7
 800093e:	fa22 f306 	lsr.w	r3, r2, r6
 8000942:	40f1      	lsrs	r1, r6
 8000944:	431f      	orrs	r7, r3
 8000946:	e9c5 7100 	strd	r7, r1, [r5]
 800094a:	2600      	movs	r6, #0
 800094c:	4631      	mov	r1, r6
 800094e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000952:	f1c2 0320 	rsb	r3, r2, #32
 8000956:	40d8      	lsrs	r0, r3
 8000958:	fa0c fc02 	lsl.w	ip, ip, r2
 800095c:	fa21 f303 	lsr.w	r3, r1, r3
 8000960:	4091      	lsls	r1, r2
 8000962:	4301      	orrs	r1, r0
 8000964:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000968:	fa1f fe8c 	uxth.w	lr, ip
 800096c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000970:	fb07 3610 	mls	r6, r7, r0, r3
 8000974:	0c0b      	lsrs	r3, r1, #16
 8000976:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800097a:	fb00 f60e 	mul.w	r6, r0, lr
 800097e:	429e      	cmp	r6, r3
 8000980:	fa04 f402 	lsl.w	r4, r4, r2
 8000984:	d908      	bls.n	8000998 <__udivmoddi4+0x260>
 8000986:	eb1c 0303 	adds.w	r3, ip, r3
 800098a:	f100 38ff 	add.w	r8, r0, #4294967295
 800098e:	d22f      	bcs.n	80009f0 <__udivmoddi4+0x2b8>
 8000990:	429e      	cmp	r6, r3
 8000992:	d92d      	bls.n	80009f0 <__udivmoddi4+0x2b8>
 8000994:	3802      	subs	r0, #2
 8000996:	4463      	add	r3, ip
 8000998:	1b9b      	subs	r3, r3, r6
 800099a:	b289      	uxth	r1, r1
 800099c:	fbb3 f6f7 	udiv	r6, r3, r7
 80009a0:	fb07 3316 	mls	r3, r7, r6, r3
 80009a4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80009a8:	fb06 f30e 	mul.w	r3, r6, lr
 80009ac:	428b      	cmp	r3, r1
 80009ae:	d908      	bls.n	80009c2 <__udivmoddi4+0x28a>
 80009b0:	eb1c 0101 	adds.w	r1, ip, r1
 80009b4:	f106 38ff 	add.w	r8, r6, #4294967295
 80009b8:	d216      	bcs.n	80009e8 <__udivmoddi4+0x2b0>
 80009ba:	428b      	cmp	r3, r1
 80009bc:	d914      	bls.n	80009e8 <__udivmoddi4+0x2b0>
 80009be:	3e02      	subs	r6, #2
 80009c0:	4461      	add	r1, ip
 80009c2:	1ac9      	subs	r1, r1, r3
 80009c4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80009c8:	e738      	b.n	800083c <__udivmoddi4+0x104>
 80009ca:	462e      	mov	r6, r5
 80009cc:	4628      	mov	r0, r5
 80009ce:	e705      	b.n	80007dc <__udivmoddi4+0xa4>
 80009d0:	4606      	mov	r6, r0
 80009d2:	e6e3      	b.n	800079c <__udivmoddi4+0x64>
 80009d4:	4618      	mov	r0, r3
 80009d6:	e6f8      	b.n	80007ca <__udivmoddi4+0x92>
 80009d8:	454b      	cmp	r3, r9
 80009da:	d2a9      	bcs.n	8000930 <__udivmoddi4+0x1f8>
 80009dc:	ebb9 0802 	subs.w	r8, r9, r2
 80009e0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80009e4:	3801      	subs	r0, #1
 80009e6:	e7a3      	b.n	8000930 <__udivmoddi4+0x1f8>
 80009e8:	4646      	mov	r6, r8
 80009ea:	e7ea      	b.n	80009c2 <__udivmoddi4+0x28a>
 80009ec:	4620      	mov	r0, r4
 80009ee:	e794      	b.n	800091a <__udivmoddi4+0x1e2>
 80009f0:	4640      	mov	r0, r8
 80009f2:	e7d1      	b.n	8000998 <__udivmoddi4+0x260>
 80009f4:	46d0      	mov	r8, sl
 80009f6:	e77b      	b.n	80008f0 <__udivmoddi4+0x1b8>
 80009f8:	3b02      	subs	r3, #2
 80009fa:	4461      	add	r1, ip
 80009fc:	e732      	b.n	8000864 <__udivmoddi4+0x12c>
 80009fe:	4630      	mov	r0, r6
 8000a00:	e709      	b.n	8000816 <__udivmoddi4+0xde>
 8000a02:	4464      	add	r4, ip
 8000a04:	3802      	subs	r0, #2
 8000a06:	e742      	b.n	800088e <__udivmoddi4+0x156>

08000a08 <__aeabi_idiv0>:
 8000a08:	4770      	bx	lr
 8000a0a:	bf00      	nop

08000a0c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b08a      	sub	sp, #40	; 0x28
 8000a10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000a12:	f107 031c 	add.w	r3, r7, #28
 8000a16:	2200      	movs	r2, #0
 8000a18:	601a      	str	r2, [r3, #0]
 8000a1a:	605a      	str	r2, [r3, #4]
 8000a1c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000a1e:	463b      	mov	r3, r7
 8000a20:	2200      	movs	r2, #0
 8000a22:	601a      	str	r2, [r3, #0]
 8000a24:	605a      	str	r2, [r3, #4]
 8000a26:	609a      	str	r2, [r3, #8]
 8000a28:	60da      	str	r2, [r3, #12]
 8000a2a:	611a      	str	r2, [r3, #16]
 8000a2c:	615a      	str	r2, [r3, #20]
 8000a2e:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000a30:	4b62      	ldr	r3, [pc, #392]	; (8000bbc <MX_ADC1_Init+0x1b0>)
 8000a32:	4a63      	ldr	r2, [pc, #396]	; (8000bc0 <MX_ADC1_Init+0x1b4>)
 8000a34:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000a36:	4b61      	ldr	r3, [pc, #388]	; (8000bbc <MX_ADC1_Init+0x1b0>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8000a3c:	4b5f      	ldr	r3, [pc, #380]	; (8000bbc <MX_ADC1_Init+0x1b0>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000a42:	4b5e      	ldr	r3, [pc, #376]	; (8000bbc <MX_ADC1_Init+0x1b0>)
 8000a44:	2201      	movs	r2, #1
 8000a46:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a48:	4b5c      	ldr	r3, [pc, #368]	; (8000bbc <MX_ADC1_Init+0x1b0>)
 8000a4a:	2204      	movs	r2, #4
 8000a4c:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000a4e:	4b5b      	ldr	r3, [pc, #364]	; (8000bbc <MX_ADC1_Init+0x1b0>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000a54:	4b59      	ldr	r3, [pc, #356]	; (8000bbc <MX_ADC1_Init+0x1b0>)
 8000a56:	2201      	movs	r2, #1
 8000a58:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 8;
 8000a5a:	4b58      	ldr	r3, [pc, #352]	; (8000bbc <MX_ADC1_Init+0x1b0>)
 8000a5c:	2208      	movs	r2, #8
 8000a5e:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000a60:	4b56      	ldr	r3, [pc, #344]	; (8000bbc <MX_ADC1_Init+0x1b0>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a66:	4b55      	ldr	r3, [pc, #340]	; (8000bbc <MX_ADC1_Init+0x1b0>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a6c:	4b53      	ldr	r3, [pc, #332]	; (8000bbc <MX_ADC1_Init+0x1b0>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8000a72:	4b52      	ldr	r3, [pc, #328]	; (8000bbc <MX_ADC1_Init+0x1b0>)
 8000a74:	2203      	movs	r2, #3
 8000a76:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000a78:	4b50      	ldr	r3, [pc, #320]	; (8000bbc <MX_ADC1_Init+0x1b0>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000a7e:	4b4f      	ldr	r3, [pc, #316]	; (8000bbc <MX_ADC1_Init+0x1b0>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000a84:	4b4d      	ldr	r3, [pc, #308]	; (8000bbc <MX_ADC1_Init+0x1b0>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a8c:	484b      	ldr	r0, [pc, #300]	; (8000bbc <MX_ADC1_Init+0x1b0>)
 8000a8e:	f001 fa1f 	bl	8001ed0 <HAL_ADC_Init>
 8000a92:	4603      	mov	r3, r0
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d001      	beq.n	8000a9c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000a98:	f000 faa6 	bl	8000fe8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000aa0:	f107 031c 	add.w	r3, r7, #28
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	4845      	ldr	r0, [pc, #276]	; (8000bbc <MX_ADC1_Init+0x1b0>)
 8000aa8:	f002 fa34 	bl	8002f14 <HAL_ADCEx_MultiModeConfigChannel>
 8000aac:	4603      	mov	r3, r0
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d001      	beq.n	8000ab6 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8000ab2:	f000 fa99 	bl	8000fe8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 8000ab6:	4b43      	ldr	r3, [pc, #268]	; (8000bc4 <MX_ADC1_Init+0x1b8>)
 8000ab8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000aba:	2306      	movs	r3, #6
 8000abc:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000abe:	2301      	movs	r3, #1
 8000ac0:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000ac2:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8000ac6:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000ac8:	2304      	movs	r3, #4
 8000aca:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000acc:	2300      	movs	r3, #0
 8000ace:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ad4:	463b      	mov	r3, r7
 8000ad6:	4619      	mov	r1, r3
 8000ad8:	4838      	ldr	r0, [pc, #224]	; (8000bbc <MX_ADC1_Init+0x1b0>)
 8000ada:	f001 fc7d 	bl	80023d8 <HAL_ADC_ConfigChannel>
 8000ade:	4603      	mov	r3, r0
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d001      	beq.n	8000ae8 <MX_ADC1_Init+0xdc>
  {
    Error_Handler();
 8000ae4:	f000 fa80 	bl	8000fe8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_17;
 8000ae8:	4b37      	ldr	r3, [pc, #220]	; (8000bc8 <MX_ADC1_Init+0x1bc>)
 8000aea:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000aec:	230c      	movs	r3, #12
 8000aee:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000af0:	463b      	mov	r3, r7
 8000af2:	4619      	mov	r1, r3
 8000af4:	4831      	ldr	r0, [pc, #196]	; (8000bbc <MX_ADC1_Init+0x1b0>)
 8000af6:	f001 fc6f 	bl	80023d8 <HAL_ADC_ConfigChannel>
 8000afa:	4603      	mov	r3, r0
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d001      	beq.n	8000b04 <MX_ADC1_Init+0xf8>
  {
    Error_Handler();
 8000b00:	f000 fa72 	bl	8000fe8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8000b04:	4b31      	ldr	r3, [pc, #196]	; (8000bcc <MX_ADC1_Init+0x1c0>)
 8000b06:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000b08:	2312      	movs	r3, #18
 8000b0a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b0c:	463b      	mov	r3, r7
 8000b0e:	4619      	mov	r1, r3
 8000b10:	482a      	ldr	r0, [pc, #168]	; (8000bbc <MX_ADC1_Init+0x1b0>)
 8000b12:	f001 fc61 	bl	80023d8 <HAL_ADC_ConfigChannel>
 8000b16:	4603      	mov	r3, r0
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d001      	beq.n	8000b20 <MX_ADC1_Init+0x114>
  {
    Error_Handler();
 8000b1c:	f000 fa64 	bl	8000fe8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8000b20:	4b2b      	ldr	r3, [pc, #172]	; (8000bd0 <MX_ADC1_Init+0x1c4>)
 8000b22:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000b24:	2318      	movs	r3, #24
 8000b26:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b28:	463b      	mov	r3, r7
 8000b2a:	4619      	mov	r1, r3
 8000b2c:	4823      	ldr	r0, [pc, #140]	; (8000bbc <MX_ADC1_Init+0x1b0>)
 8000b2e:	f001 fc53 	bl	80023d8 <HAL_ADC_ConfigChannel>
 8000b32:	4603      	mov	r3, r0
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d001      	beq.n	8000b3c <MX_ADC1_Init+0x130>
  {
    Error_Handler();
 8000b38:	f000 fa56 	bl	8000fe8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_18;
 8000b3c:	4b25      	ldr	r3, [pc, #148]	; (8000bd4 <MX_ADC1_Init+0x1c8>)
 8000b3e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000b40:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000b44:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b46:	463b      	mov	r3, r7
 8000b48:	4619      	mov	r1, r3
 8000b4a:	481c      	ldr	r0, [pc, #112]	; (8000bbc <MX_ADC1_Init+0x1b0>)
 8000b4c:	f001 fc44 	bl	80023d8 <HAL_ADC_ConfigChannel>
 8000b50:	4603      	mov	r3, r0
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d001      	beq.n	8000b5a <MX_ADC1_Init+0x14e>
  {
    Error_Handler();
 8000b56:	f000 fa47 	bl	8000fe8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_19;
 8000b5a:	4b1f      	ldr	r3, [pc, #124]	; (8000bd8 <MX_ADC1_Init+0x1cc>)
 8000b5c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8000b5e:	f44f 7383 	mov.w	r3, #262	; 0x106
 8000b62:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b64:	463b      	mov	r3, r7
 8000b66:	4619      	mov	r1, r3
 8000b68:	4814      	ldr	r0, [pc, #80]	; (8000bbc <MX_ADC1_Init+0x1b0>)
 8000b6a:	f001 fc35 	bl	80023d8 <HAL_ADC_ConfigChannel>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d001      	beq.n	8000b78 <MX_ADC1_Init+0x16c>
  {
    Error_Handler();
 8000b74:	f000 fa38 	bl	8000fe8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000b78:	4b18      	ldr	r3, [pc, #96]	; (8000bdc <MX_ADC1_Init+0x1d0>)
 8000b7a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8000b7c:	f44f 7386 	mov.w	r3, #268	; 0x10c
 8000b80:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b82:	463b      	mov	r3, r7
 8000b84:	4619      	mov	r1, r3
 8000b86:	480d      	ldr	r0, [pc, #52]	; (8000bbc <MX_ADC1_Init+0x1b0>)
 8000b88:	f001 fc26 	bl	80023d8 <HAL_ADC_ConfigChannel>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d001      	beq.n	8000b96 <MX_ADC1_Init+0x18a>
  {
    Error_Handler();
 8000b92:	f000 fa29 	bl	8000fe8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000b96:	4b12      	ldr	r3, [pc, #72]	; (8000be0 <MX_ADC1_Init+0x1d4>)
 8000b98:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 8000b9a:	f44f 7389 	mov.w	r3, #274	; 0x112
 8000b9e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ba0:	463b      	mov	r3, r7
 8000ba2:	4619      	mov	r1, r3
 8000ba4:	4805      	ldr	r0, [pc, #20]	; (8000bbc <MX_ADC1_Init+0x1b0>)
 8000ba6:	f001 fc17 	bl	80023d8 <HAL_ADC_ConfigChannel>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d001      	beq.n	8000bb4 <MX_ADC1_Init+0x1a8>
  {
    Error_Handler();
 8000bb0:	f000 fa1a 	bl	8000fe8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000bb4:	bf00      	nop
 8000bb6:	3728      	adds	r7, #40	; 0x28
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bd80      	pop	{r7, pc}
 8000bbc:	240001fc 	.word	0x240001fc
 8000bc0:	40022000 	.word	0x40022000
 8000bc4:	43210000 	.word	0x43210000
 8000bc8:	47520000 	.word	0x47520000
 8000bcc:	3ac04000 	.word	0x3ac04000
 8000bd0:	3ef08000 	.word	0x3ef08000
 8000bd4:	4b840000 	.word	0x4b840000
 8000bd8:	4fb80000 	.word	0x4fb80000
 8000bdc:	0c900008 	.word	0x0c900008
 8000be0:	1d500080 	.word	0x1d500080

08000be4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b0b8      	sub	sp, #224	; 0xe0
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bec:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	601a      	str	r2, [r3, #0]
 8000bf4:	605a      	str	r2, [r3, #4]
 8000bf6:	609a      	str	r2, [r3, #8]
 8000bf8:	60da      	str	r2, [r3, #12]
 8000bfa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000bfc:	f107 0310 	add.w	r3, r7, #16
 8000c00:	22bc      	movs	r2, #188	; 0xbc
 8000c02:	2100      	movs	r1, #0
 8000c04:	4618      	mov	r0, r3
 8000c06:	f00e f937 	bl	800ee78 <memset>
  if(adcHandle->Instance==ADC1)
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	4a42      	ldr	r2, [pc, #264]	; (8000d18 <HAL_ADC_MspInit+0x134>)
 8000c10:	4293      	cmp	r3, r2
 8000c12:	d17c      	bne.n	8000d0e <HAL_ADC_MspInit+0x12a>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000c14:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8000c18:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 2;
 8000c1a:	2302      	movs	r3, #2
 8000c1c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLL2.PLL2N = 12;
 8000c1e:	230c      	movs	r3, #12
 8000c20:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000c22:	2302      	movs	r3, #2
 8000c24:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000c26:	2302      	movs	r3, #2
 8000c28:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000c2a:	2302      	movs	r3, #2
 8000c2c:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8000c2e:	23c0      	movs	r3, #192	; 0xc0
 8000c30:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8000c32:	2320      	movs	r3, #32
 8000c34:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000c36:	2300      	movs	r3, #0
 8000c38:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c40:	f107 0310 	add.w	r3, r7, #16
 8000c44:	4618      	mov	r0, r3
 8000c46:	f005 fc23 	bl	8006490 <HAL_RCCEx_PeriphCLKConfig>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d001      	beq.n	8000c54 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8000c50:	f000 f9ca 	bl	8000fe8 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000c54:	4b31      	ldr	r3, [pc, #196]	; (8000d1c <HAL_ADC_MspInit+0x138>)
 8000c56:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000c5a:	4a30      	ldr	r2, [pc, #192]	; (8000d1c <HAL_ADC_MspInit+0x138>)
 8000c5c:	f043 0320 	orr.w	r3, r3, #32
 8000c60:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000c64:	4b2d      	ldr	r3, [pc, #180]	; (8000d1c <HAL_ADC_MspInit+0x138>)
 8000c66:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000c6a:	f003 0320 	and.w	r3, r3, #32
 8000c6e:	60fb      	str	r3, [r7, #12]
 8000c70:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c72:	4b2a      	ldr	r3, [pc, #168]	; (8000d1c <HAL_ADC_MspInit+0x138>)
 8000c74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c78:	4a28      	ldr	r2, [pc, #160]	; (8000d1c <HAL_ADC_MspInit+0x138>)
 8000c7a:	f043 0301 	orr.w	r3, r3, #1
 8000c7e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000c82:	4b26      	ldr	r3, [pc, #152]	; (8000d1c <HAL_ADC_MspInit+0x138>)
 8000c84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c88:	f003 0301 	and.w	r3, r3, #1
 8000c8c:	60bb      	str	r3, [r7, #8]
 8000c8e:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> ADC1_INP18
    PA5     ------> ADC1_INP19
    PA6     ------> ADC1_INP3
    PA7     ------> ADC1_INP7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000c90:	23ff      	movs	r3, #255	; 0xff
 8000c92:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c96:	2303      	movs	r3, #3
 8000c98:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ca2:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000ca6:	4619      	mov	r1, r3
 8000ca8:	481d      	ldr	r0, [pc, #116]	; (8000d20 <HAL_ADC_MspInit+0x13c>)
 8000caa:	f004 fa33 	bl	8005114 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream0;
 8000cae:	4b1d      	ldr	r3, [pc, #116]	; (8000d24 <HAL_ADC_MspInit+0x140>)
 8000cb0:	4a1d      	ldr	r2, [pc, #116]	; (8000d28 <HAL_ADC_MspInit+0x144>)
 8000cb2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000cb4:	4b1b      	ldr	r3, [pc, #108]	; (8000d24 <HAL_ADC_MspInit+0x140>)
 8000cb6:	2209      	movs	r2, #9
 8000cb8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000cba:	4b1a      	ldr	r3, [pc, #104]	; (8000d24 <HAL_ADC_MspInit+0x140>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000cc0:	4b18      	ldr	r3, [pc, #96]	; (8000d24 <HAL_ADC_MspInit+0x140>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000cc6:	4b17      	ldr	r3, [pc, #92]	; (8000d24 <HAL_ADC_MspInit+0x140>)
 8000cc8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000ccc:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000cce:	4b15      	ldr	r3, [pc, #84]	; (8000d24 <HAL_ADC_MspInit+0x140>)
 8000cd0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000cd4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000cd6:	4b13      	ldr	r3, [pc, #76]	; (8000d24 <HAL_ADC_MspInit+0x140>)
 8000cd8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000cdc:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000cde:	4b11      	ldr	r3, [pc, #68]	; (8000d24 <HAL_ADC_MspInit+0x140>)
 8000ce0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000ce4:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000ce6:	4b0f      	ldr	r3, [pc, #60]	; (8000d24 <HAL_ADC_MspInit+0x140>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000cec:	4b0d      	ldr	r3, [pc, #52]	; (8000d24 <HAL_ADC_MspInit+0x140>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000cf2:	480c      	ldr	r0, [pc, #48]	; (8000d24 <HAL_ADC_MspInit+0x140>)
 8000cf4:	f002 fafc 	bl	80032f0 <HAL_DMA_Init>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d001      	beq.n	8000d02 <HAL_ADC_MspInit+0x11e>
    {
      Error_Handler();
 8000cfe:	f000 f973 	bl	8000fe8 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	4a07      	ldr	r2, [pc, #28]	; (8000d24 <HAL_ADC_MspInit+0x140>)
 8000d06:	64da      	str	r2, [r3, #76]	; 0x4c
 8000d08:	4a06      	ldr	r2, [pc, #24]	; (8000d24 <HAL_ADC_MspInit+0x140>)
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000d0e:	bf00      	nop
 8000d10:	37e0      	adds	r7, #224	; 0xe0
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}
 8000d16:	bf00      	nop
 8000d18:	40022000 	.word	0x40022000
 8000d1c:	58024400 	.word	0x58024400
 8000d20:	58020000 	.word	0x58020000
 8000d24:	24000260 	.word	0x24000260
 8000d28:	40020010 	.word	0x40020010

08000d2c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	b083      	sub	sp, #12
 8000d30:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d32:	4b0a      	ldr	r3, [pc, #40]	; (8000d5c <MX_DMA_Init+0x30>)
 8000d34:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000d38:	4a08      	ldr	r2, [pc, #32]	; (8000d5c <MX_DMA_Init+0x30>)
 8000d3a:	f043 0301 	orr.w	r3, r3, #1
 8000d3e:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000d42:	4b06      	ldr	r3, [pc, #24]	; (8000d5c <MX_DMA_Init+0x30>)
 8000d44:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000d48:	f003 0301 	and.w	r3, r3, #1
 8000d4c:	607b      	str	r3, [r7, #4]
 8000d4e:	687b      	ldr	r3, [r7, #4]

}
 8000d50:	bf00      	nop
 8000d52:	370c      	adds	r7, #12
 8000d54:	46bd      	mov	sp, r7
 8000d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5a:	4770      	bx	lr
 8000d5c:	58024400 	.word	0x58024400

08000d60 <MX_GPIO_Init>:
/** Configure pins
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b08a      	sub	sp, #40	; 0x28
 8000d64:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d66:	f107 0314 	add.w	r3, r7, #20
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	601a      	str	r2, [r3, #0]
 8000d6e:	605a      	str	r2, [r3, #4]
 8000d70:	609a      	str	r2, [r3, #8]
 8000d72:	60da      	str	r2, [r3, #12]
 8000d74:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d76:	4b31      	ldr	r3, [pc, #196]	; (8000e3c <MX_GPIO_Init+0xdc>)
 8000d78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d7c:	4a2f      	ldr	r2, [pc, #188]	; (8000e3c <MX_GPIO_Init+0xdc>)
 8000d7e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d82:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000d86:	4b2d      	ldr	r3, [pc, #180]	; (8000e3c <MX_GPIO_Init+0xdc>)
 8000d88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000d90:	613b      	str	r3, [r7, #16]
 8000d92:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d94:	4b29      	ldr	r3, [pc, #164]	; (8000e3c <MX_GPIO_Init+0xdc>)
 8000d96:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d9a:	4a28      	ldr	r2, [pc, #160]	; (8000e3c <MX_GPIO_Init+0xdc>)
 8000d9c:	f043 0301 	orr.w	r3, r3, #1
 8000da0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000da4:	4b25      	ldr	r3, [pc, #148]	; (8000e3c <MX_GPIO_Init+0xdc>)
 8000da6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000daa:	f003 0301 	and.w	r3, r3, #1
 8000dae:	60fb      	str	r3, [r7, #12]
 8000db0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000db2:	4b22      	ldr	r3, [pc, #136]	; (8000e3c <MX_GPIO_Init+0xdc>)
 8000db4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000db8:	4a20      	ldr	r2, [pc, #128]	; (8000e3c <MX_GPIO_Init+0xdc>)
 8000dba:	f043 0302 	orr.w	r3, r3, #2
 8000dbe:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000dc2:	4b1e      	ldr	r3, [pc, #120]	; (8000e3c <MX_GPIO_Init+0xdc>)
 8000dc4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000dc8:	f003 0302 	and.w	r3, r3, #2
 8000dcc:	60bb      	str	r3, [r7, #8]
 8000dce:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000dd0:	4b1a      	ldr	r3, [pc, #104]	; (8000e3c <MX_GPIO_Init+0xdc>)
 8000dd2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000dd6:	4a19      	ldr	r2, [pc, #100]	; (8000e3c <MX_GPIO_Init+0xdc>)
 8000dd8:	f043 0308 	orr.w	r3, r3, #8
 8000ddc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000de0:	4b16      	ldr	r3, [pc, #88]	; (8000e3c <MX_GPIO_Init+0xdc>)
 8000de2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000de6:	f003 0308 	and.w	r3, r3, #8
 8000dea:	607b      	str	r3, [r7, #4]
 8000dec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dee:	4b13      	ldr	r3, [pc, #76]	; (8000e3c <MX_GPIO_Init+0xdc>)
 8000df0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000df4:	4a11      	ldr	r2, [pc, #68]	; (8000e3c <MX_GPIO_Init+0xdc>)
 8000df6:	f043 0304 	orr.w	r3, r3, #4
 8000dfa:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000dfe:	4b0f      	ldr	r3, [pc, #60]	; (8000e3c <MX_GPIO_Init+0xdc>)
 8000e00:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e04:	f003 0304 	and.w	r3, r3, #4
 8000e08:	603b      	str	r3, [r7, #0]
 8000e0a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	2180      	movs	r1, #128	; 0x80
 8000e10:	480b      	ldr	r0, [pc, #44]	; (8000e40 <MX_GPIO_Init+0xe0>)
 8000e12:	f004 fb2f 	bl	8005474 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000e16:	2380      	movs	r3, #128	; 0x80
 8000e18:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e1a:	2301      	movs	r3, #1
 8000e1c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e22:	2300      	movs	r3, #0
 8000e24:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e26:	f107 0314 	add.w	r3, r7, #20
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	4804      	ldr	r0, [pc, #16]	; (8000e40 <MX_GPIO_Init+0xe0>)
 8000e2e:	f004 f971 	bl	8005114 <HAL_GPIO_Init>

}
 8000e32:	bf00      	nop
 8000e34:	3728      	adds	r7, #40	; 0x28
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	bf00      	nop
 8000e3c:	58024400 	.word	0x58024400
 8000e40:	58020400 	.word	0x58020400

08000e44 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e48:	f000 fdbc 	bl	80019c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e4c:	f000 f816 	bl	8000e7c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_DMA_Init();
 8000e50:	f7ff ff6c 	bl	8000d2c <MX_DMA_Init>
  MX_GPIO_Init();
 8000e54:	f7ff ff84 	bl	8000d60 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000e58:	f7ff fdd8 	bl	8000a0c <MX_ADC1_Init>
  MX_TIM2_Init();
 8000e5c:	f000 fa92 	bl	8001384 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000e60:	f000 fade 	bl	8001420 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000e64:	f000 fb2a 	bl	80014bc <MX_TIM4_Init>
  MX_USART6_UART_Init();
 8000e68:	f000 fc7c 	bl	8001764 <MX_USART6_UART_Init>

  MX_USART3_UART_Init();
 8000e6c:	f000 fc2e 	bl	80016cc <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  init_start();
 8000e70:	f00b fce6 	bl	800c840 <init_start>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  while_do();
 8000e74:	f00b fd70 	bl	800c958 <while_do>
 8000e78:	e7fc      	b.n	8000e74 <main+0x30>
	...

08000e7c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b09e      	sub	sp, #120	; 0x78
 8000e80:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e82:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000e86:	224c      	movs	r2, #76	; 0x4c
 8000e88:	2100      	movs	r1, #0
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f00d fff4 	bl	800ee78 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e90:	f107 030c 	add.w	r3, r7, #12
 8000e94:	2220      	movs	r2, #32
 8000e96:	2100      	movs	r1, #0
 8000e98:	4618      	mov	r0, r3
 8000e9a:	f00d ffed 	bl	800ee78 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000e9e:	2002      	movs	r0, #2
 8000ea0:	f004 fb02 	bl	80054a8 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	60bb      	str	r3, [r7, #8]
 8000ea8:	4b4c      	ldr	r3, [pc, #304]	; (8000fdc <SystemClock_Config+0x160>)
 8000eaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000eac:	4a4b      	ldr	r2, [pc, #300]	; (8000fdc <SystemClock_Config+0x160>)
 8000eae:	f023 0301 	bic.w	r3, r3, #1
 8000eb2:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000eb4:	4b49      	ldr	r3, [pc, #292]	; (8000fdc <SystemClock_Config+0x160>)
 8000eb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000eb8:	f003 0301 	and.w	r3, r3, #1
 8000ebc:	60bb      	str	r3, [r7, #8]
 8000ebe:	4b48      	ldr	r3, [pc, #288]	; (8000fe0 <SystemClock_Config+0x164>)
 8000ec0:	699b      	ldr	r3, [r3, #24]
 8000ec2:	4a47      	ldr	r2, [pc, #284]	; (8000fe0 <SystemClock_Config+0x164>)
 8000ec4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000ec8:	6193      	str	r3, [r2, #24]
 8000eca:	4b45      	ldr	r3, [pc, #276]	; (8000fe0 <SystemClock_Config+0x164>)
 8000ecc:	699b      	ldr	r3, [r3, #24]
 8000ece:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000ed2:	60bb      	str	r3, [r7, #8]
 8000ed4:	68bb      	ldr	r3, [r7, #8]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000ed6:	bf00      	nop
 8000ed8:	4b41      	ldr	r3, [pc, #260]	; (8000fe0 <SystemClock_Config+0x164>)
 8000eda:	699b      	ldr	r3, [r3, #24]
 8000edc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000ee0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000ee4:	d1f8      	bne.n	8000ed8 <SystemClock_Config+0x5c>

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ee6:	4b3f      	ldr	r3, [pc, #252]	; (8000fe4 <SystemClock_Config+0x168>)
 8000ee8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000eec:	4a3d      	ldr	r2, [pc, #244]	; (8000fe4 <SystemClock_Config+0x168>)
 8000eee:	f043 0302 	orr.w	r3, r3, #2
 8000ef2:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000ef6:	4b3b      	ldr	r3, [pc, #236]	; (8000fe4 <SystemClock_Config+0x168>)
 8000ef8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000efc:	f003 0302 	and.w	r3, r3, #2
 8000f00:	607b      	str	r3, [r7, #4]
 8000f02:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000f04:	2300      	movs	r3, #0
 8000f06:	603b      	str	r3, [r7, #0]
 8000f08:	4b35      	ldr	r3, [pc, #212]	; (8000fe0 <SystemClock_Config+0x164>)
 8000f0a:	699b      	ldr	r3, [r3, #24]
 8000f0c:	4a34      	ldr	r2, [pc, #208]	; (8000fe0 <SystemClock_Config+0x164>)
 8000f0e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000f12:	6193      	str	r3, [r2, #24]
 8000f14:	4b32      	ldr	r3, [pc, #200]	; (8000fe0 <SystemClock_Config+0x164>)
 8000f16:	699b      	ldr	r3, [r3, #24]
 8000f18:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000f1c:	603b      	str	r3, [r7, #0]
 8000f1e:	4b2f      	ldr	r3, [pc, #188]	; (8000fdc <SystemClock_Config+0x160>)
 8000f20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f22:	4a2e      	ldr	r2, [pc, #184]	; (8000fdc <SystemClock_Config+0x160>)
 8000f24:	f043 0301 	orr.w	r3, r3, #1
 8000f28:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000f2a:	4b2c      	ldr	r3, [pc, #176]	; (8000fdc <SystemClock_Config+0x160>)
 8000f2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f2e:	f003 0301 	and.w	r3, r3, #1
 8000f32:	603b      	str	r3, [r7, #0]
 8000f34:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000f36:	bf00      	nop
 8000f38:	4b29      	ldr	r3, [pc, #164]	; (8000fe0 <SystemClock_Config+0x164>)
 8000f3a:	699b      	ldr	r3, [r3, #24]
 8000f3c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000f40:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000f44:	d1f8      	bne.n	8000f38 <SystemClock_Config+0xbc>

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8000f46:	4b27      	ldr	r3, [pc, #156]	; (8000fe4 <SystemClock_Config+0x168>)
 8000f48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f4a:	f023 0303 	bic.w	r3, r3, #3
 8000f4e:	4a25      	ldr	r2, [pc, #148]	; (8000fe4 <SystemClock_Config+0x168>)
 8000f50:	f043 0302 	orr.w	r3, r3, #2
 8000f54:	6293      	str	r3, [r2, #40]	; 0x28

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f56:	2301      	movs	r3, #1
 8000f58:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000f5a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000f5e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f60:	2302      	movs	r3, #2
 8000f62:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f64:	2302      	movs	r3, #2
 8000f66:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLM = 5;
 8000f68:	2305      	movs	r3, #5
 8000f6a:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000f6c:	23c0      	movs	r3, #192	; 0xc0
 8000f6e:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000f70:	2302      	movs	r3, #2
 8000f72:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000f74:	2302      	movs	r3, #2
 8000f76:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000f78:	2302      	movs	r3, #2
 8000f7a:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8000f7c:	2308      	movs	r3, #8
 8000f7e:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000f80:	2300      	movs	r3, #0
 8000f82:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000f84:	2300      	movs	r3, #0
 8000f86:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f88:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	f004 fac5 	bl	800551c <HAL_RCC_OscConfig>
 8000f92:	4603      	mov	r3, r0
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d001      	beq.n	8000f9c <SystemClock_Config+0x120>
  {
    Error_Handler();
 8000f98:	f000 f826 	bl	8000fe8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f9c:	233f      	movs	r3, #63	; 0x3f
 8000f9e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fa0:	2303      	movs	r3, #3
 8000fa2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000fa8:	2308      	movs	r3, #8
 8000faa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000fac:	2340      	movs	r3, #64	; 0x40
 8000fae:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000fb0:	2340      	movs	r3, #64	; 0x40
 8000fb2:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000fb4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000fb8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000fba:	2340      	movs	r3, #64	; 0x40
 8000fbc:	62bb      	str	r3, [r7, #40]	; 0x28

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000fbe:	f107 030c 	add.w	r3, r7, #12
 8000fc2:	2104      	movs	r1, #4
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	f004 fed7 	bl	8005d78 <HAL_RCC_ClockConfig>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d001      	beq.n	8000fd4 <SystemClock_Config+0x158>
  {
    Error_Handler();
 8000fd0:	f000 f80a 	bl	8000fe8 <Error_Handler>
  }
}
 8000fd4:	bf00      	nop
 8000fd6:	3778      	adds	r7, #120	; 0x78
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bd80      	pop	{r7, pc}
 8000fdc:	58000400 	.word	0x58000400
 8000fe0:	58024800 	.word	0x58024800
 8000fe4:	58024400 	.word	0x58024400

08000fe8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fec:	b672      	cpsid	i
}
 8000fee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ff0:	e7fe      	b.n	8000ff0 <Error_Handler+0x8>
	...

08000ff4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	b083      	sub	sp, #12
 8000ff8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ffa:	4b0a      	ldr	r3, [pc, #40]	; (8001024 <HAL_MspInit+0x30>)
 8000ffc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001000:	4a08      	ldr	r2, [pc, #32]	; (8001024 <HAL_MspInit+0x30>)
 8001002:	f043 0302 	orr.w	r3, r3, #2
 8001006:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800100a:	4b06      	ldr	r3, [pc, #24]	; (8001024 <HAL_MspInit+0x30>)
 800100c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001010:	f003 0302 	and.w	r3, r3, #2
 8001014:	607b      	str	r3, [r7, #4]
 8001016:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001018:	bf00      	nop
 800101a:	370c      	adds	r7, #12
 800101c:	46bd      	mov	sp, r7
 800101e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001022:	4770      	bx	lr
 8001024:	58024400 	.word	0x58024400

08001028 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800102c:	e7fe      	b.n	800102c <NMI_Handler+0x4>

0800102e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800102e:	b480      	push	{r7}
 8001030:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001032:	e7fe      	b.n	8001032 <HardFault_Handler+0x4>

08001034 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001034:	b480      	push	{r7}
 8001036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001038:	e7fe      	b.n	8001038 <MemManage_Handler+0x4>

0800103a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800103a:	b480      	push	{r7}
 800103c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800103e:	e7fe      	b.n	800103e <BusFault_Handler+0x4>

08001040 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001040:	b480      	push	{r7}
 8001042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001044:	e7fe      	b.n	8001044 <UsageFault_Handler+0x4>

08001046 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001046:	b480      	push	{r7}
 8001048:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800104a:	bf00      	nop
 800104c:	46bd      	mov	sp, r7
 800104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001052:	4770      	bx	lr

08001054 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001054:	b480      	push	{r7}
 8001056:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001058:	bf00      	nop
 800105a:	46bd      	mov	sp, r7
 800105c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001060:	4770      	bx	lr

08001062 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001062:	b480      	push	{r7}
 8001064:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001066:	bf00      	nop
 8001068:	46bd      	mov	sp, r7
 800106a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106e:	4770      	bx	lr

08001070 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001074:	f000 fd18 	bl	8001aa8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001078:	bf00      	nop
 800107a:	bd80      	pop	{r7, pc}

0800107c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001080:	4803      	ldr	r0, [pc, #12]	; (8001090 <TIM3_IRQHandler+0x14>)
 8001082:	f007 fe41 	bl	8008d08 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */
  resTIM3();
 8001086:	f00c fba7 	bl	800d7d8 <resTIM3>
  /* USER CODE END TIM3_IRQn 1 */
}
 800108a:	bf00      	nop
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	24000328 	.word	0x24000328

08001094 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8001098:	480f      	ldr	r0, [pc, #60]	; (80010d8 <USART6_IRQHandler+0x44>)
 800109a:	f008 ffaf 	bl	8009ffc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */
  if(tft_receive()==1)
 800109e:	f00b facf 	bl	800c640 <tft_receive>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b01      	cmp	r3, #1
 80010a6:	d114      	bne.n	80010d2 <USART6_IRQHandler+0x3e>
  {
	  if(controlbuf.controlid == 11)
 80010a8:	4b0c      	ldr	r3, [pc, #48]	; (80010dc <USART6_IRQHandler+0x48>)
 80010aa:	785b      	ldrb	r3, [r3, #1]
 80010ac:	2b0b      	cmp	r3, #11
 80010ae:	d102      	bne.n	80010b6 <USART6_IRQHandler+0x22>
	  {
		  wantAdjust = 1;
 80010b0:	4b0b      	ldr	r3, [pc, #44]	; (80010e0 <USART6_IRQHandler+0x4c>)
 80010b2:	2201      	movs	r2, #1
 80010b4:	701a      	strb	r2, [r3, #0]
	  }
	  if(controlbuf.controlid == 7)
 80010b6:	4b09      	ldr	r3, [pc, #36]	; (80010dc <USART6_IRQHandler+0x48>)
 80010b8:	785b      	ldrb	r3, [r3, #1]
 80010ba:	2b07      	cmp	r3, #7
 80010bc:	d102      	bne.n	80010c4 <USART6_IRQHandler+0x30>
	  {
		  mode = 0;
 80010be:	4b09      	ldr	r3, [pc, #36]	; (80010e4 <USART6_IRQHandler+0x50>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	701a      	strb	r2, [r3, #0]
	  }
	  if(controlbuf.controlid == 8)
 80010c4:	4b05      	ldr	r3, [pc, #20]	; (80010dc <USART6_IRQHandler+0x48>)
 80010c6:	785b      	ldrb	r3, [r3, #1]
 80010c8:	2b08      	cmp	r3, #8
 80010ca:	d102      	bne.n	80010d2 <USART6_IRQHandler+0x3e>
	  {
		  mode = 1;
 80010cc:	4b05      	ldr	r3, [pc, #20]	; (80010e4 <USART6_IRQHandler+0x50>)
 80010ce:	2201      	movs	r2, #1
 80010d0:	701a      	strb	r2, [r3, #0]
	  }
  }
  /* USER CODE END USART6_IRQn 1 */
}
 80010d2:	bf00      	nop
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	24000450 	.word	0x24000450
 80010dc:	240005ec 	.word	0x240005ec
 80010e0:	24004615 	.word	0x24004615
 80010e4:	240005f8 	.word	0x240005f8

080010e8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80010e8:	b480      	push	{r7}
 80010ea:	af00      	add	r7, sp, #0
	return 1;
 80010ec:	2301      	movs	r3, #1
}
 80010ee:	4618      	mov	r0, r3
 80010f0:	46bd      	mov	sp, r7
 80010f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f6:	4770      	bx	lr

080010f8 <_kill>:

int _kill(int pid, int sig)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
 8001100:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001102:	f00d fe8f 	bl	800ee24 <__errno>
 8001106:	4603      	mov	r3, r0
 8001108:	2216      	movs	r2, #22
 800110a:	601a      	str	r2, [r3, #0]
	return -1;
 800110c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001110:	4618      	mov	r0, r3
 8001112:	3708      	adds	r7, #8
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}

08001118 <_exit>:

void _exit (int status)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b082      	sub	sp, #8
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001120:	f04f 31ff 	mov.w	r1, #4294967295
 8001124:	6878      	ldr	r0, [r7, #4]
 8001126:	f7ff ffe7 	bl	80010f8 <_kill>
	while (1) {}		/* Make sure we hang here */
 800112a:	e7fe      	b.n	800112a <_exit+0x12>

0800112c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b086      	sub	sp, #24
 8001130:	af00      	add	r7, sp, #0
 8001132:	60f8      	str	r0, [r7, #12]
 8001134:	60b9      	str	r1, [r7, #8]
 8001136:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001138:	2300      	movs	r3, #0
 800113a:	617b      	str	r3, [r7, #20]
 800113c:	e00a      	b.n	8001154 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800113e:	f3af 8000 	nop.w
 8001142:	4601      	mov	r1, r0
 8001144:	68bb      	ldr	r3, [r7, #8]
 8001146:	1c5a      	adds	r2, r3, #1
 8001148:	60ba      	str	r2, [r7, #8]
 800114a:	b2ca      	uxtb	r2, r1
 800114c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800114e:	697b      	ldr	r3, [r7, #20]
 8001150:	3301      	adds	r3, #1
 8001152:	617b      	str	r3, [r7, #20]
 8001154:	697a      	ldr	r2, [r7, #20]
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	429a      	cmp	r2, r3
 800115a:	dbf0      	blt.n	800113e <_read+0x12>
	}

return len;
 800115c:	687b      	ldr	r3, [r7, #4]
}
 800115e:	4618      	mov	r0, r3
 8001160:	3718      	adds	r7, #24
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}

08001166 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001166:	b580      	push	{r7, lr}
 8001168:	b086      	sub	sp, #24
 800116a:	af00      	add	r7, sp, #0
 800116c:	60f8      	str	r0, [r7, #12]
 800116e:	60b9      	str	r1, [r7, #8]
 8001170:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001172:	2300      	movs	r3, #0
 8001174:	617b      	str	r3, [r7, #20]
 8001176:	e009      	b.n	800118c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001178:	68bb      	ldr	r3, [r7, #8]
 800117a:	1c5a      	adds	r2, r3, #1
 800117c:	60ba      	str	r2, [r7, #8]
 800117e:	781b      	ldrb	r3, [r3, #0]
 8001180:	4618      	mov	r0, r3
 8001182:	f00c fbef 	bl	800d964 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001186:	697b      	ldr	r3, [r7, #20]
 8001188:	3301      	adds	r3, #1
 800118a:	617b      	str	r3, [r7, #20]
 800118c:	697a      	ldr	r2, [r7, #20]
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	429a      	cmp	r2, r3
 8001192:	dbf1      	blt.n	8001178 <_write+0x12>
	}
	return len;
 8001194:	687b      	ldr	r3, [r7, #4]
}
 8001196:	4618      	mov	r0, r3
 8001198:	3718      	adds	r7, #24
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}

0800119e <_close>:

int _close(int file)
{
 800119e:	b480      	push	{r7}
 80011a0:	b083      	sub	sp, #12
 80011a2:	af00      	add	r7, sp, #0
 80011a4:	6078      	str	r0, [r7, #4]
	return -1;
 80011a6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011aa:	4618      	mov	r0, r3
 80011ac:	370c      	adds	r7, #12
 80011ae:	46bd      	mov	sp, r7
 80011b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b4:	4770      	bx	lr

080011b6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80011b6:	b480      	push	{r7}
 80011b8:	b083      	sub	sp, #12
 80011ba:	af00      	add	r7, sp, #0
 80011bc:	6078      	str	r0, [r7, #4]
 80011be:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80011c6:	605a      	str	r2, [r3, #4]
	return 0;
 80011c8:	2300      	movs	r3, #0
}
 80011ca:	4618      	mov	r0, r3
 80011cc:	370c      	adds	r7, #12
 80011ce:	46bd      	mov	sp, r7
 80011d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d4:	4770      	bx	lr

080011d6 <_isatty>:

int _isatty(int file)
{
 80011d6:	b480      	push	{r7}
 80011d8:	b083      	sub	sp, #12
 80011da:	af00      	add	r7, sp, #0
 80011dc:	6078      	str	r0, [r7, #4]
	return 1;
 80011de:	2301      	movs	r3, #1
}
 80011e0:	4618      	mov	r0, r3
 80011e2:	370c      	adds	r7, #12
 80011e4:	46bd      	mov	sp, r7
 80011e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ea:	4770      	bx	lr

080011ec <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80011ec:	b480      	push	{r7}
 80011ee:	b085      	sub	sp, #20
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	60f8      	str	r0, [r7, #12]
 80011f4:	60b9      	str	r1, [r7, #8]
 80011f6:	607a      	str	r2, [r7, #4]
	return 0;
 80011f8:	2300      	movs	r3, #0
}
 80011fa:	4618      	mov	r0, r3
 80011fc:	3714      	adds	r7, #20
 80011fe:	46bd      	mov	sp, r7
 8001200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001204:	4770      	bx	lr
	...

08001208 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b086      	sub	sp, #24
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001210:	4a14      	ldr	r2, [pc, #80]	; (8001264 <_sbrk+0x5c>)
 8001212:	4b15      	ldr	r3, [pc, #84]	; (8001268 <_sbrk+0x60>)
 8001214:	1ad3      	subs	r3, r2, r3
 8001216:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001218:	697b      	ldr	r3, [r7, #20]
 800121a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800121c:	4b13      	ldr	r3, [pc, #76]	; (800126c <_sbrk+0x64>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	2b00      	cmp	r3, #0
 8001222:	d102      	bne.n	800122a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001224:	4b11      	ldr	r3, [pc, #68]	; (800126c <_sbrk+0x64>)
 8001226:	4a12      	ldr	r2, [pc, #72]	; (8001270 <_sbrk+0x68>)
 8001228:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800122a:	4b10      	ldr	r3, [pc, #64]	; (800126c <_sbrk+0x64>)
 800122c:	681a      	ldr	r2, [r3, #0]
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	4413      	add	r3, r2
 8001232:	693a      	ldr	r2, [r7, #16]
 8001234:	429a      	cmp	r2, r3
 8001236:	d207      	bcs.n	8001248 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001238:	f00d fdf4 	bl	800ee24 <__errno>
 800123c:	4603      	mov	r3, r0
 800123e:	220c      	movs	r2, #12
 8001240:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001242:	f04f 33ff 	mov.w	r3, #4294967295
 8001246:	e009      	b.n	800125c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001248:	4b08      	ldr	r3, [pc, #32]	; (800126c <_sbrk+0x64>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800124e:	4b07      	ldr	r3, [pc, #28]	; (800126c <_sbrk+0x64>)
 8001250:	681a      	ldr	r2, [r3, #0]
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	4413      	add	r3, r2
 8001256:	4a05      	ldr	r2, [pc, #20]	; (800126c <_sbrk+0x64>)
 8001258:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800125a:	68fb      	ldr	r3, [r7, #12]
}
 800125c:	4618      	mov	r0, r3
 800125e:	3718      	adds	r7, #24
 8001260:	46bd      	mov	sp, r7
 8001262:	bd80      	pop	{r7, pc}
 8001264:	24080000 	.word	0x24080000
 8001268:	00000400 	.word	0x00000400
 800126c:	240002d8 	.word	0x240002d8
 8001270:	24004b30 	.word	0x24004b30

08001274 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001278:	4b37      	ldr	r3, [pc, #220]	; (8001358 <SystemInit+0xe4>)
 800127a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800127e:	4a36      	ldr	r2, [pc, #216]	; (8001358 <SystemInit+0xe4>)
 8001280:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001284:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001288:	4b34      	ldr	r3, [pc, #208]	; (800135c <SystemInit+0xe8>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	f003 030f 	and.w	r3, r3, #15
 8001290:	2b06      	cmp	r3, #6
 8001292:	d807      	bhi.n	80012a4 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001294:	4b31      	ldr	r3, [pc, #196]	; (800135c <SystemInit+0xe8>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	f023 030f 	bic.w	r3, r3, #15
 800129c:	4a2f      	ldr	r2, [pc, #188]	; (800135c <SystemInit+0xe8>)
 800129e:	f043 0307 	orr.w	r3, r3, #7
 80012a2:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80012a4:	4b2e      	ldr	r3, [pc, #184]	; (8001360 <SystemInit+0xec>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	4a2d      	ldr	r2, [pc, #180]	; (8001360 <SystemInit+0xec>)
 80012aa:	f043 0301 	orr.w	r3, r3, #1
 80012ae:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80012b0:	4b2b      	ldr	r3, [pc, #172]	; (8001360 <SystemInit+0xec>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80012b6:	4b2a      	ldr	r3, [pc, #168]	; (8001360 <SystemInit+0xec>)
 80012b8:	681a      	ldr	r2, [r3, #0]
 80012ba:	4929      	ldr	r1, [pc, #164]	; (8001360 <SystemInit+0xec>)
 80012bc:	4b29      	ldr	r3, [pc, #164]	; (8001364 <SystemInit+0xf0>)
 80012be:	4013      	ands	r3, r2
 80012c0:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80012c2:	4b26      	ldr	r3, [pc, #152]	; (800135c <SystemInit+0xe8>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	f003 0308 	and.w	r3, r3, #8
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d007      	beq.n	80012de <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80012ce:	4b23      	ldr	r3, [pc, #140]	; (800135c <SystemInit+0xe8>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	f023 030f 	bic.w	r3, r3, #15
 80012d6:	4a21      	ldr	r2, [pc, #132]	; (800135c <SystemInit+0xe8>)
 80012d8:	f043 0307 	orr.w	r3, r3, #7
 80012dc:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80012de:	4b20      	ldr	r3, [pc, #128]	; (8001360 <SystemInit+0xec>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80012e4:	4b1e      	ldr	r3, [pc, #120]	; (8001360 <SystemInit+0xec>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80012ea:	4b1d      	ldr	r3, [pc, #116]	; (8001360 <SystemInit+0xec>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80012f0:	4b1b      	ldr	r3, [pc, #108]	; (8001360 <SystemInit+0xec>)
 80012f2:	4a1d      	ldr	r2, [pc, #116]	; (8001368 <SystemInit+0xf4>)
 80012f4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80012f6:	4b1a      	ldr	r3, [pc, #104]	; (8001360 <SystemInit+0xec>)
 80012f8:	4a1c      	ldr	r2, [pc, #112]	; (800136c <SystemInit+0xf8>)
 80012fa:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80012fc:	4b18      	ldr	r3, [pc, #96]	; (8001360 <SystemInit+0xec>)
 80012fe:	4a1c      	ldr	r2, [pc, #112]	; (8001370 <SystemInit+0xfc>)
 8001300:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001302:	4b17      	ldr	r3, [pc, #92]	; (8001360 <SystemInit+0xec>)
 8001304:	2200      	movs	r2, #0
 8001306:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001308:	4b15      	ldr	r3, [pc, #84]	; (8001360 <SystemInit+0xec>)
 800130a:	4a19      	ldr	r2, [pc, #100]	; (8001370 <SystemInit+0xfc>)
 800130c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800130e:	4b14      	ldr	r3, [pc, #80]	; (8001360 <SystemInit+0xec>)
 8001310:	2200      	movs	r2, #0
 8001312:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001314:	4b12      	ldr	r3, [pc, #72]	; (8001360 <SystemInit+0xec>)
 8001316:	4a16      	ldr	r2, [pc, #88]	; (8001370 <SystemInit+0xfc>)
 8001318:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800131a:	4b11      	ldr	r3, [pc, #68]	; (8001360 <SystemInit+0xec>)
 800131c:	2200      	movs	r2, #0
 800131e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001320:	4b0f      	ldr	r3, [pc, #60]	; (8001360 <SystemInit+0xec>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	4a0e      	ldr	r2, [pc, #56]	; (8001360 <SystemInit+0xec>)
 8001326:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800132a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800132c:	4b0c      	ldr	r3, [pc, #48]	; (8001360 <SystemInit+0xec>)
 800132e:	2200      	movs	r2, #0
 8001330:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001332:	4b10      	ldr	r3, [pc, #64]	; (8001374 <SystemInit+0x100>)
 8001334:	681a      	ldr	r2, [r3, #0]
 8001336:	4b10      	ldr	r3, [pc, #64]	; (8001378 <SystemInit+0x104>)
 8001338:	4013      	ands	r3, r2
 800133a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800133e:	d202      	bcs.n	8001346 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001340:	4b0e      	ldr	r3, [pc, #56]	; (800137c <SystemInit+0x108>)
 8001342:	2201      	movs	r2, #1
 8001344:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001346:	4b0e      	ldr	r3, [pc, #56]	; (8001380 <SystemInit+0x10c>)
 8001348:	f243 02d2 	movw	r2, #12498	; 0x30d2
 800134c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800134e:	bf00      	nop
 8001350:	46bd      	mov	sp, r7
 8001352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001356:	4770      	bx	lr
 8001358:	e000ed00 	.word	0xe000ed00
 800135c:	52002000 	.word	0x52002000
 8001360:	58024400 	.word	0x58024400
 8001364:	eaf6ed7f 	.word	0xeaf6ed7f
 8001368:	02020200 	.word	0x02020200
 800136c:	01ff0000 	.word	0x01ff0000
 8001370:	01010280 	.word	0x01010280
 8001374:	5c001000 	.word	0x5c001000
 8001378:	ffff0000 	.word	0xffff0000
 800137c:	51008108 	.word	0x51008108
 8001380:	52004000 	.word	0x52004000

08001384 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b088      	sub	sp, #32
 8001388:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800138a:	f107 0310 	add.w	r3, r7, #16
 800138e:	2200      	movs	r2, #0
 8001390:	601a      	str	r2, [r3, #0]
 8001392:	605a      	str	r2, [r3, #4]
 8001394:	609a      	str	r2, [r3, #8]
 8001396:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001398:	1d3b      	adds	r3, r7, #4
 800139a:	2200      	movs	r2, #0
 800139c:	601a      	str	r2, [r3, #0]
 800139e:	605a      	str	r2, [r3, #4]
 80013a0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80013a2:	4b1e      	ldr	r3, [pc, #120]	; (800141c <MX_TIM2_Init+0x98>)
 80013a4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80013a8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 239;
 80013aa:	4b1c      	ldr	r3, [pc, #112]	; (800141c <MX_TIM2_Init+0x98>)
 80013ac:	22ef      	movs	r2, #239	; 0xef
 80013ae:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013b0:	4b1a      	ldr	r3, [pc, #104]	; (800141c <MX_TIM2_Init+0x98>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80013b6:	4b19      	ldr	r3, [pc, #100]	; (800141c <MX_TIM2_Init+0x98>)
 80013b8:	f04f 32ff 	mov.w	r2, #4294967295
 80013bc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013be:	4b17      	ldr	r3, [pc, #92]	; (800141c <MX_TIM2_Init+0x98>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013c4:	4b15      	ldr	r3, [pc, #84]	; (800141c <MX_TIM2_Init+0x98>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80013ca:	4814      	ldr	r0, [pc, #80]	; (800141c <MX_TIM2_Init+0x98>)
 80013cc:	f007 f9ec 	bl	80087a8 <HAL_TIM_Base_Init>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d001      	beq.n	80013da <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80013d6:	f7ff fe07 	bl	8000fe8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013da:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013de:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80013e0:	f107 0310 	add.w	r3, r7, #16
 80013e4:	4619      	mov	r1, r3
 80013e6:	480d      	ldr	r0, [pc, #52]	; (800141c <MX_TIM2_Init+0x98>)
 80013e8:	f007 fec2 	bl	8009170 <HAL_TIM_ConfigClockSource>
 80013ec:	4603      	mov	r3, r0
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d001      	beq.n	80013f6 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80013f2:	f7ff fdf9 	bl	8000fe8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013f6:	2300      	movs	r3, #0
 80013f8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013fa:	2300      	movs	r3, #0
 80013fc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80013fe:	1d3b      	adds	r3, r7, #4
 8001400:	4619      	mov	r1, r3
 8001402:	4806      	ldr	r0, [pc, #24]	; (800141c <MX_TIM2_Init+0x98>)
 8001404:	f008 fc12 	bl	8009c2c <HAL_TIMEx_MasterConfigSynchronization>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d001      	beq.n	8001412 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800140e:	f7ff fdeb 	bl	8000fe8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001412:	bf00      	nop
 8001414:	3720      	adds	r7, #32
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	240002dc 	.word	0x240002dc

08001420 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b088      	sub	sp, #32
 8001424:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001426:	f107 0310 	add.w	r3, r7, #16
 800142a:	2200      	movs	r2, #0
 800142c:	601a      	str	r2, [r3, #0]
 800142e:	605a      	str	r2, [r3, #4]
 8001430:	609a      	str	r2, [r3, #8]
 8001432:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001434:	1d3b      	adds	r3, r7, #4
 8001436:	2200      	movs	r2, #0
 8001438:	601a      	str	r2, [r3, #0]
 800143a:	605a      	str	r2, [r3, #4]
 800143c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800143e:	4b1d      	ldr	r3, [pc, #116]	; (80014b4 <MX_TIM3_Init+0x94>)
 8001440:	4a1d      	ldr	r2, [pc, #116]	; (80014b8 <MX_TIM3_Init+0x98>)
 8001442:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 49;
 8001444:	4b1b      	ldr	r3, [pc, #108]	; (80014b4 <MX_TIM3_Init+0x94>)
 8001446:	2231      	movs	r2, #49	; 0x31
 8001448:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800144a:	4b1a      	ldr	r3, [pc, #104]	; (80014b4 <MX_TIM3_Init+0x94>)
 800144c:	2200      	movs	r2, #0
 800144e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 149;
 8001450:	4b18      	ldr	r3, [pc, #96]	; (80014b4 <MX_TIM3_Init+0x94>)
 8001452:	2295      	movs	r2, #149	; 0x95
 8001454:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001456:	4b17      	ldr	r3, [pc, #92]	; (80014b4 <MX_TIM3_Init+0x94>)
 8001458:	2200      	movs	r2, #0
 800145a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800145c:	4b15      	ldr	r3, [pc, #84]	; (80014b4 <MX_TIM3_Init+0x94>)
 800145e:	2200      	movs	r2, #0
 8001460:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001462:	4814      	ldr	r0, [pc, #80]	; (80014b4 <MX_TIM3_Init+0x94>)
 8001464:	f007 f9a0 	bl	80087a8 <HAL_TIM_Base_Init>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	d001      	beq.n	8001472 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800146e:	f7ff fdbb 	bl	8000fe8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001472:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001476:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001478:	f107 0310 	add.w	r3, r7, #16
 800147c:	4619      	mov	r1, r3
 800147e:	480d      	ldr	r0, [pc, #52]	; (80014b4 <MX_TIM3_Init+0x94>)
 8001480:	f007 fe76 	bl	8009170 <HAL_TIM_ConfigClockSource>
 8001484:	4603      	mov	r3, r0
 8001486:	2b00      	cmp	r3, #0
 8001488:	d001      	beq.n	800148e <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 800148a:	f7ff fdad 	bl	8000fe8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800148e:	2300      	movs	r3, #0
 8001490:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001492:	2300      	movs	r3, #0
 8001494:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001496:	1d3b      	adds	r3, r7, #4
 8001498:	4619      	mov	r1, r3
 800149a:	4806      	ldr	r0, [pc, #24]	; (80014b4 <MX_TIM3_Init+0x94>)
 800149c:	f008 fbc6 	bl	8009c2c <HAL_TIMEx_MasterConfigSynchronization>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d001      	beq.n	80014aa <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80014a6:	f7ff fd9f 	bl	8000fe8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80014aa:	bf00      	nop
 80014ac:	3720      	adds	r7, #32
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	24000328 	.word	0x24000328
 80014b8:	40000400 	.word	0x40000400

080014bc <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b08e      	sub	sp, #56	; 0x38
 80014c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014c2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014c6:	2200      	movs	r2, #0
 80014c8:	601a      	str	r2, [r3, #0]
 80014ca:	605a      	str	r2, [r3, #4]
 80014cc:	609a      	str	r2, [r3, #8]
 80014ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014d0:	f107 031c 	add.w	r3, r7, #28
 80014d4:	2200      	movs	r2, #0
 80014d6:	601a      	str	r2, [r3, #0]
 80014d8:	605a      	str	r2, [r3, #4]
 80014da:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014dc:	463b      	mov	r3, r7
 80014de:	2200      	movs	r2, #0
 80014e0:	601a      	str	r2, [r3, #0]
 80014e2:	605a      	str	r2, [r3, #4]
 80014e4:	609a      	str	r2, [r3, #8]
 80014e6:	60da      	str	r2, [r3, #12]
 80014e8:	611a      	str	r2, [r3, #16]
 80014ea:	615a      	str	r2, [r3, #20]
 80014ec:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80014ee:	4b2d      	ldr	r3, [pc, #180]	; (80015a4 <MX_TIM4_Init+0xe8>)
 80014f0:	4a2d      	ldr	r2, [pc, #180]	; (80015a8 <MX_TIM4_Init+0xec>)
 80014f2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 240-1;
 80014f4:	4b2b      	ldr	r3, [pc, #172]	; (80015a4 <MX_TIM4_Init+0xe8>)
 80014f6:	22ef      	movs	r2, #239	; 0xef
 80014f8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014fa:	4b2a      	ldr	r3, [pc, #168]	; (80015a4 <MX_TIM4_Init+0xe8>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 5000-1;
 8001500:	4b28      	ldr	r3, [pc, #160]	; (80015a4 <MX_TIM4_Init+0xe8>)
 8001502:	f241 3287 	movw	r2, #4999	; 0x1387
 8001506:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001508:	4b26      	ldr	r3, [pc, #152]	; (80015a4 <MX_TIM4_Init+0xe8>)
 800150a:	2200      	movs	r2, #0
 800150c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800150e:	4b25      	ldr	r3, [pc, #148]	; (80015a4 <MX_TIM4_Init+0xe8>)
 8001510:	2200      	movs	r2, #0
 8001512:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001514:	4823      	ldr	r0, [pc, #140]	; (80015a4 <MX_TIM4_Init+0xe8>)
 8001516:	f007 f947 	bl	80087a8 <HAL_TIM_Base_Init>
 800151a:	4603      	mov	r3, r0
 800151c:	2b00      	cmp	r3, #0
 800151e:	d001      	beq.n	8001524 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8001520:	f7ff fd62 	bl	8000fe8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001524:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001528:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800152a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800152e:	4619      	mov	r1, r3
 8001530:	481c      	ldr	r0, [pc, #112]	; (80015a4 <MX_TIM4_Init+0xe8>)
 8001532:	f007 fe1d 	bl	8009170 <HAL_TIM_ConfigClockSource>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d001      	beq.n	8001540 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 800153c:	f7ff fd54 	bl	8000fe8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001540:	4818      	ldr	r0, [pc, #96]	; (80015a4 <MX_TIM4_Init+0xe8>)
 8001542:	f007 fa71 	bl	8008a28 <HAL_TIM_PWM_Init>
 8001546:	4603      	mov	r3, r0
 8001548:	2b00      	cmp	r3, #0
 800154a:	d001      	beq.n	8001550 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 800154c:	f7ff fd4c 	bl	8000fe8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001550:	2300      	movs	r3, #0
 8001552:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001554:	2300      	movs	r3, #0
 8001556:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001558:	f107 031c 	add.w	r3, r7, #28
 800155c:	4619      	mov	r1, r3
 800155e:	4811      	ldr	r0, [pc, #68]	; (80015a4 <MX_TIM4_Init+0xe8>)
 8001560:	f008 fb64 	bl	8009c2c <HAL_TIMEx_MasterConfigSynchronization>
 8001564:	4603      	mov	r3, r0
 8001566:	2b00      	cmp	r3, #0
 8001568:	d001      	beq.n	800156e <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 800156a:	f7ff fd3d 	bl	8000fe8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800156e:	2360      	movs	r3, #96	; 0x60
 8001570:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 2500-1;
 8001572:	f640 13c3 	movw	r3, #2499	; 0x9c3
 8001576:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001578:	2300      	movs	r3, #0
 800157a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800157c:	2300      	movs	r3, #0
 800157e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001580:	463b      	mov	r3, r7
 8001582:	2200      	movs	r2, #0
 8001584:	4619      	mov	r1, r3
 8001586:	4807      	ldr	r0, [pc, #28]	; (80015a4 <MX_TIM4_Init+0xe8>)
 8001588:	f007 fcde 	bl	8008f48 <HAL_TIM_PWM_ConfigChannel>
 800158c:	4603      	mov	r3, r0
 800158e:	2b00      	cmp	r3, #0
 8001590:	d001      	beq.n	8001596 <MX_TIM4_Init+0xda>
  {
    Error_Handler();
 8001592:	f7ff fd29 	bl	8000fe8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001596:	4803      	ldr	r0, [pc, #12]	; (80015a4 <MX_TIM4_Init+0xe8>)
 8001598:	f000 f85c 	bl	8001654 <HAL_TIM_MspPostInit>

}
 800159c:	bf00      	nop
 800159e:	3738      	adds	r7, #56	; 0x38
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}
 80015a4:	24000374 	.word	0x24000374
 80015a8:	40000800 	.word	0x40000800

080015ac <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b086      	sub	sp, #24
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80015bc:	d10f      	bne.n	80015de <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80015be:	4b22      	ldr	r3, [pc, #136]	; (8001648 <HAL_TIM_Base_MspInit+0x9c>)
 80015c0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80015c4:	4a20      	ldr	r2, [pc, #128]	; (8001648 <HAL_TIM_Base_MspInit+0x9c>)
 80015c6:	f043 0301 	orr.w	r3, r3, #1
 80015ca:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80015ce:	4b1e      	ldr	r3, [pc, #120]	; (8001648 <HAL_TIM_Base_MspInit+0x9c>)
 80015d0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80015d4:	f003 0301 	and.w	r3, r3, #1
 80015d8:	617b      	str	r3, [r7, #20]
 80015da:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80015dc:	e030      	b.n	8001640 <HAL_TIM_Base_MspInit+0x94>
  else if(tim_baseHandle->Instance==TIM3)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	4a1a      	ldr	r2, [pc, #104]	; (800164c <HAL_TIM_Base_MspInit+0xa0>)
 80015e4:	4293      	cmp	r3, r2
 80015e6:	d117      	bne.n	8001618 <HAL_TIM_Base_MspInit+0x6c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80015e8:	4b17      	ldr	r3, [pc, #92]	; (8001648 <HAL_TIM_Base_MspInit+0x9c>)
 80015ea:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80015ee:	4a16      	ldr	r2, [pc, #88]	; (8001648 <HAL_TIM_Base_MspInit+0x9c>)
 80015f0:	f043 0302 	orr.w	r3, r3, #2
 80015f4:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80015f8:	4b13      	ldr	r3, [pc, #76]	; (8001648 <HAL_TIM_Base_MspInit+0x9c>)
 80015fa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80015fe:	f003 0302 	and.w	r3, r3, #2
 8001602:	613b      	str	r3, [r7, #16]
 8001604:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8001606:	2200      	movs	r2, #0
 8001608:	2105      	movs	r1, #5
 800160a:	201d      	movs	r0, #29
 800160c:	f001 fe3b 	bl	8003286 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001610:	201d      	movs	r0, #29
 8001612:	f001 fe52 	bl	80032ba <HAL_NVIC_EnableIRQ>
}
 8001616:	e013      	b.n	8001640 <HAL_TIM_Base_MspInit+0x94>
  else if(tim_baseHandle->Instance==TIM4)
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	4a0c      	ldr	r2, [pc, #48]	; (8001650 <HAL_TIM_Base_MspInit+0xa4>)
 800161e:	4293      	cmp	r3, r2
 8001620:	d10e      	bne.n	8001640 <HAL_TIM_Base_MspInit+0x94>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001622:	4b09      	ldr	r3, [pc, #36]	; (8001648 <HAL_TIM_Base_MspInit+0x9c>)
 8001624:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001628:	4a07      	ldr	r2, [pc, #28]	; (8001648 <HAL_TIM_Base_MspInit+0x9c>)
 800162a:	f043 0304 	orr.w	r3, r3, #4
 800162e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001632:	4b05      	ldr	r3, [pc, #20]	; (8001648 <HAL_TIM_Base_MspInit+0x9c>)
 8001634:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001638:	f003 0304 	and.w	r3, r3, #4
 800163c:	60fb      	str	r3, [r7, #12]
 800163e:	68fb      	ldr	r3, [r7, #12]
}
 8001640:	bf00      	nop
 8001642:	3718      	adds	r7, #24
 8001644:	46bd      	mov	sp, r7
 8001646:	bd80      	pop	{r7, pc}
 8001648:	58024400 	.word	0x58024400
 800164c:	40000400 	.word	0x40000400
 8001650:	40000800 	.word	0x40000800

08001654 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b088      	sub	sp, #32
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800165c:	f107 030c 	add.w	r3, r7, #12
 8001660:	2200      	movs	r2, #0
 8001662:	601a      	str	r2, [r3, #0]
 8001664:	605a      	str	r2, [r3, #4]
 8001666:	609a      	str	r2, [r3, #8]
 8001668:	60da      	str	r2, [r3, #12]
 800166a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	4a13      	ldr	r2, [pc, #76]	; (80016c0 <HAL_TIM_MspPostInit+0x6c>)
 8001672:	4293      	cmp	r3, r2
 8001674:	d11f      	bne.n	80016b6 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001676:	4b13      	ldr	r3, [pc, #76]	; (80016c4 <HAL_TIM_MspPostInit+0x70>)
 8001678:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800167c:	4a11      	ldr	r2, [pc, #68]	; (80016c4 <HAL_TIM_MspPostInit+0x70>)
 800167e:	f043 0308 	orr.w	r3, r3, #8
 8001682:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001686:	4b0f      	ldr	r3, [pc, #60]	; (80016c4 <HAL_TIM_MspPostInit+0x70>)
 8001688:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800168c:	f003 0308 	and.w	r3, r3, #8
 8001690:	60bb      	str	r3, [r7, #8]
 8001692:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PD12     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001694:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001698:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800169a:	2302      	movs	r3, #2
 800169c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800169e:	2300      	movs	r3, #0
 80016a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016a2:	2300      	movs	r3, #0
 80016a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80016a6:	2302      	movs	r3, #2
 80016a8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016aa:	f107 030c 	add.w	r3, r7, #12
 80016ae:	4619      	mov	r1, r3
 80016b0:	4805      	ldr	r0, [pc, #20]	; (80016c8 <HAL_TIM_MspPostInit+0x74>)
 80016b2:	f003 fd2f 	bl	8005114 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80016b6:	bf00      	nop
 80016b8:	3720      	adds	r7, #32
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	40000800 	.word	0x40000800
 80016c4:	58024400 	.word	0x58024400
 80016c8:	58020c00 	.word	0x58020c00

080016cc <MX_USART3_UART_Init>:
UART_HandleTypeDef huart6;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80016d0:	4b22      	ldr	r3, [pc, #136]	; (800175c <MX_USART3_UART_Init+0x90>)
 80016d2:	4a23      	ldr	r2, [pc, #140]	; (8001760 <MX_USART3_UART_Init+0x94>)
 80016d4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80016d6:	4b21      	ldr	r3, [pc, #132]	; (800175c <MX_USART3_UART_Init+0x90>)
 80016d8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80016dc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80016de:	4b1f      	ldr	r3, [pc, #124]	; (800175c <MX_USART3_UART_Init+0x90>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80016e4:	4b1d      	ldr	r3, [pc, #116]	; (800175c <MX_USART3_UART_Init+0x90>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80016ea:	4b1c      	ldr	r3, [pc, #112]	; (800175c <MX_USART3_UART_Init+0x90>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80016f0:	4b1a      	ldr	r3, [pc, #104]	; (800175c <MX_USART3_UART_Init+0x90>)
 80016f2:	220c      	movs	r2, #12
 80016f4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016f6:	4b19      	ldr	r3, [pc, #100]	; (800175c <MX_USART3_UART_Init+0x90>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80016fc:	4b17      	ldr	r3, [pc, #92]	; (800175c <MX_USART3_UART_Init+0x90>)
 80016fe:	2200      	movs	r2, #0
 8001700:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001702:	4b16      	ldr	r3, [pc, #88]	; (800175c <MX_USART3_UART_Init+0x90>)
 8001704:	2200      	movs	r2, #0
 8001706:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001708:	4b14      	ldr	r3, [pc, #80]	; (800175c <MX_USART3_UART_Init+0x90>)
 800170a:	2200      	movs	r2, #0
 800170c:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800170e:	4b13      	ldr	r3, [pc, #76]	; (800175c <MX_USART3_UART_Init+0x90>)
 8001710:	2200      	movs	r2, #0
 8001712:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001714:	4811      	ldr	r0, [pc, #68]	; (800175c <MX_USART3_UART_Init+0x90>)
 8001716:	f008 fb35 	bl	8009d84 <HAL_UART_Init>
 800171a:	4603      	mov	r3, r0
 800171c:	2b00      	cmp	r3, #0
 800171e:	d001      	beq.n	8001724 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001720:	f7ff fc62 	bl	8000fe8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001724:	2100      	movs	r1, #0
 8001726:	480d      	ldr	r0, [pc, #52]	; (800175c <MX_USART3_UART_Init+0x90>)
 8001728:	f00a fdd3 	bl	800c2d2 <HAL_UARTEx_SetTxFifoThreshold>
 800172c:	4603      	mov	r3, r0
 800172e:	2b00      	cmp	r3, #0
 8001730:	d001      	beq.n	8001736 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001732:	f7ff fc59 	bl	8000fe8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001736:	2100      	movs	r1, #0
 8001738:	4808      	ldr	r0, [pc, #32]	; (800175c <MX_USART3_UART_Init+0x90>)
 800173a:	f00a fe08 	bl	800c34e <HAL_UARTEx_SetRxFifoThreshold>
 800173e:	4603      	mov	r3, r0
 8001740:	2b00      	cmp	r3, #0
 8001742:	d001      	beq.n	8001748 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001744:	f7ff fc50 	bl	8000fe8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001748:	4804      	ldr	r0, [pc, #16]	; (800175c <MX_USART3_UART_Init+0x90>)
 800174a:	f00a fd89 	bl	800c260 <HAL_UARTEx_DisableFifoMode>
 800174e:	4603      	mov	r3, r0
 8001750:	2b00      	cmp	r3, #0
 8001752:	d001      	beq.n	8001758 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001754:	f7ff fc48 	bl	8000fe8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001758:	bf00      	nop
 800175a:	bd80      	pop	{r7, pc}
 800175c:	240003c0 	.word	0x240003c0
 8001760:	40004800 	.word	0x40004800

08001764 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001768:	4b22      	ldr	r3, [pc, #136]	; (80017f4 <MX_USART6_UART_Init+0x90>)
 800176a:	4a23      	ldr	r2, [pc, #140]	; (80017f8 <MX_USART6_UART_Init+0x94>)
 800176c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800176e:	4b21      	ldr	r3, [pc, #132]	; (80017f4 <MX_USART6_UART_Init+0x90>)
 8001770:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001774:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001776:	4b1f      	ldr	r3, [pc, #124]	; (80017f4 <MX_USART6_UART_Init+0x90>)
 8001778:	2200      	movs	r2, #0
 800177a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800177c:	4b1d      	ldr	r3, [pc, #116]	; (80017f4 <MX_USART6_UART_Init+0x90>)
 800177e:	2200      	movs	r2, #0
 8001780:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001782:	4b1c      	ldr	r3, [pc, #112]	; (80017f4 <MX_USART6_UART_Init+0x90>)
 8001784:	2200      	movs	r2, #0
 8001786:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001788:	4b1a      	ldr	r3, [pc, #104]	; (80017f4 <MX_USART6_UART_Init+0x90>)
 800178a:	220c      	movs	r2, #12
 800178c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800178e:	4b19      	ldr	r3, [pc, #100]	; (80017f4 <MX_USART6_UART_Init+0x90>)
 8001790:	2200      	movs	r2, #0
 8001792:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001794:	4b17      	ldr	r3, [pc, #92]	; (80017f4 <MX_USART6_UART_Init+0x90>)
 8001796:	2200      	movs	r2, #0
 8001798:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800179a:	4b16      	ldr	r3, [pc, #88]	; (80017f4 <MX_USART6_UART_Init+0x90>)
 800179c:	2200      	movs	r2, #0
 800179e:	621a      	str	r2, [r3, #32]
  huart6.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80017a0:	4b14      	ldr	r3, [pc, #80]	; (80017f4 <MX_USART6_UART_Init+0x90>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	625a      	str	r2, [r3, #36]	; 0x24
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017a6:	4b13      	ldr	r3, [pc, #76]	; (80017f4 <MX_USART6_UART_Init+0x90>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80017ac:	4811      	ldr	r0, [pc, #68]	; (80017f4 <MX_USART6_UART_Init+0x90>)
 80017ae:	f008 fae9 	bl	8009d84 <HAL_UART_Init>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d001      	beq.n	80017bc <MX_USART6_UART_Init+0x58>
  {
    Error_Handler();
 80017b8:	f7ff fc16 	bl	8000fe8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart6, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80017bc:	2100      	movs	r1, #0
 80017be:	480d      	ldr	r0, [pc, #52]	; (80017f4 <MX_USART6_UART_Init+0x90>)
 80017c0:	f00a fd87 	bl	800c2d2 <HAL_UARTEx_SetTxFifoThreshold>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d001      	beq.n	80017ce <MX_USART6_UART_Init+0x6a>
  {
    Error_Handler();
 80017ca:	f7ff fc0d 	bl	8000fe8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart6, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80017ce:	2100      	movs	r1, #0
 80017d0:	4808      	ldr	r0, [pc, #32]	; (80017f4 <MX_USART6_UART_Init+0x90>)
 80017d2:	f00a fdbc 	bl	800c34e <HAL_UARTEx_SetRxFifoThreshold>
 80017d6:	4603      	mov	r3, r0
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d001      	beq.n	80017e0 <MX_USART6_UART_Init+0x7c>
  {
    Error_Handler();
 80017dc:	f7ff fc04 	bl	8000fe8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart6) != HAL_OK)
 80017e0:	4804      	ldr	r0, [pc, #16]	; (80017f4 <MX_USART6_UART_Init+0x90>)
 80017e2:	f00a fd3d 	bl	800c260 <HAL_UARTEx_DisableFifoMode>
 80017e6:	4603      	mov	r3, r0
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d001      	beq.n	80017f0 <MX_USART6_UART_Init+0x8c>
  {
    Error_Handler();
 80017ec:	f7ff fbfc 	bl	8000fe8 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80017f0:	bf00      	nop
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	24000450 	.word	0x24000450
 80017f8:	40011400 	.word	0x40011400

080017fc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b0ba      	sub	sp, #232	; 0xe8
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001804:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001808:	2200      	movs	r2, #0
 800180a:	601a      	str	r2, [r3, #0]
 800180c:	605a      	str	r2, [r3, #4]
 800180e:	609a      	str	r2, [r3, #8]
 8001810:	60da      	str	r2, [r3, #12]
 8001812:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001814:	f107 0318 	add.w	r3, r7, #24
 8001818:	22bc      	movs	r2, #188	; 0xbc
 800181a:	2100      	movs	r1, #0
 800181c:	4618      	mov	r0, r3
 800181e:	f00d fb2b 	bl	800ee78 <memset>
  if(uartHandle->Instance==USART3)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	4a4d      	ldr	r2, [pc, #308]	; (800195c <HAL_UART_MspInit+0x160>)
 8001828:	4293      	cmp	r3, r2
 800182a:	d143      	bne.n	80018b4 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800182c:	2302      	movs	r3, #2
 800182e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001830:	2300      	movs	r3, #0
 8001832:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001836:	f107 0318 	add.w	r3, r7, #24
 800183a:	4618      	mov	r0, r3
 800183c:	f004 fe28 	bl	8006490 <HAL_RCCEx_PeriphCLKConfig>
 8001840:	4603      	mov	r3, r0
 8001842:	2b00      	cmp	r3, #0
 8001844:	d001      	beq.n	800184a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001846:	f7ff fbcf 	bl	8000fe8 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800184a:	4b45      	ldr	r3, [pc, #276]	; (8001960 <HAL_UART_MspInit+0x164>)
 800184c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001850:	4a43      	ldr	r2, [pc, #268]	; (8001960 <HAL_UART_MspInit+0x164>)
 8001852:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001856:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800185a:	4b41      	ldr	r3, [pc, #260]	; (8001960 <HAL_UART_MspInit+0x164>)
 800185c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001860:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001864:	617b      	str	r3, [r7, #20]
 8001866:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001868:	4b3d      	ldr	r3, [pc, #244]	; (8001960 <HAL_UART_MspInit+0x164>)
 800186a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800186e:	4a3c      	ldr	r2, [pc, #240]	; (8001960 <HAL_UART_MspInit+0x164>)
 8001870:	f043 0302 	orr.w	r3, r3, #2
 8001874:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001878:	4b39      	ldr	r3, [pc, #228]	; (8001960 <HAL_UART_MspInit+0x164>)
 800187a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800187e:	f003 0302 	and.w	r3, r3, #2
 8001882:	613b      	str	r3, [r7, #16]
 8001884:	693b      	ldr	r3, [r7, #16]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001886:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800188a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800188e:	2302      	movs	r3, #2
 8001890:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001894:	2300      	movs	r3, #0
 8001896:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800189a:	2300      	movs	r3, #0
 800189c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80018a0:	2307      	movs	r3, #7
 80018a2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018a6:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80018aa:	4619      	mov	r1, r3
 80018ac:	482d      	ldr	r0, [pc, #180]	; (8001964 <HAL_UART_MspInit+0x168>)
 80018ae:	f003 fc31 	bl	8005114 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 80018b2:	e04e      	b.n	8001952 <HAL_UART_MspInit+0x156>
  else if(uartHandle->Instance==USART6)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	4a2b      	ldr	r2, [pc, #172]	; (8001968 <HAL_UART_MspInit+0x16c>)
 80018ba:	4293      	cmp	r3, r2
 80018bc:	d149      	bne.n	8001952 <HAL_UART_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 80018be:	2301      	movs	r3, #1
 80018c0:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 80018c2:	2300      	movs	r3, #0
 80018c4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80018c8:	f107 0318 	add.w	r3, r7, #24
 80018cc:	4618      	mov	r0, r3
 80018ce:	f004 fddf 	bl	8006490 <HAL_RCCEx_PeriphCLKConfig>
 80018d2:	4603      	mov	r3, r0
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d001      	beq.n	80018dc <HAL_UART_MspInit+0xe0>
      Error_Handler();
 80018d8:	f7ff fb86 	bl	8000fe8 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 80018dc:	4b20      	ldr	r3, [pc, #128]	; (8001960 <HAL_UART_MspInit+0x164>)
 80018de:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80018e2:	4a1f      	ldr	r2, [pc, #124]	; (8001960 <HAL_UART_MspInit+0x164>)
 80018e4:	f043 0320 	orr.w	r3, r3, #32
 80018e8:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80018ec:	4b1c      	ldr	r3, [pc, #112]	; (8001960 <HAL_UART_MspInit+0x164>)
 80018ee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80018f2:	f003 0320 	and.w	r3, r3, #32
 80018f6:	60fb      	str	r3, [r7, #12]
 80018f8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80018fa:	4b19      	ldr	r3, [pc, #100]	; (8001960 <HAL_UART_MspInit+0x164>)
 80018fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001900:	4a17      	ldr	r2, [pc, #92]	; (8001960 <HAL_UART_MspInit+0x164>)
 8001902:	f043 0304 	orr.w	r3, r3, #4
 8001906:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800190a:	4b15      	ldr	r3, [pc, #84]	; (8001960 <HAL_UART_MspInit+0x164>)
 800190c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001910:	f003 0304 	and.w	r3, r3, #4
 8001914:	60bb      	str	r3, [r7, #8]
 8001916:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001918:	23c0      	movs	r3, #192	; 0xc0
 800191a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800191e:	2302      	movs	r3, #2
 8001920:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001924:	2300      	movs	r3, #0
 8001926:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800192a:	2300      	movs	r3, #0
 800192c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
 8001930:	2307      	movs	r3, #7
 8001932:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001936:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800193a:	4619      	mov	r1, r3
 800193c:	480b      	ldr	r0, [pc, #44]	; (800196c <HAL_UART_MspInit+0x170>)
 800193e:	f003 fbe9 	bl	8005114 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 4, 0);
 8001942:	2200      	movs	r2, #0
 8001944:	2104      	movs	r1, #4
 8001946:	2047      	movs	r0, #71	; 0x47
 8001948:	f001 fc9d 	bl	8003286 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 800194c:	2047      	movs	r0, #71	; 0x47
 800194e:	f001 fcb4 	bl	80032ba <HAL_NVIC_EnableIRQ>
}
 8001952:	bf00      	nop
 8001954:	37e8      	adds	r7, #232	; 0xe8
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	40004800 	.word	0x40004800
 8001960:	58024400 	.word	0x58024400
 8001964:	58020400 	.word	0x58020400
 8001968:	40011400 	.word	0x40011400
 800196c:	58020800 	.word	0x58020800

08001970 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001970:	f8df d034 	ldr.w	sp, [pc, #52]	; 80019a8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001974:	f7ff fc7e 	bl	8001274 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001978:	480c      	ldr	r0, [pc, #48]	; (80019ac <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800197a:	490d      	ldr	r1, [pc, #52]	; (80019b0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800197c:	4a0d      	ldr	r2, [pc, #52]	; (80019b4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800197e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001980:	e002      	b.n	8001988 <LoopCopyDataInit>

08001982 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001982:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001984:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001986:	3304      	adds	r3, #4

08001988 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001988:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800198a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800198c:	d3f9      	bcc.n	8001982 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800198e:	4a0a      	ldr	r2, [pc, #40]	; (80019b8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001990:	4c0a      	ldr	r4, [pc, #40]	; (80019bc <LoopFillZerobss+0x22>)
  movs r3, #0
 8001992:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001994:	e001      	b.n	800199a <LoopFillZerobss>

08001996 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001996:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001998:	3204      	adds	r2, #4

0800199a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800199a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800199c:	d3fb      	bcc.n	8001996 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800199e:	f00d fa47 	bl	800ee30 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80019a2:	f7ff fa4f 	bl	8000e44 <main>
  bx  lr
 80019a6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80019a8:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80019ac:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80019b0:	240001e0 	.word	0x240001e0
  ldr r2, =_sidata
 80019b4:	08026528 	.word	0x08026528
  ldr r2, =_sbss
 80019b8:	240001e0 	.word	0x240001e0
  ldr r4, =_ebss
 80019bc:	24004b2c 	.word	0x24004b2c

080019c0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80019c0:	e7fe      	b.n	80019c0 <ADC3_IRQHandler>
	...

080019c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b082      	sub	sp, #8
 80019c8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019ca:	2003      	movs	r0, #3
 80019cc:	f001 fc50 	bl	8003270 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80019d0:	f004 fb88 	bl	80060e4 <HAL_RCC_GetSysClockFreq>
 80019d4:	4602      	mov	r2, r0
 80019d6:	4b15      	ldr	r3, [pc, #84]	; (8001a2c <HAL_Init+0x68>)
 80019d8:	699b      	ldr	r3, [r3, #24]
 80019da:	0a1b      	lsrs	r3, r3, #8
 80019dc:	f003 030f 	and.w	r3, r3, #15
 80019e0:	4913      	ldr	r1, [pc, #76]	; (8001a30 <HAL_Init+0x6c>)
 80019e2:	5ccb      	ldrb	r3, [r1, r3]
 80019e4:	f003 031f 	and.w	r3, r3, #31
 80019e8:	fa22 f303 	lsr.w	r3, r2, r3
 80019ec:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80019ee:	4b0f      	ldr	r3, [pc, #60]	; (8001a2c <HAL_Init+0x68>)
 80019f0:	699b      	ldr	r3, [r3, #24]
 80019f2:	f003 030f 	and.w	r3, r3, #15
 80019f6:	4a0e      	ldr	r2, [pc, #56]	; (8001a30 <HAL_Init+0x6c>)
 80019f8:	5cd3      	ldrb	r3, [r2, r3]
 80019fa:	f003 031f 	and.w	r3, r3, #31
 80019fe:	687a      	ldr	r2, [r7, #4]
 8001a00:	fa22 f303 	lsr.w	r3, r2, r3
 8001a04:	4a0b      	ldr	r2, [pc, #44]	; (8001a34 <HAL_Init+0x70>)
 8001a06:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001a08:	4a0b      	ldr	r2, [pc, #44]	; (8001a38 <HAL_Init+0x74>)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001a0e:	200f      	movs	r0, #15
 8001a10:	f000 f814 	bl	8001a3c <HAL_InitTick>
 8001a14:	4603      	mov	r3, r0
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d001      	beq.n	8001a1e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001a1a:	2301      	movs	r3, #1
 8001a1c:	e002      	b.n	8001a24 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001a1e:	f7ff fae9 	bl	8000ff4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a22:	2300      	movs	r3, #0
}
 8001a24:	4618      	mov	r0, r3
 8001a26:	3708      	adds	r7, #8
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}
 8001a2c:	58024400 	.word	0x58024400
 8001a30:	08012d88 	.word	0x08012d88
 8001a34:	24000004 	.word	0x24000004
 8001a38:	24000000 	.word	0x24000000

08001a3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b082      	sub	sp, #8
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001a44:	4b15      	ldr	r3, [pc, #84]	; (8001a9c <HAL_InitTick+0x60>)
 8001a46:	781b      	ldrb	r3, [r3, #0]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d101      	bne.n	8001a50 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001a4c:	2301      	movs	r3, #1
 8001a4e:	e021      	b.n	8001a94 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001a50:	4b13      	ldr	r3, [pc, #76]	; (8001aa0 <HAL_InitTick+0x64>)
 8001a52:	681a      	ldr	r2, [r3, #0]
 8001a54:	4b11      	ldr	r3, [pc, #68]	; (8001a9c <HAL_InitTick+0x60>)
 8001a56:	781b      	ldrb	r3, [r3, #0]
 8001a58:	4619      	mov	r1, r3
 8001a5a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a62:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a66:	4618      	mov	r0, r3
 8001a68:	f001 fc35 	bl	80032d6 <HAL_SYSTICK_Config>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d001      	beq.n	8001a76 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001a72:	2301      	movs	r3, #1
 8001a74:	e00e      	b.n	8001a94 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	2b0f      	cmp	r3, #15
 8001a7a:	d80a      	bhi.n	8001a92 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	6879      	ldr	r1, [r7, #4]
 8001a80:	f04f 30ff 	mov.w	r0, #4294967295
 8001a84:	f001 fbff 	bl	8003286 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a88:	4a06      	ldr	r2, [pc, #24]	; (8001aa4 <HAL_InitTick+0x68>)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	e000      	b.n	8001a94 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001a92:	2301      	movs	r3, #1
}
 8001a94:	4618      	mov	r0, r3
 8001a96:	3708      	adds	r7, #8
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	2400000c 	.word	0x2400000c
 8001aa0:	24000000 	.word	0x24000000
 8001aa4:	24000008 	.word	0x24000008

08001aa8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001aac:	4b06      	ldr	r3, [pc, #24]	; (8001ac8 <HAL_IncTick+0x20>)
 8001aae:	781b      	ldrb	r3, [r3, #0]
 8001ab0:	461a      	mov	r2, r3
 8001ab2:	4b06      	ldr	r3, [pc, #24]	; (8001acc <HAL_IncTick+0x24>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4413      	add	r3, r2
 8001ab8:	4a04      	ldr	r2, [pc, #16]	; (8001acc <HAL_IncTick+0x24>)
 8001aba:	6013      	str	r3, [r2, #0]
}
 8001abc:	bf00      	nop
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac4:	4770      	bx	lr
 8001ac6:	bf00      	nop
 8001ac8:	2400000c 	.word	0x2400000c
 8001acc:	240004e0 	.word	0x240004e0

08001ad0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0
  return uwTick;
 8001ad4:	4b03      	ldr	r3, [pc, #12]	; (8001ae4 <HAL_GetTick+0x14>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
}
 8001ad8:	4618      	mov	r0, r3
 8001ada:	46bd      	mov	sp, r7
 8001adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae0:	4770      	bx	lr
 8001ae2:	bf00      	nop
 8001ae4:	240004e0 	.word	0x240004e0

08001ae8 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001aec:	4b03      	ldr	r3, [pc, #12]	; (8001afc <HAL_GetREVID+0x14>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	0c1b      	lsrs	r3, r3, #16
}
 8001af2:	4618      	mov	r0, r3
 8001af4:	46bd      	mov	sp, r7
 8001af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afa:	4770      	bx	lr
 8001afc:	5c001000 	.word	0x5c001000

08001b00 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001b00:	b480      	push	{r7}
 8001b02:	b083      	sub	sp, #12
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
 8001b08:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	689b      	ldr	r3, [r3, #8]
 8001b0e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	431a      	orrs	r2, r3
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	609a      	str	r2, [r3, #8]
}
 8001b1a:	bf00      	nop
 8001b1c:	370c      	adds	r7, #12
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b24:	4770      	bx	lr

08001b26 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001b26:	b480      	push	{r7}
 8001b28:	b083      	sub	sp, #12
 8001b2a:	af00      	add	r7, sp, #0
 8001b2c:	6078      	str	r0, [r7, #4]
 8001b2e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	689b      	ldr	r3, [r3, #8]
 8001b34:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	431a      	orrs	r2, r3
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	609a      	str	r2, [r3, #8]
}
 8001b40:	bf00      	nop
 8001b42:	370c      	adds	r7, #12
 8001b44:	46bd      	mov	sp, r7
 8001b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4a:	4770      	bx	lr

08001b4c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	b083      	sub	sp, #12
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	689b      	ldr	r3, [r3, #8]
 8001b58:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	370c      	adds	r7, #12
 8001b60:	46bd      	mov	sp, r7
 8001b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b66:	4770      	bx	lr

08001b68 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x1FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b087      	sub	sp, #28
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	60f8      	str	r0, [r7, #12]
 8001b70:	60b9      	str	r1, [r7, #8]
 8001b72:	607a      	str	r2, [r7, #4]
 8001b74:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	3360      	adds	r3, #96	; 0x60
 8001b7a:	461a      	mov	r2, r3
 8001b7c:	68bb      	ldr	r3, [r7, #8]
 8001b7e:	009b      	lsls	r3, r3, #2
 8001b80:	4413      	add	r3, r2
 8001b82:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8001b84:	697b      	ldr	r3, [r7, #20]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	430b      	orrs	r3, r1
 8001b96:	431a      	orrs	r2, r3
 8001b98:	697b      	ldr	r3, [r7, #20]
 8001b9a:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8001b9c:	bf00      	nop
 8001b9e:	371c      	adds	r7, #28
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba6:	4770      	bx	lr

08001ba8 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	b085      	sub	sp, #20
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	60f8      	str	r0, [r7, #12]
 8001bb0:	60b9      	str	r1, [r7, #8]
 8001bb2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	691b      	ldr	r3, [r3, #16]
 8001bb8:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 8001bbc:	68bb      	ldr	r3, [r7, #8]
 8001bbe:	f003 031f 	and.w	r3, r3, #31
 8001bc2:	6879      	ldr	r1, [r7, #4]
 8001bc4:	fa01 f303 	lsl.w	r3, r1, r3
 8001bc8:	431a      	orrs	r2, r3
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	611a      	str	r2, [r3, #16]
}
 8001bce:	bf00      	nop
 8001bd0:	3714      	adds	r7, #20
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd8:	4770      	bx	lr

08001bda <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8001bda:	b480      	push	{r7}
 8001bdc:	b087      	sub	sp, #28
 8001bde:	af00      	add	r7, sp, #0
 8001be0:	60f8      	str	r0, [r7, #12]
 8001be2:	60b9      	str	r1, [r7, #8]
 8001be4:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	3360      	adds	r3, #96	; 0x60
 8001bea:	461a      	mov	r2, r3
 8001bec:	68bb      	ldr	r3, [r7, #8]
 8001bee:	009b      	lsls	r3, r3, #2
 8001bf0:	4413      	add	r3, r2
 8001bf2:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	431a      	orrs	r2, r3
 8001c00:	697b      	ldr	r3, [r7, #20]
 8001c02:	601a      	str	r2, [r3, #0]
  }
}
 8001c04:	bf00      	nop
 8001c06:	371c      	adds	r7, #28
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0e:	4770      	bx	lr

08001c10 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8001c10:	b480      	push	{r7}
 8001c12:	b083      	sub	sp, #12
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	68db      	ldr	r3, [r3, #12]
 8001c1c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d101      	bne.n	8001c28 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001c24:	2301      	movs	r3, #1
 8001c26:	e000      	b.n	8001c2a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001c28:	2300      	movs	r3, #0
}
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	370c      	adds	r7, #12
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c34:	4770      	bx	lr

08001c36 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001c36:	b480      	push	{r7}
 8001c38:	b087      	sub	sp, #28
 8001c3a:	af00      	add	r7, sp, #0
 8001c3c:	60f8      	str	r0, [r7, #12]
 8001c3e:	60b9      	str	r1, [r7, #8]
 8001c40:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	3330      	adds	r3, #48	; 0x30
 8001c46:	461a      	mov	r2, r3
 8001c48:	68bb      	ldr	r3, [r7, #8]
 8001c4a:	0a1b      	lsrs	r3, r3, #8
 8001c4c:	009b      	lsls	r3, r3, #2
 8001c4e:	f003 030c 	and.w	r3, r3, #12
 8001c52:	4413      	add	r3, r2
 8001c54:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001c56:	697b      	ldr	r3, [r7, #20]
 8001c58:	681a      	ldr	r2, [r3, #0]
 8001c5a:	68bb      	ldr	r3, [r7, #8]
 8001c5c:	f003 031f 	and.w	r3, r3, #31
 8001c60:	211f      	movs	r1, #31
 8001c62:	fa01 f303 	lsl.w	r3, r1, r3
 8001c66:	43db      	mvns	r3, r3
 8001c68:	401a      	ands	r2, r3
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	0e9b      	lsrs	r3, r3, #26
 8001c6e:	f003 011f 	and.w	r1, r3, #31
 8001c72:	68bb      	ldr	r3, [r7, #8]
 8001c74:	f003 031f 	and.w	r3, r3, #31
 8001c78:	fa01 f303 	lsl.w	r3, r1, r3
 8001c7c:	431a      	orrs	r2, r3
 8001c7e:	697b      	ldr	r3, [r7, #20]
 8001c80:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001c82:	bf00      	nop
 8001c84:	371c      	adds	r7, #28
 8001c86:	46bd      	mov	sp, r7
 8001c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8c:	4770      	bx	lr

08001c8e <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 8001c8e:	b480      	push	{r7}
 8001c90:	b083      	sub	sp, #12
 8001c92:	af00      	add	r7, sp, #0
 8001c94:	6078      	str	r0, [r7, #4]
 8001c96:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	68db      	ldr	r3, [r3, #12]
 8001c9c:	f023 0203 	bic.w	r2, r3, #3
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	431a      	orrs	r2, r3
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	60da      	str	r2, [r3, #12]
}
 8001ca8:	bf00      	nop
 8001caa:	370c      	adds	r7, #12
 8001cac:	46bd      	mov	sp, r7
 8001cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb2:	4770      	bx	lr

08001cb4 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b087      	sub	sp, #28
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	60f8      	str	r0, [r7, #12]
 8001cbc:	60b9      	str	r1, [r7, #8]
 8001cbe:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	3314      	adds	r3, #20
 8001cc4:	461a      	mov	r2, r3
 8001cc6:	68bb      	ldr	r3, [r7, #8]
 8001cc8:	0e5b      	lsrs	r3, r3, #25
 8001cca:	009b      	lsls	r3, r3, #2
 8001ccc:	f003 0304 	and.w	r3, r3, #4
 8001cd0:	4413      	add	r3, r2
 8001cd2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001cd4:	697b      	ldr	r3, [r7, #20]
 8001cd6:	681a      	ldr	r2, [r3, #0]
 8001cd8:	68bb      	ldr	r3, [r7, #8]
 8001cda:	0d1b      	lsrs	r3, r3, #20
 8001cdc:	f003 031f 	and.w	r3, r3, #31
 8001ce0:	2107      	movs	r1, #7
 8001ce2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ce6:	43db      	mvns	r3, r3
 8001ce8:	401a      	ands	r2, r3
 8001cea:	68bb      	ldr	r3, [r7, #8]
 8001cec:	0d1b      	lsrs	r3, r3, #20
 8001cee:	f003 031f 	and.w	r3, r3, #31
 8001cf2:	6879      	ldr	r1, [r7, #4]
 8001cf4:	fa01 f303 	lsl.w	r3, r1, r3
 8001cf8:	431a      	orrs	r2, r3
 8001cfa:	697b      	ldr	r3, [r7, #20]
 8001cfc:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001cfe:	bf00      	nop
 8001d00:	371c      	adds	r7, #28
 8001d02:	46bd      	mov	sp, r7
 8001d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d08:	4770      	bx	lr
	...

08001d0c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	b085      	sub	sp, #20
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	60f8      	str	r0, [r7, #12]
 8001d14:	60b9      	str	r1, [r7, #8]
 8001d16:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8001d1e:	68bb      	ldr	r3, [r7, #8]
 8001d20:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001d24:	43db      	mvns	r3, r3
 8001d26:	401a      	ands	r2, r3
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	f003 0318 	and.w	r3, r3, #24
 8001d2e:	4908      	ldr	r1, [pc, #32]	; (8001d50 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001d30:	40d9      	lsrs	r1, r3
 8001d32:	68bb      	ldr	r3, [r7, #8]
 8001d34:	400b      	ands	r3, r1
 8001d36:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001d3a:	431a      	orrs	r2, r3
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif
}
 8001d42:	bf00      	nop
 8001d44:	3714      	adds	r7, #20
 8001d46:	46bd      	mov	sp, r7
 8001d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4c:	4770      	bx	lr
 8001d4e:	bf00      	nop
 8001d50:	000fffff 	.word	0x000fffff

08001d54 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001d54:	b480      	push	{r7}
 8001d56:	b083      	sub	sp, #12
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	689b      	ldr	r3, [r3, #8]
 8001d60:	f003 031f 	and.w	r3, r3, #31
}
 8001d64:	4618      	mov	r0, r3
 8001d66:	370c      	adds	r7, #12
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6e:	4770      	bx	lr

08001d70 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b083      	sub	sp, #12
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	689a      	ldr	r2, [r3, #8]
 8001d7c:	4b04      	ldr	r3, [pc, #16]	; (8001d90 <LL_ADC_DisableDeepPowerDown+0x20>)
 8001d7e:	4013      	ands	r3, r2
 8001d80:	687a      	ldr	r2, [r7, #4]
 8001d82:	6093      	str	r3, [r2, #8]
}
 8001d84:	bf00      	nop
 8001d86:	370c      	adds	r7, #12
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8e:	4770      	bx	lr
 8001d90:	5fffffc0 	.word	0x5fffffc0

08001d94 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8001d94:	b480      	push	{r7}
 8001d96:	b083      	sub	sp, #12
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	689b      	ldr	r3, [r3, #8]
 8001da0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001da4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001da8:	d101      	bne.n	8001dae <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001daa:	2301      	movs	r3, #1
 8001dac:	e000      	b.n	8001db0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001dae:	2300      	movs	r3, #0
}
 8001db0:	4618      	mov	r0, r3
 8001db2:	370c      	adds	r7, #12
 8001db4:	46bd      	mov	sp, r7
 8001db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dba:	4770      	bx	lr

08001dbc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b083      	sub	sp, #12
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	689a      	ldr	r2, [r3, #8]
 8001dc8:	4b05      	ldr	r3, [pc, #20]	; (8001de0 <LL_ADC_EnableInternalRegulator+0x24>)
 8001dca:	4013      	ands	r3, r2
 8001dcc:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001dd4:	bf00      	nop
 8001dd6:	370c      	adds	r7, #12
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dde:	4770      	bx	lr
 8001de0:	6fffffc0 	.word	0x6fffffc0

08001de4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001de4:	b480      	push	{r7}
 8001de6:	b083      	sub	sp, #12
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	689b      	ldr	r3, [r3, #8]
 8001df0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001df4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001df8:	d101      	bne.n	8001dfe <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	e000      	b.n	8001e00 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001dfe:	2300      	movs	r3, #0
}
 8001e00:	4618      	mov	r0, r3
 8001e02:	370c      	adds	r7, #12
 8001e04:	46bd      	mov	sp, r7
 8001e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0a:	4770      	bx	lr

08001e0c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b083      	sub	sp, #12
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	689a      	ldr	r2, [r3, #8]
 8001e18:	4b05      	ldr	r3, [pc, #20]	; (8001e30 <LL_ADC_Enable+0x24>)
 8001e1a:	4013      	ands	r3, r2
 8001e1c:	f043 0201 	orr.w	r2, r3, #1
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001e24:	bf00      	nop
 8001e26:	370c      	adds	r7, #12
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2e:	4770      	bx	lr
 8001e30:	7fffffc0 	.word	0x7fffffc0

08001e34 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b083      	sub	sp, #12
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	689b      	ldr	r3, [r3, #8]
 8001e40:	f003 0301 	and.w	r3, r3, #1
 8001e44:	2b01      	cmp	r3, #1
 8001e46:	d101      	bne.n	8001e4c <LL_ADC_IsEnabled+0x18>
 8001e48:	2301      	movs	r3, #1
 8001e4a:	e000      	b.n	8001e4e <LL_ADC_IsEnabled+0x1a>
 8001e4c:	2300      	movs	r3, #0
}
 8001e4e:	4618      	mov	r0, r3
 8001e50:	370c      	adds	r7, #12
 8001e52:	46bd      	mov	sp, r7
 8001e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e58:	4770      	bx	lr
	...

08001e5c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b083      	sub	sp, #12
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	689a      	ldr	r2, [r3, #8]
 8001e68:	4b05      	ldr	r3, [pc, #20]	; (8001e80 <LL_ADC_REG_StartConversion+0x24>)
 8001e6a:	4013      	ands	r3, r2
 8001e6c:	f043 0204 	orr.w	r2, r3, #4
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001e74:	bf00      	nop
 8001e76:	370c      	adds	r7, #12
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7e:	4770      	bx	lr
 8001e80:	7fffffc0 	.word	0x7fffffc0

08001e84 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001e84:	b480      	push	{r7}
 8001e86:	b083      	sub	sp, #12
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	689b      	ldr	r3, [r3, #8]
 8001e90:	f003 0304 	and.w	r3, r3, #4
 8001e94:	2b04      	cmp	r3, #4
 8001e96:	d101      	bne.n	8001e9c <LL_ADC_REG_IsConversionOngoing+0x18>
 8001e98:	2301      	movs	r3, #1
 8001e9a:	e000      	b.n	8001e9e <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001e9c:	2300      	movs	r3, #0
}
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	370c      	adds	r7, #12
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea8:	4770      	bx	lr

08001eaa <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001eaa:	b480      	push	{r7}
 8001eac:	b083      	sub	sp, #12
 8001eae:	af00      	add	r7, sp, #0
 8001eb0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	689b      	ldr	r3, [r3, #8]
 8001eb6:	f003 0308 	and.w	r3, r3, #8
 8001eba:	2b08      	cmp	r3, #8
 8001ebc:	d101      	bne.n	8001ec2 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	e000      	b.n	8001ec4 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001ec2:	2300      	movs	r3, #0
}
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	370c      	adds	r7, #12
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ece:	4770      	bx	lr

08001ed0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001ed0:	b590      	push	{r4, r7, lr}
 8001ed2:	b089      	sub	sp, #36	; 0x24
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001edc:	2300      	movs	r3, #0
 8001ede:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d101      	bne.n	8001eea <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	e18f      	b.n	800220a <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	68db      	ldr	r3, [r3, #12]
 8001eee:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d109      	bne.n	8001f0c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001ef8:	6878      	ldr	r0, [r7, #4]
 8001efa:	f7fe fe73 	bl	8000be4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	2200      	movs	r2, #0
 8001f02:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2200      	movs	r2, #0
 8001f08:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4618      	mov	r0, r3
 8001f12:	f7ff ff3f 	bl	8001d94 <LL_ADC_IsDeepPowerDownEnabled>
 8001f16:	4603      	mov	r3, r0
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d004      	beq.n	8001f26 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4618      	mov	r0, r3
 8001f22:	f7ff ff25 	bl	8001d70 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f7ff ff5a 	bl	8001de4 <LL_ADC_IsInternalRegulatorEnabled>
 8001f30:	4603      	mov	r3, r0
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d114      	bne.n	8001f60 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f7ff ff3e 	bl	8001dbc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001f40:	4b87      	ldr	r3, [pc, #540]	; (8002160 <HAL_ADC_Init+0x290>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	099b      	lsrs	r3, r3, #6
 8001f46:	4a87      	ldr	r2, [pc, #540]	; (8002164 <HAL_ADC_Init+0x294>)
 8001f48:	fba2 2303 	umull	r2, r3, r2, r3
 8001f4c:	099b      	lsrs	r3, r3, #6
 8001f4e:	3301      	adds	r3, #1
 8001f50:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001f52:	e002      	b.n	8001f5a <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8001f54:	68bb      	ldr	r3, [r7, #8]
 8001f56:	3b01      	subs	r3, #1
 8001f58:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001f5a:	68bb      	ldr	r3, [r7, #8]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d1f9      	bne.n	8001f54 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4618      	mov	r0, r3
 8001f66:	f7ff ff3d 	bl	8001de4 <LL_ADC_IsInternalRegulatorEnabled>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d10d      	bne.n	8001f8c <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f74:	f043 0210 	orr.w	r2, r3, #16
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f80:	f043 0201 	orr.w	r2, r3, #1
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001f88:	2301      	movs	r3, #1
 8001f8a:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4618      	mov	r0, r3
 8001f92:	f7ff ff77 	bl	8001e84 <LL_ADC_REG_IsConversionOngoing>
 8001f96:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f9c:	f003 0310 	and.w	r3, r3, #16
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	f040 8129 	bne.w	80021f8 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001fa6:	697b      	ldr	r3, [r7, #20]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	f040 8125 	bne.w	80021f8 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fb2:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001fb6:	f043 0202 	orr.w	r2, r3, #2
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	f7ff ff36 	bl	8001e34 <LL_ADC_IsEnabled>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d136      	bne.n	800203c <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4a65      	ldr	r2, [pc, #404]	; (8002168 <HAL_ADC_Init+0x298>)
 8001fd4:	4293      	cmp	r3, r2
 8001fd6:	d004      	beq.n	8001fe2 <HAL_ADC_Init+0x112>
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a63      	ldr	r2, [pc, #396]	; (800216c <HAL_ADC_Init+0x29c>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d10e      	bne.n	8002000 <HAL_ADC_Init+0x130>
 8001fe2:	4861      	ldr	r0, [pc, #388]	; (8002168 <HAL_ADC_Init+0x298>)
 8001fe4:	f7ff ff26 	bl	8001e34 <LL_ADC_IsEnabled>
 8001fe8:	4604      	mov	r4, r0
 8001fea:	4860      	ldr	r0, [pc, #384]	; (800216c <HAL_ADC_Init+0x29c>)
 8001fec:	f7ff ff22 	bl	8001e34 <LL_ADC_IsEnabled>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	4323      	orrs	r3, r4
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	bf0c      	ite	eq
 8001ff8:	2301      	moveq	r3, #1
 8001ffa:	2300      	movne	r3, #0
 8001ffc:	b2db      	uxtb	r3, r3
 8001ffe:	e008      	b.n	8002012 <HAL_ADC_Init+0x142>
 8002000:	485b      	ldr	r0, [pc, #364]	; (8002170 <HAL_ADC_Init+0x2a0>)
 8002002:	f7ff ff17 	bl	8001e34 <LL_ADC_IsEnabled>
 8002006:	4603      	mov	r3, r0
 8002008:	2b00      	cmp	r3, #0
 800200a:	bf0c      	ite	eq
 800200c:	2301      	moveq	r3, #1
 800200e:	2300      	movne	r3, #0
 8002010:	b2db      	uxtb	r3, r3
 8002012:	2b00      	cmp	r3, #0
 8002014:	d012      	beq.n	800203c <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	4a53      	ldr	r2, [pc, #332]	; (8002168 <HAL_ADC_Init+0x298>)
 800201c:	4293      	cmp	r3, r2
 800201e:	d004      	beq.n	800202a <HAL_ADC_Init+0x15a>
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4a51      	ldr	r2, [pc, #324]	; (800216c <HAL_ADC_Init+0x29c>)
 8002026:	4293      	cmp	r3, r2
 8002028:	d101      	bne.n	800202e <HAL_ADC_Init+0x15e>
 800202a:	4a52      	ldr	r2, [pc, #328]	; (8002174 <HAL_ADC_Init+0x2a4>)
 800202c:	e000      	b.n	8002030 <HAL_ADC_Init+0x160>
 800202e:	4a52      	ldr	r2, [pc, #328]	; (8002178 <HAL_ADC_Init+0x2a8>)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	685b      	ldr	r3, [r3, #4]
 8002034:	4619      	mov	r1, r3
 8002036:	4610      	mov	r0, r2
 8002038:	f7ff fd62 	bl	8001b00 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 800203c:	f7ff fd54 	bl	8001ae8 <HAL_GetREVID>
 8002040:	4603      	mov	r3, r0
 8002042:	f241 0203 	movw	r2, #4099	; 0x1003
 8002046:	4293      	cmp	r3, r2
 8002048:	d914      	bls.n	8002074 <HAL_ADC_Init+0x1a4>
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	689b      	ldr	r3, [r3, #8]
 800204e:	2b10      	cmp	r3, #16
 8002050:	d110      	bne.n	8002074 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	7d5b      	ldrb	r3, [r3, #21]
 8002056:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800205c:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8002062:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	7f1b      	ldrb	r3, [r3, #28]
 8002068:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 800206a:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800206c:	f043 030c 	orr.w	r3, r3, #12
 8002070:	61bb      	str	r3, [r7, #24]
 8002072:	e00d      	b.n	8002090 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	7d5b      	ldrb	r3, [r3, #21]
 8002078:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800207e:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8002084:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	7f1b      	ldrb	r3, [r3, #28]
 800208a:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800208c:	4313      	orrs	r3, r2
 800208e:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	7f1b      	ldrb	r3, [r3, #28]
 8002094:	2b01      	cmp	r3, #1
 8002096:	d106      	bne.n	80020a6 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6a1b      	ldr	r3, [r3, #32]
 800209c:	3b01      	subs	r3, #1
 800209e:	045b      	lsls	r3, r3, #17
 80020a0:	69ba      	ldr	r2, [r7, #24]
 80020a2:	4313      	orrs	r3, r2
 80020a4:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d009      	beq.n	80020c2 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020b2:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020ba:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80020bc:	69ba      	ldr	r2, [r7, #24]
 80020be:	4313      	orrs	r3, r2
 80020c0:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	68da      	ldr	r2, [r3, #12]
 80020c8:	4b2c      	ldr	r3, [pc, #176]	; (800217c <HAL_ADC_Init+0x2ac>)
 80020ca:	4013      	ands	r3, r2
 80020cc:	687a      	ldr	r2, [r7, #4]
 80020ce:	6812      	ldr	r2, [r2, #0]
 80020d0:	69b9      	ldr	r1, [r7, #24]
 80020d2:	430b      	orrs	r3, r1
 80020d4:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	4618      	mov	r0, r3
 80020dc:	f7ff fed2 	bl	8001e84 <LL_ADC_REG_IsConversionOngoing>
 80020e0:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4618      	mov	r0, r3
 80020e8:	f7ff fedf 	bl	8001eaa <LL_ADC_INJ_IsConversionOngoing>
 80020ec:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80020ee:	693b      	ldr	r3, [r7, #16]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d15f      	bne.n	80021b4 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d15c      	bne.n	80021b4 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	7d1b      	ldrb	r3, [r3, #20]
 80020fe:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR = (
 8002104:	4313      	orrs	r3, r2
 8002106:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	68da      	ldr	r2, [r3, #12]
 800210e:	4b1c      	ldr	r3, [pc, #112]	; (8002180 <HAL_ADC_Init+0x2b0>)
 8002110:	4013      	ands	r3, r2
 8002112:	687a      	ldr	r2, [r7, #4]
 8002114:	6812      	ldr	r2, [r2, #0]
 8002116:	69b9      	ldr	r1, [r7, #24]
 8002118:	430b      	orrs	r3, r1
 800211a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002122:	2b01      	cmp	r3, #1
 8002124:	d130      	bne.n	8002188 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800212a:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	691a      	ldr	r2, [r3, #16]
 8002132:	4b14      	ldr	r3, [pc, #80]	; (8002184 <HAL_ADC_Init+0x2b4>)
 8002134:	4013      	ands	r3, r2
 8002136:	687a      	ldr	r2, [r7, #4]
 8002138:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800213a:	3a01      	subs	r2, #1
 800213c:	0411      	lsls	r1, r2, #16
 800213e:	687a      	ldr	r2, [r7, #4]
 8002140:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002142:	4311      	orrs	r1, r2
 8002144:	687a      	ldr	r2, [r7, #4]
 8002146:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002148:	4311      	orrs	r1, r2
 800214a:	687a      	ldr	r2, [r7, #4]
 800214c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800214e:	430a      	orrs	r2, r1
 8002150:	431a      	orrs	r2, r3
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f042 0201 	orr.w	r2, r2, #1
 800215a:	611a      	str	r2, [r3, #16]
 800215c:	e01c      	b.n	8002198 <HAL_ADC_Init+0x2c8>
 800215e:	bf00      	nop
 8002160:	24000000 	.word	0x24000000
 8002164:	053e2d63 	.word	0x053e2d63
 8002168:	40022000 	.word	0x40022000
 800216c:	40022100 	.word	0x40022100
 8002170:	58026000 	.word	0x58026000
 8002174:	40022300 	.word	0x40022300
 8002178:	58026300 	.word	0x58026300
 800217c:	fff0c003 	.word	0xfff0c003
 8002180:	ffffbffc 	.word	0xffffbffc
 8002184:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	691a      	ldr	r2, [r3, #16]
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f022 0201 	bic.w	r2, r2, #1
 8002196:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	691b      	ldr	r3, [r3, #16]
 800219e:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	430a      	orrs	r2, r1
 80021ac:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 80021ae:	6878      	ldr	r0, [r7, #4]
 80021b0:	f000 fd80 	bl	8002cb4 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	68db      	ldr	r3, [r3, #12]
 80021b8:	2b01      	cmp	r3, #1
 80021ba:	d10c      	bne.n	80021d6 <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021c2:	f023 010f 	bic.w	r1, r3, #15
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	699b      	ldr	r3, [r3, #24]
 80021ca:	1e5a      	subs	r2, r3, #1
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	430a      	orrs	r2, r1
 80021d2:	631a      	str	r2, [r3, #48]	; 0x30
 80021d4:	e007      	b.n	80021e6 <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f022 020f 	bic.w	r2, r2, #15
 80021e4:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021ea:	f023 0303 	bic.w	r3, r3, #3
 80021ee:	f043 0201 	orr.w	r2, r3, #1
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	655a      	str	r2, [r3, #84]	; 0x54
 80021f6:	e007      	b.n	8002208 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021fc:	f043 0210 	orr.w	r2, r3, #16
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002204:	2301      	movs	r3, #1
 8002206:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002208:	7ffb      	ldrb	r3, [r7, #31]
}
 800220a:	4618      	mov	r0, r3
 800220c:	3724      	adds	r7, #36	; 0x24
 800220e:	46bd      	mov	sp, r7
 8002210:	bd90      	pop	{r4, r7, pc}
 8002212:	bf00      	nop

08002214 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b086      	sub	sp, #24
 8002218:	af00      	add	r7, sp, #0
 800221a:	60f8      	str	r0, [r7, #12]
 800221c:	60b9      	str	r1, [r7, #8]
 800221e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	4a55      	ldr	r2, [pc, #340]	; (800237c <HAL_ADC_Start_DMA+0x168>)
 8002226:	4293      	cmp	r3, r2
 8002228:	d004      	beq.n	8002234 <HAL_ADC_Start_DMA+0x20>
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	4a54      	ldr	r2, [pc, #336]	; (8002380 <HAL_ADC_Start_DMA+0x16c>)
 8002230:	4293      	cmp	r3, r2
 8002232:	d101      	bne.n	8002238 <HAL_ADC_Start_DMA+0x24>
 8002234:	4b53      	ldr	r3, [pc, #332]	; (8002384 <HAL_ADC_Start_DMA+0x170>)
 8002236:	e000      	b.n	800223a <HAL_ADC_Start_DMA+0x26>
 8002238:	4b53      	ldr	r3, [pc, #332]	; (8002388 <HAL_ADC_Start_DMA+0x174>)
 800223a:	4618      	mov	r0, r3
 800223c:	f7ff fd8a 	bl	8001d54 <LL_ADC_GetMultimode>
 8002240:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	4618      	mov	r0, r3
 8002248:	f7ff fe1c 	bl	8001e84 <LL_ADC_REG_IsConversionOngoing>
 800224c:	4603      	mov	r3, r0
 800224e:	2b00      	cmp	r3, #0
 8002250:	f040 808c 	bne.w	800236c <HAL_ADC_Start_DMA+0x158>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800225a:	2b01      	cmp	r3, #1
 800225c:	d101      	bne.n	8002262 <HAL_ADC_Start_DMA+0x4e>
 800225e:	2302      	movs	r3, #2
 8002260:	e087      	b.n	8002372 <HAL_ADC_Start_DMA+0x15e>
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	2201      	movs	r2, #1
 8002266:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800226a:	693b      	ldr	r3, [r7, #16]
 800226c:	2b00      	cmp	r3, #0
 800226e:	d005      	beq.n	800227c <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002270:	693b      	ldr	r3, [r7, #16]
 8002272:	2b05      	cmp	r3, #5
 8002274:	d002      	beq.n	800227c <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002276:	693b      	ldr	r3, [r7, #16]
 8002278:	2b09      	cmp	r3, #9
 800227a:	d170      	bne.n	800235e <HAL_ADC_Start_DMA+0x14a>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800227c:	68f8      	ldr	r0, [r7, #12]
 800227e:	f000 fbfb 	bl	8002a78 <ADC_Enable>
 8002282:	4603      	mov	r3, r0
 8002284:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002286:	7dfb      	ldrb	r3, [r7, #23]
 8002288:	2b00      	cmp	r3, #0
 800228a:	d163      	bne.n	8002354 <HAL_ADC_Start_DMA+0x140>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002290:	4b3e      	ldr	r3, [pc, #248]	; (800238c <HAL_ADC_Start_DMA+0x178>)
 8002292:	4013      	ands	r3, r2
 8002294:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	4a37      	ldr	r2, [pc, #220]	; (8002380 <HAL_ADC_Start_DMA+0x16c>)
 80022a2:	4293      	cmp	r3, r2
 80022a4:	d002      	beq.n	80022ac <HAL_ADC_Start_DMA+0x98>
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	e000      	b.n	80022ae <HAL_ADC_Start_DMA+0x9a>
 80022ac:	4b33      	ldr	r3, [pc, #204]	; (800237c <HAL_ADC_Start_DMA+0x168>)
 80022ae:	68fa      	ldr	r2, [r7, #12]
 80022b0:	6812      	ldr	r2, [r2, #0]
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d002      	beq.n	80022bc <HAL_ADC_Start_DMA+0xa8>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80022b6:	693b      	ldr	r3, [r7, #16]
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d105      	bne.n	80022c8 <HAL_ADC_Start_DMA+0xb4>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022c0:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022cc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d006      	beq.n	80022e2 <HAL_ADC_Start_DMA+0xce>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022d8:	f023 0206 	bic.w	r2, r3, #6
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	659a      	str	r2, [r3, #88]	; 0x58
 80022e0:	e002      	b.n	80022e8 <HAL_ADC_Start_DMA+0xd4>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	2200      	movs	r2, #0
 80022e6:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022ec:	4a28      	ldr	r2, [pc, #160]	; (8002390 <HAL_ADC_Start_DMA+0x17c>)
 80022ee:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022f4:	4a27      	ldr	r2, [pc, #156]	; (8002394 <HAL_ADC_Start_DMA+0x180>)
 80022f6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022fc:	4a26      	ldr	r2, [pc, #152]	; (8002398 <HAL_ADC_Start_DMA+0x184>)
 80022fe:	64da      	str	r2, [r3, #76]	; 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	221c      	movs	r2, #28
 8002306:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	2200      	movs	r2, #0
 800230c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	685a      	ldr	r2, [r3, #4]
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f042 0210 	orr.w	r2, r2, #16
 800231e:	605a      	str	r2, [r3, #4]
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
        }

#else
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	681a      	ldr	r2, [r3, #0]
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002328:	4619      	mov	r1, r3
 800232a:	4610      	mov	r0, r2
 800232c:	f7ff fcaf 	bl	8001c8e <LL_ADC_REG_SetDataTransferMode>
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	3340      	adds	r3, #64	; 0x40
 800233a:	4619      	mov	r1, r3
 800233c:	68ba      	ldr	r2, [r7, #8]
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	f001 fb32 	bl	80039a8 <HAL_DMA_Start_IT>
 8002344:	4603      	mov	r3, r0
 8002346:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4618      	mov	r0, r3
 800234e:	f7ff fd85 	bl	8001e5c <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8002352:	e00d      	b.n	8002370 <HAL_ADC_Start_DMA+0x15c>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	2200      	movs	r2, #0
 8002358:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 800235c:	e008      	b.n	8002370 <HAL_ADC_Start_DMA+0x15c>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 800235e:	2301      	movs	r3, #1
 8002360:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	2200      	movs	r2, #0
 8002366:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 800236a:	e001      	b.n	8002370 <HAL_ADC_Start_DMA+0x15c>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800236c:	2302      	movs	r3, #2
 800236e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002370:	7dfb      	ldrb	r3, [r7, #23]
}
 8002372:	4618      	mov	r0, r3
 8002374:	3718      	adds	r7, #24
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}
 800237a:	bf00      	nop
 800237c:	40022000 	.word	0x40022000
 8002380:	40022100 	.word	0x40022100
 8002384:	40022300 	.word	0x40022300
 8002388:	58026300 	.word	0x58026300
 800238c:	fffff0fe 	.word	0xfffff0fe
 8002390:	08002b8d 	.word	0x08002b8d
 8002394:	08002c65 	.word	0x08002c65
 8002398:	08002c81 	.word	0x08002c81

0800239c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800239c:	b480      	push	{r7}
 800239e:	b083      	sub	sp, #12
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80023a4:	bf00      	nop
 80023a6:	370c      	adds	r7, #12
 80023a8:	46bd      	mov	sp, r7
 80023aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ae:	4770      	bx	lr

080023b0 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80023b0:	b480      	push	{r7}
 80023b2:	b083      	sub	sp, #12
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80023b8:	bf00      	nop
 80023ba:	370c      	adds	r7, #12
 80023bc:	46bd      	mov	sp, r7
 80023be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c2:	4770      	bx	lr

080023c4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80023c4:	b480      	push	{r7}
 80023c6:	b083      	sub	sp, #12
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80023cc:	bf00      	nop
 80023ce:	370c      	adds	r7, #12
 80023d0:	46bd      	mov	sp, r7
 80023d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d6:	4770      	bx	lr

080023d8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80023d8:	b590      	push	{r4, r7, lr}
 80023da:	b0a1      	sub	sp, #132	; 0x84
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
 80023e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023e2:	2300      	movs	r3, #0
 80023e4:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80023e8:	2300      	movs	r3, #0
 80023ea:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	68db      	ldr	r3, [r3, #12]
 80023f0:	4a9d      	ldr	r2, [pc, #628]	; (8002668 <HAL_ADC_ConfigChannel+0x290>)
 80023f2:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80023fa:	2b01      	cmp	r3, #1
 80023fc:	d101      	bne.n	8002402 <HAL_ADC_ConfigChannel+0x2a>
 80023fe:	2302      	movs	r3, #2
 8002400:	e321      	b.n	8002a46 <HAL_ADC_ConfigChannel+0x66e>
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2201      	movs	r2, #1
 8002406:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	4618      	mov	r0, r3
 8002410:	f7ff fd38 	bl	8001e84 <LL_ADC_REG_IsConversionOngoing>
 8002414:	4603      	mov	r3, r0
 8002416:	2b00      	cmp	r3, #0
 8002418:	f040 8306 	bne.w	8002a28 <HAL_ADC_ConfigChannel+0x650>
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002424:	2b00      	cmp	r3, #0
 8002426:	d108      	bne.n	800243a <HAL_ADC_ConfigChannel+0x62>
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	0e9b      	lsrs	r3, r3, #26
 800242e:	f003 031f 	and.w	r3, r3, #31
 8002432:	2201      	movs	r2, #1
 8002434:	fa02 f303 	lsl.w	r3, r2, r3
 8002438:	e016      	b.n	8002468 <HAL_ADC_ConfigChannel+0x90>
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002440:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002442:	fa93 f3a3 	rbit	r3, r3
 8002446:	663b      	str	r3, [r7, #96]	; 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002448:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800244a:	66bb      	str	r3, [r7, #104]	; 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800244c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800244e:	2b00      	cmp	r3, #0
 8002450:	d101      	bne.n	8002456 <HAL_ADC_ConfigChannel+0x7e>
  {
    return 32U;
 8002452:	2320      	movs	r3, #32
 8002454:	e003      	b.n	800245e <HAL_ADC_ConfigChannel+0x86>
  }
  return __builtin_clz(value);
 8002456:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002458:	fab3 f383 	clz	r3, r3
 800245c:	b2db      	uxtb	r3, r3
 800245e:	f003 031f 	and.w	r3, r3, #31
 8002462:	2201      	movs	r2, #1
 8002464:	fa02 f303 	lsl.w	r3, r2, r3
 8002468:	687a      	ldr	r2, [r7, #4]
 800246a:	6812      	ldr	r2, [r2, #0]
 800246c:	69d1      	ldr	r1, [r2, #28]
 800246e:	687a      	ldr	r2, [r7, #4]
 8002470:	6812      	ldr	r2, [r2, #0]
 8002472:	430b      	orrs	r3, r1
 8002474:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6818      	ldr	r0, [r3, #0]
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	6859      	ldr	r1, [r3, #4]
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	461a      	mov	r2, r3
 8002484:	f7ff fbd7 	bl	8001c36 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4618      	mov	r0, r3
 800248e:	f7ff fcf9 	bl	8001e84 <LL_ADC_REG_IsConversionOngoing>
 8002492:	67b8      	str	r0, [r7, #120]	; 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4618      	mov	r0, r3
 800249a:	f7ff fd06 	bl	8001eaa <LL_ADC_INJ_IsConversionOngoing>
 800249e:	6778      	str	r0, [r7, #116]	; 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80024a0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	f040 80b3 	bne.w	800260e <HAL_ADC_ConfigChannel+0x236>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80024a8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	f040 80af 	bne.w	800260e <HAL_ADC_ConfigChannel+0x236>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6818      	ldr	r0, [r3, #0]
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	6819      	ldr	r1, [r3, #0]
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	689b      	ldr	r3, [r3, #8]
 80024bc:	461a      	mov	r2, r3
 80024be:	f7ff fbf9 	bl	8001cb4 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80024c2:	4b6a      	ldr	r3, [pc, #424]	; (800266c <HAL_ADC_ConfigChannel+0x294>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80024ca:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80024ce:	d10b      	bne.n	80024e8 <HAL_ADC_ConfigChannel+0x110>
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	695a      	ldr	r2, [r3, #20]
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	68db      	ldr	r3, [r3, #12]
 80024da:	089b      	lsrs	r3, r3, #2
 80024dc:	f003 0307 	and.w	r3, r3, #7
 80024e0:	005b      	lsls	r3, r3, #1
 80024e2:	fa02 f303 	lsl.w	r3, r2, r3
 80024e6:	e01d      	b.n	8002524 <HAL_ADC_ConfigChannel+0x14c>
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	68db      	ldr	r3, [r3, #12]
 80024ee:	f003 0310 	and.w	r3, r3, #16
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d10b      	bne.n	800250e <HAL_ADC_ConfigChannel+0x136>
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	695a      	ldr	r2, [r3, #20]
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	68db      	ldr	r3, [r3, #12]
 8002500:	089b      	lsrs	r3, r3, #2
 8002502:	f003 0307 	and.w	r3, r3, #7
 8002506:	005b      	lsls	r3, r3, #1
 8002508:	fa02 f303 	lsl.w	r3, r2, r3
 800250c:	e00a      	b.n	8002524 <HAL_ADC_ConfigChannel+0x14c>
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	695a      	ldr	r2, [r3, #20]
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	68db      	ldr	r3, [r3, #12]
 8002518:	089b      	lsrs	r3, r3, #2
 800251a:	f003 0304 	and.w	r3, r3, #4
 800251e:	005b      	lsls	r3, r3, #1
 8002520:	fa02 f303 	lsl.w	r3, r2, r3
 8002524:	673b      	str	r3, [r7, #112]	; 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	691b      	ldr	r3, [r3, #16]
 800252a:	2b04      	cmp	r3, #4
 800252c:	d027      	beq.n	800257e <HAL_ADC_ConfigChannel+0x1a6>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6818      	ldr	r0, [r3, #0]
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	6919      	ldr	r1, [r3, #16]
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	681a      	ldr	r2, [r3, #0]
 800253a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800253c:	f7ff fb14 	bl	8001b68 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6818      	ldr	r0, [r3, #0]
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	6919      	ldr	r1, [r3, #16]
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	7e5b      	ldrb	r3, [r3, #25]
 800254c:	2b01      	cmp	r3, #1
 800254e:	d102      	bne.n	8002556 <HAL_ADC_ConfigChannel+0x17e>
 8002550:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8002554:	e000      	b.n	8002558 <HAL_ADC_ConfigChannel+0x180>
 8002556:	2300      	movs	r3, #0
 8002558:	461a      	mov	r2, r3
 800255a:	f7ff fb3e 	bl	8001bda <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6818      	ldr	r0, [r3, #0]
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	6919      	ldr	r1, [r3, #16]
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	7e1b      	ldrb	r3, [r3, #24]
 800256a:	2b01      	cmp	r3, #1
 800256c:	d102      	bne.n	8002574 <HAL_ADC_ConfigChannel+0x19c>
 800256e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002572:	e000      	b.n	8002576 <HAL_ADC_ConfigChannel+0x19e>
 8002574:	2300      	movs	r3, #0
 8002576:	461a      	mov	r2, r3
 8002578:	f7ff fb16 	bl	8001ba8 <LL_ADC_SetDataRightShift>
 800257c:	e047      	b.n	800260e <HAL_ADC_ConfigChannel+0x236>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002584:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	069b      	lsls	r3, r3, #26
 800258e:	429a      	cmp	r2, r3
 8002590:	d107      	bne.n	80025a2 <HAL_ADC_ConfigChannel+0x1ca>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80025a0:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80025a8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	069b      	lsls	r3, r3, #26
 80025b2:	429a      	cmp	r2, r3
 80025b4:	d107      	bne.n	80025c6 <HAL_ADC_ConfigChannel+0x1ee>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80025c4:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80025cc:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	069b      	lsls	r3, r3, #26
 80025d6:	429a      	cmp	r2, r3
 80025d8:	d107      	bne.n	80025ea <HAL_ADC_ConfigChannel+0x212>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80025e8:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80025f0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	069b      	lsls	r3, r3, #26
 80025fa:	429a      	cmp	r2, r3
 80025fc:	d107      	bne.n	800260e <HAL_ADC_ConfigChannel+0x236>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800260c:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4618      	mov	r0, r3
 8002614:	f7ff fc0e 	bl	8001e34 <LL_ADC_IsEnabled>
 8002618:	4603      	mov	r3, r0
 800261a:	2b00      	cmp	r3, #0
 800261c:	f040 820d 	bne.w	8002a3a <HAL_ADC_ConfigChannel+0x662>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6818      	ldr	r0, [r3, #0]
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	6819      	ldr	r1, [r3, #0]
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	68db      	ldr	r3, [r3, #12]
 800262c:	461a      	mov	r2, r3
 800262e:	f7ff fb6d 	bl	8001d0c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	68db      	ldr	r3, [r3, #12]
 8002636:	4a0c      	ldr	r2, [pc, #48]	; (8002668 <HAL_ADC_ConfigChannel+0x290>)
 8002638:	4293      	cmp	r3, r2
 800263a:	f040 8133 	bne.w	80028a4 <HAL_ADC_ConfigChannel+0x4cc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800264a:	2b00      	cmp	r3, #0
 800264c:	d110      	bne.n	8002670 <HAL_ADC_ConfigChannel+0x298>
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	0e9b      	lsrs	r3, r3, #26
 8002654:	3301      	adds	r3, #1
 8002656:	f003 031f 	and.w	r3, r3, #31
 800265a:	2b09      	cmp	r3, #9
 800265c:	bf94      	ite	ls
 800265e:	2301      	movls	r3, #1
 8002660:	2300      	movhi	r3, #0
 8002662:	b2db      	uxtb	r3, r3
 8002664:	e01e      	b.n	80026a4 <HAL_ADC_ConfigChannel+0x2cc>
 8002666:	bf00      	nop
 8002668:	47ff0000 	.word	0x47ff0000
 800266c:	5c001000 	.word	0x5c001000
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002676:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002678:	fa93 f3a3 	rbit	r3, r3
 800267c:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 800267e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002680:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8002682:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002684:	2b00      	cmp	r3, #0
 8002686:	d101      	bne.n	800268c <HAL_ADC_ConfigChannel+0x2b4>
    return 32U;
 8002688:	2320      	movs	r3, #32
 800268a:	e003      	b.n	8002694 <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 800268c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800268e:	fab3 f383 	clz	r3, r3
 8002692:	b2db      	uxtb	r3, r3
 8002694:	3301      	adds	r3, #1
 8002696:	f003 031f 	and.w	r3, r3, #31
 800269a:	2b09      	cmp	r3, #9
 800269c:	bf94      	ite	ls
 800269e:	2301      	movls	r3, #1
 80026a0:	2300      	movhi	r3, #0
 80026a2:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d079      	beq.n	800279c <HAL_ADC_ConfigChannel+0x3c4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d107      	bne.n	80026c4 <HAL_ADC_ConfigChannel+0x2ec>
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	0e9b      	lsrs	r3, r3, #26
 80026ba:	3301      	adds	r3, #1
 80026bc:	069b      	lsls	r3, r3, #26
 80026be:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80026c2:	e015      	b.n	80026f0 <HAL_ADC_ConfigChannel+0x318>
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80026cc:	fa93 f3a3 	rbit	r3, r3
 80026d0:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 80026d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80026d4:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 80026d6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d101      	bne.n	80026e0 <HAL_ADC_ConfigChannel+0x308>
    return 32U;
 80026dc:	2320      	movs	r3, #32
 80026de:	e003      	b.n	80026e8 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 80026e0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80026e2:	fab3 f383 	clz	r3, r3
 80026e6:	b2db      	uxtb	r3, r3
 80026e8:	3301      	adds	r3, #1
 80026ea:	069b      	lsls	r3, r3, #26
 80026ec:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d109      	bne.n	8002710 <HAL_ADC_ConfigChannel+0x338>
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	0e9b      	lsrs	r3, r3, #26
 8002702:	3301      	adds	r3, #1
 8002704:	f003 031f 	and.w	r3, r3, #31
 8002708:	2101      	movs	r1, #1
 800270a:	fa01 f303 	lsl.w	r3, r1, r3
 800270e:	e017      	b.n	8002740 <HAL_ADC_ConfigChannel+0x368>
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002716:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002718:	fa93 f3a3 	rbit	r3, r3
 800271c:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 800271e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002720:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8002722:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002724:	2b00      	cmp	r3, #0
 8002726:	d101      	bne.n	800272c <HAL_ADC_ConfigChannel+0x354>
    return 32U;
 8002728:	2320      	movs	r3, #32
 800272a:	e003      	b.n	8002734 <HAL_ADC_ConfigChannel+0x35c>
  return __builtin_clz(value);
 800272c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800272e:	fab3 f383 	clz	r3, r3
 8002732:	b2db      	uxtb	r3, r3
 8002734:	3301      	adds	r3, #1
 8002736:	f003 031f 	and.w	r3, r3, #31
 800273a:	2101      	movs	r1, #1
 800273c:	fa01 f303 	lsl.w	r3, r1, r3
 8002740:	ea42 0103 	orr.w	r1, r2, r3
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800274c:	2b00      	cmp	r3, #0
 800274e:	d10a      	bne.n	8002766 <HAL_ADC_ConfigChannel+0x38e>
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	0e9b      	lsrs	r3, r3, #26
 8002756:	3301      	adds	r3, #1
 8002758:	f003 021f 	and.w	r2, r3, #31
 800275c:	4613      	mov	r3, r2
 800275e:	005b      	lsls	r3, r3, #1
 8002760:	4413      	add	r3, r2
 8002762:	051b      	lsls	r3, r3, #20
 8002764:	e018      	b.n	8002798 <HAL_ADC_ConfigChannel+0x3c0>
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800276c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800276e:	fa93 f3a3 	rbit	r3, r3
 8002772:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8002774:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002776:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8002778:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800277a:	2b00      	cmp	r3, #0
 800277c:	d101      	bne.n	8002782 <HAL_ADC_ConfigChannel+0x3aa>
    return 32U;
 800277e:	2320      	movs	r3, #32
 8002780:	e003      	b.n	800278a <HAL_ADC_ConfigChannel+0x3b2>
  return __builtin_clz(value);
 8002782:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002784:	fab3 f383 	clz	r3, r3
 8002788:	b2db      	uxtb	r3, r3
 800278a:	3301      	adds	r3, #1
 800278c:	f003 021f 	and.w	r2, r3, #31
 8002790:	4613      	mov	r3, r2
 8002792:	005b      	lsls	r3, r3, #1
 8002794:	4413      	add	r3, r2
 8002796:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002798:	430b      	orrs	r3, r1
 800279a:	e07e      	b.n	800289a <HAL_ADC_ConfigChannel+0x4c2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d107      	bne.n	80027b8 <HAL_ADC_ConfigChannel+0x3e0>
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	0e9b      	lsrs	r3, r3, #26
 80027ae:	3301      	adds	r3, #1
 80027b0:	069b      	lsls	r3, r3, #26
 80027b2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80027b6:	e015      	b.n	80027e4 <HAL_ADC_ConfigChannel+0x40c>
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027c0:	fa93 f3a3 	rbit	r3, r3
 80027c4:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 80027c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 80027ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d101      	bne.n	80027d4 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 80027d0:	2320      	movs	r3, #32
 80027d2:	e003      	b.n	80027dc <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 80027d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027d6:	fab3 f383 	clz	r3, r3
 80027da:	b2db      	uxtb	r3, r3
 80027dc:	3301      	adds	r3, #1
 80027de:	069b      	lsls	r3, r3, #26
 80027e0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d109      	bne.n	8002804 <HAL_ADC_ConfigChannel+0x42c>
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	0e9b      	lsrs	r3, r3, #26
 80027f6:	3301      	adds	r3, #1
 80027f8:	f003 031f 	and.w	r3, r3, #31
 80027fc:	2101      	movs	r1, #1
 80027fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002802:	e017      	b.n	8002834 <HAL_ADC_ConfigChannel+0x45c>
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800280a:	69fb      	ldr	r3, [r7, #28]
 800280c:	fa93 f3a3 	rbit	r3, r3
 8002810:	61bb      	str	r3, [r7, #24]
  return result;
 8002812:	69bb      	ldr	r3, [r7, #24]
 8002814:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8002816:	6a3b      	ldr	r3, [r7, #32]
 8002818:	2b00      	cmp	r3, #0
 800281a:	d101      	bne.n	8002820 <HAL_ADC_ConfigChannel+0x448>
    return 32U;
 800281c:	2320      	movs	r3, #32
 800281e:	e003      	b.n	8002828 <HAL_ADC_ConfigChannel+0x450>
  return __builtin_clz(value);
 8002820:	6a3b      	ldr	r3, [r7, #32]
 8002822:	fab3 f383 	clz	r3, r3
 8002826:	b2db      	uxtb	r3, r3
 8002828:	3301      	adds	r3, #1
 800282a:	f003 031f 	and.w	r3, r3, #31
 800282e:	2101      	movs	r1, #1
 8002830:	fa01 f303 	lsl.w	r3, r1, r3
 8002834:	ea42 0103 	orr.w	r1, r2, r3
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002840:	2b00      	cmp	r3, #0
 8002842:	d10d      	bne.n	8002860 <HAL_ADC_ConfigChannel+0x488>
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	0e9b      	lsrs	r3, r3, #26
 800284a:	3301      	adds	r3, #1
 800284c:	f003 021f 	and.w	r2, r3, #31
 8002850:	4613      	mov	r3, r2
 8002852:	005b      	lsls	r3, r3, #1
 8002854:	4413      	add	r3, r2
 8002856:	3b1e      	subs	r3, #30
 8002858:	051b      	lsls	r3, r3, #20
 800285a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800285e:	e01b      	b.n	8002898 <HAL_ADC_ConfigChannel+0x4c0>
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002866:	693b      	ldr	r3, [r7, #16]
 8002868:	fa93 f3a3 	rbit	r3, r3
 800286c:	60fb      	str	r3, [r7, #12]
  return result;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002872:	697b      	ldr	r3, [r7, #20]
 8002874:	2b00      	cmp	r3, #0
 8002876:	d101      	bne.n	800287c <HAL_ADC_ConfigChannel+0x4a4>
    return 32U;
 8002878:	2320      	movs	r3, #32
 800287a:	e003      	b.n	8002884 <HAL_ADC_ConfigChannel+0x4ac>
  return __builtin_clz(value);
 800287c:	697b      	ldr	r3, [r7, #20]
 800287e:	fab3 f383 	clz	r3, r3
 8002882:	b2db      	uxtb	r3, r3
 8002884:	3301      	adds	r3, #1
 8002886:	f003 021f 	and.w	r2, r3, #31
 800288a:	4613      	mov	r3, r2
 800288c:	005b      	lsls	r3, r3, #1
 800288e:	4413      	add	r3, r2
 8002890:	3b1e      	subs	r3, #30
 8002892:	051b      	lsls	r3, r3, #20
 8002894:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002898:	430b      	orrs	r3, r1
 800289a:	683a      	ldr	r2, [r7, #0]
 800289c:	6892      	ldr	r2, [r2, #8]
 800289e:	4619      	mov	r1, r3
 80028a0:	f7ff fa08 	bl	8001cb4 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	f280 80c6 	bge.w	8002a3a <HAL_ADC_ConfigChannel+0x662>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4a67      	ldr	r2, [pc, #412]	; (8002a50 <HAL_ADC_ConfigChannel+0x678>)
 80028b4:	4293      	cmp	r3, r2
 80028b6:	d004      	beq.n	80028c2 <HAL_ADC_ConfigChannel+0x4ea>
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4a65      	ldr	r2, [pc, #404]	; (8002a54 <HAL_ADC_ConfigChannel+0x67c>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d101      	bne.n	80028c6 <HAL_ADC_ConfigChannel+0x4ee>
 80028c2:	4b65      	ldr	r3, [pc, #404]	; (8002a58 <HAL_ADC_ConfigChannel+0x680>)
 80028c4:	e000      	b.n	80028c8 <HAL_ADC_ConfigChannel+0x4f0>
 80028c6:	4b65      	ldr	r3, [pc, #404]	; (8002a5c <HAL_ADC_ConfigChannel+0x684>)
 80028c8:	4618      	mov	r0, r3
 80028ca:	f7ff f93f 	bl	8001b4c <LL_ADC_GetCommonPathInternalCh>
 80028ce:	66f8      	str	r0, [r7, #108]	; 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4a5e      	ldr	r2, [pc, #376]	; (8002a50 <HAL_ADC_ConfigChannel+0x678>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d004      	beq.n	80028e4 <HAL_ADC_ConfigChannel+0x50c>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4a5d      	ldr	r2, [pc, #372]	; (8002a54 <HAL_ADC_ConfigChannel+0x67c>)
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d10e      	bne.n	8002902 <HAL_ADC_ConfigChannel+0x52a>
 80028e4:	485a      	ldr	r0, [pc, #360]	; (8002a50 <HAL_ADC_ConfigChannel+0x678>)
 80028e6:	f7ff faa5 	bl	8001e34 <LL_ADC_IsEnabled>
 80028ea:	4604      	mov	r4, r0
 80028ec:	4859      	ldr	r0, [pc, #356]	; (8002a54 <HAL_ADC_ConfigChannel+0x67c>)
 80028ee:	f7ff faa1 	bl	8001e34 <LL_ADC_IsEnabled>
 80028f2:	4603      	mov	r3, r0
 80028f4:	4323      	orrs	r3, r4
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	bf0c      	ite	eq
 80028fa:	2301      	moveq	r3, #1
 80028fc:	2300      	movne	r3, #0
 80028fe:	b2db      	uxtb	r3, r3
 8002900:	e008      	b.n	8002914 <HAL_ADC_ConfigChannel+0x53c>
 8002902:	4857      	ldr	r0, [pc, #348]	; (8002a60 <HAL_ADC_ConfigChannel+0x688>)
 8002904:	f7ff fa96 	bl	8001e34 <LL_ADC_IsEnabled>
 8002908:	4603      	mov	r3, r0
 800290a:	2b00      	cmp	r3, #0
 800290c:	bf0c      	ite	eq
 800290e:	2301      	moveq	r3, #1
 8002910:	2300      	movne	r3, #0
 8002912:	b2db      	uxtb	r3, r3
 8002914:	2b00      	cmp	r3, #0
 8002916:	d07d      	beq.n	8002a14 <HAL_ADC_ConfigChannel+0x63c>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4a51      	ldr	r2, [pc, #324]	; (8002a64 <HAL_ADC_ConfigChannel+0x68c>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d130      	bne.n	8002984 <HAL_ADC_ConfigChannel+0x5ac>
 8002922:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002924:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002928:	2b00      	cmp	r3, #0
 800292a:	d12b      	bne.n	8002984 <HAL_ADC_ConfigChannel+0x5ac>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4a4b      	ldr	r2, [pc, #300]	; (8002a60 <HAL_ADC_ConfigChannel+0x688>)
 8002932:	4293      	cmp	r3, r2
 8002934:	f040 8081 	bne.w	8002a3a <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4a44      	ldr	r2, [pc, #272]	; (8002a50 <HAL_ADC_ConfigChannel+0x678>)
 800293e:	4293      	cmp	r3, r2
 8002940:	d004      	beq.n	800294c <HAL_ADC_ConfigChannel+0x574>
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	4a43      	ldr	r2, [pc, #268]	; (8002a54 <HAL_ADC_ConfigChannel+0x67c>)
 8002948:	4293      	cmp	r3, r2
 800294a:	d101      	bne.n	8002950 <HAL_ADC_ConfigChannel+0x578>
 800294c:	4a42      	ldr	r2, [pc, #264]	; (8002a58 <HAL_ADC_ConfigChannel+0x680>)
 800294e:	e000      	b.n	8002952 <HAL_ADC_ConfigChannel+0x57a>
 8002950:	4a42      	ldr	r2, [pc, #264]	; (8002a5c <HAL_ADC_ConfigChannel+0x684>)
 8002952:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002954:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002958:	4619      	mov	r1, r3
 800295a:	4610      	mov	r0, r2
 800295c:	f7ff f8e3 	bl	8001b26 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002960:	4b41      	ldr	r3, [pc, #260]	; (8002a68 <HAL_ADC_ConfigChannel+0x690>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	099b      	lsrs	r3, r3, #6
 8002966:	4a41      	ldr	r2, [pc, #260]	; (8002a6c <HAL_ADC_ConfigChannel+0x694>)
 8002968:	fba2 2303 	umull	r2, r3, r2, r3
 800296c:	099b      	lsrs	r3, r3, #6
 800296e:	3301      	adds	r3, #1
 8002970:	005b      	lsls	r3, r3, #1
 8002972:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8002974:	e002      	b.n	800297c <HAL_ADC_ConfigChannel+0x5a4>
              {
                wait_loop_index--;
 8002976:	68bb      	ldr	r3, [r7, #8]
 8002978:	3b01      	subs	r3, #1
 800297a:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 800297c:	68bb      	ldr	r3, [r7, #8]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d1f9      	bne.n	8002976 <HAL_ADC_ConfigChannel+0x59e>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002982:	e05a      	b.n	8002a3a <HAL_ADC_ConfigChannel+0x662>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a39      	ldr	r2, [pc, #228]	; (8002a70 <HAL_ADC_ConfigChannel+0x698>)
 800298a:	4293      	cmp	r3, r2
 800298c:	d11e      	bne.n	80029cc <HAL_ADC_ConfigChannel+0x5f4>
 800298e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002990:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002994:	2b00      	cmp	r3, #0
 8002996:	d119      	bne.n	80029cc <HAL_ADC_ConfigChannel+0x5f4>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	4a30      	ldr	r2, [pc, #192]	; (8002a60 <HAL_ADC_ConfigChannel+0x688>)
 800299e:	4293      	cmp	r3, r2
 80029a0:	d14b      	bne.n	8002a3a <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4a2a      	ldr	r2, [pc, #168]	; (8002a50 <HAL_ADC_ConfigChannel+0x678>)
 80029a8:	4293      	cmp	r3, r2
 80029aa:	d004      	beq.n	80029b6 <HAL_ADC_ConfigChannel+0x5de>
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a28      	ldr	r2, [pc, #160]	; (8002a54 <HAL_ADC_ConfigChannel+0x67c>)
 80029b2:	4293      	cmp	r3, r2
 80029b4:	d101      	bne.n	80029ba <HAL_ADC_ConfigChannel+0x5e2>
 80029b6:	4a28      	ldr	r2, [pc, #160]	; (8002a58 <HAL_ADC_ConfigChannel+0x680>)
 80029b8:	e000      	b.n	80029bc <HAL_ADC_ConfigChannel+0x5e4>
 80029ba:	4a28      	ldr	r2, [pc, #160]	; (8002a5c <HAL_ADC_ConfigChannel+0x684>)
 80029bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029be:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80029c2:	4619      	mov	r1, r3
 80029c4:	4610      	mov	r0, r2
 80029c6:	f7ff f8ae 	bl	8001b26 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80029ca:	e036      	b.n	8002a3a <HAL_ADC_ConfigChannel+0x662>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4a28      	ldr	r2, [pc, #160]	; (8002a74 <HAL_ADC_ConfigChannel+0x69c>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d131      	bne.n	8002a3a <HAL_ADC_ConfigChannel+0x662>
 80029d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029d8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d12c      	bne.n	8002a3a <HAL_ADC_ConfigChannel+0x662>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4a1e      	ldr	r2, [pc, #120]	; (8002a60 <HAL_ADC_ConfigChannel+0x688>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d127      	bne.n	8002a3a <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	4a18      	ldr	r2, [pc, #96]	; (8002a50 <HAL_ADC_ConfigChannel+0x678>)
 80029f0:	4293      	cmp	r3, r2
 80029f2:	d004      	beq.n	80029fe <HAL_ADC_ConfigChannel+0x626>
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4a16      	ldr	r2, [pc, #88]	; (8002a54 <HAL_ADC_ConfigChannel+0x67c>)
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d101      	bne.n	8002a02 <HAL_ADC_ConfigChannel+0x62a>
 80029fe:	4a16      	ldr	r2, [pc, #88]	; (8002a58 <HAL_ADC_ConfigChannel+0x680>)
 8002a00:	e000      	b.n	8002a04 <HAL_ADC_ConfigChannel+0x62c>
 8002a02:	4a16      	ldr	r2, [pc, #88]	; (8002a5c <HAL_ADC_ConfigChannel+0x684>)
 8002a04:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a06:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002a0a:	4619      	mov	r1, r3
 8002a0c:	4610      	mov	r0, r2
 8002a0e:	f7ff f88a 	bl	8001b26 <LL_ADC_SetCommonPathInternalCh>
 8002a12:	e012      	b.n	8002a3a <HAL_ADC_ConfigChannel+0x662>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a18:	f043 0220 	orr.w	r2, r3, #32
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 8002a20:	2301      	movs	r3, #1
 8002a22:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8002a26:	e008      	b.n	8002a3a <HAL_ADC_ConfigChannel+0x662>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a2c:	f043 0220 	orr.w	r2, r3, #32
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002a34:	2301      	movs	r3, #1
 8002a36:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002a42:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8002a46:	4618      	mov	r0, r3
 8002a48:	3784      	adds	r7, #132	; 0x84
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd90      	pop	{r4, r7, pc}
 8002a4e:	bf00      	nop
 8002a50:	40022000 	.word	0x40022000
 8002a54:	40022100 	.word	0x40022100
 8002a58:	40022300 	.word	0x40022300
 8002a5c:	58026300 	.word	0x58026300
 8002a60:	58026000 	.word	0x58026000
 8002a64:	cb840000 	.word	0xcb840000
 8002a68:	24000000 	.word	0x24000000
 8002a6c:	053e2d63 	.word	0x053e2d63
 8002a70:	c7520000 	.word	0xc7520000
 8002a74:	cfb80000 	.word	0xcfb80000

08002a78 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b084      	sub	sp, #16
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4618      	mov	r0, r3
 8002a86:	f7ff f9d5 	bl	8001e34 <LL_ADC_IsEnabled>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d16e      	bne.n	8002b6e <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	689a      	ldr	r2, [r3, #8]
 8002a96:	4b38      	ldr	r3, [pc, #224]	; (8002b78 <ADC_Enable+0x100>)
 8002a98:	4013      	ands	r3, r2
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d00d      	beq.n	8002aba <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002aa2:	f043 0210 	orr.w	r2, r3, #16
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002aae:	f043 0201 	orr.w	r2, r3, #1
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	e05a      	b.n	8002b70 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4618      	mov	r0, r3
 8002ac0:	f7ff f9a4 	bl	8001e0c <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002ac4:	f7ff f804 	bl	8001ad0 <HAL_GetTick>
 8002ac8:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	4a2b      	ldr	r2, [pc, #172]	; (8002b7c <ADC_Enable+0x104>)
 8002ad0:	4293      	cmp	r3, r2
 8002ad2:	d004      	beq.n	8002ade <ADC_Enable+0x66>
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a29      	ldr	r2, [pc, #164]	; (8002b80 <ADC_Enable+0x108>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d101      	bne.n	8002ae2 <ADC_Enable+0x6a>
 8002ade:	4b29      	ldr	r3, [pc, #164]	; (8002b84 <ADC_Enable+0x10c>)
 8002ae0:	e000      	b.n	8002ae4 <ADC_Enable+0x6c>
 8002ae2:	4b29      	ldr	r3, [pc, #164]	; (8002b88 <ADC_Enable+0x110>)
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	f7ff f935 	bl	8001d54 <LL_ADC_GetMultimode>
 8002aea:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a23      	ldr	r2, [pc, #140]	; (8002b80 <ADC_Enable+0x108>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d002      	beq.n	8002afc <ADC_Enable+0x84>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	e000      	b.n	8002afe <ADC_Enable+0x86>
 8002afc:	4b1f      	ldr	r3, [pc, #124]	; (8002b7c <ADC_Enable+0x104>)
 8002afe:	687a      	ldr	r2, [r7, #4]
 8002b00:	6812      	ldr	r2, [r2, #0]
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d02c      	beq.n	8002b60 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002b06:	68bb      	ldr	r3, [r7, #8]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d130      	bne.n	8002b6e <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002b0c:	e028      	b.n	8002b60 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	4618      	mov	r0, r3
 8002b14:	f7ff f98e 	bl	8001e34 <LL_ADC_IsEnabled>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d104      	bne.n	8002b28 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4618      	mov	r0, r3
 8002b24:	f7ff f972 	bl	8001e0c <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002b28:	f7fe ffd2 	bl	8001ad0 <HAL_GetTick>
 8002b2c:	4602      	mov	r2, r0
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	1ad3      	subs	r3, r2, r3
 8002b32:	2b02      	cmp	r3, #2
 8002b34:	d914      	bls.n	8002b60 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f003 0301 	and.w	r3, r3, #1
 8002b40:	2b01      	cmp	r3, #1
 8002b42:	d00d      	beq.n	8002b60 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b48:	f043 0210 	orr.w	r2, r3, #16
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b54:	f043 0201 	orr.w	r2, r3, #1
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	659a      	str	r2, [r3, #88]	; 0x58

            return HAL_ERROR;
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	e007      	b.n	8002b70 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f003 0301 	and.w	r3, r3, #1
 8002b6a:	2b01      	cmp	r3, #1
 8002b6c:	d1cf      	bne.n	8002b0e <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002b6e:	2300      	movs	r3, #0
}
 8002b70:	4618      	mov	r0, r3
 8002b72:	3710      	adds	r7, #16
 8002b74:	46bd      	mov	sp, r7
 8002b76:	bd80      	pop	{r7, pc}
 8002b78:	8000003f 	.word	0x8000003f
 8002b7c:	40022000 	.word	0x40022000
 8002b80:	40022100 	.word	0x40022100
 8002b84:	40022300 	.word	0x40022300
 8002b88:	58026300 	.word	0x58026300

08002b8c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b084      	sub	sp, #16
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b98:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b9e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d14b      	bne.n	8002c3e <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002baa:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f003 0308 	and.w	r3, r3, #8
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d021      	beq.n	8002c04 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	f7ff f823 	bl	8001c10 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002bca:	4603      	mov	r3, r0
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d032      	beq.n	8002c36 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	68db      	ldr	r3, [r3, #12]
 8002bd6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d12b      	bne.n	8002c36 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002be2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bee:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d11f      	bne.n	8002c36 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bfa:	f043 0201 	orr.w	r2, r3, #1
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	655a      	str	r2, [r3, #84]	; 0x54
 8002c02:	e018      	b.n	8002c36 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	68db      	ldr	r3, [r3, #12]
 8002c0a:	f003 0303 	and.w	r3, r3, #3
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d111      	bne.n	8002c36 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c16:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c22:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d105      	bne.n	8002c36 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c2e:	f043 0201 	orr.w	r2, r3, #1
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002c36:	68f8      	ldr	r0, [r7, #12]
 8002c38:	f7ff fbb0 	bl	800239c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002c3c:	e00e      	b.n	8002c5c <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c42:	f003 0310 	and.w	r3, r3, #16
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d003      	beq.n	8002c52 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8002c4a:	68f8      	ldr	r0, [r7, #12]
 8002c4c:	f7ff fbba 	bl	80023c4 <HAL_ADC_ErrorCallback>
}
 8002c50:	e004      	b.n	8002c5c <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c58:	6878      	ldr	r0, [r7, #4]
 8002c5a:	4798      	blx	r3
}
 8002c5c:	bf00      	nop
 8002c5e:	3710      	adds	r7, #16
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bd80      	pop	{r7, pc}

08002c64 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b084      	sub	sp, #16
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c70:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002c72:	68f8      	ldr	r0, [r7, #12]
 8002c74:	f7ff fb9c 	bl	80023b0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002c78:	bf00      	nop
 8002c7a:	3710      	adds	r7, #16
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	bd80      	pop	{r7, pc}

08002c80 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b084      	sub	sp, #16
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c8c:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c92:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c9e:	f043 0204 	orr.w	r2, r3, #4
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002ca6:	68f8      	ldr	r0, [r7, #12]
 8002ca8:	f7ff fb8c 	bl	80023c4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002cac:	bf00      	nop
 8002cae:	3710      	adds	r7, #16
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bd80      	pop	{r7, pc}

08002cb4 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b084      	sub	sp, #16
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4a79      	ldr	r2, [pc, #484]	; (8002ea8 <ADC_ConfigureBoostMode+0x1f4>)
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d004      	beq.n	8002cd0 <ADC_ConfigureBoostMode+0x1c>
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4a78      	ldr	r2, [pc, #480]	; (8002eac <ADC_ConfigureBoostMode+0x1f8>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d109      	bne.n	8002ce4 <ADC_ConfigureBoostMode+0x30>
 8002cd0:	4b77      	ldr	r3, [pc, #476]	; (8002eb0 <ADC_ConfigureBoostMode+0x1fc>)
 8002cd2:	689b      	ldr	r3, [r3, #8]
 8002cd4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	bf14      	ite	ne
 8002cdc:	2301      	movne	r3, #1
 8002cde:	2300      	moveq	r3, #0
 8002ce0:	b2db      	uxtb	r3, r3
 8002ce2:	e008      	b.n	8002cf6 <ADC_ConfigureBoostMode+0x42>
 8002ce4:	4b73      	ldr	r3, [pc, #460]	; (8002eb4 <ADC_ConfigureBoostMode+0x200>)
 8002ce6:	689b      	ldr	r3, [r3, #8]
 8002ce8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	bf14      	ite	ne
 8002cf0:	2301      	movne	r3, #1
 8002cf2:	2300      	moveq	r3, #0
 8002cf4:	b2db      	uxtb	r3, r3
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d01c      	beq.n	8002d34 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8002cfa:	f003 fb6d 	bl	80063d8 <HAL_RCC_GetHCLKFreq>
 8002cfe:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002d08:	d010      	beq.n	8002d2c <ADC_ConfigureBoostMode+0x78>
 8002d0a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002d0e:	d871      	bhi.n	8002df4 <ADC_ConfigureBoostMode+0x140>
 8002d10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d14:	d002      	beq.n	8002d1c <ADC_ConfigureBoostMode+0x68>
 8002d16:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002d1a:	d16b      	bne.n	8002df4 <ADC_ConfigureBoostMode+0x140>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	0c1b      	lsrs	r3, r3, #16
 8002d22:	68fa      	ldr	r2, [r7, #12]
 8002d24:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d28:	60fb      	str	r3, [r7, #12]
        break;
 8002d2a:	e066      	b.n	8002dfa <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	089b      	lsrs	r3, r3, #2
 8002d30:	60fb      	str	r3, [r7, #12]
        break;
 8002d32:	e062      	b.n	8002dfa <ADC_ConfigureBoostMode+0x146>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8002d34:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8002d38:	f004 faf0 	bl	800731c <HAL_RCCEx_GetPeriphCLKFreq>
 8002d3c:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8002d46:	d051      	beq.n	8002dec <ADC_ConfigureBoostMode+0x138>
 8002d48:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8002d4c:	d854      	bhi.n	8002df8 <ADC_ConfigureBoostMode+0x144>
 8002d4e:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8002d52:	d047      	beq.n	8002de4 <ADC_ConfigureBoostMode+0x130>
 8002d54:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8002d58:	d84e      	bhi.n	8002df8 <ADC_ConfigureBoostMode+0x144>
 8002d5a:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8002d5e:	d03d      	beq.n	8002ddc <ADC_ConfigureBoostMode+0x128>
 8002d60:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8002d64:	d848      	bhi.n	8002df8 <ADC_ConfigureBoostMode+0x144>
 8002d66:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002d6a:	d033      	beq.n	8002dd4 <ADC_ConfigureBoostMode+0x120>
 8002d6c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002d70:	d842      	bhi.n	8002df8 <ADC_ConfigureBoostMode+0x144>
 8002d72:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8002d76:	d029      	beq.n	8002dcc <ADC_ConfigureBoostMode+0x118>
 8002d78:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8002d7c:	d83c      	bhi.n	8002df8 <ADC_ConfigureBoostMode+0x144>
 8002d7e:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8002d82:	d01a      	beq.n	8002dba <ADC_ConfigureBoostMode+0x106>
 8002d84:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8002d88:	d836      	bhi.n	8002df8 <ADC_ConfigureBoostMode+0x144>
 8002d8a:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8002d8e:	d014      	beq.n	8002dba <ADC_ConfigureBoostMode+0x106>
 8002d90:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8002d94:	d830      	bhi.n	8002df8 <ADC_ConfigureBoostMode+0x144>
 8002d96:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002d9a:	d00e      	beq.n	8002dba <ADC_ConfigureBoostMode+0x106>
 8002d9c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002da0:	d82a      	bhi.n	8002df8 <ADC_ConfigureBoostMode+0x144>
 8002da2:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002da6:	d008      	beq.n	8002dba <ADC_ConfigureBoostMode+0x106>
 8002da8:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002dac:	d824      	bhi.n	8002df8 <ADC_ConfigureBoostMode+0x144>
 8002dae:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002db2:	d002      	beq.n	8002dba <ADC_ConfigureBoostMode+0x106>
 8002db4:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002db8:	d11e      	bne.n	8002df8 <ADC_ConfigureBoostMode+0x144>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	0c9b      	lsrs	r3, r3, #18
 8002dc0:	005b      	lsls	r3, r3, #1
 8002dc2:	68fa      	ldr	r2, [r7, #12]
 8002dc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dc8:	60fb      	str	r3, [r7, #12]
        break;
 8002dca:	e016      	b.n	8002dfa <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	091b      	lsrs	r3, r3, #4
 8002dd0:	60fb      	str	r3, [r7, #12]
        break;
 8002dd2:	e012      	b.n	8002dfa <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	095b      	lsrs	r3, r3, #5
 8002dd8:	60fb      	str	r3, [r7, #12]
        break;
 8002dda:	e00e      	b.n	8002dfa <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	099b      	lsrs	r3, r3, #6
 8002de0:	60fb      	str	r3, [r7, #12]
        break;
 8002de2:	e00a      	b.n	8002dfa <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	09db      	lsrs	r3, r3, #7
 8002de8:	60fb      	str	r3, [r7, #12]
        break;
 8002dea:	e006      	b.n	8002dfa <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	0a1b      	lsrs	r3, r3, #8
 8002df0:	60fb      	str	r3, [r7, #12]
        break;
 8002df2:	e002      	b.n	8002dfa <ADC_ConfigureBoostMode+0x146>
        break;
 8002df4:	bf00      	nop
 8002df6:	e000      	b.n	8002dfa <ADC_ConfigureBoostMode+0x146>
      default:
        break;
 8002df8:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8002dfa:	f7fe fe75 	bl	8001ae8 <HAL_GetREVID>
 8002dfe:	4603      	mov	r3, r0
 8002e00:	f241 0203 	movw	r2, #4099	; 0x1003
 8002e04:	4293      	cmp	r3, r2
 8002e06:	d815      	bhi.n	8002e34 <ADC_ConfigureBoostMode+0x180>
  {
    if (freq > 20000000UL)
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	4a2b      	ldr	r2, [pc, #172]	; (8002eb8 <ADC_ConfigureBoostMode+0x204>)
 8002e0c:	4293      	cmp	r3, r2
 8002e0e:	d908      	bls.n	8002e22 <ADC_ConfigureBoostMode+0x16e>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	689a      	ldr	r2, [r3, #8]
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002e1e:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8002e20:	e03e      	b.n	8002ea0 <ADC_ConfigureBoostMode+0x1ec>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	689a      	ldr	r2, [r3, #8]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002e30:	609a      	str	r2, [r3, #8]
}
 8002e32:	e035      	b.n	8002ea0 <ADC_ConfigureBoostMode+0x1ec>
    freq /= 2U; /* divider by 2 for Rev.V */
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	085b      	lsrs	r3, r3, #1
 8002e38:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	4a1f      	ldr	r2, [pc, #124]	; (8002ebc <ADC_ConfigureBoostMode+0x208>)
 8002e3e:	4293      	cmp	r3, r2
 8002e40:	d808      	bhi.n	8002e54 <ADC_ConfigureBoostMode+0x1a0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	689a      	ldr	r2, [r3, #8]
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002e50:	609a      	str	r2, [r3, #8]
}
 8002e52:	e025      	b.n	8002ea0 <ADC_ConfigureBoostMode+0x1ec>
    else if (freq <= 12500000UL)
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	4a1a      	ldr	r2, [pc, #104]	; (8002ec0 <ADC_ConfigureBoostMode+0x20c>)
 8002e58:	4293      	cmp	r3, r2
 8002e5a:	d80a      	bhi.n	8002e72 <ADC_ConfigureBoostMode+0x1be>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	689b      	ldr	r3, [r3, #8]
 8002e62:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002e6e:	609a      	str	r2, [r3, #8]
}
 8002e70:	e016      	b.n	8002ea0 <ADC_ConfigureBoostMode+0x1ec>
    else if (freq <= 25000000UL)
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	4a13      	ldr	r2, [pc, #76]	; (8002ec4 <ADC_ConfigureBoostMode+0x210>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d80a      	bhi.n	8002e90 <ADC_ConfigureBoostMode+0x1dc>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	689b      	ldr	r3, [r3, #8]
 8002e80:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e8c:	609a      	str	r2, [r3, #8]
}
 8002e8e:	e007      	b.n	8002ea0 <ADC_ConfigureBoostMode+0x1ec>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	689a      	ldr	r2, [r3, #8]
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8002e9e:	609a      	str	r2, [r3, #8]
}
 8002ea0:	bf00      	nop
 8002ea2:	3710      	adds	r7, #16
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	bd80      	pop	{r7, pc}
 8002ea8:	40022000 	.word	0x40022000
 8002eac:	40022100 	.word	0x40022100
 8002eb0:	40022300 	.word	0x40022300
 8002eb4:	58026300 	.word	0x58026300
 8002eb8:	01312d00 	.word	0x01312d00
 8002ebc:	005f5e10 	.word	0x005f5e10
 8002ec0:	00bebc20 	.word	0x00bebc20
 8002ec4:	017d7840 	.word	0x017d7840

08002ec8 <LL_ADC_IsEnabled>:
{
 8002ec8:	b480      	push	{r7}
 8002eca:	b083      	sub	sp, #12
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	689b      	ldr	r3, [r3, #8]
 8002ed4:	f003 0301 	and.w	r3, r3, #1
 8002ed8:	2b01      	cmp	r3, #1
 8002eda:	d101      	bne.n	8002ee0 <LL_ADC_IsEnabled+0x18>
 8002edc:	2301      	movs	r3, #1
 8002ede:	e000      	b.n	8002ee2 <LL_ADC_IsEnabled+0x1a>
 8002ee0:	2300      	movs	r3, #0
}
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	370c      	adds	r7, #12
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eec:	4770      	bx	lr

08002eee <LL_ADC_REG_IsConversionOngoing>:
{
 8002eee:	b480      	push	{r7}
 8002ef0:	b083      	sub	sp, #12
 8002ef2:	af00      	add	r7, sp, #0
 8002ef4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	689b      	ldr	r3, [r3, #8]
 8002efa:	f003 0304 	and.w	r3, r3, #4
 8002efe:	2b04      	cmp	r3, #4
 8002f00:	d101      	bne.n	8002f06 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002f02:	2301      	movs	r3, #1
 8002f04:	e000      	b.n	8002f08 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002f06:	2300      	movs	r3, #0
}
 8002f08:	4618      	mov	r0, r3
 8002f0a:	370c      	adds	r7, #12
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f12:	4770      	bx	lr

08002f14 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8002f14:	b590      	push	{r4, r7, lr}
 8002f16:	b09f      	sub	sp, #124	; 0x7c
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
 8002f1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002f2a:	2b01      	cmp	r3, #1
 8002f2c:	d101      	bne.n	8002f32 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002f2e:	2302      	movs	r3, #2
 8002f30:	e0be      	b.n	80030b0 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2201      	movs	r2, #1
 8002f36:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	65fb      	str	r3, [r7, #92]	; 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8002f3e:	2300      	movs	r3, #0
 8002f40:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4a5c      	ldr	r2, [pc, #368]	; (80030b8 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002f48:	4293      	cmp	r3, r2
 8002f4a:	d102      	bne.n	8002f52 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002f4c:	4b5b      	ldr	r3, [pc, #364]	; (80030bc <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002f4e:	60bb      	str	r3, [r7, #8]
 8002f50:	e001      	b.n	8002f56 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002f52:	2300      	movs	r3, #0
 8002f54:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8002f56:	68bb      	ldr	r3, [r7, #8]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d10b      	bne.n	8002f74 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f60:	f043 0220 	orr.w	r2, r3, #32
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8002f70:	2301      	movs	r3, #1
 8002f72:	e09d      	b.n	80030b0 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8002f74:	68bb      	ldr	r3, [r7, #8]
 8002f76:	4618      	mov	r0, r3
 8002f78:	f7ff ffb9 	bl	8002eee <LL_ADC_REG_IsConversionOngoing>
 8002f7c:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4618      	mov	r0, r3
 8002f84:	f7ff ffb3 	bl	8002eee <LL_ADC_REG_IsConversionOngoing>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d17f      	bne.n	800308e <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8002f8e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d17c      	bne.n	800308e <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4a47      	ldr	r2, [pc, #284]	; (80030b8 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d004      	beq.n	8002fa8 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4a46      	ldr	r2, [pc, #280]	; (80030bc <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002fa4:	4293      	cmp	r3, r2
 8002fa6:	d101      	bne.n	8002fac <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8002fa8:	4b45      	ldr	r3, [pc, #276]	; (80030c0 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8002faa:	e000      	b.n	8002fae <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8002fac:	4b45      	ldr	r3, [pc, #276]	; (80030c4 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8002fae:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d039      	beq.n	800302c <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8002fb8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002fba:	689b      	ldr	r3, [r3, #8]
 8002fbc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	685b      	ldr	r3, [r3, #4]
 8002fc4:	431a      	orrs	r2, r3
 8002fc6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002fc8:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	4a3a      	ldr	r2, [pc, #232]	; (80030b8 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002fd0:	4293      	cmp	r3, r2
 8002fd2:	d004      	beq.n	8002fde <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4a38      	ldr	r2, [pc, #224]	; (80030bc <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d10e      	bne.n	8002ffc <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8002fde:	4836      	ldr	r0, [pc, #216]	; (80030b8 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002fe0:	f7ff ff72 	bl	8002ec8 <LL_ADC_IsEnabled>
 8002fe4:	4604      	mov	r4, r0
 8002fe6:	4835      	ldr	r0, [pc, #212]	; (80030bc <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002fe8:	f7ff ff6e 	bl	8002ec8 <LL_ADC_IsEnabled>
 8002fec:	4603      	mov	r3, r0
 8002fee:	4323      	orrs	r3, r4
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	bf0c      	ite	eq
 8002ff4:	2301      	moveq	r3, #1
 8002ff6:	2300      	movne	r3, #0
 8002ff8:	b2db      	uxtb	r3, r3
 8002ffa:	e008      	b.n	800300e <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8002ffc:	4832      	ldr	r0, [pc, #200]	; (80030c8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8002ffe:	f7ff ff63 	bl	8002ec8 <LL_ADC_IsEnabled>
 8003002:	4603      	mov	r3, r0
 8003004:	2b00      	cmp	r3, #0
 8003006:	bf0c      	ite	eq
 8003008:	2301      	moveq	r3, #1
 800300a:	2300      	movne	r3, #0
 800300c:	b2db      	uxtb	r3, r3
 800300e:	2b00      	cmp	r3, #0
 8003010:	d047      	beq.n	80030a2 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003012:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003014:	689a      	ldr	r2, [r3, #8]
 8003016:	4b2d      	ldr	r3, [pc, #180]	; (80030cc <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8003018:	4013      	ands	r3, r2
 800301a:	683a      	ldr	r2, [r7, #0]
 800301c:	6811      	ldr	r1, [r2, #0]
 800301e:	683a      	ldr	r2, [r7, #0]
 8003020:	6892      	ldr	r2, [r2, #8]
 8003022:	430a      	orrs	r2, r1
 8003024:	431a      	orrs	r2, r3
 8003026:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003028:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800302a:	e03a      	b.n	80030a2 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 800302c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800302e:	689b      	ldr	r3, [r3, #8]
 8003030:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003034:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003036:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4a1e      	ldr	r2, [pc, #120]	; (80030b8 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800303e:	4293      	cmp	r3, r2
 8003040:	d004      	beq.n	800304c <HAL_ADCEx_MultiModeConfigChannel+0x138>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4a1d      	ldr	r2, [pc, #116]	; (80030bc <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003048:	4293      	cmp	r3, r2
 800304a:	d10e      	bne.n	800306a <HAL_ADCEx_MultiModeConfigChannel+0x156>
 800304c:	481a      	ldr	r0, [pc, #104]	; (80030b8 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800304e:	f7ff ff3b 	bl	8002ec8 <LL_ADC_IsEnabled>
 8003052:	4604      	mov	r4, r0
 8003054:	4819      	ldr	r0, [pc, #100]	; (80030bc <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003056:	f7ff ff37 	bl	8002ec8 <LL_ADC_IsEnabled>
 800305a:	4603      	mov	r3, r0
 800305c:	4323      	orrs	r3, r4
 800305e:	2b00      	cmp	r3, #0
 8003060:	bf0c      	ite	eq
 8003062:	2301      	moveq	r3, #1
 8003064:	2300      	movne	r3, #0
 8003066:	b2db      	uxtb	r3, r3
 8003068:	e008      	b.n	800307c <HAL_ADCEx_MultiModeConfigChannel+0x168>
 800306a:	4817      	ldr	r0, [pc, #92]	; (80030c8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 800306c:	f7ff ff2c 	bl	8002ec8 <LL_ADC_IsEnabled>
 8003070:	4603      	mov	r3, r0
 8003072:	2b00      	cmp	r3, #0
 8003074:	bf0c      	ite	eq
 8003076:	2301      	moveq	r3, #1
 8003078:	2300      	movne	r3, #0
 800307a:	b2db      	uxtb	r3, r3
 800307c:	2b00      	cmp	r3, #0
 800307e:	d010      	beq.n	80030a2 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003080:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003082:	689a      	ldr	r2, [r3, #8]
 8003084:	4b11      	ldr	r3, [pc, #68]	; (80030cc <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8003086:	4013      	ands	r3, r2
 8003088:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800308a:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800308c:	e009      	b.n	80030a2 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003092:	f043 0220 	orr.w	r2, r3, #32
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800309a:	2301      	movs	r3, #1
 800309c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 80030a0:	e000      	b.n	80030a4 <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80030a2:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2200      	movs	r2, #0
 80030a8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80030ac:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 80030b0:	4618      	mov	r0, r3
 80030b2:	377c      	adds	r7, #124	; 0x7c
 80030b4:	46bd      	mov	sp, r7
 80030b6:	bd90      	pop	{r4, r7, pc}
 80030b8:	40022000 	.word	0x40022000
 80030bc:	40022100 	.word	0x40022100
 80030c0:	40022300 	.word	0x40022300
 80030c4:	58026300 	.word	0x58026300
 80030c8:	58026000 	.word	0x58026000
 80030cc:	fffff0e0 	.word	0xfffff0e0

080030d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030d0:	b480      	push	{r7}
 80030d2:	b085      	sub	sp, #20
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	f003 0307 	and.w	r3, r3, #7
 80030de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80030e0:	4b0b      	ldr	r3, [pc, #44]	; (8003110 <__NVIC_SetPriorityGrouping+0x40>)
 80030e2:	68db      	ldr	r3, [r3, #12]
 80030e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80030e6:	68ba      	ldr	r2, [r7, #8]
 80030e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80030ec:	4013      	ands	r3, r2
 80030ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80030f4:	68bb      	ldr	r3, [r7, #8]
 80030f6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80030f8:	4b06      	ldr	r3, [pc, #24]	; (8003114 <__NVIC_SetPriorityGrouping+0x44>)
 80030fa:	4313      	orrs	r3, r2
 80030fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80030fe:	4a04      	ldr	r2, [pc, #16]	; (8003110 <__NVIC_SetPriorityGrouping+0x40>)
 8003100:	68bb      	ldr	r3, [r7, #8]
 8003102:	60d3      	str	r3, [r2, #12]
}
 8003104:	bf00      	nop
 8003106:	3714      	adds	r7, #20
 8003108:	46bd      	mov	sp, r7
 800310a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310e:	4770      	bx	lr
 8003110:	e000ed00 	.word	0xe000ed00
 8003114:	05fa0000 	.word	0x05fa0000

08003118 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003118:	b480      	push	{r7}
 800311a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800311c:	4b04      	ldr	r3, [pc, #16]	; (8003130 <__NVIC_GetPriorityGrouping+0x18>)
 800311e:	68db      	ldr	r3, [r3, #12]
 8003120:	0a1b      	lsrs	r3, r3, #8
 8003122:	f003 0307 	and.w	r3, r3, #7
}
 8003126:	4618      	mov	r0, r3
 8003128:	46bd      	mov	sp, r7
 800312a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312e:	4770      	bx	lr
 8003130:	e000ed00 	.word	0xe000ed00

08003134 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003134:	b480      	push	{r7}
 8003136:	b083      	sub	sp, #12
 8003138:	af00      	add	r7, sp, #0
 800313a:	4603      	mov	r3, r0
 800313c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800313e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003142:	2b00      	cmp	r3, #0
 8003144:	db0b      	blt.n	800315e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003146:	88fb      	ldrh	r3, [r7, #6]
 8003148:	f003 021f 	and.w	r2, r3, #31
 800314c:	4907      	ldr	r1, [pc, #28]	; (800316c <__NVIC_EnableIRQ+0x38>)
 800314e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003152:	095b      	lsrs	r3, r3, #5
 8003154:	2001      	movs	r0, #1
 8003156:	fa00 f202 	lsl.w	r2, r0, r2
 800315a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800315e:	bf00      	nop
 8003160:	370c      	adds	r7, #12
 8003162:	46bd      	mov	sp, r7
 8003164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003168:	4770      	bx	lr
 800316a:	bf00      	nop
 800316c:	e000e100 	.word	0xe000e100

08003170 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003170:	b480      	push	{r7}
 8003172:	b083      	sub	sp, #12
 8003174:	af00      	add	r7, sp, #0
 8003176:	4603      	mov	r3, r0
 8003178:	6039      	str	r1, [r7, #0]
 800317a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800317c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003180:	2b00      	cmp	r3, #0
 8003182:	db0a      	blt.n	800319a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	b2da      	uxtb	r2, r3
 8003188:	490c      	ldr	r1, [pc, #48]	; (80031bc <__NVIC_SetPriority+0x4c>)
 800318a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800318e:	0112      	lsls	r2, r2, #4
 8003190:	b2d2      	uxtb	r2, r2
 8003192:	440b      	add	r3, r1
 8003194:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003198:	e00a      	b.n	80031b0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	b2da      	uxtb	r2, r3
 800319e:	4908      	ldr	r1, [pc, #32]	; (80031c0 <__NVIC_SetPriority+0x50>)
 80031a0:	88fb      	ldrh	r3, [r7, #6]
 80031a2:	f003 030f 	and.w	r3, r3, #15
 80031a6:	3b04      	subs	r3, #4
 80031a8:	0112      	lsls	r2, r2, #4
 80031aa:	b2d2      	uxtb	r2, r2
 80031ac:	440b      	add	r3, r1
 80031ae:	761a      	strb	r2, [r3, #24]
}
 80031b0:	bf00      	nop
 80031b2:	370c      	adds	r7, #12
 80031b4:	46bd      	mov	sp, r7
 80031b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ba:	4770      	bx	lr
 80031bc:	e000e100 	.word	0xe000e100
 80031c0:	e000ed00 	.word	0xe000ed00

080031c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80031c4:	b480      	push	{r7}
 80031c6:	b089      	sub	sp, #36	; 0x24
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	60f8      	str	r0, [r7, #12]
 80031cc:	60b9      	str	r1, [r7, #8]
 80031ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	f003 0307 	and.w	r3, r3, #7
 80031d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80031d8:	69fb      	ldr	r3, [r7, #28]
 80031da:	f1c3 0307 	rsb	r3, r3, #7
 80031de:	2b04      	cmp	r3, #4
 80031e0:	bf28      	it	cs
 80031e2:	2304      	movcs	r3, #4
 80031e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80031e6:	69fb      	ldr	r3, [r7, #28]
 80031e8:	3304      	adds	r3, #4
 80031ea:	2b06      	cmp	r3, #6
 80031ec:	d902      	bls.n	80031f4 <NVIC_EncodePriority+0x30>
 80031ee:	69fb      	ldr	r3, [r7, #28]
 80031f0:	3b03      	subs	r3, #3
 80031f2:	e000      	b.n	80031f6 <NVIC_EncodePriority+0x32>
 80031f4:	2300      	movs	r3, #0
 80031f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031f8:	f04f 32ff 	mov.w	r2, #4294967295
 80031fc:	69bb      	ldr	r3, [r7, #24]
 80031fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003202:	43da      	mvns	r2, r3
 8003204:	68bb      	ldr	r3, [r7, #8]
 8003206:	401a      	ands	r2, r3
 8003208:	697b      	ldr	r3, [r7, #20]
 800320a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800320c:	f04f 31ff 	mov.w	r1, #4294967295
 8003210:	697b      	ldr	r3, [r7, #20]
 8003212:	fa01 f303 	lsl.w	r3, r1, r3
 8003216:	43d9      	mvns	r1, r3
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800321c:	4313      	orrs	r3, r2
         );
}
 800321e:	4618      	mov	r0, r3
 8003220:	3724      	adds	r7, #36	; 0x24
 8003222:	46bd      	mov	sp, r7
 8003224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003228:	4770      	bx	lr
	...

0800322c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b082      	sub	sp, #8
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	3b01      	subs	r3, #1
 8003238:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800323c:	d301      	bcc.n	8003242 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800323e:	2301      	movs	r3, #1
 8003240:	e00f      	b.n	8003262 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003242:	4a0a      	ldr	r2, [pc, #40]	; (800326c <SysTick_Config+0x40>)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	3b01      	subs	r3, #1
 8003248:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800324a:	210f      	movs	r1, #15
 800324c:	f04f 30ff 	mov.w	r0, #4294967295
 8003250:	f7ff ff8e 	bl	8003170 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003254:	4b05      	ldr	r3, [pc, #20]	; (800326c <SysTick_Config+0x40>)
 8003256:	2200      	movs	r2, #0
 8003258:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800325a:	4b04      	ldr	r3, [pc, #16]	; (800326c <SysTick_Config+0x40>)
 800325c:	2207      	movs	r2, #7
 800325e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003260:	2300      	movs	r3, #0
}
 8003262:	4618      	mov	r0, r3
 8003264:	3708      	adds	r7, #8
 8003266:	46bd      	mov	sp, r7
 8003268:	bd80      	pop	{r7, pc}
 800326a:	bf00      	nop
 800326c:	e000e010 	.word	0xe000e010

08003270 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b082      	sub	sp, #8
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003278:	6878      	ldr	r0, [r7, #4]
 800327a:	f7ff ff29 	bl	80030d0 <__NVIC_SetPriorityGrouping>
}
 800327e:	bf00      	nop
 8003280:	3708      	adds	r7, #8
 8003282:	46bd      	mov	sp, r7
 8003284:	bd80      	pop	{r7, pc}

08003286 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003286:	b580      	push	{r7, lr}
 8003288:	b086      	sub	sp, #24
 800328a:	af00      	add	r7, sp, #0
 800328c:	4603      	mov	r3, r0
 800328e:	60b9      	str	r1, [r7, #8]
 8003290:	607a      	str	r2, [r7, #4]
 8003292:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003294:	f7ff ff40 	bl	8003118 <__NVIC_GetPriorityGrouping>
 8003298:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800329a:	687a      	ldr	r2, [r7, #4]
 800329c:	68b9      	ldr	r1, [r7, #8]
 800329e:	6978      	ldr	r0, [r7, #20]
 80032a0:	f7ff ff90 	bl	80031c4 <NVIC_EncodePriority>
 80032a4:	4602      	mov	r2, r0
 80032a6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80032aa:	4611      	mov	r1, r2
 80032ac:	4618      	mov	r0, r3
 80032ae:	f7ff ff5f 	bl	8003170 <__NVIC_SetPriority>
}
 80032b2:	bf00      	nop
 80032b4:	3718      	adds	r7, #24
 80032b6:	46bd      	mov	sp, r7
 80032b8:	bd80      	pop	{r7, pc}

080032ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032ba:	b580      	push	{r7, lr}
 80032bc:	b082      	sub	sp, #8
 80032be:	af00      	add	r7, sp, #0
 80032c0:	4603      	mov	r3, r0
 80032c2:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80032c4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80032c8:	4618      	mov	r0, r3
 80032ca:	f7ff ff33 	bl	8003134 <__NVIC_EnableIRQ>
}
 80032ce:	bf00      	nop
 80032d0:	3708      	adds	r7, #8
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bd80      	pop	{r7, pc}

080032d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80032d6:	b580      	push	{r7, lr}
 80032d8:	b082      	sub	sp, #8
 80032da:	af00      	add	r7, sp, #0
 80032dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80032de:	6878      	ldr	r0, [r7, #4]
 80032e0:	f7ff ffa4 	bl	800322c <SysTick_Config>
 80032e4:	4603      	mov	r3, r0
}
 80032e6:	4618      	mov	r0, r3
 80032e8:	3708      	adds	r7, #8
 80032ea:	46bd      	mov	sp, r7
 80032ec:	bd80      	pop	{r7, pc}
	...

080032f0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b086      	sub	sp, #24
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80032f8:	f7fe fbea 	bl	8001ad0 <HAL_GetTick>
 80032fc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d101      	bne.n	8003308 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8003304:	2301      	movs	r3, #1
 8003306:	e316      	b.n	8003936 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4a66      	ldr	r2, [pc, #408]	; (80034a8 <HAL_DMA_Init+0x1b8>)
 800330e:	4293      	cmp	r3, r2
 8003310:	d04a      	beq.n	80033a8 <HAL_DMA_Init+0xb8>
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	4a65      	ldr	r2, [pc, #404]	; (80034ac <HAL_DMA_Init+0x1bc>)
 8003318:	4293      	cmp	r3, r2
 800331a:	d045      	beq.n	80033a8 <HAL_DMA_Init+0xb8>
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	4a63      	ldr	r2, [pc, #396]	; (80034b0 <HAL_DMA_Init+0x1c0>)
 8003322:	4293      	cmp	r3, r2
 8003324:	d040      	beq.n	80033a8 <HAL_DMA_Init+0xb8>
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	4a62      	ldr	r2, [pc, #392]	; (80034b4 <HAL_DMA_Init+0x1c4>)
 800332c:	4293      	cmp	r3, r2
 800332e:	d03b      	beq.n	80033a8 <HAL_DMA_Init+0xb8>
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4a60      	ldr	r2, [pc, #384]	; (80034b8 <HAL_DMA_Init+0x1c8>)
 8003336:	4293      	cmp	r3, r2
 8003338:	d036      	beq.n	80033a8 <HAL_DMA_Init+0xb8>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	4a5f      	ldr	r2, [pc, #380]	; (80034bc <HAL_DMA_Init+0x1cc>)
 8003340:	4293      	cmp	r3, r2
 8003342:	d031      	beq.n	80033a8 <HAL_DMA_Init+0xb8>
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	4a5d      	ldr	r2, [pc, #372]	; (80034c0 <HAL_DMA_Init+0x1d0>)
 800334a:	4293      	cmp	r3, r2
 800334c:	d02c      	beq.n	80033a8 <HAL_DMA_Init+0xb8>
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	4a5c      	ldr	r2, [pc, #368]	; (80034c4 <HAL_DMA_Init+0x1d4>)
 8003354:	4293      	cmp	r3, r2
 8003356:	d027      	beq.n	80033a8 <HAL_DMA_Init+0xb8>
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	4a5a      	ldr	r2, [pc, #360]	; (80034c8 <HAL_DMA_Init+0x1d8>)
 800335e:	4293      	cmp	r3, r2
 8003360:	d022      	beq.n	80033a8 <HAL_DMA_Init+0xb8>
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4a59      	ldr	r2, [pc, #356]	; (80034cc <HAL_DMA_Init+0x1dc>)
 8003368:	4293      	cmp	r3, r2
 800336a:	d01d      	beq.n	80033a8 <HAL_DMA_Init+0xb8>
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	4a57      	ldr	r2, [pc, #348]	; (80034d0 <HAL_DMA_Init+0x1e0>)
 8003372:	4293      	cmp	r3, r2
 8003374:	d018      	beq.n	80033a8 <HAL_DMA_Init+0xb8>
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	4a56      	ldr	r2, [pc, #344]	; (80034d4 <HAL_DMA_Init+0x1e4>)
 800337c:	4293      	cmp	r3, r2
 800337e:	d013      	beq.n	80033a8 <HAL_DMA_Init+0xb8>
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	4a54      	ldr	r2, [pc, #336]	; (80034d8 <HAL_DMA_Init+0x1e8>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d00e      	beq.n	80033a8 <HAL_DMA_Init+0xb8>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	4a53      	ldr	r2, [pc, #332]	; (80034dc <HAL_DMA_Init+0x1ec>)
 8003390:	4293      	cmp	r3, r2
 8003392:	d009      	beq.n	80033a8 <HAL_DMA_Init+0xb8>
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4a51      	ldr	r2, [pc, #324]	; (80034e0 <HAL_DMA_Init+0x1f0>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d004      	beq.n	80033a8 <HAL_DMA_Init+0xb8>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	4a50      	ldr	r2, [pc, #320]	; (80034e4 <HAL_DMA_Init+0x1f4>)
 80033a4:	4293      	cmp	r3, r2
 80033a6:	d101      	bne.n	80033ac <HAL_DMA_Init+0xbc>
 80033a8:	2301      	movs	r3, #1
 80033aa:	e000      	b.n	80033ae <HAL_DMA_Init+0xbe>
 80033ac:	2300      	movs	r3, #0
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	f000 813b 	beq.w	800362a <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2202      	movs	r2, #2
 80033b8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2200      	movs	r2, #0
 80033c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4a37      	ldr	r2, [pc, #220]	; (80034a8 <HAL_DMA_Init+0x1b8>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d04a      	beq.n	8003464 <HAL_DMA_Init+0x174>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4a36      	ldr	r2, [pc, #216]	; (80034ac <HAL_DMA_Init+0x1bc>)
 80033d4:	4293      	cmp	r3, r2
 80033d6:	d045      	beq.n	8003464 <HAL_DMA_Init+0x174>
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a34      	ldr	r2, [pc, #208]	; (80034b0 <HAL_DMA_Init+0x1c0>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d040      	beq.n	8003464 <HAL_DMA_Init+0x174>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4a33      	ldr	r2, [pc, #204]	; (80034b4 <HAL_DMA_Init+0x1c4>)
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d03b      	beq.n	8003464 <HAL_DMA_Init+0x174>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a31      	ldr	r2, [pc, #196]	; (80034b8 <HAL_DMA_Init+0x1c8>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d036      	beq.n	8003464 <HAL_DMA_Init+0x174>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4a30      	ldr	r2, [pc, #192]	; (80034bc <HAL_DMA_Init+0x1cc>)
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d031      	beq.n	8003464 <HAL_DMA_Init+0x174>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a2e      	ldr	r2, [pc, #184]	; (80034c0 <HAL_DMA_Init+0x1d0>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d02c      	beq.n	8003464 <HAL_DMA_Init+0x174>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4a2d      	ldr	r2, [pc, #180]	; (80034c4 <HAL_DMA_Init+0x1d4>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d027      	beq.n	8003464 <HAL_DMA_Init+0x174>
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a2b      	ldr	r2, [pc, #172]	; (80034c8 <HAL_DMA_Init+0x1d8>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d022      	beq.n	8003464 <HAL_DMA_Init+0x174>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4a2a      	ldr	r2, [pc, #168]	; (80034cc <HAL_DMA_Init+0x1dc>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d01d      	beq.n	8003464 <HAL_DMA_Init+0x174>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a28      	ldr	r2, [pc, #160]	; (80034d0 <HAL_DMA_Init+0x1e0>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d018      	beq.n	8003464 <HAL_DMA_Init+0x174>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	4a27      	ldr	r2, [pc, #156]	; (80034d4 <HAL_DMA_Init+0x1e4>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d013      	beq.n	8003464 <HAL_DMA_Init+0x174>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4a25      	ldr	r2, [pc, #148]	; (80034d8 <HAL_DMA_Init+0x1e8>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d00e      	beq.n	8003464 <HAL_DMA_Init+0x174>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a24      	ldr	r2, [pc, #144]	; (80034dc <HAL_DMA_Init+0x1ec>)
 800344c:	4293      	cmp	r3, r2
 800344e:	d009      	beq.n	8003464 <HAL_DMA_Init+0x174>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a22      	ldr	r2, [pc, #136]	; (80034e0 <HAL_DMA_Init+0x1f0>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d004      	beq.n	8003464 <HAL_DMA_Init+0x174>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	4a21      	ldr	r2, [pc, #132]	; (80034e4 <HAL_DMA_Init+0x1f4>)
 8003460:	4293      	cmp	r3, r2
 8003462:	d108      	bne.n	8003476 <HAL_DMA_Init+0x186>
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	681a      	ldr	r2, [r3, #0]
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f022 0201 	bic.w	r2, r2, #1
 8003472:	601a      	str	r2, [r3, #0]
 8003474:	e007      	b.n	8003486 <HAL_DMA_Init+0x196>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	681a      	ldr	r2, [r3, #0]
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f022 0201 	bic.w	r2, r2, #1
 8003484:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003486:	e02f      	b.n	80034e8 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003488:	f7fe fb22 	bl	8001ad0 <HAL_GetTick>
 800348c:	4602      	mov	r2, r0
 800348e:	693b      	ldr	r3, [r7, #16]
 8003490:	1ad3      	subs	r3, r2, r3
 8003492:	2b05      	cmp	r3, #5
 8003494:	d928      	bls.n	80034e8 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2220      	movs	r2, #32
 800349a:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2203      	movs	r2, #3
 80034a0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 80034a4:	2301      	movs	r3, #1
 80034a6:	e246      	b.n	8003936 <HAL_DMA_Init+0x646>
 80034a8:	40020010 	.word	0x40020010
 80034ac:	40020028 	.word	0x40020028
 80034b0:	40020040 	.word	0x40020040
 80034b4:	40020058 	.word	0x40020058
 80034b8:	40020070 	.word	0x40020070
 80034bc:	40020088 	.word	0x40020088
 80034c0:	400200a0 	.word	0x400200a0
 80034c4:	400200b8 	.word	0x400200b8
 80034c8:	40020410 	.word	0x40020410
 80034cc:	40020428 	.word	0x40020428
 80034d0:	40020440 	.word	0x40020440
 80034d4:	40020458 	.word	0x40020458
 80034d8:	40020470 	.word	0x40020470
 80034dc:	40020488 	.word	0x40020488
 80034e0:	400204a0 	.word	0x400204a0
 80034e4:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f003 0301 	and.w	r3, r3, #1
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d1c8      	bne.n	8003488 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80034fe:	697a      	ldr	r2, [r7, #20]
 8003500:	4b83      	ldr	r3, [pc, #524]	; (8003710 <HAL_DMA_Init+0x420>)
 8003502:	4013      	ands	r3, r2
 8003504:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800350e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	691b      	ldr	r3, [r3, #16]
 8003514:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800351a:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	699b      	ldr	r3, [r3, #24]
 8003520:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003526:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6a1b      	ldr	r3, [r3, #32]
 800352c:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800352e:	697a      	ldr	r2, [r7, #20]
 8003530:	4313      	orrs	r3, r2
 8003532:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003538:	2b04      	cmp	r3, #4
 800353a:	d107      	bne.n	800354c <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003544:	4313      	orrs	r3, r2
 8003546:	697a      	ldr	r2, [r7, #20]
 8003548:	4313      	orrs	r3, r2
 800354a:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 800354c:	4b71      	ldr	r3, [pc, #452]	; (8003714 <HAL_DMA_Init+0x424>)
 800354e:	681a      	ldr	r2, [r3, #0]
 8003550:	4b71      	ldr	r3, [pc, #452]	; (8003718 <HAL_DMA_Init+0x428>)
 8003552:	4013      	ands	r3, r2
 8003554:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003558:	d328      	bcc.n	80035ac <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	2b28      	cmp	r3, #40	; 0x28
 8003560:	d903      	bls.n	800356a <HAL_DMA_Init+0x27a>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	2b2e      	cmp	r3, #46	; 0x2e
 8003568:	d917      	bls.n	800359a <HAL_DMA_Init+0x2aa>
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	2b3e      	cmp	r3, #62	; 0x3e
 8003570:	d903      	bls.n	800357a <HAL_DMA_Init+0x28a>
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	2b42      	cmp	r3, #66	; 0x42
 8003578:	d90f      	bls.n	800359a <HAL_DMA_Init+0x2aa>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	2b46      	cmp	r3, #70	; 0x46
 8003580:	d903      	bls.n	800358a <HAL_DMA_Init+0x29a>
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	685b      	ldr	r3, [r3, #4]
 8003586:	2b48      	cmp	r3, #72	; 0x48
 8003588:	d907      	bls.n	800359a <HAL_DMA_Init+0x2aa>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	2b4e      	cmp	r3, #78	; 0x4e
 8003590:	d905      	bls.n	800359e <HAL_DMA_Init+0x2ae>
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	2b52      	cmp	r3, #82	; 0x52
 8003598:	d801      	bhi.n	800359e <HAL_DMA_Init+0x2ae>
 800359a:	2301      	movs	r3, #1
 800359c:	e000      	b.n	80035a0 <HAL_DMA_Init+0x2b0>
 800359e:	2300      	movs	r3, #0
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d003      	beq.n	80035ac <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 80035a4:	697b      	ldr	r3, [r7, #20]
 80035a6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80035aa:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	697a      	ldr	r2, [r7, #20]
 80035b2:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	695b      	ldr	r3, [r3, #20]
 80035ba:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80035bc:	697b      	ldr	r3, [r7, #20]
 80035be:	f023 0307 	bic.w	r3, r3, #7
 80035c2:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035c8:	697a      	ldr	r2, [r7, #20]
 80035ca:	4313      	orrs	r3, r2
 80035cc:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035d2:	2b04      	cmp	r3, #4
 80035d4:	d117      	bne.n	8003606 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035da:	697a      	ldr	r2, [r7, #20]
 80035dc:	4313      	orrs	r3, r2
 80035de:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d00e      	beq.n	8003606 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80035e8:	6878      	ldr	r0, [r7, #4]
 80035ea:	f001 fc09 	bl	8004e00 <DMA_CheckFifoParam>
 80035ee:	4603      	mov	r3, r0
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d008      	beq.n	8003606 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2240      	movs	r2, #64	; 0x40
 80035f8:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2201      	movs	r2, #1
 80035fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8003602:	2301      	movs	r3, #1
 8003604:	e197      	b.n	8003936 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	697a      	ldr	r2, [r7, #20]
 800360c:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800360e:	6878      	ldr	r0, [r7, #4]
 8003610:	f001 fb44 	bl	8004c9c <DMA_CalcBaseAndBitshift>
 8003614:	4603      	mov	r3, r0
 8003616:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800361c:	f003 031f 	and.w	r3, r3, #31
 8003620:	223f      	movs	r2, #63	; 0x3f
 8003622:	409a      	lsls	r2, r3
 8003624:	68bb      	ldr	r3, [r7, #8]
 8003626:	609a      	str	r2, [r3, #8]
 8003628:	e0cd      	b.n	80037c6 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4a3b      	ldr	r2, [pc, #236]	; (800371c <HAL_DMA_Init+0x42c>)
 8003630:	4293      	cmp	r3, r2
 8003632:	d022      	beq.n	800367a <HAL_DMA_Init+0x38a>
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	4a39      	ldr	r2, [pc, #228]	; (8003720 <HAL_DMA_Init+0x430>)
 800363a:	4293      	cmp	r3, r2
 800363c:	d01d      	beq.n	800367a <HAL_DMA_Init+0x38a>
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4a38      	ldr	r2, [pc, #224]	; (8003724 <HAL_DMA_Init+0x434>)
 8003644:	4293      	cmp	r3, r2
 8003646:	d018      	beq.n	800367a <HAL_DMA_Init+0x38a>
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4a36      	ldr	r2, [pc, #216]	; (8003728 <HAL_DMA_Init+0x438>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d013      	beq.n	800367a <HAL_DMA_Init+0x38a>
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4a35      	ldr	r2, [pc, #212]	; (800372c <HAL_DMA_Init+0x43c>)
 8003658:	4293      	cmp	r3, r2
 800365a:	d00e      	beq.n	800367a <HAL_DMA_Init+0x38a>
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	4a33      	ldr	r2, [pc, #204]	; (8003730 <HAL_DMA_Init+0x440>)
 8003662:	4293      	cmp	r3, r2
 8003664:	d009      	beq.n	800367a <HAL_DMA_Init+0x38a>
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	4a32      	ldr	r2, [pc, #200]	; (8003734 <HAL_DMA_Init+0x444>)
 800366c:	4293      	cmp	r3, r2
 800366e:	d004      	beq.n	800367a <HAL_DMA_Init+0x38a>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	4a30      	ldr	r2, [pc, #192]	; (8003738 <HAL_DMA_Init+0x448>)
 8003676:	4293      	cmp	r3, r2
 8003678:	d101      	bne.n	800367e <HAL_DMA_Init+0x38e>
 800367a:	2301      	movs	r3, #1
 800367c:	e000      	b.n	8003680 <HAL_DMA_Init+0x390>
 800367e:	2300      	movs	r3, #0
 8003680:	2b00      	cmp	r3, #0
 8003682:	f000 8097 	beq.w	80037b4 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4a24      	ldr	r2, [pc, #144]	; (800371c <HAL_DMA_Init+0x42c>)
 800368c:	4293      	cmp	r3, r2
 800368e:	d021      	beq.n	80036d4 <HAL_DMA_Init+0x3e4>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4a22      	ldr	r2, [pc, #136]	; (8003720 <HAL_DMA_Init+0x430>)
 8003696:	4293      	cmp	r3, r2
 8003698:	d01c      	beq.n	80036d4 <HAL_DMA_Init+0x3e4>
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	4a21      	ldr	r2, [pc, #132]	; (8003724 <HAL_DMA_Init+0x434>)
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d017      	beq.n	80036d4 <HAL_DMA_Init+0x3e4>
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a1f      	ldr	r2, [pc, #124]	; (8003728 <HAL_DMA_Init+0x438>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d012      	beq.n	80036d4 <HAL_DMA_Init+0x3e4>
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	4a1e      	ldr	r2, [pc, #120]	; (800372c <HAL_DMA_Init+0x43c>)
 80036b4:	4293      	cmp	r3, r2
 80036b6:	d00d      	beq.n	80036d4 <HAL_DMA_Init+0x3e4>
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4a1c      	ldr	r2, [pc, #112]	; (8003730 <HAL_DMA_Init+0x440>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d008      	beq.n	80036d4 <HAL_DMA_Init+0x3e4>
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4a1b      	ldr	r2, [pc, #108]	; (8003734 <HAL_DMA_Init+0x444>)
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d003      	beq.n	80036d4 <HAL_DMA_Init+0x3e4>
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4a19      	ldr	r2, [pc, #100]	; (8003738 <HAL_DMA_Init+0x448>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2202      	movs	r2, #2
 80036da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2200      	movs	r2, #0
 80036e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80036ee:	697a      	ldr	r2, [r7, #20]
 80036f0:	4b12      	ldr	r3, [pc, #72]	; (800373c <HAL_DMA_Init+0x44c>)
 80036f2:	4013      	ands	r3, r2
 80036f4:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	689b      	ldr	r3, [r3, #8]
 80036fa:	2b40      	cmp	r3, #64	; 0x40
 80036fc:	d020      	beq.n	8003740 <HAL_DMA_Init+0x450>
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	689b      	ldr	r3, [r3, #8]
 8003702:	2b80      	cmp	r3, #128	; 0x80
 8003704:	d102      	bne.n	800370c <HAL_DMA_Init+0x41c>
 8003706:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800370a:	e01a      	b.n	8003742 <HAL_DMA_Init+0x452>
 800370c:	2300      	movs	r3, #0
 800370e:	e018      	b.n	8003742 <HAL_DMA_Init+0x452>
 8003710:	fe10803f 	.word	0xfe10803f
 8003714:	5c001000 	.word	0x5c001000
 8003718:	ffff0000 	.word	0xffff0000
 800371c:	58025408 	.word	0x58025408
 8003720:	5802541c 	.word	0x5802541c
 8003724:	58025430 	.word	0x58025430
 8003728:	58025444 	.word	0x58025444
 800372c:	58025458 	.word	0x58025458
 8003730:	5802546c 	.word	0x5802546c
 8003734:	58025480 	.word	0x58025480
 8003738:	58025494 	.word	0x58025494
 800373c:	fffe000f 	.word	0xfffe000f
 8003740:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003742:	687a      	ldr	r2, [r7, #4]
 8003744:	68d2      	ldr	r2, [r2, #12]
 8003746:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003748:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	691b      	ldr	r3, [r3, #16]
 800374e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003750:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	695b      	ldr	r3, [r3, #20]
 8003756:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003758:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	699b      	ldr	r3, [r3, #24]
 800375e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003760:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	69db      	ldr	r3, [r3, #28]
 8003766:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003768:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6a1b      	ldr	r3, [r3, #32]
 800376e:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003770:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003772:	697a      	ldr	r2, [r7, #20]
 8003774:	4313      	orrs	r3, r2
 8003776:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	697a      	ldr	r2, [r7, #20]
 800377e:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	461a      	mov	r2, r3
 8003786:	4b6e      	ldr	r3, [pc, #440]	; (8003940 <HAL_DMA_Init+0x650>)
 8003788:	4413      	add	r3, r2
 800378a:	4a6e      	ldr	r2, [pc, #440]	; (8003944 <HAL_DMA_Init+0x654>)
 800378c:	fba2 2303 	umull	r2, r3, r2, r3
 8003790:	091b      	lsrs	r3, r3, #4
 8003792:	009a      	lsls	r2, r3, #2
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003798:	6878      	ldr	r0, [r7, #4]
 800379a:	f001 fa7f 	bl	8004c9c <DMA_CalcBaseAndBitshift>
 800379e:	4603      	mov	r3, r0
 80037a0:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037a6:	f003 031f 	and.w	r3, r3, #31
 80037aa:	2201      	movs	r2, #1
 80037ac:	409a      	lsls	r2, r3
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	605a      	str	r2, [r3, #4]
 80037b2:	e008      	b.n	80037c6 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2240      	movs	r2, #64	; 0x40
 80037b8:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2203      	movs	r2, #3
 80037be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 80037c2:	2301      	movs	r3, #1
 80037c4:	e0b7      	b.n	8003936 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4a5f      	ldr	r2, [pc, #380]	; (8003948 <HAL_DMA_Init+0x658>)
 80037cc:	4293      	cmp	r3, r2
 80037ce:	d072      	beq.n	80038b6 <HAL_DMA_Init+0x5c6>
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4a5d      	ldr	r2, [pc, #372]	; (800394c <HAL_DMA_Init+0x65c>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d06d      	beq.n	80038b6 <HAL_DMA_Init+0x5c6>
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4a5c      	ldr	r2, [pc, #368]	; (8003950 <HAL_DMA_Init+0x660>)
 80037e0:	4293      	cmp	r3, r2
 80037e2:	d068      	beq.n	80038b6 <HAL_DMA_Init+0x5c6>
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	4a5a      	ldr	r2, [pc, #360]	; (8003954 <HAL_DMA_Init+0x664>)
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d063      	beq.n	80038b6 <HAL_DMA_Init+0x5c6>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	4a59      	ldr	r2, [pc, #356]	; (8003958 <HAL_DMA_Init+0x668>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d05e      	beq.n	80038b6 <HAL_DMA_Init+0x5c6>
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a57      	ldr	r2, [pc, #348]	; (800395c <HAL_DMA_Init+0x66c>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d059      	beq.n	80038b6 <HAL_DMA_Init+0x5c6>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4a56      	ldr	r2, [pc, #344]	; (8003960 <HAL_DMA_Init+0x670>)
 8003808:	4293      	cmp	r3, r2
 800380a:	d054      	beq.n	80038b6 <HAL_DMA_Init+0x5c6>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4a54      	ldr	r2, [pc, #336]	; (8003964 <HAL_DMA_Init+0x674>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d04f      	beq.n	80038b6 <HAL_DMA_Init+0x5c6>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	4a53      	ldr	r2, [pc, #332]	; (8003968 <HAL_DMA_Init+0x678>)
 800381c:	4293      	cmp	r3, r2
 800381e:	d04a      	beq.n	80038b6 <HAL_DMA_Init+0x5c6>
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a51      	ldr	r2, [pc, #324]	; (800396c <HAL_DMA_Init+0x67c>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d045      	beq.n	80038b6 <HAL_DMA_Init+0x5c6>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4a50      	ldr	r2, [pc, #320]	; (8003970 <HAL_DMA_Init+0x680>)
 8003830:	4293      	cmp	r3, r2
 8003832:	d040      	beq.n	80038b6 <HAL_DMA_Init+0x5c6>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4a4e      	ldr	r2, [pc, #312]	; (8003974 <HAL_DMA_Init+0x684>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d03b      	beq.n	80038b6 <HAL_DMA_Init+0x5c6>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4a4d      	ldr	r2, [pc, #308]	; (8003978 <HAL_DMA_Init+0x688>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d036      	beq.n	80038b6 <HAL_DMA_Init+0x5c6>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a4b      	ldr	r2, [pc, #300]	; (800397c <HAL_DMA_Init+0x68c>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d031      	beq.n	80038b6 <HAL_DMA_Init+0x5c6>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4a4a      	ldr	r2, [pc, #296]	; (8003980 <HAL_DMA_Init+0x690>)
 8003858:	4293      	cmp	r3, r2
 800385a:	d02c      	beq.n	80038b6 <HAL_DMA_Init+0x5c6>
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a48      	ldr	r2, [pc, #288]	; (8003984 <HAL_DMA_Init+0x694>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d027      	beq.n	80038b6 <HAL_DMA_Init+0x5c6>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	4a47      	ldr	r2, [pc, #284]	; (8003988 <HAL_DMA_Init+0x698>)
 800386c:	4293      	cmp	r3, r2
 800386e:	d022      	beq.n	80038b6 <HAL_DMA_Init+0x5c6>
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	4a45      	ldr	r2, [pc, #276]	; (800398c <HAL_DMA_Init+0x69c>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d01d      	beq.n	80038b6 <HAL_DMA_Init+0x5c6>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4a44      	ldr	r2, [pc, #272]	; (8003990 <HAL_DMA_Init+0x6a0>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d018      	beq.n	80038b6 <HAL_DMA_Init+0x5c6>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a42      	ldr	r2, [pc, #264]	; (8003994 <HAL_DMA_Init+0x6a4>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d013      	beq.n	80038b6 <HAL_DMA_Init+0x5c6>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4a41      	ldr	r2, [pc, #260]	; (8003998 <HAL_DMA_Init+0x6a8>)
 8003894:	4293      	cmp	r3, r2
 8003896:	d00e      	beq.n	80038b6 <HAL_DMA_Init+0x5c6>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	4a3f      	ldr	r2, [pc, #252]	; (800399c <HAL_DMA_Init+0x6ac>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d009      	beq.n	80038b6 <HAL_DMA_Init+0x5c6>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4a3e      	ldr	r2, [pc, #248]	; (80039a0 <HAL_DMA_Init+0x6b0>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d004      	beq.n	80038b6 <HAL_DMA_Init+0x5c6>
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a3c      	ldr	r2, [pc, #240]	; (80039a4 <HAL_DMA_Init+0x6b4>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d101      	bne.n	80038ba <HAL_DMA_Init+0x5ca>
 80038b6:	2301      	movs	r3, #1
 80038b8:	e000      	b.n	80038bc <HAL_DMA_Init+0x5cc>
 80038ba:	2300      	movs	r3, #0
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d032      	beq.n	8003926 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80038c0:	6878      	ldr	r0, [r7, #4]
 80038c2:	f001 fb19 	bl	8004ef8 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	689b      	ldr	r3, [r3, #8]
 80038ca:	2b80      	cmp	r3, #128	; 0x80
 80038cc:	d102      	bne.n	80038d4 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2200      	movs	r2, #0
 80038d2:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	685a      	ldr	r2, [r3, #4]
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038dc:	b2d2      	uxtb	r2, r2
 80038de:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80038e4:	687a      	ldr	r2, [r7, #4]
 80038e6:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80038e8:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	685b      	ldr	r3, [r3, #4]
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d010      	beq.n	8003914 <HAL_DMA_Init+0x624>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	685b      	ldr	r3, [r3, #4]
 80038f6:	2b08      	cmp	r3, #8
 80038f8:	d80c      	bhi.n	8003914 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80038fa:	6878      	ldr	r0, [r7, #4]
 80038fc:	f001 fb96 	bl	800502c <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003904:	2200      	movs	r2, #0
 8003906:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800390c:	687a      	ldr	r2, [r7, #4]
 800390e:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8003910:	605a      	str	r2, [r3, #4]
 8003912:	e008      	b.n	8003926 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2200      	movs	r2, #0
 8003918:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2200      	movs	r2, #0
 800391e:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2200      	movs	r2, #0
 8003924:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2200      	movs	r2, #0
 800392a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2201      	movs	r2, #1
 8003930:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003934:	2300      	movs	r3, #0
}
 8003936:	4618      	mov	r0, r3
 8003938:	3718      	adds	r7, #24
 800393a:	46bd      	mov	sp, r7
 800393c:	bd80      	pop	{r7, pc}
 800393e:	bf00      	nop
 8003940:	a7fdabf8 	.word	0xa7fdabf8
 8003944:	cccccccd 	.word	0xcccccccd
 8003948:	40020010 	.word	0x40020010
 800394c:	40020028 	.word	0x40020028
 8003950:	40020040 	.word	0x40020040
 8003954:	40020058 	.word	0x40020058
 8003958:	40020070 	.word	0x40020070
 800395c:	40020088 	.word	0x40020088
 8003960:	400200a0 	.word	0x400200a0
 8003964:	400200b8 	.word	0x400200b8
 8003968:	40020410 	.word	0x40020410
 800396c:	40020428 	.word	0x40020428
 8003970:	40020440 	.word	0x40020440
 8003974:	40020458 	.word	0x40020458
 8003978:	40020470 	.word	0x40020470
 800397c:	40020488 	.word	0x40020488
 8003980:	400204a0 	.word	0x400204a0
 8003984:	400204b8 	.word	0x400204b8
 8003988:	58025408 	.word	0x58025408
 800398c:	5802541c 	.word	0x5802541c
 8003990:	58025430 	.word	0x58025430
 8003994:	58025444 	.word	0x58025444
 8003998:	58025458 	.word	0x58025458
 800399c:	5802546c 	.word	0x5802546c
 80039a0:	58025480 	.word	0x58025480
 80039a4:	58025494 	.word	0x58025494

080039a8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b086      	sub	sp, #24
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	60f8      	str	r0, [r7, #12]
 80039b0:	60b9      	str	r1, [r7, #8]
 80039b2:	607a      	str	r2, [r7, #4]
 80039b4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80039b6:	2300      	movs	r3, #0
 80039b8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d101      	bne.n	80039c4 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 80039c0:	2301      	movs	r3, #1
 80039c2:	e226      	b.n	8003e12 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80039ca:	2b01      	cmp	r3, #1
 80039cc:	d101      	bne.n	80039d2 <HAL_DMA_Start_IT+0x2a>
 80039ce:	2302      	movs	r3, #2
 80039d0:	e21f      	b.n	8003e12 <HAL_DMA_Start_IT+0x46a>
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	2201      	movs	r2, #1
 80039d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80039e0:	b2db      	uxtb	r3, r3
 80039e2:	2b01      	cmp	r3, #1
 80039e4:	f040 820a 	bne.w	8003dfc <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	2202      	movs	r2, #2
 80039ec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	2200      	movs	r2, #0
 80039f4:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	4a68      	ldr	r2, [pc, #416]	; (8003b9c <HAL_DMA_Start_IT+0x1f4>)
 80039fc:	4293      	cmp	r3, r2
 80039fe:	d04a      	beq.n	8003a96 <HAL_DMA_Start_IT+0xee>
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4a66      	ldr	r2, [pc, #408]	; (8003ba0 <HAL_DMA_Start_IT+0x1f8>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d045      	beq.n	8003a96 <HAL_DMA_Start_IT+0xee>
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	4a65      	ldr	r2, [pc, #404]	; (8003ba4 <HAL_DMA_Start_IT+0x1fc>)
 8003a10:	4293      	cmp	r3, r2
 8003a12:	d040      	beq.n	8003a96 <HAL_DMA_Start_IT+0xee>
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4a63      	ldr	r2, [pc, #396]	; (8003ba8 <HAL_DMA_Start_IT+0x200>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d03b      	beq.n	8003a96 <HAL_DMA_Start_IT+0xee>
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4a62      	ldr	r2, [pc, #392]	; (8003bac <HAL_DMA_Start_IT+0x204>)
 8003a24:	4293      	cmp	r3, r2
 8003a26:	d036      	beq.n	8003a96 <HAL_DMA_Start_IT+0xee>
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4a60      	ldr	r2, [pc, #384]	; (8003bb0 <HAL_DMA_Start_IT+0x208>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d031      	beq.n	8003a96 <HAL_DMA_Start_IT+0xee>
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4a5f      	ldr	r2, [pc, #380]	; (8003bb4 <HAL_DMA_Start_IT+0x20c>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d02c      	beq.n	8003a96 <HAL_DMA_Start_IT+0xee>
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4a5d      	ldr	r2, [pc, #372]	; (8003bb8 <HAL_DMA_Start_IT+0x210>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d027      	beq.n	8003a96 <HAL_DMA_Start_IT+0xee>
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4a5c      	ldr	r2, [pc, #368]	; (8003bbc <HAL_DMA_Start_IT+0x214>)
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d022      	beq.n	8003a96 <HAL_DMA_Start_IT+0xee>
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a5a      	ldr	r2, [pc, #360]	; (8003bc0 <HAL_DMA_Start_IT+0x218>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d01d      	beq.n	8003a96 <HAL_DMA_Start_IT+0xee>
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4a59      	ldr	r2, [pc, #356]	; (8003bc4 <HAL_DMA_Start_IT+0x21c>)
 8003a60:	4293      	cmp	r3, r2
 8003a62:	d018      	beq.n	8003a96 <HAL_DMA_Start_IT+0xee>
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4a57      	ldr	r2, [pc, #348]	; (8003bc8 <HAL_DMA_Start_IT+0x220>)
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d013      	beq.n	8003a96 <HAL_DMA_Start_IT+0xee>
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4a56      	ldr	r2, [pc, #344]	; (8003bcc <HAL_DMA_Start_IT+0x224>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d00e      	beq.n	8003a96 <HAL_DMA_Start_IT+0xee>
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4a54      	ldr	r2, [pc, #336]	; (8003bd0 <HAL_DMA_Start_IT+0x228>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d009      	beq.n	8003a96 <HAL_DMA_Start_IT+0xee>
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4a53      	ldr	r2, [pc, #332]	; (8003bd4 <HAL_DMA_Start_IT+0x22c>)
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d004      	beq.n	8003a96 <HAL_DMA_Start_IT+0xee>
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4a51      	ldr	r2, [pc, #324]	; (8003bd8 <HAL_DMA_Start_IT+0x230>)
 8003a92:	4293      	cmp	r3, r2
 8003a94:	d108      	bne.n	8003aa8 <HAL_DMA_Start_IT+0x100>
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	681a      	ldr	r2, [r3, #0]
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f022 0201 	bic.w	r2, r2, #1
 8003aa4:	601a      	str	r2, [r3, #0]
 8003aa6:	e007      	b.n	8003ab8 <HAL_DMA_Start_IT+0x110>
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	681a      	ldr	r2, [r3, #0]
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f022 0201 	bic.w	r2, r2, #1
 8003ab6:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	687a      	ldr	r2, [r7, #4]
 8003abc:	68b9      	ldr	r1, [r7, #8]
 8003abe:	68f8      	ldr	r0, [r7, #12]
 8003ac0:	f000 ff40 	bl	8004944 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4a34      	ldr	r2, [pc, #208]	; (8003b9c <HAL_DMA_Start_IT+0x1f4>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d04a      	beq.n	8003b64 <HAL_DMA_Start_IT+0x1bc>
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	4a33      	ldr	r2, [pc, #204]	; (8003ba0 <HAL_DMA_Start_IT+0x1f8>)
 8003ad4:	4293      	cmp	r3, r2
 8003ad6:	d045      	beq.n	8003b64 <HAL_DMA_Start_IT+0x1bc>
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4a31      	ldr	r2, [pc, #196]	; (8003ba4 <HAL_DMA_Start_IT+0x1fc>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d040      	beq.n	8003b64 <HAL_DMA_Start_IT+0x1bc>
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	4a30      	ldr	r2, [pc, #192]	; (8003ba8 <HAL_DMA_Start_IT+0x200>)
 8003ae8:	4293      	cmp	r3, r2
 8003aea:	d03b      	beq.n	8003b64 <HAL_DMA_Start_IT+0x1bc>
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	4a2e      	ldr	r2, [pc, #184]	; (8003bac <HAL_DMA_Start_IT+0x204>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d036      	beq.n	8003b64 <HAL_DMA_Start_IT+0x1bc>
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	4a2d      	ldr	r2, [pc, #180]	; (8003bb0 <HAL_DMA_Start_IT+0x208>)
 8003afc:	4293      	cmp	r3, r2
 8003afe:	d031      	beq.n	8003b64 <HAL_DMA_Start_IT+0x1bc>
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4a2b      	ldr	r2, [pc, #172]	; (8003bb4 <HAL_DMA_Start_IT+0x20c>)
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d02c      	beq.n	8003b64 <HAL_DMA_Start_IT+0x1bc>
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	4a2a      	ldr	r2, [pc, #168]	; (8003bb8 <HAL_DMA_Start_IT+0x210>)
 8003b10:	4293      	cmp	r3, r2
 8003b12:	d027      	beq.n	8003b64 <HAL_DMA_Start_IT+0x1bc>
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	4a28      	ldr	r2, [pc, #160]	; (8003bbc <HAL_DMA_Start_IT+0x214>)
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	d022      	beq.n	8003b64 <HAL_DMA_Start_IT+0x1bc>
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	4a27      	ldr	r2, [pc, #156]	; (8003bc0 <HAL_DMA_Start_IT+0x218>)
 8003b24:	4293      	cmp	r3, r2
 8003b26:	d01d      	beq.n	8003b64 <HAL_DMA_Start_IT+0x1bc>
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4a25      	ldr	r2, [pc, #148]	; (8003bc4 <HAL_DMA_Start_IT+0x21c>)
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d018      	beq.n	8003b64 <HAL_DMA_Start_IT+0x1bc>
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	4a24      	ldr	r2, [pc, #144]	; (8003bc8 <HAL_DMA_Start_IT+0x220>)
 8003b38:	4293      	cmp	r3, r2
 8003b3a:	d013      	beq.n	8003b64 <HAL_DMA_Start_IT+0x1bc>
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	4a22      	ldr	r2, [pc, #136]	; (8003bcc <HAL_DMA_Start_IT+0x224>)
 8003b42:	4293      	cmp	r3, r2
 8003b44:	d00e      	beq.n	8003b64 <HAL_DMA_Start_IT+0x1bc>
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	4a21      	ldr	r2, [pc, #132]	; (8003bd0 <HAL_DMA_Start_IT+0x228>)
 8003b4c:	4293      	cmp	r3, r2
 8003b4e:	d009      	beq.n	8003b64 <HAL_DMA_Start_IT+0x1bc>
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	4a1f      	ldr	r2, [pc, #124]	; (8003bd4 <HAL_DMA_Start_IT+0x22c>)
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d004      	beq.n	8003b64 <HAL_DMA_Start_IT+0x1bc>
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	4a1e      	ldr	r2, [pc, #120]	; (8003bd8 <HAL_DMA_Start_IT+0x230>)
 8003b60:	4293      	cmp	r3, r2
 8003b62:	d101      	bne.n	8003b68 <HAL_DMA_Start_IT+0x1c0>
 8003b64:	2301      	movs	r3, #1
 8003b66:	e000      	b.n	8003b6a <HAL_DMA_Start_IT+0x1c2>
 8003b68:	2300      	movs	r3, #0
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d036      	beq.n	8003bdc <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f023 021e 	bic.w	r2, r3, #30
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f042 0216 	orr.w	r2, r2, #22
 8003b80:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d03e      	beq.n	8003c08 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	681a      	ldr	r2, [r3, #0]
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f042 0208 	orr.w	r2, r2, #8
 8003b98:	601a      	str	r2, [r3, #0]
 8003b9a:	e035      	b.n	8003c08 <HAL_DMA_Start_IT+0x260>
 8003b9c:	40020010 	.word	0x40020010
 8003ba0:	40020028 	.word	0x40020028
 8003ba4:	40020040 	.word	0x40020040
 8003ba8:	40020058 	.word	0x40020058
 8003bac:	40020070 	.word	0x40020070
 8003bb0:	40020088 	.word	0x40020088
 8003bb4:	400200a0 	.word	0x400200a0
 8003bb8:	400200b8 	.word	0x400200b8
 8003bbc:	40020410 	.word	0x40020410
 8003bc0:	40020428 	.word	0x40020428
 8003bc4:	40020440 	.word	0x40020440
 8003bc8:	40020458 	.word	0x40020458
 8003bcc:	40020470 	.word	0x40020470
 8003bd0:	40020488 	.word	0x40020488
 8003bd4:	400204a0 	.word	0x400204a0
 8003bd8:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f023 020e 	bic.w	r2, r3, #14
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f042 020a 	orr.w	r2, r2, #10
 8003bee:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d007      	beq.n	8003c08 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	681a      	ldr	r2, [r3, #0]
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f042 0204 	orr.w	r2, r2, #4
 8003c06:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	4a83      	ldr	r2, [pc, #524]	; (8003e1c <HAL_DMA_Start_IT+0x474>)
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	d072      	beq.n	8003cf8 <HAL_DMA_Start_IT+0x350>
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	4a82      	ldr	r2, [pc, #520]	; (8003e20 <HAL_DMA_Start_IT+0x478>)
 8003c18:	4293      	cmp	r3, r2
 8003c1a:	d06d      	beq.n	8003cf8 <HAL_DMA_Start_IT+0x350>
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	4a80      	ldr	r2, [pc, #512]	; (8003e24 <HAL_DMA_Start_IT+0x47c>)
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d068      	beq.n	8003cf8 <HAL_DMA_Start_IT+0x350>
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4a7f      	ldr	r2, [pc, #508]	; (8003e28 <HAL_DMA_Start_IT+0x480>)
 8003c2c:	4293      	cmp	r3, r2
 8003c2e:	d063      	beq.n	8003cf8 <HAL_DMA_Start_IT+0x350>
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	4a7d      	ldr	r2, [pc, #500]	; (8003e2c <HAL_DMA_Start_IT+0x484>)
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d05e      	beq.n	8003cf8 <HAL_DMA_Start_IT+0x350>
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	4a7c      	ldr	r2, [pc, #496]	; (8003e30 <HAL_DMA_Start_IT+0x488>)
 8003c40:	4293      	cmp	r3, r2
 8003c42:	d059      	beq.n	8003cf8 <HAL_DMA_Start_IT+0x350>
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4a7a      	ldr	r2, [pc, #488]	; (8003e34 <HAL_DMA_Start_IT+0x48c>)
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d054      	beq.n	8003cf8 <HAL_DMA_Start_IT+0x350>
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	4a79      	ldr	r2, [pc, #484]	; (8003e38 <HAL_DMA_Start_IT+0x490>)
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d04f      	beq.n	8003cf8 <HAL_DMA_Start_IT+0x350>
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	4a77      	ldr	r2, [pc, #476]	; (8003e3c <HAL_DMA_Start_IT+0x494>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d04a      	beq.n	8003cf8 <HAL_DMA_Start_IT+0x350>
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	4a76      	ldr	r2, [pc, #472]	; (8003e40 <HAL_DMA_Start_IT+0x498>)
 8003c68:	4293      	cmp	r3, r2
 8003c6a:	d045      	beq.n	8003cf8 <HAL_DMA_Start_IT+0x350>
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	4a74      	ldr	r2, [pc, #464]	; (8003e44 <HAL_DMA_Start_IT+0x49c>)
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d040      	beq.n	8003cf8 <HAL_DMA_Start_IT+0x350>
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4a73      	ldr	r2, [pc, #460]	; (8003e48 <HAL_DMA_Start_IT+0x4a0>)
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d03b      	beq.n	8003cf8 <HAL_DMA_Start_IT+0x350>
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4a71      	ldr	r2, [pc, #452]	; (8003e4c <HAL_DMA_Start_IT+0x4a4>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d036      	beq.n	8003cf8 <HAL_DMA_Start_IT+0x350>
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	4a70      	ldr	r2, [pc, #448]	; (8003e50 <HAL_DMA_Start_IT+0x4a8>)
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d031      	beq.n	8003cf8 <HAL_DMA_Start_IT+0x350>
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	4a6e      	ldr	r2, [pc, #440]	; (8003e54 <HAL_DMA_Start_IT+0x4ac>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d02c      	beq.n	8003cf8 <HAL_DMA_Start_IT+0x350>
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	4a6d      	ldr	r2, [pc, #436]	; (8003e58 <HAL_DMA_Start_IT+0x4b0>)
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d027      	beq.n	8003cf8 <HAL_DMA_Start_IT+0x350>
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4a6b      	ldr	r2, [pc, #428]	; (8003e5c <HAL_DMA_Start_IT+0x4b4>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d022      	beq.n	8003cf8 <HAL_DMA_Start_IT+0x350>
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	4a6a      	ldr	r2, [pc, #424]	; (8003e60 <HAL_DMA_Start_IT+0x4b8>)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d01d      	beq.n	8003cf8 <HAL_DMA_Start_IT+0x350>
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4a68      	ldr	r2, [pc, #416]	; (8003e64 <HAL_DMA_Start_IT+0x4bc>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d018      	beq.n	8003cf8 <HAL_DMA_Start_IT+0x350>
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4a67      	ldr	r2, [pc, #412]	; (8003e68 <HAL_DMA_Start_IT+0x4c0>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d013      	beq.n	8003cf8 <HAL_DMA_Start_IT+0x350>
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	4a65      	ldr	r2, [pc, #404]	; (8003e6c <HAL_DMA_Start_IT+0x4c4>)
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d00e      	beq.n	8003cf8 <HAL_DMA_Start_IT+0x350>
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	4a64      	ldr	r2, [pc, #400]	; (8003e70 <HAL_DMA_Start_IT+0x4c8>)
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d009      	beq.n	8003cf8 <HAL_DMA_Start_IT+0x350>
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	4a62      	ldr	r2, [pc, #392]	; (8003e74 <HAL_DMA_Start_IT+0x4cc>)
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d004      	beq.n	8003cf8 <HAL_DMA_Start_IT+0x350>
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	4a61      	ldr	r2, [pc, #388]	; (8003e78 <HAL_DMA_Start_IT+0x4d0>)
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d101      	bne.n	8003cfc <HAL_DMA_Start_IT+0x354>
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	e000      	b.n	8003cfe <HAL_DMA_Start_IT+0x356>
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d01a      	beq.n	8003d38 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d007      	beq.n	8003d20 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d14:	681a      	ldr	r2, [r3, #0]
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d1a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003d1e:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d007      	beq.n	8003d38 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003d2c:	681a      	ldr	r2, [r3, #0]
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003d32:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003d36:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4a37      	ldr	r2, [pc, #220]	; (8003e1c <HAL_DMA_Start_IT+0x474>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d04a      	beq.n	8003dd8 <HAL_DMA_Start_IT+0x430>
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4a36      	ldr	r2, [pc, #216]	; (8003e20 <HAL_DMA_Start_IT+0x478>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d045      	beq.n	8003dd8 <HAL_DMA_Start_IT+0x430>
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4a34      	ldr	r2, [pc, #208]	; (8003e24 <HAL_DMA_Start_IT+0x47c>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d040      	beq.n	8003dd8 <HAL_DMA_Start_IT+0x430>
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	4a33      	ldr	r2, [pc, #204]	; (8003e28 <HAL_DMA_Start_IT+0x480>)
 8003d5c:	4293      	cmp	r3, r2
 8003d5e:	d03b      	beq.n	8003dd8 <HAL_DMA_Start_IT+0x430>
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4a31      	ldr	r2, [pc, #196]	; (8003e2c <HAL_DMA_Start_IT+0x484>)
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d036      	beq.n	8003dd8 <HAL_DMA_Start_IT+0x430>
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4a30      	ldr	r2, [pc, #192]	; (8003e30 <HAL_DMA_Start_IT+0x488>)
 8003d70:	4293      	cmp	r3, r2
 8003d72:	d031      	beq.n	8003dd8 <HAL_DMA_Start_IT+0x430>
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4a2e      	ldr	r2, [pc, #184]	; (8003e34 <HAL_DMA_Start_IT+0x48c>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d02c      	beq.n	8003dd8 <HAL_DMA_Start_IT+0x430>
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	4a2d      	ldr	r2, [pc, #180]	; (8003e38 <HAL_DMA_Start_IT+0x490>)
 8003d84:	4293      	cmp	r3, r2
 8003d86:	d027      	beq.n	8003dd8 <HAL_DMA_Start_IT+0x430>
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	4a2b      	ldr	r2, [pc, #172]	; (8003e3c <HAL_DMA_Start_IT+0x494>)
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d022      	beq.n	8003dd8 <HAL_DMA_Start_IT+0x430>
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	4a2a      	ldr	r2, [pc, #168]	; (8003e40 <HAL_DMA_Start_IT+0x498>)
 8003d98:	4293      	cmp	r3, r2
 8003d9a:	d01d      	beq.n	8003dd8 <HAL_DMA_Start_IT+0x430>
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4a28      	ldr	r2, [pc, #160]	; (8003e44 <HAL_DMA_Start_IT+0x49c>)
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d018      	beq.n	8003dd8 <HAL_DMA_Start_IT+0x430>
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	4a27      	ldr	r2, [pc, #156]	; (8003e48 <HAL_DMA_Start_IT+0x4a0>)
 8003dac:	4293      	cmp	r3, r2
 8003dae:	d013      	beq.n	8003dd8 <HAL_DMA_Start_IT+0x430>
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4a25      	ldr	r2, [pc, #148]	; (8003e4c <HAL_DMA_Start_IT+0x4a4>)
 8003db6:	4293      	cmp	r3, r2
 8003db8:	d00e      	beq.n	8003dd8 <HAL_DMA_Start_IT+0x430>
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	4a24      	ldr	r2, [pc, #144]	; (8003e50 <HAL_DMA_Start_IT+0x4a8>)
 8003dc0:	4293      	cmp	r3, r2
 8003dc2:	d009      	beq.n	8003dd8 <HAL_DMA_Start_IT+0x430>
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	4a22      	ldr	r2, [pc, #136]	; (8003e54 <HAL_DMA_Start_IT+0x4ac>)
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d004      	beq.n	8003dd8 <HAL_DMA_Start_IT+0x430>
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4a21      	ldr	r2, [pc, #132]	; (8003e58 <HAL_DMA_Start_IT+0x4b0>)
 8003dd4:	4293      	cmp	r3, r2
 8003dd6:	d108      	bne.n	8003dea <HAL_DMA_Start_IT+0x442>
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	681a      	ldr	r2, [r3, #0]
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f042 0201 	orr.w	r2, r2, #1
 8003de6:	601a      	str	r2, [r3, #0]
 8003de8:	e012      	b.n	8003e10 <HAL_DMA_Start_IT+0x468>
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	681a      	ldr	r2, [r3, #0]
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f042 0201 	orr.w	r2, r2, #1
 8003df8:	601a      	str	r2, [r3, #0]
 8003dfa:	e009      	b.n	8003e10 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003e02:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	2200      	movs	r2, #0
 8003e08:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8003e10:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e12:	4618      	mov	r0, r3
 8003e14:	3718      	adds	r7, #24
 8003e16:	46bd      	mov	sp, r7
 8003e18:	bd80      	pop	{r7, pc}
 8003e1a:	bf00      	nop
 8003e1c:	40020010 	.word	0x40020010
 8003e20:	40020028 	.word	0x40020028
 8003e24:	40020040 	.word	0x40020040
 8003e28:	40020058 	.word	0x40020058
 8003e2c:	40020070 	.word	0x40020070
 8003e30:	40020088 	.word	0x40020088
 8003e34:	400200a0 	.word	0x400200a0
 8003e38:	400200b8 	.word	0x400200b8
 8003e3c:	40020410 	.word	0x40020410
 8003e40:	40020428 	.word	0x40020428
 8003e44:	40020440 	.word	0x40020440
 8003e48:	40020458 	.word	0x40020458
 8003e4c:	40020470 	.word	0x40020470
 8003e50:	40020488 	.word	0x40020488
 8003e54:	400204a0 	.word	0x400204a0
 8003e58:	400204b8 	.word	0x400204b8
 8003e5c:	58025408 	.word	0x58025408
 8003e60:	5802541c 	.word	0x5802541c
 8003e64:	58025430 	.word	0x58025430
 8003e68:	58025444 	.word	0x58025444
 8003e6c:	58025458 	.word	0x58025458
 8003e70:	5802546c 	.word	0x5802546c
 8003e74:	58025480 	.word	0x58025480
 8003e78:	58025494 	.word	0x58025494

08003e7c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b086      	sub	sp, #24
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8003e84:	f7fd fe24 	bl	8001ad0 <HAL_GetTick>
 8003e88:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d101      	bne.n	8003e94 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8003e90:	2301      	movs	r3, #1
 8003e92:	e2dc      	b.n	800444e <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003e9a:	b2db      	uxtb	r3, r3
 8003e9c:	2b02      	cmp	r3, #2
 8003e9e:	d008      	beq.n	8003eb2 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2280      	movs	r2, #128	; 0x80
 8003ea4:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 8003eae:	2301      	movs	r3, #1
 8003eb0:	e2cd      	b.n	800444e <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	4a76      	ldr	r2, [pc, #472]	; (8004090 <HAL_DMA_Abort+0x214>)
 8003eb8:	4293      	cmp	r3, r2
 8003eba:	d04a      	beq.n	8003f52 <HAL_DMA_Abort+0xd6>
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	4a74      	ldr	r2, [pc, #464]	; (8004094 <HAL_DMA_Abort+0x218>)
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	d045      	beq.n	8003f52 <HAL_DMA_Abort+0xd6>
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	4a73      	ldr	r2, [pc, #460]	; (8004098 <HAL_DMA_Abort+0x21c>)
 8003ecc:	4293      	cmp	r3, r2
 8003ece:	d040      	beq.n	8003f52 <HAL_DMA_Abort+0xd6>
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4a71      	ldr	r2, [pc, #452]	; (800409c <HAL_DMA_Abort+0x220>)
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d03b      	beq.n	8003f52 <HAL_DMA_Abort+0xd6>
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	4a70      	ldr	r2, [pc, #448]	; (80040a0 <HAL_DMA_Abort+0x224>)
 8003ee0:	4293      	cmp	r3, r2
 8003ee2:	d036      	beq.n	8003f52 <HAL_DMA_Abort+0xd6>
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	4a6e      	ldr	r2, [pc, #440]	; (80040a4 <HAL_DMA_Abort+0x228>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d031      	beq.n	8003f52 <HAL_DMA_Abort+0xd6>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	4a6d      	ldr	r2, [pc, #436]	; (80040a8 <HAL_DMA_Abort+0x22c>)
 8003ef4:	4293      	cmp	r3, r2
 8003ef6:	d02c      	beq.n	8003f52 <HAL_DMA_Abort+0xd6>
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	4a6b      	ldr	r2, [pc, #428]	; (80040ac <HAL_DMA_Abort+0x230>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d027      	beq.n	8003f52 <HAL_DMA_Abort+0xd6>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	4a6a      	ldr	r2, [pc, #424]	; (80040b0 <HAL_DMA_Abort+0x234>)
 8003f08:	4293      	cmp	r3, r2
 8003f0a:	d022      	beq.n	8003f52 <HAL_DMA_Abort+0xd6>
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	4a68      	ldr	r2, [pc, #416]	; (80040b4 <HAL_DMA_Abort+0x238>)
 8003f12:	4293      	cmp	r3, r2
 8003f14:	d01d      	beq.n	8003f52 <HAL_DMA_Abort+0xd6>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	4a67      	ldr	r2, [pc, #412]	; (80040b8 <HAL_DMA_Abort+0x23c>)
 8003f1c:	4293      	cmp	r3, r2
 8003f1e:	d018      	beq.n	8003f52 <HAL_DMA_Abort+0xd6>
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	4a65      	ldr	r2, [pc, #404]	; (80040bc <HAL_DMA_Abort+0x240>)
 8003f26:	4293      	cmp	r3, r2
 8003f28:	d013      	beq.n	8003f52 <HAL_DMA_Abort+0xd6>
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	4a64      	ldr	r2, [pc, #400]	; (80040c0 <HAL_DMA_Abort+0x244>)
 8003f30:	4293      	cmp	r3, r2
 8003f32:	d00e      	beq.n	8003f52 <HAL_DMA_Abort+0xd6>
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4a62      	ldr	r2, [pc, #392]	; (80040c4 <HAL_DMA_Abort+0x248>)
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d009      	beq.n	8003f52 <HAL_DMA_Abort+0xd6>
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	4a61      	ldr	r2, [pc, #388]	; (80040c8 <HAL_DMA_Abort+0x24c>)
 8003f44:	4293      	cmp	r3, r2
 8003f46:	d004      	beq.n	8003f52 <HAL_DMA_Abort+0xd6>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4a5f      	ldr	r2, [pc, #380]	; (80040cc <HAL_DMA_Abort+0x250>)
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	d101      	bne.n	8003f56 <HAL_DMA_Abort+0xda>
 8003f52:	2301      	movs	r3, #1
 8003f54:	e000      	b.n	8003f58 <HAL_DMA_Abort+0xdc>
 8003f56:	2300      	movs	r3, #0
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d013      	beq.n	8003f84 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	681a      	ldr	r2, [r3, #0]
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f022 021e 	bic.w	r2, r2, #30
 8003f6a:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	695a      	ldr	r2, [r3, #20]
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003f7a:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	617b      	str	r3, [r7, #20]
 8003f82:	e00a      	b.n	8003f9a <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	681a      	ldr	r2, [r3, #0]
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f022 020e 	bic.w	r2, r2, #14
 8003f92:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4a3c      	ldr	r2, [pc, #240]	; (8004090 <HAL_DMA_Abort+0x214>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d072      	beq.n	800408a <HAL_DMA_Abort+0x20e>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4a3a      	ldr	r2, [pc, #232]	; (8004094 <HAL_DMA_Abort+0x218>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d06d      	beq.n	800408a <HAL_DMA_Abort+0x20e>
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4a39      	ldr	r2, [pc, #228]	; (8004098 <HAL_DMA_Abort+0x21c>)
 8003fb4:	4293      	cmp	r3, r2
 8003fb6:	d068      	beq.n	800408a <HAL_DMA_Abort+0x20e>
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4a37      	ldr	r2, [pc, #220]	; (800409c <HAL_DMA_Abort+0x220>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d063      	beq.n	800408a <HAL_DMA_Abort+0x20e>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	4a36      	ldr	r2, [pc, #216]	; (80040a0 <HAL_DMA_Abort+0x224>)
 8003fc8:	4293      	cmp	r3, r2
 8003fca:	d05e      	beq.n	800408a <HAL_DMA_Abort+0x20e>
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4a34      	ldr	r2, [pc, #208]	; (80040a4 <HAL_DMA_Abort+0x228>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d059      	beq.n	800408a <HAL_DMA_Abort+0x20e>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	4a33      	ldr	r2, [pc, #204]	; (80040a8 <HAL_DMA_Abort+0x22c>)
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	d054      	beq.n	800408a <HAL_DMA_Abort+0x20e>
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a31      	ldr	r2, [pc, #196]	; (80040ac <HAL_DMA_Abort+0x230>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d04f      	beq.n	800408a <HAL_DMA_Abort+0x20e>
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	4a30      	ldr	r2, [pc, #192]	; (80040b0 <HAL_DMA_Abort+0x234>)
 8003ff0:	4293      	cmp	r3, r2
 8003ff2:	d04a      	beq.n	800408a <HAL_DMA_Abort+0x20e>
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	4a2e      	ldr	r2, [pc, #184]	; (80040b4 <HAL_DMA_Abort+0x238>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d045      	beq.n	800408a <HAL_DMA_Abort+0x20e>
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	4a2d      	ldr	r2, [pc, #180]	; (80040b8 <HAL_DMA_Abort+0x23c>)
 8004004:	4293      	cmp	r3, r2
 8004006:	d040      	beq.n	800408a <HAL_DMA_Abort+0x20e>
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	4a2b      	ldr	r2, [pc, #172]	; (80040bc <HAL_DMA_Abort+0x240>)
 800400e:	4293      	cmp	r3, r2
 8004010:	d03b      	beq.n	800408a <HAL_DMA_Abort+0x20e>
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	4a2a      	ldr	r2, [pc, #168]	; (80040c0 <HAL_DMA_Abort+0x244>)
 8004018:	4293      	cmp	r3, r2
 800401a:	d036      	beq.n	800408a <HAL_DMA_Abort+0x20e>
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	4a28      	ldr	r2, [pc, #160]	; (80040c4 <HAL_DMA_Abort+0x248>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d031      	beq.n	800408a <HAL_DMA_Abort+0x20e>
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	4a27      	ldr	r2, [pc, #156]	; (80040c8 <HAL_DMA_Abort+0x24c>)
 800402c:	4293      	cmp	r3, r2
 800402e:	d02c      	beq.n	800408a <HAL_DMA_Abort+0x20e>
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	4a25      	ldr	r2, [pc, #148]	; (80040cc <HAL_DMA_Abort+0x250>)
 8004036:	4293      	cmp	r3, r2
 8004038:	d027      	beq.n	800408a <HAL_DMA_Abort+0x20e>
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	4a24      	ldr	r2, [pc, #144]	; (80040d0 <HAL_DMA_Abort+0x254>)
 8004040:	4293      	cmp	r3, r2
 8004042:	d022      	beq.n	800408a <HAL_DMA_Abort+0x20e>
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	4a22      	ldr	r2, [pc, #136]	; (80040d4 <HAL_DMA_Abort+0x258>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d01d      	beq.n	800408a <HAL_DMA_Abort+0x20e>
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	4a21      	ldr	r2, [pc, #132]	; (80040d8 <HAL_DMA_Abort+0x25c>)
 8004054:	4293      	cmp	r3, r2
 8004056:	d018      	beq.n	800408a <HAL_DMA_Abort+0x20e>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	4a1f      	ldr	r2, [pc, #124]	; (80040dc <HAL_DMA_Abort+0x260>)
 800405e:	4293      	cmp	r3, r2
 8004060:	d013      	beq.n	800408a <HAL_DMA_Abort+0x20e>
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	4a1e      	ldr	r2, [pc, #120]	; (80040e0 <HAL_DMA_Abort+0x264>)
 8004068:	4293      	cmp	r3, r2
 800406a:	d00e      	beq.n	800408a <HAL_DMA_Abort+0x20e>
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	4a1c      	ldr	r2, [pc, #112]	; (80040e4 <HAL_DMA_Abort+0x268>)
 8004072:	4293      	cmp	r3, r2
 8004074:	d009      	beq.n	800408a <HAL_DMA_Abort+0x20e>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	4a1b      	ldr	r2, [pc, #108]	; (80040e8 <HAL_DMA_Abort+0x26c>)
 800407c:	4293      	cmp	r3, r2
 800407e:	d004      	beq.n	800408a <HAL_DMA_Abort+0x20e>
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	4a19      	ldr	r2, [pc, #100]	; (80040ec <HAL_DMA_Abort+0x270>)
 8004086:	4293      	cmp	r3, r2
 8004088:	d132      	bne.n	80040f0 <HAL_DMA_Abort+0x274>
 800408a:	2301      	movs	r3, #1
 800408c:	e031      	b.n	80040f2 <HAL_DMA_Abort+0x276>
 800408e:	bf00      	nop
 8004090:	40020010 	.word	0x40020010
 8004094:	40020028 	.word	0x40020028
 8004098:	40020040 	.word	0x40020040
 800409c:	40020058 	.word	0x40020058
 80040a0:	40020070 	.word	0x40020070
 80040a4:	40020088 	.word	0x40020088
 80040a8:	400200a0 	.word	0x400200a0
 80040ac:	400200b8 	.word	0x400200b8
 80040b0:	40020410 	.word	0x40020410
 80040b4:	40020428 	.word	0x40020428
 80040b8:	40020440 	.word	0x40020440
 80040bc:	40020458 	.word	0x40020458
 80040c0:	40020470 	.word	0x40020470
 80040c4:	40020488 	.word	0x40020488
 80040c8:	400204a0 	.word	0x400204a0
 80040cc:	400204b8 	.word	0x400204b8
 80040d0:	58025408 	.word	0x58025408
 80040d4:	5802541c 	.word	0x5802541c
 80040d8:	58025430 	.word	0x58025430
 80040dc:	58025444 	.word	0x58025444
 80040e0:	58025458 	.word	0x58025458
 80040e4:	5802546c 	.word	0x5802546c
 80040e8:	58025480 	.word	0x58025480
 80040ec:	58025494 	.word	0x58025494
 80040f0:	2300      	movs	r3, #0
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d007      	beq.n	8004106 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80040fa:	681a      	ldr	r2, [r3, #0]
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004100:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004104:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	4a6d      	ldr	r2, [pc, #436]	; (80042c0 <HAL_DMA_Abort+0x444>)
 800410c:	4293      	cmp	r3, r2
 800410e:	d04a      	beq.n	80041a6 <HAL_DMA_Abort+0x32a>
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4a6b      	ldr	r2, [pc, #428]	; (80042c4 <HAL_DMA_Abort+0x448>)
 8004116:	4293      	cmp	r3, r2
 8004118:	d045      	beq.n	80041a6 <HAL_DMA_Abort+0x32a>
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	4a6a      	ldr	r2, [pc, #424]	; (80042c8 <HAL_DMA_Abort+0x44c>)
 8004120:	4293      	cmp	r3, r2
 8004122:	d040      	beq.n	80041a6 <HAL_DMA_Abort+0x32a>
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	4a68      	ldr	r2, [pc, #416]	; (80042cc <HAL_DMA_Abort+0x450>)
 800412a:	4293      	cmp	r3, r2
 800412c:	d03b      	beq.n	80041a6 <HAL_DMA_Abort+0x32a>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	4a67      	ldr	r2, [pc, #412]	; (80042d0 <HAL_DMA_Abort+0x454>)
 8004134:	4293      	cmp	r3, r2
 8004136:	d036      	beq.n	80041a6 <HAL_DMA_Abort+0x32a>
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4a65      	ldr	r2, [pc, #404]	; (80042d4 <HAL_DMA_Abort+0x458>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d031      	beq.n	80041a6 <HAL_DMA_Abort+0x32a>
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	4a64      	ldr	r2, [pc, #400]	; (80042d8 <HAL_DMA_Abort+0x45c>)
 8004148:	4293      	cmp	r3, r2
 800414a:	d02c      	beq.n	80041a6 <HAL_DMA_Abort+0x32a>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4a62      	ldr	r2, [pc, #392]	; (80042dc <HAL_DMA_Abort+0x460>)
 8004152:	4293      	cmp	r3, r2
 8004154:	d027      	beq.n	80041a6 <HAL_DMA_Abort+0x32a>
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	4a61      	ldr	r2, [pc, #388]	; (80042e0 <HAL_DMA_Abort+0x464>)
 800415c:	4293      	cmp	r3, r2
 800415e:	d022      	beq.n	80041a6 <HAL_DMA_Abort+0x32a>
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4a5f      	ldr	r2, [pc, #380]	; (80042e4 <HAL_DMA_Abort+0x468>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d01d      	beq.n	80041a6 <HAL_DMA_Abort+0x32a>
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	4a5e      	ldr	r2, [pc, #376]	; (80042e8 <HAL_DMA_Abort+0x46c>)
 8004170:	4293      	cmp	r3, r2
 8004172:	d018      	beq.n	80041a6 <HAL_DMA_Abort+0x32a>
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	4a5c      	ldr	r2, [pc, #368]	; (80042ec <HAL_DMA_Abort+0x470>)
 800417a:	4293      	cmp	r3, r2
 800417c:	d013      	beq.n	80041a6 <HAL_DMA_Abort+0x32a>
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	4a5b      	ldr	r2, [pc, #364]	; (80042f0 <HAL_DMA_Abort+0x474>)
 8004184:	4293      	cmp	r3, r2
 8004186:	d00e      	beq.n	80041a6 <HAL_DMA_Abort+0x32a>
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4a59      	ldr	r2, [pc, #356]	; (80042f4 <HAL_DMA_Abort+0x478>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d009      	beq.n	80041a6 <HAL_DMA_Abort+0x32a>
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	4a58      	ldr	r2, [pc, #352]	; (80042f8 <HAL_DMA_Abort+0x47c>)
 8004198:	4293      	cmp	r3, r2
 800419a:	d004      	beq.n	80041a6 <HAL_DMA_Abort+0x32a>
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	4a56      	ldr	r2, [pc, #344]	; (80042fc <HAL_DMA_Abort+0x480>)
 80041a2:	4293      	cmp	r3, r2
 80041a4:	d108      	bne.n	80041b8 <HAL_DMA_Abort+0x33c>
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	681a      	ldr	r2, [r3, #0]
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f022 0201 	bic.w	r2, r2, #1
 80041b4:	601a      	str	r2, [r3, #0]
 80041b6:	e007      	b.n	80041c8 <HAL_DMA_Abort+0x34c>
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	681a      	ldr	r2, [r3, #0]
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f022 0201 	bic.w	r2, r2, #1
 80041c6:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80041c8:	e013      	b.n	80041f2 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80041ca:	f7fd fc81 	bl	8001ad0 <HAL_GetTick>
 80041ce:	4602      	mov	r2, r0
 80041d0:	693b      	ldr	r3, [r7, #16]
 80041d2:	1ad3      	subs	r3, r2, r3
 80041d4:	2b05      	cmp	r3, #5
 80041d6:	d90c      	bls.n	80041f2 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2220      	movs	r2, #32
 80041dc:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2203      	movs	r2, #3
 80041e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2200      	movs	r2, #0
 80041ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_ERROR;
 80041ee:	2301      	movs	r3, #1
 80041f0:	e12d      	b.n	800444e <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80041f2:	697b      	ldr	r3, [r7, #20]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f003 0301 	and.w	r3, r3, #1
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d1e5      	bne.n	80041ca <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	4a2f      	ldr	r2, [pc, #188]	; (80042c0 <HAL_DMA_Abort+0x444>)
 8004204:	4293      	cmp	r3, r2
 8004206:	d04a      	beq.n	800429e <HAL_DMA_Abort+0x422>
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	4a2d      	ldr	r2, [pc, #180]	; (80042c4 <HAL_DMA_Abort+0x448>)
 800420e:	4293      	cmp	r3, r2
 8004210:	d045      	beq.n	800429e <HAL_DMA_Abort+0x422>
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	4a2c      	ldr	r2, [pc, #176]	; (80042c8 <HAL_DMA_Abort+0x44c>)
 8004218:	4293      	cmp	r3, r2
 800421a:	d040      	beq.n	800429e <HAL_DMA_Abort+0x422>
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	4a2a      	ldr	r2, [pc, #168]	; (80042cc <HAL_DMA_Abort+0x450>)
 8004222:	4293      	cmp	r3, r2
 8004224:	d03b      	beq.n	800429e <HAL_DMA_Abort+0x422>
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	4a29      	ldr	r2, [pc, #164]	; (80042d0 <HAL_DMA_Abort+0x454>)
 800422c:	4293      	cmp	r3, r2
 800422e:	d036      	beq.n	800429e <HAL_DMA_Abort+0x422>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	4a27      	ldr	r2, [pc, #156]	; (80042d4 <HAL_DMA_Abort+0x458>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d031      	beq.n	800429e <HAL_DMA_Abort+0x422>
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4a26      	ldr	r2, [pc, #152]	; (80042d8 <HAL_DMA_Abort+0x45c>)
 8004240:	4293      	cmp	r3, r2
 8004242:	d02c      	beq.n	800429e <HAL_DMA_Abort+0x422>
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a24      	ldr	r2, [pc, #144]	; (80042dc <HAL_DMA_Abort+0x460>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d027      	beq.n	800429e <HAL_DMA_Abort+0x422>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4a23      	ldr	r2, [pc, #140]	; (80042e0 <HAL_DMA_Abort+0x464>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d022      	beq.n	800429e <HAL_DMA_Abort+0x422>
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4a21      	ldr	r2, [pc, #132]	; (80042e4 <HAL_DMA_Abort+0x468>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d01d      	beq.n	800429e <HAL_DMA_Abort+0x422>
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	4a20      	ldr	r2, [pc, #128]	; (80042e8 <HAL_DMA_Abort+0x46c>)
 8004268:	4293      	cmp	r3, r2
 800426a:	d018      	beq.n	800429e <HAL_DMA_Abort+0x422>
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	4a1e      	ldr	r2, [pc, #120]	; (80042ec <HAL_DMA_Abort+0x470>)
 8004272:	4293      	cmp	r3, r2
 8004274:	d013      	beq.n	800429e <HAL_DMA_Abort+0x422>
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	4a1d      	ldr	r2, [pc, #116]	; (80042f0 <HAL_DMA_Abort+0x474>)
 800427c:	4293      	cmp	r3, r2
 800427e:	d00e      	beq.n	800429e <HAL_DMA_Abort+0x422>
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	4a1b      	ldr	r2, [pc, #108]	; (80042f4 <HAL_DMA_Abort+0x478>)
 8004286:	4293      	cmp	r3, r2
 8004288:	d009      	beq.n	800429e <HAL_DMA_Abort+0x422>
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	4a1a      	ldr	r2, [pc, #104]	; (80042f8 <HAL_DMA_Abort+0x47c>)
 8004290:	4293      	cmp	r3, r2
 8004292:	d004      	beq.n	800429e <HAL_DMA_Abort+0x422>
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	4a18      	ldr	r2, [pc, #96]	; (80042fc <HAL_DMA_Abort+0x480>)
 800429a:	4293      	cmp	r3, r2
 800429c:	d101      	bne.n	80042a2 <HAL_DMA_Abort+0x426>
 800429e:	2301      	movs	r3, #1
 80042a0:	e000      	b.n	80042a4 <HAL_DMA_Abort+0x428>
 80042a2:	2300      	movs	r3, #0
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d02b      	beq.n	8004300 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042ac:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042b2:	f003 031f 	and.w	r3, r3, #31
 80042b6:	223f      	movs	r2, #63	; 0x3f
 80042b8:	409a      	lsls	r2, r3
 80042ba:	68bb      	ldr	r3, [r7, #8]
 80042bc:	609a      	str	r2, [r3, #8]
 80042be:	e02a      	b.n	8004316 <HAL_DMA_Abort+0x49a>
 80042c0:	40020010 	.word	0x40020010
 80042c4:	40020028 	.word	0x40020028
 80042c8:	40020040 	.word	0x40020040
 80042cc:	40020058 	.word	0x40020058
 80042d0:	40020070 	.word	0x40020070
 80042d4:	40020088 	.word	0x40020088
 80042d8:	400200a0 	.word	0x400200a0
 80042dc:	400200b8 	.word	0x400200b8
 80042e0:	40020410 	.word	0x40020410
 80042e4:	40020428 	.word	0x40020428
 80042e8:	40020440 	.word	0x40020440
 80042ec:	40020458 	.word	0x40020458
 80042f0:	40020470 	.word	0x40020470
 80042f4:	40020488 	.word	0x40020488
 80042f8:	400204a0 	.word	0x400204a0
 80042fc:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004304:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800430a:	f003 031f 	and.w	r3, r3, #31
 800430e:	2201      	movs	r2, #1
 8004310:	409a      	lsls	r2, r3
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	4a4f      	ldr	r2, [pc, #316]	; (8004458 <HAL_DMA_Abort+0x5dc>)
 800431c:	4293      	cmp	r3, r2
 800431e:	d072      	beq.n	8004406 <HAL_DMA_Abort+0x58a>
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	4a4d      	ldr	r2, [pc, #308]	; (800445c <HAL_DMA_Abort+0x5e0>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d06d      	beq.n	8004406 <HAL_DMA_Abort+0x58a>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	4a4c      	ldr	r2, [pc, #304]	; (8004460 <HAL_DMA_Abort+0x5e4>)
 8004330:	4293      	cmp	r3, r2
 8004332:	d068      	beq.n	8004406 <HAL_DMA_Abort+0x58a>
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4a4a      	ldr	r2, [pc, #296]	; (8004464 <HAL_DMA_Abort+0x5e8>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d063      	beq.n	8004406 <HAL_DMA_Abort+0x58a>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4a49      	ldr	r2, [pc, #292]	; (8004468 <HAL_DMA_Abort+0x5ec>)
 8004344:	4293      	cmp	r3, r2
 8004346:	d05e      	beq.n	8004406 <HAL_DMA_Abort+0x58a>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a47      	ldr	r2, [pc, #284]	; (800446c <HAL_DMA_Abort+0x5f0>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d059      	beq.n	8004406 <HAL_DMA_Abort+0x58a>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	4a46      	ldr	r2, [pc, #280]	; (8004470 <HAL_DMA_Abort+0x5f4>)
 8004358:	4293      	cmp	r3, r2
 800435a:	d054      	beq.n	8004406 <HAL_DMA_Abort+0x58a>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	4a44      	ldr	r2, [pc, #272]	; (8004474 <HAL_DMA_Abort+0x5f8>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d04f      	beq.n	8004406 <HAL_DMA_Abort+0x58a>
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	4a43      	ldr	r2, [pc, #268]	; (8004478 <HAL_DMA_Abort+0x5fc>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d04a      	beq.n	8004406 <HAL_DMA_Abort+0x58a>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	4a41      	ldr	r2, [pc, #260]	; (800447c <HAL_DMA_Abort+0x600>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d045      	beq.n	8004406 <HAL_DMA_Abort+0x58a>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4a40      	ldr	r2, [pc, #256]	; (8004480 <HAL_DMA_Abort+0x604>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d040      	beq.n	8004406 <HAL_DMA_Abort+0x58a>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a3e      	ldr	r2, [pc, #248]	; (8004484 <HAL_DMA_Abort+0x608>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d03b      	beq.n	8004406 <HAL_DMA_Abort+0x58a>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4a3d      	ldr	r2, [pc, #244]	; (8004488 <HAL_DMA_Abort+0x60c>)
 8004394:	4293      	cmp	r3, r2
 8004396:	d036      	beq.n	8004406 <HAL_DMA_Abort+0x58a>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a3b      	ldr	r2, [pc, #236]	; (800448c <HAL_DMA_Abort+0x610>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d031      	beq.n	8004406 <HAL_DMA_Abort+0x58a>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	4a3a      	ldr	r2, [pc, #232]	; (8004490 <HAL_DMA_Abort+0x614>)
 80043a8:	4293      	cmp	r3, r2
 80043aa:	d02c      	beq.n	8004406 <HAL_DMA_Abort+0x58a>
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	4a38      	ldr	r2, [pc, #224]	; (8004494 <HAL_DMA_Abort+0x618>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d027      	beq.n	8004406 <HAL_DMA_Abort+0x58a>
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	4a37      	ldr	r2, [pc, #220]	; (8004498 <HAL_DMA_Abort+0x61c>)
 80043bc:	4293      	cmp	r3, r2
 80043be:	d022      	beq.n	8004406 <HAL_DMA_Abort+0x58a>
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4a35      	ldr	r2, [pc, #212]	; (800449c <HAL_DMA_Abort+0x620>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d01d      	beq.n	8004406 <HAL_DMA_Abort+0x58a>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	4a34      	ldr	r2, [pc, #208]	; (80044a0 <HAL_DMA_Abort+0x624>)
 80043d0:	4293      	cmp	r3, r2
 80043d2:	d018      	beq.n	8004406 <HAL_DMA_Abort+0x58a>
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4a32      	ldr	r2, [pc, #200]	; (80044a4 <HAL_DMA_Abort+0x628>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	d013      	beq.n	8004406 <HAL_DMA_Abort+0x58a>
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a31      	ldr	r2, [pc, #196]	; (80044a8 <HAL_DMA_Abort+0x62c>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d00e      	beq.n	8004406 <HAL_DMA_Abort+0x58a>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4a2f      	ldr	r2, [pc, #188]	; (80044ac <HAL_DMA_Abort+0x630>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d009      	beq.n	8004406 <HAL_DMA_Abort+0x58a>
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	4a2e      	ldr	r2, [pc, #184]	; (80044b0 <HAL_DMA_Abort+0x634>)
 80043f8:	4293      	cmp	r3, r2
 80043fa:	d004      	beq.n	8004406 <HAL_DMA_Abort+0x58a>
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	4a2c      	ldr	r2, [pc, #176]	; (80044b4 <HAL_DMA_Abort+0x638>)
 8004402:	4293      	cmp	r3, r2
 8004404:	d101      	bne.n	800440a <HAL_DMA_Abort+0x58e>
 8004406:	2301      	movs	r3, #1
 8004408:	e000      	b.n	800440c <HAL_DMA_Abort+0x590>
 800440a:	2300      	movs	r3, #0
 800440c:	2b00      	cmp	r3, #0
 800440e:	d015      	beq.n	800443c <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004414:	687a      	ldr	r2, [r7, #4]
 8004416:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8004418:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800441e:	2b00      	cmp	r3, #0
 8004420:	d00c      	beq.n	800443c <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004426:	681a      	ldr	r2, [r3, #0]
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800442c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004430:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004436:	687a      	ldr	r2, [r7, #4]
 8004438:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800443a:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2201      	movs	r2, #1
 8004440:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2200      	movs	r2, #0
 8004448:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }

  return HAL_OK;
 800444c:	2300      	movs	r3, #0
}
 800444e:	4618      	mov	r0, r3
 8004450:	3718      	adds	r7, #24
 8004452:	46bd      	mov	sp, r7
 8004454:	bd80      	pop	{r7, pc}
 8004456:	bf00      	nop
 8004458:	40020010 	.word	0x40020010
 800445c:	40020028 	.word	0x40020028
 8004460:	40020040 	.word	0x40020040
 8004464:	40020058 	.word	0x40020058
 8004468:	40020070 	.word	0x40020070
 800446c:	40020088 	.word	0x40020088
 8004470:	400200a0 	.word	0x400200a0
 8004474:	400200b8 	.word	0x400200b8
 8004478:	40020410 	.word	0x40020410
 800447c:	40020428 	.word	0x40020428
 8004480:	40020440 	.word	0x40020440
 8004484:	40020458 	.word	0x40020458
 8004488:	40020470 	.word	0x40020470
 800448c:	40020488 	.word	0x40020488
 8004490:	400204a0 	.word	0x400204a0
 8004494:	400204b8 	.word	0x400204b8
 8004498:	58025408 	.word	0x58025408
 800449c:	5802541c 	.word	0x5802541c
 80044a0:	58025430 	.word	0x58025430
 80044a4:	58025444 	.word	0x58025444
 80044a8:	58025458 	.word	0x58025458
 80044ac:	5802546c 	.word	0x5802546c
 80044b0:	58025480 	.word	0x58025480
 80044b4:	58025494 	.word	0x58025494

080044b8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b084      	sub	sp, #16
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d101      	bne.n	80044ca <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80044c6:	2301      	movs	r3, #1
 80044c8:	e237      	b.n	800493a <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80044d0:	b2db      	uxtb	r3, r3
 80044d2:	2b02      	cmp	r3, #2
 80044d4:	d004      	beq.n	80044e0 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2280      	movs	r2, #128	; 0x80
 80044da:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80044dc:	2301      	movs	r3, #1
 80044de:	e22c      	b.n	800493a <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4a5c      	ldr	r2, [pc, #368]	; (8004658 <HAL_DMA_Abort_IT+0x1a0>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d04a      	beq.n	8004580 <HAL_DMA_Abort_IT+0xc8>
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	4a5b      	ldr	r2, [pc, #364]	; (800465c <HAL_DMA_Abort_IT+0x1a4>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d045      	beq.n	8004580 <HAL_DMA_Abort_IT+0xc8>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	4a59      	ldr	r2, [pc, #356]	; (8004660 <HAL_DMA_Abort_IT+0x1a8>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d040      	beq.n	8004580 <HAL_DMA_Abort_IT+0xc8>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	4a58      	ldr	r2, [pc, #352]	; (8004664 <HAL_DMA_Abort_IT+0x1ac>)
 8004504:	4293      	cmp	r3, r2
 8004506:	d03b      	beq.n	8004580 <HAL_DMA_Abort_IT+0xc8>
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4a56      	ldr	r2, [pc, #344]	; (8004668 <HAL_DMA_Abort_IT+0x1b0>)
 800450e:	4293      	cmp	r3, r2
 8004510:	d036      	beq.n	8004580 <HAL_DMA_Abort_IT+0xc8>
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	4a55      	ldr	r2, [pc, #340]	; (800466c <HAL_DMA_Abort_IT+0x1b4>)
 8004518:	4293      	cmp	r3, r2
 800451a:	d031      	beq.n	8004580 <HAL_DMA_Abort_IT+0xc8>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	4a53      	ldr	r2, [pc, #332]	; (8004670 <HAL_DMA_Abort_IT+0x1b8>)
 8004522:	4293      	cmp	r3, r2
 8004524:	d02c      	beq.n	8004580 <HAL_DMA_Abort_IT+0xc8>
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	4a52      	ldr	r2, [pc, #328]	; (8004674 <HAL_DMA_Abort_IT+0x1bc>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d027      	beq.n	8004580 <HAL_DMA_Abort_IT+0xc8>
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	4a50      	ldr	r2, [pc, #320]	; (8004678 <HAL_DMA_Abort_IT+0x1c0>)
 8004536:	4293      	cmp	r3, r2
 8004538:	d022      	beq.n	8004580 <HAL_DMA_Abort_IT+0xc8>
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	4a4f      	ldr	r2, [pc, #316]	; (800467c <HAL_DMA_Abort_IT+0x1c4>)
 8004540:	4293      	cmp	r3, r2
 8004542:	d01d      	beq.n	8004580 <HAL_DMA_Abort_IT+0xc8>
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	4a4d      	ldr	r2, [pc, #308]	; (8004680 <HAL_DMA_Abort_IT+0x1c8>)
 800454a:	4293      	cmp	r3, r2
 800454c:	d018      	beq.n	8004580 <HAL_DMA_Abort_IT+0xc8>
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	4a4c      	ldr	r2, [pc, #304]	; (8004684 <HAL_DMA_Abort_IT+0x1cc>)
 8004554:	4293      	cmp	r3, r2
 8004556:	d013      	beq.n	8004580 <HAL_DMA_Abort_IT+0xc8>
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	4a4a      	ldr	r2, [pc, #296]	; (8004688 <HAL_DMA_Abort_IT+0x1d0>)
 800455e:	4293      	cmp	r3, r2
 8004560:	d00e      	beq.n	8004580 <HAL_DMA_Abort_IT+0xc8>
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	4a49      	ldr	r2, [pc, #292]	; (800468c <HAL_DMA_Abort_IT+0x1d4>)
 8004568:	4293      	cmp	r3, r2
 800456a:	d009      	beq.n	8004580 <HAL_DMA_Abort_IT+0xc8>
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4a47      	ldr	r2, [pc, #284]	; (8004690 <HAL_DMA_Abort_IT+0x1d8>)
 8004572:	4293      	cmp	r3, r2
 8004574:	d004      	beq.n	8004580 <HAL_DMA_Abort_IT+0xc8>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	4a46      	ldr	r2, [pc, #280]	; (8004694 <HAL_DMA_Abort_IT+0x1dc>)
 800457c:	4293      	cmp	r3, r2
 800457e:	d101      	bne.n	8004584 <HAL_DMA_Abort_IT+0xcc>
 8004580:	2301      	movs	r3, #1
 8004582:	e000      	b.n	8004586 <HAL_DMA_Abort_IT+0xce>
 8004584:	2300      	movs	r3, #0
 8004586:	2b00      	cmp	r3, #0
 8004588:	f000 8086 	beq.w	8004698 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2204      	movs	r2, #4
 8004590:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4a2f      	ldr	r2, [pc, #188]	; (8004658 <HAL_DMA_Abort_IT+0x1a0>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d04a      	beq.n	8004634 <HAL_DMA_Abort_IT+0x17c>
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	4a2e      	ldr	r2, [pc, #184]	; (800465c <HAL_DMA_Abort_IT+0x1a4>)
 80045a4:	4293      	cmp	r3, r2
 80045a6:	d045      	beq.n	8004634 <HAL_DMA_Abort_IT+0x17c>
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	4a2c      	ldr	r2, [pc, #176]	; (8004660 <HAL_DMA_Abort_IT+0x1a8>)
 80045ae:	4293      	cmp	r3, r2
 80045b0:	d040      	beq.n	8004634 <HAL_DMA_Abort_IT+0x17c>
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	4a2b      	ldr	r2, [pc, #172]	; (8004664 <HAL_DMA_Abort_IT+0x1ac>)
 80045b8:	4293      	cmp	r3, r2
 80045ba:	d03b      	beq.n	8004634 <HAL_DMA_Abort_IT+0x17c>
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	4a29      	ldr	r2, [pc, #164]	; (8004668 <HAL_DMA_Abort_IT+0x1b0>)
 80045c2:	4293      	cmp	r3, r2
 80045c4:	d036      	beq.n	8004634 <HAL_DMA_Abort_IT+0x17c>
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	4a28      	ldr	r2, [pc, #160]	; (800466c <HAL_DMA_Abort_IT+0x1b4>)
 80045cc:	4293      	cmp	r3, r2
 80045ce:	d031      	beq.n	8004634 <HAL_DMA_Abort_IT+0x17c>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4a26      	ldr	r2, [pc, #152]	; (8004670 <HAL_DMA_Abort_IT+0x1b8>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d02c      	beq.n	8004634 <HAL_DMA_Abort_IT+0x17c>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4a25      	ldr	r2, [pc, #148]	; (8004674 <HAL_DMA_Abort_IT+0x1bc>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d027      	beq.n	8004634 <HAL_DMA_Abort_IT+0x17c>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	4a23      	ldr	r2, [pc, #140]	; (8004678 <HAL_DMA_Abort_IT+0x1c0>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d022      	beq.n	8004634 <HAL_DMA_Abort_IT+0x17c>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	4a22      	ldr	r2, [pc, #136]	; (800467c <HAL_DMA_Abort_IT+0x1c4>)
 80045f4:	4293      	cmp	r3, r2
 80045f6:	d01d      	beq.n	8004634 <HAL_DMA_Abort_IT+0x17c>
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	4a20      	ldr	r2, [pc, #128]	; (8004680 <HAL_DMA_Abort_IT+0x1c8>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d018      	beq.n	8004634 <HAL_DMA_Abort_IT+0x17c>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	4a1f      	ldr	r2, [pc, #124]	; (8004684 <HAL_DMA_Abort_IT+0x1cc>)
 8004608:	4293      	cmp	r3, r2
 800460a:	d013      	beq.n	8004634 <HAL_DMA_Abort_IT+0x17c>
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	4a1d      	ldr	r2, [pc, #116]	; (8004688 <HAL_DMA_Abort_IT+0x1d0>)
 8004612:	4293      	cmp	r3, r2
 8004614:	d00e      	beq.n	8004634 <HAL_DMA_Abort_IT+0x17c>
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4a1c      	ldr	r2, [pc, #112]	; (800468c <HAL_DMA_Abort_IT+0x1d4>)
 800461c:	4293      	cmp	r3, r2
 800461e:	d009      	beq.n	8004634 <HAL_DMA_Abort_IT+0x17c>
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	4a1a      	ldr	r2, [pc, #104]	; (8004690 <HAL_DMA_Abort_IT+0x1d8>)
 8004626:	4293      	cmp	r3, r2
 8004628:	d004      	beq.n	8004634 <HAL_DMA_Abort_IT+0x17c>
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	4a19      	ldr	r2, [pc, #100]	; (8004694 <HAL_DMA_Abort_IT+0x1dc>)
 8004630:	4293      	cmp	r3, r2
 8004632:	d108      	bne.n	8004646 <HAL_DMA_Abort_IT+0x18e>
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	681a      	ldr	r2, [r3, #0]
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f022 0201 	bic.w	r2, r2, #1
 8004642:	601a      	str	r2, [r3, #0]
 8004644:	e178      	b.n	8004938 <HAL_DMA_Abort_IT+0x480>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	681a      	ldr	r2, [r3, #0]
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f022 0201 	bic.w	r2, r2, #1
 8004654:	601a      	str	r2, [r3, #0]
 8004656:	e16f      	b.n	8004938 <HAL_DMA_Abort_IT+0x480>
 8004658:	40020010 	.word	0x40020010
 800465c:	40020028 	.word	0x40020028
 8004660:	40020040 	.word	0x40020040
 8004664:	40020058 	.word	0x40020058
 8004668:	40020070 	.word	0x40020070
 800466c:	40020088 	.word	0x40020088
 8004670:	400200a0 	.word	0x400200a0
 8004674:	400200b8 	.word	0x400200b8
 8004678:	40020410 	.word	0x40020410
 800467c:	40020428 	.word	0x40020428
 8004680:	40020440 	.word	0x40020440
 8004684:	40020458 	.word	0x40020458
 8004688:	40020470 	.word	0x40020470
 800468c:	40020488 	.word	0x40020488
 8004690:	400204a0 	.word	0x400204a0
 8004694:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	681a      	ldr	r2, [r3, #0]
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f022 020e 	bic.w	r2, r2, #14
 80046a6:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	4a6c      	ldr	r2, [pc, #432]	; (8004860 <HAL_DMA_Abort_IT+0x3a8>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d04a      	beq.n	8004748 <HAL_DMA_Abort_IT+0x290>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4a6b      	ldr	r2, [pc, #428]	; (8004864 <HAL_DMA_Abort_IT+0x3ac>)
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d045      	beq.n	8004748 <HAL_DMA_Abort_IT+0x290>
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	4a69      	ldr	r2, [pc, #420]	; (8004868 <HAL_DMA_Abort_IT+0x3b0>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d040      	beq.n	8004748 <HAL_DMA_Abort_IT+0x290>
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	4a68      	ldr	r2, [pc, #416]	; (800486c <HAL_DMA_Abort_IT+0x3b4>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d03b      	beq.n	8004748 <HAL_DMA_Abort_IT+0x290>
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	4a66      	ldr	r2, [pc, #408]	; (8004870 <HAL_DMA_Abort_IT+0x3b8>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d036      	beq.n	8004748 <HAL_DMA_Abort_IT+0x290>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	4a65      	ldr	r2, [pc, #404]	; (8004874 <HAL_DMA_Abort_IT+0x3bc>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d031      	beq.n	8004748 <HAL_DMA_Abort_IT+0x290>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	4a63      	ldr	r2, [pc, #396]	; (8004878 <HAL_DMA_Abort_IT+0x3c0>)
 80046ea:	4293      	cmp	r3, r2
 80046ec:	d02c      	beq.n	8004748 <HAL_DMA_Abort_IT+0x290>
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	4a62      	ldr	r2, [pc, #392]	; (800487c <HAL_DMA_Abort_IT+0x3c4>)
 80046f4:	4293      	cmp	r3, r2
 80046f6:	d027      	beq.n	8004748 <HAL_DMA_Abort_IT+0x290>
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	4a60      	ldr	r2, [pc, #384]	; (8004880 <HAL_DMA_Abort_IT+0x3c8>)
 80046fe:	4293      	cmp	r3, r2
 8004700:	d022      	beq.n	8004748 <HAL_DMA_Abort_IT+0x290>
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	4a5f      	ldr	r2, [pc, #380]	; (8004884 <HAL_DMA_Abort_IT+0x3cc>)
 8004708:	4293      	cmp	r3, r2
 800470a:	d01d      	beq.n	8004748 <HAL_DMA_Abort_IT+0x290>
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4a5d      	ldr	r2, [pc, #372]	; (8004888 <HAL_DMA_Abort_IT+0x3d0>)
 8004712:	4293      	cmp	r3, r2
 8004714:	d018      	beq.n	8004748 <HAL_DMA_Abort_IT+0x290>
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	4a5c      	ldr	r2, [pc, #368]	; (800488c <HAL_DMA_Abort_IT+0x3d4>)
 800471c:	4293      	cmp	r3, r2
 800471e:	d013      	beq.n	8004748 <HAL_DMA_Abort_IT+0x290>
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	4a5a      	ldr	r2, [pc, #360]	; (8004890 <HAL_DMA_Abort_IT+0x3d8>)
 8004726:	4293      	cmp	r3, r2
 8004728:	d00e      	beq.n	8004748 <HAL_DMA_Abort_IT+0x290>
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	4a59      	ldr	r2, [pc, #356]	; (8004894 <HAL_DMA_Abort_IT+0x3dc>)
 8004730:	4293      	cmp	r3, r2
 8004732:	d009      	beq.n	8004748 <HAL_DMA_Abort_IT+0x290>
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	4a57      	ldr	r2, [pc, #348]	; (8004898 <HAL_DMA_Abort_IT+0x3e0>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d004      	beq.n	8004748 <HAL_DMA_Abort_IT+0x290>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	4a56      	ldr	r2, [pc, #344]	; (800489c <HAL_DMA_Abort_IT+0x3e4>)
 8004744:	4293      	cmp	r3, r2
 8004746:	d108      	bne.n	800475a <HAL_DMA_Abort_IT+0x2a2>
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	681a      	ldr	r2, [r3, #0]
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f022 0201 	bic.w	r2, r2, #1
 8004756:	601a      	str	r2, [r3, #0]
 8004758:	e007      	b.n	800476a <HAL_DMA_Abort_IT+0x2b2>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	681a      	ldr	r2, [r3, #0]
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f022 0201 	bic.w	r2, r2, #1
 8004768:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	4a3c      	ldr	r2, [pc, #240]	; (8004860 <HAL_DMA_Abort_IT+0x3a8>)
 8004770:	4293      	cmp	r3, r2
 8004772:	d072      	beq.n	800485a <HAL_DMA_Abort_IT+0x3a2>
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	4a3a      	ldr	r2, [pc, #232]	; (8004864 <HAL_DMA_Abort_IT+0x3ac>)
 800477a:	4293      	cmp	r3, r2
 800477c:	d06d      	beq.n	800485a <HAL_DMA_Abort_IT+0x3a2>
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	4a39      	ldr	r2, [pc, #228]	; (8004868 <HAL_DMA_Abort_IT+0x3b0>)
 8004784:	4293      	cmp	r3, r2
 8004786:	d068      	beq.n	800485a <HAL_DMA_Abort_IT+0x3a2>
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	4a37      	ldr	r2, [pc, #220]	; (800486c <HAL_DMA_Abort_IT+0x3b4>)
 800478e:	4293      	cmp	r3, r2
 8004790:	d063      	beq.n	800485a <HAL_DMA_Abort_IT+0x3a2>
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4a36      	ldr	r2, [pc, #216]	; (8004870 <HAL_DMA_Abort_IT+0x3b8>)
 8004798:	4293      	cmp	r3, r2
 800479a:	d05e      	beq.n	800485a <HAL_DMA_Abort_IT+0x3a2>
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	4a34      	ldr	r2, [pc, #208]	; (8004874 <HAL_DMA_Abort_IT+0x3bc>)
 80047a2:	4293      	cmp	r3, r2
 80047a4:	d059      	beq.n	800485a <HAL_DMA_Abort_IT+0x3a2>
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	4a33      	ldr	r2, [pc, #204]	; (8004878 <HAL_DMA_Abort_IT+0x3c0>)
 80047ac:	4293      	cmp	r3, r2
 80047ae:	d054      	beq.n	800485a <HAL_DMA_Abort_IT+0x3a2>
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4a31      	ldr	r2, [pc, #196]	; (800487c <HAL_DMA_Abort_IT+0x3c4>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d04f      	beq.n	800485a <HAL_DMA_Abort_IT+0x3a2>
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	4a30      	ldr	r2, [pc, #192]	; (8004880 <HAL_DMA_Abort_IT+0x3c8>)
 80047c0:	4293      	cmp	r3, r2
 80047c2:	d04a      	beq.n	800485a <HAL_DMA_Abort_IT+0x3a2>
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4a2e      	ldr	r2, [pc, #184]	; (8004884 <HAL_DMA_Abort_IT+0x3cc>)
 80047ca:	4293      	cmp	r3, r2
 80047cc:	d045      	beq.n	800485a <HAL_DMA_Abort_IT+0x3a2>
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	4a2d      	ldr	r2, [pc, #180]	; (8004888 <HAL_DMA_Abort_IT+0x3d0>)
 80047d4:	4293      	cmp	r3, r2
 80047d6:	d040      	beq.n	800485a <HAL_DMA_Abort_IT+0x3a2>
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	4a2b      	ldr	r2, [pc, #172]	; (800488c <HAL_DMA_Abort_IT+0x3d4>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d03b      	beq.n	800485a <HAL_DMA_Abort_IT+0x3a2>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	4a2a      	ldr	r2, [pc, #168]	; (8004890 <HAL_DMA_Abort_IT+0x3d8>)
 80047e8:	4293      	cmp	r3, r2
 80047ea:	d036      	beq.n	800485a <HAL_DMA_Abort_IT+0x3a2>
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4a28      	ldr	r2, [pc, #160]	; (8004894 <HAL_DMA_Abort_IT+0x3dc>)
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d031      	beq.n	800485a <HAL_DMA_Abort_IT+0x3a2>
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	4a27      	ldr	r2, [pc, #156]	; (8004898 <HAL_DMA_Abort_IT+0x3e0>)
 80047fc:	4293      	cmp	r3, r2
 80047fe:	d02c      	beq.n	800485a <HAL_DMA_Abort_IT+0x3a2>
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	4a25      	ldr	r2, [pc, #148]	; (800489c <HAL_DMA_Abort_IT+0x3e4>)
 8004806:	4293      	cmp	r3, r2
 8004808:	d027      	beq.n	800485a <HAL_DMA_Abort_IT+0x3a2>
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	4a24      	ldr	r2, [pc, #144]	; (80048a0 <HAL_DMA_Abort_IT+0x3e8>)
 8004810:	4293      	cmp	r3, r2
 8004812:	d022      	beq.n	800485a <HAL_DMA_Abort_IT+0x3a2>
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	4a22      	ldr	r2, [pc, #136]	; (80048a4 <HAL_DMA_Abort_IT+0x3ec>)
 800481a:	4293      	cmp	r3, r2
 800481c:	d01d      	beq.n	800485a <HAL_DMA_Abort_IT+0x3a2>
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	4a21      	ldr	r2, [pc, #132]	; (80048a8 <HAL_DMA_Abort_IT+0x3f0>)
 8004824:	4293      	cmp	r3, r2
 8004826:	d018      	beq.n	800485a <HAL_DMA_Abort_IT+0x3a2>
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	4a1f      	ldr	r2, [pc, #124]	; (80048ac <HAL_DMA_Abort_IT+0x3f4>)
 800482e:	4293      	cmp	r3, r2
 8004830:	d013      	beq.n	800485a <HAL_DMA_Abort_IT+0x3a2>
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	4a1e      	ldr	r2, [pc, #120]	; (80048b0 <HAL_DMA_Abort_IT+0x3f8>)
 8004838:	4293      	cmp	r3, r2
 800483a:	d00e      	beq.n	800485a <HAL_DMA_Abort_IT+0x3a2>
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	4a1c      	ldr	r2, [pc, #112]	; (80048b4 <HAL_DMA_Abort_IT+0x3fc>)
 8004842:	4293      	cmp	r3, r2
 8004844:	d009      	beq.n	800485a <HAL_DMA_Abort_IT+0x3a2>
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	4a1b      	ldr	r2, [pc, #108]	; (80048b8 <HAL_DMA_Abort_IT+0x400>)
 800484c:	4293      	cmp	r3, r2
 800484e:	d004      	beq.n	800485a <HAL_DMA_Abort_IT+0x3a2>
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	4a19      	ldr	r2, [pc, #100]	; (80048bc <HAL_DMA_Abort_IT+0x404>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d132      	bne.n	80048c0 <HAL_DMA_Abort_IT+0x408>
 800485a:	2301      	movs	r3, #1
 800485c:	e031      	b.n	80048c2 <HAL_DMA_Abort_IT+0x40a>
 800485e:	bf00      	nop
 8004860:	40020010 	.word	0x40020010
 8004864:	40020028 	.word	0x40020028
 8004868:	40020040 	.word	0x40020040
 800486c:	40020058 	.word	0x40020058
 8004870:	40020070 	.word	0x40020070
 8004874:	40020088 	.word	0x40020088
 8004878:	400200a0 	.word	0x400200a0
 800487c:	400200b8 	.word	0x400200b8
 8004880:	40020410 	.word	0x40020410
 8004884:	40020428 	.word	0x40020428
 8004888:	40020440 	.word	0x40020440
 800488c:	40020458 	.word	0x40020458
 8004890:	40020470 	.word	0x40020470
 8004894:	40020488 	.word	0x40020488
 8004898:	400204a0 	.word	0x400204a0
 800489c:	400204b8 	.word	0x400204b8
 80048a0:	58025408 	.word	0x58025408
 80048a4:	5802541c 	.word	0x5802541c
 80048a8:	58025430 	.word	0x58025430
 80048ac:	58025444 	.word	0x58025444
 80048b0:	58025458 	.word	0x58025458
 80048b4:	5802546c 	.word	0x5802546c
 80048b8:	58025480 	.word	0x58025480
 80048bc:	58025494 	.word	0x58025494
 80048c0:	2300      	movs	r3, #0
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d028      	beq.n	8004918 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80048ca:	681a      	ldr	r2, [r3, #0]
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80048d0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80048d4:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048da:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048e0:	f003 031f 	and.w	r3, r3, #31
 80048e4:	2201      	movs	r2, #1
 80048e6:	409a      	lsls	r2, r3
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80048f0:	687a      	ldr	r2, [r7, #4]
 80048f2:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80048f4:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d00c      	beq.n	8004918 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004902:	681a      	ldr	r2, [r3, #0]
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004908:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800490c:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004912:	687a      	ldr	r2, [r7, #4]
 8004914:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8004916:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2201      	movs	r2, #1
 800491c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2200      	movs	r2, #0
 8004924:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800492c:	2b00      	cmp	r3, #0
 800492e:	d003      	beq.n	8004938 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004934:	6878      	ldr	r0, [r7, #4]
 8004936:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8004938:	2300      	movs	r3, #0
}
 800493a:	4618      	mov	r0, r3
 800493c:	3710      	adds	r7, #16
 800493e:	46bd      	mov	sp, r7
 8004940:	bd80      	pop	{r7, pc}
 8004942:	bf00      	nop

08004944 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004944:	b480      	push	{r7}
 8004946:	b087      	sub	sp, #28
 8004948:	af00      	add	r7, sp, #0
 800494a:	60f8      	str	r0, [r7, #12]
 800494c:	60b9      	str	r1, [r7, #8]
 800494e:	607a      	str	r2, [r7, #4]
 8004950:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004956:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800495c:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4a7f      	ldr	r2, [pc, #508]	; (8004b60 <DMA_SetConfig+0x21c>)
 8004964:	4293      	cmp	r3, r2
 8004966:	d072      	beq.n	8004a4e <DMA_SetConfig+0x10a>
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	4a7d      	ldr	r2, [pc, #500]	; (8004b64 <DMA_SetConfig+0x220>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d06d      	beq.n	8004a4e <DMA_SetConfig+0x10a>
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	4a7c      	ldr	r2, [pc, #496]	; (8004b68 <DMA_SetConfig+0x224>)
 8004978:	4293      	cmp	r3, r2
 800497a:	d068      	beq.n	8004a4e <DMA_SetConfig+0x10a>
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4a7a      	ldr	r2, [pc, #488]	; (8004b6c <DMA_SetConfig+0x228>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d063      	beq.n	8004a4e <DMA_SetConfig+0x10a>
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	4a79      	ldr	r2, [pc, #484]	; (8004b70 <DMA_SetConfig+0x22c>)
 800498c:	4293      	cmp	r3, r2
 800498e:	d05e      	beq.n	8004a4e <DMA_SetConfig+0x10a>
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4a77      	ldr	r2, [pc, #476]	; (8004b74 <DMA_SetConfig+0x230>)
 8004996:	4293      	cmp	r3, r2
 8004998:	d059      	beq.n	8004a4e <DMA_SetConfig+0x10a>
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	4a76      	ldr	r2, [pc, #472]	; (8004b78 <DMA_SetConfig+0x234>)
 80049a0:	4293      	cmp	r3, r2
 80049a2:	d054      	beq.n	8004a4e <DMA_SetConfig+0x10a>
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	4a74      	ldr	r2, [pc, #464]	; (8004b7c <DMA_SetConfig+0x238>)
 80049aa:	4293      	cmp	r3, r2
 80049ac:	d04f      	beq.n	8004a4e <DMA_SetConfig+0x10a>
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	4a73      	ldr	r2, [pc, #460]	; (8004b80 <DMA_SetConfig+0x23c>)
 80049b4:	4293      	cmp	r3, r2
 80049b6:	d04a      	beq.n	8004a4e <DMA_SetConfig+0x10a>
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	4a71      	ldr	r2, [pc, #452]	; (8004b84 <DMA_SetConfig+0x240>)
 80049be:	4293      	cmp	r3, r2
 80049c0:	d045      	beq.n	8004a4e <DMA_SetConfig+0x10a>
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	4a70      	ldr	r2, [pc, #448]	; (8004b88 <DMA_SetConfig+0x244>)
 80049c8:	4293      	cmp	r3, r2
 80049ca:	d040      	beq.n	8004a4e <DMA_SetConfig+0x10a>
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	4a6e      	ldr	r2, [pc, #440]	; (8004b8c <DMA_SetConfig+0x248>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d03b      	beq.n	8004a4e <DMA_SetConfig+0x10a>
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	4a6d      	ldr	r2, [pc, #436]	; (8004b90 <DMA_SetConfig+0x24c>)
 80049dc:	4293      	cmp	r3, r2
 80049de:	d036      	beq.n	8004a4e <DMA_SetConfig+0x10a>
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	4a6b      	ldr	r2, [pc, #428]	; (8004b94 <DMA_SetConfig+0x250>)
 80049e6:	4293      	cmp	r3, r2
 80049e8:	d031      	beq.n	8004a4e <DMA_SetConfig+0x10a>
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	4a6a      	ldr	r2, [pc, #424]	; (8004b98 <DMA_SetConfig+0x254>)
 80049f0:	4293      	cmp	r3, r2
 80049f2:	d02c      	beq.n	8004a4e <DMA_SetConfig+0x10a>
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	4a68      	ldr	r2, [pc, #416]	; (8004b9c <DMA_SetConfig+0x258>)
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d027      	beq.n	8004a4e <DMA_SetConfig+0x10a>
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	4a67      	ldr	r2, [pc, #412]	; (8004ba0 <DMA_SetConfig+0x25c>)
 8004a04:	4293      	cmp	r3, r2
 8004a06:	d022      	beq.n	8004a4e <DMA_SetConfig+0x10a>
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	4a65      	ldr	r2, [pc, #404]	; (8004ba4 <DMA_SetConfig+0x260>)
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d01d      	beq.n	8004a4e <DMA_SetConfig+0x10a>
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	4a64      	ldr	r2, [pc, #400]	; (8004ba8 <DMA_SetConfig+0x264>)
 8004a18:	4293      	cmp	r3, r2
 8004a1a:	d018      	beq.n	8004a4e <DMA_SetConfig+0x10a>
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	4a62      	ldr	r2, [pc, #392]	; (8004bac <DMA_SetConfig+0x268>)
 8004a22:	4293      	cmp	r3, r2
 8004a24:	d013      	beq.n	8004a4e <DMA_SetConfig+0x10a>
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	4a61      	ldr	r2, [pc, #388]	; (8004bb0 <DMA_SetConfig+0x26c>)
 8004a2c:	4293      	cmp	r3, r2
 8004a2e:	d00e      	beq.n	8004a4e <DMA_SetConfig+0x10a>
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	4a5f      	ldr	r2, [pc, #380]	; (8004bb4 <DMA_SetConfig+0x270>)
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d009      	beq.n	8004a4e <DMA_SetConfig+0x10a>
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	4a5e      	ldr	r2, [pc, #376]	; (8004bb8 <DMA_SetConfig+0x274>)
 8004a40:	4293      	cmp	r3, r2
 8004a42:	d004      	beq.n	8004a4e <DMA_SetConfig+0x10a>
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	4a5c      	ldr	r2, [pc, #368]	; (8004bbc <DMA_SetConfig+0x278>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d101      	bne.n	8004a52 <DMA_SetConfig+0x10e>
 8004a4e:	2301      	movs	r3, #1
 8004a50:	e000      	b.n	8004a54 <DMA_SetConfig+0x110>
 8004a52:	2300      	movs	r3, #0
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d00d      	beq.n	8004a74 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004a5c:	68fa      	ldr	r2, [r7, #12]
 8004a5e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8004a60:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d004      	beq.n	8004a74 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a6e:	68fa      	ldr	r2, [r7, #12]
 8004a70:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8004a72:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	4a39      	ldr	r2, [pc, #228]	; (8004b60 <DMA_SetConfig+0x21c>)
 8004a7a:	4293      	cmp	r3, r2
 8004a7c:	d04a      	beq.n	8004b14 <DMA_SetConfig+0x1d0>
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	4a38      	ldr	r2, [pc, #224]	; (8004b64 <DMA_SetConfig+0x220>)
 8004a84:	4293      	cmp	r3, r2
 8004a86:	d045      	beq.n	8004b14 <DMA_SetConfig+0x1d0>
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	4a36      	ldr	r2, [pc, #216]	; (8004b68 <DMA_SetConfig+0x224>)
 8004a8e:	4293      	cmp	r3, r2
 8004a90:	d040      	beq.n	8004b14 <DMA_SetConfig+0x1d0>
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	4a35      	ldr	r2, [pc, #212]	; (8004b6c <DMA_SetConfig+0x228>)
 8004a98:	4293      	cmp	r3, r2
 8004a9a:	d03b      	beq.n	8004b14 <DMA_SetConfig+0x1d0>
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	4a33      	ldr	r2, [pc, #204]	; (8004b70 <DMA_SetConfig+0x22c>)
 8004aa2:	4293      	cmp	r3, r2
 8004aa4:	d036      	beq.n	8004b14 <DMA_SetConfig+0x1d0>
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	4a32      	ldr	r2, [pc, #200]	; (8004b74 <DMA_SetConfig+0x230>)
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d031      	beq.n	8004b14 <DMA_SetConfig+0x1d0>
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	4a30      	ldr	r2, [pc, #192]	; (8004b78 <DMA_SetConfig+0x234>)
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d02c      	beq.n	8004b14 <DMA_SetConfig+0x1d0>
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	4a2f      	ldr	r2, [pc, #188]	; (8004b7c <DMA_SetConfig+0x238>)
 8004ac0:	4293      	cmp	r3, r2
 8004ac2:	d027      	beq.n	8004b14 <DMA_SetConfig+0x1d0>
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	4a2d      	ldr	r2, [pc, #180]	; (8004b80 <DMA_SetConfig+0x23c>)
 8004aca:	4293      	cmp	r3, r2
 8004acc:	d022      	beq.n	8004b14 <DMA_SetConfig+0x1d0>
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	4a2c      	ldr	r2, [pc, #176]	; (8004b84 <DMA_SetConfig+0x240>)
 8004ad4:	4293      	cmp	r3, r2
 8004ad6:	d01d      	beq.n	8004b14 <DMA_SetConfig+0x1d0>
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	4a2a      	ldr	r2, [pc, #168]	; (8004b88 <DMA_SetConfig+0x244>)
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d018      	beq.n	8004b14 <DMA_SetConfig+0x1d0>
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	4a29      	ldr	r2, [pc, #164]	; (8004b8c <DMA_SetConfig+0x248>)
 8004ae8:	4293      	cmp	r3, r2
 8004aea:	d013      	beq.n	8004b14 <DMA_SetConfig+0x1d0>
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	4a27      	ldr	r2, [pc, #156]	; (8004b90 <DMA_SetConfig+0x24c>)
 8004af2:	4293      	cmp	r3, r2
 8004af4:	d00e      	beq.n	8004b14 <DMA_SetConfig+0x1d0>
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	4a26      	ldr	r2, [pc, #152]	; (8004b94 <DMA_SetConfig+0x250>)
 8004afc:	4293      	cmp	r3, r2
 8004afe:	d009      	beq.n	8004b14 <DMA_SetConfig+0x1d0>
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	4a24      	ldr	r2, [pc, #144]	; (8004b98 <DMA_SetConfig+0x254>)
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d004      	beq.n	8004b14 <DMA_SetConfig+0x1d0>
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	4a23      	ldr	r2, [pc, #140]	; (8004b9c <DMA_SetConfig+0x258>)
 8004b10:	4293      	cmp	r3, r2
 8004b12:	d101      	bne.n	8004b18 <DMA_SetConfig+0x1d4>
 8004b14:	2301      	movs	r3, #1
 8004b16:	e000      	b.n	8004b1a <DMA_SetConfig+0x1d6>
 8004b18:	2300      	movs	r3, #0
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d059      	beq.n	8004bd2 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b22:	f003 031f 	and.w	r3, r3, #31
 8004b26:	223f      	movs	r2, #63	; 0x3f
 8004b28:	409a      	lsls	r2, r3
 8004b2a:	697b      	ldr	r3, [r7, #20]
 8004b2c:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	681a      	ldr	r2, [r3, #0]
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004b3c:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	683a      	ldr	r2, [r7, #0]
 8004b44:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	689b      	ldr	r3, [r3, #8]
 8004b4a:	2b40      	cmp	r3, #64	; 0x40
 8004b4c:	d138      	bne.n	8004bc0 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	687a      	ldr	r2, [r7, #4]
 8004b54:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	68ba      	ldr	r2, [r7, #8]
 8004b5c:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8004b5e:	e086      	b.n	8004c6e <DMA_SetConfig+0x32a>
 8004b60:	40020010 	.word	0x40020010
 8004b64:	40020028 	.word	0x40020028
 8004b68:	40020040 	.word	0x40020040
 8004b6c:	40020058 	.word	0x40020058
 8004b70:	40020070 	.word	0x40020070
 8004b74:	40020088 	.word	0x40020088
 8004b78:	400200a0 	.word	0x400200a0
 8004b7c:	400200b8 	.word	0x400200b8
 8004b80:	40020410 	.word	0x40020410
 8004b84:	40020428 	.word	0x40020428
 8004b88:	40020440 	.word	0x40020440
 8004b8c:	40020458 	.word	0x40020458
 8004b90:	40020470 	.word	0x40020470
 8004b94:	40020488 	.word	0x40020488
 8004b98:	400204a0 	.word	0x400204a0
 8004b9c:	400204b8 	.word	0x400204b8
 8004ba0:	58025408 	.word	0x58025408
 8004ba4:	5802541c 	.word	0x5802541c
 8004ba8:	58025430 	.word	0x58025430
 8004bac:	58025444 	.word	0x58025444
 8004bb0:	58025458 	.word	0x58025458
 8004bb4:	5802546c 	.word	0x5802546c
 8004bb8:	58025480 	.word	0x58025480
 8004bbc:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	68ba      	ldr	r2, [r7, #8]
 8004bc6:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	687a      	ldr	r2, [r7, #4]
 8004bce:	60da      	str	r2, [r3, #12]
}
 8004bd0:	e04d      	b.n	8004c6e <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	4a29      	ldr	r2, [pc, #164]	; (8004c7c <DMA_SetConfig+0x338>)
 8004bd8:	4293      	cmp	r3, r2
 8004bda:	d022      	beq.n	8004c22 <DMA_SetConfig+0x2de>
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	4a27      	ldr	r2, [pc, #156]	; (8004c80 <DMA_SetConfig+0x33c>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d01d      	beq.n	8004c22 <DMA_SetConfig+0x2de>
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	4a26      	ldr	r2, [pc, #152]	; (8004c84 <DMA_SetConfig+0x340>)
 8004bec:	4293      	cmp	r3, r2
 8004bee:	d018      	beq.n	8004c22 <DMA_SetConfig+0x2de>
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	4a24      	ldr	r2, [pc, #144]	; (8004c88 <DMA_SetConfig+0x344>)
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d013      	beq.n	8004c22 <DMA_SetConfig+0x2de>
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	4a23      	ldr	r2, [pc, #140]	; (8004c8c <DMA_SetConfig+0x348>)
 8004c00:	4293      	cmp	r3, r2
 8004c02:	d00e      	beq.n	8004c22 <DMA_SetConfig+0x2de>
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	4a21      	ldr	r2, [pc, #132]	; (8004c90 <DMA_SetConfig+0x34c>)
 8004c0a:	4293      	cmp	r3, r2
 8004c0c:	d009      	beq.n	8004c22 <DMA_SetConfig+0x2de>
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	4a20      	ldr	r2, [pc, #128]	; (8004c94 <DMA_SetConfig+0x350>)
 8004c14:	4293      	cmp	r3, r2
 8004c16:	d004      	beq.n	8004c22 <DMA_SetConfig+0x2de>
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	4a1e      	ldr	r2, [pc, #120]	; (8004c98 <DMA_SetConfig+0x354>)
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d101      	bne.n	8004c26 <DMA_SetConfig+0x2e2>
 8004c22:	2301      	movs	r3, #1
 8004c24:	e000      	b.n	8004c28 <DMA_SetConfig+0x2e4>
 8004c26:	2300      	movs	r3, #0
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d020      	beq.n	8004c6e <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c30:	f003 031f 	and.w	r3, r3, #31
 8004c34:	2201      	movs	r2, #1
 8004c36:	409a      	lsls	r2, r3
 8004c38:	693b      	ldr	r3, [r7, #16]
 8004c3a:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	683a      	ldr	r2, [r7, #0]
 8004c42:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	689b      	ldr	r3, [r3, #8]
 8004c48:	2b40      	cmp	r3, #64	; 0x40
 8004c4a:	d108      	bne.n	8004c5e <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	687a      	ldr	r2, [r7, #4]
 8004c52:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	68ba      	ldr	r2, [r7, #8]
 8004c5a:	60da      	str	r2, [r3, #12]
}
 8004c5c:	e007      	b.n	8004c6e <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	68ba      	ldr	r2, [r7, #8]
 8004c64:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	687a      	ldr	r2, [r7, #4]
 8004c6c:	60da      	str	r2, [r3, #12]
}
 8004c6e:	bf00      	nop
 8004c70:	371c      	adds	r7, #28
 8004c72:	46bd      	mov	sp, r7
 8004c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c78:	4770      	bx	lr
 8004c7a:	bf00      	nop
 8004c7c:	58025408 	.word	0x58025408
 8004c80:	5802541c 	.word	0x5802541c
 8004c84:	58025430 	.word	0x58025430
 8004c88:	58025444 	.word	0x58025444
 8004c8c:	58025458 	.word	0x58025458
 8004c90:	5802546c 	.word	0x5802546c
 8004c94:	58025480 	.word	0x58025480
 8004c98:	58025494 	.word	0x58025494

08004c9c <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	b085      	sub	sp, #20
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	4a42      	ldr	r2, [pc, #264]	; (8004db4 <DMA_CalcBaseAndBitshift+0x118>)
 8004caa:	4293      	cmp	r3, r2
 8004cac:	d04a      	beq.n	8004d44 <DMA_CalcBaseAndBitshift+0xa8>
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	4a41      	ldr	r2, [pc, #260]	; (8004db8 <DMA_CalcBaseAndBitshift+0x11c>)
 8004cb4:	4293      	cmp	r3, r2
 8004cb6:	d045      	beq.n	8004d44 <DMA_CalcBaseAndBitshift+0xa8>
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	4a3f      	ldr	r2, [pc, #252]	; (8004dbc <DMA_CalcBaseAndBitshift+0x120>)
 8004cbe:	4293      	cmp	r3, r2
 8004cc0:	d040      	beq.n	8004d44 <DMA_CalcBaseAndBitshift+0xa8>
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	4a3e      	ldr	r2, [pc, #248]	; (8004dc0 <DMA_CalcBaseAndBitshift+0x124>)
 8004cc8:	4293      	cmp	r3, r2
 8004cca:	d03b      	beq.n	8004d44 <DMA_CalcBaseAndBitshift+0xa8>
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	4a3c      	ldr	r2, [pc, #240]	; (8004dc4 <DMA_CalcBaseAndBitshift+0x128>)
 8004cd2:	4293      	cmp	r3, r2
 8004cd4:	d036      	beq.n	8004d44 <DMA_CalcBaseAndBitshift+0xa8>
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	4a3b      	ldr	r2, [pc, #236]	; (8004dc8 <DMA_CalcBaseAndBitshift+0x12c>)
 8004cdc:	4293      	cmp	r3, r2
 8004cde:	d031      	beq.n	8004d44 <DMA_CalcBaseAndBitshift+0xa8>
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	4a39      	ldr	r2, [pc, #228]	; (8004dcc <DMA_CalcBaseAndBitshift+0x130>)
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	d02c      	beq.n	8004d44 <DMA_CalcBaseAndBitshift+0xa8>
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	4a38      	ldr	r2, [pc, #224]	; (8004dd0 <DMA_CalcBaseAndBitshift+0x134>)
 8004cf0:	4293      	cmp	r3, r2
 8004cf2:	d027      	beq.n	8004d44 <DMA_CalcBaseAndBitshift+0xa8>
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	4a36      	ldr	r2, [pc, #216]	; (8004dd4 <DMA_CalcBaseAndBitshift+0x138>)
 8004cfa:	4293      	cmp	r3, r2
 8004cfc:	d022      	beq.n	8004d44 <DMA_CalcBaseAndBitshift+0xa8>
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	4a35      	ldr	r2, [pc, #212]	; (8004dd8 <DMA_CalcBaseAndBitshift+0x13c>)
 8004d04:	4293      	cmp	r3, r2
 8004d06:	d01d      	beq.n	8004d44 <DMA_CalcBaseAndBitshift+0xa8>
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	4a33      	ldr	r2, [pc, #204]	; (8004ddc <DMA_CalcBaseAndBitshift+0x140>)
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d018      	beq.n	8004d44 <DMA_CalcBaseAndBitshift+0xa8>
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	4a32      	ldr	r2, [pc, #200]	; (8004de0 <DMA_CalcBaseAndBitshift+0x144>)
 8004d18:	4293      	cmp	r3, r2
 8004d1a:	d013      	beq.n	8004d44 <DMA_CalcBaseAndBitshift+0xa8>
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	4a30      	ldr	r2, [pc, #192]	; (8004de4 <DMA_CalcBaseAndBitshift+0x148>)
 8004d22:	4293      	cmp	r3, r2
 8004d24:	d00e      	beq.n	8004d44 <DMA_CalcBaseAndBitshift+0xa8>
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	4a2f      	ldr	r2, [pc, #188]	; (8004de8 <DMA_CalcBaseAndBitshift+0x14c>)
 8004d2c:	4293      	cmp	r3, r2
 8004d2e:	d009      	beq.n	8004d44 <DMA_CalcBaseAndBitshift+0xa8>
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	4a2d      	ldr	r2, [pc, #180]	; (8004dec <DMA_CalcBaseAndBitshift+0x150>)
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d004      	beq.n	8004d44 <DMA_CalcBaseAndBitshift+0xa8>
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	4a2c      	ldr	r2, [pc, #176]	; (8004df0 <DMA_CalcBaseAndBitshift+0x154>)
 8004d40:	4293      	cmp	r3, r2
 8004d42:	d101      	bne.n	8004d48 <DMA_CalcBaseAndBitshift+0xac>
 8004d44:	2301      	movs	r3, #1
 8004d46:	e000      	b.n	8004d4a <DMA_CalcBaseAndBitshift+0xae>
 8004d48:	2300      	movs	r3, #0
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d024      	beq.n	8004d98 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	b2db      	uxtb	r3, r3
 8004d54:	3b10      	subs	r3, #16
 8004d56:	4a27      	ldr	r2, [pc, #156]	; (8004df4 <DMA_CalcBaseAndBitshift+0x158>)
 8004d58:	fba2 2303 	umull	r2, r3, r2, r3
 8004d5c:	091b      	lsrs	r3, r3, #4
 8004d5e:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	f003 0307 	and.w	r3, r3, #7
 8004d66:	4a24      	ldr	r2, [pc, #144]	; (8004df8 <DMA_CalcBaseAndBitshift+0x15c>)
 8004d68:	5cd3      	ldrb	r3, [r2, r3]
 8004d6a:	461a      	mov	r2, r3
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	2b03      	cmp	r3, #3
 8004d74:	d908      	bls.n	8004d88 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	461a      	mov	r2, r3
 8004d7c:	4b1f      	ldr	r3, [pc, #124]	; (8004dfc <DMA_CalcBaseAndBitshift+0x160>)
 8004d7e:	4013      	ands	r3, r2
 8004d80:	1d1a      	adds	r2, r3, #4
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	659a      	str	r2, [r3, #88]	; 0x58
 8004d86:	e00d      	b.n	8004da4 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	461a      	mov	r2, r3
 8004d8e:	4b1b      	ldr	r3, [pc, #108]	; (8004dfc <DMA_CalcBaseAndBitshift+0x160>)
 8004d90:	4013      	ands	r3, r2
 8004d92:	687a      	ldr	r2, [r7, #4]
 8004d94:	6593      	str	r3, [r2, #88]	; 0x58
 8004d96:	e005      	b.n	8004da4 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004da8:	4618      	mov	r0, r3
 8004daa:	3714      	adds	r7, #20
 8004dac:	46bd      	mov	sp, r7
 8004dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db2:	4770      	bx	lr
 8004db4:	40020010 	.word	0x40020010
 8004db8:	40020028 	.word	0x40020028
 8004dbc:	40020040 	.word	0x40020040
 8004dc0:	40020058 	.word	0x40020058
 8004dc4:	40020070 	.word	0x40020070
 8004dc8:	40020088 	.word	0x40020088
 8004dcc:	400200a0 	.word	0x400200a0
 8004dd0:	400200b8 	.word	0x400200b8
 8004dd4:	40020410 	.word	0x40020410
 8004dd8:	40020428 	.word	0x40020428
 8004ddc:	40020440 	.word	0x40020440
 8004de0:	40020458 	.word	0x40020458
 8004de4:	40020470 	.word	0x40020470
 8004de8:	40020488 	.word	0x40020488
 8004dec:	400204a0 	.word	0x400204a0
 8004df0:	400204b8 	.word	0x400204b8
 8004df4:	aaaaaaab 	.word	0xaaaaaaab
 8004df8:	08012d98 	.word	0x08012d98
 8004dfc:	fffffc00 	.word	0xfffffc00

08004e00 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004e00:	b480      	push	{r7}
 8004e02:	b085      	sub	sp, #20
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004e08:	2300      	movs	r3, #0
 8004e0a:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	699b      	ldr	r3, [r3, #24]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d120      	bne.n	8004e56 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e18:	2b03      	cmp	r3, #3
 8004e1a:	d858      	bhi.n	8004ece <DMA_CheckFifoParam+0xce>
 8004e1c:	a201      	add	r2, pc, #4	; (adr r2, 8004e24 <DMA_CheckFifoParam+0x24>)
 8004e1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e22:	bf00      	nop
 8004e24:	08004e35 	.word	0x08004e35
 8004e28:	08004e47 	.word	0x08004e47
 8004e2c:	08004e35 	.word	0x08004e35
 8004e30:	08004ecf 	.word	0x08004ecf
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e38:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d048      	beq.n	8004ed2 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8004e40:	2301      	movs	r3, #1
 8004e42:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004e44:	e045      	b.n	8004ed2 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e4a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004e4e:	d142      	bne.n	8004ed6 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8004e50:	2301      	movs	r3, #1
 8004e52:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004e54:	e03f      	b.n	8004ed6 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	699b      	ldr	r3, [r3, #24]
 8004e5a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e5e:	d123      	bne.n	8004ea8 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e64:	2b03      	cmp	r3, #3
 8004e66:	d838      	bhi.n	8004eda <DMA_CheckFifoParam+0xda>
 8004e68:	a201      	add	r2, pc, #4	; (adr r2, 8004e70 <DMA_CheckFifoParam+0x70>)
 8004e6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e6e:	bf00      	nop
 8004e70:	08004e81 	.word	0x08004e81
 8004e74:	08004e87 	.word	0x08004e87
 8004e78:	08004e81 	.word	0x08004e81
 8004e7c:	08004e99 	.word	0x08004e99
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8004e80:	2301      	movs	r3, #1
 8004e82:	73fb      	strb	r3, [r7, #15]
        break;
 8004e84:	e030      	b.n	8004ee8 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e8a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d025      	beq.n	8004ede <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8004e92:	2301      	movs	r3, #1
 8004e94:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004e96:	e022      	b.n	8004ede <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e9c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004ea0:	d11f      	bne.n	8004ee2 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8004ea2:	2301      	movs	r3, #1
 8004ea4:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004ea6:	e01c      	b.n	8004ee2 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004eac:	2b02      	cmp	r3, #2
 8004eae:	d902      	bls.n	8004eb6 <DMA_CheckFifoParam+0xb6>
 8004eb0:	2b03      	cmp	r3, #3
 8004eb2:	d003      	beq.n	8004ebc <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8004eb4:	e018      	b.n	8004ee8 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	73fb      	strb	r3, [r7, #15]
        break;
 8004eba:	e015      	b.n	8004ee8 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ec0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d00e      	beq.n	8004ee6 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8004ec8:	2301      	movs	r3, #1
 8004eca:	73fb      	strb	r3, [r7, #15]
    break;
 8004ecc:	e00b      	b.n	8004ee6 <DMA_CheckFifoParam+0xe6>
        break;
 8004ece:	bf00      	nop
 8004ed0:	e00a      	b.n	8004ee8 <DMA_CheckFifoParam+0xe8>
        break;
 8004ed2:	bf00      	nop
 8004ed4:	e008      	b.n	8004ee8 <DMA_CheckFifoParam+0xe8>
        break;
 8004ed6:	bf00      	nop
 8004ed8:	e006      	b.n	8004ee8 <DMA_CheckFifoParam+0xe8>
        break;
 8004eda:	bf00      	nop
 8004edc:	e004      	b.n	8004ee8 <DMA_CheckFifoParam+0xe8>
        break;
 8004ede:	bf00      	nop
 8004ee0:	e002      	b.n	8004ee8 <DMA_CheckFifoParam+0xe8>
        break;
 8004ee2:	bf00      	nop
 8004ee4:	e000      	b.n	8004ee8 <DMA_CheckFifoParam+0xe8>
    break;
 8004ee6:	bf00      	nop
    }
  }

  return status;
 8004ee8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004eea:	4618      	mov	r0, r3
 8004eec:	3714      	adds	r7, #20
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef4:	4770      	bx	lr
 8004ef6:	bf00      	nop

08004ef8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004ef8:	b480      	push	{r7}
 8004efa:	b085      	sub	sp, #20
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	4a38      	ldr	r2, [pc, #224]	; (8004fec <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8004f0c:	4293      	cmp	r3, r2
 8004f0e:	d022      	beq.n	8004f56 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	4a36      	ldr	r2, [pc, #216]	; (8004ff0 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8004f16:	4293      	cmp	r3, r2
 8004f18:	d01d      	beq.n	8004f56 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	4a35      	ldr	r2, [pc, #212]	; (8004ff4 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8004f20:	4293      	cmp	r3, r2
 8004f22:	d018      	beq.n	8004f56 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	4a33      	ldr	r2, [pc, #204]	; (8004ff8 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8004f2a:	4293      	cmp	r3, r2
 8004f2c:	d013      	beq.n	8004f56 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	4a32      	ldr	r2, [pc, #200]	; (8004ffc <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8004f34:	4293      	cmp	r3, r2
 8004f36:	d00e      	beq.n	8004f56 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	4a30      	ldr	r2, [pc, #192]	; (8005000 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8004f3e:	4293      	cmp	r3, r2
 8004f40:	d009      	beq.n	8004f56 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	4a2f      	ldr	r2, [pc, #188]	; (8005004 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8004f48:	4293      	cmp	r3, r2
 8004f4a:	d004      	beq.n	8004f56 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	4a2d      	ldr	r2, [pc, #180]	; (8005008 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d101      	bne.n	8004f5a <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8004f56:	2301      	movs	r3, #1
 8004f58:	e000      	b.n	8004f5c <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d01a      	beq.n	8004f96 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	b2db      	uxtb	r3, r3
 8004f66:	3b08      	subs	r3, #8
 8004f68:	4a28      	ldr	r2, [pc, #160]	; (800500c <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8004f6a:	fba2 2303 	umull	r2, r3, r2, r3
 8004f6e:	091b      	lsrs	r3, r3, #4
 8004f70:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8004f72:	68fa      	ldr	r2, [r7, #12]
 8004f74:	4b26      	ldr	r3, [pc, #152]	; (8005010 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8004f76:	4413      	add	r3, r2
 8004f78:	009b      	lsls	r3, r3, #2
 8004f7a:	461a      	mov	r2, r3
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	4a24      	ldr	r2, [pc, #144]	; (8005014 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8004f84:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	f003 031f 	and.w	r3, r3, #31
 8004f8c:	2201      	movs	r2, #1
 8004f8e:	409a      	lsls	r2, r3
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8004f94:	e024      	b.n	8004fe0 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	b2db      	uxtb	r3, r3
 8004f9c:	3b10      	subs	r3, #16
 8004f9e:	4a1e      	ldr	r2, [pc, #120]	; (8005018 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8004fa0:	fba2 2303 	umull	r2, r3, r2, r3
 8004fa4:	091b      	lsrs	r3, r3, #4
 8004fa6:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8004fa8:	68bb      	ldr	r3, [r7, #8]
 8004faa:	4a1c      	ldr	r2, [pc, #112]	; (800501c <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8004fac:	4293      	cmp	r3, r2
 8004fae:	d806      	bhi.n	8004fbe <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8004fb0:	68bb      	ldr	r3, [r7, #8]
 8004fb2:	4a1b      	ldr	r2, [pc, #108]	; (8005020 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8004fb4:	4293      	cmp	r3, r2
 8004fb6:	d902      	bls.n	8004fbe <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	3308      	adds	r3, #8
 8004fbc:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8004fbe:	68fa      	ldr	r2, [r7, #12]
 8004fc0:	4b18      	ldr	r3, [pc, #96]	; (8005024 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8004fc2:	4413      	add	r3, r2
 8004fc4:	009b      	lsls	r3, r3, #2
 8004fc6:	461a      	mov	r2, r3
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	4a16      	ldr	r2, [pc, #88]	; (8005028 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8004fd0:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	f003 031f 	and.w	r3, r3, #31
 8004fd8:	2201      	movs	r2, #1
 8004fda:	409a      	lsls	r2, r3
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004fe0:	bf00      	nop
 8004fe2:	3714      	adds	r7, #20
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fea:	4770      	bx	lr
 8004fec:	58025408 	.word	0x58025408
 8004ff0:	5802541c 	.word	0x5802541c
 8004ff4:	58025430 	.word	0x58025430
 8004ff8:	58025444 	.word	0x58025444
 8004ffc:	58025458 	.word	0x58025458
 8005000:	5802546c 	.word	0x5802546c
 8005004:	58025480 	.word	0x58025480
 8005008:	58025494 	.word	0x58025494
 800500c:	cccccccd 	.word	0xcccccccd
 8005010:	16009600 	.word	0x16009600
 8005014:	58025880 	.word	0x58025880
 8005018:	aaaaaaab 	.word	0xaaaaaaab
 800501c:	400204b8 	.word	0x400204b8
 8005020:	4002040f 	.word	0x4002040f
 8005024:	10008200 	.word	0x10008200
 8005028:	40020880 	.word	0x40020880

0800502c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800502c:	b480      	push	{r7}
 800502e:	b085      	sub	sp, #20
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	685b      	ldr	r3, [r3, #4]
 8005038:	b2db      	uxtb	r3, r3
 800503a:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d04a      	beq.n	80050d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	2b08      	cmp	r3, #8
 8005046:	d847      	bhi.n	80050d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	4a25      	ldr	r2, [pc, #148]	; (80050e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800504e:	4293      	cmp	r3, r2
 8005050:	d022      	beq.n	8005098 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	4a24      	ldr	r2, [pc, #144]	; (80050e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8005058:	4293      	cmp	r3, r2
 800505a:	d01d      	beq.n	8005098 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	4a22      	ldr	r2, [pc, #136]	; (80050ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8005062:	4293      	cmp	r3, r2
 8005064:	d018      	beq.n	8005098 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	4a21      	ldr	r2, [pc, #132]	; (80050f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 800506c:	4293      	cmp	r3, r2
 800506e:	d013      	beq.n	8005098 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	4a1f      	ldr	r2, [pc, #124]	; (80050f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8005076:	4293      	cmp	r3, r2
 8005078:	d00e      	beq.n	8005098 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	4a1e      	ldr	r2, [pc, #120]	; (80050f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8005080:	4293      	cmp	r3, r2
 8005082:	d009      	beq.n	8005098 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	4a1c      	ldr	r2, [pc, #112]	; (80050fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800508a:	4293      	cmp	r3, r2
 800508c:	d004      	beq.n	8005098 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	4a1b      	ldr	r2, [pc, #108]	; (8005100 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8005094:	4293      	cmp	r3, r2
 8005096:	d101      	bne.n	800509c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8005098:	2301      	movs	r3, #1
 800509a:	e000      	b.n	800509e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 800509c:	2300      	movs	r3, #0
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d00a      	beq.n	80050b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80050a2:	68fa      	ldr	r2, [r7, #12]
 80050a4:	4b17      	ldr	r3, [pc, #92]	; (8005104 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 80050a6:	4413      	add	r3, r2
 80050a8:	009b      	lsls	r3, r3, #2
 80050aa:	461a      	mov	r2, r3
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	4a15      	ldr	r2, [pc, #84]	; (8005108 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 80050b4:	671a      	str	r2, [r3, #112]	; 0x70
 80050b6:	e009      	b.n	80050cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80050b8:	68fa      	ldr	r2, [r7, #12]
 80050ba:	4b14      	ldr	r3, [pc, #80]	; (800510c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 80050bc:	4413      	add	r3, r2
 80050be:	009b      	lsls	r3, r3, #2
 80050c0:	461a      	mov	r2, r3
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	4a11      	ldr	r2, [pc, #68]	; (8005110 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80050ca:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	3b01      	subs	r3, #1
 80050d0:	2201      	movs	r2, #1
 80050d2:	409a      	lsls	r2, r3
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 80050d8:	bf00      	nop
 80050da:	3714      	adds	r7, #20
 80050dc:	46bd      	mov	sp, r7
 80050de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e2:	4770      	bx	lr
 80050e4:	58025408 	.word	0x58025408
 80050e8:	5802541c 	.word	0x5802541c
 80050ec:	58025430 	.word	0x58025430
 80050f0:	58025444 	.word	0x58025444
 80050f4:	58025458 	.word	0x58025458
 80050f8:	5802546c 	.word	0x5802546c
 80050fc:	58025480 	.word	0x58025480
 8005100:	58025494 	.word	0x58025494
 8005104:	1600963f 	.word	0x1600963f
 8005108:	58025940 	.word	0x58025940
 800510c:	1000823f 	.word	0x1000823f
 8005110:	40020940 	.word	0x40020940

08005114 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005114:	b480      	push	{r7}
 8005116:	b089      	sub	sp, #36	; 0x24
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
 800511c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800511e:	2300      	movs	r3, #0
 8005120:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8005122:	4b89      	ldr	r3, [pc, #548]	; (8005348 <HAL_GPIO_Init+0x234>)
 8005124:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005126:	e194      	b.n	8005452 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	681a      	ldr	r2, [r3, #0]
 800512c:	2101      	movs	r1, #1
 800512e:	69fb      	ldr	r3, [r7, #28]
 8005130:	fa01 f303 	lsl.w	r3, r1, r3
 8005134:	4013      	ands	r3, r2
 8005136:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8005138:	693b      	ldr	r3, [r7, #16]
 800513a:	2b00      	cmp	r3, #0
 800513c:	f000 8186 	beq.w	800544c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	685b      	ldr	r3, [r3, #4]
 8005144:	f003 0303 	and.w	r3, r3, #3
 8005148:	2b01      	cmp	r3, #1
 800514a:	d005      	beq.n	8005158 <HAL_GPIO_Init+0x44>
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	685b      	ldr	r3, [r3, #4]
 8005150:	f003 0303 	and.w	r3, r3, #3
 8005154:	2b02      	cmp	r3, #2
 8005156:	d130      	bne.n	80051ba <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	689b      	ldr	r3, [r3, #8]
 800515c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800515e:	69fb      	ldr	r3, [r7, #28]
 8005160:	005b      	lsls	r3, r3, #1
 8005162:	2203      	movs	r2, #3
 8005164:	fa02 f303 	lsl.w	r3, r2, r3
 8005168:	43db      	mvns	r3, r3
 800516a:	69ba      	ldr	r2, [r7, #24]
 800516c:	4013      	ands	r3, r2
 800516e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	68da      	ldr	r2, [r3, #12]
 8005174:	69fb      	ldr	r3, [r7, #28]
 8005176:	005b      	lsls	r3, r3, #1
 8005178:	fa02 f303 	lsl.w	r3, r2, r3
 800517c:	69ba      	ldr	r2, [r7, #24]
 800517e:	4313      	orrs	r3, r2
 8005180:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	69ba      	ldr	r2, [r7, #24]
 8005186:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	685b      	ldr	r3, [r3, #4]
 800518c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800518e:	2201      	movs	r2, #1
 8005190:	69fb      	ldr	r3, [r7, #28]
 8005192:	fa02 f303 	lsl.w	r3, r2, r3
 8005196:	43db      	mvns	r3, r3
 8005198:	69ba      	ldr	r2, [r7, #24]
 800519a:	4013      	ands	r3, r2
 800519c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800519e:	683b      	ldr	r3, [r7, #0]
 80051a0:	685b      	ldr	r3, [r3, #4]
 80051a2:	091b      	lsrs	r3, r3, #4
 80051a4:	f003 0201 	and.w	r2, r3, #1
 80051a8:	69fb      	ldr	r3, [r7, #28]
 80051aa:	fa02 f303 	lsl.w	r3, r2, r3
 80051ae:	69ba      	ldr	r2, [r7, #24]
 80051b0:	4313      	orrs	r3, r2
 80051b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	69ba      	ldr	r2, [r7, #24]
 80051b8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	685b      	ldr	r3, [r3, #4]
 80051be:	f003 0303 	and.w	r3, r3, #3
 80051c2:	2b03      	cmp	r3, #3
 80051c4:	d017      	beq.n	80051f6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	68db      	ldr	r3, [r3, #12]
 80051ca:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80051cc:	69fb      	ldr	r3, [r7, #28]
 80051ce:	005b      	lsls	r3, r3, #1
 80051d0:	2203      	movs	r2, #3
 80051d2:	fa02 f303 	lsl.w	r3, r2, r3
 80051d6:	43db      	mvns	r3, r3
 80051d8:	69ba      	ldr	r2, [r7, #24]
 80051da:	4013      	ands	r3, r2
 80051dc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	689a      	ldr	r2, [r3, #8]
 80051e2:	69fb      	ldr	r3, [r7, #28]
 80051e4:	005b      	lsls	r3, r3, #1
 80051e6:	fa02 f303 	lsl.w	r3, r2, r3
 80051ea:	69ba      	ldr	r2, [r7, #24]
 80051ec:	4313      	orrs	r3, r2
 80051ee:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	69ba      	ldr	r2, [r7, #24]
 80051f4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80051f6:	683b      	ldr	r3, [r7, #0]
 80051f8:	685b      	ldr	r3, [r3, #4]
 80051fa:	f003 0303 	and.w	r3, r3, #3
 80051fe:	2b02      	cmp	r3, #2
 8005200:	d123      	bne.n	800524a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005202:	69fb      	ldr	r3, [r7, #28]
 8005204:	08da      	lsrs	r2, r3, #3
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	3208      	adds	r2, #8
 800520a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800520e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005210:	69fb      	ldr	r3, [r7, #28]
 8005212:	f003 0307 	and.w	r3, r3, #7
 8005216:	009b      	lsls	r3, r3, #2
 8005218:	220f      	movs	r2, #15
 800521a:	fa02 f303 	lsl.w	r3, r2, r3
 800521e:	43db      	mvns	r3, r3
 8005220:	69ba      	ldr	r2, [r7, #24]
 8005222:	4013      	ands	r3, r2
 8005224:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005226:	683b      	ldr	r3, [r7, #0]
 8005228:	691a      	ldr	r2, [r3, #16]
 800522a:	69fb      	ldr	r3, [r7, #28]
 800522c:	f003 0307 	and.w	r3, r3, #7
 8005230:	009b      	lsls	r3, r3, #2
 8005232:	fa02 f303 	lsl.w	r3, r2, r3
 8005236:	69ba      	ldr	r2, [r7, #24]
 8005238:	4313      	orrs	r3, r2
 800523a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800523c:	69fb      	ldr	r3, [r7, #28]
 800523e:	08da      	lsrs	r2, r3, #3
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	3208      	adds	r2, #8
 8005244:	69b9      	ldr	r1, [r7, #24]
 8005246:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005250:	69fb      	ldr	r3, [r7, #28]
 8005252:	005b      	lsls	r3, r3, #1
 8005254:	2203      	movs	r2, #3
 8005256:	fa02 f303 	lsl.w	r3, r2, r3
 800525a:	43db      	mvns	r3, r3
 800525c:	69ba      	ldr	r2, [r7, #24]
 800525e:	4013      	ands	r3, r2
 8005260:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	685b      	ldr	r3, [r3, #4]
 8005266:	f003 0203 	and.w	r2, r3, #3
 800526a:	69fb      	ldr	r3, [r7, #28]
 800526c:	005b      	lsls	r3, r3, #1
 800526e:	fa02 f303 	lsl.w	r3, r2, r3
 8005272:	69ba      	ldr	r2, [r7, #24]
 8005274:	4313      	orrs	r3, r2
 8005276:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	69ba      	ldr	r2, [r7, #24]
 800527c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	685b      	ldr	r3, [r3, #4]
 8005282:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005286:	2b00      	cmp	r3, #0
 8005288:	f000 80e0 	beq.w	800544c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800528c:	4b2f      	ldr	r3, [pc, #188]	; (800534c <HAL_GPIO_Init+0x238>)
 800528e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8005292:	4a2e      	ldr	r2, [pc, #184]	; (800534c <HAL_GPIO_Init+0x238>)
 8005294:	f043 0302 	orr.w	r3, r3, #2
 8005298:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800529c:	4b2b      	ldr	r3, [pc, #172]	; (800534c <HAL_GPIO_Init+0x238>)
 800529e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80052a2:	f003 0302 	and.w	r3, r3, #2
 80052a6:	60fb      	str	r3, [r7, #12]
 80052a8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80052aa:	4a29      	ldr	r2, [pc, #164]	; (8005350 <HAL_GPIO_Init+0x23c>)
 80052ac:	69fb      	ldr	r3, [r7, #28]
 80052ae:	089b      	lsrs	r3, r3, #2
 80052b0:	3302      	adds	r3, #2
 80052b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80052b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80052b8:	69fb      	ldr	r3, [r7, #28]
 80052ba:	f003 0303 	and.w	r3, r3, #3
 80052be:	009b      	lsls	r3, r3, #2
 80052c0:	220f      	movs	r2, #15
 80052c2:	fa02 f303 	lsl.w	r3, r2, r3
 80052c6:	43db      	mvns	r3, r3
 80052c8:	69ba      	ldr	r2, [r7, #24]
 80052ca:	4013      	ands	r3, r2
 80052cc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	4a20      	ldr	r2, [pc, #128]	; (8005354 <HAL_GPIO_Init+0x240>)
 80052d2:	4293      	cmp	r3, r2
 80052d4:	d052      	beq.n	800537c <HAL_GPIO_Init+0x268>
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	4a1f      	ldr	r2, [pc, #124]	; (8005358 <HAL_GPIO_Init+0x244>)
 80052da:	4293      	cmp	r3, r2
 80052dc:	d031      	beq.n	8005342 <HAL_GPIO_Init+0x22e>
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	4a1e      	ldr	r2, [pc, #120]	; (800535c <HAL_GPIO_Init+0x248>)
 80052e2:	4293      	cmp	r3, r2
 80052e4:	d02b      	beq.n	800533e <HAL_GPIO_Init+0x22a>
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	4a1d      	ldr	r2, [pc, #116]	; (8005360 <HAL_GPIO_Init+0x24c>)
 80052ea:	4293      	cmp	r3, r2
 80052ec:	d025      	beq.n	800533a <HAL_GPIO_Init+0x226>
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	4a1c      	ldr	r2, [pc, #112]	; (8005364 <HAL_GPIO_Init+0x250>)
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d01f      	beq.n	8005336 <HAL_GPIO_Init+0x222>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	4a1b      	ldr	r2, [pc, #108]	; (8005368 <HAL_GPIO_Init+0x254>)
 80052fa:	4293      	cmp	r3, r2
 80052fc:	d019      	beq.n	8005332 <HAL_GPIO_Init+0x21e>
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	4a1a      	ldr	r2, [pc, #104]	; (800536c <HAL_GPIO_Init+0x258>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d013      	beq.n	800532e <HAL_GPIO_Init+0x21a>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	4a19      	ldr	r2, [pc, #100]	; (8005370 <HAL_GPIO_Init+0x25c>)
 800530a:	4293      	cmp	r3, r2
 800530c:	d00d      	beq.n	800532a <HAL_GPIO_Init+0x216>
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	4a18      	ldr	r2, [pc, #96]	; (8005374 <HAL_GPIO_Init+0x260>)
 8005312:	4293      	cmp	r3, r2
 8005314:	d007      	beq.n	8005326 <HAL_GPIO_Init+0x212>
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	4a17      	ldr	r2, [pc, #92]	; (8005378 <HAL_GPIO_Init+0x264>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d101      	bne.n	8005322 <HAL_GPIO_Init+0x20e>
 800531e:	2309      	movs	r3, #9
 8005320:	e02d      	b.n	800537e <HAL_GPIO_Init+0x26a>
 8005322:	230a      	movs	r3, #10
 8005324:	e02b      	b.n	800537e <HAL_GPIO_Init+0x26a>
 8005326:	2308      	movs	r3, #8
 8005328:	e029      	b.n	800537e <HAL_GPIO_Init+0x26a>
 800532a:	2307      	movs	r3, #7
 800532c:	e027      	b.n	800537e <HAL_GPIO_Init+0x26a>
 800532e:	2306      	movs	r3, #6
 8005330:	e025      	b.n	800537e <HAL_GPIO_Init+0x26a>
 8005332:	2305      	movs	r3, #5
 8005334:	e023      	b.n	800537e <HAL_GPIO_Init+0x26a>
 8005336:	2304      	movs	r3, #4
 8005338:	e021      	b.n	800537e <HAL_GPIO_Init+0x26a>
 800533a:	2303      	movs	r3, #3
 800533c:	e01f      	b.n	800537e <HAL_GPIO_Init+0x26a>
 800533e:	2302      	movs	r3, #2
 8005340:	e01d      	b.n	800537e <HAL_GPIO_Init+0x26a>
 8005342:	2301      	movs	r3, #1
 8005344:	e01b      	b.n	800537e <HAL_GPIO_Init+0x26a>
 8005346:	bf00      	nop
 8005348:	58000080 	.word	0x58000080
 800534c:	58024400 	.word	0x58024400
 8005350:	58000400 	.word	0x58000400
 8005354:	58020000 	.word	0x58020000
 8005358:	58020400 	.word	0x58020400
 800535c:	58020800 	.word	0x58020800
 8005360:	58020c00 	.word	0x58020c00
 8005364:	58021000 	.word	0x58021000
 8005368:	58021400 	.word	0x58021400
 800536c:	58021800 	.word	0x58021800
 8005370:	58021c00 	.word	0x58021c00
 8005374:	58022000 	.word	0x58022000
 8005378:	58022400 	.word	0x58022400
 800537c:	2300      	movs	r3, #0
 800537e:	69fa      	ldr	r2, [r7, #28]
 8005380:	f002 0203 	and.w	r2, r2, #3
 8005384:	0092      	lsls	r2, r2, #2
 8005386:	4093      	lsls	r3, r2
 8005388:	69ba      	ldr	r2, [r7, #24]
 800538a:	4313      	orrs	r3, r2
 800538c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800538e:	4938      	ldr	r1, [pc, #224]	; (8005470 <HAL_GPIO_Init+0x35c>)
 8005390:	69fb      	ldr	r3, [r7, #28]
 8005392:	089b      	lsrs	r3, r3, #2
 8005394:	3302      	adds	r3, #2
 8005396:	69ba      	ldr	r2, [r7, #24]
 8005398:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800539c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80053a4:	693b      	ldr	r3, [r7, #16]
 80053a6:	43db      	mvns	r3, r3
 80053a8:	69ba      	ldr	r2, [r7, #24]
 80053aa:	4013      	ands	r3, r2
 80053ac:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	685b      	ldr	r3, [r3, #4]
 80053b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d003      	beq.n	80053c2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80053ba:	69ba      	ldr	r2, [r7, #24]
 80053bc:	693b      	ldr	r3, [r7, #16]
 80053be:	4313      	orrs	r3, r2
 80053c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80053c2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80053c6:	69bb      	ldr	r3, [r7, #24]
 80053c8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80053ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80053ce:	685b      	ldr	r3, [r3, #4]
 80053d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80053d2:	693b      	ldr	r3, [r7, #16]
 80053d4:	43db      	mvns	r3, r3
 80053d6:	69ba      	ldr	r2, [r7, #24]
 80053d8:	4013      	ands	r3, r2
 80053da:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80053dc:	683b      	ldr	r3, [r7, #0]
 80053de:	685b      	ldr	r3, [r3, #4]
 80053e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d003      	beq.n	80053f0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80053e8:	69ba      	ldr	r2, [r7, #24]
 80053ea:	693b      	ldr	r3, [r7, #16]
 80053ec:	4313      	orrs	r3, r2
 80053ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80053f0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80053f4:	69bb      	ldr	r3, [r7, #24]
 80053f6:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80053f8:	697b      	ldr	r3, [r7, #20]
 80053fa:	685b      	ldr	r3, [r3, #4]
 80053fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80053fe:	693b      	ldr	r3, [r7, #16]
 8005400:	43db      	mvns	r3, r3
 8005402:	69ba      	ldr	r2, [r7, #24]
 8005404:	4013      	ands	r3, r2
 8005406:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005408:	683b      	ldr	r3, [r7, #0]
 800540a:	685b      	ldr	r3, [r3, #4]
 800540c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005410:	2b00      	cmp	r3, #0
 8005412:	d003      	beq.n	800541c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8005414:	69ba      	ldr	r2, [r7, #24]
 8005416:	693b      	ldr	r3, [r7, #16]
 8005418:	4313      	orrs	r3, r2
 800541a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800541c:	697b      	ldr	r3, [r7, #20]
 800541e:	69ba      	ldr	r2, [r7, #24]
 8005420:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8005422:	697b      	ldr	r3, [r7, #20]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005428:	693b      	ldr	r3, [r7, #16]
 800542a:	43db      	mvns	r3, r3
 800542c:	69ba      	ldr	r2, [r7, #24]
 800542e:	4013      	ands	r3, r2
 8005430:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005432:	683b      	ldr	r3, [r7, #0]
 8005434:	685b      	ldr	r3, [r3, #4]
 8005436:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800543a:	2b00      	cmp	r3, #0
 800543c:	d003      	beq.n	8005446 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800543e:	69ba      	ldr	r2, [r7, #24]
 8005440:	693b      	ldr	r3, [r7, #16]
 8005442:	4313      	orrs	r3, r2
 8005444:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8005446:	697b      	ldr	r3, [r7, #20]
 8005448:	69ba      	ldr	r2, [r7, #24]
 800544a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800544c:	69fb      	ldr	r3, [r7, #28]
 800544e:	3301      	adds	r3, #1
 8005450:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	681a      	ldr	r2, [r3, #0]
 8005456:	69fb      	ldr	r3, [r7, #28]
 8005458:	fa22 f303 	lsr.w	r3, r2, r3
 800545c:	2b00      	cmp	r3, #0
 800545e:	f47f ae63 	bne.w	8005128 <HAL_GPIO_Init+0x14>
  }
}
 8005462:	bf00      	nop
 8005464:	bf00      	nop
 8005466:	3724      	adds	r7, #36	; 0x24
 8005468:	46bd      	mov	sp, r7
 800546a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546e:	4770      	bx	lr
 8005470:	58000400 	.word	0x58000400

08005474 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005474:	b480      	push	{r7}
 8005476:	b083      	sub	sp, #12
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
 800547c:	460b      	mov	r3, r1
 800547e:	807b      	strh	r3, [r7, #2]
 8005480:	4613      	mov	r3, r2
 8005482:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005484:	787b      	ldrb	r3, [r7, #1]
 8005486:	2b00      	cmp	r3, #0
 8005488:	d003      	beq.n	8005492 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800548a:	887a      	ldrh	r2, [r7, #2]
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8005490:	e003      	b.n	800549a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005492:	887b      	ldrh	r3, [r7, #2]
 8005494:	041a      	lsls	r2, r3, #16
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	619a      	str	r2, [r3, #24]
}
 800549a:	bf00      	nop
 800549c:	370c      	adds	r7, #12
 800549e:	46bd      	mov	sp, r7
 80054a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a4:	4770      	bx	lr
	...

080054a8 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80054a8:	b580      	push	{r7, lr}
 80054aa:	b084      	sub	sp, #16
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80054b0:	4b19      	ldr	r3, [pc, #100]	; (8005518 <HAL_PWREx_ConfigSupply+0x70>)
 80054b2:	68db      	ldr	r3, [r3, #12]
 80054b4:	f003 0304 	and.w	r3, r3, #4
 80054b8:	2b04      	cmp	r3, #4
 80054ba:	d00a      	beq.n	80054d2 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80054bc:	4b16      	ldr	r3, [pc, #88]	; (8005518 <HAL_PWREx_ConfigSupply+0x70>)
 80054be:	68db      	ldr	r3, [r3, #12]
 80054c0:	f003 0307 	and.w	r3, r3, #7
 80054c4:	687a      	ldr	r2, [r7, #4]
 80054c6:	429a      	cmp	r2, r3
 80054c8:	d001      	beq.n	80054ce <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80054ca:	2301      	movs	r3, #1
 80054cc:	e01f      	b.n	800550e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80054ce:	2300      	movs	r3, #0
 80054d0:	e01d      	b.n	800550e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80054d2:	4b11      	ldr	r3, [pc, #68]	; (8005518 <HAL_PWREx_ConfigSupply+0x70>)
 80054d4:	68db      	ldr	r3, [r3, #12]
 80054d6:	f023 0207 	bic.w	r2, r3, #7
 80054da:	490f      	ldr	r1, [pc, #60]	; (8005518 <HAL_PWREx_ConfigSupply+0x70>)
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	4313      	orrs	r3, r2
 80054e0:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80054e2:	f7fc faf5 	bl	8001ad0 <HAL_GetTick>
 80054e6:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80054e8:	e009      	b.n	80054fe <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80054ea:	f7fc faf1 	bl	8001ad0 <HAL_GetTick>
 80054ee:	4602      	mov	r2, r0
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	1ad3      	subs	r3, r2, r3
 80054f4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80054f8:	d901      	bls.n	80054fe <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80054fa:	2301      	movs	r3, #1
 80054fc:	e007      	b.n	800550e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80054fe:	4b06      	ldr	r3, [pc, #24]	; (8005518 <HAL_PWREx_ConfigSupply+0x70>)
 8005500:	685b      	ldr	r3, [r3, #4]
 8005502:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005506:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800550a:	d1ee      	bne.n	80054ea <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800550c:	2300      	movs	r3, #0
}
 800550e:	4618      	mov	r0, r3
 8005510:	3710      	adds	r7, #16
 8005512:	46bd      	mov	sp, r7
 8005514:	bd80      	pop	{r7, pc}
 8005516:	bf00      	nop
 8005518:	58024800 	.word	0x58024800

0800551c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800551c:	b580      	push	{r7, lr}
 800551e:	b08c      	sub	sp, #48	; 0x30
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d102      	bne.n	8005530 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800552a:	2301      	movs	r3, #1
 800552c:	f000 bc1d 	b.w	8005d6a <HAL_RCC_OscConfig+0x84e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f003 0301 	and.w	r3, r3, #1
 8005538:	2b00      	cmp	r3, #0
 800553a:	f000 8087 	beq.w	800564c <HAL_RCC_OscConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800553e:	4b99      	ldr	r3, [pc, #612]	; (80057a4 <HAL_RCC_OscConfig+0x288>)
 8005540:	691b      	ldr	r3, [r3, #16]
 8005542:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005546:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005548:	4b96      	ldr	r3, [pc, #600]	; (80057a4 <HAL_RCC_OscConfig+0x288>)
 800554a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800554c:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800554e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005550:	2b10      	cmp	r3, #16
 8005552:	d007      	beq.n	8005564 <HAL_RCC_OscConfig+0x48>
 8005554:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005556:	2b18      	cmp	r3, #24
 8005558:	d110      	bne.n	800557c <HAL_RCC_OscConfig+0x60>
 800555a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800555c:	f003 0303 	and.w	r3, r3, #3
 8005560:	2b02      	cmp	r3, #2
 8005562:	d10b      	bne.n	800557c <HAL_RCC_OscConfig+0x60>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005564:	4b8f      	ldr	r3, [pc, #572]	; (80057a4 <HAL_RCC_OscConfig+0x288>)
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800556c:	2b00      	cmp	r3, #0
 800556e:	d06c      	beq.n	800564a <HAL_RCC_OscConfig+0x12e>
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	685b      	ldr	r3, [r3, #4]
 8005574:	2b00      	cmp	r3, #0
 8005576:	d168      	bne.n	800564a <HAL_RCC_OscConfig+0x12e>
      {
        return HAL_ERROR;
 8005578:	2301      	movs	r3, #1
 800557a:	e3f6      	b.n	8005d6a <HAL_RCC_OscConfig+0x84e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	685b      	ldr	r3, [r3, #4]
 8005580:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005584:	d106      	bne.n	8005594 <HAL_RCC_OscConfig+0x78>
 8005586:	4b87      	ldr	r3, [pc, #540]	; (80057a4 <HAL_RCC_OscConfig+0x288>)
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	4a86      	ldr	r2, [pc, #536]	; (80057a4 <HAL_RCC_OscConfig+0x288>)
 800558c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005590:	6013      	str	r3, [r2, #0]
 8005592:	e02e      	b.n	80055f2 <HAL_RCC_OscConfig+0xd6>
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	685b      	ldr	r3, [r3, #4]
 8005598:	2b00      	cmp	r3, #0
 800559a:	d10c      	bne.n	80055b6 <HAL_RCC_OscConfig+0x9a>
 800559c:	4b81      	ldr	r3, [pc, #516]	; (80057a4 <HAL_RCC_OscConfig+0x288>)
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	4a80      	ldr	r2, [pc, #512]	; (80057a4 <HAL_RCC_OscConfig+0x288>)
 80055a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80055a6:	6013      	str	r3, [r2, #0]
 80055a8:	4b7e      	ldr	r3, [pc, #504]	; (80057a4 <HAL_RCC_OscConfig+0x288>)
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	4a7d      	ldr	r2, [pc, #500]	; (80057a4 <HAL_RCC_OscConfig+0x288>)
 80055ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80055b2:	6013      	str	r3, [r2, #0]
 80055b4:	e01d      	b.n	80055f2 <HAL_RCC_OscConfig+0xd6>
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	685b      	ldr	r3, [r3, #4]
 80055ba:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80055be:	d10c      	bne.n	80055da <HAL_RCC_OscConfig+0xbe>
 80055c0:	4b78      	ldr	r3, [pc, #480]	; (80057a4 <HAL_RCC_OscConfig+0x288>)
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	4a77      	ldr	r2, [pc, #476]	; (80057a4 <HAL_RCC_OscConfig+0x288>)
 80055c6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80055ca:	6013      	str	r3, [r2, #0]
 80055cc:	4b75      	ldr	r3, [pc, #468]	; (80057a4 <HAL_RCC_OscConfig+0x288>)
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	4a74      	ldr	r2, [pc, #464]	; (80057a4 <HAL_RCC_OscConfig+0x288>)
 80055d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80055d6:	6013      	str	r3, [r2, #0]
 80055d8:	e00b      	b.n	80055f2 <HAL_RCC_OscConfig+0xd6>
 80055da:	4b72      	ldr	r3, [pc, #456]	; (80057a4 <HAL_RCC_OscConfig+0x288>)
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	4a71      	ldr	r2, [pc, #452]	; (80057a4 <HAL_RCC_OscConfig+0x288>)
 80055e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80055e4:	6013      	str	r3, [r2, #0]
 80055e6:	4b6f      	ldr	r3, [pc, #444]	; (80057a4 <HAL_RCC_OscConfig+0x288>)
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	4a6e      	ldr	r2, [pc, #440]	; (80057a4 <HAL_RCC_OscConfig+0x288>)
 80055ec:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80055f0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	685b      	ldr	r3, [r3, #4]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d013      	beq.n	8005622 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055fa:	f7fc fa69 	bl	8001ad0 <HAL_GetTick>
 80055fe:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005600:	e008      	b.n	8005614 <HAL_RCC_OscConfig+0xf8>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005602:	f7fc fa65 	bl	8001ad0 <HAL_GetTick>
 8005606:	4602      	mov	r2, r0
 8005608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800560a:	1ad3      	subs	r3, r2, r3
 800560c:	2b64      	cmp	r3, #100	; 0x64
 800560e:	d901      	bls.n	8005614 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8005610:	2303      	movs	r3, #3
 8005612:	e3aa      	b.n	8005d6a <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005614:	4b63      	ldr	r3, [pc, #396]	; (80057a4 <HAL_RCC_OscConfig+0x288>)
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800561c:	2b00      	cmp	r3, #0
 800561e:	d0f0      	beq.n	8005602 <HAL_RCC_OscConfig+0xe6>
 8005620:	e014      	b.n	800564c <HAL_RCC_OscConfig+0x130>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005622:	f7fc fa55 	bl	8001ad0 <HAL_GetTick>
 8005626:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005628:	e008      	b.n	800563c <HAL_RCC_OscConfig+0x120>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800562a:	f7fc fa51 	bl	8001ad0 <HAL_GetTick>
 800562e:	4602      	mov	r2, r0
 8005630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005632:	1ad3      	subs	r3, r2, r3
 8005634:	2b64      	cmp	r3, #100	; 0x64
 8005636:	d901      	bls.n	800563c <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 8005638:	2303      	movs	r3, #3
 800563a:	e396      	b.n	8005d6a <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800563c:	4b59      	ldr	r3, [pc, #356]	; (80057a4 <HAL_RCC_OscConfig+0x288>)
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005644:	2b00      	cmp	r3, #0
 8005646:	d1f0      	bne.n	800562a <HAL_RCC_OscConfig+0x10e>
 8005648:	e000      	b.n	800564c <HAL_RCC_OscConfig+0x130>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800564a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f003 0302 	and.w	r3, r3, #2
 8005654:	2b00      	cmp	r3, #0
 8005656:	f000 80cb 	beq.w	80057f0 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800565a:	4b52      	ldr	r3, [pc, #328]	; (80057a4 <HAL_RCC_OscConfig+0x288>)
 800565c:	691b      	ldr	r3, [r3, #16]
 800565e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005662:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005664:	4b4f      	ldr	r3, [pc, #316]	; (80057a4 <HAL_RCC_OscConfig+0x288>)
 8005666:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005668:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800566a:	6a3b      	ldr	r3, [r7, #32]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d007      	beq.n	8005680 <HAL_RCC_OscConfig+0x164>
 8005670:	6a3b      	ldr	r3, [r7, #32]
 8005672:	2b18      	cmp	r3, #24
 8005674:	d156      	bne.n	8005724 <HAL_RCC_OscConfig+0x208>
 8005676:	69fb      	ldr	r3, [r7, #28]
 8005678:	f003 0303 	and.w	r3, r3, #3
 800567c:	2b00      	cmp	r3, #0
 800567e:	d151      	bne.n	8005724 <HAL_RCC_OscConfig+0x208>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005680:	4b48      	ldr	r3, [pc, #288]	; (80057a4 <HAL_RCC_OscConfig+0x288>)
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f003 0304 	and.w	r3, r3, #4
 8005688:	2b00      	cmp	r3, #0
 800568a:	d005      	beq.n	8005698 <HAL_RCC_OscConfig+0x17c>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	68db      	ldr	r3, [r3, #12]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d101      	bne.n	8005698 <HAL_RCC_OscConfig+0x17c>
      {
        return HAL_ERROR;
 8005694:	2301      	movs	r3, #1
 8005696:	e368      	b.n	8005d6a <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005698:	4b42      	ldr	r3, [pc, #264]	; (80057a4 <HAL_RCC_OscConfig+0x288>)
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f023 0219 	bic.w	r2, r3, #25
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	68db      	ldr	r3, [r3, #12]
 80056a4:	493f      	ldr	r1, [pc, #252]	; (80057a4 <HAL_RCC_OscConfig+0x288>)
 80056a6:	4313      	orrs	r3, r2
 80056a8:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80056aa:	f7fc fa11 	bl	8001ad0 <HAL_GetTick>
 80056ae:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80056b0:	e008      	b.n	80056c4 <HAL_RCC_OscConfig+0x1a8>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80056b2:	f7fc fa0d 	bl	8001ad0 <HAL_GetTick>
 80056b6:	4602      	mov	r2, r0
 80056b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056ba:	1ad3      	subs	r3, r2, r3
 80056bc:	2b02      	cmp	r3, #2
 80056be:	d901      	bls.n	80056c4 <HAL_RCC_OscConfig+0x1a8>
            {
              return HAL_TIMEOUT;
 80056c0:	2303      	movs	r3, #3
 80056c2:	e352      	b.n	8005d6a <HAL_RCC_OscConfig+0x84e>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80056c4:	4b37      	ldr	r3, [pc, #220]	; (80057a4 <HAL_RCC_OscConfig+0x288>)
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f003 0304 	and.w	r3, r3, #4
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d0f0      	beq.n	80056b2 <HAL_RCC_OscConfig+0x196>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056d0:	f7fc fa0a 	bl	8001ae8 <HAL_GetREVID>
 80056d4:	4603      	mov	r3, r0
 80056d6:	f241 0203 	movw	r2, #4099	; 0x1003
 80056da:	4293      	cmp	r3, r2
 80056dc:	d817      	bhi.n	800570e <HAL_RCC_OscConfig+0x1f2>
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	691b      	ldr	r3, [r3, #16]
 80056e2:	2b40      	cmp	r3, #64	; 0x40
 80056e4:	d108      	bne.n	80056f8 <HAL_RCC_OscConfig+0x1dc>
 80056e6:	4b2f      	ldr	r3, [pc, #188]	; (80057a4 <HAL_RCC_OscConfig+0x288>)
 80056e8:	685b      	ldr	r3, [r3, #4]
 80056ea:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80056ee:	4a2d      	ldr	r2, [pc, #180]	; (80057a4 <HAL_RCC_OscConfig+0x288>)
 80056f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80056f4:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80056f6:	e07b      	b.n	80057f0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056f8:	4b2a      	ldr	r3, [pc, #168]	; (80057a4 <HAL_RCC_OscConfig+0x288>)
 80056fa:	685b      	ldr	r3, [r3, #4]
 80056fc:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	691b      	ldr	r3, [r3, #16]
 8005704:	031b      	lsls	r3, r3, #12
 8005706:	4927      	ldr	r1, [pc, #156]	; (80057a4 <HAL_RCC_OscConfig+0x288>)
 8005708:	4313      	orrs	r3, r2
 800570a:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800570c:	e070      	b.n	80057f0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800570e:	4b25      	ldr	r3, [pc, #148]	; (80057a4 <HAL_RCC_OscConfig+0x288>)
 8005710:	685b      	ldr	r3, [r3, #4]
 8005712:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	691b      	ldr	r3, [r3, #16]
 800571a:	061b      	lsls	r3, r3, #24
 800571c:	4921      	ldr	r1, [pc, #132]	; (80057a4 <HAL_RCC_OscConfig+0x288>)
 800571e:	4313      	orrs	r3, r2
 8005720:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005722:	e065      	b.n	80057f0 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	68db      	ldr	r3, [r3, #12]
 8005728:	2b00      	cmp	r3, #0
 800572a:	d048      	beq.n	80057be <HAL_RCC_OscConfig+0x2a2>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800572c:	4b1d      	ldr	r3, [pc, #116]	; (80057a4 <HAL_RCC_OscConfig+0x288>)
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f023 0219 	bic.w	r2, r3, #25
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	68db      	ldr	r3, [r3, #12]
 8005738:	491a      	ldr	r1, [pc, #104]	; (80057a4 <HAL_RCC_OscConfig+0x288>)
 800573a:	4313      	orrs	r3, r2
 800573c:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800573e:	f7fc f9c7 	bl	8001ad0 <HAL_GetTick>
 8005742:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005744:	e008      	b.n	8005758 <HAL_RCC_OscConfig+0x23c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005746:	f7fc f9c3 	bl	8001ad0 <HAL_GetTick>
 800574a:	4602      	mov	r2, r0
 800574c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800574e:	1ad3      	subs	r3, r2, r3
 8005750:	2b02      	cmp	r3, #2
 8005752:	d901      	bls.n	8005758 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_TIMEOUT;
 8005754:	2303      	movs	r3, #3
 8005756:	e308      	b.n	8005d6a <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005758:	4b12      	ldr	r3, [pc, #72]	; (80057a4 <HAL_RCC_OscConfig+0x288>)
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f003 0304 	and.w	r3, r3, #4
 8005760:	2b00      	cmp	r3, #0
 8005762:	d0f0      	beq.n	8005746 <HAL_RCC_OscConfig+0x22a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005764:	f7fc f9c0 	bl	8001ae8 <HAL_GetREVID>
 8005768:	4603      	mov	r3, r0
 800576a:	f241 0203 	movw	r2, #4099	; 0x1003
 800576e:	4293      	cmp	r3, r2
 8005770:	d81a      	bhi.n	80057a8 <HAL_RCC_OscConfig+0x28c>
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	691b      	ldr	r3, [r3, #16]
 8005776:	2b40      	cmp	r3, #64	; 0x40
 8005778:	d108      	bne.n	800578c <HAL_RCC_OscConfig+0x270>
 800577a:	4b0a      	ldr	r3, [pc, #40]	; (80057a4 <HAL_RCC_OscConfig+0x288>)
 800577c:	685b      	ldr	r3, [r3, #4]
 800577e:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8005782:	4a08      	ldr	r2, [pc, #32]	; (80057a4 <HAL_RCC_OscConfig+0x288>)
 8005784:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005788:	6053      	str	r3, [r2, #4]
 800578a:	e031      	b.n	80057f0 <HAL_RCC_OscConfig+0x2d4>
 800578c:	4b05      	ldr	r3, [pc, #20]	; (80057a4 <HAL_RCC_OscConfig+0x288>)
 800578e:	685b      	ldr	r3, [r3, #4]
 8005790:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	691b      	ldr	r3, [r3, #16]
 8005798:	031b      	lsls	r3, r3, #12
 800579a:	4902      	ldr	r1, [pc, #8]	; (80057a4 <HAL_RCC_OscConfig+0x288>)
 800579c:	4313      	orrs	r3, r2
 800579e:	604b      	str	r3, [r1, #4]
 80057a0:	e026      	b.n	80057f0 <HAL_RCC_OscConfig+0x2d4>
 80057a2:	bf00      	nop
 80057a4:	58024400 	.word	0x58024400
 80057a8:	4b9a      	ldr	r3, [pc, #616]	; (8005a14 <HAL_RCC_OscConfig+0x4f8>)
 80057aa:	685b      	ldr	r3, [r3, #4]
 80057ac:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	691b      	ldr	r3, [r3, #16]
 80057b4:	061b      	lsls	r3, r3, #24
 80057b6:	4997      	ldr	r1, [pc, #604]	; (8005a14 <HAL_RCC_OscConfig+0x4f8>)
 80057b8:	4313      	orrs	r3, r2
 80057ba:	604b      	str	r3, [r1, #4]
 80057bc:	e018      	b.n	80057f0 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80057be:	4b95      	ldr	r3, [pc, #596]	; (8005a14 <HAL_RCC_OscConfig+0x4f8>)
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	4a94      	ldr	r2, [pc, #592]	; (8005a14 <HAL_RCC_OscConfig+0x4f8>)
 80057c4:	f023 0301 	bic.w	r3, r3, #1
 80057c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057ca:	f7fc f981 	bl	8001ad0 <HAL_GetTick>
 80057ce:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80057d0:	e008      	b.n	80057e4 <HAL_RCC_OscConfig+0x2c8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80057d2:	f7fc f97d 	bl	8001ad0 <HAL_GetTick>
 80057d6:	4602      	mov	r2, r0
 80057d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057da:	1ad3      	subs	r3, r2, r3
 80057dc:	2b02      	cmp	r3, #2
 80057de:	d901      	bls.n	80057e4 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80057e0:	2303      	movs	r3, #3
 80057e2:	e2c2      	b.n	8005d6a <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80057e4:	4b8b      	ldr	r3, [pc, #556]	; (8005a14 <HAL_RCC_OscConfig+0x4f8>)
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f003 0304 	and.w	r3, r3, #4
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d1f0      	bne.n	80057d2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f003 0310 	and.w	r3, r3, #16
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	f000 80a9 	beq.w	8005950 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80057fe:	4b85      	ldr	r3, [pc, #532]	; (8005a14 <HAL_RCC_OscConfig+0x4f8>)
 8005800:	691b      	ldr	r3, [r3, #16]
 8005802:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005806:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005808:	4b82      	ldr	r3, [pc, #520]	; (8005a14 <HAL_RCC_OscConfig+0x4f8>)
 800580a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800580c:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800580e:	69bb      	ldr	r3, [r7, #24]
 8005810:	2b08      	cmp	r3, #8
 8005812:	d007      	beq.n	8005824 <HAL_RCC_OscConfig+0x308>
 8005814:	69bb      	ldr	r3, [r7, #24]
 8005816:	2b18      	cmp	r3, #24
 8005818:	d13a      	bne.n	8005890 <HAL_RCC_OscConfig+0x374>
 800581a:	697b      	ldr	r3, [r7, #20]
 800581c:	f003 0303 	and.w	r3, r3, #3
 8005820:	2b01      	cmp	r3, #1
 8005822:	d135      	bne.n	8005890 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005824:	4b7b      	ldr	r3, [pc, #492]	; (8005a14 <HAL_RCC_OscConfig+0x4f8>)
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800582c:	2b00      	cmp	r3, #0
 800582e:	d005      	beq.n	800583c <HAL_RCC_OscConfig+0x320>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	69db      	ldr	r3, [r3, #28]
 8005834:	2b80      	cmp	r3, #128	; 0x80
 8005836:	d001      	beq.n	800583c <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8005838:	2301      	movs	r3, #1
 800583a:	e296      	b.n	8005d6a <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800583c:	f7fc f954 	bl	8001ae8 <HAL_GetREVID>
 8005840:	4603      	mov	r3, r0
 8005842:	f241 0203 	movw	r2, #4099	; 0x1003
 8005846:	4293      	cmp	r3, r2
 8005848:	d817      	bhi.n	800587a <HAL_RCC_OscConfig+0x35e>
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6a1b      	ldr	r3, [r3, #32]
 800584e:	2b20      	cmp	r3, #32
 8005850:	d108      	bne.n	8005864 <HAL_RCC_OscConfig+0x348>
 8005852:	4b70      	ldr	r3, [pc, #448]	; (8005a14 <HAL_RCC_OscConfig+0x4f8>)
 8005854:	685b      	ldr	r3, [r3, #4]
 8005856:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800585a:	4a6e      	ldr	r2, [pc, #440]	; (8005a14 <HAL_RCC_OscConfig+0x4f8>)
 800585c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005860:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005862:	e075      	b.n	8005950 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005864:	4b6b      	ldr	r3, [pc, #428]	; (8005a14 <HAL_RCC_OscConfig+0x4f8>)
 8005866:	685b      	ldr	r3, [r3, #4]
 8005868:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	6a1b      	ldr	r3, [r3, #32]
 8005870:	069b      	lsls	r3, r3, #26
 8005872:	4968      	ldr	r1, [pc, #416]	; (8005a14 <HAL_RCC_OscConfig+0x4f8>)
 8005874:	4313      	orrs	r3, r2
 8005876:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005878:	e06a      	b.n	8005950 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800587a:	4b66      	ldr	r3, [pc, #408]	; (8005a14 <HAL_RCC_OscConfig+0x4f8>)
 800587c:	68db      	ldr	r3, [r3, #12]
 800587e:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6a1b      	ldr	r3, [r3, #32]
 8005886:	061b      	lsls	r3, r3, #24
 8005888:	4962      	ldr	r1, [pc, #392]	; (8005a14 <HAL_RCC_OscConfig+0x4f8>)
 800588a:	4313      	orrs	r3, r2
 800588c:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800588e:	e05f      	b.n	8005950 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	69db      	ldr	r3, [r3, #28]
 8005894:	2b00      	cmp	r3, #0
 8005896:	d042      	beq.n	800591e <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8005898:	4b5e      	ldr	r3, [pc, #376]	; (8005a14 <HAL_RCC_OscConfig+0x4f8>)
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	4a5d      	ldr	r2, [pc, #372]	; (8005a14 <HAL_RCC_OscConfig+0x4f8>)
 800589e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80058a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058a4:	f7fc f914 	bl	8001ad0 <HAL_GetTick>
 80058a8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80058aa:	e008      	b.n	80058be <HAL_RCC_OscConfig+0x3a2>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80058ac:	f7fc f910 	bl	8001ad0 <HAL_GetTick>
 80058b0:	4602      	mov	r2, r0
 80058b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058b4:	1ad3      	subs	r3, r2, r3
 80058b6:	2b02      	cmp	r3, #2
 80058b8:	d901      	bls.n	80058be <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80058ba:	2303      	movs	r3, #3
 80058bc:	e255      	b.n	8005d6a <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80058be:	4b55      	ldr	r3, [pc, #340]	; (8005a14 <HAL_RCC_OscConfig+0x4f8>)
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d0f0      	beq.n	80058ac <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80058ca:	f7fc f90d 	bl	8001ae8 <HAL_GetREVID>
 80058ce:	4603      	mov	r3, r0
 80058d0:	f241 0203 	movw	r2, #4099	; 0x1003
 80058d4:	4293      	cmp	r3, r2
 80058d6:	d817      	bhi.n	8005908 <HAL_RCC_OscConfig+0x3ec>
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	6a1b      	ldr	r3, [r3, #32]
 80058dc:	2b20      	cmp	r3, #32
 80058de:	d108      	bne.n	80058f2 <HAL_RCC_OscConfig+0x3d6>
 80058e0:	4b4c      	ldr	r3, [pc, #304]	; (8005a14 <HAL_RCC_OscConfig+0x4f8>)
 80058e2:	685b      	ldr	r3, [r3, #4]
 80058e4:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80058e8:	4a4a      	ldr	r2, [pc, #296]	; (8005a14 <HAL_RCC_OscConfig+0x4f8>)
 80058ea:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80058ee:	6053      	str	r3, [r2, #4]
 80058f0:	e02e      	b.n	8005950 <HAL_RCC_OscConfig+0x434>
 80058f2:	4b48      	ldr	r3, [pc, #288]	; (8005a14 <HAL_RCC_OscConfig+0x4f8>)
 80058f4:	685b      	ldr	r3, [r3, #4]
 80058f6:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	6a1b      	ldr	r3, [r3, #32]
 80058fe:	069b      	lsls	r3, r3, #26
 8005900:	4944      	ldr	r1, [pc, #272]	; (8005a14 <HAL_RCC_OscConfig+0x4f8>)
 8005902:	4313      	orrs	r3, r2
 8005904:	604b      	str	r3, [r1, #4]
 8005906:	e023      	b.n	8005950 <HAL_RCC_OscConfig+0x434>
 8005908:	4b42      	ldr	r3, [pc, #264]	; (8005a14 <HAL_RCC_OscConfig+0x4f8>)
 800590a:	68db      	ldr	r3, [r3, #12]
 800590c:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	6a1b      	ldr	r3, [r3, #32]
 8005914:	061b      	lsls	r3, r3, #24
 8005916:	493f      	ldr	r1, [pc, #252]	; (8005a14 <HAL_RCC_OscConfig+0x4f8>)
 8005918:	4313      	orrs	r3, r2
 800591a:	60cb      	str	r3, [r1, #12]
 800591c:	e018      	b.n	8005950 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800591e:	4b3d      	ldr	r3, [pc, #244]	; (8005a14 <HAL_RCC_OscConfig+0x4f8>)
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	4a3c      	ldr	r2, [pc, #240]	; (8005a14 <HAL_RCC_OscConfig+0x4f8>)
 8005924:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005928:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800592a:	f7fc f8d1 	bl	8001ad0 <HAL_GetTick>
 800592e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005930:	e008      	b.n	8005944 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8005932:	f7fc f8cd 	bl	8001ad0 <HAL_GetTick>
 8005936:	4602      	mov	r2, r0
 8005938:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800593a:	1ad3      	subs	r3, r2, r3
 800593c:	2b02      	cmp	r3, #2
 800593e:	d901      	bls.n	8005944 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005940:	2303      	movs	r3, #3
 8005942:	e212      	b.n	8005d6a <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005944:	4b33      	ldr	r3, [pc, #204]	; (8005a14 <HAL_RCC_OscConfig+0x4f8>)
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800594c:	2b00      	cmp	r3, #0
 800594e:	d1f0      	bne.n	8005932 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f003 0308 	and.w	r3, r3, #8
 8005958:	2b00      	cmp	r3, #0
 800595a:	d036      	beq.n	80059ca <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	695b      	ldr	r3, [r3, #20]
 8005960:	2b00      	cmp	r3, #0
 8005962:	d019      	beq.n	8005998 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005964:	4b2b      	ldr	r3, [pc, #172]	; (8005a14 <HAL_RCC_OscConfig+0x4f8>)
 8005966:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005968:	4a2a      	ldr	r2, [pc, #168]	; (8005a14 <HAL_RCC_OscConfig+0x4f8>)
 800596a:	f043 0301 	orr.w	r3, r3, #1
 800596e:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005970:	f7fc f8ae 	bl	8001ad0 <HAL_GetTick>
 8005974:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005976:	e008      	b.n	800598a <HAL_RCC_OscConfig+0x46e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005978:	f7fc f8aa 	bl	8001ad0 <HAL_GetTick>
 800597c:	4602      	mov	r2, r0
 800597e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005980:	1ad3      	subs	r3, r2, r3
 8005982:	2b02      	cmp	r3, #2
 8005984:	d901      	bls.n	800598a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8005986:	2303      	movs	r3, #3
 8005988:	e1ef      	b.n	8005d6a <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800598a:	4b22      	ldr	r3, [pc, #136]	; (8005a14 <HAL_RCC_OscConfig+0x4f8>)
 800598c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800598e:	f003 0302 	and.w	r3, r3, #2
 8005992:	2b00      	cmp	r3, #0
 8005994:	d0f0      	beq.n	8005978 <HAL_RCC_OscConfig+0x45c>
 8005996:	e018      	b.n	80059ca <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005998:	4b1e      	ldr	r3, [pc, #120]	; (8005a14 <HAL_RCC_OscConfig+0x4f8>)
 800599a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800599c:	4a1d      	ldr	r2, [pc, #116]	; (8005a14 <HAL_RCC_OscConfig+0x4f8>)
 800599e:	f023 0301 	bic.w	r3, r3, #1
 80059a2:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059a4:	f7fc f894 	bl	8001ad0 <HAL_GetTick>
 80059a8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80059aa:	e008      	b.n	80059be <HAL_RCC_OscConfig+0x4a2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80059ac:	f7fc f890 	bl	8001ad0 <HAL_GetTick>
 80059b0:	4602      	mov	r2, r0
 80059b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059b4:	1ad3      	subs	r3, r2, r3
 80059b6:	2b02      	cmp	r3, #2
 80059b8:	d901      	bls.n	80059be <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80059ba:	2303      	movs	r3, #3
 80059bc:	e1d5      	b.n	8005d6a <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80059be:	4b15      	ldr	r3, [pc, #84]	; (8005a14 <HAL_RCC_OscConfig+0x4f8>)
 80059c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80059c2:	f003 0302 	and.w	r3, r3, #2
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d1f0      	bne.n	80059ac <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f003 0320 	and.w	r3, r3, #32
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d039      	beq.n	8005a4a <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	699b      	ldr	r3, [r3, #24]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d01c      	beq.n	8005a18 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80059de:	4b0d      	ldr	r3, [pc, #52]	; (8005a14 <HAL_RCC_OscConfig+0x4f8>)
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	4a0c      	ldr	r2, [pc, #48]	; (8005a14 <HAL_RCC_OscConfig+0x4f8>)
 80059e4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80059e8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80059ea:	f7fc f871 	bl	8001ad0 <HAL_GetTick>
 80059ee:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80059f0:	e008      	b.n	8005a04 <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80059f2:	f7fc f86d 	bl	8001ad0 <HAL_GetTick>
 80059f6:	4602      	mov	r2, r0
 80059f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059fa:	1ad3      	subs	r3, r2, r3
 80059fc:	2b02      	cmp	r3, #2
 80059fe:	d901      	bls.n	8005a04 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8005a00:	2303      	movs	r3, #3
 8005a02:	e1b2      	b.n	8005d6a <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005a04:	4b03      	ldr	r3, [pc, #12]	; (8005a14 <HAL_RCC_OscConfig+0x4f8>)
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d0f0      	beq.n	80059f2 <HAL_RCC_OscConfig+0x4d6>
 8005a10:	e01b      	b.n	8005a4a <HAL_RCC_OscConfig+0x52e>
 8005a12:	bf00      	nop
 8005a14:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005a18:	4b9b      	ldr	r3, [pc, #620]	; (8005c88 <HAL_RCC_OscConfig+0x76c>)
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	4a9a      	ldr	r2, [pc, #616]	; (8005c88 <HAL_RCC_OscConfig+0x76c>)
 8005a1e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005a22:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005a24:	f7fc f854 	bl	8001ad0 <HAL_GetTick>
 8005a28:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005a2a:	e008      	b.n	8005a3e <HAL_RCC_OscConfig+0x522>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8005a2c:	f7fc f850 	bl	8001ad0 <HAL_GetTick>
 8005a30:	4602      	mov	r2, r0
 8005a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a34:	1ad3      	subs	r3, r2, r3
 8005a36:	2b02      	cmp	r3, #2
 8005a38:	d901      	bls.n	8005a3e <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8005a3a:	2303      	movs	r3, #3
 8005a3c:	e195      	b.n	8005d6a <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005a3e:	4b92      	ldr	r3, [pc, #584]	; (8005c88 <HAL_RCC_OscConfig+0x76c>)
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d1f0      	bne.n	8005a2c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f003 0304 	and.w	r3, r3, #4
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	f000 8081 	beq.w	8005b5a <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005a58:	4b8c      	ldr	r3, [pc, #560]	; (8005c8c <HAL_RCC_OscConfig+0x770>)
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	4a8b      	ldr	r2, [pc, #556]	; (8005c8c <HAL_RCC_OscConfig+0x770>)
 8005a5e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a62:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005a64:	f7fc f834 	bl	8001ad0 <HAL_GetTick>
 8005a68:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005a6a:	e008      	b.n	8005a7e <HAL_RCC_OscConfig+0x562>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005a6c:	f7fc f830 	bl	8001ad0 <HAL_GetTick>
 8005a70:	4602      	mov	r2, r0
 8005a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a74:	1ad3      	subs	r3, r2, r3
 8005a76:	2b64      	cmp	r3, #100	; 0x64
 8005a78:	d901      	bls.n	8005a7e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8005a7a:	2303      	movs	r3, #3
 8005a7c:	e175      	b.n	8005d6a <HAL_RCC_OscConfig+0x84e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005a7e:	4b83      	ldr	r3, [pc, #524]	; (8005c8c <HAL_RCC_OscConfig+0x770>)
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d0f0      	beq.n	8005a6c <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	689b      	ldr	r3, [r3, #8]
 8005a8e:	2b01      	cmp	r3, #1
 8005a90:	d106      	bne.n	8005aa0 <HAL_RCC_OscConfig+0x584>
 8005a92:	4b7d      	ldr	r3, [pc, #500]	; (8005c88 <HAL_RCC_OscConfig+0x76c>)
 8005a94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a96:	4a7c      	ldr	r2, [pc, #496]	; (8005c88 <HAL_RCC_OscConfig+0x76c>)
 8005a98:	f043 0301 	orr.w	r3, r3, #1
 8005a9c:	6713      	str	r3, [r2, #112]	; 0x70
 8005a9e:	e02d      	b.n	8005afc <HAL_RCC_OscConfig+0x5e0>
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	689b      	ldr	r3, [r3, #8]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d10c      	bne.n	8005ac2 <HAL_RCC_OscConfig+0x5a6>
 8005aa8:	4b77      	ldr	r3, [pc, #476]	; (8005c88 <HAL_RCC_OscConfig+0x76c>)
 8005aaa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005aac:	4a76      	ldr	r2, [pc, #472]	; (8005c88 <HAL_RCC_OscConfig+0x76c>)
 8005aae:	f023 0301 	bic.w	r3, r3, #1
 8005ab2:	6713      	str	r3, [r2, #112]	; 0x70
 8005ab4:	4b74      	ldr	r3, [pc, #464]	; (8005c88 <HAL_RCC_OscConfig+0x76c>)
 8005ab6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ab8:	4a73      	ldr	r2, [pc, #460]	; (8005c88 <HAL_RCC_OscConfig+0x76c>)
 8005aba:	f023 0304 	bic.w	r3, r3, #4
 8005abe:	6713      	str	r3, [r2, #112]	; 0x70
 8005ac0:	e01c      	b.n	8005afc <HAL_RCC_OscConfig+0x5e0>
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	689b      	ldr	r3, [r3, #8]
 8005ac6:	2b05      	cmp	r3, #5
 8005ac8:	d10c      	bne.n	8005ae4 <HAL_RCC_OscConfig+0x5c8>
 8005aca:	4b6f      	ldr	r3, [pc, #444]	; (8005c88 <HAL_RCC_OscConfig+0x76c>)
 8005acc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ace:	4a6e      	ldr	r2, [pc, #440]	; (8005c88 <HAL_RCC_OscConfig+0x76c>)
 8005ad0:	f043 0304 	orr.w	r3, r3, #4
 8005ad4:	6713      	str	r3, [r2, #112]	; 0x70
 8005ad6:	4b6c      	ldr	r3, [pc, #432]	; (8005c88 <HAL_RCC_OscConfig+0x76c>)
 8005ad8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ada:	4a6b      	ldr	r2, [pc, #428]	; (8005c88 <HAL_RCC_OscConfig+0x76c>)
 8005adc:	f043 0301 	orr.w	r3, r3, #1
 8005ae0:	6713      	str	r3, [r2, #112]	; 0x70
 8005ae2:	e00b      	b.n	8005afc <HAL_RCC_OscConfig+0x5e0>
 8005ae4:	4b68      	ldr	r3, [pc, #416]	; (8005c88 <HAL_RCC_OscConfig+0x76c>)
 8005ae6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ae8:	4a67      	ldr	r2, [pc, #412]	; (8005c88 <HAL_RCC_OscConfig+0x76c>)
 8005aea:	f023 0301 	bic.w	r3, r3, #1
 8005aee:	6713      	str	r3, [r2, #112]	; 0x70
 8005af0:	4b65      	ldr	r3, [pc, #404]	; (8005c88 <HAL_RCC_OscConfig+0x76c>)
 8005af2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005af4:	4a64      	ldr	r2, [pc, #400]	; (8005c88 <HAL_RCC_OscConfig+0x76c>)
 8005af6:	f023 0304 	bic.w	r3, r3, #4
 8005afa:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	689b      	ldr	r3, [r3, #8]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d015      	beq.n	8005b30 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b04:	f7fb ffe4 	bl	8001ad0 <HAL_GetTick>
 8005b08:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005b0a:	e00a      	b.n	8005b22 <HAL_RCC_OscConfig+0x606>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005b0c:	f7fb ffe0 	bl	8001ad0 <HAL_GetTick>
 8005b10:	4602      	mov	r2, r0
 8005b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b14:	1ad3      	subs	r3, r2, r3
 8005b16:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b1a:	4293      	cmp	r3, r2
 8005b1c:	d901      	bls.n	8005b22 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8005b1e:	2303      	movs	r3, #3
 8005b20:	e123      	b.n	8005d6a <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005b22:	4b59      	ldr	r3, [pc, #356]	; (8005c88 <HAL_RCC_OscConfig+0x76c>)
 8005b24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b26:	f003 0302 	and.w	r3, r3, #2
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d0ee      	beq.n	8005b0c <HAL_RCC_OscConfig+0x5f0>
 8005b2e:	e014      	b.n	8005b5a <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b30:	f7fb ffce 	bl	8001ad0 <HAL_GetTick>
 8005b34:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005b36:	e00a      	b.n	8005b4e <HAL_RCC_OscConfig+0x632>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005b38:	f7fb ffca 	bl	8001ad0 <HAL_GetTick>
 8005b3c:	4602      	mov	r2, r0
 8005b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b40:	1ad3      	subs	r3, r2, r3
 8005b42:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b46:	4293      	cmp	r3, r2
 8005b48:	d901      	bls.n	8005b4e <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8005b4a:	2303      	movs	r3, #3
 8005b4c:	e10d      	b.n	8005d6a <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005b4e:	4b4e      	ldr	r3, [pc, #312]	; (8005c88 <HAL_RCC_OscConfig+0x76c>)
 8005b50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b52:	f003 0302 	and.w	r3, r3, #2
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d1ee      	bne.n	8005b38 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	f000 8102 	beq.w	8005d68 <HAL_RCC_OscConfig+0x84c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8005b64:	4b48      	ldr	r3, [pc, #288]	; (8005c88 <HAL_RCC_OscConfig+0x76c>)
 8005b66:	691b      	ldr	r3, [r3, #16]
 8005b68:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005b6c:	2b18      	cmp	r3, #24
 8005b6e:	f000 80bd 	beq.w	8005cec <HAL_RCC_OscConfig+0x7d0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b76:	2b02      	cmp	r3, #2
 8005b78:	f040 809e 	bne.w	8005cb8 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b7c:	4b42      	ldr	r3, [pc, #264]	; (8005c88 <HAL_RCC_OscConfig+0x76c>)
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	4a41      	ldr	r2, [pc, #260]	; (8005c88 <HAL_RCC_OscConfig+0x76c>)
 8005b82:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005b86:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b88:	f7fb ffa2 	bl	8001ad0 <HAL_GetTick>
 8005b8c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005b8e:	e008      	b.n	8005ba2 <HAL_RCC_OscConfig+0x686>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005b90:	f7fb ff9e 	bl	8001ad0 <HAL_GetTick>
 8005b94:	4602      	mov	r2, r0
 8005b96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b98:	1ad3      	subs	r3, r2, r3
 8005b9a:	2b02      	cmp	r3, #2
 8005b9c:	d901      	bls.n	8005ba2 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8005b9e:	2303      	movs	r3, #3
 8005ba0:	e0e3      	b.n	8005d6a <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005ba2:	4b39      	ldr	r3, [pc, #228]	; (8005c88 <HAL_RCC_OscConfig+0x76c>)
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d1f0      	bne.n	8005b90 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005bae:	4b36      	ldr	r3, [pc, #216]	; (8005c88 <HAL_RCC_OscConfig+0x76c>)
 8005bb0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005bb2:	4b37      	ldr	r3, [pc, #220]	; (8005c90 <HAL_RCC_OscConfig+0x774>)
 8005bb4:	4013      	ands	r3, r2
 8005bb6:	687a      	ldr	r2, [r7, #4]
 8005bb8:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8005bba:	687a      	ldr	r2, [r7, #4]
 8005bbc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005bbe:	0112      	lsls	r2, r2, #4
 8005bc0:	430a      	orrs	r2, r1
 8005bc2:	4931      	ldr	r1, [pc, #196]	; (8005c88 <HAL_RCC_OscConfig+0x76c>)
 8005bc4:	4313      	orrs	r3, r2
 8005bc6:	628b      	str	r3, [r1, #40]	; 0x28
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bcc:	3b01      	subs	r3, #1
 8005bce:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005bd6:	3b01      	subs	r3, #1
 8005bd8:	025b      	lsls	r3, r3, #9
 8005bda:	b29b      	uxth	r3, r3
 8005bdc:	431a      	orrs	r2, r3
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005be2:	3b01      	subs	r3, #1
 8005be4:	041b      	lsls	r3, r3, #16
 8005be6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8005bea:	431a      	orrs	r2, r3
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005bf0:	3b01      	subs	r3, #1
 8005bf2:	061b      	lsls	r3, r3, #24
 8005bf4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8005bf8:	4923      	ldr	r1, [pc, #140]	; (8005c88 <HAL_RCC_OscConfig+0x76c>)
 8005bfa:	4313      	orrs	r3, r2
 8005bfc:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8005bfe:	4b22      	ldr	r3, [pc, #136]	; (8005c88 <HAL_RCC_OscConfig+0x76c>)
 8005c00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c02:	4a21      	ldr	r2, [pc, #132]	; (8005c88 <HAL_RCC_OscConfig+0x76c>)
 8005c04:	f023 0301 	bic.w	r3, r3, #1
 8005c08:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005c0a:	4b1f      	ldr	r3, [pc, #124]	; (8005c88 <HAL_RCC_OscConfig+0x76c>)
 8005c0c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005c0e:	4b21      	ldr	r3, [pc, #132]	; (8005c94 <HAL_RCC_OscConfig+0x778>)
 8005c10:	4013      	ands	r3, r2
 8005c12:	687a      	ldr	r2, [r7, #4]
 8005c14:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8005c16:	00d2      	lsls	r2, r2, #3
 8005c18:	491b      	ldr	r1, [pc, #108]	; (8005c88 <HAL_RCC_OscConfig+0x76c>)
 8005c1a:	4313      	orrs	r3, r2
 8005c1c:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8005c1e:	4b1a      	ldr	r3, [pc, #104]	; (8005c88 <HAL_RCC_OscConfig+0x76c>)
 8005c20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c22:	f023 020c 	bic.w	r2, r3, #12
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c2a:	4917      	ldr	r1, [pc, #92]	; (8005c88 <HAL_RCC_OscConfig+0x76c>)
 8005c2c:	4313      	orrs	r3, r2
 8005c2e:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8005c30:	4b15      	ldr	r3, [pc, #84]	; (8005c88 <HAL_RCC_OscConfig+0x76c>)
 8005c32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c34:	f023 0202 	bic.w	r2, r3, #2
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c3c:	4912      	ldr	r1, [pc, #72]	; (8005c88 <HAL_RCC_OscConfig+0x76c>)
 8005c3e:	4313      	orrs	r3, r2
 8005c40:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005c42:	4b11      	ldr	r3, [pc, #68]	; (8005c88 <HAL_RCC_OscConfig+0x76c>)
 8005c44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c46:	4a10      	ldr	r2, [pc, #64]	; (8005c88 <HAL_RCC_OscConfig+0x76c>)
 8005c48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005c4c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005c4e:	4b0e      	ldr	r3, [pc, #56]	; (8005c88 <HAL_RCC_OscConfig+0x76c>)
 8005c50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c52:	4a0d      	ldr	r2, [pc, #52]	; (8005c88 <HAL_RCC_OscConfig+0x76c>)
 8005c54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005c58:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005c5a:	4b0b      	ldr	r3, [pc, #44]	; (8005c88 <HAL_RCC_OscConfig+0x76c>)
 8005c5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c5e:	4a0a      	ldr	r2, [pc, #40]	; (8005c88 <HAL_RCC_OscConfig+0x76c>)
 8005c60:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005c64:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8005c66:	4b08      	ldr	r3, [pc, #32]	; (8005c88 <HAL_RCC_OscConfig+0x76c>)
 8005c68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c6a:	4a07      	ldr	r2, [pc, #28]	; (8005c88 <HAL_RCC_OscConfig+0x76c>)
 8005c6c:	f043 0301 	orr.w	r3, r3, #1
 8005c70:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005c72:	4b05      	ldr	r3, [pc, #20]	; (8005c88 <HAL_RCC_OscConfig+0x76c>)
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	4a04      	ldr	r2, [pc, #16]	; (8005c88 <HAL_RCC_OscConfig+0x76c>)
 8005c78:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005c7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c7e:	f7fb ff27 	bl	8001ad0 <HAL_GetTick>
 8005c82:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005c84:	e011      	b.n	8005caa <HAL_RCC_OscConfig+0x78e>
 8005c86:	bf00      	nop
 8005c88:	58024400 	.word	0x58024400
 8005c8c:	58024800 	.word	0x58024800
 8005c90:	fffffc0c 	.word	0xfffffc0c
 8005c94:	ffff0007 	.word	0xffff0007
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005c98:	f7fb ff1a 	bl	8001ad0 <HAL_GetTick>
 8005c9c:	4602      	mov	r2, r0
 8005c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ca0:	1ad3      	subs	r3, r2, r3
 8005ca2:	2b02      	cmp	r3, #2
 8005ca4:	d901      	bls.n	8005caa <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8005ca6:	2303      	movs	r3, #3
 8005ca8:	e05f      	b.n	8005d6a <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005caa:	4b32      	ldr	r3, [pc, #200]	; (8005d74 <HAL_RCC_OscConfig+0x858>)
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d0f0      	beq.n	8005c98 <HAL_RCC_OscConfig+0x77c>
 8005cb6:	e057      	b.n	8005d68 <HAL_RCC_OscConfig+0x84c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005cb8:	4b2e      	ldr	r3, [pc, #184]	; (8005d74 <HAL_RCC_OscConfig+0x858>)
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	4a2d      	ldr	r2, [pc, #180]	; (8005d74 <HAL_RCC_OscConfig+0x858>)
 8005cbe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005cc2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cc4:	f7fb ff04 	bl	8001ad0 <HAL_GetTick>
 8005cc8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005cca:	e008      	b.n	8005cde <HAL_RCC_OscConfig+0x7c2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005ccc:	f7fb ff00 	bl	8001ad0 <HAL_GetTick>
 8005cd0:	4602      	mov	r2, r0
 8005cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cd4:	1ad3      	subs	r3, r2, r3
 8005cd6:	2b02      	cmp	r3, #2
 8005cd8:	d901      	bls.n	8005cde <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8005cda:	2303      	movs	r3, #3
 8005cdc:	e045      	b.n	8005d6a <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005cde:	4b25      	ldr	r3, [pc, #148]	; (8005d74 <HAL_RCC_OscConfig+0x858>)
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d1f0      	bne.n	8005ccc <HAL_RCC_OscConfig+0x7b0>
 8005cea:	e03d      	b.n	8005d68 <HAL_RCC_OscConfig+0x84c>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8005cec:	4b21      	ldr	r3, [pc, #132]	; (8005d74 <HAL_RCC_OscConfig+0x858>)
 8005cee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cf0:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005cf2:	4b20      	ldr	r3, [pc, #128]	; (8005d74 <HAL_RCC_OscConfig+0x858>)
 8005cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cf6:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cfc:	2b01      	cmp	r3, #1
 8005cfe:	d031      	beq.n	8005d64 <HAL_RCC_OscConfig+0x848>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d00:	693b      	ldr	r3, [r7, #16]
 8005d02:	f003 0203 	and.w	r2, r3, #3
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005d0a:	429a      	cmp	r2, r3
 8005d0c:	d12a      	bne.n	8005d64 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005d0e:	693b      	ldr	r3, [r7, #16]
 8005d10:	091b      	lsrs	r3, r3, #4
 8005d12:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d1a:	429a      	cmp	r2, r3
 8005d1c:	d122      	bne.n	8005d64 <HAL_RCC_OscConfig+0x848>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d28:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005d2a:	429a      	cmp	r2, r3
 8005d2c:	d11a      	bne.n	8005d64 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	0a5b      	lsrs	r3, r3, #9
 8005d32:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d3a:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005d3c:	429a      	cmp	r2, r3
 8005d3e:	d111      	bne.n	8005d64 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	0c1b      	lsrs	r3, r3, #16
 8005d44:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d4c:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005d4e:	429a      	cmp	r2, r3
 8005d50:	d108      	bne.n	8005d64 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	0e1b      	lsrs	r3, r3, #24
 8005d56:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d5e:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005d60:	429a      	cmp	r2, r3
 8005d62:	d001      	beq.n	8005d68 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8005d64:	2301      	movs	r3, #1
 8005d66:	e000      	b.n	8005d6a <HAL_RCC_OscConfig+0x84e>
      }
    }
  }
  return HAL_OK;
 8005d68:	2300      	movs	r3, #0
}
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	3730      	adds	r7, #48	; 0x30
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	bd80      	pop	{r7, pc}
 8005d72:	bf00      	nop
 8005d74:	58024400 	.word	0x58024400

08005d78 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b086      	sub	sp, #24
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
 8005d80:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d101      	bne.n	8005d8c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005d88:	2301      	movs	r3, #1
 8005d8a:	e19c      	b.n	80060c6 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005d8c:	4b8a      	ldr	r3, [pc, #552]	; (8005fb8 <HAL_RCC_ClockConfig+0x240>)
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f003 030f 	and.w	r3, r3, #15
 8005d94:	683a      	ldr	r2, [r7, #0]
 8005d96:	429a      	cmp	r2, r3
 8005d98:	d910      	bls.n	8005dbc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d9a:	4b87      	ldr	r3, [pc, #540]	; (8005fb8 <HAL_RCC_ClockConfig+0x240>)
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f023 020f 	bic.w	r2, r3, #15
 8005da2:	4985      	ldr	r1, [pc, #532]	; (8005fb8 <HAL_RCC_ClockConfig+0x240>)
 8005da4:	683b      	ldr	r3, [r7, #0]
 8005da6:	4313      	orrs	r3, r2
 8005da8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005daa:	4b83      	ldr	r3, [pc, #524]	; (8005fb8 <HAL_RCC_ClockConfig+0x240>)
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f003 030f 	and.w	r3, r3, #15
 8005db2:	683a      	ldr	r2, [r7, #0]
 8005db4:	429a      	cmp	r2, r3
 8005db6:	d001      	beq.n	8005dbc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005db8:	2301      	movs	r3, #1
 8005dba:	e184      	b.n	80060c6 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f003 0304 	and.w	r3, r3, #4
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d010      	beq.n	8005dea <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	691a      	ldr	r2, [r3, #16]
 8005dcc:	4b7b      	ldr	r3, [pc, #492]	; (8005fbc <HAL_RCC_ClockConfig+0x244>)
 8005dce:	699b      	ldr	r3, [r3, #24]
 8005dd0:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005dd4:	429a      	cmp	r2, r3
 8005dd6:	d908      	bls.n	8005dea <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005dd8:	4b78      	ldr	r3, [pc, #480]	; (8005fbc <HAL_RCC_ClockConfig+0x244>)
 8005dda:	699b      	ldr	r3, [r3, #24]
 8005ddc:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	691b      	ldr	r3, [r3, #16]
 8005de4:	4975      	ldr	r1, [pc, #468]	; (8005fbc <HAL_RCC_ClockConfig+0x244>)
 8005de6:	4313      	orrs	r3, r2
 8005de8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f003 0308 	and.w	r3, r3, #8
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d010      	beq.n	8005e18 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	695a      	ldr	r2, [r3, #20]
 8005dfa:	4b70      	ldr	r3, [pc, #448]	; (8005fbc <HAL_RCC_ClockConfig+0x244>)
 8005dfc:	69db      	ldr	r3, [r3, #28]
 8005dfe:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005e02:	429a      	cmp	r2, r3
 8005e04:	d908      	bls.n	8005e18 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005e06:	4b6d      	ldr	r3, [pc, #436]	; (8005fbc <HAL_RCC_ClockConfig+0x244>)
 8005e08:	69db      	ldr	r3, [r3, #28]
 8005e0a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	695b      	ldr	r3, [r3, #20]
 8005e12:	496a      	ldr	r1, [pc, #424]	; (8005fbc <HAL_RCC_ClockConfig+0x244>)
 8005e14:	4313      	orrs	r3, r2
 8005e16:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f003 0310 	and.w	r3, r3, #16
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d010      	beq.n	8005e46 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	699a      	ldr	r2, [r3, #24]
 8005e28:	4b64      	ldr	r3, [pc, #400]	; (8005fbc <HAL_RCC_ClockConfig+0x244>)
 8005e2a:	69db      	ldr	r3, [r3, #28]
 8005e2c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005e30:	429a      	cmp	r2, r3
 8005e32:	d908      	bls.n	8005e46 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005e34:	4b61      	ldr	r3, [pc, #388]	; (8005fbc <HAL_RCC_ClockConfig+0x244>)
 8005e36:	69db      	ldr	r3, [r3, #28]
 8005e38:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	699b      	ldr	r3, [r3, #24]
 8005e40:	495e      	ldr	r1, [pc, #376]	; (8005fbc <HAL_RCC_ClockConfig+0x244>)
 8005e42:	4313      	orrs	r3, r2
 8005e44:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f003 0320 	and.w	r3, r3, #32
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d010      	beq.n	8005e74 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	69da      	ldr	r2, [r3, #28]
 8005e56:	4b59      	ldr	r3, [pc, #356]	; (8005fbc <HAL_RCC_ClockConfig+0x244>)
 8005e58:	6a1b      	ldr	r3, [r3, #32]
 8005e5a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005e5e:	429a      	cmp	r2, r3
 8005e60:	d908      	bls.n	8005e74 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8005e62:	4b56      	ldr	r3, [pc, #344]	; (8005fbc <HAL_RCC_ClockConfig+0x244>)
 8005e64:	6a1b      	ldr	r3, [r3, #32]
 8005e66:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	69db      	ldr	r3, [r3, #28]
 8005e6e:	4953      	ldr	r1, [pc, #332]	; (8005fbc <HAL_RCC_ClockConfig+0x244>)
 8005e70:	4313      	orrs	r3, r2
 8005e72:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f003 0302 	and.w	r3, r3, #2
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d010      	beq.n	8005ea2 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	68da      	ldr	r2, [r3, #12]
 8005e84:	4b4d      	ldr	r3, [pc, #308]	; (8005fbc <HAL_RCC_ClockConfig+0x244>)
 8005e86:	699b      	ldr	r3, [r3, #24]
 8005e88:	f003 030f 	and.w	r3, r3, #15
 8005e8c:	429a      	cmp	r2, r3
 8005e8e:	d908      	bls.n	8005ea2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005e90:	4b4a      	ldr	r3, [pc, #296]	; (8005fbc <HAL_RCC_ClockConfig+0x244>)
 8005e92:	699b      	ldr	r3, [r3, #24]
 8005e94:	f023 020f 	bic.w	r2, r3, #15
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	68db      	ldr	r3, [r3, #12]
 8005e9c:	4947      	ldr	r1, [pc, #284]	; (8005fbc <HAL_RCC_ClockConfig+0x244>)
 8005e9e:	4313      	orrs	r3, r2
 8005ea0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f003 0301 	and.w	r3, r3, #1
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d055      	beq.n	8005f5a <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8005eae:	4b43      	ldr	r3, [pc, #268]	; (8005fbc <HAL_RCC_ClockConfig+0x244>)
 8005eb0:	699b      	ldr	r3, [r3, #24]
 8005eb2:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	689b      	ldr	r3, [r3, #8]
 8005eba:	4940      	ldr	r1, [pc, #256]	; (8005fbc <HAL_RCC_ClockConfig+0x244>)
 8005ebc:	4313      	orrs	r3, r2
 8005ebe:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	685b      	ldr	r3, [r3, #4]
 8005ec4:	2b02      	cmp	r3, #2
 8005ec6:	d107      	bne.n	8005ed8 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005ec8:	4b3c      	ldr	r3, [pc, #240]	; (8005fbc <HAL_RCC_ClockConfig+0x244>)
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d121      	bne.n	8005f18 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005ed4:	2301      	movs	r3, #1
 8005ed6:	e0f6      	b.n	80060c6 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	685b      	ldr	r3, [r3, #4]
 8005edc:	2b03      	cmp	r3, #3
 8005ede:	d107      	bne.n	8005ef0 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005ee0:	4b36      	ldr	r3, [pc, #216]	; (8005fbc <HAL_RCC_ClockConfig+0x244>)
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d115      	bne.n	8005f18 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005eec:	2301      	movs	r3, #1
 8005eee:	e0ea      	b.n	80060c6 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	685b      	ldr	r3, [r3, #4]
 8005ef4:	2b01      	cmp	r3, #1
 8005ef6:	d107      	bne.n	8005f08 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005ef8:	4b30      	ldr	r3, [pc, #192]	; (8005fbc <HAL_RCC_ClockConfig+0x244>)
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d109      	bne.n	8005f18 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005f04:	2301      	movs	r3, #1
 8005f06:	e0de      	b.n	80060c6 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005f08:	4b2c      	ldr	r3, [pc, #176]	; (8005fbc <HAL_RCC_ClockConfig+0x244>)
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f003 0304 	and.w	r3, r3, #4
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d101      	bne.n	8005f18 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005f14:	2301      	movs	r3, #1
 8005f16:	e0d6      	b.n	80060c6 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005f18:	4b28      	ldr	r3, [pc, #160]	; (8005fbc <HAL_RCC_ClockConfig+0x244>)
 8005f1a:	691b      	ldr	r3, [r3, #16]
 8005f1c:	f023 0207 	bic.w	r2, r3, #7
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	685b      	ldr	r3, [r3, #4]
 8005f24:	4925      	ldr	r1, [pc, #148]	; (8005fbc <HAL_RCC_ClockConfig+0x244>)
 8005f26:	4313      	orrs	r3, r2
 8005f28:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f2a:	f7fb fdd1 	bl	8001ad0 <HAL_GetTick>
 8005f2e:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f30:	e00a      	b.n	8005f48 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f32:	f7fb fdcd 	bl	8001ad0 <HAL_GetTick>
 8005f36:	4602      	mov	r2, r0
 8005f38:	697b      	ldr	r3, [r7, #20]
 8005f3a:	1ad3      	subs	r3, r2, r3
 8005f3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f40:	4293      	cmp	r3, r2
 8005f42:	d901      	bls.n	8005f48 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8005f44:	2303      	movs	r3, #3
 8005f46:	e0be      	b.n	80060c6 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f48:	4b1c      	ldr	r3, [pc, #112]	; (8005fbc <HAL_RCC_ClockConfig+0x244>)
 8005f4a:	691b      	ldr	r3, [r3, #16]
 8005f4c:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	685b      	ldr	r3, [r3, #4]
 8005f54:	00db      	lsls	r3, r3, #3
 8005f56:	429a      	cmp	r2, r3
 8005f58:	d1eb      	bne.n	8005f32 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f003 0302 	and.w	r3, r3, #2
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d010      	beq.n	8005f88 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	68da      	ldr	r2, [r3, #12]
 8005f6a:	4b14      	ldr	r3, [pc, #80]	; (8005fbc <HAL_RCC_ClockConfig+0x244>)
 8005f6c:	699b      	ldr	r3, [r3, #24]
 8005f6e:	f003 030f 	and.w	r3, r3, #15
 8005f72:	429a      	cmp	r2, r3
 8005f74:	d208      	bcs.n	8005f88 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005f76:	4b11      	ldr	r3, [pc, #68]	; (8005fbc <HAL_RCC_ClockConfig+0x244>)
 8005f78:	699b      	ldr	r3, [r3, #24]
 8005f7a:	f023 020f 	bic.w	r2, r3, #15
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	68db      	ldr	r3, [r3, #12]
 8005f82:	490e      	ldr	r1, [pc, #56]	; (8005fbc <HAL_RCC_ClockConfig+0x244>)
 8005f84:	4313      	orrs	r3, r2
 8005f86:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005f88:	4b0b      	ldr	r3, [pc, #44]	; (8005fb8 <HAL_RCC_ClockConfig+0x240>)
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f003 030f 	and.w	r3, r3, #15
 8005f90:	683a      	ldr	r2, [r7, #0]
 8005f92:	429a      	cmp	r2, r3
 8005f94:	d214      	bcs.n	8005fc0 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f96:	4b08      	ldr	r3, [pc, #32]	; (8005fb8 <HAL_RCC_ClockConfig+0x240>)
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f023 020f 	bic.w	r2, r3, #15
 8005f9e:	4906      	ldr	r1, [pc, #24]	; (8005fb8 <HAL_RCC_ClockConfig+0x240>)
 8005fa0:	683b      	ldr	r3, [r7, #0]
 8005fa2:	4313      	orrs	r3, r2
 8005fa4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005fa6:	4b04      	ldr	r3, [pc, #16]	; (8005fb8 <HAL_RCC_ClockConfig+0x240>)
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	f003 030f 	and.w	r3, r3, #15
 8005fae:	683a      	ldr	r2, [r7, #0]
 8005fb0:	429a      	cmp	r2, r3
 8005fb2:	d005      	beq.n	8005fc0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8005fb4:	2301      	movs	r3, #1
 8005fb6:	e086      	b.n	80060c6 <HAL_RCC_ClockConfig+0x34e>
 8005fb8:	52002000 	.word	0x52002000
 8005fbc:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f003 0304 	and.w	r3, r3, #4
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d010      	beq.n	8005fee <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	691a      	ldr	r2, [r3, #16]
 8005fd0:	4b3f      	ldr	r3, [pc, #252]	; (80060d0 <HAL_RCC_ClockConfig+0x358>)
 8005fd2:	699b      	ldr	r3, [r3, #24]
 8005fd4:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005fd8:	429a      	cmp	r2, r3
 8005fda:	d208      	bcs.n	8005fee <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005fdc:	4b3c      	ldr	r3, [pc, #240]	; (80060d0 <HAL_RCC_ClockConfig+0x358>)
 8005fde:	699b      	ldr	r3, [r3, #24]
 8005fe0:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	691b      	ldr	r3, [r3, #16]
 8005fe8:	4939      	ldr	r1, [pc, #228]	; (80060d0 <HAL_RCC_ClockConfig+0x358>)
 8005fea:	4313      	orrs	r3, r2
 8005fec:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f003 0308 	and.w	r3, r3, #8
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d010      	beq.n	800601c <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	695a      	ldr	r2, [r3, #20]
 8005ffe:	4b34      	ldr	r3, [pc, #208]	; (80060d0 <HAL_RCC_ClockConfig+0x358>)
 8006000:	69db      	ldr	r3, [r3, #28]
 8006002:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006006:	429a      	cmp	r2, r3
 8006008:	d208      	bcs.n	800601c <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800600a:	4b31      	ldr	r3, [pc, #196]	; (80060d0 <HAL_RCC_ClockConfig+0x358>)
 800600c:	69db      	ldr	r3, [r3, #28]
 800600e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	695b      	ldr	r3, [r3, #20]
 8006016:	492e      	ldr	r1, [pc, #184]	; (80060d0 <HAL_RCC_ClockConfig+0x358>)
 8006018:	4313      	orrs	r3, r2
 800601a:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f003 0310 	and.w	r3, r3, #16
 8006024:	2b00      	cmp	r3, #0
 8006026:	d010      	beq.n	800604a <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	699a      	ldr	r2, [r3, #24]
 800602c:	4b28      	ldr	r3, [pc, #160]	; (80060d0 <HAL_RCC_ClockConfig+0x358>)
 800602e:	69db      	ldr	r3, [r3, #28]
 8006030:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006034:	429a      	cmp	r2, r3
 8006036:	d208      	bcs.n	800604a <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006038:	4b25      	ldr	r3, [pc, #148]	; (80060d0 <HAL_RCC_ClockConfig+0x358>)
 800603a:	69db      	ldr	r3, [r3, #28]
 800603c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	699b      	ldr	r3, [r3, #24]
 8006044:	4922      	ldr	r1, [pc, #136]	; (80060d0 <HAL_RCC_ClockConfig+0x358>)
 8006046:	4313      	orrs	r3, r2
 8006048:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f003 0320 	and.w	r3, r3, #32
 8006052:	2b00      	cmp	r3, #0
 8006054:	d010      	beq.n	8006078 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	69da      	ldr	r2, [r3, #28]
 800605a:	4b1d      	ldr	r3, [pc, #116]	; (80060d0 <HAL_RCC_ClockConfig+0x358>)
 800605c:	6a1b      	ldr	r3, [r3, #32]
 800605e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006062:	429a      	cmp	r2, r3
 8006064:	d208      	bcs.n	8006078 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8006066:	4b1a      	ldr	r3, [pc, #104]	; (80060d0 <HAL_RCC_ClockConfig+0x358>)
 8006068:	6a1b      	ldr	r3, [r3, #32]
 800606a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	69db      	ldr	r3, [r3, #28]
 8006072:	4917      	ldr	r1, [pc, #92]	; (80060d0 <HAL_RCC_ClockConfig+0x358>)
 8006074:	4313      	orrs	r3, r2
 8006076:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006078:	f000 f834 	bl	80060e4 <HAL_RCC_GetSysClockFreq>
 800607c:	4602      	mov	r2, r0
 800607e:	4b14      	ldr	r3, [pc, #80]	; (80060d0 <HAL_RCC_ClockConfig+0x358>)
 8006080:	699b      	ldr	r3, [r3, #24]
 8006082:	0a1b      	lsrs	r3, r3, #8
 8006084:	f003 030f 	and.w	r3, r3, #15
 8006088:	4912      	ldr	r1, [pc, #72]	; (80060d4 <HAL_RCC_ClockConfig+0x35c>)
 800608a:	5ccb      	ldrb	r3, [r1, r3]
 800608c:	f003 031f 	and.w	r3, r3, #31
 8006090:	fa22 f303 	lsr.w	r3, r2, r3
 8006094:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006096:	4b0e      	ldr	r3, [pc, #56]	; (80060d0 <HAL_RCC_ClockConfig+0x358>)
 8006098:	699b      	ldr	r3, [r3, #24]
 800609a:	f003 030f 	and.w	r3, r3, #15
 800609e:	4a0d      	ldr	r2, [pc, #52]	; (80060d4 <HAL_RCC_ClockConfig+0x35c>)
 80060a0:	5cd3      	ldrb	r3, [r2, r3]
 80060a2:	f003 031f 	and.w	r3, r3, #31
 80060a6:	693a      	ldr	r2, [r7, #16]
 80060a8:	fa22 f303 	lsr.w	r3, r2, r3
 80060ac:	4a0a      	ldr	r2, [pc, #40]	; (80060d8 <HAL_RCC_ClockConfig+0x360>)
 80060ae:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80060b0:	4a0a      	ldr	r2, [pc, #40]	; (80060dc <HAL_RCC_ClockConfig+0x364>)
 80060b2:	693b      	ldr	r3, [r7, #16]
 80060b4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 80060b6:	4b0a      	ldr	r3, [pc, #40]	; (80060e0 <HAL_RCC_ClockConfig+0x368>)
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	4618      	mov	r0, r3
 80060bc:	f7fb fcbe 	bl	8001a3c <HAL_InitTick>
 80060c0:	4603      	mov	r3, r0
 80060c2:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80060c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80060c6:	4618      	mov	r0, r3
 80060c8:	3718      	adds	r7, #24
 80060ca:	46bd      	mov	sp, r7
 80060cc:	bd80      	pop	{r7, pc}
 80060ce:	bf00      	nop
 80060d0:	58024400 	.word	0x58024400
 80060d4:	08012d88 	.word	0x08012d88
 80060d8:	24000004 	.word	0x24000004
 80060dc:	24000000 	.word	0x24000000
 80060e0:	24000008 	.word	0x24000008

080060e4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80060e4:	b480      	push	{r7}
 80060e6:	b089      	sub	sp, #36	; 0x24
 80060e8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80060ea:	4bb3      	ldr	r3, [pc, #716]	; (80063b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80060ec:	691b      	ldr	r3, [r3, #16]
 80060ee:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80060f2:	2b18      	cmp	r3, #24
 80060f4:	f200 8155 	bhi.w	80063a2 <HAL_RCC_GetSysClockFreq+0x2be>
 80060f8:	a201      	add	r2, pc, #4	; (adr r2, 8006100 <HAL_RCC_GetSysClockFreq+0x1c>)
 80060fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060fe:	bf00      	nop
 8006100:	08006165 	.word	0x08006165
 8006104:	080063a3 	.word	0x080063a3
 8006108:	080063a3 	.word	0x080063a3
 800610c:	080063a3 	.word	0x080063a3
 8006110:	080063a3 	.word	0x080063a3
 8006114:	080063a3 	.word	0x080063a3
 8006118:	080063a3 	.word	0x080063a3
 800611c:	080063a3 	.word	0x080063a3
 8006120:	0800618b 	.word	0x0800618b
 8006124:	080063a3 	.word	0x080063a3
 8006128:	080063a3 	.word	0x080063a3
 800612c:	080063a3 	.word	0x080063a3
 8006130:	080063a3 	.word	0x080063a3
 8006134:	080063a3 	.word	0x080063a3
 8006138:	080063a3 	.word	0x080063a3
 800613c:	080063a3 	.word	0x080063a3
 8006140:	08006191 	.word	0x08006191
 8006144:	080063a3 	.word	0x080063a3
 8006148:	080063a3 	.word	0x080063a3
 800614c:	080063a3 	.word	0x080063a3
 8006150:	080063a3 	.word	0x080063a3
 8006154:	080063a3 	.word	0x080063a3
 8006158:	080063a3 	.word	0x080063a3
 800615c:	080063a3 	.word	0x080063a3
 8006160:	08006197 	.word	0x08006197
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006164:	4b94      	ldr	r3, [pc, #592]	; (80063b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f003 0320 	and.w	r3, r3, #32
 800616c:	2b00      	cmp	r3, #0
 800616e:	d009      	beq.n	8006184 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006170:	4b91      	ldr	r3, [pc, #580]	; (80063b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	08db      	lsrs	r3, r3, #3
 8006176:	f003 0303 	and.w	r3, r3, #3
 800617a:	4a90      	ldr	r2, [pc, #576]	; (80063bc <HAL_RCC_GetSysClockFreq+0x2d8>)
 800617c:	fa22 f303 	lsr.w	r3, r2, r3
 8006180:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8006182:	e111      	b.n	80063a8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006184:	4b8d      	ldr	r3, [pc, #564]	; (80063bc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006186:	61bb      	str	r3, [r7, #24]
    break;
 8006188:	e10e      	b.n	80063a8 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800618a:	4b8d      	ldr	r3, [pc, #564]	; (80063c0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800618c:	61bb      	str	r3, [r7, #24]
    break;
 800618e:	e10b      	b.n	80063a8 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8006190:	4b8c      	ldr	r3, [pc, #560]	; (80063c4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8006192:	61bb      	str	r3, [r7, #24]
    break;
 8006194:	e108      	b.n	80063a8 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006196:	4b88      	ldr	r3, [pc, #544]	; (80063b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006198:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800619a:	f003 0303 	and.w	r3, r3, #3
 800619e:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80061a0:	4b85      	ldr	r3, [pc, #532]	; (80063b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80061a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061a4:	091b      	lsrs	r3, r3, #4
 80061a6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80061aa:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 80061ac:	4b82      	ldr	r3, [pc, #520]	; (80063b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80061ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061b0:	f003 0301 	and.w	r3, r3, #1
 80061b4:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80061b6:	4b80      	ldr	r3, [pc, #512]	; (80063b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80061b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061ba:	08db      	lsrs	r3, r3, #3
 80061bc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80061c0:	68fa      	ldr	r2, [r7, #12]
 80061c2:	fb02 f303 	mul.w	r3, r2, r3
 80061c6:	ee07 3a90 	vmov	s15, r3
 80061ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061ce:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 80061d2:	693b      	ldr	r3, [r7, #16]
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	f000 80e1 	beq.w	800639c <HAL_RCC_GetSysClockFreq+0x2b8>
 80061da:	697b      	ldr	r3, [r7, #20]
 80061dc:	2b02      	cmp	r3, #2
 80061de:	f000 8083 	beq.w	80062e8 <HAL_RCC_GetSysClockFreq+0x204>
 80061e2:	697b      	ldr	r3, [r7, #20]
 80061e4:	2b02      	cmp	r3, #2
 80061e6:	f200 80a1 	bhi.w	800632c <HAL_RCC_GetSysClockFreq+0x248>
 80061ea:	697b      	ldr	r3, [r7, #20]
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d003      	beq.n	80061f8 <HAL_RCC_GetSysClockFreq+0x114>
 80061f0:	697b      	ldr	r3, [r7, #20]
 80061f2:	2b01      	cmp	r3, #1
 80061f4:	d056      	beq.n	80062a4 <HAL_RCC_GetSysClockFreq+0x1c0>
 80061f6:	e099      	b.n	800632c <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80061f8:	4b6f      	ldr	r3, [pc, #444]	; (80063b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f003 0320 	and.w	r3, r3, #32
 8006200:	2b00      	cmp	r3, #0
 8006202:	d02d      	beq.n	8006260 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006204:	4b6c      	ldr	r3, [pc, #432]	; (80063b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	08db      	lsrs	r3, r3, #3
 800620a:	f003 0303 	and.w	r3, r3, #3
 800620e:	4a6b      	ldr	r2, [pc, #428]	; (80063bc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006210:	fa22 f303 	lsr.w	r3, r2, r3
 8006214:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	ee07 3a90 	vmov	s15, r3
 800621c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006220:	693b      	ldr	r3, [r7, #16]
 8006222:	ee07 3a90 	vmov	s15, r3
 8006226:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800622a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800622e:	4b62      	ldr	r3, [pc, #392]	; (80063b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006232:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006236:	ee07 3a90 	vmov	s15, r3
 800623a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800623e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006242:	eddf 5a61 	vldr	s11, [pc, #388]	; 80063c8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006246:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800624a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800624e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006252:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006256:	ee67 7a27 	vmul.f32	s15, s14, s15
 800625a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 800625e:	e087      	b.n	8006370 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006260:	693b      	ldr	r3, [r7, #16]
 8006262:	ee07 3a90 	vmov	s15, r3
 8006266:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800626a:	eddf 6a58 	vldr	s13, [pc, #352]	; 80063cc <HAL_RCC_GetSysClockFreq+0x2e8>
 800626e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006272:	4b51      	ldr	r3, [pc, #324]	; (80063b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006276:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800627a:	ee07 3a90 	vmov	s15, r3
 800627e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006282:	ed97 6a02 	vldr	s12, [r7, #8]
 8006286:	eddf 5a50 	vldr	s11, [pc, #320]	; 80063c8 <HAL_RCC_GetSysClockFreq+0x2e4>
 800628a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800628e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006292:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006296:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800629a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800629e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80062a2:	e065      	b.n	8006370 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80062a4:	693b      	ldr	r3, [r7, #16]
 80062a6:	ee07 3a90 	vmov	s15, r3
 80062aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062ae:	eddf 6a48 	vldr	s13, [pc, #288]	; 80063d0 <HAL_RCC_GetSysClockFreq+0x2ec>
 80062b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80062b6:	4b40      	ldr	r3, [pc, #256]	; (80063b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80062b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80062be:	ee07 3a90 	vmov	s15, r3
 80062c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80062c6:	ed97 6a02 	vldr	s12, [r7, #8]
 80062ca:	eddf 5a3f 	vldr	s11, [pc, #252]	; 80063c8 <HAL_RCC_GetSysClockFreq+0x2e4>
 80062ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80062d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80062d6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80062da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80062de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062e2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80062e6:	e043      	b.n	8006370 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80062e8:	693b      	ldr	r3, [r7, #16]
 80062ea:	ee07 3a90 	vmov	s15, r3
 80062ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062f2:	eddf 6a38 	vldr	s13, [pc, #224]	; 80063d4 <HAL_RCC_GetSysClockFreq+0x2f0>
 80062f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80062fa:	4b2f      	ldr	r3, [pc, #188]	; (80063b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80062fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006302:	ee07 3a90 	vmov	s15, r3
 8006306:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800630a:	ed97 6a02 	vldr	s12, [r7, #8]
 800630e:	eddf 5a2e 	vldr	s11, [pc, #184]	; 80063c8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006312:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006316:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800631a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800631e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006322:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006326:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800632a:	e021      	b.n	8006370 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800632c:	693b      	ldr	r3, [r7, #16]
 800632e:	ee07 3a90 	vmov	s15, r3
 8006332:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006336:	eddf 6a26 	vldr	s13, [pc, #152]	; 80063d0 <HAL_RCC_GetSysClockFreq+0x2ec>
 800633a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800633e:	4b1e      	ldr	r3, [pc, #120]	; (80063b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006340:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006342:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006346:	ee07 3a90 	vmov	s15, r3
 800634a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800634e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006352:	eddf 5a1d 	vldr	s11, [pc, #116]	; 80063c8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006356:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800635a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800635e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006362:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006366:	ee67 7a27 	vmul.f32	s15, s14, s15
 800636a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800636e:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8006370:	4b11      	ldr	r3, [pc, #68]	; (80063b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006372:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006374:	0a5b      	lsrs	r3, r3, #9
 8006376:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800637a:	3301      	adds	r3, #1
 800637c:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	ee07 3a90 	vmov	s15, r3
 8006384:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006388:	edd7 6a07 	vldr	s13, [r7, #28]
 800638c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006390:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006394:	ee17 3a90 	vmov	r3, s15
 8006398:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 800639a:	e005      	b.n	80063a8 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 800639c:	2300      	movs	r3, #0
 800639e:	61bb      	str	r3, [r7, #24]
    break;
 80063a0:	e002      	b.n	80063a8 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 80063a2:	4b07      	ldr	r3, [pc, #28]	; (80063c0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80063a4:	61bb      	str	r3, [r7, #24]
    break;
 80063a6:	bf00      	nop
  }

  return sysclockfreq;
 80063a8:	69bb      	ldr	r3, [r7, #24]
}
 80063aa:	4618      	mov	r0, r3
 80063ac:	3724      	adds	r7, #36	; 0x24
 80063ae:	46bd      	mov	sp, r7
 80063b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b4:	4770      	bx	lr
 80063b6:	bf00      	nop
 80063b8:	58024400 	.word	0x58024400
 80063bc:	03d09000 	.word	0x03d09000
 80063c0:	003d0900 	.word	0x003d0900
 80063c4:	017d7840 	.word	0x017d7840
 80063c8:	46000000 	.word	0x46000000
 80063cc:	4c742400 	.word	0x4c742400
 80063d0:	4a742400 	.word	0x4a742400
 80063d4:	4bbebc20 	.word	0x4bbebc20

080063d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80063d8:	b580      	push	{r7, lr}
 80063da:	b082      	sub	sp, #8
 80063dc:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80063de:	f7ff fe81 	bl	80060e4 <HAL_RCC_GetSysClockFreq>
 80063e2:	4602      	mov	r2, r0
 80063e4:	4b10      	ldr	r3, [pc, #64]	; (8006428 <HAL_RCC_GetHCLKFreq+0x50>)
 80063e6:	699b      	ldr	r3, [r3, #24]
 80063e8:	0a1b      	lsrs	r3, r3, #8
 80063ea:	f003 030f 	and.w	r3, r3, #15
 80063ee:	490f      	ldr	r1, [pc, #60]	; (800642c <HAL_RCC_GetHCLKFreq+0x54>)
 80063f0:	5ccb      	ldrb	r3, [r1, r3]
 80063f2:	f003 031f 	and.w	r3, r3, #31
 80063f6:	fa22 f303 	lsr.w	r3, r2, r3
 80063fa:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80063fc:	4b0a      	ldr	r3, [pc, #40]	; (8006428 <HAL_RCC_GetHCLKFreq+0x50>)
 80063fe:	699b      	ldr	r3, [r3, #24]
 8006400:	f003 030f 	and.w	r3, r3, #15
 8006404:	4a09      	ldr	r2, [pc, #36]	; (800642c <HAL_RCC_GetHCLKFreq+0x54>)
 8006406:	5cd3      	ldrb	r3, [r2, r3]
 8006408:	f003 031f 	and.w	r3, r3, #31
 800640c:	687a      	ldr	r2, [r7, #4]
 800640e:	fa22 f303 	lsr.w	r3, r2, r3
 8006412:	4a07      	ldr	r2, [pc, #28]	; (8006430 <HAL_RCC_GetHCLKFreq+0x58>)
 8006414:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006416:	4a07      	ldr	r2, [pc, #28]	; (8006434 <HAL_RCC_GetHCLKFreq+0x5c>)
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800641c:	4b04      	ldr	r3, [pc, #16]	; (8006430 <HAL_RCC_GetHCLKFreq+0x58>)
 800641e:	681b      	ldr	r3, [r3, #0]
}
 8006420:	4618      	mov	r0, r3
 8006422:	3708      	adds	r7, #8
 8006424:	46bd      	mov	sp, r7
 8006426:	bd80      	pop	{r7, pc}
 8006428:	58024400 	.word	0x58024400
 800642c:	08012d88 	.word	0x08012d88
 8006430:	24000004 	.word	0x24000004
 8006434:	24000000 	.word	0x24000000

08006438 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006438:	b580      	push	{r7, lr}
 800643a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800643c:	f7ff ffcc 	bl	80063d8 <HAL_RCC_GetHCLKFreq>
 8006440:	4602      	mov	r2, r0
 8006442:	4b06      	ldr	r3, [pc, #24]	; (800645c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006444:	69db      	ldr	r3, [r3, #28]
 8006446:	091b      	lsrs	r3, r3, #4
 8006448:	f003 0307 	and.w	r3, r3, #7
 800644c:	4904      	ldr	r1, [pc, #16]	; (8006460 <HAL_RCC_GetPCLK1Freq+0x28>)
 800644e:	5ccb      	ldrb	r3, [r1, r3]
 8006450:	f003 031f 	and.w	r3, r3, #31
 8006454:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8006458:	4618      	mov	r0, r3
 800645a:	bd80      	pop	{r7, pc}
 800645c:	58024400 	.word	0x58024400
 8006460:	08012d88 	.word	0x08012d88

08006464 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006464:	b580      	push	{r7, lr}
 8006466:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8006468:	f7ff ffb6 	bl	80063d8 <HAL_RCC_GetHCLKFreq>
 800646c:	4602      	mov	r2, r0
 800646e:	4b06      	ldr	r3, [pc, #24]	; (8006488 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006470:	69db      	ldr	r3, [r3, #28]
 8006472:	0a1b      	lsrs	r3, r3, #8
 8006474:	f003 0307 	and.w	r3, r3, #7
 8006478:	4904      	ldr	r1, [pc, #16]	; (800648c <HAL_RCC_GetPCLK2Freq+0x28>)
 800647a:	5ccb      	ldrb	r3, [r1, r3]
 800647c:	f003 031f 	and.w	r3, r3, #31
 8006480:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8006484:	4618      	mov	r0, r3
 8006486:	bd80      	pop	{r7, pc}
 8006488:	58024400 	.word	0x58024400
 800648c:	08012d88 	.word	0x08012d88

08006490 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006490:	b580      	push	{r7, lr}
 8006492:	b086      	sub	sp, #24
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006498:	2300      	movs	r3, #0
 800649a:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800649c:	2300      	movs	r3, #0
 800649e:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d03f      	beq.n	800652c <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80064b0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80064b4:	d02a      	beq.n	800650c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80064b6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80064ba:	d824      	bhi.n	8006506 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80064bc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80064c0:	d018      	beq.n	80064f4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80064c2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80064c6:	d81e      	bhi.n	8006506 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d003      	beq.n	80064d4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80064cc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80064d0:	d007      	beq.n	80064e2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80064d2:	e018      	b.n	8006506 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80064d4:	4ba3      	ldr	r3, [pc, #652]	; (8006764 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80064d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064d8:	4aa2      	ldr	r2, [pc, #648]	; (8006764 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80064da:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80064de:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80064e0:	e015      	b.n	800650e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	3304      	adds	r3, #4
 80064e6:	2102      	movs	r1, #2
 80064e8:	4618      	mov	r0, r3
 80064ea:	f001 fff9 	bl	80084e0 <RCCEx_PLL2_Config>
 80064ee:	4603      	mov	r3, r0
 80064f0:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80064f2:	e00c      	b.n	800650e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	3324      	adds	r3, #36	; 0x24
 80064f8:	2102      	movs	r1, #2
 80064fa:	4618      	mov	r0, r3
 80064fc:	f002 f8a2 	bl	8008644 <RCCEx_PLL3_Config>
 8006500:	4603      	mov	r3, r0
 8006502:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8006504:	e003      	b.n	800650e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006506:	2301      	movs	r3, #1
 8006508:	75fb      	strb	r3, [r7, #23]
      break;
 800650a:	e000      	b.n	800650e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800650c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800650e:	7dfb      	ldrb	r3, [r7, #23]
 8006510:	2b00      	cmp	r3, #0
 8006512:	d109      	bne.n	8006528 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8006514:	4b93      	ldr	r3, [pc, #588]	; (8006764 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8006516:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006518:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006520:	4990      	ldr	r1, [pc, #576]	; (8006764 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8006522:	4313      	orrs	r3, r2
 8006524:	650b      	str	r3, [r1, #80]	; 0x50
 8006526:	e001      	b.n	800652c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006528:	7dfb      	ldrb	r3, [r7, #23]
 800652a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006534:	2b00      	cmp	r3, #0
 8006536:	d03d      	beq.n	80065b4 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800653c:	2b04      	cmp	r3, #4
 800653e:	d826      	bhi.n	800658e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8006540:	a201      	add	r2, pc, #4	; (adr r2, 8006548 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8006542:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006546:	bf00      	nop
 8006548:	0800655d 	.word	0x0800655d
 800654c:	0800656b 	.word	0x0800656b
 8006550:	0800657d 	.word	0x0800657d
 8006554:	08006595 	.word	0x08006595
 8006558:	08006595 	.word	0x08006595
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800655c:	4b81      	ldr	r3, [pc, #516]	; (8006764 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800655e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006560:	4a80      	ldr	r2, [pc, #512]	; (8006764 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8006562:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006566:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006568:	e015      	b.n	8006596 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	3304      	adds	r3, #4
 800656e:	2100      	movs	r1, #0
 8006570:	4618      	mov	r0, r3
 8006572:	f001 ffb5 	bl	80084e0 <RCCEx_PLL2_Config>
 8006576:	4603      	mov	r3, r0
 8006578:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800657a:	e00c      	b.n	8006596 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	3324      	adds	r3, #36	; 0x24
 8006580:	2100      	movs	r1, #0
 8006582:	4618      	mov	r0, r3
 8006584:	f002 f85e 	bl	8008644 <RCCEx_PLL3_Config>
 8006588:	4603      	mov	r3, r0
 800658a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800658c:	e003      	b.n	8006596 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800658e:	2301      	movs	r3, #1
 8006590:	75fb      	strb	r3, [r7, #23]
      break;
 8006592:	e000      	b.n	8006596 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8006594:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006596:	7dfb      	ldrb	r3, [r7, #23]
 8006598:	2b00      	cmp	r3, #0
 800659a:	d109      	bne.n	80065b0 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800659c:	4b71      	ldr	r3, [pc, #452]	; (8006764 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800659e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80065a0:	f023 0207 	bic.w	r2, r3, #7
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065a8:	496e      	ldr	r1, [pc, #440]	; (8006764 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80065aa:	4313      	orrs	r3, r2
 80065ac:	650b      	str	r3, [r1, #80]	; 0x50
 80065ae:	e001      	b.n	80065b4 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065b0:	7dfb      	ldrb	r3, [r7, #23]
 80065b2:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d042      	beq.n	8006646 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80065c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80065c8:	d02b      	beq.n	8006622 <HAL_RCCEx_PeriphCLKConfig+0x192>
 80065ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80065ce:	d825      	bhi.n	800661c <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80065d0:	2bc0      	cmp	r3, #192	; 0xc0
 80065d2:	d028      	beq.n	8006626 <HAL_RCCEx_PeriphCLKConfig+0x196>
 80065d4:	2bc0      	cmp	r3, #192	; 0xc0
 80065d6:	d821      	bhi.n	800661c <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80065d8:	2b80      	cmp	r3, #128	; 0x80
 80065da:	d016      	beq.n	800660a <HAL_RCCEx_PeriphCLKConfig+0x17a>
 80065dc:	2b80      	cmp	r3, #128	; 0x80
 80065de:	d81d      	bhi.n	800661c <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d002      	beq.n	80065ea <HAL_RCCEx_PeriphCLKConfig+0x15a>
 80065e4:	2b40      	cmp	r3, #64	; 0x40
 80065e6:	d007      	beq.n	80065f8 <HAL_RCCEx_PeriphCLKConfig+0x168>
 80065e8:	e018      	b.n	800661c <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80065ea:	4b5e      	ldr	r3, [pc, #376]	; (8006764 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80065ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065ee:	4a5d      	ldr	r2, [pc, #372]	; (8006764 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80065f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80065f4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80065f6:	e017      	b.n	8006628 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	3304      	adds	r3, #4
 80065fc:	2100      	movs	r1, #0
 80065fe:	4618      	mov	r0, r3
 8006600:	f001 ff6e 	bl	80084e0 <RCCEx_PLL2_Config>
 8006604:	4603      	mov	r3, r0
 8006606:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8006608:	e00e      	b.n	8006628 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	3324      	adds	r3, #36	; 0x24
 800660e:	2100      	movs	r1, #0
 8006610:	4618      	mov	r0, r3
 8006612:	f002 f817 	bl	8008644 <RCCEx_PLL3_Config>
 8006616:	4603      	mov	r3, r0
 8006618:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800661a:	e005      	b.n	8006628 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800661c:	2301      	movs	r3, #1
 800661e:	75fb      	strb	r3, [r7, #23]
      break;
 8006620:	e002      	b.n	8006628 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8006622:	bf00      	nop
 8006624:	e000      	b.n	8006628 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8006626:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006628:	7dfb      	ldrb	r3, [r7, #23]
 800662a:	2b00      	cmp	r3, #0
 800662c:	d109      	bne.n	8006642 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800662e:	4b4d      	ldr	r3, [pc, #308]	; (8006764 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8006630:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006632:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800663a:	494a      	ldr	r1, [pc, #296]	; (8006764 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800663c:	4313      	orrs	r3, r2
 800663e:	650b      	str	r3, [r1, #80]	; 0x50
 8006640:	e001      	b.n	8006646 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006642:	7dfb      	ldrb	r3, [r7, #23]
 8006644:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800664e:	2b00      	cmp	r3, #0
 8006650:	d049      	beq.n	80066e6 <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8006658:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800665c:	d030      	beq.n	80066c0 <HAL_RCCEx_PeriphCLKConfig+0x230>
 800665e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006662:	d82a      	bhi.n	80066ba <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8006664:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8006668:	d02c      	beq.n	80066c4 <HAL_RCCEx_PeriphCLKConfig+0x234>
 800666a:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800666e:	d824      	bhi.n	80066ba <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8006670:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006674:	d018      	beq.n	80066a8 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8006676:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800667a:	d81e      	bhi.n	80066ba <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800667c:	2b00      	cmp	r3, #0
 800667e:	d003      	beq.n	8006688 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8006680:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006684:	d007      	beq.n	8006696 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8006686:	e018      	b.n	80066ba <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006688:	4b36      	ldr	r3, [pc, #216]	; (8006764 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800668a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800668c:	4a35      	ldr	r2, [pc, #212]	; (8006764 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800668e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006692:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006694:	e017      	b.n	80066c6 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	3304      	adds	r3, #4
 800669a:	2100      	movs	r1, #0
 800669c:	4618      	mov	r0, r3
 800669e:	f001 ff1f 	bl	80084e0 <RCCEx_PLL2_Config>
 80066a2:	4603      	mov	r3, r0
 80066a4:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80066a6:	e00e      	b.n	80066c6 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	3324      	adds	r3, #36	; 0x24
 80066ac:	2100      	movs	r1, #0
 80066ae:	4618      	mov	r0, r3
 80066b0:	f001 ffc8 	bl	8008644 <RCCEx_PLL3_Config>
 80066b4:	4603      	mov	r3, r0
 80066b6:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80066b8:	e005      	b.n	80066c6 <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 80066ba:	2301      	movs	r3, #1
 80066bc:	75fb      	strb	r3, [r7, #23]
      break;
 80066be:	e002      	b.n	80066c6 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 80066c0:	bf00      	nop
 80066c2:	e000      	b.n	80066c6 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 80066c4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80066c6:	7dfb      	ldrb	r3, [r7, #23]
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d10a      	bne.n	80066e2 <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80066cc:	4b25      	ldr	r3, [pc, #148]	; (8006764 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80066ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80066d0:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80066da:	4922      	ldr	r1, [pc, #136]	; (8006764 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80066dc:	4313      	orrs	r3, r2
 80066de:	658b      	str	r3, [r1, #88]	; 0x58
 80066e0:	e001      	b.n	80066e6 <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80066e2:	7dfb      	ldrb	r3, [r7, #23]
 80066e4:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d04b      	beq.n	800678a <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80066f8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80066fc:	d030      	beq.n	8006760 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 80066fe:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006702:	d82a      	bhi.n	800675a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8006704:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8006708:	d02e      	beq.n	8006768 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 800670a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800670e:	d824      	bhi.n	800675a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8006710:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006714:	d018      	beq.n	8006748 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 8006716:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800671a:	d81e      	bhi.n	800675a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 800671c:	2b00      	cmp	r3, #0
 800671e:	d003      	beq.n	8006728 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8006720:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006724:	d007      	beq.n	8006736 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8006726:	e018      	b.n	800675a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006728:	4b0e      	ldr	r3, [pc, #56]	; (8006764 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800672a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800672c:	4a0d      	ldr	r2, [pc, #52]	; (8006764 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800672e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006732:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006734:	e019      	b.n	800676a <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	3304      	adds	r3, #4
 800673a:	2100      	movs	r1, #0
 800673c:	4618      	mov	r0, r3
 800673e:	f001 fecf 	bl	80084e0 <RCCEx_PLL2_Config>
 8006742:	4603      	mov	r3, r0
 8006744:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8006746:	e010      	b.n	800676a <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	3324      	adds	r3, #36	; 0x24
 800674c:	2100      	movs	r1, #0
 800674e:	4618      	mov	r0, r3
 8006750:	f001 ff78 	bl	8008644 <RCCEx_PLL3_Config>
 8006754:	4603      	mov	r3, r0
 8006756:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006758:	e007      	b.n	800676a <HAL_RCCEx_PeriphCLKConfig+0x2da>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800675a:	2301      	movs	r3, #1
 800675c:	75fb      	strb	r3, [r7, #23]
      break;
 800675e:	e004      	b.n	800676a <HAL_RCCEx_PeriphCLKConfig+0x2da>
      break;
 8006760:	bf00      	nop
 8006762:	e002      	b.n	800676a <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8006764:	58024400 	.word	0x58024400
      break;
 8006768:	bf00      	nop
    }

    if(ret == HAL_OK)
 800676a:	7dfb      	ldrb	r3, [r7, #23]
 800676c:	2b00      	cmp	r3, #0
 800676e:	d10a      	bne.n	8006786 <HAL_RCCEx_PeriphCLKConfig+0x2f6>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8006770:	4b99      	ldr	r3, [pc, #612]	; (80069d8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006772:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006774:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800677e:	4996      	ldr	r1, [pc, #600]	; (80069d8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006780:	4313      	orrs	r3, r2
 8006782:	658b      	str	r3, [r1, #88]	; 0x58
 8006784:	e001      	b.n	800678a <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006786:	7dfb      	ldrb	r3, [r7, #23]
 8006788:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006792:	2b00      	cmp	r3, #0
 8006794:	d032      	beq.n	80067fc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800679a:	2b30      	cmp	r3, #48	; 0x30
 800679c:	d01c      	beq.n	80067d8 <HAL_RCCEx_PeriphCLKConfig+0x348>
 800679e:	2b30      	cmp	r3, #48	; 0x30
 80067a0:	d817      	bhi.n	80067d2 <HAL_RCCEx_PeriphCLKConfig+0x342>
 80067a2:	2b20      	cmp	r3, #32
 80067a4:	d00c      	beq.n	80067c0 <HAL_RCCEx_PeriphCLKConfig+0x330>
 80067a6:	2b20      	cmp	r3, #32
 80067a8:	d813      	bhi.n	80067d2 <HAL_RCCEx_PeriphCLKConfig+0x342>
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d016      	beq.n	80067dc <HAL_RCCEx_PeriphCLKConfig+0x34c>
 80067ae:	2b10      	cmp	r3, #16
 80067b0:	d10f      	bne.n	80067d2 <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80067b2:	4b89      	ldr	r3, [pc, #548]	; (80069d8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80067b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067b6:	4a88      	ldr	r2, [pc, #544]	; (80069d8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80067b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80067bc:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 80067be:	e00e      	b.n	80067de <HAL_RCCEx_PeriphCLKConfig+0x34e>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	3304      	adds	r3, #4
 80067c4:	2102      	movs	r1, #2
 80067c6:	4618      	mov	r0, r3
 80067c8:	f001 fe8a 	bl	80084e0 <RCCEx_PLL2_Config>
 80067cc:	4603      	mov	r3, r0
 80067ce:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 80067d0:	e005      	b.n	80067de <HAL_RCCEx_PeriphCLKConfig+0x34e>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 80067d2:	2301      	movs	r3, #1
 80067d4:	75fb      	strb	r3, [r7, #23]
      break;
 80067d6:	e002      	b.n	80067de <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 80067d8:	bf00      	nop
 80067da:	e000      	b.n	80067de <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 80067dc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80067de:	7dfb      	ldrb	r3, [r7, #23]
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d109      	bne.n	80067f8 <HAL_RCCEx_PeriphCLKConfig+0x368>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80067e4:	4b7c      	ldr	r3, [pc, #496]	; (80069d8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80067e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80067e8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80067f0:	4979      	ldr	r1, [pc, #484]	; (80069d8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80067f2:	4313      	orrs	r3, r2
 80067f4:	64cb      	str	r3, [r1, #76]	; 0x4c
 80067f6:	e001      	b.n	80067fc <HAL_RCCEx_PeriphCLKConfig+0x36c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067f8:	7dfb      	ldrb	r3, [r7, #23]
 80067fa:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006804:	2b00      	cmp	r3, #0
 8006806:	d047      	beq.n	8006898 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800680c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006810:	d030      	beq.n	8006874 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8006812:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006816:	d82a      	bhi.n	800686e <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8006818:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800681c:	d02c      	beq.n	8006878 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 800681e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006822:	d824      	bhi.n	800686e <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8006824:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006828:	d018      	beq.n	800685c <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 800682a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800682e:	d81e      	bhi.n	800686e <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8006830:	2b00      	cmp	r3, #0
 8006832:	d003      	beq.n	800683c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 8006834:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006838:	d007      	beq.n	800684a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 800683a:	e018      	b.n	800686e <HAL_RCCEx_PeriphCLKConfig+0x3de>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800683c:	4b66      	ldr	r3, [pc, #408]	; (80069d8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800683e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006840:	4a65      	ldr	r2, [pc, #404]	; (80069d8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006842:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006846:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8006848:	e017      	b.n	800687a <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	3304      	adds	r3, #4
 800684e:	2100      	movs	r1, #0
 8006850:	4618      	mov	r0, r3
 8006852:	f001 fe45 	bl	80084e0 <RCCEx_PLL2_Config>
 8006856:	4603      	mov	r3, r0
 8006858:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800685a:	e00e      	b.n	800687a <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	3324      	adds	r3, #36	; 0x24
 8006860:	2100      	movs	r1, #0
 8006862:	4618      	mov	r0, r3
 8006864:	f001 feee 	bl	8008644 <RCCEx_PLL3_Config>
 8006868:	4603      	mov	r3, r0
 800686a:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800686c:	e005      	b.n	800687a <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800686e:	2301      	movs	r3, #1
 8006870:	75fb      	strb	r3, [r7, #23]
      break;
 8006872:	e002      	b.n	800687a <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8006874:	bf00      	nop
 8006876:	e000      	b.n	800687a <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8006878:	bf00      	nop
    }

    if(ret == HAL_OK)
 800687a:	7dfb      	ldrb	r3, [r7, #23]
 800687c:	2b00      	cmp	r3, #0
 800687e:	d109      	bne.n	8006894 <HAL_RCCEx_PeriphCLKConfig+0x404>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8006880:	4b55      	ldr	r3, [pc, #340]	; (80069d8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006882:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006884:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800688c:	4952      	ldr	r1, [pc, #328]	; (80069d8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800688e:	4313      	orrs	r3, r2
 8006890:	650b      	str	r3, [r1, #80]	; 0x50
 8006892:	e001      	b.n	8006898 <HAL_RCCEx_PeriphCLKConfig+0x408>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006894:	7dfb      	ldrb	r3, [r7, #23]
 8006896:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d049      	beq.n	8006938 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80068a8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80068ac:	d02e      	beq.n	800690c <HAL_RCCEx_PeriphCLKConfig+0x47c>
 80068ae:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80068b2:	d828      	bhi.n	8006906 <HAL_RCCEx_PeriphCLKConfig+0x476>
 80068b4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80068b8:	d02a      	beq.n	8006910 <HAL_RCCEx_PeriphCLKConfig+0x480>
 80068ba:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80068be:	d822      	bhi.n	8006906 <HAL_RCCEx_PeriphCLKConfig+0x476>
 80068c0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80068c4:	d026      	beq.n	8006914 <HAL_RCCEx_PeriphCLKConfig+0x484>
 80068c6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80068ca:	d81c      	bhi.n	8006906 <HAL_RCCEx_PeriphCLKConfig+0x476>
 80068cc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80068d0:	d010      	beq.n	80068f4 <HAL_RCCEx_PeriphCLKConfig+0x464>
 80068d2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80068d6:	d816      	bhi.n	8006906 <HAL_RCCEx_PeriphCLKConfig+0x476>
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d01d      	beq.n	8006918 <HAL_RCCEx_PeriphCLKConfig+0x488>
 80068dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80068e0:	d111      	bne.n	8006906 <HAL_RCCEx_PeriphCLKConfig+0x476>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	3304      	adds	r3, #4
 80068e6:	2101      	movs	r1, #1
 80068e8:	4618      	mov	r0, r3
 80068ea:	f001 fdf9 	bl	80084e0 <RCCEx_PLL2_Config>
 80068ee:	4603      	mov	r3, r0
 80068f0:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80068f2:	e012      	b.n	800691a <HAL_RCCEx_PeriphCLKConfig+0x48a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	3324      	adds	r3, #36	; 0x24
 80068f8:	2101      	movs	r1, #1
 80068fa:	4618      	mov	r0, r3
 80068fc:	f001 fea2 	bl	8008644 <RCCEx_PLL3_Config>
 8006900:	4603      	mov	r3, r0
 8006902:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8006904:	e009      	b.n	800691a <HAL_RCCEx_PeriphCLKConfig+0x48a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006906:	2301      	movs	r3, #1
 8006908:	75fb      	strb	r3, [r7, #23]
      break;
 800690a:	e006      	b.n	800691a <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 800690c:	bf00      	nop
 800690e:	e004      	b.n	800691a <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8006910:	bf00      	nop
 8006912:	e002      	b.n	800691a <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8006914:	bf00      	nop
 8006916:	e000      	b.n	800691a <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8006918:	bf00      	nop
    }

    if(ret == HAL_OK)
 800691a:	7dfb      	ldrb	r3, [r7, #23]
 800691c:	2b00      	cmp	r3, #0
 800691e:	d109      	bne.n	8006934 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8006920:	4b2d      	ldr	r3, [pc, #180]	; (80069d8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006922:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006924:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800692c:	492a      	ldr	r1, [pc, #168]	; (80069d8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800692e:	4313      	orrs	r3, r2
 8006930:	650b      	str	r3, [r1, #80]	; 0x50
 8006932:	e001      	b.n	8006938 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006934:	7dfb      	ldrb	r3, [r7, #23]
 8006936:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006940:	2b00      	cmp	r3, #0
 8006942:	d04d      	beq.n	80069e0 <HAL_RCCEx_PeriphCLKConfig+0x550>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800694a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800694e:	d02e      	beq.n	80069ae <HAL_RCCEx_PeriphCLKConfig+0x51e>
 8006950:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006954:	d828      	bhi.n	80069a8 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8006956:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800695a:	d02a      	beq.n	80069b2 <HAL_RCCEx_PeriphCLKConfig+0x522>
 800695c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006960:	d822      	bhi.n	80069a8 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8006962:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006966:	d026      	beq.n	80069b6 <HAL_RCCEx_PeriphCLKConfig+0x526>
 8006968:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800696c:	d81c      	bhi.n	80069a8 <HAL_RCCEx_PeriphCLKConfig+0x518>
 800696e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006972:	d010      	beq.n	8006996 <HAL_RCCEx_PeriphCLKConfig+0x506>
 8006974:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006978:	d816      	bhi.n	80069a8 <HAL_RCCEx_PeriphCLKConfig+0x518>
 800697a:	2b00      	cmp	r3, #0
 800697c:	d01d      	beq.n	80069ba <HAL_RCCEx_PeriphCLKConfig+0x52a>
 800697e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006982:	d111      	bne.n	80069a8 <HAL_RCCEx_PeriphCLKConfig+0x518>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	3304      	adds	r3, #4
 8006988:	2101      	movs	r1, #1
 800698a:	4618      	mov	r0, r3
 800698c:	f001 fda8 	bl	80084e0 <RCCEx_PLL2_Config>
 8006990:	4603      	mov	r3, r0
 8006992:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8006994:	e012      	b.n	80069bc <HAL_RCCEx_PeriphCLKConfig+0x52c>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	3324      	adds	r3, #36	; 0x24
 800699a:	2101      	movs	r1, #1
 800699c:	4618      	mov	r0, r3
 800699e:	f001 fe51 	bl	8008644 <RCCEx_PLL3_Config>
 80069a2:	4603      	mov	r3, r0
 80069a4:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 80069a6:	e009      	b.n	80069bc <HAL_RCCEx_PeriphCLKConfig+0x52c>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 80069a8:	2301      	movs	r3, #1
 80069aa:	75fb      	strb	r3, [r7, #23]
      break;
 80069ac:	e006      	b.n	80069bc <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 80069ae:	bf00      	nop
 80069b0:	e004      	b.n	80069bc <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 80069b2:	bf00      	nop
 80069b4:	e002      	b.n	80069bc <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 80069b6:	bf00      	nop
 80069b8:	e000      	b.n	80069bc <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 80069ba:	bf00      	nop
    }

    if(ret == HAL_OK)
 80069bc:	7dfb      	ldrb	r3, [r7, #23]
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d10c      	bne.n	80069dc <HAL_RCCEx_PeriphCLKConfig+0x54c>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80069c2:	4b05      	ldr	r3, [pc, #20]	; (80069d8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80069c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069c6:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80069d0:	4901      	ldr	r1, [pc, #4]	; (80069d8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80069d2:	4313      	orrs	r3, r2
 80069d4:	658b      	str	r3, [r1, #88]	; 0x58
 80069d6:	e003      	b.n	80069e0 <HAL_RCCEx_PeriphCLKConfig+0x550>
 80069d8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80069dc:	7dfb      	ldrb	r3, [r7, #23]
 80069de:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d02f      	beq.n	8006a4c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80069f0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80069f4:	d00e      	beq.n	8006a14 <HAL_RCCEx_PeriphCLKConfig+0x584>
 80069f6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80069fa:	d814      	bhi.n	8006a26 <HAL_RCCEx_PeriphCLKConfig+0x596>
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d015      	beq.n	8006a2c <HAL_RCCEx_PeriphCLKConfig+0x59c>
 8006a00:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006a04:	d10f      	bne.n	8006a26 <HAL_RCCEx_PeriphCLKConfig+0x596>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006a06:	4baf      	ldr	r3, [pc, #700]	; (8006cc4 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8006a08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a0a:	4aae      	ldr	r2, [pc, #696]	; (8006cc4 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8006a0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006a10:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8006a12:	e00c      	b.n	8006a2e <HAL_RCCEx_PeriphCLKConfig+0x59e>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	3304      	adds	r3, #4
 8006a18:	2101      	movs	r1, #1
 8006a1a:	4618      	mov	r0, r3
 8006a1c:	f001 fd60 	bl	80084e0 <RCCEx_PLL2_Config>
 8006a20:	4603      	mov	r3, r0
 8006a22:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8006a24:	e003      	b.n	8006a2e <HAL_RCCEx_PeriphCLKConfig+0x59e>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006a26:	2301      	movs	r3, #1
 8006a28:	75fb      	strb	r3, [r7, #23]
      break;
 8006a2a:	e000      	b.n	8006a2e <HAL_RCCEx_PeriphCLKConfig+0x59e>
      break;
 8006a2c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006a2e:	7dfb      	ldrb	r3, [r7, #23]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d109      	bne.n	8006a48 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006a34:	4ba3      	ldr	r3, [pc, #652]	; (8006cc4 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8006a36:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006a38:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006a40:	49a0      	ldr	r1, [pc, #640]	; (8006cc4 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8006a42:	4313      	orrs	r3, r2
 8006a44:	650b      	str	r3, [r1, #80]	; 0x50
 8006a46:	e001      	b.n	8006a4c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a48:	7dfb      	ldrb	r3, [r7, #23]
 8006a4a:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d032      	beq.n	8006abe <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a5c:	2b03      	cmp	r3, #3
 8006a5e:	d81b      	bhi.n	8006a98 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8006a60:	a201      	add	r2, pc, #4	; (adr r2, 8006a68 <HAL_RCCEx_PeriphCLKConfig+0x5d8>)
 8006a62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a66:	bf00      	nop
 8006a68:	08006a9f 	.word	0x08006a9f
 8006a6c:	08006a79 	.word	0x08006a79
 8006a70:	08006a87 	.word	0x08006a87
 8006a74:	08006a9f 	.word	0x08006a9f
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006a78:	4b92      	ldr	r3, [pc, #584]	; (8006cc4 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8006a7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a7c:	4a91      	ldr	r2, [pc, #580]	; (8006cc4 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8006a7e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006a82:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8006a84:	e00c      	b.n	8006aa0 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	3304      	adds	r3, #4
 8006a8a:	2102      	movs	r1, #2
 8006a8c:	4618      	mov	r0, r3
 8006a8e:	f001 fd27 	bl	80084e0 <RCCEx_PLL2_Config>
 8006a92:	4603      	mov	r3, r0
 8006a94:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8006a96:	e003      	b.n	8006aa0 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8006a98:	2301      	movs	r3, #1
 8006a9a:	75fb      	strb	r3, [r7, #23]
      break;
 8006a9c:	e000      	b.n	8006aa0 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 8006a9e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006aa0:	7dfb      	ldrb	r3, [r7, #23]
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d109      	bne.n	8006aba <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8006aa6:	4b87      	ldr	r3, [pc, #540]	; (8006cc4 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8006aa8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006aaa:	f023 0203 	bic.w	r2, r3, #3
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ab2:	4984      	ldr	r1, [pc, #528]	; (8006cc4 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8006ab4:	4313      	orrs	r3, r2
 8006ab6:	64cb      	str	r3, [r1, #76]	; 0x4c
 8006ab8:	e001      	b.n	8006abe <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006aba:	7dfb      	ldrb	r3, [r7, #23]
 8006abc:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	f000 8086 	beq.w	8006bd8 <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006acc:	4b7e      	ldr	r3, [pc, #504]	; (8006cc8 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	4a7d      	ldr	r2, [pc, #500]	; (8006cc8 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8006ad2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006ad6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006ad8:	f7fa fffa 	bl	8001ad0 <HAL_GetTick>
 8006adc:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006ade:	e009      	b.n	8006af4 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006ae0:	f7fa fff6 	bl	8001ad0 <HAL_GetTick>
 8006ae4:	4602      	mov	r2, r0
 8006ae6:	693b      	ldr	r3, [r7, #16]
 8006ae8:	1ad3      	subs	r3, r2, r3
 8006aea:	2b64      	cmp	r3, #100	; 0x64
 8006aec:	d902      	bls.n	8006af4 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 8006aee:	2303      	movs	r3, #3
 8006af0:	75fb      	strb	r3, [r7, #23]
        break;
 8006af2:	e005      	b.n	8006b00 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006af4:	4b74      	ldr	r3, [pc, #464]	; (8006cc8 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d0ef      	beq.n	8006ae0 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8006b00:	7dfb      	ldrb	r3, [r7, #23]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d166      	bne.n	8006bd4 <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8006b06:	4b6f      	ldr	r3, [pc, #444]	; (8006cc4 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8006b08:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006b10:	4053      	eors	r3, r2
 8006b12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d013      	beq.n	8006b42 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006b1a:	4b6a      	ldr	r3, [pc, #424]	; (8006cc4 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8006b1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b1e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b22:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006b24:	4b67      	ldr	r3, [pc, #412]	; (8006cc4 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8006b26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b28:	4a66      	ldr	r2, [pc, #408]	; (8006cc4 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8006b2a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006b2e:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006b30:	4b64      	ldr	r3, [pc, #400]	; (8006cc4 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8006b32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b34:	4a63      	ldr	r2, [pc, #396]	; (8006cc4 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8006b36:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006b3a:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8006b3c:	4a61      	ldr	r2, [pc, #388]	; (8006cc4 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006b48:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006b4c:	d115      	bne.n	8006b7a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b4e:	f7fa ffbf 	bl	8001ad0 <HAL_GetTick>
 8006b52:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006b54:	e00b      	b.n	8006b6e <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b56:	f7fa ffbb 	bl	8001ad0 <HAL_GetTick>
 8006b5a:	4602      	mov	r2, r0
 8006b5c:	693b      	ldr	r3, [r7, #16]
 8006b5e:	1ad3      	subs	r3, r2, r3
 8006b60:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b64:	4293      	cmp	r3, r2
 8006b66:	d902      	bls.n	8006b6e <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 8006b68:	2303      	movs	r3, #3
 8006b6a:	75fb      	strb	r3, [r7, #23]
            break;
 8006b6c:	e005      	b.n	8006b7a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006b6e:	4b55      	ldr	r3, [pc, #340]	; (8006cc4 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8006b70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b72:	f003 0302 	and.w	r3, r3, #2
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d0ed      	beq.n	8006b56 <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 8006b7a:	7dfb      	ldrb	r3, [r7, #23]
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d126      	bne.n	8006bce <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006b86:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b8a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006b8e:	d10d      	bne.n	8006bac <HAL_RCCEx_PeriphCLKConfig+0x71c>
 8006b90:	4b4c      	ldr	r3, [pc, #304]	; (8006cc4 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8006b92:	691b      	ldr	r3, [r3, #16]
 8006b94:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006b9e:	0919      	lsrs	r1, r3, #4
 8006ba0:	4b4a      	ldr	r3, [pc, #296]	; (8006ccc <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 8006ba2:	400b      	ands	r3, r1
 8006ba4:	4947      	ldr	r1, [pc, #284]	; (8006cc4 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8006ba6:	4313      	orrs	r3, r2
 8006ba8:	610b      	str	r3, [r1, #16]
 8006baa:	e005      	b.n	8006bb8 <HAL_RCCEx_PeriphCLKConfig+0x728>
 8006bac:	4b45      	ldr	r3, [pc, #276]	; (8006cc4 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8006bae:	691b      	ldr	r3, [r3, #16]
 8006bb0:	4a44      	ldr	r2, [pc, #272]	; (8006cc4 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8006bb2:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8006bb6:	6113      	str	r3, [r2, #16]
 8006bb8:	4b42      	ldr	r3, [pc, #264]	; (8006cc4 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8006bba:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006bc2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006bc6:	493f      	ldr	r1, [pc, #252]	; (8006cc4 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8006bc8:	4313      	orrs	r3, r2
 8006bca:	670b      	str	r3, [r1, #112]	; 0x70
 8006bcc:	e004      	b.n	8006bd8 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006bce:	7dfb      	ldrb	r3, [r7, #23]
 8006bd0:	75bb      	strb	r3, [r7, #22]
 8006bd2:	e001      	b.n	8006bd8 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006bd4:	7dfb      	ldrb	r3, [r7, #23]
 8006bd6:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f003 0301 	and.w	r3, r3, #1
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	f000 8085 	beq.w	8006cf0 <HAL_RCCEx_PeriphCLKConfig+0x860>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006bea:	2b28      	cmp	r3, #40	; 0x28
 8006bec:	d866      	bhi.n	8006cbc <HAL_RCCEx_PeriphCLKConfig+0x82c>
 8006bee:	a201      	add	r2, pc, #4	; (adr r2, 8006bf4 <HAL_RCCEx_PeriphCLKConfig+0x764>)
 8006bf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bf4:	08006cd1 	.word	0x08006cd1
 8006bf8:	08006cbd 	.word	0x08006cbd
 8006bfc:	08006cbd 	.word	0x08006cbd
 8006c00:	08006cbd 	.word	0x08006cbd
 8006c04:	08006cbd 	.word	0x08006cbd
 8006c08:	08006cbd 	.word	0x08006cbd
 8006c0c:	08006cbd 	.word	0x08006cbd
 8006c10:	08006cbd 	.word	0x08006cbd
 8006c14:	08006c99 	.word	0x08006c99
 8006c18:	08006cbd 	.word	0x08006cbd
 8006c1c:	08006cbd 	.word	0x08006cbd
 8006c20:	08006cbd 	.word	0x08006cbd
 8006c24:	08006cbd 	.word	0x08006cbd
 8006c28:	08006cbd 	.word	0x08006cbd
 8006c2c:	08006cbd 	.word	0x08006cbd
 8006c30:	08006cbd 	.word	0x08006cbd
 8006c34:	08006cab 	.word	0x08006cab
 8006c38:	08006cbd 	.word	0x08006cbd
 8006c3c:	08006cbd 	.word	0x08006cbd
 8006c40:	08006cbd 	.word	0x08006cbd
 8006c44:	08006cbd 	.word	0x08006cbd
 8006c48:	08006cbd 	.word	0x08006cbd
 8006c4c:	08006cbd 	.word	0x08006cbd
 8006c50:	08006cbd 	.word	0x08006cbd
 8006c54:	08006cd1 	.word	0x08006cd1
 8006c58:	08006cbd 	.word	0x08006cbd
 8006c5c:	08006cbd 	.word	0x08006cbd
 8006c60:	08006cbd 	.word	0x08006cbd
 8006c64:	08006cbd 	.word	0x08006cbd
 8006c68:	08006cbd 	.word	0x08006cbd
 8006c6c:	08006cbd 	.word	0x08006cbd
 8006c70:	08006cbd 	.word	0x08006cbd
 8006c74:	08006cd1 	.word	0x08006cd1
 8006c78:	08006cbd 	.word	0x08006cbd
 8006c7c:	08006cbd 	.word	0x08006cbd
 8006c80:	08006cbd 	.word	0x08006cbd
 8006c84:	08006cbd 	.word	0x08006cbd
 8006c88:	08006cbd 	.word	0x08006cbd
 8006c8c:	08006cbd 	.word	0x08006cbd
 8006c90:	08006cbd 	.word	0x08006cbd
 8006c94:	08006cd1 	.word	0x08006cd1
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	3304      	adds	r3, #4
 8006c9c:	2101      	movs	r1, #1
 8006c9e:	4618      	mov	r0, r3
 8006ca0:	f001 fc1e 	bl	80084e0 <RCCEx_PLL2_Config>
 8006ca4:	4603      	mov	r3, r0
 8006ca6:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8006ca8:	e013      	b.n	8006cd2 <HAL_RCCEx_PeriphCLKConfig+0x842>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	3324      	adds	r3, #36	; 0x24
 8006cae:	2101      	movs	r1, #1
 8006cb0:	4618      	mov	r0, r3
 8006cb2:	f001 fcc7 	bl	8008644 <RCCEx_PLL3_Config>
 8006cb6:	4603      	mov	r3, r0
 8006cb8:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8006cba:	e00a      	b.n	8006cd2 <HAL_RCCEx_PeriphCLKConfig+0x842>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006cbc:	2301      	movs	r3, #1
 8006cbe:	75fb      	strb	r3, [r7, #23]
      break;
 8006cc0:	e007      	b.n	8006cd2 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8006cc2:	bf00      	nop
 8006cc4:	58024400 	.word	0x58024400
 8006cc8:	58024800 	.word	0x58024800
 8006ccc:	00ffffcf 	.word	0x00ffffcf
      break;
 8006cd0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006cd2:	7dfb      	ldrb	r3, [r7, #23]
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d109      	bne.n	8006cec <HAL_RCCEx_PeriphCLKConfig+0x85c>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8006cd8:	4b96      	ldr	r3, [pc, #600]	; (8006f34 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8006cda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006cdc:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006ce4:	4993      	ldr	r1, [pc, #588]	; (8006f34 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8006ce6:	4313      	orrs	r3, r2
 8006ce8:	654b      	str	r3, [r1, #84]	; 0x54
 8006cea:	e001      	b.n	8006cf0 <HAL_RCCEx_PeriphCLKConfig+0x860>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006cec:	7dfb      	ldrb	r3, [r7, #23]
 8006cee:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	f003 0302 	and.w	r3, r3, #2
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d038      	beq.n	8006d6e <HAL_RCCEx_PeriphCLKConfig+0x8de>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006d00:	2b05      	cmp	r3, #5
 8006d02:	d821      	bhi.n	8006d48 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 8006d04:	a201      	add	r2, pc, #4	; (adr r2, 8006d0c <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 8006d06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d0a:	bf00      	nop
 8006d0c:	08006d4f 	.word	0x08006d4f
 8006d10:	08006d25 	.word	0x08006d25
 8006d14:	08006d37 	.word	0x08006d37
 8006d18:	08006d4f 	.word	0x08006d4f
 8006d1c:	08006d4f 	.word	0x08006d4f
 8006d20:	08006d4f 	.word	0x08006d4f
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	3304      	adds	r3, #4
 8006d28:	2101      	movs	r1, #1
 8006d2a:	4618      	mov	r0, r3
 8006d2c:	f001 fbd8 	bl	80084e0 <RCCEx_PLL2_Config>
 8006d30:	4603      	mov	r3, r0
 8006d32:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8006d34:	e00c      	b.n	8006d50 <HAL_RCCEx_PeriphCLKConfig+0x8c0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	3324      	adds	r3, #36	; 0x24
 8006d3a:	2101      	movs	r1, #1
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	f001 fc81 	bl	8008644 <RCCEx_PLL3_Config>
 8006d42:	4603      	mov	r3, r0
 8006d44:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8006d46:	e003      	b.n	8006d50 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006d48:	2301      	movs	r3, #1
 8006d4a:	75fb      	strb	r3, [r7, #23]
      break;
 8006d4c:	e000      	b.n	8006d50 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      break;
 8006d4e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006d50:	7dfb      	ldrb	r3, [r7, #23]
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d109      	bne.n	8006d6a <HAL_RCCEx_PeriphCLKConfig+0x8da>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8006d56:	4b77      	ldr	r3, [pc, #476]	; (8006f34 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8006d58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d5a:	f023 0207 	bic.w	r2, r3, #7
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006d62:	4974      	ldr	r1, [pc, #464]	; (8006f34 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8006d64:	4313      	orrs	r3, r2
 8006d66:	654b      	str	r3, [r1, #84]	; 0x54
 8006d68:	e001      	b.n	8006d6e <HAL_RCCEx_PeriphCLKConfig+0x8de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d6a:	7dfb      	ldrb	r3, [r7, #23]
 8006d6c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f003 0304 	and.w	r3, r3, #4
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d03a      	beq.n	8006df0 <HAL_RCCEx_PeriphCLKConfig+0x960>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d80:	2b05      	cmp	r3, #5
 8006d82:	d821      	bhi.n	8006dc8 <HAL_RCCEx_PeriphCLKConfig+0x938>
 8006d84:	a201      	add	r2, pc, #4	; (adr r2, 8006d8c <HAL_RCCEx_PeriphCLKConfig+0x8fc>)
 8006d86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d8a:	bf00      	nop
 8006d8c:	08006dcf 	.word	0x08006dcf
 8006d90:	08006da5 	.word	0x08006da5
 8006d94:	08006db7 	.word	0x08006db7
 8006d98:	08006dcf 	.word	0x08006dcf
 8006d9c:	08006dcf 	.word	0x08006dcf
 8006da0:	08006dcf 	.word	0x08006dcf
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	3304      	adds	r3, #4
 8006da8:	2101      	movs	r1, #1
 8006daa:	4618      	mov	r0, r3
 8006dac:	f001 fb98 	bl	80084e0 <RCCEx_PLL2_Config>
 8006db0:	4603      	mov	r3, r0
 8006db2:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8006db4:	e00c      	b.n	8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x940>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	3324      	adds	r3, #36	; 0x24
 8006dba:	2101      	movs	r1, #1
 8006dbc:	4618      	mov	r0, r3
 8006dbe:	f001 fc41 	bl	8008644 <RCCEx_PLL3_Config>
 8006dc2:	4603      	mov	r3, r0
 8006dc4:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8006dc6:	e003      	b.n	8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x940>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006dc8:	2301      	movs	r3, #1
 8006dca:	75fb      	strb	r3, [r7, #23]
      break;
 8006dcc:	e000      	b.n	8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x940>
      break;
 8006dce:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006dd0:	7dfb      	ldrb	r3, [r7, #23]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d10a      	bne.n	8006dec <HAL_RCCEx_PeriphCLKConfig+0x95c>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006dd6:	4b57      	ldr	r3, [pc, #348]	; (8006f34 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8006dd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006dda:	f023 0207 	bic.w	r2, r3, #7
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006de4:	4953      	ldr	r1, [pc, #332]	; (8006f34 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8006de6:	4313      	orrs	r3, r2
 8006de8:	658b      	str	r3, [r1, #88]	; 0x58
 8006dea:	e001      	b.n	8006df0 <HAL_RCCEx_PeriphCLKConfig+0x960>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006dec:	7dfb      	ldrb	r3, [r7, #23]
 8006dee:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	f003 0320 	and.w	r3, r3, #32
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d04b      	beq.n	8006e94 <HAL_RCCEx_PeriphCLKConfig+0xa04>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006e02:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006e06:	d02e      	beq.n	8006e66 <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8006e08:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006e0c:	d828      	bhi.n	8006e60 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8006e0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e12:	d02a      	beq.n	8006e6a <HAL_RCCEx_PeriphCLKConfig+0x9da>
 8006e14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e18:	d822      	bhi.n	8006e60 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8006e1a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006e1e:	d026      	beq.n	8006e6e <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8006e20:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006e24:	d81c      	bhi.n	8006e60 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8006e26:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006e2a:	d010      	beq.n	8006e4e <HAL_RCCEx_PeriphCLKConfig+0x9be>
 8006e2c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006e30:	d816      	bhi.n	8006e60 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d01d      	beq.n	8006e72 <HAL_RCCEx_PeriphCLKConfig+0x9e2>
 8006e36:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006e3a:	d111      	bne.n	8006e60 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	3304      	adds	r3, #4
 8006e40:	2100      	movs	r1, #0
 8006e42:	4618      	mov	r0, r3
 8006e44:	f001 fb4c 	bl	80084e0 <RCCEx_PLL2_Config>
 8006e48:	4603      	mov	r3, r0
 8006e4a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8006e4c:	e012      	b.n	8006e74 <HAL_RCCEx_PeriphCLKConfig+0x9e4>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	3324      	adds	r3, #36	; 0x24
 8006e52:	2102      	movs	r1, #2
 8006e54:	4618      	mov	r0, r3
 8006e56:	f001 fbf5 	bl	8008644 <RCCEx_PLL3_Config>
 8006e5a:	4603      	mov	r3, r0
 8006e5c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8006e5e:	e009      	b.n	8006e74 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006e60:	2301      	movs	r3, #1
 8006e62:	75fb      	strb	r3, [r7, #23]
      break;
 8006e64:	e006      	b.n	8006e74 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8006e66:	bf00      	nop
 8006e68:	e004      	b.n	8006e74 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8006e6a:	bf00      	nop
 8006e6c:	e002      	b.n	8006e74 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8006e6e:	bf00      	nop
 8006e70:	e000      	b.n	8006e74 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8006e72:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006e74:	7dfb      	ldrb	r3, [r7, #23]
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d10a      	bne.n	8006e90 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006e7a:	4b2e      	ldr	r3, [pc, #184]	; (8006f34 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8006e7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e7e:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006e88:	492a      	ldr	r1, [pc, #168]	; (8006f34 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8006e8a:	4313      	orrs	r3, r2
 8006e8c:	654b      	str	r3, [r1, #84]	; 0x54
 8006e8e:	e001      	b.n	8006e94 <HAL_RCCEx_PeriphCLKConfig+0xa04>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e90:	7dfb      	ldrb	r3, [r7, #23]
 8006e92:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d04d      	beq.n	8006f3c <HAL_RCCEx_PeriphCLKConfig+0xaac>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006ea6:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8006eaa:	d02e      	beq.n	8006f0a <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8006eac:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8006eb0:	d828      	bhi.n	8006f04 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8006eb2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006eb6:	d02a      	beq.n	8006f0e <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8006eb8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ebc:	d822      	bhi.n	8006f04 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8006ebe:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006ec2:	d026      	beq.n	8006f12 <HAL_RCCEx_PeriphCLKConfig+0xa82>
 8006ec4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006ec8:	d81c      	bhi.n	8006f04 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8006eca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006ece:	d010      	beq.n	8006ef2 <HAL_RCCEx_PeriphCLKConfig+0xa62>
 8006ed0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006ed4:	d816      	bhi.n	8006f04 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d01d      	beq.n	8006f16 <HAL_RCCEx_PeriphCLKConfig+0xa86>
 8006eda:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006ede:	d111      	bne.n	8006f04 <HAL_RCCEx_PeriphCLKConfig+0xa74>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	3304      	adds	r3, #4
 8006ee4:	2100      	movs	r1, #0
 8006ee6:	4618      	mov	r0, r3
 8006ee8:	f001 fafa 	bl	80084e0 <RCCEx_PLL2_Config>
 8006eec:	4603      	mov	r3, r0
 8006eee:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8006ef0:	e012      	b.n	8006f18 <HAL_RCCEx_PeriphCLKConfig+0xa88>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	3324      	adds	r3, #36	; 0x24
 8006ef6:	2102      	movs	r1, #2
 8006ef8:	4618      	mov	r0, r3
 8006efa:	f001 fba3 	bl	8008644 <RCCEx_PLL3_Config>
 8006efe:	4603      	mov	r3, r0
 8006f00:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8006f02:	e009      	b.n	8006f18 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006f04:	2301      	movs	r3, #1
 8006f06:	75fb      	strb	r3, [r7, #23]
      break;
 8006f08:	e006      	b.n	8006f18 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8006f0a:	bf00      	nop
 8006f0c:	e004      	b.n	8006f18 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8006f0e:	bf00      	nop
 8006f10:	e002      	b.n	8006f18 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8006f12:	bf00      	nop
 8006f14:	e000      	b.n	8006f18 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8006f16:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006f18:	7dfb      	ldrb	r3, [r7, #23]
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d10c      	bne.n	8006f38 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006f1e:	4b05      	ldr	r3, [pc, #20]	; (8006f34 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8006f20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f22:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006f2c:	4901      	ldr	r1, [pc, #4]	; (8006f34 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8006f2e:	4313      	orrs	r3, r2
 8006f30:	658b      	str	r3, [r1, #88]	; 0x58
 8006f32:	e003      	b.n	8006f3c <HAL_RCCEx_PeriphCLKConfig+0xaac>
 8006f34:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f38:	7dfb      	ldrb	r3, [r7, #23]
 8006f3a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d04b      	beq.n	8006fe0 <HAL_RCCEx_PeriphCLKConfig+0xb50>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006f4e:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8006f52:	d02e      	beq.n	8006fb2 <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8006f54:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8006f58:	d828      	bhi.n	8006fac <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8006f5a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006f5e:	d02a      	beq.n	8006fb6 <HAL_RCCEx_PeriphCLKConfig+0xb26>
 8006f60:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006f64:	d822      	bhi.n	8006fac <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8006f66:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8006f6a:	d026      	beq.n	8006fba <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 8006f6c:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8006f70:	d81c      	bhi.n	8006fac <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8006f72:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006f76:	d010      	beq.n	8006f9a <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 8006f78:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006f7c:	d816      	bhi.n	8006fac <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d01d      	beq.n	8006fbe <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 8006f82:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006f86:	d111      	bne.n	8006fac <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	3304      	adds	r3, #4
 8006f8c:	2100      	movs	r1, #0
 8006f8e:	4618      	mov	r0, r3
 8006f90:	f001 faa6 	bl	80084e0 <RCCEx_PLL2_Config>
 8006f94:	4603      	mov	r3, r0
 8006f96:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8006f98:	e012      	b.n	8006fc0 <HAL_RCCEx_PeriphCLKConfig+0xb30>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	3324      	adds	r3, #36	; 0x24
 8006f9e:	2102      	movs	r1, #2
 8006fa0:	4618      	mov	r0, r3
 8006fa2:	f001 fb4f 	bl	8008644 <RCCEx_PLL3_Config>
 8006fa6:	4603      	mov	r3, r0
 8006fa8:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8006faa:	e009      	b.n	8006fc0 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006fac:	2301      	movs	r3, #1
 8006fae:	75fb      	strb	r3, [r7, #23]
      break;
 8006fb0:	e006      	b.n	8006fc0 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8006fb2:	bf00      	nop
 8006fb4:	e004      	b.n	8006fc0 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8006fb6:	bf00      	nop
 8006fb8:	e002      	b.n	8006fc0 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8006fba:	bf00      	nop
 8006fbc:	e000      	b.n	8006fc0 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8006fbe:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006fc0:	7dfb      	ldrb	r3, [r7, #23]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d10a      	bne.n	8006fdc <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8006fc6:	4b9d      	ldr	r3, [pc, #628]	; (800723c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8006fc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006fca:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006fd4:	4999      	ldr	r1, [pc, #612]	; (800723c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8006fd6:	4313      	orrs	r3, r2
 8006fd8:	658b      	str	r3, [r1, #88]	; 0x58
 8006fda:	e001      	b.n	8006fe0 <HAL_RCCEx_PeriphCLKConfig+0xb50>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006fdc:	7dfb      	ldrb	r3, [r7, #23]
 8006fde:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	f003 0308 	and.w	r3, r3, #8
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d01a      	beq.n	8007022 <HAL_RCCEx_PeriphCLKConfig+0xb92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006ff2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ff6:	d10a      	bne.n	800700e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	3324      	adds	r3, #36	; 0x24
 8006ffc:	2102      	movs	r1, #2
 8006ffe:	4618      	mov	r0, r3
 8007000:	f001 fb20 	bl	8008644 <RCCEx_PLL3_Config>
 8007004:	4603      	mov	r3, r0
 8007006:	2b00      	cmp	r3, #0
 8007008:	d001      	beq.n	800700e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        {
          status = HAL_ERROR;
 800700a:	2301      	movs	r3, #1
 800700c:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800700e:	4b8b      	ldr	r3, [pc, #556]	; (800723c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007010:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007012:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800701c:	4987      	ldr	r1, [pc, #540]	; (800723c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800701e:	4313      	orrs	r3, r2
 8007020:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	f003 0310 	and.w	r3, r3, #16
 800702a:	2b00      	cmp	r3, #0
 800702c:	d01a      	beq.n	8007064 <HAL_RCCEx_PeriphCLKConfig+0xbd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007034:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007038:	d10a      	bne.n	8007050 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	3324      	adds	r3, #36	; 0x24
 800703e:	2102      	movs	r1, #2
 8007040:	4618      	mov	r0, r3
 8007042:	f001 faff 	bl	8008644 <RCCEx_PLL3_Config>
 8007046:	4603      	mov	r3, r0
 8007048:	2b00      	cmp	r3, #0
 800704a:	d001      	beq.n	8007050 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
      {
        status = HAL_ERROR;
 800704c:	2301      	movs	r3, #1
 800704e:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007050:	4b7a      	ldr	r3, [pc, #488]	; (800723c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007052:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007054:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800705e:	4977      	ldr	r1, [pc, #476]	; (800723c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007060:	4313      	orrs	r3, r2
 8007062:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800706c:	2b00      	cmp	r3, #0
 800706e:	d034      	beq.n	80070da <HAL_RCCEx_PeriphCLKConfig+0xc4a>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8007076:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800707a:	d01d      	beq.n	80070b8 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 800707c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007080:	d817      	bhi.n	80070b2 <HAL_RCCEx_PeriphCLKConfig+0xc22>
 8007082:	2b00      	cmp	r3, #0
 8007084:	d003      	beq.n	800708e <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8007086:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800708a:	d009      	beq.n	80070a0 <HAL_RCCEx_PeriphCLKConfig+0xc10>
 800708c:	e011      	b.n	80070b2 <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	3304      	adds	r3, #4
 8007092:	2100      	movs	r1, #0
 8007094:	4618      	mov	r0, r3
 8007096:	f001 fa23 	bl	80084e0 <RCCEx_PLL2_Config>
 800709a:	4603      	mov	r3, r0
 800709c:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800709e:	e00c      	b.n	80070ba <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	3324      	adds	r3, #36	; 0x24
 80070a4:	2102      	movs	r1, #2
 80070a6:	4618      	mov	r0, r3
 80070a8:	f001 facc 	bl	8008644 <RCCEx_PLL3_Config>
 80070ac:	4603      	mov	r3, r0
 80070ae:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 80070b0:	e003      	b.n	80070ba <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80070b2:	2301      	movs	r3, #1
 80070b4:	75fb      	strb	r3, [r7, #23]
      break;
 80070b6:	e000      	b.n	80070ba <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 80070b8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80070ba:	7dfb      	ldrb	r3, [r7, #23]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d10a      	bne.n	80070d6 <HAL_RCCEx_PeriphCLKConfig+0xc46>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80070c0:	4b5e      	ldr	r3, [pc, #376]	; (800723c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80070c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80070c4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80070ce:	495b      	ldr	r1, [pc, #364]	; (800723c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80070d0:	4313      	orrs	r3, r2
 80070d2:	658b      	str	r3, [r1, #88]	; 0x58
 80070d4:	e001      	b.n	80070da <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80070d6:	7dfb      	ldrb	r3, [r7, #23]
 80070d8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d033      	beq.n	800714e <HAL_RCCEx_PeriphCLKConfig+0xcbe>
  {

    switch(PeriphClkInit->UsbClockSelection)
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80070ec:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80070f0:	d01c      	beq.n	800712c <HAL_RCCEx_PeriphCLKConfig+0xc9c>
 80070f2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80070f6:	d816      	bhi.n	8007126 <HAL_RCCEx_PeriphCLKConfig+0xc96>
 80070f8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80070fc:	d003      	beq.n	8007106 <HAL_RCCEx_PeriphCLKConfig+0xc76>
 80070fe:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007102:	d007      	beq.n	8007114 <HAL_RCCEx_PeriphCLKConfig+0xc84>
 8007104:	e00f      	b.n	8007126 <HAL_RCCEx_PeriphCLKConfig+0xc96>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007106:	4b4d      	ldr	r3, [pc, #308]	; (800723c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007108:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800710a:	4a4c      	ldr	r2, [pc, #304]	; (800723c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800710c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007110:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8007112:	e00c      	b.n	800712e <HAL_RCCEx_PeriphCLKConfig+0xc9e>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	3324      	adds	r3, #36	; 0x24
 8007118:	2101      	movs	r1, #1
 800711a:	4618      	mov	r0, r3
 800711c:	f001 fa92 	bl	8008644 <RCCEx_PLL3_Config>
 8007120:	4603      	mov	r3, r0
 8007122:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8007124:	e003      	b.n	800712e <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007126:	2301      	movs	r3, #1
 8007128:	75fb      	strb	r3, [r7, #23]
      break;
 800712a:	e000      	b.n	800712e <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      break;
 800712c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800712e:	7dfb      	ldrb	r3, [r7, #23]
 8007130:	2b00      	cmp	r3, #0
 8007132:	d10a      	bne.n	800714a <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007134:	4b41      	ldr	r3, [pc, #260]	; (800723c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007136:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007138:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007142:	493e      	ldr	r1, [pc, #248]	; (800723c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007144:	4313      	orrs	r3, r2
 8007146:	654b      	str	r3, [r1, #84]	; 0x54
 8007148:	e001      	b.n	800714e <HAL_RCCEx_PeriphCLKConfig+0xcbe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800714a:	7dfb      	ldrb	r3, [r7, #23]
 800714c:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007156:	2b00      	cmp	r3, #0
 8007158:	d029      	beq.n	80071ae <HAL_RCCEx_PeriphCLKConfig+0xd1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800715e:	2b00      	cmp	r3, #0
 8007160:	d003      	beq.n	800716a <HAL_RCCEx_PeriphCLKConfig+0xcda>
 8007162:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007166:	d007      	beq.n	8007178 <HAL_RCCEx_PeriphCLKConfig+0xce8>
 8007168:	e00f      	b.n	800718a <HAL_RCCEx_PeriphCLKConfig+0xcfa>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800716a:	4b34      	ldr	r3, [pc, #208]	; (800723c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800716c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800716e:	4a33      	ldr	r2, [pc, #204]	; (800723c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007170:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007174:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8007176:	e00b      	b.n	8007190 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	3304      	adds	r3, #4
 800717c:	2102      	movs	r1, #2
 800717e:	4618      	mov	r0, r3
 8007180:	f001 f9ae 	bl	80084e0 <RCCEx_PLL2_Config>
 8007184:	4603      	mov	r3, r0
 8007186:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8007188:	e002      	b.n	8007190 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    default:
      ret = HAL_ERROR;
 800718a:	2301      	movs	r3, #1
 800718c:	75fb      	strb	r3, [r7, #23]
      break;
 800718e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007190:	7dfb      	ldrb	r3, [r7, #23]
 8007192:	2b00      	cmp	r3, #0
 8007194:	d109      	bne.n	80071aa <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8007196:	4b29      	ldr	r3, [pc, #164]	; (800723c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007198:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800719a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80071a2:	4926      	ldr	r1, [pc, #152]	; (800723c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80071a4:	4313      	orrs	r3, r2
 80071a6:	64cb      	str	r3, [r1, #76]	; 0x4c
 80071a8:	e001      	b.n	80071ae <HAL_RCCEx_PeriphCLKConfig+0xd1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80071aa:	7dfb      	ldrb	r3, [r7, #23]
 80071ac:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d00a      	beq.n	80071d0 <HAL_RCCEx_PeriphCLKConfig+0xd40>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	3324      	adds	r3, #36	; 0x24
 80071be:	2102      	movs	r1, #2
 80071c0:	4618      	mov	r0, r3
 80071c2:	f001 fa3f 	bl	8008644 <RCCEx_PLL3_Config>
 80071c6:	4603      	mov	r3, r0
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d001      	beq.n	80071d0 <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      status=HAL_ERROR;
 80071cc:	2301      	movs	r3, #1
 80071ce:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d033      	beq.n	8007244 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
  {

    switch(PeriphClkInit->RngClockSelection)
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80071e0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80071e4:	d017      	beq.n	8007216 <HAL_RCCEx_PeriphCLKConfig+0xd86>
 80071e6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80071ea:	d811      	bhi.n	8007210 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 80071ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80071f0:	d013      	beq.n	800721a <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 80071f2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80071f6:	d80b      	bhi.n	8007210 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d010      	beq.n	800721e <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 80071fc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007200:	d106      	bne.n	8007210 <HAL_RCCEx_PeriphCLKConfig+0xd80>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007202:	4b0e      	ldr	r3, [pc, #56]	; (800723c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007204:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007206:	4a0d      	ldr	r2, [pc, #52]	; (800723c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007208:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800720c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 800720e:	e007      	b.n	8007220 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007210:	2301      	movs	r3, #1
 8007212:	75fb      	strb	r3, [r7, #23]
      break;
 8007214:	e004      	b.n	8007220 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8007216:	bf00      	nop
 8007218:	e002      	b.n	8007220 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 800721a:	bf00      	nop
 800721c:	e000      	b.n	8007220 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 800721e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007220:	7dfb      	ldrb	r3, [r7, #23]
 8007222:	2b00      	cmp	r3, #0
 8007224:	d10c      	bne.n	8007240 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007226:	4b05      	ldr	r3, [pc, #20]	; (800723c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007228:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800722a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007232:	4902      	ldr	r1, [pc, #8]	; (800723c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007234:	4313      	orrs	r3, r2
 8007236:	654b      	str	r3, [r1, #84]	; 0x54
 8007238:	e004      	b.n	8007244 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
 800723a:	bf00      	nop
 800723c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007240:	7dfb      	ldrb	r3, [r7, #23]
 8007242:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800724c:	2b00      	cmp	r3, #0
 800724e:	d008      	beq.n	8007262 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007250:	4b31      	ldr	r3, [pc, #196]	; (8007318 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8007252:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007254:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800725c:	492e      	ldr	r1, [pc, #184]	; (8007318 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800725e:	4313      	orrs	r3, r2
 8007260:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800726a:	2b00      	cmp	r3, #0
 800726c:	d009      	beq.n	8007282 <HAL_RCCEx_PeriphCLKConfig+0xdf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800726e:	4b2a      	ldr	r3, [pc, #168]	; (8007318 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8007270:	691b      	ldr	r3, [r3, #16]
 8007272:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800727c:	4926      	ldr	r1, [pc, #152]	; (8007318 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800727e:	4313      	orrs	r3, r2
 8007280:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800728a:	2b00      	cmp	r3, #0
 800728c:	d008      	beq.n	80072a0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800728e:	4b22      	ldr	r3, [pc, #136]	; (8007318 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8007290:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007292:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800729a:	491f      	ldr	r1, [pc, #124]	; (8007318 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800729c:	4313      	orrs	r3, r2
 800729e:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d00d      	beq.n	80072c8 <HAL_RCCEx_PeriphCLKConfig+0xe38>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80072ac:	4b1a      	ldr	r3, [pc, #104]	; (8007318 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80072ae:	691b      	ldr	r3, [r3, #16]
 80072b0:	4a19      	ldr	r2, [pc, #100]	; (8007318 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80072b2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80072b6:	6113      	str	r3, [r2, #16]
 80072b8:	4b17      	ldr	r3, [pc, #92]	; (8007318 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80072ba:	691a      	ldr	r2, [r3, #16]
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80072c2:	4915      	ldr	r1, [pc, #84]	; (8007318 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80072c4:	4313      	orrs	r3, r2
 80072c6:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	da08      	bge.n	80072e2 <HAL_RCCEx_PeriphCLKConfig+0xe52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80072d0:	4b11      	ldr	r3, [pc, #68]	; (8007318 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80072d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80072d4:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80072dc:	490e      	ldr	r1, [pc, #56]	; (8007318 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80072de:	4313      	orrs	r3, r2
 80072e0:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d009      	beq.n	8007302 <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80072ee:	4b0a      	ldr	r3, [pc, #40]	; (8007318 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80072f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072f2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80072fc:	4906      	ldr	r1, [pc, #24]	; (8007318 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80072fe:	4313      	orrs	r3, r2
 8007300:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8007302:	7dbb      	ldrb	r3, [r7, #22]
 8007304:	2b00      	cmp	r3, #0
 8007306:	d101      	bne.n	800730c <HAL_RCCEx_PeriphCLKConfig+0xe7c>
  {
    return HAL_OK;
 8007308:	2300      	movs	r3, #0
 800730a:	e000      	b.n	800730e <HAL_RCCEx_PeriphCLKConfig+0xe7e>
  }
  return HAL_ERROR;
 800730c:	2301      	movs	r3, #1
}
 800730e:	4618      	mov	r0, r3
 8007310:	3718      	adds	r7, #24
 8007312:	46bd      	mov	sp, r7
 8007314:	bd80      	pop	{r7, pc}
 8007316:	bf00      	nop
 8007318:	58024400 	.word	0x58024400

0800731c <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800731c:	b580      	push	{r7, lr}
 800731e:	b090      	sub	sp, #64	; 0x40
 8007320:	af00      	add	r7, sp, #0
 8007322:	6078      	str	r0, [r7, #4]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800732a:	f040 8095 	bne.w	8007458 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
    {

      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 800732e:	4b97      	ldr	r3, [pc, #604]	; (800758c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007330:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007332:	f003 0307 	and.w	r3, r3, #7
 8007336:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8007338:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800733a:	2b04      	cmp	r3, #4
 800733c:	f200 8088 	bhi.w	8007450 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8007340:	a201      	add	r2, pc, #4	; (adr r2, 8007348 <HAL_RCCEx_GetPeriphCLKFreq+0x2c>)
 8007342:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007346:	bf00      	nop
 8007348:	0800735d 	.word	0x0800735d
 800734c:	08007385 	.word	0x08007385
 8007350:	080073ad 	.word	0x080073ad
 8007354:	08007449 	.word	0x08007449
 8007358:	080073d5 	.word	0x080073d5
      {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800735c:	4b8b      	ldr	r3, [pc, #556]	; (800758c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007364:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007368:	d108      	bne.n	800737c <HAL_RCCEx_GetPeriphCLKFreq+0x60>
         {
           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800736a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800736e:	4618      	mov	r0, r3
 8007370:	f000 ff64 	bl	800823c <HAL_RCCEx_GetPLL1ClockFreq>
           frequency = pll1_clocks.PLL1_Q_Frequency;
 8007374:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007376:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007378:	f000 bc94 	b.w	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 800737c:	2300      	movs	r3, #0
 800737e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007380:	f000 bc90 	b.w	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007384:	4b81      	ldr	r3, [pc, #516]	; (800758c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800738c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007390:	d108      	bne.n	80073a4 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007392:	f107 0318 	add.w	r3, r7, #24
 8007396:	4618      	mov	r0, r3
 8007398:	f000 fca8 	bl	8007cec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800739c:	69bb      	ldr	r3, [r7, #24]
 800739e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80073a0:	f000 bc80 	b.w	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 80073a4:	2300      	movs	r3, #0
 80073a6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80073a8:	f000 bc7c 	b.w	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80073ac:	4b77      	ldr	r3, [pc, #476]	; (800758c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80073b4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80073b8:	d108      	bne.n	80073cc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80073ba:	f107 030c 	add.w	r3, r7, #12
 80073be:	4618      	mov	r0, r3
 80073c0:	f000 fde8 	bl	8007f94 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80073c8:	f000 bc6c 	b.w	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 80073cc:	2300      	movs	r3, #0
 80073ce:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80073d0:	f000 bc68 	b.w	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80073d4:	4b6d      	ldr	r3, [pc, #436]	; (800758c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80073d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80073d8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80073dc:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80073de:	4b6b      	ldr	r3, [pc, #428]	; (800758c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	f003 0304 	and.w	r3, r3, #4
 80073e6:	2b04      	cmp	r3, #4
 80073e8:	d10c      	bne.n	8007404 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
 80073ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d109      	bne.n	8007404 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80073f0:	4b66      	ldr	r3, [pc, #408]	; (800758c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	08db      	lsrs	r3, r3, #3
 80073f6:	f003 0303 	and.w	r3, r3, #3
 80073fa:	4a65      	ldr	r2, [pc, #404]	; (8007590 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 80073fc:	fa22 f303 	lsr.w	r3, r2, r3
 8007400:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007402:	e01f      	b.n	8007444 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007404:	4b61      	ldr	r3, [pc, #388]	; (800758c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800740c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007410:	d106      	bne.n	8007420 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
 8007412:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007414:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007418:	d102      	bne.n	8007420 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800741a:	4b5e      	ldr	r3, [pc, #376]	; (8007594 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800741c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800741e:	e011      	b.n	8007444 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007420:	4b5a      	ldr	r3, [pc, #360]	; (800758c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007428:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800742c:	d106      	bne.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 800742e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007430:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007434:	d102      	bne.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8007436:	4b58      	ldr	r3, [pc, #352]	; (8007598 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 8007438:	63fb      	str	r3, [r7, #60]	; 0x3c
 800743a:	e003      	b.n	8007444 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800743c:	2300      	movs	r3, #0
 800743e:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8007440:	f000 bc30 	b.w	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8007444:	f000 bc2e 	b.w	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8007448:	4b54      	ldr	r3, [pc, #336]	; (800759c <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 800744a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800744c:	f000 bc2a 	b.w	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      default :
        {
          frequency = 0;
 8007450:	2300      	movs	r3, #0
 8007452:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007454:	f000 bc26 	b.w	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800745e:	f040 809f 	bne.w	80075a0 <HAL_RCCEx_GetPeriphCLKFreq+0x284>
    {

      saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 8007462:	4b4a      	ldr	r3, [pc, #296]	; (800758c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007464:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007466:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 800746a:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 800746c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800746e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007472:	d04d      	beq.n	8007510 <HAL_RCCEx_GetPeriphCLKFreq+0x1f4>
 8007474:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007476:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800747a:	f200 8084 	bhi.w	8007586 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 800747e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007480:	2bc0      	cmp	r3, #192	; 0xc0
 8007482:	d07d      	beq.n	8007580 <HAL_RCCEx_GetPeriphCLKFreq+0x264>
 8007484:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007486:	2bc0      	cmp	r3, #192	; 0xc0
 8007488:	d87d      	bhi.n	8007586 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 800748a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800748c:	2b80      	cmp	r3, #128	; 0x80
 800748e:	d02d      	beq.n	80074ec <HAL_RCCEx_GetPeriphCLKFreq+0x1d0>
 8007490:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007492:	2b80      	cmp	r3, #128	; 0x80
 8007494:	d877      	bhi.n	8007586 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8007496:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007498:	2b00      	cmp	r3, #0
 800749a:	d003      	beq.n	80074a4 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
 800749c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800749e:	2b40      	cmp	r3, #64	; 0x40
 80074a0:	d012      	beq.n	80074c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 80074a2:	e070      	b.n	8007586 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
      {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80074a4:	4b39      	ldr	r3, [pc, #228]	; (800758c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80074ac:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80074b0:	d107      	bne.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80074b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80074b6:	4618      	mov	r0, r3
 80074b8:	f000 fec0 	bl	800823c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80074bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074be:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80074c0:	e3f0      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 80074c2:	2300      	movs	r3, #0
 80074c4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80074c6:	e3ed      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80074c8:	4b30      	ldr	r3, [pc, #192]	; (800758c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80074d0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80074d4:	d107      	bne.n	80074e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80074d6:	f107 0318 	add.w	r3, r7, #24
 80074da:	4618      	mov	r0, r3
 80074dc:	f000 fc06 	bl	8007cec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80074e0:	69bb      	ldr	r3, [r7, #24]
 80074e2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80074e4:	e3de      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 80074e6:	2300      	movs	r3, #0
 80074e8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80074ea:	e3db      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80074ec:	4b27      	ldr	r3, [pc, #156]	; (800758c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80074f4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80074f8:	d107      	bne.n	800750a <HAL_RCCEx_GetPeriphCLKFreq+0x1ee>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80074fa:	f107 030c 	add.w	r3, r7, #12
 80074fe:	4618      	mov	r0, r3
 8007500:	f000 fd48 	bl	8007f94 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007508:	e3cc      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 800750a:	2300      	movs	r3, #0
 800750c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800750e:	e3c9      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8007510:	4b1e      	ldr	r3, [pc, #120]	; (800758c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007512:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007514:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007518:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800751a:	4b1c      	ldr	r3, [pc, #112]	; (800758c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	f003 0304 	and.w	r3, r3, #4
 8007522:	2b04      	cmp	r3, #4
 8007524:	d10c      	bne.n	8007540 <HAL_RCCEx_GetPeriphCLKFreq+0x224>
 8007526:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007528:	2b00      	cmp	r3, #0
 800752a:	d109      	bne.n	8007540 <HAL_RCCEx_GetPeriphCLKFreq+0x224>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800752c:	4b17      	ldr	r3, [pc, #92]	; (800758c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	08db      	lsrs	r3, r3, #3
 8007532:	f003 0303 	and.w	r3, r3, #3
 8007536:	4a16      	ldr	r2, [pc, #88]	; (8007590 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8007538:	fa22 f303 	lsr.w	r3, r2, r3
 800753c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800753e:	e01e      	b.n	800757e <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007540:	4b12      	ldr	r3, [pc, #72]	; (800758c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007548:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800754c:	d106      	bne.n	800755c <HAL_RCCEx_GetPeriphCLKFreq+0x240>
 800754e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007550:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007554:	d102      	bne.n	800755c <HAL_RCCEx_GetPeriphCLKFreq+0x240>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8007556:	4b0f      	ldr	r3, [pc, #60]	; (8007594 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8007558:	63fb      	str	r3, [r7, #60]	; 0x3c
 800755a:	e010      	b.n	800757e <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800755c:	4b0b      	ldr	r3, [pc, #44]	; (800758c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007564:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007568:	d106      	bne.n	8007578 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
 800756a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800756c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007570:	d102      	bne.n	8007578 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8007572:	4b09      	ldr	r3, [pc, #36]	; (8007598 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 8007574:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007576:	e002      	b.n	800757e <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8007578:	2300      	movs	r3, #0
 800757a:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800757c:	e392      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 800757e:	e391      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8007580:	4b06      	ldr	r3, [pc, #24]	; (800759c <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8007582:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007584:	e38e      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      default :
        {
          frequency = 0;
 8007586:	2300      	movs	r3, #0
 8007588:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800758a:	e38b      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 800758c:	58024400 	.word	0x58024400
 8007590:	03d09000 	.word	0x03d09000
 8007594:	003d0900 	.word	0x003d0900
 8007598:	017d7840 	.word	0x017d7840
 800759c:	00bb8000 	.word	0x00bb8000
      }
    }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80075a6:	f040 809c 	bne.w	80076e2 <HAL_RCCEx_GetPeriphCLKFreq+0x3c6>
    {

      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 80075aa:	4b9d      	ldr	r3, [pc, #628]	; (8007820 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 80075ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80075ae:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 80075b2:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 80075b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075b6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80075ba:	d054      	beq.n	8007666 <HAL_RCCEx_GetPeriphCLKFreq+0x34a>
 80075bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075be:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80075c2:	f200 808b 	bhi.w	80076dc <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 80075c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075c8:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80075cc:	f000 8083 	beq.w	80076d6 <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
 80075d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075d2:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80075d6:	f200 8081 	bhi.w	80076dc <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 80075da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075dc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80075e0:	d02f      	beq.n	8007642 <HAL_RCCEx_GetPeriphCLKFreq+0x326>
 80075e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075e4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80075e8:	d878      	bhi.n	80076dc <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 80075ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d004      	beq.n	80075fa <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
 80075f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075f2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80075f6:	d012      	beq.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x302>
 80075f8:	e070      	b.n	80076dc <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
      {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80075fa:	4b89      	ldr	r3, [pc, #548]	; (8007820 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007602:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007606:	d107      	bne.n	8007618 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007608:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800760c:	4618      	mov	r0, r3
 800760e:	f000 fe15 	bl	800823c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007612:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007614:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007616:	e345      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8007618:	2300      	movs	r3, #0
 800761a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800761c:	e342      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800761e:	4b80      	ldr	r3, [pc, #512]	; (8007820 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007626:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800762a:	d107      	bne.n	800763c <HAL_RCCEx_GetPeriphCLKFreq+0x320>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800762c:	f107 0318 	add.w	r3, r7, #24
 8007630:	4618      	mov	r0, r3
 8007632:	f000 fb5b 	bl	8007cec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007636:	69bb      	ldr	r3, [r7, #24]
 8007638:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800763a:	e333      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 800763c:	2300      	movs	r3, #0
 800763e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007640:	e330      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007642:	4b77      	ldr	r3, [pc, #476]	; (8007820 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800764a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800764e:	d107      	bne.n	8007660 <HAL_RCCEx_GetPeriphCLKFreq+0x344>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007650:	f107 030c 	add.w	r3, r7, #12
 8007654:	4618      	mov	r0, r3
 8007656:	f000 fc9d 	bl	8007f94 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800765e:	e321      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8007660:	2300      	movs	r3, #0
 8007662:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007664:	e31e      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8007666:	4b6e      	ldr	r3, [pc, #440]	; (8007820 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8007668:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800766a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800766e:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007670:	4b6b      	ldr	r3, [pc, #428]	; (8007820 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	f003 0304 	and.w	r3, r3, #4
 8007678:	2b04      	cmp	r3, #4
 800767a:	d10c      	bne.n	8007696 <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
 800767c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800767e:	2b00      	cmp	r3, #0
 8007680:	d109      	bne.n	8007696 <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007682:	4b67      	ldr	r3, [pc, #412]	; (8007820 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	08db      	lsrs	r3, r3, #3
 8007688:	f003 0303 	and.w	r3, r3, #3
 800768c:	4a65      	ldr	r2, [pc, #404]	; (8007824 <HAL_RCCEx_GetPeriphCLKFreq+0x508>)
 800768e:	fa22 f303 	lsr.w	r3, r2, r3
 8007692:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007694:	e01e      	b.n	80076d4 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007696:	4b62      	ldr	r3, [pc, #392]	; (8007820 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800769e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80076a2:	d106      	bne.n	80076b2 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 80076a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80076a6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80076aa:	d102      	bne.n	80076b2 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 80076ac:	4b5e      	ldr	r3, [pc, #376]	; (8007828 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>)
 80076ae:	63fb      	str	r3, [r7, #60]	; 0x3c
 80076b0:	e010      	b.n	80076d4 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80076b2:	4b5b      	ldr	r3, [pc, #364]	; (8007820 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80076ba:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80076be:	d106      	bne.n	80076ce <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 80076c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80076c2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80076c6:	d102      	bne.n	80076ce <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 80076c8:	4b58      	ldr	r3, [pc, #352]	; (800782c <HAL_RCCEx_GetPeriphCLKFreq+0x510>)
 80076ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 80076cc:	e002      	b.n	80076d4 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 80076ce:	2300      	movs	r3, #0
 80076d0:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 80076d2:	e2e7      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 80076d4:	e2e6      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 80076d6:	4b56      	ldr	r3, [pc, #344]	; (8007830 <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 80076d8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80076da:	e2e3      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      default :
        {
          frequency = 0;
 80076dc:	2300      	movs	r3, #0
 80076de:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80076e0:	e2e0      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80076e8:	f040 80a7 	bne.w	800783a <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
    {

      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 80076ec:	4b4c      	ldr	r3, [pc, #304]	; (8007820 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 80076ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80076f0:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 80076f4:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 80076f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076f8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80076fc:	d055      	beq.n	80077aa <HAL_RCCEx_GetPeriphCLKFreq+0x48e>
 80076fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007700:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007704:	f200 8096 	bhi.w	8007834 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
 8007708:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800770a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800770e:	f000 8084 	beq.w	800781a <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
 8007712:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007714:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8007718:	f200 808c 	bhi.w	8007834 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
 800771c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800771e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007722:	d030      	beq.n	8007786 <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 8007724:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007726:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800772a:	f200 8083 	bhi.w	8007834 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
 800772e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007730:	2b00      	cmp	r3, #0
 8007732:	d004      	beq.n	800773e <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 8007734:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007736:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800773a:	d012      	beq.n	8007762 <HAL_RCCEx_GetPeriphCLKFreq+0x446>
 800773c:	e07a      	b.n	8007834 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
      {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800773e:	4b38      	ldr	r3, [pc, #224]	; (8007820 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007746:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800774a:	d107      	bne.n	800775c <HAL_RCCEx_GetPeriphCLKFreq+0x440>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800774c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007750:	4618      	mov	r0, r3
 8007752:	f000 fd73 	bl	800823c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007756:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007758:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800775a:	e2a3      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 800775c:	2300      	movs	r3, #0
 800775e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007760:	e2a0      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007762:	4b2f      	ldr	r3, [pc, #188]	; (8007820 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800776a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800776e:	d107      	bne.n	8007780 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007770:	f107 0318 	add.w	r3, r7, #24
 8007774:	4618      	mov	r0, r3
 8007776:	f000 fab9 	bl	8007cec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800777a:	69bb      	ldr	r3, [r7, #24]
 800777c:	63fb      	str	r3, [r7, #60]	; 0x3c
          }
         else
         {
           frequency = 0;
         }
          break;
 800777e:	e291      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8007780:	2300      	movs	r3, #0
 8007782:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007784:	e28e      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007786:	4b26      	ldr	r3, [pc, #152]	; (8007820 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800778e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007792:	d107      	bne.n	80077a4 <HAL_RCCEx_GetPeriphCLKFreq+0x488>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007794:	f107 030c 	add.w	r3, r7, #12
 8007798:	4618      	mov	r0, r3
 800779a:	f000 fbfb 	bl	8007f94 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80077a2:	e27f      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 80077a4:	2300      	movs	r3, #0
 80077a6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80077a8:	e27c      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80077aa:	4b1d      	ldr	r3, [pc, #116]	; (8007820 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 80077ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80077ae:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80077b2:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80077b4:	4b1a      	ldr	r3, [pc, #104]	; (8007820 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	f003 0304 	and.w	r3, r3, #4
 80077bc:	2b04      	cmp	r3, #4
 80077be:	d10c      	bne.n	80077da <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
 80077c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d109      	bne.n	80077da <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80077c6:	4b16      	ldr	r3, [pc, #88]	; (8007820 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	08db      	lsrs	r3, r3, #3
 80077cc:	f003 0303 	and.w	r3, r3, #3
 80077d0:	4a14      	ldr	r2, [pc, #80]	; (8007824 <HAL_RCCEx_GetPeriphCLKFreq+0x508>)
 80077d2:	fa22 f303 	lsr.w	r3, r2, r3
 80077d6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80077d8:	e01e      	b.n	8007818 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80077da:	4b11      	ldr	r3, [pc, #68]	; (8007820 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80077e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80077e6:	d106      	bne.n	80077f6 <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
 80077e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077ea:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80077ee:	d102      	bne.n	80077f6 <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 80077f0:	4b0d      	ldr	r3, [pc, #52]	; (8007828 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>)
 80077f2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80077f4:	e010      	b.n	8007818 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80077f6:	4b0a      	ldr	r3, [pc, #40]	; (8007820 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80077fe:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007802:	d106      	bne.n	8007812 <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
 8007804:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007806:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800780a:	d102      	bne.n	8007812 <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800780c:	4b07      	ldr	r3, [pc, #28]	; (800782c <HAL_RCCEx_GetPeriphCLKFreq+0x510>)
 800780e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007810:	e002      	b.n	8007818 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8007812:	2300      	movs	r3, #0
 8007814:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8007816:	e245      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8007818:	e244      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800781a:	4b05      	ldr	r3, [pc, #20]	; (8007830 <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 800781c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800781e:	e241      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8007820:	58024400 	.word	0x58024400
 8007824:	03d09000 	.word	0x03d09000
 8007828:	003d0900 	.word	0x003d0900
 800782c:	017d7840 	.word	0x017d7840
 8007830:	00bb8000 	.word	0x00bb8000
        }

      default :
        {
          frequency = 0;
 8007834:	2300      	movs	r3, #0
 8007836:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007838:	e234      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007840:	f040 809c 	bne.w	800797c <HAL_RCCEx_GetPeriphCLKFreq+0x660>
    {
      /* Get SPI1/2/3 clock source */
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 8007844:	4b9b      	ldr	r3, [pc, #620]	; (8007ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8007846:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007848:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800784c:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800784e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007850:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007854:	d054      	beq.n	8007900 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
 8007856:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007858:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800785c:	f200 808b 	bhi.w	8007976 <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
 8007860:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007862:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007866:	f000 8083 	beq.w	8007970 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
 800786a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800786c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007870:	f200 8081 	bhi.w	8007976 <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
 8007874:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007876:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800787a:	d02f      	beq.n	80078dc <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>
 800787c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800787e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007882:	d878      	bhi.n	8007976 <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
 8007884:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007886:	2b00      	cmp	r3, #0
 8007888:	d004      	beq.n	8007894 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 800788a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800788c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007890:	d012      	beq.n	80078b8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
 8007892:	e070      	b.n	8007976 <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
      {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007894:	4b87      	ldr	r3, [pc, #540]	; (8007ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800789c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80078a0:	d107      	bne.n	80078b2 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80078a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80078a6:	4618      	mov	r0, r3
 80078a8:	f000 fcc8 	bl	800823c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80078ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078ae:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80078b0:	e1f8      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 80078b2:	2300      	movs	r3, #0
 80078b4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80078b6:	e1f5      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80078b8:	4b7e      	ldr	r3, [pc, #504]	; (8007ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80078c0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80078c4:	d107      	bne.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0x5ba>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80078c6:	f107 0318 	add.w	r3, r7, #24
 80078ca:	4618      	mov	r0, r3
 80078cc:	f000 fa0e 	bl	8007cec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80078d0:	69bb      	ldr	r3, [r7, #24]
 80078d2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80078d4:	e1e6      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 80078d6:	2300      	movs	r3, #0
 80078d8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80078da:	e1e3      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80078dc:	4b75      	ldr	r3, [pc, #468]	; (8007ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80078e4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80078e8:	d107      	bne.n	80078fa <HAL_RCCEx_GetPeriphCLKFreq+0x5de>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80078ea:	f107 030c 	add.w	r3, r7, #12
 80078ee:	4618      	mov	r0, r3
 80078f0:	f000 fb50 	bl	8007f94 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80078f8:	e1d4      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 80078fa:	2300      	movs	r3, #0
 80078fc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80078fe:	e1d1      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8007900:	4b6c      	ldr	r3, [pc, #432]	; (8007ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8007902:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007904:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007908:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800790a:	4b6a      	ldr	r3, [pc, #424]	; (8007ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	f003 0304 	and.w	r3, r3, #4
 8007912:	2b04      	cmp	r3, #4
 8007914:	d10c      	bne.n	8007930 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8007916:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007918:	2b00      	cmp	r3, #0
 800791a:	d109      	bne.n	8007930 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800791c:	4b65      	ldr	r3, [pc, #404]	; (8007ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	08db      	lsrs	r3, r3, #3
 8007922:	f003 0303 	and.w	r3, r3, #3
 8007926:	4a64      	ldr	r2, [pc, #400]	; (8007ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>)
 8007928:	fa22 f303 	lsr.w	r3, r2, r3
 800792c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800792e:	e01e      	b.n	800796e <HAL_RCCEx_GetPeriphCLKFreq+0x652>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007930:	4b60      	ldr	r3, [pc, #384]	; (8007ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007938:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800793c:	d106      	bne.n	800794c <HAL_RCCEx_GetPeriphCLKFreq+0x630>
 800793e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007940:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007944:	d102      	bne.n	800794c <HAL_RCCEx_GetPeriphCLKFreq+0x630>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8007946:	4b5d      	ldr	r3, [pc, #372]	; (8007abc <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>)
 8007948:	63fb      	str	r3, [r7, #60]	; 0x3c
 800794a:	e010      	b.n	800796e <HAL_RCCEx_GetPeriphCLKFreq+0x652>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800794c:	4b59      	ldr	r3, [pc, #356]	; (8007ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007954:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007958:	d106      	bne.n	8007968 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 800795a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800795c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007960:	d102      	bne.n	8007968 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8007962:	4b57      	ldr	r3, [pc, #348]	; (8007ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
 8007964:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007966:	e002      	b.n	800796e <HAL_RCCEx_GetPeriphCLKFreq+0x652>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8007968:	2300      	movs	r3, #0
 800796a:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800796c:	e19a      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 800796e:	e199      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8007970:	4b54      	ldr	r3, [pc, #336]	; (8007ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007972:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007974:	e196      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      default :
        {
          frequency = 0;
 8007976:	2300      	movs	r3, #0
 8007978:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800797a:	e193      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007982:	d173      	bne.n	8007a6c <HAL_RCCEx_GetPeriphCLKFreq+0x750>
    {
      /* Get ADC clock source */
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 8007984:	4b4b      	ldr	r3, [pc, #300]	; (8007ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8007986:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007988:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800798c:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800798e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007990:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007994:	d02f      	beq.n	80079f6 <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
 8007996:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007998:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800799c:	d863      	bhi.n	8007a66 <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
 800799e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d004      	beq.n	80079ae <HAL_RCCEx_GetPeriphCLKFreq+0x692>
 80079a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80079aa:	d012      	beq.n	80079d2 <HAL_RCCEx_GetPeriphCLKFreq+0x6b6>
 80079ac:	e05b      	b.n	8007a66 <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
      {
      case RCC_ADCCLKSOURCE_PLL2:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80079ae:	4b41      	ldr	r3, [pc, #260]	; (8007ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80079b6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80079ba:	d107      	bne.n	80079cc <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80079bc:	f107 0318 	add.w	r3, r7, #24
 80079c0:	4618      	mov	r0, r3
 80079c2:	f000 f993 	bl	8007cec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80079c6:	69bb      	ldr	r3, [r7, #24]
 80079c8:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80079ca:	e16b      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 80079cc:	2300      	movs	r3, #0
 80079ce:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80079d0:	e168      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_ADCCLKSOURCE_PLL3:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80079d2:	4b38      	ldr	r3, [pc, #224]	; (8007ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80079da:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80079de:	d107      	bne.n	80079f0 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80079e0:	f107 030c 	add.w	r3, r7, #12
 80079e4:	4618      	mov	r0, r3
 80079e6:	f000 fad5 	bl	8007f94 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80079ea:	697b      	ldr	r3, [r7, #20]
 80079ec:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80079ee:	e159      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 80079f0:	2300      	movs	r3, #0
 80079f2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80079f4:	e156      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_ADCCLKSOURCE_CLKP:
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80079f6:	4b2f      	ldr	r3, [pc, #188]	; (8007ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 80079f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80079fa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80079fe:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007a00:	4b2c      	ldr	r3, [pc, #176]	; (8007ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	f003 0304 	and.w	r3, r3, #4
 8007a08:	2b04      	cmp	r3, #4
 8007a0a:	d10c      	bne.n	8007a26 <HAL_RCCEx_GetPeriphCLKFreq+0x70a>
 8007a0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d109      	bne.n	8007a26 <HAL_RCCEx_GetPeriphCLKFreq+0x70a>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007a12:	4b28      	ldr	r3, [pc, #160]	; (8007ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	08db      	lsrs	r3, r3, #3
 8007a18:	f003 0303 	and.w	r3, r3, #3
 8007a1c:	4a26      	ldr	r2, [pc, #152]	; (8007ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>)
 8007a1e:	fa22 f303 	lsr.w	r3, r2, r3
 8007a22:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007a24:	e01e      	b.n	8007a64 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007a26:	4b23      	ldr	r3, [pc, #140]	; (8007ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a2e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007a32:	d106      	bne.n	8007a42 <HAL_RCCEx_GetPeriphCLKFreq+0x726>
 8007a34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a36:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007a3a:	d102      	bne.n	8007a42 <HAL_RCCEx_GetPeriphCLKFreq+0x726>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8007a3c:	4b1f      	ldr	r3, [pc, #124]	; (8007abc <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>)
 8007a3e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007a40:	e010      	b.n	8007a64 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007a42:	4b1c      	ldr	r3, [pc, #112]	; (8007ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a4a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007a4e:	d106      	bne.n	8007a5e <HAL_RCCEx_GetPeriphCLKFreq+0x742>
 8007a50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a52:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007a56:	d102      	bne.n	8007a5e <HAL_RCCEx_GetPeriphCLKFreq+0x742>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8007a58:	4b19      	ldr	r3, [pc, #100]	; (8007ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
 8007a5a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007a5c:	e002      	b.n	8007a64 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8007a5e:	2300      	movs	r3, #0
 8007a60:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8007a62:	e11f      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8007a64:	e11e      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      default :
        {
          frequency = 0;
 8007a66:	2300      	movs	r3, #0
 8007a68:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007a6a:	e11b      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007a72:	d13e      	bne.n	8007af2 <HAL_RCCEx_GetPeriphCLKFreq+0x7d6>
    {
      /* Get SDMMC clock source */
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 8007a74:	4b0f      	ldr	r3, [pc, #60]	; (8007ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8007a76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007a78:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007a7c:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8007a7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d004      	beq.n	8007a8e <HAL_RCCEx_GetPeriphCLKFreq+0x772>
 8007a84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a86:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007a8a:	d01d      	beq.n	8007ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8007a8c:	e02e      	b.n	8007aec <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
      {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007a8e:	4b09      	ldr	r3, [pc, #36]	; (8007ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007a96:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007a9a:	d107      	bne.n	8007aac <HAL_RCCEx_GetPeriphCLKFreq+0x790>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007a9c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007aa0:	4618      	mov	r0, r3
 8007aa2:	f000 fbcb 	bl	800823c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007aa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007aa8:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007aaa:	e0fb      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8007aac:	2300      	movs	r3, #0
 8007aae:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007ab0:	e0f8      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8007ab2:	bf00      	nop
 8007ab4:	58024400 	.word	0x58024400
 8007ab8:	03d09000 	.word	0x03d09000
 8007abc:	003d0900 	.word	0x003d0900
 8007ac0:	017d7840 	.word	0x017d7840
 8007ac4:	00bb8000 	.word	0x00bb8000
        }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007ac8:	4b79      	ldr	r3, [pc, #484]	; (8007cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007ad0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007ad4:	d107      	bne.n	8007ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x7ca>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007ad6:	f107 0318 	add.w	r3, r7, #24
 8007ada:	4618      	mov	r0, r3
 8007adc:	f000 f906 	bl	8007cec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8007ae0:	6a3b      	ldr	r3, [r7, #32]
 8007ae2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007ae4:	e0de      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8007ae6:	2300      	movs	r3, #0
 8007ae8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007aea:	e0db      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      default :
        {
          frequency = 0;
 8007aec:	2300      	movs	r3, #0
 8007aee:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007af0:	e0d8      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007af8:	f040 8085 	bne.w	8007c06 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
    {
      /* Get SPI6 clock source */
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 8007afc:	4b6c      	ldr	r3, [pc, #432]	; (8007cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8007afe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b00:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 8007b04:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8007b06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b08:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007b0c:	d06b      	beq.n	8007be6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ca>
 8007b0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b10:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007b14:	d874      	bhi.n	8007c00 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
 8007b16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b1c:	d056      	beq.n	8007bcc <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
 8007b1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b24:	d86c      	bhi.n	8007c00 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
 8007b26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b28:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007b2c:	d03b      	beq.n	8007ba6 <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
 8007b2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b30:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007b34:	d864      	bhi.n	8007c00 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
 8007b36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b38:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007b3c:	d021      	beq.n	8007b82 <HAL_RCCEx_GetPeriphCLKFreq+0x866>
 8007b3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b40:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007b44:	d85c      	bhi.n	8007c00 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
 8007b46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d004      	beq.n	8007b56 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8007b4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b4e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007b52:	d004      	beq.n	8007b5e <HAL_RCCEx_GetPeriphCLKFreq+0x842>
 8007b54:	e054      	b.n	8007c00 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
      {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
        {
          frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8007b56:	f000 f8b3 	bl	8007cc0 <HAL_RCCEx_GetD3PCLK1Freq>
 8007b5a:	63f8      	str	r0, [r7, #60]	; 0x3c
          break;
 8007b5c:	e0a2      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007b5e:	4b54      	ldr	r3, [pc, #336]	; (8007cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007b66:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007b6a:	d107      	bne.n	8007b7c <HAL_RCCEx_GetPeriphCLKFreq+0x860>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007b6c:	f107 0318 	add.w	r3, r7, #24
 8007b70:	4618      	mov	r0, r3
 8007b72:	f000 f8bb 	bl	8007cec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007b76:	69fb      	ldr	r3, [r7, #28]
 8007b78:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007b7a:	e093      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8007b7c:	2300      	movs	r3, #0
 8007b7e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007b80:	e090      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007b82:	4b4b      	ldr	r3, [pc, #300]	; (8007cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007b8a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007b8e:	d107      	bne.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x884>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007b90:	f107 030c 	add.w	r3, r7, #12
 8007b94:	4618      	mov	r0, r3
 8007b96:	f000 f9fd 	bl	8007f94 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007b9a:	693b      	ldr	r3, [r7, #16]
 8007b9c:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007b9e:	e081      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8007ba0:	2300      	movs	r3, #0
 8007ba2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007ba4:	e07e      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007ba6:	4b42      	ldr	r3, [pc, #264]	; (8007cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	f003 0304 	and.w	r3, r3, #4
 8007bae:	2b04      	cmp	r3, #4
 8007bb0:	d109      	bne.n	8007bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
         {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007bb2:	4b3f      	ldr	r3, [pc, #252]	; (8007cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	08db      	lsrs	r3, r3, #3
 8007bb8:	f003 0303 	and.w	r3, r3, #3
 8007bbc:	4a3d      	ldr	r2, [pc, #244]	; (8007cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 8007bbe:	fa22 f303 	lsr.w	r3, r2, r3
 8007bc2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007bc4:	e06e      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8007bc6:	2300      	movs	r3, #0
 8007bc8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007bca:	e06b      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8007bcc:	4b38      	ldr	r3, [pc, #224]	; (8007cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007bd4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007bd8:	d102      	bne.n	8007be0 <HAL_RCCEx_GetPeriphCLKFreq+0x8c4>
         {
          frequency = CSI_VALUE;
 8007bda:	4b37      	ldr	r3, [pc, #220]	; (8007cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 8007bdc:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007bde:	e061      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8007be0:	2300      	movs	r3, #0
 8007be2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007be4:	e05e      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8007be6:	4b32      	ldr	r3, [pc, #200]	; (8007cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007bee:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007bf2:	d102      	bne.n	8007bfa <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
         {
          frequency = HSE_VALUE;
 8007bf4:	4b31      	ldr	r3, [pc, #196]	; (8007cbc <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8007bf6:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007bf8:	e054      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007bfe:	e051      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          break;
        }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
        {
          frequency = 0;
 8007c00:	2300      	movs	r3, #0
 8007c02:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007c04:	e04e      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007c0c:	d148      	bne.n	8007ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x984>
    {
      /* Get FDCAN clock source */
      srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 8007c0e:	4b28      	ldr	r3, [pc, #160]	; (8007cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8007c10:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007c12:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007c16:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8007c18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c1a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007c1e:	d02a      	beq.n	8007c76 <HAL_RCCEx_GetPeriphCLKFreq+0x95a>
 8007c20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c22:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007c26:	d838      	bhi.n	8007c9a <HAL_RCCEx_GetPeriphCLKFreq+0x97e>
 8007c28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d004      	beq.n	8007c38 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
 8007c2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c30:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007c34:	d00d      	beq.n	8007c52 <HAL_RCCEx_GetPeriphCLKFreq+0x936>
 8007c36:	e030      	b.n	8007c9a <HAL_RCCEx_GetPeriphCLKFreq+0x97e>
      {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8007c38:	4b1d      	ldr	r3, [pc, #116]	; (8007cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007c40:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007c44:	d102      	bne.n	8007c4c <HAL_RCCEx_GetPeriphCLKFreq+0x930>
         {
          frequency = HSE_VALUE;
 8007c46:	4b1d      	ldr	r3, [pc, #116]	; (8007cbc <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8007c48:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007c4a:	e02b      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8007c4c:	2300      	movs	r3, #0
 8007c4e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007c50:	e028      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007c52:	4b17      	ldr	r3, [pc, #92]	; (8007cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007c5a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007c5e:	d107      	bne.n	8007c70 <HAL_RCCEx_GetPeriphCLKFreq+0x954>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007c60:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007c64:	4618      	mov	r0, r3
 8007c66:	f000 fae9 	bl	800823c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007c6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c6c:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007c6e:	e019      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8007c70:	2300      	movs	r3, #0
 8007c72:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007c74:	e016      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007c76:	4b0e      	ldr	r3, [pc, #56]	; (8007cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007c7e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007c82:	d107      	bne.n	8007c94 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007c84:	f107 0318 	add.w	r3, r7, #24
 8007c88:	4618      	mov	r0, r3
 8007c8a:	f000 f82f 	bl	8007cec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007c8e:	69fb      	ldr	r3, [r7, #28]
 8007c90:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007c92:	e007      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8007c94:	2300      	movs	r3, #0
 8007c96:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007c98:	e004      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      default :
        {
          frequency = 0;
 8007c9a:	2300      	movs	r3, #0
 8007c9c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007c9e:	e001      	b.n	8007ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else
    {
      frequency = 0;
 8007ca0:	2300      	movs	r3, #0
 8007ca2:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

  return frequency;
 8007ca4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8007ca6:	4618      	mov	r0, r3
 8007ca8:	3740      	adds	r7, #64	; 0x40
 8007caa:	46bd      	mov	sp, r7
 8007cac:	bd80      	pop	{r7, pc}
 8007cae:	bf00      	nop
 8007cb0:	58024400 	.word	0x58024400
 8007cb4:	03d09000 	.word	0x03d09000
 8007cb8:	003d0900 	.word	0x003d0900
 8007cbc:	017d7840 	.word	0x017d7840

08007cc0 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8007cc0:	b580      	push	{r7, lr}
 8007cc2:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8007cc4:	f7fe fb88 	bl	80063d8 <HAL_RCC_GetHCLKFreq>
 8007cc8:	4602      	mov	r2, r0
 8007cca:	4b06      	ldr	r3, [pc, #24]	; (8007ce4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8007ccc:	6a1b      	ldr	r3, [r3, #32]
 8007cce:	091b      	lsrs	r3, r3, #4
 8007cd0:	f003 0307 	and.w	r3, r3, #7
 8007cd4:	4904      	ldr	r1, [pc, #16]	; (8007ce8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8007cd6:	5ccb      	ldrb	r3, [r1, r3]
 8007cd8:	f003 031f 	and.w	r3, r3, #31
 8007cdc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8007ce0:	4618      	mov	r0, r3
 8007ce2:	bd80      	pop	{r7, pc}
 8007ce4:	58024400 	.word	0x58024400
 8007ce8:	08012d88 	.word	0x08012d88

08007cec <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8007cec:	b480      	push	{r7}
 8007cee:	b089      	sub	sp, #36	; 0x24
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007cf4:	4ba1      	ldr	r3, [pc, #644]	; (8007f7c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007cf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cf8:	f003 0303 	and.w	r3, r3, #3
 8007cfc:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8007cfe:	4b9f      	ldr	r3, [pc, #636]	; (8007f7c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007d00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d02:	0b1b      	lsrs	r3, r3, #12
 8007d04:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007d08:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8007d0a:	4b9c      	ldr	r3, [pc, #624]	; (8007f7c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007d0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d0e:	091b      	lsrs	r3, r3, #4
 8007d10:	f003 0301 	and.w	r3, r3, #1
 8007d14:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8007d16:	4b99      	ldr	r3, [pc, #612]	; (8007f7c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007d18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d1a:	08db      	lsrs	r3, r3, #3
 8007d1c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007d20:	693a      	ldr	r2, [r7, #16]
 8007d22:	fb02 f303 	mul.w	r3, r2, r3
 8007d26:	ee07 3a90 	vmov	s15, r3
 8007d2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d2e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8007d32:	697b      	ldr	r3, [r7, #20]
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	f000 8111 	beq.w	8007f5c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8007d3a:	69bb      	ldr	r3, [r7, #24]
 8007d3c:	2b02      	cmp	r3, #2
 8007d3e:	f000 8083 	beq.w	8007e48 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8007d42:	69bb      	ldr	r3, [r7, #24]
 8007d44:	2b02      	cmp	r3, #2
 8007d46:	f200 80a1 	bhi.w	8007e8c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8007d4a:	69bb      	ldr	r3, [r7, #24]
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d003      	beq.n	8007d58 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8007d50:	69bb      	ldr	r3, [r7, #24]
 8007d52:	2b01      	cmp	r3, #1
 8007d54:	d056      	beq.n	8007e04 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8007d56:	e099      	b.n	8007e8c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007d58:	4b88      	ldr	r3, [pc, #544]	; (8007f7c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	f003 0320 	and.w	r3, r3, #32
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d02d      	beq.n	8007dc0 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007d64:	4b85      	ldr	r3, [pc, #532]	; (8007f7c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	08db      	lsrs	r3, r3, #3
 8007d6a:	f003 0303 	and.w	r3, r3, #3
 8007d6e:	4a84      	ldr	r2, [pc, #528]	; (8007f80 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8007d70:	fa22 f303 	lsr.w	r3, r2, r3
 8007d74:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007d76:	68bb      	ldr	r3, [r7, #8]
 8007d78:	ee07 3a90 	vmov	s15, r3
 8007d7c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d80:	697b      	ldr	r3, [r7, #20]
 8007d82:	ee07 3a90 	vmov	s15, r3
 8007d86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d8e:	4b7b      	ldr	r3, [pc, #492]	; (8007f7c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007d90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d96:	ee07 3a90 	vmov	s15, r3
 8007d9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d9e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007da2:	eddf 5a78 	vldr	s11, [pc, #480]	; 8007f84 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007da6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007daa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007dae:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007db2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007db6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007dba:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8007dbe:	e087      	b.n	8007ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007dc0:	697b      	ldr	r3, [r7, #20]
 8007dc2:	ee07 3a90 	vmov	s15, r3
 8007dc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007dca:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8007f88 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8007dce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007dd2:	4b6a      	ldr	r3, [pc, #424]	; (8007f7c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007dd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007dd6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007dda:	ee07 3a90 	vmov	s15, r3
 8007dde:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007de2:	ed97 6a03 	vldr	s12, [r7, #12]
 8007de6:	eddf 5a67 	vldr	s11, [pc, #412]	; 8007f84 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007dea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007dee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007df2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007df6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007dfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007dfe:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007e02:	e065      	b.n	8007ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007e04:	697b      	ldr	r3, [r7, #20]
 8007e06:	ee07 3a90 	vmov	s15, r3
 8007e0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e0e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8007f8c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007e12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007e16:	4b59      	ldr	r3, [pc, #356]	; (8007f7c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007e18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e1e:	ee07 3a90 	vmov	s15, r3
 8007e22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e26:	ed97 6a03 	vldr	s12, [r7, #12]
 8007e2a:	eddf 5a56 	vldr	s11, [pc, #344]	; 8007f84 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007e2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007e32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007e36:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007e3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007e3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e42:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007e46:	e043      	b.n	8007ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007e48:	697b      	ldr	r3, [r7, #20]
 8007e4a:	ee07 3a90 	vmov	s15, r3
 8007e4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e52:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8007f90 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8007e56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007e5a:	4b48      	ldr	r3, [pc, #288]	; (8007f7c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007e5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e62:	ee07 3a90 	vmov	s15, r3
 8007e66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e6a:	ed97 6a03 	vldr	s12, [r7, #12]
 8007e6e:	eddf 5a45 	vldr	s11, [pc, #276]	; 8007f84 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007e72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007e76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007e7a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007e7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007e82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e86:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007e8a:	e021      	b.n	8007ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007e8c:	697b      	ldr	r3, [r7, #20]
 8007e8e:	ee07 3a90 	vmov	s15, r3
 8007e92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e96:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8007f8c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007e9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007e9e:	4b37      	ldr	r3, [pc, #220]	; (8007f7c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007ea0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ea2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ea6:	ee07 3a90 	vmov	s15, r3
 8007eaa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007eae:	ed97 6a03 	vldr	s12, [r7, #12]
 8007eb2:	eddf 5a34 	vldr	s11, [pc, #208]	; 8007f84 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007eb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007eba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007ebe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007ec2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007ec6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007eca:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007ece:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8007ed0:	4b2a      	ldr	r3, [pc, #168]	; (8007f7c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007ed2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ed4:	0a5b      	lsrs	r3, r3, #9
 8007ed6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007eda:	ee07 3a90 	vmov	s15, r3
 8007ede:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ee2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007ee6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007eea:	edd7 6a07 	vldr	s13, [r7, #28]
 8007eee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007ef2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007ef6:	ee17 2a90 	vmov	r2, s15
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8007efe:	4b1f      	ldr	r3, [pc, #124]	; (8007f7c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007f00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f02:	0c1b      	lsrs	r3, r3, #16
 8007f04:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007f08:	ee07 3a90 	vmov	s15, r3
 8007f0c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f10:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007f14:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007f18:	edd7 6a07 	vldr	s13, [r7, #28]
 8007f1c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007f20:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007f24:	ee17 2a90 	vmov	r2, s15
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8007f2c:	4b13      	ldr	r3, [pc, #76]	; (8007f7c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007f2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f30:	0e1b      	lsrs	r3, r3, #24
 8007f32:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007f36:	ee07 3a90 	vmov	s15, r3
 8007f3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f3e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007f42:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007f46:	edd7 6a07 	vldr	s13, [r7, #28]
 8007f4a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007f4e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007f52:	ee17 2a90 	vmov	r2, s15
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007f5a:	e008      	b.n	8007f6e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	2200      	movs	r2, #0
 8007f60:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	2200      	movs	r2, #0
 8007f66:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	2200      	movs	r2, #0
 8007f6c:	609a      	str	r2, [r3, #8]
}
 8007f6e:	bf00      	nop
 8007f70:	3724      	adds	r7, #36	; 0x24
 8007f72:	46bd      	mov	sp, r7
 8007f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f78:	4770      	bx	lr
 8007f7a:	bf00      	nop
 8007f7c:	58024400 	.word	0x58024400
 8007f80:	03d09000 	.word	0x03d09000
 8007f84:	46000000 	.word	0x46000000
 8007f88:	4c742400 	.word	0x4c742400
 8007f8c:	4a742400 	.word	0x4a742400
 8007f90:	4bbebc20 	.word	0x4bbebc20

08007f94 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8007f94:	b480      	push	{r7}
 8007f96:	b089      	sub	sp, #36	; 0x24
 8007f98:	af00      	add	r7, sp, #0
 8007f9a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007f9c:	4ba1      	ldr	r3, [pc, #644]	; (8008224 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007f9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fa0:	f003 0303 	and.w	r3, r3, #3
 8007fa4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8007fa6:	4b9f      	ldr	r3, [pc, #636]	; (8008224 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007fa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007faa:	0d1b      	lsrs	r3, r3, #20
 8007fac:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007fb0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8007fb2:	4b9c      	ldr	r3, [pc, #624]	; (8008224 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007fb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fb6:	0a1b      	lsrs	r3, r3, #8
 8007fb8:	f003 0301 	and.w	r3, r3, #1
 8007fbc:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8007fbe:	4b99      	ldr	r3, [pc, #612]	; (8008224 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007fc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007fc2:	08db      	lsrs	r3, r3, #3
 8007fc4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007fc8:	693a      	ldr	r2, [r7, #16]
 8007fca:	fb02 f303 	mul.w	r3, r2, r3
 8007fce:	ee07 3a90 	vmov	s15, r3
 8007fd2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007fd6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8007fda:	697b      	ldr	r3, [r7, #20]
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	f000 8111 	beq.w	8008204 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8007fe2:	69bb      	ldr	r3, [r7, #24]
 8007fe4:	2b02      	cmp	r3, #2
 8007fe6:	f000 8083 	beq.w	80080f0 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8007fea:	69bb      	ldr	r3, [r7, #24]
 8007fec:	2b02      	cmp	r3, #2
 8007fee:	f200 80a1 	bhi.w	8008134 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8007ff2:	69bb      	ldr	r3, [r7, #24]
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d003      	beq.n	8008000 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8007ff8:	69bb      	ldr	r3, [r7, #24]
 8007ffa:	2b01      	cmp	r3, #1
 8007ffc:	d056      	beq.n	80080ac <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8007ffe:	e099      	b.n	8008134 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008000:	4b88      	ldr	r3, [pc, #544]	; (8008224 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	f003 0320 	and.w	r3, r3, #32
 8008008:	2b00      	cmp	r3, #0
 800800a:	d02d      	beq.n	8008068 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800800c:	4b85      	ldr	r3, [pc, #532]	; (8008224 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	08db      	lsrs	r3, r3, #3
 8008012:	f003 0303 	and.w	r3, r3, #3
 8008016:	4a84      	ldr	r2, [pc, #528]	; (8008228 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8008018:	fa22 f303 	lsr.w	r3, r2, r3
 800801c:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800801e:	68bb      	ldr	r3, [r7, #8]
 8008020:	ee07 3a90 	vmov	s15, r3
 8008024:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008028:	697b      	ldr	r3, [r7, #20]
 800802a:	ee07 3a90 	vmov	s15, r3
 800802e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008032:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008036:	4b7b      	ldr	r3, [pc, #492]	; (8008224 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800803a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800803e:	ee07 3a90 	vmov	s15, r3
 8008042:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008046:	ed97 6a03 	vldr	s12, [r7, #12]
 800804a:	eddf 5a78 	vldr	s11, [pc, #480]	; 800822c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800804e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008052:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008056:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800805a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800805e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008062:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8008066:	e087      	b.n	8008178 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008068:	697b      	ldr	r3, [r7, #20]
 800806a:	ee07 3a90 	vmov	s15, r3
 800806e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008072:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8008230 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8008076:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800807a:	4b6a      	ldr	r3, [pc, #424]	; (8008224 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800807c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800807e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008082:	ee07 3a90 	vmov	s15, r3
 8008086:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800808a:	ed97 6a03 	vldr	s12, [r7, #12]
 800808e:	eddf 5a67 	vldr	s11, [pc, #412]	; 800822c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008092:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008096:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800809a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800809e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80080a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80080a6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80080aa:	e065      	b.n	8008178 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80080ac:	697b      	ldr	r3, [r7, #20]
 80080ae:	ee07 3a90 	vmov	s15, r3
 80080b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80080b6:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8008234 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80080ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80080be:	4b59      	ldr	r3, [pc, #356]	; (8008224 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80080c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80080c6:	ee07 3a90 	vmov	s15, r3
 80080ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80080ce:	ed97 6a03 	vldr	s12, [r7, #12]
 80080d2:	eddf 5a56 	vldr	s11, [pc, #344]	; 800822c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80080d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80080da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80080de:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80080e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80080e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80080ea:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80080ee:	e043      	b.n	8008178 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80080f0:	697b      	ldr	r3, [r7, #20]
 80080f2:	ee07 3a90 	vmov	s15, r3
 80080f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80080fa:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8008238 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80080fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008102:	4b48      	ldr	r3, [pc, #288]	; (8008224 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008106:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800810a:	ee07 3a90 	vmov	s15, r3
 800810e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008112:	ed97 6a03 	vldr	s12, [r7, #12]
 8008116:	eddf 5a45 	vldr	s11, [pc, #276]	; 800822c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800811a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800811e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008122:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008126:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800812a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800812e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008132:	e021      	b.n	8008178 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008134:	697b      	ldr	r3, [r7, #20]
 8008136:	ee07 3a90 	vmov	s15, r3
 800813a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800813e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8008234 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008142:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008146:	4b37      	ldr	r3, [pc, #220]	; (8008224 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800814a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800814e:	ee07 3a90 	vmov	s15, r3
 8008152:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008156:	ed97 6a03 	vldr	s12, [r7, #12]
 800815a:	eddf 5a34 	vldr	s11, [pc, #208]	; 800822c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800815e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008162:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008166:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800816a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800816e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008172:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008176:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8008178:	4b2a      	ldr	r3, [pc, #168]	; (8008224 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800817a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800817c:	0a5b      	lsrs	r3, r3, #9
 800817e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008182:	ee07 3a90 	vmov	s15, r3
 8008186:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800818a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800818e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008192:	edd7 6a07 	vldr	s13, [r7, #28]
 8008196:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800819a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800819e:	ee17 2a90 	vmov	r2, s15
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 80081a6:	4b1f      	ldr	r3, [pc, #124]	; (8008224 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80081a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081aa:	0c1b      	lsrs	r3, r3, #16
 80081ac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80081b0:	ee07 3a90 	vmov	s15, r3
 80081b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80081b8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80081bc:	ee37 7a87 	vadd.f32	s14, s15, s14
 80081c0:	edd7 6a07 	vldr	s13, [r7, #28]
 80081c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80081c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80081cc:	ee17 2a90 	vmov	r2, s15
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 80081d4:	4b13      	ldr	r3, [pc, #76]	; (8008224 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80081d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081d8:	0e1b      	lsrs	r3, r3, #24
 80081da:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80081de:	ee07 3a90 	vmov	s15, r3
 80081e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80081e6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80081ea:	ee37 7a87 	vadd.f32	s14, s15, s14
 80081ee:	edd7 6a07 	vldr	s13, [r7, #28]
 80081f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80081f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80081fa:	ee17 2a90 	vmov	r2, s15
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8008202:	e008      	b.n	8008216 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	2200      	movs	r2, #0
 8008208:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	2200      	movs	r2, #0
 800820e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	2200      	movs	r2, #0
 8008214:	609a      	str	r2, [r3, #8]
}
 8008216:	bf00      	nop
 8008218:	3724      	adds	r7, #36	; 0x24
 800821a:	46bd      	mov	sp, r7
 800821c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008220:	4770      	bx	lr
 8008222:	bf00      	nop
 8008224:	58024400 	.word	0x58024400
 8008228:	03d09000 	.word	0x03d09000
 800822c:	46000000 	.word	0x46000000
 8008230:	4c742400 	.word	0x4c742400
 8008234:	4a742400 	.word	0x4a742400
 8008238:	4bbebc20 	.word	0x4bbebc20

0800823c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
{
 800823c:	b480      	push	{r7}
 800823e:	b089      	sub	sp, #36	; 0x24
 8008240:	af00      	add	r7, sp, #0
 8008242:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008244:	4ba0      	ldr	r3, [pc, #640]	; (80084c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008246:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008248:	f003 0303 	and.w	r3, r3, #3
 800824c:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 800824e:	4b9e      	ldr	r3, [pc, #632]	; (80084c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008250:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008252:	091b      	lsrs	r3, r3, #4
 8008254:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008258:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800825a:	4b9b      	ldr	r3, [pc, #620]	; (80084c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800825c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800825e:	f003 0301 	and.w	r3, r3, #1
 8008262:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8008264:	4b98      	ldr	r3, [pc, #608]	; (80084c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008266:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008268:	08db      	lsrs	r3, r3, #3
 800826a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800826e:	693a      	ldr	r2, [r7, #16]
 8008270:	fb02 f303 	mul.w	r3, r2, r3
 8008274:	ee07 3a90 	vmov	s15, r3
 8008278:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800827c:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8008280:	697b      	ldr	r3, [r7, #20]
 8008282:	2b00      	cmp	r3, #0
 8008284:	f000 8111 	beq.w	80084aa <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8008288:	69bb      	ldr	r3, [r7, #24]
 800828a:	2b02      	cmp	r3, #2
 800828c:	f000 8083 	beq.w	8008396 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8008290:	69bb      	ldr	r3, [r7, #24]
 8008292:	2b02      	cmp	r3, #2
 8008294:	f200 80a1 	bhi.w	80083da <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8008298:	69bb      	ldr	r3, [r7, #24]
 800829a:	2b00      	cmp	r3, #0
 800829c:	d003      	beq.n	80082a6 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800829e:	69bb      	ldr	r3, [r7, #24]
 80082a0:	2b01      	cmp	r3, #1
 80082a2:	d056      	beq.n	8008352 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 80082a4:	e099      	b.n	80083da <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80082a6:	4b88      	ldr	r3, [pc, #544]	; (80084c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	f003 0320 	and.w	r3, r3, #32
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d02d      	beq.n	800830e <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80082b2:	4b85      	ldr	r3, [pc, #532]	; (80084c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	08db      	lsrs	r3, r3, #3
 80082b8:	f003 0303 	and.w	r3, r3, #3
 80082bc:	4a83      	ldr	r2, [pc, #524]	; (80084cc <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 80082be:	fa22 f303 	lsr.w	r3, r2, r3
 80082c2:	60bb      	str	r3, [r7, #8]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80082c4:	68bb      	ldr	r3, [r7, #8]
 80082c6:	ee07 3a90 	vmov	s15, r3
 80082ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80082ce:	697b      	ldr	r3, [r7, #20]
 80082d0:	ee07 3a90 	vmov	s15, r3
 80082d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80082d8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80082dc:	4b7a      	ldr	r3, [pc, #488]	; (80084c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80082de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80082e4:	ee07 3a90 	vmov	s15, r3
 80082e8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80082ec:	ed97 6a03 	vldr	s12, [r7, #12]
 80082f0:	eddf 5a77 	vldr	s11, [pc, #476]	; 80084d0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80082f4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80082f8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80082fc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008300:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008304:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008308:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800830c:	e087      	b.n	800841e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800830e:	697b      	ldr	r3, [r7, #20]
 8008310:	ee07 3a90 	vmov	s15, r3
 8008314:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008318:	eddf 6a6e 	vldr	s13, [pc, #440]	; 80084d4 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800831c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008320:	4b69      	ldr	r3, [pc, #420]	; (80084c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008322:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008324:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008328:	ee07 3a90 	vmov	s15, r3
 800832c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008330:	ed97 6a03 	vldr	s12, [r7, #12]
 8008334:	eddf 5a66 	vldr	s11, [pc, #408]	; 80084d0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008338:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800833c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008340:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008344:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008348:	ee67 7a27 	vmul.f32	s15, s14, s15
 800834c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008350:	e065      	b.n	800841e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008352:	697b      	ldr	r3, [r7, #20]
 8008354:	ee07 3a90 	vmov	s15, r3
 8008358:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800835c:	eddf 6a5e 	vldr	s13, [pc, #376]	; 80084d8 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8008360:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008364:	4b58      	ldr	r3, [pc, #352]	; (80084c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008366:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008368:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800836c:	ee07 3a90 	vmov	s15, r3
 8008370:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008374:	ed97 6a03 	vldr	s12, [r7, #12]
 8008378:	eddf 5a55 	vldr	s11, [pc, #340]	; 80084d0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800837c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008380:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008384:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008388:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800838c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008390:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008394:	e043      	b.n	800841e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008396:	697b      	ldr	r3, [r7, #20]
 8008398:	ee07 3a90 	vmov	s15, r3
 800839c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80083a0:	eddf 6a4e 	vldr	s13, [pc, #312]	; 80084dc <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 80083a4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80083a8:	4b47      	ldr	r3, [pc, #284]	; (80084c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80083aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80083b0:	ee07 3a90 	vmov	s15, r3
 80083b4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80083b8:	ed97 6a03 	vldr	s12, [r7, #12]
 80083bc:	eddf 5a44 	vldr	s11, [pc, #272]	; 80084d0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80083c0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80083c4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80083c8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80083cc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80083d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80083d4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80083d8:	e021      	b.n	800841e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    default:
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80083da:	697b      	ldr	r3, [r7, #20]
 80083dc:	ee07 3a90 	vmov	s15, r3
 80083e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80083e4:	eddf 6a3b 	vldr	s13, [pc, #236]	; 80084d4 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80083e8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80083ec:	4b36      	ldr	r3, [pc, #216]	; (80084c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80083ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80083f4:	ee07 3a90 	vmov	s15, r3
 80083f8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80083fc:	ed97 6a03 	vldr	s12, [r7, #12]
 8008400:	eddf 5a33 	vldr	s11, [pc, #204]	; 80084d0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008404:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008408:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800840c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008410:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008414:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008418:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800841c:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 800841e:	4b2a      	ldr	r3, [pc, #168]	; (80084c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008422:	0a5b      	lsrs	r3, r3, #9
 8008424:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008428:	ee07 3a90 	vmov	s15, r3
 800842c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008430:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008434:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008438:	edd7 6a07 	vldr	s13, [r7, #28]
 800843c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008440:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008444:	ee17 2a90 	vmov	r2, s15
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 800844c:	4b1e      	ldr	r3, [pc, #120]	; (80084c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800844e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008450:	0c1b      	lsrs	r3, r3, #16
 8008452:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008456:	ee07 3a90 	vmov	s15, r3
 800845a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800845e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008462:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008466:	edd7 6a07 	vldr	s13, [r7, #28]
 800846a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800846e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008472:	ee17 2a90 	vmov	r2, s15
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 800847a:	4b13      	ldr	r3, [pc, #76]	; (80084c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800847c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800847e:	0e1b      	lsrs	r3, r3, #24
 8008480:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008484:	ee07 3a90 	vmov	s15, r3
 8008488:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800848c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008490:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008494:	edd7 6a07 	vldr	s13, [r7, #28]
 8008498:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800849c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80084a0:	ee17 2a90 	vmov	r2, s15
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 80084a8:	e008      	b.n	80084bc <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	2200      	movs	r2, #0
 80084ae:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	2200      	movs	r2, #0
 80084b4:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	2200      	movs	r2, #0
 80084ba:	609a      	str	r2, [r3, #8]
}
 80084bc:	bf00      	nop
 80084be:	3724      	adds	r7, #36	; 0x24
 80084c0:	46bd      	mov	sp, r7
 80084c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c6:	4770      	bx	lr
 80084c8:	58024400 	.word	0x58024400
 80084cc:	03d09000 	.word	0x03d09000
 80084d0:	46000000 	.word	0x46000000
 80084d4:	4c742400 	.word	0x4c742400
 80084d8:	4a742400 	.word	0x4a742400
 80084dc:	4bbebc20 	.word	0x4bbebc20

080084e0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80084e0:	b580      	push	{r7, lr}
 80084e2:	b084      	sub	sp, #16
 80084e4:	af00      	add	r7, sp, #0
 80084e6:	6078      	str	r0, [r7, #4]
 80084e8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80084ea:	2300      	movs	r3, #0
 80084ec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80084ee:	4b53      	ldr	r3, [pc, #332]	; (800863c <RCCEx_PLL2_Config+0x15c>)
 80084f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80084f2:	f003 0303 	and.w	r3, r3, #3
 80084f6:	2b03      	cmp	r3, #3
 80084f8:	d101      	bne.n	80084fe <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80084fa:	2301      	movs	r3, #1
 80084fc:	e099      	b.n	8008632 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80084fe:	4b4f      	ldr	r3, [pc, #316]	; (800863c <RCCEx_PLL2_Config+0x15c>)
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	4a4e      	ldr	r2, [pc, #312]	; (800863c <RCCEx_PLL2_Config+0x15c>)
 8008504:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008508:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800850a:	f7f9 fae1 	bl	8001ad0 <HAL_GetTick>
 800850e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008510:	e008      	b.n	8008524 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8008512:	f7f9 fadd 	bl	8001ad0 <HAL_GetTick>
 8008516:	4602      	mov	r2, r0
 8008518:	68bb      	ldr	r3, [r7, #8]
 800851a:	1ad3      	subs	r3, r2, r3
 800851c:	2b02      	cmp	r3, #2
 800851e:	d901      	bls.n	8008524 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008520:	2303      	movs	r3, #3
 8008522:	e086      	b.n	8008632 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008524:	4b45      	ldr	r3, [pc, #276]	; (800863c <RCCEx_PLL2_Config+0x15c>)
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800852c:	2b00      	cmp	r3, #0
 800852e:	d1f0      	bne.n	8008512 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8008530:	4b42      	ldr	r3, [pc, #264]	; (800863c <RCCEx_PLL2_Config+0x15c>)
 8008532:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008534:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	031b      	lsls	r3, r3, #12
 800853e:	493f      	ldr	r1, [pc, #252]	; (800863c <RCCEx_PLL2_Config+0x15c>)
 8008540:	4313      	orrs	r3, r2
 8008542:	628b      	str	r3, [r1, #40]	; 0x28
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	685b      	ldr	r3, [r3, #4]
 8008548:	3b01      	subs	r3, #1
 800854a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	689b      	ldr	r3, [r3, #8]
 8008552:	3b01      	subs	r3, #1
 8008554:	025b      	lsls	r3, r3, #9
 8008556:	b29b      	uxth	r3, r3
 8008558:	431a      	orrs	r2, r3
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	68db      	ldr	r3, [r3, #12]
 800855e:	3b01      	subs	r3, #1
 8008560:	041b      	lsls	r3, r3, #16
 8008562:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8008566:	431a      	orrs	r2, r3
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	691b      	ldr	r3, [r3, #16]
 800856c:	3b01      	subs	r3, #1
 800856e:	061b      	lsls	r3, r3, #24
 8008570:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8008574:	4931      	ldr	r1, [pc, #196]	; (800863c <RCCEx_PLL2_Config+0x15c>)
 8008576:	4313      	orrs	r3, r2
 8008578:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800857a:	4b30      	ldr	r3, [pc, #192]	; (800863c <RCCEx_PLL2_Config+0x15c>)
 800857c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800857e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	695b      	ldr	r3, [r3, #20]
 8008586:	492d      	ldr	r1, [pc, #180]	; (800863c <RCCEx_PLL2_Config+0x15c>)
 8008588:	4313      	orrs	r3, r2
 800858a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800858c:	4b2b      	ldr	r3, [pc, #172]	; (800863c <RCCEx_PLL2_Config+0x15c>)
 800858e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008590:	f023 0220 	bic.w	r2, r3, #32
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	699b      	ldr	r3, [r3, #24]
 8008598:	4928      	ldr	r1, [pc, #160]	; (800863c <RCCEx_PLL2_Config+0x15c>)
 800859a:	4313      	orrs	r3, r2
 800859c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800859e:	4b27      	ldr	r3, [pc, #156]	; (800863c <RCCEx_PLL2_Config+0x15c>)
 80085a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085a2:	4a26      	ldr	r2, [pc, #152]	; (800863c <RCCEx_PLL2_Config+0x15c>)
 80085a4:	f023 0310 	bic.w	r3, r3, #16
 80085a8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80085aa:	4b24      	ldr	r3, [pc, #144]	; (800863c <RCCEx_PLL2_Config+0x15c>)
 80085ac:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80085ae:	4b24      	ldr	r3, [pc, #144]	; (8008640 <RCCEx_PLL2_Config+0x160>)
 80085b0:	4013      	ands	r3, r2
 80085b2:	687a      	ldr	r2, [r7, #4]
 80085b4:	69d2      	ldr	r2, [r2, #28]
 80085b6:	00d2      	lsls	r2, r2, #3
 80085b8:	4920      	ldr	r1, [pc, #128]	; (800863c <RCCEx_PLL2_Config+0x15c>)
 80085ba:	4313      	orrs	r3, r2
 80085bc:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80085be:	4b1f      	ldr	r3, [pc, #124]	; (800863c <RCCEx_PLL2_Config+0x15c>)
 80085c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085c2:	4a1e      	ldr	r2, [pc, #120]	; (800863c <RCCEx_PLL2_Config+0x15c>)
 80085c4:	f043 0310 	orr.w	r3, r3, #16
 80085c8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 80085ca:	683b      	ldr	r3, [r7, #0]
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d106      	bne.n	80085de <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80085d0:	4b1a      	ldr	r3, [pc, #104]	; (800863c <RCCEx_PLL2_Config+0x15c>)
 80085d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085d4:	4a19      	ldr	r2, [pc, #100]	; (800863c <RCCEx_PLL2_Config+0x15c>)
 80085d6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80085da:	62d3      	str	r3, [r2, #44]	; 0x2c
 80085dc:	e00f      	b.n	80085fe <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80085de:	683b      	ldr	r3, [r7, #0]
 80085e0:	2b01      	cmp	r3, #1
 80085e2:	d106      	bne.n	80085f2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80085e4:	4b15      	ldr	r3, [pc, #84]	; (800863c <RCCEx_PLL2_Config+0x15c>)
 80085e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085e8:	4a14      	ldr	r2, [pc, #80]	; (800863c <RCCEx_PLL2_Config+0x15c>)
 80085ea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80085ee:	62d3      	str	r3, [r2, #44]	; 0x2c
 80085f0:	e005      	b.n	80085fe <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80085f2:	4b12      	ldr	r3, [pc, #72]	; (800863c <RCCEx_PLL2_Config+0x15c>)
 80085f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085f6:	4a11      	ldr	r2, [pc, #68]	; (800863c <RCCEx_PLL2_Config+0x15c>)
 80085f8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80085fc:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80085fe:	4b0f      	ldr	r3, [pc, #60]	; (800863c <RCCEx_PLL2_Config+0x15c>)
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	4a0e      	ldr	r2, [pc, #56]	; (800863c <RCCEx_PLL2_Config+0x15c>)
 8008604:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008608:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800860a:	f7f9 fa61 	bl	8001ad0 <HAL_GetTick>
 800860e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008610:	e008      	b.n	8008624 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8008612:	f7f9 fa5d 	bl	8001ad0 <HAL_GetTick>
 8008616:	4602      	mov	r2, r0
 8008618:	68bb      	ldr	r3, [r7, #8]
 800861a:	1ad3      	subs	r3, r2, r3
 800861c:	2b02      	cmp	r3, #2
 800861e:	d901      	bls.n	8008624 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008620:	2303      	movs	r3, #3
 8008622:	e006      	b.n	8008632 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008624:	4b05      	ldr	r3, [pc, #20]	; (800863c <RCCEx_PLL2_Config+0x15c>)
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800862c:	2b00      	cmp	r3, #0
 800862e:	d0f0      	beq.n	8008612 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8008630:	7bfb      	ldrb	r3, [r7, #15]
}
 8008632:	4618      	mov	r0, r3
 8008634:	3710      	adds	r7, #16
 8008636:	46bd      	mov	sp, r7
 8008638:	bd80      	pop	{r7, pc}
 800863a:	bf00      	nop
 800863c:	58024400 	.word	0x58024400
 8008640:	ffff0007 	.word	0xffff0007

08008644 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8008644:	b580      	push	{r7, lr}
 8008646:	b084      	sub	sp, #16
 8008648:	af00      	add	r7, sp, #0
 800864a:	6078      	str	r0, [r7, #4]
 800864c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800864e:	2300      	movs	r3, #0
 8008650:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008652:	4b53      	ldr	r3, [pc, #332]	; (80087a0 <RCCEx_PLL3_Config+0x15c>)
 8008654:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008656:	f003 0303 	and.w	r3, r3, #3
 800865a:	2b03      	cmp	r3, #3
 800865c:	d101      	bne.n	8008662 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800865e:	2301      	movs	r3, #1
 8008660:	e099      	b.n	8008796 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8008662:	4b4f      	ldr	r3, [pc, #316]	; (80087a0 <RCCEx_PLL3_Config+0x15c>)
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	4a4e      	ldr	r2, [pc, #312]	; (80087a0 <RCCEx_PLL3_Config+0x15c>)
 8008668:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800866c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800866e:	f7f9 fa2f 	bl	8001ad0 <HAL_GetTick>
 8008672:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008674:	e008      	b.n	8008688 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8008676:	f7f9 fa2b 	bl	8001ad0 <HAL_GetTick>
 800867a:	4602      	mov	r2, r0
 800867c:	68bb      	ldr	r3, [r7, #8]
 800867e:	1ad3      	subs	r3, r2, r3
 8008680:	2b02      	cmp	r3, #2
 8008682:	d901      	bls.n	8008688 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008684:	2303      	movs	r3, #3
 8008686:	e086      	b.n	8008796 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008688:	4b45      	ldr	r3, [pc, #276]	; (80087a0 <RCCEx_PLL3_Config+0x15c>)
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008690:	2b00      	cmp	r3, #0
 8008692:	d1f0      	bne.n	8008676 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008694:	4b42      	ldr	r3, [pc, #264]	; (80087a0 <RCCEx_PLL3_Config+0x15c>)
 8008696:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008698:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	051b      	lsls	r3, r3, #20
 80086a2:	493f      	ldr	r1, [pc, #252]	; (80087a0 <RCCEx_PLL3_Config+0x15c>)
 80086a4:	4313      	orrs	r3, r2
 80086a6:	628b      	str	r3, [r1, #40]	; 0x28
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	685b      	ldr	r3, [r3, #4]
 80086ac:	3b01      	subs	r3, #1
 80086ae:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	689b      	ldr	r3, [r3, #8]
 80086b6:	3b01      	subs	r3, #1
 80086b8:	025b      	lsls	r3, r3, #9
 80086ba:	b29b      	uxth	r3, r3
 80086bc:	431a      	orrs	r2, r3
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	68db      	ldr	r3, [r3, #12]
 80086c2:	3b01      	subs	r3, #1
 80086c4:	041b      	lsls	r3, r3, #16
 80086c6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80086ca:	431a      	orrs	r2, r3
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	691b      	ldr	r3, [r3, #16]
 80086d0:	3b01      	subs	r3, #1
 80086d2:	061b      	lsls	r3, r3, #24
 80086d4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80086d8:	4931      	ldr	r1, [pc, #196]	; (80087a0 <RCCEx_PLL3_Config+0x15c>)
 80086da:	4313      	orrs	r3, r2
 80086dc:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80086de:	4b30      	ldr	r3, [pc, #192]	; (80087a0 <RCCEx_PLL3_Config+0x15c>)
 80086e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086e2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	695b      	ldr	r3, [r3, #20]
 80086ea:	492d      	ldr	r1, [pc, #180]	; (80087a0 <RCCEx_PLL3_Config+0x15c>)
 80086ec:	4313      	orrs	r3, r2
 80086ee:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80086f0:	4b2b      	ldr	r3, [pc, #172]	; (80087a0 <RCCEx_PLL3_Config+0x15c>)
 80086f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086f4:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	699b      	ldr	r3, [r3, #24]
 80086fc:	4928      	ldr	r1, [pc, #160]	; (80087a0 <RCCEx_PLL3_Config+0x15c>)
 80086fe:	4313      	orrs	r3, r2
 8008700:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8008702:	4b27      	ldr	r3, [pc, #156]	; (80087a0 <RCCEx_PLL3_Config+0x15c>)
 8008704:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008706:	4a26      	ldr	r2, [pc, #152]	; (80087a0 <RCCEx_PLL3_Config+0x15c>)
 8008708:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800870c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800870e:	4b24      	ldr	r3, [pc, #144]	; (80087a0 <RCCEx_PLL3_Config+0x15c>)
 8008710:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008712:	4b24      	ldr	r3, [pc, #144]	; (80087a4 <RCCEx_PLL3_Config+0x160>)
 8008714:	4013      	ands	r3, r2
 8008716:	687a      	ldr	r2, [r7, #4]
 8008718:	69d2      	ldr	r2, [r2, #28]
 800871a:	00d2      	lsls	r2, r2, #3
 800871c:	4920      	ldr	r1, [pc, #128]	; (80087a0 <RCCEx_PLL3_Config+0x15c>)
 800871e:	4313      	orrs	r3, r2
 8008720:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8008722:	4b1f      	ldr	r3, [pc, #124]	; (80087a0 <RCCEx_PLL3_Config+0x15c>)
 8008724:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008726:	4a1e      	ldr	r2, [pc, #120]	; (80087a0 <RCCEx_PLL3_Config+0x15c>)
 8008728:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800872c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800872e:	683b      	ldr	r3, [r7, #0]
 8008730:	2b00      	cmp	r3, #0
 8008732:	d106      	bne.n	8008742 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008734:	4b1a      	ldr	r3, [pc, #104]	; (80087a0 <RCCEx_PLL3_Config+0x15c>)
 8008736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008738:	4a19      	ldr	r2, [pc, #100]	; (80087a0 <RCCEx_PLL3_Config+0x15c>)
 800873a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800873e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008740:	e00f      	b.n	8008762 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8008742:	683b      	ldr	r3, [r7, #0]
 8008744:	2b01      	cmp	r3, #1
 8008746:	d106      	bne.n	8008756 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8008748:	4b15      	ldr	r3, [pc, #84]	; (80087a0 <RCCEx_PLL3_Config+0x15c>)
 800874a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800874c:	4a14      	ldr	r2, [pc, #80]	; (80087a0 <RCCEx_PLL3_Config+0x15c>)
 800874e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8008752:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008754:	e005      	b.n	8008762 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8008756:	4b12      	ldr	r3, [pc, #72]	; (80087a0 <RCCEx_PLL3_Config+0x15c>)
 8008758:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800875a:	4a11      	ldr	r2, [pc, #68]	; (80087a0 <RCCEx_PLL3_Config+0x15c>)
 800875c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008760:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8008762:	4b0f      	ldr	r3, [pc, #60]	; (80087a0 <RCCEx_PLL3_Config+0x15c>)
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	4a0e      	ldr	r2, [pc, #56]	; (80087a0 <RCCEx_PLL3_Config+0x15c>)
 8008768:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800876c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800876e:	f7f9 f9af 	bl	8001ad0 <HAL_GetTick>
 8008772:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008774:	e008      	b.n	8008788 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8008776:	f7f9 f9ab 	bl	8001ad0 <HAL_GetTick>
 800877a:	4602      	mov	r2, r0
 800877c:	68bb      	ldr	r3, [r7, #8]
 800877e:	1ad3      	subs	r3, r2, r3
 8008780:	2b02      	cmp	r3, #2
 8008782:	d901      	bls.n	8008788 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008784:	2303      	movs	r3, #3
 8008786:	e006      	b.n	8008796 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008788:	4b05      	ldr	r3, [pc, #20]	; (80087a0 <RCCEx_PLL3_Config+0x15c>)
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008790:	2b00      	cmp	r3, #0
 8008792:	d0f0      	beq.n	8008776 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8008794:	7bfb      	ldrb	r3, [r7, #15]
}
 8008796:	4618      	mov	r0, r3
 8008798:	3710      	adds	r7, #16
 800879a:	46bd      	mov	sp, r7
 800879c:	bd80      	pop	{r7, pc}
 800879e:	bf00      	nop
 80087a0:	58024400 	.word	0x58024400
 80087a4:	ffff0007 	.word	0xffff0007

080087a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80087a8:	b580      	push	{r7, lr}
 80087aa:	b082      	sub	sp, #8
 80087ac:	af00      	add	r7, sp, #0
 80087ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d101      	bne.n	80087ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80087b6:	2301      	movs	r3, #1
 80087b8:	e049      	b.n	800884e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80087c0:	b2db      	uxtb	r3, r3
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d106      	bne.n	80087d4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	2200      	movs	r2, #0
 80087ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80087ce:	6878      	ldr	r0, [r7, #4]
 80087d0:	f7f8 feec 	bl	80015ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	2202      	movs	r2, #2
 80087d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681a      	ldr	r2, [r3, #0]
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	3304      	adds	r3, #4
 80087e4:	4619      	mov	r1, r3
 80087e6:	4610      	mov	r0, r2
 80087e8:	f000 fdec 	bl	80093c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	2201      	movs	r2, #1
 80087f0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	2201      	movs	r2, #1
 80087f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	2201      	movs	r2, #1
 8008800:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	2201      	movs	r2, #1
 8008808:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	2201      	movs	r2, #1
 8008810:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	2201      	movs	r2, #1
 8008818:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	2201      	movs	r2, #1
 8008820:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	2201      	movs	r2, #1
 8008828:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	2201      	movs	r2, #1
 8008830:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	2201      	movs	r2, #1
 8008838:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	2201      	movs	r2, #1
 8008840:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	2201      	movs	r2, #1
 8008848:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800884c:	2300      	movs	r3, #0
}
 800884e:	4618      	mov	r0, r3
 8008850:	3708      	adds	r7, #8
 8008852:	46bd      	mov	sp, r7
 8008854:	bd80      	pop	{r7, pc}
	...

08008858 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008858:	b480      	push	{r7}
 800885a:	b085      	sub	sp, #20
 800885c:	af00      	add	r7, sp, #0
 800885e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008866:	b2db      	uxtb	r3, r3
 8008868:	2b01      	cmp	r3, #1
 800886a:	d001      	beq.n	8008870 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800886c:	2301      	movs	r3, #1
 800886e:	e04c      	b.n	800890a <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	2202      	movs	r2, #2
 8008874:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	4a26      	ldr	r2, [pc, #152]	; (8008918 <HAL_TIM_Base_Start+0xc0>)
 800887e:	4293      	cmp	r3, r2
 8008880:	d022      	beq.n	80088c8 <HAL_TIM_Base_Start+0x70>
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800888a:	d01d      	beq.n	80088c8 <HAL_TIM_Base_Start+0x70>
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	4a22      	ldr	r2, [pc, #136]	; (800891c <HAL_TIM_Base_Start+0xc4>)
 8008892:	4293      	cmp	r3, r2
 8008894:	d018      	beq.n	80088c8 <HAL_TIM_Base_Start+0x70>
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	4a21      	ldr	r2, [pc, #132]	; (8008920 <HAL_TIM_Base_Start+0xc8>)
 800889c:	4293      	cmp	r3, r2
 800889e:	d013      	beq.n	80088c8 <HAL_TIM_Base_Start+0x70>
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	4a1f      	ldr	r2, [pc, #124]	; (8008924 <HAL_TIM_Base_Start+0xcc>)
 80088a6:	4293      	cmp	r3, r2
 80088a8:	d00e      	beq.n	80088c8 <HAL_TIM_Base_Start+0x70>
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	4a1e      	ldr	r2, [pc, #120]	; (8008928 <HAL_TIM_Base_Start+0xd0>)
 80088b0:	4293      	cmp	r3, r2
 80088b2:	d009      	beq.n	80088c8 <HAL_TIM_Base_Start+0x70>
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	4a1c      	ldr	r2, [pc, #112]	; (800892c <HAL_TIM_Base_Start+0xd4>)
 80088ba:	4293      	cmp	r3, r2
 80088bc:	d004      	beq.n	80088c8 <HAL_TIM_Base_Start+0x70>
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	4a1b      	ldr	r2, [pc, #108]	; (8008930 <HAL_TIM_Base_Start+0xd8>)
 80088c4:	4293      	cmp	r3, r2
 80088c6:	d115      	bne.n	80088f4 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	689a      	ldr	r2, [r3, #8]
 80088ce:	4b19      	ldr	r3, [pc, #100]	; (8008934 <HAL_TIM_Base_Start+0xdc>)
 80088d0:	4013      	ands	r3, r2
 80088d2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	2b06      	cmp	r3, #6
 80088d8:	d015      	beq.n	8008906 <HAL_TIM_Base_Start+0xae>
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80088e0:	d011      	beq.n	8008906 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	681a      	ldr	r2, [r3, #0]
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	f042 0201 	orr.w	r2, r2, #1
 80088f0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80088f2:	e008      	b.n	8008906 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	681a      	ldr	r2, [r3, #0]
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	f042 0201 	orr.w	r2, r2, #1
 8008902:	601a      	str	r2, [r3, #0]
 8008904:	e000      	b.n	8008908 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008906:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008908:	2300      	movs	r3, #0
}
 800890a:	4618      	mov	r0, r3
 800890c:	3714      	adds	r7, #20
 800890e:	46bd      	mov	sp, r7
 8008910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008914:	4770      	bx	lr
 8008916:	bf00      	nop
 8008918:	40010000 	.word	0x40010000
 800891c:	40000400 	.word	0x40000400
 8008920:	40000800 	.word	0x40000800
 8008924:	40000c00 	.word	0x40000c00
 8008928:	40010400 	.word	0x40010400
 800892c:	40001800 	.word	0x40001800
 8008930:	40014000 	.word	0x40014000
 8008934:	00010007 	.word	0x00010007

08008938 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008938:	b480      	push	{r7}
 800893a:	b085      	sub	sp, #20
 800893c:	af00      	add	r7, sp, #0
 800893e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008946:	b2db      	uxtb	r3, r3
 8008948:	2b01      	cmp	r3, #1
 800894a:	d001      	beq.n	8008950 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800894c:	2301      	movs	r3, #1
 800894e:	e054      	b.n	80089fa <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	2202      	movs	r2, #2
 8008954:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	68da      	ldr	r2, [r3, #12]
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	f042 0201 	orr.w	r2, r2, #1
 8008966:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	4a26      	ldr	r2, [pc, #152]	; (8008a08 <HAL_TIM_Base_Start_IT+0xd0>)
 800896e:	4293      	cmp	r3, r2
 8008970:	d022      	beq.n	80089b8 <HAL_TIM_Base_Start_IT+0x80>
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800897a:	d01d      	beq.n	80089b8 <HAL_TIM_Base_Start_IT+0x80>
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	4a22      	ldr	r2, [pc, #136]	; (8008a0c <HAL_TIM_Base_Start_IT+0xd4>)
 8008982:	4293      	cmp	r3, r2
 8008984:	d018      	beq.n	80089b8 <HAL_TIM_Base_Start_IT+0x80>
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	4a21      	ldr	r2, [pc, #132]	; (8008a10 <HAL_TIM_Base_Start_IT+0xd8>)
 800898c:	4293      	cmp	r3, r2
 800898e:	d013      	beq.n	80089b8 <HAL_TIM_Base_Start_IT+0x80>
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	4a1f      	ldr	r2, [pc, #124]	; (8008a14 <HAL_TIM_Base_Start_IT+0xdc>)
 8008996:	4293      	cmp	r3, r2
 8008998:	d00e      	beq.n	80089b8 <HAL_TIM_Base_Start_IT+0x80>
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	4a1e      	ldr	r2, [pc, #120]	; (8008a18 <HAL_TIM_Base_Start_IT+0xe0>)
 80089a0:	4293      	cmp	r3, r2
 80089a2:	d009      	beq.n	80089b8 <HAL_TIM_Base_Start_IT+0x80>
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	4a1c      	ldr	r2, [pc, #112]	; (8008a1c <HAL_TIM_Base_Start_IT+0xe4>)
 80089aa:	4293      	cmp	r3, r2
 80089ac:	d004      	beq.n	80089b8 <HAL_TIM_Base_Start_IT+0x80>
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	4a1b      	ldr	r2, [pc, #108]	; (8008a20 <HAL_TIM_Base_Start_IT+0xe8>)
 80089b4:	4293      	cmp	r3, r2
 80089b6:	d115      	bne.n	80089e4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	689a      	ldr	r2, [r3, #8]
 80089be:	4b19      	ldr	r3, [pc, #100]	; (8008a24 <HAL_TIM_Base_Start_IT+0xec>)
 80089c0:	4013      	ands	r3, r2
 80089c2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	2b06      	cmp	r3, #6
 80089c8:	d015      	beq.n	80089f6 <HAL_TIM_Base_Start_IT+0xbe>
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80089d0:	d011      	beq.n	80089f6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	681a      	ldr	r2, [r3, #0]
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	f042 0201 	orr.w	r2, r2, #1
 80089e0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089e2:	e008      	b.n	80089f6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	681a      	ldr	r2, [r3, #0]
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	f042 0201 	orr.w	r2, r2, #1
 80089f2:	601a      	str	r2, [r3, #0]
 80089f4:	e000      	b.n	80089f8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089f6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80089f8:	2300      	movs	r3, #0
}
 80089fa:	4618      	mov	r0, r3
 80089fc:	3714      	adds	r7, #20
 80089fe:	46bd      	mov	sp, r7
 8008a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a04:	4770      	bx	lr
 8008a06:	bf00      	nop
 8008a08:	40010000 	.word	0x40010000
 8008a0c:	40000400 	.word	0x40000400
 8008a10:	40000800 	.word	0x40000800
 8008a14:	40000c00 	.word	0x40000c00
 8008a18:	40010400 	.word	0x40010400
 8008a1c:	40001800 	.word	0x40001800
 8008a20:	40014000 	.word	0x40014000
 8008a24:	00010007 	.word	0x00010007

08008a28 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008a28:	b580      	push	{r7, lr}
 8008a2a:	b082      	sub	sp, #8
 8008a2c:	af00      	add	r7, sp, #0
 8008a2e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d101      	bne.n	8008a3a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008a36:	2301      	movs	r3, #1
 8008a38:	e049      	b.n	8008ace <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008a40:	b2db      	uxtb	r3, r3
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d106      	bne.n	8008a54 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	2200      	movs	r2, #0
 8008a4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008a4e:	6878      	ldr	r0, [r7, #4]
 8008a50:	f000 f841 	bl	8008ad6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	2202      	movs	r2, #2
 8008a58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681a      	ldr	r2, [r3, #0]
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	3304      	adds	r3, #4
 8008a64:	4619      	mov	r1, r3
 8008a66:	4610      	mov	r0, r2
 8008a68:	f000 fcac 	bl	80093c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	2201      	movs	r2, #1
 8008a70:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	2201      	movs	r2, #1
 8008a78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	2201      	movs	r2, #1
 8008a80:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	2201      	movs	r2, #1
 8008a88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	2201      	movs	r2, #1
 8008a90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	2201      	movs	r2, #1
 8008a98:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	2201      	movs	r2, #1
 8008aa0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	2201      	movs	r2, #1
 8008aa8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	2201      	movs	r2, #1
 8008ab0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	2201      	movs	r2, #1
 8008ab8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	2201      	movs	r2, #1
 8008ac0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	2201      	movs	r2, #1
 8008ac8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008acc:	2300      	movs	r3, #0
}
 8008ace:	4618      	mov	r0, r3
 8008ad0:	3708      	adds	r7, #8
 8008ad2:	46bd      	mov	sp, r7
 8008ad4:	bd80      	pop	{r7, pc}

08008ad6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008ad6:	b480      	push	{r7}
 8008ad8:	b083      	sub	sp, #12
 8008ada:	af00      	add	r7, sp, #0
 8008adc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008ade:	bf00      	nop
 8008ae0:	370c      	adds	r7, #12
 8008ae2:	46bd      	mov	sp, r7
 8008ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ae8:	4770      	bx	lr
	...

08008aec <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008aec:	b580      	push	{r7, lr}
 8008aee:	b084      	sub	sp, #16
 8008af0:	af00      	add	r7, sp, #0
 8008af2:	6078      	str	r0, [r7, #4]
 8008af4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008af6:	683b      	ldr	r3, [r7, #0]
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d109      	bne.n	8008b10 <HAL_TIM_PWM_Start+0x24>
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008b02:	b2db      	uxtb	r3, r3
 8008b04:	2b01      	cmp	r3, #1
 8008b06:	bf14      	ite	ne
 8008b08:	2301      	movne	r3, #1
 8008b0a:	2300      	moveq	r3, #0
 8008b0c:	b2db      	uxtb	r3, r3
 8008b0e:	e03c      	b.n	8008b8a <HAL_TIM_PWM_Start+0x9e>
 8008b10:	683b      	ldr	r3, [r7, #0]
 8008b12:	2b04      	cmp	r3, #4
 8008b14:	d109      	bne.n	8008b2a <HAL_TIM_PWM_Start+0x3e>
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008b1c:	b2db      	uxtb	r3, r3
 8008b1e:	2b01      	cmp	r3, #1
 8008b20:	bf14      	ite	ne
 8008b22:	2301      	movne	r3, #1
 8008b24:	2300      	moveq	r3, #0
 8008b26:	b2db      	uxtb	r3, r3
 8008b28:	e02f      	b.n	8008b8a <HAL_TIM_PWM_Start+0x9e>
 8008b2a:	683b      	ldr	r3, [r7, #0]
 8008b2c:	2b08      	cmp	r3, #8
 8008b2e:	d109      	bne.n	8008b44 <HAL_TIM_PWM_Start+0x58>
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008b36:	b2db      	uxtb	r3, r3
 8008b38:	2b01      	cmp	r3, #1
 8008b3a:	bf14      	ite	ne
 8008b3c:	2301      	movne	r3, #1
 8008b3e:	2300      	moveq	r3, #0
 8008b40:	b2db      	uxtb	r3, r3
 8008b42:	e022      	b.n	8008b8a <HAL_TIM_PWM_Start+0x9e>
 8008b44:	683b      	ldr	r3, [r7, #0]
 8008b46:	2b0c      	cmp	r3, #12
 8008b48:	d109      	bne.n	8008b5e <HAL_TIM_PWM_Start+0x72>
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008b50:	b2db      	uxtb	r3, r3
 8008b52:	2b01      	cmp	r3, #1
 8008b54:	bf14      	ite	ne
 8008b56:	2301      	movne	r3, #1
 8008b58:	2300      	moveq	r3, #0
 8008b5a:	b2db      	uxtb	r3, r3
 8008b5c:	e015      	b.n	8008b8a <HAL_TIM_PWM_Start+0x9e>
 8008b5e:	683b      	ldr	r3, [r7, #0]
 8008b60:	2b10      	cmp	r3, #16
 8008b62:	d109      	bne.n	8008b78 <HAL_TIM_PWM_Start+0x8c>
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008b6a:	b2db      	uxtb	r3, r3
 8008b6c:	2b01      	cmp	r3, #1
 8008b6e:	bf14      	ite	ne
 8008b70:	2301      	movne	r3, #1
 8008b72:	2300      	moveq	r3, #0
 8008b74:	b2db      	uxtb	r3, r3
 8008b76:	e008      	b.n	8008b8a <HAL_TIM_PWM_Start+0x9e>
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8008b7e:	b2db      	uxtb	r3, r3
 8008b80:	2b01      	cmp	r3, #1
 8008b82:	bf14      	ite	ne
 8008b84:	2301      	movne	r3, #1
 8008b86:	2300      	moveq	r3, #0
 8008b88:	b2db      	uxtb	r3, r3
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d001      	beq.n	8008b92 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8008b8e:	2301      	movs	r3, #1
 8008b90:	e0a1      	b.n	8008cd6 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008b92:	683b      	ldr	r3, [r7, #0]
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d104      	bne.n	8008ba2 <HAL_TIM_PWM_Start+0xb6>
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	2202      	movs	r2, #2
 8008b9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008ba0:	e023      	b.n	8008bea <HAL_TIM_PWM_Start+0xfe>
 8008ba2:	683b      	ldr	r3, [r7, #0]
 8008ba4:	2b04      	cmp	r3, #4
 8008ba6:	d104      	bne.n	8008bb2 <HAL_TIM_PWM_Start+0xc6>
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	2202      	movs	r2, #2
 8008bac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008bb0:	e01b      	b.n	8008bea <HAL_TIM_PWM_Start+0xfe>
 8008bb2:	683b      	ldr	r3, [r7, #0]
 8008bb4:	2b08      	cmp	r3, #8
 8008bb6:	d104      	bne.n	8008bc2 <HAL_TIM_PWM_Start+0xd6>
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	2202      	movs	r2, #2
 8008bbc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008bc0:	e013      	b.n	8008bea <HAL_TIM_PWM_Start+0xfe>
 8008bc2:	683b      	ldr	r3, [r7, #0]
 8008bc4:	2b0c      	cmp	r3, #12
 8008bc6:	d104      	bne.n	8008bd2 <HAL_TIM_PWM_Start+0xe6>
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	2202      	movs	r2, #2
 8008bcc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008bd0:	e00b      	b.n	8008bea <HAL_TIM_PWM_Start+0xfe>
 8008bd2:	683b      	ldr	r3, [r7, #0]
 8008bd4:	2b10      	cmp	r3, #16
 8008bd6:	d104      	bne.n	8008be2 <HAL_TIM_PWM_Start+0xf6>
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	2202      	movs	r2, #2
 8008bdc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008be0:	e003      	b.n	8008bea <HAL_TIM_PWM_Start+0xfe>
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	2202      	movs	r2, #2
 8008be6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	2201      	movs	r2, #1
 8008bf0:	6839      	ldr	r1, [r7, #0]
 8008bf2:	4618      	mov	r0, r3
 8008bf4:	f000 fff4 	bl	8009be0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	4a38      	ldr	r2, [pc, #224]	; (8008ce0 <HAL_TIM_PWM_Start+0x1f4>)
 8008bfe:	4293      	cmp	r3, r2
 8008c00:	d013      	beq.n	8008c2a <HAL_TIM_PWM_Start+0x13e>
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	4a37      	ldr	r2, [pc, #220]	; (8008ce4 <HAL_TIM_PWM_Start+0x1f8>)
 8008c08:	4293      	cmp	r3, r2
 8008c0a:	d00e      	beq.n	8008c2a <HAL_TIM_PWM_Start+0x13e>
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	4a35      	ldr	r2, [pc, #212]	; (8008ce8 <HAL_TIM_PWM_Start+0x1fc>)
 8008c12:	4293      	cmp	r3, r2
 8008c14:	d009      	beq.n	8008c2a <HAL_TIM_PWM_Start+0x13e>
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	4a34      	ldr	r2, [pc, #208]	; (8008cec <HAL_TIM_PWM_Start+0x200>)
 8008c1c:	4293      	cmp	r3, r2
 8008c1e:	d004      	beq.n	8008c2a <HAL_TIM_PWM_Start+0x13e>
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	4a32      	ldr	r2, [pc, #200]	; (8008cf0 <HAL_TIM_PWM_Start+0x204>)
 8008c26:	4293      	cmp	r3, r2
 8008c28:	d101      	bne.n	8008c2e <HAL_TIM_PWM_Start+0x142>
 8008c2a:	2301      	movs	r3, #1
 8008c2c:	e000      	b.n	8008c30 <HAL_TIM_PWM_Start+0x144>
 8008c2e:	2300      	movs	r3, #0
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d007      	beq.n	8008c44 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008c42:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	4a25      	ldr	r2, [pc, #148]	; (8008ce0 <HAL_TIM_PWM_Start+0x1f4>)
 8008c4a:	4293      	cmp	r3, r2
 8008c4c:	d022      	beq.n	8008c94 <HAL_TIM_PWM_Start+0x1a8>
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c56:	d01d      	beq.n	8008c94 <HAL_TIM_PWM_Start+0x1a8>
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	4a25      	ldr	r2, [pc, #148]	; (8008cf4 <HAL_TIM_PWM_Start+0x208>)
 8008c5e:	4293      	cmp	r3, r2
 8008c60:	d018      	beq.n	8008c94 <HAL_TIM_PWM_Start+0x1a8>
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	4a24      	ldr	r2, [pc, #144]	; (8008cf8 <HAL_TIM_PWM_Start+0x20c>)
 8008c68:	4293      	cmp	r3, r2
 8008c6a:	d013      	beq.n	8008c94 <HAL_TIM_PWM_Start+0x1a8>
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	4a22      	ldr	r2, [pc, #136]	; (8008cfc <HAL_TIM_PWM_Start+0x210>)
 8008c72:	4293      	cmp	r3, r2
 8008c74:	d00e      	beq.n	8008c94 <HAL_TIM_PWM_Start+0x1a8>
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	4a1a      	ldr	r2, [pc, #104]	; (8008ce4 <HAL_TIM_PWM_Start+0x1f8>)
 8008c7c:	4293      	cmp	r3, r2
 8008c7e:	d009      	beq.n	8008c94 <HAL_TIM_PWM_Start+0x1a8>
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	4a1e      	ldr	r2, [pc, #120]	; (8008d00 <HAL_TIM_PWM_Start+0x214>)
 8008c86:	4293      	cmp	r3, r2
 8008c88:	d004      	beq.n	8008c94 <HAL_TIM_PWM_Start+0x1a8>
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	4a16      	ldr	r2, [pc, #88]	; (8008ce8 <HAL_TIM_PWM_Start+0x1fc>)
 8008c90:	4293      	cmp	r3, r2
 8008c92:	d115      	bne.n	8008cc0 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	689a      	ldr	r2, [r3, #8]
 8008c9a:	4b1a      	ldr	r3, [pc, #104]	; (8008d04 <HAL_TIM_PWM_Start+0x218>)
 8008c9c:	4013      	ands	r3, r2
 8008c9e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	2b06      	cmp	r3, #6
 8008ca4:	d015      	beq.n	8008cd2 <HAL_TIM_PWM_Start+0x1e6>
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008cac:	d011      	beq.n	8008cd2 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	681a      	ldr	r2, [r3, #0]
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	f042 0201 	orr.w	r2, r2, #1
 8008cbc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008cbe:	e008      	b.n	8008cd2 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	681a      	ldr	r2, [r3, #0]
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	f042 0201 	orr.w	r2, r2, #1
 8008cce:	601a      	str	r2, [r3, #0]
 8008cd0:	e000      	b.n	8008cd4 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008cd2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008cd4:	2300      	movs	r3, #0
}
 8008cd6:	4618      	mov	r0, r3
 8008cd8:	3710      	adds	r7, #16
 8008cda:	46bd      	mov	sp, r7
 8008cdc:	bd80      	pop	{r7, pc}
 8008cde:	bf00      	nop
 8008ce0:	40010000 	.word	0x40010000
 8008ce4:	40010400 	.word	0x40010400
 8008ce8:	40014000 	.word	0x40014000
 8008cec:	40014400 	.word	0x40014400
 8008cf0:	40014800 	.word	0x40014800
 8008cf4:	40000400 	.word	0x40000400
 8008cf8:	40000800 	.word	0x40000800
 8008cfc:	40000c00 	.word	0x40000c00
 8008d00:	40001800 	.word	0x40001800
 8008d04:	00010007 	.word	0x00010007

08008d08 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008d08:	b580      	push	{r7, lr}
 8008d0a:	b082      	sub	sp, #8
 8008d0c:	af00      	add	r7, sp, #0
 8008d0e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	691b      	ldr	r3, [r3, #16]
 8008d16:	f003 0302 	and.w	r3, r3, #2
 8008d1a:	2b02      	cmp	r3, #2
 8008d1c:	d122      	bne.n	8008d64 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	68db      	ldr	r3, [r3, #12]
 8008d24:	f003 0302 	and.w	r3, r3, #2
 8008d28:	2b02      	cmp	r3, #2
 8008d2a:	d11b      	bne.n	8008d64 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	f06f 0202 	mvn.w	r2, #2
 8008d34:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	2201      	movs	r2, #1
 8008d3a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	699b      	ldr	r3, [r3, #24]
 8008d42:	f003 0303 	and.w	r3, r3, #3
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d003      	beq.n	8008d52 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008d4a:	6878      	ldr	r0, [r7, #4]
 8008d4c:	f000 fb1c 	bl	8009388 <HAL_TIM_IC_CaptureCallback>
 8008d50:	e005      	b.n	8008d5e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008d52:	6878      	ldr	r0, [r7, #4]
 8008d54:	f000 fb0e 	bl	8009374 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008d58:	6878      	ldr	r0, [r7, #4]
 8008d5a:	f000 fb1f 	bl	800939c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	2200      	movs	r2, #0
 8008d62:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	691b      	ldr	r3, [r3, #16]
 8008d6a:	f003 0304 	and.w	r3, r3, #4
 8008d6e:	2b04      	cmp	r3, #4
 8008d70:	d122      	bne.n	8008db8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	68db      	ldr	r3, [r3, #12]
 8008d78:	f003 0304 	and.w	r3, r3, #4
 8008d7c:	2b04      	cmp	r3, #4
 8008d7e:	d11b      	bne.n	8008db8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	f06f 0204 	mvn.w	r2, #4
 8008d88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	2202      	movs	r2, #2
 8008d8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	699b      	ldr	r3, [r3, #24]
 8008d96:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d003      	beq.n	8008da6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008d9e:	6878      	ldr	r0, [r7, #4]
 8008da0:	f000 faf2 	bl	8009388 <HAL_TIM_IC_CaptureCallback>
 8008da4:	e005      	b.n	8008db2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008da6:	6878      	ldr	r0, [r7, #4]
 8008da8:	f000 fae4 	bl	8009374 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008dac:	6878      	ldr	r0, [r7, #4]
 8008dae:	f000 faf5 	bl	800939c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	2200      	movs	r2, #0
 8008db6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	691b      	ldr	r3, [r3, #16]
 8008dbe:	f003 0308 	and.w	r3, r3, #8
 8008dc2:	2b08      	cmp	r3, #8
 8008dc4:	d122      	bne.n	8008e0c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	68db      	ldr	r3, [r3, #12]
 8008dcc:	f003 0308 	and.w	r3, r3, #8
 8008dd0:	2b08      	cmp	r3, #8
 8008dd2:	d11b      	bne.n	8008e0c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	f06f 0208 	mvn.w	r2, #8
 8008ddc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	2204      	movs	r2, #4
 8008de2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	69db      	ldr	r3, [r3, #28]
 8008dea:	f003 0303 	and.w	r3, r3, #3
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d003      	beq.n	8008dfa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008df2:	6878      	ldr	r0, [r7, #4]
 8008df4:	f000 fac8 	bl	8009388 <HAL_TIM_IC_CaptureCallback>
 8008df8:	e005      	b.n	8008e06 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008dfa:	6878      	ldr	r0, [r7, #4]
 8008dfc:	f000 faba 	bl	8009374 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e00:	6878      	ldr	r0, [r7, #4]
 8008e02:	f000 facb 	bl	800939c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	2200      	movs	r2, #0
 8008e0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	691b      	ldr	r3, [r3, #16]
 8008e12:	f003 0310 	and.w	r3, r3, #16
 8008e16:	2b10      	cmp	r3, #16
 8008e18:	d122      	bne.n	8008e60 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	68db      	ldr	r3, [r3, #12]
 8008e20:	f003 0310 	and.w	r3, r3, #16
 8008e24:	2b10      	cmp	r3, #16
 8008e26:	d11b      	bne.n	8008e60 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	f06f 0210 	mvn.w	r2, #16
 8008e30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	2208      	movs	r2, #8
 8008e36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	69db      	ldr	r3, [r3, #28]
 8008e3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d003      	beq.n	8008e4e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008e46:	6878      	ldr	r0, [r7, #4]
 8008e48:	f000 fa9e 	bl	8009388 <HAL_TIM_IC_CaptureCallback>
 8008e4c:	e005      	b.n	8008e5a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e4e:	6878      	ldr	r0, [r7, #4]
 8008e50:	f000 fa90 	bl	8009374 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e54:	6878      	ldr	r0, [r7, #4]
 8008e56:	f000 faa1 	bl	800939c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	2200      	movs	r2, #0
 8008e5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	691b      	ldr	r3, [r3, #16]
 8008e66:	f003 0301 	and.w	r3, r3, #1
 8008e6a:	2b01      	cmp	r3, #1
 8008e6c:	d10e      	bne.n	8008e8c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	68db      	ldr	r3, [r3, #12]
 8008e74:	f003 0301 	and.w	r3, r3, #1
 8008e78:	2b01      	cmp	r3, #1
 8008e7a:	d107      	bne.n	8008e8c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	f06f 0201 	mvn.w	r2, #1
 8008e84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008e86:	6878      	ldr	r0, [r7, #4]
 8008e88:	f000 fa6a 	bl	8009360 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	691b      	ldr	r3, [r3, #16]
 8008e92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008e96:	2b80      	cmp	r3, #128	; 0x80
 8008e98:	d10e      	bne.n	8008eb8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	68db      	ldr	r3, [r3, #12]
 8008ea0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008ea4:	2b80      	cmp	r3, #128	; 0x80
 8008ea6:	d107      	bne.n	8008eb8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008eb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008eb2:	6878      	ldr	r0, [r7, #4]
 8008eb4:	f000 ff52 	bl	8009d5c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	691b      	ldr	r3, [r3, #16]
 8008ebe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008ec2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008ec6:	d10e      	bne.n	8008ee6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	68db      	ldr	r3, [r3, #12]
 8008ece:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008ed2:	2b80      	cmp	r3, #128	; 0x80
 8008ed4:	d107      	bne.n	8008ee6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008ede:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008ee0:	6878      	ldr	r0, [r7, #4]
 8008ee2:	f000 ff45 	bl	8009d70 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	691b      	ldr	r3, [r3, #16]
 8008eec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ef0:	2b40      	cmp	r3, #64	; 0x40
 8008ef2:	d10e      	bne.n	8008f12 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	68db      	ldr	r3, [r3, #12]
 8008efa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008efe:	2b40      	cmp	r3, #64	; 0x40
 8008f00:	d107      	bne.n	8008f12 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008f0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008f0c:	6878      	ldr	r0, [r7, #4]
 8008f0e:	f000 fa4f 	bl	80093b0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	691b      	ldr	r3, [r3, #16]
 8008f18:	f003 0320 	and.w	r3, r3, #32
 8008f1c:	2b20      	cmp	r3, #32
 8008f1e:	d10e      	bne.n	8008f3e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	68db      	ldr	r3, [r3, #12]
 8008f26:	f003 0320 	and.w	r3, r3, #32
 8008f2a:	2b20      	cmp	r3, #32
 8008f2c:	d107      	bne.n	8008f3e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	f06f 0220 	mvn.w	r2, #32
 8008f36:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008f38:	6878      	ldr	r0, [r7, #4]
 8008f3a:	f000 ff05 	bl	8009d48 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008f3e:	bf00      	nop
 8008f40:	3708      	adds	r7, #8
 8008f42:	46bd      	mov	sp, r7
 8008f44:	bd80      	pop	{r7, pc}
	...

08008f48 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008f48:	b580      	push	{r7, lr}
 8008f4a:	b086      	sub	sp, #24
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	60f8      	str	r0, [r7, #12]
 8008f50:	60b9      	str	r1, [r7, #8]
 8008f52:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008f54:	2300      	movs	r3, #0
 8008f56:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008f5e:	2b01      	cmp	r3, #1
 8008f60:	d101      	bne.n	8008f66 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008f62:	2302      	movs	r3, #2
 8008f64:	e0ff      	b.n	8009166 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	2201      	movs	r2, #1
 8008f6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	2b14      	cmp	r3, #20
 8008f72:	f200 80f0 	bhi.w	8009156 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8008f76:	a201      	add	r2, pc, #4	; (adr r2, 8008f7c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008f78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f7c:	08008fd1 	.word	0x08008fd1
 8008f80:	08009157 	.word	0x08009157
 8008f84:	08009157 	.word	0x08009157
 8008f88:	08009157 	.word	0x08009157
 8008f8c:	08009011 	.word	0x08009011
 8008f90:	08009157 	.word	0x08009157
 8008f94:	08009157 	.word	0x08009157
 8008f98:	08009157 	.word	0x08009157
 8008f9c:	08009053 	.word	0x08009053
 8008fa0:	08009157 	.word	0x08009157
 8008fa4:	08009157 	.word	0x08009157
 8008fa8:	08009157 	.word	0x08009157
 8008fac:	08009093 	.word	0x08009093
 8008fb0:	08009157 	.word	0x08009157
 8008fb4:	08009157 	.word	0x08009157
 8008fb8:	08009157 	.word	0x08009157
 8008fbc:	080090d5 	.word	0x080090d5
 8008fc0:	08009157 	.word	0x08009157
 8008fc4:	08009157 	.word	0x08009157
 8008fc8:	08009157 	.word	0x08009157
 8008fcc:	08009115 	.word	0x08009115
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	68b9      	ldr	r1, [r7, #8]
 8008fd6:	4618      	mov	r0, r3
 8008fd8:	f000 fa8e 	bl	80094f8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	699a      	ldr	r2, [r3, #24]
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	f042 0208 	orr.w	r2, r2, #8
 8008fea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	699a      	ldr	r2, [r3, #24]
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	f022 0204 	bic.w	r2, r2, #4
 8008ffa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	6999      	ldr	r1, [r3, #24]
 8009002:	68bb      	ldr	r3, [r7, #8]
 8009004:	691a      	ldr	r2, [r3, #16]
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	430a      	orrs	r2, r1
 800900c:	619a      	str	r2, [r3, #24]
      break;
 800900e:	e0a5      	b.n	800915c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	68b9      	ldr	r1, [r7, #8]
 8009016:	4618      	mov	r0, r3
 8009018:	f000 fafe 	bl	8009618 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	699a      	ldr	r2, [r3, #24]
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800902a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	699a      	ldr	r2, [r3, #24]
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800903a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	6999      	ldr	r1, [r3, #24]
 8009042:	68bb      	ldr	r3, [r7, #8]
 8009044:	691b      	ldr	r3, [r3, #16]
 8009046:	021a      	lsls	r2, r3, #8
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	430a      	orrs	r2, r1
 800904e:	619a      	str	r2, [r3, #24]
      break;
 8009050:	e084      	b.n	800915c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	68b9      	ldr	r1, [r7, #8]
 8009058:	4618      	mov	r0, r3
 800905a:	f000 fb67 	bl	800972c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	69da      	ldr	r2, [r3, #28]
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	f042 0208 	orr.w	r2, r2, #8
 800906c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	69da      	ldr	r2, [r3, #28]
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	f022 0204 	bic.w	r2, r2, #4
 800907c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	69d9      	ldr	r1, [r3, #28]
 8009084:	68bb      	ldr	r3, [r7, #8]
 8009086:	691a      	ldr	r2, [r3, #16]
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	430a      	orrs	r2, r1
 800908e:	61da      	str	r2, [r3, #28]
      break;
 8009090:	e064      	b.n	800915c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	68b9      	ldr	r1, [r7, #8]
 8009098:	4618      	mov	r0, r3
 800909a:	f000 fbcf 	bl	800983c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	69da      	ldr	r2, [r3, #28]
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80090ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	69da      	ldr	r2, [r3, #28]
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80090bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	69d9      	ldr	r1, [r3, #28]
 80090c4:	68bb      	ldr	r3, [r7, #8]
 80090c6:	691b      	ldr	r3, [r3, #16]
 80090c8:	021a      	lsls	r2, r3, #8
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	430a      	orrs	r2, r1
 80090d0:	61da      	str	r2, [r3, #28]
      break;
 80090d2:	e043      	b.n	800915c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	68b9      	ldr	r1, [r7, #8]
 80090da:	4618      	mov	r0, r3
 80090dc:	f000 fc18 	bl	8009910 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	f042 0208 	orr.w	r2, r2, #8
 80090ee:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	f022 0204 	bic.w	r2, r2, #4
 80090fe:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8009106:	68bb      	ldr	r3, [r7, #8]
 8009108:	691a      	ldr	r2, [r3, #16]
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	430a      	orrs	r2, r1
 8009110:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8009112:	e023      	b.n	800915c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	68b9      	ldr	r1, [r7, #8]
 800911a:	4618      	mov	r0, r3
 800911c:	f000 fc5c 	bl	80099d8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800912e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800913e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8009146:	68bb      	ldr	r3, [r7, #8]
 8009148:	691b      	ldr	r3, [r3, #16]
 800914a:	021a      	lsls	r2, r3, #8
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	430a      	orrs	r2, r1
 8009152:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8009154:	e002      	b.n	800915c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8009156:	2301      	movs	r3, #1
 8009158:	75fb      	strb	r3, [r7, #23]
      break;
 800915a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	2200      	movs	r2, #0
 8009160:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009164:	7dfb      	ldrb	r3, [r7, #23]
}
 8009166:	4618      	mov	r0, r3
 8009168:	3718      	adds	r7, #24
 800916a:	46bd      	mov	sp, r7
 800916c:	bd80      	pop	{r7, pc}
 800916e:	bf00      	nop

08009170 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009170:	b580      	push	{r7, lr}
 8009172:	b084      	sub	sp, #16
 8009174:	af00      	add	r7, sp, #0
 8009176:	6078      	str	r0, [r7, #4]
 8009178:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800917a:	2300      	movs	r3, #0
 800917c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009184:	2b01      	cmp	r3, #1
 8009186:	d101      	bne.n	800918c <HAL_TIM_ConfigClockSource+0x1c>
 8009188:	2302      	movs	r3, #2
 800918a:	e0dc      	b.n	8009346 <HAL_TIM_ConfigClockSource+0x1d6>
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	2201      	movs	r2, #1
 8009190:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	2202      	movs	r2, #2
 8009198:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	689b      	ldr	r3, [r3, #8]
 80091a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80091a4:	68ba      	ldr	r2, [r7, #8]
 80091a6:	4b6a      	ldr	r3, [pc, #424]	; (8009350 <HAL_TIM_ConfigClockSource+0x1e0>)
 80091a8:	4013      	ands	r3, r2
 80091aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80091ac:	68bb      	ldr	r3, [r7, #8]
 80091ae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80091b2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	68ba      	ldr	r2, [r7, #8]
 80091ba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80091bc:	683b      	ldr	r3, [r7, #0]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	4a64      	ldr	r2, [pc, #400]	; (8009354 <HAL_TIM_ConfigClockSource+0x1e4>)
 80091c2:	4293      	cmp	r3, r2
 80091c4:	f000 80a9 	beq.w	800931a <HAL_TIM_ConfigClockSource+0x1aa>
 80091c8:	4a62      	ldr	r2, [pc, #392]	; (8009354 <HAL_TIM_ConfigClockSource+0x1e4>)
 80091ca:	4293      	cmp	r3, r2
 80091cc:	f200 80ae 	bhi.w	800932c <HAL_TIM_ConfigClockSource+0x1bc>
 80091d0:	4a61      	ldr	r2, [pc, #388]	; (8009358 <HAL_TIM_ConfigClockSource+0x1e8>)
 80091d2:	4293      	cmp	r3, r2
 80091d4:	f000 80a1 	beq.w	800931a <HAL_TIM_ConfigClockSource+0x1aa>
 80091d8:	4a5f      	ldr	r2, [pc, #380]	; (8009358 <HAL_TIM_ConfigClockSource+0x1e8>)
 80091da:	4293      	cmp	r3, r2
 80091dc:	f200 80a6 	bhi.w	800932c <HAL_TIM_ConfigClockSource+0x1bc>
 80091e0:	4a5e      	ldr	r2, [pc, #376]	; (800935c <HAL_TIM_ConfigClockSource+0x1ec>)
 80091e2:	4293      	cmp	r3, r2
 80091e4:	f000 8099 	beq.w	800931a <HAL_TIM_ConfigClockSource+0x1aa>
 80091e8:	4a5c      	ldr	r2, [pc, #368]	; (800935c <HAL_TIM_ConfigClockSource+0x1ec>)
 80091ea:	4293      	cmp	r3, r2
 80091ec:	f200 809e 	bhi.w	800932c <HAL_TIM_ConfigClockSource+0x1bc>
 80091f0:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80091f4:	f000 8091 	beq.w	800931a <HAL_TIM_ConfigClockSource+0x1aa>
 80091f8:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80091fc:	f200 8096 	bhi.w	800932c <HAL_TIM_ConfigClockSource+0x1bc>
 8009200:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009204:	f000 8089 	beq.w	800931a <HAL_TIM_ConfigClockSource+0x1aa>
 8009208:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800920c:	f200 808e 	bhi.w	800932c <HAL_TIM_ConfigClockSource+0x1bc>
 8009210:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009214:	d03e      	beq.n	8009294 <HAL_TIM_ConfigClockSource+0x124>
 8009216:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800921a:	f200 8087 	bhi.w	800932c <HAL_TIM_ConfigClockSource+0x1bc>
 800921e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009222:	f000 8086 	beq.w	8009332 <HAL_TIM_ConfigClockSource+0x1c2>
 8009226:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800922a:	d87f      	bhi.n	800932c <HAL_TIM_ConfigClockSource+0x1bc>
 800922c:	2b70      	cmp	r3, #112	; 0x70
 800922e:	d01a      	beq.n	8009266 <HAL_TIM_ConfigClockSource+0xf6>
 8009230:	2b70      	cmp	r3, #112	; 0x70
 8009232:	d87b      	bhi.n	800932c <HAL_TIM_ConfigClockSource+0x1bc>
 8009234:	2b60      	cmp	r3, #96	; 0x60
 8009236:	d050      	beq.n	80092da <HAL_TIM_ConfigClockSource+0x16a>
 8009238:	2b60      	cmp	r3, #96	; 0x60
 800923a:	d877      	bhi.n	800932c <HAL_TIM_ConfigClockSource+0x1bc>
 800923c:	2b50      	cmp	r3, #80	; 0x50
 800923e:	d03c      	beq.n	80092ba <HAL_TIM_ConfigClockSource+0x14a>
 8009240:	2b50      	cmp	r3, #80	; 0x50
 8009242:	d873      	bhi.n	800932c <HAL_TIM_ConfigClockSource+0x1bc>
 8009244:	2b40      	cmp	r3, #64	; 0x40
 8009246:	d058      	beq.n	80092fa <HAL_TIM_ConfigClockSource+0x18a>
 8009248:	2b40      	cmp	r3, #64	; 0x40
 800924a:	d86f      	bhi.n	800932c <HAL_TIM_ConfigClockSource+0x1bc>
 800924c:	2b30      	cmp	r3, #48	; 0x30
 800924e:	d064      	beq.n	800931a <HAL_TIM_ConfigClockSource+0x1aa>
 8009250:	2b30      	cmp	r3, #48	; 0x30
 8009252:	d86b      	bhi.n	800932c <HAL_TIM_ConfigClockSource+0x1bc>
 8009254:	2b20      	cmp	r3, #32
 8009256:	d060      	beq.n	800931a <HAL_TIM_ConfigClockSource+0x1aa>
 8009258:	2b20      	cmp	r3, #32
 800925a:	d867      	bhi.n	800932c <HAL_TIM_ConfigClockSource+0x1bc>
 800925c:	2b00      	cmp	r3, #0
 800925e:	d05c      	beq.n	800931a <HAL_TIM_ConfigClockSource+0x1aa>
 8009260:	2b10      	cmp	r3, #16
 8009262:	d05a      	beq.n	800931a <HAL_TIM_ConfigClockSource+0x1aa>
 8009264:	e062      	b.n	800932c <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	6818      	ldr	r0, [r3, #0]
 800926a:	683b      	ldr	r3, [r7, #0]
 800926c:	6899      	ldr	r1, [r3, #8]
 800926e:	683b      	ldr	r3, [r7, #0]
 8009270:	685a      	ldr	r2, [r3, #4]
 8009272:	683b      	ldr	r3, [r7, #0]
 8009274:	68db      	ldr	r3, [r3, #12]
 8009276:	f000 fc93 	bl	8009ba0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	689b      	ldr	r3, [r3, #8]
 8009280:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009282:	68bb      	ldr	r3, [r7, #8]
 8009284:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009288:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	68ba      	ldr	r2, [r7, #8]
 8009290:	609a      	str	r2, [r3, #8]
      break;
 8009292:	e04f      	b.n	8009334 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	6818      	ldr	r0, [r3, #0]
 8009298:	683b      	ldr	r3, [r7, #0]
 800929a:	6899      	ldr	r1, [r3, #8]
 800929c:	683b      	ldr	r3, [r7, #0]
 800929e:	685a      	ldr	r2, [r3, #4]
 80092a0:	683b      	ldr	r3, [r7, #0]
 80092a2:	68db      	ldr	r3, [r3, #12]
 80092a4:	f000 fc7c 	bl	8009ba0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	689a      	ldr	r2, [r3, #8]
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80092b6:	609a      	str	r2, [r3, #8]
      break;
 80092b8:	e03c      	b.n	8009334 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	6818      	ldr	r0, [r3, #0]
 80092be:	683b      	ldr	r3, [r7, #0]
 80092c0:	6859      	ldr	r1, [r3, #4]
 80092c2:	683b      	ldr	r3, [r7, #0]
 80092c4:	68db      	ldr	r3, [r3, #12]
 80092c6:	461a      	mov	r2, r3
 80092c8:	f000 fbec 	bl	8009aa4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	2150      	movs	r1, #80	; 0x50
 80092d2:	4618      	mov	r0, r3
 80092d4:	f000 fc46 	bl	8009b64 <TIM_ITRx_SetConfig>
      break;
 80092d8:	e02c      	b.n	8009334 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	6818      	ldr	r0, [r3, #0]
 80092de:	683b      	ldr	r3, [r7, #0]
 80092e0:	6859      	ldr	r1, [r3, #4]
 80092e2:	683b      	ldr	r3, [r7, #0]
 80092e4:	68db      	ldr	r3, [r3, #12]
 80092e6:	461a      	mov	r2, r3
 80092e8:	f000 fc0b 	bl	8009b02 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	2160      	movs	r1, #96	; 0x60
 80092f2:	4618      	mov	r0, r3
 80092f4:	f000 fc36 	bl	8009b64 <TIM_ITRx_SetConfig>
      break;
 80092f8:	e01c      	b.n	8009334 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	6818      	ldr	r0, [r3, #0]
 80092fe:	683b      	ldr	r3, [r7, #0]
 8009300:	6859      	ldr	r1, [r3, #4]
 8009302:	683b      	ldr	r3, [r7, #0]
 8009304:	68db      	ldr	r3, [r3, #12]
 8009306:	461a      	mov	r2, r3
 8009308:	f000 fbcc 	bl	8009aa4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	2140      	movs	r1, #64	; 0x40
 8009312:	4618      	mov	r0, r3
 8009314:	f000 fc26 	bl	8009b64 <TIM_ITRx_SetConfig>
      break;
 8009318:	e00c      	b.n	8009334 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	681a      	ldr	r2, [r3, #0]
 800931e:	683b      	ldr	r3, [r7, #0]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	4619      	mov	r1, r3
 8009324:	4610      	mov	r0, r2
 8009326:	f000 fc1d 	bl	8009b64 <TIM_ITRx_SetConfig>
      break;
 800932a:	e003      	b.n	8009334 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800932c:	2301      	movs	r3, #1
 800932e:	73fb      	strb	r3, [r7, #15]
      break;
 8009330:	e000      	b.n	8009334 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 8009332:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	2201      	movs	r2, #1
 8009338:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	2200      	movs	r2, #0
 8009340:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009344:	7bfb      	ldrb	r3, [r7, #15]
}
 8009346:	4618      	mov	r0, r3
 8009348:	3710      	adds	r7, #16
 800934a:	46bd      	mov	sp, r7
 800934c:	bd80      	pop	{r7, pc}
 800934e:	bf00      	nop
 8009350:	ffceff88 	.word	0xffceff88
 8009354:	00100040 	.word	0x00100040
 8009358:	00100030 	.word	0x00100030
 800935c:	00100020 	.word	0x00100020

08009360 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009360:	b480      	push	{r7}
 8009362:	b083      	sub	sp, #12
 8009364:	af00      	add	r7, sp, #0
 8009366:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8009368:	bf00      	nop
 800936a:	370c      	adds	r7, #12
 800936c:	46bd      	mov	sp, r7
 800936e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009372:	4770      	bx	lr

08009374 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009374:	b480      	push	{r7}
 8009376:	b083      	sub	sp, #12
 8009378:	af00      	add	r7, sp, #0
 800937a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800937c:	bf00      	nop
 800937e:	370c      	adds	r7, #12
 8009380:	46bd      	mov	sp, r7
 8009382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009386:	4770      	bx	lr

08009388 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009388:	b480      	push	{r7}
 800938a:	b083      	sub	sp, #12
 800938c:	af00      	add	r7, sp, #0
 800938e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009390:	bf00      	nop
 8009392:	370c      	adds	r7, #12
 8009394:	46bd      	mov	sp, r7
 8009396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800939a:	4770      	bx	lr

0800939c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800939c:	b480      	push	{r7}
 800939e:	b083      	sub	sp, #12
 80093a0:	af00      	add	r7, sp, #0
 80093a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80093a4:	bf00      	nop
 80093a6:	370c      	adds	r7, #12
 80093a8:	46bd      	mov	sp, r7
 80093aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ae:	4770      	bx	lr

080093b0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80093b0:	b480      	push	{r7}
 80093b2:	b083      	sub	sp, #12
 80093b4:	af00      	add	r7, sp, #0
 80093b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80093b8:	bf00      	nop
 80093ba:	370c      	adds	r7, #12
 80093bc:	46bd      	mov	sp, r7
 80093be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093c2:	4770      	bx	lr

080093c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80093c4:	b480      	push	{r7}
 80093c6:	b085      	sub	sp, #20
 80093c8:	af00      	add	r7, sp, #0
 80093ca:	6078      	str	r0, [r7, #4]
 80093cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	4a40      	ldr	r2, [pc, #256]	; (80094d8 <TIM_Base_SetConfig+0x114>)
 80093d8:	4293      	cmp	r3, r2
 80093da:	d013      	beq.n	8009404 <TIM_Base_SetConfig+0x40>
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80093e2:	d00f      	beq.n	8009404 <TIM_Base_SetConfig+0x40>
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	4a3d      	ldr	r2, [pc, #244]	; (80094dc <TIM_Base_SetConfig+0x118>)
 80093e8:	4293      	cmp	r3, r2
 80093ea:	d00b      	beq.n	8009404 <TIM_Base_SetConfig+0x40>
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	4a3c      	ldr	r2, [pc, #240]	; (80094e0 <TIM_Base_SetConfig+0x11c>)
 80093f0:	4293      	cmp	r3, r2
 80093f2:	d007      	beq.n	8009404 <TIM_Base_SetConfig+0x40>
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	4a3b      	ldr	r2, [pc, #236]	; (80094e4 <TIM_Base_SetConfig+0x120>)
 80093f8:	4293      	cmp	r3, r2
 80093fa:	d003      	beq.n	8009404 <TIM_Base_SetConfig+0x40>
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	4a3a      	ldr	r2, [pc, #232]	; (80094e8 <TIM_Base_SetConfig+0x124>)
 8009400:	4293      	cmp	r3, r2
 8009402:	d108      	bne.n	8009416 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800940a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800940c:	683b      	ldr	r3, [r7, #0]
 800940e:	685b      	ldr	r3, [r3, #4]
 8009410:	68fa      	ldr	r2, [r7, #12]
 8009412:	4313      	orrs	r3, r2
 8009414:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	4a2f      	ldr	r2, [pc, #188]	; (80094d8 <TIM_Base_SetConfig+0x114>)
 800941a:	4293      	cmp	r3, r2
 800941c:	d01f      	beq.n	800945e <TIM_Base_SetConfig+0x9a>
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009424:	d01b      	beq.n	800945e <TIM_Base_SetConfig+0x9a>
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	4a2c      	ldr	r2, [pc, #176]	; (80094dc <TIM_Base_SetConfig+0x118>)
 800942a:	4293      	cmp	r3, r2
 800942c:	d017      	beq.n	800945e <TIM_Base_SetConfig+0x9a>
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	4a2b      	ldr	r2, [pc, #172]	; (80094e0 <TIM_Base_SetConfig+0x11c>)
 8009432:	4293      	cmp	r3, r2
 8009434:	d013      	beq.n	800945e <TIM_Base_SetConfig+0x9a>
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	4a2a      	ldr	r2, [pc, #168]	; (80094e4 <TIM_Base_SetConfig+0x120>)
 800943a:	4293      	cmp	r3, r2
 800943c:	d00f      	beq.n	800945e <TIM_Base_SetConfig+0x9a>
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	4a29      	ldr	r2, [pc, #164]	; (80094e8 <TIM_Base_SetConfig+0x124>)
 8009442:	4293      	cmp	r3, r2
 8009444:	d00b      	beq.n	800945e <TIM_Base_SetConfig+0x9a>
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	4a28      	ldr	r2, [pc, #160]	; (80094ec <TIM_Base_SetConfig+0x128>)
 800944a:	4293      	cmp	r3, r2
 800944c:	d007      	beq.n	800945e <TIM_Base_SetConfig+0x9a>
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	4a27      	ldr	r2, [pc, #156]	; (80094f0 <TIM_Base_SetConfig+0x12c>)
 8009452:	4293      	cmp	r3, r2
 8009454:	d003      	beq.n	800945e <TIM_Base_SetConfig+0x9a>
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	4a26      	ldr	r2, [pc, #152]	; (80094f4 <TIM_Base_SetConfig+0x130>)
 800945a:	4293      	cmp	r3, r2
 800945c:	d108      	bne.n	8009470 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009464:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009466:	683b      	ldr	r3, [r7, #0]
 8009468:	68db      	ldr	r3, [r3, #12]
 800946a:	68fa      	ldr	r2, [r7, #12]
 800946c:	4313      	orrs	r3, r2
 800946e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009476:	683b      	ldr	r3, [r7, #0]
 8009478:	695b      	ldr	r3, [r3, #20]
 800947a:	4313      	orrs	r3, r2
 800947c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	68fa      	ldr	r2, [r7, #12]
 8009482:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009484:	683b      	ldr	r3, [r7, #0]
 8009486:	689a      	ldr	r2, [r3, #8]
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800948c:	683b      	ldr	r3, [r7, #0]
 800948e:	681a      	ldr	r2, [r3, #0]
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	4a10      	ldr	r2, [pc, #64]	; (80094d8 <TIM_Base_SetConfig+0x114>)
 8009498:	4293      	cmp	r3, r2
 800949a:	d00f      	beq.n	80094bc <TIM_Base_SetConfig+0xf8>
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	4a12      	ldr	r2, [pc, #72]	; (80094e8 <TIM_Base_SetConfig+0x124>)
 80094a0:	4293      	cmp	r3, r2
 80094a2:	d00b      	beq.n	80094bc <TIM_Base_SetConfig+0xf8>
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	4a11      	ldr	r2, [pc, #68]	; (80094ec <TIM_Base_SetConfig+0x128>)
 80094a8:	4293      	cmp	r3, r2
 80094aa:	d007      	beq.n	80094bc <TIM_Base_SetConfig+0xf8>
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	4a10      	ldr	r2, [pc, #64]	; (80094f0 <TIM_Base_SetConfig+0x12c>)
 80094b0:	4293      	cmp	r3, r2
 80094b2:	d003      	beq.n	80094bc <TIM_Base_SetConfig+0xf8>
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	4a0f      	ldr	r2, [pc, #60]	; (80094f4 <TIM_Base_SetConfig+0x130>)
 80094b8:	4293      	cmp	r3, r2
 80094ba:	d103      	bne.n	80094c4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80094bc:	683b      	ldr	r3, [r7, #0]
 80094be:	691a      	ldr	r2, [r3, #16]
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	2201      	movs	r2, #1
 80094c8:	615a      	str	r2, [r3, #20]
}
 80094ca:	bf00      	nop
 80094cc:	3714      	adds	r7, #20
 80094ce:	46bd      	mov	sp, r7
 80094d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094d4:	4770      	bx	lr
 80094d6:	bf00      	nop
 80094d8:	40010000 	.word	0x40010000
 80094dc:	40000400 	.word	0x40000400
 80094e0:	40000800 	.word	0x40000800
 80094e4:	40000c00 	.word	0x40000c00
 80094e8:	40010400 	.word	0x40010400
 80094ec:	40014000 	.word	0x40014000
 80094f0:	40014400 	.word	0x40014400
 80094f4:	40014800 	.word	0x40014800

080094f8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80094f8:	b480      	push	{r7}
 80094fa:	b087      	sub	sp, #28
 80094fc:	af00      	add	r7, sp, #0
 80094fe:	6078      	str	r0, [r7, #4]
 8009500:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	6a1b      	ldr	r3, [r3, #32]
 8009506:	f023 0201 	bic.w	r2, r3, #1
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	6a1b      	ldr	r3, [r3, #32]
 8009512:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	685b      	ldr	r3, [r3, #4]
 8009518:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	699b      	ldr	r3, [r3, #24]
 800951e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009520:	68fa      	ldr	r2, [r7, #12]
 8009522:	4b37      	ldr	r3, [pc, #220]	; (8009600 <TIM_OC1_SetConfig+0x108>)
 8009524:	4013      	ands	r3, r2
 8009526:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	f023 0303 	bic.w	r3, r3, #3
 800952e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009530:	683b      	ldr	r3, [r7, #0]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	68fa      	ldr	r2, [r7, #12]
 8009536:	4313      	orrs	r3, r2
 8009538:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800953a:	697b      	ldr	r3, [r7, #20]
 800953c:	f023 0302 	bic.w	r3, r3, #2
 8009540:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009542:	683b      	ldr	r3, [r7, #0]
 8009544:	689b      	ldr	r3, [r3, #8]
 8009546:	697a      	ldr	r2, [r7, #20]
 8009548:	4313      	orrs	r3, r2
 800954a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	4a2d      	ldr	r2, [pc, #180]	; (8009604 <TIM_OC1_SetConfig+0x10c>)
 8009550:	4293      	cmp	r3, r2
 8009552:	d00f      	beq.n	8009574 <TIM_OC1_SetConfig+0x7c>
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	4a2c      	ldr	r2, [pc, #176]	; (8009608 <TIM_OC1_SetConfig+0x110>)
 8009558:	4293      	cmp	r3, r2
 800955a:	d00b      	beq.n	8009574 <TIM_OC1_SetConfig+0x7c>
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	4a2b      	ldr	r2, [pc, #172]	; (800960c <TIM_OC1_SetConfig+0x114>)
 8009560:	4293      	cmp	r3, r2
 8009562:	d007      	beq.n	8009574 <TIM_OC1_SetConfig+0x7c>
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	4a2a      	ldr	r2, [pc, #168]	; (8009610 <TIM_OC1_SetConfig+0x118>)
 8009568:	4293      	cmp	r3, r2
 800956a:	d003      	beq.n	8009574 <TIM_OC1_SetConfig+0x7c>
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	4a29      	ldr	r2, [pc, #164]	; (8009614 <TIM_OC1_SetConfig+0x11c>)
 8009570:	4293      	cmp	r3, r2
 8009572:	d10c      	bne.n	800958e <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009574:	697b      	ldr	r3, [r7, #20]
 8009576:	f023 0308 	bic.w	r3, r3, #8
 800957a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800957c:	683b      	ldr	r3, [r7, #0]
 800957e:	68db      	ldr	r3, [r3, #12]
 8009580:	697a      	ldr	r2, [r7, #20]
 8009582:	4313      	orrs	r3, r2
 8009584:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009586:	697b      	ldr	r3, [r7, #20]
 8009588:	f023 0304 	bic.w	r3, r3, #4
 800958c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	4a1c      	ldr	r2, [pc, #112]	; (8009604 <TIM_OC1_SetConfig+0x10c>)
 8009592:	4293      	cmp	r3, r2
 8009594:	d00f      	beq.n	80095b6 <TIM_OC1_SetConfig+0xbe>
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	4a1b      	ldr	r2, [pc, #108]	; (8009608 <TIM_OC1_SetConfig+0x110>)
 800959a:	4293      	cmp	r3, r2
 800959c:	d00b      	beq.n	80095b6 <TIM_OC1_SetConfig+0xbe>
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	4a1a      	ldr	r2, [pc, #104]	; (800960c <TIM_OC1_SetConfig+0x114>)
 80095a2:	4293      	cmp	r3, r2
 80095a4:	d007      	beq.n	80095b6 <TIM_OC1_SetConfig+0xbe>
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	4a19      	ldr	r2, [pc, #100]	; (8009610 <TIM_OC1_SetConfig+0x118>)
 80095aa:	4293      	cmp	r3, r2
 80095ac:	d003      	beq.n	80095b6 <TIM_OC1_SetConfig+0xbe>
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	4a18      	ldr	r2, [pc, #96]	; (8009614 <TIM_OC1_SetConfig+0x11c>)
 80095b2:	4293      	cmp	r3, r2
 80095b4:	d111      	bne.n	80095da <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80095b6:	693b      	ldr	r3, [r7, #16]
 80095b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80095bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80095be:	693b      	ldr	r3, [r7, #16]
 80095c0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80095c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80095c6:	683b      	ldr	r3, [r7, #0]
 80095c8:	695b      	ldr	r3, [r3, #20]
 80095ca:	693a      	ldr	r2, [r7, #16]
 80095cc:	4313      	orrs	r3, r2
 80095ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80095d0:	683b      	ldr	r3, [r7, #0]
 80095d2:	699b      	ldr	r3, [r3, #24]
 80095d4:	693a      	ldr	r2, [r7, #16]
 80095d6:	4313      	orrs	r3, r2
 80095d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	693a      	ldr	r2, [r7, #16]
 80095de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	68fa      	ldr	r2, [r7, #12]
 80095e4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80095e6:	683b      	ldr	r3, [r7, #0]
 80095e8:	685a      	ldr	r2, [r3, #4]
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	697a      	ldr	r2, [r7, #20]
 80095f2:	621a      	str	r2, [r3, #32]
}
 80095f4:	bf00      	nop
 80095f6:	371c      	adds	r7, #28
 80095f8:	46bd      	mov	sp, r7
 80095fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095fe:	4770      	bx	lr
 8009600:	fffeff8f 	.word	0xfffeff8f
 8009604:	40010000 	.word	0x40010000
 8009608:	40010400 	.word	0x40010400
 800960c:	40014000 	.word	0x40014000
 8009610:	40014400 	.word	0x40014400
 8009614:	40014800 	.word	0x40014800

08009618 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009618:	b480      	push	{r7}
 800961a:	b087      	sub	sp, #28
 800961c:	af00      	add	r7, sp, #0
 800961e:	6078      	str	r0, [r7, #4]
 8009620:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	6a1b      	ldr	r3, [r3, #32]
 8009626:	f023 0210 	bic.w	r2, r3, #16
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	6a1b      	ldr	r3, [r3, #32]
 8009632:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	685b      	ldr	r3, [r3, #4]
 8009638:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	699b      	ldr	r3, [r3, #24]
 800963e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009640:	68fa      	ldr	r2, [r7, #12]
 8009642:	4b34      	ldr	r3, [pc, #208]	; (8009714 <TIM_OC2_SetConfig+0xfc>)
 8009644:	4013      	ands	r3, r2
 8009646:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800964e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009650:	683b      	ldr	r3, [r7, #0]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	021b      	lsls	r3, r3, #8
 8009656:	68fa      	ldr	r2, [r7, #12]
 8009658:	4313      	orrs	r3, r2
 800965a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800965c:	697b      	ldr	r3, [r7, #20]
 800965e:	f023 0320 	bic.w	r3, r3, #32
 8009662:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009664:	683b      	ldr	r3, [r7, #0]
 8009666:	689b      	ldr	r3, [r3, #8]
 8009668:	011b      	lsls	r3, r3, #4
 800966a:	697a      	ldr	r2, [r7, #20]
 800966c:	4313      	orrs	r3, r2
 800966e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	4a29      	ldr	r2, [pc, #164]	; (8009718 <TIM_OC2_SetConfig+0x100>)
 8009674:	4293      	cmp	r3, r2
 8009676:	d003      	beq.n	8009680 <TIM_OC2_SetConfig+0x68>
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	4a28      	ldr	r2, [pc, #160]	; (800971c <TIM_OC2_SetConfig+0x104>)
 800967c:	4293      	cmp	r3, r2
 800967e:	d10d      	bne.n	800969c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009680:	697b      	ldr	r3, [r7, #20]
 8009682:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009686:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009688:	683b      	ldr	r3, [r7, #0]
 800968a:	68db      	ldr	r3, [r3, #12]
 800968c:	011b      	lsls	r3, r3, #4
 800968e:	697a      	ldr	r2, [r7, #20]
 8009690:	4313      	orrs	r3, r2
 8009692:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009694:	697b      	ldr	r3, [r7, #20]
 8009696:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800969a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	4a1e      	ldr	r2, [pc, #120]	; (8009718 <TIM_OC2_SetConfig+0x100>)
 80096a0:	4293      	cmp	r3, r2
 80096a2:	d00f      	beq.n	80096c4 <TIM_OC2_SetConfig+0xac>
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	4a1d      	ldr	r2, [pc, #116]	; (800971c <TIM_OC2_SetConfig+0x104>)
 80096a8:	4293      	cmp	r3, r2
 80096aa:	d00b      	beq.n	80096c4 <TIM_OC2_SetConfig+0xac>
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	4a1c      	ldr	r2, [pc, #112]	; (8009720 <TIM_OC2_SetConfig+0x108>)
 80096b0:	4293      	cmp	r3, r2
 80096b2:	d007      	beq.n	80096c4 <TIM_OC2_SetConfig+0xac>
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	4a1b      	ldr	r2, [pc, #108]	; (8009724 <TIM_OC2_SetConfig+0x10c>)
 80096b8:	4293      	cmp	r3, r2
 80096ba:	d003      	beq.n	80096c4 <TIM_OC2_SetConfig+0xac>
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	4a1a      	ldr	r2, [pc, #104]	; (8009728 <TIM_OC2_SetConfig+0x110>)
 80096c0:	4293      	cmp	r3, r2
 80096c2:	d113      	bne.n	80096ec <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80096c4:	693b      	ldr	r3, [r7, #16]
 80096c6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80096ca:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80096cc:	693b      	ldr	r3, [r7, #16]
 80096ce:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80096d2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80096d4:	683b      	ldr	r3, [r7, #0]
 80096d6:	695b      	ldr	r3, [r3, #20]
 80096d8:	009b      	lsls	r3, r3, #2
 80096da:	693a      	ldr	r2, [r7, #16]
 80096dc:	4313      	orrs	r3, r2
 80096de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80096e0:	683b      	ldr	r3, [r7, #0]
 80096e2:	699b      	ldr	r3, [r3, #24]
 80096e4:	009b      	lsls	r3, r3, #2
 80096e6:	693a      	ldr	r2, [r7, #16]
 80096e8:	4313      	orrs	r3, r2
 80096ea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	693a      	ldr	r2, [r7, #16]
 80096f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	68fa      	ldr	r2, [r7, #12]
 80096f6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80096f8:	683b      	ldr	r3, [r7, #0]
 80096fa:	685a      	ldr	r2, [r3, #4]
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	697a      	ldr	r2, [r7, #20]
 8009704:	621a      	str	r2, [r3, #32]
}
 8009706:	bf00      	nop
 8009708:	371c      	adds	r7, #28
 800970a:	46bd      	mov	sp, r7
 800970c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009710:	4770      	bx	lr
 8009712:	bf00      	nop
 8009714:	feff8fff 	.word	0xfeff8fff
 8009718:	40010000 	.word	0x40010000
 800971c:	40010400 	.word	0x40010400
 8009720:	40014000 	.word	0x40014000
 8009724:	40014400 	.word	0x40014400
 8009728:	40014800 	.word	0x40014800

0800972c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800972c:	b480      	push	{r7}
 800972e:	b087      	sub	sp, #28
 8009730:	af00      	add	r7, sp, #0
 8009732:	6078      	str	r0, [r7, #4]
 8009734:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	6a1b      	ldr	r3, [r3, #32]
 800973a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	6a1b      	ldr	r3, [r3, #32]
 8009746:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	685b      	ldr	r3, [r3, #4]
 800974c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	69db      	ldr	r3, [r3, #28]
 8009752:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009754:	68fa      	ldr	r2, [r7, #12]
 8009756:	4b33      	ldr	r3, [pc, #204]	; (8009824 <TIM_OC3_SetConfig+0xf8>)
 8009758:	4013      	ands	r3, r2
 800975a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	f023 0303 	bic.w	r3, r3, #3
 8009762:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009764:	683b      	ldr	r3, [r7, #0]
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	68fa      	ldr	r2, [r7, #12]
 800976a:	4313      	orrs	r3, r2
 800976c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800976e:	697b      	ldr	r3, [r7, #20]
 8009770:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009774:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009776:	683b      	ldr	r3, [r7, #0]
 8009778:	689b      	ldr	r3, [r3, #8]
 800977a:	021b      	lsls	r3, r3, #8
 800977c:	697a      	ldr	r2, [r7, #20]
 800977e:	4313      	orrs	r3, r2
 8009780:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	4a28      	ldr	r2, [pc, #160]	; (8009828 <TIM_OC3_SetConfig+0xfc>)
 8009786:	4293      	cmp	r3, r2
 8009788:	d003      	beq.n	8009792 <TIM_OC3_SetConfig+0x66>
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	4a27      	ldr	r2, [pc, #156]	; (800982c <TIM_OC3_SetConfig+0x100>)
 800978e:	4293      	cmp	r3, r2
 8009790:	d10d      	bne.n	80097ae <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009792:	697b      	ldr	r3, [r7, #20]
 8009794:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009798:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800979a:	683b      	ldr	r3, [r7, #0]
 800979c:	68db      	ldr	r3, [r3, #12]
 800979e:	021b      	lsls	r3, r3, #8
 80097a0:	697a      	ldr	r2, [r7, #20]
 80097a2:	4313      	orrs	r3, r2
 80097a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80097a6:	697b      	ldr	r3, [r7, #20]
 80097a8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80097ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	4a1d      	ldr	r2, [pc, #116]	; (8009828 <TIM_OC3_SetConfig+0xfc>)
 80097b2:	4293      	cmp	r3, r2
 80097b4:	d00f      	beq.n	80097d6 <TIM_OC3_SetConfig+0xaa>
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	4a1c      	ldr	r2, [pc, #112]	; (800982c <TIM_OC3_SetConfig+0x100>)
 80097ba:	4293      	cmp	r3, r2
 80097bc:	d00b      	beq.n	80097d6 <TIM_OC3_SetConfig+0xaa>
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	4a1b      	ldr	r2, [pc, #108]	; (8009830 <TIM_OC3_SetConfig+0x104>)
 80097c2:	4293      	cmp	r3, r2
 80097c4:	d007      	beq.n	80097d6 <TIM_OC3_SetConfig+0xaa>
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	4a1a      	ldr	r2, [pc, #104]	; (8009834 <TIM_OC3_SetConfig+0x108>)
 80097ca:	4293      	cmp	r3, r2
 80097cc:	d003      	beq.n	80097d6 <TIM_OC3_SetConfig+0xaa>
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	4a19      	ldr	r2, [pc, #100]	; (8009838 <TIM_OC3_SetConfig+0x10c>)
 80097d2:	4293      	cmp	r3, r2
 80097d4:	d113      	bne.n	80097fe <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80097d6:	693b      	ldr	r3, [r7, #16]
 80097d8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80097dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80097de:	693b      	ldr	r3, [r7, #16]
 80097e0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80097e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80097e6:	683b      	ldr	r3, [r7, #0]
 80097e8:	695b      	ldr	r3, [r3, #20]
 80097ea:	011b      	lsls	r3, r3, #4
 80097ec:	693a      	ldr	r2, [r7, #16]
 80097ee:	4313      	orrs	r3, r2
 80097f0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80097f2:	683b      	ldr	r3, [r7, #0]
 80097f4:	699b      	ldr	r3, [r3, #24]
 80097f6:	011b      	lsls	r3, r3, #4
 80097f8:	693a      	ldr	r2, [r7, #16]
 80097fa:	4313      	orrs	r3, r2
 80097fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	693a      	ldr	r2, [r7, #16]
 8009802:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	68fa      	ldr	r2, [r7, #12]
 8009808:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800980a:	683b      	ldr	r3, [r7, #0]
 800980c:	685a      	ldr	r2, [r3, #4]
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	697a      	ldr	r2, [r7, #20]
 8009816:	621a      	str	r2, [r3, #32]
}
 8009818:	bf00      	nop
 800981a:	371c      	adds	r7, #28
 800981c:	46bd      	mov	sp, r7
 800981e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009822:	4770      	bx	lr
 8009824:	fffeff8f 	.word	0xfffeff8f
 8009828:	40010000 	.word	0x40010000
 800982c:	40010400 	.word	0x40010400
 8009830:	40014000 	.word	0x40014000
 8009834:	40014400 	.word	0x40014400
 8009838:	40014800 	.word	0x40014800

0800983c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800983c:	b480      	push	{r7}
 800983e:	b087      	sub	sp, #28
 8009840:	af00      	add	r7, sp, #0
 8009842:	6078      	str	r0, [r7, #4]
 8009844:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	6a1b      	ldr	r3, [r3, #32]
 800984a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	6a1b      	ldr	r3, [r3, #32]
 8009856:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	685b      	ldr	r3, [r3, #4]
 800985c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	69db      	ldr	r3, [r3, #28]
 8009862:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009864:	68fa      	ldr	r2, [r7, #12]
 8009866:	4b24      	ldr	r3, [pc, #144]	; (80098f8 <TIM_OC4_SetConfig+0xbc>)
 8009868:	4013      	ands	r3, r2
 800986a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009872:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009874:	683b      	ldr	r3, [r7, #0]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	021b      	lsls	r3, r3, #8
 800987a:	68fa      	ldr	r2, [r7, #12]
 800987c:	4313      	orrs	r3, r2
 800987e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009880:	693b      	ldr	r3, [r7, #16]
 8009882:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009886:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009888:	683b      	ldr	r3, [r7, #0]
 800988a:	689b      	ldr	r3, [r3, #8]
 800988c:	031b      	lsls	r3, r3, #12
 800988e:	693a      	ldr	r2, [r7, #16]
 8009890:	4313      	orrs	r3, r2
 8009892:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	4a19      	ldr	r2, [pc, #100]	; (80098fc <TIM_OC4_SetConfig+0xc0>)
 8009898:	4293      	cmp	r3, r2
 800989a:	d00f      	beq.n	80098bc <TIM_OC4_SetConfig+0x80>
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	4a18      	ldr	r2, [pc, #96]	; (8009900 <TIM_OC4_SetConfig+0xc4>)
 80098a0:	4293      	cmp	r3, r2
 80098a2:	d00b      	beq.n	80098bc <TIM_OC4_SetConfig+0x80>
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	4a17      	ldr	r2, [pc, #92]	; (8009904 <TIM_OC4_SetConfig+0xc8>)
 80098a8:	4293      	cmp	r3, r2
 80098aa:	d007      	beq.n	80098bc <TIM_OC4_SetConfig+0x80>
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	4a16      	ldr	r2, [pc, #88]	; (8009908 <TIM_OC4_SetConfig+0xcc>)
 80098b0:	4293      	cmp	r3, r2
 80098b2:	d003      	beq.n	80098bc <TIM_OC4_SetConfig+0x80>
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	4a15      	ldr	r2, [pc, #84]	; (800990c <TIM_OC4_SetConfig+0xd0>)
 80098b8:	4293      	cmp	r3, r2
 80098ba:	d109      	bne.n	80098d0 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80098bc:	697b      	ldr	r3, [r7, #20]
 80098be:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80098c2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80098c4:	683b      	ldr	r3, [r7, #0]
 80098c6:	695b      	ldr	r3, [r3, #20]
 80098c8:	019b      	lsls	r3, r3, #6
 80098ca:	697a      	ldr	r2, [r7, #20]
 80098cc:	4313      	orrs	r3, r2
 80098ce:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	697a      	ldr	r2, [r7, #20]
 80098d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	68fa      	ldr	r2, [r7, #12]
 80098da:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80098dc:	683b      	ldr	r3, [r7, #0]
 80098de:	685a      	ldr	r2, [r3, #4]
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	693a      	ldr	r2, [r7, #16]
 80098e8:	621a      	str	r2, [r3, #32]
}
 80098ea:	bf00      	nop
 80098ec:	371c      	adds	r7, #28
 80098ee:	46bd      	mov	sp, r7
 80098f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f4:	4770      	bx	lr
 80098f6:	bf00      	nop
 80098f8:	feff8fff 	.word	0xfeff8fff
 80098fc:	40010000 	.word	0x40010000
 8009900:	40010400 	.word	0x40010400
 8009904:	40014000 	.word	0x40014000
 8009908:	40014400 	.word	0x40014400
 800990c:	40014800 	.word	0x40014800

08009910 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8009910:	b480      	push	{r7}
 8009912:	b087      	sub	sp, #28
 8009914:	af00      	add	r7, sp, #0
 8009916:	6078      	str	r0, [r7, #4]
 8009918:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	6a1b      	ldr	r3, [r3, #32]
 800991e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	6a1b      	ldr	r3, [r3, #32]
 800992a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	685b      	ldr	r3, [r3, #4]
 8009930:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009936:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009938:	68fa      	ldr	r2, [r7, #12]
 800993a:	4b21      	ldr	r3, [pc, #132]	; (80099c0 <TIM_OC5_SetConfig+0xb0>)
 800993c:	4013      	ands	r3, r2
 800993e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009940:	683b      	ldr	r3, [r7, #0]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	68fa      	ldr	r2, [r7, #12]
 8009946:	4313      	orrs	r3, r2
 8009948:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800994a:	693b      	ldr	r3, [r7, #16]
 800994c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8009950:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009952:	683b      	ldr	r3, [r7, #0]
 8009954:	689b      	ldr	r3, [r3, #8]
 8009956:	041b      	lsls	r3, r3, #16
 8009958:	693a      	ldr	r2, [r7, #16]
 800995a:	4313      	orrs	r3, r2
 800995c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	4a18      	ldr	r2, [pc, #96]	; (80099c4 <TIM_OC5_SetConfig+0xb4>)
 8009962:	4293      	cmp	r3, r2
 8009964:	d00f      	beq.n	8009986 <TIM_OC5_SetConfig+0x76>
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	4a17      	ldr	r2, [pc, #92]	; (80099c8 <TIM_OC5_SetConfig+0xb8>)
 800996a:	4293      	cmp	r3, r2
 800996c:	d00b      	beq.n	8009986 <TIM_OC5_SetConfig+0x76>
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	4a16      	ldr	r2, [pc, #88]	; (80099cc <TIM_OC5_SetConfig+0xbc>)
 8009972:	4293      	cmp	r3, r2
 8009974:	d007      	beq.n	8009986 <TIM_OC5_SetConfig+0x76>
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	4a15      	ldr	r2, [pc, #84]	; (80099d0 <TIM_OC5_SetConfig+0xc0>)
 800997a:	4293      	cmp	r3, r2
 800997c:	d003      	beq.n	8009986 <TIM_OC5_SetConfig+0x76>
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	4a14      	ldr	r2, [pc, #80]	; (80099d4 <TIM_OC5_SetConfig+0xc4>)
 8009982:	4293      	cmp	r3, r2
 8009984:	d109      	bne.n	800999a <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009986:	697b      	ldr	r3, [r7, #20]
 8009988:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800998c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800998e:	683b      	ldr	r3, [r7, #0]
 8009990:	695b      	ldr	r3, [r3, #20]
 8009992:	021b      	lsls	r3, r3, #8
 8009994:	697a      	ldr	r2, [r7, #20]
 8009996:	4313      	orrs	r3, r2
 8009998:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	697a      	ldr	r2, [r7, #20]
 800999e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	68fa      	ldr	r2, [r7, #12]
 80099a4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80099a6:	683b      	ldr	r3, [r7, #0]
 80099a8:	685a      	ldr	r2, [r3, #4]
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	693a      	ldr	r2, [r7, #16]
 80099b2:	621a      	str	r2, [r3, #32]
}
 80099b4:	bf00      	nop
 80099b6:	371c      	adds	r7, #28
 80099b8:	46bd      	mov	sp, r7
 80099ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099be:	4770      	bx	lr
 80099c0:	fffeff8f 	.word	0xfffeff8f
 80099c4:	40010000 	.word	0x40010000
 80099c8:	40010400 	.word	0x40010400
 80099cc:	40014000 	.word	0x40014000
 80099d0:	40014400 	.word	0x40014400
 80099d4:	40014800 	.word	0x40014800

080099d8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80099d8:	b480      	push	{r7}
 80099da:	b087      	sub	sp, #28
 80099dc:	af00      	add	r7, sp, #0
 80099de:	6078      	str	r0, [r7, #4]
 80099e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	6a1b      	ldr	r3, [r3, #32]
 80099e6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	6a1b      	ldr	r3, [r3, #32]
 80099f2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	685b      	ldr	r3, [r3, #4]
 80099f8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80099fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009a00:	68fa      	ldr	r2, [r7, #12]
 8009a02:	4b22      	ldr	r3, [pc, #136]	; (8009a8c <TIM_OC6_SetConfig+0xb4>)
 8009a04:	4013      	ands	r3, r2
 8009a06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009a08:	683b      	ldr	r3, [r7, #0]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	021b      	lsls	r3, r3, #8
 8009a0e:	68fa      	ldr	r2, [r7, #12]
 8009a10:	4313      	orrs	r3, r2
 8009a12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009a14:	693b      	ldr	r3, [r7, #16]
 8009a16:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009a1a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009a1c:	683b      	ldr	r3, [r7, #0]
 8009a1e:	689b      	ldr	r3, [r3, #8]
 8009a20:	051b      	lsls	r3, r3, #20
 8009a22:	693a      	ldr	r2, [r7, #16]
 8009a24:	4313      	orrs	r3, r2
 8009a26:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	4a19      	ldr	r2, [pc, #100]	; (8009a90 <TIM_OC6_SetConfig+0xb8>)
 8009a2c:	4293      	cmp	r3, r2
 8009a2e:	d00f      	beq.n	8009a50 <TIM_OC6_SetConfig+0x78>
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	4a18      	ldr	r2, [pc, #96]	; (8009a94 <TIM_OC6_SetConfig+0xbc>)
 8009a34:	4293      	cmp	r3, r2
 8009a36:	d00b      	beq.n	8009a50 <TIM_OC6_SetConfig+0x78>
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	4a17      	ldr	r2, [pc, #92]	; (8009a98 <TIM_OC6_SetConfig+0xc0>)
 8009a3c:	4293      	cmp	r3, r2
 8009a3e:	d007      	beq.n	8009a50 <TIM_OC6_SetConfig+0x78>
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	4a16      	ldr	r2, [pc, #88]	; (8009a9c <TIM_OC6_SetConfig+0xc4>)
 8009a44:	4293      	cmp	r3, r2
 8009a46:	d003      	beq.n	8009a50 <TIM_OC6_SetConfig+0x78>
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	4a15      	ldr	r2, [pc, #84]	; (8009aa0 <TIM_OC6_SetConfig+0xc8>)
 8009a4c:	4293      	cmp	r3, r2
 8009a4e:	d109      	bne.n	8009a64 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009a50:	697b      	ldr	r3, [r7, #20]
 8009a52:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009a56:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009a58:	683b      	ldr	r3, [r7, #0]
 8009a5a:	695b      	ldr	r3, [r3, #20]
 8009a5c:	029b      	lsls	r3, r3, #10
 8009a5e:	697a      	ldr	r2, [r7, #20]
 8009a60:	4313      	orrs	r3, r2
 8009a62:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	697a      	ldr	r2, [r7, #20]
 8009a68:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	68fa      	ldr	r2, [r7, #12]
 8009a6e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009a70:	683b      	ldr	r3, [r7, #0]
 8009a72:	685a      	ldr	r2, [r3, #4]
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	693a      	ldr	r2, [r7, #16]
 8009a7c:	621a      	str	r2, [r3, #32]
}
 8009a7e:	bf00      	nop
 8009a80:	371c      	adds	r7, #28
 8009a82:	46bd      	mov	sp, r7
 8009a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a88:	4770      	bx	lr
 8009a8a:	bf00      	nop
 8009a8c:	feff8fff 	.word	0xfeff8fff
 8009a90:	40010000 	.word	0x40010000
 8009a94:	40010400 	.word	0x40010400
 8009a98:	40014000 	.word	0x40014000
 8009a9c:	40014400 	.word	0x40014400
 8009aa0:	40014800 	.word	0x40014800

08009aa4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009aa4:	b480      	push	{r7}
 8009aa6:	b087      	sub	sp, #28
 8009aa8:	af00      	add	r7, sp, #0
 8009aaa:	60f8      	str	r0, [r7, #12]
 8009aac:	60b9      	str	r1, [r7, #8]
 8009aae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	6a1b      	ldr	r3, [r3, #32]
 8009ab4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	6a1b      	ldr	r3, [r3, #32]
 8009aba:	f023 0201 	bic.w	r2, r3, #1
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	699b      	ldr	r3, [r3, #24]
 8009ac6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009ac8:	693b      	ldr	r3, [r7, #16]
 8009aca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009ace:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	011b      	lsls	r3, r3, #4
 8009ad4:	693a      	ldr	r2, [r7, #16]
 8009ad6:	4313      	orrs	r3, r2
 8009ad8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009ada:	697b      	ldr	r3, [r7, #20]
 8009adc:	f023 030a 	bic.w	r3, r3, #10
 8009ae0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009ae2:	697a      	ldr	r2, [r7, #20]
 8009ae4:	68bb      	ldr	r3, [r7, #8]
 8009ae6:	4313      	orrs	r3, r2
 8009ae8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	693a      	ldr	r2, [r7, #16]
 8009aee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	697a      	ldr	r2, [r7, #20]
 8009af4:	621a      	str	r2, [r3, #32]
}
 8009af6:	bf00      	nop
 8009af8:	371c      	adds	r7, #28
 8009afa:	46bd      	mov	sp, r7
 8009afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b00:	4770      	bx	lr

08009b02 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009b02:	b480      	push	{r7}
 8009b04:	b087      	sub	sp, #28
 8009b06:	af00      	add	r7, sp, #0
 8009b08:	60f8      	str	r0, [r7, #12]
 8009b0a:	60b9      	str	r1, [r7, #8]
 8009b0c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	6a1b      	ldr	r3, [r3, #32]
 8009b12:	f023 0210 	bic.w	r2, r3, #16
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	699b      	ldr	r3, [r3, #24]
 8009b1e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	6a1b      	ldr	r3, [r3, #32]
 8009b24:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009b26:	697b      	ldr	r3, [r7, #20]
 8009b28:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009b2c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	031b      	lsls	r3, r3, #12
 8009b32:	697a      	ldr	r2, [r7, #20]
 8009b34:	4313      	orrs	r3, r2
 8009b36:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009b38:	693b      	ldr	r3, [r7, #16]
 8009b3a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009b3e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009b40:	68bb      	ldr	r3, [r7, #8]
 8009b42:	011b      	lsls	r3, r3, #4
 8009b44:	693a      	ldr	r2, [r7, #16]
 8009b46:	4313      	orrs	r3, r2
 8009b48:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	697a      	ldr	r2, [r7, #20]
 8009b4e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	693a      	ldr	r2, [r7, #16]
 8009b54:	621a      	str	r2, [r3, #32]
}
 8009b56:	bf00      	nop
 8009b58:	371c      	adds	r7, #28
 8009b5a:	46bd      	mov	sp, r7
 8009b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b60:	4770      	bx	lr
	...

08009b64 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009b64:	b480      	push	{r7}
 8009b66:	b085      	sub	sp, #20
 8009b68:	af00      	add	r7, sp, #0
 8009b6a:	6078      	str	r0, [r7, #4]
 8009b6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	689b      	ldr	r3, [r3, #8]
 8009b72:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009b74:	68fa      	ldr	r2, [r7, #12]
 8009b76:	4b09      	ldr	r3, [pc, #36]	; (8009b9c <TIM_ITRx_SetConfig+0x38>)
 8009b78:	4013      	ands	r3, r2
 8009b7a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009b7c:	683a      	ldr	r2, [r7, #0]
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	4313      	orrs	r3, r2
 8009b82:	f043 0307 	orr.w	r3, r3, #7
 8009b86:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	68fa      	ldr	r2, [r7, #12]
 8009b8c:	609a      	str	r2, [r3, #8]
}
 8009b8e:	bf00      	nop
 8009b90:	3714      	adds	r7, #20
 8009b92:	46bd      	mov	sp, r7
 8009b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b98:	4770      	bx	lr
 8009b9a:	bf00      	nop
 8009b9c:	ffcfff8f 	.word	0xffcfff8f

08009ba0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009ba0:	b480      	push	{r7}
 8009ba2:	b087      	sub	sp, #28
 8009ba4:	af00      	add	r7, sp, #0
 8009ba6:	60f8      	str	r0, [r7, #12]
 8009ba8:	60b9      	str	r1, [r7, #8]
 8009baa:	607a      	str	r2, [r7, #4]
 8009bac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	689b      	ldr	r3, [r3, #8]
 8009bb2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009bb4:	697b      	ldr	r3, [r7, #20]
 8009bb6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009bba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009bbc:	683b      	ldr	r3, [r7, #0]
 8009bbe:	021a      	lsls	r2, r3, #8
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	431a      	orrs	r2, r3
 8009bc4:	68bb      	ldr	r3, [r7, #8]
 8009bc6:	4313      	orrs	r3, r2
 8009bc8:	697a      	ldr	r2, [r7, #20]
 8009bca:	4313      	orrs	r3, r2
 8009bcc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	697a      	ldr	r2, [r7, #20]
 8009bd2:	609a      	str	r2, [r3, #8]
}
 8009bd4:	bf00      	nop
 8009bd6:	371c      	adds	r7, #28
 8009bd8:	46bd      	mov	sp, r7
 8009bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bde:	4770      	bx	lr

08009be0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009be0:	b480      	push	{r7}
 8009be2:	b087      	sub	sp, #28
 8009be4:	af00      	add	r7, sp, #0
 8009be6:	60f8      	str	r0, [r7, #12]
 8009be8:	60b9      	str	r1, [r7, #8]
 8009bea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009bec:	68bb      	ldr	r3, [r7, #8]
 8009bee:	f003 031f 	and.w	r3, r3, #31
 8009bf2:	2201      	movs	r2, #1
 8009bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8009bf8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	6a1a      	ldr	r2, [r3, #32]
 8009bfe:	697b      	ldr	r3, [r7, #20]
 8009c00:	43db      	mvns	r3, r3
 8009c02:	401a      	ands	r2, r3
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	6a1a      	ldr	r2, [r3, #32]
 8009c0c:	68bb      	ldr	r3, [r7, #8]
 8009c0e:	f003 031f 	and.w	r3, r3, #31
 8009c12:	6879      	ldr	r1, [r7, #4]
 8009c14:	fa01 f303 	lsl.w	r3, r1, r3
 8009c18:	431a      	orrs	r2, r3
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	621a      	str	r2, [r3, #32]
}
 8009c1e:	bf00      	nop
 8009c20:	371c      	adds	r7, #28
 8009c22:	46bd      	mov	sp, r7
 8009c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c28:	4770      	bx	lr
	...

08009c2c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009c2c:	b480      	push	{r7}
 8009c2e:	b085      	sub	sp, #20
 8009c30:	af00      	add	r7, sp, #0
 8009c32:	6078      	str	r0, [r7, #4]
 8009c34:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009c3c:	2b01      	cmp	r3, #1
 8009c3e:	d101      	bne.n	8009c44 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009c40:	2302      	movs	r3, #2
 8009c42:	e06d      	b.n	8009d20 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	2201      	movs	r2, #1
 8009c48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	2202      	movs	r2, #2
 8009c50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	685b      	ldr	r3, [r3, #4]
 8009c5a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	689b      	ldr	r3, [r3, #8]
 8009c62:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	4a30      	ldr	r2, [pc, #192]	; (8009d2c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009c6a:	4293      	cmp	r3, r2
 8009c6c:	d004      	beq.n	8009c78 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	4a2f      	ldr	r2, [pc, #188]	; (8009d30 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009c74:	4293      	cmp	r3, r2
 8009c76:	d108      	bne.n	8009c8a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8009c7e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009c80:	683b      	ldr	r3, [r7, #0]
 8009c82:	685b      	ldr	r3, [r3, #4]
 8009c84:	68fa      	ldr	r2, [r7, #12]
 8009c86:	4313      	orrs	r3, r2
 8009c88:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009c90:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009c92:	683b      	ldr	r3, [r7, #0]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	68fa      	ldr	r2, [r7, #12]
 8009c98:	4313      	orrs	r3, r2
 8009c9a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	68fa      	ldr	r2, [r7, #12]
 8009ca2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	4a20      	ldr	r2, [pc, #128]	; (8009d2c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009caa:	4293      	cmp	r3, r2
 8009cac:	d022      	beq.n	8009cf4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009cb6:	d01d      	beq.n	8009cf4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	4a1d      	ldr	r2, [pc, #116]	; (8009d34 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8009cbe:	4293      	cmp	r3, r2
 8009cc0:	d018      	beq.n	8009cf4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	4a1c      	ldr	r2, [pc, #112]	; (8009d38 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8009cc8:	4293      	cmp	r3, r2
 8009cca:	d013      	beq.n	8009cf4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	4a1a      	ldr	r2, [pc, #104]	; (8009d3c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009cd2:	4293      	cmp	r3, r2
 8009cd4:	d00e      	beq.n	8009cf4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	4a15      	ldr	r2, [pc, #84]	; (8009d30 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009cdc:	4293      	cmp	r3, r2
 8009cde:	d009      	beq.n	8009cf4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	4a16      	ldr	r2, [pc, #88]	; (8009d40 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009ce6:	4293      	cmp	r3, r2
 8009ce8:	d004      	beq.n	8009cf4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	4a15      	ldr	r2, [pc, #84]	; (8009d44 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009cf0:	4293      	cmp	r3, r2
 8009cf2:	d10c      	bne.n	8009d0e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009cf4:	68bb      	ldr	r3, [r7, #8]
 8009cf6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009cfa:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009cfc:	683b      	ldr	r3, [r7, #0]
 8009cfe:	689b      	ldr	r3, [r3, #8]
 8009d00:	68ba      	ldr	r2, [r7, #8]
 8009d02:	4313      	orrs	r3, r2
 8009d04:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	68ba      	ldr	r2, [r7, #8]
 8009d0c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	2201      	movs	r2, #1
 8009d12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	2200      	movs	r2, #0
 8009d1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009d1e:	2300      	movs	r3, #0
}
 8009d20:	4618      	mov	r0, r3
 8009d22:	3714      	adds	r7, #20
 8009d24:	46bd      	mov	sp, r7
 8009d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d2a:	4770      	bx	lr
 8009d2c:	40010000 	.word	0x40010000
 8009d30:	40010400 	.word	0x40010400
 8009d34:	40000400 	.word	0x40000400
 8009d38:	40000800 	.word	0x40000800
 8009d3c:	40000c00 	.word	0x40000c00
 8009d40:	40001800 	.word	0x40001800
 8009d44:	40014000 	.word	0x40014000

08009d48 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009d48:	b480      	push	{r7}
 8009d4a:	b083      	sub	sp, #12
 8009d4c:	af00      	add	r7, sp, #0
 8009d4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009d50:	bf00      	nop
 8009d52:	370c      	adds	r7, #12
 8009d54:	46bd      	mov	sp, r7
 8009d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d5a:	4770      	bx	lr

08009d5c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009d5c:	b480      	push	{r7}
 8009d5e:	b083      	sub	sp, #12
 8009d60:	af00      	add	r7, sp, #0
 8009d62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009d64:	bf00      	nop
 8009d66:	370c      	adds	r7, #12
 8009d68:	46bd      	mov	sp, r7
 8009d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d6e:	4770      	bx	lr

08009d70 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009d70:	b480      	push	{r7}
 8009d72:	b083      	sub	sp, #12
 8009d74:	af00      	add	r7, sp, #0
 8009d76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009d78:	bf00      	nop
 8009d7a:	370c      	adds	r7, #12
 8009d7c:	46bd      	mov	sp, r7
 8009d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d82:	4770      	bx	lr

08009d84 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009d84:	b580      	push	{r7, lr}
 8009d86:	b082      	sub	sp, #8
 8009d88:	af00      	add	r7, sp, #0
 8009d8a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d101      	bne.n	8009d96 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009d92:	2301      	movs	r3, #1
 8009d94:	e042      	b.n	8009e1c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d106      	bne.n	8009dae <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	2200      	movs	r2, #0
 8009da4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009da8:	6878      	ldr	r0, [r7, #4]
 8009daa:	f7f7 fd27 	bl	80017fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	2224      	movs	r2, #36	; 0x24
 8009db2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	681a      	ldr	r2, [r3, #0]
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	f022 0201 	bic.w	r2, r2, #1
 8009dc4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009dc6:	6878      	ldr	r0, [r7, #4]
 8009dc8:	f000 fce0 	bl	800a78c <UART_SetConfig>
 8009dcc:	4603      	mov	r3, r0
 8009dce:	2b01      	cmp	r3, #1
 8009dd0:	d101      	bne.n	8009dd6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8009dd2:	2301      	movs	r3, #1
 8009dd4:	e022      	b.n	8009e1c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d002      	beq.n	8009de4 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8009dde:	6878      	ldr	r0, [r7, #4]
 8009de0:	f001 fa3c 	bl	800b25c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	685a      	ldr	r2, [r3, #4]
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009df2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	689a      	ldr	r2, [r3, #8]
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009e02:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	681a      	ldr	r2, [r3, #0]
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	f042 0201 	orr.w	r2, r2, #1
 8009e12:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009e14:	6878      	ldr	r0, [r7, #4]
 8009e16:	f001 fac3 	bl	800b3a0 <UART_CheckIdleState>
 8009e1a:	4603      	mov	r3, r0
}
 8009e1c:	4618      	mov	r0, r3
 8009e1e:	3708      	adds	r7, #8
 8009e20:	46bd      	mov	sp, r7
 8009e22:	bd80      	pop	{r7, pc}

08009e24 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009e24:	b580      	push	{r7, lr}
 8009e26:	b08a      	sub	sp, #40	; 0x28
 8009e28:	af02      	add	r7, sp, #8
 8009e2a:	60f8      	str	r0, [r7, #12]
 8009e2c:	60b9      	str	r1, [r7, #8]
 8009e2e:	603b      	str	r3, [r7, #0]
 8009e30:	4613      	mov	r3, r2
 8009e32:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009e3a:	2b20      	cmp	r3, #32
 8009e3c:	f040 8083 	bne.w	8009f46 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8009e40:	68bb      	ldr	r3, [r7, #8]
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d002      	beq.n	8009e4c <HAL_UART_Transmit+0x28>
 8009e46:	88fb      	ldrh	r3, [r7, #6]
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	d101      	bne.n	8009e50 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8009e4c:	2301      	movs	r3, #1
 8009e4e:	e07b      	b.n	8009f48 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8009e50:	68fb      	ldr	r3, [r7, #12]
 8009e52:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009e56:	2b01      	cmp	r3, #1
 8009e58:	d101      	bne.n	8009e5e <HAL_UART_Transmit+0x3a>
 8009e5a:	2302      	movs	r3, #2
 8009e5c:	e074      	b.n	8009f48 <HAL_UART_Transmit+0x124>
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	2201      	movs	r2, #1
 8009e62:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	2200      	movs	r2, #0
 8009e6a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	2221      	movs	r2, #33	; 0x21
 8009e72:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009e76:	f7f7 fe2b 	bl	8001ad0 <HAL_GetTick>
 8009e7a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	88fa      	ldrh	r2, [r7, #6]
 8009e80:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	88fa      	ldrh	r2, [r7, #6]
 8009e88:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	689b      	ldr	r3, [r3, #8]
 8009e90:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009e94:	d108      	bne.n	8009ea8 <HAL_UART_Transmit+0x84>
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	691b      	ldr	r3, [r3, #16]
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d104      	bne.n	8009ea8 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8009e9e:	2300      	movs	r3, #0
 8009ea0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009ea2:	68bb      	ldr	r3, [r7, #8]
 8009ea4:	61bb      	str	r3, [r7, #24]
 8009ea6:	e003      	b.n	8009eb0 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8009ea8:	68bb      	ldr	r3, [r7, #8]
 8009eaa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009eac:	2300      	movs	r3, #0
 8009eae:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	2200      	movs	r2, #0
 8009eb4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8009eb8:	e02c      	b.n	8009f14 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009eba:	683b      	ldr	r3, [r7, #0]
 8009ebc:	9300      	str	r3, [sp, #0]
 8009ebe:	697b      	ldr	r3, [r7, #20]
 8009ec0:	2200      	movs	r2, #0
 8009ec2:	2180      	movs	r1, #128	; 0x80
 8009ec4:	68f8      	ldr	r0, [r7, #12]
 8009ec6:	f001 fab6 	bl	800b436 <UART_WaitOnFlagUntilTimeout>
 8009eca:	4603      	mov	r3, r0
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	d001      	beq.n	8009ed4 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8009ed0:	2303      	movs	r3, #3
 8009ed2:	e039      	b.n	8009f48 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8009ed4:	69fb      	ldr	r3, [r7, #28]
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d10b      	bne.n	8009ef2 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009eda:	69bb      	ldr	r3, [r7, #24]
 8009edc:	881b      	ldrh	r3, [r3, #0]
 8009ede:	461a      	mov	r2, r3
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009ee8:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8009eea:	69bb      	ldr	r3, [r7, #24]
 8009eec:	3302      	adds	r3, #2
 8009eee:	61bb      	str	r3, [r7, #24]
 8009ef0:	e007      	b.n	8009f02 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009ef2:	69fb      	ldr	r3, [r7, #28]
 8009ef4:	781a      	ldrb	r2, [r3, #0]
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8009efc:	69fb      	ldr	r3, [r7, #28]
 8009efe:	3301      	adds	r3, #1
 8009f00:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8009f08:	b29b      	uxth	r3, r3
 8009f0a:	3b01      	subs	r3, #1
 8009f0c:	b29a      	uxth	r2, r3
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8009f1a:	b29b      	uxth	r3, r3
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d1cc      	bne.n	8009eba <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009f20:	683b      	ldr	r3, [r7, #0]
 8009f22:	9300      	str	r3, [sp, #0]
 8009f24:	697b      	ldr	r3, [r7, #20]
 8009f26:	2200      	movs	r2, #0
 8009f28:	2140      	movs	r1, #64	; 0x40
 8009f2a:	68f8      	ldr	r0, [r7, #12]
 8009f2c:	f001 fa83 	bl	800b436 <UART_WaitOnFlagUntilTimeout>
 8009f30:	4603      	mov	r3, r0
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d001      	beq.n	8009f3a <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8009f36:	2303      	movs	r3, #3
 8009f38:	e006      	b.n	8009f48 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	2220      	movs	r2, #32
 8009f3e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8009f42:	2300      	movs	r3, #0
 8009f44:	e000      	b.n	8009f48 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8009f46:	2302      	movs	r3, #2
  }
}
 8009f48:	4618      	mov	r0, r3
 8009f4a:	3720      	adds	r7, #32
 8009f4c:	46bd      	mov	sp, r7
 8009f4e:	bd80      	pop	{r7, pc}

08009f50 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009f50:	b580      	push	{r7, lr}
 8009f52:	b08a      	sub	sp, #40	; 0x28
 8009f54:	af00      	add	r7, sp, #0
 8009f56:	60f8      	str	r0, [r7, #12]
 8009f58:	60b9      	str	r1, [r7, #8]
 8009f5a:	4613      	mov	r3, r2
 8009f5c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009f64:	2b20      	cmp	r3, #32
 8009f66:	d142      	bne.n	8009fee <HAL_UART_Receive_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8009f68:	68bb      	ldr	r3, [r7, #8]
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d002      	beq.n	8009f74 <HAL_UART_Receive_IT+0x24>
 8009f6e:	88fb      	ldrh	r3, [r7, #6]
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	d101      	bne.n	8009f78 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8009f74:	2301      	movs	r3, #1
 8009f76:	e03b      	b.n	8009ff0 <HAL_UART_Receive_IT+0xa0>
    }

    __HAL_LOCK(huart);
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009f7e:	2b01      	cmp	r3, #1
 8009f80:	d101      	bne.n	8009f86 <HAL_UART_Receive_IT+0x36>
 8009f82:	2302      	movs	r3, #2
 8009f84:	e034      	b.n	8009ff0 <HAL_UART_Receive_IT+0xa0>
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	2201      	movs	r2, #1
 8009f8a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	2200      	movs	r2, #0
 8009f92:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	4a17      	ldr	r2, [pc, #92]	; (8009ff8 <HAL_UART_Receive_IT+0xa8>)
 8009f9a:	4293      	cmp	r3, r2
 8009f9c:	d01f      	beq.n	8009fde <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	685b      	ldr	r3, [r3, #4]
 8009fa4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d018      	beq.n	8009fde <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fb2:	697b      	ldr	r3, [r7, #20]
 8009fb4:	e853 3f00 	ldrex	r3, [r3]
 8009fb8:	613b      	str	r3, [r7, #16]
   return(result);
 8009fba:	693b      	ldr	r3, [r7, #16]
 8009fbc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8009fc0:	627b      	str	r3, [r7, #36]	; 0x24
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	461a      	mov	r2, r3
 8009fc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fca:	623b      	str	r3, [r7, #32]
 8009fcc:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fce:	69f9      	ldr	r1, [r7, #28]
 8009fd0:	6a3a      	ldr	r2, [r7, #32]
 8009fd2:	e841 2300 	strex	r3, r2, [r1]
 8009fd6:	61bb      	str	r3, [r7, #24]
   return(result);
 8009fd8:	69bb      	ldr	r3, [r7, #24]
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	d1e6      	bne.n	8009fac <HAL_UART_Receive_IT+0x5c>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8009fde:	88fb      	ldrh	r3, [r7, #6]
 8009fe0:	461a      	mov	r2, r3
 8009fe2:	68b9      	ldr	r1, [r7, #8]
 8009fe4:	68f8      	ldr	r0, [r7, #12]
 8009fe6:	f001 faef 	bl	800b5c8 <UART_Start_Receive_IT>
 8009fea:	4603      	mov	r3, r0
 8009fec:	e000      	b.n	8009ff0 <HAL_UART_Receive_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8009fee:	2302      	movs	r3, #2
  }
}
 8009ff0:	4618      	mov	r0, r3
 8009ff2:	3728      	adds	r7, #40	; 0x28
 8009ff4:	46bd      	mov	sp, r7
 8009ff6:	bd80      	pop	{r7, pc}
 8009ff8:	58000c00 	.word	0x58000c00

08009ffc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009ffc:	b580      	push	{r7, lr}
 8009ffe:	b0ba      	sub	sp, #232	; 0xe8
 800a000:	af00      	add	r7, sp, #0
 800a002:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	69db      	ldr	r3, [r3, #28]
 800a00a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	689b      	ldr	r3, [r3, #8]
 800a01e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800a022:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800a026:	f640 030f 	movw	r3, #2063	; 0x80f
 800a02a:	4013      	ands	r3, r2
 800a02c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800a030:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a034:	2b00      	cmp	r3, #0
 800a036:	d11b      	bne.n	800a070 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a038:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a03c:	f003 0320 	and.w	r3, r3, #32
 800a040:	2b00      	cmp	r3, #0
 800a042:	d015      	beq.n	800a070 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a044:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a048:	f003 0320 	and.w	r3, r3, #32
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d105      	bne.n	800a05c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a050:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a054:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d009      	beq.n	800a070 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a060:	2b00      	cmp	r3, #0
 800a062:	f000 835a 	beq.w	800a71a <HAL_UART_IRQHandler+0x71e>
      {
        huart->RxISR(huart);
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a06a:	6878      	ldr	r0, [r7, #4]
 800a06c:	4798      	blx	r3
      }
      return;
 800a06e:	e354      	b.n	800a71a <HAL_UART_IRQHandler+0x71e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800a070:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a074:	2b00      	cmp	r3, #0
 800a076:	f000 811f 	beq.w	800a2b8 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800a07a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800a07e:	4b8b      	ldr	r3, [pc, #556]	; (800a2ac <HAL_UART_IRQHandler+0x2b0>)
 800a080:	4013      	ands	r3, r2
 800a082:	2b00      	cmp	r3, #0
 800a084:	d106      	bne.n	800a094 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800a086:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800a08a:	4b89      	ldr	r3, [pc, #548]	; (800a2b0 <HAL_UART_IRQHandler+0x2b4>)
 800a08c:	4013      	ands	r3, r2
 800a08e:	2b00      	cmp	r3, #0
 800a090:	f000 8112 	beq.w	800a2b8 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a094:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a098:	f003 0301 	and.w	r3, r3, #1
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d011      	beq.n	800a0c4 <HAL_UART_IRQHandler+0xc8>
 800a0a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a0a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	d00b      	beq.n	800a0c4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	2201      	movs	r2, #1
 800a0b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a0ba:	f043 0201 	orr.w	r2, r3, #1
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a0c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a0c8:	f003 0302 	and.w	r3, r3, #2
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	d011      	beq.n	800a0f4 <HAL_UART_IRQHandler+0xf8>
 800a0d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a0d4:	f003 0301 	and.w	r3, r3, #1
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d00b      	beq.n	800a0f4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	2202      	movs	r2, #2
 800a0e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a0ea:	f043 0204 	orr.w	r2, r3, #4
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a0f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a0f8:	f003 0304 	and.w	r3, r3, #4
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	d011      	beq.n	800a124 <HAL_UART_IRQHandler+0x128>
 800a100:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a104:	f003 0301 	and.w	r3, r3, #1
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d00b      	beq.n	800a124 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	2204      	movs	r2, #4
 800a112:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a11a:	f043 0202 	orr.w	r2, r3, #2
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a124:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a128:	f003 0308 	and.w	r3, r3, #8
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d017      	beq.n	800a160 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a130:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a134:	f003 0320 	and.w	r3, r3, #32
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d105      	bne.n	800a148 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800a13c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800a140:	4b5a      	ldr	r3, [pc, #360]	; (800a2ac <HAL_UART_IRQHandler+0x2b0>)
 800a142:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a144:	2b00      	cmp	r3, #0
 800a146:	d00b      	beq.n	800a160 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	2208      	movs	r2, #8
 800a14e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a156:	f043 0208 	orr.w	r2, r3, #8
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a160:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a164:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d012      	beq.n	800a192 <HAL_UART_IRQHandler+0x196>
 800a16c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a170:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800a174:	2b00      	cmp	r3, #0
 800a176:	d00c      	beq.n	800a192 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a180:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a188:	f043 0220 	orr.w	r2, r3, #32
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a198:	2b00      	cmp	r3, #0
 800a19a:	f000 82c0 	beq.w	800a71e <HAL_UART_IRQHandler+0x722>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a19e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a1a2:	f003 0320 	and.w	r3, r3, #32
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d013      	beq.n	800a1d2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a1aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a1ae:	f003 0320 	and.w	r3, r3, #32
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	d105      	bne.n	800a1c2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a1b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a1ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d007      	beq.n	800a1d2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d003      	beq.n	800a1d2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a1ce:	6878      	ldr	r0, [r7, #4]
 800a1d0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a1d8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	689b      	ldr	r3, [r3, #8]
 800a1e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a1e6:	2b40      	cmp	r3, #64	; 0x40
 800a1e8:	d005      	beq.n	800a1f6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a1ea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800a1ee:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	d04f      	beq.n	800a296 <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a1f6:	6878      	ldr	r0, [r7, #4]
 800a1f8:	f001 fb10 	bl	800b81c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	689b      	ldr	r3, [r3, #8]
 800a202:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a206:	2b40      	cmp	r3, #64	; 0x40
 800a208:	d141      	bne.n	800a28e <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	3308      	adds	r3, #8
 800a210:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a214:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a218:	e853 3f00 	ldrex	r3, [r3]
 800a21c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800a220:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a224:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a228:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	3308      	adds	r3, #8
 800a232:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800a236:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800a23a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a23e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800a242:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800a246:	e841 2300 	strex	r3, r2, [r1]
 800a24a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800a24e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800a252:	2b00      	cmp	r3, #0
 800a254:	d1d9      	bne.n	800a20a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d013      	beq.n	800a286 <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a262:	4a14      	ldr	r2, [pc, #80]	; (800a2b4 <HAL_UART_IRQHandler+0x2b8>)
 800a264:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a26a:	4618      	mov	r0, r3
 800a26c:	f7fa f924 	bl	80044b8 <HAL_DMA_Abort_IT>
 800a270:	4603      	mov	r3, r0
 800a272:	2b00      	cmp	r3, #0
 800a274:	d017      	beq.n	800a2a6 <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a27a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a27c:	687a      	ldr	r2, [r7, #4]
 800a27e:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 800a280:	4610      	mov	r0, r2
 800a282:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a284:	e00f      	b.n	800a2a6 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a286:	6878      	ldr	r0, [r7, #4]
 800a288:	f000 fa6a 	bl	800a760 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a28c:	e00b      	b.n	800a2a6 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a28e:	6878      	ldr	r0, [r7, #4]
 800a290:	f000 fa66 	bl	800a760 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a294:	e007      	b.n	800a2a6 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a296:	6878      	ldr	r0, [r7, #4]
 800a298:	f000 fa62 	bl	800a760 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	2200      	movs	r2, #0
 800a2a0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 800a2a4:	e23b      	b.n	800a71e <HAL_UART_IRQHandler+0x722>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a2a6:	bf00      	nop
    return;
 800a2a8:	e239      	b.n	800a71e <HAL_UART_IRQHandler+0x722>
 800a2aa:	bf00      	nop
 800a2ac:	10000001 	.word	0x10000001
 800a2b0:	04000120 	.word	0x04000120
 800a2b4:	0800b8e9 	.word	0x0800b8e9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a2bc:	2b01      	cmp	r3, #1
 800a2be:	f040 81ce 	bne.w	800a65e <HAL_UART_IRQHandler+0x662>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800a2c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a2c6:	f003 0310 	and.w	r3, r3, #16
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	f000 81c7 	beq.w	800a65e <HAL_UART_IRQHandler+0x662>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800a2d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a2d4:	f003 0310 	and.w	r3, r3, #16
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	f000 81c0 	beq.w	800a65e <HAL_UART_IRQHandler+0x662>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	2210      	movs	r2, #16
 800a2e4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	689b      	ldr	r3, [r3, #8]
 800a2ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a2f0:	2b40      	cmp	r3, #64	; 0x40
 800a2f2:	f040 813b 	bne.w	800a56c <HAL_UART_IRQHandler+0x570>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	4a8b      	ldr	r2, [pc, #556]	; (800a52c <HAL_UART_IRQHandler+0x530>)
 800a2fe:	4293      	cmp	r3, r2
 800a300:	d059      	beq.n	800a3b6 <HAL_UART_IRQHandler+0x3ba>
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	4a89      	ldr	r2, [pc, #548]	; (800a530 <HAL_UART_IRQHandler+0x534>)
 800a30a:	4293      	cmp	r3, r2
 800a30c:	d053      	beq.n	800a3b6 <HAL_UART_IRQHandler+0x3ba>
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	4a87      	ldr	r2, [pc, #540]	; (800a534 <HAL_UART_IRQHandler+0x538>)
 800a316:	4293      	cmp	r3, r2
 800a318:	d04d      	beq.n	800a3b6 <HAL_UART_IRQHandler+0x3ba>
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	4a85      	ldr	r2, [pc, #532]	; (800a538 <HAL_UART_IRQHandler+0x53c>)
 800a322:	4293      	cmp	r3, r2
 800a324:	d047      	beq.n	800a3b6 <HAL_UART_IRQHandler+0x3ba>
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	4a83      	ldr	r2, [pc, #524]	; (800a53c <HAL_UART_IRQHandler+0x540>)
 800a32e:	4293      	cmp	r3, r2
 800a330:	d041      	beq.n	800a3b6 <HAL_UART_IRQHandler+0x3ba>
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	4a81      	ldr	r2, [pc, #516]	; (800a540 <HAL_UART_IRQHandler+0x544>)
 800a33a:	4293      	cmp	r3, r2
 800a33c:	d03b      	beq.n	800a3b6 <HAL_UART_IRQHandler+0x3ba>
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	4a7f      	ldr	r2, [pc, #508]	; (800a544 <HAL_UART_IRQHandler+0x548>)
 800a346:	4293      	cmp	r3, r2
 800a348:	d035      	beq.n	800a3b6 <HAL_UART_IRQHandler+0x3ba>
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	4a7d      	ldr	r2, [pc, #500]	; (800a548 <HAL_UART_IRQHandler+0x54c>)
 800a352:	4293      	cmp	r3, r2
 800a354:	d02f      	beq.n	800a3b6 <HAL_UART_IRQHandler+0x3ba>
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	4a7b      	ldr	r2, [pc, #492]	; (800a54c <HAL_UART_IRQHandler+0x550>)
 800a35e:	4293      	cmp	r3, r2
 800a360:	d029      	beq.n	800a3b6 <HAL_UART_IRQHandler+0x3ba>
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	4a79      	ldr	r2, [pc, #484]	; (800a550 <HAL_UART_IRQHandler+0x554>)
 800a36a:	4293      	cmp	r3, r2
 800a36c:	d023      	beq.n	800a3b6 <HAL_UART_IRQHandler+0x3ba>
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	4a77      	ldr	r2, [pc, #476]	; (800a554 <HAL_UART_IRQHandler+0x558>)
 800a376:	4293      	cmp	r3, r2
 800a378:	d01d      	beq.n	800a3b6 <HAL_UART_IRQHandler+0x3ba>
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a37e:	681b      	ldr	r3, [r3, #0]
 800a380:	4a75      	ldr	r2, [pc, #468]	; (800a558 <HAL_UART_IRQHandler+0x55c>)
 800a382:	4293      	cmp	r3, r2
 800a384:	d017      	beq.n	800a3b6 <HAL_UART_IRQHandler+0x3ba>
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	4a73      	ldr	r2, [pc, #460]	; (800a55c <HAL_UART_IRQHandler+0x560>)
 800a38e:	4293      	cmp	r3, r2
 800a390:	d011      	beq.n	800a3b6 <HAL_UART_IRQHandler+0x3ba>
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	4a71      	ldr	r2, [pc, #452]	; (800a560 <HAL_UART_IRQHandler+0x564>)
 800a39a:	4293      	cmp	r3, r2
 800a39c:	d00b      	beq.n	800a3b6 <HAL_UART_IRQHandler+0x3ba>
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	4a6f      	ldr	r2, [pc, #444]	; (800a564 <HAL_UART_IRQHandler+0x568>)
 800a3a6:	4293      	cmp	r3, r2
 800a3a8:	d005      	beq.n	800a3b6 <HAL_UART_IRQHandler+0x3ba>
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	4a6d      	ldr	r2, [pc, #436]	; (800a568 <HAL_UART_IRQHandler+0x56c>)
 800a3b2:	4293      	cmp	r3, r2
 800a3b4:	d105      	bne.n	800a3c2 <HAL_UART_IRQHandler+0x3c6>
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	685b      	ldr	r3, [r3, #4]
 800a3be:	b29b      	uxth	r3, r3
 800a3c0:	e004      	b.n	800a3cc <HAL_UART_IRQHandler+0x3d0>
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	685b      	ldr	r3, [r3, #4]
 800a3ca:	b29b      	uxth	r3, r3
 800a3cc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a3d0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	f000 81a4 	beq.w	800a722 <HAL_UART_IRQHandler+0x726>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800a3e0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a3e4:	429a      	cmp	r2, r3
 800a3e6:	f080 819c 	bcs.w	800a722 <HAL_UART_IRQHandler+0x726>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a3f0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a3f8:	69db      	ldr	r3, [r3, #28]
 800a3fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a3fe:	f000 8086 	beq.w	800a50e <HAL_UART_IRQHandler+0x512>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a40a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a40e:	e853 3f00 	ldrex	r3, [r3]
 800a412:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800a416:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a41a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a41e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	461a      	mov	r2, r3
 800a428:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800a42c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800a430:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a434:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800a438:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800a43c:	e841 2300 	strex	r3, r2, [r1]
 800a440:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800a444:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d1da      	bne.n	800a402 <HAL_UART_IRQHandler+0x406>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	3308      	adds	r3, #8
 800a452:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a454:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a456:	e853 3f00 	ldrex	r3, [r3]
 800a45a:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800a45c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a45e:	f023 0301 	bic.w	r3, r3, #1
 800a462:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	3308      	adds	r3, #8
 800a46c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800a470:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800a474:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a476:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800a478:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800a47c:	e841 2300 	strex	r3, r2, [r1]
 800a480:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800a482:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a484:	2b00      	cmp	r3, #0
 800a486:	d1e1      	bne.n	800a44c <HAL_UART_IRQHandler+0x450>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	3308      	adds	r3, #8
 800a48e:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a490:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a492:	e853 3f00 	ldrex	r3, [r3]
 800a496:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800a498:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a49a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a49e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	3308      	adds	r3, #8
 800a4a8:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800a4ac:	66fa      	str	r2, [r7, #108]	; 0x6c
 800a4ae:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4b0:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800a4b2:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800a4b4:	e841 2300 	strex	r3, r2, [r1]
 800a4b8:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800a4ba:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a4bc:	2b00      	cmp	r3, #0
 800a4be:	d1e3      	bne.n	800a488 <HAL_UART_IRQHandler+0x48c>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	2220      	movs	r2, #32
 800a4c4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	2200      	movs	r2, #0
 800a4cc:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a4d6:	e853 3f00 	ldrex	r3, [r3]
 800a4da:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800a4dc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a4de:	f023 0310 	bic.w	r3, r3, #16
 800a4e2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	461a      	mov	r2, r3
 800a4ec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800a4f0:	65bb      	str	r3, [r7, #88]	; 0x58
 800a4f2:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4f4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a4f6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a4f8:	e841 2300 	strex	r3, r2, [r1]
 800a4fc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a4fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a500:	2b00      	cmp	r3, #0
 800a502:	d1e4      	bne.n	800a4ce <HAL_UART_IRQHandler+0x4d2>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a508:	4618      	mov	r0, r3
 800a50a:	f7f9 fcb7 	bl	8003e7c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800a51a:	b29b      	uxth	r3, r3
 800a51c:	1ad3      	subs	r3, r2, r3
 800a51e:	b29b      	uxth	r3, r3
 800a520:	4619      	mov	r1, r3
 800a522:	6878      	ldr	r0, [r7, #4]
 800a524:	f000 f926 	bl	800a774 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a528:	e0fb      	b.n	800a722 <HAL_UART_IRQHandler+0x726>
 800a52a:	bf00      	nop
 800a52c:	40020010 	.word	0x40020010
 800a530:	40020028 	.word	0x40020028
 800a534:	40020040 	.word	0x40020040
 800a538:	40020058 	.word	0x40020058
 800a53c:	40020070 	.word	0x40020070
 800a540:	40020088 	.word	0x40020088
 800a544:	400200a0 	.word	0x400200a0
 800a548:	400200b8 	.word	0x400200b8
 800a54c:	40020410 	.word	0x40020410
 800a550:	40020428 	.word	0x40020428
 800a554:	40020440 	.word	0x40020440
 800a558:	40020458 	.word	0x40020458
 800a55c:	40020470 	.word	0x40020470
 800a560:	40020488 	.word	0x40020488
 800a564:	400204a0 	.word	0x400204a0
 800a568:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800a578:	b29b      	uxth	r3, r3
 800a57a:	1ad3      	subs	r3, r2, r3
 800a57c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800a586:	b29b      	uxth	r3, r3
 800a588:	2b00      	cmp	r3, #0
 800a58a:	f000 80cc 	beq.w	800a726 <HAL_UART_IRQHandler+0x72a>
          && (nb_rx_data > 0U))
 800a58e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a592:	2b00      	cmp	r3, #0
 800a594:	f000 80c7 	beq.w	800a726 <HAL_UART_IRQHandler+0x72a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a59e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5a0:	e853 3f00 	ldrex	r3, [r3]
 800a5a4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a5a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a5a8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a5ac:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	461a      	mov	r2, r3
 800a5b6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800a5ba:	647b      	str	r3, [r7, #68]	; 0x44
 800a5bc:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5be:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a5c0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a5c2:	e841 2300 	strex	r3, r2, [r1]
 800a5c6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a5c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d1e4      	bne.n	800a598 <HAL_UART_IRQHandler+0x59c>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	3308      	adds	r3, #8
 800a5d4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5d8:	e853 3f00 	ldrex	r3, [r3]
 800a5dc:	623b      	str	r3, [r7, #32]
   return(result);
 800a5de:	6a3a      	ldr	r2, [r7, #32]
 800a5e0:	4b54      	ldr	r3, [pc, #336]	; (800a734 <HAL_UART_IRQHandler+0x738>)
 800a5e2:	4013      	ands	r3, r2
 800a5e4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	3308      	adds	r3, #8
 800a5ee:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800a5f2:	633a      	str	r2, [r7, #48]	; 0x30
 800a5f4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5f6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a5f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a5fa:	e841 2300 	strex	r3, r2, [r1]
 800a5fe:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a600:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a602:	2b00      	cmp	r3, #0
 800a604:	d1e3      	bne.n	800a5ce <HAL_UART_IRQHandler+0x5d2>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	2220      	movs	r2, #32
 800a60a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	2200      	movs	r2, #0
 800a612:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	2200      	movs	r2, #0
 800a618:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a620:	693b      	ldr	r3, [r7, #16]
 800a622:	e853 3f00 	ldrex	r3, [r3]
 800a626:	60fb      	str	r3, [r7, #12]
   return(result);
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	f023 0310 	bic.w	r3, r3, #16
 800a62e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	461a      	mov	r2, r3
 800a638:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800a63c:	61fb      	str	r3, [r7, #28]
 800a63e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a640:	69b9      	ldr	r1, [r7, #24]
 800a642:	69fa      	ldr	r2, [r7, #28]
 800a644:	e841 2300 	strex	r3, r2, [r1]
 800a648:	617b      	str	r3, [r7, #20]
   return(result);
 800a64a:	697b      	ldr	r3, [r7, #20]
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d1e4      	bne.n	800a61a <HAL_UART_IRQHandler+0x61e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a650:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a654:	4619      	mov	r1, r3
 800a656:	6878      	ldr	r0, [r7, #4]
 800a658:	f000 f88c 	bl	800a774 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a65c:	e063      	b.n	800a726 <HAL_UART_IRQHandler+0x72a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800a65e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a662:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a666:	2b00      	cmp	r3, #0
 800a668:	d00e      	beq.n	800a688 <HAL_UART_IRQHandler+0x68c>
 800a66a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a66e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a672:	2b00      	cmp	r3, #0
 800a674:	d008      	beq.n	800a688 <HAL_UART_IRQHandler+0x68c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800a67e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800a680:	6878      	ldr	r0, [r7, #4]
 800a682:	f001 fdcf 	bl	800c224 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a686:	e051      	b.n	800a72c <HAL_UART_IRQHandler+0x730>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800a688:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a68c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a690:	2b00      	cmp	r3, #0
 800a692:	d014      	beq.n	800a6be <HAL_UART_IRQHandler+0x6c2>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800a694:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a698:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d105      	bne.n	800a6ac <HAL_UART_IRQHandler+0x6b0>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800a6a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a6a4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d008      	beq.n	800a6be <HAL_UART_IRQHandler+0x6c2>
  {
    if (huart->TxISR != NULL)
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d03a      	beq.n	800a72a <HAL_UART_IRQHandler+0x72e>
    {
      huart->TxISR(huart);
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a6b8:	6878      	ldr	r0, [r7, #4]
 800a6ba:	4798      	blx	r3
    }
    return;
 800a6bc:	e035      	b.n	800a72a <HAL_UART_IRQHandler+0x72e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a6be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a6c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	d009      	beq.n	800a6de <HAL_UART_IRQHandler+0x6e2>
 800a6ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a6ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	d003      	beq.n	800a6de <HAL_UART_IRQHandler+0x6e2>
  {
    UART_EndTransmit_IT(huart);
 800a6d6:	6878      	ldr	r0, [r7, #4]
 800a6d8:	f001 f91c 	bl	800b914 <UART_EndTransmit_IT>
    return;
 800a6dc:	e026      	b.n	800a72c <HAL_UART_IRQHandler+0x730>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800a6de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a6e2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d009      	beq.n	800a6fe <HAL_UART_IRQHandler+0x702>
 800a6ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a6ee:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	d003      	beq.n	800a6fe <HAL_UART_IRQHandler+0x702>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800a6f6:	6878      	ldr	r0, [r7, #4]
 800a6f8:	f001 fda8 	bl	800c24c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a6fc:	e016      	b.n	800a72c <HAL_UART_IRQHandler+0x730>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800a6fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a702:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a706:	2b00      	cmp	r3, #0
 800a708:	d010      	beq.n	800a72c <HAL_UART_IRQHandler+0x730>
 800a70a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a70e:	2b00      	cmp	r3, #0
 800a710:	da0c      	bge.n	800a72c <HAL_UART_IRQHandler+0x730>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800a712:	6878      	ldr	r0, [r7, #4]
 800a714:	f001 fd90 	bl	800c238 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a718:	e008      	b.n	800a72c <HAL_UART_IRQHandler+0x730>
      return;
 800a71a:	bf00      	nop
 800a71c:	e006      	b.n	800a72c <HAL_UART_IRQHandler+0x730>
    return;
 800a71e:	bf00      	nop
 800a720:	e004      	b.n	800a72c <HAL_UART_IRQHandler+0x730>
      return;
 800a722:	bf00      	nop
 800a724:	e002      	b.n	800a72c <HAL_UART_IRQHandler+0x730>
      return;
 800a726:	bf00      	nop
 800a728:	e000      	b.n	800a72c <HAL_UART_IRQHandler+0x730>
    return;
 800a72a:	bf00      	nop
  }
}
 800a72c:	37e8      	adds	r7, #232	; 0xe8
 800a72e:	46bd      	mov	sp, r7
 800a730:	bd80      	pop	{r7, pc}
 800a732:	bf00      	nop
 800a734:	effffffe 	.word	0xeffffffe

0800a738 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a738:	b480      	push	{r7}
 800a73a:	b083      	sub	sp, #12
 800a73c:	af00      	add	r7, sp, #0
 800a73e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800a740:	bf00      	nop
 800a742:	370c      	adds	r7, #12
 800a744:	46bd      	mov	sp, r7
 800a746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a74a:	4770      	bx	lr

0800a74c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800a74c:	b480      	push	{r7}
 800a74e:	b083      	sub	sp, #12
 800a750:	af00      	add	r7, sp, #0
 800a752:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800a754:	bf00      	nop
 800a756:	370c      	adds	r7, #12
 800a758:	46bd      	mov	sp, r7
 800a75a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a75e:	4770      	bx	lr

0800a760 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a760:	b480      	push	{r7}
 800a762:	b083      	sub	sp, #12
 800a764:	af00      	add	r7, sp, #0
 800a766:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a768:	bf00      	nop
 800a76a:	370c      	adds	r7, #12
 800a76c:	46bd      	mov	sp, r7
 800a76e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a772:	4770      	bx	lr

0800a774 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a774:	b480      	push	{r7}
 800a776:	b083      	sub	sp, #12
 800a778:	af00      	add	r7, sp, #0
 800a77a:	6078      	str	r0, [r7, #4]
 800a77c:	460b      	mov	r3, r1
 800a77e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a780:	bf00      	nop
 800a782:	370c      	adds	r7, #12
 800a784:	46bd      	mov	sp, r7
 800a786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a78a:	4770      	bx	lr

0800a78c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a78c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a790:	b092      	sub	sp, #72	; 0x48
 800a792:	af00      	add	r7, sp, #0
 800a794:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a796:	2300      	movs	r3, #0
 800a798:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a79c:	697b      	ldr	r3, [r7, #20]
 800a79e:	689a      	ldr	r2, [r3, #8]
 800a7a0:	697b      	ldr	r3, [r7, #20]
 800a7a2:	691b      	ldr	r3, [r3, #16]
 800a7a4:	431a      	orrs	r2, r3
 800a7a6:	697b      	ldr	r3, [r7, #20]
 800a7a8:	695b      	ldr	r3, [r3, #20]
 800a7aa:	431a      	orrs	r2, r3
 800a7ac:	697b      	ldr	r3, [r7, #20]
 800a7ae:	69db      	ldr	r3, [r3, #28]
 800a7b0:	4313      	orrs	r3, r2
 800a7b2:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a7b4:	697b      	ldr	r3, [r7, #20]
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	681a      	ldr	r2, [r3, #0]
 800a7ba:	4bbe      	ldr	r3, [pc, #760]	; (800aab4 <UART_SetConfig+0x328>)
 800a7bc:	4013      	ands	r3, r2
 800a7be:	697a      	ldr	r2, [r7, #20]
 800a7c0:	6812      	ldr	r2, [r2, #0]
 800a7c2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800a7c4:	430b      	orrs	r3, r1
 800a7c6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a7c8:	697b      	ldr	r3, [r7, #20]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	685b      	ldr	r3, [r3, #4]
 800a7ce:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a7d2:	697b      	ldr	r3, [r7, #20]
 800a7d4:	68da      	ldr	r2, [r3, #12]
 800a7d6:	697b      	ldr	r3, [r7, #20]
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	430a      	orrs	r2, r1
 800a7dc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a7de:	697b      	ldr	r3, [r7, #20]
 800a7e0:	699b      	ldr	r3, [r3, #24]
 800a7e2:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a7e4:	697b      	ldr	r3, [r7, #20]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	4ab3      	ldr	r2, [pc, #716]	; (800aab8 <UART_SetConfig+0x32c>)
 800a7ea:	4293      	cmp	r3, r2
 800a7ec:	d004      	beq.n	800a7f8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a7ee:	697b      	ldr	r3, [r7, #20]
 800a7f0:	6a1b      	ldr	r3, [r3, #32]
 800a7f2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a7f4:	4313      	orrs	r3, r2
 800a7f6:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a7f8:	697b      	ldr	r3, [r7, #20]
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	689a      	ldr	r2, [r3, #8]
 800a7fe:	4baf      	ldr	r3, [pc, #700]	; (800aabc <UART_SetConfig+0x330>)
 800a800:	4013      	ands	r3, r2
 800a802:	697a      	ldr	r2, [r7, #20]
 800a804:	6812      	ldr	r2, [r2, #0]
 800a806:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800a808:	430b      	orrs	r3, r1
 800a80a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a80c:	697b      	ldr	r3, [r7, #20]
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a812:	f023 010f 	bic.w	r1, r3, #15
 800a816:	697b      	ldr	r3, [r7, #20]
 800a818:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a81a:	697b      	ldr	r3, [r7, #20]
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	430a      	orrs	r2, r1
 800a820:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a822:	697b      	ldr	r3, [r7, #20]
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	4aa6      	ldr	r2, [pc, #664]	; (800aac0 <UART_SetConfig+0x334>)
 800a828:	4293      	cmp	r3, r2
 800a82a:	d177      	bne.n	800a91c <UART_SetConfig+0x190>
 800a82c:	4ba5      	ldr	r3, [pc, #660]	; (800aac4 <UART_SetConfig+0x338>)
 800a82e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a830:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a834:	2b28      	cmp	r3, #40	; 0x28
 800a836:	d86d      	bhi.n	800a914 <UART_SetConfig+0x188>
 800a838:	a201      	add	r2, pc, #4	; (adr r2, 800a840 <UART_SetConfig+0xb4>)
 800a83a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a83e:	bf00      	nop
 800a840:	0800a8e5 	.word	0x0800a8e5
 800a844:	0800a915 	.word	0x0800a915
 800a848:	0800a915 	.word	0x0800a915
 800a84c:	0800a915 	.word	0x0800a915
 800a850:	0800a915 	.word	0x0800a915
 800a854:	0800a915 	.word	0x0800a915
 800a858:	0800a915 	.word	0x0800a915
 800a85c:	0800a915 	.word	0x0800a915
 800a860:	0800a8ed 	.word	0x0800a8ed
 800a864:	0800a915 	.word	0x0800a915
 800a868:	0800a915 	.word	0x0800a915
 800a86c:	0800a915 	.word	0x0800a915
 800a870:	0800a915 	.word	0x0800a915
 800a874:	0800a915 	.word	0x0800a915
 800a878:	0800a915 	.word	0x0800a915
 800a87c:	0800a915 	.word	0x0800a915
 800a880:	0800a8f5 	.word	0x0800a8f5
 800a884:	0800a915 	.word	0x0800a915
 800a888:	0800a915 	.word	0x0800a915
 800a88c:	0800a915 	.word	0x0800a915
 800a890:	0800a915 	.word	0x0800a915
 800a894:	0800a915 	.word	0x0800a915
 800a898:	0800a915 	.word	0x0800a915
 800a89c:	0800a915 	.word	0x0800a915
 800a8a0:	0800a8fd 	.word	0x0800a8fd
 800a8a4:	0800a915 	.word	0x0800a915
 800a8a8:	0800a915 	.word	0x0800a915
 800a8ac:	0800a915 	.word	0x0800a915
 800a8b0:	0800a915 	.word	0x0800a915
 800a8b4:	0800a915 	.word	0x0800a915
 800a8b8:	0800a915 	.word	0x0800a915
 800a8bc:	0800a915 	.word	0x0800a915
 800a8c0:	0800a905 	.word	0x0800a905
 800a8c4:	0800a915 	.word	0x0800a915
 800a8c8:	0800a915 	.word	0x0800a915
 800a8cc:	0800a915 	.word	0x0800a915
 800a8d0:	0800a915 	.word	0x0800a915
 800a8d4:	0800a915 	.word	0x0800a915
 800a8d8:	0800a915 	.word	0x0800a915
 800a8dc:	0800a915 	.word	0x0800a915
 800a8e0:	0800a90d 	.word	0x0800a90d
 800a8e4:	2301      	movs	r3, #1
 800a8e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a8ea:	e222      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800a8ec:	2304      	movs	r3, #4
 800a8ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a8f2:	e21e      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800a8f4:	2308      	movs	r3, #8
 800a8f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a8fa:	e21a      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800a8fc:	2310      	movs	r3, #16
 800a8fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a902:	e216      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800a904:	2320      	movs	r3, #32
 800a906:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a90a:	e212      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800a90c:	2340      	movs	r3, #64	; 0x40
 800a90e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a912:	e20e      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800a914:	2380      	movs	r3, #128	; 0x80
 800a916:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a91a:	e20a      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800a91c:	697b      	ldr	r3, [r7, #20]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	4a69      	ldr	r2, [pc, #420]	; (800aac8 <UART_SetConfig+0x33c>)
 800a922:	4293      	cmp	r3, r2
 800a924:	d130      	bne.n	800a988 <UART_SetConfig+0x1fc>
 800a926:	4b67      	ldr	r3, [pc, #412]	; (800aac4 <UART_SetConfig+0x338>)
 800a928:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a92a:	f003 0307 	and.w	r3, r3, #7
 800a92e:	2b05      	cmp	r3, #5
 800a930:	d826      	bhi.n	800a980 <UART_SetConfig+0x1f4>
 800a932:	a201      	add	r2, pc, #4	; (adr r2, 800a938 <UART_SetConfig+0x1ac>)
 800a934:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a938:	0800a951 	.word	0x0800a951
 800a93c:	0800a959 	.word	0x0800a959
 800a940:	0800a961 	.word	0x0800a961
 800a944:	0800a969 	.word	0x0800a969
 800a948:	0800a971 	.word	0x0800a971
 800a94c:	0800a979 	.word	0x0800a979
 800a950:	2300      	movs	r3, #0
 800a952:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a956:	e1ec      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800a958:	2304      	movs	r3, #4
 800a95a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a95e:	e1e8      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800a960:	2308      	movs	r3, #8
 800a962:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a966:	e1e4      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800a968:	2310      	movs	r3, #16
 800a96a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a96e:	e1e0      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800a970:	2320      	movs	r3, #32
 800a972:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a976:	e1dc      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800a978:	2340      	movs	r3, #64	; 0x40
 800a97a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a97e:	e1d8      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800a980:	2380      	movs	r3, #128	; 0x80
 800a982:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a986:	e1d4      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800a988:	697b      	ldr	r3, [r7, #20]
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	4a4f      	ldr	r2, [pc, #316]	; (800aacc <UART_SetConfig+0x340>)
 800a98e:	4293      	cmp	r3, r2
 800a990:	d130      	bne.n	800a9f4 <UART_SetConfig+0x268>
 800a992:	4b4c      	ldr	r3, [pc, #304]	; (800aac4 <UART_SetConfig+0x338>)
 800a994:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a996:	f003 0307 	and.w	r3, r3, #7
 800a99a:	2b05      	cmp	r3, #5
 800a99c:	d826      	bhi.n	800a9ec <UART_SetConfig+0x260>
 800a99e:	a201      	add	r2, pc, #4	; (adr r2, 800a9a4 <UART_SetConfig+0x218>)
 800a9a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9a4:	0800a9bd 	.word	0x0800a9bd
 800a9a8:	0800a9c5 	.word	0x0800a9c5
 800a9ac:	0800a9cd 	.word	0x0800a9cd
 800a9b0:	0800a9d5 	.word	0x0800a9d5
 800a9b4:	0800a9dd 	.word	0x0800a9dd
 800a9b8:	0800a9e5 	.word	0x0800a9e5
 800a9bc:	2300      	movs	r3, #0
 800a9be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a9c2:	e1b6      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800a9c4:	2304      	movs	r3, #4
 800a9c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a9ca:	e1b2      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800a9cc:	2308      	movs	r3, #8
 800a9ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a9d2:	e1ae      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800a9d4:	2310      	movs	r3, #16
 800a9d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a9da:	e1aa      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800a9dc:	2320      	movs	r3, #32
 800a9de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a9e2:	e1a6      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800a9e4:	2340      	movs	r3, #64	; 0x40
 800a9e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a9ea:	e1a2      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800a9ec:	2380      	movs	r3, #128	; 0x80
 800a9ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800a9f2:	e19e      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800a9f4:	697b      	ldr	r3, [r7, #20]
 800a9f6:	681b      	ldr	r3, [r3, #0]
 800a9f8:	4a35      	ldr	r2, [pc, #212]	; (800aad0 <UART_SetConfig+0x344>)
 800a9fa:	4293      	cmp	r3, r2
 800a9fc:	d130      	bne.n	800aa60 <UART_SetConfig+0x2d4>
 800a9fe:	4b31      	ldr	r3, [pc, #196]	; (800aac4 <UART_SetConfig+0x338>)
 800aa00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aa02:	f003 0307 	and.w	r3, r3, #7
 800aa06:	2b05      	cmp	r3, #5
 800aa08:	d826      	bhi.n	800aa58 <UART_SetConfig+0x2cc>
 800aa0a:	a201      	add	r2, pc, #4	; (adr r2, 800aa10 <UART_SetConfig+0x284>)
 800aa0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa10:	0800aa29 	.word	0x0800aa29
 800aa14:	0800aa31 	.word	0x0800aa31
 800aa18:	0800aa39 	.word	0x0800aa39
 800aa1c:	0800aa41 	.word	0x0800aa41
 800aa20:	0800aa49 	.word	0x0800aa49
 800aa24:	0800aa51 	.word	0x0800aa51
 800aa28:	2300      	movs	r3, #0
 800aa2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800aa2e:	e180      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800aa30:	2304      	movs	r3, #4
 800aa32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800aa36:	e17c      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800aa38:	2308      	movs	r3, #8
 800aa3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800aa3e:	e178      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800aa40:	2310      	movs	r3, #16
 800aa42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800aa46:	e174      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800aa48:	2320      	movs	r3, #32
 800aa4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800aa4e:	e170      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800aa50:	2340      	movs	r3, #64	; 0x40
 800aa52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800aa56:	e16c      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800aa58:	2380      	movs	r3, #128	; 0x80
 800aa5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800aa5e:	e168      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800aa60:	697b      	ldr	r3, [r7, #20]
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	4a1b      	ldr	r2, [pc, #108]	; (800aad4 <UART_SetConfig+0x348>)
 800aa66:	4293      	cmp	r3, r2
 800aa68:	d142      	bne.n	800aaf0 <UART_SetConfig+0x364>
 800aa6a:	4b16      	ldr	r3, [pc, #88]	; (800aac4 <UART_SetConfig+0x338>)
 800aa6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aa6e:	f003 0307 	and.w	r3, r3, #7
 800aa72:	2b05      	cmp	r3, #5
 800aa74:	d838      	bhi.n	800aae8 <UART_SetConfig+0x35c>
 800aa76:	a201      	add	r2, pc, #4	; (adr r2, 800aa7c <UART_SetConfig+0x2f0>)
 800aa78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa7c:	0800aa95 	.word	0x0800aa95
 800aa80:	0800aa9d 	.word	0x0800aa9d
 800aa84:	0800aaa5 	.word	0x0800aaa5
 800aa88:	0800aaad 	.word	0x0800aaad
 800aa8c:	0800aad9 	.word	0x0800aad9
 800aa90:	0800aae1 	.word	0x0800aae1
 800aa94:	2300      	movs	r3, #0
 800aa96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800aa9a:	e14a      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800aa9c:	2304      	movs	r3, #4
 800aa9e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800aaa2:	e146      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800aaa4:	2308      	movs	r3, #8
 800aaa6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800aaaa:	e142      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800aaac:	2310      	movs	r3, #16
 800aaae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800aab2:	e13e      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800aab4:	cfff69f3 	.word	0xcfff69f3
 800aab8:	58000c00 	.word	0x58000c00
 800aabc:	11fff4ff 	.word	0x11fff4ff
 800aac0:	40011000 	.word	0x40011000
 800aac4:	58024400 	.word	0x58024400
 800aac8:	40004400 	.word	0x40004400
 800aacc:	40004800 	.word	0x40004800
 800aad0:	40004c00 	.word	0x40004c00
 800aad4:	40005000 	.word	0x40005000
 800aad8:	2320      	movs	r3, #32
 800aada:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800aade:	e128      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800aae0:	2340      	movs	r3, #64	; 0x40
 800aae2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800aae6:	e124      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800aae8:	2380      	movs	r3, #128	; 0x80
 800aaea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800aaee:	e120      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800aaf0:	697b      	ldr	r3, [r7, #20]
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	4acb      	ldr	r2, [pc, #812]	; (800ae24 <UART_SetConfig+0x698>)
 800aaf6:	4293      	cmp	r3, r2
 800aaf8:	d176      	bne.n	800abe8 <UART_SetConfig+0x45c>
 800aafa:	4bcb      	ldr	r3, [pc, #812]	; (800ae28 <UART_SetConfig+0x69c>)
 800aafc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aafe:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800ab02:	2b28      	cmp	r3, #40	; 0x28
 800ab04:	d86c      	bhi.n	800abe0 <UART_SetConfig+0x454>
 800ab06:	a201      	add	r2, pc, #4	; (adr r2, 800ab0c <UART_SetConfig+0x380>)
 800ab08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab0c:	0800abb1 	.word	0x0800abb1
 800ab10:	0800abe1 	.word	0x0800abe1
 800ab14:	0800abe1 	.word	0x0800abe1
 800ab18:	0800abe1 	.word	0x0800abe1
 800ab1c:	0800abe1 	.word	0x0800abe1
 800ab20:	0800abe1 	.word	0x0800abe1
 800ab24:	0800abe1 	.word	0x0800abe1
 800ab28:	0800abe1 	.word	0x0800abe1
 800ab2c:	0800abb9 	.word	0x0800abb9
 800ab30:	0800abe1 	.word	0x0800abe1
 800ab34:	0800abe1 	.word	0x0800abe1
 800ab38:	0800abe1 	.word	0x0800abe1
 800ab3c:	0800abe1 	.word	0x0800abe1
 800ab40:	0800abe1 	.word	0x0800abe1
 800ab44:	0800abe1 	.word	0x0800abe1
 800ab48:	0800abe1 	.word	0x0800abe1
 800ab4c:	0800abc1 	.word	0x0800abc1
 800ab50:	0800abe1 	.word	0x0800abe1
 800ab54:	0800abe1 	.word	0x0800abe1
 800ab58:	0800abe1 	.word	0x0800abe1
 800ab5c:	0800abe1 	.word	0x0800abe1
 800ab60:	0800abe1 	.word	0x0800abe1
 800ab64:	0800abe1 	.word	0x0800abe1
 800ab68:	0800abe1 	.word	0x0800abe1
 800ab6c:	0800abc9 	.word	0x0800abc9
 800ab70:	0800abe1 	.word	0x0800abe1
 800ab74:	0800abe1 	.word	0x0800abe1
 800ab78:	0800abe1 	.word	0x0800abe1
 800ab7c:	0800abe1 	.word	0x0800abe1
 800ab80:	0800abe1 	.word	0x0800abe1
 800ab84:	0800abe1 	.word	0x0800abe1
 800ab88:	0800abe1 	.word	0x0800abe1
 800ab8c:	0800abd1 	.word	0x0800abd1
 800ab90:	0800abe1 	.word	0x0800abe1
 800ab94:	0800abe1 	.word	0x0800abe1
 800ab98:	0800abe1 	.word	0x0800abe1
 800ab9c:	0800abe1 	.word	0x0800abe1
 800aba0:	0800abe1 	.word	0x0800abe1
 800aba4:	0800abe1 	.word	0x0800abe1
 800aba8:	0800abe1 	.word	0x0800abe1
 800abac:	0800abd9 	.word	0x0800abd9
 800abb0:	2301      	movs	r3, #1
 800abb2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800abb6:	e0bc      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800abb8:	2304      	movs	r3, #4
 800abba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800abbe:	e0b8      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800abc0:	2308      	movs	r3, #8
 800abc2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800abc6:	e0b4      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800abc8:	2310      	movs	r3, #16
 800abca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800abce:	e0b0      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800abd0:	2320      	movs	r3, #32
 800abd2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800abd6:	e0ac      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800abd8:	2340      	movs	r3, #64	; 0x40
 800abda:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800abde:	e0a8      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800abe0:	2380      	movs	r3, #128	; 0x80
 800abe2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800abe6:	e0a4      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800abe8:	697b      	ldr	r3, [r7, #20]
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	4a8f      	ldr	r2, [pc, #572]	; (800ae2c <UART_SetConfig+0x6a0>)
 800abee:	4293      	cmp	r3, r2
 800abf0:	d130      	bne.n	800ac54 <UART_SetConfig+0x4c8>
 800abf2:	4b8d      	ldr	r3, [pc, #564]	; (800ae28 <UART_SetConfig+0x69c>)
 800abf4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800abf6:	f003 0307 	and.w	r3, r3, #7
 800abfa:	2b05      	cmp	r3, #5
 800abfc:	d826      	bhi.n	800ac4c <UART_SetConfig+0x4c0>
 800abfe:	a201      	add	r2, pc, #4	; (adr r2, 800ac04 <UART_SetConfig+0x478>)
 800ac00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac04:	0800ac1d 	.word	0x0800ac1d
 800ac08:	0800ac25 	.word	0x0800ac25
 800ac0c:	0800ac2d 	.word	0x0800ac2d
 800ac10:	0800ac35 	.word	0x0800ac35
 800ac14:	0800ac3d 	.word	0x0800ac3d
 800ac18:	0800ac45 	.word	0x0800ac45
 800ac1c:	2300      	movs	r3, #0
 800ac1e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ac22:	e086      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800ac24:	2304      	movs	r3, #4
 800ac26:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ac2a:	e082      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800ac2c:	2308      	movs	r3, #8
 800ac2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ac32:	e07e      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800ac34:	2310      	movs	r3, #16
 800ac36:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ac3a:	e07a      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800ac3c:	2320      	movs	r3, #32
 800ac3e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ac42:	e076      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800ac44:	2340      	movs	r3, #64	; 0x40
 800ac46:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ac4a:	e072      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800ac4c:	2380      	movs	r3, #128	; 0x80
 800ac4e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ac52:	e06e      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800ac54:	697b      	ldr	r3, [r7, #20]
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	4a75      	ldr	r2, [pc, #468]	; (800ae30 <UART_SetConfig+0x6a4>)
 800ac5a:	4293      	cmp	r3, r2
 800ac5c:	d130      	bne.n	800acc0 <UART_SetConfig+0x534>
 800ac5e:	4b72      	ldr	r3, [pc, #456]	; (800ae28 <UART_SetConfig+0x69c>)
 800ac60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ac62:	f003 0307 	and.w	r3, r3, #7
 800ac66:	2b05      	cmp	r3, #5
 800ac68:	d826      	bhi.n	800acb8 <UART_SetConfig+0x52c>
 800ac6a:	a201      	add	r2, pc, #4	; (adr r2, 800ac70 <UART_SetConfig+0x4e4>)
 800ac6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac70:	0800ac89 	.word	0x0800ac89
 800ac74:	0800ac91 	.word	0x0800ac91
 800ac78:	0800ac99 	.word	0x0800ac99
 800ac7c:	0800aca1 	.word	0x0800aca1
 800ac80:	0800aca9 	.word	0x0800aca9
 800ac84:	0800acb1 	.word	0x0800acb1
 800ac88:	2300      	movs	r3, #0
 800ac8a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ac8e:	e050      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800ac90:	2304      	movs	r3, #4
 800ac92:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ac96:	e04c      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800ac98:	2308      	movs	r3, #8
 800ac9a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ac9e:	e048      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800aca0:	2310      	movs	r3, #16
 800aca2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800aca6:	e044      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800aca8:	2320      	movs	r3, #32
 800acaa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800acae:	e040      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800acb0:	2340      	movs	r3, #64	; 0x40
 800acb2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800acb6:	e03c      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800acb8:	2380      	movs	r3, #128	; 0x80
 800acba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800acbe:	e038      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800acc0:	697b      	ldr	r3, [r7, #20]
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	4a5b      	ldr	r2, [pc, #364]	; (800ae34 <UART_SetConfig+0x6a8>)
 800acc6:	4293      	cmp	r3, r2
 800acc8:	d130      	bne.n	800ad2c <UART_SetConfig+0x5a0>
 800acca:	4b57      	ldr	r3, [pc, #348]	; (800ae28 <UART_SetConfig+0x69c>)
 800accc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800acce:	f003 0307 	and.w	r3, r3, #7
 800acd2:	2b05      	cmp	r3, #5
 800acd4:	d826      	bhi.n	800ad24 <UART_SetConfig+0x598>
 800acd6:	a201      	add	r2, pc, #4	; (adr r2, 800acdc <UART_SetConfig+0x550>)
 800acd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800acdc:	0800acf5 	.word	0x0800acf5
 800ace0:	0800acfd 	.word	0x0800acfd
 800ace4:	0800ad05 	.word	0x0800ad05
 800ace8:	0800ad0d 	.word	0x0800ad0d
 800acec:	0800ad15 	.word	0x0800ad15
 800acf0:	0800ad1d 	.word	0x0800ad1d
 800acf4:	2302      	movs	r3, #2
 800acf6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800acfa:	e01a      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800acfc:	2304      	movs	r3, #4
 800acfe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ad02:	e016      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800ad04:	2308      	movs	r3, #8
 800ad06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ad0a:	e012      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800ad0c:	2310      	movs	r3, #16
 800ad0e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ad12:	e00e      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800ad14:	2320      	movs	r3, #32
 800ad16:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ad1a:	e00a      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800ad1c:	2340      	movs	r3, #64	; 0x40
 800ad1e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ad22:	e006      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800ad24:	2380      	movs	r3, #128	; 0x80
 800ad26:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ad2a:	e002      	b.n	800ad32 <UART_SetConfig+0x5a6>
 800ad2c:	2380      	movs	r3, #128	; 0x80
 800ad2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800ad32:	697b      	ldr	r3, [r7, #20]
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	4a3f      	ldr	r2, [pc, #252]	; (800ae34 <UART_SetConfig+0x6a8>)
 800ad38:	4293      	cmp	r3, r2
 800ad3a:	f040 80f8 	bne.w	800af2e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800ad3e:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800ad42:	2b20      	cmp	r3, #32
 800ad44:	dc46      	bgt.n	800add4 <UART_SetConfig+0x648>
 800ad46:	2b02      	cmp	r3, #2
 800ad48:	f2c0 8082 	blt.w	800ae50 <UART_SetConfig+0x6c4>
 800ad4c:	3b02      	subs	r3, #2
 800ad4e:	2b1e      	cmp	r3, #30
 800ad50:	d87e      	bhi.n	800ae50 <UART_SetConfig+0x6c4>
 800ad52:	a201      	add	r2, pc, #4	; (adr r2, 800ad58 <UART_SetConfig+0x5cc>)
 800ad54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad58:	0800addb 	.word	0x0800addb
 800ad5c:	0800ae51 	.word	0x0800ae51
 800ad60:	0800ade3 	.word	0x0800ade3
 800ad64:	0800ae51 	.word	0x0800ae51
 800ad68:	0800ae51 	.word	0x0800ae51
 800ad6c:	0800ae51 	.word	0x0800ae51
 800ad70:	0800adf3 	.word	0x0800adf3
 800ad74:	0800ae51 	.word	0x0800ae51
 800ad78:	0800ae51 	.word	0x0800ae51
 800ad7c:	0800ae51 	.word	0x0800ae51
 800ad80:	0800ae51 	.word	0x0800ae51
 800ad84:	0800ae51 	.word	0x0800ae51
 800ad88:	0800ae51 	.word	0x0800ae51
 800ad8c:	0800ae51 	.word	0x0800ae51
 800ad90:	0800ae03 	.word	0x0800ae03
 800ad94:	0800ae51 	.word	0x0800ae51
 800ad98:	0800ae51 	.word	0x0800ae51
 800ad9c:	0800ae51 	.word	0x0800ae51
 800ada0:	0800ae51 	.word	0x0800ae51
 800ada4:	0800ae51 	.word	0x0800ae51
 800ada8:	0800ae51 	.word	0x0800ae51
 800adac:	0800ae51 	.word	0x0800ae51
 800adb0:	0800ae51 	.word	0x0800ae51
 800adb4:	0800ae51 	.word	0x0800ae51
 800adb8:	0800ae51 	.word	0x0800ae51
 800adbc:	0800ae51 	.word	0x0800ae51
 800adc0:	0800ae51 	.word	0x0800ae51
 800adc4:	0800ae51 	.word	0x0800ae51
 800adc8:	0800ae51 	.word	0x0800ae51
 800adcc:	0800ae51 	.word	0x0800ae51
 800add0:	0800ae43 	.word	0x0800ae43
 800add4:	2b40      	cmp	r3, #64	; 0x40
 800add6:	d037      	beq.n	800ae48 <UART_SetConfig+0x6bc>
 800add8:	e03a      	b.n	800ae50 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800adda:	f7fc ff71 	bl	8007cc0 <HAL_RCCEx_GetD3PCLK1Freq>
 800adde:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800ade0:	e03c      	b.n	800ae5c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ade2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ade6:	4618      	mov	r0, r3
 800ade8:	f7fc ff80 	bl	8007cec <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800adec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adee:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800adf0:	e034      	b.n	800ae5c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800adf2:	f107 0318 	add.w	r3, r7, #24
 800adf6:	4618      	mov	r0, r3
 800adf8:	f7fd f8cc 	bl	8007f94 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800adfc:	69fb      	ldr	r3, [r7, #28]
 800adfe:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ae00:	e02c      	b.n	800ae5c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ae02:	4b09      	ldr	r3, [pc, #36]	; (800ae28 <UART_SetConfig+0x69c>)
 800ae04:	681b      	ldr	r3, [r3, #0]
 800ae06:	f003 0320 	and.w	r3, r3, #32
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	d016      	beq.n	800ae3c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800ae0e:	4b06      	ldr	r3, [pc, #24]	; (800ae28 <UART_SetConfig+0x69c>)
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	08db      	lsrs	r3, r3, #3
 800ae14:	f003 0303 	and.w	r3, r3, #3
 800ae18:	4a07      	ldr	r2, [pc, #28]	; (800ae38 <UART_SetConfig+0x6ac>)
 800ae1a:	fa22 f303 	lsr.w	r3, r2, r3
 800ae1e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800ae20:	e01c      	b.n	800ae5c <UART_SetConfig+0x6d0>
 800ae22:	bf00      	nop
 800ae24:	40011400 	.word	0x40011400
 800ae28:	58024400 	.word	0x58024400
 800ae2c:	40007800 	.word	0x40007800
 800ae30:	40007c00 	.word	0x40007c00
 800ae34:	58000c00 	.word	0x58000c00
 800ae38:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800ae3c:	4b9d      	ldr	r3, [pc, #628]	; (800b0b4 <UART_SetConfig+0x928>)
 800ae3e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ae40:	e00c      	b.n	800ae5c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800ae42:	4b9d      	ldr	r3, [pc, #628]	; (800b0b8 <UART_SetConfig+0x92c>)
 800ae44:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ae46:	e009      	b.n	800ae5c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ae48:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ae4c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ae4e:	e005      	b.n	800ae5c <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800ae50:	2300      	movs	r3, #0
 800ae52:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800ae54:	2301      	movs	r3, #1
 800ae56:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800ae5a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800ae5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	f000 81de 	beq.w	800b220 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800ae64:	697b      	ldr	r3, [r7, #20]
 800ae66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae68:	4a94      	ldr	r2, [pc, #592]	; (800b0bc <UART_SetConfig+0x930>)
 800ae6a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ae6e:	461a      	mov	r2, r3
 800ae70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ae72:	fbb3 f3f2 	udiv	r3, r3, r2
 800ae76:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ae78:	697b      	ldr	r3, [r7, #20]
 800ae7a:	685a      	ldr	r2, [r3, #4]
 800ae7c:	4613      	mov	r3, r2
 800ae7e:	005b      	lsls	r3, r3, #1
 800ae80:	4413      	add	r3, r2
 800ae82:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ae84:	429a      	cmp	r2, r3
 800ae86:	d305      	bcc.n	800ae94 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800ae88:	697b      	ldr	r3, [r7, #20]
 800ae8a:	685b      	ldr	r3, [r3, #4]
 800ae8c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ae8e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ae90:	429a      	cmp	r2, r3
 800ae92:	d903      	bls.n	800ae9c <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800ae94:	2301      	movs	r3, #1
 800ae96:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800ae9a:	e1c1      	b.n	800b220 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ae9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ae9e:	2200      	movs	r2, #0
 800aea0:	60bb      	str	r3, [r7, #8]
 800aea2:	60fa      	str	r2, [r7, #12]
 800aea4:	697b      	ldr	r3, [r7, #20]
 800aea6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aea8:	4a84      	ldr	r2, [pc, #528]	; (800b0bc <UART_SetConfig+0x930>)
 800aeaa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800aeae:	b29b      	uxth	r3, r3
 800aeb0:	2200      	movs	r2, #0
 800aeb2:	603b      	str	r3, [r7, #0]
 800aeb4:	607a      	str	r2, [r7, #4]
 800aeb6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aeba:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800aebe:	f7f5 fc23 	bl	8000708 <__aeabi_uldivmod>
 800aec2:	4602      	mov	r2, r0
 800aec4:	460b      	mov	r3, r1
 800aec6:	4610      	mov	r0, r2
 800aec8:	4619      	mov	r1, r3
 800aeca:	f04f 0200 	mov.w	r2, #0
 800aece:	f04f 0300 	mov.w	r3, #0
 800aed2:	020b      	lsls	r3, r1, #8
 800aed4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800aed8:	0202      	lsls	r2, r0, #8
 800aeda:	6979      	ldr	r1, [r7, #20]
 800aedc:	6849      	ldr	r1, [r1, #4]
 800aede:	0849      	lsrs	r1, r1, #1
 800aee0:	2000      	movs	r0, #0
 800aee2:	460c      	mov	r4, r1
 800aee4:	4605      	mov	r5, r0
 800aee6:	eb12 0804 	adds.w	r8, r2, r4
 800aeea:	eb43 0905 	adc.w	r9, r3, r5
 800aeee:	697b      	ldr	r3, [r7, #20]
 800aef0:	685b      	ldr	r3, [r3, #4]
 800aef2:	2200      	movs	r2, #0
 800aef4:	469a      	mov	sl, r3
 800aef6:	4693      	mov	fp, r2
 800aef8:	4652      	mov	r2, sl
 800aefa:	465b      	mov	r3, fp
 800aefc:	4640      	mov	r0, r8
 800aefe:	4649      	mov	r1, r9
 800af00:	f7f5 fc02 	bl	8000708 <__aeabi_uldivmod>
 800af04:	4602      	mov	r2, r0
 800af06:	460b      	mov	r3, r1
 800af08:	4613      	mov	r3, r2
 800af0a:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800af0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af0e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800af12:	d308      	bcc.n	800af26 <UART_SetConfig+0x79a>
 800af14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af16:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800af1a:	d204      	bcs.n	800af26 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800af1c:	697b      	ldr	r3, [r7, #20]
 800af1e:	681b      	ldr	r3, [r3, #0]
 800af20:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800af22:	60da      	str	r2, [r3, #12]
 800af24:	e17c      	b.n	800b220 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800af26:	2301      	movs	r3, #1
 800af28:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800af2c:	e178      	b.n	800b220 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800af2e:	697b      	ldr	r3, [r7, #20]
 800af30:	69db      	ldr	r3, [r3, #28]
 800af32:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800af36:	f040 80c5 	bne.w	800b0c4 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800af3a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800af3e:	2b20      	cmp	r3, #32
 800af40:	dc48      	bgt.n	800afd4 <UART_SetConfig+0x848>
 800af42:	2b00      	cmp	r3, #0
 800af44:	db7b      	blt.n	800b03e <UART_SetConfig+0x8b2>
 800af46:	2b20      	cmp	r3, #32
 800af48:	d879      	bhi.n	800b03e <UART_SetConfig+0x8b2>
 800af4a:	a201      	add	r2, pc, #4	; (adr r2, 800af50 <UART_SetConfig+0x7c4>)
 800af4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af50:	0800afdb 	.word	0x0800afdb
 800af54:	0800afe3 	.word	0x0800afe3
 800af58:	0800b03f 	.word	0x0800b03f
 800af5c:	0800b03f 	.word	0x0800b03f
 800af60:	0800afeb 	.word	0x0800afeb
 800af64:	0800b03f 	.word	0x0800b03f
 800af68:	0800b03f 	.word	0x0800b03f
 800af6c:	0800b03f 	.word	0x0800b03f
 800af70:	0800affb 	.word	0x0800affb
 800af74:	0800b03f 	.word	0x0800b03f
 800af78:	0800b03f 	.word	0x0800b03f
 800af7c:	0800b03f 	.word	0x0800b03f
 800af80:	0800b03f 	.word	0x0800b03f
 800af84:	0800b03f 	.word	0x0800b03f
 800af88:	0800b03f 	.word	0x0800b03f
 800af8c:	0800b03f 	.word	0x0800b03f
 800af90:	0800b00b 	.word	0x0800b00b
 800af94:	0800b03f 	.word	0x0800b03f
 800af98:	0800b03f 	.word	0x0800b03f
 800af9c:	0800b03f 	.word	0x0800b03f
 800afa0:	0800b03f 	.word	0x0800b03f
 800afa4:	0800b03f 	.word	0x0800b03f
 800afa8:	0800b03f 	.word	0x0800b03f
 800afac:	0800b03f 	.word	0x0800b03f
 800afb0:	0800b03f 	.word	0x0800b03f
 800afb4:	0800b03f 	.word	0x0800b03f
 800afb8:	0800b03f 	.word	0x0800b03f
 800afbc:	0800b03f 	.word	0x0800b03f
 800afc0:	0800b03f 	.word	0x0800b03f
 800afc4:	0800b03f 	.word	0x0800b03f
 800afc8:	0800b03f 	.word	0x0800b03f
 800afcc:	0800b03f 	.word	0x0800b03f
 800afd0:	0800b031 	.word	0x0800b031
 800afd4:	2b40      	cmp	r3, #64	; 0x40
 800afd6:	d02e      	beq.n	800b036 <UART_SetConfig+0x8aa>
 800afd8:	e031      	b.n	800b03e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800afda:	f7fb fa2d 	bl	8006438 <HAL_RCC_GetPCLK1Freq>
 800afde:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800afe0:	e033      	b.n	800b04a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800afe2:	f7fb fa3f 	bl	8006464 <HAL_RCC_GetPCLK2Freq>
 800afe6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800afe8:	e02f      	b.n	800b04a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800afea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800afee:	4618      	mov	r0, r3
 800aff0:	f7fc fe7c 	bl	8007cec <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800aff4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aff6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800aff8:	e027      	b.n	800b04a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800affa:	f107 0318 	add.w	r3, r7, #24
 800affe:	4618      	mov	r0, r3
 800b000:	f7fc ffc8 	bl	8007f94 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b004:	69fb      	ldr	r3, [r7, #28]
 800b006:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b008:	e01f      	b.n	800b04a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b00a:	4b2d      	ldr	r3, [pc, #180]	; (800b0c0 <UART_SetConfig+0x934>)
 800b00c:	681b      	ldr	r3, [r3, #0]
 800b00e:	f003 0320 	and.w	r3, r3, #32
 800b012:	2b00      	cmp	r3, #0
 800b014:	d009      	beq.n	800b02a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b016:	4b2a      	ldr	r3, [pc, #168]	; (800b0c0 <UART_SetConfig+0x934>)
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	08db      	lsrs	r3, r3, #3
 800b01c:	f003 0303 	and.w	r3, r3, #3
 800b020:	4a24      	ldr	r2, [pc, #144]	; (800b0b4 <UART_SetConfig+0x928>)
 800b022:	fa22 f303 	lsr.w	r3, r2, r3
 800b026:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b028:	e00f      	b.n	800b04a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800b02a:	4b22      	ldr	r3, [pc, #136]	; (800b0b4 <UART_SetConfig+0x928>)
 800b02c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b02e:	e00c      	b.n	800b04a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b030:	4b21      	ldr	r3, [pc, #132]	; (800b0b8 <UART_SetConfig+0x92c>)
 800b032:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b034:	e009      	b.n	800b04a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b036:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b03a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b03c:	e005      	b.n	800b04a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800b03e:	2300      	movs	r3, #0
 800b040:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800b042:	2301      	movs	r3, #1
 800b044:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800b048:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b04a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	f000 80e7 	beq.w	800b220 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b052:	697b      	ldr	r3, [r7, #20]
 800b054:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b056:	4a19      	ldr	r2, [pc, #100]	; (800b0bc <UART_SetConfig+0x930>)
 800b058:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b05c:	461a      	mov	r2, r3
 800b05e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b060:	fbb3 f3f2 	udiv	r3, r3, r2
 800b064:	005a      	lsls	r2, r3, #1
 800b066:	697b      	ldr	r3, [r7, #20]
 800b068:	685b      	ldr	r3, [r3, #4]
 800b06a:	085b      	lsrs	r3, r3, #1
 800b06c:	441a      	add	r2, r3
 800b06e:	697b      	ldr	r3, [r7, #20]
 800b070:	685b      	ldr	r3, [r3, #4]
 800b072:	fbb2 f3f3 	udiv	r3, r2, r3
 800b076:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b078:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b07a:	2b0f      	cmp	r3, #15
 800b07c:	d916      	bls.n	800b0ac <UART_SetConfig+0x920>
 800b07e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b080:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b084:	d212      	bcs.n	800b0ac <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b086:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b088:	b29b      	uxth	r3, r3
 800b08a:	f023 030f 	bic.w	r3, r3, #15
 800b08e:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b090:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b092:	085b      	lsrs	r3, r3, #1
 800b094:	b29b      	uxth	r3, r3
 800b096:	f003 0307 	and.w	r3, r3, #7
 800b09a:	b29a      	uxth	r2, r3
 800b09c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800b09e:	4313      	orrs	r3, r2
 800b0a0:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 800b0a2:	697b      	ldr	r3, [r7, #20]
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800b0a8:	60da      	str	r2, [r3, #12]
 800b0aa:	e0b9      	b.n	800b220 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800b0ac:	2301      	movs	r3, #1
 800b0ae:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800b0b2:	e0b5      	b.n	800b220 <UART_SetConfig+0xa94>
 800b0b4:	03d09000 	.word	0x03d09000
 800b0b8:	003d0900 	.word	0x003d0900
 800b0bc:	08012da0 	.word	0x08012da0
 800b0c0:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800b0c4:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800b0c8:	2b20      	cmp	r3, #32
 800b0ca:	dc49      	bgt.n	800b160 <UART_SetConfig+0x9d4>
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	db7c      	blt.n	800b1ca <UART_SetConfig+0xa3e>
 800b0d0:	2b20      	cmp	r3, #32
 800b0d2:	d87a      	bhi.n	800b1ca <UART_SetConfig+0xa3e>
 800b0d4:	a201      	add	r2, pc, #4	; (adr r2, 800b0dc <UART_SetConfig+0x950>)
 800b0d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b0da:	bf00      	nop
 800b0dc:	0800b167 	.word	0x0800b167
 800b0e0:	0800b16f 	.word	0x0800b16f
 800b0e4:	0800b1cb 	.word	0x0800b1cb
 800b0e8:	0800b1cb 	.word	0x0800b1cb
 800b0ec:	0800b177 	.word	0x0800b177
 800b0f0:	0800b1cb 	.word	0x0800b1cb
 800b0f4:	0800b1cb 	.word	0x0800b1cb
 800b0f8:	0800b1cb 	.word	0x0800b1cb
 800b0fc:	0800b187 	.word	0x0800b187
 800b100:	0800b1cb 	.word	0x0800b1cb
 800b104:	0800b1cb 	.word	0x0800b1cb
 800b108:	0800b1cb 	.word	0x0800b1cb
 800b10c:	0800b1cb 	.word	0x0800b1cb
 800b110:	0800b1cb 	.word	0x0800b1cb
 800b114:	0800b1cb 	.word	0x0800b1cb
 800b118:	0800b1cb 	.word	0x0800b1cb
 800b11c:	0800b197 	.word	0x0800b197
 800b120:	0800b1cb 	.word	0x0800b1cb
 800b124:	0800b1cb 	.word	0x0800b1cb
 800b128:	0800b1cb 	.word	0x0800b1cb
 800b12c:	0800b1cb 	.word	0x0800b1cb
 800b130:	0800b1cb 	.word	0x0800b1cb
 800b134:	0800b1cb 	.word	0x0800b1cb
 800b138:	0800b1cb 	.word	0x0800b1cb
 800b13c:	0800b1cb 	.word	0x0800b1cb
 800b140:	0800b1cb 	.word	0x0800b1cb
 800b144:	0800b1cb 	.word	0x0800b1cb
 800b148:	0800b1cb 	.word	0x0800b1cb
 800b14c:	0800b1cb 	.word	0x0800b1cb
 800b150:	0800b1cb 	.word	0x0800b1cb
 800b154:	0800b1cb 	.word	0x0800b1cb
 800b158:	0800b1cb 	.word	0x0800b1cb
 800b15c:	0800b1bd 	.word	0x0800b1bd
 800b160:	2b40      	cmp	r3, #64	; 0x40
 800b162:	d02e      	beq.n	800b1c2 <UART_SetConfig+0xa36>
 800b164:	e031      	b.n	800b1ca <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b166:	f7fb f967 	bl	8006438 <HAL_RCC_GetPCLK1Freq>
 800b16a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800b16c:	e033      	b.n	800b1d6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b16e:	f7fb f979 	bl	8006464 <HAL_RCC_GetPCLK2Freq>
 800b172:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800b174:	e02f      	b.n	800b1d6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b176:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b17a:	4618      	mov	r0, r3
 800b17c:	f7fc fdb6 	bl	8007cec <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b180:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b182:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b184:	e027      	b.n	800b1d6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b186:	f107 0318 	add.w	r3, r7, #24
 800b18a:	4618      	mov	r0, r3
 800b18c:	f7fc ff02 	bl	8007f94 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b190:	69fb      	ldr	r3, [r7, #28]
 800b192:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b194:	e01f      	b.n	800b1d6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b196:	4b2d      	ldr	r3, [pc, #180]	; (800b24c <UART_SetConfig+0xac0>)
 800b198:	681b      	ldr	r3, [r3, #0]
 800b19a:	f003 0320 	and.w	r3, r3, #32
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d009      	beq.n	800b1b6 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b1a2:	4b2a      	ldr	r3, [pc, #168]	; (800b24c <UART_SetConfig+0xac0>)
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	08db      	lsrs	r3, r3, #3
 800b1a8:	f003 0303 	and.w	r3, r3, #3
 800b1ac:	4a28      	ldr	r2, [pc, #160]	; (800b250 <UART_SetConfig+0xac4>)
 800b1ae:	fa22 f303 	lsr.w	r3, r2, r3
 800b1b2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b1b4:	e00f      	b.n	800b1d6 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800b1b6:	4b26      	ldr	r3, [pc, #152]	; (800b250 <UART_SetConfig+0xac4>)
 800b1b8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b1ba:	e00c      	b.n	800b1d6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b1bc:	4b25      	ldr	r3, [pc, #148]	; (800b254 <UART_SetConfig+0xac8>)
 800b1be:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b1c0:	e009      	b.n	800b1d6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b1c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b1c6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b1c8:	e005      	b.n	800b1d6 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800b1ca:	2300      	movs	r3, #0
 800b1cc:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800b1ce:	2301      	movs	r3, #1
 800b1d0:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800b1d4:	bf00      	nop
    }

    if (pclk != 0U)
 800b1d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	d021      	beq.n	800b220 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b1dc:	697b      	ldr	r3, [r7, #20]
 800b1de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b1e0:	4a1d      	ldr	r2, [pc, #116]	; (800b258 <UART_SetConfig+0xacc>)
 800b1e2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b1e6:	461a      	mov	r2, r3
 800b1e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b1ea:	fbb3 f2f2 	udiv	r2, r3, r2
 800b1ee:	697b      	ldr	r3, [r7, #20]
 800b1f0:	685b      	ldr	r3, [r3, #4]
 800b1f2:	085b      	lsrs	r3, r3, #1
 800b1f4:	441a      	add	r2, r3
 800b1f6:	697b      	ldr	r3, [r7, #20]
 800b1f8:	685b      	ldr	r3, [r3, #4]
 800b1fa:	fbb2 f3f3 	udiv	r3, r2, r3
 800b1fe:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b200:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b202:	2b0f      	cmp	r3, #15
 800b204:	d909      	bls.n	800b21a <UART_SetConfig+0xa8e>
 800b206:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b208:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b20c:	d205      	bcs.n	800b21a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b20e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b210:	b29a      	uxth	r2, r3
 800b212:	697b      	ldr	r3, [r7, #20]
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	60da      	str	r2, [r3, #12]
 800b218:	e002      	b.n	800b220 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800b21a:	2301      	movs	r3, #1
 800b21c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b220:	697b      	ldr	r3, [r7, #20]
 800b222:	2201      	movs	r2, #1
 800b224:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800b228:	697b      	ldr	r3, [r7, #20]
 800b22a:	2201      	movs	r2, #1
 800b22c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b230:	697b      	ldr	r3, [r7, #20]
 800b232:	2200      	movs	r2, #0
 800b234:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800b236:	697b      	ldr	r3, [r7, #20]
 800b238:	2200      	movs	r2, #0
 800b23a:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800b23c:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 800b240:	4618      	mov	r0, r3
 800b242:	3748      	adds	r7, #72	; 0x48
 800b244:	46bd      	mov	sp, r7
 800b246:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b24a:	bf00      	nop
 800b24c:	58024400 	.word	0x58024400
 800b250:	03d09000 	.word	0x03d09000
 800b254:	003d0900 	.word	0x003d0900
 800b258:	08012da0 	.word	0x08012da0

0800b25c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b25c:	b480      	push	{r7}
 800b25e:	b083      	sub	sp, #12
 800b260:	af00      	add	r7, sp, #0
 800b262:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b268:	f003 0301 	and.w	r3, r3, #1
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	d00a      	beq.n	800b286 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	681b      	ldr	r3, [r3, #0]
 800b274:	685b      	ldr	r3, [r3, #4]
 800b276:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	681b      	ldr	r3, [r3, #0]
 800b282:	430a      	orrs	r2, r1
 800b284:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b28a:	f003 0302 	and.w	r3, r3, #2
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d00a      	beq.n	800b2a8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	685b      	ldr	r3, [r3, #4]
 800b298:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	681b      	ldr	r3, [r3, #0]
 800b2a4:	430a      	orrs	r2, r1
 800b2a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b2ac:	f003 0304 	and.w	r3, r3, #4
 800b2b0:	2b00      	cmp	r3, #0
 800b2b2:	d00a      	beq.n	800b2ca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	681b      	ldr	r3, [r3, #0]
 800b2b8:	685b      	ldr	r3, [r3, #4]
 800b2ba:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	681b      	ldr	r3, [r3, #0]
 800b2c6:	430a      	orrs	r2, r1
 800b2c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b2ce:	f003 0308 	and.w	r3, r3, #8
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	d00a      	beq.n	800b2ec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	681b      	ldr	r3, [r3, #0]
 800b2da:	685b      	ldr	r3, [r3, #4]
 800b2dc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	681b      	ldr	r3, [r3, #0]
 800b2e8:	430a      	orrs	r2, r1
 800b2ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b2f0:	f003 0310 	and.w	r3, r3, #16
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	d00a      	beq.n	800b30e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	689b      	ldr	r3, [r3, #8]
 800b2fe:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	681b      	ldr	r3, [r3, #0]
 800b30a:	430a      	orrs	r2, r1
 800b30c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b312:	f003 0320 	and.w	r3, r3, #32
 800b316:	2b00      	cmp	r3, #0
 800b318:	d00a      	beq.n	800b330 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	681b      	ldr	r3, [r3, #0]
 800b31e:	689b      	ldr	r3, [r3, #8]
 800b320:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	681b      	ldr	r3, [r3, #0]
 800b32c:	430a      	orrs	r2, r1
 800b32e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b334:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b338:	2b00      	cmp	r3, #0
 800b33a:	d01a      	beq.n	800b372 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	681b      	ldr	r3, [r3, #0]
 800b340:	685b      	ldr	r3, [r3, #4]
 800b342:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	681b      	ldr	r3, [r3, #0]
 800b34e:	430a      	orrs	r2, r1
 800b350:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b356:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b35a:	d10a      	bne.n	800b372 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	681b      	ldr	r3, [r3, #0]
 800b360:	685b      	ldr	r3, [r3, #4]
 800b362:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	681b      	ldr	r3, [r3, #0]
 800b36e:	430a      	orrs	r2, r1
 800b370:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b376:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b37a:	2b00      	cmp	r3, #0
 800b37c:	d00a      	beq.n	800b394 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	681b      	ldr	r3, [r3, #0]
 800b382:	685b      	ldr	r3, [r3, #4]
 800b384:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	430a      	orrs	r2, r1
 800b392:	605a      	str	r2, [r3, #4]
  }
}
 800b394:	bf00      	nop
 800b396:	370c      	adds	r7, #12
 800b398:	46bd      	mov	sp, r7
 800b39a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b39e:	4770      	bx	lr

0800b3a0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b3a0:	b580      	push	{r7, lr}
 800b3a2:	b086      	sub	sp, #24
 800b3a4:	af02      	add	r7, sp, #8
 800b3a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	2200      	movs	r2, #0
 800b3ac:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b3b0:	f7f6 fb8e 	bl	8001ad0 <HAL_GetTick>
 800b3b4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	f003 0308 	and.w	r3, r3, #8
 800b3c0:	2b08      	cmp	r3, #8
 800b3c2:	d10e      	bne.n	800b3e2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b3c4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800b3c8:	9300      	str	r3, [sp, #0]
 800b3ca:	68fb      	ldr	r3, [r7, #12]
 800b3cc:	2200      	movs	r2, #0
 800b3ce:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800b3d2:	6878      	ldr	r0, [r7, #4]
 800b3d4:	f000 f82f 	bl	800b436 <UART_WaitOnFlagUntilTimeout>
 800b3d8:	4603      	mov	r3, r0
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d001      	beq.n	800b3e2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b3de:	2303      	movs	r3, #3
 800b3e0:	e025      	b.n	800b42e <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	681b      	ldr	r3, [r3, #0]
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	f003 0304 	and.w	r3, r3, #4
 800b3ec:	2b04      	cmp	r3, #4
 800b3ee:	d10e      	bne.n	800b40e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b3f0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800b3f4:	9300      	str	r3, [sp, #0]
 800b3f6:	68fb      	ldr	r3, [r7, #12]
 800b3f8:	2200      	movs	r2, #0
 800b3fa:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800b3fe:	6878      	ldr	r0, [r7, #4]
 800b400:	f000 f819 	bl	800b436 <UART_WaitOnFlagUntilTimeout>
 800b404:	4603      	mov	r3, r0
 800b406:	2b00      	cmp	r3, #0
 800b408:	d001      	beq.n	800b40e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b40a:	2303      	movs	r3, #3
 800b40c:	e00f      	b.n	800b42e <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	2220      	movs	r2, #32
 800b412:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	2220      	movs	r2, #32
 800b41a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	2200      	movs	r2, #0
 800b422:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	2200      	movs	r2, #0
 800b428:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800b42c:	2300      	movs	r3, #0
}
 800b42e:	4618      	mov	r0, r3
 800b430:	3710      	adds	r7, #16
 800b432:	46bd      	mov	sp, r7
 800b434:	bd80      	pop	{r7, pc}

0800b436 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b436:	b580      	push	{r7, lr}
 800b438:	b09c      	sub	sp, #112	; 0x70
 800b43a:	af00      	add	r7, sp, #0
 800b43c:	60f8      	str	r0, [r7, #12]
 800b43e:	60b9      	str	r1, [r7, #8]
 800b440:	603b      	str	r3, [r7, #0]
 800b442:	4613      	mov	r3, r2
 800b444:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b446:	e0a9      	b.n	800b59c <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b448:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b44a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b44e:	f000 80a5 	beq.w	800b59c <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b452:	f7f6 fb3d 	bl	8001ad0 <HAL_GetTick>
 800b456:	4602      	mov	r2, r0
 800b458:	683b      	ldr	r3, [r7, #0]
 800b45a:	1ad3      	subs	r3, r2, r3
 800b45c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800b45e:	429a      	cmp	r2, r3
 800b460:	d302      	bcc.n	800b468 <UART_WaitOnFlagUntilTimeout+0x32>
 800b462:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b464:	2b00      	cmp	r3, #0
 800b466:	d140      	bne.n	800b4ea <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800b468:	68fb      	ldr	r3, [r7, #12]
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b46e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b470:	e853 3f00 	ldrex	r3, [r3]
 800b474:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800b476:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b478:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800b47c:	667b      	str	r3, [r7, #100]	; 0x64
 800b47e:	68fb      	ldr	r3, [r7, #12]
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	461a      	mov	r2, r3
 800b484:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b486:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b488:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b48a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b48c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800b48e:	e841 2300 	strex	r3, r2, [r1]
 800b492:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800b494:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b496:	2b00      	cmp	r3, #0
 800b498:	d1e6      	bne.n	800b468 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	681b      	ldr	r3, [r3, #0]
 800b49e:	3308      	adds	r3, #8
 800b4a0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b4a4:	e853 3f00 	ldrex	r3, [r3]
 800b4a8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800b4aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b4ac:	f023 0301 	bic.w	r3, r3, #1
 800b4b0:	663b      	str	r3, [r7, #96]	; 0x60
 800b4b2:	68fb      	ldr	r3, [r7, #12]
 800b4b4:	681b      	ldr	r3, [r3, #0]
 800b4b6:	3308      	adds	r3, #8
 800b4b8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800b4ba:	64ba      	str	r2, [r7, #72]	; 0x48
 800b4bc:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4be:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b4c0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b4c2:	e841 2300 	strex	r3, r2, [r1]
 800b4c6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800b4c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b4ca:	2b00      	cmp	r3, #0
 800b4cc:	d1e5      	bne.n	800b49a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800b4ce:	68fb      	ldr	r3, [r7, #12]
 800b4d0:	2220      	movs	r2, #32
 800b4d2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800b4d6:	68fb      	ldr	r3, [r7, #12]
 800b4d8:	2220      	movs	r2, #32
 800b4da:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800b4de:	68fb      	ldr	r3, [r7, #12]
 800b4e0:	2200      	movs	r2, #0
 800b4e2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800b4e6:	2303      	movs	r3, #3
 800b4e8:	e069      	b.n	800b5be <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800b4ea:	68fb      	ldr	r3, [r7, #12]
 800b4ec:	681b      	ldr	r3, [r3, #0]
 800b4ee:	681b      	ldr	r3, [r3, #0]
 800b4f0:	f003 0304 	and.w	r3, r3, #4
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	d051      	beq.n	800b59c <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b4f8:	68fb      	ldr	r3, [r7, #12]
 800b4fa:	681b      	ldr	r3, [r3, #0]
 800b4fc:	69db      	ldr	r3, [r3, #28]
 800b4fe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b502:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b506:	d149      	bne.n	800b59c <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	681b      	ldr	r3, [r3, #0]
 800b50c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b510:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800b512:	68fb      	ldr	r3, [r7, #12]
 800b514:	681b      	ldr	r3, [r3, #0]
 800b516:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b518:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b51a:	e853 3f00 	ldrex	r3, [r3]
 800b51e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b520:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b522:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800b526:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b528:	68fb      	ldr	r3, [r7, #12]
 800b52a:	681b      	ldr	r3, [r3, #0]
 800b52c:	461a      	mov	r2, r3
 800b52e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b530:	637b      	str	r3, [r7, #52]	; 0x34
 800b532:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b534:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b536:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b538:	e841 2300 	strex	r3, r2, [r1]
 800b53c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800b53e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b540:	2b00      	cmp	r3, #0
 800b542:	d1e6      	bne.n	800b512 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b544:	68fb      	ldr	r3, [r7, #12]
 800b546:	681b      	ldr	r3, [r3, #0]
 800b548:	3308      	adds	r3, #8
 800b54a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b54c:	697b      	ldr	r3, [r7, #20]
 800b54e:	e853 3f00 	ldrex	r3, [r3]
 800b552:	613b      	str	r3, [r7, #16]
   return(result);
 800b554:	693b      	ldr	r3, [r7, #16]
 800b556:	f023 0301 	bic.w	r3, r3, #1
 800b55a:	66bb      	str	r3, [r7, #104]	; 0x68
 800b55c:	68fb      	ldr	r3, [r7, #12]
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	3308      	adds	r3, #8
 800b562:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800b564:	623a      	str	r2, [r7, #32]
 800b566:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b568:	69f9      	ldr	r1, [r7, #28]
 800b56a:	6a3a      	ldr	r2, [r7, #32]
 800b56c:	e841 2300 	strex	r3, r2, [r1]
 800b570:	61bb      	str	r3, [r7, #24]
   return(result);
 800b572:	69bb      	ldr	r3, [r7, #24]
 800b574:	2b00      	cmp	r3, #0
 800b576:	d1e5      	bne.n	800b544 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800b578:	68fb      	ldr	r3, [r7, #12]
 800b57a:	2220      	movs	r2, #32
 800b57c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800b580:	68fb      	ldr	r3, [r7, #12]
 800b582:	2220      	movs	r2, #32
 800b584:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b588:	68fb      	ldr	r3, [r7, #12]
 800b58a:	2220      	movs	r2, #32
 800b58c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b590:	68fb      	ldr	r3, [r7, #12]
 800b592:	2200      	movs	r2, #0
 800b594:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800b598:	2303      	movs	r3, #3
 800b59a:	e010      	b.n	800b5be <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b59c:	68fb      	ldr	r3, [r7, #12]
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	69da      	ldr	r2, [r3, #28]
 800b5a2:	68bb      	ldr	r3, [r7, #8]
 800b5a4:	4013      	ands	r3, r2
 800b5a6:	68ba      	ldr	r2, [r7, #8]
 800b5a8:	429a      	cmp	r2, r3
 800b5aa:	bf0c      	ite	eq
 800b5ac:	2301      	moveq	r3, #1
 800b5ae:	2300      	movne	r3, #0
 800b5b0:	b2db      	uxtb	r3, r3
 800b5b2:	461a      	mov	r2, r3
 800b5b4:	79fb      	ldrb	r3, [r7, #7]
 800b5b6:	429a      	cmp	r2, r3
 800b5b8:	f43f af46 	beq.w	800b448 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b5bc:	2300      	movs	r3, #0
}
 800b5be:	4618      	mov	r0, r3
 800b5c0:	3770      	adds	r7, #112	; 0x70
 800b5c2:	46bd      	mov	sp, r7
 800b5c4:	bd80      	pop	{r7, pc}
	...

0800b5c8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b5c8:	b480      	push	{r7}
 800b5ca:	b0a3      	sub	sp, #140	; 0x8c
 800b5cc:	af00      	add	r7, sp, #0
 800b5ce:	60f8      	str	r0, [r7, #12]
 800b5d0:	60b9      	str	r1, [r7, #8]
 800b5d2:	4613      	mov	r3, r2
 800b5d4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800b5d6:	68fb      	ldr	r3, [r7, #12]
 800b5d8:	68ba      	ldr	r2, [r7, #8]
 800b5da:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 800b5dc:	68fb      	ldr	r3, [r7, #12]
 800b5de:	88fa      	ldrh	r2, [r7, #6]
 800b5e0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	88fa      	ldrh	r2, [r7, #6]
 800b5e8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 800b5ec:	68fb      	ldr	r3, [r7, #12]
 800b5ee:	2200      	movs	r2, #0
 800b5f0:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800b5f2:	68fb      	ldr	r3, [r7, #12]
 800b5f4:	689b      	ldr	r3, [r3, #8]
 800b5f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b5fa:	d10e      	bne.n	800b61a <UART_Start_Receive_IT+0x52>
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	691b      	ldr	r3, [r3, #16]
 800b600:	2b00      	cmp	r3, #0
 800b602:	d105      	bne.n	800b610 <UART_Start_Receive_IT+0x48>
 800b604:	68fb      	ldr	r3, [r7, #12]
 800b606:	f240 12ff 	movw	r2, #511	; 0x1ff
 800b60a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800b60e:	e02d      	b.n	800b66c <UART_Start_Receive_IT+0xa4>
 800b610:	68fb      	ldr	r3, [r7, #12]
 800b612:	22ff      	movs	r2, #255	; 0xff
 800b614:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800b618:	e028      	b.n	800b66c <UART_Start_Receive_IT+0xa4>
 800b61a:	68fb      	ldr	r3, [r7, #12]
 800b61c:	689b      	ldr	r3, [r3, #8]
 800b61e:	2b00      	cmp	r3, #0
 800b620:	d10d      	bne.n	800b63e <UART_Start_Receive_IT+0x76>
 800b622:	68fb      	ldr	r3, [r7, #12]
 800b624:	691b      	ldr	r3, [r3, #16]
 800b626:	2b00      	cmp	r3, #0
 800b628:	d104      	bne.n	800b634 <UART_Start_Receive_IT+0x6c>
 800b62a:	68fb      	ldr	r3, [r7, #12]
 800b62c:	22ff      	movs	r2, #255	; 0xff
 800b62e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800b632:	e01b      	b.n	800b66c <UART_Start_Receive_IT+0xa4>
 800b634:	68fb      	ldr	r3, [r7, #12]
 800b636:	227f      	movs	r2, #127	; 0x7f
 800b638:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800b63c:	e016      	b.n	800b66c <UART_Start_Receive_IT+0xa4>
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	689b      	ldr	r3, [r3, #8]
 800b642:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b646:	d10d      	bne.n	800b664 <UART_Start_Receive_IT+0x9c>
 800b648:	68fb      	ldr	r3, [r7, #12]
 800b64a:	691b      	ldr	r3, [r3, #16]
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	d104      	bne.n	800b65a <UART_Start_Receive_IT+0x92>
 800b650:	68fb      	ldr	r3, [r7, #12]
 800b652:	227f      	movs	r2, #127	; 0x7f
 800b654:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800b658:	e008      	b.n	800b66c <UART_Start_Receive_IT+0xa4>
 800b65a:	68fb      	ldr	r3, [r7, #12]
 800b65c:	223f      	movs	r2, #63	; 0x3f
 800b65e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800b662:	e003      	b.n	800b66c <UART_Start_Receive_IT+0xa4>
 800b664:	68fb      	ldr	r3, [r7, #12]
 800b666:	2200      	movs	r2, #0
 800b668:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b66c:	68fb      	ldr	r3, [r7, #12]
 800b66e:	2200      	movs	r2, #0
 800b670:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	2222      	movs	r2, #34	; 0x22
 800b678:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b67c:	68fb      	ldr	r3, [r7, #12]
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	3308      	adds	r3, #8
 800b682:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b684:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b686:	e853 3f00 	ldrex	r3, [r3]
 800b68a:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 800b68c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800b68e:	f043 0301 	orr.w	r3, r3, #1
 800b692:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800b696:	68fb      	ldr	r3, [r7, #12]
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	3308      	adds	r3, #8
 800b69c:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800b6a0:	673a      	str	r2, [r7, #112]	; 0x70
 800b6a2:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6a4:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800b6a6:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800b6a8:	e841 2300 	strex	r3, r2, [r1]
 800b6ac:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 800b6ae:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d1e3      	bne.n	800b67c <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800b6b4:	68fb      	ldr	r3, [r7, #12]
 800b6b6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b6b8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b6bc:	d153      	bne.n	800b766 <UART_Start_Receive_IT+0x19e>
 800b6be:	68fb      	ldr	r3, [r7, #12]
 800b6c0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800b6c4:	88fa      	ldrh	r2, [r7, #6]
 800b6c6:	429a      	cmp	r2, r3
 800b6c8:	d34d      	bcc.n	800b766 <UART_Start_Receive_IT+0x19e>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b6ca:	68fb      	ldr	r3, [r7, #12]
 800b6cc:	689b      	ldr	r3, [r3, #8]
 800b6ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b6d2:	d107      	bne.n	800b6e4 <UART_Start_Receive_IT+0x11c>
 800b6d4:	68fb      	ldr	r3, [r7, #12]
 800b6d6:	691b      	ldr	r3, [r3, #16]
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d103      	bne.n	800b6e4 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800b6dc:	68fb      	ldr	r3, [r7, #12]
 800b6de:	4a4b      	ldr	r2, [pc, #300]	; (800b80c <UART_Start_Receive_IT+0x244>)
 800b6e0:	671a      	str	r2, [r3, #112]	; 0x70
 800b6e2:	e002      	b.n	800b6ea <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800b6e4:	68fb      	ldr	r3, [r7, #12]
 800b6e6:	4a4a      	ldr	r2, [pc, #296]	; (800b810 <UART_Start_Receive_IT+0x248>)
 800b6e8:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800b6ea:	68fb      	ldr	r3, [r7, #12]
 800b6ec:	2200      	movs	r2, #0
 800b6ee:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800b6f2:	68fb      	ldr	r3, [r7, #12]
 800b6f4:	691b      	ldr	r3, [r3, #16]
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d01a      	beq.n	800b730 <UART_Start_Receive_IT+0x168>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b6fa:	68fb      	ldr	r3, [r7, #12]
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b700:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b702:	e853 3f00 	ldrex	r3, [r3]
 800b706:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800b708:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b70a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b70e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800b712:	68fb      	ldr	r3, [r7, #12]
 800b714:	681b      	ldr	r3, [r3, #0]
 800b716:	461a      	mov	r2, r3
 800b718:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800b71c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b71e:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b720:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b722:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800b724:	e841 2300 	strex	r3, r2, [r1]
 800b728:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800b72a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d1e4      	bne.n	800b6fa <UART_Start_Receive_IT+0x132>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800b730:	68fb      	ldr	r3, [r7, #12]
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	3308      	adds	r3, #8
 800b736:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b738:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b73a:	e853 3f00 	ldrex	r3, [r3]
 800b73e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800b740:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b742:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b746:	67fb      	str	r3, [r7, #124]	; 0x7c
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	3308      	adds	r3, #8
 800b74e:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800b750:	64ba      	str	r2, [r7, #72]	; 0x48
 800b752:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b754:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b756:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b758:	e841 2300 	strex	r3, r2, [r1]
 800b75c:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800b75e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b760:	2b00      	cmp	r3, #0
 800b762:	d1e5      	bne.n	800b730 <UART_Start_Receive_IT+0x168>
 800b764:	e04a      	b.n	800b7fc <UART_Start_Receive_IT+0x234>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b766:	68fb      	ldr	r3, [r7, #12]
 800b768:	689b      	ldr	r3, [r3, #8]
 800b76a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b76e:	d107      	bne.n	800b780 <UART_Start_Receive_IT+0x1b8>
 800b770:	68fb      	ldr	r3, [r7, #12]
 800b772:	691b      	ldr	r3, [r3, #16]
 800b774:	2b00      	cmp	r3, #0
 800b776:	d103      	bne.n	800b780 <UART_Start_Receive_IT+0x1b8>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	4a26      	ldr	r2, [pc, #152]	; (800b814 <UART_Start_Receive_IT+0x24c>)
 800b77c:	671a      	str	r2, [r3, #112]	; 0x70
 800b77e:	e002      	b.n	800b786 <UART_Start_Receive_IT+0x1be>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800b780:	68fb      	ldr	r3, [r7, #12]
 800b782:	4a25      	ldr	r2, [pc, #148]	; (800b818 <UART_Start_Receive_IT+0x250>)
 800b784:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800b786:	68fb      	ldr	r3, [r7, #12]
 800b788:	2200      	movs	r2, #0
 800b78a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800b78e:	68fb      	ldr	r3, [r7, #12]
 800b790:	691b      	ldr	r3, [r3, #16]
 800b792:	2b00      	cmp	r3, #0
 800b794:	d019      	beq.n	800b7ca <UART_Start_Receive_IT+0x202>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	681b      	ldr	r3, [r3, #0]
 800b79a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b79c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b79e:	e853 3f00 	ldrex	r3, [r3]
 800b7a2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b7a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7a6:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800b7aa:	677b      	str	r3, [r7, #116]	; 0x74
 800b7ac:	68fb      	ldr	r3, [r7, #12]
 800b7ae:	681b      	ldr	r3, [r3, #0]
 800b7b0:	461a      	mov	r2, r3
 800b7b2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b7b4:	637b      	str	r3, [r7, #52]	; 0x34
 800b7b6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7b8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b7ba:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b7bc:	e841 2300 	strex	r3, r2, [r1]
 800b7c0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800b7c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	d1e6      	bne.n	800b796 <UART_Start_Receive_IT+0x1ce>
 800b7c8:	e018      	b.n	800b7fc <UART_Start_Receive_IT+0x234>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800b7ca:	68fb      	ldr	r3, [r7, #12]
 800b7cc:	681b      	ldr	r3, [r3, #0]
 800b7ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7d0:	697b      	ldr	r3, [r7, #20]
 800b7d2:	e853 3f00 	ldrex	r3, [r3]
 800b7d6:	613b      	str	r3, [r7, #16]
   return(result);
 800b7d8:	693b      	ldr	r3, [r7, #16]
 800b7da:	f043 0320 	orr.w	r3, r3, #32
 800b7de:	67bb      	str	r3, [r7, #120]	; 0x78
 800b7e0:	68fb      	ldr	r3, [r7, #12]
 800b7e2:	681b      	ldr	r3, [r3, #0]
 800b7e4:	461a      	mov	r2, r3
 800b7e6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b7e8:	623b      	str	r3, [r7, #32]
 800b7ea:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7ec:	69f9      	ldr	r1, [r7, #28]
 800b7ee:	6a3a      	ldr	r2, [r7, #32]
 800b7f0:	e841 2300 	strex	r3, r2, [r1]
 800b7f4:	61bb      	str	r3, [r7, #24]
   return(result);
 800b7f6:	69bb      	ldr	r3, [r7, #24]
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d1e6      	bne.n	800b7ca <UART_Start_Receive_IT+0x202>
    }
  }
  return HAL_OK;
 800b7fc:	2300      	movs	r3, #0
}
 800b7fe:	4618      	mov	r0, r3
 800b800:	378c      	adds	r7, #140	; 0x8c
 800b802:	46bd      	mov	sp, r7
 800b804:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b808:	4770      	bx	lr
 800b80a:	bf00      	nop
 800b80c:	0800bf25 	.word	0x0800bf25
 800b810:	0800bc2d 	.word	0x0800bc2d
 800b814:	0800bacb 	.word	0x0800bacb
 800b818:	0800b96b 	.word	0x0800b96b

0800b81c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b81c:	b480      	push	{r7}
 800b81e:	b095      	sub	sp, #84	; 0x54
 800b820:	af00      	add	r7, sp, #0
 800b822:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	681b      	ldr	r3, [r3, #0]
 800b828:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b82a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b82c:	e853 3f00 	ldrex	r3, [r3]
 800b830:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800b832:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b834:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b838:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	681b      	ldr	r3, [r3, #0]
 800b83e:	461a      	mov	r2, r3
 800b840:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b842:	643b      	str	r3, [r7, #64]	; 0x40
 800b844:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b846:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b848:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b84a:	e841 2300 	strex	r3, r2, [r1]
 800b84e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800b850:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b852:	2b00      	cmp	r3, #0
 800b854:	d1e6      	bne.n	800b824 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	681b      	ldr	r3, [r3, #0]
 800b85a:	3308      	adds	r3, #8
 800b85c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b85e:	6a3b      	ldr	r3, [r7, #32]
 800b860:	e853 3f00 	ldrex	r3, [r3]
 800b864:	61fb      	str	r3, [r7, #28]
   return(result);
 800b866:	69fa      	ldr	r2, [r7, #28]
 800b868:	4b1e      	ldr	r3, [pc, #120]	; (800b8e4 <UART_EndRxTransfer+0xc8>)
 800b86a:	4013      	ands	r3, r2
 800b86c:	64bb      	str	r3, [r7, #72]	; 0x48
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	3308      	adds	r3, #8
 800b874:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b876:	62fa      	str	r2, [r7, #44]	; 0x2c
 800b878:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b87a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b87c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b87e:	e841 2300 	strex	r3, r2, [r1]
 800b882:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b886:	2b00      	cmp	r3, #0
 800b888:	d1e5      	bne.n	800b856 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b88e:	2b01      	cmp	r3, #1
 800b890:	d118      	bne.n	800b8c4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	681b      	ldr	r3, [r3, #0]
 800b896:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b898:	68fb      	ldr	r3, [r7, #12]
 800b89a:	e853 3f00 	ldrex	r3, [r3]
 800b89e:	60bb      	str	r3, [r7, #8]
   return(result);
 800b8a0:	68bb      	ldr	r3, [r7, #8]
 800b8a2:	f023 0310 	bic.w	r3, r3, #16
 800b8a6:	647b      	str	r3, [r7, #68]	; 0x44
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	681b      	ldr	r3, [r3, #0]
 800b8ac:	461a      	mov	r2, r3
 800b8ae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b8b0:	61bb      	str	r3, [r7, #24]
 800b8b2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8b4:	6979      	ldr	r1, [r7, #20]
 800b8b6:	69ba      	ldr	r2, [r7, #24]
 800b8b8:	e841 2300 	strex	r3, r2, [r1]
 800b8bc:	613b      	str	r3, [r7, #16]
   return(result);
 800b8be:	693b      	ldr	r3, [r7, #16]
 800b8c0:	2b00      	cmp	r3, #0
 800b8c2:	d1e6      	bne.n	800b892 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	2220      	movs	r2, #32
 800b8c8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	2200      	movs	r2, #0
 800b8d0:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	2200      	movs	r2, #0
 800b8d6:	671a      	str	r2, [r3, #112]	; 0x70
}
 800b8d8:	bf00      	nop
 800b8da:	3754      	adds	r7, #84	; 0x54
 800b8dc:	46bd      	mov	sp, r7
 800b8de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8e2:	4770      	bx	lr
 800b8e4:	effffffe 	.word	0xeffffffe

0800b8e8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b8e8:	b580      	push	{r7, lr}
 800b8ea:	b084      	sub	sp, #16
 800b8ec:	af00      	add	r7, sp, #0
 800b8ee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b8f4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800b8f6:	68fb      	ldr	r3, [r7, #12]
 800b8f8:	2200      	movs	r2, #0
 800b8fa:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800b8fe:	68fb      	ldr	r3, [r7, #12]
 800b900:	2200      	movs	r2, #0
 800b902:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b906:	68f8      	ldr	r0, [r7, #12]
 800b908:	f7fe ff2a 	bl	800a760 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b90c:	bf00      	nop
 800b90e:	3710      	adds	r7, #16
 800b910:	46bd      	mov	sp, r7
 800b912:	bd80      	pop	{r7, pc}

0800b914 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b914:	b580      	push	{r7, lr}
 800b916:	b088      	sub	sp, #32
 800b918:	af00      	add	r7, sp, #0
 800b91a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b922:	68fb      	ldr	r3, [r7, #12]
 800b924:	e853 3f00 	ldrex	r3, [r3]
 800b928:	60bb      	str	r3, [r7, #8]
   return(result);
 800b92a:	68bb      	ldr	r3, [r7, #8]
 800b92c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b930:	61fb      	str	r3, [r7, #28]
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	681b      	ldr	r3, [r3, #0]
 800b936:	461a      	mov	r2, r3
 800b938:	69fb      	ldr	r3, [r7, #28]
 800b93a:	61bb      	str	r3, [r7, #24]
 800b93c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b93e:	6979      	ldr	r1, [r7, #20]
 800b940:	69ba      	ldr	r2, [r7, #24]
 800b942:	e841 2300 	strex	r3, r2, [r1]
 800b946:	613b      	str	r3, [r7, #16]
   return(result);
 800b948:	693b      	ldr	r3, [r7, #16]
 800b94a:	2b00      	cmp	r3, #0
 800b94c:	d1e6      	bne.n	800b91c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	2220      	movs	r2, #32
 800b952:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	2200      	movs	r2, #0
 800b95a:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b95c:	6878      	ldr	r0, [r7, #4]
 800b95e:	f7fe feeb 	bl	800a738 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b962:	bf00      	nop
 800b964:	3720      	adds	r7, #32
 800b966:	46bd      	mov	sp, r7
 800b968:	bd80      	pop	{r7, pc}

0800b96a <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800b96a:	b580      	push	{r7, lr}
 800b96c:	b096      	sub	sp, #88	; 0x58
 800b96e:	af00      	add	r7, sp, #0
 800b970:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800b978:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b982:	2b22      	cmp	r3, #34	; 0x22
 800b984:	f040 8095 	bne.w	800bab2 <UART_RxISR_8BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	681b      	ldr	r3, [r3, #0]
 800b98c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b98e:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800b992:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800b996:	b2d9      	uxtb	r1, r3
 800b998:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800b99c:	b2da      	uxtb	r2, r3
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b9a2:	400a      	ands	r2, r1
 800b9a4:	b2d2      	uxtb	r2, r2
 800b9a6:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b9ac:	1c5a      	adds	r2, r3, #1
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800b9b8:	b29b      	uxth	r3, r3
 800b9ba:	3b01      	subs	r3, #1
 800b9bc:	b29a      	uxth	r2, r3
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800b9ca:	b29b      	uxth	r3, r3
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	d178      	bne.n	800bac2 <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	681b      	ldr	r3, [r3, #0]
 800b9d4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b9d8:	e853 3f00 	ldrex	r3, [r3]
 800b9dc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800b9de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b9e0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b9e4:	653b      	str	r3, [r7, #80]	; 0x50
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	681b      	ldr	r3, [r3, #0]
 800b9ea:	461a      	mov	r2, r3
 800b9ec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b9ee:	647b      	str	r3, [r7, #68]	; 0x44
 800b9f0:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9f2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800b9f4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b9f6:	e841 2300 	strex	r3, r2, [r1]
 800b9fa:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800b9fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	d1e6      	bne.n	800b9d0 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	681b      	ldr	r3, [r3, #0]
 800ba06:	3308      	adds	r3, #8
 800ba08:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba0c:	e853 3f00 	ldrex	r3, [r3]
 800ba10:	623b      	str	r3, [r7, #32]
   return(result);
 800ba12:	6a3b      	ldr	r3, [r7, #32]
 800ba14:	f023 0301 	bic.w	r3, r3, #1
 800ba18:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	681b      	ldr	r3, [r3, #0]
 800ba1e:	3308      	adds	r3, #8
 800ba20:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800ba22:	633a      	str	r2, [r7, #48]	; 0x30
 800ba24:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba26:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ba28:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ba2a:	e841 2300 	strex	r3, r2, [r1]
 800ba2e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800ba30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	d1e5      	bne.n	800ba02 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	2220      	movs	r2, #32
 800ba3a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	2200      	movs	r2, #0
 800ba42:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ba48:	2b01      	cmp	r3, #1
 800ba4a:	d12e      	bne.n	800baaa <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	2200      	movs	r2, #0
 800ba50:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	681b      	ldr	r3, [r3, #0]
 800ba56:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba58:	693b      	ldr	r3, [r7, #16]
 800ba5a:	e853 3f00 	ldrex	r3, [r3]
 800ba5e:	60fb      	str	r3, [r7, #12]
   return(result);
 800ba60:	68fb      	ldr	r3, [r7, #12]
 800ba62:	f023 0310 	bic.w	r3, r3, #16
 800ba66:	64bb      	str	r3, [r7, #72]	; 0x48
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	681b      	ldr	r3, [r3, #0]
 800ba6c:	461a      	mov	r2, r3
 800ba6e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ba70:	61fb      	str	r3, [r7, #28]
 800ba72:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba74:	69b9      	ldr	r1, [r7, #24]
 800ba76:	69fa      	ldr	r2, [r7, #28]
 800ba78:	e841 2300 	strex	r3, r2, [r1]
 800ba7c:	617b      	str	r3, [r7, #20]
   return(result);
 800ba7e:	697b      	ldr	r3, [r7, #20]
 800ba80:	2b00      	cmp	r3, #0
 800ba82:	d1e6      	bne.n	800ba52 <UART_RxISR_8BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	681b      	ldr	r3, [r3, #0]
 800ba88:	69db      	ldr	r3, [r3, #28]
 800ba8a:	f003 0310 	and.w	r3, r3, #16
 800ba8e:	2b10      	cmp	r3, #16
 800ba90:	d103      	bne.n	800ba9a <UART_RxISR_8BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	2210      	movs	r2, #16
 800ba98:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800baa0:	4619      	mov	r1, r3
 800baa2:	6878      	ldr	r0, [r7, #4]
 800baa4:	f7fe fe66 	bl	800a774 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800baa8:	e00b      	b.n	800bac2 <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800baaa:	6878      	ldr	r0, [r7, #4]
 800baac:	f7fe fe4e 	bl	800a74c <HAL_UART_RxCpltCallback>
}
 800bab0:	e007      	b.n	800bac2 <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	681b      	ldr	r3, [r3, #0]
 800bab6:	699a      	ldr	r2, [r3, #24]
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	f042 0208 	orr.w	r2, r2, #8
 800bac0:	619a      	str	r2, [r3, #24]
}
 800bac2:	bf00      	nop
 800bac4:	3758      	adds	r7, #88	; 0x58
 800bac6:	46bd      	mov	sp, r7
 800bac8:	bd80      	pop	{r7, pc}

0800baca <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800baca:	b580      	push	{r7, lr}
 800bacc:	b096      	sub	sp, #88	; 0x58
 800bace:	af00      	add	r7, sp, #0
 800bad0:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800bad8:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bae2:	2b22      	cmp	r3, #34	; 0x22
 800bae4:	f040 8095 	bne.w	800bc12 <UART_RxISR_16BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800baee:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800baf6:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 800baf8:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800bafc:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800bb00:	4013      	ands	r3, r2
 800bb02:	b29a      	uxth	r2, r3
 800bb04:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bb06:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bb0c:	1c9a      	adds	r2, r3, #2
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800bb18:	b29b      	uxth	r3, r3
 800bb1a:	3b01      	subs	r3, #1
 800bb1c:	b29a      	uxth	r2, r3
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800bb2a:	b29b      	uxth	r3, r3
 800bb2c:	2b00      	cmp	r3, #0
 800bb2e:	d178      	bne.n	800bc22 <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	681b      	ldr	r3, [r3, #0]
 800bb34:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bb38:	e853 3f00 	ldrex	r3, [r3]
 800bb3c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800bb3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb40:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800bb44:	64fb      	str	r3, [r7, #76]	; 0x4c
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	681b      	ldr	r3, [r3, #0]
 800bb4a:	461a      	mov	r2, r3
 800bb4c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bb4e:	643b      	str	r3, [r7, #64]	; 0x40
 800bb50:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb52:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800bb54:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800bb56:	e841 2300 	strex	r3, r2, [r1]
 800bb5a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800bb5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	d1e6      	bne.n	800bb30 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	681b      	ldr	r3, [r3, #0]
 800bb66:	3308      	adds	r3, #8
 800bb68:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb6a:	6a3b      	ldr	r3, [r7, #32]
 800bb6c:	e853 3f00 	ldrex	r3, [r3]
 800bb70:	61fb      	str	r3, [r7, #28]
   return(result);
 800bb72:	69fb      	ldr	r3, [r7, #28]
 800bb74:	f023 0301 	bic.w	r3, r3, #1
 800bb78:	64bb      	str	r3, [r7, #72]	; 0x48
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	681b      	ldr	r3, [r3, #0]
 800bb7e:	3308      	adds	r3, #8
 800bb80:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800bb82:	62fa      	str	r2, [r7, #44]	; 0x2c
 800bb84:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb86:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800bb88:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800bb8a:	e841 2300 	strex	r3, r2, [r1]
 800bb8e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800bb90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb92:	2b00      	cmp	r3, #0
 800bb94:	d1e5      	bne.n	800bb62 <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	2220      	movs	r2, #32
 800bb9a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	2200      	movs	r2, #0
 800bba2:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bba8:	2b01      	cmp	r3, #1
 800bbaa:	d12e      	bne.n	800bc0a <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	2200      	movs	r2, #0
 800bbb0:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bbb8:	68fb      	ldr	r3, [r7, #12]
 800bbba:	e853 3f00 	ldrex	r3, [r3]
 800bbbe:	60bb      	str	r3, [r7, #8]
   return(result);
 800bbc0:	68bb      	ldr	r3, [r7, #8]
 800bbc2:	f023 0310 	bic.w	r3, r3, #16
 800bbc6:	647b      	str	r3, [r7, #68]	; 0x44
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	461a      	mov	r2, r3
 800bbce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bbd0:	61bb      	str	r3, [r7, #24]
 800bbd2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bbd4:	6979      	ldr	r1, [r7, #20]
 800bbd6:	69ba      	ldr	r2, [r7, #24]
 800bbd8:	e841 2300 	strex	r3, r2, [r1]
 800bbdc:	613b      	str	r3, [r7, #16]
   return(result);
 800bbde:	693b      	ldr	r3, [r7, #16]
 800bbe0:	2b00      	cmp	r3, #0
 800bbe2:	d1e6      	bne.n	800bbb2 <UART_RxISR_16BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	681b      	ldr	r3, [r3, #0]
 800bbe8:	69db      	ldr	r3, [r3, #28]
 800bbea:	f003 0310 	and.w	r3, r3, #16
 800bbee:	2b10      	cmp	r3, #16
 800bbf0:	d103      	bne.n	800bbfa <UART_RxISR_16BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	681b      	ldr	r3, [r3, #0]
 800bbf6:	2210      	movs	r2, #16
 800bbf8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800bc00:	4619      	mov	r1, r3
 800bc02:	6878      	ldr	r0, [r7, #4]
 800bc04:	f7fe fdb6 	bl	800a774 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800bc08:	e00b      	b.n	800bc22 <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800bc0a:	6878      	ldr	r0, [r7, #4]
 800bc0c:	f7fe fd9e 	bl	800a74c <HAL_UART_RxCpltCallback>
}
 800bc10:	e007      	b.n	800bc22 <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	681b      	ldr	r3, [r3, #0]
 800bc16:	699a      	ldr	r2, [r3, #24]
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	681b      	ldr	r3, [r3, #0]
 800bc1c:	f042 0208 	orr.w	r2, r2, #8
 800bc20:	619a      	str	r2, [r3, #24]
}
 800bc22:	bf00      	nop
 800bc24:	3758      	adds	r7, #88	; 0x58
 800bc26:	46bd      	mov	sp, r7
 800bc28:	bd80      	pop	{r7, pc}
	...

0800bc2c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800bc2c:	b580      	push	{r7, lr}
 800bc2e:	b0a6      	sub	sp, #152	; 0x98
 800bc30:	af00      	add	r7, sp, #0
 800bc32:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800bc3a:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	681b      	ldr	r3, [r3, #0]
 800bc42:	69db      	ldr	r3, [r3, #28]
 800bc44:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	681b      	ldr	r3, [r3, #0]
 800bc4c:	681b      	ldr	r3, [r3, #0]
 800bc4e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	681b      	ldr	r3, [r3, #0]
 800bc56:	689b      	ldr	r3, [r3, #8]
 800bc58:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bc62:	2b22      	cmp	r3, #34	; 0x22
 800bc64:	f040 814d 	bne.w	800bf02 <UART_RxISR_8BIT_FIFOEN+0x2d6>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800bc6e:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800bc72:	e0f4      	b.n	800be5e <UART_RxISR_8BIT_FIFOEN+0x232>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	681b      	ldr	r3, [r3, #0]
 800bc78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc7a:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800bc7e:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 800bc82:	b2d9      	uxtb	r1, r3
 800bc84:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 800bc88:	b2da      	uxtb	r2, r3
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bc8e:	400a      	ands	r2, r1
 800bc90:	b2d2      	uxtb	r2, r2
 800bc92:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bc98:	1c5a      	adds	r2, r3, #1
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800bca4:	b29b      	uxth	r3, r3
 800bca6:	3b01      	subs	r3, #1
 800bca8:	b29a      	uxth	r2, r3
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	681b      	ldr	r3, [r3, #0]
 800bcb4:	69db      	ldr	r3, [r3, #28]
 800bcb6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800bcba:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800bcbe:	f003 0307 	and.w	r3, r3, #7
 800bcc2:	2b00      	cmp	r3, #0
 800bcc4:	d053      	beq.n	800bd6e <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800bcc6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800bcca:	f003 0301 	and.w	r3, r3, #1
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	d011      	beq.n	800bcf6 <UART_RxISR_8BIT_FIFOEN+0xca>
 800bcd2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800bcd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bcda:	2b00      	cmp	r3, #0
 800bcdc:	d00b      	beq.n	800bcf6 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	681b      	ldr	r3, [r3, #0]
 800bce2:	2201      	movs	r2, #1
 800bce4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bcec:	f043 0201 	orr.w	r2, r3, #1
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800bcf6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800bcfa:	f003 0302 	and.w	r3, r3, #2
 800bcfe:	2b00      	cmp	r3, #0
 800bd00:	d011      	beq.n	800bd26 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800bd02:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800bd06:	f003 0301 	and.w	r3, r3, #1
 800bd0a:	2b00      	cmp	r3, #0
 800bd0c:	d00b      	beq.n	800bd26 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	2202      	movs	r2, #2
 800bd14:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bd1c:	f043 0204 	orr.w	r2, r3, #4
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800bd26:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800bd2a:	f003 0304 	and.w	r3, r3, #4
 800bd2e:	2b00      	cmp	r3, #0
 800bd30:	d011      	beq.n	800bd56 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800bd32:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800bd36:	f003 0301 	and.w	r3, r3, #1
 800bd3a:	2b00      	cmp	r3, #0
 800bd3c:	d00b      	beq.n	800bd56 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	681b      	ldr	r3, [r3, #0]
 800bd42:	2204      	movs	r2, #4
 800bd44:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bd4c:	f043 0202 	orr.w	r2, r3, #2
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bd5c:	2b00      	cmp	r3, #0
 800bd5e:	d006      	beq.n	800bd6e <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800bd60:	6878      	ldr	r0, [r7, #4]
 800bd62:	f7fe fcfd 	bl	800a760 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	2200      	movs	r2, #0
 800bd6a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800bd74:	b29b      	uxth	r3, r3
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	d171      	bne.n	800be5e <UART_RxISR_8BIT_FIFOEN+0x232>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	681b      	ldr	r3, [r3, #0]
 800bd7e:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd80:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bd82:	e853 3f00 	ldrex	r3, [r3]
 800bd86:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 800bd88:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800bd8a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800bd8e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	681b      	ldr	r3, [r3, #0]
 800bd96:	461a      	mov	r2, r3
 800bd98:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800bd9c:	66bb      	str	r3, [r7, #104]	; 0x68
 800bd9e:	667a      	str	r2, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bda0:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800bda2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800bda4:	e841 2300 	strex	r3, r2, [r1]
 800bda8:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 800bdaa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800bdac:	2b00      	cmp	r3, #0
 800bdae:	d1e4      	bne.n	800bd7a <UART_RxISR_8BIT_FIFOEN+0x14e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	681b      	ldr	r3, [r3, #0]
 800bdb4:	3308      	adds	r3, #8
 800bdb6:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bdb8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bdba:	e853 3f00 	ldrex	r3, [r3]
 800bdbe:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800bdc0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800bdc2:	4b56      	ldr	r3, [pc, #344]	; (800bf1c <UART_RxISR_8BIT_FIFOEN+0x2f0>)
 800bdc4:	4013      	ands	r3, r2
 800bdc6:	67fb      	str	r3, [r7, #124]	; 0x7c
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	3308      	adds	r3, #8
 800bdce:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800bdd0:	657a      	str	r2, [r7, #84]	; 0x54
 800bdd2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bdd4:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800bdd6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800bdd8:	e841 2300 	strex	r3, r2, [r1]
 800bddc:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800bdde:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bde0:	2b00      	cmp	r3, #0
 800bde2:	d1e5      	bne.n	800bdb0 <UART_RxISR_8BIT_FIFOEN+0x184>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	2220      	movs	r2, #32
 800bde8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	2200      	movs	r2, #0
 800bdf0:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bdf6:	2b01      	cmp	r3, #1
 800bdf8:	d12e      	bne.n	800be58 <UART_RxISR_8BIT_FIFOEN+0x22c>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	2200      	movs	r2, #0
 800bdfe:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	681b      	ldr	r3, [r3, #0]
 800be04:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800be08:	e853 3f00 	ldrex	r3, [r3]
 800be0c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800be0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be10:	f023 0310 	bic.w	r3, r3, #16
 800be14:	67bb      	str	r3, [r7, #120]	; 0x78
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	681b      	ldr	r3, [r3, #0]
 800be1a:	461a      	mov	r2, r3
 800be1c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800be1e:	643b      	str	r3, [r7, #64]	; 0x40
 800be20:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be22:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800be24:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800be26:	e841 2300 	strex	r3, r2, [r1]
 800be2a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800be2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be2e:	2b00      	cmp	r3, #0
 800be30:	d1e6      	bne.n	800be00 <UART_RxISR_8BIT_FIFOEN+0x1d4>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	69db      	ldr	r3, [r3, #28]
 800be38:	f003 0310 	and.w	r3, r3, #16
 800be3c:	2b10      	cmp	r3, #16
 800be3e:	d103      	bne.n	800be48 <UART_RxISR_8BIT_FIFOEN+0x21c>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	681b      	ldr	r3, [r3, #0]
 800be44:	2210      	movs	r2, #16
 800be46:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800be4e:	4619      	mov	r1, r3
 800be50:	6878      	ldr	r0, [r7, #4]
 800be52:	f7fe fc8f 	bl	800a774 <HAL_UARTEx_RxEventCallback>
 800be56:	e002      	b.n	800be5e <UART_RxISR_8BIT_FIFOEN+0x232>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800be58:	6878      	ldr	r0, [r7, #4]
 800be5a:	f7fe fc77 	bl	800a74c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800be5e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800be62:	2b00      	cmp	r3, #0
 800be64:	d006      	beq.n	800be74 <UART_RxISR_8BIT_FIFOEN+0x248>
 800be66:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800be6a:	f003 0320 	and.w	r3, r3, #32
 800be6e:	2b00      	cmp	r3, #0
 800be70:	f47f af00 	bne.w	800bc74 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800be7a:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800be7e:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 800be82:	2b00      	cmp	r3, #0
 800be84:	d045      	beq.n	800bf12 <UART_RxISR_8BIT_FIFOEN+0x2e6>
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800be8c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800be90:	429a      	cmp	r2, r3
 800be92:	d23e      	bcs.n	800bf12 <UART_RxISR_8BIT_FIFOEN+0x2e6>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	681b      	ldr	r3, [r3, #0]
 800be98:	3308      	adds	r3, #8
 800be9a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be9c:	6a3b      	ldr	r3, [r7, #32]
 800be9e:	e853 3f00 	ldrex	r3, [r3]
 800bea2:	61fb      	str	r3, [r7, #28]
   return(result);
 800bea4:	69fb      	ldr	r3, [r7, #28]
 800bea6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800beaa:	673b      	str	r3, [r7, #112]	; 0x70
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	681b      	ldr	r3, [r3, #0]
 800beb0:	3308      	adds	r3, #8
 800beb2:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800beb4:	62fa      	str	r2, [r7, #44]	; 0x2c
 800beb6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800beb8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800beba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800bebc:	e841 2300 	strex	r3, r2, [r1]
 800bec0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800bec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bec4:	2b00      	cmp	r3, #0
 800bec6:	d1e5      	bne.n	800be94 <UART_RxISR_8BIT_FIFOEN+0x268>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	4a15      	ldr	r2, [pc, #84]	; (800bf20 <UART_RxISR_8BIT_FIFOEN+0x2f4>)
 800becc:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	681b      	ldr	r3, [r3, #0]
 800bed2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bed4:	68fb      	ldr	r3, [r7, #12]
 800bed6:	e853 3f00 	ldrex	r3, [r3]
 800beda:	60bb      	str	r3, [r7, #8]
   return(result);
 800bedc:	68bb      	ldr	r3, [r7, #8]
 800bede:	f043 0320 	orr.w	r3, r3, #32
 800bee2:	66fb      	str	r3, [r7, #108]	; 0x6c
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	681b      	ldr	r3, [r3, #0]
 800bee8:	461a      	mov	r2, r3
 800beea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800beec:	61bb      	str	r3, [r7, #24]
 800beee:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bef0:	6979      	ldr	r1, [r7, #20]
 800bef2:	69ba      	ldr	r2, [r7, #24]
 800bef4:	e841 2300 	strex	r3, r2, [r1]
 800bef8:	613b      	str	r3, [r7, #16]
   return(result);
 800befa:	693b      	ldr	r3, [r7, #16]
 800befc:	2b00      	cmp	r3, #0
 800befe:	d1e6      	bne.n	800bece <UART_RxISR_8BIT_FIFOEN+0x2a2>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800bf00:	e007      	b.n	800bf12 <UART_RxISR_8BIT_FIFOEN+0x2e6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	681b      	ldr	r3, [r3, #0]
 800bf06:	699a      	ldr	r2, [r3, #24]
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	681b      	ldr	r3, [r3, #0]
 800bf0c:	f042 0208 	orr.w	r2, r2, #8
 800bf10:	619a      	str	r2, [r3, #24]
}
 800bf12:	bf00      	nop
 800bf14:	3798      	adds	r7, #152	; 0x98
 800bf16:	46bd      	mov	sp, r7
 800bf18:	bd80      	pop	{r7, pc}
 800bf1a:	bf00      	nop
 800bf1c:	effffffe 	.word	0xeffffffe
 800bf20:	0800b96b 	.word	0x0800b96b

0800bf24 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800bf24:	b580      	push	{r7, lr}
 800bf26:	b0a8      	sub	sp, #160	; 0xa0
 800bf28:	af00      	add	r7, sp, #0
 800bf2a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800bf32:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	681b      	ldr	r3, [r3, #0]
 800bf3a:	69db      	ldr	r3, [r3, #28]
 800bf3c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	681b      	ldr	r3, [r3, #0]
 800bf44:	681b      	ldr	r3, [r3, #0]
 800bf46:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	681b      	ldr	r3, [r3, #0]
 800bf4e:	689b      	ldr	r3, [r3, #8]
 800bf50:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bf5a:	2b22      	cmp	r3, #34	; 0x22
 800bf5c:	f040 8151 	bne.w	800c202 <UART_RxISR_16BIT_FIFOEN+0x2de>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800bf66:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800bf6a:	e0f8      	b.n	800c15e <UART_RxISR_16BIT_FIFOEN+0x23a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	681b      	ldr	r3, [r3, #0]
 800bf70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf72:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bf7a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      *tmp = (uint16_t)(uhdata & uhMask);
 800bf7e:	f8b7 208c 	ldrh.w	r2, [r7, #140]	; 0x8c
 800bf82:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 800bf86:	4013      	ands	r3, r2
 800bf88:	b29a      	uxth	r2, r3
 800bf8a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800bf8e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bf94:	1c9a      	adds	r2, r3, #2
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800bfa0:	b29b      	uxth	r3, r3
 800bfa2:	3b01      	subs	r3, #1
 800bfa4:	b29a      	uxth	r2, r3
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	681b      	ldr	r3, [r3, #0]
 800bfb0:	69db      	ldr	r3, [r3, #28]
 800bfb2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800bfb6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800bfba:	f003 0307 	and.w	r3, r3, #7
 800bfbe:	2b00      	cmp	r3, #0
 800bfc0:	d053      	beq.n	800c06a <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800bfc2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800bfc6:	f003 0301 	and.w	r3, r3, #1
 800bfca:	2b00      	cmp	r3, #0
 800bfcc:	d011      	beq.n	800bff2 <UART_RxISR_16BIT_FIFOEN+0xce>
 800bfce:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800bfd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	d00b      	beq.n	800bff2 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	681b      	ldr	r3, [r3, #0]
 800bfde:	2201      	movs	r2, #1
 800bfe0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bfe8:	f043 0201 	orr.w	r2, r3, #1
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800bff2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800bff6:	f003 0302 	and.w	r3, r3, #2
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	d011      	beq.n	800c022 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800bffe:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800c002:	f003 0301 	and.w	r3, r3, #1
 800c006:	2b00      	cmp	r3, #0
 800c008:	d00b      	beq.n	800c022 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	681b      	ldr	r3, [r3, #0]
 800c00e:	2202      	movs	r2, #2
 800c010:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c018:	f043 0204 	orr.w	r2, r3, #4
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c022:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800c026:	f003 0304 	and.w	r3, r3, #4
 800c02a:	2b00      	cmp	r3, #0
 800c02c:	d011      	beq.n	800c052 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800c02e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800c032:	f003 0301 	and.w	r3, r3, #1
 800c036:	2b00      	cmp	r3, #0
 800c038:	d00b      	beq.n	800c052 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	681b      	ldr	r3, [r3, #0]
 800c03e:	2204      	movs	r2, #4
 800c040:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c048:	f043 0202 	orr.w	r2, r3, #2
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c058:	2b00      	cmp	r3, #0
 800c05a:	d006      	beq.n	800c06a <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c05c:	6878      	ldr	r0, [r7, #4]
 800c05e:	f7fe fb7f 	bl	800a760 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	2200      	movs	r2, #0
 800c066:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800c070:	b29b      	uxth	r3, r3
 800c072:	2b00      	cmp	r3, #0
 800c074:	d173      	bne.n	800c15e <UART_RxISR_16BIT_FIFOEN+0x23a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	681b      	ldr	r3, [r3, #0]
 800c07a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c07c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800c07e:	e853 3f00 	ldrex	r3, [r3]
 800c082:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800c084:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c086:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c08a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	681b      	ldr	r3, [r3, #0]
 800c092:	461a      	mov	r2, r3
 800c094:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800c098:	66fb      	str	r3, [r7, #108]	; 0x6c
 800c09a:	66ba      	str	r2, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c09c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800c09e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800c0a0:	e841 2300 	strex	r3, r2, [r1]
 800c0a4:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800c0a6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	d1e4      	bne.n	800c076 <UART_RxISR_16BIT_FIFOEN+0x152>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	681b      	ldr	r3, [r3, #0]
 800c0b0:	3308      	adds	r3, #8
 800c0b2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c0b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c0b6:	e853 3f00 	ldrex	r3, [r3]
 800c0ba:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800c0bc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c0be:	4b57      	ldr	r3, [pc, #348]	; (800c21c <UART_RxISR_16BIT_FIFOEN+0x2f8>)
 800c0c0:	4013      	ands	r3, r2
 800c0c2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	681b      	ldr	r3, [r3, #0]
 800c0ca:	3308      	adds	r3, #8
 800c0cc:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800c0d0:	65ba      	str	r2, [r7, #88]	; 0x58
 800c0d2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c0d4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800c0d6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800c0d8:	e841 2300 	strex	r3, r2, [r1]
 800c0dc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800c0de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c0e0:	2b00      	cmp	r3, #0
 800c0e2:	d1e3      	bne.n	800c0ac <UART_RxISR_16BIT_FIFOEN+0x188>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	2220      	movs	r2, #32
 800c0e8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	2200      	movs	r2, #0
 800c0f0:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c0f6:	2b01      	cmp	r3, #1
 800c0f8:	d12e      	bne.n	800c158 <UART_RxISR_16BIT_FIFOEN+0x234>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	2200      	movs	r2, #0
 800c0fe:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	681b      	ldr	r3, [r3, #0]
 800c104:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c106:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c108:	e853 3f00 	ldrex	r3, [r3]
 800c10c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800c10e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c110:	f023 0310 	bic.w	r3, r3, #16
 800c114:	67fb      	str	r3, [r7, #124]	; 0x7c
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	681b      	ldr	r3, [r3, #0]
 800c11a:	461a      	mov	r2, r3
 800c11c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800c11e:	647b      	str	r3, [r7, #68]	; 0x44
 800c120:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c122:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800c124:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c126:	e841 2300 	strex	r3, r2, [r1]
 800c12a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800c12c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c12e:	2b00      	cmp	r3, #0
 800c130:	d1e6      	bne.n	800c100 <UART_RxISR_16BIT_FIFOEN+0x1dc>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800c132:	687b      	ldr	r3, [r7, #4]
 800c134:	681b      	ldr	r3, [r3, #0]
 800c136:	69db      	ldr	r3, [r3, #28]
 800c138:	f003 0310 	and.w	r3, r3, #16
 800c13c:	2b10      	cmp	r3, #16
 800c13e:	d103      	bne.n	800c148 <UART_RxISR_16BIT_FIFOEN+0x224>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	681b      	ldr	r3, [r3, #0]
 800c144:	2210      	movs	r2, #16
 800c146:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800c14e:	4619      	mov	r1, r3
 800c150:	6878      	ldr	r0, [r7, #4]
 800c152:	f7fe fb0f 	bl	800a774 <HAL_UARTEx_RxEventCallback>
 800c156:	e002      	b.n	800c15e <UART_RxISR_16BIT_FIFOEN+0x23a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800c158:	6878      	ldr	r0, [r7, #4]
 800c15a:	f7fe faf7 	bl	800a74c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800c15e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 800c162:	2b00      	cmp	r3, #0
 800c164:	d006      	beq.n	800c174 <UART_RxISR_16BIT_FIFOEN+0x250>
 800c166:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800c16a:	f003 0320 	and.w	r3, r3, #32
 800c16e:	2b00      	cmp	r3, #0
 800c170:	f47f aefc 	bne.w	800bf6c <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800c17a:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800c17e:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800c182:	2b00      	cmp	r3, #0
 800c184:	d045      	beq.n	800c212 <UART_RxISR_16BIT_FIFOEN+0x2ee>
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800c18c:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 800c190:	429a      	cmp	r2, r3
 800c192:	d23e      	bcs.n	800c212 <UART_RxISR_16BIT_FIFOEN+0x2ee>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	681b      	ldr	r3, [r3, #0]
 800c198:	3308      	adds	r3, #8
 800c19a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c19c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c19e:	e853 3f00 	ldrex	r3, [r3]
 800c1a2:	623b      	str	r3, [r7, #32]
   return(result);
 800c1a4:	6a3b      	ldr	r3, [r7, #32]
 800c1a6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c1aa:	677b      	str	r3, [r7, #116]	; 0x74
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	681b      	ldr	r3, [r3, #0]
 800c1b0:	3308      	adds	r3, #8
 800c1b2:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800c1b4:	633a      	str	r2, [r7, #48]	; 0x30
 800c1b6:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1b8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c1ba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c1bc:	e841 2300 	strex	r3, r2, [r1]
 800c1c0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800c1c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	d1e5      	bne.n	800c194 <UART_RxISR_16BIT_FIFOEN+0x270>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	4a15      	ldr	r2, [pc, #84]	; (800c220 <UART_RxISR_16BIT_FIFOEN+0x2fc>)
 800c1cc:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	681b      	ldr	r3, [r3, #0]
 800c1d2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c1d4:	693b      	ldr	r3, [r7, #16]
 800c1d6:	e853 3f00 	ldrex	r3, [r3]
 800c1da:	60fb      	str	r3, [r7, #12]
   return(result);
 800c1dc:	68fb      	ldr	r3, [r7, #12]
 800c1de:	f043 0320 	orr.w	r3, r3, #32
 800c1e2:	673b      	str	r3, [r7, #112]	; 0x70
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	681b      	ldr	r3, [r3, #0]
 800c1e8:	461a      	mov	r2, r3
 800c1ea:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800c1ec:	61fb      	str	r3, [r7, #28]
 800c1ee:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1f0:	69b9      	ldr	r1, [r7, #24]
 800c1f2:	69fa      	ldr	r2, [r7, #28]
 800c1f4:	e841 2300 	strex	r3, r2, [r1]
 800c1f8:	617b      	str	r3, [r7, #20]
   return(result);
 800c1fa:	697b      	ldr	r3, [r7, #20]
 800c1fc:	2b00      	cmp	r3, #0
 800c1fe:	d1e6      	bne.n	800c1ce <UART_RxISR_16BIT_FIFOEN+0x2aa>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800c200:	e007      	b.n	800c212 <UART_RxISR_16BIT_FIFOEN+0x2ee>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	681b      	ldr	r3, [r3, #0]
 800c206:	699a      	ldr	r2, [r3, #24]
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	681b      	ldr	r3, [r3, #0]
 800c20c:	f042 0208 	orr.w	r2, r2, #8
 800c210:	619a      	str	r2, [r3, #24]
}
 800c212:	bf00      	nop
 800c214:	37a0      	adds	r7, #160	; 0xa0
 800c216:	46bd      	mov	sp, r7
 800c218:	bd80      	pop	{r7, pc}
 800c21a:	bf00      	nop
 800c21c:	effffffe 	.word	0xeffffffe
 800c220:	0800bacb 	.word	0x0800bacb

0800c224 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800c224:	b480      	push	{r7}
 800c226:	b083      	sub	sp, #12
 800c228:	af00      	add	r7, sp, #0
 800c22a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800c22c:	bf00      	nop
 800c22e:	370c      	adds	r7, #12
 800c230:	46bd      	mov	sp, r7
 800c232:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c236:	4770      	bx	lr

0800c238 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800c238:	b480      	push	{r7}
 800c23a:	b083      	sub	sp, #12
 800c23c:	af00      	add	r7, sp, #0
 800c23e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800c240:	bf00      	nop
 800c242:	370c      	adds	r7, #12
 800c244:	46bd      	mov	sp, r7
 800c246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c24a:	4770      	bx	lr

0800c24c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800c24c:	b480      	push	{r7}
 800c24e:	b083      	sub	sp, #12
 800c250:	af00      	add	r7, sp, #0
 800c252:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800c254:	bf00      	nop
 800c256:	370c      	adds	r7, #12
 800c258:	46bd      	mov	sp, r7
 800c25a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c25e:	4770      	bx	lr

0800c260 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800c260:	b480      	push	{r7}
 800c262:	b085      	sub	sp, #20
 800c264:	af00      	add	r7, sp, #0
 800c266:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800c26e:	2b01      	cmp	r3, #1
 800c270:	d101      	bne.n	800c276 <HAL_UARTEx_DisableFifoMode+0x16>
 800c272:	2302      	movs	r3, #2
 800c274:	e027      	b.n	800c2c6 <HAL_UARTEx_DisableFifoMode+0x66>
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	2201      	movs	r2, #1
 800c27a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	2224      	movs	r2, #36	; 0x24
 800c282:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	681b      	ldr	r3, [r3, #0]
 800c28a:	681b      	ldr	r3, [r3, #0]
 800c28c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	681b      	ldr	r3, [r3, #0]
 800c292:	681a      	ldr	r2, [r3, #0]
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	681b      	ldr	r3, [r3, #0]
 800c298:	f022 0201 	bic.w	r2, r2, #1
 800c29c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800c29e:	68fb      	ldr	r3, [r7, #12]
 800c2a0:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800c2a4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	2200      	movs	r2, #0
 800c2aa:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	681b      	ldr	r3, [r3, #0]
 800c2b0:	68fa      	ldr	r2, [r7, #12]
 800c2b2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	2220      	movs	r2, #32
 800c2b8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	2200      	movs	r2, #0
 800c2c0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800c2c4:	2300      	movs	r3, #0
}
 800c2c6:	4618      	mov	r0, r3
 800c2c8:	3714      	adds	r7, #20
 800c2ca:	46bd      	mov	sp, r7
 800c2cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2d0:	4770      	bx	lr

0800c2d2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c2d2:	b580      	push	{r7, lr}
 800c2d4:	b084      	sub	sp, #16
 800c2d6:	af00      	add	r7, sp, #0
 800c2d8:	6078      	str	r0, [r7, #4]
 800c2da:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800c2e2:	2b01      	cmp	r3, #1
 800c2e4:	d101      	bne.n	800c2ea <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800c2e6:	2302      	movs	r3, #2
 800c2e8:	e02d      	b.n	800c346 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	2201      	movs	r2, #1
 800c2ee:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	2224      	movs	r2, #36	; 0x24
 800c2f6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	681b      	ldr	r3, [r3, #0]
 800c2fe:	681b      	ldr	r3, [r3, #0]
 800c300:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	681a      	ldr	r2, [r3, #0]
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	681b      	ldr	r3, [r3, #0]
 800c30c:	f022 0201 	bic.w	r2, r2, #1
 800c310:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	681b      	ldr	r3, [r3, #0]
 800c316:	689b      	ldr	r3, [r3, #8]
 800c318:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	681b      	ldr	r3, [r3, #0]
 800c320:	683a      	ldr	r2, [r7, #0]
 800c322:	430a      	orrs	r2, r1
 800c324:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c326:	6878      	ldr	r0, [r7, #4]
 800c328:	f000 f850 	bl	800c3cc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	681b      	ldr	r3, [r3, #0]
 800c330:	68fa      	ldr	r2, [r7, #12]
 800c332:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	2220      	movs	r2, #32
 800c338:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	2200      	movs	r2, #0
 800c340:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800c344:	2300      	movs	r3, #0
}
 800c346:	4618      	mov	r0, r3
 800c348:	3710      	adds	r7, #16
 800c34a:	46bd      	mov	sp, r7
 800c34c:	bd80      	pop	{r7, pc}

0800c34e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c34e:	b580      	push	{r7, lr}
 800c350:	b084      	sub	sp, #16
 800c352:	af00      	add	r7, sp, #0
 800c354:	6078      	str	r0, [r7, #4]
 800c356:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800c35e:	2b01      	cmp	r3, #1
 800c360:	d101      	bne.n	800c366 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800c362:	2302      	movs	r3, #2
 800c364:	e02d      	b.n	800c3c2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	2201      	movs	r2, #1
 800c36a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	2224      	movs	r2, #36	; 0x24
 800c372:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	681b      	ldr	r3, [r3, #0]
 800c37a:	681b      	ldr	r3, [r3, #0]
 800c37c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	681a      	ldr	r2, [r3, #0]
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	681b      	ldr	r3, [r3, #0]
 800c388:	f022 0201 	bic.w	r2, r2, #1
 800c38c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	681b      	ldr	r3, [r3, #0]
 800c392:	689b      	ldr	r3, [r3, #8]
 800c394:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	681b      	ldr	r3, [r3, #0]
 800c39c:	683a      	ldr	r2, [r7, #0]
 800c39e:	430a      	orrs	r2, r1
 800c3a0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c3a2:	6878      	ldr	r0, [r7, #4]
 800c3a4:	f000 f812 	bl	800c3cc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	681b      	ldr	r3, [r3, #0]
 800c3ac:	68fa      	ldr	r2, [r7, #12]
 800c3ae:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	2220      	movs	r2, #32
 800c3b4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	2200      	movs	r2, #0
 800c3bc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800c3c0:	2300      	movs	r3, #0
}
 800c3c2:	4618      	mov	r0, r3
 800c3c4:	3710      	adds	r7, #16
 800c3c6:	46bd      	mov	sp, r7
 800c3c8:	bd80      	pop	{r7, pc}
	...

0800c3cc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800c3cc:	b480      	push	{r7}
 800c3ce:	b085      	sub	sp, #20
 800c3d0:	af00      	add	r7, sp, #0
 800c3d2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	d108      	bne.n	800c3ee <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	2201      	movs	r2, #1
 800c3e0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	2201      	movs	r2, #1
 800c3e8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800c3ec:	e031      	b.n	800c452 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800c3ee:	2310      	movs	r3, #16
 800c3f0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800c3f2:	2310      	movs	r3, #16
 800c3f4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	681b      	ldr	r3, [r3, #0]
 800c3fa:	689b      	ldr	r3, [r3, #8]
 800c3fc:	0e5b      	lsrs	r3, r3, #25
 800c3fe:	b2db      	uxtb	r3, r3
 800c400:	f003 0307 	and.w	r3, r3, #7
 800c404:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	681b      	ldr	r3, [r3, #0]
 800c40a:	689b      	ldr	r3, [r3, #8]
 800c40c:	0f5b      	lsrs	r3, r3, #29
 800c40e:	b2db      	uxtb	r3, r3
 800c410:	f003 0307 	and.w	r3, r3, #7
 800c414:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c416:	7bbb      	ldrb	r3, [r7, #14]
 800c418:	7b3a      	ldrb	r2, [r7, #12]
 800c41a:	4911      	ldr	r1, [pc, #68]	; (800c460 <UARTEx_SetNbDataToProcess+0x94>)
 800c41c:	5c8a      	ldrb	r2, [r1, r2]
 800c41e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800c422:	7b3a      	ldrb	r2, [r7, #12]
 800c424:	490f      	ldr	r1, [pc, #60]	; (800c464 <UARTEx_SetNbDataToProcess+0x98>)
 800c426:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c428:	fb93 f3f2 	sdiv	r3, r3, r2
 800c42c:	b29a      	uxth	r2, r3
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c434:	7bfb      	ldrb	r3, [r7, #15]
 800c436:	7b7a      	ldrb	r2, [r7, #13]
 800c438:	4909      	ldr	r1, [pc, #36]	; (800c460 <UARTEx_SetNbDataToProcess+0x94>)
 800c43a:	5c8a      	ldrb	r2, [r1, r2]
 800c43c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800c440:	7b7a      	ldrb	r2, [r7, #13]
 800c442:	4908      	ldr	r1, [pc, #32]	; (800c464 <UARTEx_SetNbDataToProcess+0x98>)
 800c444:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c446:	fb93 f3f2 	sdiv	r3, r3, r2
 800c44a:	b29a      	uxth	r2, r3
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800c452:	bf00      	nop
 800c454:	3714      	adds	r7, #20
 800c456:	46bd      	mov	sp, r7
 800c458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c45c:	4770      	bx	lr
 800c45e:	bf00      	nop
 800c460:	08012db8 	.word	0x08012db8
 800c464:	08012dc0 	.word	0x08012dc0

0800c468 <KalmanFilter>:
 */

#include "kalman.h"

void KalmanFilter(Kalman_Typedef *klm, float input)
{
 800c468:	b480      	push	{r7}
 800c46a:	b083      	sub	sp, #12
 800c46c:	af00      	add	r7, sp, #0
 800c46e:	6078      	str	r0, [r7, #4]
 800c470:	ed87 0a00 	vstr	s0, [r7]
    //k = k-1 + 
    klm->Now_P = klm->LastP + klm->Q;
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	ed93 7a00 	vldr	s14, [r3]
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	edd3 7a04 	vldr	s15, [r3, #16]
 800c480:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	edc3 7a01 	vstr	s15, [r3, #4]
    // = k / k + 
    klm->Kg = klm->Now_P / (klm->Now_P + klm->R);
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	edd3 6a01 	vldr	s13, [r3, #4]
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	ed93 7a01 	vldr	s14, [r3, #4]
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	edd3 7a05 	vldr	s15, [r3, #20]
 800c49c:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c4a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	edc3 7a03 	vstr	s15, [r3, #12]
    //k =  +  *  - 
    klm->out = klm->out + klm->Kg * (input -klm->out);//
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	ed93 7a02 	vldr	s14, [r3, #8]
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	edd3 6a03 	vldr	s13, [r3, #12]
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	edd3 7a02 	vldr	s15, [r3, #8]
 800c4bc:	ed97 6a00 	vldr	s12, [r7]
 800c4c0:	ee76 7a67 	vsub.f32	s15, s12, s15
 800c4c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c4c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	edc3 7a02 	vstr	s15, [r3, #8]
    //:  kfp->LastP 
    klm->LastP = (1-klm->Kg) * klm->Now_P;
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	edd3 7a03 	vldr	s15, [r3, #12]
 800c4d8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c4dc:	ee37 7a67 	vsub.f32	s14, s14, s15
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	edd3 7a01 	vldr	s15, [r3, #4]
 800c4e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	edc3 7a00 	vstr	s15, [r3]
}
 800c4f0:	bf00      	nop
 800c4f2:	370c      	adds	r7, #12
 800c4f4:	46bd      	mov	sp, r7
 800c4f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4fa:	4770      	bx	lr

0800c4fc <Kalman_Init>:

void Kalman_Init(Kalman_Typedef *klm, const float klm_Q, const float klm_R)//klm_Q=0.01 klm_R=0.25
{
 800c4fc:	b480      	push	{r7}
 800c4fe:	b085      	sub	sp, #20
 800c500:	af00      	add	r7, sp, #0
 800c502:	60f8      	str	r0, [r7, #12]
 800c504:	ed87 0a02 	vstr	s0, [r7, #8]
 800c508:	edc7 0a01 	vstr	s1, [r7, #4]
	klm->LastP=0.02;	//
 800c50c:	68fb      	ldr	r3, [r7, #12]
 800c50e:	4a0d      	ldr	r2, [pc, #52]	; (800c544 <Kalman_Init+0x48>)
 800c510:	601a      	str	r2, [r3, #0]
	klm->Now_P=0;			//
 800c512:	68fb      	ldr	r3, [r7, #12]
 800c514:	f04f 0200 	mov.w	r2, #0
 800c518:	605a      	str	r2, [r3, #4]
	klm->out=0;				//
 800c51a:	68fb      	ldr	r3, [r7, #12]
 800c51c:	f04f 0200 	mov.w	r2, #0
 800c520:	609a      	str	r2, [r3, #8]
	klm->Kg=0;				//
 800c522:	68fb      	ldr	r3, [r7, #12]
 800c524:	f04f 0200 	mov.w	r2, #0
 800c528:	60da      	str	r2, [r3, #12]
	klm->Q=klm_Q;			//Q: QQ;
 800c52a:	68fb      	ldr	r3, [r7, #12]
 800c52c:	68ba      	ldr	r2, [r7, #8]
 800c52e:	611a      	str	r2, [r3, #16]
	klm->R=klm_R;			//R: RR()
 800c530:	68fb      	ldr	r3, [r7, #12]
 800c532:	687a      	ldr	r2, [r7, #4]
 800c534:	615a      	str	r2, [r3, #20]
}
 800c536:	bf00      	nop
 800c538:	3714      	adds	r7, #20
 800c53a:	46bd      	mov	sp, r7
 800c53c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c540:	4770      	bx	lr
 800c542:	bf00      	nop
 800c544:	3ca3d70a 	.word	0x3ca3d70a

0800c548 <tft_text_float_3>:
 * screen id
 * id id
 * num  
 */
void tft_text_float_3(uint8_t screen,uint8_t id,float num)
{
 800c548:	b580      	push	{r7, lr}
 800c54a:	b088      	sub	sp, #32
 800c54c:	af00      	add	r7, sp, #0
 800c54e:	4603      	mov	r3, r0
 800c550:	460a      	mov	r2, r1
 800c552:	ed87 0a00 	vstr	s0, [r7]
 800c556:	71fb      	strb	r3, [r7, #7]
 800c558:	4613      	mov	r3, r2
 800c55a:	71bb      	strb	r3, [r7, #6]
	uint8_t head[7]={0xEE,0xB1,0x10,0x00,screen,0x00,id};
 800c55c:	23ee      	movs	r3, #238	; 0xee
 800c55e:	763b      	strb	r3, [r7, #24]
 800c560:	23b1      	movs	r3, #177	; 0xb1
 800c562:	767b      	strb	r3, [r7, #25]
 800c564:	2310      	movs	r3, #16
 800c566:	76bb      	strb	r3, [r7, #26]
 800c568:	2300      	movs	r3, #0
 800c56a:	76fb      	strb	r3, [r7, #27]
 800c56c:	79fb      	ldrb	r3, [r7, #7]
 800c56e:	773b      	strb	r3, [r7, #28]
 800c570:	2300      	movs	r3, #0
 800c572:	777b      	strb	r3, [r7, #29]
 800c574:	79bb      	ldrb	r3, [r7, #6]
 800c576:	77bb      	strb	r3, [r7, #30]
	uint8_t end[4]={0xFF,0xFC,0xFF,0xFF};
 800c578:	f46f 7340 	mvn.w	r3, #768	; 0x300
 800c57c:	617b      	str	r3, [r7, #20]
	uint8_t	body[11];
	sprintf(body,"%.3f",num);
 800c57e:	edd7 7a00 	vldr	s15, [r7]
 800c582:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800c586:	f107 0008 	add.w	r0, r7, #8
 800c58a:	ec53 2b17 	vmov	r2, r3, d7
 800c58e:	490e      	ldr	r1, [pc, #56]	; (800c5c8 <tft_text_float_3+0x80>)
 800c590:	f003 f8bc 	bl	800f70c <siprintf>
	HAL_UART_Transmit(TFT_SEND, head, 7, 5);
 800c594:	f107 0118 	add.w	r1, r7, #24
 800c598:	2305      	movs	r3, #5
 800c59a:	2207      	movs	r2, #7
 800c59c:	480b      	ldr	r0, [pc, #44]	; (800c5cc <tft_text_float_3+0x84>)
 800c59e:	f7fd fc41 	bl	8009e24 <HAL_UART_Transmit>
	HAL_UART_Transmit(TFT_SEND, body,11, 5);
 800c5a2:	f107 0108 	add.w	r1, r7, #8
 800c5a6:	2305      	movs	r3, #5
 800c5a8:	220b      	movs	r2, #11
 800c5aa:	4808      	ldr	r0, [pc, #32]	; (800c5cc <tft_text_float_3+0x84>)
 800c5ac:	f7fd fc3a 	bl	8009e24 <HAL_UART_Transmit>
	HAL_UART_Transmit(TFT_SEND, end, 4, 5);
 800c5b0:	f107 0114 	add.w	r1, r7, #20
 800c5b4:	2305      	movs	r3, #5
 800c5b6:	2204      	movs	r2, #4
 800c5b8:	4804      	ldr	r0, [pc, #16]	; (800c5cc <tft_text_float_3+0x84>)
 800c5ba:	f7fd fc33 	bl	8009e24 <HAL_UART_Transmit>

//	WIFI_Transmit_Data(head,10);
//	WIFI_Transmit_Data(body,11);
//	WIFI_Transmit_Data(end,4);
}
 800c5be:	bf00      	nop
 800c5c0:	3720      	adds	r7, #32
 800c5c2:	46bd      	mov	sp, r7
 800c5c4:	bd80      	pop	{r7, pc}
 800c5c6:	bf00      	nop
 800c5c8:	08012d74 	.word	0x08012d74
 800c5cc:	24000450 	.word	0x24000450

0800c5d0 <tft_slideblock>:
//
/*
 *index 
 */
void tft_slideblock(uint8_t screen,uint8_t id,uint16_t index)
{
 800c5d0:	b580      	push	{r7, lr}
 800c5d2:	b086      	sub	sp, #24
 800c5d4:	af00      	add	r7, sp, #0
 800c5d6:	4603      	mov	r3, r0
 800c5d8:	71fb      	strb	r3, [r7, #7]
 800c5da:	460b      	mov	r3, r1
 800c5dc:	71bb      	strb	r3, [r7, #6]
 800c5de:	4613      	mov	r3, r2
 800c5e0:	80bb      	strh	r3, [r7, #4]
	uint8_t all[15]={0xEE,0xB1,0x10,0x00,screen,0x00,id,0x00,0x00,(uint8_t)(index>>8),(uint8_t)(index),0xFF,0xFC,0xFF,0xFF};
 800c5e2:	23ee      	movs	r3, #238	; 0xee
 800c5e4:	723b      	strb	r3, [r7, #8]
 800c5e6:	23b1      	movs	r3, #177	; 0xb1
 800c5e8:	727b      	strb	r3, [r7, #9]
 800c5ea:	2310      	movs	r3, #16
 800c5ec:	72bb      	strb	r3, [r7, #10]
 800c5ee:	2300      	movs	r3, #0
 800c5f0:	72fb      	strb	r3, [r7, #11]
 800c5f2:	79fb      	ldrb	r3, [r7, #7]
 800c5f4:	733b      	strb	r3, [r7, #12]
 800c5f6:	2300      	movs	r3, #0
 800c5f8:	737b      	strb	r3, [r7, #13]
 800c5fa:	79bb      	ldrb	r3, [r7, #6]
 800c5fc:	73bb      	strb	r3, [r7, #14]
 800c5fe:	2300      	movs	r3, #0
 800c600:	73fb      	strb	r3, [r7, #15]
 800c602:	2300      	movs	r3, #0
 800c604:	743b      	strb	r3, [r7, #16]
 800c606:	88bb      	ldrh	r3, [r7, #4]
 800c608:	0a1b      	lsrs	r3, r3, #8
 800c60a:	b29b      	uxth	r3, r3
 800c60c:	b2db      	uxtb	r3, r3
 800c60e:	747b      	strb	r3, [r7, #17]
 800c610:	88bb      	ldrh	r3, [r7, #4]
 800c612:	b2db      	uxtb	r3, r3
 800c614:	74bb      	strb	r3, [r7, #18]
 800c616:	23ff      	movs	r3, #255	; 0xff
 800c618:	74fb      	strb	r3, [r7, #19]
 800c61a:	23fc      	movs	r3, #252	; 0xfc
 800c61c:	753b      	strb	r3, [r7, #20]
 800c61e:	23ff      	movs	r3, #255	; 0xff
 800c620:	757b      	strb	r3, [r7, #21]
 800c622:	23ff      	movs	r3, #255	; 0xff
 800c624:	75bb      	strb	r3, [r7, #22]
	HAL_UART_Transmit(TFT_SEND, all, 15, 5);
 800c626:	f107 0108 	add.w	r1, r7, #8
 800c62a:	2305      	movs	r3, #5
 800c62c:	220f      	movs	r2, #15
 800c62e:	4803      	ldr	r0, [pc, #12]	; (800c63c <tft_slideblock+0x6c>)
 800c630:	f7fd fbf8 	bl	8009e24 <HAL_UART_Transmit>
}
 800c634:	bf00      	nop
 800c636:	3718      	adds	r7, #24
 800c638:	46bd      	mov	sp, r7
 800c63a:	bd80      	pop	{r7, pc}
 800c63c:	24000450 	.word	0x24000450

0800c640 <tft_receive>:


uint32_t i;
//
uint8_t tft_receive()
{
 800c640:	b580      	push	{r7, lr}
 800c642:	b082      	sub	sp, #8
 800c644:	af00      	add	r7, sp, #0
	uint8_t state;
	R_alldata[R_place]=R_onedata;
 800c646:	4b2f      	ldr	r3, [pc, #188]	; (800c704 <tft_receive+0xc4>)
 800c648:	681b      	ldr	r3, [r3, #0]
 800c64a:	4a2f      	ldr	r2, [pc, #188]	; (800c708 <tft_receive+0xc8>)
 800c64c:	7811      	ldrb	r1, [r2, #0]
 800c64e:	4a2f      	ldr	r2, [pc, #188]	; (800c70c <tft_receive+0xcc>)
 800c650:	54d1      	strb	r1, [r2, r3]

	if(R_onedata==0xEE){
 800c652:	4b2d      	ldr	r3, [pc, #180]	; (800c708 <tft_receive+0xc8>)
 800c654:	781b      	ldrb	r3, [r3, #0]
 800c656:	2bee      	cmp	r3, #238	; 0xee
 800c658:	d105      	bne.n	800c666 <tft_receive+0x26>
	R_place++;
 800c65a:	4b2a      	ldr	r3, [pc, #168]	; (800c704 <tft_receive+0xc4>)
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	3301      	adds	r3, #1
 800c660:	4a28      	ldr	r2, [pc, #160]	; (800c704 <tft_receive+0xc4>)
 800c662:	6013      	str	r3, [r2, #0]
 800c664:	e008      	b.n	800c678 <tft_receive+0x38>
	}
	else if(R_place>=1)R_place++;
 800c666:	4b27      	ldr	r3, [pc, #156]	; (800c704 <tft_receive+0xc4>)
 800c668:	681b      	ldr	r3, [r3, #0]
 800c66a:	2b00      	cmp	r3, #0
 800c66c:	d004      	beq.n	800c678 <tft_receive+0x38>
 800c66e:	4b25      	ldr	r3, [pc, #148]	; (800c704 <tft_receive+0xc4>)
 800c670:	681b      	ldr	r3, [r3, #0]
 800c672:	3301      	adds	r3, #1
 800c674:	4a23      	ldr	r2, [pc, #140]	; (800c704 <tft_receive+0xc4>)
 800c676:	6013      	str	r3, [r2, #0]
	if(R_place>5){
 800c678:	4b22      	ldr	r3, [pc, #136]	; (800c704 <tft_receive+0xc4>)
 800c67a:	681b      	ldr	r3, [r3, #0]
 800c67c:	2b05      	cmp	r3, #5
 800c67e:	d934      	bls.n	800c6ea <tft_receive+0xaa>
		if(R_alldata[R_place-1]==0xFF&&R_alldata[R_place-2]==0xFF&&R_alldata[R_place-3]==0xFC&&R_alldata[R_place-4]==0xFF)
 800c680:	4b20      	ldr	r3, [pc, #128]	; (800c704 <tft_receive+0xc4>)
 800c682:	681b      	ldr	r3, [r3, #0]
 800c684:	3b01      	subs	r3, #1
 800c686:	4a21      	ldr	r2, [pc, #132]	; (800c70c <tft_receive+0xcc>)
 800c688:	5cd3      	ldrb	r3, [r2, r3]
 800c68a:	2bff      	cmp	r3, #255	; 0xff
 800c68c:	d12d      	bne.n	800c6ea <tft_receive+0xaa>
 800c68e:	4b1d      	ldr	r3, [pc, #116]	; (800c704 <tft_receive+0xc4>)
 800c690:	681b      	ldr	r3, [r3, #0]
 800c692:	3b02      	subs	r3, #2
 800c694:	4a1d      	ldr	r2, [pc, #116]	; (800c70c <tft_receive+0xcc>)
 800c696:	5cd3      	ldrb	r3, [r2, r3]
 800c698:	2bff      	cmp	r3, #255	; 0xff
 800c69a:	d126      	bne.n	800c6ea <tft_receive+0xaa>
 800c69c:	4b19      	ldr	r3, [pc, #100]	; (800c704 <tft_receive+0xc4>)
 800c69e:	681b      	ldr	r3, [r3, #0]
 800c6a0:	3b03      	subs	r3, #3
 800c6a2:	4a1a      	ldr	r2, [pc, #104]	; (800c70c <tft_receive+0xcc>)
 800c6a4:	5cd3      	ldrb	r3, [r2, r3]
 800c6a6:	2bfc      	cmp	r3, #252	; 0xfc
 800c6a8:	d11f      	bne.n	800c6ea <tft_receive+0xaa>
 800c6aa:	4b16      	ldr	r3, [pc, #88]	; (800c704 <tft_receive+0xc4>)
 800c6ac:	681b      	ldr	r3, [r3, #0]
 800c6ae:	3b04      	subs	r3, #4
 800c6b0:	4a16      	ldr	r2, [pc, #88]	; (800c70c <tft_receive+0xcc>)
 800c6b2:	5cd3      	ldrb	r3, [r2, r3]
 800c6b4:	2bff      	cmp	r3, #255	; 0xff
 800c6b6:	d118      	bne.n	800c6ea <tft_receive+0xaa>
		{
			state=tft_manage();
 800c6b8:	f000 f82e 	bl	800c718 <tft_manage>
 800c6bc:	4603      	mov	r3, r0
 800c6be:	71fb      	strb	r3, [r7, #7]
			for(i=0;i<=255;i++)R_alldata[i]=0;
 800c6c0:	4b13      	ldr	r3, [pc, #76]	; (800c710 <tft_receive+0xd0>)
 800c6c2:	2200      	movs	r2, #0
 800c6c4:	601a      	str	r2, [r3, #0]
 800c6c6:	e009      	b.n	800c6dc <tft_receive+0x9c>
 800c6c8:	4b11      	ldr	r3, [pc, #68]	; (800c710 <tft_receive+0xd0>)
 800c6ca:	681b      	ldr	r3, [r3, #0]
 800c6cc:	4a0f      	ldr	r2, [pc, #60]	; (800c70c <tft_receive+0xcc>)
 800c6ce:	2100      	movs	r1, #0
 800c6d0:	54d1      	strb	r1, [r2, r3]
 800c6d2:	4b0f      	ldr	r3, [pc, #60]	; (800c710 <tft_receive+0xd0>)
 800c6d4:	681b      	ldr	r3, [r3, #0]
 800c6d6:	3301      	adds	r3, #1
 800c6d8:	4a0d      	ldr	r2, [pc, #52]	; (800c710 <tft_receive+0xd0>)
 800c6da:	6013      	str	r3, [r2, #0]
 800c6dc:	4b0c      	ldr	r3, [pc, #48]	; (800c710 <tft_receive+0xd0>)
 800c6de:	681b      	ldr	r3, [r3, #0]
 800c6e0:	2bff      	cmp	r3, #255	; 0xff
 800c6e2:	d9f1      	bls.n	800c6c8 <tft_receive+0x88>
			R_place=0;
 800c6e4:	4b07      	ldr	r3, [pc, #28]	; (800c704 <tft_receive+0xc4>)
 800c6e6:	2200      	movs	r2, #0
 800c6e8:	601a      	str	r2, [r3, #0]
		}
	}
	R_onedata = 0;
 800c6ea:	4b07      	ldr	r3, [pc, #28]	; (800c708 <tft_receive+0xc8>)
 800c6ec:	2200      	movs	r2, #0
 800c6ee:	701a      	strb	r2, [r3, #0]
	HAL_UART_Receive_IT(TFT_RECEIVE, (uint8_t *)&R_onedata, 1);
 800c6f0:	2201      	movs	r2, #1
 800c6f2:	4905      	ldr	r1, [pc, #20]	; (800c708 <tft_receive+0xc8>)
 800c6f4:	4807      	ldr	r0, [pc, #28]	; (800c714 <tft_receive+0xd4>)
 800c6f6:	f7fd fc2b 	bl	8009f50 <HAL_UART_Receive_IT>
	return state;
 800c6fa:	79fb      	ldrb	r3, [r7, #7]
}
 800c6fc:	4618      	mov	r0, r3
 800c6fe:	3708      	adds	r7, #8
 800c700:	46bd      	mov	sp, r7
 800c702:	bd80      	pop	{r7, pc}
 800c704:	240005e8 	.word	0x240005e8
 800c708:	240004e4 	.word	0x240004e4
 800c70c:	240004e8 	.word	0x240004e8
 800c710:	240005f4 	.word	0x240005f4
 800c714:	24000450 	.word	0x24000450

0800c718 <tft_manage>:

/*
 *    
 */
uint8_t tft_manage()
{
 800c718:	b480      	push	{r7}
 800c71a:	af00      	add	r7, sp, #0
	//
	if(R_alldata[1]==0xB1 && R_alldata[2]==0x11)
 800c71c:	4b23      	ldr	r3, [pc, #140]	; (800c7ac <tft_manage+0x94>)
 800c71e:	785b      	ldrb	r3, [r3, #1]
 800c720:	2bb1      	cmp	r3, #177	; 0xb1
 800c722:	d13d      	bne.n	800c7a0 <tft_manage+0x88>
 800c724:	4b21      	ldr	r3, [pc, #132]	; (800c7ac <tft_manage+0x94>)
 800c726:	789b      	ldrb	r3, [r3, #2]
 800c728:	2b11      	cmp	r3, #17
 800c72a:	d139      	bne.n	800c7a0 <tft_manage+0x88>
	{


		controlbuf.screenid = R_alldata[4];
 800c72c:	4b1f      	ldr	r3, [pc, #124]	; (800c7ac <tft_manage+0x94>)
 800c72e:	791a      	ldrb	r2, [r3, #4]
 800c730:	4b1f      	ldr	r3, [pc, #124]	; (800c7b0 <tft_manage+0x98>)
 800c732:	701a      	strb	r2, [r3, #0]
		controlbuf.controlid = R_alldata[6];
 800c734:	4b1d      	ldr	r3, [pc, #116]	; (800c7ac <tft_manage+0x94>)
 800c736:	799a      	ldrb	r2, [r3, #6]
 800c738:	4b1d      	ldr	r3, [pc, #116]	; (800c7b0 <tft_manage+0x98>)
 800c73a:	705a      	strb	r2, [r3, #1]
		controlbuf.controltype = R_alldata[7];
 800c73c:	4b1b      	ldr	r3, [pc, #108]	; (800c7ac <tft_manage+0x94>)
 800c73e:	79da      	ldrb	r2, [r3, #7]
 800c740:	4b1b      	ldr	r3, [pc, #108]	; (800c7b0 <tft_manage+0x98>)
 800c742:	709a      	strb	r2, [r3, #2]
//		controlbuf.controltype = R_alldata[8];
//		controlbuf.data = R_alldata[9];
		//
		if(R_alldata[7]==0x10)
 800c744:	4b19      	ldr	r3, [pc, #100]	; (800c7ac <tft_manage+0x94>)
 800c746:	79db      	ldrb	r3, [r3, #7]
 800c748:	2b10      	cmp	r3, #16
 800c74a:	d105      	bne.n	800c758 <tft_manage+0x40>
		{
			controlbuf.data = R_alldata[9];
 800c74c:	4b17      	ldr	r3, [pc, #92]	; (800c7ac <tft_manage+0x94>)
 800c74e:	7a5b      	ldrb	r3, [r3, #9]
 800c750:	b29a      	uxth	r2, r3
 800c752:	4b17      	ldr	r3, [pc, #92]	; (800c7b0 <tft_manage+0x98>)
 800c754:	809a      	strh	r2, [r3, #4]
 800c756:	e021      	b.n	800c79c <tft_manage+0x84>
		}
		//
		else if(R_alldata[7]==0x1B)
 800c758:	4b14      	ldr	r3, [pc, #80]	; (800c7ac <tft_manage+0x94>)
 800c75a:	79db      	ldrb	r3, [r3, #7]
 800c75c:	2b1b      	cmp	r3, #27
 800c75e:	d105      	bne.n	800c76c <tft_manage+0x54>
		{
			controlbuf.data = R_alldata[8];
 800c760:	4b12      	ldr	r3, [pc, #72]	; (800c7ac <tft_manage+0x94>)
 800c762:	7a1b      	ldrb	r3, [r3, #8]
 800c764:	b29a      	uxth	r2, r3
 800c766:	4b12      	ldr	r3, [pc, #72]	; (800c7b0 <tft_manage+0x98>)
 800c768:	809a      	strh	r2, [r3, #4]
 800c76a:	e017      	b.n	800c79c <tft_manage+0x84>

		}
		//    
		else if(R_alldata[7]==0x13 || R_alldata[7]==12 || R_alldata[7]==14)
 800c76c:	4b0f      	ldr	r3, [pc, #60]	; (800c7ac <tft_manage+0x94>)
 800c76e:	79db      	ldrb	r3, [r3, #7]
 800c770:	2b13      	cmp	r3, #19
 800c772:	d007      	beq.n	800c784 <tft_manage+0x6c>
 800c774:	4b0d      	ldr	r3, [pc, #52]	; (800c7ac <tft_manage+0x94>)
 800c776:	79db      	ldrb	r3, [r3, #7]
 800c778:	2b0c      	cmp	r3, #12
 800c77a:	d003      	beq.n	800c784 <tft_manage+0x6c>
 800c77c:	4b0b      	ldr	r3, [pc, #44]	; (800c7ac <tft_manage+0x94>)
 800c77e:	79db      	ldrb	r3, [r3, #7]
 800c780:	2b0e      	cmp	r3, #14
 800c782:	d10b      	bne.n	800c79c <tft_manage+0x84>
		{
			controlbuf.data =( (uint16_t)R_alldata[10]<<8 | (uint16_t)R_alldata[11]);
 800c784:	4b09      	ldr	r3, [pc, #36]	; (800c7ac <tft_manage+0x94>)
 800c786:	7a9b      	ldrb	r3, [r3, #10]
 800c788:	021b      	lsls	r3, r3, #8
 800c78a:	b21a      	sxth	r2, r3
 800c78c:	4b07      	ldr	r3, [pc, #28]	; (800c7ac <tft_manage+0x94>)
 800c78e:	7adb      	ldrb	r3, [r3, #11]
 800c790:	b21b      	sxth	r3, r3
 800c792:	4313      	orrs	r3, r2
 800c794:	b21b      	sxth	r3, r3
 800c796:	b29a      	uxth	r2, r3
 800c798:	4b05      	ldr	r3, [pc, #20]	; (800c7b0 <tft_manage+0x98>)
 800c79a:	809a      	strh	r2, [r3, #4]
		}

		return 1;
 800c79c:	2301      	movs	r3, #1
 800c79e:	e000      	b.n	800c7a2 <tft_manage+0x8a>
	}




	return 0;
 800c7a0:	2300      	movs	r3, #0
}
 800c7a2:	4618      	mov	r0, r3
 800c7a4:	46bd      	mov	sp, r7
 800c7a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7aa:	4770      	bx	lr
 800c7ac:	240004e8 	.word	0x240004e8
 800c7b0:	240005ec 	.word	0x240005ec
 800c7b4:	00000000 	.word	0x00000000

0800c7b8 <Servo_con>:
float l_sort[15];
float adjustDis=0,adjustSita=0;
uint8_t isAdjust=0,wantAdjust=0;

void Servo_con(float_t angel)
{
 800c7b8:	b480      	push	{r7}
 800c7ba:	b083      	sub	sp, #12
 800c7bc:	af00      	add	r7, sp, #0
 800c7be:	ed87 0a01 	vstr	s0, [r7, #4]
	if(angel<=180&&angel>=0)
 800c7c2:	edd7 7a01 	vldr	s15, [r7, #4]
 800c7c6:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 800c838 <Servo_con+0x80>
 800c7ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c7ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c7d2:	d900      	bls.n	800c7d6 <Servo_con+0x1e>
	{
		TIM4->CCR1=500+angel/180.0*2000.0;
	}

}
 800c7d4:	e01d      	b.n	800c812 <Servo_con+0x5a>
	if(angel<=180&&angel>=0)
 800c7d6:	edd7 7a01 	vldr	s15, [r7, #4]
 800c7da:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c7de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c7e2:	da00      	bge.n	800c7e6 <Servo_con+0x2e>
}
 800c7e4:	e015      	b.n	800c812 <Servo_con+0x5a>
		TIM4->CCR1=500+angel/180.0*2000.0;
 800c7e6:	edd7 7a01 	vldr	s15, [r7, #4]
 800c7ea:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 800c7ee:	ed9f 5b0c 	vldr	d5, [pc, #48]	; 800c820 <Servo_con+0x68>
 800c7f2:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800c7f6:	ed9f 6b0c 	vldr	d6, [pc, #48]	; 800c828 <Servo_con+0x70>
 800c7fa:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c7fe:	ed9f 6b0c 	vldr	d6, [pc, #48]	; 800c830 <Servo_con+0x78>
 800c802:	ee37 7b06 	vadd.f64	d7, d7, d6
 800c806:	4b0d      	ldr	r3, [pc, #52]	; (800c83c <Servo_con+0x84>)
 800c808:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800c80c:	ee17 2a90 	vmov	r2, s15
 800c810:	635a      	str	r2, [r3, #52]	; 0x34
}
 800c812:	bf00      	nop
 800c814:	370c      	adds	r7, #12
 800c816:	46bd      	mov	sp, r7
 800c818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c81c:	4770      	bx	lr
 800c81e:	bf00      	nop
 800c820:	00000000 	.word	0x00000000
 800c824:	40668000 	.word	0x40668000
 800c828:	00000000 	.word	0x00000000
 800c82c:	409f4000 	.word	0x409f4000
 800c830:	00000000 	.word	0x00000000
 800c834:	407f4000 	.word	0x407f4000
 800c838:	43340000 	.word	0x43340000
 800c83c:	40000800 	.word	0x40000800

0800c840 <init_start>:

//while
void init_start()
{
 800c840:	b580      	push	{r7, lr}
 800c842:	af00      	add	r7, sp, #0
	arm_rfft_fast_init_f32(&FFT_S,32);
 800c844:	2120      	movs	r1, #32
 800c846:	482d      	ldr	r0, [pc, #180]	; (800c8fc <init_start+0xbc>)
 800c848:	f001 fa3a 	bl	800dcc0 <arm_rfft_fast_init_f32>
	Kalman_Init(&KAL[0], 0.2, 0.4);
 800c84c:	eddf 0a2c 	vldr	s1, [pc, #176]	; 800c900 <init_start+0xc0>
 800c850:	ed9f 0a2c 	vldr	s0, [pc, #176]	; 800c904 <init_start+0xc4>
 800c854:	482c      	ldr	r0, [pc, #176]	; (800c908 <init_start+0xc8>)
 800c856:	f7ff fe51 	bl	800c4fc <Kalman_Init>
	Kalman_Init(&KAL[1], 0.2, 0.4);
 800c85a:	eddf 0a29 	vldr	s1, [pc, #164]	; 800c900 <init_start+0xc0>
 800c85e:	ed9f 0a29 	vldr	s0, [pc, #164]	; 800c904 <init_start+0xc4>
 800c862:	482a      	ldr	r0, [pc, #168]	; (800c90c <init_start+0xcc>)
 800c864:	f7ff fe4a 	bl	800c4fc <Kalman_Init>
	Kalman_Init(&KAL[2], 0.2, 0.4);
 800c868:	eddf 0a25 	vldr	s1, [pc, #148]	; 800c900 <init_start+0xc0>
 800c86c:	ed9f 0a25 	vldr	s0, [pc, #148]	; 800c904 <init_start+0xc4>
 800c870:	4827      	ldr	r0, [pc, #156]	; (800c910 <init_start+0xd0>)
 800c872:	f7ff fe43 	bl	800c4fc <Kalman_Init>
	Kalman_Init(&KAL[3], 0.05, 0.4);
 800c876:	eddf 0a22 	vldr	s1, [pc, #136]	; 800c900 <init_start+0xc0>
 800c87a:	ed9f 0a26 	vldr	s0, [pc, #152]	; 800c914 <init_start+0xd4>
 800c87e:	4826      	ldr	r0, [pc, #152]	; (800c918 <init_start+0xd8>)
 800c880:	f7ff fe3c 	bl	800c4fc <Kalman_Init>
	Kalman_Init(&KAL[4], 0.05, 0.4);
 800c884:	eddf 0a1e 	vldr	s1, [pc, #120]	; 800c900 <init_start+0xc0>
 800c888:	ed9f 0a22 	vldr	s0, [pc, #136]	; 800c914 <init_start+0xd4>
 800c88c:	4823      	ldr	r0, [pc, #140]	; (800c91c <init_start+0xdc>)
 800c88e:	f7ff fe35 	bl	800c4fc <Kalman_Init>
	Kalman_Init(&KAL[5], 0.2, 0.4);
 800c892:	eddf 0a1b 	vldr	s1, [pc, #108]	; 800c900 <init_start+0xc0>
 800c896:	ed9f 0a1b 	vldr	s0, [pc, #108]	; 800c904 <init_start+0xc4>
 800c89a:	4821      	ldr	r0, [pc, #132]	; (800c920 <init_start+0xe0>)
 800c89c:	f7ff fe2e 	bl	800c4fc <Kalman_Init>
	Kalman_Init(&KAL[6], 0.2, 0.4);
 800c8a0:	eddf 0a17 	vldr	s1, [pc, #92]	; 800c900 <init_start+0xc0>
 800c8a4:	ed9f 0a17 	vldr	s0, [pc, #92]	; 800c904 <init_start+0xc4>
 800c8a8:	481e      	ldr	r0, [pc, #120]	; (800c924 <init_start+0xe4>)
 800c8aa:	f7ff fe27 	bl	800c4fc <Kalman_Init>
	Kalman_Init(&KAL[7], 0.01, 0.4);
 800c8ae:	eddf 0a14 	vldr	s1, [pc, #80]	; 800c900 <init_start+0xc0>
 800c8b2:	ed9f 0a1d 	vldr	s0, [pc, #116]	; 800c928 <init_start+0xe8>
 800c8b6:	481d      	ldr	r0, [pc, #116]	; (800c92c <init_start+0xec>)
 800c8b8:	f7ff fe20 	bl	800c4fc <Kalman_Init>
	HAL_GPIO_WritePin(RED_GPIO_Port, RED_Pin, SET);
 800c8bc:	2201      	movs	r2, #1
 800c8be:	2180      	movs	r1, #128	; 0x80
 800c8c0:	481b      	ldr	r0, [pc, #108]	; (800c930 <init_start+0xf0>)
 800c8c2:	f7f8 fdd7 	bl	8005474 <HAL_GPIO_WritePin>
	//ADC
	HAL_UART_Receive_IT(&huart6, &R_onedata, 1);
 800c8c6:	2201      	movs	r2, #1
 800c8c8:	491a      	ldr	r1, [pc, #104]	; (800c934 <init_start+0xf4>)
 800c8ca:	481b      	ldr	r0, [pc, #108]	; (800c938 <init_start+0xf8>)
 800c8cc:	f7fd fb40 	bl	8009f50 <HAL_UART_Receive_IT>
//	TFT_Init();
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 800c8d0:	2100      	movs	r1, #0
 800c8d2:	481a      	ldr	r0, [pc, #104]	; (800c93c <init_start+0xfc>)
 800c8d4:	f7fc f90a 	bl	8008aec <HAL_TIM_PWM_Start>
	Servo_con(90);
 800c8d8:	ed9f 0a19 	vldr	s0, [pc, #100]	; 800c940 <init_start+0x100>
 800c8dc:	f7ff ff6c 	bl	800c7b8 <Servo_con>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t *)ad_values, 8);
 800c8e0:	2208      	movs	r2, #8
 800c8e2:	4918      	ldr	r1, [pc, #96]	; (800c944 <init_start+0x104>)
 800c8e4:	4818      	ldr	r0, [pc, #96]	; (800c948 <init_start+0x108>)
 800c8e6:	f7f5 fc95 	bl	8002214 <HAL_ADC_Start_DMA>
	HAL_TIM_Base_Start(&htim2);
 800c8ea:	4818      	ldr	r0, [pc, #96]	; (800c94c <init_start+0x10c>)
 800c8ec:	f7fb ffb4 	bl	8008858 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start_IT(&htim3);
 800c8f0:	4817      	ldr	r0, [pc, #92]	; (800c950 <init_start+0x110>)
 800c8f2:	f7fc f821 	bl	8008938 <HAL_TIM_Base_Start_IT>

}
 800c8f6:	bf00      	nop
 800c8f8:	bd80      	pop	{r7, pc}
 800c8fa:	bf00      	nop
 800c8fc:	240045dc 	.word	0x240045dc
 800c900:	3ecccccd 	.word	0x3ecccccd
 800c904:	3e4ccccd 	.word	0x3e4ccccd
 800c908:	2400451c 	.word	0x2400451c
 800c90c:	24004534 	.word	0x24004534
 800c910:	2400454c 	.word	0x2400454c
 800c914:	3d4ccccd 	.word	0x3d4ccccd
 800c918:	24004564 	.word	0x24004564
 800c91c:	2400457c 	.word	0x2400457c
 800c920:	24004594 	.word	0x24004594
 800c924:	240045ac 	.word	0x240045ac
 800c928:	3c23d70a 	.word	0x3c23d70a
 800c92c:	240045c4 	.word	0x240045c4
 800c930:	58020400 	.word	0x58020400
 800c934:	240004e4 	.word	0x240004e4
 800c938:	24000450 	.word	0x24000450
 800c93c:	24000374 	.word	0x24000374
 800c940:	42b40000 	.word	0x42b40000
 800c944:	240005fc 	.word	0x240005fc
 800c948:	240001fc 	.word	0x240001fc
 800c94c:	240002dc 	.word	0x240002dc
 800c950:	24000328 	.word	0x24000328
 800c954:	00000000 	.word	0x00000000

0800c958 <while_do>:
//while
void while_do()
{
 800c958:	b580      	push	{r7, lr}
 800c95a:	b09a      	sub	sp, #104	; 0x68
 800c95c:	af00      	add	r7, sp, #0
	if(readyToFFT==1)
 800c95e:	4b9c      	ldr	r3, [pc, #624]	; (800cbd0 <while_do+0x278>)
 800c960:	781b      	ldrb	r3, [r3, #0]
 800c962:	2b01      	cmp	r3, #1
 800c964:	f040 86ff 	bne.w	800d766 <while_do+0xe0e>
	{
		TIM2->CNT = 0;
 800c968:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c96c:	2200      	movs	r2, #0
 800c96e:	625a      	str	r2, [r3, #36]	; 0x24
		for(int i=0;i<8;i++)
 800c970:	2300      	movs	r3, #0
 800c972:	667b      	str	r3, [r7, #100]	; 0x64
 800c974:	e04b      	b.n	800ca0e <while_do+0xb6>
		{
			arm_rfft_fast_f32(&FFT_S, voice_input[i], voice_FFT, 0);
 800c976:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c978:	01db      	lsls	r3, r3, #7
 800c97a:	4a96      	ldr	r2, [pc, #600]	; (800cbd4 <while_do+0x27c>)
 800c97c:	1899      	adds	r1, r3, r2
 800c97e:	2300      	movs	r3, #0
 800c980:	4a95      	ldr	r2, [pc, #596]	; (800cbd8 <while_do+0x280>)
 800c982:	4896      	ldr	r0, [pc, #600]	; (800cbdc <while_do+0x284>)
 800c984:	f001 fa82 	bl	800de8c <arm_rfft_fast_f32>

			phase[i][countDida] = atan2(voice_FFT[2],voice_FFT[3])*180.0/3.1415926;
 800c988:	4b93      	ldr	r3, [pc, #588]	; (800cbd8 <while_do+0x280>)
 800c98a:	edd3 7a02 	vldr	s15, [r3, #8]
 800c98e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800c992:	4b91      	ldr	r3, [pc, #580]	; (800cbd8 <while_do+0x280>)
 800c994:	edd3 6a03 	vldr	s13, [r3, #12]
 800c998:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 800c99c:	eeb0 1b46 	vmov.f64	d1, d6
 800c9a0:	eeb0 0b47 	vmov.f64	d0, d7
 800c9a4:	f005 fad0 	bl	8011f48 <atan2>
 800c9a8:	eeb0 7b40 	vmov.f64	d7, d0
 800c9ac:	ed9f 6b84 	vldr	d6, [pc, #528]	; 800cbc0 <while_do+0x268>
 800c9b0:	ee27 6b06 	vmul.f64	d6, d7, d6
 800c9b4:	ed9f 5b84 	vldr	d5, [pc, #528]	; 800cbc8 <while_do+0x270>
 800c9b8:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800c9bc:	4b88      	ldr	r3, [pc, #544]	; (800cbe0 <while_do+0x288>)
 800c9be:	681b      	ldr	r3, [r3, #0]
 800c9c0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800c9c4:	4987      	ldr	r1, [pc, #540]	; (800cbe4 <while_do+0x28c>)
 800c9c6:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800c9c8:	20dc      	movs	r0, #220	; 0xdc
 800c9ca:	fb00 f202 	mul.w	r2, r0, r2
 800c9ce:	4413      	add	r3, r2
 800c9d0:	009b      	lsls	r3, r3, #2
 800c9d2:	440b      	add	r3, r1
 800c9d4:	edc3 7a00 	vstr	s15, [r3]
			if(i==0||i==1||i==2)
 800c9d8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c9da:	2b00      	cmp	r3, #0
 800c9dc:	d005      	beq.n	800c9ea <while_do+0x92>
 800c9de:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c9e0:	2b01      	cmp	r3, #1
 800c9e2:	d002      	beq.n	800c9ea <while_do+0x92>
 800c9e4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c9e6:	2b02      	cmp	r3, #2
 800c9e8:	d10e      	bne.n	800ca08 <while_do+0xb0>
			arm_cmplx_mag_f32(&voice_FFT[2], &Am[i][countDida],2);
 800c9ea:	4b7d      	ldr	r3, [pc, #500]	; (800cbe0 <while_do+0x288>)
 800c9ec:	681b      	ldr	r3, [r3, #0]
 800c9ee:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800c9f0:	21dd      	movs	r1, #221	; 0xdd
 800c9f2:	fb01 f202 	mul.w	r2, r1, r2
 800c9f6:	4413      	add	r3, r2
 800c9f8:	009b      	lsls	r3, r3, #2
 800c9fa:	4a7b      	ldr	r2, [pc, #492]	; (800cbe8 <while_do+0x290>)
 800c9fc:	4413      	add	r3, r2
 800c9fe:	2202      	movs	r2, #2
 800ca00:	4619      	mov	r1, r3
 800ca02:	487a      	ldr	r0, [pc, #488]	; (800cbec <while_do+0x294>)
 800ca04:	f001 fe28 	bl	800e658 <arm_cmplx_mag_f32>
		for(int i=0;i<8;i++)
 800ca08:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ca0a:	3301      	adds	r3, #1
 800ca0c:	667b      	str	r3, [r7, #100]	; 0x64
 800ca0e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ca10:	2b07      	cmp	r3, #7
 800ca12:	ddb0      	ble.n	800c976 <while_do+0x1e>
//		}
//		else if(phase[3][countDida]<-180)phase[3][countDida]+=360;
//		phase[4][countDida] = phase[2][countDida]-phase[4][countDida];
//		if(phase[4][countDida]<-180)phase[3][countDida]+=360;
//		else if(phase[4][countDida]>180)phase[4][countDida]-=360;
		phase[3][countDida] -= phase[1][countDida];
 800ca14:	4b72      	ldr	r3, [pc, #456]	; (800cbe0 <while_do+0x288>)
 800ca16:	681b      	ldr	r3, [r3, #0]
 800ca18:	4a72      	ldr	r2, [pc, #456]	; (800cbe4 <while_do+0x28c>)
 800ca1a:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800ca1e:	009b      	lsls	r3, r3, #2
 800ca20:	4413      	add	r3, r2
 800ca22:	ed93 7a00 	vldr	s14, [r3]
 800ca26:	4b6e      	ldr	r3, [pc, #440]	; (800cbe0 <while_do+0x288>)
 800ca28:	681b      	ldr	r3, [r3, #0]
 800ca2a:	4a6e      	ldr	r2, [pc, #440]	; (800cbe4 <while_do+0x28c>)
 800ca2c:	33dc      	adds	r3, #220	; 0xdc
 800ca2e:	009b      	lsls	r3, r3, #2
 800ca30:	4413      	add	r3, r2
 800ca32:	edd3 7a00 	vldr	s15, [r3]
 800ca36:	4b6a      	ldr	r3, [pc, #424]	; (800cbe0 <while_do+0x288>)
 800ca38:	681b      	ldr	r3, [r3, #0]
 800ca3a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ca3e:	4a69      	ldr	r2, [pc, #420]	; (800cbe4 <while_do+0x28c>)
 800ca40:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800ca44:	009b      	lsls	r3, r3, #2
 800ca46:	4413      	add	r3, r2
 800ca48:	edc3 7a00 	vstr	s15, [r3]
		if(phase[3][countDida]<0)phase[3][countDida]+=360;
 800ca4c:	4b64      	ldr	r3, [pc, #400]	; (800cbe0 <while_do+0x288>)
 800ca4e:	681b      	ldr	r3, [r3, #0]
 800ca50:	4a64      	ldr	r2, [pc, #400]	; (800cbe4 <while_do+0x28c>)
 800ca52:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800ca56:	009b      	lsls	r3, r3, #2
 800ca58:	4413      	add	r3, r2
 800ca5a:	edd3 7a00 	vldr	s15, [r3]
 800ca5e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800ca62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca66:	d515      	bpl.n	800ca94 <while_do+0x13c>
 800ca68:	4b5d      	ldr	r3, [pc, #372]	; (800cbe0 <while_do+0x288>)
 800ca6a:	681b      	ldr	r3, [r3, #0]
 800ca6c:	4a5d      	ldr	r2, [pc, #372]	; (800cbe4 <while_do+0x28c>)
 800ca6e:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800ca72:	009b      	lsls	r3, r3, #2
 800ca74:	4413      	add	r3, r2
 800ca76:	edd3 7a00 	vldr	s15, [r3]
 800ca7a:	4b59      	ldr	r3, [pc, #356]	; (800cbe0 <while_do+0x288>)
 800ca7c:	681b      	ldr	r3, [r3, #0]
 800ca7e:	ed9f 7a5c 	vldr	s14, [pc, #368]	; 800cbf0 <while_do+0x298>
 800ca82:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ca86:	4a57      	ldr	r2, [pc, #348]	; (800cbe4 <while_do+0x28c>)
 800ca88:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800ca8c:	009b      	lsls	r3, r3, #2
 800ca8e:	4413      	add	r3, r2
 800ca90:	edc3 7a00 	vstr	s15, [r3]
		phase[4][countDida] -= phase[2][countDida];
 800ca94:	4b52      	ldr	r3, [pc, #328]	; (800cbe0 <while_do+0x288>)
 800ca96:	681b      	ldr	r3, [r3, #0]
 800ca98:	4a52      	ldr	r2, [pc, #328]	; (800cbe4 <while_do+0x28c>)
 800ca9a:	f503 735c 	add.w	r3, r3, #880	; 0x370
 800ca9e:	009b      	lsls	r3, r3, #2
 800caa0:	4413      	add	r3, r2
 800caa2:	ed93 7a00 	vldr	s14, [r3]
 800caa6:	4b4e      	ldr	r3, [pc, #312]	; (800cbe0 <while_do+0x288>)
 800caa8:	681b      	ldr	r3, [r3, #0]
 800caaa:	4a4e      	ldr	r2, [pc, #312]	; (800cbe4 <while_do+0x28c>)
 800caac:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800cab0:	009b      	lsls	r3, r3, #2
 800cab2:	4413      	add	r3, r2
 800cab4:	edd3 7a00 	vldr	s15, [r3]
 800cab8:	4b49      	ldr	r3, [pc, #292]	; (800cbe0 <while_do+0x288>)
 800caba:	681b      	ldr	r3, [r3, #0]
 800cabc:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cac0:	4a48      	ldr	r2, [pc, #288]	; (800cbe4 <while_do+0x28c>)
 800cac2:	f503 735c 	add.w	r3, r3, #880	; 0x370
 800cac6:	009b      	lsls	r3, r3, #2
 800cac8:	4413      	add	r3, r2
 800caca:	edc3 7a00 	vstr	s15, [r3]
		if(phase[4][countDida]<0)phase[4][countDida]+=360;
 800cace:	4b44      	ldr	r3, [pc, #272]	; (800cbe0 <while_do+0x288>)
 800cad0:	681b      	ldr	r3, [r3, #0]
 800cad2:	4a44      	ldr	r2, [pc, #272]	; (800cbe4 <while_do+0x28c>)
 800cad4:	f503 735c 	add.w	r3, r3, #880	; 0x370
 800cad8:	009b      	lsls	r3, r3, #2
 800cada:	4413      	add	r3, r2
 800cadc:	edd3 7a00 	vldr	s15, [r3]
 800cae0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800cae4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cae8:	d515      	bpl.n	800cb16 <while_do+0x1be>
 800caea:	4b3d      	ldr	r3, [pc, #244]	; (800cbe0 <while_do+0x288>)
 800caec:	681b      	ldr	r3, [r3, #0]
 800caee:	4a3d      	ldr	r2, [pc, #244]	; (800cbe4 <while_do+0x28c>)
 800caf0:	f503 735c 	add.w	r3, r3, #880	; 0x370
 800caf4:	009b      	lsls	r3, r3, #2
 800caf6:	4413      	add	r3, r2
 800caf8:	edd3 7a00 	vldr	s15, [r3]
 800cafc:	4b38      	ldr	r3, [pc, #224]	; (800cbe0 <while_do+0x288>)
 800cafe:	681b      	ldr	r3, [r3, #0]
 800cb00:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 800cbf0 <while_do+0x298>
 800cb04:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cb08:	4a36      	ldr	r2, [pc, #216]	; (800cbe4 <while_do+0x28c>)
 800cb0a:	f503 735c 	add.w	r3, r3, #880	; 0x370
 800cb0e:	009b      	lsls	r3, r3, #2
 800cb10:	4413      	add	r3, r2
 800cb12:	edc3 7a00 	vstr	s15, [r3]
		for(int i=1;i<3;i++)
 800cb16:	2301      	movs	r3, #1
 800cb18:	663b      	str	r3, [r7, #96]	; 0x60
 800cb1a:	e09f      	b.n	800cc5c <while_do+0x304>
		{
			phase[i][countDida] -= phase[0][countDida];
 800cb1c:	4b30      	ldr	r3, [pc, #192]	; (800cbe0 <while_do+0x288>)
 800cb1e:	681b      	ldr	r3, [r3, #0]
 800cb20:	4930      	ldr	r1, [pc, #192]	; (800cbe4 <while_do+0x28c>)
 800cb22:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800cb24:	20dc      	movs	r0, #220	; 0xdc
 800cb26:	fb00 f202 	mul.w	r2, r0, r2
 800cb2a:	4413      	add	r3, r2
 800cb2c:	009b      	lsls	r3, r3, #2
 800cb2e:	440b      	add	r3, r1
 800cb30:	ed93 7a00 	vldr	s14, [r3]
 800cb34:	4b2a      	ldr	r3, [pc, #168]	; (800cbe0 <while_do+0x288>)
 800cb36:	681b      	ldr	r3, [r3, #0]
 800cb38:	4a2a      	ldr	r2, [pc, #168]	; (800cbe4 <while_do+0x28c>)
 800cb3a:	009b      	lsls	r3, r3, #2
 800cb3c:	4413      	add	r3, r2
 800cb3e:	edd3 7a00 	vldr	s15, [r3]
 800cb42:	4b27      	ldr	r3, [pc, #156]	; (800cbe0 <while_do+0x288>)
 800cb44:	681b      	ldr	r3, [r3, #0]
 800cb46:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cb4a:	4926      	ldr	r1, [pc, #152]	; (800cbe4 <while_do+0x28c>)
 800cb4c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800cb4e:	20dc      	movs	r0, #220	; 0xdc
 800cb50:	fb00 f202 	mul.w	r2, r0, r2
 800cb54:	4413      	add	r3, r2
 800cb56:	009b      	lsls	r3, r3, #2
 800cb58:	440b      	add	r3, r1
 800cb5a:	edc3 7a00 	vstr	s15, [r3]
			if(phase[i][countDida]>180)phase[i][countDida]-=360;
 800cb5e:	4b20      	ldr	r3, [pc, #128]	; (800cbe0 <while_do+0x288>)
 800cb60:	681b      	ldr	r3, [r3, #0]
 800cb62:	4920      	ldr	r1, [pc, #128]	; (800cbe4 <while_do+0x28c>)
 800cb64:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800cb66:	20dc      	movs	r0, #220	; 0xdc
 800cb68:	fb00 f202 	mul.w	r2, r0, r2
 800cb6c:	4413      	add	r3, r2
 800cb6e:	009b      	lsls	r3, r3, #2
 800cb70:	440b      	add	r3, r1
 800cb72:	edd3 7a00 	vldr	s15, [r3]
 800cb76:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 800cbf4 <while_do+0x29c>
 800cb7a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cb7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb82:	dd39      	ble.n	800cbf8 <while_do+0x2a0>
 800cb84:	4b16      	ldr	r3, [pc, #88]	; (800cbe0 <while_do+0x288>)
 800cb86:	681b      	ldr	r3, [r3, #0]
 800cb88:	4916      	ldr	r1, [pc, #88]	; (800cbe4 <while_do+0x28c>)
 800cb8a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800cb8c:	20dc      	movs	r0, #220	; 0xdc
 800cb8e:	fb00 f202 	mul.w	r2, r0, r2
 800cb92:	4413      	add	r3, r2
 800cb94:	009b      	lsls	r3, r3, #2
 800cb96:	440b      	add	r3, r1
 800cb98:	edd3 7a00 	vldr	s15, [r3]
 800cb9c:	4b10      	ldr	r3, [pc, #64]	; (800cbe0 <while_do+0x288>)
 800cb9e:	681b      	ldr	r3, [r3, #0]
 800cba0:	ed9f 7a13 	vldr	s14, [pc, #76]	; 800cbf0 <while_do+0x298>
 800cba4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cba8:	490e      	ldr	r1, [pc, #56]	; (800cbe4 <while_do+0x28c>)
 800cbaa:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800cbac:	20dc      	movs	r0, #220	; 0xdc
 800cbae:	fb00 f202 	mul.w	r2, r0, r2
 800cbb2:	4413      	add	r3, r2
 800cbb4:	009b      	lsls	r3, r3, #2
 800cbb6:	440b      	add	r3, r1
 800cbb8:	edc3 7a00 	vstr	s15, [r3]
 800cbbc:	e04b      	b.n	800cc56 <while_do+0x2fe>
 800cbbe:	bf00      	nop
 800cbc0:	00000000 	.word	0x00000000
 800cbc4:	40668000 	.word	0x40668000
 800cbc8:	4d12d84a 	.word	0x4d12d84a
 800cbcc:	400921fb 	.word	0x400921fb
 800cbd0:	240005f9 	.word	0x240005f9
 800cbd4:	24000610 	.word	0x24000610
 800cbd8:	24000b10 	.word	0x24000b10
 800cbdc:	240045dc 	.word	0x240045dc
 800cbe0:	240042b0 	.word	0x240042b0
 800cbe4:	24000b90 	.word	0x24000b90
 800cbe8:	24002710 	.word	0x24002710
 800cbec:	24000b18 	.word	0x24000b18
 800cbf0:	43b40000 	.word	0x43b40000
 800cbf4:	43340000 	.word	0x43340000
			else if(phase[i][countDida]<-180)phase[i][countDida]+=360;
 800cbf8:	4ba3      	ldr	r3, [pc, #652]	; (800ce88 <while_do+0x530>)
 800cbfa:	681b      	ldr	r3, [r3, #0]
 800cbfc:	49a3      	ldr	r1, [pc, #652]	; (800ce8c <while_do+0x534>)
 800cbfe:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800cc00:	20dc      	movs	r0, #220	; 0xdc
 800cc02:	fb00 f202 	mul.w	r2, r0, r2
 800cc06:	4413      	add	r3, r2
 800cc08:	009b      	lsls	r3, r3, #2
 800cc0a:	440b      	add	r3, r1
 800cc0c:	edd3 7a00 	vldr	s15, [r3]
 800cc10:	ed9f 7a9f 	vldr	s14, [pc, #636]	; 800ce90 <while_do+0x538>
 800cc14:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cc18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc1c:	d51b      	bpl.n	800cc56 <while_do+0x2fe>
 800cc1e:	4b9a      	ldr	r3, [pc, #616]	; (800ce88 <while_do+0x530>)
 800cc20:	681b      	ldr	r3, [r3, #0]
 800cc22:	499a      	ldr	r1, [pc, #616]	; (800ce8c <while_do+0x534>)
 800cc24:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800cc26:	20dc      	movs	r0, #220	; 0xdc
 800cc28:	fb00 f202 	mul.w	r2, r0, r2
 800cc2c:	4413      	add	r3, r2
 800cc2e:	009b      	lsls	r3, r3, #2
 800cc30:	440b      	add	r3, r1
 800cc32:	edd3 7a00 	vldr	s15, [r3]
 800cc36:	4b94      	ldr	r3, [pc, #592]	; (800ce88 <while_do+0x530>)
 800cc38:	681b      	ldr	r3, [r3, #0]
 800cc3a:	ed9f 7a96 	vldr	s14, [pc, #600]	; 800ce94 <while_do+0x53c>
 800cc3e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cc42:	4992      	ldr	r1, [pc, #584]	; (800ce8c <while_do+0x534>)
 800cc44:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800cc46:	20dc      	movs	r0, #220	; 0xdc
 800cc48:	fb00 f202 	mul.w	r2, r0, r2
 800cc4c:	4413      	add	r3, r2
 800cc4e:	009b      	lsls	r3, r3, #2
 800cc50:	440b      	add	r3, r1
 800cc52:	edc3 7a00 	vstr	s15, [r3]
		for(int i=1;i<3;i++)
 800cc56:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800cc58:	3301      	adds	r3, #1
 800cc5a:	663b      	str	r3, [r7, #96]	; 0x60
 800cc5c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800cc5e:	2b02      	cmp	r3, #2
 800cc60:	f77f af5c 	ble.w	800cb1c <while_do+0x1c4>
			//if(phase[i][countDida]<0)phase[i][countDida]+=360;
		}


		phase[0][countDida]-=phase[0][countDida];
 800cc64:	4b88      	ldr	r3, [pc, #544]	; (800ce88 <while_do+0x530>)
 800cc66:	681b      	ldr	r3, [r3, #0]
 800cc68:	4a88      	ldr	r2, [pc, #544]	; (800ce8c <while_do+0x534>)
 800cc6a:	009b      	lsls	r3, r3, #2
 800cc6c:	4413      	add	r3, r2
 800cc6e:	ed93 7a00 	vldr	s14, [r3]
 800cc72:	4b85      	ldr	r3, [pc, #532]	; (800ce88 <while_do+0x530>)
 800cc74:	681b      	ldr	r3, [r3, #0]
 800cc76:	4a85      	ldr	r2, [pc, #532]	; (800ce8c <while_do+0x534>)
 800cc78:	009b      	lsls	r3, r3, #2
 800cc7a:	4413      	add	r3, r2
 800cc7c:	edd3 7a00 	vldr	s15, [r3]
 800cc80:	4b81      	ldr	r3, [pc, #516]	; (800ce88 <while_do+0x530>)
 800cc82:	681b      	ldr	r3, [r3, #0]
 800cc84:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cc88:	4a80      	ldr	r2, [pc, #512]	; (800ce8c <while_do+0x534>)
 800cc8a:	009b      	lsls	r3, r3, #2
 800cc8c:	4413      	add	r3, r2
 800cc8e:	edc3 7a00 	vstr	s15, [r3]

		FFT_time = TIM2->CNT;
 800cc92:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800cc96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cc98:	461a      	mov	r2, r3
 800cc9a:	4b7f      	ldr	r3, [pc, #508]	; (800ce98 <while_do+0x540>)
 800cc9c:	601a      	str	r2, [r3, #0]

		if(++countDida>=220)
 800cc9e:	4b7a      	ldr	r3, [pc, #488]	; (800ce88 <while_do+0x530>)
 800cca0:	681b      	ldr	r3, [r3, #0]
 800cca2:	3301      	adds	r3, #1
 800cca4:	4a78      	ldr	r2, [pc, #480]	; (800ce88 <while_do+0x530>)
 800cca6:	6013      	str	r3, [r2, #0]
 800cca8:	4b77      	ldr	r3, [pc, #476]	; (800ce88 <while_do+0x530>)
 800ccaa:	681b      	ldr	r3, [r3, #0]
 800ccac:	2bdb      	cmp	r3, #219	; 0xdb
 800ccae:	f340 8557 	ble.w	800d760 <while_do+0xe08>
		{

			float max=0;
 800ccb2:	f04f 0300 	mov.w	r3, #0
 800ccb6:	65fb      	str	r3, [r7, #92]	; 0x5c
			int maxPlace=5;
 800ccb8:	2305      	movs	r3, #5
 800ccba:	65bb      	str	r3, [r7, #88]	; 0x58
			float dis;
			for(int i=5;i<215;i++)
 800ccbc:	2305      	movs	r3, #5
 800ccbe:	657b      	str	r3, [r7, #84]	; 0x54
 800ccc0:	e02b      	b.n	800cd1a <while_do+0x3c2>
			{
				if(Am[0][i]-Am[0][i-2]>max)
 800ccc2:	4a76      	ldr	r2, [pc, #472]	; (800ce9c <while_do+0x544>)
 800ccc4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ccc6:	009b      	lsls	r3, r3, #2
 800ccc8:	4413      	add	r3, r2
 800ccca:	ed93 7a00 	vldr	s14, [r3]
 800ccce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ccd0:	3b02      	subs	r3, #2
 800ccd2:	4a72      	ldr	r2, [pc, #456]	; (800ce9c <while_do+0x544>)
 800ccd4:	009b      	lsls	r3, r3, #2
 800ccd6:	4413      	add	r3, r2
 800ccd8:	edd3 7a00 	vldr	s15, [r3]
 800ccdc:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cce0:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 800cce4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800cce8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ccec:	d512      	bpl.n	800cd14 <while_do+0x3bc>
				{
					max = Am[0][i]-Am[0][i-2];
 800ccee:	4a6b      	ldr	r2, [pc, #428]	; (800ce9c <while_do+0x544>)
 800ccf0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ccf2:	009b      	lsls	r3, r3, #2
 800ccf4:	4413      	add	r3, r2
 800ccf6:	ed93 7a00 	vldr	s14, [r3]
 800ccfa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ccfc:	3b02      	subs	r3, #2
 800ccfe:	4a67      	ldr	r2, [pc, #412]	; (800ce9c <while_do+0x544>)
 800cd00:	009b      	lsls	r3, r3, #2
 800cd02:	4413      	add	r3, r2
 800cd04:	edd3 7a00 	vldr	s15, [r3]
 800cd08:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cd0c:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
					maxPlace = i;
 800cd10:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800cd12:	65bb      	str	r3, [r7, #88]	; 0x58
			for(int i=5;i<215;i++)
 800cd14:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800cd16:	3301      	adds	r3, #1
 800cd18:	657b      	str	r3, [r7, #84]	; 0x54
 800cd1a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800cd1c:	2bd6      	cmp	r3, #214	; 0xd6
 800cd1e:	ddd0      	ble.n	800ccc2 <while_do+0x36a>
				}
			}

			for(int i=14;i>=1;i--)
 800cd20:	230e      	movs	r3, #14
 800cd22:	653b      	str	r3, [r7, #80]	; 0x50
 800cd24:	e020      	b.n	800cd68 <while_do+0x410>
			{
				for(int j=1;j<3;j++)
 800cd26:	2301      	movs	r3, #1
 800cd28:	64fb      	str	r3, [r7, #76]	; 0x4c
 800cd2a:	e017      	b.n	800cd5c <while_do+0x404>
				{
					dis_last15[j][i] = dis_last15[j][i-1];
 800cd2c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800cd2e:	1e59      	subs	r1, r3, #1
 800cd30:	485b      	ldr	r0, [pc, #364]	; (800cea0 <while_do+0x548>)
 800cd32:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800cd34:	4613      	mov	r3, r2
 800cd36:	011b      	lsls	r3, r3, #4
 800cd38:	1a9b      	subs	r3, r3, r2
 800cd3a:	440b      	add	r3, r1
 800cd3c:	009b      	lsls	r3, r3, #2
 800cd3e:	4403      	add	r3, r0
 800cd40:	6819      	ldr	r1, [r3, #0]
 800cd42:	4857      	ldr	r0, [pc, #348]	; (800cea0 <while_do+0x548>)
 800cd44:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800cd46:	4613      	mov	r3, r2
 800cd48:	011b      	lsls	r3, r3, #4
 800cd4a:	1a9b      	subs	r3, r3, r2
 800cd4c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800cd4e:	4413      	add	r3, r2
 800cd50:	009b      	lsls	r3, r3, #2
 800cd52:	4403      	add	r3, r0
 800cd54:	6019      	str	r1, [r3, #0]
				for(int j=1;j<3;j++)
 800cd56:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cd58:	3301      	adds	r3, #1
 800cd5a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800cd5c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cd5e:	2b02      	cmp	r3, #2
 800cd60:	dde4      	ble.n	800cd2c <while_do+0x3d4>
			for(int i=14;i>=1;i--)
 800cd62:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800cd64:	3b01      	subs	r3, #1
 800cd66:	653b      	str	r3, [r7, #80]	; 0x50
 800cd68:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800cd6a:	2b00      	cmp	r3, #0
 800cd6c:	dcdb      	bgt.n	800cd26 <while_do+0x3ce>
				}
			}
			for(int index=1;index<3;index++)
 800cd6e:	2301      	movs	r3, #1
 800cd70:	64bb      	str	r3, [r7, #72]	; 0x48
 800cd72:	e077      	b.n	800ce64 <while_do+0x50c>
			{
				dis = phase[index][maxPlace]/360.0*34;
 800cd74:	4945      	ldr	r1, [pc, #276]	; (800ce8c <while_do+0x534>)
 800cd76:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800cd78:	22dc      	movs	r2, #220	; 0xdc
 800cd7a:	fb03 f202 	mul.w	r2, r3, r2
 800cd7e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800cd80:	4413      	add	r3, r2
 800cd82:	009b      	lsls	r3, r3, #2
 800cd84:	440b      	add	r3, r1
 800cd86:	edd3 7a00 	vldr	s15, [r3]
 800cd8a:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 800cd8e:	ed9f 5b3a 	vldr	d5, [pc, #232]	; 800ce78 <while_do+0x520>
 800cd92:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800cd96:	ed9f 6b3a 	vldr	d6, [pc, #232]	; 800ce80 <while_do+0x528>
 800cd9a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800cd9e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800cda2:	edc7 7a04 	vstr	s15, [r7, #16]
				dis_last15[index][0] = dis;
 800cda6:	493e      	ldr	r1, [pc, #248]	; (800cea0 <while_do+0x548>)
 800cda8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800cdaa:	4613      	mov	r3, r2
 800cdac:	011b      	lsls	r3, r3, #4
 800cdae:	1a9b      	subs	r3, r3, r2
 800cdb0:	009b      	lsls	r3, r3, #2
 800cdb2:	440b      	add	r3, r1
 800cdb4:	693a      	ldr	r2, [r7, #16]
 800cdb6:	601a      	str	r2, [r3, #0]
				for(int i=0;i<15;i++)
 800cdb8:	2300      	movs	r3, #0
 800cdba:	647b      	str	r3, [r7, #68]	; 0x44
 800cdbc:	e011      	b.n	800cde2 <while_do+0x48a>
				{
					sortDis[i] = dis_last15[index][i];
 800cdbe:	4938      	ldr	r1, [pc, #224]	; (800cea0 <while_do+0x548>)
 800cdc0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800cdc2:	4613      	mov	r3, r2
 800cdc4:	011b      	lsls	r3, r3, #4
 800cdc6:	1a9b      	subs	r3, r3, r2
 800cdc8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800cdca:	4413      	add	r3, r2
 800cdcc:	009b      	lsls	r3, r3, #2
 800cdce:	440b      	add	r3, r1
 800cdd0:	681a      	ldr	r2, [r3, #0]
 800cdd2:	4934      	ldr	r1, [pc, #208]	; (800cea4 <while_do+0x54c>)
 800cdd4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800cdd6:	009b      	lsls	r3, r3, #2
 800cdd8:	440b      	add	r3, r1
 800cdda:	601a      	str	r2, [r3, #0]
				for(int i=0;i<15;i++)
 800cddc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800cdde:	3301      	adds	r3, #1
 800cde0:	647b      	str	r3, [r7, #68]	; 0x44
 800cde2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800cde4:	2b0e      	cmp	r3, #14
 800cde6:	ddea      	ble.n	800cdbe <while_do+0x466>
				}
				sort(sortDis, 15);
 800cde8:	210f      	movs	r1, #15
 800cdea:	482e      	ldr	r0, [pc, #184]	; (800cea4 <while_do+0x54c>)
 800cdec:	f000 fd70 	bl	800d8d0 <sort>
				dis = (sortDis[5]+sortDis[6]+sortDis[7]+sortDis[8]+sortDis[9])/5;
 800cdf0:	4b2c      	ldr	r3, [pc, #176]	; (800cea4 <while_do+0x54c>)
 800cdf2:	ed93 7a05 	vldr	s14, [r3, #20]
 800cdf6:	4b2b      	ldr	r3, [pc, #172]	; (800cea4 <while_do+0x54c>)
 800cdf8:	edd3 7a06 	vldr	s15, [r3, #24]
 800cdfc:	ee37 7a27 	vadd.f32	s14, s14, s15
 800ce00:	4b28      	ldr	r3, [pc, #160]	; (800cea4 <while_do+0x54c>)
 800ce02:	edd3 7a07 	vldr	s15, [r3, #28]
 800ce06:	ee37 7a27 	vadd.f32	s14, s14, s15
 800ce0a:	4b26      	ldr	r3, [pc, #152]	; (800cea4 <while_do+0x54c>)
 800ce0c:	edd3 7a08 	vldr	s15, [r3, #32]
 800ce10:	ee37 7a27 	vadd.f32	s14, s14, s15
 800ce14:	4b23      	ldr	r3, [pc, #140]	; (800cea4 <while_do+0x54c>)
 800ce16:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800ce1a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800ce1e:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 800ce22:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800ce26:	edc7 7a04 	vstr	s15, [r7, #16]
				KalmanFilter(&KAL[index], dis);
 800ce2a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ce2c:	4613      	mov	r3, r2
 800ce2e:	005b      	lsls	r3, r3, #1
 800ce30:	4413      	add	r3, r2
 800ce32:	00db      	lsls	r3, r3, #3
 800ce34:	4a1c      	ldr	r2, [pc, #112]	; (800cea8 <while_do+0x550>)
 800ce36:	4413      	add	r3, r2
 800ce38:	ed97 0a04 	vldr	s0, [r7, #16]
 800ce3c:	4618      	mov	r0, r3
 800ce3e:	f7ff fb13 	bl	800c468 <KalmanFilter>
				distance[index]=KAL[index].out;
 800ce42:	4919      	ldr	r1, [pc, #100]	; (800cea8 <while_do+0x550>)
 800ce44:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ce46:	4613      	mov	r3, r2
 800ce48:	005b      	lsls	r3, r3, #1
 800ce4a:	4413      	add	r3, r2
 800ce4c:	00db      	lsls	r3, r3, #3
 800ce4e:	440b      	add	r3, r1
 800ce50:	3308      	adds	r3, #8
 800ce52:	681a      	ldr	r2, [r3, #0]
 800ce54:	4915      	ldr	r1, [pc, #84]	; (800ceac <while_do+0x554>)
 800ce56:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ce58:	009b      	lsls	r3, r3, #2
 800ce5a:	440b      	add	r3, r1
 800ce5c:	601a      	str	r2, [r3, #0]
			for(int index=1;index<3;index++)
 800ce5e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ce60:	3301      	adds	r3, #1
 800ce62:	64bb      	str	r3, [r7, #72]	; 0x48
 800ce64:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ce66:	2b02      	cmp	r3, #2
 800ce68:	dd84      	ble.n	800cd74 <while_do+0x41c>
//				if(index==1||index==2)
//				distance[index] = dis;
			}
			//1maxplace
			max=0;
 800ce6a:	f04f 0300 	mov.w	r3, #0
 800ce6e:	65fb      	str	r3, [r7, #92]	; 0x5c
			for(int i=5;i<215;i++)
 800ce70:	2305      	movs	r3, #5
 800ce72:	643b      	str	r3, [r7, #64]	; 0x40
 800ce74:	e04c      	b.n	800cf10 <while_do+0x5b8>
 800ce76:	bf00      	nop
 800ce78:	00000000 	.word	0x00000000
 800ce7c:	40768000 	.word	0x40768000
 800ce80:	00000000 	.word	0x00000000
 800ce84:	40410000 	.word	0x40410000
 800ce88:	240042b0 	.word	0x240042b0
 800ce8c:	24000b90 	.word	0x24000b90
 800ce90:	c3340000 	.word	0xc3340000
 800ce94:	43b40000 	.word	0x43b40000
 800ce98:	240042b4 	.word	0x240042b4
 800ce9c:	24002710 	.word	0x24002710
 800cea0:	240042e0 	.word	0x240042e0
 800cea4:	240044e0 	.word	0x240044e0
 800cea8:	2400451c 	.word	0x2400451c
 800ceac:	240044c0 	.word	0x240044c0
			{
				if(Am[1][i]-Am[1][i-2]>max)
 800ceb0:	4ab5      	ldr	r2, [pc, #724]	; (800d188 <while_do+0x830>)
 800ceb2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ceb4:	33dd      	adds	r3, #221	; 0xdd
 800ceb6:	009b      	lsls	r3, r3, #2
 800ceb8:	4413      	add	r3, r2
 800ceba:	ed93 7a00 	vldr	s14, [r3]
 800cebe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cec0:	3b02      	subs	r3, #2
 800cec2:	4ab1      	ldr	r2, [pc, #708]	; (800d188 <while_do+0x830>)
 800cec4:	33dd      	adds	r3, #221	; 0xdd
 800cec6:	009b      	lsls	r3, r3, #2
 800cec8:	4413      	add	r3, r2
 800ceca:	edd3 7a00 	vldr	s15, [r3]
 800cece:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ced2:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 800ced6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800ceda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cede:	d514      	bpl.n	800cf0a <while_do+0x5b2>
				{
					max = Am[1][i]-Am[1][i-2];
 800cee0:	4aa9      	ldr	r2, [pc, #676]	; (800d188 <while_do+0x830>)
 800cee2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cee4:	33dd      	adds	r3, #221	; 0xdd
 800cee6:	009b      	lsls	r3, r3, #2
 800cee8:	4413      	add	r3, r2
 800ceea:	ed93 7a00 	vldr	s14, [r3]
 800ceee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cef0:	3b02      	subs	r3, #2
 800cef2:	4aa5      	ldr	r2, [pc, #660]	; (800d188 <while_do+0x830>)
 800cef4:	33dd      	adds	r3, #221	; 0xdd
 800cef6:	009b      	lsls	r3, r3, #2
 800cef8:	4413      	add	r3, r2
 800cefa:	edd3 7a00 	vldr	s15, [r3]
 800cefe:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cf02:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
					maxPlace = i;
 800cf06:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cf08:	65bb      	str	r3, [r7, #88]	; 0x58
			for(int i=5;i<215;i++)
 800cf0a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cf0c:	3301      	adds	r3, #1
 800cf0e:	643b      	str	r3, [r7, #64]	; 0x40
 800cf10:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cf12:	2bd6      	cmp	r3, #214	; 0xd6
 800cf14:	ddcc      	ble.n	800ceb0 <while_do+0x558>
				}
			}

			for(int i=14;i>=1;i--)
 800cf16:	230e      	movs	r3, #14
 800cf18:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cf1a:	e020      	b.n	800cf5e <while_do+0x606>
			{
				for(int j=3;j<4;j++)
 800cf1c:	2303      	movs	r3, #3
 800cf1e:	63bb      	str	r3, [r7, #56]	; 0x38
 800cf20:	e017      	b.n	800cf52 <while_do+0x5fa>
				{
					dis_last15[j][i] = dis_last15[j][i-1];
 800cf22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cf24:	1e59      	subs	r1, r3, #1
 800cf26:	4899      	ldr	r0, [pc, #612]	; (800d18c <while_do+0x834>)
 800cf28:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800cf2a:	4613      	mov	r3, r2
 800cf2c:	011b      	lsls	r3, r3, #4
 800cf2e:	1a9b      	subs	r3, r3, r2
 800cf30:	440b      	add	r3, r1
 800cf32:	009b      	lsls	r3, r3, #2
 800cf34:	4403      	add	r3, r0
 800cf36:	6819      	ldr	r1, [r3, #0]
 800cf38:	4894      	ldr	r0, [pc, #592]	; (800d18c <while_do+0x834>)
 800cf3a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800cf3c:	4613      	mov	r3, r2
 800cf3e:	011b      	lsls	r3, r3, #4
 800cf40:	1a9b      	subs	r3, r3, r2
 800cf42:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800cf44:	4413      	add	r3, r2
 800cf46:	009b      	lsls	r3, r3, #2
 800cf48:	4403      	add	r3, r0
 800cf4a:	6019      	str	r1, [r3, #0]
				for(int j=3;j<4;j++)
 800cf4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf4e:	3301      	adds	r3, #1
 800cf50:	63bb      	str	r3, [r7, #56]	; 0x38
 800cf52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf54:	2b03      	cmp	r3, #3
 800cf56:	dde4      	ble.n	800cf22 <while_do+0x5ca>
			for(int i=14;i>=1;i--)
 800cf58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cf5a:	3b01      	subs	r3, #1
 800cf5c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cf5e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cf60:	2b00      	cmp	r3, #0
 800cf62:	dcdb      	bgt.n	800cf1c <while_do+0x5c4>
				}
			}
			for(int index=3;index<4;index++)
 800cf64:	2303      	movs	r3, #3
 800cf66:	637b      	str	r3, [r7, #52]	; 0x34
 800cf68:	e077      	b.n	800d05a <while_do+0x702>
			{
				dis = phase[index][maxPlace]/360.0*34;
 800cf6a:	4989      	ldr	r1, [pc, #548]	; (800d190 <while_do+0x838>)
 800cf6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cf6e:	22dc      	movs	r2, #220	; 0xdc
 800cf70:	fb03 f202 	mul.w	r2, r3, r2
 800cf74:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800cf76:	4413      	add	r3, r2
 800cf78:	009b      	lsls	r3, r3, #2
 800cf7a:	440b      	add	r3, r1
 800cf7c:	edd3 7a00 	vldr	s15, [r3]
 800cf80:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 800cf84:	ed9f 5b7c 	vldr	d5, [pc, #496]	; 800d178 <while_do+0x820>
 800cf88:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800cf8c:	ed9f 6b7c 	vldr	d6, [pc, #496]	; 800d180 <while_do+0x828>
 800cf90:	ee27 7b06 	vmul.f64	d7, d7, d6
 800cf94:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800cf98:	edc7 7a04 	vstr	s15, [r7, #16]
				dis_last15[index][0] = dis;
 800cf9c:	497b      	ldr	r1, [pc, #492]	; (800d18c <while_do+0x834>)
 800cf9e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800cfa0:	4613      	mov	r3, r2
 800cfa2:	011b      	lsls	r3, r3, #4
 800cfa4:	1a9b      	subs	r3, r3, r2
 800cfa6:	009b      	lsls	r3, r3, #2
 800cfa8:	440b      	add	r3, r1
 800cfaa:	693a      	ldr	r2, [r7, #16]
 800cfac:	601a      	str	r2, [r3, #0]
				for(int i=0;i<15;i++)
 800cfae:	2300      	movs	r3, #0
 800cfb0:	633b      	str	r3, [r7, #48]	; 0x30
 800cfb2:	e011      	b.n	800cfd8 <while_do+0x680>
				{
					sortDis[i] = dis_last15[index][i];
 800cfb4:	4975      	ldr	r1, [pc, #468]	; (800d18c <while_do+0x834>)
 800cfb6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800cfb8:	4613      	mov	r3, r2
 800cfba:	011b      	lsls	r3, r3, #4
 800cfbc:	1a9b      	subs	r3, r3, r2
 800cfbe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cfc0:	4413      	add	r3, r2
 800cfc2:	009b      	lsls	r3, r3, #2
 800cfc4:	440b      	add	r3, r1
 800cfc6:	681a      	ldr	r2, [r3, #0]
 800cfc8:	4972      	ldr	r1, [pc, #456]	; (800d194 <while_do+0x83c>)
 800cfca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cfcc:	009b      	lsls	r3, r3, #2
 800cfce:	440b      	add	r3, r1
 800cfd0:	601a      	str	r2, [r3, #0]
				for(int i=0;i<15;i++)
 800cfd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cfd4:	3301      	adds	r3, #1
 800cfd6:	633b      	str	r3, [r7, #48]	; 0x30
 800cfd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cfda:	2b0e      	cmp	r3, #14
 800cfdc:	ddea      	ble.n	800cfb4 <while_do+0x65c>
				}
				sort(sortDis, 15);
 800cfde:	210f      	movs	r1, #15
 800cfe0:	486c      	ldr	r0, [pc, #432]	; (800d194 <while_do+0x83c>)
 800cfe2:	f000 fc75 	bl	800d8d0 <sort>
				dis = (sortDis[5]+sortDis[6]+sortDis[7]+sortDis[8]+sortDis[9])/5;
 800cfe6:	4b6b      	ldr	r3, [pc, #428]	; (800d194 <while_do+0x83c>)
 800cfe8:	ed93 7a05 	vldr	s14, [r3, #20]
 800cfec:	4b69      	ldr	r3, [pc, #420]	; (800d194 <while_do+0x83c>)
 800cfee:	edd3 7a06 	vldr	s15, [r3, #24]
 800cff2:	ee37 7a27 	vadd.f32	s14, s14, s15
 800cff6:	4b67      	ldr	r3, [pc, #412]	; (800d194 <while_do+0x83c>)
 800cff8:	edd3 7a07 	vldr	s15, [r3, #28]
 800cffc:	ee37 7a27 	vadd.f32	s14, s14, s15
 800d000:	4b64      	ldr	r3, [pc, #400]	; (800d194 <while_do+0x83c>)
 800d002:	edd3 7a08 	vldr	s15, [r3, #32]
 800d006:	ee37 7a27 	vadd.f32	s14, s14, s15
 800d00a:	4b62      	ldr	r3, [pc, #392]	; (800d194 <while_do+0x83c>)
 800d00c:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800d010:	ee37 7a27 	vadd.f32	s14, s14, s15
 800d014:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 800d018:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d01c:	edc7 7a04 	vstr	s15, [r7, #16]
				KalmanFilter(&KAL[index], dis);
 800d020:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d022:	4613      	mov	r3, r2
 800d024:	005b      	lsls	r3, r3, #1
 800d026:	4413      	add	r3, r2
 800d028:	00db      	lsls	r3, r3, #3
 800d02a:	4a5b      	ldr	r2, [pc, #364]	; (800d198 <while_do+0x840>)
 800d02c:	4413      	add	r3, r2
 800d02e:	ed97 0a04 	vldr	s0, [r7, #16]
 800d032:	4618      	mov	r0, r3
 800d034:	f7ff fa18 	bl	800c468 <KalmanFilter>
				distance[index]=KAL[index].out;
 800d038:	4957      	ldr	r1, [pc, #348]	; (800d198 <while_do+0x840>)
 800d03a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d03c:	4613      	mov	r3, r2
 800d03e:	005b      	lsls	r3, r3, #1
 800d040:	4413      	add	r3, r2
 800d042:	00db      	lsls	r3, r3, #3
 800d044:	440b      	add	r3, r1
 800d046:	3308      	adds	r3, #8
 800d048:	681a      	ldr	r2, [r3, #0]
 800d04a:	4954      	ldr	r1, [pc, #336]	; (800d19c <while_do+0x844>)
 800d04c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d04e:	009b      	lsls	r3, r3, #2
 800d050:	440b      	add	r3, r1
 800d052:	601a      	str	r2, [r3, #0]
			for(int index=3;index<4;index++)
 800d054:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d056:	3301      	adds	r3, #1
 800d058:	637b      	str	r3, [r7, #52]	; 0x34
 800d05a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d05c:	2b03      	cmp	r3, #3
 800d05e:	dd84      	ble.n	800cf6a <while_do+0x612>
//				if(index==1||index==2)
//				distance[index] = dis;
			}
			//2maxplace
			max=0;
 800d060:	f04f 0300 	mov.w	r3, #0
 800d064:	65fb      	str	r3, [r7, #92]	; 0x5c
			for(int i=5;i<215;i++)
 800d066:	2305      	movs	r3, #5
 800d068:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d06a:	e033      	b.n	800d0d4 <while_do+0x77c>
			{
				if(Am[2][i]-Am[2][i-2]>max)
 800d06c:	4a46      	ldr	r2, [pc, #280]	; (800d188 <while_do+0x830>)
 800d06e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d070:	f503 73dd 	add.w	r3, r3, #442	; 0x1ba
 800d074:	009b      	lsls	r3, r3, #2
 800d076:	4413      	add	r3, r2
 800d078:	ed93 7a00 	vldr	s14, [r3]
 800d07c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d07e:	3b02      	subs	r3, #2
 800d080:	4a41      	ldr	r2, [pc, #260]	; (800d188 <while_do+0x830>)
 800d082:	f503 73dd 	add.w	r3, r3, #442	; 0x1ba
 800d086:	009b      	lsls	r3, r3, #2
 800d088:	4413      	add	r3, r2
 800d08a:	edd3 7a00 	vldr	s15, [r3]
 800d08e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d092:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 800d096:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800d09a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d09e:	d516      	bpl.n	800d0ce <while_do+0x776>
				{
					max = Am[2][i]-Am[2][i-2];
 800d0a0:	4a39      	ldr	r2, [pc, #228]	; (800d188 <while_do+0x830>)
 800d0a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d0a4:	f503 73dd 	add.w	r3, r3, #442	; 0x1ba
 800d0a8:	009b      	lsls	r3, r3, #2
 800d0aa:	4413      	add	r3, r2
 800d0ac:	ed93 7a00 	vldr	s14, [r3]
 800d0b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d0b2:	3b02      	subs	r3, #2
 800d0b4:	4a34      	ldr	r2, [pc, #208]	; (800d188 <while_do+0x830>)
 800d0b6:	f503 73dd 	add.w	r3, r3, #442	; 0x1ba
 800d0ba:	009b      	lsls	r3, r3, #2
 800d0bc:	4413      	add	r3, r2
 800d0be:	edd3 7a00 	vldr	s15, [r3]
 800d0c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d0c6:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
					maxPlace = i;
 800d0ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d0cc:	65bb      	str	r3, [r7, #88]	; 0x58
			for(int i=5;i<215;i++)
 800d0ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d0d0:	3301      	adds	r3, #1
 800d0d2:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d0d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d0d6:	2bd6      	cmp	r3, #214	; 0xd6
 800d0d8:	ddc8      	ble.n	800d06c <while_do+0x714>
				}
			}

			for(int i=14;i>=1;i--)
 800d0da:	230e      	movs	r3, #14
 800d0dc:	62bb      	str	r3, [r7, #40]	; 0x28
 800d0de:	e020      	b.n	800d122 <while_do+0x7ca>
			{
				for(int j=4;j<5;j++)
 800d0e0:	2304      	movs	r3, #4
 800d0e2:	627b      	str	r3, [r7, #36]	; 0x24
 800d0e4:	e017      	b.n	800d116 <while_do+0x7be>
				{
					dis_last15[j][i] = dis_last15[j][i-1];
 800d0e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0e8:	1e59      	subs	r1, r3, #1
 800d0ea:	4828      	ldr	r0, [pc, #160]	; (800d18c <while_do+0x834>)
 800d0ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d0ee:	4613      	mov	r3, r2
 800d0f0:	011b      	lsls	r3, r3, #4
 800d0f2:	1a9b      	subs	r3, r3, r2
 800d0f4:	440b      	add	r3, r1
 800d0f6:	009b      	lsls	r3, r3, #2
 800d0f8:	4403      	add	r3, r0
 800d0fa:	6819      	ldr	r1, [r3, #0]
 800d0fc:	4823      	ldr	r0, [pc, #140]	; (800d18c <while_do+0x834>)
 800d0fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d100:	4613      	mov	r3, r2
 800d102:	011b      	lsls	r3, r3, #4
 800d104:	1a9b      	subs	r3, r3, r2
 800d106:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d108:	4413      	add	r3, r2
 800d10a:	009b      	lsls	r3, r3, #2
 800d10c:	4403      	add	r3, r0
 800d10e:	6019      	str	r1, [r3, #0]
				for(int j=4;j<5;j++)
 800d110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d112:	3301      	adds	r3, #1
 800d114:	627b      	str	r3, [r7, #36]	; 0x24
 800d116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d118:	2b04      	cmp	r3, #4
 800d11a:	dde4      	ble.n	800d0e6 <while_do+0x78e>
			for(int i=14;i>=1;i--)
 800d11c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d11e:	3b01      	subs	r3, #1
 800d120:	62bb      	str	r3, [r7, #40]	; 0x28
 800d122:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d124:	2b00      	cmp	r3, #0
 800d126:	dcdb      	bgt.n	800d0e0 <while_do+0x788>
				}
			}
			for(int index=4;index<5;index++)
 800d128:	2304      	movs	r3, #4
 800d12a:	623b      	str	r3, [r7, #32]
 800d12c:	e08b      	b.n	800d246 <while_do+0x8ee>
			{
				dis = phase[index][maxPlace]/360.0*34;
 800d12e:	4918      	ldr	r1, [pc, #96]	; (800d190 <while_do+0x838>)
 800d130:	6a3b      	ldr	r3, [r7, #32]
 800d132:	22dc      	movs	r2, #220	; 0xdc
 800d134:	fb03 f202 	mul.w	r2, r3, r2
 800d138:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d13a:	4413      	add	r3, r2
 800d13c:	009b      	lsls	r3, r3, #2
 800d13e:	440b      	add	r3, r1
 800d140:	edd3 7a00 	vldr	s15, [r3]
 800d144:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 800d148:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 800d178 <while_do+0x820>
 800d14c:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800d150:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 800d180 <while_do+0x828>
 800d154:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d158:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800d15c:	edc7 7a04 	vstr	s15, [r7, #16]
				dis_last15[index][0] = dis;
 800d160:	490a      	ldr	r1, [pc, #40]	; (800d18c <while_do+0x834>)
 800d162:	6a3a      	ldr	r2, [r7, #32]
 800d164:	4613      	mov	r3, r2
 800d166:	011b      	lsls	r3, r3, #4
 800d168:	1a9b      	subs	r3, r3, r2
 800d16a:	009b      	lsls	r3, r3, #2
 800d16c:	440b      	add	r3, r1
 800d16e:	693a      	ldr	r2, [r7, #16]
 800d170:	601a      	str	r2, [r3, #0]
				for(int i=0;i<15;i++)
 800d172:	2300      	movs	r3, #0
 800d174:	61fb      	str	r3, [r7, #28]
 800d176:	e025      	b.n	800d1c4 <while_do+0x86c>
 800d178:	00000000 	.word	0x00000000
 800d17c:	40768000 	.word	0x40768000
 800d180:	00000000 	.word	0x00000000
 800d184:	40410000 	.word	0x40410000
 800d188:	24002710 	.word	0x24002710
 800d18c:	240042e0 	.word	0x240042e0
 800d190:	24000b90 	.word	0x24000b90
 800d194:	240044e0 	.word	0x240044e0
 800d198:	2400451c 	.word	0x2400451c
 800d19c:	240044c0 	.word	0x240044c0
				{
					sortDis[i] = dis_last15[index][i];
 800d1a0:	49bd      	ldr	r1, [pc, #756]	; (800d498 <while_do+0xb40>)
 800d1a2:	6a3a      	ldr	r2, [r7, #32]
 800d1a4:	4613      	mov	r3, r2
 800d1a6:	011b      	lsls	r3, r3, #4
 800d1a8:	1a9b      	subs	r3, r3, r2
 800d1aa:	69fa      	ldr	r2, [r7, #28]
 800d1ac:	4413      	add	r3, r2
 800d1ae:	009b      	lsls	r3, r3, #2
 800d1b0:	440b      	add	r3, r1
 800d1b2:	681a      	ldr	r2, [r3, #0]
 800d1b4:	49b9      	ldr	r1, [pc, #740]	; (800d49c <while_do+0xb44>)
 800d1b6:	69fb      	ldr	r3, [r7, #28]
 800d1b8:	009b      	lsls	r3, r3, #2
 800d1ba:	440b      	add	r3, r1
 800d1bc:	601a      	str	r2, [r3, #0]
				for(int i=0;i<15;i++)
 800d1be:	69fb      	ldr	r3, [r7, #28]
 800d1c0:	3301      	adds	r3, #1
 800d1c2:	61fb      	str	r3, [r7, #28]
 800d1c4:	69fb      	ldr	r3, [r7, #28]
 800d1c6:	2b0e      	cmp	r3, #14
 800d1c8:	ddea      	ble.n	800d1a0 <while_do+0x848>
				}
				sort(sortDis, 15);
 800d1ca:	210f      	movs	r1, #15
 800d1cc:	48b3      	ldr	r0, [pc, #716]	; (800d49c <while_do+0xb44>)
 800d1ce:	f000 fb7f 	bl	800d8d0 <sort>
				dis = (sortDis[5]+sortDis[6]+sortDis[7]+sortDis[8]+sortDis[9])/5;
 800d1d2:	4bb2      	ldr	r3, [pc, #712]	; (800d49c <while_do+0xb44>)
 800d1d4:	ed93 7a05 	vldr	s14, [r3, #20]
 800d1d8:	4bb0      	ldr	r3, [pc, #704]	; (800d49c <while_do+0xb44>)
 800d1da:	edd3 7a06 	vldr	s15, [r3, #24]
 800d1de:	ee37 7a27 	vadd.f32	s14, s14, s15
 800d1e2:	4bae      	ldr	r3, [pc, #696]	; (800d49c <while_do+0xb44>)
 800d1e4:	edd3 7a07 	vldr	s15, [r3, #28]
 800d1e8:	ee37 7a27 	vadd.f32	s14, s14, s15
 800d1ec:	4bab      	ldr	r3, [pc, #684]	; (800d49c <while_do+0xb44>)
 800d1ee:	edd3 7a08 	vldr	s15, [r3, #32]
 800d1f2:	ee37 7a27 	vadd.f32	s14, s14, s15
 800d1f6:	4ba9      	ldr	r3, [pc, #676]	; (800d49c <while_do+0xb44>)
 800d1f8:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800d1fc:	ee37 7a27 	vadd.f32	s14, s14, s15
 800d200:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 800d204:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d208:	edc7 7a04 	vstr	s15, [r7, #16]
				KalmanFilter(&KAL[index], dis);
 800d20c:	6a3a      	ldr	r2, [r7, #32]
 800d20e:	4613      	mov	r3, r2
 800d210:	005b      	lsls	r3, r3, #1
 800d212:	4413      	add	r3, r2
 800d214:	00db      	lsls	r3, r3, #3
 800d216:	4aa2      	ldr	r2, [pc, #648]	; (800d4a0 <while_do+0xb48>)
 800d218:	4413      	add	r3, r2
 800d21a:	ed97 0a04 	vldr	s0, [r7, #16]
 800d21e:	4618      	mov	r0, r3
 800d220:	f7ff f922 	bl	800c468 <KalmanFilter>
				distance[index]=KAL[index].out;
 800d224:	499e      	ldr	r1, [pc, #632]	; (800d4a0 <while_do+0xb48>)
 800d226:	6a3a      	ldr	r2, [r7, #32]
 800d228:	4613      	mov	r3, r2
 800d22a:	005b      	lsls	r3, r3, #1
 800d22c:	4413      	add	r3, r2
 800d22e:	00db      	lsls	r3, r3, #3
 800d230:	440b      	add	r3, r1
 800d232:	3308      	adds	r3, #8
 800d234:	681a      	ldr	r2, [r3, #0]
 800d236:	499b      	ldr	r1, [pc, #620]	; (800d4a4 <while_do+0xb4c>)
 800d238:	6a3b      	ldr	r3, [r7, #32]
 800d23a:	009b      	lsls	r3, r3, #2
 800d23c:	440b      	add	r3, r1
 800d23e:	601a      	str	r2, [r3, #0]
			for(int index=4;index<5;index++)
 800d240:	6a3b      	ldr	r3, [r7, #32]
 800d242:	3301      	adds	r3, #1
 800d244:	623b      	str	r3, [r7, #32]
 800d246:	6a3b      	ldr	r3, [r7, #32]
 800d248:	2b04      	cmp	r3, #4
 800d24a:	f77f af70 	ble.w	800d12e <while_do+0x7d6>
//				distance[index] = dis;
			}


			//if(distance[1]<-7.5)distance[1]+=34;
			l1 = (6400-distance[3]*distance[3])/2/distance[3];
 800d24e:	4b95      	ldr	r3, [pc, #596]	; (800d4a4 <while_do+0xb4c>)
 800d250:	ed93 7a03 	vldr	s14, [r3, #12]
 800d254:	4b93      	ldr	r3, [pc, #588]	; (800d4a4 <while_do+0xb4c>)
 800d256:	edd3 7a03 	vldr	s15, [r3, #12]
 800d25a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d25e:	ed9f 7a92 	vldr	s14, [pc, #584]	; 800d4a8 <while_do+0xb50>
 800d262:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d266:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800d26a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800d26e:	4b8d      	ldr	r3, [pc, #564]	; (800d4a4 <while_do+0xb4c>)
 800d270:	ed93 7a03 	vldr	s14, [r3, #12]
 800d274:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d278:	4b8c      	ldr	r3, [pc, #560]	; (800d4ac <while_do+0xb54>)
 800d27a:	edc3 7a00 	vstr	s15, [r3]
			l2 = (6400-distance[4]*distance[4])/2/distance[4];
 800d27e:	4b89      	ldr	r3, [pc, #548]	; (800d4a4 <while_do+0xb4c>)
 800d280:	ed93 7a04 	vldr	s14, [r3, #16]
 800d284:	4b87      	ldr	r3, [pc, #540]	; (800d4a4 <while_do+0xb4c>)
 800d286:	edd3 7a04 	vldr	s15, [r3, #16]
 800d28a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d28e:	ed9f 7a86 	vldr	s14, [pc, #536]	; 800d4a8 <while_do+0xb50>
 800d292:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d296:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800d29a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800d29e:	4b81      	ldr	r3, [pc, #516]	; (800d4a4 <while_do+0xb4c>)
 800d2a0:	ed93 7a04 	vldr	s14, [r3, #16]
 800d2a4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d2a8:	4b81      	ldr	r3, [pc, #516]	; (800d4b0 <while_do+0xb58>)
 800d2aa:	edc3 7a00 	vstr	s15, [r3]
			l2-=adjustDis;
 800d2ae:	4b80      	ldr	r3, [pc, #512]	; (800d4b0 <while_do+0xb58>)
 800d2b0:	ed93 7a00 	vldr	s14, [r3]
 800d2b4:	4b7f      	ldr	r3, [pc, #508]	; (800d4b4 <while_do+0xb5c>)
 800d2b6:	edd3 7a00 	vldr	s15, [r3]
 800d2ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d2be:	4b7c      	ldr	r3, [pc, #496]	; (800d4b0 <while_do+0xb58>)
 800d2c0:	edc3 7a00 	vstr	s15, [r3]
			if(wantAdjust==1)
 800d2c4:	4b7c      	ldr	r3, [pc, #496]	; (800d4b8 <while_do+0xb60>)
 800d2c6:	781b      	ldrb	r3, [r3, #0]
 800d2c8:	2b01      	cmp	r3, #1
 800d2ca:	d10a      	bne.n	800d2e2 <while_do+0x98a>
			{
				adjustDis = l2-l1;
 800d2cc:	4b78      	ldr	r3, [pc, #480]	; (800d4b0 <while_do+0xb58>)
 800d2ce:	ed93 7a00 	vldr	s14, [r3]
 800d2d2:	4b76      	ldr	r3, [pc, #472]	; (800d4ac <while_do+0xb54>)
 800d2d4:	edd3 7a00 	vldr	s15, [r3]
 800d2d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d2dc:	4b75      	ldr	r3, [pc, #468]	; (800d4b4 <while_do+0xb5c>)
 800d2de:	edc3 7a00 	vstr	s15, [r3]
			}

			if(distance[1]<-5)
 800d2e2:	4b70      	ldr	r3, [pc, #448]	; (800d4a4 <while_do+0xb4c>)
 800d2e4:	edd3 7a01 	vldr	s15, [r3, #4]
 800d2e8:	eeb9 7a04 	vmov.f32	s14, #148	; 0xc0a00000 -5.0
 800d2ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d2f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d2f4:	d516      	bpl.n	800d324 <while_do+0x9cc>
			{
				if(l2-l1<0)distance[1]+=34;
 800d2f6:	4b6e      	ldr	r3, [pc, #440]	; (800d4b0 <while_do+0xb58>)
 800d2f8:	ed93 7a00 	vldr	s14, [r3]
 800d2fc:	4b6b      	ldr	r3, [pc, #428]	; (800d4ac <while_do+0xb54>)
 800d2fe:	edd3 7a00 	vldr	s15, [r3]
 800d302:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d306:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d30a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d30e:	d509      	bpl.n	800d324 <while_do+0x9cc>
 800d310:	4b64      	ldr	r3, [pc, #400]	; (800d4a4 <while_do+0xb4c>)
 800d312:	edd3 7a01 	vldr	s15, [r3, #4]
 800d316:	ed9f 7a69 	vldr	s14, [pc, #420]	; 800d4bc <while_do+0xb64>
 800d31a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d31e:	4b61      	ldr	r3, [pc, #388]	; (800d4a4 <while_do+0xb4c>)
 800d320:	edc3 7a01 	vstr	s15, [r3, #4]
			}
			if(distance[2]<-5)
 800d324:	4b5f      	ldr	r3, [pc, #380]	; (800d4a4 <while_do+0xb4c>)
 800d326:	edd3 7a02 	vldr	s15, [r3, #8]
 800d32a:	eeb9 7a04 	vmov.f32	s14, #148	; 0xc0a00000 -5.0
 800d32e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d332:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d336:	d516      	bpl.n	800d366 <while_do+0xa0e>
			{
				if(l2-l1>0)distance[2]+=34;
 800d338:	4b5d      	ldr	r3, [pc, #372]	; (800d4b0 <while_do+0xb58>)
 800d33a:	ed93 7a00 	vldr	s14, [r3]
 800d33e:	4b5b      	ldr	r3, [pc, #364]	; (800d4ac <while_do+0xb54>)
 800d340:	edd3 7a00 	vldr	s15, [r3]
 800d344:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d348:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d34c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d350:	dd09      	ble.n	800d366 <while_do+0xa0e>
 800d352:	4b54      	ldr	r3, [pc, #336]	; (800d4a4 <while_do+0xb4c>)
 800d354:	edd3 7a02 	vldr	s15, [r3, #8]
 800d358:	ed9f 7a58 	vldr	s14, [pc, #352]	; 800d4bc <while_do+0xb64>
 800d35c:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d360:	4b50      	ldr	r3, [pc, #320]	; (800d4a4 <while_do+0xb4c>)
 800d362:	edc3 7a02 	vstr	s15, [r3, #8]
			}

			sita1 = atan(sqrt(  1325-distance[1]*distance[1])/distance[1]  )*180.0/3.1415926;
 800d366:	4b4f      	ldr	r3, [pc, #316]	; (800d4a4 <while_do+0xb4c>)
 800d368:	ed93 7a01 	vldr	s14, [r3, #4]
 800d36c:	4b4d      	ldr	r3, [pc, #308]	; (800d4a4 <while_do+0xb4c>)
 800d36e:	edd3 7a01 	vldr	s15, [r3, #4]
 800d372:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d376:	ed9f 7a52 	vldr	s14, [pc, #328]	; 800d4c0 <while_do+0xb68>
 800d37a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d37e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800d382:	eeb0 0b47 	vmov.f64	d0, d7
 800d386:	f004 fde3 	bl	8011f50 <sqrt>
 800d38a:	eeb0 5b40 	vmov.f64	d5, d0
 800d38e:	4b45      	ldr	r3, [pc, #276]	; (800d4a4 <while_do+0xb4c>)
 800d390:	edd3 7a01 	vldr	s15, [r3, #4]
 800d394:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800d398:	ee85 6b07 	vdiv.f64	d6, d5, d7
 800d39c:	eeb0 0b46 	vmov.f64	d0, d6
 800d3a0:	f004 fc9a 	bl	8011cd8 <atan>
 800d3a4:	eeb0 7b40 	vmov.f64	d7, d0
 800d3a8:	ed9f 6b37 	vldr	d6, [pc, #220]	; 800d488 <while_do+0xb30>
 800d3ac:	ee27 6b06 	vmul.f64	d6, d7, d6
 800d3b0:	ed9f 5b37 	vldr	d5, [pc, #220]	; 800d490 <while_do+0xb38>
 800d3b4:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800d3b8:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800d3bc:	4b41      	ldr	r3, [pc, #260]	; (800d4c4 <while_do+0xb6c>)
 800d3be:	edc3 7a00 	vstr	s15, [r3]
			if(sita1<0)sita1+=90;
 800d3c2:	4b40      	ldr	r3, [pc, #256]	; (800d4c4 <while_do+0xb6c>)
 800d3c4:	edd3 7a00 	vldr	s15, [r3]
 800d3c8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d3cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d3d0:	d50a      	bpl.n	800d3e8 <while_do+0xa90>
 800d3d2:	4b3c      	ldr	r3, [pc, #240]	; (800d4c4 <while_do+0xb6c>)
 800d3d4:	edd3 7a00 	vldr	s15, [r3]
 800d3d8:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 800d4c8 <while_do+0xb70>
 800d3dc:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d3e0:	4b38      	ldr	r3, [pc, #224]	; (800d4c4 <while_do+0xb6c>)
 800d3e2:	edc3 7a00 	vstr	s15, [r3]
 800d3e6:	e009      	b.n	800d3fc <while_do+0xaa4>
			else sita1-=90;
 800d3e8:	4b36      	ldr	r3, [pc, #216]	; (800d4c4 <while_do+0xb6c>)
 800d3ea:	edd3 7a00 	vldr	s15, [r3]
 800d3ee:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800d4c8 <while_do+0xb70>
 800d3f2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d3f6:	4b33      	ldr	r3, [pc, #204]	; (800d4c4 <while_do+0xb6c>)
 800d3f8:	edc3 7a00 	vstr	s15, [r3]

			sita2 = -atan(sqrt(  1325-distance[2]*distance[2])/distance[2]  )*180.0/3.1415926;
 800d3fc:	4b29      	ldr	r3, [pc, #164]	; (800d4a4 <while_do+0xb4c>)
 800d3fe:	ed93 7a02 	vldr	s14, [r3, #8]
 800d402:	4b28      	ldr	r3, [pc, #160]	; (800d4a4 <while_do+0xb4c>)
 800d404:	edd3 7a02 	vldr	s15, [r3, #8]
 800d408:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d40c:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 800d4c0 <while_do+0xb68>
 800d410:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d414:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800d418:	eeb0 0b47 	vmov.f64	d0, d7
 800d41c:	f004 fd98 	bl	8011f50 <sqrt>
 800d420:	eeb0 5b40 	vmov.f64	d5, d0
 800d424:	4b1f      	ldr	r3, [pc, #124]	; (800d4a4 <while_do+0xb4c>)
 800d426:	edd3 7a02 	vldr	s15, [r3, #8]
 800d42a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800d42e:	ee85 6b07 	vdiv.f64	d6, d5, d7
 800d432:	eeb0 0b46 	vmov.f64	d0, d6
 800d436:	f004 fc4f 	bl	8011cd8 <atan>
 800d43a:	eeb0 7b40 	vmov.f64	d7, d0
 800d43e:	eeb1 7b47 	vneg.f64	d7, d7
 800d442:	ed9f 6b11 	vldr	d6, [pc, #68]	; 800d488 <while_do+0xb30>
 800d446:	ee27 6b06 	vmul.f64	d6, d7, d6
 800d44a:	ed9f 5b11 	vldr	d5, [pc, #68]	; 800d490 <while_do+0xb38>
 800d44e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800d452:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800d456:	4b1d      	ldr	r3, [pc, #116]	; (800d4cc <while_do+0xb74>)
 800d458:	edc3 7a00 	vstr	s15, [r3]
			if(sita2<0)sita2+=90;
 800d45c:	4b1b      	ldr	r3, [pc, #108]	; (800d4cc <while_do+0xb74>)
 800d45e:	edd3 7a00 	vldr	s15, [r3]
 800d462:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d466:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d46a:	d531      	bpl.n	800d4d0 <while_do+0xb78>
 800d46c:	4b17      	ldr	r3, [pc, #92]	; (800d4cc <while_do+0xb74>)
 800d46e:	edd3 7a00 	vldr	s15, [r3]
 800d472:	ed9f 7a15 	vldr	s14, [pc, #84]	; 800d4c8 <while_do+0xb70>
 800d476:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d47a:	4b14      	ldr	r3, [pc, #80]	; (800d4cc <while_do+0xb74>)
 800d47c:	edc3 7a00 	vstr	s15, [r3]
 800d480:	e030      	b.n	800d4e4 <while_do+0xb8c>
 800d482:	bf00      	nop
 800d484:	f3af 8000 	nop.w
 800d488:	00000000 	.word	0x00000000
 800d48c:	40668000 	.word	0x40668000
 800d490:	4d12d84a 	.word	0x4d12d84a
 800d494:	400921fb 	.word	0x400921fb
 800d498:	240042e0 	.word	0x240042e0
 800d49c:	240044e0 	.word	0x240044e0
 800d4a0:	2400451c 	.word	0x2400451c
 800d4a4:	240044c0 	.word	0x240044c0
 800d4a8:	45c80000 	.word	0x45c80000
 800d4ac:	240045fc 	.word	0x240045fc
 800d4b0:	24004600 	.word	0x24004600
 800d4b4:	2400460c 	.word	0x2400460c
 800d4b8:	24004615 	.word	0x24004615
 800d4bc:	42080000 	.word	0x42080000
 800d4c0:	44a5a000 	.word	0x44a5a000
 800d4c4:	240045f4 	.word	0x240045f4
 800d4c8:	42b40000 	.word	0x42b40000
 800d4cc:	240045f8 	.word	0x240045f8
			else sita2-=90;
 800d4d0:	4bb1      	ldr	r3, [pc, #708]	; (800d798 <while_do+0xe40>)
 800d4d2:	edd3 7a00 	vldr	s15, [r3]
 800d4d6:	ed9f 7ab1 	vldr	s14, [pc, #708]	; 800d79c <while_do+0xe44>
 800d4da:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d4de:	4bae      	ldr	r3, [pc, #696]	; (800d798 <while_do+0xe40>)
 800d4e0:	edc3 7a00 	vstr	s15, [r3]

			sita= (sita1/2+sita2/2-adjustSita)*1.085;
 800d4e4:	4bae      	ldr	r3, [pc, #696]	; (800d7a0 <while_do+0xe48>)
 800d4e6:	edd3 7a00 	vldr	s15, [r3]
 800d4ea:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800d4ee:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800d4f2:	4ba9      	ldr	r3, [pc, #676]	; (800d798 <while_do+0xe40>)
 800d4f4:	edd3 6a00 	vldr	s13, [r3]
 800d4f8:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 800d4fc:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800d500:	ee37 7a27 	vadd.f32	s14, s14, s15
 800d504:	4ba7      	ldr	r3, [pc, #668]	; (800d7a4 <while_do+0xe4c>)
 800d506:	edd3 7a00 	vldr	s15, [r3]
 800d50a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d50e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800d512:	ed9f 6b97 	vldr	d6, [pc, #604]	; 800d770 <while_do+0xe18>
 800d516:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d51a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800d51e:	4ba2      	ldr	r3, [pc, #648]	; (800d7a8 <while_do+0xe50>)
 800d520:	edc3 7a00 	vstr	s15, [r3]
			if(wantAdjust==1)
 800d524:	4ba1      	ldr	r3, [pc, #644]	; (800d7ac <while_do+0xe54>)
 800d526:	781b      	ldrb	r3, [r3, #0]
 800d528:	2b01      	cmp	r3, #1
 800d52a:	d118      	bne.n	800d55e <while_do+0xc06>
			{
				adjustSita = sita1/2+sita2/2;
 800d52c:	4b9c      	ldr	r3, [pc, #624]	; (800d7a0 <while_do+0xe48>)
 800d52e:	edd3 7a00 	vldr	s15, [r3]
 800d532:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800d536:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800d53a:	4b97      	ldr	r3, [pc, #604]	; (800d798 <while_do+0xe40>)
 800d53c:	edd3 6a00 	vldr	s13, [r3]
 800d540:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 800d544:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800d548:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d54c:	4b95      	ldr	r3, [pc, #596]	; (800d7a4 <while_do+0xe4c>)
 800d54e:	edc3 7a00 	vstr	s15, [r3]
				wantAdjust=0;
 800d552:	4b96      	ldr	r3, [pc, #600]	; (800d7ac <while_do+0xe54>)
 800d554:	2200      	movs	r2, #0
 800d556:	701a      	strb	r2, [r3, #0]
				isAdjust = 1;
 800d558:	4b95      	ldr	r3, [pc, #596]	; (800d7b0 <while_do+0xe58>)
 800d55a:	2201      	movs	r2, #1
 800d55c:	701a      	strb	r2, [r3, #0]
//
//			l = (l_sort[5]+l_sort[6]+l_sort[7]+l_sort[8]+l_sort[9])/5;
//
//			KalmanFilter(&KAL[7], l);
//			l = KAL[7].out;
			l = 250/cosf(sita/180*3.1415926);
 800d55e:	4b92      	ldr	r3, [pc, #584]	; (800d7a8 <while_do+0xe50>)
 800d560:	ed93 7a00 	vldr	s14, [r3]
 800d564:	eddf 6a93 	vldr	s13, [pc, #588]	; 800d7b4 <while_do+0xe5c>
 800d568:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d56c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800d570:	ed9f 6b81 	vldr	d6, [pc, #516]	; 800d778 <while_do+0xe20>
 800d574:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d578:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800d57c:	eeb0 0a67 	vmov.f32	s0, s15
 800d580:	f004 faea 	bl	8011b58 <cosf>
 800d584:	eeb0 7a40 	vmov.f32	s14, s0
 800d588:	eddf 6a8b 	vldr	s13, [pc, #556]	; 800d7b8 <while_do+0xe60>
 800d58c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d590:	4b8a      	ldr	r3, [pc, #552]	; (800d7bc <while_do+0xe64>)
 800d592:	edc3 7a00 	vstr	s15, [r3]
			//printf("%.3f,%.3f,%.3f,%.3f,%.3f\n",l1,l2,sita1,sita2,(sita1+sita2)/2);
			//printf("%.3f,%.3f,%.3f,%.3f\n",distance[3]-1.7,distance[3]-distance[4]-1.7,distance[3],distance[4]);
			//printf("%.3f,%.3f,%.3f,%.3f\n",l1,l2,l2-l1,sita2);
			//printf("%.3f,%.3f,%.3f,%.3f\n",sita1,sita2,sita,distance[2]);
			tft_text_float_3(0, 4, l);
 800d596:	4b89      	ldr	r3, [pc, #548]	; (800d7bc <while_do+0xe64>)
 800d598:	edd3 7a00 	vldr	s15, [r3]
 800d59c:	eeb0 0a67 	vmov.f32	s0, s15
 800d5a0:	2104      	movs	r1, #4
 800d5a2:	2000      	movs	r0, #0
 800d5a4:	f7fe ffd0 	bl	800c548 <tft_text_float_3>
			tft_text_float_3(0, 5, sita);
 800d5a8:	4b7f      	ldr	r3, [pc, #508]	; (800d7a8 <while_do+0xe50>)
 800d5aa:	edd3 7a00 	vldr	s15, [r3]
 800d5ae:	eeb0 0a67 	vmov.f32	s0, s15
 800d5b2:	2105      	movs	r1, #5
 800d5b4:	2000      	movs	r0, #0
 800d5b6:	f7fe ffc7 	bl	800c548 <tft_text_float_3>

			uint16_t slit;
			if( (250*tan(sita/180*3.1415926)/3+50)<=100&& (250*tan(sita/180*3.1415926)/3+50)>=0)
 800d5ba:	4b7b      	ldr	r3, [pc, #492]	; (800d7a8 <while_do+0xe50>)
 800d5bc:	ed93 7a00 	vldr	s14, [r3]
 800d5c0:	eddf 6a7c 	vldr	s13, [pc, #496]	; 800d7b4 <while_do+0xe5c>
 800d5c4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d5c8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800d5cc:	ed9f 6b6a 	vldr	d6, [pc, #424]	; 800d778 <while_do+0xe20>
 800d5d0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d5d4:	eeb0 0b47 	vmov.f64	d0, d7
 800d5d8:	f004 fc82 	bl	8011ee0 <tan>
 800d5dc:	eeb0 7b40 	vmov.f64	d7, d0
 800d5e0:	ed9f 6b67 	vldr	d6, [pc, #412]	; 800d780 <while_do+0xe28>
 800d5e4:	ee27 6b06 	vmul.f64	d6, d7, d6
 800d5e8:	eeb0 5b08 	vmov.f64	d5, #8	; 0x40400000  3.0
 800d5ec:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800d5f0:	ed9f 6b65 	vldr	d6, [pc, #404]	; 800d788 <while_do+0xe30>
 800d5f4:	ee37 7b06 	vadd.f64	d7, d7, d6
 800d5f8:	ed9f 6b65 	vldr	d6, [pc, #404]	; 800d790 <while_do+0xe38>
 800d5fc:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800d600:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d604:	d847      	bhi.n	800d696 <while_do+0xd3e>
 800d606:	4b68      	ldr	r3, [pc, #416]	; (800d7a8 <while_do+0xe50>)
 800d608:	ed93 7a00 	vldr	s14, [r3]
 800d60c:	eddf 6a69 	vldr	s13, [pc, #420]	; 800d7b4 <while_do+0xe5c>
 800d610:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d614:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800d618:	ed9f 6b57 	vldr	d6, [pc, #348]	; 800d778 <while_do+0xe20>
 800d61c:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d620:	eeb0 0b47 	vmov.f64	d0, d7
 800d624:	f004 fc5c 	bl	8011ee0 <tan>
 800d628:	eeb0 7b40 	vmov.f64	d7, d0
 800d62c:	ed9f 6b54 	vldr	d6, [pc, #336]	; 800d780 <while_do+0xe28>
 800d630:	ee27 6b06 	vmul.f64	d6, d7, d6
 800d634:	eeb0 5b08 	vmov.f64	d5, #8	; 0x40400000  3.0
 800d638:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800d63c:	ed9f 6b52 	vldr	d6, [pc, #328]	; 800d788 <while_do+0xe30>
 800d640:	ee37 7b06 	vadd.f64	d7, d7, d6
 800d644:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800d648:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d64c:	db23      	blt.n	800d696 <while_do+0xd3e>
			{
				slit = (uint16_t)(250*tan(sita/180*3.1415926)/3+50);
 800d64e:	4b56      	ldr	r3, [pc, #344]	; (800d7a8 <while_do+0xe50>)
 800d650:	ed93 7a00 	vldr	s14, [r3]
 800d654:	eddf 6a57 	vldr	s13, [pc, #348]	; 800d7b4 <while_do+0xe5c>
 800d658:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d65c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800d660:	ed9f 6b45 	vldr	d6, [pc, #276]	; 800d778 <while_do+0xe20>
 800d664:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d668:	eeb0 0b47 	vmov.f64	d0, d7
 800d66c:	f004 fc38 	bl	8011ee0 <tan>
 800d670:	eeb0 7b40 	vmov.f64	d7, d0
 800d674:	ed9f 6b42 	vldr	d6, [pc, #264]	; 800d780 <while_do+0xe28>
 800d678:	ee27 6b06 	vmul.f64	d6, d7, d6
 800d67c:	eeb0 5b08 	vmov.f64	d5, #8	; 0x40400000  3.0
 800d680:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800d684:	ed9f 6b40 	vldr	d6, [pc, #256]	; 800d788 <while_do+0xe30>
 800d688:	ee37 7b06 	vadd.f64	d7, d7, d6
 800d68c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800d690:	ee17 3a90 	vmov	r3, s15
 800d694:	837b      	strh	r3, [r7, #26]

			}
			tft_slideblock(0, 6, slit);
 800d696:	8b7b      	ldrh	r3, [r7, #26]
 800d698:	461a      	mov	r2, r3
 800d69a:	2106      	movs	r1, #6
 800d69c:	2000      	movs	r0, #0
 800d69e:	f7fe ff97 	bl	800c5d0 <tft_slideblock>
			//printf("%.3f,%.3f,%.3f\n",l1,l2,l);

			float resultMax,resultMin;
			uint32_t place;
			for(int i=9;i>=1;i--)
 800d6a2:	2309      	movs	r3, #9
 800d6a4:	617b      	str	r3, [r7, #20]
 800d6a6:	e00d      	b.n	800d6c4 <while_do+0xd6c>
			{
				sita_last10[i]= sita_last10[i-1];
 800d6a8:	697b      	ldr	r3, [r7, #20]
 800d6aa:	3b01      	subs	r3, #1
 800d6ac:	4a44      	ldr	r2, [pc, #272]	; (800d7c0 <while_do+0xe68>)
 800d6ae:	009b      	lsls	r3, r3, #2
 800d6b0:	4413      	add	r3, r2
 800d6b2:	681a      	ldr	r2, [r3, #0]
 800d6b4:	4942      	ldr	r1, [pc, #264]	; (800d7c0 <while_do+0xe68>)
 800d6b6:	697b      	ldr	r3, [r7, #20]
 800d6b8:	009b      	lsls	r3, r3, #2
 800d6ba:	440b      	add	r3, r1
 800d6bc:	601a      	str	r2, [r3, #0]
			for(int i=9;i>=1;i--)
 800d6be:	697b      	ldr	r3, [r7, #20]
 800d6c0:	3b01      	subs	r3, #1
 800d6c2:	617b      	str	r3, [r7, #20]
 800d6c4:	697b      	ldr	r3, [r7, #20]
 800d6c6:	2b00      	cmp	r3, #0
 800d6c8:	dcee      	bgt.n	800d6a8 <while_do+0xd50>
			}
			sita_last10[0] = sita;
 800d6ca:	4b37      	ldr	r3, [pc, #220]	; (800d7a8 <while_do+0xe50>)
 800d6cc:	681b      	ldr	r3, [r3, #0]
 800d6ce:	4a3c      	ldr	r2, [pc, #240]	; (800d7c0 <while_do+0xe68>)
 800d6d0:	6013      	str	r3, [r2, #0]

			if(mode == 0)
 800d6d2:	4b3c      	ldr	r3, [pc, #240]	; (800d7c4 <while_do+0xe6c>)
 800d6d4:	781b      	ldrb	r3, [r3, #0]
 800d6d6:	2b00      	cmp	r3, #0
 800d6d8:	d105      	bne.n	800d6e6 <while_do+0xd8e>
			{
				HAL_GPIO_WritePin(RED_GPIO_Port, RED_Pin, SET);
 800d6da:	2201      	movs	r2, #1
 800d6dc:	2180      	movs	r1, #128	; 0x80
 800d6de:	483a      	ldr	r0, [pc, #232]	; (800d7c8 <while_do+0xe70>)
 800d6e0:	f7f7 fec8 	bl	8005474 <HAL_GPIO_WritePin>
 800d6e4:	e025      	b.n	800d732 <while_do+0xdda>
			}
			else
			{
				arm_max_f32(sita_last10, 10, &resultMax, &place);
 800d6e6:	1d3b      	adds	r3, r7, #4
 800d6e8:	f107 020c 	add.w	r2, r7, #12
 800d6ec:	210a      	movs	r1, #10
 800d6ee:	4834      	ldr	r0, [pc, #208]	; (800d7c0 <while_do+0xe68>)
 800d6f0:	f000 f9b2 	bl	800da58 <arm_max_f32>
				arm_min_f32(sita_last10, 10, &resultMin, &place);
 800d6f4:	1d3b      	adds	r3, r7, #4
 800d6f6:	f107 0208 	add.w	r2, r7, #8
 800d6fa:	210a      	movs	r1, #10
 800d6fc:	4830      	ldr	r0, [pc, #192]	; (800d7c0 <while_do+0xe68>)
 800d6fe:	f000 f943 	bl	800d988 <arm_min_f32>
				if(resultMax-resultMin>1.5)
 800d702:	ed97 7a03 	vldr	s14, [r7, #12]
 800d706:	edd7 7a02 	vldr	s15, [r7, #8]
 800d70a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d70e:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 800d712:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d716:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d71a:	dd05      	ble.n	800d728 <while_do+0xdd0>
					HAL_GPIO_WritePin(RED_GPIO_Port, RED_Pin, RESET);
 800d71c:	2200      	movs	r2, #0
 800d71e:	2180      	movs	r1, #128	; 0x80
 800d720:	4829      	ldr	r0, [pc, #164]	; (800d7c8 <while_do+0xe70>)
 800d722:	f7f7 fea7 	bl	8005474 <HAL_GPIO_WritePin>
 800d726:	e004      	b.n	800d732 <while_do+0xdda>
				else
					HAL_GPIO_WritePin(RED_GPIO_Port, RED_Pin, SET);
 800d728:	2201      	movs	r2, #1
 800d72a:	2180      	movs	r1, #128	; 0x80
 800d72c:	4826      	ldr	r0, [pc, #152]	; (800d7c8 <while_do+0xe70>)
 800d72e:	f7f7 fea1 	bl	8005474 <HAL_GPIO_WritePin>
//				{
//					HAL_GPIO_WritePin(RED_GPIO_Port, RED_Pin, SET);
//				}
			}

			if(isAdjust)
 800d732:	4b1f      	ldr	r3, [pc, #124]	; (800d7b0 <while_do+0xe58>)
 800d734:	781b      	ldrb	r3, [r3, #0]
 800d736:	2b00      	cmp	r3, #0
 800d738:	d00b      	beq.n	800d752 <while_do+0xdfa>
				Servo_con(90-sita);
 800d73a:	4b1b      	ldr	r3, [pc, #108]	; (800d7a8 <while_do+0xe50>)
 800d73c:	edd3 7a00 	vldr	s15, [r3]
 800d740:	ed9f 7a16 	vldr	s14, [pc, #88]	; 800d79c <while_do+0xe44>
 800d744:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d748:	eeb0 0a67 	vmov.f32	s0, s15
 800d74c:	f7ff f834 	bl	800c7b8 <Servo_con>
 800d750:	e003      	b.n	800d75a <while_do+0xe02>
			else
				Servo_con(90);
 800d752:	ed9f 0a12 	vldr	s0, [pc, #72]	; 800d79c <while_do+0xe44>
 800d756:	f7ff f82f 	bl	800c7b8 <Servo_con>



			countDida=0;
 800d75a:	4b1c      	ldr	r3, [pc, #112]	; (800d7cc <while_do+0xe74>)
 800d75c:	2200      	movs	r2, #0
 800d75e:	601a      	str	r2, [r3, #0]
		}

		readyToFFT=0;
 800d760:	4b1b      	ldr	r3, [pc, #108]	; (800d7d0 <while_do+0xe78>)
 800d762:	2200      	movs	r2, #0
 800d764:	701a      	strb	r2, [r3, #0]

	}

}
 800d766:	bf00      	nop
 800d768:	3768      	adds	r7, #104	; 0x68
 800d76a:	46bd      	mov	sp, r7
 800d76c:	bd80      	pop	{r7, pc}
 800d76e:	bf00      	nop
 800d770:	f5c28f5c 	.word	0xf5c28f5c
 800d774:	3ff15c28 	.word	0x3ff15c28
 800d778:	4d12d84a 	.word	0x4d12d84a
 800d77c:	400921fb 	.word	0x400921fb
 800d780:	00000000 	.word	0x00000000
 800d784:	406f4000 	.word	0x406f4000
 800d788:	00000000 	.word	0x00000000
 800d78c:	40490000 	.word	0x40490000
 800d790:	00000000 	.word	0x00000000
 800d794:	40590000 	.word	0x40590000
 800d798:	240045f8 	.word	0x240045f8
 800d79c:	42b40000 	.word	0x42b40000
 800d7a0:	240045f4 	.word	0x240045f4
 800d7a4:	24004610 	.word	0x24004610
 800d7a8:	24004604 	.word	0x24004604
 800d7ac:	24004615 	.word	0x24004615
 800d7b0:	24004614 	.word	0x24004614
 800d7b4:	43340000 	.word	0x43340000
 800d7b8:	437a0000 	.word	0x437a0000
 800d7bc:	24004608 	.word	0x24004608
 800d7c0:	240042b8 	.word	0x240042b8
 800d7c4:	240005f8 	.word	0x240005f8
 800d7c8:	58020400 	.word	0x58020400
 800d7cc:	240042b0 	.word	0x240042b0
 800d7d0:	240005f9 	.word	0x240005f9
 800d7d4:	00000000 	.word	0x00000000

0800d7d8 <resTIM3>:
//
//float data1[6400];
//float data2[6400];
//TIM3
void resTIM3()
{
 800d7d8:	b480      	push	{r7}
 800d7da:	b085      	sub	sp, #20
 800d7dc:	af00      	add	r7, sp, #0
	static int count = 0;
	static float voice[10][32];
	//
	for(int i=0;i<8;i++)
 800d7de:	2300      	movs	r3, #0
 800d7e0:	60fb      	str	r3, [r7, #12]
 800d7e2:	e020      	b.n	800d826 <resTIM3+0x4e>
	{
		voice[i][count] = (float)ad_values[i]/65535.0*3.3;
 800d7e4:	4a34      	ldr	r2, [pc, #208]	; (800d8b8 <resTIM3+0xe0>)
 800d7e6:	68fb      	ldr	r3, [r7, #12]
 800d7e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d7ec:	ee07 3a90 	vmov	s15, r3
 800d7f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d7f4:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 800d7f8:	ed9f 5b2b 	vldr	d5, [pc, #172]	; 800d8a8 <resTIM3+0xd0>
 800d7fc:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800d800:	ed9f 6b2b 	vldr	d6, [pc, #172]	; 800d8b0 <resTIM3+0xd8>
 800d804:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d808:	4b2c      	ldr	r3, [pc, #176]	; (800d8bc <resTIM3+0xe4>)
 800d80a:	681b      	ldr	r3, [r3, #0]
 800d80c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800d810:	492b      	ldr	r1, [pc, #172]	; (800d8c0 <resTIM3+0xe8>)
 800d812:	68fa      	ldr	r2, [r7, #12]
 800d814:	0152      	lsls	r2, r2, #5
 800d816:	4413      	add	r3, r2
 800d818:	009b      	lsls	r3, r3, #2
 800d81a:	440b      	add	r3, r1
 800d81c:	edc3 7a00 	vstr	s15, [r3]
	for(int i=0;i<8;i++)
 800d820:	68fb      	ldr	r3, [r7, #12]
 800d822:	3301      	adds	r3, #1
 800d824:	60fb      	str	r3, [r7, #12]
 800d826:	68fb      	ldr	r3, [r7, #12]
 800d828:	2b07      	cmp	r3, #7
 800d82a:	dddb      	ble.n	800d7e4 <resTIM3+0xc>
	}

	if(++count>=32)
 800d82c:	4b23      	ldr	r3, [pc, #140]	; (800d8bc <resTIM3+0xe4>)
 800d82e:	681b      	ldr	r3, [r3, #0]
 800d830:	3301      	adds	r3, #1
 800d832:	4a22      	ldr	r2, [pc, #136]	; (800d8bc <resTIM3+0xe4>)
 800d834:	6013      	str	r3, [r2, #0]
 800d836:	4b21      	ldr	r3, [pc, #132]	; (800d8bc <resTIM3+0xe4>)
 800d838:	681b      	ldr	r3, [r3, #0]
 800d83a:	2b1f      	cmp	r3, #31
 800d83c:	dd2b      	ble.n	800d896 <resTIM3+0xbe>
	{
		for(int i=0;i<8;i++)
 800d83e:	2300      	movs	r3, #0
 800d840:	60bb      	str	r3, [r7, #8]
 800d842:	e01b      	b.n	800d87c <resTIM3+0xa4>
		{
			for(int j=0;j<32;j++)
 800d844:	2300      	movs	r3, #0
 800d846:	607b      	str	r3, [r7, #4]
 800d848:	e012      	b.n	800d870 <resTIM3+0x98>
			{
				voice_input[i][j] = voice[i][j];
 800d84a:	491d      	ldr	r1, [pc, #116]	; (800d8c0 <resTIM3+0xe8>)
 800d84c:	68bb      	ldr	r3, [r7, #8]
 800d84e:	015a      	lsls	r2, r3, #5
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	4413      	add	r3, r2
 800d854:	009b      	lsls	r3, r3, #2
 800d856:	440b      	add	r3, r1
 800d858:	681a      	ldr	r2, [r3, #0]
 800d85a:	481a      	ldr	r0, [pc, #104]	; (800d8c4 <resTIM3+0xec>)
 800d85c:	68bb      	ldr	r3, [r7, #8]
 800d85e:	0159      	lsls	r1, r3, #5
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	440b      	add	r3, r1
 800d864:	009b      	lsls	r3, r3, #2
 800d866:	4403      	add	r3, r0
 800d868:	601a      	str	r2, [r3, #0]
			for(int j=0;j<32;j++)
 800d86a:	687b      	ldr	r3, [r7, #4]
 800d86c:	3301      	adds	r3, #1
 800d86e:	607b      	str	r3, [r7, #4]
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	2b1f      	cmp	r3, #31
 800d874:	dde9      	ble.n	800d84a <resTIM3+0x72>
		for(int i=0;i<8;i++)
 800d876:	68bb      	ldr	r3, [r7, #8]
 800d878:	3301      	adds	r3, #1
 800d87a:	60bb      	str	r3, [r7, #8]
 800d87c:	68bb      	ldr	r3, [r7, #8]
 800d87e:	2b07      	cmp	r3, #7
 800d880:	dde0      	ble.n	800d844 <resTIM3+0x6c>
			}
		}
		if(countDida<220)readyToFFT = 1;
 800d882:	4b11      	ldr	r3, [pc, #68]	; (800d8c8 <resTIM3+0xf0>)
 800d884:	681b      	ldr	r3, [r3, #0]
 800d886:	2bdb      	cmp	r3, #219	; 0xdb
 800d888:	dc02      	bgt.n	800d890 <resTIM3+0xb8>
 800d88a:	4b10      	ldr	r3, [pc, #64]	; (800d8cc <resTIM3+0xf4>)
 800d88c:	2201      	movs	r2, #1
 800d88e:	701a      	strb	r2, [r3, #0]
		count=0;
 800d890:	4b0a      	ldr	r3, [pc, #40]	; (800d8bc <resTIM3+0xe4>)
 800d892:	2200      	movs	r2, #0
 800d894:	601a      	str	r2, [r3, #0]
//		}
//		//HAL_TIM_Base_Start_IT(&htim3);
//		//count=0;
//	}

}
 800d896:	bf00      	nop
 800d898:	3714      	adds	r7, #20
 800d89a:	46bd      	mov	sp, r7
 800d89c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8a0:	4770      	bx	lr
 800d8a2:	bf00      	nop
 800d8a4:	f3af 8000 	nop.w
 800d8a8:	00000000 	.word	0x00000000
 800d8ac:	40efffe0 	.word	0x40efffe0
 800d8b0:	66666666 	.word	0x66666666
 800d8b4:	400a6666 	.word	0x400a6666
 800d8b8:	240005fc 	.word	0x240005fc
 800d8bc:	24004618 	.word	0x24004618
 800d8c0:	2400461c 	.word	0x2400461c
 800d8c4:	24000610 	.word	0x24000610
 800d8c8:	240042b0 	.word	0x240042b0
 800d8cc:	240005f9 	.word	0x240005f9

0800d8d0 <sort>:


void sort(float *p,int len)
{
 800d8d0:	b480      	push	{r7}
 800d8d2:	b087      	sub	sp, #28
 800d8d4:	af00      	add	r7, sp, #0
 800d8d6:	6078      	str	r0, [r7, #4]
 800d8d8:	6039      	str	r1, [r7, #0]
	for(int i=0;i<len-1;i++)
 800d8da:	2300      	movs	r3, #0
 800d8dc:	617b      	str	r3, [r7, #20]
 800d8de:	e034      	b.n	800d94a <sort+0x7a>
	{
		for(int j=i+1;j<len;j++)
 800d8e0:	697b      	ldr	r3, [r7, #20]
 800d8e2:	3301      	adds	r3, #1
 800d8e4:	613b      	str	r3, [r7, #16]
 800d8e6:	e029      	b.n	800d93c <sort+0x6c>
		{
			if(p[i]>p[j])
 800d8e8:	697b      	ldr	r3, [r7, #20]
 800d8ea:	009b      	lsls	r3, r3, #2
 800d8ec:	687a      	ldr	r2, [r7, #4]
 800d8ee:	4413      	add	r3, r2
 800d8f0:	ed93 7a00 	vldr	s14, [r3]
 800d8f4:	693b      	ldr	r3, [r7, #16]
 800d8f6:	009b      	lsls	r3, r3, #2
 800d8f8:	687a      	ldr	r2, [r7, #4]
 800d8fa:	4413      	add	r3, r2
 800d8fc:	edd3 7a00 	vldr	s15, [r3]
 800d900:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800d904:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d908:	dd15      	ble.n	800d936 <sort+0x66>
			{
				float temp;
				temp = p[i];
 800d90a:	697b      	ldr	r3, [r7, #20]
 800d90c:	009b      	lsls	r3, r3, #2
 800d90e:	687a      	ldr	r2, [r7, #4]
 800d910:	4413      	add	r3, r2
 800d912:	681b      	ldr	r3, [r3, #0]
 800d914:	60fb      	str	r3, [r7, #12]
				p[i] = p[j];
 800d916:	693b      	ldr	r3, [r7, #16]
 800d918:	009b      	lsls	r3, r3, #2
 800d91a:	687a      	ldr	r2, [r7, #4]
 800d91c:	441a      	add	r2, r3
 800d91e:	697b      	ldr	r3, [r7, #20]
 800d920:	009b      	lsls	r3, r3, #2
 800d922:	6879      	ldr	r1, [r7, #4]
 800d924:	440b      	add	r3, r1
 800d926:	6812      	ldr	r2, [r2, #0]
 800d928:	601a      	str	r2, [r3, #0]
				p[j] = temp;
 800d92a:	693b      	ldr	r3, [r7, #16]
 800d92c:	009b      	lsls	r3, r3, #2
 800d92e:	687a      	ldr	r2, [r7, #4]
 800d930:	4413      	add	r3, r2
 800d932:	68fa      	ldr	r2, [r7, #12]
 800d934:	601a      	str	r2, [r3, #0]
		for(int j=i+1;j<len;j++)
 800d936:	693b      	ldr	r3, [r7, #16]
 800d938:	3301      	adds	r3, #1
 800d93a:	613b      	str	r3, [r7, #16]
 800d93c:	693a      	ldr	r2, [r7, #16]
 800d93e:	683b      	ldr	r3, [r7, #0]
 800d940:	429a      	cmp	r2, r3
 800d942:	dbd1      	blt.n	800d8e8 <sort+0x18>
	for(int i=0;i<len-1;i++)
 800d944:	697b      	ldr	r3, [r7, #20]
 800d946:	3301      	adds	r3, #1
 800d948:	617b      	str	r3, [r7, #20]
 800d94a:	683b      	ldr	r3, [r7, #0]
 800d94c:	3b01      	subs	r3, #1
 800d94e:	697a      	ldr	r2, [r7, #20]
 800d950:	429a      	cmp	r2, r3
 800d952:	dbc5      	blt.n	800d8e0 <sort+0x10>
			}
		}
	}
}
 800d954:	bf00      	nop
 800d956:	bf00      	nop
 800d958:	371c      	adds	r7, #28
 800d95a:	46bd      	mov	sp, r7
 800d95c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d960:	4770      	bx	lr
	...

0800d964 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 800d964:	b580      	push	{r7, lr}
 800d966:	b082      	sub	sp, #8
 800d968:	af00      	add	r7, sp, #0
 800d96a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart6, (uint8_t*)&ch,1,HAL_MAX_DELAY);
 800d96c:	1d39      	adds	r1, r7, #4
 800d96e:	f04f 33ff 	mov.w	r3, #4294967295
 800d972:	2201      	movs	r2, #1
 800d974:	4803      	ldr	r0, [pc, #12]	; (800d984 <__io_putchar+0x20>)
 800d976:	f7fc fa55 	bl	8009e24 <HAL_UART_Transmit>
	//HAL_UART_Transmit(&huart3, (uint8_t*)&ch,1,HAL_MAX_DELAY);
    return ch;
 800d97a:	687b      	ldr	r3, [r7, #4]
}
 800d97c:	4618      	mov	r0, r3
 800d97e:	3708      	adds	r7, #8
 800d980:	46bd      	mov	sp, r7
 800d982:	bd80      	pop	{r7, pc}
 800d984:	24000450 	.word	0x24000450

0800d988 <arm_min_f32>:
 800d988:	f101 3cff 	add.w	ip, r1, #4294967295
 800d98c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d98e:	4607      	mov	r7, r0
 800d990:	ea5f 0e9c 	movs.w	lr, ip, lsr #2
 800d994:	ecf7 7a01 	vldmia	r7!, {s15}
 800d998:	d05c      	beq.n	800da54 <arm_min_f32+0xcc>
 800d99a:	2400      	movs	r4, #0
 800d99c:	3014      	adds	r0, #20
 800d99e:	ea4f 068e 	mov.w	r6, lr, lsl #2
 800d9a2:	4625      	mov	r5, r4
 800d9a4:	ed10 7a04 	vldr	s14, [r0, #-16]
 800d9a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d9ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d9b0:	dd02      	ble.n	800d9b8 <arm_min_f32+0x30>
 800d9b2:	eef0 7a47 	vmov.f32	s15, s14
 800d9b6:	1c65      	adds	r5, r4, #1
 800d9b8:	ed10 7a03 	vldr	s14, [r0, #-12]
 800d9bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d9c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d9c4:	dd02      	ble.n	800d9cc <arm_min_f32+0x44>
 800d9c6:	eef0 7a47 	vmov.f32	s15, s14
 800d9ca:	1ca5      	adds	r5, r4, #2
 800d9cc:	ed10 7a02 	vldr	s14, [r0, #-8]
 800d9d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d9d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d9d8:	dd02      	ble.n	800d9e0 <arm_min_f32+0x58>
 800d9da:	eef0 7a47 	vmov.f32	s15, s14
 800d9de:	1ce5      	adds	r5, r4, #3
 800d9e0:	ed10 7a01 	vldr	s14, [r0, #-4]
 800d9e4:	3404      	adds	r4, #4
 800d9e6:	3010      	adds	r0, #16
 800d9e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d9ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d9f0:	dd02      	ble.n	800d9f8 <arm_min_f32+0x70>
 800d9f2:	eef0 7a47 	vmov.f32	s15, s14
 800d9f6:	4625      	mov	r5, r4
 800d9f8:	42a6      	cmp	r6, r4
 800d9fa:	d1d3      	bne.n	800d9a4 <arm_min_f32+0x1c>
 800d9fc:	eb07 170e 	add.w	r7, r7, lr, lsl #4
 800da00:	f01c 0003 	ands.w	r0, ip, #3
 800da04:	d01e      	beq.n	800da44 <arm_min_f32+0xbc>
 800da06:	ed97 7a00 	vldr	s14, [r7]
 800da0a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800da0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da12:	d41b      	bmi.n	800da4c <arm_min_f32+0xc4>
 800da14:	3801      	subs	r0, #1
 800da16:	d015      	beq.n	800da44 <arm_min_f32+0xbc>
 800da18:	ed97 7a01 	vldr	s14, [r7, #4]
 800da1c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800da20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da24:	dd02      	ble.n	800da2c <arm_min_f32+0xa4>
 800da26:	eef0 7a47 	vmov.f32	s15, s14
 800da2a:	1a0d      	subs	r5, r1, r0
 800da2c:	2801      	cmp	r0, #1
 800da2e:	d009      	beq.n	800da44 <arm_min_f32+0xbc>
 800da30:	ed97 7a02 	vldr	s14, [r7, #8]
 800da34:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800da38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da3c:	d502      	bpl.n	800da44 <arm_min_f32+0xbc>
 800da3e:	eef0 7a47 	vmov.f32	s15, s14
 800da42:	4665      	mov	r5, ip
 800da44:	edc2 7a00 	vstr	s15, [r2]
 800da48:	601d      	str	r5, [r3, #0]
 800da4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800da4c:	eef0 7a47 	vmov.f32	s15, s14
 800da50:	1a0d      	subs	r5, r1, r0
 800da52:	e7df      	b.n	800da14 <arm_min_f32+0x8c>
 800da54:	4675      	mov	r5, lr
 800da56:	e7d3      	b.n	800da00 <arm_min_f32+0x78>

0800da58 <arm_max_f32>:
 800da58:	f101 3cff 	add.w	ip, r1, #4294967295
 800da5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800da5e:	4607      	mov	r7, r0
 800da60:	ea5f 0e9c 	movs.w	lr, ip, lsr #2
 800da64:	ecf7 7a01 	vldmia	r7!, {s15}
 800da68:	d05c      	beq.n	800db24 <arm_max_f32+0xcc>
 800da6a:	2400      	movs	r4, #0
 800da6c:	3014      	adds	r0, #20
 800da6e:	ea4f 068e 	mov.w	r6, lr, lsl #2
 800da72:	4625      	mov	r5, r4
 800da74:	ed10 7a04 	vldr	s14, [r0, #-16]
 800da78:	eef4 7ac7 	vcmpe.f32	s15, s14
 800da7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da80:	d502      	bpl.n	800da88 <arm_max_f32+0x30>
 800da82:	eef0 7a47 	vmov.f32	s15, s14
 800da86:	1c65      	adds	r5, r4, #1
 800da88:	ed10 7a03 	vldr	s14, [r0, #-12]
 800da8c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800da90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da94:	d502      	bpl.n	800da9c <arm_max_f32+0x44>
 800da96:	eef0 7a47 	vmov.f32	s15, s14
 800da9a:	1ca5      	adds	r5, r4, #2
 800da9c:	ed10 7a02 	vldr	s14, [r0, #-8]
 800daa0:	eef4 7ac7 	vcmpe.f32	s15, s14
 800daa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800daa8:	d502      	bpl.n	800dab0 <arm_max_f32+0x58>
 800daaa:	eef0 7a47 	vmov.f32	s15, s14
 800daae:	1ce5      	adds	r5, r4, #3
 800dab0:	ed10 7a01 	vldr	s14, [r0, #-4]
 800dab4:	3404      	adds	r4, #4
 800dab6:	3010      	adds	r0, #16
 800dab8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800dabc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dac0:	d502      	bpl.n	800dac8 <arm_max_f32+0x70>
 800dac2:	eef0 7a47 	vmov.f32	s15, s14
 800dac6:	4625      	mov	r5, r4
 800dac8:	42a6      	cmp	r6, r4
 800daca:	d1d3      	bne.n	800da74 <arm_max_f32+0x1c>
 800dacc:	eb07 170e 	add.w	r7, r7, lr, lsl #4
 800dad0:	f01c 0003 	ands.w	r0, ip, #3
 800dad4:	d01e      	beq.n	800db14 <arm_max_f32+0xbc>
 800dad6:	ed97 7a00 	vldr	s14, [r7]
 800dada:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800dade:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dae2:	dc1b      	bgt.n	800db1c <arm_max_f32+0xc4>
 800dae4:	3801      	subs	r0, #1
 800dae6:	d015      	beq.n	800db14 <arm_max_f32+0xbc>
 800dae8:	ed97 7a01 	vldr	s14, [r7, #4]
 800daec:	eef4 7ac7 	vcmpe.f32	s15, s14
 800daf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800daf4:	d502      	bpl.n	800dafc <arm_max_f32+0xa4>
 800daf6:	eef0 7a47 	vmov.f32	s15, s14
 800dafa:	1a0d      	subs	r5, r1, r0
 800dafc:	2801      	cmp	r0, #1
 800dafe:	d009      	beq.n	800db14 <arm_max_f32+0xbc>
 800db00:	ed97 7a02 	vldr	s14, [r7, #8]
 800db04:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800db08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db0c:	dd02      	ble.n	800db14 <arm_max_f32+0xbc>
 800db0e:	eef0 7a47 	vmov.f32	s15, s14
 800db12:	4665      	mov	r5, ip
 800db14:	edc2 7a00 	vstr	s15, [r2]
 800db18:	601d      	str	r5, [r3, #0]
 800db1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800db1c:	eef0 7a47 	vmov.f32	s15, s14
 800db20:	1a0d      	subs	r5, r1, r0
 800db22:	e7df      	b.n	800dae4 <arm_max_f32+0x8c>
 800db24:	4675      	mov	r5, lr
 800db26:	e7d3      	b.n	800dad0 <arm_max_f32+0x78>

0800db28 <arm_rfft_32_fast_init_f32>:
 800db28:	b180      	cbz	r0, 800db4c <arm_rfft_32_fast_init_f32+0x24>
 800db2a:	4603      	mov	r3, r0
 800db2c:	2220      	movs	r2, #32
 800db2e:	2010      	movs	r0, #16
 800db30:	4908      	ldr	r1, [pc, #32]	; (800db54 <arm_rfft_32_fast_init_f32+0x2c>)
 800db32:	b430      	push	{r4, r5}
 800db34:	2514      	movs	r5, #20
 800db36:	4c08      	ldr	r4, [pc, #32]	; (800db58 <arm_rfft_32_fast_init_f32+0x30>)
 800db38:	821a      	strh	r2, [r3, #16]
 800db3a:	4a08      	ldr	r2, [pc, #32]	; (800db5c <arm_rfft_32_fast_init_f32+0x34>)
 800db3c:	8018      	strh	r0, [r3, #0]
 800db3e:	2000      	movs	r0, #0
 800db40:	819d      	strh	r5, [r3, #12]
 800db42:	615a      	str	r2, [r3, #20]
 800db44:	e9c3 1401 	strd	r1, r4, [r3, #4]
 800db48:	bc30      	pop	{r4, r5}
 800db4a:	4770      	bx	lr
 800db4c:	f04f 30ff 	mov.w	r0, #4294967295
 800db50:	4770      	bx	lr
 800db52:	bf00      	nop
 800db54:	080186b0 	.word	0x080186b0
 800db58:	08013d78 	.word	0x08013d78
 800db5c:	08021430 	.word	0x08021430

0800db60 <arm_rfft_64_fast_init_f32>:
 800db60:	b180      	cbz	r0, 800db84 <arm_rfft_64_fast_init_f32+0x24>
 800db62:	4603      	mov	r3, r0
 800db64:	2240      	movs	r2, #64	; 0x40
 800db66:	2020      	movs	r0, #32
 800db68:	4908      	ldr	r1, [pc, #32]	; (800db8c <arm_rfft_64_fast_init_f32+0x2c>)
 800db6a:	b430      	push	{r4, r5}
 800db6c:	2530      	movs	r5, #48	; 0x30
 800db6e:	4c08      	ldr	r4, [pc, #32]	; (800db90 <arm_rfft_64_fast_init_f32+0x30>)
 800db70:	821a      	strh	r2, [r3, #16]
 800db72:	4a08      	ldr	r2, [pc, #32]	; (800db94 <arm_rfft_64_fast_init_f32+0x34>)
 800db74:	8018      	strh	r0, [r3, #0]
 800db76:	2000      	movs	r0, #0
 800db78:	819d      	strh	r5, [r3, #12]
 800db7a:	615a      	str	r2, [r3, #20]
 800db7c:	e9c3 1401 	strd	r1, r4, [r3, #4]
 800db80:	bc30      	pop	{r4, r5}
 800db82:	4770      	bx	lr
 800db84:	f04f 30ff 	mov.w	r0, #4294967295
 800db88:	4770      	bx	lr
 800db8a:	bf00      	nop
 800db8c:	0801cf30 	.word	0x0801cf30
 800db90:	08015ed0 	.word	0x08015ed0
 800db94:	08025cb0 	.word	0x08025cb0

0800db98 <arm_rfft_256_fast_init_f32>:
 800db98:	b188      	cbz	r0, 800dbbe <arm_rfft_256_fast_init_f32+0x26>
 800db9a:	4603      	mov	r3, r0
 800db9c:	f44f 7280 	mov.w	r2, #256	; 0x100
 800dba0:	2080      	movs	r0, #128	; 0x80
 800dba2:	4908      	ldr	r1, [pc, #32]	; (800dbc4 <arm_rfft_256_fast_init_f32+0x2c>)
 800dba4:	b430      	push	{r4, r5}
 800dba6:	25d0      	movs	r5, #208	; 0xd0
 800dba8:	4c07      	ldr	r4, [pc, #28]	; (800dbc8 <arm_rfft_256_fast_init_f32+0x30>)
 800dbaa:	821a      	strh	r2, [r3, #16]
 800dbac:	4a07      	ldr	r2, [pc, #28]	; (800dbcc <arm_rfft_256_fast_init_f32+0x34>)
 800dbae:	8018      	strh	r0, [r3, #0]
 800dbb0:	2000      	movs	r0, #0
 800dbb2:	819d      	strh	r5, [r3, #12]
 800dbb4:	615a      	str	r2, [r3, #20]
 800dbb6:	e9c3 1401 	strd	r1, r4, [r3, #4]
 800dbba:	bc30      	pop	{r4, r5}
 800dbbc:	4770      	bx	lr
 800dbbe:	f04f 30ff 	mov.w	r0, #4294967295
 800dbc2:	4770      	bx	lr
 800dbc4:	080182b0 	.word	0x080182b0
 800dbc8:	08013bd8 	.word	0x08013bd8
 800dbcc:	08021030 	.word	0x08021030

0800dbd0 <arm_rfft_512_fast_init_f32>:
 800dbd0:	b198      	cbz	r0, 800dbfa <arm_rfft_512_fast_init_f32+0x2a>
 800dbd2:	4603      	mov	r3, r0
 800dbd4:	f44f 7200 	mov.w	r2, #512	; 0x200
 800dbd8:	f44f 7080 	mov.w	r0, #256	; 0x100
 800dbdc:	4908      	ldr	r1, [pc, #32]	; (800dc00 <arm_rfft_512_fast_init_f32+0x30>)
 800dbde:	b430      	push	{r4, r5}
 800dbe0:	f44f 75dc 	mov.w	r5, #440	; 0x1b8
 800dbe4:	4c07      	ldr	r4, [pc, #28]	; (800dc04 <arm_rfft_512_fast_init_f32+0x34>)
 800dbe6:	821a      	strh	r2, [r3, #16]
 800dbe8:	4a07      	ldr	r2, [pc, #28]	; (800dc08 <arm_rfft_512_fast_init_f32+0x38>)
 800dbea:	8018      	strh	r0, [r3, #0]
 800dbec:	2000      	movs	r0, #0
 800dbee:	819d      	strh	r5, [r3, #12]
 800dbf0:	615a      	str	r2, [r3, #20]
 800dbf2:	e9c3 1401 	strd	r1, r4, [r3, #4]
 800dbf6:	bc30      	pop	{r4, r5}
 800dbf8:	4770      	bx	lr
 800dbfa:	f04f 30ff 	mov.w	r0, #4294967295
 800dbfe:	4770      	bx	lr
 800dc00:	0801c730 	.word	0x0801c730
 800dc04:	08015b60 	.word	0x08015b60
 800dc08:	080254b0 	.word	0x080254b0

0800dc0c <arm_rfft_1024_fast_init_f32>:
 800dc0c:	b198      	cbz	r0, 800dc36 <arm_rfft_1024_fast_init_f32+0x2a>
 800dc0e:	4603      	mov	r3, r0
 800dc10:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800dc14:	f44f 7000 	mov.w	r0, #512	; 0x200
 800dc18:	4908      	ldr	r1, [pc, #32]	; (800dc3c <arm_rfft_1024_fast_init_f32+0x30>)
 800dc1a:	b430      	push	{r4, r5}
 800dc1c:	f44f 75e0 	mov.w	r5, #448	; 0x1c0
 800dc20:	4c07      	ldr	r4, [pc, #28]	; (800dc40 <arm_rfft_1024_fast_init_f32+0x34>)
 800dc22:	821a      	strh	r2, [r3, #16]
 800dc24:	4a07      	ldr	r2, [pc, #28]	; (800dc44 <arm_rfft_1024_fast_init_f32+0x38>)
 800dc26:	8018      	strh	r0, [r3, #0]
 800dc28:	2000      	movs	r0, #0
 800dc2a:	819d      	strh	r5, [r3, #12]
 800dc2c:	615a      	str	r2, [r3, #20]
 800dc2e:	e9c3 1401 	strd	r1, r4, [r3, #4]
 800dc32:	bc30      	pop	{r4, r5}
 800dc34:	4770      	bx	lr
 800dc36:	f04f 30ff 	mov.w	r0, #4294967295
 800dc3a:	4770      	bx	lr
 800dc3c:	0801d030 	.word	0x0801d030
 800dc40:	08015f30 	.word	0x08015f30
 800dc44:	0801e030 	.word	0x0801e030

0800dc48 <arm_rfft_2048_fast_init_f32>:
 800dc48:	b198      	cbz	r0, 800dc72 <arm_rfft_2048_fast_init_f32+0x2a>
 800dc4a:	4603      	mov	r3, r0
 800dc4c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800dc50:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800dc54:	4908      	ldr	r1, [pc, #32]	; (800dc78 <arm_rfft_2048_fast_init_f32+0x30>)
 800dc56:	b430      	push	{r4, r5}
 800dc58:	f44f 65e1 	mov.w	r5, #1800	; 0x708
 800dc5c:	4c07      	ldr	r4, [pc, #28]	; (800dc7c <arm_rfft_2048_fast_init_f32+0x34>)
 800dc5e:	821a      	strh	r2, [r3, #16]
 800dc60:	4a07      	ldr	r2, [pc, #28]	; (800dc80 <arm_rfft_2048_fast_init_f32+0x38>)
 800dc62:	8018      	strh	r0, [r3, #0]
 800dc64:	2000      	movs	r0, #0
 800dc66:	819d      	strh	r5, [r3, #12]
 800dc68:	615a      	str	r2, [r3, #20]
 800dc6a:	e9c3 1401 	strd	r1, r4, [r3, #4]
 800dc6e:	bc30      	pop	{r4, r5}
 800dc70:	4770      	bx	lr
 800dc72:	f04f 30ff 	mov.w	r0, #4294967295
 800dc76:	4770      	bx	lr
 800dc78:	080162b0 	.word	0x080162b0
 800dc7c:	08012dc8 	.word	0x08012dc8
 800dc80:	0801f030 	.word	0x0801f030

0800dc84 <arm_rfft_4096_fast_init_f32>:
 800dc84:	b198      	cbz	r0, 800dcae <arm_rfft_4096_fast_init_f32+0x2a>
 800dc86:	4603      	mov	r3, r0
 800dc88:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800dc8c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800dc90:	4908      	ldr	r1, [pc, #32]	; (800dcb4 <arm_rfft_4096_fast_init_f32+0x30>)
 800dc92:	b430      	push	{r4, r5}
 800dc94:	f44f 656e 	mov.w	r5, #3808	; 0xee0
 800dc98:	4c07      	ldr	r4, [pc, #28]	; (800dcb8 <arm_rfft_4096_fast_init_f32+0x34>)
 800dc9a:	821a      	strh	r2, [r3, #16]
 800dc9c:	4a07      	ldr	r2, [pc, #28]	; (800dcbc <arm_rfft_4096_fast_init_f32+0x38>)
 800dc9e:	8018      	strh	r0, [r3, #0]
 800dca0:	2000      	movs	r0, #0
 800dca2:	819d      	strh	r5, [r3, #12]
 800dca4:	615a      	str	r2, [r3, #20]
 800dca6:	e9c3 1401 	strd	r1, r4, [r3, #4]
 800dcaa:	bc30      	pop	{r4, r5}
 800dcac:	4770      	bx	lr
 800dcae:	f04f 30ff 	mov.w	r0, #4294967295
 800dcb2:	4770      	bx	lr
 800dcb4:	08018730 	.word	0x08018730
 800dcb8:	08013da0 	.word	0x08013da0
 800dcbc:	080214b0 	.word	0x080214b0

0800dcc0 <arm_rfft_fast_init_f32>:
 800dcc0:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800dcc4:	d01f      	beq.n	800dd06 <arm_rfft_fast_init_f32+0x46>
 800dcc6:	d90b      	bls.n	800dce0 <arm_rfft_fast_init_f32+0x20>
 800dcc8:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 800dccc:	d019      	beq.n	800dd02 <arm_rfft_fast_init_f32+0x42>
 800dcce:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 800dcd2:	d012      	beq.n	800dcfa <arm_rfft_fast_init_f32+0x3a>
 800dcd4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800dcd8:	d00d      	beq.n	800dcf6 <arm_rfft_fast_init_f32+0x36>
 800dcda:	f04f 30ff 	mov.w	r0, #4294967295
 800dcde:	4770      	bx	lr
 800dce0:	2940      	cmp	r1, #64	; 0x40
 800dce2:	d00c      	beq.n	800dcfe <arm_rfft_fast_init_f32+0x3e>
 800dce4:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800dce8:	d003      	beq.n	800dcf2 <arm_rfft_fast_init_f32+0x32>
 800dcea:	2920      	cmp	r1, #32
 800dcec:	d1f5      	bne.n	800dcda <arm_rfft_fast_init_f32+0x1a>
 800dcee:	4b07      	ldr	r3, [pc, #28]	; (800dd0c <arm_rfft_fast_init_f32+0x4c>)
 800dcf0:	4718      	bx	r3
 800dcf2:	4b07      	ldr	r3, [pc, #28]	; (800dd10 <arm_rfft_fast_init_f32+0x50>)
 800dcf4:	4718      	bx	r3
 800dcf6:	4b07      	ldr	r3, [pc, #28]	; (800dd14 <arm_rfft_fast_init_f32+0x54>)
 800dcf8:	4718      	bx	r3
 800dcfa:	4b07      	ldr	r3, [pc, #28]	; (800dd18 <arm_rfft_fast_init_f32+0x58>)
 800dcfc:	4718      	bx	r3
 800dcfe:	4b07      	ldr	r3, [pc, #28]	; (800dd1c <arm_rfft_fast_init_f32+0x5c>)
 800dd00:	e7f6      	b.n	800dcf0 <arm_rfft_fast_init_f32+0x30>
 800dd02:	4b07      	ldr	r3, [pc, #28]	; (800dd20 <arm_rfft_fast_init_f32+0x60>)
 800dd04:	e7f4      	b.n	800dcf0 <arm_rfft_fast_init_f32+0x30>
 800dd06:	4b07      	ldr	r3, [pc, #28]	; (800dd24 <arm_rfft_fast_init_f32+0x64>)
 800dd08:	e7f2      	b.n	800dcf0 <arm_rfft_fast_init_f32+0x30>
 800dd0a:	bf00      	nop
 800dd0c:	0800db29 	.word	0x0800db29
 800dd10:	0800db99 	.word	0x0800db99
 800dd14:	0800dc0d 	.word	0x0800dc0d
 800dd18:	0800dc85 	.word	0x0800dc85
 800dd1c:	0800db61 	.word	0x0800db61
 800dd20:	0800dc49 	.word	0x0800dc49
 800dd24:	0800dbd1 	.word	0x0800dbd1

0800dd28 <stage_rfft_f32>:
 800dd28:	b470      	push	{r4, r5, r6}
 800dd2a:	edd1 7a00 	vldr	s15, [r1]
 800dd2e:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800dd32:	ed91 7a01 	vldr	s14, [r1, #4]
 800dd36:	f101 0510 	add.w	r5, r1, #16
 800dd3a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800dd3e:	8806      	ldrh	r6, [r0, #0]
 800dd40:	ee37 7a07 	vadd.f32	s14, s14, s14
 800dd44:	6943      	ldr	r3, [r0, #20]
 800dd46:	1e70      	subs	r0, r6, #1
 800dd48:	eeb0 4a46 	vmov.f32	s8, s12
 800dd4c:	f102 0410 	add.w	r4, r2, #16
 800dd50:	3310      	adds	r3, #16
 800dd52:	ee77 6a87 	vadd.f32	s13, s15, s14
 800dd56:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800dd5a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800dd5e:	3908      	subs	r1, #8
 800dd60:	ee26 7a86 	vmul.f32	s14, s13, s12
 800dd64:	ee67 7a86 	vmul.f32	s15, s15, s12
 800dd68:	ed82 7a00 	vstr	s14, [r2]
 800dd6c:	edc2 7a01 	vstr	s15, [r2, #4]
 800dd70:	ed15 6a02 	vldr	s12, [r5, #-8]
 800dd74:	3801      	subs	r0, #1
 800dd76:	ed91 7a02 	vldr	s14, [r1, #8]
 800dd7a:	f105 0508 	add.w	r5, r5, #8
 800dd7e:	ed53 6a02 	vldr	s13, [r3, #-8]
 800dd82:	f1a1 0108 	sub.w	r1, r1, #8
 800dd86:	ee77 5a46 	vsub.f32	s11, s14, s12
 800dd8a:	edd1 4a05 	vldr	s9, [r1, #20]
 800dd8e:	ed55 7a03 	vldr	s15, [r5, #-12]
 800dd92:	ee37 7a06 	vadd.f32	s14, s14, s12
 800dd96:	ed13 6a01 	vldr	s12, [r3, #-4]
 800dd9a:	f104 0408 	add.w	r4, r4, #8
 800dd9e:	ee66 3aa5 	vmul.f32	s7, s13, s11
 800dda2:	f103 0308 	add.w	r3, r3, #8
 800dda6:	ee34 5aa7 	vadd.f32	s10, s9, s15
 800ddaa:	ee66 5a25 	vmul.f32	s11, s12, s11
 800ddae:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800ddb2:	ee37 7a23 	vadd.f32	s14, s14, s7
 800ddb6:	ee66 6a85 	vmul.f32	s13, s13, s10
 800ddba:	ee26 6a05 	vmul.f32	s12, s12, s10
 800ddbe:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800ddc2:	ee37 7a06 	vadd.f32	s14, s14, s12
 800ddc6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800ddca:	ee27 7a04 	vmul.f32	s14, s14, s8
 800ddce:	ee67 7a84 	vmul.f32	s15, s15, s8
 800ddd2:	ed04 7a04 	vstr	s14, [r4, #-16]
 800ddd6:	ed44 7a03 	vstr	s15, [r4, #-12]
 800ddda:	d1c9      	bne.n	800dd70 <stage_rfft_f32+0x48>
 800dddc:	bc70      	pop	{r4, r5, r6}
 800ddde:	4770      	bx	lr

0800dde0 <merge_rfft_f32>:
 800dde0:	b410      	push	{r4}
 800dde2:	edd1 7a00 	vldr	s15, [r1]
 800dde6:	eeb6 4a00 	vmov.f32	s8, #96	; 0x3f000000  0.5
 800ddea:	edd1 6a01 	vldr	s13, [r1, #4]
 800ddee:	8804      	ldrh	r4, [r0, #0]
 800ddf0:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800ddf4:	6940      	ldr	r0, [r0, #20]
 800ddf6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800ddfa:	3c01      	subs	r4, #1
 800ddfc:	ee27 7a04 	vmul.f32	s14, s14, s8
 800de00:	ee67 7a84 	vmul.f32	s15, s15, s8
 800de04:	ed82 7a00 	vstr	s14, [r2]
 800de08:	edc2 7a01 	vstr	s15, [r2, #4]
 800de0c:	b3dc      	cbz	r4, 800de86 <merge_rfft_f32+0xa6>
 800de0e:	00e3      	lsls	r3, r4, #3
 800de10:	3010      	adds	r0, #16
 800de12:	3210      	adds	r2, #16
 800de14:	3b08      	subs	r3, #8
 800de16:	440b      	add	r3, r1
 800de18:	3110      	adds	r1, #16
 800de1a:	ed11 6a02 	vldr	s12, [r1, #-8]
 800de1e:	3c01      	subs	r4, #1
 800de20:	ed93 7a02 	vldr	s14, [r3, #8]
 800de24:	f101 0108 	add.w	r1, r1, #8
 800de28:	ed50 6a02 	vldr	s13, [r0, #-8]
 800de2c:	f1a3 0308 	sub.w	r3, r3, #8
 800de30:	ee76 5a47 	vsub.f32	s11, s12, s14
 800de34:	edd3 4a05 	vldr	s9, [r3, #20]
 800de38:	ed51 7a03 	vldr	s15, [r1, #-12]
 800de3c:	ee37 7a06 	vadd.f32	s14, s14, s12
 800de40:	ed10 6a01 	vldr	s12, [r0, #-4]
 800de44:	f102 0208 	add.w	r2, r2, #8
 800de48:	ee66 3aa5 	vmul.f32	s7, s13, s11
 800de4c:	f100 0008 	add.w	r0, r0, #8
 800de50:	ee34 5aa7 	vadd.f32	s10, s9, s15
 800de54:	ee66 5a25 	vmul.f32	s11, s12, s11
 800de58:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800de5c:	ee37 7a63 	vsub.f32	s14, s14, s7
 800de60:	ee66 6a85 	vmul.f32	s13, s13, s10
 800de64:	ee26 6a05 	vmul.f32	s12, s12, s10
 800de68:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800de6c:	ee37 7a46 	vsub.f32	s14, s14, s12
 800de70:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800de74:	ee27 7a04 	vmul.f32	s14, s14, s8
 800de78:	ee67 7a84 	vmul.f32	s15, s15, s8
 800de7c:	ed02 7a04 	vstr	s14, [r2, #-16]
 800de80:	ed42 7a03 	vstr	s15, [r2, #-12]
 800de84:	d1c9      	bne.n	800de1a <merge_rfft_f32+0x3a>
 800de86:	f85d 4b04 	ldr.w	r4, [sp], #4
 800de8a:	4770      	bx	lr

0800de8c <arm_rfft_fast_f32>:
 800de8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800de90:	8a05      	ldrh	r5, [r0, #16]
 800de92:	4604      	mov	r4, r0
 800de94:	4617      	mov	r7, r2
 800de96:	461e      	mov	r6, r3
 800de98:	086d      	lsrs	r5, r5, #1
 800de9a:	8005      	strh	r5, [r0, #0]
 800de9c:	b14b      	cbz	r3, 800deb2 <arm_rfft_fast_f32+0x26>
 800de9e:	f7ff ff9f 	bl	800dde0 <merge_rfft_f32>
 800dea2:	4632      	mov	r2, r6
 800dea4:	4639      	mov	r1, r7
 800dea6:	4620      	mov	r0, r4
 800dea8:	2301      	movs	r3, #1
 800deaa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800deae:	f000 bb35 	b.w	800e51c <arm_cfft_f32>
 800deb2:	4688      	mov	r8, r1
 800deb4:	461a      	mov	r2, r3
 800deb6:	2301      	movs	r3, #1
 800deb8:	f000 fb30 	bl	800e51c <arm_cfft_f32>
 800debc:	463a      	mov	r2, r7
 800debe:	4641      	mov	r1, r8
 800dec0:	4620      	mov	r0, r4
 800dec2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dec6:	f7ff bf2f 	b.w	800dd28 <stage_rfft_f32>
 800deca:	bf00      	nop

0800decc <arm_cfft_radix8by2_f32>:
 800decc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ded0:	4607      	mov	r7, r0
 800ded2:	4608      	mov	r0, r1
 800ded4:	ed2d 8b06 	vpush	{d8-d10}
 800ded8:	f8b7 c000 	ldrh.w	ip, [r7]
 800dedc:	687a      	ldr	r2, [r7, #4]
 800dede:	ea4f 015c 	mov.w	r1, ip, lsr #1
 800dee2:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 800dee6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800deea:	f000 80ac 	beq.w	800e046 <arm_cfft_radix8by2_f32+0x17a>
 800deee:	008c      	lsls	r4, r1, #2
 800def0:	f100 0310 	add.w	r3, r0, #16
 800def4:	3210      	adds	r2, #16
 800def6:	f108 0610 	add.w	r6, r8, #16
 800defa:	3410      	adds	r4, #16
 800defc:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 800df00:	1905      	adds	r5, r0, r4
 800df02:	4444      	add	r4, r8
 800df04:	ed16 7a04 	vldr	s14, [r6, #-16]
 800df08:	3310      	adds	r3, #16
 800df0a:	ed53 4a08 	vldr	s9, [r3, #-32]	; 0xffffffe0
 800df0e:	3510      	adds	r5, #16
 800df10:	ed56 0a03 	vldr	s1, [r6, #-12]
 800df14:	3210      	adds	r2, #16
 800df16:	ee74 9a87 	vadd.f32	s19, s9, s14
 800df1a:	ed56 7a02 	vldr	s15, [r6, #-8]
 800df1e:	ed56 2a01 	vldr	s5, [r6, #-4]
 800df22:	ee74 4ac7 	vsub.f32	s9, s9, s14
 800df26:	ed54 5a04 	vldr	s11, [r4, #-16]
 800df2a:	3610      	adds	r6, #16
 800df2c:	ed14 5a03 	vldr	s10, [r4, #-12]
 800df30:	3410      	adds	r4, #16
 800df32:	ed14 3a06 	vldr	s6, [r4, #-24]	; 0xffffffe8
 800df36:	ed13 2a05 	vldr	s4, [r3, #-20]	; 0xffffffec
 800df3a:	ed55 6a08 	vldr	s13, [r5, #-32]	; 0xffffffe0
 800df3e:	ed55 3a06 	vldr	s7, [r5, #-24]	; 0xffffffe8
 800df42:	ed15 4a05 	vldr	s8, [r5, #-20]	; 0xffffffec
 800df46:	ee36 9aa5 	vadd.f32	s18, s13, s11
 800df4a:	ed14 6a05 	vldr	s12, [r4, #-20]	; 0xffffffec
 800df4e:	ee33 8a83 	vadd.f32	s16, s7, s6
 800df52:	ed13 7a07 	vldr	s14, [r3, #-28]	; 0xffffffe4
 800df56:	ee75 5ae6 	vsub.f32	s11, s11, s13
 800df5a:	ed53 1a06 	vldr	s3, [r3, #-24]	; 0xffffffe8
 800df5e:	ee34 0a06 	vadd.f32	s0, s8, s12
 800df62:	ed15 1a07 	vldr	s2, [r5, #-28]	; 0xffffffe4
 800df66:	ee77 aa20 	vadd.f32	s21, s14, s1
 800df6a:	ed43 9a08 	vstr	s19, [r3, #-32]	; 0xffffffe0
 800df6e:	ee31 aaa7 	vadd.f32	s20, s3, s15
 800df72:	ee72 9a22 	vadd.f32	s19, s4, s5
 800df76:	ee71 8a05 	vadd.f32	s17, s2, s10
 800df7a:	ed43 aa07 	vstr	s21, [r3, #-28]	; 0xffffffe4
 800df7e:	ee37 7a60 	vsub.f32	s14, s14, s1
 800df82:	ed03 aa06 	vstr	s20, [r3, #-24]	; 0xffffffe8
 800df86:	ee35 5a41 	vsub.f32	s10, s10, s2
 800df8a:	ed43 9a05 	vstr	s19, [r3, #-20]	; 0xffffffec
 800df8e:	ee36 6a44 	vsub.f32	s12, s12, s8
 800df92:	ed05 9a08 	vstr	s18, [r5, #-32]	; 0xffffffe0
 800df96:	ed45 8a07 	vstr	s17, [r5, #-28]	; 0xffffffe4
 800df9a:	ee71 1ae7 	vsub.f32	s3, s3, s15
 800df9e:	ed05 8a06 	vstr	s16, [r5, #-24]	; 0xffffffe8
 800dfa2:	ee72 7a62 	vsub.f32	s15, s4, s5
 800dfa6:	ed05 0a05 	vstr	s0, [r5, #-20]	; 0xffffffec
 800dfaa:	ee73 2a63 	vsub.f32	s5, s6, s7
 800dfae:	ed12 4a08 	vldr	s8, [r2, #-32]	; 0xffffffe0
 800dfb2:	4563      	cmp	r3, ip
 800dfb4:	ed52 6a07 	vldr	s13, [r2, #-28]	; 0xffffffe4
 800dfb8:	ee24 3a84 	vmul.f32	s6, s9, s8
 800dfbc:	ee27 2a26 	vmul.f32	s4, s14, s13
 800dfc0:	ee64 4aa6 	vmul.f32	s9, s9, s13
 800dfc4:	ee65 3aa6 	vmul.f32	s7, s11, s13
 800dfc8:	ee27 7a04 	vmul.f32	s14, s14, s8
 800dfcc:	ee65 5a84 	vmul.f32	s11, s11, s8
 800dfd0:	ee65 6a26 	vmul.f32	s13, s10, s13
 800dfd4:	ee25 5a04 	vmul.f32	s10, s10, s8
 800dfd8:	ee37 7a64 	vsub.f32	s14, s14, s9
 800dfdc:	ee76 6aa5 	vadd.f32	s13, s13, s11
 800dfe0:	ee33 4a02 	vadd.f32	s8, s6, s4
 800dfe4:	ee33 5ac5 	vsub.f32	s10, s7, s10
 800dfe8:	ed06 7a07 	vstr	s14, [r6, #-28]	; 0xffffffe4
 800dfec:	ed06 4a08 	vstr	s8, [r6, #-32]	; 0xffffffe0
 800dff0:	ed04 5a08 	vstr	s10, [r4, #-32]	; 0xffffffe0
 800dff4:	ed44 6a07 	vstr	s13, [r4, #-28]	; 0xffffffe4
 800dff8:	ed52 6a06 	vldr	s13, [r2, #-24]	; 0xffffffe8
 800dffc:	ed12 7a05 	vldr	s14, [r2, #-20]	; 0xffffffec
 800e000:	ee61 4aa6 	vmul.f32	s9, s3, s13
 800e004:	ee27 4a87 	vmul.f32	s8, s15, s14
 800e008:	ee61 5a87 	vmul.f32	s11, s3, s14
 800e00c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800e010:	ee22 5a87 	vmul.f32	s10, s5, s14
 800e014:	ee26 7a07 	vmul.f32	s14, s12, s14
 800e018:	ee26 6a26 	vmul.f32	s12, s12, s13
 800e01c:	ee62 6aa6 	vmul.f32	s13, s5, s13
 800e020:	ee74 4a84 	vadd.f32	s9, s9, s8
 800e024:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800e028:	ee35 6a46 	vsub.f32	s12, s10, s12
 800e02c:	ee37 7a26 	vadd.f32	s14, s14, s13
 800e030:	ed46 4a06 	vstr	s9, [r6, #-24]	; 0xffffffe8
 800e034:	ed46 7a05 	vstr	s15, [r6, #-20]	; 0xffffffec
 800e038:	ed04 6a06 	vstr	s12, [r4, #-24]	; 0xffffffe8
 800e03c:	ed04 7a05 	vstr	s14, [r4, #-20]	; 0xffffffec
 800e040:	f47f af60 	bne.w	800df04 <arm_cfft_radix8by2_f32+0x38>
 800e044:	687a      	ldr	r2, [r7, #4]
 800e046:	b28c      	uxth	r4, r1
 800e048:	2302      	movs	r3, #2
 800e04a:	4621      	mov	r1, r4
 800e04c:	f000 fc28 	bl	800e8a0 <arm_radix8_butterfly_f32>
 800e050:	4621      	mov	r1, r4
 800e052:	687a      	ldr	r2, [r7, #4]
 800e054:	4640      	mov	r0, r8
 800e056:	2302      	movs	r3, #2
 800e058:	ecbd 8b06 	vpop	{d8-d10}
 800e05c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e060:	f000 bc1e 	b.w	800e8a0 <arm_radix8_butterfly_f32>

0800e064 <arm_cfft_radix8by4_f32>:
 800e064:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e068:	ed2d 8b04 	vpush	{d8-d9}
 800e06c:	8804      	ldrh	r4, [r0, #0]
 800e06e:	b08d      	sub	sp, #52	; 0x34
 800e070:	6842      	ldr	r2, [r0, #4]
 800e072:	460d      	mov	r5, r1
 800e074:	0864      	lsrs	r4, r4, #1
 800e076:	edd1 7a00 	vldr	s15, [r1]
 800e07a:	edd1 5a01 	vldr	s11, [r1, #4]
 800e07e:	00a3      	lsls	r3, r4, #2
 800e080:	18ce      	adds	r6, r1, r3
 800e082:	18f7      	adds	r7, r6, r3
 800e084:	ed96 7a00 	vldr	s14, [r6]
 800e088:	ed96 4a01 	vldr	s8, [r6, #4]
 800e08c:	ed97 6a00 	vldr	s12, [r7]
 800e090:	edd7 4a01 	vldr	s9, [r7, #4]
 800e094:	ee77 6a86 	vadd.f32	s13, s15, s12
 800e098:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800e09c:	ee35 6aa4 	vadd.f32	s12, s11, s9
 800e0a0:	ee77 2a26 	vadd.f32	s5, s14, s13
 800e0a4:	ee75 5ae4 	vsub.f32	s11, s11, s9
 800e0a8:	ee74 3a27 	vadd.f32	s7, s8, s15
 800e0ac:	ee76 4a44 	vsub.f32	s9, s12, s8
 800e0b0:	ee76 6ac7 	vsub.f32	s13, s13, s14
 800e0b4:	ee77 7ac4 	vsub.f32	s15, s15, s8
 800e0b8:	ee35 4ac7 	vsub.f32	s8, s11, s14
 800e0bc:	ee37 7a25 	vadd.f32	s14, s14, s11
 800e0c0:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800e0c4:	0860      	lsrs	r0, r4, #1
 800e0c6:	f102 0408 	add.w	r4, r2, #8
 800e0ca:	9405      	str	r4, [sp, #20]
 800e0cc:	f102 0410 	add.w	r4, r2, #16
 800e0d0:	9009      	str	r0, [sp, #36]	; 0x24
 800e0d2:	f1a0 0902 	sub.w	r9, r0, #2
 800e0d6:	9403      	str	r4, [sp, #12]
 800e0d8:	18fc      	adds	r4, r7, r3
 800e0da:	f102 0018 	add.w	r0, r2, #24
 800e0de:	ed94 5a00 	vldr	s10, [r4]
 800e0e2:	ed94 3a01 	vldr	s6, [r4, #4]
 800e0e6:	ee72 2a85 	vadd.f32	s5, s5, s10
 800e0ea:	9004      	str	r0, [sp, #16]
 800e0ec:	ee73 3ac3 	vsub.f32	s7, s7, s6
 800e0f0:	4620      	mov	r0, r4
 800e0f2:	ee76 6ac5 	vsub.f32	s13, s13, s10
 800e0f6:	9408      	str	r4, [sp, #32]
 800e0f8:	ee12 ca90 	vmov	ip, s5
 800e0fc:	ee74 5ac3 	vsub.f32	s11, s9, s6
 800e100:	ee77 7a83 	vadd.f32	s15, s15, s6
 800e104:	f845 cb08 	str.w	ip, [r5], #8
 800e108:	ee13 ca90 	vmov	ip, s7
 800e10c:	ed96 2a01 	vldr	s4, [r6, #4]
 800e110:	ee74 4a05 	vadd.f32	s9, s8, s10
 800e114:	edd4 2a01 	vldr	s5, [r4, #4]
 800e118:	ee37 7a45 	vsub.f32	s14, s14, s10
 800e11c:	ee36 6a02 	vadd.f32	s12, s12, s4
 800e120:	9500      	str	r5, [sp, #0]
 800e122:	460d      	mov	r5, r1
 800e124:	ee36 6a22 	vadd.f32	s12, s12, s5
 800e128:	ed81 6a01 	vstr	s12, [r1, #4]
 800e12c:	4631      	mov	r1, r6
 800e12e:	f841 cb08 	str.w	ip, [r1], #8
 800e132:	ee16 ca90 	vmov	ip, s13
 800e136:	9106      	str	r1, [sp, #24]
 800e138:	4639      	mov	r1, r7
 800e13a:	edc6 4a01 	vstr	s9, [r6, #4]
 800e13e:	f841 cb08 	str.w	ip, [r1], #8
 800e142:	9102      	str	r1, [sp, #8]
 800e144:	ee17 1a90 	vmov	r1, s15
 800e148:	edc7 5a01 	vstr	s11, [r7, #4]
 800e14c:	f840 1b08 	str.w	r1, [r0], #8
 800e150:	ea5f 0159 	movs.w	r1, r9, lsr #1
 800e154:	9001      	str	r0, [sp, #4]
 800e156:	ed84 7a01 	vstr	s14, [r4, #4]
 800e15a:	9107      	str	r1, [sp, #28]
 800e15c:	f000 8135 	beq.w	800e3ca <arm_cfft_radix8by4_f32+0x366>
 800e160:	3b0c      	subs	r3, #12
 800e162:	f102 0920 	add.w	r9, r2, #32
 800e166:	f102 0830 	add.w	r8, r2, #48	; 0x30
 800e16a:	4622      	mov	r2, r4
 800e16c:	468b      	mov	fp, r1
 800e16e:	f105 0e10 	add.w	lr, r5, #16
 800e172:	4423      	add	r3, r4
 800e174:	f1a6 0c0c 	sub.w	ip, r6, #12
 800e178:	f8dd a00c 	ldr.w	sl, [sp, #12]
 800e17c:	f106 0010 	add.w	r0, r6, #16
 800e180:	f1a7 010c 	sub.w	r1, r7, #12
 800e184:	f107 0510 	add.w	r5, r7, #16
 800e188:	3c0c      	subs	r4, #12
 800e18a:	3210      	adds	r2, #16
 800e18c:	ed15 7a02 	vldr	s14, [r5, #-8]
 800e190:	f1bb 0b01 	subs.w	fp, fp, #1
 800e194:	ed5e 7a02 	vldr	s15, [lr, #-8]
 800e198:	f1ac 0c08 	sub.w	ip, ip, #8
 800e19c:	ed50 6a02 	vldr	s13, [r0, #-8]
 800e1a0:	f10e 0e08 	add.w	lr, lr, #8
 800e1a4:	ee77 1a87 	vadd.f32	s3, s15, s14
 800e1a8:	ed52 4a02 	vldr	s9, [r2, #-8]
 800e1ac:	ed55 5a01 	vldr	s11, [r5, #-4]
 800e1b0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e1b4:	ed1e 7a03 	vldr	s14, [lr, #-12]
 800e1b8:	f10a 0a08 	add.w	sl, sl, #8
 800e1bc:	ee36 6aa1 	vadd.f32	s12, s13, s3
 800e1c0:	ed10 3a01 	vldr	s6, [r0, #-4]
 800e1c4:	ee37 4a25 	vadd.f32	s8, s14, s11
 800e1c8:	ed52 3a01 	vldr	s7, [r2, #-4]
 800e1cc:	ee37 7a65 	vsub.f32	s14, s14, s11
 800e1d0:	f100 0008 	add.w	r0, r0, #8
 800e1d4:	ee36 6a24 	vadd.f32	s12, s12, s9
 800e1d8:	f1a1 0108 	sub.w	r1, r1, #8
 800e1dc:	ee73 2a27 	vadd.f32	s5, s6, s15
 800e1e0:	f109 0910 	add.w	r9, r9, #16
 800e1e4:	ee77 7ac3 	vsub.f32	s15, s15, s6
 800e1e8:	f105 0508 	add.w	r5, r5, #8
 800e1ec:	ed0e 6a04 	vstr	s12, [lr, #-16]
 800e1f0:	ee37 5a66 	vsub.f32	s10, s14, s13
 800e1f4:	ed50 5a03 	vldr	s11, [r0, #-12]
 800e1f8:	ee71 1ae6 	vsub.f32	s3, s3, s13
 800e1fc:	ed12 6a01 	vldr	s12, [r2, #-4]
 800e200:	ee36 7a87 	vadd.f32	s14, s13, s14
 800e204:	ee74 5a25 	vadd.f32	s11, s8, s11
 800e208:	f1a4 0408 	sub.w	r4, r4, #8
 800e20c:	ee34 4a43 	vsub.f32	s8, s8, s6
 800e210:	f108 0818 	add.w	r8, r8, #24
 800e214:	ee32 0ae3 	vsub.f32	s0, s5, s7
 800e218:	f102 0208 	add.w	r2, r2, #8
 800e21c:	ee75 5a86 	vadd.f32	s11, s11, s12
 800e220:	f1a3 0308 	sub.w	r3, r3, #8
 800e224:	ee34 6a63 	vsub.f32	s12, s8, s7
 800e228:	ee77 3aa3 	vadd.f32	s7, s15, s7
 800e22c:	ed4e 5a03 	vstr	s11, [lr, #-12]
 800e230:	ee35 5a24 	vadd.f32	s10, s10, s9
 800e234:	ed94 4a04 	vldr	s8, [r4, #16]
 800e238:	ee71 1ae4 	vsub.f32	s3, s3, s9
 800e23c:	ed9c 3a04 	vldr	s6, [ip, #16]
 800e240:	ee37 7a64 	vsub.f32	s14, s14, s9
 800e244:	edd1 7a04 	vldr	s15, [r1, #16]
 800e248:	ee73 6a04 	vadd.f32	s13, s6, s8
 800e24c:	ed93 8a04 	vldr	s16, [r3, #16]
 800e250:	edd4 5a03 	vldr	s11, [r4, #12]
 800e254:	ee33 3a44 	vsub.f32	s6, s6, s8
 800e258:	ed9c 2a03 	vldr	s4, [ip, #12]
 800e25c:	ee77 8ac8 	vsub.f32	s17, s15, s16
 800e260:	ee77 0aa6 	vadd.f32	s1, s15, s13
 800e264:	ed91 1a03 	vldr	s2, [r1, #12]
 800e268:	ee32 4a25 	vadd.f32	s8, s4, s11
 800e26c:	edd3 2a03 	vldr	s5, [r3, #12]
 800e270:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800e274:	ee70 0a88 	vadd.f32	s1, s1, s16
 800e278:	ee73 4a41 	vsub.f32	s9, s6, s2
 800e27c:	ee32 2a65 	vsub.f32	s4, s4, s11
 800e280:	edcc 0a04 	vstr	s1, [ip, #16]
 800e284:	ee74 0a41 	vsub.f32	s1, s8, s2
 800e288:	edd1 6a03 	vldr	s13, [r1, #12]
 800e28c:	ee74 4aa2 	vadd.f32	s9, s9, s5
 800e290:	ed93 9a03 	vldr	s18, [r3, #12]
 800e294:	ee78 5a82 	vadd.f32	s11, s17, s4
 800e298:	ee34 4a26 	vadd.f32	s8, s8, s13
 800e29c:	ee70 0ae2 	vsub.f32	s1, s1, s5
 800e2a0:	ee72 2ac1 	vsub.f32	s5, s5, s2
 800e2a4:	ee34 4a09 	vadd.f32	s8, s8, s18
 800e2a8:	ee77 7ac8 	vsub.f32	s15, s15, s16
 800e2ac:	ee32 3ac3 	vsub.f32	s6, s5, s6
 800e2b0:	ed8c 4a03 	vstr	s8, [ip, #12]
 800e2b4:	ee38 2ac2 	vsub.f32	s4, s17, s4
 800e2b8:	ed1a 1a03 	vldr	s2, [sl, #-12]
 800e2bc:	ed1a 4a04 	vldr	s8, [sl, #-16]
 800e2c0:	ee60 2a01 	vmul.f32	s5, s0, s2
 800e2c4:	ee64 6a81 	vmul.f32	s13, s9, s2
 800e2c8:	ee20 8a04 	vmul.f32	s16, s0, s8
 800e2cc:	ee64 4a84 	vmul.f32	s9, s9, s8
 800e2d0:	ee25 0a01 	vmul.f32	s0, s10, s2
 800e2d4:	ee25 5a04 	vmul.f32	s10, s10, s8
 800e2d8:	ee25 4a84 	vmul.f32	s8, s11, s8
 800e2dc:	ee65 5a81 	vmul.f32	s11, s11, s2
 800e2e0:	ee35 5a62 	vsub.f32	s10, s10, s5
 800e2e4:	ee36 4ac4 	vsub.f32	s8, s13, s8
 800e2e8:	ee75 5aa4 	vadd.f32	s11, s11, s9
 800e2ec:	ee38 1a00 	vadd.f32	s2, s16, s0
 800e2f0:	ed00 5a03 	vstr	s10, [r0, #-12]
 800e2f4:	ed00 1a04 	vstr	s2, [r0, #-16]
 800e2f8:	ed81 4a04 	vstr	s8, [r1, #16]
 800e2fc:	edc1 5a03 	vstr	s11, [r1, #12]
 800e300:	ed19 5a08 	vldr	s10, [r9, #-32]	; 0xffffffe0
 800e304:	ed59 5a07 	vldr	s11, [r9, #-28]	; 0xffffffe4
 800e308:	ee67 4ac5 	vnmul.f32	s9, s15, s10
 800e30c:	ee66 2a25 	vmul.f32	s5, s12, s11
 800e310:	ee67 6aa5 	vmul.f32	s13, s15, s11
 800e314:	ee21 4a85 	vmul.f32	s8, s3, s10
 800e318:	ee60 7a85 	vmul.f32	s15, s1, s10
 800e31c:	ee61 1aa5 	vmul.f32	s3, s3, s11
 800e320:	ee26 6a05 	vmul.f32	s12, s12, s10
 800e324:	ee60 5aa5 	vmul.f32	s11, s1, s11
 800e328:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800e32c:	ee34 5a22 	vadd.f32	s10, s8, s5
 800e330:	ee36 6a61 	vsub.f32	s12, s12, s3
 800e334:	ee74 5ae5 	vsub.f32	s11, s9, s11
 800e338:	ed05 5a04 	vstr	s10, [r5, #-16]
 800e33c:	ed05 6a03 	vstr	s12, [r5, #-12]
 800e340:	edc4 5a04 	vstr	s11, [r4, #16]
 800e344:	edc4 6a03 	vstr	s13, [r4, #12]
 800e348:	ed58 2a0c 	vldr	s5, [r8, #-48]	; 0xffffffd0
 800e34c:	ed58 7a0b 	vldr	s15, [r8, #-44]	; 0xffffffd4
 800e350:	ee23 6aa2 	vmul.f32	s12, s7, s5
 800e354:	ee67 5a27 	vmul.f32	s11, s14, s15
 800e358:	ee63 6a27 	vmul.f32	s13, s6, s15
 800e35c:	ee63 3aa7 	vmul.f32	s7, s7, s15
 800e360:	ee27 7a22 	vmul.f32	s14, s14, s5
 800e364:	ee62 7a27 	vmul.f32	s15, s4, s15
 800e368:	ee23 3a22 	vmul.f32	s6, s6, s5
 800e36c:	ee22 2a22 	vmul.f32	s4, s4, s5
 800e370:	ee36 6a25 	vadd.f32	s12, s12, s11
 800e374:	ee37 7a63 	vsub.f32	s14, s14, s7
 800e378:	ee36 2ac2 	vsub.f32	s4, s13, s4
 800e37c:	ee77 7a83 	vadd.f32	s15, s15, s6
 800e380:	ed02 6a04 	vstr	s12, [r2, #-16]
 800e384:	ed02 7a03 	vstr	s14, [r2, #-12]
 800e388:	ed83 2a04 	vstr	s4, [r3, #16]
 800e38c:	edc3 7a03 	vstr	s15, [r3, #12]
 800e390:	f47f aefc 	bne.w	800e18c <arm_cfft_radix8by4_f32+0x128>
 800e394:	9907      	ldr	r1, [sp, #28]
 800e396:	9803      	ldr	r0, [sp, #12]
 800e398:	00cb      	lsls	r3, r1, #3
 800e39a:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800e39e:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800e3a2:	9103      	str	r1, [sp, #12]
 800e3a4:	9900      	ldr	r1, [sp, #0]
 800e3a6:	4419      	add	r1, r3
 800e3a8:	9100      	str	r1, [sp, #0]
 800e3aa:	9905      	ldr	r1, [sp, #20]
 800e3ac:	4419      	add	r1, r3
 800e3ae:	9105      	str	r1, [sp, #20]
 800e3b0:	9906      	ldr	r1, [sp, #24]
 800e3b2:	4419      	add	r1, r3
 800e3b4:	9106      	str	r1, [sp, #24]
 800e3b6:	9902      	ldr	r1, [sp, #8]
 800e3b8:	4419      	add	r1, r3
 800e3ba:	9102      	str	r1, [sp, #8]
 800e3bc:	9901      	ldr	r1, [sp, #4]
 800e3be:	4419      	add	r1, r3
 800e3c0:	9b04      	ldr	r3, [sp, #16]
 800e3c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e3c6:	9101      	str	r1, [sp, #4]
 800e3c8:	9304      	str	r3, [sp, #16]
 800e3ca:	9b00      	ldr	r3, [sp, #0]
 800e3cc:	9902      	ldr	r1, [sp, #8]
 800e3ce:	ed93 7a00 	vldr	s14, [r3]
 800e3d2:	edd1 7a00 	vldr	s15, [r1]
 800e3d6:	9a06      	ldr	r2, [sp, #24]
 800e3d8:	ee37 6a27 	vadd.f32	s12, s14, s15
 800e3dc:	9d01      	ldr	r5, [sp, #4]
 800e3de:	edd2 6a00 	vldr	s13, [r2]
 800e3e2:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e3e6:	9b02      	ldr	r3, [sp, #8]
 800e3e8:	ee76 3a86 	vadd.f32	s7, s13, s12
 800e3ec:	ed95 3a00 	vldr	s6, [r5]
 800e3f0:	ed93 5a01 	vldr	s10, [r3, #4]
 800e3f4:	ee36 6a66 	vsub.f32	s12, s12, s13
 800e3f8:	9b00      	ldr	r3, [sp, #0]
 800e3fa:	ee73 3a83 	vadd.f32	s7, s7, s6
 800e3fe:	edd5 2a01 	vldr	s5, [r5, #4]
 800e402:	ed93 4a01 	vldr	s8, [r3, #4]
 800e406:	ee36 6a43 	vsub.f32	s12, s12, s6
 800e40a:	9b00      	ldr	r3, [sp, #0]
 800e40c:	ee74 5a05 	vadd.f32	s11, s8, s10
 800e410:	edd2 7a01 	vldr	s15, [r2, #4]
 800e414:	edc3 3a00 	vstr	s7, [r3]
 800e418:	ee34 4a45 	vsub.f32	s8, s8, s10
 800e41c:	edd2 3a01 	vldr	s7, [r2, #4]
 800e420:	ee77 4a87 	vadd.f32	s9, s15, s14
 800e424:	ed95 2a01 	vldr	s4, [r5, #4]
 800e428:	ee75 3aa3 	vadd.f32	s7, s11, s7
 800e42c:	9d05      	ldr	r5, [sp, #20]
 800e42e:	ee34 5a66 	vsub.f32	s10, s8, s13
 800e432:	9b00      	ldr	r3, [sp, #0]
 800e434:	ee74 4ae2 	vsub.f32	s9, s9, s5
 800e438:	f8bd 4024 	ldrh.w	r4, [sp, #36]	; 0x24
 800e43c:	ee73 3a82 	vadd.f32	s7, s7, s4
 800e440:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800e442:	ee35 5a03 	vadd.f32	s10, s10, s6
 800e446:	4621      	mov	r1, r4
 800e448:	ee75 5ae7 	vsub.f32	s11, s11, s15
 800e44c:	edc3 3a01 	vstr	s7, [r3, #4]
 800e450:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e454:	edd5 3a00 	vldr	s7, [r5]
 800e458:	ee76 6a84 	vadd.f32	s13, s13, s8
 800e45c:	ed95 7a01 	vldr	s14, [r5, #4]
 800e460:	ee75 5ae2 	vsub.f32	s11, s11, s5
 800e464:	ee24 4aa3 	vmul.f32	s8, s9, s7
 800e468:	2304      	movs	r3, #4
 800e46a:	ee64 4a87 	vmul.f32	s9, s9, s14
 800e46e:	ee25 7a07 	vmul.f32	s14, s10, s14
 800e472:	ee25 5a23 	vmul.f32	s10, s10, s7
 800e476:	ee77 7aa2 	vadd.f32	s15, s15, s5
 800e47a:	ee34 7a07 	vadd.f32	s14, s8, s14
 800e47e:	ee35 5a64 	vsub.f32	s10, s10, s9
 800e482:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800e486:	ed82 7a00 	vstr	s14, [r2]
 800e48a:	ed82 5a01 	vstr	s10, [r2, #4]
 800e48e:	9a03      	ldr	r2, [sp, #12]
 800e490:	edd2 4a01 	vldr	s9, [r2, #4]
 800e494:	ed92 7a00 	vldr	s14, [r2]
 800e498:	9a02      	ldr	r2, [sp, #8]
 800e49a:	ee26 5a07 	vmul.f32	s10, s12, s14
 800e49e:	ee26 6a24 	vmul.f32	s12, s12, s9
 800e4a2:	ee25 7a87 	vmul.f32	s14, s11, s14
 800e4a6:	ee65 5aa4 	vmul.f32	s11, s11, s9
 800e4aa:	ee37 6a46 	vsub.f32	s12, s14, s12
 800e4ae:	ee75 5a25 	vadd.f32	s11, s10, s11
 800e4b2:	edc2 5a00 	vstr	s11, [r2]
 800e4b6:	ed82 6a01 	vstr	s12, [r2, #4]
 800e4ba:	9a04      	ldr	r2, [sp, #16]
 800e4bc:	9d01      	ldr	r5, [sp, #4]
 800e4be:	edd2 5a01 	vldr	s11, [r2, #4]
 800e4c2:	ed92 7a00 	vldr	s14, [r2]
 800e4c6:	ee27 6a87 	vmul.f32	s12, s15, s14
 800e4ca:	ee26 7a87 	vmul.f32	s14, s13, s14
 800e4ce:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800e4d2:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800e4d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e4da:	ee76 6a26 	vadd.f32	s13, s12, s13
 800e4de:	edc5 7a01 	vstr	s15, [r5, #4]
 800e4e2:	edc5 6a00 	vstr	s13, [r5]
 800e4e6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800e4e8:	686a      	ldr	r2, [r5, #4]
 800e4ea:	f000 f9d9 	bl	800e8a0 <arm_radix8_butterfly_f32>
 800e4ee:	4630      	mov	r0, r6
 800e4f0:	4621      	mov	r1, r4
 800e4f2:	686a      	ldr	r2, [r5, #4]
 800e4f4:	2304      	movs	r3, #4
 800e4f6:	f000 f9d3 	bl	800e8a0 <arm_radix8_butterfly_f32>
 800e4fa:	4638      	mov	r0, r7
 800e4fc:	4621      	mov	r1, r4
 800e4fe:	686a      	ldr	r2, [r5, #4]
 800e500:	2304      	movs	r3, #4
 800e502:	f000 f9cd 	bl	800e8a0 <arm_radix8_butterfly_f32>
 800e506:	4621      	mov	r1, r4
 800e508:	686a      	ldr	r2, [r5, #4]
 800e50a:	2304      	movs	r3, #4
 800e50c:	9808      	ldr	r0, [sp, #32]
 800e50e:	b00d      	add	sp, #52	; 0x34
 800e510:	ecbd 8b04 	vpop	{d8-d9}
 800e514:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e518:	f000 b9c2 	b.w	800e8a0 <arm_radix8_butterfly_f32>

0800e51c <arm_cfft_f32>:
 800e51c:	2a01      	cmp	r2, #1
 800e51e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e522:	4606      	mov	r6, r0
 800e524:	4617      	mov	r7, r2
 800e526:	460c      	mov	r4, r1
 800e528:	4698      	mov	r8, r3
 800e52a:	8805      	ldrh	r5, [r0, #0]
 800e52c:	d055      	beq.n	800e5da <arm_cfft_f32+0xbe>
 800e52e:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800e532:	d061      	beq.n	800e5f8 <arm_cfft_f32+0xdc>
 800e534:	d916      	bls.n	800e564 <arm_cfft_f32+0x48>
 800e536:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 800e53a:	d01a      	beq.n	800e572 <arm_cfft_f32+0x56>
 800e53c:	d946      	bls.n	800e5cc <arm_cfft_f32+0xb0>
 800e53e:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 800e542:	d059      	beq.n	800e5f8 <arm_cfft_f32+0xdc>
 800e544:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 800e548:	d105      	bne.n	800e556 <arm_cfft_f32+0x3a>
 800e54a:	2301      	movs	r3, #1
 800e54c:	6872      	ldr	r2, [r6, #4]
 800e54e:	4629      	mov	r1, r5
 800e550:	4620      	mov	r0, r4
 800e552:	f000 f9a5 	bl	800e8a0 <arm_radix8_butterfly_f32>
 800e556:	f1b8 0f00 	cmp.w	r8, #0
 800e55a:	d111      	bne.n	800e580 <arm_cfft_f32+0x64>
 800e55c:	2f01      	cmp	r7, #1
 800e55e:	d016      	beq.n	800e58e <arm_cfft_f32+0x72>
 800e560:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e564:	2d20      	cmp	r5, #32
 800e566:	d047      	beq.n	800e5f8 <arm_cfft_f32+0xdc>
 800e568:	d934      	bls.n	800e5d4 <arm_cfft_f32+0xb8>
 800e56a:	2d40      	cmp	r5, #64	; 0x40
 800e56c:	d0ed      	beq.n	800e54a <arm_cfft_f32+0x2e>
 800e56e:	2d80      	cmp	r5, #128	; 0x80
 800e570:	d1f1      	bne.n	800e556 <arm_cfft_f32+0x3a>
 800e572:	4621      	mov	r1, r4
 800e574:	4630      	mov	r0, r6
 800e576:	f7ff fca9 	bl	800decc <arm_cfft_radix8by2_f32>
 800e57a:	f1b8 0f00 	cmp.w	r8, #0
 800e57e:	d0ed      	beq.n	800e55c <arm_cfft_f32+0x40>
 800e580:	68b2      	ldr	r2, [r6, #8]
 800e582:	4620      	mov	r0, r4
 800e584:	89b1      	ldrh	r1, [r6, #12]
 800e586:	f000 f83f 	bl	800e608 <arm_bitreversal_32>
 800e58a:	2f01      	cmp	r7, #1
 800e58c:	d1e8      	bne.n	800e560 <arm_cfft_f32+0x44>
 800e58e:	ee07 5a90 	vmov	s15, r5
 800e592:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800e596:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e59a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800e59e:	2d00      	cmp	r5, #0
 800e5a0:	d0de      	beq.n	800e560 <arm_cfft_f32+0x44>
 800e5a2:	f104 0108 	add.w	r1, r4, #8
 800e5a6:	2300      	movs	r3, #0
 800e5a8:	ed11 7a02 	vldr	s14, [r1, #-8]
 800e5ac:	3301      	adds	r3, #1
 800e5ae:	ed51 7a01 	vldr	s15, [r1, #-4]
 800e5b2:	3108      	adds	r1, #8
 800e5b4:	429d      	cmp	r5, r3
 800e5b6:	ee27 7a26 	vmul.f32	s14, s14, s13
 800e5ba:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800e5be:	ed01 7a04 	vstr	s14, [r1, #-16]
 800e5c2:	ed41 7a03 	vstr	s15, [r1, #-12]
 800e5c6:	d1ef      	bne.n	800e5a8 <arm_cfft_f32+0x8c>
 800e5c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e5cc:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 800e5d0:	d0bb      	beq.n	800e54a <arm_cfft_f32+0x2e>
 800e5d2:	e7c0      	b.n	800e556 <arm_cfft_f32+0x3a>
 800e5d4:	2d10      	cmp	r5, #16
 800e5d6:	d0cc      	beq.n	800e572 <arm_cfft_f32+0x56>
 800e5d8:	e7bd      	b.n	800e556 <arm_cfft_f32+0x3a>
 800e5da:	b195      	cbz	r5, 800e602 <arm_cfft_f32+0xe6>
 800e5dc:	f101 030c 	add.w	r3, r1, #12
 800e5e0:	2200      	movs	r2, #0
 800e5e2:	ed53 7a02 	vldr	s15, [r3, #-8]
 800e5e6:	3201      	adds	r2, #1
 800e5e8:	3308      	adds	r3, #8
 800e5ea:	eef1 7a67 	vneg.f32	s15, s15
 800e5ee:	4295      	cmp	r5, r2
 800e5f0:	ed43 7a04 	vstr	s15, [r3, #-16]
 800e5f4:	d1f5      	bne.n	800e5e2 <arm_cfft_f32+0xc6>
 800e5f6:	e79a      	b.n	800e52e <arm_cfft_f32+0x12>
 800e5f8:	4621      	mov	r1, r4
 800e5fa:	4630      	mov	r0, r6
 800e5fc:	f7ff fd32 	bl	800e064 <arm_cfft_radix8by4_f32>
 800e600:	e7a9      	b.n	800e556 <arm_cfft_f32+0x3a>
 800e602:	2b00      	cmp	r3, #0
 800e604:	d0ac      	beq.n	800e560 <arm_cfft_f32+0x44>
 800e606:	e7bb      	b.n	800e580 <arm_cfft_f32+0x64>

0800e608 <arm_bitreversal_32>:
 800e608:	b321      	cbz	r1, 800e654 <arm_bitreversal_32+0x4c>
 800e60a:	f102 0c02 	add.w	ip, r2, #2
 800e60e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e612:	4690      	mov	r8, r2
 800e614:	2500      	movs	r5, #0
 800e616:	f838 4015 	ldrh.w	r4, [r8, r5, lsl #1]
 800e61a:	f83c 3015 	ldrh.w	r3, [ip, r5, lsl #1]
 800e61e:	3502      	adds	r5, #2
 800e620:	08a4      	lsrs	r4, r4, #2
 800e622:	089b      	lsrs	r3, r3, #2
 800e624:	428d      	cmp	r5, r1
 800e626:	ea4f 0784 	mov.w	r7, r4, lsl #2
 800e62a:	f850 e024 	ldr.w	lr, [r0, r4, lsl #2]
 800e62e:	ea4f 0683 	mov.w	r6, r3, lsl #2
 800e632:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 800e636:	f107 0704 	add.w	r7, r7, #4
 800e63a:	f106 0604 	add.w	r6, r6, #4
 800e63e:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 800e642:	f840 e023 	str.w	lr, [r0, r3, lsl #2]
 800e646:	59c4      	ldr	r4, [r0, r7]
 800e648:	5983      	ldr	r3, [r0, r6]
 800e64a:	51c3      	str	r3, [r0, r7]
 800e64c:	5184      	str	r4, [r0, r6]
 800e64e:	d3e2      	bcc.n	800e616 <arm_bitreversal_32+0xe>
 800e650:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e654:	4770      	bx	lr
 800e656:	bf00      	nop

0800e658 <arm_cmplx_mag_f32>:
 800e658:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e65c:	0897      	lsrs	r7, r2, #2
 800e65e:	ed2d 8b02 	vpush	{d8}
 800e662:	b084      	sub	sp, #16
 800e664:	d077      	beq.n	800e756 <arm_cmplx_mag_f32+0xfe>
 800e666:	f100 0420 	add.w	r4, r0, #32
 800e66a:	f101 0510 	add.w	r5, r1, #16
 800e66e:	463e      	mov	r6, r7
 800e670:	f04f 0800 	mov.w	r8, #0
 800e674:	ed14 0a08 	vldr	s0, [r4, #-32]	; 0xffffffe0
 800e678:	ed54 7a07 	vldr	s15, [r4, #-28]	; 0xffffffe4
 800e67c:	ee20 0a00 	vmul.f32	s0, s0, s0
 800e680:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800e684:	ee30 0a27 	vadd.f32	s0, s0, s15
 800e688:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800e68c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e690:	f2c0 80c1 	blt.w	800e816 <arm_cmplx_mag_f32+0x1be>
 800e694:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800e698:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800e69c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e6a0:	f100 80d4 	bmi.w	800e84c <arm_cmplx_mag_f32+0x1f4>
 800e6a4:	ed05 8a04 	vstr	s16, [r5, #-16]
 800e6a8:	ed14 0a06 	vldr	s0, [r4, #-24]	; 0xffffffe8
 800e6ac:	ed54 7a05 	vldr	s15, [r4, #-20]	; 0xffffffec
 800e6b0:	ee20 0a00 	vmul.f32	s0, s0, s0
 800e6b4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800e6b8:	ee30 0a27 	vadd.f32	s0, s0, s15
 800e6bc:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800e6c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e6c4:	f2c0 80a4 	blt.w	800e810 <arm_cmplx_mag_f32+0x1b8>
 800e6c8:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800e6cc:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800e6d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e6d4:	f100 80a8 	bmi.w	800e828 <arm_cmplx_mag_f32+0x1d0>
 800e6d8:	ed05 8a03 	vstr	s16, [r5, #-12]
 800e6dc:	ed14 0a04 	vldr	s0, [r4, #-16]
 800e6e0:	ed54 7a03 	vldr	s15, [r4, #-12]
 800e6e4:	ee20 0a00 	vmul.f32	s0, s0, s0
 800e6e8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800e6ec:	ee30 0a27 	vadd.f32	s0, s0, s15
 800e6f0:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800e6f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e6f8:	f2c0 8087 	blt.w	800e80a <arm_cmplx_mag_f32+0x1b2>
 800e6fc:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800e700:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800e704:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e708:	f100 8097 	bmi.w	800e83a <arm_cmplx_mag_f32+0x1e2>
 800e70c:	ed05 8a02 	vstr	s16, [r5, #-8]
 800e710:	ed14 0a02 	vldr	s0, [r4, #-8]
 800e714:	ed54 7a01 	vldr	s15, [r4, #-4]
 800e718:	ee20 0a00 	vmul.f32	s0, s0, s0
 800e71c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800e720:	ee30 0a27 	vadd.f32	s0, s0, s15
 800e724:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800e728:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e72c:	db6a      	blt.n	800e804 <arm_cmplx_mag_f32+0x1ac>
 800e72e:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800e732:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800e736:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e73a:	f100 8090 	bmi.w	800e85e <arm_cmplx_mag_f32+0x206>
 800e73e:	ed05 8a01 	vstr	s16, [r5, #-4]
 800e742:	3e01      	subs	r6, #1
 800e744:	f104 0420 	add.w	r4, r4, #32
 800e748:	f105 0510 	add.w	r5, r5, #16
 800e74c:	d192      	bne.n	800e674 <arm_cmplx_mag_f32+0x1c>
 800e74e:	eb00 1047 	add.w	r0, r0, r7, lsl #5
 800e752:	eb01 1107 	add.w	r1, r1, r7, lsl #4
 800e756:	f012 0203 	ands.w	r2, r2, #3
 800e75a:	d04e      	beq.n	800e7fa <arm_cmplx_mag_f32+0x1a2>
 800e75c:	ed90 0a00 	vldr	s0, [r0]
 800e760:	2300      	movs	r3, #0
 800e762:	edd0 7a01 	vldr	s15, [r0, #4]
 800e766:	ee20 0a00 	vmul.f32	s0, s0, s0
 800e76a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800e76e:	ee37 0a80 	vadd.f32	s0, s15, s0
 800e772:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800e776:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e77a:	db4f      	blt.n	800e81c <arm_cmplx_mag_f32+0x1c4>
 800e77c:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800e780:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800e784:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e788:	d472      	bmi.n	800e870 <arm_cmplx_mag_f32+0x218>
 800e78a:	ed81 8a00 	vstr	s16, [r1]
 800e78e:	3a01      	subs	r2, #1
 800e790:	d033      	beq.n	800e7fa <arm_cmplx_mag_f32+0x1a2>
 800e792:	ed90 0a02 	vldr	s0, [r0, #8]
 800e796:	2300      	movs	r3, #0
 800e798:	edd0 7a03 	vldr	s15, [r0, #12]
 800e79c:	ee20 0a00 	vmul.f32	s0, s0, s0
 800e7a0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800e7a4:	ee37 0a80 	vadd.f32	s0, s15, s0
 800e7a8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800e7ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e7b0:	db36      	blt.n	800e820 <arm_cmplx_mag_f32+0x1c8>
 800e7b2:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800e7b6:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800e7ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e7be:	d460      	bmi.n	800e882 <arm_cmplx_mag_f32+0x22a>
 800e7c0:	ed81 8a01 	vstr	s16, [r1, #4]
 800e7c4:	2a01      	cmp	r2, #1
 800e7c6:	d018      	beq.n	800e7fa <arm_cmplx_mag_f32+0x1a2>
 800e7c8:	ed90 0a04 	vldr	s0, [r0, #16]
 800e7cc:	2300      	movs	r3, #0
 800e7ce:	edd0 7a05 	vldr	s15, [r0, #20]
 800e7d2:	ee20 0a00 	vmul.f32	s0, s0, s0
 800e7d6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800e7da:	ee30 0a27 	vadd.f32	s0, s0, s15
 800e7de:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800e7e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e7e6:	db1d      	blt.n	800e824 <arm_cmplx_mag_f32+0x1cc>
 800e7e8:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800e7ec:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800e7f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e7f4:	d44e      	bmi.n	800e894 <arm_cmplx_mag_f32+0x23c>
 800e7f6:	ed81 8a02 	vstr	s16, [r1, #8]
 800e7fa:	b004      	add	sp, #16
 800e7fc:	ecbd 8b02 	vpop	{d8}
 800e800:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e804:	f845 8c04 	str.w	r8, [r5, #-4]
 800e808:	e79b      	b.n	800e742 <arm_cmplx_mag_f32+0xea>
 800e80a:	f845 8c08 	str.w	r8, [r5, #-8]
 800e80e:	e77f      	b.n	800e710 <arm_cmplx_mag_f32+0xb8>
 800e810:	f845 8c0c 	str.w	r8, [r5, #-12]
 800e814:	e762      	b.n	800e6dc <arm_cmplx_mag_f32+0x84>
 800e816:	f845 8c10 	str.w	r8, [r5, #-16]
 800e81a:	e745      	b.n	800e6a8 <arm_cmplx_mag_f32+0x50>
 800e81c:	600b      	str	r3, [r1, #0]
 800e81e:	e7b6      	b.n	800e78e <arm_cmplx_mag_f32+0x136>
 800e820:	604b      	str	r3, [r1, #4]
 800e822:	e7cf      	b.n	800e7c4 <arm_cmplx_mag_f32+0x16c>
 800e824:	608b      	str	r3, [r1, #8]
 800e826:	e7e8      	b.n	800e7fa <arm_cmplx_mag_f32+0x1a2>
 800e828:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800e82c:	9001      	str	r0, [sp, #4]
 800e82e:	f003 fbaf 	bl	8011f90 <sqrtf>
 800e832:	9801      	ldr	r0, [sp, #4]
 800e834:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800e838:	e74e      	b.n	800e6d8 <arm_cmplx_mag_f32+0x80>
 800e83a:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800e83e:	9001      	str	r0, [sp, #4]
 800e840:	f003 fba6 	bl	8011f90 <sqrtf>
 800e844:	9801      	ldr	r0, [sp, #4]
 800e846:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800e84a:	e75f      	b.n	800e70c <arm_cmplx_mag_f32+0xb4>
 800e84c:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800e850:	9001      	str	r0, [sp, #4]
 800e852:	f003 fb9d 	bl	8011f90 <sqrtf>
 800e856:	9801      	ldr	r0, [sp, #4]
 800e858:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800e85c:	e722      	b.n	800e6a4 <arm_cmplx_mag_f32+0x4c>
 800e85e:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800e862:	9001      	str	r0, [sp, #4]
 800e864:	f003 fb94 	bl	8011f90 <sqrtf>
 800e868:	9801      	ldr	r0, [sp, #4]
 800e86a:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800e86e:	e766      	b.n	800e73e <arm_cmplx_mag_f32+0xe6>
 800e870:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e874:	9201      	str	r2, [sp, #4]
 800e876:	f003 fb8b 	bl	8011f90 <sqrtf>
 800e87a:	9903      	ldr	r1, [sp, #12]
 800e87c:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 800e880:	e783      	b.n	800e78a <arm_cmplx_mag_f32+0x132>
 800e882:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e886:	9201      	str	r2, [sp, #4]
 800e888:	f003 fb82 	bl	8011f90 <sqrtf>
 800e88c:	9903      	ldr	r1, [sp, #12]
 800e88e:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 800e892:	e795      	b.n	800e7c0 <arm_cmplx_mag_f32+0x168>
 800e894:	9101      	str	r1, [sp, #4]
 800e896:	f003 fb7b 	bl	8011f90 <sqrtf>
 800e89a:	9901      	ldr	r1, [sp, #4]
 800e89c:	e7ab      	b.n	800e7f6 <arm_cmplx_mag_f32+0x19e>
 800e89e:	bf00      	nop

0800e8a0 <arm_radix8_butterfly_f32>:
 800e8a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e8a4:	ed2d 8b10 	vpush	{d8-d15}
 800e8a8:	b095      	sub	sp, #84	; 0x54
 800e8aa:	468a      	mov	sl, r1
 800e8ac:	468b      	mov	fp, r1
 800e8ae:	eddf 8abb 	vldr	s17, [pc, #748]	; 800eb9c <arm_radix8_butterfly_f32+0x2fc>
 800e8b2:	9012      	str	r0, [sp, #72]	; 0x48
 800e8b4:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
 800e8b8:	4603      	mov	r3, r0
 800e8ba:	3304      	adds	r3, #4
 800e8bc:	9313      	str	r3, [sp, #76]	; 0x4c
 800e8be:	ea4f 02db 	mov.w	r2, fp, lsr #3
 800e8c2:	9912      	ldr	r1, [sp, #72]	; 0x48
 800e8c4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800e8c8:	f8dd c04c 	ldr.w	ip, [sp, #76]	; 0x4c
 800e8cc:	ea4f 09c2 	mov.w	r9, r2, lsl #3
 800e8d0:	920f      	str	r2, [sp, #60]	; 0x3c
 800e8d2:	9303      	str	r3, [sp, #12]
 800e8d4:	0153      	lsls	r3, r2, #5
 800e8d6:	0114      	lsls	r4, r2, #4
 800e8d8:	eba9 0002 	sub.w	r0, r9, r2
 800e8dc:	18ce      	adds	r6, r1, r3
 800e8de:	9302      	str	r3, [sp, #8]
 800e8e0:	0097      	lsls	r7, r2, #2
 800e8e2:	4613      	mov	r3, r2
 800e8e4:	eb06 0509 	add.w	r5, r6, r9
 800e8e8:	9004      	str	r0, [sp, #16]
 800e8ea:	eb03 0843 	add.w	r8, r3, r3, lsl #1
 800e8ee:	1bd2      	subs	r2, r2, r7
 800e8f0:	eb05 0109 	add.w	r1, r5, r9
 800e8f4:	441f      	add	r7, r3
 800e8f6:	9405      	str	r4, [sp, #20]
 800e8f8:	f109 0004 	add.w	r0, r9, #4
 800e8fc:	9101      	str	r1, [sp, #4]
 800e8fe:	1d21      	adds	r1, r4, #4
 800e900:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e902:	f04f 0e00 	mov.w	lr, #0
 800e906:	9c01      	ldr	r4, [sp, #4]
 800e908:	4418      	add	r0, r3
 800e90a:	4419      	add	r1, r3
 800e90c:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 800e910:	9b02      	ldr	r3, [sp, #8]
 800e912:	00fc      	lsls	r4, r7, #3
 800e914:	18d7      	adds	r7, r2, r3
 800e916:	9b04      	ldr	r3, [sp, #16]
 800e918:	9406      	str	r4, [sp, #24]
 800e91a:	00db      	lsls	r3, r3, #3
 800e91c:	9c01      	ldr	r4, [sp, #4]
 800e91e:	9307      	str	r3, [sp, #28]
 800e920:	ea4f 1308 	mov.w	r3, r8, lsl #4
 800e924:	ea4f 08c8 	mov.w	r8, r8, lsl #3
 800e928:	9304      	str	r3, [sp, #16]
 800e92a:	9b03      	ldr	r3, [sp, #12]
 800e92c:	edd6 6a00 	vldr	s13, [r6]
 800e930:	44de      	add	lr, fp
 800e932:	ed5c 7a01 	vldr	s15, [ip, #-4]
 800e936:	ed94 7a00 	vldr	s14, [r4]
 800e93a:	45f2      	cmp	sl, lr
 800e93c:	ed10 6a01 	vldr	s12, [r0, #-4]
 800e940:	ee37 2aa6 	vadd.f32	s4, s15, s13
 800e944:	edd5 2a00 	vldr	s5, [r5]
 800e948:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800e94c:	edd7 3a00 	vldr	s7, [r7]
 800e950:	ed11 5a01 	vldr	s10, [r1, #-4]
 800e954:	ee36 3a22 	vadd.f32	s6, s12, s5
 800e958:	edd2 6a00 	vldr	s13, [r2]
 800e95c:	ee75 5a07 	vadd.f32	s11, s10, s14
 800e960:	ee36 4aa3 	vadd.f32	s8, s13, s7
 800e964:	ee76 6ae3 	vsub.f32	s13, s13, s7
 800e968:	ee72 4a25 	vadd.f32	s9, s4, s11
 800e96c:	ee73 3a04 	vadd.f32	s7, s6, s8
 800e970:	ee35 5a47 	vsub.f32	s10, s10, s14
 800e974:	ee36 7a62 	vsub.f32	s14, s12, s5
 800e978:	ee32 2a65 	vsub.f32	s4, s4, s11
 800e97c:	ee74 5aa3 	vadd.f32	s11, s9, s7
 800e980:	ee74 4ae3 	vsub.f32	s9, s9, s7
 800e984:	ee37 6a66 	vsub.f32	s12, s14, s13
 800e988:	ed4c 5a01 	vstr	s11, [ip, #-4]
 800e98c:	ee33 3a44 	vsub.f32	s6, s6, s8
 800e990:	edc6 4a00 	vstr	s9, [r6]
 800e994:	ee37 7a26 	vadd.f32	s14, s14, s13
 800e998:	ed97 4a01 	vldr	s8, [r7, #4]
 800e99c:	ee66 6a28 	vmul.f32	s13, s12, s17
 800e9a0:	edd0 5a00 	vldr	s11, [r0]
 800e9a4:	ed95 6a01 	vldr	s12, [r5, #4]
 800e9a8:	ee27 7a28 	vmul.f32	s14, s14, s17
 800e9ac:	edd2 3a01 	vldr	s7, [r2, #4]
 800e9b0:	ee77 2aa6 	vadd.f32	s5, s15, s13
 800e9b4:	ee75 4ac6 	vsub.f32	s9, s11, s12
 800e9b8:	ed96 1a01 	vldr	s2, [r6, #4]
 800e9bc:	ee33 0ac4 	vsub.f32	s0, s7, s8
 800e9c0:	edd4 0a01 	vldr	s1, [r4, #4]
 800e9c4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800e9c8:	eddc 6a00 	vldr	s13, [ip]
 800e9cc:	ee75 5a86 	vadd.f32	s11, s11, s12
 800e9d0:	ed91 6a00 	vldr	s12, [r1]
 800e9d4:	ee73 3a84 	vadd.f32	s7, s7, s8
 800e9d8:	ee74 1a80 	vadd.f32	s3, s9, s0
 800e9dc:	ee36 4a81 	vadd.f32	s8, s13, s2
 800e9e0:	ee74 4ac0 	vsub.f32	s9, s9, s0
 800e9e4:	ee76 6ac1 	vsub.f32	s13, s13, s2
 800e9e8:	ee36 1a20 	vadd.f32	s2, s12, s1
 800e9ec:	ee61 1aa8 	vmul.f32	s3, s3, s17
 800e9f0:	ee36 6a60 	vsub.f32	s12, s12, s1
 800e9f4:	ee64 4aa8 	vmul.f32	s9, s9, s17
 800e9f8:	ee75 0aa3 	vadd.f32	s1, s11, s7
 800e9fc:	ee75 5ae3 	vsub.f32	s11, s11, s7
 800ea00:	ee74 3a01 	vadd.f32	s7, s8, s2
 800ea04:	ee34 4a41 	vsub.f32	s8, s8, s2
 800ea08:	ee36 1a21 	vadd.f32	s2, s12, s3
 800ea0c:	ee33 0aa0 	vadd.f32	s0, s7, s1
 800ea10:	ee36 6a61 	vsub.f32	s12, s12, s3
 800ea14:	ee73 3ae0 	vsub.f32	s7, s7, s1
 800ea18:	ee76 1aa4 	vadd.f32	s3, s13, s9
 800ea1c:	ed8c 0a00 	vstr	s0, [ip]
 800ea20:	ee76 6ae4 	vsub.f32	s13, s13, s9
 800ea24:	449c      	add	ip, r3
 800ea26:	ee75 4a07 	vadd.f32	s9, s10, s14
 800ea2a:	edc6 3a01 	vstr	s7, [r6, #4]
 800ea2e:	ee35 7a47 	vsub.f32	s14, s10, s14
 800ea32:	441e      	add	r6, r3
 800ea34:	ee32 5a25 	vadd.f32	s10, s4, s11
 800ea38:	ee72 5a65 	vsub.f32	s11, s4, s11
 800ea3c:	ee72 3a81 	vadd.f32	s7, s5, s2
 800ea40:	ed01 5a01 	vstr	s10, [r1, #-4]
 800ea44:	ee34 2a43 	vsub.f32	s4, s8, s6
 800ea48:	edc4 5a00 	vstr	s11, [r4]
 800ea4c:	ee37 5a86 	vadd.f32	s10, s15, s12
 800ea50:	ee71 5ae4 	vsub.f32	s11, s3, s9
 800ea54:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800ea58:	ed81 2a00 	vstr	s4, [r1]
 800ea5c:	ee36 6ac7 	vsub.f32	s12, s13, s14
 800ea60:	4419      	add	r1, r3
 800ea62:	ee33 4a04 	vadd.f32	s8, s6, s8
 800ea66:	ee72 2ac1 	vsub.f32	s5, s5, s2
 800ea6a:	ee74 4aa1 	vadd.f32	s9, s9, s3
 800ea6e:	ee37 7a26 	vadd.f32	s14, s14, s13
 800ea72:	ed84 4a01 	vstr	s8, [r4, #4]
 800ea76:	ed40 3a01 	vstr	s7, [r0, #-4]
 800ea7a:	441c      	add	r4, r3
 800ea7c:	edc7 2a00 	vstr	s5, [r7]
 800ea80:	ed85 5a00 	vstr	s10, [r5]
 800ea84:	edc2 7a00 	vstr	s15, [r2]
 800ea88:	edc0 5a00 	vstr	s11, [r0]
 800ea8c:	4418      	add	r0, r3
 800ea8e:	edc7 4a01 	vstr	s9, [r7, #4]
 800ea92:	441f      	add	r7, r3
 800ea94:	ed85 6a01 	vstr	s12, [r5, #4]
 800ea98:	441d      	add	r5, r3
 800ea9a:	ed82 7a01 	vstr	s14, [r2, #4]
 800ea9e:	441a      	add	r2, r3
 800eaa0:	f63f af44 	bhi.w	800e92c <arm_radix8_butterfly_f32+0x8c>
 800eaa4:	469c      	mov	ip, r3
 800eaa6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800eaa8:	2b07      	cmp	r3, #7
 800eaaa:	f240 81b6 	bls.w	800ee1a <arm_radix8_butterfly_f32+0x57a>
 800eaae:	9a02      	ldr	r2, [sp, #8]
 800eab0:	f109 0608 	add.w	r6, r9, #8
 800eab4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800eab6:	f108 0408 	add.w	r4, r8, #8
 800eaba:	3208      	adds	r2, #8
 800eabc:	9f06      	ldr	r7, [sp, #24]
 800eabe:	9d04      	ldr	r5, [sp, #16]
 800eac0:	189a      	adds	r2, r3, r2
 800eac2:	3708      	adds	r7, #8
 800eac4:	3508      	adds	r5, #8
 800eac6:	9807      	ldr	r0, [sp, #28]
 800eac8:	920c      	str	r2, [sp, #48]	; 0x30
 800eaca:	199a      	adds	r2, r3, r6
 800eacc:	9905      	ldr	r1, [sp, #20]
 800eace:	3008      	adds	r0, #8
 800ead0:	920b      	str	r2, [sp, #44]	; 0x2c
 800ead2:	19da      	adds	r2, r3, r7
 800ead4:	310c      	adds	r1, #12
 800ead6:	920a      	str	r2, [sp, #40]	; 0x28
 800ead8:	195a      	adds	r2, r3, r5
 800eada:	9209      	str	r2, [sp, #36]	; 0x24
 800eadc:	191a      	adds	r2, r3, r4
 800eade:	9208      	str	r2, [sp, #32]
 800eae0:	181a      	adds	r2, r3, r0
 800eae2:	9207      	str	r2, [sp, #28]
 800eae4:	185a      	adds	r2, r3, r1
 800eae6:	330c      	adds	r3, #12
 800eae8:	9205      	str	r2, [sp, #20]
 800eaea:	9306      	str	r3, [sp, #24]
 800eaec:	2301      	movs	r3, #1
 800eaee:	9304      	str	r3, [sp, #16]
 800eaf0:	2300      	movs	r3, #0
 800eaf2:	930d      	str	r3, [sp, #52]	; 0x34
 800eaf4:	4663      	mov	r3, ip
 800eaf6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800eaf8:	9910      	ldr	r1, [sp, #64]	; 0x40
 800eafa:	f8dd c014 	ldr.w	ip, [sp, #20]
 800eafe:	440a      	add	r2, r1
 800eb00:	9f06      	ldr	r7, [sp, #24]
 800eb02:	9e07      	ldr	r6, [sp, #28]
 800eb04:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 800eb08:	920d      	str	r2, [sp, #52]	; 0x34
 800eb0a:	eba2 0e82 	sub.w	lr, r2, r2, lsl #2
 800eb0e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800eb10:	9d08      	ldr	r5, [sp, #32]
 800eb12:	4442      	add	r2, r8
 800eb14:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800eb16:	980a      	ldr	r0, [sp, #40]	; 0x28
 800eb18:	eb02 0108 	add.w	r1, r2, r8
 800eb1c:	ed92 ea00 	vldr	s28, [r2]
 800eb20:	eb01 0208 	add.w	r2, r1, r8
 800eb24:	edd1 da00 	vldr	s27, [r1]
 800eb28:	eb02 0108 	add.w	r1, r2, r8
 800eb2c:	ed92 da00 	vldr	s26, [r2]
 800eb30:	eb01 0208 	add.w	r2, r1, r8
 800eb34:	edd1 ca00 	vldr	s25, [r1]
 800eb38:	eb02 0108 	add.w	r1, r2, r8
 800eb3c:	ed92 ca00 	vldr	s24, [r2]
 800eb40:	eb01 0208 	add.w	r2, r1, r8
 800eb44:	edd1 ba00 	vldr	s23, [r1]
 800eb48:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800eb4a:	eb02 1e0e 	add.w	lr, r2, lr, lsl #4
 800eb4e:	ed92 ba00 	vldr	s22, [r2]
 800eb52:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800eb54:	eb0e 0908 	add.w	r9, lr, r8
 800eb58:	910e      	str	r1, [sp, #56]	; 0x38
 800eb5a:	9201      	str	r2, [sp, #4]
 800eb5c:	eb09 0208 	add.w	r2, r9, r8
 800eb60:	ed99 aa01 	vldr	s20, [r9, #4]
 800eb64:	edde aa01 	vldr	s21, [lr, #4]
 800eb68:	eb02 0908 	add.w	r9, r2, r8
 800eb6c:	edd2 9a01 	vldr	s19, [r2, #4]
 800eb70:	f8dd e010 	ldr.w	lr, [sp, #16]
 800eb74:	eb09 0208 	add.w	r2, r9, r8
 800eb78:	ed99 9a01 	vldr	s18, [r9, #4]
 800eb7c:	eb02 0908 	add.w	r9, r2, r8
 800eb80:	ed92 8a01 	vldr	s16, [r2, #4]
 800eb84:	9a01      	ldr	r2, [sp, #4]
 800eb86:	edd9 7a01 	vldr	s15, [r9, #4]
 800eb8a:	44c8      	add	r8, r9
 800eb8c:	edcd 7a02 	vstr	s15, [sp, #8]
 800eb90:	edd8 7a01 	vldr	s15, [r8, #4]
 800eb94:	edcd 7a03 	vstr	s15, [sp, #12]
 800eb98:	990e      	ldr	r1, [sp, #56]	; 0x38
 800eb9a:	e001      	b.n	800eba0 <arm_radix8_butterfly_f32+0x300>
 800eb9c:	3f3504f3 	.word	0x3f3504f3
 800eba0:	ed92 7a00 	vldr	s14, [r2]
 800eba4:	44de      	add	lr, fp
 800eba6:	ed17 1a01 	vldr	s2, [r7, #-4]
 800ebaa:	ed90 5a00 	vldr	s10, [r0]
 800ebae:	45f2      	cmp	sl, lr
 800ebb0:	ed1c fa01 	vldr	s30, [ip, #-4]
 800ebb4:	ee31 3a07 	vadd.f32	s6, s2, s14
 800ebb8:	edd6 5a00 	vldr	s11, [r6]
 800ebbc:	ee31 1a47 	vsub.f32	s2, s2, s14
 800ebc0:	edd4 7a00 	vldr	s15, [r4]
 800ebc4:	ed95 7a00 	vldr	s14, [r5]
 800ebc8:	ed91 4a00 	vldr	s8, [r1]
 800ebcc:	ee3f 6a27 	vadd.f32	s12, s30, s15
 800ebd0:	ee77 6a25 	vadd.f32	s13, s14, s11
 800ebd4:	edd7 ea00 	vldr	s29, [r7]
 800ebd8:	ee74 fa05 	vadd.f32	s31, s8, s10
 800ebdc:	ee73 1a06 	vadd.f32	s3, s6, s12
 800ebe0:	ee34 4a45 	vsub.f32	s8, s8, s10
 800ebe4:	ee3f 5aa6 	vadd.f32	s10, s31, s13
 800ebe8:	ee37 7a65 	vsub.f32	s14, s14, s11
 800ebec:	ee33 3a46 	vsub.f32	s6, s6, s12
 800ebf0:	ee31 6a85 	vadd.f32	s12, s3, s10
 800ebf4:	ee7f 7a67 	vsub.f32	s15, s30, s15
 800ebf8:	ee34 fa07 	vadd.f32	s30, s8, s14
 800ebfc:	ed07 6a01 	vstr	s12, [r7, #-4]
 800ec00:	ee34 4a47 	vsub.f32	s8, s8, s14
 800ec04:	edd5 3a01 	vldr	s7, [r5, #4]
 800ec08:	ee7f fae6 	vsub.f32	s31, s31, s13
 800ec0c:	ed90 7a01 	vldr	s14, [r0, #4]
 800ec10:	ee2f fa28 	vmul.f32	s30, s30, s17
 800ec14:	edd1 5a01 	vldr	s11, [r1, #4]
 800ec18:	ee24 4a28 	vmul.f32	s8, s8, s17
 800ec1c:	ed96 6a01 	vldr	s12, [r6, #4]
 800ec20:	ee31 5ac5 	vsub.f32	s10, s3, s10
 800ec24:	ee75 0ac7 	vsub.f32	s1, s11, s14
 800ec28:	edd2 6a01 	vldr	s13, [r2, #4]
 800ec2c:	ee73 2ac6 	vsub.f32	s5, s7, s12
 800ec30:	edd4 4a01 	vldr	s9, [r4, #4]
 800ec34:	ee75 5a87 	vadd.f32	s11, s11, s14
 800ec38:	ed9c 7a00 	vldr	s14, [ip]
 800ec3c:	ee37 2a8f 	vadd.f32	s4, s15, s30
 800ec40:	ee33 6a86 	vadd.f32	s12, s7, s12
 800ec44:	ee37 facf 	vsub.f32	s30, s15, s30
 800ec48:	ee7e 3aa6 	vadd.f32	s7, s29, s13
 800ec4c:	ee70 7ae2 	vsub.f32	s15, s1, s5
 800ec50:	ee7e eae6 	vsub.f32	s29, s29, s13
 800ec54:	ee70 2aa2 	vadd.f32	s5, s1, s5
 800ec58:	ee77 6a24 	vadd.f32	s13, s14, s9
 800ec5c:	ee75 0a86 	vadd.f32	s1, s11, s12
 800ec60:	ee37 7a64 	vsub.f32	s14, s14, s9
 800ec64:	ee33 0aa6 	vadd.f32	s0, s7, s13
 800ec68:	ee67 7aa8 	vmul.f32	s15, s15, s17
 800ec6c:	ee62 2aa8 	vmul.f32	s5, s5, s17
 800ec70:	ee35 6ac6 	vsub.f32	s12, s11, s12
 800ec74:	ee73 3ae6 	vsub.f32	s7, s7, s13
 800ec78:	ee7e 5aa7 	vadd.f32	s11, s29, s15
 800ec7c:	ee77 4a22 	vadd.f32	s9, s14, s5
 800ec80:	ee7e eae7 	vsub.f32	s29, s29, s15
 800ec84:	ee77 7a62 	vsub.f32	s15, s14, s5
 800ec88:	ee71 2a04 	vadd.f32	s5, s2, s8
 800ec8c:	ee31 7a44 	vsub.f32	s14, s2, s8
 800ec90:	ee30 1a60 	vsub.f32	s2, s0, s1
 800ec94:	ee73 1a06 	vadd.f32	s3, s6, s12
 800ec98:	ee33 6a46 	vsub.f32	s12, s6, s12
 800ec9c:	ee33 3aef 	vsub.f32	s6, s7, s31
 800eca0:	ee7f 6aa3 	vadd.f32	s13, s31, s7
 800eca4:	ee3e 4acf 	vsub.f32	s8, s29, s30
 800eca8:	ee75 3ac2 	vsub.f32	s7, s11, s4
 800ecac:	ee72 5a25 	vadd.f32	s11, s4, s11
 800ecb0:	ee32 2aa4 	vadd.f32	s4, s5, s9
 800ecb4:	ee72 4ae4 	vsub.f32	s9, s5, s9
 800ecb8:	ee77 2a27 	vadd.f32	s5, s14, s15
 800ecbc:	ee37 7a67 	vsub.f32	s14, s14, s15
 800ecc0:	ee7f 7a2e 	vadd.f32	s15, s30, s29
 800ecc4:	ee2c fa85 	vmul.f32	s30, s25, s10
 800ecc8:	ee69 ea01 	vmul.f32	s29, s18, s2
 800eccc:	ee29 5a05 	vmul.f32	s10, s18, s10
 800ecd0:	ee2c 1a81 	vmul.f32	s2, s25, s2
 800ecd4:	ee6d faa1 	vmul.f32	s31, s27, s3
 800ecd8:	ee70 0a20 	vadd.f32	s1, s0, s1
 800ecdc:	ee6a 1a21 	vmul.f32	s3, s20, s3
 800ece0:	ee2a 0a03 	vmul.f32	s0, s20, s6
 800ece4:	ee2d 3a83 	vmul.f32	s6, s27, s6
 800ece8:	edc7 0a00 	vstr	s1, [r7]
 800ecec:	ee7f ea2e 	vadd.f32	s29, s30, s29
 800ecf0:	441f      	add	r7, r3
 800ecf2:	ee2a faa3 	vmul.f32	s30, s21, s7
 800ecf6:	ee31 5a45 	vsub.f32	s10, s2, s10
 800ecfa:	ee6e 3a23 	vmul.f32	s7, s28, s7
 800ecfe:	edc2 ea00 	vstr	s29, [r2]
 800ed02:	ee3f 0a80 	vadd.f32	s0, s31, s0
 800ed06:	ee33 3a61 	vsub.f32	s6, s6, s3
 800ed0a:	ed82 5a01 	vstr	s10, [r2, #4]
 800ed0e:	ee6e 0a02 	vmul.f32	s1, s28, s4
 800ed12:	edcd 3a01 	vstr	s7, [sp, #4]
 800ed16:	ed9d 5a03 	vldr	s10, [sp, #12]
 800ed1a:	ee6b ea86 	vmul.f32	s29, s23, s12
 800ed1e:	eddd 3a02 	vldr	s7, [sp, #8]
 800ed22:	ee6b fa24 	vmul.f32	s31, s22, s9
 800ed26:	ed0c 0a01 	vstr	s0, [ip, #-4]
 800ed2a:	ee65 4a24 	vmul.f32	s9, s10, s9
 800ed2e:	ed8c 3a00 	vstr	s6, [ip]
 800ed32:	ee23 1aa6 	vmul.f32	s2, s7, s13
 800ed36:	ee23 6a86 	vmul.f32	s12, s7, s12
 800ed3a:	eddd 3a01 	vldr	s7, [sp, #4]
 800ed3e:	ee25 5a25 	vmul.f32	s10, s10, s11
 800ed42:	441a      	add	r2, r3
 800ed44:	ee2c 0a22 	vmul.f32	s0, s24, s5
 800ed48:	449c      	add	ip, r3
 800ed4a:	ee68 1a04 	vmul.f32	s3, s16, s8
 800ed4e:	ee70 0a8f 	vadd.f32	s1, s1, s30
 800ed52:	ee2d 3a07 	vmul.f32	s6, s26, s14
 800ed56:	ee29 faa7 	vmul.f32	s30, s19, s15
 800ed5a:	ee2a 2a82 	vmul.f32	s4, s21, s4
 800ed5e:	ee6b 6aa6 	vmul.f32	s13, s23, s13
 800ed62:	ee6b 5a25 	vmul.f32	s11, s22, s11
 800ed66:	ee68 2a22 	vmul.f32	s5, s16, s5
 800ed6a:	ee2c 4a04 	vmul.f32	s8, s24, s8
 800ed6e:	ee29 7a87 	vmul.f32	s14, s19, s14
 800ed72:	ee6d 7a27 	vmul.f32	s15, s26, s15
 800ed76:	ee73 3ac2 	vsub.f32	s7, s7, s4
 800ed7a:	ee7e ea81 	vadd.f32	s29, s29, s2
 800ed7e:	ee36 6ac6 	vsub.f32	s12, s13, s12
 800ed82:	ee3f 5a85 	vadd.f32	s10, s31, s10
 800ed86:	ee75 4ae4 	vsub.f32	s9, s11, s9
 800ed8a:	edc4 ea00 	vstr	s29, [r4]
 800ed8e:	ee30 0a21 	vadd.f32	s0, s0, s3
 800ed92:	ed84 6a01 	vstr	s12, [r4, #4]
 800ed96:	ee74 2a62 	vsub.f32	s5, s8, s5
 800ed9a:	edc1 0a00 	vstr	s1, [r1]
 800ed9e:	ee33 3a0f 	vadd.f32	s6, s6, s30
 800eda2:	edc1 3a01 	vstr	s7, [r1, #4]
 800eda6:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800edaa:	ed86 5a00 	vstr	s10, [r6]
 800edae:	edc6 4a01 	vstr	s9, [r6, #4]
 800edb2:	4419      	add	r1, r3
 800edb4:	ed80 0a00 	vstr	s0, [r0]
 800edb8:	441c      	add	r4, r3
 800edba:	edc0 2a01 	vstr	s5, [r0, #4]
 800edbe:	441e      	add	r6, r3
 800edc0:	ed85 3a00 	vstr	s6, [r5]
 800edc4:	4418      	add	r0, r3
 800edc6:	ed85 7a01 	vstr	s14, [r5, #4]
 800edca:	441d      	add	r5, r3
 800edcc:	f63f aee8 	bhi.w	800eba0 <arm_radix8_butterfly_f32+0x300>
 800edd0:	990c      	ldr	r1, [sp, #48]	; 0x30
 800edd2:	9a04      	ldr	r2, [sp, #16]
 800edd4:	3108      	adds	r1, #8
 800edd6:	3201      	adds	r2, #1
 800edd8:	910c      	str	r1, [sp, #48]	; 0x30
 800edda:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800eddc:	9204      	str	r2, [sp, #16]
 800edde:	3108      	adds	r1, #8
 800ede0:	910b      	str	r1, [sp, #44]	; 0x2c
 800ede2:	990a      	ldr	r1, [sp, #40]	; 0x28
 800ede4:	3108      	adds	r1, #8
 800ede6:	910a      	str	r1, [sp, #40]	; 0x28
 800ede8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800edea:	3108      	adds	r1, #8
 800edec:	9109      	str	r1, [sp, #36]	; 0x24
 800edee:	9908      	ldr	r1, [sp, #32]
 800edf0:	3108      	adds	r1, #8
 800edf2:	9108      	str	r1, [sp, #32]
 800edf4:	9907      	ldr	r1, [sp, #28]
 800edf6:	3108      	adds	r1, #8
 800edf8:	9107      	str	r1, [sp, #28]
 800edfa:	9906      	ldr	r1, [sp, #24]
 800edfc:	3108      	adds	r1, #8
 800edfe:	9106      	str	r1, [sp, #24]
 800ee00:	9905      	ldr	r1, [sp, #20]
 800ee02:	3108      	adds	r1, #8
 800ee04:	9105      	str	r1, [sp, #20]
 800ee06:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800ee08:	4291      	cmp	r1, r2
 800ee0a:	f47f ae74 	bne.w	800eaf6 <arm_radix8_butterfly_f32+0x256>
 800ee0e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ee10:	468b      	mov	fp, r1
 800ee12:	00db      	lsls	r3, r3, #3
 800ee14:	b29b      	uxth	r3, r3
 800ee16:	9310      	str	r3, [sp, #64]	; 0x40
 800ee18:	e551      	b.n	800e8be <arm_radix8_butterfly_f32+0x1e>
 800ee1a:	b015      	add	sp, #84	; 0x54
 800ee1c:	ecbd 8b10 	vpop	{d8-d15}
 800ee20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ee24 <__errno>:
 800ee24:	4b01      	ldr	r3, [pc, #4]	; (800ee2c <__errno+0x8>)
 800ee26:	6818      	ldr	r0, [r3, #0]
 800ee28:	4770      	bx	lr
 800ee2a:	bf00      	nop
 800ee2c:	24000010 	.word	0x24000010

0800ee30 <__libc_init_array>:
 800ee30:	b570      	push	{r4, r5, r6, lr}
 800ee32:	4d0d      	ldr	r5, [pc, #52]	; (800ee68 <__libc_init_array+0x38>)
 800ee34:	4c0d      	ldr	r4, [pc, #52]	; (800ee6c <__libc_init_array+0x3c>)
 800ee36:	1b64      	subs	r4, r4, r5
 800ee38:	10a4      	asrs	r4, r4, #2
 800ee3a:	2600      	movs	r6, #0
 800ee3c:	42a6      	cmp	r6, r4
 800ee3e:	d109      	bne.n	800ee54 <__libc_init_array+0x24>
 800ee40:	4d0b      	ldr	r5, [pc, #44]	; (800ee70 <__libc_init_array+0x40>)
 800ee42:	4c0c      	ldr	r4, [pc, #48]	; (800ee74 <__libc_init_array+0x44>)
 800ee44:	f003 ff82 	bl	8012d4c <_init>
 800ee48:	1b64      	subs	r4, r4, r5
 800ee4a:	10a4      	asrs	r4, r4, #2
 800ee4c:	2600      	movs	r6, #0
 800ee4e:	42a6      	cmp	r6, r4
 800ee50:	d105      	bne.n	800ee5e <__libc_init_array+0x2e>
 800ee52:	bd70      	pop	{r4, r5, r6, pc}
 800ee54:	f855 3b04 	ldr.w	r3, [r5], #4
 800ee58:	4798      	blx	r3
 800ee5a:	3601      	adds	r6, #1
 800ee5c:	e7ee      	b.n	800ee3c <__libc_init_array+0xc>
 800ee5e:	f855 3b04 	ldr.w	r3, [r5], #4
 800ee62:	4798      	blx	r3
 800ee64:	3601      	adds	r6, #1
 800ee66:	e7f2      	b.n	800ee4e <__libc_init_array+0x1e>
 800ee68:	08026520 	.word	0x08026520
 800ee6c:	08026520 	.word	0x08026520
 800ee70:	08026520 	.word	0x08026520
 800ee74:	08026524 	.word	0x08026524

0800ee78 <memset>:
 800ee78:	4402      	add	r2, r0
 800ee7a:	4603      	mov	r3, r0
 800ee7c:	4293      	cmp	r3, r2
 800ee7e:	d100      	bne.n	800ee82 <memset+0xa>
 800ee80:	4770      	bx	lr
 800ee82:	f803 1b01 	strb.w	r1, [r3], #1
 800ee86:	e7f9      	b.n	800ee7c <memset+0x4>

0800ee88 <__cvt>:
 800ee88:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ee8a:	ed2d 8b02 	vpush	{d8}
 800ee8e:	eeb0 8b40 	vmov.f64	d8, d0
 800ee92:	b085      	sub	sp, #20
 800ee94:	4617      	mov	r7, r2
 800ee96:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800ee98:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800ee9a:	ee18 2a90 	vmov	r2, s17
 800ee9e:	f025 0520 	bic.w	r5, r5, #32
 800eea2:	2a00      	cmp	r2, #0
 800eea4:	bfb6      	itet	lt
 800eea6:	222d      	movlt	r2, #45	; 0x2d
 800eea8:	2200      	movge	r2, #0
 800eeaa:	eeb1 8b40 	vneglt.f64	d8, d0
 800eeae:	2d46      	cmp	r5, #70	; 0x46
 800eeb0:	460c      	mov	r4, r1
 800eeb2:	701a      	strb	r2, [r3, #0]
 800eeb4:	d004      	beq.n	800eec0 <__cvt+0x38>
 800eeb6:	2d45      	cmp	r5, #69	; 0x45
 800eeb8:	d100      	bne.n	800eebc <__cvt+0x34>
 800eeba:	3401      	adds	r4, #1
 800eebc:	2102      	movs	r1, #2
 800eebe:	e000      	b.n	800eec2 <__cvt+0x3a>
 800eec0:	2103      	movs	r1, #3
 800eec2:	ab03      	add	r3, sp, #12
 800eec4:	9301      	str	r3, [sp, #4]
 800eec6:	ab02      	add	r3, sp, #8
 800eec8:	9300      	str	r3, [sp, #0]
 800eeca:	4622      	mov	r2, r4
 800eecc:	4633      	mov	r3, r6
 800eece:	eeb0 0b48 	vmov.f64	d0, d8
 800eed2:	f000 fcc9 	bl	800f868 <_dtoa_r>
 800eed6:	2d47      	cmp	r5, #71	; 0x47
 800eed8:	d101      	bne.n	800eede <__cvt+0x56>
 800eeda:	07fb      	lsls	r3, r7, #31
 800eedc:	d51a      	bpl.n	800ef14 <__cvt+0x8c>
 800eede:	2d46      	cmp	r5, #70	; 0x46
 800eee0:	eb00 0204 	add.w	r2, r0, r4
 800eee4:	d10c      	bne.n	800ef00 <__cvt+0x78>
 800eee6:	7803      	ldrb	r3, [r0, #0]
 800eee8:	2b30      	cmp	r3, #48	; 0x30
 800eeea:	d107      	bne.n	800eefc <__cvt+0x74>
 800eeec:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800eef0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eef4:	bf1c      	itt	ne
 800eef6:	f1c4 0401 	rsbne	r4, r4, #1
 800eefa:	6034      	strne	r4, [r6, #0]
 800eefc:	6833      	ldr	r3, [r6, #0]
 800eefe:	441a      	add	r2, r3
 800ef00:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800ef04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ef08:	bf08      	it	eq
 800ef0a:	9203      	streq	r2, [sp, #12]
 800ef0c:	2130      	movs	r1, #48	; 0x30
 800ef0e:	9b03      	ldr	r3, [sp, #12]
 800ef10:	4293      	cmp	r3, r2
 800ef12:	d307      	bcc.n	800ef24 <__cvt+0x9c>
 800ef14:	9b03      	ldr	r3, [sp, #12]
 800ef16:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ef18:	1a1b      	subs	r3, r3, r0
 800ef1a:	6013      	str	r3, [r2, #0]
 800ef1c:	b005      	add	sp, #20
 800ef1e:	ecbd 8b02 	vpop	{d8}
 800ef22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ef24:	1c5c      	adds	r4, r3, #1
 800ef26:	9403      	str	r4, [sp, #12]
 800ef28:	7019      	strb	r1, [r3, #0]
 800ef2a:	e7f0      	b.n	800ef0e <__cvt+0x86>

0800ef2c <__exponent>:
 800ef2c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ef2e:	4603      	mov	r3, r0
 800ef30:	2900      	cmp	r1, #0
 800ef32:	bfb8      	it	lt
 800ef34:	4249      	neglt	r1, r1
 800ef36:	f803 2b02 	strb.w	r2, [r3], #2
 800ef3a:	bfb4      	ite	lt
 800ef3c:	222d      	movlt	r2, #45	; 0x2d
 800ef3e:	222b      	movge	r2, #43	; 0x2b
 800ef40:	2909      	cmp	r1, #9
 800ef42:	7042      	strb	r2, [r0, #1]
 800ef44:	dd2a      	ble.n	800ef9c <__exponent+0x70>
 800ef46:	f10d 0407 	add.w	r4, sp, #7
 800ef4a:	46a4      	mov	ip, r4
 800ef4c:	270a      	movs	r7, #10
 800ef4e:	46a6      	mov	lr, r4
 800ef50:	460a      	mov	r2, r1
 800ef52:	fb91 f6f7 	sdiv	r6, r1, r7
 800ef56:	fb07 1516 	mls	r5, r7, r6, r1
 800ef5a:	3530      	adds	r5, #48	; 0x30
 800ef5c:	2a63      	cmp	r2, #99	; 0x63
 800ef5e:	f104 34ff 	add.w	r4, r4, #4294967295
 800ef62:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800ef66:	4631      	mov	r1, r6
 800ef68:	dcf1      	bgt.n	800ef4e <__exponent+0x22>
 800ef6a:	3130      	adds	r1, #48	; 0x30
 800ef6c:	f1ae 0502 	sub.w	r5, lr, #2
 800ef70:	f804 1c01 	strb.w	r1, [r4, #-1]
 800ef74:	1c44      	adds	r4, r0, #1
 800ef76:	4629      	mov	r1, r5
 800ef78:	4561      	cmp	r1, ip
 800ef7a:	d30a      	bcc.n	800ef92 <__exponent+0x66>
 800ef7c:	f10d 0209 	add.w	r2, sp, #9
 800ef80:	eba2 020e 	sub.w	r2, r2, lr
 800ef84:	4565      	cmp	r5, ip
 800ef86:	bf88      	it	hi
 800ef88:	2200      	movhi	r2, #0
 800ef8a:	4413      	add	r3, r2
 800ef8c:	1a18      	subs	r0, r3, r0
 800ef8e:	b003      	add	sp, #12
 800ef90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ef92:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ef96:	f804 2f01 	strb.w	r2, [r4, #1]!
 800ef9a:	e7ed      	b.n	800ef78 <__exponent+0x4c>
 800ef9c:	2330      	movs	r3, #48	; 0x30
 800ef9e:	3130      	adds	r1, #48	; 0x30
 800efa0:	7083      	strb	r3, [r0, #2]
 800efa2:	70c1      	strb	r1, [r0, #3]
 800efa4:	1d03      	adds	r3, r0, #4
 800efa6:	e7f1      	b.n	800ef8c <__exponent+0x60>

0800efa8 <_printf_float>:
 800efa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800efac:	b08b      	sub	sp, #44	; 0x2c
 800efae:	460c      	mov	r4, r1
 800efb0:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800efb4:	4616      	mov	r6, r2
 800efb6:	461f      	mov	r7, r3
 800efb8:	4605      	mov	r5, r0
 800efba:	f001 f9c3 	bl	8010344 <_localeconv_r>
 800efbe:	f8d0 b000 	ldr.w	fp, [r0]
 800efc2:	4658      	mov	r0, fp
 800efc4:	f7f1 f98c 	bl	80002e0 <strlen>
 800efc8:	2300      	movs	r3, #0
 800efca:	9308      	str	r3, [sp, #32]
 800efcc:	f8d8 3000 	ldr.w	r3, [r8]
 800efd0:	f894 9018 	ldrb.w	r9, [r4, #24]
 800efd4:	6822      	ldr	r2, [r4, #0]
 800efd6:	3307      	adds	r3, #7
 800efd8:	f023 0307 	bic.w	r3, r3, #7
 800efdc:	f103 0108 	add.w	r1, r3, #8
 800efe0:	f8c8 1000 	str.w	r1, [r8]
 800efe4:	4682      	mov	sl, r0
 800efe6:	e9d3 0100 	ldrd	r0, r1, [r3]
 800efea:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 800efee:	ed9f 7b98 	vldr	d7, [pc, #608]	; 800f250 <_printf_float+0x2a8>
 800eff2:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 800eff6:	eeb0 6bc0 	vabs.f64	d6, d0
 800effa:	eeb4 6b47 	vcmp.f64	d6, d7
 800effe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f002:	dd24      	ble.n	800f04e <_printf_float+0xa6>
 800f004:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800f008:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f00c:	d502      	bpl.n	800f014 <_printf_float+0x6c>
 800f00e:	232d      	movs	r3, #45	; 0x2d
 800f010:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f014:	4b90      	ldr	r3, [pc, #576]	; (800f258 <_printf_float+0x2b0>)
 800f016:	4891      	ldr	r0, [pc, #580]	; (800f25c <_printf_float+0x2b4>)
 800f018:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800f01c:	bf94      	ite	ls
 800f01e:	4698      	movls	r8, r3
 800f020:	4680      	movhi	r8, r0
 800f022:	2303      	movs	r3, #3
 800f024:	6123      	str	r3, [r4, #16]
 800f026:	f022 0204 	bic.w	r2, r2, #4
 800f02a:	2300      	movs	r3, #0
 800f02c:	6022      	str	r2, [r4, #0]
 800f02e:	9304      	str	r3, [sp, #16]
 800f030:	9700      	str	r7, [sp, #0]
 800f032:	4633      	mov	r3, r6
 800f034:	aa09      	add	r2, sp, #36	; 0x24
 800f036:	4621      	mov	r1, r4
 800f038:	4628      	mov	r0, r5
 800f03a:	f000 f9d3 	bl	800f3e4 <_printf_common>
 800f03e:	3001      	adds	r0, #1
 800f040:	f040 808a 	bne.w	800f158 <_printf_float+0x1b0>
 800f044:	f04f 30ff 	mov.w	r0, #4294967295
 800f048:	b00b      	add	sp, #44	; 0x2c
 800f04a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f04e:	eeb4 0b40 	vcmp.f64	d0, d0
 800f052:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f056:	d709      	bvc.n	800f06c <_printf_float+0xc4>
 800f058:	ee10 3a90 	vmov	r3, s1
 800f05c:	2b00      	cmp	r3, #0
 800f05e:	bfbc      	itt	lt
 800f060:	232d      	movlt	r3, #45	; 0x2d
 800f062:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800f066:	487e      	ldr	r0, [pc, #504]	; (800f260 <_printf_float+0x2b8>)
 800f068:	4b7e      	ldr	r3, [pc, #504]	; (800f264 <_printf_float+0x2bc>)
 800f06a:	e7d5      	b.n	800f018 <_printf_float+0x70>
 800f06c:	6863      	ldr	r3, [r4, #4]
 800f06e:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800f072:	9104      	str	r1, [sp, #16]
 800f074:	1c59      	adds	r1, r3, #1
 800f076:	d13c      	bne.n	800f0f2 <_printf_float+0x14a>
 800f078:	2306      	movs	r3, #6
 800f07a:	6063      	str	r3, [r4, #4]
 800f07c:	2300      	movs	r3, #0
 800f07e:	9303      	str	r3, [sp, #12]
 800f080:	ab08      	add	r3, sp, #32
 800f082:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800f086:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800f08a:	ab07      	add	r3, sp, #28
 800f08c:	6861      	ldr	r1, [r4, #4]
 800f08e:	9300      	str	r3, [sp, #0]
 800f090:	6022      	str	r2, [r4, #0]
 800f092:	f10d 031b 	add.w	r3, sp, #27
 800f096:	4628      	mov	r0, r5
 800f098:	f7ff fef6 	bl	800ee88 <__cvt>
 800f09c:	9b04      	ldr	r3, [sp, #16]
 800f09e:	9907      	ldr	r1, [sp, #28]
 800f0a0:	2b47      	cmp	r3, #71	; 0x47
 800f0a2:	4680      	mov	r8, r0
 800f0a4:	d108      	bne.n	800f0b8 <_printf_float+0x110>
 800f0a6:	1cc8      	adds	r0, r1, #3
 800f0a8:	db02      	blt.n	800f0b0 <_printf_float+0x108>
 800f0aa:	6863      	ldr	r3, [r4, #4]
 800f0ac:	4299      	cmp	r1, r3
 800f0ae:	dd41      	ble.n	800f134 <_printf_float+0x18c>
 800f0b0:	f1a9 0902 	sub.w	r9, r9, #2
 800f0b4:	fa5f f989 	uxtb.w	r9, r9
 800f0b8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800f0bc:	d820      	bhi.n	800f100 <_printf_float+0x158>
 800f0be:	3901      	subs	r1, #1
 800f0c0:	464a      	mov	r2, r9
 800f0c2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800f0c6:	9107      	str	r1, [sp, #28]
 800f0c8:	f7ff ff30 	bl	800ef2c <__exponent>
 800f0cc:	9a08      	ldr	r2, [sp, #32]
 800f0ce:	9004      	str	r0, [sp, #16]
 800f0d0:	1813      	adds	r3, r2, r0
 800f0d2:	2a01      	cmp	r2, #1
 800f0d4:	6123      	str	r3, [r4, #16]
 800f0d6:	dc02      	bgt.n	800f0de <_printf_float+0x136>
 800f0d8:	6822      	ldr	r2, [r4, #0]
 800f0da:	07d2      	lsls	r2, r2, #31
 800f0dc:	d501      	bpl.n	800f0e2 <_printf_float+0x13a>
 800f0de:	3301      	adds	r3, #1
 800f0e0:	6123      	str	r3, [r4, #16]
 800f0e2:	f89d 301b 	ldrb.w	r3, [sp, #27]
 800f0e6:	2b00      	cmp	r3, #0
 800f0e8:	d0a2      	beq.n	800f030 <_printf_float+0x88>
 800f0ea:	232d      	movs	r3, #45	; 0x2d
 800f0ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f0f0:	e79e      	b.n	800f030 <_printf_float+0x88>
 800f0f2:	9904      	ldr	r1, [sp, #16]
 800f0f4:	2947      	cmp	r1, #71	; 0x47
 800f0f6:	d1c1      	bne.n	800f07c <_printf_float+0xd4>
 800f0f8:	2b00      	cmp	r3, #0
 800f0fa:	d1bf      	bne.n	800f07c <_printf_float+0xd4>
 800f0fc:	2301      	movs	r3, #1
 800f0fe:	e7bc      	b.n	800f07a <_printf_float+0xd2>
 800f100:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800f104:	d118      	bne.n	800f138 <_printf_float+0x190>
 800f106:	2900      	cmp	r1, #0
 800f108:	6863      	ldr	r3, [r4, #4]
 800f10a:	dd0b      	ble.n	800f124 <_printf_float+0x17c>
 800f10c:	6121      	str	r1, [r4, #16]
 800f10e:	b913      	cbnz	r3, 800f116 <_printf_float+0x16e>
 800f110:	6822      	ldr	r2, [r4, #0]
 800f112:	07d0      	lsls	r0, r2, #31
 800f114:	d502      	bpl.n	800f11c <_printf_float+0x174>
 800f116:	3301      	adds	r3, #1
 800f118:	440b      	add	r3, r1
 800f11a:	6123      	str	r3, [r4, #16]
 800f11c:	2300      	movs	r3, #0
 800f11e:	65a1      	str	r1, [r4, #88]	; 0x58
 800f120:	9304      	str	r3, [sp, #16]
 800f122:	e7de      	b.n	800f0e2 <_printf_float+0x13a>
 800f124:	b913      	cbnz	r3, 800f12c <_printf_float+0x184>
 800f126:	6822      	ldr	r2, [r4, #0]
 800f128:	07d2      	lsls	r2, r2, #31
 800f12a:	d501      	bpl.n	800f130 <_printf_float+0x188>
 800f12c:	3302      	adds	r3, #2
 800f12e:	e7f4      	b.n	800f11a <_printf_float+0x172>
 800f130:	2301      	movs	r3, #1
 800f132:	e7f2      	b.n	800f11a <_printf_float+0x172>
 800f134:	f04f 0967 	mov.w	r9, #103	; 0x67
 800f138:	9b08      	ldr	r3, [sp, #32]
 800f13a:	4299      	cmp	r1, r3
 800f13c:	db05      	blt.n	800f14a <_printf_float+0x1a2>
 800f13e:	6823      	ldr	r3, [r4, #0]
 800f140:	6121      	str	r1, [r4, #16]
 800f142:	07d8      	lsls	r0, r3, #31
 800f144:	d5ea      	bpl.n	800f11c <_printf_float+0x174>
 800f146:	1c4b      	adds	r3, r1, #1
 800f148:	e7e7      	b.n	800f11a <_printf_float+0x172>
 800f14a:	2900      	cmp	r1, #0
 800f14c:	bfd4      	ite	le
 800f14e:	f1c1 0202 	rsble	r2, r1, #2
 800f152:	2201      	movgt	r2, #1
 800f154:	4413      	add	r3, r2
 800f156:	e7e0      	b.n	800f11a <_printf_float+0x172>
 800f158:	6823      	ldr	r3, [r4, #0]
 800f15a:	055a      	lsls	r2, r3, #21
 800f15c:	d407      	bmi.n	800f16e <_printf_float+0x1c6>
 800f15e:	6923      	ldr	r3, [r4, #16]
 800f160:	4642      	mov	r2, r8
 800f162:	4631      	mov	r1, r6
 800f164:	4628      	mov	r0, r5
 800f166:	47b8      	blx	r7
 800f168:	3001      	adds	r0, #1
 800f16a:	d12a      	bne.n	800f1c2 <_printf_float+0x21a>
 800f16c:	e76a      	b.n	800f044 <_printf_float+0x9c>
 800f16e:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800f172:	f240 80e2 	bls.w	800f33a <_printf_float+0x392>
 800f176:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800f17a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800f17e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f182:	d133      	bne.n	800f1ec <_printf_float+0x244>
 800f184:	4a38      	ldr	r2, [pc, #224]	; (800f268 <_printf_float+0x2c0>)
 800f186:	2301      	movs	r3, #1
 800f188:	4631      	mov	r1, r6
 800f18a:	4628      	mov	r0, r5
 800f18c:	47b8      	blx	r7
 800f18e:	3001      	adds	r0, #1
 800f190:	f43f af58 	beq.w	800f044 <_printf_float+0x9c>
 800f194:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800f198:	429a      	cmp	r2, r3
 800f19a:	db02      	blt.n	800f1a2 <_printf_float+0x1fa>
 800f19c:	6823      	ldr	r3, [r4, #0]
 800f19e:	07d8      	lsls	r0, r3, #31
 800f1a0:	d50f      	bpl.n	800f1c2 <_printf_float+0x21a>
 800f1a2:	4653      	mov	r3, sl
 800f1a4:	465a      	mov	r2, fp
 800f1a6:	4631      	mov	r1, r6
 800f1a8:	4628      	mov	r0, r5
 800f1aa:	47b8      	blx	r7
 800f1ac:	3001      	adds	r0, #1
 800f1ae:	f43f af49 	beq.w	800f044 <_printf_float+0x9c>
 800f1b2:	f04f 0800 	mov.w	r8, #0
 800f1b6:	f104 091a 	add.w	r9, r4, #26
 800f1ba:	9b08      	ldr	r3, [sp, #32]
 800f1bc:	3b01      	subs	r3, #1
 800f1be:	4543      	cmp	r3, r8
 800f1c0:	dc09      	bgt.n	800f1d6 <_printf_float+0x22e>
 800f1c2:	6823      	ldr	r3, [r4, #0]
 800f1c4:	079b      	lsls	r3, r3, #30
 800f1c6:	f100 8108 	bmi.w	800f3da <_printf_float+0x432>
 800f1ca:	68e0      	ldr	r0, [r4, #12]
 800f1cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f1ce:	4298      	cmp	r0, r3
 800f1d0:	bfb8      	it	lt
 800f1d2:	4618      	movlt	r0, r3
 800f1d4:	e738      	b.n	800f048 <_printf_float+0xa0>
 800f1d6:	2301      	movs	r3, #1
 800f1d8:	464a      	mov	r2, r9
 800f1da:	4631      	mov	r1, r6
 800f1dc:	4628      	mov	r0, r5
 800f1de:	47b8      	blx	r7
 800f1e0:	3001      	adds	r0, #1
 800f1e2:	f43f af2f 	beq.w	800f044 <_printf_float+0x9c>
 800f1e6:	f108 0801 	add.w	r8, r8, #1
 800f1ea:	e7e6      	b.n	800f1ba <_printf_float+0x212>
 800f1ec:	9b07      	ldr	r3, [sp, #28]
 800f1ee:	2b00      	cmp	r3, #0
 800f1f0:	dc3c      	bgt.n	800f26c <_printf_float+0x2c4>
 800f1f2:	4a1d      	ldr	r2, [pc, #116]	; (800f268 <_printf_float+0x2c0>)
 800f1f4:	2301      	movs	r3, #1
 800f1f6:	4631      	mov	r1, r6
 800f1f8:	4628      	mov	r0, r5
 800f1fa:	47b8      	blx	r7
 800f1fc:	3001      	adds	r0, #1
 800f1fe:	f43f af21 	beq.w	800f044 <_printf_float+0x9c>
 800f202:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800f206:	4313      	orrs	r3, r2
 800f208:	d102      	bne.n	800f210 <_printf_float+0x268>
 800f20a:	6823      	ldr	r3, [r4, #0]
 800f20c:	07d9      	lsls	r1, r3, #31
 800f20e:	d5d8      	bpl.n	800f1c2 <_printf_float+0x21a>
 800f210:	4653      	mov	r3, sl
 800f212:	465a      	mov	r2, fp
 800f214:	4631      	mov	r1, r6
 800f216:	4628      	mov	r0, r5
 800f218:	47b8      	blx	r7
 800f21a:	3001      	adds	r0, #1
 800f21c:	f43f af12 	beq.w	800f044 <_printf_float+0x9c>
 800f220:	f04f 0900 	mov.w	r9, #0
 800f224:	f104 0a1a 	add.w	sl, r4, #26
 800f228:	9b07      	ldr	r3, [sp, #28]
 800f22a:	425b      	negs	r3, r3
 800f22c:	454b      	cmp	r3, r9
 800f22e:	dc01      	bgt.n	800f234 <_printf_float+0x28c>
 800f230:	9b08      	ldr	r3, [sp, #32]
 800f232:	e795      	b.n	800f160 <_printf_float+0x1b8>
 800f234:	2301      	movs	r3, #1
 800f236:	4652      	mov	r2, sl
 800f238:	4631      	mov	r1, r6
 800f23a:	4628      	mov	r0, r5
 800f23c:	47b8      	blx	r7
 800f23e:	3001      	adds	r0, #1
 800f240:	f43f af00 	beq.w	800f044 <_printf_float+0x9c>
 800f244:	f109 0901 	add.w	r9, r9, #1
 800f248:	e7ee      	b.n	800f228 <_printf_float+0x280>
 800f24a:	bf00      	nop
 800f24c:	f3af 8000 	nop.w
 800f250:	ffffffff 	.word	0xffffffff
 800f254:	7fefffff 	.word	0x7fefffff
 800f258:	08025db4 	.word	0x08025db4
 800f25c:	08025db8 	.word	0x08025db8
 800f260:	08025dc0 	.word	0x08025dc0
 800f264:	08025dbc 	.word	0x08025dbc
 800f268:	08025dc4 	.word	0x08025dc4
 800f26c:	9a08      	ldr	r2, [sp, #32]
 800f26e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800f270:	429a      	cmp	r2, r3
 800f272:	bfa8      	it	ge
 800f274:	461a      	movge	r2, r3
 800f276:	2a00      	cmp	r2, #0
 800f278:	4691      	mov	r9, r2
 800f27a:	dc38      	bgt.n	800f2ee <_printf_float+0x346>
 800f27c:	2300      	movs	r3, #0
 800f27e:	9305      	str	r3, [sp, #20]
 800f280:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f284:	f104 021a 	add.w	r2, r4, #26
 800f288:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800f28a:	9905      	ldr	r1, [sp, #20]
 800f28c:	9304      	str	r3, [sp, #16]
 800f28e:	eba3 0309 	sub.w	r3, r3, r9
 800f292:	428b      	cmp	r3, r1
 800f294:	dc33      	bgt.n	800f2fe <_printf_float+0x356>
 800f296:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800f29a:	429a      	cmp	r2, r3
 800f29c:	db3c      	blt.n	800f318 <_printf_float+0x370>
 800f29e:	6823      	ldr	r3, [r4, #0]
 800f2a0:	07da      	lsls	r2, r3, #31
 800f2a2:	d439      	bmi.n	800f318 <_printf_float+0x370>
 800f2a4:	9b08      	ldr	r3, [sp, #32]
 800f2a6:	9a04      	ldr	r2, [sp, #16]
 800f2a8:	9907      	ldr	r1, [sp, #28]
 800f2aa:	1a9a      	subs	r2, r3, r2
 800f2ac:	eba3 0901 	sub.w	r9, r3, r1
 800f2b0:	4591      	cmp	r9, r2
 800f2b2:	bfa8      	it	ge
 800f2b4:	4691      	movge	r9, r2
 800f2b6:	f1b9 0f00 	cmp.w	r9, #0
 800f2ba:	dc35      	bgt.n	800f328 <_printf_float+0x380>
 800f2bc:	f04f 0800 	mov.w	r8, #0
 800f2c0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f2c4:	f104 0a1a 	add.w	sl, r4, #26
 800f2c8:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800f2cc:	1a9b      	subs	r3, r3, r2
 800f2ce:	eba3 0309 	sub.w	r3, r3, r9
 800f2d2:	4543      	cmp	r3, r8
 800f2d4:	f77f af75 	ble.w	800f1c2 <_printf_float+0x21a>
 800f2d8:	2301      	movs	r3, #1
 800f2da:	4652      	mov	r2, sl
 800f2dc:	4631      	mov	r1, r6
 800f2de:	4628      	mov	r0, r5
 800f2e0:	47b8      	blx	r7
 800f2e2:	3001      	adds	r0, #1
 800f2e4:	f43f aeae 	beq.w	800f044 <_printf_float+0x9c>
 800f2e8:	f108 0801 	add.w	r8, r8, #1
 800f2ec:	e7ec      	b.n	800f2c8 <_printf_float+0x320>
 800f2ee:	4613      	mov	r3, r2
 800f2f0:	4631      	mov	r1, r6
 800f2f2:	4642      	mov	r2, r8
 800f2f4:	4628      	mov	r0, r5
 800f2f6:	47b8      	blx	r7
 800f2f8:	3001      	adds	r0, #1
 800f2fa:	d1bf      	bne.n	800f27c <_printf_float+0x2d4>
 800f2fc:	e6a2      	b.n	800f044 <_printf_float+0x9c>
 800f2fe:	2301      	movs	r3, #1
 800f300:	4631      	mov	r1, r6
 800f302:	4628      	mov	r0, r5
 800f304:	9204      	str	r2, [sp, #16]
 800f306:	47b8      	blx	r7
 800f308:	3001      	adds	r0, #1
 800f30a:	f43f ae9b 	beq.w	800f044 <_printf_float+0x9c>
 800f30e:	9b05      	ldr	r3, [sp, #20]
 800f310:	9a04      	ldr	r2, [sp, #16]
 800f312:	3301      	adds	r3, #1
 800f314:	9305      	str	r3, [sp, #20]
 800f316:	e7b7      	b.n	800f288 <_printf_float+0x2e0>
 800f318:	4653      	mov	r3, sl
 800f31a:	465a      	mov	r2, fp
 800f31c:	4631      	mov	r1, r6
 800f31e:	4628      	mov	r0, r5
 800f320:	47b8      	blx	r7
 800f322:	3001      	adds	r0, #1
 800f324:	d1be      	bne.n	800f2a4 <_printf_float+0x2fc>
 800f326:	e68d      	b.n	800f044 <_printf_float+0x9c>
 800f328:	9a04      	ldr	r2, [sp, #16]
 800f32a:	464b      	mov	r3, r9
 800f32c:	4442      	add	r2, r8
 800f32e:	4631      	mov	r1, r6
 800f330:	4628      	mov	r0, r5
 800f332:	47b8      	blx	r7
 800f334:	3001      	adds	r0, #1
 800f336:	d1c1      	bne.n	800f2bc <_printf_float+0x314>
 800f338:	e684      	b.n	800f044 <_printf_float+0x9c>
 800f33a:	9a08      	ldr	r2, [sp, #32]
 800f33c:	2a01      	cmp	r2, #1
 800f33e:	dc01      	bgt.n	800f344 <_printf_float+0x39c>
 800f340:	07db      	lsls	r3, r3, #31
 800f342:	d537      	bpl.n	800f3b4 <_printf_float+0x40c>
 800f344:	2301      	movs	r3, #1
 800f346:	4642      	mov	r2, r8
 800f348:	4631      	mov	r1, r6
 800f34a:	4628      	mov	r0, r5
 800f34c:	47b8      	blx	r7
 800f34e:	3001      	adds	r0, #1
 800f350:	f43f ae78 	beq.w	800f044 <_printf_float+0x9c>
 800f354:	4653      	mov	r3, sl
 800f356:	465a      	mov	r2, fp
 800f358:	4631      	mov	r1, r6
 800f35a:	4628      	mov	r0, r5
 800f35c:	47b8      	blx	r7
 800f35e:	3001      	adds	r0, #1
 800f360:	f43f ae70 	beq.w	800f044 <_printf_float+0x9c>
 800f364:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800f368:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800f36c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f370:	d01b      	beq.n	800f3aa <_printf_float+0x402>
 800f372:	9b08      	ldr	r3, [sp, #32]
 800f374:	f108 0201 	add.w	r2, r8, #1
 800f378:	3b01      	subs	r3, #1
 800f37a:	4631      	mov	r1, r6
 800f37c:	4628      	mov	r0, r5
 800f37e:	47b8      	blx	r7
 800f380:	3001      	adds	r0, #1
 800f382:	d10e      	bne.n	800f3a2 <_printf_float+0x3fa>
 800f384:	e65e      	b.n	800f044 <_printf_float+0x9c>
 800f386:	2301      	movs	r3, #1
 800f388:	464a      	mov	r2, r9
 800f38a:	4631      	mov	r1, r6
 800f38c:	4628      	mov	r0, r5
 800f38e:	47b8      	blx	r7
 800f390:	3001      	adds	r0, #1
 800f392:	f43f ae57 	beq.w	800f044 <_printf_float+0x9c>
 800f396:	f108 0801 	add.w	r8, r8, #1
 800f39a:	9b08      	ldr	r3, [sp, #32]
 800f39c:	3b01      	subs	r3, #1
 800f39e:	4543      	cmp	r3, r8
 800f3a0:	dcf1      	bgt.n	800f386 <_printf_float+0x3de>
 800f3a2:	9b04      	ldr	r3, [sp, #16]
 800f3a4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800f3a8:	e6db      	b.n	800f162 <_printf_float+0x1ba>
 800f3aa:	f04f 0800 	mov.w	r8, #0
 800f3ae:	f104 091a 	add.w	r9, r4, #26
 800f3b2:	e7f2      	b.n	800f39a <_printf_float+0x3f2>
 800f3b4:	2301      	movs	r3, #1
 800f3b6:	4642      	mov	r2, r8
 800f3b8:	e7df      	b.n	800f37a <_printf_float+0x3d2>
 800f3ba:	2301      	movs	r3, #1
 800f3bc:	464a      	mov	r2, r9
 800f3be:	4631      	mov	r1, r6
 800f3c0:	4628      	mov	r0, r5
 800f3c2:	47b8      	blx	r7
 800f3c4:	3001      	adds	r0, #1
 800f3c6:	f43f ae3d 	beq.w	800f044 <_printf_float+0x9c>
 800f3ca:	f108 0801 	add.w	r8, r8, #1
 800f3ce:	68e3      	ldr	r3, [r4, #12]
 800f3d0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f3d2:	1a5b      	subs	r3, r3, r1
 800f3d4:	4543      	cmp	r3, r8
 800f3d6:	dcf0      	bgt.n	800f3ba <_printf_float+0x412>
 800f3d8:	e6f7      	b.n	800f1ca <_printf_float+0x222>
 800f3da:	f04f 0800 	mov.w	r8, #0
 800f3de:	f104 0919 	add.w	r9, r4, #25
 800f3e2:	e7f4      	b.n	800f3ce <_printf_float+0x426>

0800f3e4 <_printf_common>:
 800f3e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f3e8:	4616      	mov	r6, r2
 800f3ea:	4699      	mov	r9, r3
 800f3ec:	688a      	ldr	r2, [r1, #8]
 800f3ee:	690b      	ldr	r3, [r1, #16]
 800f3f0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f3f4:	4293      	cmp	r3, r2
 800f3f6:	bfb8      	it	lt
 800f3f8:	4613      	movlt	r3, r2
 800f3fa:	6033      	str	r3, [r6, #0]
 800f3fc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800f400:	4607      	mov	r7, r0
 800f402:	460c      	mov	r4, r1
 800f404:	b10a      	cbz	r2, 800f40a <_printf_common+0x26>
 800f406:	3301      	adds	r3, #1
 800f408:	6033      	str	r3, [r6, #0]
 800f40a:	6823      	ldr	r3, [r4, #0]
 800f40c:	0699      	lsls	r1, r3, #26
 800f40e:	bf42      	ittt	mi
 800f410:	6833      	ldrmi	r3, [r6, #0]
 800f412:	3302      	addmi	r3, #2
 800f414:	6033      	strmi	r3, [r6, #0]
 800f416:	6825      	ldr	r5, [r4, #0]
 800f418:	f015 0506 	ands.w	r5, r5, #6
 800f41c:	d106      	bne.n	800f42c <_printf_common+0x48>
 800f41e:	f104 0a19 	add.w	sl, r4, #25
 800f422:	68e3      	ldr	r3, [r4, #12]
 800f424:	6832      	ldr	r2, [r6, #0]
 800f426:	1a9b      	subs	r3, r3, r2
 800f428:	42ab      	cmp	r3, r5
 800f42a:	dc26      	bgt.n	800f47a <_printf_common+0x96>
 800f42c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800f430:	1e13      	subs	r3, r2, #0
 800f432:	6822      	ldr	r2, [r4, #0]
 800f434:	bf18      	it	ne
 800f436:	2301      	movne	r3, #1
 800f438:	0692      	lsls	r2, r2, #26
 800f43a:	d42b      	bmi.n	800f494 <_printf_common+0xb0>
 800f43c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f440:	4649      	mov	r1, r9
 800f442:	4638      	mov	r0, r7
 800f444:	47c0      	blx	r8
 800f446:	3001      	adds	r0, #1
 800f448:	d01e      	beq.n	800f488 <_printf_common+0xa4>
 800f44a:	6823      	ldr	r3, [r4, #0]
 800f44c:	68e5      	ldr	r5, [r4, #12]
 800f44e:	6832      	ldr	r2, [r6, #0]
 800f450:	f003 0306 	and.w	r3, r3, #6
 800f454:	2b04      	cmp	r3, #4
 800f456:	bf08      	it	eq
 800f458:	1aad      	subeq	r5, r5, r2
 800f45a:	68a3      	ldr	r3, [r4, #8]
 800f45c:	6922      	ldr	r2, [r4, #16]
 800f45e:	bf0c      	ite	eq
 800f460:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f464:	2500      	movne	r5, #0
 800f466:	4293      	cmp	r3, r2
 800f468:	bfc4      	itt	gt
 800f46a:	1a9b      	subgt	r3, r3, r2
 800f46c:	18ed      	addgt	r5, r5, r3
 800f46e:	2600      	movs	r6, #0
 800f470:	341a      	adds	r4, #26
 800f472:	42b5      	cmp	r5, r6
 800f474:	d11a      	bne.n	800f4ac <_printf_common+0xc8>
 800f476:	2000      	movs	r0, #0
 800f478:	e008      	b.n	800f48c <_printf_common+0xa8>
 800f47a:	2301      	movs	r3, #1
 800f47c:	4652      	mov	r2, sl
 800f47e:	4649      	mov	r1, r9
 800f480:	4638      	mov	r0, r7
 800f482:	47c0      	blx	r8
 800f484:	3001      	adds	r0, #1
 800f486:	d103      	bne.n	800f490 <_printf_common+0xac>
 800f488:	f04f 30ff 	mov.w	r0, #4294967295
 800f48c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f490:	3501      	adds	r5, #1
 800f492:	e7c6      	b.n	800f422 <_printf_common+0x3e>
 800f494:	18e1      	adds	r1, r4, r3
 800f496:	1c5a      	adds	r2, r3, #1
 800f498:	2030      	movs	r0, #48	; 0x30
 800f49a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800f49e:	4422      	add	r2, r4
 800f4a0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800f4a4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800f4a8:	3302      	adds	r3, #2
 800f4aa:	e7c7      	b.n	800f43c <_printf_common+0x58>
 800f4ac:	2301      	movs	r3, #1
 800f4ae:	4622      	mov	r2, r4
 800f4b0:	4649      	mov	r1, r9
 800f4b2:	4638      	mov	r0, r7
 800f4b4:	47c0      	blx	r8
 800f4b6:	3001      	adds	r0, #1
 800f4b8:	d0e6      	beq.n	800f488 <_printf_common+0xa4>
 800f4ba:	3601      	adds	r6, #1
 800f4bc:	e7d9      	b.n	800f472 <_printf_common+0x8e>
	...

0800f4c0 <_printf_i>:
 800f4c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f4c4:	7e0f      	ldrb	r7, [r1, #24]
 800f4c6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800f4c8:	2f78      	cmp	r7, #120	; 0x78
 800f4ca:	4691      	mov	r9, r2
 800f4cc:	4680      	mov	r8, r0
 800f4ce:	460c      	mov	r4, r1
 800f4d0:	469a      	mov	sl, r3
 800f4d2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800f4d6:	d807      	bhi.n	800f4e8 <_printf_i+0x28>
 800f4d8:	2f62      	cmp	r7, #98	; 0x62
 800f4da:	d80a      	bhi.n	800f4f2 <_printf_i+0x32>
 800f4dc:	2f00      	cmp	r7, #0
 800f4de:	f000 80d8 	beq.w	800f692 <_printf_i+0x1d2>
 800f4e2:	2f58      	cmp	r7, #88	; 0x58
 800f4e4:	f000 80a3 	beq.w	800f62e <_printf_i+0x16e>
 800f4e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f4ec:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800f4f0:	e03a      	b.n	800f568 <_printf_i+0xa8>
 800f4f2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800f4f6:	2b15      	cmp	r3, #21
 800f4f8:	d8f6      	bhi.n	800f4e8 <_printf_i+0x28>
 800f4fa:	a101      	add	r1, pc, #4	; (adr r1, 800f500 <_printf_i+0x40>)
 800f4fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f500:	0800f559 	.word	0x0800f559
 800f504:	0800f56d 	.word	0x0800f56d
 800f508:	0800f4e9 	.word	0x0800f4e9
 800f50c:	0800f4e9 	.word	0x0800f4e9
 800f510:	0800f4e9 	.word	0x0800f4e9
 800f514:	0800f4e9 	.word	0x0800f4e9
 800f518:	0800f56d 	.word	0x0800f56d
 800f51c:	0800f4e9 	.word	0x0800f4e9
 800f520:	0800f4e9 	.word	0x0800f4e9
 800f524:	0800f4e9 	.word	0x0800f4e9
 800f528:	0800f4e9 	.word	0x0800f4e9
 800f52c:	0800f679 	.word	0x0800f679
 800f530:	0800f59d 	.word	0x0800f59d
 800f534:	0800f65b 	.word	0x0800f65b
 800f538:	0800f4e9 	.word	0x0800f4e9
 800f53c:	0800f4e9 	.word	0x0800f4e9
 800f540:	0800f69b 	.word	0x0800f69b
 800f544:	0800f4e9 	.word	0x0800f4e9
 800f548:	0800f59d 	.word	0x0800f59d
 800f54c:	0800f4e9 	.word	0x0800f4e9
 800f550:	0800f4e9 	.word	0x0800f4e9
 800f554:	0800f663 	.word	0x0800f663
 800f558:	682b      	ldr	r3, [r5, #0]
 800f55a:	1d1a      	adds	r2, r3, #4
 800f55c:	681b      	ldr	r3, [r3, #0]
 800f55e:	602a      	str	r2, [r5, #0]
 800f560:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f564:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f568:	2301      	movs	r3, #1
 800f56a:	e0a3      	b.n	800f6b4 <_printf_i+0x1f4>
 800f56c:	6820      	ldr	r0, [r4, #0]
 800f56e:	6829      	ldr	r1, [r5, #0]
 800f570:	0606      	lsls	r6, r0, #24
 800f572:	f101 0304 	add.w	r3, r1, #4
 800f576:	d50a      	bpl.n	800f58e <_printf_i+0xce>
 800f578:	680e      	ldr	r6, [r1, #0]
 800f57a:	602b      	str	r3, [r5, #0]
 800f57c:	2e00      	cmp	r6, #0
 800f57e:	da03      	bge.n	800f588 <_printf_i+0xc8>
 800f580:	232d      	movs	r3, #45	; 0x2d
 800f582:	4276      	negs	r6, r6
 800f584:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f588:	485e      	ldr	r0, [pc, #376]	; (800f704 <_printf_i+0x244>)
 800f58a:	230a      	movs	r3, #10
 800f58c:	e019      	b.n	800f5c2 <_printf_i+0x102>
 800f58e:	680e      	ldr	r6, [r1, #0]
 800f590:	602b      	str	r3, [r5, #0]
 800f592:	f010 0f40 	tst.w	r0, #64	; 0x40
 800f596:	bf18      	it	ne
 800f598:	b236      	sxthne	r6, r6
 800f59a:	e7ef      	b.n	800f57c <_printf_i+0xbc>
 800f59c:	682b      	ldr	r3, [r5, #0]
 800f59e:	6820      	ldr	r0, [r4, #0]
 800f5a0:	1d19      	adds	r1, r3, #4
 800f5a2:	6029      	str	r1, [r5, #0]
 800f5a4:	0601      	lsls	r1, r0, #24
 800f5a6:	d501      	bpl.n	800f5ac <_printf_i+0xec>
 800f5a8:	681e      	ldr	r6, [r3, #0]
 800f5aa:	e002      	b.n	800f5b2 <_printf_i+0xf2>
 800f5ac:	0646      	lsls	r6, r0, #25
 800f5ae:	d5fb      	bpl.n	800f5a8 <_printf_i+0xe8>
 800f5b0:	881e      	ldrh	r6, [r3, #0]
 800f5b2:	4854      	ldr	r0, [pc, #336]	; (800f704 <_printf_i+0x244>)
 800f5b4:	2f6f      	cmp	r7, #111	; 0x6f
 800f5b6:	bf0c      	ite	eq
 800f5b8:	2308      	moveq	r3, #8
 800f5ba:	230a      	movne	r3, #10
 800f5bc:	2100      	movs	r1, #0
 800f5be:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800f5c2:	6865      	ldr	r5, [r4, #4]
 800f5c4:	60a5      	str	r5, [r4, #8]
 800f5c6:	2d00      	cmp	r5, #0
 800f5c8:	bfa2      	ittt	ge
 800f5ca:	6821      	ldrge	r1, [r4, #0]
 800f5cc:	f021 0104 	bicge.w	r1, r1, #4
 800f5d0:	6021      	strge	r1, [r4, #0]
 800f5d2:	b90e      	cbnz	r6, 800f5d8 <_printf_i+0x118>
 800f5d4:	2d00      	cmp	r5, #0
 800f5d6:	d04d      	beq.n	800f674 <_printf_i+0x1b4>
 800f5d8:	4615      	mov	r5, r2
 800f5da:	fbb6 f1f3 	udiv	r1, r6, r3
 800f5de:	fb03 6711 	mls	r7, r3, r1, r6
 800f5e2:	5dc7      	ldrb	r7, [r0, r7]
 800f5e4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800f5e8:	4637      	mov	r7, r6
 800f5ea:	42bb      	cmp	r3, r7
 800f5ec:	460e      	mov	r6, r1
 800f5ee:	d9f4      	bls.n	800f5da <_printf_i+0x11a>
 800f5f0:	2b08      	cmp	r3, #8
 800f5f2:	d10b      	bne.n	800f60c <_printf_i+0x14c>
 800f5f4:	6823      	ldr	r3, [r4, #0]
 800f5f6:	07de      	lsls	r6, r3, #31
 800f5f8:	d508      	bpl.n	800f60c <_printf_i+0x14c>
 800f5fa:	6923      	ldr	r3, [r4, #16]
 800f5fc:	6861      	ldr	r1, [r4, #4]
 800f5fe:	4299      	cmp	r1, r3
 800f600:	bfde      	ittt	le
 800f602:	2330      	movle	r3, #48	; 0x30
 800f604:	f805 3c01 	strble.w	r3, [r5, #-1]
 800f608:	f105 35ff 	addle.w	r5, r5, #4294967295
 800f60c:	1b52      	subs	r2, r2, r5
 800f60e:	6122      	str	r2, [r4, #16]
 800f610:	f8cd a000 	str.w	sl, [sp]
 800f614:	464b      	mov	r3, r9
 800f616:	aa03      	add	r2, sp, #12
 800f618:	4621      	mov	r1, r4
 800f61a:	4640      	mov	r0, r8
 800f61c:	f7ff fee2 	bl	800f3e4 <_printf_common>
 800f620:	3001      	adds	r0, #1
 800f622:	d14c      	bne.n	800f6be <_printf_i+0x1fe>
 800f624:	f04f 30ff 	mov.w	r0, #4294967295
 800f628:	b004      	add	sp, #16
 800f62a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f62e:	4835      	ldr	r0, [pc, #212]	; (800f704 <_printf_i+0x244>)
 800f630:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800f634:	6829      	ldr	r1, [r5, #0]
 800f636:	6823      	ldr	r3, [r4, #0]
 800f638:	f851 6b04 	ldr.w	r6, [r1], #4
 800f63c:	6029      	str	r1, [r5, #0]
 800f63e:	061d      	lsls	r5, r3, #24
 800f640:	d514      	bpl.n	800f66c <_printf_i+0x1ac>
 800f642:	07df      	lsls	r7, r3, #31
 800f644:	bf44      	itt	mi
 800f646:	f043 0320 	orrmi.w	r3, r3, #32
 800f64a:	6023      	strmi	r3, [r4, #0]
 800f64c:	b91e      	cbnz	r6, 800f656 <_printf_i+0x196>
 800f64e:	6823      	ldr	r3, [r4, #0]
 800f650:	f023 0320 	bic.w	r3, r3, #32
 800f654:	6023      	str	r3, [r4, #0]
 800f656:	2310      	movs	r3, #16
 800f658:	e7b0      	b.n	800f5bc <_printf_i+0xfc>
 800f65a:	6823      	ldr	r3, [r4, #0]
 800f65c:	f043 0320 	orr.w	r3, r3, #32
 800f660:	6023      	str	r3, [r4, #0]
 800f662:	2378      	movs	r3, #120	; 0x78
 800f664:	4828      	ldr	r0, [pc, #160]	; (800f708 <_printf_i+0x248>)
 800f666:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800f66a:	e7e3      	b.n	800f634 <_printf_i+0x174>
 800f66c:	0659      	lsls	r1, r3, #25
 800f66e:	bf48      	it	mi
 800f670:	b2b6      	uxthmi	r6, r6
 800f672:	e7e6      	b.n	800f642 <_printf_i+0x182>
 800f674:	4615      	mov	r5, r2
 800f676:	e7bb      	b.n	800f5f0 <_printf_i+0x130>
 800f678:	682b      	ldr	r3, [r5, #0]
 800f67a:	6826      	ldr	r6, [r4, #0]
 800f67c:	6961      	ldr	r1, [r4, #20]
 800f67e:	1d18      	adds	r0, r3, #4
 800f680:	6028      	str	r0, [r5, #0]
 800f682:	0635      	lsls	r5, r6, #24
 800f684:	681b      	ldr	r3, [r3, #0]
 800f686:	d501      	bpl.n	800f68c <_printf_i+0x1cc>
 800f688:	6019      	str	r1, [r3, #0]
 800f68a:	e002      	b.n	800f692 <_printf_i+0x1d2>
 800f68c:	0670      	lsls	r0, r6, #25
 800f68e:	d5fb      	bpl.n	800f688 <_printf_i+0x1c8>
 800f690:	8019      	strh	r1, [r3, #0]
 800f692:	2300      	movs	r3, #0
 800f694:	6123      	str	r3, [r4, #16]
 800f696:	4615      	mov	r5, r2
 800f698:	e7ba      	b.n	800f610 <_printf_i+0x150>
 800f69a:	682b      	ldr	r3, [r5, #0]
 800f69c:	1d1a      	adds	r2, r3, #4
 800f69e:	602a      	str	r2, [r5, #0]
 800f6a0:	681d      	ldr	r5, [r3, #0]
 800f6a2:	6862      	ldr	r2, [r4, #4]
 800f6a4:	2100      	movs	r1, #0
 800f6a6:	4628      	mov	r0, r5
 800f6a8:	f7f0 fe22 	bl	80002f0 <memchr>
 800f6ac:	b108      	cbz	r0, 800f6b2 <_printf_i+0x1f2>
 800f6ae:	1b40      	subs	r0, r0, r5
 800f6b0:	6060      	str	r0, [r4, #4]
 800f6b2:	6863      	ldr	r3, [r4, #4]
 800f6b4:	6123      	str	r3, [r4, #16]
 800f6b6:	2300      	movs	r3, #0
 800f6b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f6bc:	e7a8      	b.n	800f610 <_printf_i+0x150>
 800f6be:	6923      	ldr	r3, [r4, #16]
 800f6c0:	462a      	mov	r2, r5
 800f6c2:	4649      	mov	r1, r9
 800f6c4:	4640      	mov	r0, r8
 800f6c6:	47d0      	blx	sl
 800f6c8:	3001      	adds	r0, #1
 800f6ca:	d0ab      	beq.n	800f624 <_printf_i+0x164>
 800f6cc:	6823      	ldr	r3, [r4, #0]
 800f6ce:	079b      	lsls	r3, r3, #30
 800f6d0:	d413      	bmi.n	800f6fa <_printf_i+0x23a>
 800f6d2:	68e0      	ldr	r0, [r4, #12]
 800f6d4:	9b03      	ldr	r3, [sp, #12]
 800f6d6:	4298      	cmp	r0, r3
 800f6d8:	bfb8      	it	lt
 800f6da:	4618      	movlt	r0, r3
 800f6dc:	e7a4      	b.n	800f628 <_printf_i+0x168>
 800f6de:	2301      	movs	r3, #1
 800f6e0:	4632      	mov	r2, r6
 800f6e2:	4649      	mov	r1, r9
 800f6e4:	4640      	mov	r0, r8
 800f6e6:	47d0      	blx	sl
 800f6e8:	3001      	adds	r0, #1
 800f6ea:	d09b      	beq.n	800f624 <_printf_i+0x164>
 800f6ec:	3501      	adds	r5, #1
 800f6ee:	68e3      	ldr	r3, [r4, #12]
 800f6f0:	9903      	ldr	r1, [sp, #12]
 800f6f2:	1a5b      	subs	r3, r3, r1
 800f6f4:	42ab      	cmp	r3, r5
 800f6f6:	dcf2      	bgt.n	800f6de <_printf_i+0x21e>
 800f6f8:	e7eb      	b.n	800f6d2 <_printf_i+0x212>
 800f6fa:	2500      	movs	r5, #0
 800f6fc:	f104 0619 	add.w	r6, r4, #25
 800f700:	e7f5      	b.n	800f6ee <_printf_i+0x22e>
 800f702:	bf00      	nop
 800f704:	08025dc6 	.word	0x08025dc6
 800f708:	08025dd7 	.word	0x08025dd7

0800f70c <siprintf>:
 800f70c:	b40e      	push	{r1, r2, r3}
 800f70e:	b500      	push	{lr}
 800f710:	b09c      	sub	sp, #112	; 0x70
 800f712:	ab1d      	add	r3, sp, #116	; 0x74
 800f714:	9002      	str	r0, [sp, #8]
 800f716:	9006      	str	r0, [sp, #24]
 800f718:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800f71c:	4809      	ldr	r0, [pc, #36]	; (800f744 <siprintf+0x38>)
 800f71e:	9107      	str	r1, [sp, #28]
 800f720:	9104      	str	r1, [sp, #16]
 800f722:	4909      	ldr	r1, [pc, #36]	; (800f748 <siprintf+0x3c>)
 800f724:	f853 2b04 	ldr.w	r2, [r3], #4
 800f728:	9105      	str	r1, [sp, #20]
 800f72a:	6800      	ldr	r0, [r0, #0]
 800f72c:	9301      	str	r3, [sp, #4]
 800f72e:	a902      	add	r1, sp, #8
 800f730:	f001 faf8 	bl	8010d24 <_svfiprintf_r>
 800f734:	9b02      	ldr	r3, [sp, #8]
 800f736:	2200      	movs	r2, #0
 800f738:	701a      	strb	r2, [r3, #0]
 800f73a:	b01c      	add	sp, #112	; 0x70
 800f73c:	f85d eb04 	ldr.w	lr, [sp], #4
 800f740:	b003      	add	sp, #12
 800f742:	4770      	bx	lr
 800f744:	24000010 	.word	0x24000010
 800f748:	ffff0208 	.word	0xffff0208

0800f74c <quorem>:
 800f74c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f750:	6903      	ldr	r3, [r0, #16]
 800f752:	690c      	ldr	r4, [r1, #16]
 800f754:	42a3      	cmp	r3, r4
 800f756:	4607      	mov	r7, r0
 800f758:	f2c0 8081 	blt.w	800f85e <quorem+0x112>
 800f75c:	3c01      	subs	r4, #1
 800f75e:	f101 0814 	add.w	r8, r1, #20
 800f762:	f100 0514 	add.w	r5, r0, #20
 800f766:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f76a:	9301      	str	r3, [sp, #4]
 800f76c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800f770:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f774:	3301      	adds	r3, #1
 800f776:	429a      	cmp	r2, r3
 800f778:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800f77c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f780:	fbb2 f6f3 	udiv	r6, r2, r3
 800f784:	d331      	bcc.n	800f7ea <quorem+0x9e>
 800f786:	f04f 0e00 	mov.w	lr, #0
 800f78a:	4640      	mov	r0, r8
 800f78c:	46ac      	mov	ip, r5
 800f78e:	46f2      	mov	sl, lr
 800f790:	f850 2b04 	ldr.w	r2, [r0], #4
 800f794:	b293      	uxth	r3, r2
 800f796:	fb06 e303 	mla	r3, r6, r3, lr
 800f79a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800f79e:	b29b      	uxth	r3, r3
 800f7a0:	ebaa 0303 	sub.w	r3, sl, r3
 800f7a4:	f8dc a000 	ldr.w	sl, [ip]
 800f7a8:	0c12      	lsrs	r2, r2, #16
 800f7aa:	fa13 f38a 	uxtah	r3, r3, sl
 800f7ae:	fb06 e202 	mla	r2, r6, r2, lr
 800f7b2:	9300      	str	r3, [sp, #0]
 800f7b4:	9b00      	ldr	r3, [sp, #0]
 800f7b6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800f7ba:	b292      	uxth	r2, r2
 800f7bc:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800f7c0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f7c4:	f8bd 3000 	ldrh.w	r3, [sp]
 800f7c8:	4581      	cmp	r9, r0
 800f7ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f7ce:	f84c 3b04 	str.w	r3, [ip], #4
 800f7d2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800f7d6:	d2db      	bcs.n	800f790 <quorem+0x44>
 800f7d8:	f855 300b 	ldr.w	r3, [r5, fp]
 800f7dc:	b92b      	cbnz	r3, 800f7ea <quorem+0x9e>
 800f7de:	9b01      	ldr	r3, [sp, #4]
 800f7e0:	3b04      	subs	r3, #4
 800f7e2:	429d      	cmp	r5, r3
 800f7e4:	461a      	mov	r2, r3
 800f7e6:	d32e      	bcc.n	800f846 <quorem+0xfa>
 800f7e8:	613c      	str	r4, [r7, #16]
 800f7ea:	4638      	mov	r0, r7
 800f7ec:	f001 f846 	bl	801087c <__mcmp>
 800f7f0:	2800      	cmp	r0, #0
 800f7f2:	db24      	blt.n	800f83e <quorem+0xf2>
 800f7f4:	3601      	adds	r6, #1
 800f7f6:	4628      	mov	r0, r5
 800f7f8:	f04f 0c00 	mov.w	ip, #0
 800f7fc:	f858 2b04 	ldr.w	r2, [r8], #4
 800f800:	f8d0 e000 	ldr.w	lr, [r0]
 800f804:	b293      	uxth	r3, r2
 800f806:	ebac 0303 	sub.w	r3, ip, r3
 800f80a:	0c12      	lsrs	r2, r2, #16
 800f80c:	fa13 f38e 	uxtah	r3, r3, lr
 800f810:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800f814:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f818:	b29b      	uxth	r3, r3
 800f81a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f81e:	45c1      	cmp	r9, r8
 800f820:	f840 3b04 	str.w	r3, [r0], #4
 800f824:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800f828:	d2e8      	bcs.n	800f7fc <quorem+0xb0>
 800f82a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f82e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f832:	b922      	cbnz	r2, 800f83e <quorem+0xf2>
 800f834:	3b04      	subs	r3, #4
 800f836:	429d      	cmp	r5, r3
 800f838:	461a      	mov	r2, r3
 800f83a:	d30a      	bcc.n	800f852 <quorem+0x106>
 800f83c:	613c      	str	r4, [r7, #16]
 800f83e:	4630      	mov	r0, r6
 800f840:	b003      	add	sp, #12
 800f842:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f846:	6812      	ldr	r2, [r2, #0]
 800f848:	3b04      	subs	r3, #4
 800f84a:	2a00      	cmp	r2, #0
 800f84c:	d1cc      	bne.n	800f7e8 <quorem+0x9c>
 800f84e:	3c01      	subs	r4, #1
 800f850:	e7c7      	b.n	800f7e2 <quorem+0x96>
 800f852:	6812      	ldr	r2, [r2, #0]
 800f854:	3b04      	subs	r3, #4
 800f856:	2a00      	cmp	r2, #0
 800f858:	d1f0      	bne.n	800f83c <quorem+0xf0>
 800f85a:	3c01      	subs	r4, #1
 800f85c:	e7eb      	b.n	800f836 <quorem+0xea>
 800f85e:	2000      	movs	r0, #0
 800f860:	e7ee      	b.n	800f840 <quorem+0xf4>
 800f862:	0000      	movs	r0, r0
 800f864:	0000      	movs	r0, r0
	...

0800f868 <_dtoa_r>:
 800f868:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f86c:	ed2d 8b02 	vpush	{d8}
 800f870:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800f872:	b091      	sub	sp, #68	; 0x44
 800f874:	ed8d 0b02 	vstr	d0, [sp, #8]
 800f878:	ec59 8b10 	vmov	r8, r9, d0
 800f87c:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 800f87e:	9106      	str	r1, [sp, #24]
 800f880:	4606      	mov	r6, r0
 800f882:	9208      	str	r2, [sp, #32]
 800f884:	930c      	str	r3, [sp, #48]	; 0x30
 800f886:	b975      	cbnz	r5, 800f8a6 <_dtoa_r+0x3e>
 800f888:	2010      	movs	r0, #16
 800f88a:	f000 fd5f 	bl	801034c <malloc>
 800f88e:	4602      	mov	r2, r0
 800f890:	6270      	str	r0, [r6, #36]	; 0x24
 800f892:	b920      	cbnz	r0, 800f89e <_dtoa_r+0x36>
 800f894:	4baa      	ldr	r3, [pc, #680]	; (800fb40 <_dtoa_r+0x2d8>)
 800f896:	21ea      	movs	r1, #234	; 0xea
 800f898:	48aa      	ldr	r0, [pc, #680]	; (800fb44 <_dtoa_r+0x2dc>)
 800f89a:	f001 fb53 	bl	8010f44 <__assert_func>
 800f89e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800f8a2:	6005      	str	r5, [r0, #0]
 800f8a4:	60c5      	str	r5, [r0, #12]
 800f8a6:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800f8a8:	6819      	ldr	r1, [r3, #0]
 800f8aa:	b151      	cbz	r1, 800f8c2 <_dtoa_r+0x5a>
 800f8ac:	685a      	ldr	r2, [r3, #4]
 800f8ae:	604a      	str	r2, [r1, #4]
 800f8b0:	2301      	movs	r3, #1
 800f8b2:	4093      	lsls	r3, r2
 800f8b4:	608b      	str	r3, [r1, #8]
 800f8b6:	4630      	mov	r0, r6
 800f8b8:	f000 fd9e 	bl	80103f8 <_Bfree>
 800f8bc:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800f8be:	2200      	movs	r2, #0
 800f8c0:	601a      	str	r2, [r3, #0]
 800f8c2:	f1b9 0300 	subs.w	r3, r9, #0
 800f8c6:	bfbb      	ittet	lt
 800f8c8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800f8cc:	9303      	strlt	r3, [sp, #12]
 800f8ce:	2300      	movge	r3, #0
 800f8d0:	2201      	movlt	r2, #1
 800f8d2:	bfac      	ite	ge
 800f8d4:	6023      	strge	r3, [r4, #0]
 800f8d6:	6022      	strlt	r2, [r4, #0]
 800f8d8:	4b9b      	ldr	r3, [pc, #620]	; (800fb48 <_dtoa_r+0x2e0>)
 800f8da:	9c03      	ldr	r4, [sp, #12]
 800f8dc:	43a3      	bics	r3, r4
 800f8de:	d11c      	bne.n	800f91a <_dtoa_r+0xb2>
 800f8e0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f8e2:	f242 730f 	movw	r3, #9999	; 0x270f
 800f8e6:	6013      	str	r3, [r2, #0]
 800f8e8:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800f8ec:	ea53 0308 	orrs.w	r3, r3, r8
 800f8f0:	f000 84fd 	beq.w	80102ee <_dtoa_r+0xa86>
 800f8f4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f8f6:	b963      	cbnz	r3, 800f912 <_dtoa_r+0xaa>
 800f8f8:	4b94      	ldr	r3, [pc, #592]	; (800fb4c <_dtoa_r+0x2e4>)
 800f8fa:	e01f      	b.n	800f93c <_dtoa_r+0xd4>
 800f8fc:	4b94      	ldr	r3, [pc, #592]	; (800fb50 <_dtoa_r+0x2e8>)
 800f8fe:	9301      	str	r3, [sp, #4]
 800f900:	3308      	adds	r3, #8
 800f902:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800f904:	6013      	str	r3, [r2, #0]
 800f906:	9801      	ldr	r0, [sp, #4]
 800f908:	b011      	add	sp, #68	; 0x44
 800f90a:	ecbd 8b02 	vpop	{d8}
 800f90e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f912:	4b8e      	ldr	r3, [pc, #568]	; (800fb4c <_dtoa_r+0x2e4>)
 800f914:	9301      	str	r3, [sp, #4]
 800f916:	3303      	adds	r3, #3
 800f918:	e7f3      	b.n	800f902 <_dtoa_r+0x9a>
 800f91a:	ed9d 8b02 	vldr	d8, [sp, #8]
 800f91e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800f922:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f926:	d10b      	bne.n	800f940 <_dtoa_r+0xd8>
 800f928:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f92a:	2301      	movs	r3, #1
 800f92c:	6013      	str	r3, [r2, #0]
 800f92e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f930:	2b00      	cmp	r3, #0
 800f932:	f000 84d9 	beq.w	80102e8 <_dtoa_r+0xa80>
 800f936:	4887      	ldr	r0, [pc, #540]	; (800fb54 <_dtoa_r+0x2ec>)
 800f938:	6018      	str	r0, [r3, #0]
 800f93a:	1e43      	subs	r3, r0, #1
 800f93c:	9301      	str	r3, [sp, #4]
 800f93e:	e7e2      	b.n	800f906 <_dtoa_r+0x9e>
 800f940:	a90f      	add	r1, sp, #60	; 0x3c
 800f942:	aa0e      	add	r2, sp, #56	; 0x38
 800f944:	4630      	mov	r0, r6
 800f946:	eeb0 0b48 	vmov.f64	d0, d8
 800f94a:	f001 f83d 	bl	80109c8 <__d2b>
 800f94e:	f3c4 510a 	ubfx	r1, r4, #20, #11
 800f952:	4605      	mov	r5, r0
 800f954:	980e      	ldr	r0, [sp, #56]	; 0x38
 800f956:	2900      	cmp	r1, #0
 800f958:	d046      	beq.n	800f9e8 <_dtoa_r+0x180>
 800f95a:	ee18 4a90 	vmov	r4, s17
 800f95e:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800f962:	ec53 2b18 	vmov	r2, r3, d8
 800f966:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 800f96a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800f96e:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800f972:	2400      	movs	r4, #0
 800f974:	ec43 2b16 	vmov	d6, r2, r3
 800f978:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800f97c:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 800fb28 <_dtoa_r+0x2c0>
 800f980:	ee36 7b47 	vsub.f64	d7, d6, d7
 800f984:	ed9f 6b6a 	vldr	d6, [pc, #424]	; 800fb30 <_dtoa_r+0x2c8>
 800f988:	eea7 6b05 	vfma.f64	d6, d7, d5
 800f98c:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 800fb38 <_dtoa_r+0x2d0>
 800f990:	ee07 1a90 	vmov	s15, r1
 800f994:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800f998:	eeb0 7b46 	vmov.f64	d7, d6
 800f99c:	eea4 7b05 	vfma.f64	d7, d4, d5
 800f9a0:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800f9a4:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800f9a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f9ac:	ee16 ba90 	vmov	fp, s13
 800f9b0:	940a      	str	r4, [sp, #40]	; 0x28
 800f9b2:	d508      	bpl.n	800f9c6 <_dtoa_r+0x15e>
 800f9b4:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800f9b8:	eeb4 6b47 	vcmp.f64	d6, d7
 800f9bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f9c0:	bf18      	it	ne
 800f9c2:	f10b 3bff 	addne.w	fp, fp, #4294967295
 800f9c6:	f1bb 0f16 	cmp.w	fp, #22
 800f9ca:	d82f      	bhi.n	800fa2c <_dtoa_r+0x1c4>
 800f9cc:	4b62      	ldr	r3, [pc, #392]	; (800fb58 <_dtoa_r+0x2f0>)
 800f9ce:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800f9d2:	ed93 7b00 	vldr	d7, [r3]
 800f9d6:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800f9da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f9de:	d501      	bpl.n	800f9e4 <_dtoa_r+0x17c>
 800f9e0:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f9e4:	2300      	movs	r3, #0
 800f9e6:	e022      	b.n	800fa2e <_dtoa_r+0x1c6>
 800f9e8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800f9ea:	4401      	add	r1, r0
 800f9ec:	f201 4332 	addw	r3, r1, #1074	; 0x432
 800f9f0:	2b20      	cmp	r3, #32
 800f9f2:	bfc1      	itttt	gt
 800f9f4:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800f9f8:	fa04 f303 	lslgt.w	r3, r4, r3
 800f9fc:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 800fa00:	fa28 f804 	lsrgt.w	r8, r8, r4
 800fa04:	bfd6      	itet	le
 800fa06:	f1c3 0320 	rsble	r3, r3, #32
 800fa0a:	ea43 0808 	orrgt.w	r8, r3, r8
 800fa0e:	fa08 f803 	lslle.w	r8, r8, r3
 800fa12:	ee07 8a90 	vmov	s15, r8
 800fa16:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800fa1a:	3901      	subs	r1, #1
 800fa1c:	ee17 4a90 	vmov	r4, s15
 800fa20:	ec53 2b17 	vmov	r2, r3, d7
 800fa24:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 800fa28:	2401      	movs	r4, #1
 800fa2a:	e7a3      	b.n	800f974 <_dtoa_r+0x10c>
 800fa2c:	2301      	movs	r3, #1
 800fa2e:	930b      	str	r3, [sp, #44]	; 0x2c
 800fa30:	1a43      	subs	r3, r0, r1
 800fa32:	1e5a      	subs	r2, r3, #1
 800fa34:	bf45      	ittet	mi
 800fa36:	f1c3 0301 	rsbmi	r3, r3, #1
 800fa3a:	9304      	strmi	r3, [sp, #16]
 800fa3c:	2300      	movpl	r3, #0
 800fa3e:	2300      	movmi	r3, #0
 800fa40:	9205      	str	r2, [sp, #20]
 800fa42:	bf54      	ite	pl
 800fa44:	9304      	strpl	r3, [sp, #16]
 800fa46:	9305      	strmi	r3, [sp, #20]
 800fa48:	f1bb 0f00 	cmp.w	fp, #0
 800fa4c:	db18      	blt.n	800fa80 <_dtoa_r+0x218>
 800fa4e:	9b05      	ldr	r3, [sp, #20]
 800fa50:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 800fa54:	445b      	add	r3, fp
 800fa56:	9305      	str	r3, [sp, #20]
 800fa58:	2300      	movs	r3, #0
 800fa5a:	9a06      	ldr	r2, [sp, #24]
 800fa5c:	2a09      	cmp	r2, #9
 800fa5e:	d849      	bhi.n	800faf4 <_dtoa_r+0x28c>
 800fa60:	2a05      	cmp	r2, #5
 800fa62:	bfc4      	itt	gt
 800fa64:	3a04      	subgt	r2, #4
 800fa66:	9206      	strgt	r2, [sp, #24]
 800fa68:	9a06      	ldr	r2, [sp, #24]
 800fa6a:	f1a2 0202 	sub.w	r2, r2, #2
 800fa6e:	bfcc      	ite	gt
 800fa70:	2400      	movgt	r4, #0
 800fa72:	2401      	movle	r4, #1
 800fa74:	2a03      	cmp	r2, #3
 800fa76:	d848      	bhi.n	800fb0a <_dtoa_r+0x2a2>
 800fa78:	e8df f002 	tbb	[pc, r2]
 800fa7c:	3a2c2e0b 	.word	0x3a2c2e0b
 800fa80:	9b04      	ldr	r3, [sp, #16]
 800fa82:	2200      	movs	r2, #0
 800fa84:	eba3 030b 	sub.w	r3, r3, fp
 800fa88:	9304      	str	r3, [sp, #16]
 800fa8a:	9209      	str	r2, [sp, #36]	; 0x24
 800fa8c:	f1cb 0300 	rsb	r3, fp, #0
 800fa90:	e7e3      	b.n	800fa5a <_dtoa_r+0x1f2>
 800fa92:	2200      	movs	r2, #0
 800fa94:	9207      	str	r2, [sp, #28]
 800fa96:	9a08      	ldr	r2, [sp, #32]
 800fa98:	2a00      	cmp	r2, #0
 800fa9a:	dc39      	bgt.n	800fb10 <_dtoa_r+0x2a8>
 800fa9c:	f04f 0a01 	mov.w	sl, #1
 800faa0:	46d1      	mov	r9, sl
 800faa2:	4652      	mov	r2, sl
 800faa4:	f8cd a020 	str.w	sl, [sp, #32]
 800faa8:	6a77      	ldr	r7, [r6, #36]	; 0x24
 800faaa:	2100      	movs	r1, #0
 800faac:	6079      	str	r1, [r7, #4]
 800faae:	2004      	movs	r0, #4
 800fab0:	f100 0c14 	add.w	ip, r0, #20
 800fab4:	4594      	cmp	ip, r2
 800fab6:	6879      	ldr	r1, [r7, #4]
 800fab8:	d92f      	bls.n	800fb1a <_dtoa_r+0x2b2>
 800faba:	4630      	mov	r0, r6
 800fabc:	930d      	str	r3, [sp, #52]	; 0x34
 800fabe:	f000 fc5b 	bl	8010378 <_Balloc>
 800fac2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800fac4:	9001      	str	r0, [sp, #4]
 800fac6:	4602      	mov	r2, r0
 800fac8:	2800      	cmp	r0, #0
 800faca:	d149      	bne.n	800fb60 <_dtoa_r+0x2f8>
 800facc:	4b23      	ldr	r3, [pc, #140]	; (800fb5c <_dtoa_r+0x2f4>)
 800face:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800fad2:	e6e1      	b.n	800f898 <_dtoa_r+0x30>
 800fad4:	2201      	movs	r2, #1
 800fad6:	e7dd      	b.n	800fa94 <_dtoa_r+0x22c>
 800fad8:	2200      	movs	r2, #0
 800fada:	9207      	str	r2, [sp, #28]
 800fadc:	9a08      	ldr	r2, [sp, #32]
 800fade:	eb0b 0a02 	add.w	sl, fp, r2
 800fae2:	f10a 0901 	add.w	r9, sl, #1
 800fae6:	464a      	mov	r2, r9
 800fae8:	2a01      	cmp	r2, #1
 800faea:	bfb8      	it	lt
 800faec:	2201      	movlt	r2, #1
 800faee:	e7db      	b.n	800faa8 <_dtoa_r+0x240>
 800faf0:	2201      	movs	r2, #1
 800faf2:	e7f2      	b.n	800fada <_dtoa_r+0x272>
 800faf4:	2401      	movs	r4, #1
 800faf6:	2200      	movs	r2, #0
 800faf8:	e9cd 2406 	strd	r2, r4, [sp, #24]
 800fafc:	f04f 3aff 	mov.w	sl, #4294967295
 800fb00:	2100      	movs	r1, #0
 800fb02:	46d1      	mov	r9, sl
 800fb04:	2212      	movs	r2, #18
 800fb06:	9108      	str	r1, [sp, #32]
 800fb08:	e7ce      	b.n	800faa8 <_dtoa_r+0x240>
 800fb0a:	2201      	movs	r2, #1
 800fb0c:	9207      	str	r2, [sp, #28]
 800fb0e:	e7f5      	b.n	800fafc <_dtoa_r+0x294>
 800fb10:	f8dd a020 	ldr.w	sl, [sp, #32]
 800fb14:	46d1      	mov	r9, sl
 800fb16:	4652      	mov	r2, sl
 800fb18:	e7c6      	b.n	800faa8 <_dtoa_r+0x240>
 800fb1a:	3101      	adds	r1, #1
 800fb1c:	6079      	str	r1, [r7, #4]
 800fb1e:	0040      	lsls	r0, r0, #1
 800fb20:	e7c6      	b.n	800fab0 <_dtoa_r+0x248>
 800fb22:	bf00      	nop
 800fb24:	f3af 8000 	nop.w
 800fb28:	636f4361 	.word	0x636f4361
 800fb2c:	3fd287a7 	.word	0x3fd287a7
 800fb30:	8b60c8b3 	.word	0x8b60c8b3
 800fb34:	3fc68a28 	.word	0x3fc68a28
 800fb38:	509f79fb 	.word	0x509f79fb
 800fb3c:	3fd34413 	.word	0x3fd34413
 800fb40:	08025df5 	.word	0x08025df5
 800fb44:	08025e0c 	.word	0x08025e0c
 800fb48:	7ff00000 	.word	0x7ff00000
 800fb4c:	08025df1 	.word	0x08025df1
 800fb50:	08025de8 	.word	0x08025de8
 800fb54:	08025dc5 	.word	0x08025dc5
 800fb58:	08025f00 	.word	0x08025f00
 800fb5c:	08025e67 	.word	0x08025e67
 800fb60:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800fb62:	9901      	ldr	r1, [sp, #4]
 800fb64:	6011      	str	r1, [r2, #0]
 800fb66:	f1b9 0f0e 	cmp.w	r9, #14
 800fb6a:	d86c      	bhi.n	800fc46 <_dtoa_r+0x3de>
 800fb6c:	2c00      	cmp	r4, #0
 800fb6e:	d06a      	beq.n	800fc46 <_dtoa_r+0x3de>
 800fb70:	f1bb 0f00 	cmp.w	fp, #0
 800fb74:	f340 80a0 	ble.w	800fcb8 <_dtoa_r+0x450>
 800fb78:	49c1      	ldr	r1, [pc, #772]	; (800fe80 <_dtoa_r+0x618>)
 800fb7a:	f00b 020f 	and.w	r2, fp, #15
 800fb7e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800fb82:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800fb86:	ed92 7b00 	vldr	d7, [r2]
 800fb8a:	ea4f 112b 	mov.w	r1, fp, asr #4
 800fb8e:	f000 8087 	beq.w	800fca0 <_dtoa_r+0x438>
 800fb92:	4abc      	ldr	r2, [pc, #752]	; (800fe84 <_dtoa_r+0x61c>)
 800fb94:	ed92 6b08 	vldr	d6, [r2, #32]
 800fb98:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800fb9c:	ed8d 6b02 	vstr	d6, [sp, #8]
 800fba0:	f001 010f 	and.w	r1, r1, #15
 800fba4:	2203      	movs	r2, #3
 800fba6:	48b7      	ldr	r0, [pc, #732]	; (800fe84 <_dtoa_r+0x61c>)
 800fba8:	2900      	cmp	r1, #0
 800fbaa:	d17b      	bne.n	800fca4 <_dtoa_r+0x43c>
 800fbac:	ed9d 6b02 	vldr	d6, [sp, #8]
 800fbb0:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800fbb4:	ed8d 7b02 	vstr	d7, [sp, #8]
 800fbb8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800fbba:	2900      	cmp	r1, #0
 800fbbc:	f000 80a2 	beq.w	800fd04 <_dtoa_r+0x49c>
 800fbc0:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800fbc4:	ed9d 7b02 	vldr	d7, [sp, #8]
 800fbc8:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800fbcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fbd0:	f140 8098 	bpl.w	800fd04 <_dtoa_r+0x49c>
 800fbd4:	f1b9 0f00 	cmp.w	r9, #0
 800fbd8:	f000 8094 	beq.w	800fd04 <_dtoa_r+0x49c>
 800fbdc:	f1ba 0f00 	cmp.w	sl, #0
 800fbe0:	dd2f      	ble.n	800fc42 <_dtoa_r+0x3da>
 800fbe2:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800fbe6:	ee27 7b06 	vmul.f64	d7, d7, d6
 800fbea:	ed8d 7b02 	vstr	d7, [sp, #8]
 800fbee:	f10b 37ff 	add.w	r7, fp, #4294967295
 800fbf2:	3201      	adds	r2, #1
 800fbf4:	4650      	mov	r0, sl
 800fbf6:	ed9d 6b02 	vldr	d6, [sp, #8]
 800fbfa:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800fbfe:	ee07 2a90 	vmov	s15, r2
 800fc02:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800fc06:	eea7 5b06 	vfma.f64	d5, d7, d6
 800fc0a:	ee15 4a90 	vmov	r4, s11
 800fc0e:	ec52 1b15 	vmov	r1, r2, d5
 800fc12:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 800fc16:	2800      	cmp	r0, #0
 800fc18:	d177      	bne.n	800fd0a <_dtoa_r+0x4a2>
 800fc1a:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800fc1e:	ee36 6b47 	vsub.f64	d6, d6, d7
 800fc22:	ec42 1b17 	vmov	d7, r1, r2
 800fc26:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800fc2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fc2e:	f300 8263 	bgt.w	80100f8 <_dtoa_r+0x890>
 800fc32:	eeb1 7b47 	vneg.f64	d7, d7
 800fc36:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800fc3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fc3e:	f100 8258 	bmi.w	80100f2 <_dtoa_r+0x88a>
 800fc42:	ed8d 8b02 	vstr	d8, [sp, #8]
 800fc46:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800fc48:	2a00      	cmp	r2, #0
 800fc4a:	f2c0 811d 	blt.w	800fe88 <_dtoa_r+0x620>
 800fc4e:	f1bb 0f0e 	cmp.w	fp, #14
 800fc52:	f300 8119 	bgt.w	800fe88 <_dtoa_r+0x620>
 800fc56:	4b8a      	ldr	r3, [pc, #552]	; (800fe80 <_dtoa_r+0x618>)
 800fc58:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800fc5c:	ed93 6b00 	vldr	d6, [r3]
 800fc60:	9b08      	ldr	r3, [sp, #32]
 800fc62:	2b00      	cmp	r3, #0
 800fc64:	f280 80b7 	bge.w	800fdd6 <_dtoa_r+0x56e>
 800fc68:	f1b9 0f00 	cmp.w	r9, #0
 800fc6c:	f300 80b3 	bgt.w	800fdd6 <_dtoa_r+0x56e>
 800fc70:	f040 823f 	bne.w	80100f2 <_dtoa_r+0x88a>
 800fc74:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800fc78:	ee26 6b07 	vmul.f64	d6, d6, d7
 800fc7c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800fc80:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800fc84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fc88:	464c      	mov	r4, r9
 800fc8a:	464f      	mov	r7, r9
 800fc8c:	f280 8215 	bge.w	80100ba <_dtoa_r+0x852>
 800fc90:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800fc94:	2331      	movs	r3, #49	; 0x31
 800fc96:	f808 3b01 	strb.w	r3, [r8], #1
 800fc9a:	f10b 0b01 	add.w	fp, fp, #1
 800fc9e:	e211      	b.n	80100c4 <_dtoa_r+0x85c>
 800fca0:	2202      	movs	r2, #2
 800fca2:	e780      	b.n	800fba6 <_dtoa_r+0x33e>
 800fca4:	07cc      	lsls	r4, r1, #31
 800fca6:	d504      	bpl.n	800fcb2 <_dtoa_r+0x44a>
 800fca8:	ed90 6b00 	vldr	d6, [r0]
 800fcac:	3201      	adds	r2, #1
 800fcae:	ee27 7b06 	vmul.f64	d7, d7, d6
 800fcb2:	1049      	asrs	r1, r1, #1
 800fcb4:	3008      	adds	r0, #8
 800fcb6:	e777      	b.n	800fba8 <_dtoa_r+0x340>
 800fcb8:	d022      	beq.n	800fd00 <_dtoa_r+0x498>
 800fcba:	f1cb 0100 	rsb	r1, fp, #0
 800fcbe:	4a70      	ldr	r2, [pc, #448]	; (800fe80 <_dtoa_r+0x618>)
 800fcc0:	f001 000f 	and.w	r0, r1, #15
 800fcc4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800fcc8:	ed92 7b00 	vldr	d7, [r2]
 800fccc:	ee28 7b07 	vmul.f64	d7, d8, d7
 800fcd0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800fcd4:	486b      	ldr	r0, [pc, #428]	; (800fe84 <_dtoa_r+0x61c>)
 800fcd6:	1109      	asrs	r1, r1, #4
 800fcd8:	2400      	movs	r4, #0
 800fcda:	2202      	movs	r2, #2
 800fcdc:	b929      	cbnz	r1, 800fcea <_dtoa_r+0x482>
 800fcde:	2c00      	cmp	r4, #0
 800fce0:	f43f af6a 	beq.w	800fbb8 <_dtoa_r+0x350>
 800fce4:	ed8d 7b02 	vstr	d7, [sp, #8]
 800fce8:	e766      	b.n	800fbb8 <_dtoa_r+0x350>
 800fcea:	07cf      	lsls	r7, r1, #31
 800fcec:	d505      	bpl.n	800fcfa <_dtoa_r+0x492>
 800fcee:	ed90 6b00 	vldr	d6, [r0]
 800fcf2:	3201      	adds	r2, #1
 800fcf4:	2401      	movs	r4, #1
 800fcf6:	ee27 7b06 	vmul.f64	d7, d7, d6
 800fcfa:	1049      	asrs	r1, r1, #1
 800fcfc:	3008      	adds	r0, #8
 800fcfe:	e7ed      	b.n	800fcdc <_dtoa_r+0x474>
 800fd00:	2202      	movs	r2, #2
 800fd02:	e759      	b.n	800fbb8 <_dtoa_r+0x350>
 800fd04:	465f      	mov	r7, fp
 800fd06:	4648      	mov	r0, r9
 800fd08:	e775      	b.n	800fbf6 <_dtoa_r+0x38e>
 800fd0a:	ec42 1b17 	vmov	d7, r1, r2
 800fd0e:	4a5c      	ldr	r2, [pc, #368]	; (800fe80 <_dtoa_r+0x618>)
 800fd10:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800fd14:	ed12 4b02 	vldr	d4, [r2, #-8]
 800fd18:	9a01      	ldr	r2, [sp, #4]
 800fd1a:	1814      	adds	r4, r2, r0
 800fd1c:	9a07      	ldr	r2, [sp, #28]
 800fd1e:	b352      	cbz	r2, 800fd76 <_dtoa_r+0x50e>
 800fd20:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800fd24:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 800fd28:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800fd2c:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800fd30:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800fd34:	ee35 7b47 	vsub.f64	d7, d5, d7
 800fd38:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800fd3c:	ee14 2a90 	vmov	r2, s9
 800fd40:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800fd44:	3230      	adds	r2, #48	; 0x30
 800fd46:	ee36 6b45 	vsub.f64	d6, d6, d5
 800fd4a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800fd4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd52:	f808 2b01 	strb.w	r2, [r8], #1
 800fd56:	d439      	bmi.n	800fdcc <_dtoa_r+0x564>
 800fd58:	ee32 5b46 	vsub.f64	d5, d2, d6
 800fd5c:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800fd60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd64:	d472      	bmi.n	800fe4c <_dtoa_r+0x5e4>
 800fd66:	45a0      	cmp	r8, r4
 800fd68:	f43f af6b 	beq.w	800fc42 <_dtoa_r+0x3da>
 800fd6c:	ee27 7b03 	vmul.f64	d7, d7, d3
 800fd70:	ee26 6b03 	vmul.f64	d6, d6, d3
 800fd74:	e7e0      	b.n	800fd38 <_dtoa_r+0x4d0>
 800fd76:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800fd7a:	ee27 7b04 	vmul.f64	d7, d7, d4
 800fd7e:	4621      	mov	r1, r4
 800fd80:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800fd84:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800fd88:	ee14 2a90 	vmov	r2, s9
 800fd8c:	3230      	adds	r2, #48	; 0x30
 800fd8e:	f808 2b01 	strb.w	r2, [r8], #1
 800fd92:	45a0      	cmp	r8, r4
 800fd94:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800fd98:	ee36 6b45 	vsub.f64	d6, d6, d5
 800fd9c:	d118      	bne.n	800fdd0 <_dtoa_r+0x568>
 800fd9e:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800fda2:	ee37 4b05 	vadd.f64	d4, d7, d5
 800fda6:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800fdaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fdae:	dc4d      	bgt.n	800fe4c <_dtoa_r+0x5e4>
 800fdb0:	ee35 7b47 	vsub.f64	d7, d5, d7
 800fdb4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800fdb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fdbc:	f57f af41 	bpl.w	800fc42 <_dtoa_r+0x3da>
 800fdc0:	4688      	mov	r8, r1
 800fdc2:	3901      	subs	r1, #1
 800fdc4:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 800fdc8:	2b30      	cmp	r3, #48	; 0x30
 800fdca:	d0f9      	beq.n	800fdc0 <_dtoa_r+0x558>
 800fdcc:	46bb      	mov	fp, r7
 800fdce:	e02a      	b.n	800fe26 <_dtoa_r+0x5be>
 800fdd0:	ee26 6b03 	vmul.f64	d6, d6, d3
 800fdd4:	e7d6      	b.n	800fd84 <_dtoa_r+0x51c>
 800fdd6:	ed9d 7b02 	vldr	d7, [sp, #8]
 800fdda:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800fdde:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800fde2:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800fde6:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800fdea:	ee15 3a10 	vmov	r3, s10
 800fdee:	3330      	adds	r3, #48	; 0x30
 800fdf0:	f808 3b01 	strb.w	r3, [r8], #1
 800fdf4:	9b01      	ldr	r3, [sp, #4]
 800fdf6:	eba8 0303 	sub.w	r3, r8, r3
 800fdfa:	4599      	cmp	r9, r3
 800fdfc:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800fe00:	eea3 7b46 	vfms.f64	d7, d3, d6
 800fe04:	d133      	bne.n	800fe6e <_dtoa_r+0x606>
 800fe06:	ee37 7b07 	vadd.f64	d7, d7, d7
 800fe0a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800fe0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fe12:	dc1a      	bgt.n	800fe4a <_dtoa_r+0x5e2>
 800fe14:	eeb4 7b46 	vcmp.f64	d7, d6
 800fe18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fe1c:	d103      	bne.n	800fe26 <_dtoa_r+0x5be>
 800fe1e:	ee15 3a10 	vmov	r3, s10
 800fe22:	07d9      	lsls	r1, r3, #31
 800fe24:	d411      	bmi.n	800fe4a <_dtoa_r+0x5e2>
 800fe26:	4629      	mov	r1, r5
 800fe28:	4630      	mov	r0, r6
 800fe2a:	f000 fae5 	bl	80103f8 <_Bfree>
 800fe2e:	2300      	movs	r3, #0
 800fe30:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800fe32:	f888 3000 	strb.w	r3, [r8]
 800fe36:	f10b 0301 	add.w	r3, fp, #1
 800fe3a:	6013      	str	r3, [r2, #0]
 800fe3c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800fe3e:	2b00      	cmp	r3, #0
 800fe40:	f43f ad61 	beq.w	800f906 <_dtoa_r+0x9e>
 800fe44:	f8c3 8000 	str.w	r8, [r3]
 800fe48:	e55d      	b.n	800f906 <_dtoa_r+0x9e>
 800fe4a:	465f      	mov	r7, fp
 800fe4c:	4643      	mov	r3, r8
 800fe4e:	4698      	mov	r8, r3
 800fe50:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fe54:	2a39      	cmp	r2, #57	; 0x39
 800fe56:	d106      	bne.n	800fe66 <_dtoa_r+0x5fe>
 800fe58:	9a01      	ldr	r2, [sp, #4]
 800fe5a:	429a      	cmp	r2, r3
 800fe5c:	d1f7      	bne.n	800fe4e <_dtoa_r+0x5e6>
 800fe5e:	9901      	ldr	r1, [sp, #4]
 800fe60:	2230      	movs	r2, #48	; 0x30
 800fe62:	3701      	adds	r7, #1
 800fe64:	700a      	strb	r2, [r1, #0]
 800fe66:	781a      	ldrb	r2, [r3, #0]
 800fe68:	3201      	adds	r2, #1
 800fe6a:	701a      	strb	r2, [r3, #0]
 800fe6c:	e7ae      	b.n	800fdcc <_dtoa_r+0x564>
 800fe6e:	ee27 7b04 	vmul.f64	d7, d7, d4
 800fe72:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800fe76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fe7a:	d1b2      	bne.n	800fde2 <_dtoa_r+0x57a>
 800fe7c:	e7d3      	b.n	800fe26 <_dtoa_r+0x5be>
 800fe7e:	bf00      	nop
 800fe80:	08025f00 	.word	0x08025f00
 800fe84:	08025ed8 	.word	0x08025ed8
 800fe88:	9907      	ldr	r1, [sp, #28]
 800fe8a:	2900      	cmp	r1, #0
 800fe8c:	f000 80d0 	beq.w	8010030 <_dtoa_r+0x7c8>
 800fe90:	9906      	ldr	r1, [sp, #24]
 800fe92:	2901      	cmp	r1, #1
 800fe94:	f300 80b4 	bgt.w	8010000 <_dtoa_r+0x798>
 800fe98:	990a      	ldr	r1, [sp, #40]	; 0x28
 800fe9a:	2900      	cmp	r1, #0
 800fe9c:	f000 80ac 	beq.w	800fff8 <_dtoa_r+0x790>
 800fea0:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800fea4:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800fea8:	461c      	mov	r4, r3
 800feaa:	930a      	str	r3, [sp, #40]	; 0x28
 800feac:	9b04      	ldr	r3, [sp, #16]
 800feae:	4413      	add	r3, r2
 800feb0:	9304      	str	r3, [sp, #16]
 800feb2:	9b05      	ldr	r3, [sp, #20]
 800feb4:	2101      	movs	r1, #1
 800feb6:	4413      	add	r3, r2
 800feb8:	4630      	mov	r0, r6
 800feba:	9305      	str	r3, [sp, #20]
 800febc:	f000 fb54 	bl	8010568 <__i2b>
 800fec0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fec2:	4607      	mov	r7, r0
 800fec4:	f1b8 0f00 	cmp.w	r8, #0
 800fec8:	dd0d      	ble.n	800fee6 <_dtoa_r+0x67e>
 800feca:	9a05      	ldr	r2, [sp, #20]
 800fecc:	2a00      	cmp	r2, #0
 800fece:	dd0a      	ble.n	800fee6 <_dtoa_r+0x67e>
 800fed0:	4542      	cmp	r2, r8
 800fed2:	9904      	ldr	r1, [sp, #16]
 800fed4:	bfa8      	it	ge
 800fed6:	4642      	movge	r2, r8
 800fed8:	1a89      	subs	r1, r1, r2
 800feda:	9104      	str	r1, [sp, #16]
 800fedc:	9905      	ldr	r1, [sp, #20]
 800fede:	eba8 0802 	sub.w	r8, r8, r2
 800fee2:	1a8a      	subs	r2, r1, r2
 800fee4:	9205      	str	r2, [sp, #20]
 800fee6:	b303      	cbz	r3, 800ff2a <_dtoa_r+0x6c2>
 800fee8:	9a07      	ldr	r2, [sp, #28]
 800feea:	2a00      	cmp	r2, #0
 800feec:	f000 80a5 	beq.w	801003a <_dtoa_r+0x7d2>
 800fef0:	2c00      	cmp	r4, #0
 800fef2:	dd13      	ble.n	800ff1c <_dtoa_r+0x6b4>
 800fef4:	4639      	mov	r1, r7
 800fef6:	4622      	mov	r2, r4
 800fef8:	4630      	mov	r0, r6
 800fefa:	930d      	str	r3, [sp, #52]	; 0x34
 800fefc:	f000 fbf4 	bl	80106e8 <__pow5mult>
 800ff00:	462a      	mov	r2, r5
 800ff02:	4601      	mov	r1, r0
 800ff04:	4607      	mov	r7, r0
 800ff06:	4630      	mov	r0, r6
 800ff08:	f000 fb44 	bl	8010594 <__multiply>
 800ff0c:	4629      	mov	r1, r5
 800ff0e:	900a      	str	r0, [sp, #40]	; 0x28
 800ff10:	4630      	mov	r0, r6
 800ff12:	f000 fa71 	bl	80103f8 <_Bfree>
 800ff16:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ff18:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ff1a:	4615      	mov	r5, r2
 800ff1c:	1b1a      	subs	r2, r3, r4
 800ff1e:	d004      	beq.n	800ff2a <_dtoa_r+0x6c2>
 800ff20:	4629      	mov	r1, r5
 800ff22:	4630      	mov	r0, r6
 800ff24:	f000 fbe0 	bl	80106e8 <__pow5mult>
 800ff28:	4605      	mov	r5, r0
 800ff2a:	2101      	movs	r1, #1
 800ff2c:	4630      	mov	r0, r6
 800ff2e:	f000 fb1b 	bl	8010568 <__i2b>
 800ff32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ff34:	2b00      	cmp	r3, #0
 800ff36:	4604      	mov	r4, r0
 800ff38:	f340 8081 	ble.w	801003e <_dtoa_r+0x7d6>
 800ff3c:	461a      	mov	r2, r3
 800ff3e:	4601      	mov	r1, r0
 800ff40:	4630      	mov	r0, r6
 800ff42:	f000 fbd1 	bl	80106e8 <__pow5mult>
 800ff46:	9b06      	ldr	r3, [sp, #24]
 800ff48:	2b01      	cmp	r3, #1
 800ff4a:	4604      	mov	r4, r0
 800ff4c:	dd7a      	ble.n	8010044 <_dtoa_r+0x7dc>
 800ff4e:	2300      	movs	r3, #0
 800ff50:	930a      	str	r3, [sp, #40]	; 0x28
 800ff52:	6922      	ldr	r2, [r4, #16]
 800ff54:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800ff58:	6910      	ldr	r0, [r2, #16]
 800ff5a:	f000 fab5 	bl	80104c8 <__hi0bits>
 800ff5e:	f1c0 0020 	rsb	r0, r0, #32
 800ff62:	9b05      	ldr	r3, [sp, #20]
 800ff64:	4418      	add	r0, r3
 800ff66:	f010 001f 	ands.w	r0, r0, #31
 800ff6a:	f000 808c 	beq.w	8010086 <_dtoa_r+0x81e>
 800ff6e:	f1c0 0220 	rsb	r2, r0, #32
 800ff72:	2a04      	cmp	r2, #4
 800ff74:	f340 8085 	ble.w	8010082 <_dtoa_r+0x81a>
 800ff78:	f1c0 001c 	rsb	r0, r0, #28
 800ff7c:	9b04      	ldr	r3, [sp, #16]
 800ff7e:	4403      	add	r3, r0
 800ff80:	9304      	str	r3, [sp, #16]
 800ff82:	9b05      	ldr	r3, [sp, #20]
 800ff84:	4403      	add	r3, r0
 800ff86:	4480      	add	r8, r0
 800ff88:	9305      	str	r3, [sp, #20]
 800ff8a:	9b04      	ldr	r3, [sp, #16]
 800ff8c:	2b00      	cmp	r3, #0
 800ff8e:	dd05      	ble.n	800ff9c <_dtoa_r+0x734>
 800ff90:	4629      	mov	r1, r5
 800ff92:	461a      	mov	r2, r3
 800ff94:	4630      	mov	r0, r6
 800ff96:	f000 fc01 	bl	801079c <__lshift>
 800ff9a:	4605      	mov	r5, r0
 800ff9c:	9b05      	ldr	r3, [sp, #20]
 800ff9e:	2b00      	cmp	r3, #0
 800ffa0:	dd05      	ble.n	800ffae <_dtoa_r+0x746>
 800ffa2:	4621      	mov	r1, r4
 800ffa4:	461a      	mov	r2, r3
 800ffa6:	4630      	mov	r0, r6
 800ffa8:	f000 fbf8 	bl	801079c <__lshift>
 800ffac:	4604      	mov	r4, r0
 800ffae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ffb0:	2b00      	cmp	r3, #0
 800ffb2:	d06a      	beq.n	801008a <_dtoa_r+0x822>
 800ffb4:	4621      	mov	r1, r4
 800ffb6:	4628      	mov	r0, r5
 800ffb8:	f000 fc60 	bl	801087c <__mcmp>
 800ffbc:	2800      	cmp	r0, #0
 800ffbe:	da64      	bge.n	801008a <_dtoa_r+0x822>
 800ffc0:	2300      	movs	r3, #0
 800ffc2:	4629      	mov	r1, r5
 800ffc4:	220a      	movs	r2, #10
 800ffc6:	4630      	mov	r0, r6
 800ffc8:	f000 fa38 	bl	801043c <__multadd>
 800ffcc:	9b07      	ldr	r3, [sp, #28]
 800ffce:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ffd2:	4605      	mov	r5, r0
 800ffd4:	2b00      	cmp	r3, #0
 800ffd6:	f000 8191 	beq.w	80102fc <_dtoa_r+0xa94>
 800ffda:	4639      	mov	r1, r7
 800ffdc:	2300      	movs	r3, #0
 800ffde:	220a      	movs	r2, #10
 800ffe0:	4630      	mov	r0, r6
 800ffe2:	f000 fa2b 	bl	801043c <__multadd>
 800ffe6:	f1ba 0f00 	cmp.w	sl, #0
 800ffea:	4607      	mov	r7, r0
 800ffec:	f300 808d 	bgt.w	801010a <_dtoa_r+0x8a2>
 800fff0:	9b06      	ldr	r3, [sp, #24]
 800fff2:	2b02      	cmp	r3, #2
 800fff4:	dc50      	bgt.n	8010098 <_dtoa_r+0x830>
 800fff6:	e088      	b.n	801010a <_dtoa_r+0x8a2>
 800fff8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800fffa:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800fffe:	e751      	b.n	800fea4 <_dtoa_r+0x63c>
 8010000:	f109 34ff 	add.w	r4, r9, #4294967295
 8010004:	42a3      	cmp	r3, r4
 8010006:	bfbf      	itttt	lt
 8010008:	9a09      	ldrlt	r2, [sp, #36]	; 0x24
 801000a:	1ae3      	sublt	r3, r4, r3
 801000c:	18d2      	addlt	r2, r2, r3
 801000e:	9209      	strlt	r2, [sp, #36]	; 0x24
 8010010:	bfb6      	itet	lt
 8010012:	4623      	movlt	r3, r4
 8010014:	1b1c      	subge	r4, r3, r4
 8010016:	2400      	movlt	r4, #0
 8010018:	f1b9 0f00 	cmp.w	r9, #0
 801001c:	bfb5      	itete	lt
 801001e:	9a04      	ldrlt	r2, [sp, #16]
 8010020:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 8010024:	eba2 0809 	sublt.w	r8, r2, r9
 8010028:	464a      	movge	r2, r9
 801002a:	bfb8      	it	lt
 801002c:	2200      	movlt	r2, #0
 801002e:	e73c      	b.n	800feaa <_dtoa_r+0x642>
 8010030:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8010034:	9f07      	ldr	r7, [sp, #28]
 8010036:	461c      	mov	r4, r3
 8010038:	e744      	b.n	800fec4 <_dtoa_r+0x65c>
 801003a:	461a      	mov	r2, r3
 801003c:	e770      	b.n	800ff20 <_dtoa_r+0x6b8>
 801003e:	9b06      	ldr	r3, [sp, #24]
 8010040:	2b01      	cmp	r3, #1
 8010042:	dc18      	bgt.n	8010076 <_dtoa_r+0x80e>
 8010044:	9b02      	ldr	r3, [sp, #8]
 8010046:	b9b3      	cbnz	r3, 8010076 <_dtoa_r+0x80e>
 8010048:	9b03      	ldr	r3, [sp, #12]
 801004a:	f3c3 0213 	ubfx	r2, r3, #0, #20
 801004e:	b9a2      	cbnz	r2, 801007a <_dtoa_r+0x812>
 8010050:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8010054:	0d12      	lsrs	r2, r2, #20
 8010056:	0512      	lsls	r2, r2, #20
 8010058:	b18a      	cbz	r2, 801007e <_dtoa_r+0x816>
 801005a:	9b04      	ldr	r3, [sp, #16]
 801005c:	3301      	adds	r3, #1
 801005e:	9304      	str	r3, [sp, #16]
 8010060:	9b05      	ldr	r3, [sp, #20]
 8010062:	3301      	adds	r3, #1
 8010064:	9305      	str	r3, [sp, #20]
 8010066:	2301      	movs	r3, #1
 8010068:	930a      	str	r3, [sp, #40]	; 0x28
 801006a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801006c:	2b00      	cmp	r3, #0
 801006e:	f47f af70 	bne.w	800ff52 <_dtoa_r+0x6ea>
 8010072:	2001      	movs	r0, #1
 8010074:	e775      	b.n	800ff62 <_dtoa_r+0x6fa>
 8010076:	2300      	movs	r3, #0
 8010078:	e7f6      	b.n	8010068 <_dtoa_r+0x800>
 801007a:	9b02      	ldr	r3, [sp, #8]
 801007c:	e7f4      	b.n	8010068 <_dtoa_r+0x800>
 801007e:	920a      	str	r2, [sp, #40]	; 0x28
 8010080:	e7f3      	b.n	801006a <_dtoa_r+0x802>
 8010082:	d082      	beq.n	800ff8a <_dtoa_r+0x722>
 8010084:	4610      	mov	r0, r2
 8010086:	301c      	adds	r0, #28
 8010088:	e778      	b.n	800ff7c <_dtoa_r+0x714>
 801008a:	f1b9 0f00 	cmp.w	r9, #0
 801008e:	dc37      	bgt.n	8010100 <_dtoa_r+0x898>
 8010090:	9b06      	ldr	r3, [sp, #24]
 8010092:	2b02      	cmp	r3, #2
 8010094:	dd34      	ble.n	8010100 <_dtoa_r+0x898>
 8010096:	46ca      	mov	sl, r9
 8010098:	f1ba 0f00 	cmp.w	sl, #0
 801009c:	d10d      	bne.n	80100ba <_dtoa_r+0x852>
 801009e:	4621      	mov	r1, r4
 80100a0:	4653      	mov	r3, sl
 80100a2:	2205      	movs	r2, #5
 80100a4:	4630      	mov	r0, r6
 80100a6:	f000 f9c9 	bl	801043c <__multadd>
 80100aa:	4601      	mov	r1, r0
 80100ac:	4604      	mov	r4, r0
 80100ae:	4628      	mov	r0, r5
 80100b0:	f000 fbe4 	bl	801087c <__mcmp>
 80100b4:	2800      	cmp	r0, #0
 80100b6:	f73f adeb 	bgt.w	800fc90 <_dtoa_r+0x428>
 80100ba:	9b08      	ldr	r3, [sp, #32]
 80100bc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80100c0:	ea6f 0b03 	mvn.w	fp, r3
 80100c4:	f04f 0900 	mov.w	r9, #0
 80100c8:	4621      	mov	r1, r4
 80100ca:	4630      	mov	r0, r6
 80100cc:	f000 f994 	bl	80103f8 <_Bfree>
 80100d0:	2f00      	cmp	r7, #0
 80100d2:	f43f aea8 	beq.w	800fe26 <_dtoa_r+0x5be>
 80100d6:	f1b9 0f00 	cmp.w	r9, #0
 80100da:	d005      	beq.n	80100e8 <_dtoa_r+0x880>
 80100dc:	45b9      	cmp	r9, r7
 80100de:	d003      	beq.n	80100e8 <_dtoa_r+0x880>
 80100e0:	4649      	mov	r1, r9
 80100e2:	4630      	mov	r0, r6
 80100e4:	f000 f988 	bl	80103f8 <_Bfree>
 80100e8:	4639      	mov	r1, r7
 80100ea:	4630      	mov	r0, r6
 80100ec:	f000 f984 	bl	80103f8 <_Bfree>
 80100f0:	e699      	b.n	800fe26 <_dtoa_r+0x5be>
 80100f2:	2400      	movs	r4, #0
 80100f4:	4627      	mov	r7, r4
 80100f6:	e7e0      	b.n	80100ba <_dtoa_r+0x852>
 80100f8:	46bb      	mov	fp, r7
 80100fa:	4604      	mov	r4, r0
 80100fc:	4607      	mov	r7, r0
 80100fe:	e5c7      	b.n	800fc90 <_dtoa_r+0x428>
 8010100:	9b07      	ldr	r3, [sp, #28]
 8010102:	46ca      	mov	sl, r9
 8010104:	2b00      	cmp	r3, #0
 8010106:	f000 8100 	beq.w	801030a <_dtoa_r+0xaa2>
 801010a:	f1b8 0f00 	cmp.w	r8, #0
 801010e:	dd05      	ble.n	801011c <_dtoa_r+0x8b4>
 8010110:	4639      	mov	r1, r7
 8010112:	4642      	mov	r2, r8
 8010114:	4630      	mov	r0, r6
 8010116:	f000 fb41 	bl	801079c <__lshift>
 801011a:	4607      	mov	r7, r0
 801011c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801011e:	2b00      	cmp	r3, #0
 8010120:	d05d      	beq.n	80101de <_dtoa_r+0x976>
 8010122:	6879      	ldr	r1, [r7, #4]
 8010124:	4630      	mov	r0, r6
 8010126:	f000 f927 	bl	8010378 <_Balloc>
 801012a:	4680      	mov	r8, r0
 801012c:	b928      	cbnz	r0, 801013a <_dtoa_r+0x8d2>
 801012e:	4b82      	ldr	r3, [pc, #520]	; (8010338 <_dtoa_r+0xad0>)
 8010130:	4602      	mov	r2, r0
 8010132:	f240 21ea 	movw	r1, #746	; 0x2ea
 8010136:	f7ff bbaf 	b.w	800f898 <_dtoa_r+0x30>
 801013a:	693a      	ldr	r2, [r7, #16]
 801013c:	3202      	adds	r2, #2
 801013e:	0092      	lsls	r2, r2, #2
 8010140:	f107 010c 	add.w	r1, r7, #12
 8010144:	300c      	adds	r0, #12
 8010146:	f000 f909 	bl	801035c <memcpy>
 801014a:	2201      	movs	r2, #1
 801014c:	4641      	mov	r1, r8
 801014e:	4630      	mov	r0, r6
 8010150:	f000 fb24 	bl	801079c <__lshift>
 8010154:	9b01      	ldr	r3, [sp, #4]
 8010156:	3301      	adds	r3, #1
 8010158:	9304      	str	r3, [sp, #16]
 801015a:	9b01      	ldr	r3, [sp, #4]
 801015c:	4453      	add	r3, sl
 801015e:	9308      	str	r3, [sp, #32]
 8010160:	9b02      	ldr	r3, [sp, #8]
 8010162:	f003 0301 	and.w	r3, r3, #1
 8010166:	46b9      	mov	r9, r7
 8010168:	9307      	str	r3, [sp, #28]
 801016a:	4607      	mov	r7, r0
 801016c:	9b04      	ldr	r3, [sp, #16]
 801016e:	4621      	mov	r1, r4
 8010170:	3b01      	subs	r3, #1
 8010172:	4628      	mov	r0, r5
 8010174:	9302      	str	r3, [sp, #8]
 8010176:	f7ff fae9 	bl	800f74c <quorem>
 801017a:	4603      	mov	r3, r0
 801017c:	3330      	adds	r3, #48	; 0x30
 801017e:	9005      	str	r0, [sp, #20]
 8010180:	4649      	mov	r1, r9
 8010182:	4628      	mov	r0, r5
 8010184:	9309      	str	r3, [sp, #36]	; 0x24
 8010186:	f000 fb79 	bl	801087c <__mcmp>
 801018a:	463a      	mov	r2, r7
 801018c:	4682      	mov	sl, r0
 801018e:	4621      	mov	r1, r4
 8010190:	4630      	mov	r0, r6
 8010192:	f000 fb8f 	bl	80108b4 <__mdiff>
 8010196:	68c2      	ldr	r2, [r0, #12]
 8010198:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801019a:	4680      	mov	r8, r0
 801019c:	bb0a      	cbnz	r2, 80101e2 <_dtoa_r+0x97a>
 801019e:	4601      	mov	r1, r0
 80101a0:	4628      	mov	r0, r5
 80101a2:	f000 fb6b 	bl	801087c <__mcmp>
 80101a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80101a8:	4602      	mov	r2, r0
 80101aa:	4641      	mov	r1, r8
 80101ac:	4630      	mov	r0, r6
 80101ae:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 80101b2:	f000 f921 	bl	80103f8 <_Bfree>
 80101b6:	9b06      	ldr	r3, [sp, #24]
 80101b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80101ba:	f8dd 8010 	ldr.w	r8, [sp, #16]
 80101be:	ea43 0102 	orr.w	r1, r3, r2
 80101c2:	9b07      	ldr	r3, [sp, #28]
 80101c4:	430b      	orrs	r3, r1
 80101c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80101c8:	d10d      	bne.n	80101e6 <_dtoa_r+0x97e>
 80101ca:	2b39      	cmp	r3, #57	; 0x39
 80101cc:	d029      	beq.n	8010222 <_dtoa_r+0x9ba>
 80101ce:	f1ba 0f00 	cmp.w	sl, #0
 80101d2:	dd01      	ble.n	80101d8 <_dtoa_r+0x970>
 80101d4:	9b05      	ldr	r3, [sp, #20]
 80101d6:	3331      	adds	r3, #49	; 0x31
 80101d8:	9a02      	ldr	r2, [sp, #8]
 80101da:	7013      	strb	r3, [r2, #0]
 80101dc:	e774      	b.n	80100c8 <_dtoa_r+0x860>
 80101de:	4638      	mov	r0, r7
 80101e0:	e7b8      	b.n	8010154 <_dtoa_r+0x8ec>
 80101e2:	2201      	movs	r2, #1
 80101e4:	e7e1      	b.n	80101aa <_dtoa_r+0x942>
 80101e6:	f1ba 0f00 	cmp.w	sl, #0
 80101ea:	db06      	blt.n	80101fa <_dtoa_r+0x992>
 80101ec:	9906      	ldr	r1, [sp, #24]
 80101ee:	ea41 0a0a 	orr.w	sl, r1, sl
 80101f2:	9907      	ldr	r1, [sp, #28]
 80101f4:	ea5a 0101 	orrs.w	r1, sl, r1
 80101f8:	d120      	bne.n	801023c <_dtoa_r+0x9d4>
 80101fa:	2a00      	cmp	r2, #0
 80101fc:	ddec      	ble.n	80101d8 <_dtoa_r+0x970>
 80101fe:	4629      	mov	r1, r5
 8010200:	2201      	movs	r2, #1
 8010202:	4630      	mov	r0, r6
 8010204:	9304      	str	r3, [sp, #16]
 8010206:	f000 fac9 	bl	801079c <__lshift>
 801020a:	4621      	mov	r1, r4
 801020c:	4605      	mov	r5, r0
 801020e:	f000 fb35 	bl	801087c <__mcmp>
 8010212:	2800      	cmp	r0, #0
 8010214:	9b04      	ldr	r3, [sp, #16]
 8010216:	dc02      	bgt.n	801021e <_dtoa_r+0x9b6>
 8010218:	d1de      	bne.n	80101d8 <_dtoa_r+0x970>
 801021a:	07da      	lsls	r2, r3, #31
 801021c:	d5dc      	bpl.n	80101d8 <_dtoa_r+0x970>
 801021e:	2b39      	cmp	r3, #57	; 0x39
 8010220:	d1d8      	bne.n	80101d4 <_dtoa_r+0x96c>
 8010222:	9a02      	ldr	r2, [sp, #8]
 8010224:	2339      	movs	r3, #57	; 0x39
 8010226:	7013      	strb	r3, [r2, #0]
 8010228:	4643      	mov	r3, r8
 801022a:	4698      	mov	r8, r3
 801022c:	3b01      	subs	r3, #1
 801022e:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8010232:	2a39      	cmp	r2, #57	; 0x39
 8010234:	d051      	beq.n	80102da <_dtoa_r+0xa72>
 8010236:	3201      	adds	r2, #1
 8010238:	701a      	strb	r2, [r3, #0]
 801023a:	e745      	b.n	80100c8 <_dtoa_r+0x860>
 801023c:	2a00      	cmp	r2, #0
 801023e:	dd03      	ble.n	8010248 <_dtoa_r+0x9e0>
 8010240:	2b39      	cmp	r3, #57	; 0x39
 8010242:	d0ee      	beq.n	8010222 <_dtoa_r+0x9ba>
 8010244:	3301      	adds	r3, #1
 8010246:	e7c7      	b.n	80101d8 <_dtoa_r+0x970>
 8010248:	9a04      	ldr	r2, [sp, #16]
 801024a:	9908      	ldr	r1, [sp, #32]
 801024c:	f802 3c01 	strb.w	r3, [r2, #-1]
 8010250:	428a      	cmp	r2, r1
 8010252:	d02b      	beq.n	80102ac <_dtoa_r+0xa44>
 8010254:	4629      	mov	r1, r5
 8010256:	2300      	movs	r3, #0
 8010258:	220a      	movs	r2, #10
 801025a:	4630      	mov	r0, r6
 801025c:	f000 f8ee 	bl	801043c <__multadd>
 8010260:	45b9      	cmp	r9, r7
 8010262:	4605      	mov	r5, r0
 8010264:	f04f 0300 	mov.w	r3, #0
 8010268:	f04f 020a 	mov.w	r2, #10
 801026c:	4649      	mov	r1, r9
 801026e:	4630      	mov	r0, r6
 8010270:	d107      	bne.n	8010282 <_dtoa_r+0xa1a>
 8010272:	f000 f8e3 	bl	801043c <__multadd>
 8010276:	4681      	mov	r9, r0
 8010278:	4607      	mov	r7, r0
 801027a:	9b04      	ldr	r3, [sp, #16]
 801027c:	3301      	adds	r3, #1
 801027e:	9304      	str	r3, [sp, #16]
 8010280:	e774      	b.n	801016c <_dtoa_r+0x904>
 8010282:	f000 f8db 	bl	801043c <__multadd>
 8010286:	4639      	mov	r1, r7
 8010288:	4681      	mov	r9, r0
 801028a:	2300      	movs	r3, #0
 801028c:	220a      	movs	r2, #10
 801028e:	4630      	mov	r0, r6
 8010290:	f000 f8d4 	bl	801043c <__multadd>
 8010294:	4607      	mov	r7, r0
 8010296:	e7f0      	b.n	801027a <_dtoa_r+0xa12>
 8010298:	f1ba 0f00 	cmp.w	sl, #0
 801029c:	9a01      	ldr	r2, [sp, #4]
 801029e:	bfcc      	ite	gt
 80102a0:	46d0      	movgt	r8, sl
 80102a2:	f04f 0801 	movle.w	r8, #1
 80102a6:	4490      	add	r8, r2
 80102a8:	f04f 0900 	mov.w	r9, #0
 80102ac:	4629      	mov	r1, r5
 80102ae:	2201      	movs	r2, #1
 80102b0:	4630      	mov	r0, r6
 80102b2:	9302      	str	r3, [sp, #8]
 80102b4:	f000 fa72 	bl	801079c <__lshift>
 80102b8:	4621      	mov	r1, r4
 80102ba:	4605      	mov	r5, r0
 80102bc:	f000 fade 	bl	801087c <__mcmp>
 80102c0:	2800      	cmp	r0, #0
 80102c2:	dcb1      	bgt.n	8010228 <_dtoa_r+0x9c0>
 80102c4:	d102      	bne.n	80102cc <_dtoa_r+0xa64>
 80102c6:	9b02      	ldr	r3, [sp, #8]
 80102c8:	07db      	lsls	r3, r3, #31
 80102ca:	d4ad      	bmi.n	8010228 <_dtoa_r+0x9c0>
 80102cc:	4643      	mov	r3, r8
 80102ce:	4698      	mov	r8, r3
 80102d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80102d4:	2a30      	cmp	r2, #48	; 0x30
 80102d6:	d0fa      	beq.n	80102ce <_dtoa_r+0xa66>
 80102d8:	e6f6      	b.n	80100c8 <_dtoa_r+0x860>
 80102da:	9a01      	ldr	r2, [sp, #4]
 80102dc:	429a      	cmp	r2, r3
 80102de:	d1a4      	bne.n	801022a <_dtoa_r+0x9c2>
 80102e0:	f10b 0b01 	add.w	fp, fp, #1
 80102e4:	2331      	movs	r3, #49	; 0x31
 80102e6:	e778      	b.n	80101da <_dtoa_r+0x972>
 80102e8:	4b14      	ldr	r3, [pc, #80]	; (801033c <_dtoa_r+0xad4>)
 80102ea:	f7ff bb27 	b.w	800f93c <_dtoa_r+0xd4>
 80102ee:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80102f0:	2b00      	cmp	r3, #0
 80102f2:	f47f ab03 	bne.w	800f8fc <_dtoa_r+0x94>
 80102f6:	4b12      	ldr	r3, [pc, #72]	; (8010340 <_dtoa_r+0xad8>)
 80102f8:	f7ff bb20 	b.w	800f93c <_dtoa_r+0xd4>
 80102fc:	f1ba 0f00 	cmp.w	sl, #0
 8010300:	dc03      	bgt.n	801030a <_dtoa_r+0xaa2>
 8010302:	9b06      	ldr	r3, [sp, #24]
 8010304:	2b02      	cmp	r3, #2
 8010306:	f73f aec7 	bgt.w	8010098 <_dtoa_r+0x830>
 801030a:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801030e:	4621      	mov	r1, r4
 8010310:	4628      	mov	r0, r5
 8010312:	f7ff fa1b 	bl	800f74c <quorem>
 8010316:	f100 0330 	add.w	r3, r0, #48	; 0x30
 801031a:	f808 3b01 	strb.w	r3, [r8], #1
 801031e:	9a01      	ldr	r2, [sp, #4]
 8010320:	eba8 0202 	sub.w	r2, r8, r2
 8010324:	4592      	cmp	sl, r2
 8010326:	ddb7      	ble.n	8010298 <_dtoa_r+0xa30>
 8010328:	4629      	mov	r1, r5
 801032a:	2300      	movs	r3, #0
 801032c:	220a      	movs	r2, #10
 801032e:	4630      	mov	r0, r6
 8010330:	f000 f884 	bl	801043c <__multadd>
 8010334:	4605      	mov	r5, r0
 8010336:	e7ea      	b.n	801030e <_dtoa_r+0xaa6>
 8010338:	08025e67 	.word	0x08025e67
 801033c:	08025dc4 	.word	0x08025dc4
 8010340:	08025de8 	.word	0x08025de8

08010344 <_localeconv_r>:
 8010344:	4800      	ldr	r0, [pc, #0]	; (8010348 <_localeconv_r+0x4>)
 8010346:	4770      	bx	lr
 8010348:	24000164 	.word	0x24000164

0801034c <malloc>:
 801034c:	4b02      	ldr	r3, [pc, #8]	; (8010358 <malloc+0xc>)
 801034e:	4601      	mov	r1, r0
 8010350:	6818      	ldr	r0, [r3, #0]
 8010352:	f000 bc17 	b.w	8010b84 <_malloc_r>
 8010356:	bf00      	nop
 8010358:	24000010 	.word	0x24000010

0801035c <memcpy>:
 801035c:	440a      	add	r2, r1
 801035e:	4291      	cmp	r1, r2
 8010360:	f100 33ff 	add.w	r3, r0, #4294967295
 8010364:	d100      	bne.n	8010368 <memcpy+0xc>
 8010366:	4770      	bx	lr
 8010368:	b510      	push	{r4, lr}
 801036a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801036e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010372:	4291      	cmp	r1, r2
 8010374:	d1f9      	bne.n	801036a <memcpy+0xe>
 8010376:	bd10      	pop	{r4, pc}

08010378 <_Balloc>:
 8010378:	b570      	push	{r4, r5, r6, lr}
 801037a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801037c:	4604      	mov	r4, r0
 801037e:	460d      	mov	r5, r1
 8010380:	b976      	cbnz	r6, 80103a0 <_Balloc+0x28>
 8010382:	2010      	movs	r0, #16
 8010384:	f7ff ffe2 	bl	801034c <malloc>
 8010388:	4602      	mov	r2, r0
 801038a:	6260      	str	r0, [r4, #36]	; 0x24
 801038c:	b920      	cbnz	r0, 8010398 <_Balloc+0x20>
 801038e:	4b18      	ldr	r3, [pc, #96]	; (80103f0 <_Balloc+0x78>)
 8010390:	4818      	ldr	r0, [pc, #96]	; (80103f4 <_Balloc+0x7c>)
 8010392:	2166      	movs	r1, #102	; 0x66
 8010394:	f000 fdd6 	bl	8010f44 <__assert_func>
 8010398:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801039c:	6006      	str	r6, [r0, #0]
 801039e:	60c6      	str	r6, [r0, #12]
 80103a0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80103a2:	68f3      	ldr	r3, [r6, #12]
 80103a4:	b183      	cbz	r3, 80103c8 <_Balloc+0x50>
 80103a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80103a8:	68db      	ldr	r3, [r3, #12]
 80103aa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80103ae:	b9b8      	cbnz	r0, 80103e0 <_Balloc+0x68>
 80103b0:	2101      	movs	r1, #1
 80103b2:	fa01 f605 	lsl.w	r6, r1, r5
 80103b6:	1d72      	adds	r2, r6, #5
 80103b8:	0092      	lsls	r2, r2, #2
 80103ba:	4620      	mov	r0, r4
 80103bc:	f000 fb60 	bl	8010a80 <_calloc_r>
 80103c0:	b160      	cbz	r0, 80103dc <_Balloc+0x64>
 80103c2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80103c6:	e00e      	b.n	80103e6 <_Balloc+0x6e>
 80103c8:	2221      	movs	r2, #33	; 0x21
 80103ca:	2104      	movs	r1, #4
 80103cc:	4620      	mov	r0, r4
 80103ce:	f000 fb57 	bl	8010a80 <_calloc_r>
 80103d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80103d4:	60f0      	str	r0, [r6, #12]
 80103d6:	68db      	ldr	r3, [r3, #12]
 80103d8:	2b00      	cmp	r3, #0
 80103da:	d1e4      	bne.n	80103a6 <_Balloc+0x2e>
 80103dc:	2000      	movs	r0, #0
 80103de:	bd70      	pop	{r4, r5, r6, pc}
 80103e0:	6802      	ldr	r2, [r0, #0]
 80103e2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80103e6:	2300      	movs	r3, #0
 80103e8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80103ec:	e7f7      	b.n	80103de <_Balloc+0x66>
 80103ee:	bf00      	nop
 80103f0:	08025df5 	.word	0x08025df5
 80103f4:	08025e78 	.word	0x08025e78

080103f8 <_Bfree>:
 80103f8:	b570      	push	{r4, r5, r6, lr}
 80103fa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80103fc:	4605      	mov	r5, r0
 80103fe:	460c      	mov	r4, r1
 8010400:	b976      	cbnz	r6, 8010420 <_Bfree+0x28>
 8010402:	2010      	movs	r0, #16
 8010404:	f7ff ffa2 	bl	801034c <malloc>
 8010408:	4602      	mov	r2, r0
 801040a:	6268      	str	r0, [r5, #36]	; 0x24
 801040c:	b920      	cbnz	r0, 8010418 <_Bfree+0x20>
 801040e:	4b09      	ldr	r3, [pc, #36]	; (8010434 <_Bfree+0x3c>)
 8010410:	4809      	ldr	r0, [pc, #36]	; (8010438 <_Bfree+0x40>)
 8010412:	218a      	movs	r1, #138	; 0x8a
 8010414:	f000 fd96 	bl	8010f44 <__assert_func>
 8010418:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801041c:	6006      	str	r6, [r0, #0]
 801041e:	60c6      	str	r6, [r0, #12]
 8010420:	b13c      	cbz	r4, 8010432 <_Bfree+0x3a>
 8010422:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8010424:	6862      	ldr	r2, [r4, #4]
 8010426:	68db      	ldr	r3, [r3, #12]
 8010428:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801042c:	6021      	str	r1, [r4, #0]
 801042e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8010432:	bd70      	pop	{r4, r5, r6, pc}
 8010434:	08025df5 	.word	0x08025df5
 8010438:	08025e78 	.word	0x08025e78

0801043c <__multadd>:
 801043c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010440:	690d      	ldr	r5, [r1, #16]
 8010442:	4607      	mov	r7, r0
 8010444:	460c      	mov	r4, r1
 8010446:	461e      	mov	r6, r3
 8010448:	f101 0c14 	add.w	ip, r1, #20
 801044c:	2000      	movs	r0, #0
 801044e:	f8dc 3000 	ldr.w	r3, [ip]
 8010452:	b299      	uxth	r1, r3
 8010454:	fb02 6101 	mla	r1, r2, r1, r6
 8010458:	0c1e      	lsrs	r6, r3, #16
 801045a:	0c0b      	lsrs	r3, r1, #16
 801045c:	fb02 3306 	mla	r3, r2, r6, r3
 8010460:	b289      	uxth	r1, r1
 8010462:	3001      	adds	r0, #1
 8010464:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8010468:	4285      	cmp	r5, r0
 801046a:	f84c 1b04 	str.w	r1, [ip], #4
 801046e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8010472:	dcec      	bgt.n	801044e <__multadd+0x12>
 8010474:	b30e      	cbz	r6, 80104ba <__multadd+0x7e>
 8010476:	68a3      	ldr	r3, [r4, #8]
 8010478:	42ab      	cmp	r3, r5
 801047a:	dc19      	bgt.n	80104b0 <__multadd+0x74>
 801047c:	6861      	ldr	r1, [r4, #4]
 801047e:	4638      	mov	r0, r7
 8010480:	3101      	adds	r1, #1
 8010482:	f7ff ff79 	bl	8010378 <_Balloc>
 8010486:	4680      	mov	r8, r0
 8010488:	b928      	cbnz	r0, 8010496 <__multadd+0x5a>
 801048a:	4602      	mov	r2, r0
 801048c:	4b0c      	ldr	r3, [pc, #48]	; (80104c0 <__multadd+0x84>)
 801048e:	480d      	ldr	r0, [pc, #52]	; (80104c4 <__multadd+0x88>)
 8010490:	21b5      	movs	r1, #181	; 0xb5
 8010492:	f000 fd57 	bl	8010f44 <__assert_func>
 8010496:	6922      	ldr	r2, [r4, #16]
 8010498:	3202      	adds	r2, #2
 801049a:	f104 010c 	add.w	r1, r4, #12
 801049e:	0092      	lsls	r2, r2, #2
 80104a0:	300c      	adds	r0, #12
 80104a2:	f7ff ff5b 	bl	801035c <memcpy>
 80104a6:	4621      	mov	r1, r4
 80104a8:	4638      	mov	r0, r7
 80104aa:	f7ff ffa5 	bl	80103f8 <_Bfree>
 80104ae:	4644      	mov	r4, r8
 80104b0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80104b4:	3501      	adds	r5, #1
 80104b6:	615e      	str	r6, [r3, #20]
 80104b8:	6125      	str	r5, [r4, #16]
 80104ba:	4620      	mov	r0, r4
 80104bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80104c0:	08025e67 	.word	0x08025e67
 80104c4:	08025e78 	.word	0x08025e78

080104c8 <__hi0bits>:
 80104c8:	0c03      	lsrs	r3, r0, #16
 80104ca:	041b      	lsls	r3, r3, #16
 80104cc:	b9d3      	cbnz	r3, 8010504 <__hi0bits+0x3c>
 80104ce:	0400      	lsls	r0, r0, #16
 80104d0:	2310      	movs	r3, #16
 80104d2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80104d6:	bf04      	itt	eq
 80104d8:	0200      	lsleq	r0, r0, #8
 80104da:	3308      	addeq	r3, #8
 80104dc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80104e0:	bf04      	itt	eq
 80104e2:	0100      	lsleq	r0, r0, #4
 80104e4:	3304      	addeq	r3, #4
 80104e6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80104ea:	bf04      	itt	eq
 80104ec:	0080      	lsleq	r0, r0, #2
 80104ee:	3302      	addeq	r3, #2
 80104f0:	2800      	cmp	r0, #0
 80104f2:	db05      	blt.n	8010500 <__hi0bits+0x38>
 80104f4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80104f8:	f103 0301 	add.w	r3, r3, #1
 80104fc:	bf08      	it	eq
 80104fe:	2320      	moveq	r3, #32
 8010500:	4618      	mov	r0, r3
 8010502:	4770      	bx	lr
 8010504:	2300      	movs	r3, #0
 8010506:	e7e4      	b.n	80104d2 <__hi0bits+0xa>

08010508 <__lo0bits>:
 8010508:	6803      	ldr	r3, [r0, #0]
 801050a:	f013 0207 	ands.w	r2, r3, #7
 801050e:	4601      	mov	r1, r0
 8010510:	d00b      	beq.n	801052a <__lo0bits+0x22>
 8010512:	07da      	lsls	r2, r3, #31
 8010514:	d423      	bmi.n	801055e <__lo0bits+0x56>
 8010516:	0798      	lsls	r0, r3, #30
 8010518:	bf49      	itett	mi
 801051a:	085b      	lsrmi	r3, r3, #1
 801051c:	089b      	lsrpl	r3, r3, #2
 801051e:	2001      	movmi	r0, #1
 8010520:	600b      	strmi	r3, [r1, #0]
 8010522:	bf5c      	itt	pl
 8010524:	600b      	strpl	r3, [r1, #0]
 8010526:	2002      	movpl	r0, #2
 8010528:	4770      	bx	lr
 801052a:	b298      	uxth	r0, r3
 801052c:	b9a8      	cbnz	r0, 801055a <__lo0bits+0x52>
 801052e:	0c1b      	lsrs	r3, r3, #16
 8010530:	2010      	movs	r0, #16
 8010532:	b2da      	uxtb	r2, r3
 8010534:	b90a      	cbnz	r2, 801053a <__lo0bits+0x32>
 8010536:	3008      	adds	r0, #8
 8010538:	0a1b      	lsrs	r3, r3, #8
 801053a:	071a      	lsls	r2, r3, #28
 801053c:	bf04      	itt	eq
 801053e:	091b      	lsreq	r3, r3, #4
 8010540:	3004      	addeq	r0, #4
 8010542:	079a      	lsls	r2, r3, #30
 8010544:	bf04      	itt	eq
 8010546:	089b      	lsreq	r3, r3, #2
 8010548:	3002      	addeq	r0, #2
 801054a:	07da      	lsls	r2, r3, #31
 801054c:	d403      	bmi.n	8010556 <__lo0bits+0x4e>
 801054e:	085b      	lsrs	r3, r3, #1
 8010550:	f100 0001 	add.w	r0, r0, #1
 8010554:	d005      	beq.n	8010562 <__lo0bits+0x5a>
 8010556:	600b      	str	r3, [r1, #0]
 8010558:	4770      	bx	lr
 801055a:	4610      	mov	r0, r2
 801055c:	e7e9      	b.n	8010532 <__lo0bits+0x2a>
 801055e:	2000      	movs	r0, #0
 8010560:	4770      	bx	lr
 8010562:	2020      	movs	r0, #32
 8010564:	4770      	bx	lr
	...

08010568 <__i2b>:
 8010568:	b510      	push	{r4, lr}
 801056a:	460c      	mov	r4, r1
 801056c:	2101      	movs	r1, #1
 801056e:	f7ff ff03 	bl	8010378 <_Balloc>
 8010572:	4602      	mov	r2, r0
 8010574:	b928      	cbnz	r0, 8010582 <__i2b+0x1a>
 8010576:	4b05      	ldr	r3, [pc, #20]	; (801058c <__i2b+0x24>)
 8010578:	4805      	ldr	r0, [pc, #20]	; (8010590 <__i2b+0x28>)
 801057a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801057e:	f000 fce1 	bl	8010f44 <__assert_func>
 8010582:	2301      	movs	r3, #1
 8010584:	6144      	str	r4, [r0, #20]
 8010586:	6103      	str	r3, [r0, #16]
 8010588:	bd10      	pop	{r4, pc}
 801058a:	bf00      	nop
 801058c:	08025e67 	.word	0x08025e67
 8010590:	08025e78 	.word	0x08025e78

08010594 <__multiply>:
 8010594:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010598:	4691      	mov	r9, r2
 801059a:	690a      	ldr	r2, [r1, #16]
 801059c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80105a0:	429a      	cmp	r2, r3
 80105a2:	bfb8      	it	lt
 80105a4:	460b      	movlt	r3, r1
 80105a6:	460c      	mov	r4, r1
 80105a8:	bfbc      	itt	lt
 80105aa:	464c      	movlt	r4, r9
 80105ac:	4699      	movlt	r9, r3
 80105ae:	6927      	ldr	r7, [r4, #16]
 80105b0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80105b4:	68a3      	ldr	r3, [r4, #8]
 80105b6:	6861      	ldr	r1, [r4, #4]
 80105b8:	eb07 060a 	add.w	r6, r7, sl
 80105bc:	42b3      	cmp	r3, r6
 80105be:	b085      	sub	sp, #20
 80105c0:	bfb8      	it	lt
 80105c2:	3101      	addlt	r1, #1
 80105c4:	f7ff fed8 	bl	8010378 <_Balloc>
 80105c8:	b930      	cbnz	r0, 80105d8 <__multiply+0x44>
 80105ca:	4602      	mov	r2, r0
 80105cc:	4b44      	ldr	r3, [pc, #272]	; (80106e0 <__multiply+0x14c>)
 80105ce:	4845      	ldr	r0, [pc, #276]	; (80106e4 <__multiply+0x150>)
 80105d0:	f240 115d 	movw	r1, #349	; 0x15d
 80105d4:	f000 fcb6 	bl	8010f44 <__assert_func>
 80105d8:	f100 0514 	add.w	r5, r0, #20
 80105dc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80105e0:	462b      	mov	r3, r5
 80105e2:	2200      	movs	r2, #0
 80105e4:	4543      	cmp	r3, r8
 80105e6:	d321      	bcc.n	801062c <__multiply+0x98>
 80105e8:	f104 0314 	add.w	r3, r4, #20
 80105ec:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80105f0:	f109 0314 	add.w	r3, r9, #20
 80105f4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80105f8:	9202      	str	r2, [sp, #8]
 80105fa:	1b3a      	subs	r2, r7, r4
 80105fc:	3a15      	subs	r2, #21
 80105fe:	f022 0203 	bic.w	r2, r2, #3
 8010602:	3204      	adds	r2, #4
 8010604:	f104 0115 	add.w	r1, r4, #21
 8010608:	428f      	cmp	r7, r1
 801060a:	bf38      	it	cc
 801060c:	2204      	movcc	r2, #4
 801060e:	9201      	str	r2, [sp, #4]
 8010610:	9a02      	ldr	r2, [sp, #8]
 8010612:	9303      	str	r3, [sp, #12]
 8010614:	429a      	cmp	r2, r3
 8010616:	d80c      	bhi.n	8010632 <__multiply+0x9e>
 8010618:	2e00      	cmp	r6, #0
 801061a:	dd03      	ble.n	8010624 <__multiply+0x90>
 801061c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8010620:	2b00      	cmp	r3, #0
 8010622:	d05a      	beq.n	80106da <__multiply+0x146>
 8010624:	6106      	str	r6, [r0, #16]
 8010626:	b005      	add	sp, #20
 8010628:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801062c:	f843 2b04 	str.w	r2, [r3], #4
 8010630:	e7d8      	b.n	80105e4 <__multiply+0x50>
 8010632:	f8b3 a000 	ldrh.w	sl, [r3]
 8010636:	f1ba 0f00 	cmp.w	sl, #0
 801063a:	d024      	beq.n	8010686 <__multiply+0xf2>
 801063c:	f104 0e14 	add.w	lr, r4, #20
 8010640:	46a9      	mov	r9, r5
 8010642:	f04f 0c00 	mov.w	ip, #0
 8010646:	f85e 2b04 	ldr.w	r2, [lr], #4
 801064a:	f8d9 1000 	ldr.w	r1, [r9]
 801064e:	fa1f fb82 	uxth.w	fp, r2
 8010652:	b289      	uxth	r1, r1
 8010654:	fb0a 110b 	mla	r1, sl, fp, r1
 8010658:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 801065c:	f8d9 2000 	ldr.w	r2, [r9]
 8010660:	4461      	add	r1, ip
 8010662:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8010666:	fb0a c20b 	mla	r2, sl, fp, ip
 801066a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801066e:	b289      	uxth	r1, r1
 8010670:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8010674:	4577      	cmp	r7, lr
 8010676:	f849 1b04 	str.w	r1, [r9], #4
 801067a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801067e:	d8e2      	bhi.n	8010646 <__multiply+0xb2>
 8010680:	9a01      	ldr	r2, [sp, #4]
 8010682:	f845 c002 	str.w	ip, [r5, r2]
 8010686:	9a03      	ldr	r2, [sp, #12]
 8010688:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801068c:	3304      	adds	r3, #4
 801068e:	f1b9 0f00 	cmp.w	r9, #0
 8010692:	d020      	beq.n	80106d6 <__multiply+0x142>
 8010694:	6829      	ldr	r1, [r5, #0]
 8010696:	f104 0c14 	add.w	ip, r4, #20
 801069a:	46ae      	mov	lr, r5
 801069c:	f04f 0a00 	mov.w	sl, #0
 80106a0:	f8bc b000 	ldrh.w	fp, [ip]
 80106a4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80106a8:	fb09 220b 	mla	r2, r9, fp, r2
 80106ac:	4492      	add	sl, r2
 80106ae:	b289      	uxth	r1, r1
 80106b0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80106b4:	f84e 1b04 	str.w	r1, [lr], #4
 80106b8:	f85c 2b04 	ldr.w	r2, [ip], #4
 80106bc:	f8be 1000 	ldrh.w	r1, [lr]
 80106c0:	0c12      	lsrs	r2, r2, #16
 80106c2:	fb09 1102 	mla	r1, r9, r2, r1
 80106c6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80106ca:	4567      	cmp	r7, ip
 80106cc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80106d0:	d8e6      	bhi.n	80106a0 <__multiply+0x10c>
 80106d2:	9a01      	ldr	r2, [sp, #4]
 80106d4:	50a9      	str	r1, [r5, r2]
 80106d6:	3504      	adds	r5, #4
 80106d8:	e79a      	b.n	8010610 <__multiply+0x7c>
 80106da:	3e01      	subs	r6, #1
 80106dc:	e79c      	b.n	8010618 <__multiply+0x84>
 80106de:	bf00      	nop
 80106e0:	08025e67 	.word	0x08025e67
 80106e4:	08025e78 	.word	0x08025e78

080106e8 <__pow5mult>:
 80106e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80106ec:	4615      	mov	r5, r2
 80106ee:	f012 0203 	ands.w	r2, r2, #3
 80106f2:	4606      	mov	r6, r0
 80106f4:	460f      	mov	r7, r1
 80106f6:	d007      	beq.n	8010708 <__pow5mult+0x20>
 80106f8:	4c25      	ldr	r4, [pc, #148]	; (8010790 <__pow5mult+0xa8>)
 80106fa:	3a01      	subs	r2, #1
 80106fc:	2300      	movs	r3, #0
 80106fe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8010702:	f7ff fe9b 	bl	801043c <__multadd>
 8010706:	4607      	mov	r7, r0
 8010708:	10ad      	asrs	r5, r5, #2
 801070a:	d03d      	beq.n	8010788 <__pow5mult+0xa0>
 801070c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801070e:	b97c      	cbnz	r4, 8010730 <__pow5mult+0x48>
 8010710:	2010      	movs	r0, #16
 8010712:	f7ff fe1b 	bl	801034c <malloc>
 8010716:	4602      	mov	r2, r0
 8010718:	6270      	str	r0, [r6, #36]	; 0x24
 801071a:	b928      	cbnz	r0, 8010728 <__pow5mult+0x40>
 801071c:	4b1d      	ldr	r3, [pc, #116]	; (8010794 <__pow5mult+0xac>)
 801071e:	481e      	ldr	r0, [pc, #120]	; (8010798 <__pow5mult+0xb0>)
 8010720:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8010724:	f000 fc0e 	bl	8010f44 <__assert_func>
 8010728:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801072c:	6004      	str	r4, [r0, #0]
 801072e:	60c4      	str	r4, [r0, #12]
 8010730:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8010734:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010738:	b94c      	cbnz	r4, 801074e <__pow5mult+0x66>
 801073a:	f240 2171 	movw	r1, #625	; 0x271
 801073e:	4630      	mov	r0, r6
 8010740:	f7ff ff12 	bl	8010568 <__i2b>
 8010744:	2300      	movs	r3, #0
 8010746:	f8c8 0008 	str.w	r0, [r8, #8]
 801074a:	4604      	mov	r4, r0
 801074c:	6003      	str	r3, [r0, #0]
 801074e:	f04f 0900 	mov.w	r9, #0
 8010752:	07eb      	lsls	r3, r5, #31
 8010754:	d50a      	bpl.n	801076c <__pow5mult+0x84>
 8010756:	4639      	mov	r1, r7
 8010758:	4622      	mov	r2, r4
 801075a:	4630      	mov	r0, r6
 801075c:	f7ff ff1a 	bl	8010594 <__multiply>
 8010760:	4639      	mov	r1, r7
 8010762:	4680      	mov	r8, r0
 8010764:	4630      	mov	r0, r6
 8010766:	f7ff fe47 	bl	80103f8 <_Bfree>
 801076a:	4647      	mov	r7, r8
 801076c:	106d      	asrs	r5, r5, #1
 801076e:	d00b      	beq.n	8010788 <__pow5mult+0xa0>
 8010770:	6820      	ldr	r0, [r4, #0]
 8010772:	b938      	cbnz	r0, 8010784 <__pow5mult+0x9c>
 8010774:	4622      	mov	r2, r4
 8010776:	4621      	mov	r1, r4
 8010778:	4630      	mov	r0, r6
 801077a:	f7ff ff0b 	bl	8010594 <__multiply>
 801077e:	6020      	str	r0, [r4, #0]
 8010780:	f8c0 9000 	str.w	r9, [r0]
 8010784:	4604      	mov	r4, r0
 8010786:	e7e4      	b.n	8010752 <__pow5mult+0x6a>
 8010788:	4638      	mov	r0, r7
 801078a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801078e:	bf00      	nop
 8010790:	08025fc8 	.word	0x08025fc8
 8010794:	08025df5 	.word	0x08025df5
 8010798:	08025e78 	.word	0x08025e78

0801079c <__lshift>:
 801079c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80107a0:	460c      	mov	r4, r1
 80107a2:	6849      	ldr	r1, [r1, #4]
 80107a4:	6923      	ldr	r3, [r4, #16]
 80107a6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80107aa:	68a3      	ldr	r3, [r4, #8]
 80107ac:	4607      	mov	r7, r0
 80107ae:	4691      	mov	r9, r2
 80107b0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80107b4:	f108 0601 	add.w	r6, r8, #1
 80107b8:	42b3      	cmp	r3, r6
 80107ba:	db0b      	blt.n	80107d4 <__lshift+0x38>
 80107bc:	4638      	mov	r0, r7
 80107be:	f7ff fddb 	bl	8010378 <_Balloc>
 80107c2:	4605      	mov	r5, r0
 80107c4:	b948      	cbnz	r0, 80107da <__lshift+0x3e>
 80107c6:	4602      	mov	r2, r0
 80107c8:	4b2a      	ldr	r3, [pc, #168]	; (8010874 <__lshift+0xd8>)
 80107ca:	482b      	ldr	r0, [pc, #172]	; (8010878 <__lshift+0xdc>)
 80107cc:	f240 11d9 	movw	r1, #473	; 0x1d9
 80107d0:	f000 fbb8 	bl	8010f44 <__assert_func>
 80107d4:	3101      	adds	r1, #1
 80107d6:	005b      	lsls	r3, r3, #1
 80107d8:	e7ee      	b.n	80107b8 <__lshift+0x1c>
 80107da:	2300      	movs	r3, #0
 80107dc:	f100 0114 	add.w	r1, r0, #20
 80107e0:	f100 0210 	add.w	r2, r0, #16
 80107e4:	4618      	mov	r0, r3
 80107e6:	4553      	cmp	r3, sl
 80107e8:	db37      	blt.n	801085a <__lshift+0xbe>
 80107ea:	6920      	ldr	r0, [r4, #16]
 80107ec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80107f0:	f104 0314 	add.w	r3, r4, #20
 80107f4:	f019 091f 	ands.w	r9, r9, #31
 80107f8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80107fc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8010800:	d02f      	beq.n	8010862 <__lshift+0xc6>
 8010802:	f1c9 0e20 	rsb	lr, r9, #32
 8010806:	468a      	mov	sl, r1
 8010808:	f04f 0c00 	mov.w	ip, #0
 801080c:	681a      	ldr	r2, [r3, #0]
 801080e:	fa02 f209 	lsl.w	r2, r2, r9
 8010812:	ea42 020c 	orr.w	r2, r2, ip
 8010816:	f84a 2b04 	str.w	r2, [sl], #4
 801081a:	f853 2b04 	ldr.w	r2, [r3], #4
 801081e:	4298      	cmp	r0, r3
 8010820:	fa22 fc0e 	lsr.w	ip, r2, lr
 8010824:	d8f2      	bhi.n	801080c <__lshift+0x70>
 8010826:	1b03      	subs	r3, r0, r4
 8010828:	3b15      	subs	r3, #21
 801082a:	f023 0303 	bic.w	r3, r3, #3
 801082e:	3304      	adds	r3, #4
 8010830:	f104 0215 	add.w	r2, r4, #21
 8010834:	4290      	cmp	r0, r2
 8010836:	bf38      	it	cc
 8010838:	2304      	movcc	r3, #4
 801083a:	f841 c003 	str.w	ip, [r1, r3]
 801083e:	f1bc 0f00 	cmp.w	ip, #0
 8010842:	d001      	beq.n	8010848 <__lshift+0xac>
 8010844:	f108 0602 	add.w	r6, r8, #2
 8010848:	3e01      	subs	r6, #1
 801084a:	4638      	mov	r0, r7
 801084c:	612e      	str	r6, [r5, #16]
 801084e:	4621      	mov	r1, r4
 8010850:	f7ff fdd2 	bl	80103f8 <_Bfree>
 8010854:	4628      	mov	r0, r5
 8010856:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801085a:	f842 0f04 	str.w	r0, [r2, #4]!
 801085e:	3301      	adds	r3, #1
 8010860:	e7c1      	b.n	80107e6 <__lshift+0x4a>
 8010862:	3904      	subs	r1, #4
 8010864:	f853 2b04 	ldr.w	r2, [r3], #4
 8010868:	f841 2f04 	str.w	r2, [r1, #4]!
 801086c:	4298      	cmp	r0, r3
 801086e:	d8f9      	bhi.n	8010864 <__lshift+0xc8>
 8010870:	e7ea      	b.n	8010848 <__lshift+0xac>
 8010872:	bf00      	nop
 8010874:	08025e67 	.word	0x08025e67
 8010878:	08025e78 	.word	0x08025e78

0801087c <__mcmp>:
 801087c:	b530      	push	{r4, r5, lr}
 801087e:	6902      	ldr	r2, [r0, #16]
 8010880:	690c      	ldr	r4, [r1, #16]
 8010882:	1b12      	subs	r2, r2, r4
 8010884:	d10e      	bne.n	80108a4 <__mcmp+0x28>
 8010886:	f100 0314 	add.w	r3, r0, #20
 801088a:	3114      	adds	r1, #20
 801088c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8010890:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8010894:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8010898:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801089c:	42a5      	cmp	r5, r4
 801089e:	d003      	beq.n	80108a8 <__mcmp+0x2c>
 80108a0:	d305      	bcc.n	80108ae <__mcmp+0x32>
 80108a2:	2201      	movs	r2, #1
 80108a4:	4610      	mov	r0, r2
 80108a6:	bd30      	pop	{r4, r5, pc}
 80108a8:	4283      	cmp	r3, r0
 80108aa:	d3f3      	bcc.n	8010894 <__mcmp+0x18>
 80108ac:	e7fa      	b.n	80108a4 <__mcmp+0x28>
 80108ae:	f04f 32ff 	mov.w	r2, #4294967295
 80108b2:	e7f7      	b.n	80108a4 <__mcmp+0x28>

080108b4 <__mdiff>:
 80108b4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80108b8:	460c      	mov	r4, r1
 80108ba:	4606      	mov	r6, r0
 80108bc:	4611      	mov	r1, r2
 80108be:	4620      	mov	r0, r4
 80108c0:	4690      	mov	r8, r2
 80108c2:	f7ff ffdb 	bl	801087c <__mcmp>
 80108c6:	1e05      	subs	r5, r0, #0
 80108c8:	d110      	bne.n	80108ec <__mdiff+0x38>
 80108ca:	4629      	mov	r1, r5
 80108cc:	4630      	mov	r0, r6
 80108ce:	f7ff fd53 	bl	8010378 <_Balloc>
 80108d2:	b930      	cbnz	r0, 80108e2 <__mdiff+0x2e>
 80108d4:	4b3a      	ldr	r3, [pc, #232]	; (80109c0 <__mdiff+0x10c>)
 80108d6:	4602      	mov	r2, r0
 80108d8:	f240 2132 	movw	r1, #562	; 0x232
 80108dc:	4839      	ldr	r0, [pc, #228]	; (80109c4 <__mdiff+0x110>)
 80108de:	f000 fb31 	bl	8010f44 <__assert_func>
 80108e2:	2301      	movs	r3, #1
 80108e4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80108e8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80108ec:	bfa4      	itt	ge
 80108ee:	4643      	movge	r3, r8
 80108f0:	46a0      	movge	r8, r4
 80108f2:	4630      	mov	r0, r6
 80108f4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80108f8:	bfa6      	itte	ge
 80108fa:	461c      	movge	r4, r3
 80108fc:	2500      	movge	r5, #0
 80108fe:	2501      	movlt	r5, #1
 8010900:	f7ff fd3a 	bl	8010378 <_Balloc>
 8010904:	b920      	cbnz	r0, 8010910 <__mdiff+0x5c>
 8010906:	4b2e      	ldr	r3, [pc, #184]	; (80109c0 <__mdiff+0x10c>)
 8010908:	4602      	mov	r2, r0
 801090a:	f44f 7110 	mov.w	r1, #576	; 0x240
 801090e:	e7e5      	b.n	80108dc <__mdiff+0x28>
 8010910:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8010914:	6926      	ldr	r6, [r4, #16]
 8010916:	60c5      	str	r5, [r0, #12]
 8010918:	f104 0914 	add.w	r9, r4, #20
 801091c:	f108 0514 	add.w	r5, r8, #20
 8010920:	f100 0e14 	add.w	lr, r0, #20
 8010924:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8010928:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 801092c:	f108 0210 	add.w	r2, r8, #16
 8010930:	46f2      	mov	sl, lr
 8010932:	2100      	movs	r1, #0
 8010934:	f859 3b04 	ldr.w	r3, [r9], #4
 8010938:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801093c:	fa1f f883 	uxth.w	r8, r3
 8010940:	fa11 f18b 	uxtah	r1, r1, fp
 8010944:	0c1b      	lsrs	r3, r3, #16
 8010946:	eba1 0808 	sub.w	r8, r1, r8
 801094a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801094e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8010952:	fa1f f888 	uxth.w	r8, r8
 8010956:	1419      	asrs	r1, r3, #16
 8010958:	454e      	cmp	r6, r9
 801095a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801095e:	f84a 3b04 	str.w	r3, [sl], #4
 8010962:	d8e7      	bhi.n	8010934 <__mdiff+0x80>
 8010964:	1b33      	subs	r3, r6, r4
 8010966:	3b15      	subs	r3, #21
 8010968:	f023 0303 	bic.w	r3, r3, #3
 801096c:	3304      	adds	r3, #4
 801096e:	3415      	adds	r4, #21
 8010970:	42a6      	cmp	r6, r4
 8010972:	bf38      	it	cc
 8010974:	2304      	movcc	r3, #4
 8010976:	441d      	add	r5, r3
 8010978:	4473      	add	r3, lr
 801097a:	469e      	mov	lr, r3
 801097c:	462e      	mov	r6, r5
 801097e:	4566      	cmp	r6, ip
 8010980:	d30e      	bcc.n	80109a0 <__mdiff+0xec>
 8010982:	f10c 0203 	add.w	r2, ip, #3
 8010986:	1b52      	subs	r2, r2, r5
 8010988:	f022 0203 	bic.w	r2, r2, #3
 801098c:	3d03      	subs	r5, #3
 801098e:	45ac      	cmp	ip, r5
 8010990:	bf38      	it	cc
 8010992:	2200      	movcc	r2, #0
 8010994:	441a      	add	r2, r3
 8010996:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801099a:	b17b      	cbz	r3, 80109bc <__mdiff+0x108>
 801099c:	6107      	str	r7, [r0, #16]
 801099e:	e7a3      	b.n	80108e8 <__mdiff+0x34>
 80109a0:	f856 8b04 	ldr.w	r8, [r6], #4
 80109a4:	fa11 f288 	uxtah	r2, r1, r8
 80109a8:	1414      	asrs	r4, r2, #16
 80109aa:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80109ae:	b292      	uxth	r2, r2
 80109b0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80109b4:	f84e 2b04 	str.w	r2, [lr], #4
 80109b8:	1421      	asrs	r1, r4, #16
 80109ba:	e7e0      	b.n	801097e <__mdiff+0xca>
 80109bc:	3f01      	subs	r7, #1
 80109be:	e7ea      	b.n	8010996 <__mdiff+0xe2>
 80109c0:	08025e67 	.word	0x08025e67
 80109c4:	08025e78 	.word	0x08025e78

080109c8 <__d2b>:
 80109c8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80109cc:	4689      	mov	r9, r1
 80109ce:	2101      	movs	r1, #1
 80109d0:	ec57 6b10 	vmov	r6, r7, d0
 80109d4:	4690      	mov	r8, r2
 80109d6:	f7ff fccf 	bl	8010378 <_Balloc>
 80109da:	4604      	mov	r4, r0
 80109dc:	b930      	cbnz	r0, 80109ec <__d2b+0x24>
 80109de:	4602      	mov	r2, r0
 80109e0:	4b25      	ldr	r3, [pc, #148]	; (8010a78 <__d2b+0xb0>)
 80109e2:	4826      	ldr	r0, [pc, #152]	; (8010a7c <__d2b+0xb4>)
 80109e4:	f240 310a 	movw	r1, #778	; 0x30a
 80109e8:	f000 faac 	bl	8010f44 <__assert_func>
 80109ec:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80109f0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80109f4:	bb35      	cbnz	r5, 8010a44 <__d2b+0x7c>
 80109f6:	2e00      	cmp	r6, #0
 80109f8:	9301      	str	r3, [sp, #4]
 80109fa:	d028      	beq.n	8010a4e <__d2b+0x86>
 80109fc:	4668      	mov	r0, sp
 80109fe:	9600      	str	r6, [sp, #0]
 8010a00:	f7ff fd82 	bl	8010508 <__lo0bits>
 8010a04:	9900      	ldr	r1, [sp, #0]
 8010a06:	b300      	cbz	r0, 8010a4a <__d2b+0x82>
 8010a08:	9a01      	ldr	r2, [sp, #4]
 8010a0a:	f1c0 0320 	rsb	r3, r0, #32
 8010a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8010a12:	430b      	orrs	r3, r1
 8010a14:	40c2      	lsrs	r2, r0
 8010a16:	6163      	str	r3, [r4, #20]
 8010a18:	9201      	str	r2, [sp, #4]
 8010a1a:	9b01      	ldr	r3, [sp, #4]
 8010a1c:	61a3      	str	r3, [r4, #24]
 8010a1e:	2b00      	cmp	r3, #0
 8010a20:	bf14      	ite	ne
 8010a22:	2202      	movne	r2, #2
 8010a24:	2201      	moveq	r2, #1
 8010a26:	6122      	str	r2, [r4, #16]
 8010a28:	b1d5      	cbz	r5, 8010a60 <__d2b+0x98>
 8010a2a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8010a2e:	4405      	add	r5, r0
 8010a30:	f8c9 5000 	str.w	r5, [r9]
 8010a34:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8010a38:	f8c8 0000 	str.w	r0, [r8]
 8010a3c:	4620      	mov	r0, r4
 8010a3e:	b003      	add	sp, #12
 8010a40:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010a44:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8010a48:	e7d5      	b.n	80109f6 <__d2b+0x2e>
 8010a4a:	6161      	str	r1, [r4, #20]
 8010a4c:	e7e5      	b.n	8010a1a <__d2b+0x52>
 8010a4e:	a801      	add	r0, sp, #4
 8010a50:	f7ff fd5a 	bl	8010508 <__lo0bits>
 8010a54:	9b01      	ldr	r3, [sp, #4]
 8010a56:	6163      	str	r3, [r4, #20]
 8010a58:	2201      	movs	r2, #1
 8010a5a:	6122      	str	r2, [r4, #16]
 8010a5c:	3020      	adds	r0, #32
 8010a5e:	e7e3      	b.n	8010a28 <__d2b+0x60>
 8010a60:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8010a64:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8010a68:	f8c9 0000 	str.w	r0, [r9]
 8010a6c:	6918      	ldr	r0, [r3, #16]
 8010a6e:	f7ff fd2b 	bl	80104c8 <__hi0bits>
 8010a72:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8010a76:	e7df      	b.n	8010a38 <__d2b+0x70>
 8010a78:	08025e67 	.word	0x08025e67
 8010a7c:	08025e78 	.word	0x08025e78

08010a80 <_calloc_r>:
 8010a80:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8010a82:	fba1 2402 	umull	r2, r4, r1, r2
 8010a86:	b94c      	cbnz	r4, 8010a9c <_calloc_r+0x1c>
 8010a88:	4611      	mov	r1, r2
 8010a8a:	9201      	str	r2, [sp, #4]
 8010a8c:	f000 f87a 	bl	8010b84 <_malloc_r>
 8010a90:	9a01      	ldr	r2, [sp, #4]
 8010a92:	4605      	mov	r5, r0
 8010a94:	b930      	cbnz	r0, 8010aa4 <_calloc_r+0x24>
 8010a96:	4628      	mov	r0, r5
 8010a98:	b003      	add	sp, #12
 8010a9a:	bd30      	pop	{r4, r5, pc}
 8010a9c:	220c      	movs	r2, #12
 8010a9e:	6002      	str	r2, [r0, #0]
 8010aa0:	2500      	movs	r5, #0
 8010aa2:	e7f8      	b.n	8010a96 <_calloc_r+0x16>
 8010aa4:	4621      	mov	r1, r4
 8010aa6:	f7fe f9e7 	bl	800ee78 <memset>
 8010aaa:	e7f4      	b.n	8010a96 <_calloc_r+0x16>

08010aac <_free_r>:
 8010aac:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8010aae:	2900      	cmp	r1, #0
 8010ab0:	d044      	beq.n	8010b3c <_free_r+0x90>
 8010ab2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010ab6:	9001      	str	r0, [sp, #4]
 8010ab8:	2b00      	cmp	r3, #0
 8010aba:	f1a1 0404 	sub.w	r4, r1, #4
 8010abe:	bfb8      	it	lt
 8010ac0:	18e4      	addlt	r4, r4, r3
 8010ac2:	f000 fa9b 	bl	8010ffc <__malloc_lock>
 8010ac6:	4a1e      	ldr	r2, [pc, #120]	; (8010b40 <_free_r+0x94>)
 8010ac8:	9801      	ldr	r0, [sp, #4]
 8010aca:	6813      	ldr	r3, [r2, #0]
 8010acc:	b933      	cbnz	r3, 8010adc <_free_r+0x30>
 8010ace:	6063      	str	r3, [r4, #4]
 8010ad0:	6014      	str	r4, [r2, #0]
 8010ad2:	b003      	add	sp, #12
 8010ad4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010ad8:	f000 ba96 	b.w	8011008 <__malloc_unlock>
 8010adc:	42a3      	cmp	r3, r4
 8010ade:	d908      	bls.n	8010af2 <_free_r+0x46>
 8010ae0:	6825      	ldr	r5, [r4, #0]
 8010ae2:	1961      	adds	r1, r4, r5
 8010ae4:	428b      	cmp	r3, r1
 8010ae6:	bf01      	itttt	eq
 8010ae8:	6819      	ldreq	r1, [r3, #0]
 8010aea:	685b      	ldreq	r3, [r3, #4]
 8010aec:	1949      	addeq	r1, r1, r5
 8010aee:	6021      	streq	r1, [r4, #0]
 8010af0:	e7ed      	b.n	8010ace <_free_r+0x22>
 8010af2:	461a      	mov	r2, r3
 8010af4:	685b      	ldr	r3, [r3, #4]
 8010af6:	b10b      	cbz	r3, 8010afc <_free_r+0x50>
 8010af8:	42a3      	cmp	r3, r4
 8010afa:	d9fa      	bls.n	8010af2 <_free_r+0x46>
 8010afc:	6811      	ldr	r1, [r2, #0]
 8010afe:	1855      	adds	r5, r2, r1
 8010b00:	42a5      	cmp	r5, r4
 8010b02:	d10b      	bne.n	8010b1c <_free_r+0x70>
 8010b04:	6824      	ldr	r4, [r4, #0]
 8010b06:	4421      	add	r1, r4
 8010b08:	1854      	adds	r4, r2, r1
 8010b0a:	42a3      	cmp	r3, r4
 8010b0c:	6011      	str	r1, [r2, #0]
 8010b0e:	d1e0      	bne.n	8010ad2 <_free_r+0x26>
 8010b10:	681c      	ldr	r4, [r3, #0]
 8010b12:	685b      	ldr	r3, [r3, #4]
 8010b14:	6053      	str	r3, [r2, #4]
 8010b16:	4421      	add	r1, r4
 8010b18:	6011      	str	r1, [r2, #0]
 8010b1a:	e7da      	b.n	8010ad2 <_free_r+0x26>
 8010b1c:	d902      	bls.n	8010b24 <_free_r+0x78>
 8010b1e:	230c      	movs	r3, #12
 8010b20:	6003      	str	r3, [r0, #0]
 8010b22:	e7d6      	b.n	8010ad2 <_free_r+0x26>
 8010b24:	6825      	ldr	r5, [r4, #0]
 8010b26:	1961      	adds	r1, r4, r5
 8010b28:	428b      	cmp	r3, r1
 8010b2a:	bf04      	itt	eq
 8010b2c:	6819      	ldreq	r1, [r3, #0]
 8010b2e:	685b      	ldreq	r3, [r3, #4]
 8010b30:	6063      	str	r3, [r4, #4]
 8010b32:	bf04      	itt	eq
 8010b34:	1949      	addeq	r1, r1, r5
 8010b36:	6021      	streq	r1, [r4, #0]
 8010b38:	6054      	str	r4, [r2, #4]
 8010b3a:	e7ca      	b.n	8010ad2 <_free_r+0x26>
 8010b3c:	b003      	add	sp, #12
 8010b3e:	bd30      	pop	{r4, r5, pc}
 8010b40:	24004b1c 	.word	0x24004b1c

08010b44 <sbrk_aligned>:
 8010b44:	b570      	push	{r4, r5, r6, lr}
 8010b46:	4e0e      	ldr	r6, [pc, #56]	; (8010b80 <sbrk_aligned+0x3c>)
 8010b48:	460c      	mov	r4, r1
 8010b4a:	6831      	ldr	r1, [r6, #0]
 8010b4c:	4605      	mov	r5, r0
 8010b4e:	b911      	cbnz	r1, 8010b56 <sbrk_aligned+0x12>
 8010b50:	f000 f9e8 	bl	8010f24 <_sbrk_r>
 8010b54:	6030      	str	r0, [r6, #0]
 8010b56:	4621      	mov	r1, r4
 8010b58:	4628      	mov	r0, r5
 8010b5a:	f000 f9e3 	bl	8010f24 <_sbrk_r>
 8010b5e:	1c43      	adds	r3, r0, #1
 8010b60:	d00a      	beq.n	8010b78 <sbrk_aligned+0x34>
 8010b62:	1cc4      	adds	r4, r0, #3
 8010b64:	f024 0403 	bic.w	r4, r4, #3
 8010b68:	42a0      	cmp	r0, r4
 8010b6a:	d007      	beq.n	8010b7c <sbrk_aligned+0x38>
 8010b6c:	1a21      	subs	r1, r4, r0
 8010b6e:	4628      	mov	r0, r5
 8010b70:	f000 f9d8 	bl	8010f24 <_sbrk_r>
 8010b74:	3001      	adds	r0, #1
 8010b76:	d101      	bne.n	8010b7c <sbrk_aligned+0x38>
 8010b78:	f04f 34ff 	mov.w	r4, #4294967295
 8010b7c:	4620      	mov	r0, r4
 8010b7e:	bd70      	pop	{r4, r5, r6, pc}
 8010b80:	24004b20 	.word	0x24004b20

08010b84 <_malloc_r>:
 8010b84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010b88:	1ccd      	adds	r5, r1, #3
 8010b8a:	f025 0503 	bic.w	r5, r5, #3
 8010b8e:	3508      	adds	r5, #8
 8010b90:	2d0c      	cmp	r5, #12
 8010b92:	bf38      	it	cc
 8010b94:	250c      	movcc	r5, #12
 8010b96:	2d00      	cmp	r5, #0
 8010b98:	4607      	mov	r7, r0
 8010b9a:	db01      	blt.n	8010ba0 <_malloc_r+0x1c>
 8010b9c:	42a9      	cmp	r1, r5
 8010b9e:	d905      	bls.n	8010bac <_malloc_r+0x28>
 8010ba0:	230c      	movs	r3, #12
 8010ba2:	603b      	str	r3, [r7, #0]
 8010ba4:	2600      	movs	r6, #0
 8010ba6:	4630      	mov	r0, r6
 8010ba8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010bac:	4e2e      	ldr	r6, [pc, #184]	; (8010c68 <_malloc_r+0xe4>)
 8010bae:	f000 fa25 	bl	8010ffc <__malloc_lock>
 8010bb2:	6833      	ldr	r3, [r6, #0]
 8010bb4:	461c      	mov	r4, r3
 8010bb6:	bb34      	cbnz	r4, 8010c06 <_malloc_r+0x82>
 8010bb8:	4629      	mov	r1, r5
 8010bba:	4638      	mov	r0, r7
 8010bbc:	f7ff ffc2 	bl	8010b44 <sbrk_aligned>
 8010bc0:	1c43      	adds	r3, r0, #1
 8010bc2:	4604      	mov	r4, r0
 8010bc4:	d14d      	bne.n	8010c62 <_malloc_r+0xde>
 8010bc6:	6834      	ldr	r4, [r6, #0]
 8010bc8:	4626      	mov	r6, r4
 8010bca:	2e00      	cmp	r6, #0
 8010bcc:	d140      	bne.n	8010c50 <_malloc_r+0xcc>
 8010bce:	6823      	ldr	r3, [r4, #0]
 8010bd0:	4631      	mov	r1, r6
 8010bd2:	4638      	mov	r0, r7
 8010bd4:	eb04 0803 	add.w	r8, r4, r3
 8010bd8:	f000 f9a4 	bl	8010f24 <_sbrk_r>
 8010bdc:	4580      	cmp	r8, r0
 8010bde:	d13a      	bne.n	8010c56 <_malloc_r+0xd2>
 8010be0:	6821      	ldr	r1, [r4, #0]
 8010be2:	3503      	adds	r5, #3
 8010be4:	1a6d      	subs	r5, r5, r1
 8010be6:	f025 0503 	bic.w	r5, r5, #3
 8010bea:	3508      	adds	r5, #8
 8010bec:	2d0c      	cmp	r5, #12
 8010bee:	bf38      	it	cc
 8010bf0:	250c      	movcc	r5, #12
 8010bf2:	4629      	mov	r1, r5
 8010bf4:	4638      	mov	r0, r7
 8010bf6:	f7ff ffa5 	bl	8010b44 <sbrk_aligned>
 8010bfa:	3001      	adds	r0, #1
 8010bfc:	d02b      	beq.n	8010c56 <_malloc_r+0xd2>
 8010bfe:	6823      	ldr	r3, [r4, #0]
 8010c00:	442b      	add	r3, r5
 8010c02:	6023      	str	r3, [r4, #0]
 8010c04:	e00e      	b.n	8010c24 <_malloc_r+0xa0>
 8010c06:	6822      	ldr	r2, [r4, #0]
 8010c08:	1b52      	subs	r2, r2, r5
 8010c0a:	d41e      	bmi.n	8010c4a <_malloc_r+0xc6>
 8010c0c:	2a0b      	cmp	r2, #11
 8010c0e:	d916      	bls.n	8010c3e <_malloc_r+0xba>
 8010c10:	1961      	adds	r1, r4, r5
 8010c12:	42a3      	cmp	r3, r4
 8010c14:	6025      	str	r5, [r4, #0]
 8010c16:	bf18      	it	ne
 8010c18:	6059      	strne	r1, [r3, #4]
 8010c1a:	6863      	ldr	r3, [r4, #4]
 8010c1c:	bf08      	it	eq
 8010c1e:	6031      	streq	r1, [r6, #0]
 8010c20:	5162      	str	r2, [r4, r5]
 8010c22:	604b      	str	r3, [r1, #4]
 8010c24:	4638      	mov	r0, r7
 8010c26:	f104 060b 	add.w	r6, r4, #11
 8010c2a:	f000 f9ed 	bl	8011008 <__malloc_unlock>
 8010c2e:	f026 0607 	bic.w	r6, r6, #7
 8010c32:	1d23      	adds	r3, r4, #4
 8010c34:	1af2      	subs	r2, r6, r3
 8010c36:	d0b6      	beq.n	8010ba6 <_malloc_r+0x22>
 8010c38:	1b9b      	subs	r3, r3, r6
 8010c3a:	50a3      	str	r3, [r4, r2]
 8010c3c:	e7b3      	b.n	8010ba6 <_malloc_r+0x22>
 8010c3e:	6862      	ldr	r2, [r4, #4]
 8010c40:	42a3      	cmp	r3, r4
 8010c42:	bf0c      	ite	eq
 8010c44:	6032      	streq	r2, [r6, #0]
 8010c46:	605a      	strne	r2, [r3, #4]
 8010c48:	e7ec      	b.n	8010c24 <_malloc_r+0xa0>
 8010c4a:	4623      	mov	r3, r4
 8010c4c:	6864      	ldr	r4, [r4, #4]
 8010c4e:	e7b2      	b.n	8010bb6 <_malloc_r+0x32>
 8010c50:	4634      	mov	r4, r6
 8010c52:	6876      	ldr	r6, [r6, #4]
 8010c54:	e7b9      	b.n	8010bca <_malloc_r+0x46>
 8010c56:	230c      	movs	r3, #12
 8010c58:	603b      	str	r3, [r7, #0]
 8010c5a:	4638      	mov	r0, r7
 8010c5c:	f000 f9d4 	bl	8011008 <__malloc_unlock>
 8010c60:	e7a1      	b.n	8010ba6 <_malloc_r+0x22>
 8010c62:	6025      	str	r5, [r4, #0]
 8010c64:	e7de      	b.n	8010c24 <_malloc_r+0xa0>
 8010c66:	bf00      	nop
 8010c68:	24004b1c 	.word	0x24004b1c

08010c6c <__ssputs_r>:
 8010c6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010c70:	688e      	ldr	r6, [r1, #8]
 8010c72:	429e      	cmp	r6, r3
 8010c74:	4682      	mov	sl, r0
 8010c76:	460c      	mov	r4, r1
 8010c78:	4690      	mov	r8, r2
 8010c7a:	461f      	mov	r7, r3
 8010c7c:	d838      	bhi.n	8010cf0 <__ssputs_r+0x84>
 8010c7e:	898a      	ldrh	r2, [r1, #12]
 8010c80:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8010c84:	d032      	beq.n	8010cec <__ssputs_r+0x80>
 8010c86:	6825      	ldr	r5, [r4, #0]
 8010c88:	6909      	ldr	r1, [r1, #16]
 8010c8a:	eba5 0901 	sub.w	r9, r5, r1
 8010c8e:	6965      	ldr	r5, [r4, #20]
 8010c90:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010c94:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010c98:	3301      	adds	r3, #1
 8010c9a:	444b      	add	r3, r9
 8010c9c:	106d      	asrs	r5, r5, #1
 8010c9e:	429d      	cmp	r5, r3
 8010ca0:	bf38      	it	cc
 8010ca2:	461d      	movcc	r5, r3
 8010ca4:	0553      	lsls	r3, r2, #21
 8010ca6:	d531      	bpl.n	8010d0c <__ssputs_r+0xa0>
 8010ca8:	4629      	mov	r1, r5
 8010caa:	f7ff ff6b 	bl	8010b84 <_malloc_r>
 8010cae:	4606      	mov	r6, r0
 8010cb0:	b950      	cbnz	r0, 8010cc8 <__ssputs_r+0x5c>
 8010cb2:	230c      	movs	r3, #12
 8010cb4:	f8ca 3000 	str.w	r3, [sl]
 8010cb8:	89a3      	ldrh	r3, [r4, #12]
 8010cba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010cbe:	81a3      	strh	r3, [r4, #12]
 8010cc0:	f04f 30ff 	mov.w	r0, #4294967295
 8010cc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010cc8:	6921      	ldr	r1, [r4, #16]
 8010cca:	464a      	mov	r2, r9
 8010ccc:	f7ff fb46 	bl	801035c <memcpy>
 8010cd0:	89a3      	ldrh	r3, [r4, #12]
 8010cd2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8010cd6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010cda:	81a3      	strh	r3, [r4, #12]
 8010cdc:	6126      	str	r6, [r4, #16]
 8010cde:	6165      	str	r5, [r4, #20]
 8010ce0:	444e      	add	r6, r9
 8010ce2:	eba5 0509 	sub.w	r5, r5, r9
 8010ce6:	6026      	str	r6, [r4, #0]
 8010ce8:	60a5      	str	r5, [r4, #8]
 8010cea:	463e      	mov	r6, r7
 8010cec:	42be      	cmp	r6, r7
 8010cee:	d900      	bls.n	8010cf2 <__ssputs_r+0x86>
 8010cf0:	463e      	mov	r6, r7
 8010cf2:	6820      	ldr	r0, [r4, #0]
 8010cf4:	4632      	mov	r2, r6
 8010cf6:	4641      	mov	r1, r8
 8010cf8:	f000 f966 	bl	8010fc8 <memmove>
 8010cfc:	68a3      	ldr	r3, [r4, #8]
 8010cfe:	1b9b      	subs	r3, r3, r6
 8010d00:	60a3      	str	r3, [r4, #8]
 8010d02:	6823      	ldr	r3, [r4, #0]
 8010d04:	4433      	add	r3, r6
 8010d06:	6023      	str	r3, [r4, #0]
 8010d08:	2000      	movs	r0, #0
 8010d0a:	e7db      	b.n	8010cc4 <__ssputs_r+0x58>
 8010d0c:	462a      	mov	r2, r5
 8010d0e:	f000 f981 	bl	8011014 <_realloc_r>
 8010d12:	4606      	mov	r6, r0
 8010d14:	2800      	cmp	r0, #0
 8010d16:	d1e1      	bne.n	8010cdc <__ssputs_r+0x70>
 8010d18:	6921      	ldr	r1, [r4, #16]
 8010d1a:	4650      	mov	r0, sl
 8010d1c:	f7ff fec6 	bl	8010aac <_free_r>
 8010d20:	e7c7      	b.n	8010cb2 <__ssputs_r+0x46>
	...

08010d24 <_svfiprintf_r>:
 8010d24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010d28:	4698      	mov	r8, r3
 8010d2a:	898b      	ldrh	r3, [r1, #12]
 8010d2c:	061b      	lsls	r3, r3, #24
 8010d2e:	b09d      	sub	sp, #116	; 0x74
 8010d30:	4607      	mov	r7, r0
 8010d32:	460d      	mov	r5, r1
 8010d34:	4614      	mov	r4, r2
 8010d36:	d50e      	bpl.n	8010d56 <_svfiprintf_r+0x32>
 8010d38:	690b      	ldr	r3, [r1, #16]
 8010d3a:	b963      	cbnz	r3, 8010d56 <_svfiprintf_r+0x32>
 8010d3c:	2140      	movs	r1, #64	; 0x40
 8010d3e:	f7ff ff21 	bl	8010b84 <_malloc_r>
 8010d42:	6028      	str	r0, [r5, #0]
 8010d44:	6128      	str	r0, [r5, #16]
 8010d46:	b920      	cbnz	r0, 8010d52 <_svfiprintf_r+0x2e>
 8010d48:	230c      	movs	r3, #12
 8010d4a:	603b      	str	r3, [r7, #0]
 8010d4c:	f04f 30ff 	mov.w	r0, #4294967295
 8010d50:	e0d1      	b.n	8010ef6 <_svfiprintf_r+0x1d2>
 8010d52:	2340      	movs	r3, #64	; 0x40
 8010d54:	616b      	str	r3, [r5, #20]
 8010d56:	2300      	movs	r3, #0
 8010d58:	9309      	str	r3, [sp, #36]	; 0x24
 8010d5a:	2320      	movs	r3, #32
 8010d5c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010d60:	f8cd 800c 	str.w	r8, [sp, #12]
 8010d64:	2330      	movs	r3, #48	; 0x30
 8010d66:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8010f10 <_svfiprintf_r+0x1ec>
 8010d6a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010d6e:	f04f 0901 	mov.w	r9, #1
 8010d72:	4623      	mov	r3, r4
 8010d74:	469a      	mov	sl, r3
 8010d76:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010d7a:	b10a      	cbz	r2, 8010d80 <_svfiprintf_r+0x5c>
 8010d7c:	2a25      	cmp	r2, #37	; 0x25
 8010d7e:	d1f9      	bne.n	8010d74 <_svfiprintf_r+0x50>
 8010d80:	ebba 0b04 	subs.w	fp, sl, r4
 8010d84:	d00b      	beq.n	8010d9e <_svfiprintf_r+0x7a>
 8010d86:	465b      	mov	r3, fp
 8010d88:	4622      	mov	r2, r4
 8010d8a:	4629      	mov	r1, r5
 8010d8c:	4638      	mov	r0, r7
 8010d8e:	f7ff ff6d 	bl	8010c6c <__ssputs_r>
 8010d92:	3001      	adds	r0, #1
 8010d94:	f000 80aa 	beq.w	8010eec <_svfiprintf_r+0x1c8>
 8010d98:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010d9a:	445a      	add	r2, fp
 8010d9c:	9209      	str	r2, [sp, #36]	; 0x24
 8010d9e:	f89a 3000 	ldrb.w	r3, [sl]
 8010da2:	2b00      	cmp	r3, #0
 8010da4:	f000 80a2 	beq.w	8010eec <_svfiprintf_r+0x1c8>
 8010da8:	2300      	movs	r3, #0
 8010daa:	f04f 32ff 	mov.w	r2, #4294967295
 8010dae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010db2:	f10a 0a01 	add.w	sl, sl, #1
 8010db6:	9304      	str	r3, [sp, #16]
 8010db8:	9307      	str	r3, [sp, #28]
 8010dba:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010dbe:	931a      	str	r3, [sp, #104]	; 0x68
 8010dc0:	4654      	mov	r4, sl
 8010dc2:	2205      	movs	r2, #5
 8010dc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010dc8:	4851      	ldr	r0, [pc, #324]	; (8010f10 <_svfiprintf_r+0x1ec>)
 8010dca:	f7ef fa91 	bl	80002f0 <memchr>
 8010dce:	9a04      	ldr	r2, [sp, #16]
 8010dd0:	b9d8      	cbnz	r0, 8010e0a <_svfiprintf_r+0xe6>
 8010dd2:	06d0      	lsls	r0, r2, #27
 8010dd4:	bf44      	itt	mi
 8010dd6:	2320      	movmi	r3, #32
 8010dd8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010ddc:	0711      	lsls	r1, r2, #28
 8010dde:	bf44      	itt	mi
 8010de0:	232b      	movmi	r3, #43	; 0x2b
 8010de2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010de6:	f89a 3000 	ldrb.w	r3, [sl]
 8010dea:	2b2a      	cmp	r3, #42	; 0x2a
 8010dec:	d015      	beq.n	8010e1a <_svfiprintf_r+0xf6>
 8010dee:	9a07      	ldr	r2, [sp, #28]
 8010df0:	4654      	mov	r4, sl
 8010df2:	2000      	movs	r0, #0
 8010df4:	f04f 0c0a 	mov.w	ip, #10
 8010df8:	4621      	mov	r1, r4
 8010dfa:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010dfe:	3b30      	subs	r3, #48	; 0x30
 8010e00:	2b09      	cmp	r3, #9
 8010e02:	d94e      	bls.n	8010ea2 <_svfiprintf_r+0x17e>
 8010e04:	b1b0      	cbz	r0, 8010e34 <_svfiprintf_r+0x110>
 8010e06:	9207      	str	r2, [sp, #28]
 8010e08:	e014      	b.n	8010e34 <_svfiprintf_r+0x110>
 8010e0a:	eba0 0308 	sub.w	r3, r0, r8
 8010e0e:	fa09 f303 	lsl.w	r3, r9, r3
 8010e12:	4313      	orrs	r3, r2
 8010e14:	9304      	str	r3, [sp, #16]
 8010e16:	46a2      	mov	sl, r4
 8010e18:	e7d2      	b.n	8010dc0 <_svfiprintf_r+0x9c>
 8010e1a:	9b03      	ldr	r3, [sp, #12]
 8010e1c:	1d19      	adds	r1, r3, #4
 8010e1e:	681b      	ldr	r3, [r3, #0]
 8010e20:	9103      	str	r1, [sp, #12]
 8010e22:	2b00      	cmp	r3, #0
 8010e24:	bfbb      	ittet	lt
 8010e26:	425b      	neglt	r3, r3
 8010e28:	f042 0202 	orrlt.w	r2, r2, #2
 8010e2c:	9307      	strge	r3, [sp, #28]
 8010e2e:	9307      	strlt	r3, [sp, #28]
 8010e30:	bfb8      	it	lt
 8010e32:	9204      	strlt	r2, [sp, #16]
 8010e34:	7823      	ldrb	r3, [r4, #0]
 8010e36:	2b2e      	cmp	r3, #46	; 0x2e
 8010e38:	d10c      	bne.n	8010e54 <_svfiprintf_r+0x130>
 8010e3a:	7863      	ldrb	r3, [r4, #1]
 8010e3c:	2b2a      	cmp	r3, #42	; 0x2a
 8010e3e:	d135      	bne.n	8010eac <_svfiprintf_r+0x188>
 8010e40:	9b03      	ldr	r3, [sp, #12]
 8010e42:	1d1a      	adds	r2, r3, #4
 8010e44:	681b      	ldr	r3, [r3, #0]
 8010e46:	9203      	str	r2, [sp, #12]
 8010e48:	2b00      	cmp	r3, #0
 8010e4a:	bfb8      	it	lt
 8010e4c:	f04f 33ff 	movlt.w	r3, #4294967295
 8010e50:	3402      	adds	r4, #2
 8010e52:	9305      	str	r3, [sp, #20]
 8010e54:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8010f20 <_svfiprintf_r+0x1fc>
 8010e58:	7821      	ldrb	r1, [r4, #0]
 8010e5a:	2203      	movs	r2, #3
 8010e5c:	4650      	mov	r0, sl
 8010e5e:	f7ef fa47 	bl	80002f0 <memchr>
 8010e62:	b140      	cbz	r0, 8010e76 <_svfiprintf_r+0x152>
 8010e64:	2340      	movs	r3, #64	; 0x40
 8010e66:	eba0 000a 	sub.w	r0, r0, sl
 8010e6a:	fa03 f000 	lsl.w	r0, r3, r0
 8010e6e:	9b04      	ldr	r3, [sp, #16]
 8010e70:	4303      	orrs	r3, r0
 8010e72:	3401      	adds	r4, #1
 8010e74:	9304      	str	r3, [sp, #16]
 8010e76:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010e7a:	4826      	ldr	r0, [pc, #152]	; (8010f14 <_svfiprintf_r+0x1f0>)
 8010e7c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010e80:	2206      	movs	r2, #6
 8010e82:	f7ef fa35 	bl	80002f0 <memchr>
 8010e86:	2800      	cmp	r0, #0
 8010e88:	d038      	beq.n	8010efc <_svfiprintf_r+0x1d8>
 8010e8a:	4b23      	ldr	r3, [pc, #140]	; (8010f18 <_svfiprintf_r+0x1f4>)
 8010e8c:	bb1b      	cbnz	r3, 8010ed6 <_svfiprintf_r+0x1b2>
 8010e8e:	9b03      	ldr	r3, [sp, #12]
 8010e90:	3307      	adds	r3, #7
 8010e92:	f023 0307 	bic.w	r3, r3, #7
 8010e96:	3308      	adds	r3, #8
 8010e98:	9303      	str	r3, [sp, #12]
 8010e9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010e9c:	4433      	add	r3, r6
 8010e9e:	9309      	str	r3, [sp, #36]	; 0x24
 8010ea0:	e767      	b.n	8010d72 <_svfiprintf_r+0x4e>
 8010ea2:	fb0c 3202 	mla	r2, ip, r2, r3
 8010ea6:	460c      	mov	r4, r1
 8010ea8:	2001      	movs	r0, #1
 8010eaa:	e7a5      	b.n	8010df8 <_svfiprintf_r+0xd4>
 8010eac:	2300      	movs	r3, #0
 8010eae:	3401      	adds	r4, #1
 8010eb0:	9305      	str	r3, [sp, #20]
 8010eb2:	4619      	mov	r1, r3
 8010eb4:	f04f 0c0a 	mov.w	ip, #10
 8010eb8:	4620      	mov	r0, r4
 8010eba:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010ebe:	3a30      	subs	r2, #48	; 0x30
 8010ec0:	2a09      	cmp	r2, #9
 8010ec2:	d903      	bls.n	8010ecc <_svfiprintf_r+0x1a8>
 8010ec4:	2b00      	cmp	r3, #0
 8010ec6:	d0c5      	beq.n	8010e54 <_svfiprintf_r+0x130>
 8010ec8:	9105      	str	r1, [sp, #20]
 8010eca:	e7c3      	b.n	8010e54 <_svfiprintf_r+0x130>
 8010ecc:	fb0c 2101 	mla	r1, ip, r1, r2
 8010ed0:	4604      	mov	r4, r0
 8010ed2:	2301      	movs	r3, #1
 8010ed4:	e7f0      	b.n	8010eb8 <_svfiprintf_r+0x194>
 8010ed6:	ab03      	add	r3, sp, #12
 8010ed8:	9300      	str	r3, [sp, #0]
 8010eda:	462a      	mov	r2, r5
 8010edc:	4b0f      	ldr	r3, [pc, #60]	; (8010f1c <_svfiprintf_r+0x1f8>)
 8010ede:	a904      	add	r1, sp, #16
 8010ee0:	4638      	mov	r0, r7
 8010ee2:	f7fe f861 	bl	800efa8 <_printf_float>
 8010ee6:	1c42      	adds	r2, r0, #1
 8010ee8:	4606      	mov	r6, r0
 8010eea:	d1d6      	bne.n	8010e9a <_svfiprintf_r+0x176>
 8010eec:	89ab      	ldrh	r3, [r5, #12]
 8010eee:	065b      	lsls	r3, r3, #25
 8010ef0:	f53f af2c 	bmi.w	8010d4c <_svfiprintf_r+0x28>
 8010ef4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010ef6:	b01d      	add	sp, #116	; 0x74
 8010ef8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010efc:	ab03      	add	r3, sp, #12
 8010efe:	9300      	str	r3, [sp, #0]
 8010f00:	462a      	mov	r2, r5
 8010f02:	4b06      	ldr	r3, [pc, #24]	; (8010f1c <_svfiprintf_r+0x1f8>)
 8010f04:	a904      	add	r1, sp, #16
 8010f06:	4638      	mov	r0, r7
 8010f08:	f7fe fada 	bl	800f4c0 <_printf_i>
 8010f0c:	e7eb      	b.n	8010ee6 <_svfiprintf_r+0x1c2>
 8010f0e:	bf00      	nop
 8010f10:	08025fd4 	.word	0x08025fd4
 8010f14:	08025fde 	.word	0x08025fde
 8010f18:	0800efa9 	.word	0x0800efa9
 8010f1c:	08010c6d 	.word	0x08010c6d
 8010f20:	08025fda 	.word	0x08025fda

08010f24 <_sbrk_r>:
 8010f24:	b538      	push	{r3, r4, r5, lr}
 8010f26:	4d06      	ldr	r5, [pc, #24]	; (8010f40 <_sbrk_r+0x1c>)
 8010f28:	2300      	movs	r3, #0
 8010f2a:	4604      	mov	r4, r0
 8010f2c:	4608      	mov	r0, r1
 8010f2e:	602b      	str	r3, [r5, #0]
 8010f30:	f7f0 f96a 	bl	8001208 <_sbrk>
 8010f34:	1c43      	adds	r3, r0, #1
 8010f36:	d102      	bne.n	8010f3e <_sbrk_r+0x1a>
 8010f38:	682b      	ldr	r3, [r5, #0]
 8010f3a:	b103      	cbz	r3, 8010f3e <_sbrk_r+0x1a>
 8010f3c:	6023      	str	r3, [r4, #0]
 8010f3e:	bd38      	pop	{r3, r4, r5, pc}
 8010f40:	24004b24 	.word	0x24004b24

08010f44 <__assert_func>:
 8010f44:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010f46:	4614      	mov	r4, r2
 8010f48:	461a      	mov	r2, r3
 8010f4a:	4b09      	ldr	r3, [pc, #36]	; (8010f70 <__assert_func+0x2c>)
 8010f4c:	681b      	ldr	r3, [r3, #0]
 8010f4e:	4605      	mov	r5, r0
 8010f50:	68d8      	ldr	r0, [r3, #12]
 8010f52:	b14c      	cbz	r4, 8010f68 <__assert_func+0x24>
 8010f54:	4b07      	ldr	r3, [pc, #28]	; (8010f74 <__assert_func+0x30>)
 8010f56:	9100      	str	r1, [sp, #0]
 8010f58:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010f5c:	4906      	ldr	r1, [pc, #24]	; (8010f78 <__assert_func+0x34>)
 8010f5e:	462b      	mov	r3, r5
 8010f60:	f000 f80e 	bl	8010f80 <fiprintf>
 8010f64:	f000 faac 	bl	80114c0 <abort>
 8010f68:	4b04      	ldr	r3, [pc, #16]	; (8010f7c <__assert_func+0x38>)
 8010f6a:	461c      	mov	r4, r3
 8010f6c:	e7f3      	b.n	8010f56 <__assert_func+0x12>
 8010f6e:	bf00      	nop
 8010f70:	24000010 	.word	0x24000010
 8010f74:	08025fe5 	.word	0x08025fe5
 8010f78:	08025ff2 	.word	0x08025ff2
 8010f7c:	08026020 	.word	0x08026020

08010f80 <fiprintf>:
 8010f80:	b40e      	push	{r1, r2, r3}
 8010f82:	b503      	push	{r0, r1, lr}
 8010f84:	4601      	mov	r1, r0
 8010f86:	ab03      	add	r3, sp, #12
 8010f88:	4805      	ldr	r0, [pc, #20]	; (8010fa0 <fiprintf+0x20>)
 8010f8a:	f853 2b04 	ldr.w	r2, [r3], #4
 8010f8e:	6800      	ldr	r0, [r0, #0]
 8010f90:	9301      	str	r3, [sp, #4]
 8010f92:	f000 f897 	bl	80110c4 <_vfiprintf_r>
 8010f96:	b002      	add	sp, #8
 8010f98:	f85d eb04 	ldr.w	lr, [sp], #4
 8010f9c:	b003      	add	sp, #12
 8010f9e:	4770      	bx	lr
 8010fa0:	24000010 	.word	0x24000010

08010fa4 <__ascii_mbtowc>:
 8010fa4:	b082      	sub	sp, #8
 8010fa6:	b901      	cbnz	r1, 8010faa <__ascii_mbtowc+0x6>
 8010fa8:	a901      	add	r1, sp, #4
 8010faa:	b142      	cbz	r2, 8010fbe <__ascii_mbtowc+0x1a>
 8010fac:	b14b      	cbz	r3, 8010fc2 <__ascii_mbtowc+0x1e>
 8010fae:	7813      	ldrb	r3, [r2, #0]
 8010fb0:	600b      	str	r3, [r1, #0]
 8010fb2:	7812      	ldrb	r2, [r2, #0]
 8010fb4:	1e10      	subs	r0, r2, #0
 8010fb6:	bf18      	it	ne
 8010fb8:	2001      	movne	r0, #1
 8010fba:	b002      	add	sp, #8
 8010fbc:	4770      	bx	lr
 8010fbe:	4610      	mov	r0, r2
 8010fc0:	e7fb      	b.n	8010fba <__ascii_mbtowc+0x16>
 8010fc2:	f06f 0001 	mvn.w	r0, #1
 8010fc6:	e7f8      	b.n	8010fba <__ascii_mbtowc+0x16>

08010fc8 <memmove>:
 8010fc8:	4288      	cmp	r0, r1
 8010fca:	b510      	push	{r4, lr}
 8010fcc:	eb01 0402 	add.w	r4, r1, r2
 8010fd0:	d902      	bls.n	8010fd8 <memmove+0x10>
 8010fd2:	4284      	cmp	r4, r0
 8010fd4:	4623      	mov	r3, r4
 8010fd6:	d807      	bhi.n	8010fe8 <memmove+0x20>
 8010fd8:	1e43      	subs	r3, r0, #1
 8010fda:	42a1      	cmp	r1, r4
 8010fdc:	d008      	beq.n	8010ff0 <memmove+0x28>
 8010fde:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010fe2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010fe6:	e7f8      	b.n	8010fda <memmove+0x12>
 8010fe8:	4402      	add	r2, r0
 8010fea:	4601      	mov	r1, r0
 8010fec:	428a      	cmp	r2, r1
 8010fee:	d100      	bne.n	8010ff2 <memmove+0x2a>
 8010ff0:	bd10      	pop	{r4, pc}
 8010ff2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010ff6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010ffa:	e7f7      	b.n	8010fec <memmove+0x24>

08010ffc <__malloc_lock>:
 8010ffc:	4801      	ldr	r0, [pc, #4]	; (8011004 <__malloc_lock+0x8>)
 8010ffe:	f000 bc1f 	b.w	8011840 <__retarget_lock_acquire_recursive>
 8011002:	bf00      	nop
 8011004:	24004b28 	.word	0x24004b28

08011008 <__malloc_unlock>:
 8011008:	4801      	ldr	r0, [pc, #4]	; (8011010 <__malloc_unlock+0x8>)
 801100a:	f000 bc1a 	b.w	8011842 <__retarget_lock_release_recursive>
 801100e:	bf00      	nop
 8011010:	24004b28 	.word	0x24004b28

08011014 <_realloc_r>:
 8011014:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011018:	4680      	mov	r8, r0
 801101a:	4614      	mov	r4, r2
 801101c:	460e      	mov	r6, r1
 801101e:	b921      	cbnz	r1, 801102a <_realloc_r+0x16>
 8011020:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011024:	4611      	mov	r1, r2
 8011026:	f7ff bdad 	b.w	8010b84 <_malloc_r>
 801102a:	b92a      	cbnz	r2, 8011038 <_realloc_r+0x24>
 801102c:	f7ff fd3e 	bl	8010aac <_free_r>
 8011030:	4625      	mov	r5, r4
 8011032:	4628      	mov	r0, r5
 8011034:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011038:	f000 fc6a 	bl	8011910 <_malloc_usable_size_r>
 801103c:	4284      	cmp	r4, r0
 801103e:	4607      	mov	r7, r0
 8011040:	d802      	bhi.n	8011048 <_realloc_r+0x34>
 8011042:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8011046:	d812      	bhi.n	801106e <_realloc_r+0x5a>
 8011048:	4621      	mov	r1, r4
 801104a:	4640      	mov	r0, r8
 801104c:	f7ff fd9a 	bl	8010b84 <_malloc_r>
 8011050:	4605      	mov	r5, r0
 8011052:	2800      	cmp	r0, #0
 8011054:	d0ed      	beq.n	8011032 <_realloc_r+0x1e>
 8011056:	42bc      	cmp	r4, r7
 8011058:	4622      	mov	r2, r4
 801105a:	4631      	mov	r1, r6
 801105c:	bf28      	it	cs
 801105e:	463a      	movcs	r2, r7
 8011060:	f7ff f97c 	bl	801035c <memcpy>
 8011064:	4631      	mov	r1, r6
 8011066:	4640      	mov	r0, r8
 8011068:	f7ff fd20 	bl	8010aac <_free_r>
 801106c:	e7e1      	b.n	8011032 <_realloc_r+0x1e>
 801106e:	4635      	mov	r5, r6
 8011070:	e7df      	b.n	8011032 <_realloc_r+0x1e>

08011072 <__sfputc_r>:
 8011072:	6893      	ldr	r3, [r2, #8]
 8011074:	3b01      	subs	r3, #1
 8011076:	2b00      	cmp	r3, #0
 8011078:	b410      	push	{r4}
 801107a:	6093      	str	r3, [r2, #8]
 801107c:	da08      	bge.n	8011090 <__sfputc_r+0x1e>
 801107e:	6994      	ldr	r4, [r2, #24]
 8011080:	42a3      	cmp	r3, r4
 8011082:	db01      	blt.n	8011088 <__sfputc_r+0x16>
 8011084:	290a      	cmp	r1, #10
 8011086:	d103      	bne.n	8011090 <__sfputc_r+0x1e>
 8011088:	f85d 4b04 	ldr.w	r4, [sp], #4
 801108c:	f000 b94a 	b.w	8011324 <__swbuf_r>
 8011090:	6813      	ldr	r3, [r2, #0]
 8011092:	1c58      	adds	r0, r3, #1
 8011094:	6010      	str	r0, [r2, #0]
 8011096:	7019      	strb	r1, [r3, #0]
 8011098:	4608      	mov	r0, r1
 801109a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801109e:	4770      	bx	lr

080110a0 <__sfputs_r>:
 80110a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80110a2:	4606      	mov	r6, r0
 80110a4:	460f      	mov	r7, r1
 80110a6:	4614      	mov	r4, r2
 80110a8:	18d5      	adds	r5, r2, r3
 80110aa:	42ac      	cmp	r4, r5
 80110ac:	d101      	bne.n	80110b2 <__sfputs_r+0x12>
 80110ae:	2000      	movs	r0, #0
 80110b0:	e007      	b.n	80110c2 <__sfputs_r+0x22>
 80110b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80110b6:	463a      	mov	r2, r7
 80110b8:	4630      	mov	r0, r6
 80110ba:	f7ff ffda 	bl	8011072 <__sfputc_r>
 80110be:	1c43      	adds	r3, r0, #1
 80110c0:	d1f3      	bne.n	80110aa <__sfputs_r+0xa>
 80110c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080110c4 <_vfiprintf_r>:
 80110c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80110c8:	460d      	mov	r5, r1
 80110ca:	b09d      	sub	sp, #116	; 0x74
 80110cc:	4614      	mov	r4, r2
 80110ce:	4698      	mov	r8, r3
 80110d0:	4606      	mov	r6, r0
 80110d2:	b118      	cbz	r0, 80110dc <_vfiprintf_r+0x18>
 80110d4:	6983      	ldr	r3, [r0, #24]
 80110d6:	b90b      	cbnz	r3, 80110dc <_vfiprintf_r+0x18>
 80110d8:	f000 fb14 	bl	8011704 <__sinit>
 80110dc:	4b89      	ldr	r3, [pc, #548]	; (8011304 <_vfiprintf_r+0x240>)
 80110de:	429d      	cmp	r5, r3
 80110e0:	d11b      	bne.n	801111a <_vfiprintf_r+0x56>
 80110e2:	6875      	ldr	r5, [r6, #4]
 80110e4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80110e6:	07d9      	lsls	r1, r3, #31
 80110e8:	d405      	bmi.n	80110f6 <_vfiprintf_r+0x32>
 80110ea:	89ab      	ldrh	r3, [r5, #12]
 80110ec:	059a      	lsls	r2, r3, #22
 80110ee:	d402      	bmi.n	80110f6 <_vfiprintf_r+0x32>
 80110f0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80110f2:	f000 fba5 	bl	8011840 <__retarget_lock_acquire_recursive>
 80110f6:	89ab      	ldrh	r3, [r5, #12]
 80110f8:	071b      	lsls	r3, r3, #28
 80110fa:	d501      	bpl.n	8011100 <_vfiprintf_r+0x3c>
 80110fc:	692b      	ldr	r3, [r5, #16]
 80110fe:	b9eb      	cbnz	r3, 801113c <_vfiprintf_r+0x78>
 8011100:	4629      	mov	r1, r5
 8011102:	4630      	mov	r0, r6
 8011104:	f000 f96e 	bl	80113e4 <__swsetup_r>
 8011108:	b1c0      	cbz	r0, 801113c <_vfiprintf_r+0x78>
 801110a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801110c:	07dc      	lsls	r4, r3, #31
 801110e:	d50e      	bpl.n	801112e <_vfiprintf_r+0x6a>
 8011110:	f04f 30ff 	mov.w	r0, #4294967295
 8011114:	b01d      	add	sp, #116	; 0x74
 8011116:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801111a:	4b7b      	ldr	r3, [pc, #492]	; (8011308 <_vfiprintf_r+0x244>)
 801111c:	429d      	cmp	r5, r3
 801111e:	d101      	bne.n	8011124 <_vfiprintf_r+0x60>
 8011120:	68b5      	ldr	r5, [r6, #8]
 8011122:	e7df      	b.n	80110e4 <_vfiprintf_r+0x20>
 8011124:	4b79      	ldr	r3, [pc, #484]	; (801130c <_vfiprintf_r+0x248>)
 8011126:	429d      	cmp	r5, r3
 8011128:	bf08      	it	eq
 801112a:	68f5      	ldreq	r5, [r6, #12]
 801112c:	e7da      	b.n	80110e4 <_vfiprintf_r+0x20>
 801112e:	89ab      	ldrh	r3, [r5, #12]
 8011130:	0598      	lsls	r0, r3, #22
 8011132:	d4ed      	bmi.n	8011110 <_vfiprintf_r+0x4c>
 8011134:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011136:	f000 fb84 	bl	8011842 <__retarget_lock_release_recursive>
 801113a:	e7e9      	b.n	8011110 <_vfiprintf_r+0x4c>
 801113c:	2300      	movs	r3, #0
 801113e:	9309      	str	r3, [sp, #36]	; 0x24
 8011140:	2320      	movs	r3, #32
 8011142:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011146:	f8cd 800c 	str.w	r8, [sp, #12]
 801114a:	2330      	movs	r3, #48	; 0x30
 801114c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8011310 <_vfiprintf_r+0x24c>
 8011150:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011154:	f04f 0901 	mov.w	r9, #1
 8011158:	4623      	mov	r3, r4
 801115a:	469a      	mov	sl, r3
 801115c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011160:	b10a      	cbz	r2, 8011166 <_vfiprintf_r+0xa2>
 8011162:	2a25      	cmp	r2, #37	; 0x25
 8011164:	d1f9      	bne.n	801115a <_vfiprintf_r+0x96>
 8011166:	ebba 0b04 	subs.w	fp, sl, r4
 801116a:	d00b      	beq.n	8011184 <_vfiprintf_r+0xc0>
 801116c:	465b      	mov	r3, fp
 801116e:	4622      	mov	r2, r4
 8011170:	4629      	mov	r1, r5
 8011172:	4630      	mov	r0, r6
 8011174:	f7ff ff94 	bl	80110a0 <__sfputs_r>
 8011178:	3001      	adds	r0, #1
 801117a:	f000 80aa 	beq.w	80112d2 <_vfiprintf_r+0x20e>
 801117e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011180:	445a      	add	r2, fp
 8011182:	9209      	str	r2, [sp, #36]	; 0x24
 8011184:	f89a 3000 	ldrb.w	r3, [sl]
 8011188:	2b00      	cmp	r3, #0
 801118a:	f000 80a2 	beq.w	80112d2 <_vfiprintf_r+0x20e>
 801118e:	2300      	movs	r3, #0
 8011190:	f04f 32ff 	mov.w	r2, #4294967295
 8011194:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011198:	f10a 0a01 	add.w	sl, sl, #1
 801119c:	9304      	str	r3, [sp, #16]
 801119e:	9307      	str	r3, [sp, #28]
 80111a0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80111a4:	931a      	str	r3, [sp, #104]	; 0x68
 80111a6:	4654      	mov	r4, sl
 80111a8:	2205      	movs	r2, #5
 80111aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80111ae:	4858      	ldr	r0, [pc, #352]	; (8011310 <_vfiprintf_r+0x24c>)
 80111b0:	f7ef f89e 	bl	80002f0 <memchr>
 80111b4:	9a04      	ldr	r2, [sp, #16]
 80111b6:	b9d8      	cbnz	r0, 80111f0 <_vfiprintf_r+0x12c>
 80111b8:	06d1      	lsls	r1, r2, #27
 80111ba:	bf44      	itt	mi
 80111bc:	2320      	movmi	r3, #32
 80111be:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80111c2:	0713      	lsls	r3, r2, #28
 80111c4:	bf44      	itt	mi
 80111c6:	232b      	movmi	r3, #43	; 0x2b
 80111c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80111cc:	f89a 3000 	ldrb.w	r3, [sl]
 80111d0:	2b2a      	cmp	r3, #42	; 0x2a
 80111d2:	d015      	beq.n	8011200 <_vfiprintf_r+0x13c>
 80111d4:	9a07      	ldr	r2, [sp, #28]
 80111d6:	4654      	mov	r4, sl
 80111d8:	2000      	movs	r0, #0
 80111da:	f04f 0c0a 	mov.w	ip, #10
 80111de:	4621      	mov	r1, r4
 80111e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80111e4:	3b30      	subs	r3, #48	; 0x30
 80111e6:	2b09      	cmp	r3, #9
 80111e8:	d94e      	bls.n	8011288 <_vfiprintf_r+0x1c4>
 80111ea:	b1b0      	cbz	r0, 801121a <_vfiprintf_r+0x156>
 80111ec:	9207      	str	r2, [sp, #28]
 80111ee:	e014      	b.n	801121a <_vfiprintf_r+0x156>
 80111f0:	eba0 0308 	sub.w	r3, r0, r8
 80111f4:	fa09 f303 	lsl.w	r3, r9, r3
 80111f8:	4313      	orrs	r3, r2
 80111fa:	9304      	str	r3, [sp, #16]
 80111fc:	46a2      	mov	sl, r4
 80111fe:	e7d2      	b.n	80111a6 <_vfiprintf_r+0xe2>
 8011200:	9b03      	ldr	r3, [sp, #12]
 8011202:	1d19      	adds	r1, r3, #4
 8011204:	681b      	ldr	r3, [r3, #0]
 8011206:	9103      	str	r1, [sp, #12]
 8011208:	2b00      	cmp	r3, #0
 801120a:	bfbb      	ittet	lt
 801120c:	425b      	neglt	r3, r3
 801120e:	f042 0202 	orrlt.w	r2, r2, #2
 8011212:	9307      	strge	r3, [sp, #28]
 8011214:	9307      	strlt	r3, [sp, #28]
 8011216:	bfb8      	it	lt
 8011218:	9204      	strlt	r2, [sp, #16]
 801121a:	7823      	ldrb	r3, [r4, #0]
 801121c:	2b2e      	cmp	r3, #46	; 0x2e
 801121e:	d10c      	bne.n	801123a <_vfiprintf_r+0x176>
 8011220:	7863      	ldrb	r3, [r4, #1]
 8011222:	2b2a      	cmp	r3, #42	; 0x2a
 8011224:	d135      	bne.n	8011292 <_vfiprintf_r+0x1ce>
 8011226:	9b03      	ldr	r3, [sp, #12]
 8011228:	1d1a      	adds	r2, r3, #4
 801122a:	681b      	ldr	r3, [r3, #0]
 801122c:	9203      	str	r2, [sp, #12]
 801122e:	2b00      	cmp	r3, #0
 8011230:	bfb8      	it	lt
 8011232:	f04f 33ff 	movlt.w	r3, #4294967295
 8011236:	3402      	adds	r4, #2
 8011238:	9305      	str	r3, [sp, #20]
 801123a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8011320 <_vfiprintf_r+0x25c>
 801123e:	7821      	ldrb	r1, [r4, #0]
 8011240:	2203      	movs	r2, #3
 8011242:	4650      	mov	r0, sl
 8011244:	f7ef f854 	bl	80002f0 <memchr>
 8011248:	b140      	cbz	r0, 801125c <_vfiprintf_r+0x198>
 801124a:	2340      	movs	r3, #64	; 0x40
 801124c:	eba0 000a 	sub.w	r0, r0, sl
 8011250:	fa03 f000 	lsl.w	r0, r3, r0
 8011254:	9b04      	ldr	r3, [sp, #16]
 8011256:	4303      	orrs	r3, r0
 8011258:	3401      	adds	r4, #1
 801125a:	9304      	str	r3, [sp, #16]
 801125c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011260:	482c      	ldr	r0, [pc, #176]	; (8011314 <_vfiprintf_r+0x250>)
 8011262:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011266:	2206      	movs	r2, #6
 8011268:	f7ef f842 	bl	80002f0 <memchr>
 801126c:	2800      	cmp	r0, #0
 801126e:	d03f      	beq.n	80112f0 <_vfiprintf_r+0x22c>
 8011270:	4b29      	ldr	r3, [pc, #164]	; (8011318 <_vfiprintf_r+0x254>)
 8011272:	bb1b      	cbnz	r3, 80112bc <_vfiprintf_r+0x1f8>
 8011274:	9b03      	ldr	r3, [sp, #12]
 8011276:	3307      	adds	r3, #7
 8011278:	f023 0307 	bic.w	r3, r3, #7
 801127c:	3308      	adds	r3, #8
 801127e:	9303      	str	r3, [sp, #12]
 8011280:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011282:	443b      	add	r3, r7
 8011284:	9309      	str	r3, [sp, #36]	; 0x24
 8011286:	e767      	b.n	8011158 <_vfiprintf_r+0x94>
 8011288:	fb0c 3202 	mla	r2, ip, r2, r3
 801128c:	460c      	mov	r4, r1
 801128e:	2001      	movs	r0, #1
 8011290:	e7a5      	b.n	80111de <_vfiprintf_r+0x11a>
 8011292:	2300      	movs	r3, #0
 8011294:	3401      	adds	r4, #1
 8011296:	9305      	str	r3, [sp, #20]
 8011298:	4619      	mov	r1, r3
 801129a:	f04f 0c0a 	mov.w	ip, #10
 801129e:	4620      	mov	r0, r4
 80112a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80112a4:	3a30      	subs	r2, #48	; 0x30
 80112a6:	2a09      	cmp	r2, #9
 80112a8:	d903      	bls.n	80112b2 <_vfiprintf_r+0x1ee>
 80112aa:	2b00      	cmp	r3, #0
 80112ac:	d0c5      	beq.n	801123a <_vfiprintf_r+0x176>
 80112ae:	9105      	str	r1, [sp, #20]
 80112b0:	e7c3      	b.n	801123a <_vfiprintf_r+0x176>
 80112b2:	fb0c 2101 	mla	r1, ip, r1, r2
 80112b6:	4604      	mov	r4, r0
 80112b8:	2301      	movs	r3, #1
 80112ba:	e7f0      	b.n	801129e <_vfiprintf_r+0x1da>
 80112bc:	ab03      	add	r3, sp, #12
 80112be:	9300      	str	r3, [sp, #0]
 80112c0:	462a      	mov	r2, r5
 80112c2:	4b16      	ldr	r3, [pc, #88]	; (801131c <_vfiprintf_r+0x258>)
 80112c4:	a904      	add	r1, sp, #16
 80112c6:	4630      	mov	r0, r6
 80112c8:	f7fd fe6e 	bl	800efa8 <_printf_float>
 80112cc:	4607      	mov	r7, r0
 80112ce:	1c78      	adds	r0, r7, #1
 80112d0:	d1d6      	bne.n	8011280 <_vfiprintf_r+0x1bc>
 80112d2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80112d4:	07d9      	lsls	r1, r3, #31
 80112d6:	d405      	bmi.n	80112e4 <_vfiprintf_r+0x220>
 80112d8:	89ab      	ldrh	r3, [r5, #12]
 80112da:	059a      	lsls	r2, r3, #22
 80112dc:	d402      	bmi.n	80112e4 <_vfiprintf_r+0x220>
 80112de:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80112e0:	f000 faaf 	bl	8011842 <__retarget_lock_release_recursive>
 80112e4:	89ab      	ldrh	r3, [r5, #12]
 80112e6:	065b      	lsls	r3, r3, #25
 80112e8:	f53f af12 	bmi.w	8011110 <_vfiprintf_r+0x4c>
 80112ec:	9809      	ldr	r0, [sp, #36]	; 0x24
 80112ee:	e711      	b.n	8011114 <_vfiprintf_r+0x50>
 80112f0:	ab03      	add	r3, sp, #12
 80112f2:	9300      	str	r3, [sp, #0]
 80112f4:	462a      	mov	r2, r5
 80112f6:	4b09      	ldr	r3, [pc, #36]	; (801131c <_vfiprintf_r+0x258>)
 80112f8:	a904      	add	r1, sp, #16
 80112fa:	4630      	mov	r0, r6
 80112fc:	f7fe f8e0 	bl	800f4c0 <_printf_i>
 8011300:	e7e4      	b.n	80112cc <_vfiprintf_r+0x208>
 8011302:	bf00      	nop
 8011304:	0802614c 	.word	0x0802614c
 8011308:	0802616c 	.word	0x0802616c
 801130c:	0802612c 	.word	0x0802612c
 8011310:	08025fd4 	.word	0x08025fd4
 8011314:	08025fde 	.word	0x08025fde
 8011318:	0800efa9 	.word	0x0800efa9
 801131c:	080110a1 	.word	0x080110a1
 8011320:	08025fda 	.word	0x08025fda

08011324 <__swbuf_r>:
 8011324:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011326:	460e      	mov	r6, r1
 8011328:	4614      	mov	r4, r2
 801132a:	4605      	mov	r5, r0
 801132c:	b118      	cbz	r0, 8011336 <__swbuf_r+0x12>
 801132e:	6983      	ldr	r3, [r0, #24]
 8011330:	b90b      	cbnz	r3, 8011336 <__swbuf_r+0x12>
 8011332:	f000 f9e7 	bl	8011704 <__sinit>
 8011336:	4b21      	ldr	r3, [pc, #132]	; (80113bc <__swbuf_r+0x98>)
 8011338:	429c      	cmp	r4, r3
 801133a:	d12b      	bne.n	8011394 <__swbuf_r+0x70>
 801133c:	686c      	ldr	r4, [r5, #4]
 801133e:	69a3      	ldr	r3, [r4, #24]
 8011340:	60a3      	str	r3, [r4, #8]
 8011342:	89a3      	ldrh	r3, [r4, #12]
 8011344:	071a      	lsls	r2, r3, #28
 8011346:	d52f      	bpl.n	80113a8 <__swbuf_r+0x84>
 8011348:	6923      	ldr	r3, [r4, #16]
 801134a:	b36b      	cbz	r3, 80113a8 <__swbuf_r+0x84>
 801134c:	6923      	ldr	r3, [r4, #16]
 801134e:	6820      	ldr	r0, [r4, #0]
 8011350:	1ac0      	subs	r0, r0, r3
 8011352:	6963      	ldr	r3, [r4, #20]
 8011354:	b2f6      	uxtb	r6, r6
 8011356:	4283      	cmp	r3, r0
 8011358:	4637      	mov	r7, r6
 801135a:	dc04      	bgt.n	8011366 <__swbuf_r+0x42>
 801135c:	4621      	mov	r1, r4
 801135e:	4628      	mov	r0, r5
 8011360:	f000 f93c 	bl	80115dc <_fflush_r>
 8011364:	bb30      	cbnz	r0, 80113b4 <__swbuf_r+0x90>
 8011366:	68a3      	ldr	r3, [r4, #8]
 8011368:	3b01      	subs	r3, #1
 801136a:	60a3      	str	r3, [r4, #8]
 801136c:	6823      	ldr	r3, [r4, #0]
 801136e:	1c5a      	adds	r2, r3, #1
 8011370:	6022      	str	r2, [r4, #0]
 8011372:	701e      	strb	r6, [r3, #0]
 8011374:	6963      	ldr	r3, [r4, #20]
 8011376:	3001      	adds	r0, #1
 8011378:	4283      	cmp	r3, r0
 801137a:	d004      	beq.n	8011386 <__swbuf_r+0x62>
 801137c:	89a3      	ldrh	r3, [r4, #12]
 801137e:	07db      	lsls	r3, r3, #31
 8011380:	d506      	bpl.n	8011390 <__swbuf_r+0x6c>
 8011382:	2e0a      	cmp	r6, #10
 8011384:	d104      	bne.n	8011390 <__swbuf_r+0x6c>
 8011386:	4621      	mov	r1, r4
 8011388:	4628      	mov	r0, r5
 801138a:	f000 f927 	bl	80115dc <_fflush_r>
 801138e:	b988      	cbnz	r0, 80113b4 <__swbuf_r+0x90>
 8011390:	4638      	mov	r0, r7
 8011392:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011394:	4b0a      	ldr	r3, [pc, #40]	; (80113c0 <__swbuf_r+0x9c>)
 8011396:	429c      	cmp	r4, r3
 8011398:	d101      	bne.n	801139e <__swbuf_r+0x7a>
 801139a:	68ac      	ldr	r4, [r5, #8]
 801139c:	e7cf      	b.n	801133e <__swbuf_r+0x1a>
 801139e:	4b09      	ldr	r3, [pc, #36]	; (80113c4 <__swbuf_r+0xa0>)
 80113a0:	429c      	cmp	r4, r3
 80113a2:	bf08      	it	eq
 80113a4:	68ec      	ldreq	r4, [r5, #12]
 80113a6:	e7ca      	b.n	801133e <__swbuf_r+0x1a>
 80113a8:	4621      	mov	r1, r4
 80113aa:	4628      	mov	r0, r5
 80113ac:	f000 f81a 	bl	80113e4 <__swsetup_r>
 80113b0:	2800      	cmp	r0, #0
 80113b2:	d0cb      	beq.n	801134c <__swbuf_r+0x28>
 80113b4:	f04f 37ff 	mov.w	r7, #4294967295
 80113b8:	e7ea      	b.n	8011390 <__swbuf_r+0x6c>
 80113ba:	bf00      	nop
 80113bc:	0802614c 	.word	0x0802614c
 80113c0:	0802616c 	.word	0x0802616c
 80113c4:	0802612c 	.word	0x0802612c

080113c8 <__ascii_wctomb>:
 80113c8:	b149      	cbz	r1, 80113de <__ascii_wctomb+0x16>
 80113ca:	2aff      	cmp	r2, #255	; 0xff
 80113cc:	bf85      	ittet	hi
 80113ce:	238a      	movhi	r3, #138	; 0x8a
 80113d0:	6003      	strhi	r3, [r0, #0]
 80113d2:	700a      	strbls	r2, [r1, #0]
 80113d4:	f04f 30ff 	movhi.w	r0, #4294967295
 80113d8:	bf98      	it	ls
 80113da:	2001      	movls	r0, #1
 80113dc:	4770      	bx	lr
 80113de:	4608      	mov	r0, r1
 80113e0:	4770      	bx	lr
	...

080113e4 <__swsetup_r>:
 80113e4:	4b32      	ldr	r3, [pc, #200]	; (80114b0 <__swsetup_r+0xcc>)
 80113e6:	b570      	push	{r4, r5, r6, lr}
 80113e8:	681d      	ldr	r5, [r3, #0]
 80113ea:	4606      	mov	r6, r0
 80113ec:	460c      	mov	r4, r1
 80113ee:	b125      	cbz	r5, 80113fa <__swsetup_r+0x16>
 80113f0:	69ab      	ldr	r3, [r5, #24]
 80113f2:	b913      	cbnz	r3, 80113fa <__swsetup_r+0x16>
 80113f4:	4628      	mov	r0, r5
 80113f6:	f000 f985 	bl	8011704 <__sinit>
 80113fa:	4b2e      	ldr	r3, [pc, #184]	; (80114b4 <__swsetup_r+0xd0>)
 80113fc:	429c      	cmp	r4, r3
 80113fe:	d10f      	bne.n	8011420 <__swsetup_r+0x3c>
 8011400:	686c      	ldr	r4, [r5, #4]
 8011402:	89a3      	ldrh	r3, [r4, #12]
 8011404:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011408:	0719      	lsls	r1, r3, #28
 801140a:	d42c      	bmi.n	8011466 <__swsetup_r+0x82>
 801140c:	06dd      	lsls	r5, r3, #27
 801140e:	d411      	bmi.n	8011434 <__swsetup_r+0x50>
 8011410:	2309      	movs	r3, #9
 8011412:	6033      	str	r3, [r6, #0]
 8011414:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8011418:	81a3      	strh	r3, [r4, #12]
 801141a:	f04f 30ff 	mov.w	r0, #4294967295
 801141e:	e03e      	b.n	801149e <__swsetup_r+0xba>
 8011420:	4b25      	ldr	r3, [pc, #148]	; (80114b8 <__swsetup_r+0xd4>)
 8011422:	429c      	cmp	r4, r3
 8011424:	d101      	bne.n	801142a <__swsetup_r+0x46>
 8011426:	68ac      	ldr	r4, [r5, #8]
 8011428:	e7eb      	b.n	8011402 <__swsetup_r+0x1e>
 801142a:	4b24      	ldr	r3, [pc, #144]	; (80114bc <__swsetup_r+0xd8>)
 801142c:	429c      	cmp	r4, r3
 801142e:	bf08      	it	eq
 8011430:	68ec      	ldreq	r4, [r5, #12]
 8011432:	e7e6      	b.n	8011402 <__swsetup_r+0x1e>
 8011434:	0758      	lsls	r0, r3, #29
 8011436:	d512      	bpl.n	801145e <__swsetup_r+0x7a>
 8011438:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801143a:	b141      	cbz	r1, 801144e <__swsetup_r+0x6a>
 801143c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011440:	4299      	cmp	r1, r3
 8011442:	d002      	beq.n	801144a <__swsetup_r+0x66>
 8011444:	4630      	mov	r0, r6
 8011446:	f7ff fb31 	bl	8010aac <_free_r>
 801144a:	2300      	movs	r3, #0
 801144c:	6363      	str	r3, [r4, #52]	; 0x34
 801144e:	89a3      	ldrh	r3, [r4, #12]
 8011450:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8011454:	81a3      	strh	r3, [r4, #12]
 8011456:	2300      	movs	r3, #0
 8011458:	6063      	str	r3, [r4, #4]
 801145a:	6923      	ldr	r3, [r4, #16]
 801145c:	6023      	str	r3, [r4, #0]
 801145e:	89a3      	ldrh	r3, [r4, #12]
 8011460:	f043 0308 	orr.w	r3, r3, #8
 8011464:	81a3      	strh	r3, [r4, #12]
 8011466:	6923      	ldr	r3, [r4, #16]
 8011468:	b94b      	cbnz	r3, 801147e <__swsetup_r+0x9a>
 801146a:	89a3      	ldrh	r3, [r4, #12]
 801146c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8011470:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8011474:	d003      	beq.n	801147e <__swsetup_r+0x9a>
 8011476:	4621      	mov	r1, r4
 8011478:	4630      	mov	r0, r6
 801147a:	f000 fa09 	bl	8011890 <__smakebuf_r>
 801147e:	89a0      	ldrh	r0, [r4, #12]
 8011480:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011484:	f010 0301 	ands.w	r3, r0, #1
 8011488:	d00a      	beq.n	80114a0 <__swsetup_r+0xbc>
 801148a:	2300      	movs	r3, #0
 801148c:	60a3      	str	r3, [r4, #8]
 801148e:	6963      	ldr	r3, [r4, #20]
 8011490:	425b      	negs	r3, r3
 8011492:	61a3      	str	r3, [r4, #24]
 8011494:	6923      	ldr	r3, [r4, #16]
 8011496:	b943      	cbnz	r3, 80114aa <__swsetup_r+0xc6>
 8011498:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801149c:	d1ba      	bne.n	8011414 <__swsetup_r+0x30>
 801149e:	bd70      	pop	{r4, r5, r6, pc}
 80114a0:	0781      	lsls	r1, r0, #30
 80114a2:	bf58      	it	pl
 80114a4:	6963      	ldrpl	r3, [r4, #20]
 80114a6:	60a3      	str	r3, [r4, #8]
 80114a8:	e7f4      	b.n	8011494 <__swsetup_r+0xb0>
 80114aa:	2000      	movs	r0, #0
 80114ac:	e7f7      	b.n	801149e <__swsetup_r+0xba>
 80114ae:	bf00      	nop
 80114b0:	24000010 	.word	0x24000010
 80114b4:	0802614c 	.word	0x0802614c
 80114b8:	0802616c 	.word	0x0802616c
 80114bc:	0802612c 	.word	0x0802612c

080114c0 <abort>:
 80114c0:	b508      	push	{r3, lr}
 80114c2:	2006      	movs	r0, #6
 80114c4:	f000 fa54 	bl	8011970 <raise>
 80114c8:	2001      	movs	r0, #1
 80114ca:	f7ef fe25 	bl	8001118 <_exit>
	...

080114d0 <__sflush_r>:
 80114d0:	898a      	ldrh	r2, [r1, #12]
 80114d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80114d6:	4605      	mov	r5, r0
 80114d8:	0710      	lsls	r0, r2, #28
 80114da:	460c      	mov	r4, r1
 80114dc:	d458      	bmi.n	8011590 <__sflush_r+0xc0>
 80114de:	684b      	ldr	r3, [r1, #4]
 80114e0:	2b00      	cmp	r3, #0
 80114e2:	dc05      	bgt.n	80114f0 <__sflush_r+0x20>
 80114e4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80114e6:	2b00      	cmp	r3, #0
 80114e8:	dc02      	bgt.n	80114f0 <__sflush_r+0x20>
 80114ea:	2000      	movs	r0, #0
 80114ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80114f0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80114f2:	2e00      	cmp	r6, #0
 80114f4:	d0f9      	beq.n	80114ea <__sflush_r+0x1a>
 80114f6:	2300      	movs	r3, #0
 80114f8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80114fc:	682f      	ldr	r7, [r5, #0]
 80114fe:	602b      	str	r3, [r5, #0]
 8011500:	d032      	beq.n	8011568 <__sflush_r+0x98>
 8011502:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8011504:	89a3      	ldrh	r3, [r4, #12]
 8011506:	075a      	lsls	r2, r3, #29
 8011508:	d505      	bpl.n	8011516 <__sflush_r+0x46>
 801150a:	6863      	ldr	r3, [r4, #4]
 801150c:	1ac0      	subs	r0, r0, r3
 801150e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8011510:	b10b      	cbz	r3, 8011516 <__sflush_r+0x46>
 8011512:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8011514:	1ac0      	subs	r0, r0, r3
 8011516:	2300      	movs	r3, #0
 8011518:	4602      	mov	r2, r0
 801151a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801151c:	6a21      	ldr	r1, [r4, #32]
 801151e:	4628      	mov	r0, r5
 8011520:	47b0      	blx	r6
 8011522:	1c43      	adds	r3, r0, #1
 8011524:	89a3      	ldrh	r3, [r4, #12]
 8011526:	d106      	bne.n	8011536 <__sflush_r+0x66>
 8011528:	6829      	ldr	r1, [r5, #0]
 801152a:	291d      	cmp	r1, #29
 801152c:	d82c      	bhi.n	8011588 <__sflush_r+0xb8>
 801152e:	4a2a      	ldr	r2, [pc, #168]	; (80115d8 <__sflush_r+0x108>)
 8011530:	40ca      	lsrs	r2, r1
 8011532:	07d6      	lsls	r6, r2, #31
 8011534:	d528      	bpl.n	8011588 <__sflush_r+0xb8>
 8011536:	2200      	movs	r2, #0
 8011538:	6062      	str	r2, [r4, #4]
 801153a:	04d9      	lsls	r1, r3, #19
 801153c:	6922      	ldr	r2, [r4, #16]
 801153e:	6022      	str	r2, [r4, #0]
 8011540:	d504      	bpl.n	801154c <__sflush_r+0x7c>
 8011542:	1c42      	adds	r2, r0, #1
 8011544:	d101      	bne.n	801154a <__sflush_r+0x7a>
 8011546:	682b      	ldr	r3, [r5, #0]
 8011548:	b903      	cbnz	r3, 801154c <__sflush_r+0x7c>
 801154a:	6560      	str	r0, [r4, #84]	; 0x54
 801154c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801154e:	602f      	str	r7, [r5, #0]
 8011550:	2900      	cmp	r1, #0
 8011552:	d0ca      	beq.n	80114ea <__sflush_r+0x1a>
 8011554:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011558:	4299      	cmp	r1, r3
 801155a:	d002      	beq.n	8011562 <__sflush_r+0x92>
 801155c:	4628      	mov	r0, r5
 801155e:	f7ff faa5 	bl	8010aac <_free_r>
 8011562:	2000      	movs	r0, #0
 8011564:	6360      	str	r0, [r4, #52]	; 0x34
 8011566:	e7c1      	b.n	80114ec <__sflush_r+0x1c>
 8011568:	6a21      	ldr	r1, [r4, #32]
 801156a:	2301      	movs	r3, #1
 801156c:	4628      	mov	r0, r5
 801156e:	47b0      	blx	r6
 8011570:	1c41      	adds	r1, r0, #1
 8011572:	d1c7      	bne.n	8011504 <__sflush_r+0x34>
 8011574:	682b      	ldr	r3, [r5, #0]
 8011576:	2b00      	cmp	r3, #0
 8011578:	d0c4      	beq.n	8011504 <__sflush_r+0x34>
 801157a:	2b1d      	cmp	r3, #29
 801157c:	d001      	beq.n	8011582 <__sflush_r+0xb2>
 801157e:	2b16      	cmp	r3, #22
 8011580:	d101      	bne.n	8011586 <__sflush_r+0xb6>
 8011582:	602f      	str	r7, [r5, #0]
 8011584:	e7b1      	b.n	80114ea <__sflush_r+0x1a>
 8011586:	89a3      	ldrh	r3, [r4, #12]
 8011588:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801158c:	81a3      	strh	r3, [r4, #12]
 801158e:	e7ad      	b.n	80114ec <__sflush_r+0x1c>
 8011590:	690f      	ldr	r7, [r1, #16]
 8011592:	2f00      	cmp	r7, #0
 8011594:	d0a9      	beq.n	80114ea <__sflush_r+0x1a>
 8011596:	0793      	lsls	r3, r2, #30
 8011598:	680e      	ldr	r6, [r1, #0]
 801159a:	bf08      	it	eq
 801159c:	694b      	ldreq	r3, [r1, #20]
 801159e:	600f      	str	r7, [r1, #0]
 80115a0:	bf18      	it	ne
 80115a2:	2300      	movne	r3, #0
 80115a4:	eba6 0807 	sub.w	r8, r6, r7
 80115a8:	608b      	str	r3, [r1, #8]
 80115aa:	f1b8 0f00 	cmp.w	r8, #0
 80115ae:	dd9c      	ble.n	80114ea <__sflush_r+0x1a>
 80115b0:	6a21      	ldr	r1, [r4, #32]
 80115b2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80115b4:	4643      	mov	r3, r8
 80115b6:	463a      	mov	r2, r7
 80115b8:	4628      	mov	r0, r5
 80115ba:	47b0      	blx	r6
 80115bc:	2800      	cmp	r0, #0
 80115be:	dc06      	bgt.n	80115ce <__sflush_r+0xfe>
 80115c0:	89a3      	ldrh	r3, [r4, #12]
 80115c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80115c6:	81a3      	strh	r3, [r4, #12]
 80115c8:	f04f 30ff 	mov.w	r0, #4294967295
 80115cc:	e78e      	b.n	80114ec <__sflush_r+0x1c>
 80115ce:	4407      	add	r7, r0
 80115d0:	eba8 0800 	sub.w	r8, r8, r0
 80115d4:	e7e9      	b.n	80115aa <__sflush_r+0xda>
 80115d6:	bf00      	nop
 80115d8:	20400001 	.word	0x20400001

080115dc <_fflush_r>:
 80115dc:	b538      	push	{r3, r4, r5, lr}
 80115de:	690b      	ldr	r3, [r1, #16]
 80115e0:	4605      	mov	r5, r0
 80115e2:	460c      	mov	r4, r1
 80115e4:	b913      	cbnz	r3, 80115ec <_fflush_r+0x10>
 80115e6:	2500      	movs	r5, #0
 80115e8:	4628      	mov	r0, r5
 80115ea:	bd38      	pop	{r3, r4, r5, pc}
 80115ec:	b118      	cbz	r0, 80115f6 <_fflush_r+0x1a>
 80115ee:	6983      	ldr	r3, [r0, #24]
 80115f0:	b90b      	cbnz	r3, 80115f6 <_fflush_r+0x1a>
 80115f2:	f000 f887 	bl	8011704 <__sinit>
 80115f6:	4b14      	ldr	r3, [pc, #80]	; (8011648 <_fflush_r+0x6c>)
 80115f8:	429c      	cmp	r4, r3
 80115fa:	d11b      	bne.n	8011634 <_fflush_r+0x58>
 80115fc:	686c      	ldr	r4, [r5, #4]
 80115fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011602:	2b00      	cmp	r3, #0
 8011604:	d0ef      	beq.n	80115e6 <_fflush_r+0xa>
 8011606:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8011608:	07d0      	lsls	r0, r2, #31
 801160a:	d404      	bmi.n	8011616 <_fflush_r+0x3a>
 801160c:	0599      	lsls	r1, r3, #22
 801160e:	d402      	bmi.n	8011616 <_fflush_r+0x3a>
 8011610:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011612:	f000 f915 	bl	8011840 <__retarget_lock_acquire_recursive>
 8011616:	4628      	mov	r0, r5
 8011618:	4621      	mov	r1, r4
 801161a:	f7ff ff59 	bl	80114d0 <__sflush_r>
 801161e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011620:	07da      	lsls	r2, r3, #31
 8011622:	4605      	mov	r5, r0
 8011624:	d4e0      	bmi.n	80115e8 <_fflush_r+0xc>
 8011626:	89a3      	ldrh	r3, [r4, #12]
 8011628:	059b      	lsls	r3, r3, #22
 801162a:	d4dd      	bmi.n	80115e8 <_fflush_r+0xc>
 801162c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801162e:	f000 f908 	bl	8011842 <__retarget_lock_release_recursive>
 8011632:	e7d9      	b.n	80115e8 <_fflush_r+0xc>
 8011634:	4b05      	ldr	r3, [pc, #20]	; (801164c <_fflush_r+0x70>)
 8011636:	429c      	cmp	r4, r3
 8011638:	d101      	bne.n	801163e <_fflush_r+0x62>
 801163a:	68ac      	ldr	r4, [r5, #8]
 801163c:	e7df      	b.n	80115fe <_fflush_r+0x22>
 801163e:	4b04      	ldr	r3, [pc, #16]	; (8011650 <_fflush_r+0x74>)
 8011640:	429c      	cmp	r4, r3
 8011642:	bf08      	it	eq
 8011644:	68ec      	ldreq	r4, [r5, #12]
 8011646:	e7da      	b.n	80115fe <_fflush_r+0x22>
 8011648:	0802614c 	.word	0x0802614c
 801164c:	0802616c 	.word	0x0802616c
 8011650:	0802612c 	.word	0x0802612c

08011654 <std>:
 8011654:	2300      	movs	r3, #0
 8011656:	b510      	push	{r4, lr}
 8011658:	4604      	mov	r4, r0
 801165a:	e9c0 3300 	strd	r3, r3, [r0]
 801165e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011662:	6083      	str	r3, [r0, #8]
 8011664:	8181      	strh	r1, [r0, #12]
 8011666:	6643      	str	r3, [r0, #100]	; 0x64
 8011668:	81c2      	strh	r2, [r0, #14]
 801166a:	6183      	str	r3, [r0, #24]
 801166c:	4619      	mov	r1, r3
 801166e:	2208      	movs	r2, #8
 8011670:	305c      	adds	r0, #92	; 0x5c
 8011672:	f7fd fc01 	bl	800ee78 <memset>
 8011676:	4b05      	ldr	r3, [pc, #20]	; (801168c <std+0x38>)
 8011678:	6263      	str	r3, [r4, #36]	; 0x24
 801167a:	4b05      	ldr	r3, [pc, #20]	; (8011690 <std+0x3c>)
 801167c:	62a3      	str	r3, [r4, #40]	; 0x28
 801167e:	4b05      	ldr	r3, [pc, #20]	; (8011694 <std+0x40>)
 8011680:	62e3      	str	r3, [r4, #44]	; 0x2c
 8011682:	4b05      	ldr	r3, [pc, #20]	; (8011698 <std+0x44>)
 8011684:	6224      	str	r4, [r4, #32]
 8011686:	6323      	str	r3, [r4, #48]	; 0x30
 8011688:	bd10      	pop	{r4, pc}
 801168a:	bf00      	nop
 801168c:	080119a9 	.word	0x080119a9
 8011690:	080119cb 	.word	0x080119cb
 8011694:	08011a03 	.word	0x08011a03
 8011698:	08011a27 	.word	0x08011a27

0801169c <_cleanup_r>:
 801169c:	4901      	ldr	r1, [pc, #4]	; (80116a4 <_cleanup_r+0x8>)
 801169e:	f000 b8af 	b.w	8011800 <_fwalk_reent>
 80116a2:	bf00      	nop
 80116a4:	080115dd 	.word	0x080115dd

080116a8 <__sfmoreglue>:
 80116a8:	b570      	push	{r4, r5, r6, lr}
 80116aa:	2268      	movs	r2, #104	; 0x68
 80116ac:	1e4d      	subs	r5, r1, #1
 80116ae:	4355      	muls	r5, r2
 80116b0:	460e      	mov	r6, r1
 80116b2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80116b6:	f7ff fa65 	bl	8010b84 <_malloc_r>
 80116ba:	4604      	mov	r4, r0
 80116bc:	b140      	cbz	r0, 80116d0 <__sfmoreglue+0x28>
 80116be:	2100      	movs	r1, #0
 80116c0:	e9c0 1600 	strd	r1, r6, [r0]
 80116c4:	300c      	adds	r0, #12
 80116c6:	60a0      	str	r0, [r4, #8]
 80116c8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80116cc:	f7fd fbd4 	bl	800ee78 <memset>
 80116d0:	4620      	mov	r0, r4
 80116d2:	bd70      	pop	{r4, r5, r6, pc}

080116d4 <__sfp_lock_acquire>:
 80116d4:	4801      	ldr	r0, [pc, #4]	; (80116dc <__sfp_lock_acquire+0x8>)
 80116d6:	f000 b8b3 	b.w	8011840 <__retarget_lock_acquire_recursive>
 80116da:	bf00      	nop
 80116dc:	24004b29 	.word	0x24004b29

080116e0 <__sfp_lock_release>:
 80116e0:	4801      	ldr	r0, [pc, #4]	; (80116e8 <__sfp_lock_release+0x8>)
 80116e2:	f000 b8ae 	b.w	8011842 <__retarget_lock_release_recursive>
 80116e6:	bf00      	nop
 80116e8:	24004b29 	.word	0x24004b29

080116ec <__sinit_lock_acquire>:
 80116ec:	4801      	ldr	r0, [pc, #4]	; (80116f4 <__sinit_lock_acquire+0x8>)
 80116ee:	f000 b8a7 	b.w	8011840 <__retarget_lock_acquire_recursive>
 80116f2:	bf00      	nop
 80116f4:	24004b2a 	.word	0x24004b2a

080116f8 <__sinit_lock_release>:
 80116f8:	4801      	ldr	r0, [pc, #4]	; (8011700 <__sinit_lock_release+0x8>)
 80116fa:	f000 b8a2 	b.w	8011842 <__retarget_lock_release_recursive>
 80116fe:	bf00      	nop
 8011700:	24004b2a 	.word	0x24004b2a

08011704 <__sinit>:
 8011704:	b510      	push	{r4, lr}
 8011706:	4604      	mov	r4, r0
 8011708:	f7ff fff0 	bl	80116ec <__sinit_lock_acquire>
 801170c:	69a3      	ldr	r3, [r4, #24]
 801170e:	b11b      	cbz	r3, 8011718 <__sinit+0x14>
 8011710:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011714:	f7ff bff0 	b.w	80116f8 <__sinit_lock_release>
 8011718:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801171c:	6523      	str	r3, [r4, #80]	; 0x50
 801171e:	4b13      	ldr	r3, [pc, #76]	; (801176c <__sinit+0x68>)
 8011720:	4a13      	ldr	r2, [pc, #76]	; (8011770 <__sinit+0x6c>)
 8011722:	681b      	ldr	r3, [r3, #0]
 8011724:	62a2      	str	r2, [r4, #40]	; 0x28
 8011726:	42a3      	cmp	r3, r4
 8011728:	bf04      	itt	eq
 801172a:	2301      	moveq	r3, #1
 801172c:	61a3      	streq	r3, [r4, #24]
 801172e:	4620      	mov	r0, r4
 8011730:	f000 f820 	bl	8011774 <__sfp>
 8011734:	6060      	str	r0, [r4, #4]
 8011736:	4620      	mov	r0, r4
 8011738:	f000 f81c 	bl	8011774 <__sfp>
 801173c:	60a0      	str	r0, [r4, #8]
 801173e:	4620      	mov	r0, r4
 8011740:	f000 f818 	bl	8011774 <__sfp>
 8011744:	2200      	movs	r2, #0
 8011746:	60e0      	str	r0, [r4, #12]
 8011748:	2104      	movs	r1, #4
 801174a:	6860      	ldr	r0, [r4, #4]
 801174c:	f7ff ff82 	bl	8011654 <std>
 8011750:	68a0      	ldr	r0, [r4, #8]
 8011752:	2201      	movs	r2, #1
 8011754:	2109      	movs	r1, #9
 8011756:	f7ff ff7d 	bl	8011654 <std>
 801175a:	68e0      	ldr	r0, [r4, #12]
 801175c:	2202      	movs	r2, #2
 801175e:	2112      	movs	r1, #18
 8011760:	f7ff ff78 	bl	8011654 <std>
 8011764:	2301      	movs	r3, #1
 8011766:	61a3      	str	r3, [r4, #24]
 8011768:	e7d2      	b.n	8011710 <__sinit+0xc>
 801176a:	bf00      	nop
 801176c:	08025db0 	.word	0x08025db0
 8011770:	0801169d 	.word	0x0801169d

08011774 <__sfp>:
 8011774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011776:	4607      	mov	r7, r0
 8011778:	f7ff ffac 	bl	80116d4 <__sfp_lock_acquire>
 801177c:	4b1e      	ldr	r3, [pc, #120]	; (80117f8 <__sfp+0x84>)
 801177e:	681e      	ldr	r6, [r3, #0]
 8011780:	69b3      	ldr	r3, [r6, #24]
 8011782:	b913      	cbnz	r3, 801178a <__sfp+0x16>
 8011784:	4630      	mov	r0, r6
 8011786:	f7ff ffbd 	bl	8011704 <__sinit>
 801178a:	3648      	adds	r6, #72	; 0x48
 801178c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8011790:	3b01      	subs	r3, #1
 8011792:	d503      	bpl.n	801179c <__sfp+0x28>
 8011794:	6833      	ldr	r3, [r6, #0]
 8011796:	b30b      	cbz	r3, 80117dc <__sfp+0x68>
 8011798:	6836      	ldr	r6, [r6, #0]
 801179a:	e7f7      	b.n	801178c <__sfp+0x18>
 801179c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80117a0:	b9d5      	cbnz	r5, 80117d8 <__sfp+0x64>
 80117a2:	4b16      	ldr	r3, [pc, #88]	; (80117fc <__sfp+0x88>)
 80117a4:	60e3      	str	r3, [r4, #12]
 80117a6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80117aa:	6665      	str	r5, [r4, #100]	; 0x64
 80117ac:	f000 f847 	bl	801183e <__retarget_lock_init_recursive>
 80117b0:	f7ff ff96 	bl	80116e0 <__sfp_lock_release>
 80117b4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80117b8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80117bc:	6025      	str	r5, [r4, #0]
 80117be:	61a5      	str	r5, [r4, #24]
 80117c0:	2208      	movs	r2, #8
 80117c2:	4629      	mov	r1, r5
 80117c4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80117c8:	f7fd fb56 	bl	800ee78 <memset>
 80117cc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80117d0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80117d4:	4620      	mov	r0, r4
 80117d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80117d8:	3468      	adds	r4, #104	; 0x68
 80117da:	e7d9      	b.n	8011790 <__sfp+0x1c>
 80117dc:	2104      	movs	r1, #4
 80117de:	4638      	mov	r0, r7
 80117e0:	f7ff ff62 	bl	80116a8 <__sfmoreglue>
 80117e4:	4604      	mov	r4, r0
 80117e6:	6030      	str	r0, [r6, #0]
 80117e8:	2800      	cmp	r0, #0
 80117ea:	d1d5      	bne.n	8011798 <__sfp+0x24>
 80117ec:	f7ff ff78 	bl	80116e0 <__sfp_lock_release>
 80117f0:	230c      	movs	r3, #12
 80117f2:	603b      	str	r3, [r7, #0]
 80117f4:	e7ee      	b.n	80117d4 <__sfp+0x60>
 80117f6:	bf00      	nop
 80117f8:	08025db0 	.word	0x08025db0
 80117fc:	ffff0001 	.word	0xffff0001

08011800 <_fwalk_reent>:
 8011800:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011804:	4606      	mov	r6, r0
 8011806:	4688      	mov	r8, r1
 8011808:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801180c:	2700      	movs	r7, #0
 801180e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011812:	f1b9 0901 	subs.w	r9, r9, #1
 8011816:	d505      	bpl.n	8011824 <_fwalk_reent+0x24>
 8011818:	6824      	ldr	r4, [r4, #0]
 801181a:	2c00      	cmp	r4, #0
 801181c:	d1f7      	bne.n	801180e <_fwalk_reent+0xe>
 801181e:	4638      	mov	r0, r7
 8011820:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011824:	89ab      	ldrh	r3, [r5, #12]
 8011826:	2b01      	cmp	r3, #1
 8011828:	d907      	bls.n	801183a <_fwalk_reent+0x3a>
 801182a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801182e:	3301      	adds	r3, #1
 8011830:	d003      	beq.n	801183a <_fwalk_reent+0x3a>
 8011832:	4629      	mov	r1, r5
 8011834:	4630      	mov	r0, r6
 8011836:	47c0      	blx	r8
 8011838:	4307      	orrs	r7, r0
 801183a:	3568      	adds	r5, #104	; 0x68
 801183c:	e7e9      	b.n	8011812 <_fwalk_reent+0x12>

0801183e <__retarget_lock_init_recursive>:
 801183e:	4770      	bx	lr

08011840 <__retarget_lock_acquire_recursive>:
 8011840:	4770      	bx	lr

08011842 <__retarget_lock_release_recursive>:
 8011842:	4770      	bx	lr

08011844 <__swhatbuf_r>:
 8011844:	b570      	push	{r4, r5, r6, lr}
 8011846:	460e      	mov	r6, r1
 8011848:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801184c:	2900      	cmp	r1, #0
 801184e:	b096      	sub	sp, #88	; 0x58
 8011850:	4614      	mov	r4, r2
 8011852:	461d      	mov	r5, r3
 8011854:	da08      	bge.n	8011868 <__swhatbuf_r+0x24>
 8011856:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 801185a:	2200      	movs	r2, #0
 801185c:	602a      	str	r2, [r5, #0]
 801185e:	061a      	lsls	r2, r3, #24
 8011860:	d410      	bmi.n	8011884 <__swhatbuf_r+0x40>
 8011862:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011866:	e00e      	b.n	8011886 <__swhatbuf_r+0x42>
 8011868:	466a      	mov	r2, sp
 801186a:	f000 f903 	bl	8011a74 <_fstat_r>
 801186e:	2800      	cmp	r0, #0
 8011870:	dbf1      	blt.n	8011856 <__swhatbuf_r+0x12>
 8011872:	9a01      	ldr	r2, [sp, #4]
 8011874:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8011878:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801187c:	425a      	negs	r2, r3
 801187e:	415a      	adcs	r2, r3
 8011880:	602a      	str	r2, [r5, #0]
 8011882:	e7ee      	b.n	8011862 <__swhatbuf_r+0x1e>
 8011884:	2340      	movs	r3, #64	; 0x40
 8011886:	2000      	movs	r0, #0
 8011888:	6023      	str	r3, [r4, #0]
 801188a:	b016      	add	sp, #88	; 0x58
 801188c:	bd70      	pop	{r4, r5, r6, pc}
	...

08011890 <__smakebuf_r>:
 8011890:	898b      	ldrh	r3, [r1, #12]
 8011892:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011894:	079d      	lsls	r5, r3, #30
 8011896:	4606      	mov	r6, r0
 8011898:	460c      	mov	r4, r1
 801189a:	d507      	bpl.n	80118ac <__smakebuf_r+0x1c>
 801189c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80118a0:	6023      	str	r3, [r4, #0]
 80118a2:	6123      	str	r3, [r4, #16]
 80118a4:	2301      	movs	r3, #1
 80118a6:	6163      	str	r3, [r4, #20]
 80118a8:	b002      	add	sp, #8
 80118aa:	bd70      	pop	{r4, r5, r6, pc}
 80118ac:	ab01      	add	r3, sp, #4
 80118ae:	466a      	mov	r2, sp
 80118b0:	f7ff ffc8 	bl	8011844 <__swhatbuf_r>
 80118b4:	9900      	ldr	r1, [sp, #0]
 80118b6:	4605      	mov	r5, r0
 80118b8:	4630      	mov	r0, r6
 80118ba:	f7ff f963 	bl	8010b84 <_malloc_r>
 80118be:	b948      	cbnz	r0, 80118d4 <__smakebuf_r+0x44>
 80118c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80118c4:	059a      	lsls	r2, r3, #22
 80118c6:	d4ef      	bmi.n	80118a8 <__smakebuf_r+0x18>
 80118c8:	f023 0303 	bic.w	r3, r3, #3
 80118cc:	f043 0302 	orr.w	r3, r3, #2
 80118d0:	81a3      	strh	r3, [r4, #12]
 80118d2:	e7e3      	b.n	801189c <__smakebuf_r+0xc>
 80118d4:	4b0d      	ldr	r3, [pc, #52]	; (801190c <__smakebuf_r+0x7c>)
 80118d6:	62b3      	str	r3, [r6, #40]	; 0x28
 80118d8:	89a3      	ldrh	r3, [r4, #12]
 80118da:	6020      	str	r0, [r4, #0]
 80118dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80118e0:	81a3      	strh	r3, [r4, #12]
 80118e2:	9b00      	ldr	r3, [sp, #0]
 80118e4:	6163      	str	r3, [r4, #20]
 80118e6:	9b01      	ldr	r3, [sp, #4]
 80118e8:	6120      	str	r0, [r4, #16]
 80118ea:	b15b      	cbz	r3, 8011904 <__smakebuf_r+0x74>
 80118ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80118f0:	4630      	mov	r0, r6
 80118f2:	f000 f8d1 	bl	8011a98 <_isatty_r>
 80118f6:	b128      	cbz	r0, 8011904 <__smakebuf_r+0x74>
 80118f8:	89a3      	ldrh	r3, [r4, #12]
 80118fa:	f023 0303 	bic.w	r3, r3, #3
 80118fe:	f043 0301 	orr.w	r3, r3, #1
 8011902:	81a3      	strh	r3, [r4, #12]
 8011904:	89a0      	ldrh	r0, [r4, #12]
 8011906:	4305      	orrs	r5, r0
 8011908:	81a5      	strh	r5, [r4, #12]
 801190a:	e7cd      	b.n	80118a8 <__smakebuf_r+0x18>
 801190c:	0801169d 	.word	0x0801169d

08011910 <_malloc_usable_size_r>:
 8011910:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011914:	1f18      	subs	r0, r3, #4
 8011916:	2b00      	cmp	r3, #0
 8011918:	bfbc      	itt	lt
 801191a:	580b      	ldrlt	r3, [r1, r0]
 801191c:	18c0      	addlt	r0, r0, r3
 801191e:	4770      	bx	lr

08011920 <_raise_r>:
 8011920:	291f      	cmp	r1, #31
 8011922:	b538      	push	{r3, r4, r5, lr}
 8011924:	4604      	mov	r4, r0
 8011926:	460d      	mov	r5, r1
 8011928:	d904      	bls.n	8011934 <_raise_r+0x14>
 801192a:	2316      	movs	r3, #22
 801192c:	6003      	str	r3, [r0, #0]
 801192e:	f04f 30ff 	mov.w	r0, #4294967295
 8011932:	bd38      	pop	{r3, r4, r5, pc}
 8011934:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8011936:	b112      	cbz	r2, 801193e <_raise_r+0x1e>
 8011938:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801193c:	b94b      	cbnz	r3, 8011952 <_raise_r+0x32>
 801193e:	4620      	mov	r0, r4
 8011940:	f000 f830 	bl	80119a4 <_getpid_r>
 8011944:	462a      	mov	r2, r5
 8011946:	4601      	mov	r1, r0
 8011948:	4620      	mov	r0, r4
 801194a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801194e:	f000 b817 	b.w	8011980 <_kill_r>
 8011952:	2b01      	cmp	r3, #1
 8011954:	d00a      	beq.n	801196c <_raise_r+0x4c>
 8011956:	1c59      	adds	r1, r3, #1
 8011958:	d103      	bne.n	8011962 <_raise_r+0x42>
 801195a:	2316      	movs	r3, #22
 801195c:	6003      	str	r3, [r0, #0]
 801195e:	2001      	movs	r0, #1
 8011960:	e7e7      	b.n	8011932 <_raise_r+0x12>
 8011962:	2400      	movs	r4, #0
 8011964:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8011968:	4628      	mov	r0, r5
 801196a:	4798      	blx	r3
 801196c:	2000      	movs	r0, #0
 801196e:	e7e0      	b.n	8011932 <_raise_r+0x12>

08011970 <raise>:
 8011970:	4b02      	ldr	r3, [pc, #8]	; (801197c <raise+0xc>)
 8011972:	4601      	mov	r1, r0
 8011974:	6818      	ldr	r0, [r3, #0]
 8011976:	f7ff bfd3 	b.w	8011920 <_raise_r>
 801197a:	bf00      	nop
 801197c:	24000010 	.word	0x24000010

08011980 <_kill_r>:
 8011980:	b538      	push	{r3, r4, r5, lr}
 8011982:	4d07      	ldr	r5, [pc, #28]	; (80119a0 <_kill_r+0x20>)
 8011984:	2300      	movs	r3, #0
 8011986:	4604      	mov	r4, r0
 8011988:	4608      	mov	r0, r1
 801198a:	4611      	mov	r1, r2
 801198c:	602b      	str	r3, [r5, #0]
 801198e:	f7ef fbb3 	bl	80010f8 <_kill>
 8011992:	1c43      	adds	r3, r0, #1
 8011994:	d102      	bne.n	801199c <_kill_r+0x1c>
 8011996:	682b      	ldr	r3, [r5, #0]
 8011998:	b103      	cbz	r3, 801199c <_kill_r+0x1c>
 801199a:	6023      	str	r3, [r4, #0]
 801199c:	bd38      	pop	{r3, r4, r5, pc}
 801199e:	bf00      	nop
 80119a0:	24004b24 	.word	0x24004b24

080119a4 <_getpid_r>:
 80119a4:	f7ef bba0 	b.w	80010e8 <_getpid>

080119a8 <__sread>:
 80119a8:	b510      	push	{r4, lr}
 80119aa:	460c      	mov	r4, r1
 80119ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80119b0:	f000 f894 	bl	8011adc <_read_r>
 80119b4:	2800      	cmp	r0, #0
 80119b6:	bfab      	itete	ge
 80119b8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80119ba:	89a3      	ldrhlt	r3, [r4, #12]
 80119bc:	181b      	addge	r3, r3, r0
 80119be:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80119c2:	bfac      	ite	ge
 80119c4:	6563      	strge	r3, [r4, #84]	; 0x54
 80119c6:	81a3      	strhlt	r3, [r4, #12]
 80119c8:	bd10      	pop	{r4, pc}

080119ca <__swrite>:
 80119ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80119ce:	461f      	mov	r7, r3
 80119d0:	898b      	ldrh	r3, [r1, #12]
 80119d2:	05db      	lsls	r3, r3, #23
 80119d4:	4605      	mov	r5, r0
 80119d6:	460c      	mov	r4, r1
 80119d8:	4616      	mov	r6, r2
 80119da:	d505      	bpl.n	80119e8 <__swrite+0x1e>
 80119dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80119e0:	2302      	movs	r3, #2
 80119e2:	2200      	movs	r2, #0
 80119e4:	f000 f868 	bl	8011ab8 <_lseek_r>
 80119e8:	89a3      	ldrh	r3, [r4, #12]
 80119ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80119ee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80119f2:	81a3      	strh	r3, [r4, #12]
 80119f4:	4632      	mov	r2, r6
 80119f6:	463b      	mov	r3, r7
 80119f8:	4628      	mov	r0, r5
 80119fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80119fe:	f000 b817 	b.w	8011a30 <_write_r>

08011a02 <__sseek>:
 8011a02:	b510      	push	{r4, lr}
 8011a04:	460c      	mov	r4, r1
 8011a06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011a0a:	f000 f855 	bl	8011ab8 <_lseek_r>
 8011a0e:	1c43      	adds	r3, r0, #1
 8011a10:	89a3      	ldrh	r3, [r4, #12]
 8011a12:	bf15      	itete	ne
 8011a14:	6560      	strne	r0, [r4, #84]	; 0x54
 8011a16:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8011a1a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8011a1e:	81a3      	strheq	r3, [r4, #12]
 8011a20:	bf18      	it	ne
 8011a22:	81a3      	strhne	r3, [r4, #12]
 8011a24:	bd10      	pop	{r4, pc}

08011a26 <__sclose>:
 8011a26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011a2a:	f000 b813 	b.w	8011a54 <_close_r>
	...

08011a30 <_write_r>:
 8011a30:	b538      	push	{r3, r4, r5, lr}
 8011a32:	4d07      	ldr	r5, [pc, #28]	; (8011a50 <_write_r+0x20>)
 8011a34:	4604      	mov	r4, r0
 8011a36:	4608      	mov	r0, r1
 8011a38:	4611      	mov	r1, r2
 8011a3a:	2200      	movs	r2, #0
 8011a3c:	602a      	str	r2, [r5, #0]
 8011a3e:	461a      	mov	r2, r3
 8011a40:	f7ef fb91 	bl	8001166 <_write>
 8011a44:	1c43      	adds	r3, r0, #1
 8011a46:	d102      	bne.n	8011a4e <_write_r+0x1e>
 8011a48:	682b      	ldr	r3, [r5, #0]
 8011a4a:	b103      	cbz	r3, 8011a4e <_write_r+0x1e>
 8011a4c:	6023      	str	r3, [r4, #0]
 8011a4e:	bd38      	pop	{r3, r4, r5, pc}
 8011a50:	24004b24 	.word	0x24004b24

08011a54 <_close_r>:
 8011a54:	b538      	push	{r3, r4, r5, lr}
 8011a56:	4d06      	ldr	r5, [pc, #24]	; (8011a70 <_close_r+0x1c>)
 8011a58:	2300      	movs	r3, #0
 8011a5a:	4604      	mov	r4, r0
 8011a5c:	4608      	mov	r0, r1
 8011a5e:	602b      	str	r3, [r5, #0]
 8011a60:	f7ef fb9d 	bl	800119e <_close>
 8011a64:	1c43      	adds	r3, r0, #1
 8011a66:	d102      	bne.n	8011a6e <_close_r+0x1a>
 8011a68:	682b      	ldr	r3, [r5, #0]
 8011a6a:	b103      	cbz	r3, 8011a6e <_close_r+0x1a>
 8011a6c:	6023      	str	r3, [r4, #0]
 8011a6e:	bd38      	pop	{r3, r4, r5, pc}
 8011a70:	24004b24 	.word	0x24004b24

08011a74 <_fstat_r>:
 8011a74:	b538      	push	{r3, r4, r5, lr}
 8011a76:	4d07      	ldr	r5, [pc, #28]	; (8011a94 <_fstat_r+0x20>)
 8011a78:	2300      	movs	r3, #0
 8011a7a:	4604      	mov	r4, r0
 8011a7c:	4608      	mov	r0, r1
 8011a7e:	4611      	mov	r1, r2
 8011a80:	602b      	str	r3, [r5, #0]
 8011a82:	f7ef fb98 	bl	80011b6 <_fstat>
 8011a86:	1c43      	adds	r3, r0, #1
 8011a88:	d102      	bne.n	8011a90 <_fstat_r+0x1c>
 8011a8a:	682b      	ldr	r3, [r5, #0]
 8011a8c:	b103      	cbz	r3, 8011a90 <_fstat_r+0x1c>
 8011a8e:	6023      	str	r3, [r4, #0]
 8011a90:	bd38      	pop	{r3, r4, r5, pc}
 8011a92:	bf00      	nop
 8011a94:	24004b24 	.word	0x24004b24

08011a98 <_isatty_r>:
 8011a98:	b538      	push	{r3, r4, r5, lr}
 8011a9a:	4d06      	ldr	r5, [pc, #24]	; (8011ab4 <_isatty_r+0x1c>)
 8011a9c:	2300      	movs	r3, #0
 8011a9e:	4604      	mov	r4, r0
 8011aa0:	4608      	mov	r0, r1
 8011aa2:	602b      	str	r3, [r5, #0]
 8011aa4:	f7ef fb97 	bl	80011d6 <_isatty>
 8011aa8:	1c43      	adds	r3, r0, #1
 8011aaa:	d102      	bne.n	8011ab2 <_isatty_r+0x1a>
 8011aac:	682b      	ldr	r3, [r5, #0]
 8011aae:	b103      	cbz	r3, 8011ab2 <_isatty_r+0x1a>
 8011ab0:	6023      	str	r3, [r4, #0]
 8011ab2:	bd38      	pop	{r3, r4, r5, pc}
 8011ab4:	24004b24 	.word	0x24004b24

08011ab8 <_lseek_r>:
 8011ab8:	b538      	push	{r3, r4, r5, lr}
 8011aba:	4d07      	ldr	r5, [pc, #28]	; (8011ad8 <_lseek_r+0x20>)
 8011abc:	4604      	mov	r4, r0
 8011abe:	4608      	mov	r0, r1
 8011ac0:	4611      	mov	r1, r2
 8011ac2:	2200      	movs	r2, #0
 8011ac4:	602a      	str	r2, [r5, #0]
 8011ac6:	461a      	mov	r2, r3
 8011ac8:	f7ef fb90 	bl	80011ec <_lseek>
 8011acc:	1c43      	adds	r3, r0, #1
 8011ace:	d102      	bne.n	8011ad6 <_lseek_r+0x1e>
 8011ad0:	682b      	ldr	r3, [r5, #0]
 8011ad2:	b103      	cbz	r3, 8011ad6 <_lseek_r+0x1e>
 8011ad4:	6023      	str	r3, [r4, #0]
 8011ad6:	bd38      	pop	{r3, r4, r5, pc}
 8011ad8:	24004b24 	.word	0x24004b24

08011adc <_read_r>:
 8011adc:	b538      	push	{r3, r4, r5, lr}
 8011ade:	4d07      	ldr	r5, [pc, #28]	; (8011afc <_read_r+0x20>)
 8011ae0:	4604      	mov	r4, r0
 8011ae2:	4608      	mov	r0, r1
 8011ae4:	4611      	mov	r1, r2
 8011ae6:	2200      	movs	r2, #0
 8011ae8:	602a      	str	r2, [r5, #0]
 8011aea:	461a      	mov	r2, r3
 8011aec:	f7ef fb1e 	bl	800112c <_read>
 8011af0:	1c43      	adds	r3, r0, #1
 8011af2:	d102      	bne.n	8011afa <_read_r+0x1e>
 8011af4:	682b      	ldr	r3, [r5, #0]
 8011af6:	b103      	cbz	r3, 8011afa <_read_r+0x1e>
 8011af8:	6023      	str	r3, [r4, #0]
 8011afa:	bd38      	pop	{r3, r4, r5, pc}
 8011afc:	24004b24 	.word	0x24004b24

08011b00 <sinf_poly>:
 8011b00:	07cb      	lsls	r3, r1, #31
 8011b02:	d412      	bmi.n	8011b2a <sinf_poly+0x2a>
 8011b04:	ee21 5b00 	vmul.f64	d5, d1, d0
 8011b08:	ed90 6b1a 	vldr	d6, [r0, #104]	; 0x68
 8011b0c:	ed90 7b18 	vldr	d7, [r0, #96]	; 0x60
 8011b10:	eea6 7b01 	vfma.f64	d7, d6, d1
 8011b14:	ed90 6b16 	vldr	d6, [r0, #88]	; 0x58
 8011b18:	ee21 1b05 	vmul.f64	d1, d1, d5
 8011b1c:	eea6 0b05 	vfma.f64	d0, d6, d5
 8011b20:	eea7 0b01 	vfma.f64	d0, d7, d1
 8011b24:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8011b28:	4770      	bx	lr
 8011b2a:	ed90 6b14 	vldr	d6, [r0, #80]	; 0x50
 8011b2e:	ee21 5b01 	vmul.f64	d5, d1, d1
 8011b32:	ed90 7b12 	vldr	d7, [r0, #72]	; 0x48
 8011b36:	ed90 0b0c 	vldr	d0, [r0, #48]	; 0x30
 8011b3a:	eea1 7b06 	vfma.f64	d7, d1, d6
 8011b3e:	ed90 6b0e 	vldr	d6, [r0, #56]	; 0x38
 8011b42:	eea1 0b06 	vfma.f64	d0, d1, d6
 8011b46:	ed90 6b10 	vldr	d6, [r0, #64]	; 0x40
 8011b4a:	ee21 1b05 	vmul.f64	d1, d1, d5
 8011b4e:	eea5 0b06 	vfma.f64	d0, d5, d6
 8011b52:	e7e5      	b.n	8011b20 <sinf_poly+0x20>
 8011b54:	0000      	movs	r0, r0
	...

08011b58 <cosf>:
 8011b58:	b538      	push	{r3, r4, r5, lr}
 8011b5a:	ee10 4a10 	vmov	r4, s0
 8011b5e:	f3c4 530a 	ubfx	r3, r4, #20, #11
 8011b62:	f5b3 7f7d 	cmp.w	r3, #1012	; 0x3f4
 8011b66:	eeb7 7ac0 	vcvt.f64.f32	d7, s0
 8011b6a:	d21f      	bcs.n	8011bac <cosf+0x54>
 8011b6c:	ee27 0b07 	vmul.f64	d0, d7, d7
 8011b70:	f5b3 7f66 	cmp.w	r3, #920	; 0x398
 8011b74:	f0c0 8088 	bcc.w	8011c88 <cosf+0x130>
 8011b78:	ee20 4b00 	vmul.f64	d4, d0, d0
 8011b7c:	4b46      	ldr	r3, [pc, #280]	; (8011c98 <cosf+0x140>)
 8011b7e:	ed93 5b14 	vldr	d5, [r3, #80]	; 0x50
 8011b82:	ed93 6b12 	vldr	d6, [r3, #72]	; 0x48
 8011b86:	ed93 7b0c 	vldr	d7, [r3, #48]	; 0x30
 8011b8a:	eea0 6b05 	vfma.f64	d6, d0, d5
 8011b8e:	ed93 5b0e 	vldr	d5, [r3, #56]	; 0x38
 8011b92:	eea0 7b05 	vfma.f64	d7, d0, d5
 8011b96:	ed93 5b10 	vldr	d5, [r3, #64]	; 0x40
 8011b9a:	ee20 0b04 	vmul.f64	d0, d0, d4
 8011b9e:	eea4 7b05 	vfma.f64	d7, d4, d5
 8011ba2:	eea6 7b00 	vfma.f64	d7, d6, d0
 8011ba6:	eeb7 0bc7 	vcvt.f32.f64	s0, d7
 8011baa:	bd38      	pop	{r3, r4, r5, pc}
 8011bac:	f240 422e 	movw	r2, #1070	; 0x42e
 8011bb0:	4293      	cmp	r3, r2
 8011bb2:	d82b      	bhi.n	8011c0c <cosf+0xb4>
 8011bb4:	4b38      	ldr	r3, [pc, #224]	; (8011c98 <cosf+0x140>)
 8011bb6:	ed93 6b08 	vldr	d6, [r3, #32]
 8011bba:	ee27 6b06 	vmul.f64	d6, d7, d6
 8011bbe:	eefd 6bc6 	vcvt.s32.f64	s13, d6
 8011bc2:	f103 0070 	add.w	r0, r3, #112	; 0x70
 8011bc6:	ee16 1a90 	vmov	r1, s13
 8011bca:	f501 0100 	add.w	r1, r1, #8388608	; 0x800000
 8011bce:	1609      	asrs	r1, r1, #24
 8011bd0:	ee06 1a90 	vmov	s13, r1
 8011bd4:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 8011bd8:	ed93 6b0a 	vldr	d6, [r3, #40]	; 0x28
 8011bdc:	f001 0203 	and.w	r2, r1, #3
 8011be0:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8011be4:	eea5 7b46 	vfms.f64	d7, d5, d6
 8011be8:	eeb0 0b47 	vmov.f64	d0, d7
 8011bec:	ed92 7b00 	vldr	d7, [r2]
 8011bf0:	ee20 1b00 	vmul.f64	d1, d0, d0
 8011bf4:	f011 0f02 	tst.w	r1, #2
 8011bf8:	bf08      	it	eq
 8011bfa:	4618      	moveq	r0, r3
 8011bfc:	f081 0101 	eor.w	r1, r1, #1
 8011c00:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011c04:	ee20 0b07 	vmul.f64	d0, d0, d7
 8011c08:	f7ff bf7a 	b.w	8011b00 <sinf_poly>
 8011c0c:	f5b3 6fff 	cmp.w	r3, #2040	; 0x7f8
 8011c10:	d236      	bcs.n	8011c80 <cosf+0x128>
 8011c12:	4a22      	ldr	r2, [pc, #136]	; (8011c9c <cosf+0x144>)
 8011c14:	f3c4 6183 	ubfx	r1, r4, #26, #4
 8011c18:	eb02 0581 	add.w	r5, r2, r1, lsl #2
 8011c1c:	f3c4 0316 	ubfx	r3, r4, #0, #23
 8011c20:	f3c4 50c2 	ubfx	r0, r4, #23, #3
 8011c24:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8011c28:	4083      	lsls	r3, r0
 8011c2a:	6a28      	ldr	r0, [r5, #32]
 8011c2c:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8011c30:	fba3 1000 	umull	r1, r0, r3, r0
 8011c34:	6929      	ldr	r1, [r5, #16]
 8011c36:	435a      	muls	r2, r3
 8011c38:	fbe3 0201 	umlal	r0, r2, r3, r1
 8011c3c:	f102 5100 	add.w	r1, r2, #536870912	; 0x20000000
 8011c40:	0f8d      	lsrs	r5, r1, #30
 8011c42:	f001 4140 	and.w	r1, r1, #3221225472	; 0xc0000000
 8011c46:	1a51      	subs	r1, r2, r1
 8011c48:	f7ee fd30 	bl	80006ac <__aeabi_l2d>
 8011c4c:	eb05 74d4 	add.w	r4, r5, r4, lsr #31
 8011c50:	4b11      	ldr	r3, [pc, #68]	; (8011c98 <cosf+0x140>)
 8011c52:	ed9f 7b0f 	vldr	d7, [pc, #60]	; 8011c90 <cosf+0x138>
 8011c56:	ec41 0b16 	vmov	d6, r0, r1
 8011c5a:	f004 0203 	and.w	r2, r4, #3
 8011c5e:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8011c62:	f014 0f02 	tst.w	r4, #2
 8011c66:	f103 0070 	add.w	r0, r3, #112	; 0x70
 8011c6a:	ee26 7b07 	vmul.f64	d7, d6, d7
 8011c6e:	ed92 0b00 	vldr	d0, [r2]
 8011c72:	ee27 1b07 	vmul.f64	d1, d7, d7
 8011c76:	f085 0101 	eor.w	r1, r5, #1
 8011c7a:	bf08      	it	eq
 8011c7c:	4618      	moveq	r0, r3
 8011c7e:	e7bf      	b.n	8011c00 <cosf+0xa8>
 8011c80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011c84:	f000 b817 	b.w	8011cb6 <__math_invalidf>
 8011c88:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8011c8c:	e78d      	b.n	8011baa <cosf+0x52>
 8011c8e:	bf00      	nop
 8011c90:	54442d18 	.word	0x54442d18
 8011c94:	3c1921fb 	.word	0x3c1921fb
 8011c98:	08026230 	.word	0x08026230
 8011c9c:	080261d0 	.word	0x080261d0

08011ca0 <with_errnof>:
 8011ca0:	b513      	push	{r0, r1, r4, lr}
 8011ca2:	4604      	mov	r4, r0
 8011ca4:	ed8d 0a01 	vstr	s0, [sp, #4]
 8011ca8:	f7fd f8bc 	bl	800ee24 <__errno>
 8011cac:	ed9d 0a01 	vldr	s0, [sp, #4]
 8011cb0:	6004      	str	r4, [r0, #0]
 8011cb2:	b002      	add	sp, #8
 8011cb4:	bd10      	pop	{r4, pc}

08011cb6 <__math_invalidf>:
 8011cb6:	eef0 7a40 	vmov.f32	s15, s0
 8011cba:	ee30 7a40 	vsub.f32	s14, s0, s0
 8011cbe:	eef4 7a67 	vcmp.f32	s15, s15
 8011cc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011cc6:	ee87 0a07 	vdiv.f32	s0, s14, s14
 8011cca:	d602      	bvs.n	8011cd2 <__math_invalidf+0x1c>
 8011ccc:	2021      	movs	r0, #33	; 0x21
 8011cce:	f7ff bfe7 	b.w	8011ca0 <with_errnof>
 8011cd2:	4770      	bx	lr
 8011cd4:	0000      	movs	r0, r0
	...

08011cd8 <atan>:
 8011cd8:	b538      	push	{r3, r4, r5, lr}
 8011cda:	eeb0 7b40 	vmov.f64	d7, d0
 8011cde:	ee17 5a90 	vmov	r5, s15
 8011ce2:	4b73      	ldr	r3, [pc, #460]	; (8011eb0 <atan+0x1d8>)
 8011ce4:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 8011ce8:	429c      	cmp	r4, r3
 8011cea:	dd13      	ble.n	8011d14 <atan+0x3c>
 8011cec:	4b71      	ldr	r3, [pc, #452]	; (8011eb4 <atan+0x1dc>)
 8011cee:	429c      	cmp	r4, r3
 8011cf0:	dc03      	bgt.n	8011cfa <atan+0x22>
 8011cf2:	d107      	bne.n	8011d04 <atan+0x2c>
 8011cf4:	ee10 3a10 	vmov	r3, s0
 8011cf8:	b123      	cbz	r3, 8011d04 <atan+0x2c>
 8011cfa:	ee37 7b07 	vadd.f64	d7, d7, d7
 8011cfe:	eeb0 0b47 	vmov.f64	d0, d7
 8011d02:	bd38      	pop	{r3, r4, r5, pc}
 8011d04:	ed9f 6b4e 	vldr	d6, [pc, #312]	; 8011e40 <atan+0x168>
 8011d08:	ed9f 7b4f 	vldr	d7, [pc, #316]	; 8011e48 <atan+0x170>
 8011d0c:	2d00      	cmp	r5, #0
 8011d0e:	fe36 7b07 	vselgt.f64	d7, d6, d7
 8011d12:	e7f4      	b.n	8011cfe <atan+0x26>
 8011d14:	4b68      	ldr	r3, [pc, #416]	; (8011eb8 <atan+0x1e0>)
 8011d16:	429c      	cmp	r4, r3
 8011d18:	dc11      	bgt.n	8011d3e <atan+0x66>
 8011d1a:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8011d1e:	429c      	cmp	r4, r3
 8011d20:	dc0a      	bgt.n	8011d38 <atan+0x60>
 8011d22:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 8011d26:	ed9f 6b4a 	vldr	d6, [pc, #296]	; 8011e50 <atan+0x178>
 8011d2a:	ee30 6b06 	vadd.f64	d6, d0, d6
 8011d2e:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8011d32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011d36:	dce2      	bgt.n	8011cfe <atan+0x26>
 8011d38:	f04f 33ff 	mov.w	r3, #4294967295
 8011d3c:	e013      	b.n	8011d66 <atan+0x8e>
 8011d3e:	f000 f8c5 	bl	8011ecc <fabs>
 8011d42:	4b5e      	ldr	r3, [pc, #376]	; (8011ebc <atan+0x1e4>)
 8011d44:	429c      	cmp	r4, r3
 8011d46:	dc4f      	bgt.n	8011de8 <atan+0x110>
 8011d48:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8011d4c:	429c      	cmp	r4, r3
 8011d4e:	dc41      	bgt.n	8011dd4 <atan+0xfc>
 8011d50:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 8011d54:	eebf 6b00 	vmov.f64	d6, #240	; 0xbf800000 -1.0
 8011d58:	2300      	movs	r3, #0
 8011d5a:	eea0 6b07 	vfma.f64	d6, d0, d7
 8011d5e:	ee30 0b07 	vadd.f64	d0, d0, d7
 8011d62:	ee86 7b00 	vdiv.f64	d7, d6, d0
 8011d66:	ed9f 6b3c 	vldr	d6, [pc, #240]	; 8011e58 <atan+0x180>
 8011d6a:	ee27 4b07 	vmul.f64	d4, d7, d7
 8011d6e:	ee24 5b04 	vmul.f64	d5, d4, d4
 8011d72:	ed9f 3b3b 	vldr	d3, [pc, #236]	; 8011e60 <atan+0x188>
 8011d76:	eea5 3b06 	vfma.f64	d3, d5, d6
 8011d7a:	ed9f 6b3b 	vldr	d6, [pc, #236]	; 8011e68 <atan+0x190>
 8011d7e:	eea3 6b05 	vfma.f64	d6, d3, d5
 8011d82:	ed9f 3b3b 	vldr	d3, [pc, #236]	; 8011e70 <atan+0x198>
 8011d86:	eea6 3b05 	vfma.f64	d3, d6, d5
 8011d8a:	ed9f 6b3b 	vldr	d6, [pc, #236]	; 8011e78 <atan+0x1a0>
 8011d8e:	eea3 6b05 	vfma.f64	d6, d3, d5
 8011d92:	ed9f 3b3b 	vldr	d3, [pc, #236]	; 8011e80 <atan+0x1a8>
 8011d96:	ed9f 2b3c 	vldr	d2, [pc, #240]	; 8011e88 <atan+0x1b0>
 8011d9a:	eea6 3b05 	vfma.f64	d3, d6, d5
 8011d9e:	ed9f 6b3c 	vldr	d6, [pc, #240]	; 8011e90 <atan+0x1b8>
 8011da2:	eea5 2b06 	vfma.f64	d2, d5, d6
 8011da6:	ed9f 6b3c 	vldr	d6, [pc, #240]	; 8011e98 <atan+0x1c0>
 8011daa:	eea2 6b05 	vfma.f64	d6, d2, d5
 8011dae:	ed9f 2b3c 	vldr	d2, [pc, #240]	; 8011ea0 <atan+0x1c8>
 8011db2:	eea6 2b05 	vfma.f64	d2, d6, d5
 8011db6:	ed9f 6b3c 	vldr	d6, [pc, #240]	; 8011ea8 <atan+0x1d0>
 8011dba:	1c5a      	adds	r2, r3, #1
 8011dbc:	eea2 6b05 	vfma.f64	d6, d2, d5
 8011dc0:	ee26 6b05 	vmul.f64	d6, d6, d5
 8011dc4:	eea3 6b04 	vfma.f64	d6, d3, d4
 8011dc8:	ee27 6b06 	vmul.f64	d6, d7, d6
 8011dcc:	d121      	bne.n	8011e12 <atan+0x13a>
 8011dce:	ee37 7b46 	vsub.f64	d7, d7, d6
 8011dd2:	e794      	b.n	8011cfe <atan+0x26>
 8011dd4:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 8011dd8:	2301      	movs	r3, #1
 8011dda:	ee30 6b47 	vsub.f64	d6, d0, d7
 8011dde:	ee30 0b07 	vadd.f64	d0, d0, d7
 8011de2:	ee86 7b00 	vdiv.f64	d7, d6, d0
 8011de6:	e7be      	b.n	8011d66 <atan+0x8e>
 8011de8:	4b35      	ldr	r3, [pc, #212]	; (8011ec0 <atan+0x1e8>)
 8011dea:	429c      	cmp	r4, r3
 8011dec:	da0b      	bge.n	8011e06 <atan+0x12e>
 8011dee:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 8011df2:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8011df6:	ee30 5b47 	vsub.f64	d5, d0, d7
 8011dfa:	eea0 6b07 	vfma.f64	d6, d0, d7
 8011dfe:	2302      	movs	r3, #2
 8011e00:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8011e04:	e7af      	b.n	8011d66 <atan+0x8e>
 8011e06:	eebf 6b00 	vmov.f64	d6, #240	; 0xbf800000 -1.0
 8011e0a:	2303      	movs	r3, #3
 8011e0c:	ee86 7b00 	vdiv.f64	d7, d6, d0
 8011e10:	e7a9      	b.n	8011d66 <atan+0x8e>
 8011e12:	4a2c      	ldr	r2, [pc, #176]	; (8011ec4 <atan+0x1ec>)
 8011e14:	492c      	ldr	r1, [pc, #176]	; (8011ec8 <atan+0x1f0>)
 8011e16:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8011e1a:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
 8011e1e:	ed93 5b00 	vldr	d5, [r3]
 8011e22:	ee36 6b45 	vsub.f64	d6, d6, d5
 8011e26:	ee36 7b47 	vsub.f64	d7, d6, d7
 8011e2a:	ed92 6b00 	vldr	d6, [r2]
 8011e2e:	2d00      	cmp	r5, #0
 8011e30:	ee36 7b47 	vsub.f64	d7, d6, d7
 8011e34:	bfb8      	it	lt
 8011e36:	eeb1 7b47 	vneglt.f64	d7, d7
 8011e3a:	e760      	b.n	8011cfe <atan+0x26>
 8011e3c:	f3af 8000 	nop.w
 8011e40:	54442d18 	.word	0x54442d18
 8011e44:	3ff921fb 	.word	0x3ff921fb
 8011e48:	54442d18 	.word	0x54442d18
 8011e4c:	bff921fb 	.word	0xbff921fb
 8011e50:	8800759c 	.word	0x8800759c
 8011e54:	7e37e43c 	.word	0x7e37e43c
 8011e58:	e322da11 	.word	0xe322da11
 8011e5c:	3f90ad3a 	.word	0x3f90ad3a
 8011e60:	24760deb 	.word	0x24760deb
 8011e64:	3fa97b4b 	.word	0x3fa97b4b
 8011e68:	a0d03d51 	.word	0xa0d03d51
 8011e6c:	3fb10d66 	.word	0x3fb10d66
 8011e70:	c54c206e 	.word	0xc54c206e
 8011e74:	3fb745cd 	.word	0x3fb745cd
 8011e78:	920083ff 	.word	0x920083ff
 8011e7c:	3fc24924 	.word	0x3fc24924
 8011e80:	5555550d 	.word	0x5555550d
 8011e84:	3fd55555 	.word	0x3fd55555
 8011e88:	52defd9a 	.word	0x52defd9a
 8011e8c:	bfadde2d 	.word	0xbfadde2d
 8011e90:	2c6a6c2f 	.word	0x2c6a6c2f
 8011e94:	bfa2b444 	.word	0xbfa2b444
 8011e98:	af749a6d 	.word	0xaf749a6d
 8011e9c:	bfb3b0f2 	.word	0xbfb3b0f2
 8011ea0:	fe231671 	.word	0xfe231671
 8011ea4:	bfbc71c6 	.word	0xbfbc71c6
 8011ea8:	9998ebc4 	.word	0x9998ebc4
 8011eac:	bfc99999 	.word	0xbfc99999
 8011eb0:	440fffff 	.word	0x440fffff
 8011eb4:	7ff00000 	.word	0x7ff00000
 8011eb8:	3fdbffff 	.word	0x3fdbffff
 8011ebc:	3ff2ffff 	.word	0x3ff2ffff
 8011ec0:	40038000 	.word	0x40038000
 8011ec4:	08026190 	.word	0x08026190
 8011ec8:	080261b0 	.word	0x080261b0

08011ecc <fabs>:
 8011ecc:	ec51 0b10 	vmov	r0, r1, d0
 8011ed0:	ee10 2a10 	vmov	r2, s0
 8011ed4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011ed8:	ec43 2b10 	vmov	d0, r2, r3
 8011edc:	4770      	bx	lr
	...

08011ee0 <tan>:
 8011ee0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011ee2:	eeb0 7b40 	vmov.f64	d7, d0
 8011ee6:	ee17 3a90 	vmov	r3, s15
 8011eea:	4a15      	ldr	r2, [pc, #84]	; (8011f40 <tan+0x60>)
 8011eec:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8011ef0:	4293      	cmp	r3, r2
 8011ef2:	dc07      	bgt.n	8011f04 <tan+0x24>
 8011ef4:	ed9f 1b10 	vldr	d1, [pc, #64]	; 8011f38 <tan+0x58>
 8011ef8:	2001      	movs	r0, #1
 8011efa:	b005      	add	sp, #20
 8011efc:	f85d eb04 	ldr.w	lr, [sp], #4
 8011f00:	f000 bd0e 	b.w	8012920 <__kernel_tan>
 8011f04:	4a0f      	ldr	r2, [pc, #60]	; (8011f44 <tan+0x64>)
 8011f06:	4293      	cmp	r3, r2
 8011f08:	dd04      	ble.n	8011f14 <tan+0x34>
 8011f0a:	ee30 0b40 	vsub.f64	d0, d0, d0
 8011f0e:	b005      	add	sp, #20
 8011f10:	f85d fb04 	ldr.w	pc, [sp], #4
 8011f14:	4668      	mov	r0, sp
 8011f16:	f000 f91f 	bl	8012158 <__ieee754_rem_pio2>
 8011f1a:	0040      	lsls	r0, r0, #1
 8011f1c:	f000 0002 	and.w	r0, r0, #2
 8011f20:	ed9d 1b02 	vldr	d1, [sp, #8]
 8011f24:	ed9d 0b00 	vldr	d0, [sp]
 8011f28:	f1c0 0001 	rsb	r0, r0, #1
 8011f2c:	f000 fcf8 	bl	8012920 <__kernel_tan>
 8011f30:	e7ed      	b.n	8011f0e <tan+0x2e>
 8011f32:	bf00      	nop
 8011f34:	f3af 8000 	nop.w
	...
 8011f40:	3fe921fb 	.word	0x3fe921fb
 8011f44:	7fefffff 	.word	0x7fefffff

08011f48 <atan2>:
 8011f48:	f000 b842 	b.w	8011fd0 <__ieee754_atan2>
 8011f4c:	0000      	movs	r0, r0
	...

08011f50 <sqrt>:
 8011f50:	b508      	push	{r3, lr}
 8011f52:	ed2d 8b04 	vpush	{d8-d9}
 8011f56:	eeb0 8b40 	vmov.f64	d8, d0
 8011f5a:	f000 fa41 	bl	80123e0 <__ieee754_sqrt>
 8011f5e:	eeb4 8b48 	vcmp.f64	d8, d8
 8011f62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f66:	d60c      	bvs.n	8011f82 <sqrt+0x32>
 8011f68:	ed9f 9b07 	vldr	d9, [pc, #28]	; 8011f88 <sqrt+0x38>
 8011f6c:	eeb4 8bc9 	vcmpe.f64	d8, d9
 8011f70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f74:	d505      	bpl.n	8011f82 <sqrt+0x32>
 8011f76:	f7fc ff55 	bl	800ee24 <__errno>
 8011f7a:	ee89 0b09 	vdiv.f64	d0, d9, d9
 8011f7e:	2321      	movs	r3, #33	; 0x21
 8011f80:	6003      	str	r3, [r0, #0]
 8011f82:	ecbd 8b04 	vpop	{d8-d9}
 8011f86:	bd08      	pop	{r3, pc}
	...

08011f90 <sqrtf>:
 8011f90:	b508      	push	{r3, lr}
 8011f92:	ed2d 8b02 	vpush	{d8}
 8011f96:	eeb0 8a40 	vmov.f32	s16, s0
 8011f9a:	f000 fa24 	bl	80123e6 <__ieee754_sqrtf>
 8011f9e:	eeb4 8a48 	vcmp.f32	s16, s16
 8011fa2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011fa6:	d60c      	bvs.n	8011fc2 <sqrtf+0x32>
 8011fa8:	eddf 8a07 	vldr	s17, [pc, #28]	; 8011fc8 <sqrtf+0x38>
 8011fac:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8011fb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011fb4:	d505      	bpl.n	8011fc2 <sqrtf+0x32>
 8011fb6:	f7fc ff35 	bl	800ee24 <__errno>
 8011fba:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8011fbe:	2321      	movs	r3, #33	; 0x21
 8011fc0:	6003      	str	r3, [r0, #0]
 8011fc2:	ecbd 8b02 	vpop	{d8}
 8011fc6:	bd08      	pop	{r3, pc}
	...

08011fd0 <__ieee754_atan2>:
 8011fd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011fd2:	eeb0 7b40 	vmov.f64	d7, d0
 8011fd6:	ee11 6a10 	vmov	r6, s2
 8011fda:	ee11 0a90 	vmov	r0, s3
 8011fde:	4273      	negs	r3, r6
 8011fe0:	4f59      	ldr	r7, [pc, #356]	; (8012148 <__ieee754_atan2+0x178>)
 8011fe2:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 8011fe6:	4333      	orrs	r3, r6
 8011fe8:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8011fec:	42bb      	cmp	r3, r7
 8011fee:	d80d      	bhi.n	801200c <__ieee754_atan2+0x3c>
 8011ff0:	ee10 ca10 	vmov	ip, s0
 8011ff4:	ee17 5a90 	vmov	r5, s15
 8011ff8:	f1cc 0100 	rsb	r1, ip, #0
 8011ffc:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8012000:	ea41 010c 	orr.w	r1, r1, ip
 8012004:	ea43 71d1 	orr.w	r1, r3, r1, lsr #31
 8012008:	42b9      	cmp	r1, r7
 801200a:	d904      	bls.n	8012016 <__ieee754_atan2+0x46>
 801200c:	ee37 7b01 	vadd.f64	d7, d7, d1
 8012010:	eeb0 0b47 	vmov.f64	d0, d7
 8012014:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012016:	f100 4140 	add.w	r1, r0, #3221225472	; 0xc0000000
 801201a:	f501 1180 	add.w	r1, r1, #1048576	; 0x100000
 801201e:	4331      	orrs	r1, r6
 8012020:	d103      	bne.n	801202a <__ieee754_atan2+0x5a>
 8012022:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8012026:	f7ff be57 	b.w	8011cd8 <atan>
 801202a:	1784      	asrs	r4, r0, #30
 801202c:	f004 0402 	and.w	r4, r4, #2
 8012030:	ea53 010c 	orrs.w	r1, r3, ip
 8012034:	ea44 74d5 	orr.w	r4, r4, r5, lsr #31
 8012038:	d107      	bne.n	801204a <__ieee754_atan2+0x7a>
 801203a:	2c02      	cmp	r4, #2
 801203c:	d05d      	beq.n	80120fa <__ieee754_atan2+0x12a>
 801203e:	ed9f 6b34 	vldr	d6, [pc, #208]	; 8012110 <__ieee754_atan2+0x140>
 8012042:	2c03      	cmp	r4, #3
 8012044:	fe06 7b00 	vseleq.f64	d7, d6, d0
 8012048:	e7e2      	b.n	8012010 <__ieee754_atan2+0x40>
 801204a:	ea52 0106 	orrs.w	r1, r2, r6
 801204e:	d107      	bne.n	8012060 <__ieee754_atan2+0x90>
 8012050:	ed9f 7b31 	vldr	d7, [pc, #196]	; 8012118 <__ieee754_atan2+0x148>
 8012054:	ed9f 0b32 	vldr	d0, [pc, #200]	; 8012120 <__ieee754_atan2+0x150>
 8012058:	2d00      	cmp	r5, #0
 801205a:	fe27 7b00 	vselge.f64	d7, d7, d0
 801205e:	e7d7      	b.n	8012010 <__ieee754_atan2+0x40>
 8012060:	42ba      	cmp	r2, r7
 8012062:	d10f      	bne.n	8012084 <__ieee754_atan2+0xb4>
 8012064:	4293      	cmp	r3, r2
 8012066:	f104 34ff 	add.w	r4, r4, #4294967295
 801206a:	d107      	bne.n	801207c <__ieee754_atan2+0xac>
 801206c:	2c02      	cmp	r4, #2
 801206e:	d847      	bhi.n	8012100 <__ieee754_atan2+0x130>
 8012070:	4b36      	ldr	r3, [pc, #216]	; (801214c <__ieee754_atan2+0x17c>)
 8012072:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8012076:	ed94 7b00 	vldr	d7, [r4]
 801207a:	e7c9      	b.n	8012010 <__ieee754_atan2+0x40>
 801207c:	2c02      	cmp	r4, #2
 801207e:	d842      	bhi.n	8012106 <__ieee754_atan2+0x136>
 8012080:	4b33      	ldr	r3, [pc, #204]	; (8012150 <__ieee754_atan2+0x180>)
 8012082:	e7f6      	b.n	8012072 <__ieee754_atan2+0xa2>
 8012084:	42bb      	cmp	r3, r7
 8012086:	d0e3      	beq.n	8012050 <__ieee754_atan2+0x80>
 8012088:	1a9b      	subs	r3, r3, r2
 801208a:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 801208e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8012092:	da1a      	bge.n	80120ca <__ieee754_atan2+0xfa>
 8012094:	2800      	cmp	r0, #0
 8012096:	da01      	bge.n	801209c <__ieee754_atan2+0xcc>
 8012098:	323c      	adds	r2, #60	; 0x3c
 801209a:	db19      	blt.n	80120d0 <__ieee754_atan2+0x100>
 801209c:	ee87 0b01 	vdiv.f64	d0, d7, d1
 80120a0:	f7ff ff14 	bl	8011ecc <fabs>
 80120a4:	f7ff fe18 	bl	8011cd8 <atan>
 80120a8:	eeb0 7b40 	vmov.f64	d7, d0
 80120ac:	2c01      	cmp	r4, #1
 80120ae:	d012      	beq.n	80120d6 <__ieee754_atan2+0x106>
 80120b0:	2c02      	cmp	r4, #2
 80120b2:	d019      	beq.n	80120e8 <__ieee754_atan2+0x118>
 80120b4:	2c00      	cmp	r4, #0
 80120b6:	d0ab      	beq.n	8012010 <__ieee754_atan2+0x40>
 80120b8:	ed9f 0b1b 	vldr	d0, [pc, #108]	; 8012128 <__ieee754_atan2+0x158>
 80120bc:	ee37 7b40 	vsub.f64	d7, d7, d0
 80120c0:	ed9f 0b1b 	vldr	d0, [pc, #108]	; 8012130 <__ieee754_atan2+0x160>
 80120c4:	ee37 7b40 	vsub.f64	d7, d7, d0
 80120c8:	e7a2      	b.n	8012010 <__ieee754_atan2+0x40>
 80120ca:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8012118 <__ieee754_atan2+0x148>
 80120ce:	e7ed      	b.n	80120ac <__ieee754_atan2+0xdc>
 80120d0:	ed9f 7b19 	vldr	d7, [pc, #100]	; 8012138 <__ieee754_atan2+0x168>
 80120d4:	e7ea      	b.n	80120ac <__ieee754_atan2+0xdc>
 80120d6:	ee17 1a90 	vmov	r1, s15
 80120da:	ec53 2b17 	vmov	r2, r3, d7
 80120de:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80120e2:	ec43 2b17 	vmov	d7, r2, r3
 80120e6:	e793      	b.n	8012010 <__ieee754_atan2+0x40>
 80120e8:	ed9f 0b0f 	vldr	d0, [pc, #60]	; 8012128 <__ieee754_atan2+0x158>
 80120ec:	ee37 7b40 	vsub.f64	d7, d7, d0
 80120f0:	ed9f 0b0f 	vldr	d0, [pc, #60]	; 8012130 <__ieee754_atan2+0x160>
 80120f4:	ee30 7b47 	vsub.f64	d7, d0, d7
 80120f8:	e78a      	b.n	8012010 <__ieee754_atan2+0x40>
 80120fa:	ed9f 7b0d 	vldr	d7, [pc, #52]	; 8012130 <__ieee754_atan2+0x160>
 80120fe:	e787      	b.n	8012010 <__ieee754_atan2+0x40>
 8012100:	ed9f 7b0f 	vldr	d7, [pc, #60]	; 8012140 <__ieee754_atan2+0x170>
 8012104:	e784      	b.n	8012010 <__ieee754_atan2+0x40>
 8012106:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 8012138 <__ieee754_atan2+0x168>
 801210a:	e781      	b.n	8012010 <__ieee754_atan2+0x40>
 801210c:	f3af 8000 	nop.w
 8012110:	54442d18 	.word	0x54442d18
 8012114:	c00921fb 	.word	0xc00921fb
 8012118:	54442d18 	.word	0x54442d18
 801211c:	3ff921fb 	.word	0x3ff921fb
 8012120:	54442d18 	.word	0x54442d18
 8012124:	bff921fb 	.word	0xbff921fb
 8012128:	33145c07 	.word	0x33145c07
 801212c:	3ca1a626 	.word	0x3ca1a626
 8012130:	54442d18 	.word	0x54442d18
 8012134:	400921fb 	.word	0x400921fb
	...
 8012140:	54442d18 	.word	0x54442d18
 8012144:	3fe921fb 	.word	0x3fe921fb
 8012148:	7ff00000 	.word	0x7ff00000
 801214c:	08026310 	.word	0x08026310
 8012150:	08026328 	.word	0x08026328
 8012154:	00000000 	.word	0x00000000

08012158 <__ieee754_rem_pio2>:
 8012158:	b570      	push	{r4, r5, r6, lr}
 801215a:	eeb0 7b40 	vmov.f64	d7, d0
 801215e:	ee17 5a90 	vmov	r5, s15
 8012162:	4b99      	ldr	r3, [pc, #612]	; (80123c8 <__ieee754_rem_pio2+0x270>)
 8012164:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8012168:	429e      	cmp	r6, r3
 801216a:	b088      	sub	sp, #32
 801216c:	4604      	mov	r4, r0
 801216e:	dc07      	bgt.n	8012180 <__ieee754_rem_pio2+0x28>
 8012170:	2200      	movs	r2, #0
 8012172:	2300      	movs	r3, #0
 8012174:	ed84 0b00 	vstr	d0, [r4]
 8012178:	e9c0 2302 	strd	r2, r3, [r0, #8]
 801217c:	2000      	movs	r0, #0
 801217e:	e01b      	b.n	80121b8 <__ieee754_rem_pio2+0x60>
 8012180:	4b92      	ldr	r3, [pc, #584]	; (80123cc <__ieee754_rem_pio2+0x274>)
 8012182:	429e      	cmp	r6, r3
 8012184:	dc3b      	bgt.n	80121fe <__ieee754_rem_pio2+0xa6>
 8012186:	f5a3 231b 	sub.w	r3, r3, #634880	; 0x9b000
 801218a:	2d00      	cmp	r5, #0
 801218c:	ed9f 6b7e 	vldr	d6, [pc, #504]	; 8012388 <__ieee754_rem_pio2+0x230>
 8012190:	f5a3 63f0 	sub.w	r3, r3, #1920	; 0x780
 8012194:	dd19      	ble.n	80121ca <__ieee754_rem_pio2+0x72>
 8012196:	ee30 7b46 	vsub.f64	d7, d0, d6
 801219a:	429e      	cmp	r6, r3
 801219c:	d00e      	beq.n	80121bc <__ieee754_rem_pio2+0x64>
 801219e:	ed9f 6b7c 	vldr	d6, [pc, #496]	; 8012390 <__ieee754_rem_pio2+0x238>
 80121a2:	ee37 5b46 	vsub.f64	d5, d7, d6
 80121a6:	ee37 7b45 	vsub.f64	d7, d7, d5
 80121aa:	ed84 5b00 	vstr	d5, [r4]
 80121ae:	ee37 7b46 	vsub.f64	d7, d7, d6
 80121b2:	ed84 7b02 	vstr	d7, [r4, #8]
 80121b6:	2001      	movs	r0, #1
 80121b8:	b008      	add	sp, #32
 80121ba:	bd70      	pop	{r4, r5, r6, pc}
 80121bc:	ed9f 6b76 	vldr	d6, [pc, #472]	; 8012398 <__ieee754_rem_pio2+0x240>
 80121c0:	ee37 7b46 	vsub.f64	d7, d7, d6
 80121c4:	ed9f 6b76 	vldr	d6, [pc, #472]	; 80123a0 <__ieee754_rem_pio2+0x248>
 80121c8:	e7eb      	b.n	80121a2 <__ieee754_rem_pio2+0x4a>
 80121ca:	429e      	cmp	r6, r3
 80121cc:	ee30 7b06 	vadd.f64	d7, d0, d6
 80121d0:	d00e      	beq.n	80121f0 <__ieee754_rem_pio2+0x98>
 80121d2:	ed9f 6b6f 	vldr	d6, [pc, #444]	; 8012390 <__ieee754_rem_pio2+0x238>
 80121d6:	ee37 5b06 	vadd.f64	d5, d7, d6
 80121da:	ee37 7b45 	vsub.f64	d7, d7, d5
 80121de:	ed84 5b00 	vstr	d5, [r4]
 80121e2:	ee37 7b06 	vadd.f64	d7, d7, d6
 80121e6:	f04f 30ff 	mov.w	r0, #4294967295
 80121ea:	ed84 7b02 	vstr	d7, [r4, #8]
 80121ee:	e7e3      	b.n	80121b8 <__ieee754_rem_pio2+0x60>
 80121f0:	ed9f 6b69 	vldr	d6, [pc, #420]	; 8012398 <__ieee754_rem_pio2+0x240>
 80121f4:	ee37 7b06 	vadd.f64	d7, d7, d6
 80121f8:	ed9f 6b69 	vldr	d6, [pc, #420]	; 80123a0 <__ieee754_rem_pio2+0x248>
 80121fc:	e7eb      	b.n	80121d6 <__ieee754_rem_pio2+0x7e>
 80121fe:	4b74      	ldr	r3, [pc, #464]	; (80123d0 <__ieee754_rem_pio2+0x278>)
 8012200:	429e      	cmp	r6, r3
 8012202:	dc70      	bgt.n	80122e6 <__ieee754_rem_pio2+0x18e>
 8012204:	f7ff fe62 	bl	8011ecc <fabs>
 8012208:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 801220c:	ed9f 6b66 	vldr	d6, [pc, #408]	; 80123a8 <__ieee754_rem_pio2+0x250>
 8012210:	eea0 7b06 	vfma.f64	d7, d0, d6
 8012214:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8012218:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 801221c:	ee17 0a90 	vmov	r0, s15
 8012220:	eeb1 4b45 	vneg.f64	d4, d5
 8012224:	ed9f 7b58 	vldr	d7, [pc, #352]	; 8012388 <__ieee754_rem_pio2+0x230>
 8012228:	eea5 0b47 	vfms.f64	d0, d5, d7
 801222c:	ed9f 7b58 	vldr	d7, [pc, #352]	; 8012390 <__ieee754_rem_pio2+0x238>
 8012230:	281f      	cmp	r0, #31
 8012232:	ee25 7b07 	vmul.f64	d7, d5, d7
 8012236:	ee30 6b47 	vsub.f64	d6, d0, d7
 801223a:	dc08      	bgt.n	801224e <__ieee754_rem_pio2+0xf6>
 801223c:	4b65      	ldr	r3, [pc, #404]	; (80123d4 <__ieee754_rem_pio2+0x27c>)
 801223e:	1e42      	subs	r2, r0, #1
 8012240:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012244:	42b3      	cmp	r3, r6
 8012246:	d002      	beq.n	801224e <__ieee754_rem_pio2+0xf6>
 8012248:	ed84 6b00 	vstr	d6, [r4]
 801224c:	e026      	b.n	801229c <__ieee754_rem_pio2+0x144>
 801224e:	ee16 3a90 	vmov	r3, s13
 8012252:	f3c3 530a 	ubfx	r3, r3, #20, #11
 8012256:	ebc3 5316 	rsb	r3, r3, r6, lsr #20
 801225a:	2b10      	cmp	r3, #16
 801225c:	ea4f 5226 	mov.w	r2, r6, asr #20
 8012260:	ddf2      	ble.n	8012248 <__ieee754_rem_pio2+0xf0>
 8012262:	eeb0 6b40 	vmov.f64	d6, d0
 8012266:	ed9f 7b4c 	vldr	d7, [pc, #304]	; 8012398 <__ieee754_rem_pio2+0x240>
 801226a:	ed9f 3b4d 	vldr	d3, [pc, #308]	; 80123a0 <__ieee754_rem_pio2+0x248>
 801226e:	eea4 6b07 	vfma.f64	d6, d4, d7
 8012272:	ee30 0b46 	vsub.f64	d0, d0, d6
 8012276:	eea4 0b07 	vfma.f64	d0, d4, d7
 801227a:	eeb0 7b40 	vmov.f64	d7, d0
 801227e:	ee95 7b03 	vfnms.f64	d7, d5, d3
 8012282:	ee36 3b47 	vsub.f64	d3, d6, d7
 8012286:	ee13 3a90 	vmov	r3, s7
 801228a:	f3c3 530a 	ubfx	r3, r3, #20, #11
 801228e:	1ad3      	subs	r3, r2, r3
 8012290:	2b31      	cmp	r3, #49	; 0x31
 8012292:	dc17      	bgt.n	80122c4 <__ieee754_rem_pio2+0x16c>
 8012294:	eeb0 0b46 	vmov.f64	d0, d6
 8012298:	ed84 3b00 	vstr	d3, [r4]
 801229c:	ed94 6b00 	vldr	d6, [r4]
 80122a0:	2d00      	cmp	r5, #0
 80122a2:	ee30 0b46 	vsub.f64	d0, d0, d6
 80122a6:	ee30 0b47 	vsub.f64	d0, d0, d7
 80122aa:	ed84 0b02 	vstr	d0, [r4, #8]
 80122ae:	da83      	bge.n	80121b8 <__ieee754_rem_pio2+0x60>
 80122b0:	eeb1 6b46 	vneg.f64	d6, d6
 80122b4:	eeb1 0b40 	vneg.f64	d0, d0
 80122b8:	ed84 6b00 	vstr	d6, [r4]
 80122bc:	ed84 0b02 	vstr	d0, [r4, #8]
 80122c0:	4240      	negs	r0, r0
 80122c2:	e779      	b.n	80121b8 <__ieee754_rem_pio2+0x60>
 80122c4:	ed9f 3b3a 	vldr	d3, [pc, #232]	; 80123b0 <__ieee754_rem_pio2+0x258>
 80122c8:	eeb0 0b46 	vmov.f64	d0, d6
 80122cc:	eea4 0b03 	vfma.f64	d0, d4, d3
 80122d0:	ee36 7b40 	vsub.f64	d7, d6, d0
 80122d4:	ed9f 6b38 	vldr	d6, [pc, #224]	; 80123b8 <__ieee754_rem_pio2+0x260>
 80122d8:	eea4 7b03 	vfma.f64	d7, d4, d3
 80122dc:	ee95 7b06 	vfnms.f64	d7, d5, d6
 80122e0:	ee30 6b47 	vsub.f64	d6, d0, d7
 80122e4:	e7b0      	b.n	8012248 <__ieee754_rem_pio2+0xf0>
 80122e6:	4b3c      	ldr	r3, [pc, #240]	; (80123d8 <__ieee754_rem_pio2+0x280>)
 80122e8:	429e      	cmp	r6, r3
 80122ea:	dd06      	ble.n	80122fa <__ieee754_rem_pio2+0x1a2>
 80122ec:	ee30 7b40 	vsub.f64	d7, d0, d0
 80122f0:	ed80 7b02 	vstr	d7, [r0, #8]
 80122f4:	ed80 7b00 	vstr	d7, [r0]
 80122f8:	e740      	b.n	801217c <__ieee754_rem_pio2+0x24>
 80122fa:	1532      	asrs	r2, r6, #20
 80122fc:	ee10 0a10 	vmov	r0, s0
 8012300:	f2a2 4216 	subw	r2, r2, #1046	; 0x416
 8012304:	eba6 5102 	sub.w	r1, r6, r2, lsl #20
 8012308:	ec41 0b17 	vmov	d7, r0, r1
 801230c:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 8012310:	ed9f 5b2b 	vldr	d5, [pc, #172]	; 80123c0 <__ieee754_rem_pio2+0x268>
 8012314:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 8012318:	ee37 7b46 	vsub.f64	d7, d7, d6
 801231c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8012320:	ee27 7b05 	vmul.f64	d7, d7, d5
 8012324:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 8012328:	a902      	add	r1, sp, #8
 801232a:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 801232e:	ee37 7b46 	vsub.f64	d7, d7, d6
 8012332:	ed8d 6b04 	vstr	d6, [sp, #16]
 8012336:	ee27 7b05 	vmul.f64	d7, d7, d5
 801233a:	ed8d 7b06 	vstr	d7, [sp, #24]
 801233e:	2603      	movs	r6, #3
 8012340:	4608      	mov	r0, r1
 8012342:	ed91 7b04 	vldr	d7, [r1, #16]
 8012346:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801234a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801234e:	4633      	mov	r3, r6
 8012350:	f1a1 0108 	sub.w	r1, r1, #8
 8012354:	f106 36ff 	add.w	r6, r6, #4294967295
 8012358:	d0f3      	beq.n	8012342 <__ieee754_rem_pio2+0x1ea>
 801235a:	4920      	ldr	r1, [pc, #128]	; (80123dc <__ieee754_rem_pio2+0x284>)
 801235c:	9101      	str	r1, [sp, #4]
 801235e:	2102      	movs	r1, #2
 8012360:	9100      	str	r1, [sp, #0]
 8012362:	4621      	mov	r1, r4
 8012364:	f000 f844 	bl	80123f0 <__kernel_rem_pio2>
 8012368:	2d00      	cmp	r5, #0
 801236a:	f6bf af25 	bge.w	80121b8 <__ieee754_rem_pio2+0x60>
 801236e:	ed94 7b00 	vldr	d7, [r4]
 8012372:	eeb1 7b47 	vneg.f64	d7, d7
 8012376:	ed84 7b00 	vstr	d7, [r4]
 801237a:	ed94 7b02 	vldr	d7, [r4, #8]
 801237e:	eeb1 7b47 	vneg.f64	d7, d7
 8012382:	ed84 7b02 	vstr	d7, [r4, #8]
 8012386:	e79b      	b.n	80122c0 <__ieee754_rem_pio2+0x168>
 8012388:	54400000 	.word	0x54400000
 801238c:	3ff921fb 	.word	0x3ff921fb
 8012390:	1a626331 	.word	0x1a626331
 8012394:	3dd0b461 	.word	0x3dd0b461
 8012398:	1a600000 	.word	0x1a600000
 801239c:	3dd0b461 	.word	0x3dd0b461
 80123a0:	2e037073 	.word	0x2e037073
 80123a4:	3ba3198a 	.word	0x3ba3198a
 80123a8:	6dc9c883 	.word	0x6dc9c883
 80123ac:	3fe45f30 	.word	0x3fe45f30
 80123b0:	2e000000 	.word	0x2e000000
 80123b4:	3ba3198a 	.word	0x3ba3198a
 80123b8:	252049c1 	.word	0x252049c1
 80123bc:	397b839a 	.word	0x397b839a
 80123c0:	00000000 	.word	0x00000000
 80123c4:	41700000 	.word	0x41700000
 80123c8:	3fe921fb 	.word	0x3fe921fb
 80123cc:	4002d97b 	.word	0x4002d97b
 80123d0:	413921fb 	.word	0x413921fb
 80123d4:	08026340 	.word	0x08026340
 80123d8:	7fefffff 	.word	0x7fefffff
 80123dc:	080263c0 	.word	0x080263c0

080123e0 <__ieee754_sqrt>:
 80123e0:	eeb1 0bc0 	vsqrt.f64	d0, d0
 80123e4:	4770      	bx	lr

080123e6 <__ieee754_sqrtf>:
 80123e6:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80123ea:	4770      	bx	lr
 80123ec:	0000      	movs	r0, r0
	...

080123f0 <__kernel_rem_pio2>:
 80123f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80123f4:	ed2d 8b06 	vpush	{d8-d10}
 80123f8:	f5ad 7d13 	sub.w	sp, sp, #588	; 0x24c
 80123fc:	460f      	mov	r7, r1
 80123fe:	9002      	str	r0, [sp, #8]
 8012400:	49c5      	ldr	r1, [pc, #788]	; (8012718 <__kernel_rem_pio2+0x328>)
 8012402:	98a2      	ldr	r0, [sp, #648]	; 0x288
 8012404:	f8dd e28c 	ldr.w	lr, [sp, #652]	; 0x28c
 8012408:	f851 9020 	ldr.w	r9, [r1, r0, lsl #2]
 801240c:	9301      	str	r3, [sp, #4]
 801240e:	f112 0f14 	cmn.w	r2, #20
 8012412:	bfa8      	it	ge
 8012414:	2018      	movge	r0, #24
 8012416:	f103 31ff 	add.w	r1, r3, #4294967295
 801241a:	bfb8      	it	lt
 801241c:	2000      	movlt	r0, #0
 801241e:	f06f 0417 	mvn.w	r4, #23
 8012422:	ed9f 6bb7 	vldr	d6, [pc, #732]	; 8012700 <__kernel_rem_pio2+0x310>
 8012426:	bfa4      	itt	ge
 8012428:	f1a2 0a03 	subge.w	sl, r2, #3
 801242c:	fb9a f0f0 	sdivge	r0, sl, r0
 8012430:	fb00 4404 	mla	r4, r0, r4, r4
 8012434:	1a46      	subs	r6, r0, r1
 8012436:	4414      	add	r4, r2
 8012438:	eb09 0c01 	add.w	ip, r9, r1
 801243c:	ad1a      	add	r5, sp, #104	; 0x68
 801243e:	eb0e 0886 	add.w	r8, lr, r6, lsl #2
 8012442:	2200      	movs	r2, #0
 8012444:	4562      	cmp	r2, ip
 8012446:	dd10      	ble.n	801246a <__kernel_rem_pio2+0x7a>
 8012448:	9a01      	ldr	r2, [sp, #4]
 801244a:	ab1a      	add	r3, sp, #104	; 0x68
 801244c:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8012450:	f50d 7ad4 	add.w	sl, sp, #424	; 0x1a8
 8012454:	f04f 0c00 	mov.w	ip, #0
 8012458:	45cc      	cmp	ip, r9
 801245a:	dc26      	bgt.n	80124aa <__kernel_rem_pio2+0xba>
 801245c:	ed9f 7ba8 	vldr	d7, [pc, #672]	; 8012700 <__kernel_rem_pio2+0x310>
 8012460:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8012464:	4616      	mov	r6, r2
 8012466:	2500      	movs	r5, #0
 8012468:	e015      	b.n	8012496 <__kernel_rem_pio2+0xa6>
 801246a:	42d6      	cmn	r6, r2
 801246c:	d409      	bmi.n	8012482 <__kernel_rem_pio2+0x92>
 801246e:	f858 3022 	ldr.w	r3, [r8, r2, lsl #2]
 8012472:	ee07 3a90 	vmov	s15, r3
 8012476:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801247a:	eca5 7b02 	vstmia	r5!, {d7}
 801247e:	3201      	adds	r2, #1
 8012480:	e7e0      	b.n	8012444 <__kernel_rem_pio2+0x54>
 8012482:	eeb0 7b46 	vmov.f64	d7, d6
 8012486:	e7f8      	b.n	801247a <__kernel_rem_pio2+0x8a>
 8012488:	ecb8 5b02 	vldmia	r8!, {d5}
 801248c:	ed96 6b00 	vldr	d6, [r6]
 8012490:	3501      	adds	r5, #1
 8012492:	eea5 7b06 	vfma.f64	d7, d5, d6
 8012496:	428d      	cmp	r5, r1
 8012498:	f1a6 0608 	sub.w	r6, r6, #8
 801249c:	ddf4      	ble.n	8012488 <__kernel_rem_pio2+0x98>
 801249e:	ecaa 7b02 	vstmia	sl!, {d7}
 80124a2:	f10c 0c01 	add.w	ip, ip, #1
 80124a6:	3208      	adds	r2, #8
 80124a8:	e7d6      	b.n	8012458 <__kernel_rem_pio2+0x68>
 80124aa:	ab06      	add	r3, sp, #24
 80124ac:	ed9f 9b96 	vldr	d9, [pc, #600]	; 8012708 <__kernel_rem_pio2+0x318>
 80124b0:	ed9f ab97 	vldr	d10, [pc, #604]	; 8012710 <__kernel_rem_pio2+0x320>
 80124b4:	eb03 0389 	add.w	r3, r3, r9, lsl #2
 80124b8:	9303      	str	r3, [sp, #12]
 80124ba:	eb0e 0a80 	add.w	sl, lr, r0, lsl #2
 80124be:	464d      	mov	r5, r9
 80124c0:	00eb      	lsls	r3, r5, #3
 80124c2:	9304      	str	r3, [sp, #16]
 80124c4:	ab92      	add	r3, sp, #584	; 0x248
 80124c6:	eb03 02c5 	add.w	r2, r3, r5, lsl #3
 80124ca:	f10d 0b18 	add.w	fp, sp, #24
 80124ce:	ab6a      	add	r3, sp, #424	; 0x1a8
 80124d0:	ed12 0b28 	vldr	d0, [r2, #-160]	; 0xffffff60
 80124d4:	465e      	mov	r6, fp
 80124d6:	eb03 02c5 	add.w	r2, r3, r5, lsl #3
 80124da:	4628      	mov	r0, r5
 80124dc:	2800      	cmp	r0, #0
 80124de:	f1a2 0208 	sub.w	r2, r2, #8
 80124e2:	dc4c      	bgt.n	801257e <__kernel_rem_pio2+0x18e>
 80124e4:	4620      	mov	r0, r4
 80124e6:	9105      	str	r1, [sp, #20]
 80124e8:	f000 fba6 	bl	8012c38 <scalbn>
 80124ec:	eeb0 8b40 	vmov.f64	d8, d0
 80124f0:	eeb4 0b00 	vmov.f64	d0, #64	; 0x3e000000  0.125
 80124f4:	ee28 0b00 	vmul.f64	d0, d8, d0
 80124f8:	f000 fb2a 	bl	8012b50 <floor>
 80124fc:	eeb2 7b00 	vmov.f64	d7, #32	; 0x41000000  8.0
 8012500:	eea0 8b47 	vfms.f64	d8, d0, d7
 8012504:	eefd 7bc8 	vcvt.s32.f64	s15, d8
 8012508:	2c00      	cmp	r4, #0
 801250a:	eeb8 0be7 	vcvt.f64.s32	d0, s15
 801250e:	ee17 8a90 	vmov	r8, s15
 8012512:	ee38 8b40 	vsub.f64	d8, d8, d0
 8012516:	9905      	ldr	r1, [sp, #20]
 8012518:	dd43      	ble.n	80125a2 <__kernel_rem_pio2+0x1b2>
 801251a:	1e68      	subs	r0, r5, #1
 801251c:	ab06      	add	r3, sp, #24
 801251e:	f1c4 0c18 	rsb	ip, r4, #24
 8012522:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
 8012526:	fa46 f20c 	asr.w	r2, r6, ip
 801252a:	4490      	add	r8, r2
 801252c:	fa02 f20c 	lsl.w	r2, r2, ip
 8012530:	1ab6      	subs	r6, r6, r2
 8012532:	f1c4 0217 	rsb	r2, r4, #23
 8012536:	f843 6020 	str.w	r6, [r3, r0, lsl #2]
 801253a:	4116      	asrs	r6, r2
 801253c:	2e00      	cmp	r6, #0
 801253e:	dd3f      	ble.n	80125c0 <__kernel_rem_pio2+0x1d0>
 8012540:	f04f 0c00 	mov.w	ip, #0
 8012544:	f108 0801 	add.w	r8, r8, #1
 8012548:	4660      	mov	r0, ip
 801254a:	f06f 4e7f 	mvn.w	lr, #4278190080	; 0xff000000
 801254e:	4565      	cmp	r5, ip
 8012550:	dc6e      	bgt.n	8012630 <__kernel_rem_pio2+0x240>
 8012552:	2c00      	cmp	r4, #0
 8012554:	dd04      	ble.n	8012560 <__kernel_rem_pio2+0x170>
 8012556:	2c01      	cmp	r4, #1
 8012558:	d07f      	beq.n	801265a <__kernel_rem_pio2+0x26a>
 801255a:	2c02      	cmp	r4, #2
 801255c:	f000 8087 	beq.w	801266e <__kernel_rem_pio2+0x27e>
 8012560:	2e02      	cmp	r6, #2
 8012562:	d12d      	bne.n	80125c0 <__kernel_rem_pio2+0x1d0>
 8012564:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 8012568:	ee30 8b48 	vsub.f64	d8, d0, d8
 801256c:	b340      	cbz	r0, 80125c0 <__kernel_rem_pio2+0x1d0>
 801256e:	4620      	mov	r0, r4
 8012570:	9105      	str	r1, [sp, #20]
 8012572:	f000 fb61 	bl	8012c38 <scalbn>
 8012576:	9905      	ldr	r1, [sp, #20]
 8012578:	ee38 8b40 	vsub.f64	d8, d8, d0
 801257c:	e020      	b.n	80125c0 <__kernel_rem_pio2+0x1d0>
 801257e:	ee20 7b09 	vmul.f64	d7, d0, d9
 8012582:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 8012586:	3801      	subs	r0, #1
 8012588:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 801258c:	eea7 0b4a 	vfms.f64	d0, d7, d10
 8012590:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8012594:	eca6 0a01 	vstmia	r6!, {s0}
 8012598:	ed92 0b00 	vldr	d0, [r2]
 801259c:	ee37 0b00 	vadd.f64	d0, d7, d0
 80125a0:	e79c      	b.n	80124dc <__kernel_rem_pio2+0xec>
 80125a2:	d105      	bne.n	80125b0 <__kernel_rem_pio2+0x1c0>
 80125a4:	1e6a      	subs	r2, r5, #1
 80125a6:	ab06      	add	r3, sp, #24
 80125a8:	f853 6022 	ldr.w	r6, [r3, r2, lsl #2]
 80125ac:	15f6      	asrs	r6, r6, #23
 80125ae:	e7c5      	b.n	801253c <__kernel_rem_pio2+0x14c>
 80125b0:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 80125b4:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80125b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80125bc:	da36      	bge.n	801262c <__kernel_rem_pio2+0x23c>
 80125be:	2600      	movs	r6, #0
 80125c0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80125c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80125c8:	f040 80aa 	bne.w	8012720 <__kernel_rem_pio2+0x330>
 80125cc:	f105 3bff 	add.w	fp, r5, #4294967295
 80125d0:	4658      	mov	r0, fp
 80125d2:	2200      	movs	r2, #0
 80125d4:	4548      	cmp	r0, r9
 80125d6:	da52      	bge.n	801267e <__kernel_rem_pio2+0x28e>
 80125d8:	2a00      	cmp	r2, #0
 80125da:	f000 8081 	beq.w	80126e0 <__kernel_rem_pio2+0x2f0>
 80125de:	ab06      	add	r3, sp, #24
 80125e0:	3c18      	subs	r4, #24
 80125e2:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 80125e6:	2b00      	cmp	r3, #0
 80125e8:	f000 8087 	beq.w	80126fa <__kernel_rem_pio2+0x30a>
 80125ec:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 80125f0:	4620      	mov	r0, r4
 80125f2:	f000 fb21 	bl	8012c38 <scalbn>
 80125f6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80125fa:	ed9f 6b43 	vldr	d6, [pc, #268]	; 8012708 <__kernel_rem_pio2+0x318>
 80125fe:	a96a      	add	r1, sp, #424	; 0x1a8
 8012600:	f103 0208 	add.w	r2, r3, #8
 8012604:	1888      	adds	r0, r1, r2
 8012606:	4659      	mov	r1, fp
 8012608:	2900      	cmp	r1, #0
 801260a:	f280 80b7 	bge.w	801277c <__kernel_rem_pio2+0x38c>
 801260e:	4659      	mov	r1, fp
 8012610:	2900      	cmp	r1, #0
 8012612:	f2c0 80d5 	blt.w	80127c0 <__kernel_rem_pio2+0x3d0>
 8012616:	a86a      	add	r0, sp, #424	; 0x1a8
 8012618:	eb00 05c1 	add.w	r5, r0, r1, lsl #3
 801261c:	ed9f 7b38 	vldr	d7, [pc, #224]	; 8012700 <__kernel_rem_pio2+0x310>
 8012620:	f8df c0f8 	ldr.w	ip, [pc, #248]	; 801271c <__kernel_rem_pio2+0x32c>
 8012624:	2400      	movs	r4, #0
 8012626:	ebab 0001 	sub.w	r0, fp, r1
 801262a:	e0be      	b.n	80127aa <__kernel_rem_pio2+0x3ba>
 801262c:	2602      	movs	r6, #2
 801262e:	e787      	b.n	8012540 <__kernel_rem_pio2+0x150>
 8012630:	f8db 2000 	ldr.w	r2, [fp]
 8012634:	b958      	cbnz	r0, 801264e <__kernel_rem_pio2+0x25e>
 8012636:	b122      	cbz	r2, 8012642 <__kernel_rem_pio2+0x252>
 8012638:	f1c2 7280 	rsb	r2, r2, #16777216	; 0x1000000
 801263c:	f8cb 2000 	str.w	r2, [fp]
 8012640:	2201      	movs	r2, #1
 8012642:	f10c 0c01 	add.w	ip, ip, #1
 8012646:	f10b 0b04 	add.w	fp, fp, #4
 801264a:	4610      	mov	r0, r2
 801264c:	e77f      	b.n	801254e <__kernel_rem_pio2+0x15e>
 801264e:	ebae 0202 	sub.w	r2, lr, r2
 8012652:	f8cb 2000 	str.w	r2, [fp]
 8012656:	4602      	mov	r2, r0
 8012658:	e7f3      	b.n	8012642 <__kernel_rem_pio2+0x252>
 801265a:	f105 3cff 	add.w	ip, r5, #4294967295
 801265e:	ab06      	add	r3, sp, #24
 8012660:	f853 202c 	ldr.w	r2, [r3, ip, lsl #2]
 8012664:	f3c2 0216 	ubfx	r2, r2, #0, #23
 8012668:	f843 202c 	str.w	r2, [r3, ip, lsl #2]
 801266c:	e778      	b.n	8012560 <__kernel_rem_pio2+0x170>
 801266e:	f105 3cff 	add.w	ip, r5, #4294967295
 8012672:	ab06      	add	r3, sp, #24
 8012674:	f853 202c 	ldr.w	r2, [r3, ip, lsl #2]
 8012678:	f3c2 0215 	ubfx	r2, r2, #0, #22
 801267c:	e7f4      	b.n	8012668 <__kernel_rem_pio2+0x278>
 801267e:	ab06      	add	r3, sp, #24
 8012680:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8012684:	3801      	subs	r0, #1
 8012686:	431a      	orrs	r2, r3
 8012688:	e7a4      	b.n	80125d4 <__kernel_rem_pio2+0x1e4>
 801268a:	f10c 0c01 	add.w	ip, ip, #1
 801268e:	f852 0d04 	ldr.w	r0, [r2, #-4]!
 8012692:	2800      	cmp	r0, #0
 8012694:	d0f9      	beq.n	801268a <__kernel_rem_pio2+0x29a>
 8012696:	9b04      	ldr	r3, [sp, #16]
 8012698:	f503 7312 	add.w	r3, r3, #584	; 0x248
 801269c:	eb0d 0203 	add.w	r2, sp, r3
 80126a0:	9b01      	ldr	r3, [sp, #4]
 80126a2:	18e8      	adds	r0, r5, r3
 80126a4:	ab1a      	add	r3, sp, #104	; 0x68
 80126a6:	1c6e      	adds	r6, r5, #1
 80126a8:	3a98      	subs	r2, #152	; 0x98
 80126aa:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 80126ae:	4465      	add	r5, ip
 80126b0:	42b5      	cmp	r5, r6
 80126b2:	f6ff af05 	blt.w	80124c0 <__kernel_rem_pio2+0xd0>
 80126b6:	f85a 3026 	ldr.w	r3, [sl, r6, lsl #2]
 80126ba:	f8dd e008 	ldr.w	lr, [sp, #8]
 80126be:	ee07 3a90 	vmov	s15, r3
 80126c2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80126c6:	f04f 0c00 	mov.w	ip, #0
 80126ca:	eca0 7b02 	vstmia	r0!, {d7}
 80126ce:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 8012700 <__kernel_rem_pio2+0x310>
 80126d2:	4680      	mov	r8, r0
 80126d4:	458c      	cmp	ip, r1
 80126d6:	dd07      	ble.n	80126e8 <__kernel_rem_pio2+0x2f8>
 80126d8:	eca2 7b02 	vstmia	r2!, {d7}
 80126dc:	3601      	adds	r6, #1
 80126de:	e7e7      	b.n	80126b0 <__kernel_rem_pio2+0x2c0>
 80126e0:	9a03      	ldr	r2, [sp, #12]
 80126e2:	f04f 0c01 	mov.w	ip, #1
 80126e6:	e7d2      	b.n	801268e <__kernel_rem_pio2+0x29e>
 80126e8:	ecbe 5b02 	vldmia	lr!, {d5}
 80126ec:	ed38 6b02 	vldmdb	r8!, {d6}
 80126f0:	f10c 0c01 	add.w	ip, ip, #1
 80126f4:	eea5 7b06 	vfma.f64	d7, d5, d6
 80126f8:	e7ec      	b.n	80126d4 <__kernel_rem_pio2+0x2e4>
 80126fa:	f10b 3bff 	add.w	fp, fp, #4294967295
 80126fe:	e76e      	b.n	80125de <__kernel_rem_pio2+0x1ee>
	...
 801270c:	3e700000 	.word	0x3e700000
 8012710:	00000000 	.word	0x00000000
 8012714:	41700000 	.word	0x41700000
 8012718:	08026508 	.word	0x08026508
 801271c:	080264c8 	.word	0x080264c8
 8012720:	4260      	negs	r0, r4
 8012722:	eeb0 0b48 	vmov.f64	d0, d8
 8012726:	f000 fa87 	bl	8012c38 <scalbn>
 801272a:	ed9f 6b77 	vldr	d6, [pc, #476]	; 8012908 <__kernel_rem_pio2+0x518>
 801272e:	eeb4 0bc6 	vcmpe.f64	d0, d6
 8012732:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012736:	db18      	blt.n	801276a <__kernel_rem_pio2+0x37a>
 8012738:	ed9f 7b75 	vldr	d7, [pc, #468]	; 8012910 <__kernel_rem_pio2+0x520>
 801273c:	ee20 7b07 	vmul.f64	d7, d0, d7
 8012740:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 8012744:	aa06      	add	r2, sp, #24
 8012746:	eeb8 5bc7 	vcvt.f64.s32	d5, s14
 801274a:	eea5 0b46 	vfms.f64	d0, d5, d6
 801274e:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8012752:	f105 0b01 	add.w	fp, r5, #1
 8012756:	ee10 3a10 	vmov	r3, s0
 801275a:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 801275e:	ee17 3a10 	vmov	r3, s14
 8012762:	3418      	adds	r4, #24
 8012764:	f842 302b 	str.w	r3, [r2, fp, lsl #2]
 8012768:	e740      	b.n	80125ec <__kernel_rem_pio2+0x1fc>
 801276a:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 801276e:	aa06      	add	r2, sp, #24
 8012770:	ee10 3a10 	vmov	r3, s0
 8012774:	46ab      	mov	fp, r5
 8012776:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 801277a:	e737      	b.n	80125ec <__kernel_rem_pio2+0x1fc>
 801277c:	ac06      	add	r4, sp, #24
 801277e:	f854 4021 	ldr.w	r4, [r4, r1, lsl #2]
 8012782:	9401      	str	r4, [sp, #4]
 8012784:	ee07 4a90 	vmov	s15, r4
 8012788:	3901      	subs	r1, #1
 801278a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801278e:	ee27 7b00 	vmul.f64	d7, d7, d0
 8012792:	ee20 0b06 	vmul.f64	d0, d0, d6
 8012796:	ed20 7b02 	vstmdb	r0!, {d7}
 801279a:	e735      	b.n	8012608 <__kernel_rem_pio2+0x218>
 801279c:	ecbc 5b02 	vldmia	ip!, {d5}
 80127a0:	ecb5 6b02 	vldmia	r5!, {d6}
 80127a4:	3401      	adds	r4, #1
 80127a6:	eea5 7b06 	vfma.f64	d7, d5, d6
 80127aa:	454c      	cmp	r4, r9
 80127ac:	dc01      	bgt.n	80127b2 <__kernel_rem_pio2+0x3c2>
 80127ae:	4284      	cmp	r4, r0
 80127b0:	ddf4      	ble.n	801279c <__kernel_rem_pio2+0x3ac>
 80127b2:	ac42      	add	r4, sp, #264	; 0x108
 80127b4:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
 80127b8:	ed80 7b00 	vstr	d7, [r0]
 80127bc:	3901      	subs	r1, #1
 80127be:	e727      	b.n	8012610 <__kernel_rem_pio2+0x220>
 80127c0:	99a2      	ldr	r1, [sp, #648]	; 0x288
 80127c2:	2902      	cmp	r1, #2
 80127c4:	dc0a      	bgt.n	80127dc <__kernel_rem_pio2+0x3ec>
 80127c6:	2900      	cmp	r1, #0
 80127c8:	dc2c      	bgt.n	8012824 <__kernel_rem_pio2+0x434>
 80127ca:	d045      	beq.n	8012858 <__kernel_rem_pio2+0x468>
 80127cc:	f008 0007 	and.w	r0, r8, #7
 80127d0:	f50d 7d13 	add.w	sp, sp, #588	; 0x24c
 80127d4:	ecbd 8b06 	vpop	{d8-d10}
 80127d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80127dc:	9aa2      	ldr	r2, [sp, #648]	; 0x288
 80127de:	2a03      	cmp	r2, #3
 80127e0:	d1f4      	bne.n	80127cc <__kernel_rem_pio2+0x3dc>
 80127e2:	aa42      	add	r2, sp, #264	; 0x108
 80127e4:	4413      	add	r3, r2
 80127e6:	461a      	mov	r2, r3
 80127e8:	4619      	mov	r1, r3
 80127ea:	4658      	mov	r0, fp
 80127ec:	2800      	cmp	r0, #0
 80127ee:	f1a1 0108 	sub.w	r1, r1, #8
 80127f2:	dc54      	bgt.n	801289e <__kernel_rem_pio2+0x4ae>
 80127f4:	4659      	mov	r1, fp
 80127f6:	2901      	cmp	r1, #1
 80127f8:	f1a2 0208 	sub.w	r2, r2, #8
 80127fc:	dc5f      	bgt.n	80128be <__kernel_rem_pio2+0x4ce>
 80127fe:	ed9f 7b46 	vldr	d7, [pc, #280]	; 8012918 <__kernel_rem_pio2+0x528>
 8012802:	3308      	adds	r3, #8
 8012804:	f1bb 0f01 	cmp.w	fp, #1
 8012808:	dc69      	bgt.n	80128de <__kernel_rem_pio2+0x4ee>
 801280a:	ed9d 5b42 	vldr	d5, [sp, #264]	; 0x108
 801280e:	ed9d 6b44 	vldr	d6, [sp, #272]	; 0x110
 8012812:	2e00      	cmp	r6, #0
 8012814:	d16a      	bne.n	80128ec <__kernel_rem_pio2+0x4fc>
 8012816:	ed87 5b00 	vstr	d5, [r7]
 801281a:	ed87 6b02 	vstr	d6, [r7, #8]
 801281e:	ed87 7b04 	vstr	d7, [r7, #16]
 8012822:	e7d3      	b.n	80127cc <__kernel_rem_pio2+0x3dc>
 8012824:	ed9f 6b3c 	vldr	d6, [pc, #240]	; 8012918 <__kernel_rem_pio2+0x528>
 8012828:	ab42      	add	r3, sp, #264	; 0x108
 801282a:	441a      	add	r2, r3
 801282c:	465b      	mov	r3, fp
 801282e:	2b00      	cmp	r3, #0
 8012830:	da26      	bge.n	8012880 <__kernel_rem_pio2+0x490>
 8012832:	b35e      	cbz	r6, 801288c <__kernel_rem_pio2+0x49c>
 8012834:	eeb1 7b46 	vneg.f64	d7, d6
 8012838:	ed87 7b00 	vstr	d7, [r7]
 801283c:	ed9d 7b42 	vldr	d7, [sp, #264]	; 0x108
 8012840:	aa44      	add	r2, sp, #272	; 0x110
 8012842:	2301      	movs	r3, #1
 8012844:	ee37 7b46 	vsub.f64	d7, d7, d6
 8012848:	459b      	cmp	fp, r3
 801284a:	da22      	bge.n	8012892 <__kernel_rem_pio2+0x4a2>
 801284c:	b10e      	cbz	r6, 8012852 <__kernel_rem_pio2+0x462>
 801284e:	eeb1 7b47 	vneg.f64	d7, d7
 8012852:	ed87 7b02 	vstr	d7, [r7, #8]
 8012856:	e7b9      	b.n	80127cc <__kernel_rem_pio2+0x3dc>
 8012858:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 8012918 <__kernel_rem_pio2+0x528>
 801285c:	ab42      	add	r3, sp, #264	; 0x108
 801285e:	441a      	add	r2, r3
 8012860:	f1bb 0f00 	cmp.w	fp, #0
 8012864:	da05      	bge.n	8012872 <__kernel_rem_pio2+0x482>
 8012866:	b10e      	cbz	r6, 801286c <__kernel_rem_pio2+0x47c>
 8012868:	eeb1 7b47 	vneg.f64	d7, d7
 801286c:	ed87 7b00 	vstr	d7, [r7]
 8012870:	e7ac      	b.n	80127cc <__kernel_rem_pio2+0x3dc>
 8012872:	ed32 6b02 	vldmdb	r2!, {d6}
 8012876:	f10b 3bff 	add.w	fp, fp, #4294967295
 801287a:	ee37 7b06 	vadd.f64	d7, d7, d6
 801287e:	e7ef      	b.n	8012860 <__kernel_rem_pio2+0x470>
 8012880:	ed32 7b02 	vldmdb	r2!, {d7}
 8012884:	3b01      	subs	r3, #1
 8012886:	ee36 6b07 	vadd.f64	d6, d6, d7
 801288a:	e7d0      	b.n	801282e <__kernel_rem_pio2+0x43e>
 801288c:	eeb0 7b46 	vmov.f64	d7, d6
 8012890:	e7d2      	b.n	8012838 <__kernel_rem_pio2+0x448>
 8012892:	ecb2 6b02 	vldmia	r2!, {d6}
 8012896:	3301      	adds	r3, #1
 8012898:	ee37 7b06 	vadd.f64	d7, d7, d6
 801289c:	e7d4      	b.n	8012848 <__kernel_rem_pio2+0x458>
 801289e:	ed91 7b00 	vldr	d7, [r1]
 80128a2:	ed91 5b02 	vldr	d5, [r1, #8]
 80128a6:	3801      	subs	r0, #1
 80128a8:	ee37 6b05 	vadd.f64	d6, d7, d5
 80128ac:	ee37 7b46 	vsub.f64	d7, d7, d6
 80128b0:	ed81 6b00 	vstr	d6, [r1]
 80128b4:	ee37 7b05 	vadd.f64	d7, d7, d5
 80128b8:	ed81 7b02 	vstr	d7, [r1, #8]
 80128bc:	e796      	b.n	80127ec <__kernel_rem_pio2+0x3fc>
 80128be:	ed92 7b00 	vldr	d7, [r2]
 80128c2:	ed92 5b02 	vldr	d5, [r2, #8]
 80128c6:	3901      	subs	r1, #1
 80128c8:	ee37 6b05 	vadd.f64	d6, d7, d5
 80128cc:	ee37 7b46 	vsub.f64	d7, d7, d6
 80128d0:	ed82 6b00 	vstr	d6, [r2]
 80128d4:	ee37 7b05 	vadd.f64	d7, d7, d5
 80128d8:	ed82 7b02 	vstr	d7, [r2, #8]
 80128dc:	e78b      	b.n	80127f6 <__kernel_rem_pio2+0x406>
 80128de:	ed33 6b02 	vldmdb	r3!, {d6}
 80128e2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80128e6:	ee37 7b06 	vadd.f64	d7, d7, d6
 80128ea:	e78b      	b.n	8012804 <__kernel_rem_pio2+0x414>
 80128ec:	eeb1 5b45 	vneg.f64	d5, d5
 80128f0:	eeb1 6b46 	vneg.f64	d6, d6
 80128f4:	ed87 5b00 	vstr	d5, [r7]
 80128f8:	eeb1 7b47 	vneg.f64	d7, d7
 80128fc:	ed87 6b02 	vstr	d6, [r7, #8]
 8012900:	e78d      	b.n	801281e <__kernel_rem_pio2+0x42e>
 8012902:	bf00      	nop
 8012904:	f3af 8000 	nop.w
 8012908:	00000000 	.word	0x00000000
 801290c:	41700000 	.word	0x41700000
 8012910:	00000000 	.word	0x00000000
 8012914:	3e700000 	.word	0x3e700000
	...

08012920 <__kernel_tan>:
 8012920:	eeb0 7b40 	vmov.f64	d7, d0
 8012924:	ee17 3a90 	vmov	r3, s15
 8012928:	4987      	ldr	r1, [pc, #540]	; (8012b48 <__kernel_tan+0x228>)
 801292a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 801292e:	428a      	cmp	r2, r1
 8012930:	b510      	push	{r4, lr}
 8012932:	dc33      	bgt.n	801299c <__kernel_tan+0x7c>
 8012934:	eefd 6bc0 	vcvt.s32.f64	s13, d0
 8012938:	ee16 1a90 	vmov	r1, s13
 801293c:	2900      	cmp	r1, #0
 801293e:	d143      	bne.n	80129c8 <__kernel_tan+0xa8>
 8012940:	ee10 4a10 	vmov	r4, s0
 8012944:	1c43      	adds	r3, r0, #1
 8012946:	4323      	orrs	r3, r4
 8012948:	4313      	orrs	r3, r2
 801294a:	d108      	bne.n	801295e <__kernel_tan+0x3e>
 801294c:	f7ff fabe 	bl	8011ecc <fabs>
 8012950:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8012954:	ee86 7b00 	vdiv.f64	d7, d6, d0
 8012958:	eeb0 0b47 	vmov.f64	d0, d7
 801295c:	bd10      	pop	{r4, pc}
 801295e:	2801      	cmp	r0, #1
 8012960:	d0fa      	beq.n	8012958 <__kernel_tan+0x38>
 8012962:	ee30 6b01 	vadd.f64	d6, d0, d1
 8012966:	ec53 2b16 	vmov	r2, r3, d6
 801296a:	460a      	mov	r2, r1
 801296c:	ec43 2b15 	vmov	d5, r2, r3
 8012970:	ee35 7b40 	vsub.f64	d7, d5, d0
 8012974:	ee31 1b47 	vsub.f64	d1, d1, d7
 8012978:	eebf 7b00 	vmov.f64	d7, #240	; 0xbf800000 -1.0
 801297c:	ee87 4b06 	vdiv.f64	d4, d7, d6
 8012980:	ec53 2b14 	vmov	r2, r3, d4
 8012984:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8012988:	460a      	mov	r2, r1
 801298a:	ec43 2b17 	vmov	d7, r2, r3
 801298e:	eea5 6b07 	vfma.f64	d6, d5, d7
 8012992:	eea1 6b07 	vfma.f64	d6, d1, d7
 8012996:	eea6 7b04 	vfma.f64	d7, d6, d4
 801299a:	e7dd      	b.n	8012958 <__kernel_tan+0x38>
 801299c:	496b      	ldr	r1, [pc, #428]	; (8012b4c <__kernel_tan+0x22c>)
 801299e:	428a      	cmp	r2, r1
 80129a0:	dd12      	ble.n	80129c8 <__kernel_tan+0xa8>
 80129a2:	ed9f 6b49 	vldr	d6, [pc, #292]	; 8012ac8 <__kernel_tan+0x1a8>
 80129a6:	2b00      	cmp	r3, #0
 80129a8:	bfb8      	it	lt
 80129aa:	eeb1 7b40 	vneglt.f64	d7, d0
 80129ae:	ee36 7b47 	vsub.f64	d7, d6, d7
 80129b2:	ed9f 6b47 	vldr	d6, [pc, #284]	; 8012ad0 <__kernel_tan+0x1b0>
 80129b6:	bfb8      	it	lt
 80129b8:	eeb1 1b41 	vneglt.f64	d1, d1
 80129bc:	ee36 1b41 	vsub.f64	d1, d6, d1
 80129c0:	ee31 7b07 	vadd.f64	d7, d1, d7
 80129c4:	ed9f 1b44 	vldr	d1, [pc, #272]	; 8012ad8 <__kernel_tan+0x1b8>
 80129c8:	ee27 5b07 	vmul.f64	d5, d7, d7
 80129cc:	ee25 6b05 	vmul.f64	d6, d5, d5
 80129d0:	ed9f 3b43 	vldr	d3, [pc, #268]	; 8012ae0 <__kernel_tan+0x1c0>
 80129d4:	ed9f 4b44 	vldr	d4, [pc, #272]	; 8012ae8 <__kernel_tan+0x1c8>
 80129d8:	eea6 4b03 	vfma.f64	d4, d6, d3
 80129dc:	ed9f 3b44 	vldr	d3, [pc, #272]	; 8012af0 <__kernel_tan+0x1d0>
 80129e0:	eea4 3b06 	vfma.f64	d3, d4, d6
 80129e4:	ed9f 4b44 	vldr	d4, [pc, #272]	; 8012af8 <__kernel_tan+0x1d8>
 80129e8:	eea3 4b06 	vfma.f64	d4, d3, d6
 80129ec:	ed9f 3b44 	vldr	d3, [pc, #272]	; 8012b00 <__kernel_tan+0x1e0>
 80129f0:	eea4 3b06 	vfma.f64	d3, d4, d6
 80129f4:	ed9f 4b44 	vldr	d4, [pc, #272]	; 8012b08 <__kernel_tan+0x1e8>
 80129f8:	ed9f 2b45 	vldr	d2, [pc, #276]	; 8012b10 <__kernel_tan+0x1f0>
 80129fc:	eea3 4b06 	vfma.f64	d4, d3, d6
 8012a00:	ed9f 3b45 	vldr	d3, [pc, #276]	; 8012b18 <__kernel_tan+0x1f8>
 8012a04:	eea6 3b02 	vfma.f64	d3, d6, d2
 8012a08:	ed9f 2b45 	vldr	d2, [pc, #276]	; 8012b20 <__kernel_tan+0x200>
 8012a0c:	eea3 2b06 	vfma.f64	d2, d3, d6
 8012a10:	ed9f 3b45 	vldr	d3, [pc, #276]	; 8012b28 <__kernel_tan+0x208>
 8012a14:	eea2 3b06 	vfma.f64	d3, d2, d6
 8012a18:	ed9f 2b45 	vldr	d2, [pc, #276]	; 8012b30 <__kernel_tan+0x210>
 8012a1c:	eea3 2b06 	vfma.f64	d2, d3, d6
 8012a20:	ed9f 3b45 	vldr	d3, [pc, #276]	; 8012b38 <__kernel_tan+0x218>
 8012a24:	4949      	ldr	r1, [pc, #292]	; (8012b4c <__kernel_tan+0x22c>)
 8012a26:	eea2 3b06 	vfma.f64	d3, d2, d6
 8012a2a:	ee27 2b05 	vmul.f64	d2, d7, d5
 8012a2e:	eeb0 6b44 	vmov.f64	d6, d4
 8012a32:	eeb0 4b41 	vmov.f64	d4, d1
 8012a36:	eea3 6b05 	vfma.f64	d6, d3, d5
 8012a3a:	eea6 4b02 	vfma.f64	d4, d6, d2
 8012a3e:	ed9f 6b40 	vldr	d6, [pc, #256]	; 8012b40 <__kernel_tan+0x220>
 8012a42:	eea4 1b05 	vfma.f64	d1, d4, d5
 8012a46:	428a      	cmp	r2, r1
 8012a48:	eea2 1b06 	vfma.f64	d1, d2, d6
 8012a4c:	ee37 5b01 	vadd.f64	d5, d7, d1
 8012a50:	dd1d      	ble.n	8012a8e <__kernel_tan+0x16e>
 8012a52:	ee25 3b05 	vmul.f64	d3, d5, d5
 8012a56:	179b      	asrs	r3, r3, #30
 8012a58:	ee06 0a90 	vmov	s13, r0
 8012a5c:	f003 0302 	and.w	r3, r3, #2
 8012a60:	f1c3 0301 	rsb	r3, r3, #1
 8012a64:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8012a68:	ee35 5b06 	vadd.f64	d5, d5, d6
 8012a6c:	ee83 4b05 	vdiv.f64	d4, d3, d5
 8012a70:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 8012a74:	ee34 1b41 	vsub.f64	d1, d4, d1
 8012a78:	ee37 7b41 	vsub.f64	d7, d7, d1
 8012a7c:	eea7 6b45 	vfms.f64	d6, d7, d5
 8012a80:	ee07 3a10 	vmov	s14, r3
 8012a84:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 8012a88:	ee27 7b06 	vmul.f64	d7, d7, d6
 8012a8c:	e764      	b.n	8012958 <__kernel_tan+0x38>
 8012a8e:	2801      	cmp	r0, #1
 8012a90:	d016      	beq.n	8012ac0 <__kernel_tan+0x1a0>
 8012a92:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8012a96:	ec51 0b15 	vmov	r0, r1, d5
 8012a9a:	2000      	movs	r0, #0
 8012a9c:	ec41 0b13 	vmov	d3, r0, r1
 8012aa0:	ee33 7b47 	vsub.f64	d7, d3, d7
 8012aa4:	ee31 1b47 	vsub.f64	d1, d1, d7
 8012aa8:	eebf 7b00 	vmov.f64	d7, #240	; 0xbf800000 -1.0
 8012aac:	ee87 4b05 	vdiv.f64	d4, d7, d5
 8012ab0:	ec53 2b14 	vmov	r2, r3, d4
 8012ab4:	4602      	mov	r2, r0
 8012ab6:	ec43 2b17 	vmov	d7, r2, r3
 8012aba:	eea3 6b07 	vfma.f64	d6, d3, d7
 8012abe:	e768      	b.n	8012992 <__kernel_tan+0x72>
 8012ac0:	eeb0 7b45 	vmov.f64	d7, d5
 8012ac4:	e748      	b.n	8012958 <__kernel_tan+0x38>
 8012ac6:	bf00      	nop
 8012ac8:	54442d18 	.word	0x54442d18
 8012acc:	3fe921fb 	.word	0x3fe921fb
 8012ad0:	33145c07 	.word	0x33145c07
 8012ad4:	3c81a626 	.word	0x3c81a626
	...
 8012ae0:	db605373 	.word	0xdb605373
 8012ae4:	bef375cb 	.word	0xbef375cb
 8012ae8:	a03792a6 	.word	0xa03792a6
 8012aec:	3f147e88 	.word	0x3f147e88
 8012af0:	f2f26501 	.word	0xf2f26501
 8012af4:	3f4344d8 	.word	0x3f4344d8
 8012af8:	c9560328 	.word	0xc9560328
 8012afc:	3f6d6d22 	.word	0x3f6d6d22
 8012b00:	8406d637 	.word	0x8406d637
 8012b04:	3f9664f4 	.word	0x3f9664f4
 8012b08:	1110fe7a 	.word	0x1110fe7a
 8012b0c:	3fc11111 	.word	0x3fc11111
 8012b10:	74bf7ad4 	.word	0x74bf7ad4
 8012b14:	3efb2a70 	.word	0x3efb2a70
 8012b18:	32f0a7e9 	.word	0x32f0a7e9
 8012b1c:	3f12b80f 	.word	0x3f12b80f
 8012b20:	1a8d1068 	.word	0x1a8d1068
 8012b24:	3f3026f7 	.word	0x3f3026f7
 8012b28:	fee08315 	.word	0xfee08315
 8012b2c:	3f57dbc8 	.word	0x3f57dbc8
 8012b30:	e96e8493 	.word	0xe96e8493
 8012b34:	3f8226e3 	.word	0x3f8226e3
 8012b38:	1bb341fe 	.word	0x1bb341fe
 8012b3c:	3faba1ba 	.word	0x3faba1ba
 8012b40:	55555563 	.word	0x55555563
 8012b44:	3fd55555 	.word	0x3fd55555
 8012b48:	3e2fffff 	.word	0x3e2fffff
 8012b4c:	3fe59427 	.word	0x3fe59427

08012b50 <floor>:
 8012b50:	ee10 1a90 	vmov	r1, s1
 8012b54:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8012b58:	f2a2 33ff 	subw	r3, r2, #1023	; 0x3ff
 8012b5c:	2b13      	cmp	r3, #19
 8012b5e:	b530      	push	{r4, r5, lr}
 8012b60:	ee10 0a10 	vmov	r0, s0
 8012b64:	ee10 5a10 	vmov	r5, s0
 8012b68:	dc31      	bgt.n	8012bce <floor+0x7e>
 8012b6a:	2b00      	cmp	r3, #0
 8012b6c:	da15      	bge.n	8012b9a <floor+0x4a>
 8012b6e:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8012c28 <floor+0xd8>
 8012b72:	ee30 0b07 	vadd.f64	d0, d0, d7
 8012b76:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8012b7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b7e:	dd07      	ble.n	8012b90 <floor+0x40>
 8012b80:	2900      	cmp	r1, #0
 8012b82:	da4e      	bge.n	8012c22 <floor+0xd2>
 8012b84:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8012b88:	4318      	orrs	r0, r3
 8012b8a:	d001      	beq.n	8012b90 <floor+0x40>
 8012b8c:	4928      	ldr	r1, [pc, #160]	; (8012c30 <floor+0xe0>)
 8012b8e:	2000      	movs	r0, #0
 8012b90:	460b      	mov	r3, r1
 8012b92:	4602      	mov	r2, r0
 8012b94:	ec43 2b10 	vmov	d0, r2, r3
 8012b98:	e020      	b.n	8012bdc <floor+0x8c>
 8012b9a:	4a26      	ldr	r2, [pc, #152]	; (8012c34 <floor+0xe4>)
 8012b9c:	411a      	asrs	r2, r3
 8012b9e:	ea01 0402 	and.w	r4, r1, r2
 8012ba2:	4304      	orrs	r4, r0
 8012ba4:	d01a      	beq.n	8012bdc <floor+0x8c>
 8012ba6:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8012c28 <floor+0xd8>
 8012baa:	ee30 0b07 	vadd.f64	d0, d0, d7
 8012bae:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8012bb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012bb6:	ddeb      	ble.n	8012b90 <floor+0x40>
 8012bb8:	2900      	cmp	r1, #0
 8012bba:	bfbe      	ittt	lt
 8012bbc:	f44f 1080 	movlt.w	r0, #1048576	; 0x100000
 8012bc0:	fa40 f303 	asrlt.w	r3, r0, r3
 8012bc4:	18c9      	addlt	r1, r1, r3
 8012bc6:	ea21 0102 	bic.w	r1, r1, r2
 8012bca:	2000      	movs	r0, #0
 8012bcc:	e7e0      	b.n	8012b90 <floor+0x40>
 8012bce:	2b33      	cmp	r3, #51	; 0x33
 8012bd0:	dd05      	ble.n	8012bde <floor+0x8e>
 8012bd2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8012bd6:	d101      	bne.n	8012bdc <floor+0x8c>
 8012bd8:	ee30 0b00 	vadd.f64	d0, d0, d0
 8012bdc:	bd30      	pop	{r4, r5, pc}
 8012bde:	f2a2 4413 	subw	r4, r2, #1043	; 0x413
 8012be2:	f04f 32ff 	mov.w	r2, #4294967295
 8012be6:	40e2      	lsrs	r2, r4
 8012be8:	4202      	tst	r2, r0
 8012bea:	d0f7      	beq.n	8012bdc <floor+0x8c>
 8012bec:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 8012c28 <floor+0xd8>
 8012bf0:	ee30 0b07 	vadd.f64	d0, d0, d7
 8012bf4:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8012bf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012bfc:	ddc8      	ble.n	8012b90 <floor+0x40>
 8012bfe:	2900      	cmp	r1, #0
 8012c00:	da02      	bge.n	8012c08 <floor+0xb8>
 8012c02:	2b14      	cmp	r3, #20
 8012c04:	d103      	bne.n	8012c0e <floor+0xbe>
 8012c06:	3101      	adds	r1, #1
 8012c08:	ea20 0002 	bic.w	r0, r0, r2
 8012c0c:	e7c0      	b.n	8012b90 <floor+0x40>
 8012c0e:	2401      	movs	r4, #1
 8012c10:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8012c14:	fa04 f303 	lsl.w	r3, r4, r3
 8012c18:	4418      	add	r0, r3
 8012c1a:	42a8      	cmp	r0, r5
 8012c1c:	bf38      	it	cc
 8012c1e:	1909      	addcc	r1, r1, r4
 8012c20:	e7f2      	b.n	8012c08 <floor+0xb8>
 8012c22:	2000      	movs	r0, #0
 8012c24:	4601      	mov	r1, r0
 8012c26:	e7b3      	b.n	8012b90 <floor+0x40>
 8012c28:	8800759c 	.word	0x8800759c
 8012c2c:	7e37e43c 	.word	0x7e37e43c
 8012c30:	bff00000 	.word	0xbff00000
 8012c34:	000fffff 	.word	0x000fffff

08012c38 <scalbn>:
 8012c38:	ee10 1a90 	vmov	r1, s1
 8012c3c:	b510      	push	{r4, lr}
 8012c3e:	f3c1 540a 	ubfx	r4, r1, #20, #11
 8012c42:	b98c      	cbnz	r4, 8012c68 <scalbn+0x30>
 8012c44:	ee10 3a10 	vmov	r3, s0
 8012c48:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8012c4c:	430b      	orrs	r3, r1
 8012c4e:	d011      	beq.n	8012c74 <scalbn+0x3c>
 8012c50:	ed9f 7b31 	vldr	d7, [pc, #196]	; 8012d18 <scalbn+0xe0>
 8012c54:	4b3c      	ldr	r3, [pc, #240]	; (8012d48 <scalbn+0x110>)
 8012c56:	ee20 0b07 	vmul.f64	d0, d0, d7
 8012c5a:	4298      	cmp	r0, r3
 8012c5c:	da0b      	bge.n	8012c76 <scalbn+0x3e>
 8012c5e:	ed9f 7b30 	vldr	d7, [pc, #192]	; 8012d20 <scalbn+0xe8>
 8012c62:	ee20 0b07 	vmul.f64	d0, d0, d7
 8012c66:	e005      	b.n	8012c74 <scalbn+0x3c>
 8012c68:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8012c6c:	429c      	cmp	r4, r3
 8012c6e:	d107      	bne.n	8012c80 <scalbn+0x48>
 8012c70:	ee30 0b00 	vadd.f64	d0, d0, d0
 8012c74:	bd10      	pop	{r4, pc}
 8012c76:	ee10 1a90 	vmov	r1, s1
 8012c7a:	f3c1 540a 	ubfx	r4, r1, #20, #11
 8012c7e:	3c36      	subs	r4, #54	; 0x36
 8012c80:	4404      	add	r4, r0
 8012c82:	f240 73fe 	movw	r3, #2046	; 0x7fe
 8012c86:	429c      	cmp	r4, r3
 8012c88:	dd0d      	ble.n	8012ca6 <scalbn+0x6e>
 8012c8a:	ed9f 7b27 	vldr	d7, [pc, #156]	; 8012d28 <scalbn+0xf0>
 8012c8e:	ed9f 5b28 	vldr	d5, [pc, #160]	; 8012d30 <scalbn+0xf8>
 8012c92:	eeb0 6b47 	vmov.f64	d6, d7
 8012c96:	ee10 3a90 	vmov	r3, s1
 8012c9a:	2b00      	cmp	r3, #0
 8012c9c:	fe27 7b05 	vselge.f64	d7, d7, d5
 8012ca0:	ee27 0b06 	vmul.f64	d0, d7, d6
 8012ca4:	e7e6      	b.n	8012c74 <scalbn+0x3c>
 8012ca6:	2c00      	cmp	r4, #0
 8012ca8:	dd0a      	ble.n	8012cc0 <scalbn+0x88>
 8012caa:	f021 41ff 	bic.w	r1, r1, #2139095040	; 0x7f800000
 8012cae:	ec53 2b10 	vmov	r2, r3, d0
 8012cb2:	f421 01e0 	bic.w	r1, r1, #7340032	; 0x700000
 8012cb6:	ea41 5304 	orr.w	r3, r1, r4, lsl #20
 8012cba:	ec43 2b10 	vmov	d0, r2, r3
 8012cbe:	e7d9      	b.n	8012c74 <scalbn+0x3c>
 8012cc0:	f114 0f35 	cmn.w	r4, #53	; 0x35
 8012cc4:	da19      	bge.n	8012cfa <scalbn+0xc2>
 8012cc6:	f24c 3350 	movw	r3, #50000	; 0xc350
 8012cca:	4298      	cmp	r0, r3
 8012ccc:	ee10 3a90 	vmov	r3, s1
 8012cd0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8012cd4:	dd09      	ble.n	8012cea <scalbn+0xb2>
 8012cd6:	ed9f 0b14 	vldr	d0, [pc, #80]	; 8012d28 <scalbn+0xf0>
 8012cda:	ed9f 6b15 	vldr	d6, [pc, #84]	; 8012d30 <scalbn+0xf8>
 8012cde:	eeb0 7b40 	vmov.f64	d7, d0
 8012ce2:	2b00      	cmp	r3, #0
 8012ce4:	fe00 0b06 	vseleq.f64	d0, d0, d6
 8012ce8:	e7bb      	b.n	8012c62 <scalbn+0x2a>
 8012cea:	ed9f 0b0d 	vldr	d0, [pc, #52]	; 8012d20 <scalbn+0xe8>
 8012cee:	ed9f 6b12 	vldr	d6, [pc, #72]	; 8012d38 <scalbn+0x100>
 8012cf2:	eeb0 7b40 	vmov.f64	d7, d0
 8012cf6:	2b00      	cmp	r3, #0
 8012cf8:	e7f4      	b.n	8012ce4 <scalbn+0xac>
 8012cfa:	f021 41ff 	bic.w	r1, r1, #2139095040	; 0x7f800000
 8012cfe:	ec53 2b10 	vmov	r2, r3, d0
 8012d02:	3436      	adds	r4, #54	; 0x36
 8012d04:	f421 01e0 	bic.w	r1, r1, #7340032	; 0x700000
 8012d08:	ea41 5304 	orr.w	r3, r1, r4, lsl #20
 8012d0c:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 8012d40 <scalbn+0x108>
 8012d10:	ec43 2b10 	vmov	d0, r2, r3
 8012d14:	e7a5      	b.n	8012c62 <scalbn+0x2a>
 8012d16:	bf00      	nop
 8012d18:	00000000 	.word	0x00000000
 8012d1c:	43500000 	.word	0x43500000
 8012d20:	c2f8f359 	.word	0xc2f8f359
 8012d24:	01a56e1f 	.word	0x01a56e1f
 8012d28:	8800759c 	.word	0x8800759c
 8012d2c:	7e37e43c 	.word	0x7e37e43c
 8012d30:	8800759c 	.word	0x8800759c
 8012d34:	fe37e43c 	.word	0xfe37e43c
 8012d38:	c2f8f359 	.word	0xc2f8f359
 8012d3c:	81a56e1f 	.word	0x81a56e1f
 8012d40:	00000000 	.word	0x00000000
 8012d44:	3c900000 	.word	0x3c900000
 8012d48:	ffff3cb0 	.word	0xffff3cb0

08012d4c <_init>:
 8012d4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012d4e:	bf00      	nop
 8012d50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012d52:	bc08      	pop	{r3}
 8012d54:	469e      	mov	lr, r3
 8012d56:	4770      	bx	lr

08012d58 <_fini>:
 8012d58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012d5a:	bf00      	nop
 8012d5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012d5e:	bc08      	pop	{r3}
 8012d60:	469e      	mov	lr, r3
 8012d62:	4770      	bx	lr
