
*** Running vivado
    with args -log top_tlu_v1e.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_tlu_v1e.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top_tlu_v1e.tcl -notrace
Command: synth_design -top top_tlu_v1e -part xc7a35tcsg324-1 -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31969 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1176.309 ; gain = 160.082 ; free physical = 685 ; free virtual = 14846
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_tlu_v1e' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/top_enclustra_tlu_v1e.vhd:90]
	Parameter FW_VERSION bound to: 32'b10101011110011100000000000000001 
	Parameter g_NUM_DUTS bound to: 4 - type: integer 
	Parameter g_NUM_TRIG_INPUTS bound to: 6 - type: integer 
	Parameter g_NUM_EDGE_INPUTS bound to: 6 - type: integer 
	Parameter g_NUM_EXT_SLAVES bound to: 8 - type: integer 
	Parameter g_EVENT_DATA_WIDTH bound to: 64 - type: integer 
	Parameter g_IPBUS_WIDTH bound to: 32 - type: integer 
	Parameter g_SPILL_COUNTER_WIDTH bound to: 12 - type: integer 
	Parameter g_BUILD_SIMULATED_MAC bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'enclustra_ax3_pm3_infra' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/enclustra_ax3_pm3_infra.vhd:38]
INFO: [Synth 8-638] synthesizing module 'clocks_7s_extphy_Se' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/clocks/clocks_7s_extphy_se.vhd:36]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ibufgds0' to cell 'IBUFG' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/clocks/clocks_7s_extphy_se.vhd:46]
INFO: [Synth 8-113] binding component instance 'bufg125' to cell 'BUFG' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/clocks/clocks_7s_extphy_se.vhd:51]
INFO: [Synth 8-113] binding component instance 'bufg125_90' to cell 'BUFG' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/clocks/clocks_7s_extphy_se.vhd:58]
INFO: [Synth 8-113] binding component instance 'bufgipb' to cell 'BUFG' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/clocks/clocks_7s_extphy_se.vhd:63]
INFO: [Synth 8-113] binding component instance 'bufg200' to cell 'BUFG' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/clocks/clocks_7s_extphy_se.vhd:70]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 20.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 20.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 1.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm' to cell 'MMCME2_BASE' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/clocks/clocks_7s_extphy_se.vhd:75]
INFO: [Synth 8-638] synthesizing module 'ipbus_clock_div' [/users/phpgb/ipbus-firmware/components/ipbus_util/firmware/hdl/ipbus_clock_div.vhd:24]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-113] binding component instance 'reset_gen' to cell 'SRL16' [/users/phpgb/ipbus-firmware/components/ipbus_util/firmware/hdl/ipbus_clock_div.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'ipbus_clock_div' (1#1) [/users/phpgb/ipbus-firmware/components/ipbus_util/firmware/hdl/ipbus_clock_div.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'clocks_7s_extphy_Se' (2#1) [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/clocks/clocks_7s_extphy_se.vhd:36]
INFO: [Synth 8-638] synthesizing module 'led_stretcher' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/led_stretcher.vhd:25]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'led_stretcher' (3#1) [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/led_stretcher.vhd:25]
INFO: [Synth 8-638] synthesizing module 'eth_7s_rgmii' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/eth_7s_rgmii.vhd:42]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'idelayctrl0' to cell 'IDELAYCTRL' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/eth_7s_rgmii.vhd:111]
INFO: [Synth 8-3491] module 'temac_gbe_v9_rgmii' declared at '/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/work/TLU_v1e.runs/synth_1/.Xil/Vivado-31962-fortis.phy.bris.ac.uk/realtime/temac_gbe_v9_rgmii_stub.v:6' bound to instance 'emac0' of component 'temac_gbe_v9_rgmii' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/eth_7s_rgmii.vhd:118]
INFO: [Synth 8-638] synthesizing module 'temac_gbe_v9_rgmii' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/work/TLU_v1e.runs/synth_1/.Xil/Vivado-31962-fortis.phy.bris.ac.uk/realtime/temac_gbe_v9_rgmii_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'temac_gbe_v9_rgmii' (4#1) [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/work/TLU_v1e.runs/synth_1/.Xil/Vivado-31962-fortis.phy.bris.ac.uk/realtime/temac_gbe_v9_rgmii_stub.v:6]
INFO: [Synth 8-3491] module 'mac_fifo_axi4' declared at '/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/work/TLU_v1e.runs/synth_1/.Xil/Vivado-31962-fortis.phy.bris.ac.uk/realtime/mac_fifo_axi4_stub.v:6' bound to instance 'fifo' of component 'mac_fifo_axi4' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/eth_7s_rgmii.vhd:164]
INFO: [Synth 8-638] synthesizing module 'mac_fifo_axi4' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/work/TLU_v1e.runs/synth_1/.Xil/Vivado-31962-fortis.phy.bris.ac.uk/realtime/mac_fifo_axi4_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mac_fifo_axi4' (5#1) [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/work/TLU_v1e.runs/synth_1/.Xil/Vivado-31962-fortis.phy.bris.ac.uk/realtime/mac_fifo_axi4_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'eth_7s_rgmii' (6#1) [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/eth_7s_rgmii.vhd:42]
INFO: [Synth 8-638] synthesizing module 'ipbus_ctrl' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_ctrl.vhd:64]
	Parameter MAC_CFG bound to: 1'b0 
	Parameter IP_CFG bound to: 1'b0 
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter INTERNALWIDTH bound to: 1 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
	Parameter IPBUSPORT bound to: 16'b1100001101010001 
	Parameter SECONDARYPORT bound to: 1'b0 
	Parameter N_OOB bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'oob_in' ignored [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_ctrl.vhd:58]
WARNING: [Synth 8-506] null port 'oob_out' ignored [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_ctrl.vhd:59]
INFO: [Synth 8-638] synthesizing module 'UDP_if' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_if_flat.vhd:64]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter INTERNALWIDTH bound to: 1 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
	Parameter IPBUSPORT bound to: 16'b1100001101010001 
	Parameter SECONDARYPORT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'udp_ipaddr_block' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_ipaddr_block.vhd:28]
INFO: [Synth 8-4471] merging register 'IP_addr_rx_reg[31:0]' into 'IP_addr_rx_int_reg[31:0]' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_ipaddr_block.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'udp_ipaddr_block' (7#1) [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_ipaddr_block.vhd:28]
INFO: [Synth 8-638] synthesizing module 'udp_rarp_block' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rarp_block.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'udp_rarp_block' (8#1) [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rarp_block.vhd:24]
INFO: [Synth 8-638] synthesizing module 'udp_build_arp' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:28]
INFO: [Synth 8-4471] merging register 'arp_we_sig_reg' into 'arp_we_i_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:37]
INFO: [Synth 8-4471] merging register 'load_buf_reg' into 'load_buf_int_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:176]
INFO: [Synth 8-4471] merging register 'buf_to_load_reg[47:0]' into 'buf_to_load_int_reg[47:0]' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:181]
INFO: [Synth 8-4471] merging register 'send_buf_reg' into 'send_buf_int_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:186]
INFO: [Synth 8-4471] merging register 'address_reg[5:0]' into 'addr_int_reg[5:0]' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'udp_build_arp' (9#1) [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:28]
INFO: [Synth 8-638] synthesizing module 'udp_build_payload' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:33]
INFO: [Synth 8-4471] merging register 'send_pending_reg' into 'send_pending_i_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:84]
INFO: [Synth 8-4471] merging register 'payload_we_sig_reg' into 'payload_we_i_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:43]
INFO: [Synth 8-4471] merging register 'load_buf_reg' into 'load_buf_int_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:266]
INFO: [Synth 8-4471] merging register 'buf_to_load_reg[15:0]' into 'buf_to_load_int_reg[15:0]' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:271]
INFO: [Synth 8-4471] merging register 'send_buf_reg' into 'send_buf_int_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:276]
INFO: [Synth 8-4471] merging register 'do_sum_payload_reg' into 'do_sum_int_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:360]
INFO: [Synth 8-4471] merging register 'clr_sum_payload_reg' into 'clr_sum_int_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:365]
INFO: [Synth 8-4471] merging register 'int_data_payload_reg[7:0]' into 'int_data_int_reg[7:0]' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:370]
INFO: [Synth 8-4471] merging register 'int_valid_payload_reg' into 'int_valid_int_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:375]
INFO: [Synth 8-4471] merging register 'cksum_reg' into 'cksum_int_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:380]
INFO: [Synth 8-4471] merging register 'next_addr_reg[12:0]' into 'next_addr_int_reg[12:0]' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:406]
INFO: [Synth 8-4471] merging register 'address_reg[12:0]' into 'addr_int_reg[12:0]' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:124]
INFO: [Synth 8-4471] merging register 'low_addr_reg' into 'low_addr_i_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:121]
INFO: [Synth 8-4471] merging register 'byteswap_reg' into 'byteswap_int_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:471]
INFO: [Synth 8-4471] merging register 'ipbus_in_hdr_reg[31:0]' into 'ipbus_hdr_int_reg[31:0]' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:513]
INFO: [Synth 8-256] done synthesizing module 'udp_build_payload' (10#1) [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:33]
INFO: [Synth 8-638] synthesizing module 'udp_build_ping' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:31]
INFO: [Synth 8-4471] merging register 'ping_end_addr_reg[12:0]' into 'end_addr_i_reg[12:0]' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:75]
INFO: [Synth 8-4471] merging register 'ping_send_reg' into 'send_i_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:80]
INFO: [Synth 8-4471] merging register 'send_pending_reg' into 'send_pending_i_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:85]
INFO: [Synth 8-4471] merging register 'load_buf_reg' into 'load_buf_int_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:224]
INFO: [Synth 8-4471] merging register 'buf_to_load_reg[15:0]' into 'buf_to_load_int_reg[15:0]' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:229]
INFO: [Synth 8-4471] merging register 'send_buf_reg' into 'send_buf_int_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:234]
INFO: [Synth 8-4471] merging register 'do_sum_ping_reg' into 'do_sum_int_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:283]
INFO: [Synth 8-4471] merging register 'address_reg[12:0]' into 'addr_int_reg[12:0]' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:41]
INFO: [Synth 8-4471] merging register 'low_addr_reg' into 'low_addr_i_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'udp_build_ping' (11#1) [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:31]
INFO: [Synth 8-638] synthesizing module 'udp_build_resend' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_resend.vhd:23]
INFO: [Synth 8-4471] merging register 'resend_pkt_id_reg[15:0]' into 'resend_pkt_id_int_reg[15:0]' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_resend.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'udp_build_resend' (12#1) [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_resend.vhd:23]
INFO: [Synth 8-638] synthesizing module 'udp_build_status' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_status.vhd:28]
INFO: [Synth 8-4471] merging register 'address_reg[6:0]' into 'addr_int_reg[6:0]' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_status.vhd:36]
INFO: [Synth 8-4471] merging register 'load_buf_reg' into 'load_buf_int_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_status.vhd:219]
INFO: [Synth 8-4471] merging register 'send_buf_reg' into 'send_buf_int_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_status.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'udp_build_status' (13#1) [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_status.vhd:28]
INFO: [Synth 8-638] synthesizing module 'udp_status_buffer' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_status_buffer.vhd:49]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
INFO: [Synth 8-4471] merging register 'next_pkt_id_reg[15:0]' into 'next_pkt_id_int_reg[15:0]' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_status_buffer.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'udp_status_buffer' (14#1) [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_status_buffer.vhd:49]
INFO: [Synth 8-638] synthesizing module 'udp_byte_sum' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_byte_sum.vhd:25]
INFO: [Synth 8-4471] merging register 'carry_bit_reg' into 'carry_bit_int_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_byte_sum.vhd:88]
INFO: [Synth 8-4471] merging register 'hi_byte_reg[8:0]' into 'hi_byte_int_reg[8:0]' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_byte_sum.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'udp_byte_sum' (15#1) [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_byte_sum.vhd:25]
INFO: [Synth 8-638] synthesizing module 'udp_do_rx_reset' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_do_rx_reset.vhd:19]
INFO: [Synth 8-4471] merging register 'rx_reset_sig_reg' into 'reset_latch_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_do_rx_reset.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'udp_do_rx_reset' (16#1) [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_do_rx_reset.vhd:19]
INFO: [Synth 8-638] synthesizing module 'udp_packet_parser' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:35]
	Parameter IPBUSPORT bound to: 16'b1100001101010001 
	Parameter SECONDARYPORT bound to: 1'b0 
INFO: [Synth 8-4471] merging register 'pkt_drop_arp_sig_reg' into 'pkt_drop_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:45]
INFO: [Synth 8-4471] merging register 'pkt_drop_rarp_sig_reg' into 'pkt_drop_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:46]
INFO: [Synth 8-4471] merging register 'pkt_drop_ip_sig_reg' into 'pkt_drop_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:172]
INFO: [Synth 8-4471] merging register 'pkt_drop_ping_sig_reg' into 'pkt_drop_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:47]
INFO: [Synth 8-4471] merging register 'pkt_drop_ipbus_sig_reg' into 'pkt_drop_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:48]
INFO: [Synth 8-4471] merging register 'ipbus_status_mask_reg' into 'last_mask_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:286]
INFO: [Synth 8-4471] merging register 'pkt_drop_reliable_sig_reg' into 'pkt_drop_reliable_i_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:50]
INFO: [Synth 8-4471] merging register 'pkt_reliable_drop_sig_reg' into 'pkt_drop_reliable_i_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:50]
INFO: [Synth 8-4471] merging register 'pkt_drop_status_reg' into 'pkt_drop_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:405]
INFO: [Synth 8-4471] merging register 'pkt_drop_resend_reg' into 'pkt_drop_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:438]
INFO: [Synth 8-4471] merging register 'pkt_broadcast_reg' into 'broadcast_int_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:460]
INFO: [Synth 8-256] done synthesizing module 'udp_packet_parser' (17#1) [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:35]
INFO: [Synth 8-638] synthesizing module 'udp_rxram_mux' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_mux.vhd:54]
INFO: [Synth 8-4471] merging register 'ram_ready_reg' into 'ram_ready_int_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_mux.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'udp_rxram_mux' (18#1) [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_mux.vhd:54]
INFO: [Synth 8-638] synthesizing module 'udp_DualPortRAM' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_dualportram.vhd:22]
	Parameter BUFWIDTH bound to: 1 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_DualPortRAM' (19#1) [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_dualportram.vhd:22]
INFO: [Synth 8-638] synthesizing module 'udp_buffer_selector' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:32]
	Parameter BUFWIDTH bound to: 1 - type: integer 
INFO: [Synth 8-4471] merging register 'free_reg[1:0]' into 'free_i_reg[1:0]' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:62]
INFO: [Synth 8-4471] merging register 'clean_reg[1:0]' into 'clean_i_reg[1:0]' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:43]
INFO: [Synth 8-4471] merging register 'send_pending_reg[1:0]' into 'send_pending_i_reg[1:0]' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:108]
INFO: [Synth 8-4471] merging register 'busy_sig_reg' into 'busy_i_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:42]
INFO: [Synth 8-4471] merging register 'sending_reg' into 'sending_i_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:145]
INFO: [Synth 8-4471] merging register 'write_sig_reg[0:0]' into 'write_i_reg[0:0]' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:40]
INFO: [Synth 8-4471] merging register 'send_sig_reg[0:0]' into 'send_i_reg[0:0]' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'udp_buffer_selector' (20#1) [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:32]
INFO: [Synth 8-638] synthesizing module 'udp_rxram_shim' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_shim.vhd:30]
	Parameter BUFWIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_rxram_shim' (21#1) [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_shim.vhd:30]
INFO: [Synth 8-638] synthesizing module 'udp_DualPortRAM_rx' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_dualportram_rx.vhd:22]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
INFO: [Synth 8-226] default block is never used [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_dualportram_rx.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'udp_DualPortRAM_rx' (22#1) [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_dualportram_rx.vhd:22]
INFO: [Synth 8-638] synthesizing module 'udp_buffer_selector__parameterized0' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:32]
	Parameter BUFWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-4471] merging register 'free_reg[15:0]' into 'free_i_reg[15:0]' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:62]
INFO: [Synth 8-4471] merging register 'clean_reg[15:0]' into 'clean_i_reg[15:0]' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:43]
INFO: [Synth 8-4471] merging register 'send_pending_reg[15:0]' into 'send_pending_i_reg[15:0]' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:108]
INFO: [Synth 8-4471] merging register 'busy_sig_reg' into 'busy_i_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:42]
INFO: [Synth 8-4471] merging register 'sending_reg' into 'sending_i_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:145]
INFO: [Synth 8-4471] merging register 'write_sig_reg[3:0]' into 'write_i_reg[3:0]' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:40]
INFO: [Synth 8-4471] merging register 'send_sig_reg[3:0]' into 'send_i_reg[3:0]' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'udp_buffer_selector__parameterized0' (22#1) [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:32]
INFO: [Synth 8-638] synthesizing module 'udp_DualPortRAM_tx' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_dualportram_tx.vhd:22]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
INFO: [Synth 8-226] default block is never used [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_dualportram_tx.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'udp_DualPortRAM_tx' (23#1) [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_dualportram_tx.vhd:22]
INFO: [Synth 8-638] synthesizing module 'udp_buffer_selector__parameterized1' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:32]
	Parameter BUFWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-4471] merging register 'free_reg[15:0]' into 'free_i_reg[15:0]' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:62]
INFO: [Synth 8-4471] merging register 'clean_reg[15:0]' into 'clean_i_reg[15:0]' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:43]
INFO: [Synth 8-4471] merging register 'send_pending_reg[15:0]' into 'send_pending_i_reg[15:0]' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:108]
INFO: [Synth 8-4471] merging register 'busy_sig_reg' into 'busy_i_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:42]
INFO: [Synth 8-4471] merging register 'sending_reg' into 'sending_i_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:145]
INFO: [Synth 8-4471] merging register 'write_sig_reg[3:0]' into 'write_i_reg[3:0]' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:40]
INFO: [Synth 8-4471] merging register 'send_sig_reg[3:0]' into 'send_i_reg[3:0]' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'udp_buffer_selector__parameterized1' (23#1) [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:32]
INFO: [Synth 8-638] synthesizing module 'udp_rxtransactor_if' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxtransactor_if_simple.vhd:23]
INFO: [Synth 8-4471] merging register 'ram_ok_reg' into 'ram_ok_i_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxtransactor_if_simple.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'udp_rxtransactor_if' (24#1) [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxtransactor_if_simple.vhd:23]
INFO: [Synth 8-638] synthesizing module 'udp_tx_mux' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:45]
INFO: [Synth 8-4471] merging register 'rxram_busy_sig_reg' into 'rxram_busy_int_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:64]
INFO: [Synth 8-4471] merging register 'rxram_end_addr_sig_reg[12:0]' into 'rxram_end_addr_int_reg[12:0]' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:98]
INFO: [Synth 8-4471] merging register 'udpram_busy_sig_reg' into 'udpram_busy_int_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:65]
INFO: [Synth 8-4471] merging register 'udp_short_sig_reg' into 'short_int_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:71]
INFO: [Synth 8-4471] merging register 'send_special_reg' into 'send_special_int_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:207]
INFO: [Synth 8-4471] merging register 'special_reg[7:0]' into 'special_int_reg[7:0]' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:212]
INFO: [Synth 8-4471] merging register 'last_udpram_active_reg' into 'last_udpram_active_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:235]
INFO: [Synth 8-4471] merging register 'udp_counting_reg' into 'counting_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:240]
INFO: [Synth 8-4471] merging register 'udp_counter_reg[4:0]' into 'counter_reg[4:0]' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:245]
INFO: [Synth 8-4471] merging register 'cksum_reg' into 'cksum_int_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:314]
INFO: [Synth 8-4471] merging register 'clr_sum_reg' into 'clr_sum_int_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:319]
INFO: [Synth 8-4471] merging register 'do_sum_reg' into 'do_sum_int_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:324]
INFO: [Synth 8-4471] merging register 'int_valid_reg' into 'int_valid_int_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:329]
INFO: [Synth 8-4471] merging register 'udpram_end_addr_sig_reg[12:0]' into 'udpram_end_addr_int_reg[12:0]' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:403]
INFO: [Synth 8-4471] merging register 'int_data_reg[7:0]' into 'int_data_int_reg[7:0]' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:408]
INFO: [Synth 8-4471] merging register 'ip_len_reg[15:0]' into 'ip_len_int_reg[15:0]' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:167]
INFO: [Synth 8-4471] merging register 'ip_cksum_reg[15:0]' into 'ip_cksum_int_reg[15:0]' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:172]
INFO: [Synth 8-4471] merging register 'udp_len_reg[15:0]' into 'udp_len_int_reg[15:0]' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:197]
INFO: [Synth 8-4471] merging register 'addr_sig_reg[12:0]' into 'addr_int_reg[12:0]' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:135]
INFO: [Synth 8-4471] merging register 'byteswapping_reg' into 'byteswapping_int_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:460]
INFO: [Synth 8-4471] merging register 'mac_tx_data_sig_reg[7:0]' into 'mac_tx_data_int_reg[7:0]' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:67]
INFO: [Synth 8-4471] merging register 'ipbus_out_hdr_reg[31:0]' into 'ipbus_hdr_int_reg[31:0]' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:546]
INFO: [Synth 8-4471] merging register 'byteswap_sig_reg' into 'byteswap_int_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:450]
INFO: [Synth 8-4471] merging register 'next_state_reg[2:0]' into 'state_reg[2:0]' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:580]
INFO: [Synth 8-4471] merging register 'rxram_active_reg' into 'rxram_active_int_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:88]
INFO: [Synth 8-4471] merging register 'udpram_active_reg' into 'udpram_active_int_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:114]
INFO: [Synth 8-4471] merging register 'counting_reg' into 'counting_int_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:439]
INFO: [Synth 8-4471] merging register 'prefetch_reg' into 'prefetch_int_reg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:493]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'udp_tx_mux' (25#1) [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:45]
INFO: [Synth 8-638] synthesizing module 'udp_txtransactor_if' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_txtransactor_if_simple.vhd:35]
	Parameter BUFWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_txtransactor_if' (26#1) [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_txtransactor_if_simple.vhd:35]
INFO: [Synth 8-638] synthesizing module 'udp_clock_crossing_if' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:43]
	Parameter BUFWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:46]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:46]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:46]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:46]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:47]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:47]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:47]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:47]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:48]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:49]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'udp_clock_crossing_if' (27#1) [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'UDP_if' (28#1) [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_if_flat.vhd:64]
INFO: [Synth 8-638] synthesizing module 'transactor' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor.vhd:34]
INFO: [Synth 8-638] synthesizing module 'transactor_if' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_if.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'transactor_if' (29#1) [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_if.vhd:31]
INFO: [Synth 8-638] synthesizing module 'transactor_sm' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_sm.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'transactor_sm' (30#1) [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_sm.vhd:39]
INFO: [Synth 8-638] synthesizing module 'transactor_cfg' [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_cfg.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'transactor_cfg' (31#1) [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_cfg.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'transactor' (32#1) [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'ipbus_ctrl' (33#1) [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_ctrl.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'enclustra_ax3_pm3_infra' (34#1) [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/enclustra_ax3_pm3_infra.vhd:38]
INFO: [Synth 8-638] synthesizing module 'ipbus_ctrlreg_v' [/users/phpgb/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_ctrlreg_v.vhd:36]
	Parameter N_CTRL bound to: 1 - type: integer 
	Parameter N_STAT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ipbus_ctrlreg_v' (35#1) [/users/phpgb/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_ctrlreg_v.vhd:36]
INFO: [Synth 8-638] synthesizing module 'ipbus_fabric_sel' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/ipbus_fabric_sel.vhd:29]
	Parameter NSLV bound to: 10 - type: integer 
	Parameter STROBE_GAP bound to: 0 - type: bool 
	Parameter SEL_WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-5858] RAM ipb_to_slaves_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'ipbus_fabric_sel' (36#1) [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/ipbus_fabric_sel.vhd:29]
INFO: [Synth 8-3491] module 'i2c_master' declared at '/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/i2c/i2c_master_rtl.vhd:46' bound to instance 'I3' of component 'i2c_master' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/top_enclustra_tlu_v1e.vhd:475]
INFO: [Synth 8-638] synthesizing module 'i2c_master' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/i2c/i2c_master_rtl.vhd:63]
INFO: [Synth 8-638] synthesizing module 'i2c_master_top' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/i2c/i2c_master_top.vhd:111]
	Parameter ARST_LVL bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/i2c/i2c_master_top.vhd:258]
INFO: [Synth 8-3491] module 'i2c_master_byte_ctrl' declared at '/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/i2c/i2c_master_byte_ctrl.vhd:80' bound to instance 'byte_controller' of component 'i2c_master_byte_ctrl' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/i2c/i2c_master_top.vhd:283]
INFO: [Synth 8-638] synthesizing module 'i2c_master_byte_ctrl' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/i2c/i2c_master_byte_ctrl.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'i2c_master_byte_ctrl' (37#1) [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/i2c/i2c_master_byte_ctrl.vhd:106]
INFO: [Synth 8-3491] module 'i2c_master_bit_ctrl' declared at '/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/i2c/i2c_master_bit_ctrl.vhd:122' bound to instance 'bit_controller' of component 'i2c_master_bit_ctrl' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/i2c/i2c_master_top.vhd:303]
INFO: [Synth 8-638] synthesizing module 'i2c_master_bit_ctrl' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/i2c/i2c_master_bit_ctrl.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'i2c_master_bit_ctrl' (38#1) [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/i2c/i2c_master_bit_ctrl.vhd:146]
INFO: [Synth 8-3491] module 'i2c_master_registers' declared at '/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/i2c/i2c_master_registers.vhd:81' bound to instance 'registers' of component 'i2c_master_registers' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/i2c/i2c_master_top.vhd:322]
INFO: [Synth 8-638] synthesizing module 'i2c_master_registers' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/i2c/i2c_master_registers.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'i2c_master_registers' (39#1) [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/i2c/i2c_master_registers.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'i2c_master_top' (40#1) [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/i2c/i2c_master_top.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'i2c_master' (41#1) [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/i2c/i2c_master_rtl.vhd:63]
	Parameter g_USE_EXTERNAL_CLK bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'logic_clocks' declared at '/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/logic_clocks_rtl.vhd:60' bound to instance 'I4' of component 'logic_clocks' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/top_enclustra_tlu_v1e.vhd:488]
INFO: [Synth 8-638] synthesizing module 'logic_clocks' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/logic_clocks_rtl.vhd:84]
	Parameter g_USE_EXTERNAL_CLK bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/logic_clocks_rtl.vhd:110]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/logic_clocks_rtl.vhd:110]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/logic_clocks_rtl.vhd:110]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/logic_clocks_rtl.vhd:110]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 16 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN_PERIOD bound to: 25.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLK_FEEDBACK bound to: CLKFBOUT - type: string 
	Parameter COMPENSATION bound to: SYSTEM_SYNCHRONOUS - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER bound to: 0.010000 - type: float 
	Parameter RESET_ON_LOSS_OF_LOCK bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'pll_base_inst' to cell 'PLL_BASE' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/logic_clocks_rtl.vhd:197]
INFO: [Synth 8-113] binding component instance 'BUFG_inst' to cell 'BUFG' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/logic_clocks_rtl.vhd:253]
INFO: [Synth 8-113] binding component instance 'clk160_o_buf' to cell 'BUFG' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/logic_clocks_rtl.vhd:327]
WARNING: [Synth 8-3848] Net s_locked_bufpll in module/entity logic_clocks does not have driver. [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/logic_clocks_rtl.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'logic_clocks' (42#1) [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/logic_clocks_rtl.vhd:84]
	Parameter g_NUM_INPUTS bound to: 6 - type: integer 
	Parameter g_IPBUS_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'triggerInputs_newTLU' declared at '/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerInputs_newTLU_rtl.vhd:83' bound to instance 'I5' of component 'triggerInputs_newTLU' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/top_enclustra_tlu_v1e.vhd:509]
INFO: [Synth 8-638] synthesizing module 'triggerInputs_newTLU' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerInputs_newTLU_rtl.vhd:116]
	Parameter g_NUM_INPUTS bound to: 6 - type: integer 
	Parameter g_IPBUS_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ipbus_ctrlreg_v__parameterized0' [/users/phpgb/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_ctrlreg_v.vhd:36]
	Parameter N_CTRL bound to: 1 - type: integer 
	Parameter N_STAT bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ipbus_ctrlreg_v__parameterized0' (42#1) [/users/phpgb/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_ctrlreg_v.vhd:36]
INFO: [Synth 8-638] synthesizing module 'synchronizeRegisters' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/synchronizeRegisters_rtl.vhd:57]
	Parameter g_NUM_REGISTERS bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'synchronizeRegisters' (43#1) [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/synchronizeRegisters_rtl.vhd:57]
INFO: [Synth 8-638] synthesizing module 'synchronizeRegisters__parameterized0' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/synchronizeRegisters_rtl.vhd:57]
	Parameter g_NUM_REGISTERS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'synchronizeRegisters__parameterized0' (43#1) [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/synchronizeRegisters_rtl.vhd:57]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'idelaytriggers0' to cell 'IDELAYCTRL' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerInputs_newTLU_rtl.vhd:194]
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_DIFF_OUT_inst' to cell 'IBUFDS_DIFF_OUT' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerInputs_newTLU_rtl.vhd:204]
INFO: [Synth 8-638] synthesizing module 'dualSERDES_1to4' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/dualSERDES_1to4_rtl.vhd:65]
INFO: [Synth 8-638] synthesizing module 'IODELAYCal_FSM' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/IODELAYCal_FSM_rtl.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'IODELAYCal_FSM' (44#1) [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/IODELAYCal_FSM_rtl.vhd:42]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'IDELAY2_Prompt' to cell 'IDELAYE2' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/dualSERDES_1to4_rtl.vhd:143]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'IDELAY2_Delayed' to cell 'IDELAYE2' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/dualSERDES_1to4_rtl.vhd:223]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: BOTH - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ISERDESE2_Prompt' to cell 'ISERDESE2' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/dualSERDES_1to4_rtl.vhd:313]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: BOTH - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ISERDESE2_Delayed' to cell 'ISERDESE2' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/dualSERDES_1to4_rtl.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'dualSERDES_1to4' (45#1) [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/dualSERDES_1to4_rtl.vhd:65]
INFO: [Synth 8-638] synthesizing module 'arrivalTimeLUT' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/arrivalTimeLUT_rtl.vhd:60]
	Parameter g_NUM_FINE_BITS bound to: 3 - type: integer 
	Parameter g_NUM_COARSE_BITS bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'counterWithReset' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/counterWithReset_rtl.vhd:49]
	Parameter g_COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter g_OUTPUT_REGISTERS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counterWithReset' (46#1) [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/counterWithReset_rtl.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'arrivalTimeLUT' (47#1) [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/arrivalTimeLUT_rtl.vhd:60]
INFO: [Synth 8-638] synthesizing module 'counterWithReset__parameterized0' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/counterWithReset_rtl.vhd:49]
	Parameter g_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter g_OUTPUT_REGISTERS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counterWithReset__parameterized0' (47#1) [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/counterWithReset_rtl.vhd:49]
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_DIFF_OUT_inst' to cell 'IBUFDS_DIFF_OUT' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerInputs_newTLU_rtl.vhd:204]
INFO: [Synth 8-638] synthesizing module 'counterWithReset__parameterized1' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/counterWithReset_rtl.vhd:49]
	Parameter g_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter g_OUTPUT_REGISTERS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counterWithReset__parameterized1' (47#1) [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/counterWithReset_rtl.vhd:49]
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_DIFF_OUT_inst' to cell 'IBUFDS_DIFF_OUT' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerInputs_newTLU_rtl.vhd:204]
INFO: [Synth 8-638] synthesizing module 'counterWithReset__parameterized2' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/counterWithReset_rtl.vhd:49]
	Parameter g_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter g_OUTPUT_REGISTERS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counterWithReset__parameterized2' (47#1) [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/counterWithReset_rtl.vhd:49]
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_DIFF_OUT_inst' to cell 'IBUFDS_DIFF_OUT' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerInputs_newTLU_rtl.vhd:204]
INFO: [Synth 8-638] synthesizing module 'counterWithReset__parameterized3' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/counterWithReset_rtl.vhd:49]
	Parameter g_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter g_OUTPUT_REGISTERS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counterWithReset__parameterized3' (47#1) [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/counterWithReset_rtl.vhd:49]
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_DIFF_OUT_inst' to cell 'IBUFDS_DIFF_OUT' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerInputs_newTLU_rtl.vhd:204]
INFO: [Synth 8-638] synthesizing module 'counterWithReset__parameterized4' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/counterWithReset_rtl.vhd:49]
	Parameter g_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter g_OUTPUT_REGISTERS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counterWithReset__parameterized4' (47#1) [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/counterWithReset_rtl.vhd:49]
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_DIFF_OUT_inst' to cell 'IBUFDS_DIFF_OUT' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerInputs_newTLU_rtl.vhd:204]
INFO: [Synth 8-638] synthesizing module 'counterWithReset__parameterized5' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/counterWithReset_rtl.vhd:49]
	Parameter g_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter g_OUTPUT_REGISTERS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counterWithReset__parameterized5' (47#1) [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/counterWithReset_rtl.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'triggerInputs_newTLU' (48#1) [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerInputs_newTLU_rtl.vhd:116]
	Parameter g_EVENT_DATA_WIDTH bound to: 64 - type: integer 
	Parameter g_IPBUS_WIDTH bound to: 32 - type: integer 
	Parameter g_COUNTER_TRIG_WIDTH bound to: 32 - type: integer 
	Parameter g_COUNTER_WIDTH bound to: 12 - type: integer 
	Parameter g_EVTTYPE_WIDTH bound to: 4 - type: integer 
	Parameter g_NUM_EDGE_INPUTS bound to: 6 - type: integer 
	Parameter g_NUM_TRIG_INPUTS bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'eventFormatter' declared at '/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/eventFormatter_rtl.vhd:61' bound to instance 'I6' of component 'eventFormatter' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/top_enclustra_tlu_v1e.vhd:537]
INFO: [Synth 8-638] synthesizing module 'eventFormatter' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/eventFormatter_rtl.vhd:104]
	Parameter g_EVENT_DATA_WIDTH bound to: 64 - type: integer 
	Parameter g_IPBUS_WIDTH bound to: 32 - type: integer 
	Parameter g_COUNTER_TRIG_WIDTH bound to: 32 - type: integer 
	Parameter g_COUNTER_WIDTH bound to: 12 - type: integer 
	Parameter g_EVTTYPE_WIDTH bound to: 4 - type: integer 
	Parameter g_NUM_EDGE_INPUTS bound to: 6 - type: integer 
	Parameter g_NUM_TRIG_INPUTS bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'synchronizeRegisters__parameterized1' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/synchronizeRegisters_rtl.vhd:57]
	Parameter g_NUM_REGISTERS bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'synchronizeRegisters__parameterized1' (48#1) [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/synchronizeRegisters_rtl.vhd:57]
INFO: [Synth 8-638] synthesizing module 'pulseClockDomainCrossing' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/pulseClockDomainCrossing_rtl.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'pulseClockDomainCrossing' (49#1) [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/pulseClockDomainCrossing_rtl.vhd:55]
INFO: [Synth 8-638] synthesizing module 'single_pulse' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/single_pulse_rtl.vhd:32]
	Parameter g_PRE_REGISTER bound to: 0 - type: bool 
	Parameter g_POST_REGISTER bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'single_pulse' (50#1) [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/single_pulse_rtl.vhd:32]
INFO: [Synth 8-638] synthesizing module 'counterWithReset__parameterized6' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/counterWithReset_rtl.vhd:49]
	Parameter g_COUNTER_WIDTH bound to: 48 - type: integer 
	Parameter g_OUTPUT_REGISTERS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counterWithReset__parameterized6' (50#1) [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/counterWithReset_rtl.vhd:49]
WARNING: [Synth 8-3936] Found unconnected internal register 's_enable_record_reg' and it is trimmed from '32' to '1' bits. [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/eventFormatter_rtl.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'eventFormatter' (51#1) [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/eventFormatter_rtl.vhd:104]
	Parameter g_EVENT_DATA_WIDTH bound to: 64 - type: integer 
	Parameter g_IPBUS_WIDTH bound to: 32 - type: integer 
	Parameter g_READ_COUNTER_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'eventBuffer' declared at '/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/eventBuffer_rtl.vhd:40' bound to instance 'I7' of component 'eventBuffer' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/top_enclustra_tlu_v1e.vhd:576]
INFO: [Synth 8-638] synthesizing module 'eventBuffer' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/eventBuffer_rtl.vhd:66]
	Parameter g_EVENT_DATA_WIDTH bound to: 64 - type: integer 
	Parameter g_IPBUS_WIDTH bound to: 32 - type: integer 
	Parameter g_READ_COUNTER_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'tlu_event_fifo' declared at '/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/work/TLU_v1e.runs/synth_1/.Xil/Vivado-31962-fortis.phy.bris.ac.uk/realtime/tlu_event_fifo_stub.v:6' bound to instance 'event_fifo' of component 'tlu_event_fifo' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/eventBuffer_rtl.vhd:148]
INFO: [Synth 8-638] synthesizing module 'tlu_event_fifo' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/work/TLU_v1e.runs/synth_1/.Xil/Vivado-31962-fortis.phy.bris.ac.uk/realtime/tlu_event_fifo_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'tlu_event_fifo' (52#1) [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/work/TLU_v1e.runs/synth_1/.Xil/Vivado-31962-fortis.phy.bris.ac.uk/realtime/tlu_event_fifo_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'eventBuffer' (53#1) [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/eventBuffer_rtl.vhd:66]
INFO: [Synth 8-3491] module 'T0_Shutter_Iface' declared at '/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/T0_Shutter_Iface_rtl.vhd:23' bound to instance 'I8' of component 'T0_Shutter_Iface' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/top_enclustra_tlu_v1e.vhd:598]
INFO: [Synth 8-638] synthesizing module 'T0_Shutter_Iface' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/T0_Shutter_Iface_rtl.vhd:39]
WARNING: [Synth 8-3848] Net ipbus_o[ipb_rdata] in module/entity T0_Shutter_Iface does not have driver. [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/T0_Shutter_Iface_rtl.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'T0_Shutter_Iface' (54#1) [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/T0_Shutter_Iface_rtl.vhd:39]
	Parameter g_NUM_DUTS bound to: 4 - type: integer 
	Parameter g_IPBUS_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'DUTInterfaces' declared at '/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:53' bound to instance 'I9' of component 'DUTInterfaces' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/top_enclustra_tlu_v1e.vhd:610]
INFO: [Synth 8-638] synthesizing module 'DUTInterfaces' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:96]
	Parameter g_NUM_DUTS bound to: 4 - type: integer 
	Parameter g_IPBUS_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ipbus_ctrlreg_v__parameterized1' [/users/phpgb/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_ctrlreg_v.vhd:36]
	Parameter N_CTRL bound to: 8 - type: integer 
	Parameter N_STAT bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ipbus_ctrlreg_v__parameterized1' (54#1) [/users/phpgb/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_ctrlreg_v.vhd:36]
INFO: [Synth 8-638] synthesizing module 'synchronizeRegisters__parameterized2' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/synchronizeRegisters_rtl.vhd:57]
	Parameter g_NUM_REGISTERS bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'synchronizeRegisters__parameterized2' (54#1) [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/synchronizeRegisters_rtl.vhd:57]
INFO: [Synth 8-638] synthesizing module 'synchronizeRegisters__parameterized3' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/synchronizeRegisters_rtl.vhd:57]
	Parameter g_NUM_REGISTERS bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'synchronizeRegisters__parameterized3' (54#1) [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/synchronizeRegisters_rtl.vhd:57]
INFO: [Synth 8-638] synthesizing module 'DUTInterface_AIDA' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterface_AIDA_rtl.vhd:59]
	Parameter g_IPBUS_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DUTInterface_AIDA' (55#1) [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterface_AIDA_rtl.vhd:59]
INFO: [Synth 8-638] synthesizing module 'DUTInterface_EUDET' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterface_EUDET_rtl.vhd:38]
	Parameter g_TRIGGER_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DUTInterface_EUDET' (56#1) [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterface_EUDET_rtl.vhd:38]
WARNING: [Synth 8-3848] Net busy_to_dut in module/entity DUTInterfaces does not have driver. [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:72]
WARNING: [Synth 8-3848] Net s_status_to_ipbus[7] in module/entity DUTInterfaces does not have driver. [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:122]
WARNING: [Synth 8-3848] Net s_status_to_ipbus[6] in module/entity DUTInterfaces does not have driver. [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'DUTInterfaces' (57#1) [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:96]
	Parameter g_NUM_INPUTS bound to: 6 - type: integer 
	Parameter g_IPBUS_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'triggerLogic' declared at '/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerLogic_rtl.vhd:50' bound to instance 'I10' of component 'triggerLogic' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/top_enclustra_tlu_v1e.vhd:641]
INFO: [Synth 8-638] synthesizing module 'triggerLogic' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerLogic_rtl.vhd:79]
	Parameter g_NUM_INPUTS bound to: 6 - type: integer 
	Parameter g_IPBUS_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ipbus_ctrlreg_v__parameterized2' [/users/phpgb/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_ctrlreg_v.vhd:36]
	Parameter N_CTRL bound to: 16 - type: integer 
	Parameter N_STAT bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ipbus_ctrlreg_v__parameterized2' (57#1) [/users/phpgb/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_ctrlreg_v.vhd:36]
INFO: [Synth 8-638] synthesizing module 'synchronizeRegisters__parameterized4' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/synchronizeRegisters_rtl.vhd:57]
	Parameter g_NUM_REGISTERS bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'synchronizeRegisters__parameterized4' (57#1) [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/synchronizeRegisters_rtl.vhd:57]
INFO: [Synth 8-638] synthesizing module 'synchronizeRegisters__parameterized5' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/synchronizeRegisters_rtl.vhd:57]
	Parameter g_NUM_REGISTERS bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'synchronizeRegisters__parameterized5' (57#1) [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/synchronizeRegisters_rtl.vhd:57]
INFO: [Synth 8-638] synthesizing module 'stretchPulse' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/stretchPulse_rtl.vhd:42]
	Parameter g_PARAM_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'stretchPulse' (58#1) [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/stretchPulse_rtl.vhd:42]
INFO: [Synth 8-638] synthesizing module 'coincidenceLogic' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/coincidenceLogic_rtl.vhd:49]
	Parameter g_nInputs bound to: 6 - type: integer 
	Parameter g_patternWidth bound to: 32 - type: integer 
	Parameter INIT bound to: 32'b11111111111111101111111111111110 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LUT_low' to cell 'CFGLUT5' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/coincidenceLogic_rtl.vhd:64]
	Parameter INIT bound to: 32'b11111111111111111111111111111111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LUT_high' to cell 'CFGLUT5' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/coincidenceLogic_rtl.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'coincidenceLogic' (59#1) [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/coincidenceLogic_rtl.vhd:49]
INFO: [Synth 8-3491] module 'internalTriggerGenerator' declared at '/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/work/TLU_v1e.runs/synth_1/.Xil/Vivado-31962-fortis.phy.bris.ac.uk/realtime/internalTriggerGenerator_stub.v:6' bound to instance 'c_internal_triggers' of component 'internalTriggerGenerator' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerLogic_rtl.vhd:317]
INFO: [Synth 8-638] synthesizing module 'internalTriggerGenerator' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/work/TLU_v1e.runs/synth_1/.Xil/Vivado-31962-fortis.phy.bris.ac.uk/realtime/internalTriggerGenerator_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'internalTriggerGenerator' (60#1) [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/work/TLU_v1e.runs/synth_1/.Xil/Vivado-31962-fortis.phy.bris.ac.uk/realtime/internalTriggerGenerator_stub.v:6]
WARNING: [Synth 8-3848] Net s_status_to_ipbus[15] in module/entity triggerLogic does not have driver. [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerLogic_rtl.vhd:115]
WARNING: [Synth 8-3848] Net s_status_to_ipbus[14] in module/entity triggerLogic does not have driver. [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerLogic_rtl.vhd:115]
WARNING: [Synth 8-3848] Net s_status_to_ipbus[13] in module/entity triggerLogic does not have driver. [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerLogic_rtl.vhd:115]
WARNING: [Synth 8-3848] Net s_status_to_ipbus[12] in module/entity triggerLogic does not have driver. [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerLogic_rtl.vhd:115]
WARNING: [Synth 8-3848] Net s_status_to_ipbus[3] in module/entity triggerLogic does not have driver. [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerLogic_rtl.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'triggerLogic' (61#1) [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerLogic_rtl.vhd:79]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFGDS_inst' to cell 'IBUFGDS' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/top_enclustra_tlu_v1e.vhd:720]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFG_inst' to cell 'IBUFG' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/top_enclustra_tlu_v1e.vhd:731]
WARNING: [Synth 8-3848] Net ipbrr[1][ipb_rdata] in module/entity top_tlu_v1e does not have driver. [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/top_enclustra_tlu_v1e.vhd:116]
WARNING: [Synth 8-3848] Net ipbrr[1][ipb_ack] in module/entity top_tlu_v1e does not have driver. [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/top_enclustra_tlu_v1e.vhd:116]
WARNING: [Synth 8-3848] Net ipbrr[1][ipb_err] in module/entity top_tlu_v1e does not have driver. [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/top_enclustra_tlu_v1e.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'top_tlu_v1e' (62#1) [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/top_enclustra_tlu_v1e.vhd:90]
WARNING: [Synth 8-3917] design top_tlu_v1e has port sysclk_50_o_p driven by constant 0
WARNING: [Synth 8-3917] design top_tlu_v1e has port sysclk_50_o_n driven by constant 0
WARNING: [Synth 8-3917] design top_tlu_v1e has port i2c_reset driven by constant 1
WARNING: [Synth 8-3917] design top_tlu_v1e has port clk_gen_rst driven by constant 1
WARNING: [Synth 8-3917] design top_tlu_v1e has port busy_o[3] driven by constant 0
WARNING: [Synth 8-3917] design top_tlu_v1e has port busy_o[2] driven by constant 0
WARNING: [Synth 8-3917] design top_tlu_v1e has port busy_o[1] driven by constant 0
WARNING: [Synth 8-3917] design top_tlu_v1e has port busy_o[0] driven by constant 0
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v__parameterized2 has unconnected port ipbus_in[ipb_addr][31]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v__parameterized2 has unconnected port ipbus_in[ipb_addr][30]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v__parameterized2 has unconnected port ipbus_in[ipb_addr][29]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v__parameterized2 has unconnected port ipbus_in[ipb_addr][28]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v__parameterized2 has unconnected port ipbus_in[ipb_addr][27]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v__parameterized2 has unconnected port ipbus_in[ipb_addr][26]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v__parameterized2 has unconnected port ipbus_in[ipb_addr][25]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v__parameterized2 has unconnected port ipbus_in[ipb_addr][24]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v__parameterized2 has unconnected port ipbus_in[ipb_addr][23]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v__parameterized2 has unconnected port ipbus_in[ipb_addr][22]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v__parameterized2 has unconnected port ipbus_in[ipb_addr][21]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v__parameterized2 has unconnected port ipbus_in[ipb_addr][20]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v__parameterized2 has unconnected port ipbus_in[ipb_addr][19]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v__parameterized2 has unconnected port ipbus_in[ipb_addr][18]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v__parameterized2 has unconnected port ipbus_in[ipb_addr][17]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v__parameterized2 has unconnected port ipbus_in[ipb_addr][16]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v__parameterized2 has unconnected port ipbus_in[ipb_addr][15]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v__parameterized2 has unconnected port ipbus_in[ipb_addr][14]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v__parameterized2 has unconnected port ipbus_in[ipb_addr][13]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v__parameterized2 has unconnected port ipbus_in[ipb_addr][12]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v__parameterized2 has unconnected port ipbus_in[ipb_addr][11]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v__parameterized2 has unconnected port ipbus_in[ipb_addr][10]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v__parameterized2 has unconnected port ipbus_in[ipb_addr][9]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v__parameterized2 has unconnected port ipbus_in[ipb_addr][8]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v__parameterized2 has unconnected port ipbus_in[ipb_addr][7]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v__parameterized2 has unconnected port ipbus_in[ipb_addr][6]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v__parameterized2 has unconnected port ipbus_in[ipb_addr][5]
WARNING: [Synth 8-3331] design triggerLogic has unconnected port ipbus_reset_i
WARNING: [Synth 8-3331] design triggerLogic has unconnected port logic_strobe_i
WARNING: [Synth 8-3331] design DUTInterface_EUDET has unconnected port trigger_counter_i[31]
WARNING: [Synth 8-3331] design DUTInterface_EUDET has unconnected port trigger_counter_i[30]
WARNING: [Synth 8-3331] design DUTInterface_EUDET has unconnected port trigger_counter_i[29]
WARNING: [Synth 8-3331] design DUTInterface_EUDET has unconnected port trigger_counter_i[28]
WARNING: [Synth 8-3331] design DUTInterface_EUDET has unconnected port trigger_counter_i[27]
WARNING: [Synth 8-3331] design DUTInterface_EUDET has unconnected port trigger_counter_i[26]
WARNING: [Synth 8-3331] design DUTInterface_EUDET has unconnected port trigger_counter_i[25]
WARNING: [Synth 8-3331] design DUTInterface_EUDET has unconnected port trigger_counter_i[24]
WARNING: [Synth 8-3331] design DUTInterface_EUDET has unconnected port trigger_counter_i[23]
WARNING: [Synth 8-3331] design DUTInterface_EUDET has unconnected port trigger_counter_i[22]
WARNING: [Synth 8-3331] design DUTInterface_EUDET has unconnected port trigger_counter_i[21]
WARNING: [Synth 8-3331] design DUTInterface_EUDET has unconnected port trigger_counter_i[20]
WARNING: [Synth 8-3331] design DUTInterface_EUDET has unconnected port trigger_counter_i[19]
WARNING: [Synth 8-3331] design DUTInterface_EUDET has unconnected port trigger_counter_i[18]
WARNING: [Synth 8-3331] design DUTInterface_EUDET has unconnected port trigger_counter_i[17]
WARNING: [Synth 8-3331] design DUTInterface_EUDET has unconnected port trigger_counter_i[16]
WARNING: [Synth 8-3331] design DUTInterface_EUDET has unconnected port trigger_counter_i[15]
WARNING: [Synth 8-3331] design DUTInterface_EUDET has unconnected port reset_or_clk_to_dut_i
WARNING: [Synth 8-3331] design DUTInterface_EUDET has unconnected port ignore_shutter_veto_i
WARNING: [Synth 8-3331] design DUTInterface_AIDA has unconnected port trigger_counter_i[31]
WARNING: [Synth 8-3331] design DUTInterface_AIDA has unconnected port trigger_counter_i[30]
WARNING: [Synth 8-3331] design DUTInterface_AIDA has unconnected port trigger_counter_i[29]
WARNING: [Synth 8-3331] design DUTInterface_AIDA has unconnected port trigger_counter_i[28]
WARNING: [Synth 8-3331] design DUTInterface_AIDA has unconnected port trigger_counter_i[27]
WARNING: [Synth 8-3331] design DUTInterface_AIDA has unconnected port trigger_counter_i[26]
WARNING: [Synth 8-3331] design DUTInterface_AIDA has unconnected port trigger_counter_i[25]
WARNING: [Synth 8-3331] design DUTInterface_AIDA has unconnected port trigger_counter_i[24]
WARNING: [Synth 8-3331] design DUTInterface_AIDA has unconnected port trigger_counter_i[23]
WARNING: [Synth 8-3331] design DUTInterface_AIDA has unconnected port trigger_counter_i[22]
WARNING: [Synth 8-3331] design DUTInterface_AIDA has unconnected port trigger_counter_i[21]
WARNING: [Synth 8-3331] design DUTInterface_AIDA has unconnected port trigger_counter_i[20]
WARNING: [Synth 8-3331] design DUTInterface_AIDA has unconnected port trigger_counter_i[19]
WARNING: [Synth 8-3331] design DUTInterface_AIDA has unconnected port trigger_counter_i[18]
WARNING: [Synth 8-3331] design DUTInterface_AIDA has unconnected port trigger_counter_i[17]
WARNING: [Synth 8-3331] design DUTInterface_AIDA has unconnected port trigger_counter_i[16]
WARNING: [Synth 8-3331] design DUTInterface_AIDA has unconnected port trigger_counter_i[15]
WARNING: [Synth 8-3331] design DUTInterface_AIDA has unconnected port trigger_counter_i[14]
WARNING: [Synth 8-3331] design DUTInterface_AIDA has unconnected port trigger_counter_i[13]
WARNING: [Synth 8-3331] design DUTInterface_AIDA has unconnected port trigger_counter_i[12]
WARNING: [Synth 8-3331] design DUTInterface_AIDA has unconnected port trigger_counter_i[11]
WARNING: [Synth 8-3331] design DUTInterface_AIDA has unconnected port trigger_counter_i[10]
WARNING: [Synth 8-3331] design DUTInterface_AIDA has unconnected port trigger_counter_i[9]
WARNING: [Synth 8-3331] design DUTInterface_AIDA has unconnected port trigger_counter_i[8]
WARNING: [Synth 8-3331] design DUTInterface_AIDA has unconnected port trigger_counter_i[7]
WARNING: [Synth 8-3331] design DUTInterface_AIDA has unconnected port trigger_counter_i[6]
WARNING: [Synth 8-3331] design DUTInterface_AIDA has unconnected port trigger_counter_i[5]
WARNING: [Synth 8-3331] design DUTInterface_AIDA has unconnected port trigger_counter_i[4]
WARNING: [Synth 8-3331] design DUTInterface_AIDA has unconnected port trigger_counter_i[3]
WARNING: [Synth 8-3331] design DUTInterface_AIDA has unconnected port trigger_counter_i[2]
WARNING: [Synth 8-3331] design DUTInterface_AIDA has unconnected port trigger_counter_i[1]
WARNING: [Synth 8-3331] design DUTInterface_AIDA has unconnected port trigger_counter_i[0]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v__parameterized1 has unconnected port ipbus_in[ipb_addr][31]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v__parameterized1 has unconnected port ipbus_in[ipb_addr][30]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v__parameterized1 has unconnected port ipbus_in[ipb_addr][29]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v__parameterized1 has unconnected port ipbus_in[ipb_addr][28]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v__parameterized1 has unconnected port ipbus_in[ipb_addr][27]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v__parameterized1 has unconnected port ipbus_in[ipb_addr][26]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v__parameterized1 has unconnected port ipbus_in[ipb_addr][25]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v__parameterized1 has unconnected port ipbus_in[ipb_addr][24]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v__parameterized1 has unconnected port ipbus_in[ipb_addr][23]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v__parameterized1 has unconnected port ipbus_in[ipb_addr][22]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v__parameterized1 has unconnected port ipbus_in[ipb_addr][21]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v__parameterized1 has unconnected port ipbus_in[ipb_addr][20]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v__parameterized1 has unconnected port ipbus_in[ipb_addr][19]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v__parameterized1 has unconnected port ipbus_in[ipb_addr][18]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v__parameterized1 has unconnected port ipbus_in[ipb_addr][17]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v__parameterized1 has unconnected port ipbus_in[ipb_addr][16]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v__parameterized1 has unconnected port ipbus_in[ipb_addr][15]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v__parameterized1 has unconnected port ipbus_in[ipb_addr][14]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v__parameterized1 has unconnected port ipbus_in[ipb_addr][13]
WARNING: [Synth 8-3331] design ipbus_ctrlreg_v__parameterized1 has unconnected port ipbus_in[ipb_addr][12]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1268.777 ; gain = 252.551 ; free physical = 592 ; free virtual = 14754
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[7][31] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[7][30] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[7][29] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[7][28] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[7][27] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[7][26] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[7][25] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[7][24] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[7][23] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[7][22] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[7][21] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[7][20] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[7][19] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[7][18] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[7][17] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[7][16] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[7][15] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[7][14] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[7][13] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[7][12] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[7][11] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[7][10] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[7][9] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[7][8] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[7][7] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[7][6] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[7][5] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[7][4] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[7][3] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[7][2] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[7][1] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[7][0] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[6][31] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[6][30] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[6][29] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[6][28] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[6][27] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[6][26] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[6][25] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[6][24] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[6][23] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[6][22] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[6][21] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[6][20] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[6][19] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[6][18] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[6][17] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[6][16] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[6][15] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[6][14] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[6][13] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[6][12] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[6][11] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[6][10] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[6][9] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[6][8] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[6][7] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[6][6] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[6][5] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[6][4] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[6][3] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[6][2] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[6][1] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[6][0] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/dut/DUTInterfaces_rtl.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[15][31] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerLogic_rtl.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[15][30] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerLogic_rtl.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[15][29] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerLogic_rtl.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[15][28] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerLogic_rtl.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[15][27] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerLogic_rtl.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[15][26] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerLogic_rtl.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[15][25] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerLogic_rtl.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[15][24] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerLogic_rtl.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[15][23] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerLogic_rtl.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[15][22] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerLogic_rtl.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[15][21] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerLogic_rtl.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[15][20] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerLogic_rtl.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[15][19] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerLogic_rtl.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[15][18] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerLogic_rtl.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[15][17] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerLogic_rtl.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[15][16] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerLogic_rtl.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[15][15] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerLogic_rtl.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[15][14] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerLogic_rtl.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[15][13] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerLogic_rtl.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[15][12] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerLogic_rtl.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[15][11] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerLogic_rtl.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[15][10] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerLogic_rtl.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[15][9] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerLogic_rtl.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[15][8] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerLogic_rtl.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[15][7] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerLogic_rtl.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[15][6] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerLogic_rtl.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[15][5] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerLogic_rtl.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[15][4] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerLogic_rtl.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[15][3] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerLogic_rtl.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[15][2] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerLogic_rtl.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[15][1] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerLogic_rtl.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[15][0] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerLogic_rtl.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[14][31] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerLogic_rtl.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[14][30] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerLogic_rtl.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[14][29] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerLogic_rtl.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin sync_status:data_i[14][28] to constant 0 [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerLogic_rtl.vhd:155]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1268.777 ; gain = 252.551 ; free physical = 592 ; free virtual = 14754
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'internalTriggerGenerator' instantiated as 'I10/c_internal_triggers' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/trigger/triggerLogic_rtl.vhd:317]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'mac_fifo_axi4' instantiated as 'infra/eth/fifo' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/eth_7s_rgmii.vhd:164]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'temac_gbe_v9_rgmii' instantiated as 'infra/eth/emac0' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/eth_7s_rgmii.vhd:118]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'tlu_event_fifo' instantiated as 'I7/event_fifo' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/hdl/eventBuffer_rtl.vhd:148]
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/work/TLU_v1e.runs/synth_1/.Xil/Vivado-31962-fortis.phy.bris.ac.uk/dcp/tlu_event_fifo_in_context.xdc] for cell 'I7/event_fifo'
Finished Parsing XDC File [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/work/TLU_v1e.runs/synth_1/.Xil/Vivado-31962-fortis.phy.bris.ac.uk/dcp/tlu_event_fifo_in_context.xdc] for cell 'I7/event_fifo'
Parsing XDC File [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/work/TLU_v1e.runs/synth_1/.Xil/Vivado-31962-fortis.phy.bris.ac.uk/dcp_2/internalTriggerGenerator_in_context.xdc] for cell 'I10/c_internal_triggers'
Finished Parsing XDC File [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/work/TLU_v1e.runs/synth_1/.Xil/Vivado-31962-fortis.phy.bris.ac.uk/dcp_2/internalTriggerGenerator_in_context.xdc] for cell 'I10/c_internal_triggers'
Parsing XDC File [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/work/TLU_v1e.runs/synth_1/.Xil/Vivado-31962-fortis.phy.bris.ac.uk/dcp_3/mac_fifo_axi4_in_context.xdc] for cell 'infra/eth/fifo'
Finished Parsing XDC File [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/work/TLU_v1e.runs/synth_1/.Xil/Vivado-31962-fortis.phy.bris.ac.uk/dcp_3/mac_fifo_axi4_in_context.xdc] for cell 'infra/eth/fifo'
Parsing XDC File [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/work/TLU_v1e.runs/synth_1/.Xil/Vivado-31962-fortis.phy.bris.ac.uk/dcp_4/temac_gbe_v9_rgmii_in_context.xdc] for cell 'infra/eth/emac0'
Finished Parsing XDC File [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/work/TLU_v1e.runs/synth_1/.Xil/Vivado-31962-fortis.phy.bris.ac.uk/dcp_4/temac_gbe_v9_rgmii_in_context.xdc] for cell 'infra/eth/emac0'
Sourcing Tcl File [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/constraints/enclustra_ax3_pm3.tcl]
Finished Sourcing Tcl File [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/constraints/enclustra_ax3_pm3.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/constraints/enclustra_ax3_pm3.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_tlu_v1e_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_tlu_v1e_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/constraints/I2C_constr.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/constraints/I2C_constr.xdc:29]
WARNING: [Vivado 12-646] clock 'I_1' not found. [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/constraints/I2C_constr.xdc:29]
WARNING: [Vivado 12-646] clock 'mmcm_n_10' not found. [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/constraints/I2C_constr.xdc:29]
WARNING: [Vivado 12-646] clock 'mmcm_n_6' not found. [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/constraints/I2C_constr.xdc:29]
WARNING: [Vivado 12-646] clock 'mmcm_n_8' not found. [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/constraints/I2C_constr.xdc:29]
WARNING: [Vivado 12-646] clock 'pll_base_inst_n_2' not found. [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/constraints/I2C_constr.xdc:29]
Finished Parsing XDC File [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/constraints/I2C_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/constraints/I2C_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_tlu_v1e_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_tlu_v1e_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/constraints/TLU_enclustra_v1e.xdc]
wrong # args: should be "set varName ?newValue?"
Finished Parsing XDC File [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/constraints/TLU_enclustra_v1e.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/constraints/TLU_enclustra_v1e.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_tlu_v1e_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_tlu_v1e_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  CFGLUT5 => SRLC32E: 2 instances
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 6 instances
  IBUFG => IBUF: 2 instances
  IBUFGDS => IBUFDS: 1 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances
  PLL_BASE => MMCME2_ADV: 1 instances
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1603.430 ; gain = 0.996 ; free physical = 411 ; free virtual = 14563
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'I10/c_internal_triggers' at clock pin 'CLK' is different from the actual clock period '6.250', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'I7/event_fifo' at clock pin 'wr_clk' is different from the actual clock period '6.250', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'infra/eth/fifo' at clock pin 'm_aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:56 . Memory (MB): peak = 1603.430 ; gain = 587.203 ; free physical = 410 ; free virtual = 14562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:56 . Memory (MB): peak = 1603.430 ; gain = 587.203 ; free physical = 410 ; free virtual = 14562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_rx_ctl. (constraint file  /users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/work/TLU_v1e.runs/synth_1/.Xil/Vivado-31962-fortis.phy.bris.ac.uk/dcp_4/temac_gbe_v9_rgmii_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_rx_ctl. (constraint file  /users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/work/TLU_v1e.runs/synth_1/.Xil/Vivado-31962-fortis.phy.bris.ac.uk/dcp_4/temac_gbe_v9_rgmii_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_rxc. (constraint file  /users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/work/TLU_v1e.runs/synth_1/.Xil/Vivado-31962-fortis.phy.bris.ac.uk/dcp_4/temac_gbe_v9_rgmii_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_rxc. (constraint file  /users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/work/TLU_v1e.runs/synth_1/.Xil/Vivado-31962-fortis.phy.bris.ac.uk/dcp_4/temac_gbe_v9_rgmii_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_rxd[0]. (constraint file  /users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/work/TLU_v1e.runs/synth_1/.Xil/Vivado-31962-fortis.phy.bris.ac.uk/dcp_4/temac_gbe_v9_rgmii_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_rxd[0]. (constraint file  /users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/work/TLU_v1e.runs/synth_1/.Xil/Vivado-31962-fortis.phy.bris.ac.uk/dcp_4/temac_gbe_v9_rgmii_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_rxd[1]. (constraint file  /users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/work/TLU_v1e.runs/synth_1/.Xil/Vivado-31962-fortis.phy.bris.ac.uk/dcp_4/temac_gbe_v9_rgmii_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_rxd[1]. (constraint file  /users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/work/TLU_v1e.runs/synth_1/.Xil/Vivado-31962-fortis.phy.bris.ac.uk/dcp_4/temac_gbe_v9_rgmii_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_rxd[2]. (constraint file  /users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/work/TLU_v1e.runs/synth_1/.Xil/Vivado-31962-fortis.phy.bris.ac.uk/dcp_4/temac_gbe_v9_rgmii_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_rxd[2]. (constraint file  /users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/work/TLU_v1e.runs/synth_1/.Xil/Vivado-31962-fortis.phy.bris.ac.uk/dcp_4/temac_gbe_v9_rgmii_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_rxd[3]. (constraint file  /users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/work/TLU_v1e.runs/synth_1/.Xil/Vivado-31962-fortis.phy.bris.ac.uk/dcp_4/temac_gbe_v9_rgmii_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_rxd[3]. (constraint file  /users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/work/TLU_v1e.runs/synth_1/.Xil/Vivado-31962-fortis.phy.bris.ac.uk/dcp_4/temac_gbe_v9_rgmii_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_tx_ctl. (constraint file  /users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/work/TLU_v1e.runs/synth_1/.Xil/Vivado-31962-fortis.phy.bris.ac.uk/dcp_4/temac_gbe_v9_rgmii_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_tx_ctl. (constraint file  /users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/work/TLU_v1e.runs/synth_1/.Xil/Vivado-31962-fortis.phy.bris.ac.uk/dcp_4/temac_gbe_v9_rgmii_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_txc. (constraint file  /users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/work/TLU_v1e.runs/synth_1/.Xil/Vivado-31962-fortis.phy.bris.ac.uk/dcp_4/temac_gbe_v9_rgmii_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_txc. (constraint file  /users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/work/TLU_v1e.runs/synth_1/.Xil/Vivado-31962-fortis.phy.bris.ac.uk/dcp_4/temac_gbe_v9_rgmii_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_txd[0]. (constraint file  /users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/work/TLU_v1e.runs/synth_1/.Xil/Vivado-31962-fortis.phy.bris.ac.uk/dcp_4/temac_gbe_v9_rgmii_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_txd[0]. (constraint file  /users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/work/TLU_v1e.runs/synth_1/.Xil/Vivado-31962-fortis.phy.bris.ac.uk/dcp_4/temac_gbe_v9_rgmii_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_txd[1]. (constraint file  /users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/work/TLU_v1e.runs/synth_1/.Xil/Vivado-31962-fortis.phy.bris.ac.uk/dcp_4/temac_gbe_v9_rgmii_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_txd[1]. (constraint file  /users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/work/TLU_v1e.runs/synth_1/.Xil/Vivado-31962-fortis.phy.bris.ac.uk/dcp_4/temac_gbe_v9_rgmii_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_txd[2]. (constraint file  /users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/work/TLU_v1e.runs/synth_1/.Xil/Vivado-31962-fortis.phy.bris.ac.uk/dcp_4/temac_gbe_v9_rgmii_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_txd[2]. (constraint file  /users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/work/TLU_v1e.runs/synth_1/.Xil/Vivado-31962-fortis.phy.bris.ac.uk/dcp_4/temac_gbe_v9_rgmii_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_txd[3]. (constraint file  /users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/work/TLU_v1e.runs/synth_1/.Xil/Vivado-31962-fortis.phy.bris.ac.uk/dcp_4/temac_gbe_v9_rgmii_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_txd[3]. (constraint file  /users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/work/TLU_v1e.runs/synth_1/.Xil/Vivado-31962-fortis.phy.bris.ac.uk/dcp_4/temac_gbe_v9_rgmii_in_context.xdc, line 28).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:56 . Memory (MB): peak = 1603.430 ; gain = 587.203 ; free physical = 410 ; free virtual = 14562
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "sl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tick_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_to_set_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "send_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "buf_to_load_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "set_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "addr_to_set_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "send_buf_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "load_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "payload_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buf_to_load_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buf_to_load_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "do_sum_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "clr_sum_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "int_valid_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "cksum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "int_data_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "payload_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "addr_to_set_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "send_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buf_to_load_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cksum_pending" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "do_sum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clr_sum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_data_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_valid_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_to_set_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "send_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_load" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "request_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "event_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "event_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "header" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "short_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "send_special_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "flip_cksum" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counting" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cksum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clr_sum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "do_sum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_valid_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "low_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ipbus_hdr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "byteswap_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "byteswap_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ipbus_out_valid_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'pkt_rdy_buf_reg' and it is trimmed from '3' to '2' bits. [/users/phpgb/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:128]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'transactor_if'
INFO: [Synth 8-5544] ROM "wctr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trans_out[pkt_done]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'transactor_sm'
INFO: [Synth 8-5546] ROM "last_wd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_hdr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rmw_write" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "err_d" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'i2c_master_byte_ctrl'
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'i2c_master_bit_ctrl'
INFO: [Synth 8-5546] ROM "c_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmd_ack" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scl_oen_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sda_oen_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_reset_timestamp_ipbus" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_enable_record_ipb" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_evttype" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reg_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'DUTInterface_EUDET'
INFO: [Synth 8-5544] ROM "fsm_state_value_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "busy_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trig_shift_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "stb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "s_internal_trigger_active" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                          0000001 |                              000
                st_first |                          0000010 |                              001
                  st_hdr |                          0000100 |                              010
              st_prebody |                          0010000 |                              011
                 st_body |                          0100000 |                              100
                 st_done |                          0001000 |                              101
                  st_gap |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'transactor_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                           000001 |                              000
                  st_hdr |                           000010 |                              001
                 st_addr |                           000100 |                              010
            st_bus_cycle |                           001000 |                              011
                st_rmw_1 |                           010000 |                              100
                st_rmw_2 |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'transactor_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                              000 |                            00000
                st_start |                              001 |                            00001
                 st_read |                              010 |                            00010
                st_write |                              011 |                            00100
                  st_ack |                              100 |                            01000
                 st_stop |                              101 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'i2c_master_byte_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00000 |                00000000000000000
                 start_a |                            00001 |                00000000000000001
                 start_b |                            00010 |                00000000000000010
                 start_c |                            00011 |                00000000000000100
                 start_d |                            00100 |                00000000000001000
                 start_e |                            00101 |                00000000000010000
                  stop_a |                            00110 |                00000000000100000
                  stop_b |                            00111 |                00000000001000000
                  stop_c |                            01000 |                00000000010000000
                  stop_d |                            01001 |                00000000100000000
                    wr_a |                            01010 |                00010000000000000
                    wr_b |                            01011 |                00100000000000000
                    wr_c |                            01100 |                01000000000000000
                    wr_d |                            01101 |                10000000000000000
                    rd_a |                            01110 |                00000001000000000
                    rd_b |                            01111 |                00000010000000000
                    rd_c |                            10000 |                00000100000000000
                    rd_d |                            10001 |                00001000000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'i2c_master_bit_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                           000001 |                              000
      wait_for_busy_high |                           000010 |                              001
 trigger_deglitch_delay1 |                           000100 |                              010
 trigger_deglitch_delay2 |                           001000 |                              011
       wait_for_busy_low |                           010000 |                              100
      dut_initiated_veto |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'DUTInterface_EUDET'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:01:04 . Memory (MB): peak = 1603.430 ; gain = 587.203 ; free physical = 400 ; free virtual = 14552
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 7     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   4 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 36    
+---Registers : 
	              336 Bit    Registers := 1     
	              128 Bit    Registers := 8     
	              112 Bit    Registers := 1     
	               64 Bit    Registers := 8     
	               48 Bit    Registers := 7     
	               45 Bit    Registers := 2     
	               42 Bit    Registers := 3     
	               38 Bit    Registers := 2     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 196   
	               31 Bit    Registers := 4     
	               24 Bit    Registers := 3     
	               16 Bit    Registers := 43    
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 24    
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 14    
	                8 Bit    Registers := 36    
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 13    
	                5 Bit    Registers := 50    
	                4 Bit    Registers := 19    
	                3 Bit    Registers := 23    
	                2 Bit    Registers := 47    
	                1 Bit    Registers := 399   
+---RAMs : 
	             256K Bit         RAMs := 1     
	              64K Bit         RAMs := 4     
	              32K Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 6     
+---Muxes : 
	   2 Input    336 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 9     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input    112 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     48 Bit        Muxes := 4     
	   4 Input     48 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 26    
	   3 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 3     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 3     
	   4 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 35    
	   5 Input     16 Bit        Muxes := 3     
	  12 Input     16 Bit        Muxes := 1     
	  14 Input     16 Bit        Muxes := 2     
	  11 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 2     
	   8 Input     16 Bit        Muxes := 1     
	  18 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 36    
	   4 Input     13 Bit        Muxes := 2     
	   8 Input     13 Bit        Muxes := 2     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 50    
	   6 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 7     
	   9 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 8     
	   4 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 15    
	   3 Input      6 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	  13 Input      6 Bit        Muxes := 1     
	  12 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 4     
	   5 Input      5 Bit        Muxes := 1     
	  24 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 18    
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 5     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   8 Input      3 Bit        Muxes := 3     
	  13 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  17 Input      3 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 12    
	  17 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 307   
	   6 Input      1 Bit        Muxes := 18    
	   9 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 38    
	  11 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 6     
	  16 Input      1 Bit        Muxes := 9     
	  17 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_tlu_v1e 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      4 Bit        Muxes := 1     
Module clocks_7s_extphy_Se 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module led_stretcher 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module udp_ipaddr_block 
Detailed RTL Component Info : 
+---Registers : 
	               42 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module udp_rarp_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   4 Input     16 Bit         XORs := 1     
+---Registers : 
	              336 Bit    Registers := 1     
	               42 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    336 Bit        Muxes := 2     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module udp_build_arp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 5     
Module udp_build_payload 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 6     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   5 Input     16 Bit        Muxes := 1     
	  12 Input     16 Bit        Muxes := 1     
	  14 Input     16 Bit        Muxes := 2     
	  11 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   9 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 9     
Module udp_build_ping 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   8 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 8     
	   4 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
Module udp_build_resend 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module udp_build_status 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 8     
	   3 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
Module udp_status_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 4     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
	   4 Input      1 Bit        Muxes := 2     
Module udp_byte_sum 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 9     
Module udp_do_rx_reset 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module udp_packet_parser 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	              112 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	               45 Bit    Registers := 1     
	               42 Bit    Registers := 1     
	               38 Bit    Registers := 2     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input    112 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   4 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   4 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 6     
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	   4 Input      1 Bit        Muxes := 1     
Module udp_rxram_mux 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module udp_DualPortRAM 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module udp_buffer_selector 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module udp_rxram_shim 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module udp_DualPortRAM_rx 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
+---RAMs : 
	              64K Bit         RAMs := 4     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 4     
Module udp_buffer_selector__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module udp_DualPortRAM_tx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module udp_buffer_selector__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module udp_rxtransactor_if 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module udp_tx_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 6     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	  18 Input     16 Bit        Muxes := 4     
	   2 Input     13 Bit        Muxes := 10    
	   8 Input     13 Bit        Muxes := 2     
	   4 Input     13 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 13    
	   9 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  17 Input      3 Bit        Muxes := 1     
	  17 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 26    
	   5 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 3     
	  16 Input      1 Bit        Muxes := 8     
	  17 Input      1 Bit        Muxes := 1     
Module udp_txtransactor_if 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 16    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	  16 Input      1 Bit        Muxes := 1     
Module udp_clock_crossing_if 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
Module UDP_if 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module transactor_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	  11 Input      7 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module transactor_sm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   3 Input      8 Bit        Muxes := 1     
	  13 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
Module transactor_cfg 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
Module ipbus_ctrlreg_v 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ipbus_fabric_sel 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module i2c_master_byte_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 6     
Module i2c_master_bit_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	  24 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	  18 Input      1 Bit        Muxes := 7     
Module i2c_master_registers 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   7 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
Module i2c_master_top 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module logic_clocks 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module synchronizeRegisters 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 14    
	                1 Bit    Registers := 6     
Module synchronizeRegisters__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 6     
Module IODELAYCal_FSM 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module dualSERDES_1to4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module counterWithReset 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 5     
Module arrivalTimeLUT 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 1     
Module counterWithReset__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
Module counterWithReset__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
Module counterWithReset__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
Module counterWithReset__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
Module counterWithReset__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
Module counterWithReset__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
Module triggerInputs_newTLU 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module synchronizeRegisters__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 6     
Module pulseClockDomainCrossing 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
Module single_pulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module counterWithReset__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
Module eventFormatter 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 8     
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module eventBuffer 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module T0_Shutter_Iface 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module ipbus_ctrlreg_v__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module synchronizeRegisters__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 16    
	                1 Bit    Registers := 6     
Module synchronizeRegisters__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 16    
	                1 Bit    Registers := 6     
Module DUTInterface_AIDA 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 6     
Module DUTInterface_EUDET 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	  12 Input      6 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module DUTInterfaces 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
Module ipbus_ctrlreg_v__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 16    
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
Module synchronizeRegisters__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 32    
	                1 Bit    Registers := 6     
Module synchronizeRegisters__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 32    
	                1 Bit    Registers := 6     
Module coincidenceLogic 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module stretchPulse 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module triggerLogic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 18    
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "sl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tick_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "addr_to_set_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "cksum_pending" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "addr_to_set_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "request_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "send_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_load" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "event_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "low_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flip_cksum" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "byteswap_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_wd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_evttype" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "stb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "stb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "s_internal_trigger_active" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design top_tlu_v1e has port sysclk_50_o_p driven by constant 0
WARNING: [Synth 8-3917] design top_tlu_v1e has port sysclk_50_o_n driven by constant 0
WARNING: [Synth 8-3917] design top_tlu_v1e has port i2c_reset driven by constant 1
WARNING: [Synth 8-3917] design top_tlu_v1e has port clk_gen_rst driven by constant 1
WARNING: [Synth 8-3917] design top_tlu_v1e has port busy_o[3] driven by constant 0
WARNING: [Synth 8-3917] design top_tlu_v1e has port busy_o[2] driven by constant 0
WARNING: [Synth 8-3917] design top_tlu_v1e has port busy_o[1] driven by constant 0
WARNING: [Synth 8-3917] design top_tlu_v1e has port busy_o[0] driven by constant 0
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 8 RAM instances of RAM ram_reg to conserve power
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/RARP_block/\data_buffer_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/RARP_block/\data_buffer_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/RARP_block/\data_buffer_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/RARP_block/\data_buffer_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/RARP_block/\data_buffer_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/RARP_block/\data_buffer_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/RARP_block/\data_buffer_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/RARP_block/\data_buffer_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/RARP_block/\we_buffer_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTInterface_EUDET:/\trig_shift_reg_reg[27] )
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[6]__3' (FDE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[7]__3'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[7]__3' (FDE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[5]__3'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[0]__3' (FDE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[5]__3'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[1]__3' (FDE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[4]__3'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[2]__3' (FDE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[4]__3'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[3]__3' (FDE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[4]__3'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/rx_packet_parser/\pkt_data_reg[5]__3 )
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[8]' (FDSE) to 'infra/ipbus/udp_if/status_buffer/next_pkt_id_int_reg[0]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[9]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/next_pkt_id_int_reg[1]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[10]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/next_pkt_id_int_reg[2]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[11]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/next_pkt_id_int_reg[3]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[12]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/next_pkt_id_int_reg[4]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[13]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/next_pkt_id_int_reg[5]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[14]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/next_pkt_id_int_reg[6]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[15]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/next_pkt_id_int_reg[7]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[16]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/next_pkt_id_int_reg[8]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[17]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/next_pkt_id_int_reg[9]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[18]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/next_pkt_id_int_reg[10]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[19]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/next_pkt_id_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[20]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/next_pkt_id_int_reg[12]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[21]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/next_pkt_id_int_reg[13]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[22]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/next_pkt_id_int_reg[14]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status_buffer/header_reg[23]' (FDRE) to 'infra/ipbus/udp_if/status_buffer/next_pkt_id_int_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[35] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[66] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[67] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[68] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[69] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[70] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[71] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[72] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[73] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[80] )
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/ARP/buf_to_load_int_reg[0]' (FDE) to 'infra/ipbus/udp_if/ARP/buf_to_load_int_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[81] )
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/ARP/buf_to_load_int_reg[1]' (FDE) to 'infra/ipbus/udp_if/ARP/buf_to_load_int_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[82] )
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/ARP/buf_to_load_int_reg[2]' (FDE) to 'infra/ipbus/udp_if/ARP/buf_to_load_int_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[83] )
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/ARP/buf_to_load_int_reg[3]' (FDE) to 'infra/ipbus/udp_if/ARP/buf_to_load_int_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[84] )
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/ARP/buf_to_load_int_reg[4]' (FDE) to 'infra/ipbus/udp_if/ARP/buf_to_load_int_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[85] )
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/ARP/buf_to_load_int_reg[5]' (FDE) to 'infra/ipbus/udp_if/ARP/buf_to_load_int_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[86] )
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/ARP/buf_to_load_int_reg[6]' (FDE) to 'infra/ipbus/udp_if/ARP/buf_to_load_int_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[87] )
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/ARP/buf_to_load_int_reg[7]' (FDE) to 'infra/ipbus/udp_if/ARP/buf_to_load_int_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/rx_packet_parser/\pkt_data_reg[1]__5 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/rx_packet_parser/\pkt_data_reg[2]__5 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/rx_packet_parser/\pkt_data_reg[3]__5 )
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status/status_end_addr_reg[0]' (FDS) to 'infra/ipbus/udp_if/status/status_end_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/ARP/arp_end_addr_reg[0]' (FDS) to 'infra/ipbus/udp_if/ARP/arp_end_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/RARP_block/rarp_end_addr_reg[0]' (FDS) to 'infra/ipbus/udp_if/RARP_block/rarp_end_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status/status_end_addr_reg[1]' (FDR) to 'infra/ipbus/udp_if/status/status_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/ARP/arp_end_addr_reg[1]' (FDR) to 'infra/ipbus/udp_if/ARP/arp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/RARP_block/rarp_end_addr_reg[1]' (FDR) to 'infra/ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status/status_end_addr_reg[2]' (FDR) to 'infra/ipbus/udp_if/status/status_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/ARP/arp_end_addr_reg[2]' (FDR) to 'infra/ipbus/udp_if/ARP/arp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/RARP_block/rarp_end_addr_reg[2]' (FDR) to 'infra/ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[88] )
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/ARP/buf_to_load_int_reg[8]' (FDE) to 'infra/ipbus/udp_if/ARP/buf_to_load_int_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[89] )
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/ARP/buf_to_load_int_reg[9]' (FDE) to 'infra/ipbus/udp_if/ARP/buf_to_load_int_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[90] )
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/ARP/buf_to_load_int_reg[10]' (FDE) to 'infra/ipbus/udp_if/ARP/buf_to_load_int_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[91] )
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/ARP/buf_to_load_int_reg[11]' (FDE) to 'infra/ipbus/udp_if/ARP/buf_to_load_int_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[93] )
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/ARP/buf_to_load_int_reg[13]' (FDE) to 'infra/ipbus/udp_if/ARP/buf_to_load_int_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[94] )
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/ARP/buf_to_load_int_reg[14]' (FDE) to 'infra/ipbus/udp_if/ARP/buf_to_load_int_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/ARP/\buf_to_load_int_reg[15] )
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[9]__5' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[10]__5'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[10]__5' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[11]__5'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/rx_packet_parser/\pkt_data_reg[0]__4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/rx_packet_parser/\pkt_data_reg[2]__4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/rx_packet_parser/\pkt_data_reg[3]__4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/rx_packet_parser/\unreliable_data_reg[6]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/rx_packet_parser/\unreliable_data_reg[7]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/rx_packet_parser/\unreliable_data_reg[0]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/rx_packet_parser/\unreliable_data_reg[1]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/rx_packet_parser/\unreliable_data_reg[2]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/rx_packet_parser/\unreliable_data_reg[3]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/rx_packet_parser/\unreliable_data_reg[4]__0 )
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/reliable_data_reg[6]__0' (FDE) to 'infra/ipbus/udp_if/rx_packet_parser/reliable_data_reg[0]__0'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/reliable_data_reg[7]__0' (FDE) to 'infra/ipbus/udp_if/rx_packet_parser/reliable_data_reg[0]__0'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/reliable_data_reg[0]__0' (FDE) to 'infra/ipbus/udp_if/rx_packet_parser/reliable_data_reg[1]__0'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/reliable_data_reg[1]__0' (FDE) to 'infra/ipbus/udp_if/rx_packet_parser/reliable_data_reg[2]__0'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/reliable_data_reg[2]__0' (FDE) to 'infra/ipbus/udp_if/rx_packet_parser/reliable_data_reg[3]__0'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/reliable_data_reg[3]__0' (FDE) to 'infra/ipbus/udp_if/rx_packet_parser/reliable_data_reg[4]__0'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/reliable_data_reg[4]__0' (FDE) to 'infra/ipbus/udp_if/rx_packet_parser/reliable_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/reliable_data_reg[5]__0' (FDE) to 'infra/ipbus/udp_if/rx_packet_parser/reliable_data_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/rx_packet_parser/\unreliable_data_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/rx_packet_parser/\unreliable_data_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/rx_packet_parser/\unreliable_data_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/rx_packet_parser/\unreliable_data_reg[3] )
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/reliable_data_reg[6]' (FDE) to 'infra/ipbus/udp_if/rx_packet_parser/reliable_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/reliable_data_reg[7]' (FDE) to 'infra/ipbus/udp_if/rx_packet_parser/reliable_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/reliable_data_reg[0]' (FDE) to 'infra/ipbus/udp_if/rx_packet_parser/reliable_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/reliable_data_reg[1]' (FDE) to 'infra/ipbus/udp_if/rx_packet_parser/reliable_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/reliable_data_reg[2]' (FDE) to 'infra/ipbus/udp_if/rx_packet_parser/reliable_data_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/rx_packet_parser/\reliable_data_reg[3] )
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/reliable_data_reg[4]' (FDE) to 'infra/ipbus/udp_if/rx_packet_parser/reliable_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status/status_end_addr_reg[3]' (FDS) to 'infra/ipbus/udp_if/status/status_end_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/ARP/arp_end_addr_reg[3]' (FDS) to 'infra/ipbus/udp_if/ARP/arp_end_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/RARP_block/rarp_end_addr_reg[3]' (FDS) to 'infra/ipbus/udp_if/RARP_block/rarp_end_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status/status_end_addr_reg[4]' (FDR) to 'infra/ipbus/udp_if/status/status_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/ARP/arp_end_addr_reg[4]' (FDR) to 'infra/ipbus/udp_if/ARP/arp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/RARP_block/rarp_end_addr_reg[4]' (FDR) to 'infra/ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status/status_end_addr_reg[5]' (FDS) to 'infra/ipbus/udp_if/status/status_end_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/ARP/arp_end_addr_reg[6]' (FDR) to 'infra/ipbus/udp_if/ARP/arp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/RARP_block/rarp_end_addr_reg[6]' (FDR) to 'infra/ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status/status_end_addr_reg[7]' (FDR) to 'infra/ipbus/udp_if/status/status_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/ARP/arp_end_addr_reg[7]' (FDR) to 'infra/ipbus/udp_if/ARP/arp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/RARP_block/rarp_end_addr_reg[7]' (FDR) to 'infra/ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status/status_end_addr_reg[8]' (FDR) to 'infra/ipbus/udp_if/status/status_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/ARP/arp_end_addr_reg[8]' (FDR) to 'infra/ipbus/udp_if/ARP/arp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/RARP_block/rarp_end_addr_reg[8]' (FDR) to 'infra/ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status/status_end_addr_reg[9]' (FDR) to 'infra/ipbus/udp_if/status/status_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/ARP/arp_end_addr_reg[9]' (FDR) to 'infra/ipbus/udp_if/ARP/arp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/RARP_block/rarp_end_addr_reg[9]' (FDR) to 'infra/ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status/status_end_addr_reg[10]' (FDR) to 'infra/ipbus/udp_if/status/status_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/ARP/arp_end_addr_reg[10]' (FDR) to 'infra/ipbus/udp_if/ARP/arp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/RARP_block/rarp_end_addr_reg[10]' (FDR) to 'infra/ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status/status_end_addr_reg[11]' (FDR) to 'infra/ipbus/udp_if/status/status_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/ARP/arp_end_addr_reg[11]' (FDR) to 'infra/ipbus/udp_if/ARP/arp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/RARP_block/rarp_end_addr_reg[11]' (FDR) to 'infra/ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/status/status_end_addr_reg[12]' (FDR) to 'infra/ipbus/udp_if/status/addr_to_set_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/ARP/\arp_end_addr_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/RARP_block/\rarp_end_addr_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/ipbus/udp_if/status_buffer/\header_reg[99] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/RARP_block/y_reg[0]' (FD) to 'infra/ipbus/udp_if/RARP_block/rndm_reg[0]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/RARP_block/y_reg[1]' (FD) to 'infra/ipbus/udp_if/RARP_block/rndm_reg[1]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/RARP_block/y_reg[2]' (FD) to 'infra/ipbus/udp_if/RARP_block/rndm_reg[2]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/RARP_block/y_reg[3]' (FD) to 'infra/ipbus/udp_if/RARP_block/rndm_reg[3]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/RARP_block/y_reg[4]' (FD) to 'infra/ipbus/udp_if/RARP_block/rndm_reg[4]'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[17]__4' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[18]__4'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[18]__4' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[19]__4'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[8]__4' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[10]__4'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[10]__4' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[11]__4'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/payload/payload_len_reg[14]__0' (FDRE) to 'infra/ipbus/udp_if/payload/payload_len_reg[15]__0'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/unreliable_data_reg[14]__0' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/unreliable_data_reg[8]__0'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/unreliable_data_reg[15]__0' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/unreliable_data_reg[8]__0'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/unreliable_data_reg[8]__0' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/unreliable_data_reg[9]__0'
INFO: [Synth 8-3886] merging instance 'infra/ipbus/udp_if/rx_packet_parser/unreliable_data_reg[9]__0' (FDRE) to 'infra/ipbus/udp_if/rx_packet_parser/unreliable_data_reg[10]__0'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[17]) is unused and will be removed from module ipbus_clock_div.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[18]) is unused and will be removed from module ipbus_clock_div.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[19]) is unused and will be removed from module ipbus_clock_div.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[20]) is unused and will be removed from module ipbus_clock_div.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[21]) is unused and will be removed from module ipbus_clock_div.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[22]) is unused and will be removed from module ipbus_clock_div.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[23]) is unused and will be removed from module ipbus_clock_div.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[24]) is unused and will be removed from module ipbus_clock_div.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[25]) is unused and will be removed from module ipbus_clock_div.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[26]) is unused and will be removed from module ipbus_clock_div.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[27]) is unused and will be removed from module ipbus_clock_div.
WARNING: [Synth 8-3332] Sequential element (d17_d_reg) is unused and will be removed from module led_stretcher.
WARNING: [Synth 8-3332] Sequential element (lgen[0].e_reg) is unused and will be removed from module led_stretcher.
WARNING: [Synth 8-3332] Sequential element (lgen[0].e_d_reg) is unused and will be removed from module led_stretcher.
WARNING: [Synth 8-3332] Sequential element (lgen[0].s_reg) is unused and will be removed from module led_stretcher.
WARNING: [Synth 8-3332] Sequential element (lgen[0].sd_reg) is unused and will be removed from module led_stretcher.
WARNING: [Synth 8-3332] Sequential element (lgen[0].scnt_reg[6]) is unused and will be removed from module led_stretcher.
WARNING: [Synth 8-3332] Sequential element (lgen[0].scnt_reg[5]) is unused and will be removed from module led_stretcher.
WARNING: [Synth 8-3332] Sequential element (lgen[0].scnt_reg[4]) is unused and will be removed from module led_stretcher.
WARNING: [Synth 8-3332] Sequential element (lgen[0].scnt_reg[3]) is unused and will be removed from module led_stretcher.
WARNING: [Synth 8-3332] Sequential element (lgen[0].scnt_reg[2]) is unused and will be removed from module led_stretcher.
WARNING: [Synth 8-3332] Sequential element (lgen[0].scnt_reg[1]) is unused and will be removed from module led_stretcher.
WARNING: [Synth 8-3332] Sequential element (lgen[0].scnt_reg[0]) is unused and will be removed from module led_stretcher.
WARNING: [Synth 8-3332] Sequential element (req_end_reg[0]) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (we_buffer_reg[0]) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (data_buffer_reg[62]) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (data_buffer_reg[7]) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (data_buffer_reg[6]) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (data_buffer_reg[5]) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (data_buffer_reg[4]) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (data_buffer_reg[3]) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (data_buffer_reg[2]) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (data_buffer_reg[1]) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (data_buffer_reg[0]) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (rarp_end_addr_reg[12]) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (addr_to_set_reg[0]) is unused and will be removed from module udp_build_arp.
WARNING: [Synth 8-3332] Sequential element (shift_buf_reg[7]) is unused and will be removed from module udp_build_arp.
WARNING: [Synth 8-3332] Sequential element (shift_buf_reg[6]) is unused and will be removed from module udp_build_arp.
WARNING: [Synth 8-3332] Sequential element (shift_buf_reg[5]) is unused and will be removed from module udp_build_arp.
WARNING: [Synth 8-3332] Sequential element (shift_buf_reg[0]) is unused and will be removed from module udp_build_arp.
WARNING: [Synth 8-3332] Sequential element (buf_to_load_int_reg[15]) is unused and will be removed from module udp_build_arp.
WARNING: [Synth 8-3332] Sequential element (arp_end_addr_reg[12]) is unused and will be removed from module udp_build_arp.
WARNING: [Synth 8-3332] Sequential element (addr_to_set_reg[12]) is unused and will be removed from module udp_build_payload.
WARNING: [Synth 8-3332] Sequential element (addr_to_set_reg[11]) is unused and will be removed from module udp_build_payload.
WARNING: [Synth 8-3332] Sequential element (addr_to_set_reg[10]) is unused and will be removed from module udp_build_payload.
WARNING: [Synth 8-3332] Sequential element (addr_to_set_reg[9]) is unused and will be removed from module udp_build_payload.
WARNING: [Synth 8-3332] Sequential element (addr_to_set_reg[8]) is unused and will be removed from module udp_build_payload.
WARNING: [Synth 8-3332] Sequential element (addr_to_set_reg[7]) is unused and will be removed from module udp_build_payload.
WARNING: [Synth 8-3332] Sequential element (addr_to_set_reg[6]) is unused and will be removed from module udp_build_payload.
WARNING: [Synth 8-3332] Sequential element (addr_to_set_reg[0]) is unused and will be removed from module udp_build_payload.
WARNING: [Synth 8-3332] Sequential element (addr_to_set_buf_reg[12]) is unused and will be removed from module udp_build_payload.
WARNING: [Synth 8-3332] Sequential element (addr_to_set_buf_reg[11]) is unused and will be removed from module udp_build_payload.
WARNING: [Synth 8-3332] Sequential element (addr_int_reg[12]__0) is unused and will be removed from module udp_build_payload.
WARNING: [Synth 8-3332] Sequential element (addr_int_reg[11]__0) is unused and will be removed from module udp_build_payload.
WARNING: [Synth 8-3332] Sequential element (payload_len_reg[15]__0) is unused and will be removed from module udp_build_payload.
WARNING: [Synth 8-3332] Sequential element (addr_to_set_reg[0]) is unused and will be removed from module udp_build_ping.
WARNING: [Synth 8-3332] Sequential element (int_data_ping_reg[7]) is unused and will be removed from module udp_build_ping.
WARNING: [Synth 8-3332] Sequential element (int_data_ping_reg[2]) is unused and will be removed from module udp_build_ping.
WARNING: [Synth 8-3332] Sequential element (addr_to_set_reg[0]) is unused and will be removed from module udp_build_status.
WARNING: [Synth 8-3332] Sequential element (addr_to_set_reg[6]) is unused and will be removed from module udp_build_status.
WARNING: [Synth 8-3332] Sequential element (header_reg[127]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[126]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[125]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[124]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[123]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[122]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[121]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[120]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[119]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[118]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[117]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[116]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[115]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[114]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[113]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[112]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[111]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[110]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[109]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[108]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[107]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[106]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[105]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[104]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[103]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[102]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[101]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[100]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[99]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[98]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[97]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[96]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[95]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[94]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[93]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[92]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[91]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[90]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[89]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[88]) is unused and will be removed from module udp_status_buffer.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:35 ; elapsed = 00:02:32 . Memory (MB): peak = 1603.430 ; gain = 587.203 ; free physical = 370 ; free virtual = 14523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------+-----------------+---------------+----------------+
|Module Name    | RTL Object      | Depth x Width | Implemented As | 
+---------------+-----------------+---------------+----------------+
|arrivalTimeLUT | s_LUT_ENTRY_reg | 512x9         | Block RAM      | 
|arrivalTimeLUT | s_LUT_ENTRY_reg | 512x9         | Block RAM      | 
|arrivalTimeLUT | s_LUT_ENTRY_reg | 512x9         | Block RAM      | 
|arrivalTimeLUT | s_LUT_ENTRY_reg | 512x9         | Block RAM      | 
|arrivalTimeLUT | s_LUT_ENTRY_reg | 512x9         | Block RAM      | 
|arrivalTimeLUT | s_LUT_ENTRY_reg | 512x9         | Block RAM      | 
+---------------+-----------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|udp_DualPortRAM    | ram_reg    | 4 K x 8                | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|udp_DualPortRAM_rx | ram1_reg   | 8 K x 8(WRITE_FIRST)   |   | R | 8 K x 8                | W |   | Port A and B     | 0      | 2      | 
|udp_DualPortRAM_rx | ram2_reg   | 8 K x 8(WRITE_FIRST)   |   | R | 8 K x 8                | W |   | Port A and B     | 0      | 2      | 
|udp_DualPortRAM_rx | ram3_reg   | 8 K x 8(WRITE_FIRST)   |   | R | 8 K x 8                | W |   | Port A and B     | 0      | 2      | 
|udp_DualPortRAM_rx | ram4_reg   | 8 K x 8(WRITE_FIRST)   |   | R | 8 K x 8                | W |   | Port A and B     | 0      | 2      | 
|udp_DualPortRAM_tx | ram_reg    | 8 K x 32               | W |   | 8 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'infra/eth/emac0/rx_mac_aclk' to pin 'infra/eth/emac0/bbstub_rx_mac_aclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'infra/eth/emac0/tx_mac_aclk' to pin 'infra/eth/emac0/bbstub_tx_mac_aclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'infra/eth/emac0/rgmii_txc' to pin 'infra/eth/emac0/bbstub_rgmii_txc/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'infra/eth/emac0/gtx_clk90' to 'infra/clocks/bufg125_90/O'
WARNING: [Synth 8-3321] create_generated_clock : Empty source list for constraint at line  of auto generated constraint. [auto generated constraint:]
WARNING: [Synth 8-3321] create_generated_clock : Empty source list for constraint at line  of auto generated constraint. [auto generated constraint:]
WARNING: [Synth 8-3321] create_generated_clock : Empty source list for constraint at line  of auto generated constraint. [auto generated constraint:]
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:45 ; elapsed = 00:02:48 . Memory (MB): peak = 1603.430 ; gain = 587.203 ; free physical = 339 ; free virtual = 14489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:51 ; elapsed = 00:02:56 . Memory (MB): peak = 1612.441 ; gain = 596.215 ; free physical = 310 ; free virtual = 14460
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance infra/ipbus/udp_if/internal_ram/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance infra/ipbus/udp_if/ipbus_rx_ram/ram1_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance infra/ipbus/udp_if/ipbus_rx_ram/ram1_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance infra/ipbus/udp_if/ipbus_rx_ram/ram2_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance infra/ipbus/udp_if/ipbus_rx_ram/ram2_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance infra/ipbus/udp_if/ipbus_rx_ram/ram3_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance infra/ipbus/udp_if/ipbus_rx_ram/ram3_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance infra/ipbus/udp_if/ipbus_rx_ram/ram4_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance infra/ipbus/udp_if/ipbus_rx_ram/ram4_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:58 ; elapsed = 00:03:03 . Memory (MB): peak = 1625.465 ; gain = 609.238 ; free physical = 295 ; free virtual = 14445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module fifo has unconnected pin s_axis_tdest[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module fifo has unconnected pin s_axis_tdest[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module fifo has unconnected pin s_axis_tdest[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module fifo has unconnected pin s_axis_tdest[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:59 ; elapsed = 00:03:05 . Memory (MB): peak = 1625.469 ; gain = 609.242 ; free physical = 295 ; free virtual = 14445
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:59 ; elapsed = 00:03:05 . Memory (MB): peak = 1625.469 ; gain = 609.242 ; free physical = 295 ; free virtual = 14445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:01 ; elapsed = 00:03:07 . Memory (MB): peak = 1625.469 ; gain = 609.242 ; free physical = 295 ; free virtual = 14445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name       | RTL Name                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|udp_rarp_block    | data_buffer_reg[280]                               | 4      | 6     | YES          | NO                 | YES               | 6      | 0       | 
|udp_rarp_block    | rarp_data_reg[7]                                   | 6      | 7     | YES          | NO                 | YES               | 7      | 0       | 
|udp_rarp_block    | rarp_data_reg[1]                                   | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|udp_rarp_block    | data_buffer_reg[241]                               | 6      | 5     | YES          | NO                 | YES               | 5      | 0       | 
|udp_rarp_block    | data_buffer_reg[239]                               | 11     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|udp_rarp_block    | data_buffer_reg[228]                               | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|udp_rarp_block    | data_buffer_reg[208]                               | 5      | 3     | YES          | NO                 | YES               | 3      | 0       | 
|udp_rarp_block    | data_buffer_reg[142]                               | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|udp_packet_parser | pkt_mask_reg[33]                                   | 6      | 3     | YES          | NO                 | YES               | 3      | 0       | 
|udp_packet_parser | pkt_mask_reg[21]                                   | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|udp_packet_parser | pkt_mask_reg[29]__3                                | 10     | 4     | YES          | NO                 | YES               | 4      | 0       | 
|udp_packet_parser | pkt_mask_reg[35]                                   | 23     | 2     | YES          | NO                 | YES               | 0      | 2       | 
|udp_packet_parser | pkt_mask_reg[44]                                   | 37     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|udp_packet_parser | pkt_mask_reg[41]__0                                | 12     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|udp_packet_parser | pkt_mask_reg[19]__3                                | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|udp_packet_parser | pkt_data_reg[79]                                   | 6      | 6     | YES          | NO                 | YES               | 6      | 0       | 
|udp_packet_parser | pkt_data_reg[67]                                   | 5      | 4     | YES          | NO                 | YES               | 4      | 0       | 
|udp_packet_parser | pkt_data_reg[111]__0                               | 10     | 4     | YES          | NO                 | YES               | 4      | 0       | 
|udp_packet_parser | pkt_data_reg[90]__0                                | 4      | 4     | YES          | NO                 | YES               | 4      | 0       | 
|udp_packet_parser | pkt_data_reg[119]__0                               | 9      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|udp_packet_parser | pkt_data_reg[108]__1                               | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|counterWithReset  | generate_registers[4].s_output_registers_reg[4][1] | 4      | 252   | NO           | NO                 | YES               | 252    | 0       | 
|eventFormatter    | s_rst_fifo_clk4x_reg                               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|eventFormatter    | s_word2_d3_reg[60]                                 | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|eventFormatter    | s_word1_d2_reg[60]                                 | 3      | 20    | NO           | NO                 | YES               | 20     | 0       | 
|eventFormatter    | s_reset_timestamp_4x_external_reg                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|T0_Shutter_Iface  | shutter_o_reg                                      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|triggerLogic      | trigger_o_reg[5]                                   | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|triggerLogic      | trigger_times_o_reg[5][4]                          | 3      | 30    | NO           | NO                 | YES               | 30     | 0       | 
+------------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | s_delaySR_reg           | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__1     | s_triggerTimeSR_reg[31] | 32     | 5          | 0      | 5       | 0      | 0      | 0      | 
+------------+-------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |temac_gbe_v9_rgmii       |         1|
|2     |mac_fifo_axi4            |         1|
|3     |tlu_event_fifo           |         1|
|4     |internalTriggerGenerator |         1|
+------+-------------------------+----------+

Report Cell Usage: 
+------+-------------------------+------+
|      |Cell                     |Count |
+------+-------------------------+------+
|1     |internalTriggerGenerator |     1|
|2     |mac_fifo_axi4            |     1|
|3     |temac_gbe_v9_rgmii       |     1|
|4     |tlu_event_fifo           |     1|
|5     |BUFG                     |     6|
|6     |CARRY4                   |   182|
|7     |CFGLUT5                  |     2|
|8     |IDELAYCTRL               |     2|
|9     |IDELAYE2                 |     6|
|10    |IDELAYE2_1               |     6|
|11    |ISERDESE2                |    12|
|12    |LUT1                     |   536|
|13    |LUT2                     |   568|
|14    |LUT3                     |   576|
|15    |LUT4                     |   474|
|16    |LUT5                     |   892|
|17    |LUT6                     |  1357|
|18    |MMCME2_BASE              |     1|
|19    |MUXF7                    |   119|
|20    |MUXF8                    |    23|
|21    |PLL_BASE                 |     1|
|22    |RAMB18E1                 |     6|
|23    |RAMB36E1                 |     1|
|24    |RAMB36E1_1               |    16|
|25    |SRL16                    |     1|
|26    |SRL16E                   |   380|
|27    |SRLC32E                  |    40|
|28    |FDCE                     |    20|
|29    |FDPE                     |     4|
|30    |FDRE                     |  6570|
|31    |FDSE                     |   746|
|32    |IBUF                     |     8|
|33    |IBUFDS_DIFF_OUT          |     6|
|34    |IBUFG                    |     2|
|35    |IBUFGDS                  |     1|
|36    |IOBUF                    |     2|
|37    |OBUF                     |    28|
|38    |OBUFT                    |     2|
+------+-------------------------+------+

Report Instance Areas: 
+------+----------------------------------------------------+-------------------------------------+------+
|      |Instance                                            |Module                               |Cells |
+------+----------------------------------------------------+-------------------------------------+------+
|1     |top                                                 |                                     | 12785|
|2     |  infra                                             |enclustra_ax3_pm3_infra              |  6045|
|3     |    clocks                                          |clocks_7s_extphy_Se                  |    68|
|4     |      clkdiv                                        |ipbus_clock_div__1                   |    41|
|5     |    eth                                             |eth_7s_rgmii                         |   109|
|6     |    ipbus                                           |ipbus_ctrl                           |  5868|
|7     |      udp_if                                        |UDP_if                               |  5080|
|8     |        IPADDR                                      |udp_ipaddr_block                     |   211|
|9     |        RARP_block                                  |udp_rarp_block                       |   506|
|10    |        ARP                                         |udp_build_arp                        |   235|
|11    |        payload                                     |udp_build_payload                    |   341|
|12    |        ping                                        |udp_build_ping                       |   222|
|13    |        resend                                      |udp_build_resend                     |    65|
|14    |        status                                      |udp_build_status                     |   351|
|15    |        status_buffer                               |udp_status_buffer                    |   656|
|16    |        rx_byte_sum                                 |udp_byte_sum__1                      |   102|
|17    |        rx_reset_block                              |udp_do_rx_reset                      |    14|
|18    |        rx_packet_parser                            |udp_packet_parser                    |   773|
|19    |        rx_ram_mux                                  |udp_rxram_mux                        |    82|
|20    |        internal_ram                                |udp_DualPortRAM                      |     1|
|21    |        internal_ram_selector                       |udp_buffer_selector                  |    18|
|22    |        internal_ram_shim                           |udp_rxram_shim                       |    59|
|23    |        ipbus_rx_ram                                |udp_DualPortRAM_rx                   |    12|
|24    |        rx_ram_selector                             |udp_buffer_selector__parameterized0  |   118|
|25    |        ipbus_tx_ram                                |udp_DualPortRAM_tx                   |    18|
|26    |        tx_ram_selector                             |udp_buffer_selector__parameterized1  |   167|
|27    |        tx_byte_sum                                 |udp_byte_sum                         |    84|
|28    |        rx_transactor                               |udp_rxtransactor_if                  |     7|
|29    |        tx_main                                     |udp_tx_mux                           |   495|
|30    |        tx_transactor                               |udp_txtransactor_if                  |   455|
|31    |        clock_crossing_if                           |udp_clock_crossing_if                |    75|
|32    |      trans                                         |transactor                           |   787|
|33    |        iface                                       |transactor_if                        |   346|
|34    |        sm                                          |transactor_sm                        |   407|
|35    |        cfg                                         |transactor_cfg                       |    34|
|36    |  I1                                                |ipbus_ctrlreg_v                      |    65|
|37    |  I2                                                |ipbus_fabric_sel                     |   139|
|38    |  I3                                                |i2c_master                           |   295|
|39    |    i2c_interface                                   |i2c_master_top                       |   295|
|40    |      byte_controller                               |i2c_master_byte_ctrl                 |    60|
|41    |      bit_controller                                |i2c_master_bit_ctrl                  |   113|
|42    |      registers                                     |i2c_master_registers                 |    87|
|43    |  I4                                                |logic_clocks                         |    37|
|44    |  I5                                                |triggerInputs_newTLU                 |  1618|
|45    |    ipbus_registers                                 |ipbus_ctrlreg_v__parameterized0      |   130|
|46    |    sync_registers                                  |synchronizeRegisters                 |   435|
|47    |    sync_ipbus                                      |synchronizeRegisters__parameterized0 |    19|
|48    |    \trigger_input_loop[0].thresholdDeserializer    |dualSERDES_1to4__1                   |    22|
|49    |      IODELAYCal                                    |IODELAYCal_FSM__1                    |     5|
|50    |    \trigger_input_loop[0].thresholdLUT             |arrivalTimeLUT__1                    |    11|
|51    |      c_coarse_ts                                   |counterWithReset__1                  |     8|
|52    |    \trigger_input_loop[0].cmp_inputTriggerCounter  |counterWithReset__parameterized0     |   136|
|53    |    \trigger_input_loop[1].thresholdDeserializer    |dualSERDES_1to4__2                   |    22|
|54    |      IODELAYCal                                    |IODELAYCal_FSM__2                    |     5|
|55    |    \trigger_input_loop[1].thresholdLUT             |arrivalTimeLUT__2                    |    11|
|56    |      c_coarse_ts                                   |counterWithReset__2                  |     8|
|57    |    \trigger_input_loop[1].cmp_inputTriggerCounter  |counterWithReset__parameterized1     |   136|
|58    |    \trigger_input_loop[2].thresholdDeserializer    |dualSERDES_1to4__3                   |    22|
|59    |      IODELAYCal                                    |IODELAYCal_FSM__3                    |     5|
|60    |    \trigger_input_loop[2].thresholdLUT             |arrivalTimeLUT__3                    |    11|
|61    |      c_coarse_ts                                   |counterWithReset__3                  |     8|
|62    |    \trigger_input_loop[2].cmp_inputTriggerCounter  |counterWithReset__parameterized2     |   136|
|63    |    \trigger_input_loop[3].thresholdDeserializer    |dualSERDES_1to4__4                   |    22|
|64    |      IODELAYCal                                    |IODELAYCal_FSM__4                    |     5|
|65    |    \trigger_input_loop[3].thresholdLUT             |arrivalTimeLUT__4                    |    11|
|66    |      c_coarse_ts                                   |counterWithReset__4                  |     8|
|67    |    \trigger_input_loop[3].cmp_inputTriggerCounter  |counterWithReset__parameterized3     |   136|
|68    |    \trigger_input_loop[4].thresholdDeserializer    |dualSERDES_1to4__5                   |    22|
|69    |      IODELAYCal                                    |IODELAYCal_FSM__5                    |     5|
|70    |    \trigger_input_loop[4].thresholdLUT             |arrivalTimeLUT__5                    |    11|
|71    |      c_coarse_ts                                   |counterWithReset__5                  |     8|
|72    |    \trigger_input_loop[4].cmp_inputTriggerCounter  |counterWithReset__parameterized4     |   136|
|73    |    \trigger_input_loop[5].thresholdDeserializer    |dualSERDES_1to4                      |    22|
|74    |      IODELAYCal                                    |IODELAYCal_FSM                       |     5|
|75    |    \trigger_input_loop[5].thresholdLUT             |arrivalTimeLUT                       |    11|
|76    |      c_coarse_ts                                   |counterWithReset                     |     8|
|77    |    \trigger_input_loop[5].cmp_inputTriggerCounter  |counterWithReset__parameterized5     |   136|
|78    |  I6                                                |eventFormatter                       |   764|
|79    |    cmp_timestampDomainCross                        |synchronizeRegisters__parameterized1 |   105|
|80    |    cmp_resetTimestampDomainCross                   |pulseClockDomainCrossing             |    10|
|81    |    cmp_triggerEdgeDetect                           |single_pulse__1                      |     4|
|82    |    cmp_timeStampCounter                            |counterWithReset__parameterized6     |   204|
|83    |  I7                                                |eventBuffer                          |   108|
|84    |  I8                                                |T0_Shutter_Iface                     |    19|
|85    |  I9                                                |DUTInterfaces                        |   862|
|86    |    ipbus_registers                                 |ipbus_ctrlreg_v__parameterized1      |   381|
|87    |    sync_status                                     |synchronizeRegisters__parameterized2 |    83|
|88    |    sync_ctrl                                       |synchronizeRegisters__parameterized3 |    59|
|89    |    \dut_interfaces[0].aida_dut_interface           |DUTInterface_AIDA__1                 |    16|
|90    |    \dut_interfaces[0].eudet_dut_interface          |DUTInterface_EUDET__1                |    62|
|91    |      rising_edge_pulse                             |single_pulse__3                      |     4|
|92    |    \dut_interfaces[1].aida_dut_interface           |DUTInterface_AIDA__2                 |    16|
|93    |    \dut_interfaces[1].eudet_dut_interface          |DUTInterface_EUDET__2                |    62|
|94    |      rising_edge_pulse                             |single_pulse__4                      |     4|
|95    |    \dut_interfaces[2].aida_dut_interface           |DUTInterface_AIDA__3                 |    16|
|96    |    \dut_interfaces[2].eudet_dut_interface          |DUTInterface_EUDET__3                |    62|
|97    |      rising_edge_pulse                             |single_pulse__5                      |     4|
|98    |    \dut_interfaces[3].aida_dut_interface           |DUTInterface_AIDA                    |    16|
|99    |    \dut_interfaces[3].eudet_dut_interface          |DUTInterface_EUDET                   |    62|
|100   |      rising_edge_pulse                             |single_pulse__2                      |     4|
|101   |  I10                                               |triggerLogic                         |  2784|
|102   |    ipbus_registers                                 |ipbus_ctrlreg_v__parameterized2      |   888|
|103   |    sync_status                                     |synchronizeRegisters__parameterized4 |   587|
|104   |    sync_ctrl                                       |synchronizeRegisters__parameterized5 |   329|
|105   |    cmp_coincidence_logic                           |coincidenceLogic                     |   200|
|106   |    cmp_triggerRisingEdge                           |single_pulse                         |     4|
|107   |    \gen_stretchVals[0].cmp_stretchPulse            |stretchPulse__1                      |    64|
|108   |    \gen_stretchVals[1].cmp_stretchPulse            |stretchPulse__2                      |    64|
|109   |    \gen_stretchVals[2].cmp_stretchPulse            |stretchPulse__3                      |    64|
|110   |    \gen_stretchVals[3].cmp_stretchPulse            |stretchPulse__4                      |    64|
|111   |    \gen_stretchVals[4].cmp_stretchPulse            |stretchPulse__5                      |    64|
|112   |    \gen_stretchVals[5].cmp_stretchPulse            |stretchPulse                         |    64|
+------+----------------------------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:01 ; elapsed = 00:03:07 . Memory (MB): peak = 1625.469 ; gain = 609.242 ; free physical = 295 ; free virtual = 14445
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 4 critical warnings and 2421 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:47 ; elapsed = 00:02:39 . Memory (MB): peak = 1625.469 ; gain = 179.508 ; free physical = 294 ; free virtual = 14444
Synthesis Optimization Complete : Time (s): cpu = 00:02:01 ; elapsed = 00:03:07 . Memory (MB): peak = 1625.473 ; gain = 609.246 ; free physical = 296 ; free virtual = 14446
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 253 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, infra/clocks/ibufgds0, from the path connected to top-level port: clk_enclustra 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-138] Pushed 12 inverter(s) to 18 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  CFGLUT5 => SRLC32E: 2 instances
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 6 instances
  IBUFG => IBUF: 1 instances
  IBUFGDS => IBUFDS: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances
  PLL_BASE => MMCME2_ADV: 1 instances
  SRL16 => SRL16E: 1 instances
  SRLC32E => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
850 Infos, 350 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:01 ; elapsed = 00:03:06 . Memory (MB): peak = 1636.469 ; gain = 541.742 ; free physical = 285 ; free virtual = 14446
INFO: [Common 17-1381] The checkpoint '/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/work/TLU_v1e.runs/synth_1/top_tlu_v1e.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.54 . Memory (MB): peak = 1666.480 ; gain = 0.000 ; free physical = 283 ; free virtual = 14445
INFO: [Common 17-206] Exiting Vivado at Fri Aug 25 14:25:22 2017...
