#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Sep 03 10:51:03 2020
# Process ID: 7224
# Current directory: C:/Users/zacharyheil/Desktop/lab1-base/base-soc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4288 C:\Users\zacharyheil\Desktop\lab1-base\base-soc\base-soc.xpr
# Log file: C:/Users/zacharyheil/Desktop/lab1-base/base-soc/vivado.log
# Journal file: C:/Users/zacharyheil/Desktop/lab1-base/base-soc\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/zacharyheil/Desktop/lab1-base/base-soc/base-soc.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 782.961 ; gain = 141.414
open_bd_design {C:/Users/zacharyheil/Desktop/lab1-base/base-soc/base-soc.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:clk_wiz:5.3 - clk_wiz_0
Adding cell -- xilinx.com:ip:mig_7series:4.0 - mig_7series_0
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_83M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - lmb_bram
Successfully read diagram <system> from BD file <C:/Users/zacharyheil/Desktop/lab1-base/base-soc/base-soc.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 868.426 ; gain = 57.109
delete_bd_objs [get_bd_nets rst_mig_7series_0_83M_mb_reset] [get_bd_intf_nets microblaze_0_dlmb_1] [get_bd_intf_nets microblaze_0_ilmb_1] [get_bd_intf_nets microblaze_0_M_AXI_DC] [get_bd_intf_nets microblaze_0_M_AXI_IC] [get_bd_intf_nets microblaze_0_debug] [get_bd_intf_nets microblaze_0_M_AXI_DP] [get_bd_cells microblaze_0]
delete_bd_objs [get_bd_nets rst_mig_7series_0_83M_bus_struct_reset] [get_bd_cells microblaze_0_local_memory]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:10.0 microblaze_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config {local_mem "8KB" ecc "None" cache "8KB" debug_module "Debug Only" axi_periph "Enabled" axi_intc "0" clk "/mig_7series_0/ui_clk (83 MHz)" }  [get_bd_cells microblaze_0]
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
apply_bd_automation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1060.016 ; gain = 176.824
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/axi_uartlite_0/S_AXI" Clk "Auto" }  [get_bd_intf_pins microblaze_0/M_AXI_DP]
</axi_gpio_0/S_AXI/Reg> is being mapped into </microblaze_0/Data> at <0x40000000 [ 64K ]>
</axi_gpio_1/S_AXI/Reg> is being mapped into </microblaze_0/Data> at <0x40010000 [ 64K ]>
</axi_gpio_2/S_AXI/Reg> is being mapped into </microblaze_0/Data> at <0x40020000 [ 64K ]>
</axi_uartlite_0/S_AXI/Reg> is being mapped into </microblaze_0/Data> at <0x40600000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/mig_7series_0/S_AXI" Clk "Auto" }  [get_bd_intf_pins microblaze_0/M_AXI_DC]
</mig_7series_0/memmap/memaddr> is being mapped into </microblaze_0/Data> at <0x80000000 [ 256M ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/mig_7series_0/S_AXI" Clk "Auto" }  [get_bd_intf_pins microblaze_0/M_AXI_IC]
</mig_7series_0/memmap/memaddr> is being mapped into </microblaze_0/Instruction> at <0x80000000 [ 256M ]>
endgroup
save_bd_design
Wrote  : <C:/Users/zacharyheil/Desktop/lab1-base/base-soc/base-soc.srcs/sources_1/bd/system/system.bd> 
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep 03 10:52:38 2020...
