Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Sun Dec  7 19:01:52 2025
| Host         : greskad74-vivobookasuslaptopx515jax515ja running 64-bit Loc-OS Linux 23 (Con Tutti)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file uart_padovan_timing_summary_routed.rpt -pb uart_padovan_timing_summary_routed.pb -rpx uart_padovan_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_padovan
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          19          
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.549     -104.070                     19                  787        0.140        0.000                      0                  787        4.500        0.000                       0                   417  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -6.549     -104.070                     19                  787        0.140        0.000                      0                  787        4.500        0.000                       0                   417  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           19  Failing Endpoints,  Worst Slack       -6.549ns,  Total Violation     -104.070ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.549ns  (required time - arrival time)
  Source:                 result_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_chars_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.569ns  (logic 7.018ns (42.357%)  route 9.551ns (57.643%))
  Logic Levels:           22  (CARRY4=13 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.558     5.079    clk_IBUF_BUFG
    SLICE_X8Y51          FDRE                                         r  result_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518     5.597 r  result_reg_reg[9]/Q
                         net (fo=103, routed)         0.864     6.461    result_reg_reg_n_0_[9]
    SLICE_X8Y49          LUT3 (Prop_lut3_I1_O)        0.124     6.585 r  result_chars[3][3]_i_59/O
                         net (fo=4, routed)           0.830     7.414    result_chars[3][3]_i_59_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.940 r  result_chars_reg[1][3]_i_208/CO[3]
                         net (fo=1, routed)           0.000     7.940    result_chars_reg[1][3]_i_208_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.054 r  result_chars_reg[1][3]_i_169/CO[3]
                         net (fo=1, routed)           0.000     8.054    result_chars_reg[1][3]_i_169_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.168 r  result_chars_reg[1][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000     8.168    result_chars_reg[1][3]_i_121_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.282 r  result_chars_reg[1][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000     8.282    result_chars_reg[1][3]_i_103_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.616 r  result_chars_reg[1][3]_i_97/O[1]
                         net (fo=3, routed)           0.678     9.295    result_chars_reg[1][3]_i_97_n_6
    SLICE_X5Y57          LUT3 (Prop_lut3_I0_O)        0.303     9.598 r  result_chars[1][3]_i_101/O
                         net (fo=2, routed)           0.595    10.193    result_chars[1][3]_i_101_n_0
    SLICE_X6Y57          LUT5 (Prop_lut5_I1_O)        0.124    10.317 r  result_chars[1][3]_i_79/O
                         net (fo=2, routed)           0.530    10.847    result_chars[1][3]_i_79_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    11.384 r  result_chars_reg[1][3]_i_62/O[2]
                         net (fo=8, routed)           1.129    12.513    result_chars_reg[1][3]_i_62_n_5
    SLICE_X12Y57         LUT4 (Prop_lut4_I2_O)        0.302    12.815 r  result_chars[1][3]_i_75/O
                         net (fo=1, routed)           0.000    12.815    result_chars[1][3]_i_75_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.393 r  result_chars_reg[1][3]_i_61/O[2]
                         net (fo=3, routed)           0.653    14.046    result_chars_reg[1][3]_i_61_n_5
    SLICE_X13Y59         LUT4 (Prop_lut4_I1_O)        0.301    14.347 r  result_chars[1][3]_i_68/O
                         net (fo=1, routed)           0.000    14.347    result_chars[1][3]_i_68_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.927 r  result_chars_reg[1][3]_i_60/O[2]
                         net (fo=1, routed)           0.410    15.337    result_chars_reg[1][3]_i_60_n_5
    SLICE_X13Y58         LUT2 (Prop_lut2_I1_O)        0.302    15.639 r  result_chars[1][3]_i_36/O
                         net (fo=1, routed)           0.000    15.639    result_chars[1][3]_i_36_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.219 r  result_chars_reg[1][3]_i_13/O[2]
                         net (fo=20, routed)          0.727    16.946    result_chars_reg[1][3]_i_13_n_5
    SLICE_X12Y59         LUT6 (Prop_lut6_I1_O)        0.302    17.248 r  result_chars[1][3]_i_38/O
                         net (fo=4, routed)           0.740    17.988    result_chars[1][3]_i_38_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.373 r  result_chars_reg[1][3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.373    result_chars_reg[1][3]_i_15_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.487 r  result_chars_reg[1][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.487    result_chars_reg[1][3]_i_6_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.601 r  result_chars_reg[1][3]_i_3/CO[3]
                         net (fo=11, routed)          1.211    19.811    result_chars_reg[1][3]_i_3_n_0
    SLICE_X9Y60          LUT5 (Prop_lut5_I4_O)        0.124    19.935 r  result_chars[1][3]_i_27/O
                         net (fo=1, routed)           0.190    20.125    result_chars[1][3]_i_27_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    20.529 r  result_chars_reg[1][3]_i_11/CO[3]
                         net (fo=4, routed)           0.994    21.524    result_chars_reg[1][3]_i_11_n_0
    SLICE_X7Y61          LUT6 (Prop_lut6_I4_O)        0.124    21.648 r  result_chars[1][1]_i_1_comp/O
                         net (fo=1, routed)           0.000    21.648    p_4_in[1]
    SLICE_X7Y61          FDRE                                         r  result_chars_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X7Y61          FDRE                                         r  result_chars_reg[1][1]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X7Y61          FDRE (Setup_fdre_C_D)        0.031    15.099    result_chars_reg[1][1]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -21.648    
  -------------------------------------------------------------------
                         slack                                 -6.549    

Slack (VIOLATED) :        -6.516ns  (required time - arrival time)
  Source:                 result_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_chars_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.537ns  (logic 7.018ns (42.439%)  route 9.519ns (57.561%))
  Logic Levels:           22  (CARRY4=13 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.558     5.079    clk_IBUF_BUFG
    SLICE_X8Y51          FDRE                                         r  result_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518     5.597 r  result_reg_reg[9]/Q
                         net (fo=103, routed)         0.864     6.461    result_reg_reg_n_0_[9]
    SLICE_X8Y49          LUT3 (Prop_lut3_I1_O)        0.124     6.585 r  result_chars[3][3]_i_59/O
                         net (fo=4, routed)           0.830     7.414    result_chars[3][3]_i_59_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.940 r  result_chars_reg[1][3]_i_208/CO[3]
                         net (fo=1, routed)           0.000     7.940    result_chars_reg[1][3]_i_208_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.054 r  result_chars_reg[1][3]_i_169/CO[3]
                         net (fo=1, routed)           0.000     8.054    result_chars_reg[1][3]_i_169_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.168 r  result_chars_reg[1][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000     8.168    result_chars_reg[1][3]_i_121_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.282 r  result_chars_reg[1][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000     8.282    result_chars_reg[1][3]_i_103_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.616 r  result_chars_reg[1][3]_i_97/O[1]
                         net (fo=3, routed)           0.678     9.295    result_chars_reg[1][3]_i_97_n_6
    SLICE_X5Y57          LUT3 (Prop_lut3_I0_O)        0.303     9.598 r  result_chars[1][3]_i_101/O
                         net (fo=2, routed)           0.595    10.193    result_chars[1][3]_i_101_n_0
    SLICE_X6Y57          LUT5 (Prop_lut5_I1_O)        0.124    10.317 r  result_chars[1][3]_i_79/O
                         net (fo=2, routed)           0.530    10.847    result_chars[1][3]_i_79_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    11.384 r  result_chars_reg[1][3]_i_62/O[2]
                         net (fo=8, routed)           1.129    12.513    result_chars_reg[1][3]_i_62_n_5
    SLICE_X12Y57         LUT4 (Prop_lut4_I2_O)        0.302    12.815 r  result_chars[1][3]_i_75/O
                         net (fo=1, routed)           0.000    12.815    result_chars[1][3]_i_75_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.393 r  result_chars_reg[1][3]_i_61/O[2]
                         net (fo=3, routed)           0.653    14.046    result_chars_reg[1][3]_i_61_n_5
    SLICE_X13Y59         LUT4 (Prop_lut4_I1_O)        0.301    14.347 r  result_chars[1][3]_i_68/O
                         net (fo=1, routed)           0.000    14.347    result_chars[1][3]_i_68_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.927 r  result_chars_reg[1][3]_i_60/O[2]
                         net (fo=1, routed)           0.410    15.337    result_chars_reg[1][3]_i_60_n_5
    SLICE_X13Y58         LUT2 (Prop_lut2_I1_O)        0.302    15.639 r  result_chars[1][3]_i_36/O
                         net (fo=1, routed)           0.000    15.639    result_chars[1][3]_i_36_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.219 r  result_chars_reg[1][3]_i_13/O[2]
                         net (fo=20, routed)          0.727    16.946    result_chars_reg[1][3]_i_13_n_5
    SLICE_X12Y59         LUT6 (Prop_lut6_I1_O)        0.302    17.248 r  result_chars[1][3]_i_38/O
                         net (fo=4, routed)           0.740    17.988    result_chars[1][3]_i_38_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.373 r  result_chars_reg[1][3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.373    result_chars_reg[1][3]_i_15_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.487 r  result_chars_reg[1][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.487    result_chars_reg[1][3]_i_6_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.601 r  result_chars_reg[1][3]_i_3/CO[3]
                         net (fo=11, routed)          1.211    19.811    result_chars_reg[1][3]_i_3_n_0
    SLICE_X9Y60          LUT5 (Prop_lut5_I4_O)        0.124    19.935 r  result_chars[1][3]_i_27/O
                         net (fo=1, routed)           0.190    20.125    result_chars[1][3]_i_27_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    20.529 r  result_chars_reg[1][3]_i_11/CO[3]
                         net (fo=4, routed)           0.962    21.492    result_chars_reg[1][3]_i_11_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I5_O)        0.124    21.616 r  result_chars[1][2]_i_1_comp/O
                         net (fo=1, routed)           0.000    21.616    p_4_in[2]
    SLICE_X7Y60          FDRE                                         r  result_chars_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.505    14.846    clk_IBUF_BUFG
    SLICE_X7Y60          FDRE                                         r  result_chars_reg[1][2]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X7Y60          FDRE (Setup_fdre_C_D)        0.031    15.100    result_chars_reg[1][2]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -21.616    
  -------------------------------------------------------------------
                         slack                                 -6.516    

Slack (VIOLATED) :        -6.482ns  (required time - arrival time)
  Source:                 result_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_chars_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.500ns  (logic 7.018ns (42.533%)  route 9.482ns (57.467%))
  Logic Levels:           22  (CARRY4=13 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.558     5.079    clk_IBUF_BUFG
    SLICE_X8Y51          FDRE                                         r  result_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518     5.597 r  result_reg_reg[9]/Q
                         net (fo=103, routed)         0.864     6.461    result_reg_reg_n_0_[9]
    SLICE_X8Y49          LUT3 (Prop_lut3_I1_O)        0.124     6.585 r  result_chars[3][3]_i_59/O
                         net (fo=4, routed)           0.830     7.414    result_chars[3][3]_i_59_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.940 r  result_chars_reg[1][3]_i_208/CO[3]
                         net (fo=1, routed)           0.000     7.940    result_chars_reg[1][3]_i_208_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.054 r  result_chars_reg[1][3]_i_169/CO[3]
                         net (fo=1, routed)           0.000     8.054    result_chars_reg[1][3]_i_169_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.168 r  result_chars_reg[1][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000     8.168    result_chars_reg[1][3]_i_121_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.282 r  result_chars_reg[1][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000     8.282    result_chars_reg[1][3]_i_103_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.616 r  result_chars_reg[1][3]_i_97/O[1]
                         net (fo=3, routed)           0.678     9.295    result_chars_reg[1][3]_i_97_n_6
    SLICE_X5Y57          LUT3 (Prop_lut3_I0_O)        0.303     9.598 r  result_chars[1][3]_i_101/O
                         net (fo=2, routed)           0.595    10.193    result_chars[1][3]_i_101_n_0
    SLICE_X6Y57          LUT5 (Prop_lut5_I1_O)        0.124    10.317 r  result_chars[1][3]_i_79/O
                         net (fo=2, routed)           0.530    10.847    result_chars[1][3]_i_79_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    11.384 r  result_chars_reg[1][3]_i_62/O[2]
                         net (fo=8, routed)           1.129    12.513    result_chars_reg[1][3]_i_62_n_5
    SLICE_X12Y57         LUT4 (Prop_lut4_I2_O)        0.302    12.815 r  result_chars[1][3]_i_75/O
                         net (fo=1, routed)           0.000    12.815    result_chars[1][3]_i_75_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.393 r  result_chars_reg[1][3]_i_61/O[2]
                         net (fo=3, routed)           0.653    14.046    result_chars_reg[1][3]_i_61_n_5
    SLICE_X13Y59         LUT4 (Prop_lut4_I1_O)        0.301    14.347 r  result_chars[1][3]_i_68/O
                         net (fo=1, routed)           0.000    14.347    result_chars[1][3]_i_68_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.927 r  result_chars_reg[1][3]_i_60/O[2]
                         net (fo=1, routed)           0.410    15.337    result_chars_reg[1][3]_i_60_n_5
    SLICE_X13Y58         LUT2 (Prop_lut2_I1_O)        0.302    15.639 r  result_chars[1][3]_i_36/O
                         net (fo=1, routed)           0.000    15.639    result_chars[1][3]_i_36_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.219 r  result_chars_reg[1][3]_i_13/O[2]
                         net (fo=20, routed)          0.727    16.946    result_chars_reg[1][3]_i_13_n_5
    SLICE_X12Y59         LUT6 (Prop_lut6_I1_O)        0.302    17.248 r  result_chars[1][3]_i_38/O
                         net (fo=4, routed)           0.740    17.988    result_chars[1][3]_i_38_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.373 r  result_chars_reg[1][3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.373    result_chars_reg[1][3]_i_15_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.487 r  result_chars_reg[1][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.487    result_chars_reg[1][3]_i_6_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.601 r  result_chars_reg[1][3]_i_3/CO[3]
                         net (fo=11, routed)          1.211    19.811    result_chars_reg[1][3]_i_3_n_0
    SLICE_X9Y60          LUT5 (Prop_lut5_I4_O)        0.124    19.935 r  result_chars[1][3]_i_27/O
                         net (fo=1, routed)           0.190    20.125    result_chars[1][3]_i_27_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    20.529 r  result_chars_reg[1][3]_i_11/CO[3]
                         net (fo=4, routed)           0.926    21.455    result_chars_reg[1][3]_i_11_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I4_O)        0.124    21.579 r  result_chars[1][3]_i_1_comp/O
                         net (fo=1, routed)           0.000    21.579    p_4_in[3]
    SLICE_X7Y60          FDRE                                         r  result_chars_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.505    14.846    clk_IBUF_BUFG
    SLICE_X7Y60          FDRE                                         r  result_chars_reg[1][3]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X7Y60          FDRE (Setup_fdre_C_D)        0.029    15.098    result_chars_reg[1][3]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -21.579    
  -------------------------------------------------------------------
                         slack                                 -6.482    

Slack (VIOLATED) :        -6.346ns  (required time - arrival time)
  Source:                 led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_chars_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.322ns  (logic 6.931ns (42.465%)  route 9.391ns (57.535%))
  Logic Levels:           22  (CARRY4=12 LUT3=4 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X9Y48          FDRE                                         r  led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  led_reg[7]/Q
                         net (fo=102, routed)         0.863     6.410    led_OBUF[7]
    SLICE_X8Y50          LUT3 (Prop_lut3_I1_O)        0.124     6.534 r  result_chars[0][5]_i_113/O
                         net (fo=2, routed)           1.175     7.709    result_chars[0][5]_i_113_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.107 r  result_chars_reg[0][5]_i_74/CO[3]
                         net (fo=1, routed)           0.000     8.107    result_chars_reg[0][5]_i_74_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.221 r  result_chars_reg[0][5]_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.221    result_chars_reg[0][5]_i_38_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.555 r  result_chars_reg[0][5]_i_21/O[1]
                         net (fo=3, routed)           0.818     9.373    result_chars_reg[0][5]_i_21_n_6
    SLICE_X0Y58          LUT3 (Prop_lut3_I1_O)        0.303     9.676 r  result_chars[0][5]_i_25/O
                         net (fo=2, routed)           0.659    10.335    result_chars[0][5]_i_25_n_0
    SLICE_X0Y60          LUT5 (Prop_lut5_I1_O)        0.124    10.459 r  result_chars[0][5]_i_7/O
                         net (fo=2, routed)           0.878    11.337    result_chars[0][5]_i_7_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.863 r  result_chars_reg[0][5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.863    result_chars_reg[0][5]_i_2_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.197 f  result_chars_reg[0][7]_i_2/O[1]
                         net (fo=13, routed)          1.029    13.226    result_chars_reg[0][7]_i_2_n_6
    SLICE_X4Y60          LUT3 (Prop_lut3_I2_O)        0.332    13.558 r  result_chars[0][4]_i_207/O
                         net (fo=2, routed)           0.690    14.248    result_chars[0][4]_i_207_n_0
    SLICE_X4Y60          LUT4 (Prop_lut4_I3_O)        0.327    14.575 r  result_chars[0][4]_i_211/O
                         net (fo=1, routed)           0.000    14.575    result_chars[0][4]_i_211_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.976 r  result_chars_reg[0][4]_i_189/CO[3]
                         net (fo=1, routed)           0.000    14.976    result_chars_reg[0][4]_i_189_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.310 r  result_chars_reg[0][4]_i_155/O[1]
                         net (fo=2, routed)           0.720    16.030    result_chars_reg[0][4]_i_155_n_6
    SLICE_X3Y61          LUT3 (Prop_lut3_I0_O)        0.328    16.358 r  result_chars[0][4]_i_110/O
                         net (fo=2, routed)           0.594    16.952    result_chars[0][4]_i_110_n_0
    SLICE_X3Y62          LUT4 (Prop_lut4_I3_O)        0.332    17.284 r  result_chars[0][4]_i_114/O
                         net (fo=1, routed)           0.000    17.284    result_chars[0][4]_i_114_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.816 r  result_chars_reg[0][4]_i_69/CO[3]
                         net (fo=1, routed)           0.000    17.816    result_chars_reg[0][4]_i_69_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.150 r  result_chars_reg[0][4]_i_36/O[1]
                         net (fo=3, routed)           0.721    18.872    result_chars_reg[0][4]_i_36_n_6
    SLICE_X2Y63          LUT4 (Prop_lut4_I2_O)        0.303    19.175 r  result_chars[0][4]_i_68/O
                         net (fo=1, routed)           0.000    19.175    result_chars[0][4]_i_68_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.688 r  result_chars_reg[0][4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.688    result_chars_reg[0][4]_i_27_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.805 r  result_chars_reg[0][4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.805    result_chars_reg[0][4]_i_6_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.922 r  result_chars_reg[0][4]_i_3/CO[3]
                         net (fo=9, routed)           0.807    20.729    result_chars_reg[0][4]_i_3_n_0
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.124    20.853 r  result_chars[0][7]_i_5/O
                         net (fo=1, routed)           0.436    21.289    result_chars[0][7]_i_5_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I3_O)        0.124    21.413 r  result_chars[0][7]_i_1_comp/O
                         net (fo=1, routed)           0.000    21.413    result_chars[0][7]_i_1_n_0
    SLICE_X2Y67          FDRE                                         r  result_chars_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.501    14.842    clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  result_chars_reg[0][7]/C
                         clock pessimism              0.180    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X2Y67          FDRE (Setup_fdre_C_D)        0.081    15.067    result_chars_reg[0][7]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                         -21.413    
  -------------------------------------------------------------------
                         slack                                 -6.346    

Slack (VIOLATED) :        -6.249ns  (required time - arrival time)
  Source:                 result_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_chars_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.318ns  (logic 7.018ns (43.009%)  route 9.300ns (56.991%))
  Logic Levels:           22  (CARRY4=13 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.558     5.079    clk_IBUF_BUFG
    SLICE_X8Y51          FDRE                                         r  result_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518     5.597 r  result_reg_reg[9]/Q
                         net (fo=103, routed)         0.864     6.461    result_reg_reg_n_0_[9]
    SLICE_X8Y49          LUT3 (Prop_lut3_I1_O)        0.124     6.585 r  result_chars[3][3]_i_59/O
                         net (fo=4, routed)           0.830     7.414    result_chars[3][3]_i_59_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.940 r  result_chars_reg[1][3]_i_208/CO[3]
                         net (fo=1, routed)           0.000     7.940    result_chars_reg[1][3]_i_208_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.054 r  result_chars_reg[1][3]_i_169/CO[3]
                         net (fo=1, routed)           0.000     8.054    result_chars_reg[1][3]_i_169_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.168 r  result_chars_reg[1][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000     8.168    result_chars_reg[1][3]_i_121_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.282 r  result_chars_reg[1][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000     8.282    result_chars_reg[1][3]_i_103_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.616 r  result_chars_reg[1][3]_i_97/O[1]
                         net (fo=3, routed)           0.678     9.295    result_chars_reg[1][3]_i_97_n_6
    SLICE_X5Y57          LUT3 (Prop_lut3_I0_O)        0.303     9.598 r  result_chars[1][3]_i_101/O
                         net (fo=2, routed)           0.595    10.193    result_chars[1][3]_i_101_n_0
    SLICE_X6Y57          LUT5 (Prop_lut5_I1_O)        0.124    10.317 r  result_chars[1][3]_i_79/O
                         net (fo=2, routed)           0.530    10.847    result_chars[1][3]_i_79_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    11.384 r  result_chars_reg[1][3]_i_62/O[2]
                         net (fo=8, routed)           1.129    12.513    result_chars_reg[1][3]_i_62_n_5
    SLICE_X12Y57         LUT4 (Prop_lut4_I2_O)        0.302    12.815 r  result_chars[1][3]_i_75/O
                         net (fo=1, routed)           0.000    12.815    result_chars[1][3]_i_75_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.393 r  result_chars_reg[1][3]_i_61/O[2]
                         net (fo=3, routed)           0.653    14.046    result_chars_reg[1][3]_i_61_n_5
    SLICE_X13Y59         LUT4 (Prop_lut4_I1_O)        0.301    14.347 r  result_chars[1][3]_i_68/O
                         net (fo=1, routed)           0.000    14.347    result_chars[1][3]_i_68_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.927 r  result_chars_reg[1][3]_i_60/O[2]
                         net (fo=1, routed)           0.410    15.337    result_chars_reg[1][3]_i_60_n_5
    SLICE_X13Y58         LUT2 (Prop_lut2_I1_O)        0.302    15.639 r  result_chars[1][3]_i_36/O
                         net (fo=1, routed)           0.000    15.639    result_chars[1][3]_i_36_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.219 r  result_chars_reg[1][3]_i_13/O[2]
                         net (fo=20, routed)          0.727    16.946    result_chars_reg[1][3]_i_13_n_5
    SLICE_X12Y59         LUT6 (Prop_lut6_I1_O)        0.302    17.248 r  result_chars[1][3]_i_38/O
                         net (fo=4, routed)           0.740    17.988    result_chars[1][3]_i_38_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.373 r  result_chars_reg[1][3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.373    result_chars_reg[1][3]_i_15_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.487 r  result_chars_reg[1][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.487    result_chars_reg[1][3]_i_6_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.601 r  result_chars_reg[1][3]_i_3/CO[3]
                         net (fo=11, routed)          1.211    19.811    result_chars_reg[1][3]_i_3_n_0
    SLICE_X9Y60          LUT5 (Prop_lut5_I4_O)        0.124    19.935 r  result_chars[1][3]_i_27/O
                         net (fo=1, routed)           0.190    20.125    result_chars[1][3]_i_27_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    20.529 r  result_chars_reg[1][3]_i_11/CO[3]
                         net (fo=4, routed)           0.743    21.273    result_chars_reg[1][3]_i_11_n_0
    SLICE_X6Y60          LUT6 (Prop_lut6_I3_O)        0.124    21.397 r  result_chars[1][0]_i_1_comp/O
                         net (fo=1, routed)           0.000    21.397    p_4_in[0]
    SLICE_X6Y60          FDRE                                         r  result_chars_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.505    14.846    clk_IBUF_BUFG
    SLICE_X6Y60          FDRE                                         r  result_chars_reg[1][0]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X6Y60          FDRE (Setup_fdre_C_D)        0.079    15.148    result_chars_reg[1][0]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -21.397    
  -------------------------------------------------------------------
                         slack                                 -6.249    

Slack (VIOLATED) :        -6.246ns  (required time - arrival time)
  Source:                 led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_chars_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.167ns  (logic 6.931ns (42.870%)  route 9.236ns (57.130%))
  Logic Levels:           22  (CARRY4=12 LUT3=5 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X9Y48          FDRE                                         r  led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  led_reg[7]/Q
                         net (fo=102, routed)         0.863     6.410    led_OBUF[7]
    SLICE_X8Y50          LUT3 (Prop_lut3_I1_O)        0.124     6.534 r  result_chars[0][5]_i_113/O
                         net (fo=2, routed)           1.175     7.709    result_chars[0][5]_i_113_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.107 r  result_chars_reg[0][5]_i_74/CO[3]
                         net (fo=1, routed)           0.000     8.107    result_chars_reg[0][5]_i_74_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.221 r  result_chars_reg[0][5]_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.221    result_chars_reg[0][5]_i_38_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.555 r  result_chars_reg[0][5]_i_21/O[1]
                         net (fo=3, routed)           0.818     9.373    result_chars_reg[0][5]_i_21_n_6
    SLICE_X0Y58          LUT3 (Prop_lut3_I1_O)        0.303     9.676 r  result_chars[0][5]_i_25/O
                         net (fo=2, routed)           0.659    10.335    result_chars[0][5]_i_25_n_0
    SLICE_X0Y60          LUT5 (Prop_lut5_I1_O)        0.124    10.459 r  result_chars[0][5]_i_7/O
                         net (fo=2, routed)           0.878    11.337    result_chars[0][5]_i_7_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.863 r  result_chars_reg[0][5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.863    result_chars_reg[0][5]_i_2_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.197 f  result_chars_reg[0][7]_i_2/O[1]
                         net (fo=13, routed)          1.029    13.226    result_chars_reg[0][7]_i_2_n_6
    SLICE_X4Y60          LUT3 (Prop_lut3_I2_O)        0.332    13.558 r  result_chars[0][4]_i_207/O
                         net (fo=2, routed)           0.690    14.248    result_chars[0][4]_i_207_n_0
    SLICE_X4Y60          LUT4 (Prop_lut4_I3_O)        0.327    14.575 r  result_chars[0][4]_i_211/O
                         net (fo=1, routed)           0.000    14.575    result_chars[0][4]_i_211_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.976 r  result_chars_reg[0][4]_i_189/CO[3]
                         net (fo=1, routed)           0.000    14.976    result_chars_reg[0][4]_i_189_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.310 r  result_chars_reg[0][4]_i_155/O[1]
                         net (fo=2, routed)           0.720    16.030    result_chars_reg[0][4]_i_155_n_6
    SLICE_X3Y61          LUT3 (Prop_lut3_I0_O)        0.328    16.358 r  result_chars[0][4]_i_110/O
                         net (fo=2, routed)           0.594    16.952    result_chars[0][4]_i_110_n_0
    SLICE_X3Y62          LUT4 (Prop_lut4_I3_O)        0.332    17.284 r  result_chars[0][4]_i_114/O
                         net (fo=1, routed)           0.000    17.284    result_chars[0][4]_i_114_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.816 r  result_chars_reg[0][4]_i_69/CO[3]
                         net (fo=1, routed)           0.000    17.816    result_chars_reg[0][4]_i_69_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.150 r  result_chars_reg[0][4]_i_36/O[1]
                         net (fo=3, routed)           0.721    18.872    result_chars_reg[0][4]_i_36_n_6
    SLICE_X2Y63          LUT4 (Prop_lut4_I2_O)        0.303    19.175 r  result_chars[0][4]_i_68/O
                         net (fo=1, routed)           0.000    19.175    result_chars[0][4]_i_68_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.688 r  result_chars_reg[0][4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.688    result_chars_reg[0][4]_i_27_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.805 r  result_chars_reg[0][4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.805    result_chars_reg[0][4]_i_6_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.922 r  result_chars_reg[0][4]_i_3/CO[3]
                         net (fo=9, routed)           0.667    20.589    result_chars_reg[0][4]_i_3_n_0
    SLICE_X2Y66          LUT3 (Prop_lut3_I0_O)        0.124    20.713 r  result_chars[0][7]_i_3/O
                         net (fo=2, routed)           0.422    21.135    result_chars[0][7]_i_3_n_0
    SLICE_X5Y67          LUT5 (Prop_lut5_I4_O)        0.124    21.259 r  result_chars[0][1]_i_1_comp/O
                         net (fo=1, routed)           0.000    21.259    result_chars[0][1]_i_1_n_0
    SLICE_X5Y67          FDRE                                         r  result_chars_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.499    14.840    clk_IBUF_BUFG
    SLICE_X5Y67          FDRE                                         r  result_chars_reg[0][1]/C
                         clock pessimism              0.180    15.020    
                         clock uncertainty           -0.035    14.984    
    SLICE_X5Y67          FDRE (Setup_fdre_C_D)        0.029    15.013    result_chars_reg[0][1]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -21.259    
  -------------------------------------------------------------------
                         slack                                 -6.246    

Slack (VIOLATED) :        -6.244ns  (required time - arrival time)
  Source:                 led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_chars_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.167ns  (logic 6.931ns (42.870%)  route 9.236ns (57.130%))
  Logic Levels:           22  (CARRY4=12 LUT3=5 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X9Y48          FDRE                                         r  led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  led_reg[7]/Q
                         net (fo=102, routed)         0.863     6.410    led_OBUF[7]
    SLICE_X8Y50          LUT3 (Prop_lut3_I1_O)        0.124     6.534 r  result_chars[0][5]_i_113/O
                         net (fo=2, routed)           1.175     7.709    result_chars[0][5]_i_113_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.107 r  result_chars_reg[0][5]_i_74/CO[3]
                         net (fo=1, routed)           0.000     8.107    result_chars_reg[0][5]_i_74_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.221 r  result_chars_reg[0][5]_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.221    result_chars_reg[0][5]_i_38_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.555 r  result_chars_reg[0][5]_i_21/O[1]
                         net (fo=3, routed)           0.818     9.373    result_chars_reg[0][5]_i_21_n_6
    SLICE_X0Y58          LUT3 (Prop_lut3_I1_O)        0.303     9.676 r  result_chars[0][5]_i_25/O
                         net (fo=2, routed)           0.659    10.335    result_chars[0][5]_i_25_n_0
    SLICE_X0Y60          LUT5 (Prop_lut5_I1_O)        0.124    10.459 r  result_chars[0][5]_i_7/O
                         net (fo=2, routed)           0.878    11.337    result_chars[0][5]_i_7_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.863 r  result_chars_reg[0][5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.863    result_chars_reg[0][5]_i_2_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.197 f  result_chars_reg[0][7]_i_2/O[1]
                         net (fo=13, routed)          1.029    13.226    result_chars_reg[0][7]_i_2_n_6
    SLICE_X4Y60          LUT3 (Prop_lut3_I2_O)        0.332    13.558 r  result_chars[0][4]_i_207/O
                         net (fo=2, routed)           0.690    14.248    result_chars[0][4]_i_207_n_0
    SLICE_X4Y60          LUT4 (Prop_lut4_I3_O)        0.327    14.575 r  result_chars[0][4]_i_211/O
                         net (fo=1, routed)           0.000    14.575    result_chars[0][4]_i_211_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.976 r  result_chars_reg[0][4]_i_189/CO[3]
                         net (fo=1, routed)           0.000    14.976    result_chars_reg[0][4]_i_189_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.310 r  result_chars_reg[0][4]_i_155/O[1]
                         net (fo=2, routed)           0.720    16.030    result_chars_reg[0][4]_i_155_n_6
    SLICE_X3Y61          LUT3 (Prop_lut3_I0_O)        0.328    16.358 r  result_chars[0][4]_i_110/O
                         net (fo=2, routed)           0.594    16.952    result_chars[0][4]_i_110_n_0
    SLICE_X3Y62          LUT4 (Prop_lut4_I3_O)        0.332    17.284 r  result_chars[0][4]_i_114/O
                         net (fo=1, routed)           0.000    17.284    result_chars[0][4]_i_114_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.816 r  result_chars_reg[0][4]_i_69/CO[3]
                         net (fo=1, routed)           0.000    17.816    result_chars_reg[0][4]_i_69_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.150 r  result_chars_reg[0][4]_i_36/O[1]
                         net (fo=3, routed)           0.721    18.872    result_chars_reg[0][4]_i_36_n_6
    SLICE_X2Y63          LUT4 (Prop_lut4_I2_O)        0.303    19.175 r  result_chars[0][4]_i_68/O
                         net (fo=1, routed)           0.000    19.175    result_chars[0][4]_i_68_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.688 r  result_chars_reg[0][4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.688    result_chars_reg[0][4]_i_27_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.805 r  result_chars_reg[0][4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.805    result_chars_reg[0][4]_i_6_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.922 r  result_chars_reg[0][4]_i_3/CO[3]
                         net (fo=9, routed)           0.667    20.589    result_chars_reg[0][4]_i_3_n_0
    SLICE_X2Y66          LUT3 (Prop_lut3_I0_O)        0.124    20.713 r  result_chars[0][7]_i_3/O
                         net (fo=2, routed)           0.422    21.135    result_chars[0][7]_i_3_n_0
    SLICE_X0Y67          LUT6 (Prop_lut6_I2_O)        0.124    21.259 r  result_chars[0][5]_i_1/O
                         net (fo=1, routed)           0.000    21.259    result_chars[0][5]_i_1_n_0
    SLICE_X0Y67          FDRE                                         r  result_chars_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.501    14.842    clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  result_chars_reg[0][5]/C
                         clock pessimism              0.180    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X0Y67          FDRE (Setup_fdre_C_D)        0.029    15.015    result_chars_reg[0][5]
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -21.259    
  -------------------------------------------------------------------
                         slack                                 -6.244    

Slack (VIOLATED) :        -6.208ns  (required time - arrival time)
  Source:                 led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_chars_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.132ns  (logic 6.931ns (42.964%)  route 9.201ns (57.036%))
  Logic Levels:           22  (CARRY4=12 LUT3=4 LUT4=3 LUT5=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X9Y48          FDRE                                         r  led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  led_reg[7]/Q
                         net (fo=102, routed)         0.863     6.410    led_OBUF[7]
    SLICE_X8Y50          LUT3 (Prop_lut3_I1_O)        0.124     6.534 r  result_chars[0][5]_i_113/O
                         net (fo=2, routed)           1.175     7.709    result_chars[0][5]_i_113_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.107 r  result_chars_reg[0][5]_i_74/CO[3]
                         net (fo=1, routed)           0.000     8.107    result_chars_reg[0][5]_i_74_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.221 r  result_chars_reg[0][5]_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.221    result_chars_reg[0][5]_i_38_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.555 r  result_chars_reg[0][5]_i_21/O[1]
                         net (fo=3, routed)           0.818     9.373    result_chars_reg[0][5]_i_21_n_6
    SLICE_X0Y58          LUT3 (Prop_lut3_I1_O)        0.303     9.676 r  result_chars[0][5]_i_25/O
                         net (fo=2, routed)           0.659    10.335    result_chars[0][5]_i_25_n_0
    SLICE_X0Y60          LUT5 (Prop_lut5_I1_O)        0.124    10.459 r  result_chars[0][5]_i_7/O
                         net (fo=2, routed)           0.878    11.337    result_chars[0][5]_i_7_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.863 r  result_chars_reg[0][5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.863    result_chars_reg[0][5]_i_2_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.197 f  result_chars_reg[0][7]_i_2/O[1]
                         net (fo=13, routed)          1.029    13.226    result_chars_reg[0][7]_i_2_n_6
    SLICE_X4Y60          LUT3 (Prop_lut3_I2_O)        0.332    13.558 r  result_chars[0][4]_i_207/O
                         net (fo=2, routed)           0.690    14.248    result_chars[0][4]_i_207_n_0
    SLICE_X4Y60          LUT4 (Prop_lut4_I3_O)        0.327    14.575 r  result_chars[0][4]_i_211/O
                         net (fo=1, routed)           0.000    14.575    result_chars[0][4]_i_211_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.976 r  result_chars_reg[0][4]_i_189/CO[3]
                         net (fo=1, routed)           0.000    14.976    result_chars_reg[0][4]_i_189_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.310 r  result_chars_reg[0][4]_i_155/O[1]
                         net (fo=2, routed)           0.720    16.030    result_chars_reg[0][4]_i_155_n_6
    SLICE_X3Y61          LUT3 (Prop_lut3_I0_O)        0.328    16.358 r  result_chars[0][4]_i_110/O
                         net (fo=2, routed)           0.594    16.952    result_chars[0][4]_i_110_n_0
    SLICE_X3Y62          LUT4 (Prop_lut4_I3_O)        0.332    17.284 r  result_chars[0][4]_i_114/O
                         net (fo=1, routed)           0.000    17.284    result_chars[0][4]_i_114_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.816 r  result_chars_reg[0][4]_i_69/CO[3]
                         net (fo=1, routed)           0.000    17.816    result_chars_reg[0][4]_i_69_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.150 r  result_chars_reg[0][4]_i_36/O[1]
                         net (fo=3, routed)           0.721    18.872    result_chars_reg[0][4]_i_36_n_6
    SLICE_X2Y63          LUT4 (Prop_lut4_I2_O)        0.303    19.175 r  result_chars[0][4]_i_68/O
                         net (fo=1, routed)           0.000    19.175    result_chars[0][4]_i_68_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.688 r  result_chars_reg[0][4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.688    result_chars_reg[0][4]_i_27_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.805 r  result_chars_reg[0][4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.805    result_chars_reg[0][4]_i_6_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.922 r  result_chars_reg[0][4]_i_3/CO[3]
                         net (fo=9, routed)           0.651    20.572    result_chars_reg[0][4]_i_3_n_0
    SLICE_X3Y67          LUT5 (Prop_lut5_I1_O)        0.124    20.696 r  result_chars[0][3]_i_4/O
                         net (fo=1, routed)           0.403    21.099    result_chars[0][3]_i_4_n_0
    SLICE_X3Y67          LUT5 (Prop_lut5_I4_O)        0.124    21.223 r  result_chars[0][3]_i_1/O
                         net (fo=1, routed)           0.000    21.223    result_chars[0][3]_i_1_n_0
    SLICE_X3Y67          FDRE                                         r  result_chars_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.501    14.842    clk_IBUF_BUFG
    SLICE_X3Y67          FDRE                                         r  result_chars_reg[0][3]/C
                         clock pessimism              0.180    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X3Y67          FDRE (Setup_fdre_C_D)        0.029    15.015    result_chars_reg[0][3]
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -21.223    
  -------------------------------------------------------------------
                         slack                                 -6.208    

Slack (VIOLATED) :        -6.104ns  (required time - arrival time)
  Source:                 led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_chars_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.064ns  (logic 7.019ns (43.694%)  route 9.045ns (56.306%))
  Logic Levels:           22  (CARRY4=12 LUT3=4 LUT4=3 LUT5=2 MUXF7=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X9Y48          FDRE                                         r  led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  led_reg[7]/Q
                         net (fo=102, routed)         0.863     6.410    led_OBUF[7]
    SLICE_X8Y50          LUT3 (Prop_lut3_I1_O)        0.124     6.534 r  result_chars[0][5]_i_113/O
                         net (fo=2, routed)           1.175     7.709    result_chars[0][5]_i_113_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.107 r  result_chars_reg[0][5]_i_74/CO[3]
                         net (fo=1, routed)           0.000     8.107    result_chars_reg[0][5]_i_74_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.221 r  result_chars_reg[0][5]_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.221    result_chars_reg[0][5]_i_38_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.555 r  result_chars_reg[0][5]_i_21/O[1]
                         net (fo=3, routed)           0.818     9.373    result_chars_reg[0][5]_i_21_n_6
    SLICE_X0Y58          LUT3 (Prop_lut3_I1_O)        0.303     9.676 r  result_chars[0][5]_i_25/O
                         net (fo=2, routed)           0.659    10.335    result_chars[0][5]_i_25_n_0
    SLICE_X0Y60          LUT5 (Prop_lut5_I1_O)        0.124    10.459 r  result_chars[0][5]_i_7/O
                         net (fo=2, routed)           0.878    11.337    result_chars[0][5]_i_7_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.863 r  result_chars_reg[0][5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.863    result_chars_reg[0][5]_i_2_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.197 f  result_chars_reg[0][7]_i_2/O[1]
                         net (fo=13, routed)          1.029    13.226    result_chars_reg[0][7]_i_2_n_6
    SLICE_X4Y60          LUT3 (Prop_lut3_I2_O)        0.332    13.558 r  result_chars[0][4]_i_207/O
                         net (fo=2, routed)           0.690    14.248    result_chars[0][4]_i_207_n_0
    SLICE_X4Y60          LUT4 (Prop_lut4_I3_O)        0.327    14.575 r  result_chars[0][4]_i_211/O
                         net (fo=1, routed)           0.000    14.575    result_chars[0][4]_i_211_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.976 r  result_chars_reg[0][4]_i_189/CO[3]
                         net (fo=1, routed)           0.000    14.976    result_chars_reg[0][4]_i_189_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.310 r  result_chars_reg[0][4]_i_155/O[1]
                         net (fo=2, routed)           0.720    16.030    result_chars_reg[0][4]_i_155_n_6
    SLICE_X3Y61          LUT3 (Prop_lut3_I0_O)        0.328    16.358 r  result_chars[0][4]_i_110/O
                         net (fo=2, routed)           0.594    16.952    result_chars[0][4]_i_110_n_0
    SLICE_X3Y62          LUT4 (Prop_lut4_I3_O)        0.332    17.284 r  result_chars[0][4]_i_114/O
                         net (fo=1, routed)           0.000    17.284    result_chars[0][4]_i_114_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.816 r  result_chars_reg[0][4]_i_69/CO[3]
                         net (fo=1, routed)           0.000    17.816    result_chars_reg[0][4]_i_69_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.150 r  result_chars_reg[0][4]_i_36/O[1]
                         net (fo=3, routed)           0.721    18.872    result_chars_reg[0][4]_i_36_n_6
    SLICE_X2Y63          LUT4 (Prop_lut4_I2_O)        0.303    19.175 r  result_chars[0][4]_i_68/O
                         net (fo=1, routed)           0.000    19.175    result_chars[0][4]_i_68_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.688 r  result_chars_reg[0][4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.688    result_chars_reg[0][4]_i_27_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.805 r  result_chars_reg[0][4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.805    result_chars_reg[0][4]_i_6_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.922 r  result_chars_reg[0][4]_i_3/CO[3]
                         net (fo=9, routed)           0.898    20.819    result_chars_reg[0][4]_i_3_n_0
    SLICE_X5Y64          LUT5 (Prop_lut5_I1_O)        0.124    20.943 r  result_chars[0][2]_i_2/O
                         net (fo=1, routed)           0.000    20.943    result_chars[0][2]_i_2_n_0
    SLICE_X5Y64          MUXF7 (Prop_muxf7_I0_O)      0.212    21.155 r  result_chars_reg[0][2]_i_1/O
                         net (fo=1, routed)           0.000    21.155    result_chars_reg[0][2]_i_1_n_0
    SLICE_X5Y64          FDRE                                         r  result_chars_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.502    14.843    clk_IBUF_BUFG
    SLICE_X5Y64          FDRE                                         r  result_chars_reg[0][2]/C
                         clock pessimism              0.180    15.023    
                         clock uncertainty           -0.035    14.987    
    SLICE_X5Y64          FDRE (Setup_fdre_C_D)        0.064    15.051    result_chars_reg[0][2]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                         -21.155    
  -------------------------------------------------------------------
                         slack                                 -6.104    

Slack (VIOLATED) :        -5.943ns  (required time - arrival time)
  Source:                 led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_chars_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.951ns  (logic 7.016ns (43.984%)  route 8.935ns (56.016%))
  Logic Levels:           22  (CARRY4=12 LUT3=4 LUT4=3 LUT5=2 MUXF7=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X9Y48          FDRE                                         r  led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  led_reg[7]/Q
                         net (fo=102, routed)         0.863     6.410    led_OBUF[7]
    SLICE_X8Y50          LUT3 (Prop_lut3_I1_O)        0.124     6.534 r  result_chars[0][5]_i_113/O
                         net (fo=2, routed)           1.175     7.709    result_chars[0][5]_i_113_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.107 r  result_chars_reg[0][5]_i_74/CO[3]
                         net (fo=1, routed)           0.000     8.107    result_chars_reg[0][5]_i_74_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.221 r  result_chars_reg[0][5]_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.221    result_chars_reg[0][5]_i_38_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.555 r  result_chars_reg[0][5]_i_21/O[1]
                         net (fo=3, routed)           0.818     9.373    result_chars_reg[0][5]_i_21_n_6
    SLICE_X0Y58          LUT3 (Prop_lut3_I1_O)        0.303     9.676 r  result_chars[0][5]_i_25/O
                         net (fo=2, routed)           0.659    10.335    result_chars[0][5]_i_25_n_0
    SLICE_X0Y60          LUT5 (Prop_lut5_I1_O)        0.124    10.459 r  result_chars[0][5]_i_7/O
                         net (fo=2, routed)           0.878    11.337    result_chars[0][5]_i_7_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.863 r  result_chars_reg[0][5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.863    result_chars_reg[0][5]_i_2_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.197 f  result_chars_reg[0][7]_i_2/O[1]
                         net (fo=13, routed)          1.029    13.226    result_chars_reg[0][7]_i_2_n_6
    SLICE_X4Y60          LUT3 (Prop_lut3_I2_O)        0.332    13.558 r  result_chars[0][4]_i_207/O
                         net (fo=2, routed)           0.690    14.248    result_chars[0][4]_i_207_n_0
    SLICE_X4Y60          LUT4 (Prop_lut4_I3_O)        0.327    14.575 r  result_chars[0][4]_i_211/O
                         net (fo=1, routed)           0.000    14.575    result_chars[0][4]_i_211_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.976 r  result_chars_reg[0][4]_i_189/CO[3]
                         net (fo=1, routed)           0.000    14.976    result_chars_reg[0][4]_i_189_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.310 r  result_chars_reg[0][4]_i_155/O[1]
                         net (fo=2, routed)           0.720    16.030    result_chars_reg[0][4]_i_155_n_6
    SLICE_X3Y61          LUT3 (Prop_lut3_I0_O)        0.328    16.358 r  result_chars[0][4]_i_110/O
                         net (fo=2, routed)           0.594    16.952    result_chars[0][4]_i_110_n_0
    SLICE_X3Y62          LUT4 (Prop_lut4_I3_O)        0.332    17.284 r  result_chars[0][4]_i_114/O
                         net (fo=1, routed)           0.000    17.284    result_chars[0][4]_i_114_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.816 r  result_chars_reg[0][4]_i_69/CO[3]
                         net (fo=1, routed)           0.000    17.816    result_chars_reg[0][4]_i_69_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.150 r  result_chars_reg[0][4]_i_36/O[1]
                         net (fo=3, routed)           0.721    18.872    result_chars_reg[0][4]_i_36_n_6
    SLICE_X2Y63          LUT4 (Prop_lut4_I2_O)        0.303    19.175 r  result_chars[0][4]_i_68/O
                         net (fo=1, routed)           0.000    19.175    result_chars[0][4]_i_68_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.688 r  result_chars_reg[0][4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.688    result_chars_reg[0][4]_i_27_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.805 r  result_chars_reg[0][4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.805    result_chars_reg[0][4]_i_6_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.922 r  result_chars_reg[0][4]_i_3/CO[3]
                         net (fo=9, routed)           0.788    20.709    result_chars_reg[0][4]_i_3_n_0
    SLICE_X6Y65          LUT5 (Prop_lut5_I1_O)        0.124    20.833 r  result_chars[0][0]_i_2/O
                         net (fo=1, routed)           0.000    20.833    result_chars[0][0]_i_2_n_0
    SLICE_X6Y65          MUXF7 (Prop_muxf7_I0_O)      0.209    21.042 r  result_chars_reg[0][0]_i_1/O
                         net (fo=1, routed)           0.000    21.042    result_chars_reg[0][0]_i_1_n_0
    SLICE_X6Y65          FDRE                                         r  result_chars_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.501    14.842    clk_IBUF_BUFG
    SLICE_X6Y65          FDRE                                         r  result_chars_reg[0][0]/C
                         clock pessimism              0.180    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X6Y65          FDRE (Setup_fdre_C_D)        0.113    15.099    result_chars_reg[0][0]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -21.042    
  -------------------------------------------------------------------
                         slack                                 -5.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 n_pad_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pad_inst/n_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.559     1.442    clk_IBUF_BUFG
    SLICE_X13Y66         FDRE                                         r  n_pad_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  n_pad_reg[3]/Q
                         net (fo=1, routed)           0.087     1.670    pad_inst/Q[3]
    SLICE_X12Y66         LUT6 (Prop_lut6_I4_O)        0.045     1.715 r  pad_inst/n_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.715    pad_inst/n_count[3]
    SLICE_X12Y66         FDRE                                         r  pad_inst/n_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.826     1.954    pad_inst/CLK
    SLICE_X12Y66         FDRE                                         r  pad_inst/n_count_reg[3]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X12Y66         FDRE (Hold_fdre_C_D)         0.120     1.575    pad_inst/n_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 mos_idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mos_idx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.555     1.438    clk_IBUF_BUFG
    SLICE_X13Y70         FDRE                                         r  mos_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  mos_idx_reg[0]/Q
                         net (fo=13, routed)          0.110     1.690    mos_idx_reg_n_0_[0]
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.048     1.738 r  mos_idx[1]_i_1/O
                         net (fo=1, routed)           0.000     1.738    mos_idx[1]
    SLICE_X12Y70         FDRE                                         r  mos_idx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.822     1.950    clk_IBUF_BUFG
    SLICE_X12Y70         FDRE                                         r  mos_idx_reg[1]/C
                         clock pessimism             -0.499     1.451    
    SLICE_X12Y70         FDRE (Hold_fdre_C_D)         0.133     1.584    mos_idx_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 uart_rx/bit_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx/data_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.654%)  route 0.077ns (29.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.581     1.464    uart_rx/CLK
    SLICE_X4Y77          FDCE                                         r  uart_rx/bit_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDCE (Prop_fdce_C_Q)         0.141     1.605 r  uart_rx/bit_counter_reg[3]/Q
                         net (fo=3, routed)           0.077     1.682    uart_rx/bit_counter_reg[3]
    SLICE_X5Y77          LUT6 (Prop_lut6_I4_O)        0.045     1.727 r  uart_rx/data_valid_i_1/O
                         net (fo=1, routed)           0.000     1.727    uart_rx/data_valid_i_1_n_0
    SLICE_X5Y77          FDCE                                         r  uart_rx/data_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.849     1.976    uart_rx/CLK
    SLICE_X5Y77          FDCE                                         r  uart_rx/data_valid_reg/C
                         clock pessimism             -0.499     1.477    
    SLICE_X5Y77          FDCE (Hold_fdce_C_D)         0.091     1.568    uart_rx/data_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 uart_rx/rxshift_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_byte_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.557     1.440    uart_rx/CLK
    SLICE_X15Y68         FDPE                                         r  uart_rx/rxshift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68         FDPE (Prop_fdpe_C_Q)         0.141     1.581 r  uart_rx/rxshift_reg_reg[1]/Q
                         net (fo=1, routed)           0.101     1.682    rx_data[0]
    SLICE_X12Y68         FDRE                                         r  rx_byte_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.824     1.952    clk_IBUF_BUFG
    SLICE_X12Y68         FDRE                                         r  rx_byte_reg_reg[0]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X12Y68         FDRE (Hold_fdre_C_D)         0.059     1.513    rx_byte_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 uart_rx/baudrate_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx/baudrate_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.117%)  route 0.087ns (31.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.592     1.475    uart_rx/CLK
    SLICE_X0Y92          FDCE                                         r  uart_rx/baudrate_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.616 f  uart_rx/baudrate_counter_reg[7]/Q
                         net (fo=5, routed)           0.087     1.703    uart_rx/baudrate_counter[7]
    SLICE_X1Y92          LUT6 (Prop_lut6_I1_O)        0.045     1.748 r  uart_rx/baudrate_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.748    uart_rx/baudrate_counter[0]_i_1_n_0
    SLICE_X1Y92          FDCE                                         r  uart_rx/baudrate_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.862     1.990    uart_rx/CLK
    SLICE_X1Y92          FDCE                                         r  uart_rx/baudrate_counter_reg[0]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X1Y92          FDCE (Hold_fdce_C_D)         0.091     1.579    uart_rx/baudrate_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 uart_tx/baud_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/baud_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.810%)  route 0.088ns (32.190%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.583     1.466    uart_tx/CLK
    SLICE_X0Y72          FDCE                                         r  uart_tx/baud_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  uart_tx/baud_count_reg[7]/Q
                         net (fo=4, routed)           0.088     1.696    uart_tx/baud_count_reg_n_0_[7]
    SLICE_X1Y72          LUT5 (Prop_lut5_I3_O)        0.045     1.741 r  uart_tx/baud_count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.741    uart_tx/baud_count[8]_i_1_n_0
    SLICE_X1Y72          FDCE                                         r  uart_tx/baud_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.850     1.978    uart_tx/CLK
    SLICE_X1Y72          FDCE                                         r  uart_tx/baud_count_reg[8]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X1Y72          FDCE (Hold_fdce_C_D)         0.091     1.570    uart_tx/baud_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 pad_inst/p_n_1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pad_inst/p_n_2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.561     1.444    pad_inst/CLK
    SLICE_X14Y62         FDRE                                         r  pad_inst/p_n_1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  pad_inst/p_n_1_reg[22]/Q
                         net (fo=1, routed)           0.083     1.691    pad_inst/p_n_1_reg_n_0_[22]
    SLICE_X15Y62         LUT2 (Prop_lut2_I1_O)        0.045     1.736 r  pad_inst/p_n_2[22]_i_1/O
                         net (fo=1, routed)           0.000     1.736    pad_inst/p_n_2[22]_i_1_n_0
    SLICE_X15Y62         FDRE                                         r  pad_inst/p_n_2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.829     1.957    pad_inst/CLK
    SLICE_X15Y62         FDRE                                         r  pad_inst/p_n_2_reg[22]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X15Y62         FDRE (Hold_fdre_C_D)         0.092     1.549    pad_inst/p_n_2_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 pad_inst/p_n_1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pad_inst/p_n_2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.560     1.443    pad_inst/CLK
    SLICE_X14Y63         FDRE                                         r  pad_inst/p_n_1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  pad_inst/p_n_1_reg[28]/Q
                         net (fo=1, routed)           0.082     1.689    pad_inst/p_n_1_reg_n_0_[28]
    SLICE_X15Y63         LUT2 (Prop_lut2_I1_O)        0.045     1.734 r  pad_inst/p_n_2[28]_i_1/O
                         net (fo=1, routed)           0.000     1.734    pad_inst/p_n_2[28]_i_1_n_0
    SLICE_X15Y63         FDRE                                         r  pad_inst/p_n_2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.828     1.956    pad_inst/CLK
    SLICE_X15Y63         FDRE                                         r  pad_inst/p_n_2_reg[28]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X15Y63         FDRE (Hold_fdre_C_D)         0.091     1.547    pad_inst/p_n_2_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 n_pad_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pad_inst/n_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.389%)  route 0.138ns (42.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.560     1.443    clk_IBUF_BUFG
    SLICE_X13Y65         FDRE                                         r  n_pad_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  n_pad_reg[2]/Q
                         net (fo=1, routed)           0.138     1.722    pad_inst/Q[2]
    SLICE_X12Y65         LUT6 (Prop_lut6_I0_O)        0.045     1.767 r  pad_inst/n_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.767    pad_inst/n_count[2]
    SLICE_X12Y65         FDRE                                         r  pad_inst/n_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.827     1.955    pad_inst/CLK
    SLICE_X12Y65         FDRE                                         r  pad_inst/n_count_reg[2]/C
                         clock pessimism             -0.499     1.456    
    SLICE_X12Y65         FDRE (Hold_fdre_C_D)         0.121     1.577    pad_inst/n_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 n_pad_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pad_inst/n_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.559     1.442    clk_IBUF_BUFG
    SLICE_X13Y66         FDRE                                         r  n_pad_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  n_pad_reg[6]/Q
                         net (fo=1, routed)           0.139     1.722    pad_inst/Q[6]
    SLICE_X12Y66         LUT6 (Prop_lut6_I4_O)        0.045     1.767 r  pad_inst/n_count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.767    pad_inst/n_count[6]
    SLICE_X12Y66         FDRE                                         r  pad_inst/n_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.826     1.954    pad_inst/CLK
    SLICE_X12Y66         FDRE                                         r  pad_inst/n_count_reg[6]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X12Y66         FDRE (Hold_fdre_C_D)         0.121     1.576    pad_inst/n_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y67   FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y67   FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y67   FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y67   FSM_sequential_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y51   led_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y45    led_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y50    led_reg[0]_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y39    led_reg[0]_replica_1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y40    led_reg[0]_replica_2/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y67   FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y67   FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y67   FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y67   FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y67   FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y67   FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y67   FSM_sequential_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y67   FSM_sequential_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y51   led_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y51   led_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y67   FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y67   FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y67   FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y67   FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y67   FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y67   FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y67   FSM_sequential_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y67   FSM_sequential_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y51   led_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y51   led_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.639ns  (logic 4.024ns (52.676%)  route 3.615ns (47.324%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X8Y48          FDRE                                         r  led_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  led_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           3.615     9.225    led_reg[6]_lopt_replica_1
    U14                  OBUF (Prop_obuf_I_O)         3.506    12.731 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.731    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.289ns  (logic 3.957ns (54.285%)  route 3.332ns (45.715%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.636     5.157    clk_IBUF_BUFG
    SLICE_X7Y48          FDRE                                         r  led_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  led_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           3.332     8.945    led_reg[7]_lopt_replica_1
    V14                  OBUF (Prop_obuf_I_O)         3.501    12.446 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.446    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.110ns  (logic 3.961ns (55.711%)  route 3.149ns (44.289%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.635     5.156    clk_IBUF_BUFG
    SLICE_X4Y45          FDRE                                         r  led_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  led_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.149     8.761    led_reg[0]_lopt_replica_1
    U16                  OBUF (Prop_obuf_I_O)         3.505    12.266 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.266    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.088ns  (logic 3.970ns (56.016%)  route 3.118ns (43.984%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X9Y47          FDRE                                         r  led_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  led_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           3.118     8.665    led_reg[5]_lopt_replica_1
    U15                  OBUF (Prop_obuf_I_O)         3.514    12.179 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.179    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx/TxD_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TxD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.721ns  (logic 4.036ns (60.051%)  route 2.685ns (39.949%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.612     5.133    uart_tx/CLK
    SLICE_X2Y71          FDPE                                         r  uart_tx/TxD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDPE (Prop_fdpe_C_Q)         0.518     5.651 r  uart_tx/TxD_reg/Q
                         net (fo=1, routed)           2.685     8.336    TxD_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    11.853 r  TxD_OBUF_inst/O
                         net (fo=0)                   0.000    11.853    TxD
    A18                                                               r  TxD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.682ns  (logic 3.965ns (59.343%)  route 2.717ns (40.657%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.636     5.157    clk_IBUF_BUFG
    SLICE_X4Y48          FDRE                                         r  led_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  led_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.717     8.330    led_reg[3]_lopt_replica_1
    V19                  OBUF (Prop_obuf_I_O)         3.509    11.839 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.839    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.531ns  (logic 3.957ns (60.586%)  route 2.574ns (39.414%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.636     5.157    clk_IBUF_BUFG
    SLICE_X4Y48          FDRE                                         r  led_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  led_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.574     8.187    led_reg[2]_lopt_replica_1
    U19                  OBUF (Prop_obuf_I_O)         3.501    11.688 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.688    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.517ns  (logic 3.965ns (60.839%)  route 2.552ns (39.161%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.635     5.156    clk_IBUF_BUFG
    SLICE_X4Y45          FDRE                                         r  led_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  led_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           2.552     8.164    led_reg[4]_lopt_replica_1
    W18                  OBUF (Prop_obuf_I_O)         3.509    11.673 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.673    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.306ns  (logic 4.179ns (66.262%)  route 2.128ns (33.738%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X10Y48         FDRE                                         r  led_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.478     5.569 r  led_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.128     7.697    led_reg[1]_lopt_replica_1
    E19                  OBUF (Prop_obuf_I_O)         3.701    11.398 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.398    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.992ns  (logic 1.432ns (71.860%)  route 0.561ns (28.140%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X10Y48         FDRE                                         r  led_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.148     1.598 r  led_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.561     2.159    led_reg[1]_lopt_replica_1
    E19                  OBUF (Prop_obuf_I_O)         1.284     3.442 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.442    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.077ns  (logic 1.351ns (65.041%)  route 0.726ns (34.959%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.593     1.476    clk_IBUF_BUFG
    SLICE_X4Y45          FDRE                                         r  led_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  led_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.726     2.343    led_reg[4]_lopt_replica_1
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.553 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.553    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.081ns  (logic 1.343ns (64.532%)  route 0.738ns (35.467%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X4Y48          FDRE                                         r  led_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  led_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.738     2.356    led_reg[2]_lopt_replica_1
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.558 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.558    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx/TxD_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TxD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.145ns  (logic 1.383ns (64.477%)  route 0.762ns (35.523%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.583     1.466    uart_tx/CLK
    SLICE_X2Y71          FDPE                                         r  uart_tx/TxD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDPE (Prop_fdpe_C_Q)         0.164     1.630 r  uart_tx/TxD_reg/Q
                         net (fo=1, routed)           0.762     2.392    TxD_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     3.611 r  TxD_OBUF_inst/O
                         net (fo=0)                   0.000     3.611    TxD
    A18                                                               r  TxD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.145ns  (logic 1.351ns (63.000%)  route 0.794ns (37.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X4Y48          FDRE                                         r  led_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  led_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.794     2.412    led_reg[3]_lopt_replica_1
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.622 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.622    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.331ns  (logic 1.357ns (58.190%)  route 0.975ns (41.810%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X9Y47          FDRE                                         r  led_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  led_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.975     2.566    led_reg[5]_lopt_replica_1
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.781 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.781    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.325ns  (logic 1.347ns (57.940%)  route 0.978ns (42.060%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.593     1.476    clk_IBUF_BUFG
    SLICE_X4Y45          FDRE                                         r  led_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  led_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.978     2.595    led_reg[0]_lopt_replica_1
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.801 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.801    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.378ns  (logic 1.343ns (56.474%)  route 1.035ns (43.526%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X7Y48          FDRE                                         r  led_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  led_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.035     2.653    led_reg[7]_lopt_replica_1
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.855 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.855    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.589ns  (logic 1.371ns (52.974%)  route 1.217ns (47.026%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X8Y48          FDRE                                         r  led_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  led_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.217     2.831    led_reg[6]_lopt_replica_1
    U14                  OBUF (Prop_obuf_I_O)         1.207     4.039 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.039    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           428 Endpoints
Min Delay           428 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            tx_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.133ns  (logic 1.565ns (17.138%)  route 7.568ns (82.862%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=409, routed)         6.533     7.974    uart_tx/AR[0]
    SLICE_X8Y69          LUT4 (Prop_lut4_I3_O)        0.124     8.098 r  uart_tx/tx_data[7]_i_1/O
                         net (fo=8, routed)           1.035     9.133    uart_tx_n_10
    SLICE_X7Y69          FDRE                                         r  tx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.496     4.837    clk_IBUF_BUFG
    SLICE_X7Y69          FDRE                                         r  tx_data_reg[1]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            tx_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.133ns  (logic 1.565ns (17.138%)  route 7.568ns (82.862%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=409, routed)         6.533     7.974    uart_tx/AR[0]
    SLICE_X8Y69          LUT4 (Prop_lut4_I3_O)        0.124     8.098 r  uart_tx/tx_data[7]_i_1/O
                         net (fo=8, routed)           1.035     9.133    uart_tx_n_10
    SLICE_X7Y69          FDRE                                         r  tx_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.496     4.837    clk_IBUF_BUFG
    SLICE_X7Y69          FDRE                                         r  tx_data_reg[4]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            tx_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.133ns  (logic 1.565ns (17.138%)  route 7.568ns (82.862%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=409, routed)         6.533     7.974    uart_tx/AR[0]
    SLICE_X8Y69          LUT4 (Prop_lut4_I3_O)        0.124     8.098 r  uart_tx/tx_data[7]_i_1/O
                         net (fo=8, routed)           1.035     9.133    uart_tx_n_10
    SLICE_X7Y69          FDRE                                         r  tx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.496     4.837    clk_IBUF_BUFG
    SLICE_X7Y69          FDRE                                         r  tx_data_reg[5]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            tx_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.944ns  (logic 1.565ns (17.501%)  route 7.379ns (82.499%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=409, routed)         6.533     7.974    uart_tx/AR[0]
    SLICE_X8Y69          LUT4 (Prop_lut4_I3_O)        0.124     8.098 r  uart_tx/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.846     8.944    uart_tx_n_10
    SLICE_X6Y69          FDRE                                         r  tx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.496     4.837    clk_IBUF_BUFG
    SLICE_X6Y69          FDRE                                         r  tx_data_reg[0]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            tx_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.944ns  (logic 1.565ns (17.501%)  route 7.379ns (82.499%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=409, routed)         6.533     7.974    uart_tx/AR[0]
    SLICE_X8Y69          LUT4 (Prop_lut4_I3_O)        0.124     8.098 r  uart_tx/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.846     8.944    uart_tx_n_10
    SLICE_X6Y69          FDRE                                         r  tx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.496     4.837    clk_IBUF_BUFG
    SLICE_X6Y69          FDRE                                         r  tx_data_reg[2]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            tx_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.944ns  (logic 1.565ns (17.501%)  route 7.379ns (82.499%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=409, routed)         6.533     7.974    uart_tx/AR[0]
    SLICE_X8Y69          LUT4 (Prop_lut4_I3_O)        0.124     8.098 r  uart_tx/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.846     8.944    uart_tx_n_10
    SLICE_X6Y69          FDRE                                         r  tx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.496     4.837    clk_IBUF_BUFG
    SLICE_X6Y69          FDRE                                         r  tx_data_reg[3]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            tx_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.944ns  (logic 1.565ns (17.501%)  route 7.379ns (82.499%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=409, routed)         6.533     7.974    uart_tx/AR[0]
    SLICE_X8Y69          LUT4 (Prop_lut4_I3_O)        0.124     8.098 r  uart_tx/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.846     8.944    uart_tx_n_10
    SLICE_X6Y69          FDRE                                         r  tx_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.496     4.837    clk_IBUF_BUFG
    SLICE_X6Y69          FDRE                                         r  tx_data_reg[7]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            tx_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.629ns  (logic 1.565ns (18.141%)  route 7.063ns (81.859%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=409, routed)         6.533     7.974    uart_tx/AR[0]
    SLICE_X8Y69          LUT4 (Prop_lut4_I3_O)        0.124     8.098 r  uart_tx/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.530     8.629    uart_tx_n_10
    SLICE_X9Y69          FDRE                                         r  tx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.429     4.770    clk_IBUF_BUFG
    SLICE_X9Y69          FDRE                                         r  tx_data_reg[6]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            mos_idx_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.972ns  (logic 1.441ns (18.079%)  route 6.531ns (81.921%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=409, routed)         6.531     7.972    clr_IBUF
    SLICE_X13Y70         FDRE                                         r  mos_idx_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.429     4.770    clk_IBUF_BUFG
    SLICE_X13Y70         FDRE                                         r  mos_idx_reg[0]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            mos_idx_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.972ns  (logic 1.441ns (18.079%)  route 6.531ns (81.921%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=409, routed)         6.531     7.972    clr_IBUF
    SLICE_X12Y70         FDRE                                         r  mos_idx_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.429     4.770    clk_IBUF_BUFG
    SLICE_X12Y70         FDRE                                         r  mos_idx_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            led_reg[5]_replica_2/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.210ns (23.278%)  route 0.691ns (76.722%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=409, routed)         0.691     0.900    clr_IBUF
    SLICE_X0Y42          FDRE                                         r  led_reg[5]_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.865     1.992    clk_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  led_reg[5]_replica_2/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            led_reg[1]_replica_2/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.902ns  (logic 0.210ns (23.241%)  route 0.692ns (76.759%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=409, routed)         0.692     0.902    clr_IBUF
    SLICE_X3Y41          FDRE                                         r  led_reg[1]_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.865     1.992    clk_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  led_reg[1]_replica_2/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            result_reg_reg[13]_replica_2/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.962ns  (logic 0.210ns (21.785%)  route 0.752ns (78.215%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=409, routed)         0.752     0.962    clr_IBUF
    SLICE_X3Y42          FDRE                                         r  result_reg_reg[13]_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.865     1.992    clk_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  result_reg_reg[13]_replica_2/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            led_reg[3]_replica_2/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.963ns  (logic 0.210ns (21.747%)  route 0.754ns (78.253%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=409, routed)         0.754     0.963    clr_IBUF
    SLICE_X0Y43          FDRE                                         r  led_reg[3]_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.866     1.993    clk_IBUF_BUFG
    SLICE_X0Y43          FDRE                                         r  led_reg[3]_replica_2/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            led_reg[0]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.148ns  (logic 0.210ns (18.244%)  route 0.939ns (81.756%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=409, routed)         0.939     1.148    clr_IBUF
    SLICE_X4Y45          FDRE                                         r  led_reg[0]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.864     1.991    clk_IBUF_BUFG
    SLICE_X4Y45          FDRE                                         r  led_reg[0]_lopt_replica/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            led_reg[4]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.148ns  (logic 0.210ns (18.244%)  route 0.939ns (81.756%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=409, routed)         0.939     1.148    clr_IBUF
    SLICE_X4Y45          FDRE                                         r  led_reg[4]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.864     1.991    clk_IBUF_BUFG
    SLICE_X4Y45          FDRE                                         r  led_reg[4]_lopt_replica/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            led_reg[1]_replica_1/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.149ns  (logic 0.210ns (18.233%)  route 0.940ns (81.767%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=409, routed)         0.940     1.149    clr_IBUF
    SLICE_X4Y49          FDRE                                         r  led_reg[1]_replica_1/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.865     1.992    clk_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  led_reg[1]_replica_1/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            result_reg_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.226ns  (logic 0.210ns (17.097%)  route 1.016ns (82.903%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=409, routed)         1.016     1.226    clr_IBUF
    SLICE_X5Y55          FDRE                                         r  result_reg_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.861     1.989    clk_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  result_reg_reg[26]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            result_reg_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.226ns  (logic 0.210ns (17.097%)  route 1.016ns (82.903%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=409, routed)         1.016     1.226    clr_IBUF
    SLICE_X5Y55          FDRE                                         r  result_reg_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.861     1.989    clk_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  result_reg_reg[27]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            result_reg_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.226ns  (logic 0.210ns (17.097%)  route 1.016ns (82.903%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=409, routed)         1.016     1.226    clr_IBUF
    SLICE_X5Y55          FDRE                                         r  result_reg_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.861     1.989    clk_IBUF_BUFG
    SLICE_X5Y55          FDRE                                         r  result_reg_reg[29]/C





