#! 
:ivl_version "13.0 (devel)" "(s20250103-36-gea26587b5-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\Users\alekh\OSS-CA~1\lib\ivl\system.vpi";
:vpi_module "C:\Users\alekh\OSS-CA~1\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\alekh\OSS-CA~1\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\alekh\OSS-CA~1\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\alekh\OSS-CA~1\lib\ivl\va_math.vpi";
S_00000138683f7610 .scope module, "lcd_tb" "lcd_tb" 2 3;
 .timescale -9 -9;
P_00000138683f4bf0 .param/l "CLK_PERIOD" 0 2 18, +C4<00000000000000000000000001010011>;
v00000138683ec950_0 .net "busy", 0 0, v00000138683ec270_0;  1 drivers
v00000138683ebf50_0 .var "clk", 0 0;
v00000138683ec590_0 .var "data_in", 7 0;
v00000138683ebff0_0 .net "data_out", 3 0, v00000138683ec450_0;  1 drivers
v00000138683ec8b0_0 .net "enable_out", 0 0, v00000138683ebeb0_0;  1 drivers
v00000138683ec130_0 .var "rs_in", 0 0;
v00000138683ec310_0 .net "rs_out", 0 0, v00000138683ebaf0_0;  1 drivers
v00000138683ec630_0 .var "rst", 0 0;
v00000138683ebc30_0 .var "start", 0 0;
S_00000138683f77a0 .scope task, "send_char" "send_char" 2 38, 2 38 0, S_00000138683f7610;
 .timescale -9 -9;
v00000138683ec6d0_0 .var "char", 7 0;
E_00000138683f4c30 .event anyedge, v00000138683ec270_0;
E_00000138683f4c70 .event posedge, v00000138683ec090_0;
TD_lcd_tb.send_char ;
    %wait E_00000138683f4c70;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000138683ebc30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000138683ec130_0, 0, 1;
    %load/vec4 v00000138683ec6d0_0;
    %store/vec4 v00000138683ec590_0, 0, 8;
    %wait E_00000138683f4c70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000138683ebc30_0, 0, 1;
T_0.0 ;
    %load/vec4 v00000138683ec950_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_00000138683f4c30;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 46 "$display", "Time %t: Sent character '%c'", $time, v00000138683ec6d0_0 {0 0 0};
    %end;
S_000001386840f0b0 .scope task, "send_cmd" "send_cmd" 2 25, 2 25 0, S_00000138683f7610;
 .timescale -9 -9;
v00000138683ec1d0_0 .var "cmd", 7 0;
TD_lcd_tb.send_cmd ;
    %wait E_00000138683f4c70;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000138683ebc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000138683ec130_0, 0, 1;
    %load/vec4 v00000138683ec1d0_0;
    %store/vec4 v00000138683ec590_0, 0, 8;
    %wait E_00000138683f4c70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000138683ebc30_0, 0, 1;
T_1.2 ;
    %load/vec4 v00000138683ec950_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.3, 6;
    %wait E_00000138683f4c30;
    %jmp T_1.2;
T_1.3 ;
    %vpi_call 2 33 "$display", "Time %t: Sent command 0x%h", $time, v00000138683ec1d0_0 {0 0 0};
    %end;
S_000001386840f240 .scope module, "uut" "lcd" 2 16, 3 1 0, S_00000138683f7610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "rs_in";
    .port_info 3 /INPUT 1 "start";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 1 "rs_out";
    .port_info 6 /OUTPUT 1 "enable_out";
    .port_info 7 /OUTPUT 1 "busy";
    .port_info 8 /OUTPUT 4 "data_out";
P_000001386846c250 .param/l "DELAY_100US" 1 3 46, C4<00000000010010110000>;
P_000001386846c288 .param/l "DELAY_2MS" 1 3 47, C4<00000101110111000000>;
P_000001386846c2c0 .param/l "DELAY_40MS" 1 3 44, C4<01110101001100000000>;
P_000001386846c2f8 .param/l "DELAY_5MS" 1 3 45, C4<00001110101001100000>;
P_000001386846c330 .param/l "STATE_IDLE" 1 3 16, C4<00000>;
P_000001386846c368 .param/l "STATE_INIT_CMD_CLEAR" 1 3 27, C4<01011>;
P_000001386846c3a0 .param/l "STATE_INIT_CMD_DISPON" 1 3 26, C4<01010>;
P_000001386846c3d8 .param/l "STATE_INIT_CMD_ENTRY" 1 3 28, C4<01100>;
P_000001386846c410 .param/l "STATE_INIT_CMD_FUNCSET" 1 3 25, C4<01001>;
P_000001386846c448 .param/l "STATE_INIT_POWERON_WAIT" 1 3 17, C4<00001>;
P_000001386846c480 .param/l "STATE_INIT_PULSE_1" 1 3 18, C4<00010>;
P_000001386846c4b8 .param/l "STATE_INIT_PULSE_2" 1 3 20, C4<00100>;
P_000001386846c4f0 .param/l "STATE_INIT_PULSE_3" 1 3 22, C4<00110>;
P_000001386846c528 .param/l "STATE_INIT_PULSE_4BIT" 1 3 24, C4<01000>;
P_000001386846c560 .param/l "STATE_INIT_WAIT_1" 1 3 19, C4<00011>;
P_000001386846c598 .param/l "STATE_INIT_WAIT_2" 1 3 21, C4<00101>;
P_000001386846c5d0 .param/l "STATE_INIT_WAIT_3" 1 3 23, C4<00111>;
P_000001386846c608 .param/l "STATE_PULSE_EN_HIGH" 1 3 33, C4<10110>;
P_000001386846c640 .param/l "STATE_PULSE_EN_LOW" 1 3 34, C4<10111>;
P_000001386846c678 .param/l "STATE_SEND_HIGH_NIBBLE" 1 3 32, C4<10101>;
P_000001386846c6b0 .param/l "STATE_SEND_LOW_NIBBLE" 1 3 35, C4<11000>;
P_000001386846c6e8 .param/l "STATE_SETUP_ADDR" 1 3 31, C4<10100>;
P_000001386846c720 .param/l "STATE_WAIT_CYCLE" 1 3 36, C4<11001>;
v00000138683ec270_0 .var "busy", 0 0;
v00000138683ec090_0 .net "clk", 0 0, v00000138683ebf50_0;  1 drivers
v00000138683ebd70_0 .net "data_in", 7 0, v00000138683ec590_0;  1 drivers
v00000138683ec450_0 .var "data_out", 3 0;
v00000138683ebe10_0 .var "data_reg", 7 0;
v00000138683ebeb0_0 .var "enable_out", 0 0;
v00000138683ec4f0_0 .net "rs_in", 0 0, v00000138683ec130_0;  1 drivers
v00000138683ebaf0_0 .var "rs_out", 0 0;
v00000138683ec770_0 .net "rst", 0 0, v00000138683ec630_0;  1 drivers
v00000138683eba50_0 .var "send_low_nibble_next", 0 0;
v00000138683ebb90_0 .net "start", 0 0, v00000138683ebc30_0;  1 drivers
v00000138683ec810_0 .var "state", 4 0;
v00000138683ec3b0_0 .var "timer", 19 0;
E_00000138683f4cb0 .event anyedge, v00000138683ec810_0, v00000138683ebe10_0, v00000138683eba50_0;
    .scope S_000001386840f240;
T_2 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000138683ec810_0, 0, 5;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v00000138683ec3b0_0, 0, 20;
    %end;
    .thread T_2;
    .scope S_000001386840f240;
T_3 ;
    %wait E_00000138683f4c70;
    %load/vec4 v00000138683ec770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000138683ec810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000138683ec270_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v00000138683ec3b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000138683ec810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000138683ec810_0, 0;
    %jmp T_3.22;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000138683ec270_0, 0;
    %load/vec4 v00000138683ebb90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.25, 9;
    %load/vec4 v00000138683ec270_0;
    %nor/r;
    %and;
T_3.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.23, 8;
    %load/vec4 v00000138683ebd70_0;
    %assign/vec4 v00000138683ebe10_0, 0;
    %load/vec4 v00000138683ec4f0_0;
    %assign/vec4 v00000138683ebaf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000138683eba50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000138683ec270_0, 0;
    %pushi/vec4 20, 0, 5;
    %assign/vec4 v00000138683ec810_0, 0;
T_3.23 ;
    %jmp T_3.22;
T_3.3 ;
    %load/vec4 v00000138683ec3b0_0;
    %cmpi/u 480000, 0, 20;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.26, 5;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v00000138683ec3b0_0, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v00000138683ec810_0, 0;
    %jmp T_3.27;
T_3.26 ;
    %load/vec4 v00000138683ec3b0_0;
    %addi 1, 0, 20;
    %assign/vec4 v00000138683ec3b0_0, 0;
T_3.27 ;
    %jmp T_3.22;
T_3.4 ;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v00000138683ec810_0, 0;
    %jmp T_3.22;
T_3.5 ;
    %load/vec4 v00000138683ec3b0_0;
    %cmpi/u 60000, 0, 20;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.28, 5;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v00000138683ec3b0_0, 0;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v00000138683ec810_0, 0;
    %jmp T_3.29;
T_3.28 ;
    %load/vec4 v00000138683ec3b0_0;
    %addi 1, 0, 20;
    %assign/vec4 v00000138683ec3b0_0, 0;
T_3.29 ;
    %jmp T_3.22;
T_3.6 ;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v00000138683ec810_0, 0;
    %jmp T_3.22;
T_3.7 ;
    %load/vec4 v00000138683ec3b0_0;
    %cmpi/u 1200, 0, 20;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.30, 5;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v00000138683ec3b0_0, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v00000138683ec810_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %load/vec4 v00000138683ec3b0_0;
    %addi 1, 0, 20;
    %assign/vec4 v00000138683ec3b0_0, 0;
T_3.31 ;
    %jmp T_3.22;
T_3.8 ;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v00000138683ec810_0, 0;
    %jmp T_3.22;
T_3.9 ;
    %load/vec4 v00000138683ec3b0_0;
    %cmpi/u 1200, 0, 20;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.32, 5;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v00000138683ec3b0_0, 0;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v00000138683ec810_0, 0;
    %jmp T_3.33;
T_3.32 ;
    %load/vec4 v00000138683ec3b0_0;
    %addi 1, 0, 20;
    %assign/vec4 v00000138683ec3b0_0, 0;
T_3.33 ;
    %jmp T_3.22;
T_3.10 ;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v00000138683ec810_0, 0;
    %jmp T_3.22;
T_3.11 ;
    %pushi/vec4 40, 0, 8;
    %assign/vec4 v00000138683ebe10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000138683ebaf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000138683eba50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000138683ec270_0, 0;
    %pushi/vec4 20, 0, 5;
    %assign/vec4 v00000138683ec810_0, 0;
    %jmp T_3.22;
T_3.12 ;
    %pushi/vec4 12, 0, 8;
    %assign/vec4 v00000138683ebe10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000138683ebaf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000138683eba50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000138683ec270_0, 0;
    %pushi/vec4 20, 0, 5;
    %assign/vec4 v00000138683ec810_0, 0;
    %jmp T_3.22;
T_3.13 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v00000138683ebe10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000138683ebaf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000138683eba50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000138683ec270_0, 0;
    %pushi/vec4 20, 0, 5;
    %assign/vec4 v00000138683ec810_0, 0;
    %jmp T_3.22;
T_3.14 ;
    %pushi/vec4 6, 0, 8;
    %assign/vec4 v00000138683ebe10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000138683ebaf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000138683eba50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000138683ec270_0, 0;
    %pushi/vec4 20, 0, 5;
    %assign/vec4 v00000138683ec810_0, 0;
    %jmp T_3.22;
T_3.15 ;
    %pushi/vec4 21, 0, 5;
    %assign/vec4 v00000138683ec810_0, 0;
    %jmp T_3.22;
T_3.16 ;
    %pushi/vec4 22, 0, 5;
    %assign/vec4 v00000138683ec810_0, 0;
    %jmp T_3.22;
T_3.17 ;
    %load/vec4 v00000138683ec3b0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.34, 4;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v00000138683ec3b0_0, 0;
    %pushi/vec4 23, 0, 5;
    %assign/vec4 v00000138683ec810_0, 0;
    %jmp T_3.35;
T_3.34 ;
    %load/vec4 v00000138683ec3b0_0;
    %addi 1, 0, 20;
    %assign/vec4 v00000138683ec3b0_0, 0;
T_3.35 ;
    %jmp T_3.22;
T_3.18 ;
    %load/vec4 v00000138683eba50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.36, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000138683eba50_0, 0;
    %pushi/vec4 24, 0, 5;
    %assign/vec4 v00000138683ec810_0, 0;
    %jmp T_3.37;
T_3.36 ;
    %pushi/vec4 25, 0, 5;
    %assign/vec4 v00000138683ec810_0, 0;
T_3.37 ;
    %jmp T_3.22;
T_3.19 ;
    %pushi/vec4 22, 0, 5;
    %assign/vec4 v00000138683ec810_0, 0;
    %jmp T_3.22;
T_3.20 ;
    %load/vec4 v00000138683ebaf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.40, 4;
    %load/vec4 v00000138683ebe10_0;
    %pushi/vec4 40, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.38, 8;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v00000138683ec810_0, 0;
    %jmp T_3.39;
T_3.38 ;
    %load/vec4 v00000138683ebaf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.43, 4;
    %load/vec4 v00000138683ebe10_0;
    %pushi/vec4 12, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.43;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.41, 8;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v00000138683ec810_0, 0;
    %jmp T_3.42;
T_3.41 ;
    %load/vec4 v00000138683ebaf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.46, 4;
    %load/vec4 v00000138683ebe10_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.46;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.44, 8;
    %load/vec4 v00000138683ec3b0_0;
    %cmpi/u 24000, 0, 20;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.47, 5;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v00000138683ec3b0_0, 0;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v00000138683ec810_0, 0;
    %jmp T_3.48;
T_3.47 ;
    %load/vec4 v00000138683ec3b0_0;
    %addi 1, 0, 20;
    %assign/vec4 v00000138683ec3b0_0, 0;
T_3.48 ;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v00000138683ebaf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.51, 4;
    %load/vec4 v00000138683ebe10_0;
    %pushi/vec4 6, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.51;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.49, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000138683ec810_0, 0;
    %jmp T_3.50;
T_3.49 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000138683ec810_0, 0;
T_3.50 ;
T_3.45 ;
T_3.42 ;
T_3.39 ;
    %jmp T_3.22;
T_3.22 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001386840f240;
T_4 ;
    %wait E_00000138683f4cb0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000138683ebeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000138683ebaf0_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v00000138683ec450_0, 0, 4;
    %load/vec4 v00000138683ec810_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %jmp T_4.7;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000138683ebeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000138683ebaf0_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000138683ec450_0, 0, 4;
    %jmp T_4.7;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000138683ebeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000138683ebaf0_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000138683ec450_0, 0, 4;
    %jmp T_4.7;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000138683ebeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000138683ebaf0_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000138683ec450_0, 0, 4;
    %jmp T_4.7;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000138683ebeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000138683ebaf0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000138683ec450_0, 0, 4;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v00000138683ebe10_0;
    %parti/s 4, 4, 4;
    %store/vec4 v00000138683ec450_0, 0, 4;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v00000138683ebe10_0;
    %parti/s 4, 0, 2;
    %store/vec4 v00000138683ec450_0, 0, 4;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000138683ebeb0_0, 0, 1;
    %load/vec4 v00000138683eba50_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.8, 8;
    %load/vec4 v00000138683ebe10_0;
    %parti/s 4, 4, 4;
    %jmp/1 T_4.9, 8;
T_4.8 ; End of true expr.
    %load/vec4 v00000138683ebe10_0;
    %parti/s 4, 0, 2;
    %jmp/0 T_4.9, 8;
 ; End of false expr.
    %blend;
T_4.9;
    %store/vec4 v00000138683ec450_0, 0, 4;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000138683f7610;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000138683ebf50_0, 0, 1;
T_5.0 ;
    %delay 41, 0;
    %load/vec4 v00000138683ebf50_0;
    %inv;
    %store/vec4 v00000138683ebf50_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000138683f7610;
T_6 ;
    %vpi_call 2 51 "$dumpfile", "lcd_tb.vcd" {0 0 0};
    %vpi_call 2 52 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000138683f7610 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000138683ec630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000138683ebc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000138683ec130_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000138683ec590_0, 0, 8;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000138683ec630_0, 0, 1;
T_6.0 ;
    %load/vec4 v00000138683ec950_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_6.1, 6;
    %wait E_00000138683f4c30;
    %jmp T_6.0;
T_6.1 ;
    %vpi_call 2 61 "$display", "Time %t: LCD initialization complete.", $time {0 0 0};
    %delay 1000, 0;
    %pushi/vec4 72, 0, 8; draw_string_vec4
    %store/vec4 v00000138683ec6d0_0, 0, 8;
    %fork TD_lcd_tb.send_char, S_00000138683f77a0;
    %join;
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %store/vec4 v00000138683ec6d0_0, 0, 8;
    %fork TD_lcd_tb.send_char, S_00000138683f77a0;
    %join;
    %pushi/vec4 108, 0, 8; draw_string_vec4
    %store/vec4 v00000138683ec6d0_0, 0, 8;
    %fork TD_lcd_tb.send_char, S_00000138683f77a0;
    %join;
    %pushi/vec4 108, 0, 8; draw_string_vec4
    %store/vec4 v00000138683ec6d0_0, 0, 8;
    %fork TD_lcd_tb.send_char, S_00000138683f77a0;
    %join;
    %pushi/vec4 111, 0, 8; draw_string_vec4
    %store/vec4 v00000138683ec6d0_0, 0, 8;
    %fork TD_lcd_tb.send_char, S_00000138683f77a0;
    %join;
    %delay 5000000, 0;
    %vpi_call 2 72 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "lcd_tb.v";
    "lcd.v";
