Release 12.4 - xst M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.91 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.91 secs
 
--> Reading design: simple_ram.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "simple_ram.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "simple_ram"
Output Format                      : NGC
Target Device                      : Automotive 9500XL

---- Source Options
Top Module Name                    : simple_ram
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//file/usersb$/bhq12/home/cache_controller/simple_ram.vhd" in Library work.
Entity <simple_ram> compiled.
WARNING:HDLParsers:1406 - "//file/usersb$/bhq12/home/cache_controller/simple_ram.vhd" Line 47. No sensitivity list and no wait in the process
Entity <simple_ram> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <simple_ram> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <simple_ram> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "//file/usersb$/bhq12/home/cache_controller/simple_ram.vhd" line 50: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <enable>
Entity <simple_ram> analyzed. Unit <simple_ram> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <simple_ram>.
    Related source file is "//file/usersb$/bhq12/home/cache_controller/simple_ram.vhd".
    Found 8-bit register for signal <data_out>.
    Found 8-bit 256-to-1 multiplexer for signal <data_out$mux0000> created at line 56.
    Found 2048-bit register for signal <ram1>.
Unit <simple_ram> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 257
 8-bit register                                        : 257
# Multiplexers                                         : 1
 8-bit 256-to-1 multiplexer                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multiplexers                                         : 1
 8-bit 256-to-1 multiplexer                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <simple_ram> ...
  implementation constraint: INIT=r	 : ram1_10_7
  implementation constraint: INIT=r	 : ram1_11_7
  implementation constraint: INIT=r	 : ram1_12_7
  implementation constraint: INIT=r	 : ram1_13_7
  implementation constraint: INIT=r	 : ram1_14_7
  implementation constraint: INIT=r	 : ram1_20_7
  implementation constraint: INIT=r	 : ram1_15_7
  implementation constraint: INIT=r	 : ram1_21_7
  implementation constraint: INIT=r	 : ram1_16_7
  implementation constraint: INIT=r	 : ram1_22_7
  implementation constraint: INIT=r	 : ram1_17_7
  implementation constraint: INIT=r	 : ram1_100_7
  implementation constraint: INIT=r	 : ram1_23_7
  implementation constraint: INIT=r	 : ram1_18_7
  implementation constraint: INIT=r	 : ram1_101_7
  implementation constraint: INIT=r	 : ram1_24_7
  implementation constraint: INIT=r	 : ram1_19_7
  implementation constraint: INIT=r	 : ram1_102_7
  implementation constraint: INIT=r	 : ram1_30_7
  implementation constraint: INIT=r	 : ram1_25_7
  implementation constraint: INIT=r	 : ram1_103_7
  implementation constraint: INIT=r	 : ram1_31_7
  implementation constraint: INIT=r	 : ram1_26_7
  implementation constraint: INIT=r	 : ram1_104_7
  implementation constraint: INIT=r	 : ram1_32_7
  implementation constraint: INIT=r	 : ram1_27_7
  implementation constraint: INIT=r	 : ram1_110_7
  implementation constraint: INIT=r	 : ram1_105_7
  implementation constraint: INIT=r	 : ram1_33_7
  implementation constraint: INIT=r	 : ram1_28_7
  implementation constraint: INIT=r	 : ram1_111_7
  implementation constraint: INIT=r	 : ram1_106_7
  implementation constraint: INIT=r	 : ram1_34_7
  implementation constraint: INIT=r	 : ram1_29_7
  implementation constraint: INIT=r	 : ram1_112_7
  implementation constraint: INIT=r	 : ram1_107_7
  implementation constraint: INIT=r	 : ram1_40_7
  implementation constraint: INIT=r	 : ram1_35_7
  implementation constraint: INIT=r	 : ram1_113_7
  implementation constraint: INIT=r	 : ram1_108_7
  implementation constraint: INIT=r	 : ram1_41_7
  implementation constraint: INIT=r	 : ram1_36_7
  implementation constraint: INIT=r	 : ram1_114_7
  implementation constraint: INIT=r	 : ram1_109_7
  implementation constraint: INIT=r	 : ram1_42_7
  implementation constraint: INIT=r	 : ram1_37_7
  implementation constraint: INIT=r	 : ram1_120_7
  implementation constraint: INIT=r	 : ram1_115_7
  implementation constraint: INIT=r	 : ram1_43_7
  implementation constraint: INIT=r	 : ram1_38_7
  implementation constraint: INIT=r	 : ram1_121_7
  implementation constraint: INIT=r	 : ram1_116_7
  implementation constraint: INIT=r	 : ram1_44_7
  implementation constraint: INIT=r	 : ram1_39_7
  implementation constraint: INIT=r	 : ram1_122_7
  implementation constraint: INIT=r	 : ram1_117_7
  implementation constraint: INIT=r	 : ram1_50_7
  implementation constraint: INIT=r	 : ram1_45_7
  implementation constraint: INIT=r	 : ram1_123_7
  implementation constraint: INIT=r	 : ram1_118_7
  implementation constraint: INIT=r	 : ram1_51_7
  implementation constraint: INIT=r	 : ram1_46_7
  implementation constraint: INIT=r	 : ram1_124_7
  implementation constraint: INIT=r	 : ram1_119_7
  implementation constraint: INIT=r	 : ram1_52_7
  implementation constraint: INIT=r	 : ram1_47_7
  implementation constraint: INIT=r	 : ram1_130_7
  implementation constraint: INIT=r	 : ram1_125_7
  implementation constraint: INIT=r	 : ram1_53_7
  implementation constraint: INIT=r	 : ram1_48_7
  implementation constraint: INIT=r	 : ram1_131_7
  implementation constraint: INIT=r	 : ram1_126_7
  implementation constraint: INIT=r	 : ram1_54_7
  implementation constraint: INIT=r	 : ram1_49_7
  implementation constraint: INIT=r	 : ram1_132_7
  implementation constraint: INIT=r	 : ram1_127_7
  implementation constraint: INIT=r	 : ram1_60_7
  implementation constraint: INIT=r	 : ram1_55_7
  implementation constraint: INIT=r	 : ram1_128_7
  implementation constraint: INIT=r	 : ram1_133_7
  implementation constraint: INIT=r	 : ram1_61_7
  implementation constraint: INIT=r	 : ram1_56_7
  implementation constraint: INIT=r	 : ram1_129_7
  implementation constraint: INIT=r	 : ram1_134_7
  implementation constraint: INIT=r	 : ram1_62_7
  implementation constraint: INIT=r	 : ram1_57_7
  implementation constraint: INIT=r	 : ram1_135_7
  implementation constraint: INIT=r	 : ram1_140_7
  implementation constraint: INIT=r	 : ram1_63_7
  implementation constraint: INIT=r	 : ram1_58_7
  implementation constraint: INIT=r	 : ram1_136_7
  implementation constraint: INIT=r	 : ram1_141_7
  implementation constraint: INIT=r	 : ram1_64_7
  implementation constraint: INIT=r	 : ram1_59_7
  implementation constraint: INIT=r	 : ram1_137_7
  implementation constraint: INIT=r	 : ram1_142_7
  implementation constraint: INIT=r	 : ram1_70_7
  implementation constraint: INIT=r	 : ram1_65_7
  implementation constraint: INIT=r	 : ram1_138_7
  implementation constraint: INIT=r	 : ram1_143_7
  implementation constraint: INIT=r	 : ram1_71_7
  implementation constraint: INIT=r	 : ram1_66_7
  implementation constraint: INIT=r	 : ram1_139_7
  implementation constraint: INIT=r	 : ram1_144_7
  implementation constraint: INIT=r	 : ram1_72_7
  implementation constraint: INIT=r	 : ram1_67_7
  implementation constraint: INIT=r	 : ram1_145_7
  implementation constraint: INIT=r	 : ram1_200_7
  implementation constraint: INIT=r	 : ram1_150_7
  implementation constraint: INIT=r	 : ram1_73_7
  implementation constraint: INIT=r	 : ram1_68_7
  implementation constraint: INIT=r	 : ram1_146_7
  implementation constraint: INIT=r	 : ram1_201_7
  implementation constraint: INIT=r	 : ram1_151_7
  implementation constraint: INIT=r	 : ram1_74_7
  implementation constraint: INIT=r	 : ram1_69_7
  implementation constraint: INIT=r	 : ram1_147_7
  implementation constraint: INIT=r	 : ram1_202_7
  implementation constraint: INIT=r	 : ram1_152_7
  implementation constraint: INIT=r	 : ram1_80_7
  implementation constraint: INIT=r	 : ram1_75_7
  implementation constraint: INIT=r	 : ram1_153_7
  implementation constraint: INIT=r	 : ram1_203_7
  implementation constraint: INIT=r	 : ram1_148_7
  implementation constraint: INIT=r	 : ram1_81_7
  implementation constraint: INIT=r	 : ram1_76_7
  implementation constraint: INIT=r	 : ram1_154_7
  implementation constraint: INIT=r	 : ram1_204_7
  implementation constraint: INIT=r	 : ram1_149_7
  implementation constraint: INIT=r	 : ram1_82_7
  implementation constraint: INIT=r	 : ram1_77_7
  implementation constraint: INIT=r	 : ram1_160_7
  implementation constraint: INIT=r	 : ram1_210_7
  implementation constraint: INIT=r	 : ram1_205_7
  implementation constraint: INIT=r	 : ram1_155_7
  implementation constraint: INIT=r	 : ram1_83_7
  implementation constraint: INIT=r	 : ram1_78_7
  implementation constraint: INIT=r	 : ram1_161_7
  implementation constraint: INIT=r	 : ram1_211_7
  implementation constraint: INIT=r	 : ram1_206_7
  implementation constraint: INIT=r	 : ram1_156_7
  implementation constraint: INIT=r	 : ram1_84_7
  implementation constraint: INIT=r	 : ram1_79_7
  implementation constraint: INIT=r	 : ram1_162_7
  implementation constraint: INIT=r	 : ram1_212_7
  implementation constraint: INIT=r	 : ram1_207_7
  implementation constraint: INIT=r	 : ram1_157_7
  implementation constraint: INIT=r	 : ram1_90_7
  implementation constraint: INIT=r	 : ram1_85_7
  implementation constraint: INIT=r	 : ram1_163_7
  implementation constraint: INIT=r	 : ram1_213_7
  implementation constraint: INIT=r	 : ram1_208_7
  implementation constraint: INIT=r	 : ram1_158_7
  implementation constraint: INIT=r	 : ram1_91_7
  implementation constraint: INIT=r	 : ram1_86_7
  implementation constraint: INIT=r	 : ram1_164_7
  implementation constraint: INIT=r	 : ram1_214_7
  implementation constraint: INIT=r	 : ram1_209_7
  implementation constraint: INIT=r	 : ram1_159_7
  implementation constraint: INIT=r	 : ram1_92_7
  implementation constraint: INIT=r	 : ram1_87_7
  implementation constraint: INIT=r	 : ram1_170_7
  implementation constraint: INIT=r	 : ram1_220_7
  implementation constraint: INIT=r	 : ram1_215_7
  implementation constraint: INIT=r	 : ram1_165_7
  implementation constraint: INIT=r	 : ram1_93_7
  implementation constraint: INIT=r	 : ram1_88_7
  implementation constraint: INIT=r	 : ram1_171_7
  implementation constraint: INIT=r	 : ram1_221_7
  implementation constraint: INIT=r	 : ram1_216_7
  implementation constraint: INIT=r	 : ram1_166_7
  implementation constraint: INIT=r	 : ram1_94_7
  implementation constraint: INIT=r	 : ram1_89_7
  implementation constraint: INIT=r	 : ram1_172_7
  implementation constraint: INIT=r	 : ram1_222_7
  implementation constraint: INIT=r	 : ram1_217_7
  implementation constraint: INIT=r	 : ram1_167_7
  implementation constraint: INIT=r	 : ram1_95_7
  implementation constraint: INIT=r	 : ram1_173_7
  implementation constraint: INIT=r	 : ram1_223_7
  implementation constraint: INIT=r	 : ram1_218_7
  implementation constraint: INIT=r	 : ram1_168_7
  implementation constraint: INIT=r	 : ram1_96_7
  implementation constraint: INIT=r	 : ram1_174_7
  implementation constraint: INIT=r	 : ram1_224_7
  implementation constraint: INIT=r	 : ram1_219_7
  implementation constraint: INIT=r	 : ram1_169_7
  implementation constraint: INIT=r	 : ram1_97_7
  implementation constraint: INIT=r	 : ram1_180_7
  implementation constraint: INIT=r	 : ram1_230_7
  implementation constraint: INIT=r	 : ram1_225_7
  implementation constraint: INIT=r	 : ram1_175_7
  implementation constraint: INIT=r	 : ram1_98_7
  implementation constraint: INIT=r	 : ram1_181_7
  implementation constraint: INIT=r	 : ram1_231_7
  implementation constraint: INIT=r	 : ram1_226_7
  implementation constraint: INIT=r	 : ram1_176_7
  implementation constraint: INIT=r	 : ram1_99_7
  implementation constraint: INIT=r	 : ram1_182_7
  implementation constraint: INIT=r	 : ram1_232_7
  implementation constraint: INIT=r	 : ram1_227_7
  implementation constraint: INIT=r	 : ram1_177_7
  implementation constraint: INIT=r	 : ram1_183_7
  implementation constraint: INIT=r	 : ram1_233_7
  implementation constraint: INIT=r	 : ram1_228_7
  implementation constraint: INIT=r	 : ram1_178_7
  implementation constraint: INIT=r	 : ram1_184_7
  implementation constraint: INIT=r	 : ram1_234_7
  implementation constraint: INIT=r	 : ram1_229_7
  implementation constraint: INIT=r	 : ram1_179_7
  implementation constraint: INIT=r	 : ram1_190_7
  implementation constraint: INIT=r	 : ram1_240_7
  implementation constraint: INIT=r	 : ram1_235_7
  implementation constraint: INIT=r	 : ram1_185_7
  implementation constraint: INIT=r	 : ram1_191_7
  implementation constraint: INIT=r	 : ram1_241_7
  implementation constraint: INIT=r	 : ram1_236_7
  implementation constraint: INIT=r	 : ram1_186_7
  implementation constraint: INIT=r	 : ram1_192_7
  implementation constraint: INIT=r	 : ram1_242_7
  implementation constraint: INIT=r	 : ram1_237_7
  implementation constraint: INIT=r	 : ram1_187_7
  implementation constraint: INIT=r	 : ram1_188_7
  implementation constraint: INIT=r	 : ram1_243_7
  implementation constraint: INIT=r	 : ram1_238_7
  implementation constraint: INIT=r	 : ram1_193_7
  implementation constraint: INIT=r	 : ram1_189_7
  implementation constraint: INIT=r	 : ram1_244_7
  implementation constraint: INIT=r	 : ram1_239_7
  implementation constraint: INIT=r	 : ram1_194_7
  implementation constraint: INIT=r	 : ram1_195_7
  implementation constraint: INIT=r	 : ram1_250_7
  implementation constraint: INIT=r	 : ram1_245_7
  implementation constraint: INIT=r	 : ram1_196_7
  implementation constraint: INIT=r	 : ram1_251_7
  implementation constraint: INIT=r	 : ram1_246_7
  implementation constraint: INIT=r	 : ram1_197_7
  implementation constraint: INIT=r	 : ram1_252_7
  implementation constraint: INIT=r	 : ram1_247_7
  implementation constraint: INIT=r	 : ram1_0_7
  implementation constraint: INIT=r	 : ram1_198_7
  implementation constraint: INIT=r	 : ram1_253_7
  implementation constraint: INIT=r	 : ram1_248_7
  implementation constraint: INIT=r	 : ram1_1_7
  implementation constraint: INIT=r	 : ram1_199_7
  implementation constraint: INIT=r	 : ram1_254_7
  implementation constraint: INIT=r	 : ram1_249_7
  implementation constraint: INIT=r	 : ram1_2_7
  implementation constraint: INIT=r	 : ram1_255_7
  implementation constraint: INIT=r	 : ram1_3_7
  implementation constraint: INIT=r	 : ram1_4_7
  implementation constraint: INIT=r	 : ram1_5_7
  implementation constraint: INIT=r	 : ram1_6_7
  implementation constraint: INIT=r	 : ram1_7_7
  implementation constraint: INIT=r	 : ram1_8_7
  implementation constraint: INIT=r	 : ram1_9_7
  implementation constraint: INIT=r	 : ram1_9_0
  implementation constraint: INIT=r	 : ram1_9_1
  implementation constraint: INIT=r	 : ram1_9_2
  implementation constraint: INIT=r	 : ram1_9_3
  implementation constraint: INIT=r	 : ram1_9_4
  implementation constraint: INIT=r	 : ram1_9_5
  implementation constraint: INIT=r	 : ram1_9_6
  implementation constraint: INIT=r	 : ram1_8_0
  implementation constraint: INIT=r	 : ram1_8_1
  implementation constraint: INIT=r	 : ram1_8_2
  implementation constraint: INIT=r	 : ram1_8_3
  implementation constraint: INIT=r	 : ram1_8_4
  implementation constraint: INIT=r	 : ram1_8_5
  implementation constraint: INIT=r	 : ram1_8_6
  implementation constraint: INIT=r	 : ram1_7_0
  implementation constraint: INIT=r	 : ram1_7_1
  implementation constraint: INIT=r	 : ram1_7_2
  implementation constraint: INIT=r	 : ram1_7_3
  implementation constraint: INIT=r	 : ram1_7_4
  implementation constraint: INIT=r	 : ram1_7_5
  implementation constraint: INIT=r	 : ram1_7_6
  implementation constraint: INIT=r	 : ram1_6_0
  implementation constraint: INIT=r	 : ram1_6_1
  implementation constraint: INIT=r	 : ram1_6_2
  implementation constraint: INIT=r	 : ram1_6_3
  implementation constraint: INIT=r	 : ram1_6_4
  implementation constraint: INIT=r	 : ram1_6_5
  implementation constraint: INIT=r	 : ram1_6_6
  implementation constraint: INIT=r	 : ram1_5_0
  implementation constraint: INIT=r	 : ram1_5_1
  implementation constraint: INIT=r	 : ram1_5_2
  implementation constraint: INIT=r	 : ram1_5_3
  implementation constraint: INIT=r	 : ram1_5_4
  implementation constraint: INIT=r	 : ram1_5_5
  implementation constraint: INIT=r	 : ram1_5_6
  implementation constraint: INIT=r	 : ram1_4_0
  implementation constraint: INIT=r	 : ram1_4_1
  implementation constraint: INIT=r	 : ram1_4_2
  implementation constraint: INIT=r	 : ram1_4_3
  implementation constraint: INIT=r	 : ram1_4_4
  implementation constraint: INIT=r	 : ram1_4_5
  implementation constraint: INIT=r	 : ram1_4_6
  implementation constraint: INIT=r	 : ram1_3_0
  implementation constraint: INIT=r	 : ram1_3_1
  implementation constraint: INIT=r	 : ram1_3_2
  implementation constraint: INIT=r	 : ram1_3_3
  implementation constraint: INIT=r	 : ram1_3_4
  implementation constraint: INIT=r	 : ram1_3_5
  implementation constraint: INIT=r	 : ram1_3_6
  implementation constraint: INIT=r	 : ram1_255_0
  implementation constraint: INIT=r	 : ram1_255_1
  implementation constraint: INIT=r	 : ram1_255_2
  implementation constraint: INIT=r	 : ram1_255_3
  implementation constraint: INIT=r	 : ram1_255_4
  implementation constraint: INIT=r	 : ram1_255_5
  implementation constraint: INIT=r	 : ram1_255_6
  implementation constraint: INIT=r	 : ram1_2_0
  implementation constraint: INIT=r	 : ram1_2_1
  implementation constraint: INIT=r	 : ram1_2_2
  implementation constraint: INIT=r	 : ram1_2_3
  implementation constraint: INIT=r	 : ram1_2_4
  implementation constraint: INIT=r	 : ram1_2_5
  implementation constraint: INIT=r	 : ram1_2_6
  implementation constraint: INIT=r	 : ram1_249_0
  implementation constraint: INIT=r	 : ram1_249_1
  implementation constraint: INIT=r	 : ram1_249_2
  implementation constraint: INIT=r	 : ram1_249_3
  implementation constraint: INIT=r	 : ram1_249_4
  implementation constraint: INIT=r	 : ram1_249_5
  implementation constraint: INIT=r	 : ram1_249_6
  implementation constraint: INIT=r	 : ram1_254_0
  implementation constraint: INIT=r	 : ram1_254_1
  implementation constraint: INIT=r	 : ram1_254_2
  implementation constraint: INIT=r	 : ram1_254_3
  implementation constraint: INIT=r	 : ram1_254_4
  implementation constraint: INIT=r	 : ram1_254_5
  implementation constraint: INIT=r	 : ram1_254_6
  implementation constraint: INIT=r	 : ram1_199_0
  implementation constraint: INIT=r	 : ram1_199_1
  implementation constraint: INIT=r	 : ram1_199_2
  implementation constraint: INIT=r	 : ram1_199_3
  implementation constraint: INIT=r	 : ram1_199_4
  implementation constraint: INIT=r	 : ram1_199_5
  implementation constraint: INIT=r	 : ram1_199_6
  implementation constraint: INIT=r	 : ram1_1_0
  implementation constraint: INIT=r	 : ram1_1_1
  implementation constraint: INIT=r	 : ram1_1_2
  implementation constraint: INIT=r	 : ram1_1_3
  implementation constraint: INIT=r	 : ram1_1_4
  implementation constraint: INIT=r	 : ram1_1_5
  implementation constraint: INIT=r	 : ram1_1_6
  implementation constraint: INIT=r	 : ram1_248_0
  implementation constraint: INIT=r	 : ram1_248_1
  implementation constraint: INIT=r	 : ram1_248_2
  implementation constraint: INIT=r	 : ram1_248_3
  implementation constraint: INIT=r	 : ram1_248_4
  implementation constraint: INIT=r	 : ram1_248_5
  implementation constraint: INIT=r	 : ram1_248_6
  implementation constraint: INIT=r	 : ram1_253_0
  implementation constraint: INIT=r	 : ram1_253_1
  implementation constraint: INIT=r	 : ram1_253_2
  implementation constraint: INIT=r	 : ram1_253_3
  implementation constraint: INIT=r	 : ram1_253_4
  implementation constraint: INIT=r	 : ram1_253_5
  implementation constraint: INIT=r	 : ram1_253_6
  implementation constraint: INIT=r	 : ram1_198_0
  implementation constraint: INIT=r	 : ram1_198_1
  implementation constraint: INIT=r	 : ram1_198_2
  implementation constraint: INIT=r	 : ram1_198_3
  implementation constraint: INIT=r	 : ram1_198_4
  implementation constraint: INIT=r	 : ram1_198_5
  implementation constraint: INIT=r	 : ram1_198_6
  implementation constraint: INIT=r	 : ram1_0_1
  implementation constraint: INIT=r	 : ram1_0_2
  implementation constraint: INIT=r	 : ram1_0_3
  implementation constraint: INIT=r	 : ram1_0_4
  implementation constraint: INIT=r	 : ram1_0_5
  implementation constraint: INIT=r	 : ram1_0_6
  implementation constraint: INIT=r	 : ram1_247_0
  implementation constraint: INIT=r	 : ram1_247_1
  implementation constraint: INIT=r	 : ram1_247_2
  implementation constraint: INIT=r	 : ram1_247_3
  implementation constraint: INIT=r	 : ram1_247_4
  implementation constraint: INIT=r	 : ram1_247_5
  implementation constraint: INIT=r	 : ram1_247_6
  implementation constraint: INIT=r	 : ram1_252_0
  implementation constraint: INIT=r	 : ram1_252_1
  implementation constraint: INIT=r	 : ram1_252_2
  implementation constraint: INIT=r	 : ram1_252_3
  implementation constraint: INIT=r	 : ram1_252_4
  implementation constraint: INIT=r	 : ram1_252_5
  implementation constraint: INIT=r	 : ram1_252_6
  implementation constraint: INIT=r	 : ram1_197_0
  implementation constraint: INIT=r	 : ram1_197_1
  implementation constraint: INIT=r	 : ram1_197_2
  implementation constraint: INIT=r	 : ram1_197_3
  implementation constraint: INIT=r	 : ram1_197_4
  implementation constraint: INIT=r	 : ram1_197_5
  implementation constraint: INIT=r	 : ram1_197_6
  implementation constraint: INIT=r	 : ram1_246_0
  implementation constraint: INIT=r	 : ram1_246_1
  implementation constraint: INIT=r	 : ram1_246_2
  implementation constraint: INIT=r	 : ram1_246_3
  implementation constraint: INIT=r	 : ram1_246_4
  implementation constraint: INIT=r	 : ram1_246_5
  implementation constraint: INIT=r	 : ram1_246_6
  implementation constraint: INIT=r	 : ram1_251_0
  implementation constraint: INIT=r	 : ram1_251_1
  implementation constraint: INIT=r	 : ram1_251_2
  implementation constraint: INIT=r	 : ram1_251_3
  implementation constraint: INIT=r	 : ram1_251_4
  implementation constraint: INIT=r	 : ram1_251_5
  implementation constraint: INIT=r	 : ram1_251_6
  implementation constraint: INIT=r	 : ram1_196_0
  implementation constraint: INIT=r	 : ram1_196_1
  implementation constraint: INIT=r	 : ram1_196_2
  implementation constraint: INIT=r	 : ram1_196_3
  implementation constraint: INIT=r	 : ram1_196_4
  implementation constraint: INIT=r	 : ram1_196_5
  implementation constraint: INIT=r	 : ram1_196_6
  implementation constraint: INIT=r	 : ram1_245_0
  implementation constraint: INIT=r	 : ram1_245_1
  implementation constraint: INIT=r	 : ram1_245_2
  implementation constraint: INIT=r	 : ram1_245_3
  implementation constraint: INIT=r	 : ram1_245_4
  implementation constraint: INIT=r	 : ram1_245_5
  implementation constraint: INIT=r	 : ram1_245_6
  implementation constraint: INIT=r	 : ram1_250_0
  implementation constraint: INIT=r	 : ram1_250_1
  implementation constraint: INIT=r	 : ram1_250_2
  implementation constraint: INIT=r	 : ram1_250_3
  implementation constraint: INIT=r	 : ram1_250_4
  implementation constraint: INIT=r	 : ram1_250_5
  implementation constraint: INIT=r	 : ram1_250_6
  implementation constraint: INIT=r	 : ram1_195_0
  implementation constraint: INIT=r	 : ram1_195_1
  implementation constraint: INIT=r	 : ram1_195_2
  implementation constraint: INIT=r	 : ram1_195_3
  implementation constraint: INIT=r	 : ram1_195_4
  implementation constraint: INIT=r	 : ram1_195_5
  implementation constraint: INIT=r	 : ram1_195_6
  implementation constraint: INIT=r	 : ram1_194_0
  implementation constraint: INIT=r	 : ram1_194_1
  implementation constraint: INIT=r	 : ram1_194_2
  implementation constraint: INIT=r	 : ram1_194_3
  implementation constraint: INIT=r	 : ram1_194_4
  implementation constraint: INIT=r	 : ram1_194_5
  implementation constraint: INIT=r	 : ram1_194_6
  implementation constraint: INIT=r	 : ram1_239_0
  implementation constraint: INIT=r	 : ram1_239_1
  implementation constraint: INIT=r	 : ram1_239_2
  implementation constraint: INIT=r	 : ram1_239_3
  implementation constraint: INIT=r	 : ram1_239_4
  implementation constraint: INIT=r	 : ram1_239_5
  implementation constraint: INIT=r	 : ram1_239_6
  implementation constraint: INIT=r	 : ram1_244_0
  implementation constraint: INIT=r	 : ram1_244_1
  implementation constraint: INIT=r	 : ram1_244_2
  implementation constraint: INIT=r	 : ram1_244_3
  implementation constraint: INIT=r	 : ram1_244_4
  implementation constraint: INIT=r	 : ram1_244_5
  implementation constraint: INIT=r	 : ram1_244_6
  implementation constraint: INIT=r	 : ram1_189_0
  implementation constraint: INIT=r	 : ram1_189_1
  implementation constraint: INIT=r	 : ram1_189_2
  implementation constraint: INIT=r	 : ram1_189_3
  implementation constraint: INIT=r	 : ram1_189_4
  implementation constraint: INIT=r	 : ram1_189_5
  implementation constraint: INIT=r	 : ram1_189_6
  implementation constraint: INIT=r	 : ram1_193_0
  implementation constraint: INIT=r	 : ram1_193_1
  implementation constraint: INIT=r	 : ram1_193_2
  implementation constraint: INIT=r	 : ram1_193_3
  implementation constraint: INIT=r	 : ram1_193_4
  implementation constraint: INIT=r	 : ram1_193_5
  implementation constraint: INIT=r	 : ram1_193_6
  implementation constraint: INIT=r	 : ram1_238_0
  implementation constraint: INIT=r	 : ram1_238_1
  implementation constraint: INIT=r	 : ram1_238_2
  implementation constraint: INIT=r	 : ram1_238_3
  implementation constraint: INIT=r	 : ram1_238_4
  implementation constraint: INIT=r	 : ram1_238_5
  implementation constraint: INIT=r	 : ram1_238_6
  implementation constraint: INIT=r	 : ram1_243_0
  implementation constraint: INIT=r	 : ram1_243_1
  implementation constraint: INIT=r	 : ram1_243_2
  implementation constraint: INIT=r	 : ram1_243_3
  implementation constraint: INIT=r	 : ram1_243_4
  implementation constraint: INIT=r	 : ram1_243_5
  implementation constraint: INIT=r	 : ram1_243_6
  implementation constraint: INIT=r	 : ram1_188_0
  implementation constraint: INIT=r	 : ram1_188_1
  implementation constraint: INIT=r	 : ram1_188_2
  implementation constraint: INIT=r	 : ram1_188_3
  implementation constraint: INIT=r	 : ram1_188_4
  implementation constraint: INIT=r	 : ram1_188_5
  implementation constraint: INIT=r	 : ram1_188_6
  implementation constraint: INIT=r	 : ram1_187_0
  implementation constraint: INIT=r	 : ram1_187_1
  implementation constraint: INIT=r	 : ram1_187_2
  implementation constraint: INIT=r	 : ram1_187_3
  implementation constraint: INIT=r	 : ram1_187_4
  implementation constraint: INIT=r	 : ram1_187_5
  implementation constraint: INIT=r	 : ram1_187_6
  implementation constraint: INIT=r	 : ram1_237_0
  implementation constraint: INIT=r	 : ram1_237_1
  implementation constraint: INIT=r	 : ram1_237_2
  implementation constraint: INIT=r	 : ram1_237_3
  implementation constraint: INIT=r	 : ram1_237_4
  implementation constraint: INIT=r	 : ram1_237_5
  implementation constraint: INIT=r	 : ram1_237_6
  implementation constraint: INIT=r	 : ram1_242_0
  implementation constraint: INIT=r	 : ram1_242_1
  implementation constraint: INIT=r	 : ram1_242_2
  implementation constraint: INIT=r	 : ram1_242_3
  implementation constraint: INIT=r	 : ram1_242_4
  implementation constraint: INIT=r	 : ram1_242_5
  implementation constraint: INIT=r	 : ram1_242_6
  implementation constraint: INIT=r	 : ram1_192_0
  implementation constraint: INIT=r	 : ram1_192_1
  implementation constraint: INIT=r	 : ram1_192_2
  implementation constraint: INIT=r	 : ram1_192_3
  implementation constraint: INIT=r	 : ram1_192_4
  implementation constraint: INIT=r	 : ram1_192_5
  implementation constraint: INIT=r	 : ram1_192_6
  implementation constraint: INIT=r	 : ram1_186_0
  implementation constraint: INIT=r	 : ram1_186_1
  implementation constraint: INIT=r	 : ram1_186_2
  implementation constraint: INIT=r	 : ram1_186_3
  implementation constraint: INIT=r	 : ram1_186_4
  implementation constraint: INIT=r	 : ram1_186_5
  implementation constraint: INIT=r	 : ram1_186_6
  implementation constraint: INIT=r	 : ram1_236_0
  implementation constraint: INIT=r	 : ram1_236_1
  implementation constraint: INIT=r	 : ram1_236_2
  implementation constraint: INIT=r	 : ram1_236_3
  implementation constraint: INIT=r	 : ram1_236_4
  implementation constraint: INIT=r	 : ram1_236_5
  implementation constraint: INIT=r	 : ram1_236_6
  implementation constraint: INIT=r	 : ram1_241_0
  implementation constraint: INIT=r	 : ram1_241_1
  implementation constraint: INIT=r	 : ram1_241_2
  implementation constraint: INIT=r	 : ram1_241_3
  implementation constraint: INIT=r	 : ram1_241_4
  implementation constraint: INIT=r	 : ram1_241_5
  implementation constraint: INIT=r	 : ram1_241_6
  implementation constraint: INIT=r	 : ram1_191_0
  implementation constraint: INIT=r	 : ram1_191_1
  implementation constraint: INIT=r	 : ram1_191_2
  implementation constraint: INIT=r	 : ram1_191_3
  implementation constraint: INIT=r	 : ram1_191_4
  implementation constraint: INIT=r	 : ram1_191_5
  implementation constraint: INIT=r	 : ram1_191_6
  implementation constraint: INIT=r	 : ram1_185_0
  implementation constraint: INIT=r	 : ram1_185_1
  implementation constraint: INIT=r	 : ram1_185_2
  implementation constraint: INIT=r	 : ram1_185_3
  implementation constraint: INIT=r	 : ram1_185_4
  implementation constraint: INIT=r	 : ram1_185_5
  implementation constraint: INIT=r	 : ram1_185_6
  implementation constraint: INIT=r	 : ram1_235_0
  implementation constraint: INIT=r	 : ram1_235_1
  implementation constraint: INIT=r	 : ram1_235_2
  implementation constraint: INIT=r	 : ram1_235_3
  implementation constraint: INIT=r	 : ram1_235_4
  implementation constraint: INIT=r	 : ram1_235_5
  implementation constraint: INIT=r	 : ram1_235_6
  implementation constraint: INIT=r	 : ram1_240_0
  implementation constraint: INIT=r	 : ram1_240_1
  implementation constraint: INIT=r	 : ram1_240_2
  implementation constraint: INIT=r	 : ram1_240_3
  implementation constraint: INIT=r	 : ram1_240_4
  implementation constraint: INIT=r	 : ram1_240_5
  implementation constraint: INIT=r	 : ram1_240_6
  implementation constraint: INIT=r	 : ram1_190_0
  implementation constraint: INIT=r	 : ram1_190_1
  implementation constraint: INIT=r	 : ram1_190_2
  implementation constraint: INIT=r	 : ram1_190_3
  implementation constraint: INIT=r	 : ram1_190_4
  implementation constraint: INIT=r	 : ram1_190_5
  implementation constraint: INIT=r	 : ram1_190_6
  implementation constraint: INIT=r	 : ram1_179_0
  implementation constraint: INIT=r	 : ram1_179_1
  implementation constraint: INIT=r	 : ram1_179_2
  implementation constraint: INIT=r	 : ram1_179_3
  implementation constraint: INIT=r	 : ram1_179_4
  implementation constraint: INIT=r	 : ram1_179_5
  implementation constraint: INIT=r	 : ram1_179_6
  implementation constraint: INIT=r	 : ram1_229_0
  implementation constraint: INIT=r	 : ram1_229_1
  implementation constraint: INIT=r	 : ram1_229_2
  implementation constraint: INIT=r	 : ram1_229_3
  implementation constraint: INIT=r	 : ram1_229_4
  implementation constraint: INIT=r	 : ram1_229_5
  implementation constraint: INIT=r	 : ram1_229_6
  implementation constraint: INIT=r	 : ram1_234_0
  implementation constraint: INIT=r	 : ram1_234_1
  implementation constraint: INIT=r	 : ram1_234_2
  implementation constraint: INIT=r	 : ram1_234_3
  implementation constraint: INIT=r	 : ram1_234_4
  implementation constraint: INIT=r	 : ram1_234_5
  implementation constraint: INIT=r	 : ram1_234_6
  implementation constraint: INIT=r	 : ram1_184_0
  implementation constraint: INIT=r	 : ram1_184_1
  implementation constraint: INIT=r	 : ram1_184_2
  implementation constraint: INIT=r	 : ram1_184_3
  implementation constraint: INIT=r	 : ram1_184_4
  implementation constraint: INIT=r	 : ram1_184_5
  implementation constraint: INIT=r	 : ram1_184_6
  implementation constraint: INIT=r	 : ram1_178_0
  implementation constraint: INIT=r	 : ram1_178_1
  implementation constraint: INIT=r	 : ram1_178_2
  implementation constraint: INIT=r	 : ram1_178_3
  implementation constraint: INIT=r	 : ram1_178_4
  implementation constraint: INIT=r	 : ram1_178_5
  implementation constraint: INIT=r	 : ram1_178_6
  implementation constraint: INIT=r	 : ram1_228_0
  implementation constraint: INIT=r	 : ram1_228_1
  implementation constraint: INIT=r	 : ram1_228_2
  implementation constraint: INIT=r	 : ram1_228_3
  implementation constraint: INIT=r	 : ram1_228_4
  implementation constraint: INIT=r	 : ram1_228_5
  implementation constraint: INIT=r	 : ram1_228_6
  implementation constraint: INIT=r	 : ram1_233_0
  implementation constraint: INIT=r	 : ram1_233_1
  implementation constraint: INIT=r	 : ram1_233_2
  implementation constraint: INIT=r	 : ram1_233_3
  implementation constraint: INIT=r	 : ram1_233_4
  implementation constraint: INIT=r	 : ram1_233_5
  implementation constraint: INIT=r	 : ram1_233_6
  implementation constraint: INIT=r	 : ram1_183_0
  implementation constraint: INIT=r	 : ram1_183_1
  implementation constraint: INIT=r	 : ram1_183_2
  implementation constraint: INIT=r	 : ram1_183_3
  implementation constraint: INIT=r	 : ram1_183_4
  implementation constraint: INIT=r	 : ram1_183_5
  implementation constraint: INIT=r	 : ram1_183_6
  implementation constraint: INIT=r	 : ram1_177_0
  implementation constraint: INIT=r	 : ram1_177_1
  implementation constraint: INIT=r	 : ram1_177_2
  implementation constraint: INIT=r	 : ram1_177_3
  implementation constraint: INIT=r	 : ram1_177_4
  implementation constraint: INIT=r	 : ram1_177_5
  implementation constraint: INIT=r	 : ram1_177_6
  implementation constraint: INIT=r	 : ram1_227_0
  implementation constraint: INIT=r	 : ram1_227_1
  implementation constraint: INIT=r	 : ram1_227_2
  implementation constraint: INIT=r	 : ram1_227_3
  implementation constraint: INIT=r	 : ram1_227_4
  implementation constraint: INIT=r	 : ram1_227_5
  implementation constraint: INIT=r	 : ram1_227_6
  implementation constraint: INIT=r	 : ram1_232_0
  implementation constraint: INIT=r	 : ram1_232_1
  implementation constraint: INIT=r	 : ram1_232_2
  implementation constraint: INIT=r	 : ram1_232_3
  implementation constraint: INIT=r	 : ram1_232_4
  implementation constraint: INIT=r	 : ram1_232_5
  implementation constraint: INIT=r	 : ram1_232_6
  implementation constraint: INIT=r	 : ram1_182_0
  implementation constraint: INIT=r	 : ram1_182_1
  implementation constraint: INIT=r	 : ram1_182_2
  implementation constraint: INIT=r	 : ram1_182_3
  implementation constraint: INIT=r	 : ram1_182_4
  implementation constraint: INIT=r	 : ram1_182_5
  implementation constraint: INIT=r	 : ram1_182_6
  implementation constraint: INIT=r	 : ram1_99_0
  implementation constraint: INIT=r	 : ram1_99_1
  implementation constraint: INIT=r	 : ram1_99_2
  implementation constraint: INIT=r	 : ram1_99_3
  implementation constraint: INIT=r	 : ram1_99_4
  implementation constraint: INIT=r	 : ram1_99_5
  implementation constraint: INIT=r	 : ram1_99_6
  implementation constraint: INIT=r	 : ram1_176_0
  implementation constraint: INIT=r	 : ram1_176_1
  implementation constraint: INIT=r	 : ram1_176_2
  implementation constraint: INIT=r	 : ram1_176_3
  implementation constraint: INIT=r	 : ram1_176_4
  implementation constraint: INIT=r	 : ram1_176_5
  implementation constraint: INIT=r	 : ram1_176_6
  implementation constraint: INIT=r	 : ram1_226_0
  implementation constraint: INIT=r	 : ram1_226_1
  implementation constraint: INIT=r	 : ram1_226_2
  implementation constraint: INIT=r	 : ram1_226_3
  implementation constraint: INIT=r	 : ram1_226_4
  implementation constraint: INIT=r	 : ram1_226_5
  implementation constraint: INIT=r	 : ram1_226_6
  implementation constraint: INIT=r	 : ram1_231_0
  implementation constraint: INIT=r	 : ram1_231_1
  implementation constraint: INIT=r	 : ram1_231_2
  implementation constraint: INIT=r	 : ram1_231_3
  implementation constraint: INIT=r	 : ram1_231_4
  implementation constraint: INIT=r	 : ram1_231_5
  implementation constraint: INIT=r	 : ram1_231_6
  implementation constraint: INIT=r	 : ram1_181_0
  implementation constraint: INIT=r	 : ram1_181_1
  implementation constraint: INIT=r	 : ram1_181_2
  implementation constraint: INIT=r	 : ram1_181_3
  implementation constraint: INIT=r	 : ram1_181_4
  implementation constraint: INIT=r	 : ram1_181_5
  implementation constraint: INIT=r	 : ram1_181_6
  implementation constraint: INIT=r	 : ram1_98_0
  implementation constraint: INIT=r	 : ram1_98_1
  implementation constraint: INIT=r	 : ram1_98_2
  implementation constraint: INIT=r	 : ram1_98_3
  implementation constraint: INIT=r	 : ram1_98_4
  implementation constraint: INIT=r	 : ram1_98_5
  implementation constraint: INIT=r	 : ram1_98_6
  implementation constraint: INIT=r	 : ram1_175_0
  implementation constraint: INIT=r	 : ram1_175_1
  implementation constraint: INIT=r	 : ram1_175_2
  implementation constraint: INIT=r	 : ram1_175_3
  implementation constraint: INIT=r	 : ram1_175_4
  implementation constraint: INIT=r	 : ram1_175_5
  implementation constraint: INIT=r	 : ram1_175_6
  implementation constraint: INIT=r	 : ram1_225_0
  implementation constraint: INIT=r	 : ram1_225_1
  implementation constraint: INIT=r	 : ram1_225_2
  implementation constraint: INIT=r	 : ram1_225_3
  implementation constraint: INIT=r	 : ram1_225_4
  implementation constraint: INIT=r	 : ram1_225_5
  implementation constraint: INIT=r	 : ram1_225_6
  implementation constraint: INIT=r	 : ram1_230_0
  implementation constraint: INIT=r	 : ram1_230_1
  implementation constraint: INIT=r	 : ram1_230_2
  implementation constraint: INIT=r	 : ram1_230_3
  implementation constraint: INIT=r	 : ram1_230_4
  implementation constraint: INIT=r	 : ram1_230_5
  implementation constraint: INIT=r	 : ram1_230_6
  implementation constraint: INIT=r	 : ram1_180_0
  implementation constraint: INIT=r	 : ram1_180_1
  implementation constraint: INIT=r	 : ram1_180_2
  implementation constraint: INIT=r	 : ram1_180_3
  implementation constraint: INIT=r	 : ram1_180_4
  implementation constraint: INIT=r	 : ram1_180_5
  implementation constraint: INIT=r	 : ram1_180_6
  implementation constraint: INIT=r	 : ram1_97_0
  implementation constraint: INIT=r	 : ram1_97_1
  implementation constraint: INIT=r	 : ram1_97_2
  implementation constraint: INIT=r	 : ram1_97_3
  implementation constraint: INIT=r	 : ram1_97_4
  implementation constraint: INIT=r	 : ram1_97_5
  implementation constraint: INIT=r	 : ram1_97_6
  implementation constraint: INIT=r	 : ram1_169_0
  implementation constraint: INIT=r	 : ram1_169_1
  implementation constraint: INIT=r	 : ram1_169_2
  implementation constraint: INIT=r	 : ram1_169_3
  implementation constraint: INIT=r	 : ram1_169_4
  implementation constraint: INIT=r	 : ram1_169_5
  implementation constraint: INIT=r	 : ram1_169_6
  implementation constraint: INIT=r	 : ram1_219_0
  implementation constraint: INIT=r	 : ram1_219_1
  implementation constraint: INIT=r	 : ram1_219_2
  implementation constraint: INIT=r	 : ram1_219_3
  implementation constraint: INIT=r	 : ram1_219_4
  implementation constraint: INIT=r	 : ram1_219_5
  implementation constraint: INIT=r	 : ram1_219_6
  implementation constraint: INIT=r	 : ram1_224_0
  implementation constraint: INIT=r	 : ram1_224_1
  implementation constraint: INIT=r	 : ram1_224_2
  implementation constraint: INIT=r	 : ram1_224_3
  implementation constraint: INIT=r	 : ram1_224_4
  implementation constraint: INIT=r	 : ram1_224_5
  implementation constraint: INIT=r	 : ram1_224_6
  implementation constraint: INIT=r	 : ram1_174_0
  implementation constraint: INIT=r	 : ram1_174_1
  implementation constraint: INIT=r	 : ram1_174_2
  implementation constraint: INIT=r	 : ram1_174_3
  implementation constraint: INIT=r	 : ram1_174_4
  implementation constraint: INIT=r	 : ram1_174_5
  implementation constraint: INIT=r	 : ram1_174_6
  implementation constraint: INIT=r	 : ram1_96_0
  implementation constraint: INIT=r	 : ram1_96_1
  implementation constraint: INIT=r	 : ram1_96_2
  implementation constraint: INIT=r	 : ram1_96_3
  implementation constraint: INIT=r	 : ram1_96_4
  implementation constraint: INIT=r	 : ram1_96_5
  implementation constraint: INIT=r	 : ram1_96_6
  implementation constraint: INIT=r	 : ram1_168_0
  implementation constraint: INIT=r	 : ram1_168_1
  implementation constraint: INIT=r	 : ram1_168_2
  implementation constraint: INIT=r	 : ram1_168_3
  implementation constraint: INIT=r	 : ram1_168_4
  implementation constraint: INIT=r	 : ram1_168_5
  implementation constraint: INIT=r	 : ram1_168_6
  implementation constraint: INIT=r	 : ram1_218_0
  implementation constraint: INIT=r	 : ram1_218_1
  implementation constraint: INIT=r	 : ram1_218_2
  implementation constraint: INIT=r	 : ram1_218_3
  implementation constraint: INIT=r	 : ram1_218_4
  implementation constraint: INIT=r	 : ram1_218_5
  implementation constraint: INIT=r	 : ram1_218_6
  implementation constraint: INIT=r	 : ram1_223_0
  implementation constraint: INIT=r	 : ram1_223_1
  implementation constraint: INIT=r	 : ram1_223_2
  implementation constraint: INIT=r	 : ram1_223_3
  implementation constraint: INIT=r	 : ram1_223_4
  implementation constraint: INIT=r	 : ram1_223_5
  implementation constraint: INIT=r	 : ram1_223_6
  implementation constraint: INIT=r	 : ram1_173_0
  implementation constraint: INIT=r	 : ram1_173_1
  implementation constraint: INIT=r	 : ram1_173_2
  implementation constraint: INIT=r	 : ram1_173_3
  implementation constraint: INIT=r	 : ram1_173_4
  implementation constraint: INIT=r	 : ram1_173_5
  implementation constraint: INIT=r	 : ram1_173_6
  implementation constraint: INIT=r	 : ram1_95_0
  implementation constraint: INIT=r	 : ram1_95_1
  implementation constraint: INIT=r	 : ram1_95_2
  implementation constraint: INIT=r	 : ram1_95_3
  implementation constraint: INIT=r	 : ram1_95_4
  implementation constraint: INIT=r	 : ram1_95_5
  implementation constraint: INIT=r	 : ram1_95_6
  implementation constraint: INIT=r	 : ram1_167_0
  implementation constraint: INIT=r	 : ram1_167_1
  implementation constraint: INIT=r	 : ram1_167_2
  implementation constraint: INIT=r	 : ram1_167_3
  implementation constraint: INIT=r	 : ram1_167_4
  implementation constraint: INIT=r	 : ram1_167_5
  implementation constraint: INIT=r	 : ram1_167_6
  implementation constraint: INIT=r	 : ram1_217_0
  implementation constraint: INIT=r	 : ram1_217_1
  implementation constraint: INIT=r	 : ram1_217_2
  implementation constraint: INIT=r	 : ram1_217_3
  implementation constraint: INIT=r	 : ram1_217_4
  implementation constraint: INIT=r	 : ram1_217_5
  implementation constraint: INIT=r	 : ram1_217_6
  implementation constraint: INIT=r	 : ram1_222_0
  implementation constraint: INIT=r	 : ram1_222_1
  implementation constraint: INIT=r	 : ram1_222_2
  implementation constraint: INIT=r	 : ram1_222_3
  implementation constraint: INIT=r	 : ram1_222_4
  implementation constraint: INIT=r	 : ram1_222_5
  implementation constraint: INIT=r	 : ram1_222_6
  implementation constraint: INIT=r	 : ram1_172_0
  implementation constraint: INIT=r	 : ram1_172_1
  implementation constraint: INIT=r	 : ram1_172_2
  implementation constraint: INIT=r	 : ram1_172_3
  implementation constraint: INIT=r	 : ram1_172_4
  implementation constraint: INIT=r	 : ram1_172_5
  implementation constraint: INIT=r	 : ram1_172_6
  implementation constraint: INIT=r	 : ram1_89_0
  implementation constraint: INIT=r	 : ram1_89_1
  implementation constraint: INIT=r	 : ram1_89_2
  implementation constraint: INIT=r	 : ram1_89_3
  implementation constraint: INIT=r	 : ram1_89_4
  implementation constraint: INIT=r	 : ram1_89_5
  implementation constraint: INIT=r	 : ram1_89_6
  implementation constraint: INIT=r	 : ram1_94_0
  implementation constraint: INIT=r	 : ram1_94_1
  implementation constraint: INIT=r	 : ram1_94_2
  implementation constraint: INIT=r	 : ram1_94_3
  implementation constraint: INIT=r	 : ram1_94_4
  implementation constraint: INIT=r	 : ram1_94_5
  implementation constraint: INIT=r	 : ram1_94_6
  implementation constraint: INIT=r	 : ram1_166_0
  implementation constraint: INIT=r	 : ram1_166_1
  implementation constraint: INIT=r	 : ram1_166_2
  implementation constraint: INIT=r	 : ram1_166_3
  implementation constraint: INIT=r	 : ram1_166_4
  implementation constraint: INIT=r	 : ram1_166_5
  implementation constraint: INIT=r	 : ram1_166_6
  implementation constraint: INIT=r	 : ram1_216_0
  implementation constraint: INIT=r	 : ram1_216_1
  implementation constraint: INIT=r	 : ram1_216_2
  implementation constraint: INIT=r	 : ram1_216_3
  implementation constraint: INIT=r	 : ram1_216_4
  implementation constraint: INIT=r	 : ram1_216_5
  implementation constraint: INIT=r	 : ram1_216_6
  implementation constraint: INIT=r	 : ram1_221_0
  implementation constraint: INIT=r	 : ram1_221_1
  implementation constraint: INIT=r	 : ram1_221_2
  implementation constraint: INIT=r	 : ram1_221_3
  implementation constraint: INIT=r	 : ram1_221_4
  implementation constraint: INIT=r	 : ram1_221_5
  implementation constraint: INIT=r	 : ram1_221_6
  implementation constraint: INIT=r	 : ram1_171_0
  implementation constraint: INIT=r	 : ram1_171_1
  implementation constraint: INIT=r	 : ram1_171_2
  implementation constraint: INIT=r	 : ram1_171_3
  implementation constraint: INIT=r	 : ram1_171_4
  implementation constraint: INIT=r	 : ram1_171_5
  implementation constraint: INIT=r	 : ram1_171_6
  implementation constraint: INIT=r	 : ram1_88_0
  implementation constraint: INIT=r	 : ram1_88_1
  implementation constraint: INIT=r	 : ram1_88_2
  implementation constraint: INIT=r	 : ram1_88_3
  implementation constraint: INIT=r	 : ram1_88_4
  implementation constraint: INIT=r	 : ram1_88_5
  implementation constraint: INIT=r	 : ram1_88_6
  implementation constraint: INIT=r	 : ram1_93_0
  implementation constraint: INIT=r	 : ram1_93_1
  implementation constraint: INIT=r	 : ram1_93_2
  implementation constraint: INIT=r	 : ram1_93_3
  implementation constraint: INIT=r	 : ram1_93_4
  implementation constraint: INIT=r	 : ram1_93_5
  implementation constraint: INIT=r	 : ram1_93_6
  implementation constraint: INIT=r	 : ram1_165_0
  implementation constraint: INIT=r	 : ram1_165_1
  implementation constraint: INIT=r	 : ram1_165_2
  implementation constraint: INIT=r	 : ram1_165_3
  implementation constraint: INIT=r	 : ram1_165_4
  implementation constraint: INIT=r	 : ram1_165_5
  implementation constraint: INIT=r	 : ram1_165_6
  implementation constraint: INIT=r	 : ram1_215_0
  implementation constraint: INIT=r	 : ram1_215_1
  implementation constraint: INIT=r	 : ram1_215_2
  implementation constraint: INIT=r	 : ram1_215_3
  implementation constraint: INIT=r	 : ram1_215_4
  implementation constraint: INIT=r	 : ram1_215_5
  implementation constraint: INIT=r	 : ram1_215_6
  implementation constraint: INIT=r	 : ram1_220_0
  implementation constraint: INIT=r	 : ram1_220_1
  implementation constraint: INIT=r	 : ram1_220_2
  implementation constraint: INIT=r	 : ram1_220_3
  implementation constraint: INIT=r	 : ram1_220_4
  implementation constraint: INIT=r	 : ram1_220_5
  implementation constraint: INIT=r	 : ram1_220_6
  implementation constraint: INIT=r	 : ram1_170_0
  implementation constraint: INIT=r	 : ram1_170_1
  implementation constraint: INIT=r	 : ram1_170_2
  implementation constraint: INIT=r	 : ram1_170_3
  implementation constraint: INIT=r	 : ram1_170_4
  implementation constraint: INIT=r	 : ram1_170_5
  implementation constraint: INIT=r	 : ram1_170_6
  implementation constraint: INIT=r	 : ram1_87_0
  implementation constraint: INIT=r	 : ram1_87_1
  implementation constraint: INIT=r	 : ram1_87_2
  implementation constraint: INIT=r	 : ram1_87_3
  implementation constraint: INIT=r	 : ram1_87_4
  implementation constraint: INIT=r	 : ram1_87_5
  implementation constraint: INIT=r	 : ram1_87_6
  implementation constraint: INIT=r	 : ram1_92_0
  implementation constraint: INIT=r	 : ram1_92_1
  implementation constraint: INIT=r	 : ram1_92_2
  implementation constraint: INIT=r	 : ram1_92_3
  implementation constraint: INIT=r	 : ram1_92_4
  implementation constraint: INIT=r	 : ram1_92_5
  implementation constraint: INIT=r	 : ram1_92_6
  implementation constraint: INIT=r	 : ram1_159_0
  implementation constraint: INIT=r	 : ram1_159_1
  implementation constraint: INIT=r	 : ram1_159_2
  implementation constraint: INIT=r	 : ram1_159_3
  implementation constraint: INIT=r	 : ram1_159_4
  implementation constraint: INIT=r	 : ram1_159_5
  implementation constraint: INIT=r	 : ram1_159_6
  implementation constraint: INIT=r	 : ram1_209_0
  implementation constraint: INIT=r	 : ram1_209_1
  implementation constraint: INIT=r	 : ram1_209_2
  implementation constraint: INIT=r	 : ram1_209_3
  implementation constraint: INIT=r	 : ram1_209_4
  implementation constraint: INIT=r	 : ram1_209_5
  implementation constraint: INIT=r	 : ram1_209_6
  implementation constraint: INIT=r	 : ram1_214_0
  implementation constraint: INIT=r	 : ram1_214_1
  implementation constraint: INIT=r	 : ram1_214_2
  implementation constraint: INIT=r	 : ram1_214_3
  implementation constraint: INIT=r	 : ram1_214_4
  implementation constraint: INIT=r	 : ram1_214_5
  implementation constraint: INIT=r	 : ram1_214_6
  implementation constraint: INIT=r	 : ram1_164_0
  implementation constraint: INIT=r	 : ram1_164_1
  implementation constraint: INIT=r	 : ram1_164_2
  implementation constraint: INIT=r	 : ram1_164_3
  implementation constraint: INIT=r	 : ram1_164_4
  implementation constraint: INIT=r	 : ram1_164_5
  implementation constraint: INIT=r	 : ram1_164_6
  implementation constraint: INIT=r	 : ram1_86_0
  implementation constraint: INIT=r	 : ram1_86_1
  implementation constraint: INIT=r	 : ram1_86_2
  implementation constraint: INIT=r	 : ram1_86_3
  implementation constraint: INIT=r	 : ram1_86_4
  implementation constraint: INIT=r	 : ram1_86_5
  implementation constraint: INIT=r	 : ram1_86_6
  implementation constraint: INIT=r	 : ram1_91_0
  implementation constraint: INIT=r	 : ram1_91_1
  implementation constraint: INIT=r	 : ram1_91_2
  implementation constraint: INIT=r	 : ram1_91_3
  implementation constraint: INIT=r	 : ram1_91_4
  implementation constraint: INIT=r	 : ram1_91_5
  implementation constraint: INIT=r	 : ram1_91_6
  implementation constraint: INIT=r	 : ram1_158_0
  implementation constraint: INIT=r	 : ram1_158_1
  implementation constraint: INIT=r	 : ram1_158_2
  implementation constraint: INIT=r	 : ram1_158_3
  implementation constraint: INIT=r	 : ram1_158_4
  implementation constraint: INIT=r	 : ram1_158_5
  implementation constraint: INIT=r	 : ram1_158_6
  implementation constraint: INIT=r	 : ram1_208_0
  implementation constraint: INIT=r	 : ram1_208_1
  implementation constraint: INIT=r	 : ram1_208_2
  implementation constraint: INIT=r	 : ram1_208_3
  implementation constraint: INIT=r	 : ram1_208_4
  implementation constraint: INIT=r	 : ram1_208_5
  implementation constraint: INIT=r	 : ram1_208_6
  implementation constraint: INIT=r	 : ram1_213_0
  implementation constraint: INIT=r	 : ram1_213_1
  implementation constraint: INIT=r	 : ram1_213_2
  implementation constraint: INIT=r	 : ram1_213_3
  implementation constraint: INIT=r	 : ram1_213_4
  implementation constraint: INIT=r	 : ram1_213_5
  implementation constraint: INIT=r	 : ram1_213_6
  implementation constraint: INIT=r	 : ram1_163_0
  implementation constraint: INIT=r	 : ram1_163_1
  implementation constraint: INIT=r	 : ram1_163_2
  implementation constraint: INIT=r	 : ram1_163_3
  implementation constraint: INIT=r	 : ram1_163_4
  implementation constraint: INIT=r	 : ram1_163_5
  implementation constraint: INIT=r	 : ram1_163_6
  implementation constraint: INIT=r	 : ram1_85_0
  implementation constraint: INIT=r	 : ram1_85_1
  implementation constraint: INIT=r	 : ram1_85_2
  implementation constraint: INIT=r	 : ram1_85_3
  implementation constraint: INIT=r	 : ram1_85_4
  implementation constraint: INIT=r	 : ram1_85_5
  implementation constraint: INIT=r	 : ram1_85_6
  implementation constraint: INIT=r	 : ram1_90_0
  implementation constraint: INIT=r	 : ram1_90_1
  implementation constraint: INIT=r	 : ram1_90_2
  implementation constraint: INIT=r	 : ram1_90_3
  implementation constraint: INIT=r	 : ram1_90_4
  implementation constraint: INIT=r	 : ram1_90_5
  implementation constraint: INIT=r	 : ram1_90_6
  implementation constraint: INIT=r	 : ram1_157_0
  implementation constraint: INIT=r	 : ram1_157_1
  implementation constraint: INIT=r	 : ram1_157_2
  implementation constraint: INIT=r	 : ram1_157_3
  implementation constraint: INIT=r	 : ram1_157_4
  implementation constraint: INIT=r	 : ram1_157_5
  implementation constraint: INIT=r	 : ram1_157_6
  implementation constraint: INIT=r	 : ram1_207_0
  implementation constraint: INIT=r	 : ram1_207_1
  implementation constraint: INIT=r	 : ram1_207_2
  implementation constraint: INIT=r	 : ram1_207_3
  implementation constraint: INIT=r	 : ram1_207_4
  implementation constraint: INIT=r	 : ram1_207_5
  implementation constraint: INIT=r	 : ram1_207_6
  implementation constraint: INIT=r	 : ram1_212_0
  implementation constraint: INIT=r	 : ram1_212_1
  implementation constraint: INIT=r	 : ram1_212_2
  implementation constraint: INIT=r	 : ram1_212_3
  implementation constraint: INIT=r	 : ram1_212_4
  implementation constraint: INIT=r	 : ram1_212_5
  implementation constraint: INIT=r	 : ram1_212_6
  implementation constraint: INIT=r	 : ram1_162_0
  implementation constraint: INIT=r	 : ram1_162_1
  implementation constraint: INIT=r	 : ram1_162_2
  implementation constraint: INIT=r	 : ram1_162_3
  implementation constraint: INIT=r	 : ram1_162_4
  implementation constraint: INIT=r	 : ram1_162_5
  implementation constraint: INIT=r	 : ram1_162_6
  implementation constraint: INIT=r	 : ram1_79_0
  implementation constraint: INIT=r	 : ram1_79_1
  implementation constraint: INIT=r	 : ram1_79_2
  implementation constraint: INIT=r	 : ram1_79_3
  implementation constraint: INIT=r	 : ram1_79_4
  implementation constraint: INIT=r	 : ram1_79_5
  implementation constraint: INIT=r	 : ram1_79_6
  implementation constraint: INIT=r	 : ram1_84_0
  implementation constraint: INIT=r	 : ram1_84_1
  implementation constraint: INIT=r	 : ram1_84_2
  implementation constraint: INIT=r	 : ram1_84_3
  implementation constraint: INIT=r	 : ram1_84_4
  implementation constraint: INIT=r	 : ram1_84_5
  implementation constraint: INIT=r	 : ram1_84_6
  implementation constraint: INIT=r	 : ram1_156_0
  implementation constraint: INIT=r	 : ram1_156_1
  implementation constraint: INIT=r	 : ram1_156_2
  implementation constraint: INIT=r	 : ram1_156_3
  implementation constraint: INIT=r	 : ram1_156_4
  implementation constraint: INIT=r	 : ram1_156_5
  implementation constraint: INIT=r	 : ram1_156_6
  implementation constraint: INIT=r	 : ram1_206_0
  implementation constraint: INIT=r	 : ram1_206_1
  implementation constraint: INIT=r	 : ram1_206_2
  implementation constraint: INIT=r	 : ram1_206_3
  implementation constraint: INIT=r	 : ram1_206_4
  implementation constraint: INIT=r	 : ram1_206_5
  implementation constraint: INIT=r	 : ram1_206_6
  implementation constraint: INIT=r	 : ram1_211_0
  implementation constraint: INIT=r	 : ram1_211_1
  implementation constraint: INIT=r	 : ram1_211_2
  implementation constraint: INIT=r	 : ram1_211_3
  implementation constraint: INIT=r	 : ram1_211_4
  implementation constraint: INIT=r	 : ram1_211_5
  implementation constraint: INIT=r	 : ram1_211_6
  implementation constraint: INIT=r	 : ram1_161_0
  implementation constraint: INIT=r	 : ram1_161_1
  implementation constraint: INIT=r	 : ram1_161_2
  implementation constraint: INIT=r	 : ram1_161_3
  implementation constraint: INIT=r	 : ram1_161_4
  implementation constraint: INIT=r	 : ram1_161_5
  implementation constraint: INIT=r	 : ram1_161_6
  implementation constraint: INIT=r	 : ram1_78_0
  implementation constraint: INIT=r	 : ram1_78_1
  implementation constraint: INIT=r	 : ram1_78_2
  implementation constraint: INIT=r	 : ram1_78_3
  implementation constraint: INIT=r	 : ram1_78_4
  implementation constraint: INIT=r	 : ram1_78_5
  implementation constraint: INIT=r	 : ram1_78_6
  implementation constraint: INIT=r	 : ram1_83_0
  implementation constraint: INIT=r	 : ram1_83_1
  implementation constraint: INIT=r	 : ram1_83_2
  implementation constraint: INIT=r	 : ram1_83_3
  implementation constraint: INIT=r	 : ram1_83_4
  implementation constraint: INIT=r	 : ram1_83_5
  implementation constraint: INIT=r	 : ram1_83_6
  implementation constraint: INIT=r	 : ram1_155_0
  implementation constraint: INIT=r	 : ram1_155_1
  implementation constraint: INIT=r	 : ram1_155_2
  implementation constraint: INIT=r	 : ram1_155_3
  implementation constraint: INIT=r	 : ram1_155_4
  implementation constraint: INIT=r	 : ram1_155_5
  implementation constraint: INIT=r	 : ram1_155_6
  implementation constraint: INIT=r	 : ram1_205_0
  implementation constraint: INIT=r	 : ram1_205_1
  implementation constraint: INIT=r	 : ram1_205_2
  implementation constraint: INIT=r	 : ram1_205_3
  implementation constraint: INIT=r	 : ram1_205_4
  implementation constraint: INIT=r	 : ram1_205_5
  implementation constraint: INIT=r	 : ram1_205_6
  implementation constraint: INIT=r	 : ram1_210_0
  implementation constraint: INIT=r	 : ram1_210_1
  implementation constraint: INIT=r	 : ram1_210_2
  implementation constraint: INIT=r	 : ram1_210_3
  implementation constraint: INIT=r	 : ram1_210_4
  implementation constraint: INIT=r	 : ram1_210_5
  implementation constraint: INIT=r	 : ram1_210_6
  implementation constraint: INIT=r	 : ram1_160_0
  implementation constraint: INIT=r	 : ram1_160_1
  implementation constraint: INIT=r	 : ram1_160_2
  implementation constraint: INIT=r	 : ram1_160_3
  implementation constraint: INIT=r	 : ram1_160_4
  implementation constraint: INIT=r	 : ram1_160_5
  implementation constraint: INIT=r	 : ram1_160_6
  implementation constraint: INIT=r	 : ram1_77_0
  implementation constraint: INIT=r	 : ram1_77_1
  implementation constraint: INIT=r	 : ram1_77_2
  implementation constraint: INIT=r	 : ram1_77_3
  implementation constraint: INIT=r	 : ram1_77_4
  implementation constraint: INIT=r	 : ram1_77_5
  implementation constraint: INIT=r	 : ram1_77_6
  implementation constraint: INIT=r	 : ram1_82_0
  implementation constraint: INIT=r	 : ram1_82_1
  implementation constraint: INIT=r	 : ram1_82_2
  implementation constraint: INIT=r	 : ram1_82_3
  implementation constraint: INIT=r	 : ram1_82_4
  implementation constraint: INIT=r	 : ram1_82_5
  implementation constraint: INIT=r	 : ram1_82_6
  implementation constraint: INIT=r	 : ram1_149_0
  implementation constraint: INIT=r	 : ram1_149_1
  implementation constraint: INIT=r	 : ram1_149_2
  implementation constraint: INIT=r	 : ram1_149_3
  implementation constraint: INIT=r	 : ram1_149_4
  implementation constraint: INIT=r	 : ram1_149_5
  implementation constraint: INIT=r	 : ram1_149_6
  implementation constraint: INIT=r	 : ram1_204_0
  implementation constraint: INIT=r	 : ram1_204_1
  implementation constraint: INIT=r	 : ram1_204_2
  implementation constraint: INIT=r	 : ram1_204_3
  implementation constraint: INIT=r	 : ram1_204_4
  implementation constraint: INIT=r	 : ram1_204_5
  implementation constraint: INIT=r	 : ram1_204_6
  implementation constraint: INIT=r	 : ram1_154_0
  implementation constraint: INIT=r	 : ram1_154_1
  implementation constraint: INIT=r	 : ram1_154_2
  implementation constraint: INIT=r	 : ram1_154_3
  implementation constraint: INIT=r	 : ram1_154_4
  implementation constraint: INIT=r	 : ram1_154_5
  implementation constraint: INIT=r	 : ram1_154_6
  implementation constraint: INIT=r	 : ram1_76_0
  implementation constraint: INIT=r	 : ram1_76_1
  implementation constraint: INIT=r	 : ram1_76_2
  implementation constraint: INIT=r	 : ram1_76_3
  implementation constraint: INIT=r	 : ram1_76_4
  implementation constraint: INIT=r	 : ram1_76_5
  implementation constraint: INIT=r	 : ram1_76_6
  implementation constraint: INIT=r	 : ram1_81_0
  implementation constraint: INIT=r	 : ram1_81_1
  implementation constraint: INIT=r	 : ram1_81_2
  implementation constraint: INIT=r	 : ram1_81_3
  implementation constraint: INIT=r	 : ram1_81_4
  implementation constraint: INIT=r	 : ram1_81_5
  implementation constraint: INIT=r	 : ram1_81_6
  implementation constraint: INIT=r	 : ram1_148_0
  implementation constraint: INIT=r	 : ram1_148_1
  implementation constraint: INIT=r	 : ram1_148_2
  implementation constraint: INIT=r	 : ram1_148_3
  implementation constraint: INIT=r	 : ram1_148_4
  implementation constraint: INIT=r	 : ram1_148_5
  implementation constraint: INIT=r	 : ram1_148_6
  implementation constraint: INIT=r	 : ram1_203_0
  implementation constraint: INIT=r	 : ram1_203_1
  implementation constraint: INIT=r	 : ram1_203_2
  implementation constraint: INIT=r	 : ram1_203_3
  implementation constraint: INIT=r	 : ram1_203_4
  implementation constraint: INIT=r	 : ram1_203_5
  implementation constraint: INIT=r	 : ram1_203_6
  implementation constraint: INIT=r	 : ram1_153_0
  implementation constraint: INIT=r	 : ram1_153_1
  implementation constraint: INIT=r	 : ram1_153_2
  implementation constraint: INIT=r	 : ram1_153_3
  implementation constraint: INIT=r	 : ram1_153_4
  implementation constraint: INIT=r	 : ram1_153_5
  implementation constraint: INIT=r	 : ram1_153_6
  implementation constraint: INIT=r	 : ram1_75_0
  implementation constraint: INIT=r	 : ram1_75_1
  implementation constraint: INIT=r	 : ram1_75_2
  implementation constraint: INIT=r	 : ram1_75_3
  implementation constraint: INIT=r	 : ram1_75_4
  implementation constraint: INIT=r	 : ram1_75_5
  implementation constraint: INIT=r	 : ram1_75_6
  implementation constraint: INIT=r	 : ram1_80_0
  implementation constraint: INIT=r	 : ram1_80_1
  implementation constraint: INIT=r	 : ram1_80_2
  implementation constraint: INIT=r	 : ram1_80_3
  implementation constraint: INIT=r	 : ram1_80_4
  implementation constraint: INIT=r	 : ram1_80_5
  implementation constraint: INIT=r	 : ram1_80_6
  implementation constraint: INIT=r	 : ram1_152_0
  implementation constraint: INIT=r	 : ram1_152_1
  implementation constraint: INIT=r	 : ram1_152_2
  implementation constraint: INIT=r	 : ram1_152_3
  implementation constraint: INIT=r	 : ram1_152_4
  implementation constraint: INIT=r	 : ram1_152_5
  implementation constraint: INIT=r	 : ram1_152_6
  implementation constraint: INIT=r	 : ram1_202_0
  implementation constraint: INIT=r	 : ram1_202_1
  implementation constraint: INIT=r	 : ram1_202_2
  implementation constraint: INIT=r	 : ram1_202_3
  implementation constraint: INIT=r	 : ram1_202_4
  implementation constraint: INIT=r	 : ram1_202_5
  implementation constraint: INIT=r	 : ram1_202_6
  implementation constraint: INIT=r	 : ram1_147_0
  implementation constraint: INIT=r	 : ram1_147_1
  implementation constraint: INIT=r	 : ram1_147_2
  implementation constraint: INIT=r	 : ram1_147_3
  implementation constraint: INIT=r	 : ram1_147_4
  implementation constraint: INIT=r	 : ram1_147_5
  implementation constraint: INIT=r	 : ram1_147_6
  implementation constraint: INIT=r	 : ram1_69_0
  implementation constraint: INIT=r	 : ram1_69_1
  implementation constraint: INIT=r	 : ram1_69_2
  implementation constraint: INIT=r	 : ram1_69_3
  implementation constraint: INIT=r	 : ram1_69_4
  implementation constraint: INIT=r	 : ram1_69_5
  implementation constraint: INIT=r	 : ram1_69_6
  implementation constraint: INIT=r	 : ram1_74_0
  implementation constraint: INIT=r	 : ram1_74_1
  implementation constraint: INIT=r	 : ram1_74_2
  implementation constraint: INIT=r	 : ram1_74_3
  implementation constraint: INIT=r	 : ram1_74_4
  implementation constraint: INIT=r	 : ram1_74_5
  implementation constraint: INIT=r	 : ram1_74_6
  implementation constraint: INIT=r	 : ram1_151_0
  implementation constraint: INIT=r	 : ram1_151_1
  implementation constraint: INIT=r	 : ram1_151_2
  implementation constraint: INIT=r	 : ram1_151_3
  implementation constraint: INIT=r	 : ram1_151_4
  implementation constraint: INIT=r	 : ram1_151_5
  implementation constraint: INIT=r	 : ram1_151_6
  implementation constraint: INIT=r	 : ram1_201_0
  implementation constraint: INIT=r	 : ram1_201_1
  implementation constraint: INIT=r	 : ram1_201_2
  implementation constraint: INIT=r	 : ram1_201_3
  implementation constraint: INIT=r	 : ram1_201_4
  implementation constraint: INIT=r	 : ram1_201_5
  implementation constraint: INIT=r	 : ram1_201_6
  implementation constraint: INIT=r	 : ram1_146_0
  implementation constraint: INIT=r	 : ram1_146_1
  implementation constraint: INIT=r	 : ram1_146_2
  implementation constraint: INIT=r	 : ram1_146_3
  implementation constraint: INIT=r	 : ram1_146_4
  implementation constraint: INIT=r	 : ram1_146_5
  implementation constraint: INIT=r	 : ram1_146_6
  implementation constraint: INIT=r	 : ram1_68_0
  implementation constraint: INIT=r	 : ram1_68_1
  implementation constraint: INIT=r	 : ram1_68_2
  implementation constraint: INIT=r	 : ram1_68_3
  implementation constraint: INIT=r	 : ram1_68_4
  implementation constraint: INIT=r	 : ram1_68_5
  implementation constraint: INIT=r	 : ram1_68_6
  implementation constraint: INIT=r	 : ram1_73_0
  implementation constraint: INIT=r	 : ram1_73_1
  implementation constraint: INIT=r	 : ram1_73_2
  implementation constraint: INIT=r	 : ram1_73_3
  implementation constraint: INIT=r	 : ram1_73_4
  implementation constraint: INIT=r	 : ram1_73_5
  implementation constraint: INIT=r	 : ram1_73_6
  implementation constraint: INIT=r	 : ram1_150_0
  implementation constraint: INIT=r	 : ram1_150_1
  implementation constraint: INIT=r	 : ram1_150_2
  implementation constraint: INIT=r	 : ram1_150_3
  implementation constraint: INIT=r	 : ram1_150_4
  implementation constraint: INIT=r	 : ram1_150_5
  implementation constraint: INIT=r	 : ram1_150_6
  implementation constraint: INIT=r	 : ram1_200_0
  implementation constraint: INIT=r	 : ram1_200_1
  implementation constraint: INIT=r	 : ram1_200_2
  implementation constraint: INIT=r	 : ram1_200_3
  implementation constraint: INIT=r	 : ram1_200_4
  implementation constraint: INIT=r	 : ram1_200_5
  implementation constraint: INIT=r	 : ram1_200_6
  implementation constraint: INIT=r	 : ram1_145_0
  implementation constraint: INIT=r	 : ram1_145_1
  implementation constraint: INIT=r	 : ram1_145_2
  implementation constraint: INIT=r	 : ram1_145_3
  implementation constraint: INIT=r	 : ram1_145_4
  implementation constraint: INIT=r	 : ram1_145_5
  implementation constraint: INIT=r	 : ram1_145_6
  implementation constraint: INIT=r	 : ram1_67_0
  implementation constraint: INIT=r	 : ram1_67_1
  implementation constraint: INIT=r	 : ram1_67_2
  implementation constraint: INIT=r	 : ram1_67_3
  implementation constraint: INIT=r	 : ram1_67_4
  implementation constraint: INIT=r	 : ram1_67_5
  implementation constraint: INIT=r	 : ram1_67_6
  implementation constraint: INIT=r	 : ram1_72_0
  implementation constraint: INIT=r	 : ram1_72_1
  implementation constraint: INIT=r	 : ram1_72_2
  implementation constraint: INIT=r	 : ram1_72_3
  implementation constraint: INIT=r	 : ram1_72_4
  implementation constraint: INIT=r	 : ram1_72_5
  implementation constraint: INIT=r	 : ram1_72_6
  implementation constraint: INIT=r	 : ram1_144_0
  implementation constraint: INIT=r	 : ram1_144_1
  implementation constraint: INIT=r	 : ram1_144_2
  implementation constraint: INIT=r	 : ram1_144_3
  implementation constraint: INIT=r	 : ram1_144_4
  implementation constraint: INIT=r	 : ram1_144_5
  implementation constraint: INIT=r	 : ram1_144_6
  implementation constraint: INIT=r	 : ram1_139_0
  implementation constraint: INIT=r	 : ram1_139_1
  implementation constraint: INIT=r	 : ram1_139_2
  implementation constraint: INIT=r	 : ram1_139_3
  implementation constraint: INIT=r	 : ram1_139_4
  implementation constraint: INIT=r	 : ram1_139_5
  implementation constraint: INIT=r	 : ram1_139_6
  implementation constraint: INIT=r	 : ram1_66_0
  implementation constraint: INIT=r	 : ram1_66_1
  implementation constraint: INIT=r	 : ram1_66_2
  implementation constraint: INIT=r	 : ram1_66_3
  implementation constraint: INIT=r	 : ram1_66_4
  implementation constraint: INIT=r	 : ram1_66_5
  implementation constraint: INIT=r	 : ram1_66_6
  implementation constraint: INIT=r	 : ram1_71_0
  implementation constraint: INIT=r	 : ram1_71_1
  implementation constraint: INIT=r	 : ram1_71_2
  implementation constraint: INIT=r	 : ram1_71_3
  implementation constraint: INIT=r	 : ram1_71_4
  implementation constraint: INIT=r	 : ram1_71_5
  implementation constraint: INIT=r	 : ram1_71_6
  implementation constraint: INIT=r	 : ram1_143_0
  implementation constraint: INIT=r	 : ram1_143_1
  implementation constraint: INIT=r	 : ram1_143_2
  implementation constraint: INIT=r	 : ram1_143_3
  implementation constraint: INIT=r	 : ram1_143_4
  implementation constraint: INIT=r	 : ram1_143_5
  implementation constraint: INIT=r	 : ram1_143_6
  implementation constraint: INIT=r	 : ram1_138_0
  implementation constraint: INIT=r	 : ram1_138_1
  implementation constraint: INIT=r	 : ram1_138_2
  implementation constraint: INIT=r	 : ram1_138_3
  implementation constraint: INIT=r	 : ram1_138_4
  implementation constraint: INIT=r	 : ram1_138_5
  implementation constraint: INIT=r	 : ram1_138_6
  implementation constraint: INIT=r	 : ram1_65_0
  implementation constraint: INIT=r	 : ram1_65_1
  implementation constraint: INIT=r	 : ram1_65_2
  implementation constraint: INIT=r	 : ram1_65_3
  implementation constraint: INIT=r	 : ram1_65_4
  implementation constraint: INIT=r	 : ram1_65_5
  implementation constraint: INIT=r	 : ram1_65_6
  implementation constraint: INIT=r	 : ram1_70_0
  implementation constraint: INIT=r	 : ram1_70_1
  implementation constraint: INIT=r	 : ram1_70_2
  implementation constraint: INIT=r	 : ram1_70_3
  implementation constraint: INIT=r	 : ram1_70_4
  implementation constraint: INIT=r	 : ram1_70_5
  implementation constraint: INIT=r	 : ram1_70_6
  implementation constraint: INIT=r	 : ram1_142_0
  implementation constraint: INIT=r	 : ram1_142_1
  implementation constraint: INIT=r	 : ram1_142_2
  implementation constraint: INIT=r	 : ram1_142_3
  implementation constraint: INIT=r	 : ram1_142_4
  implementation constraint: INIT=r	 : ram1_142_5
  implementation constraint: INIT=r	 : ram1_142_6
  implementation constraint: INIT=r	 : ram1_137_0
  implementation constraint: INIT=r	 : ram1_137_1
  implementation constraint: INIT=r	 : ram1_137_2
  implementation constraint: INIT=r	 : ram1_137_3
  implementation constraint: INIT=r	 : ram1_137_4
  implementation constraint: INIT=r	 : ram1_137_5
  implementation constraint: INIT=r	 : ram1_137_6
  implementation constraint: INIT=r	 : ram1_59_0
  implementation constraint: INIT=r	 : ram1_59_1
  implementation constraint: INIT=r	 : ram1_59_2
  implementation constraint: INIT=r	 : ram1_59_3
  implementation constraint: INIT=r	 : ram1_59_4
  implementation constraint: INIT=r	 : ram1_59_5
  implementation constraint: INIT=r	 : ram1_59_6
  implementation constraint: INIT=r	 : ram1_64_0
  implementation constraint: INIT=r	 : ram1_64_1
  implementation constraint: INIT=r	 : ram1_64_2
  implementation constraint: INIT=r	 : ram1_64_3
  implementation constraint: INIT=r	 : ram1_64_4
  implementation constraint: INIT=r	 : ram1_64_5
  implementation constraint: INIT=r	 : ram1_64_6
  implementation constraint: INIT=r	 : ram1_141_0
  implementation constraint: INIT=r	 : ram1_141_1
  implementation constraint: INIT=r	 : ram1_141_2
  implementation constraint: INIT=r	 : ram1_141_3
  implementation constraint: INIT=r	 : ram1_141_4
  implementation constraint: INIT=r	 : ram1_141_5
  implementation constraint: INIT=r	 : ram1_141_6
  implementation constraint: INIT=r	 : ram1_136_0
  implementation constraint: INIT=r	 : ram1_136_1
  implementation constraint: INIT=r	 : ram1_136_2
  implementation constraint: INIT=r	 : ram1_136_3
  implementation constraint: INIT=r	 : ram1_136_4
  implementation constraint: INIT=r	 : ram1_136_5
  implementation constraint: INIT=r	 : ram1_136_6
  implementation constraint: INIT=r	 : ram1_58_0
  implementation constraint: INIT=r	 : ram1_58_1
  implementation constraint: INIT=r	 : ram1_58_2
  implementation constraint: INIT=r	 : ram1_58_3
  implementation constraint: INIT=r	 : ram1_58_4
  implementation constraint: INIT=r	 : ram1_58_5
  implementation constraint: INIT=r	 : ram1_58_6
  implementation constraint: INIT=r	 : ram1_63_0
  implementation constraint: INIT=r	 : ram1_63_1
  implementation constraint: INIT=r	 : ram1_63_2
  implementation constraint: INIT=r	 : ram1_63_3
  implementation constraint: INIT=r	 : ram1_63_4
  implementation constraint: INIT=r	 : ram1_63_5
  implementation constraint: INIT=r	 : ram1_63_6
  implementation constraint: INIT=r	 : ram1_140_0
  implementation constraint: INIT=r	 : ram1_140_1
  implementation constraint: INIT=r	 : ram1_140_2
  implementation constraint: INIT=r	 : ram1_140_3
  implementation constraint: INIT=r	 : ram1_140_4
  implementation constraint: INIT=r	 : ram1_140_5
  implementation constraint: INIT=r	 : ram1_140_6
  implementation constraint: INIT=r	 : ram1_135_0
  implementation constraint: INIT=r	 : ram1_135_1
  implementation constraint: INIT=r	 : ram1_135_2
  implementation constraint: INIT=r	 : ram1_135_3
  implementation constraint: INIT=r	 : ram1_135_4
  implementation constraint: INIT=r	 : ram1_135_5
  implementation constraint: INIT=r	 : ram1_135_6
  implementation constraint: INIT=r	 : ram1_57_0
  implementation constraint: INIT=r	 : ram1_57_1
  implementation constraint: INIT=r	 : ram1_57_2
  implementation constraint: INIT=r	 : ram1_57_3
  implementation constraint: INIT=r	 : ram1_57_4
  implementation constraint: INIT=r	 : ram1_57_5
  implementation constraint: INIT=r	 : ram1_57_6
  implementation constraint: INIT=r	 : ram1_62_0
  implementation constraint: INIT=r	 : ram1_62_1
  implementation constraint: INIT=r	 : ram1_62_2
  implementation constraint: INIT=r	 : ram1_62_3
  implementation constraint: INIT=r	 : ram1_62_4
  implementation constraint: INIT=r	 : ram1_62_5
  implementation constraint: INIT=r	 : ram1_62_6
  implementation constraint: INIT=r	 : ram1_134_0
  implementation constraint: INIT=r	 : ram1_134_1
  implementation constraint: INIT=r	 : ram1_134_2
  implementation constraint: INIT=r	 : ram1_134_3
  implementation constraint: INIT=r	 : ram1_134_4
  implementation constraint: INIT=r	 : ram1_134_5
  implementation constraint: INIT=r	 : ram1_134_6
  implementation constraint: INIT=r	 : ram1_129_0
  implementation constraint: INIT=r	 : ram1_129_1
  implementation constraint: INIT=r	 : ram1_129_2
  implementation constraint: INIT=r	 : ram1_129_3
  implementation constraint: INIT=r	 : ram1_129_4
  implementation constraint: INIT=r	 : ram1_129_5
  implementation constraint: INIT=r	 : ram1_129_6
  implementation constraint: INIT=r	 : ram1_56_0
  implementation constraint: INIT=r	 : ram1_56_1
  implementation constraint: INIT=r	 : ram1_56_2
  implementation constraint: INIT=r	 : ram1_56_3
  implementation constraint: INIT=r	 : ram1_56_4
  implementation constraint: INIT=r	 : ram1_56_5
  implementation constraint: INIT=r	 : ram1_56_6
  implementation constraint: INIT=r	 : ram1_61_0
  implementation constraint: INIT=r	 : ram1_61_1
  implementation constraint: INIT=r	 : ram1_61_2
  implementation constraint: INIT=r	 : ram1_61_3
  implementation constraint: INIT=r	 : ram1_61_4
  implementation constraint: INIT=r	 : ram1_61_5
  implementation constraint: INIT=r	 : ram1_61_6
  implementation constraint: INIT=r	 : ram1_133_0
  implementation constraint: INIT=r	 : ram1_133_1
  implementation constraint: INIT=r	 : ram1_133_2
  implementation constraint: INIT=r	 : ram1_133_3
  implementation constraint: INIT=r	 : ram1_133_4
  implementation constraint: INIT=r	 : ram1_133_5
  implementation constraint: INIT=r	 : ram1_133_6
  implementation constraint: INIT=r	 : ram1_128_0
  implementation constraint: INIT=r	 : ram1_128_1
  implementation constraint: INIT=r	 : ram1_128_2
  implementation constraint: INIT=r	 : ram1_128_3
  implementation constraint: INIT=r	 : ram1_128_4
  implementation constraint: INIT=r	 : ram1_128_5
  implementation constraint: INIT=r	 : ram1_128_6
  implementation constraint: INIT=r	 : ram1_55_0
  implementation constraint: INIT=r	 : ram1_55_1
  implementation constraint: INIT=r	 : ram1_55_2
  implementation constraint: INIT=r	 : ram1_55_3
  implementation constraint: INIT=r	 : ram1_55_4
  implementation constraint: INIT=r	 : ram1_55_5
  implementation constraint: INIT=r	 : ram1_55_6
  implementation constraint: INIT=r	 : ram1_60_0
  implementation constraint: INIT=r	 : ram1_60_1
  implementation constraint: INIT=r	 : ram1_60_2
  implementation constraint: INIT=r	 : ram1_60_3
  implementation constraint: INIT=r	 : ram1_60_4
  implementation constraint: INIT=r	 : ram1_60_5
  implementation constraint: INIT=r	 : ram1_60_6
  implementation constraint: INIT=r	 : ram1_127_0
  implementation constraint: INIT=r	 : ram1_127_1
  implementation constraint: INIT=r	 : ram1_127_2
  implementation constraint: INIT=r	 : ram1_127_3
  implementation constraint: INIT=r	 : ram1_127_4
  implementation constraint: INIT=r	 : ram1_127_5
  implementation constraint: INIT=r	 : ram1_127_6
  implementation constraint: INIT=r	 : ram1_132_0
  implementation constraint: INIT=r	 : ram1_132_1
  implementation constraint: INIT=r	 : ram1_132_2
  implementation constraint: INIT=r	 : ram1_132_3
  implementation constraint: INIT=r	 : ram1_132_4
  implementation constraint: INIT=r	 : ram1_132_5
  implementation constraint: INIT=r	 : ram1_132_6
  implementation constraint: INIT=r	 : ram1_49_0
  implementation constraint: INIT=r	 : ram1_49_1
  implementation constraint: INIT=r	 : ram1_49_2
  implementation constraint: INIT=r	 : ram1_49_3
  implementation constraint: INIT=r	 : ram1_49_4
  implementation constraint: INIT=r	 : ram1_49_5
  implementation constraint: INIT=r	 : ram1_49_6
  implementation constraint: INIT=r	 : ram1_54_0
  implementation constraint: INIT=r	 : ram1_54_1
  implementation constraint: INIT=r	 : ram1_54_2
  implementation constraint: INIT=r	 : ram1_54_3
  implementation constraint: INIT=r	 : ram1_54_4
  implementation constraint: INIT=r	 : ram1_54_5
  implementation constraint: INIT=r	 : ram1_54_6
  implementation constraint: INIT=r	 : ram1_126_0
  implementation constraint: INIT=r	 : ram1_126_1
  implementation constraint: INIT=r	 : ram1_126_2
  implementation constraint: INIT=r	 : ram1_126_3
  implementation constraint: INIT=r	 : ram1_126_4
  implementation constraint: INIT=r	 : ram1_126_5
  implementation constraint: INIT=r	 : ram1_126_6
  implementation constraint: INIT=r	 : ram1_131_0
  implementation constraint: INIT=r	 : ram1_131_1
  implementation constraint: INIT=r	 : ram1_131_2
  implementation constraint: INIT=r	 : ram1_131_3
  implementation constraint: INIT=r	 : ram1_131_4
  implementation constraint: INIT=r	 : ram1_131_5
  implementation constraint: INIT=r	 : ram1_131_6
  implementation constraint: INIT=r	 : ram1_48_0
  implementation constraint: INIT=r	 : ram1_48_1
  implementation constraint: INIT=r	 : ram1_48_2
  implementation constraint: INIT=r	 : ram1_48_3
  implementation constraint: INIT=r	 : ram1_48_4
  implementation constraint: INIT=r	 : ram1_48_5
  implementation constraint: INIT=r	 : ram1_48_6
  implementation constraint: INIT=r	 : ram1_53_0
  implementation constraint: INIT=r	 : ram1_53_1
  implementation constraint: INIT=r	 : ram1_53_2
  implementation constraint: INIT=r	 : ram1_53_3
  implementation constraint: INIT=r	 : ram1_53_4
  implementation constraint: INIT=r	 : ram1_53_5
  implementation constraint: INIT=r	 : ram1_53_6
  implementation constraint: INIT=r	 : ram1_125_0
  implementation constraint: INIT=r	 : ram1_125_1
  implementation constraint: INIT=r	 : ram1_125_2
  implementation constraint: INIT=r	 : ram1_125_3
  implementation constraint: INIT=r	 : ram1_125_4
  implementation constraint: INIT=r	 : ram1_125_5
  implementation constraint: INIT=r	 : ram1_125_6
  implementation constraint: INIT=r	 : ram1_130_0
  implementation constraint: INIT=r	 : ram1_130_1
  implementation constraint: INIT=r	 : ram1_130_2
  implementation constraint: INIT=r	 : ram1_130_3
  implementation constraint: INIT=r	 : ram1_130_4
  implementation constraint: INIT=r	 : ram1_130_5
  implementation constraint: INIT=r	 : ram1_130_6
  implementation constraint: INIT=r	 : ram1_47_0
  implementation constraint: INIT=r	 : ram1_47_1
  implementation constraint: INIT=r	 : ram1_47_2
  implementation constraint: INIT=r	 : ram1_47_3
  implementation constraint: INIT=r	 : ram1_47_4
  implementation constraint: INIT=r	 : ram1_47_5
  implementation constraint: INIT=r	 : ram1_47_6
  implementation constraint: INIT=r	 : ram1_52_0
  implementation constraint: INIT=r	 : ram1_52_1
  implementation constraint: INIT=r	 : ram1_52_2
  implementation constraint: INIT=r	 : ram1_52_3
  implementation constraint: INIT=r	 : ram1_52_4
  implementation constraint: INIT=r	 : ram1_52_5
  implementation constraint: INIT=r	 : ram1_52_6
  implementation constraint: INIT=r	 : ram1_119_0
  implementation constraint: INIT=r	 : ram1_119_1
  implementation constraint: INIT=r	 : ram1_119_2
  implementation constraint: INIT=r	 : ram1_119_3
  implementation constraint: INIT=r	 : ram1_119_4
  implementation constraint: INIT=r	 : ram1_119_5
  implementation constraint: INIT=r	 : ram1_119_6
  implementation constraint: INIT=r	 : ram1_124_0
  implementation constraint: INIT=r	 : ram1_124_1
  implementation constraint: INIT=r	 : ram1_124_2
  implementation constraint: INIT=r	 : ram1_124_3
  implementation constraint: INIT=r	 : ram1_124_4
  implementation constraint: INIT=r	 : ram1_124_5
  implementation constraint: INIT=r	 : ram1_124_6
  implementation constraint: INIT=r	 : ram1_46_0
  implementation constraint: INIT=r	 : ram1_46_1
  implementation constraint: INIT=r	 : ram1_46_2
  implementation constraint: INIT=r	 : ram1_46_3
  implementation constraint: INIT=r	 : ram1_46_4
  implementation constraint: INIT=r	 : ram1_46_5
  implementation constraint: INIT=r	 : ram1_46_6
  implementation constraint: INIT=r	 : ram1_51_0
  implementation constraint: INIT=r	 : ram1_51_1
  implementation constraint: INIT=r	 : ram1_51_2
  implementation constraint: INIT=r	 : ram1_51_3
  implementation constraint: INIT=r	 : ram1_51_4
  implementation constraint: INIT=r	 : ram1_51_5
  implementation constraint: INIT=r	 : ram1_51_6
  implementation constraint: INIT=r	 : ram1_118_0
  implementation constraint: INIT=r	 : ram1_118_1
  implementation constraint: INIT=r	 : ram1_118_2
  implementation constraint: INIT=r	 : ram1_118_3
  implementation constraint: INIT=r	 : ram1_118_4
  implementation constraint: INIT=r	 : ram1_118_5
  implementation constraint: INIT=r	 : ram1_118_6
  implementation constraint: INIT=r	 : ram1_123_0
  implementation constraint: INIT=r	 : ram1_123_1
  implementation constraint: INIT=r	 : ram1_123_2
  implementation constraint: INIT=r	 : ram1_123_3
  implementation constraint: INIT=r	 : ram1_123_4
  implementation constraint: INIT=r	 : ram1_123_5
  implementation constraint: INIT=r	 : ram1_123_6
  implementation constraint: INIT=r	 : ram1_45_0
  implementation constraint: INIT=r	 : ram1_45_1
  implementation constraint: INIT=r	 : ram1_45_2
  implementation constraint: INIT=r	 : ram1_45_3
  implementation constraint: INIT=r	 : ram1_45_4
  implementation constraint: INIT=r	 : ram1_45_5
  implementation constraint: INIT=r	 : ram1_45_6
  implementation constraint: INIT=r	 : ram1_50_0
  implementation constraint: INIT=r	 : ram1_50_1
  implementation constraint: INIT=r	 : ram1_50_2
  implementation constraint: INIT=r	 : ram1_50_3
  implementation constraint: INIT=r	 : ram1_50_4
  implementation constraint: INIT=r	 : ram1_50_5
  implementation constraint: INIT=r	 : ram1_50_6
  implementation constraint: INIT=r	 : ram1_117_0
  implementation constraint: INIT=r	 : ram1_117_1
  implementation constraint: INIT=r	 : ram1_117_2
  implementation constraint: INIT=r	 : ram1_117_3
  implementation constraint: INIT=r	 : ram1_117_4
  implementation constraint: INIT=r	 : ram1_117_5
  implementation constraint: INIT=r	 : ram1_117_6
  implementation constraint: INIT=r	 : ram1_122_0
  implementation constraint: INIT=r	 : ram1_122_1
  implementation constraint: INIT=r	 : ram1_122_2
  implementation constraint: INIT=r	 : ram1_122_3
  implementation constraint: INIT=r	 : ram1_122_4
  implementation constraint: INIT=r	 : ram1_122_5
  implementation constraint: INIT=r	 : ram1_122_6
  implementation constraint: INIT=r	 : ram1_39_0
  implementation constraint: INIT=r	 : ram1_39_1
  implementation constraint: INIT=r	 : ram1_39_2
  implementation constraint: INIT=r	 : ram1_39_3
  implementation constraint: INIT=r	 : ram1_39_4
  implementation constraint: INIT=r	 : ram1_39_5
  implementation constraint: INIT=r	 : ram1_39_6
  implementation constraint: INIT=r	 : ram1_44_0
  implementation constraint: INIT=r	 : ram1_44_1
  implementation constraint: INIT=r	 : ram1_44_2
  implementation constraint: INIT=r	 : ram1_44_3
  implementation constraint: INIT=r	 : ram1_44_4
  implementation constraint: INIT=r	 : ram1_44_5
  implementation constraint: INIT=r	 : ram1_44_6
  implementation constraint: INIT=r	 : ram1_116_0
  implementation constraint: INIT=r	 : ram1_116_1
  implementation constraint: INIT=r	 : ram1_116_2
  implementation constraint: INIT=r	 : ram1_116_3
  implementation constraint: INIT=r	 : ram1_116_4
  implementation constraint: INIT=r	 : ram1_116_5
  implementation constraint: INIT=r	 : ram1_116_6
  implementation constraint: INIT=r	 : ram1_121_0
  implementation constraint: INIT=r	 : ram1_121_1
  implementation constraint: INIT=r	 : ram1_121_2
  implementation constraint: INIT=r	 : ram1_121_3
  implementation constraint: INIT=r	 : ram1_121_4
  implementation constraint: INIT=r	 : ram1_121_5
  implementation constraint: INIT=r	 : ram1_121_6
  implementation constraint: INIT=r	 : ram1_38_0
  implementation constraint: INIT=r	 : ram1_38_1
  implementation constraint: INIT=r	 : ram1_38_2
  implementation constraint: INIT=r	 : ram1_38_3
  implementation constraint: INIT=r	 : ram1_38_4
  implementation constraint: INIT=r	 : ram1_38_5
  implementation constraint: INIT=r	 : ram1_38_6
  implementation constraint: INIT=r	 : ram1_43_0
  implementation constraint: INIT=r	 : ram1_43_1
  implementation constraint: INIT=r	 : ram1_43_2
  implementation constraint: INIT=r	 : ram1_43_3
  implementation constraint: INIT=r	 : ram1_43_4
  implementation constraint: INIT=r	 : ram1_43_5
  implementation constraint: INIT=r	 : ram1_43_6
  implementation constraint: INIT=r	 : ram1_115_0
  implementation constraint: INIT=r	 : ram1_115_1
  implementation constraint: INIT=r	 : ram1_115_2
  implementation constraint: INIT=r	 : ram1_115_3
  implementation constraint: INIT=r	 : ram1_115_4
  implementation constraint: INIT=r	 : ram1_115_5
  implementation constraint: INIT=r	 : ram1_115_6
  implementation constraint: INIT=r	 : ram1_120_0
  implementation constraint: INIT=r	 : ram1_120_1
  implementation constraint: INIT=r	 : ram1_120_2
  implementation constraint: INIT=r	 : ram1_120_3
  implementation constraint: INIT=r	 : ram1_120_4
  implementation constraint: INIT=r	 : ram1_120_5
  implementation constraint: INIT=r	 : ram1_120_6
  implementation constraint: INIT=r	 : ram1_37_0
  implementation constraint: INIT=r	 : ram1_37_1
  implementation constraint: INIT=r	 : ram1_37_2
  implementation constraint: INIT=r	 : ram1_37_3
  implementation constraint: INIT=r	 : ram1_37_4
  implementation constraint: INIT=r	 : ram1_37_5
  implementation constraint: INIT=r	 : ram1_37_6
  implementation constraint: INIT=r	 : ram1_42_0
  implementation constraint: INIT=r	 : ram1_42_1
  implementation constraint: INIT=r	 : ram1_42_2
  implementation constraint: INIT=r	 : ram1_42_3
  implementation constraint: INIT=r	 : ram1_42_4
  implementation constraint: INIT=r	 : ram1_42_5
  implementation constraint: INIT=r	 : ram1_42_6
  implementation constraint: INIT=r	 : ram1_109_0
  implementation constraint: INIT=r	 : ram1_109_1
  implementation constraint: INIT=r	 : ram1_109_2
  implementation constraint: INIT=r	 : ram1_109_3
  implementation constraint: INIT=r	 : ram1_109_4
  implementation constraint: INIT=r	 : ram1_109_5
  implementation constraint: INIT=r	 : ram1_109_6
  implementation constraint: INIT=r	 : ram1_114_0
  implementation constraint: INIT=r	 : ram1_114_1
  implementation constraint: INIT=r	 : ram1_114_2
  implementation constraint: INIT=r	 : ram1_114_3
  implementation constraint: INIT=r	 : ram1_114_4
  implementation constraint: INIT=r	 : ram1_114_5
  implementation constraint: INIT=r	 : ram1_114_6
  implementation constraint: INIT=r	 : ram1_36_0
  implementation constraint: INIT=r	 : ram1_36_1
  implementation constraint: INIT=r	 : ram1_36_2
  implementation constraint: INIT=r	 : ram1_36_3
  implementation constraint: INIT=r	 : ram1_36_4
  implementation constraint: INIT=r	 : ram1_36_5
  implementation constraint: INIT=r	 : ram1_36_6
  implementation constraint: INIT=r	 : ram1_41_0
  implementation constraint: INIT=r	 : ram1_41_1
  implementation constraint: INIT=r	 : ram1_41_2
  implementation constraint: INIT=r	 : ram1_41_3
  implementation constraint: INIT=r	 : ram1_41_4
  implementation constraint: INIT=r	 : ram1_41_5
  implementation constraint: INIT=r	 : ram1_41_6
  implementation constraint: INIT=r	 : ram1_108_0
  implementation constraint: INIT=r	 : ram1_108_1
  implementation constraint: INIT=r	 : ram1_108_2
  implementation constraint: INIT=r	 : ram1_108_3
  implementation constraint: INIT=r	 : ram1_108_4
  implementation constraint: INIT=r	 : ram1_108_5
  implementation constraint: INIT=r	 : ram1_108_6
  implementation constraint: INIT=r	 : ram1_113_0
  implementation constraint: INIT=r	 : ram1_113_1
  implementation constraint: INIT=r	 : ram1_113_2
  implementation constraint: INIT=r	 : ram1_113_3
  implementation constraint: INIT=r	 : ram1_113_4
  implementation constraint: INIT=r	 : ram1_113_5
  implementation constraint: INIT=r	 : ram1_113_6
  implementation constraint: INIT=r	 : ram1_35_0
  implementation constraint: INIT=r	 : ram1_35_1
  implementation constraint: INIT=r	 : ram1_35_2
  implementation constraint: INIT=r	 : ram1_35_3
  implementation constraint: INIT=r	 : ram1_35_4
  implementation constraint: INIT=r	 : ram1_35_5
  implementation constraint: INIT=r	 : ram1_35_6
  implementation constraint: INIT=r	 : ram1_40_0
  implementation constraint: INIT=r	 : ram1_40_1
  implementation constraint: INIT=r	 : ram1_40_2
  implementation constraint: INIT=r	 : ram1_40_3
  implementation constraint: INIT=r	 : ram1_40_4
  implementation constraint: INIT=r	 : ram1_40_5
  implementation constraint: INIT=r	 : ram1_40_6
  implementation constraint: INIT=r	 : ram1_107_0
  implementation constraint: INIT=r	 : ram1_107_1
  implementation constraint: INIT=r	 : ram1_107_2
  implementation constraint: INIT=r	 : ram1_107_3
  implementation constraint: INIT=r	 : ram1_107_4
  implementation constraint: INIT=r	 : ram1_107_5
  implementation constraint: INIT=r	 : ram1_107_6
  implementation constraint: INIT=r	 : ram1_112_0
  implementation constraint: INIT=r	 : ram1_112_1
  implementation constraint: INIT=r	 : ram1_112_2
  implementation constraint: INIT=r	 : ram1_112_3
  implementation constraint: INIT=r	 : ram1_112_4
  implementation constraint: INIT=r	 : ram1_112_5
  implementation constraint: INIT=r	 : ram1_112_6
  implementation constraint: INIT=r	 : ram1_29_0
  implementation constraint: INIT=r	 : ram1_29_1
  implementation constraint: INIT=r	 : ram1_29_2
  implementation constraint: INIT=r	 : ram1_29_3
  implementation constraint: INIT=r	 : ram1_29_4
  implementation constraint: INIT=r	 : ram1_29_5
  implementation constraint: INIT=r	 : ram1_29_6
  implementation constraint: INIT=r	 : ram1_34_0
  implementation constraint: INIT=r	 : ram1_34_1
  implementation constraint: INIT=r	 : ram1_34_2
  implementation constraint: INIT=r	 : ram1_34_3
  implementation constraint: INIT=r	 : ram1_34_4
  implementation constraint: INIT=r	 : ram1_34_5
  implementation constraint: INIT=r	 : ram1_34_6
  implementation constraint: INIT=r	 : ram1_106_0
  implementation constraint: INIT=r	 : ram1_106_1
  implementation constraint: INIT=r	 : ram1_106_2
  implementation constraint: INIT=r	 : ram1_106_3
  implementation constraint: INIT=r	 : ram1_106_4
  implementation constraint: INIT=r	 : ram1_106_5
  implementation constraint: INIT=r	 : ram1_106_6
  implementation constraint: INIT=r	 : ram1_111_0
  implementation constraint: INIT=r	 : ram1_111_1
  implementation constraint: INIT=r	 : ram1_111_2
  implementation constraint: INIT=r	 : ram1_111_3
  implementation constraint: INIT=r	 : ram1_111_4
  implementation constraint: INIT=r	 : ram1_111_5
  implementation constraint: INIT=r	 : ram1_111_6
  implementation constraint: INIT=r	 : ram1_28_0
  implementation constraint: INIT=r	 : ram1_28_1
  implementation constraint: INIT=r	 : ram1_28_2
  implementation constraint: INIT=r	 : ram1_28_3
  implementation constraint: INIT=r	 : ram1_28_4
  implementation constraint: INIT=r	 : ram1_28_5
  implementation constraint: INIT=r	 : ram1_28_6
  implementation constraint: INIT=r	 : ram1_33_0
  implementation constraint: INIT=r	 : ram1_33_1
  implementation constraint: INIT=r	 : ram1_33_2
  implementation constraint: INIT=r	 : ram1_33_3
  implementation constraint: INIT=r	 : ram1_33_4
  implementation constraint: INIT=r	 : ram1_33_5
  implementation constraint: INIT=r	 : ram1_33_6
  implementation constraint: INIT=r	 : ram1_105_0
  implementation constraint: INIT=r	 : ram1_105_1
  implementation constraint: INIT=r	 : ram1_105_2
  implementation constraint: INIT=r	 : ram1_105_3
  implementation constraint: INIT=r	 : ram1_105_4
  implementation constraint: INIT=r	 : ram1_105_5
  implementation constraint: INIT=r	 : ram1_105_6
  implementation constraint: INIT=r	 : ram1_110_0
  implementation constraint: INIT=r	 : ram1_110_1
  implementation constraint: INIT=r	 : ram1_110_2
  implementation constraint: INIT=r	 : ram1_110_3
  implementation constraint: INIT=r	 : ram1_110_4
  implementation constraint: INIT=r	 : ram1_110_5
  implementation constraint: INIT=r	 : ram1_110_6
  implementation constraint: INIT=r	 : ram1_27_0
  implementation constraint: INIT=r	 : ram1_27_1
  implementation constraint: INIT=r	 : ram1_27_2
  implementation constraint: INIT=r	 : ram1_27_3
  implementation constraint: INIT=r	 : ram1_27_4
  implementation constraint: INIT=r	 : ram1_27_5
  implementation constraint: INIT=r	 : ram1_27_6
  implementation constraint: INIT=r	 : ram1_32_0
  implementation constraint: INIT=r	 : ram1_32_1
  implementation constraint: INIT=r	 : ram1_32_2
  implementation constraint: INIT=r	 : ram1_32_3
  implementation constraint: INIT=r	 : ram1_32_4
  implementation constraint: INIT=r	 : ram1_32_5
  implementation constraint: INIT=r	 : ram1_32_6
  implementation constraint: INIT=r	 : ram1_104_0
  implementation constraint: INIT=r	 : ram1_104_1
  implementation constraint: INIT=r	 : ram1_104_2
  implementation constraint: INIT=r	 : ram1_104_3
  implementation constraint: INIT=r	 : ram1_104_4
  implementation constraint: INIT=r	 : ram1_104_5
  implementation constraint: INIT=r	 : ram1_104_6
  implementation constraint: INIT=r	 : ram1_26_0
  implementation constraint: INIT=r	 : ram1_26_1
  implementation constraint: INIT=r	 : ram1_26_2
  implementation constraint: INIT=r	 : ram1_26_3
  implementation constraint: INIT=r	 : ram1_26_4
  implementation constraint: INIT=r	 : ram1_26_5
  implementation constraint: INIT=r	 : ram1_26_6
  implementation constraint: INIT=r	 : ram1_31_0
  implementation constraint: INIT=r	 : ram1_31_1
  implementation constraint: INIT=r	 : ram1_31_2
  implementation constraint: INIT=r	 : ram1_31_3
  implementation constraint: INIT=r	 : ram1_31_4
  implementation constraint: INIT=r	 : ram1_31_5
  implementation constraint: INIT=r	 : ram1_31_6
  implementation constraint: INIT=r	 : ram1_103_0
  implementation constraint: INIT=r	 : ram1_103_1
  implementation constraint: INIT=r	 : ram1_103_2
  implementation constraint: INIT=r	 : ram1_103_3
  implementation constraint: INIT=r	 : ram1_103_4
  implementation constraint: INIT=r	 : ram1_103_5
  implementation constraint: INIT=r	 : ram1_103_6
  implementation constraint: INIT=r	 : ram1_25_0
  implementation constraint: INIT=r	 : ram1_25_1
  implementation constraint: INIT=r	 : ram1_25_2
  implementation constraint: INIT=r	 : ram1_25_3
  implementation constraint: INIT=r	 : ram1_25_4
  implementation constraint: INIT=r	 : ram1_25_5
  implementation constraint: INIT=r	 : ram1_25_6
  implementation constraint: INIT=r	 : ram1_30_0
  implementation constraint: INIT=r	 : ram1_30_1
  implementation constraint: INIT=r	 : ram1_30_2
  implementation constraint: INIT=r	 : ram1_30_3
  implementation constraint: INIT=r	 : ram1_30_4
  implementation constraint: INIT=r	 : ram1_30_5
  implementation constraint: INIT=r	 : ram1_30_6
  implementation constraint: INIT=r	 : ram1_102_0
  implementation constraint: INIT=r	 : ram1_102_1
  implementation constraint: INIT=r	 : ram1_102_2
  implementation constraint: INIT=r	 : ram1_102_3
  implementation constraint: INIT=r	 : ram1_102_4
  implementation constraint: INIT=r	 : ram1_102_5
  implementation constraint: INIT=r	 : ram1_102_6
  implementation constraint: INIT=r	 : ram1_19_0
  implementation constraint: INIT=r	 : ram1_19_1
  implementation constraint: INIT=r	 : ram1_19_2
  implementation constraint: INIT=r	 : ram1_19_3
  implementation constraint: INIT=r	 : ram1_19_4
  implementation constraint: INIT=r	 : ram1_19_5
  implementation constraint: INIT=r	 : ram1_19_6
  implementation constraint: INIT=r	 : ram1_24_0
  implementation constraint: INIT=r	 : ram1_24_1
  implementation constraint: INIT=r	 : ram1_24_2
  implementation constraint: INIT=r	 : ram1_24_3
  implementation constraint: INIT=r	 : ram1_24_4
  implementation constraint: INIT=r	 : ram1_24_5
  implementation constraint: INIT=r	 : ram1_24_6
  implementation constraint: INIT=r	 : ram1_101_0
  implementation constraint: INIT=r	 : ram1_101_1
  implementation constraint: INIT=r	 : ram1_101_2
  implementation constraint: INIT=r	 : ram1_101_3
  implementation constraint: INIT=r	 : ram1_101_4
  implementation constraint: INIT=r	 : ram1_101_5
  implementation constraint: INIT=r	 : ram1_101_6
  implementation constraint: INIT=r	 : ram1_18_0
  implementation constraint: INIT=r	 : ram1_18_1
  implementation constraint: INIT=r	 : ram1_18_2
  implementation constraint: INIT=r	 : ram1_18_3
  implementation constraint: INIT=r	 : ram1_18_4
  implementation constraint: INIT=r	 : ram1_18_5
  implementation constraint: INIT=r	 : ram1_18_6
  implementation constraint: INIT=r	 : ram1_23_0
  implementation constraint: INIT=r	 : ram1_23_1
  implementation constraint: INIT=r	 : ram1_23_2
  implementation constraint: INIT=r	 : ram1_23_3
  implementation constraint: INIT=r	 : ram1_23_4
  implementation constraint: INIT=r	 : ram1_23_5
  implementation constraint: INIT=r	 : ram1_23_6
  implementation constraint: INIT=r	 : ram1_100_0
  implementation constraint: INIT=r	 : ram1_100_1
  implementation constraint: INIT=r	 : ram1_100_2
  implementation constraint: INIT=r	 : ram1_100_3
  implementation constraint: INIT=r	 : ram1_100_4
  implementation constraint: INIT=r	 : ram1_100_5
  implementation constraint: INIT=r	 : ram1_100_6
  implementation constraint: INIT=r	 : ram1_17_0
  implementation constraint: INIT=r	 : ram1_17_1
  implementation constraint: INIT=r	 : ram1_17_2
  implementation constraint: INIT=r	 : ram1_17_3
  implementation constraint: INIT=r	 : ram1_17_4
  implementation constraint: INIT=r	 : ram1_17_5
  implementation constraint: INIT=r	 : ram1_17_6
  implementation constraint: INIT=r	 : ram1_22_0
  implementation constraint: INIT=r	 : ram1_22_1
  implementation constraint: INIT=r	 : ram1_22_2
  implementation constraint: INIT=r	 : ram1_22_3
  implementation constraint: INIT=r	 : ram1_22_4
  implementation constraint: INIT=r	 : ram1_22_5
  implementation constraint: INIT=r	 : ram1_22_6
  implementation constraint: INIT=r	 : ram1_16_0
  implementation constraint: INIT=r	 : ram1_16_1
  implementation constraint: INIT=r	 : ram1_16_2
  implementation constraint: INIT=r	 : ram1_16_3
  implementation constraint: INIT=r	 : ram1_16_4
  implementation constraint: INIT=r	 : ram1_16_5
  implementation constraint: INIT=r	 : ram1_16_6
  implementation constraint: INIT=r	 : ram1_21_0
  implementation constraint: INIT=r	 : ram1_21_1
  implementation constraint: INIT=r	 : ram1_21_2
  implementation constraint: INIT=r	 : ram1_21_3
  implementation constraint: INIT=r	 : ram1_21_4
  implementation constraint: INIT=r	 : ram1_21_5
  implementation constraint: INIT=r	 : ram1_21_6
  implementation constraint: INIT=r	 : ram1_15_0
  implementation constraint: INIT=r	 : ram1_15_1
  implementation constraint: INIT=r	 : ram1_15_2
  implementation constraint: INIT=r	 : ram1_15_3
  implementation constraint: INIT=r	 : ram1_15_4
  implementation constraint: INIT=r	 : ram1_15_5
  implementation constraint: INIT=r	 : ram1_15_6
  implementation constraint: INIT=r	 : ram1_20_0
  implementation constraint: INIT=r	 : ram1_20_1
  implementation constraint: INIT=r	 : ram1_20_2
  implementation constraint: INIT=r	 : ram1_20_3
  implementation constraint: INIT=r	 : ram1_20_4
  implementation constraint: INIT=r	 : ram1_20_5
  implementation constraint: INIT=r	 : ram1_20_6
  implementation constraint: INIT=r	 : ram1_14_0
  implementation constraint: INIT=r	 : ram1_14_1
  implementation constraint: INIT=r	 : ram1_14_2
  implementation constraint: INIT=r	 : ram1_14_3
  implementation constraint: INIT=r	 : ram1_14_4
  implementation constraint: INIT=r	 : ram1_14_5
  implementation constraint: INIT=r	 : ram1_14_6
  implementation constraint: INIT=r	 : ram1_13_0
  implementation constraint: INIT=r	 : ram1_13_1
  implementation constraint: INIT=r	 : ram1_13_2
  implementation constraint: INIT=r	 : ram1_13_3
  implementation constraint: INIT=r	 : ram1_13_4
  implementation constraint: INIT=r	 : ram1_13_5
  implementation constraint: INIT=r	 : ram1_13_6
  implementation constraint: INIT=r	 : ram1_12_0
  implementation constraint: INIT=r	 : ram1_12_1
  implementation constraint: INIT=r	 : ram1_12_2
  implementation constraint: INIT=r	 : ram1_12_3
  implementation constraint: INIT=r	 : ram1_12_4
  implementation constraint: INIT=r	 : ram1_12_5
  implementation constraint: INIT=r	 : ram1_12_6
  implementation constraint: INIT=r	 : ram1_11_0
  implementation constraint: INIT=r	 : ram1_11_1
  implementation constraint: INIT=r	 : ram1_11_2
  implementation constraint: INIT=r	 : ram1_11_3
  implementation constraint: INIT=r	 : ram1_11_4
  implementation constraint: INIT=r	 : ram1_11_5
  implementation constraint: INIT=r	 : ram1_11_6
  implementation constraint: INIT=r	 : ram1_10_0
  implementation constraint: INIT=r	 : ram1_10_1
  implementation constraint: INIT=r	 : ram1_10_2
  implementation constraint: INIT=r	 : ram1_10_3
  implementation constraint: INIT=r	 : ram1_10_4
  implementation constraint: INIT=r	 : ram1_10_5
  implementation constraint: INIT=r	 : ram1_10_6
  implementation constraint: INIT=r	 : ram1_0_0

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : simple_ram.ngr
Top Level Output File Name         : simple_ram
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : Automotive 9500XL
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 26

Cell Usage :
# BELS                             : 20209
#      AND2                        : 6246
#      AND3                        : 756
#      AND4                        : 3348
#      AND8                        : 90
#      GND                         : 1
#      INV                         : 9472
#      OR4                         : 8
#      OR8                         : 288
# FlipFlops/Latches                : 2056
#      FDCE                        : 2056
# IO Buffers                       : 26
#      IBUF                        : 18
#      OBUF                        : 8
=========================================================================


Total REAL time to Xst completion: 24.00 secs
Total CPU time to Xst completion: 23.98 secs
 
--> 

Total memory usage is 365648 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

