<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US7405443 - Dual gate lateral double-diffused MOSFET (LDMOS) transistor - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Dual gate lateral double-diffused MOSFET (LDMOS) transistor"><meta name="DC.contributor" content="Marco A. Zuniga" scheme="inventor"><meta name="DC.contributor" content="Budong You" scheme="inventor"><meta name="DC.contributor" content="Volterra Semiconductor Corporation" scheme="assignee"><meta name="DC.date" content="2005-1-7" scheme="dateSubmitted"><meta name="DC.description" content="Method and apparatus for providing a lateral double-diffused MOSFET (LDMOS) transistor having a dual gate. The dual gate includes a first gate and a second gate. The first gate includes a first oxide layer formed over a substrate, and the second gate includes a second oxide layer formed over the substrate. The first gate is located a pre-determined distance from the second gate. A digitally implemented voltage regulator is also provided that includes a switching circuit having a dual gate LDMOS transistor."><meta name="DC.date" content="2008-7-29" scheme="issued"><meta name="DC.relation" content="US:20010009790:A1" scheme="references"><meta name="DC.relation" content="US:20020009790:A1" scheme="references"><meta name="DC.relation" content="US:20020030238:A1" scheme="references"><meta name="DC.relation" content="US:20020079514:A1" scheme="references"><meta name="DC.relation" content="US:20020089790:A1" scheme="references"><meta name="DC.relation" content="US:20020106860:A1" scheme="references"><meta name="DC.relation" content="US:20030141559:A1" scheme="references"><meta name="DC.relation" content="US:20040046226:A1" scheme="references"><meta name="DC.relation" content="US:20040180485:A1" scheme="references"><meta name="DC.relation" content="US:20040238913:A1" scheme="references"><meta name="DC.relation" content="US:20050106791:A1" scheme="references"><meta name="DC.relation" content="US:20050106825:A1" scheme="references"><meta name="DC.relation" content="US:5237193" scheme="references"><meta name="DC.relation" content="US:5430403" scheme="references"><meta name="DC.relation" content="US:5610421" scheme="references"><meta name="DC.relation" content="US:5648288" scheme="references"><meta name="DC.relation" content="US:5789785" scheme="references"><meta name="DC.relation" content="US:6160289" scheme="references"><meta name="DC.relation" content="US:6384643" scheme="references"><meta name="DC.relation" content="US:6400126" scheme="references"><meta name="DC.relation" content="US:6642697" scheme="references"><meta name="DC.relation" content="US:6855985" scheme="references"><meta name="DC.relation" content="US:6897525" scheme="references"><meta name="DC.relation" content="US:6911694" scheme="references"><meta name="DC.relation" content="US:6927453" scheme="references"><meta name="DC.relation" content="US:7005703" scheme="references"><meta name="DC.relation" content="US:7038274" scheme="references"><meta name="DC.relation" content="US:7074659" scheme="references"><meta name="citation_patent_number" content="US:7405443"><meta name="citation_patent_application_number" content="US:11/031,381"><link rel="canonical" href="http://www.google.com/patents/US7405443"/><meta property="og:url" content="http://www.google.com/patents/US7405443"/><meta name="title" content="Patent US7405443 - Dual gate lateral double-diffused MOSFET (LDMOS) transistor"/><meta name="description" content="Method and apparatus for providing a lateral double-diffused MOSFET (LDMOS) transistor having a dual gate. The dual gate includes a first gate and a second gate. The first gate includes a first oxide layer formed over a substrate, and the second gate includes a second oxide layer formed over the substrate. The first gate is located a pre-determined distance from the second gate. A digitally implemented voltage regulator is also provided that includes a switching circuit having a dual gate LDMOS transistor."/><meta property="og:title" content="Patent US7405443 - Dual gate lateral double-diffused MOSFET (LDMOS) transistor"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("kVPsU6SpGPaosAS13YHwAg"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("CZE"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("kVPsU6SpGPaosAS13YHwAg"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("CZE"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us7405443?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US7405443"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=uz5ZBQABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS7405443&amp;usg=AFQjCNH6gG8OGpQXpt5Ff3hBkRHZUqDf-g" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US7405443.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US7405443.pdf"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US7405443" style="display:none"><span itemprop="description">Method and apparatus for providing a lateral double-diffused MOSFET (LDMOS) transistor having a dual gate. The dual gate includes a first gate and a second gate. The first gate includes a first oxide layer formed over a substrate, and the second gate includes a second oxide layer formed over the substrate....</span><span itemprop="url">http://www.google.com/patents/US7405443?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US7405443 - Dual gate lateral double-diffused MOSFET (LDMOS) transistor</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US7405443 - Dual gate lateral double-diffused MOSFET (LDMOS) transistor" title="Patent US7405443 - Dual gate lateral double-diffused MOSFET (LDMOS) transistor"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US7405443 B1</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 11/031,381</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Jul 29, 2008</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Jan 7, 2005</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Jan 7, 2005</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US8390057">US8390057</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">031381, </span><span class="patent-bibdata-value">11031381, </span><span class="patent-bibdata-value">US 7405443 B1, </span><span class="patent-bibdata-value">US 7405443B1, </span><span class="patent-bibdata-value">US-B1-7405443, </span><span class="patent-bibdata-value">US7405443 B1, </span><span class="patent-bibdata-value">US7405443B1</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Marco+A.+Zuniga%22">Marco A. Zuniga</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Budong+You%22">Budong You</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Volterra+Semiconductor+Corporation%22">Volterra Semiconductor Corporation</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US7405443.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7405443.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7405443.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (28),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (20),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (23),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (4)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=uz5ZBQABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/7405443&usg=AFQjCNG3yMqMIcp81qgPbx-PMVxizRKWcg">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=uz5ZBQABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D7405443&usg=AFQjCNG_KrEkVnoTYy_4blPQ8bqHXnL-IQ">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=uz5ZBQABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D7405443B1%26KC%3DB1%26FT%3DD&usg=AFQjCNHvndyx3vZZ5tL3BLnarQC6gywY6Q">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT67509919" lang="EN" load-source="patent-office">Dual gate lateral double-diffused MOSFET (LDMOS) transistor</invention-title></span><br><span class="patent-number">US 7405443 B1</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA51339769" lang="EN" load-source="patent-office"> <div num="p-0001" class="abstract">Method and apparatus for providing a lateral double-diffused MOSFET (LDMOS) transistor having a dual gate. The dual gate includes a first gate and a second gate. The first gate includes a first oxide layer formed over a substrate, and the second gate includes a second oxide layer formed over the substrate. The first gate is located a pre-determined distance from the second gate. A digitally implemented voltage regulator is also provided that includes a switching circuit having a dual gate LDMOS transistor.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(11)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7405443B1/US07405443-20080729-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7405443B1/US07405443-20080729-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7405443B1/US07405443-20080729-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7405443B1/US07405443-20080729-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7405443B1/US07405443-20080729-D00002.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7405443B1/US07405443-20080729-D00002.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7405443B1/US07405443-20080729-D00003.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7405443B1/US07405443-20080729-D00003.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7405443B1/US07405443-20080729-D00004.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7405443B1/US07405443-20080729-D00004.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7405443B1/US07405443-20080729-D00005.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7405443B1/US07405443-20080729-D00005.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7405443B1/US07405443-20080729-D00006.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7405443B1/US07405443-20080729-D00006.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7405443B1/US07405443-20080729-D00007.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7405443B1/US07405443-20080729-D00007.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7405443B1/US07405443-20080729-D00008.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7405443B1/US07405443-20080729-D00008.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7405443B1/US07405443-20080729-D00009.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7405443B1/US07405443-20080729-D00009.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7405443B1/US07405443-20080729-D00010.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7405443B1/US07405443-20080729-D00010.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(15)</span></span></div><div class="patent-text"><div mxw-id="PCLM9429200" lang="EN" load-source="patent-office" class="claims">
  <div class="claim"> <div id="CLM-00001" num="00001" class="claim">
    <div class="claim-text">1. A transistor, comprising:
<div class="claim-text">a source region including a first impurity region of a first conductivity type, a second impurity region of a second conductivity type and a third impurity region of the first conductivity type, the first impurity region being implanted into a surface of a substrate, the second impurity region being implanted within the first impurity region, the third impurity region being implanted into the first impurity region adjacent to the second impurity region, the third impurity region having a higher impurity concentration than the first impurity region, the second and third impurity regions providing ohmic contacts for the transistor;</div>
<div class="claim-text">a dual gate including a first gate and a second gate, the first gate including a first gate oxide layer formed over the substrate, the second gate including a second gate oxide layer formed over the substrate, the first gate being laterally separated from the second gate by a non-zero distance; and</div>
<div class="claim-text">a drain region including a fourth impurity region being of the second conductivity type, the fourth impurity region providing an ohmic contact for the transistor, the fourth impurity region having an offset spacing from the first gate and being self aligned with respect to the second gate.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00002" num="00002" class="claim">
    <div class="claim-text">2. The transistor of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the drain region further includes a fifth impurity region of the second conductivity type.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00003" num="00003" class="claim">
    <div class="claim-text">3. The transistor of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the fifth impurity region is non-self aligned with respect to the first gate or the second gate.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00004" num="00004" class="claim">
    <div class="claim-text">4. The transistor of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the fifth impurity region is self aligned with respect to the first gate.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00005" num="00005" class="claim">
    <div class="claim-text">5. The transistor of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the fifth impurity region is self aligned with respect to the second gate.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00006" num="00006" class="claim">
    <div class="claim-text">6. The transistor of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein a length of the offset spacing of the fourth impurity region from the first gate is indirectly controlled by a mask that controls a length of the non-zero distance between the first gate and the second gate.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00007" num="00007" class="claim">
    <div class="claim-text">7. The transistor of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the first oxide layer of the first gate is thicker than the second oxide layer of the second gate.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00008" num="00008" class="claim">
    <div class="claim-text">8. The transistor of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the first oxide layer of the first gate and the second oxide layer of the second gate are of substantially the same thickness.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00009" num="00009" class="claim">
    <div class="claim-text">9. The transistor of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the first gate is a controlled gate that receives a control voltage to activate the transistor.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00010" num="00010" class="claim">
    <div class="claim-text">10. The transistor of <claim-ref idref="CLM-00009">claim 9</claim-ref>, wherein the second gate floats or is coupled to a pre-determined reference voltage.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00011" num="00011" class="claim">
    <div class="claim-text">11. The transistor of <claim-ref idref="CLM-00009">claim 9</claim-ref>, wherein the second gate is a controlled gate that receives a control voltage to activate the transistor.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00012" num="00012" class="claim">
    <div class="claim-text">12. The transistor of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the transistor is a lateral double diffused MOSFET (LDMOS) transistor.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00013" num="00013" class="claim">
    <div class="claim-text">13. The transistor of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the fourth impurity region has a higher impurity concentration than the fifth impurity region.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00014" num="00014" class="claim">
    <div class="claim-text">14. The transistor of <claim-ref idref="CLM-00013">claim 13</claim-ref>, wherein the fourth impurity region is implanted in the fifth impurity region.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00015" num="00015" class="claim">
    <div class="claim-text">15. The transistor of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the fifth impurity region extends under the second gate. </div>
  </div>
</div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES16451744" lang="EN" load-source="patent-office" class="description">
<heading>BACKGROUND</heading> <p num="p-0002">The following disclosure relates to semiconductor devices, and more particularly to a lateral double-diffused MOSFET (LDMOS) device.</p>
  <p num="p-0003">Voltage regulators, such as DC to DC converters, are used to provide stable voltage sources for electronic systems. Efficient DC to DC converters are particularly needed for battery management in low power devices, such as laptop notebooks and cellular phones. Switching voltage regulators (or simply “switching regulators”) are known to be an efficient type of DC-to-DC converter. A switching regulator generates an output voltage by converting an input DC voltage into a high frequency voltage, and filtering the high frequency input voltage to generate the output DC voltage. Specifically, the switching regulator includes a switch for alternately coupling and decoupling an input DC voltage source, such as a battery, to a load, such as an integrated circuit. An output filter, typically including an inductor and a capacitor, is coupled between the input voltage source and the load to filter the output of the switch and thus provide the output DC voltage. A controller, such as a pulse width modulator or a pulse frequency modulator, controls the switch to maintain a substantially constant output DC voltage.</p>
  <p num="p-0004">Double-diffused drain (DDD) CMOS devices are commonly employed in switching regulators. DDD devices achieve high voltage tolerance through the introduction of a thick gate oxide (e.g., approximately 75 Angstroms for 3.3V applications and approximately 350 Angstroms for 12V applications) and a resistive implant at the drain. A voltage rating of a DDD device is typically determined by both the gate length and the spacing between the drain contact and the gate; thus establishing a trade-off between voltage rating and device performance.</p>
  <p num="p-0005"> <figref idrefs="DRAWINGS">FIG. 1A</figref> shows a conventional DDD CMOS device <b>100</b> on a p-type substrate <b>102</b>. DDD CMOS device <b>100</b> includes a drain region <b>104</b> with an n-doped n+ region <b>106</b>, and an n-doped deep drain (NDD) <b>108</b>. Additionally, DDD CMOS device <b>100</b> includes a source region <b>112</b> and a single gate <b>114</b>. Source region <b>112</b> includes an n-doped n+ region <b>116</b>, and an p-doped p+ region <b>118</b>. Gate <b>114</b> includes a conductive layer <b>120</b> (e.g., a polysilicon layer) and a thick oxide layer <b>122</b>.</p>
  <p num="p-0006">As shown in <figref idrefs="DRAWINGS">FIG. 1A</figref>, n+ region <b>106</b> can be self-aligned with respect to gate <b>114</b>—i.e., n+ region <b>106</b> can be implanted into p-type substrate <b>102</b> after formation of gate <b>114</b> (during fabrication of DDD CMOS device <b>100</b>). However, when n+ region <b>106</b> is self-aligned with respect to gate <b>114</b>, n+ region <b>106</b> cannot have an offset (or spacing) from gate <b>114</b>. Alternatively, n+ region <b>106</b> can have a predetermined offset (d) from gate <b>114</b> as shown in <figref idrefs="DRAWINGS">FIG. 1B</figref>. However, generally when n+ region <b>106</b> has an offset spacing (e.g., offset spacing (d)) with respect to gate <b>114</b>, n+ region <b>106</b> is not typically self-aligned with respect to a gate (e.g., gate <b>114</b>).</p>
  <heading>SUMMARY</heading> <p num="p-0007">In general, in one aspect, this specification describes a transistor including a source region, a dual gate, and a drain region.</p>
  <p num="p-0008">The source region includes a first impurity region, a second impurity region and a third impurity region. The first impurity region is implanted into a surface of a substrate. The second impurity region is implanted within the first impurity region, and the third impurity region is implanted into the first impurity region adjacent to the second impurity region. The second and third impurity regions provide ohmic contacts for the transistor.</p>
  <p num="p-0009">The dual gate includes a first gate and a second gate. The first gate includes a first oxide layer formed over the substrate, and the second gate includes a second oxide layer formed over the substrate. The first gate is located a pre-determined distance from the second gate.</p>
  <p num="p-0010">The drain region includes a fourth impurity that provides an ohmic contact for the transistor. The fourth impurity region has an offset spacing from the first gate and is self aligned with respect to the second gate.</p>
  <p num="p-0011">Particular implementations can include one or more of the following features. The drain region can further include a fifth impurity region. The fifth impurity can be non-self aligned with respect to the first gate and the second gate. The fifth impurity region can be self-aligned with respect to the first gate or the second gate. A length of the offset spacing of the fourth impurity region from the first gate can be indirectly controlled by a mask that controls a length of the pre-determined distance between the first gate and the second gate. The first oxide layer of the first gate can be thicker than the second oxide layer of the second gate. The pre-determined distance between the first gate and the second gate can be substantially equal to zero such that the first gate abuts the second gate. The first oxide layer of the first gate and the second oxide layer of the second gate can be of substantially the same thickness. The first gate and/or the second gate can be a controlled gate that receives a control voltage to activate the transistor. The second gate can float or be coupled to a pre-determined reference voltage. The transistor can be a lateral double-diffused MOSFET (LDMOS) transistor. The second impurity region and the third impurity regions can be of opposite impurity types.</p>
  <p num="p-0012">In general, in another aspect, this specification describes a method of fabricating a transistor having a source region, a drain region, and a gate on a substrate. A first impurity region having a first volume and a first surface area is implanted into a surface of the substrate. The first impurity region is of a first type. A second impurity region is implanted into a source region of the transistor. The second impurity region has a second volume and a second surface area in the first surface area of the first impurity region. The second impurity region is of an opposite second type relative to the first type. A third impurity region is implanted into a drain region of the transistor. The third impurity region has a third volume and a third surface area and is of the first type. A first gate oxide and a second gate oxide are formed between the source region and the drain region of the transistor. The first gate oxide is formed a pre-determined distance (g) from the second gate oxide. The first gate oxide and the second gate oxide are covered with a conductive material to form a first gate and a second gate, respectively, of the transistor. A fourth impurity region is implanted into the drain region of the transistor. The fourth impurity region has a fourth volume and a fourth surface area and is of the first type. The fourth impurity region has an offset spacing from the first gate and is self aligned with respect to the second gate.</p>
  <p num="p-0013">Particular implementations can include one or more of the following features. A fifth impurity region can be implanted into the drain region of the transistor. The fifth impurity region can have a fifth volume and a fifth surface area in the first surface area of the first impurity region. The sixth impurity region can be self aligned to the first gate of the transistor and be implanted prior to formation of the second gate oxide. The sixth impurity region can be self aligned to the second gate of the transistor. The sixth impurity region can be non-self aligned with respect to the first gate and the second gate.</p>
  <p num="p-0014">In general, in another aspect, this specification describes a voltage regulator having an input terminal and an output terminal. The voltage regulator includes a first LDMOS transistor, a second LDMOS transistor, a controller, and a filter. The first LDMOS transistor connects the input terminal to an intermediate terminal. The first LDMOS transistor includes a first gate and a second gate. The first gate includes a first gate oxide layer, and the second gate includes a second gate oxide layer. The second LDMOS transistor connects the intermediate terminal to ground. The controller drives the first LDMOS transistor and the second LDMOS transistor to alternately couple the intermediate terminal between the input terminal and ground to generate an intermediate voltage at the intermediate terminal having a rectangular waveform. The filter is disposed between the intermediate terminal and the output terminal to convert the rectangular waveform into a substantially DC voltage at the output terminal.</p>
  <p num="p-0015">Particular implementations can include one or more of the following features. Each of the first gate and the second gate can be controlled gates. The first gate can a controlled gate while the second gate is a non-controlled gate. The second gate can float or be coupled to a pre-determined reference voltage. The first gate oxide and the second gate oxide can have substantially the same thickness. The first gate oxide can be thinner than the second gate oxide. The first gate can abut the second gate or be spaced a pre-determined distance (g) from the second gate.</p>
  <p num="p-0016">The second LDMOS transistor can include a third gate and a fourth gate. The third gate can include a third gate oxide layer, and the fourth gate can include a fourth gate oxide layer. Each of the third gate and the fourth gate can be a controlled gate. The third gate can be a controlled gate while the fourth gate is a non-controlled gate. The fourth gate can float or be coupled to a pre-determined reference voltage. The third gate oxide and the fourth gate oxide can have substantially the same thickness. The third gate oxide and the fourth gate oxide can have thick gate oxides, and the gate oxides can have a thickness of approximately 75 Angstroms for 3.3V applications and a thickness of approximately 350 Angstroms for 12V applications. The third gate can abut the fourth gate or be spaced a pre-determined distance (g) from the fourth gate.</p>
  <p num="p-0017">Implementations can include one or more of the following advantages. Advantages of the invention may include the following. A double-diffused drain transistor is provided that includes a dual gate. The dual gate permits the double-diffused drain device to have on offset n+ region that is also self-aligned. A length of the offset of the n+ region can be controlled indirectly through control of a distance between a first gate and a second gate of the dual gate. A second gate of the dual gate can be controlled (by a control voltage) to enhance a tradeoff between a specific on-resistance (Rdson) and a drain-to-source breakdown voltage (BV<sub>d</sub> <sub> <sub2>—</sub2> </sub> <sub>s</sub>) of the double-diffused drain transistor. The tradeoff can be determined by controlling the amount of charge underneath the second gate—e.g., higher charge results in a lover R<sub>ds</sub> <sub> <sub2>—</sub2> </sub> <sub>on </sub>and a lower charge results in a higher BV<sub>d</sub> <sub> <sub2>—</sub2> </sub> <sub>s</sub>.</p>
  <p num="p-0018">The details of one or more implementations are set forth in the accompanying drawings and the description below. Other features and advantages will be apparent from the description and drawings, and from the claims.</p>
<description-of-drawings> <heading>DESCRIPTION OF DRAWINGS</heading> <p num="p-0019"> <figref idrefs="DRAWINGS">FIGS. 1A and 1B</figref> are schematic cross-sectional views of conventional double-diffused drain CMOS devices.</p>
    <p num="p-0020"> <figref idrefs="DRAWINGS">FIG. 2</figref> is a block diagram of a buck switching regulator.</p>
    <p num="p-0021"> <figref idrefs="DRAWINGS">FIG. 3A</figref> is a schematic cross-sectional view of a lateral double-diffused MOSFET (LDMOS) device from the switching regulator of <figref idrefs="DRAWINGS">FIG. 2</figref> in one implementation.</p>
    <p num="p-0022"> <figref idrefs="DRAWINGS">FIG. 3B</figref> is a schematic cross-sectional view of a LDMOS device from the switching regulator of <figref idrefs="DRAWINGS">FIG. 2</figref> in another implementation.</p>
    <p num="p-0023"> <figref idrefs="DRAWINGS">FIG. 3C</figref> is a schematic cross-sectional view of a LDMOS device from the switching regulator of <figref idrefs="DRAWINGS">FIG. 2</figref> in another implementation.</p>
    <p num="p-0024"> <figref idrefs="DRAWINGS">FIG. 3D</figref> is a schematic cross-sectional view of a LDMOS device from the switching regulator of <figref idrefs="DRAWINGS">FIG. 2</figref> in another implementation.</p>
    <p num="p-0025"> <figref idrefs="DRAWINGS">FIG. 4A</figref> is a schematic cross-sectional view of a LDMOS device from the switching regulator of <figref idrefs="DRAWINGS">FIG. 2</figref> in another implementation.</p>
    <p num="p-0026"> <figref idrefs="DRAWINGS">FIG. 4B</figref> is a schematic cross-sectional view of a LDMOS device from the switching regulator of <figref idrefs="DRAWINGS">FIG. 2</figref> in another implementation.</p>
    <p num="p-0027"> <figref idrefs="DRAWINGS">FIG. 4C</figref> is a schematic cross-sectional view of a LDMOS device from the switching regulator of <figref idrefs="DRAWINGS">FIG. 2</figref> in another implementation.</p>
    <p num="p-0028"> <figref idrefs="DRAWINGS">FIG. 5</figref> is a schematic cross-sectional view of a LDMOS device from the switching regulator of <figref idrefs="DRAWINGS">FIG. 2</figref> in another implementation.</p>
    <p num="p-0029"> <figref idrefs="DRAWINGS">FIG. 6</figref> is a flow diagram illustrating a process for manufacturing a semiconductor device including a LDMOS device according to a CMOS process flow.</p>
    <p num="p-0030"> <figref idrefs="DRAWINGS">FIGS. 7A-7G</figref> illustrate the process of manufacturing a LDMOS transistor according to the process of <figref idrefs="DRAWINGS">FIG. 6</figref>.</p>
  </description-of-drawings> <p num="p-0031">Like reference symbols in the various drawings indicate like elements.</p>
  <heading>DETAILED DESCRIPTION</heading> <p num="p-0032"> <figref idrefs="DRAWINGS">FIG. 2</figref> is a block diagram of a switching regulator <b>200</b> including a lateral double-diffused MOSFET (LDMOS) transistor according to one implementation. Conventional double-diffused drain transistors typically include a single gate and a drain region, and the drain region does not include a self aligned n+ region that is offset with respect to the single gate. According to one aspect of the invention, a LDMOS transistor is provided that includes a self aligned n+ region that is offset with respect to a gate. In addition, a LDMOS transistor is provided that can be fabricated through a process that can be seamlessly integrated into a typical sub-micron CMOS process.</p>
  <p num="p-0033">Referring to <figref idrefs="DRAWINGS">FIG. 2</figref>, a switching regulator <b>200</b> is coupled to a first high DC input voltage source <b>202</b>, such as a battery, by an input terminal <b>204</b>. Switching regulator <b>200</b> is also coupled to a load <b>206</b>, such as an integrated circuit, by an output terminal <b>208</b>. Switching regulator <b>200</b> serves as a DC-to-DC converter between input terminal <b>204</b> and output terminal <b>208</b>. Switching regulator <b>200</b> includes a switching circuit <b>210</b> which serves as a power switch for alternately coupling and decoupling input terminal <b>204</b> to an intermediate terminal <b>212</b>. Switching circuit <b>210</b> includes a rectifier—e.g., a switch or diode—that couples intermediate terminal <b>212</b> to a low voltage potential (e.g., ground). Specifically, switching circuit <b>210</b> can include a first transistor <b>214</b> having a drain connected to input terminal <b>204</b> and a source connected to intermediate terminal <b>212</b> and a second transistor <b>216</b> having a source connected to a low voltage potential (e.g., ground) and a drain connected to intermediate terminal <b>212</b>. In one implementation, each of first transistor <b>214</b> and second transistor <b>216</b> is a lateral double-diffused MOSFET (LDMOS) transistor.</p>
  <p num="p-0034">Intermediate terminal <b>212</b> is coupled to output terminal <b>208</b> by an output filter <b>218</b>. Output filter <b>218</b> converts a rectangular waveform of an intermediate voltage at intermediate terminal <b>212</b> into a substantially DC output voltage at output terminal <b>208</b>. Specifically, in a buck-converter topology, output filter <b>218</b> includes an inductor <b>220</b> connected between intermediate terminal <b>212</b> and output terminal <b>208</b>, and a capacitor <b>222</b> connected in parallel with load <b>206</b>. In one implementation, during a first conduction period, first transistor <b>214</b> is closed, and voltage source <b>202</b> supplies energy to load <b>206</b> and inductor <b>220</b> through first transistor <b>214</b>, whereas during a second conduction period, second transistor <b>216</b> is closed, and current flows through second transistor <b>216</b> as energy is supplied by inductor <b>220</b>. The resulting output voltage V<sub>out </sub>is a substantially DC voltage.</p>
  <p num="p-0035">In one implementation, switching regulator <b>200</b> includes a controller <b>224</b>, a first LDMOS driver <b>226</b> and a second LDMOS driver <b>228</b> for controlling the operation of switching circuit <b>200</b>. LDMOS driver <b>226</b> and LDMOS driver <b>228</b> are coupled to a voltage source <b>230</b>. A first control line <b>232</b> connects first transistor <b>214</b> to LDMOS driver <b>226</b>, and a second control line <b>234</b> connects second transistor <b>216</b> to LDMOS driver <b>228</b>. LDMOS driver <b>226</b> and LDMOS driver <b>228</b> are connected to controller <b>224</b> by control lines <b>236</b> and <b>238</b>, respectively. Controller <b>224</b> causes switching circuit <b>200</b> to alternate between first and second conduction periods so as to generate an intermediate voltage V<sub>int </sub>at intermediate terminal <b>212</b> that has a rectangular waveform. Controller <b>224</b> can also include a feedback circuit (not shown), which measures an output voltage and a current passing through output terminal <b>208</b>. In one implementation, controller <b>224</b> is a pulse width modulator. Other modulation schemes can also be used, e.g., pulse frequency modulation.</p>
  <p num="p-0036">Although the switching regulator discussed above has a buck converter topology, the invention is also applicable to other voltage regulator topologies—e.g., a boost converter or a buck-boost converter, and to RF output amplifiers.</p>
  <p num="p-0037"> <figref idrefs="DRAWINGS">FIG. 3A</figref> shows a schematic cross-sectional view of first transistor <b>214</b> in one implementation. In this implementation, first transistor <b>214</b> is a LDMOS transistor (referred to herein as LDMOS transistor <b>214</b>). LDMOS transistor <b>214</b> can be fabricated on a high voltage n-type well (HV n-well) <b>300</b> implanted in a p-type substrate <b>302</b>. An HV n-well implant is typically a deep implant and is generally more lightly doped relative to a conventional CMOS n-well. HV n-well <b>300</b> can have a retrograded vertical doping profile. LDMOS transistor <b>214</b> includes a drain region <b>304</b>, a source region <b>306</b>, and a dual gate <b>308</b>.</p>
  <p num="p-0038">Dual gate <b>308</b> includes a first gate <b>310</b> and a second gate <b>312</b>. In one implementation, first gate <b>310</b> is a controlled gate and second gate <b>312</b> is a non-controlled gate. A controlled gate is a gate that receives a voltage that can activate—i.e., turn on or off—a corresponding transistor. Second gate <b>312</b> can float or be coupled to a pre-determined reference voltage (not shown). Alternatively, both first gate <b>310</b> and second gate <b>312</b> can be controlled gates. First gate <b>310</b> includes a conductive layer <b>314</b> and an oxide layer <b>316</b>. Second gate <b>312</b> includes a conductive layer <b>318</b> and an oxide layer <b>320</b>. Each of conductive layers <b>314</b>, <b>318</b> can be a layer of polysilicon. As shown in <figref idrefs="DRAWINGS">FIG. 3A</figref>, oxide layer <b>320</b> is thicker than oxide layer <b>316</b>. The thinner oxide layer provided by oxide layer <b>316</b> permits transistor <b>216</b> to be controlled by a lower gate voltage relative to a transistor having a controlled gate with a thicker oxide layer. In the implementation shown in <figref idrefs="DRAWINGS">FIG. 3A</figref>, second gate <b>312</b> is spaced a pre-determined distance (g) from first gate <b>310</b>. Distance (g) can be controlled through a mask during fabrication of transistor <b>214</b>. In an implementation in which first gate <b>310</b> has a thinner oxide layer with respect to second gate <b>312</b> distance (g) can be shortened to an extent such that first gate <b>310</b> abuts second gate <b>312</b> as shown in FIG. <b>3</b>B—i.e., distance (g) is substantially equal to zero.</p>
  <p num="p-0039">Referring again to <figref idrefs="DRAWINGS">FIG. 3A</figref>, drain region <b>304</b> includes an n-doped n+ region <b>322</b> and an n-doped shallow drain (N-LD) <b>324</b>. N+ region <b>322</b> has an offset spacing (d) with respect to first gate <b>310</b> and is self-aligned with respect to second gate <b>312</b>. In one implementation, a length of offset spacing (d) is controlled indirectly through a mask that controls distance (g) between first gate <b>310</b> and second gate <b>312</b>. A size of second gate <b>312</b> can also be used to control the length of offset spacing (d). In one implementation, N-LD <b>324</b> is self-aligned with respect to first gate <b>310</b> (as shown in <figref idrefs="DRAWINGS">FIGS. 3A</figref>, <b>3</b>B). In such an implementation, N-LD <b>324</b> extends completely under second gate <b>312</b>. Alternatively, N-LD <b>324</b> can be self-aligned with respect to second gate <b>312</b> as shown in <figref idrefs="DRAWINGS">FIG. 3C</figref> (where distance (g) is substantially equal to zero) and <figref idrefs="DRAWINGS">FIG. 3D</figref> (where distance (g) is greater than zero). In an implementation where N-LD <b>324</b> is self-aligned with respect to second gate <b>312</b>, N-LD <b>324</b> does not completely extend underneath second gate <b>312</b>. N-LD <b>324</b> can also be non-self aligned.</p>
  <p num="p-0040">As shown in <figref idrefs="DRAWINGS">FIG. 3A</figref>, source region <b>306</b> includes an n-doped n+ region <b>326</b>, a p-doped p+ region <b>328</b>, and a p-doped P-body <b>330</b>, and drain region <b>304</b> includes HV n-well <b>300</b>, N-LD <b>324</b>, and n+ region <b>322</b>. Each of n+ region <b>326</b>, p+ region <b>328</b>, P-body <b>330</b>, HV n-well <b>300</b>, N-LD <b>324</b>, and n+ region <b>322</b> are volumes composed of doped material, and each region is defined by a given implant step within a semiconductor manufacturing process. In one implementation, each of N-LD <b>324</b> and HV n-well <b>300</b> have a lower concentration of impurities than n+ region <b>322</b>. However, portions at which these volumes overlap have a higher doping concentration than the individual volumes separately. For example, a portion that contains the overlapping volumes of n+ region <b>322</b>, N-LD <b>324</b>, and HV n-well <b>300</b> has the highest doping concentration of all the overlapping volume portions. Likewise, n+ region <b>326</b>, p+ region <b>328</b>, and P-body <b>330</b> in source region <b>306</b> are volumes composed of doped material.</p>
  <p num="p-0041"> <figref idrefs="DRAWINGS">FIG. 4A</figref> shows a schematic cross-sectional view of second transistor <b>216</b> in one implementation. In this implementation, second transistor <b>216</b> is a LDMOS transistor (referred to herein as LDMOS transistor <b>216</b>). LDMOS transistor <b>216</b> has a similar construction as LDMOS transistor <b>214</b>, and accordingly, includes many of the same reference designations as LDMOS transistor <b>214</b> (shown in <figref idrefs="DRAWINGS">FIG. 3A</figref>). As shown in <figref idrefs="DRAWINGS">FIG. 4A</figref>, first gate <b>310</b> and second gate <b>312</b> have thick oxide layers <b>400</b>, <b>402</b>, respectively. Oxide layers <b>400</b>, <b>402</b> can have substantially the same thickness. In this implementation, LDMOS transistor <b>216</b> can be controlled by a higher gate voltage relative to a transistor having a controlled gate with a thinner oxide layer. In addition, first gate <b>310</b> and second gate <b>312</b> can be controlled by a single control voltage (or bias voltage). In one implementation, when first gate <b>310</b> and second gate <b>312</b> have oxide layers that are of substantially the same thickness, a minimum pre-determined length is maintained for distance (g) between first gate <b>310</b> and second gate <b>312</b>. The minimum pre-determined length for distance (g) can be controlled through a mask during fabrication of LDMOS transistor <b>216</b>. Alternatively, first gate <b>310</b> and second gate <b>312</b> can abut one another as shown in <figref idrefs="DRAWINGS">FIGS. 4B-4C</figref>. <figref idrefs="DRAWINGS">FIG. 4B</figref> shows N-LD <b>324</b> self-aligned with respect to first gate <b>310</b>. <figref idrefs="DRAWINGS">FIG. 4C</figref> shows N-LD <b>324</b> self-aligned with respect to second gate <b>312</b>.</p>
  <p num="p-0042"> <figref idrefs="DRAWINGS">FIG. 5</figref> shows a schematic cross-sectional view of LDMOS transistor <b>216</b> in another implementation. As shown in <figref idrefs="DRAWINGS">FIG. 5</figref>, first gate <b>310</b> and second gate <b>312</b> have thin oxide layers <b>500</b>, <b>502</b>, respectively. Oxide layers <b>500</b>, <b>502</b> can have substantially the same thickness. In this implementation, LDMOS transistor <b>216</b> can be controlled by a lower gate voltage relative to a transistor having a controlled gate with a thicker oxide layer. As discussed above, in implementations where first gate <b>310</b> and second gate <b>312</b> have oxide layers that are of substantially the same thickness, a minimum pre-determined length can be maintained for distance (g) between first gate <b>310</b> and second gate <b>312</b>. In addition, when each of first gate <b>310</b> and second gate <b>312</b> have thin oxide layers—e.g., as oxide layers <b>500</b>, <b>502</b>—a minimum pre-determined length for offset spacing (d) is generally maintained to avoid breakdown of drain region <b>304</b> when LDMOS transistor <b>216</b> is activated.</p>
  <p num="p-0043"> <figref idrefs="DRAWINGS">FIG. 6</figref> illustrates a process <b>600</b> of fabricating a LDMOS transistor (e.g., LDMOS transistors <b>214</b>, <b>216</b>) through a CMOS process flow.</p>
  <p num="p-0044">Process <b>600</b> begins with forming a substrate (step <b>602</b>). The substrate can be a p-type substrate or an n-type substrate. Referring to the example of <figref idrefs="DRAWINGS">FIG. 7A</figref>, a semiconductor layer consisting of a p-type substrate <b>302</b> can be formed. A well for the LDMOS transistor is implanted into the substrate (step <b>604</b>). The implanted well can be an HV (high voltage) n-well, e.g., HV n-well <b>300</b> (<figref idrefs="DRAWINGS">FIG. 7B</figref>). A P-body for the drain region of the LDMOS transistor is implanted (step <b>606</b>). The P-body can be non-self aligned with respect to a gate (as shown in process <b>600</b>)—i.e., the P-body is implanted prior to formation of the gate and/or gate oxide. Alternatively, the P-Body can be self-aligned with respect to a gate—i.e., the P-body can be implanted after formation of the gate and/or gate oxide. As shown in <figref idrefs="DRAWINGS">FIG. 7C</figref>, a P-body <b>330</b> is implanted into HV n-well <b>300</b>.</p>
  <p num="p-0045">The gate oxides of the LDMOS transistor are formed (step <b>608</b>). Referring to the example of <figref idrefs="DRAWINGS">FIG. 7D</figref>, a first gate oxide <b>316</b> is formed on a surface <b>700</b> of substrate <b>302</b> over HV n-well <b>300</b> and an inner edge <b>702</b> of P-body <b>330</b>, and second gate oxide <b>320</b> is formed over HV n-well <b>300</b>. Gate oxide <b>316</b> can be formed a pre-determined distance (g) from gate oxide <b>320</b>. In one implementation, gate oxide <b>316</b> abuts gate oxide <b>320</b> (as shown in <figref idrefs="DRAWINGS">FIGS. 3B-3C</figref>). In one implementation, gate oxide <b>324</b> is thicker than gate oxide <b>316</b> (as shown in <figref idrefs="DRAWINGS">FIG. 7C</figref>). Alternatively, each of gate oxides <b>316</b>, <b>320</b> can have a thickness that is substantially the same. In one implementation, each of gate oxides <b>316</b>, <b>320</b> are formed at different times within a fabrication process. For example, if a shallow drain (e.g., N-LD <b>324</b>) is to be self aligned with respect to first gate <b>310</b>, then gate oxide <b>316</b> will be formed prior to gate oxide <b>320</b>, and the shallow drain implant step (e.g., step <b>612</b> below) will occur some time after formation of gate oxide <b>316</b> but before formation of gate oxide <b>320</b>.</p>
  <p num="p-0046">A conductive layer is deposited over the gate oxides of the LDMOS transistor (step <b>610</b>). The conductive layer can be a layer of polysilicon. Referring to the example of <figref idrefs="DRAWINGS">FIG. 7E</figref>, a first conductive layer <b>314</b> is deposited over gate oxide layer <b>316</b> and a second conductive layer <b>318</b> is deposited over gate oxide <b>320</b>.</p>
  <p num="p-0047">A shallow drain is implanted for the drain of the LDMOS transistor (step <b>612</b>). In the example of <figref idrefs="DRAWINGS">FIG. 7F</figref>, the shallow drain is N-LD <b>324</b>. N-LD <b>324</b> can self aligned with respect to a gate, e.g., the gate formed by second conductive layer <b>318</b> and gate oxide <b>320</b> (as shown in <figref idrefs="DRAWINGS">FIG. 7F</figref>). Alternatively, N-LD <b>324</b> can be non-self aligned—i.e., the shallow drain can be implanted prior to formation of both of gate oxides <b>316</b>, <b>320</b>.</p>
  <p num="p-0048">The n+ regions and p+ regions of the LDMOS transistor are implanted (step <b>614</b>). As shown in <figref idrefs="DRAWINGS">FIG. 7G</figref>, a p+ region <b>328</b> and an n+ region <b>326</b> are implanted in the source region of the LDMOS transistor. An n+ region <b>322</b> is also implanted in the drain region of the LDMOS transistor. P+ regions <b>328</b> and n+ regions <b>326</b>, <b>328</b> are highly doped (relative to N-LD <b>324</b>), and provide low-resistivity ohmic contacts for the LDMOS transistor. N+ region <b>322</b> can be self-aligned with respect to a gate—e.g., the gate formed by second conductive layer <b>318</b> and gate oxide <b>320</b>.</p>
  <p num="p-0049">A number of implementations have been described. Nevertheless, it will be understood that various modifications may be made. For example, first transistor <b>214</b> and second transistor <b>216</b> (of switching circuit <b>210</b>) can be formed to include any of LDMOS transistor structures shown in <figref idrefs="DRAWINGS">FIGS. 3A-3C</figref>, <b>4</b>A-<b>4</b>B and <b>5</b>. A dual gate transistor design as described above can be used within other CMOS transistor devices, e.g., conventional PMOS transistors, NMOS transistors to achieve alignments (e.g., self-alignments) of implants—e.g., drain implants or source implants. First transistor <b>216</b> can be a PMOS transistor, or a P-type LDMOS transistor as described in U.S. patent application Ser. No. 10/714,141, filed on Nov. 13, 2003, incorporated herein by reference. In addition, conventional single gate LDMOS transistors, as described in U.S. patent application Ser. No. 10/714,141, can be used with a dual gate LDMOS transistor described above to implement switching circuit <b>210</b>. For example, first transistor <b>214</b> can be implemented using a dual gate transistor structure as described in <figref idrefs="DRAWINGS">FIG. 3D</figref>, and second transistor <b>216</b> can be implemented with a conventional single gate LDMOS transistor structure having a thin gate oxide.</p>
  <p num="p-0050">As discussed above, a LDMOS transistor can be fabricated on an n-type substrate. In such an implementation, an SOI (silicon-on-insulator) insulation layer can be deposited (or grown) on the n-type substrate. Accordingly, other implementations are within the scope of the following claims.</p>
</div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5237193">US5237193</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 24, 1988</td><td class="patent-data-table-td patent-date-value">Aug 17, 1993</td><td class="patent-data-table-td ">Siliconix Incorporated</td><td class="patent-data-table-td ">Lightly doped drain MOSFET with reduced on-resistance</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5430403">US5430403</a></td><td class="patent-data-table-td patent-date-value">Sep 20, 1993</td><td class="patent-data-table-td patent-date-value">Jul 4, 1995</td><td class="patent-data-table-td ">Micrel, Inc.</td><td class="patent-data-table-td ">Field effect transistor with switchable body to source connection</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5610421">US5610421</a></td><td class="patent-data-table-td patent-date-value">Dec 15, 1994</td><td class="patent-data-table-td patent-date-value">Mar 11, 1997</td><td class="patent-data-table-td ">Sgs-Thomson Microelectronics S.R.L.</td><td class="patent-data-table-td ">Integrated circuit with EPROM cells</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5648288">US5648288</a></td><td class="patent-data-table-td patent-date-value">Jul 27, 1994</td><td class="patent-data-table-td patent-date-value">Jul 15, 1997</td><td class="patent-data-table-td ">Siliconix Incorporated</td><td class="patent-data-table-td ">Threshold adjustment in field effect semiconductor devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5789785">US5789785</a></td><td class="patent-data-table-td patent-date-value">Feb 28, 1996</td><td class="patent-data-table-td patent-date-value">Aug 4, 1998</td><td class="patent-data-table-td ">Sgs-Thomson Microelectronics S.R.L.</td><td class="patent-data-table-td ">Device for the protection of an integrated circuit against electrostatic discharges</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6160289">US6160289</a></td><td class="patent-data-table-td patent-date-value">Jul 31, 1998</td><td class="patent-data-table-td patent-date-value">Dec 12, 2000</td><td class="patent-data-table-td ">Hyundai Electronics Industries Co., Ltd.</td><td class="patent-data-table-td ">RESURF EDMOS transistor and high-voltage analog multiplexer circuit using the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6384643">US6384643</a></td><td class="patent-data-table-td patent-date-value">Nov 22, 2000</td><td class="patent-data-table-td patent-date-value">May 7, 2002</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">Temperature and process compensated LDMOS drain-source voltage</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6400126">US6400126</a></td><td class="patent-data-table-td patent-date-value">Dec 30, 1999</td><td class="patent-data-table-td patent-date-value">Jun 4, 2002</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Switching regulator with multiple power transistor driving voltages</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6642697">US6642697</a></td><td class="patent-data-table-td patent-date-value">Dec 26, 2001</td><td class="patent-data-table-td patent-date-value">Nov 4, 2003</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Switching regulator with multiple power transistor driving voltages</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6855985">US6855985</a></td><td class="patent-data-table-td patent-date-value">Sep 29, 2002</td><td class="patent-data-table-td patent-date-value">Feb 15, 2005</td><td class="patent-data-table-td ">Advanced Analogic Technologies, Inc.</td><td class="patent-data-table-td ">Modular bipolar-CMOS-DMOS analog integrated circuit &amp; power transistor technology</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6897525">US6897525</a></td><td class="patent-data-table-td patent-date-value">Nov 22, 1999</td><td class="patent-data-table-td patent-date-value">May 24, 2005</td><td class="patent-data-table-td ">Sanyo Electric Co., Ltd.</td><td class="patent-data-table-td ">Semiconductor device and method of manufacturing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6911694">US6911694</a></td><td class="patent-data-table-td patent-date-value">Jun 26, 2002</td><td class="patent-data-table-td patent-date-value">Jun 28, 2005</td><td class="patent-data-table-td ">Ricoh Company, Ltd.</td><td class="patent-data-table-td ">Semiconductor device and method for fabricating such device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6927453">US6927453</a></td><td class="patent-data-table-td patent-date-value">Sep 30, 2003</td><td class="patent-data-table-td patent-date-value">Aug 9, 2005</td><td class="patent-data-table-td ">Agere Systems Inc.</td><td class="patent-data-table-td ">Metal-oxide-semiconductor device including a buried lightly-doped drain region</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7005703">US7005703</a></td><td class="patent-data-table-td patent-date-value">Oct 17, 2003</td><td class="patent-data-table-td patent-date-value">Feb 28, 2006</td><td class="patent-data-table-td ">Agere Systems Inc.</td><td class="patent-data-table-td ">Metal-oxide-semiconductor device having improved performance and reliability</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7038274">US7038274</a></td><td class="patent-data-table-td patent-date-value">Nov 13, 2003</td><td class="patent-data-table-td patent-date-value">May 2, 2006</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Switching regulator with high-side p-type device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7074659">US7074659</a></td><td class="patent-data-table-td patent-date-value">Nov 13, 2003</td><td class="patent-data-table-td patent-date-value">Jul 11, 2006</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Method of fabricating a lateral double-diffused MOSFET (LDMOS) transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20010009790">US20010009790</a></td><td class="patent-data-table-td patent-date-value">Feb 28, 2001</td><td class="patent-data-table-td patent-date-value">Jul 26, 2001</td><td class="patent-data-table-td ">Hsing Michael R.</td><td class="patent-data-table-td ">Self-aligned lateral DMOS with spacer drift region</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20020009790">US20020009790</a></td><td class="patent-data-table-td patent-date-value">Mar 16, 2001</td><td class="patent-data-table-td patent-date-value">Jan 24, 2002</td><td class="patent-data-table-td ">Christensen Tove Martel Ida Elsa</td><td class="patent-data-table-td ">Process for stabilizing proteins in an acidic environment with a pectin high-ester</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20020030238">US20020030238</a></td><td class="patent-data-table-td patent-date-value">Sep 12, 2001</td><td class="patent-data-table-td patent-date-value">Mar 14, 2002</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20020079514">US20020079514</a></td><td class="patent-data-table-td patent-date-value">Oct 25, 2001</td><td class="patent-data-table-td patent-date-value">Jun 27, 2002</td><td class="patent-data-table-td ">Hower Philip L.</td><td class="patent-data-table-td ">Metal-oxide-semiconductor transistor structure and method of manufacturing same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20020089790">US20020089790</a></td><td class="patent-data-table-td patent-date-value">Jan 9, 2002</td><td class="patent-data-table-td patent-date-value">Jul 11, 2002</td><td class="patent-data-table-td ">Seagate Technology Llc</td><td class="patent-data-table-td ">Self-flushing trench air bearing for improved slider flyability</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20020106860">US20020106860</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 4, 2002</td><td class="patent-data-table-td patent-date-value">Aug 8, 2002</td><td class="patent-data-table-td ">Sanyo Electric Co., Ltd., A Japan Corporation</td><td class="patent-data-table-td ">Semiconductor device and method of manufacturing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20030141559">US20030141559</a></td><td class="patent-data-table-td patent-date-value">Dec 20, 2002</td><td class="patent-data-table-td patent-date-value">Jul 31, 2003</td><td class="patent-data-table-td ">Stmicroelectronics S.R.I.</td><td class="patent-data-table-td ">Efficiency</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20040046226">US20040046226</a></td><td class="patent-data-table-td patent-date-value">Sep 8, 2003</td><td class="patent-data-table-td patent-date-value">Mar 11, 2004</td><td class="patent-data-table-td ">Hiroaki Himi</td><td class="patent-data-table-td ">Semiconductor device and method for manufacturing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20040180485">US20040180485</a></td><td class="patent-data-table-td patent-date-value">Mar 26, 2004</td><td class="patent-data-table-td patent-date-value">Sep 16, 2004</td><td class="patent-data-table-td ">Intersil Americas Inc.</td><td class="patent-data-table-td ">Integrated circuit with a MOS structure having reduced parasitic bipolar transistor action</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20040238913">US20040238913</a></td><td class="patent-data-table-td patent-date-value">May 28, 2003</td><td class="patent-data-table-td patent-date-value">Dec 2, 2004</td><td class="patent-data-table-td ">Kwon Tae-Hun</td><td class="patent-data-table-td ">Reduced surface field technique for semiconductor devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20050106791">US20050106791</a></td><td class="patent-data-table-td patent-date-value">Nov 13, 2003</td><td class="patent-data-table-td patent-date-value">May 19, 2005</td><td class="patent-data-table-td ">Budong You</td><td class="patent-data-table-td ">Lateral double-diffused MOSFET</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20050106825">US20050106825</a></td><td class="patent-data-table-td patent-date-value">Nov 13, 2003</td><td class="patent-data-table-td patent-date-value">May 19, 2005</td><td class="patent-data-table-td ">Budong You</td><td class="patent-data-table-td ">Method of fabricating a lateral double-diffused mosfet (LDMOS) transistor and a conventional CMOS transistor</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8035229">US8035229</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 2, 2008</td><td class="patent-data-table-td patent-date-value">Oct 11, 2011</td><td class="patent-data-table-td ">Panasonic Corporation</td><td class="patent-data-table-td ">Semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8193608">US8193608</a></td><td class="patent-data-table-td patent-date-value">Aug 1, 2011</td><td class="patent-data-table-td patent-date-value">Jun 5, 2012</td><td class="patent-data-table-td ">Panasonic Corporation</td><td class="patent-data-table-td ">Semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8203188">US8203188</a></td><td class="patent-data-table-td patent-date-value">Jun 19, 2009</td><td class="patent-data-table-td patent-date-value">Jun 19, 2012</td><td class="patent-data-table-td ">Broadcom Corporation</td><td class="patent-data-table-td ">Split gate oxides for a laterally diffused metal oxide semiconductor (LDMOS)</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8247869">US8247869</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 26, 2010</td><td class="patent-data-table-td patent-date-value">Aug 21, 2012</td><td class="patent-data-table-td ">Freescale Semiconductor, Inc.</td><td class="patent-data-table-td ">LDMOS transistors with a split gate</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8274114">US8274114</a></td><td class="patent-data-table-td patent-date-value">Jan 14, 2010</td><td class="patent-data-table-td patent-date-value">Sep 25, 2012</td><td class="patent-data-table-td ">Broadcom Corporation</td><td class="patent-data-table-td ">Semiconductor device having a modified shallow trench isolation (STI) region and a modified well region</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8283722">US8283722</a></td><td class="patent-data-table-td patent-date-value">Jun 14, 2010</td><td class="patent-data-table-td patent-date-value">Oct 9, 2012</td><td class="patent-data-table-td ">Broadcom Corporation</td><td class="patent-data-table-td ">Semiconductor device having an enhanced well region</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8354717">US8354717</a></td><td class="patent-data-table-td patent-date-value">Feb 14, 2011</td><td class="patent-data-table-td patent-date-value">Jan 15, 2013</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Lateral double-diffused MOSFET</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8574973">US8574973</a></td><td class="patent-data-table-td patent-date-value">Mar 13, 2013</td><td class="patent-data-table-td patent-date-value">Nov 5, 2013</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Method of fabricating a lateral double-diffused MOSFET (LDMOS) transistor and a conventional CMOS transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8598670">US8598670</a></td><td class="patent-data-table-td patent-date-value">Nov 10, 2010</td><td class="patent-data-table-td patent-date-value">Dec 3, 2013</td><td class="patent-data-table-td ">Broadcom Corporation</td><td class="patent-data-table-td ">Semiconductor device with increased breakdown voltage</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8637929">US8637929</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 11, 2011</td><td class="patent-data-table-td patent-date-value">Jan 28, 2014</td><td class="patent-data-table-td ">Fujitsu Semiconductor Limited</td><td class="patent-data-table-td ">LDMOS transistor having a gate electrode formed over thick and thin portions of a gate insulation film</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8698242">US8698242</a></td><td class="patent-data-table-td patent-date-value">Jan 14, 2013</td><td class="patent-data-table-td patent-date-value">Apr 15, 2014</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Lateral double-diffused MOSFET</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8765544">US8765544</a></td><td class="patent-data-table-td patent-date-value">Sep 5, 2012</td><td class="patent-data-table-td patent-date-value">Jul 1, 2014</td><td class="patent-data-table-td ">Broadcom Corporation</td><td class="patent-data-table-td ">Fabrication of a semiconductor device having an enhanced well region</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20110241112">US20110241112</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 31, 2010</td><td class="patent-data-table-td patent-date-value">Oct 6, 2011</td><td class="patent-data-table-td ">Zuniga Marco A</td><td class="patent-data-table-td ">LDMOS Device with P-Body for Reduced Capacitance</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20110241113">US20110241113</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 31, 2010</td><td class="patent-data-table-td patent-date-value">Oct 6, 2011</td><td class="patent-data-table-td ">Zuniga Marco A</td><td class="patent-data-table-td ">Dual Gate LDMOS Device with Reduced Capacitance</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20110260247">US20110260247</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 26, 2010</td><td class="patent-data-table-td patent-date-value">Oct 27, 2011</td><td class="patent-data-table-td ">Hongning Yang</td><td class="patent-data-table-td ">Ldmos transistors with a split gate</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20120161230">US20120161230</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 11, 2011</td><td class="patent-data-table-td patent-date-value">Jun 28, 2012</td><td class="patent-data-table-td ">Fujitsu Semiconductor Limited</td><td class="patent-data-table-td ">Mos transistor and fabrication method thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20120187485">US20120187485</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 5, 2011</td><td class="patent-data-table-td patent-date-value">Jul 26, 2012</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Semiconductor device and method for producing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20130161739">US20130161739</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 15, 2012</td><td class="patent-data-table-td patent-date-value">Jun 27, 2013</td><td class="patent-data-table-td ">Taiwan Semiconductor Manufacturing Company, Ltd.</td><td class="patent-data-table-td ">Dummy gate for a high voltage transistor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20130292763">US20130292763</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 18, 2013</td><td class="patent-data-table-td patent-date-value">Nov 7, 2013</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Semiconductor Devices Having Reduced On Resistance</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/CN102544090B?cl=en">CN102544090B</a></td><td class="patent-data-table-td patent-date-value">Dec 7, 2010</td><td class="patent-data-table-td patent-date-value">Jul 9, 2014</td><td class="patent-data-table-td ">旺宏电子股份有限公司</td><td class="patent-data-table-td ">具有分离栅极和超级连接结构的半导体元件</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=uz5ZBQABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257S328000">257/328</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=uz5ZBQABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257S336000">257/336</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=uz5ZBQABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257S408000">257/408</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=uz5ZBQABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE29133">257/E29.133</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=uz5ZBQABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257S401000">257/401</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=uz5ZBQABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE29132">257/E29.132</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=uz5ZBQABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE29264">257/E29.264</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=uz5ZBQABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0029720000">H01L29/72</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=uz5ZBQABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/7816">H01L29/7816</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=uz5ZBQABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/42364">H01L29/42364</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=uz5ZBQABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H02M3/1588">H02M3/1588</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=uz5ZBQABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=Y02B70/1466">Y02B70/1466</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=uz5ZBQABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/7831">H01L29/7831</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=uz5ZBQABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/0878">H01L29/0878</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=uz5ZBQABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/402">H01L29/402</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=uz5ZBQABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/66681">H01L29/66681</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=uz5ZBQABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/42368">H01L29/42368</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">H01L29/66M6T6F14L</span>, <span class="nested-value">H01L29/40P</span>, <span class="nested-value">H01L29/423D2B6B</span>, <span class="nested-value">H01L29/423D2B6</span>, <span class="nested-value">H01L29/78B4</span>, <span class="nested-value">H01L29/78E</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">May 1, 2012</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">THE PATENTABILITY OF CLAIMS 2-5 AND 13-15 IS CONFIRMED. CLAIM 1 IS CANCELLED. CLAIMS 6-10 AND 12 ARE DETERMINED TO BE PATENTABLE AS AMENDED. CLAIM 11, DEPENDENT ON AN AMENDED CLAIM, IS DETERMINED TO BE PATENTABLE. NEW CLAIMS 16-35 ARE ADDED AND DETERMINED TO BE PATENTABLE.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 30, 2012</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Oct 5, 2010</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20100707</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 7, 2005</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">VOLTERRA SEMICONDUCTOR CORPORATION, CALIFORNIA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ZUNIGA, MARCO A., PH.D.;YOU, BUDONG;REEL/FRAME:016178/0063</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20041222</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U0ikkclipcTp87K8atX6jTKduZiHw\u0026id=uz5ZBQABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U3qltsNSc6NlQ-JGrIO2lXtwB8HdQ\u0026id=uz5ZBQABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U1AhAfVEat7unNSi9q0uqXMG55fOg","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Dual_gate_lateral_double_diffused_MOSFET.pdf?id=uz5ZBQABERAJ\u0026output=pdf\u0026sig=ACfU3U1iERE31QWuCXFjiC3eqW1TKXV1ig"},"sample_url":"http://www.google.com/patents/reader?id=uz5ZBQABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>