// Seed: 1601354102
module module_0;
  wire id_1;
  wire id_2;
  assign id_2 = id_2;
  wor id_3;
  module_2(
      id_3, id_2, id_2, id_1, id_3, id_2, id_3, id_3, id_3, id_3, id_2, id_1, id_1
  );
  assign id_3 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    output uwire id_1
    , id_8,
    input wand id_2,
    input tri id_3,
    output wand id_4,
    output tri1 id_5,
    output uwire id_6
);
  id_9(
      .id_0(1 == (1'b0))
  );
  uwire id_10 = 1;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(negedge 1 or id_7) #1;
endmodule
