{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1631852232569 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1631852232569 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 16 20:17:12 2021 " "Processing started: Thu Sep 16 20:17:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1631852232569 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1631852232569 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part6 -c part6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part6 -c part6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1631852232569 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1631852233101 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M7 m7 part6.v(4) " "Verilog HDL Declaration information at part6.v(4): object \"M7\" differs only in case from object \"m7\" in the same scope" {  } { { "part6.v" "" { Text "D:/collage/5th second/FPGA/lab/lab1/part6/part6.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1631852233212 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M6 m6 part6.v(4) " "Verilog HDL Declaration information at part6.v(4): object \"M6\" differs only in case from object \"m6\" in the same scope" {  } { { "part6.v" "" { Text "D:/collage/5th second/FPGA/lab/lab1/part6/part6.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1631852233212 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M5 m5 part6.v(4) " "Verilog HDL Declaration information at part6.v(4): object \"M5\" differs only in case from object \"m5\" in the same scope" {  } { { "part6.v" "" { Text "D:/collage/5th second/FPGA/lab/lab1/part6/part6.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1631852233212 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M4 m4 part6.v(4) " "Verilog HDL Declaration information at part6.v(4): object \"M4\" differs only in case from object \"m4\" in the same scope" {  } { { "part6.v" "" { Text "D:/collage/5th second/FPGA/lab/lab1/part6/part6.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1631852233212 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M3 m3 part6.v(4) " "Verilog HDL Declaration information at part6.v(4): object \"M3\" differs only in case from object \"m3\" in the same scope" {  } { { "part6.v" "" { Text "D:/collage/5th second/FPGA/lab/lab1/part6/part6.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1631852233212 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M2 m2 part6.v(4) " "Verilog HDL Declaration information at part6.v(4): object \"M2\" differs only in case from object \"m2\" in the same scope" {  } { { "part6.v" "" { Text "D:/collage/5th second/FPGA/lab/lab1/part6/part6.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1631852233213 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M1 m1 part6.v(4) " "Verilog HDL Declaration information at part6.v(4): object \"M1\" differs only in case from object \"m1\" in the same scope" {  } { { "part6.v" "" { Text "D:/collage/5th second/FPGA/lab/lab1/part6/part6.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1631852233213 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M0 m0 part6.v(4) " "Verilog HDL Declaration information at part6.v(4): object \"M0\" differs only in case from object \"m0\" in the same scope" {  } { { "part6.v" "" { Text "D:/collage/5th second/FPGA/lab/lab1/part6/part6.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1631852233213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part6.v 3 3 " "Found 3 design units, including 3 entities, in source file part6.v" { { "Info" "ISGN_ENTITY_NAME" "1 part6 " "Found entity 1: part6" {  } { { "part6.v" "" { Text "D:/collage/5th second/FPGA/lab/lab1/part6/part6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631852233216 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_3bit_8to1 " "Found entity 2: mux_3bit_8to1" {  } { { "part6.v" "" { Text "D:/collage/5th second/FPGA/lab/lab1/part6/part6.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631852233216 ""} { "Info" "ISGN_ENTITY_NAME" "3 char_7seg " "Found entity 3: char_7seg" {  } { { "part6.v" "" { Text "D:/collage/5th second/FPGA/lab/lab1/part6/part6.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631852233216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631852233216 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part6 " "Elaborating entity \"part6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1631852233265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3bit_8to1 mux_3bit_8to1:m7 " "Elaborating entity \"mux_3bit_8to1\" for hierarchy \"mux_3bit_8to1:m7\"" {  } { { "part6.v" "m7" { Text "D:/collage/5th second/FPGA/lab/lab1/part6/part6.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631852233286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_7seg char_7seg:h7 " "Elaborating entity \"char_7seg\" for hierarchy \"char_7seg:h7\"" {  } { { "part6.v" "h7" { Text "D:/collage/5th second/FPGA/lab/lab1/part6/part6.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631852233308 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/collage/5th second/FPGA/lab/lab1/part6/output_files/part6.map.smsg " "Generated suppressed messages file D:/collage/5th second/FPGA/lab/lab1/part6/output_files/part6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1631852234503 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1631852234811 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631852234811 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "194 " "Implemented 194 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1631852234871 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1631852234871 ""} { "Info" "ICUT_CUT_TM_LCELLS" "120 " "Implemented 120 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1631852234871 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1631852234871 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4593 " "Peak virtual memory: 4593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1631852234905 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 16 20:17:14 2021 " "Processing ended: Thu Sep 16 20:17:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1631852234905 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1631852234905 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1631852234905 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1631852234905 ""}
