transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vcom -93 -work work {C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift8/CPU_VHDL_project_DE1_version2_restored/STATUS_DISPLAY_SYSTEM.vhd}
vcom -93 -work work {C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift8/CPU_VHDL_project_DE1_version2_restored/CPU_VHDL_projekt.vhd}
vcom -93 -work work {C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift8/CPU_VHDL_project_DE1_version2_restored/SJU_SEG_DISPLAYER_CPU_STATE.vhd}
vcom -93 -work work {C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift8/CPU_VHDL_project_DE1_version2_restored/SJU_SEG_DISPLAYER.vhd}
vcom -93 -work work {C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift8/CPU_VHDL_project_DE1_version2_restored/simple_VHDL_CPU.vhd}
vcom -93 -work work {C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift8/CPU_VHDL_project_DE1_version2_restored/ROM_VHDL.vhd}
vcom -93 -work work {C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift8/CPU_VHDL_project_DE1_version2_restored/OUT_LED.vhd}
vcom -93 -work work {C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift8/CPU_VHDL_project_DE1_version2_restored/INPUT_FILTER.vhd}
vcom -93 -work work {C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift8/CPU_VHDL_project_DE1_version2_restored/ADDR_BUS_DECODER.vhd}

vcom -93 -work work {C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift8/CPU_VHDL_project_DE1_version2_restored/simulation/modelsim/CPU_VHDL_projekt.vht}

vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  CPU_VHDL_projekt_vhd_tst

add wave *
add wave -position insertpoint  \
sim:/cpu_vhdl_projekt_vhd_tst/i1/b2v_instansiate_VHDL_CPU/reset_n
add wave -position insertpoint  \
sim:/cpu_vhdl_projekt_vhd_tst/i1/b2v_instansiate_VHDL_CPU/PC
add wave -position insertpoint  \
sim:/cpu_vhdl_projekt_vhd_tst/i1/b2v_instansiate_VHDL_CPU/Addr_bus
add wave -position insertpoint  \
sim:/cpu_vhdl_projekt_vhd_tst/i1/b2v_instansiate_VHDL_CPU/bus_en_n
add wave -position insertpoint  \
sim:/cpu_vhdl_projekt_vhd_tst/i1/b2v_instansiate_VHDL_CPU/RD_n
add wave -position insertpoint  \
sim:/cpu_vhdl_projekt_vhd_tst/i1/b2v_instansiate_VHDL_CPU/data_bus_in
add wave -position insertpoint  \
sim:/cpu_vhdl_projekt_vhd_tst/i1/b2v_instansiate_VHDL_CPU/IR
add wave -position insertpoint  \
sim:/cpu_vhdl_projekt_vhd_tst/i1/b2v_instansiate_VHDL_CPU/CPU_REG_0
add wave -position insertpoint  \
sim:/cpu_vhdl_projekt_vhd_tst/i1/b2v_instansiate_VHDL_CPU/next_state
add wave -position insertpoint  \
sim:/cpu_vhdl_projekt_vhd_tst/i1/b2v_instansiate_VHDL_CPU/WE_n
add wave -position insertpoint  \
sim:/cpu_vhdl_projekt_vhd_tst/i1/b2v_instansiate_VHDL_CPU/data_bus_out
view structure
view signals
run 1 us
