
5. Printing statistics.

=== $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram ===

   Number of wires:                  9
   Number of wire bits:            836
   Number of public wires:           5
   Number of public wire bits:     338
   Number of memories:               1
   Number of memory bits:         1944
   Number of processes:              0
   Number of cells:                  6
     $dffe                           1
     $memrd                          1
     $memwr_v2                       1
     $mux                            3

=== C_LSTM_stage_3_18_10_64_2048_1_16_1 ===

   Number of wires:                 76
   Number of wire bits:           1214
   Number of public wires:          75
   Number of public wire bits:    1197
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $sdff                           1
     multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64      1
     shift_register_group_18_16_3      1
     shift_register_unit_18_3        1
     stage3_parameter_buffer_18_1_16_64_2048      1

=== addfxp_18_1 ===

   Number of wires:                  6
   Number of wire bits:             91
   Number of public wires:           5
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $add                            1
     $dff                            1

=== c_matrix_vec_mult_core_18_10_16_1_1 ===

   Number of wires:                300
   Number of wire bits:           5009
   Number of public wires:         290
   Number of public wire bits:    4880
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                101
     $and                            5
     $neg                            7
     $not                            1
     $sdffe                         79
     dft_16_top_18                   1
     elementwise_add_core_18_18_9      1
     elementwise_mult_core_18_1810_9_1      4
     elementwise_sub_core_18_18_9      1
     shift_register_group_18_910      2

=== codeBlock88206_18 ===

   Number of wires:                296
   Number of wire bits:           5355
   Number of public wires:         288
   Number of public wire bits:    5099
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                182
     $add                            4
     $dffe                          80
     $not                            4
     $sdff                           1
     addfxp_18_1                    40
     multfix_alt_dsp_18             12
     shiftRegFIFO_5_1                1
     subfxp_18_1                    40

=== codeBlock89324_18 ===

   Number of wires:                197
   Number of wire bits:           3461
   Number of public wires:         197
   Number of public wire bits:    3461
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 98
     $dffe                          32
     $sdff                           1
     addfxp_18_1                    32
     shiftRegFIFO_2_1                1
     subfxp_18_1                    32

=== codeBlock98050_18 ===

   Number of wires:                296
   Number of wire bits:           5355
   Number of public wires:         288
   Number of public wire bits:    5099
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                182
     $add                            4
     $dffe                          80
     $not                            4
     $sdff                           1
     addfxp_18_1                    40
     multfix_alt_dsp_18             12
     shiftRegFIFO_5_1                1
     subfxp_18_1                    40

=== codeBlock99168_18 ===

   Number of wires:                197
   Number of wire bits:           3461
   Number of public wires:         197
   Number of public wire bits:    3461
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 98
     $dffe                          32
     $sdff                           1
     addfxp_18_1                    32
     shiftRegFIFO_2_1                1
     subfxp_18_1                    32

=== counter_31_1 ===

   Number of wires:                  7
   Number of wire bits:             64
   Number of public wires:           4
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $add                            1
     $le                             1
     $mux                            1
     $sdffe                          1

=== counter_63_1 ===

   Number of wires:                  7
   Number of wire bits:             64
   Number of public wires:           4
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $add                            1
     $le                             1
     $mux                            1
     $sdffe                          1

=== dft_16_top_18 ===

   Number of wires:                167
   Number of wire bits:           2887
   Number of public wires:         167
   Number of public wire bits:    2887
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     codeBlock88206_18               1
     codeBlock89324_18               1

=== dsp_signed_mult_18x18_unit_18_18_1 ===

   Number of wires:                 22
   Number of wire bits:            374
   Number of public wires:          20
   Number of public wire bits:     300
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $mul                            2
     $sdffe                          9

=== dsp_signed_mult_18x18_unit_18_36_0 ===

   Number of wires:                 18
   Number of wire bits:            296
   Number of public wires:          16
   Number of public wire bits:     224
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $dff                            2
     $mul                            2
     $sdffe                          3

=== elementwise_add_core_18_18_9 ===

   Number of wires:                 72
   Number of wire bits:           1143
   Number of public wires:          63
   Number of public wire bits:     981
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     $add                            9
     $and                            1
     $sdffe                         29

=== elementwise_mult_core_18_1810_9_1 ===

   Number of wires:                 99
   Number of wire bits:           1665
   Number of public wires:          99
   Number of public wire bits:    1665
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $and                            1
     $sdffe                         19
     dsp_signed_mult_18x18_unit_18_18_1      5
     fp_rounding_unit_1_37_10        9

=== elementwise_sub_core_18_18_9 ===

   Number of wires:                 72
   Number of wire bits:           1143
   Number of public wires:          63
   Number of public wire bits:     981
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     $and                            1
     $sdffe                         29
     $sub                            9

=== fp_rounding_unit_1_37_10 ===

   Number of wires:                 15
   Number of wire bits:            267
   Number of public wires:          14
   Number of public wire bits:     230
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $add                            1
     $mux                            1
     $sdffe                          6

=== idft_16_top_18 ===

   Number of wires:                167
   Number of wire bits:           2887
   Number of public wires:         167
   Number of public wire bits:    2887
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     codeBlock98050_18               1
     codeBlock99168_18               1

=== multfix_alt_dsp_18 ===

   Number of wires:                 12
   Number of wire bits:            218
   Number of public wires:          12
   Number of public wire bits:     218
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     dsp_signed_mult_18x18_unit_18_36_0      1

=== multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64 ===

   Number of wires:                191
   Number of wire bits:           3217
   Number of public wires:         191
   Number of public wire bits:    3217
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 24
     $and                            1
     $sdffe                         18
     c_matrix_vec_mult_core_18_10_16_1_1      1
     idft_16_top_18                  1
     shift_register_group_18_16_1      2
     sum_complex_vector_unit_18_18_16_64      1

=== shiftRegFIFO_2_1 ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sdff                           2

=== shiftRegFIFO_5_1 ===

   Number of wires:                  9
   Number of wire bits:              9
   Number of public wires:           9
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $sdff                           5

=== shift_register_group_18_16_1 ===

   Number of wires:                 35
   Number of wire bits:            579
   Number of public wires:          35
   Number of public wire bits:     579
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     shift_register_unit_18_1       16

=== shift_register_group_18_16_3 ===

   Number of wires:                 35
   Number of wire bits:            579
   Number of public wires:          35
   Number of public wire bits:     579
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     shift_register_unit_18_3       16

=== shift_register_group_18_910 ===

   Number of wires:                 21
   Number of wire bits:            327
   Number of public wires:          21
   Number of public wire bits:     327
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     shift_register_unit_18_10       9

=== shift_register_unit_18_1 ===

   Number of wires:                  6
   Number of wire bits:             57
   Number of public wires:           6
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $sdffe                          1

=== shift_register_unit_18_10 ===

   Number of wires:                 15
   Number of wire bits:            219
   Number of public wires:          15
   Number of public wire bits:     219
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $sdffe                         10

=== shift_register_unit_18_3 ===

   Number of wires:                  8
   Number of wire bits:             93
   Number of public wires:           8
   Number of public wire bits:      93
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $sdffe                          3

=== stage3_parameter_buffer_18_1_16_64_2048 ===

   Number of wires:                 27
   Number of wire bits:            403
   Number of public wires:          25
   Number of public wire bits:     370
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                            1
     $and                            1
     $eq                             1
     counter_31_1                    1
     counter_63_1                    1
     weight_buffer_18_9_1_64_2048_Wym_imag_half_0      1
     weight_buffer_18_9_1_64_2048_Wym_real_half_0      1

=== subfxp_18_1 ===

   Number of wires:                  6
   Number of wire bits:             91
   Number of public wires:           5
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $add                            1
     $dff                            1

=== sum_complex_vector_unit_18_18_16_64 ===

   Number of wires:                171
   Number of wire bits:           2948
   Number of public wires:         104
   Number of public wire bits:    1749
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                103
     $add                           33
     $and                            1
     $eq                             1
     $mux                           33
     $reduce_and                     1
     $sdffe                         34

=== weight_buffer_18_9_1_64_2048_Wym_imag_half_0 ===

   Number of wires:                 15
   Number of wire bits:            359
   Number of public wires:          15
   Number of public wire bits:     359
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dff                            1
     $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      1

=== weight_buffer_18_9_1_64_2048_Wym_real_half_0 ===

   Number of wires:                 15
   Number of wire bits:            359
   Number of public wires:          15
   Number of public wire bits:     359
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dff                            1
     $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      1

=== design hierarchy ===

   C_LSTM_stage_3_18_10_64_2048_1_16_1      1
     multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64      1
       c_matrix_vec_mult_core_18_10_16_1_1      1
         dft_16_top_18               1
           codeBlock88206_18         1
             addfxp_18_1            40
             multfix_alt_dsp_18     12
               dsp_signed_mult_18x18_unit_18_36_0      1
             shiftRegFIFO_5_1        1
             subfxp_18_1            40
           codeBlock89324_18         1
             addfxp_18_1            32
             shiftRegFIFO_2_1        1
             subfxp_18_1            32
         elementwise_add_core_18_18_9      1
         elementwise_mult_core_18_1810_9_1      4
           dsp_signed_mult_18x18_unit_18_18_1      5
           fp_rounding_unit_1_37_10      9
         elementwise_sub_core_18_18_9      1
         shift_register_group_18_910      2
           shift_register_unit_18_10      9
       idft_16_top_18                1
         codeBlock98050_18           1
           addfxp_18_1              40
           multfix_alt_dsp_18       12
             dsp_signed_mult_18x18_unit_18_36_0      1
           shiftRegFIFO_5_1          1
           subfxp_18_1              40
         codeBlock99168_18           1
           addfxp_18_1              32
           shiftRegFIFO_2_1          1
           subfxp_18_1              32
       shift_register_group_18_16_1      2
         shift_register_unit_18_1     16
       sum_complex_vector_unit_18_18_16_64      1
     shift_register_group_18_16_3      1
       shift_register_unit_18_3     16
     shift_register_unit_18_3        1
     stage3_parameter_buffer_18_1_16_64_2048      1
       counter_31_1                  1
       counter_63_1                  1
       weight_buffer_18_9_1_64_2048_Wym_imag_half_0      1
         $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      1
       weight_buffer_18_9_1_64_2048_Wym_real_half_0      1
         $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      1

   Number of wires:               6890
   Number of wire bits:         113065
   Number of public wires:        6350
   Number of public wire bits:  100037
   Number of memories:               2
   Number of memory bits:         3888
   Number of processes:              0
   Number of cells:               2171
     $add                          377
     $and                           14
     $dff                          338
     $dffe                         226
     $eq                             2
     $le                             2
     $memrd                          2
     $memwr_v2                       2
     $mul                           88
     $mux                           77
     $neg                            7
     $not                            9
     $reduce_and                     1
     $sdff                          19
     $sdffe                        998
     $sub                            9

