

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Sat Oct 12 10:09:08 2019

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        fir_prj
* Solution:       solution3
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.918|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   11|   11|   11|   11|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%c_addr = getelementptr [11 x i32]* %c, i64 0, i64 10" [fir.c:74]   --->   Operation 13 'getelementptr' 'c_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (1.29ns)   --->   "%c_load = load i32* %c_addr, align 4" [fir.c:74]   --->   Operation 14 'load' 'c_load' <Predicate = true> <Delay = 1.29> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 11> <RAM>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 15 [1/2] (1.29ns)   --->   "%c_load = load i32* %c_addr, align 4" [fir.c:74]   --->   Operation 15 'load' 'c_load' <Predicate = true> <Delay = 1.29> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%c_addr_1 = getelementptr [11 x i32]* %c, i64 0, i64 9" [fir.c:74]   --->   Operation 16 'getelementptr' 'c_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (1.29ns)   --->   "%c_load_1 = load i32* %c_addr_1, align 4" [fir.c:74]   --->   Operation 17 'load' 'c_load_1' <Predicate = true> <Delay = 1.29> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 11> <RAM>

State 3 <SV = 2> <Delay = 6.33>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%shift_reg_9_load = load i32* @shift_reg_9, align 4" [fir.c:71]   --->   Operation 18 'load' 'shift_reg_9_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (3.90ns)   --->   "%mul_ln74 = mul nsw i32 %shift_reg_9_load, %c_load" [fir.c:74]   --->   Operation 19 'mul' 'mul_ln74' <Predicate = true> <Delay = 3.90> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%shift_reg_8_load = load i32* @shift_reg_8, align 16" [fir.c:71]   --->   Operation 20 'load' 'shift_reg_8_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "store i32 %shift_reg_8_load, i32* @shift_reg_9, align 4" [fir.c:71]   --->   Operation 21 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/2] (1.29ns)   --->   "%c_load_1 = load i32* %c_addr_1, align 4" [fir.c:74]   --->   Operation 22 'load' 'c_load_1' <Predicate = true> <Delay = 1.29> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 23 [1/1] (3.90ns)   --->   "%mul_ln74_1 = mul nsw i32 %shift_reg_8_load, %c_load_1" [fir.c:74]   --->   Operation 23 'mul' 'mul_ln74_1' <Predicate = true> <Delay = 3.90> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%c_addr_2 = getelementptr [11 x i32]* %c, i64 0, i64 8" [fir.c:74]   --->   Operation 24 'getelementptr' 'c_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [2/2] (1.29ns)   --->   "%c_load_2 = load i32* %c_addr_2, align 4" [fir.c:74]   --->   Operation 25 'load' 'c_load_2' <Predicate = true> <Delay = 1.29> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 26 [1/1] (1.14ns)   --->   "%add_ln74 = add i32 %mul_ln74, %mul_ln74_1" [fir.c:74]   --->   Operation 26 'add' 'add_ln74' <Predicate = true> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 27 [1/2] (1.29ns)   --->   "%c_load_2 = load i32* %c_addr_2, align 4" [fir.c:74]   --->   Operation 27 'load' 'c_load_2' <Predicate = true> <Delay = 1.29> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 11> <RAM>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%c_addr_3 = getelementptr [11 x i32]* %c, i64 0, i64 7" [fir.c:74]   --->   Operation 28 'getelementptr' 'c_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [2/2] (1.29ns)   --->   "%c_load_3 = load i32* %c_addr_3, align 4" [fir.c:74]   --->   Operation 29 'load' 'c_load_3' <Predicate = true> <Delay = 1.29> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 11> <RAM>

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 30 [1/2] (1.29ns)   --->   "%c_load_3 = load i32* %c_addr_3, align 4" [fir.c:74]   --->   Operation 30 'load' 'c_load_3' <Predicate = true> <Delay = 1.29> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%c_addr_4 = getelementptr [11 x i32]* %c, i64 0, i64 6" [fir.c:74]   --->   Operation 31 'getelementptr' 'c_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [2/2] (1.29ns)   --->   "%c_load_4 = load i32* %c_addr_4, align 4" [fir.c:74]   --->   Operation 32 'load' 'c_load_4' <Predicate = true> <Delay = 1.29> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 11> <RAM>

State 6 <SV = 5> <Delay = 6.10>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%shift_reg_7_load = load i32* @shift_reg_7, align 4" [fir.c:71]   --->   Operation 33 'load' 'shift_reg_7_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "store i32 %shift_reg_7_load, i32* @shift_reg_8, align 16" [fir.c:71]   --->   Operation 34 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (3.90ns)   --->   "%mul_ln74_2 = mul nsw i32 %shift_reg_7_load, %c_load_2" [fir.c:74]   --->   Operation 35 'mul' 'mul_ln74_2' <Predicate = true> <Delay = 3.90> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%shift_reg_6_load = load i32* @shift_reg_6, align 8" [fir.c:71]   --->   Operation 36 'load' 'shift_reg_6_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "store i32 %shift_reg_6_load, i32* @shift_reg_7, align 4" [fir.c:71]   --->   Operation 37 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (3.90ns)   --->   "%mul_ln74_3 = mul nsw i32 %shift_reg_6_load, %c_load_3" [fir.c:74]   --->   Operation 38 'mul' 'mul_ln74_3' <Predicate = true> <Delay = 3.90> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%shift_reg_5_load = load i32* @shift_reg_5, align 4" [fir.c:71]   --->   Operation 39 'load' 'shift_reg_5_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "store i32 %shift_reg_5_load, i32* @shift_reg_6, align 8" [fir.c:71]   --->   Operation 40 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/2] (1.29ns)   --->   "%c_load_4 = load i32* %c_addr_4, align 4" [fir.c:74]   --->   Operation 41 'load' 'c_load_4' <Predicate = true> <Delay = 1.29> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 11> <RAM>
ST_6 : Operation 42 [1/1] (3.90ns)   --->   "%mul_ln74_4 = mul nsw i32 %shift_reg_5_load, %c_load_4" [fir.c:74]   --->   Operation 42 'mul' 'mul_ln74_4' <Predicate = true> <Delay = 3.90> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%c_addr_5 = getelementptr [11 x i32]* %c, i64 0, i64 5" [fir.c:74]   --->   Operation 43 'getelementptr' 'c_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [2/2] (1.29ns)   --->   "%c_load_5 = load i32* %c_addr_5, align 4" [fir.c:74]   --->   Operation 44 'load' 'c_load_5' <Predicate = true> <Delay = 1.29> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 11> <RAM>
ST_6 : Operation 45 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln74_1 = add i32 %mul_ln74_3, %mul_ln74_4" [fir.c:74]   --->   Operation 45 'add' 'add_ln74_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 46 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln74_2 = add i32 %add_ln74_1, %mul_ln74_2" [fir.c:74]   --->   Operation 46 'add' 'add_ln74_2' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.29>
ST_7 : Operation 47 [1/2] (1.29ns)   --->   "%c_load_5 = load i32* %c_addr_5, align 4" [fir.c:74]   --->   Operation 47 'load' 'c_load_5' <Predicate = true> <Delay = 1.29> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 11> <RAM>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%c_addr_6 = getelementptr [11 x i32]* %c, i64 0, i64 4" [fir.c:74]   --->   Operation 48 'getelementptr' 'c_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [2/2] (1.29ns)   --->   "%c_load_6 = load i32* %c_addr_6, align 4" [fir.c:74]   --->   Operation 49 'load' 'c_load_6' <Predicate = true> <Delay = 1.29> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 11> <RAM>

State 8 <SV = 7> <Delay = 1.29>
ST_8 : Operation 50 [1/2] (1.29ns)   --->   "%c_load_6 = load i32* %c_addr_6, align 4" [fir.c:74]   --->   Operation 50 'load' 'c_load_6' <Predicate = true> <Delay = 1.29> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 11> <RAM>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%c_addr_7 = getelementptr [11 x i32]* %c, i64 0, i64 3" [fir.c:74]   --->   Operation 51 'getelementptr' 'c_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [2/2] (1.29ns)   --->   "%c_load_7 = load i32* %c_addr_7, align 4" [fir.c:74]   --->   Operation 52 'load' 'c_load_7' <Predicate = true> <Delay = 1.29> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 11> <RAM>

State 9 <SV = 8> <Delay = 6.33>
ST_9 : Operation 53 [1/1] (0.00ns)   --->   "%shift_reg_4_load = load i32* @shift_reg_4, align 16" [fir.c:71]   --->   Operation 53 'load' 'shift_reg_4_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "store i32 %shift_reg_4_load, i32* @shift_reg_5, align 4" [fir.c:71]   --->   Operation 54 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (3.90ns)   --->   "%mul_ln74_5 = mul nsw i32 %shift_reg_4_load, %c_load_5" [fir.c:74]   --->   Operation 55 'mul' 'mul_ln74_5' <Predicate = true> <Delay = 3.90> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%shift_reg_3_load = load i32* @shift_reg_3, align 4" [fir.c:71]   --->   Operation 56 'load' 'shift_reg_3_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "store i32 %shift_reg_3_load, i32* @shift_reg_4, align 16" [fir.c:71]   --->   Operation 57 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (3.90ns)   --->   "%mul_ln74_6 = mul nsw i32 %shift_reg_3_load, %c_load_6" [fir.c:74]   --->   Operation 58 'mul' 'mul_ln74_6' <Predicate = true> <Delay = 3.90> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%shift_reg_2_load = load i32* @shift_reg_2, align 8" [fir.c:71]   --->   Operation 59 'load' 'shift_reg_2_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "store i32 %shift_reg_2_load, i32* @shift_reg_3, align 4" [fir.c:71]   --->   Operation 60 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/2] (1.29ns)   --->   "%c_load_7 = load i32* %c_addr_7, align 4" [fir.c:74]   --->   Operation 61 'load' 'c_load_7' <Predicate = true> <Delay = 1.29> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 11> <RAM>
ST_9 : Operation 62 [1/1] (3.90ns)   --->   "%mul_ln74_7 = mul nsw i32 %shift_reg_2_load, %c_load_7" [fir.c:74]   --->   Operation 62 'mul' 'mul_ln74_7' <Predicate = true> <Delay = 3.90> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%c_addr_8 = getelementptr [11 x i32]* %c, i64 0, i64 2" [fir.c:74]   --->   Operation 63 'getelementptr' 'c_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 64 [2/2] (1.29ns)   --->   "%c_load_8 = load i32* %c_addr_8, align 4" [fir.c:74]   --->   Operation 64 'load' 'c_load_8' <Predicate = true> <Delay = 1.29> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 11> <RAM>
ST_9 : Operation 65 [1/1] (1.14ns)   --->   "%add_ln74_4 = add i32 %mul_ln74_6, %mul_ln74_7" [fir.c:74]   --->   Operation 65 'add' 'add_ln74_4' <Predicate = true> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.29>
ST_10 : Operation 66 [1/2] (1.29ns)   --->   "%c_load_8 = load i32* %c_addr_8, align 4" [fir.c:74]   --->   Operation 66 'load' 'c_load_8' <Predicate = true> <Delay = 1.29> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 11> <RAM>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%c_addr_9 = getelementptr [11 x i32]* %c, i64 0, i64 1" [fir.c:74]   --->   Operation 67 'getelementptr' 'c_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [2/2] (1.29ns)   --->   "%c_load_9 = load i32* %c_addr_9, align 4" [fir.c:74]   --->   Operation 68 'load' 'c_load_9' <Predicate = true> <Delay = 1.29> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 11> <RAM>

State 11 <SV = 10> <Delay = 1.29>
ST_11 : Operation 69 [1/2] (1.29ns)   --->   "%c_load_9 = load i32* %c_addr_9, align 4" [fir.c:74]   --->   Operation 69 'load' 'c_load_9' <Predicate = true> <Delay = 1.29> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 11> <RAM>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%c_addr_10 = getelementptr [11 x i32]* %c, i64 0, i64 0" [fir.c:74]   --->   Operation 70 'getelementptr' 'c_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 71 [2/2] (1.29ns)   --->   "%c_load_10 = load i32* %c_addr_10, align 4" [fir.c:74]   --->   Operation 71 'load' 'c_load_10' <Predicate = true> <Delay = 1.29> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 11> <RAM>

State 12 <SV = 11> <Delay = 7.91>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %y) nounwind, !map !7"   --->   Operation 72 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([11 x i32]* %c) nounwind, !map !13"   --->   Operation 73 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !19"   --->   Operation 74 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind"   --->   Operation 75 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%x_read = call i32 @_ssdm_op_Read.ap_vld.i32(i32 %x) nounwind" [fir.c:49]   --->   Operation 76 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %y, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [fir.c:53]   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %x, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [fir.c:54]   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([11 x i32]* %c, [1 x i8]* @p_str1, [12 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [fir.c:55]   --->   Operation 79 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%shift_reg_1_load = load i32* @shift_reg_1, align 4" [fir.c:71]   --->   Operation 80 'load' 'shift_reg_1_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_load, i32* @shift_reg_2, align 8" [fir.c:71]   --->   Operation 81 'store' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (3.90ns)   --->   "%mul_ln74_8 = mul nsw i32 %shift_reg_1_load, %c_load_8" [fir.c:74]   --->   Operation 82 'mul' 'mul_ln74_8' <Predicate = true> <Delay = 3.90> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%shift_reg_0_load = load i32* @shift_reg_0, align 16" [fir.c:71]   --->   Operation 83 'load' 'shift_reg_0_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "store i32 %shift_reg_0_load, i32* @shift_reg_1, align 4" [fir.c:71]   --->   Operation 84 'store' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (3.90ns)   --->   "%mul_ln74_9 = mul nsw i32 %shift_reg_0_load, %c_load_9" [fir.c:74]   --->   Operation 85 'mul' 'mul_ln74_9' <Predicate = true> <Delay = 3.90> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "store i32 %x_read, i32* @shift_reg_0, align 16" [fir.c:68]   --->   Operation 86 'store' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 87 [1/2] (1.29ns)   --->   "%c_load_10 = load i32* %c_addr_10, align 4" [fir.c:74]   --->   Operation 87 'load' 'c_load_10' <Predicate = true> <Delay = 1.29> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 11> <RAM>
ST_12 : Operation 88 [1/1] (3.90ns)   --->   "%mul_ln74_10 = mul nsw i32 %c_load_10, %x_read" [fir.c:74]   --->   Operation 88 'mul' 'mul_ln74_10' <Predicate = true> <Delay = 3.90> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 89 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln74_3 = add i32 %add_ln74_2, %add_ln74" [fir.c:74]   --->   Operation 89 'add' 'add_ln74_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 90 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln74_5 = add i32 %add_ln74_4, %mul_ln74_5" [fir.c:74]   --->   Operation 90 'add' 'add_ln74_5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 91 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln74_6 = add i32 %mul_ln74_9, %mul_ln74_10" [fir.c:74]   --->   Operation 91 'add' 'add_ln74_6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 92 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln74_7 = add i32 %add_ln74_6, %mul_ln74_8" [fir.c:74]   --->   Operation 92 'add' 'add_ln74_7' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 93 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln74_8 = add i32 %add_ln74_7, %add_ln74_5" [fir.c:74]   --->   Operation 93 'add' 'add_ln74_8' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 94 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln74_9 = add nsw i32 %add_ln74_8, %add_ln74_3" [fir.c:74]   --->   Operation 94 'add' 'add_ln74_9' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i32P(i32* %y, i32 %add_ln74_9) nounwind" [fir.c:76]   --->   Operation 95 'write' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "ret void" [fir.c:77]   --->   Operation 96 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ shift_reg_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c_addr             (getelementptr) [ 0010000000000]
c_load             (load         ) [ 0001000000000]
c_addr_1           (getelementptr) [ 0001000000000]
shift_reg_9_load   (load         ) [ 0000000000000]
mul_ln74           (mul          ) [ 0000000000000]
shift_reg_8_load   (load         ) [ 0000000000000]
store_ln71         (store        ) [ 0000000000000]
c_load_1           (load         ) [ 0000000000000]
mul_ln74_1         (mul          ) [ 0000000000000]
c_addr_2           (getelementptr) [ 0000100000000]
add_ln74           (add          ) [ 0000111111111]
c_load_2           (load         ) [ 0000011000000]
c_addr_3           (getelementptr) [ 0000010000000]
c_load_3           (load         ) [ 0000001000000]
c_addr_4           (getelementptr) [ 0000001000000]
shift_reg_7_load   (load         ) [ 0000000000000]
store_ln71         (store        ) [ 0000000000000]
mul_ln74_2         (mul          ) [ 0000000000000]
shift_reg_6_load   (load         ) [ 0000000000000]
store_ln71         (store        ) [ 0000000000000]
mul_ln74_3         (mul          ) [ 0000000000000]
shift_reg_5_load   (load         ) [ 0000000000000]
store_ln71         (store        ) [ 0000000000000]
c_load_4           (load         ) [ 0000000000000]
mul_ln74_4         (mul          ) [ 0000000000000]
c_addr_5           (getelementptr) [ 0000000100000]
add_ln74_1         (add          ) [ 0000000000000]
add_ln74_2         (add          ) [ 0000000111111]
c_load_5           (load         ) [ 0000000011000]
c_addr_6           (getelementptr) [ 0000000010000]
c_load_6           (load         ) [ 0000000001000]
c_addr_7           (getelementptr) [ 0000000001000]
shift_reg_4_load   (load         ) [ 0000000000000]
store_ln71         (store        ) [ 0000000000000]
mul_ln74_5         (mul          ) [ 0000000000111]
shift_reg_3_load   (load         ) [ 0000000000000]
store_ln71         (store        ) [ 0000000000000]
mul_ln74_6         (mul          ) [ 0000000000000]
shift_reg_2_load   (load         ) [ 0000000000000]
store_ln71         (store        ) [ 0000000000000]
c_load_7           (load         ) [ 0000000000000]
mul_ln74_7         (mul          ) [ 0000000000000]
c_addr_8           (getelementptr) [ 0000000000100]
add_ln74_4         (add          ) [ 0000000000111]
c_load_8           (load         ) [ 0000000000011]
c_addr_9           (getelementptr) [ 0000000000010]
c_load_9           (load         ) [ 0000000000001]
c_addr_10          (getelementptr) [ 0000000000001]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000]
spectopmodule_ln0  (spectopmodule) [ 0000000000000]
x_read             (read         ) [ 0000000000000]
specinterface_ln53 (specinterface) [ 0000000000000]
specinterface_ln54 (specinterface) [ 0000000000000]
specmemcore_ln55   (specmemcore  ) [ 0000000000000]
shift_reg_1_load   (load         ) [ 0000000000000]
store_ln71         (store        ) [ 0000000000000]
mul_ln74_8         (mul          ) [ 0000000000000]
shift_reg_0_load   (load         ) [ 0000000000000]
store_ln71         (store        ) [ 0000000000000]
mul_ln74_9         (mul          ) [ 0000000000000]
store_ln68         (store        ) [ 0000000000000]
c_load_10          (load         ) [ 0000000000000]
mul_ln74_10        (mul          ) [ 0000000000000]
add_ln74_3         (add          ) [ 0000000000000]
add_ln74_5         (add          ) [ 0000000000000]
add_ln74_6         (add          ) [ 0000000000000]
add_ln74_7         (add          ) [ 0000000000000]
add_ln74_8         (add          ) [ 0000000000000]
add_ln74_9         (add          ) [ 0000000000000]
write_ln76         (write        ) [ 0000000000000]
ret_ln77           (ret          ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="c">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="shift_reg_9">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_9"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="shift_reg_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_8"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="shift_reg_7">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_7"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="shift_reg_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="shift_reg_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="shift_reg_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="shift_reg_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="shift_reg_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="shift_reg_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="shift_reg_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i32P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="x_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/12 "/>
</bind>
</comp>

<comp id="78" class="1004" name="write_ln76_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="32" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln76/12 "/>
</bind>
</comp>

<comp id="85" class="1004" name="c_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="5" slack="0"/>
<pin id="89" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="4" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/1 c_load_1/2 c_load_2/3 c_load_3/4 c_load_4/5 c_load_5/6 c_load_6/7 c_load_7/8 c_load_8/9 c_load_9/10 c_load_10/11 "/>
</bind>
</comp>

<comp id="99" class="1004" name="c_addr_1_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="5" slack="0"/>
<pin id="103" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_1/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="c_addr_2_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="5" slack="0"/>
<pin id="112" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_2/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="c_addr_3_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="4" slack="0"/>
<pin id="121" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_3/4 "/>
</bind>
</comp>

<comp id="126" class="1004" name="c_addr_4_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="4" slack="0"/>
<pin id="130" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_4/5 "/>
</bind>
</comp>

<comp id="135" class="1004" name="c_addr_5_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="4" slack="0"/>
<pin id="139" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_5/6 "/>
</bind>
</comp>

<comp id="144" class="1004" name="c_addr_6_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="4" slack="0"/>
<pin id="148" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_6/7 "/>
</bind>
</comp>

<comp id="153" class="1004" name="c_addr_7_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="3" slack="0"/>
<pin id="157" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_7/8 "/>
</bind>
</comp>

<comp id="162" class="1004" name="c_addr_8_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="3" slack="0"/>
<pin id="166" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_8/9 "/>
</bind>
</comp>

<comp id="171" class="1004" name="c_addr_9_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="1" slack="0"/>
<pin id="175" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_9/10 "/>
</bind>
</comp>

<comp id="180" class="1004" name="c_addr_10_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="1" slack="0"/>
<pin id="184" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_10/11 "/>
</bind>
</comp>

<comp id="189" class="1005" name="reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="1"/>
<pin id="191" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_load c_load_2 c_load_5 c_load_8 "/>
</bind>
</comp>

<comp id="193" class="1005" name="reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="1"/>
<pin id="195" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_load_3 c_load_6 c_load_9 "/>
</bind>
</comp>

<comp id="197" class="1004" name="shift_reg_9_load_load_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_9_load/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="mul_ln74_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="1"/>
<pin id="204" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln74/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="shift_reg_8_load_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_8_load/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln71_store_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="0"/>
<pin id="214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="mul_ln74_1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="0"/>
<pin id="220" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln74_1/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="add_ln74_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="shift_reg_7_load_load_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_7_load/6 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln71_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="0"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/6 "/>
</bind>
</comp>

<comp id="239" class="1004" name="mul_ln74_2_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="2"/>
<pin id="242" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln74_2/6 "/>
</bind>
</comp>

<comp id="245" class="1004" name="shift_reg_6_load_load_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_6_load/6 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln71_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="0"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/6 "/>
</bind>
</comp>

<comp id="255" class="1004" name="mul_ln74_3_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="1"/>
<pin id="258" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln74_3/6 "/>
</bind>
</comp>

<comp id="261" class="1004" name="shift_reg_5_load_load_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_5_load/6 "/>
</bind>
</comp>

<comp id="265" class="1004" name="store_ln71_store_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="0"/>
<pin id="268" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/6 "/>
</bind>
</comp>

<comp id="271" class="1004" name="mul_ln74_4_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="0"/>
<pin id="274" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln74_4/6 "/>
</bind>
</comp>

<comp id="277" class="1004" name="add_ln74_1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74_1/6 "/>
</bind>
</comp>

<comp id="283" class="1004" name="add_ln74_2_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74_2/6 "/>
</bind>
</comp>

<comp id="289" class="1004" name="shift_reg_4_load_load_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_4_load/9 "/>
</bind>
</comp>

<comp id="293" class="1004" name="store_ln71_store_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="0"/>
<pin id="296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/9 "/>
</bind>
</comp>

<comp id="299" class="1004" name="mul_ln74_5_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="2"/>
<pin id="302" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln74_5/9 "/>
</bind>
</comp>

<comp id="305" class="1004" name="shift_reg_3_load_load_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_3_load/9 "/>
</bind>
</comp>

<comp id="309" class="1004" name="store_ln71_store_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="0"/>
<pin id="312" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/9 "/>
</bind>
</comp>

<comp id="315" class="1004" name="mul_ln74_6_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="1"/>
<pin id="318" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln74_6/9 "/>
</bind>
</comp>

<comp id="321" class="1004" name="shift_reg_2_load_load_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_2_load/9 "/>
</bind>
</comp>

<comp id="325" class="1004" name="store_ln71_store_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="0"/>
<pin id="328" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/9 "/>
</bind>
</comp>

<comp id="331" class="1004" name="mul_ln74_7_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="0"/>
<pin id="334" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln74_7/9 "/>
</bind>
</comp>

<comp id="337" class="1004" name="add_ln74_4_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="0"/>
<pin id="340" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74_4/9 "/>
</bind>
</comp>

<comp id="343" class="1004" name="shift_reg_1_load_load_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_1_load/12 "/>
</bind>
</comp>

<comp id="347" class="1004" name="store_ln71_store_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="32" slack="0"/>
<pin id="350" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/12 "/>
</bind>
</comp>

<comp id="353" class="1004" name="mul_ln74_8_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="2"/>
<pin id="356" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln74_8/12 "/>
</bind>
</comp>

<comp id="359" class="1004" name="shift_reg_0_load_load_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_0_load/12 "/>
</bind>
</comp>

<comp id="363" class="1004" name="store_ln71_store_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="0" index="1" bw="32" slack="0"/>
<pin id="366" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/12 "/>
</bind>
</comp>

<comp id="369" class="1004" name="mul_ln74_9_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="0" index="1" bw="32" slack="1"/>
<pin id="372" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln74_9/12 "/>
</bind>
</comp>

<comp id="375" class="1004" name="store_ln68_store_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="0" index="1" bw="32" slack="0"/>
<pin id="378" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/12 "/>
</bind>
</comp>

<comp id="381" class="1004" name="mul_ln74_10_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="0"/>
<pin id="384" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln74_10/12 "/>
</bind>
</comp>

<comp id="387" class="1004" name="add_ln74_3_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="6"/>
<pin id="389" dir="0" index="1" bw="32" slack="9"/>
<pin id="390" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74_3/12 "/>
</bind>
</comp>

<comp id="391" class="1004" name="add_ln74_5_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="3"/>
<pin id="393" dir="0" index="1" bw="32" slack="3"/>
<pin id="394" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74_5/12 "/>
</bind>
</comp>

<comp id="395" class="1004" name="add_ln74_6_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="0"/>
<pin id="398" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74_6/12 "/>
</bind>
</comp>

<comp id="401" class="1004" name="add_ln74_7_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="0"/>
<pin id="404" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74_7/12 "/>
</bind>
</comp>

<comp id="407" class="1004" name="add_ln74_8_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="0"/>
<pin id="410" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74_8/12 "/>
</bind>
</comp>

<comp id="413" class="1004" name="add_ln74_9_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="0" index="1" bw="32" slack="0"/>
<pin id="416" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74_9/12 "/>
</bind>
</comp>

<comp id="420" class="1005" name="c_addr_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="4" slack="1"/>
<pin id="422" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="425" class="1005" name="c_addr_1_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="4" slack="1"/>
<pin id="427" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_1 "/>
</bind>
</comp>

<comp id="430" class="1005" name="c_addr_2_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="4" slack="1"/>
<pin id="432" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_2 "/>
</bind>
</comp>

<comp id="435" class="1005" name="add_ln74_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="9"/>
<pin id="437" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="add_ln74 "/>
</bind>
</comp>

<comp id="440" class="1005" name="c_addr_3_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="4" slack="1"/>
<pin id="442" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_3 "/>
</bind>
</comp>

<comp id="445" class="1005" name="c_addr_4_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="4" slack="1"/>
<pin id="447" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_4 "/>
</bind>
</comp>

<comp id="450" class="1005" name="c_addr_5_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="4" slack="1"/>
<pin id="452" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_5 "/>
</bind>
</comp>

<comp id="455" class="1005" name="add_ln74_2_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="6"/>
<pin id="457" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="add_ln74_2 "/>
</bind>
</comp>

<comp id="460" class="1005" name="c_addr_6_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="4" slack="1"/>
<pin id="462" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_6 "/>
</bind>
</comp>

<comp id="465" class="1005" name="c_addr_7_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="4" slack="1"/>
<pin id="467" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_7 "/>
</bind>
</comp>

<comp id="470" class="1005" name="mul_ln74_5_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="3"/>
<pin id="472" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln74_5 "/>
</bind>
</comp>

<comp id="475" class="1005" name="c_addr_8_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="4" slack="1"/>
<pin id="477" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_8 "/>
</bind>
</comp>

<comp id="480" class="1005" name="add_ln74_4_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="3"/>
<pin id="482" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="add_ln74_4 "/>
</bind>
</comp>

<comp id="485" class="1005" name="c_addr_9_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="4" slack="1"/>
<pin id="487" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_9 "/>
</bind>
</comp>

<comp id="490" class="1005" name="c_addr_10_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="4" slack="1"/>
<pin id="492" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="54" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="70" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="26" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="92"><net_src comp="28" pin="0"/><net_sink comp="85" pin=2"/></net>

<net id="98"><net_src comp="85" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="26" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="106"><net_src comp="30" pin="0"/><net_sink comp="99" pin=2"/></net>

<net id="107"><net_src comp="99" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="26" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="32" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="116"><net_src comp="108" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="122"><net_src comp="2" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="26" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="34" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="125"><net_src comp="117" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="26" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="36" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="134"><net_src comp="126" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="140"><net_src comp="2" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="26" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="38" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="143"><net_src comp="135" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="149"><net_src comp="2" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="26" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="40" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="152"><net_src comp="144" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="158"><net_src comp="2" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="26" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="42" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="161"><net_src comp="153" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="167"><net_src comp="2" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="26" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="44" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="170"><net_src comp="162" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="176"><net_src comp="2" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="26" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="46" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="179"><net_src comp="171" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="185"><net_src comp="2" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="26" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="26" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="188"><net_src comp="180" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="192"><net_src comp="93" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="93" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="6" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="189" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="210"><net_src comp="8" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="6" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="207" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="93" pin="3"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="201" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="217" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="232"><net_src comp="10" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="229" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="8" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="229" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="189" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="248"><net_src comp="12" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="245" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="10" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="245" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="193" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="14" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="269"><net_src comp="261" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="12" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="261" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="93" pin="3"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="255" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="271" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="277" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="239" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="16" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="289" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="14" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="289" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="189" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="308"><net_src comp="18" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="305" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="16" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="305" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="193" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="324"><net_src comp="20" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="321" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="18" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="321" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="93" pin="3"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="315" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="331" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="346"><net_src comp="22" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="351"><net_src comp="343" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="20" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="343" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="189" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="362"><net_src comp="24" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="359" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="22" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="359" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="193" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="72" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="24" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="93" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="72" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="399"><net_src comp="369" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="381" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="395" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="353" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="401" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="391" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="407" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="387" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="419"><net_src comp="413" pin="2"/><net_sink comp="78" pin=2"/></net>

<net id="423"><net_src comp="85" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="428"><net_src comp="99" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="433"><net_src comp="108" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="438"><net_src comp="223" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="443"><net_src comp="117" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="448"><net_src comp="126" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="453"><net_src comp="135" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="458"><net_src comp="283" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="463"><net_src comp="144" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="468"><net_src comp="153" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="473"><net_src comp="299" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="478"><net_src comp="162" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="483"><net_src comp="337" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="488"><net_src comp="171" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="493"><net_src comp="180" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="93" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {12 }
	Port: shift_reg_9 | {3 }
	Port: shift_reg_8 | {6 }
	Port: shift_reg_7 | {6 }
	Port: shift_reg_6 | {6 }
	Port: shift_reg_5 | {9 }
	Port: shift_reg_4 | {9 }
	Port: shift_reg_3 | {9 }
	Port: shift_reg_2 | {12 }
	Port: shift_reg_1 | {12 }
	Port: shift_reg_0 | {12 }
 - Input state : 
	Port: fir : c | {1 2 3 4 5 6 7 8 9 10 11 12 }
	Port: fir : x | {12 }
	Port: fir : shift_reg_9 | {3 }
	Port: fir : shift_reg_8 | {3 }
	Port: fir : shift_reg_7 | {6 }
	Port: fir : shift_reg_6 | {6 }
	Port: fir : shift_reg_5 | {6 }
	Port: fir : shift_reg_4 | {9 }
	Port: fir : shift_reg_3 | {9 }
	Port: fir : shift_reg_2 | {9 }
	Port: fir : shift_reg_1 | {12 }
	Port: fir : shift_reg_0 | {12 }
  - Chain level:
	State 1
		c_load : 1
	State 2
		c_load_1 : 1
	State 3
		mul_ln74 : 1
		store_ln71 : 1
		mul_ln74_1 : 1
		c_load_2 : 1
		add_ln74 : 2
	State 4
		c_load_3 : 1
	State 5
		c_load_4 : 1
	State 6
		store_ln71 : 1
		mul_ln74_2 : 1
		store_ln71 : 1
		mul_ln74_3 : 1
		store_ln71 : 1
		mul_ln74_4 : 1
		c_load_5 : 1
		add_ln74_1 : 2
		add_ln74_2 : 3
	State 7
		c_load_6 : 1
	State 8
		c_load_7 : 1
	State 9
		store_ln71 : 1
		mul_ln74_5 : 1
		store_ln71 : 1
		mul_ln74_6 : 1
		store_ln71 : 1
		mul_ln74_7 : 1
		c_load_8 : 1
		add_ln74_4 : 2
	State 10
		c_load_9 : 1
	State 11
		c_load_10 : 1
	State 12
		store_ln71 : 1
		mul_ln74_8 : 1
		store_ln71 : 1
		mul_ln74_9 : 1
		mul_ln74_10 : 1
		add_ln74_6 : 2
		add_ln74_7 : 3
		add_ln74_8 : 4
		add_ln74_9 : 5
		write_ln76 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |     add_ln74_fu_223    |    0    |    0    |    39   |
|          |    add_ln74_1_fu_277   |    0    |    0    |    32   |
|          |    add_ln74_2_fu_283   |    0    |    0    |    32   |
|          |    add_ln74_4_fu_337   |    0    |    0    |    39   |
|    add   |    add_ln74_3_fu_387   |    0    |    0    |    32   |
|          |    add_ln74_5_fu_391   |    0    |    0    |    32   |
|          |    add_ln74_6_fu_395   |    0    |    0    |    32   |
|          |    add_ln74_7_fu_401   |    0    |    0    |    32   |
|          |    add_ln74_8_fu_407   |    0    |    0    |    32   |
|          |    add_ln74_9_fu_413   |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|
|          |     mul_ln74_fu_201    |    3    |    0    |    20   |
|          |    mul_ln74_1_fu_217   |    3    |    0    |    20   |
|          |    mul_ln74_2_fu_239   |    3    |    0    |    20   |
|          |    mul_ln74_3_fu_255   |    3    |    0    |    20   |
|          |    mul_ln74_4_fu_271   |    3    |    0    |    20   |
|    mul   |    mul_ln74_5_fu_299   |    3    |    0    |    20   |
|          |    mul_ln74_6_fu_315   |    3    |    0    |    20   |
|          |    mul_ln74_7_fu_331   |    3    |    0    |    20   |
|          |    mul_ln74_8_fu_353   |    3    |    0    |    20   |
|          |    mul_ln74_9_fu_369   |    3    |    0    |    20   |
|          |   mul_ln74_10_fu_381   |    3    |    0    |    20   |
|----------|------------------------|---------|---------|---------|
|   read   |    x_read_read_fu_72   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln76_write_fu_78 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    33   |    0    |   554   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|add_ln74_2_reg_455|   32   |
|add_ln74_4_reg_480|   32   |
| add_ln74_reg_435 |   32   |
| c_addr_10_reg_490|    4   |
| c_addr_1_reg_425 |    4   |
| c_addr_2_reg_430 |    4   |
| c_addr_3_reg_440 |    4   |
| c_addr_4_reg_445 |    4   |
| c_addr_5_reg_450 |    4   |
| c_addr_6_reg_460 |    4   |
| c_addr_7_reg_465 |    4   |
| c_addr_8_reg_475 |    4   |
| c_addr_9_reg_485 |    4   |
|  c_addr_reg_420  |    4   |
|mul_ln74_5_reg_470|   32   |
|      reg_189     |   32   |
|      reg_193     |   32   |
+------------------+--------+
|       Total      |   236  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_93 |  p0  |  22  |   4  |   88   ||   105   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   88   ||  1.2545 ||   105   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   33   |    -   |    0   |   554  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   105  |
|  Register |    -   |    -   |   236  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   33   |    1   |   236  |   659  |
+-----------+--------+--------+--------+--------+
