module mux2_1_3	(input				S,
						input					[2:0] A_In,
						input 				[2:0] B_In,
						output logic		[2:0] Q_Out);
						
		// 17 bit parallel multiplexer implemented using case statement
		always_comb
		begin
				unique case(S)
						1'b0	:	Q_Out <= A_In;
						1'b1	:	Q_Out <= B_In;
				endcase
		end
		
		
endmodule