{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1769729233297 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1769729233297 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 29 17:27:13 2026 " "Processing started: Thu Jan 29 17:27:13 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1769729233297 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729233297 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Minilab0 -c Minilab0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Minilab0 -c Minilab0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729233297 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1769729233438 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1769729233438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Minilab0.v 1 1 " "Found 1 design units, including 1 entities, in source file Minilab0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Minilab0 " "Found entity 1: Minilab0" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769729236791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729236791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac.sv 1 1 " "Found 1 design units, including 1 entities, in source file mac.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MAC " "Found entity 1: MAC" {  } { { "mac.sv" "" { Text "/home/michael2/Documents/Classes/Minilab0/mac.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769729236791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729236791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "fifo.sv" "" { Text "/home/michael2/Documents/Classes/Minilab0/fifo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769729236791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729236791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo2.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo2 " "Found entity 1: fifo2" {  } { { "fifo2.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/fifo2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769729236791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729236791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_mod.v 1 1 " "Found 1 design units, including 1 entities, in source file mult_mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_mod " "Found entity 1: mult_mod" {  } { { "mult_mod.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/mult_mod.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769729236792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729236792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsb.v 1 1 " "Found 1 design units, including 1 entities, in source file addsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 addsb " "Found entity 1: addsb" {  } { { "addsb.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/addsb.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769729236792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729236792 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Minilab0 " "Elaborating entity \"Minilab0\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1769729236808 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "result Minilab0.v(63) " "Verilog HDL or VHDL warning at Minilab0.v(63): object \"result\" assigned a value but never read" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1769729236809 "|Minilab0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Minilab0.v(138) " "Verilog HDL assignment warning at Minilab0.v(138): truncated value with size 32 to match size of target (8)" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769729236809 "|Minilab0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Minilab0.v(139) " "Verilog HDL assignment warning at Minilab0.v(139): truncated value with size 32 to match size of target (8)" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769729236809 "|Minilab0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j Minilab0.v(122) " "Verilog HDL Always Construct warning at Minilab0.v(122): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 122 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1769729236809 "|Minilab0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datain\[1\]\[0\] Minilab0.v(122) " "Inferred latch for \"datain\[1\]\[0\]\" at Minilab0.v(122)" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729236809 "|Minilab0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO FIFO:fifo_gen\[0\].input_fifo " "Elaborating entity \"FIFO\" for hierarchy \"FIFO:fifo_gen\[0\].input_fifo\"" {  } { { "Minilab0.v" "fifo_gen\[0\].input_fifo" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729236809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo2 FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2 " "Elaborating entity \"fifo2\" for hierarchy \"FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\"" {  } { { "fifo.sv" "ff2" { Text "/home/michael2/Documents/Classes/Minilab0/fifo.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729236812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\"" {  } { { "fifo2.v" "dcfifo_component" { Text "/home/michael2/Documents/Classes/Minilab0/fifo2.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729236902 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\"" {  } { { "fifo2.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/fifo2.v" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729236902 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component " "Instantiated megafunction \"FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729236902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729236902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729236902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729236902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729236902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729236902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729236902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729236902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729236902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729236902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729236902 ""}  } { { "fifo2.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/fifo2.v" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1769729236902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_3el1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_3el1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_3el1 " "Found entity 1: dcfifo_3el1" {  } { { "db/dcfifo_3el1.tdf" "" { Text "/home/michael2/Documents/Classes/Minilab0/db/dcfifo_3el1.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769729236918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729236918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_3el1 FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated " "Elaborating entity \"dcfifo_3el1\" for hierarchy \"FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/michael2/altera_lite/25.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729236918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_8g6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_8g6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_8g6 " "Found entity 1: a_graycounter_8g6" {  } { { "db/a_graycounter_8g6.tdf" "" { Text "/home/michael2/Documents/Classes/Minilab0/db/a_graycounter_8g6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769729236934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729236934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_8g6 FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|a_graycounter_8g6:rdptr_g1p " "Elaborating entity \"a_graycounter_8g6\" for hierarchy \"FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|a_graycounter_8g6:rdptr_g1p\"" {  } { { "db/dcfifo_3el1.tdf" "rdptr_g1p" { Text "/home/michael2/Documents/Classes/Minilab0/db/dcfifo_3el1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729236934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_4ub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_4ub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_4ub " "Found entity 1: a_graycounter_4ub" {  } { { "db/a_graycounter_4ub.tdf" "" { Text "/home/michael2/Documents/Classes/Minilab0/db/a_graycounter_4ub.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769729236949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729236949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_4ub FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|a_graycounter_4ub:wrptr_g1p " "Elaborating entity \"a_graycounter_4ub\" for hierarchy \"FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|a_graycounter_4ub:wrptr_g1p\"" {  } { { "db/dcfifo_3el1.tdf" "wrptr_g1p" { Text "/home/michael2/Documents/Classes/Minilab0/db/dcfifo_3el1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729236949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_afa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_afa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_afa1 " "Found entity 1: altsyncram_afa1" {  } { { "db/altsyncram_afa1.tdf" "" { Text "/home/michael2/Documents/Classes/Minilab0/db/altsyncram_afa1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769729236964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729236964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_afa1 FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|altsyncram_afa1:fifo_ram " "Elaborating entity \"altsyncram_afa1\" for hierarchy \"FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|altsyncram_afa1:fifo_ram\"" {  } { { "db/dcfifo_3el1.tdf" "fifo_ram" { Text "/home/michael2/Documents/Classes/Minilab0/db/dcfifo_3el1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729236965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_hp7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hp7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_hp7 " "Found entity 1: alt_synch_pipe_hp7" {  } { { "db/alt_synch_pipe_hp7.tdf" "" { Text "/home/michael2/Documents/Classes/Minilab0/db/alt_synch_pipe_hp7.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769729236966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729236966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_hp7 FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|alt_synch_pipe_hp7:rs_dgwp " "Elaborating entity \"alt_synch_pipe_hp7\" for hierarchy \"FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|alt_synch_pipe_hp7:rs_dgwp\"" {  } { { "db/dcfifo_3el1.tdf" "rs_dgwp" { Text "/home/michael2/Documents/Classes/Minilab0/db/dcfifo_3el1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729236966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_su8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_su8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_su8 " "Found entity 1: dffpipe_su8" {  } { { "db/dffpipe_su8.tdf" "" { Text "/home/michael2/Documents/Classes/Minilab0/db/dffpipe_su8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769729236967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729236967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_su8 FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|alt_synch_pipe_hp7:rs_dgwp\|dffpipe_su8:dffpipe6 " "Elaborating entity \"dffpipe_su8\" for hierarchy \"FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|alt_synch_pipe_hp7:rs_dgwp\|dffpipe_su8:dffpipe6\"" {  } { { "db/alt_synch_pipe_hp7.tdf" "dffpipe6" { Text "/home/michael2/Documents/Classes/Minilab0/db/alt_synch_pipe_hp7.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729236967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_2u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_2u7 " "Found entity 1: alt_synch_pipe_2u7" {  } { { "db/alt_synch_pipe_2u7.tdf" "" { Text "/home/michael2/Documents/Classes/Minilab0/db/alt_synch_pipe_2u7.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769729236968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729236968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_2u7 FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|alt_synch_pipe_2u7:ws_dgrp " "Elaborating entity \"alt_synch_pipe_2u7\" for hierarchy \"FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|alt_synch_pipe_2u7:ws_dgrp\"" {  } { { "db/dcfifo_3el1.tdf" "ws_dgrp" { Text "/home/michael2/Documents/Classes/Minilab0/db/dcfifo_3el1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729236968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qu5 " "Found entity 1: cmpr_qu5" {  } { { "db/cmpr_qu5.tdf" "" { Text "/home/michael2/Documents/Classes/Minilab0/db/cmpr_qu5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769729236983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729236983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_qu5 FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|cmpr_qu5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_qu5\" for hierarchy \"FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|cmpr_qu5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_3el1.tdf" "rdempty_eq_comp1_lsb" { Text "/home/michael2/Documents/Classes/Minilab0/db/dcfifo_3el1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729236983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "/home/michael2/Documents/Classes/Minilab0/db/mux_5r7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769729236998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729236998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_3el1.tdf" "rdemp_eq_comp_lsb_mux" { Text "/home/michael2/Documents/Classes/Minilab0/db/dcfifo_3el1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729236998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAC MAC:mac " "Elaborating entity \"MAC\" for hierarchy \"MAC:mac\"" {  } { { "Minilab0.v" "mac" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729237082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_mod MAC:mac\|mult_mod:mm " "Elaborating entity \"mult_mod\" for hierarchy \"MAC:mac\|mult_mod:mm\"" {  } { { "mac.sv" "mm" { Text "/home/michael2/Documents/Classes/Minilab0/mac.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729237088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult MAC:mac\|mult_mod:mm\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"MAC:mac\|mult_mod:mm\|lpm_mult:lpm_mult_component\"" {  } { { "mult_mod.v" "lpm_mult_component" { Text "/home/michael2/Documents/Classes/Minilab0/mult_mod.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729237092 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MAC:mac\|mult_mod:mm\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"MAC:mac\|mult_mod:mm\|lpm_mult:lpm_mult_component\"" {  } { { "mult_mod.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/mult_mod.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729237092 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MAC:mac\|mult_mod:mm\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"MAC:mac\|mult_mod:mm\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729237092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729237092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729237092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 8 " "Parameter \"lpm_widtha\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729237092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729237092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 16 " "Parameter \"lpm_widthp\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729237092 ""}  } { { "mult_mod.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/mult_mod.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1769729237092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_e5n.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_e5n.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_e5n " "Found entity 1: mult_e5n" {  } { { "db/mult_e5n.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/db/mult_e5n.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769729237107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729237107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_e5n MAC:mac\|mult_mod:mm\|lpm_mult:lpm_mult_component\|mult_e5n:auto_generated " "Elaborating entity \"mult_e5n\" for hierarchy \"MAC:mac\|mult_mod:mm\|lpm_mult:lpm_mult_component\|mult_e5n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/michael2/altera_lite/25.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729237107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsb MAC:mac\|addsb:as " "Elaborating entity \"addsb\" for hierarchy \"MAC:mac\|addsb:as\"" {  } { { "mac.sv" "as" { Text "/home/michael2/Documents/Classes/Minilab0/mac.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729237110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub MAC:mac\|addsb:as\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"MAC:mac\|addsb:as\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "addsb.v" "LPM_ADD_SUB_component" { Text "/home/michael2/Documents/Classes/Minilab0/addsb.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729237113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MAC:mac\|addsb:as\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"MAC:mac\|addsb:as\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "addsb.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/addsb.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729237113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MAC:mac\|addsb:as\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"MAC:mac\|addsb:as\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729237113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729237113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729237113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729237113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729237113 ""}  } { { "addsb.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/addsb.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1769729237113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_uih.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_uih.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_uih " "Found entity 1: add_sub_uih" {  } { { "db/add_sub_uih.tdf" "" { Text "/home/michael2/Documents/Classes/Minilab0/db/add_sub_uih.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769729237129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729237129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_uih MAC:mac\|addsb:as\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_uih:auto_generated " "Elaborating entity \"add_sub_uih\" for hierarchy \"MAC:mac\|addsb:as\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_uih:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/michael2/altera_lite/25.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729237130 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769729237525 "|Minilab0|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769729237525 "|Minilab0|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769729237525 "|Minilab0|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769729237525 "|Minilab0|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769729237525 "|Minilab0|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769729237525 "|Minilab0|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769729237525 "|Minilab0|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769729237525 "|Minilab0|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1769729237525 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1769729237576 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1769729237778 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729237778 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729237807 "|Minilab0|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729237807 "|Minilab0|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729237807 "|Minilab0|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729237807 "|Minilab0|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729237807 "|Minilab0|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729237807 "|Minilab0|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729237807 "|Minilab0|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729237807 "|Minilab0|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729237807 "|Minilab0|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729237807 "|Minilab0|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729237807 "|Minilab0|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729237807 "|Minilab0|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729237807 "|Minilab0|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729237807 "|Minilab0|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729237807 "|Minilab0|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1769729237807 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "280 " "Implemented 280 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1769729237808 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1769729237808 ""} { "Info" "ICUT_CUT_TM_LCELLS" "193 " "Implemented 193 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1769729237808 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1769729237808 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1769729237808 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1769729237808 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "738 " "Peak virtual memory: 738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1769729237813 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 29 17:27:17 2026 " "Processing ended: Thu Jan 29 17:27:17 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1769729237813 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1769729237813 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1769729237813 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729237813 ""}
