
CajaDeCarga_STM32F103C8T6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006d50  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002d8  08006e60  08006e60  00016e60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007138  08007138  000201e4  2**0
                  CONTENTS
  4 .ARM          00000000  08007138  08007138  000201e4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007138  08007138  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007138  08007138  00017138  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800713c  0800713c  0001713c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  08007140  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000850  200001e4  08007324  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000a34  08007324  00020a34  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f378  00000000  00000000  0002020d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000278f  00000000  00000000  0002f585  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000eb0  00000000  00000000  00031d18  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000d78  00000000  00000000  00032bc8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000196ed  00000000  00000000  00033940  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000dd57  00000000  00000000  0004d02d  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00090dbc  00000000  00000000  0005ad84  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000ebb40  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004634  00000000  00000000  000ebbbc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e4 	.word	0x200001e4
 800012c:	00000000 	.word	0x00000000
 8000130:	08006e48 	.word	0x08006e48

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e8 	.word	0x200001e8
 800014c:	08006e48 	.word	0x08006e48

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b084      	sub	sp, #16
 8000b6c:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000b6e:	1d3b      	adds	r3, r7, #4
 8000b70:	2200      	movs	r2, #0
 8000b72:	601a      	str	r2, [r3, #0]
 8000b74:	605a      	str	r2, [r3, #4]
 8000b76:	609a      	str	r2, [r3, #8]

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000b78:	4b20      	ldr	r3, [pc, #128]	; (8000bfc <MX_ADC1_Init+0x94>)
 8000b7a:	4a21      	ldr	r2, [pc, #132]	; (8000c00 <MX_ADC1_Init+0x98>)
 8000b7c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000b7e:	4b1f      	ldr	r3, [pc, #124]	; (8000bfc <MX_ADC1_Init+0x94>)
 8000b80:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000b84:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000b86:	4b1d      	ldr	r3, [pc, #116]	; (8000bfc <MX_ADC1_Init+0x94>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b8c:	4b1b      	ldr	r3, [pc, #108]	; (8000bfc <MX_ADC1_Init+0x94>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8000b92:	4b1a      	ldr	r3, [pc, #104]	; (8000bfc <MX_ADC1_Init+0x94>)
 8000b94:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000b98:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b9a:	4b18      	ldr	r3, [pc, #96]	; (8000bfc <MX_ADC1_Init+0x94>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 8000ba0:	4b16      	ldr	r3, [pc, #88]	; (8000bfc <MX_ADC1_Init+0x94>)
 8000ba2:	2202      	movs	r2, #2
 8000ba4:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000ba6:	4815      	ldr	r0, [pc, #84]	; (8000bfc <MX_ADC1_Init+0x94>)
 8000ba8:	f001 f9c8 	bl	8001f3c <HAL_ADC_Init>
 8000bac:	4603      	mov	r3, r0
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d001      	beq.n	8000bb6 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8000bb2:	f000 fe51 	bl	8001858 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000bba:	2301      	movs	r3, #1
 8000bbc:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8000bbe:	2307      	movs	r3, #7
 8000bc0:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bc2:	1d3b      	adds	r3, r7, #4
 8000bc4:	4619      	mov	r1, r3
 8000bc6:	480d      	ldr	r0, [pc, #52]	; (8000bfc <MX_ADC1_Init+0x94>)
 8000bc8:	f001 fc44 	bl	8002454 <HAL_ADC_ConfigChannel>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d001      	beq.n	8000bd6 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000bd2:	f000 fe41 	bl	8001858 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000bda:	2302      	movs	r3, #2
 8000bdc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bde:	1d3b      	adds	r3, r7, #4
 8000be0:	4619      	mov	r1, r3
 8000be2:	4806      	ldr	r0, [pc, #24]	; (8000bfc <MX_ADC1_Init+0x94>)
 8000be4:	f001 fc36 	bl	8002454 <HAL_ADC_ConfigChannel>
 8000be8:	4603      	mov	r3, r0
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d001      	beq.n	8000bf2 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8000bee:	f000 fe33 	bl	8001858 <Error_Handler>
  }

}
 8000bf2:	bf00      	nop
 8000bf4:	3710      	adds	r7, #16
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	bf00      	nop
 8000bfc:	2000023c 	.word	0x2000023c
 8000c00:	40012400 	.word	0x40012400

08000c04 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b088      	sub	sp, #32
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c0c:	f107 0310 	add.w	r3, r7, #16
 8000c10:	2200      	movs	r2, #0
 8000c12:	601a      	str	r2, [r3, #0]
 8000c14:	605a      	str	r2, [r3, #4]
 8000c16:	609a      	str	r2, [r3, #8]
 8000c18:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	4a2c      	ldr	r2, [pc, #176]	; (8000cd0 <HAL_ADC_MspInit+0xcc>)
 8000c20:	4293      	cmp	r3, r2
 8000c22:	d151      	bne.n	8000cc8 <HAL_ADC_MspInit+0xc4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000c24:	4b2b      	ldr	r3, [pc, #172]	; (8000cd4 <HAL_ADC_MspInit+0xd0>)
 8000c26:	699b      	ldr	r3, [r3, #24]
 8000c28:	4a2a      	ldr	r2, [pc, #168]	; (8000cd4 <HAL_ADC_MspInit+0xd0>)
 8000c2a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c2e:	6193      	str	r3, [r2, #24]
 8000c30:	4b28      	ldr	r3, [pc, #160]	; (8000cd4 <HAL_ADC_MspInit+0xd0>)
 8000c32:	699b      	ldr	r3, [r3, #24]
 8000c34:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000c38:	60fb      	str	r3, [r7, #12]
 8000c3a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c3c:	4b25      	ldr	r3, [pc, #148]	; (8000cd4 <HAL_ADC_MspInit+0xd0>)
 8000c3e:	699b      	ldr	r3, [r3, #24]
 8000c40:	4a24      	ldr	r2, [pc, #144]	; (8000cd4 <HAL_ADC_MspInit+0xd0>)
 8000c42:	f043 0304 	orr.w	r3, r3, #4
 8000c46:	6193      	str	r3, [r2, #24]
 8000c48:	4b22      	ldr	r3, [pc, #136]	; (8000cd4 <HAL_ADC_MspInit+0xd0>)
 8000c4a:	699b      	ldr	r3, [r3, #24]
 8000c4c:	f003 0304 	and.w	r3, r3, #4
 8000c50:	60bb      	str	r3, [r7, #8]
 8000c52:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000c54:	2303      	movs	r3, #3
 8000c56:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c58:	2303      	movs	r3, #3
 8000c5a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c5c:	f107 0310 	add.w	r3, r7, #16
 8000c60:	4619      	mov	r1, r3
 8000c62:	481d      	ldr	r0, [pc, #116]	; (8000cd8 <HAL_ADC_MspInit+0xd4>)
 8000c64:	f002 f8f4 	bl	8002e50 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000c68:	4b1c      	ldr	r3, [pc, #112]	; (8000cdc <HAL_ADC_MspInit+0xd8>)
 8000c6a:	4a1d      	ldr	r2, [pc, #116]	; (8000ce0 <HAL_ADC_MspInit+0xdc>)
 8000c6c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000c6e:	4b1b      	ldr	r3, [pc, #108]	; (8000cdc <HAL_ADC_MspInit+0xd8>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c74:	4b19      	ldr	r3, [pc, #100]	; (8000cdc <HAL_ADC_MspInit+0xd8>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000c7a:	4b18      	ldr	r3, [pc, #96]	; (8000cdc <HAL_ADC_MspInit+0xd8>)
 8000c7c:	2280      	movs	r2, #128	; 0x80
 8000c7e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000c80:	4b16      	ldr	r3, [pc, #88]	; (8000cdc <HAL_ADC_MspInit+0xd8>)
 8000c82:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000c86:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000c88:	4b14      	ldr	r3, [pc, #80]	; (8000cdc <HAL_ADC_MspInit+0xd8>)
 8000c8a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000c8e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000c90:	4b12      	ldr	r3, [pc, #72]	; (8000cdc <HAL_ADC_MspInit+0xd8>)
 8000c92:	2220      	movs	r2, #32
 8000c94:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000c96:	4b11      	ldr	r3, [pc, #68]	; (8000cdc <HAL_ADC_MspInit+0xd8>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000c9c:	480f      	ldr	r0, [pc, #60]	; (8000cdc <HAL_ADC_MspInit+0xd8>)
 8000c9e:	f001 fee9 	bl	8002a74 <HAL_DMA_Init>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d001      	beq.n	8000cac <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8000ca8:	f000 fdd6 	bl	8001858 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	4a0b      	ldr	r2, [pc, #44]	; (8000cdc <HAL_ADC_MspInit+0xd8>)
 8000cb0:	621a      	str	r2, [r3, #32]
 8000cb2:	4a0a      	ldr	r2, [pc, #40]	; (8000cdc <HAL_ADC_MspInit+0xd8>)
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8000cb8:	2200      	movs	r2, #0
 8000cba:	2100      	movs	r1, #0
 8000cbc:	2012      	movs	r0, #18
 8000cbe:	f001 fea2 	bl	8002a06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000cc2:	2012      	movs	r0, #18
 8000cc4:	f001 febb 	bl	8002a3e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000cc8:	bf00      	nop
 8000cca:	3720      	adds	r7, #32
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bd80      	pop	{r7, pc}
 8000cd0:	40012400 	.word	0x40012400
 8000cd4:	40021000 	.word	0x40021000
 8000cd8:	40010800 	.word	0x40010800
 8000cdc:	2000026c 	.word	0x2000026c
 8000ce0:	40020008 	.word	0x40020008

08000ce4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b082      	sub	sp, #8
 8000ce8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <MX_DMA_Init+0x38>)
 8000cec:	695b      	ldr	r3, [r3, #20]
 8000cee:	4a0b      	ldr	r2, [pc, #44]	; (8000d1c <MX_DMA_Init+0x38>)
 8000cf0:	f043 0301 	orr.w	r3, r3, #1
 8000cf4:	6153      	str	r3, [r2, #20]
 8000cf6:	4b09      	ldr	r3, [pc, #36]	; (8000d1c <MX_DMA_Init+0x38>)
 8000cf8:	695b      	ldr	r3, [r3, #20]
 8000cfa:	f003 0301 	and.w	r3, r3, #1
 8000cfe:	607b      	str	r3, [r7, #4]
 8000d00:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000d02:	2200      	movs	r2, #0
 8000d04:	2100      	movs	r1, #0
 8000d06:	200b      	movs	r0, #11
 8000d08:	f001 fe7d 	bl	8002a06 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000d0c:	200b      	movs	r0, #11
 8000d0e:	f001 fe96 	bl	8002a3e <HAL_NVIC_EnableIRQ>

}
 8000d12:	bf00      	nop
 8000d14:	3708      	adds	r7, #8
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	40021000 	.word	0x40021000

08000d20 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b088      	sub	sp, #32
 8000d24:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d26:	f107 0310 	add.w	r3, r7, #16
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	601a      	str	r2, [r3, #0]
 8000d2e:	605a      	str	r2, [r3, #4]
 8000d30:	609a      	str	r2, [r3, #8]
 8000d32:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d34:	4b51      	ldr	r3, [pc, #324]	; (8000e7c <MX_GPIO_Init+0x15c>)
 8000d36:	699b      	ldr	r3, [r3, #24]
 8000d38:	4a50      	ldr	r2, [pc, #320]	; (8000e7c <MX_GPIO_Init+0x15c>)
 8000d3a:	f043 0310 	orr.w	r3, r3, #16
 8000d3e:	6193      	str	r3, [r2, #24]
 8000d40:	4b4e      	ldr	r3, [pc, #312]	; (8000e7c <MX_GPIO_Init+0x15c>)
 8000d42:	699b      	ldr	r3, [r3, #24]
 8000d44:	f003 0310 	and.w	r3, r3, #16
 8000d48:	60fb      	str	r3, [r7, #12]
 8000d4a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d4c:	4b4b      	ldr	r3, [pc, #300]	; (8000e7c <MX_GPIO_Init+0x15c>)
 8000d4e:	699b      	ldr	r3, [r3, #24]
 8000d50:	4a4a      	ldr	r2, [pc, #296]	; (8000e7c <MX_GPIO_Init+0x15c>)
 8000d52:	f043 0320 	orr.w	r3, r3, #32
 8000d56:	6193      	str	r3, [r2, #24]
 8000d58:	4b48      	ldr	r3, [pc, #288]	; (8000e7c <MX_GPIO_Init+0x15c>)
 8000d5a:	699b      	ldr	r3, [r3, #24]
 8000d5c:	f003 0320 	and.w	r3, r3, #32
 8000d60:	60bb      	str	r3, [r7, #8]
 8000d62:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d64:	4b45      	ldr	r3, [pc, #276]	; (8000e7c <MX_GPIO_Init+0x15c>)
 8000d66:	699b      	ldr	r3, [r3, #24]
 8000d68:	4a44      	ldr	r2, [pc, #272]	; (8000e7c <MX_GPIO_Init+0x15c>)
 8000d6a:	f043 0304 	orr.w	r3, r3, #4
 8000d6e:	6193      	str	r3, [r2, #24]
 8000d70:	4b42      	ldr	r3, [pc, #264]	; (8000e7c <MX_GPIO_Init+0x15c>)
 8000d72:	699b      	ldr	r3, [r3, #24]
 8000d74:	f003 0304 	and.w	r3, r3, #4
 8000d78:	607b      	str	r3, [r7, #4]
 8000d7a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d7c:	4b3f      	ldr	r3, [pc, #252]	; (8000e7c <MX_GPIO_Init+0x15c>)
 8000d7e:	699b      	ldr	r3, [r3, #24]
 8000d80:	4a3e      	ldr	r2, [pc, #248]	; (8000e7c <MX_GPIO_Init+0x15c>)
 8000d82:	f043 0308 	orr.w	r3, r3, #8
 8000d86:	6193      	str	r3, [r2, #24]
 8000d88:	4b3c      	ldr	r3, [pc, #240]	; (8000e7c <MX_GPIO_Init+0x15c>)
 8000d8a:	699b      	ldr	r3, [r3, #24]
 8000d8c:	f003 0308 	and.w	r3, r3, #8
 8000d90:	603b      	str	r3, [r7, #0]
 8000d92:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_onBoard_GPIO_Port, LED_onBoard_Pin, GPIO_PIN_RESET);
 8000d94:	2200      	movs	r2, #0
 8000d96:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d9a:	4839      	ldr	r0, [pc, #228]	; (8000e80 <MX_GPIO_Init+0x160>)
 8000d9c:	f002 f9c9 	bl	8003132 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, HAB_Vo_Pin|HAB_Io_Pin|LED_Vo_Pin|LED_Io_Pin
 8000da0:	2200      	movs	r2, #0
 8000da2:	f44f 413c 	mov.w	r1, #48128	; 0xbc00
 8000da6:	4837      	ldr	r0, [pc, #220]	; (8000e84 <MX_GPIO_Init+0x164>)
 8000da8:	f002 f9c3 	bl	8003132 <HAL_GPIO_WritePin>
                          |LCD_RS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD_EN_Pin|LCD_D4_Pin|LCD_D5_Pin|LCD_D6_Pin
 8000dac:	2200      	movs	r2, #0
 8000dae:	f44f 51f8 	mov.w	r1, #7936	; 0x1f00
 8000db2:	4835      	ldr	r0, [pc, #212]	; (8000e88 <MX_GPIO_Init+0x168>)
 8000db4:	f002 f9bd 	bl	8003132 <HAL_GPIO_WritePin>
                          |LCD_D7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_onBoard_Pin;
 8000db8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000dbc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dbe:	2301      	movs	r3, #1
 8000dc0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dc6:	2302      	movs	r3, #2
 8000dc8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_onBoard_GPIO_Port, &GPIO_InitStruct);
 8000dca:	f107 0310 	add.w	r3, r7, #16
 8000dce:	4619      	mov	r1, r3
 8000dd0:	482b      	ldr	r0, [pc, #172]	; (8000e80 <MX_GPIO_Init+0x160>)
 8000dd2:	f002 f83d 	bl	8002e50 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = Pul_hab_Vo_Pin|Pul_hab_Io_Pin;
 8000dd6:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8000dda:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000de0:	2301      	movs	r3, #1
 8000de2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000de4:	f107 0310 	add.w	r3, r7, #16
 8000de8:	4619      	mov	r1, r3
 8000dea:	4825      	ldr	r0, [pc, #148]	; (8000e80 <MX_GPIO_Init+0x160>)
 8000dec:	f002 f830 	bl	8002e50 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = Rep_Pote_Vo_Pin|Rep_Pote_Io_Pin|P_Temp_Vo_Pin|P_Temp_Io_Pin;
 8000df0:	23f0      	movs	r3, #240	; 0xf0
 8000df2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000df4:	2300      	movs	r3, #0
 8000df6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000df8:	2301      	movs	r3, #1
 8000dfa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dfc:	f107 0310 	add.w	r3, r7, #16
 8000e00:	4619      	mov	r1, r3
 8000e02:	4821      	ldr	r0, [pc, #132]	; (8000e88 <MX_GPIO_Init+0x168>)
 8000e04:	f002 f824 	bl	8002e50 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = P_OL_Vo_Pin|P_OL_Io_Pin;
 8000e08:	2303      	movs	r3, #3
 8000e0a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e10:	2301      	movs	r3, #1
 8000e12:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e14:	f107 0310 	add.w	r3, r7, #16
 8000e18:	4619      	mov	r1, r3
 8000e1a:	481a      	ldr	r0, [pc, #104]	; (8000e84 <MX_GPIO_Init+0x164>)
 8000e1c:	f002 f818 	bl	8002e50 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = HAB_Vo_Pin|HAB_Io_Pin|LED_Vo_Pin|LED_Io_Pin
 8000e20:	f44f 433c 	mov.w	r3, #48128	; 0xbc00
 8000e24:	613b      	str	r3, [r7, #16]
                          |LCD_RS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e26:	2301      	movs	r3, #1
 8000e28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e2e:	2302      	movs	r3, #2
 8000e30:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e32:	f107 0310 	add.w	r3, r7, #16
 8000e36:	4619      	mov	r1, r3
 8000e38:	4812      	ldr	r0, [pc, #72]	; (8000e84 <MX_GPIO_Init+0x164>)
 8000e3a:	f002 f809 	bl	8002e50 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin */
  GPIO_InitStruct.Pin = LCD_EN_Pin|LCD_D4_Pin|LCD_D5_Pin|LCD_D6_Pin
 8000e3e:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8000e42:	613b      	str	r3, [r7, #16]
                          |LCD_D7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e44:	2301      	movs	r3, #1
 8000e46:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e48:	2300      	movs	r3, #0
 8000e4a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e4c:	2302      	movs	r3, #2
 8000e4e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e50:	f107 0310 	add.w	r3, r7, #16
 8000e54:	4619      	mov	r1, r3
 8000e56:	480c      	ldr	r0, [pc, #48]	; (8000e88 <MX_GPIO_Init+0x168>)
 8000e58:	f001 fffa 	bl	8002e50 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = Rango_Io_A_Pin|Rango_Io_B_Pin|Rango_Io_C_Pin;
 8000e5c:	2338      	movs	r3, #56	; 0x38
 8000e5e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e60:	2300      	movs	r3, #0
 8000e62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000e64:	2302      	movs	r3, #2
 8000e66:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e68:	f107 0310 	add.w	r3, r7, #16
 8000e6c:	4619      	mov	r1, r3
 8000e6e:	4805      	ldr	r0, [pc, #20]	; (8000e84 <MX_GPIO_Init+0x164>)
 8000e70:	f001 ffee 	bl	8002e50 <HAL_GPIO_Init>

}
 8000e74:	bf00      	nop
 8000e76:	3720      	adds	r7, #32
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bd80      	pop	{r7, pc}
 8000e7c:	40021000 	.word	0x40021000
 8000e80:	40011000 	.word	0x40011000
 8000e84:	40010c00 	.word	0x40010c00
 8000e88:	40010800 	.word	0x40010800

08000e8c <LCD_Init>:
uint32_t usTicks;


/* Inicializa al display mediante instrucciones en modo 4-bit */
void LCD_Init(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	af00      	add	r7, sp, #0


	/* Se inicializa al Timer 1 */
	//LCD_Tim1Init();

	HAL_GPIO_WritePin(RS_Port, RS_Pin, 0);//LCD_PORT->CLR = LCD_RS;
 8000e90:	2200      	movs	r2, #0
 8000e92:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e96:	4819      	ldr	r0, [pc, #100]	; (8000efc <LCD_Init+0x70>)
 8000e98:	f002 f94b 	bl	8003132 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN_Port, EN_Pin, 0);//LCD_PORT->CLR = LCD_EN;
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ea2:	4817      	ldr	r0, [pc, #92]	; (8000f00 <LCD_Init+0x74>)
 8000ea4:	f002 f945 	bl	8003132 <HAL_GPIO_WritePin>



	/* Se envían tres nibbles 0x03 con los delays correspondientes */
	HAL_Delay(16);//LCD_usDelay(16000);
 8000ea8:	2010      	movs	r0, #16
 8000eaa:	f001 f825 	bl	8001ef8 <HAL_Delay>
	LCD_SendNibble(0x03);
 8000eae:	2003      	movs	r0, #3
 8000eb0:	f000 f828 	bl	8000f04 <LCD_SendNibble>
	HAL_Delay(5);//LCD_usDelay(5000);
 8000eb4:	2005      	movs	r0, #5
 8000eb6:	f001 f81f 	bl	8001ef8 <HAL_Delay>
	LCD_SendNibble(0x03);
 8000eba:	2003      	movs	r0, #3
 8000ebc:	f000 f822 	bl	8000f04 <LCD_SendNibble>
	HAL_Delay(1);//LCD_usDelay(200);
 8000ec0:	2001      	movs	r0, #1
 8000ec2:	f001 f819 	bl	8001ef8 <HAL_Delay>
	LCD_SendNibble(0x03);
 8000ec6:	2003      	movs	r0, #3
 8000ec8:	f000 f81c 	bl	8000f04 <LCD_SendNibble>

	/* Se cambia a modo 4-bit */
	LCD_SendNibble(0x02);
 8000ecc:	2002      	movs	r0, #2
 8000ece:	f000 f819 	bl	8000f04 <LCD_SendNibble>
	HAL_Delay(1);//LCD_usDelay(1000);
 8000ed2:	2001      	movs	r0, #1
 8000ed4:	f001 f810 	bl	8001ef8 <HAL_Delay>

	/* Se envían las instrucciones requeridas */
	LCD_SendInstruction(LCD_FUNCTION_SET_4BIT);
 8000ed8:	2028      	movs	r0, #40	; 0x28
 8000eda:	f000 f891 	bl	8001000 <LCD_SendInstruction>
	LCD_SendInstruction(LCD_DISPLAY_OFF);
 8000ede:	2008      	movs	r0, #8
 8000ee0:	f000 f88e 	bl	8001000 <LCD_SendInstruction>
	LCD_SendInstruction(LCD_DISPLAY_CLEAR);
 8000ee4:	2001      	movs	r0, #1
 8000ee6:	f000 f88b 	bl	8001000 <LCD_SendInstruction>
	LCD_SendInstruction(LCD_ENTRY_MODE_SET);
 8000eea:	2006      	movs	r0, #6
 8000eec:	f000 f888 	bl	8001000 <LCD_SendInstruction>
	LCD_SendInstruction(LCD_DISPLAY_ON);
 8000ef0:	200c      	movs	r0, #12
 8000ef2:	f000 f885 	bl	8001000 <LCD_SendInstruction>
}
 8000ef6:	bf00      	nop
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	bf00      	nop
 8000efc:	40010c00 	.word	0x40010c00
 8000f00:	40010800 	.word	0x40010800

08000f04 <LCD_SendNibble>:


/* Envía un nibble al display */
void LCD_SendNibble(uint8_t theNibble)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b082      	sub	sp, #8
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	71fb      	strb	r3, [r7, #7]
	/* Se coloca cada bit del nibble en el pin correspondiente */
	if (theNibble & 0x01) HAL_GPIO_WritePin(D4_Port, D4_Pin, 1);//(LCD_PORT->SET = LCD_D4);
 8000f0e:	79fb      	ldrb	r3, [r7, #7]
 8000f10:	f003 0301 	and.w	r3, r3, #1
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d006      	beq.n	8000f26 <LCD_SendNibble+0x22>
 8000f18:	2201      	movs	r2, #1
 8000f1a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f1e:	482b      	ldr	r0, [pc, #172]	; (8000fcc <LCD_SendNibble+0xc8>)
 8000f20:	f002 f907 	bl	8003132 <HAL_GPIO_WritePin>
 8000f24:	e005      	b.n	8000f32 <LCD_SendNibble+0x2e>
	else			   	  HAL_GPIO_WritePin(D4_Port, D4_Pin, 0);//(LCD_PORT->CLR = LCD_D4);
 8000f26:	2200      	movs	r2, #0
 8000f28:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f2c:	4827      	ldr	r0, [pc, #156]	; (8000fcc <LCD_SendNibble+0xc8>)
 8000f2e:	f002 f900 	bl	8003132 <HAL_GPIO_WritePin>

	if (theNibble & 0x02) HAL_GPIO_WritePin(D5_Port, D5_Pin, 1);//(LCD_PORT->SET = LCD_D5);
 8000f32:	79fb      	ldrb	r3, [r7, #7]
 8000f34:	f003 0302 	and.w	r3, r3, #2
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d006      	beq.n	8000f4a <LCD_SendNibble+0x46>
 8000f3c:	2201      	movs	r2, #1
 8000f3e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f42:	4822      	ldr	r0, [pc, #136]	; (8000fcc <LCD_SendNibble+0xc8>)
 8000f44:	f002 f8f5 	bl	8003132 <HAL_GPIO_WritePin>
 8000f48:	e005      	b.n	8000f56 <LCD_SendNibble+0x52>
	else			      HAL_GPIO_WritePin(D5_Port, D5_Pin, 0);//(LCD_PORT->CLR = LCD_D5);
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f50:	481e      	ldr	r0, [pc, #120]	; (8000fcc <LCD_SendNibble+0xc8>)
 8000f52:	f002 f8ee 	bl	8003132 <HAL_GPIO_WritePin>

	if (theNibble & 0x04) HAL_GPIO_WritePin(D6_Port, D6_Pin, 1);//(LCD_PORT->SET = LCD_D6);
 8000f56:	79fb      	ldrb	r3, [r7, #7]
 8000f58:	f003 0304 	and.w	r3, r3, #4
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d006      	beq.n	8000f6e <LCD_SendNibble+0x6a>
 8000f60:	2201      	movs	r2, #1
 8000f62:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f66:	4819      	ldr	r0, [pc, #100]	; (8000fcc <LCD_SendNibble+0xc8>)
 8000f68:	f002 f8e3 	bl	8003132 <HAL_GPIO_WritePin>
 8000f6c:	e005      	b.n	8000f7a <LCD_SendNibble+0x76>
	else			   	  HAL_GPIO_WritePin(D6_Port, D6_Pin, 0);//(LCD_PORT->CLR = LCD_D6);
 8000f6e:	2200      	movs	r2, #0
 8000f70:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f74:	4815      	ldr	r0, [pc, #84]	; (8000fcc <LCD_SendNibble+0xc8>)
 8000f76:	f002 f8dc 	bl	8003132 <HAL_GPIO_WritePin>

	if (theNibble & 0x08) HAL_GPIO_WritePin(D7_Port, D7_Pin, 1);//(LCD_PORT->SET = LCD_D7);
 8000f7a:	79fb      	ldrb	r3, [r7, #7]
 8000f7c:	f003 0308 	and.w	r3, r3, #8
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d006      	beq.n	8000f92 <LCD_SendNibble+0x8e>
 8000f84:	2201      	movs	r2, #1
 8000f86:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f8a:	4810      	ldr	r0, [pc, #64]	; (8000fcc <LCD_SendNibble+0xc8>)
 8000f8c:	f002 f8d1 	bl	8003132 <HAL_GPIO_WritePin>
 8000f90:	e005      	b.n	8000f9e <LCD_SendNibble+0x9a>
	else			      HAL_GPIO_WritePin(D7_Port, D7_Pin, 0);//(LCD_PORT->CLR = LCD_D7);
 8000f92:	2200      	movs	r2, #0
 8000f94:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f98:	480c      	ldr	r0, [pc, #48]	; (8000fcc <LCD_SendNibble+0xc8>)
 8000f9a:	f002 f8ca 	bl	8003132 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(EN_Port, EN_Pin, 1);//LCD_PORT->SET = LCD_EN;
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fa4:	4809      	ldr	r0, [pc, #36]	; (8000fcc <LCD_SendNibble+0xc8>)
 8000fa6:	f002 f8c4 	bl	8003132 <HAL_GPIO_WritePin>
		HAL_Delay(1);//LCD_usDelay(5);
 8000faa:	2001      	movs	r0, #1
 8000fac:	f000 ffa4 	bl	8001ef8 <HAL_Delay>
	HAL_GPIO_WritePin(EN_Port, EN_Pin, 0);//LCD_PORT->CLR = LCD_EN;
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fb6:	4805      	ldr	r0, [pc, #20]	; (8000fcc <LCD_SendNibble+0xc8>)
 8000fb8:	f002 f8bb 	bl	8003132 <HAL_GPIO_WritePin>
	HAL_Delay(1);//LCD_usDelay(5);
 8000fbc:	2001      	movs	r0, #1
 8000fbe:	f000 ff9b 	bl	8001ef8 <HAL_Delay>
}
 8000fc2:	bf00      	nop
 8000fc4:	3708      	adds	r7, #8
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	40010800 	.word	0x40010800

08000fd0 <LCD_SendChar>:


/* Envía un caracter al display */
void LCD_SendChar(char theChar)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(RS_Port, RS_Pin, 1);//LCD_PORT->SET = LCD_RS;
 8000fda:	2201      	movs	r2, #1
 8000fdc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000fe0:	4806      	ldr	r0, [pc, #24]	; (8000ffc <LCD_SendChar+0x2c>)
 8000fe2:	f002 f8a6 	bl	8003132 <HAL_GPIO_WritePin>

	LCD_SendByte(theChar);
 8000fe6:	79fb      	ldrb	r3, [r7, #7]
 8000fe8:	4618      	mov	r0, r3
 8000fea:	f000 f829 	bl	8001040 <LCD_SendByte>

	HAL_Delay(1);//LCD_usDelay(50);
 8000fee:	2001      	movs	r0, #1
 8000ff0:	f000 ff82 	bl	8001ef8 <HAL_Delay>
}
 8000ff4:	bf00      	nop
 8000ff6:	3708      	adds	r7, #8
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	40010c00 	.word	0x40010c00

08001000 <LCD_SendInstruction>:


/* Envía una instrucción al display */
void LCD_SendInstruction(uint8_t theInstruction)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b082      	sub	sp, #8
 8001004:	af00      	add	r7, sp, #0
 8001006:	4603      	mov	r3, r0
 8001008:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(RS_Port, RS_Pin, 0);//LCD_PORT->CLR = LCD_RS;
 800100a:	2200      	movs	r2, #0
 800100c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001010:	480a      	ldr	r0, [pc, #40]	; (800103c <LCD_SendInstruction+0x3c>)
 8001012:	f002 f88e 	bl	8003132 <HAL_GPIO_WritePin>

	LCD_SendByte(theInstruction);
 8001016:	79fb      	ldrb	r3, [r7, #7]
 8001018:	4618      	mov	r0, r3
 800101a:	f000 f811 	bl	8001040 <LCD_SendByte>

	if (theInstruction == LCD_DISPLAY_CLEAR)
 800101e:	79fb      	ldrb	r3, [r7, #7]
 8001020:	2b01      	cmp	r3, #1
 8001022:	d103      	bne.n	800102c <LCD_SendInstruction+0x2c>
		HAL_Delay(2);//LCD_usDelay(2000);
 8001024:	2002      	movs	r0, #2
 8001026:	f000 ff67 	bl	8001ef8 <HAL_Delay>
	else
		HAL_Delay(1);//LCD_usDelay(50);
}
 800102a:	e002      	b.n	8001032 <LCD_SendInstruction+0x32>
		HAL_Delay(1);//LCD_usDelay(50);
 800102c:	2001      	movs	r0, #1
 800102e:	f000 ff63 	bl	8001ef8 <HAL_Delay>
}
 8001032:	bf00      	nop
 8001034:	3708      	adds	r7, #8
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	40010c00 	.word	0x40010c00

08001040 <LCD_SendByte>:


/* Envía un byte al display */
void LCD_SendByte(uint8_t theByte)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0
 8001046:	4603      	mov	r3, r0
 8001048:	71fb      	strb	r3, [r7, #7]
	/* Primero se envía la parte alta */
	LCD_SendNibble(theByte >> 4);
 800104a:	79fb      	ldrb	r3, [r7, #7]
 800104c:	091b      	lsrs	r3, r3, #4
 800104e:	b2db      	uxtb	r3, r3
 8001050:	4618      	mov	r0, r3
 8001052:	f7ff ff57 	bl	8000f04 <LCD_SendNibble>

	/* Luego se envía la parte baja */
	LCD_SendNibble(theByte);
 8001056:	79fb      	ldrb	r3, [r7, #7]
 8001058:	4618      	mov	r0, r3
 800105a:	f7ff ff53 	bl	8000f04 <LCD_SendNibble>
}
 800105e:	bf00      	nop
 8001060:	3708      	adds	r7, #8
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}

08001066 <LCD_GoToxy>:


/* Posiciona el cursor en la columna x - fila y */
void LCD_GoToxy(uint8_t x, uint8_t y)
{
 8001066:	b580      	push	{r7, lr}
 8001068:	b082      	sub	sp, #8
 800106a:	af00      	add	r7, sp, #0
 800106c:	4603      	mov	r3, r0
 800106e:	460a      	mov	r2, r1
 8001070:	71fb      	strb	r3, [r7, #7]
 8001072:	4613      	mov	r3, r2
 8001074:	71bb      	strb	r3, [r7, #6]
	if (y == 0)
 8001076:	79bb      	ldrb	r3, [r7, #6]
 8001078:	2b00      	cmp	r3, #0
 800107a:	d106      	bne.n	800108a <LCD_GoToxy+0x24>
    	LCD_SendInstruction(LCD_DDRAM_ADDRESS + LCD_START_LINE1 + x);
 800107c:	79fb      	ldrb	r3, [r7, #7]
 800107e:	3b80      	subs	r3, #128	; 0x80
 8001080:	b2db      	uxtb	r3, r3
 8001082:	4618      	mov	r0, r3
 8001084:	f7ff ffbc 	bl	8001000 <LCD_SendInstruction>
    	LCD_SendInstruction(LCD_DDRAM_ADDRESS + LCD_START_LINE2 + x);
    else if (y == 2)
    	LCD_SendInstruction(LCD_DDRAM_ADDRESS + LCD_START_LINE3 + x);
    else if (y == 3)
    	LCD_SendInstruction(LCD_DDRAM_ADDRESS + LCD_START_LINE4 + x);
}
 8001088:	e01c      	b.n	80010c4 <LCD_GoToxy+0x5e>
    else if (y == 1)
 800108a:	79bb      	ldrb	r3, [r7, #6]
 800108c:	2b01      	cmp	r3, #1
 800108e:	d106      	bne.n	800109e <LCD_GoToxy+0x38>
    	LCD_SendInstruction(LCD_DDRAM_ADDRESS + LCD_START_LINE2 + x);
 8001090:	79fb      	ldrb	r3, [r7, #7]
 8001092:	3b40      	subs	r3, #64	; 0x40
 8001094:	b2db      	uxtb	r3, r3
 8001096:	4618      	mov	r0, r3
 8001098:	f7ff ffb2 	bl	8001000 <LCD_SendInstruction>
}
 800109c:	e012      	b.n	80010c4 <LCD_GoToxy+0x5e>
    else if (y == 2)
 800109e:	79bb      	ldrb	r3, [r7, #6]
 80010a0:	2b02      	cmp	r3, #2
 80010a2:	d106      	bne.n	80010b2 <LCD_GoToxy+0x4c>
    	LCD_SendInstruction(LCD_DDRAM_ADDRESS + LCD_START_LINE3 + x);
 80010a4:	79fb      	ldrb	r3, [r7, #7]
 80010a6:	3b6c      	subs	r3, #108	; 0x6c
 80010a8:	b2db      	uxtb	r3, r3
 80010aa:	4618      	mov	r0, r3
 80010ac:	f7ff ffa8 	bl	8001000 <LCD_SendInstruction>
}
 80010b0:	e008      	b.n	80010c4 <LCD_GoToxy+0x5e>
    else if (y == 3)
 80010b2:	79bb      	ldrb	r3, [r7, #6]
 80010b4:	2b03      	cmp	r3, #3
 80010b6:	d105      	bne.n	80010c4 <LCD_GoToxy+0x5e>
    	LCD_SendInstruction(LCD_DDRAM_ADDRESS + LCD_START_LINE4 + x);
 80010b8:	79fb      	ldrb	r3, [r7, #7]
 80010ba:	3b2c      	subs	r3, #44	; 0x2c
 80010bc:	b2db      	uxtb	r3, r3
 80010be:	4618      	mov	r0, r3
 80010c0:	f7ff ff9e 	bl	8001000 <LCD_SendInstruction>
}
 80010c4:	bf00      	nop
 80010c6:	3708      	adds	r7, #8
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}

080010cc <LCD_Print>:


/* Envía un string al display */
void LCD_Print(char *p)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b082      	sub	sp, #8
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
	while(*p != 0){
 80010d4:	e007      	b.n	80010e6 <LCD_Print+0x1a>
		LCD_SendChar(*p);
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	781b      	ldrb	r3, [r3, #0]
 80010da:	4618      	mov	r0, r3
 80010dc:	f7ff ff78 	bl	8000fd0 <LCD_SendChar>
		p++;
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	3301      	adds	r3, #1
 80010e4:	607b      	str	r3, [r7, #4]
	while(*p != 0){
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	781b      	ldrb	r3, [r3, #0]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d1f3      	bne.n	80010d6 <LCD_Print+0xa>
	}
}
 80010ee:	bf00      	nop
 80010f0:	3708      	adds	r7, #8
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
	...

080010f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010f8:	b590      	push	{r4, r7, lr}
 80010fa:	b083      	sub	sp, #12
 80010fc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010fe:	f000 fe99 	bl	8001e34 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001102:	f000 faf3 	bl	80016ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001106:	f7ff fe0b 	bl	8000d20 <MX_GPIO_Init>
  MX_DMA_Init();
 800110a:	f7ff fdeb 	bl	8000ce4 <MX_DMA_Init>
  MX_ADC1_Init();
 800110e:	f7ff fd2b 	bl	8000b68 <MX_ADC1_Init>
  MX_TIM3_Init();
 8001112:	f000 fcb5 	bl	8001a80 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001116:	f000 fcff 	bl	8001b18 <MX_TIM4_Init>
  MX_TIM2_Init();
 800111a:	f000 fc63 	bl	80019e4 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 800111e:	f000 fdef 	bl	8001d00 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim4);
 8001122:	486e      	ldr	r0, [pc, #440]	; (80012dc <main+0x1e4>)
 8001124:	f002 fd40 	bl	8003ba8 <HAL_TIM_Base_Start>
  HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_1);
 8001128:	2100      	movs	r1, #0
 800112a:	486c      	ldr	r0, [pc, #432]	; (80012dc <main+0x1e4>)
 800112c:	f002 fe30 	bl	8003d90 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_3);
 8001130:	2108      	movs	r1, #8
 8001132:	486a      	ldr	r0, [pc, #424]	; (80012dc <main+0x1e4>)
 8001134:	f002 fe2c 	bl	8003d90 <HAL_TIM_IC_Start_IT>

  HAL_TIM_Base_Start(&htim3);
 8001138:	4869      	ldr	r0, [pc, #420]	; (80012e0 <main+0x1e8>)
 800113a:	f002 fd35 	bl	8003ba8 <HAL_TIM_Base_Start>

  HAL_ADC_Start_DMA(&hadc1, muestras, sizeof(muestras));
 800113e:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8001142:	4968      	ldr	r1, [pc, #416]	; (80012e4 <main+0x1ec>)
 8001144:	4868      	ldr	r0, [pc, #416]	; (80012e8 <main+0x1f0>)
 8001146:	f000 ffd1 	bl	80020ec <HAL_ADC_Start_DMA>

  HAL_TIM_Base_Start_IT(&htim2); //desborda cada 10 ms.
 800114a:	4868      	ldr	r0, [pc, #416]	; (80012ec <main+0x1f4>)
 800114c:	f002 fd76 	bl	8003c3c <HAL_TIM_Base_Start_IT>

  LCD_Init();
 8001150:	f7ff fe9c 	bl	8000e8c <LCD_Init>

  LCD_GoToxy(8, 1);
 8001154:	2101      	movs	r1, #1
 8001156:	2008      	movs	r0, #8
 8001158:	f7ff ff85 	bl	8001066 <LCD_GoToxy>
  sprintf(texto, "OLEC");
 800115c:	4b64      	ldr	r3, [pc, #400]	; (80012f0 <main+0x1f8>)
 800115e:	4a65      	ldr	r2, [pc, #404]	; (80012f4 <main+0x1fc>)
 8001160:	6810      	ldr	r0, [r2, #0]
 8001162:	6018      	str	r0, [r3, #0]
 8001164:	7912      	ldrb	r2, [r2, #4]
 8001166:	711a      	strb	r2, [r3, #4]
  LCD_Print(texto);
 8001168:	4861      	ldr	r0, [pc, #388]	; (80012f0 <main+0x1f8>)
 800116a:	f7ff ffaf 	bl	80010cc <LCD_Print>
  LCD_GoToxy(3, 2);
 800116e:	2102      	movs	r1, #2
 8001170:	2003      	movs	r0, #3
 8001172:	f7ff ff78 	bl	8001066 <LCD_GoToxy>
  sprintf(texto, "CAJA DE CARGA");
 8001176:	4a5e      	ldr	r2, [pc, #376]	; (80012f0 <main+0x1f8>)
 8001178:	4b5f      	ldr	r3, [pc, #380]	; (80012f8 <main+0x200>)
 800117a:	4614      	mov	r4, r2
 800117c:	cb07      	ldmia	r3!, {r0, r1, r2}
 800117e:	6020      	str	r0, [r4, #0]
 8001180:	6061      	str	r1, [r4, #4]
 8001182:	60a2      	str	r2, [r4, #8]
 8001184:	881b      	ldrh	r3, [r3, #0]
 8001186:	81a3      	strh	r3, [r4, #12]
  LCD_Print(texto);
 8001188:	4859      	ldr	r0, [pc, #356]	; (80012f0 <main+0x1f8>)
 800118a:	f7ff ff9f 	bl	80010cc <LCD_Print>

  HAL_Delay(5000);
 800118e:	f241 3088 	movw	r0, #5000	; 0x1388
 8001192:	f000 feb1 	bl	8001ef8 <HAL_Delay>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  switch (status_adc) {
 8001196:	4b59      	ldr	r3, [pc, #356]	; (80012fc <main+0x204>)
 8001198:	781b      	ldrb	r3, [r3, #0]
 800119a:	2b01      	cmp	r3, #1
 800119c:	d003      	beq.n	80011a6 <main+0xae>
 800119e:	2b02      	cmp	r3, #2
 80011a0:	f000 8098 	beq.w	80012d4 <main+0x1dc>
			  acumulaI = 0;

			  status_adc = 0;

		  default:
		  break;
 80011a4:	e154      	b.n	8001450 <main+0x358>
			  for (uint16_t i = 0; i < 200; i+=2){
 80011a6:	2300      	movs	r3, #0
 80011a8:	80fb      	strh	r3, [r7, #6]
 80011aa:	e022      	b.n	80011f2 <main+0xfa>
				  acumulaV += muestras[i]*muestras[i];
 80011ac:	88fb      	ldrh	r3, [r7, #6]
 80011ae:	4a4d      	ldr	r2, [pc, #308]	; (80012e4 <main+0x1ec>)
 80011b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011b4:	88fa      	ldrh	r2, [r7, #6]
 80011b6:	494b      	ldr	r1, [pc, #300]	; (80012e4 <main+0x1ec>)
 80011b8:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80011bc:	fb02 f203 	mul.w	r2, r2, r3
 80011c0:	4b4f      	ldr	r3, [pc, #316]	; (8001300 <main+0x208>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	4413      	add	r3, r2
 80011c6:	4a4e      	ldr	r2, [pc, #312]	; (8001300 <main+0x208>)
 80011c8:	6013      	str	r3, [r2, #0]
				  acumulaI += muestras[i+1]*muestras[i+1];
 80011ca:	88fb      	ldrh	r3, [r7, #6]
 80011cc:	3301      	adds	r3, #1
 80011ce:	4a45      	ldr	r2, [pc, #276]	; (80012e4 <main+0x1ec>)
 80011d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011d4:	88fa      	ldrh	r2, [r7, #6]
 80011d6:	3201      	adds	r2, #1
 80011d8:	4942      	ldr	r1, [pc, #264]	; (80012e4 <main+0x1ec>)
 80011da:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80011de:	fb02 f203 	mul.w	r2, r2, r3
 80011e2:	4b48      	ldr	r3, [pc, #288]	; (8001304 <main+0x20c>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	4413      	add	r3, r2
 80011e8:	4a46      	ldr	r2, [pc, #280]	; (8001304 <main+0x20c>)
 80011ea:	6013      	str	r3, [r2, #0]
			  for (uint16_t i = 0; i < 200; i+=2){
 80011ec:	88fb      	ldrh	r3, [r7, #6]
 80011ee:	3302      	adds	r3, #2
 80011f0:	80fb      	strh	r3, [r7, #6]
 80011f2:	88fb      	ldrh	r3, [r7, #6]
 80011f4:	2bc7      	cmp	r3, #199	; 0xc7
 80011f6:	d9d9      	bls.n	80011ac <main+0xb4>
			  acum_RMS_samplesV += (uint32_t) (sqrt( (double) acumulaV) / 10);
 80011f8:	4b41      	ldr	r3, [pc, #260]	; (8001300 <main+0x208>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	4618      	mov	r0, r3
 80011fe:	f7ff f8f1 	bl	80003e4 <__aeabi_ui2d>
 8001202:	4603      	mov	r3, r0
 8001204:	460c      	mov	r4, r1
 8001206:	4618      	mov	r0, r3
 8001208:	4621      	mov	r1, r4
 800120a:	f005 fd1b 	bl	8006c44 <sqrt>
 800120e:	f04f 0200 	mov.w	r2, #0
 8001212:	4b3d      	ldr	r3, [pc, #244]	; (8001308 <main+0x210>)
 8001214:	f7ff fa8a 	bl	800072c <__aeabi_ddiv>
 8001218:	4603      	mov	r3, r0
 800121a:	460c      	mov	r4, r1
 800121c:	4618      	mov	r0, r3
 800121e:	4621      	mov	r1, r4
 8001220:	f7ff fc32 	bl	8000a88 <__aeabi_d2uiz>
 8001224:	4602      	mov	r2, r0
 8001226:	4b39      	ldr	r3, [pc, #228]	; (800130c <main+0x214>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	4413      	add	r3, r2
 800122c:	4a37      	ldr	r2, [pc, #220]	; (800130c <main+0x214>)
 800122e:	6013      	str	r3, [r2, #0]
			  acum_RMS_samplesI += (uint32_t) (sqrt( (double) acumulaI) / 10);
 8001230:	4b34      	ldr	r3, [pc, #208]	; (8001304 <main+0x20c>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	4618      	mov	r0, r3
 8001236:	f7ff f8d5 	bl	80003e4 <__aeabi_ui2d>
 800123a:	4603      	mov	r3, r0
 800123c:	460c      	mov	r4, r1
 800123e:	4618      	mov	r0, r3
 8001240:	4621      	mov	r1, r4
 8001242:	f005 fcff 	bl	8006c44 <sqrt>
 8001246:	f04f 0200 	mov.w	r2, #0
 800124a:	4b2f      	ldr	r3, [pc, #188]	; (8001308 <main+0x210>)
 800124c:	f7ff fa6e 	bl	800072c <__aeabi_ddiv>
 8001250:	4603      	mov	r3, r0
 8001252:	460c      	mov	r4, r1
 8001254:	4618      	mov	r0, r3
 8001256:	4621      	mov	r1, r4
 8001258:	f7ff fc16 	bl	8000a88 <__aeabi_d2uiz>
 800125c:	4602      	mov	r2, r0
 800125e:	4b2c      	ldr	r3, [pc, #176]	; (8001310 <main+0x218>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	4413      	add	r3, r2
 8001264:	4a2a      	ldr	r2, [pc, #168]	; (8001310 <main+0x218>)
 8001266:	6013      	str	r3, [r2, #0]
			  cuenta_RMS_samplesV++;
 8001268:	4b2a      	ldr	r3, [pc, #168]	; (8001314 <main+0x21c>)
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	3301      	adds	r3, #1
 800126e:	b2da      	uxtb	r2, r3
 8001270:	4b28      	ldr	r3, [pc, #160]	; (8001314 <main+0x21c>)
 8001272:	701a      	strb	r2, [r3, #0]
			  cuenta_RMS_samplesI++;
 8001274:	4b28      	ldr	r3, [pc, #160]	; (8001318 <main+0x220>)
 8001276:	781b      	ldrb	r3, [r3, #0]
 8001278:	3301      	adds	r3, #1
 800127a:	b2da      	uxtb	r2, r3
 800127c:	4b26      	ldr	r3, [pc, #152]	; (8001318 <main+0x220>)
 800127e:	701a      	strb	r2, [r3, #0]
			  if (cuenta_RMS_samplesV == 10){
 8001280:	4b24      	ldr	r3, [pc, #144]	; (8001314 <main+0x21c>)
 8001282:	781b      	ldrb	r3, [r3, #0]
 8001284:	2b0a      	cmp	r3, #10
 8001286:	d11b      	bne.n	80012c0 <main+0x1c8>
				  RMS_samplesV = acum_RMS_samplesV / 10;
 8001288:	4b20      	ldr	r3, [pc, #128]	; (800130c <main+0x214>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	4a23      	ldr	r2, [pc, #140]	; (800131c <main+0x224>)
 800128e:	fba2 2303 	umull	r2, r3, r2, r3
 8001292:	08db      	lsrs	r3, r3, #3
 8001294:	4a22      	ldr	r2, [pc, #136]	; (8001320 <main+0x228>)
 8001296:	6013      	str	r3, [r2, #0]
				  RMS_samplesI = acum_RMS_samplesI / 10;
 8001298:	4b1d      	ldr	r3, [pc, #116]	; (8001310 <main+0x218>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4a1f      	ldr	r2, [pc, #124]	; (800131c <main+0x224>)
 800129e:	fba2 2303 	umull	r2, r3, r2, r3
 80012a2:	08db      	lsrs	r3, r3, #3
 80012a4:	4a1f      	ldr	r2, [pc, #124]	; (8001324 <main+0x22c>)
 80012a6:	6013      	str	r3, [r2, #0]
				  cuenta_RMS_samplesV = 0;
 80012a8:	4b1a      	ldr	r3, [pc, #104]	; (8001314 <main+0x21c>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	701a      	strb	r2, [r3, #0]
				  acum_RMS_samplesV = 0;
 80012ae:	4b17      	ldr	r3, [pc, #92]	; (800130c <main+0x214>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	601a      	str	r2, [r3, #0]
				  cuenta_RMS_samplesI = 0;
 80012b4:	4b18      	ldr	r3, [pc, #96]	; (8001318 <main+0x220>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	701a      	strb	r2, [r3, #0]
				  acum_RMS_samplesI = 0;
 80012ba:	4b15      	ldr	r3, [pc, #84]	; (8001310 <main+0x218>)
 80012bc:	2200      	movs	r2, #0
 80012be:	601a      	str	r2, [r3, #0]
			  acumulaV = 0;
 80012c0:	4b0f      	ldr	r3, [pc, #60]	; (8001300 <main+0x208>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	601a      	str	r2, [r3, #0]
			  acumulaI = 0;
 80012c6:	4b0f      	ldr	r3, [pc, #60]	; (8001304 <main+0x20c>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	601a      	str	r2, [r3, #0]
			  status_adc = 0;
 80012cc:	4b0b      	ldr	r3, [pc, #44]	; (80012fc <main+0x204>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	701a      	strb	r2, [r3, #0]
		  break;
 80012d2:	e0be      	b.n	8001452 <main+0x35a>
			  for (uint16_t i = 200; i < 400; i+=2){
 80012d4:	23c8      	movs	r3, #200	; 0xc8
 80012d6:	80bb      	strh	r3, [r7, #4]
 80012d8:	e049      	b.n	800136e <main+0x276>
 80012da:	bf00      	nop
 80012dc:	20000910 	.word	0x20000910
 80012e0:	20000958 	.word	0x20000958
 80012e4:	200002d0 	.word	0x200002d0
 80012e8:	2000023c 	.word	0x2000023c
 80012ec:	200009a0 	.word	0x200009a0
 80012f0:	200002b0 	.word	0x200002b0
 80012f4:	08006e60 	.word	0x08006e60
 80012f8:	08006e68 	.word	0x08006e68
 80012fc:	2000021c 	.word	0x2000021c
 8001300:	20000200 	.word	0x20000200
 8001304:	20000204 	.word	0x20000204
 8001308:	40240000 	.word	0x40240000
 800130c:	20000208 	.word	0x20000208
 8001310:	2000020c 	.word	0x2000020c
 8001314:	20000210 	.word	0x20000210
 8001318:	20000211 	.word	0x20000211
 800131c:	cccccccd 	.word	0xcccccccd
 8001320:	20000214 	.word	0x20000214
 8001324:	20000218 	.word	0x20000218
				  acumulaV += muestras[i]*muestras[i];
 8001328:	88bb      	ldrh	r3, [r7, #4]
 800132a:	4ab1      	ldr	r2, [pc, #708]	; (80015f0 <main+0x4f8>)
 800132c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001330:	88ba      	ldrh	r2, [r7, #4]
 8001332:	49af      	ldr	r1, [pc, #700]	; (80015f0 <main+0x4f8>)
 8001334:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8001338:	fb02 f203 	mul.w	r2, r2, r3
 800133c:	4bad      	ldr	r3, [pc, #692]	; (80015f4 <main+0x4fc>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	4413      	add	r3, r2
 8001342:	4aac      	ldr	r2, [pc, #688]	; (80015f4 <main+0x4fc>)
 8001344:	6013      	str	r3, [r2, #0]
				  acumulaI += muestras[i+1]*muestras[i+1];
 8001346:	88bb      	ldrh	r3, [r7, #4]
 8001348:	3301      	adds	r3, #1
 800134a:	4aa9      	ldr	r2, [pc, #676]	; (80015f0 <main+0x4f8>)
 800134c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001350:	88ba      	ldrh	r2, [r7, #4]
 8001352:	3201      	adds	r2, #1
 8001354:	49a6      	ldr	r1, [pc, #664]	; (80015f0 <main+0x4f8>)
 8001356:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800135a:	fb02 f203 	mul.w	r2, r2, r3
 800135e:	4ba6      	ldr	r3, [pc, #664]	; (80015f8 <main+0x500>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	4413      	add	r3, r2
 8001364:	4aa4      	ldr	r2, [pc, #656]	; (80015f8 <main+0x500>)
 8001366:	6013      	str	r3, [r2, #0]
			  for (uint16_t i = 200; i < 400; i+=2){
 8001368:	88bb      	ldrh	r3, [r7, #4]
 800136a:	3302      	adds	r3, #2
 800136c:	80bb      	strh	r3, [r7, #4]
 800136e:	88bb      	ldrh	r3, [r7, #4]
 8001370:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8001374:	d3d8      	bcc.n	8001328 <main+0x230>
			  acum_RMS_samplesV += (uint32_t) (sqrt( (double) acumulaV) / 10);
 8001376:	4b9f      	ldr	r3, [pc, #636]	; (80015f4 <main+0x4fc>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	4618      	mov	r0, r3
 800137c:	f7ff f832 	bl	80003e4 <__aeabi_ui2d>
 8001380:	4603      	mov	r3, r0
 8001382:	460c      	mov	r4, r1
 8001384:	4618      	mov	r0, r3
 8001386:	4621      	mov	r1, r4
 8001388:	f005 fc5c 	bl	8006c44 <sqrt>
 800138c:	f04f 0200 	mov.w	r2, #0
 8001390:	4b9a      	ldr	r3, [pc, #616]	; (80015fc <main+0x504>)
 8001392:	f7ff f9cb 	bl	800072c <__aeabi_ddiv>
 8001396:	4603      	mov	r3, r0
 8001398:	460c      	mov	r4, r1
 800139a:	4618      	mov	r0, r3
 800139c:	4621      	mov	r1, r4
 800139e:	f7ff fb73 	bl	8000a88 <__aeabi_d2uiz>
 80013a2:	4602      	mov	r2, r0
 80013a4:	4b96      	ldr	r3, [pc, #600]	; (8001600 <main+0x508>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	4413      	add	r3, r2
 80013aa:	4a95      	ldr	r2, [pc, #596]	; (8001600 <main+0x508>)
 80013ac:	6013      	str	r3, [r2, #0]
			  acum_RMS_samplesI += (uint32_t) (sqrt( (double) acumulaI) / 10);
 80013ae:	4b92      	ldr	r3, [pc, #584]	; (80015f8 <main+0x500>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	4618      	mov	r0, r3
 80013b4:	f7ff f816 	bl	80003e4 <__aeabi_ui2d>
 80013b8:	4603      	mov	r3, r0
 80013ba:	460c      	mov	r4, r1
 80013bc:	4618      	mov	r0, r3
 80013be:	4621      	mov	r1, r4
 80013c0:	f005 fc40 	bl	8006c44 <sqrt>
 80013c4:	f04f 0200 	mov.w	r2, #0
 80013c8:	4b8c      	ldr	r3, [pc, #560]	; (80015fc <main+0x504>)
 80013ca:	f7ff f9af 	bl	800072c <__aeabi_ddiv>
 80013ce:	4603      	mov	r3, r0
 80013d0:	460c      	mov	r4, r1
 80013d2:	4618      	mov	r0, r3
 80013d4:	4621      	mov	r1, r4
 80013d6:	f7ff fb57 	bl	8000a88 <__aeabi_d2uiz>
 80013da:	4602      	mov	r2, r0
 80013dc:	4b89      	ldr	r3, [pc, #548]	; (8001604 <main+0x50c>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	4413      	add	r3, r2
 80013e2:	4a88      	ldr	r2, [pc, #544]	; (8001604 <main+0x50c>)
 80013e4:	6013      	str	r3, [r2, #0]
			  cuenta_RMS_samplesV++;
 80013e6:	4b88      	ldr	r3, [pc, #544]	; (8001608 <main+0x510>)
 80013e8:	781b      	ldrb	r3, [r3, #0]
 80013ea:	3301      	adds	r3, #1
 80013ec:	b2da      	uxtb	r2, r3
 80013ee:	4b86      	ldr	r3, [pc, #536]	; (8001608 <main+0x510>)
 80013f0:	701a      	strb	r2, [r3, #0]
			  cuenta_RMS_samplesI++;
 80013f2:	4b86      	ldr	r3, [pc, #536]	; (800160c <main+0x514>)
 80013f4:	781b      	ldrb	r3, [r3, #0]
 80013f6:	3301      	adds	r3, #1
 80013f8:	b2da      	uxtb	r2, r3
 80013fa:	4b84      	ldr	r3, [pc, #528]	; (800160c <main+0x514>)
 80013fc:	701a      	strb	r2, [r3, #0]
			  if (cuenta_RMS_samplesV == 10){
 80013fe:	4b82      	ldr	r3, [pc, #520]	; (8001608 <main+0x510>)
 8001400:	781b      	ldrb	r3, [r3, #0]
 8001402:	2b0a      	cmp	r3, #10
 8001404:	d11b      	bne.n	800143e <main+0x346>
				  RMS_samplesV = acum_RMS_samplesV / 10;
 8001406:	4b7e      	ldr	r3, [pc, #504]	; (8001600 <main+0x508>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	4a81      	ldr	r2, [pc, #516]	; (8001610 <main+0x518>)
 800140c:	fba2 2303 	umull	r2, r3, r2, r3
 8001410:	08db      	lsrs	r3, r3, #3
 8001412:	4a80      	ldr	r2, [pc, #512]	; (8001614 <main+0x51c>)
 8001414:	6013      	str	r3, [r2, #0]
				  RMS_samplesI = acum_RMS_samplesI / 10;
 8001416:	4b7b      	ldr	r3, [pc, #492]	; (8001604 <main+0x50c>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	4a7d      	ldr	r2, [pc, #500]	; (8001610 <main+0x518>)
 800141c:	fba2 2303 	umull	r2, r3, r2, r3
 8001420:	08db      	lsrs	r3, r3, #3
 8001422:	4a7d      	ldr	r2, [pc, #500]	; (8001618 <main+0x520>)
 8001424:	6013      	str	r3, [r2, #0]
				  cuenta_RMS_samplesV = 0;
 8001426:	4b78      	ldr	r3, [pc, #480]	; (8001608 <main+0x510>)
 8001428:	2200      	movs	r2, #0
 800142a:	701a      	strb	r2, [r3, #0]
				  acum_RMS_samplesV = 0;
 800142c:	4b74      	ldr	r3, [pc, #464]	; (8001600 <main+0x508>)
 800142e:	2200      	movs	r2, #0
 8001430:	601a      	str	r2, [r3, #0]
				  cuenta_RMS_samplesI = 0;
 8001432:	4b76      	ldr	r3, [pc, #472]	; (800160c <main+0x514>)
 8001434:	2200      	movs	r2, #0
 8001436:	701a      	strb	r2, [r3, #0]
				  acum_RMS_samplesI = 0;
 8001438:	4b72      	ldr	r3, [pc, #456]	; (8001604 <main+0x50c>)
 800143a:	2200      	movs	r2, #0
 800143c:	601a      	str	r2, [r3, #0]
			  acumulaV = 0;
 800143e:	4b6d      	ldr	r3, [pc, #436]	; (80015f4 <main+0x4fc>)
 8001440:	2200      	movs	r2, #0
 8001442:	601a      	str	r2, [r3, #0]
			  acumulaI = 0;
 8001444:	4b6c      	ldr	r3, [pc, #432]	; (80015f8 <main+0x500>)
 8001446:	2200      	movs	r2, #0
 8001448:	601a      	str	r2, [r3, #0]
			  status_adc = 0;
 800144a:	4b74      	ldr	r3, [pc, #464]	; (800161c <main+0x524>)
 800144c:	2200      	movs	r2, #0
 800144e:	701a      	strb	r2, [r3, #0]
		  break;
 8001450:	bf00      	nop
	  } //fin switch(status_adc)


	  if (cuenta_fase == 5){
 8001452:	4b73      	ldr	r3, [pc, #460]	; (8001620 <main+0x528>)
 8001454:	781b      	ldrb	r3, [r3, #0]
 8001456:	2b05      	cmp	r3, #5
 8001458:	d13b      	bne.n	80014d2 <main+0x3da>

		  if (acum_fase > 4500){ //mayor que 180 grados.
 800145a:	4b72      	ldr	r3, [pc, #456]	; (8001624 <main+0x52c>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f241 1294 	movw	r2, #4500	; 0x1194
 8001462:	4293      	cmp	r3, r2
 8001464:	d91c      	bls.n	80014a0 <main+0x3a8>
			  valor_fase = (float) (acum_fase * 0.04 - 360.0);
 8001466:	4b6f      	ldr	r3, [pc, #444]	; (8001624 <main+0x52c>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	4618      	mov	r0, r3
 800146c:	f7fe ffba 	bl	80003e4 <__aeabi_ui2d>
 8001470:	a35d      	add	r3, pc, #372	; (adr r3, 80015e8 <main+0x4f0>)
 8001472:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001476:	f7ff f82f 	bl	80004d8 <__aeabi_dmul>
 800147a:	4603      	mov	r3, r0
 800147c:	460c      	mov	r4, r1
 800147e:	4618      	mov	r0, r3
 8001480:	4621      	mov	r1, r4
 8001482:	f04f 0200 	mov.w	r2, #0
 8001486:	4b68      	ldr	r3, [pc, #416]	; (8001628 <main+0x530>)
 8001488:	f7fe fe6e 	bl	8000168 <__aeabi_dsub>
 800148c:	4603      	mov	r3, r0
 800148e:	460c      	mov	r4, r1
 8001490:	4618      	mov	r0, r3
 8001492:	4621      	mov	r1, r4
 8001494:	f7ff fb18 	bl	8000ac8 <__aeabi_d2f>
 8001498:	4602      	mov	r2, r0
 800149a:	4b64      	ldr	r3, [pc, #400]	; (800162c <main+0x534>)
 800149c:	601a      	str	r2, [r3, #0]
 800149e:	e012      	b.n	80014c6 <main+0x3ce>
		  }else{
			  valor_fase = (float) (acum_fase * 0.04);
 80014a0:	4b60      	ldr	r3, [pc, #384]	; (8001624 <main+0x52c>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	4618      	mov	r0, r3
 80014a6:	f7fe ff9d 	bl	80003e4 <__aeabi_ui2d>
 80014aa:	a34f      	add	r3, pc, #316	; (adr r3, 80015e8 <main+0x4f0>)
 80014ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014b0:	f7ff f812 	bl	80004d8 <__aeabi_dmul>
 80014b4:	4603      	mov	r3, r0
 80014b6:	460c      	mov	r4, r1
 80014b8:	4618      	mov	r0, r3
 80014ba:	4621      	mov	r1, r4
 80014bc:	f7ff fb04 	bl	8000ac8 <__aeabi_d2f>
 80014c0:	4602      	mov	r2, r0
 80014c2:	4b5a      	ldr	r3, [pc, #360]	; (800162c <main+0x534>)
 80014c4:	601a      	str	r2, [r3, #0]
		  }

		  acum_fase = 0;
 80014c6:	4b57      	ldr	r3, [pc, #348]	; (8001624 <main+0x52c>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	601a      	str	r2, [r3, #0]
		  cuenta_fase = 0;
 80014cc:	4b54      	ldr	r3, [pc, #336]	; (8001620 <main+0x528>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	701a      	strb	r2, [r3, #0]
	  } //fin if cuenta_fase



	  switch (flag_protecV){
 80014d2:	4b57      	ldr	r3, [pc, #348]	; (8001630 <main+0x538>)
 80014d4:	781b      	ldrb	r3, [r3, #0]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d002      	beq.n	80014e0 <main+0x3e8>
 80014da:	2b01      	cmp	r3, #1
 80014dc:	d015      	beq.n	800150a <main+0x412>
			  if (HAL_GPIO_ReadPin(Rep_Pote_Vo_GPIO_Port, Rep_Pote_Vo_Pin) == (GPIO_PinState)SIGNAL_ON){
				  HAL_GPIO_WritePin(HAB_Vo_GPIO_Port, HAB_Vo_Pin, SIGNAL_ON);
				  flag_protecV = 0;
			  }
		  default:
		  break;
 80014de:	e034      	b.n	800154a <main+0x452>
			  if (PROTEC_V != 0){
 80014e0:	4b54      	ldr	r3, [pc, #336]	; (8001634 <main+0x53c>)
 80014e2:	689b      	ldr	r3, [r3, #8]
 80014e4:	f003 0240 	and.w	r2, r3, #64	; 0x40
 80014e8:	4b53      	ldr	r3, [pc, #332]	; (8001638 <main+0x540>)
 80014ea:	689b      	ldr	r3, [r3, #8]
 80014ec:	f003 0301 	and.w	r3, r3, #1
 80014f0:	4313      	orrs	r3, r2
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d025      	beq.n	8001542 <main+0x44a>
				  HAL_GPIO_WritePin(HAB_Vo_GPIO_Port, HAB_Vo_Pin, SIGNAL_OFF);
 80014f6:	2200      	movs	r2, #0
 80014f8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014fc:	484e      	ldr	r0, [pc, #312]	; (8001638 <main+0x540>)
 80014fe:	f001 fe18 	bl	8003132 <HAL_GPIO_WritePin>
				  flag_protecV = 1;
 8001502:	4b4b      	ldr	r3, [pc, #300]	; (8001630 <main+0x538>)
 8001504:	2201      	movs	r2, #1
 8001506:	701a      	strb	r2, [r3, #0]
		  break;
 8001508:	e01b      	b.n	8001542 <main+0x44a>
			  if (!PROTEC_V) break;
 800150a:	4b4a      	ldr	r3, [pc, #296]	; (8001634 <main+0x53c>)
 800150c:	689b      	ldr	r3, [r3, #8]
 800150e:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8001512:	4b49      	ldr	r3, [pc, #292]	; (8001638 <main+0x540>)
 8001514:	689b      	ldr	r3, [r3, #8]
 8001516:	f003 0301 	and.w	r3, r3, #1
 800151a:	4313      	orrs	r3, r2
 800151c:	2b00      	cmp	r3, #0
 800151e:	d012      	beq.n	8001546 <main+0x44e>
			  if (HAL_GPIO_ReadPin(Rep_Pote_Vo_GPIO_Port, Rep_Pote_Vo_Pin) == (GPIO_PinState)SIGNAL_ON){
 8001520:	2110      	movs	r1, #16
 8001522:	4844      	ldr	r0, [pc, #272]	; (8001634 <main+0x53c>)
 8001524:	f001 fdee 	bl	8003104 <HAL_GPIO_ReadPin>
 8001528:	4603      	mov	r3, r0
 800152a:	2b01      	cmp	r3, #1
 800152c:	d10d      	bne.n	800154a <main+0x452>
				  HAL_GPIO_WritePin(HAB_Vo_GPIO_Port, HAB_Vo_Pin, SIGNAL_ON);
 800152e:	2201      	movs	r2, #1
 8001530:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001534:	4840      	ldr	r0, [pc, #256]	; (8001638 <main+0x540>)
 8001536:	f001 fdfc 	bl	8003132 <HAL_GPIO_WritePin>
				  flag_protecV = 0;
 800153a:	4b3d      	ldr	r3, [pc, #244]	; (8001630 <main+0x538>)
 800153c:	2200      	movs	r2, #0
 800153e:	701a      	strb	r2, [r3, #0]
		  break;
 8001540:	e003      	b.n	800154a <main+0x452>
		  break;
 8001542:	bf00      	nop
 8001544:	e002      	b.n	800154c <main+0x454>
			  if (!PROTEC_V) break;
 8001546:	bf00      	nop
 8001548:	e000      	b.n	800154c <main+0x454>
		  break;
 800154a:	bf00      	nop
	  } //fin switch flag_protecV

	  switch (flag_protecI){
 800154c:	4b3b      	ldr	r3, [pc, #236]	; (800163c <main+0x544>)
 800154e:	781b      	ldrb	r3, [r3, #0]
 8001550:	2b00      	cmp	r3, #0
 8001552:	d002      	beq.n	800155a <main+0x462>
 8001554:	2b01      	cmp	r3, #1
 8001556:	d015      	beq.n	8001584 <main+0x48c>
			  if (HAL_GPIO_ReadPin(Rep_Pote_Io_GPIO_Port, Rep_Pote_Io_Pin) == (GPIO_PinState)SIGNAL_ON){
				  HAL_GPIO_WritePin(HAB_Io_GPIO_Port, HAB_Io_Pin, SIGNAL_ON);
				  flag_protecI = 0;
			  }
		  default:
		  break;
 8001558:	e034      	b.n	80015c4 <main+0x4cc>
			  if (PROTEC_A != 0){
 800155a:	4b36      	ldr	r3, [pc, #216]	; (8001634 <main+0x53c>)
 800155c:	689b      	ldr	r3, [r3, #8]
 800155e:	f003 0280 	and.w	r2, r3, #128	; 0x80
 8001562:	4b35      	ldr	r3, [pc, #212]	; (8001638 <main+0x540>)
 8001564:	689b      	ldr	r3, [r3, #8]
 8001566:	f003 0302 	and.w	r3, r3, #2
 800156a:	4313      	orrs	r3, r2
 800156c:	2b00      	cmp	r3, #0
 800156e:	d025      	beq.n	80015bc <main+0x4c4>
				  HAL_GPIO_WritePin(HAB_Io_GPIO_Port, HAB_Io_Pin, SIGNAL_OFF);
 8001570:	2200      	movs	r2, #0
 8001572:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001576:	4830      	ldr	r0, [pc, #192]	; (8001638 <main+0x540>)
 8001578:	f001 fddb 	bl	8003132 <HAL_GPIO_WritePin>
				  flag_protecI = 1;
 800157c:	4b2f      	ldr	r3, [pc, #188]	; (800163c <main+0x544>)
 800157e:	2201      	movs	r2, #1
 8001580:	701a      	strb	r2, [r3, #0]
		  break;
 8001582:	e01b      	b.n	80015bc <main+0x4c4>
			  if (!PROTEC_A) break;
 8001584:	4b2b      	ldr	r3, [pc, #172]	; (8001634 <main+0x53c>)
 8001586:	689b      	ldr	r3, [r3, #8]
 8001588:	f003 0280 	and.w	r2, r3, #128	; 0x80
 800158c:	4b2a      	ldr	r3, [pc, #168]	; (8001638 <main+0x540>)
 800158e:	689b      	ldr	r3, [r3, #8]
 8001590:	f003 0302 	and.w	r3, r3, #2
 8001594:	4313      	orrs	r3, r2
 8001596:	2b00      	cmp	r3, #0
 8001598:	d012      	beq.n	80015c0 <main+0x4c8>
			  if (HAL_GPIO_ReadPin(Rep_Pote_Io_GPIO_Port, Rep_Pote_Io_Pin) == (GPIO_PinState)SIGNAL_ON){
 800159a:	2120      	movs	r1, #32
 800159c:	4825      	ldr	r0, [pc, #148]	; (8001634 <main+0x53c>)
 800159e:	f001 fdb1 	bl	8003104 <HAL_GPIO_ReadPin>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b01      	cmp	r3, #1
 80015a6:	d10d      	bne.n	80015c4 <main+0x4cc>
				  HAL_GPIO_WritePin(HAB_Io_GPIO_Port, HAB_Io_Pin, SIGNAL_ON);
 80015a8:	2201      	movs	r2, #1
 80015aa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80015ae:	4822      	ldr	r0, [pc, #136]	; (8001638 <main+0x540>)
 80015b0:	f001 fdbf 	bl	8003132 <HAL_GPIO_WritePin>
				  flag_protecI = 0;
 80015b4:	4b21      	ldr	r3, [pc, #132]	; (800163c <main+0x544>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	701a      	strb	r2, [r3, #0]
		  break;
 80015ba:	e003      	b.n	80015c4 <main+0x4cc>
		  break;
 80015bc:	bf00      	nop
 80015be:	e002      	b.n	80015c6 <main+0x4ce>
			  if (!PROTEC_A) break;
 80015c0:	bf00      	nop
 80015c2:	e000      	b.n	80015c6 <main+0x4ce>
		  break;
 80015c4:	bf00      	nop
	  } //fin switch flag_protecI

	  if (flag_tim2 != 0){ //desborda cada 10 ms
 80015c6:	4b1e      	ldr	r3, [pc, #120]	; (8001640 <main+0x548>)
 80015c8:	781b      	ldrb	r3, [r3, #0]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	f43f ade3 	beq.w	8001196 <main+0x9e>


		  if (imprimePantalla != 0){
 80015d0:	4b1c      	ldr	r3, [pc, #112]	; (8001644 <main+0x54c>)
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d037      	beq.n	8001648 <main+0x550>

			  imprimePantalla--;
 80015d8:	4b1a      	ldr	r3, [pc, #104]	; (8001644 <main+0x54c>)
 80015da:	781b      	ldrb	r3, [r3, #0]
 80015dc:	3b01      	subs	r3, #1
 80015de:	b2da      	uxtb	r2, r3
 80015e0:	4b18      	ldr	r3, [pc, #96]	; (8001644 <main+0x54c>)
 80015e2:	701a      	strb	r2, [r3, #0]
 80015e4:	e06a      	b.n	80016bc <main+0x5c4>
 80015e6:	bf00      	nop
 80015e8:	47ae147b 	.word	0x47ae147b
 80015ec:	3fa47ae1 	.word	0x3fa47ae1
 80015f0:	200002d0 	.word	0x200002d0
 80015f4:	20000200 	.word	0x20000200
 80015f8:	20000204 	.word	0x20000204
 80015fc:	40240000 	.word	0x40240000
 8001600:	20000208 	.word	0x20000208
 8001604:	2000020c 	.word	0x2000020c
 8001608:	20000210 	.word	0x20000210
 800160c:	20000211 	.word	0x20000211
 8001610:	cccccccd 	.word	0xcccccccd
 8001614:	20000214 	.word	0x20000214
 8001618:	20000218 	.word	0x20000218
 800161c:	2000021c 	.word	0x2000021c
 8001620:	20000224 	.word	0x20000224
 8001624:	20000220 	.word	0x20000220
 8001628:	40768000 	.word	0x40768000
 800162c:	20000228 	.word	0x20000228
 8001630:	2000022d 	.word	0x2000022d
 8001634:	40010800 	.word	0x40010800
 8001638:	40010c00 	.word	0x40010c00
 800163c:	2000022e 	.word	0x2000022e
 8001640:	2000022c 	.word	0x2000022c
 8001644:	20000000 	.word	0x20000000

		  }else{

			  LCD_GoToxy(0, 0);
 8001648:	2100      	movs	r1, #0
 800164a:	2000      	movs	r0, #0
 800164c:	f7ff fd0b 	bl	8001066 <LCD_GoToxy>
			  LCD_Print("Título");
 8001650:	481c      	ldr	r0, [pc, #112]	; (80016c4 <main+0x5cc>)
 8001652:	f7ff fd3b 	bl	80010cc <LCD_Print>
			  LCD_GoToxy(0, 1);
 8001656:	2101      	movs	r1, #1
 8001658:	2000      	movs	r0, #0
 800165a:	f7ff fd04 	bl	8001066 <LCD_GoToxy>
			  sprintf(texto, "Vo: %d [V]", RMS_samplesV);
 800165e:	4b1a      	ldr	r3, [pc, #104]	; (80016c8 <main+0x5d0>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	461a      	mov	r2, r3
 8001664:	4919      	ldr	r1, [pc, #100]	; (80016cc <main+0x5d4>)
 8001666:	481a      	ldr	r0, [pc, #104]	; (80016d0 <main+0x5d8>)
 8001668:	f003 fefe 	bl	8005468 <siprintf>
			  LCD_Print(texto);
 800166c:	4818      	ldr	r0, [pc, #96]	; (80016d0 <main+0x5d8>)
 800166e:	f7ff fd2d 	bl	80010cc <LCD_Print>
			  LCD_GoToxy(0, 2);
 8001672:	2102      	movs	r1, #2
 8001674:	2000      	movs	r0, #0
 8001676:	f7ff fcf6 	bl	8001066 <LCD_GoToxy>
			  sprintf(texto, "Io: %d [A]", RMS_samplesI);
 800167a:	4b16      	ldr	r3, [pc, #88]	; (80016d4 <main+0x5dc>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	461a      	mov	r2, r3
 8001680:	4915      	ldr	r1, [pc, #84]	; (80016d8 <main+0x5e0>)
 8001682:	4813      	ldr	r0, [pc, #76]	; (80016d0 <main+0x5d8>)
 8001684:	f003 fef0 	bl	8005468 <siprintf>
			  LCD_Print(texto);
 8001688:	4811      	ldr	r0, [pc, #68]	; (80016d0 <main+0x5d8>)
 800168a:	f7ff fd1f 	bl	80010cc <LCD_Print>
			  LCD_GoToxy(0, 3);
 800168e:	2103      	movs	r1, #3
 8001690:	2000      	movs	r0, #0
 8001692:	f7ff fce8 	bl	8001066 <LCD_GoToxy>
			  sprintf(texto, "Phi: %f [°]", valor_fase);
 8001696:	4b11      	ldr	r3, [pc, #68]	; (80016dc <main+0x5e4>)
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	4618      	mov	r0, r3
 800169c:	f7fe fec4 	bl	8000428 <__aeabi_f2d>
 80016a0:	4603      	mov	r3, r0
 80016a2:	460c      	mov	r4, r1
 80016a4:	461a      	mov	r2, r3
 80016a6:	4623      	mov	r3, r4
 80016a8:	490d      	ldr	r1, [pc, #52]	; (80016e0 <main+0x5e8>)
 80016aa:	4809      	ldr	r0, [pc, #36]	; (80016d0 <main+0x5d8>)
 80016ac:	f003 fedc 	bl	8005468 <siprintf>
			  LCD_Print(texto);
 80016b0:	4807      	ldr	r0, [pc, #28]	; (80016d0 <main+0x5d8>)
 80016b2:	f7ff fd0b 	bl	80010cc <LCD_Print>

			  imprimePantalla = 25;
 80016b6:	4b0b      	ldr	r3, [pc, #44]	; (80016e4 <main+0x5ec>)
 80016b8:	2219      	movs	r2, #25
 80016ba:	701a      	strb	r2, [r3, #0]

		  } //fin if imprimePantalla

		  flag_tim2 = 0;
 80016bc:	4b0a      	ldr	r3, [pc, #40]	; (80016e8 <main+0x5f0>)
 80016be:	2200      	movs	r2, #0
 80016c0:	701a      	strb	r2, [r3, #0]
	  switch (status_adc) {
 80016c2:	e568      	b.n	8001196 <main+0x9e>
 80016c4:	08006e78 	.word	0x08006e78
 80016c8:	20000214 	.word	0x20000214
 80016cc:	08006e80 	.word	0x08006e80
 80016d0:	200002b0 	.word	0x200002b0
 80016d4:	20000218 	.word	0x20000218
 80016d8:	08006e8c 	.word	0x08006e8c
 80016dc:	20000228 	.word	0x20000228
 80016e0:	08006e98 	.word	0x08006e98
 80016e4:	20000000 	.word	0x20000000
 80016e8:	2000022c 	.word	0x2000022c

080016ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b094      	sub	sp, #80	; 0x50
 80016f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016f2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016f6:	2228      	movs	r2, #40	; 0x28
 80016f8:	2100      	movs	r1, #0
 80016fa:	4618      	mov	r0, r3
 80016fc:	f003 fa5c 	bl	8004bb8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001700:	f107 0314 	add.w	r3, r7, #20
 8001704:	2200      	movs	r2, #0
 8001706:	601a      	str	r2, [r3, #0]
 8001708:	605a      	str	r2, [r3, #4]
 800170a:	609a      	str	r2, [r3, #8]
 800170c:	60da      	str	r2, [r3, #12]
 800170e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001710:	1d3b      	adds	r3, r7, #4
 8001712:	2200      	movs	r2, #0
 8001714:	601a      	str	r2, [r3, #0]
 8001716:	605a      	str	r2, [r3, #4]
 8001718:	609a      	str	r2, [r3, #8]
 800171a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800171c:	2301      	movs	r3, #1
 800171e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001720:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001724:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001726:	2300      	movs	r3, #0
 8001728:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800172a:	2301      	movs	r3, #1
 800172c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800172e:	2302      	movs	r3, #2
 8001730:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001732:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001736:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001738:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800173c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800173e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001742:	4618      	mov	r0, r3
 8001744:	f001 fd0e 	bl	8003164 <HAL_RCC_OscConfig>
 8001748:	4603      	mov	r3, r0
 800174a:	2b00      	cmp	r3, #0
 800174c:	d001      	beq.n	8001752 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800174e:	f000 f883 	bl	8001858 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001752:	230f      	movs	r3, #15
 8001754:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001756:	2302      	movs	r3, #2
 8001758:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800175a:	2300      	movs	r3, #0
 800175c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800175e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001762:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001764:	2300      	movs	r3, #0
 8001766:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001768:	f107 0314 	add.w	r3, r7, #20
 800176c:	2102      	movs	r1, #2
 800176e:	4618      	mov	r0, r3
 8001770:	f001 ff78 	bl	8003664 <HAL_RCC_ClockConfig>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d001      	beq.n	800177e <SystemClock_Config+0x92>
  {
    Error_Handler();
 800177a:	f000 f86d 	bl	8001858 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800177e:	2302      	movs	r3, #2
 8001780:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001782:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001786:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001788:	1d3b      	adds	r3, r7, #4
 800178a:	4618      	mov	r0, r3
 800178c:	f002 f906 	bl	800399c <HAL_RCCEx_PeriphCLKConfig>
 8001790:	4603      	mov	r3, r0
 8001792:	2b00      	cmp	r3, #0
 8001794:	d001      	beq.n	800179a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001796:	f000 f85f 	bl	8001858 <Error_Handler>
  }
}
 800179a:	bf00      	nop
 800179c:	3750      	adds	r7, #80	; 0x50
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}
	...

080017a4 <HAL_ADC_ConvHalfCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc){
 80017a4:	b480      	push	{r7}
 80017a6:	b083      	sub	sp, #12
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
	status_adc = 1;
 80017ac:	4b03      	ldr	r3, [pc, #12]	; (80017bc <HAL_ADC_ConvHalfCpltCallback+0x18>)
 80017ae:	2201      	movs	r2, #1
 80017b0:	701a      	strb	r2, [r3, #0]
}
 80017b2:	bf00      	nop
 80017b4:	370c      	adds	r7, #12
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bc80      	pop	{r7}
 80017ba:	4770      	bx	lr
 80017bc:	2000021c 	.word	0x2000021c

080017c0 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 80017c0:	b480      	push	{r7}
 80017c2:	b083      	sub	sp, #12
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
	status_adc = 2;
 80017c8:	4b03      	ldr	r3, [pc, #12]	; (80017d8 <HAL_ADC_ConvCpltCallback+0x18>)
 80017ca:	2202      	movs	r2, #2
 80017cc:	701a      	strb	r2, [r3, #0]
}
 80017ce:	bf00      	nop
 80017d0:	370c      	adds	r7, #12
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bc80      	pop	{r7}
 80017d6:	4770      	bx	lr
 80017d8:	2000021c 	.word	0x2000021c

080017dc <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 80017dc:	b480      	push	{r7}
 80017de:	b083      	sub	sp, #12
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]

	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1){ // i.e.: PB6 ascendente
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	7f1b      	ldrb	r3, [r3, #28]
 80017e8:	2b01      	cmp	r3, #1
 80017ea:	d103      	bne.n	80017f4 <HAL_TIM_IC_CaptureCallback+0x18>

		__HAL_TIM_SET_COUNTER (&htim4, 0);
 80017ec:	4b0d      	ldr	r3, [pc, #52]	; (8001824 <HAL_TIM_IC_CaptureCallback+0x48>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	2200      	movs	r2, #0
 80017f2:	625a      	str	r2, [r3, #36]	; 0x24

	} //fin if HAL_TIM_ACTIVE_CHANNEL_1

	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3){ // i.e.: PB8 descendente
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	7f1b      	ldrb	r3, [r3, #28]
 80017f8:	2b04      	cmp	r3, #4
 80017fa:	d10d      	bne.n	8001818 <HAL_TIM_IC_CaptureCallback+0x3c>

		acum_fase += __HAL_TIM_GET_COUNTER (&htim4);
 80017fc:	4b09      	ldr	r3, [pc, #36]	; (8001824 <HAL_TIM_IC_CaptureCallback+0x48>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001802:	4b09      	ldr	r3, [pc, #36]	; (8001828 <HAL_TIM_IC_CaptureCallback+0x4c>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	4413      	add	r3, r2
 8001808:	4a07      	ldr	r2, [pc, #28]	; (8001828 <HAL_TIM_IC_CaptureCallback+0x4c>)
 800180a:	6013      	str	r3, [r2, #0]
		cuenta_fase++;
 800180c:	4b07      	ldr	r3, [pc, #28]	; (800182c <HAL_TIM_IC_CaptureCallback+0x50>)
 800180e:	781b      	ldrb	r3, [r3, #0]
 8001810:	3301      	adds	r3, #1
 8001812:	b2da      	uxtb	r2, r3
 8001814:	4b05      	ldr	r3, [pc, #20]	; (800182c <HAL_TIM_IC_CaptureCallback+0x50>)
 8001816:	701a      	strb	r2, [r3, #0]

	} //fin HAL_TIM_ACTIVE_CHANNEL_3

} //fin HAL_TIM_IC_CaptureCallback()
 8001818:	bf00      	nop
 800181a:	370c      	adds	r7, #12
 800181c:	46bd      	mov	sp, r7
 800181e:	bc80      	pop	{r7}
 8001820:	4770      	bx	lr
 8001822:	bf00      	nop
 8001824:	20000910 	.word	0x20000910
 8001828:	20000220 	.word	0x20000220
 800182c:	20000224 	.word	0x20000224

08001830 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001830:	b480      	push	{r7}
 8001832:	b083      	sub	sp, #12
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2){
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001840:	d102      	bne.n	8001848 <HAL_TIM_PeriodElapsedCallback+0x18>
		flag_tim2 = 1;
 8001842:	4b04      	ldr	r3, [pc, #16]	; (8001854 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001844:	2201      	movs	r2, #1
 8001846:	701a      	strb	r2, [r3, #0]
	}
}
 8001848:	bf00      	nop
 800184a:	370c      	adds	r7, #12
 800184c:	46bd      	mov	sp, r7
 800184e:	bc80      	pop	{r7}
 8001850:	4770      	bx	lr
 8001852:	bf00      	nop
 8001854:	2000022c 	.word	0x2000022c

08001858 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800185c:	bf00      	nop
 800185e:	46bd      	mov	sp, r7
 8001860:	bc80      	pop	{r7}
 8001862:	4770      	bx	lr

08001864 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001864:	b480      	push	{r7}
 8001866:	b085      	sub	sp, #20
 8001868:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800186a:	4b15      	ldr	r3, [pc, #84]	; (80018c0 <HAL_MspInit+0x5c>)
 800186c:	699b      	ldr	r3, [r3, #24]
 800186e:	4a14      	ldr	r2, [pc, #80]	; (80018c0 <HAL_MspInit+0x5c>)
 8001870:	f043 0301 	orr.w	r3, r3, #1
 8001874:	6193      	str	r3, [r2, #24]
 8001876:	4b12      	ldr	r3, [pc, #72]	; (80018c0 <HAL_MspInit+0x5c>)
 8001878:	699b      	ldr	r3, [r3, #24]
 800187a:	f003 0301 	and.w	r3, r3, #1
 800187e:	60bb      	str	r3, [r7, #8]
 8001880:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001882:	4b0f      	ldr	r3, [pc, #60]	; (80018c0 <HAL_MspInit+0x5c>)
 8001884:	69db      	ldr	r3, [r3, #28]
 8001886:	4a0e      	ldr	r2, [pc, #56]	; (80018c0 <HAL_MspInit+0x5c>)
 8001888:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800188c:	61d3      	str	r3, [r2, #28]
 800188e:	4b0c      	ldr	r3, [pc, #48]	; (80018c0 <HAL_MspInit+0x5c>)
 8001890:	69db      	ldr	r3, [r3, #28]
 8001892:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001896:	607b      	str	r3, [r7, #4]
 8001898:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800189a:	4b0a      	ldr	r3, [pc, #40]	; (80018c4 <HAL_MspInit+0x60>)
 800189c:	685b      	ldr	r3, [r3, #4]
 800189e:	60fb      	str	r3, [r7, #12]
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80018a6:	60fb      	str	r3, [r7, #12]
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80018ae:	60fb      	str	r3, [r7, #12]
 80018b0:	4a04      	ldr	r2, [pc, #16]	; (80018c4 <HAL_MspInit+0x60>)
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018b6:	bf00      	nop
 80018b8:	3714      	adds	r7, #20
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bc80      	pop	{r7}
 80018be:	4770      	bx	lr
 80018c0:	40021000 	.word	0x40021000
 80018c4:	40010000 	.word	0x40010000

080018c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018c8:	b480      	push	{r7}
 80018ca:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80018cc:	bf00      	nop
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bc80      	pop	{r7}
 80018d2:	4770      	bx	lr

080018d4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018d4:	b480      	push	{r7}
 80018d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018d8:	e7fe      	b.n	80018d8 <HardFault_Handler+0x4>

080018da <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018da:	b480      	push	{r7}
 80018dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018de:	e7fe      	b.n	80018de <MemManage_Handler+0x4>

080018e0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018e0:	b480      	push	{r7}
 80018e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018e4:	e7fe      	b.n	80018e4 <BusFault_Handler+0x4>

080018e6 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018e6:	b480      	push	{r7}
 80018e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018ea:	e7fe      	b.n	80018ea <UsageFault_Handler+0x4>

080018ec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018ec:	b480      	push	{r7}
 80018ee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018f0:	bf00      	nop
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bc80      	pop	{r7}
 80018f6:	4770      	bx	lr

080018f8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018f8:	b480      	push	{r7}
 80018fa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018fc:	bf00      	nop
 80018fe:	46bd      	mov	sp, r7
 8001900:	bc80      	pop	{r7}
 8001902:	4770      	bx	lr

08001904 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001904:	b480      	push	{r7}
 8001906:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001908:	bf00      	nop
 800190a:	46bd      	mov	sp, r7
 800190c:	bc80      	pop	{r7}
 800190e:	4770      	bx	lr

08001910 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001914:	f000 fad4 	bl	8001ec0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001918:	bf00      	nop
 800191a:	bd80      	pop	{r7, pc}

0800191c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001920:	4802      	ldr	r0, [pc, #8]	; (800192c <DMA1_Channel1_IRQHandler+0x10>)
 8001922:	f001 f961 	bl	8002be8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001926:	bf00      	nop
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	2000026c 	.word	0x2000026c

08001930 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001934:	4802      	ldr	r0, [pc, #8]	; (8001940 <ADC1_2_IRQHandler+0x10>)
 8001936:	f000 fcb7 	bl	80022a8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800193a:	bf00      	nop
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	2000023c 	.word	0x2000023c

08001944 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001948:	4802      	ldr	r0, [pc, #8]	; (8001954 <TIM2_IRQHandler+0x10>)
 800194a:	f002 fb27 	bl	8003f9c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800194e:	bf00      	nop
 8001950:	bd80      	pop	{r7, pc}
 8001952:	bf00      	nop
 8001954:	200009a0 	.word	0x200009a0

08001958 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800195c:	4802      	ldr	r0, [pc, #8]	; (8001968 <TIM4_IRQHandler+0x10>)
 800195e:	f002 fb1d 	bl	8003f9c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001962:	bf00      	nop
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	20000910 	.word	0x20000910

0800196c <_sbrk>:
 800196c:	b580      	push	{r7, lr}
 800196e:	b086      	sub	sp, #24
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
 8001974:	4a14      	ldr	r2, [pc, #80]	; (80019c8 <_sbrk+0x5c>)
 8001976:	4b15      	ldr	r3, [pc, #84]	; (80019cc <_sbrk+0x60>)
 8001978:	1ad3      	subs	r3, r2, r3
 800197a:	617b      	str	r3, [r7, #20]
 800197c:	697b      	ldr	r3, [r7, #20]
 800197e:	613b      	str	r3, [r7, #16]
 8001980:	4b13      	ldr	r3, [pc, #76]	; (80019d0 <_sbrk+0x64>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	2b00      	cmp	r3, #0
 8001986:	d102      	bne.n	800198e <_sbrk+0x22>
 8001988:	4b11      	ldr	r3, [pc, #68]	; (80019d0 <_sbrk+0x64>)
 800198a:	4a12      	ldr	r2, [pc, #72]	; (80019d4 <_sbrk+0x68>)
 800198c:	601a      	str	r2, [r3, #0]
 800198e:	4b10      	ldr	r3, [pc, #64]	; (80019d0 <_sbrk+0x64>)
 8001990:	681a      	ldr	r2, [r3, #0]
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	4413      	add	r3, r2
 8001996:	693a      	ldr	r2, [r7, #16]
 8001998:	429a      	cmp	r2, r3
 800199a:	d207      	bcs.n	80019ac <_sbrk+0x40>
 800199c:	f003 f8e2 	bl	8004b64 <__errno>
 80019a0:	4602      	mov	r2, r0
 80019a2:	230c      	movs	r3, #12
 80019a4:	6013      	str	r3, [r2, #0]
 80019a6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80019aa:	e009      	b.n	80019c0 <_sbrk+0x54>
 80019ac:	4b08      	ldr	r3, [pc, #32]	; (80019d0 <_sbrk+0x64>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	60fb      	str	r3, [r7, #12]
 80019b2:	4b07      	ldr	r3, [pc, #28]	; (80019d0 <_sbrk+0x64>)
 80019b4:	681a      	ldr	r2, [r3, #0]
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	4413      	add	r3, r2
 80019ba:	4a05      	ldr	r2, [pc, #20]	; (80019d0 <_sbrk+0x64>)
 80019bc:	6013      	str	r3, [r2, #0]
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	4618      	mov	r0, r3
 80019c2:	3718      	adds	r7, #24
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bd80      	pop	{r7, pc}
 80019c8:	20005000 	.word	0x20005000
 80019cc:	00000400 	.word	0x00000400
 80019d0:	20000230 	.word	0x20000230
 80019d4:	20000a38 	.word	0x20000a38

080019d8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80019d8:	b480      	push	{r7}
 80019da:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019dc:	bf00      	nop
 80019de:	46bd      	mov	sp, r7
 80019e0:	bc80      	pop	{r7}
 80019e2:	4770      	bx	lr

080019e4 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b086      	sub	sp, #24
 80019e8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019ea:	f107 0308 	add.w	r3, r7, #8
 80019ee:	2200      	movs	r2, #0
 80019f0:	601a      	str	r2, [r3, #0]
 80019f2:	605a      	str	r2, [r3, #4]
 80019f4:	609a      	str	r2, [r3, #8]
 80019f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019f8:	463b      	mov	r3, r7
 80019fa:	2200      	movs	r2, #0
 80019fc:	601a      	str	r2, [r3, #0]
 80019fe:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 8001a00:	4b1e      	ldr	r3, [pc, #120]	; (8001a7c <MX_TIM2_Init+0x98>)
 8001a02:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a06:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 720-1;
 8001a08:	4b1c      	ldr	r3, [pc, #112]	; (8001a7c <MX_TIM2_Init+0x98>)
 8001a0a:	f240 22cf 	movw	r2, #719	; 0x2cf
 8001a0e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a10:	4b1a      	ldr	r3, [pc, #104]	; (8001a7c <MX_TIM2_Init+0x98>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8001a16:	4b19      	ldr	r3, [pc, #100]	; (8001a7c <MX_TIM2_Init+0x98>)
 8001a18:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001a1c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a1e:	4b17      	ldr	r3, [pc, #92]	; (8001a7c <MX_TIM2_Init+0x98>)
 8001a20:	2200      	movs	r2, #0
 8001a22:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a24:	4b15      	ldr	r3, [pc, #84]	; (8001a7c <MX_TIM2_Init+0x98>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001a2a:	4814      	ldr	r0, [pc, #80]	; (8001a7c <MX_TIM2_Init+0x98>)
 8001a2c:	f002 f86c 	bl	8003b08 <HAL_TIM_Base_Init>
 8001a30:	4603      	mov	r3, r0
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d001      	beq.n	8001a3a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001a36:	f7ff ff0f 	bl	8001858 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a3a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a3e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001a40:	f107 0308 	add.w	r3, r7, #8
 8001a44:	4619      	mov	r1, r3
 8001a46:	480d      	ldr	r0, [pc, #52]	; (8001a7c <MX_TIM2_Init+0x98>)
 8001a48:	f002 fc44 	bl	80042d4 <HAL_TIM_ConfigClockSource>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d001      	beq.n	8001a56 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001a52:	f7ff ff01 	bl	8001858 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a56:	2300      	movs	r3, #0
 8001a58:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a5e:	463b      	mov	r3, r7
 8001a60:	4619      	mov	r1, r3
 8001a62:	4806      	ldr	r0, [pc, #24]	; (8001a7c <MX_TIM2_Init+0x98>)
 8001a64:	f002 ff32 	bl	80048cc <HAL_TIMEx_MasterConfigSynchronization>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d001      	beq.n	8001a72 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001a6e:	f7ff fef3 	bl	8001858 <Error_Handler>
  }

}
 8001a72:	bf00      	nop
 8001a74:	3718      	adds	r7, #24
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	200009a0 	.word	0x200009a0

08001a80 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b086      	sub	sp, #24
 8001a84:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a86:	f107 0308 	add.w	r3, r7, #8
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	601a      	str	r2, [r3, #0]
 8001a8e:	605a      	str	r2, [r3, #4]
 8001a90:	609a      	str	r2, [r3, #8]
 8001a92:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a94:	463b      	mov	r3, r7
 8001a96:	2200      	movs	r2, #0
 8001a98:	601a      	str	r2, [r3, #0]
 8001a9a:	605a      	str	r2, [r3, #4]

  htim3.Instance = TIM3;
 8001a9c:	4b1c      	ldr	r3, [pc, #112]	; (8001b10 <MX_TIM3_Init+0x90>)
 8001a9e:	4a1d      	ldr	r2, [pc, #116]	; (8001b14 <MX_TIM3_Init+0x94>)
 8001aa0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 8001aa2:	4b1b      	ldr	r3, [pc, #108]	; (8001b10 <MX_TIM3_Init+0x90>)
 8001aa4:	2247      	movs	r2, #71	; 0x47
 8001aa6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001aa8:	4b19      	ldr	r3, [pc, #100]	; (8001b10 <MX_TIM3_Init+0x90>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 8001aae:	4b18      	ldr	r3, [pc, #96]	; (8001b10 <MX_TIM3_Init+0x90>)
 8001ab0:	2263      	movs	r2, #99	; 0x63
 8001ab2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ab4:	4b16      	ldr	r3, [pc, #88]	; (8001b10 <MX_TIM3_Init+0x90>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001aba:	4b15      	ldr	r3, [pc, #84]	; (8001b10 <MX_TIM3_Init+0x90>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001ac0:	4813      	ldr	r0, [pc, #76]	; (8001b10 <MX_TIM3_Init+0x90>)
 8001ac2:	f002 f821 	bl	8003b08 <HAL_TIM_Base_Init>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d001      	beq.n	8001ad0 <MX_TIM3_Init+0x50>
  {
    Error_Handler();
 8001acc:	f7ff fec4 	bl	8001858 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ad0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ad4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001ad6:	f107 0308 	add.w	r3, r7, #8
 8001ada:	4619      	mov	r1, r3
 8001adc:	480c      	ldr	r0, [pc, #48]	; (8001b10 <MX_TIM3_Init+0x90>)
 8001ade:	f002 fbf9 	bl	80042d4 <HAL_TIM_ConfigClockSource>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d001      	beq.n	8001aec <MX_TIM3_Init+0x6c>
  {
    Error_Handler();
 8001ae8:	f7ff feb6 	bl	8001858 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001aec:	2320      	movs	r3, #32
 8001aee:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001af0:	2300      	movs	r3, #0
 8001af2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001af4:	463b      	mov	r3, r7
 8001af6:	4619      	mov	r1, r3
 8001af8:	4805      	ldr	r0, [pc, #20]	; (8001b10 <MX_TIM3_Init+0x90>)
 8001afa:	f002 fee7 	bl	80048cc <HAL_TIMEx_MasterConfigSynchronization>
 8001afe:	4603      	mov	r3, r0
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d001      	beq.n	8001b08 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 8001b04:	f7ff fea8 	bl	8001858 <Error_Handler>
  }

}
 8001b08:	bf00      	nop
 8001b0a:	3718      	adds	r7, #24
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}
 8001b10:	20000958 	.word	0x20000958
 8001b14:	40000400 	.word	0x40000400

08001b18 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b08a      	sub	sp, #40	; 0x28
 8001b1c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b1e:	f107 0318 	add.w	r3, r7, #24
 8001b22:	2200      	movs	r2, #0
 8001b24:	601a      	str	r2, [r3, #0]
 8001b26:	605a      	str	r2, [r3, #4]
 8001b28:	609a      	str	r2, [r3, #8]
 8001b2a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b2c:	f107 0310 	add.w	r3, r7, #16
 8001b30:	2200      	movs	r2, #0
 8001b32:	601a      	str	r2, [r3, #0]
 8001b34:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001b36:	463b      	mov	r3, r7
 8001b38:	2200      	movs	r2, #0
 8001b3a:	601a      	str	r2, [r3, #0]
 8001b3c:	605a      	str	r2, [r3, #4]
 8001b3e:	609a      	str	r2, [r3, #8]
 8001b40:	60da      	str	r2, [r3, #12]

  htim4.Instance = TIM4;
 8001b42:	4b32      	ldr	r3, [pc, #200]	; (8001c0c <MX_TIM4_Init+0xf4>)
 8001b44:	4a32      	ldr	r2, [pc, #200]	; (8001c10 <MX_TIM4_Init+0xf8>)
 8001b46:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 800-1;
 8001b48:	4b30      	ldr	r3, [pc, #192]	; (8001c0c <MX_TIM4_Init+0xf4>)
 8001b4a:	f240 321f 	movw	r2, #799	; 0x31f
 8001b4e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b50:	4b2e      	ldr	r3, [pc, #184]	; (8001c0c <MX_TIM4_Init+0xf4>)
 8001b52:	2200      	movs	r2, #0
 8001b54:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 10000;
 8001b56:	4b2d      	ldr	r3, [pc, #180]	; (8001c0c <MX_TIM4_Init+0xf4>)
 8001b58:	f242 7210 	movw	r2, #10000	; 0x2710
 8001b5c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b5e:	4b2b      	ldr	r3, [pc, #172]	; (8001c0c <MX_TIM4_Init+0xf4>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b64:	4b29      	ldr	r3, [pc, #164]	; (8001c0c <MX_TIM4_Init+0xf4>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001b6a:	4828      	ldr	r0, [pc, #160]	; (8001c0c <MX_TIM4_Init+0xf4>)
 8001b6c:	f001 ffcc 	bl	8003b08 <HAL_TIM_Base_Init>
 8001b70:	4603      	mov	r3, r0
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d001      	beq.n	8001b7a <MX_TIM4_Init+0x62>
  {
    Error_Handler();
 8001b76:	f7ff fe6f 	bl	8001858 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b7a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b7e:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001b80:	f107 0318 	add.w	r3, r7, #24
 8001b84:	4619      	mov	r1, r3
 8001b86:	4821      	ldr	r0, [pc, #132]	; (8001c0c <MX_TIM4_Init+0xf4>)
 8001b88:	f002 fba4 	bl	80042d4 <HAL_TIM_ConfigClockSource>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d001      	beq.n	8001b96 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8001b92:	f7ff fe61 	bl	8001858 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8001b96:	481d      	ldr	r0, [pc, #116]	; (8001c0c <MX_TIM4_Init+0xf4>)
 8001b98:	f002 f8a2 	bl	8003ce0 <HAL_TIM_IC_Init>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d001      	beq.n	8001ba6 <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 8001ba2:	f7ff fe59 	bl	8001858 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001baa:	2300      	movs	r3, #0
 8001bac:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001bae:	f107 0310 	add.w	r3, r7, #16
 8001bb2:	4619      	mov	r1, r3
 8001bb4:	4815      	ldr	r0, [pc, #84]	; (8001c0c <MX_TIM4_Init+0xf4>)
 8001bb6:	f002 fe89 	bl	80048cc <HAL_TIMEx_MasterConfigSynchronization>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d001      	beq.n	8001bc4 <MX_TIM4_Init+0xac>
  {
    Error_Handler();
 8001bc0:	f7ff fe4a 	bl	8001858 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001bc8:	2301      	movs	r3, #1
 8001bca:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001bd4:	463b      	mov	r3, r7
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	4619      	mov	r1, r3
 8001bda:	480c      	ldr	r0, [pc, #48]	; (8001c0c <MX_TIM4_Init+0xf4>)
 8001bdc:	f002 fae6 	bl	80041ac <HAL_TIM_IC_ConfigChannel>
 8001be0:	4603      	mov	r3, r0
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d001      	beq.n	8001bea <MX_TIM4_Init+0xd2>
  {
    Error_Handler();
 8001be6:	f7ff fe37 	bl	8001858 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001bea:	2302      	movs	r3, #2
 8001bec:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001bee:	463b      	mov	r3, r7
 8001bf0:	2208      	movs	r2, #8
 8001bf2:	4619      	mov	r1, r3
 8001bf4:	4805      	ldr	r0, [pc, #20]	; (8001c0c <MX_TIM4_Init+0xf4>)
 8001bf6:	f002 fad9 	bl	80041ac <HAL_TIM_IC_ConfigChannel>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d001      	beq.n	8001c04 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8001c00:	f7ff fe2a 	bl	8001858 <Error_Handler>
  }

}
 8001c04:	bf00      	nop
 8001c06:	3728      	adds	r7, #40	; 0x28
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}
 8001c0c:	20000910 	.word	0x20000910
 8001c10:	40000800 	.word	0x40000800

08001c14 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b08a      	sub	sp, #40	; 0x28
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c1c:	f107 0318 	add.w	r3, r7, #24
 8001c20:	2200      	movs	r2, #0
 8001c22:	601a      	str	r2, [r3, #0]
 8001c24:	605a      	str	r2, [r3, #4]
 8001c26:	609a      	str	r2, [r3, #8]
 8001c28:	60da      	str	r2, [r3, #12]
  if(tim_baseHandle->Instance==TIM2)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c32:	d114      	bne.n	8001c5e <HAL_TIM_Base_MspInit+0x4a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001c34:	4b2e      	ldr	r3, [pc, #184]	; (8001cf0 <HAL_TIM_Base_MspInit+0xdc>)
 8001c36:	69db      	ldr	r3, [r3, #28]
 8001c38:	4a2d      	ldr	r2, [pc, #180]	; (8001cf0 <HAL_TIM_Base_MspInit+0xdc>)
 8001c3a:	f043 0301 	orr.w	r3, r3, #1
 8001c3e:	61d3      	str	r3, [r2, #28]
 8001c40:	4b2b      	ldr	r3, [pc, #172]	; (8001cf0 <HAL_TIM_Base_MspInit+0xdc>)
 8001c42:	69db      	ldr	r3, [r3, #28]
 8001c44:	f003 0301 	and.w	r3, r3, #1
 8001c48:	617b      	str	r3, [r7, #20]
 8001c4a:	697b      	ldr	r3, [r7, #20]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	2100      	movs	r1, #0
 8001c50:	201c      	movs	r0, #28
 8001c52:	f000 fed8 	bl	8002a06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001c56:	201c      	movs	r0, #28
 8001c58:	f000 fef1 	bl	8002a3e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001c5c:	e043      	b.n	8001ce6 <HAL_TIM_Base_MspInit+0xd2>
  else if(tim_baseHandle->Instance==TIM3)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4a24      	ldr	r2, [pc, #144]	; (8001cf4 <HAL_TIM_Base_MspInit+0xe0>)
 8001c64:	4293      	cmp	r3, r2
 8001c66:	d10c      	bne.n	8001c82 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001c68:	4b21      	ldr	r3, [pc, #132]	; (8001cf0 <HAL_TIM_Base_MspInit+0xdc>)
 8001c6a:	69db      	ldr	r3, [r3, #28]
 8001c6c:	4a20      	ldr	r2, [pc, #128]	; (8001cf0 <HAL_TIM_Base_MspInit+0xdc>)
 8001c6e:	f043 0302 	orr.w	r3, r3, #2
 8001c72:	61d3      	str	r3, [r2, #28]
 8001c74:	4b1e      	ldr	r3, [pc, #120]	; (8001cf0 <HAL_TIM_Base_MspInit+0xdc>)
 8001c76:	69db      	ldr	r3, [r3, #28]
 8001c78:	f003 0302 	and.w	r3, r3, #2
 8001c7c:	613b      	str	r3, [r7, #16]
 8001c7e:	693b      	ldr	r3, [r7, #16]
}
 8001c80:	e031      	b.n	8001ce6 <HAL_TIM_Base_MspInit+0xd2>
  else if(tim_baseHandle->Instance==TIM4)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	4a1c      	ldr	r2, [pc, #112]	; (8001cf8 <HAL_TIM_Base_MspInit+0xe4>)
 8001c88:	4293      	cmp	r3, r2
 8001c8a:	d12c      	bne.n	8001ce6 <HAL_TIM_Base_MspInit+0xd2>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001c8c:	4b18      	ldr	r3, [pc, #96]	; (8001cf0 <HAL_TIM_Base_MspInit+0xdc>)
 8001c8e:	69db      	ldr	r3, [r3, #28]
 8001c90:	4a17      	ldr	r2, [pc, #92]	; (8001cf0 <HAL_TIM_Base_MspInit+0xdc>)
 8001c92:	f043 0304 	orr.w	r3, r3, #4
 8001c96:	61d3      	str	r3, [r2, #28]
 8001c98:	4b15      	ldr	r3, [pc, #84]	; (8001cf0 <HAL_TIM_Base_MspInit+0xdc>)
 8001c9a:	69db      	ldr	r3, [r3, #28]
 8001c9c:	f003 0304 	and.w	r3, r3, #4
 8001ca0:	60fb      	str	r3, [r7, #12]
 8001ca2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ca4:	4b12      	ldr	r3, [pc, #72]	; (8001cf0 <HAL_TIM_Base_MspInit+0xdc>)
 8001ca6:	699b      	ldr	r3, [r3, #24]
 8001ca8:	4a11      	ldr	r2, [pc, #68]	; (8001cf0 <HAL_TIM_Base_MspInit+0xdc>)
 8001caa:	f043 0308 	orr.w	r3, r3, #8
 8001cae:	6193      	str	r3, [r2, #24]
 8001cb0:	4b0f      	ldr	r3, [pc, #60]	; (8001cf0 <HAL_TIM_Base_MspInit+0xdc>)
 8001cb2:	699b      	ldr	r3, [r3, #24]
 8001cb4:	f003 0308 	and.w	r3, r3, #8
 8001cb8:	60bb      	str	r3, [r7, #8]
 8001cba:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8;
 8001cbc:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001cc0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cca:	f107 0318 	add.w	r3, r7, #24
 8001cce:	4619      	mov	r1, r3
 8001cd0:	480a      	ldr	r0, [pc, #40]	; (8001cfc <HAL_TIM_Base_MspInit+0xe8>)
 8001cd2:	f001 f8bd 	bl	8002e50 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	2100      	movs	r1, #0
 8001cda:	201e      	movs	r0, #30
 8001cdc:	f000 fe93 	bl	8002a06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001ce0:	201e      	movs	r0, #30
 8001ce2:	f000 feac 	bl	8002a3e <HAL_NVIC_EnableIRQ>
}
 8001ce6:	bf00      	nop
 8001ce8:	3728      	adds	r7, #40	; 0x28
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	40021000 	.word	0x40021000
 8001cf4:	40000400 	.word	0x40000400
 8001cf8:	40000800 	.word	0x40000800
 8001cfc:	40010c00 	.word	0x40010c00

08001d00 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8001d04:	4b11      	ldr	r3, [pc, #68]	; (8001d4c <MX_USART2_UART_Init+0x4c>)
 8001d06:	4a12      	ldr	r2, [pc, #72]	; (8001d50 <MX_USART2_UART_Init+0x50>)
 8001d08:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001d0a:	4b10      	ldr	r3, [pc, #64]	; (8001d4c <MX_USART2_UART_Init+0x4c>)
 8001d0c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001d10:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d12:	4b0e      	ldr	r3, [pc, #56]	; (8001d4c <MX_USART2_UART_Init+0x4c>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d18:	4b0c      	ldr	r3, [pc, #48]	; (8001d4c <MX_USART2_UART_Init+0x4c>)
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d1e:	4b0b      	ldr	r3, [pc, #44]	; (8001d4c <MX_USART2_UART_Init+0x4c>)
 8001d20:	2200      	movs	r2, #0
 8001d22:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d24:	4b09      	ldr	r3, [pc, #36]	; (8001d4c <MX_USART2_UART_Init+0x4c>)
 8001d26:	220c      	movs	r2, #12
 8001d28:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d2a:	4b08      	ldr	r3, [pc, #32]	; (8001d4c <MX_USART2_UART_Init+0x4c>)
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d30:	4b06      	ldr	r3, [pc, #24]	; (8001d4c <MX_USART2_UART_Init+0x4c>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001d36:	4805      	ldr	r0, [pc, #20]	; (8001d4c <MX_USART2_UART_Init+0x4c>)
 8001d38:	f002 fe38 	bl	80049ac <HAL_UART_Init>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d001      	beq.n	8001d46 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001d42:	f7ff fd89 	bl	8001858 <Error_Handler>
  }

}
 8001d46:	bf00      	nop
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	200009e8 	.word	0x200009e8
 8001d50:	40004400 	.word	0x40004400

08001d54 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b088      	sub	sp, #32
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d5c:	f107 0310 	add.w	r3, r7, #16
 8001d60:	2200      	movs	r2, #0
 8001d62:	601a      	str	r2, [r3, #0]
 8001d64:	605a      	str	r2, [r3, #4]
 8001d66:	609a      	str	r2, [r3, #8]
 8001d68:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	4a1b      	ldr	r2, [pc, #108]	; (8001ddc <HAL_UART_MspInit+0x88>)
 8001d70:	4293      	cmp	r3, r2
 8001d72:	d12f      	bne.n	8001dd4 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001d74:	4b1a      	ldr	r3, [pc, #104]	; (8001de0 <HAL_UART_MspInit+0x8c>)
 8001d76:	69db      	ldr	r3, [r3, #28]
 8001d78:	4a19      	ldr	r2, [pc, #100]	; (8001de0 <HAL_UART_MspInit+0x8c>)
 8001d7a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d7e:	61d3      	str	r3, [r2, #28]
 8001d80:	4b17      	ldr	r3, [pc, #92]	; (8001de0 <HAL_UART_MspInit+0x8c>)
 8001d82:	69db      	ldr	r3, [r3, #28]
 8001d84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d88:	60fb      	str	r3, [r7, #12]
 8001d8a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d8c:	4b14      	ldr	r3, [pc, #80]	; (8001de0 <HAL_UART_MspInit+0x8c>)
 8001d8e:	699b      	ldr	r3, [r3, #24]
 8001d90:	4a13      	ldr	r2, [pc, #76]	; (8001de0 <HAL_UART_MspInit+0x8c>)
 8001d92:	f043 0304 	orr.w	r3, r3, #4
 8001d96:	6193      	str	r3, [r2, #24]
 8001d98:	4b11      	ldr	r3, [pc, #68]	; (8001de0 <HAL_UART_MspInit+0x8c>)
 8001d9a:	699b      	ldr	r3, [r3, #24]
 8001d9c:	f003 0304 	and.w	r3, r3, #4
 8001da0:	60bb      	str	r3, [r7, #8]
 8001da2:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001da4:	2304      	movs	r3, #4
 8001da6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001da8:	2302      	movs	r3, #2
 8001daa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001dac:	2303      	movs	r3, #3
 8001dae:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001db0:	f107 0310 	add.w	r3, r7, #16
 8001db4:	4619      	mov	r1, r3
 8001db6:	480b      	ldr	r0, [pc, #44]	; (8001de4 <HAL_UART_MspInit+0x90>)
 8001db8:	f001 f84a 	bl	8002e50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001dbc:	2308      	movs	r3, #8
 8001dbe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dc8:	f107 0310 	add.w	r3, r7, #16
 8001dcc:	4619      	mov	r1, r3
 8001dce:	4805      	ldr	r0, [pc, #20]	; (8001de4 <HAL_UART_MspInit+0x90>)
 8001dd0:	f001 f83e 	bl	8002e50 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001dd4:	bf00      	nop
 8001dd6:	3720      	adds	r7, #32
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}
 8001ddc:	40004400 	.word	0x40004400
 8001de0:	40021000 	.word	0x40021000
 8001de4:	40010800 	.word	0x40010800

08001de8 <Reset_Handler>:
 8001de8:	480c      	ldr	r0, [pc, #48]	; (8001e1c <LoopFillZerobss+0x12>)
 8001dea:	490d      	ldr	r1, [pc, #52]	; (8001e20 <LoopFillZerobss+0x16>)
 8001dec:	4a0d      	ldr	r2, [pc, #52]	; (8001e24 <LoopFillZerobss+0x1a>)
 8001dee:	2300      	movs	r3, #0
 8001df0:	e002      	b.n	8001df8 <LoopCopyDataInit>

08001df2 <CopyDataInit>:
 8001df2:	58d4      	ldr	r4, [r2, r3]
 8001df4:	50c4      	str	r4, [r0, r3]
 8001df6:	3304      	adds	r3, #4

08001df8 <LoopCopyDataInit>:
 8001df8:	18c4      	adds	r4, r0, r3
 8001dfa:	428c      	cmp	r4, r1
 8001dfc:	d3f9      	bcc.n	8001df2 <CopyDataInit>
 8001dfe:	4a0a      	ldr	r2, [pc, #40]	; (8001e28 <LoopFillZerobss+0x1e>)
 8001e00:	4c0a      	ldr	r4, [pc, #40]	; (8001e2c <LoopFillZerobss+0x22>)
 8001e02:	2300      	movs	r3, #0
 8001e04:	e001      	b.n	8001e0a <LoopFillZerobss>

08001e06 <FillZerobss>:
 8001e06:	6013      	str	r3, [r2, #0]
 8001e08:	3204      	adds	r2, #4

08001e0a <LoopFillZerobss>:
 8001e0a:	42a2      	cmp	r2, r4
 8001e0c:	d3fb      	bcc.n	8001e06 <FillZerobss>
 8001e0e:	f7ff fde3 	bl	80019d8 <SystemInit>
 8001e12:	f002 fead 	bl	8004b70 <__libc_init_array>
 8001e16:	f7ff f96f 	bl	80010f8 <main>
 8001e1a:	4770      	bx	lr
 8001e1c:	20000000 	.word	0x20000000
 8001e20:	200001e4 	.word	0x200001e4
 8001e24:	08007140 	.word	0x08007140
 8001e28:	200001e4 	.word	0x200001e4
 8001e2c:	20000a34 	.word	0x20000a34

08001e30 <CAN1_RX1_IRQHandler>:
 8001e30:	e7fe      	b.n	8001e30 <CAN1_RX1_IRQHandler>
	...

08001e34 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e38:	4b08      	ldr	r3, [pc, #32]	; (8001e5c <HAL_Init+0x28>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	4a07      	ldr	r2, [pc, #28]	; (8001e5c <HAL_Init+0x28>)
 8001e3e:	f043 0310 	orr.w	r3, r3, #16
 8001e42:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e44:	2003      	movs	r0, #3
 8001e46:	f000 fdd3 	bl	80029f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e4a:	2000      	movs	r0, #0
 8001e4c:	f000 f808 	bl	8001e60 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e50:	f7ff fd08 	bl	8001864 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e54:	2300      	movs	r3, #0
}
 8001e56:	4618      	mov	r0, r3
 8001e58:	bd80      	pop	{r7, pc}
 8001e5a:	bf00      	nop
 8001e5c:	40022000 	.word	0x40022000

08001e60 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b082      	sub	sp, #8
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e68:	4b12      	ldr	r3, [pc, #72]	; (8001eb4 <HAL_InitTick+0x54>)
 8001e6a:	681a      	ldr	r2, [r3, #0]
 8001e6c:	4b12      	ldr	r3, [pc, #72]	; (8001eb8 <HAL_InitTick+0x58>)
 8001e6e:	781b      	ldrb	r3, [r3, #0]
 8001e70:	4619      	mov	r1, r3
 8001e72:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e76:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e7e:	4618      	mov	r0, r3
 8001e80:	f000 fdeb 	bl	8002a5a <HAL_SYSTICK_Config>
 8001e84:	4603      	mov	r3, r0
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d001      	beq.n	8001e8e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	e00e      	b.n	8001eac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	2b0f      	cmp	r3, #15
 8001e92:	d80a      	bhi.n	8001eaa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e94:	2200      	movs	r2, #0
 8001e96:	6879      	ldr	r1, [r7, #4]
 8001e98:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001e9c:	f000 fdb3 	bl	8002a06 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ea0:	4a06      	ldr	r2, [pc, #24]	; (8001ebc <HAL_InitTick+0x5c>)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	e000      	b.n	8001eac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001eaa:	2301      	movs	r3, #1
}
 8001eac:	4618      	mov	r0, r3
 8001eae:	3708      	adds	r7, #8
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bd80      	pop	{r7, pc}
 8001eb4:	20000004 	.word	0x20000004
 8001eb8:	2000000c 	.word	0x2000000c
 8001ebc:	20000008 	.word	0x20000008

08001ec0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ec4:	4b05      	ldr	r3, [pc, #20]	; (8001edc <HAL_IncTick+0x1c>)
 8001ec6:	781b      	ldrb	r3, [r3, #0]
 8001ec8:	461a      	mov	r2, r3
 8001eca:	4b05      	ldr	r3, [pc, #20]	; (8001ee0 <HAL_IncTick+0x20>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	4413      	add	r3, r2
 8001ed0:	4a03      	ldr	r2, [pc, #12]	; (8001ee0 <HAL_IncTick+0x20>)
 8001ed2:	6013      	str	r3, [r2, #0]
}
 8001ed4:	bf00      	nop
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bc80      	pop	{r7}
 8001eda:	4770      	bx	lr
 8001edc:	2000000c 	.word	0x2000000c
 8001ee0:	20000a2c 	.word	0x20000a2c

08001ee4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	af00      	add	r7, sp, #0
  return uwTick;
 8001ee8:	4b02      	ldr	r3, [pc, #8]	; (8001ef4 <HAL_GetTick+0x10>)
 8001eea:	681b      	ldr	r3, [r3, #0]
}
 8001eec:	4618      	mov	r0, r3
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bc80      	pop	{r7}
 8001ef2:	4770      	bx	lr
 8001ef4:	20000a2c 	.word	0x20000a2c

08001ef8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b084      	sub	sp, #16
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f00:	f7ff fff0 	bl	8001ee4 <HAL_GetTick>
 8001f04:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001f10:	d005      	beq.n	8001f1e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f12:	4b09      	ldr	r3, [pc, #36]	; (8001f38 <HAL_Delay+0x40>)
 8001f14:	781b      	ldrb	r3, [r3, #0]
 8001f16:	461a      	mov	r2, r3
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	4413      	add	r3, r2
 8001f1c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f1e:	bf00      	nop
 8001f20:	f7ff ffe0 	bl	8001ee4 <HAL_GetTick>
 8001f24:	4602      	mov	r2, r0
 8001f26:	68bb      	ldr	r3, [r7, #8]
 8001f28:	1ad3      	subs	r3, r2, r3
 8001f2a:	68fa      	ldr	r2, [r7, #12]
 8001f2c:	429a      	cmp	r2, r3
 8001f2e:	d8f7      	bhi.n	8001f20 <HAL_Delay+0x28>
  {
  }
}
 8001f30:	bf00      	nop
 8001f32:	3710      	adds	r7, #16
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd80      	pop	{r7, pc}
 8001f38:	2000000c 	.word	0x2000000c

08001f3c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b086      	sub	sp, #24
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f44:	2300      	movs	r3, #0
 8001f46:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001f50:	2300      	movs	r3, #0
 8001f52:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d101      	bne.n	8001f5e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	e0be      	b.n	80020dc <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	689b      	ldr	r3, [r3, #8]
 8001f62:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d109      	bne.n	8001f80 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2200      	movs	r2, #0
 8001f70:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2200      	movs	r2, #0
 8001f76:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f7a:	6878      	ldr	r0, [r7, #4]
 8001f7c:	f7fe fe42 	bl	8000c04 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001f80:	6878      	ldr	r0, [r7, #4]
 8001f82:	f000 fbb9 	bl	80026f8 <ADC_ConversionStop_Disable>
 8001f86:	4603      	mov	r3, r0
 8001f88:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f8e:	f003 0310 	and.w	r3, r3, #16
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	f040 8099 	bne.w	80020ca <HAL_ADC_Init+0x18e>
 8001f98:	7dfb      	ldrb	r3, [r7, #23]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	f040 8095 	bne.w	80020ca <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fa4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001fa8:	f023 0302 	bic.w	r3, r3, #2
 8001fac:	f043 0202 	orr.w	r2, r3, #2
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001fbc:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	7b1b      	ldrb	r3, [r3, #12]
 8001fc2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001fc4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001fc6:	68ba      	ldr	r2, [r7, #8]
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	689b      	ldr	r3, [r3, #8]
 8001fd0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001fd4:	d003      	beq.n	8001fde <HAL_ADC_Init+0xa2>
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	689b      	ldr	r3, [r3, #8]
 8001fda:	2b01      	cmp	r3, #1
 8001fdc:	d102      	bne.n	8001fe4 <HAL_ADC_Init+0xa8>
 8001fde:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001fe2:	e000      	b.n	8001fe6 <HAL_ADC_Init+0xaa>
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	693a      	ldr	r2, [r7, #16]
 8001fe8:	4313      	orrs	r3, r2
 8001fea:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	7d1b      	ldrb	r3, [r3, #20]
 8001ff0:	2b01      	cmp	r3, #1
 8001ff2:	d119      	bne.n	8002028 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	7b1b      	ldrb	r3, [r3, #12]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d109      	bne.n	8002010 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	699b      	ldr	r3, [r3, #24]
 8002000:	3b01      	subs	r3, #1
 8002002:	035a      	lsls	r2, r3, #13
 8002004:	693b      	ldr	r3, [r7, #16]
 8002006:	4313      	orrs	r3, r2
 8002008:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800200c:	613b      	str	r3, [r7, #16]
 800200e:	e00b      	b.n	8002028 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002014:	f043 0220 	orr.w	r2, r3, #32
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002020:	f043 0201 	orr.w	r2, r3, #1
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	693a      	ldr	r2, [r7, #16]
 8002038:	430a      	orrs	r2, r1
 800203a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	689a      	ldr	r2, [r3, #8]
 8002042:	4b28      	ldr	r3, [pc, #160]	; (80020e4 <HAL_ADC_Init+0x1a8>)
 8002044:	4013      	ands	r3, r2
 8002046:	687a      	ldr	r2, [r7, #4]
 8002048:	6812      	ldr	r2, [r2, #0]
 800204a:	68b9      	ldr	r1, [r7, #8]
 800204c:	430b      	orrs	r3, r1
 800204e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	689b      	ldr	r3, [r3, #8]
 8002054:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002058:	d003      	beq.n	8002062 <HAL_ADC_Init+0x126>
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	689b      	ldr	r3, [r3, #8]
 800205e:	2b01      	cmp	r3, #1
 8002060:	d104      	bne.n	800206c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	691b      	ldr	r3, [r3, #16]
 8002066:	3b01      	subs	r3, #1
 8002068:	051b      	lsls	r3, r3, #20
 800206a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002072:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	68fa      	ldr	r2, [r7, #12]
 800207c:	430a      	orrs	r2, r1
 800207e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	689a      	ldr	r2, [r3, #8]
 8002086:	4b18      	ldr	r3, [pc, #96]	; (80020e8 <HAL_ADC_Init+0x1ac>)
 8002088:	4013      	ands	r3, r2
 800208a:	68ba      	ldr	r2, [r7, #8]
 800208c:	429a      	cmp	r2, r3
 800208e:	d10b      	bne.n	80020a8 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2200      	movs	r2, #0
 8002094:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800209a:	f023 0303 	bic.w	r3, r3, #3
 800209e:	f043 0201 	orr.w	r2, r3, #1
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80020a6:	e018      	b.n	80020da <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020ac:	f023 0312 	bic.w	r3, r3, #18
 80020b0:	f043 0210 	orr.w	r2, r3, #16
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020bc:	f043 0201 	orr.w	r2, r3, #1
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80020c4:	2301      	movs	r3, #1
 80020c6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80020c8:	e007      	b.n	80020da <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020ce:	f043 0210 	orr.w	r2, r3, #16
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80020d6:	2301      	movs	r3, #1
 80020d8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80020da:	7dfb      	ldrb	r3, [r7, #23]
}
 80020dc:	4618      	mov	r0, r3
 80020de:	3718      	adds	r7, #24
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bd80      	pop	{r7, pc}
 80020e4:	ffe1f7fd 	.word	0xffe1f7fd
 80020e8:	ff1f0efe 	.word	0xff1f0efe

080020ec <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b086      	sub	sp, #24
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	60f8      	str	r0, [r7, #12]
 80020f4:	60b9      	str	r1, [r7, #8]
 80020f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020f8:	2300      	movs	r3, #0
 80020fa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4a64      	ldr	r2, [pc, #400]	; (8002294 <HAL_ADC_Start_DMA+0x1a8>)
 8002102:	4293      	cmp	r3, r2
 8002104:	d004      	beq.n	8002110 <HAL_ADC_Start_DMA+0x24>
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	4a63      	ldr	r2, [pc, #396]	; (8002298 <HAL_ADC_Start_DMA+0x1ac>)
 800210c:	4293      	cmp	r3, r2
 800210e:	d106      	bne.n	800211e <HAL_ADC_Start_DMA+0x32>
 8002110:	4b60      	ldr	r3, [pc, #384]	; (8002294 <HAL_ADC_Start_DMA+0x1a8>)
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002118:	2b00      	cmp	r3, #0
 800211a:	f040 80b3 	bne.w	8002284 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002124:	2b01      	cmp	r3, #1
 8002126:	d101      	bne.n	800212c <HAL_ADC_Start_DMA+0x40>
 8002128:	2302      	movs	r3, #2
 800212a:	e0ae      	b.n	800228a <HAL_ADC_Start_DMA+0x19e>
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	2201      	movs	r2, #1
 8002130:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002134:	68f8      	ldr	r0, [r7, #12]
 8002136:	f000 fa85 	bl	8002644 <ADC_Enable>
 800213a:	4603      	mov	r3, r0
 800213c:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800213e:	7dfb      	ldrb	r3, [r7, #23]
 8002140:	2b00      	cmp	r3, #0
 8002142:	f040 809a 	bne.w	800227a <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800214a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800214e:	f023 0301 	bic.w	r3, r3, #1
 8002152:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	4a4e      	ldr	r2, [pc, #312]	; (8002298 <HAL_ADC_Start_DMA+0x1ac>)
 8002160:	4293      	cmp	r3, r2
 8002162:	d105      	bne.n	8002170 <HAL_ADC_Start_DMA+0x84>
 8002164:	4b4b      	ldr	r3, [pc, #300]	; (8002294 <HAL_ADC_Start_DMA+0x1a8>)
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800216c:	2b00      	cmp	r3, #0
 800216e:	d115      	bne.n	800219c <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002174:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002186:	2b00      	cmp	r3, #0
 8002188:	d026      	beq.n	80021d8 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800218e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002192:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800219a:	e01d      	b.n	80021d8 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021a0:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4a39      	ldr	r2, [pc, #228]	; (8002294 <HAL_ADC_Start_DMA+0x1a8>)
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d004      	beq.n	80021bc <HAL_ADC_Start_DMA+0xd0>
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	4a38      	ldr	r2, [pc, #224]	; (8002298 <HAL_ADC_Start_DMA+0x1ac>)
 80021b8:	4293      	cmp	r3, r2
 80021ba:	d10d      	bne.n	80021d8 <HAL_ADC_Start_DMA+0xec>
 80021bc:	4b35      	ldr	r3, [pc, #212]	; (8002294 <HAL_ADC_Start_DMA+0x1a8>)
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d007      	beq.n	80021d8 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021cc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80021d0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021dc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d006      	beq.n	80021f2 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021e8:	f023 0206 	bic.w	r2, r3, #6
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	62da      	str	r2, [r3, #44]	; 0x2c
 80021f0:	e002      	b.n	80021f8 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	2200      	movs	r2, #0
 80021f6:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	2200      	movs	r2, #0
 80021fc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	6a1b      	ldr	r3, [r3, #32]
 8002204:	4a25      	ldr	r2, [pc, #148]	; (800229c <HAL_ADC_Start_DMA+0x1b0>)
 8002206:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	6a1b      	ldr	r3, [r3, #32]
 800220c:	4a24      	ldr	r2, [pc, #144]	; (80022a0 <HAL_ADC_Start_DMA+0x1b4>)
 800220e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	6a1b      	ldr	r3, [r3, #32]
 8002214:	4a23      	ldr	r2, [pc, #140]	; (80022a4 <HAL_ADC_Start_DMA+0x1b8>)
 8002216:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f06f 0202 	mvn.w	r2, #2
 8002220:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	689a      	ldr	r2, [r3, #8]
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002230:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	6a18      	ldr	r0, [r3, #32]
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	334c      	adds	r3, #76	; 0x4c
 800223c:	4619      	mov	r1, r3
 800223e:	68ba      	ldr	r2, [r7, #8]
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	f000 fc71 	bl	8002b28 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	689b      	ldr	r3, [r3, #8]
 800224c:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002250:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002254:	d108      	bne.n	8002268 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	689a      	ldr	r2, [r3, #8]
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002264:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002266:	e00f      	b.n	8002288 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	689a      	ldr	r2, [r3, #8]
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002276:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002278:	e006      	b.n	8002288 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	2200      	movs	r2, #0
 800227e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8002282:	e001      	b.n	8002288 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002284:	2301      	movs	r3, #1
 8002286:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002288:	7dfb      	ldrb	r3, [r7, #23]
}
 800228a:	4618      	mov	r0, r3
 800228c:	3718      	adds	r7, #24
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}
 8002292:	bf00      	nop
 8002294:	40012400 	.word	0x40012400
 8002298:	40012800 	.word	0x40012800
 800229c:	0800277b 	.word	0x0800277b
 80022a0:	080027f7 	.word	0x080027f7
 80022a4:	08002813 	.word	0x08002813

080022a8 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b082      	sub	sp, #8
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	f003 0320 	and.w	r3, r3, #32
 80022ba:	2b20      	cmp	r3, #32
 80022bc:	d140      	bne.n	8002340 <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f003 0302 	and.w	r3, r3, #2
 80022c8:	2b02      	cmp	r3, #2
 80022ca:	d139      	bne.n	8002340 <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022d0:	f003 0310 	and.w	r3, r3, #16
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d105      	bne.n	80022e4 <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022dc:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	689b      	ldr	r3, [r3, #8]
 80022ea:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80022ee:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80022f2:	d11d      	bne.n	8002330 <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d119      	bne.n	8002330 <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	685a      	ldr	r2, [r3, #4]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f022 0220 	bic.w	r2, r2, #32
 800230a:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002310:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800231c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002320:	2b00      	cmp	r3, #0
 8002322:	d105      	bne.n	8002330 <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002328:	f043 0201 	orr.w	r2, r3, #1
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002330:	6878      	ldr	r0, [r7, #4]
 8002332:	f7ff fa45 	bl	80017c0 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f06f 0212 	mvn.w	r2, #18
 800233e:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800234a:	2b80      	cmp	r3, #128	; 0x80
 800234c:	d14f      	bne.n	80023ee <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f003 0304 	and.w	r3, r3, #4
 8002358:	2b04      	cmp	r3, #4
 800235a:	d148      	bne.n	80023ee <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002360:	f003 0310 	and.w	r3, r3, #16
 8002364:	2b00      	cmp	r3, #0
 8002366:	d105      	bne.n	8002374 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800236c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	689b      	ldr	r3, [r3, #8]
 800237a:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800237e:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8002382:	d012      	beq.n	80023aa <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800238e:	2b00      	cmp	r3, #0
 8002390:	d125      	bne.n	80023de <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	689b      	ldr	r3, [r3, #8]
 8002398:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 800239c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80023a0:	d11d      	bne.n	80023de <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d119      	bne.n	80023de <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	685a      	ldr	r2, [r3, #4]
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80023b8:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023be:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d105      	bne.n	80023de <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023d6:	f043 0201 	orr.w	r2, r3, #1
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80023de:	6878      	ldr	r0, [r7, #4]
 80023e0:	f000 fa31 	bl	8002846 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f06f 020c 	mvn.w	r2, #12
 80023ec:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023f8:	2b40      	cmp	r3, #64	; 0x40
 80023fa:	d114      	bne.n	8002426 <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f003 0301 	and.w	r3, r3, #1
 8002406:	2b01      	cmp	r3, #1
 8002408:	d10d      	bne.n	8002426 <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800240e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002416:	6878      	ldr	r0, [r7, #4]
 8002418:	f000 f809 	bl	800242e <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f06f 0201 	mvn.w	r2, #1
 8002424:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8002426:	bf00      	nop
 8002428:	3708      	adds	r7, #8
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}

0800242e <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 800242e:	b480      	push	{r7}
 8002430:	b083      	sub	sp, #12
 8002432:	af00      	add	r7, sp, #0
 8002434:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002436:	bf00      	nop
 8002438:	370c      	adds	r7, #12
 800243a:	46bd      	mov	sp, r7
 800243c:	bc80      	pop	{r7}
 800243e:	4770      	bx	lr

08002440 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002440:	b480      	push	{r7}
 8002442:	b083      	sub	sp, #12
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002448:	bf00      	nop
 800244a:	370c      	adds	r7, #12
 800244c:	46bd      	mov	sp, r7
 800244e:	bc80      	pop	{r7}
 8002450:	4770      	bx	lr
	...

08002454 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002454:	b480      	push	{r7}
 8002456:	b085      	sub	sp, #20
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
 800245c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800245e:	2300      	movs	r3, #0
 8002460:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002462:	2300      	movs	r3, #0
 8002464:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800246c:	2b01      	cmp	r3, #1
 800246e:	d101      	bne.n	8002474 <HAL_ADC_ConfigChannel+0x20>
 8002470:	2302      	movs	r3, #2
 8002472:	e0dc      	b.n	800262e <HAL_ADC_ConfigChannel+0x1da>
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	2201      	movs	r2, #1
 8002478:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	2b06      	cmp	r3, #6
 8002482:	d81c      	bhi.n	80024be <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	685a      	ldr	r2, [r3, #4]
 800248e:	4613      	mov	r3, r2
 8002490:	009b      	lsls	r3, r3, #2
 8002492:	4413      	add	r3, r2
 8002494:	3b05      	subs	r3, #5
 8002496:	221f      	movs	r2, #31
 8002498:	fa02 f303 	lsl.w	r3, r2, r3
 800249c:	43db      	mvns	r3, r3
 800249e:	4019      	ands	r1, r3
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	6818      	ldr	r0, [r3, #0]
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	685a      	ldr	r2, [r3, #4]
 80024a8:	4613      	mov	r3, r2
 80024aa:	009b      	lsls	r3, r3, #2
 80024ac:	4413      	add	r3, r2
 80024ae:	3b05      	subs	r3, #5
 80024b0:	fa00 f203 	lsl.w	r2, r0, r3
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	430a      	orrs	r2, r1
 80024ba:	635a      	str	r2, [r3, #52]	; 0x34
 80024bc:	e03c      	b.n	8002538 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	2b0c      	cmp	r3, #12
 80024c4:	d81c      	bhi.n	8002500 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	685a      	ldr	r2, [r3, #4]
 80024d0:	4613      	mov	r3, r2
 80024d2:	009b      	lsls	r3, r3, #2
 80024d4:	4413      	add	r3, r2
 80024d6:	3b23      	subs	r3, #35	; 0x23
 80024d8:	221f      	movs	r2, #31
 80024da:	fa02 f303 	lsl.w	r3, r2, r3
 80024de:	43db      	mvns	r3, r3
 80024e0:	4019      	ands	r1, r3
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	6818      	ldr	r0, [r3, #0]
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	685a      	ldr	r2, [r3, #4]
 80024ea:	4613      	mov	r3, r2
 80024ec:	009b      	lsls	r3, r3, #2
 80024ee:	4413      	add	r3, r2
 80024f0:	3b23      	subs	r3, #35	; 0x23
 80024f2:	fa00 f203 	lsl.w	r2, r0, r3
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	430a      	orrs	r2, r1
 80024fc:	631a      	str	r2, [r3, #48]	; 0x30
 80024fe:	e01b      	b.n	8002538 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	685a      	ldr	r2, [r3, #4]
 800250a:	4613      	mov	r3, r2
 800250c:	009b      	lsls	r3, r3, #2
 800250e:	4413      	add	r3, r2
 8002510:	3b41      	subs	r3, #65	; 0x41
 8002512:	221f      	movs	r2, #31
 8002514:	fa02 f303 	lsl.w	r3, r2, r3
 8002518:	43db      	mvns	r3, r3
 800251a:	4019      	ands	r1, r3
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	6818      	ldr	r0, [r3, #0]
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	685a      	ldr	r2, [r3, #4]
 8002524:	4613      	mov	r3, r2
 8002526:	009b      	lsls	r3, r3, #2
 8002528:	4413      	add	r3, r2
 800252a:	3b41      	subs	r3, #65	; 0x41
 800252c:	fa00 f203 	lsl.w	r2, r0, r3
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	430a      	orrs	r2, r1
 8002536:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	2b09      	cmp	r3, #9
 800253e:	d91c      	bls.n	800257a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	68d9      	ldr	r1, [r3, #12]
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	681a      	ldr	r2, [r3, #0]
 800254a:	4613      	mov	r3, r2
 800254c:	005b      	lsls	r3, r3, #1
 800254e:	4413      	add	r3, r2
 8002550:	3b1e      	subs	r3, #30
 8002552:	2207      	movs	r2, #7
 8002554:	fa02 f303 	lsl.w	r3, r2, r3
 8002558:	43db      	mvns	r3, r3
 800255a:	4019      	ands	r1, r3
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	6898      	ldr	r0, [r3, #8]
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	681a      	ldr	r2, [r3, #0]
 8002564:	4613      	mov	r3, r2
 8002566:	005b      	lsls	r3, r3, #1
 8002568:	4413      	add	r3, r2
 800256a:	3b1e      	subs	r3, #30
 800256c:	fa00 f203 	lsl.w	r2, r0, r3
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	430a      	orrs	r2, r1
 8002576:	60da      	str	r2, [r3, #12]
 8002578:	e019      	b.n	80025ae <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	6919      	ldr	r1, [r3, #16]
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	681a      	ldr	r2, [r3, #0]
 8002584:	4613      	mov	r3, r2
 8002586:	005b      	lsls	r3, r3, #1
 8002588:	4413      	add	r3, r2
 800258a:	2207      	movs	r2, #7
 800258c:	fa02 f303 	lsl.w	r3, r2, r3
 8002590:	43db      	mvns	r3, r3
 8002592:	4019      	ands	r1, r3
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	6898      	ldr	r0, [r3, #8]
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	681a      	ldr	r2, [r3, #0]
 800259c:	4613      	mov	r3, r2
 800259e:	005b      	lsls	r3, r3, #1
 80025a0:	4413      	add	r3, r2
 80025a2:	fa00 f203 	lsl.w	r2, r0, r3
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	430a      	orrs	r2, r1
 80025ac:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	2b10      	cmp	r3, #16
 80025b4:	d003      	beq.n	80025be <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80025ba:	2b11      	cmp	r3, #17
 80025bc:	d132      	bne.n	8002624 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4a1d      	ldr	r2, [pc, #116]	; (8002638 <HAL_ADC_ConfigChannel+0x1e4>)
 80025c4:	4293      	cmp	r3, r2
 80025c6:	d125      	bne.n	8002614 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	689b      	ldr	r3, [r3, #8]
 80025ce:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d126      	bne.n	8002624 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	689a      	ldr	r2, [r3, #8]
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80025e4:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	2b10      	cmp	r3, #16
 80025ec:	d11a      	bne.n	8002624 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80025ee:	4b13      	ldr	r3, [pc, #76]	; (800263c <HAL_ADC_ConfigChannel+0x1e8>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4a13      	ldr	r2, [pc, #76]	; (8002640 <HAL_ADC_ConfigChannel+0x1ec>)
 80025f4:	fba2 2303 	umull	r2, r3, r2, r3
 80025f8:	0c9a      	lsrs	r2, r3, #18
 80025fa:	4613      	mov	r3, r2
 80025fc:	009b      	lsls	r3, r3, #2
 80025fe:	4413      	add	r3, r2
 8002600:	005b      	lsls	r3, r3, #1
 8002602:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002604:	e002      	b.n	800260c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002606:	68bb      	ldr	r3, [r7, #8]
 8002608:	3b01      	subs	r3, #1
 800260a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800260c:	68bb      	ldr	r3, [r7, #8]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d1f9      	bne.n	8002606 <HAL_ADC_ConfigChannel+0x1b2>
 8002612:	e007      	b.n	8002624 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002618:	f043 0220 	orr.w	r2, r3, #32
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002620:	2301      	movs	r3, #1
 8002622:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2200      	movs	r2, #0
 8002628:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800262c:	7bfb      	ldrb	r3, [r7, #15]
}
 800262e:	4618      	mov	r0, r3
 8002630:	3714      	adds	r7, #20
 8002632:	46bd      	mov	sp, r7
 8002634:	bc80      	pop	{r7}
 8002636:	4770      	bx	lr
 8002638:	40012400 	.word	0x40012400
 800263c:	20000004 	.word	0x20000004
 8002640:	431bde83 	.word	0x431bde83

08002644 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b084      	sub	sp, #16
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800264c:	2300      	movs	r3, #0
 800264e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002650:	2300      	movs	r3, #0
 8002652:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	689b      	ldr	r3, [r3, #8]
 800265a:	f003 0301 	and.w	r3, r3, #1
 800265e:	2b01      	cmp	r3, #1
 8002660:	d040      	beq.n	80026e4 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	689a      	ldr	r2, [r3, #8]
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f042 0201 	orr.w	r2, r2, #1
 8002670:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002672:	4b1f      	ldr	r3, [pc, #124]	; (80026f0 <ADC_Enable+0xac>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4a1f      	ldr	r2, [pc, #124]	; (80026f4 <ADC_Enable+0xb0>)
 8002678:	fba2 2303 	umull	r2, r3, r2, r3
 800267c:	0c9b      	lsrs	r3, r3, #18
 800267e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002680:	e002      	b.n	8002688 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002682:	68bb      	ldr	r3, [r7, #8]
 8002684:	3b01      	subs	r3, #1
 8002686:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d1f9      	bne.n	8002682 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800268e:	f7ff fc29 	bl	8001ee4 <HAL_GetTick>
 8002692:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002694:	e01f      	b.n	80026d6 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002696:	f7ff fc25 	bl	8001ee4 <HAL_GetTick>
 800269a:	4602      	mov	r2, r0
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	1ad3      	subs	r3, r2, r3
 80026a0:	2b02      	cmp	r3, #2
 80026a2:	d918      	bls.n	80026d6 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	689b      	ldr	r3, [r3, #8]
 80026aa:	f003 0301 	and.w	r3, r3, #1
 80026ae:	2b01      	cmp	r3, #1
 80026b0:	d011      	beq.n	80026d6 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026b6:	f043 0210 	orr.w	r2, r3, #16
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026c2:	f043 0201 	orr.w	r2, r3, #1
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2200      	movs	r2, #0
 80026ce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80026d2:	2301      	movs	r3, #1
 80026d4:	e007      	b.n	80026e6 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	689b      	ldr	r3, [r3, #8]
 80026dc:	f003 0301 	and.w	r3, r3, #1
 80026e0:	2b01      	cmp	r3, #1
 80026e2:	d1d8      	bne.n	8002696 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80026e4:	2300      	movs	r3, #0
}
 80026e6:	4618      	mov	r0, r3
 80026e8:	3710      	adds	r7, #16
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}
 80026ee:	bf00      	nop
 80026f0:	20000004 	.word	0x20000004
 80026f4:	431bde83 	.word	0x431bde83

080026f8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b084      	sub	sp, #16
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002700:	2300      	movs	r3, #0
 8002702:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	689b      	ldr	r3, [r3, #8]
 800270a:	f003 0301 	and.w	r3, r3, #1
 800270e:	2b01      	cmp	r3, #1
 8002710:	d12e      	bne.n	8002770 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	689a      	ldr	r2, [r3, #8]
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f022 0201 	bic.w	r2, r2, #1
 8002720:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002722:	f7ff fbdf 	bl	8001ee4 <HAL_GetTick>
 8002726:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002728:	e01b      	b.n	8002762 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800272a:	f7ff fbdb 	bl	8001ee4 <HAL_GetTick>
 800272e:	4602      	mov	r2, r0
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	1ad3      	subs	r3, r2, r3
 8002734:	2b02      	cmp	r3, #2
 8002736:	d914      	bls.n	8002762 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	689b      	ldr	r3, [r3, #8]
 800273e:	f003 0301 	and.w	r3, r3, #1
 8002742:	2b01      	cmp	r3, #1
 8002744:	d10d      	bne.n	8002762 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800274a:	f043 0210 	orr.w	r2, r3, #16
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002756:	f043 0201 	orr.w	r2, r3, #1
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 800275e:	2301      	movs	r3, #1
 8002760:	e007      	b.n	8002772 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	689b      	ldr	r3, [r3, #8]
 8002768:	f003 0301 	and.w	r3, r3, #1
 800276c:	2b01      	cmp	r3, #1
 800276e:	d0dc      	beq.n	800272a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002770:	2300      	movs	r3, #0
}
 8002772:	4618      	mov	r0, r3
 8002774:	3710      	adds	r7, #16
 8002776:	46bd      	mov	sp, r7
 8002778:	bd80      	pop	{r7, pc}

0800277a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800277a:	b580      	push	{r7, lr}
 800277c:	b084      	sub	sp, #16
 800277e:	af00      	add	r7, sp, #0
 8002780:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002786:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800278c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002790:	2b00      	cmp	r3, #0
 8002792:	d127      	bne.n	80027e4 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002798:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	689b      	ldr	r3, [r3, #8]
 80027a6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80027aa:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80027ae:	d115      	bne.n	80027dc <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d111      	bne.n	80027dc <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027bc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027c8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d105      	bne.n	80027dc <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027d4:	f043 0201 	orr.w	r2, r3, #1
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80027dc:	68f8      	ldr	r0, [r7, #12]
 80027de:	f7fe ffef 	bl	80017c0 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80027e2:	e004      	b.n	80027ee <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	6a1b      	ldr	r3, [r3, #32]
 80027e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ea:	6878      	ldr	r0, [r7, #4]
 80027ec:	4798      	blx	r3
}
 80027ee:	bf00      	nop
 80027f0:	3710      	adds	r7, #16
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}

080027f6 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80027f6:	b580      	push	{r7, lr}
 80027f8:	b084      	sub	sp, #16
 80027fa:	af00      	add	r7, sp, #0
 80027fc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002802:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002804:	68f8      	ldr	r0, [r7, #12]
 8002806:	f7fe ffcd 	bl	80017a4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800280a:	bf00      	nop
 800280c:	3710      	adds	r7, #16
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}

08002812 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002812:	b580      	push	{r7, lr}
 8002814:	b084      	sub	sp, #16
 8002816:	af00      	add	r7, sp, #0
 8002818:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800281e:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002824:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002830:	f043 0204 	orr.w	r2, r3, #4
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002838:	68f8      	ldr	r0, [r7, #12]
 800283a:	f7ff fe01 	bl	8002440 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800283e:	bf00      	nop
 8002840:	3710      	adds	r7, #16
 8002842:	46bd      	mov	sp, r7
 8002844:	bd80      	pop	{r7, pc}

08002846 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002846:	b480      	push	{r7}
 8002848:	b083      	sub	sp, #12
 800284a:	af00      	add	r7, sp, #0
 800284c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 800284e:	bf00      	nop
 8002850:	370c      	adds	r7, #12
 8002852:	46bd      	mov	sp, r7
 8002854:	bc80      	pop	{r7}
 8002856:	4770      	bx	lr

08002858 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002858:	b480      	push	{r7}
 800285a:	b085      	sub	sp, #20
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	f003 0307 	and.w	r3, r3, #7
 8002866:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002868:	4b0c      	ldr	r3, [pc, #48]	; (800289c <__NVIC_SetPriorityGrouping+0x44>)
 800286a:	68db      	ldr	r3, [r3, #12]
 800286c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800286e:	68ba      	ldr	r2, [r7, #8]
 8002870:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002874:	4013      	ands	r3, r2
 8002876:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800287c:	68bb      	ldr	r3, [r7, #8]
 800287e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002880:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002884:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002888:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800288a:	4a04      	ldr	r2, [pc, #16]	; (800289c <__NVIC_SetPriorityGrouping+0x44>)
 800288c:	68bb      	ldr	r3, [r7, #8]
 800288e:	60d3      	str	r3, [r2, #12]
}
 8002890:	bf00      	nop
 8002892:	3714      	adds	r7, #20
 8002894:	46bd      	mov	sp, r7
 8002896:	bc80      	pop	{r7}
 8002898:	4770      	bx	lr
 800289a:	bf00      	nop
 800289c:	e000ed00 	.word	0xe000ed00

080028a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80028a0:	b480      	push	{r7}
 80028a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028a4:	4b04      	ldr	r3, [pc, #16]	; (80028b8 <__NVIC_GetPriorityGrouping+0x18>)
 80028a6:	68db      	ldr	r3, [r3, #12]
 80028a8:	0a1b      	lsrs	r3, r3, #8
 80028aa:	f003 0307 	and.w	r3, r3, #7
}
 80028ae:	4618      	mov	r0, r3
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bc80      	pop	{r7}
 80028b4:	4770      	bx	lr
 80028b6:	bf00      	nop
 80028b8:	e000ed00 	.word	0xe000ed00

080028bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028bc:	b480      	push	{r7}
 80028be:	b083      	sub	sp, #12
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	4603      	mov	r3, r0
 80028c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	db0b      	blt.n	80028e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028ce:	79fb      	ldrb	r3, [r7, #7]
 80028d0:	f003 021f 	and.w	r2, r3, #31
 80028d4:	4906      	ldr	r1, [pc, #24]	; (80028f0 <__NVIC_EnableIRQ+0x34>)
 80028d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028da:	095b      	lsrs	r3, r3, #5
 80028dc:	2001      	movs	r0, #1
 80028de:	fa00 f202 	lsl.w	r2, r0, r2
 80028e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80028e6:	bf00      	nop
 80028e8:	370c      	adds	r7, #12
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bc80      	pop	{r7}
 80028ee:	4770      	bx	lr
 80028f0:	e000e100 	.word	0xe000e100

080028f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028f4:	b480      	push	{r7}
 80028f6:	b083      	sub	sp, #12
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	4603      	mov	r3, r0
 80028fc:	6039      	str	r1, [r7, #0]
 80028fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002900:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002904:	2b00      	cmp	r3, #0
 8002906:	db0a      	blt.n	800291e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	b2da      	uxtb	r2, r3
 800290c:	490c      	ldr	r1, [pc, #48]	; (8002940 <__NVIC_SetPriority+0x4c>)
 800290e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002912:	0112      	lsls	r2, r2, #4
 8002914:	b2d2      	uxtb	r2, r2
 8002916:	440b      	add	r3, r1
 8002918:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800291c:	e00a      	b.n	8002934 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	b2da      	uxtb	r2, r3
 8002922:	4908      	ldr	r1, [pc, #32]	; (8002944 <__NVIC_SetPriority+0x50>)
 8002924:	79fb      	ldrb	r3, [r7, #7]
 8002926:	f003 030f 	and.w	r3, r3, #15
 800292a:	3b04      	subs	r3, #4
 800292c:	0112      	lsls	r2, r2, #4
 800292e:	b2d2      	uxtb	r2, r2
 8002930:	440b      	add	r3, r1
 8002932:	761a      	strb	r2, [r3, #24]
}
 8002934:	bf00      	nop
 8002936:	370c      	adds	r7, #12
 8002938:	46bd      	mov	sp, r7
 800293a:	bc80      	pop	{r7}
 800293c:	4770      	bx	lr
 800293e:	bf00      	nop
 8002940:	e000e100 	.word	0xe000e100
 8002944:	e000ed00 	.word	0xe000ed00

08002948 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002948:	b480      	push	{r7}
 800294a:	b089      	sub	sp, #36	; 0x24
 800294c:	af00      	add	r7, sp, #0
 800294e:	60f8      	str	r0, [r7, #12]
 8002950:	60b9      	str	r1, [r7, #8]
 8002952:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	f003 0307 	and.w	r3, r3, #7
 800295a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800295c:	69fb      	ldr	r3, [r7, #28]
 800295e:	f1c3 0307 	rsb	r3, r3, #7
 8002962:	2b04      	cmp	r3, #4
 8002964:	bf28      	it	cs
 8002966:	2304      	movcs	r3, #4
 8002968:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800296a:	69fb      	ldr	r3, [r7, #28]
 800296c:	3304      	adds	r3, #4
 800296e:	2b06      	cmp	r3, #6
 8002970:	d902      	bls.n	8002978 <NVIC_EncodePriority+0x30>
 8002972:	69fb      	ldr	r3, [r7, #28]
 8002974:	3b03      	subs	r3, #3
 8002976:	e000      	b.n	800297a <NVIC_EncodePriority+0x32>
 8002978:	2300      	movs	r3, #0
 800297a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800297c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002980:	69bb      	ldr	r3, [r7, #24]
 8002982:	fa02 f303 	lsl.w	r3, r2, r3
 8002986:	43da      	mvns	r2, r3
 8002988:	68bb      	ldr	r3, [r7, #8]
 800298a:	401a      	ands	r2, r3
 800298c:	697b      	ldr	r3, [r7, #20]
 800298e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002990:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002994:	697b      	ldr	r3, [r7, #20]
 8002996:	fa01 f303 	lsl.w	r3, r1, r3
 800299a:	43d9      	mvns	r1, r3
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029a0:	4313      	orrs	r3, r2
         );
}
 80029a2:	4618      	mov	r0, r3
 80029a4:	3724      	adds	r7, #36	; 0x24
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bc80      	pop	{r7}
 80029aa:	4770      	bx	lr

080029ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b082      	sub	sp, #8
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	3b01      	subs	r3, #1
 80029b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80029bc:	d301      	bcc.n	80029c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80029be:	2301      	movs	r3, #1
 80029c0:	e00f      	b.n	80029e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029c2:	4a0a      	ldr	r2, [pc, #40]	; (80029ec <SysTick_Config+0x40>)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	3b01      	subs	r3, #1
 80029c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80029ca:	210f      	movs	r1, #15
 80029cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80029d0:	f7ff ff90 	bl	80028f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029d4:	4b05      	ldr	r3, [pc, #20]	; (80029ec <SysTick_Config+0x40>)
 80029d6:	2200      	movs	r2, #0
 80029d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029da:	4b04      	ldr	r3, [pc, #16]	; (80029ec <SysTick_Config+0x40>)
 80029dc:	2207      	movs	r2, #7
 80029de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80029e0:	2300      	movs	r3, #0
}
 80029e2:	4618      	mov	r0, r3
 80029e4:	3708      	adds	r7, #8
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	bf00      	nop
 80029ec:	e000e010 	.word	0xe000e010

080029f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b082      	sub	sp, #8
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029f8:	6878      	ldr	r0, [r7, #4]
 80029fa:	f7ff ff2d 	bl	8002858 <__NVIC_SetPriorityGrouping>
}
 80029fe:	bf00      	nop
 8002a00:	3708      	adds	r7, #8
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bd80      	pop	{r7, pc}

08002a06 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a06:	b580      	push	{r7, lr}
 8002a08:	b086      	sub	sp, #24
 8002a0a:	af00      	add	r7, sp, #0
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	60b9      	str	r1, [r7, #8]
 8002a10:	607a      	str	r2, [r7, #4]
 8002a12:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a14:	2300      	movs	r3, #0
 8002a16:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a18:	f7ff ff42 	bl	80028a0 <__NVIC_GetPriorityGrouping>
 8002a1c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a1e:	687a      	ldr	r2, [r7, #4]
 8002a20:	68b9      	ldr	r1, [r7, #8]
 8002a22:	6978      	ldr	r0, [r7, #20]
 8002a24:	f7ff ff90 	bl	8002948 <NVIC_EncodePriority>
 8002a28:	4602      	mov	r2, r0
 8002a2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a2e:	4611      	mov	r1, r2
 8002a30:	4618      	mov	r0, r3
 8002a32:	f7ff ff5f 	bl	80028f4 <__NVIC_SetPriority>
}
 8002a36:	bf00      	nop
 8002a38:	3718      	adds	r7, #24
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}

08002a3e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a3e:	b580      	push	{r7, lr}
 8002a40:	b082      	sub	sp, #8
 8002a42:	af00      	add	r7, sp, #0
 8002a44:	4603      	mov	r3, r0
 8002a46:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	f7ff ff35 	bl	80028bc <__NVIC_EnableIRQ>
}
 8002a52:	bf00      	nop
 8002a54:	3708      	adds	r7, #8
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bd80      	pop	{r7, pc}

08002a5a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a5a:	b580      	push	{r7, lr}
 8002a5c:	b082      	sub	sp, #8
 8002a5e:	af00      	add	r7, sp, #0
 8002a60:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a62:	6878      	ldr	r0, [r7, #4]
 8002a64:	f7ff ffa2 	bl	80029ac <SysTick_Config>
 8002a68:	4603      	mov	r3, r0
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	3708      	adds	r7, #8
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd80      	pop	{r7, pc}
	...

08002a74 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002a74:	b480      	push	{r7}
 8002a76:	b085      	sub	sp, #20
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d101      	bne.n	8002a8a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002a86:	2301      	movs	r3, #1
 8002a88:	e043      	b.n	8002b12 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	461a      	mov	r2, r3
 8002a90:	4b22      	ldr	r3, [pc, #136]	; (8002b1c <HAL_DMA_Init+0xa8>)
 8002a92:	4413      	add	r3, r2
 8002a94:	4a22      	ldr	r2, [pc, #136]	; (8002b20 <HAL_DMA_Init+0xac>)
 8002a96:	fba2 2303 	umull	r2, r3, r2, r3
 8002a9a:	091b      	lsrs	r3, r3, #4
 8002a9c:	009a      	lsls	r2, r3, #2
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	4a1f      	ldr	r2, [pc, #124]	; (8002b24 <HAL_DMA_Init+0xb0>)
 8002aa6:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2202      	movs	r2, #2
 8002aac:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002abe:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002ac2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002acc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	68db      	ldr	r3, [r3, #12]
 8002ad2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ad8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	695b      	ldr	r3, [r3, #20]
 8002ade:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ae4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	69db      	ldr	r3, [r3, #28]
 8002aea:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002aec:	68fa      	ldr	r2, [r7, #12]
 8002aee:	4313      	orrs	r3, r2
 8002af0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	68fa      	ldr	r2, [r7, #12]
 8002af8:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2200      	movs	r2, #0
 8002afe:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2201      	movs	r2, #1
 8002b04:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002b10:	2300      	movs	r3, #0
}
 8002b12:	4618      	mov	r0, r3
 8002b14:	3714      	adds	r7, #20
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bc80      	pop	{r7}
 8002b1a:	4770      	bx	lr
 8002b1c:	bffdfff8 	.word	0xbffdfff8
 8002b20:	cccccccd 	.word	0xcccccccd
 8002b24:	40020000 	.word	0x40020000

08002b28 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b086      	sub	sp, #24
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	60f8      	str	r0, [r7, #12]
 8002b30:	60b9      	str	r1, [r7, #8]
 8002b32:	607a      	str	r2, [r7, #4]
 8002b34:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002b36:	2300      	movs	r3, #0
 8002b38:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b40:	2b01      	cmp	r3, #1
 8002b42:	d101      	bne.n	8002b48 <HAL_DMA_Start_IT+0x20>
 8002b44:	2302      	movs	r3, #2
 8002b46:	e04a      	b.n	8002bde <HAL_DMA_Start_IT+0xb6>
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	2201      	movs	r2, #1
 8002b4c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002b56:	2b01      	cmp	r3, #1
 8002b58:	d13a      	bne.n	8002bd0 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	2202      	movs	r2, #2
 8002b5e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	2200      	movs	r2, #0
 8002b66:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	681a      	ldr	r2, [r3, #0]
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f022 0201 	bic.w	r2, r2, #1
 8002b76:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	687a      	ldr	r2, [r7, #4]
 8002b7c:	68b9      	ldr	r1, [r7, #8]
 8002b7e:	68f8      	ldr	r0, [r7, #12]
 8002b80:	f000 f938 	bl	8002df4 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d008      	beq.n	8002b9e <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	681a      	ldr	r2, [r3, #0]
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f042 020e 	orr.w	r2, r2, #14
 8002b9a:	601a      	str	r2, [r3, #0]
 8002b9c:	e00f      	b.n	8002bbe <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	681a      	ldr	r2, [r3, #0]
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f022 0204 	bic.w	r2, r2, #4
 8002bac:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	681a      	ldr	r2, [r3, #0]
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f042 020a 	orr.w	r2, r2, #10
 8002bbc:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	681a      	ldr	r2, [r3, #0]
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f042 0201 	orr.w	r2, r2, #1
 8002bcc:	601a      	str	r2, [r3, #0]
 8002bce:	e005      	b.n	8002bdc <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002bd8:	2302      	movs	r3, #2
 8002bda:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002bdc:	7dfb      	ldrb	r3, [r7, #23]
}
 8002bde:	4618      	mov	r0, r3
 8002be0:	3718      	adds	r7, #24
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}
	...

08002be8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b084      	sub	sp, #16
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c04:	2204      	movs	r2, #4
 8002c06:	409a      	lsls	r2, r3
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	4013      	ands	r3, r2
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d04f      	beq.n	8002cb0 <HAL_DMA_IRQHandler+0xc8>
 8002c10:	68bb      	ldr	r3, [r7, #8]
 8002c12:	f003 0304 	and.w	r3, r3, #4
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d04a      	beq.n	8002cb0 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f003 0320 	and.w	r3, r3, #32
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d107      	bne.n	8002c38 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	681a      	ldr	r2, [r3, #0]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f022 0204 	bic.w	r2, r2, #4
 8002c36:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4a66      	ldr	r2, [pc, #408]	; (8002dd8 <HAL_DMA_IRQHandler+0x1f0>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d029      	beq.n	8002c96 <HAL_DMA_IRQHandler+0xae>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4a65      	ldr	r2, [pc, #404]	; (8002ddc <HAL_DMA_IRQHandler+0x1f4>)
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d022      	beq.n	8002c92 <HAL_DMA_IRQHandler+0xaa>
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a63      	ldr	r2, [pc, #396]	; (8002de0 <HAL_DMA_IRQHandler+0x1f8>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d01a      	beq.n	8002c8c <HAL_DMA_IRQHandler+0xa4>
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4a62      	ldr	r2, [pc, #392]	; (8002de4 <HAL_DMA_IRQHandler+0x1fc>)
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d012      	beq.n	8002c86 <HAL_DMA_IRQHandler+0x9e>
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a60      	ldr	r2, [pc, #384]	; (8002de8 <HAL_DMA_IRQHandler+0x200>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d00a      	beq.n	8002c80 <HAL_DMA_IRQHandler+0x98>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	4a5f      	ldr	r2, [pc, #380]	; (8002dec <HAL_DMA_IRQHandler+0x204>)
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d102      	bne.n	8002c7a <HAL_DMA_IRQHandler+0x92>
 8002c74:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002c78:	e00e      	b.n	8002c98 <HAL_DMA_IRQHandler+0xb0>
 8002c7a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002c7e:	e00b      	b.n	8002c98 <HAL_DMA_IRQHandler+0xb0>
 8002c80:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002c84:	e008      	b.n	8002c98 <HAL_DMA_IRQHandler+0xb0>
 8002c86:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002c8a:	e005      	b.n	8002c98 <HAL_DMA_IRQHandler+0xb0>
 8002c8c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002c90:	e002      	b.n	8002c98 <HAL_DMA_IRQHandler+0xb0>
 8002c92:	2340      	movs	r3, #64	; 0x40
 8002c94:	e000      	b.n	8002c98 <HAL_DMA_IRQHandler+0xb0>
 8002c96:	2304      	movs	r3, #4
 8002c98:	4a55      	ldr	r2, [pc, #340]	; (8002df0 <HAL_DMA_IRQHandler+0x208>)
 8002c9a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	f000 8094 	beq.w	8002dce <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002caa:	6878      	ldr	r0, [r7, #4]
 8002cac:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002cae:	e08e      	b.n	8002dce <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cb4:	2202      	movs	r2, #2
 8002cb6:	409a      	lsls	r2, r3
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	4013      	ands	r3, r2
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d056      	beq.n	8002d6e <HAL_DMA_IRQHandler+0x186>
 8002cc0:	68bb      	ldr	r3, [r7, #8]
 8002cc2:	f003 0302 	and.w	r3, r3, #2
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d051      	beq.n	8002d6e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f003 0320 	and.w	r3, r3, #32
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d10b      	bne.n	8002cf0 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	681a      	ldr	r2, [r3, #0]
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f022 020a 	bic.w	r2, r2, #10
 8002ce6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2201      	movs	r2, #1
 8002cec:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4a38      	ldr	r2, [pc, #224]	; (8002dd8 <HAL_DMA_IRQHandler+0x1f0>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d029      	beq.n	8002d4e <HAL_DMA_IRQHandler+0x166>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4a37      	ldr	r2, [pc, #220]	; (8002ddc <HAL_DMA_IRQHandler+0x1f4>)
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d022      	beq.n	8002d4a <HAL_DMA_IRQHandler+0x162>
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	4a35      	ldr	r2, [pc, #212]	; (8002de0 <HAL_DMA_IRQHandler+0x1f8>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d01a      	beq.n	8002d44 <HAL_DMA_IRQHandler+0x15c>
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	4a34      	ldr	r2, [pc, #208]	; (8002de4 <HAL_DMA_IRQHandler+0x1fc>)
 8002d14:	4293      	cmp	r3, r2
 8002d16:	d012      	beq.n	8002d3e <HAL_DMA_IRQHandler+0x156>
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4a32      	ldr	r2, [pc, #200]	; (8002de8 <HAL_DMA_IRQHandler+0x200>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d00a      	beq.n	8002d38 <HAL_DMA_IRQHandler+0x150>
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	4a31      	ldr	r2, [pc, #196]	; (8002dec <HAL_DMA_IRQHandler+0x204>)
 8002d28:	4293      	cmp	r3, r2
 8002d2a:	d102      	bne.n	8002d32 <HAL_DMA_IRQHandler+0x14a>
 8002d2c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002d30:	e00e      	b.n	8002d50 <HAL_DMA_IRQHandler+0x168>
 8002d32:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002d36:	e00b      	b.n	8002d50 <HAL_DMA_IRQHandler+0x168>
 8002d38:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002d3c:	e008      	b.n	8002d50 <HAL_DMA_IRQHandler+0x168>
 8002d3e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002d42:	e005      	b.n	8002d50 <HAL_DMA_IRQHandler+0x168>
 8002d44:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002d48:	e002      	b.n	8002d50 <HAL_DMA_IRQHandler+0x168>
 8002d4a:	2320      	movs	r3, #32
 8002d4c:	e000      	b.n	8002d50 <HAL_DMA_IRQHandler+0x168>
 8002d4e:	2302      	movs	r3, #2
 8002d50:	4a27      	ldr	r2, [pc, #156]	; (8002df0 <HAL_DMA_IRQHandler+0x208>)
 8002d52:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2200      	movs	r2, #0
 8002d58:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d034      	beq.n	8002dce <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d68:	6878      	ldr	r0, [r7, #4]
 8002d6a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002d6c:	e02f      	b.n	8002dce <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d72:	2208      	movs	r2, #8
 8002d74:	409a      	lsls	r2, r3
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	4013      	ands	r3, r2
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d028      	beq.n	8002dd0 <HAL_DMA_IRQHandler+0x1e8>
 8002d7e:	68bb      	ldr	r3, [r7, #8]
 8002d80:	f003 0308 	and.w	r3, r3, #8
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d023      	beq.n	8002dd0 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	681a      	ldr	r2, [r3, #0]
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f022 020e 	bic.w	r2, r2, #14
 8002d96:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002da0:	2101      	movs	r1, #1
 8002da2:	fa01 f202 	lsl.w	r2, r1, r2
 8002da6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2201      	movs	r2, #1
 8002dac:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2201      	movs	r2, #1
 8002db2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2200      	movs	r2, #0
 8002dba:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d004      	beq.n	8002dd0 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dca:	6878      	ldr	r0, [r7, #4]
 8002dcc:	4798      	blx	r3
    }
  }
  return;
 8002dce:	bf00      	nop
 8002dd0:	bf00      	nop
}
 8002dd2:	3710      	adds	r7, #16
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}
 8002dd8:	40020008 	.word	0x40020008
 8002ddc:	4002001c 	.word	0x4002001c
 8002de0:	40020030 	.word	0x40020030
 8002de4:	40020044 	.word	0x40020044
 8002de8:	40020058 	.word	0x40020058
 8002dec:	4002006c 	.word	0x4002006c
 8002df0:	40020000 	.word	0x40020000

08002df4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002df4:	b480      	push	{r7}
 8002df6:	b085      	sub	sp, #20
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	60f8      	str	r0, [r7, #12]
 8002dfc:	60b9      	str	r1, [r7, #8]
 8002dfe:	607a      	str	r2, [r7, #4]
 8002e00:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e0a:	2101      	movs	r1, #1
 8002e0c:	fa01 f202 	lsl.w	r2, r1, r2
 8002e10:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	683a      	ldr	r2, [r7, #0]
 8002e18:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	685b      	ldr	r3, [r3, #4]
 8002e1e:	2b10      	cmp	r3, #16
 8002e20:	d108      	bne.n	8002e34 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	687a      	ldr	r2, [r7, #4]
 8002e28:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	68ba      	ldr	r2, [r7, #8]
 8002e30:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002e32:	e007      	b.n	8002e44 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	68ba      	ldr	r2, [r7, #8]
 8002e3a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	687a      	ldr	r2, [r7, #4]
 8002e42:	60da      	str	r2, [r3, #12]
}
 8002e44:	bf00      	nop
 8002e46:	3714      	adds	r7, #20
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bc80      	pop	{r7}
 8002e4c:	4770      	bx	lr
	...

08002e50 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e50:	b480      	push	{r7}
 8002e52:	b08b      	sub	sp, #44	; 0x2c
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
 8002e58:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002e5e:	2300      	movs	r3, #0
 8002e60:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e62:	e127      	b.n	80030b4 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002e64:	2201      	movs	r2, #1
 8002e66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e68:	fa02 f303 	lsl.w	r3, r2, r3
 8002e6c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	69fa      	ldr	r2, [r7, #28]
 8002e74:	4013      	ands	r3, r2
 8002e76:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002e78:	69ba      	ldr	r2, [r7, #24]
 8002e7a:	69fb      	ldr	r3, [r7, #28]
 8002e7c:	429a      	cmp	r2, r3
 8002e7e:	f040 8116 	bne.w	80030ae <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	2b12      	cmp	r3, #18
 8002e88:	d034      	beq.n	8002ef4 <HAL_GPIO_Init+0xa4>
 8002e8a:	2b12      	cmp	r3, #18
 8002e8c:	d80d      	bhi.n	8002eaa <HAL_GPIO_Init+0x5a>
 8002e8e:	2b02      	cmp	r3, #2
 8002e90:	d02b      	beq.n	8002eea <HAL_GPIO_Init+0x9a>
 8002e92:	2b02      	cmp	r3, #2
 8002e94:	d804      	bhi.n	8002ea0 <HAL_GPIO_Init+0x50>
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d031      	beq.n	8002efe <HAL_GPIO_Init+0xae>
 8002e9a:	2b01      	cmp	r3, #1
 8002e9c:	d01c      	beq.n	8002ed8 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002e9e:	e048      	b.n	8002f32 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002ea0:	2b03      	cmp	r3, #3
 8002ea2:	d043      	beq.n	8002f2c <HAL_GPIO_Init+0xdc>
 8002ea4:	2b11      	cmp	r3, #17
 8002ea6:	d01b      	beq.n	8002ee0 <HAL_GPIO_Init+0x90>
          break;
 8002ea8:	e043      	b.n	8002f32 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002eaa:	4a89      	ldr	r2, [pc, #548]	; (80030d0 <HAL_GPIO_Init+0x280>)
 8002eac:	4293      	cmp	r3, r2
 8002eae:	d026      	beq.n	8002efe <HAL_GPIO_Init+0xae>
 8002eb0:	4a87      	ldr	r2, [pc, #540]	; (80030d0 <HAL_GPIO_Init+0x280>)
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d806      	bhi.n	8002ec4 <HAL_GPIO_Init+0x74>
 8002eb6:	4a87      	ldr	r2, [pc, #540]	; (80030d4 <HAL_GPIO_Init+0x284>)
 8002eb8:	4293      	cmp	r3, r2
 8002eba:	d020      	beq.n	8002efe <HAL_GPIO_Init+0xae>
 8002ebc:	4a86      	ldr	r2, [pc, #536]	; (80030d8 <HAL_GPIO_Init+0x288>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d01d      	beq.n	8002efe <HAL_GPIO_Init+0xae>
          break;
 8002ec2:	e036      	b.n	8002f32 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002ec4:	4a85      	ldr	r2, [pc, #532]	; (80030dc <HAL_GPIO_Init+0x28c>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d019      	beq.n	8002efe <HAL_GPIO_Init+0xae>
 8002eca:	4a85      	ldr	r2, [pc, #532]	; (80030e0 <HAL_GPIO_Init+0x290>)
 8002ecc:	4293      	cmp	r3, r2
 8002ece:	d016      	beq.n	8002efe <HAL_GPIO_Init+0xae>
 8002ed0:	4a84      	ldr	r2, [pc, #528]	; (80030e4 <HAL_GPIO_Init+0x294>)
 8002ed2:	4293      	cmp	r3, r2
 8002ed4:	d013      	beq.n	8002efe <HAL_GPIO_Init+0xae>
          break;
 8002ed6:	e02c      	b.n	8002f32 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	68db      	ldr	r3, [r3, #12]
 8002edc:	623b      	str	r3, [r7, #32]
          break;
 8002ede:	e028      	b.n	8002f32 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	68db      	ldr	r3, [r3, #12]
 8002ee4:	3304      	adds	r3, #4
 8002ee6:	623b      	str	r3, [r7, #32]
          break;
 8002ee8:	e023      	b.n	8002f32 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	68db      	ldr	r3, [r3, #12]
 8002eee:	3308      	adds	r3, #8
 8002ef0:	623b      	str	r3, [r7, #32]
          break;
 8002ef2:	e01e      	b.n	8002f32 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	68db      	ldr	r3, [r3, #12]
 8002ef8:	330c      	adds	r3, #12
 8002efa:	623b      	str	r3, [r7, #32]
          break;
 8002efc:	e019      	b.n	8002f32 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	689b      	ldr	r3, [r3, #8]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d102      	bne.n	8002f0c <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002f06:	2304      	movs	r3, #4
 8002f08:	623b      	str	r3, [r7, #32]
          break;
 8002f0a:	e012      	b.n	8002f32 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	689b      	ldr	r3, [r3, #8]
 8002f10:	2b01      	cmp	r3, #1
 8002f12:	d105      	bne.n	8002f20 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002f14:	2308      	movs	r3, #8
 8002f16:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	69fa      	ldr	r2, [r7, #28]
 8002f1c:	611a      	str	r2, [r3, #16]
          break;
 8002f1e:	e008      	b.n	8002f32 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002f20:	2308      	movs	r3, #8
 8002f22:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	69fa      	ldr	r2, [r7, #28]
 8002f28:	615a      	str	r2, [r3, #20]
          break;
 8002f2a:	e002      	b.n	8002f32 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	623b      	str	r3, [r7, #32]
          break;
 8002f30:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002f32:	69bb      	ldr	r3, [r7, #24]
 8002f34:	2bff      	cmp	r3, #255	; 0xff
 8002f36:	d801      	bhi.n	8002f3c <HAL_GPIO_Init+0xec>
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	e001      	b.n	8002f40 <HAL_GPIO_Init+0xf0>
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	3304      	adds	r3, #4
 8002f40:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002f42:	69bb      	ldr	r3, [r7, #24]
 8002f44:	2bff      	cmp	r3, #255	; 0xff
 8002f46:	d802      	bhi.n	8002f4e <HAL_GPIO_Init+0xfe>
 8002f48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f4a:	009b      	lsls	r3, r3, #2
 8002f4c:	e002      	b.n	8002f54 <HAL_GPIO_Init+0x104>
 8002f4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f50:	3b08      	subs	r3, #8
 8002f52:	009b      	lsls	r3, r3, #2
 8002f54:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	681a      	ldr	r2, [r3, #0]
 8002f5a:	210f      	movs	r1, #15
 8002f5c:	693b      	ldr	r3, [r7, #16]
 8002f5e:	fa01 f303 	lsl.w	r3, r1, r3
 8002f62:	43db      	mvns	r3, r3
 8002f64:	401a      	ands	r2, r3
 8002f66:	6a39      	ldr	r1, [r7, #32]
 8002f68:	693b      	ldr	r3, [r7, #16]
 8002f6a:	fa01 f303 	lsl.w	r3, r1, r3
 8002f6e:	431a      	orrs	r2, r3
 8002f70:	697b      	ldr	r3, [r7, #20]
 8002f72:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	f000 8096 	beq.w	80030ae <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002f82:	4b59      	ldr	r3, [pc, #356]	; (80030e8 <HAL_GPIO_Init+0x298>)
 8002f84:	699b      	ldr	r3, [r3, #24]
 8002f86:	4a58      	ldr	r2, [pc, #352]	; (80030e8 <HAL_GPIO_Init+0x298>)
 8002f88:	f043 0301 	orr.w	r3, r3, #1
 8002f8c:	6193      	str	r3, [r2, #24]
 8002f8e:	4b56      	ldr	r3, [pc, #344]	; (80030e8 <HAL_GPIO_Init+0x298>)
 8002f90:	699b      	ldr	r3, [r3, #24]
 8002f92:	f003 0301 	and.w	r3, r3, #1
 8002f96:	60bb      	str	r3, [r7, #8]
 8002f98:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002f9a:	4a54      	ldr	r2, [pc, #336]	; (80030ec <HAL_GPIO_Init+0x29c>)
 8002f9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f9e:	089b      	lsrs	r3, r3, #2
 8002fa0:	3302      	adds	r3, #2
 8002fa2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fa6:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002fa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002faa:	f003 0303 	and.w	r3, r3, #3
 8002fae:	009b      	lsls	r3, r3, #2
 8002fb0:	220f      	movs	r2, #15
 8002fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb6:	43db      	mvns	r3, r3
 8002fb8:	68fa      	ldr	r2, [r7, #12]
 8002fba:	4013      	ands	r3, r2
 8002fbc:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	4a4b      	ldr	r2, [pc, #300]	; (80030f0 <HAL_GPIO_Init+0x2a0>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d013      	beq.n	8002fee <HAL_GPIO_Init+0x19e>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	4a4a      	ldr	r2, [pc, #296]	; (80030f4 <HAL_GPIO_Init+0x2a4>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d00d      	beq.n	8002fea <HAL_GPIO_Init+0x19a>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	4a49      	ldr	r2, [pc, #292]	; (80030f8 <HAL_GPIO_Init+0x2a8>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d007      	beq.n	8002fe6 <HAL_GPIO_Init+0x196>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	4a48      	ldr	r2, [pc, #288]	; (80030fc <HAL_GPIO_Init+0x2ac>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d101      	bne.n	8002fe2 <HAL_GPIO_Init+0x192>
 8002fde:	2303      	movs	r3, #3
 8002fe0:	e006      	b.n	8002ff0 <HAL_GPIO_Init+0x1a0>
 8002fe2:	2304      	movs	r3, #4
 8002fe4:	e004      	b.n	8002ff0 <HAL_GPIO_Init+0x1a0>
 8002fe6:	2302      	movs	r3, #2
 8002fe8:	e002      	b.n	8002ff0 <HAL_GPIO_Init+0x1a0>
 8002fea:	2301      	movs	r3, #1
 8002fec:	e000      	b.n	8002ff0 <HAL_GPIO_Init+0x1a0>
 8002fee:	2300      	movs	r3, #0
 8002ff0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ff2:	f002 0203 	and.w	r2, r2, #3
 8002ff6:	0092      	lsls	r2, r2, #2
 8002ff8:	4093      	lsls	r3, r2
 8002ffa:	68fa      	ldr	r2, [r7, #12]
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003000:	493a      	ldr	r1, [pc, #232]	; (80030ec <HAL_GPIO_Init+0x29c>)
 8003002:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003004:	089b      	lsrs	r3, r3, #2
 8003006:	3302      	adds	r3, #2
 8003008:	68fa      	ldr	r2, [r7, #12]
 800300a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	685b      	ldr	r3, [r3, #4]
 8003012:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003016:	2b00      	cmp	r3, #0
 8003018:	d006      	beq.n	8003028 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800301a:	4b39      	ldr	r3, [pc, #228]	; (8003100 <HAL_GPIO_Init+0x2b0>)
 800301c:	681a      	ldr	r2, [r3, #0]
 800301e:	4938      	ldr	r1, [pc, #224]	; (8003100 <HAL_GPIO_Init+0x2b0>)
 8003020:	69bb      	ldr	r3, [r7, #24]
 8003022:	4313      	orrs	r3, r2
 8003024:	600b      	str	r3, [r1, #0]
 8003026:	e006      	b.n	8003036 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003028:	4b35      	ldr	r3, [pc, #212]	; (8003100 <HAL_GPIO_Init+0x2b0>)
 800302a:	681a      	ldr	r2, [r3, #0]
 800302c:	69bb      	ldr	r3, [r7, #24]
 800302e:	43db      	mvns	r3, r3
 8003030:	4933      	ldr	r1, [pc, #204]	; (8003100 <HAL_GPIO_Init+0x2b0>)
 8003032:	4013      	ands	r3, r2
 8003034:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	685b      	ldr	r3, [r3, #4]
 800303a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800303e:	2b00      	cmp	r3, #0
 8003040:	d006      	beq.n	8003050 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003042:	4b2f      	ldr	r3, [pc, #188]	; (8003100 <HAL_GPIO_Init+0x2b0>)
 8003044:	685a      	ldr	r2, [r3, #4]
 8003046:	492e      	ldr	r1, [pc, #184]	; (8003100 <HAL_GPIO_Init+0x2b0>)
 8003048:	69bb      	ldr	r3, [r7, #24]
 800304a:	4313      	orrs	r3, r2
 800304c:	604b      	str	r3, [r1, #4]
 800304e:	e006      	b.n	800305e <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003050:	4b2b      	ldr	r3, [pc, #172]	; (8003100 <HAL_GPIO_Init+0x2b0>)
 8003052:	685a      	ldr	r2, [r3, #4]
 8003054:	69bb      	ldr	r3, [r7, #24]
 8003056:	43db      	mvns	r3, r3
 8003058:	4929      	ldr	r1, [pc, #164]	; (8003100 <HAL_GPIO_Init+0x2b0>)
 800305a:	4013      	ands	r3, r2
 800305c:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003066:	2b00      	cmp	r3, #0
 8003068:	d006      	beq.n	8003078 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800306a:	4b25      	ldr	r3, [pc, #148]	; (8003100 <HAL_GPIO_Init+0x2b0>)
 800306c:	689a      	ldr	r2, [r3, #8]
 800306e:	4924      	ldr	r1, [pc, #144]	; (8003100 <HAL_GPIO_Init+0x2b0>)
 8003070:	69bb      	ldr	r3, [r7, #24]
 8003072:	4313      	orrs	r3, r2
 8003074:	608b      	str	r3, [r1, #8]
 8003076:	e006      	b.n	8003086 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003078:	4b21      	ldr	r3, [pc, #132]	; (8003100 <HAL_GPIO_Init+0x2b0>)
 800307a:	689a      	ldr	r2, [r3, #8]
 800307c:	69bb      	ldr	r3, [r7, #24]
 800307e:	43db      	mvns	r3, r3
 8003080:	491f      	ldr	r1, [pc, #124]	; (8003100 <HAL_GPIO_Init+0x2b0>)
 8003082:	4013      	ands	r3, r2
 8003084:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800308e:	2b00      	cmp	r3, #0
 8003090:	d006      	beq.n	80030a0 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003092:	4b1b      	ldr	r3, [pc, #108]	; (8003100 <HAL_GPIO_Init+0x2b0>)
 8003094:	68da      	ldr	r2, [r3, #12]
 8003096:	491a      	ldr	r1, [pc, #104]	; (8003100 <HAL_GPIO_Init+0x2b0>)
 8003098:	69bb      	ldr	r3, [r7, #24]
 800309a:	4313      	orrs	r3, r2
 800309c:	60cb      	str	r3, [r1, #12]
 800309e:	e006      	b.n	80030ae <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80030a0:	4b17      	ldr	r3, [pc, #92]	; (8003100 <HAL_GPIO_Init+0x2b0>)
 80030a2:	68da      	ldr	r2, [r3, #12]
 80030a4:	69bb      	ldr	r3, [r7, #24]
 80030a6:	43db      	mvns	r3, r3
 80030a8:	4915      	ldr	r1, [pc, #84]	; (8003100 <HAL_GPIO_Init+0x2b0>)
 80030aa:	4013      	ands	r3, r2
 80030ac:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80030ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030b0:	3301      	adds	r3, #1
 80030b2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	681a      	ldr	r2, [r3, #0]
 80030b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030ba:	fa22 f303 	lsr.w	r3, r2, r3
 80030be:	2b00      	cmp	r3, #0
 80030c0:	f47f aed0 	bne.w	8002e64 <HAL_GPIO_Init+0x14>
  }
}
 80030c4:	bf00      	nop
 80030c6:	372c      	adds	r7, #44	; 0x2c
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bc80      	pop	{r7}
 80030cc:	4770      	bx	lr
 80030ce:	bf00      	nop
 80030d0:	10210000 	.word	0x10210000
 80030d4:	10110000 	.word	0x10110000
 80030d8:	10120000 	.word	0x10120000
 80030dc:	10310000 	.word	0x10310000
 80030e0:	10320000 	.word	0x10320000
 80030e4:	10220000 	.word	0x10220000
 80030e8:	40021000 	.word	0x40021000
 80030ec:	40010000 	.word	0x40010000
 80030f0:	40010800 	.word	0x40010800
 80030f4:	40010c00 	.word	0x40010c00
 80030f8:	40011000 	.word	0x40011000
 80030fc:	40011400 	.word	0x40011400
 8003100:	40010400 	.word	0x40010400

08003104 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003104:	b480      	push	{r7}
 8003106:	b085      	sub	sp, #20
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
 800310c:	460b      	mov	r3, r1
 800310e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	689a      	ldr	r2, [r3, #8]
 8003114:	887b      	ldrh	r3, [r7, #2]
 8003116:	4013      	ands	r3, r2
 8003118:	2b00      	cmp	r3, #0
 800311a:	d002      	beq.n	8003122 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800311c:	2301      	movs	r3, #1
 800311e:	73fb      	strb	r3, [r7, #15]
 8003120:	e001      	b.n	8003126 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003122:	2300      	movs	r3, #0
 8003124:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003126:	7bfb      	ldrb	r3, [r7, #15]
}
 8003128:	4618      	mov	r0, r3
 800312a:	3714      	adds	r7, #20
 800312c:	46bd      	mov	sp, r7
 800312e:	bc80      	pop	{r7}
 8003130:	4770      	bx	lr

08003132 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003132:	b480      	push	{r7}
 8003134:	b083      	sub	sp, #12
 8003136:	af00      	add	r7, sp, #0
 8003138:	6078      	str	r0, [r7, #4]
 800313a:	460b      	mov	r3, r1
 800313c:	807b      	strh	r3, [r7, #2]
 800313e:	4613      	mov	r3, r2
 8003140:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003142:	787b      	ldrb	r3, [r7, #1]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d003      	beq.n	8003150 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003148:	887a      	ldrh	r2, [r7, #2]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800314e:	e003      	b.n	8003158 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003150:	887b      	ldrh	r3, [r7, #2]
 8003152:	041a      	lsls	r2, r3, #16
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	611a      	str	r2, [r3, #16]
}
 8003158:	bf00      	nop
 800315a:	370c      	adds	r7, #12
 800315c:	46bd      	mov	sp, r7
 800315e:	bc80      	pop	{r7}
 8003160:	4770      	bx	lr
	...

08003164 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b086      	sub	sp, #24
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2b00      	cmp	r3, #0
 8003170:	d101      	bne.n	8003176 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003172:	2301      	movs	r3, #1
 8003174:	e26c      	b.n	8003650 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f003 0301 	and.w	r3, r3, #1
 800317e:	2b00      	cmp	r3, #0
 8003180:	f000 8087 	beq.w	8003292 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003184:	4b92      	ldr	r3, [pc, #584]	; (80033d0 <HAL_RCC_OscConfig+0x26c>)
 8003186:	685b      	ldr	r3, [r3, #4]
 8003188:	f003 030c 	and.w	r3, r3, #12
 800318c:	2b04      	cmp	r3, #4
 800318e:	d00c      	beq.n	80031aa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003190:	4b8f      	ldr	r3, [pc, #572]	; (80033d0 <HAL_RCC_OscConfig+0x26c>)
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	f003 030c 	and.w	r3, r3, #12
 8003198:	2b08      	cmp	r3, #8
 800319a:	d112      	bne.n	80031c2 <HAL_RCC_OscConfig+0x5e>
 800319c:	4b8c      	ldr	r3, [pc, #560]	; (80033d0 <HAL_RCC_OscConfig+0x26c>)
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031a8:	d10b      	bne.n	80031c2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031aa:	4b89      	ldr	r3, [pc, #548]	; (80033d0 <HAL_RCC_OscConfig+0x26c>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d06c      	beq.n	8003290 <HAL_RCC_OscConfig+0x12c>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d168      	bne.n	8003290 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80031be:	2301      	movs	r3, #1
 80031c0:	e246      	b.n	8003650 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031ca:	d106      	bne.n	80031da <HAL_RCC_OscConfig+0x76>
 80031cc:	4b80      	ldr	r3, [pc, #512]	; (80033d0 <HAL_RCC_OscConfig+0x26c>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a7f      	ldr	r2, [pc, #508]	; (80033d0 <HAL_RCC_OscConfig+0x26c>)
 80031d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031d6:	6013      	str	r3, [r2, #0]
 80031d8:	e02e      	b.n	8003238 <HAL_RCC_OscConfig+0xd4>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	685b      	ldr	r3, [r3, #4]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d10c      	bne.n	80031fc <HAL_RCC_OscConfig+0x98>
 80031e2:	4b7b      	ldr	r3, [pc, #492]	; (80033d0 <HAL_RCC_OscConfig+0x26c>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4a7a      	ldr	r2, [pc, #488]	; (80033d0 <HAL_RCC_OscConfig+0x26c>)
 80031e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80031ec:	6013      	str	r3, [r2, #0]
 80031ee:	4b78      	ldr	r3, [pc, #480]	; (80033d0 <HAL_RCC_OscConfig+0x26c>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4a77      	ldr	r2, [pc, #476]	; (80033d0 <HAL_RCC_OscConfig+0x26c>)
 80031f4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80031f8:	6013      	str	r3, [r2, #0]
 80031fa:	e01d      	b.n	8003238 <HAL_RCC_OscConfig+0xd4>
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003204:	d10c      	bne.n	8003220 <HAL_RCC_OscConfig+0xbc>
 8003206:	4b72      	ldr	r3, [pc, #456]	; (80033d0 <HAL_RCC_OscConfig+0x26c>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	4a71      	ldr	r2, [pc, #452]	; (80033d0 <HAL_RCC_OscConfig+0x26c>)
 800320c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003210:	6013      	str	r3, [r2, #0]
 8003212:	4b6f      	ldr	r3, [pc, #444]	; (80033d0 <HAL_RCC_OscConfig+0x26c>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a6e      	ldr	r2, [pc, #440]	; (80033d0 <HAL_RCC_OscConfig+0x26c>)
 8003218:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800321c:	6013      	str	r3, [r2, #0]
 800321e:	e00b      	b.n	8003238 <HAL_RCC_OscConfig+0xd4>
 8003220:	4b6b      	ldr	r3, [pc, #428]	; (80033d0 <HAL_RCC_OscConfig+0x26c>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a6a      	ldr	r2, [pc, #424]	; (80033d0 <HAL_RCC_OscConfig+0x26c>)
 8003226:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800322a:	6013      	str	r3, [r2, #0]
 800322c:	4b68      	ldr	r3, [pc, #416]	; (80033d0 <HAL_RCC_OscConfig+0x26c>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4a67      	ldr	r2, [pc, #412]	; (80033d0 <HAL_RCC_OscConfig+0x26c>)
 8003232:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003236:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	2b00      	cmp	r3, #0
 800323e:	d013      	beq.n	8003268 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003240:	f7fe fe50 	bl	8001ee4 <HAL_GetTick>
 8003244:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003246:	e008      	b.n	800325a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003248:	f7fe fe4c 	bl	8001ee4 <HAL_GetTick>
 800324c:	4602      	mov	r2, r0
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	1ad3      	subs	r3, r2, r3
 8003252:	2b64      	cmp	r3, #100	; 0x64
 8003254:	d901      	bls.n	800325a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003256:	2303      	movs	r3, #3
 8003258:	e1fa      	b.n	8003650 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800325a:	4b5d      	ldr	r3, [pc, #372]	; (80033d0 <HAL_RCC_OscConfig+0x26c>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003262:	2b00      	cmp	r3, #0
 8003264:	d0f0      	beq.n	8003248 <HAL_RCC_OscConfig+0xe4>
 8003266:	e014      	b.n	8003292 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003268:	f7fe fe3c 	bl	8001ee4 <HAL_GetTick>
 800326c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800326e:	e008      	b.n	8003282 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003270:	f7fe fe38 	bl	8001ee4 <HAL_GetTick>
 8003274:	4602      	mov	r2, r0
 8003276:	693b      	ldr	r3, [r7, #16]
 8003278:	1ad3      	subs	r3, r2, r3
 800327a:	2b64      	cmp	r3, #100	; 0x64
 800327c:	d901      	bls.n	8003282 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800327e:	2303      	movs	r3, #3
 8003280:	e1e6      	b.n	8003650 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003282:	4b53      	ldr	r3, [pc, #332]	; (80033d0 <HAL_RCC_OscConfig+0x26c>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800328a:	2b00      	cmp	r3, #0
 800328c:	d1f0      	bne.n	8003270 <HAL_RCC_OscConfig+0x10c>
 800328e:	e000      	b.n	8003292 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003290:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f003 0302 	and.w	r3, r3, #2
 800329a:	2b00      	cmp	r3, #0
 800329c:	d063      	beq.n	8003366 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800329e:	4b4c      	ldr	r3, [pc, #304]	; (80033d0 <HAL_RCC_OscConfig+0x26c>)
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	f003 030c 	and.w	r3, r3, #12
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d00b      	beq.n	80032c2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80032aa:	4b49      	ldr	r3, [pc, #292]	; (80033d0 <HAL_RCC_OscConfig+0x26c>)
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	f003 030c 	and.w	r3, r3, #12
 80032b2:	2b08      	cmp	r3, #8
 80032b4:	d11c      	bne.n	80032f0 <HAL_RCC_OscConfig+0x18c>
 80032b6:	4b46      	ldr	r3, [pc, #280]	; (80033d0 <HAL_RCC_OscConfig+0x26c>)
 80032b8:	685b      	ldr	r3, [r3, #4]
 80032ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d116      	bne.n	80032f0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032c2:	4b43      	ldr	r3, [pc, #268]	; (80033d0 <HAL_RCC_OscConfig+0x26c>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f003 0302 	and.w	r3, r3, #2
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d005      	beq.n	80032da <HAL_RCC_OscConfig+0x176>
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	691b      	ldr	r3, [r3, #16]
 80032d2:	2b01      	cmp	r3, #1
 80032d4:	d001      	beq.n	80032da <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80032d6:	2301      	movs	r3, #1
 80032d8:	e1ba      	b.n	8003650 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032da:	4b3d      	ldr	r3, [pc, #244]	; (80033d0 <HAL_RCC_OscConfig+0x26c>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	695b      	ldr	r3, [r3, #20]
 80032e6:	00db      	lsls	r3, r3, #3
 80032e8:	4939      	ldr	r1, [pc, #228]	; (80033d0 <HAL_RCC_OscConfig+0x26c>)
 80032ea:	4313      	orrs	r3, r2
 80032ec:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032ee:	e03a      	b.n	8003366 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	691b      	ldr	r3, [r3, #16]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d020      	beq.n	800333a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80032f8:	4b36      	ldr	r3, [pc, #216]	; (80033d4 <HAL_RCC_OscConfig+0x270>)
 80032fa:	2201      	movs	r2, #1
 80032fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032fe:	f7fe fdf1 	bl	8001ee4 <HAL_GetTick>
 8003302:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003304:	e008      	b.n	8003318 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003306:	f7fe fded 	bl	8001ee4 <HAL_GetTick>
 800330a:	4602      	mov	r2, r0
 800330c:	693b      	ldr	r3, [r7, #16]
 800330e:	1ad3      	subs	r3, r2, r3
 8003310:	2b02      	cmp	r3, #2
 8003312:	d901      	bls.n	8003318 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003314:	2303      	movs	r3, #3
 8003316:	e19b      	b.n	8003650 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003318:	4b2d      	ldr	r3, [pc, #180]	; (80033d0 <HAL_RCC_OscConfig+0x26c>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f003 0302 	and.w	r3, r3, #2
 8003320:	2b00      	cmp	r3, #0
 8003322:	d0f0      	beq.n	8003306 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003324:	4b2a      	ldr	r3, [pc, #168]	; (80033d0 <HAL_RCC_OscConfig+0x26c>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	695b      	ldr	r3, [r3, #20]
 8003330:	00db      	lsls	r3, r3, #3
 8003332:	4927      	ldr	r1, [pc, #156]	; (80033d0 <HAL_RCC_OscConfig+0x26c>)
 8003334:	4313      	orrs	r3, r2
 8003336:	600b      	str	r3, [r1, #0]
 8003338:	e015      	b.n	8003366 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800333a:	4b26      	ldr	r3, [pc, #152]	; (80033d4 <HAL_RCC_OscConfig+0x270>)
 800333c:	2200      	movs	r2, #0
 800333e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003340:	f7fe fdd0 	bl	8001ee4 <HAL_GetTick>
 8003344:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003346:	e008      	b.n	800335a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003348:	f7fe fdcc 	bl	8001ee4 <HAL_GetTick>
 800334c:	4602      	mov	r2, r0
 800334e:	693b      	ldr	r3, [r7, #16]
 8003350:	1ad3      	subs	r3, r2, r3
 8003352:	2b02      	cmp	r3, #2
 8003354:	d901      	bls.n	800335a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003356:	2303      	movs	r3, #3
 8003358:	e17a      	b.n	8003650 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800335a:	4b1d      	ldr	r3, [pc, #116]	; (80033d0 <HAL_RCC_OscConfig+0x26c>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f003 0302 	and.w	r3, r3, #2
 8003362:	2b00      	cmp	r3, #0
 8003364:	d1f0      	bne.n	8003348 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f003 0308 	and.w	r3, r3, #8
 800336e:	2b00      	cmp	r3, #0
 8003370:	d03a      	beq.n	80033e8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	699b      	ldr	r3, [r3, #24]
 8003376:	2b00      	cmp	r3, #0
 8003378:	d019      	beq.n	80033ae <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800337a:	4b17      	ldr	r3, [pc, #92]	; (80033d8 <HAL_RCC_OscConfig+0x274>)
 800337c:	2201      	movs	r2, #1
 800337e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003380:	f7fe fdb0 	bl	8001ee4 <HAL_GetTick>
 8003384:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003386:	e008      	b.n	800339a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003388:	f7fe fdac 	bl	8001ee4 <HAL_GetTick>
 800338c:	4602      	mov	r2, r0
 800338e:	693b      	ldr	r3, [r7, #16]
 8003390:	1ad3      	subs	r3, r2, r3
 8003392:	2b02      	cmp	r3, #2
 8003394:	d901      	bls.n	800339a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003396:	2303      	movs	r3, #3
 8003398:	e15a      	b.n	8003650 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800339a:	4b0d      	ldr	r3, [pc, #52]	; (80033d0 <HAL_RCC_OscConfig+0x26c>)
 800339c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800339e:	f003 0302 	and.w	r3, r3, #2
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d0f0      	beq.n	8003388 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80033a6:	2001      	movs	r0, #1
 80033a8:	f000 fada 	bl	8003960 <RCC_Delay>
 80033ac:	e01c      	b.n	80033e8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80033ae:	4b0a      	ldr	r3, [pc, #40]	; (80033d8 <HAL_RCC_OscConfig+0x274>)
 80033b0:	2200      	movs	r2, #0
 80033b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033b4:	f7fe fd96 	bl	8001ee4 <HAL_GetTick>
 80033b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033ba:	e00f      	b.n	80033dc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033bc:	f7fe fd92 	bl	8001ee4 <HAL_GetTick>
 80033c0:	4602      	mov	r2, r0
 80033c2:	693b      	ldr	r3, [r7, #16]
 80033c4:	1ad3      	subs	r3, r2, r3
 80033c6:	2b02      	cmp	r3, #2
 80033c8:	d908      	bls.n	80033dc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80033ca:	2303      	movs	r3, #3
 80033cc:	e140      	b.n	8003650 <HAL_RCC_OscConfig+0x4ec>
 80033ce:	bf00      	nop
 80033d0:	40021000 	.word	0x40021000
 80033d4:	42420000 	.word	0x42420000
 80033d8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033dc:	4b9e      	ldr	r3, [pc, #632]	; (8003658 <HAL_RCC_OscConfig+0x4f4>)
 80033de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033e0:	f003 0302 	and.w	r3, r3, #2
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d1e9      	bne.n	80033bc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f003 0304 	and.w	r3, r3, #4
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	f000 80a6 	beq.w	8003542 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033f6:	2300      	movs	r3, #0
 80033f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80033fa:	4b97      	ldr	r3, [pc, #604]	; (8003658 <HAL_RCC_OscConfig+0x4f4>)
 80033fc:	69db      	ldr	r3, [r3, #28]
 80033fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003402:	2b00      	cmp	r3, #0
 8003404:	d10d      	bne.n	8003422 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003406:	4b94      	ldr	r3, [pc, #592]	; (8003658 <HAL_RCC_OscConfig+0x4f4>)
 8003408:	69db      	ldr	r3, [r3, #28]
 800340a:	4a93      	ldr	r2, [pc, #588]	; (8003658 <HAL_RCC_OscConfig+0x4f4>)
 800340c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003410:	61d3      	str	r3, [r2, #28]
 8003412:	4b91      	ldr	r3, [pc, #580]	; (8003658 <HAL_RCC_OscConfig+0x4f4>)
 8003414:	69db      	ldr	r3, [r3, #28]
 8003416:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800341a:	60bb      	str	r3, [r7, #8]
 800341c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800341e:	2301      	movs	r3, #1
 8003420:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003422:	4b8e      	ldr	r3, [pc, #568]	; (800365c <HAL_RCC_OscConfig+0x4f8>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800342a:	2b00      	cmp	r3, #0
 800342c:	d118      	bne.n	8003460 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800342e:	4b8b      	ldr	r3, [pc, #556]	; (800365c <HAL_RCC_OscConfig+0x4f8>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	4a8a      	ldr	r2, [pc, #552]	; (800365c <HAL_RCC_OscConfig+0x4f8>)
 8003434:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003438:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800343a:	f7fe fd53 	bl	8001ee4 <HAL_GetTick>
 800343e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003440:	e008      	b.n	8003454 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003442:	f7fe fd4f 	bl	8001ee4 <HAL_GetTick>
 8003446:	4602      	mov	r2, r0
 8003448:	693b      	ldr	r3, [r7, #16]
 800344a:	1ad3      	subs	r3, r2, r3
 800344c:	2b64      	cmp	r3, #100	; 0x64
 800344e:	d901      	bls.n	8003454 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003450:	2303      	movs	r3, #3
 8003452:	e0fd      	b.n	8003650 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003454:	4b81      	ldr	r3, [pc, #516]	; (800365c <HAL_RCC_OscConfig+0x4f8>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800345c:	2b00      	cmp	r3, #0
 800345e:	d0f0      	beq.n	8003442 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	68db      	ldr	r3, [r3, #12]
 8003464:	2b01      	cmp	r3, #1
 8003466:	d106      	bne.n	8003476 <HAL_RCC_OscConfig+0x312>
 8003468:	4b7b      	ldr	r3, [pc, #492]	; (8003658 <HAL_RCC_OscConfig+0x4f4>)
 800346a:	6a1b      	ldr	r3, [r3, #32]
 800346c:	4a7a      	ldr	r2, [pc, #488]	; (8003658 <HAL_RCC_OscConfig+0x4f4>)
 800346e:	f043 0301 	orr.w	r3, r3, #1
 8003472:	6213      	str	r3, [r2, #32]
 8003474:	e02d      	b.n	80034d2 <HAL_RCC_OscConfig+0x36e>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	68db      	ldr	r3, [r3, #12]
 800347a:	2b00      	cmp	r3, #0
 800347c:	d10c      	bne.n	8003498 <HAL_RCC_OscConfig+0x334>
 800347e:	4b76      	ldr	r3, [pc, #472]	; (8003658 <HAL_RCC_OscConfig+0x4f4>)
 8003480:	6a1b      	ldr	r3, [r3, #32]
 8003482:	4a75      	ldr	r2, [pc, #468]	; (8003658 <HAL_RCC_OscConfig+0x4f4>)
 8003484:	f023 0301 	bic.w	r3, r3, #1
 8003488:	6213      	str	r3, [r2, #32]
 800348a:	4b73      	ldr	r3, [pc, #460]	; (8003658 <HAL_RCC_OscConfig+0x4f4>)
 800348c:	6a1b      	ldr	r3, [r3, #32]
 800348e:	4a72      	ldr	r2, [pc, #456]	; (8003658 <HAL_RCC_OscConfig+0x4f4>)
 8003490:	f023 0304 	bic.w	r3, r3, #4
 8003494:	6213      	str	r3, [r2, #32]
 8003496:	e01c      	b.n	80034d2 <HAL_RCC_OscConfig+0x36e>
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	68db      	ldr	r3, [r3, #12]
 800349c:	2b05      	cmp	r3, #5
 800349e:	d10c      	bne.n	80034ba <HAL_RCC_OscConfig+0x356>
 80034a0:	4b6d      	ldr	r3, [pc, #436]	; (8003658 <HAL_RCC_OscConfig+0x4f4>)
 80034a2:	6a1b      	ldr	r3, [r3, #32]
 80034a4:	4a6c      	ldr	r2, [pc, #432]	; (8003658 <HAL_RCC_OscConfig+0x4f4>)
 80034a6:	f043 0304 	orr.w	r3, r3, #4
 80034aa:	6213      	str	r3, [r2, #32]
 80034ac:	4b6a      	ldr	r3, [pc, #424]	; (8003658 <HAL_RCC_OscConfig+0x4f4>)
 80034ae:	6a1b      	ldr	r3, [r3, #32]
 80034b0:	4a69      	ldr	r2, [pc, #420]	; (8003658 <HAL_RCC_OscConfig+0x4f4>)
 80034b2:	f043 0301 	orr.w	r3, r3, #1
 80034b6:	6213      	str	r3, [r2, #32]
 80034b8:	e00b      	b.n	80034d2 <HAL_RCC_OscConfig+0x36e>
 80034ba:	4b67      	ldr	r3, [pc, #412]	; (8003658 <HAL_RCC_OscConfig+0x4f4>)
 80034bc:	6a1b      	ldr	r3, [r3, #32]
 80034be:	4a66      	ldr	r2, [pc, #408]	; (8003658 <HAL_RCC_OscConfig+0x4f4>)
 80034c0:	f023 0301 	bic.w	r3, r3, #1
 80034c4:	6213      	str	r3, [r2, #32]
 80034c6:	4b64      	ldr	r3, [pc, #400]	; (8003658 <HAL_RCC_OscConfig+0x4f4>)
 80034c8:	6a1b      	ldr	r3, [r3, #32]
 80034ca:	4a63      	ldr	r2, [pc, #396]	; (8003658 <HAL_RCC_OscConfig+0x4f4>)
 80034cc:	f023 0304 	bic.w	r3, r3, #4
 80034d0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	68db      	ldr	r3, [r3, #12]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d015      	beq.n	8003506 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034da:	f7fe fd03 	bl	8001ee4 <HAL_GetTick>
 80034de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034e0:	e00a      	b.n	80034f8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034e2:	f7fe fcff 	bl	8001ee4 <HAL_GetTick>
 80034e6:	4602      	mov	r2, r0
 80034e8:	693b      	ldr	r3, [r7, #16]
 80034ea:	1ad3      	subs	r3, r2, r3
 80034ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d901      	bls.n	80034f8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80034f4:	2303      	movs	r3, #3
 80034f6:	e0ab      	b.n	8003650 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034f8:	4b57      	ldr	r3, [pc, #348]	; (8003658 <HAL_RCC_OscConfig+0x4f4>)
 80034fa:	6a1b      	ldr	r3, [r3, #32]
 80034fc:	f003 0302 	and.w	r3, r3, #2
 8003500:	2b00      	cmp	r3, #0
 8003502:	d0ee      	beq.n	80034e2 <HAL_RCC_OscConfig+0x37e>
 8003504:	e014      	b.n	8003530 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003506:	f7fe fced 	bl	8001ee4 <HAL_GetTick>
 800350a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800350c:	e00a      	b.n	8003524 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800350e:	f7fe fce9 	bl	8001ee4 <HAL_GetTick>
 8003512:	4602      	mov	r2, r0
 8003514:	693b      	ldr	r3, [r7, #16]
 8003516:	1ad3      	subs	r3, r2, r3
 8003518:	f241 3288 	movw	r2, #5000	; 0x1388
 800351c:	4293      	cmp	r3, r2
 800351e:	d901      	bls.n	8003524 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003520:	2303      	movs	r3, #3
 8003522:	e095      	b.n	8003650 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003524:	4b4c      	ldr	r3, [pc, #304]	; (8003658 <HAL_RCC_OscConfig+0x4f4>)
 8003526:	6a1b      	ldr	r3, [r3, #32]
 8003528:	f003 0302 	and.w	r3, r3, #2
 800352c:	2b00      	cmp	r3, #0
 800352e:	d1ee      	bne.n	800350e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003530:	7dfb      	ldrb	r3, [r7, #23]
 8003532:	2b01      	cmp	r3, #1
 8003534:	d105      	bne.n	8003542 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003536:	4b48      	ldr	r3, [pc, #288]	; (8003658 <HAL_RCC_OscConfig+0x4f4>)
 8003538:	69db      	ldr	r3, [r3, #28]
 800353a:	4a47      	ldr	r2, [pc, #284]	; (8003658 <HAL_RCC_OscConfig+0x4f4>)
 800353c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003540:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	69db      	ldr	r3, [r3, #28]
 8003546:	2b00      	cmp	r3, #0
 8003548:	f000 8081 	beq.w	800364e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800354c:	4b42      	ldr	r3, [pc, #264]	; (8003658 <HAL_RCC_OscConfig+0x4f4>)
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	f003 030c 	and.w	r3, r3, #12
 8003554:	2b08      	cmp	r3, #8
 8003556:	d061      	beq.n	800361c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	69db      	ldr	r3, [r3, #28]
 800355c:	2b02      	cmp	r3, #2
 800355e:	d146      	bne.n	80035ee <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003560:	4b3f      	ldr	r3, [pc, #252]	; (8003660 <HAL_RCC_OscConfig+0x4fc>)
 8003562:	2200      	movs	r2, #0
 8003564:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003566:	f7fe fcbd 	bl	8001ee4 <HAL_GetTick>
 800356a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800356c:	e008      	b.n	8003580 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800356e:	f7fe fcb9 	bl	8001ee4 <HAL_GetTick>
 8003572:	4602      	mov	r2, r0
 8003574:	693b      	ldr	r3, [r7, #16]
 8003576:	1ad3      	subs	r3, r2, r3
 8003578:	2b02      	cmp	r3, #2
 800357a:	d901      	bls.n	8003580 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800357c:	2303      	movs	r3, #3
 800357e:	e067      	b.n	8003650 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003580:	4b35      	ldr	r3, [pc, #212]	; (8003658 <HAL_RCC_OscConfig+0x4f4>)
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003588:	2b00      	cmp	r3, #0
 800358a:	d1f0      	bne.n	800356e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6a1b      	ldr	r3, [r3, #32]
 8003590:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003594:	d108      	bne.n	80035a8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003596:	4b30      	ldr	r3, [pc, #192]	; (8003658 <HAL_RCC_OscConfig+0x4f4>)
 8003598:	685b      	ldr	r3, [r3, #4]
 800359a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	689b      	ldr	r3, [r3, #8]
 80035a2:	492d      	ldr	r1, [pc, #180]	; (8003658 <HAL_RCC_OscConfig+0x4f4>)
 80035a4:	4313      	orrs	r3, r2
 80035a6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80035a8:	4b2b      	ldr	r3, [pc, #172]	; (8003658 <HAL_RCC_OscConfig+0x4f4>)
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6a19      	ldr	r1, [r3, #32]
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035b8:	430b      	orrs	r3, r1
 80035ba:	4927      	ldr	r1, [pc, #156]	; (8003658 <HAL_RCC_OscConfig+0x4f4>)
 80035bc:	4313      	orrs	r3, r2
 80035be:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80035c0:	4b27      	ldr	r3, [pc, #156]	; (8003660 <HAL_RCC_OscConfig+0x4fc>)
 80035c2:	2201      	movs	r2, #1
 80035c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035c6:	f7fe fc8d 	bl	8001ee4 <HAL_GetTick>
 80035ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80035cc:	e008      	b.n	80035e0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035ce:	f7fe fc89 	bl	8001ee4 <HAL_GetTick>
 80035d2:	4602      	mov	r2, r0
 80035d4:	693b      	ldr	r3, [r7, #16]
 80035d6:	1ad3      	subs	r3, r2, r3
 80035d8:	2b02      	cmp	r3, #2
 80035da:	d901      	bls.n	80035e0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80035dc:	2303      	movs	r3, #3
 80035de:	e037      	b.n	8003650 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80035e0:	4b1d      	ldr	r3, [pc, #116]	; (8003658 <HAL_RCC_OscConfig+0x4f4>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d0f0      	beq.n	80035ce <HAL_RCC_OscConfig+0x46a>
 80035ec:	e02f      	b.n	800364e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035ee:	4b1c      	ldr	r3, [pc, #112]	; (8003660 <HAL_RCC_OscConfig+0x4fc>)
 80035f0:	2200      	movs	r2, #0
 80035f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035f4:	f7fe fc76 	bl	8001ee4 <HAL_GetTick>
 80035f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80035fa:	e008      	b.n	800360e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035fc:	f7fe fc72 	bl	8001ee4 <HAL_GetTick>
 8003600:	4602      	mov	r2, r0
 8003602:	693b      	ldr	r3, [r7, #16]
 8003604:	1ad3      	subs	r3, r2, r3
 8003606:	2b02      	cmp	r3, #2
 8003608:	d901      	bls.n	800360e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800360a:	2303      	movs	r3, #3
 800360c:	e020      	b.n	8003650 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800360e:	4b12      	ldr	r3, [pc, #72]	; (8003658 <HAL_RCC_OscConfig+0x4f4>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003616:	2b00      	cmp	r3, #0
 8003618:	d1f0      	bne.n	80035fc <HAL_RCC_OscConfig+0x498>
 800361a:	e018      	b.n	800364e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	69db      	ldr	r3, [r3, #28]
 8003620:	2b01      	cmp	r3, #1
 8003622:	d101      	bne.n	8003628 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003624:	2301      	movs	r3, #1
 8003626:	e013      	b.n	8003650 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003628:	4b0b      	ldr	r3, [pc, #44]	; (8003658 <HAL_RCC_OscConfig+0x4f4>)
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6a1b      	ldr	r3, [r3, #32]
 8003638:	429a      	cmp	r2, r3
 800363a:	d106      	bne.n	800364a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003646:	429a      	cmp	r2, r3
 8003648:	d001      	beq.n	800364e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800364a:	2301      	movs	r3, #1
 800364c:	e000      	b.n	8003650 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800364e:	2300      	movs	r3, #0
}
 8003650:	4618      	mov	r0, r3
 8003652:	3718      	adds	r7, #24
 8003654:	46bd      	mov	sp, r7
 8003656:	bd80      	pop	{r7, pc}
 8003658:	40021000 	.word	0x40021000
 800365c:	40007000 	.word	0x40007000
 8003660:	42420060 	.word	0x42420060

08003664 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b084      	sub	sp, #16
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
 800366c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2b00      	cmp	r3, #0
 8003672:	d101      	bne.n	8003678 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003674:	2301      	movs	r3, #1
 8003676:	e0d0      	b.n	800381a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003678:	4b6a      	ldr	r3, [pc, #424]	; (8003824 <HAL_RCC_ClockConfig+0x1c0>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f003 0307 	and.w	r3, r3, #7
 8003680:	683a      	ldr	r2, [r7, #0]
 8003682:	429a      	cmp	r2, r3
 8003684:	d910      	bls.n	80036a8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003686:	4b67      	ldr	r3, [pc, #412]	; (8003824 <HAL_RCC_ClockConfig+0x1c0>)
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f023 0207 	bic.w	r2, r3, #7
 800368e:	4965      	ldr	r1, [pc, #404]	; (8003824 <HAL_RCC_ClockConfig+0x1c0>)
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	4313      	orrs	r3, r2
 8003694:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003696:	4b63      	ldr	r3, [pc, #396]	; (8003824 <HAL_RCC_ClockConfig+0x1c0>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f003 0307 	and.w	r3, r3, #7
 800369e:	683a      	ldr	r2, [r7, #0]
 80036a0:	429a      	cmp	r2, r3
 80036a2:	d001      	beq.n	80036a8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80036a4:	2301      	movs	r3, #1
 80036a6:	e0b8      	b.n	800381a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f003 0302 	and.w	r3, r3, #2
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d020      	beq.n	80036f6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f003 0304 	and.w	r3, r3, #4
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d005      	beq.n	80036cc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80036c0:	4b59      	ldr	r3, [pc, #356]	; (8003828 <HAL_RCC_ClockConfig+0x1c4>)
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	4a58      	ldr	r2, [pc, #352]	; (8003828 <HAL_RCC_ClockConfig+0x1c4>)
 80036c6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80036ca:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f003 0308 	and.w	r3, r3, #8
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d005      	beq.n	80036e4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80036d8:	4b53      	ldr	r3, [pc, #332]	; (8003828 <HAL_RCC_ClockConfig+0x1c4>)
 80036da:	685b      	ldr	r3, [r3, #4]
 80036dc:	4a52      	ldr	r2, [pc, #328]	; (8003828 <HAL_RCC_ClockConfig+0x1c4>)
 80036de:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80036e2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80036e4:	4b50      	ldr	r3, [pc, #320]	; (8003828 <HAL_RCC_ClockConfig+0x1c4>)
 80036e6:	685b      	ldr	r3, [r3, #4]
 80036e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	689b      	ldr	r3, [r3, #8]
 80036f0:	494d      	ldr	r1, [pc, #308]	; (8003828 <HAL_RCC_ClockConfig+0x1c4>)
 80036f2:	4313      	orrs	r3, r2
 80036f4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f003 0301 	and.w	r3, r3, #1
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d040      	beq.n	8003784 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	2b01      	cmp	r3, #1
 8003708:	d107      	bne.n	800371a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800370a:	4b47      	ldr	r3, [pc, #284]	; (8003828 <HAL_RCC_ClockConfig+0x1c4>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003712:	2b00      	cmp	r3, #0
 8003714:	d115      	bne.n	8003742 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003716:	2301      	movs	r3, #1
 8003718:	e07f      	b.n	800381a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	2b02      	cmp	r3, #2
 8003720:	d107      	bne.n	8003732 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003722:	4b41      	ldr	r3, [pc, #260]	; (8003828 <HAL_RCC_ClockConfig+0x1c4>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800372a:	2b00      	cmp	r3, #0
 800372c:	d109      	bne.n	8003742 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800372e:	2301      	movs	r3, #1
 8003730:	e073      	b.n	800381a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003732:	4b3d      	ldr	r3, [pc, #244]	; (8003828 <HAL_RCC_ClockConfig+0x1c4>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f003 0302 	and.w	r3, r3, #2
 800373a:	2b00      	cmp	r3, #0
 800373c:	d101      	bne.n	8003742 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800373e:	2301      	movs	r3, #1
 8003740:	e06b      	b.n	800381a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003742:	4b39      	ldr	r3, [pc, #228]	; (8003828 <HAL_RCC_ClockConfig+0x1c4>)
 8003744:	685b      	ldr	r3, [r3, #4]
 8003746:	f023 0203 	bic.w	r2, r3, #3
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	685b      	ldr	r3, [r3, #4]
 800374e:	4936      	ldr	r1, [pc, #216]	; (8003828 <HAL_RCC_ClockConfig+0x1c4>)
 8003750:	4313      	orrs	r3, r2
 8003752:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003754:	f7fe fbc6 	bl	8001ee4 <HAL_GetTick>
 8003758:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800375a:	e00a      	b.n	8003772 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800375c:	f7fe fbc2 	bl	8001ee4 <HAL_GetTick>
 8003760:	4602      	mov	r2, r0
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	1ad3      	subs	r3, r2, r3
 8003766:	f241 3288 	movw	r2, #5000	; 0x1388
 800376a:	4293      	cmp	r3, r2
 800376c:	d901      	bls.n	8003772 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800376e:	2303      	movs	r3, #3
 8003770:	e053      	b.n	800381a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003772:	4b2d      	ldr	r3, [pc, #180]	; (8003828 <HAL_RCC_ClockConfig+0x1c4>)
 8003774:	685b      	ldr	r3, [r3, #4]
 8003776:	f003 020c 	and.w	r2, r3, #12
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	009b      	lsls	r3, r3, #2
 8003780:	429a      	cmp	r2, r3
 8003782:	d1eb      	bne.n	800375c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003784:	4b27      	ldr	r3, [pc, #156]	; (8003824 <HAL_RCC_ClockConfig+0x1c0>)
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f003 0307 	and.w	r3, r3, #7
 800378c:	683a      	ldr	r2, [r7, #0]
 800378e:	429a      	cmp	r2, r3
 8003790:	d210      	bcs.n	80037b4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003792:	4b24      	ldr	r3, [pc, #144]	; (8003824 <HAL_RCC_ClockConfig+0x1c0>)
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f023 0207 	bic.w	r2, r3, #7
 800379a:	4922      	ldr	r1, [pc, #136]	; (8003824 <HAL_RCC_ClockConfig+0x1c0>)
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	4313      	orrs	r3, r2
 80037a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037a2:	4b20      	ldr	r3, [pc, #128]	; (8003824 <HAL_RCC_ClockConfig+0x1c0>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f003 0307 	and.w	r3, r3, #7
 80037aa:	683a      	ldr	r2, [r7, #0]
 80037ac:	429a      	cmp	r2, r3
 80037ae:	d001      	beq.n	80037b4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80037b0:	2301      	movs	r3, #1
 80037b2:	e032      	b.n	800381a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f003 0304 	and.w	r3, r3, #4
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d008      	beq.n	80037d2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80037c0:	4b19      	ldr	r3, [pc, #100]	; (8003828 <HAL_RCC_ClockConfig+0x1c4>)
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	68db      	ldr	r3, [r3, #12]
 80037cc:	4916      	ldr	r1, [pc, #88]	; (8003828 <HAL_RCC_ClockConfig+0x1c4>)
 80037ce:	4313      	orrs	r3, r2
 80037d0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f003 0308 	and.w	r3, r3, #8
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d009      	beq.n	80037f2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80037de:	4b12      	ldr	r3, [pc, #72]	; (8003828 <HAL_RCC_ClockConfig+0x1c4>)
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	691b      	ldr	r3, [r3, #16]
 80037ea:	00db      	lsls	r3, r3, #3
 80037ec:	490e      	ldr	r1, [pc, #56]	; (8003828 <HAL_RCC_ClockConfig+0x1c4>)
 80037ee:	4313      	orrs	r3, r2
 80037f0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80037f2:	f000 f821 	bl	8003838 <HAL_RCC_GetSysClockFreq>
 80037f6:	4601      	mov	r1, r0
 80037f8:	4b0b      	ldr	r3, [pc, #44]	; (8003828 <HAL_RCC_ClockConfig+0x1c4>)
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	091b      	lsrs	r3, r3, #4
 80037fe:	f003 030f 	and.w	r3, r3, #15
 8003802:	4a0a      	ldr	r2, [pc, #40]	; (800382c <HAL_RCC_ClockConfig+0x1c8>)
 8003804:	5cd3      	ldrb	r3, [r2, r3]
 8003806:	fa21 f303 	lsr.w	r3, r1, r3
 800380a:	4a09      	ldr	r2, [pc, #36]	; (8003830 <HAL_RCC_ClockConfig+0x1cc>)
 800380c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800380e:	4b09      	ldr	r3, [pc, #36]	; (8003834 <HAL_RCC_ClockConfig+0x1d0>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	4618      	mov	r0, r3
 8003814:	f7fe fb24 	bl	8001e60 <HAL_InitTick>

  return HAL_OK;
 8003818:	2300      	movs	r3, #0
}
 800381a:	4618      	mov	r0, r3
 800381c:	3710      	adds	r7, #16
 800381e:	46bd      	mov	sp, r7
 8003820:	bd80      	pop	{r7, pc}
 8003822:	bf00      	nop
 8003824:	40022000 	.word	0x40022000
 8003828:	40021000 	.word	0x40021000
 800382c:	08006ebc 	.word	0x08006ebc
 8003830:	20000004 	.word	0x20000004
 8003834:	20000008 	.word	0x20000008

08003838 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003838:	b490      	push	{r4, r7}
 800383a:	b08a      	sub	sp, #40	; 0x28
 800383c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800383e:	4b2a      	ldr	r3, [pc, #168]	; (80038e8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003840:	1d3c      	adds	r4, r7, #4
 8003842:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003844:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003848:	4b28      	ldr	r3, [pc, #160]	; (80038ec <HAL_RCC_GetSysClockFreq+0xb4>)
 800384a:	881b      	ldrh	r3, [r3, #0]
 800384c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800384e:	2300      	movs	r3, #0
 8003850:	61fb      	str	r3, [r7, #28]
 8003852:	2300      	movs	r3, #0
 8003854:	61bb      	str	r3, [r7, #24]
 8003856:	2300      	movs	r3, #0
 8003858:	627b      	str	r3, [r7, #36]	; 0x24
 800385a:	2300      	movs	r3, #0
 800385c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800385e:	2300      	movs	r3, #0
 8003860:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003862:	4b23      	ldr	r3, [pc, #140]	; (80038f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003864:	685b      	ldr	r3, [r3, #4]
 8003866:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003868:	69fb      	ldr	r3, [r7, #28]
 800386a:	f003 030c 	and.w	r3, r3, #12
 800386e:	2b04      	cmp	r3, #4
 8003870:	d002      	beq.n	8003878 <HAL_RCC_GetSysClockFreq+0x40>
 8003872:	2b08      	cmp	r3, #8
 8003874:	d003      	beq.n	800387e <HAL_RCC_GetSysClockFreq+0x46>
 8003876:	e02d      	b.n	80038d4 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003878:	4b1e      	ldr	r3, [pc, #120]	; (80038f4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800387a:	623b      	str	r3, [r7, #32]
      break;
 800387c:	e02d      	b.n	80038da <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800387e:	69fb      	ldr	r3, [r7, #28]
 8003880:	0c9b      	lsrs	r3, r3, #18
 8003882:	f003 030f 	and.w	r3, r3, #15
 8003886:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800388a:	4413      	add	r3, r2
 800388c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003890:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003892:	69fb      	ldr	r3, [r7, #28]
 8003894:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003898:	2b00      	cmp	r3, #0
 800389a:	d013      	beq.n	80038c4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800389c:	4b14      	ldr	r3, [pc, #80]	; (80038f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	0c5b      	lsrs	r3, r3, #17
 80038a2:	f003 0301 	and.w	r3, r3, #1
 80038a6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80038aa:	4413      	add	r3, r2
 80038ac:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80038b0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80038b2:	697b      	ldr	r3, [r7, #20]
 80038b4:	4a0f      	ldr	r2, [pc, #60]	; (80038f4 <HAL_RCC_GetSysClockFreq+0xbc>)
 80038b6:	fb02 f203 	mul.w	r2, r2, r3
 80038ba:	69bb      	ldr	r3, [r7, #24]
 80038bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80038c0:	627b      	str	r3, [r7, #36]	; 0x24
 80038c2:	e004      	b.n	80038ce <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80038c4:	697b      	ldr	r3, [r7, #20]
 80038c6:	4a0c      	ldr	r2, [pc, #48]	; (80038f8 <HAL_RCC_GetSysClockFreq+0xc0>)
 80038c8:	fb02 f303 	mul.w	r3, r2, r3
 80038cc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80038ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038d0:	623b      	str	r3, [r7, #32]
      break;
 80038d2:	e002      	b.n	80038da <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80038d4:	4b07      	ldr	r3, [pc, #28]	; (80038f4 <HAL_RCC_GetSysClockFreq+0xbc>)
 80038d6:	623b      	str	r3, [r7, #32]
      break;
 80038d8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80038da:	6a3b      	ldr	r3, [r7, #32]
}
 80038dc:	4618      	mov	r0, r3
 80038de:	3728      	adds	r7, #40	; 0x28
 80038e0:	46bd      	mov	sp, r7
 80038e2:	bc90      	pop	{r4, r7}
 80038e4:	4770      	bx	lr
 80038e6:	bf00      	nop
 80038e8:	08006ea8 	.word	0x08006ea8
 80038ec:	08006eb8 	.word	0x08006eb8
 80038f0:	40021000 	.word	0x40021000
 80038f4:	007a1200 	.word	0x007a1200
 80038f8:	003d0900 	.word	0x003d0900

080038fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80038fc:	b480      	push	{r7}
 80038fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003900:	4b02      	ldr	r3, [pc, #8]	; (800390c <HAL_RCC_GetHCLKFreq+0x10>)
 8003902:	681b      	ldr	r3, [r3, #0]
}
 8003904:	4618      	mov	r0, r3
 8003906:	46bd      	mov	sp, r7
 8003908:	bc80      	pop	{r7}
 800390a:	4770      	bx	lr
 800390c:	20000004 	.word	0x20000004

08003910 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003914:	f7ff fff2 	bl	80038fc <HAL_RCC_GetHCLKFreq>
 8003918:	4601      	mov	r1, r0
 800391a:	4b05      	ldr	r3, [pc, #20]	; (8003930 <HAL_RCC_GetPCLK1Freq+0x20>)
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	0a1b      	lsrs	r3, r3, #8
 8003920:	f003 0307 	and.w	r3, r3, #7
 8003924:	4a03      	ldr	r2, [pc, #12]	; (8003934 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003926:	5cd3      	ldrb	r3, [r2, r3]
 8003928:	fa21 f303 	lsr.w	r3, r1, r3
}
 800392c:	4618      	mov	r0, r3
 800392e:	bd80      	pop	{r7, pc}
 8003930:	40021000 	.word	0x40021000
 8003934:	08006ecc 	.word	0x08006ecc

08003938 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800393c:	f7ff ffde 	bl	80038fc <HAL_RCC_GetHCLKFreq>
 8003940:	4601      	mov	r1, r0
 8003942:	4b05      	ldr	r3, [pc, #20]	; (8003958 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	0adb      	lsrs	r3, r3, #11
 8003948:	f003 0307 	and.w	r3, r3, #7
 800394c:	4a03      	ldr	r2, [pc, #12]	; (800395c <HAL_RCC_GetPCLK2Freq+0x24>)
 800394e:	5cd3      	ldrb	r3, [r2, r3]
 8003950:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003954:	4618      	mov	r0, r3
 8003956:	bd80      	pop	{r7, pc}
 8003958:	40021000 	.word	0x40021000
 800395c:	08006ecc 	.word	0x08006ecc

08003960 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003960:	b480      	push	{r7}
 8003962:	b085      	sub	sp, #20
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003968:	4b0a      	ldr	r3, [pc, #40]	; (8003994 <RCC_Delay+0x34>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	4a0a      	ldr	r2, [pc, #40]	; (8003998 <RCC_Delay+0x38>)
 800396e:	fba2 2303 	umull	r2, r3, r2, r3
 8003972:	0a5b      	lsrs	r3, r3, #9
 8003974:	687a      	ldr	r2, [r7, #4]
 8003976:	fb02 f303 	mul.w	r3, r2, r3
 800397a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800397c:	bf00      	nop
  }
  while (Delay --);
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	1e5a      	subs	r2, r3, #1
 8003982:	60fa      	str	r2, [r7, #12]
 8003984:	2b00      	cmp	r3, #0
 8003986:	d1f9      	bne.n	800397c <RCC_Delay+0x1c>
}
 8003988:	bf00      	nop
 800398a:	3714      	adds	r7, #20
 800398c:	46bd      	mov	sp, r7
 800398e:	bc80      	pop	{r7}
 8003990:	4770      	bx	lr
 8003992:	bf00      	nop
 8003994:	20000004 	.word	0x20000004
 8003998:	10624dd3 	.word	0x10624dd3

0800399c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b086      	sub	sp, #24
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80039a4:	2300      	movs	r3, #0
 80039a6:	613b      	str	r3, [r7, #16]
 80039a8:	2300      	movs	r3, #0
 80039aa:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f003 0301 	and.w	r3, r3, #1
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d07d      	beq.n	8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80039b8:	2300      	movs	r3, #0
 80039ba:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80039bc:	4b4f      	ldr	r3, [pc, #316]	; (8003afc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039be:	69db      	ldr	r3, [r3, #28]
 80039c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d10d      	bne.n	80039e4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80039c8:	4b4c      	ldr	r3, [pc, #304]	; (8003afc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039ca:	69db      	ldr	r3, [r3, #28]
 80039cc:	4a4b      	ldr	r2, [pc, #300]	; (8003afc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80039d2:	61d3      	str	r3, [r2, #28]
 80039d4:	4b49      	ldr	r3, [pc, #292]	; (8003afc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039d6:	69db      	ldr	r3, [r3, #28]
 80039d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039dc:	60bb      	str	r3, [r7, #8]
 80039de:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80039e0:	2301      	movs	r3, #1
 80039e2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039e4:	4b46      	ldr	r3, [pc, #280]	; (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d118      	bne.n	8003a22 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80039f0:	4b43      	ldr	r3, [pc, #268]	; (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	4a42      	ldr	r2, [pc, #264]	; (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80039f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80039fa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80039fc:	f7fe fa72 	bl	8001ee4 <HAL_GetTick>
 8003a00:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a02:	e008      	b.n	8003a16 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a04:	f7fe fa6e 	bl	8001ee4 <HAL_GetTick>
 8003a08:	4602      	mov	r2, r0
 8003a0a:	693b      	ldr	r3, [r7, #16]
 8003a0c:	1ad3      	subs	r3, r2, r3
 8003a0e:	2b64      	cmp	r3, #100	; 0x64
 8003a10:	d901      	bls.n	8003a16 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003a12:	2303      	movs	r3, #3
 8003a14:	e06d      	b.n	8003af2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a16:	4b3a      	ldr	r3, [pc, #232]	; (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d0f0      	beq.n	8003a04 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003a22:	4b36      	ldr	r3, [pc, #216]	; (8003afc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a24:	6a1b      	ldr	r3, [r3, #32]
 8003a26:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a2a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d02e      	beq.n	8003a90 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	685b      	ldr	r3, [r3, #4]
 8003a36:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a3a:	68fa      	ldr	r2, [r7, #12]
 8003a3c:	429a      	cmp	r2, r3
 8003a3e:	d027      	beq.n	8003a90 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003a40:	4b2e      	ldr	r3, [pc, #184]	; (8003afc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a42:	6a1b      	ldr	r3, [r3, #32]
 8003a44:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a48:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003a4a:	4b2e      	ldr	r3, [pc, #184]	; (8003b04 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003a4c:	2201      	movs	r2, #1
 8003a4e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003a50:	4b2c      	ldr	r3, [pc, #176]	; (8003b04 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003a52:	2200      	movs	r2, #0
 8003a54:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003a56:	4a29      	ldr	r2, [pc, #164]	; (8003afc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	f003 0301 	and.w	r3, r3, #1
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d014      	beq.n	8003a90 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a66:	f7fe fa3d 	bl	8001ee4 <HAL_GetTick>
 8003a6a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a6c:	e00a      	b.n	8003a84 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a6e:	f7fe fa39 	bl	8001ee4 <HAL_GetTick>
 8003a72:	4602      	mov	r2, r0
 8003a74:	693b      	ldr	r3, [r7, #16]
 8003a76:	1ad3      	subs	r3, r2, r3
 8003a78:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a7c:	4293      	cmp	r3, r2
 8003a7e:	d901      	bls.n	8003a84 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003a80:	2303      	movs	r3, #3
 8003a82:	e036      	b.n	8003af2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a84:	4b1d      	ldr	r3, [pc, #116]	; (8003afc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a86:	6a1b      	ldr	r3, [r3, #32]
 8003a88:	f003 0302 	and.w	r3, r3, #2
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d0ee      	beq.n	8003a6e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003a90:	4b1a      	ldr	r3, [pc, #104]	; (8003afc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a92:	6a1b      	ldr	r3, [r3, #32]
 8003a94:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	4917      	ldr	r1, [pc, #92]	; (8003afc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003aa2:	7dfb      	ldrb	r3, [r7, #23]
 8003aa4:	2b01      	cmp	r3, #1
 8003aa6:	d105      	bne.n	8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003aa8:	4b14      	ldr	r3, [pc, #80]	; (8003afc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003aaa:	69db      	ldr	r3, [r3, #28]
 8003aac:	4a13      	ldr	r2, [pc, #76]	; (8003afc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003aae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ab2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f003 0302 	and.w	r3, r3, #2
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d008      	beq.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003ac0:	4b0e      	ldr	r3, [pc, #56]	; (8003afc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	689b      	ldr	r3, [r3, #8]
 8003acc:	490b      	ldr	r1, [pc, #44]	; (8003afc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ace:	4313      	orrs	r3, r2
 8003ad0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f003 0310 	and.w	r3, r3, #16
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d008      	beq.n	8003af0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003ade:	4b07      	ldr	r3, [pc, #28]	; (8003afc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ae0:	685b      	ldr	r3, [r3, #4]
 8003ae2:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	68db      	ldr	r3, [r3, #12]
 8003aea:	4904      	ldr	r1, [pc, #16]	; (8003afc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003aec:	4313      	orrs	r3, r2
 8003aee:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003af0:	2300      	movs	r3, #0
}
 8003af2:	4618      	mov	r0, r3
 8003af4:	3718      	adds	r7, #24
 8003af6:	46bd      	mov	sp, r7
 8003af8:	bd80      	pop	{r7, pc}
 8003afa:	bf00      	nop
 8003afc:	40021000 	.word	0x40021000
 8003b00:	40007000 	.word	0x40007000
 8003b04:	42420440 	.word	0x42420440

08003b08 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b082      	sub	sp, #8
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d101      	bne.n	8003b1a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003b16:	2301      	movs	r3, #1
 8003b18:	e041      	b.n	8003b9e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b20:	b2db      	uxtb	r3, r3
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d106      	bne.n	8003b34 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	2200      	movs	r2, #0
 8003b2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003b2e:	6878      	ldr	r0, [r7, #4]
 8003b30:	f7fe f870 	bl	8001c14 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2202      	movs	r2, #2
 8003b38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681a      	ldr	r2, [r3, #0]
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	3304      	adds	r3, #4
 8003b44:	4619      	mov	r1, r3
 8003b46:	4610      	mov	r0, r2
 8003b48:	f000 fc96 	bl	8004478 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2201      	movs	r2, #1
 8003b50:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2201      	movs	r2, #1
 8003b58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2201      	movs	r2, #1
 8003b60:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2201      	movs	r2, #1
 8003b68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2201      	movs	r2, #1
 8003b70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2201      	movs	r2, #1
 8003b78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2201      	movs	r2, #1
 8003b80:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2201      	movs	r2, #1
 8003b88:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2201      	movs	r2, #1
 8003b90:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2201      	movs	r2, #1
 8003b98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003b9c:	2300      	movs	r3, #0
}
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	3708      	adds	r7, #8
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	bd80      	pop	{r7, pc}
	...

08003ba8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003ba8:	b480      	push	{r7}
 8003baa:	b085      	sub	sp, #20
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003bb6:	b2db      	uxtb	r3, r3
 8003bb8:	2b01      	cmp	r3, #1
 8003bba:	d001      	beq.n	8003bc0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	e032      	b.n	8003c26 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2202      	movs	r2, #2
 8003bc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4a18      	ldr	r2, [pc, #96]	; (8003c30 <HAL_TIM_Base_Start+0x88>)
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d00e      	beq.n	8003bf0 <HAL_TIM_Base_Start+0x48>
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003bda:	d009      	beq.n	8003bf0 <HAL_TIM_Base_Start+0x48>
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4a14      	ldr	r2, [pc, #80]	; (8003c34 <HAL_TIM_Base_Start+0x8c>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d004      	beq.n	8003bf0 <HAL_TIM_Base_Start+0x48>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4a13      	ldr	r2, [pc, #76]	; (8003c38 <HAL_TIM_Base_Start+0x90>)
 8003bec:	4293      	cmp	r3, r2
 8003bee:	d111      	bne.n	8003c14 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	689b      	ldr	r3, [r3, #8]
 8003bf6:	f003 0307 	and.w	r3, r3, #7
 8003bfa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	2b06      	cmp	r3, #6
 8003c00:	d010      	beq.n	8003c24 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	681a      	ldr	r2, [r3, #0]
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f042 0201 	orr.w	r2, r2, #1
 8003c10:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c12:	e007      	b.n	8003c24 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	681a      	ldr	r2, [r3, #0]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f042 0201 	orr.w	r2, r2, #1
 8003c22:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003c24:	2300      	movs	r3, #0
}
 8003c26:	4618      	mov	r0, r3
 8003c28:	3714      	adds	r7, #20
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	bc80      	pop	{r7}
 8003c2e:	4770      	bx	lr
 8003c30:	40012c00 	.word	0x40012c00
 8003c34:	40000400 	.word	0x40000400
 8003c38:	40000800 	.word	0x40000800

08003c3c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	b085      	sub	sp, #20
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c4a:	b2db      	uxtb	r3, r3
 8003c4c:	2b01      	cmp	r3, #1
 8003c4e:	d001      	beq.n	8003c54 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003c50:	2301      	movs	r3, #1
 8003c52:	e03a      	b.n	8003cca <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2202      	movs	r2, #2
 8003c58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	68da      	ldr	r2, [r3, #12]
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f042 0201 	orr.w	r2, r2, #1
 8003c6a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	4a18      	ldr	r2, [pc, #96]	; (8003cd4 <HAL_TIM_Base_Start_IT+0x98>)
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d00e      	beq.n	8003c94 <HAL_TIM_Base_Start_IT+0x58>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c7e:	d009      	beq.n	8003c94 <HAL_TIM_Base_Start_IT+0x58>
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4a14      	ldr	r2, [pc, #80]	; (8003cd8 <HAL_TIM_Base_Start_IT+0x9c>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d004      	beq.n	8003c94 <HAL_TIM_Base_Start_IT+0x58>
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	4a13      	ldr	r2, [pc, #76]	; (8003cdc <HAL_TIM_Base_Start_IT+0xa0>)
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d111      	bne.n	8003cb8 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	689b      	ldr	r3, [r3, #8]
 8003c9a:	f003 0307 	and.w	r3, r3, #7
 8003c9e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	2b06      	cmp	r3, #6
 8003ca4:	d010      	beq.n	8003cc8 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	681a      	ldr	r2, [r3, #0]
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f042 0201 	orr.w	r2, r2, #1
 8003cb4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cb6:	e007      	b.n	8003cc8 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	681a      	ldr	r2, [r3, #0]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f042 0201 	orr.w	r2, r2, #1
 8003cc6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003cc8:	2300      	movs	r3, #0
}
 8003cca:	4618      	mov	r0, r3
 8003ccc:	3714      	adds	r7, #20
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bc80      	pop	{r7}
 8003cd2:	4770      	bx	lr
 8003cd4:	40012c00 	.word	0x40012c00
 8003cd8:	40000400 	.word	0x40000400
 8003cdc:	40000800 	.word	0x40000800

08003ce0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b082      	sub	sp, #8
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d101      	bne.n	8003cf2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003cee:	2301      	movs	r3, #1
 8003cf0:	e041      	b.n	8003d76 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cf8:	b2db      	uxtb	r3, r3
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d106      	bne.n	8003d0c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2200      	movs	r2, #0
 8003d02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003d06:	6878      	ldr	r0, [r7, #4]
 8003d08:	f000 f839 	bl	8003d7e <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2202      	movs	r2, #2
 8003d10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681a      	ldr	r2, [r3, #0]
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	3304      	adds	r3, #4
 8003d1c:	4619      	mov	r1, r3
 8003d1e:	4610      	mov	r0, r2
 8003d20:	f000 fbaa 	bl	8004478 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2201      	movs	r2, #1
 8003d28:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2201      	movs	r2, #1
 8003d30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2201      	movs	r2, #1
 8003d38:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2201      	movs	r2, #1
 8003d40:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2201      	movs	r2, #1
 8003d48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2201      	movs	r2, #1
 8003d50:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2201      	movs	r2, #1
 8003d58:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2201      	movs	r2, #1
 8003d60:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2201      	movs	r2, #1
 8003d68:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2201      	movs	r2, #1
 8003d70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003d74:	2300      	movs	r3, #0
}
 8003d76:	4618      	mov	r0, r3
 8003d78:	3708      	adds	r7, #8
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	bd80      	pop	{r7, pc}

08003d7e <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8003d7e:	b480      	push	{r7}
 8003d80:	b083      	sub	sp, #12
 8003d82:	af00      	add	r7, sp, #0
 8003d84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8003d86:	bf00      	nop
 8003d88:	370c      	adds	r7, #12
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	bc80      	pop	{r7}
 8003d8e:	4770      	bx	lr

08003d90 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b084      	sub	sp, #16
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
 8003d98:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d104      	bne.n	8003daa <HAL_TIM_IC_Start_IT+0x1a>
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003da6:	b2db      	uxtb	r3, r3
 8003da8:	e013      	b.n	8003dd2 <HAL_TIM_IC_Start_IT+0x42>
 8003daa:	683b      	ldr	r3, [r7, #0]
 8003dac:	2b04      	cmp	r3, #4
 8003dae:	d104      	bne.n	8003dba <HAL_TIM_IC_Start_IT+0x2a>
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003db6:	b2db      	uxtb	r3, r3
 8003db8:	e00b      	b.n	8003dd2 <HAL_TIM_IC_Start_IT+0x42>
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	2b08      	cmp	r3, #8
 8003dbe:	d104      	bne.n	8003dca <HAL_TIM_IC_Start_IT+0x3a>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003dc6:	b2db      	uxtb	r3, r3
 8003dc8:	e003      	b.n	8003dd2 <HAL_TIM_IC_Start_IT+0x42>
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003dd0:	b2db      	uxtb	r3, r3
 8003dd2:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d104      	bne.n	8003de4 <HAL_TIM_IC_Start_IT+0x54>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003de0:	b2db      	uxtb	r3, r3
 8003de2:	e013      	b.n	8003e0c <HAL_TIM_IC_Start_IT+0x7c>
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	2b04      	cmp	r3, #4
 8003de8:	d104      	bne.n	8003df4 <HAL_TIM_IC_Start_IT+0x64>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003df0:	b2db      	uxtb	r3, r3
 8003df2:	e00b      	b.n	8003e0c <HAL_TIM_IC_Start_IT+0x7c>
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	2b08      	cmp	r3, #8
 8003df8:	d104      	bne.n	8003e04 <HAL_TIM_IC_Start_IT+0x74>
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003e00:	b2db      	uxtb	r3, r3
 8003e02:	e003      	b.n	8003e0c <HAL_TIM_IC_Start_IT+0x7c>
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003e0a:	b2db      	uxtb	r3, r3
 8003e0c:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8003e0e:	7bfb      	ldrb	r3, [r7, #15]
 8003e10:	2b01      	cmp	r3, #1
 8003e12:	d102      	bne.n	8003e1a <HAL_TIM_IC_Start_IT+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8003e14:	7bbb      	ldrb	r3, [r7, #14]
 8003e16:	2b01      	cmp	r3, #1
 8003e18:	d001      	beq.n	8003e1e <HAL_TIM_IC_Start_IT+0x8e>
  {
    return HAL_ERROR;
 8003e1a:	2301      	movs	r3, #1
 8003e1c:	e0b3      	b.n	8003f86 <HAL_TIM_IC_Start_IT+0x1f6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d104      	bne.n	8003e2e <HAL_TIM_IC_Start_IT+0x9e>
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2202      	movs	r2, #2
 8003e28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003e2c:	e013      	b.n	8003e56 <HAL_TIM_IC_Start_IT+0xc6>
 8003e2e:	683b      	ldr	r3, [r7, #0]
 8003e30:	2b04      	cmp	r3, #4
 8003e32:	d104      	bne.n	8003e3e <HAL_TIM_IC_Start_IT+0xae>
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2202      	movs	r2, #2
 8003e38:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003e3c:	e00b      	b.n	8003e56 <HAL_TIM_IC_Start_IT+0xc6>
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	2b08      	cmp	r3, #8
 8003e42:	d104      	bne.n	8003e4e <HAL_TIM_IC_Start_IT+0xbe>
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2202      	movs	r2, #2
 8003e48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003e4c:	e003      	b.n	8003e56 <HAL_TIM_IC_Start_IT+0xc6>
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	2202      	movs	r2, #2
 8003e52:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d104      	bne.n	8003e66 <HAL_TIM_IC_Start_IT+0xd6>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2202      	movs	r2, #2
 8003e60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003e64:	e013      	b.n	8003e8e <HAL_TIM_IC_Start_IT+0xfe>
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	2b04      	cmp	r3, #4
 8003e6a:	d104      	bne.n	8003e76 <HAL_TIM_IC_Start_IT+0xe6>
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2202      	movs	r2, #2
 8003e70:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003e74:	e00b      	b.n	8003e8e <HAL_TIM_IC_Start_IT+0xfe>
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	2b08      	cmp	r3, #8
 8003e7a:	d104      	bne.n	8003e86 <HAL_TIM_IC_Start_IT+0xf6>
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2202      	movs	r2, #2
 8003e80:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003e84:	e003      	b.n	8003e8e <HAL_TIM_IC_Start_IT+0xfe>
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2202      	movs	r2, #2
 8003e8a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	2b0c      	cmp	r3, #12
 8003e92:	d841      	bhi.n	8003f18 <HAL_TIM_IC_Start_IT+0x188>
 8003e94:	a201      	add	r2, pc, #4	; (adr r2, 8003e9c <HAL_TIM_IC_Start_IT+0x10c>)
 8003e96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e9a:	bf00      	nop
 8003e9c:	08003ed1 	.word	0x08003ed1
 8003ea0:	08003f19 	.word	0x08003f19
 8003ea4:	08003f19 	.word	0x08003f19
 8003ea8:	08003f19 	.word	0x08003f19
 8003eac:	08003ee3 	.word	0x08003ee3
 8003eb0:	08003f19 	.word	0x08003f19
 8003eb4:	08003f19 	.word	0x08003f19
 8003eb8:	08003f19 	.word	0x08003f19
 8003ebc:	08003ef5 	.word	0x08003ef5
 8003ec0:	08003f19 	.word	0x08003f19
 8003ec4:	08003f19 	.word	0x08003f19
 8003ec8:	08003f19 	.word	0x08003f19
 8003ecc:	08003f07 	.word	0x08003f07
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	68da      	ldr	r2, [r3, #12]
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f042 0202 	orr.w	r2, r2, #2
 8003ede:	60da      	str	r2, [r3, #12]
      break;
 8003ee0:	e01b      	b.n	8003f1a <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	68da      	ldr	r2, [r3, #12]
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f042 0204 	orr.w	r2, r2, #4
 8003ef0:	60da      	str	r2, [r3, #12]
      break;
 8003ef2:	e012      	b.n	8003f1a <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	68da      	ldr	r2, [r3, #12]
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f042 0208 	orr.w	r2, r2, #8
 8003f02:	60da      	str	r2, [r3, #12]
      break;
 8003f04:	e009      	b.n	8003f1a <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	68da      	ldr	r2, [r3, #12]
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f042 0210 	orr.w	r2, r2, #16
 8003f14:	60da      	str	r2, [r3, #12]
      break;
 8003f16:	e000      	b.n	8003f1a <HAL_TIM_IC_Start_IT+0x18a>
    }

    default:
      break;
 8003f18:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	2201      	movs	r2, #1
 8003f20:	6839      	ldr	r1, [r7, #0]
 8003f22:	4618      	mov	r0, r3
 8003f24:	f000 fcad 	bl	8004882 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	4a18      	ldr	r2, [pc, #96]	; (8003f90 <HAL_TIM_IC_Start_IT+0x200>)
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d00e      	beq.n	8003f50 <HAL_TIM_IC_Start_IT+0x1c0>
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f3a:	d009      	beq.n	8003f50 <HAL_TIM_IC_Start_IT+0x1c0>
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	4a14      	ldr	r2, [pc, #80]	; (8003f94 <HAL_TIM_IC_Start_IT+0x204>)
 8003f42:	4293      	cmp	r3, r2
 8003f44:	d004      	beq.n	8003f50 <HAL_TIM_IC_Start_IT+0x1c0>
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	4a13      	ldr	r2, [pc, #76]	; (8003f98 <HAL_TIM_IC_Start_IT+0x208>)
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	d111      	bne.n	8003f74 <HAL_TIM_IC_Start_IT+0x1e4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	689b      	ldr	r3, [r3, #8]
 8003f56:	f003 0307 	and.w	r3, r3, #7
 8003f5a:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f5c:	68bb      	ldr	r3, [r7, #8]
 8003f5e:	2b06      	cmp	r3, #6
 8003f60:	d010      	beq.n	8003f84 <HAL_TIM_IC_Start_IT+0x1f4>
    {
      __HAL_TIM_ENABLE(htim);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	681a      	ldr	r2, [r3, #0]
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f042 0201 	orr.w	r2, r2, #1
 8003f70:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f72:	e007      	b.n	8003f84 <HAL_TIM_IC_Start_IT+0x1f4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	681a      	ldr	r2, [r3, #0]
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f042 0201 	orr.w	r2, r2, #1
 8003f82:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003f84:	2300      	movs	r3, #0
}
 8003f86:	4618      	mov	r0, r3
 8003f88:	3710      	adds	r7, #16
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}
 8003f8e:	bf00      	nop
 8003f90:	40012c00 	.word	0x40012c00
 8003f94:	40000400 	.word	0x40000400
 8003f98:	40000800 	.word	0x40000800

08003f9c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b082      	sub	sp, #8
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	691b      	ldr	r3, [r3, #16]
 8003faa:	f003 0302 	and.w	r3, r3, #2
 8003fae:	2b02      	cmp	r3, #2
 8003fb0:	d122      	bne.n	8003ff8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	68db      	ldr	r3, [r3, #12]
 8003fb8:	f003 0302 	and.w	r3, r3, #2
 8003fbc:	2b02      	cmp	r3, #2
 8003fbe:	d11b      	bne.n	8003ff8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f06f 0202 	mvn.w	r2, #2
 8003fc8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2201      	movs	r2, #1
 8003fce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	699b      	ldr	r3, [r3, #24]
 8003fd6:	f003 0303 	and.w	r3, r3, #3
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d003      	beq.n	8003fe6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003fde:	6878      	ldr	r0, [r7, #4]
 8003fe0:	f7fd fbfc 	bl	80017dc <HAL_TIM_IC_CaptureCallback>
 8003fe4:	e005      	b.n	8003ff2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fe6:	6878      	ldr	r0, [r7, #4]
 8003fe8:	f000 fa2b 	bl	8004442 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fec:	6878      	ldr	r0, [r7, #4]
 8003fee:	f000 fa31 	bl	8004454 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	691b      	ldr	r3, [r3, #16]
 8003ffe:	f003 0304 	and.w	r3, r3, #4
 8004002:	2b04      	cmp	r3, #4
 8004004:	d122      	bne.n	800404c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	68db      	ldr	r3, [r3, #12]
 800400c:	f003 0304 	and.w	r3, r3, #4
 8004010:	2b04      	cmp	r3, #4
 8004012:	d11b      	bne.n	800404c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f06f 0204 	mvn.w	r2, #4
 800401c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2202      	movs	r2, #2
 8004022:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	699b      	ldr	r3, [r3, #24]
 800402a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800402e:	2b00      	cmp	r3, #0
 8004030:	d003      	beq.n	800403a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004032:	6878      	ldr	r0, [r7, #4]
 8004034:	f7fd fbd2 	bl	80017dc <HAL_TIM_IC_CaptureCallback>
 8004038:	e005      	b.n	8004046 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800403a:	6878      	ldr	r0, [r7, #4]
 800403c:	f000 fa01 	bl	8004442 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004040:	6878      	ldr	r0, [r7, #4]
 8004042:	f000 fa07 	bl	8004454 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2200      	movs	r2, #0
 800404a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	691b      	ldr	r3, [r3, #16]
 8004052:	f003 0308 	and.w	r3, r3, #8
 8004056:	2b08      	cmp	r3, #8
 8004058:	d122      	bne.n	80040a0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	68db      	ldr	r3, [r3, #12]
 8004060:	f003 0308 	and.w	r3, r3, #8
 8004064:	2b08      	cmp	r3, #8
 8004066:	d11b      	bne.n	80040a0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f06f 0208 	mvn.w	r2, #8
 8004070:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2204      	movs	r2, #4
 8004076:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	69db      	ldr	r3, [r3, #28]
 800407e:	f003 0303 	and.w	r3, r3, #3
 8004082:	2b00      	cmp	r3, #0
 8004084:	d003      	beq.n	800408e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004086:	6878      	ldr	r0, [r7, #4]
 8004088:	f7fd fba8 	bl	80017dc <HAL_TIM_IC_CaptureCallback>
 800408c:	e005      	b.n	800409a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800408e:	6878      	ldr	r0, [r7, #4]
 8004090:	f000 f9d7 	bl	8004442 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004094:	6878      	ldr	r0, [r7, #4]
 8004096:	f000 f9dd 	bl	8004454 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2200      	movs	r2, #0
 800409e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	691b      	ldr	r3, [r3, #16]
 80040a6:	f003 0310 	and.w	r3, r3, #16
 80040aa:	2b10      	cmp	r3, #16
 80040ac:	d122      	bne.n	80040f4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	68db      	ldr	r3, [r3, #12]
 80040b4:	f003 0310 	and.w	r3, r3, #16
 80040b8:	2b10      	cmp	r3, #16
 80040ba:	d11b      	bne.n	80040f4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f06f 0210 	mvn.w	r2, #16
 80040c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2208      	movs	r2, #8
 80040ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	69db      	ldr	r3, [r3, #28]
 80040d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d003      	beq.n	80040e2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040da:	6878      	ldr	r0, [r7, #4]
 80040dc:	f7fd fb7e 	bl	80017dc <HAL_TIM_IC_CaptureCallback>
 80040e0:	e005      	b.n	80040ee <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040e2:	6878      	ldr	r0, [r7, #4]
 80040e4:	f000 f9ad 	bl	8004442 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040e8:	6878      	ldr	r0, [r7, #4]
 80040ea:	f000 f9b3 	bl	8004454 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2200      	movs	r2, #0
 80040f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	691b      	ldr	r3, [r3, #16]
 80040fa:	f003 0301 	and.w	r3, r3, #1
 80040fe:	2b01      	cmp	r3, #1
 8004100:	d10e      	bne.n	8004120 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	68db      	ldr	r3, [r3, #12]
 8004108:	f003 0301 	and.w	r3, r3, #1
 800410c:	2b01      	cmp	r3, #1
 800410e:	d107      	bne.n	8004120 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f06f 0201 	mvn.w	r2, #1
 8004118:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800411a:	6878      	ldr	r0, [r7, #4]
 800411c:	f7fd fb88 	bl	8001830 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	691b      	ldr	r3, [r3, #16]
 8004126:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800412a:	2b80      	cmp	r3, #128	; 0x80
 800412c:	d10e      	bne.n	800414c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	68db      	ldr	r3, [r3, #12]
 8004134:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004138:	2b80      	cmp	r3, #128	; 0x80
 800413a:	d107      	bne.n	800414c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004144:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004146:	6878      	ldr	r0, [r7, #4]
 8004148:	f000 fc27 	bl	800499a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	691b      	ldr	r3, [r3, #16]
 8004152:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004156:	2b40      	cmp	r3, #64	; 0x40
 8004158:	d10e      	bne.n	8004178 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	68db      	ldr	r3, [r3, #12]
 8004160:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004164:	2b40      	cmp	r3, #64	; 0x40
 8004166:	d107      	bne.n	8004178 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004170:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004172:	6878      	ldr	r0, [r7, #4]
 8004174:	f000 f977 	bl	8004466 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	691b      	ldr	r3, [r3, #16]
 800417e:	f003 0320 	and.w	r3, r3, #32
 8004182:	2b20      	cmp	r3, #32
 8004184:	d10e      	bne.n	80041a4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	68db      	ldr	r3, [r3, #12]
 800418c:	f003 0320 	and.w	r3, r3, #32
 8004190:	2b20      	cmp	r3, #32
 8004192:	d107      	bne.n	80041a4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f06f 0220 	mvn.w	r2, #32
 800419c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800419e:	6878      	ldr	r0, [r7, #4]
 80041a0:	f000 fbf2 	bl	8004988 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80041a4:	bf00      	nop
 80041a6:	3708      	adds	r7, #8
 80041a8:	46bd      	mov	sp, r7
 80041aa:	bd80      	pop	{r7, pc}

080041ac <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b084      	sub	sp, #16
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	60f8      	str	r0, [r7, #12]
 80041b4:	60b9      	str	r1, [r7, #8]
 80041b6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80041be:	2b01      	cmp	r3, #1
 80041c0:	d101      	bne.n	80041c6 <HAL_TIM_IC_ConfigChannel+0x1a>
 80041c2:	2302      	movs	r3, #2
 80041c4:	e082      	b.n	80042cc <HAL_TIM_IC_ConfigChannel+0x120>
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	2201      	movs	r2, #1
 80041ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d11b      	bne.n	800420c <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	6818      	ldr	r0, [r3, #0]
 80041d8:	68bb      	ldr	r3, [r7, #8]
 80041da:	6819      	ldr	r1, [r3, #0]
 80041dc:	68bb      	ldr	r3, [r7, #8]
 80041de:	685a      	ldr	r2, [r3, #4]
 80041e0:	68bb      	ldr	r3, [r7, #8]
 80041e2:	68db      	ldr	r3, [r3, #12]
 80041e4:	f000 f9aa 	bl	800453c <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	699a      	ldr	r2, [r3, #24]
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f022 020c 	bic.w	r2, r2, #12
 80041f6:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	6999      	ldr	r1, [r3, #24]
 80041fe:	68bb      	ldr	r3, [r7, #8]
 8004200:	689a      	ldr	r2, [r3, #8]
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	430a      	orrs	r2, r1
 8004208:	619a      	str	r2, [r3, #24]
 800420a:	e05a      	b.n	80042c2 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2b04      	cmp	r3, #4
 8004210:	d11c      	bne.n	800424c <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	6818      	ldr	r0, [r3, #0]
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	6819      	ldr	r1, [r3, #0]
 800421a:	68bb      	ldr	r3, [r7, #8]
 800421c:	685a      	ldr	r2, [r3, #4]
 800421e:	68bb      	ldr	r3, [r7, #8]
 8004220:	68db      	ldr	r3, [r3, #12]
 8004222:	f000 fa13 	bl	800464c <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	699a      	ldr	r2, [r3, #24]
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004234:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	6999      	ldr	r1, [r3, #24]
 800423c:	68bb      	ldr	r3, [r7, #8]
 800423e:	689b      	ldr	r3, [r3, #8]
 8004240:	021a      	lsls	r2, r3, #8
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	430a      	orrs	r2, r1
 8004248:	619a      	str	r2, [r3, #24]
 800424a:	e03a      	b.n	80042c2 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2b08      	cmp	r3, #8
 8004250:	d11b      	bne.n	800428a <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	6818      	ldr	r0, [r3, #0]
 8004256:	68bb      	ldr	r3, [r7, #8]
 8004258:	6819      	ldr	r1, [r3, #0]
 800425a:	68bb      	ldr	r3, [r7, #8]
 800425c:	685a      	ldr	r2, [r3, #4]
 800425e:	68bb      	ldr	r3, [r7, #8]
 8004260:	68db      	ldr	r3, [r3, #12]
 8004262:	f000 fa5e 	bl	8004722 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	69da      	ldr	r2, [r3, #28]
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f022 020c 	bic.w	r2, r2, #12
 8004274:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	69d9      	ldr	r1, [r3, #28]
 800427c:	68bb      	ldr	r3, [r7, #8]
 800427e:	689a      	ldr	r2, [r3, #8]
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	430a      	orrs	r2, r1
 8004286:	61da      	str	r2, [r3, #28]
 8004288:	e01b      	b.n	80042c2 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	6818      	ldr	r0, [r3, #0]
 800428e:	68bb      	ldr	r3, [r7, #8]
 8004290:	6819      	ldr	r1, [r3, #0]
 8004292:	68bb      	ldr	r3, [r7, #8]
 8004294:	685a      	ldr	r2, [r3, #4]
 8004296:	68bb      	ldr	r3, [r7, #8]
 8004298:	68db      	ldr	r3, [r3, #12]
 800429a:	f000 fa7d 	bl	8004798 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	69da      	ldr	r2, [r3, #28]
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80042ac:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	69d9      	ldr	r1, [r3, #28]
 80042b4:	68bb      	ldr	r3, [r7, #8]
 80042b6:	689b      	ldr	r3, [r3, #8]
 80042b8:	021a      	lsls	r2, r3, #8
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	430a      	orrs	r2, r1
 80042c0:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	2200      	movs	r2, #0
 80042c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80042ca:	2300      	movs	r3, #0
}
 80042cc:	4618      	mov	r0, r3
 80042ce:	3710      	adds	r7, #16
 80042d0:	46bd      	mov	sp, r7
 80042d2:	bd80      	pop	{r7, pc}

080042d4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b084      	sub	sp, #16
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
 80042dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80042e4:	2b01      	cmp	r3, #1
 80042e6:	d101      	bne.n	80042ec <HAL_TIM_ConfigClockSource+0x18>
 80042e8:	2302      	movs	r3, #2
 80042ea:	e0a6      	b.n	800443a <HAL_TIM_ConfigClockSource+0x166>
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2201      	movs	r2, #1
 80042f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2202      	movs	r2, #2
 80042f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	689b      	ldr	r3, [r3, #8]
 8004302:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800430a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004312:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	68fa      	ldr	r2, [r7, #12]
 800431a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	2b40      	cmp	r3, #64	; 0x40
 8004322:	d067      	beq.n	80043f4 <HAL_TIM_ConfigClockSource+0x120>
 8004324:	2b40      	cmp	r3, #64	; 0x40
 8004326:	d80b      	bhi.n	8004340 <HAL_TIM_ConfigClockSource+0x6c>
 8004328:	2b10      	cmp	r3, #16
 800432a:	d073      	beq.n	8004414 <HAL_TIM_ConfigClockSource+0x140>
 800432c:	2b10      	cmp	r3, #16
 800432e:	d802      	bhi.n	8004336 <HAL_TIM_ConfigClockSource+0x62>
 8004330:	2b00      	cmp	r3, #0
 8004332:	d06f      	beq.n	8004414 <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004334:	e078      	b.n	8004428 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004336:	2b20      	cmp	r3, #32
 8004338:	d06c      	beq.n	8004414 <HAL_TIM_ConfigClockSource+0x140>
 800433a:	2b30      	cmp	r3, #48	; 0x30
 800433c:	d06a      	beq.n	8004414 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800433e:	e073      	b.n	8004428 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004340:	2b70      	cmp	r3, #112	; 0x70
 8004342:	d00d      	beq.n	8004360 <HAL_TIM_ConfigClockSource+0x8c>
 8004344:	2b70      	cmp	r3, #112	; 0x70
 8004346:	d804      	bhi.n	8004352 <HAL_TIM_ConfigClockSource+0x7e>
 8004348:	2b50      	cmp	r3, #80	; 0x50
 800434a:	d033      	beq.n	80043b4 <HAL_TIM_ConfigClockSource+0xe0>
 800434c:	2b60      	cmp	r3, #96	; 0x60
 800434e:	d041      	beq.n	80043d4 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8004350:	e06a      	b.n	8004428 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004352:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004356:	d066      	beq.n	8004426 <HAL_TIM_ConfigClockSource+0x152>
 8004358:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800435c:	d017      	beq.n	800438e <HAL_TIM_ConfigClockSource+0xba>
      break;
 800435e:	e063      	b.n	8004428 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6818      	ldr	r0, [r3, #0]
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	6899      	ldr	r1, [r3, #8]
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	685a      	ldr	r2, [r3, #4]
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	68db      	ldr	r3, [r3, #12]
 8004370:	f000 fa68 	bl	8004844 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	689b      	ldr	r3, [r3, #8]
 800437a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004382:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	68fa      	ldr	r2, [r7, #12]
 800438a:	609a      	str	r2, [r3, #8]
      break;
 800438c:	e04c      	b.n	8004428 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6818      	ldr	r0, [r3, #0]
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	6899      	ldr	r1, [r3, #8]
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	685a      	ldr	r2, [r3, #4]
 800439a:	683b      	ldr	r3, [r7, #0]
 800439c:	68db      	ldr	r3, [r3, #12]
 800439e:	f000 fa51 	bl	8004844 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	689a      	ldr	r2, [r3, #8]
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80043b0:	609a      	str	r2, [r3, #8]
      break;
 80043b2:	e039      	b.n	8004428 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6818      	ldr	r0, [r3, #0]
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	6859      	ldr	r1, [r3, #4]
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	68db      	ldr	r3, [r3, #12]
 80043c0:	461a      	mov	r2, r3
 80043c2:	f000 f915 	bl	80045f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	2150      	movs	r1, #80	; 0x50
 80043cc:	4618      	mov	r0, r3
 80043ce:	f000 fa1f 	bl	8004810 <TIM_ITRx_SetConfig>
      break;
 80043d2:	e029      	b.n	8004428 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6818      	ldr	r0, [r3, #0]
 80043d8:	683b      	ldr	r3, [r7, #0]
 80043da:	6859      	ldr	r1, [r3, #4]
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	68db      	ldr	r3, [r3, #12]
 80043e0:	461a      	mov	r2, r3
 80043e2:	f000 f96f 	bl	80046c4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	2160      	movs	r1, #96	; 0x60
 80043ec:	4618      	mov	r0, r3
 80043ee:	f000 fa0f 	bl	8004810 <TIM_ITRx_SetConfig>
      break;
 80043f2:	e019      	b.n	8004428 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6818      	ldr	r0, [r3, #0]
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	6859      	ldr	r1, [r3, #4]
 80043fc:	683b      	ldr	r3, [r7, #0]
 80043fe:	68db      	ldr	r3, [r3, #12]
 8004400:	461a      	mov	r2, r3
 8004402:	f000 f8f5 	bl	80045f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	2140      	movs	r1, #64	; 0x40
 800440c:	4618      	mov	r0, r3
 800440e:	f000 f9ff 	bl	8004810 <TIM_ITRx_SetConfig>
      break;
 8004412:	e009      	b.n	8004428 <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681a      	ldr	r2, [r3, #0]
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4619      	mov	r1, r3
 800441e:	4610      	mov	r0, r2
 8004420:	f000 f9f6 	bl	8004810 <TIM_ITRx_SetConfig>
        break;
 8004424:	e000      	b.n	8004428 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8004426:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2201      	movs	r2, #1
 800442c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2200      	movs	r2, #0
 8004434:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004438:	2300      	movs	r3, #0
}
 800443a:	4618      	mov	r0, r3
 800443c:	3710      	adds	r7, #16
 800443e:	46bd      	mov	sp, r7
 8004440:	bd80      	pop	{r7, pc}

08004442 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004442:	b480      	push	{r7}
 8004444:	b083      	sub	sp, #12
 8004446:	af00      	add	r7, sp, #0
 8004448:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800444a:	bf00      	nop
 800444c:	370c      	adds	r7, #12
 800444e:	46bd      	mov	sp, r7
 8004450:	bc80      	pop	{r7}
 8004452:	4770      	bx	lr

08004454 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004454:	b480      	push	{r7}
 8004456:	b083      	sub	sp, #12
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800445c:	bf00      	nop
 800445e:	370c      	adds	r7, #12
 8004460:	46bd      	mov	sp, r7
 8004462:	bc80      	pop	{r7}
 8004464:	4770      	bx	lr

08004466 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004466:	b480      	push	{r7}
 8004468:	b083      	sub	sp, #12
 800446a:	af00      	add	r7, sp, #0
 800446c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800446e:	bf00      	nop
 8004470:	370c      	adds	r7, #12
 8004472:	46bd      	mov	sp, r7
 8004474:	bc80      	pop	{r7}
 8004476:	4770      	bx	lr

08004478 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004478:	b480      	push	{r7}
 800447a:	b085      	sub	sp, #20
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
 8004480:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	4a29      	ldr	r2, [pc, #164]	; (8004530 <TIM_Base_SetConfig+0xb8>)
 800448c:	4293      	cmp	r3, r2
 800448e:	d00b      	beq.n	80044a8 <TIM_Base_SetConfig+0x30>
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004496:	d007      	beq.n	80044a8 <TIM_Base_SetConfig+0x30>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	4a26      	ldr	r2, [pc, #152]	; (8004534 <TIM_Base_SetConfig+0xbc>)
 800449c:	4293      	cmp	r3, r2
 800449e:	d003      	beq.n	80044a8 <TIM_Base_SetConfig+0x30>
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	4a25      	ldr	r2, [pc, #148]	; (8004538 <TIM_Base_SetConfig+0xc0>)
 80044a4:	4293      	cmp	r3, r2
 80044a6:	d108      	bne.n	80044ba <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	685b      	ldr	r3, [r3, #4]
 80044b4:	68fa      	ldr	r2, [r7, #12]
 80044b6:	4313      	orrs	r3, r2
 80044b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	4a1c      	ldr	r2, [pc, #112]	; (8004530 <TIM_Base_SetConfig+0xb8>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d00b      	beq.n	80044da <TIM_Base_SetConfig+0x62>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044c8:	d007      	beq.n	80044da <TIM_Base_SetConfig+0x62>
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	4a19      	ldr	r2, [pc, #100]	; (8004534 <TIM_Base_SetConfig+0xbc>)
 80044ce:	4293      	cmp	r3, r2
 80044d0:	d003      	beq.n	80044da <TIM_Base_SetConfig+0x62>
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	4a18      	ldr	r2, [pc, #96]	; (8004538 <TIM_Base_SetConfig+0xc0>)
 80044d6:	4293      	cmp	r3, r2
 80044d8:	d108      	bne.n	80044ec <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80044e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	68db      	ldr	r3, [r3, #12]
 80044e6:	68fa      	ldr	r2, [r7, #12]
 80044e8:	4313      	orrs	r3, r2
 80044ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	695b      	ldr	r3, [r3, #20]
 80044f6:	4313      	orrs	r3, r2
 80044f8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	68fa      	ldr	r2, [r7, #12]
 80044fe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	689a      	ldr	r2, [r3, #8]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	681a      	ldr	r2, [r3, #0]
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	4a07      	ldr	r2, [pc, #28]	; (8004530 <TIM_Base_SetConfig+0xb8>)
 8004514:	4293      	cmp	r3, r2
 8004516:	d103      	bne.n	8004520 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	691a      	ldr	r2, [r3, #16]
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2201      	movs	r2, #1
 8004524:	615a      	str	r2, [r3, #20]
}
 8004526:	bf00      	nop
 8004528:	3714      	adds	r7, #20
 800452a:	46bd      	mov	sp, r7
 800452c:	bc80      	pop	{r7}
 800452e:	4770      	bx	lr
 8004530:	40012c00 	.word	0x40012c00
 8004534:	40000400 	.word	0x40000400
 8004538:	40000800 	.word	0x40000800

0800453c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800453c:	b480      	push	{r7}
 800453e:	b087      	sub	sp, #28
 8004540:	af00      	add	r7, sp, #0
 8004542:	60f8      	str	r0, [r7, #12]
 8004544:	60b9      	str	r1, [r7, #8]
 8004546:	607a      	str	r2, [r7, #4]
 8004548:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	6a1b      	ldr	r3, [r3, #32]
 800454e:	f023 0201 	bic.w	r2, r3, #1
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	699b      	ldr	r3, [r3, #24]
 800455a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	6a1b      	ldr	r3, [r3, #32]
 8004560:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	4a1f      	ldr	r2, [pc, #124]	; (80045e4 <TIM_TI1_SetConfig+0xa8>)
 8004566:	4293      	cmp	r3, r2
 8004568:	d00b      	beq.n	8004582 <TIM_TI1_SetConfig+0x46>
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004570:	d007      	beq.n	8004582 <TIM_TI1_SetConfig+0x46>
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	4a1c      	ldr	r2, [pc, #112]	; (80045e8 <TIM_TI1_SetConfig+0xac>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d003      	beq.n	8004582 <TIM_TI1_SetConfig+0x46>
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	4a1b      	ldr	r2, [pc, #108]	; (80045ec <TIM_TI1_SetConfig+0xb0>)
 800457e:	4293      	cmp	r3, r2
 8004580:	d101      	bne.n	8004586 <TIM_TI1_SetConfig+0x4a>
 8004582:	2301      	movs	r3, #1
 8004584:	e000      	b.n	8004588 <TIM_TI1_SetConfig+0x4c>
 8004586:	2300      	movs	r3, #0
 8004588:	2b00      	cmp	r3, #0
 800458a:	d008      	beq.n	800459e <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800458c:	697b      	ldr	r3, [r7, #20]
 800458e:	f023 0303 	bic.w	r3, r3, #3
 8004592:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004594:	697a      	ldr	r2, [r7, #20]
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	4313      	orrs	r3, r2
 800459a:	617b      	str	r3, [r7, #20]
 800459c:	e003      	b.n	80045a6 <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800459e:	697b      	ldr	r3, [r7, #20]
 80045a0:	f043 0301 	orr.w	r3, r3, #1
 80045a4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80045a6:	697b      	ldr	r3, [r7, #20]
 80045a8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80045ac:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	011b      	lsls	r3, r3, #4
 80045b2:	b2db      	uxtb	r3, r3
 80045b4:	697a      	ldr	r2, [r7, #20]
 80045b6:	4313      	orrs	r3, r2
 80045b8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80045ba:	693b      	ldr	r3, [r7, #16]
 80045bc:	f023 030a 	bic.w	r3, r3, #10
 80045c0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80045c2:	68bb      	ldr	r3, [r7, #8]
 80045c4:	f003 030a 	and.w	r3, r3, #10
 80045c8:	693a      	ldr	r2, [r7, #16]
 80045ca:	4313      	orrs	r3, r2
 80045cc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	697a      	ldr	r2, [r7, #20]
 80045d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	693a      	ldr	r2, [r7, #16]
 80045d8:	621a      	str	r2, [r3, #32]
}
 80045da:	bf00      	nop
 80045dc:	371c      	adds	r7, #28
 80045de:	46bd      	mov	sp, r7
 80045e0:	bc80      	pop	{r7}
 80045e2:	4770      	bx	lr
 80045e4:	40012c00 	.word	0x40012c00
 80045e8:	40000400 	.word	0x40000400
 80045ec:	40000800 	.word	0x40000800

080045f0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80045f0:	b480      	push	{r7}
 80045f2:	b087      	sub	sp, #28
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	60f8      	str	r0, [r7, #12]
 80045f8:	60b9      	str	r1, [r7, #8]
 80045fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	6a1b      	ldr	r3, [r3, #32]
 8004600:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	6a1b      	ldr	r3, [r3, #32]
 8004606:	f023 0201 	bic.w	r2, r3, #1
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	699b      	ldr	r3, [r3, #24]
 8004612:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004614:	693b      	ldr	r3, [r7, #16]
 8004616:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800461a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	011b      	lsls	r3, r3, #4
 8004620:	693a      	ldr	r2, [r7, #16]
 8004622:	4313      	orrs	r3, r2
 8004624:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004626:	697b      	ldr	r3, [r7, #20]
 8004628:	f023 030a 	bic.w	r3, r3, #10
 800462c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800462e:	697a      	ldr	r2, [r7, #20]
 8004630:	68bb      	ldr	r3, [r7, #8]
 8004632:	4313      	orrs	r3, r2
 8004634:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	693a      	ldr	r2, [r7, #16]
 800463a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	697a      	ldr	r2, [r7, #20]
 8004640:	621a      	str	r2, [r3, #32]
}
 8004642:	bf00      	nop
 8004644:	371c      	adds	r7, #28
 8004646:	46bd      	mov	sp, r7
 8004648:	bc80      	pop	{r7}
 800464a:	4770      	bx	lr

0800464c <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800464c:	b480      	push	{r7}
 800464e:	b087      	sub	sp, #28
 8004650:	af00      	add	r7, sp, #0
 8004652:	60f8      	str	r0, [r7, #12]
 8004654:	60b9      	str	r1, [r7, #8]
 8004656:	607a      	str	r2, [r7, #4]
 8004658:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	6a1b      	ldr	r3, [r3, #32]
 800465e:	f023 0210 	bic.w	r2, r3, #16
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	699b      	ldr	r3, [r3, #24]
 800466a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	6a1b      	ldr	r3, [r3, #32]
 8004670:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004672:	697b      	ldr	r3, [r7, #20]
 8004674:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004678:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	021b      	lsls	r3, r3, #8
 800467e:	697a      	ldr	r2, [r7, #20]
 8004680:	4313      	orrs	r3, r2
 8004682:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004684:	697b      	ldr	r3, [r7, #20]
 8004686:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800468a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	031b      	lsls	r3, r3, #12
 8004690:	b29b      	uxth	r3, r3
 8004692:	697a      	ldr	r2, [r7, #20]
 8004694:	4313      	orrs	r3, r2
 8004696:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004698:	693b      	ldr	r3, [r7, #16]
 800469a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800469e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80046a0:	68bb      	ldr	r3, [r7, #8]
 80046a2:	011b      	lsls	r3, r3, #4
 80046a4:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80046a8:	693a      	ldr	r2, [r7, #16]
 80046aa:	4313      	orrs	r3, r2
 80046ac:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	697a      	ldr	r2, [r7, #20]
 80046b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	693a      	ldr	r2, [r7, #16]
 80046b8:	621a      	str	r2, [r3, #32]
}
 80046ba:	bf00      	nop
 80046bc:	371c      	adds	r7, #28
 80046be:	46bd      	mov	sp, r7
 80046c0:	bc80      	pop	{r7}
 80046c2:	4770      	bx	lr

080046c4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80046c4:	b480      	push	{r7}
 80046c6:	b087      	sub	sp, #28
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	60f8      	str	r0, [r7, #12]
 80046cc:	60b9      	str	r1, [r7, #8]
 80046ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	6a1b      	ldr	r3, [r3, #32]
 80046d4:	f023 0210 	bic.w	r2, r3, #16
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	699b      	ldr	r3, [r3, #24]
 80046e0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	6a1b      	ldr	r3, [r3, #32]
 80046e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80046e8:	697b      	ldr	r3, [r7, #20]
 80046ea:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80046ee:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	031b      	lsls	r3, r3, #12
 80046f4:	697a      	ldr	r2, [r7, #20]
 80046f6:	4313      	orrs	r3, r2
 80046f8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80046fa:	693b      	ldr	r3, [r7, #16]
 80046fc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004700:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004702:	68bb      	ldr	r3, [r7, #8]
 8004704:	011b      	lsls	r3, r3, #4
 8004706:	693a      	ldr	r2, [r7, #16]
 8004708:	4313      	orrs	r3, r2
 800470a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	697a      	ldr	r2, [r7, #20]
 8004710:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	693a      	ldr	r2, [r7, #16]
 8004716:	621a      	str	r2, [r3, #32]
}
 8004718:	bf00      	nop
 800471a:	371c      	adds	r7, #28
 800471c:	46bd      	mov	sp, r7
 800471e:	bc80      	pop	{r7}
 8004720:	4770      	bx	lr

08004722 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004722:	b480      	push	{r7}
 8004724:	b087      	sub	sp, #28
 8004726:	af00      	add	r7, sp, #0
 8004728:	60f8      	str	r0, [r7, #12]
 800472a:	60b9      	str	r1, [r7, #8]
 800472c:	607a      	str	r2, [r7, #4]
 800472e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	6a1b      	ldr	r3, [r3, #32]
 8004734:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	69db      	ldr	r3, [r3, #28]
 8004740:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	6a1b      	ldr	r3, [r3, #32]
 8004746:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004748:	697b      	ldr	r3, [r7, #20]
 800474a:	f023 0303 	bic.w	r3, r3, #3
 800474e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8004750:	697a      	ldr	r2, [r7, #20]
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	4313      	orrs	r3, r2
 8004756:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004758:	697b      	ldr	r3, [r7, #20]
 800475a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800475e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	011b      	lsls	r3, r3, #4
 8004764:	b2db      	uxtb	r3, r3
 8004766:	697a      	ldr	r2, [r7, #20]
 8004768:	4313      	orrs	r3, r2
 800476a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 800476c:	693b      	ldr	r3, [r7, #16]
 800476e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004772:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8004774:	68bb      	ldr	r3, [r7, #8]
 8004776:	021b      	lsls	r3, r3, #8
 8004778:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800477c:	693a      	ldr	r2, [r7, #16]
 800477e:	4313      	orrs	r3, r2
 8004780:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	697a      	ldr	r2, [r7, #20]
 8004786:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	693a      	ldr	r2, [r7, #16]
 800478c:	621a      	str	r2, [r3, #32]
}
 800478e:	bf00      	nop
 8004790:	371c      	adds	r7, #28
 8004792:	46bd      	mov	sp, r7
 8004794:	bc80      	pop	{r7}
 8004796:	4770      	bx	lr

08004798 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004798:	b480      	push	{r7}
 800479a:	b087      	sub	sp, #28
 800479c:	af00      	add	r7, sp, #0
 800479e:	60f8      	str	r0, [r7, #12]
 80047a0:	60b9      	str	r1, [r7, #8]
 80047a2:	607a      	str	r2, [r7, #4]
 80047a4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	6a1b      	ldr	r3, [r3, #32]
 80047aa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	69db      	ldr	r3, [r3, #28]
 80047b6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	6a1b      	ldr	r3, [r3, #32]
 80047bc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80047be:	697b      	ldr	r3, [r7, #20]
 80047c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80047c4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	021b      	lsls	r3, r3, #8
 80047ca:	697a      	ldr	r2, [r7, #20]
 80047cc:	4313      	orrs	r3, r2
 80047ce:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80047d0:	697b      	ldr	r3, [r7, #20]
 80047d2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80047d6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	031b      	lsls	r3, r3, #12
 80047dc:	b29b      	uxth	r3, r3
 80047de:	697a      	ldr	r2, [r7, #20]
 80047e0:	4313      	orrs	r3, r2
 80047e2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 80047e4:	693b      	ldr	r3, [r7, #16]
 80047e6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80047ea:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 80047ec:	68bb      	ldr	r3, [r7, #8]
 80047ee:	031b      	lsls	r3, r3, #12
 80047f0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80047f4:	693a      	ldr	r2, [r7, #16]
 80047f6:	4313      	orrs	r3, r2
 80047f8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	697a      	ldr	r2, [r7, #20]
 80047fe:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	693a      	ldr	r2, [r7, #16]
 8004804:	621a      	str	r2, [r3, #32]
}
 8004806:	bf00      	nop
 8004808:	371c      	adds	r7, #28
 800480a:	46bd      	mov	sp, r7
 800480c:	bc80      	pop	{r7}
 800480e:	4770      	bx	lr

08004810 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004810:	b480      	push	{r7}
 8004812:	b085      	sub	sp, #20
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
 8004818:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	689b      	ldr	r3, [r3, #8]
 800481e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004826:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004828:	683a      	ldr	r2, [r7, #0]
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	4313      	orrs	r3, r2
 800482e:	f043 0307 	orr.w	r3, r3, #7
 8004832:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	68fa      	ldr	r2, [r7, #12]
 8004838:	609a      	str	r2, [r3, #8]
}
 800483a:	bf00      	nop
 800483c:	3714      	adds	r7, #20
 800483e:	46bd      	mov	sp, r7
 8004840:	bc80      	pop	{r7}
 8004842:	4770      	bx	lr

08004844 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004844:	b480      	push	{r7}
 8004846:	b087      	sub	sp, #28
 8004848:	af00      	add	r7, sp, #0
 800484a:	60f8      	str	r0, [r7, #12]
 800484c:	60b9      	str	r1, [r7, #8]
 800484e:	607a      	str	r2, [r7, #4]
 8004850:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	689b      	ldr	r3, [r3, #8]
 8004856:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004858:	697b      	ldr	r3, [r7, #20]
 800485a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800485e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	021a      	lsls	r2, r3, #8
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	431a      	orrs	r2, r3
 8004868:	68bb      	ldr	r3, [r7, #8]
 800486a:	4313      	orrs	r3, r2
 800486c:	697a      	ldr	r2, [r7, #20]
 800486e:	4313      	orrs	r3, r2
 8004870:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	697a      	ldr	r2, [r7, #20]
 8004876:	609a      	str	r2, [r3, #8]
}
 8004878:	bf00      	nop
 800487a:	371c      	adds	r7, #28
 800487c:	46bd      	mov	sp, r7
 800487e:	bc80      	pop	{r7}
 8004880:	4770      	bx	lr

08004882 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004882:	b480      	push	{r7}
 8004884:	b087      	sub	sp, #28
 8004886:	af00      	add	r7, sp, #0
 8004888:	60f8      	str	r0, [r7, #12]
 800488a:	60b9      	str	r1, [r7, #8]
 800488c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800488e:	68bb      	ldr	r3, [r7, #8]
 8004890:	f003 031f 	and.w	r3, r3, #31
 8004894:	2201      	movs	r2, #1
 8004896:	fa02 f303 	lsl.w	r3, r2, r3
 800489a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	6a1a      	ldr	r2, [r3, #32]
 80048a0:	697b      	ldr	r3, [r7, #20]
 80048a2:	43db      	mvns	r3, r3
 80048a4:	401a      	ands	r2, r3
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	6a1a      	ldr	r2, [r3, #32]
 80048ae:	68bb      	ldr	r3, [r7, #8]
 80048b0:	f003 031f 	and.w	r3, r3, #31
 80048b4:	6879      	ldr	r1, [r7, #4]
 80048b6:	fa01 f303 	lsl.w	r3, r1, r3
 80048ba:	431a      	orrs	r2, r3
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	621a      	str	r2, [r3, #32]
}
 80048c0:	bf00      	nop
 80048c2:	371c      	adds	r7, #28
 80048c4:	46bd      	mov	sp, r7
 80048c6:	bc80      	pop	{r7}
 80048c8:	4770      	bx	lr
	...

080048cc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80048cc:	b480      	push	{r7}
 80048ce:	b085      	sub	sp, #20
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
 80048d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80048dc:	2b01      	cmp	r3, #1
 80048de:	d101      	bne.n	80048e4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80048e0:	2302      	movs	r3, #2
 80048e2:	e046      	b.n	8004972 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2201      	movs	r2, #1
 80048e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2202      	movs	r2, #2
 80048f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	685b      	ldr	r3, [r3, #4]
 80048fa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	689b      	ldr	r3, [r3, #8]
 8004902:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800490a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	68fa      	ldr	r2, [r7, #12]
 8004912:	4313      	orrs	r3, r2
 8004914:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	68fa      	ldr	r2, [r7, #12]
 800491c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	4a16      	ldr	r2, [pc, #88]	; (800497c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004924:	4293      	cmp	r3, r2
 8004926:	d00e      	beq.n	8004946 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004930:	d009      	beq.n	8004946 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	4a12      	ldr	r2, [pc, #72]	; (8004980 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004938:	4293      	cmp	r3, r2
 800493a:	d004      	beq.n	8004946 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	4a10      	ldr	r2, [pc, #64]	; (8004984 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004942:	4293      	cmp	r3, r2
 8004944:	d10c      	bne.n	8004960 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004946:	68bb      	ldr	r3, [r7, #8]
 8004948:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800494c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	68ba      	ldr	r2, [r7, #8]
 8004954:	4313      	orrs	r3, r2
 8004956:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	68ba      	ldr	r2, [r7, #8]
 800495e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2201      	movs	r2, #1
 8004964:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2200      	movs	r2, #0
 800496c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004970:	2300      	movs	r3, #0
}
 8004972:	4618      	mov	r0, r3
 8004974:	3714      	adds	r7, #20
 8004976:	46bd      	mov	sp, r7
 8004978:	bc80      	pop	{r7}
 800497a:	4770      	bx	lr
 800497c:	40012c00 	.word	0x40012c00
 8004980:	40000400 	.word	0x40000400
 8004984:	40000800 	.word	0x40000800

08004988 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004988:	b480      	push	{r7}
 800498a:	b083      	sub	sp, #12
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004990:	bf00      	nop
 8004992:	370c      	adds	r7, #12
 8004994:	46bd      	mov	sp, r7
 8004996:	bc80      	pop	{r7}
 8004998:	4770      	bx	lr

0800499a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800499a:	b480      	push	{r7}
 800499c:	b083      	sub	sp, #12
 800499e:	af00      	add	r7, sp, #0
 80049a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80049a2:	bf00      	nop
 80049a4:	370c      	adds	r7, #12
 80049a6:	46bd      	mov	sp, r7
 80049a8:	bc80      	pop	{r7}
 80049aa:	4770      	bx	lr

080049ac <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b082      	sub	sp, #8
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d101      	bne.n	80049be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80049ba:	2301      	movs	r3, #1
 80049bc:	e03f      	b.n	8004a3e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049c4:	b2db      	uxtb	r3, r3
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d106      	bne.n	80049d8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2200      	movs	r2, #0
 80049ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80049d2:	6878      	ldr	r0, [r7, #4]
 80049d4:	f7fd f9be 	bl	8001d54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2224      	movs	r2, #36	; 0x24
 80049dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	68da      	ldr	r2, [r3, #12]
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80049ee:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80049f0:	6878      	ldr	r0, [r7, #4]
 80049f2:	f000 f829 	bl	8004a48 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	691a      	ldr	r2, [r3, #16]
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004a04:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	695a      	ldr	r2, [r3, #20]
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004a14:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	68da      	ldr	r2, [r3, #12]
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004a24:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	2200      	movs	r2, #0
 8004a2a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2220      	movs	r2, #32
 8004a30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2220      	movs	r2, #32
 8004a38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004a3c:	2300      	movs	r3, #0
}
 8004a3e:	4618      	mov	r0, r3
 8004a40:	3708      	adds	r7, #8
 8004a42:	46bd      	mov	sp, r7
 8004a44:	bd80      	pop	{r7, pc}
	...

08004a48 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b084      	sub	sp, #16
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	691b      	ldr	r3, [r3, #16]
 8004a56:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	68da      	ldr	r2, [r3, #12]
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	430a      	orrs	r2, r1
 8004a64:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	689a      	ldr	r2, [r3, #8]
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	691b      	ldr	r3, [r3, #16]
 8004a6e:	431a      	orrs	r2, r3
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	695b      	ldr	r3, [r3, #20]
 8004a74:	4313      	orrs	r3, r2
 8004a76:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	68db      	ldr	r3, [r3, #12]
 8004a7e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004a82:	f023 030c 	bic.w	r3, r3, #12
 8004a86:	687a      	ldr	r2, [r7, #4]
 8004a88:	6812      	ldr	r2, [r2, #0]
 8004a8a:	68b9      	ldr	r1, [r7, #8]
 8004a8c:	430b      	orrs	r3, r1
 8004a8e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	695b      	ldr	r3, [r3, #20]
 8004a96:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	699a      	ldr	r2, [r3, #24]
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	430a      	orrs	r2, r1
 8004aa4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	4a2c      	ldr	r2, [pc, #176]	; (8004b5c <UART_SetConfig+0x114>)
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d103      	bne.n	8004ab8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004ab0:	f7fe ff42 	bl	8003938 <HAL_RCC_GetPCLK2Freq>
 8004ab4:	60f8      	str	r0, [r7, #12]
 8004ab6:	e002      	b.n	8004abe <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004ab8:	f7fe ff2a 	bl	8003910 <HAL_RCC_GetPCLK1Freq>
 8004abc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004abe:	68fa      	ldr	r2, [r7, #12]
 8004ac0:	4613      	mov	r3, r2
 8004ac2:	009b      	lsls	r3, r3, #2
 8004ac4:	4413      	add	r3, r2
 8004ac6:	009a      	lsls	r2, r3, #2
 8004ac8:	441a      	add	r2, r3
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	685b      	ldr	r3, [r3, #4]
 8004ace:	009b      	lsls	r3, r3, #2
 8004ad0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ad4:	4a22      	ldr	r2, [pc, #136]	; (8004b60 <UART_SetConfig+0x118>)
 8004ad6:	fba2 2303 	umull	r2, r3, r2, r3
 8004ada:	095b      	lsrs	r3, r3, #5
 8004adc:	0119      	lsls	r1, r3, #4
 8004ade:	68fa      	ldr	r2, [r7, #12]
 8004ae0:	4613      	mov	r3, r2
 8004ae2:	009b      	lsls	r3, r3, #2
 8004ae4:	4413      	add	r3, r2
 8004ae6:	009a      	lsls	r2, r3, #2
 8004ae8:	441a      	add	r2, r3
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	685b      	ldr	r3, [r3, #4]
 8004aee:	009b      	lsls	r3, r3, #2
 8004af0:	fbb2 f2f3 	udiv	r2, r2, r3
 8004af4:	4b1a      	ldr	r3, [pc, #104]	; (8004b60 <UART_SetConfig+0x118>)
 8004af6:	fba3 0302 	umull	r0, r3, r3, r2
 8004afa:	095b      	lsrs	r3, r3, #5
 8004afc:	2064      	movs	r0, #100	; 0x64
 8004afe:	fb00 f303 	mul.w	r3, r0, r3
 8004b02:	1ad3      	subs	r3, r2, r3
 8004b04:	011b      	lsls	r3, r3, #4
 8004b06:	3332      	adds	r3, #50	; 0x32
 8004b08:	4a15      	ldr	r2, [pc, #84]	; (8004b60 <UART_SetConfig+0x118>)
 8004b0a:	fba2 2303 	umull	r2, r3, r2, r3
 8004b0e:	095b      	lsrs	r3, r3, #5
 8004b10:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004b14:	4419      	add	r1, r3
 8004b16:	68fa      	ldr	r2, [r7, #12]
 8004b18:	4613      	mov	r3, r2
 8004b1a:	009b      	lsls	r3, r3, #2
 8004b1c:	4413      	add	r3, r2
 8004b1e:	009a      	lsls	r2, r3, #2
 8004b20:	441a      	add	r2, r3
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	685b      	ldr	r3, [r3, #4]
 8004b26:	009b      	lsls	r3, r3, #2
 8004b28:	fbb2 f2f3 	udiv	r2, r2, r3
 8004b2c:	4b0c      	ldr	r3, [pc, #48]	; (8004b60 <UART_SetConfig+0x118>)
 8004b2e:	fba3 0302 	umull	r0, r3, r3, r2
 8004b32:	095b      	lsrs	r3, r3, #5
 8004b34:	2064      	movs	r0, #100	; 0x64
 8004b36:	fb00 f303 	mul.w	r3, r0, r3
 8004b3a:	1ad3      	subs	r3, r2, r3
 8004b3c:	011b      	lsls	r3, r3, #4
 8004b3e:	3332      	adds	r3, #50	; 0x32
 8004b40:	4a07      	ldr	r2, [pc, #28]	; (8004b60 <UART_SetConfig+0x118>)
 8004b42:	fba2 2303 	umull	r2, r3, r2, r3
 8004b46:	095b      	lsrs	r3, r3, #5
 8004b48:	f003 020f 	and.w	r2, r3, #15
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	440a      	add	r2, r1
 8004b52:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004b54:	bf00      	nop
 8004b56:	3710      	adds	r7, #16
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	bd80      	pop	{r7, pc}
 8004b5c:	40013800 	.word	0x40013800
 8004b60:	51eb851f 	.word	0x51eb851f

08004b64 <__errno>:
 8004b64:	4b01      	ldr	r3, [pc, #4]	; (8004b6c <__errno+0x8>)
 8004b66:	6818      	ldr	r0, [r3, #0]
 8004b68:	4770      	bx	lr
 8004b6a:	bf00      	nop
 8004b6c:	20000010 	.word	0x20000010

08004b70 <__libc_init_array>:
 8004b70:	b570      	push	{r4, r5, r6, lr}
 8004b72:	2500      	movs	r5, #0
 8004b74:	4e0c      	ldr	r6, [pc, #48]	; (8004ba8 <__libc_init_array+0x38>)
 8004b76:	4c0d      	ldr	r4, [pc, #52]	; (8004bac <__libc_init_array+0x3c>)
 8004b78:	1ba4      	subs	r4, r4, r6
 8004b7a:	10a4      	asrs	r4, r4, #2
 8004b7c:	42a5      	cmp	r5, r4
 8004b7e:	d109      	bne.n	8004b94 <__libc_init_array+0x24>
 8004b80:	f002 f962 	bl	8006e48 <_init>
 8004b84:	2500      	movs	r5, #0
 8004b86:	4e0a      	ldr	r6, [pc, #40]	; (8004bb0 <__libc_init_array+0x40>)
 8004b88:	4c0a      	ldr	r4, [pc, #40]	; (8004bb4 <__libc_init_array+0x44>)
 8004b8a:	1ba4      	subs	r4, r4, r6
 8004b8c:	10a4      	asrs	r4, r4, #2
 8004b8e:	42a5      	cmp	r5, r4
 8004b90:	d105      	bne.n	8004b9e <__libc_init_array+0x2e>
 8004b92:	bd70      	pop	{r4, r5, r6, pc}
 8004b94:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004b98:	4798      	blx	r3
 8004b9a:	3501      	adds	r5, #1
 8004b9c:	e7ee      	b.n	8004b7c <__libc_init_array+0xc>
 8004b9e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004ba2:	4798      	blx	r3
 8004ba4:	3501      	adds	r5, #1
 8004ba6:	e7f2      	b.n	8004b8e <__libc_init_array+0x1e>
 8004ba8:	08007138 	.word	0x08007138
 8004bac:	08007138 	.word	0x08007138
 8004bb0:	08007138 	.word	0x08007138
 8004bb4:	0800713c 	.word	0x0800713c

08004bb8 <memset>:
 8004bb8:	4603      	mov	r3, r0
 8004bba:	4402      	add	r2, r0
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	d100      	bne.n	8004bc2 <memset+0xa>
 8004bc0:	4770      	bx	lr
 8004bc2:	f803 1b01 	strb.w	r1, [r3], #1
 8004bc6:	e7f9      	b.n	8004bbc <memset+0x4>

08004bc8 <__cvt>:
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004bce:	461e      	mov	r6, r3
 8004bd0:	bfbb      	ittet	lt
 8004bd2:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8004bd6:	461e      	movlt	r6, r3
 8004bd8:	2300      	movge	r3, #0
 8004bda:	232d      	movlt	r3, #45	; 0x2d
 8004bdc:	b088      	sub	sp, #32
 8004bde:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8004be0:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 8004be4:	f027 0720 	bic.w	r7, r7, #32
 8004be8:	2f46      	cmp	r7, #70	; 0x46
 8004bea:	4614      	mov	r4, r2
 8004bec:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8004bee:	700b      	strb	r3, [r1, #0]
 8004bf0:	d004      	beq.n	8004bfc <__cvt+0x34>
 8004bf2:	2f45      	cmp	r7, #69	; 0x45
 8004bf4:	d100      	bne.n	8004bf8 <__cvt+0x30>
 8004bf6:	3501      	adds	r5, #1
 8004bf8:	2302      	movs	r3, #2
 8004bfa:	e000      	b.n	8004bfe <__cvt+0x36>
 8004bfc:	2303      	movs	r3, #3
 8004bfe:	aa07      	add	r2, sp, #28
 8004c00:	9204      	str	r2, [sp, #16]
 8004c02:	aa06      	add	r2, sp, #24
 8004c04:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004c08:	e9cd 3500 	strd	r3, r5, [sp]
 8004c0c:	4622      	mov	r2, r4
 8004c0e:	4633      	mov	r3, r6
 8004c10:	f000 fcda 	bl	80055c8 <_dtoa_r>
 8004c14:	2f47      	cmp	r7, #71	; 0x47
 8004c16:	4680      	mov	r8, r0
 8004c18:	d102      	bne.n	8004c20 <__cvt+0x58>
 8004c1a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004c1c:	07db      	lsls	r3, r3, #31
 8004c1e:	d526      	bpl.n	8004c6e <__cvt+0xa6>
 8004c20:	2f46      	cmp	r7, #70	; 0x46
 8004c22:	eb08 0905 	add.w	r9, r8, r5
 8004c26:	d111      	bne.n	8004c4c <__cvt+0x84>
 8004c28:	f898 3000 	ldrb.w	r3, [r8]
 8004c2c:	2b30      	cmp	r3, #48	; 0x30
 8004c2e:	d10a      	bne.n	8004c46 <__cvt+0x7e>
 8004c30:	2200      	movs	r2, #0
 8004c32:	2300      	movs	r3, #0
 8004c34:	4620      	mov	r0, r4
 8004c36:	4631      	mov	r1, r6
 8004c38:	f7fb feb6 	bl	80009a8 <__aeabi_dcmpeq>
 8004c3c:	b918      	cbnz	r0, 8004c46 <__cvt+0x7e>
 8004c3e:	f1c5 0501 	rsb	r5, r5, #1
 8004c42:	f8ca 5000 	str.w	r5, [sl]
 8004c46:	f8da 3000 	ldr.w	r3, [sl]
 8004c4a:	4499      	add	r9, r3
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	2300      	movs	r3, #0
 8004c50:	4620      	mov	r0, r4
 8004c52:	4631      	mov	r1, r6
 8004c54:	f7fb fea8 	bl	80009a8 <__aeabi_dcmpeq>
 8004c58:	b938      	cbnz	r0, 8004c6a <__cvt+0xa2>
 8004c5a:	2230      	movs	r2, #48	; 0x30
 8004c5c:	9b07      	ldr	r3, [sp, #28]
 8004c5e:	454b      	cmp	r3, r9
 8004c60:	d205      	bcs.n	8004c6e <__cvt+0xa6>
 8004c62:	1c59      	adds	r1, r3, #1
 8004c64:	9107      	str	r1, [sp, #28]
 8004c66:	701a      	strb	r2, [r3, #0]
 8004c68:	e7f8      	b.n	8004c5c <__cvt+0x94>
 8004c6a:	f8cd 901c 	str.w	r9, [sp, #28]
 8004c6e:	4640      	mov	r0, r8
 8004c70:	9b07      	ldr	r3, [sp, #28]
 8004c72:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004c74:	eba3 0308 	sub.w	r3, r3, r8
 8004c78:	6013      	str	r3, [r2, #0]
 8004c7a:	b008      	add	sp, #32
 8004c7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08004c80 <__exponent>:
 8004c80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004c82:	2900      	cmp	r1, #0
 8004c84:	bfb4      	ite	lt
 8004c86:	232d      	movlt	r3, #45	; 0x2d
 8004c88:	232b      	movge	r3, #43	; 0x2b
 8004c8a:	4604      	mov	r4, r0
 8004c8c:	bfb8      	it	lt
 8004c8e:	4249      	neglt	r1, r1
 8004c90:	2909      	cmp	r1, #9
 8004c92:	f804 2b02 	strb.w	r2, [r4], #2
 8004c96:	7043      	strb	r3, [r0, #1]
 8004c98:	dd21      	ble.n	8004cde <__exponent+0x5e>
 8004c9a:	f10d 0307 	add.w	r3, sp, #7
 8004c9e:	461f      	mov	r7, r3
 8004ca0:	260a      	movs	r6, #10
 8004ca2:	fb91 f5f6 	sdiv	r5, r1, r6
 8004ca6:	fb06 1115 	mls	r1, r6, r5, r1
 8004caa:	2d09      	cmp	r5, #9
 8004cac:	f101 0130 	add.w	r1, r1, #48	; 0x30
 8004cb0:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004cb4:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 8004cb8:	4629      	mov	r1, r5
 8004cba:	dc09      	bgt.n	8004cd0 <__exponent+0x50>
 8004cbc:	3130      	adds	r1, #48	; 0x30
 8004cbe:	3b02      	subs	r3, #2
 8004cc0:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004cc4:	42bb      	cmp	r3, r7
 8004cc6:	4622      	mov	r2, r4
 8004cc8:	d304      	bcc.n	8004cd4 <__exponent+0x54>
 8004cca:	1a10      	subs	r0, r2, r0
 8004ccc:	b003      	add	sp, #12
 8004cce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004cd0:	4613      	mov	r3, r2
 8004cd2:	e7e6      	b.n	8004ca2 <__exponent+0x22>
 8004cd4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004cd8:	f804 2b01 	strb.w	r2, [r4], #1
 8004cdc:	e7f2      	b.n	8004cc4 <__exponent+0x44>
 8004cde:	2330      	movs	r3, #48	; 0x30
 8004ce0:	4419      	add	r1, r3
 8004ce2:	7083      	strb	r3, [r0, #2]
 8004ce4:	1d02      	adds	r2, r0, #4
 8004ce6:	70c1      	strb	r1, [r0, #3]
 8004ce8:	e7ef      	b.n	8004cca <__exponent+0x4a>
	...

08004cec <_printf_float>:
 8004cec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cf0:	b091      	sub	sp, #68	; 0x44
 8004cf2:	460c      	mov	r4, r1
 8004cf4:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 8004cf6:	4693      	mov	fp, r2
 8004cf8:	461e      	mov	r6, r3
 8004cfa:	4605      	mov	r5, r0
 8004cfc:	f001 fa18 	bl	8006130 <_localeconv_r>
 8004d00:	6803      	ldr	r3, [r0, #0]
 8004d02:	4618      	mov	r0, r3
 8004d04:	9309      	str	r3, [sp, #36]	; 0x24
 8004d06:	f7fb fa23 	bl	8000150 <strlen>
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	930e      	str	r3, [sp, #56]	; 0x38
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	900a      	str	r0, [sp, #40]	; 0x28
 8004d12:	3307      	adds	r3, #7
 8004d14:	f023 0307 	bic.w	r3, r3, #7
 8004d18:	f103 0208 	add.w	r2, r3, #8
 8004d1c:	f894 8018 	ldrb.w	r8, [r4, #24]
 8004d20:	f8d4 a000 	ldr.w	sl, [r4]
 8004d24:	603a      	str	r2, [r7, #0]
 8004d26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d2a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004d2e:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 8004d32:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004d36:	930b      	str	r3, [sp, #44]	; 0x2c
 8004d38:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004d3c:	4ba6      	ldr	r3, [pc, #664]	; (8004fd8 <_printf_float+0x2ec>)
 8004d3e:	4638      	mov	r0, r7
 8004d40:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004d42:	f7fb fe63 	bl	8000a0c <__aeabi_dcmpun>
 8004d46:	bb68      	cbnz	r0, 8004da4 <_printf_float+0xb8>
 8004d48:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004d4c:	4ba2      	ldr	r3, [pc, #648]	; (8004fd8 <_printf_float+0x2ec>)
 8004d4e:	4638      	mov	r0, r7
 8004d50:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004d52:	f7fb fe3d 	bl	80009d0 <__aeabi_dcmple>
 8004d56:	bb28      	cbnz	r0, 8004da4 <_printf_float+0xb8>
 8004d58:	2200      	movs	r2, #0
 8004d5a:	2300      	movs	r3, #0
 8004d5c:	4638      	mov	r0, r7
 8004d5e:	4649      	mov	r1, r9
 8004d60:	f7fb fe2c 	bl	80009bc <__aeabi_dcmplt>
 8004d64:	b110      	cbz	r0, 8004d6c <_printf_float+0x80>
 8004d66:	232d      	movs	r3, #45	; 0x2d
 8004d68:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004d6c:	4f9b      	ldr	r7, [pc, #620]	; (8004fdc <_printf_float+0x2f0>)
 8004d6e:	4b9c      	ldr	r3, [pc, #624]	; (8004fe0 <_printf_float+0x2f4>)
 8004d70:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004d74:	bf98      	it	ls
 8004d76:	461f      	movls	r7, r3
 8004d78:	2303      	movs	r3, #3
 8004d7a:	f04f 0900 	mov.w	r9, #0
 8004d7e:	6123      	str	r3, [r4, #16]
 8004d80:	f02a 0304 	bic.w	r3, sl, #4
 8004d84:	6023      	str	r3, [r4, #0]
 8004d86:	9600      	str	r6, [sp, #0]
 8004d88:	465b      	mov	r3, fp
 8004d8a:	aa0f      	add	r2, sp, #60	; 0x3c
 8004d8c:	4621      	mov	r1, r4
 8004d8e:	4628      	mov	r0, r5
 8004d90:	f000 f9e2 	bl	8005158 <_printf_common>
 8004d94:	3001      	adds	r0, #1
 8004d96:	f040 8090 	bne.w	8004eba <_printf_float+0x1ce>
 8004d9a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004d9e:	b011      	add	sp, #68	; 0x44
 8004da0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004da4:	463a      	mov	r2, r7
 8004da6:	464b      	mov	r3, r9
 8004da8:	4638      	mov	r0, r7
 8004daa:	4649      	mov	r1, r9
 8004dac:	f7fb fe2e 	bl	8000a0c <__aeabi_dcmpun>
 8004db0:	b110      	cbz	r0, 8004db8 <_printf_float+0xcc>
 8004db2:	4f8c      	ldr	r7, [pc, #560]	; (8004fe4 <_printf_float+0x2f8>)
 8004db4:	4b8c      	ldr	r3, [pc, #560]	; (8004fe8 <_printf_float+0x2fc>)
 8004db6:	e7db      	b.n	8004d70 <_printf_float+0x84>
 8004db8:	6863      	ldr	r3, [r4, #4]
 8004dba:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 8004dbe:	1c59      	adds	r1, r3, #1
 8004dc0:	a80d      	add	r0, sp, #52	; 0x34
 8004dc2:	a90e      	add	r1, sp, #56	; 0x38
 8004dc4:	d140      	bne.n	8004e48 <_printf_float+0x15c>
 8004dc6:	2306      	movs	r3, #6
 8004dc8:	6063      	str	r3, [r4, #4]
 8004dca:	f04f 0c00 	mov.w	ip, #0
 8004dce:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 8004dd2:	e9cd 2301 	strd	r2, r3, [sp, #4]
 8004dd6:	6863      	ldr	r3, [r4, #4]
 8004dd8:	6022      	str	r2, [r4, #0]
 8004dda:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8004dde:	9300      	str	r3, [sp, #0]
 8004de0:	463a      	mov	r2, r7
 8004de2:	464b      	mov	r3, r9
 8004de4:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8004de8:	4628      	mov	r0, r5
 8004dea:	f7ff feed 	bl	8004bc8 <__cvt>
 8004dee:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 8004df2:	2b47      	cmp	r3, #71	; 0x47
 8004df4:	4607      	mov	r7, r0
 8004df6:	d109      	bne.n	8004e0c <_printf_float+0x120>
 8004df8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004dfa:	1cd8      	adds	r0, r3, #3
 8004dfc:	db02      	blt.n	8004e04 <_printf_float+0x118>
 8004dfe:	6862      	ldr	r2, [r4, #4]
 8004e00:	4293      	cmp	r3, r2
 8004e02:	dd47      	ble.n	8004e94 <_printf_float+0x1a8>
 8004e04:	f1a8 0802 	sub.w	r8, r8, #2
 8004e08:	fa5f f888 	uxtb.w	r8, r8
 8004e0c:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8004e10:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004e12:	d824      	bhi.n	8004e5e <_printf_float+0x172>
 8004e14:	3901      	subs	r1, #1
 8004e16:	4642      	mov	r2, r8
 8004e18:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004e1c:	910d      	str	r1, [sp, #52]	; 0x34
 8004e1e:	f7ff ff2f 	bl	8004c80 <__exponent>
 8004e22:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004e24:	4681      	mov	r9, r0
 8004e26:	1813      	adds	r3, r2, r0
 8004e28:	2a01      	cmp	r2, #1
 8004e2a:	6123      	str	r3, [r4, #16]
 8004e2c:	dc02      	bgt.n	8004e34 <_printf_float+0x148>
 8004e2e:	6822      	ldr	r2, [r4, #0]
 8004e30:	07d1      	lsls	r1, r2, #31
 8004e32:	d501      	bpl.n	8004e38 <_printf_float+0x14c>
 8004e34:	3301      	adds	r3, #1
 8004e36:	6123      	str	r3, [r4, #16]
 8004e38:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d0a2      	beq.n	8004d86 <_printf_float+0x9a>
 8004e40:	232d      	movs	r3, #45	; 0x2d
 8004e42:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e46:	e79e      	b.n	8004d86 <_printf_float+0x9a>
 8004e48:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8004e4c:	f000 816e 	beq.w	800512c <_printf_float+0x440>
 8004e50:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004e54:	d1b9      	bne.n	8004dca <_printf_float+0xde>
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d1b7      	bne.n	8004dca <_printf_float+0xde>
 8004e5a:	2301      	movs	r3, #1
 8004e5c:	e7b4      	b.n	8004dc8 <_printf_float+0xdc>
 8004e5e:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 8004e62:	d119      	bne.n	8004e98 <_printf_float+0x1ac>
 8004e64:	2900      	cmp	r1, #0
 8004e66:	6863      	ldr	r3, [r4, #4]
 8004e68:	dd0c      	ble.n	8004e84 <_printf_float+0x198>
 8004e6a:	6121      	str	r1, [r4, #16]
 8004e6c:	b913      	cbnz	r3, 8004e74 <_printf_float+0x188>
 8004e6e:	6822      	ldr	r2, [r4, #0]
 8004e70:	07d2      	lsls	r2, r2, #31
 8004e72:	d502      	bpl.n	8004e7a <_printf_float+0x18e>
 8004e74:	3301      	adds	r3, #1
 8004e76:	440b      	add	r3, r1
 8004e78:	6123      	str	r3, [r4, #16]
 8004e7a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004e7c:	f04f 0900 	mov.w	r9, #0
 8004e80:	65a3      	str	r3, [r4, #88]	; 0x58
 8004e82:	e7d9      	b.n	8004e38 <_printf_float+0x14c>
 8004e84:	b913      	cbnz	r3, 8004e8c <_printf_float+0x1a0>
 8004e86:	6822      	ldr	r2, [r4, #0]
 8004e88:	07d0      	lsls	r0, r2, #31
 8004e8a:	d501      	bpl.n	8004e90 <_printf_float+0x1a4>
 8004e8c:	3302      	adds	r3, #2
 8004e8e:	e7f3      	b.n	8004e78 <_printf_float+0x18c>
 8004e90:	2301      	movs	r3, #1
 8004e92:	e7f1      	b.n	8004e78 <_printf_float+0x18c>
 8004e94:	f04f 0867 	mov.w	r8, #103	; 0x67
 8004e98:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8004e9c:	4293      	cmp	r3, r2
 8004e9e:	db05      	blt.n	8004eac <_printf_float+0x1c0>
 8004ea0:	6822      	ldr	r2, [r4, #0]
 8004ea2:	6123      	str	r3, [r4, #16]
 8004ea4:	07d1      	lsls	r1, r2, #31
 8004ea6:	d5e8      	bpl.n	8004e7a <_printf_float+0x18e>
 8004ea8:	3301      	adds	r3, #1
 8004eaa:	e7e5      	b.n	8004e78 <_printf_float+0x18c>
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	bfcc      	ite	gt
 8004eb0:	2301      	movgt	r3, #1
 8004eb2:	f1c3 0302 	rsble	r3, r3, #2
 8004eb6:	4413      	add	r3, r2
 8004eb8:	e7de      	b.n	8004e78 <_printf_float+0x18c>
 8004eba:	6823      	ldr	r3, [r4, #0]
 8004ebc:	055a      	lsls	r2, r3, #21
 8004ebe:	d407      	bmi.n	8004ed0 <_printf_float+0x1e4>
 8004ec0:	6923      	ldr	r3, [r4, #16]
 8004ec2:	463a      	mov	r2, r7
 8004ec4:	4659      	mov	r1, fp
 8004ec6:	4628      	mov	r0, r5
 8004ec8:	47b0      	blx	r6
 8004eca:	3001      	adds	r0, #1
 8004ecc:	d129      	bne.n	8004f22 <_printf_float+0x236>
 8004ece:	e764      	b.n	8004d9a <_printf_float+0xae>
 8004ed0:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8004ed4:	f240 80d7 	bls.w	8005086 <_printf_float+0x39a>
 8004ed8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004edc:	2200      	movs	r2, #0
 8004ede:	2300      	movs	r3, #0
 8004ee0:	f7fb fd62 	bl	80009a8 <__aeabi_dcmpeq>
 8004ee4:	b388      	cbz	r0, 8004f4a <_printf_float+0x25e>
 8004ee6:	2301      	movs	r3, #1
 8004ee8:	4a40      	ldr	r2, [pc, #256]	; (8004fec <_printf_float+0x300>)
 8004eea:	4659      	mov	r1, fp
 8004eec:	4628      	mov	r0, r5
 8004eee:	47b0      	blx	r6
 8004ef0:	3001      	adds	r0, #1
 8004ef2:	f43f af52 	beq.w	8004d9a <_printf_float+0xae>
 8004ef6:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004efa:	429a      	cmp	r2, r3
 8004efc:	db02      	blt.n	8004f04 <_printf_float+0x218>
 8004efe:	6823      	ldr	r3, [r4, #0]
 8004f00:	07d8      	lsls	r0, r3, #31
 8004f02:	d50e      	bpl.n	8004f22 <_printf_float+0x236>
 8004f04:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004f08:	4659      	mov	r1, fp
 8004f0a:	4628      	mov	r0, r5
 8004f0c:	47b0      	blx	r6
 8004f0e:	3001      	adds	r0, #1
 8004f10:	f43f af43 	beq.w	8004d9a <_printf_float+0xae>
 8004f14:	2700      	movs	r7, #0
 8004f16:	f104 081a 	add.w	r8, r4, #26
 8004f1a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004f1c:	3b01      	subs	r3, #1
 8004f1e:	42bb      	cmp	r3, r7
 8004f20:	dc09      	bgt.n	8004f36 <_printf_float+0x24a>
 8004f22:	6823      	ldr	r3, [r4, #0]
 8004f24:	079f      	lsls	r7, r3, #30
 8004f26:	f100 80fd 	bmi.w	8005124 <_printf_float+0x438>
 8004f2a:	68e0      	ldr	r0, [r4, #12]
 8004f2c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004f2e:	4298      	cmp	r0, r3
 8004f30:	bfb8      	it	lt
 8004f32:	4618      	movlt	r0, r3
 8004f34:	e733      	b.n	8004d9e <_printf_float+0xb2>
 8004f36:	2301      	movs	r3, #1
 8004f38:	4642      	mov	r2, r8
 8004f3a:	4659      	mov	r1, fp
 8004f3c:	4628      	mov	r0, r5
 8004f3e:	47b0      	blx	r6
 8004f40:	3001      	adds	r0, #1
 8004f42:	f43f af2a 	beq.w	8004d9a <_printf_float+0xae>
 8004f46:	3701      	adds	r7, #1
 8004f48:	e7e7      	b.n	8004f1a <_printf_float+0x22e>
 8004f4a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	dc2b      	bgt.n	8004fa8 <_printf_float+0x2bc>
 8004f50:	2301      	movs	r3, #1
 8004f52:	4a26      	ldr	r2, [pc, #152]	; (8004fec <_printf_float+0x300>)
 8004f54:	4659      	mov	r1, fp
 8004f56:	4628      	mov	r0, r5
 8004f58:	47b0      	blx	r6
 8004f5a:	3001      	adds	r0, #1
 8004f5c:	f43f af1d 	beq.w	8004d9a <_printf_float+0xae>
 8004f60:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004f62:	b923      	cbnz	r3, 8004f6e <_printf_float+0x282>
 8004f64:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004f66:	b913      	cbnz	r3, 8004f6e <_printf_float+0x282>
 8004f68:	6823      	ldr	r3, [r4, #0]
 8004f6a:	07d9      	lsls	r1, r3, #31
 8004f6c:	d5d9      	bpl.n	8004f22 <_printf_float+0x236>
 8004f6e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004f72:	4659      	mov	r1, fp
 8004f74:	4628      	mov	r0, r5
 8004f76:	47b0      	blx	r6
 8004f78:	3001      	adds	r0, #1
 8004f7a:	f43f af0e 	beq.w	8004d9a <_printf_float+0xae>
 8004f7e:	f04f 0800 	mov.w	r8, #0
 8004f82:	f104 091a 	add.w	r9, r4, #26
 8004f86:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004f88:	425b      	negs	r3, r3
 8004f8a:	4543      	cmp	r3, r8
 8004f8c:	dc01      	bgt.n	8004f92 <_printf_float+0x2a6>
 8004f8e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004f90:	e797      	b.n	8004ec2 <_printf_float+0x1d6>
 8004f92:	2301      	movs	r3, #1
 8004f94:	464a      	mov	r2, r9
 8004f96:	4659      	mov	r1, fp
 8004f98:	4628      	mov	r0, r5
 8004f9a:	47b0      	blx	r6
 8004f9c:	3001      	adds	r0, #1
 8004f9e:	f43f aefc 	beq.w	8004d9a <_printf_float+0xae>
 8004fa2:	f108 0801 	add.w	r8, r8, #1
 8004fa6:	e7ee      	b.n	8004f86 <_printf_float+0x29a>
 8004fa8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004faa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004fac:	429a      	cmp	r2, r3
 8004fae:	bfa8      	it	ge
 8004fb0:	461a      	movge	r2, r3
 8004fb2:	2a00      	cmp	r2, #0
 8004fb4:	4690      	mov	r8, r2
 8004fb6:	dd07      	ble.n	8004fc8 <_printf_float+0x2dc>
 8004fb8:	4613      	mov	r3, r2
 8004fba:	4659      	mov	r1, fp
 8004fbc:	463a      	mov	r2, r7
 8004fbe:	4628      	mov	r0, r5
 8004fc0:	47b0      	blx	r6
 8004fc2:	3001      	adds	r0, #1
 8004fc4:	f43f aee9 	beq.w	8004d9a <_printf_float+0xae>
 8004fc8:	f104 031a 	add.w	r3, r4, #26
 8004fcc:	f04f 0a00 	mov.w	sl, #0
 8004fd0:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 8004fd4:	930b      	str	r3, [sp, #44]	; 0x2c
 8004fd6:	e015      	b.n	8005004 <_printf_float+0x318>
 8004fd8:	7fefffff 	.word	0x7fefffff
 8004fdc:	08006ed8 	.word	0x08006ed8
 8004fe0:	08006ed4 	.word	0x08006ed4
 8004fe4:	08006ee0 	.word	0x08006ee0
 8004fe8:	08006edc 	.word	0x08006edc
 8004fec:	08006ee4 	.word	0x08006ee4
 8004ff0:	2301      	movs	r3, #1
 8004ff2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004ff4:	4659      	mov	r1, fp
 8004ff6:	4628      	mov	r0, r5
 8004ff8:	47b0      	blx	r6
 8004ffa:	3001      	adds	r0, #1
 8004ffc:	f43f aecd 	beq.w	8004d9a <_printf_float+0xae>
 8005000:	f10a 0a01 	add.w	sl, sl, #1
 8005004:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8005008:	eba9 0308 	sub.w	r3, r9, r8
 800500c:	4553      	cmp	r3, sl
 800500e:	dcef      	bgt.n	8004ff0 <_printf_float+0x304>
 8005010:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005014:	429a      	cmp	r2, r3
 8005016:	444f      	add	r7, r9
 8005018:	db14      	blt.n	8005044 <_printf_float+0x358>
 800501a:	6823      	ldr	r3, [r4, #0]
 800501c:	07da      	lsls	r2, r3, #31
 800501e:	d411      	bmi.n	8005044 <_printf_float+0x358>
 8005020:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005022:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005024:	eba3 0209 	sub.w	r2, r3, r9
 8005028:	eba3 0901 	sub.w	r9, r3, r1
 800502c:	4591      	cmp	r9, r2
 800502e:	bfa8      	it	ge
 8005030:	4691      	movge	r9, r2
 8005032:	f1b9 0f00 	cmp.w	r9, #0
 8005036:	dc0d      	bgt.n	8005054 <_printf_float+0x368>
 8005038:	2700      	movs	r7, #0
 800503a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800503e:	f104 081a 	add.w	r8, r4, #26
 8005042:	e018      	b.n	8005076 <_printf_float+0x38a>
 8005044:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005048:	4659      	mov	r1, fp
 800504a:	4628      	mov	r0, r5
 800504c:	47b0      	blx	r6
 800504e:	3001      	adds	r0, #1
 8005050:	d1e6      	bne.n	8005020 <_printf_float+0x334>
 8005052:	e6a2      	b.n	8004d9a <_printf_float+0xae>
 8005054:	464b      	mov	r3, r9
 8005056:	463a      	mov	r2, r7
 8005058:	4659      	mov	r1, fp
 800505a:	4628      	mov	r0, r5
 800505c:	47b0      	blx	r6
 800505e:	3001      	adds	r0, #1
 8005060:	d1ea      	bne.n	8005038 <_printf_float+0x34c>
 8005062:	e69a      	b.n	8004d9a <_printf_float+0xae>
 8005064:	2301      	movs	r3, #1
 8005066:	4642      	mov	r2, r8
 8005068:	4659      	mov	r1, fp
 800506a:	4628      	mov	r0, r5
 800506c:	47b0      	blx	r6
 800506e:	3001      	adds	r0, #1
 8005070:	f43f ae93 	beq.w	8004d9a <_printf_float+0xae>
 8005074:	3701      	adds	r7, #1
 8005076:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800507a:	1a9b      	subs	r3, r3, r2
 800507c:	eba3 0309 	sub.w	r3, r3, r9
 8005080:	42bb      	cmp	r3, r7
 8005082:	dcef      	bgt.n	8005064 <_printf_float+0x378>
 8005084:	e74d      	b.n	8004f22 <_printf_float+0x236>
 8005086:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005088:	2a01      	cmp	r2, #1
 800508a:	dc01      	bgt.n	8005090 <_printf_float+0x3a4>
 800508c:	07db      	lsls	r3, r3, #31
 800508e:	d538      	bpl.n	8005102 <_printf_float+0x416>
 8005090:	2301      	movs	r3, #1
 8005092:	463a      	mov	r2, r7
 8005094:	4659      	mov	r1, fp
 8005096:	4628      	mov	r0, r5
 8005098:	47b0      	blx	r6
 800509a:	3001      	adds	r0, #1
 800509c:	f43f ae7d 	beq.w	8004d9a <_printf_float+0xae>
 80050a0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80050a4:	4659      	mov	r1, fp
 80050a6:	4628      	mov	r0, r5
 80050a8:	47b0      	blx	r6
 80050aa:	3001      	adds	r0, #1
 80050ac:	f107 0701 	add.w	r7, r7, #1
 80050b0:	f43f ae73 	beq.w	8004d9a <_printf_float+0xae>
 80050b4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80050b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80050ba:	2200      	movs	r2, #0
 80050bc:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80050c0:	2300      	movs	r3, #0
 80050c2:	f7fb fc71 	bl	80009a8 <__aeabi_dcmpeq>
 80050c6:	b9c0      	cbnz	r0, 80050fa <_printf_float+0x40e>
 80050c8:	4643      	mov	r3, r8
 80050ca:	463a      	mov	r2, r7
 80050cc:	4659      	mov	r1, fp
 80050ce:	4628      	mov	r0, r5
 80050d0:	47b0      	blx	r6
 80050d2:	3001      	adds	r0, #1
 80050d4:	d10d      	bne.n	80050f2 <_printf_float+0x406>
 80050d6:	e660      	b.n	8004d9a <_printf_float+0xae>
 80050d8:	2301      	movs	r3, #1
 80050da:	4642      	mov	r2, r8
 80050dc:	4659      	mov	r1, fp
 80050de:	4628      	mov	r0, r5
 80050e0:	47b0      	blx	r6
 80050e2:	3001      	adds	r0, #1
 80050e4:	f43f ae59 	beq.w	8004d9a <_printf_float+0xae>
 80050e8:	3701      	adds	r7, #1
 80050ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80050ec:	3b01      	subs	r3, #1
 80050ee:	42bb      	cmp	r3, r7
 80050f0:	dcf2      	bgt.n	80050d8 <_printf_float+0x3ec>
 80050f2:	464b      	mov	r3, r9
 80050f4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80050f8:	e6e4      	b.n	8004ec4 <_printf_float+0x1d8>
 80050fa:	2700      	movs	r7, #0
 80050fc:	f104 081a 	add.w	r8, r4, #26
 8005100:	e7f3      	b.n	80050ea <_printf_float+0x3fe>
 8005102:	2301      	movs	r3, #1
 8005104:	e7e1      	b.n	80050ca <_printf_float+0x3de>
 8005106:	2301      	movs	r3, #1
 8005108:	4642      	mov	r2, r8
 800510a:	4659      	mov	r1, fp
 800510c:	4628      	mov	r0, r5
 800510e:	47b0      	blx	r6
 8005110:	3001      	adds	r0, #1
 8005112:	f43f ae42 	beq.w	8004d9a <_printf_float+0xae>
 8005116:	3701      	adds	r7, #1
 8005118:	68e3      	ldr	r3, [r4, #12]
 800511a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800511c:	1a9b      	subs	r3, r3, r2
 800511e:	42bb      	cmp	r3, r7
 8005120:	dcf1      	bgt.n	8005106 <_printf_float+0x41a>
 8005122:	e702      	b.n	8004f2a <_printf_float+0x23e>
 8005124:	2700      	movs	r7, #0
 8005126:	f104 0819 	add.w	r8, r4, #25
 800512a:	e7f5      	b.n	8005118 <_printf_float+0x42c>
 800512c:	2b00      	cmp	r3, #0
 800512e:	f43f ae94 	beq.w	8004e5a <_printf_float+0x16e>
 8005132:	f04f 0c00 	mov.w	ip, #0
 8005136:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 800513a:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 800513e:	6022      	str	r2, [r4, #0]
 8005140:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8005144:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8005148:	9300      	str	r3, [sp, #0]
 800514a:	463a      	mov	r2, r7
 800514c:	464b      	mov	r3, r9
 800514e:	4628      	mov	r0, r5
 8005150:	f7ff fd3a 	bl	8004bc8 <__cvt>
 8005154:	4607      	mov	r7, r0
 8005156:	e64f      	b.n	8004df8 <_printf_float+0x10c>

08005158 <_printf_common>:
 8005158:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800515c:	4691      	mov	r9, r2
 800515e:	461f      	mov	r7, r3
 8005160:	688a      	ldr	r2, [r1, #8]
 8005162:	690b      	ldr	r3, [r1, #16]
 8005164:	4606      	mov	r6, r0
 8005166:	4293      	cmp	r3, r2
 8005168:	bfb8      	it	lt
 800516a:	4613      	movlt	r3, r2
 800516c:	f8c9 3000 	str.w	r3, [r9]
 8005170:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005174:	460c      	mov	r4, r1
 8005176:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800517a:	b112      	cbz	r2, 8005182 <_printf_common+0x2a>
 800517c:	3301      	adds	r3, #1
 800517e:	f8c9 3000 	str.w	r3, [r9]
 8005182:	6823      	ldr	r3, [r4, #0]
 8005184:	0699      	lsls	r1, r3, #26
 8005186:	bf42      	ittt	mi
 8005188:	f8d9 3000 	ldrmi.w	r3, [r9]
 800518c:	3302      	addmi	r3, #2
 800518e:	f8c9 3000 	strmi.w	r3, [r9]
 8005192:	6825      	ldr	r5, [r4, #0]
 8005194:	f015 0506 	ands.w	r5, r5, #6
 8005198:	d107      	bne.n	80051aa <_printf_common+0x52>
 800519a:	f104 0a19 	add.w	sl, r4, #25
 800519e:	68e3      	ldr	r3, [r4, #12]
 80051a0:	f8d9 2000 	ldr.w	r2, [r9]
 80051a4:	1a9b      	subs	r3, r3, r2
 80051a6:	42ab      	cmp	r3, r5
 80051a8:	dc29      	bgt.n	80051fe <_printf_common+0xa6>
 80051aa:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80051ae:	6822      	ldr	r2, [r4, #0]
 80051b0:	3300      	adds	r3, #0
 80051b2:	bf18      	it	ne
 80051b4:	2301      	movne	r3, #1
 80051b6:	0692      	lsls	r2, r2, #26
 80051b8:	d42e      	bmi.n	8005218 <_printf_common+0xc0>
 80051ba:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80051be:	4639      	mov	r1, r7
 80051c0:	4630      	mov	r0, r6
 80051c2:	47c0      	blx	r8
 80051c4:	3001      	adds	r0, #1
 80051c6:	d021      	beq.n	800520c <_printf_common+0xb4>
 80051c8:	6823      	ldr	r3, [r4, #0]
 80051ca:	68e5      	ldr	r5, [r4, #12]
 80051cc:	f003 0306 	and.w	r3, r3, #6
 80051d0:	2b04      	cmp	r3, #4
 80051d2:	bf18      	it	ne
 80051d4:	2500      	movne	r5, #0
 80051d6:	f8d9 2000 	ldr.w	r2, [r9]
 80051da:	f04f 0900 	mov.w	r9, #0
 80051de:	bf08      	it	eq
 80051e0:	1aad      	subeq	r5, r5, r2
 80051e2:	68a3      	ldr	r3, [r4, #8]
 80051e4:	6922      	ldr	r2, [r4, #16]
 80051e6:	bf08      	it	eq
 80051e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80051ec:	4293      	cmp	r3, r2
 80051ee:	bfc4      	itt	gt
 80051f0:	1a9b      	subgt	r3, r3, r2
 80051f2:	18ed      	addgt	r5, r5, r3
 80051f4:	341a      	adds	r4, #26
 80051f6:	454d      	cmp	r5, r9
 80051f8:	d11a      	bne.n	8005230 <_printf_common+0xd8>
 80051fa:	2000      	movs	r0, #0
 80051fc:	e008      	b.n	8005210 <_printf_common+0xb8>
 80051fe:	2301      	movs	r3, #1
 8005200:	4652      	mov	r2, sl
 8005202:	4639      	mov	r1, r7
 8005204:	4630      	mov	r0, r6
 8005206:	47c0      	blx	r8
 8005208:	3001      	adds	r0, #1
 800520a:	d103      	bne.n	8005214 <_printf_common+0xbc>
 800520c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005210:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005214:	3501      	adds	r5, #1
 8005216:	e7c2      	b.n	800519e <_printf_common+0x46>
 8005218:	2030      	movs	r0, #48	; 0x30
 800521a:	18e1      	adds	r1, r4, r3
 800521c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005220:	1c5a      	adds	r2, r3, #1
 8005222:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005226:	4422      	add	r2, r4
 8005228:	3302      	adds	r3, #2
 800522a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800522e:	e7c4      	b.n	80051ba <_printf_common+0x62>
 8005230:	2301      	movs	r3, #1
 8005232:	4622      	mov	r2, r4
 8005234:	4639      	mov	r1, r7
 8005236:	4630      	mov	r0, r6
 8005238:	47c0      	blx	r8
 800523a:	3001      	adds	r0, #1
 800523c:	d0e6      	beq.n	800520c <_printf_common+0xb4>
 800523e:	f109 0901 	add.w	r9, r9, #1
 8005242:	e7d8      	b.n	80051f6 <_printf_common+0x9e>

08005244 <_printf_i>:
 8005244:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005248:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800524c:	460c      	mov	r4, r1
 800524e:	7e09      	ldrb	r1, [r1, #24]
 8005250:	b085      	sub	sp, #20
 8005252:	296e      	cmp	r1, #110	; 0x6e
 8005254:	4617      	mov	r7, r2
 8005256:	4606      	mov	r6, r0
 8005258:	4698      	mov	r8, r3
 800525a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800525c:	f000 80b3 	beq.w	80053c6 <_printf_i+0x182>
 8005260:	d822      	bhi.n	80052a8 <_printf_i+0x64>
 8005262:	2963      	cmp	r1, #99	; 0x63
 8005264:	d036      	beq.n	80052d4 <_printf_i+0x90>
 8005266:	d80a      	bhi.n	800527e <_printf_i+0x3a>
 8005268:	2900      	cmp	r1, #0
 800526a:	f000 80b9 	beq.w	80053e0 <_printf_i+0x19c>
 800526e:	2958      	cmp	r1, #88	; 0x58
 8005270:	f000 8083 	beq.w	800537a <_printf_i+0x136>
 8005274:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005278:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800527c:	e032      	b.n	80052e4 <_printf_i+0xa0>
 800527e:	2964      	cmp	r1, #100	; 0x64
 8005280:	d001      	beq.n	8005286 <_printf_i+0x42>
 8005282:	2969      	cmp	r1, #105	; 0x69
 8005284:	d1f6      	bne.n	8005274 <_printf_i+0x30>
 8005286:	6820      	ldr	r0, [r4, #0]
 8005288:	6813      	ldr	r3, [r2, #0]
 800528a:	0605      	lsls	r5, r0, #24
 800528c:	f103 0104 	add.w	r1, r3, #4
 8005290:	d52a      	bpl.n	80052e8 <_printf_i+0xa4>
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	6011      	str	r1, [r2, #0]
 8005296:	2b00      	cmp	r3, #0
 8005298:	da03      	bge.n	80052a2 <_printf_i+0x5e>
 800529a:	222d      	movs	r2, #45	; 0x2d
 800529c:	425b      	negs	r3, r3
 800529e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80052a2:	486f      	ldr	r0, [pc, #444]	; (8005460 <_printf_i+0x21c>)
 80052a4:	220a      	movs	r2, #10
 80052a6:	e039      	b.n	800531c <_printf_i+0xd8>
 80052a8:	2973      	cmp	r1, #115	; 0x73
 80052aa:	f000 809d 	beq.w	80053e8 <_printf_i+0x1a4>
 80052ae:	d808      	bhi.n	80052c2 <_printf_i+0x7e>
 80052b0:	296f      	cmp	r1, #111	; 0x6f
 80052b2:	d020      	beq.n	80052f6 <_printf_i+0xb2>
 80052b4:	2970      	cmp	r1, #112	; 0x70
 80052b6:	d1dd      	bne.n	8005274 <_printf_i+0x30>
 80052b8:	6823      	ldr	r3, [r4, #0]
 80052ba:	f043 0320 	orr.w	r3, r3, #32
 80052be:	6023      	str	r3, [r4, #0]
 80052c0:	e003      	b.n	80052ca <_printf_i+0x86>
 80052c2:	2975      	cmp	r1, #117	; 0x75
 80052c4:	d017      	beq.n	80052f6 <_printf_i+0xb2>
 80052c6:	2978      	cmp	r1, #120	; 0x78
 80052c8:	d1d4      	bne.n	8005274 <_printf_i+0x30>
 80052ca:	2378      	movs	r3, #120	; 0x78
 80052cc:	4865      	ldr	r0, [pc, #404]	; (8005464 <_printf_i+0x220>)
 80052ce:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80052d2:	e055      	b.n	8005380 <_printf_i+0x13c>
 80052d4:	6813      	ldr	r3, [r2, #0]
 80052d6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80052da:	1d19      	adds	r1, r3, #4
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	6011      	str	r1, [r2, #0]
 80052e0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80052e4:	2301      	movs	r3, #1
 80052e6:	e08c      	b.n	8005402 <_printf_i+0x1be>
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f010 0f40 	tst.w	r0, #64	; 0x40
 80052ee:	6011      	str	r1, [r2, #0]
 80052f0:	bf18      	it	ne
 80052f2:	b21b      	sxthne	r3, r3
 80052f4:	e7cf      	b.n	8005296 <_printf_i+0x52>
 80052f6:	6813      	ldr	r3, [r2, #0]
 80052f8:	6825      	ldr	r5, [r4, #0]
 80052fa:	1d18      	adds	r0, r3, #4
 80052fc:	6010      	str	r0, [r2, #0]
 80052fe:	0628      	lsls	r0, r5, #24
 8005300:	d501      	bpl.n	8005306 <_printf_i+0xc2>
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	e002      	b.n	800530c <_printf_i+0xc8>
 8005306:	0668      	lsls	r0, r5, #25
 8005308:	d5fb      	bpl.n	8005302 <_printf_i+0xbe>
 800530a:	881b      	ldrh	r3, [r3, #0]
 800530c:	296f      	cmp	r1, #111	; 0x6f
 800530e:	bf14      	ite	ne
 8005310:	220a      	movne	r2, #10
 8005312:	2208      	moveq	r2, #8
 8005314:	4852      	ldr	r0, [pc, #328]	; (8005460 <_printf_i+0x21c>)
 8005316:	2100      	movs	r1, #0
 8005318:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800531c:	6865      	ldr	r5, [r4, #4]
 800531e:	2d00      	cmp	r5, #0
 8005320:	60a5      	str	r5, [r4, #8]
 8005322:	f2c0 8095 	blt.w	8005450 <_printf_i+0x20c>
 8005326:	6821      	ldr	r1, [r4, #0]
 8005328:	f021 0104 	bic.w	r1, r1, #4
 800532c:	6021      	str	r1, [r4, #0]
 800532e:	2b00      	cmp	r3, #0
 8005330:	d13d      	bne.n	80053ae <_printf_i+0x16a>
 8005332:	2d00      	cmp	r5, #0
 8005334:	f040 808e 	bne.w	8005454 <_printf_i+0x210>
 8005338:	4665      	mov	r5, ip
 800533a:	2a08      	cmp	r2, #8
 800533c:	d10b      	bne.n	8005356 <_printf_i+0x112>
 800533e:	6823      	ldr	r3, [r4, #0]
 8005340:	07db      	lsls	r3, r3, #31
 8005342:	d508      	bpl.n	8005356 <_printf_i+0x112>
 8005344:	6923      	ldr	r3, [r4, #16]
 8005346:	6862      	ldr	r2, [r4, #4]
 8005348:	429a      	cmp	r2, r3
 800534a:	bfde      	ittt	le
 800534c:	2330      	movle	r3, #48	; 0x30
 800534e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005352:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8005356:	ebac 0305 	sub.w	r3, ip, r5
 800535a:	6123      	str	r3, [r4, #16]
 800535c:	f8cd 8000 	str.w	r8, [sp]
 8005360:	463b      	mov	r3, r7
 8005362:	aa03      	add	r2, sp, #12
 8005364:	4621      	mov	r1, r4
 8005366:	4630      	mov	r0, r6
 8005368:	f7ff fef6 	bl	8005158 <_printf_common>
 800536c:	3001      	adds	r0, #1
 800536e:	d14d      	bne.n	800540c <_printf_i+0x1c8>
 8005370:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005374:	b005      	add	sp, #20
 8005376:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800537a:	4839      	ldr	r0, [pc, #228]	; (8005460 <_printf_i+0x21c>)
 800537c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8005380:	6813      	ldr	r3, [r2, #0]
 8005382:	6821      	ldr	r1, [r4, #0]
 8005384:	1d1d      	adds	r5, r3, #4
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	6015      	str	r5, [r2, #0]
 800538a:	060a      	lsls	r2, r1, #24
 800538c:	d50b      	bpl.n	80053a6 <_printf_i+0x162>
 800538e:	07ca      	lsls	r2, r1, #31
 8005390:	bf44      	itt	mi
 8005392:	f041 0120 	orrmi.w	r1, r1, #32
 8005396:	6021      	strmi	r1, [r4, #0]
 8005398:	b91b      	cbnz	r3, 80053a2 <_printf_i+0x15e>
 800539a:	6822      	ldr	r2, [r4, #0]
 800539c:	f022 0220 	bic.w	r2, r2, #32
 80053a0:	6022      	str	r2, [r4, #0]
 80053a2:	2210      	movs	r2, #16
 80053a4:	e7b7      	b.n	8005316 <_printf_i+0xd2>
 80053a6:	064d      	lsls	r5, r1, #25
 80053a8:	bf48      	it	mi
 80053aa:	b29b      	uxthmi	r3, r3
 80053ac:	e7ef      	b.n	800538e <_printf_i+0x14a>
 80053ae:	4665      	mov	r5, ip
 80053b0:	fbb3 f1f2 	udiv	r1, r3, r2
 80053b4:	fb02 3311 	mls	r3, r2, r1, r3
 80053b8:	5cc3      	ldrb	r3, [r0, r3]
 80053ba:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80053be:	460b      	mov	r3, r1
 80053c0:	2900      	cmp	r1, #0
 80053c2:	d1f5      	bne.n	80053b0 <_printf_i+0x16c>
 80053c4:	e7b9      	b.n	800533a <_printf_i+0xf6>
 80053c6:	6813      	ldr	r3, [r2, #0]
 80053c8:	6825      	ldr	r5, [r4, #0]
 80053ca:	1d18      	adds	r0, r3, #4
 80053cc:	6961      	ldr	r1, [r4, #20]
 80053ce:	6010      	str	r0, [r2, #0]
 80053d0:	0628      	lsls	r0, r5, #24
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	d501      	bpl.n	80053da <_printf_i+0x196>
 80053d6:	6019      	str	r1, [r3, #0]
 80053d8:	e002      	b.n	80053e0 <_printf_i+0x19c>
 80053da:	066a      	lsls	r2, r5, #25
 80053dc:	d5fb      	bpl.n	80053d6 <_printf_i+0x192>
 80053de:	8019      	strh	r1, [r3, #0]
 80053e0:	2300      	movs	r3, #0
 80053e2:	4665      	mov	r5, ip
 80053e4:	6123      	str	r3, [r4, #16]
 80053e6:	e7b9      	b.n	800535c <_printf_i+0x118>
 80053e8:	6813      	ldr	r3, [r2, #0]
 80053ea:	1d19      	adds	r1, r3, #4
 80053ec:	6011      	str	r1, [r2, #0]
 80053ee:	681d      	ldr	r5, [r3, #0]
 80053f0:	6862      	ldr	r2, [r4, #4]
 80053f2:	2100      	movs	r1, #0
 80053f4:	4628      	mov	r0, r5
 80053f6:	f000 feb1 	bl	800615c <memchr>
 80053fa:	b108      	cbz	r0, 8005400 <_printf_i+0x1bc>
 80053fc:	1b40      	subs	r0, r0, r5
 80053fe:	6060      	str	r0, [r4, #4]
 8005400:	6863      	ldr	r3, [r4, #4]
 8005402:	6123      	str	r3, [r4, #16]
 8005404:	2300      	movs	r3, #0
 8005406:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800540a:	e7a7      	b.n	800535c <_printf_i+0x118>
 800540c:	6923      	ldr	r3, [r4, #16]
 800540e:	462a      	mov	r2, r5
 8005410:	4639      	mov	r1, r7
 8005412:	4630      	mov	r0, r6
 8005414:	47c0      	blx	r8
 8005416:	3001      	adds	r0, #1
 8005418:	d0aa      	beq.n	8005370 <_printf_i+0x12c>
 800541a:	6823      	ldr	r3, [r4, #0]
 800541c:	079b      	lsls	r3, r3, #30
 800541e:	d413      	bmi.n	8005448 <_printf_i+0x204>
 8005420:	68e0      	ldr	r0, [r4, #12]
 8005422:	9b03      	ldr	r3, [sp, #12]
 8005424:	4298      	cmp	r0, r3
 8005426:	bfb8      	it	lt
 8005428:	4618      	movlt	r0, r3
 800542a:	e7a3      	b.n	8005374 <_printf_i+0x130>
 800542c:	2301      	movs	r3, #1
 800542e:	464a      	mov	r2, r9
 8005430:	4639      	mov	r1, r7
 8005432:	4630      	mov	r0, r6
 8005434:	47c0      	blx	r8
 8005436:	3001      	adds	r0, #1
 8005438:	d09a      	beq.n	8005370 <_printf_i+0x12c>
 800543a:	3501      	adds	r5, #1
 800543c:	68e3      	ldr	r3, [r4, #12]
 800543e:	9a03      	ldr	r2, [sp, #12]
 8005440:	1a9b      	subs	r3, r3, r2
 8005442:	42ab      	cmp	r3, r5
 8005444:	dcf2      	bgt.n	800542c <_printf_i+0x1e8>
 8005446:	e7eb      	b.n	8005420 <_printf_i+0x1dc>
 8005448:	2500      	movs	r5, #0
 800544a:	f104 0919 	add.w	r9, r4, #25
 800544e:	e7f5      	b.n	800543c <_printf_i+0x1f8>
 8005450:	2b00      	cmp	r3, #0
 8005452:	d1ac      	bne.n	80053ae <_printf_i+0x16a>
 8005454:	7803      	ldrb	r3, [r0, #0]
 8005456:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800545a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800545e:	e76c      	b.n	800533a <_printf_i+0xf6>
 8005460:	08006ee6 	.word	0x08006ee6
 8005464:	08006ef7 	.word	0x08006ef7

08005468 <siprintf>:
 8005468:	b40e      	push	{r1, r2, r3}
 800546a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800546e:	b500      	push	{lr}
 8005470:	b09c      	sub	sp, #112	; 0x70
 8005472:	ab1d      	add	r3, sp, #116	; 0x74
 8005474:	9002      	str	r0, [sp, #8]
 8005476:	9006      	str	r0, [sp, #24]
 8005478:	9107      	str	r1, [sp, #28]
 800547a:	9104      	str	r1, [sp, #16]
 800547c:	4808      	ldr	r0, [pc, #32]	; (80054a0 <siprintf+0x38>)
 800547e:	4909      	ldr	r1, [pc, #36]	; (80054a4 <siprintf+0x3c>)
 8005480:	f853 2b04 	ldr.w	r2, [r3], #4
 8005484:	9105      	str	r1, [sp, #20]
 8005486:	6800      	ldr	r0, [r0, #0]
 8005488:	a902      	add	r1, sp, #8
 800548a:	9301      	str	r3, [sp, #4]
 800548c:	f001 fa6a 	bl	8006964 <_svfiprintf_r>
 8005490:	2200      	movs	r2, #0
 8005492:	9b02      	ldr	r3, [sp, #8]
 8005494:	701a      	strb	r2, [r3, #0]
 8005496:	b01c      	add	sp, #112	; 0x70
 8005498:	f85d eb04 	ldr.w	lr, [sp], #4
 800549c:	b003      	add	sp, #12
 800549e:	4770      	bx	lr
 80054a0:	20000010 	.word	0x20000010
 80054a4:	ffff0208 	.word	0xffff0208

080054a8 <quorem>:
 80054a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054ac:	6903      	ldr	r3, [r0, #16]
 80054ae:	690c      	ldr	r4, [r1, #16]
 80054b0:	4680      	mov	r8, r0
 80054b2:	42a3      	cmp	r3, r4
 80054b4:	f2c0 8084 	blt.w	80055c0 <quorem+0x118>
 80054b8:	3c01      	subs	r4, #1
 80054ba:	f101 0714 	add.w	r7, r1, #20
 80054be:	f100 0614 	add.w	r6, r0, #20
 80054c2:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80054c6:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80054ca:	3501      	adds	r5, #1
 80054cc:	fbb0 f5f5 	udiv	r5, r0, r5
 80054d0:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80054d4:	eb06 030c 	add.w	r3, r6, ip
 80054d8:	eb07 090c 	add.w	r9, r7, ip
 80054dc:	9301      	str	r3, [sp, #4]
 80054de:	b39d      	cbz	r5, 8005548 <quorem+0xa0>
 80054e0:	f04f 0a00 	mov.w	sl, #0
 80054e4:	4638      	mov	r0, r7
 80054e6:	46b6      	mov	lr, r6
 80054e8:	46d3      	mov	fp, sl
 80054ea:	f850 2b04 	ldr.w	r2, [r0], #4
 80054ee:	b293      	uxth	r3, r2
 80054f0:	fb05 a303 	mla	r3, r5, r3, sl
 80054f4:	0c12      	lsrs	r2, r2, #16
 80054f6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80054fa:	fb05 a202 	mla	r2, r5, r2, sl
 80054fe:	b29b      	uxth	r3, r3
 8005500:	ebab 0303 	sub.w	r3, fp, r3
 8005504:	f8de b000 	ldr.w	fp, [lr]
 8005508:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800550c:	fa1f fb8b 	uxth.w	fp, fp
 8005510:	445b      	add	r3, fp
 8005512:	fa1f fb82 	uxth.w	fp, r2
 8005516:	f8de 2000 	ldr.w	r2, [lr]
 800551a:	4581      	cmp	r9, r0
 800551c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8005520:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005524:	b29b      	uxth	r3, r3
 8005526:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800552a:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800552e:	f84e 3b04 	str.w	r3, [lr], #4
 8005532:	d2da      	bcs.n	80054ea <quorem+0x42>
 8005534:	f856 300c 	ldr.w	r3, [r6, ip]
 8005538:	b933      	cbnz	r3, 8005548 <quorem+0xa0>
 800553a:	9b01      	ldr	r3, [sp, #4]
 800553c:	3b04      	subs	r3, #4
 800553e:	429e      	cmp	r6, r3
 8005540:	461a      	mov	r2, r3
 8005542:	d331      	bcc.n	80055a8 <quorem+0x100>
 8005544:	f8c8 4010 	str.w	r4, [r8, #16]
 8005548:	4640      	mov	r0, r8
 800554a:	f001 f835 	bl	80065b8 <__mcmp>
 800554e:	2800      	cmp	r0, #0
 8005550:	db26      	blt.n	80055a0 <quorem+0xf8>
 8005552:	4630      	mov	r0, r6
 8005554:	f04f 0c00 	mov.w	ip, #0
 8005558:	3501      	adds	r5, #1
 800555a:	f857 1b04 	ldr.w	r1, [r7], #4
 800555e:	f8d0 e000 	ldr.w	lr, [r0]
 8005562:	b28b      	uxth	r3, r1
 8005564:	ebac 0303 	sub.w	r3, ip, r3
 8005568:	fa1f f28e 	uxth.w	r2, lr
 800556c:	4413      	add	r3, r2
 800556e:	0c0a      	lsrs	r2, r1, #16
 8005570:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005574:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005578:	b29b      	uxth	r3, r3
 800557a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800557e:	45b9      	cmp	r9, r7
 8005580:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005584:	f840 3b04 	str.w	r3, [r0], #4
 8005588:	d2e7      	bcs.n	800555a <quorem+0xb2>
 800558a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800558e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8005592:	b92a      	cbnz	r2, 80055a0 <quorem+0xf8>
 8005594:	3b04      	subs	r3, #4
 8005596:	429e      	cmp	r6, r3
 8005598:	461a      	mov	r2, r3
 800559a:	d30b      	bcc.n	80055b4 <quorem+0x10c>
 800559c:	f8c8 4010 	str.w	r4, [r8, #16]
 80055a0:	4628      	mov	r0, r5
 80055a2:	b003      	add	sp, #12
 80055a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055a8:	6812      	ldr	r2, [r2, #0]
 80055aa:	3b04      	subs	r3, #4
 80055ac:	2a00      	cmp	r2, #0
 80055ae:	d1c9      	bne.n	8005544 <quorem+0x9c>
 80055b0:	3c01      	subs	r4, #1
 80055b2:	e7c4      	b.n	800553e <quorem+0x96>
 80055b4:	6812      	ldr	r2, [r2, #0]
 80055b6:	3b04      	subs	r3, #4
 80055b8:	2a00      	cmp	r2, #0
 80055ba:	d1ef      	bne.n	800559c <quorem+0xf4>
 80055bc:	3c01      	subs	r4, #1
 80055be:	e7ea      	b.n	8005596 <quorem+0xee>
 80055c0:	2000      	movs	r0, #0
 80055c2:	e7ee      	b.n	80055a2 <quorem+0xfa>
 80055c4:	0000      	movs	r0, r0
	...

080055c8 <_dtoa_r>:
 80055c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055cc:	4616      	mov	r6, r2
 80055ce:	461f      	mov	r7, r3
 80055d0:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80055d2:	b095      	sub	sp, #84	; 0x54
 80055d4:	4604      	mov	r4, r0
 80055d6:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 80055da:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80055de:	b93d      	cbnz	r5, 80055f0 <_dtoa_r+0x28>
 80055e0:	2010      	movs	r0, #16
 80055e2:	f000 fdb3 	bl	800614c <malloc>
 80055e6:	6260      	str	r0, [r4, #36]	; 0x24
 80055e8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80055ec:	6005      	str	r5, [r0, #0]
 80055ee:	60c5      	str	r5, [r0, #12]
 80055f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80055f2:	6819      	ldr	r1, [r3, #0]
 80055f4:	b151      	cbz	r1, 800560c <_dtoa_r+0x44>
 80055f6:	685a      	ldr	r2, [r3, #4]
 80055f8:	2301      	movs	r3, #1
 80055fa:	4093      	lsls	r3, r2
 80055fc:	604a      	str	r2, [r1, #4]
 80055fe:	608b      	str	r3, [r1, #8]
 8005600:	4620      	mov	r0, r4
 8005602:	f000 fdf8 	bl	80061f6 <_Bfree>
 8005606:	2200      	movs	r2, #0
 8005608:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800560a:	601a      	str	r2, [r3, #0]
 800560c:	1e3b      	subs	r3, r7, #0
 800560e:	bfaf      	iteee	ge
 8005610:	2300      	movge	r3, #0
 8005612:	2201      	movlt	r2, #1
 8005614:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005618:	9303      	strlt	r3, [sp, #12]
 800561a:	bfac      	ite	ge
 800561c:	f8c8 3000 	strge.w	r3, [r8]
 8005620:	f8c8 2000 	strlt.w	r2, [r8]
 8005624:	4bae      	ldr	r3, [pc, #696]	; (80058e0 <_dtoa_r+0x318>)
 8005626:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800562a:	ea33 0308 	bics.w	r3, r3, r8
 800562e:	d11b      	bne.n	8005668 <_dtoa_r+0xa0>
 8005630:	f242 730f 	movw	r3, #9999	; 0x270f
 8005634:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005636:	6013      	str	r3, [r2, #0]
 8005638:	9b02      	ldr	r3, [sp, #8]
 800563a:	b923      	cbnz	r3, 8005646 <_dtoa_r+0x7e>
 800563c:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8005640:	2800      	cmp	r0, #0
 8005642:	f000 8545 	beq.w	80060d0 <_dtoa_r+0xb08>
 8005646:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005648:	b953      	cbnz	r3, 8005660 <_dtoa_r+0x98>
 800564a:	4ba6      	ldr	r3, [pc, #664]	; (80058e4 <_dtoa_r+0x31c>)
 800564c:	e021      	b.n	8005692 <_dtoa_r+0xca>
 800564e:	4ba6      	ldr	r3, [pc, #664]	; (80058e8 <_dtoa_r+0x320>)
 8005650:	9306      	str	r3, [sp, #24]
 8005652:	3308      	adds	r3, #8
 8005654:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005656:	6013      	str	r3, [r2, #0]
 8005658:	9806      	ldr	r0, [sp, #24]
 800565a:	b015      	add	sp, #84	; 0x54
 800565c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005660:	4ba0      	ldr	r3, [pc, #640]	; (80058e4 <_dtoa_r+0x31c>)
 8005662:	9306      	str	r3, [sp, #24]
 8005664:	3303      	adds	r3, #3
 8005666:	e7f5      	b.n	8005654 <_dtoa_r+0x8c>
 8005668:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800566c:	2200      	movs	r2, #0
 800566e:	2300      	movs	r3, #0
 8005670:	4630      	mov	r0, r6
 8005672:	4639      	mov	r1, r7
 8005674:	f7fb f998 	bl	80009a8 <__aeabi_dcmpeq>
 8005678:	4682      	mov	sl, r0
 800567a:	b160      	cbz	r0, 8005696 <_dtoa_r+0xce>
 800567c:	2301      	movs	r3, #1
 800567e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005680:	6013      	str	r3, [r2, #0]
 8005682:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005684:	2b00      	cmp	r3, #0
 8005686:	f000 8520 	beq.w	80060ca <_dtoa_r+0xb02>
 800568a:	4b98      	ldr	r3, [pc, #608]	; (80058ec <_dtoa_r+0x324>)
 800568c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800568e:	6013      	str	r3, [r2, #0]
 8005690:	3b01      	subs	r3, #1
 8005692:	9306      	str	r3, [sp, #24]
 8005694:	e7e0      	b.n	8005658 <_dtoa_r+0x90>
 8005696:	ab12      	add	r3, sp, #72	; 0x48
 8005698:	9301      	str	r3, [sp, #4]
 800569a:	ab13      	add	r3, sp, #76	; 0x4c
 800569c:	9300      	str	r3, [sp, #0]
 800569e:	4632      	mov	r2, r6
 80056a0:	463b      	mov	r3, r7
 80056a2:	4620      	mov	r0, r4
 80056a4:	f001 f800 	bl	80066a8 <__d2b>
 80056a8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80056ac:	4683      	mov	fp, r0
 80056ae:	2d00      	cmp	r5, #0
 80056b0:	d07d      	beq.n	80057ae <_dtoa_r+0x1e6>
 80056b2:	46b0      	mov	r8, r6
 80056b4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80056b8:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 80056bc:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 80056c0:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80056c4:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 80056c8:	2200      	movs	r2, #0
 80056ca:	4b89      	ldr	r3, [pc, #548]	; (80058f0 <_dtoa_r+0x328>)
 80056cc:	4640      	mov	r0, r8
 80056ce:	4649      	mov	r1, r9
 80056d0:	f7fa fd4a 	bl	8000168 <__aeabi_dsub>
 80056d4:	a37c      	add	r3, pc, #496	; (adr r3, 80058c8 <_dtoa_r+0x300>)
 80056d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056da:	f7fa fefd 	bl	80004d8 <__aeabi_dmul>
 80056de:	a37c      	add	r3, pc, #496	; (adr r3, 80058d0 <_dtoa_r+0x308>)
 80056e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056e4:	f7fa fd42 	bl	800016c <__adddf3>
 80056e8:	4606      	mov	r6, r0
 80056ea:	4628      	mov	r0, r5
 80056ec:	460f      	mov	r7, r1
 80056ee:	f7fa fe89 	bl	8000404 <__aeabi_i2d>
 80056f2:	a379      	add	r3, pc, #484	; (adr r3, 80058d8 <_dtoa_r+0x310>)
 80056f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056f8:	f7fa feee 	bl	80004d8 <__aeabi_dmul>
 80056fc:	4602      	mov	r2, r0
 80056fe:	460b      	mov	r3, r1
 8005700:	4630      	mov	r0, r6
 8005702:	4639      	mov	r1, r7
 8005704:	f7fa fd32 	bl	800016c <__adddf3>
 8005708:	4606      	mov	r6, r0
 800570a:	460f      	mov	r7, r1
 800570c:	f7fb f994 	bl	8000a38 <__aeabi_d2iz>
 8005710:	2200      	movs	r2, #0
 8005712:	4682      	mov	sl, r0
 8005714:	2300      	movs	r3, #0
 8005716:	4630      	mov	r0, r6
 8005718:	4639      	mov	r1, r7
 800571a:	f7fb f94f 	bl	80009bc <__aeabi_dcmplt>
 800571e:	b148      	cbz	r0, 8005734 <_dtoa_r+0x16c>
 8005720:	4650      	mov	r0, sl
 8005722:	f7fa fe6f 	bl	8000404 <__aeabi_i2d>
 8005726:	4632      	mov	r2, r6
 8005728:	463b      	mov	r3, r7
 800572a:	f7fb f93d 	bl	80009a8 <__aeabi_dcmpeq>
 800572e:	b908      	cbnz	r0, 8005734 <_dtoa_r+0x16c>
 8005730:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8005734:	f1ba 0f16 	cmp.w	sl, #22
 8005738:	d85a      	bhi.n	80057f0 <_dtoa_r+0x228>
 800573a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800573e:	496d      	ldr	r1, [pc, #436]	; (80058f4 <_dtoa_r+0x32c>)
 8005740:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8005744:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005748:	f7fb f956 	bl	80009f8 <__aeabi_dcmpgt>
 800574c:	2800      	cmp	r0, #0
 800574e:	d051      	beq.n	80057f4 <_dtoa_r+0x22c>
 8005750:	2300      	movs	r3, #0
 8005752:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8005756:	930d      	str	r3, [sp, #52]	; 0x34
 8005758:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800575a:	1b5d      	subs	r5, r3, r5
 800575c:	1e6b      	subs	r3, r5, #1
 800575e:	9307      	str	r3, [sp, #28]
 8005760:	bf43      	ittte	mi
 8005762:	2300      	movmi	r3, #0
 8005764:	f1c5 0901 	rsbmi	r9, r5, #1
 8005768:	9307      	strmi	r3, [sp, #28]
 800576a:	f04f 0900 	movpl.w	r9, #0
 800576e:	f1ba 0f00 	cmp.w	sl, #0
 8005772:	db41      	blt.n	80057f8 <_dtoa_r+0x230>
 8005774:	9b07      	ldr	r3, [sp, #28]
 8005776:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800577a:	4453      	add	r3, sl
 800577c:	9307      	str	r3, [sp, #28]
 800577e:	2300      	movs	r3, #0
 8005780:	9308      	str	r3, [sp, #32]
 8005782:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005784:	2b09      	cmp	r3, #9
 8005786:	f200 808f 	bhi.w	80058a8 <_dtoa_r+0x2e0>
 800578a:	2b05      	cmp	r3, #5
 800578c:	bfc4      	itt	gt
 800578e:	3b04      	subgt	r3, #4
 8005790:	931e      	strgt	r3, [sp, #120]	; 0x78
 8005792:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005794:	bfc8      	it	gt
 8005796:	2500      	movgt	r5, #0
 8005798:	f1a3 0302 	sub.w	r3, r3, #2
 800579c:	bfd8      	it	le
 800579e:	2501      	movle	r5, #1
 80057a0:	2b03      	cmp	r3, #3
 80057a2:	f200 808d 	bhi.w	80058c0 <_dtoa_r+0x2f8>
 80057a6:	e8df f003 	tbb	[pc, r3]
 80057aa:	7d7b      	.short	0x7d7b
 80057ac:	6f2f      	.short	0x6f2f
 80057ae:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 80057b2:	441d      	add	r5, r3
 80057b4:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80057b8:	2820      	cmp	r0, #32
 80057ba:	dd13      	ble.n	80057e4 <_dtoa_r+0x21c>
 80057bc:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80057c0:	9b02      	ldr	r3, [sp, #8]
 80057c2:	fa08 f800 	lsl.w	r8, r8, r0
 80057c6:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80057ca:	fa23 f000 	lsr.w	r0, r3, r0
 80057ce:	ea48 0000 	orr.w	r0, r8, r0
 80057d2:	f7fa fe07 	bl	80003e4 <__aeabi_ui2d>
 80057d6:	2301      	movs	r3, #1
 80057d8:	4680      	mov	r8, r0
 80057da:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 80057de:	3d01      	subs	r5, #1
 80057e0:	9310      	str	r3, [sp, #64]	; 0x40
 80057e2:	e771      	b.n	80056c8 <_dtoa_r+0x100>
 80057e4:	9b02      	ldr	r3, [sp, #8]
 80057e6:	f1c0 0020 	rsb	r0, r0, #32
 80057ea:	fa03 f000 	lsl.w	r0, r3, r0
 80057ee:	e7f0      	b.n	80057d2 <_dtoa_r+0x20a>
 80057f0:	2301      	movs	r3, #1
 80057f2:	e7b0      	b.n	8005756 <_dtoa_r+0x18e>
 80057f4:	900d      	str	r0, [sp, #52]	; 0x34
 80057f6:	e7af      	b.n	8005758 <_dtoa_r+0x190>
 80057f8:	f1ca 0300 	rsb	r3, sl, #0
 80057fc:	9308      	str	r3, [sp, #32]
 80057fe:	2300      	movs	r3, #0
 8005800:	eba9 090a 	sub.w	r9, r9, sl
 8005804:	930c      	str	r3, [sp, #48]	; 0x30
 8005806:	e7bc      	b.n	8005782 <_dtoa_r+0x1ba>
 8005808:	2301      	movs	r3, #1
 800580a:	9309      	str	r3, [sp, #36]	; 0x24
 800580c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800580e:	2b00      	cmp	r3, #0
 8005810:	dd74      	ble.n	80058fc <_dtoa_r+0x334>
 8005812:	4698      	mov	r8, r3
 8005814:	9304      	str	r3, [sp, #16]
 8005816:	2200      	movs	r2, #0
 8005818:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800581a:	6072      	str	r2, [r6, #4]
 800581c:	2204      	movs	r2, #4
 800581e:	f102 0014 	add.w	r0, r2, #20
 8005822:	4298      	cmp	r0, r3
 8005824:	6871      	ldr	r1, [r6, #4]
 8005826:	d96e      	bls.n	8005906 <_dtoa_r+0x33e>
 8005828:	4620      	mov	r0, r4
 800582a:	f000 fcb0 	bl	800618e <_Balloc>
 800582e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005830:	6030      	str	r0, [r6, #0]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f1b8 0f0e 	cmp.w	r8, #14
 8005838:	9306      	str	r3, [sp, #24]
 800583a:	f200 80ed 	bhi.w	8005a18 <_dtoa_r+0x450>
 800583e:	2d00      	cmp	r5, #0
 8005840:	f000 80ea 	beq.w	8005a18 <_dtoa_r+0x450>
 8005844:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005848:	f1ba 0f00 	cmp.w	sl, #0
 800584c:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8005850:	dd77      	ble.n	8005942 <_dtoa_r+0x37a>
 8005852:	4a28      	ldr	r2, [pc, #160]	; (80058f4 <_dtoa_r+0x32c>)
 8005854:	f00a 030f 	and.w	r3, sl, #15
 8005858:	ea4f 162a 	mov.w	r6, sl, asr #4
 800585c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005860:	06f0      	lsls	r0, r6, #27
 8005862:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005866:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800586a:	d568      	bpl.n	800593e <_dtoa_r+0x376>
 800586c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8005870:	4b21      	ldr	r3, [pc, #132]	; (80058f8 <_dtoa_r+0x330>)
 8005872:	2503      	movs	r5, #3
 8005874:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005878:	f7fa ff58 	bl	800072c <__aeabi_ddiv>
 800587c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005880:	f006 060f 	and.w	r6, r6, #15
 8005884:	4f1c      	ldr	r7, [pc, #112]	; (80058f8 <_dtoa_r+0x330>)
 8005886:	e04f      	b.n	8005928 <_dtoa_r+0x360>
 8005888:	2301      	movs	r3, #1
 800588a:	9309      	str	r3, [sp, #36]	; 0x24
 800588c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800588e:	4453      	add	r3, sl
 8005890:	f103 0801 	add.w	r8, r3, #1
 8005894:	9304      	str	r3, [sp, #16]
 8005896:	4643      	mov	r3, r8
 8005898:	2b01      	cmp	r3, #1
 800589a:	bfb8      	it	lt
 800589c:	2301      	movlt	r3, #1
 800589e:	e7ba      	b.n	8005816 <_dtoa_r+0x24e>
 80058a0:	2300      	movs	r3, #0
 80058a2:	e7b2      	b.n	800580a <_dtoa_r+0x242>
 80058a4:	2300      	movs	r3, #0
 80058a6:	e7f0      	b.n	800588a <_dtoa_r+0x2c2>
 80058a8:	2501      	movs	r5, #1
 80058aa:	2300      	movs	r3, #0
 80058ac:	9509      	str	r5, [sp, #36]	; 0x24
 80058ae:	931e      	str	r3, [sp, #120]	; 0x78
 80058b0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80058b4:	2200      	movs	r2, #0
 80058b6:	9304      	str	r3, [sp, #16]
 80058b8:	4698      	mov	r8, r3
 80058ba:	2312      	movs	r3, #18
 80058bc:	921f      	str	r2, [sp, #124]	; 0x7c
 80058be:	e7aa      	b.n	8005816 <_dtoa_r+0x24e>
 80058c0:	2301      	movs	r3, #1
 80058c2:	9309      	str	r3, [sp, #36]	; 0x24
 80058c4:	e7f4      	b.n	80058b0 <_dtoa_r+0x2e8>
 80058c6:	bf00      	nop
 80058c8:	636f4361 	.word	0x636f4361
 80058cc:	3fd287a7 	.word	0x3fd287a7
 80058d0:	8b60c8b3 	.word	0x8b60c8b3
 80058d4:	3fc68a28 	.word	0x3fc68a28
 80058d8:	509f79fb 	.word	0x509f79fb
 80058dc:	3fd34413 	.word	0x3fd34413
 80058e0:	7ff00000 	.word	0x7ff00000
 80058e4:	08006f11 	.word	0x08006f11
 80058e8:	08006f08 	.word	0x08006f08
 80058ec:	08006ee5 	.word	0x08006ee5
 80058f0:	3ff80000 	.word	0x3ff80000
 80058f4:	08006f40 	.word	0x08006f40
 80058f8:	08006f18 	.word	0x08006f18
 80058fc:	2301      	movs	r3, #1
 80058fe:	9304      	str	r3, [sp, #16]
 8005900:	4698      	mov	r8, r3
 8005902:	461a      	mov	r2, r3
 8005904:	e7da      	b.n	80058bc <_dtoa_r+0x2f4>
 8005906:	3101      	adds	r1, #1
 8005908:	6071      	str	r1, [r6, #4]
 800590a:	0052      	lsls	r2, r2, #1
 800590c:	e787      	b.n	800581e <_dtoa_r+0x256>
 800590e:	07f1      	lsls	r1, r6, #31
 8005910:	d508      	bpl.n	8005924 <_dtoa_r+0x35c>
 8005912:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005916:	e9d7 2300 	ldrd	r2, r3, [r7]
 800591a:	f7fa fddd 	bl	80004d8 <__aeabi_dmul>
 800591e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005922:	3501      	adds	r5, #1
 8005924:	1076      	asrs	r6, r6, #1
 8005926:	3708      	adds	r7, #8
 8005928:	2e00      	cmp	r6, #0
 800592a:	d1f0      	bne.n	800590e <_dtoa_r+0x346>
 800592c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005930:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005934:	f7fa fefa 	bl	800072c <__aeabi_ddiv>
 8005938:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800593c:	e01b      	b.n	8005976 <_dtoa_r+0x3ae>
 800593e:	2502      	movs	r5, #2
 8005940:	e7a0      	b.n	8005884 <_dtoa_r+0x2bc>
 8005942:	f000 80a4 	beq.w	8005a8e <_dtoa_r+0x4c6>
 8005946:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800594a:	f1ca 0600 	rsb	r6, sl, #0
 800594e:	4ba0      	ldr	r3, [pc, #640]	; (8005bd0 <_dtoa_r+0x608>)
 8005950:	f006 020f 	and.w	r2, r6, #15
 8005954:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800595c:	f7fa fdbc 	bl	80004d8 <__aeabi_dmul>
 8005960:	2502      	movs	r5, #2
 8005962:	2300      	movs	r3, #0
 8005964:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005968:	4f9a      	ldr	r7, [pc, #616]	; (8005bd4 <_dtoa_r+0x60c>)
 800596a:	1136      	asrs	r6, r6, #4
 800596c:	2e00      	cmp	r6, #0
 800596e:	f040 8083 	bne.w	8005a78 <_dtoa_r+0x4b0>
 8005972:	2b00      	cmp	r3, #0
 8005974:	d1e0      	bne.n	8005938 <_dtoa_r+0x370>
 8005976:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005978:	2b00      	cmp	r3, #0
 800597a:	f000 808a 	beq.w	8005a92 <_dtoa_r+0x4ca>
 800597e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005982:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8005986:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800598a:	2200      	movs	r2, #0
 800598c:	4b92      	ldr	r3, [pc, #584]	; (8005bd8 <_dtoa_r+0x610>)
 800598e:	f7fb f815 	bl	80009bc <__aeabi_dcmplt>
 8005992:	2800      	cmp	r0, #0
 8005994:	d07d      	beq.n	8005a92 <_dtoa_r+0x4ca>
 8005996:	f1b8 0f00 	cmp.w	r8, #0
 800599a:	d07a      	beq.n	8005a92 <_dtoa_r+0x4ca>
 800599c:	9b04      	ldr	r3, [sp, #16]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	dd36      	ble.n	8005a10 <_dtoa_r+0x448>
 80059a2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80059a6:	2200      	movs	r2, #0
 80059a8:	4b8c      	ldr	r3, [pc, #560]	; (8005bdc <_dtoa_r+0x614>)
 80059aa:	f7fa fd95 	bl	80004d8 <__aeabi_dmul>
 80059ae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80059b2:	9e04      	ldr	r6, [sp, #16]
 80059b4:	f10a 37ff 	add.w	r7, sl, #4294967295	; 0xffffffff
 80059b8:	3501      	adds	r5, #1
 80059ba:	4628      	mov	r0, r5
 80059bc:	f7fa fd22 	bl	8000404 <__aeabi_i2d>
 80059c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80059c4:	f7fa fd88 	bl	80004d8 <__aeabi_dmul>
 80059c8:	2200      	movs	r2, #0
 80059ca:	4b85      	ldr	r3, [pc, #532]	; (8005be0 <_dtoa_r+0x618>)
 80059cc:	f7fa fbce 	bl	800016c <__adddf3>
 80059d0:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 80059d4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80059d8:	950b      	str	r5, [sp, #44]	; 0x2c
 80059da:	2e00      	cmp	r6, #0
 80059dc:	d15c      	bne.n	8005a98 <_dtoa_r+0x4d0>
 80059de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80059e2:	2200      	movs	r2, #0
 80059e4:	4b7f      	ldr	r3, [pc, #508]	; (8005be4 <_dtoa_r+0x61c>)
 80059e6:	f7fa fbbf 	bl	8000168 <__aeabi_dsub>
 80059ea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80059ec:	462b      	mov	r3, r5
 80059ee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80059f2:	f7fb f801 	bl	80009f8 <__aeabi_dcmpgt>
 80059f6:	2800      	cmp	r0, #0
 80059f8:	f040 8281 	bne.w	8005efe <_dtoa_r+0x936>
 80059fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a00:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005a02:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8005a06:	f7fa ffd9 	bl	80009bc <__aeabi_dcmplt>
 8005a0a:	2800      	cmp	r0, #0
 8005a0c:	f040 8275 	bne.w	8005efa <_dtoa_r+0x932>
 8005a10:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8005a14:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005a18:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	f2c0 814b 	blt.w	8005cb6 <_dtoa_r+0x6ee>
 8005a20:	f1ba 0f0e 	cmp.w	sl, #14
 8005a24:	f300 8147 	bgt.w	8005cb6 <_dtoa_r+0x6ee>
 8005a28:	4b69      	ldr	r3, [pc, #420]	; (8005bd0 <_dtoa_r+0x608>)
 8005a2a:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005a2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a32:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005a36:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	f280 80d7 	bge.w	8005bec <_dtoa_r+0x624>
 8005a3e:	f1b8 0f00 	cmp.w	r8, #0
 8005a42:	f300 80d3 	bgt.w	8005bec <_dtoa_r+0x624>
 8005a46:	f040 8257 	bne.w	8005ef8 <_dtoa_r+0x930>
 8005a4a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005a4e:	2200      	movs	r2, #0
 8005a50:	4b64      	ldr	r3, [pc, #400]	; (8005be4 <_dtoa_r+0x61c>)
 8005a52:	f7fa fd41 	bl	80004d8 <__aeabi_dmul>
 8005a56:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005a5a:	f7fa ffc3 	bl	80009e4 <__aeabi_dcmpge>
 8005a5e:	4646      	mov	r6, r8
 8005a60:	4647      	mov	r7, r8
 8005a62:	2800      	cmp	r0, #0
 8005a64:	f040 822d 	bne.w	8005ec2 <_dtoa_r+0x8fa>
 8005a68:	9b06      	ldr	r3, [sp, #24]
 8005a6a:	9a06      	ldr	r2, [sp, #24]
 8005a6c:	1c5d      	adds	r5, r3, #1
 8005a6e:	2331      	movs	r3, #49	; 0x31
 8005a70:	f10a 0a01 	add.w	sl, sl, #1
 8005a74:	7013      	strb	r3, [r2, #0]
 8005a76:	e228      	b.n	8005eca <_dtoa_r+0x902>
 8005a78:	07f2      	lsls	r2, r6, #31
 8005a7a:	d505      	bpl.n	8005a88 <_dtoa_r+0x4c0>
 8005a7c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005a80:	f7fa fd2a 	bl	80004d8 <__aeabi_dmul>
 8005a84:	2301      	movs	r3, #1
 8005a86:	3501      	adds	r5, #1
 8005a88:	1076      	asrs	r6, r6, #1
 8005a8a:	3708      	adds	r7, #8
 8005a8c:	e76e      	b.n	800596c <_dtoa_r+0x3a4>
 8005a8e:	2502      	movs	r5, #2
 8005a90:	e771      	b.n	8005976 <_dtoa_r+0x3ae>
 8005a92:	4657      	mov	r7, sl
 8005a94:	4646      	mov	r6, r8
 8005a96:	e790      	b.n	80059ba <_dtoa_r+0x3f2>
 8005a98:	4b4d      	ldr	r3, [pc, #308]	; (8005bd0 <_dtoa_r+0x608>)
 8005a9a:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005a9e:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8005aa2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d048      	beq.n	8005b3a <_dtoa_r+0x572>
 8005aa8:	4602      	mov	r2, r0
 8005aaa:	460b      	mov	r3, r1
 8005aac:	2000      	movs	r0, #0
 8005aae:	494e      	ldr	r1, [pc, #312]	; (8005be8 <_dtoa_r+0x620>)
 8005ab0:	f7fa fe3c 	bl	800072c <__aeabi_ddiv>
 8005ab4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005ab8:	f7fa fb56 	bl	8000168 <__aeabi_dsub>
 8005abc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005ac0:	9d06      	ldr	r5, [sp, #24]
 8005ac2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005ac6:	f7fa ffb7 	bl	8000a38 <__aeabi_d2iz>
 8005aca:	9011      	str	r0, [sp, #68]	; 0x44
 8005acc:	f7fa fc9a 	bl	8000404 <__aeabi_i2d>
 8005ad0:	4602      	mov	r2, r0
 8005ad2:	460b      	mov	r3, r1
 8005ad4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005ad8:	f7fa fb46 	bl	8000168 <__aeabi_dsub>
 8005adc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005ade:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005ae2:	3330      	adds	r3, #48	; 0x30
 8005ae4:	f805 3b01 	strb.w	r3, [r5], #1
 8005ae8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005aec:	f7fa ff66 	bl	80009bc <__aeabi_dcmplt>
 8005af0:	2800      	cmp	r0, #0
 8005af2:	d163      	bne.n	8005bbc <_dtoa_r+0x5f4>
 8005af4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005af8:	2000      	movs	r0, #0
 8005afa:	4937      	ldr	r1, [pc, #220]	; (8005bd8 <_dtoa_r+0x610>)
 8005afc:	f7fa fb34 	bl	8000168 <__aeabi_dsub>
 8005b00:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005b04:	f7fa ff5a 	bl	80009bc <__aeabi_dcmplt>
 8005b08:	2800      	cmp	r0, #0
 8005b0a:	f040 80b5 	bne.w	8005c78 <_dtoa_r+0x6b0>
 8005b0e:	9b06      	ldr	r3, [sp, #24]
 8005b10:	1aeb      	subs	r3, r5, r3
 8005b12:	429e      	cmp	r6, r3
 8005b14:	f77f af7c 	ble.w	8005a10 <_dtoa_r+0x448>
 8005b18:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	4b2f      	ldr	r3, [pc, #188]	; (8005bdc <_dtoa_r+0x614>)
 8005b20:	f7fa fcda 	bl	80004d8 <__aeabi_dmul>
 8005b24:	2200      	movs	r2, #0
 8005b26:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005b2a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b2e:	4b2b      	ldr	r3, [pc, #172]	; (8005bdc <_dtoa_r+0x614>)
 8005b30:	f7fa fcd2 	bl	80004d8 <__aeabi_dmul>
 8005b34:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005b38:	e7c3      	b.n	8005ac2 <_dtoa_r+0x4fa>
 8005b3a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005b3e:	f7fa fccb 	bl	80004d8 <__aeabi_dmul>
 8005b42:	9b06      	ldr	r3, [sp, #24]
 8005b44:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005b48:	199d      	adds	r5, r3, r6
 8005b4a:	461e      	mov	r6, r3
 8005b4c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b50:	f7fa ff72 	bl	8000a38 <__aeabi_d2iz>
 8005b54:	9011      	str	r0, [sp, #68]	; 0x44
 8005b56:	f7fa fc55 	bl	8000404 <__aeabi_i2d>
 8005b5a:	4602      	mov	r2, r0
 8005b5c:	460b      	mov	r3, r1
 8005b5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b62:	f7fa fb01 	bl	8000168 <__aeabi_dsub>
 8005b66:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005b68:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005b6c:	3330      	adds	r3, #48	; 0x30
 8005b6e:	f806 3b01 	strb.w	r3, [r6], #1
 8005b72:	42ae      	cmp	r6, r5
 8005b74:	f04f 0200 	mov.w	r2, #0
 8005b78:	d124      	bne.n	8005bc4 <_dtoa_r+0x5fc>
 8005b7a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005b7e:	4b1a      	ldr	r3, [pc, #104]	; (8005be8 <_dtoa_r+0x620>)
 8005b80:	f7fa faf4 	bl	800016c <__adddf3>
 8005b84:	4602      	mov	r2, r0
 8005b86:	460b      	mov	r3, r1
 8005b88:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b8c:	f7fa ff34 	bl	80009f8 <__aeabi_dcmpgt>
 8005b90:	2800      	cmp	r0, #0
 8005b92:	d171      	bne.n	8005c78 <_dtoa_r+0x6b0>
 8005b94:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005b98:	2000      	movs	r0, #0
 8005b9a:	4913      	ldr	r1, [pc, #76]	; (8005be8 <_dtoa_r+0x620>)
 8005b9c:	f7fa fae4 	bl	8000168 <__aeabi_dsub>
 8005ba0:	4602      	mov	r2, r0
 8005ba2:	460b      	mov	r3, r1
 8005ba4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005ba8:	f7fa ff08 	bl	80009bc <__aeabi_dcmplt>
 8005bac:	2800      	cmp	r0, #0
 8005bae:	f43f af2f 	beq.w	8005a10 <_dtoa_r+0x448>
 8005bb2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005bb6:	1e6a      	subs	r2, r5, #1
 8005bb8:	2b30      	cmp	r3, #48	; 0x30
 8005bba:	d001      	beq.n	8005bc0 <_dtoa_r+0x5f8>
 8005bbc:	46ba      	mov	sl, r7
 8005bbe:	e04a      	b.n	8005c56 <_dtoa_r+0x68e>
 8005bc0:	4615      	mov	r5, r2
 8005bc2:	e7f6      	b.n	8005bb2 <_dtoa_r+0x5ea>
 8005bc4:	4b05      	ldr	r3, [pc, #20]	; (8005bdc <_dtoa_r+0x614>)
 8005bc6:	f7fa fc87 	bl	80004d8 <__aeabi_dmul>
 8005bca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005bce:	e7bd      	b.n	8005b4c <_dtoa_r+0x584>
 8005bd0:	08006f40 	.word	0x08006f40
 8005bd4:	08006f18 	.word	0x08006f18
 8005bd8:	3ff00000 	.word	0x3ff00000
 8005bdc:	40240000 	.word	0x40240000
 8005be0:	401c0000 	.word	0x401c0000
 8005be4:	40140000 	.word	0x40140000
 8005be8:	3fe00000 	.word	0x3fe00000
 8005bec:	9d06      	ldr	r5, [sp, #24]
 8005bee:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005bf2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005bf6:	4630      	mov	r0, r6
 8005bf8:	4639      	mov	r1, r7
 8005bfa:	f7fa fd97 	bl	800072c <__aeabi_ddiv>
 8005bfe:	f7fa ff1b 	bl	8000a38 <__aeabi_d2iz>
 8005c02:	4681      	mov	r9, r0
 8005c04:	f7fa fbfe 	bl	8000404 <__aeabi_i2d>
 8005c08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005c0c:	f7fa fc64 	bl	80004d8 <__aeabi_dmul>
 8005c10:	4602      	mov	r2, r0
 8005c12:	460b      	mov	r3, r1
 8005c14:	4630      	mov	r0, r6
 8005c16:	4639      	mov	r1, r7
 8005c18:	f7fa faa6 	bl	8000168 <__aeabi_dsub>
 8005c1c:	f109 0630 	add.w	r6, r9, #48	; 0x30
 8005c20:	f805 6b01 	strb.w	r6, [r5], #1
 8005c24:	9e06      	ldr	r6, [sp, #24]
 8005c26:	4602      	mov	r2, r0
 8005c28:	1bae      	subs	r6, r5, r6
 8005c2a:	45b0      	cmp	r8, r6
 8005c2c:	460b      	mov	r3, r1
 8005c2e:	d135      	bne.n	8005c9c <_dtoa_r+0x6d4>
 8005c30:	f7fa fa9c 	bl	800016c <__adddf3>
 8005c34:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005c38:	4606      	mov	r6, r0
 8005c3a:	460f      	mov	r7, r1
 8005c3c:	f7fa fedc 	bl	80009f8 <__aeabi_dcmpgt>
 8005c40:	b9c8      	cbnz	r0, 8005c76 <_dtoa_r+0x6ae>
 8005c42:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005c46:	4630      	mov	r0, r6
 8005c48:	4639      	mov	r1, r7
 8005c4a:	f7fa fead 	bl	80009a8 <__aeabi_dcmpeq>
 8005c4e:	b110      	cbz	r0, 8005c56 <_dtoa_r+0x68e>
 8005c50:	f019 0f01 	tst.w	r9, #1
 8005c54:	d10f      	bne.n	8005c76 <_dtoa_r+0x6ae>
 8005c56:	4659      	mov	r1, fp
 8005c58:	4620      	mov	r0, r4
 8005c5a:	f000 facc 	bl	80061f6 <_Bfree>
 8005c5e:	2300      	movs	r3, #0
 8005c60:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005c62:	702b      	strb	r3, [r5, #0]
 8005c64:	f10a 0301 	add.w	r3, sl, #1
 8005c68:	6013      	str	r3, [r2, #0]
 8005c6a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	f43f acf3 	beq.w	8005658 <_dtoa_r+0x90>
 8005c72:	601d      	str	r5, [r3, #0]
 8005c74:	e4f0      	b.n	8005658 <_dtoa_r+0x90>
 8005c76:	4657      	mov	r7, sl
 8005c78:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005c7c:	1e6b      	subs	r3, r5, #1
 8005c7e:	2a39      	cmp	r2, #57	; 0x39
 8005c80:	d106      	bne.n	8005c90 <_dtoa_r+0x6c8>
 8005c82:	9a06      	ldr	r2, [sp, #24]
 8005c84:	429a      	cmp	r2, r3
 8005c86:	d107      	bne.n	8005c98 <_dtoa_r+0x6d0>
 8005c88:	2330      	movs	r3, #48	; 0x30
 8005c8a:	7013      	strb	r3, [r2, #0]
 8005c8c:	4613      	mov	r3, r2
 8005c8e:	3701      	adds	r7, #1
 8005c90:	781a      	ldrb	r2, [r3, #0]
 8005c92:	3201      	adds	r2, #1
 8005c94:	701a      	strb	r2, [r3, #0]
 8005c96:	e791      	b.n	8005bbc <_dtoa_r+0x5f4>
 8005c98:	461d      	mov	r5, r3
 8005c9a:	e7ed      	b.n	8005c78 <_dtoa_r+0x6b0>
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	4b99      	ldr	r3, [pc, #612]	; (8005f04 <_dtoa_r+0x93c>)
 8005ca0:	f7fa fc1a 	bl	80004d8 <__aeabi_dmul>
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	2300      	movs	r3, #0
 8005ca8:	4606      	mov	r6, r0
 8005caa:	460f      	mov	r7, r1
 8005cac:	f7fa fe7c 	bl	80009a8 <__aeabi_dcmpeq>
 8005cb0:	2800      	cmp	r0, #0
 8005cb2:	d09e      	beq.n	8005bf2 <_dtoa_r+0x62a>
 8005cb4:	e7cf      	b.n	8005c56 <_dtoa_r+0x68e>
 8005cb6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005cb8:	2a00      	cmp	r2, #0
 8005cba:	f000 8088 	beq.w	8005dce <_dtoa_r+0x806>
 8005cbe:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005cc0:	2a01      	cmp	r2, #1
 8005cc2:	dc6d      	bgt.n	8005da0 <_dtoa_r+0x7d8>
 8005cc4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005cc6:	2a00      	cmp	r2, #0
 8005cc8:	d066      	beq.n	8005d98 <_dtoa_r+0x7d0>
 8005cca:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005cce:	464d      	mov	r5, r9
 8005cd0:	9e08      	ldr	r6, [sp, #32]
 8005cd2:	9a07      	ldr	r2, [sp, #28]
 8005cd4:	2101      	movs	r1, #1
 8005cd6:	441a      	add	r2, r3
 8005cd8:	4620      	mov	r0, r4
 8005cda:	4499      	add	r9, r3
 8005cdc:	9207      	str	r2, [sp, #28]
 8005cde:	f000 fb2a 	bl	8006336 <__i2b>
 8005ce2:	4607      	mov	r7, r0
 8005ce4:	2d00      	cmp	r5, #0
 8005ce6:	dd0b      	ble.n	8005d00 <_dtoa_r+0x738>
 8005ce8:	9b07      	ldr	r3, [sp, #28]
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	dd08      	ble.n	8005d00 <_dtoa_r+0x738>
 8005cee:	42ab      	cmp	r3, r5
 8005cf0:	bfa8      	it	ge
 8005cf2:	462b      	movge	r3, r5
 8005cf4:	9a07      	ldr	r2, [sp, #28]
 8005cf6:	eba9 0903 	sub.w	r9, r9, r3
 8005cfa:	1aed      	subs	r5, r5, r3
 8005cfc:	1ad3      	subs	r3, r2, r3
 8005cfe:	9307      	str	r3, [sp, #28]
 8005d00:	9b08      	ldr	r3, [sp, #32]
 8005d02:	b1eb      	cbz	r3, 8005d40 <_dtoa_r+0x778>
 8005d04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d065      	beq.n	8005dd6 <_dtoa_r+0x80e>
 8005d0a:	b18e      	cbz	r6, 8005d30 <_dtoa_r+0x768>
 8005d0c:	4639      	mov	r1, r7
 8005d0e:	4632      	mov	r2, r6
 8005d10:	4620      	mov	r0, r4
 8005d12:	f000 fbaf 	bl	8006474 <__pow5mult>
 8005d16:	465a      	mov	r2, fp
 8005d18:	4601      	mov	r1, r0
 8005d1a:	4607      	mov	r7, r0
 8005d1c:	4620      	mov	r0, r4
 8005d1e:	f000 fb13 	bl	8006348 <__multiply>
 8005d22:	4659      	mov	r1, fp
 8005d24:	900a      	str	r0, [sp, #40]	; 0x28
 8005d26:	4620      	mov	r0, r4
 8005d28:	f000 fa65 	bl	80061f6 <_Bfree>
 8005d2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d2e:	469b      	mov	fp, r3
 8005d30:	9b08      	ldr	r3, [sp, #32]
 8005d32:	1b9a      	subs	r2, r3, r6
 8005d34:	d004      	beq.n	8005d40 <_dtoa_r+0x778>
 8005d36:	4659      	mov	r1, fp
 8005d38:	4620      	mov	r0, r4
 8005d3a:	f000 fb9b 	bl	8006474 <__pow5mult>
 8005d3e:	4683      	mov	fp, r0
 8005d40:	2101      	movs	r1, #1
 8005d42:	4620      	mov	r0, r4
 8005d44:	f000 faf7 	bl	8006336 <__i2b>
 8005d48:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005d4a:	4606      	mov	r6, r0
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	f000 81c6 	beq.w	80060de <_dtoa_r+0xb16>
 8005d52:	461a      	mov	r2, r3
 8005d54:	4601      	mov	r1, r0
 8005d56:	4620      	mov	r0, r4
 8005d58:	f000 fb8c 	bl	8006474 <__pow5mult>
 8005d5c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005d5e:	4606      	mov	r6, r0
 8005d60:	2b01      	cmp	r3, #1
 8005d62:	dc3e      	bgt.n	8005de2 <_dtoa_r+0x81a>
 8005d64:	9b02      	ldr	r3, [sp, #8]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d137      	bne.n	8005dda <_dtoa_r+0x812>
 8005d6a:	9b03      	ldr	r3, [sp, #12]
 8005d6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d134      	bne.n	8005dde <_dtoa_r+0x816>
 8005d74:	9b03      	ldr	r3, [sp, #12]
 8005d76:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005d7a:	0d1b      	lsrs	r3, r3, #20
 8005d7c:	051b      	lsls	r3, r3, #20
 8005d7e:	b12b      	cbz	r3, 8005d8c <_dtoa_r+0x7c4>
 8005d80:	9b07      	ldr	r3, [sp, #28]
 8005d82:	f109 0901 	add.w	r9, r9, #1
 8005d86:	3301      	adds	r3, #1
 8005d88:	9307      	str	r3, [sp, #28]
 8005d8a:	2301      	movs	r3, #1
 8005d8c:	9308      	str	r3, [sp, #32]
 8005d8e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d128      	bne.n	8005de6 <_dtoa_r+0x81e>
 8005d94:	2001      	movs	r0, #1
 8005d96:	e02e      	b.n	8005df6 <_dtoa_r+0x82e>
 8005d98:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005d9a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005d9e:	e796      	b.n	8005cce <_dtoa_r+0x706>
 8005da0:	9b08      	ldr	r3, [sp, #32]
 8005da2:	f108 36ff 	add.w	r6, r8, #4294967295	; 0xffffffff
 8005da6:	42b3      	cmp	r3, r6
 8005da8:	bfb7      	itett	lt
 8005daa:	9b08      	ldrlt	r3, [sp, #32]
 8005dac:	1b9e      	subge	r6, r3, r6
 8005dae:	1af2      	sublt	r2, r6, r3
 8005db0:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8005db2:	bfbf      	itttt	lt
 8005db4:	9608      	strlt	r6, [sp, #32]
 8005db6:	189b      	addlt	r3, r3, r2
 8005db8:	930c      	strlt	r3, [sp, #48]	; 0x30
 8005dba:	2600      	movlt	r6, #0
 8005dbc:	f1b8 0f00 	cmp.w	r8, #0
 8005dc0:	bfb9      	ittee	lt
 8005dc2:	eba9 0508 	sublt.w	r5, r9, r8
 8005dc6:	2300      	movlt	r3, #0
 8005dc8:	464d      	movge	r5, r9
 8005dca:	4643      	movge	r3, r8
 8005dcc:	e781      	b.n	8005cd2 <_dtoa_r+0x70a>
 8005dce:	9e08      	ldr	r6, [sp, #32]
 8005dd0:	464d      	mov	r5, r9
 8005dd2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8005dd4:	e786      	b.n	8005ce4 <_dtoa_r+0x71c>
 8005dd6:	9a08      	ldr	r2, [sp, #32]
 8005dd8:	e7ad      	b.n	8005d36 <_dtoa_r+0x76e>
 8005dda:	2300      	movs	r3, #0
 8005ddc:	e7d6      	b.n	8005d8c <_dtoa_r+0x7c4>
 8005dde:	9b02      	ldr	r3, [sp, #8]
 8005de0:	e7d4      	b.n	8005d8c <_dtoa_r+0x7c4>
 8005de2:	2300      	movs	r3, #0
 8005de4:	9308      	str	r3, [sp, #32]
 8005de6:	6933      	ldr	r3, [r6, #16]
 8005de8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005dec:	6918      	ldr	r0, [r3, #16]
 8005dee:	f000 fa54 	bl	800629a <__hi0bits>
 8005df2:	f1c0 0020 	rsb	r0, r0, #32
 8005df6:	9b07      	ldr	r3, [sp, #28]
 8005df8:	4418      	add	r0, r3
 8005dfa:	f010 001f 	ands.w	r0, r0, #31
 8005dfe:	d047      	beq.n	8005e90 <_dtoa_r+0x8c8>
 8005e00:	f1c0 0320 	rsb	r3, r0, #32
 8005e04:	2b04      	cmp	r3, #4
 8005e06:	dd3b      	ble.n	8005e80 <_dtoa_r+0x8b8>
 8005e08:	9b07      	ldr	r3, [sp, #28]
 8005e0a:	f1c0 001c 	rsb	r0, r0, #28
 8005e0e:	4481      	add	r9, r0
 8005e10:	4405      	add	r5, r0
 8005e12:	4403      	add	r3, r0
 8005e14:	9307      	str	r3, [sp, #28]
 8005e16:	f1b9 0f00 	cmp.w	r9, #0
 8005e1a:	dd05      	ble.n	8005e28 <_dtoa_r+0x860>
 8005e1c:	4659      	mov	r1, fp
 8005e1e:	464a      	mov	r2, r9
 8005e20:	4620      	mov	r0, r4
 8005e22:	f000 fb75 	bl	8006510 <__lshift>
 8005e26:	4683      	mov	fp, r0
 8005e28:	9b07      	ldr	r3, [sp, #28]
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	dd05      	ble.n	8005e3a <_dtoa_r+0x872>
 8005e2e:	4631      	mov	r1, r6
 8005e30:	461a      	mov	r2, r3
 8005e32:	4620      	mov	r0, r4
 8005e34:	f000 fb6c 	bl	8006510 <__lshift>
 8005e38:	4606      	mov	r6, r0
 8005e3a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005e3c:	b353      	cbz	r3, 8005e94 <_dtoa_r+0x8cc>
 8005e3e:	4631      	mov	r1, r6
 8005e40:	4658      	mov	r0, fp
 8005e42:	f000 fbb9 	bl	80065b8 <__mcmp>
 8005e46:	2800      	cmp	r0, #0
 8005e48:	da24      	bge.n	8005e94 <_dtoa_r+0x8cc>
 8005e4a:	2300      	movs	r3, #0
 8005e4c:	4659      	mov	r1, fp
 8005e4e:	220a      	movs	r2, #10
 8005e50:	4620      	mov	r0, r4
 8005e52:	f000 f9e7 	bl	8006224 <__multadd>
 8005e56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e58:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8005e5c:	4683      	mov	fp, r0
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	f000 8144 	beq.w	80060ec <_dtoa_r+0xb24>
 8005e64:	2300      	movs	r3, #0
 8005e66:	4639      	mov	r1, r7
 8005e68:	220a      	movs	r2, #10
 8005e6a:	4620      	mov	r0, r4
 8005e6c:	f000 f9da 	bl	8006224 <__multadd>
 8005e70:	9b04      	ldr	r3, [sp, #16]
 8005e72:	4607      	mov	r7, r0
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	dc4d      	bgt.n	8005f14 <_dtoa_r+0x94c>
 8005e78:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005e7a:	2b02      	cmp	r3, #2
 8005e7c:	dd4a      	ble.n	8005f14 <_dtoa_r+0x94c>
 8005e7e:	e011      	b.n	8005ea4 <_dtoa_r+0x8dc>
 8005e80:	d0c9      	beq.n	8005e16 <_dtoa_r+0x84e>
 8005e82:	9a07      	ldr	r2, [sp, #28]
 8005e84:	331c      	adds	r3, #28
 8005e86:	441a      	add	r2, r3
 8005e88:	4499      	add	r9, r3
 8005e8a:	441d      	add	r5, r3
 8005e8c:	4613      	mov	r3, r2
 8005e8e:	e7c1      	b.n	8005e14 <_dtoa_r+0x84c>
 8005e90:	4603      	mov	r3, r0
 8005e92:	e7f6      	b.n	8005e82 <_dtoa_r+0x8ba>
 8005e94:	f1b8 0f00 	cmp.w	r8, #0
 8005e98:	dc36      	bgt.n	8005f08 <_dtoa_r+0x940>
 8005e9a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005e9c:	2b02      	cmp	r3, #2
 8005e9e:	dd33      	ble.n	8005f08 <_dtoa_r+0x940>
 8005ea0:	f8cd 8010 	str.w	r8, [sp, #16]
 8005ea4:	9b04      	ldr	r3, [sp, #16]
 8005ea6:	b963      	cbnz	r3, 8005ec2 <_dtoa_r+0x8fa>
 8005ea8:	4631      	mov	r1, r6
 8005eaa:	2205      	movs	r2, #5
 8005eac:	4620      	mov	r0, r4
 8005eae:	f000 f9b9 	bl	8006224 <__multadd>
 8005eb2:	4601      	mov	r1, r0
 8005eb4:	4606      	mov	r6, r0
 8005eb6:	4658      	mov	r0, fp
 8005eb8:	f000 fb7e 	bl	80065b8 <__mcmp>
 8005ebc:	2800      	cmp	r0, #0
 8005ebe:	f73f add3 	bgt.w	8005a68 <_dtoa_r+0x4a0>
 8005ec2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005ec4:	9d06      	ldr	r5, [sp, #24]
 8005ec6:	ea6f 0a03 	mvn.w	sl, r3
 8005eca:	f04f 0900 	mov.w	r9, #0
 8005ece:	4631      	mov	r1, r6
 8005ed0:	4620      	mov	r0, r4
 8005ed2:	f000 f990 	bl	80061f6 <_Bfree>
 8005ed6:	2f00      	cmp	r7, #0
 8005ed8:	f43f aebd 	beq.w	8005c56 <_dtoa_r+0x68e>
 8005edc:	f1b9 0f00 	cmp.w	r9, #0
 8005ee0:	d005      	beq.n	8005eee <_dtoa_r+0x926>
 8005ee2:	45b9      	cmp	r9, r7
 8005ee4:	d003      	beq.n	8005eee <_dtoa_r+0x926>
 8005ee6:	4649      	mov	r1, r9
 8005ee8:	4620      	mov	r0, r4
 8005eea:	f000 f984 	bl	80061f6 <_Bfree>
 8005eee:	4639      	mov	r1, r7
 8005ef0:	4620      	mov	r0, r4
 8005ef2:	f000 f980 	bl	80061f6 <_Bfree>
 8005ef6:	e6ae      	b.n	8005c56 <_dtoa_r+0x68e>
 8005ef8:	2600      	movs	r6, #0
 8005efa:	4637      	mov	r7, r6
 8005efc:	e7e1      	b.n	8005ec2 <_dtoa_r+0x8fa>
 8005efe:	46ba      	mov	sl, r7
 8005f00:	4637      	mov	r7, r6
 8005f02:	e5b1      	b.n	8005a68 <_dtoa_r+0x4a0>
 8005f04:	40240000 	.word	0x40240000
 8005f08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f0a:	f8cd 8010 	str.w	r8, [sp, #16]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	f000 80f3 	beq.w	80060fa <_dtoa_r+0xb32>
 8005f14:	2d00      	cmp	r5, #0
 8005f16:	dd05      	ble.n	8005f24 <_dtoa_r+0x95c>
 8005f18:	4639      	mov	r1, r7
 8005f1a:	462a      	mov	r2, r5
 8005f1c:	4620      	mov	r0, r4
 8005f1e:	f000 faf7 	bl	8006510 <__lshift>
 8005f22:	4607      	mov	r7, r0
 8005f24:	9b08      	ldr	r3, [sp, #32]
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d04c      	beq.n	8005fc4 <_dtoa_r+0x9fc>
 8005f2a:	6879      	ldr	r1, [r7, #4]
 8005f2c:	4620      	mov	r0, r4
 8005f2e:	f000 f92e 	bl	800618e <_Balloc>
 8005f32:	4605      	mov	r5, r0
 8005f34:	693a      	ldr	r2, [r7, #16]
 8005f36:	f107 010c 	add.w	r1, r7, #12
 8005f3a:	3202      	adds	r2, #2
 8005f3c:	0092      	lsls	r2, r2, #2
 8005f3e:	300c      	adds	r0, #12
 8005f40:	f000 f91a 	bl	8006178 <memcpy>
 8005f44:	2201      	movs	r2, #1
 8005f46:	4629      	mov	r1, r5
 8005f48:	4620      	mov	r0, r4
 8005f4a:	f000 fae1 	bl	8006510 <__lshift>
 8005f4e:	46b9      	mov	r9, r7
 8005f50:	4607      	mov	r7, r0
 8005f52:	9b06      	ldr	r3, [sp, #24]
 8005f54:	9307      	str	r3, [sp, #28]
 8005f56:	9b02      	ldr	r3, [sp, #8]
 8005f58:	f003 0301 	and.w	r3, r3, #1
 8005f5c:	9308      	str	r3, [sp, #32]
 8005f5e:	4631      	mov	r1, r6
 8005f60:	4658      	mov	r0, fp
 8005f62:	f7ff faa1 	bl	80054a8 <quorem>
 8005f66:	4649      	mov	r1, r9
 8005f68:	4605      	mov	r5, r0
 8005f6a:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8005f6e:	4658      	mov	r0, fp
 8005f70:	f000 fb22 	bl	80065b8 <__mcmp>
 8005f74:	463a      	mov	r2, r7
 8005f76:	9002      	str	r0, [sp, #8]
 8005f78:	4631      	mov	r1, r6
 8005f7a:	4620      	mov	r0, r4
 8005f7c:	f000 fb36 	bl	80065ec <__mdiff>
 8005f80:	68c3      	ldr	r3, [r0, #12]
 8005f82:	4602      	mov	r2, r0
 8005f84:	bb03      	cbnz	r3, 8005fc8 <_dtoa_r+0xa00>
 8005f86:	4601      	mov	r1, r0
 8005f88:	9009      	str	r0, [sp, #36]	; 0x24
 8005f8a:	4658      	mov	r0, fp
 8005f8c:	f000 fb14 	bl	80065b8 <__mcmp>
 8005f90:	4603      	mov	r3, r0
 8005f92:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005f94:	4611      	mov	r1, r2
 8005f96:	4620      	mov	r0, r4
 8005f98:	9309      	str	r3, [sp, #36]	; 0x24
 8005f9a:	f000 f92c 	bl	80061f6 <_Bfree>
 8005f9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005fa0:	b9a3      	cbnz	r3, 8005fcc <_dtoa_r+0xa04>
 8005fa2:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005fa4:	b992      	cbnz	r2, 8005fcc <_dtoa_r+0xa04>
 8005fa6:	9a08      	ldr	r2, [sp, #32]
 8005fa8:	b982      	cbnz	r2, 8005fcc <_dtoa_r+0xa04>
 8005faa:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005fae:	d029      	beq.n	8006004 <_dtoa_r+0xa3c>
 8005fb0:	9b02      	ldr	r3, [sp, #8]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	dd01      	ble.n	8005fba <_dtoa_r+0x9f2>
 8005fb6:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8005fba:	9b07      	ldr	r3, [sp, #28]
 8005fbc:	1c5d      	adds	r5, r3, #1
 8005fbe:	f883 8000 	strb.w	r8, [r3]
 8005fc2:	e784      	b.n	8005ece <_dtoa_r+0x906>
 8005fc4:	4638      	mov	r0, r7
 8005fc6:	e7c2      	b.n	8005f4e <_dtoa_r+0x986>
 8005fc8:	2301      	movs	r3, #1
 8005fca:	e7e3      	b.n	8005f94 <_dtoa_r+0x9cc>
 8005fcc:	9a02      	ldr	r2, [sp, #8]
 8005fce:	2a00      	cmp	r2, #0
 8005fd0:	db04      	blt.n	8005fdc <_dtoa_r+0xa14>
 8005fd2:	d123      	bne.n	800601c <_dtoa_r+0xa54>
 8005fd4:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005fd6:	bb0a      	cbnz	r2, 800601c <_dtoa_r+0xa54>
 8005fd8:	9a08      	ldr	r2, [sp, #32]
 8005fda:	b9fa      	cbnz	r2, 800601c <_dtoa_r+0xa54>
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	ddec      	ble.n	8005fba <_dtoa_r+0x9f2>
 8005fe0:	4659      	mov	r1, fp
 8005fe2:	2201      	movs	r2, #1
 8005fe4:	4620      	mov	r0, r4
 8005fe6:	f000 fa93 	bl	8006510 <__lshift>
 8005fea:	4631      	mov	r1, r6
 8005fec:	4683      	mov	fp, r0
 8005fee:	f000 fae3 	bl	80065b8 <__mcmp>
 8005ff2:	2800      	cmp	r0, #0
 8005ff4:	dc03      	bgt.n	8005ffe <_dtoa_r+0xa36>
 8005ff6:	d1e0      	bne.n	8005fba <_dtoa_r+0x9f2>
 8005ff8:	f018 0f01 	tst.w	r8, #1
 8005ffc:	d0dd      	beq.n	8005fba <_dtoa_r+0x9f2>
 8005ffe:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8006002:	d1d8      	bne.n	8005fb6 <_dtoa_r+0x9ee>
 8006004:	9b07      	ldr	r3, [sp, #28]
 8006006:	9a07      	ldr	r2, [sp, #28]
 8006008:	1c5d      	adds	r5, r3, #1
 800600a:	2339      	movs	r3, #57	; 0x39
 800600c:	7013      	strb	r3, [r2, #0]
 800600e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006012:	1e6a      	subs	r2, r5, #1
 8006014:	2b39      	cmp	r3, #57	; 0x39
 8006016:	d04d      	beq.n	80060b4 <_dtoa_r+0xaec>
 8006018:	3301      	adds	r3, #1
 800601a:	e052      	b.n	80060c2 <_dtoa_r+0xafa>
 800601c:	9a07      	ldr	r2, [sp, #28]
 800601e:	2b00      	cmp	r3, #0
 8006020:	f102 0501 	add.w	r5, r2, #1
 8006024:	dd06      	ble.n	8006034 <_dtoa_r+0xa6c>
 8006026:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800602a:	d0eb      	beq.n	8006004 <_dtoa_r+0xa3c>
 800602c:	f108 0801 	add.w	r8, r8, #1
 8006030:	9b07      	ldr	r3, [sp, #28]
 8006032:	e7c4      	b.n	8005fbe <_dtoa_r+0x9f6>
 8006034:	9b06      	ldr	r3, [sp, #24]
 8006036:	9a04      	ldr	r2, [sp, #16]
 8006038:	1aeb      	subs	r3, r5, r3
 800603a:	4293      	cmp	r3, r2
 800603c:	f805 8c01 	strb.w	r8, [r5, #-1]
 8006040:	d021      	beq.n	8006086 <_dtoa_r+0xabe>
 8006042:	4659      	mov	r1, fp
 8006044:	2300      	movs	r3, #0
 8006046:	220a      	movs	r2, #10
 8006048:	4620      	mov	r0, r4
 800604a:	f000 f8eb 	bl	8006224 <__multadd>
 800604e:	45b9      	cmp	r9, r7
 8006050:	4683      	mov	fp, r0
 8006052:	f04f 0300 	mov.w	r3, #0
 8006056:	f04f 020a 	mov.w	r2, #10
 800605a:	4649      	mov	r1, r9
 800605c:	4620      	mov	r0, r4
 800605e:	d105      	bne.n	800606c <_dtoa_r+0xaa4>
 8006060:	f000 f8e0 	bl	8006224 <__multadd>
 8006064:	4681      	mov	r9, r0
 8006066:	4607      	mov	r7, r0
 8006068:	9507      	str	r5, [sp, #28]
 800606a:	e778      	b.n	8005f5e <_dtoa_r+0x996>
 800606c:	f000 f8da 	bl	8006224 <__multadd>
 8006070:	4639      	mov	r1, r7
 8006072:	4681      	mov	r9, r0
 8006074:	2300      	movs	r3, #0
 8006076:	220a      	movs	r2, #10
 8006078:	4620      	mov	r0, r4
 800607a:	f000 f8d3 	bl	8006224 <__multadd>
 800607e:	4607      	mov	r7, r0
 8006080:	e7f2      	b.n	8006068 <_dtoa_r+0xaa0>
 8006082:	f04f 0900 	mov.w	r9, #0
 8006086:	4659      	mov	r1, fp
 8006088:	2201      	movs	r2, #1
 800608a:	4620      	mov	r0, r4
 800608c:	f000 fa40 	bl	8006510 <__lshift>
 8006090:	4631      	mov	r1, r6
 8006092:	4683      	mov	fp, r0
 8006094:	f000 fa90 	bl	80065b8 <__mcmp>
 8006098:	2800      	cmp	r0, #0
 800609a:	dcb8      	bgt.n	800600e <_dtoa_r+0xa46>
 800609c:	d102      	bne.n	80060a4 <_dtoa_r+0xadc>
 800609e:	f018 0f01 	tst.w	r8, #1
 80060a2:	d1b4      	bne.n	800600e <_dtoa_r+0xa46>
 80060a4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80060a8:	1e6a      	subs	r2, r5, #1
 80060aa:	2b30      	cmp	r3, #48	; 0x30
 80060ac:	f47f af0f 	bne.w	8005ece <_dtoa_r+0x906>
 80060b0:	4615      	mov	r5, r2
 80060b2:	e7f7      	b.n	80060a4 <_dtoa_r+0xadc>
 80060b4:	9b06      	ldr	r3, [sp, #24]
 80060b6:	4293      	cmp	r3, r2
 80060b8:	d105      	bne.n	80060c6 <_dtoa_r+0xafe>
 80060ba:	2331      	movs	r3, #49	; 0x31
 80060bc:	9a06      	ldr	r2, [sp, #24]
 80060be:	f10a 0a01 	add.w	sl, sl, #1
 80060c2:	7013      	strb	r3, [r2, #0]
 80060c4:	e703      	b.n	8005ece <_dtoa_r+0x906>
 80060c6:	4615      	mov	r5, r2
 80060c8:	e7a1      	b.n	800600e <_dtoa_r+0xa46>
 80060ca:	4b17      	ldr	r3, [pc, #92]	; (8006128 <_dtoa_r+0xb60>)
 80060cc:	f7ff bae1 	b.w	8005692 <_dtoa_r+0xca>
 80060d0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	f47f aabb 	bne.w	800564e <_dtoa_r+0x86>
 80060d8:	4b14      	ldr	r3, [pc, #80]	; (800612c <_dtoa_r+0xb64>)
 80060da:	f7ff bada 	b.w	8005692 <_dtoa_r+0xca>
 80060de:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80060e0:	2b01      	cmp	r3, #1
 80060e2:	f77f ae3f 	ble.w	8005d64 <_dtoa_r+0x79c>
 80060e6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80060e8:	9308      	str	r3, [sp, #32]
 80060ea:	e653      	b.n	8005d94 <_dtoa_r+0x7cc>
 80060ec:	9b04      	ldr	r3, [sp, #16]
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	dc03      	bgt.n	80060fa <_dtoa_r+0xb32>
 80060f2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80060f4:	2b02      	cmp	r3, #2
 80060f6:	f73f aed5 	bgt.w	8005ea4 <_dtoa_r+0x8dc>
 80060fa:	9d06      	ldr	r5, [sp, #24]
 80060fc:	4631      	mov	r1, r6
 80060fe:	4658      	mov	r0, fp
 8006100:	f7ff f9d2 	bl	80054a8 <quorem>
 8006104:	9b06      	ldr	r3, [sp, #24]
 8006106:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800610a:	f805 8b01 	strb.w	r8, [r5], #1
 800610e:	9a04      	ldr	r2, [sp, #16]
 8006110:	1aeb      	subs	r3, r5, r3
 8006112:	429a      	cmp	r2, r3
 8006114:	ddb5      	ble.n	8006082 <_dtoa_r+0xaba>
 8006116:	4659      	mov	r1, fp
 8006118:	2300      	movs	r3, #0
 800611a:	220a      	movs	r2, #10
 800611c:	4620      	mov	r0, r4
 800611e:	f000 f881 	bl	8006224 <__multadd>
 8006122:	4683      	mov	fp, r0
 8006124:	e7ea      	b.n	80060fc <_dtoa_r+0xb34>
 8006126:	bf00      	nop
 8006128:	08006ee4 	.word	0x08006ee4
 800612c:	08006f08 	.word	0x08006f08

08006130 <_localeconv_r>:
 8006130:	4b04      	ldr	r3, [pc, #16]	; (8006144 <_localeconv_r+0x14>)
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	6a18      	ldr	r0, [r3, #32]
 8006136:	4b04      	ldr	r3, [pc, #16]	; (8006148 <_localeconv_r+0x18>)
 8006138:	2800      	cmp	r0, #0
 800613a:	bf08      	it	eq
 800613c:	4618      	moveq	r0, r3
 800613e:	30f0      	adds	r0, #240	; 0xf0
 8006140:	4770      	bx	lr
 8006142:	bf00      	nop
 8006144:	20000010 	.word	0x20000010
 8006148:	20000074 	.word	0x20000074

0800614c <malloc>:
 800614c:	4b02      	ldr	r3, [pc, #8]	; (8006158 <malloc+0xc>)
 800614e:	4601      	mov	r1, r0
 8006150:	6818      	ldr	r0, [r3, #0]
 8006152:	f000 bb53 	b.w	80067fc <_malloc_r>
 8006156:	bf00      	nop
 8006158:	20000010 	.word	0x20000010

0800615c <memchr>:
 800615c:	b510      	push	{r4, lr}
 800615e:	b2c9      	uxtb	r1, r1
 8006160:	4402      	add	r2, r0
 8006162:	4290      	cmp	r0, r2
 8006164:	4603      	mov	r3, r0
 8006166:	d101      	bne.n	800616c <memchr+0x10>
 8006168:	2300      	movs	r3, #0
 800616a:	e003      	b.n	8006174 <memchr+0x18>
 800616c:	781c      	ldrb	r4, [r3, #0]
 800616e:	3001      	adds	r0, #1
 8006170:	428c      	cmp	r4, r1
 8006172:	d1f6      	bne.n	8006162 <memchr+0x6>
 8006174:	4618      	mov	r0, r3
 8006176:	bd10      	pop	{r4, pc}

08006178 <memcpy>:
 8006178:	b510      	push	{r4, lr}
 800617a:	1e43      	subs	r3, r0, #1
 800617c:	440a      	add	r2, r1
 800617e:	4291      	cmp	r1, r2
 8006180:	d100      	bne.n	8006184 <memcpy+0xc>
 8006182:	bd10      	pop	{r4, pc}
 8006184:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006188:	f803 4f01 	strb.w	r4, [r3, #1]!
 800618c:	e7f7      	b.n	800617e <memcpy+0x6>

0800618e <_Balloc>:
 800618e:	b570      	push	{r4, r5, r6, lr}
 8006190:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006192:	4604      	mov	r4, r0
 8006194:	460e      	mov	r6, r1
 8006196:	b93d      	cbnz	r5, 80061a8 <_Balloc+0x1a>
 8006198:	2010      	movs	r0, #16
 800619a:	f7ff ffd7 	bl	800614c <malloc>
 800619e:	6260      	str	r0, [r4, #36]	; 0x24
 80061a0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80061a4:	6005      	str	r5, [r0, #0]
 80061a6:	60c5      	str	r5, [r0, #12]
 80061a8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80061aa:	68eb      	ldr	r3, [r5, #12]
 80061ac:	b183      	cbz	r3, 80061d0 <_Balloc+0x42>
 80061ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80061b0:	68db      	ldr	r3, [r3, #12]
 80061b2:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80061b6:	b9b8      	cbnz	r0, 80061e8 <_Balloc+0x5a>
 80061b8:	2101      	movs	r1, #1
 80061ba:	fa01 f506 	lsl.w	r5, r1, r6
 80061be:	1d6a      	adds	r2, r5, #5
 80061c0:	0092      	lsls	r2, r2, #2
 80061c2:	4620      	mov	r0, r4
 80061c4:	f000 fabf 	bl	8006746 <_calloc_r>
 80061c8:	b160      	cbz	r0, 80061e4 <_Balloc+0x56>
 80061ca:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80061ce:	e00e      	b.n	80061ee <_Balloc+0x60>
 80061d0:	2221      	movs	r2, #33	; 0x21
 80061d2:	2104      	movs	r1, #4
 80061d4:	4620      	mov	r0, r4
 80061d6:	f000 fab6 	bl	8006746 <_calloc_r>
 80061da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80061dc:	60e8      	str	r0, [r5, #12]
 80061de:	68db      	ldr	r3, [r3, #12]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d1e4      	bne.n	80061ae <_Balloc+0x20>
 80061e4:	2000      	movs	r0, #0
 80061e6:	bd70      	pop	{r4, r5, r6, pc}
 80061e8:	6802      	ldr	r2, [r0, #0]
 80061ea:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80061ee:	2300      	movs	r3, #0
 80061f0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80061f4:	e7f7      	b.n	80061e6 <_Balloc+0x58>

080061f6 <_Bfree>:
 80061f6:	b570      	push	{r4, r5, r6, lr}
 80061f8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80061fa:	4606      	mov	r6, r0
 80061fc:	460d      	mov	r5, r1
 80061fe:	b93c      	cbnz	r4, 8006210 <_Bfree+0x1a>
 8006200:	2010      	movs	r0, #16
 8006202:	f7ff ffa3 	bl	800614c <malloc>
 8006206:	6270      	str	r0, [r6, #36]	; 0x24
 8006208:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800620c:	6004      	str	r4, [r0, #0]
 800620e:	60c4      	str	r4, [r0, #12]
 8006210:	b13d      	cbz	r5, 8006222 <_Bfree+0x2c>
 8006212:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8006214:	686a      	ldr	r2, [r5, #4]
 8006216:	68db      	ldr	r3, [r3, #12]
 8006218:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800621c:	6029      	str	r1, [r5, #0]
 800621e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8006222:	bd70      	pop	{r4, r5, r6, pc}

08006224 <__multadd>:
 8006224:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006228:	461f      	mov	r7, r3
 800622a:	4606      	mov	r6, r0
 800622c:	460c      	mov	r4, r1
 800622e:	2300      	movs	r3, #0
 8006230:	690d      	ldr	r5, [r1, #16]
 8006232:	f101 0c14 	add.w	ip, r1, #20
 8006236:	f8dc 0000 	ldr.w	r0, [ip]
 800623a:	3301      	adds	r3, #1
 800623c:	b281      	uxth	r1, r0
 800623e:	fb02 7101 	mla	r1, r2, r1, r7
 8006242:	0c00      	lsrs	r0, r0, #16
 8006244:	0c0f      	lsrs	r7, r1, #16
 8006246:	fb02 7000 	mla	r0, r2, r0, r7
 800624a:	b289      	uxth	r1, r1
 800624c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8006250:	429d      	cmp	r5, r3
 8006252:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8006256:	f84c 1b04 	str.w	r1, [ip], #4
 800625a:	dcec      	bgt.n	8006236 <__multadd+0x12>
 800625c:	b1d7      	cbz	r7, 8006294 <__multadd+0x70>
 800625e:	68a3      	ldr	r3, [r4, #8]
 8006260:	42ab      	cmp	r3, r5
 8006262:	dc12      	bgt.n	800628a <__multadd+0x66>
 8006264:	6861      	ldr	r1, [r4, #4]
 8006266:	4630      	mov	r0, r6
 8006268:	3101      	adds	r1, #1
 800626a:	f7ff ff90 	bl	800618e <_Balloc>
 800626e:	4680      	mov	r8, r0
 8006270:	6922      	ldr	r2, [r4, #16]
 8006272:	f104 010c 	add.w	r1, r4, #12
 8006276:	3202      	adds	r2, #2
 8006278:	0092      	lsls	r2, r2, #2
 800627a:	300c      	adds	r0, #12
 800627c:	f7ff ff7c 	bl	8006178 <memcpy>
 8006280:	4621      	mov	r1, r4
 8006282:	4630      	mov	r0, r6
 8006284:	f7ff ffb7 	bl	80061f6 <_Bfree>
 8006288:	4644      	mov	r4, r8
 800628a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800628e:	3501      	adds	r5, #1
 8006290:	615f      	str	r7, [r3, #20]
 8006292:	6125      	str	r5, [r4, #16]
 8006294:	4620      	mov	r0, r4
 8006296:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800629a <__hi0bits>:
 800629a:	0c02      	lsrs	r2, r0, #16
 800629c:	0412      	lsls	r2, r2, #16
 800629e:	4603      	mov	r3, r0
 80062a0:	b9b2      	cbnz	r2, 80062d0 <__hi0bits+0x36>
 80062a2:	0403      	lsls	r3, r0, #16
 80062a4:	2010      	movs	r0, #16
 80062a6:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80062aa:	bf04      	itt	eq
 80062ac:	021b      	lsleq	r3, r3, #8
 80062ae:	3008      	addeq	r0, #8
 80062b0:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80062b4:	bf04      	itt	eq
 80062b6:	011b      	lsleq	r3, r3, #4
 80062b8:	3004      	addeq	r0, #4
 80062ba:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80062be:	bf04      	itt	eq
 80062c0:	009b      	lsleq	r3, r3, #2
 80062c2:	3002      	addeq	r0, #2
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	db06      	blt.n	80062d6 <__hi0bits+0x3c>
 80062c8:	005b      	lsls	r3, r3, #1
 80062ca:	d503      	bpl.n	80062d4 <__hi0bits+0x3a>
 80062cc:	3001      	adds	r0, #1
 80062ce:	4770      	bx	lr
 80062d0:	2000      	movs	r0, #0
 80062d2:	e7e8      	b.n	80062a6 <__hi0bits+0xc>
 80062d4:	2020      	movs	r0, #32
 80062d6:	4770      	bx	lr

080062d8 <__lo0bits>:
 80062d8:	6803      	ldr	r3, [r0, #0]
 80062da:	4601      	mov	r1, r0
 80062dc:	f013 0207 	ands.w	r2, r3, #7
 80062e0:	d00b      	beq.n	80062fa <__lo0bits+0x22>
 80062e2:	07da      	lsls	r2, r3, #31
 80062e4:	d423      	bmi.n	800632e <__lo0bits+0x56>
 80062e6:	0798      	lsls	r0, r3, #30
 80062e8:	bf49      	itett	mi
 80062ea:	085b      	lsrmi	r3, r3, #1
 80062ec:	089b      	lsrpl	r3, r3, #2
 80062ee:	2001      	movmi	r0, #1
 80062f0:	600b      	strmi	r3, [r1, #0]
 80062f2:	bf5c      	itt	pl
 80062f4:	600b      	strpl	r3, [r1, #0]
 80062f6:	2002      	movpl	r0, #2
 80062f8:	4770      	bx	lr
 80062fa:	b298      	uxth	r0, r3
 80062fc:	b9a8      	cbnz	r0, 800632a <__lo0bits+0x52>
 80062fe:	2010      	movs	r0, #16
 8006300:	0c1b      	lsrs	r3, r3, #16
 8006302:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006306:	bf04      	itt	eq
 8006308:	0a1b      	lsreq	r3, r3, #8
 800630a:	3008      	addeq	r0, #8
 800630c:	071a      	lsls	r2, r3, #28
 800630e:	bf04      	itt	eq
 8006310:	091b      	lsreq	r3, r3, #4
 8006312:	3004      	addeq	r0, #4
 8006314:	079a      	lsls	r2, r3, #30
 8006316:	bf04      	itt	eq
 8006318:	089b      	lsreq	r3, r3, #2
 800631a:	3002      	addeq	r0, #2
 800631c:	07da      	lsls	r2, r3, #31
 800631e:	d402      	bmi.n	8006326 <__lo0bits+0x4e>
 8006320:	085b      	lsrs	r3, r3, #1
 8006322:	d006      	beq.n	8006332 <__lo0bits+0x5a>
 8006324:	3001      	adds	r0, #1
 8006326:	600b      	str	r3, [r1, #0]
 8006328:	4770      	bx	lr
 800632a:	4610      	mov	r0, r2
 800632c:	e7e9      	b.n	8006302 <__lo0bits+0x2a>
 800632e:	2000      	movs	r0, #0
 8006330:	4770      	bx	lr
 8006332:	2020      	movs	r0, #32
 8006334:	4770      	bx	lr

08006336 <__i2b>:
 8006336:	b510      	push	{r4, lr}
 8006338:	460c      	mov	r4, r1
 800633a:	2101      	movs	r1, #1
 800633c:	f7ff ff27 	bl	800618e <_Balloc>
 8006340:	2201      	movs	r2, #1
 8006342:	6144      	str	r4, [r0, #20]
 8006344:	6102      	str	r2, [r0, #16]
 8006346:	bd10      	pop	{r4, pc}

08006348 <__multiply>:
 8006348:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800634c:	4614      	mov	r4, r2
 800634e:	690a      	ldr	r2, [r1, #16]
 8006350:	6923      	ldr	r3, [r4, #16]
 8006352:	4688      	mov	r8, r1
 8006354:	429a      	cmp	r2, r3
 8006356:	bfbe      	ittt	lt
 8006358:	460b      	movlt	r3, r1
 800635a:	46a0      	movlt	r8, r4
 800635c:	461c      	movlt	r4, r3
 800635e:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006362:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8006366:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800636a:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800636e:	eb07 0609 	add.w	r6, r7, r9
 8006372:	42b3      	cmp	r3, r6
 8006374:	bfb8      	it	lt
 8006376:	3101      	addlt	r1, #1
 8006378:	f7ff ff09 	bl	800618e <_Balloc>
 800637c:	f100 0514 	add.w	r5, r0, #20
 8006380:	462b      	mov	r3, r5
 8006382:	2200      	movs	r2, #0
 8006384:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8006388:	4573      	cmp	r3, lr
 800638a:	d316      	bcc.n	80063ba <__multiply+0x72>
 800638c:	f104 0214 	add.w	r2, r4, #20
 8006390:	f108 0114 	add.w	r1, r8, #20
 8006394:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8006398:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800639c:	9300      	str	r3, [sp, #0]
 800639e:	9b00      	ldr	r3, [sp, #0]
 80063a0:	9201      	str	r2, [sp, #4]
 80063a2:	4293      	cmp	r3, r2
 80063a4:	d80c      	bhi.n	80063c0 <__multiply+0x78>
 80063a6:	2e00      	cmp	r6, #0
 80063a8:	dd03      	ble.n	80063b2 <__multiply+0x6a>
 80063aa:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d05d      	beq.n	800646e <__multiply+0x126>
 80063b2:	6106      	str	r6, [r0, #16]
 80063b4:	b003      	add	sp, #12
 80063b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063ba:	f843 2b04 	str.w	r2, [r3], #4
 80063be:	e7e3      	b.n	8006388 <__multiply+0x40>
 80063c0:	f8b2 b000 	ldrh.w	fp, [r2]
 80063c4:	f1bb 0f00 	cmp.w	fp, #0
 80063c8:	d023      	beq.n	8006412 <__multiply+0xca>
 80063ca:	4689      	mov	r9, r1
 80063cc:	46ac      	mov	ip, r5
 80063ce:	f04f 0800 	mov.w	r8, #0
 80063d2:	f859 4b04 	ldr.w	r4, [r9], #4
 80063d6:	f8dc a000 	ldr.w	sl, [ip]
 80063da:	b2a3      	uxth	r3, r4
 80063dc:	fa1f fa8a 	uxth.w	sl, sl
 80063e0:	fb0b a303 	mla	r3, fp, r3, sl
 80063e4:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80063e8:	f8dc 4000 	ldr.w	r4, [ip]
 80063ec:	4443      	add	r3, r8
 80063ee:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80063f2:	fb0b 840a 	mla	r4, fp, sl, r8
 80063f6:	46e2      	mov	sl, ip
 80063f8:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80063fc:	b29b      	uxth	r3, r3
 80063fe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8006402:	454f      	cmp	r7, r9
 8006404:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8006408:	f84a 3b04 	str.w	r3, [sl], #4
 800640c:	d82b      	bhi.n	8006466 <__multiply+0x11e>
 800640e:	f8cc 8004 	str.w	r8, [ip, #4]
 8006412:	9b01      	ldr	r3, [sp, #4]
 8006414:	3204      	adds	r2, #4
 8006416:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800641a:	f1ba 0f00 	cmp.w	sl, #0
 800641e:	d020      	beq.n	8006462 <__multiply+0x11a>
 8006420:	4689      	mov	r9, r1
 8006422:	46a8      	mov	r8, r5
 8006424:	f04f 0b00 	mov.w	fp, #0
 8006428:	682b      	ldr	r3, [r5, #0]
 800642a:	f8b9 c000 	ldrh.w	ip, [r9]
 800642e:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8006432:	b29b      	uxth	r3, r3
 8006434:	fb0a 440c 	mla	r4, sl, ip, r4
 8006438:	46c4      	mov	ip, r8
 800643a:	445c      	add	r4, fp
 800643c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8006440:	f84c 3b04 	str.w	r3, [ip], #4
 8006444:	f859 3b04 	ldr.w	r3, [r9], #4
 8006448:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800644c:	0c1b      	lsrs	r3, r3, #16
 800644e:	fb0a b303 	mla	r3, sl, r3, fp
 8006452:	454f      	cmp	r7, r9
 8006454:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8006458:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800645c:	d805      	bhi.n	800646a <__multiply+0x122>
 800645e:	f8c8 3004 	str.w	r3, [r8, #4]
 8006462:	3504      	adds	r5, #4
 8006464:	e79b      	b.n	800639e <__multiply+0x56>
 8006466:	46d4      	mov	ip, sl
 8006468:	e7b3      	b.n	80063d2 <__multiply+0x8a>
 800646a:	46e0      	mov	r8, ip
 800646c:	e7dd      	b.n	800642a <__multiply+0xe2>
 800646e:	3e01      	subs	r6, #1
 8006470:	e799      	b.n	80063a6 <__multiply+0x5e>
	...

08006474 <__pow5mult>:
 8006474:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006478:	4615      	mov	r5, r2
 800647a:	f012 0203 	ands.w	r2, r2, #3
 800647e:	4606      	mov	r6, r0
 8006480:	460f      	mov	r7, r1
 8006482:	d007      	beq.n	8006494 <__pow5mult+0x20>
 8006484:	4c21      	ldr	r4, [pc, #132]	; (800650c <__pow5mult+0x98>)
 8006486:	3a01      	subs	r2, #1
 8006488:	2300      	movs	r3, #0
 800648a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800648e:	f7ff fec9 	bl	8006224 <__multadd>
 8006492:	4607      	mov	r7, r0
 8006494:	10ad      	asrs	r5, r5, #2
 8006496:	d035      	beq.n	8006504 <__pow5mult+0x90>
 8006498:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800649a:	b93c      	cbnz	r4, 80064ac <__pow5mult+0x38>
 800649c:	2010      	movs	r0, #16
 800649e:	f7ff fe55 	bl	800614c <malloc>
 80064a2:	6270      	str	r0, [r6, #36]	; 0x24
 80064a4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80064a8:	6004      	str	r4, [r0, #0]
 80064aa:	60c4      	str	r4, [r0, #12]
 80064ac:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80064b0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80064b4:	b94c      	cbnz	r4, 80064ca <__pow5mult+0x56>
 80064b6:	f240 2171 	movw	r1, #625	; 0x271
 80064ba:	4630      	mov	r0, r6
 80064bc:	f7ff ff3b 	bl	8006336 <__i2b>
 80064c0:	2300      	movs	r3, #0
 80064c2:	4604      	mov	r4, r0
 80064c4:	f8c8 0008 	str.w	r0, [r8, #8]
 80064c8:	6003      	str	r3, [r0, #0]
 80064ca:	f04f 0800 	mov.w	r8, #0
 80064ce:	07eb      	lsls	r3, r5, #31
 80064d0:	d50a      	bpl.n	80064e8 <__pow5mult+0x74>
 80064d2:	4639      	mov	r1, r7
 80064d4:	4622      	mov	r2, r4
 80064d6:	4630      	mov	r0, r6
 80064d8:	f7ff ff36 	bl	8006348 <__multiply>
 80064dc:	4681      	mov	r9, r0
 80064de:	4639      	mov	r1, r7
 80064e0:	4630      	mov	r0, r6
 80064e2:	f7ff fe88 	bl	80061f6 <_Bfree>
 80064e6:	464f      	mov	r7, r9
 80064e8:	106d      	asrs	r5, r5, #1
 80064ea:	d00b      	beq.n	8006504 <__pow5mult+0x90>
 80064ec:	6820      	ldr	r0, [r4, #0]
 80064ee:	b938      	cbnz	r0, 8006500 <__pow5mult+0x8c>
 80064f0:	4622      	mov	r2, r4
 80064f2:	4621      	mov	r1, r4
 80064f4:	4630      	mov	r0, r6
 80064f6:	f7ff ff27 	bl	8006348 <__multiply>
 80064fa:	6020      	str	r0, [r4, #0]
 80064fc:	f8c0 8000 	str.w	r8, [r0]
 8006500:	4604      	mov	r4, r0
 8006502:	e7e4      	b.n	80064ce <__pow5mult+0x5a>
 8006504:	4638      	mov	r0, r7
 8006506:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800650a:	bf00      	nop
 800650c:	08007008 	.word	0x08007008

08006510 <__lshift>:
 8006510:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006514:	460c      	mov	r4, r1
 8006516:	4607      	mov	r7, r0
 8006518:	4616      	mov	r6, r2
 800651a:	6923      	ldr	r3, [r4, #16]
 800651c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006520:	eb0a 0903 	add.w	r9, sl, r3
 8006524:	6849      	ldr	r1, [r1, #4]
 8006526:	68a3      	ldr	r3, [r4, #8]
 8006528:	f109 0501 	add.w	r5, r9, #1
 800652c:	42ab      	cmp	r3, r5
 800652e:	db32      	blt.n	8006596 <__lshift+0x86>
 8006530:	4638      	mov	r0, r7
 8006532:	f7ff fe2c 	bl	800618e <_Balloc>
 8006536:	2300      	movs	r3, #0
 8006538:	4680      	mov	r8, r0
 800653a:	461a      	mov	r2, r3
 800653c:	f100 0114 	add.w	r1, r0, #20
 8006540:	4553      	cmp	r3, sl
 8006542:	db2b      	blt.n	800659c <__lshift+0x8c>
 8006544:	6920      	ldr	r0, [r4, #16]
 8006546:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800654a:	f104 0314 	add.w	r3, r4, #20
 800654e:	f016 021f 	ands.w	r2, r6, #31
 8006552:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006556:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800655a:	d025      	beq.n	80065a8 <__lshift+0x98>
 800655c:	2000      	movs	r0, #0
 800655e:	f1c2 0e20 	rsb	lr, r2, #32
 8006562:	468a      	mov	sl, r1
 8006564:	681e      	ldr	r6, [r3, #0]
 8006566:	4096      	lsls	r6, r2
 8006568:	4330      	orrs	r0, r6
 800656a:	f84a 0b04 	str.w	r0, [sl], #4
 800656e:	f853 0b04 	ldr.w	r0, [r3], #4
 8006572:	459c      	cmp	ip, r3
 8006574:	fa20 f00e 	lsr.w	r0, r0, lr
 8006578:	d814      	bhi.n	80065a4 <__lshift+0x94>
 800657a:	6048      	str	r0, [r1, #4]
 800657c:	b108      	cbz	r0, 8006582 <__lshift+0x72>
 800657e:	f109 0502 	add.w	r5, r9, #2
 8006582:	3d01      	subs	r5, #1
 8006584:	4638      	mov	r0, r7
 8006586:	f8c8 5010 	str.w	r5, [r8, #16]
 800658a:	4621      	mov	r1, r4
 800658c:	f7ff fe33 	bl	80061f6 <_Bfree>
 8006590:	4640      	mov	r0, r8
 8006592:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006596:	3101      	adds	r1, #1
 8006598:	005b      	lsls	r3, r3, #1
 800659a:	e7c7      	b.n	800652c <__lshift+0x1c>
 800659c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80065a0:	3301      	adds	r3, #1
 80065a2:	e7cd      	b.n	8006540 <__lshift+0x30>
 80065a4:	4651      	mov	r1, sl
 80065a6:	e7dc      	b.n	8006562 <__lshift+0x52>
 80065a8:	3904      	subs	r1, #4
 80065aa:	f853 2b04 	ldr.w	r2, [r3], #4
 80065ae:	459c      	cmp	ip, r3
 80065b0:	f841 2f04 	str.w	r2, [r1, #4]!
 80065b4:	d8f9      	bhi.n	80065aa <__lshift+0x9a>
 80065b6:	e7e4      	b.n	8006582 <__lshift+0x72>

080065b8 <__mcmp>:
 80065b8:	6903      	ldr	r3, [r0, #16]
 80065ba:	690a      	ldr	r2, [r1, #16]
 80065bc:	b530      	push	{r4, r5, lr}
 80065be:	1a9b      	subs	r3, r3, r2
 80065c0:	d10c      	bne.n	80065dc <__mcmp+0x24>
 80065c2:	0092      	lsls	r2, r2, #2
 80065c4:	3014      	adds	r0, #20
 80065c6:	3114      	adds	r1, #20
 80065c8:	1884      	adds	r4, r0, r2
 80065ca:	4411      	add	r1, r2
 80065cc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80065d0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80065d4:	4295      	cmp	r5, r2
 80065d6:	d003      	beq.n	80065e0 <__mcmp+0x28>
 80065d8:	d305      	bcc.n	80065e6 <__mcmp+0x2e>
 80065da:	2301      	movs	r3, #1
 80065dc:	4618      	mov	r0, r3
 80065de:	bd30      	pop	{r4, r5, pc}
 80065e0:	42a0      	cmp	r0, r4
 80065e2:	d3f3      	bcc.n	80065cc <__mcmp+0x14>
 80065e4:	e7fa      	b.n	80065dc <__mcmp+0x24>
 80065e6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80065ea:	e7f7      	b.n	80065dc <__mcmp+0x24>

080065ec <__mdiff>:
 80065ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80065f0:	460d      	mov	r5, r1
 80065f2:	4607      	mov	r7, r0
 80065f4:	4611      	mov	r1, r2
 80065f6:	4628      	mov	r0, r5
 80065f8:	4614      	mov	r4, r2
 80065fa:	f7ff ffdd 	bl	80065b8 <__mcmp>
 80065fe:	1e06      	subs	r6, r0, #0
 8006600:	d108      	bne.n	8006614 <__mdiff+0x28>
 8006602:	4631      	mov	r1, r6
 8006604:	4638      	mov	r0, r7
 8006606:	f7ff fdc2 	bl	800618e <_Balloc>
 800660a:	2301      	movs	r3, #1
 800660c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8006610:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006614:	bfa4      	itt	ge
 8006616:	4623      	movge	r3, r4
 8006618:	462c      	movge	r4, r5
 800661a:	4638      	mov	r0, r7
 800661c:	6861      	ldr	r1, [r4, #4]
 800661e:	bfa6      	itte	ge
 8006620:	461d      	movge	r5, r3
 8006622:	2600      	movge	r6, #0
 8006624:	2601      	movlt	r6, #1
 8006626:	f7ff fdb2 	bl	800618e <_Balloc>
 800662a:	f04f 0e00 	mov.w	lr, #0
 800662e:	60c6      	str	r6, [r0, #12]
 8006630:	692b      	ldr	r3, [r5, #16]
 8006632:	6926      	ldr	r6, [r4, #16]
 8006634:	f104 0214 	add.w	r2, r4, #20
 8006638:	f105 0914 	add.w	r9, r5, #20
 800663c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8006640:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8006644:	f100 0114 	add.w	r1, r0, #20
 8006648:	f852 ab04 	ldr.w	sl, [r2], #4
 800664c:	f859 5b04 	ldr.w	r5, [r9], #4
 8006650:	fa1f f38a 	uxth.w	r3, sl
 8006654:	4473      	add	r3, lr
 8006656:	b2ac      	uxth	r4, r5
 8006658:	1b1b      	subs	r3, r3, r4
 800665a:	0c2c      	lsrs	r4, r5, #16
 800665c:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8006660:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8006664:	b29b      	uxth	r3, r3
 8006666:	ea4f 4e24 	mov.w	lr, r4, asr #16
 800666a:	45c8      	cmp	r8, r9
 800666c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8006670:	4694      	mov	ip, r2
 8006672:	f841 4b04 	str.w	r4, [r1], #4
 8006676:	d8e7      	bhi.n	8006648 <__mdiff+0x5c>
 8006678:	45bc      	cmp	ip, r7
 800667a:	d304      	bcc.n	8006686 <__mdiff+0x9a>
 800667c:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8006680:	b183      	cbz	r3, 80066a4 <__mdiff+0xb8>
 8006682:	6106      	str	r6, [r0, #16]
 8006684:	e7c4      	b.n	8006610 <__mdiff+0x24>
 8006686:	f85c 4b04 	ldr.w	r4, [ip], #4
 800668a:	b2a2      	uxth	r2, r4
 800668c:	4472      	add	r2, lr
 800668e:	1413      	asrs	r3, r2, #16
 8006690:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8006694:	b292      	uxth	r2, r2
 8006696:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800669a:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800669e:	f841 2b04 	str.w	r2, [r1], #4
 80066a2:	e7e9      	b.n	8006678 <__mdiff+0x8c>
 80066a4:	3e01      	subs	r6, #1
 80066a6:	e7e9      	b.n	800667c <__mdiff+0x90>

080066a8 <__d2b>:
 80066a8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80066ac:	461c      	mov	r4, r3
 80066ae:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 80066b2:	2101      	movs	r1, #1
 80066b4:	4690      	mov	r8, r2
 80066b6:	f7ff fd6a 	bl	800618e <_Balloc>
 80066ba:	f3c4 0213 	ubfx	r2, r4, #0, #20
 80066be:	f3c4 540a 	ubfx	r4, r4, #20, #11
 80066c2:	4607      	mov	r7, r0
 80066c4:	bb34      	cbnz	r4, 8006714 <__d2b+0x6c>
 80066c6:	9201      	str	r2, [sp, #4]
 80066c8:	f1b8 0200 	subs.w	r2, r8, #0
 80066cc:	d027      	beq.n	800671e <__d2b+0x76>
 80066ce:	a802      	add	r0, sp, #8
 80066d0:	f840 2d08 	str.w	r2, [r0, #-8]!
 80066d4:	f7ff fe00 	bl	80062d8 <__lo0bits>
 80066d8:	9900      	ldr	r1, [sp, #0]
 80066da:	b1f0      	cbz	r0, 800671a <__d2b+0x72>
 80066dc:	9a01      	ldr	r2, [sp, #4]
 80066de:	f1c0 0320 	rsb	r3, r0, #32
 80066e2:	fa02 f303 	lsl.w	r3, r2, r3
 80066e6:	430b      	orrs	r3, r1
 80066e8:	40c2      	lsrs	r2, r0
 80066ea:	617b      	str	r3, [r7, #20]
 80066ec:	9201      	str	r2, [sp, #4]
 80066ee:	9b01      	ldr	r3, [sp, #4]
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	bf14      	ite	ne
 80066f4:	2102      	movne	r1, #2
 80066f6:	2101      	moveq	r1, #1
 80066f8:	61bb      	str	r3, [r7, #24]
 80066fa:	6139      	str	r1, [r7, #16]
 80066fc:	b1c4      	cbz	r4, 8006730 <__d2b+0x88>
 80066fe:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8006702:	4404      	add	r4, r0
 8006704:	6034      	str	r4, [r6, #0]
 8006706:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800670a:	6028      	str	r0, [r5, #0]
 800670c:	4638      	mov	r0, r7
 800670e:	b002      	add	sp, #8
 8006710:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006714:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8006718:	e7d5      	b.n	80066c6 <__d2b+0x1e>
 800671a:	6179      	str	r1, [r7, #20]
 800671c:	e7e7      	b.n	80066ee <__d2b+0x46>
 800671e:	a801      	add	r0, sp, #4
 8006720:	f7ff fdda 	bl	80062d8 <__lo0bits>
 8006724:	2101      	movs	r1, #1
 8006726:	9b01      	ldr	r3, [sp, #4]
 8006728:	6139      	str	r1, [r7, #16]
 800672a:	617b      	str	r3, [r7, #20]
 800672c:	3020      	adds	r0, #32
 800672e:	e7e5      	b.n	80066fc <__d2b+0x54>
 8006730:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006734:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8006738:	6030      	str	r0, [r6, #0]
 800673a:	6918      	ldr	r0, [r3, #16]
 800673c:	f7ff fdad 	bl	800629a <__hi0bits>
 8006740:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8006744:	e7e1      	b.n	800670a <__d2b+0x62>

08006746 <_calloc_r>:
 8006746:	b538      	push	{r3, r4, r5, lr}
 8006748:	fb02 f401 	mul.w	r4, r2, r1
 800674c:	4621      	mov	r1, r4
 800674e:	f000 f855 	bl	80067fc <_malloc_r>
 8006752:	4605      	mov	r5, r0
 8006754:	b118      	cbz	r0, 800675e <_calloc_r+0x18>
 8006756:	4622      	mov	r2, r4
 8006758:	2100      	movs	r1, #0
 800675a:	f7fe fa2d 	bl	8004bb8 <memset>
 800675e:	4628      	mov	r0, r5
 8006760:	bd38      	pop	{r3, r4, r5, pc}
	...

08006764 <_free_r>:
 8006764:	b538      	push	{r3, r4, r5, lr}
 8006766:	4605      	mov	r5, r0
 8006768:	2900      	cmp	r1, #0
 800676a:	d043      	beq.n	80067f4 <_free_r+0x90>
 800676c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006770:	1f0c      	subs	r4, r1, #4
 8006772:	2b00      	cmp	r3, #0
 8006774:	bfb8      	it	lt
 8006776:	18e4      	addlt	r4, r4, r3
 8006778:	f000 fa27 	bl	8006bca <__malloc_lock>
 800677c:	4a1e      	ldr	r2, [pc, #120]	; (80067f8 <_free_r+0x94>)
 800677e:	6813      	ldr	r3, [r2, #0]
 8006780:	4610      	mov	r0, r2
 8006782:	b933      	cbnz	r3, 8006792 <_free_r+0x2e>
 8006784:	6063      	str	r3, [r4, #4]
 8006786:	6014      	str	r4, [r2, #0]
 8006788:	4628      	mov	r0, r5
 800678a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800678e:	f000 ba1d 	b.w	8006bcc <__malloc_unlock>
 8006792:	42a3      	cmp	r3, r4
 8006794:	d90b      	bls.n	80067ae <_free_r+0x4a>
 8006796:	6821      	ldr	r1, [r4, #0]
 8006798:	1862      	adds	r2, r4, r1
 800679a:	4293      	cmp	r3, r2
 800679c:	bf01      	itttt	eq
 800679e:	681a      	ldreq	r2, [r3, #0]
 80067a0:	685b      	ldreq	r3, [r3, #4]
 80067a2:	1852      	addeq	r2, r2, r1
 80067a4:	6022      	streq	r2, [r4, #0]
 80067a6:	6063      	str	r3, [r4, #4]
 80067a8:	6004      	str	r4, [r0, #0]
 80067aa:	e7ed      	b.n	8006788 <_free_r+0x24>
 80067ac:	4613      	mov	r3, r2
 80067ae:	685a      	ldr	r2, [r3, #4]
 80067b0:	b10a      	cbz	r2, 80067b6 <_free_r+0x52>
 80067b2:	42a2      	cmp	r2, r4
 80067b4:	d9fa      	bls.n	80067ac <_free_r+0x48>
 80067b6:	6819      	ldr	r1, [r3, #0]
 80067b8:	1858      	adds	r0, r3, r1
 80067ba:	42a0      	cmp	r0, r4
 80067bc:	d10b      	bne.n	80067d6 <_free_r+0x72>
 80067be:	6820      	ldr	r0, [r4, #0]
 80067c0:	4401      	add	r1, r0
 80067c2:	1858      	adds	r0, r3, r1
 80067c4:	4282      	cmp	r2, r0
 80067c6:	6019      	str	r1, [r3, #0]
 80067c8:	d1de      	bne.n	8006788 <_free_r+0x24>
 80067ca:	6810      	ldr	r0, [r2, #0]
 80067cc:	6852      	ldr	r2, [r2, #4]
 80067ce:	4401      	add	r1, r0
 80067d0:	6019      	str	r1, [r3, #0]
 80067d2:	605a      	str	r2, [r3, #4]
 80067d4:	e7d8      	b.n	8006788 <_free_r+0x24>
 80067d6:	d902      	bls.n	80067de <_free_r+0x7a>
 80067d8:	230c      	movs	r3, #12
 80067da:	602b      	str	r3, [r5, #0]
 80067dc:	e7d4      	b.n	8006788 <_free_r+0x24>
 80067de:	6820      	ldr	r0, [r4, #0]
 80067e0:	1821      	adds	r1, r4, r0
 80067e2:	428a      	cmp	r2, r1
 80067e4:	bf01      	itttt	eq
 80067e6:	6811      	ldreq	r1, [r2, #0]
 80067e8:	6852      	ldreq	r2, [r2, #4]
 80067ea:	1809      	addeq	r1, r1, r0
 80067ec:	6021      	streq	r1, [r4, #0]
 80067ee:	6062      	str	r2, [r4, #4]
 80067f0:	605c      	str	r4, [r3, #4]
 80067f2:	e7c9      	b.n	8006788 <_free_r+0x24>
 80067f4:	bd38      	pop	{r3, r4, r5, pc}
 80067f6:	bf00      	nop
 80067f8:	20000234 	.word	0x20000234

080067fc <_malloc_r>:
 80067fc:	b570      	push	{r4, r5, r6, lr}
 80067fe:	1ccd      	adds	r5, r1, #3
 8006800:	f025 0503 	bic.w	r5, r5, #3
 8006804:	3508      	adds	r5, #8
 8006806:	2d0c      	cmp	r5, #12
 8006808:	bf38      	it	cc
 800680a:	250c      	movcc	r5, #12
 800680c:	2d00      	cmp	r5, #0
 800680e:	4606      	mov	r6, r0
 8006810:	db01      	blt.n	8006816 <_malloc_r+0x1a>
 8006812:	42a9      	cmp	r1, r5
 8006814:	d903      	bls.n	800681e <_malloc_r+0x22>
 8006816:	230c      	movs	r3, #12
 8006818:	6033      	str	r3, [r6, #0]
 800681a:	2000      	movs	r0, #0
 800681c:	bd70      	pop	{r4, r5, r6, pc}
 800681e:	f000 f9d4 	bl	8006bca <__malloc_lock>
 8006822:	4a21      	ldr	r2, [pc, #132]	; (80068a8 <_malloc_r+0xac>)
 8006824:	6814      	ldr	r4, [r2, #0]
 8006826:	4621      	mov	r1, r4
 8006828:	b991      	cbnz	r1, 8006850 <_malloc_r+0x54>
 800682a:	4c20      	ldr	r4, [pc, #128]	; (80068ac <_malloc_r+0xb0>)
 800682c:	6823      	ldr	r3, [r4, #0]
 800682e:	b91b      	cbnz	r3, 8006838 <_malloc_r+0x3c>
 8006830:	4630      	mov	r0, r6
 8006832:	f000 f98f 	bl	8006b54 <_sbrk_r>
 8006836:	6020      	str	r0, [r4, #0]
 8006838:	4629      	mov	r1, r5
 800683a:	4630      	mov	r0, r6
 800683c:	f000 f98a 	bl	8006b54 <_sbrk_r>
 8006840:	1c43      	adds	r3, r0, #1
 8006842:	d124      	bne.n	800688e <_malloc_r+0x92>
 8006844:	230c      	movs	r3, #12
 8006846:	4630      	mov	r0, r6
 8006848:	6033      	str	r3, [r6, #0]
 800684a:	f000 f9bf 	bl	8006bcc <__malloc_unlock>
 800684e:	e7e4      	b.n	800681a <_malloc_r+0x1e>
 8006850:	680b      	ldr	r3, [r1, #0]
 8006852:	1b5b      	subs	r3, r3, r5
 8006854:	d418      	bmi.n	8006888 <_malloc_r+0x8c>
 8006856:	2b0b      	cmp	r3, #11
 8006858:	d90f      	bls.n	800687a <_malloc_r+0x7e>
 800685a:	600b      	str	r3, [r1, #0]
 800685c:	18cc      	adds	r4, r1, r3
 800685e:	50cd      	str	r5, [r1, r3]
 8006860:	4630      	mov	r0, r6
 8006862:	f000 f9b3 	bl	8006bcc <__malloc_unlock>
 8006866:	f104 000b 	add.w	r0, r4, #11
 800686a:	1d23      	adds	r3, r4, #4
 800686c:	f020 0007 	bic.w	r0, r0, #7
 8006870:	1ac3      	subs	r3, r0, r3
 8006872:	d0d3      	beq.n	800681c <_malloc_r+0x20>
 8006874:	425a      	negs	r2, r3
 8006876:	50e2      	str	r2, [r4, r3]
 8006878:	e7d0      	b.n	800681c <_malloc_r+0x20>
 800687a:	684b      	ldr	r3, [r1, #4]
 800687c:	428c      	cmp	r4, r1
 800687e:	bf16      	itet	ne
 8006880:	6063      	strne	r3, [r4, #4]
 8006882:	6013      	streq	r3, [r2, #0]
 8006884:	460c      	movne	r4, r1
 8006886:	e7eb      	b.n	8006860 <_malloc_r+0x64>
 8006888:	460c      	mov	r4, r1
 800688a:	6849      	ldr	r1, [r1, #4]
 800688c:	e7cc      	b.n	8006828 <_malloc_r+0x2c>
 800688e:	1cc4      	adds	r4, r0, #3
 8006890:	f024 0403 	bic.w	r4, r4, #3
 8006894:	42a0      	cmp	r0, r4
 8006896:	d005      	beq.n	80068a4 <_malloc_r+0xa8>
 8006898:	1a21      	subs	r1, r4, r0
 800689a:	4630      	mov	r0, r6
 800689c:	f000 f95a 	bl	8006b54 <_sbrk_r>
 80068a0:	3001      	adds	r0, #1
 80068a2:	d0cf      	beq.n	8006844 <_malloc_r+0x48>
 80068a4:	6025      	str	r5, [r4, #0]
 80068a6:	e7db      	b.n	8006860 <_malloc_r+0x64>
 80068a8:	20000234 	.word	0x20000234
 80068ac:	20000238 	.word	0x20000238

080068b0 <__ssputs_r>:
 80068b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80068b4:	688e      	ldr	r6, [r1, #8]
 80068b6:	4682      	mov	sl, r0
 80068b8:	429e      	cmp	r6, r3
 80068ba:	460c      	mov	r4, r1
 80068bc:	4690      	mov	r8, r2
 80068be:	4699      	mov	r9, r3
 80068c0:	d837      	bhi.n	8006932 <__ssputs_r+0x82>
 80068c2:	898a      	ldrh	r2, [r1, #12]
 80068c4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80068c8:	d031      	beq.n	800692e <__ssputs_r+0x7e>
 80068ca:	2302      	movs	r3, #2
 80068cc:	6825      	ldr	r5, [r4, #0]
 80068ce:	6909      	ldr	r1, [r1, #16]
 80068d0:	1a6f      	subs	r7, r5, r1
 80068d2:	6965      	ldr	r5, [r4, #20]
 80068d4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80068d8:	fb95 f5f3 	sdiv	r5, r5, r3
 80068dc:	f109 0301 	add.w	r3, r9, #1
 80068e0:	443b      	add	r3, r7
 80068e2:	429d      	cmp	r5, r3
 80068e4:	bf38      	it	cc
 80068e6:	461d      	movcc	r5, r3
 80068e8:	0553      	lsls	r3, r2, #21
 80068ea:	d530      	bpl.n	800694e <__ssputs_r+0x9e>
 80068ec:	4629      	mov	r1, r5
 80068ee:	f7ff ff85 	bl	80067fc <_malloc_r>
 80068f2:	4606      	mov	r6, r0
 80068f4:	b950      	cbnz	r0, 800690c <__ssputs_r+0x5c>
 80068f6:	230c      	movs	r3, #12
 80068f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80068fc:	f8ca 3000 	str.w	r3, [sl]
 8006900:	89a3      	ldrh	r3, [r4, #12]
 8006902:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006906:	81a3      	strh	r3, [r4, #12]
 8006908:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800690c:	463a      	mov	r2, r7
 800690e:	6921      	ldr	r1, [r4, #16]
 8006910:	f7ff fc32 	bl	8006178 <memcpy>
 8006914:	89a3      	ldrh	r3, [r4, #12]
 8006916:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800691a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800691e:	81a3      	strh	r3, [r4, #12]
 8006920:	6126      	str	r6, [r4, #16]
 8006922:	443e      	add	r6, r7
 8006924:	6026      	str	r6, [r4, #0]
 8006926:	464e      	mov	r6, r9
 8006928:	6165      	str	r5, [r4, #20]
 800692a:	1bed      	subs	r5, r5, r7
 800692c:	60a5      	str	r5, [r4, #8]
 800692e:	454e      	cmp	r6, r9
 8006930:	d900      	bls.n	8006934 <__ssputs_r+0x84>
 8006932:	464e      	mov	r6, r9
 8006934:	4632      	mov	r2, r6
 8006936:	4641      	mov	r1, r8
 8006938:	6820      	ldr	r0, [r4, #0]
 800693a:	f000 f92d 	bl	8006b98 <memmove>
 800693e:	68a3      	ldr	r3, [r4, #8]
 8006940:	2000      	movs	r0, #0
 8006942:	1b9b      	subs	r3, r3, r6
 8006944:	60a3      	str	r3, [r4, #8]
 8006946:	6823      	ldr	r3, [r4, #0]
 8006948:	441e      	add	r6, r3
 800694a:	6026      	str	r6, [r4, #0]
 800694c:	e7dc      	b.n	8006908 <__ssputs_r+0x58>
 800694e:	462a      	mov	r2, r5
 8006950:	f000 f93d 	bl	8006bce <_realloc_r>
 8006954:	4606      	mov	r6, r0
 8006956:	2800      	cmp	r0, #0
 8006958:	d1e2      	bne.n	8006920 <__ssputs_r+0x70>
 800695a:	6921      	ldr	r1, [r4, #16]
 800695c:	4650      	mov	r0, sl
 800695e:	f7ff ff01 	bl	8006764 <_free_r>
 8006962:	e7c8      	b.n	80068f6 <__ssputs_r+0x46>

08006964 <_svfiprintf_r>:
 8006964:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006968:	461d      	mov	r5, r3
 800696a:	898b      	ldrh	r3, [r1, #12]
 800696c:	b09d      	sub	sp, #116	; 0x74
 800696e:	061f      	lsls	r7, r3, #24
 8006970:	4680      	mov	r8, r0
 8006972:	460c      	mov	r4, r1
 8006974:	4616      	mov	r6, r2
 8006976:	d50f      	bpl.n	8006998 <_svfiprintf_r+0x34>
 8006978:	690b      	ldr	r3, [r1, #16]
 800697a:	b96b      	cbnz	r3, 8006998 <_svfiprintf_r+0x34>
 800697c:	2140      	movs	r1, #64	; 0x40
 800697e:	f7ff ff3d 	bl	80067fc <_malloc_r>
 8006982:	6020      	str	r0, [r4, #0]
 8006984:	6120      	str	r0, [r4, #16]
 8006986:	b928      	cbnz	r0, 8006994 <_svfiprintf_r+0x30>
 8006988:	230c      	movs	r3, #12
 800698a:	f8c8 3000 	str.w	r3, [r8]
 800698e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006992:	e0c8      	b.n	8006b26 <_svfiprintf_r+0x1c2>
 8006994:	2340      	movs	r3, #64	; 0x40
 8006996:	6163      	str	r3, [r4, #20]
 8006998:	2300      	movs	r3, #0
 800699a:	9309      	str	r3, [sp, #36]	; 0x24
 800699c:	2320      	movs	r3, #32
 800699e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80069a2:	2330      	movs	r3, #48	; 0x30
 80069a4:	f04f 0b01 	mov.w	fp, #1
 80069a8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80069ac:	9503      	str	r5, [sp, #12]
 80069ae:	4637      	mov	r7, r6
 80069b0:	463d      	mov	r5, r7
 80069b2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80069b6:	b10b      	cbz	r3, 80069bc <_svfiprintf_r+0x58>
 80069b8:	2b25      	cmp	r3, #37	; 0x25
 80069ba:	d13e      	bne.n	8006a3a <_svfiprintf_r+0xd6>
 80069bc:	ebb7 0a06 	subs.w	sl, r7, r6
 80069c0:	d00b      	beq.n	80069da <_svfiprintf_r+0x76>
 80069c2:	4653      	mov	r3, sl
 80069c4:	4632      	mov	r2, r6
 80069c6:	4621      	mov	r1, r4
 80069c8:	4640      	mov	r0, r8
 80069ca:	f7ff ff71 	bl	80068b0 <__ssputs_r>
 80069ce:	3001      	adds	r0, #1
 80069d0:	f000 80a4 	beq.w	8006b1c <_svfiprintf_r+0x1b8>
 80069d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80069d6:	4453      	add	r3, sl
 80069d8:	9309      	str	r3, [sp, #36]	; 0x24
 80069da:	783b      	ldrb	r3, [r7, #0]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	f000 809d 	beq.w	8006b1c <_svfiprintf_r+0x1b8>
 80069e2:	2300      	movs	r3, #0
 80069e4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80069e8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80069ec:	9304      	str	r3, [sp, #16]
 80069ee:	9307      	str	r3, [sp, #28]
 80069f0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80069f4:	931a      	str	r3, [sp, #104]	; 0x68
 80069f6:	462f      	mov	r7, r5
 80069f8:	2205      	movs	r2, #5
 80069fa:	f817 1b01 	ldrb.w	r1, [r7], #1
 80069fe:	4850      	ldr	r0, [pc, #320]	; (8006b40 <_svfiprintf_r+0x1dc>)
 8006a00:	f7ff fbac 	bl	800615c <memchr>
 8006a04:	9b04      	ldr	r3, [sp, #16]
 8006a06:	b9d0      	cbnz	r0, 8006a3e <_svfiprintf_r+0xda>
 8006a08:	06d9      	lsls	r1, r3, #27
 8006a0a:	bf44      	itt	mi
 8006a0c:	2220      	movmi	r2, #32
 8006a0e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006a12:	071a      	lsls	r2, r3, #28
 8006a14:	bf44      	itt	mi
 8006a16:	222b      	movmi	r2, #43	; 0x2b
 8006a18:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006a1c:	782a      	ldrb	r2, [r5, #0]
 8006a1e:	2a2a      	cmp	r2, #42	; 0x2a
 8006a20:	d015      	beq.n	8006a4e <_svfiprintf_r+0xea>
 8006a22:	462f      	mov	r7, r5
 8006a24:	2000      	movs	r0, #0
 8006a26:	250a      	movs	r5, #10
 8006a28:	9a07      	ldr	r2, [sp, #28]
 8006a2a:	4639      	mov	r1, r7
 8006a2c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006a30:	3b30      	subs	r3, #48	; 0x30
 8006a32:	2b09      	cmp	r3, #9
 8006a34:	d94d      	bls.n	8006ad2 <_svfiprintf_r+0x16e>
 8006a36:	b1b8      	cbz	r0, 8006a68 <_svfiprintf_r+0x104>
 8006a38:	e00f      	b.n	8006a5a <_svfiprintf_r+0xf6>
 8006a3a:	462f      	mov	r7, r5
 8006a3c:	e7b8      	b.n	80069b0 <_svfiprintf_r+0x4c>
 8006a3e:	4a40      	ldr	r2, [pc, #256]	; (8006b40 <_svfiprintf_r+0x1dc>)
 8006a40:	463d      	mov	r5, r7
 8006a42:	1a80      	subs	r0, r0, r2
 8006a44:	fa0b f000 	lsl.w	r0, fp, r0
 8006a48:	4318      	orrs	r0, r3
 8006a4a:	9004      	str	r0, [sp, #16]
 8006a4c:	e7d3      	b.n	80069f6 <_svfiprintf_r+0x92>
 8006a4e:	9a03      	ldr	r2, [sp, #12]
 8006a50:	1d11      	adds	r1, r2, #4
 8006a52:	6812      	ldr	r2, [r2, #0]
 8006a54:	9103      	str	r1, [sp, #12]
 8006a56:	2a00      	cmp	r2, #0
 8006a58:	db01      	blt.n	8006a5e <_svfiprintf_r+0xfa>
 8006a5a:	9207      	str	r2, [sp, #28]
 8006a5c:	e004      	b.n	8006a68 <_svfiprintf_r+0x104>
 8006a5e:	4252      	negs	r2, r2
 8006a60:	f043 0302 	orr.w	r3, r3, #2
 8006a64:	9207      	str	r2, [sp, #28]
 8006a66:	9304      	str	r3, [sp, #16]
 8006a68:	783b      	ldrb	r3, [r7, #0]
 8006a6a:	2b2e      	cmp	r3, #46	; 0x2e
 8006a6c:	d10c      	bne.n	8006a88 <_svfiprintf_r+0x124>
 8006a6e:	787b      	ldrb	r3, [r7, #1]
 8006a70:	2b2a      	cmp	r3, #42	; 0x2a
 8006a72:	d133      	bne.n	8006adc <_svfiprintf_r+0x178>
 8006a74:	9b03      	ldr	r3, [sp, #12]
 8006a76:	3702      	adds	r7, #2
 8006a78:	1d1a      	adds	r2, r3, #4
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	9203      	str	r2, [sp, #12]
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	bfb8      	it	lt
 8006a82:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8006a86:	9305      	str	r3, [sp, #20]
 8006a88:	4d2e      	ldr	r5, [pc, #184]	; (8006b44 <_svfiprintf_r+0x1e0>)
 8006a8a:	2203      	movs	r2, #3
 8006a8c:	7839      	ldrb	r1, [r7, #0]
 8006a8e:	4628      	mov	r0, r5
 8006a90:	f7ff fb64 	bl	800615c <memchr>
 8006a94:	b138      	cbz	r0, 8006aa6 <_svfiprintf_r+0x142>
 8006a96:	2340      	movs	r3, #64	; 0x40
 8006a98:	1b40      	subs	r0, r0, r5
 8006a9a:	fa03 f000 	lsl.w	r0, r3, r0
 8006a9e:	9b04      	ldr	r3, [sp, #16]
 8006aa0:	3701      	adds	r7, #1
 8006aa2:	4303      	orrs	r3, r0
 8006aa4:	9304      	str	r3, [sp, #16]
 8006aa6:	7839      	ldrb	r1, [r7, #0]
 8006aa8:	2206      	movs	r2, #6
 8006aaa:	4827      	ldr	r0, [pc, #156]	; (8006b48 <_svfiprintf_r+0x1e4>)
 8006aac:	1c7e      	adds	r6, r7, #1
 8006aae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006ab2:	f7ff fb53 	bl	800615c <memchr>
 8006ab6:	2800      	cmp	r0, #0
 8006ab8:	d038      	beq.n	8006b2c <_svfiprintf_r+0x1c8>
 8006aba:	4b24      	ldr	r3, [pc, #144]	; (8006b4c <_svfiprintf_r+0x1e8>)
 8006abc:	bb13      	cbnz	r3, 8006b04 <_svfiprintf_r+0x1a0>
 8006abe:	9b03      	ldr	r3, [sp, #12]
 8006ac0:	3307      	adds	r3, #7
 8006ac2:	f023 0307 	bic.w	r3, r3, #7
 8006ac6:	3308      	adds	r3, #8
 8006ac8:	9303      	str	r3, [sp, #12]
 8006aca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006acc:	444b      	add	r3, r9
 8006ace:	9309      	str	r3, [sp, #36]	; 0x24
 8006ad0:	e76d      	b.n	80069ae <_svfiprintf_r+0x4a>
 8006ad2:	fb05 3202 	mla	r2, r5, r2, r3
 8006ad6:	2001      	movs	r0, #1
 8006ad8:	460f      	mov	r7, r1
 8006ada:	e7a6      	b.n	8006a2a <_svfiprintf_r+0xc6>
 8006adc:	2300      	movs	r3, #0
 8006ade:	250a      	movs	r5, #10
 8006ae0:	4619      	mov	r1, r3
 8006ae2:	3701      	adds	r7, #1
 8006ae4:	9305      	str	r3, [sp, #20]
 8006ae6:	4638      	mov	r0, r7
 8006ae8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006aec:	3a30      	subs	r2, #48	; 0x30
 8006aee:	2a09      	cmp	r2, #9
 8006af0:	d903      	bls.n	8006afa <_svfiprintf_r+0x196>
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d0c8      	beq.n	8006a88 <_svfiprintf_r+0x124>
 8006af6:	9105      	str	r1, [sp, #20]
 8006af8:	e7c6      	b.n	8006a88 <_svfiprintf_r+0x124>
 8006afa:	fb05 2101 	mla	r1, r5, r1, r2
 8006afe:	2301      	movs	r3, #1
 8006b00:	4607      	mov	r7, r0
 8006b02:	e7f0      	b.n	8006ae6 <_svfiprintf_r+0x182>
 8006b04:	ab03      	add	r3, sp, #12
 8006b06:	9300      	str	r3, [sp, #0]
 8006b08:	4622      	mov	r2, r4
 8006b0a:	4b11      	ldr	r3, [pc, #68]	; (8006b50 <_svfiprintf_r+0x1ec>)
 8006b0c:	a904      	add	r1, sp, #16
 8006b0e:	4640      	mov	r0, r8
 8006b10:	f7fe f8ec 	bl	8004cec <_printf_float>
 8006b14:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8006b18:	4681      	mov	r9, r0
 8006b1a:	d1d6      	bne.n	8006aca <_svfiprintf_r+0x166>
 8006b1c:	89a3      	ldrh	r3, [r4, #12]
 8006b1e:	065b      	lsls	r3, r3, #25
 8006b20:	f53f af35 	bmi.w	800698e <_svfiprintf_r+0x2a>
 8006b24:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006b26:	b01d      	add	sp, #116	; 0x74
 8006b28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b2c:	ab03      	add	r3, sp, #12
 8006b2e:	9300      	str	r3, [sp, #0]
 8006b30:	4622      	mov	r2, r4
 8006b32:	4b07      	ldr	r3, [pc, #28]	; (8006b50 <_svfiprintf_r+0x1ec>)
 8006b34:	a904      	add	r1, sp, #16
 8006b36:	4640      	mov	r0, r8
 8006b38:	f7fe fb84 	bl	8005244 <_printf_i>
 8006b3c:	e7ea      	b.n	8006b14 <_svfiprintf_r+0x1b0>
 8006b3e:	bf00      	nop
 8006b40:	08007014 	.word	0x08007014
 8006b44:	0800701a 	.word	0x0800701a
 8006b48:	0800701e 	.word	0x0800701e
 8006b4c:	08004ced 	.word	0x08004ced
 8006b50:	080068b1 	.word	0x080068b1

08006b54 <_sbrk_r>:
 8006b54:	b538      	push	{r3, r4, r5, lr}
 8006b56:	2300      	movs	r3, #0
 8006b58:	4c05      	ldr	r4, [pc, #20]	; (8006b70 <_sbrk_r+0x1c>)
 8006b5a:	4605      	mov	r5, r0
 8006b5c:	4608      	mov	r0, r1
 8006b5e:	6023      	str	r3, [r4, #0]
 8006b60:	f7fa ff04 	bl	800196c <_sbrk>
 8006b64:	1c43      	adds	r3, r0, #1
 8006b66:	d102      	bne.n	8006b6e <_sbrk_r+0x1a>
 8006b68:	6823      	ldr	r3, [r4, #0]
 8006b6a:	b103      	cbz	r3, 8006b6e <_sbrk_r+0x1a>
 8006b6c:	602b      	str	r3, [r5, #0]
 8006b6e:	bd38      	pop	{r3, r4, r5, pc}
 8006b70:	20000a30 	.word	0x20000a30

08006b74 <__ascii_mbtowc>:
 8006b74:	b082      	sub	sp, #8
 8006b76:	b901      	cbnz	r1, 8006b7a <__ascii_mbtowc+0x6>
 8006b78:	a901      	add	r1, sp, #4
 8006b7a:	b142      	cbz	r2, 8006b8e <__ascii_mbtowc+0x1a>
 8006b7c:	b14b      	cbz	r3, 8006b92 <__ascii_mbtowc+0x1e>
 8006b7e:	7813      	ldrb	r3, [r2, #0]
 8006b80:	600b      	str	r3, [r1, #0]
 8006b82:	7812      	ldrb	r2, [r2, #0]
 8006b84:	1c10      	adds	r0, r2, #0
 8006b86:	bf18      	it	ne
 8006b88:	2001      	movne	r0, #1
 8006b8a:	b002      	add	sp, #8
 8006b8c:	4770      	bx	lr
 8006b8e:	4610      	mov	r0, r2
 8006b90:	e7fb      	b.n	8006b8a <__ascii_mbtowc+0x16>
 8006b92:	f06f 0001 	mvn.w	r0, #1
 8006b96:	e7f8      	b.n	8006b8a <__ascii_mbtowc+0x16>

08006b98 <memmove>:
 8006b98:	4288      	cmp	r0, r1
 8006b9a:	b510      	push	{r4, lr}
 8006b9c:	eb01 0302 	add.w	r3, r1, r2
 8006ba0:	d807      	bhi.n	8006bb2 <memmove+0x1a>
 8006ba2:	1e42      	subs	r2, r0, #1
 8006ba4:	4299      	cmp	r1, r3
 8006ba6:	d00a      	beq.n	8006bbe <memmove+0x26>
 8006ba8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006bac:	f802 4f01 	strb.w	r4, [r2, #1]!
 8006bb0:	e7f8      	b.n	8006ba4 <memmove+0xc>
 8006bb2:	4283      	cmp	r3, r0
 8006bb4:	d9f5      	bls.n	8006ba2 <memmove+0xa>
 8006bb6:	1881      	adds	r1, r0, r2
 8006bb8:	1ad2      	subs	r2, r2, r3
 8006bba:	42d3      	cmn	r3, r2
 8006bbc:	d100      	bne.n	8006bc0 <memmove+0x28>
 8006bbe:	bd10      	pop	{r4, pc}
 8006bc0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006bc4:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8006bc8:	e7f7      	b.n	8006bba <memmove+0x22>

08006bca <__malloc_lock>:
 8006bca:	4770      	bx	lr

08006bcc <__malloc_unlock>:
 8006bcc:	4770      	bx	lr

08006bce <_realloc_r>:
 8006bce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bd0:	4607      	mov	r7, r0
 8006bd2:	4614      	mov	r4, r2
 8006bd4:	460e      	mov	r6, r1
 8006bd6:	b921      	cbnz	r1, 8006be2 <_realloc_r+0x14>
 8006bd8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006bdc:	4611      	mov	r1, r2
 8006bde:	f7ff be0d 	b.w	80067fc <_malloc_r>
 8006be2:	b922      	cbnz	r2, 8006bee <_realloc_r+0x20>
 8006be4:	f7ff fdbe 	bl	8006764 <_free_r>
 8006be8:	4625      	mov	r5, r4
 8006bea:	4628      	mov	r0, r5
 8006bec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006bee:	f000 f821 	bl	8006c34 <_malloc_usable_size_r>
 8006bf2:	42a0      	cmp	r0, r4
 8006bf4:	d20f      	bcs.n	8006c16 <_realloc_r+0x48>
 8006bf6:	4621      	mov	r1, r4
 8006bf8:	4638      	mov	r0, r7
 8006bfa:	f7ff fdff 	bl	80067fc <_malloc_r>
 8006bfe:	4605      	mov	r5, r0
 8006c00:	2800      	cmp	r0, #0
 8006c02:	d0f2      	beq.n	8006bea <_realloc_r+0x1c>
 8006c04:	4631      	mov	r1, r6
 8006c06:	4622      	mov	r2, r4
 8006c08:	f7ff fab6 	bl	8006178 <memcpy>
 8006c0c:	4631      	mov	r1, r6
 8006c0e:	4638      	mov	r0, r7
 8006c10:	f7ff fda8 	bl	8006764 <_free_r>
 8006c14:	e7e9      	b.n	8006bea <_realloc_r+0x1c>
 8006c16:	4635      	mov	r5, r6
 8006c18:	e7e7      	b.n	8006bea <_realloc_r+0x1c>

08006c1a <__ascii_wctomb>:
 8006c1a:	b149      	cbz	r1, 8006c30 <__ascii_wctomb+0x16>
 8006c1c:	2aff      	cmp	r2, #255	; 0xff
 8006c1e:	bf8b      	itete	hi
 8006c20:	238a      	movhi	r3, #138	; 0x8a
 8006c22:	700a      	strbls	r2, [r1, #0]
 8006c24:	6003      	strhi	r3, [r0, #0]
 8006c26:	2001      	movls	r0, #1
 8006c28:	bf88      	it	hi
 8006c2a:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8006c2e:	4770      	bx	lr
 8006c30:	4608      	mov	r0, r1
 8006c32:	4770      	bx	lr

08006c34 <_malloc_usable_size_r>:
 8006c34:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006c38:	1f18      	subs	r0, r3, #4
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	bfbc      	itt	lt
 8006c3e:	580b      	ldrlt	r3, [r1, r0]
 8006c40:	18c0      	addlt	r0, r0, r3
 8006c42:	4770      	bx	lr

08006c44 <sqrt>:
 8006c44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c48:	b08b      	sub	sp, #44	; 0x2c
 8006c4a:	4604      	mov	r4, r0
 8006c4c:	460d      	mov	r5, r1
 8006c4e:	f000 f84d 	bl	8006cec <__ieee754_sqrt>
 8006c52:	4b24      	ldr	r3, [pc, #144]	; (8006ce4 <sqrt+0xa0>)
 8006c54:	4680      	mov	r8, r0
 8006c56:	f993 a000 	ldrsb.w	sl, [r3]
 8006c5a:	4689      	mov	r9, r1
 8006c5c:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 8006c60:	d02b      	beq.n	8006cba <sqrt+0x76>
 8006c62:	4622      	mov	r2, r4
 8006c64:	462b      	mov	r3, r5
 8006c66:	4620      	mov	r0, r4
 8006c68:	4629      	mov	r1, r5
 8006c6a:	f7f9 fecf 	bl	8000a0c <__aeabi_dcmpun>
 8006c6e:	4683      	mov	fp, r0
 8006c70:	bb18      	cbnz	r0, 8006cba <sqrt+0x76>
 8006c72:	2600      	movs	r6, #0
 8006c74:	2700      	movs	r7, #0
 8006c76:	4632      	mov	r2, r6
 8006c78:	463b      	mov	r3, r7
 8006c7a:	4620      	mov	r0, r4
 8006c7c:	4629      	mov	r1, r5
 8006c7e:	f7f9 fe9d 	bl	80009bc <__aeabi_dcmplt>
 8006c82:	b1d0      	cbz	r0, 8006cba <sqrt+0x76>
 8006c84:	2301      	movs	r3, #1
 8006c86:	9300      	str	r3, [sp, #0]
 8006c88:	4b17      	ldr	r3, [pc, #92]	; (8006ce8 <sqrt+0xa4>)
 8006c8a:	f8cd b020 	str.w	fp, [sp, #32]
 8006c8e:	9301      	str	r3, [sp, #4]
 8006c90:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8006c94:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8006c98:	f1ba 0f00 	cmp.w	sl, #0
 8006c9c:	d112      	bne.n	8006cc4 <sqrt+0x80>
 8006c9e:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8006ca2:	4668      	mov	r0, sp
 8006ca4:	f000 f8ce 	bl	8006e44 <matherr>
 8006ca8:	b1b8      	cbz	r0, 8006cda <sqrt+0x96>
 8006caa:	9b08      	ldr	r3, [sp, #32]
 8006cac:	b11b      	cbz	r3, 8006cb6 <sqrt+0x72>
 8006cae:	f7fd ff59 	bl	8004b64 <__errno>
 8006cb2:	9b08      	ldr	r3, [sp, #32]
 8006cb4:	6003      	str	r3, [r0, #0]
 8006cb6:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 8006cba:	4640      	mov	r0, r8
 8006cbc:	4649      	mov	r1, r9
 8006cbe:	b00b      	add	sp, #44	; 0x2c
 8006cc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cc4:	4632      	mov	r2, r6
 8006cc6:	463b      	mov	r3, r7
 8006cc8:	4630      	mov	r0, r6
 8006cca:	4639      	mov	r1, r7
 8006ccc:	f7f9 fd2e 	bl	800072c <__aeabi_ddiv>
 8006cd0:	f1ba 0f02 	cmp.w	sl, #2
 8006cd4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006cd8:	d1e3      	bne.n	8006ca2 <sqrt+0x5e>
 8006cda:	f7fd ff43 	bl	8004b64 <__errno>
 8006cde:	2321      	movs	r3, #33	; 0x21
 8006ce0:	6003      	str	r3, [r0, #0]
 8006ce2:	e7e2      	b.n	8006caa <sqrt+0x66>
 8006ce4:	200001e0 	.word	0x200001e0
 8006ce8:	08007130 	.word	0x08007130

08006cec <__ieee754_sqrt>:
 8006cec:	4b54      	ldr	r3, [pc, #336]	; (8006e40 <__ieee754_sqrt+0x154>)
 8006cee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006cf2:	438b      	bics	r3, r1
 8006cf4:	4606      	mov	r6, r0
 8006cf6:	460d      	mov	r5, r1
 8006cf8:	460a      	mov	r2, r1
 8006cfa:	460c      	mov	r4, r1
 8006cfc:	d10f      	bne.n	8006d1e <__ieee754_sqrt+0x32>
 8006cfe:	4602      	mov	r2, r0
 8006d00:	460b      	mov	r3, r1
 8006d02:	f7f9 fbe9 	bl	80004d8 <__aeabi_dmul>
 8006d06:	4602      	mov	r2, r0
 8006d08:	460b      	mov	r3, r1
 8006d0a:	4630      	mov	r0, r6
 8006d0c:	4629      	mov	r1, r5
 8006d0e:	f7f9 fa2d 	bl	800016c <__adddf3>
 8006d12:	4606      	mov	r6, r0
 8006d14:	460d      	mov	r5, r1
 8006d16:	4630      	mov	r0, r6
 8006d18:	4629      	mov	r1, r5
 8006d1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d1e:	2900      	cmp	r1, #0
 8006d20:	4607      	mov	r7, r0
 8006d22:	4603      	mov	r3, r0
 8006d24:	dc0e      	bgt.n	8006d44 <__ieee754_sqrt+0x58>
 8006d26:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 8006d2a:	ea5c 0707 	orrs.w	r7, ip, r7
 8006d2e:	d0f2      	beq.n	8006d16 <__ieee754_sqrt+0x2a>
 8006d30:	b141      	cbz	r1, 8006d44 <__ieee754_sqrt+0x58>
 8006d32:	4602      	mov	r2, r0
 8006d34:	460b      	mov	r3, r1
 8006d36:	f7f9 fa17 	bl	8000168 <__aeabi_dsub>
 8006d3a:	4602      	mov	r2, r0
 8006d3c:	460b      	mov	r3, r1
 8006d3e:	f7f9 fcf5 	bl	800072c <__aeabi_ddiv>
 8006d42:	e7e6      	b.n	8006d12 <__ieee754_sqrt+0x26>
 8006d44:	1512      	asrs	r2, r2, #20
 8006d46:	d074      	beq.n	8006e32 <__ieee754_sqrt+0x146>
 8006d48:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8006d4c:	07d5      	lsls	r5, r2, #31
 8006d4e:	f04f 0500 	mov.w	r5, #0
 8006d52:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8006d56:	bf48      	it	mi
 8006d58:	0fd9      	lsrmi	r1, r3, #31
 8006d5a:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 8006d5e:	bf44      	itt	mi
 8006d60:	005b      	lslmi	r3, r3, #1
 8006d62:	eb01 0444 	addmi.w	r4, r1, r4, lsl #1
 8006d66:	1051      	asrs	r1, r2, #1
 8006d68:	0fda      	lsrs	r2, r3, #31
 8006d6a:	eb02 0444 	add.w	r4, r2, r4, lsl #1
 8006d6e:	4628      	mov	r0, r5
 8006d70:	2216      	movs	r2, #22
 8006d72:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8006d76:	005b      	lsls	r3, r3, #1
 8006d78:	1987      	adds	r7, r0, r6
 8006d7a:	42a7      	cmp	r7, r4
 8006d7c:	bfde      	ittt	le
 8006d7e:	19b8      	addle	r0, r7, r6
 8006d80:	1be4      	suble	r4, r4, r7
 8006d82:	19ad      	addle	r5, r5, r6
 8006d84:	0fdf      	lsrs	r7, r3, #31
 8006d86:	3a01      	subs	r2, #1
 8006d88:	eb07 0444 	add.w	r4, r7, r4, lsl #1
 8006d8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006d90:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8006d94:	d1f0      	bne.n	8006d78 <__ieee754_sqrt+0x8c>
 8006d96:	f04f 0c20 	mov.w	ip, #32
 8006d9a:	4696      	mov	lr, r2
 8006d9c:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8006da0:	4284      	cmp	r4, r0
 8006da2:	eb06 070e 	add.w	r7, r6, lr
 8006da6:	dc02      	bgt.n	8006dae <__ieee754_sqrt+0xc2>
 8006da8:	d112      	bne.n	8006dd0 <__ieee754_sqrt+0xe4>
 8006daa:	429f      	cmp	r7, r3
 8006dac:	d810      	bhi.n	8006dd0 <__ieee754_sqrt+0xe4>
 8006dae:	2f00      	cmp	r7, #0
 8006db0:	eb07 0e06 	add.w	lr, r7, r6
 8006db4:	da42      	bge.n	8006e3c <__ieee754_sqrt+0x150>
 8006db6:	f1be 0f00 	cmp.w	lr, #0
 8006dba:	db3f      	blt.n	8006e3c <__ieee754_sqrt+0x150>
 8006dbc:	f100 0801 	add.w	r8, r0, #1
 8006dc0:	1a24      	subs	r4, r4, r0
 8006dc2:	4640      	mov	r0, r8
 8006dc4:	429f      	cmp	r7, r3
 8006dc6:	bf88      	it	hi
 8006dc8:	f104 34ff 	addhi.w	r4, r4, #4294967295	; 0xffffffff
 8006dcc:	1bdb      	subs	r3, r3, r7
 8006dce:	4432      	add	r2, r6
 8006dd0:	0064      	lsls	r4, r4, #1
 8006dd2:	f1bc 0c01 	subs.w	ip, ip, #1
 8006dd6:	eb04 74d3 	add.w	r4, r4, r3, lsr #31
 8006dda:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8006dde:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006de2:	d1dd      	bne.n	8006da0 <__ieee754_sqrt+0xb4>
 8006de4:	4323      	orrs	r3, r4
 8006de6:	d006      	beq.n	8006df6 <__ieee754_sqrt+0x10a>
 8006de8:	1c54      	adds	r4, r2, #1
 8006dea:	bf0b      	itete	eq
 8006dec:	4662      	moveq	r2, ip
 8006dee:	3201      	addne	r2, #1
 8006df0:	3501      	addeq	r5, #1
 8006df2:	f022 0201 	bicne.w	r2, r2, #1
 8006df6:	106b      	asrs	r3, r5, #1
 8006df8:	0852      	lsrs	r2, r2, #1
 8006dfa:	07e8      	lsls	r0, r5, #31
 8006dfc:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8006e00:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8006e04:	bf48      	it	mi
 8006e06:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8006e0a:	eb03 5501 	add.w	r5, r3, r1, lsl #20
 8006e0e:	4616      	mov	r6, r2
 8006e10:	e781      	b.n	8006d16 <__ieee754_sqrt+0x2a>
 8006e12:	0adc      	lsrs	r4, r3, #11
 8006e14:	3915      	subs	r1, #21
 8006e16:	055b      	lsls	r3, r3, #21
 8006e18:	2c00      	cmp	r4, #0
 8006e1a:	d0fa      	beq.n	8006e12 <__ieee754_sqrt+0x126>
 8006e1c:	02e6      	lsls	r6, r4, #11
 8006e1e:	d50a      	bpl.n	8006e36 <__ieee754_sqrt+0x14a>
 8006e20:	f1c2 0020 	rsb	r0, r2, #32
 8006e24:	fa23 f000 	lsr.w	r0, r3, r0
 8006e28:	1e55      	subs	r5, r2, #1
 8006e2a:	4093      	lsls	r3, r2
 8006e2c:	4304      	orrs	r4, r0
 8006e2e:	1b4a      	subs	r2, r1, r5
 8006e30:	e78a      	b.n	8006d48 <__ieee754_sqrt+0x5c>
 8006e32:	4611      	mov	r1, r2
 8006e34:	e7f0      	b.n	8006e18 <__ieee754_sqrt+0x12c>
 8006e36:	0064      	lsls	r4, r4, #1
 8006e38:	3201      	adds	r2, #1
 8006e3a:	e7ef      	b.n	8006e1c <__ieee754_sqrt+0x130>
 8006e3c:	4680      	mov	r8, r0
 8006e3e:	e7bf      	b.n	8006dc0 <__ieee754_sqrt+0xd4>
 8006e40:	7ff00000 	.word	0x7ff00000

08006e44 <matherr>:
 8006e44:	2000      	movs	r0, #0
 8006e46:	4770      	bx	lr

08006e48 <_init>:
 8006e48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e4a:	bf00      	nop
 8006e4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e4e:	bc08      	pop	{r3}
 8006e50:	469e      	mov	lr, r3
 8006e52:	4770      	bx	lr

08006e54 <_fini>:
 8006e54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e56:	bf00      	nop
 8006e58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e5a:	bc08      	pop	{r3}
 8006e5c:	469e      	mov	lr, r3
 8006e5e:	4770      	bx	lr
