# ğŸ» BearCore-V: A High-Performance 5-Stage RISC-V Processor

**BearCore-V** æ˜¯ä¸€å€‹åŸºæ–¼ **RISC-V (RV32IM)** æŒ‡ä»¤é›†æ¶æ§‹è¨­è¨ˆçš„ 5 éšæ®µç®¡ç·šè™•ç†å™¨ã€‚æœ¬å°ˆæ¡ˆå¯¦ç¾äº†å¾ç¡¬é«”æè¿°èªè¨€ (Verilog) åˆ°éŸŒé«”é–‹ç™¼ (C/Assembly) ä»¥åŠæ¨¡æ“¬é©—è­‰ (Python/iverilog) çš„å®Œæ•´å‚ç›´æ•´åˆã€‚

---

## ğŸš€ æŠ€è¡“ç‰¹æ€§ (Technical Highlights)

* **ISA æ”¯æ´**: å®Œæ•´æ”¯æ´ **RV32I** åŸºç¤æŒ‡ä»¤é›†èˆ‡ **M-extension** (ä¹˜æ³•èˆ‡é™¤æ³•)ã€‚
* **ç®¡ç·šæ¶æ§‹**: æ¡ç”¨ 5-Stage (IF/ID/EX/MEM/WB) è¨­è¨ˆï¼Œå…·å‚™è³‡æ–™æµè½‰ç™¼ (Forwarding) èˆ‡è¡çªè™•ç† (Stall) æ©Ÿåˆ¶ã€‚
* **è¨˜æ†¶é«”å­ç³»çµ±**: 
    * **ROM**: 16KB æŒ‡ä»¤ç©ºé–“ (è¼‰å…¥ `firmware.hex`)ã€‚
    * **RAM**: 64KB è³‡æ–™ç©ºé–“ï¼Œæ”¯æ´ä½å…ƒçµ„å°é½Šå­˜å– (LB/SB/LH/SH)ã€‚
* **å¤–è¨­**: æ•´åˆ 115200 æ³¢ç‰¹ç‡ UART æ§åˆ¶å™¨ï¼Œæ”¯æ´ MMIO æ˜ å°„ (0x10000000)ã€‚

---

## ğŸ“‚ å°ˆæ¡ˆçµæ§‹ (File Structure)

```text
.
â”œâ”€â”€ src/                # ç¡¬é«”æºç¢¼èˆ‡éŸŒé«”
â”‚   â”œâ”€â”€ core.v          # CPU é ‚å±¤æ¨¡çµ„
â”‚   â”œâ”€â”€ alu.v           # ç®—è¡“é‚è¼¯å–®å…ƒ (å« RV32M)
â”‚   â”œâ”€â”€ decoder.v       # æŒ‡ä»¤è­¯ç¢¼å™¨
â”‚   â”œâ”€â”€ reg_file.v      # æš«å­˜å™¨å † (32-regs)
â”‚   â”œâ”€â”€ data_ram.v      # è³‡æ–™è¨˜æ†¶é«”æ§åˆ¶
â”‚   â”œâ”€â”€ rom.v           # æŒ‡ä»¤è¨˜æ†¶é«” (è¼‰å…¥ hex)
â”‚   â”œâ”€â”€ uart_tx.v       # UART ç™¼é€æ¨¡çµ„
â”‚   â”œâ”€â”€ tb_top.v        # Testbench (å«è™›æ“¬çµ‚ç«¯æ©Ÿ)
â”‚   â”œâ”€â”€ main.c          # C èªè¨€æ¸¬è©¦ç¨‹å¼ (å­—ä¸²åè½‰æ¼”ç®—æ³•)
â”‚   â””â”€â”€ start.s         # å•Ÿå‹•ä»£ç¢¼ (Stack pointer åˆå§‹åŒ–)
â”œâ”€â”€ Makefile            # ç·¨è­¯éŸŒé«”å·¥å…·
â”œâ”€â”€ link.ld             # é€£çµå™¨è…³æœ¬
â”œâ”€â”€ files.f             # iverilog æª”æ¡ˆæ¸…å–®
â””â”€â”€ riscv_ils.py        # Python æŒ‡ä»¤ç´šæ¨¡æ“¬å™¨ (Golden Model)

ğŸš¦ å¦‚ä½•å•Ÿå‹•æ¨¡æ“¬ (How to Run)
1. ç·¨è­¯éŸŒé«” (éœ€ RISC-V Toolchain)
Bash

make clean && make all

2. åŸ·è¡Œç¡¬é«”æ¨¡æ“¬ (iverilog)
Bash

# ä½¿ç”¨ files.f ç·¨è­¯ä¸¦åŸ·è¡Œ
iverilog -g2012 -o wave.vvp -f files.f
vvp wave.vvp

3. æŸ¥çœ‹æ³¢å½¢
Bash

gtkwave cpu.vcd

ğŸ“ˆ æœªä¾†å±•æœ› (Future Work)
[ ] åŠ å…¥åˆ†æ”¯é æ¸¬å™¨ (Branch Predictor)ã€‚

[ ] å¯¦ä½œ Timer èˆ‡å¤–éƒ¨ä¸­æ–·æ©Ÿåˆ¶ã€‚

[ ] æ”¯æ´æ›´å¤š CSR æš«å­˜å™¨ä»¥ç¬¦åˆå®Œæ•´ç‰¹æ¬Šæ¶æ§‹ã€‚

### 3. å¦‚ä½•å­˜å…¥ Gitï¼Ÿ
å¦‚æœä½ é‚„æ²’å»ºç«‹ Repoï¼Œå¯ä»¥åŸ·è¡Œä»¥ä¸‹æŒ‡ä»¤ï¼š

```bash
git init
git add README.md files.f src/ link.ld Makefile riscv_ils.py
git commit -m "Initial commit: BearCore-V 5-stage pipeline with UART and String Reversal test"

