#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021c860bbb70 .scope module, "tb_instruction_fetch" "tb_instruction_fetch" 2 2;
 .timescale 0 0;
P_0000021c861432d0 .param/l "AWIDTH_INSTR" 0 2 5, +C4<00000000000000000000000000100000>;
P_0000021c86143308 .param/l "IWIDTH" 0 2 4, +C4<00000000000000000000000000100000>;
P_0000021c86143340 .param/l "PC_WIDTH" 0 2 6, +C4<00000000000000000000000000100000>;
v0000021c861f1770_0 .var "f_alu_pc_value", 31 0;
v0000021c861f1810_0 .var "f_change_pc", 0 0;
v0000021c861f1ef0_0 .var "f_clk", 0 0;
v0000021c861f20d0_0 .var "f_i_ack", 0 0;
v0000021c861f23f0_0 .var "f_i_ce", 0 0;
v0000021c861f2170_0 .var "f_i_flush", 0 0;
v0000021c861f1c70_0 .var "f_i_instr", 31 0;
v0000021c861f2c10_0 .var "f_i_stall", 0 0;
v0000021c861f2850_0 .net "f_o_addr_instr", 31 0, v0000021c861f11d0_0;  1 drivers
v0000021c861f28f0_0 .net "f_o_ce", 0 0, v0000021c861f1590_0;  1 drivers
v0000021c861f2350_0 .net "f_o_flush", 0 0, v0000021c861f1f90_0;  1 drivers
v0000021c861f18b0_0 .net "f_o_instr", 31 0, v0000021c861f1270_0;  1 drivers
v0000021c861f1d10_0 .net "f_o_stall", 0 0, v0000021c861f1950_0;  1 drivers
v0000021c861f19f0_0 .net "f_o_syn", 0 0, v0000021c86173db0_0;  1 drivers
v0000021c861f22b0_0 .net "f_pc", 31 0, v0000021c861f1630_0;  1 drivers
v0000021c861f2530_0 .var "f_rst", 0 0;
S_0000021c8619aed0 .scope task, "do_flush" "do_flush" 2 122, 2 122 0, S_0000021c860bbb70;
 .timescale 0 0;
v0000021c86173810_0 .var/i "cycles", 31 0;
E_0000021c86171200 .event posedge, v0000021c861f1b30_0;
TD_tb_instruction_fetch.do_flush ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c861f2170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c861f20d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c861f2c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c861f23f0_0, 0, 1;
    %wait E_0000021c86171200;
    %load/vec4 v0000021c86173810_0;
    %subi 1, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000021c86171200;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c861f2170_0, 0, 1;
    %wait E_0000021c86171200;
    %end;
S_0000021c86142d20 .scope task, "do_jump" "do_jump" 2 106, 2 106 0, S_0000021c860bbb70;
 .timescale 0 0;
v0000021c86173bd0_0 .var "pc", 31 0;
TD_tb_instruction_fetch.do_jump ;
    %load/vec4 v0000021c86173bd0_0;
    %store/vec4 v0000021c861f1770_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c861f1810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c861f20d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c861f2c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c861f2170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c861f23f0_0, 0, 1;
    %wait E_0000021c86171200;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c861f1810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c861f20d0_0, 0, 1;
    %wait E_0000021c86171200;
    %end;
S_0000021c86142eb0 .scope task, "do_reset" "do_reset" 2 71, 2 71 0, S_0000021c860bbb70;
 .timescale 0 0;
v0000021c86173ef0_0 .var/i "cycles", 31 0;
TD_tb_instruction_fetch.do_reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c861f2530_0, 0, 1;
    %load/vec4 v0000021c86173ef0_0;
T_2.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.3, 5;
    %jmp/1 T_2.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000021c86171200;
    %jmp T_2.2;
T_2.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c861f2530_0, 0, 1;
    %wait E_0000021c86171200;
    %end;
S_0000021c86143040 .scope module, "dut" "instruction_fetch" 2 39, 3 4 0, S_0000021c860bbb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "f_clk";
    .port_info 1 /INPUT 1 "f_rst";
    .port_info 2 /INPUT 32 "f_i_instr";
    .port_info 3 /OUTPUT 32 "f_o_instr";
    .port_info 4 /OUTPUT 32 "f_o_addr_instr";
    .port_info 5 /INPUT 1 "f_change_pc";
    .port_info 6 /INPUT 32 "f_alu_pc_value";
    .port_info 7 /OUTPUT 32 "f_pc";
    .port_info 8 /OUTPUT 1 "f_o_syn";
    .port_info 9 /INPUT 1 "f_i_ack";
    .port_info 10 /INPUT 1 "f_i_stall";
    .port_info 11 /OUTPUT 1 "f_o_ce";
    .port_info 12 /OUTPUT 1 "f_o_stall";
    .port_info 13 /INPUT 1 "f_i_flush";
    .port_info 14 /OUTPUT 1 "f_o_flush";
    .port_info 15 /INPUT 1 "f_i_ce";
P_0000021c86174f50 .param/l "AWIDTH_INSTR" 0 3 6, +C4<00000000000000000000000000100000>;
P_0000021c86174f88 .param/l "IWIDTH" 0 3 5, +C4<00000000000000000000000000100000>;
P_0000021c86174fc0 .param/l "PC_WIDTH" 0 3 7, +C4<00000000000000000000000000100000>;
L_0000021c8616a780 .functor OR 1, v0000021c861f1950_0, v0000021c861f2c10_0, C4<0>, C4<0>;
L_0000021c8616a470 .functor AND 1, v0000021c86173db0_0, L_0000021c861f1a90, C4<1>, C4<1>;
L_0000021c8616a390 .functor OR 1, L_0000021c8616a780, L_0000021c8616a470, C4<0>, C4<0>;
L_0000021c86169a60 .functor OR 1, L_0000021c8616a390, L_0000021c861f2670, C4<0>, C4<0>;
v0000021c861739f0_0 .net *"_ivl_11", 0 0, L_0000021c861f2670;  1 drivers
v0000021c86173950_0 .net *"_ivl_3", 0 0, L_0000021c8616a780;  1 drivers
v0000021c86173a90_0 .net *"_ivl_5", 0 0, L_0000021c861f1a90;  1 drivers
v0000021c86173d10_0 .net *"_ivl_7", 0 0, L_0000021c8616a470;  1 drivers
v0000021c86173b30_0 .net *"_ivl_9", 0 0, L_0000021c8616a390;  1 drivers
v0000021c86173db0_0 .var "ce", 0 0;
v0000021c86173e50_0 .var "ce_d", 0 0;
v0000021c861f2990_0 .net "f_alu_pc_value", 31 0, v0000021c861f1770_0;  1 drivers
v0000021c861f2e90_0 .net "f_change_pc", 0 0, v0000021c861f1810_0;  1 drivers
v0000021c861f1b30_0 .net "f_clk", 0 0, v0000021c861f1ef0_0;  1 drivers
v0000021c861f2a30_0 .net "f_i_ack", 0 0, v0000021c861f20d0_0;  1 drivers
v0000021c861f2df0_0 .net "f_i_ce", 0 0, v0000021c861f23f0_0;  1 drivers
v0000021c861f2b70_0 .net "f_i_flush", 0 0, v0000021c861f2170_0;  1 drivers
v0000021c861f1db0_0 .net "f_i_instr", 31 0, v0000021c861f1c70_0;  1 drivers
v0000021c861f2490_0 .net "f_i_stall", 0 0, v0000021c861f2c10_0;  1 drivers
v0000021c861f11d0_0 .var "f_o_addr_instr", 31 0;
v0000021c861f1590_0 .var "f_o_ce", 0 0;
v0000021c861f1f90_0 .var "f_o_flush", 0 0;
v0000021c861f1270_0 .var "f_o_instr", 31 0;
v0000021c861f1950_0 .var "f_o_stall", 0 0;
v0000021c861f0ff0_0 .net "f_o_syn", 0 0, v0000021c86173db0_0;  alias, 1 drivers
v0000021c861f1630_0 .var "f_pc", 31 0;
v0000021c861f25d0_0 .net "f_rst", 0 0, v0000021c861f2530_0;  1 drivers
v0000021c861f2210_0 .var "i_addr_instr", 31 0;
v0000021c861f13b0_0 .var "next_ce", 0 0;
v0000021c861f27b0_0 .var "next_ce_d", 0 0;
v0000021c861f1310_0 .var "next_i_addr_instr", 31 0;
v0000021c861f1090_0 .var "next_o_addr_instr", 31 0;
v0000021c861f1bd0_0 .var "next_o_ce", 0 0;
v0000021c861f2cb0_0 .var "next_o_flush", 0 0;
v0000021c861f16d0_0 .var "next_o_instr", 31 0;
v0000021c861f1e50_0 .var "next_o_stall", 0 0;
v0000021c861f1450_0 .var "next_pc", 31 0;
v0000021c861f2030_0 .var "next_prev_pc", 31 0;
v0000021c861f2ad0_0 .var "prev_pc", 31 0;
v0000021c861f1130_0 .net "stall", 0 0, L_0000021c86169a60;  1 drivers
E_0000021c86170fc0/0 .event anyedge, v0000021c86173db0_0, v0000021c86173e50_0, v0000021c861f1590_0, v0000021c861f1950_0;
E_0000021c86170fc0/1 .event anyedge, v0000021c861f1f90_0, v0000021c861f1630_0, v0000021c861f2210_0, v0000021c861f11d0_0;
E_0000021c86170fc0/2 .event anyedge, v0000021c861f1270_0, v0000021c861f2ad0_0, v0000021c861f2b70_0, v0000021c861f2e90_0;
E_0000021c86170fc0/3 .event anyedge, v0000021c861f2a30_0, v0000021c861f2490_0, v0000021c861f2df0_0, v0000021c861f1130_0;
E_0000021c86170fc0/4 .event anyedge, v0000021c861f1db0_0, v0000021c861f2990_0;
E_0000021c86170fc0 .event/or E_0000021c86170fc0/0, E_0000021c86170fc0/1, E_0000021c86170fc0/2, E_0000021c86170fc0/3, E_0000021c86170fc0/4;
E_0000021c86171640/0 .event negedge, v0000021c861f25d0_0;
E_0000021c86171640/1 .event posedge, v0000021c861f1b30_0;
E_0000021c86171640 .event/or E_0000021c86171640/0, E_0000021c86171640/1;
L_0000021c861f1a90 .reduce/nor v0000021c861f20d0_0;
L_0000021c861f2670 .reduce/nor v0000021c86173db0_0;
S_0000021c861f31c0 .scope task, "introduce_stall" "introduce_stall" 2 96, 2 96 0, S_0000021c860bbb70;
 .timescale 0 0;
v0000021c861f14f0_0 .var/i "cycles", 31 0;
TD_tb_instruction_fetch.introduce_stall ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c861f2c10_0, 0, 1;
    %load/vec4 v0000021c861f14f0_0;
T_3.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.5, 5;
    %jmp/1 T_3.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000021c86171200;
    %jmp T_3.4;
T_3.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c861f2c10_0, 0, 1;
    %wait E_0000021c86171200;
    %end;
S_0000021c861f3350 .scope task, "send_instruction" "send_instruction" 2 81, 2 81 0, S_0000021c860bbb70;
 .timescale 0 0;
v0000021c861f2d50_0 .var "instr", 31 0;
TD_tb_instruction_fetch.send_instruction ;
    %load/vec4 v0000021c861f2d50_0;
    %store/vec4 v0000021c861f1c70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c861f20d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c861f2c10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c861f23f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c861f1810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c861f2170_0, 0, 1;
    %wait E_0000021c86171200;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c861f20d0_0, 0, 1;
    %wait E_0000021c86171200;
    %end;
    .scope S_0000021c86143040;
T_5 ;
    %wait E_0000021c86171640;
    %load/vec4 v0000021c861f25d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021c861f1950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021c86173db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021c861f1f90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021c861f1270_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021c861f1630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021c861f2210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021c861f11d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021c861f2ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021c86173e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021c86173db0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000021c861f13b0_0;
    %assign/vec4 v0000021c86173db0_0, 0;
    %load/vec4 v0000021c861f27b0_0;
    %assign/vec4 v0000021c86173e50_0, 0;
    %load/vec4 v0000021c861f1e50_0;
    %assign/vec4 v0000021c861f1950_0, 0;
    %load/vec4 v0000021c861f2cb0_0;
    %assign/vec4 v0000021c861f1f90_0, 0;
    %load/vec4 v0000021c861f16d0_0;
    %assign/vec4 v0000021c861f1270_0, 0;
    %load/vec4 v0000021c861f1450_0;
    %assign/vec4 v0000021c861f1630_0, 0;
    %load/vec4 v0000021c861f2030_0;
    %assign/vec4 v0000021c861f2ad0_0, 0;
    %load/vec4 v0000021c861f1310_0;
    %assign/vec4 v0000021c861f2210_0, 0;
    %load/vec4 v0000021c861f1090_0;
    %assign/vec4 v0000021c861f11d0_0, 0;
    %load/vec4 v0000021c861f1bd0_0;
    %assign/vec4 v0000021c861f1590_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000021c86143040;
T_6 ;
    %wait E_0000021c86170fc0;
    %load/vec4 v0000021c86173db0_0;
    %store/vec4 v0000021c861f13b0_0, 0, 1;
    %load/vec4 v0000021c86173e50_0;
    %store/vec4 v0000021c861f27b0_0, 0, 1;
    %load/vec4 v0000021c861f1590_0;
    %store/vec4 v0000021c861f1bd0_0, 0, 1;
    %load/vec4 v0000021c861f1950_0;
    %store/vec4 v0000021c861f1e50_0, 0, 1;
    %load/vec4 v0000021c861f1f90_0;
    %store/vec4 v0000021c861f2cb0_0, 0, 1;
    %load/vec4 v0000021c861f1630_0;
    %store/vec4 v0000021c861f1450_0, 0, 32;
    %load/vec4 v0000021c861f2210_0;
    %store/vec4 v0000021c861f1310_0, 0, 32;
    %load/vec4 v0000021c861f11d0_0;
    %store/vec4 v0000021c861f1090_0, 0, 32;
    %load/vec4 v0000021c861f1270_0;
    %store/vec4 v0000021c861f16d0_0, 0, 32;
    %load/vec4 v0000021c861f2ad0_0;
    %store/vec4 v0000021c861f2030_0, 0, 32;
    %load/vec4 v0000021c861f2b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c861f13b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c861f2cb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c861f1e50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021c861f16d0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000021c861f2e90_0;
    %flag_set/vec4 9;
    %jmp/1 T_6.5, 9;
    %load/vec4 v0000021c861f2a30_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.5;
    %flag_get/vec4 9;
    %jmp/0 T_6.4, 9;
    %load/vec4 v0000021c861f2490_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_6.6, 9;
    %load/vec4 v0000021c861f1950_0;
    %or;
T_6.6;
    %nor/r;
    %and;
T_6.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c861f13b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c861f1e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c861f2cb0_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0000021c861f2df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c861f13b0_0, 0, 1;
T_6.7 ;
T_6.3 ;
T_6.1 ;
    %load/vec4 v0000021c86173db0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.13, 10;
    %load/vec4 v0000021c861f2a30_0;
    %and;
T_6.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.12, 9;
    %load/vec4 v0000021c861f1130_0;
    %nor/r;
    %and;
T_6.12;
    %flag_set/vec4 8;
    %jmp/1 T_6.11, 8;
    %load/vec4 v0000021c861f1130_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_6.15, 11;
    %load/vec4 v0000021c861f1590_0;
    %nor/r;
    %and;
T_6.15;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.14, 10;
    %load/vec4 v0000021c86173db0_0;
    %and;
T_6.14;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.11;
    %jmp/0xz  T_6.9, 8;
    %load/vec4 v0000021c861f2ad0_0;
    %store/vec4 v0000021c861f1310_0, 0, 32;
    %load/vec4 v0000021c861f2210_0;
    %store/vec4 v0000021c861f1090_0, 0, 32;
    %load/vec4 v0000021c861f1db0_0;
    %store/vec4 v0000021c861f16d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c861f2cb0_0, 0, 1;
T_6.9 ;
    %load/vec4 v0000021c861f1130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.16, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c861f1bd0_0, 0, 1;
    %jmp T_6.17;
T_6.16 ;
    %load/vec4 v0000021c86173e50_0;
    %store/vec4 v0000021c861f1bd0_0, 0, 1;
T_6.17 ;
    %load/vec4 v0000021c861f2a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.18, 8;
    %load/vec4 v0000021c861f1630_0;
    %store/vec4 v0000021c861f2030_0, 0, 32;
    %load/vec4 v0000021c861f2e90_0;
    %flag_set/vec4 8;
    %jmp/1 T_6.22, 8;
    %load/vec4 v0000021c861f2b70_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.22;
    %jmp/0xz  T_6.20, 8;
    %load/vec4 v0000021c861f2990_0;
    %store/vec4 v0000021c861f1450_0, 0, 32;
    %jmp T_6.21;
T_6.20 ;
    %load/vec4 v0000021c861f1630_0;
    %addi 4, 0, 32;
    %store/vec4 v0000021c861f1450_0, 0, 32;
    %load/vec4 v0000021c86173db0_0;
    %store/vec4 v0000021c861f27b0_0, 0, 1;
T_6.21 ;
T_6.18 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000021c860bbb70;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c861f1ef0_0, 0, 1;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0000021c861f1ef0_0;
    %inv;
    %store/vec4 v0000021c861f1ef0_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_0000021c860bbb70;
T_8 ;
    %vpi_call 2 66 "$dumpfile", "./waveform/fetch_intruction.vcd" {0 0 0};
    %vpi_call 2 67 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000021c860bbb70 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000021c860bbb70;
T_9 ;
    %vpi_call 2 137 "$display", "Time | rst | addr_req | instr_in | ack | stall_i | stall_o | syn | ce | flush_i | flush_o | pc | fetched" {0 0 0};
    %vpi_call 2 138 "$monitor", "%4t |  %b  |    %h    |   %h   |  %b |    %b    |    %b    |  %b  | %b  |    %b    |    %b    | %h | %h", $time, v0000021c861f2530_0, v0000021c861f2850_0, v0000021c861f1c70_0, v0000021c861f20d0_0, v0000021c861f2c10_0, v0000021c861f1d10_0, v0000021c861f19f0_0, v0000021c861f28f0_0, v0000021c861f2170_0, v0000021c861f2350_0, v0000021c861f22b0_0, v0000021c861f18b0_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0000021c860bbb70;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021c861f1c70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c861f20d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c861f2c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c861f1810_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021c861f1770_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c861f2170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c861f23f0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000021c86173ef0_0, 0, 32;
    %fork TD_tb_instruction_fetch.do_reset, S_0000021c86142eb0;
    %join;
    %pushi/vec4 2694881440, 0, 32;
    %store/vec4 v0000021c861f2d50_0, 0, 32;
    %fork TD_tb_instruction_fetch.send_instruction, S_0000021c861f3350;
    %join;
    %pushi/vec4 2981212593, 0, 32;
    %store/vec4 v0000021c861f2d50_0, 0, 32;
    %fork TD_tb_instruction_fetch.send_instruction, S_0000021c861f3350;
    %join;
    %pushi/vec4 3267543746, 0, 32;
    %store/vec4 v0000021c861f2d50_0, 0, 32;
    %fork TD_tb_instruction_fetch.send_instruction, S_0000021c861f3350;
    %join;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000021c861f14f0_0, 0, 32;
    %fork TD_tb_instruction_fetch.introduce_stall, S_0000021c861f31c0;
    %join;
    %pushi/vec4 3553874899, 0, 32;
    %store/vec4 v0000021c861f2d50_0, 0, 32;
    %fork TD_tb_instruction_fetch.send_instruction, S_0000021c861f3350;
    %join;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v0000021c86173bd0_0, 0, 32;
    %fork TD_tb_instruction_fetch.do_jump, S_0000021c86142d20;
    %join;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000021c86173810_0, 0, 32;
    %fork TD_tb_instruction_fetch.do_flush, S_0000021c8619aed0;
    %join;
    %pushi/vec4 3840206052, 0, 32;
    %store/vec4 v0000021c861f2d50_0, 0, 32;
    %fork TD_tb_instruction_fetch.send_instruction, S_0000021c861f3350;
    %join;
    %pushi/vec4 4126537205, 0, 32;
    %store/vec4 v0000021c861f2d50_0, 0, 32;
    %fork TD_tb_instruction_fetch.send_instruction, S_0000021c861f3350;
    %join;
    %delay 20, 0;
    %vpi_call 2 178 "$display", "Test completed." {0 0 0};
    %vpi_call 2 179 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\test\tb_fetch_instruction.v";
    "././source/fetch_instruction.v";
