<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MID_PROPR.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="show_wave.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="show_wave.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="show_wave.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="show_wave_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="show_wave_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="show_wave_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1712820072" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1712820072">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712820072" xil_pn:in_ck="4136848435970192941" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1712820072">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SPI_Interface.v"/>
      <outfile xil_pn:name="clk_generator.v"/>
      <outfile xil_pn:name="d_ff.v"/>
      <outfile xil_pn:name="sender_receiver.v"/>
      <outfile xil_pn:name="shift_register_4bit.v"/>
      <outfile xil_pn:name="shift_register_8bit.v"/>
      <outfile xil_pn:name="test_module.v"/>
    </transform>
    <transform xil_pn:end_ts="1712820072" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7024329393840223574" xil_pn:start_ts="1712820072">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712820072" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3475506366386939540" xil_pn:start_ts="1712820072">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712820072" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3885404949952445136" xil_pn:start_ts="1712820072">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712820072" xil_pn:in_ck="4136848435970192941" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1712820072">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SPI_Interface.v"/>
      <outfile xil_pn:name="clk_generator.v"/>
      <outfile xil_pn:name="d_ff.v"/>
      <outfile xil_pn:name="sender_receiver.v"/>
      <outfile xil_pn:name="shift_register_4bit.v"/>
      <outfile xil_pn:name="shift_register_8bit.v"/>
      <outfile xil_pn:name="test_module.v"/>
    </transform>
    <transform xil_pn:end_ts="1712820074" xil_pn:in_ck="4136848435970192941" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6842116331760633877" xil_pn:start_ts="1712820072">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="show_wave_beh.prj"/>
      <outfile xil_pn:name="show_wave_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1712820177" xil_pn:in_ck="-6577216289634816638" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6788301196903117784" xil_pn:start_ts="1712820177">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="show_wave_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
