/*
 * libbinrec: a recompiling translator for machine code
 * Copyright (c) 2016 Andrew Church <achurch@achurch.org>
 *
 * This software may be copied and redistributed under certain conditions;
 * see the file "COPYING" in the source code distribution for details.
 * NO WARRANTY is provided with this software.
 */

#include "tests/guest-ppc/insn/common.h"

static const uint8_t input[] = {
    0xF0,0x23,0x2F,0xF0,  // psq_st f1,-16(r3),0,2
};

static const unsigned int guest_opt = 0;
static const unsigned int common_opt = 0;

static const bool expected_success = true;

static const char expected[] =
    "[info] Scanning terminated at requested limit 0x3\n"
    "    0: LOAD_ARG   r1, 0\n"
    "    1: LOAD_ARG   r2, 1\n"
    "    2: GET_ALIAS  r3, a3\n"
    "    3: GET_ALIAS  r4, a2\n"
    "    4: ZCAST      r5, r4\n"
    "    5: ADD        r6, r2, r5\n"
    "    6: LOAD       r7, 904(r1)\n"
    "    7: BFEXT      r8, r7, 0, 3\n"
    "    8: ANDI       r9, r8, 4\n"
    "    9: GOTO_IF_NZ r9, L2\n"
    "   10: FGETSTATE  r10\n"
    "   11: VFCAST     r11, r3\n"
    "   12: FSETSTATE  r10\n"
    "   13: VEXTRACT   r12, r11, 0\n"
    "   14: BITCAST    r13, r12\n"
    "   15: BFEXT      r14, r13, 23, 8\n"
    "   16: ANDI       r15, r13, -2147483648\n"
    "   17: BITCAST    r16, r15\n"
    "   18: SELECT     r17, r12, r16, r14\n"
    "   19: STORE_BR   -16(r6), r17\n"
    "   20: VEXTRACT   r18, r11, 1\n"
    "   21: BITCAST    r19, r18\n"
    "   22: BFEXT      r20, r19, 23, 8\n"
    "   23: ANDI       r21, r19, -2147483648\n"
    "   24: BITCAST    r22, r21\n"
    "   25: SELECT     r23, r18, r22, r20\n"
    "   26: STORE_BR   -12(r6), r23\n"
    "   27: GOTO       L1\n"
    "   28: LABEL      L2\n"
    "   29: SLLI       r24, r7, 18\n"
    "   30: SRAI       r25, r24, 26\n"
    "   31: SLLI       r26, r25, 23\n"
    "   32: ADDI       r27, r26, 1065353216\n"
    "   33: BITCAST    r28, r27\n"
    "   34: ANDI       r29, r8, 2\n"
    "   35: SLLI       r30, r29, 14\n"
    "   36: ANDI       r31, r8, 1\n"
    "   37: XORI       r32, r31, 1\n"
    "   38: SLLI       r33, r32, 3\n"
    "   39: LOAD_IMM   r34, 0\n"
    "   40: LOAD_IMM   r35, 65535\n"
    "   41: SUB        r36, r34, r30\n"
    "   42: SUB        r37, r35, r30\n"
    "   43: SRA        r38, r36, r33\n"
    "   44: SRA        r39, r37, r33\n"
    "   45: FGETSTATE  r40\n"
    "   46: VFCVT      r41, r3\n"
    "   47: VEXTRACT   r42, r41, 0\n"
    "   48: FMUL       r43, r42, r28\n"
    "   49: BITCAST    r44, r43\n"
    "   50: FTRUNCI    r45, r43\n"
    "   51: SLLI       r46, r44, 1\n"
    "   52: SRLI       r47, r44, 31\n"
    "   53: SELECT     r48, r38, r39, r47\n"
    "   54: SGTUI      r49, r46, -1895825409\n"
    "   55: SELECT     r50, r48, r45, r49\n"
    "   56: SGTS       r51, r50, r39\n"
    "   57: SELECT     r52, r39, r50, r51\n"
    "   58: SLTS       r53, r50, r38\n"
    "   59: SELECT     r54, r38, r52, r53\n"
    "   60: VEXTRACT   r55, r41, 1\n"
    "   61: FMUL       r56, r55, r28\n"
    "   62: BITCAST    r57, r56\n"
    "   63: FTRUNCI    r58, r56\n"
    "   64: SLLI       r59, r57, 1\n"
    "   65: SRLI       r60, r57, 31\n"
    "   66: SELECT     r61, r38, r39, r60\n"
    "   67: SGTUI      r62, r59, -1895825409\n"
    "   68: SELECT     r63, r61, r58, r62\n"
    "   69: SGTS       r64, r63, r39\n"
    "   70: SELECT     r65, r39, r63, r64\n"
    "   71: SLTS       r66, r63, r38\n"
    "   72: SELECT     r67, r38, r65, r66\n"
    "   73: FSETSTATE  r40\n"
    "   74: ANDI       r68, r8, 1\n"
    "   75: GOTO_IF_NZ r68, L3\n"
    "   76: STORE_I8   -16(r6), r54\n"
    "   77: STORE_I8   -15(r6), r67\n"
    "   78: GOTO       L1\n"
    "   79: LABEL      L3\n"
    "   80: STORE_I16_BR -16(r6), r54\n"
    "   81: STORE_I16_BR -14(r6), r67\n"
    "   82: LABEL      L1\n"
    "   83: LOAD_IMM   r69, 4\n"
    "   84: SET_ALIAS  a1, r69\n"
    "   85: RETURN\n"
    "\n"
    "Alias 1: int32 @ 956(r1)\n"
    "Alias 2: int32 @ 268(r1)\n"
    "Alias 3: float64[2] @ 400(r1)\n"
    "\n"
    "Block 0: <none> --> [0,9] --> 1,2\n"
    "Block 1: 0 --> [10,27] --> 5\n"
    "Block 2: 0 --> [28,75] --> 3,4\n"
    "Block 3: 2 --> [76,78] --> 5\n"
    "Block 4: 2 --> [79,81] --> 5\n"
    "Block 5: 4,1,3 --> [82,85] --> <none>\n"
    ;

#include "tests/rtl-disasm-test.i"
