{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697018118175 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697018118175 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 11 11:55:18 2023 " "Processing started: Wed Oct 11 11:55:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697018118175 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697018118175 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SSRAM_to_hRAM -c SSRAM_to_hRAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off SSRAM_to_hRAM -c SSRAM_to_hRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697018118175 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697018118399 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697018118399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/SSRAM_to_hRAM_external_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb/SSRAM_to_hRAM_external_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SSRAM_to_hRAM_external_generator-behavior " "Found design unit 1: SSRAM_to_hRAM_external_generator-behavior" {  } { { "tb/SSRAM_to_hRAM_external_generator.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/tb/SSRAM_to_hRAM_external_generator.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129294 ""} { "Info" "ISGN_ENTITY_NAME" "1 SSRAM_to_hRAM_external_generator " "Found entity 1: SSRAM_to_hRAM_external_generator" {  } { { "tb/SSRAM_to_hRAM_external_generator.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/tb/SSRAM_to_hRAM_external_generator.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697018129294 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "s27kl0641.v(579) " "Verilog HDL information at s27kl0641.v(579): always construct contains both blocking and non-blocking assignments" {  } { { "tb/s27kl0641.v" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/tb/s27kl0641.v" 579 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1697018129297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/s27kl0641.v 2 2 " "Found 2 design units, including 2 entities, in source file tb/s27kl0641.v" { { "Info" "ISGN_ENTITY_NAME" "1 s27kl0641 " "Found entity 1: s27kl0641" {  } { { "tb/s27kl0641.v" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/tb/s27kl0641.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129298 ""} { "Info" "ISGN_ENTITY_NAME" "2 BUFFERs27kl0641 " "Found entity 2: BUFFERs27kl0641" {  } { { "tb/s27kl0641.v" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/tb/s27kl0641.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697018129298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/SSRAM_to_hRAM_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file tb/SSRAM_to_hRAM_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SSRAM_to_hRAM_testbench " "Found entity 1: SSRAM_to_hRAM_testbench" {  } { { "tb/SSRAM_to_hRAM_testbench.v" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/tb/SSRAM_to_hRAM_testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697018129299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/SSRAM_to_hRAM_monitor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb/SSRAM_to_hRAM_monitor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SSRAM_to_hRAM_monitor-tb " "Found design unit 1: SSRAM_to_hRAM_monitor-tb" {  } { { "tb/SSRAM_to_hRAM_monitor.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/tb/SSRAM_to_hRAM_monitor.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129300 ""} { "Info" "ISGN_ENTITY_NAME" "1 SSRAM_to_hRAM_monitor " "Found entity 1: SSRAM_to_hRAM_monitor" {  } { { "tb/SSRAM_to_hRAM_monitor.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/tb/SSRAM_to_hRAM_monitor.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697018129300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/SSRAM_to_hRAM_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb/SSRAM_to_hRAM_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SSRAM_to_hRAM_driver-tb " "Found design unit 1: SSRAM_to_hRAM_driver-tb" {  } { { "tb/SSRAM_to_hRAM_driver.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/tb/SSRAM_to_hRAM_driver.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129302 ""} { "Info" "ISGN_ENTITY_NAME" "1 SSRAM_to_hRAM_driver " "Found entity 1: SSRAM_to_hRAM_driver" {  } { { "tb/SSRAM_to_hRAM_driver.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/tb/SSRAM_to_hRAM_driver.vhd" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697018129302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/clk_rst_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb/clk_rst_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_rst_generator-behavior " "Found design unit 1: clk_rst_generator-behavior" {  } { { "tb/clk_rst_generator.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/tb/clk_rst_generator.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129303 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_rst_generator " "Found entity 1: clk_rst_generator" {  } { { "tb/clk_rst_generator.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/tb/clk_rst_generator.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697018129303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tristate_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tristate_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate_buffer-behavior " "Found design unit 1: tristate_buffer-behavior" {  } { { "src/tristate_buffer.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/tristate_buffer.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129304 ""} { "Info" "ISGN_ENTITY_NAME" "1 tristate_buffer " "Found entity 1: tristate_buffer" {  } { { "src/tristate_buffer.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/tristate_buffer.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697018129304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/unpacker_48.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/unpacker_48.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unpacker_48-rtl " "Found design unit 1: unpacker_48-rtl" {  } { { "src/unpacker_48.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/unpacker_48.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129305 ""} { "Info" "ISGN_ENTITY_NAME" "1 unpacker_48 " "Found entity 1: unpacker_48" {  } { { "src/unpacker_48.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/unpacker_48.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697018129305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/unpacker_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/unpacker_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unpacker_16-rtl " "Found design unit 1: unpacker_16-rtl" {  } { { "src/unpacker_16.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/unpacker_16.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129306 ""} { "Info" "ISGN_ENTITY_NAME" "1 unpacker_16 " "Found entity 1: unpacker_16" {  } { { "src/unpacker_16.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/unpacker_16.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697018129306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/timer_14bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/timer_14bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer_14bit-rtl " "Found design unit 1: timer_14bit-rtl" {  } { { "src/timer_14bit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/timer_14bit.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129307 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer_14bit " "Found entity 1: timer_14bit" {  } { { "src/timer_14bit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/timer_14bit.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697018129307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/t_flip_flop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/t_flip_flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t_flip_flop-behavior " "Found design unit 1: t_flip_flop-behavior" {  } { { "src/t_flip_flop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/t_flip_flop.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129308 ""} { "Info" "ISGN_ENTITY_NAME" "1 t_flip_flop " "Found entity 1: t_flip_flop" {  } { { "src/t_flip_flop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/t_flip_flop.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697018129308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/synchronizer_EU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/synchronizer_EU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer_EU-rtl " "Found design unit 1: synchronizer_EU-rtl" {  } { { "src/synchronizer_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/synchronizer_EU.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129309 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer_EU " "Found entity 1: synchronizer_EU" {  } { { "src/synchronizer_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/synchronizer_EU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697018129309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/synchronizer_CU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/synchronizer_CU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer_CU-fsm " "Found design unit 1: synchronizer_CU-fsm" {  } { { "src/synchronizer_CU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/synchronizer_CU.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129309 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer_CU " "Found entity 1: synchronizer_CU" {  } { { "src/synchronizer_CU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/synchronizer_CU.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697018129309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer-rtl " "Found design unit 1: synchronizer-rtl" {  } { { "src/synchronizer.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/synchronizer.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129311 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "src/synchronizer.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/synchronizer.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697018129311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/SSRAM_to_hRAM_EU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/SSRAM_to_hRAM_EU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SSRAM_to_hRAM_EU-rtl " "Found design unit 1: SSRAM_to_hRAM_EU-rtl" {  } { { "src/SSRAM_to_hRAM_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM_EU.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129313 ""} { "Info" "ISGN_ENTITY_NAME" "1 SSRAM_to_hRAM_EU " "Found entity 1: SSRAM_to_hRAM_EU" {  } { { "src/SSRAM_to_hRAM_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM_EU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697018129313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/SSRAM_to_hRAM_CU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/SSRAM_to_hRAM_CU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SSRAM_to_hRAM_CU-fsm " "Found design unit 1: SSRAM_to_hRAM_CU-fsm" {  } { { "src/SSRAM_to_hRAM_CU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM_CU.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129316 ""} { "Info" "ISGN_ENTITY_NAME" "1 SSRAM_to_hRAM_CU " "Found entity 1: SSRAM_to_hRAM_CU" {  } { { "src/SSRAM_to_hRAM_CU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM_CU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697018129316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/SSRAM_to_hRAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/SSRAM_to_hRAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SSRAM_to_hRAM-rtl " "Found design unit 1: SSRAM_to_hRAM-rtl" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129317 ""} { "Info" "ISGN_ENTITY_NAME" "1 SSRAM_to_hRAM " "Found entity 1: SSRAM_to_hRAM" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697018129317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sr_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/sr_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sr_flipflop-behavior " "Found design unit 1: sr_flipflop-behavior" {  } { { "src/sr_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/sr_flipflop.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129319 ""} { "Info" "ISGN_ENTITY_NAME" "1 sr_flipflop " "Found entity 1: sr_flipflop" {  } { { "src/sr_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/sr_flipflop.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697018129319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/reg_negedge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/reg_negedge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_negedge-behavior " "Found design unit 1: reg_negedge-behavior" {  } { { "src/reg_negedge.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/reg_negedge.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129320 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_negedge " "Found entity 1: reg_negedge" {  } { { "src/reg_negedge.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/reg_negedge.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697018129320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavior " "Found design unit 1: reg-behavior" {  } { { "src/reg.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/reg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129321 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "src/reg.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/reg.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697018129321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/packer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/packer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 packer-rtl " "Found design unit 1: packer-rtl" {  } { { "src/packer.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/packer.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129322 ""} { "Info" "ISGN_ENTITY_NAME" "1 packer " "Found entity 1: packer" {  } { { "src/packer.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/packer.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697018129322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux_4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/mux_4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4to1-behavior " "Found design unit 1: mux_4to1-behavior" {  } { { "src/mux_4to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/mux_4to1.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129323 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "src/mux_4to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/mux_4to1.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697018129323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/mux_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1-behavior " "Found design unit 1: mux_2to1-behavior" {  } { { "src/mux_2to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/mux_2to1.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129324 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "src/mux_2to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/mux_2to1.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697018129324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/gater.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/gater.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gater-rtl " "Found design unit 1: gater-rtl" {  } { { "src/gater.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/gater.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129325 ""} { "Info" "ISGN_ENTITY_NAME" "1 gater " "Found entity 1: gater" {  } { { "src/gater.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/gater.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697018129325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/decoder_2bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/decoder_2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_2bit-behavior " "Found design unit 1: decoder_2bit-behavior" {  } { { "src/decoder_2bit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/decoder_2bit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129326 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_2bit " "Found entity 1: decoder_2bit" {  } { { "src/decoder_2bit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/decoder_2bit.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697018129326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/d_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/d_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_flipflop-behavior " "Found design unit 1: d_flipflop-behavior" {  } { { "src/d_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/d_flipflop.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129327 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "src/d_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/d_flipflop.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697018129327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counter_Nbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/counter_Nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_Nbit-rtl " "Found design unit 1: counter_Nbit-rtl" {  } { { "src/counter_Nbit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/counter_Nbit.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129329 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_Nbit " "Found entity 1: counter_Nbit" {  } { { "src/counter_Nbit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/counter_Nbit.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697018129329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/comparator_Nbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/comparator_Nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator_Nbit-behavior " "Found design unit 1: comparator_Nbit-behavior" {  } { { "src/comparator_Nbit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/comparator_Nbit.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129331 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator_Nbit " "Found entity 1: comparator_Nbit" {  } { { "src/comparator_Nbit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/comparator_Nbit.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697018129331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697018129331 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SSRAM_to_hRAM " "Elaborating entity \"SSRAM_to_hRAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697018129411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSRAM_to_hRAM_EU SSRAM_to_hRAM_EU:EU " "Elaborating entity \"SSRAM_to_hRAM_EU\" for hierarchy \"SSRAM_to_hRAM_EU:EU\"" {  } { { "src/SSRAM_to_hRAM.vhd" "EU" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697018129414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg SSRAM_to_hRAM_EU:EU\|reg:up_address " "Elaborating entity \"reg\" for hierarchy \"SSRAM_to_hRAM_EU:EU\|reg:up_address\"" {  } { { "src/SSRAM_to_hRAM_EU.vhd" "up_address" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM_EU.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697018129417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg SSRAM_to_hRAM_EU:EU\|reg:low_address " "Elaborating entity \"reg\" for hierarchy \"SSRAM_to_hRAM_EU:EU\|reg:low_address\"" {  } { { "src/SSRAM_to_hRAM_EU.vhd" "low_address" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM_EU.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697018129419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unpacker_48 SSRAM_to_hRAM_EU:EU\|unpacker_48:CA " "Elaborating entity \"unpacker_48\" for hierarchy \"SSRAM_to_hRAM_EU:EU\|unpacker_48:CA\"" {  } { { "src/SSRAM_to_hRAM_EU.vhd" "CA" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM_EU.vhd" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697018129420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg SSRAM_to_hRAM_EU:EU\|unpacker_48:CA\|reg:CA0 " "Elaborating entity \"reg\" for hierarchy \"SSRAM_to_hRAM_EU:EU\|unpacker_48:CA\|reg:CA0\"" {  } { { "src/unpacker_48.vhd" "CA0" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/unpacker_48.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697018129421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 SSRAM_to_hRAM_EU:EU\|unpacker_48:CA\|mux_4to1:CA_mux " "Elaborating entity \"mux_4to1\" for hierarchy \"SSRAM_to_hRAM_EU:EU\|unpacker_48:CA\|mux_4to1:CA_mux\"" {  } { { "src/unpacker_48.vhd" "CA_mux" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/unpacker_48.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697018129423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_14bit SSRAM_to_hRAM_EU:EU\|timer_14bit:deadline_tim " "Elaborating entity \"timer_14bit\" for hierarchy \"SSRAM_to_hRAM_EU:EU\|timer_14bit:deadline_tim\"" {  } { { "src/SSRAM_to_hRAM_EU.vhd" "deadline_tim" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM_EU.vhd" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697018129424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_Nbit SSRAM_to_hRAM_EU:EU\|timer_14bit:deadline_tim\|counter_Nbit:cnt " "Elaborating entity \"counter_Nbit\" for hierarchy \"SSRAM_to_hRAM_EU:EU\|timer_14bit:deadline_tim\|counter_Nbit:cnt\"" {  } { { "src/timer_14bit.vhd" "cnt" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/timer_14bit.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697018129425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_flip_flop SSRAM_to_hRAM_EU:EU\|timer_14bit:deadline_tim\|counter_Nbit:cnt\|t_flip_flop:entry_tff " "Elaborating entity \"t_flip_flop\" for hierarchy \"SSRAM_to_hRAM_EU:EU\|timer_14bit:deadline_tim\|counter_Nbit:cnt\|t_flip_flop:entry_tff\"" {  } { { "src/counter_Nbit.vhd" "entry_tff" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/counter_Nbit.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697018129427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 SSRAM_to_hRAM_EU:EU\|mux_2to1:dqmux " "Elaborating entity \"mux_2to1\" for hierarchy \"SSRAM_to_hRAM_EU:EU\|mux_2to1:dqmux\"" {  } { { "src/SSRAM_to_hRAM_EU.vhd" "dqmux" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM_EU.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697018129435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate_buffer SSRAM_to_hRAM_EU:EU\|tristate_buffer:dq_buf " "Elaborating entity \"tristate_buffer\" for hierarchy \"SSRAM_to_hRAM_EU:EU\|tristate_buffer:dq_buf\"" {  } { { "src/SSRAM_to_hRAM_EU.vhd" "dq_buf" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM_EU.vhd" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697018129436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unpacker_16 SSRAM_to_hRAM_EU:EU\|unpacker_16:writedata " "Elaborating entity \"unpacker_16\" for hierarchy \"SSRAM_to_hRAM_EU:EU\|unpacker_16:writedata\"" {  } { { "src/SSRAM_to_hRAM_EU.vhd" "writedata" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM_EU.vhd" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697018129437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg SSRAM_to_hRAM_EU:EU\|unpacker_16:writedata\|reg:lsbout " "Elaborating entity \"reg\" for hierarchy \"SSRAM_to_hRAM_EU:EU\|unpacker_16:writedata\|reg:lsbout\"" {  } { { "src/unpacker_16.vhd" "lsbout" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/unpacker_16.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697018129438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 SSRAM_to_hRAM_EU:EU\|unpacker_16:writedata\|mux_2to1:outmux " "Elaborating entity \"mux_2to1\" for hierarchy \"SSRAM_to_hRAM_EU:EU\|unpacker_16:writedata\|mux_2to1:outmux\"" {  } { { "src/unpacker_16.vhd" "outmux" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/unpacker_16.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697018129439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg SSRAM_to_hRAM_EU:EU\|reg:burstcnt " "Elaborating entity \"reg\" for hierarchy \"SSRAM_to_hRAM_EU:EU\|reg:burstcnt\"" {  } { { "src/SSRAM_to_hRAM_EU.vhd" "burstcnt" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM_EU.vhd" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697018129440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packer SSRAM_to_hRAM_EU:EU\|packer:readdata " "Elaborating entity \"packer\" for hierarchy \"SSRAM_to_hRAM_EU:EU\|packer:readdata\"" {  } { { "src/SSRAM_to_hRAM_EU.vhd" "readdata" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM_EU.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697018129441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_negedge SSRAM_to_hRAM_EU:EU\|packer:readdata\|reg_negedge:lsbin " "Elaborating entity \"reg_negedge\" for hierarchy \"SSRAM_to_hRAM_EU:EU\|packer:readdata\|reg_negedge:lsbin\"" {  } { { "src/packer.vhd" "lsbin" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/packer.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697018129442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gater SSRAM_to_hRAM_EU:EU\|gater:CK_gater " "Elaborating entity \"gater\" for hierarchy \"SSRAM_to_hRAM_EU:EU\|gater:CK_gater\"" {  } { { "src/SSRAM_to_hRAM_EU.vhd" "CK_gater" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM_EU.vhd" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697018129444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flipflop SSRAM_to_hRAM_EU:EU\|gater:CK_gater\|d_flipflop:antiglitch " "Elaborating entity \"d_flipflop\" for hierarchy \"SSRAM_to_hRAM_EU:EU\|gater:CK_gater\|d_flipflop:antiglitch\"" {  } { { "src/gater.vhd" "antiglitch" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/gater.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697018129445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sr_flipflop SSRAM_to_hRAM_EU:EU\|sr_flipflop:dpd_tracker " "Elaborating entity \"sr_flipflop\" for hierarchy \"SSRAM_to_hRAM_EU:EU\|sr_flipflop:dpd_tracker\"" {  } { { "src/SSRAM_to_hRAM_EU.vhd" "dpd_tracker" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM_EU.vhd" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697018129446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer SSRAM_to_hRAM_EU:EU\|synchronizer:snc " "Elaborating entity \"synchronizer\" for hierarchy \"SSRAM_to_hRAM_EU:EU\|synchronizer:snc\"" {  } { { "src/SSRAM_to_hRAM_EU.vhd" "snc" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM_EU.vhd" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697018129448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer_EU SSRAM_to_hRAM_EU:EU\|synchronizer:snc\|synchronizer_EU:EU " "Elaborating entity \"synchronizer_EU\" for hierarchy \"SSRAM_to_hRAM_EU:EU\|synchronizer:snc\|synchronizer_EU:EU\"" {  } { { "src/synchronizer.vhd" "EU" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/synchronizer.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697018129449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_Nbit SSRAM_to_hRAM_EU:EU\|synchronizer:snc\|synchronizer_EU:EU\|counter_Nbit:code_counter " "Elaborating entity \"counter_Nbit\" for hierarchy \"SSRAM_to_hRAM_EU:EU\|synchronizer:snc\|synchronizer_EU:EU\|counter_Nbit:code_counter\"" {  } { { "src/synchronizer_EU.vhd" "code_counter" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/synchronizer_EU.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697018129451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_2bit SSRAM_to_hRAM_EU:EU\|synchronizer:snc\|synchronizer_EU:EU\|decoder_2bit:dec " "Elaborating entity \"decoder_2bit\" for hierarchy \"SSRAM_to_hRAM_EU:EU\|synchronizer:snc\|synchronizer_EU:EU\|decoder_2bit:dec\"" {  } { { "src/synchronizer_EU.vhd" "dec" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/synchronizer_EU.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697018129453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_Nbit SSRAM_to_hRAM_EU:EU\|synchronizer:snc\|synchronizer_EU:EU\|counter_Nbit:burstlen_counter " "Elaborating entity \"counter_Nbit\" for hierarchy \"SSRAM_to_hRAM_EU:EU\|synchronizer:snc\|synchronizer_EU:EU\|counter_Nbit:burstlen_counter\"" {  } { { "src/synchronizer_EU.vhd" "burstlen_counter" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/synchronizer_EU.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697018129458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_Nbit SSRAM_to_hRAM_EU:EU\|synchronizer:snc\|synchronizer_EU:EU\|comparator_Nbit:burstlen_cmp " "Elaborating entity \"comparator_Nbit\" for hierarchy \"SSRAM_to_hRAM_EU:EU\|synchronizer:snc\|synchronizer_EU:EU\|comparator_Nbit:burstlen_cmp\"" {  } { { "src/synchronizer_EU.vhd" "burstlen_cmp" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/synchronizer_EU.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697018129466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer_CU SSRAM_to_hRAM_EU:EU\|synchronizer:snc\|synchronizer_CU:CU " "Elaborating entity \"synchronizer_CU\" for hierarchy \"SSRAM_to_hRAM_EU:EU\|synchronizer:snc\|synchronizer_CU:CU\"" {  } { { "src/synchronizer.vhd" "CU" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/synchronizer.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697018129470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSRAM_to_hRAM_CU SSRAM_to_hRAM_CU:CU " "Elaborating entity \"SSRAM_to_hRAM_CU\" for hierarchy \"SSRAM_to_hRAM_CU:CU\"" {  } { { "src/SSRAM_to_hRAM.vhd" "CU" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697018129471 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SSRAM_to_hRAM_EU:EU\|tristate_buffer:dq_buf\|buffer_out\[0\] " "Converted tri-state buffer \"SSRAM_to_hRAM_EU:EU\|tristate_buffer:dq_buf\|buffer_out\[0\]\" feeding internal logic into a wire" {  } { { "src/tristate_buffer.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/tristate_buffer.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1697018129774 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SSRAM_to_hRAM_EU:EU\|tristate_buffer:dq_buf\|buffer_out\[1\] " "Converted tri-state buffer \"SSRAM_to_hRAM_EU:EU\|tristate_buffer:dq_buf\|buffer_out\[1\]\" feeding internal logic into a wire" {  } { { "src/tristate_buffer.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/tristate_buffer.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1697018129774 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SSRAM_to_hRAM_EU:EU\|tristate_buffer:dq_buf\|buffer_out\[2\] " "Converted tri-state buffer \"SSRAM_to_hRAM_EU:EU\|tristate_buffer:dq_buf\|buffer_out\[2\]\" feeding internal logic into a wire" {  } { { "src/tristate_buffer.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/tristate_buffer.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1697018129774 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SSRAM_to_hRAM_EU:EU\|tristate_buffer:dq_buf\|buffer_out\[3\] " "Converted tri-state buffer \"SSRAM_to_hRAM_EU:EU\|tristate_buffer:dq_buf\|buffer_out\[3\]\" feeding internal logic into a wire" {  } { { "src/tristate_buffer.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/tristate_buffer.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1697018129774 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SSRAM_to_hRAM_EU:EU\|tristate_buffer:dq_buf\|buffer_out\[4\] " "Converted tri-state buffer \"SSRAM_to_hRAM_EU:EU\|tristate_buffer:dq_buf\|buffer_out\[4\]\" feeding internal logic into a wire" {  } { { "src/tristate_buffer.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/tristate_buffer.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1697018129774 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SSRAM_to_hRAM_EU:EU\|tristate_buffer:dq_buf\|buffer_out\[5\] " "Converted tri-state buffer \"SSRAM_to_hRAM_EU:EU\|tristate_buffer:dq_buf\|buffer_out\[5\]\" feeding internal logic into a wire" {  } { { "src/tristate_buffer.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/tristate_buffer.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1697018129774 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SSRAM_to_hRAM_EU:EU\|tristate_buffer:dq_buf\|buffer_out\[6\] " "Converted tri-state buffer \"SSRAM_to_hRAM_EU:EU\|tristate_buffer:dq_buf\|buffer_out\[6\]\" feeding internal logic into a wire" {  } { { "src/tristate_buffer.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/tristate_buffer.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1697018129774 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SSRAM_to_hRAM_EU:EU\|tristate_buffer:dq_buf\|buffer_out\[7\] " "Converted tri-state buffer \"SSRAM_to_hRAM_EU:EU\|tristate_buffer:dq_buf\|buffer_out\[7\]\" feeding internal logic into a wire" {  } { { "src/tristate_buffer.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/tristate_buffer.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1697018129774 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SSRAM_to_hRAM_EU:EU\|tristate_buffer:dq_buf\|buffer_out\[8\] " "Converted tri-state buffer \"SSRAM_to_hRAM_EU:EU\|tristate_buffer:dq_buf\|buffer_out\[8\]\" feeding internal logic into a wire" {  } { { "src/tristate_buffer.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/tristate_buffer.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1697018129774 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SSRAM_to_hRAM_EU:EU\|tristate_buffer:dq_buf\|buffer_out\[9\] " "Converted tri-state buffer \"SSRAM_to_hRAM_EU:EU\|tristate_buffer:dq_buf\|buffer_out\[9\]\" feeding internal logic into a wire" {  } { { "src/tristate_buffer.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/tristate_buffer.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1697018129774 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SSRAM_to_hRAM_EU:EU\|tristate_buffer:dq_buf\|buffer_out\[10\] " "Converted tri-state buffer \"SSRAM_to_hRAM_EU:EU\|tristate_buffer:dq_buf\|buffer_out\[10\]\" feeding internal logic into a wire" {  } { { "src/tristate_buffer.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/tristate_buffer.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1697018129774 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SSRAM_to_hRAM_EU:EU\|tristate_buffer:dq_buf\|buffer_out\[11\] " "Converted tri-state buffer \"SSRAM_to_hRAM_EU:EU\|tristate_buffer:dq_buf\|buffer_out\[11\]\" feeding internal logic into a wire" {  } { { "src/tristate_buffer.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/tristate_buffer.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1697018129774 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SSRAM_to_hRAM_EU:EU\|tristate_buffer:dq_buf\|buffer_out\[12\] " "Converted tri-state buffer \"SSRAM_to_hRAM_EU:EU\|tristate_buffer:dq_buf\|buffer_out\[12\]\" feeding internal logic into a wire" {  } { { "src/tristate_buffer.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/tristate_buffer.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1697018129774 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SSRAM_to_hRAM_EU:EU\|tristate_buffer:dq_buf\|buffer_out\[13\] " "Converted tri-state buffer \"SSRAM_to_hRAM_EU:EU\|tristate_buffer:dq_buf\|buffer_out\[13\]\" feeding internal logic into a wire" {  } { { "src/tristate_buffer.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/tristate_buffer.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1697018129774 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SSRAM_to_hRAM_EU:EU\|tristate_buffer:dq_buf\|buffer_out\[14\] " "Converted tri-state buffer \"SSRAM_to_hRAM_EU:EU\|tristate_buffer:dq_buf\|buffer_out\[14\]\" feeding internal logic into a wire" {  } { { "src/tristate_buffer.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/tristate_buffer.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1697018129774 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SSRAM_to_hRAM_EU:EU\|tristate_buffer:dq_buf\|buffer_out\[15\] " "Converted tri-state buffer \"SSRAM_to_hRAM_EU:EU\|tristate_buffer:dq_buf\|buffer_out\[15\]\" feeding internal logic into a wire" {  } { { "src/tristate_buffer.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/tristate_buffer.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1697018129774 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1697018129774 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hbus_DQ\[0\] " "Inserted always-enabled tri-state buffer between \"hbus_DQ\[0\]\" and its non-tri-state driver." {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 60 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1697018130276 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hbus_DQ\[1\] " "Inserted always-enabled tri-state buffer between \"hbus_DQ\[1\]\" and its non-tri-state driver." {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 60 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1697018130276 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hbus_DQ\[2\] " "Inserted always-enabled tri-state buffer between \"hbus_DQ\[2\]\" and its non-tri-state driver." {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 60 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1697018130276 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hbus_DQ\[3\] " "Inserted always-enabled tri-state buffer between \"hbus_DQ\[3\]\" and its non-tri-state driver." {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 60 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1697018130276 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hbus_DQ\[4\] " "Inserted always-enabled tri-state buffer between \"hbus_DQ\[4\]\" and its non-tri-state driver." {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 60 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1697018130276 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hbus_DQ\[5\] " "Inserted always-enabled tri-state buffer between \"hbus_DQ\[5\]\" and its non-tri-state driver." {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 60 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1697018130276 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hbus_DQ\[6\] " "Inserted always-enabled tri-state buffer between \"hbus_DQ\[6\]\" and its non-tri-state driver." {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 60 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1697018130276 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hbus_DQ\[7\] " "Inserted always-enabled tri-state buffer between \"hbus_DQ\[7\]\" and its non-tri-state driver." {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 60 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1697018130276 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1697018130276 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "hbus_DQ\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"hbus_DQ\[0\]\" is moved to its source" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 60 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1697018130279 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "hbus_DQ\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"hbus_DQ\[1\]\" is moved to its source" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 60 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1697018130279 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "hbus_DQ\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"hbus_DQ\[2\]\" is moved to its source" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 60 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1697018130279 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "hbus_DQ\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"hbus_DQ\[3\]\" is moved to its source" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 60 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1697018130279 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "hbus_DQ\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"hbus_DQ\[4\]\" is moved to its source" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 60 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1697018130279 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "hbus_DQ\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"hbus_DQ\[5\]\" is moved to its source" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 60 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1697018130279 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "hbus_DQ\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"hbus_DQ\[6\]\" is moved to its source" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 60 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1697018130279 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "hbus_DQ\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"hbus_DQ\[7\]\" is moved to its source" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 60 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1697018130279 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1697018130279 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "hbus_DQ\[0\]~synth " "Node \"hbus_DQ\[0\]~synth\"" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697018130440 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hbus_DQ\[1\]~synth " "Node \"hbus_DQ\[1\]~synth\"" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697018130440 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hbus_DQ\[2\]~synth " "Node \"hbus_DQ\[2\]~synth\"" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697018130440 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hbus_DQ\[3\]~synth " "Node \"hbus_DQ\[3\]~synth\"" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697018130440 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hbus_DQ\[4\]~synth " "Node \"hbus_DQ\[4\]~synth\"" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697018130440 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hbus_DQ\[5\]~synth " "Node \"hbus_DQ\[5\]~synth\"" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697018130440 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hbus_DQ\[6\]~synth " "Node \"hbus_DQ\[6\]~synth\"" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697018130440 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hbus_DQ\[7\]~synth " "Node \"hbus_DQ\[7\]~synth\"" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697018130440 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1697018130440 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697018130567 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/output_files/SSRAM_to_hRAM.map.smsg " "Generated suppressed messages file /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/output_files/SSRAM_to_hRAM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697018131144 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697018131273 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697018131273 ""}
{ "Critical Warning" "WCUT_CUT_VIRTUAL_CLK_PIN_MADE_VIRTUAL" "RWDS_360~input " "clock port is fed by virtual pin \"RWDS_360~input\"; timing analysis treats input to the clock port as a ripple clock" {  } {  } 1 15725 "clock port is fed by virtual pin \"%1!s!\"; timing analysis treats input to the clock port as a ripple clock" 0 0 "Analysis & Synthesis" 0 -1 1697018131327 ""}
{ "Critical Warning" "WCUT_CUT_VIRTUAL_CLK_PIN_MADE_VIRTUAL" "RWDS_90~input " "clock port is fed by virtual pin \"RWDS_90~input\"; timing analysis treats input to the clock port as a ripple clock" {  } {  } 1 15725 "clock port is fed by virtual pin \"%1!s!\"; timing analysis treats input to the clock port as a ripple clock" 0 0 "Analysis & Synthesis" 0 -1 1697018131327 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "90 " "Design contains 90 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[22\] " "Pin \"SSRAM_address\[22\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[23\] " "Pin \"SSRAM_address\[23\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[24\] " "Pin \"SSRAM_address\[24\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[25\] " "Pin \"SSRAM_address\[25\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[26\] " "Pin \"SSRAM_address\[26\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[27\] " "Pin \"SSRAM_address\[27\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[28\] " "Pin \"SSRAM_address\[28\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[29\] " "Pin \"SSRAM_address\[29\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[30\] " "Pin \"SSRAM_address\[30\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[31\] " "Pin \"SSRAM_address\[31\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "SSRAM_out\[0\] " "Pin \"SSRAM_out\[0\]\" is virtual output pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "SSRAM_out\[1\] " "Pin \"SSRAM_out\[1\]\" is virtual output pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "SSRAM_out\[2\] " "Pin \"SSRAM_out\[2\]\" is virtual output pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "SSRAM_out\[3\] " "Pin \"SSRAM_out\[3\]\" is virtual output pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "SSRAM_out\[4\] " "Pin \"SSRAM_out\[4\]\" is virtual output pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "SSRAM_out\[5\] " "Pin \"SSRAM_out\[5\]\" is virtual output pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "SSRAM_out\[6\] " "Pin \"SSRAM_out\[6\]\" is virtual output pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "SSRAM_out\[7\] " "Pin \"SSRAM_out\[7\]\" is virtual output pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "SSRAM_out\[8\] " "Pin \"SSRAM_out\[8\]\" is virtual output pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "SSRAM_out\[9\] " "Pin \"SSRAM_out\[9\]\" is virtual output pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "SSRAM_out\[10\] " "Pin \"SSRAM_out\[10\]\" is virtual output pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "SSRAM_out\[11\] " "Pin \"SSRAM_out\[11\]\" is virtual output pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "SSRAM_out\[12\] " "Pin \"SSRAM_out\[12\]\" is virtual output pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "SSRAM_out\[13\] " "Pin \"SSRAM_out\[13\]\" is virtual output pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "SSRAM_out\[14\] " "Pin \"SSRAM_out\[14\]\" is virtual output pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "SSRAM_out\[15\] " "Pin \"SSRAM_out\[15\]\" is virtual output pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "SSRAM_validout " "Pin \"SSRAM_validout\" is virtual output pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 54 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "SSRAM_busy " "Pin \"SSRAM_busy\" is virtual output pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 55 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "SSRAM_haltdata " "Pin \"SSRAM_haltdata\" is virtual output pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 56 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "hbus_CS_n " "Pin \"hbus_CS_n\" is virtual output pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 58 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "hbus_RESET_n " "Pin \"hbus_RESET_n\" is virtual output pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 59 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "hCK_edgeal " "Pin \"hCK_edgeal\" is virtual output pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 61 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "drive_RWDS_low " "Pin \"drive_RWDS_low\" is virtual output pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_OE " "Pin \"SSRAM_OE\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 47 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address_spacing " "Pin \"SSRAM_address_spacing\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 49 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[0\] " "Pin \"SSRAM_address\[0\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_in\[15\] " "Pin \"SSRAM_in\[15\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 52 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_WE " "Pin \"SSRAM_WE\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 48 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_CS " "Pin \"SSRAM_CS\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 46 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "rst_n " "Pin \"rst_n\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 44 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "RWDS " "Pin \"RWDS\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 64 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "RWDS_360 " "Pin \"RWDS_360\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 62 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "RWDS_90 " "Pin \"RWDS_90\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 63 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_burstcount\[0\] " "Pin \"SSRAM_burstcount\[0\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 50 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_burstcount\[1\] " "Pin \"SSRAM_burstcount\[1\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 50 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_burstcount\[2\] " "Pin \"SSRAM_burstcount\[2\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 50 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_burstcount\[3\] " "Pin \"SSRAM_burstcount\[3\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 50 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_burstcount\[4\] " "Pin \"SSRAM_burstcount\[4\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 50 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_burstcount\[5\] " "Pin \"SSRAM_burstcount\[5\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 50 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_burstcount\[6\] " "Pin \"SSRAM_burstcount\[6\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 50 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_burstcount\[7\] " "Pin \"SSRAM_burstcount\[7\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 50 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_burstcount\[8\] " "Pin \"SSRAM_burstcount\[8\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 50 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_burstcount\[9\] " "Pin \"SSRAM_burstcount\[9\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 50 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_burstcount\[10\] " "Pin \"SSRAM_burstcount\[10\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 50 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_in\[8\] " "Pin \"SSRAM_in\[8\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 52 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_in\[0\] " "Pin \"SSRAM_in\[0\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 52 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_in\[9\] " "Pin \"SSRAM_in\[9\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 52 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_in\[1\] " "Pin \"SSRAM_in\[1\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 52 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_in\[10\] " "Pin \"SSRAM_in\[10\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 52 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_in\[2\] " "Pin \"SSRAM_in\[2\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 52 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_in\[11\] " "Pin \"SSRAM_in\[11\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 52 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_in\[3\] " "Pin \"SSRAM_in\[3\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 52 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_in\[12\] " "Pin \"SSRAM_in\[12\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 52 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_in\[4\] " "Pin \"SSRAM_in\[4\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 52 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_in\[13\] " "Pin \"SSRAM_in\[13\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 52 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_in\[5\] " "Pin \"SSRAM_in\[5\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 52 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_in\[14\] " "Pin \"SSRAM_in\[14\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 52 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_in\[6\] " "Pin \"SSRAM_in\[6\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 52 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_in\[7\] " "Pin \"SSRAM_in\[7\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 52 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[11\] " "Pin \"SSRAM_address\[11\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[19\] " "Pin \"SSRAM_address\[19\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[3\] " "Pin \"SSRAM_address\[3\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[12\] " "Pin \"SSRAM_address\[12\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[20\] " "Pin \"SSRAM_address\[20\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[4\] " "Pin \"SSRAM_address\[4\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[1\] " "Pin \"SSRAM_address\[1\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[13\] " "Pin \"SSRAM_address\[13\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[21\] " "Pin \"SSRAM_address\[21\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[5\] " "Pin \"SSRAM_address\[5\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[2\] " "Pin \"SSRAM_address\[2\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[14\] " "Pin \"SSRAM_address\[14\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[6\] " "Pin \"SSRAM_address\[6\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[15\] " "Pin \"SSRAM_address\[15\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[7\] " "Pin \"SSRAM_address\[7\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[16\] " "Pin \"SSRAM_address\[16\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[8\] " "Pin \"SSRAM_address\[8\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[17\] " "Pin \"SSRAM_address\[17\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[9\] " "Pin \"SSRAM_address\[9\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[18\] " "Pin \"SSRAM_address\[18\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[10\] " "Pin \"SSRAM_address\[10\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v2/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1697018131328 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Analysis & Synthesis" 0 -1 1697018131328 ""}
{ "Warning" "WCUT_CUT_IGNORE_WARNINGS" "8 " "Ignored 8 Virtual Pin logic option assignments" { { "Warning" "WCUT_CUT_ATOM_BIDIR" "hbus_DQ\[0\] " "Ignored Virtual Pin assignment made to bidirectional pin \"hbus_DQ\[0\]\"" {  } {  } 0 15721 "Ignored Virtual Pin assignment made to bidirectional pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697018131331 ""} { "Warning" "WCUT_CUT_ATOM_BIDIR" "hbus_DQ\[1\] " "Ignored Virtual Pin assignment made to bidirectional pin \"hbus_DQ\[1\]\"" {  } {  } 0 15721 "Ignored Virtual Pin assignment made to bidirectional pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697018131331 ""} { "Warning" "WCUT_CUT_ATOM_BIDIR" "hbus_DQ\[2\] " "Ignored Virtual Pin assignment made to bidirectional pin \"hbus_DQ\[2\]\"" {  } {  } 0 15721 "Ignored Virtual Pin assignment made to bidirectional pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697018131331 ""} { "Warning" "WCUT_CUT_ATOM_BIDIR" "hbus_DQ\[3\] " "Ignored Virtual Pin assignment made to bidirectional pin \"hbus_DQ\[3\]\"" {  } {  } 0 15721 "Ignored Virtual Pin assignment made to bidirectional pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697018131331 ""} { "Warning" "WCUT_CUT_ATOM_BIDIR" "hbus_DQ\[4\] " "Ignored Virtual Pin assignment made to bidirectional pin \"hbus_DQ\[4\]\"" {  } {  } 0 15721 "Ignored Virtual Pin assignment made to bidirectional pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697018131331 ""} { "Warning" "WCUT_CUT_ATOM_BIDIR" "hbus_DQ\[5\] " "Ignored Virtual Pin assignment made to bidirectional pin \"hbus_DQ\[5\]\"" {  } {  } 0 15721 "Ignored Virtual Pin assignment made to bidirectional pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697018131331 ""} { "Warning" "WCUT_CUT_ATOM_BIDIR" "hbus_DQ\[6\] " "Ignored Virtual Pin assignment made to bidirectional pin \"hbus_DQ\[6\]\"" {  } {  } 0 15721 "Ignored Virtual Pin assignment made to bidirectional pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697018131331 ""} { "Warning" "WCUT_CUT_ATOM_BIDIR" "hbus_DQ\[7\] " "Ignored Virtual Pin assignment made to bidirectional pin \"hbus_DQ\[7\]\"" {  } {  } 0 15721 "Ignored Virtual Pin assignment made to bidirectional pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697018131331 ""}  } {  } 0 15752 "Ignored %1!d! Virtual Pin logic option assignments" 0 0 "Analysis & Synthesis" 0 -1 1697018131331 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "446 " "Implemented 446 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697018131370 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697018131370 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1697018131370 ""} { "Info" "ICUT_CUT_TM_LCELLS" "437 " "Implemented 437 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697018131370 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697018131370 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "423 " "Peak virtual memory: 423 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697018131397 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 11 11:55:31 2023 " "Processing ended: Wed Oct 11 11:55:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697018131397 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697018131397 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697018131397 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697018131397 ""}
