

================================================================
== Vitis HLS Report for 'model_array'
================================================================
* Date:           Sat Oct 19 10:54:27 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  30.30 ns|  8.001 ns|     6.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        5|        5|  0.152 us|  0.152 us|    5|    5|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 5, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.91>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%training_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %training" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 7 'read' 'training_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%delta_k_0_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %delta_k_0_0_val" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 8 'read' 'delta_k_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%output_kmin1_0_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %output_kmin1_0_1_val" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 9 'read' 'output_kmin1_0_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%output_kmin1_0_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %output_kmin1_0_0_val" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 10 'read' 'output_kmin1_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read29" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 11 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_3 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read10" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 12 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln12_1 = sext i16 %delta_k_0_0_val_read" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 13 'sext' 'sext_ln12_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln12_3 = sext i16 %p_read_3" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 14 'sext' 'sext_ln12_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln12_4 = sext i16 %delta_k_0_0_val_read" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 15 'sext' 'sext_ln12_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.91ns)   --->   "%mul_ln12 = mul i25 %sext_ln12_3, i25 %sext_ln12_4" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 16 'mul' 'mul_ln12' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln13_2 = sext i16 %output_kmin1_0_0_val_read" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 17 'sext' 'sext_ln13_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.91ns)   --->   "%mul_ln13 = mul i25 %sext_ln12_3, i25 %sext_ln13_2" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 18 'mul' 'mul_ln13' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %mul_ln13, i32 9, i32 24" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 19 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [3/3] (1.08ns) (grouped into DSP with root node sub_ln15)   --->   "%mul_ln15 = mul i23 %sext_ln12_1, i23 51" [../bias_pe.cpp:15->../array.cpp:32]   --->   Operation 20 'mul' 'mul_ln15' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %mul_ln12, i32 9, i32 24" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 21 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln12_6 = sext i16 %p_read_2" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 22 'sext' 'sext_ln12_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.91ns)   --->   "%mul_ln12_1 = mul i25 %sext_ln12_6, i25 %sext_ln12_4" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 23 'mul' 'mul_ln12_1' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln13_3 = sext i16 %output_kmin1_0_1_val_read" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 24 'sext' 'sext_ln13_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [3/3] (1.08ns) (grouped into DSP with root node add_ln13)   --->   "%mul_ln13_1 = mul i25 %sext_ln12_6, i25 %sext_ln13_3" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 25 'mul' 'mul_ln13_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %mul_ln12_1, i32 9, i32 24" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 26 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.01ns)   --->   "%cmp_i_i = icmp_eq  i16 %training_read, i16 0" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 27 'icmp' 'cmp_i_i' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.01ns)   --->   "%icmp_ln11 = icmp_sgt  i16 %output_kmin1_0_0_val_read, i16 0" [../error_pe.cpp:11->../array.cpp:42]   --->   Operation 28 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.01ns)   --->   "%icmp_ln11_1 = icmp_sgt  i16 %output_kmin1_0_1_val_read, i16 0" [../error_pe.cpp:11->../array.cpp:42]   --->   Operation 29 'icmp' 'icmp_ln11_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%delta_k_0_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %delta_k_0_1_val" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 30 'read' 'delta_k_0_1_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read31" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 31 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read30" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 32 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln12 = sext i16 %delta_k_0_0_val_read" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 33 'sext' 'sext_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln13 = sext i16 %output_kmin1_0_0_val_read" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 34 'sext' 'sext_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.91ns)   --->   "%mul_ln14 = mul i32 %sext_ln12, i32 %sext_ln13" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 35 'mul' 'mul_ln14' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i32 %mul_ln14" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 36 'sext' 'sext_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i16.i18, i16 %p_read_3, i18 0" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 37 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (3.88ns)   --->   "%mul_ln14_1 = mul i34 %sext_ln14, i34 17179869133" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 38 'mul' 'mul_ln14_1' <Predicate = true> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.21ns)   --->   "%add_ln14 = add i34 %shl_ln, i34 %mul_ln14_1" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 39 'add' 'add_ln14' <Predicate = true> <Delay = 1.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%weight_out_weight_change = partselect i16 @_ssdm_op_PartSelect.i16.i34.i32.i32, i34 %add_ln14, i32 18, i32 33" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 40 'partselect' 'weight_out_weight_change' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [2/3] (1.08ns) (grouped into DSP with root node sub_ln15)   --->   "%mul_ln15 = mul i23 %sext_ln12_1, i23 51" [../bias_pe.cpp:15->../array.cpp:32]   --->   Operation 41 'mul' 'mul_ln15' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [2/3] (1.08ns) (grouped into DSP with root node add_ln13)   --->   "%mul_ln13_1 = mul i25 %sext_ln12_6, i25 %sext_ln13_3" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 42 'mul' 'mul_ln13_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln12_7 = sext i16 %p_read_1" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 43 'sext' 'sext_ln12_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln12_8 = sext i16 %delta_k_0_1_val_read" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 44 'sext' 'sext_ln12_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [3/3] (1.08ns) (grouped into DSP with root node add_ln12)   --->   "%mul_ln12_2 = mul i25 %sext_ln12_7, i25 %sext_ln12_8" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 45 'mul' 'mul_ln12_2' <Predicate = (icmp_ln11 & !cmp_i_i)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 46 [1/1] (2.91ns)   --->   "%mul_ln13_2 = mul i25 %sext_ln12_7, i25 %sext_ln13_2" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 46 'mul' 'mul_ln13_2' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln12_9 = sext i16 %p_read" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 47 'sext' 'sext_ln12_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [3/3] (1.08ns) (grouped into DSP with root node add_ln12_1)   --->   "%mul_ln12_3 = mul i25 %sext_ln12_9, i25 %sext_ln12_8" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 48 'mul' 'mul_ln12_3' <Predicate = (icmp_ln11_1 & !cmp_i_i)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %mul_ln13_2, i32 9, i32 24" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 49 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%biases_0_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_0_0_val" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 50 'read' 'biases_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln13_1 = sext i16 %output_kmin1_0_1_val_read" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 51 'sext' 'sext_ln13_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp, i9 0" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 52 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (2.91ns)   --->   "%mul_ln14_2 = mul i32 %sext_ln12, i32 %sext_ln13_1" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 53 'mul' 'mul_ln14_2' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i32 %mul_ln14_2" [../array.cpp:24]   --->   Operation 54 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/3] (0.00ns) (grouped into DSP with root node sub_ln15)   --->   "%mul_ln15 = mul i23 %sext_ln12_1, i23 51" [../bias_pe.cpp:15->../array.cpp:32]   --->   Operation 55 'mul' 'mul_ln15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %biases_0_0_val_read, i9 0" [../bias_pe.cpp:15->../array.cpp:32]   --->   Operation 56 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into DSP with root node sub_ln15)   --->   "%sext_ln15 = sext i23 %mul_ln15" [../bias_pe.cpp:15->../array.cpp:32]   --->   Operation 57 'sext' 'sext_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln15 = sub i25 %shl_ln2, i25 %sext_ln15" [../bias_pe.cpp:15->../array.cpp:32]   --->   Operation 58 'sub' 'sub_ln15' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln12_2 = sext i16 %delta_k_0_1_val_read" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 59 'sext' 'sext_ln12_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln12_5 = sext i16 %delta_k_0_1_val_read" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 60 'sext' 'sext_ln12_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (2.91ns)   --->   "%mul_ln14_3 = mul i32 %sext_ln12_2, i32 %sext_ln13" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 61 'mul' 'mul_ln14_3' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/3] (0.00ns) (grouped into DSP with root node add_ln13)   --->   "%mul_ln13_1 = mul i25 %sext_ln12_6, i25 %sext_ln13_3" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 62 'mul' 'mul_ln13_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 63 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln13 = add i25 %shl_ln1, i25 %mul_ln13_1" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 63 'add' 'add_ln13' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%shl_ln14_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i16.i18, i16 %p_read_2, i18 0" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 64 'bitconcatenate' 'shl_ln14_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (3.88ns)   --->   "%mul_ln14_4 = mul i34 %sext_ln24, i34 17179869133" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 65 'mul' 'mul_ln14_4' <Predicate = true> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (1.21ns)   --->   "%add_ln14_1 = add i34 %shl_ln14_1, i34 %mul_ln14_4" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 66 'add' 'add_ln14_1' <Predicate = true> <Delay = 1.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%weight_out_weight_change_1 = partselect i16 @_ssdm_op_PartSelect.i16.i34.i32.i32, i34 %add_ln14_1, i32 18, i32 33" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 67 'partselect' 'weight_out_weight_change_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [2/3] (1.08ns) (grouped into DSP with root node add_ln12)   --->   "%mul_ln12_2 = mul i25 %sext_ln12_7, i25 %sext_ln12_8" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 68 'mul' 'mul_ln12_2' <Predicate = (icmp_ln11 & !cmp_i_i)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 69 [2/3] (1.08ns) (grouped into DSP with root node add_ln12_1)   --->   "%mul_ln12_3 = mul i25 %sext_ln12_9, i25 %sext_ln12_8" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 69 'mul' 'mul_ln12_3' <Predicate = (icmp_ln11_1 & !cmp_i_i)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 70 [3/3] (1.08ns) (grouped into DSP with root node add_ln13_1)   --->   "%mul_ln13_3 = mul i25 %sext_ln12_9, i25 %sext_ln13_3" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 70 'mul' 'mul_ln13_3' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 71 [3/3] (1.08ns) (grouped into DSP with root node sub_ln15_1)   --->   "%mul_ln15_1 = mul i23 %sext_ln12_5, i23 51" [../bias_pe.cpp:15->../array.cpp:32]   --->   Operation 71 'mul' 'mul_ln15_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 8.00>
ST_4 : Operation 72 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln15 = sub i25 %shl_ln2, i25 %sext_ln15" [../bias_pe.cpp:15->../array.cpp:32]   --->   Operation 72 'sub' 'sub_ln15' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%bias_out_bias_change = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %sub_ln15, i32 9, i32 24" [../bias_pe.cpp:15->../array.cpp:32]   --->   Operation 73 'partselect' 'bias_out_bias_change' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_1, i9 0" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 74 'bitconcatenate' 'shl_ln3' <Predicate = (icmp_ln11 & !cmp_i_i)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln24_1 = sext i32 %mul_ln14_3" [../array.cpp:24]   --->   Operation 75 'sext' 'sext_ln24_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln13 = add i25 %shl_ln1, i25 %mul_ln13_1" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 76 'add' 'add_ln13' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%weight_out_sum_output_out = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln13, i32 9, i32 24" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 77 'partselect' 'weight_out_sum_output_out' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (1.01ns)   --->   "%bias_out_net_sum = add i16 %weight_out_sum_output_out, i16 %biases_0_0_val_read" [../bias_pe.cpp:14->../array.cpp:32]   --->   Operation 78 'add' 'bias_out_net_sum' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i16 %bias_out_net_sum" [../act_pe.cpp:12->../array.cpp:34]   --->   Operation 79 'trunc' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (1.01ns)   --->   "%icmp_ln12 = icmp_sgt  i16 %bias_out_net_sum, i16 0" [../act_pe.cpp:12->../array.cpp:34]   --->   Operation 80 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.48ns)   --->   "%output_3 = select i1 %icmp_ln12, i15 %trunc_ln12, i15 0" [../act_pe.cpp:12->../array.cpp:34]   --->   Operation 81 'select' 'output_3' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 82 [1/3] (0.00ns) (grouped into DSP with root node add_ln12)   --->   "%mul_ln12_2 = mul i25 %sext_ln12_7, i25 %sext_ln12_8" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 82 'mul' 'mul_ln12_2' <Predicate = (icmp_ln11 & !cmp_i_i)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 83 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln12 = add i25 %shl_ln3, i25 %mul_ln12_2" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 83 'add' 'add_ln12' <Predicate = (icmp_ln11 & !cmp_i_i)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln14_2 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i16.i18, i16 %p_read_1, i18 0" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 84 'bitconcatenate' 'shl_ln14_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (3.88ns)   --->   "%mul_ln14_5 = mul i34 %sext_ln24_1, i34 17179869133" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 85 'mul' 'mul_ln14_5' <Predicate = true> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (1.21ns)   --->   "%add_ln14_3 = add i34 %shl_ln14_2, i34 %mul_ln14_5" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 86 'add' 'add_ln14_3' <Predicate = true> <Delay = 1.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%weight_out_weight_change_2 = partselect i16 @_ssdm_op_PartSelect.i16.i34.i32.i32, i34 %add_ln14_3, i32 18, i32 33" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 87 'partselect' 'weight_out_weight_change_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%shl_ln12_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_2, i9 0" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 88 'bitconcatenate' 'shl_ln12_1' <Predicate = (icmp_ln11_1 & !cmp_i_i)> <Delay = 0.00>
ST_4 : Operation 89 [1/3] (0.00ns) (grouped into DSP with root node add_ln12_1)   --->   "%mul_ln12_3 = mul i25 %sext_ln12_9, i25 %sext_ln12_8" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 89 'mul' 'mul_ln12_3' <Predicate = (icmp_ln11_1 & !cmp_i_i)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 90 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln12_1 = add i25 %shl_ln12_1, i25 %mul_ln12_3" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 90 'add' 'add_ln12_1' <Predicate = (icmp_ln11_1 & !cmp_i_i)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 91 [2/3] (1.08ns) (grouped into DSP with root node add_ln13_1)   --->   "%mul_ln13_3 = mul i25 %sext_ln12_9, i25 %sext_ln13_3" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 91 'mul' 'mul_ln13_3' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 92 [1/1] (2.91ns)   --->   "%mul_ln14_6 = mul i32 %sext_ln12_2, i32 %sext_ln13_1" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 92 'mul' 'mul_ln14_6' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln14_1 = sext i32 %mul_ln14_6" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 93 'sext' 'sext_ln14_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln14_3 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i16.i18, i16 %p_read, i18 0" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 94 'bitconcatenate' 'shl_ln14_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (3.88ns)   --->   "%mul_ln14_7 = mul i34 %sext_ln14_1, i34 17179869133" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 95 'mul' 'mul_ln14_7' <Predicate = true> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (1.21ns)   --->   "%add_ln14_4 = add i34 %shl_ln14_3, i34 %mul_ln14_7" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 96 'add' 'add_ln14_4' <Predicate = true> <Delay = 1.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%weight_out_weight_change_3 = partselect i16 @_ssdm_op_PartSelect.i16.i34.i32.i32, i34 %add_ln14_4, i32 18, i32 33" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 97 'partselect' 'weight_out_weight_change_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [2/3] (1.08ns) (grouped into DSP with root node sub_ln15_1)   --->   "%mul_ln15_1 = mul i23 %sext_ln12_5, i23 51" [../bias_pe.cpp:15->../array.cpp:32]   --->   Operation 98 'mul' 'mul_ln15_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.25>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%biases_0_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_0_1_val" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 99 'read' 'biases_0_1_val_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln12 = add i25 %shl_ln3, i25 %mul_ln12_2" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 100 'add' 'add_ln12' <Predicate = (icmp_ln11 & !cmp_i_i)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node agg_result_delta_kmin1_0_0)   --->   "%weight_out_sum_delta_out = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln12, i32 9, i32 24" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 101 'partselect' 'weight_out_sum_delta_out' <Predicate = (icmp_ln11 & !cmp_i_i)> <Delay = 0.00>
ST_5 : Operation 102 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln12_1 = add i25 %shl_ln12_1, i25 %mul_ln12_3" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 102 'add' 'add_ln12_1' <Predicate = (icmp_ln11_1 & !cmp_i_i)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node agg_result_delta_kmin1_1_0)   --->   "%weight_out_sum_delta_out_1 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln12_1, i32 9, i32 24" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 103 'partselect' 'weight_out_sum_delta_out_1' <Predicate = (icmp_ln11_1 & !cmp_i_i)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%shl_ln13_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_3, i9 0" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 104 'bitconcatenate' 'shl_ln13_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/3] (0.00ns) (grouped into DSP with root node add_ln13_1)   --->   "%mul_ln13_3 = mul i25 %sext_ln12_9, i25 %sext_ln13_3" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 105 'mul' 'mul_ln13_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 106 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln13_1 = add i25 %shl_ln13_1, i25 %mul_ln13_3" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 106 'add' 'add_ln13_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 107 [1/3] (0.00ns) (grouped into DSP with root node sub_ln15_1)   --->   "%mul_ln15_1 = mul i23 %sext_ln12_5, i23 51" [../bias_pe.cpp:15->../array.cpp:32]   --->   Operation 107 'mul' 'mul_ln15_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%shl_ln15_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %biases_0_1_val_read, i9 0" [../bias_pe.cpp:15->../array.cpp:32]   --->   Operation 108 'bitconcatenate' 'shl_ln15_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into DSP with root node sub_ln15_1)   --->   "%sext_ln15_1 = sext i23 %mul_ln15_1" [../bias_pe.cpp:15->../array.cpp:32]   --->   Operation 109 'sext' 'sext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln15_1 = sub i25 %shl_ln15_1, i25 %sext_ln15_1" [../bias_pe.cpp:15->../array.cpp:32]   --->   Operation 110 'sub' 'sub_ln15_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node agg_result_delta_kmin1_0_0)   --->   "%error_1 = select i1 %icmp_ln11, i16 %weight_out_sum_delta_out, i16 0" [../error_pe.cpp:11->../array.cpp:42]   --->   Operation 111 'select' 'error_1' <Predicate = (!cmp_i_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node agg_result_delta_kmin1_1_0)   --->   "%error_3 = select i1 %icmp_ln11_1, i16 %weight_out_sum_delta_out_1, i16 0" [../error_pe.cpp:11->../array.cpp:42]   --->   Operation 112 'select' 'error_3' <Predicate = (!cmp_i_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.42ns) (out node of the LUT)   --->   "%agg_result_delta_kmin1_0_0 = select i1 %cmp_i_i, i16 0, i16 %error_1" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 113 'select' 'agg_result_delta_kmin1_0_0' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.42ns) (out node of the LUT)   --->   "%agg_result_delta_kmin1_1_0 = select i1 %cmp_i_i, i16 0, i16 %error_3" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 114 'select' 'agg_result_delta_kmin1_1_0' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.34>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i15 %output_3" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 115 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln13_1 = add i25 %shl_ln13_1, i25 %mul_ln13_3" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 116 'add' 'add_ln13_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%weight_out_sum_output_out_1 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln13_1, i32 9, i32 24" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 117 'partselect' 'weight_out_sum_output_out_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (1.01ns)   --->   "%bias_out_net_sum_1 = add i16 %weight_out_sum_output_out_1, i16 %biases_0_1_val_read" [../bias_pe.cpp:14->../array.cpp:32]   --->   Operation 118 'add' 'bias_out_net_sum_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i16 %bias_out_net_sum_1" [../array.cpp:32]   --->   Operation 119 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln15_1 = sub i25 %shl_ln15_1, i25 %sext_ln15_1" [../bias_pe.cpp:15->../array.cpp:32]   --->   Operation 120 'sub' 'sub_ln15_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%bias_out_bias_change_1 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %sub_ln15_1, i32 9, i32 24" [../bias_pe.cpp:15->../array.cpp:32]   --->   Operation 121 'partselect' 'bias_out_bias_change_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (1.01ns)   --->   "%icmp_ln12_1 = icmp_sgt  i16 %bias_out_net_sum_1, i16 0" [../act_pe.cpp:12->../array.cpp:34]   --->   Operation 122 'icmp' 'icmp_ln12_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.48ns)   --->   "%output_2 = select i1 %icmp_ln12_1, i15 %trunc_ln32, i15 0" [../act_pe.cpp:12->../array.cpp:34]   --->   Operation 123 'select' 'output_2' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i15 %output_2" [../act_pe.cpp:6->../array.cpp:34]   --->   Operation 124 'zext' 'zext_ln6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%mrv = insertvalue i160 <undef>, i16 %zext_ln12" [../array.cpp:46]   --->   Operation 125 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i160 %mrv, i16 %zext_ln6" [../array.cpp:46]   --->   Operation 126 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i160 %mrv_1, i16 %agg_result_delta_kmin1_0_0" [../array.cpp:46]   --->   Operation 127 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i160 %mrv_2, i16 %agg_result_delta_kmin1_1_0" [../array.cpp:46]   --->   Operation 128 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i160 %mrv_3, i16 %weight_out_weight_change" [../array.cpp:46]   --->   Operation 129 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i160 %mrv_4, i16 %weight_out_weight_change_1" [../array.cpp:46]   --->   Operation 130 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i160 %mrv_5, i16 %weight_out_weight_change_2" [../array.cpp:46]   --->   Operation 131 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i160 %mrv_6, i16 %weight_out_weight_change_3" [../array.cpp:46]   --->   Operation 132 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i160 %mrv_7, i16 %bias_out_bias_change" [../array.cpp:46]   --->   Operation 133 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i160 %mrv_8, i16 %bias_out_bias_change_1" [../array.cpp:46]   --->   Operation 134 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%ret_ln46 = ret i160 %mrv_9" [../array.cpp:46]   --->   Operation 135 'ret' 'ret_ln46' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read29]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read30]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biases_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biases_0_1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_kmin1_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_kmin1_0_1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ delta_k_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ delta_k_0_1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ training]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
training_read               (read          ) [ 0000000]
delta_k_0_0_val_read        (read          ) [ 0010000]
output_kmin1_0_1_val_read   (read          ) [ 0011000]
output_kmin1_0_0_val_read   (read          ) [ 0010000]
p_read_2                    (read          ) [ 0011000]
p_read_3                    (read          ) [ 0010000]
sext_ln12_1                 (sext          ) [ 0011000]
sext_ln12_3                 (sext          ) [ 0000000]
sext_ln12_4                 (sext          ) [ 0000000]
mul_ln12                    (mul           ) [ 0000000]
sext_ln13_2                 (sext          ) [ 0010000]
mul_ln13                    (mul           ) [ 0000000]
tmp                         (partselect    ) [ 0011000]
tmp_1                       (partselect    ) [ 0011100]
sext_ln12_6                 (sext          ) [ 0011000]
mul_ln12_1                  (mul           ) [ 0000000]
sext_ln13_3                 (sext          ) [ 0011110]
tmp_2                       (partselect    ) [ 0011100]
cmp_i_i                     (icmp          ) [ 0011110]
icmp_ln11                   (icmp          ) [ 0011110]
icmp_ln11_1                 (icmp          ) [ 0011110]
delta_k_0_1_val_read        (read          ) [ 0001000]
p_read                      (read          ) [ 0001100]
p_read_1                    (read          ) [ 0001100]
sext_ln12                   (sext          ) [ 0001000]
sext_ln13                   (sext          ) [ 0001000]
mul_ln14                    (mul           ) [ 0000000]
sext_ln14                   (sext          ) [ 0000000]
shl_ln                      (bitconcatenate) [ 0000000]
mul_ln14_1                  (mul           ) [ 0000000]
add_ln14                    (add           ) [ 0000000]
weight_out_weight_change    (partselect    ) [ 0101111]
sext_ln12_7                 (sext          ) [ 0001100]
sext_ln12_8                 (sext          ) [ 0001100]
mul_ln13_2                  (mul           ) [ 0000000]
sext_ln12_9                 (sext          ) [ 0001110]
tmp_3                       (partselect    ) [ 0001110]
biases_0_0_val_read         (read          ) [ 0000100]
sext_ln13_1                 (sext          ) [ 0000100]
shl_ln1                     (bitconcatenate) [ 0000100]
mul_ln14_2                  (mul           ) [ 0000000]
sext_ln24                   (sext          ) [ 0000000]
mul_ln15                    (mul           ) [ 0000000]
shl_ln2                     (bitconcatenate) [ 0000100]
sext_ln15                   (sext          ) [ 0000100]
sext_ln12_2                 (sext          ) [ 0000100]
sext_ln12_5                 (sext          ) [ 0000110]
mul_ln14_3                  (mul           ) [ 0000100]
mul_ln13_1                  (mul           ) [ 0000100]
shl_ln14_1                  (bitconcatenate) [ 0000000]
mul_ln14_4                  (mul           ) [ 0000000]
add_ln14_1                  (add           ) [ 0000000]
weight_out_weight_change_1  (partselect    ) [ 0100111]
sub_ln15                    (sub           ) [ 0000000]
bias_out_bias_change        (partselect    ) [ 0100011]
shl_ln3                     (bitconcatenate) [ 0000010]
sext_ln24_1                 (sext          ) [ 0000000]
add_ln13                    (add           ) [ 0000000]
weight_out_sum_output_out   (partselect    ) [ 0000000]
bias_out_net_sum            (add           ) [ 0000000]
trunc_ln12                  (trunc         ) [ 0000000]
icmp_ln12                   (icmp          ) [ 0000000]
output_3                    (select        ) [ 0100011]
mul_ln12_2                  (mul           ) [ 0000010]
shl_ln14_2                  (bitconcatenate) [ 0000000]
mul_ln14_5                  (mul           ) [ 0000000]
add_ln14_3                  (add           ) [ 0000000]
weight_out_weight_change_2  (partselect    ) [ 0100011]
shl_ln12_1                  (bitconcatenate) [ 0000010]
mul_ln12_3                  (mul           ) [ 0000010]
mul_ln14_6                  (mul           ) [ 0000000]
sext_ln14_1                 (sext          ) [ 0000000]
shl_ln14_3                  (bitconcatenate) [ 0000000]
mul_ln14_7                  (mul           ) [ 0000000]
add_ln14_4                  (add           ) [ 0000000]
weight_out_weight_change_3  (partselect    ) [ 0100011]
biases_0_1_val_read         (read          ) [ 0100001]
add_ln12                    (add           ) [ 0000000]
weight_out_sum_delta_out    (partselect    ) [ 0000000]
add_ln12_1                  (add           ) [ 0000000]
weight_out_sum_delta_out_1  (partselect    ) [ 0000000]
shl_ln13_1                  (bitconcatenate) [ 0100001]
mul_ln13_3                  (mul           ) [ 0100001]
mul_ln15_1                  (mul           ) [ 0000000]
shl_ln15_1                  (bitconcatenate) [ 0100001]
sext_ln15_1                 (sext          ) [ 0100001]
error_1                     (select        ) [ 0000000]
error_3                     (select        ) [ 0000000]
agg_result_delta_kmin1_0_0  (select        ) [ 0100001]
agg_result_delta_kmin1_1_0  (select        ) [ 0100001]
zext_ln12                   (zext          ) [ 0000000]
add_ln13_1                  (add           ) [ 0000000]
weight_out_sum_output_out_1 (partselect    ) [ 0000000]
bias_out_net_sum_1          (add           ) [ 0000000]
trunc_ln32                  (trunc         ) [ 0000000]
sub_ln15_1                  (sub           ) [ 0000000]
bias_out_bias_change_1      (partselect    ) [ 0000000]
icmp_ln12_1                 (icmp          ) [ 0000000]
output_2                    (select        ) [ 0000000]
zext_ln6                    (zext          ) [ 0000000]
mrv                         (insertvalue   ) [ 0000000]
mrv_1                       (insertvalue   ) [ 0000000]
mrv_2                       (insertvalue   ) [ 0000000]
mrv_3                       (insertvalue   ) [ 0000000]
mrv_4                       (insertvalue   ) [ 0000000]
mrv_5                       (insertvalue   ) [ 0000000]
mrv_6                       (insertvalue   ) [ 0000000]
mrv_7                       (insertvalue   ) [ 0000000]
mrv_8                       (insertvalue   ) [ 0000000]
mrv_9                       (insertvalue   ) [ 0000000]
ret_ln46                    (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read10">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read29">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read29"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read30">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read30"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read31">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read31"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="biases_0_0_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="biases_0_1_val">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_0_1_val"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_kmin1_0_0_val">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_kmin1_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_kmin1_0_1_val">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_kmin1_0_1_val"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="delta_k_0_0_val">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delta_k_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="delta_k_0_1_val">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delta_k_0_1_val"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="training">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i16.i18"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i16.i9"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="training_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="16" slack="0"/>
<pin id="57" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="training_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="delta_k_0_0_val_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="delta_k_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="output_kmin1_0_1_val_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_kmin1_0_1_val_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="output_kmin1_0_0_val_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_kmin1_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_read_2_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_read_3_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="delta_k_0_1_val_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="delta_k_0_1_val_read/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_read_1_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="biases_0_0_val_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_0_0_val_read/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="biases_0_1_val_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_0_1_val_read/5 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="7" slack="0"/>
<pin id="123" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14_1/2 mul_ln14_4/3 mul_ln14_5/4 "/>
</bind>
</comp>

<comp id="125" class="1004" name="mul_ln14_7_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="7" slack="0"/>
<pin id="128" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14_7/4 "/>
</bind>
</comp>

<comp id="130" class="1004" name="sext_ln12_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="sext_ln12_3_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_3/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="sext_ln12_4_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_4/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="mul_ln12_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="0" index="1" bw="16" slack="0"/>
<pin id="145" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln12/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="sext_ln13_2_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="0"/>
<pin id="150" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_2/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="mul_ln13_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="25" slack="0"/>
<pin id="161" dir="0" index="2" bw="5" slack="0"/>
<pin id="162" dir="0" index="3" bw="6" slack="0"/>
<pin id="163" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="0"/>
<pin id="170" dir="0" index="1" bw="25" slack="0"/>
<pin id="171" dir="0" index="2" bw="5" slack="0"/>
<pin id="172" dir="0" index="3" bw="6" slack="0"/>
<pin id="173" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="sext_ln12_6_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="0"/>
<pin id="180" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_6/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="mul_ln12_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln12_1/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="sext_ln13_3_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="0"/>
<pin id="190" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_3/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_2_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="0" index="1" bw="25" slack="0"/>
<pin id="195" dir="0" index="2" bw="5" slack="0"/>
<pin id="196" dir="0" index="3" bw="6" slack="0"/>
<pin id="197" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="cmp_i_i_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="icmp_ln11_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="icmp_ln11_1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11_1/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="sext_ln12_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="1"/>
<pin id="222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="sext_ln13_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="16" slack="1"/>
<pin id="225" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="mul_ln14_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="0"/>
<pin id="228" dir="0" index="1" bw="16" slack="0"/>
<pin id="229" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="sext_ln14_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="shl_ln_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="34" slack="0"/>
<pin id="239" dir="0" index="1" bw="16" slack="1"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="add_ln14_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="34" slack="0"/>
<pin id="246" dir="0" index="1" bw="34" slack="0"/>
<pin id="247" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="weight_out_weight_change_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="0"/>
<pin id="252" dir="0" index="1" bw="34" slack="0"/>
<pin id="253" dir="0" index="2" bw="6" slack="0"/>
<pin id="254" dir="0" index="3" bw="7" slack="0"/>
<pin id="255" dir="1" index="4" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weight_out_weight_change/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="sext_ln12_7_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="0"/>
<pin id="262" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_7/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="sext_ln12_8_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="0"/>
<pin id="266" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_8/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="mul_ln13_2_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="16" slack="0"/>
<pin id="270" dir="0" index="1" bw="16" slack="1"/>
<pin id="271" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13_2/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="sext_ln12_9_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="16" slack="0"/>
<pin id="275" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_9/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_3_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="0"/>
<pin id="279" dir="0" index="1" bw="25" slack="0"/>
<pin id="280" dir="0" index="2" bw="5" slack="0"/>
<pin id="281" dir="0" index="3" bw="6" slack="0"/>
<pin id="282" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="sext_ln13_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="16" slack="2"/>
<pin id="289" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_1/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="shl_ln1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="25" slack="0"/>
<pin id="292" dir="0" index="1" bw="16" slack="2"/>
<pin id="293" dir="0" index="2" bw="1" slack="0"/>
<pin id="294" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="mul_ln14_2_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="16" slack="1"/>
<pin id="299" dir="0" index="1" bw="16" slack="0"/>
<pin id="300" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14_2/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="sext_ln24_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="shl_ln2_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="25" slack="0"/>
<pin id="309" dir="0" index="1" bw="16" slack="0"/>
<pin id="310" dir="0" index="2" bw="1" slack="0"/>
<pin id="311" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="sext_ln12_2_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="16" slack="1"/>
<pin id="317" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_2/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="sext_ln12_5_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="16" slack="1"/>
<pin id="320" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_5/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="mul_ln14_3_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="16" slack="0"/>
<pin id="323" dir="0" index="1" bw="16" slack="1"/>
<pin id="324" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14_3/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="shl_ln14_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="34" slack="0"/>
<pin id="328" dir="0" index="1" bw="16" slack="2"/>
<pin id="329" dir="0" index="2" bw="1" slack="0"/>
<pin id="330" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln14_1/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="add_ln14_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="34" slack="0"/>
<pin id="335" dir="0" index="1" bw="34" slack="0"/>
<pin id="336" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_1/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="weight_out_weight_change_1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="16" slack="0"/>
<pin id="341" dir="0" index="1" bw="34" slack="0"/>
<pin id="342" dir="0" index="2" bw="6" slack="0"/>
<pin id="343" dir="0" index="3" bw="7" slack="0"/>
<pin id="344" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weight_out_weight_change_1/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="bias_out_bias_change_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="16" slack="0"/>
<pin id="351" dir="0" index="1" bw="25" slack="0"/>
<pin id="352" dir="0" index="2" bw="5" slack="0"/>
<pin id="353" dir="0" index="3" bw="6" slack="0"/>
<pin id="354" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bias_out_bias_change/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="shl_ln3_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="25" slack="0"/>
<pin id="360" dir="0" index="1" bw="16" slack="3"/>
<pin id="361" dir="0" index="2" bw="1" slack="0"/>
<pin id="362" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="sext_ln24_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="1"/>
<pin id="367" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_1/4 "/>
</bind>
</comp>

<comp id="369" class="1004" name="weight_out_sum_output_out_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="16" slack="0"/>
<pin id="371" dir="0" index="1" bw="25" slack="0"/>
<pin id="372" dir="0" index="2" bw="5" slack="0"/>
<pin id="373" dir="0" index="3" bw="6" slack="0"/>
<pin id="374" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weight_out_sum_output_out/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="bias_out_net_sum_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="16" slack="0"/>
<pin id="380" dir="0" index="1" bw="16" slack="1"/>
<pin id="381" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bias_out_net_sum/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="trunc_ln12_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="16" slack="0"/>
<pin id="385" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln12/4 "/>
</bind>
</comp>

<comp id="387" class="1004" name="icmp_ln12_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="16" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="output_3_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="15" slack="0"/>
<pin id="396" dir="0" index="2" bw="1" slack="0"/>
<pin id="397" dir="1" index="3" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="output_3/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="shl_ln14_2_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="34" slack="0"/>
<pin id="403" dir="0" index="1" bw="16" slack="2"/>
<pin id="404" dir="0" index="2" bw="1" slack="0"/>
<pin id="405" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln14_2/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="add_ln14_3_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="34" slack="0"/>
<pin id="410" dir="0" index="1" bw="34" slack="0"/>
<pin id="411" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_3/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="weight_out_weight_change_2_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="16" slack="0"/>
<pin id="416" dir="0" index="1" bw="34" slack="0"/>
<pin id="417" dir="0" index="2" bw="6" slack="0"/>
<pin id="418" dir="0" index="3" bw="7" slack="0"/>
<pin id="419" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weight_out_weight_change_2/4 "/>
</bind>
</comp>

<comp id="424" class="1004" name="shl_ln12_1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="25" slack="0"/>
<pin id="426" dir="0" index="1" bw="16" slack="3"/>
<pin id="427" dir="0" index="2" bw="1" slack="0"/>
<pin id="428" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln12_1/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="mul_ln14_6_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="16" slack="1"/>
<pin id="433" dir="0" index="1" bw="16" slack="1"/>
<pin id="434" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14_6/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="sext_ln14_1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14_1/4 "/>
</bind>
</comp>

<comp id="440" class="1004" name="shl_ln14_3_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="34" slack="0"/>
<pin id="442" dir="0" index="1" bw="16" slack="2"/>
<pin id="443" dir="0" index="2" bw="1" slack="0"/>
<pin id="444" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln14_3/4 "/>
</bind>
</comp>

<comp id="447" class="1004" name="add_ln14_4_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="34" slack="0"/>
<pin id="449" dir="0" index="1" bw="34" slack="0"/>
<pin id="450" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_4/4 "/>
</bind>
</comp>

<comp id="453" class="1004" name="weight_out_weight_change_3_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="16" slack="0"/>
<pin id="455" dir="0" index="1" bw="34" slack="0"/>
<pin id="456" dir="0" index="2" bw="6" slack="0"/>
<pin id="457" dir="0" index="3" bw="7" slack="0"/>
<pin id="458" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weight_out_weight_change_3/4 "/>
</bind>
</comp>

<comp id="463" class="1004" name="weight_out_sum_delta_out_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="16" slack="0"/>
<pin id="465" dir="0" index="1" bw="25" slack="0"/>
<pin id="466" dir="0" index="2" bw="5" slack="0"/>
<pin id="467" dir="0" index="3" bw="6" slack="0"/>
<pin id="468" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weight_out_sum_delta_out/5 "/>
</bind>
</comp>

<comp id="472" class="1004" name="weight_out_sum_delta_out_1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="16" slack="0"/>
<pin id="474" dir="0" index="1" bw="25" slack="0"/>
<pin id="475" dir="0" index="2" bw="5" slack="0"/>
<pin id="476" dir="0" index="3" bw="6" slack="0"/>
<pin id="477" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weight_out_sum_delta_out_1/5 "/>
</bind>
</comp>

<comp id="481" class="1004" name="shl_ln13_1_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="25" slack="0"/>
<pin id="483" dir="0" index="1" bw="16" slack="3"/>
<pin id="484" dir="0" index="2" bw="1" slack="0"/>
<pin id="485" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln13_1/5 "/>
</bind>
</comp>

<comp id="488" class="1004" name="shl_ln15_1_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="25" slack="0"/>
<pin id="490" dir="0" index="1" bw="16" slack="0"/>
<pin id="491" dir="0" index="2" bw="1" slack="0"/>
<pin id="492" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln15_1/5 "/>
</bind>
</comp>

<comp id="496" class="1004" name="error_1_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="4"/>
<pin id="498" dir="0" index="1" bw="16" slack="0"/>
<pin id="499" dir="0" index="2" bw="1" slack="0"/>
<pin id="500" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="error_1/5 "/>
</bind>
</comp>

<comp id="503" class="1004" name="error_3_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="4"/>
<pin id="505" dir="0" index="1" bw="16" slack="0"/>
<pin id="506" dir="0" index="2" bw="1" slack="0"/>
<pin id="507" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="error_3/5 "/>
</bind>
</comp>

<comp id="510" class="1004" name="agg_result_delta_kmin1_0_0_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="4"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="0" index="2" bw="16" slack="0"/>
<pin id="514" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_delta_kmin1_0_0/5 "/>
</bind>
</comp>

<comp id="517" class="1004" name="agg_result_delta_kmin1_1_0_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="4"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="0" index="2" bw="16" slack="0"/>
<pin id="521" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_delta_kmin1_1_0/5 "/>
</bind>
</comp>

<comp id="524" class="1004" name="zext_ln12_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="15" slack="2"/>
<pin id="526" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/6 "/>
</bind>
</comp>

<comp id="527" class="1004" name="weight_out_sum_output_out_1_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="16" slack="0"/>
<pin id="529" dir="0" index="1" bw="25" slack="0"/>
<pin id="530" dir="0" index="2" bw="5" slack="0"/>
<pin id="531" dir="0" index="3" bw="6" slack="0"/>
<pin id="532" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weight_out_sum_output_out_1/6 "/>
</bind>
</comp>

<comp id="536" class="1004" name="bias_out_net_sum_1_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="16" slack="0"/>
<pin id="538" dir="0" index="1" bw="16" slack="1"/>
<pin id="539" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bias_out_net_sum_1/6 "/>
</bind>
</comp>

<comp id="541" class="1004" name="trunc_ln32_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="16" slack="0"/>
<pin id="543" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32/6 "/>
</bind>
</comp>

<comp id="545" class="1004" name="bias_out_bias_change_1_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="16" slack="0"/>
<pin id="547" dir="0" index="1" bw="25" slack="0"/>
<pin id="548" dir="0" index="2" bw="5" slack="0"/>
<pin id="549" dir="0" index="3" bw="6" slack="0"/>
<pin id="550" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bias_out_bias_change_1/6 "/>
</bind>
</comp>

<comp id="554" class="1004" name="icmp_ln12_1_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="16" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12_1/6 "/>
</bind>
</comp>

<comp id="560" class="1004" name="output_2_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="15" slack="0"/>
<pin id="563" dir="0" index="2" bw="1" slack="0"/>
<pin id="564" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="output_2/6 "/>
</bind>
</comp>

<comp id="568" class="1004" name="zext_ln6_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="15" slack="0"/>
<pin id="570" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6/6 "/>
</bind>
</comp>

<comp id="572" class="1004" name="mrv_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="160" slack="0"/>
<pin id="574" dir="0" index="1" bw="15" slack="0"/>
<pin id="575" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/6 "/>
</bind>
</comp>

<comp id="578" class="1004" name="mrv_1_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="160" slack="0"/>
<pin id="580" dir="0" index="1" bw="15" slack="0"/>
<pin id="581" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/6 "/>
</bind>
</comp>

<comp id="584" class="1004" name="mrv_2_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="160" slack="0"/>
<pin id="586" dir="0" index="1" bw="16" slack="1"/>
<pin id="587" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/6 "/>
</bind>
</comp>

<comp id="589" class="1004" name="mrv_3_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="160" slack="0"/>
<pin id="591" dir="0" index="1" bw="16" slack="1"/>
<pin id="592" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/6 "/>
</bind>
</comp>

<comp id="594" class="1004" name="mrv_4_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="160" slack="0"/>
<pin id="596" dir="0" index="1" bw="16" slack="4"/>
<pin id="597" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/6 "/>
</bind>
</comp>

<comp id="599" class="1004" name="mrv_5_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="160" slack="0"/>
<pin id="601" dir="0" index="1" bw="16" slack="3"/>
<pin id="602" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/6 "/>
</bind>
</comp>

<comp id="604" class="1004" name="mrv_6_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="160" slack="0"/>
<pin id="606" dir="0" index="1" bw="16" slack="2"/>
<pin id="607" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/6 "/>
</bind>
</comp>

<comp id="609" class="1004" name="mrv_7_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="160" slack="0"/>
<pin id="611" dir="0" index="1" bw="16" slack="2"/>
<pin id="612" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/6 "/>
</bind>
</comp>

<comp id="614" class="1004" name="mrv_8_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="160" slack="0"/>
<pin id="616" dir="0" index="1" bw="16" slack="2"/>
<pin id="617" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/6 "/>
</bind>
</comp>

<comp id="619" class="1004" name="mrv_9_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="160" slack="0"/>
<pin id="621" dir="0" index="1" bw="16" slack="0"/>
<pin id="622" dir="1" index="2" bw="160" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/6 "/>
</bind>
</comp>

<comp id="625" class="1007" name="grp_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="16" slack="0"/>
<pin id="627" dir="0" index="1" bw="6" slack="0"/>
<pin id="628" dir="0" index="2" bw="25" slack="0"/>
<pin id="629" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln15/1 sext_ln15/3 sub_ln15/3 "/>
</bind>
</comp>

<comp id="634" class="1007" name="grp_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="16" slack="0"/>
<pin id="636" dir="0" index="1" bw="16" slack="0"/>
<pin id="637" dir="0" index="2" bw="25" slack="0"/>
<pin id="638" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln13_1/1 add_ln13/3 "/>
</bind>
</comp>

<comp id="643" class="1007" name="grp_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="16" slack="0"/>
<pin id="645" dir="0" index="1" bw="16" slack="0"/>
<pin id="646" dir="0" index="2" bw="25" slack="0"/>
<pin id="647" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln12_2/2 add_ln12/4 "/>
</bind>
</comp>

<comp id="652" class="1007" name="grp_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="16" slack="0"/>
<pin id="654" dir="0" index="1" bw="16" slack="0"/>
<pin id="655" dir="0" index="2" bw="25" slack="0"/>
<pin id="656" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln12_3/2 add_ln12_1/4 "/>
</bind>
</comp>

<comp id="661" class="1007" name="grp_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="16" slack="1"/>
<pin id="663" dir="0" index="1" bw="16" slack="2"/>
<pin id="664" dir="0" index="2" bw="25" slack="0"/>
<pin id="665" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln13_3/3 add_ln13_1/5 "/>
</bind>
</comp>

<comp id="668" class="1007" name="grp_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="16" slack="0"/>
<pin id="670" dir="0" index="1" bw="6" slack="0"/>
<pin id="671" dir="0" index="2" bw="25" slack="0"/>
<pin id="672" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln15_1/3 sext_ln15_1/5 sub_ln15_1/5 "/>
</bind>
</comp>

<comp id="677" class="1005" name="delta_k_0_0_val_read_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="16" slack="1"/>
<pin id="679" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="delta_k_0_0_val_read "/>
</bind>
</comp>

<comp id="682" class="1005" name="output_kmin1_0_1_val_read_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="16" slack="2"/>
<pin id="684" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="output_kmin1_0_1_val_read "/>
</bind>
</comp>

<comp id="687" class="1005" name="output_kmin1_0_0_val_read_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="16" slack="1"/>
<pin id="689" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_kmin1_0_0_val_read "/>
</bind>
</comp>

<comp id="692" class="1005" name="p_read_2_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="16" slack="2"/>
<pin id="694" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="697" class="1005" name="p_read_3_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="16" slack="1"/>
<pin id="699" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

<comp id="702" class="1005" name="sext_ln12_1_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="23" slack="1"/>
<pin id="704" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln12_1 "/>
</bind>
</comp>

<comp id="707" class="1005" name="sext_ln13_2_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="25" slack="1"/>
<pin id="709" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln13_2 "/>
</bind>
</comp>

<comp id="712" class="1005" name="tmp_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="16" slack="2"/>
<pin id="714" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="717" class="1005" name="tmp_1_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="16" slack="3"/>
<pin id="719" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="722" class="1005" name="sext_ln12_6_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="25" slack="1"/>
<pin id="724" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln12_6 "/>
</bind>
</comp>

<comp id="727" class="1005" name="sext_ln13_3_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="25" slack="1"/>
<pin id="729" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln13_3 "/>
</bind>
</comp>

<comp id="733" class="1005" name="tmp_2_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="16" slack="3"/>
<pin id="735" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="738" class="1005" name="cmp_i_i_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="1"/>
<pin id="740" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="cmp_i_i "/>
</bind>
</comp>

<comp id="744" class="1005" name="icmp_ln11_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="1"/>
<pin id="746" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln11 "/>
</bind>
</comp>

<comp id="749" class="1005" name="icmp_ln11_1_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="1"/>
<pin id="751" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln11_1 "/>
</bind>
</comp>

<comp id="754" class="1005" name="delta_k_0_1_val_read_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="16" slack="1"/>
<pin id="756" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="delta_k_0_1_val_read "/>
</bind>
</comp>

<comp id="760" class="1005" name="p_read_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="16" slack="2"/>
<pin id="762" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="765" class="1005" name="p_read_1_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="16" slack="2"/>
<pin id="767" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="770" class="1005" name="sext_ln12_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="32" slack="1"/>
<pin id="772" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln12 "/>
</bind>
</comp>

<comp id="775" class="1005" name="sext_ln13_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="32" slack="1"/>
<pin id="777" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln13 "/>
</bind>
</comp>

<comp id="780" class="1005" name="weight_out_weight_change_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="16" slack="4"/>
<pin id="782" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="weight_out_weight_change "/>
</bind>
</comp>

<comp id="785" class="1005" name="sext_ln12_7_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="25" slack="1"/>
<pin id="787" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln12_7 "/>
</bind>
</comp>

<comp id="790" class="1005" name="sext_ln12_8_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="25" slack="1"/>
<pin id="792" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln12_8 "/>
</bind>
</comp>

<comp id="796" class="1005" name="sext_ln12_9_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="25" slack="1"/>
<pin id="798" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln12_9 "/>
</bind>
</comp>

<comp id="802" class="1005" name="tmp_3_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="16" slack="3"/>
<pin id="804" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="807" class="1005" name="biases_0_0_val_read_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="16" slack="1"/>
<pin id="809" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="biases_0_0_val_read "/>
</bind>
</comp>

<comp id="812" class="1005" name="sext_ln13_1_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="1"/>
<pin id="814" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln13_1 "/>
</bind>
</comp>

<comp id="817" class="1005" name="shl_ln1_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="25" slack="1"/>
<pin id="819" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1 "/>
</bind>
</comp>

<comp id="822" class="1005" name="shl_ln2_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="25" slack="1"/>
<pin id="824" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln2 "/>
</bind>
</comp>

<comp id="827" class="1005" name="sext_ln12_2_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="1"/>
<pin id="829" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln12_2 "/>
</bind>
</comp>

<comp id="832" class="1005" name="sext_ln12_5_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="23" slack="1"/>
<pin id="834" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln12_5 "/>
</bind>
</comp>

<comp id="837" class="1005" name="mul_ln14_3_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="32" slack="1"/>
<pin id="839" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln14_3 "/>
</bind>
</comp>

<comp id="842" class="1005" name="weight_out_weight_change_1_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="16" slack="3"/>
<pin id="844" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="weight_out_weight_change_1 "/>
</bind>
</comp>

<comp id="847" class="1005" name="bias_out_bias_change_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="16" slack="2"/>
<pin id="849" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="bias_out_bias_change "/>
</bind>
</comp>

<comp id="852" class="1005" name="shl_ln3_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="25" slack="1"/>
<pin id="854" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln3 "/>
</bind>
</comp>

<comp id="857" class="1005" name="output_3_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="15" slack="2"/>
<pin id="859" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="output_3 "/>
</bind>
</comp>

<comp id="862" class="1005" name="weight_out_weight_change_2_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="16" slack="2"/>
<pin id="864" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="weight_out_weight_change_2 "/>
</bind>
</comp>

<comp id="867" class="1005" name="shl_ln12_1_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="25" slack="1"/>
<pin id="869" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln12_1 "/>
</bind>
</comp>

<comp id="872" class="1005" name="weight_out_weight_change_3_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="16" slack="2"/>
<pin id="874" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="weight_out_weight_change_3 "/>
</bind>
</comp>

<comp id="877" class="1005" name="biases_0_1_val_read_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="16" slack="1"/>
<pin id="879" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="biases_0_1_val_read "/>
</bind>
</comp>

<comp id="882" class="1005" name="shl_ln13_1_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="25" slack="1"/>
<pin id="884" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln13_1 "/>
</bind>
</comp>

<comp id="887" class="1005" name="shl_ln15_1_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="25" slack="1"/>
<pin id="889" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln15_1 "/>
</bind>
</comp>

<comp id="892" class="1005" name="agg_result_delta_kmin1_0_0_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="16" slack="1"/>
<pin id="894" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_delta_kmin1_0_0 "/>
</bind>
</comp>

<comp id="897" class="1005" name="agg_result_delta_kmin1_1_0_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="16" slack="1"/>
<pin id="899" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_delta_kmin1_1_0 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="22" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="20" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="22" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="16" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="22" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="14" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="22" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="12" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="22" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="38" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="38" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="133"><net_src comp="60" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="84" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="60" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="134" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="138" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="151"><net_src comp="72" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="134" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="148" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="24" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="152" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="166"><net_src comp="26" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="167"><net_src comp="28" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="174"><net_src comp="24" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="142" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="176"><net_src comp="26" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="177"><net_src comp="28" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="181"><net_src comp="78" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="138" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="191"><net_src comp="66" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="24" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="182" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="200"><net_src comp="26" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="201"><net_src comp="28" pin="0"/><net_sink comp="192" pin=3"/></net>

<net id="206"><net_src comp="54" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="32" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="72" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="32" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="66" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="32" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="223" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="235"><net_src comp="226" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="242"><net_src comp="34" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="36" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="248"><net_src comp="237" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="120" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="40" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="244" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="42" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="259"><net_src comp="44" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="263"><net_src comp="102" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="90" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="260" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="96" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="24" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="268" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="285"><net_src comp="26" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="286"><net_src comp="28" pin="0"/><net_sink comp="277" pin=3"/></net>

<net id="295"><net_src comp="46" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="48" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="301"><net_src comp="287" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="305"><net_src comp="297" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="312"><net_src comp="46" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="108" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="48" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="325"><net_src comp="315" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="331"><net_src comp="34" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="36" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="337"><net_src comp="326" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="120" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="345"><net_src comp="40" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="333" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="347"><net_src comp="42" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="348"><net_src comp="44" pin="0"/><net_sink comp="339" pin=3"/></net>

<net id="355"><net_src comp="24" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="26" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="357"><net_src comp="28" pin="0"/><net_sink comp="349" pin=3"/></net>

<net id="363"><net_src comp="46" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="48" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="368"><net_src comp="365" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="375"><net_src comp="24" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="26" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="377"><net_src comp="28" pin="0"/><net_sink comp="369" pin=3"/></net>

<net id="382"><net_src comp="369" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="378" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="378" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="32" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="398"><net_src comp="387" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="383" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="50" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="406"><net_src comp="34" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="36" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="412"><net_src comp="401" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="120" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="420"><net_src comp="40" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="408" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="422"><net_src comp="42" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="423"><net_src comp="44" pin="0"/><net_sink comp="414" pin=3"/></net>

<net id="429"><net_src comp="46" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="48" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="438"><net_src comp="431" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="445"><net_src comp="34" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="36" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="451"><net_src comp="440" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="125" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="459"><net_src comp="40" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="447" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="461"><net_src comp="42" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="462"><net_src comp="44" pin="0"/><net_sink comp="453" pin=3"/></net>

<net id="469"><net_src comp="24" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="26" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="471"><net_src comp="28" pin="0"/><net_sink comp="463" pin=3"/></net>

<net id="478"><net_src comp="24" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="26" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="480"><net_src comp="28" pin="0"/><net_sink comp="472" pin=3"/></net>

<net id="486"><net_src comp="46" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="48" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="493"><net_src comp="46" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="114" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="48" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="501"><net_src comp="463" pin="4"/><net_sink comp="496" pin=1"/></net>

<net id="502"><net_src comp="32" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="508"><net_src comp="472" pin="4"/><net_sink comp="503" pin=1"/></net>

<net id="509"><net_src comp="32" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="515"><net_src comp="32" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="516"><net_src comp="496" pin="3"/><net_sink comp="510" pin=2"/></net>

<net id="522"><net_src comp="32" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="523"><net_src comp="503" pin="3"/><net_sink comp="517" pin=2"/></net>

<net id="533"><net_src comp="24" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="26" pin="0"/><net_sink comp="527" pin=2"/></net>

<net id="535"><net_src comp="28" pin="0"/><net_sink comp="527" pin=3"/></net>

<net id="540"><net_src comp="527" pin="4"/><net_sink comp="536" pin=0"/></net>

<net id="544"><net_src comp="536" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="551"><net_src comp="24" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="552"><net_src comp="26" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="553"><net_src comp="28" pin="0"/><net_sink comp="545" pin=3"/></net>

<net id="558"><net_src comp="536" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="32" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="565"><net_src comp="554" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="541" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="567"><net_src comp="50" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="571"><net_src comp="560" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="576"><net_src comp="52" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="524" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="572" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="568" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="588"><net_src comp="578" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="593"><net_src comp="584" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="598"><net_src comp="589" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="603"><net_src comp="594" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="608"><net_src comp="599" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="613"><net_src comp="604" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="618"><net_src comp="609" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="623"><net_src comp="614" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="545" pin="4"/><net_sink comp="619" pin=1"/></net>

<net id="630"><net_src comp="130" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="631"><net_src comp="30" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="632"><net_src comp="307" pin="3"/><net_sink comp="625" pin=2"/></net>

<net id="633"><net_src comp="625" pin="3"/><net_sink comp="349" pin=1"/></net>

<net id="639"><net_src comp="178" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="640"><net_src comp="188" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="641"><net_src comp="290" pin="3"/><net_sink comp="634" pin=2"/></net>

<net id="642"><net_src comp="634" pin="3"/><net_sink comp="369" pin=1"/></net>

<net id="648"><net_src comp="260" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="649"><net_src comp="264" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="650"><net_src comp="358" pin="3"/><net_sink comp="643" pin=2"/></net>

<net id="651"><net_src comp="643" pin="3"/><net_sink comp="463" pin=1"/></net>

<net id="657"><net_src comp="273" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="658"><net_src comp="264" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="659"><net_src comp="424" pin="3"/><net_sink comp="652" pin=2"/></net>

<net id="660"><net_src comp="652" pin="3"/><net_sink comp="472" pin=1"/></net>

<net id="666"><net_src comp="481" pin="3"/><net_sink comp="661" pin=2"/></net>

<net id="667"><net_src comp="661" pin="3"/><net_sink comp="527" pin=1"/></net>

<net id="673"><net_src comp="318" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="674"><net_src comp="30" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="675"><net_src comp="488" pin="3"/><net_sink comp="668" pin=2"/></net>

<net id="676"><net_src comp="668" pin="3"/><net_sink comp="545" pin=1"/></net>

<net id="680"><net_src comp="60" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="685"><net_src comp="66" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="690"><net_src comp="72" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="695"><net_src comp="78" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="700"><net_src comp="84" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="705"><net_src comp="130" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="710"><net_src comp="148" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="715"><net_src comp="158" pin="4"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="720"><net_src comp="168" pin="4"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="725"><net_src comp="178" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="730"><net_src comp="188" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="732"><net_src comp="727" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="736"><net_src comp="192" pin="4"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="741"><net_src comp="202" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="743"><net_src comp="738" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="747"><net_src comp="208" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="752"><net_src comp="214" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="757"><net_src comp="90" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="759"><net_src comp="754" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="763"><net_src comp="96" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="768"><net_src comp="102" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="773"><net_src comp="220" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="778"><net_src comp="223" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="783"><net_src comp="250" pin="4"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="788"><net_src comp="260" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="793"><net_src comp="264" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="795"><net_src comp="790" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="799"><net_src comp="273" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="801"><net_src comp="796" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="805"><net_src comp="277" pin="4"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="810"><net_src comp="108" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="815"><net_src comp="287" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="820"><net_src comp="290" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="825"><net_src comp="307" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="830"><net_src comp="315" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="835"><net_src comp="318" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="840"><net_src comp="321" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="845"><net_src comp="339" pin="4"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="850"><net_src comp="349" pin="4"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="855"><net_src comp="358" pin="3"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="860"><net_src comp="393" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="865"><net_src comp="414" pin="4"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="870"><net_src comp="424" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="875"><net_src comp="453" pin="4"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="880"><net_src comp="114" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="885"><net_src comp="481" pin="3"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="890"><net_src comp="488" pin="3"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="895"><net_src comp="510" pin="3"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="900"><net_src comp="517" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="589" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: model_array : p_read10 | {1 }
	Port: model_array : p_read29 | {1 }
	Port: model_array : p_read30 | {2 }
	Port: model_array : p_read31 | {2 }
	Port: model_array : biases_0_0_val | {3 }
	Port: model_array : biases_0_1_val | {5 }
	Port: model_array : output_kmin1_0_0_val | {1 }
	Port: model_array : output_kmin1_0_1_val | {1 }
	Port: model_array : delta_k_0_0_val | {1 }
	Port: model_array : delta_k_0_1_val | {2 }
	Port: model_array : training | {1 }
  - Chain level:
	State 1
		mul_ln12 : 1
		mul_ln13 : 1
		tmp : 2
		mul_ln15 : 1
		tmp_1 : 2
		mul_ln12_1 : 1
		mul_ln13_1 : 1
		tmp_2 : 2
	State 2
		mul_ln14 : 1
		sext_ln14 : 2
		mul_ln14_1 : 3
		add_ln14 : 4
		weight_out_weight_change : 5
		mul_ln12_2 : 1
		mul_ln13_2 : 1
		mul_ln12_3 : 1
		tmp_3 : 2
	State 3
		mul_ln14_2 : 1
		sext_ln24 : 2
		sext_ln15 : 1
		sub_ln15 : 2
		mul_ln14_3 : 1
		add_ln13 : 1
		mul_ln14_4 : 3
		add_ln14_1 : 4
		weight_out_weight_change_1 : 5
		mul_ln15_1 : 1
	State 4
		bias_out_bias_change : 1
		weight_out_sum_output_out : 1
		bias_out_net_sum : 2
		trunc_ln12 : 3
		icmp_ln12 : 3
		output_3 : 4
		add_ln12 : 1
		mul_ln14_5 : 1
		add_ln14_3 : 2
		weight_out_weight_change_2 : 3
		add_ln12_1 : 1
		sext_ln14_1 : 1
		mul_ln14_7 : 2
		add_ln14_4 : 3
		weight_out_weight_change_3 : 4
	State 5
		weight_out_sum_delta_out : 1
		weight_out_sum_delta_out_1 : 1
		add_ln13_1 : 1
		sext_ln15_1 : 1
		sub_ln15_1 : 2
		error_1 : 2
		error_3 : 2
		agg_result_delta_kmin1_0_0 : 3
		agg_result_delta_kmin1_1_0 : 3
	State 6
		weight_out_sum_output_out_1 : 1
		bias_out_net_sum_1 : 2
		trunc_ln32 : 3
		bias_out_bias_change_1 : 1
		icmp_ln12_1 : 3
		output_2 : 4
		zext_ln6 : 5
		mrv : 1
		mrv_1 : 6
		mrv_2 : 7
		mrv_3 : 8
		mrv_4 : 9
		mrv_5 : 10
		mrv_6 : 11
		mrv_7 : 12
		mrv_8 : 13
		mrv_9 : 14
		ret_ln46 : 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|
| Operation|            Functional Unit           |   DSP   |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|
|          |            add_ln14_fu_244           |    0    |    0    |    41   |
|          |           add_ln14_1_fu_333          |    0    |    0    |    41   |
|    add   |        bias_out_net_sum_fu_378       |    0    |    0    |    23   |
|          |           add_ln14_3_fu_408          |    0    |    0    |    41   |
|          |           add_ln14_4_fu_447          |    0    |    0    |    41   |
|          |       bias_out_net_sum_1_fu_536      |    0    |    0    |    23   |
|----------|--------------------------------------|---------|---------|---------|
|          |            cmp_i_i_fu_202            |    0    |    0    |    23   |
|          |           icmp_ln11_fu_208           |    0    |    0    |    23   |
|   icmp   |          icmp_ln11_1_fu_214          |    0    |    0    |    23   |
|          |           icmp_ln12_fu_387           |    0    |    0    |    23   |
|          |          icmp_ln12_1_fu_554          |    0    |    0    |    23   |
|----------|--------------------------------------|---------|---------|---------|
|          |            output_3_fu_393           |    0    |    0    |    15   |
|          |            error_1_fu_496            |    0    |    0    |    16   |
|  select  |            error_3_fu_503            |    0    |    0    |    16   |
|          |   agg_result_delta_kmin1_0_0_fu_510  |    0    |    0    |    16   |
|          |   agg_result_delta_kmin1_1_0_fu_517  |    0    |    0    |    16   |
|          |            output_2_fu_560           |    0    |    0    |    15   |
|----------|--------------------------------------|---------|---------|---------|
|          |              grp_fu_120              |    2    |    0    |    20   |
|          |           mul_ln14_7_fu_125          |    2    |    0    |    20   |
|          |            mul_ln12_fu_142           |    1    |    0    |    5    |
|          |            mul_ln13_fu_152           |    1    |    0    |    5    |
|    mul   |           mul_ln12_1_fu_182          |    1    |    0    |    5    |
|          |            mul_ln14_fu_226           |    1    |    0    |    5    |
|          |           mul_ln13_2_fu_268          |    1    |    0    |    5    |
|          |           mul_ln14_2_fu_297          |    1    |    0    |    5    |
|          |           mul_ln14_3_fu_321          |    1    |    0    |    5    |
|          |           mul_ln14_6_fu_431          |    1    |    0    |    5    |
|----------|--------------------------------------|---------|---------|---------|
|          |              grp_fu_634              |    1    |    0    |    0    |
|  muladd  |              grp_fu_643              |    1    |    0    |    0    |
|          |              grp_fu_652              |    1    |    0    |    0    |
|          |              grp_fu_661              |    1    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|  mulsub  |              grp_fu_625              |    1    |    0    |    0    |
|          |              grp_fu_668              |    1    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |       training_read_read_fu_54       |    0    |    0    |    0    |
|          |    delta_k_0_0_val_read_read_fu_60   |    0    |    0    |    0    |
|          | output_kmin1_0_1_val_read_read_fu_66 |    0    |    0    |    0    |
|          | output_kmin1_0_0_val_read_read_fu_72 |    0    |    0    |    0    |
|          |          p_read_2_read_fu_78         |    0    |    0    |    0    |
|   read   |          p_read_3_read_fu_84         |    0    |    0    |    0    |
|          |    delta_k_0_1_val_read_read_fu_90   |    0    |    0    |    0    |
|          |           p_read_read_fu_96          |    0    |    0    |    0    |
|          |         p_read_1_read_fu_102         |    0    |    0    |    0    |
|          |    biases_0_0_val_read_read_fu_108   |    0    |    0    |    0    |
|          |    biases_0_1_val_read_read_fu_114   |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |          sext_ln12_1_fu_130          |    0    |    0    |    0    |
|          |          sext_ln12_3_fu_134          |    0    |    0    |    0    |
|          |          sext_ln12_4_fu_138          |    0    |    0    |    0    |
|          |          sext_ln13_2_fu_148          |    0    |    0    |    0    |
|          |          sext_ln12_6_fu_178          |    0    |    0    |    0    |
|          |          sext_ln13_3_fu_188          |    0    |    0    |    0    |
|          |           sext_ln12_fu_220           |    0    |    0    |    0    |
|          |           sext_ln13_fu_223           |    0    |    0    |    0    |
|   sext   |           sext_ln14_fu_232           |    0    |    0    |    0    |
|          |          sext_ln12_7_fu_260          |    0    |    0    |    0    |
|          |          sext_ln12_8_fu_264          |    0    |    0    |    0    |
|          |          sext_ln12_9_fu_273          |    0    |    0    |    0    |
|          |          sext_ln13_1_fu_287          |    0    |    0    |    0    |
|          |           sext_ln24_fu_302           |    0    |    0    |    0    |
|          |          sext_ln12_2_fu_315          |    0    |    0    |    0    |
|          |          sext_ln12_5_fu_318          |    0    |    0    |    0    |
|          |          sext_ln24_1_fu_365          |    0    |    0    |    0    |
|          |          sext_ln14_1_fu_435          |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |              tmp_fu_158              |    0    |    0    |    0    |
|          |             tmp_1_fu_168             |    0    |    0    |    0    |
|          |             tmp_2_fu_192             |    0    |    0    |    0    |
|          |    weight_out_weight_change_fu_250   |    0    |    0    |    0    |
|          |             tmp_3_fu_277             |    0    |    0    |    0    |
|          |   weight_out_weight_change_1_fu_339  |    0    |    0    |    0    |
|partselect|      bias_out_bias_change_fu_349     |    0    |    0    |    0    |
|          |   weight_out_sum_output_out_fu_369   |    0    |    0    |    0    |
|          |   weight_out_weight_change_2_fu_414  |    0    |    0    |    0    |
|          |   weight_out_weight_change_3_fu_453  |    0    |    0    |    0    |
|          |    weight_out_sum_delta_out_fu_463   |    0    |    0    |    0    |
|          |   weight_out_sum_delta_out_1_fu_472  |    0    |    0    |    0    |
|          |  weight_out_sum_output_out_1_fu_527  |    0    |    0    |    0    |
|          |     bias_out_bias_change_1_fu_545    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |             shl_ln_fu_237            |    0    |    0    |    0    |
|          |            shl_ln1_fu_290            |    0    |    0    |    0    |
|          |            shl_ln2_fu_307            |    0    |    0    |    0    |
|          |           shl_ln14_1_fu_326          |    0    |    0    |    0    |
|bitconcatenate|            shl_ln3_fu_358            |    0    |    0    |    0    |
|          |           shl_ln14_2_fu_401          |    0    |    0    |    0    |
|          |           shl_ln12_1_fu_424          |    0    |    0    |    0    |
|          |           shl_ln14_3_fu_440          |    0    |    0    |    0    |
|          |           shl_ln13_1_fu_481          |    0    |    0    |    0    |
|          |           shl_ln15_1_fu_488          |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   trunc  |           trunc_ln12_fu_383          |    0    |    0    |    0    |
|          |           trunc_ln32_fu_541          |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   zext   |           zext_ln12_fu_524           |    0    |    0    |    0    |
|          |            zext_ln6_fu_568           |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |              mrv_fu_572              |    0    |    0    |    0    |
|          |             mrv_1_fu_578             |    0    |    0    |    0    |
|          |             mrv_2_fu_584             |    0    |    0    |    0    |
|          |             mrv_3_fu_589             |    0    |    0    |    0    |
|insertvalue|             mrv_4_fu_594             |    0    |    0    |    0    |
|          |             mrv_5_fu_599             |    0    |    0    |    0    |
|          |             mrv_6_fu_604             |    0    |    0    |    0    |
|          |             mrv_7_fu_609             |    0    |    0    |    0    |
|          |             mrv_8_fu_614             |    0    |    0    |    0    |
|          |             mrv_9_fu_619             |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   Total  |                                      |    18   |    0    |   499   |
|----------|--------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|agg_result_delta_kmin1_0_0_reg_892|   16   |
|agg_result_delta_kmin1_1_0_reg_897|   16   |
|   bias_out_bias_change_reg_847   |   16   |
|    biases_0_0_val_read_reg_807   |   16   |
|    biases_0_1_val_read_reg_877   |   16   |
|          cmp_i_i_reg_738         |    1   |
|   delta_k_0_0_val_read_reg_677   |   16   |
|   delta_k_0_1_val_read_reg_754   |   16   |
|        icmp_ln11_1_reg_749       |    1   |
|         icmp_ln11_reg_744        |    1   |
|        mul_ln14_3_reg_837        |   32   |
|         output_3_reg_857         |   15   |
| output_kmin1_0_0_val_read_reg_687|   16   |
| output_kmin1_0_1_val_read_reg_682|   16   |
|         p_read_1_reg_765         |   16   |
|         p_read_2_reg_692         |   16   |
|         p_read_3_reg_697         |   16   |
|          p_read_reg_760          |   16   |
|        sext_ln12_1_reg_702       |   23   |
|        sext_ln12_2_reg_827       |   32   |
|        sext_ln12_5_reg_832       |   23   |
|        sext_ln12_6_reg_722       |   25   |
|        sext_ln12_7_reg_785       |   25   |
|        sext_ln12_8_reg_790       |   25   |
|        sext_ln12_9_reg_796       |   25   |
|         sext_ln12_reg_770        |   32   |
|        sext_ln13_1_reg_812       |   32   |
|        sext_ln13_2_reg_707       |   25   |
|        sext_ln13_3_reg_727       |   25   |
|         sext_ln13_reg_775        |   32   |
|        shl_ln12_1_reg_867        |   25   |
|        shl_ln13_1_reg_882        |   25   |
|        shl_ln15_1_reg_887        |   25   |
|          shl_ln1_reg_817         |   25   |
|          shl_ln2_reg_822         |   25   |
|          shl_ln3_reg_852         |   25   |
|           tmp_1_reg_717          |   16   |
|           tmp_2_reg_733          |   16   |
|           tmp_3_reg_802          |   16   |
|            tmp_reg_712           |   16   |
|weight_out_weight_change_1_reg_842|   16   |
|weight_out_weight_change_2_reg_862|   16   |
|weight_out_weight_change_3_reg_872|   16   |
| weight_out_weight_change_reg_780 |   16   |
+----------------------------------+--------+
|               Total              |   860  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------|------|------|------|--------||---------||---------||---------|
| grp_fu_120 |  p0  |   3  |  32  |   96   ||    0    ||    14   |
| grp_fu_625 |  p0  |   3  |  16  |   48   ||    0    ||    14   |
| grp_fu_634 |  p0  |   3  |  16  |   48   ||    0    ||    14   |
| grp_fu_634 |  p1  |   2  |  16  |   32   ||    0    ||    9    |
| grp_fu_643 |  p0  |   3  |  16  |   48   ||    0    ||    14   |
| grp_fu_643 |  p1  |   2  |  16  |   32   ||    0    ||    9    |
| grp_fu_652 |  p0  |   3  |  16  |   48   ||    0    ||    14   |
| grp_fu_652 |  p1  |   2  |  16  |   32   ||    0    ||    9    |
| grp_fu_661 |  p0  |   2  |  16  |   32   ||    0    ||    9    |
| grp_fu_668 |  p0  |   3  |  16  |   48   ||    0    ||    14   |
|------------|------|------|------|--------||---------||---------||---------|
|    Total   |      |      |      |   464  ||  5.238  ||    0    ||   120   |
|------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   18   |    -   |    0   |   499  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    0   |   120  |
|  Register |    -   |    -   |   860  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   18   |    5   |   860  |   619  |
+-----------+--------+--------+--------+--------+
