Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module soc_tb.soc.cpu_ram.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module soc_tb.soc.graphics_engine.vram_framebuffer.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
MMU: ADDRS(         0), DATA(         0), WE(         0), RAM_EN(1), LCD_EN(0), DISP_EN(0)

MMU: ADDRS(         9), DATA(         0), WE(         0), RAM_EN(1), LCD_EN(0), DISP_EN(0)

MMU: ADDRS(      2041), DATA(        10), WE(         1), RAM_EN(1), LCD_EN(0), DISP_EN(0)

Stopped at time : 125 ns : File "C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/execute_stage.sv" Line 179
Stopped at time : 125 ns : File "C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/execute_stage.sv" Line 180
MMU: ADDRS(         0), DATA(         0), WE(         0), RAM_EN(1), LCD_EN(0), DISP_EN(0)

MMU: ADDRS(      2049), DATA(         0), WE(         0), RAM_EN(1), LCD_EN(0), DISP_EN(0)

MMU: ADDRS(         0), DATA(         0), WE(         0), RAM_EN(1), LCD_EN(0), DISP_EN(0)

MMU: ADDRS(         8), DATA(         0), WE(         0), RAM_EN(1), LCD_EN(0), DISP_EN(0)

MMU: ADDRS(      2048), DATA(         9), WE(         1), RAM_EN(1), LCD_EN(0), DISP_EN(0)

MMU: ADDRS(         0), DATA(         0), WE(         0), RAM_EN(1), LCD_EN(0), DISP_EN(0)

MMU: ADDRS(      2050), DATA(         0), WE(         0), RAM_EN(1), LCD_EN(0), DISP_EN(0)

MMU: ADDRS(         0), DATA(         0), WE(         0), RAM_EN(1), LCD_EN(0), DISP_EN(0)

MMU: ADDRS(         7), DATA(         0), WE(         0), RAM_EN(1), LCD_EN(0), DISP_EN(0)

MMU: ADDRS(      2049), DATA(         8), WE(         1), RAM_EN(1), LCD_EN(0), DISP_EN(0)

MMU: ADDRS(         0), DATA(         0), WE(         0), RAM_EN(1), LCD_EN(0), DISP_EN(0)

MMU: ADDRS(      2051), DATA(         0), WE(         0), RAM_EN(1), LCD_EN(0), DISP_EN(0)

MMU: ADDRS(         0), DATA(         0), WE(         0), RAM_EN(1), LCD_EN(0), DISP_EN(0)

MMU: ADDRS(         6), DATA(         0), WE(         0), RAM_EN(1), LCD_EN(0), DISP_EN(0)

MMU: ADDRS(      2050), DATA(         7), WE(         1), RAM_EN(1), LCD_EN(0), DISP_EN(0)

MMU: ADDRS(         0), DATA(         0), WE(         0), RAM_EN(1), LCD_EN(0), DISP_EN(0)

MMU: ADDRS(      2052), DATA(         0), WE(         0), RAM_EN(1), LCD_EN(0), DISP_EN(0)

MMU: ADDRS(         0), DATA(         0), WE(         0), RAM_EN(1), LCD_EN(0), DISP_EN(0)

MMU: ADDRS(         5), DATA(         0), WE(         0), RAM_EN(1), LCD_EN(0), DISP_EN(0)

MMU: ADDRS(      2051), DATA(         6), WE(         1), RAM_EN(1), LCD_EN(0), DISP_EN(0)

MMU: ADDRS(         0), DATA(         0), WE(         0), RAM_EN(1), LCD_EN(0), DISP_EN(0)

MMU: ADDRS(      2053), DATA(         0), WE(         0), RAM_EN(1), LCD_EN(0), DISP_EN(0)

MMU: ADDRS(         0), DATA(         0), WE(         0), RAM_EN(1), LCD_EN(0), DISP_EN(0)

MMU: ADDRS(         4), DATA(         0), WE(         0), RAM_EN(1), LCD_EN(0), DISP_EN(0)

MMU: ADDRS(      2052), DATA(         5), WE(         1), RAM_EN(1), LCD_EN(0), DISP_EN(0)

MMU: ADDRS(         0), DATA(         0), WE(         0), RAM_EN(1), LCD_EN(0), DISP_EN(0)

MMU: ADDRS(      2054), DATA(         0), WE(         0), RAM_EN(1), LCD_EN(0), DISP_EN(0)

MMU: ADDRS(         0), DATA(         0), WE(         0), RAM_EN(1), LCD_EN(0), DISP_EN(0)

MMU: ADDRS(         3), DATA(         0), WE(         0), RAM_EN(1), LCD_EN(0), DISP_EN(0)

MMU: ADDRS(      2053), DATA(         4), WE(         1), RAM_EN(1), LCD_EN(0), DISP_EN(0)

MMU: ADDRS(         0), DATA(         0), WE(         0), RAM_EN(1), LCD_EN(0), DISP_EN(0)

MMU: ADDRS(      2055), DATA(         0), WE(         0), RAM_EN(1), LCD_EN(0), DISP_EN(0)

MMU: ADDRS(         0), DATA(         0), WE(         0), RAM_EN(1), LCD_EN(0), DISP_EN(0)

MMU: ADDRS(         2), DATA(         0), WE(         0), RAM_EN(1), LCD_EN(0), DISP_EN(0)

MMU: ADDRS(      2054), DATA(         3), WE(         1), RAM_EN(1), LCD_EN(0), DISP_EN(0)

MMU: ADDRS(         0), DATA(         0), WE(         0), RAM_EN(1), LCD_EN(0), DISP_EN(0)

MMU: ADDRS(      2056), DATA(         0), WE(         0), RAM_EN(1), LCD_EN(0), DISP_EN(0)

MMU: ADDRS(         0), DATA(         0), WE(         0), RAM_EN(1), LCD_EN(0), DISP_EN(0)

MMU: ADDRS(         1), DATA(         0), WE(         0), RAM_EN(1), LCD_EN(0), DISP_EN(0)

MMU: ADDRS(      2055), DATA(         2), WE(         1), RAM_EN(1), LCD_EN(0), DISP_EN(0)

MMU: ADDRS(         0), DATA(         0), WE(         0), RAM_EN(1), LCD_EN(0), DISP_EN(0)

MMU: ADDRS(      2057), DATA(         0), WE(         0), RAM_EN(1), LCD_EN(0), DISP_EN(0)

MMU: ADDRS(         0), DATA(         0), WE(         0), RAM_EN(1), LCD_EN(0), DISP_EN(0)

MMU: ADDRS(      2056), DATA(         1), WE(         1), RAM_EN(1), LCD_EN(0), DISP_EN(0)

MMU: ADDRS(         0), DATA(         0), WE(         0), RAM_EN(1), LCD_EN(0), DISP_EN(0)

$finish called at time : 1002 ns : File "C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sim_1/new/soc_tb.sv" Line 40
