
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={1,rs,14,imm}                          Premise(F2)
	S3= GPR[rs]=a                                               Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= PC.Out=>IMem.RAddr                                      Premise(F4)
	S7= IMem.RAddr=addr                                         Path(S5,S6)
	S8= CP0.ASID=>IMem.ASID                                     Premise(F5)
	S9= IMem.ASID=pid                                           Path(S4,S8)
	S10= IMem.Out={1,rs,14,imm}                                 IMem-Read(S9,S7,S2)
	S11= IMem.Out=>FU.IR_IF                                     Premise(F6)
	S12= FU.IR_IF={1,rs,14,imm}                                 Path(S10,S11)
	S13= IMem.Out=>IR_ID.In                                     Premise(F7)
	S14= IR_ID.In={1,rs,14,imm}                                 Path(S10,S13)
	S15= FU.Halt_IF=>CU_IF.Halt                                 Premise(F8)
	S16= FU.Bub_IF=>CU_IF.Bub                                   Premise(F9)
	S17= IR_ID.Out=>FU.IR_ID                                    Premise(F10)
	S18= IR_ID.Out31_26=>CU_ID.Op                               Premise(F11)
	S19= IR_ID.Out25_21=>GPR.RReg1                              Premise(F12)
	S20= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F13)
	S21= GPR.Rdata1=>FU.InID1                                   Premise(F14)
	S22= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F15)
	S23= FU.OutID1=>A_EX.In                                     Premise(F16)
	S24= IR_ID.Out=>IR_EX.In                                    Premise(F17)
	S25= FU.Halt_ID=>CU_ID.Halt                                 Premise(F18)
	S26= FU.Bub_ID=>CU_ID.Bub                                   Premise(F19)
	S27= IR_EX.Out=>FU.IR_EX                                    Premise(F20)
	S28= IR_EX.Out31_26=>CU_EX.Op                               Premise(F21)
	S29= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F22)
	S30= A_EX.Out=>CMPU.A                                       Premise(F23)
	S31= IR_EX.Out15_0=>IMMEXT.In                               Premise(F24)
	S32= IMMEXT.Out=>CMPU.B                                     Premise(F25)
	S33= CMPU.zero=>ConditionReg_MEM.In                         Premise(F26)
	S34= IR_EX.Out=>IR_MEM.In                                   Premise(F27)
	S35= IR_MEM.Out=>FU.IR_MEM                                  Premise(F28)
	S36= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F29)
	S37= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F30)
	S38= PC.Out=>CP0.EPCIn                                      Premise(F31)
	S39= CP0.EPCIn=addr                                         Path(S5,S38)
	S40= CU_MEM.TrapAddr=>PC.In                                 Premise(F32)
	S41= CP0.ASID=>PIDReg.In                                    Premise(F33)
	S42= PIDReg.In=pid                                          Path(S4,S41)
	S43= ConditionReg_MEM.Out=>CU_MEM.zero                      Premise(F34)
	S44= IR_MEM.Out=>IR_WB.In                                   Premise(F35)
	S45= ConditionReg_MEM.Out=>ConditionReg_WB.In               Premise(F36)
	S46= IR_WB.Out=>FU.IR_WB                                    Premise(F37)
	S47= IR_WB.Out31_26=>CU_WB.Op                               Premise(F38)
	S48= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F39)
	S49= CtrlPC=0                                               Premise(F40)
	S50= CtrlPCInc=1                                            Premise(F41)
	S51= PC[Out]=addr+4                                         PC-Inc(S1,S49,S50)
	S52= PC[CIA]=addr                                           PC-Inc(S1,S49,S50)
	S53= CtrlIMem=0                                             Premise(F42)
	S54= IMem[{pid,addr}]={1,rs,14,imm}                         IMem-Hold(S2,S53)
	S55= CtrlASIDIn=0                                           Premise(F43)
	S56= CtrlCP0=0                                              Premise(F44)
	S57= CP0[ASID]=pid                                          CP0-Hold(S0,S56)
	S58= CtrlEPCIn=0                                            Premise(F45)
	S59= CtrlExCodeIn=0                                         Premise(F46)
	S60= CtrlIR_ID=1                                            Premise(F47)
	S61= [IR_ID]={1,rs,14,imm}                                  IR_ID-Write(S14,S60)
	S62= CtrlGPR=0                                              Premise(F48)
	S63= GPR[rs]=a                                              GPR-Hold(S3,S62)
	S64= CtrlA_EX=0                                             Premise(F49)
	S65= CtrlIR_EX=0                                            Premise(F50)
	S66= CtrlConditionReg_MEM=0                                 Premise(F51)
	S67= CtrlIR_MEM=0                                           Premise(F52)
	S68= CtrlPIDReg=0                                           Premise(F53)
	S69= CtrlIR_WB=0                                            Premise(F54)
	S70= CtrlConditionReg_WB=0                                  Premise(F55)

ID	S71= PC.Out=addr+4                                          PC-Out(S51)
	S72= PC.CIA=addr                                            PC-Out(S52)
	S73= PC.CIA31_28=addr[31:28]                                PC-Out(S52)
	S74= CP0.ASID=pid                                           CP0-Read-ASID(S57)
	S75= IR_ID.Out={1,rs,14,imm}                                IR-Out(S61)
	S76= IR_ID.Out31_26=1                                       IR-Out(S61)
	S77= IR_ID.Out25_21=rs                                      IR-Out(S61)
	S78= IR_ID.Out20_16=14                                      IR-Out(S61)
	S79= IR_ID.Out15_0=imm                                      IR-Out(S61)
	S80= PC.Out=>IMem.RAddr                                     Premise(F56)
	S81= IMem.RAddr=addr+4                                      Path(S71,S80)
	S82= CP0.ASID=>IMem.ASID                                    Premise(F57)
	S83= IMem.ASID=pid                                          Path(S74,S82)
	S84= IMem.Out=>FU.IR_IF                                     Premise(F58)
	S85= IMem.Out=>IR_ID.In                                     Premise(F59)
	S86= FU.Halt_IF=>CU_IF.Halt                                 Premise(F60)
	S87= FU.Bub_IF=>CU_IF.Bub                                   Premise(F61)
	S88= IR_ID.Out=>FU.IR_ID                                    Premise(F62)
	S89= FU.IR_ID={1,rs,14,imm}                                 Path(S75,S88)
	S90= IR_ID.Out31_26=>CU_ID.Op                               Premise(F63)
	S91= CU_ID.Op=1                                             Path(S76,S90)
	S92= IR_ID.Out25_21=>GPR.RReg1                              Premise(F64)
	S93= GPR.RReg1=rs                                           Path(S77,S92)
	S94= GPR.Rdata1=a                                           GPR-Read(S93,S63)
	S95= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F65)
	S96= CU_ID.IRFunc1=14                                       Path(S78,S95)
	S97= GPR.Rdata1=>FU.InID1                                   Premise(F66)
	S98= FU.InID1=a                                             Path(S94,S97)
	S99= FU.OutID1=FU(a)                                        FU-Forward(S98)
	S100= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F67)
	S101= FU.InID1_RReg=rs                                      Path(S77,S100)
	S102= FU.OutID1=>A_EX.In                                    Premise(F68)
	S103= A_EX.In=FU(a)                                         Path(S99,S102)
	S104= IR_ID.Out=>IR_EX.In                                   Premise(F69)
	S105= IR_EX.In={1,rs,14,imm}                                Path(S75,S104)
	S106= FU.Halt_ID=>CU_ID.Halt                                Premise(F70)
	S107= FU.Bub_ID=>CU_ID.Bub                                  Premise(F71)
	S108= FU.InID2_RReg=5'b00000                                Premise(F72)
	S109= IR_EX.Out=>FU.IR_EX                                   Premise(F73)
	S110= IR_EX.Out31_26=>CU_EX.Op                              Premise(F74)
	S111= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F75)
	S112= A_EX.Out=>CMPU.A                                      Premise(F76)
	S113= IR_EX.Out15_0=>IMMEXT.In                              Premise(F77)
	S114= IMMEXT.Out=>CMPU.B                                    Premise(F78)
	S115= CMPU.zero=>ConditionReg_MEM.In                        Premise(F79)
	S116= IR_EX.Out=>IR_MEM.In                                  Premise(F80)
	S117= IR_MEM.Out=>FU.IR_MEM                                 Premise(F81)
	S118= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F82)
	S119= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F83)
	S120= PC.Out=>CP0.EPCIn                                     Premise(F84)
	S121= CP0.EPCIn=addr+4                                      Path(S71,S120)
	S122= CU_MEM.TrapAddr=>PC.In                                Premise(F85)
	S123= CP0.ASID=>PIDReg.In                                   Premise(F86)
	S124= PIDReg.In=pid                                         Path(S74,S123)
	S125= ConditionReg_MEM.Out=>CU_MEM.zero                     Premise(F87)
	S126= IR_MEM.Out=>IR_WB.In                                  Premise(F88)
	S127= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F89)
	S128= IR_WB.Out=>FU.IR_WB                                   Premise(F90)
	S129= IR_WB.Out31_26=>CU_WB.Op                              Premise(F91)
	S130= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F92)
	S131= CtrlPC=0                                              Premise(F93)
	S132= CtrlPCInc=0                                           Premise(F94)
	S133= PC[CIA]=addr                                          PC-Hold(S52,S132)
	S134= PC[Out]=addr+4                                        PC-Hold(S51,S131,S132)
	S135= CtrlIMem=0                                            Premise(F95)
	S136= IMem[{pid,addr}]={1,rs,14,imm}                        IMem-Hold(S54,S135)
	S137= CtrlASIDIn=0                                          Premise(F96)
	S138= CtrlCP0=0                                             Premise(F97)
	S139= CP0[ASID]=pid                                         CP0-Hold(S57,S138)
	S140= CtrlEPCIn=0                                           Premise(F98)
	S141= CtrlExCodeIn=0                                        Premise(F99)
	S142= CtrlIR_ID=0                                           Premise(F100)
	S143= [IR_ID]={1,rs,14,imm}                                 IR_ID-Hold(S61,S142)
	S144= CtrlGPR=0                                             Premise(F101)
	S145= GPR[rs]=a                                             GPR-Hold(S63,S144)
	S146= CtrlA_EX=1                                            Premise(F102)
	S147= [A_EX]=FU(a)                                          A_EX-Write(S103,S146)
	S148= CtrlIR_EX=1                                           Premise(F103)
	S149= [IR_EX]={1,rs,14,imm}                                 IR_EX-Write(S105,S148)
	S150= CtrlConditionReg_MEM=0                                Premise(F104)
	S151= CtrlIR_MEM=0                                          Premise(F105)
	S152= CtrlPIDReg=0                                          Premise(F106)
	S153= CtrlIR_WB=0                                           Premise(F107)
	S154= CtrlConditionReg_WB=0                                 Premise(F108)

EX	S155= PC.CIA=addr                                           PC-Out(S133)
	S156= PC.CIA31_28=addr[31:28]                               PC-Out(S133)
	S157= PC.Out=addr+4                                         PC-Out(S134)
	S158= CP0.ASID=pid                                          CP0-Read-ASID(S139)
	S159= IR_ID.Out={1,rs,14,imm}                               IR-Out(S143)
	S160= IR_ID.Out31_26=1                                      IR-Out(S143)
	S161= IR_ID.Out25_21=rs                                     IR-Out(S143)
	S162= IR_ID.Out20_16=14                                     IR-Out(S143)
	S163= IR_ID.Out15_0=imm                                     IR-Out(S143)
	S164= A_EX.Out=FU(a)                                        A_EX-Out(S147)
	S165= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S147)
	S166= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S147)
	S167= IR_EX.Out={1,rs,14,imm}                               IR_EX-Out(S149)
	S168= IR_EX.Out31_26=1                                      IR_EX-Out(S149)
	S169= IR_EX.Out25_21=rs                                     IR_EX-Out(S149)
	S170= IR_EX.Out20_16=14                                     IR_EX-Out(S149)
	S171= IR_EX.Out15_0=imm                                     IR_EX-Out(S149)
	S172= PC.Out=>IMem.RAddr                                    Premise(F109)
	S173= IMem.RAddr=addr+4                                     Path(S157,S172)
	S174= CP0.ASID=>IMem.ASID                                   Premise(F110)
	S175= IMem.ASID=pid                                         Path(S158,S174)
	S176= IMem.Out=>FU.IR_IF                                    Premise(F111)
	S177= IMem.Out=>IR_ID.In                                    Premise(F112)
	S178= FU.Halt_IF=>CU_IF.Halt                                Premise(F113)
	S179= FU.Bub_IF=>CU_IF.Bub                                  Premise(F114)
	S180= IR_ID.Out=>FU.IR_ID                                   Premise(F115)
	S181= FU.IR_ID={1,rs,14,imm}                                Path(S159,S180)
	S182= IR_ID.Out31_26=>CU_ID.Op                              Premise(F116)
	S183= CU_ID.Op=1                                            Path(S160,S182)
	S184= IR_ID.Out25_21=>GPR.RReg1                             Premise(F117)
	S185= GPR.RReg1=rs                                          Path(S161,S184)
	S186= GPR.Rdata1=a                                          GPR-Read(S185,S145)
	S187= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F118)
	S188= CU_ID.IRFunc1=14                                      Path(S162,S187)
	S189= GPR.Rdata1=>FU.InID1                                  Premise(F119)
	S190= FU.InID1=a                                            Path(S186,S189)
	S191= FU.OutID1=FU(a)                                       FU-Forward(S190)
	S192= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F120)
	S193= FU.InID1_RReg=rs                                      Path(S161,S192)
	S194= FU.OutID1=>A_EX.In                                    Premise(F121)
	S195= A_EX.In=FU(a)                                         Path(S191,S194)
	S196= IR_ID.Out=>IR_EX.In                                   Premise(F122)
	S197= IR_EX.In={1,rs,14,imm}                                Path(S159,S196)
	S198= FU.Halt_ID=>CU_ID.Halt                                Premise(F123)
	S199= FU.Bub_ID=>CU_ID.Bub                                  Premise(F124)
	S200= IR_EX.Out=>FU.IR_EX                                   Premise(F125)
	S201= FU.IR_EX={1,rs,14,imm}                                Path(S167,S200)
	S202= IR_EX.Out31_26=>CU_EX.Op                              Premise(F126)
	S203= CU_EX.Op=1                                            Path(S168,S202)
	S204= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F127)
	S205= CU_EX.IRFunc1=14                                      Path(S170,S204)
	S206= A_EX.Out=>CMPU.A                                      Premise(F128)
	S207= CMPU.A=FU(a)                                          Path(S164,S206)
	S208= IR_EX.Out15_0=>IMMEXT.In                              Premise(F129)
	S209= IMMEXT.In=imm                                         Path(S171,S208)
	S210= IMMEXT.Out={16{imm[15]},imm}                          IMMEXT(S209)
	S211= IMMEXT.Out=>CMPU.B                                    Premise(F130)
	S212= CMPU.B={16{imm[15]},imm}                              Path(S210,S211)
	S213= CMPU.Func=6'b000011                                   Premise(F131)
	S214= CMPU.Out=CompareS(FU(a),{16{imm[15]},imm})            CMPU-CMPS(S207,S212)
	S215= CMPU.zero=CompareS(FU(a),{16{imm[15]},imm})           CMPU-CMPS(S207,S212)
	S216= CMPU.gt=CompareS(FU(a),{16{imm[15]},imm})             CMPU-CMPS(S207,S212)
	S217= CMPU.lt=CompareS(FU(a),{16{imm[15]},imm})             CMPU-CMPS(S207,S212)
	S218= CMPU.zero=>ConditionReg_MEM.In                        Premise(F132)
	S219= ConditionReg_MEM.In=CompareS(FU(a),{16{imm[15]},imm}) Path(S215,S218)
	S220= IR_EX.Out=>IR_MEM.In                                  Premise(F133)
	S221= IR_MEM.In={1,rs,14,imm}                               Path(S167,S220)
	S222= FU.InEX_WReg=5'b00000                                 Premise(F134)
	S223= IR_MEM.Out=>FU.IR_MEM                                 Premise(F135)
	S224= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F136)
	S225= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F137)
	S226= PC.Out=>CP0.EPCIn                                     Premise(F138)
	S227= CP0.EPCIn=addr+4                                      Path(S157,S226)
	S228= CU_MEM.TrapAddr=>PC.In                                Premise(F139)
	S229= CP0.ASID=>PIDReg.In                                   Premise(F140)
	S230= PIDReg.In=pid                                         Path(S158,S229)
	S231= ConditionReg_MEM.Out=>CU_MEM.zero                     Premise(F141)
	S232= IR_MEM.Out=>IR_WB.In                                  Premise(F142)
	S233= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F143)
	S234= IR_WB.Out=>FU.IR_WB                                   Premise(F144)
	S235= IR_WB.Out31_26=>CU_WB.Op                              Premise(F145)
	S236= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F146)
	S237= CtrlPC=0                                              Premise(F147)
	S238= CtrlPCInc=0                                           Premise(F148)
	S239= PC[CIA]=addr                                          PC-Hold(S133,S238)
	S240= PC[Out]=addr+4                                        PC-Hold(S134,S237,S238)
	S241= CtrlIMem=0                                            Premise(F149)
	S242= IMem[{pid,addr}]={1,rs,14,imm}                        IMem-Hold(S136,S241)
	S243= CtrlASIDIn=0                                          Premise(F150)
	S244= CtrlCP0=0                                             Premise(F151)
	S245= CP0[ASID]=pid                                         CP0-Hold(S139,S244)
	S246= CtrlEPCIn=0                                           Premise(F152)
	S247= CtrlExCodeIn=0                                        Premise(F153)
	S248= CtrlIR_ID=0                                           Premise(F154)
	S249= [IR_ID]={1,rs,14,imm}                                 IR_ID-Hold(S143,S248)
	S250= CtrlGPR=0                                             Premise(F155)
	S251= GPR[rs]=a                                             GPR-Hold(S145,S250)
	S252= CtrlA_EX=0                                            Premise(F156)
	S253= [A_EX]=FU(a)                                          A_EX-Hold(S147,S252)
	S254= CtrlIR_EX=0                                           Premise(F157)
	S255= [IR_EX]={1,rs,14,imm}                                 IR_EX-Hold(S149,S254)
	S256= CtrlConditionReg_MEM=1                                Premise(F158)
	S257= [ConditionReg_MEM]=CompareS(FU(a),{16{imm[15]},imm})  ConditionReg_MEM-Write(S219,S256)
	S258= CtrlIR_MEM=1                                          Premise(F159)
	S259= [IR_MEM]={1,rs,14,imm}                                IR_MEM-Write(S221,S258)
	S260= CtrlPIDReg=0                                          Premise(F160)
	S261= CtrlIR_WB=0                                           Premise(F161)
	S262= CtrlConditionReg_WB=0                                 Premise(F162)

MEM	S263= PC.CIA=addr                                           PC-Out(S239)
	S264= PC.CIA31_28=addr[31:28]                               PC-Out(S239)
	S265= PC.Out=addr+4                                         PC-Out(S240)
	S266= CP0.ASID=pid                                          CP0-Read-ASID(S245)
	S267= IR_ID.Out={1,rs,14,imm}                               IR-Out(S249)
	S268= IR_ID.Out31_26=1                                      IR-Out(S249)
	S269= IR_ID.Out25_21=rs                                     IR-Out(S249)
	S270= IR_ID.Out20_16=14                                     IR-Out(S249)
	S271= IR_ID.Out15_0=imm                                     IR-Out(S249)
	S272= A_EX.Out=FU(a)                                        A_EX-Out(S253)
	S273= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S253)
	S274= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S253)
	S275= IR_EX.Out={1,rs,14,imm}                               IR_EX-Out(S255)
	S276= IR_EX.Out31_26=1                                      IR_EX-Out(S255)
	S277= IR_EX.Out25_21=rs                                     IR_EX-Out(S255)
	S278= IR_EX.Out20_16=14                                     IR_EX-Out(S255)
	S279= IR_EX.Out15_0=imm                                     IR_EX-Out(S255)
	S280= ConditionReg_MEM.Out=CompareS(FU(a),{16{imm[15]},imm})ConditionReg_MEM-Out(S257)
	S281= ConditionReg_MEM.Out1_0={CompareS(FU(a),{16{imm[15]},imm})}[1:0]ConditionReg_MEM-Out(S257)
	S282= ConditionReg_MEM.Out4_0={CompareS(FU(a),{16{imm[15]},imm})}[4:0]ConditionReg_MEM-Out(S257)
	S283= IR_MEM.Out={1,rs,14,imm}                              IR_MEM-Out(S259)
	S284= IR_MEM.Out31_26=1                                     IR_MEM-Out(S259)
	S285= IR_MEM.Out25_21=rs                                    IR_MEM-Out(S259)
	S286= IR_MEM.Out20_16=14                                    IR_MEM-Out(S259)
	S287= IR_MEM.Out15_0=imm                                    IR_MEM-Out(S259)
	S288= PC.Out=>IMem.RAddr                                    Premise(F163)
	S289= IMem.RAddr=addr+4                                     Path(S265,S288)
	S290= CP0.ASID=>IMem.ASID                                   Premise(F164)
	S291= IMem.ASID=pid                                         Path(S266,S290)
	S292= IMem.Out=>FU.IR_IF                                    Premise(F165)
	S293= IMem.Out=>IR_ID.In                                    Premise(F166)
	S294= FU.Halt_IF=>CU_IF.Halt                                Premise(F167)
	S295= FU.Bub_IF=>CU_IF.Bub                                  Premise(F168)
	S296= IR_ID.Out=>FU.IR_ID                                   Premise(F169)
	S297= FU.IR_ID={1,rs,14,imm}                                Path(S267,S296)
	S298= IR_ID.Out31_26=>CU_ID.Op                              Premise(F170)
	S299= CU_ID.Op=1                                            Path(S268,S298)
	S300= IR_ID.Out25_21=>GPR.RReg1                             Premise(F171)
	S301= GPR.RReg1=rs                                          Path(S269,S300)
	S302= GPR.Rdata1=a                                          GPR-Read(S301,S251)
	S303= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F172)
	S304= CU_ID.IRFunc1=14                                      Path(S270,S303)
	S305= GPR.Rdata1=>FU.InID1                                  Premise(F173)
	S306= FU.InID1=a                                            Path(S302,S305)
	S307= FU.OutID1=FU(a)                                       FU-Forward(S306)
	S308= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F174)
	S309= FU.InID1_RReg=rs                                      Path(S269,S308)
	S310= FU.OutID1=>A_EX.In                                    Premise(F175)
	S311= A_EX.In=FU(a)                                         Path(S307,S310)
	S312= IR_ID.Out=>IR_EX.In                                   Premise(F176)
	S313= IR_EX.In={1,rs,14,imm}                                Path(S267,S312)
	S314= FU.Halt_ID=>CU_ID.Halt                                Premise(F177)
	S315= FU.Bub_ID=>CU_ID.Bub                                  Premise(F178)
	S316= IR_EX.Out=>FU.IR_EX                                   Premise(F179)
	S317= FU.IR_EX={1,rs,14,imm}                                Path(S275,S316)
	S318= IR_EX.Out31_26=>CU_EX.Op                              Premise(F180)
	S319= CU_EX.Op=1                                            Path(S276,S318)
	S320= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F181)
	S321= CU_EX.IRFunc1=14                                      Path(S278,S320)
	S322= A_EX.Out=>CMPU.A                                      Premise(F182)
	S323= CMPU.A=FU(a)                                          Path(S272,S322)
	S324= IR_EX.Out15_0=>IMMEXT.In                              Premise(F183)
	S325= IMMEXT.In=imm                                         Path(S279,S324)
	S326= IMMEXT.Out={16{imm[15]},imm}                          IMMEXT(S325)
	S327= IMMEXT.Out=>CMPU.B                                    Premise(F184)
	S328= CMPU.B={16{imm[15]},imm}                              Path(S326,S327)
	S329= CMPU.zero=>ConditionReg_MEM.In                        Premise(F185)
	S330= IR_EX.Out=>IR_MEM.In                                  Premise(F186)
	S331= IR_MEM.In={1,rs,14,imm}                               Path(S275,S330)
	S332= IR_MEM.Out=>FU.IR_MEM                                 Premise(F187)
	S333= FU.IR_MEM={1,rs,14,imm}                               Path(S283,S332)
	S334= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F188)
	S335= CU_MEM.Op=1                                           Path(S284,S334)
	S336= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F189)
	S337= CU_MEM.IRFunc1=14                                     Path(S286,S336)
	S338= PC.Out=>CP0.EPCIn                                     Premise(F190)
	S339= CP0.EPCIn=addr+4                                      Path(S265,S338)
	S340= CP0.ExCodeIn=5'h0d                                    Premise(F191)
	S341= CU_MEM.TrapAddr=>PC.In                                Premise(F192)
	S342= CP0.ASID=>PIDReg.In                                   Premise(F193)
	S343= PIDReg.In=pid                                         Path(S266,S342)
	S344= ConditionReg_MEM.Out=>CU_MEM.zero                     Premise(F194)
	S345= CU_MEM.zero=CompareS(FU(a),{16{imm[15]},imm})         Path(S280,S344)
	S346= IR_MEM.Out=>IR_WB.In                                  Premise(F195)
	S347= IR_WB.In={1,rs,14,imm}                                Path(S283,S346)
	S348= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F196)
	S349= ConditionReg_WB.In=CompareS(FU(a),{16{imm[15]},imm})  Path(S280,S348)
	S350= FU.InMEM_WReg=5'b00000                                Premise(F197)
	S351= IR_WB.Out=>FU.IR_WB                                   Premise(F198)
	S352= IR_WB.Out31_26=>CU_WB.Op                              Premise(F199)
	S353= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F200)
	S354= CtrlPC=1                                              Premise(F201)
	S355= CtrlPCInc=0                                           Premise(F202)
	S356= PC[CIA]=addr                                          PC-Hold(S239,S355)
	S357= CtrlIMem=0                                            Premise(F203)
	S358= IMem[{pid,addr}]={1,rs,14,imm}                        IMem-Hold(S242,S357)
	S359= CtrlASIDIn=0                                          Premise(F204)
	S360= CtrlCP0=0                                             Premise(F205)
	S361= CP0[ASID]=pid                                         CP0-Hold(S245,S360)
	S362= CtrlEPCIn=1                                           Premise(F206)
	S363= CP0[EPC]=addr+4                                       CP0-Write-EPC(S339,S362)
	S364= CtrlExCodeIn=1                                        Premise(F207)
	S365= CP0[ExCode]=5'h0d                                     CP0-Write-ExCode(S340,S364)
	S366= CtrlIR_ID=0                                           Premise(F208)
	S367= [IR_ID]={1,rs,14,imm}                                 IR_ID-Hold(S249,S366)
	S368= CtrlGPR=0                                             Premise(F209)
	S369= GPR[rs]=a                                             GPR-Hold(S251,S368)
	S370= CtrlA_EX=0                                            Premise(F210)
	S371= [A_EX]=FU(a)                                          A_EX-Hold(S253,S370)
	S372= CtrlIR_EX=0                                           Premise(F211)
	S373= [IR_EX]={1,rs,14,imm}                                 IR_EX-Hold(S255,S372)
	S374= CtrlConditionReg_MEM=0                                Premise(F212)
	S375= [ConditionReg_MEM]=CompareS(FU(a),{16{imm[15]},imm})  ConditionReg_MEM-Hold(S257,S374)
	S376= CtrlIR_MEM=0                                          Premise(F213)
	S377= [IR_MEM]={1,rs,14,imm}                                IR_MEM-Hold(S259,S376)
	S378= CtrlPIDReg=1                                          Premise(F214)
	S379= [PIDReg]=pid                                          PIDReg-Write(S343,S378)
	S380= CtrlIR_WB=1                                           Premise(F215)
	S381= [IR_WB]={1,rs,14,imm}                                 IR_WB-Write(S347,S380)
	S382= CtrlConditionReg_WB=1                                 Premise(F216)
	S383= [ConditionReg_WB]=CompareS(FU(a),{16{imm[15]},imm})   ConditionReg_WB-Write(S349,S382)

WB	S384= PC.CIA=addr                                           PC-Out(S356)
	S385= PC.CIA31_28=addr[31:28]                               PC-Out(S356)
	S386= CP0.ASID=pid                                          CP0-Read-ASID(S361)
	S387= CP0.EPC=addr+4                                        CP0-Read-EPC(S363)
	S388= IR_ID.Out={1,rs,14,imm}                               IR-Out(S367)
	S389= IR_ID.Out31_26=1                                      IR-Out(S367)
	S390= IR_ID.Out25_21=rs                                     IR-Out(S367)
	S391= IR_ID.Out20_16=14                                     IR-Out(S367)
	S392= IR_ID.Out15_0=imm                                     IR-Out(S367)
	S393= A_EX.Out=FU(a)                                        A_EX-Out(S371)
	S394= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S371)
	S395= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S371)
	S396= IR_EX.Out={1,rs,14,imm}                               IR_EX-Out(S373)
	S397= IR_EX.Out31_26=1                                      IR_EX-Out(S373)
	S398= IR_EX.Out25_21=rs                                     IR_EX-Out(S373)
	S399= IR_EX.Out20_16=14                                     IR_EX-Out(S373)
	S400= IR_EX.Out15_0=imm                                     IR_EX-Out(S373)
	S401= ConditionReg_MEM.Out=CompareS(FU(a),{16{imm[15]},imm})ConditionReg_MEM-Out(S375)
	S402= ConditionReg_MEM.Out1_0={CompareS(FU(a),{16{imm[15]},imm})}[1:0]ConditionReg_MEM-Out(S375)
	S403= ConditionReg_MEM.Out4_0={CompareS(FU(a),{16{imm[15]},imm})}[4:0]ConditionReg_MEM-Out(S375)
	S404= IR_MEM.Out={1,rs,14,imm}                              IR_MEM-Out(S377)
	S405= IR_MEM.Out31_26=1                                     IR_MEM-Out(S377)
	S406= IR_MEM.Out25_21=rs                                    IR_MEM-Out(S377)
	S407= IR_MEM.Out20_16=14                                    IR_MEM-Out(S377)
	S408= IR_MEM.Out15_0=imm                                    IR_MEM-Out(S377)
	S409= PIDReg.Out=pid                                        PIDReg-Out(S379)
	S410= PIDReg.Out1_0={pid}[1:0]                              PIDReg-Out(S379)
	S411= PIDReg.Out4_0={pid}[4:0]                              PIDReg-Out(S379)
	S412= IR_WB.Out={1,rs,14,imm}                               IR-Out(S381)
	S413= IR_WB.Out31_26=1                                      IR-Out(S381)
	S414= IR_WB.Out25_21=rs                                     IR-Out(S381)
	S415= IR_WB.Out20_16=14                                     IR-Out(S381)
	S416= IR_WB.Out15_0=imm                                     IR-Out(S381)
	S417= ConditionReg_WB.Out=CompareS(FU(a),{16{imm[15]},imm}) ConditionReg_WB-Out(S383)
	S418= ConditionReg_WB.Out1_0={CompareS(FU(a),{16{imm[15]},imm})}[1:0]ConditionReg_WB-Out(S383)
	S419= ConditionReg_WB.Out4_0={CompareS(FU(a),{16{imm[15]},imm})}[4:0]ConditionReg_WB-Out(S383)
	S420= PC.Out=>IMem.RAddr                                    Premise(F217)
	S421= CP0.ASID=>IMem.ASID                                   Premise(F218)
	S422= IMem.ASID=pid                                         Path(S386,S421)
	S423= IMem.Out=>FU.IR_IF                                    Premise(F219)
	S424= IMem.Out=>IR_ID.In                                    Premise(F220)
	S425= FU.Halt_IF=>CU_IF.Halt                                Premise(F221)
	S426= FU.Bub_IF=>CU_IF.Bub                                  Premise(F222)
	S427= IR_ID.Out=>FU.IR_ID                                   Premise(F223)
	S428= FU.IR_ID={1,rs,14,imm}                                Path(S388,S427)
	S429= IR_ID.Out31_26=>CU_ID.Op                              Premise(F224)
	S430= CU_ID.Op=1                                            Path(S389,S429)
	S431= IR_ID.Out25_21=>GPR.RReg1                             Premise(F225)
	S432= GPR.RReg1=rs                                          Path(S390,S431)
	S433= GPR.Rdata1=a                                          GPR-Read(S432,S369)
	S434= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F226)
	S435= CU_ID.IRFunc1=14                                      Path(S391,S434)
	S436= GPR.Rdata1=>FU.InID1                                  Premise(F227)
	S437= FU.InID1=a                                            Path(S433,S436)
	S438= FU.OutID1=FU(a)                                       FU-Forward(S437)
	S439= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F228)
	S440= FU.InID1_RReg=rs                                      Path(S390,S439)
	S441= FU.OutID1=>A_EX.In                                    Premise(F229)
	S442= A_EX.In=FU(a)                                         Path(S438,S441)
	S443= IR_ID.Out=>IR_EX.In                                   Premise(F230)
	S444= IR_EX.In={1,rs,14,imm}                                Path(S388,S443)
	S445= FU.Halt_ID=>CU_ID.Halt                                Premise(F231)
	S446= FU.Bub_ID=>CU_ID.Bub                                  Premise(F232)
	S447= IR_EX.Out=>FU.IR_EX                                   Premise(F233)
	S448= FU.IR_EX={1,rs,14,imm}                                Path(S396,S447)
	S449= IR_EX.Out31_26=>CU_EX.Op                              Premise(F234)
	S450= CU_EX.Op=1                                            Path(S397,S449)
	S451= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F235)
	S452= CU_EX.IRFunc1=14                                      Path(S399,S451)
	S453= A_EX.Out=>CMPU.A                                      Premise(F236)
	S454= CMPU.A=FU(a)                                          Path(S393,S453)
	S455= IR_EX.Out15_0=>IMMEXT.In                              Premise(F237)
	S456= IMMEXT.In=imm                                         Path(S400,S455)
	S457= IMMEXT.Out={16{imm[15]},imm}                          IMMEXT(S456)
	S458= IMMEXT.Out=>CMPU.B                                    Premise(F238)
	S459= CMPU.B={16{imm[15]},imm}                              Path(S457,S458)
	S460= CMPU.zero=>ConditionReg_MEM.In                        Premise(F239)
	S461= IR_EX.Out=>IR_MEM.In                                  Premise(F240)
	S462= IR_MEM.In={1,rs,14,imm}                               Path(S396,S461)
	S463= IR_MEM.Out=>FU.IR_MEM                                 Premise(F241)
	S464= FU.IR_MEM={1,rs,14,imm}                               Path(S404,S463)
	S465= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F242)
	S466= CU_MEM.Op=1                                           Path(S405,S465)
	S467= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F243)
	S468= CU_MEM.IRFunc1=14                                     Path(S407,S467)
	S469= PC.Out=>CP0.EPCIn                                     Premise(F244)
	S470= CU_MEM.TrapAddr=>PC.In                                Premise(F245)
	S471= CP0.ASID=>PIDReg.In                                   Premise(F246)
	S472= PIDReg.In=pid                                         Path(S386,S471)
	S473= ConditionReg_MEM.Out=>CU_MEM.zero                     Premise(F247)
	S474= CU_MEM.zero=CompareS(FU(a),{16{imm[15]},imm})         Path(S401,S473)
	S475= IR_MEM.Out=>IR_WB.In                                  Premise(F248)
	S476= IR_WB.In={1,rs,14,imm}                                Path(S404,S475)
	S477= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F249)
	S478= ConditionReg_WB.In=CompareS(FU(a),{16{imm[15]},imm})  Path(S401,S477)
	S479= IR_WB.Out=>FU.IR_WB                                   Premise(F250)
	S480= FU.IR_WB={1,rs,14,imm}                                Path(S412,S479)
	S481= IR_WB.Out31_26=>CU_WB.Op                              Premise(F251)
	S482= CU_WB.Op=1                                            Path(S413,S481)
	S483= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F252)
	S484= CU_WB.IRFunc1=14                                      Path(S415,S483)
	S485= FU.InWB_WReg=5'b00000                                 Premise(F253)
	S486= CtrlPC=0                                              Premise(F254)
	S487= CtrlPCInc=0                                           Premise(F255)
	S488= PC[CIA]=addr                                          PC-Hold(S356,S487)
	S489= CtrlIMem=0                                            Premise(F256)
	S490= IMem[{pid,addr}]={1,rs,14,imm}                        IMem-Hold(S358,S489)
	S491= CtrlASIDIn=0                                          Premise(F257)
	S492= CtrlCP0=0                                             Premise(F258)
	S493= CP0[ASID]=pid                                         CP0-Hold(S361,S492)
	S494= CP0[EPC]=addr+4                                       CP0-Hold(S363,S492)
	S495= CP0[ExCode]=5'h0d                                     CP0-Hold(S365,S492)
	S496= CtrlEPCIn=0                                           Premise(F259)
	S497= CtrlExCodeIn=0                                        Premise(F260)
	S498= CtrlIR_ID=0                                           Premise(F261)
	S499= [IR_ID]={1,rs,14,imm}                                 IR_ID-Hold(S367,S498)
	S500= CtrlGPR=0                                             Premise(F262)
	S501= GPR[rs]=a                                             GPR-Hold(S369,S500)
	S502= CtrlA_EX=0                                            Premise(F263)
	S503= [A_EX]=FU(a)                                          A_EX-Hold(S371,S502)
	S504= CtrlIR_EX=0                                           Premise(F264)
	S505= [IR_EX]={1,rs,14,imm}                                 IR_EX-Hold(S373,S504)
	S506= CtrlConditionReg_MEM=0                                Premise(F265)
	S507= [ConditionReg_MEM]=CompareS(FU(a),{16{imm[15]},imm})  ConditionReg_MEM-Hold(S375,S506)
	S508= CtrlIR_MEM=0                                          Premise(F266)
	S509= [IR_MEM]={1,rs,14,imm}                                IR_MEM-Hold(S377,S508)
	S510= CtrlPIDReg=0                                          Premise(F267)
	S511= [PIDReg]=pid                                          PIDReg-Hold(S379,S510)
	S512= CtrlIR_WB=0                                           Premise(F268)
	S513= [IR_WB]={1,rs,14,imm}                                 IR_WB-Hold(S381,S512)
	S514= CtrlConditionReg_WB=0                                 Premise(F269)
	S515= [ConditionReg_WB]=CompareS(FU(a),{16{imm[15]},imm})   ConditionReg_WB-Hold(S383,S514)

POST	S488= PC[CIA]=addr                                          PC-Hold(S356,S487)
	S490= IMem[{pid,addr}]={1,rs,14,imm}                        IMem-Hold(S358,S489)
	S493= CP0[ASID]=pid                                         CP0-Hold(S361,S492)
	S494= CP0[EPC]=addr+4                                       CP0-Hold(S363,S492)
	S495= CP0[ExCode]=5'h0d                                     CP0-Hold(S365,S492)
	S499= [IR_ID]={1,rs,14,imm}                                 IR_ID-Hold(S367,S498)
	S501= GPR[rs]=a                                             GPR-Hold(S369,S500)
	S503= [A_EX]=FU(a)                                          A_EX-Hold(S371,S502)
	S505= [IR_EX]={1,rs,14,imm}                                 IR_EX-Hold(S373,S504)
	S507= [ConditionReg_MEM]=CompareS(FU(a),{16{imm[15]},imm})  ConditionReg_MEM-Hold(S375,S506)
	S509= [IR_MEM]={1,rs,14,imm}                                IR_MEM-Hold(S377,S508)
	S511= [PIDReg]=pid                                          PIDReg-Hold(S379,S510)
	S513= [IR_WB]={1,rs,14,imm}                                 IR_WB-Hold(S381,S512)
	S515= [ConditionReg_WB]=CompareS(FU(a),{16{imm[15]},imm})   ConditionReg_WB-Hold(S383,S514)

