

================================================================
== Vivado HLS Report for 'load_bias'
================================================================
* Date:           Thu Mar 31 15:01:32 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Conv1d
* Solution:       solution1_base
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.219 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5101|     5101| 51.010 us | 51.010 us |  5101|  5101|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |     5100|     5100|        34|          -|          -|   150|    no    |
        | + Loop 1.1  |       32|       32|         2|          -|          -|    16|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%bias_buff_V_offset_r = call i29 @_ssdm_op_Read.ap_auto.i29(i29 %bias_buff_V_offset)"   --->   Operation 5 'read' 'bias_buff_V_offset_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%bias_buff_V_offset_c = sext i29 %bias_buff_V_offset_r to i64"   --->   Operation 6 'sext' 'bias_buff_V_offset_c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%bias_buff_V_addr = getelementptr [64 x i16]* %bias_buff_V, i64 0, i64 %bias_buff_V_offset_c" [Conv1d/conv1d.cpp:54]   --->   Operation 7 'getelementptr' 'bias_buff_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%bias_buff_V16_addr = getelementptr [64 x i16]* %bias_buff_V16, i64 0, i64 %bias_buff_V_offset_c" [Conv1d/conv1d.cpp:54]   --->   Operation 8 'getelementptr' 'bias_buff_V16_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%bias_buff_V17_addr = getelementptr [64 x i16]* %bias_buff_V17, i64 0, i64 %bias_buff_V_offset_c" [Conv1d/conv1d.cpp:54]   --->   Operation 9 'getelementptr' 'bias_buff_V17_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%bias_buff_V18_addr = getelementptr [64 x i16]* %bias_buff_V18, i64 0, i64 %bias_buff_V_offset_c" [Conv1d/conv1d.cpp:54]   --->   Operation 10 'getelementptr' 'bias_buff_V18_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bias_buff_V19_addr = getelementptr [64 x i16]* %bias_buff_V19, i64 0, i64 %bias_buff_V_offset_c" [Conv1d/conv1d.cpp:54]   --->   Operation 11 'getelementptr' 'bias_buff_V19_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%bias_buff_V20_addr = getelementptr [64 x i16]* %bias_buff_V20, i64 0, i64 %bias_buff_V_offset_c" [Conv1d/conv1d.cpp:54]   --->   Operation 12 'getelementptr' 'bias_buff_V20_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%bias_buff_V21_addr = getelementptr [64 x i16]* %bias_buff_V21, i64 0, i64 %bias_buff_V_offset_c" [Conv1d/conv1d.cpp:54]   --->   Operation 13 'getelementptr' 'bias_buff_V21_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%bias_buff_V22_addr = getelementptr [64 x i16]* %bias_buff_V22, i64 0, i64 %bias_buff_V_offset_c" [Conv1d/conv1d.cpp:54]   --->   Operation 14 'getelementptr' 'bias_buff_V22_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%bias_buff_V23_addr = getelementptr [64 x i16]* %bias_buff_V23, i64 0, i64 %bias_buff_V_offset_c" [Conv1d/conv1d.cpp:54]   --->   Operation 15 'getelementptr' 'bias_buff_V23_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%bias_buff_V24_addr = getelementptr [64 x i16]* %bias_buff_V24, i64 0, i64 %bias_buff_V_offset_c" [Conv1d/conv1d.cpp:54]   --->   Operation 16 'getelementptr' 'bias_buff_V24_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%bias_buff_V25_addr = getelementptr [64 x i16]* %bias_buff_V25, i64 0, i64 %bias_buff_V_offset_c" [Conv1d/conv1d.cpp:54]   --->   Operation 17 'getelementptr' 'bias_buff_V25_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%bias_buff_V26_addr = getelementptr [64 x i16]* %bias_buff_V26, i64 0, i64 %bias_buff_V_offset_c" [Conv1d/conv1d.cpp:54]   --->   Operation 18 'getelementptr' 'bias_buff_V26_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%bias_buff_V27_addr = getelementptr [64 x i16]* %bias_buff_V27, i64 0, i64 %bias_buff_V_offset_c" [Conv1d/conv1d.cpp:54]   --->   Operation 19 'getelementptr' 'bias_buff_V27_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%bias_buff_V28_addr = getelementptr [64 x i16]* %bias_buff_V28, i64 0, i64 %bias_buff_V_offset_c" [Conv1d/conv1d.cpp:54]   --->   Operation 20 'getelementptr' 'bias_buff_V28_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%bias_buff_V29_addr = getelementptr [64 x i16]* %bias_buff_V29, i64 0, i64 %bias_buff_V_offset_c" [Conv1d/conv1d.cpp:54]   --->   Operation 21 'getelementptr' 'bias_buff_V29_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%bias_buff_V30_addr = getelementptr [64 x i16]* %bias_buff_V30, i64 0, i64 %bias_buff_V_offset_c" [Conv1d/conv1d.cpp:54]   --->   Operation 22 'getelementptr' 'bias_buff_V30_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.46ns)   --->   "br label %.loopexit" [Conv1d/conv1d.cpp:52]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.31>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i_0 = phi i8 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 24 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.31ns)   --->   "%icmp_ln52 = icmp eq i8 %i_0, -106" [Conv1d/conv1d.cpp:52]   --->   Operation 25 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 150, i64 150, i64 150)"   --->   Operation 26 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.30ns)   --->   "%i = add i8 %i_0, 1" [Conv1d/conv1d.cpp:52]   --->   Operation 27 'add' 'i' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln52, label %3, label %.preheader.preheader" [Conv1d/conv1d.cpp:52]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i8 %i_0 to i64" [Conv1d/conv1d.cpp:54]   --->   Operation 29 'zext' 'zext_ln54' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%buff_out_0_V_addr = getelementptr [150 x i16]* %buff_out_0_V, i64 0, i64 %zext_ln54" [Conv1d/conv1d.cpp:54]   --->   Operation 30 'getelementptr' 'buff_out_0_V_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%buff_out_1_V_addr = getelementptr [150 x i16]* %buff_out_1_V, i64 0, i64 %zext_ln54" [Conv1d/conv1d.cpp:54]   --->   Operation 31 'getelementptr' 'buff_out_1_V_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%buff_out_2_V_addr = getelementptr [150 x i16]* %buff_out_2_V, i64 0, i64 %zext_ln54" [Conv1d/conv1d.cpp:54]   --->   Operation 32 'getelementptr' 'buff_out_2_V_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%buff_out_3_V_addr = getelementptr [150 x i16]* %buff_out_3_V, i64 0, i64 %zext_ln54" [Conv1d/conv1d.cpp:54]   --->   Operation 33 'getelementptr' 'buff_out_3_V_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%buff_out_4_V_addr = getelementptr [150 x i16]* %buff_out_4_V, i64 0, i64 %zext_ln54" [Conv1d/conv1d.cpp:54]   --->   Operation 34 'getelementptr' 'buff_out_4_V_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%buff_out_5_V_addr = getelementptr [150 x i16]* %buff_out_5_V, i64 0, i64 %zext_ln54" [Conv1d/conv1d.cpp:54]   --->   Operation 35 'getelementptr' 'buff_out_5_V_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%buff_out_6_V_addr = getelementptr [150 x i16]* %buff_out_6_V, i64 0, i64 %zext_ln54" [Conv1d/conv1d.cpp:54]   --->   Operation 36 'getelementptr' 'buff_out_6_V_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%buff_out_7_V_addr = getelementptr [150 x i16]* %buff_out_7_V, i64 0, i64 %zext_ln54" [Conv1d/conv1d.cpp:54]   --->   Operation 37 'getelementptr' 'buff_out_7_V_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%buff_out_8_V_addr = getelementptr [150 x i16]* %buff_out_8_V, i64 0, i64 %zext_ln54" [Conv1d/conv1d.cpp:54]   --->   Operation 38 'getelementptr' 'buff_out_8_V_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%buff_out_9_V_addr = getelementptr [150 x i16]* %buff_out_9_V, i64 0, i64 %zext_ln54" [Conv1d/conv1d.cpp:54]   --->   Operation 39 'getelementptr' 'buff_out_9_V_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%buff_out_10_V_addr = getelementptr [150 x i16]* %buff_out_10_V, i64 0, i64 %zext_ln54" [Conv1d/conv1d.cpp:54]   --->   Operation 40 'getelementptr' 'buff_out_10_V_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%buff_out_11_V_addr = getelementptr [150 x i16]* %buff_out_11_V, i64 0, i64 %zext_ln54" [Conv1d/conv1d.cpp:54]   --->   Operation 41 'getelementptr' 'buff_out_11_V_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%buff_out_12_V_addr = getelementptr [150 x i16]* %buff_out_12_V, i64 0, i64 %zext_ln54" [Conv1d/conv1d.cpp:54]   --->   Operation 42 'getelementptr' 'buff_out_12_V_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%buff_out_13_V_addr = getelementptr [150 x i16]* %buff_out_13_V, i64 0, i64 %zext_ln54" [Conv1d/conv1d.cpp:54]   --->   Operation 43 'getelementptr' 'buff_out_13_V_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%buff_out_14_V_addr = getelementptr [150 x i16]* %buff_out_14_V, i64 0, i64 %zext_ln54" [Conv1d/conv1d.cpp:54]   --->   Operation 44 'getelementptr' 'buff_out_14_V_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%buff_out_15_V_addr = getelementptr [150 x i16]* %buff_out_15_V, i64 0, i64 %zext_ln54" [Conv1d/conv1d.cpp:54]   --->   Operation 45 'getelementptr' 'buff_out_15_V_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.46ns)   --->   "br label %.preheader" [Conv1d/conv1d.cpp:53]   --->   Operation 46 'br' <Predicate = (!icmp_ln52)> <Delay = 0.46>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "ret void" [Conv1d/conv1d.cpp:57]   --->   Operation 47 'ret' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%m_0 = phi i5 [ %m, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 48 'phi' 'm_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.97ns)   --->   "%icmp_ln53 = icmp eq i5 %m_0, -16" [Conv1d/conv1d.cpp:53]   --->   Operation 49 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 50 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.02ns)   --->   "%m = add i5 %m_0, 1" [Conv1d/conv1d.cpp:53]   --->   Operation 51 'add' 'm' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln53, label %.loopexit.loopexit, label %1" [Conv1d/conv1d.cpp:53]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i5 %m_0 to i4" [Conv1d/conv1d.cpp:54]   --->   Operation 53 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (2.77ns)   --->   "%bias_buff_V_load = load i16* %bias_buff_V_addr, align 2" [Conv1d/conv1d.cpp:54]   --->   Operation 54 'load' 'bias_buff_V_load' <Predicate = (!icmp_ln53)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 55 [2/2] (2.77ns)   --->   "%bias_buff_V16_load = load i16* %bias_buff_V16_addr, align 2" [Conv1d/conv1d.cpp:54]   --->   Operation 55 'load' 'bias_buff_V16_load' <Predicate = (!icmp_ln53)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 56 [2/2] (2.77ns)   --->   "%bias_buff_V17_load = load i16* %bias_buff_V17_addr, align 2" [Conv1d/conv1d.cpp:54]   --->   Operation 56 'load' 'bias_buff_V17_load' <Predicate = (!icmp_ln53)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 57 [2/2] (2.77ns)   --->   "%bias_buff_V18_load = load i16* %bias_buff_V18_addr, align 2" [Conv1d/conv1d.cpp:54]   --->   Operation 57 'load' 'bias_buff_V18_load' <Predicate = (!icmp_ln53)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 58 [2/2] (2.77ns)   --->   "%bias_buff_V19_load = load i16* %bias_buff_V19_addr, align 2" [Conv1d/conv1d.cpp:54]   --->   Operation 58 'load' 'bias_buff_V19_load' <Predicate = (!icmp_ln53)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 59 [2/2] (2.77ns)   --->   "%bias_buff_V20_load = load i16* %bias_buff_V20_addr, align 2" [Conv1d/conv1d.cpp:54]   --->   Operation 59 'load' 'bias_buff_V20_load' <Predicate = (!icmp_ln53)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 60 [2/2] (2.77ns)   --->   "%bias_buff_V21_load = load i16* %bias_buff_V21_addr, align 2" [Conv1d/conv1d.cpp:54]   --->   Operation 60 'load' 'bias_buff_V21_load' <Predicate = (!icmp_ln53)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 61 [2/2] (2.77ns)   --->   "%bias_buff_V22_load = load i16* %bias_buff_V22_addr, align 2" [Conv1d/conv1d.cpp:54]   --->   Operation 61 'load' 'bias_buff_V22_load' <Predicate = (!icmp_ln53)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 62 [2/2] (2.77ns)   --->   "%bias_buff_V23_load = load i16* %bias_buff_V23_addr, align 2" [Conv1d/conv1d.cpp:54]   --->   Operation 62 'load' 'bias_buff_V23_load' <Predicate = (!icmp_ln53)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 63 [2/2] (2.77ns)   --->   "%bias_buff_V24_load = load i16* %bias_buff_V24_addr, align 2" [Conv1d/conv1d.cpp:54]   --->   Operation 63 'load' 'bias_buff_V24_load' <Predicate = (!icmp_ln53)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 64 [2/2] (2.77ns)   --->   "%bias_buff_V25_load = load i16* %bias_buff_V25_addr, align 2" [Conv1d/conv1d.cpp:54]   --->   Operation 64 'load' 'bias_buff_V25_load' <Predicate = (!icmp_ln53)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 65 [2/2] (2.77ns)   --->   "%bias_buff_V26_load = load i16* %bias_buff_V26_addr, align 2" [Conv1d/conv1d.cpp:54]   --->   Operation 65 'load' 'bias_buff_V26_load' <Predicate = (!icmp_ln53)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 66 [2/2] (2.77ns)   --->   "%bias_buff_V27_load = load i16* %bias_buff_V27_addr, align 2" [Conv1d/conv1d.cpp:54]   --->   Operation 66 'load' 'bias_buff_V27_load' <Predicate = (!icmp_ln53)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 67 [2/2] (2.77ns)   --->   "%bias_buff_V28_load = load i16* %bias_buff_V28_addr, align 2" [Conv1d/conv1d.cpp:54]   --->   Operation 67 'load' 'bias_buff_V28_load' <Predicate = (!icmp_ln53)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 68 [2/2] (2.77ns)   --->   "%bias_buff_V29_load = load i16* %bias_buff_V29_addr, align 2" [Conv1d/conv1d.cpp:54]   --->   Operation 68 'load' 'bias_buff_V29_load' <Predicate = (!icmp_ln53)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 69 [2/2] (2.77ns)   --->   "%bias_buff_V30_load = load i16* %bias_buff_V30_addr, align 2" [Conv1d/conv1d.cpp:54]   --->   Operation 69 'load' 'bias_buff_V30_load' <Predicate = (!icmp_ln53)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 70 'br' <Predicate = (icmp_ln53)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.21>
ST_4 : Operation 71 [1/2] (2.77ns)   --->   "%bias_buff_V_load = load i16* %bias_buff_V_addr, align 2" [Conv1d/conv1d.cpp:54]   --->   Operation 71 'load' 'bias_buff_V_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_4 : Operation 72 [1/2] (2.77ns)   --->   "%bias_buff_V16_load = load i16* %bias_buff_V16_addr, align 2" [Conv1d/conv1d.cpp:54]   --->   Operation 72 'load' 'bias_buff_V16_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_4 : Operation 73 [1/2] (2.77ns)   --->   "%bias_buff_V17_load = load i16* %bias_buff_V17_addr, align 2" [Conv1d/conv1d.cpp:54]   --->   Operation 73 'load' 'bias_buff_V17_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_4 : Operation 74 [1/2] (2.77ns)   --->   "%bias_buff_V18_load = load i16* %bias_buff_V18_addr, align 2" [Conv1d/conv1d.cpp:54]   --->   Operation 74 'load' 'bias_buff_V18_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_4 : Operation 75 [1/2] (2.77ns)   --->   "%bias_buff_V19_load = load i16* %bias_buff_V19_addr, align 2" [Conv1d/conv1d.cpp:54]   --->   Operation 75 'load' 'bias_buff_V19_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_4 : Operation 76 [1/2] (2.77ns)   --->   "%bias_buff_V20_load = load i16* %bias_buff_V20_addr, align 2" [Conv1d/conv1d.cpp:54]   --->   Operation 76 'load' 'bias_buff_V20_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_4 : Operation 77 [1/2] (2.77ns)   --->   "%bias_buff_V21_load = load i16* %bias_buff_V21_addr, align 2" [Conv1d/conv1d.cpp:54]   --->   Operation 77 'load' 'bias_buff_V21_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_4 : Operation 78 [1/2] (2.77ns)   --->   "%bias_buff_V22_load = load i16* %bias_buff_V22_addr, align 2" [Conv1d/conv1d.cpp:54]   --->   Operation 78 'load' 'bias_buff_V22_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_4 : Operation 79 [1/2] (2.77ns)   --->   "%bias_buff_V23_load = load i16* %bias_buff_V23_addr, align 2" [Conv1d/conv1d.cpp:54]   --->   Operation 79 'load' 'bias_buff_V23_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_4 : Operation 80 [1/2] (2.77ns)   --->   "%bias_buff_V24_load = load i16* %bias_buff_V24_addr, align 2" [Conv1d/conv1d.cpp:54]   --->   Operation 80 'load' 'bias_buff_V24_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_4 : Operation 81 [1/2] (2.77ns)   --->   "%bias_buff_V25_load = load i16* %bias_buff_V25_addr, align 2" [Conv1d/conv1d.cpp:54]   --->   Operation 81 'load' 'bias_buff_V25_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_4 : Operation 82 [1/2] (2.77ns)   --->   "%bias_buff_V26_load = load i16* %bias_buff_V26_addr, align 2" [Conv1d/conv1d.cpp:54]   --->   Operation 82 'load' 'bias_buff_V26_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_4 : Operation 83 [1/2] (2.77ns)   --->   "%bias_buff_V27_load = load i16* %bias_buff_V27_addr, align 2" [Conv1d/conv1d.cpp:54]   --->   Operation 83 'load' 'bias_buff_V27_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_4 : Operation 84 [1/2] (2.77ns)   --->   "%bias_buff_V28_load = load i16* %bias_buff_V28_addr, align 2" [Conv1d/conv1d.cpp:54]   --->   Operation 84 'load' 'bias_buff_V28_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_4 : Operation 85 [1/2] (2.77ns)   --->   "%bias_buff_V29_load = load i16* %bias_buff_V29_addr, align 2" [Conv1d/conv1d.cpp:54]   --->   Operation 85 'load' 'bias_buff_V29_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_4 : Operation 86 [1/2] (2.77ns)   --->   "%bias_buff_V30_load = load i16* %bias_buff_V30_addr, align 2" [Conv1d/conv1d.cpp:54]   --->   Operation 86 'load' 'bias_buff_V30_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_4 : Operation 87 [1/1] (1.67ns)   --->   "%tmp = call i16 @_ssdm_op_Mux.ap_auto.16i16.i4(i16 %bias_buff_V_load, i16 %bias_buff_V16_load, i16 %bias_buff_V17_load, i16 %bias_buff_V18_load, i16 %bias_buff_V19_load, i16 %bias_buff_V20_load, i16 %bias_buff_V21_load, i16 %bias_buff_V22_load, i16 %bias_buff_V23_load, i16 %bias_buff_V24_load, i16 %bias_buff_V25_load, i16 %bias_buff_V26_load, i16 %bias_buff_V27_load, i16 %bias_buff_V28_load, i16 %bias_buff_V29_load, i16 %bias_buff_V30_load, i4 %trunc_ln203)" [Conv1d/conv1d.cpp:54]   --->   Operation 87 'mux' 'tmp' <Predicate = true> <Delay = 1.67> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (1.07ns)   --->   "switch i4 %trunc_ln203, label %branch15 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
    i4 -2, label %branch14
  ]" [Conv1d/conv1d.cpp:54]   --->   Operation 88 'switch' <Predicate = true> <Delay = 1.07>
ST_4 : Operation 89 [1/1] (2.77ns)   --->   "store i16 %tmp, i16* %buff_out_14_V_addr, align 2" [Conv1d/conv1d.cpp:54]   --->   Operation 89 'store' <Predicate = (trunc_ln203 == 14)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "br label %2" [Conv1d/conv1d.cpp:54]   --->   Operation 90 'br' <Predicate = (trunc_ln203 == 14)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (2.77ns)   --->   "store i16 %tmp, i16* %buff_out_13_V_addr, align 2" [Conv1d/conv1d.cpp:54]   --->   Operation 91 'store' <Predicate = (trunc_ln203 == 13)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "br label %2" [Conv1d/conv1d.cpp:54]   --->   Operation 92 'br' <Predicate = (trunc_ln203 == 13)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (2.77ns)   --->   "store i16 %tmp, i16* %buff_out_12_V_addr, align 2" [Conv1d/conv1d.cpp:54]   --->   Operation 93 'store' <Predicate = (trunc_ln203 == 12)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "br label %2" [Conv1d/conv1d.cpp:54]   --->   Operation 94 'br' <Predicate = (trunc_ln203 == 12)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (2.77ns)   --->   "store i16 %tmp, i16* %buff_out_11_V_addr, align 2" [Conv1d/conv1d.cpp:54]   --->   Operation 95 'store' <Predicate = (trunc_ln203 == 11)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "br label %2" [Conv1d/conv1d.cpp:54]   --->   Operation 96 'br' <Predicate = (trunc_ln203 == 11)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (2.77ns)   --->   "store i16 %tmp, i16* %buff_out_10_V_addr, align 2" [Conv1d/conv1d.cpp:54]   --->   Operation 97 'store' <Predicate = (trunc_ln203 == 10)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "br label %2" [Conv1d/conv1d.cpp:54]   --->   Operation 98 'br' <Predicate = (trunc_ln203 == 10)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (2.77ns)   --->   "store i16 %tmp, i16* %buff_out_9_V_addr, align 2" [Conv1d/conv1d.cpp:54]   --->   Operation 99 'store' <Predicate = (trunc_ln203 == 9)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "br label %2" [Conv1d/conv1d.cpp:54]   --->   Operation 100 'br' <Predicate = (trunc_ln203 == 9)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (2.77ns)   --->   "store i16 %tmp, i16* %buff_out_8_V_addr, align 2" [Conv1d/conv1d.cpp:54]   --->   Operation 101 'store' <Predicate = (trunc_ln203 == 8)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "br label %2" [Conv1d/conv1d.cpp:54]   --->   Operation 102 'br' <Predicate = (trunc_ln203 == 8)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (2.77ns)   --->   "store i16 %tmp, i16* %buff_out_7_V_addr, align 2" [Conv1d/conv1d.cpp:54]   --->   Operation 103 'store' <Predicate = (trunc_ln203 == 7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "br label %2" [Conv1d/conv1d.cpp:54]   --->   Operation 104 'br' <Predicate = (trunc_ln203 == 7)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (2.77ns)   --->   "store i16 %tmp, i16* %buff_out_6_V_addr, align 2" [Conv1d/conv1d.cpp:54]   --->   Operation 105 'store' <Predicate = (trunc_ln203 == 6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "br label %2" [Conv1d/conv1d.cpp:54]   --->   Operation 106 'br' <Predicate = (trunc_ln203 == 6)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (2.77ns)   --->   "store i16 %tmp, i16* %buff_out_5_V_addr, align 2" [Conv1d/conv1d.cpp:54]   --->   Operation 107 'store' <Predicate = (trunc_ln203 == 5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "br label %2" [Conv1d/conv1d.cpp:54]   --->   Operation 108 'br' <Predicate = (trunc_ln203 == 5)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (2.77ns)   --->   "store i16 %tmp, i16* %buff_out_4_V_addr, align 2" [Conv1d/conv1d.cpp:54]   --->   Operation 109 'store' <Predicate = (trunc_ln203 == 4)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "br label %2" [Conv1d/conv1d.cpp:54]   --->   Operation 110 'br' <Predicate = (trunc_ln203 == 4)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (2.77ns)   --->   "store i16 %tmp, i16* %buff_out_3_V_addr, align 2" [Conv1d/conv1d.cpp:54]   --->   Operation 111 'store' <Predicate = (trunc_ln203 == 3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "br label %2" [Conv1d/conv1d.cpp:54]   --->   Operation 112 'br' <Predicate = (trunc_ln203 == 3)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (2.77ns)   --->   "store i16 %tmp, i16* %buff_out_2_V_addr, align 2" [Conv1d/conv1d.cpp:54]   --->   Operation 113 'store' <Predicate = (trunc_ln203 == 2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "br label %2" [Conv1d/conv1d.cpp:54]   --->   Operation 114 'br' <Predicate = (trunc_ln203 == 2)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (2.77ns)   --->   "store i16 %tmp, i16* %buff_out_1_V_addr, align 2" [Conv1d/conv1d.cpp:54]   --->   Operation 115 'store' <Predicate = (trunc_ln203 == 1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "br label %2" [Conv1d/conv1d.cpp:54]   --->   Operation 116 'br' <Predicate = (trunc_ln203 == 1)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (2.77ns)   --->   "store i16 %tmp, i16* %buff_out_0_V_addr, align 2" [Conv1d/conv1d.cpp:54]   --->   Operation 117 'store' <Predicate = (trunc_ln203 == 0)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "br label %2" [Conv1d/conv1d.cpp:54]   --->   Operation 118 'br' <Predicate = (trunc_ln203 == 0)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (2.77ns)   --->   "store i16 %tmp, i16* %buff_out_15_V_addr, align 2" [Conv1d/conv1d.cpp:54]   --->   Operation 119 'store' <Predicate = (trunc_ln203 == 15)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "br label %2" [Conv1d/conv1d.cpp:54]   --->   Operation 120 'br' <Predicate = (trunc_ln203 == 15)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "br label %.preheader" [Conv1d/conv1d.cpp:53]   --->   Operation 121 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.466ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', Conv1d/conv1d.cpp:52) [54]  (0.466 ns)

 <State 2>: 1.31ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', Conv1d/conv1d.cpp:52) [54]  (0 ns)
	'icmp' operation ('icmp_ln52', Conv1d/conv1d.cpp:52) [55]  (1.31 ns)

 <State 3>: 2.77ns
The critical path consists of the following:
	'load' operation ('bias_buff_V_load', Conv1d/conv1d.cpp:54) on array 'bias_buff_V' [86]  (2.77 ns)

 <State 4>: 7.22ns
The critical path consists of the following:
	'load' operation ('bias_buff_V_load', Conv1d/conv1d.cpp:54) on array 'bias_buff_V' [86]  (2.77 ns)
	'mux' operation ('tmp', Conv1d/conv1d.cpp:54) [102]  (1.68 ns)
	'store' operation ('store_ln54', Conv1d/conv1d.cpp:54) of variable 'tmp', Conv1d/conv1d.cpp:54 on array 'buff_out_13_V' [108]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
