--- verilog_synth
+++ uhdm_synth
@@ -1,6 +1,6 @@
 /* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
-(* top =  1  *)
 (* src = "dut.sv:1.1-38.10" *)
+(* top =  1  *)
 module enum_simple(clk, reset, state_out);
 (* src = "dut.sv:2.16-2.19" *)
 input clk;
@@ -49,6 +49,8 @@
 .B(current_state[1]),
 .Y(next_state[1])
 );
+(* \"has_async_reset"  = 32'd1 *)
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:17.5-22.8" *)
 \$_DFF_PP0_  \current_state_reg[0]  /* _6_ */ (
 .C(clk),
@@ -56,6 +58,8 @@
 .Q(current_state[0]),
 .R(reset)
 );
+(* \"has_async_reset"  = 32'd1 *)
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:17.5-22.8" *)
 \$_DFF_PP0_  \current_state_reg[1]  /* _7_ */ (
 .C(clk),
