$date
	Thu Apr 14 17:35:50 2011
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testex01 $end
$var wire 1 ! clock $end
$upscope $end
$scope module testex01 $end
$var wire 1 " saida $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
0!
$end
#6
1"
#12
0"
1!
#18
1"
#24
0"
0!
#30
1"
#36
0"
1!
#42
1"
#48
0"
0!
#54
1"
#60
0"
1!
#66
1"
#72
0"
0!
#78
1"
#84
0"
1!
#90
1"
#96
0"
0!
#102
1"
#108
0"
1!
#114
1"
#120
0"
0!
