Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 26 21:52:56 2021
| Host         : Desktop-Milian running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            5 |
| No           | No                    | Yes                    |               5 |            3 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |              16 |            6 |
| Yes          | No                    | Yes                    |              28 |            9 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+-------------------------+------------------------------------+------------------+----------------+
|       Clock Signal      |      Enable Signal      |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+-------------------------+-------------------------+------------------------------------+------------------+----------------+
|  clock_IBUF_BUFG        |                         | counter_scoretimer/scoretime_r     |                1 |              1 |
|  mux/prescaler/overflow |                         |                                    |                1 |              2 |
|  clock_IBUF_BUFG        |                         | counter4/val_cnt3/cnt_r            |                2 |              4 |
|  clock_IBUF_BUFG        | counter4/val_cnt0/o0    | counter4/val_cnt3/cnt_r            |                2 |              4 |
|  clock_IBUF_BUFG        | counter4/val_cnt1/o1    | counter4/val_cnt3/cnt_r            |                1 |              4 |
|  clock_IBUF_BUFG        | counter4/val_cnt2/o2    | counter4/val_cnt3/cnt_r            |                1 |              4 |
|  clock_IBUF_BUFG        | prescaler_1Khz/cnt_en0  | counter4/val_cnt3/cnt_r            |                1 |              4 |
|  clock_IBUF_BUFG        |                         |                                    |                4 |              7 |
|  clock_IBUF_BUFG        | prescaler_1Khz/p1KHz    | counter_scoretimer/scoretime_r     |                4 |             12 |
|  clock_IBUF_BUFG        |                         | prescaler_1Khz/overflow_i_1__4_n_0 |                4 |             15 |
|  clock_IBUF_BUFG        |                         | mux/prescaler/value[16]_i_1_n_0    |                4 |             16 |
|  clock_IBUF_BUFG        | counter_scoretimer/E[0] |                                    |                6 |             16 |
+-------------------------+-------------------------+------------------------------------+------------------+----------------+


