
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.059291                       # Number of seconds simulated
sim_ticks                                 59290733500                       # Number of ticks simulated
final_tick                               2424281538500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  70068                       # Simulator instruction rate (inst/s)
host_op_rate                                   177900                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               37456963                       # Simulator tick rate (ticks/s)
host_mem_usage                                3585768                       # Number of bytes of host memory used
host_seconds                                  1582.90                       # Real time elapsed on the host
sim_insts                                   110910304                       # Number of instructions simulated
sim_ops                                     281599140                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.cpu0.inst           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.cpu0.data           16                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.cpu1.inst           72                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.cpu1.data           24                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0      1368128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           1368304                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.cpu0.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.cpu1.inst           72                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total          136                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.cpu1.data           16                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::.ruby.dir_cntrl0         1216                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total           1232                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.cpu0.inst             8                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.cpu0.data             2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.cpu1.inst             9                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.cpu1.data             3                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0        21377                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              21399                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.cpu1.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::.ruby.dir_cntrl0           19                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total                21                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.cpu0.inst            1079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.cpu0.data             270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.cpu1.inst            1214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.cpu1.data             405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0     23074904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             23077873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.cpu0.inst         1079                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.cpu1.inst         1214                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            2294                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.cpu1.data            270                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.ruby.dir_cntrl0        20509                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total               20779                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.cpu0.inst           1079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.cpu0.data            270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.cpu1.inst           1214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.cpu1.data            675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0     23095413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            23098652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples     21396.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000001103750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState              43413                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                      21377                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                        19                       # Number of write requests accepted
system.mem_ctrls0.readBursts                    21377                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                      19                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM               1368128                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                1368128                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                1216                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             1387                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             1552                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             1219                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             1444                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             1479                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             1467                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             1379                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             1390                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             1356                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             1358                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            1187                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11             993                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            1589                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            1314                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            1266                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15             997                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                  52265075500                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                21377                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                  19                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  17306                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                   3271                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                    643                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                    118                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     30                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      6                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples         7211                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   189.727916                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   117.714663                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   246.121657                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         4118     57.11%     57.11% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255         1616     22.41%     79.52% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383          532      7.38%     86.90% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511          212      2.94%     89.83% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639          148      2.05%     91.89% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767           89      1.23%     93.12% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895           65      0.90%     94.02% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           77      1.07%     95.09% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          354      4.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total         7211                       # Bytes accessed per row activation
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0      1368128                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 23074904.276567939669                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0        21377                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.ruby.dir_cntrl0           19                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0    874769223                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     40921.05                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.ruby.dir_cntrl0         0.00                       # Per-master write average memory access latency
system.mem_ctrls0.totQLat                   473950473                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat              874769223                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                 106885000                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    22171.05                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               40921.05                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                       23.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    23.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.18                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.18                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      1.04                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     12.60                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                   14166                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                66.27                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                0.00                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                   2442749.84                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   66.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                27239100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                14477925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy               80803380                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        385993920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy           229438110                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy            17883840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy     1471077090                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy      440339520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy     13099161780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy           15766460175                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           265.917779                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime         51727431501                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE     28799501                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF    163280000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF  54368049250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN   1146780000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT    357696998                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN   3226116751                       # Time in different power states
system.mem_ctrls0_1.actEnergy                24247440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                12887820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy               71828400                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        364481520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy           208764780                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy            17800320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy     1362639150                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy      444893760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy     13166547540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy           15674206590                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           264.361826                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime         51771980003                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE     29373500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF    154180000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF  54639464000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN   1158599250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT    320834497                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN   2988271253                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.cpu0.data           16                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1     54088192                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          54088208                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.ruby.dir_cntrl1          640                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total            640                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.cpu0.data             2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1       845128                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             845130                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.ruby.dir_cntrl1           10                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total                10                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.cpu0.data             270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1    912253717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            912253987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.ruby.dir_cntrl1        10794                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total               10794                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.cpu0.data            270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1    912264511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           912264781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples    845138.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000001138500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            1697764                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     845128                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                        10                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   845128                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                      10                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM              54088192                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               54088192                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                 640                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           825238                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             1523                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             1200                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             1450                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             1506                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             1453                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             1385                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             1376                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             1331                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             1360                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            1182                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11             969                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12            1591                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            1303                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            1261                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            1000                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                  59290684500                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               845128                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                  10                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 840397                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                   3886                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                    703                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                    115                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     16                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      8                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        62111                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   870.815669                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   738.153328                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   305.245296                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         4102      6.60%      6.60% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255         1604      2.58%      9.19% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383          532      0.86%     10.04% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511          249      0.40%     10.44% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         6979     11.24%     21.68% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767           85      0.14%     21.82% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895           70      0.11%     21.93% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023           69      0.11%     22.04% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        48421     77.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        62111                       # Bytes accessed per row activation
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1     54088192                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 912253716.679015278816                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1       845128                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.ruby.dir_cntrl1           10                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1  23644936972                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     27977.94                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.ruby.dir_cntrl1         0.00                       # Per-master write average memory access latency
system.mem_ctrls1.totQLat                  7798786972                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat            23644936972                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                4225640000                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                     9227.94                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               27977.94                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                      912.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   912.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        7.13                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    7.13                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      7.97                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                  783016                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                92.65                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                0.00                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                     70155.03                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   92.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy               419696340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy               223070100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy             5962835340                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        4590131520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy         10243128000                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy           460297920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy    14519843700                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy     1024240320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy       310209600                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy           37753833210                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           636.757736                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime         35628176502                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE    332529500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF   1941680000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF   1119118500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN   2665931501                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT  21388332748                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN  31843130251                       # Time in different power states
system.mem_ctrls1_1.actEnergy                23783340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                12641145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy               71378580                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        360793680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy           209869440                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy            18312960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy     1342811130                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy      442425600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy     13179226560                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy           15661374405                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           264.145398                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime         51778426007                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE     30457500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF    152620000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF  54685353500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN   1152165000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT    325247493                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN   2944879007                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                          8                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON          11000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF   59290722500                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                              22                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.committedInsts                          7                       # Number of instructions committed
system.cpu0.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    9                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           9                       # number of integer instructions
system.cpu0.num_fp_insts                           12                       # number of float instructions
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_int_register_reads                 20                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 4                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                  18                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.num_cc_register_reads                  10                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu0.num_mem_refs                            4                       # number of memory refs
system.cpu0.num_load_insts                          4                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                        22                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.Branches                                4                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    4     19.05%     19.05% # Class of executed instruction
system.cpu0.op_class::IntAlu                        5     23.81%     42.86% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      1      4.76%     47.62% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     47.62% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     47.62% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     47.62% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     47.62% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     47.62% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     47.62% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     47.62% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     47.62% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     47.62% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       2      9.52%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       4     19.05%     76.19% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     76.19% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     76.19% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     76.19% # Class of executed instruction
system.cpu0.op_class::SimdShift                     1      4.76%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  4     19.05%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        21                       # Class of executed instruction
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                          9                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON          11000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF   59290722500                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                              22                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.committedInsts                          7                       # Number of instructions committed
system.cpu1.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                   20                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_func_calls                          3                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                          20                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_int_register_reads                 36                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                14                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.num_cc_register_reads                   1                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu1.num_mem_refs                            5                       # number of memory refs
system.cpu1.num_load_insts                          3                       # Number of load instructions
system.cpu1.num_store_insts                         2                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                        22                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.Branches                                4                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       15     75.00%     75.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       3     15.00%     90.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      2     10.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        20                       # Class of executed instruction
system.iobus.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  278                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 278                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 156                       # Transaction distribution
system.iobus.trans_dist::WriteResp                156                       # Transaction distribution
system.iobus.trans_dist::MessageReq               100                       # Transaction distribution
system.iobus.trans_dist::MessageResp              100                       # Transaction distribution
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          180                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          180                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.com_1.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           62                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total           72                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          716                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           14                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           86                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1068                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.com_1.pio            2                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          124                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total          138                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          358                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           28                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          172                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total          558                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     1056                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer12.occupancy              542500                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy               85500                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy              304500                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              108500                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               54500                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy              704500                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.ruby.delayHist::bucket_size                128                       # delay histogram for all message
system.ruby.delayHist::max_bucket                1279                       # delay histogram for all message
system.ruby.delayHist::samples                3665323                       # delay histogram for all message
system.ruby.delayHist::mean                  0.322940                       # delay histogram for all message
system.ruby.delayHist::stdev                 1.927745                       # delay histogram for all message
system.ruby.delayHist                    |     3665317    100.00%    100.00% |           2      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                  3665323                       # delay histogram for all message
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples     67580183                      
system.ruby.outstanding_req_hist_seqr::mean     1.315475                      
system.ruby.outstanding_req_hist_seqr::gmean     1.225618                      
system.ruby.outstanding_req_hist_seqr::stdev     0.575511                      
system.ruby.outstanding_req_hist_seqr    |    49660427     73.48%     73.48% |    17632581     26.09%     99.58% |      268530      0.40%     99.97% |       17278      0.03%    100.00% |        1272      0.00%    100.00% |          73      0.00%    100.00% |          14      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total     67580183                      
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples       67580181                      
system.ruby.latency_hist_seqr::mean          2.728932                      
system.ruby.latency_hist_seqr::gmean         1.077097                      
system.ruby.latency_hist_seqr::stdev        15.732548                      
system.ruby.latency_hist_seqr            |    67572054     99.99%     99.99% |         345      0.00%     99.99% |        7387      0.01%    100.00% |           7      0.00%    100.00% |         387      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total         67580181                      
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples     66432884                      
system.ruby.hit_latency_hist_seqr::mean      1.000107                      
system.ruby.hit_latency_hist_seqr::gmean     1.000074                      
system.ruby.hit_latency_hist_seqr::stdev     0.010351                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |    66425777     99.99%     99.99% |        7103      0.01%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total     66432884                      
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples      1147297                      
system.ruby.miss_latency_hist_seqr::mean   102.834510                      
system.ruby.miss_latency_hist_seqr::gmean    79.079435                      
system.ruby.miss_latency_hist_seqr::stdev    66.221387                      
system.ruby.miss_latency_hist_seqr       |     1139170     99.29%     99.29% |         345      0.03%     99.32% |        7387      0.64%     99.97% |           7      0.00%     99.97% |         387      0.03%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total      1147297                      
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.000180                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  4019.658797                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.000181                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   499.999338                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000254                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.999342                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time  3651.208835                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.requestToDir.avg_buf_msgs     0.007127                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToDir.avg_stall_time  4005.546529                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromDir.avg_buf_msgs     0.007127                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromDir.avg_stall_time   499.999338                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.010456                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.999342                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseToDir.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseToDir.avg_stall_time  3648.323970                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.dma_sequencer.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.L1Dcache.demand_hits     35182922                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses        80557                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses     35263479                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits     26196445                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses        47666                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses     26244111                       # Number of cache demand accesses
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.520408                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   500.025211                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls           18                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.003371                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time   999.999781                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.000016                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time  3490.422281                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.000050                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time   997.263392                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.001691                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3996.760506                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.store_waiting_on_load        17466                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl0.sequencer.store_waiting_on_store         1426                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl0.sequencer.load_waiting_on_store         5723                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl0.sequencer.load_waiting_on_load      8536750                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.000627                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time   499.999279                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.fully_busy_cycles        101224                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.L1Dcache.demand_hits      3452148                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses       929941                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Dcache.demand_accesses      4382089                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits      1601369                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses        89134                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses      1690503                       # Number of cache demand accesses
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.052509                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   500.035305                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.mandatoryQueue.num_msg_stalls           33                       # Number of times messages were stalled
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.requestFromL1Cache.avg_buf_msgs     0.018744                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestFromL1Cache.avg_stall_time   999.999781                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.avg_buf_msgs     0.000016                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestToL1Cache.avg_stall_time  3490.612496                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseFromL1Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseFromL1Cache.avg_stall_time   997.317642                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseToL1Cache.avg_buf_msgs     0.009377                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseToL1Cache.avg_stall_time  3543.476499                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.store_waiting_on_load        28790                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl1.sequencer.store_waiting_on_store         4346                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl1.sequencer.load_waiting_on_store        10764                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl1.sequencer.load_waiting_on_load      5802306                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_buf_msgs     0.000800                       # Average number of messages in buffer
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_stall_time   499.999279                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.fully_busy_cycles         27786                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.014257                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time   999.999713                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000016                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   498.658855                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.008959                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4065.206652                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.num_msg_stalls           16                       # Number of times messages were stalled
system.ruby.l2_cntrl0.L2cache.demand_hits       137236                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses       846450                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.demand_accesses       983686                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cachep.demand_hits            0                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cachep.demand_misses            0                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cachep.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.010101                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   537.463641                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.007138                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  3517.385584                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.000685                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  3500.086894                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_buf_msgs     0.000358                       # Average number of messages in buffer
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_stall_time   999.999713                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_buf_msgs     0.000016                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_stall_time   498.658732                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_buf_msgs     0.002099                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_stall_time  4550.544247                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.num_msg_stalls            4                       # Number of times messages were stalled
system.ruby.l2_cntrl1.L2cache.demand_hits       141230                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses        22382                       # Number of cache demand misses
system.ruby.l2_cntrl1.L2cache.demand_accesses       163612                       # Number of cache demand accesses
system.ruby.l2_cntrl1.L2cachep.demand_hits            0                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cachep.demand_misses            0                       # Number of cache demand misses
system.ruby.l2_cntrl1.L2cachep.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l2_cntrl1.responseFromL2Cache.avg_buf_msgs     0.003275                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseFromL2Cache.avg_stall_time   982.924731                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.responseToL2Cache.avg_buf_msgs     0.000188                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseToL2Cache.avg_stall_time  4858.076486                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.unblockToL2Cache.avg_buf_msgs     0.000742                       # Average number of messages in buffer
system.ruby.l2_cntrl1.unblockToL2Cache.avg_stall_time  3499.999616                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.001691                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3496.761252                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_buf_msgs     0.000016                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers02.avg_stall_time  2991.790602                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.002907                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time  2027.277171                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_buf_msgs     0.000088                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers04.avg_stall_time  3675.840222                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.000627                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time   999.999283                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.percent_links_utilized     0.369643                      
system.ruby.network.routers0.msg_count.Control::0       128223                      
system.ruby.network.routers0.msg_count.Request_Control::2         1858                      
system.ruby.network.routers0.msg_count.Response_Data::1       129817                      
system.ruby.network.routers0.msg_count.Response_Control::1        73683                      
system.ruby.network.routers0.msg_count.Response_Control::2        74330                      
system.ruby.network.routers0.msg_count.Writeback_Data::0        29406                      
system.ruby.network.routers0.msg_count.Writeback_Control::0        42213                      
system.ruby.network.routers0.msg_bytes.Control::0      1025784                      
system.ruby.network.routers0.msg_bytes.Request_Control::2        14864                      
system.ruby.network.routers0.msg_bytes.Response_Data::1      9346824                      
system.ruby.network.routers0.msg_bytes.Response_Control::1       589464                      
system.ruby.network.routers0.msg_bytes.Response_Control::2       594640                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::0      2117232                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0       337704                      
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.009377                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time  3043.477241                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.000016                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time  2991.953692                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.011456                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time  1561.602565                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.000106                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  2280.636122                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_buf_msgs     0.000800                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers05.avg_stall_time  1000.000051                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.percent_links_utilized     2.294096                      
system.ruby.network.routers1.msg_count.Control::0      1019075                      
system.ruby.network.routers1.msg_count.Request_Control::2         1867                      
system.ruby.network.routers1.msg_count.Response_Data::1      1020598                      
system.ruby.network.routers1.msg_count.Response_Control::1        94282                      
system.ruby.network.routers1.msg_count.Response_Control::2        94851                      
system.ruby.network.routers1.msg_count.Writeback_Data::0        49224                      
system.ruby.network.routers1.msg_count.Writeback_Control::0        43017                      
system.ruby.network.routers1.msg_bytes.Control::0      8152600                      
system.ruby.network.routers1.msg_bytes.Request_Control::2        14936                      
system.ruby.network.routers1.msg_bytes.Response_Data::1     73483056                      
system.ruby.network.routers1.msg_bytes.Response_Control::1       754256                      
system.ruby.network.routers1.msg_bytes.Response_Control::2       758808                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::0      3544128                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0       344136                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.008958                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time  3565.184887                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers01.avg_buf_msgs     0.007138                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers01.avg_stall_time  3017.386296                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers02.avg_buf_msgs     0.000685                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers02.avg_stall_time  3000.087665                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.007160                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time  1505.965051                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers04.avg_buf_msgs     0.009298                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers04.avg_stall_time  1041.945366                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers05.avg_buf_msgs     0.000016                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers05.avg_stall_time   997.317701                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.percent_links_utilized     3.972439                      
system.ruby.network.routers2.msg_count.Control::0      1828971                      
system.ruby.network.routers2.msg_count.Request_Control::2         1864                      
system.ruby.network.routers2.msg_count.Response_Data::1      1828205                      
system.ruby.network.routers2.msg_count.Response_Control::1        79298                      
system.ruby.network.routers2.msg_count.Response_Control::2        81199                      
system.ruby.network.routers2.msg_count.Writeback_Data::0        39823                      
system.ruby.network.routers2.msg_count.Writeback_Control::0        38723                      
system.ruby.network.routers2.msg_bytes.Control::0     14631768                      
system.ruby.network.routers2.msg_bytes.Request_Control::2        14912                      
system.ruby.network.routers2.msg_bytes.Response_Data::1    131630760                      
system.ruby.network.routers2.msg_bytes.Response_Control::1       634384                      
system.ruby.network.routers2.msg_bytes.Response_Control::2       649592                      
system.ruby.network.routers2.msg_bytes.Writeback_Data::0      2867256                      
system.ruby.network.routers2.msg_bytes.Writeback_Control::0       309784                      
system.ruby.network.routers3.port_buffers00.avg_buf_msgs     0.002099                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers00.avg_stall_time  4050.542687                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers01.avg_buf_msgs     0.000188                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers01.avg_stall_time  4358.077220                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_buf_msgs     0.000742                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers02.avg_stall_time  3000.000388                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_buf_msgs     0.000196                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers03.avg_stall_time  1615.454365                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_buf_msgs     0.002355                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers04.avg_stall_time  1489.392934                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_buf_msgs     0.000016                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers05.avg_stall_time   997.317591                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.percent_links_utilized     0.508798                      
system.ruby.network.routers3.msg_count.Control::0       184832                      
system.ruby.network.routers3.msg_count.Request_Control::2         1857                      
system.ruby.network.routers3.msg_count.Response_Data::1       184100                      
system.ruby.network.routers3.msg_count.Response_Control::1        86020                      
system.ruby.network.routers3.msg_count.Response_Control::2        87982                      
system.ruby.network.routers3.msg_count.Writeback_Data::0        38807                      
system.ruby.network.routers3.msg_count.Writeback_Control::0        46507                      
system.ruby.network.routers3.msg_bytes.Control::0      1478656                      
system.ruby.network.routers3.msg_bytes.Request_Control::2        14856                      
system.ruby.network.routers3.msg_bytes.Response_Data::1     13255200                      
system.ruby.network.routers3.msg_bytes.Response_Control::1       688160                      
system.ruby.network.routers3.msg_bytes.Response_Control::2       703856                      
system.ruby.network.routers3.msg_bytes.Writeback_Data::0      2794104                      
system.ruby.network.routers3.msg_bytes.Writeback_Control::0       372056                      
system.ruby.network.routers4.port_buffers00.avg_buf_msgs     0.000180                       # Average number of messages in buffer
system.ruby.network.routers4.port_buffers00.avg_stall_time  3519.658995                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers01.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.network.routers4.port_buffers01.avg_stall_time  3194.807760                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers03.avg_buf_msgs     0.000181                       # Average number of messages in buffer
system.ruby.network.routers4.port_buffers03.avg_stall_time   999.998668                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.percent_links_utilized     0.045118                      
system.ruby.network.routers4.msg_count.Control::0        21377                      
system.ruby.network.routers4.msg_count.Response_Data::1        21396                      
system.ruby.network.routers4.msg_count.Response_Control::1           65                      
system.ruby.network.routers4.msg_bytes.Control::0       171016                      
system.ruby.network.routers4.msg_bytes.Response_Data::1      1540512                      
system.ruby.network.routers4.msg_bytes.Response_Control::1          520                      
system.ruby.network.routers5.port_buffers00.avg_buf_msgs     0.007127                       # Average number of messages in buffer
system.ruby.network.routers5.port_buffers00.avg_stall_time  3505.546727                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers5.port_buffers01.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.network.routers5.port_buffers01.avg_stall_time  3192.322456                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers5.port_buffers03.avg_buf_msgs     0.007127                       # Average number of messages in buffer
system.ruby.network.routers5.port_buffers03.avg_stall_time   999.998668                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.percent_links_utilized     1.781774                      
system.ruby.network.routers5.msg_count.Control::0       845128                      
system.ruby.network.routers5.msg_count.Response_Data::1       845137                      
system.ruby.network.routers5.msg_count.Response_Control::1           52                      
system.ruby.network.routers5.msg_bytes.Control::0      6761024                      
system.ruby.network.routers5.msg_bytes.Response_Data::1     60849864                      
system.ruby.network.routers5.msg_bytes.Response_Control::1          416                      
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.percent_links_utilized            0                      
system.ruby.network.routers7.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers7.percent_links_utilized            0                      
system.ruby.network.int_link_buffers00.avg_buf_msgs     0.001685                       # Average number of messages in buffer
system.ruby.network.int_link_buffers00.avg_stall_time  2527.277041                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers01.avg_buf_msgs     0.000025                       # Average number of messages in buffer
system.ruby.network.int_link_buffers01.avg_stall_time  4174.471880                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers02.avg_buf_msgs     0.000627                       # Average number of messages in buffer
system.ruby.network.int_link_buffers02.avg_stall_time  1499.998545                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers03.avg_buf_msgs     0.009372                       # Average number of messages in buffer
system.ruby.network.int_link_buffers03.avg_stall_time  2061.602434                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers04.avg_buf_msgs     0.000024                       # Average number of messages in buffer
system.ruby.network.int_link_buffers04.avg_stall_time  2779.294905                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers05.avg_buf_msgs     0.000800                       # Average number of messages in buffer
system.ruby.network.int_link_buffers05.avg_stall_time  1499.999313                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers06.avg_buf_msgs     0.007128                       # Average number of messages in buffer
system.ruby.network.int_link_buffers06.avg_stall_time  2005.964887                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers07.avg_buf_msgs     0.008948                       # Average number of messages in buffer
system.ruby.network.int_link_buffers07.avg_stall_time  1541.944657                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers08.avg_buf_msgs     0.000016                       # Average number of messages in buffer
system.ruby.network.int_link_buffers08.avg_stall_time  1495.976538                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers09.avg_buf_msgs     0.000179                       # Average number of messages in buffer
system.ruby.network.int_link_buffers09.avg_stall_time  2115.454201                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers10.avg_buf_msgs     0.002090                       # Average number of messages in buffer
system.ruby.network.int_link_buffers10.avg_stall_time  1989.392221                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers11.avg_buf_msgs     0.000016                       # Average number of messages in buffer
system.ruby.network.int_link_buffers11.avg_stall_time  1495.976306                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers13.avg_buf_msgs     0.000181                       # Average number of messages in buffer
system.ruby.network.int_link_buffers13.avg_stall_time  1499.997989                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers16.avg_buf_msgs     0.007127                       # Average number of messages in buffer
system.ruby.network.int_link_buffers16.avg_stall_time  1499.997989                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers25.avg_buf_msgs     0.001691                       # Average number of messages in buffer
system.ruby.network.int_link_buffers25.avg_stall_time  2996.761990                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers26.avg_buf_msgs     0.000016                       # Average number of messages in buffer
system.ruby.network.int_link_buffers26.avg_stall_time  2493.158914                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers28.avg_buf_msgs     0.009377                       # Average number of messages in buffer
system.ruby.network.int_link_buffers28.avg_stall_time  2543.477975                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers29.avg_buf_msgs     0.000016                       # Average number of messages in buffer
system.ruby.network.int_link_buffers29.avg_stall_time  2493.294880                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers30.avg_buf_msgs     0.008958                       # Average number of messages in buffer
system.ruby.network.int_link_buffers30.avg_stall_time  3065.185043                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers31.avg_buf_msgs     0.007138                       # Average number of messages in buffer
system.ruby.network.int_link_buffers31.avg_stall_time  2517.387000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers32.avg_buf_msgs     0.000685                       # Average number of messages in buffer
system.ruby.network.int_link_buffers32.avg_stall_time  2500.088429                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers33.avg_buf_msgs     0.002099                       # Average number of messages in buffer
system.ruby.network.int_link_buffers33.avg_stall_time  3550.542843                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers34.avg_buf_msgs     0.000188                       # Average number of messages in buffer
system.ruby.network.int_link_buffers34.avg_stall_time  3858.077945                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers35.avg_buf_msgs     0.000742                       # Average number of messages in buffer
system.ruby.network.int_link_buffers35.avg_stall_time  2500.001151                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers36.avg_buf_msgs     0.000180                       # Average number of messages in buffer
system.ruby.network.int_link_buffers36.avg_stall_time  3019.659185                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers37.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.network.int_link_buffers37.avg_stall_time  2738.406677                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers39.avg_buf_msgs     0.007127                       # Average number of messages in buffer
system.ruby.network.int_link_buffers39.avg_stall_time  3005.546917                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers40.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.network.int_link_buffers40.avg_stall_time  2736.320934                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers8.port_buffers01.avg_buf_msgs     0.001937                       # Average number of messages in buffer
system.ruby.network.routers8.port_buffers01.avg_stall_time  2496.762719                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers8.port_buffers02.avg_buf_msgs     0.000016                       # Average number of messages in buffer
system.ruby.network.routers8.port_buffers02.avg_stall_time  1994.527218                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers8.port_buffers04.avg_buf_msgs     0.009865                       # Average number of messages in buffer
system.ruby.network.routers8.port_buffers04.avg_stall_time  2043.478700                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers8.port_buffers05.avg_buf_msgs     0.000016                       # Average number of messages in buffer
system.ruby.network.routers8.port_buffers05.avg_stall_time  1994.636059                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers8.port_buffers06.avg_buf_msgs     0.009073                       # Average number of messages in buffer
system.ruby.network.routers8.port_buffers06.avg_stall_time  2565.185190                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers8.port_buffers07.avg_buf_msgs     0.007141                       # Average number of messages in buffer
system.ruby.network.routers8.port_buffers07.avg_stall_time  2017.387696                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers8.port_buffers08.avg_buf_msgs     0.000685                       # Average number of messages in buffer
system.ruby.network.routers8.port_buffers08.avg_stall_time  2000.089183                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers8.port_buffers09.avg_buf_msgs     0.002169                       # Average number of messages in buffer
system.ruby.network.routers8.port_buffers09.avg_stall_time  3050.542991                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers8.port_buffers10.avg_buf_msgs     0.000191                       # Average number of messages in buffer
system.ruby.network.routers8.port_buffers10.avg_stall_time  3358.078662                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers8.port_buffers11.avg_buf_msgs     0.000742                       # Average number of messages in buffer
system.ruby.network.routers8.port_buffers11.avg_stall_time  2000.001906                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers8.port_buffers12.avg_buf_msgs     0.000180                       # Average number of messages in buffer
system.ruby.network.routers8.port_buffers12.avg_stall_time  2519.659366                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers8.port_buffers13.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.network.routers8.port_buffers13.avg_stall_time  2282.005585                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers8.port_buffers15.avg_buf_msgs     0.007127                       # Average number of messages in buffer
system.ruby.network.routers8.port_buffers15.avg_stall_time  2505.547098                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers8.port_buffers16.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.network.routers8.port_buffers16.avg_stall_time  2280.319403                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers8.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers8.percent_links_utilized     1.121486                      
system.ruby.network.routers8.msg_count.Control::0      2013803                      
system.ruby.network.routers8.msg_count.Request_Control::2         3725                      
system.ruby.network.routers8.msg_count.Response_Data::1      2014632                      
system.ruby.network.routers8.msg_count.Response_Control::1       166700                      
system.ruby.network.routers8.msg_count.Response_Control::2       169181                      
system.ruby.network.routers8.msg_count.Writeback_Data::0        78630                      
system.ruby.network.routers8.msg_count.Writeback_Control::0        85230                      
system.ruby.network.routers8.msg_bytes.Control::0     16110424                      
system.ruby.network.routers8.msg_bytes.Request_Control::2        29800                      
system.ruby.network.routers8.msg_bytes.Response_Data::1    145053504                      
system.ruby.network.routers8.msg_bytes.Response_Control::1      1333600                      
system.ruby.network.routers8.msg_bytes.Response_Control::2      1353448                      
system.ruby.network.routers8.msg_bytes.Writeback_Data::0      5661360                      
system.ruby.network.routers8.msg_bytes.Writeback_Control::0       681840                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.msg_count.Control         6041409                      
system.ruby.network.msg_count.Request_Control        11171                      
system.ruby.network.msg_count.Response_Data      6043885                      
system.ruby.network.msg_count.Response_Control      1007643                      
system.ruby.network.msg_count.Writeback_Data       235890                      
system.ruby.network.msg_count.Writeback_Control       255690                      
system.ruby.network.msg_byte.Control         48331272                      
system.ruby.network.msg_byte.Request_Control        89368                      
system.ruby.network.msg_byte.Response_Data    435159720                      
system.ruby.network.msg_byte.Response_Control      8061144                      
system.ruby.network.msg_byte.Writeback_Data     16984080                      
system.ruby.network.msg_byte.Writeback_Control      2045520                      
system.switch_cpus0.branchPred.lookups       51057705                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     51057705                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      3008024                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     37853713                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS        3764069                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect       101218                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups     37853713                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits     20320595                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses     17533118                       # Number of indirect misses.
system.switch_cpus0.branchPredindirectMispredicted      2254153                       # Number of mispredicted indirect branches.
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.rdAccesses           42272981                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses            3361601                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                67152                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                 9273                       # TLB misses on write requests
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           26300578                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                45954                       # TLB misses on write requests
system.switch_cpus0.pwrStateResidencyTicks::OFF  59290733500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles               118581445                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles     28290847                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             194347473                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           51057705                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     24084664                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             86345291                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6058650                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles            175516                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles        38628                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles       227816                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles           23                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles        41750                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines         26245137                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       693739                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes          15702                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    118149196                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     4.291926                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.571733                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        41359634     35.01%     35.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1951326      1.65%     36.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2257603      1.91%     38.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         5408220      4.58%     43.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         5989479      5.07%     48.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         6649218      5.63%     53.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         3964568      3.36%     57.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1148230      0.97%     58.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        49420918     41.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    118149196                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.430571                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.638937                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        22075184                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     27186627                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         60392326                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles      5465732                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3029325                       # Number of cycles decode is squashing
system.switch_cpus0.decode.DecodedInsts     471388164                       # Number of instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3029325                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        25749941                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       19997313                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       267405                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         61453933                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      7651277                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     454658567                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        14898                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       5408593                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents          8072                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents        635169                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands    523082368                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups   1215089999                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    601436503                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups    130847451                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps    306358645                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       216723579                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        15996                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16008                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         21955109                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     39163280                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4388007                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       197229                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       115637                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         423424671                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        60851                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        365285161                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued      2583563                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined    161808080                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    261402107                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        30353                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    118149196                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     3.091728                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.655364                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     36565291     30.95%     30.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      7706233      6.52%     37.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      8795078      7.44%     44.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     10418366      8.82%     53.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     12775973     10.81%     64.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     10279034      8.70%     73.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     20490592     17.34%     90.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      5657972      4.79%     95.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      5460657      4.62%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    118149196                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        8770114     96.03%     96.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     96.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     96.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     96.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     96.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            6      0.00%     96.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     96.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     96.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     96.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     96.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     96.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd          5825      0.06%     96.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     96.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu          1300      0.01%     96.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     96.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt         18282      0.20%     96.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            8      0.00%     96.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     96.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     96.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift          656      0.01%     96.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     96.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     96.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     96.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     96.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     96.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     96.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     96.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     96.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     96.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     96.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     96.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     96.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     96.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     96.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     96.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     96.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     96.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     96.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     96.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         58299      0.64%     96.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        14568      0.16%     97.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead       263099      2.88%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite          239      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass     14443903      3.95%      3.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    257533782     70.50%     74.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult         4418      0.00%     74.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv         6516      0.00%     74.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd      2551853      0.70%     75.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     75.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt          372      0.00%     75.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     75.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     75.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     75.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     75.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     75.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd      7492120      2.05%     77.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     77.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu     10016568      2.74%     79.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp          201      0.00%     79.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt     14773050      4.04%     84.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc      6888016      1.89%     85.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift      4739124      1.30%     87.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     87.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     87.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     87.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     87.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     87.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     87.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     87.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     87.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     87.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     87.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     87.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     87.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     87.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     87.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     87.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     87.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     17599574      4.82%     92.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      3750577      1.03%     93.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     25482001      6.98%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite         3086      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     365285161                       # Type of FU issued
system.switch_cpus0.iq.rate                  3.080458                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            9132396                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.025001                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    715009560                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    473426351                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    285709217                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads    145425911                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes    111871414                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     61362170                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     287401201                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses       72572453                       # Number of floating point alu accesses
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads      1598920                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads     16278673                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         4497                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         4463                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1377946                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          200                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked      8549030                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3029325                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       19355320                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       393178                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    423485522                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       126689                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     39163280                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4388007                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        31331                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          5669                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents       381266                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         4463                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1049217                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      2844179                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      3893396                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    358469613                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     41894641                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      6739441                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            45246481                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        31060007                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           3351840                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            3.022982                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             348486482                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            347071387                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers        274640007                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        576262207                       # num instructions consuming a value
system.switch_cpus0.iew.wb_rate              2.926861                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.476589                       # average fanout of values written-back
system.switch_cpus0.commit.commitSquashedInsts    161805195                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        30498                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      3024481                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     95972285                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     2.726593                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.960205                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28307154     29.50%     29.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15946715     16.62%     46.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     17782457     18.53%     64.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      8333650      8.68%     73.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3350189      3.49%     76.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1001883      1.04%     77.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1219843      1.27%     79.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       807629      0.84%     79.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8     19222765     20.03%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     95972285                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     261677331                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              25894658                       # Number of memory references committed
system.switch_cpus0.commit.loads             22884598                       # Number of loads committed
system.switch_cpus0.commit.membars              14354                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          25765458                       # Number of branches committed
system.switch_cpus0.commit.vec_insts                0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.fp_insts          34513076                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        233005034                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2280041                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass      7127011      2.72%      2.72% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu    203146273     77.63%     80.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult         3372      0.00%     80.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv         5855      0.00%     80.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd       199232      0.08%     80.44% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     80.44% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt          368      0.00%     80.44% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     80.44% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMultAcc            0      0.00%     80.44% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     80.44% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMisc            0      0.00%     80.44% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     80.44% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd      4472062      1.71%     82.14% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     82.14% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu      5178949      1.98%     84.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp          194      0.00%     84.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt      8949870      3.42%     87.54% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc      4481698      1.71%     89.26% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     89.26% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     89.26% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift      2217789      0.85%     90.10% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     90.10% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     90.10% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     90.10% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     90.10% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     90.10% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     90.10% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     90.10% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     90.10% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     90.10% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     90.10% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     90.10% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAes            0      0.00%     90.10% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAesMix            0      0.00%     90.10% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash            0      0.00%     90.10% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash2            0      0.00%     90.10% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash            0      0.00%     90.10% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash2            0      0.00%     90.10% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma2            0      0.00%     90.10% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma3            0      0.00%     90.10% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead     13905902      5.31%     95.42% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite      3007840      1.15%     96.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemRead      8978696      3.43%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemWrite         2220      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total    261677331                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events     19222765                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads           500229138                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          869355769                       # The number of ROB writes
system.switch_cpus0.timesIdled                  12691                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 432249                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            261677331                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      1.185814                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.185814                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.843302                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.843302                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       459997177                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      250273512                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads        103587375                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes        55463764                       # number of floating regfile writes
system.switch_cpus0.cc_regfile_reads        249792204                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        93120533                       # number of cc regfile writes
system.switch_cpus0.misc_regfile_reads       98180484                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         10228                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups        3964341                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted      3964341                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       287878                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups      3557896                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS         292968                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect        55529                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      3557896                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      1074403                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses      2483493                       # Number of indirect misses.
system.switch_cpus1.branchPredindirectMispredicted       199311                       # Number of mispredicted indirect branches.
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.rdAccesses            9202637                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses            1242450                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                71176                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                20221                       # TLB misses on write requests
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses            1720119                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                16288                       # TLB misses on write requests
system.switch_cpus1.pwrStateResidencyTicks::OFF  59290733500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles               118581445                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles      2852651                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              18116540                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3964341                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1367371                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles            114556839                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         626622                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles             65354                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles        73842                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles       154493                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles           71                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles        59356                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines          1691869                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        98297                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes           1800                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    118075917                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.296394                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.433687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       112614139     95.37%     95.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          246214      0.21%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          400417      0.34%     95.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          221321      0.19%     96.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          406283      0.34%     96.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          231894      0.20%     96.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          465509      0.39%     97.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          212786      0.18%     97.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         3277354      2.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    118075917                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.033431                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.152777                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2943626                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles    110384125                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2815594                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles      1619257                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        313311                       # Number of cycles decode is squashing
system.switch_cpus1.decode.DecodedInsts      32385906                       # Number of instructions handled by decode
system.switch_cpus1.rename.SquashCycles        313311                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3529660                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles      104965935                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       624954                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3706200                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      4935853                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      31017248                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        13891                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       3590866                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents         18192                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       1133082                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands     34787622                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84598584                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     47559270                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups       371330                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps     22882509                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11904977                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39331                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        39337                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8135276                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      4137855                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      1569717                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       541267                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       357495                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          28516717                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded       184548                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         31062442                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       166900                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      8779388                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     13472829                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        77477                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    118075917                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.263072                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     0.990619                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    107615612     91.14%     91.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2179400      1.85%     92.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      3367587      2.85%     95.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1043107      0.88%     96.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      2022290      1.71%     98.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       872623      0.74%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       477651      0.40%     99.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       280810      0.24%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       216837      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    118075917                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         159845     20.94%     20.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd            28      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     20.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu           254      0.03%     20.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     20.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt            68      0.01%     20.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     20.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     20.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     20.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift           11      0.00%     20.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     20.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     20.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     20.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     20.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     20.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     20.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     20.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     20.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     20.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     20.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     20.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     20.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     20.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     20.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     20.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     20.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     20.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     20.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        547382     71.71%     92.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        52701      6.90%     99.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead         2528      0.33%     99.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite          557      0.07%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass       137520      0.44%      0.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     20158497     64.90%     65.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult         3498      0.01%     65.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv        16065      0.05%     65.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd         7562      0.02%     65.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     65.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt          212      0.00%     65.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     65.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     65.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     65.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     65.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     65.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd        11017      0.04%     65.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     65.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu        22474      0.07%     65.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     65.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt        25497      0.08%     65.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc        12938      0.04%     65.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     65.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     65.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift        10063      0.03%     65.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     65.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     65.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     65.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     65.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     65.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     65.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     65.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     65.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      9286061     29.89%     95.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      1258606      4.05%     99.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead        72294      0.23%     99.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite        40138      0.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      31062442                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.261950                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             763374                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.024575                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    180713540                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     37157745                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     24166087                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads       417535                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes       336366                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses       156086                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      31480804                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses         207492                       # Number of floating point alu accesses
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       205610                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      1376673                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2581                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        13921                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       542488                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          785                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked      5826511                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        313311                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles      101334330                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles      1405985                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     28701265                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        28538                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      4137855                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      1569717                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        87751                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        429760                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents       650921                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents        13921                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        92190                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       289607                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       381797                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     30366550                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      9132943                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       605037                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            10356318                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2671503                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           1223375                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.256082                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              24445352                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             24322173                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         17912190                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         32766546                       # num instructions consuming a value
system.switch_cpus1.iew.wb_rate              0.205109                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.546661                       # average fanout of values written-back
system.switch_cpus1.commit.commitSquashedInsts      8771382                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls       107071                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       298052                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    116706342                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.170700                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     0.896795                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    110609070     94.78%     94.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2275130      1.95%     96.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       497061      0.43%     97.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       968817      0.83%     97.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       257219      0.22%     98.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       984954      0.84%     99.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       520727      0.45%     99.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        78855      0.07%     99.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       514509      0.44%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    116706342                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10910289                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      19921768                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               3788396                       # Number of memory references committed
system.switch_cpus1.commit.loads              2761167                       # Number of loads committed
system.switch_cpus1.commit.membars              57208                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           2329444                       # Number of branches committed
system.switch_cpus1.commit.vec_insts                0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.fp_insts            103360                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         19646354                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       110381                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass        66534      0.33%      0.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu     16000382     80.32%     80.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult         2718      0.01%     80.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv        14244      0.07%     80.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd          774      0.00%     80.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     80.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt          192      0.00%     80.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     80.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMultAcc            0      0.00%     80.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     80.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMisc            0      0.00%     80.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     80.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd         7286      0.04%     80.78% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     80.78% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu        11050      0.06%     80.83% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     80.83% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt        15758      0.08%     80.91% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc         9602      0.05%     80.96% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     80.96% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     80.96% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift         4832      0.02%     80.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAes            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAesMix            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma2            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma3            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead      2743873     13.77%     94.76% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite       991401      4.98%     99.73% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemRead        17294      0.09%     99.82% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemWrite        35828      0.18%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total     19921768                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events       514509                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads           144876337                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           58776656                       # The number of ROB writes
system.switch_cpus1.timesIdled                  20347                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 505528                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10910289                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             19921768                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                     10.868772                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total               10.868772                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.092007                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.092007                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        47829674                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20134169                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads           231016                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes          110785                       # number of floating regfile writes
system.switch_cpus1.cc_regfile_reads         19151524                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes         7254395                       # number of cc regfile writes
system.switch_cpus1.misc_regfile_reads       16243119                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         25777                       # number of misc regfile writes
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED 2424281538500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.throttle0.link_utilization     0.515596                      
system.ruby.network.routers0.throttle0.msg_count.Request_Control::2         1858                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1       127549                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1        73003                      
system.ruby.network.routers0.throttle0.msg_bytes.Request_Control::2        14864                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1      9183528                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1       584024                      
system.ruby.network.routers0.throttle1.link_utilization     0.223691                      
system.ruby.network.routers0.throttle1.msg_count.Control::0       128223                      
system.ruby.network.routers0.throttle1.msg_count.Response_Data::1         2268                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::1          680                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2        74330                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::0        29406                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0        42213                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0      1025784                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Data::1       163296                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::1         5440                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2       594640                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::0      2117232                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0       337704                      
system.ruby.network.routers1.throttle0.link_utilization     3.905048                      
system.ruby.network.routers1.throttle0.msg_count.Request_Control::2         1867                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1      1018434                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::1        93553                      
system.ruby.network.routers1.throttle0.msg_bytes.Request_Control::2        14936                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1     73327248                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::1       748424                      
system.ruby.network.routers1.throttle1.link_utilization     0.683144                      
system.ruby.network.routers1.throttle1.msg_count.Control::0      1019075                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1         2164                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1          729                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::2        94851                      
system.ruby.network.routers1.throttle1.msg_count.Writeback_Data::0        49224                      
system.ruby.network.routers1.throttle1.msg_count.Writeback_Control::0        43017                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0      8152600                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1       155808                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1         5832                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::2       758808                      
system.ruby.network.routers1.throttle1.msg_bytes.Writeback_Data::0      3544128                      
system.ruby.network.routers1.throttle1.msg_bytes.Writeback_Control::0       344136                      
system.ruby.network.routers2.throttle0.link_utilization     3.828182                      
system.ruby.network.routers2.throttle0.msg_count.Control::0       983686                      
system.ruby.network.routers2.throttle0.msg_count.Response_Data::1       846328                      
system.ruby.network.routers2.throttle0.msg_count.Response_Control::1           62                      
system.ruby.network.routers2.throttle0.msg_count.Response_Control::2        81199                      
system.ruby.network.routers2.throttle0.msg_count.Writeback_Data::0        39823                      
system.ruby.network.routers2.throttle0.msg_count.Writeback_Control::0        38723                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0      7869488                      
system.ruby.network.routers2.throttle0.msg_bytes.Response_Data::1     60935616                      
system.ruby.network.routers2.throttle0.msg_bytes.Response_Control::1          496                      
system.ruby.network.routers2.throttle0.msg_bytes.Response_Control::2       649592                      
system.ruby.network.routers2.throttle0.msg_bytes.Writeback_Data::0      2867256                      
system.ruby.network.routers2.throttle0.msg_bytes.Writeback_Control::0       309784                      
system.ruby.network.routers2.throttle1.link_utilization     4.116696                      
system.ruby.network.routers2.throttle1.msg_count.Control::0       845285                      
system.ruby.network.routers2.throttle1.msg_count.Request_Control::2         1864                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1       981877                      
system.ruby.network.routers2.throttle1.msg_count.Response_Control::1        79236                      
system.ruby.network.routers2.throttle1.msg_bytes.Control::0      6762280                      
system.ruby.network.routers2.throttle1.msg_bytes.Request_Control::2        14912                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1     70695144                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Control::1       633888                      
system.ruby.network.routers3.throttle0.link_utilization     0.357573                      
system.ruby.network.routers3.throttle0.msg_count.Control::0       163612                      
system.ruby.network.routers3.throttle0.msg_count.Response_Data::1        22292                      
system.ruby.network.routers3.throttle0.msg_count.Response_Control::1           38                      
system.ruby.network.routers3.throttle0.msg_count.Response_Control::2        87982                      
system.ruby.network.routers3.throttle0.msg_count.Writeback_Data::0        38807                      
system.ruby.network.routers3.throttle0.msg_count.Writeback_Control::0        46507                      
system.ruby.network.routers3.throttle0.msg_bytes.Control::0      1308896                      
system.ruby.network.routers3.throttle0.msg_bytes.Response_Data::1      1605024                      
system.ruby.network.routers3.throttle0.msg_bytes.Response_Control::1          304                      
system.ruby.network.routers3.throttle0.msg_bytes.Response_Control::2       703856                      
system.ruby.network.routers3.throttle0.msg_bytes.Writeback_Data::0      2794104                      
system.ruby.network.routers3.throttle0.msg_bytes.Writeback_Control::0       372056                      
system.ruby.network.routers3.throttle1.link_utilization     0.660023                      
system.ruby.network.routers3.throttle1.msg_count.Control::0        21220                      
system.ruby.network.routers3.throttle1.msg_count.Request_Control::2         1857                      
system.ruby.network.routers3.throttle1.msg_count.Response_Data::1       161808                      
system.ruby.network.routers3.throttle1.msg_count.Response_Control::1        85982                      
system.ruby.network.routers3.throttle1.msg_bytes.Control::0       169760                      
system.ruby.network.routers3.throttle1.msg_bytes.Request_Control::2        14856                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Data::1     11650176                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Control::1       687856                      
system.ruby.network.routers4.throttle0.link_utilization     0.009095                      
system.ruby.network.routers4.throttle0.msg_count.Control::0        21377                      
system.ruby.network.routers4.throttle0.msg_count.Response_Data::1           19                      
system.ruby.network.routers4.throttle0.msg_count.Response_Control::1           23                      
system.ruby.network.routers4.throttle0.msg_bytes.Control::0       171016                      
system.ruby.network.routers4.throttle0.msg_bytes.Response_Data::1         1368                      
system.ruby.network.routers4.throttle0.msg_bytes.Response_Control::1          184                      
system.ruby.network.routers4.throttle1.link_utilization     0.081140                      
system.ruby.network.routers4.throttle1.msg_count.Response_Data::1        21377                      
system.ruby.network.routers4.throttle1.msg_count.Response_Control::1           42                      
system.ruby.network.routers4.throttle1.msg_bytes.Response_Data::1      1539144                      
system.ruby.network.routers4.throttle1.msg_bytes.Response_Control::1          336                      
system.ruby.network.routers5.throttle0.link_utilization     0.356396                      
system.ruby.network.routers5.throttle0.msg_count.Control::0       845128                      
system.ruby.network.routers5.throttle0.msg_count.Response_Data::1           10                      
system.ruby.network.routers5.throttle0.msg_count.Response_Control::1           21                      
system.ruby.network.routers5.throttle0.msg_bytes.Control::0      6761024                      
system.ruby.network.routers5.throttle0.msg_bytes.Response_Data::1          720                      
system.ruby.network.routers5.throttle0.msg_bytes.Response_Control::1          168                      
system.ruby.network.routers5.throttle1.link_utilization     3.207151                      
system.ruby.network.routers5.throttle1.msg_count.Response_Data::1       845127                      
system.ruby.network.routers5.throttle1.msg_count.Response_Control::1           31                      
system.ruby.network.routers5.throttle1.msg_bytes.Response_Data::1     60849144                      
system.ruby.network.routers5.throttle1.msg_bytes.Response_Control::1          248                      
system.ruby.network.routers6.throttle0.link_utilization            0                      
system.ruby.network.routers6.throttle1.link_utilization            0                      
system.ruby.network.routers7.throttle0.link_utilization            0                      
system.ruby.network.routers7.throttle1.link_utilization            0                      
system.ruby.network.routers8.throttle0.link_utilization     0.515596                      
system.ruby.network.routers8.throttle0.msg_count.Request_Control::2         1858                      
system.ruby.network.routers8.throttle0.msg_count.Response_Data::1       127549                      
system.ruby.network.routers8.throttle0.msg_count.Response_Control::1        73003                      
system.ruby.network.routers8.throttle0.msg_bytes.Request_Control::2        14864                      
system.ruby.network.routers8.throttle0.msg_bytes.Response_Data::1      9183528                      
system.ruby.network.routers8.throttle0.msg_bytes.Response_Control::1       584024                      
system.ruby.network.routers8.throttle1.link_utilization     3.905048                      
system.ruby.network.routers8.throttle1.msg_count.Request_Control::2         1867                      
system.ruby.network.routers8.throttle1.msg_count.Response_Data::1      1018434                      
system.ruby.network.routers8.throttle1.msg_count.Response_Control::1        93553                      
system.ruby.network.routers8.throttle1.msg_bytes.Request_Control::2        14936                      
system.ruby.network.routers8.throttle1.msg_bytes.Response_Data::1     73327248                      
system.ruby.network.routers8.throttle1.msg_bytes.Response_Control::1       748424                      
system.ruby.network.routers8.throttle2.link_utilization     3.828182                      
system.ruby.network.routers8.throttle2.msg_count.Control::0       983686                      
system.ruby.network.routers8.throttle2.msg_count.Response_Data::1       846328                      
system.ruby.network.routers8.throttle2.msg_count.Response_Control::1           62                      
system.ruby.network.routers8.throttle2.msg_count.Response_Control::2        81199                      
system.ruby.network.routers8.throttle2.msg_count.Writeback_Data::0        39823                      
system.ruby.network.routers8.throttle2.msg_count.Writeback_Control::0        38723                      
system.ruby.network.routers8.throttle2.msg_bytes.Control::0      7869488                      
system.ruby.network.routers8.throttle2.msg_bytes.Response_Data::1     60935616                      
system.ruby.network.routers8.throttle2.msg_bytes.Response_Control::1          496                      
system.ruby.network.routers8.throttle2.msg_bytes.Response_Control::2       649592                      
system.ruby.network.routers8.throttle2.msg_bytes.Writeback_Data::0      2867256                      
system.ruby.network.routers8.throttle2.msg_bytes.Writeback_Control::0       309784                      
system.ruby.network.routers8.throttle3.link_utilization     0.357573                      
system.ruby.network.routers8.throttle3.msg_count.Control::0       163612                      
system.ruby.network.routers8.throttle3.msg_count.Response_Data::1        22292                      
system.ruby.network.routers8.throttle3.msg_count.Response_Control::1           38                      
system.ruby.network.routers8.throttle3.msg_count.Response_Control::2        87982                      
system.ruby.network.routers8.throttle3.msg_count.Writeback_Data::0        38807                      
system.ruby.network.routers8.throttle3.msg_count.Writeback_Control::0        46507                      
system.ruby.network.routers8.throttle3.msg_bytes.Control::0      1308896                      
system.ruby.network.routers8.throttle3.msg_bytes.Response_Data::1      1605024                      
system.ruby.network.routers8.throttle3.msg_bytes.Response_Control::1          304                      
system.ruby.network.routers8.throttle3.msg_bytes.Response_Control::2       703856                      
system.ruby.network.routers8.throttle3.msg_bytes.Writeback_Data::0      2794104                      
system.ruby.network.routers8.throttle3.msg_bytes.Writeback_Control::0       372056                      
system.ruby.network.routers8.throttle4.link_utilization     0.009095                      
system.ruby.network.routers8.throttle4.msg_count.Control::0        21377                      
system.ruby.network.routers8.throttle4.msg_count.Response_Data::1           19                      
system.ruby.network.routers8.throttle4.msg_count.Response_Control::1           23                      
system.ruby.network.routers8.throttle4.msg_bytes.Control::0       171016                      
system.ruby.network.routers8.throttle4.msg_bytes.Response_Data::1         1368                      
system.ruby.network.routers8.throttle4.msg_bytes.Response_Control::1          184                      
system.ruby.network.routers8.throttle5.link_utilization     0.356396                      
system.ruby.network.routers8.throttle5.msg_count.Control::0       845128                      
system.ruby.network.routers8.throttle5.msg_count.Response_Data::1           10                      
system.ruby.network.routers8.throttle5.msg_count.Response_Control::1           21                      
system.ruby.network.routers8.throttle5.msg_bytes.Control::0      6761024                      
system.ruby.network.routers8.throttle5.msg_bytes.Response_Data::1          720                      
system.ruby.network.routers8.throttle5.msg_bytes.Response_Control::1          168                      
system.ruby.network.routers8.throttle6.link_utilization            0                      
system.ruby.network.routers8.throttle7.link_utilization            0                      
system.ruby.delayVCHist.vnet_0::bucket_size          128                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket         1279                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples       1480339                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.559431                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        2.512451                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |     1480333    100.00%    100.00% |           2      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total         1480339                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size           16                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket          159                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples       2181259                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.162991                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        1.377273                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |     2177614     99.83%     99.83% |        3208      0.15%     99.98% |         259      0.01%     99.99% |         113      0.01%    100.00% |          61      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total         2181259                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples          3725                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean         0.001611                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        0.056743                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |        3722     99.92%     99.92% |           0      0.00%     99.92% |           3      0.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total            3725                       # delay histogram for vnet_2
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples     35508179                      
system.ruby.LD.latency_hist_seqr::mean       4.094401                      
system.ruby.LD.latency_hist_seqr::gmean      1.131997                      
system.ruby.LD.latency_hist_seqr::stdev     20.948493                      
system.ruby.LD.latency_hist_seqr         |    35500747     99.98%     99.98% |         196      0.00%     99.98% |        7044      0.02%    100.00% |           6      0.00%    100.00% |         185      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      35508179                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples     34554172                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.000071                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.000049                      
system.ruby.LD.hit_latency_hist_seqr::stdev     0.008434                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |    34551717     99.99%     99.99% |        2454      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     34554172                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples       954007                      
system.ruby.LD.miss_latency_hist_seqr::mean   116.171164                      
system.ruby.LD.miss_latency_hist_seqr::gmean   100.775382                      
system.ruby.LD.miss_latency_hist_seqr::stdev    58.528762                      
system.ruby.LD.miss_latency_hist_seqr    |      946575     99.22%     99.22% |         196      0.02%     99.24% |        7044      0.74%     99.98% |           6      0.00%     99.98% |         185      0.02%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total       954007                      
system.ruby.ST.latency_hist_seqr::bucket_size          128                      
system.ruby.ST.latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.latency_hist_seqr::samples      4002537                      
system.ruby.ST.latency_hist_seqr::mean       1.698411                      
system.ruby.ST.latency_hist_seqr::gmean      1.047238                      
system.ruby.ST.latency_hist_seqr::stdev     10.476583                      
system.ruby.ST.latency_hist_seqr         |     3999439     99.92%     99.92% |        2791      0.07%     99.99% |          13      0.00%     99.99% |          54      0.00%     99.99% |          79      0.00%    100.00% |          95      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |          66      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total       4002537                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples      3950931                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.001159                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.000804                      
system.ruby.ST.hit_latency_hist_seqr::stdev     0.034050                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |     3946354     99.88%     99.88% |        4574      0.12%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total      3950931                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.miss_latency_hist_seqr::samples        51606                      
system.ruby.ST.miss_latency_hist_seqr::mean    55.079681                      
system.ruby.ST.miss_latency_hist_seqr::gmean    33.728277                      
system.ruby.ST.miss_latency_hist_seqr::stdev    75.007190                      
system.ruby.ST.miss_latency_hist_seqr    |       48508     94.00%     94.00% |        2791      5.41%     99.41% |          13      0.03%     99.43% |          54      0.10%     99.53% |          79      0.15%     99.69% |          95      0.18%     99.87% |           0      0.00%     99.87% |           0      0.00%     99.87% |           0      0.00%     99.87% |          66      0.13%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total        51606                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples     27934614                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.142409                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.015001                      
system.ruby.IFETCH.latency_hist_seqr::stdev     4.358720                      
system.ruby.IFETCH.latency_hist_seqr     |    27928821     99.98%     99.98% |        5437      0.02%    100.00% |          36      0.00%    100.00% |          42      0.00%    100.00% |          97      0.00%    100.00% |          52      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           4      0.00%    100.00% |         124      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total     27934614                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples     27797814                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |    27797814    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total     27797814                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples       136800                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean    30.080051                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean    20.913788                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    55.118081                      
system.ruby.IFETCH.miss_latency_hist_seqr |      131007     95.77%     95.77% |        5437      3.97%     99.74% |          36      0.03%     99.77% |          42      0.03%     99.80% |          97      0.07%     99.87% |          52      0.04%     99.91% |           1      0.00%     99.91% |           0      0.00%     99.91% |           4      0.00%     99.91% |         124      0.09%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total       136800                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.latency_hist_seqr::samples        64019                      
system.ruby.RMW_Read.latency_hist_seqr::mean     2.481560                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.119567                      
system.ruby.RMW_Read.latency_hist_seqr::stdev    17.333780                      
system.ruby.RMW_Read.latency_hist_seqr   |       63790     99.64%     99.64% |         211      0.33%     99.97% |           0      0.00%     99.97% |           2      0.00%     99.98% |           7      0.01%     99.99% |           4      0.01%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           5      0.01%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total        64019                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples        61855                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.001196                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.000830                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     0.034568                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |       61781     99.88%     99.88% |          74      0.12%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total        61855                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples         2164                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean    44.795749                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean    27.592213                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    83.896645                      
system.ruby.RMW_Read.miss_latency_hist_seqr |        1935     89.42%     89.42% |         211      9.75%     99.17% |           0      0.00%     99.17% |           2      0.09%     99.26% |           7      0.32%     99.58% |           4      0.18%     99.77% |           0      0.00%     99.77% |           0      0.00%     99.77% |           0      0.00%     99.77% |           5      0.23%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total         2164                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples        35416                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::mean     3.726734                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::gmean     1.282064                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::stdev    20.175385                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |       35207     99.41%     99.41% |         195      0.55%     99.96% |           1      0.00%     99.96% |           1      0.00%     99.97% |           7      0.02%     99.99% |           2      0.01%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           1      0.00%     99.99% |           2      0.01%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total        35416                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples        32696                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |       32696    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total        32696                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples         2720                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::mean    36.503676                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::gmean    25.412615                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::stdev    64.324567                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |        2511     92.32%     92.32% |         195      7.17%     99.49% |           1      0.04%     99.52% |           1      0.04%     99.56% |           7      0.26%     99.82% |           2      0.07%     99.89% |           0      0.00%     99.89% |           0      0.00%     99.89% |           1      0.04%     99.93% |           2      0.07%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total         2720                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples        35416                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::mean     1.000028                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::gmean     1.000020                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::stdev     0.005314                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |       35415    100.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total        35416                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples        35416                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::mean     1.000028                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::gmean     1.000020                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::stdev     0.005314                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |       35415    100.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total        35416                      
system.ruby.Directory_Controller.Fetch   |       21360     50.10%     50.10% |       21274     49.90%    100.00%
system.ruby.Directory_Controller.Fetch::total        42634                      
system.ruby.Directory_Controller.Fetchp  |          17      0.00%      0.00% |      823854    100.00%    100.00%
system.ruby.Directory_Controller.Fetchp::total       823871                      
system.ruby.Directory_Controller.Data    |          19     65.52%     65.52% |          10     34.48%    100.00%
system.ruby.Directory_Controller.Data::total           29                      
system.ruby.Directory_Controller.Memory_Data |       21377      2.47%      2.47% |      845127     97.53%    100.00%
system.ruby.Directory_Controller.Memory_Data::total       866504                      
system.ruby.Directory_Controller.Memory_Ack |          19     65.52%     65.52% |          10     34.48%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total           29                      
system.ruby.Directory_Controller.CleanReplacement |          23     52.27%     52.27% |          21     47.73%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total           44                      
system.ruby.Directory_Controller.I.Fetch |       21360     50.10%     50.10% |       21274     49.90%    100.00%
system.ruby.Directory_Controller.I.Fetch::total        42634                      
system.ruby.Directory_Controller.I.Fetchp |          17      0.00%      0.00% |      823854    100.00%    100.00%
system.ruby.Directory_Controller.I.Fetchp::total       823871                      
system.ruby.Directory_Controller.IMP.Memory_Data |          17      0.00%      0.00% |      823853    100.00%    100.00%
system.ruby.Directory_Controller.IMP.Memory_Data::total       823870                      
system.ruby.Directory_Controller.M.Data  |          19     65.52%     65.52% |          10     34.48%    100.00%
system.ruby.Directory_Controller.M.Data::total           29                      
system.ruby.Directory_Controller.M.CleanReplacement |          23     52.27%     52.27% |          21     47.73%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total           44                      
system.ruby.Directory_Controller.IM.Memory_Data |       21360     50.10%     50.10% |       21274     49.90%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total        42634                      
system.ruby.Directory_Controller.MI.Memory_Ack |          19     65.52%     65.52% |          10     34.48%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total           29                      
system.ruby.L1Cache_Controller.Load      |    32229467     90.77%     90.77% |     3278755      9.23%    100.00%
system.ruby.L1Cache_Controller.Load::total     35508222                      
system.ruby.L1Cache_Controller.Ifetch    |    26244113     93.95%     93.95% |     1690507      6.05%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total     27934620                      
system.ruby.L1Cache_Controller.Store     |     3034028     73.33%     73.33% |     1103362     26.67%    100.00%
system.ruby.L1Cache_Controller.Store::total      4137390                      
system.ruby.L1Cache_Controller.Inv       |         680     48.26%     48.26% |         729     51.74%    100.00%
system.ruby.L1Cache_Controller.Inv::total         1409                      
system.ruby.L1Cache_Controller.L1_Replacement |      126332     39.52%     39.52% |      193336     60.48%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total       319668                      
system.ruby.L1Cache_Controller.Fwd_GETX  |          88     44.00%     44.00% |         112     56.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total          200                      
system.ruby.L1Cache_Controller.Fwd_GETS  |        1090     51.56%     51.56% |        1024     48.44%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total         2114                      
system.ruby.L1Cache_Controller.Fwd_GET_INSTR |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GET_INSTR::total            2                      
system.ruby.L1Cache_Controller.Data      |          36     52.94%     52.94% |          32     47.06%    100.00%
system.ruby.L1Cache_Controller.Data::total           68                      
system.ruby.L1Cache_Controller.Data_Exclusive |       49831     45.07%     45.07% |       60744     54.93%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total       110575                      
system.ruby.L1Cache_Controller.DataS_fromL1 |        1026     48.49%     48.49% |        1090     51.51%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total         2116                      
system.ruby.L1Cache_Controller.Data_all_Acks |       76656     36.62%     36.62% |      132698     63.38%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total       209354                      
system.ruby.L1Cache_Controller.Data_all_Acksp |           0      0.00%      0.00% |      823870    100.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acksp::total       823870                      
system.ruby.L1Cache_Controller.Ack       |         674     51.29%     51.29% |         640     48.71%    100.00%
system.ruby.L1Cache_Controller.Ack::total         1314                      
system.ruby.L1Cache_Controller.Ack_all   |         710     51.37%     51.37% |         672     48.63%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total         1382                      
system.ruby.L1Cache_Controller.WB_Ack    |       71619     43.71%     43.71% |       92241     56.29%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total       163860                      
system.ruby.L1Cache_Controller.NP.Load   |       56915      5.97%      5.97% |      896741     94.03%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total       953656                      
system.ruby.L1Cache_Controller.NP.Ifetch |       47666     34.84%     34.84% |       89134     65.16%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total       136800                      
system.ruby.L1Cache_Controller.NP.Store  |       22775     41.31%     41.31% |       32352     58.69%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total        55127                      
system.ruby.L1Cache_Controller.NP.Inv    |         163     61.28%     61.28% |         103     38.72%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total          266                      
system.ruby.L1Cache_Controller.I.Load    |         169     48.01%     48.01% |         183     51.99%    100.00%
system.ruby.L1Cache_Controller.I.Load::total          352                      
system.ruby.L1Cache_Controller.I.Store   |          23     48.94%     48.94% |          24     51.06%    100.00%
system.ruby.L1Cache_Controller.I.Store::total           47                      
system.ruby.L1Cache_Controller.I.L1_Replacement |         412     43.83%     43.83% |         528     56.17%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total          940                      
system.ruby.L1Cache_Controller.S.Load    |     1023725     85.80%     85.80% |      169382     14.20%    100.00%
system.ruby.L1Cache_Controller.S.Load::total      1193107                      
system.ruby.L1Cache_Controller.S.Ifetch  |    26196445     94.24%     94.24% |     1601369      5.76%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total     27797814                      
system.ruby.L1Cache_Controller.S.Store   |         675     51.29%     51.29% |         641     48.71%    100.00%
system.ruby.L1Cache_Controller.S.Store::total         1316                      
system.ruby.L1Cache_Controller.S.Inv     |         516     45.22%     45.22% |         625     54.78%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total         1141                      
system.ruby.L1Cache_Controller.S.L1_Replacement |       54301     35.06%     35.06% |      100566     64.94%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total       154867                      
system.ruby.L1Cache_Controller.E.Load    |    17952438     94.37%     94.37% |     1070677      5.63%    100.00%
system.ruby.L1Cache_Controller.E.Load::total     19023115                      
system.ruby.L1Cache_Controller.E.Store   |        6817     28.53%     28.53% |       17077     71.47%    100.00%
system.ruby.L1Cache_Controller.E.Store::total        23894                      
system.ruby.L1Cache_Controller.E.L1_Replacement |       42213     49.53%     49.53% |       43017     50.47%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total        85230                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           7     13.73%     13.73% |          44     86.27%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total           51                      
system.ruby.L1Cache_Controller.E.Fwd_GETS |         524     53.85%     53.85% |         449     46.15%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETS::total          973                      
system.ruby.L1Cache_Controller.E.Fwd_GET_INSTR |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GET_INSTR::total            2                      
system.ruby.L1Cache_Controller.M.Load    |    13196206     92.04%     92.04% |     1141744      7.96%    100.00%
system.ruby.L1Cache_Controller.M.Load::total     14337950                      
system.ruby.L1Cache_Controller.M.Store   |     3003736     74.04%     74.04% |     1053268     25.96%    100.00%
system.ruby.L1Cache_Controller.M.Store::total      4057004                      
system.ruby.L1Cache_Controller.M.L1_Replacement |       29406     37.40%     37.40% |       49224     62.60%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total        78630                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |          81     54.36%     54.36% |          68     45.64%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total          149                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |         566     49.61%     49.61% |         575     50.39%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total         1141                      
system.ruby.L1Cache_Controller.IS.L1_Replacement |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L1Cache_Controller.IS.L1_Replacement::total            1                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |       49831     45.07%     45.07% |       60744     54.93%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total       110575                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |        1026     48.49%     48.49% |        1090     51.51%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total         2116                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |       53893     34.94%     34.94% |      100353     65.06%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total       154246                      
system.ruby.L1Cache_Controller.IS.Data_all_Acksp |           0      0.00%      0.00% |      823870    100.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acksp::total       823870                      
system.ruby.L1Cache_Controller.IM.Data   |          36     52.94%     52.94% |          32     47.06%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total           68                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |       22763     41.31%     41.31% |       32345     58.69%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total        55108                      
system.ruby.L1Cache_Controller.SM.Inv    |           1     50.00%     50.00% |           1     50.00%    100.00%
system.ruby.L1Cache_Controller.SM.Inv::total            2                      
system.ruby.L1Cache_Controller.SM.Ack    |         674     51.29%     51.29% |         640     48.71%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total         1314                      
system.ruby.L1Cache_Controller.SM.Ack_all |         710     51.37%     51.37% |         672     48.63%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total         1382                      
system.ruby.L1Cache_Controller.M_I.Load  |          14     33.33%     33.33% |          28     66.67%    100.00%
system.ruby.L1Cache_Controller.M_I.Load::total           42                      
system.ruby.L1Cache_Controller.M_I.Ifetch |           2     33.33%     33.33% |           4     66.67%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total            6                      
system.ruby.L1Cache_Controller.M_I.Store |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Store::total            2                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |       71619     43.71%     43.71% |       92241     56.29%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total       163860                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |       68148     49.82%     49.82% |       68652     50.18%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total       136800                      
system.ruby.L2Cache_Controller.L1_GETS   |       63357     48.68%     48.68% |       66798     51.32%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total       130155                      
system.ruby.L2Cache_Controller.L1_GETSP  |      823858    100.00%    100.00% |          13      0.00%    100.00%
system.ruby.L2Cache_Controller.L1_GETSP::total       823871                      
system.ruby.L2Cache_Controller.L1_GETX   |       27676     50.16%     50.16% |       27500     49.84%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total        55176                      
system.ruby.L2Cache_Controller.L1_UPGRADE |         663     50.38%     50.38% |         653     49.62%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total         1316                      
system.ruby.L2Cache_Controller.L1_PUTX   |       78546     47.93%     47.93% |       85314     52.07%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total       163860                      
system.ruby.L2Cache_Controller.L2_Replacement |          18     62.07%     62.07% |          11     37.93%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total           29                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |          29     65.91%     65.91% |          15     34.09%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total           44                      
system.ruby.L2Cache_Controller.Mem_Data  |      845284     97.55%     97.55% |       21220      2.45%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total       866504                      
system.ruby.L2Cache_Controller.Mem_Datap |      823857    100.00%    100.00% |          13      0.00%    100.00%
system.ruby.L2Cache_Controller.Mem_Datap::total       823870                      
system.ruby.L2Cache_Controller.Mem_Ack   |          47     64.38%     64.38% |          26     35.62%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total           73                      
system.ruby.L2Cache_Controller.WB_Data   |         564     49.43%     49.43% |         577     50.57%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total         1141                      
system.ruby.L2Cache_Controller.WB_Data_clean |         480     49.23%     49.23% |         495     50.77%    100.00%
system.ruby.L2Cache_Controller.WB_Data_clean::total          975                      
system.ruby.L2Cache_Controller.Ack       |           0      0.00%      0.00% |           4    100.00%    100.00%
system.ruby.L2Cache_Controller.Ack::total            4                      
system.ruby.L2Cache_Controller.Ack_all   |          15     65.22%     65.22% |           8     34.78%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total           23                      
system.ruby.L2Cache_Controller.Unblock   |        1044     49.34%     49.34% |        1072     50.66%    100.00%
system.ruby.L2Cache_Controller.Unblock::total         2116                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |       80155     47.98%     47.98% |       86910     52.02%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total       167065                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |        6078     49.78%     49.78% |        6131     50.22%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total        12209                      
system.ruby.L2Cache_Controller.NP.L1_GETS |        7628     51.11%     51.11% |        7298     48.89%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total        14926                      
system.ruby.L2Cache_Controller.NP.L1_GETSP |      823858    100.00%    100.00% |          13      0.00%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETSP::total       823871                      
system.ruby.L2Cache_Controller.NP.L1_GETX |        7721     49.82%     49.82% |        7778     50.18%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total        15499                      
system.ruby.L2Cache_Controller.NP.Mem_Data |      823857    100.00%    100.00% |          13      0.00%    100.00%
system.ruby.L2Cache_Controller.NP.Mem_Data::total       823870                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |       62055     49.82%     49.82% |       62506     50.18%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total       124561                      
system.ruby.L2Cache_Controller.SS.L1_GETS |       10483     60.09%     60.09% |        6963     39.91%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total        17446                      
system.ruby.L2Cache_Controller.SS.L1_GETX |          29     41.43%     41.43% |          41     58.57%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total           70                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |         661     50.30%     50.30% |         653     49.70%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total         1314                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |          15     65.22%     65.22% |           8     34.78%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total           23                      
system.ruby.L2Cache_Controller.M.L1_GET_INSTR |           8     44.44%     44.44% |          10     55.56%    100.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR::total           18                      
system.ruby.L2Cache_Controller.M.L1_GETS |       44190     46.20%     46.20% |       51460     53.80%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total        95650                      
system.ruby.L2Cache_Controller.M.L1_GETX |       19810     50.27%     50.27% |       19597     49.73%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total        39407                      
system.ruby.L2Cache_Controller.M.L2_Replacement |          18     62.07%     62.07% |          11     37.93%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total           29                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |          14     66.67%     66.67% |           7     33.33%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total           21                      
system.ruby.L2Cache_Controller.MT.L1_GET_INSTR |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GET_INSTR::total            2                      
system.ruby.L2Cache_Controller.MT.L1_GETS |        1042     49.29%     49.29% |        1072     50.71%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total         2114                      
system.ruby.L2Cache_Controller.MT.L1_GETX |         116     58.00%     58.00% |          84     42.00%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total          200                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |       78546     47.93%     47.93% |       85314     52.07%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total       163860                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |          47     64.38%     64.38% |          26     35.62%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total           73                      
system.ruby.L2Cache_Controller.I_I.Ack   |           0      0.00%      0.00% |           4    100.00%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack::total            4                      
system.ruby.L2Cache_Controller.I_I.Ack_all |          15     65.22%     65.22% |           8     34.78%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total           23                      
system.ruby.L2Cache_Controller.ISS.L1_GETS |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L2Cache_Controller.ISS.L1_GETS::total            1                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |        7628     51.11%     51.11% |        7297     48.89%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total        14925                      
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR |           5     50.00%     50.00% |           5     50.00%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR::total           10                      
system.ruby.L2Cache_Controller.IS.Mem_Data |        6078     49.78%     49.78% |        6132     50.22%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total        12210                      
system.ruby.L2Cache_Controller.IS.Mem_Datap |      823857    100.00%    100.00% |          13      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Datap::total       823870                      
system.ruby.L2Cache_Controller.IM.Mem_Data |        7721     49.82%     49.82% |        7778     50.18%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total        15499                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETS |          10    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETS::total           10                      
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE::total            2                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |         690     49.86%     49.86% |         694     50.14%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total         1384                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETS |           4     50.00%     50.00% |           4     50.00%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETS::total            8                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |       79465     47.96%     47.96% |       86216     52.04%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total       165681                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |         562     49.38%     49.38% |         576     50.62%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total         1138                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean |         479     49.38%     49.38% |         491     50.62%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean::total          970                      
system.ruby.L2Cache_Controller.MT_IIB.Unblock |           3     37.50%     37.50% |           5     62.50%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total            8                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data |           2     66.67%     66.67% |           1     33.33%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total            3                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean |           1     20.00%     20.00% |           4     80.00%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean::total            5                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |        1041     49.38%     49.38% |        1067     50.62%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total         2108                      
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
