{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 10 20:39:56 2022 " "Info: Processing started: Sat Dec 10 20:39:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab9 -c lab9 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab9 -c lab9 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "c " "Info: Assuming node \"c\" is an undefined clock" {  } { { "sv12.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/sv12.bdf" { { 24 0 168 40 "c" "" } { 128 104 152 144 "c" "" } { 120 632 688 136 "c" "" } { 320 96 152 336 "c" "" } { 320 624 696 336 "c" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "c" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "c register register v12_moore:inst3\|q\[1\] v12_moore:inst3\|q\[2\] 500.0 MHz Internal " "Info: Clock \"c\" Internal fmax is restricted to 500.0 MHz between source register \"v12_moore:inst3\|q\[1\]\" and destination register \"v12_moore:inst3\|q\[2\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.735 ns + Longest register register " "Info: + Longest register to register delay is 0.735 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns v12_moore:inst3\|q\[1\] 1 REG LCFF_X9_Y5_N15 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y5_N15; Fanout = 6; REG Node = 'v12_moore:inst3\|q\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { v12_moore:inst3|q[1] } "NODE_NAME" } } { "v12_moore.v" "" { Text "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/v12_moore.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.228 ns) 0.580 ns v12_moore:inst3\|Mux0~30 2 COMB LCCOMB_X9_Y5_N16 1 " "Info: 2: + IC(0.352 ns) + CELL(0.228 ns) = 0.580 ns; Loc. = LCCOMB_X9_Y5_N16; Fanout = 1; COMB Node = 'v12_moore:inst3\|Mux0~30'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { v12_moore:inst3|q[1] v12_moore:inst3|Mux0~30 } "NODE_NAME" } } { "v12_moore.v" "" { Text "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/v12_moore.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.735 ns v12_moore:inst3\|q\[2\] 3 REG LCFF_X9_Y5_N17 7 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.735 ns; Loc. = LCFF_X9_Y5_N17; Fanout = 7; REG Node = 'v12_moore:inst3\|q\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { v12_moore:inst3|Mux0~30 v12_moore:inst3|q[2] } "NODE_NAME" } } { "v12_moore.v" "" { Text "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/v12_moore.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.383 ns ( 52.11 % ) " "Info: Total cell delay = 0.383 ns ( 52.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.352 ns ( 47.89 % ) " "Info: Total interconnect delay = 0.352 ns ( 47.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { v12_moore:inst3|q[1] v12_moore:inst3|Mux0~30 v12_moore:inst3|q[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.735 ns" { v12_moore:inst3|q[1] {} v12_moore:inst3|Mux0~30 {} v12_moore:inst3|q[2] {} } { 0.000ns 0.352ns 0.000ns } { 0.000ns 0.228ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c destination 2.486 ns + Shortest register " "Info: + Shortest clock path from clock \"c\" to destination register is 2.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns c 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'c'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "sv12.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/sv12.bdf" { { 24 0 168 40 "c" "" } { 128 104 152 144 "c" "" } { 120 632 688 136 "c" "" } { 320 96 152 336 "c" "" } { 320 624 696 336 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns c~clkctrl 2 COMB CLKCTRL_G3 10 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'c~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { c c~clkctrl } "NODE_NAME" } } { "sv12.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/sv12.bdf" { { 24 0 168 40 "c" "" } { 128 104 152 144 "c" "" } { 120 632 688 136 "c" "" } { 320 96 152 336 "c" "" } { 320 624 696 336 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 2.486 ns v12_moore:inst3\|q\[2\] 3 REG LCFF_X9_Y5_N17 7 " "Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X9_Y5_N17; Fanout = 7; REG Node = 'v12_moore:inst3\|q\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { c~clkctrl v12_moore:inst3|q[2] } "NODE_NAME" } } { "v12_moore.v" "" { Text "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/v12_moore.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.21 % ) " "Info: Total cell delay = 1.472 ns ( 59.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 40.79 % ) " "Info: Total interconnect delay = 1.014 ns ( 40.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { c c~clkctrl v12_moore:inst3|q[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { c {} c~combout {} c~clkctrl {} v12_moore:inst3|q[2] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c source 2.486 ns - Longest register " "Info: - Longest clock path from clock \"c\" to source register is 2.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns c 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'c'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "sv12.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/sv12.bdf" { { 24 0 168 40 "c" "" } { 128 104 152 144 "c" "" } { 120 632 688 136 "c" "" } { 320 96 152 336 "c" "" } { 320 624 696 336 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns c~clkctrl 2 COMB CLKCTRL_G3 10 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'c~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { c c~clkctrl } "NODE_NAME" } } { "sv12.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/sv12.bdf" { { 24 0 168 40 "c" "" } { 128 104 152 144 "c" "" } { 120 632 688 136 "c" "" } { 320 96 152 336 "c" "" } { 320 624 696 336 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 2.486 ns v12_moore:inst3\|q\[1\] 3 REG LCFF_X9_Y5_N15 6 " "Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X9_Y5_N15; Fanout = 6; REG Node = 'v12_moore:inst3\|q\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { c~clkctrl v12_moore:inst3|q[1] } "NODE_NAME" } } { "v12_moore.v" "" { Text "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/v12_moore.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.21 % ) " "Info: Total cell delay = 1.472 ns ( 59.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 40.79 % ) " "Info: Total interconnect delay = 1.014 ns ( 40.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { c c~clkctrl v12_moore:inst3|q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { c {} c~combout {} c~clkctrl {} v12_moore:inst3|q[1] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { c c~clkctrl v12_moore:inst3|q[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { c {} c~combout {} c~clkctrl {} v12_moore:inst3|q[2] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { c c~clkctrl v12_moore:inst3|q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { c {} c~combout {} c~clkctrl {} v12_moore:inst3|q[1] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "v12_moore.v" "" { Text "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/v12_moore.v" 5 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "v12_moore.v" "" { Text "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/v12_moore.v" 5 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { v12_moore:inst3|q[1] v12_moore:inst3|Mux0~30 v12_moore:inst3|q[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.735 ns" { v12_moore:inst3|q[1] {} v12_moore:inst3|Mux0~30 {} v12_moore:inst3|q[2] {} } { 0.000ns 0.352ns 0.000ns } { 0.000ns 0.228ns 0.155ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { c c~clkctrl v12_moore:inst3|q[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { c {} c~combout {} c~clkctrl {} v12_moore:inst3|q[2] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { c c~clkctrl v12_moore:inst3|q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { c {} c~combout {} c~clkctrl {} v12_moore:inst3|q[1] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { v12_moore:inst3|q[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { v12_moore:inst3|q[2] {} } {  } {  } "" } } { "v12_moore.v" "" { Text "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/v12_moore.v" 5 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "s11_moore:inst1\|inst10 x2 c 3.754 ns register " "Info: tsu for register \"s11_moore:inst1\|inst10\" (data pin = \"x2\", clock pin = \"c\") is 3.754 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.150 ns + Longest pin register " "Info: + Longest pin to register delay is 6.150 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns x2 1 PIN PIN_B15 10 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_B15; Fanout = 10; PIN Node = 'x2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { x2 } "NODE_NAME" } } { "sv12.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/sv12.bdf" { { 24 200 368 40 "x2" "" } { 144 96 152 160 "x2" "" } { 136 600 688 152 "x2" "" } { 352 -8 152 368 "x2" "" } { 352 528 696 368 "x2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.802 ns) + CELL(0.346 ns) 5.995 ns s11_moore:inst1\|inst3~18 2 COMB LCCOMB_X9_Y5_N4 1 " "Info: 2: + IC(4.802 ns) + CELL(0.346 ns) = 5.995 ns; Loc. = LCCOMB_X9_Y5_N4; Fanout = 1; COMB Node = 's11_moore:inst1\|inst3~18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.148 ns" { x2 s11_moore:inst1|inst3~18 } "NODE_NAME" } } { "s11_moore.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/s11_moore.bdf" { { 232 568 632 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.150 ns s11_moore:inst1\|inst10 3 REG LCFF_X9_Y5_N5 6 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 6.150 ns; Loc. = LCFF_X9_Y5_N5; Fanout = 6; REG Node = 's11_moore:inst1\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { s11_moore:inst1|inst3~18 s11_moore:inst1|inst10 } "NODE_NAME" } } { "s11_moore.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/s11_moore.bdf" { { 232 688 752 312 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.348 ns ( 21.92 % ) " "Info: Total cell delay = 1.348 ns ( 21.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.802 ns ( 78.08 % ) " "Info: Total interconnect delay = 4.802 ns ( 78.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.150 ns" { x2 s11_moore:inst1|inst3~18 s11_moore:inst1|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.150 ns" { x2 {} x2~combout {} s11_moore:inst1|inst3~18 {} s11_moore:inst1|inst10 {} } { 0.000ns 0.000ns 4.802ns 0.000ns } { 0.000ns 0.847ns 0.346ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "s11_moore.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/s11_moore.bdf" { { 232 688 752 312 "inst10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c destination 2.486 ns - Shortest register " "Info: - Shortest clock path from clock \"c\" to destination register is 2.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns c 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'c'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "sv12.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/sv12.bdf" { { 24 0 168 40 "c" "" } { 128 104 152 144 "c" "" } { 120 632 688 136 "c" "" } { 320 96 152 336 "c" "" } { 320 624 696 336 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns c~clkctrl 2 COMB CLKCTRL_G3 10 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'c~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { c c~clkctrl } "NODE_NAME" } } { "sv12.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/sv12.bdf" { { 24 0 168 40 "c" "" } { 128 104 152 144 "c" "" } { 120 632 688 136 "c" "" } { 320 96 152 336 "c" "" } { 320 624 696 336 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 2.486 ns s11_moore:inst1\|inst10 3 REG LCFF_X9_Y5_N5 6 " "Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X9_Y5_N5; Fanout = 6; REG Node = 's11_moore:inst1\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { c~clkctrl s11_moore:inst1|inst10 } "NODE_NAME" } } { "s11_moore.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/s11_moore.bdf" { { 232 688 752 312 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.21 % ) " "Info: Total cell delay = 1.472 ns ( 59.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 40.79 % ) " "Info: Total interconnect delay = 1.014 ns ( 40.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { c c~clkctrl s11_moore:inst1|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { c {} c~combout {} c~clkctrl {} s11_moore:inst1|inst10 {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.150 ns" { x2 s11_moore:inst1|inst3~18 s11_moore:inst1|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.150 ns" { x2 {} x2~combout {} s11_moore:inst1|inst3~18 {} s11_moore:inst1|inst10 {} } { 0.000ns 0.000ns 4.802ns 0.000ns } { 0.000ns 0.847ns 0.346ns 0.155ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { c c~clkctrl s11_moore:inst1|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { c {} c~combout {} c~clkctrl {} s11_moore:inst1|inst10 {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "c moore_s_y1 s11_moore:inst1\|inst6 7.903 ns register " "Info: tco from clock \"c\" to destination pin \"moore_s_y1\" through register \"s11_moore:inst1\|inst6\" is 7.903 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c source 2.486 ns + Longest register " "Info: + Longest clock path from clock \"c\" to source register is 2.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns c 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'c'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "sv12.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/sv12.bdf" { { 24 0 168 40 "c" "" } { 128 104 152 144 "c" "" } { 120 632 688 136 "c" "" } { 320 96 152 336 "c" "" } { 320 624 696 336 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns c~clkctrl 2 COMB CLKCTRL_G3 10 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'c~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { c c~clkctrl } "NODE_NAME" } } { "sv12.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/sv12.bdf" { { 24 0 168 40 "c" "" } { 128 104 152 144 "c" "" } { 120 632 688 136 "c" "" } { 320 96 152 336 "c" "" } { 320 624 696 336 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 2.486 ns s11_moore:inst1\|inst6 3 REG LCFF_X9_Y5_N1 7 " "Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X9_Y5_N1; Fanout = 7; REG Node = 's11_moore:inst1\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { c~clkctrl s11_moore:inst1|inst6 } "NODE_NAME" } } { "s11_moore.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/s11_moore.bdf" { { 112 680 744 192 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.21 % ) " "Info: Total cell delay = 1.472 ns ( 59.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 40.79 % ) " "Info: Total interconnect delay = 1.014 ns ( 40.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { c c~clkctrl s11_moore:inst1|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { c {} c~combout {} c~clkctrl {} s11_moore:inst1|inst6 {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "s11_moore.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/s11_moore.bdf" { { 112 680 744 192 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.323 ns + Longest register pin " "Info: + Longest register to pin delay is 5.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns s11_moore:inst1\|inst6 1 REG LCFF_X9_Y5_N1 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y5_N1; Fanout = 7; REG Node = 's11_moore:inst1\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { s11_moore:inst1|inst6 } "NODE_NAME" } } { "s11_moore.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/s11_moore.bdf" { { 112 680 744 192 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.346 ns) 1.182 ns s11_moore:inst1\|inst17~13 2 COMB LCCOMB_X13_Y2_N16 1 " "Info: 2: + IC(0.836 ns) + CELL(0.346 ns) = 1.182 ns; Loc. = LCCOMB_X13_Y2_N16; Fanout = 1; COMB Node = 's11_moore:inst1\|inst17~13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.182 ns" { s11_moore:inst1|inst6 s11_moore:inst1|inst17~13 } "NODE_NAME" } } { "s11_moore.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/s11_moore.bdf" { { 232 1176 1240 280 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.987 ns) + CELL(2.154 ns) 5.323 ns moore_s_y1 3 PIN PIN_V1 0 " "Info: 3: + IC(1.987 ns) + CELL(2.154 ns) = 5.323 ns; Loc. = PIN_V1; Fanout = 0; PIN Node = 'moore_s_y1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.141 ns" { s11_moore:inst1|inst17~13 moore_s_y1 } "NODE_NAME" } } { "sv12.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/sv12.bdf" { { 128 816 992 144 "moore_s_y1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.500 ns ( 46.97 % ) " "Info: Total cell delay = 2.500 ns ( 46.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.823 ns ( 53.03 % ) " "Info: Total interconnect delay = 2.823 ns ( 53.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.323 ns" { s11_moore:inst1|inst6 s11_moore:inst1|inst17~13 moore_s_y1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.323 ns" { s11_moore:inst1|inst6 {} s11_moore:inst1|inst17~13 {} moore_s_y1 {} } { 0.000ns 0.836ns 1.987ns } { 0.000ns 0.346ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { c c~clkctrl s11_moore:inst1|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { c {} c~combout {} c~clkctrl {} s11_moore:inst1|inst6 {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.323 ns" { s11_moore:inst1|inst6 s11_moore:inst1|inst17~13 moore_s_y1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.323 ns" { s11_moore:inst1|inst6 {} s11_moore:inst1|inst17~13 {} moore_s_y1 {} } { 0.000ns 0.836ns 1.987ns } { 0.000ns 0.346ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "x2 mealy_s_y1 10.269 ns Longest " "Info: Longest tpd from source pin \"x2\" to destination pin \"mealy_s_y1\" is 10.269 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns x2 1 PIN PIN_B15 10 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_B15; Fanout = 10; PIN Node = 'x2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { x2 } "NODE_NAME" } } { "sv12.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/sv12.bdf" { { 24 200 368 40 "x2" "" } { 144 96 152 160 "x2" "" } { 136 600 688 152 "x2" "" } { 352 -8 152 368 "x2" "" } { 352 528 696 368 "x2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.794 ns) + CELL(0.346 ns) 5.987 ns s11_mealy:inst\|inst1~37 2 COMB LCCOMB_X9_Y5_N24 1 " "Info: 2: + IC(4.794 ns) + CELL(0.346 ns) = 5.987 ns; Loc. = LCCOMB_X9_Y5_N24; Fanout = 1; COMB Node = 's11_mealy:inst\|inst1~37'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.140 ns" { x2 s11_mealy:inst|inst1~37 } "NODE_NAME" } } { "s11_mealy.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/s11_mealy.bdf" { { 16 736 800 64 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.148 ns) + CELL(2.134 ns) 10.269 ns mealy_s_y1 3 PIN PIN_U4 0 " "Info: 3: + IC(2.148 ns) + CELL(2.134 ns) = 10.269 ns; Loc. = PIN_U4; Fanout = 0; PIN Node = 'mealy_s_y1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.282 ns" { s11_mealy:inst|inst1~37 mealy_s_y1 } "NODE_NAME" } } { "sv12.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/sv12.bdf" { { 152 280 456 168 "mealy_s_y1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.327 ns ( 32.40 % ) " "Info: Total cell delay = 3.327 ns ( 32.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.942 ns ( 67.60 % ) " "Info: Total interconnect delay = 6.942 ns ( 67.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.269 ns" { x2 s11_mealy:inst|inst1~37 mealy_s_y1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.269 ns" { x2 {} x2~combout {} s11_mealy:inst|inst1~37 {} mealy_s_y1 {} } { 0.000ns 0.000ns 4.794ns 2.148ns } { 0.000ns 0.847ns 0.346ns 2.134ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "v12_mealy:inst2\|q\[0\] x1 c -2.643 ns register " "Info: th for register \"v12_mealy:inst2\|q\[0\]\" (data pin = \"x1\", clock pin = \"c\") is -2.643 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c destination 2.486 ns + Longest register " "Info: + Longest clock path from clock \"c\" to destination register is 2.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns c 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'c'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "sv12.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/sv12.bdf" { { 24 0 168 40 "c" "" } { 128 104 152 144 "c" "" } { 120 632 688 136 "c" "" } { 320 96 152 336 "c" "" } { 320 624 696 336 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns c~clkctrl 2 COMB CLKCTRL_G3 10 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'c~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { c c~clkctrl } "NODE_NAME" } } { "sv12.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/sv12.bdf" { { 24 0 168 40 "c" "" } { 128 104 152 144 "c" "" } { 120 632 688 136 "c" "" } { 320 96 152 336 "c" "" } { 320 624 696 336 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 2.486 ns v12_mealy:inst2\|q\[0\] 3 REG LCFF_X9_Y5_N11 6 " "Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X9_Y5_N11; Fanout = 6; REG Node = 'v12_mealy:inst2\|q\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { c~clkctrl v12_mealy:inst2|q[0] } "NODE_NAME" } } { "v12_mealy.v" "" { Text "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/v12_mealy.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.21 % ) " "Info: Total cell delay = 1.472 ns ( 59.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 40.79 % ) " "Info: Total interconnect delay = 1.014 ns ( 40.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { c c~clkctrl v12_mealy:inst2|q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { c {} c~combout {} c~clkctrl {} v12_mealy:inst2|q[0] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "v12_mealy.v" "" { Text "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/v12_mealy.v" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.278 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.278 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns x1 1 PIN PIN_T20 10 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_T20; Fanout = 10; PIN Node = 'x1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { x1 } "NODE_NAME" } } { "sv12.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/sv12.bdf" { { 24 432 600 40 "x1" "" } { 160 64 152 176 "x1" "" } { 152 616 688 168 "x1" "" } { 336 72 152 352 "x1" "" } { 336 568 696 352 "x1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.947 ns) + CELL(0.366 ns) 5.123 ns v12_mealy:inst2\|q\[0\]~24 2 COMB LCCOMB_X9_Y5_N10 1 " "Info: 2: + IC(3.947 ns) + CELL(0.366 ns) = 5.123 ns; Loc. = LCCOMB_X9_Y5_N10; Fanout = 1; COMB Node = 'v12_mealy:inst2\|q\[0\]~24'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.313 ns" { x1 v12_mealy:inst2|q[0]~24 } "NODE_NAME" } } { "v12_mealy.v" "" { Text "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/v12_mealy.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.278 ns v12_mealy:inst2\|q\[0\] 3 REG LCFF_X9_Y5_N11 6 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.278 ns; Loc. = LCFF_X9_Y5_N11; Fanout = 6; REG Node = 'v12_mealy:inst2\|q\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { v12_mealy:inst2|q[0]~24 v12_mealy:inst2|q[0] } "NODE_NAME" } } { "v12_mealy.v" "" { Text "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/v12_mealy.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.331 ns ( 25.22 % ) " "Info: Total cell delay = 1.331 ns ( 25.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.947 ns ( 74.78 % ) " "Info: Total interconnect delay = 3.947 ns ( 74.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.278 ns" { x1 v12_mealy:inst2|q[0]~24 v12_mealy:inst2|q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.278 ns" { x1 {} x1~combout {} v12_mealy:inst2|q[0]~24 {} v12_mealy:inst2|q[0] {} } { 0.000ns 0.000ns 3.947ns 0.000ns } { 0.000ns 0.810ns 0.366ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { c c~clkctrl v12_mealy:inst2|q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { c {} c~combout {} c~clkctrl {} v12_mealy:inst2|q[0] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.278 ns" { x1 v12_mealy:inst2|q[0]~24 v12_mealy:inst2|q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.278 ns" { x1 {} x1~combout {} v12_mealy:inst2|q[0]~24 {} v12_mealy:inst2|q[0] {} } { 0.000ns 0.000ns 3.947ns 0.000ns } { 0.000ns 0.810ns 0.366ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "184 " "Info: Peak virtual memory: 184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 10 20:39:56 2022 " "Info: Processing ended: Sat Dec 10 20:39:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
