<stg><name>pointwise_conv2d_fix.1</name>


<trans_list>

<trans id="325" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="15" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="17" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecResourceLimit(i32 32, [4 x i8]* @p_str3, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln11"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecResourceLimit(i32 32, [4 x i8]* @p_str25, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln12"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.loopexit:0  %out_d_0 = phi i4 [ 0, %0 ], [ %out_d, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="out_d_0"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.loopexit:1  %phi_mul = phi i11 [ 0, %0 ], [ %add_ln16, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="12" op_0_bw="11">
<![CDATA[
.loopexit:2  %zext_ln16 = zext i11 %phi_mul to i12

]]></Node>
<StgValue><ssdm name="zext_ln16"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.loopexit:3  %add_ln16 = add i11 %phi_mul, 196

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:4  %icmp_ln16 = icmp eq i4 %out_d_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln16"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:6  %out_d = add i4 %out_d_0, 1

]]></Node>
<StgValue><ssdm name="out_d"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:7  br i1 %icmp_ln16, label %5, label %.preheader4.preheader

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="4">
<![CDATA[
.preheader4.preheader:0  %zext_ln19 = zext i4 %out_d_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:1  %SeparableConv2D_1_b_2 = getelementptr [8 x i13]* @SeparableConv2D_1_b_s, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_b_2"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="4">
<![CDATA[
.preheader4.preheader:2  %trunc_ln23 = trunc i4 %out_d_0 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln23"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader4.preheader:3  %shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %trunc_ln23, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="13" op_0_bw="3">
<![CDATA[
.preheader4.preheader:4  %buffer = load i13* %SeparableConv2D_1_b_2, align 2

]]></Node>
<StgValue><ssdm name="buffer"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:6  %or_ln23 = or i7 %shl_ln, 1

]]></Node>
<StgValue><ssdm name="or_ln23"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="7">
<![CDATA[
.preheader4.preheader:7  %zext_ln23_54 = zext i7 %or_ln23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_54"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:8  %SeparableConv2D_1_w_2 = getelementptr [128 x i15]* @SeparableConv2D_1_w_s, i64 0, i64 %zext_ln23_54

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_2"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="15" op_0_bw="7">
<![CDATA[
.preheader4.preheader:9  %SeparableConv2D_1_w_3 = load i15* %SeparableConv2D_1_w_2, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_3"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:11  %or_ln23_1 = or i7 %shl_ln, 2

]]></Node>
<StgValue><ssdm name="or_ln23_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="7">
<![CDATA[
.preheader4.preheader:12  %zext_ln23_56 = zext i7 %or_ln23_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_56"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:13  %SeparableConv2D_1_w_4 = getelementptr [128 x i15]* @SeparableConv2D_1_w_s, i64 0, i64 %zext_ln23_56

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_4"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="15" op_0_bw="7">
<![CDATA[
.preheader4.preheader:14  %SeparableConv2D_1_w_5 = load i15* %SeparableConv2D_1_w_4, align 4

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_5"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:16  %or_ln23_2 = or i7 %shl_ln, 3

]]></Node>
<StgValue><ssdm name="or_ln23_2"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="7">
<![CDATA[
.preheader4.preheader:17  %zext_ln23_58 = zext i7 %or_ln23_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_58"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:18  %SeparableConv2D_1_w_6 = getelementptr [128 x i15]* @SeparableConv2D_1_w_s, i64 0, i64 %zext_ln23_58

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_6"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="15" op_0_bw="7">
<![CDATA[
.preheader4.preheader:19  %SeparableConv2D_1_w_7 = load i15* %SeparableConv2D_1_w_6, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_7"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:21  %or_ln23_3 = or i7 %shl_ln, 4

]]></Node>
<StgValue><ssdm name="or_ln23_3"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="7">
<![CDATA[
.preheader4.preheader:22  %zext_ln23_60 = zext i7 %or_ln23_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_60"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:23  %SeparableConv2D_1_w_8 = getelementptr [128 x i15]* @SeparableConv2D_1_w_s, i64 0, i64 %zext_ln23_60

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_8"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="15" op_0_bw="7">
<![CDATA[
.preheader4.preheader:24  %SeparableConv2D_1_w_9 = load i15* %SeparableConv2D_1_w_8, align 8

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_9"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:26  %or_ln23_4 = or i7 %shl_ln, 5

]]></Node>
<StgValue><ssdm name="or_ln23_4"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="7">
<![CDATA[
.preheader4.preheader:27  %zext_ln23_62 = zext i7 %or_ln23_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_62"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:28  %SeparableConv2D_1_w_10 = getelementptr [128 x i15]* @SeparableConv2D_1_w_s, i64 0, i64 %zext_ln23_62

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_10"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="15" op_0_bw="7">
<![CDATA[
.preheader4.preheader:29  %SeparableConv2D_1_w_11 = load i15* %SeparableConv2D_1_w_10, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_11"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:31  %or_ln23_5 = or i7 %shl_ln, 6

]]></Node>
<StgValue><ssdm name="or_ln23_5"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="7">
<![CDATA[
.preheader4.preheader:32  %zext_ln23_64 = zext i7 %or_ln23_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_64"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:33  %SeparableConv2D_1_w_12 = getelementptr [128 x i15]* @SeparableConv2D_1_w_s, i64 0, i64 %zext_ln23_64

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_12"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="15" op_0_bw="7">
<![CDATA[
.preheader4.preheader:34  %SeparableConv2D_1_w_13 = load i15* %SeparableConv2D_1_w_12, align 4

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_13"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:36  %or_ln23_6 = or i7 %shl_ln, 7

]]></Node>
<StgValue><ssdm name="or_ln23_6"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="7">
<![CDATA[
.preheader4.preheader:37  %zext_ln23_66 = zext i7 %or_ln23_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_66"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:38  %SeparableConv2D_1_w_14 = getelementptr [128 x i15]* @SeparableConv2D_1_w_s, i64 0, i64 %zext_ln23_66

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_14"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="7">
<![CDATA[
.preheader4.preheader:39  %SeparableConv2D_1_w_15 = load i15* %SeparableConv2D_1_w_14, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_15"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:41  %or_ln23_7 = or i7 %shl_ln, 8

]]></Node>
<StgValue><ssdm name="or_ln23_7"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="7">
<![CDATA[
.preheader4.preheader:42  %zext_ln23_68 = zext i7 %or_ln23_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_68"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:43  %SeparableConv2D_1_w_16 = getelementptr [128 x i15]* @SeparableConv2D_1_w_s, i64 0, i64 %zext_ln23_68

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_16"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="15" op_0_bw="7">
<![CDATA[
.preheader4.preheader:44  %SeparableConv2D_1_w_17 = load i15* %SeparableConv2D_1_w_16, align 16

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_17"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:46  %or_ln23_8 = or i7 %shl_ln, 9

]]></Node>
<StgValue><ssdm name="or_ln23_8"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="7">
<![CDATA[
.preheader4.preheader:47  %zext_ln23_70 = zext i7 %or_ln23_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_70"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:48  %SeparableConv2D_1_w_18 = getelementptr [128 x i15]* @SeparableConv2D_1_w_s, i64 0, i64 %zext_ln23_70

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_18"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="15" op_0_bw="7">
<![CDATA[
.preheader4.preheader:49  %SeparableConv2D_1_w_19 = load i15* %SeparableConv2D_1_w_18, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_19"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:51  %or_ln23_9 = or i7 %shl_ln, 10

]]></Node>
<StgValue><ssdm name="or_ln23_9"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="7">
<![CDATA[
.preheader4.preheader:52  %zext_ln23_72 = zext i7 %or_ln23_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_72"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:53  %SeparableConv2D_1_w_20 = getelementptr [128 x i15]* @SeparableConv2D_1_w_s, i64 0, i64 %zext_ln23_72

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_20"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="15" op_0_bw="7">
<![CDATA[
.preheader4.preheader:54  %SeparableConv2D_1_w_21 = load i15* %SeparableConv2D_1_w_20, align 4

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_21"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:56  %or_ln23_10 = or i7 %shl_ln, 11

]]></Node>
<StgValue><ssdm name="or_ln23_10"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="7">
<![CDATA[
.preheader4.preheader:57  %zext_ln23_74 = zext i7 %or_ln23_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_74"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:58  %SeparableConv2D_1_w_22 = getelementptr [128 x i15]* @SeparableConv2D_1_w_s, i64 0, i64 %zext_ln23_74

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_22"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="15" op_0_bw="7">
<![CDATA[
.preheader4.preheader:59  %SeparableConv2D_1_w_23 = load i15* %SeparableConv2D_1_w_22, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_23"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:61  %or_ln23_11 = or i7 %shl_ln, 12

]]></Node>
<StgValue><ssdm name="or_ln23_11"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="7">
<![CDATA[
.preheader4.preheader:62  %zext_ln23_76 = zext i7 %or_ln23_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_76"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:63  %SeparableConv2D_1_w_24 = getelementptr [128 x i15]* @SeparableConv2D_1_w_s, i64 0, i64 %zext_ln23_76

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_24"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="15" op_0_bw="7">
<![CDATA[
.preheader4.preheader:64  %SeparableConv2D_1_w_25 = load i15* %SeparableConv2D_1_w_24, align 8

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_25"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:66  %or_ln23_12 = or i7 %shl_ln, 13

]]></Node>
<StgValue><ssdm name="or_ln23_12"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="7">
<![CDATA[
.preheader4.preheader:67  %zext_ln23_78 = zext i7 %or_ln23_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_78"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:68  %SeparableConv2D_1_w_26 = getelementptr [128 x i15]* @SeparableConv2D_1_w_s, i64 0, i64 %zext_ln23_78

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_26"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="15" op_0_bw="7">
<![CDATA[
.preheader4.preheader:69  %SeparableConv2D_1_w_27 = load i15* %SeparableConv2D_1_w_26, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_27"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:71  %or_ln23_13 = or i7 %shl_ln, 14

]]></Node>
<StgValue><ssdm name="or_ln23_13"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="7">
<![CDATA[
.preheader4.preheader:72  %zext_ln23_80 = zext i7 %or_ln23_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_80"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:73  %SeparableConv2D_1_w_28 = getelementptr [128 x i15]* @SeparableConv2D_1_w_s, i64 0, i64 %zext_ln23_80

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_28"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="15" op_0_bw="7">
<![CDATA[
.preheader4.preheader:74  %SeparableConv2D_1_w_29 = load i15* %SeparableConv2D_1_w_28, align 4

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_29"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:76  %or_ln23_14 = or i7 %shl_ln, 15

]]></Node>
<StgValue><ssdm name="or_ln23_14"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="7">
<![CDATA[
.preheader4.preheader:77  %zext_ln23_82 = zext i7 %or_ln23_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_82"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:78  %SeparableConv2D_1_w_30 = getelementptr [128 x i15]* @SeparableConv2D_1_w_s, i64 0, i64 %zext_ln23_82

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_30"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="15" op_0_bw="7">
<![CDATA[
.preheader4.preheader:79  %SeparableConv2D_1_w_31 = load i15* %SeparableConv2D_1_w_30, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_31"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="95" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="13" op_0_bw="3">
<![CDATA[
.preheader4.preheader:4  %buffer = load i13* %SeparableConv2D_1_b_2, align 2

]]></Node>
<StgValue><ssdm name="buffer"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="13">
<![CDATA[
.preheader4.preheader:5  %sext_ln19 = sext i13 %buffer to i16

]]></Node>
<StgValue><ssdm name="sext_ln19"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="15" op_0_bw="7">
<![CDATA[
.preheader4.preheader:9  %SeparableConv2D_1_w_3 = load i15* %SeparableConv2D_1_w_2, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_3"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="30" op_0_bw="15">
<![CDATA[
.preheader4.preheader:10  %sext_ln23_54 = sext i15 %SeparableConv2D_1_w_3 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_54"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="15" op_0_bw="7">
<![CDATA[
.preheader4.preheader:14  %SeparableConv2D_1_w_5 = load i15* %SeparableConv2D_1_w_4, align 4

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_5"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="30" op_0_bw="15">
<![CDATA[
.preheader4.preheader:15  %sext_ln23_56 = sext i15 %SeparableConv2D_1_w_5 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_56"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="15" op_0_bw="7">
<![CDATA[
.preheader4.preheader:19  %SeparableConv2D_1_w_7 = load i15* %SeparableConv2D_1_w_6, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_7"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="30" op_0_bw="15">
<![CDATA[
.preheader4.preheader:20  %sext_ln23_58 = sext i15 %SeparableConv2D_1_w_7 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_58"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="15" op_0_bw="7">
<![CDATA[
.preheader4.preheader:24  %SeparableConv2D_1_w_9 = load i15* %SeparableConv2D_1_w_8, align 8

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_9"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="30" op_0_bw="15">
<![CDATA[
.preheader4.preheader:25  %sext_ln23_60 = sext i15 %SeparableConv2D_1_w_9 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_60"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="15" op_0_bw="7">
<![CDATA[
.preheader4.preheader:29  %SeparableConv2D_1_w_11 = load i15* %SeparableConv2D_1_w_10, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_11"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="30" op_0_bw="15">
<![CDATA[
.preheader4.preheader:30  %sext_ln23_62 = sext i15 %SeparableConv2D_1_w_11 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_62"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="15" op_0_bw="7">
<![CDATA[
.preheader4.preheader:34  %SeparableConv2D_1_w_13 = load i15* %SeparableConv2D_1_w_12, align 4

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_13"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="30" op_0_bw="15">
<![CDATA[
.preheader4.preheader:35  %sext_ln23_64 = sext i15 %SeparableConv2D_1_w_13 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_64"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="7">
<![CDATA[
.preheader4.preheader:39  %SeparableConv2D_1_w_15 = load i15* %SeparableConv2D_1_w_14, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_15"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="30" op_0_bw="15">
<![CDATA[
.preheader4.preheader:40  %sext_ln23_66 = sext i15 %SeparableConv2D_1_w_15 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_66"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="15" op_0_bw="7">
<![CDATA[
.preheader4.preheader:44  %SeparableConv2D_1_w_17 = load i15* %SeparableConv2D_1_w_16, align 16

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_17"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="30" op_0_bw="15">
<![CDATA[
.preheader4.preheader:45  %sext_ln23_68 = sext i15 %SeparableConv2D_1_w_17 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_68"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="15" op_0_bw="7">
<![CDATA[
.preheader4.preheader:49  %SeparableConv2D_1_w_19 = load i15* %SeparableConv2D_1_w_18, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_19"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="30" op_0_bw="15">
<![CDATA[
.preheader4.preheader:50  %sext_ln23_70 = sext i15 %SeparableConv2D_1_w_19 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_70"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="15" op_0_bw="7">
<![CDATA[
.preheader4.preheader:54  %SeparableConv2D_1_w_21 = load i15* %SeparableConv2D_1_w_20, align 4

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_21"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="30" op_0_bw="15">
<![CDATA[
.preheader4.preheader:55  %sext_ln23_72 = sext i15 %SeparableConv2D_1_w_21 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_72"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="15" op_0_bw="7">
<![CDATA[
.preheader4.preheader:59  %SeparableConv2D_1_w_23 = load i15* %SeparableConv2D_1_w_22, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_23"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="30" op_0_bw="15">
<![CDATA[
.preheader4.preheader:60  %sext_ln23_74 = sext i15 %SeparableConv2D_1_w_23 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_74"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="15" op_0_bw="7">
<![CDATA[
.preheader4.preheader:64  %SeparableConv2D_1_w_25 = load i15* %SeparableConv2D_1_w_24, align 8

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_25"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="30" op_0_bw="15">
<![CDATA[
.preheader4.preheader:65  %sext_ln23_76 = sext i15 %SeparableConv2D_1_w_25 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_76"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="15" op_0_bw="7">
<![CDATA[
.preheader4.preheader:69  %SeparableConv2D_1_w_27 = load i15* %SeparableConv2D_1_w_26, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_27"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="30" op_0_bw="15">
<![CDATA[
.preheader4.preheader:70  %sext_ln23_78 = sext i15 %SeparableConv2D_1_w_27 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_78"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="15" op_0_bw="7">
<![CDATA[
.preheader4.preheader:74  %SeparableConv2D_1_w_29 = load i15* %SeparableConv2D_1_w_28, align 4

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_29"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="30" op_0_bw="15">
<![CDATA[
.preheader4.preheader:75  %sext_ln23_80 = sext i15 %SeparableConv2D_1_w_29 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_80"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="15" op_0_bw="7">
<![CDATA[
.preheader4.preheader:79  %SeparableConv2D_1_w_31 = load i15* %SeparableConv2D_1_w_30, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_31"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="30" op_0_bw="15">
<![CDATA[
.preheader4.preheader:80  %sext_ln23_82 = sext i15 %SeparableConv2D_1_w_31 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_82"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:81  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader4:0  %out_h_0 = phi i4 [ 0, %.preheader4.preheader ], [ %out_h, %.preheader4.loopexit ]

]]></Node>
<StgValue><ssdm name="out_h_0"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader4:1  %icmp_ln17 = icmp eq i4 %out_h_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln17"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:2  %empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader4:3  %out_h = add i4 %out_h_0, 1

]]></Node>
<StgValue><ssdm name="out_h"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:4  br i1 %icmp_ln17, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.preheader:0  %shl_ln23_2 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %out_h_0, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln23_2"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="8">
<![CDATA[
.preheader.preheader:1  %zext_ln23_85 = zext i8 %shl_ln23_2 to i9

]]></Node>
<StgValue><ssdm name="zext_ln23_85"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader.preheader:2  %shl_ln23_3 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h_0, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln23_3"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="9" op_0_bw="5">
<![CDATA[
.preheader.preheader:3  %zext_ln23_86 = zext i5 %shl_ln23_3 to i9

]]></Node>
<StgValue><ssdm name="zext_ln23_86"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:4  %sub_ln23 = sub i9 %zext_ln23_85, %zext_ln23_86

]]></Node>
<StgValue><ssdm name="sub_ln23"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:5  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:0  %out_w_0 = phi i4 [ %out_w, %4 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="out_w_0"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %icmp_ln18 = icmp eq i4 %out_w_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %out_w = add i4 %out_w_0, 1

]]></Node>
<StgValue><ssdm name="out_w"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln18, label %.preheader4.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="4">
<![CDATA[
:0  %zext_ln23_87 = zext i4 %out_w_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln23_87"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %add_ln23 = add i9 %zext_ln23_87, %sub_ln23

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="9">
<![CDATA[
:5  %sext_ln23_118 = sext i9 %add_ln23 to i10

]]></Node>
<StgValue><ssdm name="sext_ln23_118"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:6  %add_ln23_51 = add i10 %sext_ln23_118, 196

]]></Node>
<StgValue><ssdm name="add_ln23_51"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="10">
<![CDATA[
:7  %sext_ln23_52 = sext i10 %add_ln23_51 to i32

]]></Node>
<StgValue><ssdm name="sext_ln23_52"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="32">
<![CDATA[
:8  %zext_ln23_53 = zext i32 %sext_ln23_52 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_53"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %input_addr_64 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_53

]]></Node>
<StgValue><ssdm name="input_addr_64"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="14">
<![CDATA[
:10  %input_load_1 = load i16* %input_addr_64, align 2

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:14  %add_ln23_52 = add i10 %sext_ln23_118, 392

]]></Node>
<StgValue><ssdm name="add_ln23_52"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="10">
<![CDATA[
:15  %zext_ln23_55 = zext i10 %add_ln23_52 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_55"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %input_addr_65 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_55

]]></Node>
<StgValue><ssdm name="input_addr_65"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="14">
<![CDATA[
:17  %input_load_2 = load i16* %input_addr_65, align 2

]]></Node>
<StgValue><ssdm name="input_load_2"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.loopexit:0  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="158" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="11" op_0_bw="9">
<![CDATA[
:4  %sext_ln23_117 = sext i9 %add_ln23 to i11

]]></Node>
<StgValue><ssdm name="sext_ln23_117"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="14">
<![CDATA[
:10  %input_load_1 = load i16* %input_addr_64, align 2

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="30" op_0_bw="16">
<![CDATA[
:11  %sext_ln23_53 = sext i16 %input_load_1 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_53"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:12  %mul_ln23_33 = mul i30 %sext_ln23_54, %sext_ln23_53

]]></Node>
<StgValue><ssdm name="mul_ln23_33"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %trunc_ln23_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_33, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln23_1"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="14">
<![CDATA[
:17  %input_load_2 = load i16* %input_addr_65, align 2

]]></Node>
<StgValue><ssdm name="input_load_2"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="30" op_0_bw="16">
<![CDATA[
:18  %sext_ln23_55 = sext i16 %input_load_2 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_55"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:19  %mul_ln23_34 = mul i30 %sext_ln23_56, %sext_ln23_55

]]></Node>
<StgValue><ssdm name="mul_ln23_34"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20  %trunc_ln23_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_34, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln23_2"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:21  %add_ln23_53 = add i10 %sext_ln23_118, -436

]]></Node>
<StgValue><ssdm name="add_ln23_53"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="10">
<![CDATA[
:22  %zext_ln23_57 = zext i10 %add_ln23_53 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_57"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %input_addr_66 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_57

]]></Node>
<StgValue><ssdm name="input_addr_66"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="14">
<![CDATA[
:24  %input_load_3 = load i16* %input_addr_66, align 2

]]></Node>
<StgValue><ssdm name="input_load_3"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:28  %add_ln23_54 = add i11 %sext_ln23_117, 784

]]></Node>
<StgValue><ssdm name="add_ln23_54"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="11">
<![CDATA[
:29  %zext_ln23_59 = zext i11 %add_ln23_54 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_59"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %input_addr_67 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_59

]]></Node>
<StgValue><ssdm name="input_addr_67"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="14">
<![CDATA[
:31  %input_load_4 = load i16* %input_addr_67, align 2

]]></Node>
<StgValue><ssdm name="input_load_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="175" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="14">
<![CDATA[
:24  %input_load_3 = load i16* %input_addr_66, align 2

]]></Node>
<StgValue><ssdm name="input_load_3"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="30" op_0_bw="16">
<![CDATA[
:25  %sext_ln23_57 = sext i16 %input_load_3 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_57"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:26  %mul_ln23_35 = mul i30 %sext_ln23_58, %sext_ln23_57

]]></Node>
<StgValue><ssdm name="mul_ln23_35"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:27  %trunc_ln23_3 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_35, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln23_3"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="14">
<![CDATA[
:31  %input_load_4 = load i16* %input_addr_67, align 2

]]></Node>
<StgValue><ssdm name="input_load_4"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="30" op_0_bw="16">
<![CDATA[
:32  %sext_ln23_59 = sext i16 %input_load_4 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_59"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:33  %mul_ln23_36 = mul i30 %sext_ln23_60, %sext_ln23_59

]]></Node>
<StgValue><ssdm name="mul_ln23_36"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:34  %trunc_ln23_4 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_36, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln23_4"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:35  %add_ln23_55 = add i11 %sext_ln23_117, 980

]]></Node>
<StgValue><ssdm name="add_ln23_55"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="11">
<![CDATA[
:36  %zext_ln23_61 = zext i11 %add_ln23_55 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_61"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %input_addr_68 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_61

]]></Node>
<StgValue><ssdm name="input_addr_68"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="14">
<![CDATA[
:38  %input_load_5 = load i16* %input_addr_68, align 2

]]></Node>
<StgValue><ssdm name="input_load_5"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:42  %add_ln23_56 = add i11 %sext_ln23_117, -872

]]></Node>
<StgValue><ssdm name="add_ln23_56"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="11">
<![CDATA[
:43  %zext_ln23_63 = zext i11 %add_ln23_56 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_63"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %input_addr_69 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_63

]]></Node>
<StgValue><ssdm name="input_addr_69"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="14">
<![CDATA[
:45  %input_load_6 = load i16* %input_addr_69, align 2

]]></Node>
<StgValue><ssdm name="input_load_6"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:112  %add_ln23_67 = add i16 %trunc_ln23_3, %trunc_ln23_2

]]></Node>
<StgValue><ssdm name="add_ln23_67"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="192" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="14">
<![CDATA[
:38  %input_load_5 = load i16* %input_addr_68, align 2

]]></Node>
<StgValue><ssdm name="input_load_5"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="30" op_0_bw="16">
<![CDATA[
:39  %sext_ln23_61 = sext i16 %input_load_5 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_61"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:40  %mul_ln23_37 = mul i30 %sext_ln23_62, %sext_ln23_61

]]></Node>
<StgValue><ssdm name="mul_ln23_37"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:41  %trunc_ln23_5 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_37, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln23_5"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="14">
<![CDATA[
:45  %input_load_6 = load i16* %input_addr_69, align 2

]]></Node>
<StgValue><ssdm name="input_load_6"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="30" op_0_bw="16">
<![CDATA[
:46  %sext_ln23_63 = sext i16 %input_load_6 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_63"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:47  %mul_ln23_38 = mul i30 %sext_ln23_64, %sext_ln23_63

]]></Node>
<StgValue><ssdm name="mul_ln23_38"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:48  %trunc_ln23_6 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_38, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln23_6"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:49  %add_ln23_57 = add i11 %sext_ln23_117, -676

]]></Node>
<StgValue><ssdm name="add_ln23_57"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="11">
<![CDATA[
:50  %zext_ln23_65 = zext i11 %add_ln23_57 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_65"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %input_addr_70 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_65

]]></Node>
<StgValue><ssdm name="input_addr_70"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="14">
<![CDATA[
:52  %input_load_7 = load i16* %input_addr_70, align 2

]]></Node>
<StgValue><ssdm name="input_load_7"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:56  %add_ln23_58 = add i11 %sext_ln23_117, -480

]]></Node>
<StgValue><ssdm name="add_ln23_58"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="11">
<![CDATA[
:57  %zext_ln23_67 = zext i11 %add_ln23_58 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_67"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %input_addr_71 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_67

]]></Node>
<StgValue><ssdm name="input_addr_71"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="14">
<![CDATA[
:59  %input_load_8 = load i16* %input_addr_71, align 2

]]></Node>
<StgValue><ssdm name="input_load_8"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:113  %add_ln23_69 = add i16 %trunc_ln23_5, %trunc_ln23_4

]]></Node>
<StgValue><ssdm name="add_ln23_69"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="209" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="12" op_0_bw="9">
<![CDATA[
:3  %sext_ln23_116 = sext i9 %add_ln23 to i12

]]></Node>
<StgValue><ssdm name="sext_ln23_116"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="14">
<![CDATA[
:52  %input_load_7 = load i16* %input_addr_70, align 2

]]></Node>
<StgValue><ssdm name="input_load_7"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="30" op_0_bw="16">
<![CDATA[
:53  %sext_ln23_65 = sext i16 %input_load_7 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_65"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:54  %mul_ln23_39 = mul i30 %sext_ln23_66, %sext_ln23_65

]]></Node>
<StgValue><ssdm name="mul_ln23_39"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:55  %trunc_ln23_7 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_39, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln23_7"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="14">
<![CDATA[
:59  %input_load_8 = load i16* %input_addr_71, align 2

]]></Node>
<StgValue><ssdm name="input_load_8"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="30" op_0_bw="16">
<![CDATA[
:60  %sext_ln23_67 = sext i16 %input_load_8 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_67"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:61  %mul_ln23_40 = mul i30 %sext_ln23_68, %sext_ln23_67

]]></Node>
<StgValue><ssdm name="mul_ln23_40"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:62  %trunc_ln23_8 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_40, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln23_8"/></StgValue>
</operation>

<operation id="218" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:63  %add_ln23_59 = add i11 %sext_ln23_117, -284

]]></Node>
<StgValue><ssdm name="add_ln23_59"/></StgValue>
</operation>

<operation id="219" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="11">
<![CDATA[
:64  %zext_ln23_69 = zext i11 %add_ln23_59 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_69"/></StgValue>
</operation>

<operation id="220" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65  %input_addr_72 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_69

]]></Node>
<StgValue><ssdm name="input_addr_72"/></StgValue>
</operation>

<operation id="221" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="14">
<![CDATA[
:66  %input_load_9 = load i16* %input_addr_72, align 2

]]></Node>
<StgValue><ssdm name="input_load_9"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:70  %add_ln23_60 = add i12 %sext_ln23_116, 1960

]]></Node>
<StgValue><ssdm name="add_ln23_60"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="12">
<![CDATA[
:71  %zext_ln23_71 = zext i12 %add_ln23_60 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_71"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72  %input_addr_73 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_71

]]></Node>
<StgValue><ssdm name="input_addr_73"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="14">
<![CDATA[
:73  %input_load_10 = load i16* %input_addr_73, align 2

]]></Node>
<StgValue><ssdm name="input_load_10"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:114  %add_ln23_70 = add i16 %trunc_ln23_7, %trunc_ln23_6

]]></Node>
<StgValue><ssdm name="add_ln23_70"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:115  %add_ln23_71 = add i16 %add_ln23_69, %add_ln23_70

]]></Node>
<StgValue><ssdm name="add_ln23_71"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="228" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="14">
<![CDATA[
:66  %input_load_9 = load i16* %input_addr_72, align 2

]]></Node>
<StgValue><ssdm name="input_load_9"/></StgValue>
</operation>

<operation id="229" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="30" op_0_bw="16">
<![CDATA[
:67  %sext_ln23_69 = sext i16 %input_load_9 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_69"/></StgValue>
</operation>

<operation id="230" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:68  %mul_ln23_41 = mul i30 %sext_ln23_70, %sext_ln23_69

]]></Node>
<StgValue><ssdm name="mul_ln23_41"/></StgValue>
</operation>

<operation id="231" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:69  %trunc_ln23_9 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_41, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln23_9"/></StgValue>
</operation>

<operation id="232" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="14">
<![CDATA[
:73  %input_load_10 = load i16* %input_addr_73, align 2

]]></Node>
<StgValue><ssdm name="input_load_10"/></StgValue>
</operation>

<operation id="233" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="30" op_0_bw="16">
<![CDATA[
:74  %sext_ln23_71 = sext i16 %input_load_10 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_71"/></StgValue>
</operation>

<operation id="234" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:75  %mul_ln23_42 = mul i30 %sext_ln23_72, %sext_ln23_71

]]></Node>
<StgValue><ssdm name="mul_ln23_42"/></StgValue>
</operation>

<operation id="235" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:76  %trunc_ln23_10 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_42, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln23_10"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:77  %add_ln23_61 = add i12 %sext_ln23_116, -1940

]]></Node>
<StgValue><ssdm name="add_ln23_61"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="12">
<![CDATA[
:78  %zext_ln23_73 = zext i12 %add_ln23_61 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_73"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79  %input_addr_74 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_73

]]></Node>
<StgValue><ssdm name="input_addr_74"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="14">
<![CDATA[
:80  %input_load_11 = load i16* %input_addr_74, align 2

]]></Node>
<StgValue><ssdm name="input_load_11"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:84  %add_ln23_62 = add i12 %sext_ln23_116, -1744

]]></Node>
<StgValue><ssdm name="add_ln23_62"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="12">
<![CDATA[
:85  %zext_ln23_75 = zext i12 %add_ln23_62 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_75"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86  %input_addr_75 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_75

]]></Node>
<StgValue><ssdm name="input_addr_75"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="14">
<![CDATA[
:87  %input_load_12 = load i16* %input_addr_75, align 2

]]></Node>
<StgValue><ssdm name="input_load_12"/></StgValue>
</operation>

<operation id="244" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:116  %add_ln23_73 = add i16 %trunc_ln23_9, %trunc_ln23_8

]]></Node>
<StgValue><ssdm name="add_ln23_73"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="245" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="14">
<![CDATA[
:80  %input_load_11 = load i16* %input_addr_74, align 2

]]></Node>
<StgValue><ssdm name="input_load_11"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="30" op_0_bw="16">
<![CDATA[
:81  %sext_ln23_73 = sext i16 %input_load_11 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_73"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:82  %mul_ln23_43 = mul i30 %sext_ln23_74, %sext_ln23_73

]]></Node>
<StgValue><ssdm name="mul_ln23_43"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:83  %trunc_ln23_11 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_43, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln23_11"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="14">
<![CDATA[
:87  %input_load_12 = load i16* %input_addr_75, align 2

]]></Node>
<StgValue><ssdm name="input_load_12"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="30" op_0_bw="16">
<![CDATA[
:88  %sext_ln23_75 = sext i16 %input_load_12 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_75"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:89  %mul_ln23_44 = mul i30 %sext_ln23_76, %sext_ln23_75

]]></Node>
<StgValue><ssdm name="mul_ln23_44"/></StgValue>
</operation>

<operation id="252" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:90  %trunc_ln23_12 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_44, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln23_12"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:91  %add_ln23_63 = add i12 %sext_ln23_116, -1548

]]></Node>
<StgValue><ssdm name="add_ln23_63"/></StgValue>
</operation>

<operation id="254" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="12">
<![CDATA[
:92  %zext_ln23_77 = zext i12 %add_ln23_63 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_77"/></StgValue>
</operation>

<operation id="255" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:93  %input_addr_76 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_77

]]></Node>
<StgValue><ssdm name="input_addr_76"/></StgValue>
</operation>

<operation id="256" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="14">
<![CDATA[
:94  %input_load_13 = load i16* %input_addr_76, align 2

]]></Node>
<StgValue><ssdm name="input_load_13"/></StgValue>
</operation>

<operation id="257" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:98  %add_ln23_64 = add i12 %sext_ln23_116, -1352

]]></Node>
<StgValue><ssdm name="add_ln23_64"/></StgValue>
</operation>

<operation id="258" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="12">
<![CDATA[
:99  %zext_ln23_79 = zext i12 %add_ln23_64 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_79"/></StgValue>
</operation>

<operation id="259" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:100  %input_addr_77 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_79

]]></Node>
<StgValue><ssdm name="input_addr_77"/></StgValue>
</operation>

<operation id="260" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="14">
<![CDATA[
:101  %input_load_14 = load i16* %input_addr_77, align 2

]]></Node>
<StgValue><ssdm name="input_load_14"/></StgValue>
</operation>

<operation id="261" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:117  %add_ln23_74 = add i16 %trunc_ln23_11, %trunc_ln23_10

]]></Node>
<StgValue><ssdm name="add_ln23_74"/></StgValue>
</operation>

<operation id="262" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:118  %add_ln23_75 = add i16 %add_ln23_73, %add_ln23_74

]]></Node>
<StgValue><ssdm name="add_ln23_75"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="263" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="14">
<![CDATA[
:94  %input_load_13 = load i16* %input_addr_76, align 2

]]></Node>
<StgValue><ssdm name="input_load_13"/></StgValue>
</operation>

<operation id="264" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="30" op_0_bw="16">
<![CDATA[
:95  %sext_ln23_77 = sext i16 %input_load_13 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_77"/></StgValue>
</operation>

<operation id="265" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:96  %mul_ln23_45 = mul i30 %sext_ln23_78, %sext_ln23_77

]]></Node>
<StgValue><ssdm name="mul_ln23_45"/></StgValue>
</operation>

<operation id="266" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:97  %trunc_ln23_13 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_45, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln23_13"/></StgValue>
</operation>

<operation id="267" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="14">
<![CDATA[
:101  %input_load_14 = load i16* %input_addr_77, align 2

]]></Node>
<StgValue><ssdm name="input_load_14"/></StgValue>
</operation>

<operation id="268" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="30" op_0_bw="16">
<![CDATA[
:102  %sext_ln23_79 = sext i16 %input_load_14 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_79"/></StgValue>
</operation>

<operation id="269" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:103  %mul_ln23_46 = mul i30 %sext_ln23_80, %sext_ln23_79

]]></Node>
<StgValue><ssdm name="mul_ln23_46"/></StgValue>
</operation>

<operation id="270" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:104  %trunc_ln23_14 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_46, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln23_14"/></StgValue>
</operation>

<operation id="271" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:105  %add_ln23_65 = add i12 %sext_ln23_116, -1156

]]></Node>
<StgValue><ssdm name="add_ln23_65"/></StgValue>
</operation>

<operation id="272" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="12">
<![CDATA[
:106  %zext_ln23_81 = zext i12 %add_ln23_65 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_81"/></StgValue>
</operation>

<operation id="273" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:107  %input_addr_78 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_81

]]></Node>
<StgValue><ssdm name="input_addr_78"/></StgValue>
</operation>

<operation id="274" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="14">
<![CDATA[
:108  %input_load_15 = load i16* %input_addr_78, align 2

]]></Node>
<StgValue><ssdm name="input_load_15"/></StgValue>
</operation>

<operation id="275" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:119  %add_ln23_76 = add i16 %trunc_ln23_13, %trunc_ln23_12

]]></Node>
<StgValue><ssdm name="add_ln23_76"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="276" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="14">
<![CDATA[
:108  %input_load_15 = load i16* %input_addr_78, align 2

]]></Node>
<StgValue><ssdm name="input_load_15"/></StgValue>
</operation>

<operation id="277" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="30" op_0_bw="16">
<![CDATA[
:109  %sext_ln23_81 = sext i16 %input_load_15 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_81"/></StgValue>
</operation>

<operation id="278" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:110  %mul_ln23_47 = mul i30 %sext_ln23_82, %sext_ln23_81

]]></Node>
<StgValue><ssdm name="mul_ln23_47"/></StgValue>
</operation>

<operation id="279" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:111  %trunc_ln23_s = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_47, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln23_s"/></StgValue>
</operation>

<operation id="280" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:120  %add_ln23_77 = add i16 %trunc_ln23_s, %trunc_ln23_14

]]></Node>
<StgValue><ssdm name="add_ln23_77"/></StgValue>
</operation>

<operation id="281" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:121  %add_ln23_78 = add i16 %add_ln23_76, %add_ln23_77

]]></Node>
<StgValue><ssdm name="add_ln23_78"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="282" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="13" op_0_bw="9">
<![CDATA[
:2  %sext_ln23 = sext i9 %add_ln23 to i13

]]></Node>
<StgValue><ssdm name="sext_ln23"/></StgValue>
</operation>

<operation id="283" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:122  %add_ln23_79 = add i16 %add_ln23_75, %add_ln23_78

]]></Node>
<StgValue><ssdm name="add_ln23_79"/></StgValue>
</operation>

<operation id="284" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
:123  br label %2

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="285" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %buffer_0_0 = phi i16 [ %sext_ln19, %1 ], [ %add_ln23_81, %3 ]

]]></Node>
<StgValue><ssdm name="buffer_0_0"/></StgValue>
</operation>

<operation id="286" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %in_d_0_0 = phi i5 [ 0, %1 ], [ %xor_ln20, %3 ]

]]></Node>
<StgValue><ssdm name="in_d_0_0"/></StgValue>
</operation>

<operation id="287" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %icmp_ln20 = icmp eq i5 %in_d_0_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="288" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="289" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln20, label %4, label %3

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="290" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="7" op_0_bw="5">
<![CDATA[
:0  %zext_ln23_88 = zext i5 %in_d_0_0 to i7

]]></Node>
<StgValue><ssdm name="zext_ln23_88"/></StgValue>
</operation>

<operation id="291" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="13" op_0_bw="5">
<![CDATA[
:1  %zext_ln23_89 = zext i5 %in_d_0_0 to i13

]]></Node>
<StgValue><ssdm name="zext_ln23_89"/></StgValue>
</operation>

<operation id="292" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %mul_ln23 = mul i13 %zext_ln23_89, 196

]]></Node>
<StgValue><ssdm name="mul_ln23"/></StgValue>
</operation>

<operation id="293" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3  %add_ln23_49 = add i13 %mul_ln23, %sext_ln23

]]></Node>
<StgValue><ssdm name="add_ln23_49"/></StgValue>
</operation>

<operation id="294" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="13">
<![CDATA[
:4  %sext_ln23_49 = sext i13 %add_ln23_49 to i32

]]></Node>
<StgValue><ssdm name="sext_ln23_49"/></StgValue>
</operation>

<operation id="295" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="32">
<![CDATA[
:5  %zext_ln23_51 = zext i32 %sext_ln23_49 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_51"/></StgValue>
</operation>

<operation id="296" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_51

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="297" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="14">
<![CDATA[
:7  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="298" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:9  %add_ln23_50 = add i7 %shl_ln, %zext_ln23_88

]]></Node>
<StgValue><ssdm name="add_ln23_50"/></StgValue>
</operation>

<operation id="299" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="7">
<![CDATA[
:10  %zext_ln23_52 = zext i7 %add_ln23_50 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_52"/></StgValue>
</operation>

<operation id="300" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %SeparableConv2D_1_w_32 = getelementptr [128 x i15]* @SeparableConv2D_1_w_s, i64 0, i64 %zext_ln23_52

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_32"/></StgValue>
</operation>

<operation id="301" st_id="15" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="15" op_0_bw="7">
<![CDATA[
:12  %SeparableConv2D_1_w_33 = load i15* %SeparableConv2D_1_w_32, align 16

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_33"/></StgValue>
</operation>

<operation id="302" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:21  %xor_ln20 = xor i5 %in_d_0_0, -16

]]></Node>
<StgValue><ssdm name="xor_ln20"/></StgValue>
</operation>

<operation id="303" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="15" op_0_bw="16">
<![CDATA[
:0  %trunc_ln20 = trunc i16 %buffer_0_0 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln20"/></StgValue>
</operation>

<operation id="304" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:1  %tmp = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %buffer_0_0, i32 15)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="305" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
:2  %select_ln27 = select i1 %tmp, i15 0, i15 %trunc_ln20

]]></Node>
<StgValue><ssdm name="select_ln27"/></StgValue>
</operation>

<operation id="306" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="15">
<![CDATA[
:3  %zext_ln27 = zext i15 %select_ln27 to i16

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="307" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4  %add_ln30 = add i12 %sext_ln23_116, %zext_ln16

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="308" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="12">
<![CDATA[
:5  %sext_ln30_2 = sext i12 %add_ln30 to i32

]]></Node>
<StgValue><ssdm name="sext_ln30_2"/></StgValue>
</operation>

<operation id="309" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="32">
<![CDATA[
:6  %zext_ln30 = zext i32 %sext_ln30_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="310" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="311" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:8  store i16 %zext_ln27, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="312" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="313" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="14">
<![CDATA[
:7  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="314" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="30" op_0_bw="16">
<![CDATA[
:8  %sext_ln23_50 = sext i16 %input_load to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_50"/></StgValue>
</operation>

<operation id="315" st_id="16" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="15" op_0_bw="7">
<![CDATA[
:12  %SeparableConv2D_1_w_33 = load i15* %SeparableConv2D_1_w_32, align 16

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_33"/></StgValue>
</operation>

<operation id="316" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="30" op_0_bw="15">
<![CDATA[
:13  %sext_ln23_51 = sext i15 %SeparableConv2D_1_w_33 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_51"/></StgValue>
</operation>

<operation id="317" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:14  %mul_ln23_32 = mul i30 %sext_ln23_50, %sext_ln23_51

]]></Node>
<StgValue><ssdm name="mul_ln23_32"/></StgValue>
</operation>

<operation id="318" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %trunc_ln4 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_32, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="319" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:16  %add_ln23_66 = add i16 %trunc_ln4, %trunc_ln23_1

]]></Node>
<StgValue><ssdm name="add_ln23_66"/></StgValue>
</operation>

<operation id="320" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:17  %add_ln23_68 = add i16 %add_ln23_67, %add_ln23_66

]]></Node>
<StgValue><ssdm name="add_ln23_68"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="321" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:18  %add_ln23_72 = add i16 %add_ln23_71, %add_ln23_68

]]></Node>
<StgValue><ssdm name="add_ln23_72"/></StgValue>
</operation>

<operation id="322" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:19  %add_ln23_80 = add i16 %add_ln23_79, %add_ln23_72

]]></Node>
<StgValue><ssdm name="add_ln23_80"/></StgValue>
</operation>

<operation id="323" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:20  %add_ln23_81 = add i16 %buffer_0_0, %add_ln23_80

]]></Node>
<StgValue><ssdm name="add_ln23_81"/></StgValue>
</operation>

<operation id="324" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0">
<![CDATA[
:22  br label %2

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
