// Seed: 1331090841
module module_0 ();
  wire id_1;
  ;
  tri id_2 = 1;
  assign id_2 = -1'b0;
endmodule
module module_0 #(
    parameter id_1 = 32'd39,
    parameter id_5 = 32'd98
) (
    input tri  id_0,
    input tri1 _id_1
);
  wire [1 'd0 : id_1] id_3;
  integer id_4;
  ;
  wire _id_5;
  ;
  module_0 modCall_1 ();
  logic [7:0][id_1  ==  -1 'h0 : id_5] id_6;
  wire module_1;
  assign id_6[-1'b0 : 1'b0==-1] = -1;
endmodule
