Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Mar 28 22:51:05 2025
| Host         : DESKTOP-R9-7945HX running 64-bit major release  (build 9200)
| Command      : report_utilization -file MY_IP_utilization_placed.rpt -pb MY_IP_utilization_placed.pb
| Design       : MY_IP
| Device       : xck26-sfvc784-2LV-c
| Speed File   : -2LV
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                   | 5691 |     0 |          0 |    117120 |  4.86 |
|   LUT as Logic             | 5110 |     0 |          0 |    117120 |  4.36 |
|   LUT as Memory            |  581 |     0 |          0 |     57600 |  1.01 |
|     LUT as Distributed RAM |  132 |     0 |            |           |       |
|     LUT as Shift Register  |  449 |     0 |            |           |       |
| CLB Registers              | 8929 |     0 |          0 |    234240 |  3.81 |
|   Register as Flip Flop    | 8929 |     0 |          0 |    234240 |  3.81 |
|   Register as Latch        |    0 |     0 |          0 |    234240 |  0.00 |
| CARRY8                     |  207 |     0 |          0 |     14640 |  1.41 |
| F7 Muxes                   |   91 |     0 |          0 |     58560 |  0.16 |
| F8 Muxes                   |    3 |     0 |          0 |     29280 |  0.01 |
| F9 Muxes                   |    0 |     0 |          0 |     14640 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 41    |          Yes |           - |          Set |
| 4181  |          Yes |           - |        Reset |
| 20    |          Yes |         Set |            - |
| 4687  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        | 1514 |     0 |          0 |     14640 | 10.34 |
|   CLBL                                     |  742 |     0 |            |           |       |
|   CLBM                                     |  772 |     0 |            |           |       |
| LUT as Logic                               | 5110 |     0 |          0 |    117120 |  4.36 |
|   using O5 output only                     |   97 |       |            |           |       |
|   using O6 output only                     | 3954 |       |            |           |       |
|   using O5 and O6                          | 1059 |       |            |           |       |
| LUT as Memory                              |  581 |     0 |          0 |     57600 |  1.01 |
|   LUT as Distributed RAM                   |  132 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |  112 |       |            |           |       |
|     using O5 and O6                        |   20 |       |            |           |       |
|   LUT as Shift Register                    |  449 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |   77 |       |            |           |       |
|     using O5 and O6                        |  372 |       |            |           |       |
| CLB Registers                              | 8929 |     0 |          0 |    234240 |  3.81 |
|   Register driven from within the CLB      | 3011 |       |            |           |       |
|   Register driven from outside the CLB     | 5918 |       |            |           |       |
|     LUT in front of the register is unused | 3323 |       |            |           |       |
|     LUT in front of the register is used   | 2595 |       |            |           |       |
| Unique Control Sets                        |  447 |       |          0 |     29280 |  1.53 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |   10 |     0 |          0 |       144 |  6.94 |
|   RAMB36/FIFO*    |   10 |     0 |          0 |       144 |  6.94 |
|     RAMB36E2 only |   10 |       |            |           |       |
|   RAMB18          |    0 |     0 |          0 |       288 |  0.00 |
| URAM              |    0 |     0 |          0 |        64 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |   16 |     0 |          0 |      1248 |  1.28 |
|   DSP48E2 only |   16 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+--------+
|     Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+------------------+------+-------+------------+-----------+--------+
| Bonded IOB       |  186 |     0 |          3 |       186 | 100.00 |
| HPIOB_M          |   58 |     0 |          0 |        58 | 100.00 |
|   INPUT          |   57 |       |            |           |        |
|   OUTPUT         |    1 |       |            |           |        |
|   BIDIR          |    0 |       |            |           |        |
| HPIOB_S          |   58 |     0 |          0 |        58 | 100.00 |
|   INPUT          |   55 |       |            |           |        |
|   OUTPUT         |    3 |       |            |           |        |
|   BIDIR          |    0 |       |            |           |        |
| HDIOB_M          |   35 |     0 |          0 |        35 | 100.00 |
|   INPUT          |   13 |       |            |           |        |
|   OUTPUT         |   22 |       |            |           |        |
|   BIDIR          |    0 |       |            |           |        |
| HDIOB_S          |   35 |     0 |          0 |        35 | 100.00 |
|   INPUT          |   13 |       |            |           |        |
|   OUTPUT         |   22 |       |            |           |        |
|   BIDIR          |    0 |       |            |           |        |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        82 |   0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        82 |   0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        35 |   0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |   0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      1248 |   0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |   0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |   0.00 |
+------------------+------+-------+------------+-----------+--------+


6. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    2 |     0 |          0 |       112 |  1.79 |
| BUFGCE_DIV |    0 |     0 |          0 |        16 |  0.00 |
| BUFG_GT    |    0 |     0 |          0 |        96 |  0.00 |
| BUFG_PS    |    0 |     0 |          0 |        96 |  0.00 |
| BUFGCTRL*  |    0 |     0 |          0 |        32 |  0.00 |
| PLL        |    0 |     0 |          0 |         8 |  0.00 |
| MMCM       |    0 |     0 |          0 |         4 |  0.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |         4 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         1 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         2 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         2 |  0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |  0.00 |
| PS8             |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
| VCU             |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 4687 |            Register |
| FDCE     | 4181 |            Register |
| LUT6     | 2670 |                 CLB |
| LUT2     | 1058 |                 CLB |
| LUT4     |  964 |                 CLB |
| LUT5     |  803 |                 CLB |
| LUT3     |  574 |                 CLB |
| SRLC32E  |  415 |                 CLB |
| SRL16E   |  404 |                 CLB |
| CARRY8   |  207 |                 CLB |
| INBUF    |  138 |                 I/O |
| IBUFCTRL |  138 |              Others |
| RAMD64E  |  112 |                 CLB |
| LUT1     |  100 |                 CLB |
| MUXF7    |   91 |                 CLB |
| FDPE     |   41 |            Register |
| RAMD32   |   36 |                 CLB |
| OBUF     |   32 |                 I/O |
| FDSE     |   20 |            Register |
| OBUFT    |   16 |                 I/O |
| DSP48E2  |   16 |          Arithmetic |
| RAMB36E2 |   10 |            BLOCKRAM |
| RAMS32   |    4 |                 CLB |
| MUXF8    |    3 |                 CLB |
| SRLC16E  |    2 |                 CLB |
| BUFGCE   |    2 |               Clock |
| BSCANE2  |    1 |       Configuration |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+
| dbg_hub  |    1 |
+----------+------+


