// Seed: 2496003142
module module_0 (
    input wire id_0,
    output wand id_1,
    output supply1 id_2,
    input tri0 id_3,
    input wand id_4,
    output tri1 id_5,
    output wand id_6,
    input uwire id_7
);
  logic [7:0] id_9;
  assign module_1.id_1 = 0;
  always_latch @(id_7, negedge id_0) $unsigned(10);
  ;
  logic id_10;
endmodule
module module_1 #(
    parameter id_3 = 32'd35,
    parameter id_7 = 32'd60
) (
    output wor id_0,
    input tri0 id_1,
    input supply1 id_2,
    input uwire _id_3,
    output wor id_4,
    output wand id_5,
    output tri0 id_6,
    input uwire _id_7
    , id_11,
    output tri1 id_8,
    output wor id_9
);
  xor primCall (id_6, id_14, id_13, id_11, id_2, id_1, id_12);
  assign id_6 = -1 == 1;
  parameter id_12 = 1;
  wire id_13;
  ;
  wire id_14;
  ;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_8,
      id_1,
      id_1,
      id_4,
      id_4,
      id_2
  );
  wire [id_3 : id_7] id_15;
endmodule
