Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue Feb 20 21:15:22 2024
| Host         : ysxAshore-Ubuntu running 64-bit Ubuntu 22.04.3 LTS
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'inst_ram'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of inst_ram (xilinx.com:ip:blk_mem_gen:8.4) from (Rev. 4) to (Rev. 6)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Unable to set the value 'true' on parameter 'Load Init File' due to the following failure - 
Validation failed for parameter 'Coe File(Coe_File)' with value 'no_coe_file_loaded' for IP 'inst_ram'. Validation failed for parameter 'Coe File(Coe_File)' with value 'no_coe_file_loaded' for IP 'inst_ram'. No COE file loaded

. Restoring to an old valid value of 'false'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 -user_name inst_ram
set_property -dict "\
  CONFIG.AXILite_SLAVE_S_AXI.ADDR_WIDTH {1} \
  CONFIG.AXILite_SLAVE_S_AXI.ARUSER_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.AWUSER_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.BUSER_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.CLK_DOMAIN {} \
  CONFIG.AXILite_SLAVE_S_AXI.DATA_WIDTH {1} \
  CONFIG.AXILite_SLAVE_S_AXI.FREQ_HZ {100000000} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_BRESP {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_BURST {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_CACHE {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_LOCK {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_PROT {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_QOS {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_REGION {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_RRESP {0} \
  CONFIG.AXILite_SLAVE_S_AXI.HAS_WSTRB {0} \
  CONFIG.AXILite_SLAVE_S_AXI.ID_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.INSERT_VIP {0} \
  CONFIG.AXILite_SLAVE_S_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.AXILite_SLAVE_S_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.AXILite_SLAVE_S_AXI.NUM_READ_THREADS {1} \
  CONFIG.AXILite_SLAVE_S_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.AXILite_SLAVE_S_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.AXILite_SLAVE_S_AXI.PHASE {0.000} \
  CONFIG.AXILite_SLAVE_S_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.AXILite_SLAVE_S_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.AXILite_SLAVE_S_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.AXILite_SLAVE_S_AXI.RUSER_WIDTH {0} \
  CONFIG.AXILite_SLAVE_S_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.AXILite_SLAVE_S_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.AXILite_SLAVE_S_AXI.WUSER_WIDTH {0} \
  CONFIG.AXI_ID_Width {4} \
  CONFIG.AXI_SLAVE_S_AXI.ADDR_WIDTH {1} \
  CONFIG.AXI_SLAVE_S_AXI.ARUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.AWUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.BUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.CLK_DOMAIN {} \
  CONFIG.AXI_SLAVE_S_AXI.DATA_WIDTH {1} \
  CONFIG.AXI_SLAVE_S_AXI.FREQ_HZ {100000000} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_BRESP {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_BURST {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_CACHE {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_LOCK {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_PROT {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_QOS {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_REGION {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_RRESP {0} \
  CONFIG.AXI_SLAVE_S_AXI.HAS_WSTRB {0} \
  CONFIG.AXI_SLAVE_S_AXI.ID_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.INSERT_VIP {0} \
  CONFIG.AXI_SLAVE_S_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_READ_THREADS {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.AXI_SLAVE_S_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.AXI_SLAVE_S_AXI.PHASE {0.000} \
  CONFIG.AXI_SLAVE_S_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.AXI_SLAVE_S_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.AXI_SLAVE_S_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.AXI_SLAVE_S_AXI.RUSER_WIDTH {0} \
  CONFIG.AXI_SLAVE_S_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.AXI_SLAVE_S_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.AXI_SLAVE_S_AXI.WUSER_WIDTH {0} \
  CONFIG.AXI_Slave_Type {Memory_Slave} \
  CONFIG.AXI_Type {AXI4_Full} \
  CONFIG.Additional_Inputs_for_Power_Estimation {false} \
  CONFIG.Algorithm {Minimum_Area} \
  CONFIG.Assume_Synchronous_Clk {false} \
  CONFIG.BRAM_PORTA.MASTER_TYPE {OTHER} \
  CONFIG.BRAM_PORTA.MEM_ECC {NONE} \
  CONFIG.BRAM_PORTA.MEM_SIZE {8192} \
  CONFIG.BRAM_PORTA.MEM_WIDTH {32} \
  CONFIG.BRAM_PORTA.READ_LATENCY {1} \
  CONFIG.BRAM_PORTA.READ_WRITE_MODE {} \
  CONFIG.BRAM_PORTB.MASTER_TYPE {OTHER} \
  CONFIG.BRAM_PORTB.MEM_ECC {NONE} \
  CONFIG.BRAM_PORTB.MEM_SIZE {8192} \
  CONFIG.BRAM_PORTB.MEM_WIDTH {32} \
  CONFIG.BRAM_PORTB.READ_LATENCY {1} \
  CONFIG.BRAM_PORTB.READ_WRITE_MODE {} \
  CONFIG.Byte_Size {8} \
  CONFIG.CLK.ACLK.ASSOCIATED_BUSIF {AXI_SLAVE_S_AXI:AXILite_SLAVE_S_AXI} \
  CONFIG.CLK.ACLK.ASSOCIATED_PORT {} \
  CONFIG.CLK.ACLK.ASSOCIATED_RESET {s_aresetn} \
  CONFIG.CLK.ACLK.CLK_DOMAIN {} \
  CONFIG.CLK.ACLK.FREQ_HZ {100000000} \
  CONFIG.CLK.ACLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.CLK.ACLK.INSERT_VIP {0} \
  CONFIG.CLK.ACLK.PHASE {0.000} \
  CONFIG.CTRL_ECC_ALGO {NONE} \
  CONFIG.Coe_File {../../../../../func/obj/inst_ram.coe} \
  CONFIG.Collision_Warnings {ALL} \
  CONFIG.Component_Name {inst_ram} \
  CONFIG.Disable_Collision_Warnings {false} \
  CONFIG.Disable_Out_of_Range_Warnings {false} \
  CONFIG.ECC {false} \
  CONFIG.EN_DEEPSLEEP_PIN {false} \
  CONFIG.EN_ECC_PIPE {false} \
  CONFIG.EN_SAFETY_CKT {false} \
  CONFIG.EN_SHUTDOWN_PIN {false} \
  CONFIG.EN_SLEEP_PIN {false} \
  CONFIG.Enable_32bit_Address {false} \
  CONFIG.Enable_A {Use_ENA_Pin} \
  CONFIG.Enable_B {Always_Enabled} \
  CONFIG.Error_Injection_Type {Single_Bit_Error_Injection} \
  CONFIG.Fill_Remaining_Memory_Locations {false} \
  CONFIG.Interface_Type {Native} \
  CONFIG.Load_Init_File {true} \
  CONFIG.MEM_FILE {no_mem_loaded} \
  CONFIG.Memory_Type {Single_Port_RAM} \
  CONFIG.Operating_Mode_A {WRITE_FIRST} \
  CONFIG.Operating_Mode_B {WRITE_FIRST} \
  CONFIG.Output_Reset_Value_A {0} \
  CONFIG.Output_Reset_Value_B {0} \
  CONFIG.PRIM_type_to_Implement {BRAM} \
  CONFIG.Pipeline_Stages {0} \
  CONFIG.Port_A_Clock {100} \
  CONFIG.Port_A_Enable_Rate {100} \
  CONFIG.Port_A_Write_Rate {50} \
  CONFIG.Port_B_Clock {0} \
  CONFIG.Port_B_Enable_Rate {0} \
  CONFIG.Port_B_Write_Rate {0} \
  CONFIG.Primitive {8kx2} \
  CONFIG.RD_ADDR_CHNG_A {false} \
  CONFIG.RD_ADDR_CHNG_B {false} \
  CONFIG.READ_LATENCY_A {1} \
  CONFIG.READ_LATENCY_B {1} \
  CONFIG.RST.ARESETN.INSERT_VIP {0} \
  CONFIG.RST.ARESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.Read_Width_A {32} \
  CONFIG.Read_Width_B {32} \
  CONFIG.Register_PortA_Output_of_Memory_Core {false} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
  CONFIG.Register_PortB_Output_of_Memory_Core {false} \
  CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
  CONFIG.Remaining_Memory_Locations {0} \
  CONFIG.Reset_Memory_Latch_A {false} \
  CONFIG.Reset_Memory_Latch_B {false} \
  CONFIG.Reset_Priority_A {CE} \
  CONFIG.Reset_Priority_B {CE} \
  CONFIG.Reset_Type {SYNC} \
  CONFIG.Use_AXI_ID {false} \
  CONFIG.Use_Byte_Write_Enable {true} \
  CONFIG.Use_Error_Injection_Pins {false} \
  CONFIG.Use_REGCEA_Pin {false} \
  CONFIG.Use_REGCEB_Pin {false} \
  CONFIG.Use_RSTA_Pin {false} \
  CONFIG.Use_RSTB_Pin {false} \
  CONFIG.Write_Depth_A {262144} \
  CONFIG.Write_Width_A {32} \
  CONFIG.Write_Width_B {32} \
  CONFIG.ecctype {No_ECC} \
  CONFIG.register_porta_input_of_softecc {false} \
  CONFIG.register_portb_output_of_softecc {false} \
  CONFIG.softecc {false} \
  CONFIG.use_bram_block {Stand_Alone} " [get_ips inst_ram]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue Feb 20 21:15:21 2024
| Host         : ysxAshore-Ubuntu running 64-bit Ubuntu 22.04.3 LTS
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'data_ram'

1. Summary
----------

SUCCESS in the upgrade of data_ram (xilinx.com:ip:blk_mem_gen:8.4) from (Rev. 4) to (Rev. 6)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue Feb 20 21:15:21 2024
| Host         : ysxAshore-Ubuntu running 64-bit Ubuntu 22.04.3 LTS
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'clk_pll'

1. Summary
----------

SUCCESS in the upgrade of clk_pll (xilinx.com:ip:clk_wiz:6.0) from (Rev. 4) to (Rev. 12)

