Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Dec 11 17:19:09 2023
| Host         : LAPTOP-RKFHNDQJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file flightController_timing_summary_routed.rpt -pb flightController_timing_summary_routed.pb -rpx flightController_timing_summary_routed.rpx -warn_on_violation
| Design       : flightController
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3669)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7314)
5. checking no_input_delay (2)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3669)
---------------------------
 There are 3669 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7314)
---------------------------------------------------
 There are 7314 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 7319          inf        0.000                      0                 7319           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          7319 Endpoints
Min Delay          7319 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pidBlock/input1_reg[-1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/SHARED_FPU/output_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.911ns  (logic 12.956ns (24.958%)  route 38.955ns (75.042%))
  Logic Levels:           40  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=3 LUT3=4 LUT4=4 LUT5=6 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y129        FDRE                         0.000     0.000 r  pidBlock/input1_reg[-1]/C
    SLICE_X29Y129        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  pidBlock/input1_reg[-1]/Q
                         net (fo=31, routed)          2.679     3.135    pidBlock/SHARED_FPU/Q[22]
    SLICE_X15Y111        LUT3 (Prop_lut3_I2_O)        0.152     3.287 f  pidBlock/SHARED_FPU/i___219_i_4/O
                         net (fo=1, routed)           0.944     4.231    pidBlock/SHARED_FPU/i___219_i_4_n_0
    SLICE_X15Y110        LUT6 (Prop_lut6_I3_O)        0.332     4.563 f  pidBlock/SHARED_FPU/i___219_i_2/O
                         net (fo=14, routed)          0.850     5.413    pidBlock/SHARED_FPU/i___219_i_2_n_0
    SLICE_X14Y109        LUT2 (Prop_lut2_I1_O)        0.150     5.563 f  pidBlock/SHARED_FPU/i___106_i_3/O
                         net (fo=14, routed)          0.728     6.291    pidBlock/SHARED_FPU/i___106_i_3_n_0
    SLICE_X14Y110        LUT5 (Prop_lut5_I4_O)        0.354     6.645 r  pidBlock/SHARED_FPU/fract0_i_88/O
                         net (fo=27, routed)          0.826     7.471    pidBlock/SHARED_FPU/fract0_i_88_n_0
    SLICE_X14Y109        LUT3 (Prop_lut3_I1_O)        0.348     7.819 r  pidBlock/SHARED_FPU/fract0_i_103/O
                         net (fo=19, routed)          1.887     9.706    pidBlock/SHARED_FPU/fract0_i_103_n_0
    SLICE_X1Y109         LUT4 (Prop_lut4_I0_O)        0.124     9.830 r  pidBlock/SHARED_FPU/fract0_i_114/O
                         net (fo=1, routed)           0.667    10.497    pidBlock/SHARED_FPU/fract0_i_114_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I5_O)        0.124    10.621 r  pidBlock/SHARED_FPU/fract0_i_74/O
                         net (fo=3, routed)           1.515    12.136    pidBlock/SHARED_FPU/fract0_i_74_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I5_O)        0.124    12.260 r  pidBlock/SHARED_FPU/fract0_i_76/O
                         net (fo=2, routed)           1.031    13.291    pidBlock/SHARED_FPU/fract0_i_76_n_0
    SLICE_X3Y93          LUT3 (Prop_lut3_I0_O)        0.124    13.415 r  pidBlock/SHARED_FPU/fract0_i_29/O
                         net (fo=1, routed)           1.023    14.438    pidBlock/SHARED_FPU/fractr[12]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    18.474 r  pidBlock/SHARED_FPU/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.476    pidBlock/SHARED_FPU/fract0_n_106
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    19.994 f  pidBlock/SHARED_FPU/fract0__0/P[14]
                         net (fo=13, routed)          2.300    22.294    pidBlock/SHARED_FPU/l72_in
    SLICE_X10Y88         LUT4 (Prop_lut4_I3_O)        0.124    22.418 f  pidBlock/SHARED_FPU/i___71_i_9/O
                         net (fo=6, routed)           0.990    23.409    pidBlock/SHARED_FPU/i___71_i_9_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I4_O)        0.124    23.533 f  pidBlock/SHARED_FPU/i___71_i_4/O
                         net (fo=14, routed)          1.021    24.554    pidBlock/SHARED_FPU/i___71_i_4_n_0
    SLICE_X15Y87         LUT6 (Prop_lut6_I5_O)        0.124    24.678 r  pidBlock/SHARED_FPU/i___56_i_9/O
                         net (fo=5, routed)           0.682    25.360    pidBlock/SHARED_FPU/i___56_i_9_n_0
    SLICE_X14Y87         LUT6 (Prop_lut6_I4_O)        0.124    25.484 r  pidBlock/SHARED_FPU/i___65_i_2/O
                         net (fo=3, routed)           1.847    27.331    pidBlock/SHARED_FPU/i___65_i_2_n_0
    SLICE_X14Y101        LUT3 (Prop_lut3_I0_O)        0.148    27.479 r  pidBlock/SHARED_FPU/i___136_i_11/O
                         net (fo=2, routed)           0.445    27.925    pidBlock/SHARED_FPU/i___136_i_11_n_0
    SLICE_X14Y100        LUT5 (Prop_lut5_I3_O)        0.328    28.253 r  pidBlock/SHARED_FPU/i___136_i_7/O
                         net (fo=2, routed)           0.722    28.974    pidBlock/SHARED_FPU/i___136_i_7_n_0
    SLICE_X15Y100        LUT6 (Prop_lut6_I0_O)        0.124    29.098 r  pidBlock/SHARED_FPU/i___136_i_9/O
                         net (fo=1, routed)           0.000    29.098    pidBlock/SHARED_FPU/i___136_i_9_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.648 r  pidBlock/SHARED_FPU/i___136_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.648    pidBlock/SHARED_FPU/i___136_i_2_n_0
    SLICE_X15Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.870 f  pidBlock/SHARED_FPU/i___136_i_1/O[0]
                         net (fo=4, routed)           0.890    30.760    pidBlock/SHARED_FPU/i___136_i_1_n_7
    SLICE_X14Y101        LUT2 (Prop_lut2_I1_O)        0.327    31.087 r  pidBlock/SHARED_FPU/i___67_i_7/O
                         net (fo=1, routed)           0.815    31.903    pidBlock/SHARED_FPU/i___67_i_7_n_0
    SLICE_X14Y100        LUT6 (Prop_lut6_I5_O)        0.348    32.251 f  pidBlock/SHARED_FPU/i___67_i_3/O
                         net (fo=1, routed)           1.090    33.340    pidBlock/SHARED_FPU/i___67_i_3_n_0
    SLICE_X14Y89         LUT5 (Prop_lut5_I3_O)        0.124    33.464 r  pidBlock/SHARED_FPU/i___67_i_1/O
                         net (fo=55, routed)          0.837    34.301    pidBlock/SHARED_FPU/i___67_i_1_n_0
    SLICE_X14Y88         LUT6 (Prop_lut6_I2_O)        0.124    34.425 r  pidBlock/SHARED_FPU/i___56_i_1/O
                         net (fo=71, routed)          3.777    38.202    pidBlock/SHARED_FPU/i___56_i_1_n_0
    SLICE_X10Y76         LUT5 (Prop_lut5_I3_O)        0.124    38.326 r  pidBlock/SHARED_FPU/i___57/O
                         net (fo=34, routed)          2.454    40.780    pidBlock/SHARED_FPU/i___57_n_0
    SLICE_X12Y79         LUT2 (Prop_lut2_I1_O)        0.124    40.904 r  pidBlock/SHARED_FPU/output[7]_i_2001/O
                         net (fo=1, routed)           0.000    40.904    pidBlock/SHARED_FPU/output[7]_i_2001_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    41.284 r  pidBlock/SHARED_FPU/output_reg[7]_i_1822/CO[3]
                         net (fo=1, routed)           0.000    41.284    pidBlock/SHARED_FPU/output_reg[7]_i_1822_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.401 r  pidBlock/SHARED_FPU/output_reg[7]_i_1454/CO[3]
                         net (fo=1, routed)           0.000    41.401    pidBlock/SHARED_FPU/output_reg[7]_i_1454_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.518 r  pidBlock/SHARED_FPU/output_reg[7]_i_982/CO[3]
                         net (fo=1, routed)           0.000    41.518    pidBlock/SHARED_FPU/output_reg[7]_i_982_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.635 f  pidBlock/SHARED_FPU/output_reg[7]_i_539/CO[3]
                         net (fo=1, routed)           1.380    43.015    pidBlock/SHARED_FPU/orx17_in
    SLICE_X9Y88          LUT4 (Prop_lut4_I0_O)        0.150    43.165 f  pidBlock/SHARED_FPU/output[7]_i_245/O
                         net (fo=1, routed)           0.436    43.601    pidBlock/SHARED_FPU/output[7]_i_245_n_0
    SLICE_X9Y88          LUT5 (Prop_lut5_I4_O)        0.326    43.927 f  pidBlock/SHARED_FPU/output[7]_i_135/O
                         net (fo=1, routed)           1.044    44.971    pidBlock/SHARED_FPU/output[7]_i_135_n_0
    SLICE_X8Y89          LUT6 (Prop_lut6_I5_O)        0.124    45.095 f  pidBlock/SHARED_FPU/output[7]_i_83/O
                         net (fo=1, routed)           0.870    45.965    pidBlock/SHARED_FPU/output[7]_i_83_n_0
    SLICE_X7Y86          LUT4 (Prop_lut4_I3_O)        0.124    46.089 f  pidBlock/SHARED_FPU/output[7]_i_54/O
                         net (fo=1, routed)           0.905    46.994    pidBlock/SHARED_FPU/output[7]_i_54_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I1_O)        0.124    47.118 f  pidBlock/SHARED_FPU/output[7]_i_21/O
                         net (fo=1, routed)           0.447    47.565    pidBlock/SHARED_FPU/output[7]_i_21_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124    47.689 r  pidBlock/SHARED_FPU/output[7]_i_6/O
                         net (fo=29, routed)          1.418    49.108    pidBlock/SHARED_FPU/output[7]_i_6_n_0
    SLICE_X13Y96         LUT6 (Prop_lut6_I1_O)        0.124    49.232 r  pidBlock/SHARED_FPU/output[2]_i_9/O
                         net (fo=25, routed)          1.631    50.863    pidBlock/SHARED_FPU/output[2]_i_9_n_0
    SLICE_X18Y102        LUT6 (Prop_lut6_I5_O)        0.124    50.987 r  pidBlock/SHARED_FPU/output[2]_i_4/O
                         net (fo=1, routed)           0.801    51.787    pidBlock/SHARED_FPU/output[2]_i_4_n_0
    SLICE_X18Y103        LUT6 (Prop_lut6_I5_O)        0.124    51.911 r  pidBlock/SHARED_FPU/output[2]_i_1/O
                         net (fo=1, routed)           0.000    51.911    pidBlock/SHARED_FPU/output[2]_i_1_n_0
    SLICE_X18Y103        FDRE                                         r  pidBlock/SHARED_FPU/output_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data0_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.906ns  (logic 8.648ns (16.661%)  route 43.258ns (83.339%))
  Logic Levels:           45  (CARRY4=11 FDRE=1 LUT2=4 LUT3=3 LUT4=8 LUT5=6 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data0_reg[1]/C
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  DIST_MATRIX/matrixReloaded/data0_reg[1]/Q
                         net (fo=21, routed)          2.398     2.854    DIST_MATRIX/matrixReloaded/fpuCalculations/i___95_i_3_0[7]
    SLICE_X44Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.978 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___79_i_7__0/O
                         net (fo=1, routed)           0.279     3.257    DIST_MATRIX/matrixReloaded/fpuCalculations/i___79_i_7__0_n_0
    SLICE_X44Y57         LUT5 (Prop_lut5_I4_O)        0.124     3.381 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___79_i_3__0/O
                         net (fo=50, routed)          1.695     5.076    DIST_MATRIX/matrixReloaded/fpuCalculations/i___79_i_3__0_n_0
    SLICE_X38Y51         LUT4 (Prop_lut4_I0_O)        0.124     5.200 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___81/O
                         net (fo=1, routed)           0.000     5.200    DIST_MATRIX/matrixReloaded/fpuCalculations/i___81_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.713 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___92_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.713    DIST_MATRIX/matrixReloaded/fpuCalculations/i___92_i_2_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.830 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___118_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.830    DIST_MATRIX/matrixReloaded/fpuCalculations/i___118_i_1_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.084 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_3/CO[0]
                         net (fo=91, routed)          1.936     8.020    DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_3_n_3
    SLICE_X34Y51         LUT4 (Prop_lut4_I0_O)        0.367     8.387 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___190_i_1__0/O
                         net (fo=46, routed)          1.784    10.171    DIST_MATRIX/matrixReloaded/fpuCalculations/i___190_i_1__0_n_0
    SLICE_X30Y52         LUT4 (Prop_lut4_I0_O)        0.124    10.295 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___192/O
                         net (fo=1, routed)           0.670    10.966    DIST_MATRIX/matrixReloaded/fpuCalculations/i___192_n_0
    SLICE_X30Y52         LUT6 (Prop_lut6_I5_O)        0.124    11.090 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___28_i_49__0/O
                         net (fo=2, routed)           0.884    11.974    DIST_MATRIX/matrixReloaded/fpuCalculations/i___28_i_49__0_n_0
    SLICE_X30Y53         LUT3 (Prop_lut3_I2_O)        0.124    12.098 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_64__0/O
                         net (fo=2, routed)           0.838    12.936    DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_64__0_n_0
    SLICE_X30Y54         LUT2 (Prop_lut2_I1_O)        0.124    13.060 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_57__0/O
                         net (fo=2, routed)           1.053    14.113    DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_57__0_n_0
    SLICE_X29Y54         LUT5 (Prop_lut5_I2_O)        0.124    14.237 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_28__0/O
                         net (fo=1, routed)           0.811    15.048    DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_28__0_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I3_O)        0.124    15.172 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_22__0/O
                         net (fo=1, routed)           0.552    15.724    DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_22__0_n_0
    SLICE_X37Y54         LUT6 (Prop_lut6_I4_O)        0.124    15.848 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_15__0/O
                         net (fo=1, routed)           0.497    16.345    DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_15__0_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I3_O)        0.124    16.469 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_8/O
                         net (fo=1, routed)           0.000    16.469    DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_8_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.019 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.019    DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_1_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.241 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___49_i_3/O[0]
                         net (fo=12, routed)          2.682    19.923    DIST_MATRIX/matrixReloaded/fpuCalculations/l120_in
    SLICE_X32Y63         LUT4 (Prop_lut4_I2_O)        0.299    20.222 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_19__0/O
                         net (fo=4, routed)           0.977    21.199    DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_19__0_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I5_O)        0.124    21.323 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_8__0/O
                         net (fo=7, routed)           0.994    22.317    DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_8__0_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I1_O)        0.124    22.441 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___26_i_7__0/O
                         net (fo=11, routed)          1.469    23.910    DIST_MATRIX/matrixReloaded/fpuCalculations/i___26_i_7__0_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I1_O)        0.124    24.034 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_15__0/O
                         net (fo=1, routed)           1.165    25.199    DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_15__0_n_0
    SLICE_X39Y67         LUT4 (Prop_lut4_I3_O)        0.124    25.323 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_10/O
                         net (fo=1, routed)           0.000    25.323    DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_10_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.724 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.724    DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_2_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.058 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___204_i_2/O[1]
                         net (fo=6, routed)           0.898    26.955    DIST_MATRIX/matrixReloaded/fpuCalculations/i___204_i_2_n_6
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.303    27.258 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_13__0/O
                         net (fo=1, routed)           0.810    28.068    DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_13__0_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I5_O)        0.124    28.192 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_3__0/O
                         net (fo=3, routed)           1.005    29.197    DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_3__0_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I0_O)        0.124    29.321 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_1__0/O
                         net (fo=38, routed)          2.511    31.833    DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_1__0_n_0
    SLICE_X34Y68         LUT5 (Prop_lut5_I4_O)        0.124    31.957 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___202_i_1__0/O
                         net (fo=89, routed)          3.436    35.392    DIST_MATRIX/matrixReloaded/fpuCalculations/i___28_i_12__0_n_0
    SLICE_X28Y55         LUT2 (Prop_lut2_I1_O)        0.124    35.516 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___84_i_1__0/O
                         net (fo=74, routed)          3.014    38.530    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_543__0_n_0
    SLICE_X37Y65         LUT3 (Prop_lut3_I1_O)        0.124    38.654 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___27__0_i_1__0/O
                         net (fo=45, routed)          1.963    40.617    DIST_MATRIX/matrixReloaded/fpuCalculations/i___27__0_i_1__0_n_0
    SLICE_X30Y56         LUT2 (Prop_lut2_I0_O)        0.124    40.741 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_2017__0/O
                         net (fo=1, routed)           0.000    40.741    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_2017__0_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.254 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1860/CO[3]
                         net (fo=1, routed)           0.000    41.254    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1860_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.371 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1519/CO[3]
                         net (fo=1, routed)           0.000    41.371    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1519_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.488 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1055/CO[3]
                         net (fo=1, routed)           0.000    41.488    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1055_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.645 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_602/CO[1]
                         net (fo=1, routed)           0.964    42.608    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_602_n_2
    SLICE_X28Y61         LUT4 (Prop_lut4_I0_O)        0.332    42.940 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_271__0/O
                         net (fo=1, routed)           0.444    43.384    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_271__0_n_0
    SLICE_X28Y61         LUT5 (Prop_lut5_I4_O)        0.124    43.508 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_145__0/O
                         net (fo=1, routed)           0.417    43.926    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_145__0_n_0
    SLICE_X28Y62         LUT6 (Prop_lut6_I5_O)        0.124    44.050 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_112__0/O
                         net (fo=1, routed)           0.688    44.737    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_112__0_n_0
    SLICE_X29Y66         LUT4 (Prop_lut4_I0_O)        0.124    44.861 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_68__0/O
                         net (fo=1, routed)           1.077    45.938    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_68__0_n_0
    SLICE_X36Y60         LUT5 (Prop_lut5_I4_O)        0.124    46.062 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_31__0/O
                         net (fo=1, routed)           0.876    46.938    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_31__0_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.124    47.062 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_11__0/O
                         net (fo=30, routed)          1.294    48.357    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_11__0_n_0
    SLICE_X42Y62         LUT6 (Prop_lut6_I0_O)        0.124    48.481 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_9__0/O
                         net (fo=3, routed)           0.984    49.464    DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_9__0_n_0
    SLICE_X42Y65         LUT3 (Prop_lut3_I0_O)        0.124    49.588 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-1]_i_2__0/O
                         net (fo=22, routed)          2.194    51.782    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-1]_i_2__0_n_0
    SLICE_X51Y63         LUT5 (Prop_lut5_I1_O)        0.124    51.906 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-4]_i_1__0/O
                         net (fo=1, routed)           0.000    51.906    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-4]_i_1__0_n_0
    SLICE_X51Y63         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data0_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.905ns  (logic 8.648ns (16.661%)  route 43.257ns (83.339%))
  Logic Levels:           45  (CARRY4=11 FDRE=1 LUT2=4 LUT3=3 LUT4=8 LUT5=6 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data0_reg[1]/C
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  DIST_MATRIX/matrixReloaded/data0_reg[1]/Q
                         net (fo=21, routed)          2.398     2.854    DIST_MATRIX/matrixReloaded/fpuCalculations/i___95_i_3_0[7]
    SLICE_X44Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.978 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___79_i_7__0/O
                         net (fo=1, routed)           0.279     3.257    DIST_MATRIX/matrixReloaded/fpuCalculations/i___79_i_7__0_n_0
    SLICE_X44Y57         LUT5 (Prop_lut5_I4_O)        0.124     3.381 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___79_i_3__0/O
                         net (fo=50, routed)          1.695     5.076    DIST_MATRIX/matrixReloaded/fpuCalculations/i___79_i_3__0_n_0
    SLICE_X38Y51         LUT4 (Prop_lut4_I0_O)        0.124     5.200 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___81/O
                         net (fo=1, routed)           0.000     5.200    DIST_MATRIX/matrixReloaded/fpuCalculations/i___81_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.713 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___92_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.713    DIST_MATRIX/matrixReloaded/fpuCalculations/i___92_i_2_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.830 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___118_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.830    DIST_MATRIX/matrixReloaded/fpuCalculations/i___118_i_1_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.084 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_3/CO[0]
                         net (fo=91, routed)          1.936     8.020    DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_3_n_3
    SLICE_X34Y51         LUT4 (Prop_lut4_I0_O)        0.367     8.387 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___190_i_1__0/O
                         net (fo=46, routed)          1.784    10.171    DIST_MATRIX/matrixReloaded/fpuCalculations/i___190_i_1__0_n_0
    SLICE_X30Y52         LUT4 (Prop_lut4_I0_O)        0.124    10.295 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___192/O
                         net (fo=1, routed)           0.670    10.966    DIST_MATRIX/matrixReloaded/fpuCalculations/i___192_n_0
    SLICE_X30Y52         LUT6 (Prop_lut6_I5_O)        0.124    11.090 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___28_i_49__0/O
                         net (fo=2, routed)           0.884    11.974    DIST_MATRIX/matrixReloaded/fpuCalculations/i___28_i_49__0_n_0
    SLICE_X30Y53         LUT3 (Prop_lut3_I2_O)        0.124    12.098 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_64__0/O
                         net (fo=2, routed)           0.838    12.936    DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_64__0_n_0
    SLICE_X30Y54         LUT2 (Prop_lut2_I1_O)        0.124    13.060 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_57__0/O
                         net (fo=2, routed)           1.053    14.113    DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_57__0_n_0
    SLICE_X29Y54         LUT5 (Prop_lut5_I2_O)        0.124    14.237 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_28__0/O
                         net (fo=1, routed)           0.811    15.048    DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_28__0_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I3_O)        0.124    15.172 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_22__0/O
                         net (fo=1, routed)           0.552    15.724    DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_22__0_n_0
    SLICE_X37Y54         LUT6 (Prop_lut6_I4_O)        0.124    15.848 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_15__0/O
                         net (fo=1, routed)           0.497    16.345    DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_15__0_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I3_O)        0.124    16.469 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_8/O
                         net (fo=1, routed)           0.000    16.469    DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_8_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.019 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.019    DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_1_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.241 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___49_i_3/O[0]
                         net (fo=12, routed)          2.682    19.923    DIST_MATRIX/matrixReloaded/fpuCalculations/l120_in
    SLICE_X32Y63         LUT4 (Prop_lut4_I2_O)        0.299    20.222 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_19__0/O
                         net (fo=4, routed)           0.977    21.199    DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_19__0_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I5_O)        0.124    21.323 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_8__0/O
                         net (fo=7, routed)           0.994    22.317    DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_8__0_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I1_O)        0.124    22.441 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___26_i_7__0/O
                         net (fo=11, routed)          1.469    23.910    DIST_MATRIX/matrixReloaded/fpuCalculations/i___26_i_7__0_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I1_O)        0.124    24.034 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_15__0/O
                         net (fo=1, routed)           1.165    25.199    DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_15__0_n_0
    SLICE_X39Y67         LUT4 (Prop_lut4_I3_O)        0.124    25.323 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_10/O
                         net (fo=1, routed)           0.000    25.323    DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_10_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.724 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.724    DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_2_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.058 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___204_i_2/O[1]
                         net (fo=6, routed)           0.898    26.955    DIST_MATRIX/matrixReloaded/fpuCalculations/i___204_i_2_n_6
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.303    27.258 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_13__0/O
                         net (fo=1, routed)           0.810    28.068    DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_13__0_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I5_O)        0.124    28.192 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_3__0/O
                         net (fo=3, routed)           1.005    29.197    DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_3__0_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I0_O)        0.124    29.321 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_1__0/O
                         net (fo=38, routed)          2.511    31.833    DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_1__0_n_0
    SLICE_X34Y68         LUT5 (Prop_lut5_I4_O)        0.124    31.957 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___202_i_1__0/O
                         net (fo=89, routed)          3.436    35.392    DIST_MATRIX/matrixReloaded/fpuCalculations/i___28_i_12__0_n_0
    SLICE_X28Y55         LUT2 (Prop_lut2_I1_O)        0.124    35.516 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___84_i_1__0/O
                         net (fo=74, routed)          3.014    38.530    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_543__0_n_0
    SLICE_X37Y65         LUT3 (Prop_lut3_I1_O)        0.124    38.654 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___27__0_i_1__0/O
                         net (fo=45, routed)          1.963    40.617    DIST_MATRIX/matrixReloaded/fpuCalculations/i___27__0_i_1__0_n_0
    SLICE_X30Y56         LUT2 (Prop_lut2_I0_O)        0.124    40.741 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_2017__0/O
                         net (fo=1, routed)           0.000    40.741    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_2017__0_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.254 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1860/CO[3]
                         net (fo=1, routed)           0.000    41.254    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1860_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.371 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1519/CO[3]
                         net (fo=1, routed)           0.000    41.371    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1519_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.488 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1055/CO[3]
                         net (fo=1, routed)           0.000    41.488    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1055_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.645 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_602/CO[1]
                         net (fo=1, routed)           0.964    42.608    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_602_n_2
    SLICE_X28Y61         LUT4 (Prop_lut4_I0_O)        0.332    42.940 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_271__0/O
                         net (fo=1, routed)           0.444    43.384    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_271__0_n_0
    SLICE_X28Y61         LUT5 (Prop_lut5_I4_O)        0.124    43.508 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_145__0/O
                         net (fo=1, routed)           0.417    43.926    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_145__0_n_0
    SLICE_X28Y62         LUT6 (Prop_lut6_I5_O)        0.124    44.050 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_112__0/O
                         net (fo=1, routed)           0.688    44.737    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_112__0_n_0
    SLICE_X29Y66         LUT4 (Prop_lut4_I0_O)        0.124    44.861 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_68__0/O
                         net (fo=1, routed)           1.077    45.938    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_68__0_n_0
    SLICE_X36Y60         LUT5 (Prop_lut5_I4_O)        0.124    46.062 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_31__0/O
                         net (fo=1, routed)           0.876    46.938    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_31__0_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.124    47.062 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_11__0/O
                         net (fo=30, routed)          1.294    48.357    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_11__0_n_0
    SLICE_X42Y62         LUT6 (Prop_lut6_I0_O)        0.124    48.481 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_9__0/O
                         net (fo=3, routed)           0.984    49.464    DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_9__0_n_0
    SLICE_X42Y65         LUT3 (Prop_lut3_I0_O)        0.124    49.588 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-1]_i_2__0/O
                         net (fo=22, routed)          2.193    51.781    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-1]_i_2__0_n_0
    SLICE_X51Y63         LUT5 (Prop_lut5_I1_O)        0.124    51.905 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-6]_i_1__0/O
                         net (fo=1, routed)           0.000    51.905    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-6]_i_1__0_n_0
    SLICE_X51Y63         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data0_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.783ns  (logic 8.648ns (16.700%)  route 43.135ns (83.300%))
  Logic Levels:           45  (CARRY4=11 FDRE=1 LUT2=4 LUT3=3 LUT4=8 LUT5=6 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data0_reg[1]/C
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  DIST_MATRIX/matrixReloaded/data0_reg[1]/Q
                         net (fo=21, routed)          2.398     2.854    DIST_MATRIX/matrixReloaded/fpuCalculations/i___95_i_3_0[7]
    SLICE_X44Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.978 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___79_i_7__0/O
                         net (fo=1, routed)           0.279     3.257    DIST_MATRIX/matrixReloaded/fpuCalculations/i___79_i_7__0_n_0
    SLICE_X44Y57         LUT5 (Prop_lut5_I4_O)        0.124     3.381 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___79_i_3__0/O
                         net (fo=50, routed)          1.695     5.076    DIST_MATRIX/matrixReloaded/fpuCalculations/i___79_i_3__0_n_0
    SLICE_X38Y51         LUT4 (Prop_lut4_I0_O)        0.124     5.200 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___81/O
                         net (fo=1, routed)           0.000     5.200    DIST_MATRIX/matrixReloaded/fpuCalculations/i___81_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.713 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___92_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.713    DIST_MATRIX/matrixReloaded/fpuCalculations/i___92_i_2_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.830 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___118_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.830    DIST_MATRIX/matrixReloaded/fpuCalculations/i___118_i_1_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.084 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_3/CO[0]
                         net (fo=91, routed)          1.936     8.020    DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_3_n_3
    SLICE_X34Y51         LUT4 (Prop_lut4_I0_O)        0.367     8.387 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___190_i_1__0/O
                         net (fo=46, routed)          1.784    10.171    DIST_MATRIX/matrixReloaded/fpuCalculations/i___190_i_1__0_n_0
    SLICE_X30Y52         LUT4 (Prop_lut4_I0_O)        0.124    10.295 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___192/O
                         net (fo=1, routed)           0.670    10.966    DIST_MATRIX/matrixReloaded/fpuCalculations/i___192_n_0
    SLICE_X30Y52         LUT6 (Prop_lut6_I5_O)        0.124    11.090 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___28_i_49__0/O
                         net (fo=2, routed)           0.884    11.974    DIST_MATRIX/matrixReloaded/fpuCalculations/i___28_i_49__0_n_0
    SLICE_X30Y53         LUT3 (Prop_lut3_I2_O)        0.124    12.098 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_64__0/O
                         net (fo=2, routed)           0.838    12.936    DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_64__0_n_0
    SLICE_X30Y54         LUT2 (Prop_lut2_I1_O)        0.124    13.060 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_57__0/O
                         net (fo=2, routed)           1.053    14.113    DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_57__0_n_0
    SLICE_X29Y54         LUT5 (Prop_lut5_I2_O)        0.124    14.237 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_28__0/O
                         net (fo=1, routed)           0.811    15.048    DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_28__0_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I3_O)        0.124    15.172 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_22__0/O
                         net (fo=1, routed)           0.552    15.724    DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_22__0_n_0
    SLICE_X37Y54         LUT6 (Prop_lut6_I4_O)        0.124    15.848 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_15__0/O
                         net (fo=1, routed)           0.497    16.345    DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_15__0_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I3_O)        0.124    16.469 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_8/O
                         net (fo=1, routed)           0.000    16.469    DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_8_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.019 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.019    DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_1_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.241 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___49_i_3/O[0]
                         net (fo=12, routed)          2.682    19.923    DIST_MATRIX/matrixReloaded/fpuCalculations/l120_in
    SLICE_X32Y63         LUT4 (Prop_lut4_I2_O)        0.299    20.222 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_19__0/O
                         net (fo=4, routed)           0.977    21.199    DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_19__0_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I5_O)        0.124    21.323 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_8__0/O
                         net (fo=7, routed)           0.994    22.317    DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_8__0_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I1_O)        0.124    22.441 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___26_i_7__0/O
                         net (fo=11, routed)          1.469    23.910    DIST_MATRIX/matrixReloaded/fpuCalculations/i___26_i_7__0_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I1_O)        0.124    24.034 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_15__0/O
                         net (fo=1, routed)           1.165    25.199    DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_15__0_n_0
    SLICE_X39Y67         LUT4 (Prop_lut4_I3_O)        0.124    25.323 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_10/O
                         net (fo=1, routed)           0.000    25.323    DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_10_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.724 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.724    DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_2_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.058 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___204_i_2/O[1]
                         net (fo=6, routed)           0.898    26.955    DIST_MATRIX/matrixReloaded/fpuCalculations/i___204_i_2_n_6
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.303    27.258 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_13__0/O
                         net (fo=1, routed)           0.810    28.068    DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_13__0_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I5_O)        0.124    28.192 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_3__0/O
                         net (fo=3, routed)           1.005    29.197    DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_3__0_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I0_O)        0.124    29.321 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_1__0/O
                         net (fo=38, routed)          2.511    31.833    DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_1__0_n_0
    SLICE_X34Y68         LUT5 (Prop_lut5_I4_O)        0.124    31.957 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___202_i_1__0/O
                         net (fo=89, routed)          3.436    35.392    DIST_MATRIX/matrixReloaded/fpuCalculations/i___28_i_12__0_n_0
    SLICE_X28Y55         LUT2 (Prop_lut2_I1_O)        0.124    35.516 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___84_i_1__0/O
                         net (fo=74, routed)          3.014    38.530    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_543__0_n_0
    SLICE_X37Y65         LUT3 (Prop_lut3_I1_O)        0.124    38.654 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___27__0_i_1__0/O
                         net (fo=45, routed)          1.963    40.617    DIST_MATRIX/matrixReloaded/fpuCalculations/i___27__0_i_1__0_n_0
    SLICE_X30Y56         LUT2 (Prop_lut2_I0_O)        0.124    40.741 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_2017__0/O
                         net (fo=1, routed)           0.000    40.741    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_2017__0_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.254 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1860/CO[3]
                         net (fo=1, routed)           0.000    41.254    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1860_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.371 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1519/CO[3]
                         net (fo=1, routed)           0.000    41.371    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1519_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.488 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1055/CO[3]
                         net (fo=1, routed)           0.000    41.488    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1055_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.645 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_602/CO[1]
                         net (fo=1, routed)           0.964    42.608    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_602_n_2
    SLICE_X28Y61         LUT4 (Prop_lut4_I0_O)        0.332    42.940 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_271__0/O
                         net (fo=1, routed)           0.444    43.384    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_271__0_n_0
    SLICE_X28Y61         LUT5 (Prop_lut5_I4_O)        0.124    43.508 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_145__0/O
                         net (fo=1, routed)           0.417    43.926    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_145__0_n_0
    SLICE_X28Y62         LUT6 (Prop_lut6_I5_O)        0.124    44.050 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_112__0/O
                         net (fo=1, routed)           0.688    44.737    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_112__0_n_0
    SLICE_X29Y66         LUT4 (Prop_lut4_I0_O)        0.124    44.861 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_68__0/O
                         net (fo=1, routed)           1.077    45.938    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_68__0_n_0
    SLICE_X36Y60         LUT5 (Prop_lut5_I4_O)        0.124    46.062 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_31__0/O
                         net (fo=1, routed)           0.876    46.938    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_31__0_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.124    47.062 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_11__0/O
                         net (fo=30, routed)          1.294    48.357    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_11__0_n_0
    SLICE_X42Y62         LUT6 (Prop_lut6_I0_O)        0.124    48.481 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_9__0/O
                         net (fo=3, routed)           0.984    49.464    DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_9__0_n_0
    SLICE_X42Y65         LUT3 (Prop_lut3_I0_O)        0.124    49.588 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-1]_i_2__0/O
                         net (fo=22, routed)          2.071    51.659    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-1]_i_2__0_n_0
    SLICE_X50Y59         LUT5 (Prop_lut5_I1_O)        0.124    51.783 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-20]_i_1__0/O
                         net (fo=1, routed)           0.000    51.783    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-20]_i_1__0_n_0
    SLICE_X50Y59         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data0_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.767ns  (logic 8.648ns (16.706%)  route 43.119ns (83.294%))
  Logic Levels:           45  (CARRY4=11 FDRE=1 LUT2=4 LUT3=3 LUT4=9 LUT5=5 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data0_reg[1]/C
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  DIST_MATRIX/matrixReloaded/data0_reg[1]/Q
                         net (fo=21, routed)          2.398     2.854    DIST_MATRIX/matrixReloaded/fpuCalculations/i___95_i_3_0[7]
    SLICE_X44Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.978 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___79_i_7__0/O
                         net (fo=1, routed)           0.279     3.257    DIST_MATRIX/matrixReloaded/fpuCalculations/i___79_i_7__0_n_0
    SLICE_X44Y57         LUT5 (Prop_lut5_I4_O)        0.124     3.381 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___79_i_3__0/O
                         net (fo=50, routed)          1.695     5.076    DIST_MATRIX/matrixReloaded/fpuCalculations/i___79_i_3__0_n_0
    SLICE_X38Y51         LUT4 (Prop_lut4_I0_O)        0.124     5.200 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___81/O
                         net (fo=1, routed)           0.000     5.200    DIST_MATRIX/matrixReloaded/fpuCalculations/i___81_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.713 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___92_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.713    DIST_MATRIX/matrixReloaded/fpuCalculations/i___92_i_2_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.830 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___118_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.830    DIST_MATRIX/matrixReloaded/fpuCalculations/i___118_i_1_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.084 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_3/CO[0]
                         net (fo=91, routed)          1.936     8.020    DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_3_n_3
    SLICE_X34Y51         LUT4 (Prop_lut4_I0_O)        0.367     8.387 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___190_i_1__0/O
                         net (fo=46, routed)          1.784    10.171    DIST_MATRIX/matrixReloaded/fpuCalculations/i___190_i_1__0_n_0
    SLICE_X30Y52         LUT4 (Prop_lut4_I0_O)        0.124    10.295 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___192/O
                         net (fo=1, routed)           0.670    10.966    DIST_MATRIX/matrixReloaded/fpuCalculations/i___192_n_0
    SLICE_X30Y52         LUT6 (Prop_lut6_I5_O)        0.124    11.090 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___28_i_49__0/O
                         net (fo=2, routed)           0.884    11.974    DIST_MATRIX/matrixReloaded/fpuCalculations/i___28_i_49__0_n_0
    SLICE_X30Y53         LUT3 (Prop_lut3_I2_O)        0.124    12.098 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_64__0/O
                         net (fo=2, routed)           0.838    12.936    DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_64__0_n_0
    SLICE_X30Y54         LUT2 (Prop_lut2_I1_O)        0.124    13.060 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_57__0/O
                         net (fo=2, routed)           1.053    14.113    DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_57__0_n_0
    SLICE_X29Y54         LUT5 (Prop_lut5_I2_O)        0.124    14.237 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_28__0/O
                         net (fo=1, routed)           0.811    15.048    DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_28__0_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I3_O)        0.124    15.172 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_22__0/O
                         net (fo=1, routed)           0.552    15.724    DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_22__0_n_0
    SLICE_X37Y54         LUT6 (Prop_lut6_I4_O)        0.124    15.848 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_15__0/O
                         net (fo=1, routed)           0.497    16.345    DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_15__0_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I3_O)        0.124    16.469 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_8/O
                         net (fo=1, routed)           0.000    16.469    DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_8_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.019 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.019    DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_1_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.241 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___49_i_3/O[0]
                         net (fo=12, routed)          2.682    19.923    DIST_MATRIX/matrixReloaded/fpuCalculations/l120_in
    SLICE_X32Y63         LUT4 (Prop_lut4_I2_O)        0.299    20.222 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_19__0/O
                         net (fo=4, routed)           0.977    21.199    DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_19__0_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I5_O)        0.124    21.323 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_8__0/O
                         net (fo=7, routed)           0.994    22.317    DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_8__0_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I1_O)        0.124    22.441 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___26_i_7__0/O
                         net (fo=11, routed)          1.469    23.910    DIST_MATRIX/matrixReloaded/fpuCalculations/i___26_i_7__0_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I1_O)        0.124    24.034 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_15__0/O
                         net (fo=1, routed)           1.165    25.199    DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_15__0_n_0
    SLICE_X39Y67         LUT4 (Prop_lut4_I3_O)        0.124    25.323 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_10/O
                         net (fo=1, routed)           0.000    25.323    DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_10_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.724 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.724    DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_2_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.058 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___204_i_2/O[1]
                         net (fo=6, routed)           0.898    26.955    DIST_MATRIX/matrixReloaded/fpuCalculations/i___204_i_2_n_6
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.303    27.258 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_13__0/O
                         net (fo=1, routed)           0.810    28.068    DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_13__0_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I5_O)        0.124    28.192 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_3__0/O
                         net (fo=3, routed)           1.005    29.197    DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_3__0_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I0_O)        0.124    29.321 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_1__0/O
                         net (fo=38, routed)          2.511    31.833    DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_1__0_n_0
    SLICE_X34Y68         LUT5 (Prop_lut5_I4_O)        0.124    31.957 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___202_i_1__0/O
                         net (fo=89, routed)          3.436    35.392    DIST_MATRIX/matrixReloaded/fpuCalculations/i___28_i_12__0_n_0
    SLICE_X28Y55         LUT2 (Prop_lut2_I1_O)        0.124    35.516 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___84_i_1__0/O
                         net (fo=74, routed)          3.014    38.530    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_543__0_n_0
    SLICE_X37Y65         LUT3 (Prop_lut3_I1_O)        0.124    38.654 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___27__0_i_1__0/O
                         net (fo=45, routed)          1.963    40.617    DIST_MATRIX/matrixReloaded/fpuCalculations/i___27__0_i_1__0_n_0
    SLICE_X30Y56         LUT2 (Prop_lut2_I0_O)        0.124    40.741 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_2017__0/O
                         net (fo=1, routed)           0.000    40.741    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_2017__0_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.254 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1860/CO[3]
                         net (fo=1, routed)           0.000    41.254    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1860_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.371 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1519/CO[3]
                         net (fo=1, routed)           0.000    41.371    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1519_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.488 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1055/CO[3]
                         net (fo=1, routed)           0.000    41.488    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1055_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.645 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_602/CO[1]
                         net (fo=1, routed)           0.964    42.608    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_602_n_2
    SLICE_X28Y61         LUT4 (Prop_lut4_I0_O)        0.332    42.940 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_271__0/O
                         net (fo=1, routed)           0.444    43.384    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_271__0_n_0
    SLICE_X28Y61         LUT5 (Prop_lut5_I4_O)        0.124    43.508 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_145__0/O
                         net (fo=1, routed)           0.417    43.926    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_145__0_n_0
    SLICE_X28Y62         LUT6 (Prop_lut6_I5_O)        0.124    44.050 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_112__0/O
                         net (fo=1, routed)           0.688    44.737    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_112__0_n_0
    SLICE_X29Y66         LUT4 (Prop_lut4_I0_O)        0.124    44.861 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_68__0/O
                         net (fo=1, routed)           1.077    45.938    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_68__0_n_0
    SLICE_X36Y60         LUT5 (Prop_lut5_I4_O)        0.124    46.062 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_31__0/O
                         net (fo=1, routed)           0.876    46.938    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_31__0_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.124    47.062 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_11__0/O
                         net (fo=30, routed)          1.294    48.357    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_11__0_n_0
    SLICE_X42Y62         LUT6 (Prop_lut6_I0_O)        0.124    48.481 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_9__0/O
                         net (fo=3, routed)           0.984    49.464    DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_9__0_n_0
    SLICE_X42Y65         LUT3 (Prop_lut3_I0_O)        0.124    49.588 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-1]_i_2__0/O
                         net (fo=22, routed)          2.055    51.643    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-1]_i_2__0_n_0
    SLICE_X53Y64         LUT4 (Prop_lut4_I0_O)        0.124    51.767 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-1]_i_1__0/O
                         net (fo=1, routed)           0.000    51.767    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-1]_i_1__0_n_0
    SLICE_X53Y64         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pidBlock/input1_reg[-1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/SHARED_FPU/output_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.760ns  (logic 12.956ns (25.031%)  route 38.804ns (74.969%))
  Logic Levels:           40  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=3 LUT3=4 LUT4=4 LUT5=6 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y129        FDRE                         0.000     0.000 r  pidBlock/input1_reg[-1]/C
    SLICE_X29Y129        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  pidBlock/input1_reg[-1]/Q
                         net (fo=31, routed)          2.679     3.135    pidBlock/SHARED_FPU/Q[22]
    SLICE_X15Y111        LUT3 (Prop_lut3_I2_O)        0.152     3.287 f  pidBlock/SHARED_FPU/i___219_i_4/O
                         net (fo=1, routed)           0.944     4.231    pidBlock/SHARED_FPU/i___219_i_4_n_0
    SLICE_X15Y110        LUT6 (Prop_lut6_I3_O)        0.332     4.563 f  pidBlock/SHARED_FPU/i___219_i_2/O
                         net (fo=14, routed)          0.850     5.413    pidBlock/SHARED_FPU/i___219_i_2_n_0
    SLICE_X14Y109        LUT2 (Prop_lut2_I1_O)        0.150     5.563 f  pidBlock/SHARED_FPU/i___106_i_3/O
                         net (fo=14, routed)          0.728     6.291    pidBlock/SHARED_FPU/i___106_i_3_n_0
    SLICE_X14Y110        LUT5 (Prop_lut5_I4_O)        0.354     6.645 r  pidBlock/SHARED_FPU/fract0_i_88/O
                         net (fo=27, routed)          0.826     7.471    pidBlock/SHARED_FPU/fract0_i_88_n_0
    SLICE_X14Y109        LUT3 (Prop_lut3_I1_O)        0.348     7.819 r  pidBlock/SHARED_FPU/fract0_i_103/O
                         net (fo=19, routed)          1.887     9.706    pidBlock/SHARED_FPU/fract0_i_103_n_0
    SLICE_X1Y109         LUT4 (Prop_lut4_I0_O)        0.124     9.830 r  pidBlock/SHARED_FPU/fract0_i_114/O
                         net (fo=1, routed)           0.667    10.497    pidBlock/SHARED_FPU/fract0_i_114_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I5_O)        0.124    10.621 r  pidBlock/SHARED_FPU/fract0_i_74/O
                         net (fo=3, routed)           1.515    12.136    pidBlock/SHARED_FPU/fract0_i_74_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I5_O)        0.124    12.260 r  pidBlock/SHARED_FPU/fract0_i_76/O
                         net (fo=2, routed)           1.031    13.291    pidBlock/SHARED_FPU/fract0_i_76_n_0
    SLICE_X3Y93          LUT3 (Prop_lut3_I0_O)        0.124    13.415 r  pidBlock/SHARED_FPU/fract0_i_29/O
                         net (fo=1, routed)           1.023    14.438    pidBlock/SHARED_FPU/fractr[12]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    18.474 r  pidBlock/SHARED_FPU/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.476    pidBlock/SHARED_FPU/fract0_n_106
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    19.994 f  pidBlock/SHARED_FPU/fract0__0/P[14]
                         net (fo=13, routed)          2.300    22.294    pidBlock/SHARED_FPU/l72_in
    SLICE_X10Y88         LUT4 (Prop_lut4_I3_O)        0.124    22.418 f  pidBlock/SHARED_FPU/i___71_i_9/O
                         net (fo=6, routed)           0.990    23.409    pidBlock/SHARED_FPU/i___71_i_9_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I4_O)        0.124    23.533 f  pidBlock/SHARED_FPU/i___71_i_4/O
                         net (fo=14, routed)          1.021    24.554    pidBlock/SHARED_FPU/i___71_i_4_n_0
    SLICE_X15Y87         LUT6 (Prop_lut6_I5_O)        0.124    24.678 r  pidBlock/SHARED_FPU/i___56_i_9/O
                         net (fo=5, routed)           0.682    25.360    pidBlock/SHARED_FPU/i___56_i_9_n_0
    SLICE_X14Y87         LUT6 (Prop_lut6_I4_O)        0.124    25.484 r  pidBlock/SHARED_FPU/i___65_i_2/O
                         net (fo=3, routed)           1.847    27.331    pidBlock/SHARED_FPU/i___65_i_2_n_0
    SLICE_X14Y101        LUT3 (Prop_lut3_I0_O)        0.148    27.479 r  pidBlock/SHARED_FPU/i___136_i_11/O
                         net (fo=2, routed)           0.445    27.925    pidBlock/SHARED_FPU/i___136_i_11_n_0
    SLICE_X14Y100        LUT5 (Prop_lut5_I3_O)        0.328    28.253 r  pidBlock/SHARED_FPU/i___136_i_7/O
                         net (fo=2, routed)           0.722    28.974    pidBlock/SHARED_FPU/i___136_i_7_n_0
    SLICE_X15Y100        LUT6 (Prop_lut6_I0_O)        0.124    29.098 r  pidBlock/SHARED_FPU/i___136_i_9/O
                         net (fo=1, routed)           0.000    29.098    pidBlock/SHARED_FPU/i___136_i_9_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.648 r  pidBlock/SHARED_FPU/i___136_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.648    pidBlock/SHARED_FPU/i___136_i_2_n_0
    SLICE_X15Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.870 f  pidBlock/SHARED_FPU/i___136_i_1/O[0]
                         net (fo=4, routed)           0.890    30.760    pidBlock/SHARED_FPU/i___136_i_1_n_7
    SLICE_X14Y101        LUT2 (Prop_lut2_I1_O)        0.327    31.087 r  pidBlock/SHARED_FPU/i___67_i_7/O
                         net (fo=1, routed)           0.815    31.903    pidBlock/SHARED_FPU/i___67_i_7_n_0
    SLICE_X14Y100        LUT6 (Prop_lut6_I5_O)        0.348    32.251 f  pidBlock/SHARED_FPU/i___67_i_3/O
                         net (fo=1, routed)           1.090    33.340    pidBlock/SHARED_FPU/i___67_i_3_n_0
    SLICE_X14Y89         LUT5 (Prop_lut5_I3_O)        0.124    33.464 r  pidBlock/SHARED_FPU/i___67_i_1/O
                         net (fo=55, routed)          0.837    34.301    pidBlock/SHARED_FPU/i___67_i_1_n_0
    SLICE_X14Y88         LUT6 (Prop_lut6_I2_O)        0.124    34.425 r  pidBlock/SHARED_FPU/i___56_i_1/O
                         net (fo=71, routed)          3.777    38.202    pidBlock/SHARED_FPU/i___56_i_1_n_0
    SLICE_X10Y76         LUT5 (Prop_lut5_I3_O)        0.124    38.326 r  pidBlock/SHARED_FPU/i___57/O
                         net (fo=34, routed)          2.454    40.780    pidBlock/SHARED_FPU/i___57_n_0
    SLICE_X12Y79         LUT2 (Prop_lut2_I1_O)        0.124    40.904 r  pidBlock/SHARED_FPU/output[7]_i_2001/O
                         net (fo=1, routed)           0.000    40.904    pidBlock/SHARED_FPU/output[7]_i_2001_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    41.284 r  pidBlock/SHARED_FPU/output_reg[7]_i_1822/CO[3]
                         net (fo=1, routed)           0.000    41.284    pidBlock/SHARED_FPU/output_reg[7]_i_1822_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.401 r  pidBlock/SHARED_FPU/output_reg[7]_i_1454/CO[3]
                         net (fo=1, routed)           0.000    41.401    pidBlock/SHARED_FPU/output_reg[7]_i_1454_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.518 r  pidBlock/SHARED_FPU/output_reg[7]_i_982/CO[3]
                         net (fo=1, routed)           0.000    41.518    pidBlock/SHARED_FPU/output_reg[7]_i_982_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.635 f  pidBlock/SHARED_FPU/output_reg[7]_i_539/CO[3]
                         net (fo=1, routed)           1.380    43.015    pidBlock/SHARED_FPU/orx17_in
    SLICE_X9Y88          LUT4 (Prop_lut4_I0_O)        0.150    43.165 f  pidBlock/SHARED_FPU/output[7]_i_245/O
                         net (fo=1, routed)           0.436    43.601    pidBlock/SHARED_FPU/output[7]_i_245_n_0
    SLICE_X9Y88          LUT5 (Prop_lut5_I4_O)        0.326    43.927 f  pidBlock/SHARED_FPU/output[7]_i_135/O
                         net (fo=1, routed)           1.044    44.971    pidBlock/SHARED_FPU/output[7]_i_135_n_0
    SLICE_X8Y89          LUT6 (Prop_lut6_I5_O)        0.124    45.095 f  pidBlock/SHARED_FPU/output[7]_i_83/O
                         net (fo=1, routed)           0.870    45.965    pidBlock/SHARED_FPU/output[7]_i_83_n_0
    SLICE_X7Y86          LUT4 (Prop_lut4_I3_O)        0.124    46.089 f  pidBlock/SHARED_FPU/output[7]_i_54/O
                         net (fo=1, routed)           0.905    46.994    pidBlock/SHARED_FPU/output[7]_i_54_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I1_O)        0.124    47.118 f  pidBlock/SHARED_FPU/output[7]_i_21/O
                         net (fo=1, routed)           0.447    47.565    pidBlock/SHARED_FPU/output[7]_i_21_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124    47.689 r  pidBlock/SHARED_FPU/output[7]_i_6/O
                         net (fo=29, routed)          1.418    49.108    pidBlock/SHARED_FPU/output[7]_i_6_n_0
    SLICE_X13Y96         LUT6 (Prop_lut6_I1_O)        0.124    49.232 r  pidBlock/SHARED_FPU/output[2]_i_9/O
                         net (fo=25, routed)          1.482    50.714    pidBlock/SHARED_FPU/output[2]_i_9_n_0
    SLICE_X18Y101        LUT6 (Prop_lut6_I3_O)        0.124    50.838 r  pidBlock/SHARED_FPU/output[1]_i_2/O
                         net (fo=1, routed)           0.798    51.636    pidBlock/SHARED_FPU/output[1]_i_2_n_0
    SLICE_X18Y103        LUT6 (Prop_lut6_I0_O)        0.124    51.760 r  pidBlock/SHARED_FPU/output[1]_i_1/O
                         net (fo=1, routed)           0.000    51.760    pidBlock/SHARED_FPU/output[1]_i_1_n_0
    SLICE_X18Y103        FDRE                                         r  pidBlock/SHARED_FPU/output_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data0_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.731ns  (logic 8.648ns (16.717%)  route 43.083ns (83.283%))
  Logic Levels:           45  (CARRY4=11 FDRE=1 LUT2=4 LUT3=3 LUT4=8 LUT5=6 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data0_reg[1]/C
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  DIST_MATRIX/matrixReloaded/data0_reg[1]/Q
                         net (fo=21, routed)          2.398     2.854    DIST_MATRIX/matrixReloaded/fpuCalculations/i___95_i_3_0[7]
    SLICE_X44Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.978 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___79_i_7__0/O
                         net (fo=1, routed)           0.279     3.257    DIST_MATRIX/matrixReloaded/fpuCalculations/i___79_i_7__0_n_0
    SLICE_X44Y57         LUT5 (Prop_lut5_I4_O)        0.124     3.381 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___79_i_3__0/O
                         net (fo=50, routed)          1.695     5.076    DIST_MATRIX/matrixReloaded/fpuCalculations/i___79_i_3__0_n_0
    SLICE_X38Y51         LUT4 (Prop_lut4_I0_O)        0.124     5.200 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___81/O
                         net (fo=1, routed)           0.000     5.200    DIST_MATRIX/matrixReloaded/fpuCalculations/i___81_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.713 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___92_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.713    DIST_MATRIX/matrixReloaded/fpuCalculations/i___92_i_2_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.830 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___118_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.830    DIST_MATRIX/matrixReloaded/fpuCalculations/i___118_i_1_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.084 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_3/CO[0]
                         net (fo=91, routed)          1.936     8.020    DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_3_n_3
    SLICE_X34Y51         LUT4 (Prop_lut4_I0_O)        0.367     8.387 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___190_i_1__0/O
                         net (fo=46, routed)          1.784    10.171    DIST_MATRIX/matrixReloaded/fpuCalculations/i___190_i_1__0_n_0
    SLICE_X30Y52         LUT4 (Prop_lut4_I0_O)        0.124    10.295 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___192/O
                         net (fo=1, routed)           0.670    10.966    DIST_MATRIX/matrixReloaded/fpuCalculations/i___192_n_0
    SLICE_X30Y52         LUT6 (Prop_lut6_I5_O)        0.124    11.090 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___28_i_49__0/O
                         net (fo=2, routed)           0.884    11.974    DIST_MATRIX/matrixReloaded/fpuCalculations/i___28_i_49__0_n_0
    SLICE_X30Y53         LUT3 (Prop_lut3_I2_O)        0.124    12.098 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_64__0/O
                         net (fo=2, routed)           0.838    12.936    DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_64__0_n_0
    SLICE_X30Y54         LUT2 (Prop_lut2_I1_O)        0.124    13.060 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_57__0/O
                         net (fo=2, routed)           1.053    14.113    DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_57__0_n_0
    SLICE_X29Y54         LUT5 (Prop_lut5_I2_O)        0.124    14.237 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_28__0/O
                         net (fo=1, routed)           0.811    15.048    DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_28__0_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I3_O)        0.124    15.172 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_22__0/O
                         net (fo=1, routed)           0.552    15.724    DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_22__0_n_0
    SLICE_X37Y54         LUT6 (Prop_lut6_I4_O)        0.124    15.848 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_15__0/O
                         net (fo=1, routed)           0.497    16.345    DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_15__0_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I3_O)        0.124    16.469 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_8/O
                         net (fo=1, routed)           0.000    16.469    DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_8_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.019 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.019    DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_1_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.241 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___49_i_3/O[0]
                         net (fo=12, routed)          2.682    19.923    DIST_MATRIX/matrixReloaded/fpuCalculations/l120_in
    SLICE_X32Y63         LUT4 (Prop_lut4_I2_O)        0.299    20.222 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_19__0/O
                         net (fo=4, routed)           0.977    21.199    DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_19__0_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I5_O)        0.124    21.323 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_8__0/O
                         net (fo=7, routed)           0.994    22.317    DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_8__0_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I1_O)        0.124    22.441 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___26_i_7__0/O
                         net (fo=11, routed)          1.469    23.910    DIST_MATRIX/matrixReloaded/fpuCalculations/i___26_i_7__0_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I1_O)        0.124    24.034 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_15__0/O
                         net (fo=1, routed)           1.165    25.199    DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_15__0_n_0
    SLICE_X39Y67         LUT4 (Prop_lut4_I3_O)        0.124    25.323 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_10/O
                         net (fo=1, routed)           0.000    25.323    DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_10_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.724 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.724    DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_2_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.058 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___204_i_2/O[1]
                         net (fo=6, routed)           0.898    26.955    DIST_MATRIX/matrixReloaded/fpuCalculations/i___204_i_2_n_6
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.303    27.258 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_13__0/O
                         net (fo=1, routed)           0.810    28.068    DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_13__0_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I5_O)        0.124    28.192 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_3__0/O
                         net (fo=3, routed)           1.005    29.197    DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_3__0_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I0_O)        0.124    29.321 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_1__0/O
                         net (fo=38, routed)          2.511    31.833    DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_1__0_n_0
    SLICE_X34Y68         LUT5 (Prop_lut5_I4_O)        0.124    31.957 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___202_i_1__0/O
                         net (fo=89, routed)          3.436    35.392    DIST_MATRIX/matrixReloaded/fpuCalculations/i___28_i_12__0_n_0
    SLICE_X28Y55         LUT2 (Prop_lut2_I1_O)        0.124    35.516 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___84_i_1__0/O
                         net (fo=74, routed)          3.014    38.530    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_543__0_n_0
    SLICE_X37Y65         LUT3 (Prop_lut3_I1_O)        0.124    38.654 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___27__0_i_1__0/O
                         net (fo=45, routed)          1.963    40.617    DIST_MATRIX/matrixReloaded/fpuCalculations/i___27__0_i_1__0_n_0
    SLICE_X30Y56         LUT2 (Prop_lut2_I0_O)        0.124    40.741 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_2017__0/O
                         net (fo=1, routed)           0.000    40.741    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_2017__0_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.254 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1860/CO[3]
                         net (fo=1, routed)           0.000    41.254    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1860_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.371 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1519/CO[3]
                         net (fo=1, routed)           0.000    41.371    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1519_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.488 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1055/CO[3]
                         net (fo=1, routed)           0.000    41.488    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1055_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.645 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_602/CO[1]
                         net (fo=1, routed)           0.964    42.608    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_602_n_2
    SLICE_X28Y61         LUT4 (Prop_lut4_I0_O)        0.332    42.940 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_271__0/O
                         net (fo=1, routed)           0.444    43.384    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_271__0_n_0
    SLICE_X28Y61         LUT5 (Prop_lut5_I4_O)        0.124    43.508 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_145__0/O
                         net (fo=1, routed)           0.417    43.926    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_145__0_n_0
    SLICE_X28Y62         LUT6 (Prop_lut6_I5_O)        0.124    44.050 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_112__0/O
                         net (fo=1, routed)           0.688    44.737    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_112__0_n_0
    SLICE_X29Y66         LUT4 (Prop_lut4_I0_O)        0.124    44.861 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_68__0/O
                         net (fo=1, routed)           1.077    45.938    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_68__0_n_0
    SLICE_X36Y60         LUT5 (Prop_lut5_I4_O)        0.124    46.062 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_31__0/O
                         net (fo=1, routed)           0.876    46.938    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_31__0_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.124    47.062 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_11__0/O
                         net (fo=30, routed)          1.294    48.357    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_11__0_n_0
    SLICE_X42Y62         LUT6 (Prop_lut6_I0_O)        0.124    48.481 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_9__0/O
                         net (fo=3, routed)           0.984    49.464    DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_9__0_n_0
    SLICE_X42Y65         LUT3 (Prop_lut3_I0_O)        0.124    49.588 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-1]_i_2__0/O
                         net (fo=22, routed)          2.019    51.607    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-1]_i_2__0_n_0
    SLICE_X53Y60         LUT5 (Prop_lut5_I1_O)        0.124    51.731 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-18]_i_1__0/O
                         net (fo=1, routed)           0.000    51.731    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-18]_i_1__0_n_0
    SLICE_X53Y60         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data0_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.676ns  (logic 8.648ns (16.735%)  route 43.028ns (83.265%))
  Logic Levels:           45  (CARRY4=11 FDRE=1 LUT2=4 LUT3=3 LUT4=8 LUT5=5 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data0_reg[1]/C
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  DIST_MATRIX/matrixReloaded/data0_reg[1]/Q
                         net (fo=21, routed)          2.398     2.854    DIST_MATRIX/matrixReloaded/fpuCalculations/i___95_i_3_0[7]
    SLICE_X44Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.978 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___79_i_7__0/O
                         net (fo=1, routed)           0.279     3.257    DIST_MATRIX/matrixReloaded/fpuCalculations/i___79_i_7__0_n_0
    SLICE_X44Y57         LUT5 (Prop_lut5_I4_O)        0.124     3.381 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___79_i_3__0/O
                         net (fo=50, routed)          1.695     5.076    DIST_MATRIX/matrixReloaded/fpuCalculations/i___79_i_3__0_n_0
    SLICE_X38Y51         LUT4 (Prop_lut4_I0_O)        0.124     5.200 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___81/O
                         net (fo=1, routed)           0.000     5.200    DIST_MATRIX/matrixReloaded/fpuCalculations/i___81_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.713 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___92_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.713    DIST_MATRIX/matrixReloaded/fpuCalculations/i___92_i_2_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.830 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___118_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.830    DIST_MATRIX/matrixReloaded/fpuCalculations/i___118_i_1_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.084 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_3/CO[0]
                         net (fo=91, routed)          1.936     8.020    DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_3_n_3
    SLICE_X34Y51         LUT4 (Prop_lut4_I0_O)        0.367     8.387 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___190_i_1__0/O
                         net (fo=46, routed)          1.784    10.171    DIST_MATRIX/matrixReloaded/fpuCalculations/i___190_i_1__0_n_0
    SLICE_X30Y52         LUT4 (Prop_lut4_I0_O)        0.124    10.295 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___192/O
                         net (fo=1, routed)           0.670    10.966    DIST_MATRIX/matrixReloaded/fpuCalculations/i___192_n_0
    SLICE_X30Y52         LUT6 (Prop_lut6_I5_O)        0.124    11.090 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___28_i_49__0/O
                         net (fo=2, routed)           0.884    11.974    DIST_MATRIX/matrixReloaded/fpuCalculations/i___28_i_49__0_n_0
    SLICE_X30Y53         LUT3 (Prop_lut3_I2_O)        0.124    12.098 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_64__0/O
                         net (fo=2, routed)           0.838    12.936    DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_64__0_n_0
    SLICE_X30Y54         LUT2 (Prop_lut2_I1_O)        0.124    13.060 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_57__0/O
                         net (fo=2, routed)           1.053    14.113    DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_57__0_n_0
    SLICE_X29Y54         LUT5 (Prop_lut5_I2_O)        0.124    14.237 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_28__0/O
                         net (fo=1, routed)           0.811    15.048    DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_28__0_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I3_O)        0.124    15.172 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_22__0/O
                         net (fo=1, routed)           0.552    15.724    DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_22__0_n_0
    SLICE_X37Y54         LUT6 (Prop_lut6_I4_O)        0.124    15.848 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_15__0/O
                         net (fo=1, routed)           0.497    16.345    DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_15__0_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I3_O)        0.124    16.469 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_8/O
                         net (fo=1, routed)           0.000    16.469    DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_8_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.019 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.019    DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_1_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.241 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___49_i_3/O[0]
                         net (fo=12, routed)          2.682    19.923    DIST_MATRIX/matrixReloaded/fpuCalculations/l120_in
    SLICE_X32Y63         LUT4 (Prop_lut4_I2_O)        0.299    20.222 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_19__0/O
                         net (fo=4, routed)           0.977    21.199    DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_19__0_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I5_O)        0.124    21.323 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_8__0/O
                         net (fo=7, routed)           0.994    22.317    DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_8__0_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I1_O)        0.124    22.441 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___26_i_7__0/O
                         net (fo=11, routed)          1.469    23.910    DIST_MATRIX/matrixReloaded/fpuCalculations/i___26_i_7__0_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I1_O)        0.124    24.034 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_15__0/O
                         net (fo=1, routed)           1.165    25.199    DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_15__0_n_0
    SLICE_X39Y67         LUT4 (Prop_lut4_I3_O)        0.124    25.323 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_10/O
                         net (fo=1, routed)           0.000    25.323    DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_10_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.724 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.724    DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_2_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.058 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___204_i_2/O[1]
                         net (fo=6, routed)           0.898    26.955    DIST_MATRIX/matrixReloaded/fpuCalculations/i___204_i_2_n_6
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.303    27.258 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_13__0/O
                         net (fo=1, routed)           0.810    28.068    DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_13__0_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I5_O)        0.124    28.192 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_3__0/O
                         net (fo=3, routed)           1.005    29.197    DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_3__0_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I0_O)        0.124    29.321 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_1__0/O
                         net (fo=38, routed)          2.511    31.833    DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_1__0_n_0
    SLICE_X34Y68         LUT5 (Prop_lut5_I4_O)        0.124    31.957 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___202_i_1__0/O
                         net (fo=89, routed)          3.436    35.392    DIST_MATRIX/matrixReloaded/fpuCalculations/i___28_i_12__0_n_0
    SLICE_X28Y55         LUT2 (Prop_lut2_I1_O)        0.124    35.516 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___84_i_1__0/O
                         net (fo=74, routed)          3.014    38.530    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_543__0_n_0
    SLICE_X37Y65         LUT3 (Prop_lut3_I1_O)        0.124    38.654 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___27__0_i_1__0/O
                         net (fo=45, routed)          1.963    40.617    DIST_MATRIX/matrixReloaded/fpuCalculations/i___27__0_i_1__0_n_0
    SLICE_X30Y56         LUT2 (Prop_lut2_I0_O)        0.124    40.741 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_2017__0/O
                         net (fo=1, routed)           0.000    40.741    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_2017__0_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.254 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1860/CO[3]
                         net (fo=1, routed)           0.000    41.254    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1860_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.371 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1519/CO[3]
                         net (fo=1, routed)           0.000    41.371    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1519_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.488 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1055/CO[3]
                         net (fo=1, routed)           0.000    41.488    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1055_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.645 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_602/CO[1]
                         net (fo=1, routed)           0.964    42.608    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_602_n_2
    SLICE_X28Y61         LUT4 (Prop_lut4_I0_O)        0.332    42.940 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_271__0/O
                         net (fo=1, routed)           0.444    43.384    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_271__0_n_0
    SLICE_X28Y61         LUT5 (Prop_lut5_I4_O)        0.124    43.508 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_145__0/O
                         net (fo=1, routed)           0.417    43.926    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_145__0_n_0
    SLICE_X28Y62         LUT6 (Prop_lut6_I5_O)        0.124    44.050 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_112__0/O
                         net (fo=1, routed)           0.688    44.737    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_112__0_n_0
    SLICE_X29Y66         LUT4 (Prop_lut4_I0_O)        0.124    44.861 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_68__0/O
                         net (fo=1, routed)           1.077    45.938    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_68__0_n_0
    SLICE_X36Y60         LUT5 (Prop_lut5_I4_O)        0.124    46.062 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_31__0/O
                         net (fo=1, routed)           0.876    46.938    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_31__0_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.124    47.062 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_11__0/O
                         net (fo=30, routed)          1.294    48.357    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_11__0_n_0
    SLICE_X42Y62         LUT6 (Prop_lut6_I0_O)        0.124    48.481 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_9__0/O
                         net (fo=3, routed)           0.984    49.464    DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_9__0_n_0
    SLICE_X42Y65         LUT3 (Prop_lut3_I0_O)        0.124    49.588 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-1]_i_2__0/O
                         net (fo=22, routed)          1.964    51.552    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-1]_i_2__0_n_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I2_O)        0.124    51.676 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-2]_i_1__0/O
                         net (fo=1, routed)           0.000    51.676    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-2]_i_1__0_n_0
    SLICE_X53Y65         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data0_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.630ns  (logic 8.648ns (16.750%)  route 42.982ns (83.250%))
  Logic Levels:           45  (CARRY4=11 FDRE=1 LUT2=4 LUT3=3 LUT4=8 LUT5=6 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data0_reg[1]/C
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  DIST_MATRIX/matrixReloaded/data0_reg[1]/Q
                         net (fo=21, routed)          2.398     2.854    DIST_MATRIX/matrixReloaded/fpuCalculations/i___95_i_3_0[7]
    SLICE_X44Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.978 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___79_i_7__0/O
                         net (fo=1, routed)           0.279     3.257    DIST_MATRIX/matrixReloaded/fpuCalculations/i___79_i_7__0_n_0
    SLICE_X44Y57         LUT5 (Prop_lut5_I4_O)        0.124     3.381 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___79_i_3__0/O
                         net (fo=50, routed)          1.695     5.076    DIST_MATRIX/matrixReloaded/fpuCalculations/i___79_i_3__0_n_0
    SLICE_X38Y51         LUT4 (Prop_lut4_I0_O)        0.124     5.200 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___81/O
                         net (fo=1, routed)           0.000     5.200    DIST_MATRIX/matrixReloaded/fpuCalculations/i___81_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.713 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___92_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.713    DIST_MATRIX/matrixReloaded/fpuCalculations/i___92_i_2_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.830 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___118_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.830    DIST_MATRIX/matrixReloaded/fpuCalculations/i___118_i_1_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.084 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_3/CO[0]
                         net (fo=91, routed)          1.936     8.020    DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_3_n_3
    SLICE_X34Y51         LUT4 (Prop_lut4_I0_O)        0.367     8.387 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___190_i_1__0/O
                         net (fo=46, routed)          1.784    10.171    DIST_MATRIX/matrixReloaded/fpuCalculations/i___190_i_1__0_n_0
    SLICE_X30Y52         LUT4 (Prop_lut4_I0_O)        0.124    10.295 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___192/O
                         net (fo=1, routed)           0.670    10.966    DIST_MATRIX/matrixReloaded/fpuCalculations/i___192_n_0
    SLICE_X30Y52         LUT6 (Prop_lut6_I5_O)        0.124    11.090 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___28_i_49__0/O
                         net (fo=2, routed)           0.884    11.974    DIST_MATRIX/matrixReloaded/fpuCalculations/i___28_i_49__0_n_0
    SLICE_X30Y53         LUT3 (Prop_lut3_I2_O)        0.124    12.098 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_64__0/O
                         net (fo=2, routed)           0.838    12.936    DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_64__0_n_0
    SLICE_X30Y54         LUT2 (Prop_lut2_I1_O)        0.124    13.060 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_57__0/O
                         net (fo=2, routed)           1.053    14.113    DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_57__0_n_0
    SLICE_X29Y54         LUT5 (Prop_lut5_I2_O)        0.124    14.237 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_28__0/O
                         net (fo=1, routed)           0.811    15.048    DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_28__0_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I3_O)        0.124    15.172 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_22__0/O
                         net (fo=1, routed)           0.552    15.724    DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_22__0_n_0
    SLICE_X37Y54         LUT6 (Prop_lut6_I4_O)        0.124    15.848 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_15__0/O
                         net (fo=1, routed)           0.497    16.345    DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_15__0_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I3_O)        0.124    16.469 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_8/O
                         net (fo=1, routed)           0.000    16.469    DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_8_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.019 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.019    DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_1_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.241 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___49_i_3/O[0]
                         net (fo=12, routed)          2.682    19.923    DIST_MATRIX/matrixReloaded/fpuCalculations/l120_in
    SLICE_X32Y63         LUT4 (Prop_lut4_I2_O)        0.299    20.222 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_19__0/O
                         net (fo=4, routed)           0.977    21.199    DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_19__0_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I5_O)        0.124    21.323 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_8__0/O
                         net (fo=7, routed)           0.994    22.317    DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_8__0_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I1_O)        0.124    22.441 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___26_i_7__0/O
                         net (fo=11, routed)          1.469    23.910    DIST_MATRIX/matrixReloaded/fpuCalculations/i___26_i_7__0_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I1_O)        0.124    24.034 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_15__0/O
                         net (fo=1, routed)           1.165    25.199    DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_15__0_n_0
    SLICE_X39Y67         LUT4 (Prop_lut4_I3_O)        0.124    25.323 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_10/O
                         net (fo=1, routed)           0.000    25.323    DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_10_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.724 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.724    DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_2_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.058 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___204_i_2/O[1]
                         net (fo=6, routed)           0.898    26.955    DIST_MATRIX/matrixReloaded/fpuCalculations/i___204_i_2_n_6
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.303    27.258 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_13__0/O
                         net (fo=1, routed)           0.810    28.068    DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_13__0_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I5_O)        0.124    28.192 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_3__0/O
                         net (fo=3, routed)           1.005    29.197    DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_3__0_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I0_O)        0.124    29.321 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_1__0/O
                         net (fo=38, routed)          2.511    31.833    DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_1__0_n_0
    SLICE_X34Y68         LUT5 (Prop_lut5_I4_O)        0.124    31.957 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___202_i_1__0/O
                         net (fo=89, routed)          3.436    35.392    DIST_MATRIX/matrixReloaded/fpuCalculations/i___28_i_12__0_n_0
    SLICE_X28Y55         LUT2 (Prop_lut2_I1_O)        0.124    35.516 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___84_i_1__0/O
                         net (fo=74, routed)          3.014    38.530    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_543__0_n_0
    SLICE_X37Y65         LUT3 (Prop_lut3_I1_O)        0.124    38.654 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___27__0_i_1__0/O
                         net (fo=45, routed)          1.963    40.617    DIST_MATRIX/matrixReloaded/fpuCalculations/i___27__0_i_1__0_n_0
    SLICE_X30Y56         LUT2 (Prop_lut2_I0_O)        0.124    40.741 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_2017__0/O
                         net (fo=1, routed)           0.000    40.741    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_2017__0_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.254 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1860/CO[3]
                         net (fo=1, routed)           0.000    41.254    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1860_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.371 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1519/CO[3]
                         net (fo=1, routed)           0.000    41.371    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1519_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.488 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1055/CO[3]
                         net (fo=1, routed)           0.000    41.488    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1055_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.645 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_602/CO[1]
                         net (fo=1, routed)           0.964    42.608    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_602_n_2
    SLICE_X28Y61         LUT4 (Prop_lut4_I0_O)        0.332    42.940 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_271__0/O
                         net (fo=1, routed)           0.444    43.384    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_271__0_n_0
    SLICE_X28Y61         LUT5 (Prop_lut5_I4_O)        0.124    43.508 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_145__0/O
                         net (fo=1, routed)           0.417    43.926    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_145__0_n_0
    SLICE_X28Y62         LUT6 (Prop_lut6_I5_O)        0.124    44.050 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_112__0/O
                         net (fo=1, routed)           0.688    44.737    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_112__0_n_0
    SLICE_X29Y66         LUT4 (Prop_lut4_I0_O)        0.124    44.861 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_68__0/O
                         net (fo=1, routed)           1.077    45.938    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_68__0_n_0
    SLICE_X36Y60         LUT5 (Prop_lut5_I4_O)        0.124    46.062 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_31__0/O
                         net (fo=1, routed)           0.876    46.938    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_31__0_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.124    47.062 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_11__0/O
                         net (fo=30, routed)          1.294    48.357    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_11__0_n_0
    SLICE_X42Y62         LUT6 (Prop_lut6_I0_O)        0.124    48.481 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_9__0/O
                         net (fo=3, routed)           0.984    49.464    DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_9__0_n_0
    SLICE_X42Y65         LUT3 (Prop_lut3_I0_O)        0.124    49.588 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-1]_i_2__0/O
                         net (fo=22, routed)          1.918    51.506    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-1]_i_2__0_n_0
    SLICE_X50Y60         LUT5 (Prop_lut5_I1_O)        0.124    51.630 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-15]_i_1__0/O
                         net (fo=1, routed)           0.000    51.630    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-15]_i_1__0_n_0
    SLICE_X50Y60         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data0_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.630ns  (logic 8.648ns (16.750%)  route 42.982ns (83.250%))
  Logic Levels:           45  (CARRY4=11 FDRE=1 LUT2=4 LUT3=3 LUT4=8 LUT5=6 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data0_reg[1]/C
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  DIST_MATRIX/matrixReloaded/data0_reg[1]/Q
                         net (fo=21, routed)          2.398     2.854    DIST_MATRIX/matrixReloaded/fpuCalculations/i___95_i_3_0[7]
    SLICE_X44Y57         LUT4 (Prop_lut4_I3_O)        0.124     2.978 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___79_i_7__0/O
                         net (fo=1, routed)           0.279     3.257    DIST_MATRIX/matrixReloaded/fpuCalculations/i___79_i_7__0_n_0
    SLICE_X44Y57         LUT5 (Prop_lut5_I4_O)        0.124     3.381 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___79_i_3__0/O
                         net (fo=50, routed)          1.695     5.076    DIST_MATRIX/matrixReloaded/fpuCalculations/i___79_i_3__0_n_0
    SLICE_X38Y51         LUT4 (Prop_lut4_I0_O)        0.124     5.200 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___81/O
                         net (fo=1, routed)           0.000     5.200    DIST_MATRIX/matrixReloaded/fpuCalculations/i___81_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.713 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___92_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.713    DIST_MATRIX/matrixReloaded/fpuCalculations/i___92_i_2_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.830 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___118_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.830    DIST_MATRIX/matrixReloaded/fpuCalculations/i___118_i_1_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.084 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_3/CO[0]
                         net (fo=91, routed)          1.936     8.020    DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_3_n_3
    SLICE_X34Y51         LUT4 (Prop_lut4_I0_O)        0.367     8.387 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___190_i_1__0/O
                         net (fo=46, routed)          1.784    10.171    DIST_MATRIX/matrixReloaded/fpuCalculations/i___190_i_1__0_n_0
    SLICE_X30Y52         LUT4 (Prop_lut4_I0_O)        0.124    10.295 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___192/O
                         net (fo=1, routed)           0.670    10.966    DIST_MATRIX/matrixReloaded/fpuCalculations/i___192_n_0
    SLICE_X30Y52         LUT6 (Prop_lut6_I5_O)        0.124    11.090 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___28_i_49__0/O
                         net (fo=2, routed)           0.884    11.974    DIST_MATRIX/matrixReloaded/fpuCalculations/i___28_i_49__0_n_0
    SLICE_X30Y53         LUT3 (Prop_lut3_I2_O)        0.124    12.098 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_64__0/O
                         net (fo=2, routed)           0.838    12.936    DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_64__0_n_0
    SLICE_X30Y54         LUT2 (Prop_lut2_I1_O)        0.124    13.060 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_57__0/O
                         net (fo=2, routed)           1.053    14.113    DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_57__0_n_0
    SLICE_X29Y54         LUT5 (Prop_lut5_I2_O)        0.124    14.237 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_28__0/O
                         net (fo=1, routed)           0.811    15.048    DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_28__0_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I3_O)        0.124    15.172 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_22__0/O
                         net (fo=1, routed)           0.552    15.724    DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_22__0_n_0
    SLICE_X37Y54         LUT6 (Prop_lut6_I4_O)        0.124    15.848 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_15__0/O
                         net (fo=1, routed)           0.497    16.345    DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_15__0_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I3_O)        0.124    16.469 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_8/O
                         net (fo=1, routed)           0.000    16.469    DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_8_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.019 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.019    DIST_MATRIX/matrixReloaded/fpuCalculations/i___33_i_1_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.241 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___49_i_3/O[0]
                         net (fo=12, routed)          2.682    19.923    DIST_MATRIX/matrixReloaded/fpuCalculations/l120_in
    SLICE_X32Y63         LUT4 (Prop_lut4_I2_O)        0.299    20.222 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_19__0/O
                         net (fo=4, routed)           0.977    21.199    DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_19__0_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I5_O)        0.124    21.323 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_8__0/O
                         net (fo=7, routed)           0.994    22.317    DIST_MATRIX/matrixReloaded/fpuCalculations/i___24_i_8__0_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I1_O)        0.124    22.441 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___26_i_7__0/O
                         net (fo=11, routed)          1.469    23.910    DIST_MATRIX/matrixReloaded/fpuCalculations/i___26_i_7__0_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I1_O)        0.124    24.034 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_15__0/O
                         net (fo=1, routed)           1.165    25.199    DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_15__0_n_0
    SLICE_X39Y67         LUT4 (Prop_lut4_I3_O)        0.124    25.323 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_10/O
                         net (fo=1, routed)           0.000    25.323    DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_10_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.724 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.724    DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_2_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.058 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___204_i_2/O[1]
                         net (fo=6, routed)           0.898    26.955    DIST_MATRIX/matrixReloaded/fpuCalculations/i___204_i_2_n_6
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.303    27.258 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_13__0/O
                         net (fo=1, routed)           0.810    28.068    DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_13__0_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I5_O)        0.124    28.192 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_3__0/O
                         net (fo=3, routed)           1.005    29.197    DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_3__0_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I0_O)        0.124    29.321 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_1__0/O
                         net (fo=38, routed)          2.511    31.833    DIST_MATRIX/matrixReloaded/fpuCalculations/i___205_i_1__0_n_0
    SLICE_X34Y68         LUT5 (Prop_lut5_I4_O)        0.124    31.957 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___202_i_1__0/O
                         net (fo=89, routed)          3.436    35.392    DIST_MATRIX/matrixReloaded/fpuCalculations/i___28_i_12__0_n_0
    SLICE_X28Y55         LUT2 (Prop_lut2_I1_O)        0.124    35.516 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___84_i_1__0/O
                         net (fo=74, routed)          3.014    38.530    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_543__0_n_0
    SLICE_X37Y65         LUT3 (Prop_lut3_I1_O)        0.124    38.654 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___27__0_i_1__0/O
                         net (fo=45, routed)          1.963    40.617    DIST_MATRIX/matrixReloaded/fpuCalculations/i___27__0_i_1__0_n_0
    SLICE_X30Y56         LUT2 (Prop_lut2_I0_O)        0.124    40.741 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_2017__0/O
                         net (fo=1, routed)           0.000    40.741    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_2017__0_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.254 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1860/CO[3]
                         net (fo=1, routed)           0.000    41.254    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1860_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.371 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1519/CO[3]
                         net (fo=1, routed)           0.000    41.371    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1519_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.488 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1055/CO[3]
                         net (fo=1, routed)           0.000    41.488    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1055_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.645 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_602/CO[1]
                         net (fo=1, routed)           0.964    42.608    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_602_n_2
    SLICE_X28Y61         LUT4 (Prop_lut4_I0_O)        0.332    42.940 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_271__0/O
                         net (fo=1, routed)           0.444    43.384    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_271__0_n_0
    SLICE_X28Y61         LUT5 (Prop_lut5_I4_O)        0.124    43.508 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_145__0/O
                         net (fo=1, routed)           0.417    43.926    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_145__0_n_0
    SLICE_X28Y62         LUT6 (Prop_lut6_I5_O)        0.124    44.050 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_112__0/O
                         net (fo=1, routed)           0.688    44.737    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_112__0_n_0
    SLICE_X29Y66         LUT4 (Prop_lut4_I0_O)        0.124    44.861 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_68__0/O
                         net (fo=1, routed)           1.077    45.938    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_68__0_n_0
    SLICE_X36Y60         LUT5 (Prop_lut5_I4_O)        0.124    46.062 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_31__0/O
                         net (fo=1, routed)           0.876    46.938    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_31__0_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.124    47.062 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_11__0/O
                         net (fo=30, routed)          1.294    48.357    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_11__0_n_0
    SLICE_X42Y62         LUT6 (Prop_lut6_I0_O)        0.124    48.481 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_9__0/O
                         net (fo=3, routed)           0.984    49.464    DIST_MATRIX/matrixReloaded/fpuCalculations/output[4]_i_9__0_n_0
    SLICE_X42Y65         LUT3 (Prop_lut3_I0_O)        0.124    49.588 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-1]_i_2__0/O
                         net (fo=22, routed)          1.918    51.506    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-1]_i_2__0_n_0
    SLICE_X50Y61         LUT5 (Prop_lut5_I1_O)        0.124    51.630 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-13]_i_1__0/O
                         net (fo=1, routed)           0.000    51.630    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-13]_i_1__0_n_0
    SLICE_X50Y61         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-13]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pidBlock/PID_PITCH/error_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/PID_PITCH/prevError_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.128ns (63.089%)  route 0.075ns (36.911%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y143        FDRE                         0.000     0.000 r  pidBlock/PID_PITCH/error_reg[3]/C
    SLICE_X17Y143        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  pidBlock/PID_PITCH/error_reg[3]/Q
                         net (fo=3, routed)           0.075     0.203    pidBlock/PID_PITCH/error[3]
    SLICE_X16Y143        FDRE                                         r  pidBlock/PID_PITCH/prevError_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pidBlock/PID_PITCH/error_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/PID_PITCH/prevError_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.128ns (62.108%)  route 0.078ns (37.892%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y143        FDRE                         0.000     0.000 r  pidBlock/PID_PITCH/error_reg[6]/C
    SLICE_X17Y143        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  pidBlock/PID_PITCH/error_reg[6]/Q
                         net (fo=3, routed)           0.078     0.206    pidBlock/PID_PITCH/error[6]
    SLICE_X16Y143        FDRE                                         r  pidBlock/PID_PITCH/prevError_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2cExternal/I_I2CITF/ADDRESS_READY_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2cExternal/ADDq_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE                         0.000     0.000 r  i2cExternal/I_I2CITF/ADDRESS_READY_reg/C
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i2cExternal/I_I2CITF/ADDRESS_READY_reg/Q
                         net (fo=2, routed)           0.067     0.208    i2cExternal/ADDRESS_READY
    SLICE_X3Y133         FDRE                                         r  i2cExternal/ADDq_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pidBlock/PID_PITCH/error_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/PID_PITCH/prevError_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.210ns  (logic 0.128ns (60.917%)  route 0.082ns (39.083%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y143        FDRE                         0.000     0.000 r  pidBlock/PID_PITCH/error_reg[8]/C
    SLICE_X17Y143        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  pidBlock/PID_PITCH/error_reg[8]/Q
                         net (fo=3, routed)           0.082     0.210    pidBlock/PID_PITCH/error[8]
    SLICE_X16Y143        FDRE                                         r  pidBlock/PID_PITCH/prevError_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2cExternal/BUFFER_32_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2cExternal/WRITE_DATA_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.212ns  (logic 0.141ns (66.657%)  route 0.071ns (33.343%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y130        FDRE                         0.000     0.000 r  i2cExternal/BUFFER_32_reg[13]/C
    SLICE_X17Y130        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i2cExternal/BUFFER_32_reg[13]/Q
                         net (fo=2, routed)           0.071     0.212    i2cExternal/BUFFER_32_reg_n_0_[13]
    SLICE_X16Y130        FDRE                                         r  i2cExternal/WRITE_DATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pidBlock/PID_PITCH/error_reg[-5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/PID_PITCH/prevError_reg[-5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.212ns  (logic 0.141ns (66.629%)  route 0.071ns (33.371%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y143        FDRE                         0.000     0.000 r  pidBlock/PID_PITCH/error_reg[-5]/C
    SLICE_X17Y143        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pidBlock/PID_PITCH/error_reg[-5]/Q
                         net (fo=3, routed)           0.071     0.212    pidBlock/PID_PITCH/error[-5]
    SLICE_X16Y143        FDRE                                         r  pidBlock/PID_PITCH/prevError_reg[-5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/tempRes_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/data0_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/tempRes_reg[5]/C
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DIST_MATRIX/matrixReloaded/tempRes_reg[5]/Q
                         net (fo=1, routed)           0.054     0.195    DIST_MATRIX/matrixReloaded/tempRes_reg_n_0_[5]
    SLICE_X45Y71         LUT6 (Prop_lut6_I4_O)        0.045     0.240 r  DIST_MATRIX/matrixReloaded/data0[5]_i_1/O
                         net (fo=1, routed)           0.000     0.240    DIST_MATRIX/matrixReloaded/data0[5]_i_1_n_0
    SLICE_X45Y71         FDRE                                         r  DIST_MATRIX/matrixReloaded/data0_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pidBlock/PID_ROLL/fpuVal1_reg[-15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/input1_reg[-15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y118        FDRE                         0.000     0.000 r  pidBlock/PID_ROLL/fpuVal1_reg[-15]/C
    SLICE_X11Y118        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pidBlock/PID_ROLL/fpuVal1_reg[-15]/Q
                         net (fo=1, routed)           0.054     0.195    pidBlock/PID_PITCH/input1_reg[8]_0[-15]
    SLICE_X10Y118        LUT6 (Prop_lut6_I5_O)        0.045     0.240 r  pidBlock/PID_PITCH/input1[-15]_i_1/O
                         net (fo=1, routed)           0.000     0.240    pidBlock/input1[-15]
    SLICE_X10Y118        FDRE                                         r  pidBlock/input1_reg[-15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/tempRes_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/data0_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/tempRes_reg[7]/C
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DIST_MATRIX/matrixReloaded/tempRes_reg[7]/Q
                         net (fo=1, routed)           0.058     0.199    DIST_MATRIX/matrixReloaded/tempRes_reg_n_0_[7]
    SLICE_X48Y71         LUT3 (Prop_lut3_I1_O)        0.045     0.244 r  DIST_MATRIX/matrixReloaded/data0[7]_i_2/O
                         net (fo=1, routed)           0.000     0.244    DIST_MATRIX/matrixReloaded/data0[7]_i_2_n_0
    SLICE_X48Y71         FDRE                                         r  DIST_MATRIX/matrixReloaded/data0_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2cExternal/I_I2CITF/shiftreg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2cExternal/I_I2CITF/DATA_OUT_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.164ns (65.985%)  route 0.085ns (34.015%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y132         FDRE                         0.000     0.000 r  i2cExternal/I_I2CITF/shiftreg_reg[2]/C
    SLICE_X6Y132         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  i2cExternal/I_I2CITF/shiftreg_reg[2]/Q
                         net (fo=4, routed)           0.085     0.249    i2cExternal/I_I2CITF/data2[3]
    SLICE_X7Y132         FDRE                                         r  i2cExternal/I_I2CITF/DATA_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------





