#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Fri Mar 27 16:04:18 2015
# Process ID: 16257
# Log file: /home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.runs/impl_1/test_pmod_audio.vdi
# Journal file: /home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source test_pmod_audio.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' for cell 'clk_wiz_inst'
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/U0'
Finished Parsing XDC File [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/U0'
Parsing XDC File [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1585.328 ; gain = 485.461 ; free physical = 9590 ; free virtual = 28348
Finished Parsing XDC File [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/U0'
Parsing XDC File [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1585.328 ; gain = 726.191 ; free physical = 9590 ; free virtual = 28348
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2015.01' and will expire in -55 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1597.355 ; gain = 12.012 ; free physical = 9585 ; free virtual = 28344
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d8e45401

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1597.355 ; gain = 0.000 ; free physical = 9585 ; free virtual = 28344

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: d8e45401

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1597.355 ; gain = 0.000 ; free physical = 9585 ; free virtual = 28344

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 3 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 3 unconnected cells.
Phase 3 Sweep | Checksum: 1676b0ee5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1597.355 ; gain = 0.000 ; free physical = 9585 ; free virtual = 28344
Ending Logic Optimization Task | Checksum: 1676b0ee5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1597.355 ; gain = 0.000 ; free physical = 9585 ; free virtual = 28344
Implement Debug Cores | Checksum: ebdc5b67
Logic Optimization | Checksum: ebdc5b67

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
Ending Power Optimization Task | Checksum: 1676b0ee5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1597.355 ; gain = 0.000 ; free physical = 9585 ; free virtual = 28344
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1613.363 ; gain = 0.000 ; free physical = 9584 ; free virtual = 28344
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.runs/impl_1/test_pmod_audio_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2015.01' and will expire in -55 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: e39f3211

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1613.379 ; gain = 0.000 ; free physical = 9556 ; free virtual = 28315

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1613.379 ; gain = 0.000 ; free physical = 9556 ; free virtual = 28315
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1613.379 ; gain = 0.000 ; free physical = 9556 ; free virtual = 28315

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 232afe85

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1613.379 ; gain = 0.000 ; free physical = 9556 ; free virtual = 28315
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 232afe85

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.58 . Memory (MB): peak = 1733.422 ; gain = 120.043 ; free physical = 9556 ; free virtual = 28314

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 232afe85

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.58 . Memory (MB): peak = 1733.422 ; gain = 120.043 ; free physical = 9556 ; free virtual = 28314

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 8080e9c2

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.58 . Memory (MB): peak = 1733.422 ; gain = 120.043 ; free physical = 9556 ; free virtual = 28314
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e872105b

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.58 . Memory (MB): peak = 1733.422 ; gain = 120.043 ; free physical = 9556 ; free virtual = 28314

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 159c111ec

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.61 . Memory (MB): peak = 1733.422 ; gain = 120.043 ; free physical = 9556 ; free virtual = 28314
Phase 2.1.2.1 Place Init Design | Checksum: e8ef811f

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.75 . Memory (MB): peak = 1733.422 ; gain = 120.043 ; free physical = 9556 ; free virtual = 28314
Phase 2.1.2 Build Placer Netlist Model | Checksum: e8ef811f

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.75 . Memory (MB): peak = 1733.422 ; gain = 120.043 ; free physical = 9556 ; free virtual = 28314

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: e8ef811f

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.76 . Memory (MB): peak = 1733.422 ; gain = 120.043 ; free physical = 9556 ; free virtual = 28314
Phase 2.1.3 Constrain Clocks/Macros | Checksum: e8ef811f

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.76 . Memory (MB): peak = 1733.422 ; gain = 120.043 ; free physical = 9556 ; free virtual = 28314
Phase 2.1 Placer Initialization Core | Checksum: e8ef811f

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.76 . Memory (MB): peak = 1733.422 ; gain = 120.043 ; free physical = 9556 ; free virtual = 28314
Phase 2 Placer Initialization | Checksum: e8ef811f

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.76 . Memory (MB): peak = 1733.422 ; gain = 120.043 ; free physical = 9556 ; free virtual = 28314

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 15756e8b1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1811.445 ; gain = 198.066 ; free physical = 9547 ; free virtual = 28306

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 15756e8b1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1811.445 ; gain = 198.066 ; free physical = 9547 ; free virtual = 28306

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1ea9dac10

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1811.445 ; gain = 198.066 ; free physical = 9547 ; free virtual = 28306

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1a62cfda9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1811.445 ; gain = 198.066 ; free physical = 9547 ; free virtual = 28306

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 1a62cfda9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1811.445 ; gain = 198.066 ; free physical = 9547 ; free virtual = 28306

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 20dc014cc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1811.445 ; gain = 198.066 ; free physical = 9547 ; free virtual = 28306

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 178471e55

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1811.445 ; gain = 198.066 ; free physical = 9547 ; free virtual = 28306

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: d3e47c5f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1811.445 ; gain = 198.066 ; free physical = 9540 ; free virtual = 28299
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: d3e47c5f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1811.445 ; gain = 198.066 ; free physical = 9540 ; free virtual = 28299

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: d3e47c5f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1811.445 ; gain = 198.066 ; free physical = 9540 ; free virtual = 28299

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: d3e47c5f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1811.445 ; gain = 198.066 ; free physical = 9540 ; free virtual = 28299
Phase 4.6 Small Shape Detail Placement | Checksum: d3e47c5f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1811.445 ; gain = 198.066 ; free physical = 9540 ; free virtual = 28299

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: d3e47c5f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1811.445 ; gain = 198.066 ; free physical = 9540 ; free virtual = 28299
Phase 4 Detail Placement | Checksum: d3e47c5f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1811.445 ; gain = 198.066 ; free physical = 9540 ; free virtual = 28299

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: bf6edc0b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1811.445 ; gain = 198.066 ; free physical = 9540 ; free virtual = 28299

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: bf6edc0b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1811.445 ; gain = 198.066 ; free physical = 9540 ; free virtual = 28299

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=16.705. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: b50730d2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1811.445 ; gain = 198.066 ; free physical = 9532 ; free virtual = 28291
Phase 5.2.2 Post Placement Optimization | Checksum: b50730d2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1811.445 ; gain = 198.066 ; free physical = 9532 ; free virtual = 28291
Phase 5.2 Post Commit Optimization | Checksum: b50730d2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1811.445 ; gain = 198.066 ; free physical = 9532 ; free virtual = 28291

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: b50730d2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1811.445 ; gain = 198.066 ; free physical = 9532 ; free virtual = 28291

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: b50730d2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1811.445 ; gain = 198.066 ; free physical = 9532 ; free virtual = 28291

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: b50730d2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1811.445 ; gain = 198.066 ; free physical = 9532 ; free virtual = 28291
Phase 5.5 Placer Reporting | Checksum: b50730d2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1811.445 ; gain = 198.066 ; free physical = 9532 ; free virtual = 28291

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 104991bc8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1811.445 ; gain = 198.066 ; free physical = 9532 ; free virtual = 28291
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 104991bc8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1811.445 ; gain = 198.066 ; free physical = 9532 ; free virtual = 28291
Ending Placer Task | Checksum: f5e06b0d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1811.445 ; gain = 198.066 ; free physical = 9532 ; free virtual = 28291
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1811.445 ; gain = 0.000 ; free physical = 9531 ; free virtual = 28291
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1811.445 ; gain = 0.000 ; free physical = 9529 ; free virtual = 28288
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1811.445 ; gain = 0.000 ; free physical = 9529 ; free virtual = 28288
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1811.445 ; gain = 0.000 ; free physical = 9529 ; free virtual = 28288
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2015.01' and will expire in -55 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d162fe3e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1841.090 ; gain = 29.645 ; free physical = 9325 ; free virtual = 28084

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d162fe3e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1841.090 ; gain = 29.645 ; free physical = 9325 ; free virtual = 28084

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: d162fe3e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1852.078 ; gain = 40.633 ; free physical = 9295 ; free virtual = 28054
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 22bd52bbe

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1864.344 ; gain = 52.898 ; free physical = 9283 ; free virtual = 28042
INFO: [Route 35-57] Estimated Timing Summary | WNS=16.7   | TNS=0      | WHS=-0.236 | THS=-2.79  |

Phase 2 Router Initialization | Checksum: 185adf24f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1864.344 ; gain = 52.898 ; free physical = 9283 ; free virtual = 28042

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 24d38c8d3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1864.344 ; gain = 52.898 ; free physical = 9283 ; free virtual = 28042

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: b3fa9838

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1864.344 ; gain = 52.898 ; free physical = 9282 ; free virtual = 28041
INFO: [Route 35-57] Estimated Timing Summary | WNS=16     | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 8fb98e9f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1864.344 ; gain = 52.898 ; free physical = 9282 ; free virtual = 28041
Phase 4 Rip-up And Reroute | Checksum: 8fb98e9f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1864.344 ; gain = 52.898 ; free physical = 9282 ; free virtual = 28041

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 9e18eec6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1864.344 ; gain = 52.898 ; free physical = 9282 ; free virtual = 28041
INFO: [Route 35-57] Estimated Timing Summary | WNS=16.1   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 9e18eec6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1864.344 ; gain = 52.898 ; free physical = 9282 ; free virtual = 28041

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 9e18eec6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1864.344 ; gain = 52.898 ; free physical = 9282 ; free virtual = 28041

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1083cd818

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1864.344 ; gain = 52.898 ; free physical = 9282 ; free virtual = 28041
INFO: [Route 35-57] Estimated Timing Summary | WNS=16.1   | TNS=0      | WHS=0.0733 | THS=0      |

Phase 7 Post Hold Fix | Checksum: 1083cd818

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1864.344 ; gain = 52.898 ; free physical = 9282 ; free virtual = 28041

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0204117 %
  Global Horizontal Routing Utilization  = 0.028204 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 96fbbd97

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1864.344 ; gain = 52.898 ; free physical = 9282 ; free virtual = 28041

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 96fbbd97

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1864.344 ; gain = 52.898 ; free physical = 9282 ; free virtual = 28041

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 17af56fb0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1864.344 ; gain = 52.898 ; free physical = 9282 ; free virtual = 28041

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=16.1   | TNS=0      | WHS=0.0733 | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 17af56fb0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1864.344 ; gain = 52.898 ; free physical = 9282 ; free virtual = 28041
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1864.344 ; gain = 52.898 ; free physical = 9282 ; free virtual = 28041
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1864.344 ; gain = 52.898 ; free physical = 9282 ; free virtual = 28041
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1864.344 ; gain = 0.000 ; free physical = 9281 ; free virtual = 28042
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.runs/impl_1/test_pmod_audio_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Fri Mar 27 16:05:00 2015...
