<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: include/llvm/CodeGen/RDFRegisters.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_dcde91663b8816e1e2311938ccd8f690.html">llvm</a></li><li class="navelem"><a class="el" href="dir_19e251b771363806b5435ead42278477.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">RDFRegisters.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="RDFRegisters_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- RDFRegisters.h -------------------------------------------*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160; </div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#ifndef LLVM_CODEGEN_RDFREGISTERS_H</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#define LLVM_CODEGEN_RDFREGISTERS_H</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160; </div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="BitVector_8h.html">llvm/ADT/BitVector.h</a>&quot;</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="STLExtras_8h.html">llvm/ADT/STLExtras.h</a>&quot;</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LaneBitmask_8h.html">llvm/MC/LaneBitmask.h</a>&quot;</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &lt;map&gt;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &lt;set&gt;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160; </div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160; </div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">class </span>MachineFunction;</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">class </span>raw_ostream;</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">namespace </span>rdf {</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160; </div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="namespacellvm_1_1rdf.html#acbdccb4a7edddfa7563acc639f76c7ef">   29</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classuint32__t.html">RegisterId</a> = <a class="code" href="classuint32__t.html">uint32_t</a>;</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160; </div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;  <span class="comment">// Template class for a map translating uint32_t into arbitrary types.</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;  <span class="comment">// The map will act like an indexed set: upon insertion of a new object,</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;  <span class="comment">// it will automatically assign a new index to it. Index of 0 is treated</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  <span class="comment">// as invalid and is never allocated.</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T, <span class="keywordtype">unsigned</span> N = 32&gt;</div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1IndexedSet.html">   36</a></span>&#160;  <span class="keyword">struct </span><a class="code" href="structllvm_1_1rdf_1_1IndexedSet.html">IndexedSet</a> {</div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1IndexedSet.html#a3d9a103e8ef8f1d4fac156b23c178f85">   37</a></span>&#160;    <a class="code" href="structllvm_1_1rdf_1_1IndexedSet.html#a3d9a103e8ef8f1d4fac156b23c178f85">IndexedSet</a>() { Map.reserve(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>); }</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160; </div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1IndexedSet.html#a9ea0780e44bdf21e392dff8529e4681e">   39</a></span>&#160;    <a class="code" href="Mips16ISelLowering_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a> <a class="code" href="structllvm_1_1rdf_1_1IndexedSet.html#a9ea0780e44bdf21e392dff8529e4681e">get</a>(<a class="code" href="classuint32__t.html">uint32_t</a> Idx)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;      <span class="comment">// Index Idx corresponds to Map[Idx-1].</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Idx != 0 &amp;&amp; !Map.empty() &amp;&amp; Idx-1 &lt; Map.size());</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;      <span class="keywordflow">return</span> Map[Idx-1];</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    }</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160; </div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1IndexedSet.html#af88b83bb9522ef69494ba28a194a9abe">   45</a></span>&#160;    <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="structllvm_1_1rdf_1_1IndexedSet.html#af88b83bb9522ef69494ba28a194a9abe">insert</a>(T Val) {</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;      <span class="comment">// Linear search.</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;      <span class="keyword">auto</span> <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> = <a class="code" href="namespacellvm.html#a086e9fbdb06276db7753101a08a63adf">llvm::find</a>(Map, Val);</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> != Map.end())</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> - Map.begin() + 1;</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;      Map.push_back(Val);</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;      <span class="keywordflow">return</span> Map.size();  <span class="comment">// Return actual_index + 1.</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    }</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160; </div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1IndexedSet.html#afe81a2f1e810ef95a07d61f7fc4decbc">   54</a></span>&#160;    <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="structllvm_1_1rdf_1_1IndexedSet.html#afe81a2f1e810ef95a07d61f7fc4decbc">find</a>(T Val)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;      <span class="keyword">auto</span> <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> = <a class="code" href="namespacellvm.html#a086e9fbdb06276db7753101a08a63adf">llvm::find</a>(Map, Val);</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> != Map.end());</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> - Map.begin() + 1;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    }</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160; </div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1IndexedSet.html#ac62ecd3cfdf2e296b9f1823059d320d2">   60</a></span>&#160;    <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="structllvm_1_1rdf_1_1IndexedSet.html#ac62ecd3cfdf2e296b9f1823059d320d2">size</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Map.size(); }</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160; </div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1IndexedSet.html#a90b20d3cd9aff1120336aa2457156e36">   62</a></span>&#160;    <span class="keyword">using</span> <a class="code" href="structllvm_1_1rdf_1_1IndexedSet.html#a90b20d3cd9aff1120336aa2457156e36">const_iterator</a> = <span class="keyword">typename</span> std::vector&lt;T&gt;::const_iterator;</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160; </div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1IndexedSet.html#af89b430edee3afdc10116570bdbe39cc">   64</a></span>&#160;    <a class="code" href="structllvm_1_1rdf_1_1IndexedSet.html#a90b20d3cd9aff1120336aa2457156e36">const_iterator</a> <a class="code" href="structllvm_1_1rdf_1_1IndexedSet.html#af89b430edee3afdc10116570bdbe39cc">begin</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Map.begin(); }</div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1IndexedSet.html#a5705d8752fb5b038ae1409105a55d297">   65</a></span>&#160;    <a class="code" href="structllvm_1_1rdf_1_1IndexedSet.html#a90b20d3cd9aff1120336aa2457156e36">const_iterator</a> <a class="code" href="structllvm_1_1rdf_1_1IndexedSet.html#a5705d8752fb5b038ae1409105a55d297">end</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Map.end(); }</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160; </div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <span class="keyword">private</span>:</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    std::vector&lt;T&gt; Map;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  };</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160; </div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterRef.html">   71</a></span>&#160;  <span class="keyword">struct </span><a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> {</div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">   72</a></span>&#160;    <a class="code" href="classuint32__t.html">RegisterId</a> <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a> = 0;</div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterRef.html#a5ad5cb9affeee19ca5894e5d950ea869">   73</a></span>&#160;    <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#a5ad5cb9affeee19ca5894e5d950ea869">Mask</a> = <a class="code" href="structllvm_1_1LaneBitmask.html#a9082b6aa4021114645045d9c5628eb26">LaneBitmask::getNone</a>();</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160; </div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#ae3fccb757c607becad58d196f0b6fbae">RegisterRef</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterRef.html#afc164390af7d024fa9d8764f7119d77f">   76</a></span>&#160;    <span class="keyword">explicit</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#afc164390af7d024fa9d8764f7119d77f">RegisterRef</a>(<a class="code" href="classuint32__t.html">RegisterId</a> R, <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> M = <a class="code" href="structllvm_1_1LaneBitmask.html#a3714a639930eab71d7202da05ad82990">LaneBitmask::getAll</a>())</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;      : <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a>(R), <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#a5ad5cb9affeee19ca5894e5d950ea869">Mask</a>(R != 0 ? <a class="code" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a> : <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a>::getNone()) {}</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160; </div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterRef.html#a0e4fdd33f955b38645b87a56b1143dbe">   79</a></span>&#160;    <span class="keyword">operator</span> bool()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a> != 0 &amp;&amp; <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#a5ad5cb9affeee19ca5894e5d950ea869">Mask</a>.<a class="code" href="structllvm_1_1LaneBitmask.html#a72988cca7ab2262ef68fdd0c5ae54940">any</a>();</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    }</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160; </div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterRef.html#aa060b373d5fbb9a028c215d4aa7cee40">   83</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#aa060b373d5fbb9a028c215d4aa7cee40">operator== </a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> &amp;RR)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a> == RR.<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a> &amp;&amp; <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#a5ad5cb9affeee19ca5894e5d950ea869">Mask</a> == RR.<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#a5ad5cb9affeee19ca5894e5d950ea869">Mask</a>;</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    }</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160; </div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterRef.html#abbc35bd45a3ae6a12bb6d133061e97db">   87</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#abbc35bd45a3ae6a12bb6d133061e97db">operator!= </a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> &amp;RR)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;      <span class="keywordflow">return</span> !<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#aa060b373d5fbb9a028c215d4aa7cee40">operator==</a>(RR);</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    }</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160; </div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterRef.html#a3aa7bd37d5ca95ccd0c420037738b994">   91</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#a3aa7bd37d5ca95ccd0c420037738b994">operator&lt; </a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> &amp;RR)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a> &lt; RR.<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a> || (<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a> == RR.<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a> &amp;&amp; <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#a5ad5cb9affeee19ca5894e5d950ea869">Mask</a> &lt; RR.<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#a5ad5cb9affeee19ca5894e5d950ea869">Mask</a>);</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    }</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160; </div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterRef.html#ade98b6f08e1d3b9f3b304bdd0d652c72">   95</a></span>&#160;    <span class="keywordtype">size_t</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#ade98b6f08e1d3b9f3b304bdd0d652c72">hash</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;      <span class="keywordflow">return</span> std::hash&lt;RegisterId&gt;{}(<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a>) ^</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;             std::hash&lt;LaneBitmask::Type&gt;{}(<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#a5ad5cb9affeee19ca5894e5d950ea869">Mask</a>.<a class="code" href="structllvm_1_1LaneBitmask.html#ad5db2a0ee1a5c07c0638e80c63ab56e0">getAsInteger</a>());</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    }</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  };</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160; </div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160; </div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html">  102</a></span>&#160;  <span class="keyword">struct </span><a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html">PhysicalRegisterInfo</a> {</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a3563b475b0733207551aacf5d81184ed">PhysicalRegisterInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;tri,</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;mf);</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160; </div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a68e30cc6f9e515acedd1fd29d9b20e6c">  106</a></span>&#160;    <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a68e30cc6f9e515acedd1fd29d9b20e6c">isRegMaskId</a>(<a class="code" href="classuint32__t.html">RegisterId</a> R) {</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1Register.html#a1b164a8c57e21c6b879b8bdcc55c5f28">Register::isStackSlot</a>(R);</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    }</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160; </div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a112859e582ad6783c922bac9f63d377c">  110</a></span>&#160;    <a class="code" href="classuint32__t.html">RegisterId</a> <a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a112859e582ad6783c922bac9f63d377c">getRegMaskId</a>(<span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *<a class="code" href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566ae435ab4c104cb9e9e78f43e41b8c02cb">RM</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1Register.html#a92cd11abfd541caadc1fc825b78f9903">Register::index2StackSlot</a>(RegMasks.<a class="code" href="structllvm_1_1rdf_1_1IndexedSet.html#afe81a2f1e810ef95a07d61f7fc4decbc">find</a>(<a class="code" href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566ae435ab4c104cb9e9e78f43e41b8c02cb">RM</a>));</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    }</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160; </div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#adf7c68fb38b6112efc02ca105b96585e">  114</a></span>&#160;    <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *<a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#adf7c68fb38b6112efc02ca105b96585e">getRegMaskBits</a>(<a class="code" href="classuint32__t.html">RegisterId</a> R)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;      <span class="keywordflow">return</span> RegMasks.<a class="code" href="structllvm_1_1rdf_1_1IndexedSet.html#a9ea0780e44bdf21e392dff8529e4681e">get</a>(<a class="code" href="classllvm_1_1Register.html#a47caf9a25186eed2215d13171af1f3ca">Register::stackSlot2Index</a>(R));</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    }</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160; </div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a9dad4dca6c149dcc5a2138f9c3ca50d6">  118</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a9dad4dca6c149dcc5a2138f9c3ca50d6">alias</a>(<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> <a class="code" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>, <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RB)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a68e30cc6f9e515acedd1fd29d9b20e6c">isRegMaskId</a>(<a class="code" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>.Reg))</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        <span class="keywordflow">return</span> !<a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a68e30cc6f9e515acedd1fd29d9b20e6c">isRegMaskId</a>(RB.<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a>) ? aliasRR(<a class="code" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>, RB) : aliasRM(<a class="code" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>, RB);</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;      <span class="keywordflow">return</span> !<a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a68e30cc6f9e515acedd1fd29d9b20e6c">isRegMaskId</a>(RB.<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a>) ? aliasRM(RB, <a class="code" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>) : aliasMM(<a class="code" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>, RB);</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    }</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160; </div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    std::set&lt;RegisterId&gt; <a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#ac5af74be4da538726ecda6e4ecbe88eb">getAliasSet</a>(<a class="code" href="classuint32__t.html">RegisterId</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160; </div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#aff74ab74f8d91f36b55b0eba3ba18edc">  126</a></span>&#160;    <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> <a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#aff74ab74f8d91f36b55b0eba3ba18edc">getRefForUnit</a>(<a class="code" href="classuint32__t.html">uint32_t</a> U)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a>(UnitInfos[U].<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, UnitInfos[U].<a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">Mask</a>);</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    }</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160; </div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a577327b94fb044287bf33bc64768028e">  130</a></span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> &amp;<a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a577327b94fb044287bf33bc64768028e">getMaskUnits</a>(<a class="code" href="classuint32__t.html">RegisterId</a> MaskId)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;      <span class="keywordflow">return</span> MaskInfos[<a class="code" href="classllvm_1_1Register.html#a47caf9a25186eed2215d13171af1f3ca">Register::stackSlot2Index</a>(MaskId)].Units;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    }</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160; </div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a988e944fd5737e17bb7f45c789116682">  134</a></span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> &amp;<a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a988e944fd5737e17bb7f45c789116682">getUnitAliases</a>(<a class="code" href="classuint32__t.html">uint32_t</a> U)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;      <span class="keywordflow">return</span> AliasInfos[U].Regs;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    }</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160; </div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> <a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#ad1e916faef142397ee6fdf5e6e1a5474">mapTo</a>(<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RR, <span class="keywordtype">unsigned</span> R) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a1f682cb6e0b441ad7bfa945ff0fe9ca4">  139</a></span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a1f682cb6e0b441ad7bfa945ff0fe9ca4">getTRI</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> TRI; }</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160; </div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  <span class="keyword">private</span>:</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <span class="keyword">struct </span><a class="code" href="structRegInfo.html">RegInfo</a> {</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RegClass = <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    };</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <span class="keyword">struct </span>UnitInfo {</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;      <a class="code" href="namespacellvm_1_1rdf.html#acbdccb4a7edddfa7563acc639f76c7ef">RegisterId</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = 0;</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;      <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">Mask</a>;</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    };</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <span class="keyword">struct </span>MaskInfo {</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;      BitVector Units;</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    };</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <span class="keyword">struct </span>AliasInfo {</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;      BitVector Regs;</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    };</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160; </div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <span class="keyword">const</span> TargetRegisterInfo &amp;TRI;</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    IndexedSet&lt;const uint32_t*&gt; RegMasks;</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    std::vector&lt;RegInfo&gt; RegInfos;</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    std::vector&lt;UnitInfo&gt; UnitInfos;</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    std::vector&lt;MaskInfo&gt; MaskInfos;</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    std::vector&lt;AliasInfo&gt; AliasInfos;</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160; </div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <span class="keywordtype">bool</span> aliasRR(RegisterRef <a class="code" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>, RegisterRef RB) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <span class="keywordtype">bool</span> aliasRM(RegisterRef RR, RegisterRef <a class="code" href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566ae435ab4c104cb9e9e78f43e41b8c02cb">RM</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <span class="keywordtype">bool</span> aliasMM(RegisterRef <a class="code" href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566ae435ab4c104cb9e9e78f43e41b8c02cb">RM</a>, RegisterRef <a class="code" href="README__P9_8txt.html#aea3337f3785f600391756877218a55ba">RN</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  };</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160; </div>
<div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr.html">  168</a></span>&#160;  <span class="keyword">struct </span><a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> {</div>
<div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr.html#a2f83d9bf6a4b4021b35a4a680a0ebbcf">  169</a></span>&#160;    <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html#a2f83d9bf6a4b4021b35a4a680a0ebbcf">RegisterAggr</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html">PhysicalRegisterInfo</a> &amp;pri)</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        : Units(pri.getTRI().getNumRegUnits()), PRI(pri) {}</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html#a2f83d9bf6a4b4021b35a4a680a0ebbcf">RegisterAggr</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;RG) = <span class="keywordflow">default</span>;</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160; </div>
<div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr.html#a5f1aafb808b0b7ed3b2d3752ced1930a">  173</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html#a5f1aafb808b0b7ed3b2d3752ced1930a">count</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Units.<a class="code" href="classllvm_1_1BitVector.html#a568ff706b8c5991bd299c8c00b803897">count</a>(); }</div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr.html#a8550509e5a44adcccec5d4c23b1536ec">  174</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html#a8550509e5a44adcccec5d4c23b1536ec">empty</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Units.<a class="code" href="classllvm_1_1BitVector.html#aa19094c99ca405ec1efe38da727d27de">none</a>(); }</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html#a11eed31a4a2d388968084ca63ea3f928">hasAliasOf</a>(<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RR) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html#a295d6a3ed95a4226eb64114db94b8dbf">hasCoverOf</a>(<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RR) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160; </div>
<div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr.html#aafe24ed31fe73055eec759c1f53ac26e">  178</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html#aafe24ed31fe73055eec759c1f53ac26e">operator==</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;A)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="Attributes_8cpp.html#a12f59da641309f7afb7b1d32cb59a7bf">DenseMapInfo&lt;BitVector&gt;::isEqual</a>(Units, A.Units);</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    }</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160; </div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr.html#aebb69ff57b201dee748ce7fe7f22ff1b">  182</a></span>&#160;    <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html#aebb69ff57b201dee748ce7fe7f22ff1b">isCoverOf</a>(<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> <a class="code" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>, <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RB,</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                          <span class="keyword">const</span> <a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html">PhysicalRegisterInfo</a> &amp;PRI) {</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html#a2f83d9bf6a4b4021b35a4a680a0ebbcf">RegisterAggr</a>(PRI).insert(<a class="code" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>).hasCoverOf(RB);</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    }</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160; </div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;<a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html#a115df2d18201fc3979314d7080727d78">insert</a>(<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RR);</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;<a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html#a115df2d18201fc3979314d7080727d78">insert</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;RG);</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;<a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html#ae601f880fc8e1562995e6449a20dd5e7">intersect</a>(<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RR);</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;<a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html#ae601f880fc8e1562995e6449a20dd5e7">intersect</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;RG);</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;<a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html#ae9c3cbe6e22ac5bd7675ae6a8a3131ff">clear</a>(<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RR);</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;<a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html#ae9c3cbe6e22ac5bd7675ae6a8a3131ff">clear</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;RG);</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160; </div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html#acbfda31693da28d8b0a67fbc6fdef351">intersectWith</a>(<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RR) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html#a65cdb708065271fdefb9fba495cf5d95">clearIn</a>(<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RR) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html#abc07de2121e406824a1f20ea6fb48a3e">makeRegRef</a>() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160; </div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr.html#a4428329047c5c44d2157e24986cc9802">  198</a></span>&#160;    <span class="keywordtype">size_t</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html#a4428329047c5c44d2157e24986cc9802">hash</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1DenseMapInfo.html">DenseMapInfo&lt;BitVector&gt;::getHashValue</a>(Units);</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    }</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160; </div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html#a6abd2aa0f11136094b477ae60a74c627">print</a>(<a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160; </div>
<div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html">  204</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html">rr_iterator</a> {</div>
<div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#afa98acc4f20468124471bdef1f9d14ec">  205</a></span>&#160;      <span class="keyword">using</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#afa98acc4f20468124471bdef1f9d14ec">MapType</a> = std::map&lt;RegisterId, LaneBitmask&gt;;</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160; </div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <span class="keyword">private</span>:</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;      <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#afa98acc4f20468124471bdef1f9d14ec">MapType</a> Masks;</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;      MapType::iterator Pos;</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>;</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;      <span class="keyword">const</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> *Owner;</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160; </div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <span class="keyword">public</span>:</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;      <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#a41bd52e81b4309fa079509947b6a2422">rr_iterator</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;RG, <span class="keywordtype">bool</span> End);</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160; </div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#a0b6c32d8981735e71e393fe8039894c9">  216</a></span>&#160;      <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#a0b6c32d8981735e71e393fe8039894c9">operator*</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a>(Pos-&gt;first, Pos-&gt;second);</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;      }</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160; </div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#afa9d8e2b851390e5cd08297c7d874b87">  220</a></span>&#160;      <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html">rr_iterator</a> &amp;<a class="code" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#afa9d8e2b851390e5cd08297c7d874b87">operator++</a>() {</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        ++Pos;</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;        ++<a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>;</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;      }</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160; </div>
<div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#ae15dfc5f4b2980835b6004c52c562823">  226</a></span>&#160;      <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#ae15dfc5f4b2980835b6004c52c562823">operator==</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html">rr_iterator</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Owner == <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.Owner);</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;        (void)Owner;</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a> == <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.Index;</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;      }</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160; </div>
<div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#abf938d1e39d18acfdbedacfa40bed8d6">  232</a></span>&#160;      <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#abf938d1e39d18acfdbedacfa40bed8d6">operator!=</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html">rr_iterator</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;        <span class="keywordflow">return</span> !(*<span class="keyword">this</span> == <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;      }</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    };</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160; </div>
<div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr.html#adb89ac68dc79bcd8b11036d562b08c0d">  237</a></span>&#160;    <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html">rr_iterator</a> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html#adb89ac68dc79bcd8b11036d562b08c0d">rr_begin</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html">rr_iterator</a>(*<span class="keyword">this</span>, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    }</div>
<div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr.html#a1003b14cdf697f6f504f0e077fdfad7f">  240</a></span>&#160;    <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html">rr_iterator</a> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html#a1003b14cdf697f6f504f0e077fdfad7f">rr_end</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html">rr_iterator</a>(*<span class="keyword">this</span>, <span class="keyword">true</span>);</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    }</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160; </div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <span class="keyword">private</span>:</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> Units;</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html">PhysicalRegisterInfo</a> &amp;PRI;</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  };</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160; </div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  <span class="comment">// Optionally print the lane mask, if it is not ~0.</span></div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1PrintLaneMaskOpt.html">  250</a></span>&#160;  <span class="keyword">struct </span><a class="code" href="structllvm_1_1rdf_1_1PrintLaneMaskOpt.html">PrintLaneMaskOpt</a> {</div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1PrintLaneMaskOpt.html#a12b2f97b767eb1f01bf1bd6a517be84e">  251</a></span>&#160;    <a class="code" href="structllvm_1_1rdf_1_1PrintLaneMaskOpt.html#a12b2f97b767eb1f01bf1bd6a517be84e">PrintLaneMaskOpt</a>(<a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> M) : <a class="code" href="structllvm_1_1rdf_1_1PrintLaneMaskOpt.html#a3713e41b778fad63d3dd2e52edbc083d">Mask</a>(<a class="code" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a>) {}</div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1PrintLaneMaskOpt.html#a3713e41b778fad63d3dd2e52edbc083d">  252</a></span>&#160;    <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> <a class="code" href="structllvm_1_1rdf_1_1PrintLaneMaskOpt.html#a3713e41b778fad63d3dd2e52edbc083d">Mask</a>;</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  };</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="code" href="namespacellvm_1_1rdf.html#aca1a8bfc71005133d8e0a7d1d5dd0d0a">operator&lt;&lt; </a>(<a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a>, <span class="keyword">const</span> <a class="code" href="structllvm_1_1rdf_1_1PrintLaneMaskOpt.html">PrintLaneMaskOpt</a> &amp;<a class="code" href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a>);</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160; </div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="code" href="namespacellvm_1_1rdf.html#aca1a8bfc71005133d8e0a7d1d5dd0d0a">operator&lt;&lt; </a>(<a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a>, <span class="keyword">const</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;A);</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;} <span class="comment">// end namespace rdf</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160; </div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160; </div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacestd.html">std</a> {</div>
<div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="structstd_1_1hash_3_01llvm_1_1rdf_1_1RegisterRef_01_4.html">  262</a></span>&#160;  <span class="keyword">template</span> &lt;&gt; <span class="keyword">struct </span>hash&lt;<a class="code" href="namespacellvm.html">llvm</a>::rdf::RegisterRef&gt; {</div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="structstd_1_1hash_3_01llvm_1_1rdf_1_1RegisterRef_01_4.html#ad021de4bec7c987509b12b72e4387299">  263</a></span>&#160;    <span class="keywordtype">size_t</span> <a class="code" href="structstd_1_1hash_3_01llvm_1_1rdf_1_1RegisterRef_01_4.html#ad021de4bec7c987509b12b72e4387299">operator()</a>(<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">llvm::rdf::RegisterRef</a> A)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;      <span class="keywordflow">return</span> A.hash();</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    }</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  };</div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="structstd_1_1hash_3_01llvm_1_1rdf_1_1RegisterAggr_01_4.html">  267</a></span>&#160;  <span class="keyword">template</span> &lt;&gt; <span class="keyword">struct </span>hash&lt;<a class="code" href="namespacellvm.html">llvm</a>::rdf::RegisterAggr&gt; {</div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="structstd_1_1hash_3_01llvm_1_1rdf_1_1RegisterAggr_01_4.html#a5003f662ae183754fd2cbc77061bdc5a">  268</a></span>&#160;    <span class="keywordtype">size_t</span> <a class="code" href="structstd_1_1hash_3_01llvm_1_1rdf_1_1RegisterAggr_01_4.html#a5003f662ae183754fd2cbc77061bdc5a">operator()</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html">llvm::rdf::RegisterAggr</a> &amp;A)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;      <span class="keywordflow">return</span> A.hash();</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    }</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  };</div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="structstd_1_1equal__to_3_01llvm_1_1rdf_1_1RegisterAggr_01_4.html">  272</a></span>&#160;  <span class="keyword">template</span> &lt;&gt; <span class="keyword">struct </span>equal_to&lt;<a class="code" href="namespacellvm.html">llvm</a>::rdf::RegisterAggr&gt; {</div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="structstd_1_1equal__to_3_01llvm_1_1rdf_1_1RegisterAggr_01_4.html#a5af6b967fba5c07377fb551f0f3408ab">  273</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structstd_1_1equal__to_3_01llvm_1_1rdf_1_1RegisterAggr_01_4.html#a5af6b967fba5c07377fb551f0f3408ab">operator()</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html">llvm::rdf::RegisterAggr</a> &amp;A,</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;                    <span class="keyword">const</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html">llvm::rdf::RegisterAggr</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;      <span class="keywordflow">return</span> A == <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>;</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    }</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  };</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;}</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#endif // LLVM_CODEGEN_RDFREGISTERS_H</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="astructllvm_1_1LaneBitmask_html"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html">llvm::LaneBitmask</a></div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00040">LaneBitmask.h:40</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html_a1003b14cdf697f6f504f0e077fdfad7f"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#a1003b14cdf697f6f504f0e077fdfad7f">llvm::rdf::RegisterAggr::rr_end</a></div><div class="ttdeci">rr_iterator rr_end() const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00240">RDFRegisters.h:240</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterRef_html_aff344ef4b411a5f449ef8839d98f1750"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">llvm::rdf::RegisterRef::Reg</a></div><div class="ttdeci">RegisterId Reg</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00072">RDFRegisters.h:72</a></div></div>
<div class="ttc" id="alib_2Target_2X86_2README_8txt_html_ac88fe1d3a61b056a4f64fbbb156a62ff"><div class="ttname"><a href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a></div><div class="ttdeci">We currently emits eax Perhaps this is what we really should generate is Is imull three or four cycles eax eax The current instruction priority is based on pattern complexity The former is more complex because it folds a load so the latter will not be emitted Perhaps we should use AddedComplexity to give LEA32r a higher priority We should always try to match LEA first since the LEA matching code does some estimate to determine whether the match is profitable if we care more about code then imull is better It s two bytes shorter than movl leal On a Pentium M</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2X86_2README_8txt_source.html#l00252">README.txt:252</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html_abc07de2121e406824a1f20ea6fb48a3e"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#abc07de2121e406824a1f20ea6fb48a3e">llvm::rdf::RegisterAggr::makeRegRef</a></div><div class="ttdeci">RegisterRef makeRegRef() const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8cpp_source.html#l00324">RDFRegisters.cpp:324</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html_a115df2d18201fc3979314d7080727d78"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#a115df2d18201fc3979314d7080727d78">llvm::rdf::RegisterAggr::insert</a></div><div class="ttdeci">RegisterAggr &amp; insert(RegisterRef RR)</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8cpp_source.html#l00273">RDFRegisters.cpp:273</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html_ae9c3cbe6e22ac5bd7675ae6a8a3131ff"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#ae9c3cbe6e22ac5bd7675ae6a8a3131ff">llvm::rdf::RegisterAggr::clear</a></div><div class="ttdeci">RegisterAggr &amp; clear(RegisterRef RR)</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8cpp_source.html#l00301">RDFRegisters.cpp:301</a></div></div>
<div class="ttc" id="aREADME-SSE_8txt_html_a63d206a063eefcdf8c318ded97b65020"><div class="ttname"><a href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a></div><div class="ttdeci">This currently compiles esp xmm0 movsd esp eax eax esp ret We should use not the dag combiner This is because dagcombine2 needs to be able to see through the X86ISD::Wrapper which DAGCombine can t really do The code for turning x load into a single vector load is target independent and should be moved to the dag combiner The code for turning x load into a vector load can only handle a direct load from a global or a direct load from the stack It should be generalized to handle any load from P</div><div class="ttdef"><b>Definition:</b> <a href="README-SSE_8txt_source.html#l00411">README-SSE.txt:411</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html_aa19094c99ca405ec1efe38da727d27de"><div class="ttname"><a href="classllvm_1_1BitVector.html#aa19094c99ca405ec1efe38da727d27de">llvm::BitVector::none</a></div><div class="ttdeci">bool none() const</div><div class="ttdoc">none - Returns true if none of the bits are set.</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00181">BitVector.h:181</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00462">X86DisassemblerDecoder.h:462</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1IndexedSet_html_a9ea0780e44bdf21e392dff8529e4681e"><div class="ttname"><a href="structllvm_1_1rdf_1_1IndexedSet.html#a9ea0780e44bdf21e392dff8529e4681e">llvm::rdf::IndexedSet::get</a></div><div class="ttdeci">T get(uint32_t Idx) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00039">RDFRegisters.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html_a47caf9a25186eed2215d13171af1f3ca"><div class="ttname"><a href="classllvm_1_1Register.html#a47caf9a25186eed2215d13171af1f3ca">llvm::Register::stackSlot2Index</a></div><div class="ttdeci">static int stackSlot2Index(Register Reg)</div><div class="ttdoc">Compute the frame index from a register value representing a stack slot.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00052">Register.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00236">TargetRegisterInfo.h:236</a></div></div>
<div class="ttc" id="aMips16ISelLowering_8cpp_html_a0acb682b8260ab1c60b918599864e2e5"><div class="ttname"><a href="Mips16ISelLowering_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a></div><div class="ttdeci">#define T</div><div class="ttdef"><b>Definition:</b> <a href="Mips16ISelLowering_8cpp_source.html#l00341">Mips16ISelLowering.cpp:341</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html_a5f1aafb808b0b7ed3b2d3752ced1930a"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#a5f1aafb808b0b7ed3b2d3752ced1930a">llvm::rdf::RegisterAggr::count</a></div><div class="ttdeci">unsigned count() const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00173">RDFRegisters.h:173</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator_html_afa9d8e2b851390e5cd08297c7d874b87"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#afa9d8e2b851390e5cd08297c7d874b87">llvm::rdf::RegisterAggr::rr_iterator::operator++</a></div><div class="ttdeci">rr_iterator &amp; operator++()</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00220">RDFRegisters.h:220</a></div></div>
<div class="ttc" id="aSTLExtras_8h_html"><div class="ttname"><a href="STLExtras_8h.html">STLExtras.h</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1PhysicalRegisterInfo_html_a112859e582ad6783c922bac9f63d377c"><div class="ttname"><a href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a112859e582ad6783c922bac9f63d377c">llvm::rdf::PhysicalRegisterInfo::getRegMaskId</a></div><div class="ttdeci">RegisterId getRegMaskId(const uint32_t *RM) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00110">RDFRegisters.h:110</a></div></div>
<div class="ttc" id="astructstd_1_1hash_3_01llvm_1_1rdf_1_1RegisterAggr_01_4_html_a5003f662ae183754fd2cbc77061bdc5a"><div class="ttname"><a href="structstd_1_1hash_3_01llvm_1_1rdf_1_1RegisterAggr_01_4.html#a5003f662ae183754fd2cbc77061bdc5a">std::hash&lt; llvm::rdf::RegisterAggr &gt;::operator()</a></div><div class="ttdeci">size_t operator()(const llvm::rdf::RegisterAggr &amp;A) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00268">RDFRegisters.h:268</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator_html_abf938d1e39d18acfdbedacfa40bed8d6"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#abf938d1e39d18acfdbedacfa40bed8d6">llvm::rdf::RegisterAggr::rr_iterator::operator!=</a></div><div class="ttdeci">bool operator!=(const rr_iterator &amp;I) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00232">RDFRegisters.h:232</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1PhysicalRegisterInfo_html_a577327b94fb044287bf33bc64768028e"><div class="ttname"><a href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a577327b94fb044287bf33bc64768028e">llvm::rdf::PhysicalRegisterInfo::getMaskUnits</a></div><div class="ttdeci">const BitVector &amp; getMaskUnits(RegisterId MaskId) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00130">RDFRegisters.h:130</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterRef_html"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterRef.html">llvm::rdf::RegisterRef</a></div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00071">RDFRegisters.h:71</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_a96d73bbd7af15cb1fc38c3f4a3bd82e9"><div class="ttname"><a href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a></div><div class="ttdeci">#define F(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00055">MD5.cpp:55</a></div></div>
<div class="ttc" id="anamespacellvm_1_1BitmaskEnumDetail_html_a91efa71de05b0c2d00730a0279f58658"><div class="ttname"><a href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">llvm::BitmaskEnumDetail::Mask</a></div><div class="ttdeci">constexpr std::underlying_type_t&lt; E &gt; Mask()</div><div class="ttdoc">Get a bitmask with 1s in all places up to the high-order bit of E's largest value.</div><div class="ttdef"><b>Definition:</b> <a href="BitmaskEnum_8h_source.html#l00080">BitmaskEnum.h:80</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1PhysicalRegisterInfo_html_a3563b475b0733207551aacf5d81184ed"><div class="ttname"><a href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a3563b475b0733207551aacf5d81184ed">llvm::rdf::PhysicalRegisterInfo::PhysicalRegisterInfo</a></div><div class="ttdeci">PhysicalRegisterInfo(const TargetRegisterInfo &amp;tri, const MachineFunction &amp;mf)</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8cpp_source.html#l00027">RDFRegisters.cpp:27</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html_a2f83d9bf6a4b4021b35a4a680a0ebbcf"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#a2f83d9bf6a4b4021b35a4a680a0ebbcf">llvm::rdf::RegisterAggr::RegisterAggr</a></div><div class="ttdeci">RegisterAggr(const PhysicalRegisterInfo &amp;pri)</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00169">RDFRegisters.h:169</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator_html_ae15dfc5f4b2980835b6004c52c562823"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#ae15dfc5f4b2980835b6004c52c562823">llvm::rdf::RegisterAggr::rr_iterator::operator==</a></div><div class="ttdeci">bool operator==(const rr_iterator &amp;I) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00226">RDFRegisters.h:226</a></div></div>
<div class="ttc" id="astructllvm_1_1DenseMapInfo_html"><div class="ttname"><a href="structllvm_1_1DenseMapInfo.html">llvm::DenseMapInfo</a></div><div class="ttdoc">An information struct used to provide DenseMap with the various necessary components for a given valu...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00034">APInt.h:34</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterRef_html_a5ad5cb9affeee19ca5894e5d950ea869"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterRef.html#a5ad5cb9affeee19ca5894e5d950ea869">llvm::rdf::RegisterRef::Mask</a></div><div class="ttdeci">LaneBitmask Mask</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00073">RDFRegisters.h:73</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html_a92cd11abfd541caadc1fc825b78f9903"><div class="ttname"><a href="classllvm_1_1Register.html#a92cd11abfd541caadc1fc825b78f9903">llvm::Register::index2StackSlot</a></div><div class="ttdeci">static Register index2StackSlot(int FI)</div><div class="ttdoc">Convert a non-negative frame index to a stack slot register value.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00058">Register.h:58</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterRef_html_a3aa7bd37d5ca95ccd0c420037738b994"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterRef.html#a3aa7bd37d5ca95ccd0c420037738b994">llvm::rdf::RegisterRef::operator&lt;</a></div><div class="ttdeci">bool operator&lt;(const RegisterRef &amp;RR) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00091">RDFRegisters.h:91</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html_a1b164a8c57e21c6b879b8bdcc55c5f28"><div class="ttname"><a href="classllvm_1_1Register.html#a1b164a8c57e21c6b879b8bdcc55c5f28">llvm::Register::isStackSlot</a></div><div class="ttdeci">static bool isStackSlot(unsigned Reg)</div><div class="ttdoc">isStackSlot - Sometimes it is useful the be able to store a non-negative frame index in a variable th...</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00044">Register.h:44</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1PhysicalRegisterInfo_html_a68e30cc6f9e515acedd1fd29d9b20e6c"><div class="ttname"><a href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a68e30cc6f9e515acedd1fd29d9b20e6c">llvm::rdf::PhysicalRegisterInfo::isRegMaskId</a></div><div class="ttdeci">static bool isRegMaskId(RegisterId R)</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00106">RDFRegisters.h:106</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html_a568ff706b8c5991bd299c8c00b803897"><div class="ttname"><a href="classllvm_1_1BitVector.html#a568ff706b8c5991bd299c8c00b803897">llvm::BitVector::count</a></div><div class="ttdeci">size_type count() const</div><div class="ttdoc">count - Returns the number of bits which are set.</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00155">BitVector.h:155</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterRef_html_afc164390af7d024fa9d8764f7119d77f"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterRef.html#afc164390af7d024fa9d8764f7119d77f">llvm::rdf::RegisterRef::RegisterRef</a></div><div class="ttdeci">RegisterRef(RegisterId R, LaneBitmask M=LaneBitmask::getAll())</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00076">RDFRegisters.h:76</a></div></div>
<div class="ttc" id="astructllvm_1_1LaneBitmask_html_a9082b6aa4021114645045d9c5628eb26"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html#a9082b6aa4021114645045d9c5628eb26">llvm::LaneBitmask::getNone</a></div><div class="ttdeci">static constexpr LaneBitmask getNone()</div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00081">LaneBitmask.h:81</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00045">TargetRegisterInfo.h:45</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1PhysicalRegisterInfo_html_a9dad4dca6c149dcc5a2138f9c3ca50d6"><div class="ttname"><a href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a9dad4dca6c149dcc5a2138f9c3ca50d6">llvm::rdf::PhysicalRegisterInfo::alias</a></div><div class="ttdeci">bool alias(RegisterRef RA, RegisterRef RB) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00118">RDFRegisters.h:118</a></div></div>
<div class="ttc" id="anamespacellvm_1_1dwarf_html_a5d3c920b66ea797d6adb243862fdf47a"><div class="ttname"><a href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">llvm::dwarf::Index</a></div><div class="ttdeci">Index</div><div class="ttdef"><b>Definition:</b> <a href="Dwarf_8h_source.html#l00550">Dwarf.h:550</a></div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a7abf5fb4071cb25dbce06dfb5ee3c937"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html">llvm::rdf::RegisterAggr</a></div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00168">RDFRegisters.h:168</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1IndexedSet_html_a3d9a103e8ef8f1d4fac156b23c178f85"><div class="ttname"><a href="structllvm_1_1rdf_1_1IndexedSet.html#a3d9a103e8ef8f1d4fac156b23c178f85">llvm::rdf::IndexedSet::IndexedSet</a></div><div class="ttdeci">IndexedSet()</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00037">RDFRegisters.h:37</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1IndexedSet_html_af89b430edee3afdc10116570bdbe39cc"><div class="ttname"><a href="structllvm_1_1rdf_1_1IndexedSet.html#af89b430edee3afdc10116570bdbe39cc">llvm::rdf::IndexedSet::begin</a></div><div class="ttdeci">const_iterator begin() const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00064">RDFRegisters.h:64</a></div></div>
<div class="ttc" id="aclassllvm_1_1raw__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__ostream.html">llvm::raw_ostream</a></div><div class="ttdoc">This class implements an extremely fast bulk output stream that can only output to a stream.</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00052">raw_ostream.h:52</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1PhysicalRegisterInfo_html"><div class="ttname"><a href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html">llvm::rdf::PhysicalRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00102">RDFRegisters.h:102</a></div></div>
<div class="ttc" id="aBitVector_8h_html"><div class="ttname"><a href="BitVector_8h.html">BitVector.h</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1IndexedSet_html_a90b20d3cd9aff1120336aa2457156e36"><div class="ttname"><a href="structllvm_1_1rdf_1_1IndexedSet.html#a90b20d3cd9aff1120336aa2457156e36">llvm::rdf::IndexedSet&lt; const uint32_t * &gt;::const_iterator</a></div><div class="ttdeci">typename std::vector&lt; const uint32_t * &gt;::const_iterator const_iterator</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00062">RDFRegisters.h:62</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterRef_html_abbc35bd45a3ae6a12bb6d133061e97db"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterRef.html#abbc35bd45a3ae6a12bb6d133061e97db">llvm::rdf::RegisterRef::operator!=</a></div><div class="ttdeci">bool operator!=(const RegisterRef &amp;RR) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00087">RDFRegisters.h:87</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00075">BitVector.h:75</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html_aebb69ff57b201dee748ce7fe7f22ff1b"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#aebb69ff57b201dee748ce7fe7f22ff1b">llvm::rdf::RegisterAggr::isCoverOf</a></div><div class="ttdeci">static bool isCoverOf(RegisterRef RA, RegisterRef RB, const PhysicalRegisterInfo &amp;PRI)</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00182">RDFRegisters.h:182</a></div></div>
<div class="ttc" id="astructstd_1_1hash_3_01llvm_1_1rdf_1_1RegisterRef_01_4_html_ad021de4bec7c987509b12b72e4387299"><div class="ttname"><a href="structstd_1_1hash_3_01llvm_1_1rdf_1_1RegisterRef_01_4.html#ad021de4bec7c987509b12b72e4387299">std::hash&lt; llvm::rdf::RegisterRef &gt;::operator()</a></div><div class="ttdeci">size_t operator()(llvm::rdf::RegisterRef A) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00263">RDFRegisters.h:263</a></div></div>
<div class="ttc" id="astructstd_1_1equal__to_3_01llvm_1_1rdf_1_1RegisterAggr_01_4_html_a5af6b967fba5c07377fb551f0f3408ab"><div class="ttname"><a href="structstd_1_1equal__to_3_01llvm_1_1rdf_1_1RegisterAggr_01_4.html#a5af6b967fba5c07377fb551f0f3408ab">std::equal_to&lt; llvm::rdf::RegisterAggr &gt;::operator()</a></div><div class="ttdeci">bool operator()(const llvm::rdf::RegisterAggr &amp;A, const llvm::rdf::RegisterAggr &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00273">RDFRegisters.h:273</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1PhysicalRegisterInfo_html_a988e944fd5737e17bb7f45c789116682"><div class="ttname"><a href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a988e944fd5737e17bb7f45c789116682">llvm::rdf::PhysicalRegisterInfo::getUnitAliases</a></div><div class="ttdeci">const BitVector &amp; getUnitAliases(uint32_t U) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00134">RDFRegisters.h:134</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html_a8550509e5a44adcccec5d4c23b1536ec"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#a8550509e5a44adcccec5d4c23b1536ec">llvm::rdf::RegisterAggr::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00174">RDFRegisters.h:174</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html_a295d6a3ed95a4226eb64114db94b8dbf"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#a295d6a3ed95a4226eb64114db94b8dbf">llvm::rdf::RegisterAggr::hasCoverOf</a></div><div class="ttdeci">bool hasCoverOf(RegisterRef RR) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8cpp_source.html#l00258">RDFRegisters.cpp:258</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterRef_html_ae3fccb757c607becad58d196f0b6fbae"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterRef.html#ae3fccb757c607becad58d196f0b6fbae">llvm::rdf::RegisterRef::RegisterRef</a></div><div class="ttdeci">RegisterRef()=default</div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1PrintLaneMaskOpt_html"><div class="ttname"><a href="structllvm_1_1rdf_1_1PrintLaneMaskOpt.html">llvm::rdf::PrintLaneMaskOpt</a></div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00250">RDFRegisters.h:250</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html_a11eed31a4a2d388968084ca63ea3f928"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#a11eed31a4a2d388968084ca63ea3f928">llvm::rdf::RegisterAggr::hasAliasOf</a></div><div class="ttdeci">bool hasAliasOf(RegisterRef RR) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8cpp_source.html#l00245">RDFRegisters.cpp:245</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator_html_a41bd52e81b4309fa079509947b6a2422"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#a41bd52e81b4309fa079509947b6a2422">llvm::rdf::RegisterAggr::rr_iterator::rr_iterator</a></div><div class="ttdeci">rr_iterator(const RegisterAggr &amp;RG, bool End)</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8cpp_source.html#l00367">RDFRegisters.cpp:367</a></div></div>
<div class="ttc" id="anamespacellvm_html_a086e9fbdb06276db7753101a08a63adf"><div class="ttname"><a href="namespacellvm.html#a086e9fbdb06276db7753101a08a63adf">llvm::find</a></div><div class="ttdeci">auto find(R &amp;&amp;Range, const T &amp;Val)</div><div class="ttdoc">Provide wrappers to std::find which take ranges instead of having to pass begin/end explicitly.</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01755">STLExtras.h:1755</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html_ae601f880fc8e1562995e6449a20dd5e7"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#ae601f880fc8e1562995e6449a20dd5e7">llvm::rdf::RegisterAggr::intersect</a></div><div class="ttdeci">RegisterAggr &amp; intersect(RegisterRef RR)</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8cpp_source.html#l00292">RDFRegisters.cpp:292</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="astructllvm_1_1LaneBitmask_html_a72988cca7ab2262ef68fdd0c5ae54940"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html#a72988cca7ab2262ef68fdd0c5ae54940">llvm::LaneBitmask::any</a></div><div class="ttdeci">constexpr bool any() const</div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00053">LaneBitmask.h:53</a></div></div>
<div class="ttc" id="anamespacellvm_1_1rdf_html_aca1a8bfc71005133d8e0a7d1d5dd0d0a"><div class="ttname"><a href="namespacellvm_1_1rdf.html#aca1a8bfc71005133d8e0a7d1d5dd0d0a">llvm::rdf::operator&lt;&lt;</a></div><div class="ttdeci">raw_ostream &amp; operator&lt;&lt;(raw_ostream &amp;OS, const Print&lt; RegisterRef &gt; &amp;P)</div><div class="ttdef"><b>Definition:</b> <a href="RDFGraph_8cpp_source.html#l00055">RDFGraph.cpp:55</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1PhysicalRegisterInfo_html_ac5af74be4da538726ecda6e4ecbe88eb"><div class="ttname"><a href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#ac5af74be4da538726ecda6e4ecbe88eb">llvm::rdf::PhysicalRegisterInfo::getAliasSet</a></div><div class="ttdeci">std::set&lt; RegisterId &gt; getAliasSet(RegisterId Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8cpp_source.html#l00106">RDFRegisters.cpp:106</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1IndexedSet_html_afe81a2f1e810ef95a07d61f7fc4decbc"><div class="ttname"><a href="structllvm_1_1rdf_1_1IndexedSet.html#afe81a2f1e810ef95a07d61f7fc4decbc">llvm::rdf::IndexedSet::find</a></div><div class="ttdeci">uint32_t find(T Val) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00054">RDFRegisters.h:54</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1IndexedSet_html_ac62ecd3cfdf2e296b9f1823059d320d2"><div class="ttname"><a href="structllvm_1_1rdf_1_1IndexedSet.html#ac62ecd3cfdf2e296b9f1823059d320d2">llvm::rdf::IndexedSet::size</a></div><div class="ttdeci">uint32_t size() const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00060">RDFRegisters.h:60</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterRef_html_ade98b6f08e1d3b9f3b304bdd0d652c72"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterRef.html#ade98b6f08e1d3b9f3b304bdd0d652c72">llvm::rdf::RegisterRef::hash</a></div><div class="ttdeci">size_t hash() const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00095">RDFRegisters.h:95</a></div></div>
<div class="ttc" id="aSIOptimizeExecMaskingPreRA_8cpp_html_a3e47bdb3e296b00df96eff7896fa57bf"><div class="ttname"><a href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a></div><div class="ttdeci">SI optimize exec mask operations pre RA</div><div class="ttdef"><b>Definition:</b> <a href="SIOptimizeExecMaskingPreRA_8cpp_source.html#l00071">SIOptimizeExecMaskingPreRA.cpp:71</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00258">MachineFunction.h:258</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html_adb89ac68dc79bcd8b11036d562b08c0d"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#adb89ac68dc79bcd8b11036d562b08c0d">llvm::rdf::RegisterAggr::rr_begin</a></div><div class="ttdeci">rr_iterator rr_begin() const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00237">RDFRegisters.h:237</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a2a1421dcee7067c8a9c69752bd8ec566ae435ab4c104cb9e9e78f43e41b8c02cb"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566ae435ab4c104cb9e9e78f43e41b8c02cb">llvm::AArch64::RM</a></div><div class="ttdeci">@ RM</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00499">AArch64ISelLowering.h:499</a></div></div>
<div class="ttc" id="astructRegInfo_html"><div class="ttname"><a href="structRegInfo.html">RegInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmParser_8cpp_source.html#l02559">AMDGPUAsmParser.cpp:2559</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1PrintLaneMaskOpt_html_a12b2f97b767eb1f01bf1bd6a517be84e"><div class="ttname"><a href="structllvm_1_1rdf_1_1PrintLaneMaskOpt.html#a12b2f97b767eb1f01bf1bd6a517be84e">llvm::rdf::PrintLaneMaskOpt::PrintLaneMaskOpt</a></div><div class="ttdeci">PrintLaneMaskOpt(LaneBitmask M)</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00251">RDFRegisters.h:251</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html_aafe24ed31fe73055eec759c1f53ac26e"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#aafe24ed31fe73055eec759c1f53ac26e">llvm::rdf::RegisterAggr::operator==</a></div><div class="ttdeci">bool operator==(const RegisterAggr &amp;A) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00178">RDFRegisters.h:178</a></div></div>
<div class="ttc" id="astructllvm_1_1LaneBitmask_html_ad5db2a0ee1a5c07c0638e80c63ab56e0"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html#ad5db2a0ee1a5c07c0638e80c63ab56e0">llvm::LaneBitmask::getAsInteger</a></div><div class="ttdeci">constexpr Type getAsInteger() const</div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00074">LaneBitmask.h:74</a></div></div>
<div class="ttc" id="aSampleProfWriter_8cpp_html_ac5f3689931c7238da06ba00cf1002c62"><div class="ttname"><a href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a></div><div class="ttdeci">raw_pwrite_stream &amp; OS</div><div class="ttdef"><b>Definition:</b> <a href="SampleProfWriter_8cpp_source.html#l00053">SampleProfWriter.cpp:53</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1PrintLaneMaskOpt_html_a3713e41b778fad63d3dd2e52edbc083d"><div class="ttname"><a href="structllvm_1_1rdf_1_1PrintLaneMaskOpt.html#a3713e41b778fad63d3dd2e52edbc083d">llvm::rdf::PrintLaneMaskOpt::Mask</a></div><div class="ttdeci">LaneBitmask Mask</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00252">RDFRegisters.h:252</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html_acbfda31693da28d8b0a67fbc6fdef351"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#acbfda31693da28d8b0a67fbc6fdef351">llvm::rdf::RegisterAggr::intersectWith</a></div><div class="ttdeci">RegisterRef intersectWith(RegisterRef RR) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8cpp_source.html#l00310">RDFRegisters.cpp:310</a></div></div>
<div class="ttc" id="anamespacestd_html"><div class="ttname"><a href="namespacestd.html">std</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00851">BitVector.h:851</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1IndexedSet_html_a5705d8752fb5b038ae1409105a55d297"><div class="ttname"><a href="structllvm_1_1rdf_1_1IndexedSet.html#a5705d8752fb5b038ae1409105a55d297">llvm::rdf::IndexedSet::end</a></div><div class="ttdeci">const_iterator end() const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00065">RDFRegisters.h:65</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html_a4428329047c5c44d2157e24986cc9802"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#a4428329047c5c44d2157e24986cc9802">llvm::rdf::RegisterAggr::hash</a></div><div class="ttdeci">size_t hash() const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00198">RDFRegisters.h:198</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator_html_afa98acc4f20468124471bdef1f9d14ec"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#afa98acc4f20468124471bdef1f9d14ec">llvm::rdf::RegisterAggr::rr_iterator::MapType</a></div><div class="ttdeci">std::map&lt; RegisterId, LaneBitmask &gt; MapType</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00205">RDFRegisters.h:205</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator_html_a0b6c32d8981735e71e393fe8039894c9"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#a0b6c32d8981735e71e393fe8039894c9">llvm::rdf::RegisterAggr::rr_iterator::operator*</a></div><div class="ttdeci">RegisterRef operator*() const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00216">RDFRegisters.h:216</a></div></div>
<div class="ttc" id="aAttributes_8cpp_html_a12f59da641309f7afb7b1d32cb59a7bf"><div class="ttname"><a href="Attributes_8cpp.html#a12f59da641309f7afb7b1d32cb59a7bf">isEqual</a></div><div class="ttdeci">static bool isEqual(const Function &amp;Caller, const Function &amp;Callee)</div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8cpp_source.html#l01947">Attributes.cpp:1947</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator_html"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html">llvm::rdf::RegisterAggr::rr_iterator</a></div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00204">RDFRegisters.h:204</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1IndexedSet_html"><div class="ttname"><a href="structllvm_1_1rdf_1_1IndexedSet.html">llvm::rdf::IndexedSet</a></div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00036">RDFRegisters.h:36</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html_a65cdb708065271fdefb9fba495cf5d95"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#a65cdb708065271fdefb9fba495cf5d95">llvm::rdf::RegisterAggr::clearIn</a></div><div class="ttdeci">RegisterRef clearIn(RegisterRef RR) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8cpp_source.html#l00320">RDFRegisters.cpp:320</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1IndexedSet_html_af88b83bb9522ef69494ba28a194a9abe"><div class="ttname"><a href="structllvm_1_1rdf_1_1IndexedSet.html#af88b83bb9522ef69494ba28a194a9abe">llvm::rdf::IndexedSet::insert</a></div><div class="ttdeci">uint32_t insert(T Val)</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00045">RDFRegisters.h:45</a></div></div>
<div class="ttc" id="aregcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="aLaneBitmask_8h_html"><div class="ttname"><a href="LaneBitmask_8h.html">LaneBitmask.h</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1PhysicalRegisterInfo_html_adf7c68fb38b6112efc02ca105b96585e"><div class="ttname"><a href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#adf7c68fb38b6112efc02ca105b96585e">llvm::rdf::PhysicalRegisterInfo::getRegMaskBits</a></div><div class="ttdeci">const uint32_t * getRegMaskBits(RegisterId R) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00114">RDFRegisters.h:114</a></div></div>
<div class="ttc" id="anamespacellvm_1_1rdf_html_acbdccb4a7edddfa7563acc639f76c7ef"><div class="ttname"><a href="namespacellvm_1_1rdf.html#acbdccb4a7edddfa7563acc639f76c7ef">llvm::rdf::RegisterId</a></div><div class="ttdeci">uint32_t RegisterId</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00029">RDFRegisters.h:29</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html_a6abd2aa0f11136094b477ae60a74c627"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#a6abd2aa0f11136094b477ae60a74c627">llvm::rdf::RegisterAggr::print</a></div><div class="ttdeci">void print(raw_ostream &amp;OS) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8cpp_source.html#l00360">RDFRegisters.cpp:360</a></div></div>
<div class="ttc" id="aREADME__P9_8txt_html_aea3337f3785f600391756877218a55ba"><div class="ttname"><a href="README__P9_8txt.html#aea3337f3785f600391756877218a55ba">RN</a></div><div class="ttdeci">It looks like we only need to define PPCfmarto for these because according to these instructions perform RTO on fma s src2 rnd  FPSCR RN</div><div class="ttdef"><b>Definition:</b> <a href="README__P9_8txt_source.html#l00262">README_P9.txt:262</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterRef_html_aa060b373d5fbb9a028c215d4aa7cee40"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterRef.html#aa060b373d5fbb9a028c215d4aa7cee40">llvm::rdf::RegisterRef::operator==</a></div><div class="ttdeci">bool operator==(const RegisterRef &amp;RR) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00083">RDFRegisters.h:83</a></div></div>
<div class="ttc" id="aTargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="astructllvm_1_1LaneBitmask_html_a3714a639930eab71d7202da05ad82990"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html#a3714a639930eab71d7202da05ad82990">llvm::LaneBitmask::getAll</a></div><div class="ttdeci">static constexpr LaneBitmask getAll()</div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00082">LaneBitmask.h:82</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1PhysicalRegisterInfo_html_aff74ab74f8d91f36b55b0eba3ba18edc"><div class="ttname"><a href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#aff74ab74f8d91f36b55b0eba3ba18edc">llvm::rdf::PhysicalRegisterInfo::getRefForUnit</a></div><div class="ttdeci">RegisterRef getRefForUnit(uint32_t U) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00126">RDFRegisters.h:126</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1PhysicalRegisterInfo_html_ad1e916faef142397ee6fdf5e6e1a5474"><div class="ttname"><a href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#ad1e916faef142397ee6fdf5e6e1a5474">llvm::rdf::PhysicalRegisterInfo::mapTo</a></div><div class="ttdeci">RegisterRef mapTo(RegisterRef RR, unsigned R) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8cpp_source.html#l00230">RDFRegisters.cpp:230</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1PhysicalRegisterInfo_html_a1f682cb6e0b441ad7bfa945ff0fe9ca4"><div class="ttname"><a href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a1f682cb6e0b441ad7bfa945ff0fe9ca4">llvm::rdf::PhysicalRegisterInfo::getTRI</a></div><div class="ttdeci">const TargetRegisterInfo &amp; getTRI() const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00139">RDFRegisters.h:139</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 09:44:39 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
