{signal: [
  	{name: 'clk', 	wave: 'p........'},
  	['CPU signals',
  	{name: 'read', 	wave: '01......0'},
  	{name: 'addr', 	wave: 'x3......x', data: ["ADDR"]},
    {name: 'store', 	wave: 'x4......x', data: ["DATA"]},
  	{name: 'ready', 	wave: '0.....1.0'},
    {name: 'done', 	wave: '0......10'},
	],
	{},
     
    ['AXI AW CH',
    {name: 'awvalid', 	wave: '0.1.0....'},
    {name: 'awready', 	wave: '0..10....'},
    {name: 'awaddr', 	wave: 'x.3.x....', data: ["ADDR"]},
    ],
    {},
     
    ['AXI W CH',
    {name: 'wvalid', 	wave: '0...10...'},
    {name: 'wready', 	wave: '0...10...'},
    {name: 'wlast', 	wave: '0...10...'},
    {name: 'wdata', 	wave: 'x...4x...', data: ["DATA"]},
    ],
    {},
     
    ['AXI B CH',
    {name: 'bvalid', 	wave: '0....10..'},
    {name: 'bready', 	wave: '0....10..'},
    {name: 'bresp', 	wave: 'x....4x..', data: ["OKAY"]},
    ],
], 
head: {text: 'AXI Controller Write'},
config: {hscale: 2}}