{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1485222786582 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1485222786582 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 23 20:53:06 2017 " "Processing started: Mon Jan 23 20:53:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1485222786582 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1485222786582 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off M6809_VGA_ExtRAM -c Microcomputer " "Command: quartus_map --read_settings_files=on --write_settings_files=off M6809_VGA_ExtRAM -c Microcomputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1485222786583 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1485222787419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/gpio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/gpio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gpio-rtl " "Found design unit 1: gpio-rtl" {  } { { "Components/gpio.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/M6809_VGA_ExtRAM/Components/gpio.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485222788302 ""} { "Info" "ISGN_ENTITY_NAME" "1 gpio " "Found entity 1: gpio" {  } { { "Components/gpio.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/M6809_VGA_ExtRAM/Components/gpio.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485222788302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485222788302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mem_mapper2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mem_mapper2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_mapper2-rtl " "Found design unit 1: mem_mapper2-rtl" {  } { { "Components/mem_mapper2.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/M6809_VGA_ExtRAM/Components/mem_mapper2.vhd" 219 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485222788308 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_mapper2 " "Found entity 1: mem_mapper2" {  } { { "Components/mem_mapper2.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/M6809_VGA_ExtRAM/Components/mem_mapper2.vhd" 189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485222788308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485222788308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/m6809/cpu09-l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/m6809/cpu09-l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu09p-rtl " "Found design unit 1: cpu09p-rtl" {  } { { "Components/M6809/cpu09-l.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/M6809_VGA_ExtRAM/Components/M6809/cpu09-l.vhd" 273 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485222788325 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu09p " "Found entity 1: cpu09p" {  } { { "Components/M6809/cpu09-l.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/M6809_VGA_ExtRAM/Components/M6809/cpu09-l.vhd" 251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485222788325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485222788325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/m6809/internalram4k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/m6809/internalram4k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 internalram4k-SYN " "Found design unit 1: internalram4k-SYN" {  } { { "Components/M6809/InternalRam4K.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/M6809_VGA_ExtRAM/Components/M6809/InternalRam4K.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485222788334 ""} { "Info" "ISGN_ENTITY_NAME" "1 InternalRam4K " "Found entity 1: InternalRam4K" {  } { { "Components/M6809/InternalRam4K.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/M6809_VGA_ExtRAM/Components/M6809/InternalRam4K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485222788334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485222788334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/m6809/internalram1k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/m6809/internalram1k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 internalram1k-SYN " "Found design unit 1: internalram1k-SYN" {  } { { "Components/M6809/InternalRam1K.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/M6809_VGA_ExtRAM/Components/M6809/InternalRam1K.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485222788343 ""} { "Info" "ISGN_ENTITY_NAME" "1 InternalRam1K " "Found entity 1: InternalRam1K" {  } { { "Components/M6809/InternalRam1K.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/M6809_VGA_ExtRAM/Components/M6809/InternalRam1K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485222788343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485222788343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/m6809/internalram2k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/m6809/internalram2k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 internalram2k-SYN " "Found design unit 1: internalram2k-SYN" {  } { { "Components/M6809/InternalRam2K.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/M6809_VGA_ExtRAM/Components/M6809/InternalRam2K.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485222788352 ""} { "Info" "ISGN_ENTITY_NAME" "1 InternalRam2K " "Found entity 1: InternalRam2K" {  } { { "Components/M6809/InternalRam2K.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/M6809_VGA_ExtRAM/Components/M6809/InternalRam2K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485222788352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485222788352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/terminal/displayram1k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/terminal/displayram1k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayram1k-SYN " "Found design unit 1: displayram1k-SYN" {  } { { "Components/TERMINAL/DisplayRam1K.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/M6809_VGA_ExtRAM/Components/TERMINAL/DisplayRam1K.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485222788360 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayRam1K " "Found entity 1: DisplayRam1K" {  } { { "Components/TERMINAL/DisplayRam1K.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/M6809_VGA_ExtRAM/Components/TERMINAL/DisplayRam1K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485222788360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485222788360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/terminal/displayram2k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/terminal/displayram2k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayram2k-SYN " "Found design unit 1: displayram2k-SYN" {  } { { "Components/TERMINAL/DisplayRam2K.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/M6809_VGA_ExtRAM/Components/TERMINAL/DisplayRam2K.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485222788369 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayRam2K " "Found entity 1: DisplayRam2K" {  } { { "Components/TERMINAL/DisplayRam2K.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/M6809_VGA_ExtRAM/Components/TERMINAL/DisplayRam2K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485222788369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485222788369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/terminal/cgaboldromreduced.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/terminal/cgaboldromreduced.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cgaboldromreduced-SYN " "Found design unit 1: cgaboldromreduced-SYN" {  } { { "Components/TERMINAL/CGABoldRomReduced.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/M6809_VGA_ExtRAM/Components/TERMINAL/CGABoldRomReduced.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485222788377 ""} { "Info" "ISGN_ENTITY_NAME" "1 CGABoldRomReduced " "Found entity 1: CGABoldRomReduced" {  } { { "Components/TERMINAL/CGABoldRomReduced.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/M6809_VGA_ExtRAM/Components/TERMINAL/CGABoldRomReduced.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485222788377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485222788377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/terminal/cgaboldrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/terminal/cgaboldrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cgaboldrom-SYN " "Found design unit 1: cgaboldrom-SYN" {  } { { "Components/TERMINAL/CGABoldRom.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/M6809_VGA_ExtRAM/Components/TERMINAL/CGABoldRom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485222788385 ""} { "Info" "ISGN_ENTITY_NAME" "1 CGABoldRom " "Found entity 1: CGABoldRom" {  } { { "Components/TERMINAL/CGABoldRom.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/M6809_VGA_ExtRAM/Components/TERMINAL/CGABoldRom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485222788385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485222788385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/terminal/sbctextdisplayrgb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/terminal/sbctextdisplayrgb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SBCTextDisplayRGB-rtl " "Found design unit 1: SBCTextDisplayRGB-rtl" {  } { { "Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/M6809_VGA_ExtRAM/Components/TERMINAL/SBCTextDisplayRGB.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485222788397 ""} { "Info" "ISGN_ENTITY_NAME" "1 SBCTextDisplayRGB " "Found entity 1: SBCTextDisplayRGB" {  } { { "Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/M6809_VGA_ExtRAM/Components/TERMINAL/SBCTextDisplayRGB.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485222788397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485222788397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/uart/buffereduart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/uart/buffereduart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bufferedUART-rtl " "Found design unit 1: bufferedUART-rtl" {  } { { "Components/UART/bufferedUART.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/M6809_VGA_ExtRAM/Components/UART/bufferedUART.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485222788404 ""} { "Info" "ISGN_ENTITY_NAME" "1 bufferedUART " "Found entity 1: bufferedUART" {  } { { "Components/UART/bufferedUART.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/M6809_VGA_ExtRAM/Components/UART/bufferedUART.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485222788404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485222788404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roms/6809/m6809_ext_basic_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file roms/6809/m6809_ext_basic_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m6809_ext_basic_rom-SYN " "Found design unit 1: m6809_ext_basic_rom-SYN" {  } { { "ROMS/6809/M6809_EXT_BASIC_ROM.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/M6809_VGA_ExtRAM/ROMS/6809/M6809_EXT_BASIC_ROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485222788412 ""} { "Info" "ISGN_ENTITY_NAME" "1 M6809_EXT_BASIC_ROM " "Found entity 1: M6809_EXT_BASIC_ROM" {  } { { "ROMS/6809/M6809_EXT_BASIC_ROM.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/M6809_VGA_ExtRAM/ROMS/6809/M6809_EXT_BASIC_ROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485222788412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485222788412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcomputer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microcomputer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Microcomputer-struct " "Found design unit 1: Microcomputer-struct" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/M6809_VGA_ExtRAM/Microcomputer.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485222788419 ""} { "Info" "ISGN_ENTITY_NAME" "1 Microcomputer " "Found entity 1: Microcomputer" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/M6809_VGA_ExtRAM/Microcomputer.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485222788419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485222788419 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Microcomputer " "Elaborating entity \"Microcomputer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1485222788955 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sdCS Microcomputer.vhd(70) " "VHDL Signal Declaration warning at Microcomputer.vhd(70): used implicit default value for signal \"sdCS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/M6809_VGA_ExtRAM/Microcomputer.vhd" 70 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1485222788958 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sdMOSI Microcomputer.vhd(71) " "VHDL Signal Declaration warning at Microcomputer.vhd(71): used implicit default value for signal \"sdMOSI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/M6809_VGA_ExtRAM/Microcomputer.vhd" 71 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1485222788958 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sdSCLK Microcomputer.vhd(73) " "VHDL Signal Declaration warning at Microcomputer.vhd(73): used implicit default value for signal \"sdSCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/M6809_VGA_ExtRAM/Microcomputer.vhd" 73 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1485222788958 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "driveLED Microcomputer.vhd(75) " "VHDL Signal Declaration warning at Microcomputer.vhd(75): used explicit default value for signal \"driveLED\" because signal was never assigned a value" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/M6809_VGA_ExtRAM/Microcomputer.vhd" 75 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1485222788959 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sdCardDataOut Microcomputer.vhd(101) " "VHDL Signal Declaration warning at Microcomputer.vhd(101): used implicit default value for signal \"sdCardDataOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/M6809_VGA_ExtRAM/Microcomputer.vhd" 101 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1485222788959 "|Microcomputer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n_RD_sd Microcomputer.vhd(129) " "Verilog HDL or VHDL warning at Microcomputer.vhd(129): object \"n_RD_sd\" assigned a value but never read" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/M6809_VGA_ExtRAM/Microcomputer.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1485222788960 "|Microcomputer"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "3 7 Microcomputer.vhd(348) " "VHDL expression error at Microcomputer.vhd(348): expression has 3 elements, but must have 7 elements" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/M6809_VGA_ExtRAM/Microcomputer.vhd" 348 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Quartus II" 0 -1 1485222788965 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "cpuAddr Microcomputer.vhd(337) " "VHDL error at Microcomputer.vhd(337): formal port or parameter \"cpuAddr\" must have actual or default value" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/doug_000/Documents/GitHub/MultiComp/M6809_VGA_ExtRAM/Microcomputer.vhd" 337 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1485222788965 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1485222788967 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "512 " "Peak virtual memory: 512 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1485222789461 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jan 23 20:53:09 2017 " "Processing ended: Mon Jan 23 20:53:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1485222789461 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1485222789461 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1485222789461 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1485222789461 ""}
