
---------- Begin Simulation Statistics ----------
final_tick                                 6934365500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 134399                       # Simulator instruction rate (inst/s)
host_mem_usage                                 863964                       # Number of bytes of host memory used
host_op_rate                                   237566                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    74.41                       # Real time elapsed on the host
host_tick_rate                               93197025                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      17676214                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006934                       # Number of seconds simulated
sim_ticks                                  6934365500                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            21                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           7                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          10                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_writes                   2                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           1                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    21                       # Number of integer alu accesses
system.cpu.num_int_insts                           21                       # number of integer instructions
system.cpu.num_int_register_reads                  47                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 13                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          7                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemWrite                       7     33.33%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         21                       # Class of executed instruction
system.cpu.workload.numSyscalls                    39                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       146946                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        294223                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct           nan                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           10                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        12585                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1703139                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1494996                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1521154                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        26158                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1745140                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           20526                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         6626                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           9431382                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         10848499                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        13168                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1659082                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1833611                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          282                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       463526                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       17676193                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     13578786                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.301751                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.813289                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     10722008     78.96%     78.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       391161      2.88%     81.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        74345      0.55%     82.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       288353      2.12%     84.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        42193      0.31%     84.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        36202      0.27%     85.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        83778      0.62%     85.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       107135      0.79%     86.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1833611     13.50%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     13578786                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts             476832                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        15588                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          17313384                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2812035                       # Number of loads committed
system.switch_cpus.commit.membars                 120                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        11916      0.07%      0.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     14025791     79.35%     79.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         6231      0.04%     79.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv         1795      0.01%     79.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       147622      0.84%     80.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     80.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt          112      0.00%     80.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     80.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     80.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     80.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     80.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     80.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     80.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     80.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu           14      0.00%     80.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     80.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt           62      0.00%     80.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        16541      0.09%     80.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd        28658      0.16%     80.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     80.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     80.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt        34832      0.20%     80.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv           22      0.00%     80.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     80.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        49128      0.28%     81.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2729798     15.44%     96.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       497576      2.81%     99.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        82237      0.47%     99.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        43858      0.25%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     17676193                       # Class of committed instruction
system.switch_cpus.commit.refs                3353469                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17676193                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.386871                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.386871                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       9754544                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       18283710                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1060946                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2343678                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          13437                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        478425                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             2863941                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1825                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              553783                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   585                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1745140                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1350347                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              12131769                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          4921                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               10396261                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          648                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.PendingTrapStallCycles         3955                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           26874                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.125833                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1501183                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1515522                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.749620                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     13651032                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.348713                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.654125                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         10357074     75.87%     75.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           406675      2.98%     78.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            80163      0.59%     79.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            85999      0.63%     80.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           138772      1.02%     81.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1002513      7.34%     88.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           200409      1.47%     89.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           219196      1.61%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1160231      8.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     13651032                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads            529490                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           416047                       # number of floating regfile writes
system.switch_cpus.idleCycles                  217678                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        16098                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1680562                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.296877                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3427490                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             553781                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          741026                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       2879263                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          436                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         1089                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       562796                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     18140861                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       2873709                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        23305                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      17986015                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          11838                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         64581                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          13437                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         82546                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked         2647                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        62207                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          125                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          181                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         8832                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads        67203                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        21362                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          181                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        13567                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         2531                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          21116113                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              17951027                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.695453                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          14685273                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.294354                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               17957611                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         26524790                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        15283957                       # number of integer regfile writes
system.switch_cpus.ipc                       0.721048                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.721048                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        16087      0.09%      0.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      14272043     79.25%     79.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         6301      0.03%     79.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv          1969      0.01%     79.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       148667      0.83%     80.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     80.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt          126      0.00%     80.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     80.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     80.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     80.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     80.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     80.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     80.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     80.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu          145      0.00%     80.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     80.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           76      0.00%     80.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        16573      0.09%     80.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     80.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     80.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     80.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     80.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     80.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     80.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd        28694      0.16%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     80.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt        34865      0.19%     80.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv           22      0.00%     80.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        49211      0.27%     80.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2787020     15.48%     96.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       511346      2.84%     99.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        91651      0.51%     99.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        44526      0.25%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       18009322                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          495797                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads       984284                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       478828                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       483550                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              204734                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011368                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          192632     94.09%     94.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     94.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     94.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd          4998      2.44%     96.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     96.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     96.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     96.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     96.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     96.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     96.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     96.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     96.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     96.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              1      0.00%     96.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     96.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     96.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             7      0.00%     96.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     96.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     96.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     96.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     96.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     96.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     96.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     96.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     96.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     96.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     96.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     96.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     96.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         1628      0.80%     97.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     97.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     97.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     97.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     97.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     97.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     97.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     97.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     97.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     97.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     97.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     97.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     97.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     97.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     97.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     97.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     97.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead           4223      2.06%     99.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          1082      0.53%     99.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead           44      0.02%     99.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite          119      0.06%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       17702172                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     48893275                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     17472199                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     18121984                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           18139815                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          18009322                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         1046                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       464512                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         3151                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          764                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       645339                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     13651032                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.319265                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.143226                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      8684728     63.62%     63.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       893682      6.55%     70.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       843672      6.18%     76.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1025494      7.51%     83.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       615791      4.51%     88.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       429346      3.15%     91.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       558442      4.09%     95.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       407748      2.99%     98.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       192129      1.41%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     13651032                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.298558                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1350984                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   770                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        58658                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        30882                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      2879263                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       562796                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6810061                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes             64                       # number of misc regfile writes
system.switch_cpus.numCycles                 13868710                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         5080539                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      26230122                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         259461                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1242345                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        2985482                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        828913                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      44074247                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       18231322                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     26904743                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2582223                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1077292                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          13437                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       4726276                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           674359                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups       531200                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     26976092                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         6211                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts          163                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           2296223                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts          138                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             29883074                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            36352762                       # The number of ROB writes
system.switch_cpus.timesIdled                    3063                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       229056                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       136293                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       458244                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         136294                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             138714                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        65576                       # Transaction distribution
system.membus.trans_dist::CleanEvict            81369                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8564                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8564                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        138714                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       441501                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       441501                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 441501                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     13622656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     13622656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13622656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            147278                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  147278    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              147278                       # Request fanout histogram
system.membus.reqLayer2.occupancy           595159500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               8.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          771438000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6934365500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6934365500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6934365500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   6934365500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            219113                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       203527                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5056                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          233331                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10072                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10072                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          5121                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       213994                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        15297                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       672132                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                687429                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       651264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     23168960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               23820224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          212859                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4196928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           442046                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.308341                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.461814                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 305746     69.17%     69.17% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 136299     30.83%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             442046                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          372127000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         336095496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           7681993                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6934365500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus.inst         2288                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        79617                       # number of demand (read+write) hits
system.l2.demand_hits::total                    81905                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         2288                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        79617                       # number of overall hits
system.l2.overall_hits::total                   81905                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         2830                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       144447                       # number of demand (read+write) misses
system.l2.demand_misses::total                 147281                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         2830                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       144447                       # number of overall misses
system.l2.overall_misses::total                147281                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    230716000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  11272709000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11503425000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    230716000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  11272709000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11503425000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst         5118                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       224064                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               229186                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         5118                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       224064                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              229186                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.552950                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.644668                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.642627                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.552950                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.644668                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.642627                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81525.088339                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 78040.450823                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78105.288530                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81525.088339                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 78040.450823                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78105.288530                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               65576                       # number of writebacks
system.l2.writebacks::total                     65576                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         2829                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       144446                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            147275                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         2829                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       144446                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           147275                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    202357500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   9828198500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10030556000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    202357500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   9828198500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10030556000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.552755                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.644664                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.642600                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.552755                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.644664                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.642600                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71529.692471                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 68040.641485                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68107.662536                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71529.692471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 68040.641485                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68107.662536                       # average overall mshr miss latency
system.l2.replacements                         212858                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       137951                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           137951                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       137951                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       137951                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         5055                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5055                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         5055                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5055                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        70381                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         70381                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data         1508                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1508                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         8562                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8564                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    661042000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     661042000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        10070                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10072                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.850248                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.850278                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 77206.493810                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77188.463335                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         8562                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8562                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    575422000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    575422000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.850248                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.850079                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 67206.493810                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67206.493810                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         2288                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2288                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         2830                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2832                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    230716000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    230716000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         5118                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           5120                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.552950                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.553125                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81525.088339                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81467.514124                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         2829                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2829                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    202357500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    202357500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.552755                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.552539                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71529.692471                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71529.692471                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        78109                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             78109                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       135885                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          135885                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  10611667000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  10611667000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       213994                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        213994                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.634994                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.634994                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 78092.997755                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78092.997755                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       135884                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       135884                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   9252776500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9252776500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.634990                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.634990                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 68093.200818                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68093.200818                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6934365500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   255.818423                       # Cycle average of tags in use
system.l2.tags.total_refs                      342838                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    212858                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.610642                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                       500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      49.856607                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.008826                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.130476                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     9.238373                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   196.584140                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.194752                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000034                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000510                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.036087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.767907                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999291                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          121                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3879034                       # Number of tag accesses
system.l2.tags.data_accesses                  3879034                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6934365500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst       181056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      9244480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9425792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       181056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        181184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4196864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4196864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         2829                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       144445                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              147278                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        65576                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              65576                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             18459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             18459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst     26109959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1333139997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1359286873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        18459                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     26109959                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         26128418                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      605226823                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            605226823                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      605226823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            18459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            18459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     26109959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1333139997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1964513696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     64954.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      2829.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    138433.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000210854500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3970                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3970                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              336066                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              61089                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      147274                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      65576                       # Number of write requests accepted
system.mem_ctrls.readBursts                    147274                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    65576                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   6012                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   622                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             19653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            34382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            17510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            25748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               51                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            14950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            11809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5572                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.50                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1391132750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  706310000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4039795250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9847.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28597.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   128547                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   60347                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.91                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                147274                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                65576                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   82533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   48379                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        17288                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    763.168903                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   581.590555                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   369.899336                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1660      9.60%      9.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1364      7.89%     17.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          869      5.03%     22.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          665      3.85%     26.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          629      3.64%     30.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          575      3.33%     33.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          545      3.15%     36.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          537      3.11%     39.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10444     60.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        17288                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3970                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.536020                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.257462                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     95.124985                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           3639     91.66%     91.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          180      4.53%     96.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           44      1.11%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           23      0.58%     97.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           14      0.35%     98.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           12      0.30%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            9      0.23%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            9      0.23%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            8      0.20%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            7      0.18%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            7      0.18%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            3      0.08%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.03%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            2      0.05%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            3      0.08%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            2      0.05%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.03%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.03%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3970                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3970                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.354156                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.327918                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.975907                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3419     86.12%     86.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              105      2.64%     88.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              179      4.51%     93.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              152      3.83%     97.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               91      2.29%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               21      0.53%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3970                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9040768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  384768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4155264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9425536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4196864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1303.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       599.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1359.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    605.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6934244500                       # Total gap between requests
system.mem_ctrls.avgGap                      32578.08                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       181056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      8859712                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4155264                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 26109959.159204974771                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1277652872.494246244431                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 599227715.931616187096                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         2829                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       144445                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        65576                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     85867250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   3953928000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 170526192250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     30352.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     27373.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2600436.02                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             91234920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             48477330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           809840220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          276143220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     547029600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3040073340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        102730560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4915529190                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        708.865027                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    233754000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    231400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6469201000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             32244240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             17130630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           198770460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           62770500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     547029600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2007175770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        972539040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3837660240                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        553.426300                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2504938250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    231400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4198016750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6934365500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1343942                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1343950                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1343942                       # number of overall hits
system.cpu.icache.overall_hits::total         1343950                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         6404                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6406                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         6404                       # number of overall misses
system.cpu.icache.overall_misses::total          6406                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    331402998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    331402998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    331402998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    331402998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1350346                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1350356                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1350346                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1350356                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.004742                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004744                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.004742                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004744                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 51749.375078                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51733.218545                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 51749.375078                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51733.218545                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          633                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                24                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    26.375000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         5056                       # number of writebacks
system.cpu.icache.writebacks::total              5056                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst         1285                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1285                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst         1285                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1285                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         5119                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5119                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         5119                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5119                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    264737998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    264737998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    264737998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    264737998                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.003791                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003791                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.003791                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003791                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 51716.741160                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51716.741160                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 51716.741160                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51716.741160                       # average overall mshr miss latency
system.cpu.icache.replacements                   5056                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1343942                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1343950                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         6404                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6406                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    331402998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    331402998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1350346                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1350356                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.004742                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004744                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 51749.375078                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51733.218545                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst         1285                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1285                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         5119                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5119                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    264737998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    264737998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.003791                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003791                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 51716.741160                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51716.741160                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6934365500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.971045                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              747388                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5057                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            147.792763                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle               500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.001341                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    63.969704                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000021                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.999527                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999548                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2705833                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2705833                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6934365500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6934365500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6934365500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6934365500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6934365500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6934365500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6934365500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            5                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2524561                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2524566                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            5                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2524561                       # number of overall hits
system.cpu.dcache.overall_hits::total         2524566                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       807929                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         807931                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       807929                       # number of overall misses
system.cpu.dcache.overall_misses::total        807931                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  41843101975                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  41843101975                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  41843101975                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  41843101975                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3332490                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3332497                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3332490                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3332497                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.285714                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.242440                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.242440                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.285714                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.242440                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.242440                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 51790.568200                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51790.439994                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 51790.568200                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51790.439994                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       141802                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          525                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3221                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    44.024216                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    65.625000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       137951                       # number of writebacks
system.cpu.dcache.writebacks::total            137951                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       583864                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       583864                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       583864                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       583864                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       224065                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       224065                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       224065                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       224065                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  12459763975                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  12459763975                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  12459763975                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  12459763975                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.067237                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.067236                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.067237                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.067236                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 55607.810122                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55607.810122                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 55607.810122                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55607.810122                       # average overall mshr miss latency
system.cpu.dcache.replacements                 224000                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1993567                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1993567                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       797487                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        797487                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  41124155000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  41124155000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2791054                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2791054                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.285730                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.285730                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 51567.179152                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51567.179152                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       583487                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       583487                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       214000                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       214000                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  11758221500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11758221500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.076674                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.076674                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 54944.960280                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54944.960280                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            5                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       530994                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530999                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        10442                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10444                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    718946975                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    718946975                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            7                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       541436                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       541443                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.285714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.019286                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019289                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 68851.462842                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68838.277959                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          377                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          377                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        10065                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10065                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    701542475                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    701542475                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.018589                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018589                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 69701.189767                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69701.189767                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6934365500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.977416                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1150754                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            224000                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.137295                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.001953                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    63.975463                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000031                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999617                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999647                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6889058                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6889058                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6934365500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON        10500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   6934355000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 7539599500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1572304                       # Simulator instruction rate (inst/s)
host_mem_usage                                 863964                       # Number of bytes of host memory used
host_op_rate                                  2779026                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     7.00                       # Real time elapsed on the host
host_tick_rate                               86479239                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000012                       # Number of instructions simulated
sim_ops                                      19445691                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000605                       # Number of seconds simulated
sim_ticks                                   605234000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        14334                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         28698                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct           nan                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          135                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       183969                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       177348                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       177652                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses          304                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          186841                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            1400                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           76                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           1035415                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          1112084                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          135                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             186130                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        197478                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts         4242                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts      1000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps        1769477                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      1209043                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.463535                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.995402                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       941133     77.84%     77.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1        31939      2.64%     80.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2         3727      0.31%     80.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        19940      1.65%     82.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4         2806      0.23%     82.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         1488      0.12%     82.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         1948      0.16%     82.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         8584      0.71%     83.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       197478     16.33%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1209043                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         1310                       # Number of function calls committed.
system.switch_cpus.commit.int_insts           1768342                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                277591                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         1111      0.06%      0.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      1469711     83.06%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       277591     15.69%     98.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        21064      1.19%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      1769477                       # Class of committed instruction
system.switch_cpus.commit.refs                 298655                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts             1000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1769477                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.210467                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.210467                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles        795988                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts        1775458                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           118141                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles            258606                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            141                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles         36812                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses              277947                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses               21222                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              186841                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            171806                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               1034803                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            46                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                1004092                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles             282                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.154354                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       174744                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       178748                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.829507                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      1209688                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.469271                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.642879                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0           868285     71.78%     71.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            46188      3.82%     75.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             7681      0.63%     76.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3             8547      0.71%     76.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            32224      2.66%     79.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           129021     10.67%     90.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6             8478      0.70%     90.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             8813      0.73%     91.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           100451      8.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1209688                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads                23                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               17                       # number of floating regfile writes
system.switch_cpus.idleCycles                     780                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          152                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           186308                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.464291                       # Inst execution rate
system.switch_cpus.iew.exec_refs               299512                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores              21222                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           26474                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        278153                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           39                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts        21326                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      1773721                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        278290                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          261                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1772478                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            519                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents           782                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            141                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          1531                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked           99                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads         2774                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads          577                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          254                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          101                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           51                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           2055669                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1772041                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.718600                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           1477204                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.463930                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1772054                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          2591988                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1563359                       # number of integer regfile writes
system.switch_cpus.ipc                       0.826128                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.826128                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass         1122      0.06%      0.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       1472022     83.04%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            6      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            8      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       278337     15.70%     98.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        21235      1.20%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            6      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1772744                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses              28                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads           56                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses           24                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes           62                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt               22036                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.012430                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           21987     99.78%     99.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             43      0.20%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             6      0.03%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1793630                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      4777162                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1772017                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1777909                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            1773721                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1772744                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined         4242                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           11                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined         4932                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      1209688                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.465456                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.132506                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       702771     58.10%     58.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1        90204      7.46%     65.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        80567      6.66%     72.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       124310     10.28%     82.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        71031      5.87%     88.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        40830      3.38%     91.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        53046      4.39%     96.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        33506      2.77%     98.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        13423      1.11%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1209688                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.464511                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              171806                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          139                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           58                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       278153                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores        21326                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads          672305                       # number of misc regfile reads
system.switch_cpus.numCycles                  1210468                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          451222                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps       2672374                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents          12129                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           130780                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         297223                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        230866                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups       4305877                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts        1774752                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands      2678824                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles            276540                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            141                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles        351005                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps             6443                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups           43                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups      2596167                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts            162325                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads              2785284                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             3548086                       # The number of ROB writes
system.switch_cpus.timesIdled                      24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        22670                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        12800                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        45338                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          12800                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              14254                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2711                       # Transaction distribution
system.membus.trans_dist::CleanEvict            11623                       # Transaction distribution
system.membus.trans_dist::ReadExReq               110                       # Transaction distribution
system.membus.trans_dist::ReadExResp              110                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         14254                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        43062                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        43062                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  43062                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1092800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1092800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1092800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             14364                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   14364    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               14364                       # Request fanout histogram
system.membus.reqLayer2.occupancy            43256000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           75219500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    605234000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    605234000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    605234000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    605234000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             22535                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12966                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           53                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           26613                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              135                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             135                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            53                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        22480                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          159                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        67849                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 68008                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         6784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2103808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2110592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           16962                       # Total snoops (count)
system.tol2bus.snoopTraffic                    173504                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            39630                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.322988                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.467624                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  26830     67.70%     67.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  12800     32.30%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              39630                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           32977000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          33925500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             79500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    605234000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus.inst           32                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data         8273                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8305                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           32                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data         8273                       # number of overall hits
system.l2.overall_hits::total                    8305                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           21                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        14342                       # number of demand (read+write) misses
system.l2.demand_misses::total                  14363                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           21                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        14342                       # number of overall misses
system.l2.overall_misses::total                 14363                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      1778000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1069583000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1071361000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      1778000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1069583000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1071361000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           53                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        22615                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                22668                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           53                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        22615                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               22668                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.396226                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.634181                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.633624                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.396226                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.634181                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.633624                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 84666.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 74576.976712                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74591.728747                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 84666.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 74576.976712                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74591.728747                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2711                       # number of writebacks
system.l2.writebacks::total                      2711                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        14342                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             14363                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        14342                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            14363                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      1568000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    926153000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    927721000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      1568000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    926153000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    927721000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.396226                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.634181                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.633624                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.396226                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.634181                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.633624                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 74666.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 64576.279459                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64591.032514                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 74666.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 64576.279459                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64591.032514                       # average overall mshr miss latency
system.l2.replacements                          16962                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        10255                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            10255                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        10255                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        10255                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           53                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               53                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           53                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           53                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        10171                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         10171                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data           25                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    25                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          110                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 110                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      6385500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       6385500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          135                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               135                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.814815                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.814815                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data        58050                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        58050                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          110                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            110                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      5285500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      5285500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.814815                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.814815                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data        48050                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        48050                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           32                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 32                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           21                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               21                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      1778000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      1778000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           53                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             53                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.396226                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.396226                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 84666.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84666.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           21                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           21                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      1568000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      1568000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.396226                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.396226                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 74666.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74666.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         8248                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              8248                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        14232                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           14232                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   1063197500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1063197500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        22480                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         22480                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.633096                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.633096                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 74704.714727                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74704.714727                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        14232                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        14232                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    920867500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    920867500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.633096                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.633096                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 64704.012085                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64704.012085                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    605234000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          256                       # Cycle average of tags in use
system.l2.tags.total_refs                       80186                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17218                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.657103                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.913110                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     2.091228                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   229.995663                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.093411                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.008169                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.898421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           95                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    379666                       # Number of tag accesses
system.l2.tags.data_accesses                   379666                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    605234000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus.inst         1344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       917952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             919296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         1344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       173504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          173504                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        14343                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               14364                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2711                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2711                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      2220629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1516689413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1518910041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      2220629                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2220629                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      286672593                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            286672593                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      286672593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      2220629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1516689413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1805582634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2617.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        21.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     13515.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000245253250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          161                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          161                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               29411                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2467                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       14364                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2711                       # Number of write requests accepted
system.mem_ctrls.readBursts                     14364                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2711                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    828                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    94                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                51                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                60                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              278                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.65                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.66                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     92390750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   67680000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               346190750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6825.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25575.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    12433                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2443                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.35                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 14364                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2711                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1284                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    806.280374                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   649.306198                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   340.192283                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           94      7.32%      7.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           74      5.76%     13.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           56      4.36%     17.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           41      3.19%     20.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           41      3.19%     23.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           54      4.21%     28.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           61      4.75%     32.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           50      3.89%     36.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          813     63.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1284                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          161                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      85.142857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.641945                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    243.511187                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            132     81.99%     81.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           13      8.07%     90.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            4      2.48%     92.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.62%     93.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      0.62%     93.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            2      1.24%     95.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.62%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.62%     96.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.62%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.62%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            2      1.24%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.62%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.62%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           161                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          161                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.279503                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.261046                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.815561                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              141     87.58%     87.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      2.48%     90.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                9      5.59%     95.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      3.73%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.62%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           161                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 866304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   52992                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  167744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  919296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               173504                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1431.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       277.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1518.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    286.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     605268000                       # Total gap between requests
system.mem_ctrls.avgGap                      35447.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         1344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       864960                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       167744                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 2220628.715505077504                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1429133194.764339208603                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 277155612.539943218231                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           21                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        14343                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2711                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       701500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    345489250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15241143500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     33404.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     24087.66                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5621963.67                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              7404180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3939210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            81360300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           11515320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     47941920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        268183860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          6570720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          426915510                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        705.372649                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     13818750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     20280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    571135250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1742160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               933570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            15286740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            2166300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     47941920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        143571600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        111507360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          323149650                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        533.925143                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    288204000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     20280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    296750000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    605234000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1515688                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1515696                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1515688                       # number of overall hits
system.cpu.icache.overall_hits::total         1515696                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         6464                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6466                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         6464                       # number of overall misses
system.cpu.icache.overall_misses::total          6466                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    334148498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    334148498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    334148498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    334148498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1522152                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1522162                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1522152                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1522162                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.004247                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004248                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.004247                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004248                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 51693.765161                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51677.775750                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 51693.765161                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51677.775750                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          633                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                24                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    26.375000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         5109                       # number of writebacks
system.cpu.icache.writebacks::total              5109                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst         1292                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1292                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst         1292                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1292                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         5172                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5172                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         5172                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5172                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    267022998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    267022998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    267022998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    267022998                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.003398                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003398                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.003398                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003398                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 51628.576566                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51628.576566                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 51628.576566                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51628.576566                       # average overall mshr miss latency
system.cpu.icache.replacements                   5109                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1515688                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1515696                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         6464                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6466                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    334148498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    334148498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1522152                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1522162                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.004247                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004248                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 51693.765161                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51677.775750                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst         1292                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1292                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         5172                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5172                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    267022998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    267022998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.003398                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003398                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 51628.576566                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51628.576566                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7539599500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.973369                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1520870                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5174                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            293.944724                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle               500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.001234                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    63.972136                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000019                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.999565                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999584                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3049498                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3049498                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7539599500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7539599500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7539599500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7539599500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7539599500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7539599500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7539599500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            5                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2734502                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2734507                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            5                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2734502                       # number of overall hits
system.cpu.dcache.overall_hits::total         2734507                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       894217                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         894219                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       894217                       # number of overall misses
system.cpu.dcache.overall_misses::total        894219                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  46135007472                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  46135007472                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  46135007472                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  46135007472                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3628719                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3628726                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3628719                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3628726                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.285714                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.246428                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.246428                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.285714                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.246428                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.246428                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 51592.630728                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51592.515337                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 51592.630728                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51592.515337                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       146612                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          525                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3346                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    43.817095                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    65.625000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       148206                       # number of writebacks
system.cpu.dcache.writebacks::total            148206                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       647537                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       647537                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       647537                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       647537                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       246680                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       246680                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       246680                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       246680                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  13650464472                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13650464472                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  13650464472                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13650464472                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.067980                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.067980                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.067980                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.067980                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 55336.729658                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55336.729658                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 55336.729658                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55336.729658                       # average overall mshr miss latency
system.cpu.dcache.replacements                 246617                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2182587                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2182587                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       883639                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        883639                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  45409012000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  45409012000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3066226                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3066226                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.288185                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.288185                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 51388.646268                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51388.646268                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       647159                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       647159                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       236480                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       236480                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  12942066500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12942066500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.077124                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.077124                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 54727.953738                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54727.953738                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            5                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       551915                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         551920                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        10578                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10580                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    725995472                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    725995472                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            7                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       562493                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       562500                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.285714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.018806                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018809                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 68632.583853                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68619.609830                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          378                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          378                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        10200                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10200                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    708397972                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    708397972                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.018134                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018133                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 69450.781569                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69450.781569                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7539599500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.979229                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2981189                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            246681                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.085199                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.001796                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    63.977433                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000028                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999647                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999675                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7504133                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7504133                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7539599500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON        10500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   7539589000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
