================================================================================ 
Commit: 0316974f9dbd467a119ff50dedf9d1bc8a214207 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 12:11:44 2021 -0800 
-------------------------------------------------------------------------------- 
Update SiPkg.dec for 4092.01

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: b58e49733f1957776ae12bd01d96459346424bdb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:50:54 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4092_01

Hsd-es-id: N/A
Original commit date: Tue Feb 23 22:02:55 2021 -0800
Change-Id: Ia2c65d7022dc127ae730b1d4a9e86134e7de2151
Original commit hash: 58a99e331ab5f23968f7a54ba91b0063019f1195

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f4dddf126ccbb95962d5071e30118249320321e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:50:48 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Tue Feb 23 21:35:20 2021 -0800
Change-Id: If9926b72aed56273d6bb13a1474bb085791b13b0
Original commit hash: 81e243de4fd6e23f8b19a9c07328fb7278c710af

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 2288bf88168bd1ed03e59149bccd68464c006b55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:50:43 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Hsd-es-id: N/A
Original commit date: Wed Feb 24 10:53:40 2021 +0800
Change-Id: I16ba3f560c1d82e0126d912e357794cc6e34b205
Original commit hash: a011bf3971df114c0ce04d0e3919178153be4d77

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6edec05643fa13a8d51b196a998985a5c8e83edf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:50:37 2021 -0800 
-------------------------------------------------------------------------------- 
Update to TigerLake R0 Unified (uCode + PCode) Patch 0x1C

Hsd-es-id: 14013763785
Original commit date: Tue Feb 23 16:50:27 2021 -0800
Change-Id: Iac444d3d641ad36af9dc8baa0ae9827936fbeec5
Original commit hash: 10d57e14edf47f5968e7bf454dc73abb7d2a4843

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: f75785c516d55e22d33be5fd707ab3b4c053ddc7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:50:31 2021 -0800 
-------------------------------------------------------------------------------- 
Update to TGL C0 Unified [uCode + pCode] 0x0E

Hsd-es-id: 14013763272
Original commit date: Tue Feb 23 14:29:05 2021 -0800
Change-Id: I7adbabf01d7f6264b42315dc743655514b859a86
Original commit hash: 2b538dcb0b442ebfd85e335c777c8491aec10760

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 8f2601078e74939abb4b1f5224d18e923ac695d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:50:25 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl:[TGL] Program disable_wr_on_SAGV_exit_for_DCC bit to 0

[Issue/Feature Description]
    DDRIO_COMMAND_TIMEOUT MCA encountered while running Core Prime 95 test

[Resolution]
    Program disable_wr_on_SAGV_exit_for_DCC bit to 0.
    Leave the old steppings, A0, B0 and P0, set it to 1.

[Impacted Platform]
all TGL platform

Hsd-es-id: 22012477370
Original commit date: Sat Feb 20 14:25:11 2021 +0800
Change-Id: Ic0bf4729ff8598b7af0c1a8e2f88e96e5acadc0e
Original commit hash: d750fec41b043b373a1e8f80b52ac382c292a882

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: b652289df2ffd633478c10788ce68522e52c4dab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:50:19 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4092_00

Hsd-es-id: N/A
Original commit date: Tue Feb 23 11:03:14 2021 -0800
Change-Id: Iea9ec539394d8be0fc3e2bf7ba49f1355e9cedfe
Original commit hash: 08c7034c3e021dda9a4aaf303be51fc9af244bbb

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6dc084dce66ae5d65702be0c6d040959ab89109f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:50:13 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Tue Feb 23 10:34:01 2021 -0800
Change-Id: Iec9d8823c637a8c79466f7e7b53cf34d7a27c63c
Original commit hash: b14518c03fb8d8737be37b8ea3a3f5032597cba1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: fe151449b77f2d264e09868585774a2464758fe4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:50:07 2021 -0800 
-------------------------------------------------------------------------------- 
TigerLakeFspPkg: [TGL] [Chrome] FSP FspNotify returned 0x80000003

Set FspData->NumberOfPhases = 0 when FspmConfigUpd->TcssXhciEn disable.

Hsd-es-id: 14013366166
Original commit date: Mon Feb 1 20:07:40 2021 +0800
Change-Id: Ibc04d432245cb7f52994c4d2bbba0252c3d3d073
Original commit hash: 1ee8a7ce963131ad24d7bc29da1cf1020f72658d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Library/SecFspSiliconLib/SecFspSiliconLib.c
TigerLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c

================================================================================ 
Commit: e181999ecd10ba03d2daeee39b33168d74a9c0f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:50:01 2021 -0800 
-------------------------------------------------------------------------------- 
DGR: [TGL] Fixed State Save RAX Register do not return correct value

Fixed State Save RAX Register do not return correct value when State Save
enabled and read length more than 4 bytes.

Hsd-es-id: 1508703087
Original commit date: Tue Jan 5 17:41:37 2021 +0530
Change-Id: I939212043616f0726fb356a92e53749257ebd317
Original commit hash: 930004f03d3a1039727b125f086c1261e886ec0c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmramSaveState.c

================================================================================ 
Commit: fce06bc1b687af60d483c2baa10ce51b9bf781f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:49:56 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4091_00

Hsd-es-id: N/A
Original commit date: Mon Feb 22 11:04:19 2021 -0800
Change-Id: Iccf674384f7a0508b50f73e775458ee82017d516
Original commit hash: 9a878e844cf8105485b75ca23d8a36f7fe1cb9d2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 89d0fe1cd652c524db54c639e27842e024bf09fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:49:44 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Mon Feb 22 10:33:17 2021 -0800
Change-Id: Ic2cee68fbafa73379e914264a1a60487a212bb30
Original commit hash: 100fd1870b4cd4d23bce99d84b89d8071b1c55a7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 6c3213ddf87e5190f3065ed1574eeb1165463a1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:49:31 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Cpu: Remove support for CET in SMM

Move the code of CET in SMM to restricted area.

Hsd-es-id: 1508697663
Original commit date: Mon Jan 4 16:32:57 2021 +0800
Change-Id: Idc029371794f70660eca5d1dcb5259fc50c68328
Original commit hash: a8b60c22fefdb5dd46c8754e16d68b2d9adbe718

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiEntry.nasm
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmmFuncsArch.c

================================================================================ 
Commit: b8e02062b6e7f05b97e5c1579eb40540a426a8b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:49:24 2021 -0800 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg: [iTCSS] TCSS status dashboard update for TCSS PHY version

TCSS status dashboard update for TCSS PHY version.

Hsd-es-id: 1508860094
Original commit date: Fri Feb 5 18:58:31 2021 +0800
Change-Id: I78a52fbcc4ad3809a3e2a22e58cda11ce2a51a07
Original commit hash: f79bf6566cdebc12118dc5cdf4414d5466d26b4a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/SaSetup.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: fb9c1faa923a559e274c74ff341008ffc71f8357 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:49:16 2021 -0800 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MrcVersion.h and ReleaseNotes to 1.0.20.0

Updating MrcVersion.h and ReleaseNotes

Fri Feb 19 22:54:15 2021 +0800
Original commit date: Fri Feb 19 22:54:15 2021 +0800
Change-Id: I0f70761db940cc0b3531cc7a3037c6e108bbd90d
Original commit hash: 14244ca74e94e75e1bc09a25e3e9e4f3affee80f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ec7bf56f5fcf487f194312ce980b9275c170cabf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:49:10 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Feb 19 13:52:13 2021 +0000
Original commit date: Fri Feb 19 13:52:13 2021 +0000
Original commit hash: f5f49f35fd82c51cc2bce32c3f3c2031acaa4122

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 97e871be22e07deec6d14702c1e846f65b71a7b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:49:04 2021 -0800 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/TGL: update mixed dpc configuration

[Issue/Feature Description]
update to support mixed dpc configuration, thus each MC can have different dpc support.

[Solution]
add Is2Dpc variable when need dpc check.

additional fix:
fix incorrect print format for 64bit register.
remove Outputs->OneDpc
fix MRS_FSM_CONTROL save/restore in MrcSendZq.

[impact]
TGL ALL

Hsd-es-id: 1508848333, 22012274393
Original commit date: Tue Feb 9 15:25:23 2021 +0800
Change-Id: Ie8db092d9148959fbd2c9d2ed8dd6fe72f4460c1
Original commit hash: d3de4e2473053b7e19e2df147e7d676f11565ac6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: ce6f3bbe242155fdb74714302f6503425105b615 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:48:57 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Feb 19 13:31:10 2021 +0000
Original commit date: Fri Feb 19 13:31:10 2021 +0000
Original commit hash: 5c5d7f75326c8e5eeb19d3431e1d55ae0b5fcfd2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a464b9b44c3be4035c858c3eaf9110cde6186016 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:48:51 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSilicon/MemoryInit/Tgl:[TGL]fix for sdll_picb is not configured correctly

[issues]
    DataControl6.Bits.sdll_picb is not initialized and configured properly

[Resolution]
    Configure it correctly

[Impact platform]
    All TGL

Hsd-es-id: 16012728963
Original commit date: Fri Feb 5 14:50:47 2021 +0800
Change-Id: Ib5c9d689e3d297b0b79c8ee24667e784ca2abf69
Original commit hash: ab94da073431cab609af5a0593ac55bdd3a52922

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 2ccc281b74db2be4ab33c230610c55a2898dc786 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:48:44 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Feb 19 09:06:05 2021 +0000
Original commit date: Fri Feb 19 09:06:05 2021 +0000
Original commit hash: 479e479b8b6be0338cdf371fe2f35c33b9bcff51

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f8ea3398217c21781d1437381219dc8003772eca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:48:35 2021 -0800 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/tgl: power training + slew rate changes

[Feature]
1. fixing the power training CADB deselect bug (applies to TGL H/U/Y DDR4/LP4x).
2. change the slew rate target for CMD on TGL H from 30 to 15.
3. extending the slew rate range by 1 (min 2) for DDR4 (TGL H/U).

[Impact Platform]
TGL-ALL

Hsd-es-id: 1508539718
Original commit date: Tue Feb 2 11:04:07 2021 +0800
Change-Id: I3386b79fec4c10fab9368881f88b9047f429dda1
Original commit hash: 3cf7a820224deb358e9d41c81dcbbf5e0a23d983

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 947ecec8dcbc93a12106237cc2ee600222bcb3fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:48:20 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Feb 19 06:35:29 2021 +0000
Original commit date: Fri Feb 19 06:35:29 2021 +0000
Original commit hash: b3cd5b9a3e45dc07d15c5ee9e247ec6ce35ae773

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 04aae41beeb290c59f5b2e8560b47b603526dd1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:48:13 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl:[TGL-H] update RxFifoChDelay table for TGL-H

[Issue/Feature Description]
    Some custom's mix dimm device fail on MRC training, and notice the read mpr training are having less margin on MC1 Byte0/Byte1

[Resolution]
    update RxFifoChDelay for CH1 from 3 to 4

[Impacted Platform]
TGL-H

Hsd-es-id: 22012004196
Original commit date: Mon Feb 1 14:07:09 2021 +0800
Change-Id: I711337effdff16e61326fca977acc230d1bb0611
Original commit hash: 71c11ea572c6bbb2931b33cd9881ab334e0c590b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: c33941d85228b3bc138f42c09ec1fafed7f4ef97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:48:06 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Feb 19 05:52:58 2021 +0000
Original commit date: Fri Feb 19 05:52:58 2021 +0000
Original commit hash: 362514516432cf6160e3c441cc422b156ecf0033

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9b72a8280957961f71ce78ef97aaf64d677ebe5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:48:00 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl:[TGL-H]set RcompOdtDown to 0x3f on memorydown gear2 and freq > 2667

[Issue/Feature Description]
    we found that TGLH DDR4 failing memtest at 3200G2. those are with memorydown part.

[Resolution]
    change RcompOdtDown from 0x4 to 0x3f on memorydown gear2 and freq > 2667

additional changes:
  fix print message, add missing CCCSCompCells.
  fix marginlimitL2 type in bios menu

[Impacted Platform]
TGL All

Hsd-es-id: 22012274393
Original commit date: Mon Feb 1 11:13:12 2021 +0800
Change-Id: I88e2666db28966e6faad04bffe23c5722065ab8f
Original commit hash: f5168df5289d0ea9415e4b13c988b72aad870e01

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
TigerLakeFspPkg/Upd/FspmUpd.dsc

================================================================================ 
Commit: d5346101d4fed256018f8f2e8a6ab5664ee61c4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:47:53 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Jan 18 10:13:07 2021 +0800
Original commit date: Mon Jan 18 10:13:07 2021 +0800
Change-Id: I3f0b259ee04893f6298bf0612c526a299218038f
Original commit hash: fbba07f0ed2598c6a41b984d29a6dd2bd02690c2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 72b7f73acb8bada61f0503e841b0d3df39e4ebd2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:47:47 2021 -0800 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/TGL: Update uCode for miniBios

B0:  74 --> 76
C0:  04 --> 08
R0:  0e --> 14

Hsd-es-id: N/A
Original commit date: Mon Jan 18 10:06:27 2021 +0800
Change-Id: Iecb888aa44fe71a43ff3186510673852582bced1
Original commit hash: 3e005f3b21b24bbfbcd545f6a39f2a88e37c1624

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c1_00000074.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c1_00000076.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_c2_806c2_00000004.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_c2_806c2_00000008.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_c2_806d1_0000000e.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_c2_806d1_00000014.inc

================================================================================ 
Commit: 7390d296e66e0f47bf48371344128d8ea885f957 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:47:37 2021 -0800 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MrcVersion.h and ReleaseNotes to 1.0.19.0

Updating MrcVersion.h and ReleaseNotes

Mon Jan 18 09:50:52 2021 +0800
Original commit date: Mon Jan 18 09:50:52 2021 +0800
Change-Id: Ic0e6cad5f43f95ece2aa12f518bc015b4649bd32
Original commit hash: dc138bdd8c13ded7b0626d7290ef7504152f4684

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4dbb6a6331c41c8cf8664c6f49f3ded34cab5607 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:47:30 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jan 13 04:08:54 2021 +0000
Original commit date: Wed Jan 13 04:08:54 2021 +0000
Change-Id: I0d4a423c87c43c07f69ce2e27c98b2e5edc04142
Original commit hash: afaec25f1bd15b08d5dab548095f4006df4efe11

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: abeb75d520ff2a58d1c51aa0534a0131bf531835 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:47:25 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4087_00

Hsd-es-id: N/A
Original commit date: Sun Feb 21 11:03:12 2021 -0800
Change-Id: Ibd310b8146ad0cbcdf8cc77ad0f81d08c7d9f265
Original commit hash: 42a9fffebade314930d32c21061f10ecbd0edaec

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7a8c1996cc7f4a8789504012d7df3bc8e0af2e44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:47:19 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun Feb 21 10:33:05 2021 -0800
Change-Id: I569f2cd6d279cf8afd6ecb536b32e0bfcbfae4bd
Original commit hash: dedc1bfd2fcddb45c08ebfa49f9bf69426dc0aed

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 60f7a49ee7ebaa4656b64272a27a2a6fced45eeb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:47:13 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun Feb 21 10:02:58 2021 -0800
Change-Id: I879accaa186f6b12446024faa3b0d73b92f05593
Original commit hash: ecdbaa2a0547131514c96628f2576cb7140f3ea0

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: df78a9189e2e0804f54c67110c509cfcfdfd0a27 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:47:07 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4086_00

Hsd-es-id: N/A
Original commit date: Sat Feb 20 11:03:53 2021 -0800
Change-Id: I0723f9b9850ddea512581d7cc4f5924074a82547
Original commit hash: fabcf3567240a18e362616524099fac76a28972a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d7b2fcce8b847d02489521db3b732084843bbe00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:47:01 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sat Feb 20 10:33:09 2021 -0800
Change-Id: I8f25e173a04a63beb0b9b5adaa4d9daf81301bdd
Original commit hash: d42c07516ecce447a9d4cde3a00e200b4a282f4f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 3f29e15e0e6bc1005d460e3681856611030ed901 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:46:54 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4085_00

Hsd-es-id: N/A
Original commit date: Fri Feb 19 11:02:57 2021 -0800
Change-Id: I27da1577956981e1ee2a58d56f4996d20c57448d
Original commit hash: d6e663bd5cee65d1bc85058286690f686749cb13

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 17e03f7aee751d7d06961df63bf3103137db9604 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:46:45 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Fri Feb 19 10:33:20 2021 -0800
Change-Id: Ief8c97da4389f57bdeb82f7cc7a01725c73e20b8
Original commit hash: 3012e3fbec738e6d2f395679d4633e7e37e979bf

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: a5c3133b7f8d6ce4367a359e082dc2c71539d15c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:46:38 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4084_00

Hsd-es-id: N/A
Original commit date: Thu Feb 18 11:10:59 2021 -0800
Change-Id: Ic99ba8ea5e00fc762856c0dd78e5403b1dfe20b7
Original commit hash: 8f9e7a8b6895c7094bdbc96773a15f770ca8e2a7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 71bdb27d8598eabc16e9269a806d296b2ed639df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:46:32 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Thu Feb 18 10:33:48 2021 -0800
Change-Id: Ib271a8801dde8d16cbf6020c6d92feed5192fdb0
Original commit hash: c1e6e0b6c6142131cce5bf43b51231b14df91ecb

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 993df09153aa182833504fe93602bd8cdfb0933c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:46:26 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/BaseSerialIoUartLibNull: Add missing library calls in BaseSerialIoUart NULL Library

Add missing APIs in Null lib which are declared in SerialIoUartLib.h.

[internal-only]:

Hsd-es-id: 22012280811
Original commit date: Wed Feb 10 04:45:24 2021 -0800
Change-Id: Ia02c4da1e6159edebc53299263ba8b8d45fc29a5
Original commit hash: 5d7eec53a5f42b2e5a37a10b3fff4040e9ca99f0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/BaseSerialIoUartLibNull/BaseSerialIoUartLibNull.c

================================================================================ 
Commit: 156d18412fc958116e621d131df8c143302b09a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:46:20 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: BclkFrequency is 0 in some silicon when MailboxRead MAILBOX_BCLK_FREQUENCY_CMD success.

TGL-H r-step has a pcode change that cleans up a bug w/ the OCMB BCLK flow (command 0x24 previously returned 8MHz instead of 0 for no configuration).
BIOS was relying on this for the warm reset BCLK flow. This change request is to get approval to change the constant from 8MHz (P0 bug) to 0 (R0/R1 correct behavior).

Hsd-es-id: 1508862664
Original commit date: Wed Feb 3 15:44:34 2021 +0800
Change-Id: Icdd1091f2a9df21a00241587726183041cb7f6e0
Original commit hash: f45bfcf99553e179245420dd25ca742e8f3399a1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c

================================================================================ 
Commit: efb4bbd1119a02c1933a7112ceb131077084b578 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:46:15 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4083_00

Hsd-es-id: N/A
Original commit date: Wed Feb 17 11:04:11 2021 -0800
Change-Id: I4d6fb321fc4a512aee9c32d3a07b30e16192a9f3
Original commit hash: 3858e3fcc5a50ab7edb052ce0716278c3e2e9dfe

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 23f6e207e31963eb7e9aff8c283a9b455b2045e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:46:07 2021 -0800 
-------------------------------------------------------------------------------- 
TGL UY c0 only - Need update in BIOS as wrong version is showing up in PPV

Hsd-es-id: 16012519995
Original commit date: Mon Feb 1 16:56:18 2021 +0530
Change-Id: Ifaa6f92c901901afbcd527fa991837acc7419105
Original commit hash: 985aa8fd81049347d955c6e93f4a2176dc5a8e69

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/TglCpu/Include/Library/CpuPcieInfoFruLib.h

================================================================================ 
Commit: 221182629107720668866860f381d084c2adc8ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:45:59 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Wed Feb 17 10:33:45 2021 -0800
Change-Id: Iff7318c1960cabc10f324d38925043afb22a1f25
Original commit hash: 65f1ebbbba0327b4ad97f868244ef5c18f3c3837

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 908604fbf014ff25ef39061ebd1b97ae4a69709a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:45:51 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4082_00

Hsd-es-id: N/A
Original commit date: Tue Feb 16 11:02:44 2021 -0800
Change-Id: Icb2bd5ce41159cd4279cd14b3d30e6cf9437cf34
Original commit hash: fabfb74df0480e96513329478cfc9abc364d6636

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3727c8ee0fd2bb59e5910e078f3ff001f3153924 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:45:43 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Tue Feb 16 10:34:22 2021 -0800
Change-Id: I257224e70b4a1b40bfdb2b3814ce2c04b4c4d505
Original commit hash: faf4add2e4b2221f1d9fbf77896933b80a55a41d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: bbdaee062edd259f7dc3d5d88c3cf6cadd956078 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:45:34 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4081_00

Hsd-es-id: N/A
Original commit date: Mon Feb 15 11:03:13 2021 -0800
Change-Id: Idf7f96fcaea7a196135e7c25d4567858df1536c9
Original commit hash: c3a2d867af7a253815715a100f76fae4a24d5cd4

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 665781219dd8d3ce5ecc5f2542c49f419b64ccb7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:45:26 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Mon Feb 15 10:33:30 2021 -0800
Change-Id: I642a2213f4cd0a4158bd436aeabb6029a833eeca
Original commit hash: a0bc957d7394ff462aefbba540549d72bd4ba448

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: cf758f6995501c40ead380f2368ab17e7205552b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:45:19 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4077_00

Hsd-es-id: N/A
Original commit date: Sun Feb 14 11:03:33 2021 -0800
Change-Id: Ia312149aeb3006ba2d2bba5eea037d73811090ce
Original commit hash: 6c9c5cce05f8f2817e1f1dae3bfccad419f8b8d1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9f6982b81b6ab36b0180dbfb0ffd528e31faa15d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:45:13 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun Feb 14 10:33:32 2021 -0800
Change-Id: Ic419528482556a7cc774a29540745c1f4c612aac
Original commit hash: 44926c0ad3a3733d870fbf9b110e228050a767c1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 926a9c7e14dbb85025ab7627efcf5e3f21a069fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:45:08 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun Feb 14 10:04:03 2021 -0800
Change-Id: Icd4d700513fdcb3237e6c2b32d5db4cec8fdaafb
Original commit hash: 37e6603b782e6c5d81d4dda8a8a63714b1adae36

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: abbeaae98807fe9970997be044b8fc5ac783202f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:45:03 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4076_00

Hsd-es-id: N/A
Original commit date: Sat Feb 13 11:03:03 2021 -0800
Change-Id: Idc9fb0758ac083ef98881231eddce3ffe8971cc6
Original commit hash: 775c07cca057e74f8a3769b146f374101e9be6d9

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 17cfc6d20103f391e433908c4b170cfaa4474c5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:44:58 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sat Feb 13 10:33:03 2021 -0800
Change-Id: I7a1c1ca368df4abf47628fb05ee1c4ca228aabaf
Original commit hash: aea9d7240c86e87963b472727390db9338fcb6cc

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: ba8daf63ceaf3c0b914c04f83b2987c681201a36 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:44:52 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4075_00

Hsd-es-id: N/A
Original commit date: Fri Feb 12 11:03:09 2021 -0800
Change-Id: I7339e76b1501c0777d323ce37c278ad21751a7c5
Original commit hash: d28b3be852fc43d5af36cfe4a21226db7d2008e2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 892d5a322d94f0ffc7adec7ae3d313faea421c6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:44:46 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Fri Feb 12 10:33:13 2021 -0800
Change-Id: I4ef6b4a24b752b98495a0f7364a55d2c28857944
Original commit hash: af5ae2e7a891e8730ed51eb6163a4f448c0cc44f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: d78a4ad658bdf8b413845af18d360aa4b3a87c95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:44:33 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PeiDxeSmmPmcPrivateLib: Fix programming of Pcie ref ssc pll

1. rename iotg pll ssc bios option to pcie ref ssc pll
2. Allow the user to change the step size of pcie ref ssc pll.

Hsd-es-id: 22011460550
Original commit date: Wed Jan 27 19:32:03 2021 -0700
Change-Id: Ifde26fcfe30cb32d1c9a2b41e78438210c8477f4
Original commit hash: 95528afb7f01939c6becc4d11d91897a68c57278

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglPch/IncludePrivate/Library/PeiPchInitPreMemFruLib.h
ClientOneSiliconPkg/Fru/TglPch/LibraryPrivate/PeiPchInitPreMemFruLib/PeiPchInitPreMemFruLib.c
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/Pch/Include/ConfigBlock/PchGeneralConfig.h
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPreMemPrintPolicy.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPreMemPrintPolicyVer3.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPreMemPolicyLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/PchSetup.hfr
TigerLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: fb9defd603cee652b10e22a0422a473e1809723e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:44:21 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4074_00

Hsd-es-id: N/A
Original commit date: Thu Feb 11 11:03:55 2021 -0800
Change-Id: I4e47385a7cb7dc6f0c4fa4712098a252fa9fc5cf
Original commit hash: c8f05ecbccc0ad0899ab89362ca62df173467f44

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 395728e007f1d2cb2e586b66f62290b2b57aff6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:44:13 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Thu Feb 11 10:33:11 2021 -0800
Change-Id: I89536617ccaebcdcba5ebfa5f976b92ce2a6071a
Original commit hash: 89c7a2efa6e62cccea11845a2787051784933d52

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: c263d5293559615ea5399e938c419f99d3ab56d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 11:35:51 2021 -0800 
-------------------------------------------------------------------------------- 
Update SiPkg.dec for TGL 4073.01

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 5366208e86a51090e3e4b9f3631e6089671d0b2b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 09:30:52 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4073_01

Hsd-es-id: N/A
Original commit date: Wed Feb 10 16:14:08 2021 -0800
Change-Id: Ib3ecc3c13a18c02e621db4e70a0e1e5d065e507a
Original commit hash: 206c8185b7ad4a2d1efef656f8751b59ab35c8c2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7d18a998f0a409e960b256b4600656dfed820803 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 09:30:47 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Wed Feb 10 16:04:24 2021 -0800
Change-Id: Ibf1dfb74641c0915dd736eb151c4eab8f1d33bb3
Original commit hash: fb7cf71729e0928ee8307ed3e001ba0db8bae97c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: c65e7e282d2cf9059004e5df6ab2970fe5cb0fb0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 09:30:43 2021 -0800 
-------------------------------------------------------------------------------- 
Observed 2 error in selftest dump(Selftest7-V121)

PWRMBASE + 1DD0h[31] is not set. Add setting the bit when TH is already PGed.

[internal-only]:

Hsd-es-id: 16011964771
Original commit date: Tue Feb 2 18:34:47 2021 +0800
Change-Id: If958729a0086555edb20ae27532caf2cc2afc0ef
Original commit hash: 371b5c5b71ef1344494766ac21327a723209b2fd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubLib.c

================================================================================ 
Commit: ed177a37d1e6f2e7dd4ed0ad30fd7ce7860ecf46 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 09:30:33 2021 -0800 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg: Disable unused devices

Disable unused devices.

Hsd-es-id: 22012125724
Original commit date: Thu Jan 21 20:40:07 2021 +0800
Change-Id: I0708a5301f774f19d28ca8ae02a30ffd5da790a9
Original commit hash: 89fe5713a8ea59f8210a5de6a97605af51517baa

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakePlatSamplePkg/Setup/AcpiSetup.hfr

================================================================================ 
Commit: cea80af959247dd7e9e65d881171076bac66e0b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 09:30:28 2021 -0800 
-------------------------------------------------------------------------------- 
[TGL] Clearing SRL bit as per the BWG 1.3

Hsd-es-id: 16012572395
Original commit date: Mon Feb 1 11:58:36 2021 +0530
Change-Id: Ib40d93aacdf2da4358b7da4fb98ad522f3face4f
Original commit hash: e4d04425bc3ce3f35a6b15b2661bb3fc57533a69

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: dc9fd77da184f310f3e982749fe52732d3ab03c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 09:30:23 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg:DMI: Update of PCH DMI Replay Timer settings for Gen3

This change applies updated programming for
PCH DMI Gen3 Replay Timer and Ack/Nak Latency in accordance with
BWG r1p6.

Hsd-es-id: 18014774539
Original commit date: Wed Jan 27 12:12:36 2021 +0100
Change-Id: If89dd73b5b7797ac1f54b44114d141c9dfd3d5bf
Original commit hash: 5cc8749229bff75b435086eab6dfa26737df3f6c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PchDmi15Regs.h
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c

================================================================================ 
Commit: a0a9b4cad447a6f4bef828a7ce7978c4d6d39a01 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 09:30:18 2021 -0800 
-------------------------------------------------------------------------------- 
[TGL-H][TGPH][DMI] Coefficient values need to be updated based on cPCH HSIO EV team inputs.

Also, LF setting for CPU DMI need to be changed based on Dekel team inputs to improve the margins.

Hsd-es-id: 16012653025, 14013637127
Original commit date: Fri Jan 22 12:27:50 2021 +0530
Change-Id: I0e485271eace14eb9a930188c08f7241c7dcc39f
Original commit hash: fee6cc4a4cfab271fcf818e34f964678d7f76a95

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c

================================================================================ 
Commit: a489c063bc4aea45bff82a9fdfbb330a98d5fafe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 09:30:13 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4073_00

Hsd-es-id: N/A
Original commit date: Wed Feb 10 11:03:46 2021 -0800
Change-Id: Ic3c86dc035c232514a93af7b020f2144cb79eb6f
Original commit hash: 2b248b610127ff3b224b5dd79c79068005fb62e1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0d68dceb60678c361f52217173eb74779186e524 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 09:30:08 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Wed Feb 10 10:34:13 2021 -0800
Change-Id: I9b622fe18efc9aaaf7c07fb14efbbd90459b9267
Original commit hash: fb0ab21ba39a418d489f691a18888b32264ce3f5

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 7dbc371b8d5f9f75c81fe248c463e54784bb7c43 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 09:30:04 2021 -0800 
-------------------------------------------------------------------------------- 
[TGL H] Provide capability to support Dynamic one-time switch from iGFx to dGFx after boot to OS - phase2

1.BIOS should removed sending the switch command in _WAK for S3 path instead of waiting for _DSM call
2.Allow user to adjust the "Delay before sending command" and "Delay before IOM de-assert HPD" by 1ms

Hsd-es-id: 22011315483
Original commit date: Thu Jan 14 18:40:16 2021 -0800
Change-Id: Idd0b4a20b8e9bfc82bf46c1c98c3804c68487636
Original commit hash: fb85cbfb2d0193356c482fcdc74e40765c214fbb

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 69caa550334e107ddef6c0b1be66076bdb1198d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 09:29:54 2021 -0800 
-------------------------------------------------------------------------------- 
TGL-H [P0/R0]: PEG11 dGFX audio not working due to INTx mapping

Hsd-es-id: 22012018337
Original commit date: Tue Feb 9 17:51:55 2021 -0700
Change-Id: I74fb5c7dede8b3a0134bf03cadc41b8a6d710577
Original commit hash: 9f4b0b57b2dccf1ec39c7aca179b1e2eb62a61a1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl

================================================================================ 
Commit: 4940fb11efaaf49da2de1cbed7bc0c3c929e856d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 09:29:49 2021 -0800 
-------------------------------------------------------------------------------- 
Fix Private Config Access for Secure Register Lock

Hsd-es-id: 22012326151
Original commit date: Thu Feb 4 15:04:09 2021 +0530
Change-Id: I109e787922d17477b9f59a19921ae71567dfec40
Original commit hash: e363bb424fada02834629657cc20906c3f71db7e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/CpuSbInfo.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c

================================================================================ 
Commit: 00b389d24b915a1a42ce51bb5fa9e49f88cdeb85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 09:29:43 2021 -0800 
-------------------------------------------------------------------------------- 
Overclocking: Configure Cold Boot Bug Voltage cpu strap.

Added BIOS setup option to configure Cold Boot Voltage Boost Strap.
The CPU EPOC message will be used, which can hold state across a cold reset.

Hsd-es-id: 14013240206
Original commit date: Fri Nov 13 16:33:57 2020 -0800
Change-Id: I327df35c436120e0c1945e8486bb3e8409744e3f
Original commit hash: d3c9d6d3b7870a173950d2a61b600d0749520abc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/Library/PeiOcLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/OverClockSetup.hfr
TigerLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: 28f6fdd9ed1359e5f5856911204f3f1a48f59463 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 09:29:36 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOnesiliconPkg/Sata: SATA LTR value programing on D0/D3 flow to allow S0i3.2 entry

Sata D0 slumber LTR values needs to be programmed as 15 ms regardless of PSON support at boot time.

During D3 Entry Set BIT2 {SATA_IGN} bit in PMC_PWRM_LTR_IGN register

During D3 Exit Clear BIT2 {SATA_IGN} bit in PMC_PWRM_LTR_IGN register

changes updated in SATA BWG

Hsd-es-id: 22012285880
Original commit date: Fri Oct 30 12:15:26 2020 -0700
Change-Id: I46786b02bb668269ff58088b4552aa63b2b0cd06
Original commit hash: e01b89e5862604c4ca1fcc17cd0be3839fe2b90c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchSata.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl

================================================================================ 
Commit: 74f847fd5e22a95542a4d79b3e7fe240c5a61e1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 09:29:30 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl:[TGL] Scomp corner case fix

[Issue/Feature Description]
One corner case occurs, in case of harmonic lock did not caught. The algorithm will set the cell to 15 (Max).
However, there is a possible small drift can hit harmonic lock

[Resolution]
Fix #1: Limits of Max number of scomp cell is equal to 12 or smaller. min(RoundDn(# of cell found in HL algo x 80%) , 12)
Fix #2: Fix potential issue of scomp normalization step to honor above limits during trainings

[Impacted Platform]
  All TGL

Hsd-es-id: 22012280441
Original commit date: Tue Feb 9 18:00:24 2021 -0700
Change-Id: I2124810dc2c2f106a8f8b6ced8f6a9bdc7f18e85
Original commit hash: e2eab247a4c717290f5e06616c7261689bc6b275

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 8514afb627beaff388a450fa9cd3d219298f28e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 09:29:24 2021 -0800 
-------------------------------------------------------------------------------- 
Update to TGL C0 Unified [uCode+pCode] Patch ID 0x0C

Hsd-es-id: 22012282252
Original commit date: Fri Feb 5 10:02:04 2021 -0800
Change-Id: I4e28e50f33a297c3707d8e02b0649f637b8ff9e2
Original commit hash: af26de0faaec8d32cb970fc9a494d1972d0bc207

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: d6a12d55abda7fcb28fa04fb611b619c169d369b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 09:29:19 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: DMI L0s failure

This change updates programming of LCTL.APMS.

Hsd-es-id: 1508257518
Original commit date: Tue Nov 24 11:29:02 2020 +0100
Change-Id: I82e853e709e157fb85258e36afed72174002130a
Original commit hash: 024b07e283116bab7204cd3e634cacbca4f4823e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PchDmi15Regs.h
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c

================================================================================ 
Commit: 4b4af7d1df70e3b79d25bd407d8f69f80d241f71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 09:29:14 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4072_00

Hsd-es-id: N/A
Original commit date: Tue Feb 9 11:02:59 2021 -0800
Change-Id: Ie7f97a8b6edb02dfce398e2fbdd91010b78bdbfc
Original commit hash: d21accf24387965447e403aed46ef79d2937e54a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: da86ba6ac860b11d34d45e15dbd7e3c2c3fafdec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 09:29:09 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Tue Feb 9 10:33:02 2021 -0800
Change-Id: I8e3bbe0a1b7727f658fe0c0564c8c8b47a7fb3c0
Original commit hash: 89544cbf74d7ac9d5a9ebe7fd6eb73ceabd0ec21

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 4dc6e3e31a4873e679e43a5ba64ee7b4416667b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 09:29:03 2021 -0800 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg: TigerLake R0 Unified (uCode+Punit) Patch 0x1a

Hsd-es-id: 22012312839
Original commit date: Mon Feb 8 12:10:33 2021 -0800
Change-Id: Ie0a6a1bc211b13746bd1c2e2cd95ead82716c032
Original commit hash: 88a61136316bf87099a8795e057df493b4d3c0d8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: d059dce76ea66e84c06181ae225af05cf744fafb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 09:28:53 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4071_00

Hsd-es-id: N/A
Original commit date: Mon Feb 8 11:03:53 2021 -0800
Change-Id: Idf31f32a4b91a387ea718d295ac3a63d686301d4
Original commit hash: f9f1ffdc4143a055103f379abebe4a32abf7ac97

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d431c0d243683340a0735c14e45b93fcc33e731f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 09:28:48 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Mon Feb 8 10:41:29 2021 -0800
Change-Id: Ic80154abbdfa46665fc0810a9dbe353e5c82d4f8
Original commit hash: efb7fc666dd31d1dd3f566e0510000d72aff5c35

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 1718287106463dad6b6b19ff467f04316a75fd89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 09:28:43 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4067_00

Hsd-es-id: N/A
Original commit date: Sun Feb 7 11:02:49 2021 -0800
Change-Id: Iab367982da9678ee672a4b79cd05c20436d2f2e6
Original commit hash: acd2bfbb84dc8e52904012bcfd291a4afa8ccd0d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 453155e4bfaf58b9fe8e36cc76e478d8c1e2ef2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 09:28:38 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun Feb 7 10:32:57 2021 -0800
Change-Id: If45b1b0aae23e0e743c10505f21d95f119962576
Original commit hash: 2b1022644f7508b1acc6df688137cb663d7a9a70

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 451e91d9d879d5f46086dc000f30c077d8d89f13 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 09:28:32 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun Feb 7 10:03:17 2021 -0800
Change-Id: I43780f67e0da89303fe42eec0581552160fd7678
Original commit hash: cb88310f3e9045dabe4820b0774987086c5603ea

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 263dda97a488e7e9bd1d0c72a17afa2d6b74066d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 09:28:28 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4066_00

Hsd-es-id: N/A
Original commit date: Sat Feb 6 11:03:30 2021 -0800
Change-Id: I557b80f2dc21e86cf8ec9a146c8997b8f0f6b853
Original commit hash: 515d915b1b001ab449ace2f30c25c2b665586e01

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: db5275ce1a586e99c2aa2a863cf3f0e9adb5466b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 09:28:24 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sat Feb 6 10:33:04 2021 -0800
Change-Id: I459c2b47a30f9bb2b6a041a30a44c2041debe129
Original commit hash: 87471710a729632ee55f5d8d71176a94a7cccc5e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: f4b9a3338c30cd372a760893485e40bf90f44fbc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 09:28:19 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4065_00

Hsd-es-id: N/A
Original commit date: Fri Feb 5 11:04:12 2021 -0800
Change-Id: Ifb552b64b37d96da8a58547d6de23ca1a6e683b8
Original commit hash: 62b4d900e5cbe52ebe79ba9055ae72a848db2df4

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b9ae3b0d958e6248c8e5107b5f69ea88d7ae8724 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 09:28:14 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Fri Feb 5 10:33:08 2021 -0800
Change-Id: Ic9d0ea72be6d0c7a6758f9fcccb6910172037e2b
Original commit hash: 1c3990de0db76bc99fda081c03fc9b33f435631e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 35549e062e6dcfdc7a0b335a2d097998a3520429 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 09:28:09 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 4064_01

Hsd-es-id: N/A
Original commit date: Thu Feb 4 11:04:27 2021 -0800
Change-Id: I8942f08a7c67bc9030e7f4963f16f7901b1fedc5
Original commit hash: 7d09f34e8bd49300954b7905336b82056f955aa0

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4827fcb87d1694bf928717fb4d77970b48f048ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 8 09:28:04 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Thu Feb 4 10:32:59 2021 -0800
Change-Id: Ic2bc98dddc89a93e9dae52b86869587245b04a13
Original commit hash: a022b7ffe598a2a262d2e56d011b72f8c4fce23f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec
