[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/LogicSize/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 115
LIB: work
FILE: ${SURELOG_DIR}/tests/LogicSize/dut.sv
n<> u<114> t<Top_level_rule> c<1> l<1:1> el<14:1>
  n<> u<1> t<Null_rule> p<114> s<113> l<1:1>
  n<> u<113> t<Source_text> p<114> c<50> l<1:1> el<13:10>
    n<> u<50> t<Description> p<113> c<49> s<112> l<1:1> el<4:10>
      n<> u<49> t<Module_declaration> p<50> c<14> l<1:1> el<4:10>
        n<> u<14> t<Module_ansi_header> p<49> c<2> s<32> l<1:1> el<1:28>
          n<module> u<2> t<Module_keyword> p<14> s<3> l<1:1> el<1:7>
          n<dut> u<3> t<STRING_CONST> p<14> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<14> s<13> l<1:11> el<1:11>
          n<> u<13> t<Port_declaration_list> p<14> c<12> l<1:11> el<1:27>
            n<> u<12> t<Ansi_port_declaration> p<13> c<10> l<1:12> el<1:26>
              n<> u<10> t<Net_port_header> p<12> c<5> s<11> l<1:12> el<1:24>
                n<> u<5> t<PortDir_Out> p<10> s<9> l<1:12> el<1:18>
                n<> u<9> t<Net_port_type> p<10> c<8> l<1:19> el<1:24>
                  n<> u<8> t<Data_type_or_implicit> p<9> c<7> l<1:19> el<1:24>
                    n<> u<7> t<Data_type> p<8> c<6> l<1:19> el<1:24>
                      n<> u<6> t<IntVec_TypeLogic> p<7> l<1:19> el<1:24>
              n<a> u<11> t<STRING_CONST> p<12> l<1:25> el<1:26>
        n<> u<32> t<Non_port_module_item> p<49> c<31> s<47> l<2:4> el<2:26>
          n<> u<31> t<Module_or_generate_item> p<32> c<30> l<2:4> el<2:26>
            n<> u<30> t<Module_common_item> p<31> c<29> l<2:4> el<2:26>
              n<> u<29> t<Module_or_generate_item_declaration> p<30> c<28> l<2:4> el<2:26>
                n<> u<28> t<Package_or_generate_item_declaration> p<29> c<27> l<2:4> el<2:26>
                  n<> u<27> t<Parameter_declaration> p<28> c<17> l<2:4> el<2:25>
                    n<> u<17> t<Data_type_or_implicit> p<27> c<16> s<26> l<2:14> el<2:19>
                      n<> u<16> t<Data_type> p<17> c<15> l<2:14> el<2:19>
                        n<> u<15> t<IntVec_TypeLogic> p<16> l<2:14> el<2:19>
                    n<> u<26> t<Param_assignment_list> p<27> c<25> l<2:20> el<2:25>
                      n<> u<25> t<Param_assignment> p<26> c<18> l<2:20> el<2:25>
                        n<P> u<18> t<STRING_CONST> p<25> s<24> l<2:20> el<2:21>
                        n<> u<24> t<Constant_param_expression> p<25> c<23> l<2:24> el<2:25>
                          n<> u<23> t<Constant_mintypmax_expression> p<24> c<22> l<2:24> el<2:25>
                            n<> u<22> t<Constant_expression> p<23> c<21> l<2:24> el<2:25>
                              n<> u<21> t<Constant_primary> p<22> c<20> l<2:24> el<2:25>
                                n<> u<20> t<Primary_literal> p<21> c<19> l<2:24> el<2:25>
                                  n<0> u<19> t<INT_CONST> p<20> l<2:24> el<2:25>
        n<> u<47> t<Non_port_module_item> p<49> c<46> s<48> l<3:4> el<3:17>
          n<> u<46> t<Module_or_generate_item> p<47> c<45> l<3:4> el<3:17>
            n<> u<45> t<Module_common_item> p<46> c<44> l<3:4> el<3:17>
              n<> u<44> t<Continuous_assign> p<45> c<43> l<3:4> el<3:17>
                n<> u<43> t<Net_assignment_list> p<44> c<42> l<3:11> el<3:16>
                  n<> u<42> t<Net_assignment> p<43> c<37> l<3:11> el<3:16>
                    n<> u<37> t<Net_lvalue> p<42> c<34> s<41> l<3:11> el<3:12>
                      n<> u<34> t<Ps_or_hierarchical_identifier> p<37> c<33> s<36> l<3:11> el<3:12>
                        n<a> u<33> t<STRING_CONST> p<34> l<3:11> el<3:12>
                      n<> u<36> t<Constant_select> p<37> c<35> l<3:13> el<3:13>
                        n<> u<35> t<Constant_bit_select> p<36> l<3:13> el<3:13>
                    n<> u<41> t<Expression> p<42> c<40> l<3:15> el<3:16>
                      n<> u<40> t<Primary> p<41> c<39> l<3:15> el<3:16>
                        n<> u<39> t<Primary_literal> p<40> c<38> l<3:15> el<3:16>
                          n<P> u<38> t<STRING_CONST> p<39> l<3:15> el<3:16>
        n<> u<48> t<ENDMODULE> p<49> l<4:1> el<4:10>
    n<> u<112> t<Description> p<113> c<111> l<6:1> el<13:10>
      n<> u<111> t<Module_declaration> p<112> c<63> l<6:1> el<13:10>
        n<> u<63> t<Module_ansi_header> p<111> c<51> s<81> l<6:1> el<6:28>
          n<module> u<51> t<Module_keyword> p<63> s<52> l<6:1> el<6:7>
          n<top> u<52> t<STRING_CONST> p<63> s<53> l<6:8> el<6:11>
          n<> u<53> t<Package_import_declaration_list> p<63> s<62> l<6:11> el<6:11>
          n<> u<62> t<Port_declaration_list> p<63> c<61> l<6:11> el<6:27>
            n<> u<61> t<Ansi_port_declaration> p<62> c<59> l<6:12> el<6:26>
              n<> u<59> t<Net_port_header> p<61> c<54> s<60> l<6:12> el<6:24>
                n<> u<54> t<PortDir_Out> p<59> s<58> l<6:12> el<6:18>
                n<> u<58> t<Net_port_type> p<59> c<57> l<6:19> el<6:24>
                  n<> u<57> t<Data_type_or_implicit> p<58> c<56> l<6:19> el<6:24>
                    n<> u<56> t<Data_type> p<57> c<55> l<6:19> el<6:24>
                      n<> u<55> t<IntVec_TypeLogic> p<56> l<6:19> el<6:24>
              n<o> u<60> t<STRING_CONST> p<61> l<6:25> el<6:26>
        n<> u<81> t<Non_port_module_item> p<111> c<80> s<109> l<7:4> el<7:26>
          n<> u<80> t<Module_or_generate_item> p<81> c<79> l<7:4> el<7:26>
            n<> u<79> t<Module_common_item> p<80> c<78> l<7:4> el<7:26>
              n<> u<78> t<Module_or_generate_item_declaration> p<79> c<77> l<7:4> el<7:26>
                n<> u<77> t<Package_or_generate_item_declaration> p<78> c<76> l<7:4> el<7:26>
                  n<> u<76> t<Parameter_declaration> p<77> c<66> l<7:4> el<7:25>
                    n<> u<66> t<Data_type_or_implicit> p<76> c<65> s<75> l<7:14> el<7:19>
                      n<> u<65> t<Data_type> p<66> c<64> l<7:14> el<7:19>
                        n<> u<64> t<IntVec_TypeLogic> p<65> l<7:14> el<7:19>
                    n<> u<75> t<Param_assignment_list> p<76> c<74> l<7:20> el<7:25>
                      n<> u<74> t<Param_assignment> p<75> c<67> l<7:20> el<7:25>
                        n<X> u<67> t<STRING_CONST> p<74> s<73> l<7:20> el<7:21>
                        n<> u<73> t<Constant_param_expression> p<74> c<72> l<7:24> el<7:25>
                          n<> u<72> t<Constant_mintypmax_expression> p<73> c<71> l<7:24> el<7:25>
                            n<> u<71> t<Constant_expression> p<72> c<70> l<7:24> el<7:25>
                              n<> u<70> t<Constant_primary> p<71> c<69> l<7:24> el<7:25>
                                n<> u<69> t<Primary_literal> p<70> c<68> l<7:24> el<7:25>
                                  n<0> u<68> t<INT_CONST> p<69> l<7:24> el<7:25>
        n<> u<109> t<Non_port_module_item> p<111> c<108> s<110> l<8:4> el<12:6>
          n<> u<108> t<Module_or_generate_item> p<109> c<107> l<8:4> el<12:6>
            n<> u<107> t<Module_instantiation> p<108> c<82> l<8:4> el<12:6>
              n<dut> u<82> t<STRING_CONST> p<107> s<94> l<8:4> el<8:7>
              n<> u<94> t<Parameter_value_assignment> p<107> c<93> s<106> l<8:8> el<10:5>
                n<> u<93> t<Parameter_assignment_list> p<94> c<92> l<9:7> el<9:13>
                  n<> u<92> t<Named_parameter_assignment> p<93> c<83> l<9:7> el<9:13>
                    n<P> u<83> t<STRING_CONST> p<92> s<91> l<9:8> el<9:9>
                    n<> u<91> t<Param_expression> p<92> c<90> l<9:10> el<9:12>
                      n<> u<90> t<Mintypmax_expression> p<91> c<89> l<9:10> el<9:12>
                        n<> u<89> t<Expression> p<90> c<88> l<9:10> el<9:12>
                          n<> u<88> t<Unary_Tilda> p<89> s<87> l<9:10> el<9:11>
                          n<> u<87> t<Expression> p<89> c<86> l<9:11> el<9:12>
                            n<> u<86> t<Primary> p<87> c<85> l<9:11> el<9:12>
                              n<> u<85> t<Primary_literal> p<86> c<84> l<9:11> el<9:12>
                                n<X> u<84> t<STRING_CONST> p<85> l<9:11> el<9:12>
              n<> u<106> t<Hierarchical_instance> p<107> c<96> l<10:6> el<12:5>
                n<> u<96> t<Name_of_instance> p<106> c<95> s<105> l<10:6> el<10:11>
                  n<u_dut> u<95> t<STRING_CONST> p<96> l<10:6> el<10:11>
                n<> u<105> t<Port_connection_list> p<106> c<104> l<11:7> el<11:12>
                  n<> u<104> t<Named_port_connection> p<105> c<97> l<11:7> el<11:12>
                    n<a> u<97> t<STRING_CONST> p<104> s<102> l<11:8> el<11:9>
                    n<> u<102> t<OPEN_PARENS> p<104> s<101> l<11:9> el<11:10>
                    n<> u<101> t<Expression> p<104> c<100> s<103> l<11:10> el<11:11>
                      n<> u<100> t<Primary> p<101> c<99> l<11:10> el<11:11>
                        n<> u<99> t<Primary_literal> p<100> c<98> l<11:10> el<11:11>
                          n<o> u<98> t<STRING_CONST> p<99> l<11:10> el<11:11>
                    n<> u<103> t<CLOSE_PARENS> p<104> l<11:11> el<11:12>
        n<> u<110> t<ENDMODULE> p<111> l<13:1> el<13:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/LogicSize/dut.sv:1:1: No timescale set for "dut".
[WRN:PA0205] ${SURELOG_DIR}/tests/LogicSize/dut.sv:6:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/LogicSize/dut.sv:1:1: Compile module "work@dut".
[INF:CP0303] ${SURELOG_DIR}/tests/LogicSize/dut.sv:6:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               2
ContAssign                                             1
Design                                                 1
Identifier                                             2
LogicNet                                               2
LogicTypespec                                          6
Module                                                 2
ModuleTypespec                                         1
ParamAssign                                            2
Parameter                                              2
Port                                                   3
RefModule                                              1
RefObj                                                 3
RefTypespec                                            6
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/LogicSize/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/LogicSize/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/LogicSize/dut.sv, line:1:1, endln:4:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@dut)
    |vpiName:work@dut
  |vpiParameter:
  \_Parameter: (work@dut.P), line:2:20, endln:2:25
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/LogicSize/dut.sv, line:1:1, endln:4:10
    |UINT:0
    |vpiTypespec:
    \_RefTypespec: (work@dut.P), line:2:14, endln:2:19
      |vpiParent:
      \_Parameter: (work@dut.P), line:2:20, endln:2:25
      |vpiFullName:work@dut.P
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:P
    |vpiFullName:work@dut.P
  |vpiParamAssign:
  \_ParamAssign: , line:2:20, endln:2:25
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/LogicSize/dut.sv, line:1:1, endln:4:10
    |vpiRhs:
    \_Constant: , line:2:24, endln:2:25
      |vpiParent:
      \_ParamAssign: , line:2:20, endln:2:25
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@dut.P), line:2:20, endln:2:25
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/LogicSize/dut.sv, line:1:1, endln:4:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/LogicSize/dut.sv, line:1:1, endln:4:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/LogicSize/dut.sv, line:1:1, endln:4:10
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@dut.a), line:1:25, endln:1:26
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/LogicSize/dut.sv, line:1:1, endln:4:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.a), line:1:19, endln:1:24
      |vpiParent:
      \_LogicNet: (work@dut.a), line:1:25, endln:1:26
      |vpiFullName:work@dut.a
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:a
    |vpiFullName:work@dut.a
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiDefName:work@dut
  |vpiNet:
  \_LogicNet: (work@dut.a), line:1:25, endln:1:26
  |vpiPort:
  \_Port: (a), line:1:25, endln:1:26
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/LogicSize/dut.sv, line:1:1, endln:4:10
    |vpiName:a
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@dut.a), line:1:19, endln:1:24
      |vpiParent:
      \_Port: (a), line:1:25, endln:1:26
      |vpiFullName:work@dut.a
      |vpiActual:
      \_LogicTypespec: 
  |vpiContAssign:
  \_ContAssign: , line:3:11, endln:3:16
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/LogicSize/dut.sv, line:1:1, endln:4:10
    |vpiRhs:
    \_RefObj: (work@dut.P), line:3:15, endln:3:16
      |vpiParent:
      \_ContAssign: , line:3:11, endln:3:16
      |vpiName:P
      |vpiFullName:work@dut.P
      |vpiActual:
      \_Parameter: (work@dut.P), line:2:20, endln:2:25
    |vpiLhs:
    \_RefObj: (work@dut.a), line:3:11, endln:3:12
      |vpiParent:
      \_ContAssign: , line:3:11, endln:3:16
      |vpiName:a
      |vpiFullName:work@dut.a
      |vpiActual:
      \_LogicNet: (work@dut.a), line:1:25, endln:1:26
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/LogicSize/dut.sv, line:6:1, endln:13:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiName:work@top
  |vpiParameter:
  \_Parameter: (work@top.X), line:7:20, endln:7:25
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/LogicSize/dut.sv, line:6:1, endln:13:10
    |UINT:0
    |vpiTypespec:
    \_RefTypespec: (work@top.X), line:7:14, endln:7:19
      |vpiParent:
      \_Parameter: (work@top.X), line:7:20, endln:7:25
      |vpiFullName:work@top.X
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:X
    |vpiFullName:work@top.X
  |vpiParamAssign:
  \_ParamAssign: , line:7:20, endln:7:25
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/LogicSize/dut.sv, line:6:1, endln:13:10
    |vpiRhs:
    \_Constant: , line:7:24, endln:7:25
      |vpiParent:
      \_ParamAssign: , line:7:20, endln:7:25
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@top.X), line:7:20, endln:7:25
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/LogicSize/dut.sv, line:6:1, endln:13:10
  |vpiTypedef:
  \_ModuleTypespec: (dut)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/LogicSize/dut.sv, line:6:1, endln:13:10
    |vpiName:dut
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/LogicSize/dut.sv, line:6:1, endln:13:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/LogicSize/dut.sv, line:6:1, endln:13:10
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_ModuleTypespec: (dut)
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@top.o), line:6:25, endln:6:26
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/LogicSize/dut.sv, line:6:1, endln:13:10
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:6:19, endln:6:24
      |vpiParent:
      \_LogicNet: (work@top.o), line:6:25, endln:6:26
      |vpiFullName:work@top.o
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.o), line:6:25, endln:6:26
  |vpiPort:
  \_Port: (o), line:6:25, endln:6:26
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/LogicSize/dut.sv, line:6:1, endln:13:10
    |vpiName:o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:6:19, endln:6:24
      |vpiParent:
      \_Port: (o), line:6:25, endln:6:26
      |vpiFullName:work@top.o
      |vpiActual:
      \_LogicTypespec: 
  |vpiRefModule:
  \_RefModule: work@dut (u_dut), line:8:4, endln:8:7
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/LogicSize/dut.sv, line:6:1, endln:13:10
    |vpiName:u_dut
    |vpiDefName:work@dut
    |vpiActual:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/LogicSize/dut.sv, line:1:1, endln:4:10
    |vpiPort:
    \_Port: (a), line:11:8, endln:11:9
      |vpiParent:
      \_RefModule: work@dut (u_dut), line:8:4, endln:8:7
      |vpiName:a
      |vpiHighConn:
      \_RefObj: (work@top.u_dut.a.o), line:11:10, endln:11:11
        |vpiParent:
        \_Port: (a), line:11:8, endln:11:9
        |vpiName:o
        |vpiFullName:work@top.u_dut.a.o
        |vpiActual:
        \_LogicNet: (work@top.o), line:6:25, endln:6:26
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
