// Seed: 3992898549
module module_0 (
    input  tri0 id_0,
    input  tri  id_1,
    output wire id_2,
    output tri  id_3
);
  logic [7:0][1] id_5 = ~id_5;
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1,
    input wire id_2,
    input tri1 id_3,
    output supply0 id_4,
    output supply0 id_5,
    input wor id_6,
    input tri1 id_7
);
  always $clog2(98);
  ;
  assign id_1 = 1'b0;
  logic id_9;
  id_10 :
  assert property (@(posedge id_3 or posedge -1) id_2) id_10 = 1;
  assign id_9  = id_9;
  assign id_10 = id_9;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_4,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
