// Seed: 3656712344
module module_0 (
    input supply1 id_0,
    input wor id_1,
    input uwire id_2,
    input supply1 id_3
);
  wire id_5;
  assign module_2.id_3 = 0;
endmodule
module module_1 (
    input uwire   id_0,
    input supply1 id_1
);
  logic id_3;
  ;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_0
  );
endmodule
module module_2 (
    input  wor   id_0,
    input  tri   id_1,
    input  wor   id_2,
    input  wor   id_3,
    input  wand  id_4,
    output uwire id_5,
    output tri   id_6,
    input  wor   id_7
);
  assign id_6 = id_1;
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_0
  );
endmodule
