-include $WORKAREA/src/val/tof/hqm_cfg_test/hqm_cfg_test.to
-dirtag hcw_traffic_all_resources_pf_oob_msm
-simv_args
  +DIR_PP0_Q0_NUM_HCW=50
  +DIR_PP1_Q0_NUM_HCW=50
  +DIR_PP2_Q0_NUM_HCW=50
  +DIR_PP3_Q0_NUM_HCW=50
  +DIR_PP4_Q0_NUM_HCW=50
  +DIR_PP5_Q0_NUM_HCW=50
  +DIR_PP6_Q0_NUM_HCW=50
  +DIR_PP7_Q0_NUM_HCW=50
  +DIR_PP8_Q0_NUM_HCW=50
  +DIR_PP9_Q0_NUM_HCW=50
  +DIR_PP10_Q0_NUM_HCW=50
  +DIR_PP11_Q0_NUM_HCW=50
  +DIR_PP12_Q0_NUM_HCW=50
  +DIR_PP13_Q0_NUM_HCW=50
  +DIR_PP14_Q0_NUM_HCW=50
  +DIR_PP15_Q0_NUM_HCW=50
  +DIR_PP16_Q0_NUM_HCW=50
  +DIR_PP17_Q0_NUM_HCW=50
  +DIR_PP18_Q0_NUM_HCW=50
  +DIR_PP19_Q0_NUM_HCW=50
  +DIR_PP20_Q0_NUM_HCW=50
  +DIR_PP21_Q0_NUM_HCW=50
  +DIR_PP22_Q0_NUM_HCW=50
  +DIR_PP23_Q0_NUM_HCW=50
  +DIR_PP24_Q0_NUM_HCW=50
  +DIR_PP25_Q0_NUM_HCW=50
  +DIR_PP26_Q0_NUM_HCW=50
  +DIR_PP27_Q0_NUM_HCW=50
  +DIR_PP28_Q0_NUM_HCW=50
  +DIR_PP29_Q0_NUM_HCW=50
  +DIR_PP30_Q0_NUM_HCW=50
  +DIR_PP31_Q0_NUM_HCW=50
  +DIR_PP32_Q0_NUM_HCW=50
  +DIR_PP33_Q0_NUM_HCW=50
  +DIR_PP34_Q0_NUM_HCW=50
  +DIR_PP35_Q0_NUM_HCW=50
  +DIR_PP36_Q0_NUM_HCW=50
  +DIR_PP37_Q0_NUM_HCW=50
  +DIR_PP38_Q0_NUM_HCW=50
  +DIR_PP39_Q0_NUM_HCW=50
  +DIR_PP40_Q0_NUM_HCW=50
  +DIR_PP41_Q0_NUM_HCW=50
  +DIR_PP42_Q0_NUM_HCW=50
  +DIR_PP43_Q0_NUM_HCW=50
  +DIR_PP44_Q0_NUM_HCW=50
  +DIR_PP45_Q0_NUM_HCW=50
  +DIR_PP46_Q0_NUM_HCW=50
  +DIR_PP47_Q0_NUM_HCW=50
  +DIR_PP48_Q0_NUM_HCW=50
  +DIR_PP49_Q0_NUM_HCW=50
  +DIR_PP50_Q0_NUM_HCW=50
  +DIR_PP51_Q0_NUM_HCW=50
  +DIR_PP52_Q0_NUM_HCW=50
  +DIR_PP53_Q0_NUM_HCW=50
  +DIR_PP54_Q0_NUM_HCW=50
  +DIR_PP55_Q0_NUM_HCW=50
  +DIR_PP56_Q0_NUM_HCW=50
  +DIR_PP57_Q0_NUM_HCW=50
  +DIR_PP58_Q0_NUM_HCW=50
  +DIR_PP59_Q0_NUM_HCW=50
  +DIR_PP60_Q0_NUM_HCW=50
  +DIR_PP61_Q0_NUM_HCW=50
  +DIR_PP62_Q0_NUM_HCW=50
  +DIR_PP63_Q0_NUM_HCW=50
  +LDB_PP0_Q0_NUM_HCW=50
  +LDB_PP1_Q0_NUM_HCW=50
  +LDB_PP2_Q0_NUM_HCW=50
  +LDB_PP3_Q0_NUM_HCW=50
  +LDB_PP4_Q0_NUM_HCW=50
  +LDB_PP5_Q0_NUM_HCW=50
  +LDB_PP6_Q0_NUM_HCW=50
  +LDB_PP7_Q0_NUM_HCW=50
  +LDB_PP8_Q0_NUM_HCW=50
  +LDB_PP9_Q0_NUM_HCW=50
  +LDB_PP10_Q0_NUM_HCW=50
  +LDB_PP11_Q0_NUM_HCW=50
  +LDB_PP12_Q0_NUM_HCW=50
  +LDB_PP13_Q0_NUM_HCW=50
  +LDB_PP14_Q0_NUM_HCW=50
  +LDB_PP15_Q0_NUM_HCW=50
  +LDB_PP16_Q0_NUM_HCW=50
  +LDB_PP17_Q0_NUM_HCW=50
  +LDB_PP18_Q0_NUM_HCW=50
  +LDB_PP19_Q0_NUM_HCW=50
  +LDB_PP20_Q0_NUM_HCW=50
  +LDB_PP21_Q0_NUM_HCW=50
  +LDB_PP22_Q0_NUM_HCW=50
  +LDB_PP23_Q0_NUM_HCW=50
  +LDB_PP24_Q0_NUM_HCW=50
  +LDB_PP25_Q0_NUM_HCW=50
  +LDB_PP26_Q0_NUM_HCW=50
  +LDB_PP27_Q0_NUM_HCW=50
  +LDB_PP28_Q0_NUM_HCW=50
  +LDB_PP29_Q0_NUM_HCW=50
  +LDB_PP30_Q0_NUM_HCW=50
  +LDB_PP31_Q0_NUM_HCW=50
  +LDB_PP32_Q0_NUM_HCW=50
  +LDB_PP33_Q0_NUM_HCW=50
  +LDB_PP34_Q0_NUM_HCW=50
  +LDB_PP35_Q0_NUM_HCW=50
  +LDB_PP36_Q0_NUM_HCW=50
  +LDB_PP37_Q0_NUM_HCW=50
  +LDB_PP38_Q0_NUM_HCW=50
  +LDB_PP39_Q0_NUM_HCW=50
  +LDB_PP40_Q0_NUM_HCW=50
  +LDB_PP41_Q0_NUM_HCW=50
  +LDB_PP42_Q0_NUM_HCW=50
  +LDB_PP43_Q0_NUM_HCW=50
  +LDB_PP44_Q0_NUM_HCW=50
  +LDB_PP45_Q0_NUM_HCW=50
  +LDB_PP46_Q0_NUM_HCW=50
  +LDB_PP47_Q0_NUM_HCW=50
  +LDB_PP48_Q0_NUM_HCW=50
  +LDB_PP49_Q0_NUM_HCW=50
  +LDB_PP50_Q0_NUM_HCW=50
  +LDB_PP51_Q0_NUM_HCW=50
  +LDB_PP52_Q0_NUM_HCW=50
  +LDB_PP53_Q0_NUM_HCW=50
  +LDB_PP54_Q0_NUM_HCW=50
  +LDB_PP55_Q0_NUM_HCW=50
  +LDB_PP56_Q0_NUM_HCW=50
  +LDB_PP57_Q0_NUM_HCW=50
  +LDB_PP58_Q0_NUM_HCW=50
  +LDB_PP59_Q0_NUM_HCW=50
  +LDB_PP60_Q0_NUM_HCW=50
  +LDB_PP61_Q0_NUM_HCW=50
  +LDB_PP62_Q0_NUM_HCW=50
  +LDB_PP63_Q0_NUM_HCW=50
  +HQM_USER_DATA_SEQ_OVERRIDE=hcw_traffic_all_resources_seq
  +HQM_SEQ_CFG=$WORKAREA/src/val/tb/hqm/tests/hqm_functional/hcw_traffic_all_resources_pf_cfg.cft
  +HQM_SEQ_CFG_EOT=$WORKAREA/src/val/tb/hqm/tests/hqm_system_eot.cft
  +SLA_RANDOM_DATA_PHASE_TIMEOUT=20000000
  +HQM_BACKGROUND_CFG_GEN_SEQ
  +HQM_SEQ_BG_CFG=$WORKAREA/src/val/tb/hqm/tests/hqm_oob_msm_bg_rd.cft
  +HQM_BG_CFG_NUM=400
  +HQM_BG_CFG_DELAY_MIN=0
  +HQM_BG_CFG_DELAY_MAX=63
  +HQM_BG_CFG_SEQ_ACCESS=sideband
-simv_args-
