<profile>

<section name = "Vitis HLS Report for 'fft_stage_2_Pipeline_VITIS_LOOP_66_2'" level="0">
<item name = "Date">Fri Dec  9 11:05:06 2022
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">v10</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7cg-fbvb900-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 2.704 ns, 2.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 10, 10.000 ns, 50.000 ns, 2, 10, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_66_2">0, 8, 3, 2, 2, 0 ~ 4, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 163, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 142, -</column>
<column name="Register">-, -, 90, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1027_fu_179_p2">+, 0, 0, 18, 11, 1</column>
<column name="add_ln66_fu_220_p2">+, 0, 0, 20, 13, 3</column>
<column name="add_ln70_fu_192_p2">+, 0, 0, 19, 12, 12</column>
<column name="add_ln71_fu_209_p2">+, 0, 0, 19, 12, 12</column>
<column name="add_ln72_fu_241_p2">+, 0, 0, 19, 12, 12</column>
<column name="add_ln73_fu_256_p2">+, 0, 0, 19, 12, 12</column>
<column name="icmp_ln66_fu_173_p2">icmp, 0, 0, 11, 11, 11</column>
<column name="or_ln71_fu_203_p2">or, 0, 0, 12, 12, 1</column>
<column name="or_ln72_fu_236_p2">or, 0, 0, 12, 12, 2</column>
<column name="or_ln73_fu_251_p2">or, 0, 0, 12, 12, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="I_address0">14, 3, 12, 36</column>
<column name="I_address1">14, 3, 12, 36</column>
<column name="X_address0">14, 3, 12, 36</column>
<column name="X_address1">14, 3, 12, 36</column>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_p_load">9, 2, 11, 22</column>
<column name="ap_sig_allocacmp_y1_load">9, 2, 13, 26</column>
<column name="empty_79_fu_60">9, 2, 11, 22</column>
<column name="y1_fu_56">9, 2, 13, 26</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="empty_79_fu_60">11, 0, 11, 0</column>
<column name="icmp_ln66_reg_286">1, 0, 1, 0</column>
<column name="trunc_ln70_reg_290">12, 0, 12, 0</column>
<column name="y1_fu_56">13, 0, 13, 0</column>
<column name="zext_ln70_5_reg_296">12, 0, 64, 52</column>
<column name="zext_ln71_reg_306">12, 0, 64, 52</column>
<column name="zext_ln72_reg_316">12, 0, 64, 52</column>
<column name="zext_ln73_reg_326">12, 0, 64, 52</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fft_stage.2_Pipeline_VITIS_LOOP_66_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fft_stage.2_Pipeline_VITIS_LOOP_66_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fft_stage.2_Pipeline_VITIS_LOOP_66_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fft_stage.2_Pipeline_VITIS_LOOP_66_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fft_stage.2_Pipeline_VITIS_LOOP_66_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fft_stage.2_Pipeline_VITIS_LOOP_66_2, return value</column>
<column name="empty">in, 11, ap_none, empty, scalar</column>
<column name="zext_ln70">in, 12, ap_none, zext_ln70, scalar</column>
<column name="I_address0">out, 12, ap_memory, I, array</column>
<column name="I_ce0">out, 1, ap_memory, I, array</column>
<column name="I_q0">in, 32, ap_memory, I, array</column>
<column name="I_address1">out, 12, ap_memory, I, array</column>
<column name="I_ce1">out, 1, ap_memory, I, array</column>
<column name="I_q1">in, 32, ap_memory, I, array</column>
<column name="X_address0">out, 12, ap_memory, X, array</column>
<column name="X_ce0">out, 1, ap_memory, X, array</column>
<column name="X_we0">out, 1, ap_memory, X, array</column>
<column name="X_d0">out, 32, ap_memory, X, array</column>
<column name="X_address1">out, 12, ap_memory, X, array</column>
<column name="X_ce1">out, 1, ap_memory, X, array</column>
<column name="X_we1">out, 1, ap_memory, X, array</column>
<column name="X_d1">out, 32, ap_memory, X, array</column>
</table>
</item>
</section>
</profile>
