{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651927568308 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651927568308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 07 18:16:08 2022 " "Processing started: Sat May 07 18:16:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651927568308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927568308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC -c IITB_RISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC -c IITB_RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927568308 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651927568853 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651927568853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p_encoder_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p_encoder_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p_encoder_2-behave_ov " "Found design unit 1: p_encoder_2-behave_ov" {  } { { "p_encoder_2.vhd" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/p_encoder_2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579183 ""} { "Info" "ISGN_ENTITY_NAME" "1 p_encoder_2 " "Found entity 1: p_encoder_2" {  } { { "p_encoder_2.vhd" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/p_encoder_2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927579183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_receive.vhdl 6 3 " "Found 6 design units, including 3 entities, in source file uart_receive.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_receive-receive " "Found design unit 1: uart_receive-receive" {  } { { "uart_receive.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/uart_receive.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579187 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 control_path_receive-control " "Found design unit 2: control_path_receive-control" {  } { { "uart_receive.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/uart_receive.vhdl" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579187 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 data_path_receive-data " "Found design unit 3: data_path_receive-data" {  } { { "uart_receive.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/uart_receive.vhdl" 162 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579187 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_receive " "Found entity 1: uart_receive" {  } { { "uart_receive.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/uart_receive.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579187 ""} { "Info" "ISGN_ENTITY_NAME" "2 control_path_receive " "Found entity 2: control_path_receive" {  } { { "uart_receive.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/uart_receive.vhdl" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579187 ""} { "Info" "ISGN_ENTITY_NAME" "3 data_path_receive " "Found entity 3: data_path_receive" {  } { { "uart_receive.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/uart_receive.vhdl" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927579187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_final.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file test_final.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_final-test " "Found design unit 1: test_final-test" {  } { { "test_final.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/test_final.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579190 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_final " "Found entity 1: test_final" {  } { { "test_final.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/test_final.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927579190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub16.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sub16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sub16-myOwn " "Found design unit 1: Sub16-myOwn" {  } { { "Sub16.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/Sub16.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579193 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sub16 " "Found entity 1: Sub16" {  } { { "Sub16.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/Sub16.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927579193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend_9_16.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sign_extend_9_16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend_9_16-sign_extend_9_16_arch " "Found design unit 1: sign_extend_9_16-sign_extend_9_16_arch" {  } { { "sign_extend_9_16.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/sign_extend_9_16.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579196 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend_9_16 " "Found entity 1: sign_extend_9_16" {  } { { "sign_extend_9_16.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/sign_extend_9_16.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927579196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend_6_16.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sign_extend_6_16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend_6_16-sign_extend_6_16_arch " "Found design unit 1: sign_extend_6_16-sign_extend_6_16_arch" {  } { { "sign_extend_6_16.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/sign_extend_6_16.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579199 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend_6_16 " "Found entity 1: sign_extend_6_16" {  } { { "sign_extend_6_16.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/sign_extend_6_16.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927579199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-trial " "Found design unit 1: register_file-trial" {  } { { "register_file.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/register_file.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579202 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/register_file.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927579202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-rtl " "Found design unit 1: ram-rtl" {  } { { "ram.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/ram.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579205 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/ram.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927579205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p_encoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file p_encoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p_encoder-behave_ov " "Found design unit 1: p_encoder-behave_ov" {  } { { "p_encoder.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/p_encoder.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579208 ""} { "Info" "ISGN_ENTITY_NAME" "1 p_encoder " "Found entity 1: p_encoder" {  } { { "p_encoder.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/p_encoder.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927579208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file my_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_reg-myOwn " "Found design unit 1: my_reg-myOwn" {  } { { "my_reg.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/my_reg.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579211 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_reg " "Found entity 1: my_reg" {  } { { "my_reg.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/my_reg.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927579211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux8.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8-behave " "Found design unit 1: mux8-behave" {  } { { "mux8.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/mux8.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579213 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux8.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/mux8.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927579213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-behave " "Found design unit 1: mux4-behave" {  } { { "mux4.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/mux4.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579216 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/mux4.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927579216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ls_multiple.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ls_multiple.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ls_multiple-basic " "Found design unit 1: ls_multiple-basic" {  } { { "ls_multiple.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/ls_multiple.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579219 ""} { "Info" "ISGN_ENTITY_NAME" "1 ls_multiple " "Found entity 1: ls_multiple" {  } { { "ls_multiple.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/ls_multiple.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927579219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iitb_risc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file iitb_risc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IITB_RISC-ov " "Found design unit 1: IITB_RISC-ov" {  } { { "IITB_RISC.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/IITB_RISC.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579222 ""} { "Info" "ISGN_ENTITY_NAME" "1 IITB_RISC " "Found entity 1: IITB_RISC" {  } { { "IITB_RISC.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/IITB_RISC.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927579222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "greater_than.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file greater_than.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 greater_than-Serial " "Found design unit 1: greater_than-Serial" {  } { { "greater_than.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/greater_than.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579225 ""} { "Info" "ISGN_ENTITY_NAME" "1 greater_than " "Found entity 1: greater_than" {  } { { "greater_than.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/greater_than.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927579225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-myOwn " "Found design unit 1: fulladder-myOwn" {  } { { "fulladder.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/fulladder.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579228 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/fulladder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927579228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-basic " "Found design unit 1: full_adder-basic" {  } { { "full_adder.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/full_adder.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579231 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/full_adder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927579231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equal_to.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file equal_to.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 equal_to-myOwn " "Found design unit 1: equal_to-myOwn" {  } { { "equal_to.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/equal_to.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579234 ""} { "Info" "ISGN_ENTITY_NAME" "1 equal_to " "Found entity 1: equal_to" {  } { { "equal_to.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/equal_to.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927579234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decr4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file decr4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decr4-myOwn " "Found design unit 1: decr4-myOwn" {  } { { "decr4.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/decr4.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579237 ""} { "Info" "ISGN_ENTITY_NAME" "1 decr4 " "Found entity 1: decr4" {  } { { "decr4.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/decr4.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927579237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file data_path.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_path-rtl " "Found design unit 1: data_path-rtl" {  } { { "data_path.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/data_path.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579240 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "data_path.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/data_path.vhdl" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927579240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_bootload.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file data_bootload.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_bootload-data_bootload_arch " "Found design unit 1: data_bootload-data_bootload_arch" {  } { { "data_bootload.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/data_bootload.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579244 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_bootload " "Found entity 1: data_bootload" {  } { { "data_bootload.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/data_bootload.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927579244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_path.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file control_path.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_path-fsm " "Found design unit 1: control_path-fsm" {  } { { "control_path.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/control_path.vhdl" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579247 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_path " "Found entity 1: control_path" {  } { { "control_path.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/control_path.vhdl" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927579247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_bootload.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file control_bootload.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_bootload-control " "Found design unit 1: control_bootload-control" {  } { { "control_bootload.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/control_bootload.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579250 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_bootload " "Found entity 1: control_bootload" {  } { { "control_bootload.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/control_bootload.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927579250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file clk_divider.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_divider-clk_divider_arch " "Found design unit 1: clk_divider-clk_divider_arch" {  } { { "clk_divider.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/clk_divider.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579253 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_divider.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/clk_divider.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927579253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_generate.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file carry_generate.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 carry_generate-carry_generate_arch " "Found design unit 1: carry_generate-carry_generate_arch" {  } { { "carry_generate.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/carry_generate.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579256 ""} { "Info" "ISGN_ENTITY_NAME" "1 carry_generate " "Found entity 1: carry_generate" {  } { { "carry_generate.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/carry_generate.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927579256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bootload.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file bootload.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bootload-bootload_arch " "Found design unit 1: bootload-bootload_arch" {  } { { "bootload.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/bootload.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579259 ""} { "Info" "ISGN_ENTITY_NAME" "1 bootload " "Found entity 1: bootload" {  } { { "bootload.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/bootload.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927579259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file basic.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basic " "Found design unit 1: basic" {  } { { "basic.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/basic.vhdl" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927579262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behave " "Found design unit 1: alu-behave" {  } { { "alu.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/alu.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579265 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/alu.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927579265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder8bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file adder8bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder8Bit-adder8Bit_arc " "Found design unit 1: adder8Bit-adder8Bit_arc" {  } { { "adder8Bit.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/adder8Bit.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579268 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder8Bit " "Found entity 1: adder8Bit" {  } { { "adder8Bit.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/adder8Bit.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927579268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder2bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file adder2bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder2Bit-adder2Bit_arc " "Found design unit 1: adder2Bit-adder2Bit_arc" {  } { { "adder2Bit.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/adder2Bit.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579271 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder2Bit " "Found entity 1: adder2Bit" {  } { { "adder2Bit.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/adder2Bit.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927579271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-adder_arc " "Found design unit 1: adder-adder_arc" {  } { { "adder.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/adder.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579274 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/adder.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927579274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file add.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add " "Found design unit 1: add" {  } { { "add.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/add.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651927579277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927579277 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "CY std_logic_vector data_path.vhdl(153) " "VHDL error at data_path.vhdl(153): type of identifier \"CY\" does not agree with its usage as \"std_logic_vector\" type" {  } { { "data_path.vhdl" "" { Text "C:/Sri Harsha/IITB/Spring 2022/CS230_CS232-Digital Logic Design and Computer Architecture/New folder/200050083-200050097-200050131-200050138 (1)/project3/data_path.vhdl" 153 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "Analysis & Synthesis" 0 -1 1651927579283 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4750 " "Peak virtual memory: 4750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651927579376 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 07 18:16:19 2022 " "Processing ended: Sat May 07 18:16:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651927579376 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651927579376 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651927579376 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651927579376 ""}
