///////////////////////////////////////////////////////////////////////////////////////////////
//
// QUALCOMM Proprietary Design Data
// Copyright (c) 2011, Qualcomm Technologies Incorporated. All rights reserved.
//
// All data and information contained in or disclosed by this document are confidential and
// proprietary information of Qualcomm Technologies Incorporated, and all rights therein are expressly
// reserved. By accepting this material, the recipient agrees that this material and the
// information contained therein are held in confidence and in trust and will not be used,
// copied, reproduced in whole or in part, nor its contents revealed in any manner to others
// without the express written permission of Qualcomm Technologies Incorporated.
//
// This technology was exported from the United States in accordance with the Export
// Administration Regulations. Diversion contrary to U. S. law prohibited.
//
///////////////////////////////////////////////////////////////////////////////////////////////
//
// ddr_ss_seq_hwiobase.h : automatically generated by Autoseq  2.3.1 1/30/2014 
// User Name:pdeng
//
// !! WARNING !!  DO NOT MANUALLY EDIT THIS FILE.
//
///////////////////////////////////////////////////////////////////////////////////////////////

#ifndef __DDRSS_SEQ_BASE_H__
#define __DDRSS_SEQ_BASE_H__

#include "HALhwio.h"


///////////////////////////////////////////////////////////////////////////////////////////////
// Instance Relative Offsets from Block ddr_ss
///////////////////////////////////////////////////////////////////////////////////////////////

// Updated for Nazgul 6/17/15

#define SEQ_DDR_SS_CH0_CA0_DDR_PHY_OFFSET                            0x00000000
//#define SEQ_DDR_SS_CH0_CA1_DDR_PHY_OFFSET                            0x00001000
#define SEQ_DDR_SS_CH0_DQ0_DDR_PHY_OFFSET                            0x00002000
#define SEQ_DDR_SS_CH0_DQ1_DDR_PHY_OFFSET                            0x00003000
//#define SEQ_DDR_SS_CH0_DQ2_DDR_PHY_OFFSET                            0x00004000
//#define SEQ_DDR_SS_CH0_DQ3_DDR_PHY_OFFSET                            0x00005000
#define SEQ_DDR_SS_CH0_DDR_CC_OFFSET                                 0x00006000
#define SEQ_DDR_SS_CH1_CA0_DDR_PHY_OFFSET                            0x00007000
//#define SEQ_DDR_SS_CH1_CA1_DDR_PHY_OFFSET                            0x00008000
#define SEQ_DDR_SS_CH1_DQ0_DDR_PHY_OFFSET                            0x00009000
#define SEQ_DDR_SS_CH1_DQ1_DDR_PHY_OFFSET                            0x0000A000
//#define SEQ_DDR_SS_CH1_DQ2_DDR_PHY_OFFSET                            0x0000B000
//#define SEQ_DDR_SS_CH1_DQ3_DDR_PHY_OFFSET                            0x0000C000
#define SEQ_DDR_SS_CH1_DDR_CC_OFFSET                                 0x0000D000
#define SEQ_DDR_SS_DDR_REG_DDR_SS_REGS_OFFSET                        0x0000E000
#define SEQ_DDR_SS_DDRSS_AHB2PHY_SWMAN_OFFSET                        0x0001e000
#define SEQ_DDR_SS_DDRSS_AHB2PHY_BROADCAST_SWMAN1_OFFSET             0x0001f000


#endif

