.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000001011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000001011000000000
000000001000000000
000001010000000000
000000000000000000
000000000000000100
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 7 0
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000001010000000000
000000000000100010
000000000000010000
000000000001100100
000000000000000001
000000000000000010
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
010100000000000000
010000000000000000
000000000000000001
000000000000000000
000000000000000000
000100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000100
000000001000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000001110000000000
000000001000000000
000000000000000100
000000000000001100
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000010000000000100
000010010000000001
000000000000000010
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000

.io_tile 18 0
010000000000000010
000100000000000000
000010000000000000
000010010000000001
000000000010000001
000000000011110000
000101110000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000010
000100000000000000
000000000000000000
100000000000000001
000000111011110101
000000000001010100
000100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000001110000000000
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000

.io_tile 23 0
100000000000000010
000100000000011000
000001011000000001
000000001000000001
000000000000010001
000000000011110000
001110000000000100
000001010000000000
000000000000000000
101100000000000000
000000000011110010
000000000011110000
000000000000000100
000000000000000001
000001110000000001
000011010000000000

.io_tile 24 0
000000111000000010
000100001000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001010000001000100
000011110000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.ipcon_tile 0 1
000000010000000001000000001001011100110000110010001000
000000010000000000100000001011000000110000110000000000
001000000001010001000000000111101110110000110000001000
100000000000100000100011000111000000110000110010000000
000001000000000000000010000011111110110000110000001001
000000000000000000000000000011100000110000110000000000
000000000000000001000111001111111100110000110000001001
000000000000000001100111001111100000110000110000000000
000000000000000111000111011111011000110000110000001000
000000000000000111100011000101100000110000110001000000
000000000000010001000010001101101010110000110000001000
000000000000100001100010010101110000110000110010000000
000001000000000001000010001011011010110000110000001000
000000000000001001100110011001010000110000110000000010
000000000000001011000011100111001100110000110010001000
000000000000001011000110001011110000110000110000000000

.logic_tile 1 1
000000001010000011100111110001101000111101010000000000
000000000000000000100111010000010000111101010000000101
000000000000000111100000011000001100110001010000000000
000000000000000000100011011101001111110010100010000000
000000000000000000000000000101101010111001000000000000
000001001000000111000011100000001100111001000000000001
000000000000001000000111110011011000101000000010000000
000000000000001111000011100001010000111110100000000000
000000000000001011100111001011101100101000010000000000
000010000000000011000000001111001100000100000010000000
000000000000000111000111001011011010101000000000000001
000000000000000000100100001111011101010000100000000000
000000100000000000000111110011111110101000000000000000
000001000100000000000111001111111100011000000010000000
000000000000000000000011100001001100110001010000000000
000000000000000000000111110000101011110001010001000000

.logic_tile 2 1
000000000000000000000111100000000000000000001000000000
000000000000001101000110000000001101000000000000001000
001000000110001000000111100000000001000000001000000000
100000000000000111000100000000001100000000000000000000
010000000000000000000000011101001000000001011100000000
010000000000000001000010001111100000010100000000000000
000000000000000000000000000111101000110001110100000000
000000000000000000000000001011101110111000110000000000
000000000000001000000110011001101000101000010000000000
000000000000001011000010100001111111001000000010000000
000000000111010001100110000001011111111001010100000000
000000001110100000000000000111011101111111110000000000
000000000000001000000011110101001110101001000000000000
000000000001000101000011100011011111100000000000000010
110000000000000000000110101000001100001100110000000000
100000000000000000000000000011010000110011000000000000

.logic_tile 3 1
000000100000000011100110110011000000000000000000000000
000000000000000000000010101101100000101001010000000000
001000000001010000000110010001100000000000000000000000
100000001100100000000010001111101000001001000000000000
110000000000000000000010000011001111101001110100000000
110000000000000000000111111011011111111111110000000000
000010100001011101100000000001011010010000000000000000
000001000000100001000000001111101001000000000000000000
000000000000000001100110000000011000010100000000000000
000000000000000000000010111101010000101000000000000000
000010001000010000000000000000000001011111100000000000
000011101110100000000000001101001010101111010000000101
000000000000000000000010011000001000000010100000000000
000000000000000000000110000101010000000001010000000000
110000000001010000000110000001101000001110000000000000
100000000000100000000000000000111101001110000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000111100000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000110100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000011100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000001101100000110110110000000000
000000000000000000000000001001101101101001010010000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000001010000111000000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000011001100000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000010000000000000000000000000000000000000000
000000000000100000010000000000000000000000000000000000
000000001010000000000011100000000000000000000000000000
000010000000000000000100000000000000000000000000000000
110000000110010000000000000101000000000000000100000000
100000000000100000000000000000000000000001000010000010

.ramb_tile 6 1
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000001000100000000000000000000000000000
000000000000010000000000000000000000000000
000001001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110011000000000000000000000000000000000000000
000000000001101111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000001100000010110100000000000
000000000001000000000000000000000000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001000001111000000000000
001001000000001000000000000000000000000000000000000000
100010000000000001000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000011110000100000100000000
000010000000000000000000000000010000000000000010000000
000001000000100000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
110000000110000000000000000000000000000000000000000000
100010100000000000000011010000000000000000000000000000

.logic_tile 9 1
000000000110000000000000000000000001000000100100000000
000000000000000000000000000000001100000000000011000100
001000000010000000000111000000000001000000100100000000
100000000000000000000100000000001001000000000001000001
110000000000000000000000000000000001000000100110000000
110000000000000000000000000000001101000000000001000100
000001000000000101100000000000000000000000000000000000
000010000000000000100000000000000000000000000000000000
000000000110000000000000001000000000000000000100000100
000000000000000000000000000101000000000010000010000001
000000001010100001000111110000011110000100000100000100
000000000000011001100111000000010000000000000000000001
000000000100000000000111100000011100000100000100000100
000000100000000000000000000000010000000000000010000000
110100000000100000000011100000000001000000100100000100
100100000000010000000000000000001100000000000011000000

.logic_tile 10 1
000000000000100000000000001000000000000000000110000010
000010100000010000000000000001000000000010000000000001
001000000000000000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
010000000000100000000111100000000000000000000000000000
110000000000010000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000100000000001000001000000
000000000000000000000011100000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100010100000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000001111000010110000000000000000000000000000
001000000000000000000000010000000000000000000000000000
100000000001000000000011100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100111100000000000001010101000000000000001
000010000000010000000000000001000000010100000001000000
000000001010000000000000000000011000101000000000000000
000000000000000000000000000101010000010100000001000100
000000000000000000000000000000001100000100000110000000
000000000000000000000000000000000000000000000010000000
110001000000100000000000000000000000000000000000000000
100010100001010000000000000000000000000000000000000000

.logic_tile 12 1
000001000000100000000110000000000001000000100100000000
000010000000010000000000000000001100000000000000000000
001000000000000000000110000000000000000000000100000000
100000000010000000000000001001000000000010000000000000
010000000000000111100111100011000000000000000100000000
110000000000000000000100000000000000000001000000000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000001001100000001000000000000000000100000000
000000000000000001000000001011000000000010000000000000
000010000000001000000000010000000000000000000000000000
000001000000000001000010000000000000000000000000000000
000001000000000000000000000000011000000100000100000000
000010000000000000000000000000010000000000000000000000
110000000000000000000000000101000000000000000100000000
100000000000000000000000000000000000000001000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001100001111000000000000
000001100000001000000000000000000000000000000000000000
000010101000100011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100001000000100111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000110000111
000000000000000000000000000000000000000000000011100111

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000010110100000100000
000000000000100000000000001011000000101001010000000010
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000100000111000000000000000000000000000000000000
000010000000000000100000000000000000000000000000000000
001000000000000000000111100000011100000100000100000011
100001000000100000000100000000010000000000001010000001
010000000000100000000010100000000000000000000000000000
110000000001010000000100000000000000000000000000000000
000010100000000000000000001111111100101000000011000010
000001000000000000000000000011100000000000000000100101
000000000000000000000000001001000000101001010000000001
000000000000000000000000000111000000000000000010000000
000000000000001101100000000000000000000000000000000000
000000000000000101000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001000110100111100001100000010000000000
100000000000000000000000000000001001100000010010000001

.logic_tile 17 1
000000000000000001100000010101000001000000001000000000
000000000000000000000010000000001001000000000000000000
001000000000000000000000010000001000001100111100000000
100000001110000000000010000000001000110011000000000000
000000000000001000000000000000001000001100111100000000
000000100000001111000000000000001001110011000000000000
000010100000000000000000000111001000001100111100000000
000001000000000000010000000000100000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000001000000000000111101000001100110100000000
000000000000000001010000000000000000110011000000000000
000000000000000000000110000111101010001100110100000000
000000000000000000000000000000100000110011000000000000
000000000000000001100000010001001111100000000000000000
000000000000000000000010000001111111000000000000000000

.logic_tile 18 1
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001001100000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
000000000100000000000010001111000000010000100000000000
000000000000000000000000000001101011111001110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111001001101101001111110000000000
000000000001000000000100000011011101001110100000000000
000000000000001011100000010111100001100000010000000000
000000000000001011100010000000001100100000010000000000
000001000000000000000000000001100000000000000100000000
000010000001000000000011110000000000000001000000000000
110000000000000011100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100001110000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 1
100001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000000011101111000010010100000000000
100000000000001111000010000101011010111011110000000000
000001001010001000000000010000000000000000000000000000
000010000000001111000011100000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000010000000000000000000010011101110001001110000000000
000001000000001111000010100000101011001001110000000000
000000001010000001100000001111100000101001010000000000
000000000000000000000000000001000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000100000000101000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000011111111000110000000000000
000000000000010111000011111111011000000001000000000000
001000000000001000000111100001000000000000000100000000
100000000000000001000100000000000000000001000001000000
110000000000000000000000001000011001001101010000000000
010000000000000000000010010101011110001110100000000001
000000000000000001100000000001001101101000000000000000
000000000000001101000000001101101010010000100000000000
000001000000001000000000010101111111100000000000000000
000010000000001011000011011001011100110000010000000000
000000001000001011100000000000000001000000100100000000
000000000000001011100000000000001110000000000000000000
000000000000000000000110000000001110000100000100000000
000010000000000000000010000000010000000000000000000000
110000000000000101000000010000000000000000000000000000
100010100000000111100011010000000000000000000000000000

.logic_tile 22 1
000000000000000000000000010101111010100000000000000000
000010000000011001000010000111011000110100000000000000
000000000000001001100110001011101001000010000000000000
000000000000001111000011101011011000000011000000000000
000000000010000000000000000101011010100000010000000000
000000000000011101000000000111001101010000010000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000011100000000000000000000000000000
000000001010001000000000010111111000000010100000000000
000000000001000001000011000011011000000001000000000000
000000000000001000000010000001111001100000000000000000
000000000000001011000100000101011101110100000000000000
000000000010100111000000000000000000000000000000000000
000000100000011001000000000000000000000000000000000000
000000000000001000000111001111101100111000000000000000
000000000000001011000100000101111110100000000000000000

.logic_tile 23 1
000000000000000000000000001000011011111000100000000000
000000000110001001000000000101001100110100010000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000011111111101100000010000000000
000000000000000000000011100101101111101000000000000001
000000000000000111100000011001011010101001010000000000
000000000100000111000011101101000000010101010000000100
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000001010000111100000000000000000000000000000000000
000000000000000000000111000101011111101000000000000000
000000000000000000000000001111111010100100000001000000
000000000000000000000010000000000000000000000000000000
000000000000000000000011110000000000000000000000000000

.logic_tile 24 1
000000000000000000000111100111011000101000000000000000
000000000000000000000100000111010000111110100000000010
000000000000000111100111001000001010111001000000000000
000000000000001111000100001101011100110110000000000100
000000001000000000000010001011000001100000010000000000
000000000000001001000100001111001101110110110001000000
000000000000000111000010000000011000111100110000000000
000000000000000000100010000000001001111100110000000001
000001000000000011100010001011001100101000000000000000
000000000001011001100110001101010000111110100000000100
000000000000000000000000000000011010111000100000000000
000010000000000000000010000011001010110100010001000000
000010100010100001000000000011001110111101010000000000
000001000000001111100010001011010000010100000000000100
000000000000000000000010001000001100101100010000000000
000000000000000000000000000001001100011100100000000100

.ipcon_tile 25 1
000000010000000111000111101001011100110000110010001000
000000010000000111000100001011000000110000110000000000
001000000000000111100000000111101010110000110000001000
100000000000000000100000001001010000110000110001000000
000000000000000000000111100111111100110000110000001000
000000000000000111000100000111010000110000110000100000
000000000000100111100111110101111110110000110000001000
000000001011000000100111110111110000110000110001000000
000000100000000000000011110101101010110000110010001000
000001000110000111000011110001100000110000110000000000
000000000000001111100111111111011010110000110000001000
000000000000001111100111110001100000110000110000100000
000000000000001111100011010011001110110000110000001000
000000000000001111100011111011110000110000110000100000
000000000000000111000111111011101100110000110000001000
000000000000000011100011011111000000110000110000000100

.ipcon_tile 0 2
000000000001000000000111100111011110110000110000001000
000000000000101001000011111101100000110000110010000000
001000000000000000000010001011101100110000110000001000
100000000000001111000110010011110000110000110000000010
000000000010000000000011101101101010110000110000001000
000000000000000000000110001101110000110000110000000010
000000000000000011100011100101101110110000110000001000
000000000000000000100011001011000000110000110000000010
000000000010000111100110100111111000110000110000001000
000000000000000000100111000001110000110000110000000010
000000000000000011100010000001011000110000110000001000
000000000000000000100110010011100000110000110010000000
000000000000000011100010000001001110110000110000001000
000000000000001001100010001111100000110000110000000001
000000000000000000000111101111111000110000110000001000
000000000000000001000010011011110000110000110000000010

.logic_tile 1 2
000000000010001111000000010001111101111000100000000000
000000000110100011100011010000001110111000100000000001
000000000000100011100000000001101100100000000000000000
000000000000010000100011100111111010110100000000000001
000000000000001011100000010000000000000000000000000000
000000000000001011100011110000000000000000000000000000
000000001010000111100111100111001011111001000000000001
000000000000000000000100000000001000111001000000000000
000000000000000111000000011011011000101001010001000000
000000000000000000000011110101000000010101010000000000
000010100000000111000000001001001100111000000000000000
000001001100000000000000000001111111100000000010000000
000000000001001011100000011101011000101001010000000000
000000000000001011100011011101100000010101010010000000
000000000000000011100000000001000001101001010000000001
000000000000000000100000000001001000100110010000000000

.logic_tile 2 2
000000000000000000000000010101101010000000000000000000
000000000000000000000010011101111001000000010000000000
000000000000000000000000010001100000010110100010000000
000000000000000000000011100000100000010110100000000100
000000000000000111100011100101101010000000010000000000
000000000000000000000010101001111011000000000000000000
000000000000000000000000010000011110000011110000000000
000000000000000000000010010000000000000011110000000100
000000000000000000000000000000000001001111000000000000
000000000000000001000000000000001100001111000000000000
000010100111011000000000000000000001001111000000000000
000001000000100101000000000000001110001111000000000000
000000000000000000000000000000000000010110100000000100
000000000000000000000000000011000000101001010000000000
000000000000000111000000000101000000010110100000000110
000000000000001001100000000000000000010110100000000000

.logic_tile 3 2
000000000000001000000000000101011010000010000000000011
000000000000000001000000000000101011000010000000000110
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000101000000000000000000000000000000000000
000001000001010000000000000000011110000011000110000000
000010100000000000000000000000001000000011000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010000000001000000000000000000000000000000000000000
100001000000000001000000000000000000000000000000000000

.logic_tile 4 2
000000001000000000000000000011001100101000000010000000
000000000000000000000000000000010000101000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001110000000000000000000000000000000000000000
000011101111110000000000000000000000000000000000000000
000000000000000101000110000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000000001110010000000000000000000000000000000000000000

.logic_tile 5 2
000001000000100000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000001000
001000000000100000000000000011011101001100111000000000
100000001101000000000011110000001100110011000000000000
010000000000100000000011110111001001001100111000000000
110000000001010000000010000000001111110011000000000000
000000000000000000000000000001101000111111110100000000
000000100000000000000000001111101101111011010000000000
000000000000000001100110001000001111000111110100000000
000000000000001111000000000011011001001011110000000000
000111000000001001100000000000011000111110110100000000
000011101101000001000000001111011100111101110000000000
000001001000000000000000001011101101000010000010000000
000000000000001111000010011111011100000000000000000001
110000000000100000000110000000011000010110110100000000
100000000001000000000000001111011011101001110000000000

.ramt_tile 6 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001101101000000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000001000000000000000000000000000000000000
000010001100000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000000100000
000000000000000000000010010000001011001111000000000000
000000000110100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001001000001000000000000000000011110000100000100000000
100010000000000000000010010000010000000000000011100000
010000000110000000000111100000000001000000100100000000
110000000000000000000100000000001001000000000001100001
000000001010000000000000000111000000000000000110000000
000010000000000000000000000000100000000001000011100000
000000100000000000000000000000000001000000100110000000
000000000000000000000000000000001110000000000010000101
000010001010100000000000001000000000000000000110000001
000001000000011001000000000111000000000010000001100000
000000000000001000000111100000001110000100000100000000
000000000000001111000000000000000000000000000000100011
110000001010001111100010000011100000000000000110000100
100010100001011111000000000000000000000001000000000010

.logic_tile 9 2
000000000000011101000010111011011110101000010000000000
000000000000100001100111110101011110010100000000000000
001000000000000000000110001011100000010000100000000000
100000000000001101000000001001101001000000000000000000
010000000000000000000110000111000000000000000110000000
010000000000000000000010010000000000000001001011000000
000000100000000111100111100011011100000001010000000000
000000000000000000000100000001001011000010110000000000
000001100000000001000010000011011110000110000000000000
000000100000000001100000000001101011001000000000000000
000000000000000000000010011111111110001111110000000000
000010100001010001000010101011011111001001010000000000
000000000000001111100011101111101100110000010000000000
000000000000001111000010100001111111100000010000000000
110000000000001111000110101000011010101000000000000000
100000000000000101100010111111010000010100000000000000

.logic_tile 10 2
000000000000000101100011100101111000000011010000000000
000000000000000000000010111111111110010111100000000000
001000000000000001100110010001101001000010000000000000
100000000000001101000011000111011000000110000000000000
010000001010000111000111110011100000000000000110000100
110000000000010000000111110000100000000001000001000100
000000001010000111000000000011011110001111010000000000
000000000000000000100010001111111000011111100000000000
000000100001010101000011101101011110000000100000000000
000001100000000000100010101001111101000000110000000000
000000000000000011100011100001011000101000000000000000
000000000000000000000011001011110000000000000010000000
000010100000001111000111001001001101010100000000000000
000001000000000101000111010101101101010100100000000000
110000000000000000000010111101000000000000000000000000
100000001100000000000010100011001101100000010000000000

.logic_tile 11 2
000000000000100000000011100101011100000001000000000000
000000001111011101000011110111101000001001000000000000
001000000000000001100110101011101010101000000000000001
100000000000000000000000000111100000000000000001000000
010000000000010011100010100111111100101111000000000010
010000000000000000000110110000011100101111000001000000
000000001000100000000000000000000000000000000100000001
000000000001010000000000000011000000000010000011000100
000010101010000011100010001111001100101011110000000100
000000000001001001000000000011010000000011110000100000
000000000000000001000010001000001100100011110000000000
000010100010000111100010000111001110010011110011000000
001000000000000111000011100001011000101100000000000000
000000000000001001000000000000111011101100000000000000
110001000000001101100000000111101111111011110000000001
100000100000001011000000000000011000111011110000000000

.logic_tile 12 2
000000000000100101000011100000001010000100000100000000
000000000001010000000111110000000000000000000000000000
001001000000000000000000001000000000000000000100000000
100010100000001111000000000101000000000010000000000000
010000000000000000000010100000011111101111000000000000
010000000000000101000000000011011000011111000001000001
000000000000100111100000000000011110000001010000000000
000000001001010101100000001001010000000010100000000000
000000000000000000000000001000000001110110110000000000
000000000000000111000000000001001010111001110000100010
000000000000000000000011101011001111101001010000000000
000000000010000000000000001011001111101000010000000000
000000000000000111000000000001000000000000000100000000
000000000000100000000000000000000000000001000000000100
110010101100100000000110010000001010000100000100000000
100001000000010000000011010000010000000000000000000000

.logic_tile 13 2
000001000000000000000000000000011100000100000100000000
000010000000000000000000000000010000000000000000000000
001001000000000000000000000000011100000100000100000000
100010000000000000000000000000010000000000000000000000
010001000000000000000011100000000000000000000000000000
110010100000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000001000000000000000000000001111000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000110010000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000111100000010000000000000000000000000000
000000000000000000100010010000000000000000000000000000
110000000000000000000000000111000000000000000100000000
100000000000000000000000000000000000000001000000000000

.logic_tile 14 2
000000000000000101100000000001001100010100000000000000
000000000000000000000000000000010000010100000000000000
001000000000001000000110101111111010000010110000000001
100000000000000111000010111101111100000010100000000000
110000000000001111100000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
000000000000000000000010110001100000000000000100000000
000000000010000000000011110000100000000001000000100000
000000000000000111100110100000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000011000000000000000000000011011000000001010000000001
000010000000000000000011100000110000000001010000000000
000000000000000000000110000101011000010110110000000000
000000000000000000000000001111001010010001110000000000

.logic_tile 15 2
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001000100000000000000000001111111101000010000000000000
100000000000000000000000000011101110000000000000000000
000000000000001000000110000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000001001000000000000000101001110110001110100000001
000000000000100000000000000111101010111001110001000100
000000000000000001000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000000001100000000001001100010110100100000000
000000000000000001000000000111000000111110101000000000
110000000001001000000011100000000000000000000000000000
100000000000001011000000000000000000000000000000000000

.logic_tile 16 2
000000000000100101000010100001001110111110100000100000
000000000000000000000010010101100000010110100000000001
001000000000001000000000010011111000111101010000000000
100000000000000001000010100001100000101001010001000000
010000000000000111100000001001000001110000110010000000
010000000000000000000000001111001101110110110000000000
000000000010000000000010000011101010111110100000000000
000000000000000000000000001001000000101001010000000000
000001000000000000000000000000000001000000100100000000
000010100000000000000000000000001011000000000000000000
000000000000101000000000000000000000000000000000000000
000000000001001011000010100000000000000000000000000000
000011000000000000000111001001000000111111110010000001
000000000000000111000100001001100000010110100010100011
110001000000100000000110000000001110000100000100000000
100000100000000000000000000000010000000000000000000000

.logic_tile 17 2
000000000000000001100000000000000001000000100100000000
000000000000000000000000000000001110000000000000000000
001000001100000101000000000101100000000000000100000000
100000000000000000100000000000000000000001000000000000
010000000000000000000111101011011000010110100001000001
110000000000000000000100001011101110110110100000000000
000000000001000001000000001111011100101110000000000000
000000001100000000100000000111011000101111010000000000
000000000000010000000110000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000001011101110000000110010000000
000000000000000000000010100001101110010100110000000000
000000000100101001100000000000000000000000000000000000
000000000001000001100000000000000000000000000000000000
110001000000100011000000000000000000000000000000000000
100010100001000101000000000000000000000000000000000000

.logic_tile 18 2
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000

.ramt_tile 19 2
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000010000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000011001010000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
100000000000001001100000010000000000000000000000000000
000000000000000111000011100000000000000000000000000000
001000000000001001000000000000011000000100000100000000
100000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000001010000000000000101111001111001010000000000
000000000000100000000000000001001100010000000000000000
000000000000001000000000000001101000010110110000000000
000000000000000101000000000001011111101010110000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000001100110000111011101111000000000000000
000000000000001101000011100111011000100000000000000000
001000000000000000000000000001000000010000100000000000
100000000000001101000010110111001010110000110000000000
110000000001010001000000000101101000000010100000000000
110000000000100101100011101001011000000001000000000000
000000001110000000000000010001111000101000000000000000
000000000000001001000010001011011100011000000000000000
000000000000001111000110111101111110101010100100000000
000000000000000001000010001011110000010110100000000000
000000000000001001100010000011001010001001010000000000
000000000000000001000010010000101101001001010000000000
000000001000001111000011100001001011001101010000000000
000000000000000101000100000000011100001101010000000000
000000000000000000000000001011011000111111000000000000
000000000000000000000011110011001011101001000000000000

.logic_tile 22 2
000000000000000000000000001111100000110110110100000000
000000000000001001000000000111001000100000010001000000
001000000000000101000010111101111101011111100000000000
100000000000000101100111010001011111011101000000000000
010001000000001101000010000111001101010000110000000000
110000000000000001000000000000011000010000110000000100
000000000000000111000110000111111101100011010100000000
000000000000000000000000000000101110100011010000000000
000010000000000101000110000011001100101010100000000000
000001001110000000100000000111100000010110100000000000
000000000000001111100010110000011011011100100000000000
000000000000000001100111000101011100101100010000000000
000000000001100001100000000001100001100000010000000000
000000100000101101000000000000101001100000010000000000
000000001000001001100111010101000001001001000000000000
000000000000000111000110000111001101101001010000000000

.logic_tile 23 2
000000000010000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000001000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000111010001101111111001000000000000
000000000000001011000111010000111001111001000001000000
000000000100000001000000001111011000101001010000000000
000000000000000000000000001101110000010101010000000100
000000000000000111100111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000001000001110110100010000000000
000000000000000000000000001001001100111000100000000100
000000000000100001000010001000011000110001010000000000
000000000010000000000010010001011010110010100000000100
000000000000000000000000000101100001101001010000000000
000000000000000000000000001001001001100110010000000100

.ipcon_tile 25 2
000000000000001111100000000101111010110000110010001000
000000000000000111000011100001010000110000110000000000
001000000000001111100000011111101110110000110000001000
100000000000001011100011110011100000110000110001000000
000000100000010111100111101111101100110000110010001000
000000001110000111100000001101110000110000110000000000
000000000000001000000111000001011110110000110000001000
000000000000001011000111110011100000110000110000100000
000000000000100111000011001101001110110000110010001000
000010100100000011100000001011010000110000110000000000
000000000000000111000111010101001100110000110000001000
000000000000000000000111110001000000110000110010000000
000001000000000011100000011001111110110000110010001000
000000000110010000000011010001000000110000110000000000
000000000000001011100111011101011000110000110000001000
000000000000001111100111101011110000110000110000100000

.ipcon_tile 0 3
000110100001000000000111100001011010110000110000001000
000000000000100000000000001101110000110000110000000010
000000000000000000000000001011001010110000110000001000
000000000000000011000011000101100000110000110000000010
000010100000000111100111101111101100110000110000001001
000000000000000000000100001101110000110000110000000000
000000000000001000000011100111111110110000110000001001
000000000000000111000111111111100000110000110000000000
000000000000000111100010010011011110110000110000001001
000000000000000001000111011101000000110000110000000000
000000000000000111100011101011011000110000110010001000
000000000000000001100000000101010000110000110000000000
000000000000001000000000011011111100110000110000001000
000010000100001011000011001101010000110000110000000001
000000000000000111000010000011111000110000110000001000
000000000000000111000110000111000000110000110000000010

.logic_tile 1 3
000000000000000000000000000000000001001111000000000000
000001000000000000000000000000001111001111000000000000
000000000000000000000000000011000000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000111100000001000000000010110100000000000
000000000000100000100010010101000000101001010000000001
000000000000000111100000000000001110000011110000000000
000000000000000000100000000000000000000011110000000000
000000100000000000000000000000000000001111000000000000
000000001000001111000000000000001010001111000000000000
000000000000000000000000000000011100000011110010000000
000000000001010001000000000000000000000011110000000000
000010100001000001000111100000000000010110100000000000
000000001010000000000000001111000000101001010000000000
000010000000000000000011100000000000010110100000000000
000001001110000000000100001101000000101001010000000000

.logic_tile 2 3
000001000000000000000110100101100000000000001000000000
000000000000000000000000000000001101000000000000001000
000000000000001001000111110011100000000000001000000000
000000000000000101100110100000001100000000000000000000
000000000000001000000000000011000001000000001000000000
000000000000000101000000000000101010000000000000000000
000000000000000101000000000111000000000000001000000000
000000000000000101000000000000101001000000000000000000
000000100001010111000011110001100001000000001000000000
000001000000100000100011100000101000000000000000000000
000010000001011000000000000111100000000000001000000000
000001001110100101000000000000001010000000000000000000
000001001100000000000011100111000001000000001000000000
000010100000000000000111110000101111000000000000000000
000001000000010111000111100001100001000000001000000000
000000001110100000000000000000101000000000000000000000

.logic_tile 3 3
000000000000000101100010101101101101100010000000000000
000000000000000000100110110101111101000100010000000000
000011100110000111100000011011011001010000110000000000
000011101110001111000010001011011000110000110000000010
000000000000000101000110000111111100100000000000000000
000000000000001111100010001101101111000100000000000000
000010000000011101000111000111011001100010000000000000
000001000000100111100110111101001010001000100000000000
000000000000000011100011110000000000010110100000000000
000000000000000101000110000101000000101001010000000000
000000001100001001100110100101111110110011000000000000
000010100000000011000010010101101000000000000000000000
000000000000000001000111001011001110110000000000000000
000000000000000000000110100011011101000000000000000000
000110000000101011100010000001011111100010000000000000
000101000001000111100110011001111110000100010000000000

.logic_tile 4 3
000000000001000000000111100001111011100000000000000000
000000000000101111000000000101101101000000000000000000
001010101000100111000110100000000000000000000000000000
100000000000011101000000000000000000000000000000000000
110000000000001101000110000001100000000000000100000000
110000000000000101100011110000000000000001000000000000
000011001100001111000000001001011100110011110000000000
000011000000000001100000000111001101000000000000000000
000000000000000101000011101011001011100010000000000000
000000000000000000100000000111011010001000100000000000
000001000110101000000000010000000000000000000000000000
000000101101011001000010000000000000000000000000000000
000000000000001000000010101001001101110011110000000000
000000000000000001000000001111111100000000000000000000
000000001010100011100010100101011000100000000000000000
000000000000011101100100000101101110000000000000000000

.logic_tile 5 3
000000000000000000000111101001011011111111010100000000
000010000000000000000100000111101011011111001000000000
001001001100000000000110001101111100111110110100000000
100000100000000000000000000011111001011110101000000000
010000000010001001100010111001001010110110110100000000
110000000000000001000110101101111111111101011000000000
000000001011110001100010001000011010001011110100000000
000010100001111101000111101001011001000111111010000000
000000100000000000000000011001011111111110100100000000
000001000000000000000010001101101010111001111000000000
000101001110000011000000011011011010101011110100000000
000010100000000000010010001101111001011011111000000000
000000000000000011000010000001001011111111010100000000
000000000000001001100100000111101011011111001000000000
110000001010001011100000000101101010111110110100000000
100010100000000011100000000111101001011110101000000000

.ramb_tile 6 3
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100001000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000101000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000001010000000000000000000000000000
000010000000100000000000000000000000000000
000000000010000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000001110010000000000000000000000000000

.logic_tile 7 3
000000000100000000000010010001000000000000000100000001
000000000000000000000111010000100000000001000011000100
001001000000001111100000000111100000000000000100000000
100010000000001011000000000000100000000001000010100100
010000000000000000000111100000000001000000100100000000
110000000000000000000100000000001010000000000010000100
000001001000100111000000000000000000000000100100000000
000010000000010000000000000000001111000000000011000100
000000000000000000000011001000000000000000000100000100
000000000000000000000000000001000000000010000011100000
000000001010000000000000000000000001000000100100000001
000010100000000000000000000000001000000000000011000000
000000000000000000000000000000001100000100000100000100
000000000110000000000011100000010000000000000010000001
110011100111000000000111000000001000000100000101000100
100011000000100000000000000000010000000000000010100000

.logic_tile 8 3
000000000000001001100000000001011001000110100000000000
000000000000001111000010010000001010000110100000000000
001000000100010001100110001001001000101010100000000000
100010001110110000100000001001010000101001010000000000
000000000000001101000110000000000001100000010000000000
000000000000000111100000000111001100010000100000000100
000010000110000101000000001000001000110010100000000000
000001001100000000100000000011011010110001010000000000
000000000000001011100000001111100000001001000000000000
000000000000000001000000000111101010010110100000000000
000000000001010101100111001111001011110110110000000000
000000100001110101000010101011011110111110100000000000
000000000000001111100000001000001100101000000000000001
000000000000000101000000000011000000010100000000000000
000100000000101001100000000011011100111101110100000000
000100000000000011000011100000011110111101110001100101

.logic_tile 9 3
000000000000100000000110010001101111111000000000000000
000000000001010000000111101001111011111100000000000000
001000001010101000000010100101000000100000010010000000
100000001110000101000110100000101110100000010000000000
000000000000000000000010001111101001101110000100000101
000000000000000000000010010111111111101001000000000100
000000000000000101000110001101111111010110100000000000
000000000110000000100000000111011100111111010000000000
000011100000000001000000000011000001010000100000000000
000011100000000000100000000000001101010000100000000000
000000000010000101000010101001111001101001110101000001
000000000000000000000110111011101111110110110000000100
000001000010000000000010110011100000100000010000000000
000010001110000111000010100000001011100000010000000000
000100000000001101000110100111000000100000010000000000
000100000000001111100010100000101011100000010000000000

.logic_tile 10 3
000000000001010101100000010111001100110000100000000000
000000000110000101000010000001111001110000110000000000
001000000000000000000000001111011100000111010110000101
100000000001000000000010111101101110000110100000000001
000011000000100101000000011000000000100000010000000000
000000000101010001000010101001001110010000100000000100
000000001000000000000000000000001101001111100110000011
000000000000000000000010110111011110001111010001000001
000010100000101000000010101001001010000001010000000000
000000000000010011010010101001000000000000000000000000
000000000000001101000010010001011101000111010111000000
000000100001011001000010100111111100001001010000000001
000000001000000011000110110011101110010110100110000000
000000000001001101100010100101100000101011110010000010
000001000000001000000000001000001100101011000000000000
000010100000000101000010001111001011010111000000000000

.logic_tile 11 3
000010100000000101100000011111001100101000000000000000
000000000000001001000010101111100000010110100000000000
000000000000000101000110100111111000010100000000000000
000000000000000000100010110011111011110100000000000000
000000000000000001100000000011011100010111110000000000
000000000000000111000010111011110000000011110000000000
000000000000100000000010110001000000101111010000000000
000000000001010000000111100101001000000110000000000000
000010100110000011000010110000011100000011010000000000
000000101111000000100111010101001001000011100000000000
000000000010000001100111001011111110001000000000000000
000000000000000000010010111101101100000000000000000000
000001001010000000000000001011011001010000100000000000
000000100000000000000010101111001001110000010000000000
000001000000000111000110000101111111010010100000000000
000000000001000000000100000011111001000010100000000000

.logic_tile 12 3
000000000001000000000011100000011100000100000100000001
000000000000000000000110100000000000000000000000000100
001001000100000111000111010101000000000000000000000000
100000100000000000000111011101000000010110100000000000
010000000000000101000010111011001000010010100000000000
010001000000000000000011100111111011110011110000000000
000000000000000000000000000111000000000000000110000001
000010000000000000000000000000100000000001000000000100
000000000000000000000111110000000000000000000110000000
000000000000000000000111101011000000000010000011000000
000001000000110101100000001000000000000000000110100000
000000000001110000100000001001000000000010000000000100
000000000000000000000111110000000001000000100110000000
000000000000000000000011010000001001000000000000100010
110000000000000011100000000000011111101111000010000000
100000000000000000000000001111001000011111000000000000

.logic_tile 13 3
000000000000000000000010100000000000000000100100000010
000000000000000000000000000000001100000000000000000000
001000000000000000000000000000000001000000100100000000
100000000000000000000000000000001101000000000000000100
110010100000100000000000010000000000000000000000000000
110001001010010000000010100000000000000000000000000000
000000000000000001000111101111111010000110000000000000
000000000010000000000110001101001011101001000000000100
000000000000000000000000001000000000000000000100000000
000000000000000001000000000011000000000010000000000000
000000100000000000000010000101100000001001000000000000
000000001000001111000000000000101001001001000000000000
000000000000001000000011100111000000000000000100000000
000000000000001001000011110000100000000001000000000000
000000000000000011100000000000011010001100000000000000
000000000000000000000000000000011110001100000000000000

.logic_tile 14 3
000000000000000111000110000000001010000100000100000000
000000000000010000000100000000010000000000000000000001
001010100000000000000000000000011000000100000100000000
100001000010000000000010010000010000000000000000000001
110100000001000000000111111011101110000100000000000000
010000000001000000000111101101011111011110100000100000
000000000000000000000010000000001010000100000100000000
000000000000000000000000000000010000000000000000000001
000000000001001111000010100000001000010100000000000000
000000000000001001000011100011010000101000000000000000
000010000000000011100011100111111010001100000000000000
000000000000000000000000001011111000001101010000000001
000000000000000101100010110000011100000100000100000000
000000000000000000000010100000010000000000000000000000
000000000000010000000110100101101110011101000000000100
000000000000000000000000001011101100001001000000000000

.logic_tile 15 3
000000000000001101000010111101101100000001010000000001
000000000001011111100110011101001011001011100000000000
001000000001100000000111100111111010010111100000000000
100000000000010000000000000111001111001011100000000000
110000000010000001100010100111011111010111100000000000
010000000000000000100110011001101101001011100000000000
000000000110001111100111000000000001000000100110000001
000000000010000001100000000000001111000000000010000001
000000001100001001000000000001001111010111100000000000
000000000000001011000011110011011100001011100000000000
000000000000000000000000000000000001000000100100000100
000000001000101001000011100000001001000000000000000011
000000000000000101100000001101001000000000100000000000
000000000000001001000010011101111110010110110000000010
110000100000000111000000011001001010010111100000000000
100001001000001001100011010111001111001011100000000000

.logic_tile 16 3
000000000001010000000111111001001010010101000000000001
000000000000100000000011000111111111010110000000000000
001000000011001101100000000011011010010111100000000000
100000001010101101000011110111001111001011100000000000
010000000001010111100011110111111011100011110000000001
110000000000000000100011110000011000100011110001000000
000001000000000001100111110000000000000000000100000010
000010101010000000100011010011000000000010000000000000
000000000000001111000010000101111110111110100000000000
000000000000000011000000000101100000010110100000100010
000000100000000000000000000011101001010111100000000000
000000001110000011000000001111011000001011100000000000
000000000000000000000010101111001101010111100000000000
000001000000000111000111100011111011001011100000000000
000001000100000001100000010111011001010001110010000000
000110100000000111000010001101111111000010100000000000

.logic_tile 17 3
000001000000000000000111010011111101100000000100000000
000000100000000000000111101101011100110110100000000000
001000000000000111100000000000000001001111000000000000
100000000000010000100000000000001000001111000000000000
110000000110000001100110001011101111110100010100000000
010000000000000000000000001111011011010100000000000000
000000000000000000000010001000001010001100110000000000
000000000000000000000100000111001110110011000000000000
000000001110000101000010110011111100101000110100000000
000000000000000101000011101001101111000000110000000000
000010000001010001000111010011000000001001000000000000
000001100000000111100010101011001100001111000000000000
000000000000101101100110110011001001000000000000000000
000000000001000001000010100011011101000100000000000000
010000000000000000000111001111011111101001000100000000
100000000000000001000010011111011100011001000000000000

.logic_tile 18 3
000000000000001101100010100001000000000000001000000000
000000000000000101000100000000001000000000000000001000
001001000000000001100000000101101001001100111000000000
100000000000000000000010110000101101110011000000000000
000000000000000000000000010101001001001100111000000000
000000000000101101000010100000101101110011000000000000
000001000000001000000110100011101001001100110000000000
000010000000000101000000000000101010110011000000000000
000001000000000000000000000001001011000010000010000100
000010100000000000000000000000101001000010000010000001
000000000000100000000010000000000000000000100100000000
000000000000000000000010000000001111000000001000000000
000001000000010000000000011101011010111101110000000001
000000000001100000000011001101101000111111110010100111
010000001010000000000000001000011000101011110100000000
100000000000000000000000000001010000010111111000000000

.ramb_tile 19 3
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001111000000000000000000000000000000
000000000001000000000000000000000000000000

.logic_tile 20 3
100000000000001000000111100000000000000000000000000000
000000000000000111000100000000000000000000000000000000
001000001010001000000111000000001111100011110000000000
100000000000000111000100000111011010010011110000000000
000000000000000000000000000111011110000011110000000000
000000000000000000000000000001001110000011100000000000
000000000001001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000100001100000000111111001100000000000000000
000000000000000000000000000001111000101000000000000000
000000000000101000000000000000000000000000100100000000
000010100001000111000000000000001100000000000000000000
000000000000001011100110101001001101010010100000000000
000000000000000111100000000111101100111011110000000000
110000000000001001100000000000000000000000000000000000
010000100001000001000011110000000000000000000000000000

.logic_tile 21 3
000000000000001000000000000011100000010110100000100010
000000000000000001000011101111000000000000000001000110
001000000000001111000000000101101011000001110000000000
100000000000000001000000000011001110000011110000000000
010001000000000111100111110101111010010100000000000000
010000000000000111000010101101100000111110100010000000
000000000001000111100010110001101110001110100000000000
000000000000001101100010100101011111001111110000000000
000000001000000101000000001111011000101000000100000000
000000001110001001100000001101000000111110100001100000
000001100001011111100000000001001100000001010000000100
000010100000000101100000001101000000010110100000000000
000000000000000111000010000000000000001001000010000010
000010101111000111100010101111001110000110000000100001
000000001110001111000000000011111110110110000100000000
000000000000001111000000000000001110110110000000100010

.logic_tile 22 3
000000000001010000000010100000001000110000000000000000
000000000000100000000000000000011100110000000000000000
001001000000101000000110110001101100010100000000000000
100010100011011111000010000111000000010110100000000000
110000101010001101100011101101011010010110110000000000
010001000000000001000000001101001011010101110000000000
000000000000000001100110001001101101000000000000000000
000000000010001111000010010011001010010000000000000000
000000000000011001100011100111011000101011110000000000
000000000000100111000010110101110000000001010000000000
000000000000000001100000000111111010100100010100000000
000000000000000000000000000011101101101000010000000010
000000000010000000000110010011000001010000100000000000
000000000000001101000010000000001011010000100000000000
000010100000000000000011100111011001110100010100000000
000000000000000000000000001011111011111001110000000010

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 24 3
000000000001010000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000

.ipcon_tile 25 3
000000000100010111100111111001011010110000110000101000
000000001010000000000111100101000000110000110000000000
000000000000000011100111001111101010110000110000001000
000000000000000111100111110001100000110000110001000000
000000000100011111000000010101101010110000110000101000
000000000000000111100011101001100000110000110000000000
000000000000000011100111000011111000110000110010001000
000000000000001111100111101101010000110000110000000000
000001000000101000000000001001111100110000110000001000
000010000100001011000000000101110000110000110000100000
000000000000000111000011101101101110110000110000001100
000000000000000111000000000001110000110000110000000000
000001000110000000000011100001011100110000110000001000
000000001110000000000000001001100000110000110010000000
000000000000000000000111100001101100110000110000001000
000000000000000000000100001101000000110000110010000000

.ipcon_tile 0 4
000000000000000000000000000000011110110000110000001001
000000000110000000000000000000000000110000110000000000
000000000000000111100000000000011100110000110000001001
000000000000000000100000000000000000110000110000000000
000000000000010000000000000000011110110000110000001000
000000000000000000000000000000000000110000110000100000
000000000000000111100000000000011100110000110000001001
000000000000000000100000000000000000110000110000000000
000000010000000000000000000000011000110000110000001000
000000010000000000000000000000000000110000110000000010
000000010000001000010000000000011010110000110000001000
000000010000001101000000000000000000110000110000000100
000010010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000010
000000010000001000000000000000000000110000110000001000
000000010000001101000000000000000000110000110000100000

.logic_tile 1 4
000010000000000000000000001001111110100010100000000000
000000000010001001000010010001001000010100010000000000
000000000000000111100000000000011110000011110000000000
000000000000001111000011110000000000000011110000000000
000000100000001111100000001011011010110011000000000000
000001000010100001000010111001001010010010000000000000
000000000000000000000110101000000000010110100000000000
000000000000000111000100000101000000101001010000000000
000010010000000111000010011001101100100010010000000000
000000011010000000100110001101011001001001100000000000
000000010000001001000000000000000001001111000000000000
000000010000000001000000000000001100001111000000000000
000000010001010000000000000111000000010110100000000000
000000010000000001000000000000000000010110100000000000
000000010000000111000000000011101100100000000010000000
000000010000001111100000000101011011000000000000000000

.logic_tile 2 4
000000000000000101100110100101100000000000001000000000
000000001000000000000011100000101001000000000000010000
000000000000000101100000010111000001000000001000000000
000000001010000000000011100000101000000000000000000000
000001000000100000000111110011100001000000001000000000
000010100011010000000111110000101101000000000000000000
000000000001010111000111110001100000000000001000000000
000000000000101111000110100000101011000000000000000000
000011111100000000000000000001000000000000001000000000
000010110000000000000000000000001011000000000000000000
000000010000000111000110000101100001000000001000000000
000000010000000000000110000000101010000000000000000000
000000010000000001100010000001000001000000001000000000
000000010000000000100000000000101010000000000000000000
000010010000000000000000000111000001000000001000000000
000001010000000000000000000000001100000000000000000000

.logic_tile 3 4
000000000001011000000110000000000000000000001000000000
000000000000001011000000000000001110000000000000001000
001000001110000000000000000101001110010100001100000000
100000000000000000000000000101000000000001010000000100
000000000000001001100000000111001000010100001110000000
000000000000001011000000000001100000000001010000100000
000000001110100000000000000000001000000100101110000000
000000000001000000000000000101001001001000010000000000
000000010000000000000000000111101000010100001100000001
000000010000000000000000000001000000000001010000000001
000000010000000000000000010111101000010100001100000100
000000010001000000000010000101000000000001010000000100
000001010000000001000000010000001001000100101100000000
000010010000000000000010000001001101001000010010000100
110000010001001001100110000111101000010100001100000100
100000010000100001000000000101100000000001010000000100

.logic_tile 4 4
000000000000000000000000011011111001110000000000000000
000000000000000000000011100101101000000000000000000000
000001000000001001100110000011011001110011000000000000
000010000000001111000011110111111011000000000000000000
000000000000000000000011110000001011100000100000000000
000000000100000001000011111001011011010000010000000000
000000000000000011100010110000001110000011110000000000
000000000000000000100111100000010000000011110001000000
000001010000000000000000001011111110100010010000000000
000000010000101101000011101011011100001001100000000000
000000010000000101000010100111011111100000100000000000
000000010000000000100110000000101001100000100000000000
000000010100000101000010100011100000010110100010000000
000000010000000111100100000000000000010110100000000000
000000010000000011100000001111001010100010000000000000
000000010000001101000010000111011010001000100000000000

.logic_tile 5 4
000000100000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000111110000000000011001000000010110100000000000
000000000001110000000011111101100000111111110000000100
000000010000000000000000001111101111111011110100000000
000000010000000000000000001011111000010011111000000000
000010011001010000000000000000000000000000000000000000
000011111101110000000011100000000000000000000000000000
000100010000000000000110000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
110000011010100000000000010000000000000000000000000000
100000111101000000000011000000000000000000000000000000

.ramt_tile 6 4
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000010000100000000000000000000000000000
000010010000010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010110000000000000000000000000000000
000000010001010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 4
000000000000000101000000001001001101101000000000000000
000000001010001001100000001011001010101000010000000000
001000000000000000000000010011101111001001010000000000
100000000000000000000010011101011100000001010000000000
000000000000001001100000010101101011111111010100000010
000000000000000001000010010101101111111110100010000001
000001000000000001000000001011001110100000010000000000
000000001100000000000010111101001110010000110000000000
000000010010010101100000000000000000000000000000000000
000000010000000101000000000000000000000000000000000000
000010010100001011100000010000000000000000000000000000
000001010001000101100010100000000000000000000000000000
000000010000001101000110000111111111110000000000000000
000000010000000101000000000001101001110100000000000000
000010010000000000000010110000000000000000000000000000
000001010000000001000010100000000000000000000000000000

.logic_tile 8 4
000001000000000001100010100001000000000110000000000000
000000000000011101100010110101001111001111000000000000
001000000001010000000011111000000001100000010000000000
100000000000100000000010111001001010010000100000000000
110000001100010111100000001101101110000110100000000000
010000000000000000000011101111101001101001010000000000
000000000000000101000010110001100000000000000100100001
000000000000000001100110010000100000000001000000000000
000001010000000000000000011111000000000000000000000000
000010110000000000000011000111100000101001010000000000
000000110000100000000110100001011010000000010000000000
000001010000010000000000000000101110000000010000000000
000000010000000000000110110101011100000010100000000100
000000010000000101000011010000110000000010100000000000
110000010000000111100010100001011010000111000000000000
100010110001000000100100000000011001000111000000000000

.logic_tile 9 4
000000000000100000000000001000011000010100000000000000
000000000000001101000000001001000000101000000000000000
000000000110001101100000000001011100000110000000000000
000000100000010101000010101011001011001110000000000000
000001000000001000000000001101001100000010100000000000
000000100010001001000010010001001101000010000000000000
000000000000000001100000010011111010100000000000000000
000000000000000000000011100000001110100000000000000000
000011010000000001100010010000001110101000000000000000
000000010000000101000110100011000000010100000000000000
000000010100101001000000011011000000101001010000000000
000010010001010011100010101101000000000000000000000000
000000010000001000000000000000011101000000010000000000
000000010100001011000010000011001101000000100000000000
000011010010110000000111000111100000100000010000000000
000000010000100000000100000000101111100000010000000000

.logic_tile 10 4
000011100000110000000000001011011011100001010000000000
000011100100010000000010101001001000010110100000000000
000000000000001000000000010001001111000000000000000000
000100000000000001000010001111111110000001000000000000
000000001010010111000010001011011100001001000000000000
000000000000001101100000000101111101101000000000000000
000000000000000001100111100000011100000000110010000000
000000000110001101000000000000011110000000110000100000
000000010000000101100011110011011100100000000000000000
000010110000001111000011000111101011101001000000000000
000010010000000001000010000000011110000010100000000001
000000010000000000000010100101000000000001010000000000
000000011011010101000111001000000000010000100000000000
000000010101010101000110011101001100100000010001000100
000100010000001101000000000001001011001110000000000000
000010010000000101000010110000101111001110000000000000

.logic_tile 11 4
000000000001000001000010110000001000000100000100000000
000000001110000001100111100000010000000000001000000000
001000000000000000000111001111101011011111000000000000
100000001010000000000100000011101110111111010000000000
110010000001000101000000000111011110101010100000000000
010000000000100001100010111111110000101001010000000000
000000000000000101000000000000011110110000010000000000
000000001000000000100010111101011000110000100000000000
000001010000000000000000010101100001101001010000000000
000010110000001001000011110011101100000110000000000000
000001010000000001000000001001011110101011110000000000
000000010001011001000000001111000000000001010000000000
000000010100000000000110001001100000010110100000000000
000000010000000000000110010101101001110110110010000000
110000110000000001100010100111100000101001010000000000
100000010000000111100110000101101011010000100000000000

.logic_tile 12 4
000000100000010101000111100000000001000000100100000000
000001000000100001000100000000001011000000000000000000
001000000100000000000000000101100000000000000100000000
100000000000000111000011100000000000000001000000000000
110000101000000000000000011001001010111110100010000000
010001000000000111000011101001110000010100000000000000
000001000000001001000111100001000000000000000100000000
000010100001010011100000000000000000000001000000000000
000000010000000011100000010011011010000001010000000000
000000110000100111100011110000000000000001010000000000
000000010100000101100000000001100000000000000100000000
000000011111000000100000000000000000000001000000000000
000000010010000000000000000011100000000000000100000000
000000010000000000000000000000000000000001000000000000
000001010000100000000111000011011110010110110000000000
000000110000010000000000000101011000100010110000000000

.logic_tile 13 4
000000000000000111000000010001011111010110110000000000
000000000000000000000011111111001010010001110000000000
001000000000000000000010110000000001000000100100000000
100000100000000101000010100000001011000000000000000100
110000000000000000000111100001111010000111010000000000
100000000000000111000100001101101111101011010000000000
000000000000001101000110100000011000000100000100000000
000000000000001011000010100000010000000000000000000100
000001010000001000000010011000000000000000000100000000
000010110000000111000010000001000000000010000000000001
000000010110000000000000000000000000000000000100000000
000000010000000000000000000111000000000010000000000000
000001011110001000000010000011001011000110000000000100
000010010001010101000000001001101011010110000000000000
000000010100001000000000000011001100001011000000000100
000000010000000011000000000101011101000011000000000000

.logic_tile 14 4
000000000000001111100000010000000000000000100100000000
000000000000100111000011010000001111000000000000000000
001000000000001000000000000000000000000000000000000000
100001000000000111000000000000000000000000000000000000
010000000010001000000111000000000000000000000000000000
010000001110001111000100000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000001000000101000011110000000000000000000000000000
000000010010000000000000000000000000000000100100000000
000000010000000000000000000000001000000000000000000100
000000010000000000000000010000000000000000000100000100
000000010010000000000010000101000000000010000000000000
000001010100000000000010001101111011010110000000000000
000010010011000000000000001101101000111111000000000000
000010010000000000000000000011101010110010100000000010
000000010000000000000000000000111000110010100000000000

.logic_tile 15 4
000000000000000111100010010001000000000000000100000000
000000000000000000100011010000000000000001000001000000
001000000000000000000110010000011010000100000100000000
100000101011010000000010000000010000000000000010100001
110000001110001000000110010111100000000000000100000000
110000000000000111000011110000000000000001000000000010
000010100001010001000111110000001111001100000000000000
000001000110100000100111010000001011001100000000000000
000000010000000000000000010101011000010100100000000000
000000010000000000000011011101011001011000100000100000
000010110001100000000000000000001100000100000100000000
000000010000110000000000000000010000000000000010000000
000000010000000001000010000000001010000100000100000000
000000010000000000000100000000010000000000001000000001
110000010000000000000000001101111000010111100000000000
100000010000000001000011111111011001000111010000000000

.logic_tile 16 4
000000000000000111100110101001101010000110100000000000
000000000000000000100010101001011111001111110000000000
001010101110000001000000000111100001111001110000000000
100000000110001111100010010101001110010000100000100001
010000000000000000000110110001001001001001000010000000
010000000000001001000010100011011011001011100000000000
000000100000010001100011101011101010010001100010000000
000001001000101101000100000101011000010010100000000000
000000110000001000000110001000000000000000000100000000
000000010000000001000100001111000000000010000000000000
000000111010000000000111100001101111010111100000000000
000001010000010001000111001011111101001011100000000000
000000011100010000000011000000000001000000100100000000
000000010000000000000000000000001101000000000000000000
110011010000001011000010000001111010010100100000000000
100011010000000001000000001001001000011000100000000010

.logic_tile 17 4
000000000000100001100000011001011000101000000000000000
000000000001010000000010000111000000000000000000000101
001001001110010101000000010001101010000000100000000000
100010100010001001100010101101011010000000000000000000
000000000000000000000010100011111000000001010000000000
000010000000001101000110110000000000000001010000000000
000000001010010001100000011000011001101100010010000000
000000000101000000000011001011011011011100100000000000
000001010000000000000000000011111001100000000000000000
000000010000000000000000000000001010100000000011000000
000000010000000101100011100101011000000010000000000000
000000010000000000000000000101101011000000000000000000
000000011100000000000000000001000000101001010000000100
000000110000000000000000001001000000000000000010000000
000000010000000101100000010000000001000000100100000000
000000010000000000000010100000001111000000000000000000

.logic_tile 18 4
000000000000000000000000000000000001000000100100100001
000000000000000000000000000000001100000000000011000101
001000000000000101000010100000000001000000100100000000
100000000001000000000000000000001101000000000000000000
010010100001010101000111010001111001101110110000000000
110000000000100000100010000101101011101101110000000000
000000000000000101000110100000011100000000110110000000
000000000000000000100010100000001101000000110010000000
000000010000000000000011100101100001111001110000000000
000000010000000000000000000000101010111001110000000001
000010110000000000000010000000011110010100000000000000
000000010001001001000000001101010000101000000000100001
000000110000000000000000001011000000101001010101000100
000000010000000000000000000011100000000000000010000001
010000010000000000000111000000000000000000000000000000
100000010000000000000100000000000000000000000000000000

.ramt_tile 19 4
000001000001010000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000100000000000000000000000000000
000000100000100000000000000000000000000000
000001000001000000000000000000000000000000
000000100000100000000000000000000000000000
000000000000000000000000000000000000000000
000001010000000000000000000000000000000000
000010110000000000000000000000000000000000
000000010000000000000000000000000000000000
000010110011000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 4
000000000001011000000010110101001111010110100000000000
000000000000101111000111101011101110010010100000000001
001000000000000111100110010011011100010100000000000000
100000000000000000000010000000010000010100000000000001
110000000000000000000110010011111110100000000000000000
110000000000000000000010000001001100010000100000000000
000000001000000000000000001001011110001010110000000000
000000000001000000000000000011111001010011010000000000
000000010000000000000000000000000000000000000000000000
000000010000001111000010010000000000000000000000000000
000000011000001111000000000000000000000000000000000000
000010110000001011000011110000000000000000000000000000
000000010000000000000011101111111110000110100000000000
000000010001000111000100000011011011001001000000000000
010001010000001111000110001011011001110100010100000000
100010011000000111000011110001011001110000110000000001

.logic_tile 21 4
000000000000000000000110001000000000100000010000100000
000000000001000000000011110111001011010000100010000011
001000000000000000000000001111101110101001010000000001
100000001000000000000000001011111010111111010000000010
010000000001010000000011000000001100101000000000000000
010000100000100101000010011011000000010100000000000000
000000000000100000000000001000000000100000010000000000
000000000001000111000000001011001010010000100000000000
000000010001010001100010100000001010000100000100000000
000010110110000000000111100000010000000000000000000000
000010110000000000000110000111101011101000010000000000
000001010000000000000000000000011010101000010000000000
000011010100000000000111101001011100111101010000000100
000011010001010000000100001111110000010110100000000000
110000010001010111100010001000000000000110000000000000
100000010000100000000011111111001101001001000000000000

.logic_tile 22 4
000000000000001111000110100001001011110100000010000000
000000000000000101000010010000111110110100000000000001
001000000000101000000000000000000000000000000000000000
100000000001011011000000000000000000000000000000000000
010000000000000001000000011001000001100110010100100000
010000000000000000000010101111001101101001010000000010
000001001110000000000000001001001011010011100000000000
000000000000001101000000000101001110000011010000000000
000010110000000000000110000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000100011100000010000000000000000000000000000
000000010001000000100011000000000000000000000000000000
000000010000000000000111110011011100011101010000000000
000000010000000000000110000101101000101101010000000000
000010110001001011100110000001101110010101010000000000
000000010000001011100000001111010000101001010000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000110001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100010000000000000000000000000000000000000000
000010010000100000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000010100000000000000000000000011000110000110000001000
000001000000000000000000000000010000110000110000100000
000000000000001000000111100000011010110000110000001000
000000000000001111000100000000010000110000110000100000
000010000001010000000000000000011000110000110000101000
000001000000100000000000000000010000110000110000000000
000000000000001000000111100000011010110000110000001000
000000000000001111000100000000010000110000110000100000
000000010000000000000000000000011010110000110000001000
000000010000000000000000000000000000110000110000100000
000000010000000000000000000000011000110000110000001000
000000010000000000000000000000000000110000110000000100
000010010001000000000000000000000000110000110010001000
000001011100100000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000100000

.dsp0_tile 0 5
000000100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000100010000000000000000000000000000110000110000001000
000100010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000111000111100000011000000011110000000000
000000000000100000000000000000000000000011110000000000
000000000000001011100000000000000000001111000000000000
000000000000001111100000000000001110001111000000000000
000000100000010111000000000001101101100010000000000000
000000000000000000000000000101001000001000100000000000
000000000000000000000000000011100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000010000000011100000000001000000010110100000000001
000000010000000000100000000000100000010110100000000000
000010110000001000000000000000000001001111000000000000
000001010000000011000000000000001111001111000000000000
000000110000011000000000000000011110000011110000000000
000000010000001011000000000000000000000011110000000000
000000010000000000000000000000000000010110100000000000
000000010000000001000010000001000000101001010000000000

.logic_tile 2 5
000000100001001001000111000001000000000000001000000000
000000000000000101000000000000001010000000000000010000
000000000001001011100110100011100001000000001000000000
000000001100100111100000000000101010000000000000000000
000000000100000011100000000101100000000000001000000000
000000000000100000100010000000101101000000000000000000
000010000000001101100000010101100000000000001000000000
000001000000001111000010100000001101000000000000000000
000000010000000000000111010101000000000000001000000000
000000010000000000000111010000101000000000000000000000
000010110001010000000000000111000000000000001000000000
000001010000100001000010000000001001000000000000000000
000000010000000111100000000001100001000000001000000000
000000010000000000000000000000101000000000000000000000
000010010000010000000000000011100001000000001000000000
000001011100100000000000000000001000000000000000000000

.logic_tile 3 5
000000000000000000000110000101001000010100001110000000
000000000000000000000000001111000000000001010000010100
001000000000001001100000011101001000010100001110000000
100000000000000001000010000111000000000001010000000100
000000000000001001100000010101001000010100001110100000
000000000000000001000010001111100000000001010000000000
000000000001010000000000001000001000000100101110000000
000000001100100000000000000111001001001000010000000000
000000010000000000000000000000001001000100101110000100
000000010000000000000000001111001000001000010000000000
000000010000010000000000001000001001000100101100000100
000000010100100000000000000111001000001000010000000100
000000010000000000000011000000001001000100101110000000
000000010000000000000000001111001001001000010000000100
110000010001000000000110001111101000010100001100000000
100000010000100001000000000111100000000001010010000100

.logic_tile 4 5
000000000000000111000000000000000000001111000000000001
000000000000000000000000000000001011001111000000000100
000000000001011000000000000000000000010110100000000000
000000001100000111000000000001000000101001010001100000
000000000000000000000011100000011100000011110000000001
000000000000000000000000000000000000000011110000000000
000010100000000000000000000000000000010110100010000001
000001001010000000000000001111000000101001010000000000
000000010000100011100111000000000001001111000010000000
000000010000000000100000000000001111001111000000000000
000000111000000011100111000000000000001111000010000000
000001010000000000000100000000001100001111000000000000
000000010000000101000000000000000000001111000000000000
000000010000000000100010000000001110001111000001000000
000000010000000011100011100001111111100010000000000000
000010110000000000100000001011001101001000100000000000

.logic_tile 5 5
000000000100000000000111100111000000000000000100000000
000000000000000000000111101011000000010110100001100000
001000000010000000000011110000000000000000000000000000
100000000001000000000111110000000000000000000000000000
000100000000001111100011101001011000001000000010000000
000000001010000111000000000101111011001001000000000100
000000000000011001100110001011111011100000000000000000
000000000110100001000000001011111010000000000000000100
000000010100000000000000011111111110110011000000000000
000000010000000001010010001111011001000000000000000000
000000010000000101000010010011001110010100000000000000
000000010000000001110110000000000000010100000000000000
000110110000001111100010101111011101110011000000000000
000000010000000001100110110011001001000000000000000000
110000011010100000000010000111001010100110000000000000
100000010000011101000010111111101010011000100000000000

.ramb_tile 6 5
000000000000100000000000000000000000000000
000010000001010000000000000000000000000000
000010101000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010010100000000000000000000000000000
000000011010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 5
000000000000000001100000000011001111010000000000000000
000000000000000000100010100000001111010000000000000000
001000000010011111100000011000011000101000000000000000
100000001010001001000010011111000000010100000000000000
010000000000000001100011111001011100110000010000000000
110000000000000000100111101001001110100000010000000000
000000001010000111000000001000000000000000000101000010
000000001110000000100010100001000000000010000010000000
000000010000001101100000000111111010000010100000000000
000000010010001011000000001111111010000001000000000000
000010110000000001000000001111011000100001010000000000
000001010000000000000000000111011000100000010000000000
000000010000001001100010110000001110110010100000000000
000000010000000101000011101001011100110001010000000000
110010010000000000000110100000011010000110110000000000
100001010000000001000010001101001111001001110000000000

.logic_tile 8 5
000001000000000000000000011000011100000110100000000000
000010100100000111000011111011001101001001010000000000
000000001000011111000000000001011010000001010000000000
000000000000101001100011100000110000000001010000000000
000000000000100000000000000000011011001110000000000000
000000000100000111000010010111011110001101000000000000
000100000000000001000011110111101100000000000000000000
000100000000000101000111110111001100000100000000000000
000000010000011101000000000001101111111111000000000000
000000011000100101000010100001011010010110000000000000
000011011010000111000000011011000001100000010000000000
000010010000000000000010000001101100000000000000000000
000001110000001001000110100001101011000001000000000000
000010111010000001000010100111011000000110000000000000
000000010000100101010000000001101111100000000000000000
000000010000000000000000000101111010010000100000000000

.logic_tile 9 5
000000001000000101000010100000000001100000010000000000
000000001100000101100110011001001001010000100000000000
001000000000000111000010111011001011111101010100000110
100000000001000111000110011101101100111111010001100001
000000000000000001100110000011101101100010110100000000
000000000000000000100110100001111100100001010011000100
000100000001000000000111110111011111000000100000000000
000000001110110000000110011111011000000001010000000000
000001110000001101100110111111101011100011110110000111
000011110000001111000010010001111110000011110000000100
000000010000100101000110010011011001111000110100000000
000000010000000001100011000001011001110000110010000000
000000010000000111100000011011001111100000010000000000
000001010000001101100010101011001001010000000000000000
000000011100000111000110100101101010101001000000000000
000010010000000000100010101001111110101110000000000000

.logic_tile 10 5
000010000001100001000010100000001100000000110000000010
000000000000110101100100000000001111000000110000000100
001000000001001111000011100011001100000100000000000000
100000001000101111000100000001011001111101010000000000
000000000000001000000000010011000000000000000000100000
000000000000000101000010101111000000101001010000000000
000000001100100000000010100000011000101011000000000000
000000000001011001000000000011001011010111000000000000
000010110100000101000000010001111011101111000000000000
000000011010000111000011000111101101111111100000000000
000000111010000000000000000001001110101011110110000000
000011010000000000000011100101000000101001010000000000
000000011010001101100010101111001000010110100101000001
000001011100001001000000001101010000101011110001000011
000000010000000000000000001000000000000110000000000010
000000010000000000000000000001001100001001000000100000

.logic_tile 11 5
000010100001000101000010100001001001000000100000000000
000000001000100101100100000000011110000000100000000000
001000000000001000000111101000011010100011010000000000
100000000000000111000100000111001101010011100000000000
110000000000001001000000000101011100001000000010100000
110000000000000001000000000000001100001000000000100000
000001000001100101100000000001000001011111100010100000
000010100001010000000000000000001001011111100001000000
000000010000000000000010001001100000100000010010000000
000000110110011101000000000001101000010110100000000000
000000011110000101000000000111100000100000010000000001
000000010110010000100000000000001001100000010001100000
000000010000000000000011100011101110000001010000000000
000001010000001101000100000000000000000001010000000000
010000010000101001000000000000001010000100000100000000
000000010000010011000000000000000000000000000010000000

.logic_tile 12 5
000010100000100101000000001101101010110100010000000000
000000000001001111000000001011111010110110110000000000
001000000010000000000000000000000000000000100100000000
100001000000100000000000000000001000000000000000000000
110010000001000111000010110000000000100000010000000000
100000001011010101000010000001001100010000100000000000
000000001100000101000000010000001010000100000100000000
000000000000000101000011000000010000000000000000000001
000100010000000000000000000011111010011110100000000000
000000010000000001000010000001001111101110000000000000
000000010000000111000000010011000000000000000100000000
000000010000000000100011000000100000000001000000000000
000000110001000000000111101000000000000000000100000000
000000011010100000000100000101000000000010000000000000
000000011110100000000000000000000000000000000100000000
000000010001000000000000000101000000000010000000000000

.logic_tile 13 5
000001000000001011100111010011111000000010100000000000
000010101000000001100011110000010000000010100000000000
001000000000001111000111001101111100001111110000000000
100001000001010101100000000011011101001001110000000000
010000000110000000000000001101101010001011000000000000
010000000110100101000000001101001111000011000000000000
000000000000001101000111100001001110101010100000000010
000010101000001101000100001011001111011101010000100000
001000010000000000000010001001111100001110000000000000
000000010000000000000000000001011111001001000000000000
000000010000000101000011110000000000000000100100000000
000000010000000000000111100000001000000000000000000000
000000010000000001100010010000001000000100000100000000
000000010000000000000010000000010000000000000000000000
010001010000000000000000001000000000000000000100000000
000000111000000000000011111111000000000010000000000000

.logic_tile 14 5
000000000000001000000011111001100000011001100000000000
000000000100000111000011001011101000010110100000000100
001010001110000000000110100000000000000000100100000000
100000000000000000000011110000001100000000000000000100
110010100000000000000000011000000000000000000100000000
100000000000000000000011101001000000000010000000000100
000000000000100111100110001000000000000000000100000000
000000000001010000000000001011000000000010000000000000
000010010001110001000010001001011111110100010000000001
000000010110100000000000001101101010110110110000000000
001000010000000000000010010000000000000000000100000000
000000010000000000000010101101000000000010000000000000
000100010001000000000000000000001100000100000100000000
000000010100101111000000000000010000000000000000000000
000000010000000000000000000001000000101001010000000000
000000010000001001000000000111100000000000000000000000

.logic_tile 15 5
000000100000000000000111000001011011001111110000000000
000001000100000101000010011001111100001001010000000000
001000001100000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000001000000010000111101010000010100000000000
100010000000000001000000001111001000100001010000000000
000000000000010000000000000111101010000010100000000000
000000000000000000000010000000010000000010100000000000
000000111100000000000000010000000000000000000000000000
000000010000000000000010100000000000000000000000000000
000000010110001000010000000000000000000000000000000000
000000010000000011000000000000000000000000000000000000
001000010000000000000011100000000000000000100100000000
000000011010000000000000000000001101000000000000000000
000001010000000101000000000000000000000000000000000000
000000110000000001100000000000000000000000000000000000

.logic_tile 16 5
000000000000000000000000000101100000000000000100000000
000000000100000000000010010000000000000001000000000000
001011000000001111000000000000011000000100000100000000
100011100000000111100010010000000000000000000001000000
010000000001101000000000001000000000000000000100000000
010000000110111111000000001001000000000010000000000000
000010101000000000000000010000000000000000100100000000
000001000000101001000011010000001010000000000000000000
000010010000000000000000001101111000010111100000000000
000000010000000011000000000111101100000111010000000000
000000011100000000000000000000000000000000100100000001
000000010000000000000000000000001111000000000000000000
000010010000000001000000000000000000000000100100000000
000001010000001111000010000000001110000000000000000000
000000011110010001100000000000000000000000000110000000
000000010000100000100000000111000000000010000000000000

.logic_tile 17 5
000000000000100000000000010000000000000000000100000000
000000000001010000000010000011000000000010000000000000
001010001110000000000110000001001110000001000000000001
100001000000000000000000001101111010000000000000000001
000000001010001000000010000000001100000100000100000000
000000000000000001000010100000010000000000000000000000
000000000000100000000010100000000000000000000100000000
000000000001001101000100001111000000000010000000000000
000000010000001000000110101111011110110000010100000001
000000011000000101000000001011001011010000000000000100
000001011110011000010000010000000001000000100100000000
000000110000001101000010000000001111000000000000000000
000000010000000000000110011101100001101001010100000001
000000011110010101000010100011001101111001110000000000
000000010001011000000000010011111011111100010100000001
000000010110000001000010100000011001111100010010000001

.logic_tile 18 5
000000000000000101000000010001000000000000000100000000
000000000000000000100011100000000000000001000000000000
001000000000000000000010100000011110000010100000100000
100000100000000000000110111101000000000001010000000000
010010001100000101100000000000000001000000100100000000
010000000000001101000011100000001001000000000000000000
000000000000000101000111100000011010000100000100000000
000000000000000000100000000000000000000000000000000000
000000010010000000000000010000000001001001000000000000
000000010010000000000011000101001011000110000000000110
000010110000000000000000000011000000110110110000000100
000000010000000000000000000000101010110110110010100000
000000010000000000000000000001100000000000000100000000
000000010001000000000000000000100000000001000000000000
010000010000000001000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.ramb_tile 19 5
000000000001000000000000000000000000000000
000010000000100000000000000000000000000000
000000101010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000001010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011110000000000000000000000000000000
000000010001010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 5
000010000000000000000010100011000001000000001000000000
000000000000000000000010010000101011000000000000001000
001000000000001000000111100011101001011110111000000000
100000100000000111000110010111101010010010000000000000
010000000000000101000000000011101001001100110000000000
010000000000000000000000000000101000110011000000000000
000000001000001000000010100011100001010000100000000000
000001000000000111000000000000101100010000100000000001
000000010000001000000110001001111110111000100100000001
000000010000000011000000001001101100111100010000000000
000000010001001001100110111101100001000110000000000000
000000010000000001000010101011101110000000000000000000
000000110000001001100000011111001111000111000000000000
000000010000001011000010001111011100000001000000000000
010000010000001000000110111111001010100000000000000100
100010110000010001000010001111001001000000000000000000

.logic_tile 21 5
000000000100101101000110110001000000100000010000000000
000010100000011011100010100001001010101001010000000000
001000000000000101000000010111011110000100000000000000
100010100000100000000010000000011001000100000000000000
110000000000000101100010101011111001100100000000000000
110000001010000000000100000101101001100000000000000000
001000000000001101100000000000011011000000110000000000
000000000000000001000011110000001000000000110000000000
000000010000000000000110000101111100001101110000000000
000010010000000000000000001001111110000100110000000000
000000011100000001000110010001001111110010100000000000
000000010000000000000011001111001010110001000000000000
000010110000001111100111111011001111100011010100000000
000000010000000001100110001001101101011011100000000000
010000010000000001100111011111101011111111110100000000
100000010000000000000011000011011111010111100000000000

.logic_tile 22 5
000000100000010101100000001001000000101001010000000000
000011100000000000000010011011001111001001000000000001
001001000000101000000110000111011101001000000000000001
100000100001000001000010100001111010010110100000000100
010010100001010000000110000001101010111111100000000000
010000000110101111000000000111101011111110000000000000
000000000000001000000010011000011010010100000000000000
000000000000000111000010000101010000101000000000000000
000000010000001000000000001101001111100011110110000000
000000011100001001000000000111011000110011110001100000
000001010000000000000000000011000001010000100000000000
000000010000000001000011100000001010010000100000000000
000010010000010011100110011101011011101110000110000001
000000011100100000000110000111011001111110000001000001
000000010000000001100000000111111100010100000000000000
000000010000000000000000000000000000010100000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000010000000010000000000000000000000110000110000001000
000001000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010001010000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000100000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000001000010100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000111100011110001000001000000001000000000
000001000000000000000111110000001001000000000000001000
000000000000000001000111010011000000000000001000000000
000000001110000101100011000000101110000000000000000000
000000000001000000000000000011000001000000001000000000
000000001000100000000000000000001000000000000000000000
000000000000001000000000000111000001000000001000000000
000000000000000111000000000000101000000000000000000000
000000000000000001000000010101100000000000001000000000
000000000000000000100011100000001001000000000000000000
000000000000000000000010000111100001000000001000000000
000000000000001111000111110000101101000000000000000000
000000000000001000000111100001000001000000001000000000
000000001000001111000100000000101100000000000000000000
000000000000010000000011100011100001000000001000000000
000000000000100000000100000000101001000000000000000000

.logic_tile 2 6
000000000000000000000011100001000000000000001000000000
000000000000000000000000000000101110000000000000010000
000010000000010000000000000101000001000000001000000000
000001001100100000000000000000001100000000000000000000
000000000000000101100000000111000001000000001000000000
000000000000000000100011100000001010000000000000000000
000010000001010111100000000011100000000000001000000000
000001000001100000100000000000001101000000000000000000
000000000000000000000011100101000001000000001000000000
000000000000000000000000000000101110000000000000000000
000001000000001001000000000011100001000000001000000000
000010000000000111000010000000101111000000000000000000
000000000000000001100110000111100000000000001000000000
000001000000100001100100000000001111000000000000000000
000010000000000111000000010000001000111100001000000000
000001000000000001000011110000000000111100000000100000

.logic_tile 3 6
000000000000000000000110000111001000010100001100100000
000000001000000000000000000011000000000001010000010100
001000101011010000000000011101001000010100001100000000
100001001100100000000010000011000000000001010000000100
000000000000000001100000000111001000010100001110000000
000000000000000000000000000011100000000001010000000000
000010100100000000000110001000001000000100101110000000
000001001110000000000000000011001001001000010000000000
000000000000000000000000000000001001000100101110000000
000000000000000011000000000011001100001000010000000100
000011100010001001000000001111101000010100001100000000
000001000000000001000000000011000000000001010000000110
000000000000001000000000010000001001000100101110000000
000000000000000001000010000011001001001000010000000100
110010100100100001100000001101101000010100001100000000
100001000001000000000000000011100000000001010000000110

.logic_tile 4 6
000010100000010000000000010101000000000000001000000000
000000000000000000000010010000000000000000000000001000
001000000100000000000110000111011010000001011100000001
100000000000000000000000001101000000010100000001000000
000000000000001000000000010000001000001000011100000001
000000000000001001000010011001001101000100100000000000
000010000000101001000000010111001000000001011100000001
000001000000010001000010001101100000010100000000000000
000000000000000000000000010101101000000001011110000000
000000000000000000000010001001000000010100000000000000
000000000100100000000000000111101000000001011110000000
000000000001010000000000001101000000010100000000000000
000000000000000001100110000101101000000001011100000000
000000000000000000000000001001100000010100000000100000
110000000000000001100000000000001001001000011100000000
100000100000000000000000001101001001000100100000000010

.logic_tile 5 6
000000100001000011100000000000011100000100000100000000
000001000000100000000010010000000000000000000011000000
001000000000000000000000000000011110000100000100000000
100000000000000000000000000000000000000000000001000000
010000000000000000000110100000000000000000100100000000
010000000000000001000000000000001101000000000011100000
000010000001010000000110110000000000010110100000000000
000011000000100000000011110101000000101001010001000000
000000000000000000000000000001000000010110100010000000
000000000000000000000010010000000000010110100001000000
000000001000100101100000000000000000000000000101000000
000000000000000001110000001111000000000010000000000001
000100000000000000000000010101101011100010010000000100
000000000000000000000010111101101011000110010000000000
110000001010000001000000000011100000010110100001000000
100010000001010000100000000000000000010110100000000000

.ramt_tile 6 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000010000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000100000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000

.logic_tile 7 6
000000000110000001100000000001011010000011010000000000
000000000000000101100010100111011011000011110000000000
001000100100000101000010100111001010001011000000000000
100001000110000101000100000001011011001111000000000000
000000000000000001100110000011000001101001010110000010
000000000000000000000110110011001000011111100001000000
000001000000100000000010100000011010000000110000000000
000000001110000000000010110000011111000000110000000000
000000000000001011100000000000000000000000000000000000
000000000100000001100000000000000000000000000000000000
000000000000000000000000001001001000111110100100000101
000000000000000000000000001001010000111100000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000011100000010000000000001101000000101001010100000101
000000000000000000000000000001000000111111110010000000

.logic_tile 8 6
000000100000100011100110101111000000001001000000000000
000000000001010000000000001111101101000000000000000000
001000000000100000000111111011001110101001010000000000
100000001000010101000010000101101111000110100000000000
110000000001010000000110110011111101101001010000000000
110000000000000000000010001011101101001001010000000000
000000000000001000000000000111111100101000000000000000
000000100000001011000000000000010000101000000000000000
000000000000000001000010100101001100110100000000000000
000000000000000111000011100000111011110100000000000000
000000000000001011100010100011111001010110100000000000
000000000000000001000010010011011001000010000000000000
000000000001010111000010000001011110100000000000000000
000001000100000000100110100011101110000000000000000000
000001000000000101000010100000011000110011110100000001
000010000000010001000000000000001000110011110001000000

.logic_tile 9 6
000010001110001000000110010001111111001000000000000000
000000100000000011000110011011111111000000000000100000
001000000000001101000010100001011010101000000000000000
100000000001010001000100000000010000101000000001000000
000000001000010000000000000000000001100000010000000000
000000001010000000000000000011001110010000100001000000
000000000000000000000110000111101101011100000000000000
000010000000000001000100001001111001111100000000000000
000000001111001001000000001011101101010001110100000000
000000000000000101100010101011001000000011110010000100
000000000100000001000000010001001000101000000000000000
000000000000000000100010000000010000101000000000000000
000011101100000001100000000101101110101000010000000000
000010100000000000000010000000011110101000010000000000
000110100000000101100010011011101101000000100000000000
000000000100000000000111010001101100000110100000000000

.logic_tile 10 6
000010000001100000000000010111001010101111010000000010
000000000000100101000011011101111010011101000000100110
001000000000001101000110011000001110001011100000000000
100000000000000001100010100011011100000111010000000000
000000000000000101000011110111011100001000000000000000
000010000001011101100110001111001110001001010000000000
000000000000001000000000000011111111101011000000000000
000001001010000011000010100000001011101011000000000000
000000001001000111000011001001111001000001000000000000
000000000000100000100110100111101001001011000000000000
000000100000000011100000000111101101100000000000000000
000000000000001111100010101011111000000000000000000000
000001000000001111000011111101011010110000000000000000
000010000000100111100010101011001000111001010000000000
000000000000000011100010000001011000111101010100000001
000000000000000000100000000000100000111101010000000010

.logic_tile 11 6
000000000000000101100000000000001101010011100000000000
000000000000001101000000001111001110100011010000000000
001000000000100000000000000101011101101011110000000010
100000000001010000000000001011001110100010110000100100
010000000111000001000011100101000000000000000000000000
110000000000000000000010000011100000010110100000000000
000000100001010001000111110001001011111010100010000000
000001001010000000000010000111001011110110100000100100
000000001100011011100111000000011100000100000100000000
000000000000000101100100000000000000000000000000000000
000010000000001111000000000101100000000000000100000000
000000000000000101000000000000100000000001000000000000
000000000001000000000110111111011111001110000000000000
000000000110100101000011100111111010000100000000000000
010000000001010001000111110111101100111000100000000000
000000000110000101100110100000101000111000100000000010

.logic_tile 12 6
000010000000010000000000010011101101101110000000000000
000000000101000000000011100000011111101110000000000000
001100001000001101100000001000011100000010100000000000
100100000000000101000010101011000000000001010000000000
110000000001000000000011100001111101010010100000000000
110000000000100101000100000011011001110111110000000000
000001001110001101000000000101011101111000000010000000
000000000000001001000010010111111101111101000000100000
000100100000011000000110110101100000000000000100000000
000101000000000111000010000000100000000001000000000000
000000001100101111000010001011011110100110010000000000
000000100001011111000111110101101110101110010000000001
000000000001001000000111000101011100100110010010000001
000000001010000111000000001001011100011010100000000000
000001001110110101100010000101111000111001000010000000
000010100000110000000100000000001110111001000000000000

.logic_tile 13 6
000000000000000000000000000101101101011110100000000000
000001001010000000000011110111101110011101100000000000
001000000000000001100000000000011010000100000100000000
100000001000000000100000000000010000000000000000000000
010000001110000001100010001011111101011011100000000000
010000000000100000000010000101101110101011010000000000
000011000001010101000011101111101110111111110000000010
000010100000100000000110101111001101000000100000000001
000000100110000001100010000101000000101001010010000000
000000000001010000100000001101100000000000000000100010
000001000000000101100110000011101110000010100000000000
000010001000000001000100000000000000000010100000000000
000000000000100001000000000001111101011011100000000000
000000000000010000100000000101001110101011010000000000
010000000000010001000011111111100000010110100000000000
000000000000000000100110000011100000000000000000000000

.logic_tile 14 6
000000000011000111100010110000000000000000100100000000
000000001110100000000010000000001110000000000000000000
001010000000000001100010000101011111110011110000000000
100000000000000000000110100011011110110001010000000000
110010000000000111100000000001100000000000000100000000
110000000000000000100000000000100000000001000000000000
000000000000000001100111100001011011101011010000000000
000000001000100000000110001001101100100111010000000100
000000000000100111000000010001000000000000000100000000
000000000010000000000010100000000000000001000000000000
000000000000100111000010001101111101000000010000000000
000000000001000000000110001111111101000000000000000001
000000000000000111100010001011011011110110010000000000
000000101000000000100000001111011110011001100000000011
010000100000001101100011011011011001101110010000000000
000001000010000001000011000001111100101101010000000000

.logic_tile 15 6
000000001110000101100000000000011000110000000000000000
000000000000000000000010110000011111110000000000000000
001000000000011111100111000001100000000000000100000000
100000000110100111100111010000100000000001000000000000
110100100000001001100010100000011010000100000100000000
010000000000000001000010100000000000000000000000000000
000000000000000101100000010111001001110100010000000000
000000000010001101000011100101011011110110110001000000
000000000000001000000000000000011100000100000100000000
000000000000000111000011110000000000000000000000000000
000000000001010001000110101101011011011011100000000000
000000000000000000000000001011001000010111100000000000
000000000000000011100010000000000000000000100100000000
000000000000000000000100000000001100000000000000000000
010000000000000000000000000101011000101000010000000010
000000000000000000000000000001101011010110100001000001

.logic_tile 16 6
000001000000100000000000000000000000000000000000000000
000010100111000000000000000000000000000000000000000000
001000001100000000000000000000000000000000000000000000
100000000000100000000010100000000000000000000000000000
110010100000010000000010100000000000000000000000000000
100000001000000101000000000000000000000000000000000000
000000000000001000000000000101000000000000000100000000
000000000000000101000000000000100000000001000000000000
000001000000010000000000000101000000000000000100000000
000000000100000000000000000000000000000001000000000000
000001000000101000000000001111011100010100000000000000
000000100001000001000000000101000000111101010010000000
000010000000100111000000001000000000000000000100000100
000000000001000000100000000111000000000010000000000000
001000001000000011100000000000011000000100000100000000
000000001110000000100000000000010000000000000000000000

.logic_tile 17 6
000000000000000001100000000111100000000000000100100001
000000001010000000000010110000000000000001000000000000
001000000010100000000111110011011001010110100000000000
100010100001010000000011111011011001101000010000000000
110010000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000001000000100000000010110000000000000000000000000000
000000100000010000000011110000000000000000000000000000
000010000000001000000110101001000000110000110000000000
000000000010001011000000001101001001010000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000001000001000000000001011001001101000000000000000
000000000000000101000000001101011001100000000000000000

.logic_tile 18 6
000000000000000000000110000101101010000000000010100000
000000000110000000000010110011111010000000010011000011
001000000000001000000110001111101110101101010100000000
100000000000010011000000000111001111111111110000000000
010000000000100101000111101111011100000010100000000000
010000000001000000100111110011000000000011110000000000
000000000000000001100000000000011100000001010000000000
000010000000000000000010110111000000000010100000000000
000000000000100000000000000000000000001111000000000001
000000000011000001000000000000001010001111000000000000
000000000000000011100000010101101010101000010100000000
000000000000001001000010011001011110111100110000000000
000000000000111001100000010111011110010100000100000000
000000000001011011000010000000110000010100000000000000
010000100110001101000000010011111111111101110100000000
010001000000001001100010001111101001111101010000000000

.ramt_tile 19 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000001001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000010110001000001000000001000000000
000000000000000000000010000000101000000000000000001000
000000000000000101000010110111101001001100111000000000
000000000010000101000110010000101111110011000000000000
000000000000000000000110000111101001001100111000000000
000000000000000000000000000000101001110011000000000000
000000001011000000000110011101101000110111100000000000
000000000000001101000110010101100000000100100000000000
000000000000001001100000000101111010000000100000000000
000000000000000111000000001001011011100000110000000000
000000000000001000000110011011011101110000100010000000
000000000000000101000010000001001101110000110000000000
000001000000000000000111001101101101010000110000000000
000010000000000000000100001111001110000000010000100000
000000000000001111000010011111011101010110100000000000
000000000000000001100011000111111001000110100000000000

.logic_tile 21 6
000000000000000000000110110011011110000100000000000000
000000000000000000000010000000001011000100000000000000
001000000000100000000000000111100001000110000000000000
100000000000010000000010100000101010000110000000000000
110001000000011011100111011101001110110010110100000001
110000000000100001100110101011001001110001010010000001
000000001000001111000111010011001101101011110000000000
000000000000000001000010011001011110010110110000000000
000000000001100011100000011000001101000001000000000000
000000000000100001000011101001001100000010000000000000
000001000000000000000000010111111010101011010110100000
000010100000001101000010000101011110100011010001100000
000000000000001000000111101101100000010000100000000000
000000000000000111000000000101101010110000110000000000
000000001100000001100110010001111101100000010000000000
000000000000001101000011111101101111010000010000000000

.logic_tile 22 6
000010000001010000000110011111101100110110110100000000
000001000000000000000010100111011100010001110001000100
001000000000000101100000000101101000100000010000000000
100001000000000101000000000101011110010100000000000000
110010000000001011100110011101001001101000000000000000
110000000000001011100010000101011000100000010000000000
000000000000001011100000001101011111101011100110000001
000000000000001011100000000011101111101011010000000000
000010100000001001100010100000001100000011100000000000
000001000000000001000100000101001001000011010000000000
000000000000000001100000001111111100010110100000000000
000000000000000001000000000001100000000010100000000000
000000000001001000000111100000001011000011100000000000
000000000100100001000100000101011000000011010000000000
000000000000001111100110010101101001110000010000000000
000000000000000001100010001001011010010000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000100000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000010000000000000000000000110000110000001000
000001000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
001010100000000000000000000000000000110000110000001000
000001001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000000000000010000111000000000000001000000000
000000000100000000000010010000001110000000000000010000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000010101100000000000001000000000
000000001000000000000011110000101001000000000000000000
000000000000010000000011100101100000000000001000000000
000000001100100000000011100000101101000000000000000000
000000000000001000000010000111100000000000001000000000
000000000100101111000111110000101111000000000000000000
000010100000001000000000000011000000000000001000000000
000000000000001111000000000000101011000000000000000000
000000000000001111000111110111100001000000001000000000
000000000000000111100111100000001111000000000000000000
000010000000000000000011110011000000000000001000000000
000000001100001111000111000000001001000000000000000000

.logic_tile 2 7
000010100000000011100111100111000000000000001000000000
000000000000000000000100000000001100000000000000001000
000000000000011001000000000111000000000000001000000000
000000001010100111100000000000101001000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000001000000000000000000000
000010100001011000000111110011100001000000001000000000
000001000001101011000011100000101011000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000001001000000000000101110000000000000000000
000011100000000101100000010111100001000000001000000000
000011000100000000100011010000101100000000000000000000
000000000000001111000010010001100000000000001000000000
000000000000000111100111010000001110000000000000000000
000010100001010011100111000101100001000000001000000000
000011101110100000100100000000101010000000000000000000

.logic_tile 3 7
000000000100001001100000001000001000000100101100000001
000000000000000001000000001001001000001000010001010001
001000000010101000000110001000001000000100101110000001
100000000000000001000011101011001000001000010001000000
000000000000000000000000011101001000010100001110000000
000000000000000000000010001001100000000001010000000010
000000000100010000000000001111001000010100001110000001
000000000000000000000000001011100000000001010000000000
000000000000000000000000001000001001000100101100000000
000000000000000000000000001001001000001000010000000111
000000100110000000000110101111101000010100001100000000
000001000001000000000100001011000000000001010000000111
000000000000000000000110001111101000010100001110000000
000000000000000000000000001001100000000001010000000010
110000000100010001100000010001101001000100100100000000
100000000000100000000010000000101001000100100000000110

.logic_tile 4 7
000000000000001001100000011000001000001000011100000000
000000000000000001000010000011001000000100100000110000
001000000100001001100000000000001000001000011100000000
100000000000000001000000001011001000000100100000100000
000000000000000000000110001000001000001000011100000000
000000000000000000000000000011001001000100100000100000
000010100000000000000000010101001000000001011100000000
000000000000000000000010001011100000010100000000100000
000000100000000000000111001000001001001000011110000000
000000000000000000000000000011001000000100100000000000
000000101000100000000000000000001001001000011110000000
000001000000000001000000001011001000000100100000000000
000000000000000000000000001101101000000001011100000000
000000000000000000000000000011100000010100000000000010
110000001001110000000110000111101000000001011100000000
100000001111010000000000001011100000010100000000000010

.logic_tile 5 7
000000000000000000000011100000011010000011110000000001
000001000010000111000000000000000000000011110001000000
000000000010100111000000010000011010000011110010000001
000000000000000000000011100000010000000011110000000000
000000000000001000000110100001000000010110100000000000
000000000000010101000011100000100000010110100001100000
000000000001110000000011100000000000010110100000000000
000010001110001111000000001101000000101001010001000000
000100000000000000000000000000000000001111000000000000
000000000110000000000010000000001000001111000001000000
000001000001000000000000001101011000110110100000000000
000000000000100000000000000101111010111000100000000000
000100000000000000000010100000011000000011110010000000
000000000000000000000100000000000000000011110000000010
000010000000000000000000000111001101100010100000000000
000001001100000000000000000101111010101000100000000010

.ramb_tile 6 7
000010100000000000000000000000000000000000
000000001110000000000000000000000000000000
000010000000000000000000000000000000000000
000001001110000000000000000000000000000000
000001000001010000000000000000000000000000
000000100000000000000000000000000000000000
000010101000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 7 7
000000100000010000000000000000000000000000000000000000
000000001100000000000010100000000000000000000000000000
001000000000000000000000000101001110111100010110000000
100000001100000000000011100000001110111100010001000101
110000000000000111100000001111101010111110100000000000
010000000000000111000000001101100000101000000000000000
000000000000010101000010100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000111000011100111100000110110110000000000
000000000000000101000100001001101111100000010000000000
110010000000100000000000001101111000111110100000000000
100000000000000000000010001111010000010100000000000000

.logic_tile 8 7
000000000000000101000010100101101110100000000100000011
000000000000000000000110000000011010100000000000000101
001000001010000001100000000111001000000001010000000000
100000000000000000100000000000110000000001010000000010
110000000000000001000010011011111111110000000000000000
010000000000001001100110000111111101100000000000000000
000001100111000000000111011101001011000000010000000000
000001000100101101000111110101011011000000000000000000
000000000000000000000110000001001010111111010110000000
000000000000000000000010000000001110111111010000000101
000010100000000000000111010101101100111110100000000000
000001000000000000000011010000110000111110100000100000
000001000000000101100110110001011000111101010100000000
000000100000000000000010100000100000111101010010000001
000000000111000011100000000000000000111001110110000111
000000000000100000000010001011001011110110110000000000

.logic_tile 9 7
000000001011000000000000001111001110111110100000000000
000000000000001101000000001011100000101000000000000000
001010000000001000000000001001011001000000000000000000
100010100000001111000000001011001111101001000000000000
000000000000001000000010000011000000010110100000000000
000000000000000001000000001111100000000000000000000000
000000000101010111100000000011000001100000010000100000
000000101010100000100010100000101111100000010000000000
000000000000000000000111111101101111010100100100000010
000000000000000101000010101111111100101001110010000000
000000000001011000000011010101011010101000000000000001
000000000001010001000010000000100000101000000000000000
000000000000000000000111010101001100110110000100000000
000001000110001001000011010000011100110110000000000011
000001000001010000000011100000011111000011000000000000
000010101000000001000111110000011110000011000000000000

.logic_tile 10 7
000010000000011011100110001101011001000000010000000000
000000000000001001000100000111111111000000000000000000
001000000000000000000110001000000000000000000100000000
100000000000000000000000001111000000000010000000000000
110010000000000001100000010111001000010000000010100000
110000000000000000100010000000011010010000000000000100
000000000010000101100111100001000000100000010010000000
000000000110001101000000001111001101111001110001000000
000000100000001000000010110101100000001001000000000000
000001000100000011000010010000001101001001000000000000
000000000000000001100011100111011011110110010000000100
000000000000001111100010101011011101110110100010100000
000110100000000101100010011011101111010111100000000000
000000000001010111000011100101001100000111010000000000
000000000001000101000010100011101100101010100000000100
000000101100000000000011110001100000101001010000100000

.logic_tile 11 7
000000000000000000000010000001100000000000000100000000
000000000000000001000100000000000000000001000000000000
001000000001001011100110000000001010000100000100000000
100000001000101011100000000000010000000000000000000000
110000000000100111000110001101011001100011010000100000
110000000001001101000100000111011100110011110010000000
000000000000100101000010111001101111101011100000000010
000000001100000000100110010111001000010110000000000010
000000000000000000000000000001011010111001100000000000
000001000000000000000000000001111110101001000000000000
000001001101000001100010001101001010000000010010000000
000000100000101001100100001011011001000110100000000000
000000100000001001000010001111011101000000010000000010
000001001010001001100010000101001011010000100000000000
000001000000111101000000000000000000000000100100000000
000000100111010001000000000000001111000000000000000000

.logic_tile 12 7
000000100000000101000000001111011011000000100000000000
000000001010000000000010001011001111100000110000000000
001001000010011001000000000101100000000000000100000000
100000100000001111100000000000000000000001000000000000
010000000001001001000111100011111000001111110000000000
110000000000001111100100001001101110001101010000000000
000000001110000101100000000000000001000000100100000000
000000000001010001100000000000001110000000000000000000
000000100000000000000010010111001011000000100000000000
000010000000000000000010001111001111100000110000000000
000000001000000000000010000001101100111010100000000000
000010100000010001000010001011011000101010100000000001
000000000000001001100010100000000000000000000100000000
000000000000001011000000000101000000000010000010000000
010000001110011000000111000000011100000100000100000000
000000000000000111000100000000000000000000000000000000

.logic_tile 13 7
000000000000000011100110100101111111111000100000000000
000000001000000101100000001111111000111110100000000001
001000000000001001100110100101111110101011100000000000
100010100010000111100000001101101111010101010000100000
110100000000000000000111001001001010110110010000000010
100000000000001101000010100111001000011001100000000000
000001001010000001100010100000000001100000010000000000
000000100000000001100010000111001100010000100000000000
000000000000000000000000000000000001000110000000000000
000000000000000011000000000111001010001001000000000000
000010000000000001000000001111101011010110000000000000
000000000000000000000000001001011000111111010000000000
000000000000001001000110001001011011111111010000000000
000000000000001011000011110111101010101001000000000000
000010000000000001000000010000001100000100000100000000
000001001010000000100011110000000000000000000000000000

.logic_tile 14 7
000001000000000000000111011101011101110011110000000000
000010100000001001000111110101101000110001010000000000
001010000000001001000110101000000000000000000100000000
100000000000000001100000001111000000000010000000000000
110000000000000001100010011111011111110000110010000000
110000000000000101000111010111001011110000100000000101
000000000000001101000010100001001001101111000000000001
000000000110001011000000000000011000101111000010000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000001111000000000111111011010010100000000000
000000000100000111010000000101001010111011110000000000
000010100000000000000111101011101001110110110000000000
000000000000000001000100000101011100110100010000000000
010001000000001111000000001101101011111110100000000000
000010000000000011000010000011001001110100010000000000

.logic_tile 15 7
000000001110001000000110000111011011110001010000000010
000000000000011011000111111111101011110011110000000000
001010000000001000000000000101101000101001010000000000
100000000100011011000010100011010000101010100000000000
010010000000000001000110111000000000001001000000000000
110000000000000000000011011011001010000110000001100000
000000000000001001000010000000000001100000010000000000
000000000000001011000010011101001011010000100000000000
000010000000000001000011000000001100000100000100000000
000000000000000000100100000000010000000000000000000001
000001000000000001100000000001011001000111010000000000
000000100000000000100010011001111100010111110000000000
000000000000010000000110011111101111111101110000000000
000000000000000000000010000001011111101000010000000000
110001000000000000000110000001000001100000010000000000
100000101110000001000000000000001011100000010000000000

.logic_tile 16 7
000010100000100000000000010000000000000000000000000000
000001000001010000000010100000000000000000000000000000
001001000000000111100000010000000000000000000000000000
100010100000000000100010000000000000000000000000000000
110000101100010000000010000000011010000100000100000000
100001000000000111000000000000010000000000000000000000
000000000000001000000000011000000000000000000100000000
000000000000000111000011100001000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000000001011111000000000000000000000000000000000000
000000001110000000000000000000011000000010100000000000
000000000000000000000000000101010000000001010000000000
000000100000000000000000000111111010001001000000000000
000001000000000000000000001001101100001110000000000000
000001001110000000000000010000001010000100000100000100
000010100000000000000011000000010000000000000000000000

.logic_tile 17 7
000000000000101000000000000000000001010000100000000100
000010000001011001000000000001001111100000010000000000
001000001100000001100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000100001000000000000000000001100000010000000000
000000000010000011000000000001001111010000100000100000
000000001110001000000010000001011011100000000000000000
000000000000001011000000000000011010100000000000000001
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000001110100000010000001001011110100000000100000000
000000000001010000000000000001011010110100000000000000
000000000100000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 7
000000001110001000000111100111011100000001010100000000
000000000000000001000000000001111010000010010000000010
001000000000000101100111001001111011000110000110100000
100000000000001101000010111101101010001011000000000000
000000001100000111000010101011101111111111110000000000
000000000000000101000000000001001011111110110000000000
000000100000001101000111100111001011001001000100100000
000001000000001111100010001011101101000101000000000000
000000001110001111000010001011011000010111100000000000
000000000000000111000000001011011110001011100000000001
000000000000000001100110000111100001000000000000000000
000000000000001111000010001001001000001001000000000000
000000000000100111100110000011101010000011110100000000
000000000001010001000010000101001011000010110000000000
110000000000010111000000001000001100000001010000000000
010000000000000000100000000101000000000010100000000000

.ramb_tile 19 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000010100001111000010100000000100000
000000000000000000000100000000100000010100000000000000
001000000000001011100110001111101110000010000000000000
100000000000001011000000001101101001000000000000000000
010000000000000001000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000101000000111101000011010111110100000000000
000000000001000001000110111011010000111101010000000000
000000000000000000000000001101111110000010100110000001
000010000000000000000000000011000000000000000011100000
000000000000001000000010000000000000000000000000000000
000000000010001011000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010001000000000000000011101001101011000011110000000000
100000100000001111000100001011001010110011000000000000

.logic_tile 21 7
000001000000001000000110000101111001101111110100100000
000010100000000001000100000001101101000110100001100000
001000000000001001100000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
110011100000001001000011100011001111101001000000000000
010010000110001001000000000101101000010000000000000000
000000000000011101000000010000011110000011100000000000
000000000000000101000011001011011100000011010000000000
000000000110000001000110101101101111100000000000000000
000000001101010011000010000101001100110000100000000000
000000000000001000000000010101101010000111000000000000
000000000000001101000010000000011111000111000000000000
000000001000001000000000010111101000000110100000000000
000000000000000001000010000000011100000110100000000000
000001000000001000000110000001101010111000000000000000
000010100001000001000000000101001110010000000000000000

.logic_tile 22 7
000010000000000011100010110001011110000011100000000000
000001000000000000100011010000001101000011100000000000
001010100000000000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
010000000001011011100000011101101100101001000000000000
010000000000000001000010000111011100100000000000000000
000000000000000111100000000101101111111110100110100001
000000000000000001000000000101011100101110000000000000
000000000000001000000110010001001100100000000000000000
000000000000000111000010010011111010110000010000000000
000000000000000001100000000001111110000111000000000000
000000000000000000000000000000001011000111000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000001010000000000000000000000110000110000001000
000100001110100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000001100100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000010100000000000000000000101000000000000001000000000
000000000000000000000010010000101100000000000000010000
000000000000000001000000000111000000000000001000000000
000000001100000111100000000000101110000000000000000000
000000100000000111100000010101100000000000001000000000
000001001000000000100011110000101001000000000000000000
000000000000001000000000010011100001000000001000000000
000000000000001011000011100000001000000000000000000000
000000100000001000000111110011100000000000001000000000
000001000000000111000011010000001101000000000000000000
000000000000001111000011100001100001000000001000000000
000000000000000011100100000000001101000000000000000000
000000000001001111100011100101100000000000001000000000
000000001000001011000100000000001110000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000001101000000000000000000

.logic_tile 2 8
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000001000000000000000010000
000000000000000111000111100011000001000000001000000000
000000000000001111100000000000001001000000000000000000
000000000000000000000000010011100000000000001000000000
000000000000000000000011110000101101000000000000000000
000000000000000111100000000111000000000000001000000000
000000000000000000000011110000001101000000000000000000
000000000000000000000111100111100000000000001000000000
000000000000001111000011110000001111000000000000000000
000010100001010111000110100111100001000000001000000000
000001000000100000100011100000101011000000000000000000
000000000000000101100011100001100001000000001000000000
000000001000000000000000000000001010000000000000000000
000000000000010000000111000011100000000000001000000000
000000000000100111000100000000101011000000000000000000

.logic_tile 3 8
000000000000000001100110001001011100101000000000000000
000000000000000000100111101011010000000010100000000001
000000000000001111100110000000001010000011110000000000
000000000000001111100111100000000000000011110001000000
000000000000000111000000011001111011100010000000000000
000000000000000000000010010001001010000100010000000000
000000000000001001100000010011000000010110100000000000
000010001100011001100010010000000000010110100001000000
000000000000001000000000000001111011100010000000000000
000000000000000011000000001111111110000100010000000001
000000000010100101100010011001011000100010100000000000
000000000000000000000010000011111011010100010000000000
000000000000000000000010000101001000110110100000000000
000000000000000000000000000101111001110100010000000000
000000000000000111000000000001000000010110100010000000
000010000000010000100000000000100000010110100000000000

.logic_tile 4 8
000000000000001001100000000000001000001000011100000000
000000000000000001000000000101001000000100100000110000
001000000000000000000000001000001000001000011100000000
100010001110010000000000001101001000000100100000100000
000000000000000001000000000000001000001000011100000001
000000000000000000000000000101001101000100100000000000
000000000110101000000000011000001000001000011100000001
000000000000000001000011011101001101000100100000000000
000000000000000000000110010101101000000001011110000000
000000000000000000000010000101000000010100000000000000
000010001011010001100110001000001001001000011110000000
000001001100100000000000001101001100000100100000000000
000000000000000000000000000111101000000001011100000000
000000000000000000000000000101100000010100000000000010
110100000000100000000000011000001001001000011100000000
100100000000000000000010001101001101000100100000000010

.logic_tile 5 8
000000000000001001000111010001001010100000000000000000
000000000000000001100010001001001011000000100000000000
001011001000000000000000001001011100100000000000000000
100001000000010000000000001101001001000000000000100000
110000000000000111000011110011101011100000100000000000
110000000000000111000010100000011010100000100000000000
000010001110100101000000000000000001001111000010000001
000001000000000000000010110000001111001111000000000000
000100000000000000000010000000000001000000100100000001
000000000000000000000100000000001111000000000000000100
000000000010000001000000000000011100000100000111000000
000000000000000001000010000000010000000000000000000000
000100000100010000000011100000000000001111000010000000
000000000000000000000100000000001010001111000010000000
110000000000000000000010000000000000000000100110000000
100000000000000000000110010000001101000000000000100000

.ramt_tile 6 8
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000010000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000001110010000000000000000000000000000
000010000000000000000000000000000000000000
000000000110000000000000000000000000000000
000001001010000000000000000000000000000000
000010000001010000000000000000000000000000

.logic_tile 7 8
000100000000010101000000010001000001010110100000000000
000000000001010000100010001001001110000110000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000111100110000000001110100011110110000010
110000000000101111000000000101001101010011110000000001
000000000000000000000000000011011100101011110100000011
000000100100000000000000000101110000000011111000000000
000000000000010000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000001010001000000110100001000001010110100000000000
000000001010100001000100001101001110000110000000000000
110000100000000001000000000000000000000000000000000000
100001000000000000100000000000000000000000000000000000

.logic_tile 8 8
000010001110001111100000000000000001100000010000000000
000000000000000001100010001011001101010000100000000000
001000000000010000000000001000011000110110100100000000
100000000001000101000010101101011101111001010010000000
010000000000000000000000000001000001001001000000000000
010000000000100001000000000000001100001001000010000000
000000000000000000000010011001001111000000010000000000
000000000000000000000010001111001100000000000000000000
000000000001001001100010010000011110000000100000000000
000000000000000011100110000111011100000000010000000000
000001000010000011100000000001111010000010000000000000
000000000100000001000010000000011111000010000000000101
000011000000000011100110111111000001010110100000000000
000010100000100001100010101111001110100000010000000000
110000000000000001100110000000001110110000010000000000
000000000000000000000010000011011010110000100000000000

.logic_tile 9 8
000000000001000000000010111101001110000111000000000000
000000000000101111000110011001101111001111000000000000
001000000100001000000010101101000001001001000000000000
100010000100001001000011111001101100000000000000000000
110000000000001111100010101101011011101001010100000001
010000000000000101100010100001001010110110100001000100
000000000000011111000010110101011011111101000100000010
000010100100100101000111010111011011111100000001000100
000010100000000001100000000001011111110110100110000000
000000000000000001000011100011111101110000000000000000
000000000001000101000000001001011000000000000000000000
000000000000100000000010001101011110100000000000000000
000001000000000011100010101011000001111001110100000100
000000101100000101000000000111001111111111110000000000
000000000000000001100011100001001111100000000000000000
000000000000000000000110000000101100100000000010000000

.logic_tile 10 8
000000000000000000000111110111111000101000000010000010
000000001110000000000110010000010000101000000000100000
001010000001000101000111001111000000000000000000100100
100000000001011101000110100011100000101001010000100010
010100001001010000000111100000001011110000000000000000
110000000000000000000010100000011101110000000000000001
000000000000000101000110000001011110110110100100000001
000000000100000101100000001011101001110000000000000000
000000000000000000000010101000001011100000000000000000
000000000000000000000100000001011101010000000000000000
000001000000000011100000000000011000000000110000000000
000000001010000000000010110000001111000000110001000000
000010000001000000000011011001101100010110100100000000
000000001110110000010010001101010000101011110001000000
000000000000001001100000001001111010000001010000000000
000000001100000011100000000101100000101001010000000000

.logic_tile 11 8
000001100111110001000000001101001011010100000000000000
000000000001010000000010011001011100100100000000000000
000000000000001011100111111011100000000110000000000000
000000001010000001100010111001001010101111010000000000
000000000000100001100010100011101101000000010000000000
000000000000010111000010011101101101000000000000000000
000000001010100000000111001101111100001010000000000000
000000100001000000000000000001101011000110000000000000
000010100000000101000000010001011111010000100010000100
000000000000000000000010101011011111010001110011000110
000000000000000101100010100000000001000110000000000000
000000000000000101000010100011001101001001000000000000
000000000001000000000010100000011100111000100000000000
000000000000000000000010101001001010110100010000000000
000010000000010000000110110001101110000010100000000000
000001000001100000000010101111010000000000000000000000

.logic_tile 12 8
000010101000000001100111101101111000001110000000000010
000000000001010000100011110001001101001000000000100000
001000000000000101000111100111001111101111010000000000
100000001000100111000000001111011001000010100001000100
010000100001010111000000011001011010001010000000000000
010001000000000000100010010101001101001001000000000001
000010000000000111100111001111011100111101010010000000
000001000000001101000100000111000000010100000000000100
000010000000000101100000011101011010001010000000000000
000001000000000000000011000111101101001001000000000000
000001000000001000000000000101101101000010010000000000
000010101100000101000000001001111010000010100000000000
000000000000000011100110110101101100010000110000000000
000000100000000000100010100101001101000000010000000000
000000000000111111000000000000000000000000000100000000
000000000001110001000000000011000000000010000000000000

.logic_tile 13 8
000000000000001111000000010111011100000010100000000000
000000001100001111000010010000100000000010100000000000
000000000000001000000110011001001100101000010010000000
000000000000001111000111011001001111010110100001100000
000000100000000111000000001001011110110100000000000000
000000000001010000000011110111001101111010100000000000
000000000000010101000000000011101100101001010000100010
000000000000000101000000001101101111101010010010000001
000000000000000101100111010011011111010111000000000000
000000000000001001000010100000001000010111000000000000
000011101000000001000000000101101101101010100000000000
000011100100000000000010101011001010101010110000000001
000000000000000000000000000111101111000100000000000000
000000000000000001000010101001001001101100000000000100
000010000000000111000000000011001011000010000010000000
000001000000001101000000000111101110100001010000000000

.logic_tile 14 8
000000000000010111100000011101000000101001010000000000
000000000000000101100010010101000000000000000000000000
000000000000100101000111010111011100101100000000000000
000000001110010000000010011101111000111100000010000001
000000000000001011100010000101011100100010010010000010
000000000000001111100010110111101111011011100000000000
000100000000000111100000000111001011110110010000000010
000100000000000001100010101101101000100110010000000100
000000100000001101100000000101001111111000100001000100
000000000000000001100000001111111001111100000000100000
000000000001010001100000011011001000101101010000000000
000000100000100000000010011001011100011101100000000000
000000000000000111000011010101101010101000010000000100
000000001110000000000010101101111111101001010001000001
000000000001000000000000000001001111101001010000000100
000000000000100000000000001101011010101001000000000000

.logic_tile 15 8
000000001100000101000010101011001010011110100000000000
000000000000000000000110100011001100011101000000000000
000000000000000101000000000011011110110000010010100100
000000000000000000000000001111111001110001110001000100
000000000000001000000010011111101010111101010000000000
000000000000001011000010011111010000101000000000000000
000000100000000001100000010111011111101001110011000010
000010000000000001100011001111011101101000010001000010
000000000000001101000000011001001111101010010010000101
000000001110001011000010100101011111101001010000000001
000000000010000000010110111001011101101101010010000000
000000000000000101000010001111111011011101100000000000
000000000001010101100010100101100000100000010000000000
000000000000100000000010110000001111100000010000000000
000000000000000000000111000101011111110011000000000000
000001000000001001000010001111111000110011010001000100

.logic_tile 16 8
000000001100001000000010100000001000101000000000000000
000000000000000001000100001011010000010100000000000000
001000000001011101000111111000001011101100010000000000
100000000000000111100110000001011101011100100000000000
110000000000000000000010100111011111111001000000000000
100000000000000111000000000001111000111111000000000000
000000000000000000000000011000000000000000000100000000
000000000000010000000011011001000000000010000000000000
000000000000000000000000011011101111111101110000000000
000000000000000000000011000001011110101000010000000100
000010000000000001000010000000000000100000010000000000
000000000000000000000011001001001010010000100000000000
000000000000010000000000010000001001110000000000000000
000000000000000000000010010000011101110000000000000000
000000100000000001100000001001111000101001110000000000
000001000000000000000010001101101111010101110000000000

.logic_tile 17 8
000000000000000000000011110101100001010000100000000000
000000000000000000000110000000101111010000100000000000
001000000000001000000000000000011111110000000000000000
100000000000000111000000000000011011110000000000000000
000000000000000001100000000011101010101000010100000000
000000000000000101000000001001001010110100010010000000
000000000100000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000100001000000000000000001011101001001000000000000
000101001010000000000010001011111000101110000010000000
000000000010100101100011100000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000001000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 8
000000000000001101100000010001001111100011110100000001
000000000000000101000011010000011101100011110010000001
001000001100000001100011110001001010000001000000000001
100000000000000000000111110000101100000001000010000000
000000000010000001000000011101101111110110110000000000
000000000010101101100010101101101001110001110000000000
000000000000011000000010100000011001000001110000000000
000000000000100111000011100101011011000010110000000000
000000000000000001000110011011101100101000010100000000
000000000000000000000010010011011101110100010000100000
000001000000001001100000011001001101111001010100000000
000000100000000001100010000001011010110000000000000000
000000001100001000000000010101011110111001010100000000
000000000000000001000010001011111000110000000000000000
000000000000000000000000010000011001000011000010000000
000000000000000000000010000000011001000011000000100010

.ramt_tile 19 8
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000001000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 8
000010100000001000000000001001101111111001010110000000
000001001000000011000000000101101100111111110000000000
001000000000001101000110000011011001001011000000000001
100000000000000001100010110000001101001011000010000110
000000001110000101000000011011101010101001010100000001
000000000000000000000010001101110000111101010001000000
000000000000000001100010111001011001101000010100000000
000000000000000000000111101101011111101000000001000000
000000100000001000000000000111001010000000100000000100
000000000000000001000000000111011010000000000000000000
000000000000001000000010001101101101000100000000000000
000000000000001111000010011011101000101000000000000000
000000000000000111100000001111111010100000010100000100
000000000000001111100000001111111000010000010010000010
000000000000000011100110111011111110000000000000000000
000000000000000000000010001011100000101000000000000000

.logic_tile 21 8
000000000000001111100000011101100001111111110100100000
000000000000000001100010101111101010011111100000000000
001000000000000000000000010011011010000000000000000000
100000000000000000000010101101110000000001010000000000
010000000000001000000011110001011100000111110000000000
110000000000000101000010100000001100000111110000000000
000000000000000001100011111001101100010111100000000000
000000000000000000000110000011101100001011100000000000
000000000110001111100111110101000001001001000000000000
000000000000000111100010000000001110001001000001000100
000000100000000111100111001001001111010100000000000000
000001000000100000000100001111111101000100000000000000
000000000000000000000110000101001101010110110000000000
000010001010000000000000000001011110011111110000000000
000000000000000101000111100111100000100000010000000000
000000000000000000100010110000001010100000010001100000

.logic_tile 22 8
000000000000000101100000001011001111011110100000000000
000000000000000000000000001001001000011101000000000000
001000000000001000000000001111011011111110110100000000
100000000000000101000011110011111011110110110000000010
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001000000110111011101100010000000000000000
000000000000001111000010000111001000110000000000000000
000000000000001001100000000000000000000000000000000000
000010100000000001010011110000000000000000000000000000
000000001100001111000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000001000000110000101101110101000000000000000
000000000100000011000010000000010000101000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000101000010100001000001000000001000000000
000000000010000000100100000000001000000000000000010000
000000000000001001000000000011000000000000001000000000
000000000000001111100000000000101001000000000000000000
000000000001010000000010000011000000000000001000000000
000000000000000000000100000000001011000000000000000000
000000000000000000000010100111000001000000001000000000
000000000000000000000110110000101000000000000000000000
000000000000000111100000010111000001000000001000000000
000000000000001001000011010000101110000000000000000000
000000000000000000000011100011000001000000001000000000
000000000000000000000111110000001101000000000000000000
000000100001000000000010000111100001000000001000000000
000000000000000000000010010000001011000000000000000000
000000000000001111000000000011100001000000001000000000
000000000000000011100000000000101011000000000000000000

.logic_tile 2 9
000000000000000000000110000101000000000000001000000000
000000000000000000000100000000101101000000000000010000
000010000000011000000111110011100000000000001000000000
000001000100100111000011100000001110000000000000000000
000000000000001000000000010001000001000000001000000000
000000000110001111000011100000101000000000000000000000
000000000000000000000000000001100000000000001000000000
000000001010000000000000000000101111000000000000000000
000000000000001000000011110011000001000000001000000000
000000000000000101000011100000101110000000000000000000
000010000000000111000000010011100001000000001000000000
000001000000001101000010100000101100000000000000000000
000000000000000001000000000101000000000000001000000000
000000000000001111100010110000001100000000000000000000
000010100000010101000000000111000001000000001000000000
000000000000100000100000000000001001000000000000000000

.logic_tile 3 9
000000000000000001100111000000000000001111000000000000
000000000000000000100110110000001010001111000001000000
000000000000011101000110001101111010100000000010000000
000000000000101001000100000101101011000000000000000000
000000000000001001000011001101011100100010000000000000
000000000000001001000010100001001101001000100000000000
000000000000000101000110010000001110000011110000000000
000000000000011101100010010000010000000011110000100000
000000000000000111100000001111001100100000000010000000
000000000000000000000010010111101001000000000000000000
000001000010000011000000001101001011110011000000000000
000000000000000000000010001101011001000000000000000000
000000000000000000000010010000001000000011110010000000
000000000000000000000010000000010000000011110000000000
000011000000000001100000000011100001110000110000000000
000011101110000000000000000001101000000000000000000000

.logic_tile 4 9
000001000000000000000111000000001000001000011100000000
000000000000000000000000001101001100000100100000110000
001000000000000000000110000111001000000001011100000000
100010001110000000000000001001000000010100000000100000
000000001100000000000111000111001000000001011100000001
000000000000000000000000001101100000010100000000000000
000000000000000000000000000111001000000001011100000001
000000000000000000000000001001100000010100000000000000
000000000001001000000000000000001001001000011110000000
000000000000100001000000001101001100000100100000000000
000000000000001001100000000000001001001000011110000000
000000000000000001000000001001001100000100100000000000
000000000000000001100110010111101000000001011100000000
000000000000000000000010001101100000010100000000100000
110001000011010000000000011000001000010000010110000000
100000000000100000000010001001001001100000100000000000

.logic_tile 5 9
000000000000000000000110100000000000000000000000000000
000000000110000000000000000000000000000000000000000000
001010100011110000000000000000011100000100000110000000
100001000000100000000000000000010000000000000001000000
010001000000000000000010000000000001000000100100000010
110000000000000000000100000000001010000000000010000000
000000000000000001000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000110100000000001000000000000001100000100000100000000
000001000000000000100000000000000000000000000010000100
000001000000000001000000000000000001000000100110000000
000000100000000000010010010000001100000000000000000000
000000000000000000000010100001011110100000100000000000
000000000000000000000100000000111111100000100000000000
110001000001010000000000000000000000000000000000000000
100000000000000000000011110000000000000000000000000000

.ramb_tile 6 9
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000010000000000000000000000000000
000000001100100000000000000000000000000000
000010000001010000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000100100000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000100100000000000000000000000000000
000000001100010000000000000000000000000000

.logic_tile 7 9
000000000110000000000000011000000000111001110000100100
000000000001000000000011000011001110110110110000000000
001000100001010000000000000000000001001001000000000000
100001001010000000000000001011001110000110000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000010100101010000000010100001000000110110110000000000
000000000100100000000100000000101101110110110000000000
000001001100000000000011100000000001000000100110000101
000010100000000000000100000000001011000000000010000101
000000000000001000000110000000000000000000000000000000
000010000110000011000000000000000000000000000000000000
000000000000000001000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010000000001000000000001000000001001001000110000101
100011000000000001000000000111001101000110000010100100

.logic_tile 8 9
000000000000000001100110001001001010101000000000000000
000000001000000000000100000101110000111100000000000000
001000000001011101000000010011101110101000010100000001
100000001010001011000011100001001100110100010001100100
010000000001101111000111111111001100111110100110000000
110000001001010001000111001001000000010110100000000101
000100000000000111000000000101101010111100000110000000
000100000110010001100000001011000000010100000000000101
000000000110001101000110001001101110000010100001000000
000000000011010101100000001011010000101001010000000000
000000000000001001100000011111001100111001010110000000
000000000000000101000010000011001100110000000000000101
000000000000000011100000000001011011111000000000000000
000000000000001101100011100000101010111000000000000000
110000100000000000000000000001100001010110100000000000
100001001110000000000000000101001000100000010001000000

.logic_tile 9 9
000000000001000001100000000011001011111111010100000000
000001001000001101100010011101011001111110100000000000
001000100000001000000010110101101111010000100000000000
100001001100001001000011010111001111000000100000000000
110000000000000101000010000001011100000110000000000000
010001000000000000000010110001011010000001000000000000
000110000001000001100000000000000000001001000000000000
000001000010000000100010110011001011000110000000000000
000010100110000001100000010011000001000110000100000000
000000000000100000000011000000001101000110000000000000
000000000000000000000010111001111101000011010000000100
000000000100000000000010101001011110000011110000000000
000000000100000101100000000000011010000001010000000000
000000000010100001000000001001010000000010100010100011
000010100000010000000000000000000001001001000000000001
000001000000100101000010100001001011000110000000000000

.logic_tile 10 9
000000001010000000000000001001100000000000000000000000
000001000000000000000011111001000000101001010000000001
000010000011010001100011101101001011101000010000000000
000101000100000000100110111101011101111000010000000000
000000000100000101000010010011000001001001000010100000
000000100000000000100010010000001101001001000000000000
000000000000010000000110011111111100000000000000000000
000000000000000000000110101101000000010100000000000000
000000000000000101000000000001100001100000010010000000
000000000000000101000000000000001011100000010000000000
000000000000100000000110110001001100101001110010000001
000000000000000101000010000000101110101001110000100110
000000000001001000000011100111011000110110010010000110
000000000000001011000110101111111100111001010000000000
000000000000000001100000011101111000000000010000000100
000000000100000000000010101111111011000000000000000100

.logic_tile 11 9
000000100000000111000111000001101001010000000000000000
000000001010000000000000000000011110010000000001000000
001000100000011101100010101101100001001001000000000000
100000000000100101000011100001001001010110100000000000
110000000000000001100110001011011010101011110100000000
010010100010000111100000001011010000000001010000100000
000000000001010101000000001000011110101100000000000000
000010000010101101000010100101011000011100000000000000
000000000001010101100000010101011001101001000010000000
000000000000100000000011100111001000000000000000000000
000000000000000101000000001001101011101001110000000000
000000000100100000000010111111111100100010110000000000
000010000000000101000000000101101110100000000000000000
000010100000000101100000000000101010100000000000000000
000000000000000011000010100001111111001011110000000000
000000000000000000000110111001001000000110110000000000

.logic_tile 12 9
000000000000000111000000000011011001000010110000000000
000000000110001001000010000001011010000000010010000000
000010000000000011100111000111011000011100100000000000
000001000000001001000100000101001110001100000000100100
000010100000001111000111100111011010000001000000100000
000010100000000001100010111001001100010111100001000001
000001000000000001100111000011101011000001000010000101
000010100000000101100100000111001110101011010001000000
000000000000001001000011010011011100110100010010000110
000000001010000101000010101011111011101000010001100111
000000000000000000000010000111011010000001000010000000
000000000000001001000110010111111011010110000000000000
000000100001110101100110100001001010101000000000000100
000001000000011101000000001111010000111110100000000000
000000000000000111000000001111111100011100100010000001
000000001100000101100000000001011110001100000001100000

.logic_tile 13 9
000000000001001000000000000111101101000001000000000000
000000001110000011000000000101011000100001010000000000
000000000001011111000110001111011001010000100000000000
000000001110000101100111111101001110100000100000000000
000000100000010001100110000001101111000000110000000000
000001000000000111100100000001011001000000100000000001
000000000000001011100000011000011001001110100000000000
000000000000001001100010011111001010001101010000000000
000000001101000001000011101111111001000000010000000000
000000000000000001000100000101011000001001010001000000
000000000000000000000000001001101010000110000010000000
000000000000001111000000000111011010101000000001000000
000000000000001111100000011111101111000001010000000000
000000000000000101100010100001001111001001000010000000
000000100000001000000010010011101100101010100000000000
000001000010001111000011000011001111101001100000000001

.logic_tile 14 9
000000000000000000000111000001101001101100000000000000
000000001100001101000000001011011011111100000011000100
001000000000000111000000001101011101101110010000000000
100000000000000111100010111101111000101101010000000000
110000000001011000000010111101111110000000000010100000
100000000000011001000110001111001110100000000000000000
000000000000000011100111100001101110000000100000000000
000000000000001001100110001101011010000001010000000000
000000000001011000000110010011101010010100000000000000
000001001010000101000010000000110000010100000000000000
000010100001001000000110011001011100010100100000000100
000001000000000001000010100001001101111110110001000000
000000000001000101100011101000011000101000110000000000
000000001000000000000100001001001100010100110000000000
000001000000000000000010100000011010000100000100000000
000000100110000001000000000000000000000000000000000000

.logic_tile 15 9
000000000000000000000010100111000000000000000100000000
000000000110001101000100000000100000000001000000000000
001000000000001000000111000011011110001001010000100000
100000000000001011000100001001001010010110100000000000
110010100000000000000110000001100000000000000100000000
100001000000000111000100000000100000000001000000000000
000000001010000101000000010001001010101100010000000000
000000000110000000100011100000011100101100010000000000
000000000000000011100000001111101100010101010000000000
000000000110000101100000000101100000101001010010000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000010000000011101100000011000000000000000000100000000
000000000000000101000011011111000000000010000000000000
000100000000000101000010000001101110000010000010000000
000000000000000000000010000111001100000000000000000000

.logic_tile 16 9
000000000001010101100000000101011000100000000000000100
000000001010000000000000001011101100000000000000100000
001000000000000101000000000011011001100000000000000001
100000000000000000100010111101011101000000000001100000
010000000000000000000010000001101011100000000000100000
110000000000001101000110111011001100000000000000100010
000000000000000000000000001011111000100000000000100001
000000000000000000000000001011011010000000000001000011
000000000010000000000111001011101010100000000000000000
000000001010000101000111101001011100000000000001100001
000000000000000101000010100000000000000000100100000000
000000000000100101000000000000001101000000000000000000
000001000000000000000000001001000000000000000000000000
000000000000000000000000001111000000101001010010000010
010000000100000000000010101001111100100000000010000000
000000000000000000000100000011101010000000000000100100

.logic_tile 17 9
000000000001000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 9
000000000011000001100111100111100000000000000000000000
000000000000101101000010000001000000010110100000000010
001000000000001111100111010001100001010000100000000000
100000000000001111000111100011001101110000110000000000
010000000000000101000111100101101010000000000000000001
110000000000000101000100000111001101000010000000000000
000001000000001000000010101011001110111111100100000000
000010000000000111000000001111011000101111010000100010
000000000000000011100111011101111000000110000000000000
000000000000000111100110011111001101000010000000000000
000000000000001000000110000000011010101011110010000000
000000000000000001000000001011010000010111110000000000
000000000001000001000110001001011000000010000000000000
000000000000010000000010011001111010000011000000000000
000000000000001000000011110011101000101001000000000000
000000000000000111000110001111011010001001000000000000

.ramb_tile 19 9
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000000100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 9
000000100000001001100111111001001000000001000000000000
000001000000001011000110001101011111000001010000000000
001000000000000111100110011001011001011100000000000000
100000000000100000100111100101011101111100000000000000
010000000000000111100010100001111010111110100000000000
010000000001011101100000000001000000010110100000000000
000000000000001000000110000000000000000000000110000000
000000000000001011000100000101000000000010000000000010
000000000000000000000000000101111000001111110000000000
000010000000000000000000000001011110001001010000000000
000000000000000101000111000011101011011100000000000000
000000000010001001000000000000001100011100000000000000
000001000000000011100111000000011010000001010000000000
000010100000000000000100001101000000000010100011000000
110000000000000111100010100000011111000011000010000000
110000000000000000100000000000011010000011000000000000

.logic_tile 21 9
000001000000000101000000011001101111000010100000000000
000000100000000001000010001011111010000010000000000000
001001000010001001100110011001111110100000100000000000
100000000000001111000010100011001010010000100000000000
110000000000001000000110001011100000101001010000000000
110000000000000001000000001001100000000000000000000000
000001000000000111000010111101101001111111010100000000
000000000000000101000011010111111000111111000000000010
000001000000100000000000010011111011000111010000000000
000000100001000000000011101101001000101011010000000000
000001000000001001000111011011111100000000010000000000
000000000000000001000010011101011000100000010000000000
000000000000000000000011110111000000000000000000000000
000000000000001111000010010001001101010000100000000000
000000000000001111000000000001001100101000000000000000
000000000000000111000000000111010000000000000000000000

.logic_tile 22 9
000000000000000111000000010111111100010111100000000000
000000000000000000000010001111011110001011100000000000
001001000000001111100000010101000000010110100100100000
100000000000000001100011010101000000111111110000000000
010000000000001101100111101101111001000010100000000000
110000000000000001000100001011101010000010000000000000
000000000000000111100000010101100000001001000000000000
000000000000000000000010100011001111010110100001000000
000000000000000001100111100111100001011111100100000000
000000000000000000100100000000101110011111100000100000
000000000000001000000110000011111001010111100000000000
000000000000000111000111110001011101000111010000000000
000000000000000001100011111111101100000000100000000000
000000000000000000000011010001011001000000110000000000
000000000000001001100000010000000000000000000000000000
000000000000001001000010000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000001000000000011100000001000111100001000000001
000000000000000000000000000000000000111100000000010000
000000000001000111100000000011100000010110100000000000
000000000100100111100000000000100000010110100000000000
000000000000000000000000001000000000010110100000100000
000000000000000000000000000011000000101001010000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001110001111000000000000
000000000000000000000000000001100000010110100000000000
000000000000000000000000000000000000010110100000100000
000000000000000000000000000000011000000011110000000000
000000000000000001000011110000000000000011110000100000
000000000000000000000000000111000000010110100000000000
000000000000000000000011110000100000010110100000000000
000000000000000000000000000000000000001111000000000000
000000000000001111000000000000001001001111000000000000

.logic_tile 2 10
000000000000000101100000000001000000000000001000000000
000000000000000000000000000000001101000000000000010000
000000000000000000000111100101000000000000001000000000
000000000000001101000100000000101110000000000000000000
000000000000000101000110100011000001000000001000000000
000000000000000000100000000000101010000000000000000000
000000000000000111100110110011100001000000001000000000
000000001010000000100010100000101001000000000000000000
000000100000000000000110110011100000000000001000000000
000000000000000000000011100000001010000000000000000000
000000000000000011100111010001100001000000001000000000
000000000000000000100110100000001101000000000000000000
000000000000000000000011100111100001000000001000000000
000000000000001111000000000000101011000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000011110000101011000000000000000000

.logic_tile 3 10
000000000000000001100111001011100001001001000000000000
000000000000000111100011111111101110000000000000000001
000010100000010000000110000001101000100110000000000000
000000000000011111000011110101011000100100010000000000
000000000000001001100011111111101001110110100000000000
000000000000001001000010010101111011110100010000000000
000000001000001001100110010000011100000011110000000000
000000001110001001100110010000010000000011110000000100
000000000000000001000000000001101100100000000000000000
000000000000000000000000000101101110000000000000000000
000000000000000000000110101001111100110011000000000000
000010000000000000000010000101111011010010000000000000
000000000000000001000000000000000000010110100000000000
000000000000000000000000000001000000101001010010000000
000000000000000111000010100101001001100010010000000000
000000001100000000100010000101111011000110010000000000

.logic_tile 4 10
000001000001001000000111101001111111000010000000000000
000000000000000001000110000011101111000011010000000000
000000000000000101000010100111101001010110100000000000
000010000000000101100100001101111011000001000000000000
000000000000001001100011100011111010000000110000000000
000000000000001111000010000001101010000000100000000000
000000000001011101000010101101111100000010000000000000
000000000000100001000011110011011010000001010000000000
000000000000000000000000000001100001010000100000000000
000000000000000000000000000000001100010000100000000000
000000000000010001100110010101101010000001010000000000
000010000000111001000010000000110000000001010000000000
000000000100000000000000001001000000000000000000000000
000000000000000000000000000001100000010110100000000000
000010100010000000000010001001000001010000100000000000
000001000000000001000100001101101000000000000000000000

.logic_tile 5 10
000000000001000000000110000000000000000000000000000000
000000000000101111000000000000000000000000000000000000
000010000000000000000111000011000000001001000011000001
000001000000000000000100000000001010001001000011100001
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000110000000000000011000000010000100000000000
000000000001010000000000000000101100010000100000000100
000000000000001011100000000000000000000000000000000000
000000000000001011100011100000000000000000000000000000
000000100001110000000000000000000000000000000000000000
000001001110000000010000000000000000000000000000000000
000010000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000001000100000000000000000001001111111101110000000000
000000100000000000000000001001001001110110110000000000

.ramt_tile 6 10
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000010100000000000000000000000000000000000
000000001010000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000001100000001101011101010111100000000000
000000000000000000000010000001101110001011100000000000
001000000000000000000011101000011110101000000000100000
100000000000010101000000000011010000010100000000000000
000000000000000001000000010001000000101001010000000000
000000000000000000000010011001000000000000000000000000
000000000010001101000010100000000000000000000000000000
000000000000011011100000000000000000000000000000000000
000000000000000000000000000111111011000111000010000000
000000001010000000000000000000101010000111000000000000
000000100000000111100000000000001010000011000000000000
000011000000000000000000000000001110000011000010000001
000000000000000000000000000001011001100000000100000000
000000000000000011000000000000011010100000000000000000
110000000000000001000011100001111010000010100000000110
100000001000000000000010010000010000000010100000100100

.logic_tile 8 10
000000000000001000000011111101101001100001010000000000
000001000000000001000011000001011101000001010000000000
001000100000011101000000011001001101001111110000000000
100000000000000111100010001101101000001001010000000000
000000100001000000000000010111011101000111000000000000
000000001110000000000010010000001011000111000000000000
000010000000001000000011110011000000001001000000000000
000001100000001111000111010000101111001001000000000000
000000000000000101000000011101001101110101010010000100
000000000000000001000011001111101110110110100000000000
000001000000101011100000010001100000000000000000000001
000010000000010001100010101111100000101001010000100000
000000100000001000000000010000000000010000100000000000
000000000000001011000010000001001101100000010000000000
000001000000010101100110000011100000000000000100000000
000010001011000000000000000000000000000001000000000100

.logic_tile 9 10
000000100000011001000111100000001011000011000000000000
000000000001100111000011110000001101000011000000000000
001000100010001001100000011101111011000010000000000000
100001000000000011100010010011011011000001010000000000
010000100001000111100010010011000000000000000000000000
010000000000000111000011010011000000101001010000000000
000000000000001001100010100011001010000001010110000000
000000000110001011100011100001110000000000000000000000
000000000000001101100000010001101101000000000000000010
000000000000000101000011101111001001010000000000000000
000010000000001101100000010111111101101000010000000000
000000000010000001000010100000001100101000010000000000
000000000001000011000111100001001110011100100000000001
000000000000100001000100000101101000001100000000000010
000010000001000111000000000001101111111001110100000000
000000001110100000100000001101001010110001110011000000

.logic_tile 10 10
000000000001100000000010100001101010001111010000000000
000000000001111111000000000000011010001111010000000000
000010000000000101000000010011011000010100000010000101
000001000010000101000010100000110000010100000001000000
000000000001001011100000001101101011000110100000000000
000000000000001001000010100111001101000110000000000000
000000000000001000000000011001011111010000000000000000
000000000000000101000011001101011111110000000000000000
000000000000000001100000000001001101000110100000000000
000000000000000000000010100000101100000110100000000000
000000000000011101000000011011111000101001010000000000
000010000001000101000010010011101010000000010000000000
000000000000000000000000000000000001011111100010000100
000000000010000000000000001011001001101111010000100000
000000000000000101000110110011011000000010100000000000
000000001010000000000110010000110000000010100000100001

.logic_tile 11 10
000001000000000000000011110011000000000110000010000000
000010100000000000000111110000001110000110000001000010
001000001101011101000000010011011100111110110000100100
100000000000001001000011100101011110010100100001100000
110000000000001101000110100111001011010100000000000000
110010000000000001000010001001111000100100000000000000
000000000000000011100000001101101010000110000000000000
000000000000010101100011101011001101000111000000000000
000000000000000001000110001000011010100000000010000000
000000000000001001000111000011011101010000000000100000
000010100000001000000110111001111001000000010000000000
000000000000000101000110101111011110000001010001000000
000000000000000111000111001001111010000001000010000000
000000000000000101100011100111001011000000000000000000
110011000001011101000000000000000000000000100110000100
100010100000001011100010010000001001000000000000000000

.logic_tile 12 10
000000000000110111000111000111011010101001010000100000
000000000000000000100111110111100000101010100001000000
000000000000000000000110011001101010000100000000000000
000010000000000101000111000111011011001101000000100000
000000000000001001000010100000011001110110000000000000
000000001010000101000111110101011000111001000000000000
000000000000001000000010000001111000100001010000000000
000000000001010011000010111101101001010000000000000000
000010000000001000000010001111001011111010100010000000
000010000000000101000000000111101101111001010000100010
000000000000000000000110011011000001100000010000000000
000010101110000000000010100101001101111001110000000001
000010100000000101100000011001001011010100000000000000
000000000000000000000010101101011000011000000000000000
000000000000000101000000001001101000000010110000000000
000100000000001001000000001101011101000000010001000000

.logic_tile 13 10
000010100000000000000111101000011100001011100000000000
000000000000000000000110100011001010000111010000000000
000000001100001000000111100011011100001110100000000000
000000000000000001000000000000001111001110100000000000
000000000000001001000010001011011001000010010000000000
000000000000001001000100001111011100000001010000000000
000000000000000001000000000011111010000010100000000000
000000000000000000000000000101000000101011110000000000
000000000000000101100000000001111111010110000000000000
000000000000001111000010111011101100010000000000000000
000010000000001011100000000101001000101000000000000100
000000000010001001100000000000110000101000000000000010
000001000000000000000110011001101110000001010000000000
000010000000000000000010100011111100001001000000000000
000000000000011000000111100001101110111101010000000000
000010001100000101000000001001010000101000000000100000

.logic_tile 14 10
000000000000000101000000000101000000000000000100000000
000010000000000000000010100000000000000001000000000000
001010100000000000000000001011101001100110010000000000
100000000000000000000000001011011100011010100000000001
110000000010000000000000000001011101101001010000000000
110001000000001111000010111001001010101001000000000101
000001000000001011100000000000000001000000100100000000
000010101010001111100011110000001110000000000000000000
000000000001000000000000010101011100101010100000000100
000000000000101001000010111011101001101001100000000000
000000001000000011100110001000000000000000000100000000
000000000000000001100000000101000000000010000000000000
000000000010100000000010000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
010000000000001001100000001111100001010000100000000000
000000000000000111000000000011001011110110110000000000

.logic_tile 15 10
000000000000000000000000000101000000000000000100000000
000000000000001101000010100000100000000001000000000000
001010101111000101000111110101101111110100010010000000
100000000000100111100111111111111010110000110001100100
010000000001000000000011111111001011110100010000000010
110000000000000001000011100001101101110000110001000100
000000000000001101000111100001111110101000000000000000
000000000000000001000100000000100000101000000000000000
000000000000000101100000000001111001111000100000000000
000000001010001001000000000000101010111000100000000000
000010000001011101100000010011100000000000000100000000
000000000000000011000010000000000000000001000000000000
000000100010000000000011010000011000110001010000000000
000000000000000000000010011001011000110010100000000000
010000000000000111000010001111101100011100000000000000
000000000100000000000000000011101100111100000010100000

.logic_tile 16 10
000000000010000111000110001001111000000000000000000000
000000000000000000100000001011101111010000000000000000
001000000000000101000111011101111100000000000000000000
100000000000001111100111011001010000101000000000000000
110000000100000101000000001101011001000000000000000000
100000000000000000100011101011111010000000100000000000
000000000000000101000000011001111000000010000000000000
000000000000001101100011001111101101000000000000000000
000010100000010000000011001001011010000010000000000000
000000000000000000000011101111011101000000000000000000
000000000000001000000000011101011100100000000000000000
000000000000000001000010100101001001000000000000000000
000000000000000011000110100000011111100000000000000000
000000000000000000000000000101001100010000000000000000
000000001110000000000111000000001110000100000110000000
000010000000001111000110000000000000000000000000000000

.logic_tile 17 10
000001000000000101000110101011101111000000010000000000
000000100000010000100010110111101100000000000000000000
000000000000000000000000001001011011000100000000000000
000000000000001001000000001111101010000000000000000000
000011000000000000000000010111111011000000000000000000
000000000000000000000010001001101010000001000000000000
000000000000000101000000000000001110000000100000000000
000000000000001101100000000111011101000000010000000000
000000000000010001100011101000000001100000010010000000
000000000000000000000000001111001110010000100000000000
000000000000000000000010100000000000100000010000000100
000000000000000111000000001001001011010000100000000000
000000000000101000000010000001000001000110000000000000
000001000000001011000100000000001000000110000000000000
000000000000000111000010110000000000100000010000000000
000000000000000000000011011001001100010000100010000000

.logic_tile 18 10
000000000000001000000000000000000000000000100100000000
000000000000001111000011110000001000000000000000000000
001000000000000111100000001101000000001001000000000000
100000000000000000000000000001001011001111000010000000
010000000001000011100000000000000000000000000000000000
010000000110100000100010000000000000000000000000000000
000000000000000111100000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000001000001010000100000000000
000000000000000000000000000000001011010000100000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.ramt_tile 19 10
000000000100100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 10
000000000000000000000000010000000001001111000000000000
000000000000000101000011010000001111001111000000000000
001000000000001000000111100011111001000110100000000000
100000000000001111000010100101111011001111110000000000
010000000000000000000000010000000000011111100100000001
010000000000000001000010000001001111101111010000000010
000000000000000111100000010111111000010111100000000000
000000000000000101100011011101011010000111010000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000001000000000000011011011000010100000000000000
000000000000000000000010001001100000101001010000000010
000000000100000000000110001011011010010111110110000000
000000000000000000000000000101000000111111110001000000
000000000000000111000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000010101000000001011001100000000000
000000000000000000000110110011001001100110010000000000
001000000000010101000000000111000000010110100100000000
100000000000100000100010110000000000010110100011000101
010010000000000101000111000000000000000000000000000000
110001000000000000100100000000000000000000000000000000
000000000000100001000000000001111100100110000000000000
000000000000010000000011100011101001011000100000000000
000000001011010111000110000000000000000000000000000000
000000000000101101100000000000000000000000000000000000
000000000000000101000011100111101011100000000000000000
000000000000000001000100001011101100000000000000100000
000001000000000111100111100001101110100000000010000000
000000000000000101000100001001001100000000000000000000
010000000000000001100010101111011111010000000000000001
110000000000000000100000001011101011110000000001100000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000001000110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000010000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000001000000000000000000000000000000000000000
000000000100001101000000000000000000000000000000000000
001010000000001011100000000000000000000000000000000000
100001000000001011000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000111110000000000000000000000000000
000010000000000000000000001001101100000000010100000000
000001001110000000000000000001011101000000000000000000
000000000000000000000110100001101011000100000000000000
000000000100000000000010001011011000000000000000000000
000000000001000101100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000011110110000000100100101
000000000000000000000000000000001000110000000011000010
110000000000001000000000000000000001100000010100000001
100000000000000001000000001101001100010000100000000000

.logic_tile 2 11
000000000000000000000111110000001000111100001000000000
000000000000001111000111010000000000111100000000010100
001000000000000000000111000000000000001111000000000000
100000000000000000000000000000001101001111000000100000
010000000000000111100111101000000000100000010100000000
110000000000000000000000000111001000010000100000100000
000000000000001000000111100101100000100000010000000000
000000000000000111000000000000101001100000010000000100
000000000000000000000010000000011000000011110000000000
000000000000000000000000000000010000000011110000100000
000010100000000000000110001101000000101001010000000000
000001000000000000000000001011000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000001010001100000000111001001001000000000000100
000001000000100000000000000000011010001000000000000000

.logic_tile 3 11
000000000000001001100010001101101011000001000000000000
000000001010000001000100001111011001000000000000000000
001000000000001111100110000101001011000000100000000000
100000000000000001100110111001101011000000000000000000
000001000000000101000010101001111001000000000000000000
000000000000010000100110001011101100100000000000000000
000000000000001101100010010001111001010100000000000000
000100000000000111000110001101101101010000000000000000
000000000000001011100000010001000000111001110111000110
000000000000000111100010001111001101010110100011000000
000000000000000011100111001011011010000011110000000000
000000000000001111000010011111001100000011010000000000
000001000000001011100110011011101110010010100000000000
000000000000001011000010101101001110000000000000000000
000000000000000000000110001001011000101001010100000000
000000000000000000000011110001011111101011010010000111

.logic_tile 4 11
000000000001001000000110001001111111000000000000000000
000000000000000001000010011011111011000001000000000000
001000000000001111000010100001101111001001000000000000
100000001100000001100000001101001000000001000000000100
110000000001001001000011100011111110000010000000000000
110000000000001111100110100000101000000010000000000000
000000000000001101100110000111111010000001010100000000
000000000000001111000000000000000000000001010000100001
000000000000100101000011100011001110000111110000000000
000000000000000111100010011011111010101111110000000000
000000100000000000000010011011101100000000000000000000
000000000000001111000011110101001001000001000000000000
000000000000001001000111100101001100101010000000000000
000000000000001111100010111101001001010110000000000000
000010000000000111000000000000011010000001010100000000
000001000010000111100010010111000000000010100000000000

.logic_tile 5 11
000000000001000111000010100000001010000100000100000000
000000000000101001000110110000000000000000000000000000
001000000010001000000010111001011110010110000000000000
100000000001001111000010101001011101101110000000000000
000000000100000001000110011011101011001001010000000000
000000000000001101000011111001111100000111000000000000
000000001011101111000010110101011001000000000000000000
000010000000010001000110000001001111100000000000000000
000100001100000001100011110001011011110100000000000000
000000000000000000000110000000111010110100000000000000
000010100000100001110111011011111011010100000000000000
000000101010000001010011010111111010111000000000000000
000101000000001000000000000011101111100001010000000000
000000000000001011000000001011101110000010100000000000
110000000010100011100011111001001010000000010000000000
100000001010011101100011100011111100000000000000000000

.ramb_tile 6 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000011000101010000000000000000000000000000
000001001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000001011010000000000000000000000000000
000000000000110000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000100000000000000000000000000000000000
000001000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000010000000000000000000000000000

.logic_tile 7 11
000000000001011011100110000111000000000000000110000000
000000000000001001100110100000000000000001000000000100
001000000001010000000010100111011000010100000000000000
100000000010000101000110100101110000101001010000000000
010000000000000000000000000001001101000000000011000000
010000000100000111000000001011011010000000100000000000
000010100000010011100111000101101110010100000010000000
000001000000100000000010100000110000010100000001000100
000001000000000001100010001011011001001000000000000000
000010100000000000000010100011011000010110100001000000
000000000000000000000000001111011110101000000000000101
000000000000001111000000001101110000111100000001000000
000000000000000000000010100001000000000000000000000000
000000001010000001000000000001100000101001010001100010
000000000001010000000010000101101100000100000010000000
000000001010000000000000001011011000000000000000100000

.logic_tile 8 11
000000001100000001000110100011101100010101010010000000
000000000000000000000111110101101011110101010000000100
001010101111000111100111100000011110110010100100000010
100000100110100000100100001001011101110001010000000000
110000001010000001100011101001001100011101010010000000
010000000000000000100100000011001010101010100000000100
000000000000010001000000011111100001110110110100000010
000000000000100000000011111101101000100000010000000000
000000001100010101100010001011001100001000000010000100
000000000000100000000110010111011010111111110000000000
000010100001011000000110100101111111110010100100000100
000000000000000101000000000000011001110010100000000000
000000100000000000000000010000001111000110110100000000
000000000000000000000011011001011111001001110000000001
000000000000010101100011110111100001101111010100000010
000000000110100000000111100001101111000110000000000000

.logic_tile 9 11
000000000000001111100011110001100001000110000000000000
000000000000000111000110010000101001000110000000000000
001000100000010000000111110000001100000000010000100001
100000001010110000000010011011001000000000100010000101
110000000000000001100111010101001110101111000100000000
010000000000000000000011011101101110111111000011100000
000010000001010111100110010111001000000001010000000000
000000100100100001100110010000110000000001010000000000
000001000000001101000110000001001101111101010000000000
000010100010001001100111100101101001111000100000000000
000010000000000000000000001001001011111001010000000000
000000000000010000000000000111001011111010100000000000
000000000100001001100111001000011010101000000000000000
000000100000001101100000001101000000010100000000000000
110000000001000000000000001101011011101000010000000000
000000000000101101000010111111001011111110110000000000

.logic_tile 10 11
000001000000000001100110011001011010001111000000000000
000010100001011111100111011011111110001110000000000100
001000000001001000000011101001011100010110000000000010
100000000100101001000010101101111001010110100000000000
010000000000000101000011111000001011101110000100000000
110000000000100101000011001001011100011101000001000001
000000000000000000000000011001100001000110000110000000
000000000000100000000010101011101001101111010000000000
000001001111000000000111010011101001010010100000000000
000010100000000000000110110000111101010010100000000000
000000001000000000000110111001001110010000110000000000
000001000111000001000110001111011101110000110000000000
000000000000100111100010111101001110110000110000000000
000001000001000000100010110001011010110000100000000000
000000000000000000000000010001101100000000110000000000
000000000110000000000010100001011010000000100000000000

.logic_tile 11 11
000000000000000001100010100011100000100000010001000000
000000000000000000100000000111001100110110110001100000
001000000000001000000000000011100000011111100000000000
100000000100001001000000000111001111000110000000000000
110000000000000101000110011001001010111001010010000000
010000000000000101000111001111001011111010100000000100
000000000100011000000111000000001010000011000000000000
000000000110000011000100000000001001000011000000000000
000000000000000000000000001111111010010111110100000001
000000000000001111000011111011000000000010100001000000
000000100000000111000000010000011000000000110000000000
000000001100010001100010010000001011000000110000000000
000000000000000001100000001000000001000110000000000000
000000000000000001000010001101001101001001000000000000
000010100011100000000010000101011101010111000100000000
000000000100000001000111000000011111010111000001000100

.logic_tile 12 11
000000000000000000000000010001111100000011010000000000
000000000100000000000011010111011010000001000000000000
001010000000110111100000001111101010000000000000000000
100000100000100000000000001111010000010100000010000000
110000000000000001000110010111000000000000000100000000
010000000100000000000010100000100000000001000000000001
000000000000000000000010000000000000000000100100000000
000010000000000000000000000000001011000000000000000000
000000000000000000000000000000011100000100000100000100
000000000000000000000010010000000000000000000000100000
000000100000000001000111000001000000000000000100000000
000000001000010000000111110000100000000001000000000010
000000000000000001000000011000000000000000000100000000
000000000000000000000010111011000000000010000000000000
000000000000010001100000010000011010000100000100000100
000000001010000000000010000000010000000000000000000100

.logic_tile 13 11
000000000000000111000000000001001100010111110000000000
000000000000000000000000000111010000000001010000000000
001001000000000000000000000000011110000100000100100000
100000001010000000000000000000000000000000000000000000
110000000000000011100000010011000000000000000100100000
110000000000000000100010010000000000000001000000000000
000001000000100001000000000101100000000000000100000000
000000000001000000000000000000000000000001000001000000
000000000001000001000010000000000000000000100100000000
000000000000100001000000000000001010000000000001000000
000010000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000001000000111000111000000000000000000000100000000
000000000000000000000000000011000000000010000000100000
000000100001000001000000000000000000000000100100000000
000000000000000000000000000000001101000000000000100000

.logic_tile 14 11
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
001000000000000000000111000000000000000000000000000000
100000000110100000000000000000000000000000000000000000
110000000000000000000000001000011100011100100000000000
100000000000000000000000001111001100101100010000000000
000000000001000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000100000100001100000000000000001000000100100000000
000001000110010000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000010000000110100000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 15 11
000000000000100000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
001001000000000111000000001111000000110110110000100000
100000000110000000100000000001101110010110100000100001
010000000010100000000110101000000000000000000100000000
110000000010000000000100000011000000000010000000000010
000000000000000000000000000000000000000000000000000000
000100000110001111000000000000000000000000000000000000
000000100100000000000000000000011110000100000100000000
000000000000000000000000000000000000000000000000000010
000000000100001000000000010000000000000000000100000000
000000000000001011000011011111000000000010000000000000
000010000001011000000010010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
010000000000000000000000000000011100000100000100000000
000000000110000111000000000000010000000000000000000000

.logic_tile 16 11
000001000001010000000010001101111001100000000000100000
000000001010000000000000001001101110000000000000100010
001001000000000001100000000111111101000010000000000000
100000100000000000000010111101111110000000000000000000
110010000000000001000000010000001110000100000100000000
110010000000001001100011100000000000000000000000000100
000000000000000000000000001101011110111111110000000000
000000000000000000000010011101001010111010110000000000
000100000000000000000110011011101000000010000010000000
000000000110000000000010100011011101000000000010000000
000000000000001101100000000000001010000011000000000000
000000000000000101000010010000001010000011000000000000
000000000101000000000111010011001111010000000001000001
000000000010110001000110110000111001010000000011000101
110000000000000001000010000000011100000011110000000000
100000000000001111000000000000000000000011110000000000

.logic_tile 17 11
000000000010000001100000001011101111100000000010000000
000000000000000000000000001001101101000000000000000000
001000000000000111000000001000011001110100010110100001
100000000000001001000010011101001010111000100010000001
010010100000000111100011100000000000000000000110000000
110001001010000000100000000101000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000011110000000000000000000000000000
000000000010000011100000000000000000000000100100000000
000110100110010000100000000000001010000000000000000010
000000000000000000000110110111100001101001010100000101
000000000000000000000010001111101011011001100000100000
000000000001011000000000000001101100000010100000000000
000000000000001011000011110000000000000010100000000000
000000000000000000000011100000000000010110100000000000
000000000000000000000100000001000000101001010000100001

.logic_tile 18 11
000000000000100000000111110101100000000000000100000000
000000000000000000000010100000000000000001000000000000
001000000000001000000000000000000000000000000000000000
100001000000000001000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
000000001100101111000011101001011000100010000000000000
000000000001000101000100000101101010001000100010000000
000000000010000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000101111011000010000000000000
000000000000000000000011101001011111000000000000000000

.ramb_tile 19 11
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000

.logic_tile 20 11
000001000000000001100010101111001011100000000000000000
000000001110000101000110111011111110000000000000000000
001000000000000111100000011101011000010010000000000000
100000000010000000000011010111011110000000000000000000
110011100000000101000011110101011100100010010000000000
010011000000001111100110000111011111000110010000000000
000000001100000001000110000101101000100000000010000000
000000000000000000000000001001111000000000000000000000
000001001000001000000010111000011000000001010000000000
000010000000001011000011001111000000000010100000000000
000000000000000000000111000001000000000000000100000000
000000000000000000000111110000000000000001000000000010
000000000000010101000110100011101100100010000000000000
000000000001110101000010011101111110000100010000000000
010000000000001001100110100011001011100010100000000000
110000000000000001000010101011011111010100010000000000

.logic_tile 21 11
000000000001010101000111101101001000110011110000000000
000000000001100101000100000011111110100001010000000000
001000000000001111100110001111011001100000000000000000
100000000000100001000011111101101110000000000000000000
110000000000001101000111101111011110100110000000000000
100000000000000111000011110101011011011000100000000000
000000000000000101000000011000001011101000110100000000
000000000000000111100010100101001000010100110000000100
000001001000100000000010110001111101110011110000000000
000000001110001111000011110011111110100001010000000000
000000000000000000000010101001011110000000000000000000
000000000000000101000000000111011101010000000000000000
000000000000100101000111100001000001100000010100000010
000000000000010101000100001011001001110110110000000000
000000000000001001000010100011000000101001010100000010
000000000000000101100110010101001000011001100000000000

.logic_tile 22 11
000000000000000000000000001111111011110011000000000000
000000001110001101000010111011011110100001000000000000
000000000000000000000010110001000001100110010000000000
000000000000001101000110000000001111100110010000000000
000000000000001101000000011011111111111111000000000000
000000000000000101100011111101001101010110000000000000
000000000000000000000010101111101010110011110000000000
000000000000000111000110111101001101010010100000000000
000000000001010001100111101011111001101011010000000000
000000000000101101000000000001011111001011100000000000
000000000000001111000000000011001111100000000000000000
000001000000000011000010110101011010010100000000000000
000010000000000000000110011101101011110110100000000000
000001000100000000000010000011111101111000100000000000
000000000000001011100011100001011000100000000000000000
000000000000000011100111100011111111000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000100000000000000110000011001001000100000100000000
000000000000000000000110001011011100000000000000000000
001000000000000000000110001101101011000010000000000000
100000000000000000000110100111111010000000000000000000
110000100000000000000010111111101100000000010100000000
110001000100001101000010010011101101000000000000000000
000000000000000000000010100001000000100000010100000000
000000000000001101000010110000101001100000010000000000
000000000000001011100110010001011000101000000100000000
000000000000000001000011000000110000101000000000000000
000010000000000000000110011011101111100000000000000000
000001000000000001000010001011101011000000000000000000
000000000000000001100111101101001100000010000000000000
000000000000000000000100001001111100000000000000000000
110010100000001000000110100111100000100000010000000000
100000000000000001000010010000101010100000010000000000

.logic_tile 2 12
000000000000001000000111010000000000000110000000000111
000000000000001111000110101111001001001001000011000001
001000000000001000000010101001000000101001010100000000
100000000000000101000100001011000000000000000000000011
110000000000000001000111101000001100100000000100000000
010000000000000000000110101101011010010000000000000000
000110100000000111100010101001001011000000000100000000
000001000000000000100000000111011111000001000000000011
000000000000000000000011101111001011000010000001000110
000000000000000000000010010001111111000000000000000101
000001000001010000000010101101000000100000010100000000
000010100000000000000100001011001101000000000000000000
000000000100000000000110010001000001100000010100000000
000000000000000000000110000000101010100000010000000001
000010000000010001100110001111101000000010000000000000
000000000000000001000111111001011111000000000000000000

.logic_tile 3 12
000000000000001111100110000001000001010000100000000000
000000000010000001100110000000001101010000100000000000
001000000000001000000110000111001011100000000010000000
100000100000000001000000000101011100000000000010000000
000001000000000000000111100101111111100001010110000010
000010000000001101000100001001111000010001110010000101
000010100000000101000010011101001110000000000000000000
000000000000000000100011000011100000101000000000000100
000010100100000001000000001011111001000011110000000000
000010000000000000000000000111111011100011110000000000
000000100000000101000010010000011010000110100000000000
000001000000000101000010100011001001001001010000000000
000000000000000111100000000011100000000000000011000000
000000000000000000000000000001100000010110100000000000
000000000000000001100000010001011100000111010000000000
000000000000000000000010001001001100101001010000000000

.logic_tile 4 12
000000000000001101100110100011111001001000000000000000
000000000000000001000000000011001000101101010000000000
001000000001000001100010101111111101101001010000000000
100000000010101101000100000111001111111000100000000000
000000000000001101100000010001100000001001000000000000
000000000000000001100010100101101110000000000000000000
000010000001000000000110000111101100101011100000000000
000001001010100000000100000101101011000011100000000000
000000000000101000000110000001001101101111110101000100
000000000001010101000000000001011011001111110000000111
000001000000010111000000010000001110000011000000000000
000000000100000101000011000000011001000011000000000000
000000000000001001100010100001011000010100000000000000
000000000000000101000100000000000000010100000000000001
000010000000000111000110010011111101010000000000000000
000001000000001101000011010111011110101110000000000000

.logic_tile 5 12
000000000001000001000010101101101100010100000010000000
000010000000100001000110110101000000000000000000000000
001000000000000111100000011101111100111110100110000000
100000001110001101100010100011110000101001010001000001
110000000000000101000000011001001010010100000000000000
110000001100001001100010100111011001001000000000000000
000000000000011101000010010111101010101000010000000000
000000001000111111100011101011101001010100000000000000
000000000001000111000111100001111010111101010010000000
000000000000000000100011110000010000111101010000000000
000000100111010111000111101001100000110000110000000000
000001100001101111100111100111101010010000100000000000
000000000000000000000011101001011100100000010000000000
000000000000000000000100000011011101110000010000000000
110011100000000001100011111001011000000110100000000000
100011100000001101000110001111001000000001010000000000

.ramt_tile 6 12
000000000001000000000000000000000000000000
000010001110100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000100000000000000000000000000000
000000000111010000000000000000000000000000
000000001101000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000100000000000000000000000000000000
000110100000000000000000000000000000000000
000101000000000000000000000000000000000000

.logic_tile 7 12
000000000001010000000000011011100000000000000000000000
000010100000000000000010001011101010001001000001000100
001000000100000101000110101001111001000010000000000000
100000001100001101000110011001101110000011000010000000
110001000000000111000000000101101100010100000000000000
110010100000000000000000000000100000010100000000000000
000000000000100101000000010000001110111101010000000000
000000000100010001100011110011000000111110100001000000
000000000001010001000000010101101100101000000000000000
000000100110000000100011111011100000111100000000000000
000000000001001101100010001111101001101000010110000000
000000000000111011000011110101011001111000110000000100
000000000000100111000110000011100001000110000000000000
000000000001000000000011100000001100000110000001000000
110000100000001001100000000000011011011100000000000000
100001001000010001000000001111001000101100000000000000

.logic_tile 8 12
000000001010000111000000000000011101110000100000000000
000000000000000101100000001101001010110000010000000000
001000000000010011100000010000000000000000100100000000
100000000000000000100010100000001011000000000000100000
000000000000000001100010001101011010000010000000000000
000000000000101001100010100111011100000000000000000000
000010100000000001100011011001101010110100110100000000
000000001010000101000011100111101000111100110001100100
000100000001000011100000000000011010000100000100000000
000000000000000001100000000000000000000000000011000000
000010000000011111100000000011111010000001010110000101
000000000000100011000000000111011100000010110001000000
000011100000101000000000000000000000000000100100000001
000000001000010001000000000000001000000000000010000000
000000000001010011100000001000000001000110000000000000
000000000000001101100000000011001000001001000001000011

.logic_tile 9 12
000000000000000101000010100000011110000100000110000010
000000000000000101000010110000000000000000000000000001
001000000001010000000000000000011000000100000100000011
100000000000001101000000000000000000000000000000000000
110001000000000101000010100001011010111000100000000000
110010100000001001100100001011001010111001010000000001
000000101011001000000111000101011010101000010000000000
000001001100101001000010000001111101111101110001000000
000000001000000000000110110111101011100010110100000010
000000000000000000000011010000001111100010110000000001
000000000001000000000000000001100000000000000100000001
000010001010101111000000000000000000000001000010000000
000000000000010000000111101111100001101111010100000100
000000000100100000000100001111001100000110000000000000
000000000000000000000010000001001001101100010001000000
000000000000000001000000001001011011111100110000000000

.logic_tile 10 12
000000000000000000000111001101111110000010000000000000
000000000111010000000111110101011011000011000000000000
001010000000010101000000010111000000000000000100000000
100000001100000111010010001001101100010000100001100000
010000000000000000000110010000011001111000000000000000
010000000000001111000110010011001000110100000000000000
000000000000001011100010110001111000000010000000000000
000000000100000001000010000000011010000010000000000000
000000001100001101100110101101011011000110000000000000
000000000001010011000000001011111011000111010000000000
000001000000000000000000010000011000001110100100000000
000000000000000000000010100011001111001101010000000100
000000001010000101100110110011001000000000000000000100
000000000000000001000011010111110000101000000000000000
000000000000100000000000010000011000110010100100000101
000000100011000000000010011011001110110001010000000000

.logic_tile 11 12
000000000000001011100011100000000000000000100100100000
000000100000001001100111100000001100000000000000000001
001000000000001001100111001001011100101001010000100100
100000000000000001000111000001010000101010100000000000
110000100010000000000000010000001111101111000010100000
010000000000000000000011111111001001011111000000100000
000100000010000001000010000001111101110001010000100000
000000000010000000000100000000011001110001010000000000
000000000000000000000000011001000000000110000000000000
000000100000000111000011110101101001011111100000000000
000000000000010001000000000101111010010111110000000000
000000001010100000000010101101010000000001010000000000
000000001110000000000111101000011101111000100000000000
000000000010000001000100001011001111110100010000000000
000010000000000111000110000111111010001110100000000000
000001000000000000000000000000001000001110100000000000

.logic_tile 12 12
000000000000001000000111111101111110100000000010100001
000000000000001001000110001011011011000000000010000000
001000000000010001100000011111101110000000110000000000
100000000000000000000010000111011001101000110000000000
110000000000000000000010100011101110101001010100000000
010000001011011101000100000111110000101000000010000000
000010000000000111000111000000000001110110110100000000
000000100010000001000110110101001000111001110000000000
000000000001010000000110000101100000111001110010000100
000000000000000011000010000011101000010000100000000100
000010101010000000000110001111111001101100000000000000
000011100110000000000010100111011010111100000000000000
000000000000100001100110010111000000000000000000000000
000000000001010000000010001111100000010110100000000000
010000000000000101000000010001011011010111110000000000
110000000000000101100010001011111010011001100000000000

.logic_tile 13 12
000000000000000111100110100001000000000110000000000000
000000000000000000100010110000101010000110000001000001
001000100001010000000110010001011100010011110110100000
100001000110001111000011110000101110010011110010000011
110000000010100111100110101000011010101000000000000000
110000000000000001100011101001000000010100000000000000
000010100100000000000111100011011011000111110000000000
000000000100001101000000000101011001101111110000000000
000000000000001000000000010001011110111111110000000000
000000000000001011000010001101011101000011010000000000
000000000001001000000010000101101100010111110000000000
000000001001000001000000000000100000010111110000100000
000000000000001011100110000101011100001001010000000000
000000000000000001000000000000111110001001010000000000
010000000000000000000000010000001010101000000000000000
010000001000000000000010001001000000010100000010000000

.logic_tile 14 12
000000000001010000000000000000000001000000001000000000
000000000000100000000011110000001001000000000000001000
000000001000000000000011110001000000000000001000000000
000000001010000000000111010000100000000000000000000000
000000000000001111100000010101000000000000001000000000
000000000000000111000011100000100000000000000000000000
000000100000000000000000010101000000000000001000000000
000100000000000000000011110000000000000000000000000000
000000000010000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000010000000000000000000000000000001000000000
000000000100000000000000000000001010000000000000000000
000000000000000000000000010111000000000000001000000000
000010000000000000000011010000100000000000000000000000
000010100000010000000000000000001001111100001000000000
000000001000000000000000000000001011111100000010000000

.logic_tile 15 12
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000001000000000110000000000001000000001000000000
000000000000100000000100000000001001000000000000000000
000000000000000000000000000111100000000000001000000000
000000001100000000000000000000000000000000000000000000
000010100001000000000000000111000000000000001000000000
000010000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000010000000000000000000000111100000000000001000000000
000001000110000000000010100000000000000000000000000000
000000000000000101100010110000000001000000001000000000
000000000000000000000010100000001111000000000000000000
000011000001011101100110100011100000000000001000000000
000010000100000101000000000000100000000000000000000000

.logic_tile 16 12
000000000000100101000010010001000000010110100000000000
000000000000000000110011000000100000010110100000000000
001000000000000001100000010000000000010110100000000000
100000000000010000100010000001000000101001010000000000
010000000000000000000000010000001010000011110000000000
010000000000001001000010010000010000000011110000000000
000000000000000011100000000011111001000000000100000001
000000000000000000000000000101011100001000001000000000
000000000101000000000000000001100000010110100000000000
000000001100100000010000000000000000010110100000000000
000000000000000001000111100000011110000011110000000000
000100000000000001000000000000000000000011110000000000
000000000001010001000110000011111110000001000000000000
000000000000100000000000000111111111000000000000000000
010110000010000011100111010111100000010110100000000000
110000000000000000100111100000100000010110100000000000

.logic_tile 17 12
000000000010100101100000010000000000000000001000000000
000000000110000000000010100000001001000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000100110000000000000101100000000000001000000000
000010000000110000000000000000000000000000000000000000
000000000000001101100110100000000000000000001000000000
000000000000000101000000000000001000000000000000000000
000010000000010000000000000000000000000000001000000000
000010000000000000000000000000001111000000000000000000
000000000000100000000110000101100000000000001000000000
000000000111010000000100000000000000000000000000000000
000000000000000000000010100000000001000000001000000000
000000000111010000000100000000001011000000000000000000
000000000000100000000000000000000001000000001000000000
000000000000010000000010110000001111000000000000000000

.logic_tile 18 12
000000000000000000000000000000000000000000000000000000
000010000010000000000000000000000000000000000000000000
000000001000101000000000000000000000000000000000000000
000000000001010111000000000000000000000000000000000000
000001000000101000000000000000000000000000000000000000
000000001010001111000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001000001110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000001111011000000000000000000
000000000000000000000000000101011011000100000000000000

.ramt_tile 19 12
000001000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 20 12
000000000100000101000010101001011001100000000000000000
000000000001001101100110111011011010000000000001000010
000000000000001101000010101001000000000000000000000000
000000000000000001000110110011000000111111110000000000
000010100000001111000000000001011101100000000000000000
000010100000001001100000001001111100000000000000000000
000000000000000101000110010101011001100000000000000000
000000000000001101100110010101011111000100000000000000
000000000000000111100000000011111110110011000000000000
000000000000000000000000000001011010000000000000000000
000000000000001111000110111111011010101011010000000000
000000000000000101100010001101111110001011100000000000
000000000000000000000111111101111001100000000000000000
000000000000001111000010100001001110000000000000000000
000000000000000001100000010101101110100010110000000000
000000000000000000000011101111111100101001110000000000

.logic_tile 21 12
000010100000000001000000011101000000100000010100000000
000000000000010000000011011011101100110110110000000001
001000000000000000000011100001011000110100010100000000
100000000000000111000111110000111000110100010000000100
110000000000101101000010110111111110111101010100000000
100000001100010011100111011001100000101000000000000001
000000000000000000000000001000001010111001000100000000
000000000000001101000000001001011011110110000000000000
000000000110001001100010001011001011110011110000000000
000000100110001011000100001001001111010010100000000000
000000000000010000000000011001011000111101010100000000
000000000001100000000011100101100000010100000000000000
000000100000001101100010000000001010110001010100000000
000011000000000101000000001111011010110010100000000000
000000000000001011100110110111101110100010110000000000
000000000100001111000011001011001110101001110000000000

.logic_tile 22 12
000000000010000111000111000111100000101001010100000000
000000000000000000100100001011101011100110010000000000
001000001010000011100000000111011110101000000100000000
100000000000000000000011101001000000111101010000000100
110000000000010101000111011101011101110110100000000000
100000000000000000100110101101101100110100010000000000
000000000000001000000111100101000000100110010000000000
000000000000001111000000000000001101100110010000000000
000010000000001000000010001000011000111001000100000100
000001000000000011000111111001001011110110000000000000
000000000000001111100000001011001110100010110000000000
000000000000000111000000000111011111010110110000000000
000010100000000111000011100111001000101000110100000000
000001000010000000000110110000111100101000110000000000
000000000000000111000000001000001010110001010100000100
000000000000001101000010110101011000110010100000000000

.logic_tile 23 12
000000000000000000000000000000000000000010000010100011
000000000000000000000000000000000000000000000011100111
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000000000000000000101101011000010000000000000
000000000000000000000000001111111111000000000000000000
001000000000000000000000011101111100000000000100000000
100000000000001101000011110011101100100000000000000100
110000000000000000000000011011101101000000100100000000
010000000000000000000010001101001001000000000000000000
000000000000001000000111010001111011000001000100000000
000000000000001011000110010011111100000000000000000000
000000000000000001000010001011011101000001000100000000
000000000000000000000010001011001011000000000000000000
000000000000000111000000000000001111000011000010100001
000000000000001111100010000000011110000011000010000101
000000100000000001100110010111001101000000000000000000
000000000000000000000010100111111000000000010000000000
110000000000001000000010101101100000000000000000000000
100000001100000001000000000101101100000110000000000010

.logic_tile 2 13
000000000000000101000011111011011001000000010000000000
000000000000000000000111100111011111000000000000100011
001010100000000000000011110101101010000000000000000000
100001000000000000000111010101011000000010000000000000
010000100000000011100010100011101001000010000000000000
010000000000001101000000001111111101000000000000000000
000100000000001001100110000011011001100000000100000000
000100000000000011000000001011111010000000000000000000
000000000000000001100011100000000001000110000011000100
000000000000000000000110001111001011001001000000000101
000000000001000000000010110101001101000000100100000000
000000000000100000000110001011011110000000000000000000
000000000010000000000110000011011110100000000100000000
000000001000000000000000001011101010000000000000000101
110010000000001001100111010011001011100000000100000000
100000001010000111100111001011101111000000000000000000

.logic_tile 3 13
000000000000000000000110000001111000000010100000000000
000000000000000000000010110000010000000010100000000000
001000001000000101000110000000011111000110100000000000
100000000000100000100000001001001000001001010000000001
010000000001000000000010000000001110000100000100000000
110000000000000000000000000000010000000000000011000101
000000000111000011000000001111101100101000000010000000
000000000001110000000000001001000000000000000000000010
000000000000000000000011000001111111000000000000000000
000000000010001111000000001001011110100000000000100100
000000000000000000000111001001011011000000000000000100
000000001010000000000000000001101111010000000000000000
000000000000000000000000000111001110111101010000000000
000000000000000101000010100000010000111101010001000000
110000100000000101100000001001000000101001010000000000
100001000000000000000011111011101101100000010000000000

.logic_tile 4 13
000000000001001101000011100101001010000010100100100000
000000000000000101100011110000100000000010101011000011
001000000000000111000000010011101100111101110000000000
100001000100001101100010000001111010111111110010000000
010010100111000111100110011000000001000110000000000000
010001000000101101100011010101001001001001000000000000
000000000000000101100000010011101100101000010000000000
000010100000000101000010001001001111101000000000000000
000010100000001000000000011000011010111000000000000000
000001000000001011000010010001011010110100000000100010
000000000000001000000111010101011001110000010000000000
000000000000000001000011010000001000110000010000000000
000000000000000000000000010011111000000000000000000000
000000000000000000000010010001100000010100000000000000
110000100000110101100000011001101011000011100000000000
110101000000100000100010100101111111000011110000000000

.logic_tile 5 13
000000000000001111100111101011001010010110100000000000
000010000000001111100011101001011011111111010000000000
001001000000011101100000011101100000000000000000000000
100010100000001011000011100101000000010110100000000000
110000000001010001000110011001001010000001010010000000
110000000000000000000010100011010000000011110000000000
000000101110001111100000011000011010000001010000000000
000000000000000001100011100001000000000010100000000000
000100000000000001100111101001001110000000100010000000
000001000010000000000000000011011000000000000000100001
000001000001010000000000000101000000010110100110000100
000000100000001101000000001001000000000000000000100000
000000000000000000000011010111101100010000000000000000
000000000000000000000011000000011011010000000000000000
010000000000010000000000000001001011000000000000000000
010000000000000111000000001101111011100000000000100000

.ramb_tile 6 13
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000001000000000000000000000000000000
000000000000100000000000000000000000000000
000001000001000000000000000000000000000000
000010000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000111000000000000000000000000000000
000011101010000000000000000000000000000000
000000001100000000000000000000000000000000
000010100000010000000000000000000000000000
000000000000100000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 7 13
000000001110000000000111000000001011110000010010000010
000000000000000000000111101101011011110000100010100001
001000100100000101000110000101101000101000000000000000
100001000110000000000000000000010000101000000000000000
010000000000000011100110000000000001010000100010000001
100000000000000000000111101001001010100000010000100001
000010100001000001100010110101101010101000000000000000
000000000000100000000010000000010000101000000001000000
000100000110000000000000000000001110110000000000000000
000000000000000111000000000000001010110000000000000000
000000100001010000000000000011000001101001010010000000
000001000000000000000000001001001001000110000000100000
000001000000000000000000000001100000000000000100000000
000000100000001111000000000000000000000001000000000000
110010100001100000000000001000001011000100000000000000
100011001110100000000000001101011000001000000000000000

.logic_tile 8 13
000010000000001000000110011001111100100010000000000000
000001100000001011000110011101011111001000100000000000
001000100001011011100011100101000000011001100000000000
100001000000001111000000000000001010011001100000000000
110000000000000011100000000111100000000000000100000010
010000000000000111000000000000000000000001000000000001
000010100000101000000110000001001100010101010000000000
000000000100011011000100000000000000010101010000000000
000001000000001000000000000001101000100010000000000000
000000100001011011000010001001111010001000100000000000
000000000010000000000010001000000000000000000110000000
000000000000010000000100000111000000000010000000000000
000000000000000000000010000101100001011001100000000000
000000000000000000000000000000001000011001100000000000
000000000000001000000000000000000001000000100100000000
000000000001010101000000000000001110000000000000000010

.logic_tile 9 13
000000000000001011100010100001011111100011010100000001
000000000000001001110010000000001010100011010010000100
001000000000000000000010100000000000000000000100000000
100000000110000000000011101101000000000010000000000000
000000000000001000000010100000011000000100000100000000
000000000000000011000110100000010000000000000000000100
000000100000010001000010100000000000000000000100000000
000001000100100000000100001001000000000010000000000000
000000000000100001000010001000001100110010100000000000
000000000001010001000010000011001101110001010000000000
000010100000000000000000000001011010010100000000000000
000110100100000001000000001011010000111110100001000000
000000000000100000000000010011001110111001110010000000
000000000001010000000010100011111011111000100000000001
000000000000001000000000000001101000111101110000000100
000000000001010101000000000000111010111101110011000000

.logic_tile 10 13
000000000000001000000111100101100000100110010110000010
000000000000000101000110111011101010010110100000000000
001010000001010000000000000000000000000000000000000000
100010000000000000000010110000000000000000000000000000
010000000000001011100111000000001100000010000000000000
110000001010000011100110100101001100000001000000000000
000010000001000000000000011001101010101101010000000000
000000001010100000000010011111111011011101000001000100
000000000000001011100000010001001010101010100000000000
000000000001000101100011010001100000101001010000000000
000000100000000000000000001001000000100110010000000000
000001000010000000010000001101101010010110100000000000
000001000000000000000000000000001000100011010100000100
000000100000000000000000001011011010010011100010000000
000000000000000000000000000000000000000000100100000100
000000000010000000000011000000001100000000000010000000

.logic_tile 11 13
000000000000000001000000000001011111010100110000000000
000000001110000001100000000000011001010100110000000001
001010100001000000000000010000000000000000000000000000
100000001000100000000010000000000000000000000000000000
110000000000000000000000000000001110000100000100000000
110000000000000000000000000000010000000000000000000001
000000100001000000000000000000001100000100000100000001
000001001110000000000000000000010000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000111000010001111000000000010000000000010
000010000000000000000010100111011110000010100000000000
000000001010000000000100000000000000000010100000000010
000000000110001001000010000000011100010011100000000000
000000000000000111000110001011011000100011010000000000
000000000001000111100111010000001101000100000000000000
000000001010100000000010100111001111001000000010100010

.logic_tile 12 13
000000000001010111000111110001011001101110000000000000
000000000000101101000010000011111011101101010000000000
001000000000000000000111110000000001010000100000000000
100000000001010000000110000001001100100000010000000000
010000100001000111000111100101011111000010000000000000
110000001000000000000110000000111001000010000000000000
000000000000000101100110000001001001010010100000000000
000000000000000000100110100001011110010001100000000000
000000000001001000000000000000000000000000000000000000
000000000010000101000010000000000000000000000000000000
000000000000000111100000011011001011111110110000000000
000001000000000000100010101101101110111111110000000000
000000000000101000000000000000011110000100000100000001
000000000000011101000000000000000000000000000000100100
010010100000001000000000001011100000110110110000000000
110000000100000101000010001101101110010110100010000000

.logic_tile 13 13
000010000000000101100010100001001010010100000000000000
000001000000000000000100000000000000010100000000000000
001000000000000000000000010000001010100000000000000000
100000001000000000000010100101011111010000000000000000
000000101010000101000111100001001110000100000000000000
000000000000100101000100000101001101001101000000000000
000000000001000000000111000011111000000000000000000000
000001000010101101000000001001010000000010100000000000
000000000000001000000110010011001110100000010000000000
000000000000000001000011100011101011100000110000000000
000001000001001000000000010000011010000100000100000000
000000000000001111000010000000010000000000000000000000
000000001110000000000000010101100000000000000010000100
000000000001011101000011101101000000010110100000000100
110010100110000000000000000011100000010110100001000100
100000000000000000000000000000100000010110100010000000

.logic_tile 14 13
000001000001011101000111100101101000000000010010100101
000000000000100101100000000000101110000000010000110001
001000000000001101000110011000001010000010100000000000
100000000110000001100010000101000000000001010010000000
110000000000000101100110000011001110010000100100100100
010001000000000000000000000001011011101000010010000010
000000000000001001100000010011101010110100000000000000
000000001010000101000011101011001001110000000000000000
000000000000000001100111001001101100001001000110000000
000000000000000000000010000001101000001101000000000010
000000000000010000000000000001011010010000000110000001
000000000000001001000000000001001100010110100000000010
000010100000100001100000011011011000001101000110000001
000001000000000000100010001001001000001100000000000000
000000100000000000000000000101011100101001010000000000
000001000100000000000000001001001101000000010000000000

.logic_tile 15 13
000000000000001000000000000000000000000000001000000000
000000000000001001000000000000001101000000000000010000
000000000000000000000000000011100000000000001000000000
000000000100000000000000000000100000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000001000001000101000000010011000000000000001000000000
000010000000100101000010100000000000000000000000000000
000000000001011000000110100000000000000000001000000000
000000101010000101000010100000001110000000000000000000
000000000000001000000000000000000001000000001000000000
000000001110000101000000000000001100000000000000000000
000100000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 13
000000000001010000000000000000000000001111000000000000
000000000000000000000010010000001001001111000000000000
001000000000000101000010100011011100111101010100000001
100000000000000000100100000011010000101000000011000010
110000000000100000000000000001100000010110100000000000
110000000000000000000010110000000000010110100000000000
000000000000000000000000000000000001001111000000000000
000000000000001101000000000000001001001111000000000000
000010100010000111100000000011100000010110100000000000
000001001010001111100000000000100000010110100000000000
000000000000010000000010000111100001111001110100000101
000010000000000000000110010011101110100000010011000100
000000000000000000000010000101000000010110100000000000
000000001110010000000100000000100000010110100000000000
000000001110000000000111001000000000010110100000000000
000000000000001001000000000101000000101001010000000000

.logic_tile 17 13
000010001110000000000000000101000000000000001000000000
000010001010000000000000000000100000000000000000010000
000000000000001000000000000000000001000000001000000000
000000000000000101000000000000001111000000000000000000
000000000000001000000000010000000001000000001000000000
000010100110000101000010100000001011000000000000000000
000000000000000000000110100000000000000000001000000000
000010000010000000000000000000001110000000000000000000
000010000000011101000000000011000000000000001000000000
000000000000001001100000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000001100011010000000000000000000001000000001000000000
000001000000101101000000000000001000000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000010110000000000000000000000000000

.logic_tile 18 13
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010101101011011000000000000000000
000000000000100000000000000101011001010000000000100000
000001000010100111000000000000000000000000000000000000
000000100101010000100000000000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000000100000001111000100000000000000000000000000000000
000010000110110000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 13
000000000110001001000111100001011100101000110100000000
000000001110001001100110110000011100101000110000000001
001000000000000001100111101101101101100010000000000000
100000000000000000100110110111111010001000100000000000
110000000000000111000010010101011000101010100000000000
100010100001001101100110010000010000101010100000000000
000000100000000101000011100001001110101010100000000000
000000000000001101100000000000110000101010100000000001
000000000001011000000000011101011000100010110000000000
000000000000100111000011110111011000101001110000000000
000000000000000000000010000101011000110011000000000000
000000000000000000000000001101111001010010000000000000
000010101000000000000011101001001010111111000000000000
000000000001000000000100001001111011000000000000000000
000000000000000111100000001101011010111100000000000000
000000000000000001000000000001000000000000000000000000

.logic_tile 21 13
000000000000001000000000000111000000000000001000000000
000000000000001001000000000000100000000000000000001000
000000000000000101000000010000001101001100111000000000
000000001000000000000010010000011011110011000000000000
000000000000000000000010100000001001001100111000000000
000000000001010000000000000000001001110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000010100000100000110011000000000000
000000000000000000000000000001101000001100111000000000
000010100000000000000010110000000000110011000000000000
000000001000000000000000000111001000001100111000000000
000000000000000000000000000000000000110011000000000000
000010101000000101100000000000001000001100111000000000
000001000000000000000010110000001000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000001101000000000000001110110011000000000000

.logic_tile 22 13
000000000000001000000111110000000000011001100000000000
000000000000001111000110001101001000100110010000000000
001000000000000101100110110111100001100000010110000000
100000000000000000000010100111101000110110110000000000
110000000000000000000110111111111011101001000000000000
100000001110000000000010100101111001000000000000000000
000000000000001101000111000011101001100000000000000000
000000000000000101000111100111111000001000000000000000
000010000000000000000011110001111010100010010000000000
000001000000001101000111101011101111000110010000000000
000000000000000000000110011101111000101110000000000000
000000000000000000000011001101111011101101010000000000
000000000001010101000111100001011100111100000000000000
000000000000100001100010110111110000000000000000000000
000000000000000111000010010011011110101011010000000000
000000000000000000100010001011001111001011100000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000001011000000000101100001100000010100000000
000000000000000001000000000000101011100000010000000000
001000000000000000000000000111011011001000000100000000
100000000000000000000000000001101111000000000000000000
110000000000000000000010010011011010101000000100000000
010000000000000000000010000000110000101000000000000000
000000000001010111000010110101000000100000010100000000
000000000000000000000011010000101100100000010000000000
000000010000000111000010000000001010000011000000000000
000000010000000000100010000000011000000011000000000000
000000010000000000000000000101011011001000000100000000
000000010000000000000000000001101111000000000000000000
000000010000000011100010000000001100110000000100000000
000000010000000000100000000000001111110000000000000000
110000010000000000000000010111011011000000000100000000
100000010000000000000011000001001011000000010000000000

.logic_tile 2 14
000001000000000000000111001111001100000010000000000000
000000100000000000000111001001101011000000000000000000
001000000000001000000111110111011101000000000100000000
100000000000000111000110001101101011000001000000000000
110000000100000001000110000101111001010000000100000000
010000000000000000000011001001111100000000000000000000
000000101010000000000000010101000001100000010100000000
000001000000000001000011110000001001100000010000000000
000000010000000001100000001000011010111110100000000100
000000010000000000000010000001000000111101010010000100
000000010000000000000110000000000000000000000000000000
000000011010000111000100000000000000000000000000000000
000000010000100000000111010001101000101000000100000000
000000011111010000000110000000110000101000000000000000
000000010000000000000000001000001110101000000100000000
000000010000000000000000001011010000010100000000000000

.logic_tile 3 14
000000000000001001100111001001101101100000000000000000
000000001000000001000111100001011010000000000000000000
001000001000010111000010011101111010100000000000000000
100000000000001001000110101001011101000000000000000000
000001000000000000000110100111111100110111110100000000
000000000000000001000000001011101000110110110000000000
000000000000000011100110101001101110101000000000000000
000000000000000000000000001001101001010000000000000000
000000010000000000000010110001011101101001110111000000
000000010000000000000010001111001100111111110010000001
000000010001011101000000001000001000101000000000000000
000000010000000001000000000111010000010100000000000000
000000010000001101000110000001101010010111100000000000
000000010000000101000000000111101011010111110000000000
000010010000001000000000010000001110111100110000000000
000000010000000001000010000000001110111100110010000000

.logic_tile 4 14
000000000001000000000010101000011100101011110000000000
000000000000000111000110110001010000010111110000000010
001000000000000011100000010111101001000000000000000100
100000000000000111000010001111011110000100000000000000
110000101110000101000000001001001110000000000000000000
110010000000000000100000001111101000001000000000000000
000000000001010001000000000011011000101000000000000000
000000000110000000000000000000110000101000000000000000
000010110000000000000111110000000000000000100100000000
000000010000000000000010100000001010000000000010000000
000010010000000000000111000001111010010100000000000000
000001010000000000000000000000100000010100000010000010
000000010000000111100011100011011000000001010000000000
000000010000000111000110000111100000000000000000000000
110000010000000101000110101111001100111100000010000000
100000010000001111100000000001010000010100000000100000

.logic_tile 5 14
000000000000001001100110101001101000010100000010000000
000000000000000101000000001111010000000000000000000010
001000001000010011000111010111001010000000000000000000
100001000000000000000011100011000000101000000000000000
000001000000000111000000000001101010100000110111100011
000010000000000101000010011111101010010000100011000100
000010100001001111000110000111011010000001010000000000
000000000110000111000000000111000000000000000000000000
000100010000001011100000000101101110111000110000000010
000100010000000001100000000101001000110000110000000000
000000010000001000000000010001101100000010100000000000
000000010000000011000011000001101011000001000000100000
000010010000000111100110001001101001000110100000000000
000000010000000001000000001101011111000001010000000000
000000010010000000000011110011111101101110000101000000
000000010000010000000110000000011111101110000000000000

.ramt_tile 6 14
000010100001000000000000000000000000000000
000001100000100000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000010000000000000000000000000000
000000001110000000000000000000000000000000
000000010001110000000000000000000000000000
000000010000000000000000000000000000000000
000010010000000000000000000000000000000000
000000010000000000000000000000000000000000
000010010000100000000000000000000000000000
000010111011000000000000000000000000000000
000000010000000000000000000000000000000000
000010110000000000000000000000000000000000

.logic_tile 7 14
000000000000100101000111000000001101110000000010000001
000000000001010000000010000000011011110000000000000000
001000000010000011100000010000000001001001000010000000
100000001110000111100011110001001000000110000000000000
110000000000100011000000001011000000111111110000000000
010000100101000000100010101101101001011111100000000000
000100000000000000000111000001100000000000000000000000
000100000000000000000111100011000000101001010000000000
000001010000000111100110010101100001110110110010000000
000000110000000000100010001001101001111111110010000000
000010110010000000000000010000000000000000000000000000
000000010000100000000010000000000000000000000000000000
000000010000101001100000000111001101101001110100000001
000000010000011111000000000101011101111001110000000000
110001010001010000000000000000001110000011100000000011
100000011110100000000000001101001001000011010011000000

.logic_tile 8 14
000000000000000000000010100000000001000000100100000010
000010100000000000000000000000001000000000000000000001
001000000011001000000000000101011000111111010010000000
100011000000101001000010101001011010111111110000000000
110000001010000101000000001000000000000000000100000010
110000001110000101000000000001000000000010000000000100
000000100001000000000000000001100000000000000100000010
000001000000100000000000000000000000000001000000000001
000010110100000000000000000000000001000000100100000100
000000010000000000000000000000001000000000000000000000
000000110000000000000000000000011000000100000100000100
000011110000000000000000000000000000000000000000000000
000010010000100000000010000000000001000000100100000100
000011010001000000000100000000001000000000000000000000
000100010000000000000000000001100000000000000100000010
000000010000100000000000000000000000000001000000000001

.logic_tile 9 14
000000000000000000000010101000001011101110000000000000
000000000000000000000010000011001110011101000000000000
001010100100011101000000000001111011011111110000000000
100000000000000001000010101111001110111111100000100000
000001001000001101000110011000001000000010000000000000
000010100000001111000110001101011111000001000000000000
000010100001010101000110000001100000000000000100000000
000000001000000000000010100000100000000001000000000000
000001010000001000000111000011011010100010000000000000
000010010001011011000000001001111011001000100000000000
000000010001001000000000010011011110101110000100000000
000100010110100011000010100000011110101110000010000000
000001010000001000000110010000001011000100000001000100
000010110000000001000011000101011101001000000000000000
000000010001001001100010001000000000000000000100000000
000000010000101001000000000001000000000010000000000000

.logic_tile 10 14
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
001000101000000101000011100000000000000000000000000000
100001000000000000000000000000000000000000000000000000
000001001100001000000010101001111000111110100100000001
000010000001011001000000000011010000010100000000000100
000000000000000000000110000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000010000100000000000001000001011110110000000000000
000000010000010000000000001101001110111001000000000000
000000110000001000000000000000000000000000000000000000
000001010000001101000000000000000000000000000000000000
000000010000100000000000000000000000000000000100000000
000000010000010000000000001101000000000010000000000000
000000010110001011100000001011100001101111010110000000
000000010110000001100000001001001110000110000000000100

.logic_tile 11 14
000000000000101111000000010000011000101000000000000000
000000000001001011000011000111000000010100000000000000
001000100000000001100110110011000000101001010000000000
100001000000001111000010000111000000111111110000000010
000000001010100111100000011001011010000001010000000000
000000100001010000100010100111010000000000000000000000
000000001010001000000111111001001101100000000000000000
000100000000000001000011000101011101000000000000000000
000001010001011000000010011011001110000000000000000000
000000110000100001000010001001111001000000100000000000
000100010001010000000010000011000000000000000100000000
000001010100000000000000000000000000000001001000000000
000000010000001101100000010101011001000010000000000000
000000010111000111000011100101111011000000000000000000
010000010000000101100000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000101101100111111001001100000000000000000100
000000000001001111000110001111000000010100000000000010
001000000001010011100111110001100000001001000100000000
100001000000101111000010010000101011001001000000000000
010001001010000011100111001001000001111111110000000000
010000001100000001100110100101001001101111010000000000
000000000001000101000111000111011111001011000000000000
000000000000010000000110001111001011001001000000000000
000010011010000001100000001001101000000000000000000000
000001010000000000000000001101111000000010000000000000
000010010000000000000000010111001011000000000000000000
000001010000010000000010000101101000010000000000000000
000000010110000101000010000111101010000001000000000000
000000010000000000000010001101101010000000000000000000
010000011100001111100110001111011101000000000000000010
010001010000100001000110000111111000000100000000000000

.logic_tile 13 14
000000000000000111100111001101101010010001110000000000
000000000000010000000000000101011111000001110000000000
001001000001000101000111100000000000000000000000000000
100000100000000000000011010000000000000000000000000000
000000101000000101000000000001011101000011010000000000
000001001110010000100011110101011010000010100000000000
000010100001010111000000001011100000101001010010000000
000000001000101011000000001111000000000000000000000000
000000010110000000000111001000000000000000000100000000
000000010000000000000000001001000000000010000000100000
000010110001001000000110101000000000000000000100000000
000000010000000011000100001111000000000010000000000000
000001010000000000000011101001111000101001010000000000
000000010000000000000100000111100000010101010000000000
110000010001000001100000010101101010110001110000000010
100000010000000000000010001001001101110011110000000000

.logic_tile 14 14
000000000000001000000111100000000000000000100100000000
000000000000001111000000000000001100000000000001000010
001000000110000000000011000000011110000001010000000000
100000000010000000000100000011010000000010100000000000
010100000000001000000010000001000000000000000100000000
110000000000000101000100000000100000000001000010000010
000000000000000000000111110000001100000100000110000000
000001000000000000000011010000010000000000000000000010
000000010000000001100000010000011100000100000100000000
000000011010001001100011100000000000000000000000000011
000000010111010011100111000000000000010000100000000000
000000011010000000000000000101001100100000010000000000
000001010000000101000000000101111100000010110000000000
000000010010010000100000000001111110000000110000000000
110000010000000001000110001111111011001001110000000000
100000010010100000000000001101011001000001110000000000

.logic_tile 15 14
000000000000000000000111100101100000000000001000000000
000000000000000000000000000000100000000000000000010000
000010000000000000010000000101000000000000001000000000
000000001010000000000000000000000000000000000000000000
000010100000000111000011100000000000000000001000000000
000000000000000000100100000000001011000000000000000000
000000000000000111000000010000000000000000001000000000
000000000010000000100011100000001101000000000000000000
000000010000000000000110100000000000000000001000000000
000000010000000000000010100000001101000000000000000000
000000010000000000000000000000000000000000001000000000
000000010001000101000000000000001001000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000000000000000000000001010000000000000000000
000000110001000000000000000011100000000000001000000000
000001010110100000000000000000000000000000000000000000

.logic_tile 16 14
000000000000000000000010101000000000010110100000000000
000000000000000000000100001001000000101001010000000000
001000100000001000000000000101100000010110100000000000
100000000000001101000010110000000000010110100000000000
110000000000000000000000000111111100101000110110100001
110000000000000000000000000000101101101000110010000000
000000000000000101000010100000000000001111000000000000
000000000000000000100100000000001001001111000000000000
000000010000000111100000011000011101101000110100000101
000000010000000000000011011011001111010100110010100010
000000010001001001000000011001100001111001110110000000
000010010000000011000011100011001110100000010000100110
000000010000000000000111000000000001001111000000000000
000000010000000000000110000000001011001111000000000000
000000010000001000000110100000011100101100010110100000
000000010000101011000111100011001111011100100000100010

.logic_tile 17 14
000010000010101111100110100000000000000000001000000000
000000000000001111000000000000001101000000000000010000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000001000000000000000000000
000010000000000000000000000000000000000000001000000000
000010000000000000000000000000001111000000000000000000
000001000000000000000000000000000000000000001000000000
000010101000000000000000000000001001000000000000000000
000001011100000000000000000111000000000000001000000000
000000110000000000000010000000100000000000000000000000
000000010000001000000000000111100000000000001000000000
000000011000000101000000000000100000000000000000000000
000000010000000000000110100000000001000000001000000000
000000010000010000000010110000001100000000000000000000
000000010000000000000110100000000001000000001000000000
000000010000001101000000000000001110000000000000000000

.logic_tile 18 14
000000000001010101000010100000000000000000000000000000
000000000001010000100100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000001000000000010110100010000000
000000000000010000000000001101000000101001010001000000
000000000000100000000010100000000001001111000000000000
000010000001000000000110110000001011001111000001000000
000000010011010000000000000000001000000011110000000000
000000110000110000000000000000010000000011110001000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001110000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000010110100000000000
000000011010000000000000000001000000101001010001000000

.ramt_tile 19 14
000001000010000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010001000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 14
000000000001010001100000000101011010110100010100000000
000000000000100000100000000000101100110100010000000001
001000000000001000000110000101011010000100000000000000
100000000000000001000100001011011000010000000010000000
110001000000000101000000000101001110000001010100000000
100000000000000000100010001011110000010111110000000000
000000000000001000000010101001111101110011000000000000
000000001001010111000100001111001101000000000000000010
000000010000000000000111111001101010101001010100000000
000000010000000101000111111011110000101010100000000000
000000010000011000000110011011101100110011000000000000
000000010000000111000011101011011111000000000000000000
000000010000100101100000011101000001100000010100000000
000000011110010000000010001111101110110110110000000000
000000010000000101100011110111011100111101010100000000
000000010000000000000111101101000000101000000000000000

.logic_tile 21 14
000000000000000000000000010000001000001100111000000000
000000000001000000000011010000001001110011000000010010
000000000000000000000000010101101000001100111000000000
000000000000000000000010100000100000110011000000000000
000000000001010000000111000000001000001100111000000001
000000000000110000000000000000001101110011000000000000
000000000000000000000110100000001001001100111000100000
000000000000000000000000000000001100110011000000000000
000000010000000001000000000011001000001100111000000000
000000010000000000000010000000000000110011000000100000
000000010000000001000000000001101000001100111000000000
000000010000000000000000000000100000110011000000000000
000010110000000000000000000111001000001100111000000001
000001010001000001000000000000000000110011000000000000
000000010000000000000000000101001000001100111000000000
000000010000000000000000000000100000110011000000000100

.logic_tile 22 14
000010100000011000000010111011101000100000000000000000
000001000000100101000010001011011001000000000000000010
000000000000000101000110110101111001100010010000000000
000000000000000101000011111101011010000110010000000000
000010100001010101000110111111111000000000000000000000
000000000000100101100010101111001101010000000000000000
000000000000001011100111111101011110001000000000100000
000000000000000101000010001101101101000010000000000000
000000010000010000000011100000000000001001000000000000
000000010000100000000111110001001111000110000000000000
000000010000001001100010100101011001000000000000000000
000000010000000111000110110101001101100000000000000000
000000010001010000000111101111001111110011110000000000
000000010000101101000010110011011011100001010000000000
000000010000001111100110011000000001100110010000000000
000000010000000001000011101111001001011001100000000000

.logic_tile 23 14
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000110000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000110100000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000000000000000110010000000000000000000000000000
000000001000000000000011010000000000000000000000000000
001010000000000101000000000001101100000001000000000000
100000000000000101000000000000011001000001000000000000
000000000000000101000010100101100001111001110100000000
000000000000000000000010101101101011111111110000000000
000000000001000000000010100001001011111101110100000000
000000000000100000000010100000101000111101110000000000
000000010000000000000000010111101011000000100000000000
000000011000000000000010001011111101100000110010000001
000000010000000000000000010000000000000000000000000000
000000011010000000000010100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000011101001011000010000000000000
000000010000000000000011011101011000000000000000000010

.logic_tile 2 15
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010000000000000000110110000000000000000000000000000
100000000110000000000011100000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001011001100000010000000000000000000000000000
000001000000000011000011110000000000000000000000000000
000000010000000000000000001001111010010110100100000000
000000010000000000000000001001110000101000000000000000
000000110000000000000111000111111110000010000000000000
000001010000000000000000001001101110001011000000000000
000000010000001000000000001011111010000001000000000000
000000010000001001000000000101101010010111100000000000
110000010000000001000011000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 3 15
000000001100000000000110010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
001000000000001000000000010111101010111101010000000001
100000000000000001000010000000000000111101010000000000
000000001100000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000001111001111101010110000001
000000000000000000000000001001101100111111010010100101
000000010000000101100000010111001100101000000000000000
000000010110000000000010011001101101100000000000000000
000000010000000101100000000101100000111111110000000000
000000011010000000000000001111000000101001010010100000
000000010000001001100110100111001110100000000000000000
000000010000001101100010000111101111000000000000000000
000010110000000001100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000011100111010011101000111001110100000000
000000000000000111100110010111111101110001110011000000
001010000001010011100010100011111100101000000000000100
100000000000000101000100000000010000101000000000000000
000000000000000111000000011001101010000000000010000000
000000000000000111000011011101111001000001000000000000
000100000001010011100110000101100000010110100000000001
000100000000100111100110001111001000010000100000000000
000001010000000000000000010101100000000000000000000000
000010111000000000000010100001100000010110100001100000
000010010000000000000110111101011111100000000000000000
000000010000000001000010000101011000101000000000000000
000000010000000101100000000001001111001011000000000000
000000010000000000000010000000011000001011000000000010
000000010000000111100010000111100000000000000000000001
000000010000000000100100000101000000010110100000000000

.logic_tile 5 15
000000000000001111100011101001111111101011110110000000
000000000000000101100010100011101000111011111000000000
001000001110001111000110110011001010100000000010100001
100000000110000011000011100000101001100000000000000000
010000000100001011100010000001001001100000000000000000
110000000000000001100000000001011011010100000000000000
000010100000001000000111001001000000010110100000000000
000011000000000101000100000101101010001001000000000000
000100010000000001000110000011101101010000000000000000
000100010000000000100010010000111111010000000000000000
000000011101010000000110000001111000101111000000000000
000000010000101001000100000011101001001111000000000010
000000011111010000000000010111001110101011110000000000
000000010000101101000011100000100000101011110001000000
110000010000001000000010100101100001000110000000000000
100000010000010001000100000000101000000110000000100100

.ramb_tile 6 15
000100000000100000000000000000000000000000
000100000001000000000000000000000000000000
000000001100010000000000000000000000000000
000000000000000000000000000000000000000000
000010101010000000000000000000000000000000
000001001010000000000000000000000000000000
000000000000010000000000000000000000000000
000000000010100000000000000000000000000000
000010110000100000000000000000000000000000
000000010001000000000000000000000000000000
000010010001010000000000000000000000000000
000001010000000000000000000000000000000000
000000010100000000000000000000000000000000
000010111010000000000000000000000000000000
000010110000010000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 15
000000100000000000000000010111011100101000000000000000
000010100001010000000010001011111001001000000000000000
001010100001010111000000000111111010110000110010000010
100001001010100000000000000111011010110000100000100000
000000001110001001100010010101101101000010000000000000
000000001110000001000011010111101111000000000000000000
000000000001000000000011101000011010001110100010000010
000000000000100000000010000001011110001101010010000100
000010110100000011000000000111000001100000010010000000
000000010100000000000010000000001011100000010010000001
000000110001001001000010000101000000000000000110000110
000001010000101011000000000000000000000001000000000100
000010010000001001000000011111000000000000000000000100
000011110000001111000011101101000000101001010010000101
110010110000000101100110100101000001100000010010000010
010001010000000000100100001101101100000000000010100001

.logic_tile 8 15
000000001110000111100110010101101000100011110100000000
000000000000000000100011001001111011010111110010000100
001000000001001000000111100101001011000000100000000001
100000000000100111000100000000101011000000100000000100
110000000000001001000010001001011000000110100000000000
010000000000000011000000001101011011001111110000000100
000001100101010000000011101001101010010111100000000000
000001001010000000000110001001001100001011100000000000
000000010000001001000110100011101100000011100000000000
000000010001011101000011110011111110000011000000000000
000000010001000000000111000111101100000110000000000000
000000010000100000000100000111101101001011000000000000
000001010000001101100000001101001100000010100000000000
000010010000000011100000001111011100000011100000000000
110000010000010000000111000000000000000000000000000000
000000010001110000000100000000000000000000000000000000

.logic_tile 9 15
000000001110001011100111110101000000110110110100000000
000000000000001011000111000101001101010000100000000100
001010100000010000000111100000000000000000100110000000
100000000110100000000000000000001001000000000010000001
010001001110101001000000000101001101000110100000000000
010010000001011111000010001111111010001001000000000000
000000100001000101000010000000001110111000000010000000
000001001110000000000000000001001100110100000000000001
000000010110000011000111000011011101000110100000000000
000000010000000000000010001111101011000001010000000000
000000010000000001000000000000001100000100000100000000
000001010000000000000000000000010000000000000010000000
000000010000000101100110000001100000100110010100000100
000000010000000000100000001011101010010110100000000001
000011010000010000000000000001001110000010100000000000
000010010000100000000000001101011101000011100000000000

.logic_tile 10 15
000000000000000000000110000111101000101000000000000000
000000000000000000000100000000010000101000000000100100
001010100001011000000011100000000000000000000000000000
100000000110000111000100000000000000000000000000000000
000000001000001111000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000001000000000000000000000001000000100110000000
000000000010110000000000000000001001000000000001000000
000000011000000000000000010101011100000010000000000000
000000010001000000000010110101001101000000000000000000
000001110001000011100000000000000000000000000000000000
000010010110000000000000000000000000000000000000000000
000000011000100000000000000101011100000000100000000000
000000110000010000000000000101001101000000000000000000
010000010000001000000000000000000000000000000000000000
010000010000000001000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000010101000000000000000000100000000
000000000001000000000011100111000000000010000000000110
001000000101000111000000000000000000000000000000000000
100000000010100000000000000000000000000000000000000000
010001001010000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000100100000000
000000001100000000000010100000001101000000000001100100
000000010000000000000011000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000111100000000101101000101000000000000001
000000110000000000000000000000110000101000000000000000
110010010101001001000000001000001111100000000010000101
100000010000000011100000000111001000010000000010000000

.logic_tile 12 15
000001001000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000100000001000000000000000000000000000000000000000000
000100000010010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001100001000111101101101101011111100000000000
000000000000000000100100001111111110101111000010100000
000000010000000000000000011111011100101101010000000000
000000010000000000000011110101101110011111100000000000
000011010000010001000000000000000000000000000000000000
000010010100100000100000000000000000000000000000000000
000000010000100101100000010000000000000000000000000000
000000110001000000000011110000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001001000010010000000000000000000000000000

.logic_tile 13 15
000000001100000000000110101001000001101001010000000010
000010100000000000000010100101101011000110000000000000
000000000000001111000000000111111100010111000000000000
000000000000000001100000000000011111010111000000000101
000000001000000001000110001000001110001011000000000000
000000000000010000000000000001011001000111000000000000
000000000001010001100010001111011111010110110000000000
000001000000000000000010000001101011111101110000000000
000000010111010001000110010011111001010011110000000000
000000011100000000000110110101001100111011110000000000
000000010000000011100000000000001010010110000000000000
000000011110000001100011101011011111101001000000000000
000000010000000001100011111011011000010010100000000000
000000010000000000000011100111001110010000100000000010
000000010000000011100000001111001101111100100000000000
000010010000000000100000000011011000111110100000000000

.logic_tile 14 15
000000000000001000000000010000000000000000100100000000
000000000000001111000010000000001011000000000001000000
001010100000000111000000000000000000000000000000000000
100000000000000000100010100000000000000000000000000000
110010000000000000000011100111011111011111110000000000
010000000001010000000000000001101100101001110000000000
000000000000010000000110000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000011010000000000000001000000001001001000000000100
000000010000000000000010001101001001000110000000000000
000000010000000000000111100000000001000000100100000000
000000010110100001000111100000001000000000000000000011
000000010000100000000111100000000001000000100100100000
000000011100010000000010000000001101000000000000000010
110000010000001000000000001001001111101011010000000000
100000010110000011000011111111111101000111010000000000

.logic_tile 15 15
000000000000000111000000000011000000000000001000000000
000000000000000000000000000000000000000000000000010000
000010100001001000000000000101000000000000001000000000
000000000100000111000000000000101000000000000000000000
000000000010000000000011100011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000001100000000000001000000000
000001001000000000100000000000000000000000000000000000
000000010001010101100000000000000001000000001000000000
000000010100100000000000000000001110000000000000000000
000000010000000001000000000011100000000000001000000000
000000010000100001000010000000000000000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000000000000000000000001101000000000000000000
000000010000000001000000000101100000000000001000000000
000001011000000000000000000000000000000000000000000000

.logic_tile 16 15
000000000000000111100010100001001000101100010100100101
000000000000000000100100000000011110101100010010000011
001000000000000000000000001000000000010110100000000000
100000001000000000000000000111000000101001010000000000
110000000000000000000010000000000001001111000000000000
110000000000010000000100000000001110001111000000000000
000000000001000111000010100101101110101001010110100001
000010100000000000100100000011000000101010100000000000
000000010000010011000010000000000000010110100000000000
000000011010100000000110101011000000101001010000000000
000000110000000000000111000111011100110100010110000000
000000010000000111000100000000001101110100010000100111
000000010001000111100010110111011100111000100110100001
000000010000000000100011110000111011111000100000000101
000000010000000101000000011111011010111101010100100000
000001010010000101000011011111010000010100000000000101

.logic_tile 17 15
000010000000100101100000000001000000000000001000000000
000001100001000000000000000000000000000000000000010000
000000000000000000000010100111100000000000001000000000
000000000000000000000100000000100000000000000000000000
000001000000000000000000000000000001000000001000000000
000000100000000000000000000000001100000000000000000000
000000000000000000000000000011000000000000001000000000
000000001000000000000010110000100000000000000000000000
000000011000100000000000000001100000000000001000000000
000000011101000000000010100000100000000000000000000000
000000010000000000000000000000000001000000001000000000
000000011000000101000000000000001011000000000000000000
000000010100000101000000000000000000000000001000000000
000001010000011001000000000000001110000000000000000000
000000010000000000000010100000000000000000001000000000
000000010000000000000000000000001110000000000000000000

.logic_tile 18 15
000001000000000000000011111101000000101001010010000010
000000000000001001000011110001000000000000000000000001
001000001100001111100111110001011011110100010100100000
100000000000000001100011100000111010110100010010100000
110000001001011000000010000011100000101001010111100001
110000000000000011000100000001101001100110010000100001
000000000000000111100111100101111101111000100100100001
000000000010001001000100000000011100111000100010100010
000000010000000000000000000001111001000000000000000000
000000010000001111000000000011101001000010000000000000
000000010000100011100010000000000000000000000000000000
000000011001000000100110000000000000000000000000000000
000000011010000000000010101000001001111000100100000001
000000010000000000000100000101011110110100010010100011
000000010000000111000000000101101011110100010110000000
000000010000000111000000000000011110110100010000000101

.ramb_tile 19 15
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 15
000010100000000000000011110000011100100000000000000010
000001000000000000000110000101011001010000000000000000
001000000000000000000000010001100000010000100000000000
100000000000000000000010010000101011010000100000000000
110001000000000011100000000001000000000110000000000000
100010000010000000000010000111101111000000000000000000
000000000000000001100111100101100000011001100000000000
000000000000000000100000000000101100011001100000000100
000000010000000101100110100000000000000000000000000000
000000010000000000000011110000000000000000000000000000
000000011010001000000111100001111011110011000000000000
000000010000000111000000001101101111010010000000000000
000000010000001111000111001000001101111001000100000000
000000010000000101000000001101001111110110000000100000
000000010000000000000010010011011100110110100000000000
000000010000000000000011110111101101110100010000000000

.logic_tile 21 15
000000000000000001100000000111001000001100111000000000
000000000000000000100000000000000000110011000000010000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000010100000000011100000000011001000001100111000000001
000001000000000000100000000000100000110011000000000000
000000000000000101100111010011101000001100111000100000
000000000000100000000110100000000000110011000000000000
000000010000000000000010000111101000001100111000000000
000000010000000000000000000000100000110011000000100000
000000010000001111100000000101001000001100111000000000
000000010000001101000000000000000000110011000000100000
000000010000001000000111101001001001000000000000000000
000000010000001001000100001101001010000000010000000000
000000010000001001100000011111011111110011000000000000
000000010000000001000010110111101100000000000000000000

.logic_tile 22 15
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000101001001111111000000000000
000000000000000000000000001101111111010110000000000000
000000000000000000000110110000000000000000000000000000
000000001110000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000011100110000101101111111110000000000000
000000000000000000100000000111011110101101000000000000
001000000000000111000000000000000000000000000000000000
100000000110000101000000000000000000000000000000000000
000000000000001000000000011101101010101100000000000000
000000000000000001000010000111101110111000000000000000
000100000000000001100011111011111011101000010000000000
000000000000000001000011000111101000001000000000000000
000000000000000000000000001101001001111111100101000000
000000000000000011000000000001111100111110100000000000
000000000000011000000000010000000001001100110000000000
000000000000001001000010000111001111110011000000000000
000001000000001111000010000101111011001000000010000100
000010101010000011000110000011101000000000000000000001
000000100000000011100000000111011010101001010000000000
000001000000001101000010010001110000101000000010100000

.logic_tile 3 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010100000000000000000011111011000100000010100000000
100000000000000000000010011101011100010000010010000000
110001000000000000000111011011001010100000010100000000
110000000000000000000010001001011011101000000010000000
000000000000000000000000010000000000000000000000000000
000000000100000000000011000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100001100111100000000000000000000000000000
000000001011000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000111000000001000011001000000100000000001
000000000000000000000000000011001011000000010011100000
001000000000000011100000000000000000000000000000000000
100000001010000000000000000000000000000000000000000000
000000001110000001000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000111001011010111100000000000
000000101000000000000011100001111101000111010000000000
000001000100000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001000000010000000111101000000000000000000101000000
000000000000000001000100001101000000000010000010000011
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000110100000000011100000000111101010000010100000000000
000000000110000000100000000000000000000010100000000000

.logic_tile 5 16
000000000001000111100111100111001011000110100000000000
000000000000000000100100000101011110001111110000000000
001011000101010111100110100101001100010110100101000100
100011100000101111100000000101001001101001110010000000
110000000100001111100110111101111001101001010010000001
110010000000000001100011111101011100010010100001000001
000000000000011000000111100111101100101001010111000000
000000000000001011000000000111101000010101100000000010
000101000000001000000011100001001110010110100111000000
000010100000000011000100001101011100101101010000000000
000000000000001011000000000101011000011110100101000100
000000000000001011100000000000101000011110100000000010
000000001100001000000010010011101100101101010101000000
000000000001011011000111100101011100101000010010000010
000000001110000011100111000101000001010110100110000000
000000000000000000000000000101001000111001110010000010

.ramt_tile 6 16
000001000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000001010000000000000000000000000000
000000000110100000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000010000001010000000000000000000000000000
000001000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000010101010000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 7 16
000010000000000001100011101111011111101111010100000000
000001100001010000000010000001101001111111100001000001
001000101000001001000000011111101001000110000000000000
100001000000000001100010000101111111001011000000000000
010100001001000000000010000000000000000000000000000000
110100000000100000000100000000000000000000000000000000
000000000001011000000000000000000000000000000000000000
000000001010100011000000000000000000000000000000000000
000010001010000000000000000000011000000000110010000000
000001000000000000000000000000001110000000110010000000
000000100000000000000000000000000000000000000000000000
000000000100000001000000000000000000000000000000000000
000001001011000001000000001111101000000110100000000000
000010100000100000100010001111111001000010100000000000
110110101100001000000011100001111101111111110100000000
000001000000001011000110010001001110111001010000000001

.logic_tile 8 16
000000000000000101000110001111111110111101010010000000
000010101100000000000100000011100000101000000000000000
001000000001100111100000001101111111101111010100000100
100000000000100101100000000001111011111111100010000000
110001000000100000000111000101001101111100010100000000
110010000001000001000000000000011011111100010010000000
000000100000001101000010000011101110111100000000000000
000000001100000001000110100001101111111000000000000000
000000001010000001000110001001001110000110100000000000
000010100001010000000000001011111011000110000000000000
000010000000001011000010001111111011111111110100000100
000000000100001001000010000101011101111001010000000000
000010100000000111000111011001111101101111010100000000
000001100000000000000011001101001010111111010010000010
110000000001001111100010001001111010111111110100000000
000000000110101011000011110001011100110110100010000001

.logic_tile 9 16
000000001110000000000111000000000000000000000000000000
000000000001010000000110100000000000000000000000000000
001000000000000000000011010011001001101011110100000000
100000000110000101000011010101011101111011110000000100
110000000000100000000010100111111001101001000000000010
010000000000010101000011101111111010010000000000000000
000000000001001011100010101001101100111110110100000000
000000001010001101000000001011001110111110100000100010
000001001100001001000000001011101100111110110100000001
000010000000000111000010001101101100111001110010000000
000010000100000101100111000001101011000011100000000100
000000000000000000100000001101111010000011000000000000
000000001000001001100010000001000000000000000000000000
000000000111001101100100000111100000010110100010000000
110010100001010000000000001101011000010110100000000000
000001101110000000000011110011111011000010000000000100

.logic_tile 10 16
000000000000000000000000001101101110000110000000000000
000000100000000000000000000001001111000111000000000000
000000000000001000000000000101001110000010100000000000
000000000100000111000000000111011011000011100000000000
000000001000100111000000010000000000000000000000000000
000000000000010000000011110000000000000000000000000000
000011100000001000000000010000000000000000000000000000
000000000000001011000011000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001010000000000110000101101111010110100000000000
000100100001000111000100001111101000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 16
000000000110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000001000110000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000101010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000010100000000000000000000000000000
000000101110000001000010000000000000000000000000000000
001010100000010000000111000000000000000000000000000000
100000001000000000000000000000000000000000000000000000
000001001010100000000111000000000000000000000000000000
000010000001011111000000000000000000000000000000000000
000000000000000001100011100000000000000000000000000000
000000001000100101000010110000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000001000001000000011101111100010110110000000000
000001000010000000100010000011111001100010110000000000
000000000000000000000000000101011000100001010000000000
000100100000000000000000001101011000000001000000000000
110000000000000000000000001001011011001111010110000000
100000000000000000000000000101101011101111010010000000

.logic_tile 13 16
000000000000001000000000011011101101011110100000000000
000000000001010011000011001101011100011101000000000000
001000000000000111100010100011001110101000000000000000
100000000010101101000000001101010000010110100000000000
000000000000011011100010000111111000101100000000000000
000010000000100001000010100111101000001000000000000000
000000101000000000000010010011101111010110000000000000
000010000000000111000110001111111110111111000000000000
000000000000000001000110010111011000101100000000000000
000000000000000001000110111001001101000100000000000000
001000000000011011100000001011101111010110000000000000
000000000100000001100010011101111010111111000000000000
000001000010001011100110011111001100101000000000000000
000000100001000011100110001111001010000110000000000000
110000000000000000000011110101011001001011110110000000
100010100000000001000110110101101001101011110000000000

.logic_tile 14 16
000000000101001111000111000011011000000010100000000000
000000000000000011000100000001101111000000010000000000
000000000001000001100000001101001110001011100000000000
000000000000001101000000000101001001101011010000000000
000000000001010011100000001101111110010110000000000000
000000000010100000000010000101001110111111000000000000
000000100000000111100000001011111100010011110000000000
000000000000001101000000001011011111110111110000000000
000010100000000001000011100111011011001111110000000000
000001000000000000000110000111101100001001010000000000
000010100000000111000111111000000000010000100000000000
000000001000000001100111010011001100100000010000000000
000000000000000001100110000001001011011110100000000100
000000000000000000100010000111011000011101000000000000
000000100000001000000000011011001111001011100000000000
000000000010001101000010111111101010010111100000000000

.logic_tile 15 16
000000001010000000000000000000001000111100001000000000
000100001010001001000000000000000000111100000000110000
000000000000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100001000000000000000001011110001100110000000100
000000000000100000000000000000010000110011000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100010000000010000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 16 16
000000000000000000000000000011000001000000001000000000
000001001000000000000000000000101011000000000000000000
000000000001000011100000000000001000001100111000000000
000000000000000000100000000000001110110011000000000010
000000101010000000000000000111101000001100111000100000
000000000000100000000000000000100000110011000000000000
000000000001010000000011100000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000001000000000111000011101000001100111000000000
000000000000000000000100000000100000110011000000000010
000000000000000000000010010111101000001100111000000000
000000000000000000000011010000100000110011000000100000
000000000000001000000000000000001001001100111000000000
000000000000101011000000000000001110110011000000100000
000000100001000001000111110011101000001100111000000000
000000000000000000100111100000100000110011000000000000

.logic_tile 17 16
000000000000000001000000000000001000111100001010000000
000100000000000000000010110000000000111100000000010000
001000001101010000000000000011011101110100010110100000
100010000000100000000010110000101110110100010000100011
110000000000110111100000000000001101110100010100000001
110000000000010000000000001011011111111000100000000011
000000001010000000000000001000001010010100000010100000
000000000000000000000000001011000000101000000000000100
000000000000000111100111000011000001111001110100000000
000000000000000000000111101011001110100000010000100100
000000000000000011100010000011000001111001110110000001
000000000000001101010000000001101100010000100010000100
000000000000000000000110001000000000010110100000000000
000000100000000000000000001001000000101001010011000000
000000000000001011100010000001000000010110100000000000
000000000000100111100000000000100000010110100011000000

.logic_tile 18 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000010110100000100000
000000000000000000000000000011000000101001010001000000
000000000000000000000000000000000000010110100000100000
000000000000000101000000000011000000101001010000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000101000000000000000001001111000010000000
000000000000001101100000000000001110001111000000100000
000000000000000000000000011000011100101100010000000000
000000000000000000000011000111011010011100100010000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001101000000000000001110000011110000000000
000000000000000111100000000000010000000011110001100000

.ramt_tile 19 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000100000000000000000000000000000
000001000000010000000000000000000000000000
000000000001010000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 16
000000000000000000000000001000000000000110000000000010
000000000000000101000000000011001000001001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000001000000000000000000000000001110000011110000000000
000000000000000000000000000000010000000011110000000010
000000000000000111000011100000000000010110100000000000
000000000000000000000100000011000000101001010000000000
000000000000000000000000000011000000010110100000000000
000000000000000000000011010000100000010110100000000100
000000000000001111100111001000000000010110100000000000
000000000000001011000111110111000000101001010000000101
000001000000000011100111110101100001001100110000000000
000000000000000000000011011011101010110011000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001010001111000000000001
000000000000000011100000010101000000010110100000000010
000000000000000000100010110000100000010110100001000000
000000000000000000000000001111011011010010000000000000
000000000100000001000000001001011000001000010000100000

.logic_tile 2 17
000000000000000000000000001000000000010110100000000000
000000000000000000000000001011000000101001010010000000
000010000001001000000011100000000001001111000000100000
000001000000000111000100000000001100001111000000000000
000000000000000111000000000000000000001111000000000000
000000000000000000100000000000001010001111000000000000
000010000001000000000000000000000000001111000000000000
000000000000100000000000000000001111001111000000000000
000000000000000000000010000000011000000011110000000000
000000000010000000000100000000010000000011110000000000
000000000001010001000000010001100000010110100000000000
000000000000000000000011010000000000010110100000000000
000000000000000000000000000011000000010110100000000000
000000000000000000000011110000100000010110100000000000
000010100001000000000000000000000001001111000000000000
000000000000100000000010010000001111001111000000000000

.logic_tile 3 17
000000001110000000000010100111111110101000000000000000
000000000000000000000110000011011001011000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000011110000000000000000000000000000
000000000000000000000110111000000000011001100010000000
000000000000000001000111001001001011100110010000000000
000000000000010001100111000011100000110110110100000000
000000001110000111000000000000001001110110110001000000
000001000000000000000000010101001111100000110000000000
000000000000001111000010001111111010110000010000000000
000000000000001000000011100111011010110110100000000000
000000000100000001000000001111111010111100000000000000
000001000000000000000110100101011101111111000100000000
000000100000000000010110001011111111111111100000100010
000000000000111000000110010101011001110010110000000000
000000000110110011000010010101111010010010110000000000

.logic_tile 4 17
000000000001000001100110100011011011000000000000000000
000000000000000001000110111011011001000100000000000000
001000000000101001000110010101001110101100000000000000
100000100101000111100011011111111001111000000000000000
000000001100001011100010011001111110100010000000000000
000000100000000101100011010101011110001000100000000000
000000000000000111000010100101011000111110000000000000
000000001110001001000110111111001001101101000000000000
000010100000000111100000010001001010111110100101000000
000000000000000000000010000000000000111110100000000000
000100000001011000000011110111101001100000000010000000
000000000000001111010110000111111001000000000001000000
000000000000001001000110001011111110110011000000000000
000000000100000001100010010011101000000000000000000000
000000000000001000000111111011111010100000000000000000
000000000000000011000011010101111011001000000000000000

.logic_tile 5 17
000000001100100000000000010101101110111000100100000100
000000000001010000000011110101011111111100000000000010
001000001101110000000000001101001010110000010101000100
100000000001111001000000000101101110110001110000000010
010000001100000111100011100111111111000011110110000001
010000000000000000100000000101101000001011110000000000
000000000000010000000000000000000000000000000000000000
000000000000101001000000000000000000000000000000000000
000000001110000011100011001111011100000110100000000000
000000000000001011100100000001011010001111110000000000
000010000000000000010010001000011001001111010100000000
000001000110000000000000001011001110001111100000100110
000010000000001000000111000101101100101101010100000000
000000000000000011000111100011011010010100100010000011
000001000001011111000000001101011110110100010101000001
000010100110000001000011110101001100110000110000000000

.ramb_tile 6 17
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000001010000000000000000000000000000
000000000110100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 7 17
000000000000000000010111000011111000000111000000000000
000000000000001001000000001111101000000011000001000000
001010000000010011100000010000000000000000000000000000
100000000100101011000011000000000000000000000000000000
010000001100001011100011100101011100010110100000000000
110000000001011011000010000001011111000001000000000000
000010000001000111100000000001101111010110100010000000
000001000000100000100000001011011101000001000000000000
000000000000000000000010000000000000000000000000000000
000000000000000111000100000000000000000000000000000000
000010100000000000000010001011001010010110100000000000
000000000111010001000000001111000000101010100000000010
000000000000000000000011101101001001001000000100000000
000010000000000001000100000101111001000000000010000100
000110000110100000000000010011111000010110100110000000
000100001110010000000011100111010000111110100001000000

.logic_tile 8 17
000000000000001000000000011001101101000011100000000000
000000000000000001000010100001111011000011000000000000
001010000000001000000111011000001101110110100100000000
100011100110000011000111110101011100111001010010000000
010000000000000001000010011011111100101111010100000010
110000000000000000100111010011011000111111100000000001
000010000001010111000111101111011000101001000100000010
000000000010000001100100000011011011011101000010000000
000000000000001000000111011111011100111110100100000100
000000000000001101000110111011000000010110100001000000
000000001000011001000010010011001010110000000101000000
000000000110001001000010111101001111111001010010000000
000000000000000111100111001111111100101111010100000100
000010100000000011000010001111001001111111010000000001
110110001010001000000011100111011011110000000100000000
000000001010001001000100001101101100111001010010000000

.logic_tile 9 17
000001000000000001000010001011101000010110110000000001
000000100000001001100100000001011101010001110000000000
001000100000001000000000000111111100010111110100000010
100101000110101011000000001101110000101001010010000000
110001001000101000000000010011101000010110110000000000
000000100001010111000010000001111101010001110000000000
000001100000001000000000000000011101001111010110000000
000001001010000001000000001111011010001111100010000000
000000001100000000000000000001001011001011100000000000
000000000000001011000010001011101100010111100000000000
000000100000010101000010000111011100010111110110000000
000000001110001101100110000111010000010110100000000000
000001000110001001000000000000000000000000000000000000
000010000000001011000011000000000000000000000000000000
110010000000000000000111100011011100010111110100000000
100000000000000000000000000001010000101001010010000001

.logic_tile 10 17
000000000000000101000111011001001101111110110100000010
000000000000000101000011110111001100110110110001100000
001000000000100111000010101111001010101000010000000000
100000001011001001000110100101001010001000000000100000
110000000110100111100000011011001110101111010100000000
110000000000000001000011000011001000111111100000100000
000010100110000000000111010001111101111110110100000001
000000000000000011000111100011101000111110100000100000
000001000000000001000000001001111110101001010010000100
000000100000000000100000001111100000111110100000000001
000010100100100000000000010011111100111110110100000001
000000000110001001000010000011101011111110100000000000
000000000000100111100011101101101000000110100000000000
000000000000000011100000001101111001000001010000000000
110001000000001001000110000101011001100000000000000000
000010000000000011000000000101001010111000000000000000

.logic_tile 11 17
000001000000000000000010000111101100111101010000000000
000010000000000000000000001111110000111100000001100001
000010000001000000000000000000000000000000000000000000
000010100110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000111001101101110100000000000000000
000000000000000000000011111101101001110100000000000000
000000001110000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000011100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001010000011100111000000000000000000000000000000
000010100000000000000100000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000001010010000000011110000000000000000000000000000

.logic_tile 12 17
000000000000000111000000000001100001100000010000000000
000000000000000000000000000101101110111001110010000000
001000000000000111100111110101111001001000000100000010
100000000010100000000111001101011010000000000011000001
110000000000000111000010110011000001100000010000000000
010000000001010000000111110101101101111001110010000000
000000001011011011100000000101111000000000000110000001
000000000001111111000000001101010000101000000010000110
000000000000000111100111100000001100001001010000000000
000100000000000111100011001101001100000110100000000000
000000000101001000010110111000000001001100110000000000
000001000000000001000010100001001110110011000000000000
000001000000000000000111101000001111101001000000000000
000000100000000000000110000011011111010110000000000000
000100000000001101100111100111000001100000010000000000
000100001000101111000100000001101101111001110000000001

.logic_tile 13 17
000000001110000101000010111111011101000110100000000000
000000000000001101000010000001101010001111110000000000
001010100100000101000111000011001110101000000000000000
100000000000101111000100001011010000111101010010000000
000001001000101001000010010101101010101001110000000000
000000100000011001000111010101011011010111110000000000
000000100001000101100111001101101000011111110110000000
000000001000000111000110001111111001101001010000000000
000000000000101011100111011011001110010100000000000000
000010000001001111100010101111001011000100000000000000
000000000000000111000010101111011011011111000101000000
000000000000000000100100000001011011111111000000000000
000001000000001011000110011011101010011111110100000000
000010100000000001000011011101101000011111100001000000
110000000000000111100010000111101101010111110110000000
100001000010000000100110010001011001110111110000000010

.logic_tile 14 17
000010000110000001000111010011011011101001010000000000
000010100000000000000111010101101011000001000000000000
000100001100001111000000000011111001010110110000000000
000000000000000001000010011001001000010001110000000000
000100000000000101000000001011011100000111010000000000
000000000000000000100010101001011100010111100000000000
000000000000000000000110000001011000001111110000000000
000000000000000101000000001001101000001001010000000000
000000100000001011000011101000000000100000010000000000
000111100000001011110000001111001110010000100000000000
000000000000110001000011100001111101010110110000000000
000000000001010001100010001001011110010001110000000000
000000000010000001000010001101001100110100000000000000
000000000000000000000100001101111010110000000000000000
000000000001000000000010000111000001010000100000000000
000000000000100001000100000000101100010000100000000100

.logic_tile 15 17
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000010100000000000000000000000000000
000000000000000000010100000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000101000000000001111111101000110000000000
000000000000000000100000000000101110101000110000000000
000000000000010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000001100000000011000001010000100000000000
000000000000000000100000000111001011010110100000000000
000000000000001111000110000101111110010100000000000000
000000000000000011100100000011110000101001010000000000

.logic_tile 16 17
000010001010000111000000000000001000001100111000000100
000001000001000000000000000000001101110011000000010000
000010000000000000000000000111101000001100111000000000
000001000000000000000000000000000000110011000000000010
000000000000000001000000000001001000001100111000000000
000000000000000000000000000000000000110011000000100000
000000000000001000000011100111001000001100111010000000
000000000000000101000000000000100000110011000000000000
000000000000000000000111010000001001001100111000000000
000000100000000000000111010000001011110011000000000000
000000000000010000000000000000001000001100111000000000
000001000001010000000000000000001101110011000000000000
000000000000010000000111100101101000001100111010000000
000000001110000000000100000000000000110011000000000000
000000000000000101000000000101001000001100111000000000
000000000000000000100000000000000000110011000010000000

.logic_tile 17 17
000000000000110001100000000000001111111001000100100000
000000001010100000000000001111001100110110000000000010
001010100000000101100110111111011100101001010100000000
100000000010000000000110001001000000010101010000000000
010000000110000000000010101011100001101001010100000000
110000000000000000000011110111001100100110010000000000
000000000000000000000011101011111100101000000100100000
000001000100000000000100001011010000111110100000000010
000000000100000011100111010001001101000010000000000000
000000000000000000000110001011011001000000000000100000
000000000000001001000010101011100000111001110100000000
000000000000000011100110010111001100010000100000100010
000000000000000011100011101000001011111000100100000000
000010100000001001100000000011011111110100010000000000
000000000000000011100011100101111101101000110110000000
000001000000001111000000000000101000101000110000100110

.logic_tile 18 17
000000000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000001000000011100000000000000000000000000000
000001001000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000001001100000101001010000000000
000000001100000000000000000001100000000000000010000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001001010000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000010000000000000000000000000000
000000100000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000000000010000000110000101100001000000001000000000
000000001000000000000100000000101111000000000000001000
000000000000001000000000010001100001000000001000000000
000000000000001001000011110000101100000000000000000000
000000000000000101000000010101000001000000001000000000
000010000000000000000010010000101101000000000000000000
000000000000000001100110010101100000000000001000000000
000000000000000000100110010000001101000000000000000000
000100000001010011100111100011000001000000001000000000
000000000000000000100000000000001011000000000000000000
000010000001010111100000010001100001000000001000000000
000001000000100000000011000000001110000000000000000000
000000000000101001000000000001000000000000001000000000
000010000001011011100000000000101110000000000000000000
000000000000001000000111000101000000000000001000000000
000000000000001011000100000000001110000000000000000000

.logic_tile 2 18
000000000000000000000010100101100000000000001000000000
000001000000001111000010100000101000000000000000001000
000001000000000101000000000001100000000000001000000000
000010100000000000000011110000101101000000000000000000
000000000001000000000000000101000000000000001000000000
000000000000000000000010010000101001000000000000000000
000010100000000001000010100101100001000000001000000000
000000000000000101000010100000001000000000000000000000
000001000100000001100111100111000001000000001000000000
000000000000000000100000000000001011000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000001001000000000000001010000000000000000000
000011100000001111000000000001000000000000001000000000
000000000000000011010000000000101110000000000000000000
000000000001010000000010000111100000000000001000000000
000000000000000000000000000000101100000000000000000000

.logic_tile 3 18
000100101100000101000000001011011100101111010110000000
000001000000000000100000000001011101011111110000000000
001000000001011000000110101000000001011001100000000000
100000000000100001000100000111001111100110010000000000
000000000000010011100000001111101110110110100000000000
000000000000001111100000001011001010110000110000000000
000000000000000111000000000111011010111000000000000000
000000000000000000000010001011101000100000000000000000
000000000000000001100111111011011100100000010000000000
000000000000000000000010000101101110010100000000000000
000000000000000111000011110000000000001111000010000000
000000000000000000000011010000001010001111000000000000
000000000000001111100011100000011010000011110000000000
000000000000000011000100000000010000000011110000100000
000000000001100000000000011000000000010110100010000000
000000000111110001000011011001000000101001010000000000

.logic_tile 4 18
000000000000101101100011100001111000110011000000000000
000000000001000001000100001111011100000000000000000000
000000000000101111100010001111100000000000000000000000
000000000000011101000111100011000000111111110000000001
000110000000100101000110000011011011000000000000000000
000000000001010011100011101101001010000100000000000000
000000000000001001100111111101111101100010000000000000
000000000100000001000111110111111101001000100000000000
000001000101110001100111001011011011100010000000000000
000010100111010111010100001111111000000100010000000000
000000000001000011100011101000000000011001100000000010
000000000000100000000111011111001001100110010000000000
000000000010001111100111101001001110000100000000000000
000000000110000101000000001001001110010000000000000000
000000000000100011100010010001001010100000000000000000
000000000001001011100011000101001011001000000000000000

.logic_tile 5 18
000001000000001001000000010011011001100010000000000000
000000100000001111100011110001011001001000100000000000
001000000000010111100111111001101000010110100100000110
100000000110001101100111000001010000111110100000000000
110000000000001000000110100001111011000110100000000000
010000000000000011000100001111001010001111110000000000
000010000000000011100111100101101011111000000100000001
000000000100001001000000000001011000111110000010000000
000010000000010111000000000101011001101001110101000000
000000000110000000000011111111001101010100100000000010
000000000000000000000011001111111011010111100000000000
000000000000000000000010000001001101000111010010000000
000010000000000011100111011111001010010110100111000000
000000000000000000100010001101101110010110110010000001
000000000000000111000000001000011010001111010111000001
000000000000000000100000000101011111001111100000000100

.ramt_tile 6 18
000000001011000000000000000000000000000000
000000000000100000000000000000000000000000
000011100000010000000000000000000000000000
000010100000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000100000000000000000000000000000
000000001010010000000000000000000000000000
000000000001000000000000000000000000000000
000000001100100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000100000100000000000000000000000000000
000001001111000000000000000000000000000000

.logic_tile 7 18
000000000001000011100111010001111100001100110000000000
000000000001111101100011000000000000110011000000000000
001011000000100111100000001111011000101001000000000010
100010001010011111000000000101101011010000000000000000
010000000110001000000111101111001011010111100111000100
110010001100001011000010011111101110010110100000000000
000111100000100101000000000000000000001001000010000000
000010000001010001000000000111001000000110000000100001
000000000000000000000111100011001010100000010000000001
000000000000000001000110001111111100100000100000000000
000010000001000001100110100001011011101001110010000010
000001000111000000000100001001001010010000110000000000
000000000000001101100010010011111100001011100000000000
000000000000000011000011101011101110101011010000000000
000010001110100111100011000001011110001111010100000010
000000000001010000100100000000101111001111010001000000

.logic_tile 8 18
000000000000101000000000000011100001000000001000000000
000000000000011111000000000000101101000000000000000000
000000100001000101100000000111101001001100111000000000
000001001010100111000000000000001000110011000000000000
000000000000101000000110110011101000001100111000000000
000000000000000011000111110000001110110011000010000000
000011000000000000000111100101001000001100111000000000
000011000100000000000100000000101010110011000010000000
000000001010100000000010000011001001001100111000000000
000000001111000000000000000000101011110011000000000000
000010000000010011100010000001001001001100111000000000
000000000000000000100011100000001110110011000000000000
000000001110000101100000010111001001001100111000000000
000000000000000000100011100000101000110011000010000000
000000000000001101100010000111101000001100111000000000
000000000110000111100100000000101011110011000000000000

.logic_tile 9 18
000000000000000111000011101011111101110100010100000000
000000000101010000000000001011011011101000010010000001
001010001100000011100110101101111010110000000100000000
100001000000100000000000001111011111111001010000000001
010001001110001000000111000111111001110100010110000000
110010000000000111000011101011101011010100100000000001
000000000001000011100111010011011100011110100000000001
000010000110100000100011000101001001011101000000000000
000000000000000000000111101001011011101011110110000000
000000000000011001000110000111011011110111110000000001
000000000001000111000110110111111010111111110100000000
000000001010001001100111001101011101111001010011000000
000000000000000000000010001001101000010110110000000000
000000000000000000000110001111111111010001110000000000
110010000000001011100011110000000001001111000000000000
000000000000001101000011000000001110001111000000000000

.logic_tile 10 18
000001000000000111100111000001101000010111110100000000
000010000000000000000000001011010000010110100000000010
001001100000000001100000011101111110010010100000000000
100001000000010000000010100111011101110011110000000000
110000001010000000000111100001011111011111000110000001
000010000000000000000100000000111001011111000000100000
000010100011110111000000000011111011000111010000000000
000000000010100101000000001011001010010111100000000000
000000000000001001100011100001001101010011110100000100
000000000000000111000010110000101110010011110000000001
000001100000000001000000000101111100000111010000000000
000001000000001111100011111011011110010111100000000000
000000000000001101000110000001011100100000010000000100
000010100000000101100000001101001100100000100000000000
110010100100001101000010000111001110000011110100000100
100000000000000111100010111001010000101011110000100000

.logic_tile 11 18
000000000000010111100000011101000001111001110001000001
000000000000100000100011111001001010110000110000000000
000000000000001000000000000000011001111001000000000000
000000000100000111000011100101001010110110000000000010
000000001110001000000111110001011011101000000000000000
000000100000000101000010001101001110100100000000000000
000000000000001001100111100000011000111001010010000001
000000000000011011000000001101011101110110100001000000
000000000000000000000111001111111101111000000000000100
000000000000000000000000001111101000100000000000000000
000010000100000111100011101111111001110000010000000000
000010100000010000100010001111001010010000000000000000
000000000000000000000000000101101110110100010000000000
000000000000001101000000000000001001110100010000000010
000001000010100011100011101101111101100000000000000000
000010000000000000100010001011111100110000010000000000

.logic_tile 12 18
000000000110001011100000000111011110000000000110000001
000000000000000011100000000011110000101000000010000000
001101000001000000000111000011000001000000000110000011
100010000010000000000100001111001111100000010011000000
010000000000001011100010001101100000101001010000000000
110010101111000011100000000011101010011001100010000000
000000000001000111100000011001001110010111100000000000
000000000000100000100011101001011100000111010000000000
000000000001010001000111000011101110111001000000000000
000000000000100001000100000000001010111001000010000000
000000000001011111000000010101101010101001010000000000
000000000110000101000011011011000000101010100010000000
000000000000101000000010001001011110111101010000000001
000000000001010111000110001111000000010100000000000000
000000000000001001000110110111111101000110100000000000
000000001000111111100010110101011001001111110000000000

.logic_tile 13 18
000000100000100000000000010001111011010010100000000000
000001000001001101000011000111101100110011110000000000
001010100000000000000010011000011001101000110010000000
100000000110001111000111011011011111010100110000000000
000000000000001000000000000011101100010110110100000000
000100000000001001000000000001011001111111110001000000
000000000000001001000000010000000000000000000000000000
000000001000000011000010010000000000000000000000000000
000001000000000000000011001000011010111110100100000000
000010001000000000000000001111010000111101010000000100
000011100000000101010110100000011000110011110100000000
000010000000000001100000000000001010110011110001000001
000010001010100001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000110111101101000010110100100000000
100000001000000011000111100111010000111101010000000100

.logic_tile 14 18
000000000000000001100111100101111111110100000000000000
000000000000000111000100001011111110010100000000000000
001100000000100101000010101000011010000001010000000000
100000000000000000000010010101000000000010100000000000
000000000000000000000010101001011001101001010000000000
000000000110010001000000001011001011000010000000000000
000010000000000011100010100011101011101001010000000000
000000001010001001000010110001111001000001000000000000
000010100000001000000000001101101011110000100000000000
000011100000000001000010000111101101010000100000000000
000010100000100000000000010001111111000010000000000101
000000000001010000000011001001111010000000000000000000
000000000000000000000000001111111010100001010000000000
000000000000000000000011000111111000000001010000000000
110000000000000001100010010011000000111111110100000000
100100000000000000000011001111000000101001010011000000

.logic_tile 15 18
000000000000000001100111000111000001011111100100000000
000100000000000000000100001111001001010110100010100000
001000000001010101100111001111111010010110110100000000
100000000000000000000110101111111111111111110010000000
000000000000000101100000011001101000110000100000000000
000000000001000000000010001011011111100000010000000000
000000000000000111000010101111011101100001010000000000
000000001000000000000000000111111000000001010000000000
000000001000001001100000000000000000000000000000000000
000000000110001111100000000000000000000000000000000000
000001000000000000000110000101101100111101010000000000
000000101111010000000110110001000000010100000000000000
000000000000000111000010000011011100100000110000000000
000000000000001001000011110101011111010000100000000000
110000001010001111000011101111101110111110110100000000
100000000010001101100010101001001011110110110000000010

.logic_tile 16 18
000000000001001000000000000111001000001100111000000000
000000000000100111000000000000000000110011000001010000
000000000000000000000000000111101000001100111000000100
000001000000100000000000000000000000110011000000000000
000011000000000000000000000000001001001100111000000000
000010001110000000000000000000001011110011000000000010
000000000000000000000011100001001000001100111000000001
000000000010000000000100000000000000110011000000000000
000000001000000000000000010111101000001100111010000000
000000000001000000000011010000100000110011000000000000
000000100001011000000000010011101000001100111000000000
000000000010000011000011110000100000110011000000000010
000000001010001000000000000000001001001100111000000000
000000001111010011000000000000001100110011000000000010
000001000000000111000000000011001000001100111000000000
000000100000000000100010010000100000110011000000000000

.logic_tile 17 18
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000111101000011101000010000000000000
000000000000000000000100001101001001000001000011000001
000000000000000000000000001000000000010110100000000001
000000000000000000000000000111000000101001010000000010
000010101110100000000000010000000000000000000000000000
000000000101000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001100001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 18 18
000010000000000000000110000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000001000110000000000100000
000000000000000000000000000000011010110000000000100000
000000000000000000000000001111100000000110000010000001
000000000000000000000000000011001101000000000010100101
000000100010010000000011100000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010000000000001000000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.ramt_tile 19 18
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000101000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000

.logic_tile 20 18
000000000000100000000000000000000000000000000000000000
000000000000010000000011110000000000000000000000000000
000000000000000000000111000111011110010011100000000000
000000000000000000000100000000011110010011100000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000011101000001000111001000000000000
000000000000000000000100001001011110110110000000000100

.logic_tile 21 18
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000100
000000000000000000000000000000000000000000000000100100
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000010000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000000000000000111100001100000000000001000000000
000000001010000000000100000000001110000000000000010000
000000000000000011100000010011100000000000001000000000
000000000110000000100011110000001010000000000000000000
000000000010001111100000000011100000000000001000000000
000000000000001111100000000000101010000000000000000000
000000000000000000000000010111100000000000001000000000
000000000000000000000011010000101001000000000000000000
000000000000000000000011100101100000000000001000000000
000000000000010000000000000000101111000000000000000000
000000000001011001000010000001100000000000001000000000
000000000100000111100111110000101101000000000000000000
000000100000000001000011100011100001000000001000000000
000001001000000001100100000000001110000000000000000000
000000000000000111000010000011100000000000001000000000
000000000000000000000100000000101110000000000000000000

.logic_tile 2 19
000000000100000111000000000011000000000000001000000000
000000000000000111100000000000001110000000000000010000
000000001100000000000111000111000000000000001000000000
000000000000000000000100000000101000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000110000000000000000000101100000000000000000000
000000100000010001100110010111100001000000001000000000
000001001010000000100110010000101111000000000000000000
000001000010001111000111110001100000000000001000000000
000000100000000111000011110000101101000000000000000000
000000000000000011100111000101100000000000001000000000
000000000000000000110100000000101101000000000000000000
000001000000000001000010000011100001000000001000000000
000000100000000000100000000000001010000000000000000000
000010000001010000000011100001000001000000001000000000
000000000000000000000011110000001011000000000000000000

.logic_tile 3 19
000000000000000000000000000111000000000000001000000000
000000000000000000000010000000101101000000000000000000
000000000000000001000000000111101001001100111000000000
000000000000000000100011100000101111110011000000000000
000000000000000000000010010001101001001100111000100000
000000000000000000000011100000001011110011000000000000
000010100001010000000111000011001000001100111000000000
000010100000000000000110010000001110110011000000000000
000010100000001001000011100011001001001100111000000000
000000000000000011100110010000001001110011000000000000
000000001000000000000000000011101001001100111000000000
000010000000001111000000000000001011110011000000000100
000000000001000000000000010011001000001100111000000010
000000001000100111000011100000101001110011000000000000
000000000001000000000011000101001000001100111000000010
000000000000100000000110010000101011110011000000000000

.logic_tile 4 19
000000000010000111000010100101001101110011110100000000
000000000000001001000100000001011001111011110010000000
001010000000001001100000010111011100000000000000000000
100000000110000101000010000101111111100001000000000000
000010000000000101000110110001011001111011110100000000
000000000010001101100011110001101110101011110010000000
000000000000000101100000011011011100101011010000000000
000000000001010111100011000101001100000111100000000000
000000000000001011100110000011100000101111010100000000
000000001010001011100000000000101010101111010010000000
000010000000100111100110000011011011110010110000000000
000000100001000001100011101101001010100001110000000000
000000000001000111100110100011111011101000010000000000
000000000000100000000010010111011000000000100000000000
000000000000100101100111000111101011101000010000000000
000000000001000000000000000001111011000100000000000000

.logic_tile 5 19
000000100000000000000111110111111011010111100101000000
000001000000000000000010001011001100010110100000000010
001000000001011001100111110001011001011110100101000100
100000000000000111000011100000111010011110100010000000
010000000011000000000111001101101001010111100000000000
110000000100000000000011101001011100000111010000000000
000101000000000000000110011101101111000000000000000000
000010100000000001000010110001111001100001000000000000
000001000000100011100000011101101011010111100000000000
000000100001010000000011110011011000000111010000000000
000000000000011011000011101000000001011001100000000000
000000000000001011100100001101001101100110010000000000
000000100001111001000111100011111011010111100111000000
000010000100000011000000001001001100101001010000000010
000000001110001111000000000111011110110011000000000000
000000000000000001000000000111001100000000000000000000

.ramb_tile 6 19
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000100001000000000000000000000000000000
000001000000100000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000010000000000000000000000000000
000001000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000010000000010000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000110000000000000000000000000000000

.logic_tile 7 19
000000000000000000000110010101101110010110110100000000
000000000000000101010011000000111000010110110000000110
001000100000000111100111100001001110101000000000000000
100001000000000000100000000011101011100000010000000000
110000001100001001100000001001111101001011100000000000
000000000000000011000011110101101101010111100000000000
000000000000000001000000000101000001101001010010000000
000000000110001101000010100101001010111001110000100000
000000000000000011100011111111111101001111110000000000
000000001000000000000111010101011101000110100000000000
000000001101001001000110110011001110101001000000000000
000000000000100101000010111101101100100000000010000000
000000000000100111100000001111101101010010100000000000
000000001111000000100010001011111010110011110000000000
110000101100100000000000010101111101001111110000000000
100001000001011001000010101001001000001001010000000000

.logic_tile 8 19
000000000000001000000111100111001000001100111010000000
000000000000001011000100000000101000110011000000010000
000010100000100111100000000111101000001100111000000000
000001000001010000100000000000101011110011000001000000
000001000000000001000110110001101000001100111010000000
000010000000000000000011000000001010110011000000000000
000001000000010011100000000011001000001100111000000000
000000101110000001100000000000001100110011000000000000
000000101100000001000000000101101000001100111000000000
000000000000001101000000000000001011110011000000000000
000001000000000111000000010101101001001100111010000000
000000100000000111100011100000001111110011000000000000
000000001100100000000000000001001001001100111000000000
000001000000010000000010000000101101110011000000000000
000001000001110000000111110011101001001100111000000000
000010101010110000000110110000001100110011000000000000

.logic_tile 9 19
000001000010000000000000000011100000000000001000000000
000010000000000000000000000000101111000000000000000000
000001000000010000000111100101101000001100111000000000
000010100110100000000000000000101110110011000000000000
000000001110100111100000000000001000001100111000000000
000000000000010000100000000000001010110011000000000000
000001000000001000000010110000001001001100111000000100
000000100000001111000011010000001001110011000000000000
000000000000000000000000010000001001001100111000000000
000000100000000000000011010000001100110011000000100000
000000000000001000000111000000001001001100111000000000
000000000000001011000100000000001010110011000000000000
000000000000100000000110100000001000001100111000000000
000000000000010001000100000000001101110011000000000000
000000001010010000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000

.logic_tile 10 19
000000000000000000000000010001101100010110110100000000
000000100001010000000011100000011110010110110000000101
001010100001010001100111110101000000000000000110000010
100000000010000000000010000000100000000001000000000000
110001000000001000000111100000000000000000000110000011
000000100000001011000000001111000000000010000000000000
000000000001011000000110101101100000011111100100000011
000000001010010001000000000101101101101001010010000000
000100000000101011100011101101001100011110100000000000
000000000001011111000000000111001100011101000000000000
000000000000100000000000011111111100011110100000000000
000000001100000000000011000111111010101110000000000000
000000001000010101000010000001101011010110110000000000
000000100001001101100000001001101101100010110000000000
110000000000001011000011000000011000010011110100000000
100000001110001111000000001011011110100011110010000000

.logic_tile 11 19
000000001100100111000000011011101110101000010000000000
000000000000010101000011000001101100000100000000000000
001000000000111011100110100011011101100000000010000000
100000000100110011000000000111001101110100000000000000
110000000001011000000111000011011010000011100000000000
000000000000100001000100000000101001000011100000000000
000000000000010000000010100000000000000000100100000000
000000000110101101000000000000001100000000000010000100
000000000110001001000010000000000000000000100100000100
000000000000000011000100000000001000000000000000000001
000011100110100000000111000000001011111001010010000000
000001000111001001000000000101011001110110100000000001
000000000000001000000000010001000000000000000100000100
000000001000000111000010000000000000000001000000000000
110000000001010000000011100101111111111111110000000001
100000001000000000000000001111111000111001010000000100

.logic_tile 12 19
000000000000100011100011111101101011010111100000000000
000000000001000111000111100101111110000111010000000000
000000000110000111000111011000001101011100000000000000
000000001010010111000011000111001000101100000000000000
000010000000000000000010110000011011101000110010000000
000001000000000000000111001001001100010100110000000000
000010000100111101000000010001001101000010000000000000
000001000001010111100011100001011111000000000000000000
000000000000001101100000001101101000101000000000000001
000000000000000001000010000001010000111110100000000000
000001000000001000010000001111101011010111100000000000
000010001001000111000000001111011000000111010000000000
000000000000010000000011100001101101010111100010000000
000000000000100000000100001111101001000111010000000000
000001000001000111000000000000000000000000000000000000
000000101000100001000010110000000000000000000000000000

.logic_tile 13 19
000011001010100101100011100011011101001111110000000000
000111100000010000000100000111111011000110100000000000
000000000001000000000000000101000001010000100000100000
000000000000001101000011100000001010010000100000000000
000000001100000111100111000000001000101100010010000000
000000100000000000100000000011011011011100100000000000
000000000000010000000111101000001011101000110010000000
000000001000000001000000001111011100010100110000000000
000001000000001101000111000000001100111000100000000000
000000100000000101010000001101001111110100010010000000
000000100001100001000111000111100000100000010000000001
000001001000010000000000000001001110010110100000000000
000000000000100001000111101000000001100000010010000000
000001000001000001000100001111001000010000100000000000
000000000001001011100010000101011001110100010000000100
000000000110000101100110100000111110110100010000000000

.logic_tile 14 19
000000000000100101000010100011100000110110110110000000
000000001001011101000010100000001001110110110000000000
001010000000000101000111000011011000111111100100000000
100000000010000101000010100000111111111111100001000000
000010100000100011100011100001011101000000000000000000
000001000000011001100011100001111110000110100000000000
000000000001000000000000010101001011101100000000000000
000000000000000000000011000001011011010100000000000000
000000000100000000000000001101001011111011110100000000
000000000000000000000011000011101000110011110001000000
000110100000001001000011011101011101100001010000000000
000000000000101011100010000001111001000001010000000000
000000000100000000000010000001000000010110100000000000
000000000000000000000010001111001010010000100000000000
110000000000000001000000001101011101100001010000000000
100000000000000000000010001111111000000001010000000000

.logic_tile 15 19
000000000000000011100000000101111101100000000000000000
000110000000000111000000000101101110010110100000000000
001001000000001111000111101101011110100000000000000000
100000101000000011000110101101001000101001010000000000
000000000000001001000010100101101101100000000000000000
000000000000000011000000000101101110010110100000000000
000001000000000000000000011001101101101011110100000000
000000100000000000000010101001111111111011110001000000
000000001000000101100111000101011011100001010000000000
000001000000000000100110100101011110000010100000000000
000000000000000011010110000101011111101001000000000000
000001000000000000000000000111001011001001000000000000
000000000001111000000010001011100000111001110000000000
000000100001011011000000000001101000100000010000000000
110010001111010001100000000101001111101011110100000000
100000000111000000100010001011111000111011110000000100

.logic_tile 16 19
000010000000000011100000000000001001001100111000000000
000000000000000000100000000000001001110011000000010010
001000000000001111100000010111101000001100111000000001
100000000110101111000010100000000000110011000000000000
010010100000000000000010000000001001001100111000000000
110001000110000000000000000000001111110011000000000010
000000000111000001000010000101101000001100111000000001
000000000000100000100000000000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000011110000001000110011000000000010
000000000000100000000000000101101001110100010100000000
000000000011001001000000000111101000100010110000000010
000000000000010000000000000001011111010110110000000000
000000000000101101000000001011011100010001110000000000
000000000000000001000011100000000000000000000000000000
000000000000000000100111100000000000000000000000000000

.logic_tile 17 19
000000000000001000000010100000000000000000000000000000
000010100000000111000100000000000000000000000000000000
001000000000000000000000001001001100000110100000000000
100000000000000000000000001101001010001111110000000000
110000000110100001100000000011011100000000100000000000
110000000000011111000000001011101010000000110001000000
000000000001000000000000010000000000000000000000000000
000000001000000000000010000000000000000000000000000000
000000001010010000000111000000000000000000000000000000
000000000001111001000011000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000001000000010000000000000000000100100000000
000000000000000101000000000000001101000000001010100000
110000000001000001000000000011111110000001000010000000
100000100000000000000000001001001110000110000000000000

.logic_tile 18 19
000000000000000111100111100001001010100000000000000000
000000000000000000000010100111001011010110100000000000
000010100001000000000111000001001100011100000000000000
000000000000100000000000000000111001011100000000000000
000000000000000111000010101001101100101001010010000000
000000000000001111100000000101100000000001010000000000
000000000001011111000000010000000000000000000000000000
000000000000000111100011110000000000000000000000000000
000000000000000001100000000101101110010100000000000000
000000000000000000000010010101111001001000000000000000
000000000001010000000000001101001111101100000000000000
000000000100100000000000000101101110001100000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100011100000000000000000000000000000
000000000000011000000000000000000000000000000000000000
000000000010000011000000000000000000000000000000000000

.ramb_tile 19 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 19
000000000011000000000110000011100000000000001000000000
000000000000100000000000000000100000000000000000001000
001000000000000000000110000000000000000000001000000000
100000000000000000000000000000001100000000000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000001000000
000000000000000000000000010000001000001100111100000000
000000000000000000000010000000001001110011000000000000
000000000000000101100000000000001001001100111110000000
000000000000000000000000000000001100110011000000000000
000000000000001001100110100000001001001100111110000000
000000000000000001000000000000001100110011000000000000
000000000000000000000000010101101000001100111100000000
000000000000000000000010000000100000110011000000000000
110000000000000000000000000000001001001100111100000000
100000000000000000000000000000001001110011000001000000

.logic_tile 21 19
000000000000000000000000000101101111110000100000000000
000000000000000000000000001101111111100000010000000100
001000000000001111000111001111000000001100110100000000
100000000110000111100100001011000000110011000000000000
000000000000000000000110001011011001110000100000000000
000010100000011001000000000011011111010000100001000000
000000000000010000000011111000011100010000110000000000
000000000000000000000110100011001101100000110000000000
000000001000000101100110110101011001100000110000000000
000000000000000000000010101011001111000000110001000000
000000000000001111000110000001111101010111100000000000
000000001000000011000000000101001110000111010000000000
000000000000000001100000011000011111001001010000000000
000000000000000000000011100111011011000110100001000000
110000100000000001100111000000000001001111000100000000
100000000010000101000110000000001101001111000001000000

.logic_tile 22 19
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000001000000010101111001101010111100000000000
100000000000000001000110111001101011001011100000000000
010000000000000000000000000000000000001111000100000000
100000000000000000000010010000001001001111000000000000
000000000000000000000000010001111111010111100000000000
000000000000000000000011101111101011000111010000000000
000000000000001000000000010000000001001100110100000000
000000000000001011000011011001001000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
110000000000000011100000001111101100010111100000000000
100000000000000000000000001101011011000111010000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000010000000000111100010000111100000000000001000000000
000000000000000000000111110000101010000000000000010000
000000000000010111000000000001000000000000001000000000
000000000000100011100000000000101110000000000000000000
000000000000000011100000000011100001000000001000000000
000000001000000000000000000000001011000000000000000000
000000000000000001000010000101100001000000001000000000
000000000000000000100110000000001110000000000000000000
000000101111000000000000000001100001000000001000000000
000000000000110000000000000000001100000000000000000000
000000000000000001000000000001100000000000001000000000
000000000000000001000000000000001001000000000000000000
000010000000000011100010000001000000000000001000000000
000000000000000001100100000000001110000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000001000011110000101011000000000000000000

.logic_tile 2 20
000000100000000000000010000101000001000000001000000000
000001000000010111000100000000101110000000000000010000
000000100000000011100011010001000000000000001000000000
000001000100000111100011000000001001000000000000000000
000010000001101000000011110001100001000000001000000000
000000000001111111000011110000001111000000000000000000
000100000001011000000000000001100001000000001000000000
000000000110001111000000000000001100000000000000000000
000000000000101000000011100101000000000000001000000000
000000000111001011000000000000001011000000000000000000
000010100000000011100000000011000001000000001000000000
000001000000001001000000000000001001000000000000000000
000001000100000000000000000101100001000000001000000000
000000100000000000000000000000001100000000000000000000
000000000000000111100111000001100000000000001000000000
000000000000000000000000000000101101000000000000000000

.logic_tile 3 20
000000000001001000000000000101001000001100111000000010
000000000000101111000000000000001101110011000000010000
000001000000000111100010010101001001001100111000000000
000000100000000000000111100000001111110011000000000000
000000101100100111000010000001101000001100111000000000
000001000000001001100000000000101000110011000000100000
000000000000000000000111100101001000001100111000000000
000000000000000000000100000000101100110011000000000001
000000100000000011100000010011101001001100111000000000
000000001010000000000011100000001111110011000000000000
000001000000000011100111100111001000001100111000000100
000010101010000000100000000000001110110011000000000000
000000001110000001000000000001101001001100111000000100
000000000100101001100000000000001001110011000000000000
000000000000000000000111010101101001001100111000000000
000000000000000000000011000000101101110011000000000001

.logic_tile 4 20
000000000000100011100000001111000000000000000000000000
000000000000000000100011111001100000111111110000000000
001000100000101001100111111011011100101000010000000000
100001000001010011000111110001001100010010100000000000
000010100000011111100000010001001011101011010000000000
000000000000001111100010000101001010001011010000000000
000000000000001111100000001001111110101001000000000000
000000000100000101100000000101001110100000000000000000
000000001110000111100010000000011100000011110000000000
000001000100001001000000000000000000000011110001000000
000000000000000011000000001011101100110010110000000000
000000000000000001000000001001001000010010110000000000
000000000001011111100000000000011110000011110000000000
000000000000000111000011110000010000000011110001000000
000100000001000111100000000111001000111110100101000000
000000000101100000100011001101011101111101110010000000

.logic_tile 5 20
000000000000000000000000010000000000000000000000000000
000000001000000000000011110000000000000000000000000000
001000001110110000000011100000011100000100000100000101
100000000001010000000100000000010000000000000010000000
110000100000000000000000000111011100001011110101000100
110001000100000000000000000000111001001011110001000000
000000101110010000000111100000000001000000100110000110
000001000000000000000100000000001001000000000010000000
000000000100010011100011000000001111110000000010000101
000000000100000000000100000000001011110000000000000101
000000000000000000000110000111001001001111000111000000
000000000000000000000011101011011101001111100000100010
000010100000000011100010010000000000000000000000000000
000000000000000011000111010000000000000000000000000000
000000001110000000000111100111101000010111100000000000
000000000000000000000000000011111111000111010000000000

.ramt_tile 6 20
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000011100110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000010100001010000000000000000000000000000
000000000110000000000000000000000000000000

.logic_tile 7 20
000000000101000000000010101000001001111100010000000000
000000000000000011000110100111011101111100100010000000
001110101110000111100000000001101100010111110100000000
100000000000000101000010101101110000010110100001000101
110000000000001000000110000000001010011110100100000000
000000000000001111000111111001001101101101010001000100
000010100001001000000010111101001100010010100010000000
000000001010001111000011110011101101110011110000000000
000001000001011000000110110001100001001111000100000000
000010000000100001000110111011001011101111010011000000
000010000000100101100000010000000001000000100100000000
000000000001010000100010000000001111000000000010000100
000000000000100000000000000101100000011111100100000001
000000000111000000000000000001101101010110100000000000
110110000001010011000000011001101100010111110100000001
100000000001110000000010110101010000010110100010000000

.logic_tile 8 20
000010000100000000000010000111001001001100111000000000
000000000000000000000010010000101111110011000001010000
000000000001010000000011100001001001001100111010000000
000010000000000000000000000000101111110011000000000000
000001000000000111100000000011101001001100111000000000
000010000001000000100011110000001100110011000000000001
000010100001010000000000000111101001001100111000000000
000000000100000000000000000000001101110011000010000000
000000000000000001000000000001101000001100111001000000
000000000000000011000011000000101111110011000000000000
000001000000000111100011100011001000001100111010000000
000000100110000001100100000000101001110011000000000000
000000000000100000000111000011001000001100111001000000
000010100001010000000010000000001010110011000000000000
000010100101010001000010000011001000001100111001000000
000000000110000000000110000000001011110011000000000000

.logic_tile 9 20
000000000010010000000000000000001001001100111000000000
000000000001110000000000000000001111110011000000010000
000010101000001000000000000000001001001100111000000000
000000000100000111000000000000001010110011000000000000
000010100000000000000000000000001000001100111001000000
000000000000000000000000000000001100110011000000000000
000100100001010000000000000000001000001100111000000000
000100000000100001000000000000001101110011000000000010
000001001110100000000111100000001000001100111000000000
000010100101001111000000000000001111110011000001000000
000010100000100000010011100000001001001100111010000000
000001000001010000000000000000001111110011000000000000
000000001010000000000010000000001001001100111000000000
000000000000000000000100000000001000110011000001000000
000010100000010000000111010000001001001100111000000000
000000000100000000000111010000001101110011000000000010

.logic_tile 10 20
000100001001010000000010101011011010000011110110000000
000000000000100000000111001011110000010111110001000000
001010000001001000000000000000001110011111000100000000
100011000000101101000000001011011011101111001001000110
110000000000100000000110011011101101010110110000000000
000000000100000011000010000001001100100010110000000000
000010101000000000000011110011101100001111110000000000
000001000000000000000110001001011100001001010000000000
000001000101010001000011111101001101000111010000000000
000010000000100000000111110011001111010111100000000000
000000101100000011100000001101111100011110100000000000
000011000000000001000010111111101100101110000000000000
000001000000100000000010100011001111010010100000000000
000000100001001101000111111001011100110011110000000000
110000000000000000000111000101000000010110100100000000
100000000100000000000011111011101110110110110010000000

.logic_tile 11 20
000010101000001000000000000000011100111100010000000001
000101000000010011000011001011011110111100100000000001
001000000000000011000000001101011110101000010000000010
100000000110000000100000000001011011000000010000000000
010000000000100001000000010111001100101000000100000100
010000000000000000100011100000100000101000000010000000
000000001110000001000111010101111110000001010000000000
000000100111010000000010000000000000000001010000100100
000010100000000111100000001011001110000000000000000000
000011100000000000000011101101010000010100000000000000
000010100000000000000110000111000001101001010000000000
000000000100100000000000001101001110011001100001000000
000000000000000101000111010000011010101000000100000100
000000000000000000100110001111010000010100000000000000
110001000000001011000011101001011110101000010000000000
100010100000001011000100000111011011000000100000000000

.logic_tile 12 20
000001000000100000000000010111100001000000001000000000
000000100001010000000011000000001000000000000000000000
000010100000101011100011100101001001001100111000000001
000000000101000111100100000000101001110011000000000000
000001001110000000000111100111101001001100111000000001
000000100000000000000100000000101011110011000000000000
000000100001000000000111000011101000001100111000000000
000000000000100000000100000000001110110011000000000000
000000001010101000000110000011001000001100111000000000
000000000001000011000100000000101001110011000000000000
000010000000001011100000000111001001001100111000000000
000001000000101001100000000000001100110011000000000000
000010000111010111100111110111001000001100111000000000
000001000000101001000011000000101100110011000000000000
000000100000000000000000010111001001001100111000000000
000001001010100001000010010000101000110011000000000000

.logic_tile 13 20
000000000000001000000000000001111001010111100000000000
000000000001001111000010011101011111000111010000000000
000001000001011111100110110001011101000010000000000000
000000000000100101000010101111111110000000000000000000
000000000000001000000010011101001010000001000000100000
000000000000000001000010110101011001000001010000000000
000010100001010111100000001001000000111111110011000011
000000000110101001100010110101000000010110100001100101
000001001100000000000110011101101100100000000000000000
000010000001000000000111000011111110000000000000000000
000000100000000000000000001001101101000000100000000000
000001000000100101000011000001111111000000110000000010
000000001001010001100000001111001110010111100000000000
000000000001111111000011010101011011001011100000000000
000010100001000000000011111001111011010111100000000000
000000100110011111000110000111001000001011100000000010

.logic_tile 14 20
000010100000000111000110001111001011010111100000000000
000001001010000000000011100111101000000111010000000000
001000000000110101000011100000011101010110110100000000
100000100000000111000110101101011111101001110010000000
000000000111010001000010100101101111101001000000000000
000000000010001101100010101001101001001001000000000000
000000001111010000000010111011001011010100000000000000
000001000000000000000011000001001100001000000000000000
000000000000100000000010101001000001101001010000000000
000000000000010001000100001111001100011001100000000100
000010100001010011100010001101100001111111110100000000
000000000010101001000110001011101110101111010000000100
000000000000001000000111000011011000111111110100000000
000000000000001101000111111101110000010111110001000000
110000000000000111000110010000001111010110110110000000
100000000000000111000011001001011111101001110000000000

.logic_tile 15 20
000000000000100011100111001000001111111001000000000000
000000000001010101000000000101011100110110000000000000
001001000000000101010011100011011111101100000000000000
100000100000001001000100001001111111001100000000000000
000000000000111101000111000011111000111110100101000000
000000000000111011000000000000000000111110100001000000
000001000000000111100000001111111110100000000000000000
000000100110000000100000001111101001101001010000000000
000001000010000111100000010101001101010111100000000000
000000000100000111100010110111001000000111010000000000
000000001110001111000000000011101011111111100100000000
000000000000001011000010010000101001111111100010000000
000010000000001001000000011001011110100001010000000000
000000000000001011000010001111011011000010100000000000
110000001000000001000011110001001100010100000000000000
100000000000000000000110010111001010000100000000000000

.logic_tile 16 20
000000000000001101100111100011100001101001010000100000
000000000000001111100010000111101101100110010000000000
001000000000011000000110110111101010111110100000000011
100000001000000001000010000011110000101001010001100101
000000000000000000000010000001011011010100000000000000
000000001110000000000100001101001110111000000000000000
000000000000101000000000000011111000101000000000000001
000000000000000101000000001011100000111110100000000000
000011100000000011000111100001100000011111100110000000
000110000000000000000100001101101001010110101000000000
000000000000001000000110010001011001111001000000000000
000000000000001001000011000000011111111001000000100000
000000000000000011100000010111011110101011110100000100
000000000000010000000010010000100000101011110000000000
110010000000000111100111010000011100111110100100000100
100000000000101001000011001001000000111101010000100000

.logic_tile 17 20
000000000110000111000011100000000000000000000000000000
000000000000001001000111100000000000000000000000000000
000001000000001000000010100011011000100001010001000000
000000100000001001000100001011101000000010100000000000
000001000001010111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000010000001011110000110100000000000
000000000000100000000000001001011100001111110000000000
000000000000000111000111000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000001001110010010100000000000
000000000000000000000000001111111110110011110001000000
000000001010000000000111000000000000000000000000000000
000000000000000011000011110000000000000000000000000000
000001000000010000000010011101011011000001000000000000
000010100000000000000011011001011111000010100001000000

.logic_tile 18 20
000010100110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000110000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 20
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 20 20
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001000110011000000110000
001000000001010001100110000000001000001100111100000000
100000000000000000000000000000001100110011000000000001
000000000000000000000000000000001000001100111110000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000001100000010111101000001100111100000000
000000100000000000000010000000000000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000110000111101000001100111100000000
000000000000000000000000000000100000110011000000000001
110000000001001000000000010000001001001100111100000000
100000000000000001000010000000001001110011000000000000

.logic_tile 21 20
000000000000010000000111100000001101011100000000000000
000000000000000111000000001111001110101100000000000000
000010100000001101100110011001101101110100000001000000
000001001000001001000110001101111000010100000000000000
000000000000000101000111100000011011010000110000000000
000000000000000000000100000101011111100000110010000000
000000100000001000000110101000011011001001010000000000
000000001100000001000010010101011011000110100010000000
000000000000001111000110010011111100010111100000000000
000000000000000001000111001101101000000111010000000000
000000000000010001000010101011001100110100000000000000
000000000110000000000000001101011101010100000001000000
000000000000100000000110100001101000000001010000000000
000000000000000000000000001101110000101001010000000000
000000000000000001000110011001101011010111100000000000
000000000000000000000011011111011100001011100000000000

.logic_tile 22 20
000000000000000000000000010101000000000000001000000000
000000000000000000000010000000100000000000000000001000
001000000000000000000000000000000001000000001000000000
100000000000000000000000000000001010000000000000000000
010000000000000000000000000000001000001100111100000000
100000000000000000000010100000001001110011000000100000
000000000000000000000110010000001000001100111100000000
000000000000100101000010000000001101110011000000000000
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000100000001001100000000000001001001100111100000100
000001000000000001000000000000001100110011000000000000
000000000001000000000000000101101000001100111100000000
000000000000100000000000000000100000110011000000000000
110000000000000000000000000101101000001100111100000000
100000000000000000000000000000100000110011000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000001000000000000000000000000000000110000110000001000
000000000000010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000100000000000000000000000000110000110000001000
000000000000010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000010100000000000000010100001100001000000001000000000
000010000110101111000110110000101111000000000000010000
000000000000000000000111100001100000000000001000000000
000000001010000000000011100000101001000000000000000000
000000000010001111100000000101000001000000001000000000
000000000000001111100010010000101010000000000000000000
000000000000000101000010100101000001000000001000000000
000000000000001101100100000000001010000000000000000000
000000100000000000000011100101000000000000001000000000
000001000000000000000000000000001001000000000000000000
000000000001010000000000000001000001000000001000000000
000000000000100000000000000000001110000000000000000000
000000000100001000000000000011000001000000001000000000
000000000000000111000000000000101011000000000000000000
000000000000001000000010100000001000111100001000000000
000000000000001101000000000000001110111100000000000100

.logic_tile 2 21
000000000000000000000000010111000001000000001000000000
000000000110000000000011000000101011000000000000010000
000000000000000111100000000111000000000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000101000000000000011100001000000001000000000
000000000101011111000000000000101110000000000000000000
000000000000000000000010100011100001000000001000000000
000000000000000000000100000000001110000000000000000000
000010100000000000000000000111000000000000001000000000
000000000000000000010010110000001101000000000000000000
000000100000010001000111000001000001000000001000000000
000001000110001111000010110000101000000000000000000000
000000000000000000000010100111100001000000001000000000
000000000000001111000111110000101111000000000000000000
000000000001000101000010100011100001000000001000000000
000000000000101101100111000000101100000000000000000000

.logic_tile 3 21
000000100000000000000000000011101000001100111000000000
000001000100001111000000000000001000110011000000010001
000000100000010111100000000101101001001100111000000000
000001000000000000100000000000001010110011000000000000
000000100000000101100000010101101000001100111000000000
000000000000000000100011100000101111110011000000000100
000010100000000111000010010101101001001100111000000000
000000000100000111000111010000101110110011000000000100
000010001100000000000000000101001000001100111000000000
000000000000001011000000000000101010110011000000100000
000000000001000011100000000011001000001100111000000000
000000000111100000100010010000001110110011000000000100
000000000010000011100010010111001000001100111000000000
000000000000000001000010110000101110110011000000000100
000000000000000000000000000011101001001100111000000010
000000000100001111000000000000101000110011000000000000

.logic_tile 4 21
000000100001010001100111111101101101111111110110000000
000001000000000000000111110001111110010110110000000000
001010100000000101000110001111011100100000010000000000
100000000000001101100000000101011100010000010000000000
000000000000001101100000001011011001110110110110000000
000000000000101011000000000011111010111101110000000000
000010000000001001110000010000000001101111010110000000
000001001010001011000010000001001000011111100000000000
000010100000000111000010000101011110110010110000000000
000000000110000101010000000011011001100001110000000000
000000000000011111000000010111101011101000010000000000
000000000000000001100011000011101100000100000000000000
000010100010000001100011100101001000110010110000000000
000000001010000000100000001111011001100001110000000000
000000000000000101100111101011000000000000000000000000
000000000000000000000110011111000000111111110000100000

.logic_tile 5 21
000010100000001001100111110111111000100010000000000000
000000001000000111000111000011001010000100010000000000
001000000000100111100010111111011000010111100000000000
100000001011001111000111011101001011000111010000000000
110000100000000001000000011101001100100010000000000000
010001000110000111100011111101011111001000100001000000
000000000000111001000111100001000000011111100010000000
000000000001011111000111110000001000011111100000000001
000000000000000011100011001111011001000000000000000000
000000000000001111000110010111011100000000010000100000
000000000000001000000000000011100000000000000000000000
000000000100000111000011110011100000111111110000000000
000000100000001111000011100101111111111110110100000010
000001000000000001100100001001011001111101010010000000
110000100000001001100000010101111001111110110100000000
000001000000001011000011011001011111110110110000000100

.ramb_tile 6 21
000000000001000000000111100011101110000000
000000010000000000000010000000100000010000
001000100001010000000111100001001100000001
100001000000001111000110010000100000000000
110000000000000000000000000001101110000000
110000000000000000000000000000100000010000
000000100000010000000111001001101100000000
000001001010100000000010000111100000010000
000000000000000001000000001111101110000100
000000000000000101000000001101100000000000
000010000000000000000010101001101100000000
000001001011000001000000001101000000010000
000000001110000000000011101001001110000000
000000000000000101000000000111100000010000
110000000000001011100010000111101100000000
010000001010001011000110100011100000100000

.logic_tile 7 21
000000001010000011100111100001011011010010100000000000
000000000000000000000000000011101011110011110001000000
001010000010011101000111000011011110111100010010000000
100000100110000001000000000000101111111100010000000000
110000000000000000000011100011100000000000000110100010
000000000000000000000000000000000000000001000010000100
000001100000010111100010000111001010100000010000000000
000011101100100111000000000001011101101000000000000000
000000001010001001100111001000011101011100010100000000
000000000000001011000011000101001100101100100010000000
000011000000100001100000010011011000101000000000000000
000011000000010001000010100000100000101000000000000010
000000000000001001000000001011001111011110100000000000
000000100000001101000010101011001100101110000000000000
110000000001010011000000001000000001001100110010000000
100000000000000000000000001001001000110011000000000000

.logic_tile 8 21
000000001000100011100000000011001001001100111000000000
000000000001000000000000000000101000110011000010010000
000001000000000000000000000101001001001100111000000001
000000101110001111000011010000101100110011000000000000
000000000000000000000111100001001001001100111000000000
000000000000000000000000000000001011110011000000000000
000001000001000001000111100101101000001100111000000000
000000000011110000100100000000001110110011000000000000
000000000000000101100110100011001001001100111000000000
000000000000000000100100000000001111110011000000000000
000000100010010111000011100001101001001100111000000000
000011000010100000000100000000101111110011000000000000
000000001110100001000011100011101000001100111000000000
000000000001010001100100000000101111110011000000000000
000001100001001000000010001111001000001100110000000000
000000000000101101000010000111000000110011000000000000

.logic_tile 9 21
000001000100000000000000000000001000001100111000000000
000010100000000000000000000000001111110011000000010000
000010000111000000000000000111101000001100111000000000
000000000000000000000000000000100000110011000000000000
000001000000000111100000000111001000001100111000000000
000000100000000000100000000000100000110011000000000000
000000000101000000000000010000001000001100111000000000
000001000000100000000011010000001110110011000000000000
000000000000000000000000000101101000001100111000000010
000000000000000000000000000000100000110011000000000000
000010000001010000000000000000001001001100111010000000
000101001010000000000000000000001111110011000000000000
000000000000000011100110100000001000001100111000000000
000000000000100001100010010000001110110011000000000000
000010001110000000000111000101001000001100111000000000
000000000010100000000110000000000000110011000000000000

.logic_tile 10 21
000000000000001111000000011101100000011111100100000001
000000000000001001000010101111001011010110100010000000
001000100000001101000010111101011010010110100100000000
100011001100000001000011011011110000111101010000000010
110000000000000001000011100001100000010110100100000000
000000000000000001100000001101001001110110110010000100
000011101110000000000110111000011000111100010010000000
000001000100010101000011001001001110111100100000000000
000000000000000011100000011011101010100000010000000000
000010100000001111000011000011001010010000010000000000
000001000000111011100110000011011101101000000000000010
000010001000011111100000000101101100100000010000000000
000000001110001000000000011001001111111011110000000100
000000000000000011000011010111011001110011110000100000
110000000000110011000111101001001100001111110000000000
100000000001110000000000001101001100000110100000000000

.logic_tile 11 21
000000000000001111100000010001011010101000010000000000
000000000000000011000011010111011000000100000000000000
001000000000010011100111001000001101111100010000000000
100010100010000000000110101111001101111100100010100000
110000000000000101100011110000011001000000010000000000
000000000000000000100011001101011001000000100000000000
000000000000001111000000000000001101000011100000000000
000000100101001011000011111101011010000011010000000000
000000000000101011100110010000000000000000100100000010
000000001101000001000010000000001111000000000000000100
000001100001010000000111000101011100111101010010000000
000001001100000001000010000011010000101000000000000000
000000000100000011100010001001011010101000010000000000
000010100000000000000000000011011001000100000010000000
110010001010100000000111101111111010101111010010000000
100000000000000000000010110001101101111111100010000000

.logic_tile 12 21
000000000000000011100000010001101000001100111000000000
000001000000000000000011010000001010110011000001010000
000000000001011111100111100001101001001100111000000000
000000001000000101100100000000001011110011000010000000
000000100000000001000000000001101000001100111000000000
000001000000000000100010010000101001110011000010000000
000000100101000001000010010111101000001100111010000000
000000000000100000000111000000001011110011000000000000
000000000000000000000000000111001001001100111000000000
000000000000000000000010000000101011110011000000000000
000000000101000000000000010101101001001100111000000000
000000000011100000000011000000001110110011000010000000
000001000000000000000000010001001001001100111000000000
000000000000000001000011100000001101110011000000000000
000000000001001011100000000011001000001100111000000000
000010100100100011000000000000101110110011000000000000

.logic_tile 13 21
000000000000001001000010001111001100000001000000000100
000000100000000111000111100111011000000110000000000000
001000000000001101000000000011011001010111100000000000
100000001010001111100010010111001010001011100010000000
000001001100100000000000010111001110101111000100000000
000000100000010000000010000000011110101111000000000100
000000000001001101000110110101111010010111100000000000
000001000000000101100010100111101000001011100000000000
000000000000000011100010000011011101010111100000000000
000000001010001001100110011111001001001011100000000000
000000100001010001000000000111011111010111100000000000
000001000110000000100000001001111011000111010000000000
000000000000100101100010001011011000000010000000000000
000010100001001001000110000001101101000000000000000000
110000001110000001100010011000001000110100010000000001
100000000110000000000111001111011011111000100000000000

.logic_tile 14 21
000000100000000000000111110000000000100000010100000000
000001000101010000000010000101001100010000100000000000
001000000000001000000111110001111000010100000000000000
100000000000000101000111101101101101100000000000000000
110000001010111001000110000111001000000110100000000000
110000001100000001000010100111111101001111110000000000
000000000000100000000011100101101010101000000100000000
000000001111000000000100000000110000101000000000000000
000000000010001101100011101101001100000010000000000000
000000000001010001000110011011001011000000000000000000
000010100000010000000000010011001010000001010000000000
000001000110000000000010100000000000000001010001000000
000000100000100011100110000001101110000000000000000000
000000000000000111000111111001101011000110100000000010
110001000000000101000000000111111100010100000000000000
100010100100010000000000000000010000010100000000000001

.logic_tile 15 21
000000000010100000000110001101101000101100000000100000
000000000010010111000000001111111100001100000000000000
001000000000011000000000010001101010101000000100000000
100000000000000111000011010000000000101000000000000000
110000101010001001100010100111011010000001000000000000
110000000110001111000011111011101000000110000000000010
000001000110000101000010100001101110010111100000000000
000000100001000111100110111111101010000111010000000000
000000000000000001100011100000001101001100000000000000
000000000000001111000011110000001000001100000000000100
000101000000000000000000000111001011000110100000000000
000000000100000000000000001101001110001111110000100000
000001000001010001000111110000011111110000000100000000
000000000000000000000011010000011010110000000000000000
110000000000000000000110110101101010000001000000000000
100000001110001111000010001011111111000001010000000000

.logic_tile 16 21
000000000000001000000011100001111110111110100100000000
000000000000000001000000000000110000111110100000100000
001001001100000011100010010011000000110110110101000000
100010100000001111100110000000101100110110110001000000
000000001000001111000010000001000001111001110000000001
000000001110000111000000000001101100010000100000000000
000001100000001000000110110001101111000000000000000001
000011100000001111000010101111101011001001010000000000
000001001100001001100000010011100001001111000110000000
000000100000000111100011011111001011101111010000000000
000000000000001111100111011011000000101001010000000000
000000000000010011000011010111001001011001100000000010
000000000001000111100010001011111010010111100000000000
000000000000100000100110100001101010000111010000000000
110000000000001000000000010101011101010111110000000000
100000001010000001000010010101111000010001110000000000

.logic_tile 17 21
000000000001010000000000011000000000000000000100000000
000000000000000000000011110101000000000010001001000000
001010100001011000000000011101111101000000100000000000
100000000000000001000011100101011100000000110001000000
010000000000011001000010000000011100000100000100000000
010000000001110001100100000000010000000000001001000000
000000100000001111000000000000000000000000000000000000
000001000000000011100000000000000000000000000000000000
000000000000000000000010110111111110010111100000000000
000000001010000000000110001111101101001011100000000000
000000000000101001100011111101011100010111100000000000
000000001011000011000010101111001010000111010000000000
000000000000000000000010001011111011010000100000000000
000000000000000000000100001001101000000000010000100000
110010001100001000000000001101011100010111100000000000
100000000000000011000010001111101101000111010000000000

.logic_tile 18 21
000000000000001111000011100011111010010110100000000000
000000000000000011100100000111011011010000000001000000
000000000000000000000000010000000000000000000000000000
000000000100000000000011000000000000000000000000000000
000000000000000111100111000101101001001001010000100000
000000000000000000000000000000011001001001010000000000
000000000000011000000000010000000000000000000000000000
000000001100000001000011110000000000000000000000000000
000000000001010001000000000111101100010111100000000000
000000000000000000100000000101101000000111010000000000
000000000001010001000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000000001000000010001001111110000100000000000
000000000110000000000011101101011111010000100000000000
000000000001010000000010000000000000000000000000000000
000000000000100000000011110000000000000000000000000000

.ramb_tile 19 21
000000000000100000000000000000000000000000
000000000101000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000010000000000000000000000000000000000000
000001000110000000000000000000000000000000

.logic_tile 20 21
000000001110000000000000000101001000001100111100000000
000000000000000000000000000000000000110011000000110000
001000000001000001100000010101001000001100111100000001
100000000000100000000010000000000000110011000000000000
000000000000101001100000000000001000001100111110000000
000000000001010001000000000000001101110011000000000000
000010100000000000000000000111001000001100111100000000
000010100000000000000000000000100000110011000000100000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001100110011000000000010
000010000000001000000000000000001001001100111110000000
000000000000000001000000000000001000110011000000000000
000000000000000000000110000000001001001100111110000000
000000000000000000000000000000001001110011000000000000
110000000010000000000110000111101000001100111100000000
100000001010000000000000000000100000110011000001000000

.logic_tile 21 21
000000000000001000000000001101101011010111100000000000
000000000000000001000000000011001010000111010000000000
000000100000001001100000001011001110110000100010000000
000001000000000111000000000001011011100000010000000000
000000000001001111100110001000011101001001010000000000
000000000000101111000011101111011000000110100001000000
000000000000000001000000000001011001001001010000000000
000000000000000111000000000000001100001001010000000000
000000000000000000000110000111101010101100000000000000
000000000000000001000111111011011011001100000001000000
000000000000011111100011100000011101011100000000000000
000000001100000101100110011011011111101100000000000000
000000000000001000000110100000000000000000000000000000
000010000000000101000000000000000000000000000000000000
000010100000001000000110000101101010000110100000000000
000000000110001001000010000111001010001111110000000000

.logic_tile 22 21
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000000000110011000000010000
001010000000000001100000000101001000001100111110000000
100000000000000000000000000000000000110011000000000000
010010000000001001100000000111001000001100111100000000
100000000000000001000000000000100000110011000000000100
000001000000000000000110000111001000001100111100000000
000010100110000000000000000000100000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000100000000000000000001001001100111100000000
000000000001000000000000000000001000110011000000100000
000000000000000000000110010111101000001100111100000000
000000000000000000000010000000100000110011000000000001
110001000001001000000000010101101000001100111100000000
100000001010100001000010000000100000110011000000000000

.logic_tile 23 21
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000000000000000111101001001100111000100000
000000000000000000000000000000001101110011000000010000
000000000000000000000010000000001000111100001000100000
000000000000000000000100000000000000111100000000000000
000000000000000000000000000000011000000011110000000000
000000001010000000000000000000010000000011110000000000
000000000000001000000000001000000000010110100000000000
000000000000001111000000001011000000101001010000000000
000000000000000000000000000101100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000001000111010000000000001111000000000000
000000000000001001000010000000001111001111000000000000
000000100001000000000000010011100000010110100000000000
000001001010000000000011010000000000010110100000000000
000000000000001000000000000011100000010110100000000000
000000000000000011000000000000000000010110100000000000

.logic_tile 2 22
000000100000000000000000000000001000111100001000000100
000000001000000000000000000000000000111100000000010000
000000000001001001000000001000000000010110100000100000
000000001110101111100000001111000000101001010000000000
000000000000010001000000000000011110000011110000100000
000000000000000000000000000000000000000011110000000000
000010000000000000000000000001100000010110100000100000
000001000000000000000000000000000000010110100000000000
000000000000000000000000000000000000001111000000000000
000000001010000000000000000000001111001111000000100000
000000100000000000000000000000001010000011110000000000
000001000000000000000000000000000000000011110000100000
000000000000000000000010001000000000010110100000000000
000000000000000000000000000111000000101001010000100000
000000000001010011100000000000000001001111000000000000
000000000000101111100011000000001000001111000000000000

.logic_tile 3 22
000010000000000000000110100111101001001100111000000000
000000000100000000000111110000001010110011000000010000
000000000000000111000011100011001000001100111000000000
000000000000000000100010010000001111110011000000000000
000110000001001000000000000001001001001100111000000000
000100001000000011000000000000101001110011000000000000
000000000001000001010000000111001001001100111000000000
000000001110100000100000000000001000110011000000000000
000100100000000001000000000111001001001100111000000010
000100000100101111000000000000001101110011000000000000
000010100000000000000010010001001000001100111000000000
000000000000000000000111000000101100110011000010000000
000010000000000011100011110011101000001100111000000000
000000000000001001100011000000101111110011000000000000
000000000000010000000000001000001000001100110000000100
000000001110001001000000001001001010110011000000000000

.logic_tile 4 22
000010100000010000000011111011101111111110000000000000
000000000100000000000010100001001111101101000000000000
001010100000001000000110001111111100101111010110000000
100001000000000111000010011011011101101111110000000000
000000000001011000000000000111011010101011110100000000
000000000000000001000000000000110000101011110010000000
000000001100000000000000011001101110110010110000000000
000000000000000000000010000011111110010010110000000000
000000000000001011100110000011001001100000010000000000
000000000110001011100000001001011100100000100000000000
000000000000011111000110110111111001101000010000000000
000000001010000011000010110101101111010010100000000000
000000000000001001000111100111111000101100000000000000
000000000000100011100110110011111110111000000000000000
000000000000000101000010011111001100110010110000000000
000000100000000000100010110011001110010010110000000000

.logic_tile 5 22
000000000000000000000000000011111000101001010100000000
000000000000000000000000001011111100010101100001000100
001011100000010000000111000000000000000000000000000000
100010100000000000000100000000000000000000000000000000
110000000000010000000010100000000000000000000000000000
110000000000000001000111100000000000000000000000000000
000000100000000001000111000011011010101001110110000000
000001000000001101000100000111011011010100100001100000
000010100000000000000000000011111000101001010110000000
000000001010000001000010001101011100101010010001100000
000001000000000001000011101101101101101001110100000001
000000101110000000000011101001001010101000010001000010
000010100001000000000111100101000000010110100000000000
000000001000100111000100000000000000010110100000000001
000011000001010000000000011011100000000000000000000000
000011000000100000000011001111100000111111110000000000

.ramt_tile 6 22
000001000000100000000000000101001110100000
000000000001010000000000000000100000000000
001000000110000000000000000011101100100000
100000000100001001000000000000100000000000
010011000000000111000010000011001110001000
110000000110000001100111010000000000000000
000000000001010000000000001111001100000000
000000000110100000000000001111100000010000
000010001110001111000011100011001110000000
000000000000000101100000000111100000100000
000000000000000001000000001101001100000000
000010000100000111100011100011000000010000
000000000000001111000010011111001110000001
000000000000000101000111000001100000000000
110010000001010111000000010011101100000001
110000000110100000100011010101000000000000

.logic_tile 7 22
000000001110001001000110010000011100000011110010000000
000000000000001011100011110000000000000011110000000100
001000001010010000000000010001011010101001010100000000
100000000001010000000011000101011101101010010001100000
010000000000000111100111111001011010100000000000000000
010000001010101101100010001001011100110000100000000000
000010001100100001100111111011001110100000010000000000
000000000001000001000011010101111100010100000000000000
000000000000000111100010000000001001111100010000000001
000010000000000001100110010111011110111100100010000010
000000000000000101100000000111001100101000000000000000
000000001100000000100000000011101000011000000000000000
000000000110010011000111000111001010111111010000000010
000000000000001001000100000101011011111111000000000000
000000000000000111100011101101111110101011110000000000
000000000000000001000100000111011110111011110000000001

.logic_tile 8 22
000001001110000001100000001011001010011110100000000000
000000100000000111100010100101101010101110000000000000
001010101011000111100010100101001010010110110000000000
100010001010100101000000000111101010010001110000000000
110000000000000011100010111111101010010111110110000001
000000000000000111000011000111110000010110100000000000
000000000000100101000010100001001011000111010000000000
000000001100011001010100000101101000010111100010000000
000000001110000111100010001101001100001011100000000000
000000000000000000100000000001001010101011010010000000
000011000000000001000000000000011110010011110100000000
000000000010100000000000001101011000100011110010000000
000000000000100000000000000001111010010010100000000000
000000000001010001000000000101101000110011110000000000
110000100001000101100110011101011010010010100000000000
100001101000100000000010010011011010110011110000000000

.logic_tile 9 22
000001000010101111000000000011001000001100111000000000
000010100100000101100000000000100000110011000000010000
001000000010000000000000010000001000001100111000000000
100000000000000000000010100000001110110011000000000000
110010000000000000000000010101001000001100111000000000
000000000000000111000011010000000000110011000000000000
000000001110001000000000000000001000001100111000000000
000000000000010001000010000000001011110011000000000000
000000000000000000000010000001001000001100111000000000
000000000000000000000100000000000000110011000000000000
000101000110001000000000000000001000001100111000000000
000010100100000011000000000000001111110011000000000000
000000000001000000000000001101101001010110100100000011
000000000100101111000010011001101100101101110000000000
110000000000000000000000001001000001011111100100000010
100010000000100000000000000101001011010110100010000000

.logic_tile 10 22
000001000000001101100010101101100000010110100110000000
000000100000000101000011100111101000111001110000000001
001000100100000111000000000000001011011110100110100000
100001001110000000000000000111011011101101010000000001
110001000000000111100110100001000000000000000110000000
000010000000000000000000000000100000000001000000000001
000000001100001111100010010000000001000000100110000010
000000000000000011000111000000001100000000000000000000
000000000000000000000111100001111010111110110000000100
000000000110000000000000000101001001111001110010000000
000010100000000111100010001101111111000111010000000000
000001001010100000100111110111011111010111100000000000
000000000000011000000010001001011010010111110100000001
000000000001010111000000001011010000101001010000000000
110000001000101001100011101101101110010111100000000000
100000000110010111000110011011111101000111010001000000

.logic_tile 11 22
000000000000010111000011110001001011010000000000000010
000000000000101101100011100000001001010000000000000000
001000100000111101100000010101000000000000000100000000
100011000110110111100011000000000000000001000011000000
110000000000000101000000000011000000000000000100000011
000000000000001111000000000000000000000001000000000000
000000000000100000000110000011100000000000000100000000
000000000101010111000000000000000000000001001010000100
000000000001101001000000001001001111000000000000000000
000000000000101101000000001101111000000010000000000000
000000101000000000000111000111001100101011010000000000
000001000000000001000100000001101010001011100000000000
000001000000000000000011101111111101010111100010000000
000000101010100000000111100001011111000111010000000000
110000000000001000000111001001001001101110000000000000
100001001000000111000000000001011010011110100000000000

.logic_tile 12 22
000000100110000000000011100011001001001100111001000000
000001000000000001000111100000001011110011000000010000
000000000000110111100011100101001001001100111000000000
000001000110010000100000000000001110110011000010000000
000011000000000111100110100111001000001100111000000000
000011000000000000100000000000001000110011000010000000
000010100010100000000111000011101001001100111000000000
000000001011010001000100000000001010110011000010000000
000000000000100001000000000001001000001100111000000000
000000000001000000100010000000101011110011000000000000
000010100000001000000010000001001001001100111000000000
000000001010000011000100000000101101110011000010000000
000000000000000000000011100001101000001100111010000000
000000000000001111000000000000001101110011000000000000
000000000000001000000000000111001001001100111000000000
000000101000001111000000000000101001110011000010000000

.logic_tile 13 22
000000000001000001100000000101001110101000000100000000
000000000001001111000000000000100000101000000000000010
001000000000000001100000000000000000001001000000000000
100000000100001011000000000111001011000110000000000001
010000001111011000000010010000011000001100000000000000
110000000000101111000111100000001000001100000001000000
000000100000001111000110001011011010000010000000000000
000010101100000101000100001111111000000000000000000000
000001000000000111000000000000001101110000000110000000
000000101100000000100010100000001100110000000000000010
000000000001011111000000000001000001100000010100000000
000000001010000001000000000000001000100000010000000000
000010000000001000000010001011111111010111100000000000
000000000000000001000000000111011010001011100001000000
110000000000000001000000010001101111000110100000000000
100000000010100000100010100101011010001111110000000000

.logic_tile 14 22
000000000000101000000010101001111100010111100000000000
000010100000010101000100001011101100000111010000000010
001100000000000000000110001001111011000100000000000100
100000000000001101000000000011011111001100000000000000
110000000000010000000010100001001111010111100000000000
110000100000001101000000000011111110001011100000100000
000000000000000000000110101000000001001001000000000000
000000000100001101000000001001001110000110000000000100
000000000000011000000110100101101000000010000000000000
000000000100000111000010110111011000000000000000000000
000000000010001011100111000011101100100000000000000000
000000000000000001000111110101011101000000000000100000
000001000000000101000111010011100000000000000000000000
000000000000100000000011101101100000010110100000000000
110000001101011011100000001000000001100000010100000000
100000000000000101000010010111001001010000100000000000

.logic_tile 15 22
000000000010000111000010011101101100000110100000000000
000000000000000000100011011111001011001111110000100000
001000001010001000000110100000000000000000100100000000
100000000000000111000000000000001001000000001001000000
110010000001000101000010100011011011010111100000000000
010001000000000000100110000111011110000111010000000000
000000000100000111100010001101001111000010000000000000
000100000100000001000110111101111001000000000000000000
000000100001010001000000001000000000000000000100000000
000001100000000000100010001101000000000010001010000000
000100000010000000000000000000000000000000000100000000
000000000100000000000000000001000000000010001010000000
000010100000010111100111111111001010010111100000000000
000000000000000000100011100001111001000111010000000000
110000000110000111100111100101101011010111100000000000
100001000001000000100000000011001010001011100000000000

.logic_tile 16 22
000001000000100001100000010000011100000100000110000000
000000101101000000000011010000010000000000001000000000
001010000000011000000111000000011110000100000110000001
100000000110000011000000000000010000000000001000000000
010010100000000000000010011111111010101001000000000000
010000000000001011000010100111011011001001000000000010
000000000000100000000111000011100000000000000111000000
000000000001010000000111110000100000000001001000000000
000001001100000000000000001111101010010111100000000000
000000000000000000000000000001101110001011100000000000
000000000000010011100111101000000000000000000100000001
000000000000000000000010000011000000000010001001000000
000010000001011011100010100001011000101000000000000000
000000000000001011100000000000010000101000000000000000
110001000000101101100010010111011010000000000000000000
100000100100010001000011111101111110000110100000000100

.logic_tile 17 22
000000000000000101000111001111011011010111100000000000
000000000001010000100000000101101011001011100000000000
000001000001000000000011110011111101000001000000100000
000010100000100000000010100001011101000110000000000000
000000000000001000000000010001001100101001000000000000
000000000000000101000011111011101100001001000000000000
000000000000001111100111110111111010010111100000000000
000000000100001011000010001101001010000111010000000010
000000100000001111000110101001011010100001010010000000
000001000100000101100011100101111111000001010000000000
000000000000000101100110101011011011011111100000000000
000000000000000111000011000011101110011101000000000000
000001000000000011100011011111111000000110100000000000
000010000000000000000011101001111101000000000000000000
000001000000110111100000000111011100000001010000000000
000000100001010001100010011011000000010110100001000000

.logic_tile 18 22
000000000000011111000111100101001110000001000000000000
000000000000100101000110010001001001000010100000000000
000000001101001111000011101000011111001001010000000000
000000000000100001100111100001001011000110100000000001
000010000001010000000111100000000000000000000000000000
000001000000000111000000000000000000000000000000000000
000000000000000000000111110001101011000001000000000000
000000000000000000000111000101011110000001010000000000
000000000000000000000011100011101100000110100000000000
000000000000001111000011111011011100001111110000000000
000010000000100111100000000011011001000110000000000000
000001000001000000100000001111111001010110000000000000
000010000000001011100110110001000000100000010000000001
000001000000001011100111101111001110111001110000000000
000000000000010111000000000101100000101001010000000000
000000000000001111000000001001101010111001110000000000

.ramt_tile 19 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100001000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001000110011000000010010
001000000000001000000000000000001000001100111100000000
100000000000000001000000000000001100110011000000000100
000001000000000000000000000000001000001100111100000010
000000000000000000000000000000001101110011000000000000
000000000010000001100000000000001000001100111100000010
000000000110000000000000000000001101110011000000000000
000000000000000001100110010000001001001100111100000000
000000000000000000000010000000001000110011000000000100
000000000000000000000110010101101000001100111100000000
000000000001010000000010000000000000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001101110011000000100000
110000000010000000000000000000001001001100111110000000
100000000000000000000000000000001101110011000000000000

.logic_tile 21 22
000001000000000000000000000011101010010111100000000000
000010000000001111000011101001001100001011100000000000
000010100001000111000111011001011010101001000000000000
000000000000100000100011101001101101000110000010000000
000010100000100000000111010011111101010111100000000000
000001000000010001000010000001011001000111010000000000
000000000001000001000000001111001011010111100000000000
000000001010100000000000001111011100001011100000000000
000000000000011000000110001001111101000110100000000000
000000000000000101000000001011001110001111110001000000
000001000000001001000110101011100000010000100000000000
000000000010001011100011100001001110110000110001000000
000010100000001101100110100111001010011100000010000000
000000000000000001000010010000111001011100000000000000
000000001010000101100010011111011111100001010000000000
000000000000000000000011011001111100000010100001000000

.logic_tile 22 22
000010000000000000000000000000001000001100111100000000
000000000000000000000000000000001100110011000000010000
001000000000001000000000000000001000001100111100000000
100000000000000001000000000000001100110011000000000000
010000000001000000000000010101001000001100111100000000
100000000000100000000010000000100000110011000000000100
000000000000000000000110010000001000001100111100000000
000000000000000000000010000000001101110011000000000000
000000000000001001100110000000001001001100111100000100
000000001010000001000000000000001000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000100000110011000000100000
110000100000000001100000000101101000001100111100000000
100001000000000000000000000000100000110011000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000000000000000000000001010000011110000000010
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000010000011010000011110000000000
000001000000000000000011110000010000000011110000000001
000000000000000000000111000000011100000011110000000000
000000000000000000000111110000000000000011110000000100
000000001110000000000000010000000000010110100000000100
000000000000000000000011101011000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000100001001000000000000000000000000000000000000
000000000001000000000000001000000000010110100000000010
000010000100100000000000001101000000101001010000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 2 23
000010000101000011100111010111101000110110100000000000
000000000000100000100010001101011111110000110000000000
001000000000001111000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
000000001100100011100011100101011110100000110000000000
000010000001010111100000001101001100110000010000000000
000000000000001011100000010101101011111000000000000001
000000000000001111000010011011001011010000000000000000
000000100011001001000111000011011001101001000000000000
000001000110100001000000000101001010010000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000110101000000000101111010101000000
000000000000000000000100000001001001011111100000000000
000010000000001000000000000101111101100000010000000000
000000000000001011000000000001001010010100000000000000

.logic_tile 3 23
000000100000000000000111010101101000100000000000000000
000000001000000101000111111101111001110100000000000000
001000000000011000000110110001101100101000010000000000
100000000110000111000011101001101011000000100000000000
000000000000000101000010101101101000111000000000000000
000000000000000000000010001011111101010000000000000000
000000000000000111000111000101111111101001000000000000
000000000000000000000010001001101011010000000000000000
000000000001011001000000000001001101100000010000000000
000000000000001101000010000011101000101000000000000000
000000100000000000000000001011101010110000010000000000
000001001010000001000010011101001001100000000000000000
000000000000001000000000000001101110101011110110000000
000000001000000101000000000000100000101011110000000000
000000000110010111000000000001011011101001000000000000
000000000000000000000000001001001011010000000000000010

.logic_tile 4 23
000000000000000101100110100011001111101000010000000000
000000000000000000000000000101111101010110000000000000
001010000000000011100000001011101110100011110000000000
100000000000001101100000000001111110010110100000000000
000010000000011001100000000111001011111111000100000000
000000000010000101000000000111101000111111100010000000
000000000110001011100010100000000000101111010101000000
000000000000000101100100001001001100011111100010000000
000000000000000101100011000111111101111100000000000000
000000000010100111000000000011001110110000000000000000
000010001011011001100000010101101101101011010000000000
000000000000000001000011100111001110001011010000000000
000000000000001101100011010101100001101111010101000000
000000000000101011100011110000001100101111010000000000
000010100000100101100000000101100000111111110100000000
000000000000010001100000000001100000010110100010000000

.logic_tile 5 23
000000000000001000000000011111101110101111000000000000
000010100110000001000011111001001001101001010000000000
001000000000010011100000010001001001101001010000000000
100000000000100101100011111011011011100001000000000000
110010001000001000000000000000000001000000100100000000
110000000110001011000000000000001000000000000000000101
000001000000001000000000010111111100000100000000000000
000000100110001111000011110011001010010100100000000000
000001000000101111100010001101011010010000100000000000
000000100011010011000000000111001110101000000000000000
000000000000000000000000000000000001000000100101000010
000010101000000101000000000000001111000000000000000000
000000100000101101100111100000011000000100000100000000
000001001001011111000100000000000000000000000011000001
000000100000010001000000000011000000000000000100000000
000001000110100001000010110000000000000001000010000100

.ramb_tile 6 23
000000000000001000000000000001101010000000
000000010110001011000011110000100000000000
001010100000011000000110000001111110000000
100000000110000111000100000000000000000000
010001000000001000000011100011101010000000
110000100001011001000000000000100000000000
000010000000000001000000010111011110000000
000000001000000001100010011111000000000000
000000000000000001000000001101101010000000
000000000100000000000000000011100000000000
000011000000010000000111000001011110000001
000000000000000111000100000011100000000000
000010000000000111100000010111001010000000
000000000000000111100010110001000000000000
010000000000000001000010001111111110000001
110000000000000000000000000101100000000000

.logic_tile 7 23
000000000001100000000011110001111000010000100000000000
000000000001010000000010100111101011010100000000000000
001010101110001111100010111101101100101001110100000000
100000000100000001100110100111101111101000010001100010
110010000000010011100110100001101011010000100000000000
110001000000000001000010010111111001010100000000000000
000000000110000011000010001101111110101000010000000000
000000000000000000100000000011011010000000100000000000
000000100000001111100110000001101100010000100000000000
000000000000000111000000000111101001010100000000000000
000000000101010001000000011111011101010000100010000000
000000000000000111100010111001001111101000000000000000
000000000010100011100111111000001100111100010000000000
000000001001000000000010001011011010111100100010000010
000011000110000000000010001011011000110100010100000100
000010001110001001000010110111001001110000110001000000

.logic_tile 8 23
000000000000000101000110000011011010001101000010000000
000000000000001011000010011101111001000100000000000000
001000000000000101000011111011100000101001010000100000
100000001011010000000011011011101110111001110000000010
110000000000000001000010110101101111111111110010000000
000000100000000000000110010111011110111001010001000000
000000000000001111100011111101011010100000010000000000
000000001000000001000111111001011100101000000000000000
000010000001100111100010000001111110111000000000000000
000000000001110000100000000001111111010000000000000000
000000001010100011100111010001100000010110100100000000
000000001011010000100110000001101011111001110010000001
000011000000000111100010010111111100100000000000000000
000010000000001111000011101111001000110100000000000000
110001000000010011100000000000011011111001010000000000
100010100000000001000011101001001000110110100000000010

.logic_tile 9 23
000000000000001000000000010101101011100000000000000000
000000000000011111000010000001011011110100000000000001
001010000000000000000011000000001100000100000100000000
100001000100001111000000000000010000000000000000000010
000000000001000011100111000101111000101000000000000000
000000000000100001000110000101011000010000100000000000
000000000001001000000011011101011110001101000000000000
000000001010001011000011011011101110000100000010000001
000000100000000011100111010011001100000100000000000000
000000000000000000100110100111011011010100100010000000
000000000000000000000110010011101000111101010000000000
000000000110000000000010110101110000111100000000100010
000001100000001001100000001111011011010111100000000000
000011000000000011000011111111111000001011100001000000
000001000001000001000111010000000001000000100110000000
000010101100000000100011000000001111000000000000000000

.logic_tile 10 23
000000001000100101000000000000011100000100000110000010
000000000001000000100010000000010000000000000010000000
001001000000100000000000010000000000000000100110000010
100000000111000000000011110000001000000000000000000000
110000000110000000000000000000000001011111100000000000
000000000001000000000010001111001011101111010001000000
000010000001000101100110000001101100000011110000000000
000001000000101111000000001111111110000011010000000000
000101100001011000000000000000000000000000000110000010
000010000000000111000010000011000000000010000010000000
000000000001010000000111000101100000000000000110000000
000000001010010000000000000000000000000001000000000100
000000000000001000000110000000011010000100000110000100
000000000000010101000010000000000000000000000000000000
110000001100000001000000010111101001010111100000000000
100000000000000000000011011101011111000111010000000000

.logic_tile 11 23
000000000000001000010111000000001100101000000100000000
000000000000000001000011100001010000010100000000000001
001000000000000000010111100000001110101000000100000000
100010000100000101000000000011000000010100000011000000
110000000000100111100010011001011110000000000000000000
110000000001011111000011110101101010000010000000000000
000000100010011101000111110011101000010111100000000000
000001000100001111000110001101111111001011100000000100
000000000001110011000111110111001011010111100010000000
000000000000010000100010001001101111001011100000000000
000000000110001000000000000101011101100000000000000000
000000000110001111000010000111101001110000010010000000
000000000000001001100011110101001100000000000000000000
000000000000001011000111001011001110010110000000000000
110010000000001000000010001101111001100000000000000000
100001001010000111000100000101101011000000000000100000

.logic_tile 12 23
000010000000011000000000000101101000001100111000000000
000000000000101111000011100000001101110011000010010000
000000001000010011100011100111001000001100111010000000
000000001100100000100000000000001110110011000000000000
000000000000000000000000000011001001001100111001000000
000000101100000000000000000000001100110011000000000000
000000000000000000000000000111101001001100111010000000
000000001001000001000000000000101111110011000000000000
000011100000100001100000010001101000001100111000000000
000001000001001111100010010000101111110011000000000010
000001001011001001000010000001001001001100111000000000
000000100100101111100000000000001100110011000000000000
000010001000000011100111100011101000001100111000000000
000000000000001101000000000000101100110011000010000000
000000000000100000000111101001001000001100110000000000
000000000101010000000010000001100000110011000000000000

.logic_tile 13 23
000000000000000101000010111001001110010111100000000000
000000001110000000100011011101001010000111010010000000
001000101100010101100010101011001010010111100000000000
100000000000101101000100000001101110001011100000000010
010001001010000001000111000001011001000010000000000000
110000100000000000000000001011011100000000000000000000
000011101010001101000110101011001110001110000000000000
000000000100101111100000000011011111001111000001000000
000000000000000000000000001101100000000000000000000000
000000000000001001000011110111000000010110100010000000
000000000000000101100110001000011110101000000100000000
000000000000101001000000000101000000010100000000000010
000001000000000000000010011001011101100000000000000000
000010000000000001000111100101111000000000000001000000
110000000000011001100000001001001111000110000000000000
100000000001000001000000000011111110000100000000000000

.logic_tile 14 23
000000001010000000000111111111101001000010000000000000
000000000000010000000111001111111101000000000000000000
001010000000001000000000010011111001000110100000000100
100000000010000001000011000101011110001111110000000000
010001000000000000000000001000000001010000100000000000
010000100000000111000000000111001000100000010010000000
000000000000000001100111100101101110101000000100000000
000000000000000000000100000000110000101000000000000000
000000000000100000000011101000000001100000010100000000
000000000001000000000000000111001000010000100000000000
000000000111001000000000010000011010101000000100000000
000001000000101011000011011011000000010100000000100000
000000000000000000000110000000000001001001000000000000
000010000000001111000000001111001011000110000001000000
110000001010001001000110100011111000010111100000000000
100000000000000111000010000111111010001011100000000010

.logic_tile 15 23
000000000000000101000110000111100000000000000000000000
000000000000100000100000000011100000101001010010000000
001000000001010000000000000000000000100000010100000000
100000100010000000000000000011001101010000100000000000
110010000000000111100000000011001100010100000000000000
110010100110001001000000000000100000010100000001000000
000000001101010000000010000000001110110000000100000000
000000000000000000000000000000001001110000000000000000
000000001010001001100010101001001110010100000000000000
000000001011000101000000001101001010000100000000100000
000000000000000000000000000111000000000000000010000000
000000000000000000000000001001000000010110100000000000
000000000000000101100011100111100000101001010100000000
000010000000001111000100000011100000000000000000000000
111000000000010000000110010000011110110000000100000000
100000000000000000000010000000011010110000000000000000

.logic_tile 16 23
000010100000100111100000010000001010000100000100000000
000001000001000000000011110000000000000000001000000000
001000000000000000000110100000001110000100000100000000
100000000010011011000000000000000000000000001000000000
110010000000000000000000001001111010010111100000000000
010000001110000001000000000001101100000111010000000000
000000000000100000000111011101111100000001000000000000
000000000000000111000011101111101000000110000000000010
000000000001001011000011111111011101000001000000000000
000100000000100111100111011111111011000010100000000010
000000000000000000000010000111111010010000100000000000
000000000000000111000000000111011101000000100000100000
000000000000000111000111100101101100010111100000000000
000010000001010111000110000011001001000111010000000000
110010100000100001000110011111001101000110100000000000
100010100000000000000010000101101011001111110000000000

.logic_tile 17 23
000010000000001101000111011101011100100000000000000000
000000001010000101100111110011011100101001010000000100
001000000000000111000111111101011011010111100000000000
100000000000000000100010000101001100000111010000000000
110010100000000101100000000000001001110000000000000000
010001000000010001000000000000011001110000000000000000
000000000000001011100010001101101111101001000000000000
000000000000000011000000000001101111001001000000000000
000000000000001000000000010101101111000010100000000000
000000000000000111000011001001011101000001000000000000
000001000000001111000111001111111010010010100010000000
000000101010000001000010011001011000110011110000000000
000000000000000011100000010000000000000000100100000000
000000001110000000100010000000001100000000001010000000
110000101110000011100011011001011110010111100000000000
100000000000010000000110100101011001001011100000000000

.logic_tile 18 23
000000000000000111100010000000000000000000000000000000
000000000110000000100110010000000000000000000000000000
000000000000001011100011100000000000000000000000000000
000000001010000001000111100000000000000000000000000000
000010000000001111100111010111101011110000100000000001
000000001110001011000111000101111001100000010000000000
000000000000000000000110101101011000110100000000000000
000000000000000000000011111001111010101000000000000000
000000000000000000000000010101101001010111100000000000
000000000000000000000011101011111110001011100000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000001001011000000000000000000000
000001000000000000000000001101001001000110100000000000
000000000000001011100000001001101010000001010000000000
000000001000000011000011110111010000101001010000000000

.ramb_tile 19 23
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000010111001000001100111100000000
000000000000000000000010000000000000110011000000010000
001000000000000000000000010000001000001100111100000000
100000000000000000000010000000001100110011000000000010
000000000000000000000000000000001000001100111110000000
000000000000000000000000000000001001110011000000000000
000100000000000001100110000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000001100110000111101000001100111100000000
000000000000000000000000000000000000110011000000100000
000000001000000000000000000101101000001100111100000000
000010000000000000000000000000000000110011000000000000
000000000000011000000000000000001001001100111100000000
000000000000100001000000000000001001110011000000000001
110000001110001000000000000101101000001100111100000000
100000000000100001000000000000100000110011000000000010

.logic_tile 21 23
000000000000101000000110000001101110000110100000100000
000000000001010101000011110011111000001111110000000000
000000100000000101100111001111001000110000100010000000
000001000110000000000000001101011110100000010000000000
000000000000000111000110100001101100010111100000100000
000000000000000000100000001011111011000111010000000000
000000001111010000000010001101101101010111100000000000
000000001010101001000010110001111010001011100000000000
000000000000000000000010110000011101010000110000000000
000000000000000101000011010111001111100000110001000000
000010100000000001100011100111100001001001000000000000
000000000100001001100111101001001001010110100001000000
000000000000000111000000011101100000001001000000000000
000000000000000001100011010011001010010110100001000000
000010100000000101000110001011011101010111100000000000
000000000000000000000000000101111101000111010000000000

.logic_tile 22 23
000000000000000000000000000000001000001100111100100000
000000000000000000000000000000001100110011000000010000
001000000000000001100000000111001000001100111100000000
100000000000000000000000000000000000110011000000000000
010000000000000000000000000111001000001100111100000000
100000000000000000000000000000100000110011000010000000
000000100000001000000110000111001000001100111110000000
000001000000100001000000000000100000110011000000000000
000000000000001000000000000101101000001100111100000000
000000000000000001000000000000000000110011000000000000
000000000000000000000000000000001001001100111100000000
000010000000000000000000000000001000110011000001000000
000000000000000001100110010111101000001100111100000000
000000000110000000000010000000100000110011000010000000
110000000000000000000000010101101000001100111100000100
100000001110000000000010000000100000110011000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000100000000111100011110000000000010110100000000000
000000000000000000000110111001000000101001010000000001
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001001001111000000000000
000000100011000000000010000101100000010110100000000000
000001000010000000000100000000100000010110100000000100
000000000000011111000000010000000001001111000000000000
000000000000100111000011100000001010001111000000000000
000010100000000000000010000001000000010110100000000000
000000000010000000000100000000000000010110100000000000
000010000000000000000000000000000000001111000000000000
000001000000000000000000000000001101001111000000000000
000000000000000000000000000000000000001111000000000000
000001001010000000000000000000001011001111000000000000
000000000000000000000000000101100000010110100000000000
000000000000000000000000000000000000010110100000100000

.logic_tile 2 24
000001000000000000000000010111011100101011010000000000
000000100000100000000010000101011101001011010000000000
001000000000001001100111011011101011101111000000000000
100000000000000011000110001101101100101001010000000000
000010000000001011100010000011111011101000010000000000
000000000000000001000000000111011010010010100000000000
000000000000001011100000010000001001110011110100000000
000000000000000011000011110000011000110011110010000000
000000000001000000000000011101011100101001010000000000
000000001000100000000011010101011101100001000000000000
000000000000000011100111001011111001101000010000000000
000000000000000111100010001001001111000000010000000000
000000100000011001100000000101101111100000000000000000
000000001010001101000011101101011100110000100000000000
000000000000001000000000000001100001101111010101000000
000000000000000001000010000000101110101111010000000000

.logic_tile 3 24
000000001111011001100000001011111001101000010000000000
000001000000000001000000001101101000010110000000000000
001000000000000111100111011011101010110110100000000000
100000000000001001000010000111101010110000110000000000
000000000000000111000000000101111101100000010000000000
000000001010100001100000001111001100101000000000000000
000010100000000000000110000001011000111110100100000000
000000001110000001000000000000010000111110100010000000
000010100000010000000000011111000000111111110100000100
000000000000001111000011000111100000101001010000000000
000000000000000101100011100011011101101000010000000000
000000000000001111100110010001011000010010100000000000
000000100000000000000010010111011110101000000000000000
000000000000100011000110001011011111011000000000000000
000000000000001001100011101111111000110010110000000000
000000000000000111000111101001101010010010110000000000

.logic_tile 4 24
000000000000001111100111010001111011101111000000000000
000000000100000011000111010001101011010110100000000000
001010101010000011100011111001101000010110100000000000
100001000000000000100111010111110000010101010000000100
010010100001001111100010000011100000000110000000000000
110001000000100001100100001001001100011111100010000000
000000000001011000000110100111111101110100010110000000
000010101100100111000100000111101000110000110001000010
000000100001001000000000010001011010101111000000000000
000001001000000101000010110001001010010110100000000000
000000000001011111100000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000010000000001000000000000001001111101001010110000010
000000000000000011000000000011101111101010010001100000
000001000000001000000010001101101100110000110000000000
000010000000000101000100001001111010110000000000000000

.logic_tile 5 24
000000000000000111000110101001001100000100000000000000
000001000110000000100100001001011110101000010000000000
001010100000100011100111100101100000000000000100000100
100001100001010000000011110000100000000001000011000000
110100000000000101000010100000000000000000000000000000
110100001000000000100000000000000000000000000000000000
000100000000000000000010101000001101010111000010000000
000000001111010000000100000001011101101011000000000000
000000100000000111000110111011001001001000000000000000
000001000000000000000011000111011001001110000000000000
000011000110100000000111000000001010000100000100100001
000011000000010000000100000000000000000000000000100000
000000000000010111000010010000000000000000000000000000
000001000000000000000111000000000000000000000000000000
000010100000100101100000001101000000010110100000000000
000001000111010000000000001001101111100110010000100000

.ramt_tile 6 24
000000000000000000000011100101001100000000
000000000000000000000011110000010000000000
001010000000100011100000000001101100000000
100001000000010111100011100000100000000000
010000000000101111000010010111001100000000
110000000011000111000011000000110000000000
000000000000000111100000011111001100000000
000000000000000000100011110001100000000000
000000000001000000000111000001001100000000
000000001010000001000100000101110000000000
000000000111011000000111101001001100000000
000001000000001111000000001101100000000000
000001000000000000000010001101001100000000
000010000000000000000010000011110000000000
010110100000010000000000001001101100000000
110000000100000000000000001011000000000000

.logic_tile 7 24
000000000001010000000111111001101101010000000000000000
000000000000000000000111110011101000010110000000000000
001001000000101000000110001001111110000001110000000000
100000101101001011000010010111011110000000100000000000
010000000000001101000111100011101010000010100000000000
110000000000000011100010001111010000000000000000000000
000010001011110000000010000111011000101001010111000000
000000000000011101000011101001011101010101100001000000
000000000000001111000010010101101101101001010110000100
000000100000000001000010001001011001010101100001000000
000000000000011111000000000001101101110100010100000000
000000001010001001100000001011101111110000110001000001
000000000000101001100010000011011011111000000110000000
000000000011011001000000000101111001111110000000000100
000000000000011000000110000101101100000100000010000010
000010000000100101000010000000111010000100000010000001

.logic_tile 8 24
000000000000000000000000010000000000000000000101000000
000000000000001001000010001011000000000010000000000000
001000000001100000000000000001001001001000000001000000
100000000000100000000000001111011110001101000011000000
000000000000001000000000000000011010000100000100000000
000000000000000111000010100000000000000000000001000000
000000000000011000000011100000000000000000000100000000
000000000100001011000000001101000000000010000000000100
000000100001001000000000001000000000000000000100000000
000101000000000001000011111101000000000010000010000000
000001000000000111000111000011111111000001110001000000
000000101101110000100010111111101100000000010010000000
000000000000100000000000001101001111000000100001000001
000000000001000000000010010111011111101000010000000000
000011000000010001000010001111101100010000000001000000
000010100100000001000000001011001111010110000000100000

.logic_tile 9 24
000000001100000011100000000000000001000000100110000000
000000000001000000000000000000001111000000000010000000
001000100000000011000000000111011101101000000000000000
100001000000000000100000000001001010100000010000000000
110000000000100001000111101011000000101001010000100000
000000000000000000000111100111001100111001110000000000
000000000000001011000000001111101010101001010000000000
000000101110011111100000000111000000111110100000000010
000000000001000001100000010001011000100000000000000000
000000001000000011000010001101001110110000100000000000
000010000001001000000011100101011010100000000000000000
000001000001101111000110000001101110110000010000000000
000000000000000111000000000000000000000000000100000001
000000000000001001000000001011000000000010000010000100
110010000100101001000110000011101011010111100000000000
100000100000000001100100001101101101001011100000000000

.logic_tile 10 24
000001000000001000000011100011001111101000000000000000
000000000000000001000000000101101000100100000000000000
001001000000001111000110001111111010111101010010000100
100010000000010111000011100011000000111100000000000000
110001000000100111000110100001111001111100010000100100
000000100001000000100000000000011110111100010000000001
000000001000001001100000000000000000000000100100000001
000000000000000111000000000000001111000000000011000000
000000000000100000000111101011111110111011110010000000
000000000001010000000100001111101000110011110001000000
000001000010100011000010001011101010100000010000000000
000000000001011001000100000101001101101000000000000000
000000001000000000000000010000000000000000000110000010
000000000000100111000010001101000000000010000000000001
110000000000001111000111001001111100100000000000000000
100000000100000101000000000101101001111000000000000000

.logic_tile 11 24
000000000000001011100111100011000000000000000100000001
000000000000000111100011100000100000000001000000000000
001010100100000011100111000001011011010111100000000000
100000001111010111000000000101011001001011100001000000
110000000000101000000011111101011001010111100000000000
000000000001011111000011101101111000000111010000000000
000000100001000111000111010011111110111001010010000000
000001000000100000000111000000111000111001010001100000
000000000000000000000110011001111010010111100000000000
000000000000000000000011011101111001001011100000000000
000000000101000000000010010101101010000110000000000000
000000000001011111000110001111111001000001000001000000
000000000000000000000000000111111101101000010000000000
000000000110000000000011001011011010001000000000000000
110010100000001000000011101101111101000110100000000100
100000001010001011000000000001101001001111110000000000

.logic_tile 12 24
000001000110010000000000010101100001000000001000000000
000000000000000000000011100000101111000000000000000000
000000000000001011100000010101001000001100111010000000
000000000100000111000011100000101100110011000000000000
000001000000100000000111000101001001001100111010000000
000010101100010111000100000000001010110011000000000000
000000100000000011100000010111001001001100111000000000
000001000010100001100011010000001010110011000000000010
000000000000000001000000000001101000001100111000000000
000000001110000000100000000000001001110011000010000000
000011100001010000000011100111001001001100111000000000
000000001110100000000100000000101101110011000000000001
000000000000001001000011110111001001001100111000000000
000000000000000111000111000000101001110011000000000010
000011000001000000000010000001101000001100111000000100
000010000000100000000100000000001110110011000000000000

.logic_tile 13 24
000010001010000000000000000011011010000001010000000000
000001000001000001000011100000010000000001010001000000
001100000001010011100000000000000001100000010100000000
100000001010001111000011100011001011010000100000000000
010000000000000000000000001011111001000110100000000000
010000000000000000000000000111101010001111110000100000
000010101001010111000000001111111011000110100000000000
000010100000000001000011111111001100001111110000000001
001000000000000001100000001111101111000010000000000000
000000000000000000000000001001101101000000000000000000
000000000000110111000111001001011000000010000000000000
000010000000010000100110001011001111000000000000000000
000000000000001000000000001101100000000000000000000000
000000000000000001000010101111000000010110100000000000
110010000001010001000110010111100001100000010100000001
100001100000000000000010000000101010100000010000000000

.logic_tile 14 24
000010100010000111000110010101111101110111110000000000
000000000000001101100011001111111110010010100000000000
001000000011000111100011100011101110111111100110000110
100000000000100111000100001011001001101111010001000010
010101000000001000000011000011001110110110100110000001
010110001000000001000111100001011110111111110000000001
000010101101010000000010100011001010110011110000000000
000000000000101101000111010001011010010010100000000000
000000000100001101000010100111111111111101010000000000
000010100000000111100111101011101101100000010000000000
000010001100001101100010001111101111111111100110000001
000000000000000001000111100011101010011111100000100000
000000001000001111100011111111011000111001010000000000
000001000000001101100110100001011101011001000000000000
000000000001001011100010111101100000000000000000000000
000010100000001101100110000001101011100000010001000000

.logic_tile 15 24
000000100000000111000110101001001111100000010000000000
000001000100001001000110001011111110111101010000000000
001001001101000111100010101101101001101001000000000000
100000100000001011100000000101111000000110000000000000
110000001100001000000010100101001101101000010000000000
010000000000000001010100000001001101101110010000000000
000001001100000000000110011001101000101001000000000000
000010100000001011000011100111011110001001000000100000
000000100000001011100000000000000000000000000100000000
000001001000000111000010011111000000000010001000100000
000001000000000001000000011011101010111000000000000000
000000100000000000000010111101111000111010100000000000
001000100000010000000011110001111100000001010010000000
000001000000000001000011010000100000000001010000000000
110000000100001111100000000011000000000000000110000000
100000000000000001000000000000000000000001001000000000

.logic_tile 16 24
000000001000000111000000000111101011000100000000000000
000000000000000000000010101101011010001100000000000000
001000000001001000000011000101011101000111010010000000
100000000000000111000110110101001001010111100000000000
110000100000011111100111101001011111010000100000000000
010001000000100001100010110001001011000000010000100000
000000000000000111100110000000000000000000100100000000
000001000000000000100000000000001110000000001000000000
000000000000011000000000000000000001000000100100000000
000000001010000011000011000000001110000000001000000001
000000000000000011100000001001011001101001000000000000
000010000000000001100010010011111001001001000000100000
000000000000000000000000010001000000000000000110000000
000000000000011001000011000000000000000001001000000000
110000000000010001000000011011011100010111100000000000
100000000110000001100010001111011111000111010000000000

.logic_tile 17 24
000010100000011000000110001011111000000001000000000100
000000001100000111000110001101001010001001000000000000
001001100000001011100010000111111010000001000000000000
100010100000000001100100001101001100000110000000000000
110000000000100111100110110101111110010111100000000000
110000000000010000000010001011001001001011100000000000
000000000000101011100011000001111011000000000000100000
000000000000000101100100000111001111001001010000000000
000000000001000101100010000111001100010111100000000000
000100000110110000000111101101111000001011100000000000
000000000000100001100111000011011111010111100000000000
000000000111000000000110001011111101001011100000000000
000010000000001000000111001001011001010100000000000000
000001001000000101000111101011111010000100000001000000
110000000000000111000110000101100000000000000100000000
100000000000000001000011100000100000000001001000000100

.logic_tile 18 24
000010100001010111000111001001001011101001000000000000
000001000000000111100100000001111011001001000000000000
000000000000001111000110000001101010101100000000000000
000000000000001011100000000101011101001100000000000000
000000100000011000000111000001101001110100000000000000
000001000100000111000110010011011111010100000001000000
000000000000001000000010100000000000000000000000000000
000000000000000111000011110000000000000000000000000000
000000100000000000000010010001011001100001010000000000
000001000000001111000011101111111000000001010000100000
000000000000100000000000000011011110110000100000000000
000000000001010000000000000001111001100000010000000001
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000001000010001001011111010111100000000000
000000001000000000000000000101001011001011100000000000

.ramt_tile 19 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001100000000000000000000000000000
000000000100100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000001100000000111001000001100111100000001
000000000000000000000000000000000000110011000000010000
001001000000001000000000000000001000001100111100000000
100000000000000001000000000000001000110011000000000000
000000000000100000000110010101001000001100111100000000
000000000001010000000010000000100000110011000001000000
000100000000000000000000000101001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111100000001
000000000000000000000000000000001000110011000000000000
000000100000000001100000000000001001001100111100000000
000000000000000000000000000000001100110011000000000010
000000000000101000000000000111101000001100111100000000
000000000001000001000000000000100000110011000000000000
110000000100000000000110010111101000001100111100000000
100000000110000000000010000000100000110011000000000010

.logic_tile 21 24
000000000000001000000110101011101101101001000000000000
000000000000000011000000001111001000001001000000100000
000000000000001000000110010111111000010111100000000000
000000000100000011000011111001111101001011100000000010
000000000000001001100000000000011110001001010000000000
000000000000001111100000001011011010000110100001000000
000010000000001001100000011001011111110000100000000000
000000000000001001000010101011011100010000100010000000
000000000000000101100010110001101010001001010000000000
000000000000000000000011010000101110001001010001000000
000000000000000011100010100011111111010111100000000000
000000000100000000000010100111111111000111010000000000
000000000000001011100000001000011011001001010000000000
000000000000000111100000000101011001000110100000000000
000001000001000001000010001111111111010111100000000000
000010000010100000100010000101101111000111010000000000

.logic_tile 22 24
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000000000110011000000010000
001000000000000001100000000000001000001100111100000000
100000000000000000000000000000001100110011000000000000
010000000000001000000000000000001000001100111100000000
100000000000000001000000000000001101110011000000100000
000000000000001000000000000111001000001100111100000000
000000000000000001000000000000100000110011000000000000
000000000000000001100000010101101000001100111100000000
000000000000000000000010000000000000110011000000100000
000000000001100000000110000000001001001100111100000000
000010000001110000000000000000001000110011000000000000
000000000000000000000110000111101000001100111100000000
000000000000000000000000000000100000110011000000000100
110000100000000000000000010000001001001100111100000000
100001000000000000000010000000001101110011000000100000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000001100000111000000000011000001000000001000000000
000000000000001011000000000000001011000000000000001000
000000000000000111100000000001101000001100111000000000
000000000000000000100010100000101000110011000000100000
000000000001000101000010100001101000001100111000100000
000000000000000000000000000000001010110011000000000000
000000000000000101000010100101101001001100111010000000
000000000000000101000011110000001011110011000000000000
000000000000000011100000010101101000001100111000000000
000000000010000000100010100000001111110011000000000100
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000101110110011000010000000
000000000000001000000011110111101000001100111000000000
000010000100101011000011010000101000110011000010000000
000000000000000000000000010101001000001100111000000100
000000000000000000000010100000101111110011000000000000

.logic_tile 2 25
000000101110010001100111100011111000100011110000000000
000001000100001001000000000111101100101001010000000000
001000000000000111000000001111001100110000110000000000
100000000000000000000000000001011110110000000000000000
000000100000000000000000000000000001001111000000000000
000001000010100001000000000000001010001111000000000000
000000000000001111100111000000000000000000000000000000
000000000110000001000000000000000000000000000000000000
000000000000001000000000001101001110100000000000000000
000000000000011101000010001101011000110000010000000000
000010000000000000000011000000000001110110110100000000
000000000110000000000000000001001010111001110010000000
000000000000001011000000000001000000010110100000000000
000000000010000001000010110000100000010110100000000000
000000000001010000000010000000011110000011110000000000
000000000000100000000000000000010000000011110000000000

.logic_tile 3 25
000000000000001000000111011001011111101111000000000000
000000000010000001000010000001111001101001010000000000
001010100000000000000000010001000001101111010100000000
100000000000001011000011110000101110101111010000000001
000000000001000111100000010101101111100000010000000000
000000000000000000000011001111001100010100000000000000
000010100000001111100000001101101110111000000000000000
000000000110000111100010000101011111100000000000000000
000000100000000111000000011011011010100000110000000000
000000000000000001100011101001011000110000010000000000
000000000000001001000111000101001101101111000000000000
000000001010000111100000001001001100010110100000000000
000010100000001111100111010101011010100000010000000000
000000000000001101000111001011101111010000010000000000
000000000000001000000000011111001111111000000000000000
000000000100000001000011010101011101100000000000000000

.logic_tile 4 25
000000000001001000000000000011011100100000110000000000
000000000000001011000000000111011010110000010000000000
001010100000000000000110111001001111101011010000000000
100000000000000111000010000011001101000111100000000000
000000000001001001100110101011001101101000010000000000
000000000000101011000000000111101111101001000000000000
000000001000000000000000000111111111110010110000000000
000000000110000111000000000101101100010010110000000000
000000100000000101100110000011111010101011010000000000
000000001000000001100000000001001100001011010000000000
000000000000000111000111100000000001110110110100000000
000000000001010000000000001111001001111001110010000000
000000100000010011000000010111101101101000010000000000
000000000010100000000010000011001000101001000000000000
000000000000011101100010000001101010111110100101000000
000000000000100001100000000000110000111110100010000000

.logic_tile 5 25
000000000000000001100111100101101110101001110110100100
000000000000000000100111110111111001101000010011000000
001100000000100000000110010111001010111000000110100101
100100100001010111000111101101001111111110000000000000
110000000000000011100000011111111001001101000000000000
110000001000001101100010001001011110000100000000000000
000000000000000001000111000001111010010111000010000000
000000001010000000000111100000011011010111000000000000
000000000001010000000011101111001010101101010110000000
000000000000000000000011111111101110010100100001000001
000000100000001000000000000011101101010000000000000000
000011100000000011000010101011111110101001000000100000
000000000001010001000111011001001001010000000000000000
000000000000000000010111010111011100101001000000000000
000010000000111011100011110101101111101001110100000000
000000001011110011100010001111001111101000010001000100

.ramb_tile 6 25
000000001100100000000010000001111010100000
000000010000000000000011110000010000000000
001010000000000111100000000011111000000001
100000001110000111100011100000010000000000
110000000010000000000000000101111010000010
010000000000001001000000000000010000000000
000000100000000001000000001001011000000000
000001000100001111000011101111110000010000
000000000000101001000000001111011010100000
000010100001011011100011110001110000000000
000010100000011000000000010111011000000100
000000000000001011000011010011010000000000
000000000000000111100000010001011010000000
000001000000100000100011110011110000000000
010000000000000000000000000011111000000001
110000001010000000000011010101110000000000

.logic_tile 7 25
000000000000100000010110010001001110001001000010000000
000000000001000000000011011001101111001010000000000000
001000001111011000000011111101111101010000000000000000
100000000001111111000011011001111011010110000000000000
000000000000001000000000000000011010000100000100000000
000000100000001011000000000000000000000000000000100000
000010101100010000000010110001100000000000000100000000
000001000000100001000011010000000000000001000001000000
000001000000001000000000010101111111001000000000000000
000000001000001001000010000011111011001110000000000000
000000001110000000000000010001111011000000010010000000
000000000000000000000010101111111110000010110000000000
000000101110001000000110110000000001000000100100000000
000000000000001011000110010000001111000000000000000100
000000000001010000000110100111001100010000000000000000
000010100010000101000110100101111110010110000010000000

.logic_tile 8 25
000010100110001000000111101101011110010000100000000000
000000000000001011000000001101011011010100000000100010
001011000000010111000011100011000000000000000100100000
100011000011110000000010110000100000000001000000000000
000001000000100011100010001101001100010000100000000000
000000100001000001100000001101001010010100000010000100
000010101110010001000010000101111101000001110010000000
000000000000001101100111101001101001000000100001000000
000000000000000001100000010101101011000001010010000000
000000000000000000000011100111001011000010010001000000
000001000000001000000011101001011011101001000000000000
000000100000001111000000001101001101010000000000000000
000000000000000111000000001000000000000000000100000000
000000000000010000100000000111000000000010000000000000
000001000000000111000000011101111000001000000001000000
000000100000000000000010000001111010001110000000100010

.logic_tile 9 25
000000001010000001100110000111001001111110110000000000
000010000000000000000011001001111110111101010001000100
001010000000000101000110001101011101110000010000000000
100000000110000011000000000011001110100000000000000000
110000000000000011000000001111001101111111010000000000
000000000101000000100000001011101000111111000000100100
000010101001011001000010101011111010100000000000000000
000000000000001101100000000011001101111000000000000000
000000000000000001000011110001100000000000000110000000
000000000000001001000111100000100000000001000010000000
000000000001110011100000001101101110111111110000000100
000000000001010001100010010001101111110110100001000000
000000000000000001000110100101101110111111110000000000
000000000001010000100110001111011101110110100001000000
110011001010001001000010000111101100111000110000000000
100000000110000011100100000000101000111000110000100000

.logic_tile 10 25
000000000000000000000000011101000000101001010000000000
000000100000000000000010011111101010100000010001000000
001000000000010000000110000000000000000000000100000000
100000000010000000000000000011000000000010000011000000
110100001100001001000111000000000000000000000100000001
000100100001000011000110001111000000000010000000000110
000010100000001000000000011000001110111001010000000000
000001001010001111000011001111001110110110100000100001
000010000000100011100011110101111101111111110010000100
000001000001010001100010111011011110110110100001000000
000000000001000011100110100001011111111110110010000000
000000000000000000000110001111101001110110110000100100
000000000000001001000110001101001101111111110000000000
000000000001011011000011101011011110111001010001000100
110010000010100111000111011101001101100000010000000000
100001000001000000100010101101101100010000010000000000

.logic_tile 11 25
000000000000001001000111111011101011001111000001000000
000000000000001011000111000101101110000111000000000000
001010100110001000000011110000011000000100000100000100
100000000000100001000011100000010000000000001010000000
110000000000100111000000000111101000110000010000000000
010000000001001111000010010001011110100000000000000000
000100101011000101100010000111101000010111100001000000
000001000100000000100000001011111100001011100000000000
000000001010000011100010010001011100010111100000000000
000000000000000000100011101001011010000111010000000000
000000101100000000000011100001001111100000000000000100
000001000000000000000000001101001001110100000000000000
000000000000000001000010010111101000101000010000000000
000000000000000000000010001111011000000100000000000000
110000000001001111100011100001111011111111110000000000
100000000110100111100011101111011111110110100000000101

.logic_tile 12 25
000000100000000001000000010101101001001100111000000000
000010100000000000000011010000101010110011000000010001
000000000000000000000000000111001000001100111000000010
000000000000000000000000000000101011110011000000000000
000000000000100001000010010111001000001100111000000000
000000000000000000010011000000101001110011000000000001
000010100000001111000000010011001000001100111000000000
000000000100001101000011100000001000110011000001000000
000010000000001000000011000111101001001100111000000000
000010100000001011000000000000001111110011000000000001
000001000000010011100000000101001000001100111000000000
000010000000000000100000000000101101110011000001000000
000000000000000000000111000101101001001100111000000000
000000000001010000000010010000001110110011000010000000
000000000000000111000011100101001001001100111000000001
000010101010001111000100000000001100110011000000000000

.logic_tile 13 25
000001001011010000000011110001011001101000000000000000
000000100000100001000111011011111100000100000000000001
001000000000100000000010100111011101010110110000000000
100000001001010000000100001101111110111001110000000000
000000000100101001100011110101101101101110100000000000
000000000111001011100010010001011110011110100000000000
000000001100000001100011101111001011001011110000000000
000001000000001001100011110111101111010111110000000000
000000000000000000000111000111001000111000100110000010
000000000001010001000110100111011011111001010000000000
000010000000001001000000011101101100010111100000000001
000000001000000001000010110011101010001011100000000000
000001000001000001000010000101101010000110100000100000
000000000001001111000100000011101001001111110000000000
110001000110000111100000011111011011010011110000000000
100000000000001001100010111111101110110011110000000000

.logic_tile 14 25
000000001010001001000000011001101010111111000000000000
000000001010101111000011010111111000010110000000000000
001000000000000111100111000011011011101110100000000000
100000000000100000000100001111001101101101010000000000
010001000000011000000000011000001110000001010000000000
010010000000011111000010101011000000000010100000000100
000000000000000001000010000011011010111111000000000000
000000000000000000000100000011001000101011000000000000
000001000000001011100000001101011100110110100000000000
000010000001010011000000000011001111110100010000000000
000001001100001111000010010111011111111111000000000000
000000000000000111000010000101001000101001000000000000
000010000101011001100110010000001111110000000100000000
000000000001000111000011110000001101110000000000100000
110000000001000111000110000101111110101000000100000000
100010000000100000000000000000110000101000000000100000

.logic_tile 15 25
000000000000000001100010010011001000100001010000000000
000000000001000000000111111101111110110101010000000000
001000000000000101100011101011001010110000010000000000
100000000000000000000100001101001011110110010000000000
010000100000001001000011111011001001111001010000000000
010011100010000001000010001101111100010001010000000000
000000000001000000000111110101001101111001010000000000
000010000000100111000111001011101110100010100000000000
000010000000000000000111010101001110101000010000000000
000000000000001001000110011011001100101110010000000000
000000000000101000000000011111111101110011110000000010
000000000101001011000011110101011111100011010000000000
000000100000000111100010101001011000101111110100100101
000001000000011101000110101111001111001111110001000000
000000001111000001000011111000000000010000100010000000
000000000010101111000010111001001111100000010000000000

.logic_tile 16 25
000000000000000001000000010000011100000100000100100000
000000000100000000000011010000000000000000001000000000
001000001101000011100111001000000000000000000110000000
100000000000000000100100001011000000000010001000000000
010001000000000000000011101001111001000110100000000000
010010000100100000000100000111011100001111110000000000
000001000000000011100000000000000000000000100101000000
000000000000000000100000000000001100000000001001000000
000010001011001111000011100011000000000000000100000000
000001000000100001100000000000100000000001001010000000
000000001111011111000111000101000000000000000110000000
000000000001100001100000000000100000000001001000000000
000000000000000000000000001001011000000110100000000000
000000000000000000000000000101011100001111110000000000
110000000000000011000000000000000000000000000000000000
100000000010000000100000000000000000000000000000000000

.logic_tile 17 25
000000000000001111000111010101001011000010100010000000
000000000110000111000011100101011000000001000000000000
000000000000000101100110011001001110000000000000000000
000000001000001111000011101001111001000110100000100000
000000001011011111000111000001011111101001010000000000
000000001101000011100010110001011011101001000000100000
000010100000000101000010100111101100000010000000000000
000000000000000000100100000101011100000011000000000001
000011000000000001000011110011111001000110000000000000
000110000000000000100110100111101010000001000000000000
000000000011010000000010001001101010110000100000000000
000000000000000000000010100111111000100000010000100000
000000000000000111100111100011001010101000000000000000
000000000000000000000111110000100000101000000000000000
000000000000001111000111010011111111010111100000000000
000000000110100001000010001111111101000111010000000000

.logic_tile 18 25
000000000000001111000011101111111001100100010100100000
000000000000001111000000001111001110010100100000000001
001000000000000001000000011111101101110100010100100000
100000000010000000100010000111001101100000010000000001
000010000110001001000111101001001010101001000000000000
000001000000000001100110000011111110000110000000000000
000000000000000000000010100101011000010111100000000000
000000000010001111000110110111111111001011100000000010
000000100000001000000000001101101011000010000000000000
000001000000001011000000001101101001000000000000000000
000010100100000000000011100001000000100000010010000100
000000000000000001000000000000001110100000010000100100
000010000000000001000000001111111011110110000100000000
000000000000000001000010001001001110110000000000000110
110000000000000001100011100111101011101000000100000100
100000000000000111000100000001001110101110000000100001

.ramb_tile 19 25
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000

.logic_tile 20 25
000000000000000001100110000000001000001100111100000000
000000000000000000000000000000001100110011000000010010
001000000000001001100000000000001000001100111100000000
100000000000000001000000000000001000110011000000000010
000001000000000000000000010101001000001100111100000000
000000100000000000000010000000100000110011000000000000
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000101000000000000000001001001100111100000000
000000000001010001000000000000001000110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001000110011000000000010
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001101110011000000000100
110000100000000000000000000101101000001100111100000000
100001000100000000000000000000100000110011000000100000

.logic_tile 21 25
000000000000001000000110011011011000010111100000000000
000000000000000011000010101001001110000111010000000000
000000000110001111100111010001111000100000110000000000
000000000000000001100011101111101010000000110000000100
000000000000000001000000000111101000011100000000000000
000000000000000111000000000000011000011100000000000000
000000000001011001000111001011111001010111100000000000
000000000000000101000100000101011000000111010000000000
000000000000001001100010010001101100010111100000000000
000000000000000001100010000101011001001011100000000000
000000000000100000000000010101101100100001010000000000
000000000000000101000010000101011101000010100010000000
000000000000000101100000000001101100010000110000000000
000000000000000000000010100000111100010000110000000000
000010000010000000000000000011111011100000000010000000
000000000000000001000000000101111110010110100000000000

.logic_tile 22 25
000000000000000001100110000111001000001100111100000000
000000000000000000000000000000000000110011000000010010
001000000000001000000000000000001000001100111100000000
100000000000000001000000000000001000110011000000000000
010000000000000000000000010101001000001100111100000000
100000000000000000000010000000100000110011000001000000
000000000000000000000110000000001000001100111100000000
000000000100000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000110000000000000000000001000110011000000100000
000000000000000000000000010111101000001100111100000000
000000000000000000000010000000000000110011000000000010
000000000000001000000000000000001001001100111100000000
000000000000000001000000000000001101110011000000000000
110000000000000001100000000101101000001100111100000000
100000000000000000000000000000100000110011000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000001000000000111100000000001001001001100111000000000
000000000110000001100011110000001011110011000001010000
000000000000000011100000000111001000001100111010000000
000000000000000000000000000000101010110011000000000000
000000000000000000000111000011101000001100111000000000
000000001000000001000000000000001001110011000000000000
000000000000001000000110000011001001001100111000000001
000000000000001011000100000000001010110011000000000000
000000110000001001000011000001101001001100111000000000
000000010000001111000000000000001111110011000000000100
000000010000000101100000000111101000001100111010000000
000000010000000000000000000000001101110011000000000000
000000010000000000000111110111001000001100111000000001
000000010000000000000011100000101011110011000000000000
000000010000000111100011100001001000001100111000000000
000000010000000000000100000000001100110011000010000000

.logic_tile 2 26
000000000000000000000111100000000001001111000000000000
000000000000000000000000000000001101001111000000000000
000001000000000111000000000101000000010110100000000000
000000100000000000100000000000100000010110100000000000
000000000000000101100011000000000000001111000000000000
000000000010100000100000000000001010001111000000000000
000000000000100011000110110000000000010110100000000000
000000000001000000000111011001000000101001010000000000
000000010001100000000000001000000000010110100000000000
000000010111010000000000001101000000101001010000000000
000000010000000000000000000101100000010110100000000000
000000010000000000000011100000000000010110100000000000
000000010100000000000000000101100000010110100000000000
000000010010000000000000000000100000010110100000000000
000000110000000000000000000000000001001111000000000000
000001010000000000000000000000001000001111000000000000

.logic_tile 3 26
000000000001010111100011110101111010101000010000000000
000001001000100000000111101011101111001000000001000000
001000000001011001000111100111001101110000010000000000
100000000110001011100100000111101011010000000000000000
010010100000000000000110011000001000001100110000000000
010001000000001001000010001101011011110011000000000000
000000000000001101000110001000011000110010100100000000
000000000000000011000011100001001011110001010000000000
000000010001011000000000011001001011100000110000000000
000000011000101101000011001111001010110000100000000000
000000011000000101000000001000011000101011110000000000
000000010000000000000000000011000000010111110010000000
000010010000000000000010000101111001101000000000000000
000000010000001111000000001111111110100000010000000000
000001011010010101100011100101111001010111000100000000
000010010001000000100010010000101111010111000000000000

.logic_tile 4 26
000000000001011101100000010011101110111110000000000000
000000001110001001000011010111001000011110000000000000
001000000000001011100110000001011001000110110100000000
100000000000001101100010110000111000000110110000000100
000010000000000000000000011011101110110110100000000000
000001001000100101000010000001101110111100000000000000
000010101000000001100000000000011110111111000100000000
000000000000000000000000000000001010111111000011000000
000100010000001000000000000001011000101011110101000000
000100010000000001000000000000010000101011110001000000
000000010000000001000111001001001100111100000000000000
000000010000000111000100000011001111110000000000000000
000000010000001111000000000000011111111111000110000000
000001010000101011000010000000011010111111000000000000
000000010001000111100000010001111100101000010000000000
000000010000100000100010011101001111010010100000000000

.logic_tile 5 26
000100001010001111000010000001001100001101000000000000
000100000000000111000111110001011100000100000000000000
001010000110100001100111011011111000011111110000000000
100000000000011101000011101011101001001111100000000000
010000000001000001100111010000011111100001010000000000
110000001000100000000011110101001001010010100000000000
000000001000000111000011111101101111111000100100100100
000000000000000001100010010101111000111100000000000100
000001010000001011100110101001111011101001010100000110
000010010000000011100010001111101011101010010001100000
000000110001010101000111010011001001010000100000000000
000001010000000000100110000001011011010100000000000000
000000010000000001000110101011011100001001000000000000
000000011000000000000100000101001110000101000000000000
000000010000000000000010001101101100111000100110000000
000000010000001011000000000101111011111100000001100000

.ramt_tile 6 26
000000001110001000000111000111001000000001
000000000000100111000100000000110000000000
001000000001001000000000000111001100000000
100000000000101111000000000000100000000000
010000001000000000000010000011101000000000
110000000000000000000110010000110000000000
000000000000010000000010001011101100000000
000000100110100000000100000011100000000000
000001011110000000000000000111101000000000
000010110000001001000000000111010000000000
000000010000010011100010001001001100000000
000000010110100000100110011111000000000000
000001010000100111000010011111001000000000
000010110000011001000011001101010000000000
110000010000001111100000000001101100000000
110000010000001011100010011101000000000001

.logic_tile 7 26
000000000000100000000111010101100000010110100010000000
000000000111001001000011110000000000010110100000000000
001001001110001101100000011001011000111000000101000000
100000100001010111000011001101001100111110000001100000
010000000001010001000010101011101001001001000000000000
010000000000000101000110111001011111001010000000000000
000011100000000111100000000101001110100110110000000000
000010000110000001000010110101011101101001110001000000
000000010000000001000010011011001010101101010100100000
000000010000000000000110000101011000010100100001000101
000010111001010101100000001111111110000000010000000000
000001010001010001000000000001011111000010110001000000
000100010000000000000011001011001100101001110101100010
000100010000000000000010100011101011010100100001000000
000000010001010011000010011001001100101101010100100000
000010110111010000000010111111011100010100100011000010

.logic_tile 8 26
000000000000001111010111010001111100101011110000000000
000000000001011111000110110011001000111011110001000000
001000000000000101000000000001101100100000010000000000
100000000000000000000011110001111001010000010000000001
000000000000001000000000011001001010101000000000000000
000000000000000011000010001001001101100100000000000000
000000001000000001100011101111111010010000000010000000
000000001010000000000110001111001111010110000001000000
000000010000000000000000010000000001000000100100000000
000000010000010111000011010000001011000000000000000000
000010010000000001000111001000000000000000000100000000
000000010000000000000100001011000000000010000000000000
000101010000100000000000001000000000000000000100000000
000110110001010000000010001111000000000010000000000000
000000110000000001000010110001000001101001010000000000
000001010000000000100011011101101011110110110000000010

.logic_tile 9 26
000010101110000000000011000000000001000000100100000000
000000000010000000000000000000001100000000000011000001
001000000000100000000110100000011110000100000100000001
100000001001010000000000000000000000000000000011000000
110000001100100000000000000000011000000100000100000000
000000000001000000000000000000010000000000000000100001
000000001100001101100111101011101110100001010000000000
000000000001011011100000000101101001010000000000000000
000001010000000000000110000111111101111100010000000000
000010010000000000000010000000111010111100010000100000
000010010000101000000110010101101100111000110000000000
000000010101010001000011000000011101111000110000100000
000000010100000011100000000111000000010110100000000000
000010010000000000100010000000100000010110100000000000
110001010001000001100000011111011011100000000000000000
100000010001011001000010110111011010110000100000000000

.logic_tile 10 26
000001000000100101000000000101000001000000001000000000
000010100001000000000000000000101111000000000000000000
000001000000100000000000010001101000001100111000000100
000000000001010000000010100000101010110011000000000000
000010000000000001000000000000001000001100111000000000
000000001010000001000011100000001010110011000000000010
000000000000010000000000000000001001001100111000000000
000000000010000000000010000000001011110011000000000010
000000010110000000000000000111101000001100111010000000
000000110000000000000000000000100000110011000000000000
000000010000000011000000000000001001001100111000000100
000001010100000000000000000000001110110011000000000000
000000010000000000000000000001001000001100111000000000
000000110000000000000000000000000000110011000000000000
000010010000001000000111110000001001001100111000000000
000000010000000101000010100000001100110011000000000010

.logic_tile 11 26
000000000000101001100000010111000001101001010000000000
000000000000010001000011110101101111111001110001000000
001000001010010000000110001011111111010111100000000000
100000100010001101000000001011111100001011100000000000
110000000000000011000000010101111111101000010000000000
000000000000000011000011101001111010000000010000000000
000001000001110001000000001001011011101000010000000000
000000100001010001000010000101101111000100000000000000
000000010000000000000000010000000001000000100100000000
000000010000000000000011010000001000000000000010000010
000010011000000111100011101000000000011111100000000100
000001111100000000000010011001001000101111010001000010
000000010001010000000110010000000000000000000100000000
000000010000000000000010000001000000000010000010000010
110010110000000000000111000011001110000011110000000000
100001011000000000000111100101111011000011100000000000

.logic_tile 12 26
000000001110100111100000000011001001001100111000000000
000000000000010000100000000000001010110011000001010000
000010100000000000000011110111001000001100111000000000
000000000000000011000011110000101000110011000001000000
000001001010001000000111100111001000001100111000000000
000000100001010011000011100000001101110011000000000001
000010001011010001000010000101101001001100111000000000
000000001010100001100000000000101111110011000000000001
000000010010000001000000010101001000001100111000000100
000000010000100000100011110000001011110011000000000000
000010110000010000000000000011101000001100111000000100
000001110000100111000000000000001011110011000000000000
000100010000000000000011100101101001001100111000000000
000100110000001111000100000000001001110011000010000000
000000010001010000000000000001101001001100111000000000
000000011100000000000011010000001001110011000000000000

.logic_tile 13 26
000010001000001001100111000101101000110111110000000000
000001000000000111000111000001111001100001010000000000
001000000000010011100000010001100000100000010100000100
100000000000100011100011010000001000100000010001000000
110001000110000000000111101111111010110110100000000000
010000000000000000000011000011011001110101010000000000
000001000000001111000111100101000000100000010100000101
000000101010000111000011100000101101100000010000000000
000000010110100000000110001101111010110111110000000000
000001010000010000000011001111101001100001010000000001
000000111110011000000000001001011011110011110000000000
000001010010001011000000000001111011100011010000000000
000011011000000000000000001101011011101110100000000000
000011010000000000000000000101111001101101010000000000
110000010001001000000111100101011000111111000000000000
100000010000000111000000001011101000101001000000000000

.logic_tile 14 26
000001100101011001000010111001001000110111110100000100
000010000001100111100111111111011000101011110001000000
001100000000000011000111101000001101101100000000000000
100000000000001111000110111101011100011100000000000000
010000000001100111000011101111001101110011110000000000
110000000001110000110000001101111010100001010000000000
000001000000001111100010110011001010011110100000000000
000010100000001001000010000011001110111101010000000000
000001110000010001000010011001011111110111110110100110
000001010000001001100110101011001000101011110001000101
000000010000000011100111000001111111110111110100100110
000000010000001001000110110001101010010111110011100000
000011010000000111100000000001111001110110100000000000
000010010000000001000010001001101100110110010000000000
000000010000000101000010101111011101101110100000000000
000000011000001101100100000001001101011110100000000000

.logic_tile 15 26
000010000001011111000011101101101011100000010000000000
000000001110100111000000000111111011111101010000000000
001000000000000001100000000000000000001001000010000000
100010000000001111000011000011001101000110000000000000
110001000000001000000111111001001111011011110000000000
010000100000010001000111101011001111010111110000000000
000001000100000011100010000001111001110110100000000000
000010000000001101100111101001011100111001100000000000
000010110001010101100010101001111111111101010000000000
000000010000111101000010010111011010100000010000000000
000001110000001101100111001111101011111001100000000000
000010010000000001100110011011011011110000100000000000
000000010011000000000000001101011100111001110000000100
000000010010101011000000000111011000101000000000000000
000000010000101001000111011011011101110110100100100010
000000010001000011000011000101001110111111110011000010

.logic_tile 16 26
000001000000100001100000010101111000101000010000000000
000000100001000001000011001011001000101010110001000000
001010000000000111000011100000001010101000000100000001
100000000000000111000110110001010000010100000000000000
110010100001001101000010110000001010110000000100000000
110000001101100011000110000000011010110000000000000010
000000000001001001100000000001001010010111100000100000
000001000000100001000000001011101010000111010000000000
000001011000000011100010111001111001100000010000000000
000010111100000000100011100111011101111110100000000000
000000010000000000000010101111111111101100010000000000
000010010000100000000110111011101000011100010000000000
000010011010010011100111000111111001110001010010000000
000000010000100000000100000111101010110010010000000000
110000010100001111000111001001111000001111110000000000
100000010000000111100011110111101100001001010000100000

.logic_tile 17 26
000000000000000000000111100111101110000010000000000000
000000000000000000000100001111011010000000000000000000
001001000001101000000111101000001100101000000000000010
100010100000000001000000000101000000010100000000000000
010011000000000001100111000101000001100000010000000000
110001000000000000100110110000101010100000010000000000
000000000000001111100000001101111100010111100000000000
000000000100001001000000001001011111001011100000000010
000000010001001000000000010000011110000100000110000000
000100010000000001000011010000010000000000001010000000
000001010000001000000000010000001100110000000000000000
000010110000101011000010000000011001110000000000000000
000000010000000000000110111000000000000000000100100000
000000010000000000000010100011000000000010001000000000
110000110000101000000000000001101111010111100000000000
100000010000010101000011101001011001001011100000000000

.logic_tile 18 26
000000000000000101000000000001101110110100010100000000
000000101011000000100010110111001101100000010000100100
001000000000000101000000000101111011000010000000000000
100000000000000000000000000111011011000000000000000001
000000000000000101000010101001111110101000000100000000
000000000101010000100111110101001110101110000000000000
000000000000000101000010101011101111100001010100000000
000000000000001101100110111101101000100010010000000000
000000010000000111000000010011111001101000100100000000
000000010000000000000011100111001011101000010000100000
000000010000000111000000000101001001000010000000000001
000000010000000000100010010001111010000000000000000000
000010110000000011100000000001101100101000000100000000
000001010000000111100000000101001110101110000000000000
110000010000001000000000000101001111100001010100000000
100000010000001011000000001101101000010001100000100000

.ramt_tile 19 26
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000011010000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010001010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010110000000000000000000000000000000
000010010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 26
000000000000001000000110000000001000001100111100000000
000000000000000001000000000000001000110011000000010000
001010100000001001100000000101001000001100111100000000
100000000000000001000000000000000000110011000000000000
000000000000000001100000010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000010000000000000000000000001001001100111100000000
000000010000000000000000000000001000110011000000000010
000000010000000000000110010000001001001100111100000000
000000010000000000000010000000001000110011000000000010
000000010000000000000000000000001001001100111100000000
000000010000000000000000000000001101110011000000000000
110000010000000000000000000000001001001100110100000000
100000010000000000000000000000001101110011000000000000

.logic_tile 21 26
000000000000001001100000000111111001000110100000000000
000000000000000011000011011001111001001111110000000010
000000000000000000000111011111011100010111100000000000
000000000000000000000010101001011010000111010000000000
000000000000001101100111100011001011000110100000000000
000000000000000101000011010111111111001111110000000000
000000000000011000000110100000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000010000000101000010000001011010001001010000000000
000000010000000000000000000000001000001001010000000000
000000010000000000000000000001001011000110100000000000
000000010000000000000010000011101001001111110000100000
000000010000000001000110010001101111011100000010000000
000000010000000000100110000000111011011100000000000000
000000010000000000000010101111001010000110100000000000
000000010000000000000010101001111011001111110000000010

.logic_tile 22 26
000000000000000001100000010111001000001100111100100000
000000000000000000000010000000000000110011000000010000
001000000000000000000000000000001000001100111100100000
100000000000000000000000000000001000110011000000000000
010000000000000000000110000000001000001100111100000000
100000000000000000000000000000001001110011000000000000
000000000001000001100000000101001000001100111110000000
000000000000000000000000000000100000110011000000000000
000000010000000000000000000111101000001100111100000000
000000010000000000000000000000000000110011000000000000
000000010000000000000110000101101000001100111100000000
000000010000000000000000000000000000110011000000000100
000000010000001000000000000111101000001100111100000000
000000010000000001000000000000100000110011000001000000
110000010000001000000000010000001001001100111100000100
100000010010000001000010000000001101110011000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000001110000001100110000101101000001100111000000000
000000000000000111100111010000001000110011000000010010
000000000000000000000000010111001001001100111000000000
000000000000000000000011100000001110110011000000000100
000000000000101000000000010001001001001100111000100000
000000000001011001000010010000101101110011000000000000
000000000000001000000110010101101001001100111000000000
000000000000001001000110010000101111110011000000000010
000000010001001000000000000101001001001100111000000100
000000010000001011000000000000001001110011000000000000
000000010000000000000000000011001000001100111000000001
000000010000000000000010000000001000110011000000000000
000000110000000001000010000101001000001100111000000000
000000011000000000100000000000101001110011000000000100
000000010000001000000000010111001001001100111000000000
000000010000001101000010110000101011110011000000000001

.logic_tile 2 27
000000000000010000000110010101100000000000001000000000
000001000000000000000010000000100000000000000000001000
001010000000000000000000000000000000000000001000000000
100001000000000000000000000000001110000000000000000000
000000000000000000000000000000001000001100111100000000
000001000000100000000000000000001001110011000000000000
000000000000000001100110000000001000001100111100000000
000000000000000000000010010000001001110011000000000100
000000010000000000000000000111101000001100111100000000
000000010000000000000000000000000000110011000000000000
000000010000000000000000000101101000001100111100000000
000000010000000000000000000000000000110011000000000000
000000010001000000000000000111101000001100111100000000
000000010000000001000000000000100000110011000000000000
000000010000001000000000010101101000001100110100000000
000000010000000001000010000000100000110011000000000000

.logic_tile 3 27
000000000000000000000010100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000000000000000000001111000000000000
100000000000000101000010100000001001001111000000000000
000000000000000000000000001000000001110110110100000000
000000000000000000000000000001001001111001110010000000
000000000000001000000010100111101111100010000000000000
000000000000000101000000000011101010001000100000000000
000001011110000001000000000101100000010110100000000100
000000110000000000000000000000000000010110100000000000
000000010000000101000000000101100000010110100000000000
000000010000000000000010100000100000010110100000000000
000000010000100111000000000000000000000000000000000000
000000010001010000100000000000000000000000000000000000
000000010000000000000010000101111101000010000000000000
000000010000000000000100001001111100000000000000000000

.logic_tile 4 27
000000000000000101000000000000000001000000001000000000
000000000000000000000000000000001111000000000000001000
001010000000000101000000000111000000000000001000000000
100000000000000000100000000000001101000000000000000000
110100000000000101000000010001001000001100111000000000
110101000000100000000010000000001110110011000000000000
000000000000000000000110100111001001001100111000000000
000010100000000000000000000000001000110011000000000000
000100010000101001000110000000001000111100001000000000
000100010001000101000110000000000000111100000000000000
000100010000000101000000000101100001010000100011000100
000100010000000000100000000001101100110000110010000000
000000010000100001000010000011101011100001010000000000
000000010001000000000100000101011011010111110000000000
000000010000000000000110001011001100110100010110000000
000000010000000000000111101111101100110000110001100100

.logic_tile 5 27
000010101010000000000110100001101111000100000000000000
000001000000000000000110101111011000010100100000000000
001000000000001011100000000011101000111100000000000000
100000000000000011100000001011010000010100000000000000
010100001111010000000010000001000000010110100000000000
110100000000100000000000000000100000010110100000000001
000000001010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000010000000001100110100011101101010011110110000000
000000010000000000000100000000001111010011110011100010
000011110000001001000000000000000000000000000000000000
000011010000000001000000000000000000000000000000000000
000100010000000011100011100000000000000000000000000000
000100010000000000100110000000000000000000000000000000
000000011000001000000110000111000001001100110000000000
000000010000000001000000000000001110110011000000000000

.ramb_tile 6 27
000000000000000001000111100001001110000010
000000010000000111000000000000110000000000
001000000000000000000011110001011110000000
100000100000001001000011010000010000010000
110001001101000011100000000011001110000000
110000100000000000000000000000110000010000
000000000001000000000000001011011110000000
000010100000100111000011100101110000010000
000001010000100000000111011001011100000000
000010111000010000000111001011010000010000
000000010000000000000111011001111110000000
000000010000000001000111001001010000010000
000000011010000000000010000111111100100000
000000010010000000000111100101010000000000
110000010000001000000111001001111110000000
010000010000000111000100001101110000010000

.logic_tile 7 27
000001001100001111100000000011111111000100000010000000
000010000001011011000000001011101101101000010000000000
001000000110000111010000001101101110101001110110000001
100000001010000000100000001111111010101000010000000000
010000101000000000000111110111001011000100000000000000
110000000000001101000111001011011101101000010000000000
000001000000001000000010001011011100000000100000000000
000010100000000111000000000101111111010100100000000000
000000010010000001100010000000001100000011110010000000
000001010000000000100010000000010000000011110000000000
000000010000010111000010101001001111001101000011000000
000000011000000000000011100001001100000100000000000000
000000010000000101000010011001101100001101000000000000
000000010001001001100110011011001101001000000000000000
000000010000011101000000001001011110010100000010000000
000000010000001001100010000011001000100000010000000000

.logic_tile 8 27
000000000000000000000111100000001000000100000110000000
000000000000000101000100000000010000000000000000000000
001010000000000111100111101101111100001000000000000000
100000000000000000000100000001111010001110000010000000
000101000001000000000000010000000000000000100110000000
000100000000001001000011110000001000000000000000000000
000001000001001011100010000000000000000000000100000000
000010000001000001100000000011000000000010000000000001
000000010000000111100000000000000001000000100100000100
000010110001000000000000000000001100000000000000000000
000000011000000000000000011101111010001101000011000000
000001010010000001000010000101101010000100000010000000
000000110000000000000110000000011000000100000100000000
000000010001000000000000000000010000000000000000000001
000000010000000000000000000101101110001000000000000001
000000010000000000000000001101111010001110000010000000

.logic_tile 9 27
000000001000001011100110010011111011000100000000000000
000000000000001011000010001001011011010100100011000000
001000100001000111000000011111011000100000010000000000
100000001010000111000010010001101000100000100000000000
000010101010100001000010010000000000000000000100000000
000000000000010000000011100001000000000010000001000000
000010000000000001000111010011101110000110100000000000
000001100010000111000011011111001101001111110000000000
000000010000000001100111000000001100111100010000000010
000001010000000001000000000101001100111100100000000010
000000010000001011100000001111011011101000000000000000
000000010000100101000000000001101010100100000000000000
000001010000100111000111100001000000010110100000000000
000010010001000000100010011101100000111111110000000101
000000110110000001100000000001111110111111010000000010
000000011010000000000000001111101011111111000000000010

.logic_tile 10 27
000000000110100000000000000000001000001100111000100000
000000000001010000000000000000001011110011000000010000
000001000000000000000000000111101000001100111000000000
000010000110000000000000000000000000110011000000100000
000000001000100000000010000000001001001100111000000000
000000000001000000000000000000001100110011000000000100
000000000000010000000000000000001000001100111000000000
000000001000000000000000000000001111110011000000000100
000001010000000000000000010111101000001100111000000000
000010010000000000000011000000000000110011000000000000
000010010000001011000000000000001000001100111000000000
000001011100001101000000000000001110110011000000100000
000000011010101000000000010011101000001100111010000000
000000010000011101000010110000000000110011000000000000
000000010000100001000000000011001000001100111000000000
000010010001000111000000000000100000110011000000100000

.logic_tile 11 27
000000001110000011100110011001111011000010110000000000
000000000000000000000010001001111100000011110000000100
000000000001001111100011110001101101000111000000000000
000000000010100011100011100000011101000111000001000000
000000001000101011110010000101101101101000010000000000
000000000000011111000111100101011010000000100000000000
000010100000010011100111110011011100101001000000000000
000001001000001111000010000001011101010000000000000000
000001010000000000000111010001001111111001010000000000
000010010000001001000111010000101011111001010010000010
000001010000010000000110111111001010111110110000000000
000000010010000111000111110001011011111001110010000000
000000010000001111000000001101001100101000010000000000
000000010000000011000000001011011100000000010000000000
000000011000000000000000001101101000111101010010000000
000000010000000000000010001111110000111100000000000010

.logic_tile 12 27
000000000110001000000000000101101000001100111000000000
000000000001010111000000000000001000110011000010010000
000001000000001111100111100101101001001100111000000000
000010000010100111000000000000101001110011000000000000
000010100000110000000011100111101000001100111000000000
000000000000010011000000000000101111110011000000000000
000000000000100000000011010011001000001100111010000000
000000000101000001000011010000101010110011000000000000
000001110000000011100010000001101000001100111000000000
000011010000000000000111100000001011110011000000000000
000000011000000000000000000001101000001100111000000000
000001010000000000000000000000001101110011000010000000
000100010000100111100010000011001001001100111000000001
000100010001000000000000000000001110110011000000000000
000000010001000001000000011111001000001100110000000000
000000010000000000000011111101000000110011000010000000

.logic_tile 13 27
000001000000000011100111110101011111101111010000000000
000010000100000101100110001101011101001011100000000000
000010100001001000000111001001011101111111000000000000
000001000000101001000010100011001001101001000000000000
000000000000000111000111001101001000110011110000000000
000000000001000001000110101101011011100011010000000000
000000000000000101000011110111111101111111000000000000
000010100000001101000011001101001011010110000000000000
000000010000000000000000000011111111111111000000000000
000000010001010000000000001001001111010110000000000000
000000110111000111000000001101011001110110100000000000
000000010000100101000011100011011110110100010000000000
000000010000000000000010010101101111001111010000000000
000000111110000000000010111111011000101111010000000000
000000010000000111000110000011111011111111000000000000
000001010000000101000110000001001100101001000000000000

.logic_tile 14 27
000001000000100101000110101111101110011111110000000000
000000100001010101000011111101011011101001010000000000
001000000001010101000010100111011111110111110110000000
100000001000101101000000001001011100101011110000100110
010000000000100001100011101001101010101011010000000000
010000001111000111000000000001101111001011100000000000
000000100000000000000110000001001011010110110000000000
000011001000000000000100001111011110110110110000000000
000000010000100000000000010001011110101000000000000000
000000011111000000000010101011000000101001010000000000
000000010010000011000000011011101010011111110000000000
000001011110011101100010100111111111010110100000000000
000000010000010001000111100001101111010110110000000000
000000010000100000000010001101011100110110110000000000
000000110001000000000110000101001011010011110000000000
000000110000101101000000001111101110110011110000000000

.logic_tile 15 27
000000000000001001100010101001101110101111010000000000
000000000001010001000011011011011001001011100000000000
001001000000101111100000000011101011110111110000000000
100000100001000101000011110111101000100001010000000000
010000000000001001000111111111100001001111000110100000
110000000000000111000110101001001000011111100000000100
000000000000000101100011101011111110100010110000000000
000000000010100000000000001011001000101001110000000000
000011010000010000000000000011101001110110100000000000
000111011000110000000010011011111100111000100000000000
000000010000000001100010001001001111101011010000000000
000000010110001101000010000111011101000111010000000000
000001010000000101000011111111101011110111110110000101
000010110000000001100011010101111011101011110011100000
000000010000000111100000001111011010110110100110100110
000100110010001101000010010011011010111111110000100000

.logic_tile 16 27
000000000000000001100010001101111100001111110000100000
000000000000000111000100001101111011000110110000000000
001010100000000111100000010001000000000000000110000001
100001000000000000000011110000000000000001001000000000
110000000000001011000010001001011100010111100000000000
010000000100000111000100001111001010001011100000000000
000000000000000000000010010000000000000000100100000000
000000000000100000000011100000001010000000001000000000
000000010001110000000000001001001011000110000000000000
000000011110110000000010011001101110000001000000000000
000000010010100011100111000101001110101000000000000000
000000010011010000100000000000010000101000000000000000
000000010000000001000110010111011000000001000000000000
000000010000001001100010001101101000000001010000000000
111000010000001001100010000111011011101001000000000000
100000011000000001000100000111011110001001000000000010

.logic_tile 17 27
000010000000000000000010001111101010110000000100000100
000001000100000000000100000001011010110001010000000000
001000000001000111000111001111111000100001010100100000
100000000000001101100000001011001011100010010000000000
000000100000010011100000000101001001101101010100000000
000001000001101001100010001011111000000100000000000101
000000000000000011000000000101111000101001110100000000
000000000000000000100000001101001010000000010001000001
000000010000010000000000000001111100101000000000000000
000000010000100000000011110000100000101000000000000010
000000010000000011000010100111111000101001110100000000
000000010000101001100000001101101111000000010000100000
000000010001010000000000000000000000000000000000000000
000000010000100000000010100000000000000000000000000000
110010110000000111000111000001111101110100010100000001
100001011010000101000100001101001000010000100001100000

.logic_tile 18 27
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000001000
000000000000001000000000000001111001001100111000000000
000000000000000011000010100000101110110011000000000000
000000000000000000000010100011001001001100111000000000
000000000001000000000010100000001100110011000000000010
000000000001000000000010100101101001001100111000000000
000000000000100101000000000000101110110011000000000000
000001010000000001000010000011001001001100111000000000
000000110000000000000000000000101100110011000000100000
000000010001000000000000000011101000001100111000000000
000010010000000001000000000000001011110011000000000000
000000011100000000000000000111101000001100111000000000
000000010000000000000000000000001011110011000000000000
000000010000000000000000000011101001001100111000000000
000000010000100001000000000000001010110011000000000000

.ramb_tile 19 27
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001010000000000000000000000000000000000
000010110000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011110000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000010000000000000000000000000000

.logic_tile 20 27
000000000000000000000111101111001100000110100000000000
000000000000000000000110101001101011001111110000000000
000000000000000000000000011101101010000010110010000000
000000000000000000000011100111101101000001010000000000
000000000000000011000010100101101011111000100000000000
000000000000000001100000000000001100111000100000000000
000000000000000001000111101101111110110000100000000000
000000000000000001000110001011101110100000010001000000
000000010000001011100011000000001100001001010000000000
000000010000000001100000000111001001000110100000000000
000001010000000111000110001111100001101001010000000000
000010010000000001100011111101101010011001100000000000
000000010000100101100000011011111010101001010000000000
000000010001001001000011011011000000101010100000000000
000000010000001011000010000101101100010100000000000000
000000010000000001000000001001000000111100000000000000

.logic_tile 21 27
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001000000000000000000111011011011100010111100000000000
100000000100000000000011111001111111000111010000000000
110000000000000101000110000001011010110100010000000000
110000000000000000100000000000011110110100010000000000
000000000000000001000000010101011110100000000100000000
000000001010000101000011010011011000111001010000000000
000000010000001011100000000000000000000000000000000000
000000010000000101100010000000000000000000000000000000
000000010000000101100000000001101010101100010100000000
000000010000000000000011110001111100001100000000000000
000000010000000111000010010101111001110000100010000000
000000010000000000100010100011011110010000100000000000
000000010000000001000111101111111011100001010000000000
000000010000000000000100000011001001000001010010000000

.logic_tile 22 27
000000000000000000000000010000001000001100111100000000
000000000000000000000010000000001100110011000000010000
001000000000000000000000010000001000001100111100000000
100000000000000000000010000000001100110011000000000000
010000000000000000000000000000001000001100111100000000
100000000000000000000000000000001001110011000000000000
000000000000001001100000000111001000001100111100000000
000000000000000001000000000000100000110011000001000000
000000010000001001100000000101101000001100111100000000
000000010000000001000000000000000000110011000000100000
000000010000000000000110000101101000001100111100000000
000000010000000000000000000000000000110011000000000000
000000010000000000000110000000001001001100111100000000
000000010000000000000000000000001001110011000000000000
110000010001000000000000001000001000001100110100000000
100000010000000000000000001011000000110011000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000000101000011100101001001001100111000000000
000000000000001101100110110000001000110011000001010000
000000000000000000000010100101001000001100111010000000
000000000000001101000100000000101100110011000000000000
000000000000001000000010100101101000001100111010000000
000000000000001111000100000000001000110011000000000000
000000000000000101000000010101101000001100111000000000
000000000000001111100011010000001110110011000000000001
000000000000000111100000000001001001001100111000000000
000000001000000000000000000000001110110011000000000100
000000000000000001000000000001001001001100111010000000
000000000000000001100000000000101011110011000000000000
000000000000000000000000000001101001001100111000000000
000000001000001111000000000000101100110011000000000010
000000000000000111000000000000001001110011000000000000
000000000000000000100000001001001100001100110000000010

.logic_tile 2 28
000000100000000000000010100011011101100000000000000000
000000000000001001000010001101001111000000000000000100
000000000000000101000010100001001001110011000000000000
000000000000000000000010101001011110000000000000000000
000100000000000111000110000101000000010110100000000000
000101000000000000000110100000100000010110100000000000
000000000000000101000010100000011010000011110000000000
000000000000000000000011000000000000000011110000000000
000100100000000001100000000000000001001111000000000000
000100001000000000000000000000001001001111000000000000
000000000000000001100000001011111001100010000000000000
000000000000000000000010001101111000000100010000000000
000000000001000000000000000000011000000011110000000000
000000000000000000000010000000010000000011110000000000
000000000000000000000110000101011010100010000000000000
000000000000000101000000001111011011000100010000000000

.logic_tile 3 28
000000000000010000000000000000000001000000001000000000
000000001000100000000000000000001010000000000000001000
000000000000000000000000000101000000000000001000000000
000010100000000000000000000000000000000000000000000000
000000000000010101000000000101000000000000001000000000
000000000000000000000011110000101111000000000000000000
000000000000000101000110000101100000000000001000000000
000000000001000000000000000000100000000000000000000000
000000000000010000000000000111100000000000001000000000
000001000000100000000000000000100000000000000000000000
000000000000000000000000010000001000111100001000000000
000000000000000000000010100000000000111100000000000000
000000001110000000000110100000000001001111000000000000
000000000010000000000000000000001101001111000000000000
000001000000000101100000010000011110000011110000000000
000010000000000000000010000000000000000011110000000000

.logic_tile 4 28
000100000000000000000010110101000000000000001000000000
000100001110100000000011010000100000000000000000001000
001000000000001001100000010101101001001100111000000000
100000000000000011000010000000111000110011000000000000
000000000000000000000000011101101001001101100000000000
000000000000000000000011010101001001011000110000000000
000000000000100101000111100000000000001111000000000000
000000000000010101000000000000001011001111000000000000
000000000000000000000000011001000000000110000000000000
000000000000000000000010000101101110011111100000000000
000000000000000011100000001111000001011111100100000000
000000000000000000100000000011101110000110000000000000
000110000000000001100010000011100001000110000100000000
000101000000000000000000001011001000101111010000000000
000000000000001000000110000000011110010100000011000000
000000000000000001000100001101010000101000000011000110

.logic_tile 5 28
000100000000000000000000000000000000000000001000000000
000100000000000000000010010000001001000000000000001000
001000000000000001100000000011100000000000001000000000
100000000000000000000000000000000000000000000000000000
000000000001000000000000000000001000001100111100000000
000001000000000000000000000000001101110011000000000000
000001001000000000000000000000001000001100111100000000
000010000000000000000000000000001101110011000000000000
000000001011000000000110010111101000001100111100000000
000000000000000000000010000000000000110011000000000000
000000000110001000000110010000001001001100111100000000
000000000000000011000010000000001000110011000000000000
000000000001000000000000000000001001001100111100000000
000000000000000000000000000000001101110011000000000000
000000001000001000000000000000001001001100110100000000
000000000000000001000000000000001101110011000000000000

.ramt_tile 6 28
000000000000000000000000000011011100000000
000000000110100000000000000000100000010000
001000001000001000000000000011011110000000
100000000000000111000000000000110000000000
010000000000000111000010010011111100000000
110001000000100000000011100000100000010000
000001000000011111100010011011111110000001
000010000000101011100011011101110000000000
000001000000001000000111110101111100000000
000000100000001011000011100101000000100000
000000000110000111100010001011011110000000
000000000000000000100010001111010000000000
000000000000000000000000011101011100000000
000000000000000000000011111101100000010000
010000000000000000000111000001111110000000
110000000000000000000010001111010000010000

.logic_tile 7 28
000000000110000000000000000011011110000001110000000000
000000000000000000000000000111011010000000010000000000
001000000110000011100000000101111001101001110101000000
100000000001000000000010011011011011101000010001100000
010000001100000011100111011111101010000100000000000000
110000100000000000100111010111111110010100100000000000
000000001010000001000110011011011000101001010100100001
000000000001010001000010000001111101010101100000000000
000000000000000101100010011101101101101001010110000000
000000000000000000000010001101011001101010010000000100
000000000010100101000000000111100000010000100011000000
000100100110000001000011100000101111010000100010000100
000000000000000011000000001111111110000001010000000000
000000000001010000000011101011011110000010010000000000
000000000000000101100011111111011101010100000000000000
000000000000001001000110111111001100100000010000000000

.logic_tile 8 28
000010101100100000000011101101111101001101000000000000
000001000001000000000100001111101110001000000010000001
001000000000110000000000000000000000000000000100000000
100000000000010000000000001001000000000010000000000000
000000100000000000000000001111101111010100000000000000
000001000000000000000000001111001101010000100010000010
000000000000000001100010011011011110010000000000000000
000000000000000000000010000111011100100001010010100100
000000001100001001100011101011011111000001010000000000
000000000000001111000000000101101111000001100010000100
000000000000001001000000010111000000000000000100000000
000000000000000101100011110000100000000001000000000000
000001000000001000000110101000000000000000000100000100
000000100000000111000000000011000000000010000000000000
000000101000000001000010000101100000000000000100000000
000000000111010001000100000000100000000001000001000000

.logic_tile 9 28
000000000000001011100011111111001100101001000000000000
000000000000000111100111111001001010100000000000000000
001010100101000001100010011111111001000000010000000000
100000000000100111000111000111101100000010110010000101
000010100100100011100000001001001100101000000000000000
000001000000010000100000000011011100010000100000000000
000000000110001000000011101000001000100011110000000000
000010100000001111000010101001011001010011110001000000
000000000000000011100111100001111011111110110000000000
000000000000000011000100000001101110111101010001000000
000000000000000101000011101000000000000000000100000100
000000100011011001100010001101000000000010000000000000
000000000000100000000111001001001110100000000000000000
000000000001011001000100001011001111110100000000000000
000000000000000101000011101001111011010100000000000000
000000000000001111000000001011011000010000100001000000

.logic_tile 10 28
000000000000100000000000000000001001001100111000000100
000001000000010000000000000000001101110011000000010000
000000001010100000000000000111101000001100111000000000
000000100000010000000000000000000000110011000000000001
000001000000000011100000000000001001001100111000100000
000010100000000000000000000000001100110011000000000000
000000001010000000000000000111001000001100111000100000
000000000000000001000000000000100000110011000000000000
000000001010000101100000000111001000001100111000000000
000000000000000000000000000000000000110011000000100000
000000000000001000000000000101001000001100111000000000
000000000000001101000010000000000000110011000000000010
000000000000000000000010000011001000001100111000000000
000000000000000001000000000000000000110011000000000000
000000000010000111000000000000001001001100111000000000
000000000000000000100000000000001010110011000010000000

.logic_tile 11 28
000000000000100001000010001011101010000110100000000000
000000000000010111000000001101011011001111110001000000
001010000000000111000010101000000000000000000100000001
100001001000010000100011101001000000000010000001000000
110000000000000111100111110001001101111111000000000000
000000000000001001100111010001101100101011000000000000
000010000000000011100011111111111100111110110010000000
000000001010000000000010101101011000110110110001000000
000001001010000001000010011101001110100000010000000001
000010100000000000000010001001001110101000000000000000
000001000001001011100000000101011010010111100000000000
000010000001001011000010001011011011001011100000000000
000001001000000111000011001001101110100010110000000000
000010100000010111000110000101011101101001110000000000
110010100001011001100111101111101110110111110000000000
100011101000100111000000000111111001100001010000000000

.logic_tile 12 28
000000001000101001100111110001011001110111110100100101
000000100001011111100111100011001001010111110001000001
001000000000001101000110110101111000110110100000000000
100000001110100011100011111001101101111010100000000000
010000001000000111000000000011111000111111000000000000
010000000000001101000000000001011111010110000000000000
000000100000100011100111001000000000010110100000000000
000001000110001001000000000101000000101001010000100000
000000000110001000000111001111101010110111110110100001
000000100000001111000100001011101100101011110010000001
000000000000000011000111011101011000110110100000000000
000000000000000000000110101011001101110101010000000000
000000000000100111000010001011001110101011110000000000
000000000000010000000011110001111110000111010000000000
000010100100000000000000011001111010110111110000000000
000000001101011001000010110111001101100001010000000000

.logic_tile 13 28
000000000000000000000111010111101111100010110000000000
000000000001000101000111000011011110101001110000000000
001000001000000011100000000111001011110011110000000000
100000100000000000100011110111011110100001010000000000
110000001000000011100111001111101100101011010000000000
010000000000000000000000000101001100001011100000000000
000000000000000101100110101001011000101011010000000000
000000000000100000000000000111011110000111010000000000
000001101010101001100011110011001000100010110010100001
000110100111011011100011000101111001010110110000000010
000001001010001011100000000000011110000100000100000001
000010100000001001000000000000010000000000001010000000
000000000000001001000000010001111111110110100000000000
000000001100001011000010010011001011111000100000000000
110010000000001001000111101011101101100010110000000000
100000000010000101100000000011001110010110110000000000

.logic_tile 14 28
000000001010001000000000010111011011011110100000000000
000000100000000101000010101011101001111101010000000000
001000000000001111100110111101111000011111110000000000
100000000000001111100011000101111111010110100000000000
010000000000001011000111000101011001110111110100100011
110110100000000001100010110101011000010111110011000001
000000001010001011000110001001001011111111100110000000
000000000000010101100100000111101100011111100011000001
000000000000100000000110011111011000010110100000000000
000000000001010000000010000101000000000001010001100100
000010000000000001100110101001111110001111010000000000
000010000000000000000000000101111101011111100000000000
000000000000000000000110110011101010110111110100000011
000000000001010001000011110001111010101011110010000011
000000000000000000000111101001101110001011110000000000
000000000000000001000000000101111111010111110000000000

.logic_tile 15 28
000000000110001111000010000001011101110111110110100000
000000000000000001110010110101001010101011110010000011
001000100001001001000010110001101000111111000000000000
100001000000000101100011110011011011101001000000000000
110000000110000001100010100111011000101000000000000000
010000001110000000000010000000100000101000000000000000
000000100001001111000110100101101011110111110100100000
000000000000100101100010110001111011010111110001000011
000000000001010111000000000111101110111100010000000000
000000001100101101000010001111101000010100010000000000
000000000000001101000000011111111100111111000000000000
000000000001010001100010000101111011010110000000000000
000000000000000101100111111001011110110011110000000000
000000001100100111100011001001101110100011010000000000
000010000000010000000010001011011101111000000000000000
000000001000101111000111011111001001110101010000000000

.logic_tile 16 28
000010100000001101000110110111001100101000100010000000
000001000000000101100011000111101101111100100000000000
001000000000001000000000001101011000101100010000000000
100001000000001101000000000111001111011100010000000000
010000000001010111100111010101111110110000100000000000
110000001100100000100110100011011001010000100000000010
000000000001001001100010000000001110110000000110000100
000000000000100001000011100000011000110000000000000000
000010100000011001100011111101011011000110000000000000
000001000000100011000110011011111110000010000000000000
000010100000000011100010101001011000101100010000000000
000000000010000000000110001011001111101100100000000000
000010100000000111000110001001001111101001110000000000
000011100000000000100011100101111011010100110001000000
110000000100001011100111110111111101010111100000000000
100000001100000111100111011011111100001011100000000000

.logic_tile 17 28
000000000000000001100111101111111111101001110100000000
000000000000000101000100001101101110000000010000000000
001000100000000101000110101111011010110000000100000000
100010100000000000100000000111111001110001010000000010
000000000000000101000110000111011001011100000000100000
000000000000000000000000000000011111011100000000000000
000010100000001101000010010001001010000010000000000000
000000000010001111000011101011001110000000000000000000
000000000001010000000010000001111011100000000000000100
000000000000100001000010101101011101000000000000000011
000000000000000001100111001101101111110100010100000000
000000000000000000000111000111101010100000010000100000
000000000000011101100110100111111101110000000100000010
000000000000100001000000001011011011110110000000000000
110010000000001101100011111011011010000010000000000000
100001000000000001000011100011001000000000000010000000

.logic_tile 18 28
000010100000001101100000000101001000001100111000000000
000001000000000101000000000000001010110011000000110000
000000000000000000000000000101101001001100111000000000
000000000000000000000000000000001011110011000010000000
000000000000011111100000000101101001001100111000000000
000000001100101011100000000000101110110011000010000000
000000000000000101100000010101001000001100111000000000
000000000000000000000011110000001000110011000010000000
000010100000000000000000000111001000001100111000000000
000001000000000000000010000000001010110011000010000000
000000000000000000000000000001001001001100111000000000
000000000000000000000000000000001011110011000010000000
000000000000001001100000000101101000001100111000000000
000000000000001001100000000000101101110011000010000100
000000000000000001100000000111001001001100111000000000
000000000000000000100000000000001011110011000010000000

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000000100001010000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000001000000110010000000000000000000000000000
000000000000001111000011010000000000000000000000000000
001000000000000111100111000011111101000010000000000000
100000000000000000100110101111101001000000000000000000
010000000000000000000010001000011101110100010100000000
110000000000000000000100001101011001111000100000000100
000000000000001101000111111011001101000010000000000000
000000000000000001000111101111101110000000000000000000
000000000000001000000000001000011100110100010100000000
000000000000000111000011111101001001111000100000000000
000001000000001001100110010101111111110100010100000000
000000000000000111000011100000111000110100010000000000
000000000000000001100000010001011010100000000000000000
000000000000000000000011100001111110000000000001000000
000000000110000000000110100101111011111000100100000000
000000000000001111000011110000101010111000100000000000

.logic_tile 21 28
000000000000000001000111001000011100110100010100000000
000000000000000000100010100001001001111000100000000000
001000000000000101000111001111011000100001010100000000
100000000100000111000000000101001000100010100000000000
110000000000000000000110010001101011101001000100000000
110000000000000000000011010111011000011001000000000000
000000000010001000000000010111011001100001010100000000
000000000000000001000010001111001111100010100000000000
000000001110000001000110111001001100110100010100000000
000000000000000000000010010001111110101000000000000000
000000000000000001100000001011011000101001010100000000
000000000000000000000000001101100000101010100000000000
000000000000001111000111010001100001011001100100000000
000000000000000001000010001101101000010110100000000000
000000000000100000000000000001100000100000010100000000
000000000000000000000010010111001100110110110000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
010000000000000000000011110000000000000000000000000000
000000000000000000000000000011111111101001000100000000
000000000000000001000000001101101010011001000000000000
000010100000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100000000000000000000000000000000110000110000001000
000101000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000001111100111100000001000000011110000000000
000000000000000111100100000000010000000011110000000000
000000000000001000000000001000000000010110100000000000
000000000000000111000000000101000000101001010000000000
000000100000000000000111100000000000010110100000000000
000000000000000000000000001101000000101001010000000000
000000000000001000000000000001000000010110100000000000
000000000000001111000000000000000000010110100000000000
000000000001000000000000001000000000010110100000000000
000000000000000000000000000001000000101001010000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000001000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100111100000010110100000000000
000000000000000000000100000000100000010110100000000000

.logic_tile 2 29
000000000000000000000010100101100001000000001000000000
000000000010000000000010100000001110000000000000001000
000000000000000101100111000101100001000000001000000000
000000000000000101100010100000101101000000000000000000
000000000000000101000010000001100000000000001000000000
000000000000000001100000000000101001000000000000000000
000000000000000000000010100101000001000000001000000000
000000000000000111000100000000001111000000000000000000
000101000000000000000000000111000001000000001000000000
000100100000000000000000000000001100000000000000000000
000000000000000000000010000101000000000000001000000000
000000000000000001000000000000101001000000000000000000
000000000000000000000000000001100001000000001000000000
000001000000000001000000000000001000000000000000000000
000000000000000101100000000001100000000000001000000000
000000000000000000000010000000101010000000000000000000

.logic_tile 3 29
000100000000000000000000000000000000001111000000000000
000100000010000000000000000000001011001111000010000000
001000000000001000000010100000011010000011110000000000
100000000000000011000100000000000000000011110000000000
000000001100000000000010100001101011100010000000000000
000000000000000001000100001101101000000100010000000000
000000000000001101000000000000011110000100000100100001
000000000000000001100010110000000000000000000000000000
000000000000000000000000000101100000001100110100000100
000000000000000000000000001111000000110011000000000000
000000001000000000000000000000001110000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000110000000011010000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000001100000000000000001001111000000000000
000000000000000000000000000000001001001111000000000000

.logic_tile 4 29
000000000001001101100000000111100001000000001000000000
000000000000000011000000000000101001000000000000001000
000000000110000111100110110111000001000000001000000000
000000000000001101000011010000001100000000000000000000
000000000000000111100000000101000001000000001000000000
000000000000001001100000000000001011000000000000000000
000000000110000000000010110001000001000000001000000000
000000000000000001000110100000001000000000000000000000
000100000000000000000000000101100001000000001000000000
000100000000000000000010000000001000000000000000000000
000001000000000001000000010011000000000000001000000000
000000000000000000000010110000101000000000000000000000
000000000000000101000000000101100001000000001000000000
000001000000000000000000000000101101000000000000000000
000000000000000000000000000101000001000000001000000000
000000100000000000000010100000001001000000000000000000

.logic_tile 5 29
000100000000100000000000000101100000000000001000000000
000101000001000011000010100000001000000000000000001000
000000000000000101000111100011100000000000001000000000
000000001010000101010010100000101011000000000000000000
000000000000000000000010100111000000000000001000000000
000000000000000000000010110000101001000000000000000000
000001000000000000000010100101000000000000001000000000
000010000100001101000000000000101110000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000100001000000000000001000000000000000000000
000000000000000001000000010011000001000000001000000000
000000000000010000000011000000001000000000000000000000
000000000000100000000000010011100001000000001000000000
000000000001000001000011100000001001000000000000000000
000000001000101000000000000101100001000000001000000000
000000000000010111000000000000101001000000000000000000

.ramb_tile 6 29
000000000001000000000000000000000000000000
000000000001010000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000001011011111101001010100000100
000000000010000001000010110101001000101010010001100000
001000000000000000000010001000000000010110100000000000
100000000000001111000100001101000000101001010010000000
110000000000000111000110010011111110110000010100000000
010000000010000000000011011101101000110010110001100001
000000000000001001100000010111011111000001010000000000
000000000000000001000011011101001111000010010000000000
000000100000001011100010101011011110000000100000000000
000000000000001011000011100111111111101000010000000000
000000000100000111000010000111101011000100000000000000
000000000001010001100100001111001111010100100000000000
000000000000000111000111101101111111101001010101000000
000000000000000000100010100011001111010101100001000000
000000001010000101100010011011001001001000000000000000
000000000000000001100110111001011100001110000011000010

.logic_tile 8 29
000000000000001001000011101101001110010000000000000000
000000000000000011110110000111011101010110000010000000
001000000000100000000000011101001100001001000000000000
100000000000010000000010000101111010001010000010000000
000000000000100000000010100000001110000100000100000000
000000000001010001000110110000000000000000000001000000
000000000000000001000000000000000000000000100100100000
000000000000001001000000000000001001000000000000000000
000000001010000101100000000001001011001000000000000000
000000000000000000000010011001011010001110000010000001
000010000000000000000000000000000000000000100100000000
000001000000000111000000000000001100000000000000000000
000000100000001000000000010000000000000000000100000000
000000000000000101000010000001000000000010000010000000
000000000100000011100000000011111000001000000001000000
000000000000000000000000000001011010001101000010100000

.logic_tile 9 29
000000000100000011100011100111011100111110110000000000
000000000000000101000010101111111101111101010001000000
000000000000000001100000011111101000111110110000100000
000000100000000000000011011111011111111110100000000001
000001000000100000000111010001011011000010110000000000
000000100000010000000010000111011001000011110000000000
000000000000000011000010000101101010010110100000000000
000000000000010000000110101001010000000010100000000000
000000000000000101100110111000000000010110100000000000
000000000000000000100010101111000000101001010001000000
000000000000001000000111000101011100000110100000000000
000000000000000101000100000011101111001111110000000000
000000001010000011100110000011001111101111010000000000
000000000000000000000010000001111011111111100001000000
000000001010000011100011110000000001011111100000000000
000000000000000000100110101101001000101111010001000000

.logic_tile 10 29
000001001110001000000000000011001000001100111000000001
000000100001000011000011100000000000110011000000010000
000000000000000000000000000000001001001100111000000000
000000000100000000000000000000001101110011000000000000
000000000000100000000000000000001000001100111000000000
000000000000010111000010010000001000110011000000000000
000000000000001000000000000111101000001100111000000000
000000000000000011000000000000100000110011000000000000
000001000110000111100000000000001001001100111000000000
000010000000000000000000000000001100110011000000000000
000001000000010000000010000000001001001100111000000000
000010000001000001000000000000001110110011000000000000
000000000000000001100000000101001000001100110000000000
000000000000100000000000000000000000110011000000000000
000000000000001000000010001001001110101111010010000000
000000000000001101000000000101101011111111100001000000

.logic_tile 11 29
000000000000000111000111010011011011010111100000000000
000000000000001101100011111011101000001011100000000000
001010100000001000000000000011101010110011110000000000
100001100000000011000010101001111000100011010010000000
010000000000001001000011110011011101010110110000000000
010000100000001011100110010101001110110110110000000000
000000000110001101000000000000000000011111100010000000
000000000000000111100000000111001010101111010001000000
000000000000001111000011101011101111101111110110100000
000000000000001011100110000101111001001111110010000010
000000001000000111000011101011011100110011110000000000
000000000000001001000010001111001000010011100010000000
000000000000001001000000010000000000010110100000100000
000000000000000001000010100111000000101001010000000000
000000000000011011100011100001011111111111100100000001
000000000000100101100010001101011110101111010010100010

.logic_tile 12 29
000000001010000000000000000011011011011111000000000000
000000100010001101000000000011001000111111000000000000
000000000000000000000000000111101101010110110000000000
000000000000100101000000000011101010110110110000000000
000001000000000000000000000011011011011111000000000000
000010000000000101000000000011001110111111000000000000
000000001010001000000010100011011011010011110000000000
000000000000001001000100000011011010110011110000000000
000000001000001011100000000011011010011110100000000000
000000000000001111000000001111001100111101010000000000
000000000000000000000000000011001111010110110000000000
000000000000100000000010100101001010111001110000000000
000000001010100011100011101101101100011111110000000000
000000000000010000000100001011001100101001010000000000
000000000000100111100110101001001100011111110000000100
000010000000000000000000000101001100010110100000000000

.logic_tile 13 29
000000000000000101100010100011101101111111000000000000
000000000000000000000010001101001001101001000000000000
001000000000000000000111011011111001100010110000000000
100000000001011101000011001001111100101001110000000000
010001000000001101000111011111111101111111000000000000
010010000000000111000011001001101010101001000000000000
000000000001000011100000001001111110100010110000000000
000000000000000101000000000011111111010110110000000000
000000000000100001100000010111011110011111110110000000
000000000000010111100011100000001010011111110000100010
000000000000000001000000011011011000101011010000000000
000000000000000000000010010011111011001011100000000000
000011001001000000000010001101101010011111110000000000
000000000000000101000111110001001111101001010000000000
000000000000000111000010000011011110111111100110100100
000000000000001001100010111001001000101111010000100000

.logic_tile 14 29
000010101010001000000111011001101011110111110110000100
000001000001001001000111100001011101101011110011000000
001000000000001111100000000111011011101001000000000000
100000000000000001000000000111011110000110000000000000
110011000000001000000000011111111010001011110000000000
110011000000000001000010101101011110101011110000000000
000000000000001000000111101111011011001111010000000000
000000000000000101000110100111011101011111100000000000
000001000000000000000011100111101011001011110000000000
000010000000000000000000000111001011101011110000000000
000000000001000000000110100001011011010110110000000000
000000000001010000000010011011011110110110110000000000
000001000000001001000111001111111010001011110000000100
000010000000000101000100001101001110101011110000000000
000000000000001000000000001001000000000000000000100000
000000001010001001000010011111101001010000100000000000

.logic_tile 15 29
000000000001010011100010100111101110111111010100000101
000000000000100101000110110101001001011111100000000010
001010100100001101000111110001111010000010100000000000
100000000000000111000011110000000000000010100000000010
110000000000001101110110101001011011101111010000000000
110000000000000101000000001011011110000111010000000000
000000000001001001100010011111101101101100010010000000
000000000001011011000111100101111100101100100000000000
000011000100101000000000011001111111101001010010000000
000011000001000101000011011001111011011101100000000000
000000000100000011000011101001001100100000000000000000
000000000000100000100010000011011010111000000000000000
000000000000100011000010011001001110111101010000000000
000000000000010111000110011101111110100000010000000000
000000000000101111100110011011001011101111110110100000
000000000000001001000010011011011000001111110000100010

.logic_tile 16 29
000000000000000000000000011011111100111000000000000000
000000000000001101000011001011101110111110100000000000
001000000000001011100000000000001010000100000100000001
100001000000000001100000000000010000000000001001000000
110001000110000001100011110111011100101000010010000000
010010001110000111000111111111111001010101110000000000
000000000000000111100110001011111110101000110000000000
000000000010000000100011111111011011011000110000000000
000001000000000001000000000101101101000010000000000000
000010001100000001100010000011101011000011000000000000
000000000000001001100111000111111010111001100000000000
000000000000001111000010010111101011110000100000000000
000000000000010001000110001001111110110100000000000000
000000000000101111100011100001001000101000000000000100
110000000001000000000111000000001010101000000000000000
100000001000100001000011110101000000010100000000000000

.logic_tile 17 29
000000000000000111100010110011001101000010000000000000
000000000000000000100110001011011100000000000000000000
001000000000000000000110001001111110111000100100000000
100000000000000101000010101101001101010100000000000010
000000000000010001100110000101111111000010000000000000
000000000000100000000010111101001011000000000000000000
000000000000001000000010001111111000100000010100000001
000000000000001011000010001101101000010001110000000000
000010000000001101100110110011111011101001000100000000
000101000000001011000010100011011000010101000000000010
000000000000001101100010010011101000100000000000000000
000000000000000101000010001101111001000000000000000000
000010100000000101100000000001111101000010000000000000
000001000000000000000000000101111001000000000000000000
110000000000001011100110101111011001100000010100000000
100000000000000001100011111101001111010001110000100000

.logic_tile 18 29
000000000000000000000000000111001000001100111000100000
000000000000000000000000000000001100110011000001010000
000000000000001000000000000101101000001100111000000000
000000000000000101000000000000101110110011000000000000
000000000000000101100110100111001001001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000011100110100101001000001100111000000000
000000000000000000100000000000001110110011000000000000
000000000000001000000000000111001001001100111000000000
000000000000001011000000000000001010110011000000100000
000000000000000000000000010001101000001100111000000000
000000000000000000000010010000001110110011000000000000
000000000000000000000111000111001000001100111000000000
000000000000000001000100000000001111110011000000100000
000000000000000000000000000101001000001100111000000000
000001000000000000000000000000101110110011000000000000

.ramb_tile 19 29
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000000000001010000000000010011011000000001010000000000
000000000000100000000010000000010000000001010000100000
001000000000001000000110000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
010000000000000000000010011000011000010100000000000000
110000000000000000000011110101010000101000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000001000000000011011100001101000001000000
000000000000000000000000000000011001001101000000000000
000000000000000000000010100111111100111110100100000000
000000000000001001000000000000100000111110101000000001
000000000000000000000000000000001100010100000000000000
000000000000000000000000001001000000101000000001000000
010000000000000000000011000111100000001001000000000000
010000000000000000000000000011101011000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000001100010100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
010010100000100011100110110111011101100010110100000000
110001000001000000100110000101001011100001010000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000101011111010110100000000000
000000000000000000000000001101001001010110000000000000
000001000000000000000000000000000000000000000000000000
000000100000000001000000000000000000000000000000000000
000000000000000101100000001101100000010110100010000001
000000000000000000000000000001100000000000000010100011

.logic_tile 22 29
000000000000000000000110001111101010101110000100000000
000000000000000000000000000001001100110100010000000000
001000000000001000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
110000000000000000000000010001000000000110000000000000
110000000000000001000010001011101100000000000000000000
000000000000000000000000000001100000010000100100000000
000000000000000000000000000101001101111001110000000000
000000000000001000000110110000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000000000000000000000010111111100000000000000000000
000000000000000000000010101101110000000010100000000000
000000000000000000000011101000000000010110100000000000
000000000000000000000100000001000000101001010000000010
000000000000001000000110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000101100000000000001000000000
000000000001010000000011110000100000000000000000001000
001000100000000000000110000111100001000000001000000000
100000000000000000000000000000101001000000000000000000
010000000000000000000110100011101000001100111100000000
010000000000000000000000000000101101110011000000000000
000000000000000000000000010101001001001100111000000000
000000000000000000000010000000101101110011000000000000
000000000000000000000000010000001000111100001000000000
000000000000000000000010000000000000111100000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000101100000010110100100000000
000000000000000000000000000000100000010110100000000000
110000000000000111000110101000011111001100110100000000
110000000000000000100100001001011011110011000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000111000000001000111100001000000000
000001000000000000000000000000000000111100000000010000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001001000000101001010000000000
000000000000001000000000000000000000000000000000000000
000000000010101011000000000000000000000000000000000000
000000000000001000000000000000001100110011110010000000
000000000000001001000000000000001010110011110000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000000101000000101001010000000000

.logic_tile 3 30
000100000000000000000000010000000000000000001000000000
000100000000000000000011110000001001000000000000001000
001000000000000000000000000000000001000000001000000000
100000000000000000000000000000001011000000000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000001100110010111001000001100111100000000
000000000000000000000011100000100000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000001000000000010101101000001100111100000000
000000000000000001000010000000000000110011000000000000
000000100000000000000110010000001001001100111100000000
000000000000000000000010000000001101110011000000000000
000000000000000000000000000101101000001100110100000000
000000000000000000000000000000100000110011000000000000

.logic_tile 4 30
000000000000000000000110010000001000111100001000000000
000000000000000000000010000000000000111100000000010000
000000000000001101100111101111011101110011000000000000
000000000000000101000000000101001000100001000000000000
000000000000001001100111011011001110100000000000000000
000000000000000001000010101011111100000100000000000000
000000000000001000000000011101011111110011000000000000
000000000000000101000010101001101011000000000000000000
000000001100000000000110100000011010000011110000000000
000000000000000001000000000000000000000011110000000000
000000000000000001000000010001001010110110100010000000
000000000000001001000010000101101001101001010000000000
000000000000000001000000010011101011100010100000000000
000000000000000000100010010111011000101000100000000000
000000000000000101100000000000000000001111000000000000
000000000000000000100000000000001011001111000000000000

.logic_tile 5 30
000000000000000000010000000000001000111100001000000000
000000000000100000000000000000000000111100000000010000
001000000000001000000000000000000000010110100000000000
100000000000000001000000001011000000101001010000000000
000001000000000000000000000000001111001100110100100000
000000100000000000000000000000011000110011000000000000
000000000000000001100000010000011010001100110100000000
000000000000000000000010000000001101110011000001000000
000000000000000000000110001000000000010110100100000000
000000000000000000000000000001000000101001010000000010
000000000000000000000000000000000001000000100110000000
000000000000000000000000000000001011000000000001000000
000000000000000000000000010000000001001111000000000000
000000000000000000000010000000001010001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000

.logic_tile 7 30
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000100100000000
000000000000000000000000000000001111000000000000100000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000110010000000000000000000000000000
100000000000000000000110010000000000000000000000000000
000000001100000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000000000000
000001001000100000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000001000000000000001101011111010100000000000
000000000000000001000000000111011010100001010000000000
001000000000100111000000000000000000010110100000000000
100000000000010000000000000011000000101001010000000000
110001100000000111100000010011011101010110110101100000
110010100000000000100011110000101011010110110010000100
000000000000000111100111010011100000010110100000000000
000000000000000111000011010000000000010110100000000000
000001000000000101100110100101011011100000010000000000
000010000000000000000000000001111111010000000000000000
000000000000001001100000001101011111101011110000000000
000000000000000101000000000101001110000111010000000000
000000000000000001000010010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000001000111000000000000001111000000000000
000000000000001111100000000000001111001111000000000000

.logic_tile 10 30
000000000000000000000111111001111101111001000000000000
000000000000000000000110010101111111111010000010000000
001000000000001000000110010000011000000100000100000100
100000000000000101000111000000010000000000000000000000
010000001100000001000010000000001000000100000100000100
110000000000000000100100000000010000000000000000000000
000000001010000111000010000001101001000100000000000000
000000000001011001100010001011011010010100000000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000100000101000000000010000001000000
000000000000100001100110001000000000000000000100000010
000000100000010000000000000111000000000010000000000000
000000001000100000000000000000011100000011110000000000
000000000001000000000010000000000000000011110000000000
110000000000001000000011101111111010111001100000000000
100000000000001011000100001101111111110000100000000000

.logic_tile 11 30
000000000000000000000111100101101110100100010000000000
000000000000001111000000001111101011111000110000000000
001000000000000000000000000111100000000000000100000100
100000000000001111000000000000000000000001001011000000
110000000000000000000110001101101010101100010000000000
010000000000000000000011101011011111101100100000000000
000000000000000001000000010011001111111001010000000000
000000000000001001000011011101011100100010100000000000
000000000000100011100000000001001011110101010000000000
000000000000010001100010001111111010111000000000000000
000000000110000011100110101001001110101001110000000000
000000000001010000100011100111011100010100010000000000
000000001010001000000010010011101010101100010000000000
000000000000000101000010000001111111011100010000000000
110000000000001001000000001001101110110001010000000000
100000000000000001100000001011011111110010010000000100

.logic_tile 12 30
000001000000000001000111010011011000111111100110000100
000010100000000000100111100011111010011111100001100000
001001000000001001100111111011111001101000100000000100
100010000000000001100110101101011100111100010000000000
110000000000000001100010101001001111111111000000000000
010010100000001111100000001101111111101011000000000010
000000000000000011100010000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000001000000000000111010101111111111100010000000000
000000100011001111000111010111101010010100010000000000
000000000000001001000000010111011001111001000000000000
000000000000000011000011100101101011111010000010000000
000000000000000001000111011001001111111111000000000000
000000000000000000000011000111111101101011000000000000
000000000000000001000111001101001000110110100110100010
000000000000001111000100000001111000111111110001100000

.logic_tile 13 30
000000000000001011100010100101011100111000000000000000
000010100000000101100011110011101000111010100000000000
001000000000000000000111000101011100101001110000000000
100000000000000000000110101111101000101000100010000000
110000000000000111000110011001111011101111010000000001
110000000000000101000011111011111010000111010000000000
000000000000000111100010111101111110111001010000000000
000000000000000000100011000111111011100110000000000000
000000001110000000000000001111001001101111110110000000
000000000000000111000000000111011001001111110001000110
000000000000000001100000001111001010111001010000000000
000000000000000001000010000111001011100110000000000000
000000000000001011100010000111101011110111110110000110
000000000000000001100010001001101110010111110011100000
000010000000000011100010010000000000000000000000000000
000001000000000001000110010000000000000000000000000000

.logic_tile 14 30
000000000000000111000000000011001100011111100000000000
000000000001110001000010000101011101101111110000000000
001000000000001111100000000111011100110110110000000000
100000000000000001000000000001111010101000000000000000
010000000000001001100110011011011010111100010000000000
010000000000001001000011101011101000010100010000000000
000000000000000111100000001111100001000110000000000000
000000000000000111000000000001101110101111010000000000
000010000000000001000011100101000000000000000100000000
000001000000000000000110010000100000000001000000100000
000000000000000000000011110000011000000011110000000000
000000000000000000000110110000000000000011110000000000
000000001000000000000011110111011100101011010000000000
000000000001000001000110001101011000010111010000000000
110000000000001111000010000111111010101000010000000010
100000000000001001000000001111001101011101100000000000

.logic_tile 15 30
000010000000010000000000001001111101100000010000000000
000101000000100000000000001011101110111101010000000000
000000000000001001000011110000000000000000000000000000
000000000000000001100010100000000000000000000000000000
000000000000001000000000000001101111110011110000000000
000000000000000001000000000111011001010010100000000000
000000000000000111000111001011111011100000010000000000
000000000000000000000100001001111100111110100000000000
000000000000110011100000010011011001101100010000000000
000000000000110001100011110011011101101100100000000000
000000000000000011100011110001101101101001110000000000
000000000000000000100111100111011110101000100000000010
000000000000000101100000010000000000000000000000000000
000000000100000111100011010000000000000000000000000000
000000000000101111000000000011011011111101010000000000
000000000010000111000000000101101101010000100000100000

.logic_tile 16 30
000000000000001000000000011111011101110000000100000000
000000000000001111000011101001001101110110000010000000
001000000000001000000000010000000000000000000000000000
100000000000011111000011100000000000000000000000000000
000000000000000000000000010111001011110000000100000000
000000000000000111000011111001001101110110000010000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000101110000011000000000000000000000000000000000000
000000000000000011100000000011011001100100010100000010
000000000000000000100011100111001111101000010000000010
000000000000000111000000001111101110101001110100000000
000000000000000001000000001111101000000000100010000010
110000000000000000000011100011101110101000000110000000
100010000000000000000011101101101110101110000000100000

.logic_tile 17 30
000000000000000000000111100011001100000000000000100000
000000000000000101000100000101101101000100000000000000
001000000000000001100110110001001011100000000000000000
100000000000000000100010100000011010100000000000000000
000000000000101001100111111101001011000010000000000000
000000000001010101000010101011011110000000000000000000
000000000000001101100110011101111001000010000000000000
000000000000000001000110011011011001000000000000000000
000000000000001011100110111101111000000010000000000000
000000000000000101100010101101101100000000000000000000
000000000000000000000110010111001100100100010100000000
000000000000000000000010001001001110010100100000100000
000000000000000001000000000111101110101001000100000000
000000000000000001000000001011001110101010000000100000
110000000000000001100110110111101111100000010100000010
100010100000001001000011110111101111010001110000000000

.logic_tile 18 30
000000000000001111100000000001101001001100111000000000
000000000000001111000000000000001010110011000000010000
000000000000000101100000000101101001001100111000000000
000000000000000000000000000000001110110011000011000000
000000000000000000000000000101101001001100111000000000
000000000000000000000000000000101010110011000000000000
000000000000000001000110110011001000001100111000000000
000000000000000000000010100000001100110011000001000000
000000000000000001000000000011001001001100111000000000
000000000000001111000000000000001100110011000011000000
000000000000001000000000000101101000001100111000000000
000000000000000111000000000000001000110011000011000000
000001000000000000000000000011001000001100111000000000
000010000000000000000000000000001000110011000001000000
000000000000000000000000000101101000001100110000000000
000000000000001111000000000011100000110011000010000000

.ramt_tile 19 30
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000101111100000000000000000000
100000000000000000000000000101011111000001000000000000
010000000000001000000111110000001010000011110000000000
110000000000001111000010010000010000000011110001000000
000000000000000111100000000000000000000000000100000000
000000000000000000100000001011000000000010001010000000
000000000000001001100011000000000000000000000000000000
000000000000000111000011110000000000000000000000000000
000010000000000000000000010000000000000000000000000000
000001000000000001000011100000000000000000000000000000
000000000000100000000000010000000000000000000000000000
000000000001010000000011100000000000000000000000000000
110000000000000000000000000011001100000000100000000000
010000000000000000000000000000011100000000100001000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000011110110000000
000000000000000000000000000000010000000011110000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111100000001101100000101001010100000000
110000000000000000000000000011000000000000000000100000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000010
000101010000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
000010000000000100
000011110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000111000110110
000000000000110100
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001111000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001001010000000100
000000000000000000
000000000000000000
000000000000000000
000001010000010010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 9 31
000000011000000010
000100001000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001000000000000100
000001010000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
010000000000000000
000000000000000100
000001110000000001
000000000000000000
000000000000000000

.io_tile 13 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000111110
000000000000011100
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000011010000000100
000011110000000001
000000000000000010
000011010000000000

.io_tile 14 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001000000000000100
000000000000000000
000000000000000000
000011010000000000
000000000000100010
000000000000010000
000000000000000100
000000000000000001
000001110000000010
000000000000000000

.io_tile 17 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000000
000000000000000000
000001011000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 19 31
000000000000000010
000100000000000000
000001111000000000
000000001000000001
000000000000101110
000000000000111100
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000001011000000010
000000000000110000
000000000000000100
000000000000000001
000010000000000010
000010110000000000

.io_tile 20 31
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 6 27
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 0 CLK12$SB_IO_IN_$glb_clk
.sym 5 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 6 CLK12$SB_IO_IN_$glb_clk
.sym 7 soc.spimemio.xfer_resetn_SB_LUT4_I3_O_$glb_sr
.sym 8 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 9 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O_$glb_sr
.sym 10 resetn_SB_LUT4_I2_O_$glb_ce
.sym 11 resetn_SB_LUT4_I3_O_$glb_sr
.sym 12 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 14 iomem_wdata[8]
.sym 18 iomem_wdata[4]
.sym 19 iomem_wdata[6]
.sym 24 iomem_wdata[5]
.sym 25 iomem_wdata[5]
.sym 26 iomem_wdata[4]
.sym 27 iomem_wdata[6]
.sym 28 iomem_wdata[13]
.sym 29 iomem_wdata[2]
.sym 30 iomem_wdata[14]
.sym 31 iomem_wdata[7]
.sym 32 iomem_wdata[7]
.sym 33 iomem_wdata[3]
.sym 34 iomem_wdata[0]
.sym 35 iomem_wdata[0]
.sym 36 iomem_wdata[10]
.sym 37 iomem_wdata[1]
.sym 38 iomem_wdata[1]
.sym 39 iomem_wdata[12]
.sym 40 iomem_wdata[15]
.sym 41 iomem_wdata[2]
.sym 42 iomem_wdata[9]
.sym 43 iomem_wdata[3]
.sym 44 iomem_wdata[11]
.sym 45 iomem_wdata[0]
.sym 46 iomem_wdata[8]
.sym 47 iomem_wdata[0]
.sym 48 iomem_wdata[1]
.sym 49 iomem_wdata[9]
.sym 50 iomem_wdata[1]
.sym 51 iomem_wdata[2]
.sym 52 iomem_wdata[10]
.sym 53 iomem_wdata[2]
.sym 54 iomem_wdata[3]
.sym 55 iomem_wdata[11]
.sym 56 iomem_wdata[3]
.sym 57 iomem_wdata[4]
.sym 58 iomem_wdata[12]
.sym 59 iomem_wdata[4]
.sym 60 iomem_wdata[5]
.sym 61 iomem_wdata[13]
.sym 62 iomem_wdata[5]
.sym 63 iomem_wdata[6]
.sym 64 iomem_wdata[14]
.sym 65 iomem_wdata[6]
.sym 66 iomem_wdata[7]
.sym 67 iomem_wdata[15]
.sym 68 iomem_wdata[7]
.sym 101 soc.memory.ram00_WREN
.sym 102 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 103 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 104 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 105 flash_io0_di_SB_LUT4_I2_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 106 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 107 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 108 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 116 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 117 flash_io2_di_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 119 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 120 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 121 flash_io3_di_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 122 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 123 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 131 soc.memory.rdata_1[0]
.sym 132 soc.memory.rdata_1[1]
.sym 133 soc.memory.rdata_1[2]
.sym 134 soc.memory.rdata_1[3]
.sym 135 soc.memory.rdata_1[4]
.sym 136 soc.memory.rdata_1[5]
.sym 137 soc.memory.rdata_1[6]
.sym 138 soc.memory.rdata_1[7]
.sym 147 iomem_wdata[6]
.sym 168 $PACKER_GND_NET
.sym 170 iomem_wdata[9]
.sym 183 iomem_addr[13]
.sym 204 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 205 soc.memory.rdata_1[5]
.sym 206 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 211 soc.memory.rdata_1[0]
.sym 213 soc.ram_ready
.sym 214 soc.ram_ready
.sym 215 soc.memory.rdata_1[1]
.sym 221 iomem_wdata[14]
.sym 226 soc.memory.rdata_0[15]
.sym 227 soc.memory.rdata_1[7]
.sym 228 iomem_wdata[11]
.sym 232 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 238 soc.memory.rdata_1[4]
.sym 247 soc.memory.wen[0]
.sym 249 soc.memory.wen[1]
.sym 250 soc.memory.rdata_0[10]
.sym 253 soc.memory.rdata_0[11]
.sym 255 iomem_wdata[3]
.sym 256 soc.memory.rdata_1[6]
.sym 257 soc.memory.rdata_1[9]
.sym 258 iomem_wdata[10]
.sym 259 soc.memory.rdata_1[10]
.sym 261 soc.memory.rdata_1[11]
.sym 264 soc.memory.rdata_1[12]
.sym 265 soc.memory.rdata_1[2]
.sym 266 iomem_wdata[3]
.sym 267 soc.memory.rdata_1[3]
.sym 268 iomem_addr[16]
.sym 269 soc.memory.rdata_0[0]
.sym 270 soc.memory.rdata_1[15]
.sym 271 soc.memory.rdata_0[1]
.sym 273 iomem_wdata[4]
.sym 274 iomem_wdata[5]
.sym 275 iomem_addr[2]
.sym 276 iomem_addr[2]
.sym 277 soc.memory.ram00_WREN
.sym 278 iomem_wdata[8]
.sym 279 iomem_wdata[8]
.sym 280 iomem_addr[16]
.sym 281 soc.memory.cs_0
.sym 282 iomem_wdata[0]
.sym 283 iomem_wdata[0]
.sym 284 soc.memory.rdata_0[7]
.sym 285 iomem_wdata[5]
.sym 286 iomem_wdata[1]
.sym 287 iomem_wdata[1]
.sym 288 iomem_wdata[12]
.sym 289 iomem_wdata[15]
.sym 290 soc.memory.rdata_0[12]
.sym 291 soc.memory.rdata_0[2]
.sym 292 iomem_addr[14]
.sym 293 soc.memory.rdata_0[3]
.sym 298 soc.memory.rdata_0[9]
.sym 306 iomem_wdata[13]
.sym 316 iomem_addr[5]
.sym 318 iomem_wdata[7]
.sym 319 iomem_wdata[7]
.sym 327 iomem_addr[12]
.sym 329 iomem_wdata[2]
.sym 334 iomem_wdata[2]
.sym 338 iomem_wdata[11]
.sym 348 iomem_addr[11]
.sym 349 soc.memory.rdata_0[15]
.sym 350 soc.memory.wen[1]
.sym 355 soc.memory.rdata_0[10]
.sym 356 soc.memory.wen[1]
.sym 358 iomem_addr[13]
.sym 359 CLK12$SB_IO_IN_$glb_clk
.sym 364 iomem_addr[14]
.sym 366 iomem_addr[7]
.sym 367 iomem_addr[8]
.sym 368 iomem_wdata[13]
.sym 370 iomem_wdata[15]
.sym 371 iomem_wdata[12]
.sym 374 iomem_wdata[10]
.sym 375 iomem_addr[10]
.sym 377 iomem_addr[5]
.sym 378 iomem_addr[4]
.sym 379 iomem_addr[12]
.sym 381 iomem_addr[15]
.sym 382 iomem_wdata[9]
.sym 383 iomem_addr[13]
.sym 385 iomem_addr[11]
.sym 386 iomem_addr[3]
.sym 387 iomem_addr[3]
.sym 388 iomem_wdata[14]
.sym 389 iomem_wdata[11]
.sym 390 iomem_addr[2]
.sym 391 iomem_addr[2]
.sym 392 iomem_wdata[8]
.sym 394 iomem_addr[6]
.sym 395 iomem_addr[9]
.sym 396 iomem_addr[10]
.sym 397 iomem_addr[2]
.sym 398 iomem_wdata[8]
.sym 399 iomem_addr[11]
.sym 400 iomem_addr[3]
.sym 401 iomem_wdata[9]
.sym 402 iomem_addr[12]
.sym 403 iomem_addr[4]
.sym 404 iomem_wdata[10]
.sym 405 iomem_addr[13]
.sym 406 iomem_addr[5]
.sym 407 iomem_wdata[11]
.sym 408 iomem_addr[14]
.sym 409 iomem_addr[6]
.sym 410 iomem_wdata[12]
.sym 411 iomem_addr[15]
.sym 412 iomem_addr[7]
.sym 413 iomem_wdata[13]
.sym 414 iomem_addr[2]
.sym 415 iomem_addr[8]
.sym 416 iomem_wdata[14]
.sym 417 iomem_addr[3]
.sym 418 iomem_addr[9]
.sym 419 iomem_wdata[15]
.sym 451 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 452 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_23_I1
.sym 453 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 454 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 455 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 456 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 457 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 458 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_28_I1
.sym 466 soc.memory.rdata_1[8]
.sym 467 soc.memory.rdata_1[9]
.sym 468 soc.memory.rdata_1[10]
.sym 469 soc.memory.rdata_1[11]
.sym 470 soc.memory.rdata_1[12]
.sym 471 soc.memory.rdata_1[13]
.sym 472 soc.memory.rdata_1[14]
.sym 473 soc.memory.rdata_1[15]
.sym 482 iomem_addr[4]
.sym 514 soc.memory.rdata_1[8]
.sym 515 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 516 soc.memory.rdata_1[13]
.sym 517 iomem_addr[8]
.sym 526 iomem_addr[7]
.sym 537 iomem_addr[10]
.sym 539 soc.ram_ready
.sym 547 iomem_addr[9]
.sym 548 iomem_wdata[13]
.sym 550 iomem_addr[15]
.sym 557 soc.simpleuart.recv_divcnt[21]
.sym 559 soc.memory.rdata_0[13]
.sym 562 soc.memory.rdata_0[4]
.sym 563 soc.memory.rdata_0[14]
.sym 564 iomem_addr[3]
.sym 565 iomem_addr[3]
.sym 566 iomem_wdata[14]
.sym 567 soc.memory.rdata_0[8]
.sym 569 soc.memory.rdata_0[9]
.sym 570 soc.simpleuart.recv_divcnt[14]
.sym 571 soc.memory.rdata_1[14]
.sym 572 iomem_addr[6]
.sym 573 soc.memory.rdata_0[11]
.sym 577 soc.memory.rdata_0[13]
.sym 582 iomem_addr[8]
.sym 583 iomem_addr[7]
.sym 584 iomem_wdata[13]
.sym 585 iomem_addr[10]
.sym 594 iomem_addr[12]
.sym 595 iomem_addr[11]
.sym 597 iomem_addr[9]
.sym 600 iomem_addr[5]
.sym 602 soc.memory.wen[0]
.sym 603 soc.memory.wen[0]
.sym 605 iomem_addr[4]
.sym 606 soc.memory.wen[1]
.sym 607 soc.memory.ram00_WREN
.sym 608 soc.memory.ram00_WREN
.sym 609 iomem_addr[13]
.sym 610 iomem_addr[6]
.sym 611 soc.memory.cs_0
.sym 612 iomem_addr[16]
.sym 614 iomem_addr[10]
.sym 615 soc.memory.wen[1]
.sym 617 soc.memory.wen[1]
.sym 619 iomem_addr[8]
.sym 620 iomem_addr[7]
.sym 621 iomem_addr[14]
.sym 622 iomem_addr[15]
.sym 623 soc.memory.wen[0]
.sym 624 iomem_addr[12]
.sym 625 iomem_addr[4]
.sym 626 soc.memory.wen[0]
.sym 627 iomem_addr[13]
.sym 628 iomem_addr[5]
.sym 629 soc.memory.wen[1]
.sym 630 iomem_addr[14]
.sym 631 iomem_addr[6]
.sym 632 soc.memory.wen[1]
.sym 633 iomem_addr[15]
.sym 634 iomem_addr[7]
.sym 635 soc.memory.wen[0]
.sym 636 soc.memory.ram00_WREN
.sym 637 iomem_addr[8]
.sym 638 soc.memory.wen[0]
.sym 639 soc.memory.ram00_WREN
.sym 640 iomem_addr[9]
.sym 641 soc.memory.wen[1]
.sym 642 iomem_addr[16]
.sym 643 iomem_addr[10]
.sym 644 soc.memory.wen[1]
.sym 645 soc.memory.cs_0
.sym 646 iomem_addr[11]
.sym 678 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 679 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_26_I1
.sym 680 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 681 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_24_I1
.sym 682 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 683 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 684 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 685 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 693 soc.memory.rdata_0[0]
.sym 694 soc.memory.rdata_0[1]
.sym 695 soc.memory.rdata_0[2]
.sym 696 soc.memory.rdata_0[3]
.sym 697 soc.memory.rdata_0[4]
.sym 698 soc.memory.rdata_0[5]
.sym 699 soc.memory.rdata_0[6]
.sym 700 soc.memory.rdata_0[7]
.sym 707 iomem_addr[11]
.sym 709 iomem_addr[9]
.sym 728 iomem_addr[13]
.sym 742 soc.simpleuart_reg_div_do[2]
.sym 743 soc.simpleuart_reg_div_do[1]
.sym 744 iomem_addr[12]
.sym 745 soc.memory.wen[0]
.sym 746 soc.simpleuart.recv_divcnt[15]
.sym 748 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 751 soc.simpleuart.recv_divcnt[5]
.sym 752 soc.memory.wen[0]
.sym 753 soc.simpleuart_reg_div_do[7]
.sym 756 soc.simpleuart.recv_divcnt[7]
.sym 760 soc.memory.rdata_0[5]
.sym 764 soc.simpleuart_reg_div_do[4]
.sym 768 soc.memory.ram00_WREN
.sym 775 soc.simpleuart.recv_divcnt[4]
.sym 781 iomem_addr[16]
.sym 785 iomem_addr[4]
.sym 786 soc.memory.wen[1]
.sym 787 soc.simpleuart.recv_divcnt[23]
.sym 788 iomem_addr[5]
.sym 790 soc.simpleuart.recv_divcnt[20]
.sym 793 iomem_wdata[3]
.sym 794 soc.simpleuart.recv_divcnt[22]
.sym 795 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 796 soc.simpleuart.recv_divcnt[0]
.sym 798 soc.memory.rdata_0[6]
.sym 800 iomem_addr[15]
.sym 806 iomem_addr[5]
.sym 807 iomem_wdata[7]
.sym 811 iomem_wdata[7]
.sym 812 iomem_addr[12]
.sym 823 $PACKER_VCC_NET
.sym 831 $PACKER_VCC_NET
.sym 838 $PACKER_GND_NET
.sym 846 $PACKER_GND_NET
.sym 852 $PACKER_GND_NET
.sym 855 $PACKER_GND_NET
.sym 858 $PACKER_GND_NET
.sym 861 $PACKER_GND_NET
.sym 864 $PACKER_VCC_NET
.sym 867 $PACKER_VCC_NET
.sym 905 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_17_I1
.sym 906 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 907 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 908 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 909 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 910 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_19_I1
.sym 911 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_20_I1
.sym 912 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 920 soc.memory.rdata_0[8]
.sym 921 soc.memory.rdata_0[9]
.sym 922 soc.memory.rdata_0[10]
.sym 923 soc.memory.rdata_0[11]
.sym 924 soc.memory.rdata_0[12]
.sym 925 soc.memory.rdata_0[13]
.sym 926 soc.memory.rdata_0[14]
.sym 927 soc.memory.rdata_0[15]
.sym 948 soc.simpleuart_reg_div_do[18]
.sym 968 soc.simpleuart_reg_div_do[19]
.sym 972 soc.simpleuart.recv_divcnt[13]
.sym 976 soc.simpleuart.recv_divcnt[12]
.sym 977 soc.simpleuart.recv_divcnt[17]
.sym 979 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 982 $PACKER_VCC_NET
.sym 1016 iomem_wdata[8]
.sym 1021 soc.simpleuart.recv_divcnt[30]
.sym 1022 iomem_wdata[8]
.sym 1024 soc.simpleuart_reg_div_do[20]
.sym 1025 soc.simpleuart.recv_divcnt[24]
.sym 1027 soc.simpleuart_reg_div_do[30]
.sym 1032 iomem_wdata[2]
.sym 1036 iomem_wdata[11]
.sym 1141 gpio_led_r[6]
.sym 1164 gpio_led_r[6]
.sym 1223 iomem_addr[11]
.sym 1225 soc.simpleuart_reg_div_do[22]
.sym 1227 iomem_wdata[0]
.sym 1228 iomem_addr[14]
.sym 1231 iomem_wdata[12]
.sym 1233 iomem_wdata[15]
.sym 1236 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_29_I1
.sym 1237 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_28_I1
.sym 1346 $PACKER_GND_NET
.sym 1385 soc.simpleuart.recv_divcnt[4]
.sym 1388 soc.simpleuart_reg_div_do[28]
.sym 1393 soc.simpleuart.recv_divcnt[6]
.sym 1394 soc.simpleuart.recv_divcnt[5]
.sym 1395 soc.simpleuart.recv_divcnt[7]
.sym 1399 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 1400 soc.simpleuart.recv_divcnt[1]
.sym 1406 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_19_I1
.sym 1408 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 1427 iomem_addr[10]
.sym 1429 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 1430 iomem_addr[7]
.sym 1431 iomem_addr[8]
.sym 1432 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 1436 iomem_wdata[14]
.sym 1439 soc.simpleuart.recv_divcnt[12]
.sym 1440 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_17_I1
.sym 1442 iomem_addr[6]
.sym 1453 iomem_wdata[13]
.sym 1578 iomem_wdata[9]
.sym 1593 soc.simpleuart.send_divcnt[6]
.sym 1594 iomem_addr[12]
.sym 1595 iomem_addr[5]
.sym 1596 soc.simpleuart.recv_divcnt[8]
.sym 1599 soc.simpleuart.recv_divcnt[13]
.sym 1601 soc.simpleuart.recv_divcnt[14]
.sym 1602 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_25_I1
.sym 1606 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 1608 soc.simpleuart.recv_divcnt[9]
.sym 1614 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_24_I1
.sym 1616 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_27_I1
.sym 1619 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 1637 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_26_I1
.sym 1638 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_30_I1
.sym 1640 soc.cpu.mem_rdata_q[12]
.sym 1643 iomem_wdata[3]
.sym 1645 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_20_I1
.sym 1649 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_22_I1
.sym 1650 soc.cpu.mem_rdata_q[13]
.sym 1651 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_18_I1
.sym 1654 iomem_wdata[7]
.sym 1658 iomem_wdata[7]
.sym 1801 soc.simpleuart.send_divcnt[9]
.sym 1804 soc.simpleuart.send_divcnt[11]
.sym 1807 soc.simpleuart.recv_divcnt[17]
.sym 1809 soc.simpleuart.recv_divcnt[20]
.sym 1811 soc.simpleuart.recv_divcnt[21]
.sym 1813 soc.simpleuart.send_divcnt[10]
.sym 1814 soc.simpleuart.recv_divcnt[22]
.sym 1815 soc.simpleuart.recv_divcnt[16]
.sym 1816 soc.simpleuart.recv_divcnt[23]
.sym 1824 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_21_I1
.sym 1835 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 1844 soc.simpleuart.send_divcnt[8]
.sym 1846 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_23_I1
.sym 1849 iomem_wdata[8]
.sym 1853 soc.cpu.mem_rdata_q[13]
.sym 1854 soc.simpleuart.recv_divcnt[30]
.sym 1855 iomem_wdata[8]
.sym 1856 soc.simpleuart_reg_div_do[30]
.sym 1857 soc.simpleuart_reg_div_do[20]
.sym 1860 soc.simpleuart.recv_divcnt[25]
.sym 1864 iomem_wdata[2]
.sym 1868 iomem_wdata[11]
.sym 1965 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 1966 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 1967 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_20_I1
.sym 1968 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 1969 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_22_I1
.sym 1970 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_18_I1
.sym 1971 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 1972 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 2008 soc.simpleuart_reg_div_do[23]
.sym 2028 soc.simpleuart.send_divcnt[17]
.sym 2030 soc.simpleuart.send_divcnt[16]
.sym 2036 soc.simpleuart.recv_divcnt[28]
.sym 2038 soc.simpleuart.recv_divcnt[29]
.sym 2039 soc.simpleuart.recv_divcnt[31]
.sym 2041 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 2075 soc.simpleuart.recv_divcnt[24]
.sym 2076 soc.cpu.mem_rdata_q[14]
.sym 2077 iomem_addr[14]
.sym 2078 iomem_wdata[15]
.sym 2081 iomem_wdata[0]
.sym 2193 soc.cpu.instr_or
.sym 2194 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 2196 soc.cpu.instr_sub
.sym 2197 soc.cpu.instr_sra
.sym 2201 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 2238 soc.simpleuart.send_divcnt[25]
.sym 2240 soc.simpleuart.send_divcnt[24]
.sym 2245 soc.simpleuart_reg_div_do[31]
.sym 2247 soc.simpleuart_reg_div_do[25]
.sym 2249 soc.simpleuart_reg_div_do[24]
.sym 2282 soc.simpleuart.send_divcnt[30]
.sym 2284 soc.simpleuart_reg_div_do[17]
.sym 2294 iomem_wdata[14]
.sym 2302 iomem_wdata[13]
.sym 2396 soc.cpu.instr_add
.sym 2397 soc.cpu.instr_or_SB_LUT4_I3_1_O
.sym 2398 soc.cpu.instr_ori
.sym 2399 soc.cpu.instr_sll
.sym 2400 soc.cpu.instr_srl
.sym 2401 soc.cpu.instr_add_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 2402 soc.cpu.instr_add_SB_LUT4_I1_O
.sym 2403 soc.cpu.instr_slli_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 2417 soc.cpu.instr_sub
.sym 2445 soc.cpu.instr_sub
.sym 2471 soc.cpu.instr_sub
.sym 2487 soc.cpu.cpu_state[5]
.sym 2492 soc.cpu.mem_rdata_q[12]
.sym 2495 soc.cpu.mem_rdata_q[13]
.sym 2500 soc.cpu.instr_sub
.sym 2505 iomem_wdata[7]
.sym 2509 iomem_wdata[7]
.sym 2604 soc.cpu.instr_addi_SB_LUT4_I2_O
.sym 2605 soc.cpu.instr_bltu
.sym 2606 soc.cpu.instr_addi
.sym 2607 soc.cpu.instr_xori
.sym 2608 soc.cpu.instr_xor
.sym 2609 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 2610 soc.cpu.instr_bltu_SB_LUT4_I2_1_O
.sym 2611 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 2657 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 2676 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 2696 soc.cpu.mem_rdata_q[13]
.sym 2698 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 2700 iomem_wdata[8]
.sym 2701 soc.cpu.cpu_state[5]
.sym 2702 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 2703 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 2705 gpio_led_r[0]
.sym 2706 iomem_wdata[8]
.sym 2709 soc.cpu.mem_rdata_q[13]
.sym 2711 soc.cpu.instr_bltu
.sym 2714 iomem_wdata[11]
.sym 2722 iomem_wdata[2]
.sym 2813 soc.cpu.instr_bne
.sym 2814 soc.cpu.instr_sltiu
.sym 2815 soc.cpu.instr_bge
.sym 2816 soc.cpu.instr_slt
.sym 2817 soc.cpu.instr_bne_SB_LUT4_I2_O
.sym 2818 soc.cpu.instr_sltu
.sym 2819 soc.cpu.instr_slti
.sym 2820 soc.cpu.instr_blt
.sym 2832 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 2843 resetn
.sym 2861 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 2862 soc.cpu.mem_do_wdata
.sym 2864 soc.cpu.is_alu_reg_imm
.sym 2865 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 2868 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 2869 soc.cpu.mem_rdata_q[12]
.sym 2870 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 2884 soc.cpu.mem_rdata_q[13]
.sym 2908 soc.cpu.mem_do_wdata_SB_DFFESR_Q_E
.sym 2910 iomem_wdata[15]
.sym 2914 iomem_wdata[0]
.sym 2916 soc.cpu.mem_rdata_q[14]
.sym 2917 soc.cpu.mem_rdata_q[14]
.sym 3026 soc.cpu.is_slti_blt_slt_SB_LUT4_I2_O
.sym 3027 soc.cpu.is_slti_blt_slt
.sym 3028 soc.cpu.is_sltiu_bltu_sltu
.sym 3029 soc.cpu.alu_out_SB_LUT4_O_31_I2
.sym 3032 soc.cpu.instr_slt_SB_LUT4_I3_O
.sym 3062 soc.cpu.irq_mask[1]
.sym 3067 soc.cpu.cpu_state[2]
.sym 3070 soc.cpu.mem_rdata_q[12]
.sym 3092 soc.cpu.instr_sw_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 3109 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 3147 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 3151 iomem_wdata[13]
.sym 3260 iomem_addr[13]
.sym 3346 soc.cpu.pcpi_rs1[23]
.sym 3348 soc.cpu.instr_bge_SB_LUT4_I3_I1
.sym 3349 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I1
.sym 3350 soc.cpu.instr_sub
.sym 3355 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 3363 iomem_wdata[7]
.sym 3456 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 3457 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 3458 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 3459 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 3460 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I2
.sym 3461 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 3462 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 3463 soc.cpu.instr_bge_SB_LUT4_I3_I1
.sym 3467 iomem_wdata[27]
.sym 3485 iomem_wdata[19]
.sym 3527 iomem_wdata[11]
.sym 3538 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 3548 soc.cpu.latched_is_lb_SB_DFFESR_Q_E
.sym 3552 soc.cpu.pcpi_rs1[7]
.sym 3553 soc.cpu.cpu_state[5]
.sym 3556 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 3558 gpio_led_r[0]
.sym 3560 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0
.sym 3563 soc.cpu.pcpi_rs1[0]
.sym 3574 iomem_wdata[2]
.sym 3675 iomem_wdata[22]
.sym 3683 soc.cpu.pcpi_rs1[29]
.sym 3695 soc.cpu.mem_rdata_q[26]
.sym 3698 gpio_led_r[6]
.sym 3712 $PACKER_VCC_NET
.sym 3724 soc.cpu.pcpi_rs1[6]
.sym 3727 soc.cpu.pcpi_rs1[16]
.sym 3735 soc.cpu.alu_out_q[1]
.sym 3739 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 3760 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 3761 soc.cpu.pcpi_rs2[8]
.sym 3762 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 3765 iomem_wdata[0]
.sym 3767 soc.cpu.mem_la_wdata[2]
.sym 3768 soc.cpu.mem_la_wdata[4]
.sym 3769 soc.cpu.mem_la_wdata[7]
.sym 3883 soc.cpu.pcpi_rs1[13]
.sym 3924 soc.cpu.mem_la_wdata[1]
.sym 3933 iomem_wdata[13]
.sym 3936 soc.cpu.mem_la_wdata[3]
.sym 3938 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 3969 soc.cpu.mem_la_wdata[5]
.sym 3970 soc.cpu.alu_out_SB_LUT4_O_29_I3_SB_LUT4_O_I2
.sym 3972 soc.cpu.mem_la_wdata[0]
.sym 3976 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 3980 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 4111 iomem_wdata[9]
.sym 4151 soc.cpu.pcpi_rs2[13]
.sym 4154 soc.cpu.pcpi_rs2[12]
.sym 4158 soc.cpu.pcpi_rs2[12]
.sym 4159 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 4166 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 4182 soc.cpu.pcpi_rs2[10]
.sym 4191 soc.cpu.pcpi_rs2[9]
.sym 4192 soc.cpu.pcpi_rs2[11]
.sym 4194 soc.cpu.pcpi_rs2[10]
.sym 4197 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 4199 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I1
.sym 4201 soc.cpu.alu_out_SB_LUT4_O_11_I1_SB_LUT4_O_I2
.sym 4203 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 4204 soc.cpu.pcpi_rs2[22]
.sym 4205 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 4206 soc.cpu.pcpi_rs2[25]
.sym 4207 soc.cpu.alu_out_SB_LUT4_O_30_I3_SB_LUT4_O_I2
.sym 4213 iomem_wdata[7]
.sym 4218 soc.cpu.pcpi_rs2[10]
.sym 4319 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0
.sym 4340 soc.cpu.pcpi_rs2[21]
.sym 4354 iomem_wdata[12]
.sym 4378 iomem_wdata[2]
.sym 4380 soc.cpu.pcpi_rs2[16]
.sym 4386 soc.cpu.pcpi_rs2[16]
.sym 4387 soc.cpu.pcpi_rs2[15]
.sym 4423 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 4425 soc.cpu.alu_out_SB_LUT4_O_27_I1_SB_LUT4_O_I2
.sym 4429 gpio_led_r[0]
.sym 4430 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0
.sym 4432 soc.cpu.cpu_state[5]
.sym 4433 soc.cpu.pcpi_rs1[5]
.sym 4434 soc.cpu.pcpi_rs1[7]
.sym 4539 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 4540 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I1
.sym 4541 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 4542 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 4543 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 4544 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 4545 soc.cpu.instr_bne_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 4546 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 4584 soc.cpu.decoded_imm_j[29]
.sym 4602 soc.cpu.pcpi_rs2[28]
.sym 4614 soc.cpu.pcpi_rs2[24]
.sym 4616 $PACKER_VCC_NET
.sym 4636 soc.cpu.pcpi_rs2[27]
.sym 4645 soc.cpu.pcpi_rs2[28]
.sym 4651 soc.cpu.pcpi_rs2[8]
.sym 4652 soc.cpu.alu_out_SB_LUT4_O_19_I1_SB_LUT4_O_I2
.sym 4653 soc.cpu.pcpi_rs2[17]
.sym 4654 soc.cpu.mem_la_wdata[7]
.sym 4655 soc.cpu.pcpi_rs2[31]
.sym 4656 soc.cpu.pcpi_rs1[25]
.sym 4657 soc.cpu.pcpi_rs2[30]
.sym 4658 soc.cpu.mem_la_wdata[4]
.sym 4661 soc.cpu.pcpi_rs1[26]
.sym 4663 soc.cpu.pcpi_rs2[28]
.sym 4667 soc.cpu.pcpi_rs2[27]
.sym 4670 soc.cpu.pcpi_rs2[24]
.sym 4766 soc.cpu.alu_out_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 4768 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 4769 soc.cpu.alu_out_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 4770 soc.cpu.alu_out_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 4772 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 4811 soc.cpu.cpuregs_wrdata[7]
.sym 4863 soc.cpu.pcpi_rs1[8]
.sym 4876 soc.cpu.pcpi_rs1[27]
.sym 4877 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 4879 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 4881 soc.cpu.mem_la_wdata[5]
.sym 4882 soc.cpu.alu_out_SB_LUT4_O_29_I3_SB_LUT4_O_I2
.sym 4883 soc.cpu.pcpi_rs2[29]
.sym 4886 soc.cpu.mem_la_wdata[0]
.sym 4887 soc.cpu.pcpi_rs2[19]
.sym 4888 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I2
.sym 4991 soc.cpu.alu_out_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 4992 soc.cpu.alu_out_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 4993 soc.cpu.alu_out_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 4994 soc.cpu.alu_out_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 4995 soc.cpu.alu_out_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 4996 soc.cpu.alu_out_SB_LUT4_O_28_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 4997 soc.cpu.alu_out_SB_LUT4_O_30_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 4998 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 5001 soc.cpu.alu_out_q[14]
.sym 5021 soc.cpu.alu_out_q[13]
.sym 5042 soc.cpu.pcpi_rs2[10]
.sym 5055 soc.cpu.pcpi_rs2[12]
.sym 5073 iomem_wdata[7]
.sym 5084 soc.cpu.pcpi_rs2[13]
.sym 5087 soc.cpu.alu_out_SB_LUT4_O_11_I1_SB_LUT4_O_I2
.sym 5089 soc.cpu.alu_out_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 5091 soc.cpu.alu_out_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 5092 soc.cpu.pcpi_rs1[1]
.sym 5093 soc.cpu.alu_out_SB_LUT4_O_30_I3_SB_LUT4_O_I2
.sym 5094 soc.cpu.pcpi_rs2[22]
.sym 5198 soc.cpu.alu_out_SB_LUT4_O_30_I3_SB_LUT4_O_I2
.sym 5199 soc.cpu.alu_out_SB_LUT4_O_29_I3_SB_LUT4_O_I2
.sym 5200 soc.cpu.alu_out_SB_LUT4_O_28_I3_SB_LUT4_O_I2
.sym 5201 soc.cpu.alu_out_SB_LUT4_O_27_I1_SB_LUT4_O_I2
.sym 5202 soc.cpu.alu_out_SB_LUT4_O_26_I3_SB_LUT4_O_I2
.sym 5203 soc.cpu.alu_out_SB_LUT4_O_25_I3_SB_LUT4_O_I2
.sym 5204 soc.cpu.alu_out_SB_LUT4_O_24_I3_SB_LUT4_O_I2
.sym 5208 soc.cpu.pcpi_rs2[15]
.sym 5219 soc.cpu.alu_out_q[19]
.sym 5230 iomem_wdata[0]
.sym 5246 soc.cpu.mem_la_wdata[7]
.sym 5268 soc.cpu.pcpi_rs2[11]
.sym 5292 soc.cpu.pcpi_rs2[23]
.sym 5293 soc.cpu.alu_out_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 5294 soc.cpu.alu_out_SB_LUT4_O_27_I1_SB_LUT4_O_I2
.sym 5298 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I2
.sym 5299 gpio_led_r[0]
.sym 5301 soc.cpu.pcpi_rs1[0]
.sym 5302 soc.cpu.pcpi_rs1[5]
.sym 5303 soc.cpu.cpu_state[5]
.sym 5304 soc.cpu.pcpi_rs1[7]
.sym 5405 soc.cpu.alu_out_SB_LUT4_O_23_I3_SB_LUT4_O_I2
.sym 5406 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 5407 soc.cpu.alu_out_SB_LUT4_O_21_I3_SB_LUT4_O_I2
.sym 5408 soc.cpu.alu_out_SB_LUT4_O_20_I3_SB_LUT4_O_I2
.sym 5409 soc.cpu.alu_out_SB_LUT4_O_19_I1_SB_LUT4_O_I2
.sym 5410 soc.cpu.alu_out_SB_LUT4_O_18_I3_SB_LUT4_O_I2
.sym 5411 soc.cpu.alu_out_SB_LUT4_O_17_I3_SB_LUT4_O_I2
.sym 5412 soc.cpu.alu_out_SB_LUT4_O_16_I3_SB_LUT4_O_I2
.sym 5422 soc.cpu.pcpi_rs1[6]
.sym 5454 soc.cpu.alu_out_SB_LUT4_O_25_I3_SB_LUT4_O_I2
.sym 5456 soc.cpu.alu_out_SB_LUT4_O_28_I3_SB_LUT4_O_I2
.sym 5487 soc.cpu.pcpi_rs2[24]
.sym 5499 soc.cpu.pcpi_rs1[2]
.sym 5502 soc.cpu.alu_out_SB_LUT4_O_19_I1_SB_LUT4_O_I2
.sym 5505 soc.cpu.pcpi_rs1[16]
.sym 5507 soc.cpu.pcpi_rs1[26]
.sym 5508 soc.cpu.pcpi_rs1[4]
.sym 5511 soc.cpu.alu_out_SB_LUT4_O_24_I3_SB_LUT4_O_I2
.sym 5512 soc.cpu.pcpi_rs2[30]
.sym 5518 soc.cpu.pcpi_rs2[27]
.sym 5521 soc.cpu.pcpi_rs2[28]
.sym 5614 soc.cpu.alu_out_SB_LUT4_O_15_I3_SB_LUT4_O_I2
.sym 5615 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I2
.sym 5616 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I2
.sym 5617 soc.cpu.alu_out_SB_LUT4_O_12_I3_SB_LUT4_O_I2
.sym 5618 soc.cpu.alu_out_SB_LUT4_O_11_I1_SB_LUT4_O_I2
.sym 5619 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I2
.sym 5620 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2
.sym 5621 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.sym 5641 soc.cpu.pcpi_rs2[16]
.sym 5645 soc.cpu.pcpi_rs2[21]
.sym 5647 soc.cpu.pcpi_rs2[10]
.sym 5669 soc.cpu.alu_out_SB_LUT4_O_18_I3_SB_LUT4_O_I2
.sym 5672 soc.cpu.pcpi_rs1[12]
.sym 5675 soc.cpu.pcpi_rs2[18]
.sym 5676 soc.cpu.alu_out_SB_LUT4_O_23_I3_SB_LUT4_O_I2
.sym 5677 soc.cpu.pcpi_rs1[9]
.sym 5678 soc.cpu.pcpi_rs1[14]
.sym 5679 soc.cpu.pcpi_rs1[13]
.sym 5684 soc.cpu.pcpi_rs1[11]
.sym 5685 soc.cpu.alu_out_SB_LUT4_O_16_I3_SB_LUT4_O_I2
.sym 5696 soc.cpu.pcpi_rs1[8]
.sym 5707 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 5712 soc.cpu.pcpi_rs1[29]
.sym 5715 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2
.sym 5719 soc.cpu.pcpi_rs1[21]
.sym 5721 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I2
.sym 5826 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 5827 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 5828 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 5829 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 5830 soc.cpu.alu_out_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 5831 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I2
.sym 5832 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 5833 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 5860 soc.cpu.pcpi_rs1[22]
.sym 5912 soc.cpu.pcpi_rs1[20]
.sym 5938 soc.cpu.alu_out_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 5941 soc.cpu.alu_out_SB_LUT4_O_11_I1_SB_LUT4_O_I2
.sym 6053 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 6054 soc.cpu.alu_out_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 6055 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 6056 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 6057 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 6058 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 6060 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 6080 gpio_led_r[6]
.sym 6121 soc.cpu.pcpi_rs1[27]
.sym 6123 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I2
.sym 6124 soc.cpu.pcpi_rs1[28]
.sym 6129 soc.cpu.pcpi_rs1[25]
.sym 6130 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 6159 soc.cpu.pcpi_rs1[24]
.sym 6161 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 6163 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 6306 gpio_led_r[6]
.sym 6344 soc.cpu.pcpi_rs2[24]
.sym 6353 soc.cpu.pcpi_rs2[30]
.sym 6377 soc.cpu.pcpi_rs2[27]
.sym 6387 soc.cpu.pcpi_rs2[26]
.sym 6390 soc.cpu.pcpi_rs2[28]
.sym 6675 soc.simpleuart.recv_state[2]
.sym 6676 soc.simpleuart.recv_state[3]
.sym 6677 flash_clk_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 6678 soc.simpleuart.recv_state[1]
.sym 6679 flash_csb_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 6680 soc.simpleuart.recv_state_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 6716 soc.memory.rdata_0[9]
.sym 6717 soc.memory.rdata_0[11]
.sym 6718 soc.memory.wen[0]
.sym 6720 soc.memory.wen[1]
.sym 6721 soc.memory.rdata_1[9]
.sym 6723 soc.memory.rdata_1[10]
.sym 6725 soc.memory.rdata_1[11]
.sym 6727 soc.memory.rdata_0[10]
.sym 6729 soc.memory.rdata_0[15]
.sym 6730 soc.memory.rdata_1[1]
.sym 6731 iomem_addr[16]
.sym 6732 soc.memory.rdata_0[0]
.sym 6734 soc.memory.rdata_0[1]
.sym 6736 soc.memory.rdata_1[0]
.sym 6738 soc.memory.rdata_0[7]
.sym 6741 soc.memory.rdata_1[15]
.sym 6742 soc.memory.rdata_1[7]
.sym 6745 soc.ram_ready
.sym 6746 soc.ram_ready
.sym 6749 soc.memory.wen[1]
.sym 6751 soc.memory.wen[0]
.sym 6754 soc.memory.rdata_0[15]
.sym 6756 soc.memory.rdata_1[15]
.sym 6757 iomem_addr[16]
.sym 6761 soc.memory.rdata_0[10]
.sym 6762 iomem_addr[16]
.sym 6763 soc.memory.rdata_1[10]
.sym 6766 soc.memory.rdata_0[9]
.sym 6767 iomem_addr[16]
.sym 6769 soc.memory.rdata_1[9]
.sym 6772 soc.ram_ready
.sym 6773 soc.memory.rdata_1[0]
.sym 6774 iomem_addr[16]
.sym 6775 soc.memory.rdata_0[0]
.sym 6778 soc.ram_ready
.sym 6779 iomem_addr[16]
.sym 6780 soc.memory.rdata_0[1]
.sym 6781 soc.memory.rdata_1[1]
.sym 6784 soc.memory.rdata_1[7]
.sym 6785 soc.memory.rdata_0[7]
.sym 6786 iomem_addr[16]
.sym 6787 soc.ram_ready
.sym 6791 soc.memory.rdata_0[11]
.sym 6792 soc.memory.rdata_1[11]
.sym 6793 iomem_addr[16]
.sym 6825 soc.simpleuart.recv_state_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 6826 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 6827 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.sym 6828 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 6829 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_29_I1
.sym 6830 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 6831 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_22_I1
.sym 6832 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 6838 soc.memory.rdata_1[4]
.sym 6839 soc.ram_ready
.sym 6841 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 6842 iomem_wdata[5]
.sym 6843 iomem_wdata[5]
.sym 6845 soc.memory.rdata_0[4]
.sym 6847 flash_io0_di_SB_LUT4_I2_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 6869 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 6873 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 6875 soc.memory.rdata_0[5]
.sym 6876 soc.memory.ram00_WREN
.sym 6877 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 6879 soc.simpleuart.recv_divcnt[6]
.sym 6880 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 6885 soc.simpleuart.recv_divcnt[3]
.sym 6886 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 6887 iomem_addr[16]
.sym 6888 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 6890 flash_io2_di_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 6891 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 6902 soc.memory.rdata_1[6]
.sym 6903 soc.memory.rdata_0[6]
.sym 6904 soc.memory.rdata_1[3]
.sym 6907 iomem_addr[16]
.sym 6908 iomem_addr[16]
.sym 6910 soc.memory.rdata_1[2]
.sym 6911 soc.memory.rdata_1[12]
.sym 6912 soc.memory.rdata_0[13]
.sym 6915 soc.memory.rdata_1[8]
.sym 6917 soc.memory.rdata_1[13]
.sym 6919 soc.memory.rdata_0[8]
.sym 6920 soc.ram_ready
.sym 6923 soc.memory.rdata_1[14]
.sym 6926 soc.memory.rdata_0[2]
.sym 6927 soc.memory.rdata_0[12]
.sym 6928 soc.memory.rdata_0[3]
.sym 6931 soc.memory.rdata_0[14]
.sym 6936 iomem_addr[16]
.sym 6937 soc.memory.rdata_0[14]
.sym 6938 soc.memory.rdata_1[14]
.sym 6941 soc.memory.rdata_0[2]
.sym 6942 iomem_addr[16]
.sym 6943 soc.memory.rdata_1[2]
.sym 6944 soc.ram_ready
.sym 6954 soc.memory.rdata_0[12]
.sym 6955 iomem_addr[16]
.sym 6956 soc.memory.rdata_1[12]
.sym 6959 soc.memory.rdata_1[8]
.sym 6960 soc.memory.rdata_0[8]
.sym 6962 iomem_addr[16]
.sym 6965 iomem_addr[16]
.sym 6966 soc.memory.rdata_1[3]
.sym 6967 soc.memory.rdata_0[3]
.sym 6968 soc.ram_ready
.sym 6971 soc.memory.rdata_1[13]
.sym 6972 soc.memory.rdata_0[13]
.sym 6974 iomem_addr[16]
.sym 6977 soc.memory.rdata_0[6]
.sym 6978 soc.memory.rdata_1[6]
.sym 6979 iomem_addr[16]
.sym 7016 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 7020 soc.simpleuart.recv_divcnt[0]
.sym 7021 soc.memory.rdata_0[6]
.sym 7022 flash_io3_di_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 7023 iomem_addr[9]
.sym 7024 iomem_wdata[10]
.sym 7025 soc.simpleuart_reg_div_do[7]
.sym 7028 iomem_wdata[3]
.sym 7029 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 7030 iomem_addr[15]
.sym 7033 soc.simpleuart.recv_divcnt[9]
.sym 7034 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 7035 soc.simpleuart.recv_divcnt[10]
.sym 7036 soc.simpleuart.recv_divcnt[8]
.sym 7038 soc.simpleuart_reg_div_do[9]
.sym 7040 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_22_I1
.sym 7041 soc.simpleuart_reg_div_do[15]
.sym 7042 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 7058 soc.simpleuart.recv_divcnt[4]
.sym 7059 soc.simpleuart.recv_divcnt[10]
.sym 7062 soc.simpleuart.recv_divcnt[23]
.sym 7065 soc.simpleuart.recv_divcnt[15]
.sym 7069 soc.simpleuart.recv_divcnt[6]
.sym 7074 soc.simpleuart.recv_divcnt[3]
.sym 7076 soc.simpleuart.recv_divcnt[7]
.sym 7080 soc.simpleuart.recv_divcnt[5]
.sym 7084 soc.simpleuart.recv_divcnt[5]
.sym 7089 soc.simpleuart.recv_divcnt[15]
.sym 7094 soc.simpleuart.recv_divcnt[23]
.sym 7103 soc.simpleuart.recv_divcnt[3]
.sym 7108 soc.simpleuart.recv_divcnt[4]
.sym 7115 soc.simpleuart.recv_divcnt[6]
.sym 7118 soc.simpleuart.recv_divcnt[7]
.sym 7124 soc.simpleuart.recv_divcnt[10]
.sym 7167 iomem_addr[16]
.sym 7168 iomem_addr[2]
.sym 7169 soc.simpleuart_reg_div_do[5]
.sym 7172 soc.simpleuart_reg_div_do[5]
.sym 7173 soc.simpleuart_reg_div_do[30]
.sym 7174 iomem_wdata[4]
.sym 7175 iomem_addr[16]
.sym 7176 iomem_addr[2]
.sym 7178 soc.simpleuart_reg_div_do[20]
.sym 7180 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 7186 soc.simpleuart_reg_div_do[3]
.sym 7187 soc.simpleuart.recv_divcnt[18]
.sym 7188 soc.simpleuart_reg_div_do[6]
.sym 7189 soc.simpleuart.recv_divcnt[19]
.sym 7196 soc.simpleuart.recv_divcnt[19]
.sym 7198 soc.simpleuart.recv_divcnt[18]
.sym 7200 soc.simpleuart_reg_div_do[17]
.sym 7201 soc.simpleuart_reg_div_do[19]
.sym 7202 soc.simpleuart_reg_div_do[13]
.sym 7204 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 7205 soc.simpleuart_reg_div_do[14]
.sym 7206 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 7208 soc.simpleuart.recv_divcnt[14]
.sym 7211 soc.simpleuart_reg_div_do[18]
.sym 7213 soc.simpleuart.recv_divcnt[13]
.sym 7214 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 7215 soc.simpleuart.recv_divcnt[19]
.sym 7216 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 7217 soc.simpleuart.recv_divcnt[9]
.sym 7220 soc.simpleuart.recv_divcnt[8]
.sym 7224 soc.simpleuart.recv_divcnt[17]
.sym 7225 soc.simpleuart.recv_divcnt[12]
.sym 7229 soc.simpleuart_reg_div_do[17]
.sym 7230 soc.simpleuart_reg_div_do[19]
.sym 7231 soc.simpleuart.recv_divcnt[19]
.sym 7232 soc.simpleuart.recv_divcnt[17]
.sym 7238 soc.simpleuart.recv_divcnt[12]
.sym 7241 soc.simpleuart_reg_div_do[13]
.sym 7242 soc.simpleuart.recv_divcnt[13]
.sym 7243 soc.simpleuart_reg_div_do[14]
.sym 7244 soc.simpleuart.recv_divcnt[14]
.sym 7247 soc.simpleuart.recv_divcnt[14]
.sym 7253 soc.simpleuart_reg_div_do[18]
.sym 7254 soc.simpleuart_reg_div_do[19]
.sym 7255 soc.simpleuart.recv_divcnt[18]
.sym 7256 soc.simpleuart.recv_divcnt[19]
.sym 7261 soc.simpleuart.recv_divcnt[9]
.sym 7266 soc.simpleuart.recv_divcnt[8]
.sym 7271 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 7272 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 7273 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 7274 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 7316 soc.simpleuart_reg_div_do[14]
.sym 7317 iomem_wdata[1]
.sym 7319 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_27_I1
.sym 7320 soc.simpleuart_reg_div_do[17]
.sym 7321 iomem_wdata[1]
.sym 7322 soc.simpleuart_reg_div_do[13]
.sym 7323 soc.simpleuart_reg_div_do[12]
.sym 7324 soc.memory.cs_0
.sym 7325 soc.simpleuart_reg_div_do[14]
.sym 7326 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 7327 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 7328 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 7332 soc.simpleuart_reg_div_do[29]
.sym 7333 soc.simpleuart_reg_div_do[25]
.sym 7335 soc.simpleuart_reg_div_do[16]
.sym 7336 soc.simpleuart_reg_div_do[20]
.sym 7337 soc.simpleuart_reg_div_do[19]
.sym 7344 soc.simpleuart.recv_divcnt[22]
.sym 7346 soc.simpleuart_reg_div_do[2]
.sym 7347 soc.simpleuart_reg_div_do[22]
.sym 7348 soc.simpleuart.recv_divcnt[20]
.sym 7352 soc.simpleuart.recv_divcnt[22]
.sym 7360 soc.simpleuart_reg_div_do[20]
.sym 7363 soc.simpleuart.recv_divcnt[30]
.sym 7367 soc.simpleuart.recv_divcnt[24]
.sym 7371 soc.simpleuart.recv_divcnt[18]
.sym 7373 soc.simpleuart.recv_divcnt[19]
.sym 7379 soc.simpleuart.recv_divcnt[20]
.sym 7384 soc.simpleuart.recv_divcnt[24]
.sym 7388 soc.simpleuart.recv_divcnt[22]
.sym 7389 soc.simpleuart.recv_divcnt[20]
.sym 7390 soc.simpleuart_reg_div_do[22]
.sym 7391 soc.simpleuart_reg_div_do[20]
.sym 7395 soc.simpleuart.recv_divcnt[30]
.sym 7401 soc.simpleuart_reg_div_do[2]
.sym 7408 soc.simpleuart.recv_divcnt[19]
.sym 7415 soc.simpleuart.recv_divcnt[18]
.sym 7418 soc.simpleuart.recv_divcnt[22]
.sym 7456 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 7461 soc.simpleuart.recv_divcnt[12]
.sym 7462 soc.simpleuart_reg_div_do[23]
.sym 7463 iomem_addr[3]
.sym 7464 soc.simpleuart_reg_div_do[2]
.sym 7465 iomem_addr[3]
.sym 7467 soc.simpleuart.recv_divcnt[14]
.sym 7472 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_21_I1
.sym 7473 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 7477 soc.simpleuart.recv_divcnt[3]
.sym 7481 soc.simpleuart.recv_divcnt[2]
.sym 7484 iomem_addr[16]
.sym 7491 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_30_I1
.sym 7492 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 7493 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 7494 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 7495 soc.simpleuart.recv_divcnt[3]
.sym 7496 soc.simpleuart.recv_divcnt[0]
.sym 7497 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 7502 soc.simpleuart.recv_divcnt[4]
.sym 7507 soc.simpleuart.recv_divcnt[2]
.sym 7508 soc.simpleuart.recv_divcnt[1]
.sym 7510 soc.simpleuart.recv_divcnt[6]
.sym 7512 soc.simpleuart.recv_divcnt[7]
.sym 7513 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 7514 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_19_I1
.sym 7517 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 7521 soc.simpleuart.recv_divcnt[5]
.sym 7522 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 7524 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_30_I1
.sym 7525 soc.simpleuart.recv_divcnt[0]
.sym 7528 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 7530 soc.simpleuart.recv_divcnt[1]
.sym 7531 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_19_I1
.sym 7534 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 7536 soc.simpleuart.recv_divcnt[2]
.sym 7537 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 7540 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 7542 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 7543 soc.simpleuart.recv_divcnt[3]
.sym 7546 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 7548 soc.simpleuart.recv_divcnt[4]
.sym 7549 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 7552 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[6]
.sym 7554 soc.simpleuart.recv_divcnt[5]
.sym 7555 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 7558 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[7]
.sym 7560 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 7561 soc.simpleuart.recv_divcnt[6]
.sym 7564 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 7566 soc.simpleuart.recv_divcnt[7]
.sym 7567 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 7606 soc.cpu.pcpi_rs1[19]
.sym 7608 soc.simpleuart.recv_divcnt[20]
.sym 7610 iomem_addr[15]
.sym 7611 soc.cpu.mem_rdata_q[13]
.sym 7613 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 7614 soc.simpleuart.recv_divcnt[22]
.sym 7617 soc.cpu.mem_rdata_q[12]
.sym 7618 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 7619 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_30_I1
.sym 7620 soc.cpu.mem_rdata_q[14]
.sym 7622 soc.simpleuart.recv_divcnt[15]
.sym 7623 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 7625 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 7627 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 7628 soc.simpleuart.recv_divcnt[10]
.sym 7629 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 7630 soc.simpleuart.recv_divcnt[11]
.sym 7631 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 7632 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 7639 soc.simpleuart.recv_divcnt[10]
.sym 7640 soc.simpleuart.recv_divcnt[15]
.sym 7647 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_26_I1
.sym 7651 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_29_I1
.sym 7652 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_28_I1
.sym 7653 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_24_I1
.sym 7655 soc.simpleuart.recv_divcnt[13]
.sym 7656 soc.simpleuart.recv_divcnt[11]
.sym 7657 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 7661 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 7662 soc.simpleuart.recv_divcnt[8]
.sym 7663 soc.simpleuart.recv_divcnt[9]
.sym 7664 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_27_I1
.sym 7665 soc.simpleuart.recv_divcnt[14]
.sym 7667 soc.simpleuart.recv_divcnt[12]
.sym 7668 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_25_I1
.sym 7669 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[9]
.sym 7671 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 7672 soc.simpleuart.recv_divcnt[8]
.sym 7675 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[10]
.sym 7677 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 7678 soc.simpleuart.recv_divcnt[9]
.sym 7681 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[11]
.sym 7683 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_29_I1
.sym 7684 soc.simpleuart.recv_divcnt[10]
.sym 7687 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[12]
.sym 7689 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_28_I1
.sym 7690 soc.simpleuart.recv_divcnt[11]
.sym 7693 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[13]
.sym 7695 soc.simpleuart.recv_divcnt[12]
.sym 7696 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_27_I1
.sym 7699 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[14]
.sym 7701 soc.simpleuart.recv_divcnt[13]
.sym 7702 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_26_I1
.sym 7705 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[15]
.sym 7707 soc.simpleuart.recv_divcnt[14]
.sym 7708 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_25_I1
.sym 7711 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[16]
.sym 7713 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_24_I1
.sym 7714 soc.simpleuart.recv_divcnt[15]
.sym 7756 soc.simpleuart.send_divcnt[2]
.sym 7757 soc.simpleuart.recv_divcnt[25]
.sym 7759 soc.simpleuart.send_divcnt[7]
.sym 7760 soc.simpleuart.send_divcnt[3]
.sym 7761 soc.simpleuart.recv_divcnt[30]
.sym 7762 soc.cpu.mem_rdata_q[13]
.sym 7763 soc.simpleuart.send_divcnt[1]
.sym 7765 soc.simpleuart.recv_divcnt[24]
.sym 7767 gpio_led_r[0]
.sym 7768 soc.simpleuart.send_divcnt[4]
.sym 7769 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 7770 soc.simpleuart.send_divcnt[5]
.sym 7771 soc.simpleuart.recv_divcnt[19]
.sym 7774 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 7775 soc.simpleuart.recv_divcnt[18]
.sym 7779 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[16]
.sym 7786 soc.simpleuart.recv_divcnt[18]
.sym 7788 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_17_I1
.sym 7789 soc.simpleuart.recv_divcnt[19]
.sym 7793 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 7794 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_23_I1
.sym 7796 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 7798 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_21_I1
.sym 7800 soc.simpleuart.recv_divcnt[16]
.sym 7802 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_18_I1
.sym 7803 soc.simpleuart.recv_divcnt[23]
.sym 7804 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_20_I1
.sym 7805 soc.simpleuart.recv_divcnt[20]
.sym 7807 soc.simpleuart.recv_divcnt[21]
.sym 7808 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_22_I1
.sym 7809 soc.simpleuart.recv_divcnt[22]
.sym 7811 soc.simpleuart.recv_divcnt[17]
.sym 7816 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[17]
.sym 7818 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_23_I1
.sym 7819 soc.simpleuart.recv_divcnt[16]
.sym 7822 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[18]
.sym 7824 soc.simpleuart.recv_divcnt[17]
.sym 7825 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_22_I1
.sym 7828 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[19]
.sym 7830 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_21_I1
.sym 7831 soc.simpleuart.recv_divcnt[18]
.sym 7834 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[20]
.sym 7836 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_20_I1
.sym 7837 soc.simpleuart.recv_divcnt[19]
.sym 7840 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[21]
.sym 7842 soc.simpleuart.recv_divcnt[20]
.sym 7843 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_18_I1
.sym 7846 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[22]
.sym 7848 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_17_I1
.sym 7849 soc.simpleuart.recv_divcnt[21]
.sym 7852 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[23]
.sym 7854 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 7855 soc.simpleuart.recv_divcnt[22]
.sym 7858 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[24]
.sym 7860 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 7861 soc.simpleuart.recv_divcnt[23]
.sym 7902 soc.simpleuart.send_divcnt[14]
.sym 7903 soc.cpu.mem_rdata_q[14]
.sym 7904 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_28_I1
.sym 7906 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 7908 iomem_wdata[12]
.sym 7909 soc.simpleuart_reg_div_do[15]
.sym 7910 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_29_I1
.sym 7911 soc.simpleuart.send_divcnt[15]
.sym 7914 soc.simpleuart_reg_div_do[19]
.sym 7916 soc.simpleuart.recv_divcnt[26]
.sym 7917 soc.simpleuart.send_divcnt[13]
.sym 7918 soc.simpleuart.recv_divcnt[27]
.sym 7919 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 7920 soc.simpleuart_reg_div_do[29]
.sym 7921 soc.simpleuart.send_divcnt[12]
.sym 7922 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_27_I1
.sym 7923 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 7924 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_24_I1
.sym 7925 soc.cpu.mem_rdata_q[12]
.sym 7926 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[24]
.sym 7932 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 7934 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 7935 soc.simpleuart.recv_divcnt[24]
.sym 7936 soc.simpleuart.recv_divcnt[27]
.sym 7942 soc.simpleuart.recv_divcnt[26]
.sym 7945 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 7946 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 7947 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 7948 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 7949 soc.simpleuart.recv_divcnt[25]
.sym 7953 soc.simpleuart.recv_divcnt[31]
.sym 7954 soc.simpleuart.recv_divcnt[29]
.sym 7957 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 7958 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 7959 soc.simpleuart.recv_divcnt[30]
.sym 7960 soc.simpleuart.recv_divcnt[28]
.sym 7963 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[25]
.sym 7965 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 7966 soc.simpleuart.recv_divcnt[24]
.sym 7969 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[26]
.sym 7971 soc.simpleuart.recv_divcnt[25]
.sym 7972 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 7975 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[27]
.sym 7977 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 7978 soc.simpleuart.recv_divcnt[26]
.sym 7981 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[28]
.sym 7983 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 7984 soc.simpleuart.recv_divcnt[27]
.sym 7987 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[29]
.sym 7989 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 7990 soc.simpleuart.recv_divcnt[28]
.sym 7993 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[30]
.sym 7995 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 7996 soc.simpleuart.recv_divcnt[29]
.sym 7999 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[31]
.sym 8001 soc.simpleuart.recv_divcnt[30]
.sym 8002 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 8005 $nextpnr_ICESTORM_LC_31$I3
.sym 8007 soc.simpleuart.recv_divcnt[31]
.sym 8008 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 8049 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 8050 soc.simpleuart.send_divcnt[18]
.sym 8053 soc.simpleuart.send_divcnt[23]
.sym 8054 soc.simpleuart.send_divcnt[19]
.sym 8055 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_17_I1
.sym 8056 soc.simpleuart.send_divcnt[22]
.sym 8057 iomem_addr[6]
.sym 8059 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 8060 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 8062 soc.cpu.instr_sub
.sym 8067 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 8068 soc.simpleuart.send_divcnt[20]
.sym 8069 soc.cpu.instr_srai
.sym 8070 soc.simpleuart.send_divcnt[21]
.sym 8071 soc.cpu.is_sb_sh_sw
.sym 8073 $nextpnr_ICESTORM_LC_31$I3
.sym 8081 soc.simpleuart_reg_div_do[30]
.sym 8082 soc.simpleuart_reg_div_do[20]
.sym 8083 soc.simpleuart_reg_div_do[17]
.sym 8098 soc.simpleuart_reg_div_do[19]
.sym 8100 soc.simpleuart_reg_div_do[24]
.sym 8104 soc.simpleuart_reg_div_do[31]
.sym 8106 soc.simpleuart_reg_div_do[25]
.sym 8114 $nextpnr_ICESTORM_LC_31$I3
.sym 8118 soc.simpleuart_reg_div_do[24]
.sym 8123 soc.simpleuart_reg_div_do[19]
.sym 8131 soc.simpleuart_reg_div_do[25]
.sym 8136 soc.simpleuart_reg_div_do[17]
.sym 8144 soc.simpleuart_reg_div_do[20]
.sym 8148 soc.simpleuart_reg_div_do[31]
.sym 8155 soc.simpleuart_reg_div_do[30]
.sym 8184 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 8185 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 8186 soc.cpu.instr_srai
.sym 8187 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 8188 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 8189 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 8191 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 8198 soc.simpleuart.send_divcnt[27]
.sym 8203 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 8206 soc.simpleuart.send_divcnt[26]
.sym 8207 iomem_wdata[3]
.sym 8208 soc.cpu.mem_rdata_q[14]
.sym 8209 soc.simpleuart.send_divcnt[28]
.sym 8210 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 8211 soc.simpleuart.send_divcnt[29]
.sym 8212 soc.cpu.instr_sub
.sym 8213 soc.cpu.mem_rdata_q[14]
.sym 8214 soc.cpu.instr_sra
.sym 8215 soc.simpleuart.send_divcnt[31]
.sym 8216 soc.cpu.mem_rdata_q[14]
.sym 8217 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 8218 soc.cpu.instr_jalr
.sym 8219 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 8225 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 8229 soc.cpu.mem_rdata_q[14]
.sym 8230 soc.cpu.mem_rdata_q[13]
.sym 8235 soc.cpu.is_alu_reg_reg
.sym 8236 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 8243 soc.cpu.mem_rdata_q[12]
.sym 8244 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 8246 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 8253 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 8276 soc.cpu.mem_rdata_q[13]
.sym 8277 soc.cpu.mem_rdata_q[14]
.sym 8278 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 8279 soc.cpu.mem_rdata_q[12]
.sym 8282 soc.cpu.mem_rdata_q[12]
.sym 8283 soc.cpu.mem_rdata_q[13]
.sym 8284 soc.cpu.mem_rdata_q[14]
.sym 8285 soc.cpu.is_alu_reg_reg
.sym 8296 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 8297 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 8300 soc.cpu.is_alu_reg_reg
.sym 8302 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 8304 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 8305 CLK12$SB_IO_IN_$glb_clk
.sym 8306 resetn_SB_LUT4_I3_O_$glb_sr
.sym 8331 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 8332 soc.cpu.instr_lh
.sym 8333 soc.cpu.instr_srli
.sym 8334 soc.cpu.instr_lb
.sym 8335 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 8336 soc.cpu.instr_slli
.sym 8337 soc.cpu.instr_sw
.sym 8338 soc.cpu.instr_slli_SB_LUT4_I2_O
.sym 8339 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 8342 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 8343 soc.cpu.cpu_state[5]
.sym 8344 soc.cpu.mem_rdata_q[13]
.sym 8345 gpio_led_r[0]
.sym 8346 soc.cpu.is_sb_sh_sw
.sym 8347 soc.cpu.is_alu_reg_reg
.sym 8348 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 8349 soc.cpu.is_sb_sh_sw
.sym 8350 soc.cpu.is_alu_reg_reg
.sym 8351 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 8353 soc.cpu.mem_rdata_q[13]
.sym 8356 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 8357 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 8358 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 8359 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 8360 gpio_led_r[0]
.sym 8365 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 8366 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 8374 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 8375 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 8378 soc.cpu.instr_sub
.sym 8379 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 8380 soc.cpu.instr_addi_SB_LUT4_I2_O
.sym 8382 soc.cpu.instr_srai
.sym 8383 soc.cpu.instr_or
.sym 8384 soc.cpu.instr_xor
.sym 8386 soc.cpu.instr_bltu_SB_LUT4_I2_1_O
.sym 8387 soc.cpu.instr_sra
.sym 8388 soc.cpu.instr_add
.sym 8389 soc.cpu.mem_rdata_q[12]
.sym 8390 soc.cpu.mem_rdata_q[13]
.sym 8391 soc.cpu.instr_sll
.sym 8392 soc.cpu.mem_rdata_q[14]
.sym 8394 soc.cpu.instr_add_SB_LUT4_I1_O
.sym 8395 soc.cpu.instr_slli_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 8397 soc.cpu.instr_or_SB_LUT4_I3_1_O
.sym 8399 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 8400 soc.cpu.instr_srl
.sym 8402 soc.cpu.is_alu_reg_imm
.sym 8403 soc.cpu.instr_slli_SB_LUT4_I2_O
.sym 8405 soc.cpu.mem_rdata_q[13]
.sym 8406 soc.cpu.mem_rdata_q[12]
.sym 8407 soc.cpu.mem_rdata_q[14]
.sym 8408 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 8411 soc.cpu.instr_srl
.sym 8412 soc.cpu.instr_sra
.sym 8413 soc.cpu.instr_xor
.sym 8414 soc.cpu.instr_or
.sym 8417 soc.cpu.mem_rdata_q[14]
.sym 8418 soc.cpu.is_alu_reg_imm
.sym 8419 soc.cpu.mem_rdata_q[13]
.sym 8420 soc.cpu.mem_rdata_q[12]
.sym 8424 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 8425 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 8430 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 8432 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 8435 soc.cpu.instr_slli_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 8436 soc.cpu.instr_add_SB_LUT4_I1_O
.sym 8437 soc.cpu.instr_bltu_SB_LUT4_I2_1_O
.sym 8438 soc.cpu.instr_or_SB_LUT4_I3_1_O
.sym 8441 soc.cpu.instr_sub
.sym 8442 soc.cpu.instr_srai
.sym 8443 soc.cpu.instr_add
.sym 8444 soc.cpu.instr_sll
.sym 8448 soc.cpu.instr_slli_SB_LUT4_I2_O
.sym 8449 soc.cpu.instr_addi_SB_LUT4_I2_O
.sym 8451 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 8452 CLK12$SB_IO_IN_$glb_clk
.sym 8453 resetn_SB_LUT4_I3_O_$glb_sr
.sym 8478 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 8479 soc.cpu.instr_beq_SB_LUT4_I1_O
.sym 8480 soc.cpu.instr_and_SB_LUT4_I0_O
.sym 8481 soc.cpu.instr_and
.sym 8482 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 8483 soc.cpu.instr_beq
.sym 8484 soc.cpu.instr_bgeu
.sym 8485 soc.cpu.instr_andi
.sym 8486 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I2_O
.sym 8496 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I2_O
.sym 8497 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 8498 soc.cpu.mem_rdata_q[14]
.sym 8499 iomem_addr[14]
.sym 8500 soc.cpu.instr_sw_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 8501 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 8503 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 8504 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 8506 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 8507 soc.cpu.instr_bgeu
.sym 8509 soc.cpu.is_alu_reg_imm
.sym 8510 soc.cpu.instr_sub
.sym 8512 soc.cpu.is_alu_reg_imm
.sym 8523 soc.cpu.instr_bne_SB_LUT4_I2_O
.sym 8525 soc.cpu.is_alu_reg_imm
.sym 8529 soc.cpu.instr_addi
.sym 8531 soc.cpu.mem_rdata_q[12]
.sym 8533 soc.cpu.instr_sw
.sym 8534 soc.cpu.mem_rdata_q[13]
.sym 8536 soc.cpu.mem_rdata_q[14]
.sym 8537 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 8538 soc.cpu.instr_jalr
.sym 8539 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 8540 soc.cpu.mem_rdata_q[12]
.sym 8541 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 8544 soc.cpu.instr_bltu
.sym 8545 soc.cpu.instr_and_SB_LUT4_I0_O
.sym 8546 soc.cpu.instr_xori
.sym 8547 soc.cpu.instr_xor
.sym 8550 soc.cpu.instr_sh
.sym 8552 soc.cpu.instr_xori
.sym 8553 soc.cpu.instr_sw
.sym 8554 soc.cpu.instr_sh
.sym 8555 soc.cpu.instr_addi
.sym 8558 soc.cpu.mem_rdata_q[12]
.sym 8559 soc.cpu.mem_rdata_q[13]
.sym 8560 soc.cpu.mem_rdata_q[14]
.sym 8561 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 8564 soc.cpu.mem_rdata_q[13]
.sym 8565 soc.cpu.mem_rdata_q[12]
.sym 8566 soc.cpu.is_alu_reg_imm
.sym 8567 soc.cpu.mem_rdata_q[14]
.sym 8570 soc.cpu.mem_rdata_q[14]
.sym 8571 soc.cpu.is_alu_reg_imm
.sym 8572 soc.cpu.mem_rdata_q[12]
.sym 8573 soc.cpu.mem_rdata_q[13]
.sym 8576 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 8577 soc.cpu.mem_rdata_q[14]
.sym 8578 soc.cpu.mem_rdata_q[13]
.sym 8579 soc.cpu.mem_rdata_q[12]
.sym 8584 soc.cpu.instr_xor
.sym 8585 soc.cpu.instr_xori
.sym 8588 soc.cpu.instr_bltu
.sym 8589 soc.cpu.instr_and_SB_LUT4_I0_O
.sym 8590 soc.cpu.instr_bne_SB_LUT4_I2_O
.sym 8591 soc.cpu.instr_jalr
.sym 8594 soc.cpu.mem_rdata_q[12]
.sym 8595 soc.cpu.mem_rdata_q[13]
.sym 8596 soc.cpu.mem_rdata_q[14]
.sym 8598 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 8599 CLK12$SB_IO_IN_$glb_clk
.sym 8600 resetn_SB_LUT4_I3_O_$glb_sr
.sym 8625 soc.cpu.instr_lw_SB_LUT4_I0_O
.sym 8626 soc.cpu.instr_sb
.sym 8627 soc.cpu.instr_lbu
.sym 8628 soc.cpu.instr_lw
.sym 8629 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 8631 soc.cpu.instr_lhu
.sym 8632 soc.cpu.instr_sh
.sym 8637 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 8639 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 8643 iomem_wdata[14]
.sym 8645 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 8650 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 8651 soc.cpu.cpu_state[4]
.sym 8652 soc.cpu.instr_slt_SB_LUT4_I3_O
.sym 8653 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 8656 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 8657 soc.cpu.instr_srai
.sym 8658 soc.cpu.instr_sub
.sym 8659 soc.cpu.is_sb_sh_sw
.sym 8660 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 8666 soc.cpu.instr_bne
.sym 8667 soc.cpu.mem_rdata_q[12]
.sym 8676 soc.cpu.instr_bge
.sym 8677 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 8679 soc.cpu.mem_rdata_q[13]
.sym 8680 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 8681 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 8683 soc.cpu.instr_sw_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 8684 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 8685 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 8691 soc.cpu.mem_rdata_q[14]
.sym 8693 soc.cpu.is_alu_reg_imm
.sym 8696 soc.cpu.mem_rdata_q[14]
.sym 8700 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 8701 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 8705 soc.cpu.mem_rdata_q[12]
.sym 8706 soc.cpu.is_alu_reg_imm
.sym 8707 soc.cpu.mem_rdata_q[14]
.sym 8708 soc.cpu.mem_rdata_q[13]
.sym 8712 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 8714 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 8718 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 8719 soc.cpu.instr_sw_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 8725 soc.cpu.instr_bne
.sym 8726 soc.cpu.instr_bge
.sym 8729 soc.cpu.mem_rdata_q[12]
.sym 8730 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 8731 soc.cpu.mem_rdata_q[14]
.sym 8732 soc.cpu.mem_rdata_q[13]
.sym 8737 soc.cpu.is_alu_reg_imm
.sym 8738 soc.cpu.instr_sw_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 8741 soc.cpu.mem_rdata_q[12]
.sym 8742 soc.cpu.mem_rdata_q[14]
.sym 8743 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 8744 soc.cpu.mem_rdata_q[13]
.sym 8745 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 8746 CLK12$SB_IO_IN_$glb_clk
.sym 8747 resetn_SB_LUT4_I3_O_$glb_sr
.sym 8776 soc.cpu.is_compare
.sym 8777 soc.cpu.instr_bne_SB_LUT4_I1_O
.sym 8778 soc.cpu.instr_bgeu_SB_LUT4_I2_O
.sym 8784 soc.cpu.mem_wordsize[2]
.sym 8785 resetn
.sym 8786 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 8787 soc.cpu.mem_rdata_q[13]
.sym 8796 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 8797 gpio_led_r[2]
.sym 8798 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 8799 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 8800 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 8802 soc.cpu.instr_bgeu_SB_LUT4_I2_I0
.sym 8804 soc.cpu.mem_rdata_q[14]
.sym 8805 soc.cpu.instr_sub
.sym 8807 soc.cpu.instr_sra
.sym 8815 soc.cpu.instr_bltu
.sym 8816 soc.cpu.is_sltiu_bltu_sltu
.sym 8817 soc.cpu.instr_bne_SB_LUT4_I2_O
.sym 8818 soc.cpu.instr_sltu
.sym 8822 soc.cpu.instr_sltiu
.sym 8823 soc.cpu.instr_bge
.sym 8824 soc.cpu.instr_slt
.sym 8827 soc.cpu.instr_slti
.sym 8828 soc.cpu.instr_blt
.sym 8831 soc.cpu.is_slti_blt_slt
.sym 8835 soc.cpu.instr_bgeu_SB_LUT4_I2_O
.sym 8843 soc.cpu.instr_bge_SB_LUT4_I3_I1
.sym 8853 soc.cpu.instr_bne_SB_LUT4_I2_O
.sym 8854 soc.cpu.is_sltiu_bltu_sltu
.sym 8855 soc.cpu.is_slti_blt_slt
.sym 8858 soc.cpu.instr_slt
.sym 8859 soc.cpu.instr_slti
.sym 8860 soc.cpu.instr_blt
.sym 8865 soc.cpu.instr_bltu
.sym 8866 soc.cpu.instr_sltu
.sym 8867 soc.cpu.instr_sltiu
.sym 8870 soc.cpu.is_slti_blt_slt
.sym 8871 soc.cpu.instr_bge_SB_LUT4_I3_I1
.sym 8872 soc.cpu.instr_bgeu_SB_LUT4_I2_O
.sym 8873 soc.cpu.instr_bge
.sym 8888 soc.cpu.instr_slti
.sym 8889 soc.cpu.instr_sltiu
.sym 8890 soc.cpu.instr_sltu
.sym 8891 soc.cpu.instr_slt
.sym 8893 CLK12$SB_IO_IN_$glb_clk
.sym 8919 soc.cpu.alu_out_SB_LUT4_O_31_I0_SB_LUT4_O_I0
.sym 8921 soc.cpu.alu_out_SB_LUT4_O_31_I0
.sym 8922 soc.cpu.alu_out_SB_LUT4_O_31_I1
.sym 8923 soc.cpu.alu_out_q[0]
.sym 8924 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I3
.sym 8925 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 8926 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 8932 iomem_wdata[8]
.sym 8934 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 8936 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 8938 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 8940 iomem_wdata[8]
.sym 8941 soc.cpu.alu_out_SB_LUT4_O_31_I2
.sym 8944 soc.cpu.mem_la_wdata[0]
.sym 8945 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 8947 soc.cpu.mem_la_wdata[0]
.sym 8948 soc.cpu.alu_out_SB_LUT4_O_31_I2
.sym 8949 gpio_led_r[0]
.sym 8951 soc.cpu.pcpi_rs1[12]
.sym 9066 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 9067 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 9068 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 9069 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 9070 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 9071 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 9072 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_29_I1
.sym 9073 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 9078 iomem_wdata[15]
.sym 9079 soc.cpu.cpu_state[6]
.sym 9080 soc.cpu.pcpi_rs2[8]
.sym 9083 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 9090 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 9091 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 9092 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 9094 soc.cpu.instr_sub
.sym 9095 soc.cpu.pcpi_rs1[0]
.sym 9097 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 9098 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 9112 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 9114 soc.cpu.instr_bgeu_SB_LUT4_I2_I0
.sym 9117 soc.cpu.pcpi_rs1[29]
.sym 9119 soc.cpu.pcpi_rs1[23]
.sym 9120 $PACKER_VCC_NET
.sym 9121 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 9122 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I1
.sym 9124 soc.cpu.pcpi_rs1[7]
.sym 9125 soc.cpu.pcpi_rs1[0]
.sym 9126 soc.cpu.pcpi_rs1[16]
.sym 9132 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0
.sym 9133 soc.cpu.pcpi_rs1[19]
.sym 9135 soc.cpu.pcpi_rs1[12]
.sym 9143 soc.cpu.pcpi_rs1[19]
.sym 9146 soc.cpu.pcpi_rs1[7]
.sym 9153 soc.cpu.pcpi_rs1[16]
.sym 9158 soc.cpu.pcpi_rs1[12]
.sym 9164 soc.cpu.pcpi_rs1[0]
.sym 9165 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 9166 $PACKER_VCC_NET
.sym 9172 soc.cpu.pcpi_rs1[23]
.sym 9177 soc.cpu.pcpi_rs1[29]
.sym 9182 soc.cpu.instr_bgeu_SB_LUT4_I2_I0
.sym 9183 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0
.sym 9184 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 9185 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I1
.sym 9224 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 9225 soc.cpu.alu_out_SB_LUT4_O_29_I3_SB_LUT4_O_I2
.sym 9226 soc.cpu.pcpi_rs1[3]
.sym 9229 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 9233 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 9234 soc.cpu.instr_bgeu_SB_LUT4_I2_I0
.sym 9236 soc.cpu.mem_la_wdata[5]
.sym 9237 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 9238 soc.cpu.mem_la_wdata[4]
.sym 9239 soc.cpu.pcpi_rs1[18]
.sym 9240 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 9241 soc.cpu.pcpi_rs2[15]
.sym 9243 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 9244 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 9245 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 9246 soc.cpu.instr_sub
.sym 9247 soc.cpu.pcpi_rs1[10]
.sym 9257 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 9258 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 9260 soc.cpu.mem_la_wdata[1]
.sym 9263 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 9264 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 9267 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 9268 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_29_I1
.sym 9269 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 9271 soc.cpu.mem_la_wdata[4]
.sym 9273 soc.cpu.mem_la_wdata[3]
.sym 9275 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 9276 soc.cpu.mem_la_wdata[2]
.sym 9278 soc.cpu.mem_la_wdata[7]
.sym 9279 soc.cpu.mem_la_wdata[6]
.sym 9282 soc.cpu.mem_la_wdata[5]
.sym 9285 soc.cpu.mem_la_wdata[0]
.sym 9286 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[1]
.sym 9288 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_29_I1
.sym 9289 soc.cpu.mem_la_wdata[0]
.sym 9292 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[2]
.sym 9294 soc.cpu.mem_la_wdata[1]
.sym 9295 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 9298 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[3]
.sym 9300 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 9301 soc.cpu.mem_la_wdata[2]
.sym 9304 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[4]
.sym 9306 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 9307 soc.cpu.mem_la_wdata[3]
.sym 9310 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[5]
.sym 9312 soc.cpu.mem_la_wdata[4]
.sym 9313 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 9316 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[6]
.sym 9318 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 9319 soc.cpu.mem_la_wdata[5]
.sym 9322 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[7]
.sym 9324 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 9325 soc.cpu.mem_la_wdata[6]
.sym 9328 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[8]
.sym 9330 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 9331 soc.cpu.mem_la_wdata[7]
.sym 9368 iomem_wdata[29]
.sym 9370 soc.cpu.pcpi_rs1[19]
.sym 9373 soc.cpu.pcpi_rs1[23]
.sym 9375 soc.cpu.instr_sub
.sym 9376 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 9377 soc.cpu.alu_out_SB_LUT4_O_30_I3_SB_LUT4_O_I2
.sym 9380 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 9383 soc.cpu.alu_out_SB_LUT4_O_11_I1_SB_LUT4_O_I2
.sym 9384 soc.cpu.pcpi_rs2[20]
.sym 9385 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 9386 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 9387 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 9388 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 9389 soc.cpu.mem_la_wdata[6]
.sym 9391 soc.cpu.pcpi_rs2[20]
.sym 9392 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 9393 gpio_led_r[2]
.sym 9394 soc.cpu.instr_sub
.sym 9396 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[8]
.sym 9404 soc.cpu.pcpi_rs2[11]
.sym 9406 soc.cpu.pcpi_rs2[8]
.sym 9407 soc.cpu.pcpi_rs2[13]
.sym 9409 soc.cpu.pcpi_rs2[9]
.sym 9410 soc.cpu.pcpi_rs2[10]
.sym 9415 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 9420 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 9421 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 9422 soc.cpu.pcpi_rs2[14]
.sym 9423 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 9424 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 9425 soc.cpu.pcpi_rs2[15]
.sym 9426 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 9428 soc.cpu.pcpi_rs2[12]
.sym 9430 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 9432 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 9433 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[9]
.sym 9435 soc.cpu.pcpi_rs2[8]
.sym 9436 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 9439 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[10]
.sym 9441 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 9442 soc.cpu.pcpi_rs2[9]
.sym 9445 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[11]
.sym 9447 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 9448 soc.cpu.pcpi_rs2[10]
.sym 9451 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[12]
.sym 9453 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 9454 soc.cpu.pcpi_rs2[11]
.sym 9457 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[13]
.sym 9459 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 9460 soc.cpu.pcpi_rs2[12]
.sym 9463 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[14]
.sym 9465 soc.cpu.pcpi_rs2[13]
.sym 9466 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 9469 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[15]
.sym 9471 soc.cpu.pcpi_rs2[14]
.sym 9472 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 9475 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[16]
.sym 9477 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 9478 soc.cpu.pcpi_rs2[15]
.sym 9515 iomem_wdata[26]
.sym 9518 soc.cpu.alu_out_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 9521 soc.cpu.pcpi_rs1[0]
.sym 9524 soc.cpu.mem_la_wdata[6]
.sym 9525 soc.cpu.pcpi_rs1[5]
.sym 9529 soc.cpu.alu_out_SB_LUT4_O_27_I1_SB_LUT4_O_I2
.sym 9531 soc.cpu.pcpi_rs1[12]
.sym 9532 soc.cpu.pcpi_rs2[14]
.sym 9533 gpio_led_r[0]
.sym 9534 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 9535 soc.cpu.pcpi_rs2[19]
.sym 9536 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 9537 soc.cpu.pcpi_rs2[18]
.sym 9538 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 9539 soc.cpu.pcpi_rs1[10]
.sym 9540 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 9541 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 9542 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 9543 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[16]
.sym 9549 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 9550 soc.cpu.pcpi_rs2[17]
.sym 9551 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 9552 soc.cpu.pcpi_rs2[21]
.sym 9553 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 9557 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 9561 soc.cpu.pcpi_rs2[19]
.sym 9562 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 9563 soc.cpu.pcpi_rs2[18]
.sym 9568 soc.cpu.pcpi_rs2[20]
.sym 9569 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 9572 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 9573 soc.cpu.pcpi_rs2[22]
.sym 9575 soc.cpu.pcpi_rs2[23]
.sym 9576 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 9578 soc.cpu.pcpi_rs2[16]
.sym 9580 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[17]
.sym 9582 soc.cpu.pcpi_rs2[16]
.sym 9583 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 9586 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[18]
.sym 9588 soc.cpu.pcpi_rs2[17]
.sym 9589 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 9592 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[19]
.sym 9594 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 9595 soc.cpu.pcpi_rs2[18]
.sym 9598 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[20]
.sym 9600 soc.cpu.pcpi_rs2[19]
.sym 9601 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 9604 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[21]
.sym 9606 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 9607 soc.cpu.pcpi_rs2[20]
.sym 9610 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[22]
.sym 9612 soc.cpu.pcpi_rs2[21]
.sym 9613 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 9616 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[23]
.sym 9618 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 9619 soc.cpu.pcpi_rs2[22]
.sym 9622 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[24]
.sym 9624 soc.cpu.pcpi_rs2[23]
.sym 9625 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 9663 soc.cpu.alu_out_q[24]
.sym 9667 soc.cpu.mem_la_wdata[2]
.sym 9668 soc.cpu.pcpi_rs2[8]
.sym 9670 soc.cpu.pcpi_rs2[17]
.sym 9672 iomem_wdata[0]
.sym 9673 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 9675 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 9676 soc.cpu.alu_out_SB_LUT4_O_19_I1_SB_LUT4_O_I2
.sym 9677 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 9678 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 9679 soc.cpu.pcpi_rs1[31]
.sym 9680 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 9681 soc.cpu.pcpi_rs2[26]
.sym 9682 soc.cpu.instr_sub
.sym 9683 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 9684 soc.cpu.pcpi_rs2[26]
.sym 9685 soc.cpu.pcpi_rs2[23]
.sym 9686 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 9687 soc.cpu.pcpi_rs1[0]
.sym 9688 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 9690 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[24]
.sym 9695 soc.cpu.pcpi_rs2[29]
.sym 9697 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 9698 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 9701 soc.cpu.pcpi_rs2[25]
.sym 9702 soc.cpu.pcpi_rs2[24]
.sym 9703 soc.cpu.pcpi_rs2[28]
.sym 9704 soc.cpu.pcpi_rs2[27]
.sym 9705 soc.cpu.pcpi_rs2[26]
.sym 9707 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 9708 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 9710 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 9714 soc.cpu.pcpi_rs2[30]
.sym 9719 $PACKER_VCC_NET
.sym 9723 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 9726 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_13_I1
.sym 9727 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[25]
.sym 9729 soc.cpu.pcpi_rs2[24]
.sym 9730 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_13_I1
.sym 9733 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[26]
.sym 9735 soc.cpu.pcpi_rs2[25]
.sym 9736 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 9739 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[27]
.sym 9741 soc.cpu.pcpi_rs2[26]
.sym 9742 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 9745 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[28]
.sym 9747 soc.cpu.pcpi_rs2[27]
.sym 9748 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 9751 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[29]
.sym 9753 soc.cpu.pcpi_rs2[28]
.sym 9754 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 9757 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[30]
.sym 9759 soc.cpu.pcpi_rs2[29]
.sym 9760 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 9763 $nextpnr_ICESTORM_LC_7$I3
.sym 9765 soc.cpu.pcpi_rs2[30]
.sym 9766 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 9769 $nextpnr_ICESTORM_LC_7$COUT
.sym 9772 $PACKER_VCC_NET
.sym 9773 $nextpnr_ICESTORM_LC_7$I3
.sym 9801 soc.cpu.instr_bne_SB_LUT4_I1_I0
.sym 9802 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 9803 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 9804 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 9805 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 9806 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 9807 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 9808 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_13_I1
.sym 9813 soc.cpu.pcpi_rs2[29]
.sym 9815 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I2
.sym 9817 soc.cpu.mem_la_wdata[0]
.sym 9819 soc.cpu.pcpi_rs2[19]
.sym 9820 soc.cpu.pcpi_rs2[25]
.sym 9825 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 9826 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 9827 soc.cpu.pcpi_rs1[18]
.sym 9828 soc.cpu.pcpi_rs2[15]
.sym 9829 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 9830 soc.cpu.instr_sub
.sym 9831 soc.cpu.pcpi_rs1[28]
.sym 9832 soc.cpu.pcpi_rs1[14]
.sym 9833 soc.cpu.mem_la_wdata[4]
.sym 9834 soc.cpu.alu_out_SB_LUT4_O_17_I3_SB_LUT4_O_I2
.sym 9835 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 9836 soc.cpu.pcpi_rs1[15]
.sym 9837 $nextpnr_ICESTORM_LC_7$COUT
.sym 9849 soc.cpu.pcpi_rs1[28]
.sym 9854 soc.cpu.pcpi_rs1[27]
.sym 9862 soc.cpu.pcpi_rs1[30]
.sym 9863 soc.cpu.pcpi_rs1[31]
.sym 9864 soc.cpu.instr_bne_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 9865 soc.cpu.pcpi_rs1[25]
.sym 9868 soc.cpu.pcpi_rs1[26]
.sym 9870 soc.cpu.pcpi_rs2[31]
.sym 9874 $nextpnr_ICESTORM_LC_8$I3
.sym 9876 soc.cpu.pcpi_rs2[31]
.sym 9877 soc.cpu.instr_bne_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 9878 $nextpnr_ICESTORM_LC_7$COUT
.sym 9884 $nextpnr_ICESTORM_LC_8$I3
.sym 9890 soc.cpu.pcpi_rs1[28]
.sym 9893 soc.cpu.pcpi_rs1[25]
.sym 9900 soc.cpu.pcpi_rs1[27]
.sym 9907 soc.cpu.pcpi_rs1[26]
.sym 9912 soc.cpu.pcpi_rs1[31]
.sym 9918 soc.cpu.pcpi_rs1[30]
.sym 9948 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I0
.sym 9950 soc.cpu.alu_out_SB_LUT4_O_17_I2
.sym 9951 soc.cpu.alu_out_SB_LUT4_O_1_I1
.sym 9952 soc.cpu.alu_out_SB_LUT4_O_17_I3
.sym 9954 soc.cpu.alu_out_q[14]
.sym 9955 soc.cpu.alu_out_SB_LUT4_O_13_I3
.sym 9960 soc.cpu.pcpi_rs2[25]
.sym 9968 soc.cpu.pcpi_rs2[25]
.sym 9971 soc.cpu.pcpi_rs1[1]
.sym 9972 soc.cpu.pcpi_rs1[30]
.sym 9973 soc.cpu.pcpi_rs1[9]
.sym 9974 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 9975 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 9976 soc.cpu.pcpi_rs2[20]
.sym 9977 soc.cpu.mem_la_wdata[6]
.sym 9978 soc.cpu.instr_sub
.sym 9979 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 9981 gpio_led_r[2]
.sym 9982 gpio_led_r[2]
.sym 9983 soc.cpu.pcpi_rs2[20]
.sym 9999 soc.cpu.pcpi_rs2[13]
.sym 10003 soc.cpu.pcpi_rs2[9]
.sym 10004 soc.cpu.pcpi_rs2[17]
.sym 10007 soc.cpu.pcpi_rs2[12]
.sym 10009 soc.cpu.pcpi_rs2[14]
.sym 10025 soc.cpu.pcpi_rs2[13]
.sym 10037 soc.cpu.pcpi_rs2[9]
.sym 10043 soc.cpu.pcpi_rs2[14]
.sym 10046 soc.cpu.pcpi_rs2[12]
.sym 10058 soc.cpu.pcpi_rs2[17]
.sym 10095 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I0
.sym 10096 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 10097 soc.cpu.alu_out_SB_LUT4_O_I2
.sym 10098 soc.cpu.alu_out_q[31]
.sym 10099 soc.cpu.alu_out_SB_LUT4_O_12_I2
.sym 10100 soc.cpu.alu_out_SB_LUT4_O_I3
.sym 10101 soc.cpu.alu_out_SB_LUT4_O_12_I3
.sym 10102 soc.cpu.alu_out_q[19]
.sym 10112 soc.cpu.pcpi_rs2[18]
.sym 10113 soc.cpu.alu_out_q[18]
.sym 10115 soc.cpu.pcpi_rs2[9]
.sym 10116 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 10118 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I2
.sym 10119 soc.cpu.pcpi_rs2[14]
.sym 10120 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10121 soc.cpu.mem_la_wdata[1]
.sym 10122 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 10123 soc.cpu.pcpi_rs2[19]
.sym 10124 soc.cpu.pcpi_rs2[18]
.sym 10125 soc.cpu.pcpi_rs1[19]
.sym 10126 gpio_led_r[0]
.sym 10127 soc.cpu.alu_out_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10128 soc.cpu.pcpi_rs2[10]
.sym 10129 soc.cpu.mem_la_wdata[3]
.sym 10130 soc.cpu.pcpi_rs2[19]
.sym 10137 soc.cpu.mem_la_wdata[4]
.sym 10138 soc.cpu.pcpi_rs2[15]
.sym 10139 soc.cpu.mem_la_wdata[2]
.sym 10147 soc.cpu.mem_la_wdata[1]
.sym 10148 soc.cpu.mem_la_wdata[7]
.sym 10149 soc.cpu.mem_la_wdata[0]
.sym 10150 soc.cpu.pcpi_rs2[11]
.sym 10155 soc.cpu.mem_la_wdata[3]
.sym 10169 soc.cpu.pcpi_rs2[15]
.sym 10177 soc.cpu.mem_la_wdata[2]
.sym 10182 soc.cpu.pcpi_rs2[11]
.sym 10189 soc.cpu.mem_la_wdata[7]
.sym 10194 soc.cpu.mem_la_wdata[4]
.sym 10201 soc.cpu.mem_la_wdata[3]
.sym 10207 soc.cpu.mem_la_wdata[1]
.sym 10212 soc.cpu.mem_la_wdata[0]
.sym 10242 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I0
.sym 10243 soc.cpu.alu_out_SB_LUT4_O_21_I2
.sym 10244 soc.cpu.alu_out_SB_LUT4_O_26_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10246 soc.cpu.alu_out_SB_LUT4_O_21_I3
.sym 10247 soc.cpu.alu_out_q[10]
.sym 10248 soc.cpu.alu_out_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10249 soc.cpu.alu_out_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10250 soc.cpu.pcpi_rs1[11]
.sym 10254 soc.cpu.mem_la_wdata[7]
.sym 10257 soc.cpu.pcpi_rs2[31]
.sym 10258 soc.cpu.pcpi_rs1[25]
.sym 10259 soc.cpu.mem_la_wdata[2]
.sym 10260 soc.cpu.alu_out_SB_LUT4_O_24_I3_SB_LUT4_O_I2
.sym 10261 soc.cpu.pcpi_rs1[16]
.sym 10262 soc.cpu.pcpi_rs1[4]
.sym 10263 soc.cpu.pcpi_rs2[8]
.sym 10264 soc.cpu.cpuregs_raddr2[4]
.sym 10265 soc.cpu.mem_la_wdata[4]
.sym 10266 soc.cpu.alu_out_SB_LUT4_O_15_I3_SB_LUT4_O_I2
.sym 10267 soc.cpu.pcpi_rs1[31]
.sym 10268 soc.cpu.pcpi_rs2[23]
.sym 10269 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 10270 soc.cpu.pcpi_rs1[0]
.sym 10272 soc.cpu.alu_out_SB_LUT4_O_12_I3_SB_LUT4_O_I2
.sym 10274 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 10276 soc.cpu.pcpi_rs2[26]
.sym 10277 soc.cpu.alu_out_SB_LUT4_O_20_I3_SB_LUT4_O_I2
.sym 10283 soc.cpu.pcpi_rs1[6]
.sym 10284 soc.cpu.pcpi_rs1[1]
.sym 10288 soc.cpu.pcpi_rs1[2]
.sym 10289 soc.cpu.alu_out_SB_LUT4_O_30_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10292 soc.cpu.alu_out_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10294 soc.cpu.alu_out_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10295 soc.cpu.alu_out_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10296 soc.cpu.alu_out_SB_LUT4_O_28_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10297 soc.cpu.pcpi_rs1[3]
.sym 10298 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10300 soc.cpu.pcpi_rs1[0]
.sym 10301 soc.cpu.alu_out_SB_LUT4_O_26_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10307 soc.cpu.pcpi_rs1[5]
.sym 10309 soc.cpu.pcpi_rs1[7]
.sym 10310 soc.cpu.pcpi_rs1[4]
.sym 10313 soc.cpu.alu_out_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10315 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 10317 soc.cpu.pcpi_rs1[0]
.sym 10318 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10321 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 10323 soc.cpu.alu_out_SB_LUT4_O_30_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10324 soc.cpu.pcpi_rs1[1]
.sym 10325 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 10327 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 10329 soc.cpu.pcpi_rs1[2]
.sym 10330 soc.cpu.alu_out_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10331 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 10333 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 10335 soc.cpu.alu_out_SB_LUT4_O_28_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10336 soc.cpu.pcpi_rs1[3]
.sym 10337 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 10339 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 10341 soc.cpu.alu_out_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10342 soc.cpu.pcpi_rs1[4]
.sym 10343 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 10345 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 10347 soc.cpu.alu_out_SB_LUT4_O_26_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10348 soc.cpu.pcpi_rs1[5]
.sym 10349 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 10351 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 10353 soc.cpu.alu_out_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10354 soc.cpu.pcpi_rs1[6]
.sym 10355 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 10357 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 10359 soc.cpu.alu_out_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10360 soc.cpu.pcpi_rs1[7]
.sym 10361 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 10389 soc.cpu.alu_out_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10390 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10391 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10392 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10393 soc.cpu.alu_out_SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10394 soc.cpu.alu_out_SB_LUT4_O_21_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10395 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10396 soc.cpu.alu_out_SB_LUT4_O_12_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10398 soc.cpu.alu_out_q[21]
.sym 10401 soc.cpu.mem_la_wdata[5]
.sym 10402 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 10403 soc.cpu.alu_out_SB_LUT4_O_26_I3_SB_LUT4_O_I2
.sym 10404 soc.cpu.pcpi_rs2[19]
.sym 10405 soc.cpu.pcpi_rs2[29]
.sym 10409 soc.cpu.pcpi_rs1[3]
.sym 10412 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2
.sym 10414 soc.cpu.pcpi_rs1[15]
.sym 10415 soc.cpu.pcpi_rs1[18]
.sym 10417 soc.cpu.alu_out_SB_LUT4_O_17_I3_SB_LUT4_O_I2
.sym 10419 soc.cpu.pcpi_rs1[15]
.sym 10420 soc.cpu.pcpi_rs1[23]
.sym 10423 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 10425 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 10430 soc.cpu.pcpi_rs1[15]
.sym 10431 soc.cpu.pcpi_rs1[8]
.sym 10432 soc.cpu.pcpi_rs1[10]
.sym 10435 soc.cpu.alu_out_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10438 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10441 soc.cpu.alu_out_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10442 soc.cpu.alu_out_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10445 soc.cpu.alu_out_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10446 soc.cpu.pcpi_rs1[11]
.sym 10447 soc.cpu.alu_out_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10449 soc.cpu.alu_out_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10451 soc.cpu.alu_out_SB_LUT4_O_21_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10456 soc.cpu.pcpi_rs1[14]
.sym 10457 soc.cpu.pcpi_rs1[9]
.sym 10459 soc.cpu.pcpi_rs1[13]
.sym 10461 soc.cpu.pcpi_rs1[12]
.sym 10462 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 10464 soc.cpu.pcpi_rs1[8]
.sym 10465 soc.cpu.alu_out_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10466 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 10468 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 10470 soc.cpu.pcpi_rs1[9]
.sym 10471 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10472 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 10474 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[11]
.sym 10476 soc.cpu.alu_out_SB_LUT4_O_21_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10477 soc.cpu.pcpi_rs1[10]
.sym 10478 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 10480 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[12]
.sym 10482 soc.cpu.pcpi_rs1[11]
.sym 10483 soc.cpu.alu_out_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10484 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[11]
.sym 10486 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[13]
.sym 10488 soc.cpu.alu_out_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10489 soc.cpu.pcpi_rs1[12]
.sym 10490 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[12]
.sym 10492 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
.sym 10494 soc.cpu.pcpi_rs1[13]
.sym 10495 soc.cpu.alu_out_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10496 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[13]
.sym 10498 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
.sym 10500 soc.cpu.pcpi_rs1[14]
.sym 10501 soc.cpu.alu_out_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10502 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
.sym 10504 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 10506 soc.cpu.pcpi_rs1[15]
.sym 10507 soc.cpu.alu_out_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10508 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
.sym 10538 pwm_r.counter[2]
.sym 10539 pwm_r.counter[3]
.sym 10540 pwm_r.counter[4]
.sym 10541 pwm_r.counter[5]
.sym 10542 pwm_r.counter[6]
.sym 10543 pwm_r.counter[7]
.sym 10548 soc.cpu.alu_out_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 10549 soc.cpu.pcpi_rs2[22]
.sym 10552 soc.cpu.pcpi_rs1[10]
.sym 10553 soc.cpu.alu_out_q[29]
.sym 10554 soc.cpu.pcpi_rs1[1]
.sym 10555 soc.cpu.alu_out_q[28]
.sym 10558 soc.cpu.alu_out_SB_LUT4_O_2_I3
.sym 10560 soc.cpu.pcpi_rs1[30]
.sym 10561 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 10562 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I2
.sym 10563 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 10565 gpio_led_r[2]
.sym 10566 gpio_led_r[2]
.sym 10567 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 10568 soc.cpu.pcpi_rs1[9]
.sym 10570 soc.cpu.pcpi_rs2[20]
.sym 10572 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 10577 soc.cpu.pcpi_rs1[16]
.sym 10578 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10579 soc.cpu.pcpi_rs1[22]
.sym 10580 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10583 soc.cpu.pcpi_rs1[20]
.sym 10585 soc.cpu.alu_out_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10587 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10589 soc.cpu.alu_out_SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10591 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10592 soc.cpu.alu_out_SB_LUT4_O_12_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10593 soc.cpu.pcpi_rs1[21]
.sym 10599 soc.cpu.pcpi_rs1[18]
.sym 10602 soc.cpu.pcpi_rs1[17]
.sym 10604 soc.cpu.pcpi_rs1[23]
.sym 10605 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10607 soc.cpu.pcpi_rs1[19]
.sym 10609 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[17]
.sym 10611 soc.cpu.alu_out_SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10612 soc.cpu.pcpi_rs1[16]
.sym 10613 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 10615 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[18]
.sym 10617 soc.cpu.pcpi_rs1[17]
.sym 10618 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10619 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[17]
.sym 10621 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[19]
.sym 10623 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10624 soc.cpu.pcpi_rs1[18]
.sym 10625 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[18]
.sym 10627 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[20]
.sym 10629 soc.cpu.alu_out_SB_LUT4_O_12_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10630 soc.cpu.pcpi_rs1[19]
.sym 10631 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[19]
.sym 10633 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[21]
.sym 10635 soc.cpu.alu_out_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10636 soc.cpu.pcpi_rs1[20]
.sym 10637 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[20]
.sym 10639 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[22]
.sym 10641 soc.cpu.pcpi_rs1[21]
.sym 10642 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10643 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[21]
.sym 10645 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[23]
.sym 10647 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10648 soc.cpu.pcpi_rs1[22]
.sym 10649 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[22]
.sym 10651 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[24]
.sym 10653 soc.cpu.pcpi_rs1[23]
.sym 10654 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10655 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[23]
.sym 10683 LED_R_SB_LUT4_O_I3
.sym 10684 LED_R_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 10685 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 10686 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 10687 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 10688 LED_R_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 10689 LED_R_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 10690 LED_R_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 10696 gpio_led_r[0]
.sym 10697 soc.cpu.pcpi_rs1[7]
.sym 10698 soc.cpu.pcpi_rs2[26]
.sym 10700 soc.cpu.pcpi_rs1[5]
.sym 10701 soc.cpu.pcpi_rs1[0]
.sym 10702 soc.cpu.cpu_state[5]
.sym 10703 soc.cpu.pcpi_rs1[5]
.sym 10708 soc.cpu.pcpi_rs1[13]
.sym 10709 pwm_r.counter[3]
.sym 10711 soc.cpu.pcpi_rs1[11]
.sym 10712 soc.cpu.pcpi_rs1[17]
.sym 10715 gpio_led_r[0]
.sym 10716 LED_R_SB_LUT4_O_I3
.sym 10717 soc.cpu.pcpi_rs1[19]
.sym 10718 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.sym 10719 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[24]
.sym 10724 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10725 soc.cpu.alu_out_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10726 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10727 soc.cpu.pcpi_rs2[31]
.sym 10728 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10731 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10732 soc.cpu.pcpi_rs1[24]
.sym 10735 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10736 soc.cpu.pcpi_rs1[26]
.sym 10737 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10738 soc.cpu.pcpi_rs1[29]
.sym 10741 soc.cpu.pcpi_rs1[25]
.sym 10744 soc.cpu.pcpi_rs1[30]
.sym 10745 soc.cpu.pcpi_rs1[31]
.sym 10748 soc.cpu.pcpi_rs1[27]
.sym 10753 soc.cpu.pcpi_rs1[28]
.sym 10756 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[25]
.sym 10758 soc.cpu.pcpi_rs1[24]
.sym 10759 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10760 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[24]
.sym 10762 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[26]
.sym 10764 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10765 soc.cpu.pcpi_rs1[25]
.sym 10766 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[25]
.sym 10768 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[27]
.sym 10770 soc.cpu.pcpi_rs1[26]
.sym 10771 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10772 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[26]
.sym 10774 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[28]
.sym 10776 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10777 soc.cpu.pcpi_rs1[27]
.sym 10778 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[27]
.sym 10780 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[29]
.sym 10782 soc.cpu.alu_out_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10783 soc.cpu.pcpi_rs1[28]
.sym 10784 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[28]
.sym 10786 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[30]
.sym 10788 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10789 soc.cpu.pcpi_rs1[29]
.sym 10790 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[29]
.sym 10792 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[31]
.sym 10794 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10795 soc.cpu.pcpi_rs1[30]
.sym 10796 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[30]
.sym 10799 soc.cpu.pcpi_rs2[31]
.sym 10801 soc.cpu.pcpi_rs1[31]
.sym 10802 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[31]
.sym 10839 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 10844 soc.cpu.pcpi_rs2[30]
.sym 10845 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 10847 soc.cpu.pcpi_rs2[31]
.sym 10848 soc.cpu.pcpi_rs1[26]
.sym 10851 soc.cpu.pcpi_rs1[26]
.sym 10855 soc.cpu.pcpi_rs1[31]
.sym 10857 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 10871 soc.cpu.pcpi_rs2[25]
.sym 10872 soc.cpu.pcpi_rs2[27]
.sym 10874 soc.cpu.pcpi_rs2[26]
.sym 10875 soc.cpu.pcpi_rs2[24]
.sym 10882 soc.cpu.pcpi_rs2[29]
.sym 10883 soc.cpu.pcpi_rs2[28]
.sym 10902 soc.cpu.pcpi_rs2[30]
.sym 10907 soc.cpu.pcpi_rs2[26]
.sym 10910 soc.cpu.pcpi_rs2[28]
.sym 10916 soc.cpu.pcpi_rs2[29]
.sym 10923 soc.cpu.pcpi_rs2[25]
.sym 10928 soc.cpu.pcpi_rs2[24]
.sym 10934 soc.cpu.pcpi_rs2[27]
.sym 10947 soc.cpu.pcpi_rs2[30]
.sym 10977 LED_R_SB_LUT4_O_I2
.sym 10978 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 10980 LED_R$SB_IO_OUT
.sym 10984 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 10985 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 10991 soc.cpu.pcpi_rs1[29]
.sym 10992 soc.cpu.pcpi_rs2[29]
.sym 10994 soc.cpu.pcpi_rs1[21]
.sym 10999 soc.cpu.pcpi_rs2[25]
.sym 11133 soc.cpu.pcpi_rs1[19]
.sym 11139 LED_R$SB_IO_OUT
.sym 11229 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 11230 UART_RX_SB_LUT4_I2_O
.sym 11231 soc.simpleuart.recv_state[0]
.sym 11232 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 11233 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_I3
.sym 11234 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 11235 UART_RX_SB_LUT4_I2_I1
.sym 11236 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 11246 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 11253 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 11271 soc.simpleuart.recv_state_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 11273 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 11274 soc.memory.rdata_0[4]
.sym 11275 soc.memory.rdata_1[4]
.sym 11278 soc.ram_ready
.sym 11279 soc.ram_ready
.sym 11281 soc.simpleuart.recv_state[2]
.sym 11287 soc.memory.rdata_0[5]
.sym 11289 soc.simpleuart.recv_state[0]
.sym 11290 soc.simpleuart.recv_state[3]
.sym 11292 soc.simpleuart.recv_state[1]
.sym 11294 soc.simpleuart.recv_state_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 11295 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 11297 soc.memory.rdata_1[5]
.sym 11298 iomem_addr[16]
.sym 11302 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 11303 $nextpnr_ICESTORM_LC_14$O
.sym 11306 soc.simpleuart.recv_state[0]
.sym 11309 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 11312 soc.simpleuart.recv_state[1]
.sym 11315 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 11316 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 11317 soc.simpleuart.recv_state[2]
.sym 11319 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 11322 soc.simpleuart.recv_state[3]
.sym 11323 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 11324 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 11325 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 11328 soc.memory.rdata_1[4]
.sym 11329 soc.ram_ready
.sym 11330 iomem_addr[16]
.sym 11331 soc.memory.rdata_0[4]
.sym 11334 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 11335 soc.simpleuart.recv_state_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 11336 soc.simpleuart.recv_state_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 11337 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 11340 soc.memory.rdata_0[5]
.sym 11341 soc.ram_ready
.sym 11342 iomem_addr[16]
.sym 11343 soc.memory.rdata_1[5]
.sym 11346 soc.simpleuart.recv_state[1]
.sym 11349 soc.simpleuart.recv_state[0]
.sym 11350 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 11351 CLK12$SB_IO_IN_$glb_clk
.sym 11352 resetn_SB_LUT4_I3_O_$glb_sr
.sym 11357 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 11361 soc.simpleuart.recv_divcnt[0]
.sym 11370 soc.simpleuart_reg_div_do[9]
.sym 11371 iomem_wdata[14]
.sym 11372 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 11373 soc.simpleuart_reg_div_do[15]
.sym 11375 iomem_wdata[11]
.sym 11379 flash_clk_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 11381 soc.ram_ready
.sym 11382 UART_RX$SB_IO_IN
.sym 11386 flash_csb_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 11395 soc.simpleuart.recv_divcnt[16]
.sym 11400 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 11414 soc.simpleuart.recv_divcnt[23]
.sym 11421 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 11436 soc.simpleuart.recv_state[0]
.sym 11440 soc.simpleuart_reg_div_do[7]
.sym 11443 soc.simpleuart_reg_div_do[5]
.sym 11444 soc.simpleuart.recv_state[2]
.sym 11445 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 11448 UART_RX_SB_LUT4_I2_I1
.sym 11450 soc.simpleuart.recv_divcnt[16]
.sym 11454 soc.simpleuart.recv_divcnt[0]
.sym 11462 soc.simpleuart.recv_divcnt[2]
.sym 11463 soc.simpleuart.recv_divcnt[21]
.sym 11467 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 11468 UART_RX_SB_LUT4_I2_I1
.sym 11469 soc.simpleuart.recv_state[0]
.sym 11470 soc.simpleuart.recv_state[2]
.sym 11474 soc.simpleuart_reg_div_do[7]
.sym 11479 soc.simpleuart.recv_state[0]
.sym 11480 UART_RX_SB_LUT4_I2_I1
.sym 11481 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 11482 soc.simpleuart.recv_state[2]
.sym 11488 soc.simpleuart.recv_divcnt[21]
.sym 11493 soc.simpleuart.recv_divcnt[0]
.sym 11499 soc.simpleuart.recv_divcnt[2]
.sym 11503 soc.simpleuart.recv_divcnt[16]
.sym 11510 soc.simpleuart_reg_div_do[5]
.sym 11516 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 11517 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 11518 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 11519 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 11520 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_18_I1
.sym 11521 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 11522 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 11523 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 11528 soc.simpleuart_reg_div_do[3]
.sym 11532 soc.simpleuart_reg_div_do[6]
.sym 11534 soc.ram_ready
.sym 11539 soc.simpleuart_reg_div_do[5]
.sym 11540 soc.simpleuart_reg_div_do[10]
.sym 11542 soc.simpleuart_reg_div_do[11]
.sym 11543 soc.simpleuart_reg_div_do[21]
.sym 11544 soc.simpleuart_reg_div_do[8]
.sym 11545 soc.simpleuart.recv_divcnt[10]
.sym 11546 soc.simpleuart_reg_div_do[10]
.sym 11547 soc.simpleuart_reg_div_do[10]
.sym 11548 soc.simpleuart.recv_divcnt[2]
.sym 11549 soc.simpleuart_reg_div_do[21]
.sym 11550 soc.simpleuart_reg_div_do[21]
.sym 11560 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 11561 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 11562 soc.simpleuart_reg_div_do[8]
.sym 11563 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 11564 soc.simpleuart_reg_div_do[5]
.sym 11565 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 11569 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_29_I1
.sym 11570 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 11574 soc.simpleuart_reg_div_do[2]
.sym 11575 soc.simpleuart_reg_div_do[1]
.sym 11576 soc.simpleuart_reg_div_do[3]
.sym 11577 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_18_I1
.sym 11583 soc.simpleuart_reg_div_do[7]
.sym 11584 soc.simpleuart_reg_div_do[4]
.sym 11586 soc.simpleuart_reg_div_do[6]
.sym 11588 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 11589 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 11591 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_29_I1
.sym 11592 soc.simpleuart_reg_div_do[1]
.sym 11595 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 11597 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_18_I1
.sym 11598 soc.simpleuart_reg_div_do[2]
.sym 11601 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 11603 soc.simpleuart_reg_div_do[3]
.sym 11604 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 11607 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 11609 soc.simpleuart_reg_div_do[4]
.sym 11610 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 11613 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 11615 soc.simpleuart_reg_div_do[5]
.sym 11616 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 11619 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[6]
.sym 11621 soc.simpleuart_reg_div_do[6]
.sym 11622 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 11625 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[7]
.sym 11627 soc.simpleuart_reg_div_do[7]
.sym 11628 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 11631 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 11633 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 11634 soc.simpleuart_reg_div_do[8]
.sym 11640 soc.simpleuart.recv_divcnt[1]
.sym 11641 soc.simpleuart.recv_divcnt[2]
.sym 11642 soc.simpleuart.recv_divcnt[3]
.sym 11643 soc.simpleuart.recv_divcnt[4]
.sym 11644 soc.simpleuart.recv_divcnt[5]
.sym 11645 soc.simpleuart.recv_divcnt[6]
.sym 11646 soc.simpleuart.recv_divcnt[7]
.sym 11651 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 11652 soc.simpleuart_reg_div_do[29]
.sym 11653 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 11654 soc.simpleuart_reg_div_do[20]
.sym 11655 soc.simpleuart_reg_div_do[16]
.sym 11657 soc.simpleuart_reg_div_do[19]
.sym 11659 soc.simpleuart_reg_div_do[25]
.sym 11662 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 11663 soc.simpleuart_reg_div_do[24]
.sym 11664 soc.simpleuart.recv_divcnt[16]
.sym 11665 soc.simpleuart_reg_div_do[18]
.sym 11666 soc.simpleuart.recv_divcnt[5]
.sym 11668 soc.simpleuart.recv_divcnt[6]
.sym 11670 soc.simpleuart.recv_divcnt[7]
.sym 11671 soc.simpleuart_reg_div_do[18]
.sym 11674 soc.simpleuart.recv_divcnt[1]
.sym 11675 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 11681 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_26_I1
.sym 11682 soc.simpleuart_reg_div_do[9]
.sym 11683 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_24_I1
.sym 11685 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 11686 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_27_I1
.sym 11690 soc.simpleuart_reg_div_do[12]
.sym 11691 soc.simpleuart_reg_div_do[13]
.sym 11692 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_25_I1
.sym 11693 soc.simpleuart_reg_div_do[15]
.sym 11694 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 11695 soc.simpleuart_reg_div_do[14]
.sym 11701 soc.simpleuart_reg_div_do[16]
.sym 11702 soc.simpleuart_reg_div_do[11]
.sym 11703 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_28_I1
.sym 11705 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_23_I1
.sym 11707 soc.simpleuart_reg_div_do[10]
.sym 11712 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[9]
.sym 11714 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 11715 soc.simpleuart_reg_div_do[9]
.sym 11718 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[10]
.sym 11720 soc.simpleuart_reg_div_do[10]
.sym 11721 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 11724 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[11]
.sym 11726 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_28_I1
.sym 11727 soc.simpleuart_reg_div_do[11]
.sym 11730 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[12]
.sym 11732 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_27_I1
.sym 11733 soc.simpleuart_reg_div_do[12]
.sym 11736 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[13]
.sym 11738 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_26_I1
.sym 11739 soc.simpleuart_reg_div_do[13]
.sym 11742 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[14]
.sym 11744 soc.simpleuart_reg_div_do[14]
.sym 11745 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_25_I1
.sym 11748 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[15]
.sym 11750 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_24_I1
.sym 11751 soc.simpleuart_reg_div_do[15]
.sym 11754 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[16]
.sym 11756 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_23_I1
.sym 11757 soc.simpleuart_reg_div_do[16]
.sym 11762 soc.simpleuart.recv_divcnt[8]
.sym 11763 soc.simpleuart.recv_divcnt[9]
.sym 11764 soc.simpleuart.recv_divcnt[10]
.sym 11765 soc.simpleuart.recv_divcnt[11]
.sym 11766 soc.simpleuart.recv_divcnt[12]
.sym 11767 soc.simpleuart.recv_divcnt[13]
.sym 11768 soc.simpleuart.recv_divcnt[14]
.sym 11769 soc.simpleuart.recv_divcnt[15]
.sym 11773 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 11775 soc.simpleuart.recv_divcnt[6]
.sym 11777 soc.simpleuart.recv_divcnt[3]
.sym 11779 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 11780 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_25_I1
.sym 11781 flash_io2_di_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 11782 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 11783 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11785 soc.simpleuart.recv_divcnt[2]
.sym 11786 soc.simpleuart_reg_div_do[17]
.sym 11787 soc.simpleuart_reg_div_do[26]
.sym 11788 soc.simpleuart_reg_div_do[30]
.sym 11789 soc.simpleuart.recv_divcnt[13]
.sym 11790 soc.simpleuart_reg_div_do[27]
.sym 11791 soc.simpleuart.recv_divcnt[14]
.sym 11792 soc.simpleuart.recv_divcnt[5]
.sym 11793 soc.simpleuart.recv_divcnt[15]
.sym 11794 soc.simpleuart_reg_div_do[31]
.sym 11795 soc.simpleuart.recv_divcnt[8]
.sym 11796 soc.simpleuart.recv_divcnt[7]
.sym 11797 soc.simpleuart.recv_divcnt[9]
.sym 11798 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[16]
.sym 11803 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_17_I1
.sym 11804 soc.simpleuart_reg_div_do[17]
.sym 11806 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 11807 soc.simpleuart_reg_div_do[23]
.sym 11808 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 11810 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 11812 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_22_I1
.sym 11813 soc.simpleuart_reg_div_do[21]
.sym 11815 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_21_I1
.sym 11816 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_19_I1
.sym 11817 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_20_I1
.sym 11821 soc.simpleuart_reg_div_do[19]
.sym 11822 soc.simpleuart_reg_div_do[20]
.sym 11823 soc.simpleuart_reg_div_do[24]
.sym 11825 soc.simpleuart_reg_div_do[18]
.sym 11828 soc.simpleuart_reg_div_do[22]
.sym 11835 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[17]
.sym 11837 soc.simpleuart_reg_div_do[17]
.sym 11838 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_22_I1
.sym 11841 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[18]
.sym 11843 soc.simpleuart_reg_div_do[18]
.sym 11844 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_21_I1
.sym 11847 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[19]
.sym 11849 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_20_I1
.sym 11850 soc.simpleuart_reg_div_do[19]
.sym 11853 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[20]
.sym 11855 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_19_I1
.sym 11856 soc.simpleuart_reg_div_do[20]
.sym 11859 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[21]
.sym 11861 soc.simpleuart_reg_div_do[21]
.sym 11862 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_17_I1
.sym 11865 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[22]
.sym 11867 soc.simpleuart_reg_div_do[22]
.sym 11868 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 11871 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[23]
.sym 11873 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 11874 soc.simpleuart_reg_div_do[23]
.sym 11877 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[24]
.sym 11879 soc.simpleuart_reg_div_do[24]
.sym 11880 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 11885 soc.simpleuart.recv_divcnt[16]
.sym 11886 soc.simpleuart.recv_divcnt[17]
.sym 11887 soc.simpleuart.recv_divcnt[18]
.sym 11888 soc.simpleuart.recv_divcnt[19]
.sym 11889 soc.simpleuart.recv_divcnt[20]
.sym 11890 soc.simpleuart.recv_divcnt[21]
.sym 11891 soc.simpleuart.recv_divcnt[22]
.sym 11892 soc.simpleuart.recv_divcnt[23]
.sym 11897 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 11898 soc.cpu.mem_rdata_q[14]
.sym 11899 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 11900 soc.simpleuart.recv_divcnt[11]
.sym 11901 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 11902 soc.simpleuart.recv_divcnt[15]
.sym 11903 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 11904 soc.simpleuart.recv_divcnt[8]
.sym 11906 soc.simpleuart.recv_divcnt[9]
.sym 11908 soc.simpleuart.recv_divcnt[10]
.sym 11910 soc.simpleuart.recv_divcnt[20]
.sym 11912 soc.simpleuart.recv_divcnt[21]
.sym 11913 soc.simpleuart.recv_divcnt[12]
.sym 11914 soc.simpleuart.recv_divcnt[22]
.sym 11915 soc.simpleuart.recv_divcnt[13]
.sym 11916 soc.simpleuart.recv_divcnt[23]
.sym 11918 soc.simpleuart.recv_divcnt[16]
.sym 11919 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 11920 soc.simpleuart.recv_divcnt[17]
.sym 11921 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[24]
.sym 11929 soc.simpleuart_reg_div_do[25]
.sym 11935 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 11936 soc.simpleuart_reg_div_do[29]
.sym 11939 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 11945 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 11946 soc.simpleuart_reg_div_do[28]
.sym 11947 soc.simpleuart_reg_div_do[26]
.sym 11948 soc.simpleuart_reg_div_do[30]
.sym 11950 soc.simpleuart_reg_div_do[27]
.sym 11951 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 11953 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 11954 soc.simpleuart_reg_div_do[31]
.sym 11955 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 11956 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 11958 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[25]
.sym 11960 soc.simpleuart_reg_div_do[25]
.sym 11961 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 11964 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[26]
.sym 11966 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 11967 soc.simpleuart_reg_div_do[26]
.sym 11970 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[27]
.sym 11972 soc.simpleuart_reg_div_do[27]
.sym 11973 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 11976 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[28]
.sym 11978 soc.simpleuart_reg_div_do[28]
.sym 11979 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 11982 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[29]
.sym 11984 soc.simpleuart_reg_div_do[29]
.sym 11985 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 11988 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[30]
.sym 11990 soc.simpleuart_reg_div_do[30]
.sym 11991 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 11994 $nextpnr_ICESTORM_LC_30$I3
.sym 11996 soc.simpleuart_reg_div_do[31]
.sym 11997 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 12004 $nextpnr_ICESTORM_LC_30$I3
.sym 12008 soc.simpleuart.recv_divcnt[24]
.sym 12009 soc.simpleuart.recv_divcnt[25]
.sym 12010 soc.simpleuart.recv_divcnt[26]
.sym 12011 soc.simpleuart.recv_divcnt[27]
.sym 12012 soc.simpleuart.recv_divcnt[28]
.sym 12013 soc.simpleuart.recv_divcnt[29]
.sym 12014 soc.simpleuart.recv_divcnt[30]
.sym 12015 soc.simpleuart.recv_divcnt[31]
.sym 12017 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 12020 soc.simpleuart.send_divcnt[4]
.sym 12021 gpio_led_r[0]
.sym 12022 soc.simpleuart.send_divcnt[1]
.sym 12023 soc.simpleuart.recv_divcnt[19]
.sym 12024 soc.simpleuart.send_divcnt[5]
.sym 12025 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 12027 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_19_I1
.sym 12031 soc.simpleuart.recv_divcnt[18]
.sym 12033 soc.simpleuart.recv_divcnt[28]
.sym 12035 soc.simpleuart.recv_divcnt[29]
.sym 12036 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 12037 soc.simpleuart_reg_div_do[11]
.sym 12038 soc.simpleuart_reg_div_do[10]
.sym 12039 soc.simpleuart.recv_divcnt[31]
.sym 12041 soc.simpleuart.send_divcnt[0]
.sym 12042 soc.simpleuart_reg_div_do[21]
.sym 12050 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 12052 soc.simpleuart.send_divcnt[1]
.sym 12053 soc.simpleuart.send_divcnt[2]
.sym 12054 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 12061 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 12063 soc.simpleuart.send_divcnt[3]
.sym 12064 soc.simpleuart.send_divcnt[7]
.sym 12065 soc.simpleuart.send_divcnt[0]
.sym 12070 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 12071 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 12073 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_30_I1
.sym 12074 soc.simpleuart.send_divcnt[6]
.sym 12075 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 12076 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_19_I1
.sym 12078 soc.simpleuart.send_divcnt[4]
.sym 12080 soc.simpleuart.send_divcnt[5]
.sym 12081 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[1]
.sym 12083 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_30_I1
.sym 12084 soc.simpleuart.send_divcnt[0]
.sym 12087 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[2]
.sym 12089 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_19_I1
.sym 12090 soc.simpleuart.send_divcnt[1]
.sym 12093 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[3]
.sym 12095 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 12096 soc.simpleuart.send_divcnt[2]
.sym 12099 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[4]
.sym 12101 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 12102 soc.simpleuart.send_divcnt[3]
.sym 12105 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[5]
.sym 12107 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 12108 soc.simpleuart.send_divcnt[4]
.sym 12111 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[6]
.sym 12113 soc.simpleuart.send_divcnt[5]
.sym 12114 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 12117 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[7]
.sym 12119 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 12120 soc.simpleuart.send_divcnt[6]
.sym 12123 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[8]
.sym 12125 soc.simpleuart.send_divcnt[7]
.sym 12126 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 12131 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 12132 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_28_I1
.sym 12133 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12134 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_21_I1
.sym 12135 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 12136 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12137 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 12138 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_29_I1
.sym 12143 soc.simpleuart.send_divcnt[12]
.sym 12144 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12146 soc.simpleuart.recv_divcnt[27]
.sym 12147 soc.simpleuart.send_divcnt[13]
.sym 12148 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_27_I1
.sym 12149 soc.cpu.mem_rdata_q[12]
.sym 12150 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_24_I1
.sym 12152 soc.simpleuart.recv_divcnt[25]
.sym 12154 soc.simpleuart.recv_divcnt[26]
.sym 12155 soc.simpleuart_reg_div_do[24]
.sym 12156 soc.simpleuart_reg_div_do[18]
.sym 12157 soc.simpleuart_reg_div_do[29]
.sym 12158 gpio_led_r[1]
.sym 12160 gpio_led_r[3]
.sym 12162 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_19_I1
.sym 12163 soc.simpleuart_reg_div_do[31]
.sym 12165 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 12167 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[8]
.sym 12176 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 12177 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_25_I1
.sym 12179 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12182 soc.simpleuart.send_divcnt[15]
.sym 12185 soc.simpleuart.send_divcnt[14]
.sym 12186 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_26_I1
.sym 12188 soc.simpleuart.send_divcnt[9]
.sym 12190 soc.simpleuart.send_divcnt[10]
.sym 12191 soc.simpleuart.send_divcnt[11]
.sym 12193 soc.simpleuart.send_divcnt[8]
.sym 12194 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_24_I1
.sym 12195 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_29_I1
.sym 12197 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_28_I1
.sym 12199 soc.simpleuart.send_divcnt[12]
.sym 12200 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_27_I1
.sym 12203 soc.simpleuart.send_divcnt[13]
.sym 12204 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[9]
.sym 12206 soc.simpleuart.send_divcnt[8]
.sym 12207 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 12210 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[10]
.sym 12212 soc.simpleuart.send_divcnt[9]
.sym 12213 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12216 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[11]
.sym 12218 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_29_I1
.sym 12219 soc.simpleuart.send_divcnt[10]
.sym 12222 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[12]
.sym 12224 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_28_I1
.sym 12225 soc.simpleuart.send_divcnt[11]
.sym 12228 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[13]
.sym 12230 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_27_I1
.sym 12231 soc.simpleuart.send_divcnt[12]
.sym 12234 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[14]
.sym 12236 soc.simpleuart.send_divcnt[13]
.sym 12237 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_26_I1
.sym 12240 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[15]
.sym 12242 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_25_I1
.sym 12243 soc.simpleuart.send_divcnt[14]
.sym 12246 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[16]
.sym 12248 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_24_I1
.sym 12249 soc.simpleuart.send_divcnt[15]
.sym 12254 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 12255 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 12256 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12257 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 12258 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 12259 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 12260 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_17_I1
.sym 12261 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 12265 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 12266 soc.simpleuart.send_divcnt[20]
.sym 12268 iomem_addr[16]
.sym 12269 soc.cpu.is_sb_sh_sw
.sym 12270 soc.simpleuart.send_divcnt[21]
.sym 12272 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 12273 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_25_I1
.sym 12274 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_26_I1
.sym 12276 soc.simpleuart_reg_div_do[13]
.sym 12277 soc.simpleuart_reg_div_do[12]
.sym 12278 resetn_SB_LUT4_I2_O
.sym 12282 soc.simpleuart_reg_div_do[27]
.sym 12285 soc.simpleuart_reg_div_do[30]
.sym 12288 soc.simpleuart_reg_div_do[28]
.sym 12290 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[16]
.sym 12298 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_21_I1
.sym 12299 soc.simpleuart.send_divcnt[18]
.sym 12301 soc.simpleuart.send_divcnt[19]
.sym 12302 soc.simpleuart.send_divcnt[23]
.sym 12303 soc.simpleuart.send_divcnt[22]
.sym 12305 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_23_I1
.sym 12311 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 12313 soc.simpleuart.send_divcnt[16]
.sym 12314 soc.simpleuart.send_divcnt[20]
.sym 12315 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_22_I1
.sym 12316 soc.simpleuart.send_divcnt[21]
.sym 12317 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_17_I1
.sym 12319 soc.simpleuart.send_divcnt[17]
.sym 12320 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 12321 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_20_I1
.sym 12324 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_18_I1
.sym 12327 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[17]
.sym 12329 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_23_I1
.sym 12330 soc.simpleuart.send_divcnt[16]
.sym 12333 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[18]
.sym 12335 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_22_I1
.sym 12336 soc.simpleuart.send_divcnt[17]
.sym 12339 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[19]
.sym 12341 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_21_I1
.sym 12342 soc.simpleuart.send_divcnt[18]
.sym 12345 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[20]
.sym 12347 soc.simpleuart.send_divcnt[19]
.sym 12348 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_20_I1
.sym 12351 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[21]
.sym 12353 soc.simpleuart.send_divcnt[20]
.sym 12354 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_18_I1
.sym 12357 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[22]
.sym 12359 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_17_I1
.sym 12360 soc.simpleuart.send_divcnt[21]
.sym 12363 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[23]
.sym 12365 soc.simpleuart.send_divcnt[22]
.sym 12366 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 12369 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[24]
.sym 12371 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 12372 soc.simpleuart.send_divcnt[23]
.sym 12377 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O
.sym 12378 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 12379 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 12380 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 12381 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 12382 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 12383 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 12384 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 12389 soc.simpleuart.send_divcnt[28]
.sym 12391 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_23_I1
.sym 12392 soc.cpu.instr_jalr
.sym 12393 soc.simpleuart.send_divcnt[29]
.sym 12397 soc.simpleuart.send_divcnt[31]
.sym 12398 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 12401 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 12403 soc.cpu.instr_lh
.sym 12406 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 12407 soc.cpu.instr_lb
.sym 12408 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 12413 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[24]
.sym 12419 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 12422 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 12425 soc.simpleuart.send_divcnt[27]
.sym 12427 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 12429 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 12431 soc.simpleuart.send_divcnt[26]
.sym 12432 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 12433 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 12436 soc.simpleuart.send_divcnt[24]
.sym 12437 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 12439 soc.simpleuart.send_divcnt[28]
.sym 12440 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 12441 soc.simpleuart.send_divcnt[29]
.sym 12442 soc.simpleuart.send_divcnt[25]
.sym 12445 soc.simpleuart.send_divcnt[31]
.sym 12448 soc.simpleuart.send_divcnt[30]
.sym 12450 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[25]
.sym 12452 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 12453 soc.simpleuart.send_divcnt[24]
.sym 12456 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[26]
.sym 12458 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 12459 soc.simpleuart.send_divcnt[25]
.sym 12462 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[27]
.sym 12464 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 12465 soc.simpleuart.send_divcnt[26]
.sym 12468 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[28]
.sym 12470 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 12471 soc.simpleuart.send_divcnt[27]
.sym 12474 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[29]
.sym 12476 soc.simpleuart.send_divcnt[28]
.sym 12477 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 12480 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[30]
.sym 12482 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 12483 soc.simpleuart.send_divcnt[29]
.sym 12486 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[31]
.sym 12488 soc.simpleuart.send_divcnt[30]
.sym 12489 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 12492 $nextpnr_ICESTORM_LC_32$I3
.sym 12494 soc.simpleuart.send_divcnt[31]
.sym 12495 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 12500 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0
.sym 12501 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 12502 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 12503 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I1
.sym 12504 soc.cpu.cpu_state[5]
.sym 12505 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 12506 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 12507 soc.cpu.cpu_state[3]
.sym 12511 soc.cpu.instr_bne_SB_LUT4_I1_I0
.sym 12513 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 12524 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 12526 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 12527 gpio_led_g[7]
.sym 12528 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1_SB_LUT4_I3_I0
.sym 12529 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 12530 soc.cpu.mem_do_prefetch
.sym 12531 soc.cpu.cpu_state[3]
.sym 12532 soc.cpu.mem_rdata_q[12]
.sym 12533 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1_SB_LUT4_I3_I2
.sym 12535 soc.cpu.mem_rdata_q[12]
.sym 12536 $nextpnr_ICESTORM_LC_32$I3
.sym 12541 soc.cpu.is_alu_reg_imm
.sym 12543 soc.cpu.mem_rdata_q[12]
.sym 12544 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 12548 soc.simpleuart_reg_div_do[29]
.sym 12550 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 12552 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 12553 soc.cpu.mem_rdata_q[13]
.sym 12556 soc.cpu.is_alu_reg_reg
.sym 12560 soc.simpleuart_reg_div_do[28]
.sym 12564 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 12566 soc.cpu.mem_rdata_q[14]
.sym 12570 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 12577 $nextpnr_ICESTORM_LC_32$I3
.sym 12582 soc.simpleuart_reg_div_do[28]
.sym 12586 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 12588 soc.cpu.is_alu_reg_imm
.sym 12593 soc.cpu.is_alu_reg_reg
.sym 12594 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 12601 soc.simpleuart_reg_div_do[29]
.sym 12604 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 12605 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 12617 soc.cpu.mem_rdata_q[14]
.sym 12618 soc.cpu.mem_rdata_q[13]
.sym 12619 soc.cpu.mem_rdata_q[12]
.sym 12620 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 12621 CLK12$SB_IO_IN_$glb_clk
.sym 12623 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 12624 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 12625 soc.cpu.cpu_state[4]
.sym 12626 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 12627 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I0
.sym 12628 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 12629 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I2_O
.sym 12630 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 12635 soc.cpu.is_alu_reg_imm
.sym 12636 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 12638 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 12640 soc.cpu.cpu_state[3]
.sym 12641 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 12642 soc.cpu.is_alu_reg_imm
.sym 12645 soc.cpu.cpu_state[2]
.sym 12646 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 12647 soc.cpu.instr_sw_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 12648 gpio_led_r[3]
.sym 12650 gpio_led_r[1]
.sym 12651 soc.cpu.cpu_state[5]
.sym 12652 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 12655 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 12657 soc.cpu.instr_lh
.sym 12658 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 12664 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 12666 soc.cpu.instr_ori
.sym 12667 soc.cpu.is_sb_sh_sw
.sym 12668 soc.cpu.instr_srl
.sym 12671 soc.cpu.instr_andi
.sym 12673 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 12674 soc.cpu.instr_srai
.sym 12675 soc.cpu.mem_rdata_q[14]
.sym 12677 soc.cpu.instr_sw_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 12679 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 12682 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 12683 soc.cpu.is_alu_reg_imm
.sym 12687 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 12690 soc.cpu.instr_srli
.sym 12691 soc.cpu.instr_or
.sym 12692 soc.cpu.mem_rdata_q[12]
.sym 12693 soc.cpu.instr_slli
.sym 12694 soc.cpu.mem_rdata_q[13]
.sym 12695 soc.cpu.instr_sra
.sym 12697 soc.cpu.instr_or
.sym 12699 soc.cpu.instr_ori
.sym 12703 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 12704 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 12709 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 12711 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 12712 soc.cpu.is_alu_reg_imm
.sym 12715 soc.cpu.mem_rdata_q[12]
.sym 12716 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 12717 soc.cpu.mem_rdata_q[13]
.sym 12718 soc.cpu.mem_rdata_q[14]
.sym 12721 soc.cpu.instr_srl
.sym 12722 soc.cpu.instr_srli
.sym 12723 soc.cpu.instr_sra
.sym 12724 soc.cpu.instr_srai
.sym 12727 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 12728 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 12729 soc.cpu.is_alu_reg_imm
.sym 12734 soc.cpu.is_sb_sh_sw
.sym 12735 soc.cpu.instr_sw_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 12739 soc.cpu.instr_andi
.sym 12740 soc.cpu.instr_slli
.sym 12741 soc.cpu.instr_srli
.sym 12742 soc.cpu.instr_ori
.sym 12743 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 12744 CLK12$SB_IO_IN_$glb_clk
.sym 12746 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 12747 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 12748 soc.cpu.mem_do_wdata
.sym 12749 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 12750 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1_SB_LUT4_I3_I2
.sym 12751 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I2
.sym 12752 soc.cpu.mem_do_wdata_SB_DFFESR_Q_E
.sym 12753 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 12754 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 12757 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 12758 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 12760 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 12764 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1_SB_LUT4_I3_I0
.sym 12766 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 12767 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 12769 soc.cpu.cpu_state[4]
.sym 12770 soc.cpu.cpu_state[4]
.sym 12771 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1_SB_LUT4_I3_I2
.sym 12772 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 12773 soc.cpu.instr_lb
.sym 12775 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 12776 soc.cpu.pcpi_rs1[0]
.sym 12778 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 12779 soc.cpu.instr_sw
.sym 12781 resetn_SB_LUT4_I2_O
.sym 12788 soc.cpu.instr_lh
.sym 12789 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 12790 soc.cpu.instr_waitirq
.sym 12793 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 12794 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D
.sym 12795 soc.cpu.instr_lw_SB_LUT4_I0_O
.sym 12796 soc.cpu.mem_rdata_q[14]
.sym 12798 soc.cpu.instr_lb
.sym 12799 soc.cpu.mem_rdata_q[14]
.sym 12800 soc.cpu.instr_beq
.sym 12802 soc.cpu.instr_andi
.sym 12804 soc.cpu.instr_beq_SB_LUT4_I1_O
.sym 12805 soc.cpu.mem_rdata_q[12]
.sym 12806 soc.cpu.mem_rdata_q[13]
.sym 12809 soc.cpu.instr_bgeu
.sym 12810 soc.cpu.instr_blt
.sym 12814 soc.cpu.instr_and
.sym 12815 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 12816 soc.cpu.instr_add_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 12817 soc.cpu.is_alu_reg_imm
.sym 12818 soc.cpu.instr_slt_SB_LUT4_I3_O
.sym 12820 soc.cpu.instr_add_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 12821 soc.cpu.instr_beq_SB_LUT4_I1_O
.sym 12822 soc.cpu.instr_slt_SB_LUT4_I3_O
.sym 12823 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D
.sym 12826 soc.cpu.instr_lw_SB_LUT4_I0_O
.sym 12827 soc.cpu.instr_beq
.sym 12828 soc.cpu.instr_lh
.sym 12829 soc.cpu.instr_lb
.sym 12832 soc.cpu.instr_and
.sym 12833 soc.cpu.instr_blt
.sym 12834 soc.cpu.instr_bgeu
.sym 12835 soc.cpu.instr_waitirq
.sym 12838 soc.cpu.mem_rdata_q[13]
.sym 12839 soc.cpu.mem_rdata_q[12]
.sym 12840 soc.cpu.mem_rdata_q[14]
.sym 12841 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 12844 soc.cpu.instr_and
.sym 12846 soc.cpu.instr_andi
.sym 12850 soc.cpu.mem_rdata_q[13]
.sym 12851 soc.cpu.mem_rdata_q[14]
.sym 12852 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 12853 soc.cpu.mem_rdata_q[12]
.sym 12856 soc.cpu.mem_rdata_q[12]
.sym 12857 soc.cpu.mem_rdata_q[13]
.sym 12858 soc.cpu.mem_rdata_q[14]
.sym 12859 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 12862 soc.cpu.mem_rdata_q[13]
.sym 12863 soc.cpu.mem_rdata_q[12]
.sym 12864 soc.cpu.is_alu_reg_imm
.sym 12865 soc.cpu.mem_rdata_q[14]
.sym 12866 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 12867 CLK12$SB_IO_IN_$glb_clk
.sym 12868 resetn_SB_LUT4_I3_O_$glb_sr
.sym 12869 soc.cpu.instr_sw_SB_LUT4_I0_O
.sym 12870 soc.cpu.instr_sh_SB_LUT4_I0_O
.sym 12871 soc.cpu.mem_wordsize[0]
.sym 12872 soc.cpu.instr_lhu_SB_LUT4_I2_O
.sym 12873 soc.cpu.mem_wordsize[2]
.sym 12874 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 12875 soc.cpu.instr_lw_SB_LUT4_I2_O
.sym 12876 soc.cpu.mem_do_rdata_SB_DFFESR_Q_E
.sym 12877 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 12880 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 12883 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 12884 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 12886 soc.cpu.instr_waitirq
.sym 12889 gpio_led_r[2]
.sym 12890 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D
.sym 12891 soc.cpu.mem_do_rinst
.sym 12893 soc.cpu.mem_do_wdata
.sym 12895 soc.cpu.instr_lb
.sym 12898 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 12899 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I2
.sym 12900 soc.cpu.instr_lh
.sym 12902 soc.cpu.instr_bgeu
.sym 12903 soc.cpu.mem_wordsize[1]
.sym 12904 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 12912 soc.cpu.mem_rdata_q[12]
.sym 12913 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 12914 resetn
.sym 12916 soc.cpu.instr_lhu
.sym 12917 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 12919 soc.cpu.instr_sw_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 12920 soc.cpu.mem_rdata_q[12]
.sym 12921 soc.cpu.instr_lw
.sym 12922 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 12924 soc.cpu.mem_rdata_q[13]
.sym 12927 soc.cpu.instr_sb
.sym 12928 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 12930 soc.cpu.mem_rdata_q[14]
.sym 12933 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 12936 soc.cpu.instr_lbu
.sym 12937 soc.cpu.is_sb_sh_sw
.sym 12943 soc.cpu.instr_lhu
.sym 12944 soc.cpu.instr_lbu
.sym 12945 soc.cpu.instr_lw
.sym 12946 soc.cpu.instr_sb
.sym 12949 soc.cpu.mem_rdata_q[12]
.sym 12950 soc.cpu.is_sb_sh_sw
.sym 12951 soc.cpu.mem_rdata_q[13]
.sym 12952 soc.cpu.mem_rdata_q[14]
.sym 12955 soc.cpu.mem_rdata_q[12]
.sym 12956 soc.cpu.mem_rdata_q[13]
.sym 12957 soc.cpu.mem_rdata_q[14]
.sym 12958 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 12962 soc.cpu.instr_sw_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 12963 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 12967 resetn
.sym 12970 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 12980 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 12982 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 12985 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 12988 soc.cpu.is_sb_sh_sw
.sym 12989 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 12990 CLK12$SB_IO_IN_$glb_clk
.sym 12993 soc.cpu.latched_is_lb_SB_DFFESR_Q_E
.sym 12995 soc.cpu.mem_wordsize[1]
.sym 12996 soc.cpu.instr_lbu_SB_LUT4_I2_O
.sym 12997 resetn_SB_LUT4_I2_O
.sym 12998 soc.cpu.instr_sb_SB_LUT4_I0_O
.sym 13001 soc.cpu.cpu_state[0]
.sym 13004 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 13005 soc.cpu.cpu_state[2]
.sym 13007 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 13009 soc.cpu.mem_do_rdata_SB_DFFESR_Q_E
.sym 13010 soc.cpu.alu_out_SB_LUT4_O_31_I2
.sym 13012 soc.cpu.instr_rdcycle_SB_LUT4_I3_1_O
.sym 13014 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 13015 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 13019 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 13020 gpio_led_g[7]
.sym 13022 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 13024 soc.cpu.cpu_state[3]
.sym 13036 soc.cpu.is_sltiu_bltu_sltu
.sym 13039 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 13040 soc.cpu.instr_slt_SB_LUT4_I3_O
.sym 13042 soc.cpu.is_slti_blt_slt_SB_LUT4_I2_O
.sym 13045 soc.cpu.instr_bgeu
.sym 13046 soc.cpu.instr_bne_SB_LUT4_I1_O
.sym 13047 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 13056 soc.cpu.instr_bgeu_SB_LUT4_I2_I0
.sym 13057 soc.cpu.instr_bne
.sym 13062 soc.cpu.instr_bgeu
.sym 13064 soc.cpu.instr_bne_SB_LUT4_I1_I0
.sym 13090 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 13091 soc.cpu.instr_slt_SB_LUT4_I3_O
.sym 13093 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 13096 soc.cpu.is_sltiu_bltu_sltu
.sym 13097 soc.cpu.instr_bne_SB_LUT4_I1_I0
.sym 13098 soc.cpu.instr_bne
.sym 13099 soc.cpu.instr_bgeu
.sym 13102 soc.cpu.instr_bne_SB_LUT4_I1_O
.sym 13103 soc.cpu.instr_bgeu_SB_LUT4_I2_I0
.sym 13104 soc.cpu.is_slti_blt_slt_SB_LUT4_I2_O
.sym 13105 soc.cpu.instr_bgeu
.sym 13113 CLK12$SB_IO_IN_$glb_clk
.sym 13114 resetn_SB_LUT4_I3_O_$glb_sr
.sym 13116 soc.cpu.latched_is_lh
.sym 13117 soc.cpu.latched_is_lb
.sym 13128 iomem_wdata[26]
.sym 13130 soc.cpu.mem_wordsize[1]
.sym 13137 soc.cpu.irq_pending[2]
.sym 13138 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 13139 soc.cpu.alu_out_q[30]
.sym 13140 soc.cpu.pcpi_rs1[17]
.sym 13141 soc.cpu.mem_wordsize[1]
.sym 13142 gpio_led_r[1]
.sym 13143 soc.cpu.mem_la_wdata[3]
.sym 13147 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 13148 gpio_led_r[3]
.sym 13157 soc.cpu.instr_srai
.sym 13159 soc.cpu.alu_out_SB_LUT4_O_31_I1
.sym 13160 soc.cpu.is_compare
.sym 13161 soc.cpu.instr_sub
.sym 13164 soc.cpu.alu_out_SB_LUT4_O_31_I0_SB_LUT4_O_I0
.sym 13166 soc.cpu.alu_out_SB_LUT4_O_31_I0
.sym 13168 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 13169 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I3
.sym 13170 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 13171 soc.cpu.instr_sra
.sym 13172 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 13176 soc.cpu.alu_out_SB_LUT4_O_31_I2
.sym 13178 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 13180 soc.cpu.mem_la_wdata[0]
.sym 13181 soc.cpu.pcpi_rs1[0]
.sym 13182 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 13183 soc.cpu.pcpi_rs1[31]
.sym 13184 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I2
.sym 13185 soc.cpu.mem_la_wdata[0]
.sym 13186 soc.cpu.pcpi_rs1[0]
.sym 13189 soc.cpu.pcpi_rs1[0]
.sym 13190 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 13191 soc.cpu.mem_la_wdata[0]
.sym 13192 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 13201 soc.cpu.mem_la_wdata[0]
.sym 13202 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 13203 soc.cpu.pcpi_rs1[0]
.sym 13204 soc.cpu.alu_out_SB_LUT4_O_31_I0_SB_LUT4_O_I0
.sym 13207 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I2
.sym 13208 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 13209 soc.cpu.instr_sub
.sym 13210 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I3
.sym 13213 soc.cpu.is_compare
.sym 13214 soc.cpu.alu_out_SB_LUT4_O_31_I0
.sym 13215 soc.cpu.alu_out_SB_LUT4_O_31_I2
.sym 13216 soc.cpu.alu_out_SB_LUT4_O_31_I1
.sym 13219 soc.cpu.mem_la_wdata[0]
.sym 13221 soc.cpu.pcpi_rs1[0]
.sym 13225 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 13226 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 13227 soc.cpu.is_compare
.sym 13228 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 13231 soc.cpu.instr_srai
.sym 13232 soc.cpu.pcpi_rs1[31]
.sym 13234 soc.cpu.instr_sra
.sym 13236 CLK12$SB_IO_IN_$glb_clk
.sym 13238 soc.cpu.alu_out_SB_LUT4_O_29_I3
.sym 13240 soc.cpu.alu_out_SB_LUT4_O_1_I2
.sym 13241 soc.cpu.alu_out_q[1]
.sym 13242 soc.cpu.alu_out_SB_LUT4_O_30_I2
.sym 13243 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I0
.sym 13244 soc.cpu.alu_out_q[30]
.sym 13245 soc.cpu.alu_out_SB_LUT4_O_1_I0
.sym 13246 soc.cpu.alu_out_q[0]
.sym 13248 soc.cpu.pcpi_rs2[30]
.sym 13249 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 13251 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 13260 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 13261 soc.cpu.cpu_state[4]
.sym 13262 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 13267 soc.cpu.alu_out_SB_LUT4_O_29_I3_SB_LUT4_O_I3
.sym 13268 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 13269 soc.cpu.pcpi_rs1[31]
.sym 13270 soc.cpu.cpu_state[4]
.sym 13271 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 13272 soc.cpu.pcpi_rs1[0]
.sym 13273 soc.cpu.mem_la_wdata[7]
.sym 13283 soc.cpu.pcpi_rs1[3]
.sym 13286 soc.cpu.pcpi_rs1[5]
.sym 13288 soc.cpu.pcpi_rs1[2]
.sym 13298 soc.cpu.pcpi_rs1[0]
.sym 13300 soc.cpu.pcpi_rs1[17]
.sym 13301 soc.cpu.pcpi_rs1[18]
.sym 13305 soc.cpu.pcpi_rs1[6]
.sym 13309 soc.cpu.pcpi_rs1[4]
.sym 13312 soc.cpu.pcpi_rs1[18]
.sym 13320 soc.cpu.pcpi_rs1[17]
.sym 13326 soc.cpu.pcpi_rs1[2]
.sym 13332 soc.cpu.pcpi_rs1[6]
.sym 13339 soc.cpu.pcpi_rs1[5]
.sym 13343 soc.cpu.pcpi_rs1[3]
.sym 13349 soc.cpu.pcpi_rs1[0]
.sym 13356 soc.cpu.pcpi_rs1[4]
.sym 13361 soc.cpu.alu_out_q[20]
.sym 13362 soc.cpu.alu_out_SB_LUT4_O_11_I2
.sym 13363 soc.cpu.alu_out_SB_LUT4_O_11_I0
.sym 13364 soc.cpu.alu_out_SB_LUT4_O_30_I3
.sym 13365 soc.cpu.alu_out_SB_LUT4_O_11_I1
.sym 13366 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 13367 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 13368 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 13369 soc.cpu.pcpi_rs1[30]
.sym 13370 iomem_wdata[17]
.sym 13371 soc.cpu.pcpi_rs1[10]
.sym 13373 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 13374 soc.cpu.pcpi_rs1[2]
.sym 13377 soc.cpu.instr_bgeu_SB_LUT4_I2_I0
.sym 13382 soc.cpu.pcpi_rs1[5]
.sym 13384 soc.cpu.alu_out_SB_LUT4_O_1_I2
.sym 13386 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 13387 soc.cpu.pcpi_rs2[16]
.sym 13388 soc.cpu.mem_la_wdata[2]
.sym 13390 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 13391 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 13392 soc.cpu.pcpi_rs2[9]
.sym 13395 soc.cpu.pcpi_rs1[4]
.sym 13396 soc.cpu.alu_out_SB_LUT4_O_1_I1
.sym 13402 soc.cpu.mem_la_wdata[0]
.sym 13404 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 13405 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 13407 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 13408 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 13412 soc.cpu.mem_la_wdata[2]
.sym 13414 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 13415 soc.cpu.mem_la_wdata[3]
.sym 13416 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_29_I1
.sym 13417 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 13419 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 13421 soc.cpu.mem_la_wdata[1]
.sym 13422 soc.cpu.mem_la_wdata[5]
.sym 13426 soc.cpu.mem_la_wdata[4]
.sym 13427 soc.cpu.mem_la_wdata[6]
.sym 13433 soc.cpu.mem_la_wdata[7]
.sym 13434 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[1]
.sym 13436 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_29_I1
.sym 13437 soc.cpu.mem_la_wdata[0]
.sym 13440 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[2]
.sym 13442 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 13443 soc.cpu.mem_la_wdata[1]
.sym 13446 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[3]
.sym 13448 soc.cpu.mem_la_wdata[2]
.sym 13449 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 13452 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[4]
.sym 13454 soc.cpu.mem_la_wdata[3]
.sym 13455 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 13458 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[5]
.sym 13460 soc.cpu.mem_la_wdata[4]
.sym 13461 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 13464 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[6]
.sym 13466 soc.cpu.mem_la_wdata[5]
.sym 13467 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 13470 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[7]
.sym 13472 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 13473 soc.cpu.mem_la_wdata[6]
.sym 13476 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[8]
.sym 13478 soc.cpu.mem_la_wdata[7]
.sym 13479 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 13485 soc.cpu.alu_out_SB_LUT4_O_30_I3_SB_LUT4_O_I3
.sym 13486 soc.cpu.alu_out_SB_LUT4_O_29_I3_SB_LUT4_O_I3
.sym 13487 soc.cpu.alu_out_SB_LUT4_O_28_I3_SB_LUT4_O_I3
.sym 13488 soc.cpu.alu_out_SB_LUT4_O_27_I1_SB_LUT4_O_I3
.sym 13489 soc.cpu.alu_out_SB_LUT4_O_26_I3_SB_LUT4_O_I3
.sym 13490 soc.cpu.alu_out_SB_LUT4_O_25_I3_SB_LUT4_O_I3
.sym 13491 soc.cpu.alu_out_SB_LUT4_O_24_I3_SB_LUT4_O_I3
.sym 13492 soc.cpu.pcpi_rs1[23]
.sym 13493 iomem_wdata[15]
.sym 13496 soc.cpu.mem_la_wdata[0]
.sym 13499 soc.cpu.pcpi_rs2[14]
.sym 13503 soc.cpu.alu_out_q[20]
.sym 13504 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 13505 soc.cpu.pcpi_rs2[18]
.sym 13507 soc.cpu.pcpi_rs1[10]
.sym 13508 soc.cpu.mem_la_wdata[5]
.sym 13509 soc.cpu.pcpi_rs1[3]
.sym 13510 soc.cpu.pcpi_rs2[20]
.sym 13511 soc.cpu.alu_out_SB_LUT4_O_26_I3_SB_LUT4_O_I3
.sym 13512 gpio_led_g[7]
.sym 13513 gpio_led_r[7]
.sym 13514 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 13515 soc.cpu.pcpi_rs2[30]
.sym 13516 soc.cpu.alu_out_SB_LUT4_O_21_I3_SB_LUT4_O_I3
.sym 13517 soc.cpu.alu_out_SB_LUT4_O_11_I1_SB_LUT4_O_I3
.sym 13518 gpio_led_r[5]
.sym 13519 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 13520 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[8]
.sym 13525 soc.cpu.pcpi_rs2[15]
.sym 13526 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 13532 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 13538 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 13539 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 13540 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 13541 soc.cpu.pcpi_rs2[10]
.sym 13542 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 13543 soc.cpu.pcpi_rs2[12]
.sym 13544 soc.cpu.pcpi_rs2[13]
.sym 13546 soc.cpu.pcpi_rs2[14]
.sym 13548 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 13550 soc.cpu.pcpi_rs2[8]
.sym 13552 soc.cpu.pcpi_rs2[9]
.sym 13555 soc.cpu.pcpi_rs2[11]
.sym 13556 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 13557 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[9]
.sym 13559 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 13560 soc.cpu.pcpi_rs2[8]
.sym 13563 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[10]
.sym 13565 soc.cpu.pcpi_rs2[9]
.sym 13566 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 13569 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[11]
.sym 13571 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 13572 soc.cpu.pcpi_rs2[10]
.sym 13575 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[12]
.sym 13577 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 13578 soc.cpu.pcpi_rs2[11]
.sym 13581 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[13]
.sym 13583 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 13584 soc.cpu.pcpi_rs2[12]
.sym 13587 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[14]
.sym 13589 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 13590 soc.cpu.pcpi_rs2[13]
.sym 13593 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[15]
.sym 13595 soc.cpu.pcpi_rs2[14]
.sym 13596 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 13599 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[16]
.sym 13601 soc.cpu.pcpi_rs2[15]
.sym 13602 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 13607 soc.cpu.alu_out_SB_LUT4_O_23_I3_SB_LUT4_O_I3
.sym 13608 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I3
.sym 13609 soc.cpu.alu_out_SB_LUT4_O_21_I3_SB_LUT4_O_I3
.sym 13610 soc.cpu.alu_out_SB_LUT4_O_20_I3_SB_LUT4_O_I3
.sym 13611 soc.cpu.alu_out_SB_LUT4_O_19_I1_SB_LUT4_O_I3
.sym 13612 soc.cpu.alu_out_SB_LUT4_O_18_I3_SB_LUT4_O_I3
.sym 13613 soc.cpu.alu_out_SB_LUT4_O_17_I3_SB_LUT4_O_I3
.sym 13614 soc.cpu.alu_out_SB_LUT4_O_16_I3_SB_LUT4_O_I3
.sym 13616 soc.cpu.pcpi_rs1[12]
.sym 13620 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 13627 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 13628 soc.cpu.pcpi_rs2[26]
.sym 13630 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 13631 soc.cpu.pcpi_rs1[11]
.sym 13632 soc.cpu.pcpi_rs2[31]
.sym 13633 soc.cpu.pcpi_rs2[18]
.sym 13634 gpio_led_r[4]
.sym 13635 soc.cpu.mem_la_wdata[3]
.sym 13636 soc.cpu.pcpi_rs2[8]
.sym 13637 soc.cpu.pcpi_rs1[12]
.sym 13638 soc.cpu.pcpi_rs1[9]
.sym 13639 soc.cpu.pcpi_rs1[17]
.sym 13640 soc.cpu.pcpi_rs2[17]
.sym 13641 gpio_led_r[3]
.sym 13642 gpio_led_r[1]
.sym 13643 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[16]
.sym 13648 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 13651 soc.cpu.pcpi_rs2[17]
.sym 13652 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 13653 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 13654 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 13655 soc.cpu.pcpi_rs2[21]
.sym 13656 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 13658 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 13659 soc.cpu.pcpi_rs2[20]
.sym 13660 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 13664 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 13667 soc.cpu.pcpi_rs2[23]
.sym 13668 soc.cpu.pcpi_rs2[22]
.sym 13669 soc.cpu.pcpi_rs2[19]
.sym 13677 soc.cpu.pcpi_rs2[16]
.sym 13679 soc.cpu.pcpi_rs2[18]
.sym 13680 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[17]
.sym 13682 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 13683 soc.cpu.pcpi_rs2[16]
.sym 13686 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[18]
.sym 13688 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 13689 soc.cpu.pcpi_rs2[17]
.sym 13692 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[19]
.sym 13694 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 13695 soc.cpu.pcpi_rs2[18]
.sym 13698 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[20]
.sym 13700 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 13701 soc.cpu.pcpi_rs2[19]
.sym 13704 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[21]
.sym 13706 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 13707 soc.cpu.pcpi_rs2[20]
.sym 13710 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[22]
.sym 13712 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 13713 soc.cpu.pcpi_rs2[21]
.sym 13716 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[23]
.sym 13718 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 13719 soc.cpu.pcpi_rs2[22]
.sym 13722 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[24]
.sym 13724 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 13725 soc.cpu.pcpi_rs2[23]
.sym 13730 soc.cpu.alu_out_SB_LUT4_O_15_I3_SB_LUT4_O_I3
.sym 13731 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 13732 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I3
.sym 13733 soc.cpu.alu_out_SB_LUT4_O_12_I3_SB_LUT4_O_I3
.sym 13734 soc.cpu.alu_out_SB_LUT4_O_11_I1_SB_LUT4_O_I3
.sym 13735 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I3
.sym 13736 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 13737 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I3
.sym 13741 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 13742 soc.cpu.pcpi_rs1[14]
.sym 13743 iomem_wdata[12]
.sym 13744 soc.cpu.pcpi_rs1[15]
.sym 13746 soc.cpu.mem_la_wdata[4]
.sym 13747 soc.cpu.pcpi_rs2[14]
.sym 13749 soc.cpu.pcpi_rs1[10]
.sym 13752 soc.cpu.instr_sub
.sym 13753 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 13754 soc.cpu.pcpi_rs2[22]
.sym 13755 soc.cpu.pcpi_rs2[12]
.sym 13756 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 13757 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I3
.sym 13758 soc.cpu.cpu_state[4]
.sym 13759 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 13760 soc.cpu.alu_out_SB_LUT4_O_18_I3_SB_LUT4_O_I3
.sym 13761 soc.cpu.pcpi_rs1[21]
.sym 13762 soc.cpu.alu_out_SB_LUT4_O_17_I3_SB_LUT4_O_I3
.sym 13763 soc.cpu.pcpi_rs1[0]
.sym 13764 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 13765 soc.cpu.pcpi_rs1[31]
.sym 13766 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[24]
.sym 13773 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 13776 soc.cpu.pcpi_rs2[29]
.sym 13779 soc.cpu.pcpi_rs2[25]
.sym 13786 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_13_I1
.sym 13789 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 13791 soc.cpu.pcpi_rs2[27]
.sym 13792 soc.cpu.pcpi_rs2[31]
.sym 13793 soc.cpu.instr_bne_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 13794 soc.cpu.pcpi_rs2[26]
.sym 13795 soc.cpu.pcpi_rs2[28]
.sym 13797 soc.cpu.pcpi_rs2[24]
.sym 13798 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 13799 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 13800 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 13801 soc.cpu.pcpi_rs2[30]
.sym 13802 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 13803 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[25]
.sym 13805 soc.cpu.pcpi_rs2[24]
.sym 13806 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_13_I1
.sym 13809 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[26]
.sym 13811 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 13812 soc.cpu.pcpi_rs2[25]
.sym 13815 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[27]
.sym 13817 soc.cpu.pcpi_rs2[26]
.sym 13818 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 13821 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[28]
.sym 13823 soc.cpu.pcpi_rs2[27]
.sym 13824 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 13827 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[29]
.sym 13829 soc.cpu.pcpi_rs2[28]
.sym 13830 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 13833 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[30]
.sym 13835 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 13836 soc.cpu.pcpi_rs2[29]
.sym 13839 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[31]
.sym 13841 soc.cpu.pcpi_rs2[30]
.sym 13842 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 13845 $nextpnr_ICESTORM_LC_25$I3
.sym 13847 soc.cpu.instr_bne_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 13848 soc.cpu.pcpi_rs2[31]
.sym 13853 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 13854 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 13855 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 13856 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 13857 soc.cpu.alu_out_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.sym 13858 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 13859 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 13860 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 13866 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_I2_I1
.sym 13872 soc.cpu.instr_sub
.sym 13875 soc.cpu.pcpi_rs1[23]
.sym 13877 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I3
.sym 13878 soc.cpu.pcpi_rs2[16]
.sym 13879 soc.cpu.alu_out_SB_LUT4_O_12_I3_SB_LUT4_O_I3
.sym 13880 soc.cpu.pcpi_rs1[25]
.sym 13881 soc.cpu.pcpi_rs1[24]
.sym 13882 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 13883 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 13884 soc.cpu.pcpi_rs1[28]
.sym 13885 soc.cpu.pcpi_rs1[27]
.sym 13886 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 13887 soc.cpu.mem_la_wdata[2]
.sym 13888 soc.cpu.alu_out_SB_LUT4_O_1_I1
.sym 13889 $nextpnr_ICESTORM_LC_25$I3
.sym 13898 soc.cpu.pcpi_rs1[1]
.sym 13899 soc.cpu.pcpi_rs1[24]
.sym 13903 soc.cpu.pcpi_rs1[11]
.sym 13921 soc.cpu.pcpi_rs1[21]
.sym 13922 soc.cpu.pcpi_rs1[8]
.sym 13923 soc.cpu.pcpi_rs1[9]
.sym 13924 soc.cpu.pcpi_rs1[10]
.sym 13930 $nextpnr_ICESTORM_LC_25$I3
.sym 13933 soc.cpu.pcpi_rs1[10]
.sym 13942 soc.cpu.pcpi_rs1[8]
.sym 13946 soc.cpu.pcpi_rs1[1]
.sym 13953 soc.cpu.pcpi_rs1[21]
.sym 13960 soc.cpu.pcpi_rs1[11]
.sym 13963 soc.cpu.pcpi_rs1[9]
.sym 13971 soc.cpu.pcpi_rs1[24]
.sym 13976 soc.cpu.alu_out_SB_LUT4_O_4_I1
.sym 13977 soc.cpu.alu_out_SB_LUT4_O_20_I3
.sym 13978 soc.cpu.alu_out_SB_LUT4_O_16_I3
.sym 13979 soc.cpu.alu_out_SB_LUT4_O_18_I3
.sym 13980 soc.cpu.alu_out_SB_LUT4_O_15_I3
.sym 13981 soc.cpu.alu_out_SB_LUT4_O_6_I1
.sym 13982 soc.cpu.alu_out_q[18]
.sym 13983 soc.cpu.alu_out_SB_LUT4_O_7_I1
.sym 13984 soc.cpu.pcpi_rs1[26]
.sym 13989 soc.cpu.pcpi_rs1[12]
.sym 13993 soc.cpu.mem_la_wdata[1]
.sym 13995 soc.cpu.mem_la_wdata[3]
.sym 13996 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 13997 soc.cpu.pcpi_rs2[14]
.sym 14000 soc.cpu.mem_la_wdata[5]
.sym 14001 soc.cpu.alu_out_SB_LUT4_O_21_I3_SB_LUT4_O_I3
.sym 14002 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 14003 soc.cpu.alu_out_SB_LUT4_O_26_I3_SB_LUT4_O_I3
.sym 14004 soc.cpu.pcpi_rs2[20]
.sym 14005 gpio_led_r[7]
.sym 14006 gpio_led_r[5]
.sym 14007 soc.cpu.pcpi_rs2[30]
.sym 14008 soc.cpu.pcpi_rs1[3]
.sym 14009 gpio_led_g[7]
.sym 14010 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 14011 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 14018 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 14019 soc.cpu.alu_out_SB_LUT4_O_17_I2
.sym 14020 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 14021 soc.cpu.alu_out_SB_LUT4_O_17_I3
.sym 14022 soc.cpu.alu_out_SB_LUT4_O_17_I3_SB_LUT4_O_I2
.sym 14025 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 14026 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 14028 soc.cpu.pcpi_rs1[14]
.sym 14029 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I2
.sym 14030 soc.cpu.instr_sub
.sym 14031 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 14033 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I0
.sym 14034 soc.cpu.alu_out_SB_LUT4_O_17_I3_SB_LUT4_O_I3
.sym 14036 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 14037 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I3
.sym 14044 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 14045 soc.cpu.pcpi_rs2[14]
.sym 14050 soc.cpu.pcpi_rs1[14]
.sym 14051 soc.cpu.pcpi_rs2[14]
.sym 14052 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 14053 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 14062 soc.cpu.pcpi_rs1[14]
.sym 14063 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 14064 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I0
.sym 14065 soc.cpu.pcpi_rs2[14]
.sym 14068 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 14069 soc.cpu.instr_sub
.sym 14070 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 14071 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 14074 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 14075 soc.cpu.alu_out_SB_LUT4_O_17_I3_SB_LUT4_O_I3
.sym 14076 soc.cpu.instr_sub
.sym 14077 soc.cpu.alu_out_SB_LUT4_O_17_I3_SB_LUT4_O_I2
.sym 14086 soc.cpu.alu_out_SB_LUT4_O_17_I3
.sym 14088 soc.cpu.alu_out_SB_LUT4_O_17_I2
.sym 14092 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 14093 soc.cpu.instr_sub
.sym 14094 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I2
.sym 14095 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I3
.sym 14097 CLK12$SB_IO_IN_$glb_clk
.sym 14099 soc.cpu.alu_out_SB_LUT4_O_23_I2
.sym 14100 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I0
.sym 14101 soc.cpu.alu_out_SB_LUT4_O_24_I3
.sym 14102 soc.cpu.alu_out_q[8]
.sym 14103 soc.cpu.alu_out_q[7]
.sym 14104 soc.cpu.alu_out_SB_LUT4_O_24_I2
.sym 14105 soc.cpu.alu_out_SB_LUT4_O_23_I3
.sym 14106 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I0
.sym 14107 soc.cpu.alu_out_q[16]
.sym 14112 soc.cpu.alu_out_SB_LUT4_O_15_I3_SB_LUT4_O_I2
.sym 14116 soc.cpu.alu_out_SB_LUT4_O_20_I3_SB_LUT4_O_I2
.sym 14117 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 14118 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 14119 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 14120 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 14122 iomem_wdata[7]
.sym 14123 soc.cpu.pcpi_rs1[11]
.sym 14124 soc.cpu.pcpi_rs2[31]
.sym 14125 soc.cpu.pcpi_rs2[18]
.sym 14126 soc.cpu.alu_out_SB_LUT4_O_23_I3_SB_LUT4_O_I2
.sym 14127 gpio_led_r[4]
.sym 14128 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 14129 soc.cpu.pcpi_rs1[12]
.sym 14130 gpio_led_r[1]
.sym 14131 soc.cpu.pcpi_rs1[17]
.sym 14132 soc.cpu.alu_out_SB_LUT4_O_18_I3_SB_LUT4_O_I2
.sym 14133 gpio_led_r[3]
.sym 14134 soc.cpu.pcpi_rs2[8]
.sym 14142 soc.cpu.alu_out_SB_LUT4_O_I2
.sym 14144 soc.cpu.instr_sub
.sym 14145 soc.cpu.alu_out_SB_LUT4_O_I3
.sym 14146 soc.cpu.alu_out_SB_LUT4_O_12_I3
.sym 14147 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 14148 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I0
.sym 14149 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 14151 soc.cpu.alu_out_SB_LUT4_O_12_I3_SB_LUT4_O_I3
.sym 14152 soc.cpu.instr_sub
.sym 14153 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 14154 soc.cpu.pcpi_rs2[31]
.sym 14158 soc.cpu.pcpi_rs2[19]
.sym 14160 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 14161 soc.cpu.pcpi_rs1[31]
.sym 14162 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 14163 soc.cpu.pcpi_rs1[19]
.sym 14164 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 14165 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 14166 soc.cpu.alu_out_SB_LUT4_O_12_I3_SB_LUT4_O_I2
.sym 14168 soc.cpu.alu_out_SB_LUT4_O_12_I2
.sym 14170 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 14173 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 14174 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 14175 soc.cpu.pcpi_rs2[19]
.sym 14176 soc.cpu.pcpi_rs1[19]
.sym 14179 soc.cpu.pcpi_rs2[31]
.sym 14180 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 14181 soc.cpu.pcpi_rs1[31]
.sym 14182 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 14185 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 14186 soc.cpu.pcpi_rs1[31]
.sym 14187 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 14188 soc.cpu.pcpi_rs2[31]
.sym 14193 soc.cpu.alu_out_SB_LUT4_O_I3
.sym 14194 soc.cpu.alu_out_SB_LUT4_O_I2
.sym 14197 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 14198 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I0
.sym 14199 soc.cpu.pcpi_rs2[19]
.sym 14200 soc.cpu.pcpi_rs1[19]
.sym 14203 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 14204 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 14205 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 14206 soc.cpu.instr_sub
.sym 14209 soc.cpu.alu_out_SB_LUT4_O_12_I3_SB_LUT4_O_I3
.sym 14210 soc.cpu.instr_sub
.sym 14211 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 14212 soc.cpu.alu_out_SB_LUT4_O_12_I3_SB_LUT4_O_I2
.sym 14216 soc.cpu.alu_out_SB_LUT4_O_12_I3
.sym 14217 soc.cpu.alu_out_SB_LUT4_O_12_I2
.sym 14220 CLK12$SB_IO_IN_$glb_clk
.sym 14222 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I0
.sym 14223 soc.cpu.alu_out_q[6]
.sym 14224 soc.cpu.alu_out_SB_LUT4_O_25_I3
.sym 14225 soc.cpu.alu_out_SB_LUT4_O_10_I3
.sym 14226 soc.cpu.alu_out_SB_LUT4_O_25_I2
.sym 14227 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I0
.sym 14228 soc.cpu.alu_out_SB_LUT4_O_26_I3
.sym 14229 soc.cpu.alu_out_SB_LUT4_O_9_I3
.sym 14234 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 14238 soc.cpu.pcpi_rs2[15]
.sym 14240 soc.cpu.mem_la_wdata[4]
.sym 14242 soc.cpu.alu_out_q[31]
.sym 14243 soc.cpu.pcpi_rs1[28]
.sym 14246 soc.cpu.cpu_state[4]
.sym 14247 soc.cpu.pcpi_rs1[0]
.sym 14249 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I3
.sym 14250 soc.cpu.alu_out_q[7]
.sym 14252 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 14253 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 14256 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 14263 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 14264 soc.cpu.alu_out_SB_LUT4_O_21_I2
.sym 14266 soc.cpu.mem_la_wdata[6]
.sym 14268 soc.cpu.pcpi_rs2[10]
.sym 14271 soc.cpu.alu_out_SB_LUT4_O_21_I3_SB_LUT4_O_I3
.sym 14275 soc.cpu.alu_out_SB_LUT4_O_21_I3
.sym 14276 soc.cpu.mem_la_wdata[5]
.sym 14278 soc.cpu.instr_sub
.sym 14279 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 14281 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 14286 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 14287 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I0
.sym 14288 soc.cpu.pcpi_rs1[10]
.sym 14289 soc.cpu.alu_out_SB_LUT4_O_21_I3_SB_LUT4_O_I2
.sym 14294 soc.cpu.pcpi_rs2[8]
.sym 14296 soc.cpu.pcpi_rs1[10]
.sym 14297 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 14298 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 14299 soc.cpu.pcpi_rs2[10]
.sym 14302 soc.cpu.pcpi_rs2[10]
.sym 14303 soc.cpu.pcpi_rs1[10]
.sym 14304 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I0
.sym 14305 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 14310 soc.cpu.mem_la_wdata[5]
.sym 14320 soc.cpu.instr_sub
.sym 14321 soc.cpu.alu_out_SB_LUT4_O_21_I3_SB_LUT4_O_I3
.sym 14322 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 14323 soc.cpu.alu_out_SB_LUT4_O_21_I3_SB_LUT4_O_I2
.sym 14326 soc.cpu.alu_out_SB_LUT4_O_21_I2
.sym 14328 soc.cpu.alu_out_SB_LUT4_O_21_I3
.sym 14333 soc.cpu.mem_la_wdata[6]
.sym 14341 soc.cpu.pcpi_rs2[8]
.sym 14343 CLK12$SB_IO_IN_$glb_clk
.sym 14345 soc.cpu.alu_out_SB_LUT4_O_2_I3
.sym 14346 soc.cpu.alu_out_SB_LUT4_O_3_I3
.sym 14347 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 14348 soc.cpu.reg_sh[1]
.sym 14349 soc.cpu.alu_out_SB_LUT4_O_8_I2
.sym 14350 soc.cpu.reg_sh_SB_DFFE_Q_E
.sym 14351 soc.cpu.alu_out_SB_LUT4_O_8_I3
.sym 14352 soc.cpu.reg_sh[0]
.sym 14358 soc.cpu.instr_sub
.sym 14359 soc.cpu.alu_out_q[10]
.sym 14360 soc.cpu.mem_la_wdata[6]
.sym 14364 soc.cpu.pcpi_rs2[20]
.sym 14367 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I2
.sym 14369 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 14371 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 14372 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I2
.sym 14373 pwm_r.counter[1]
.sym 14374 iomem_wdata[6]
.sym 14376 soc.cpu.pcpi_rs1[25]
.sym 14378 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 14380 soc.cpu.pcpi_rs1[28]
.sym 14389 soc.cpu.pcpi_rs2[18]
.sym 14391 soc.cpu.pcpi_rs2[19]
.sym 14395 soc.cpu.pcpi_rs2[22]
.sym 14397 soc.cpu.pcpi_rs2[21]
.sym 14399 soc.cpu.pcpi_rs2[10]
.sym 14400 soc.cpu.pcpi_rs2[23]
.sym 14401 soc.cpu.pcpi_rs2[16]
.sym 14408 soc.cpu.pcpi_rs2[20]
.sym 14421 soc.cpu.pcpi_rs2[20]
.sym 14426 soc.cpu.pcpi_rs2[21]
.sym 14433 soc.cpu.pcpi_rs2[22]
.sym 14437 soc.cpu.pcpi_rs2[18]
.sym 14443 soc.cpu.pcpi_rs2[16]
.sym 14450 soc.cpu.pcpi_rs2[10]
.sym 14456 soc.cpu.pcpi_rs2[23]
.sym 14463 soc.cpu.pcpi_rs2[19]
.sym 14469 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 14470 soc.cpu.alu_out_q[23]
.sym 14471 LED_R_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 14472 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 14473 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 14475 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 14476 soc.cpu.pcpi_rs1[28]
.sym 14477 soc.cpu.pcpi_rs2[22]
.sym 14482 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.sym 14483 soc.cpu.pcpi_rs2[18]
.sym 14485 soc.cpu.pcpi_rs2[10]
.sym 14486 soc.cpu.alu_out_q[5]
.sym 14487 soc.cpu.pcpi_rs2[19]
.sym 14490 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 14492 soc.cpu.pcpi_rs1[3]
.sym 14493 gpio_led_r[7]
.sym 14494 gpio_led_r[5]
.sym 14497 gpio_led_g[7]
.sym 14498 gpio_led_r[7]
.sym 14499 pwm_r.counter[0]
.sym 14503 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 14511 pwm_r.counter[2]
.sym 14512 pwm_r.counter[3]
.sym 14522 pwm_r.counter[5]
.sym 14523 pwm_r.counter[0]
.sym 14524 pwm_r.counter[7]
.sym 14533 pwm_r.counter[1]
.sym 14537 pwm_r.counter[4]
.sym 14539 pwm_r.counter[6]
.sym 14541 $nextpnr_ICESTORM_LC_4$O
.sym 14543 pwm_r.counter[0]
.sym 14547 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 14550 pwm_r.counter[1]
.sym 14553 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 14556 pwm_r.counter[2]
.sym 14557 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 14559 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 14562 pwm_r.counter[3]
.sym 14563 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 14565 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 14567 pwm_r.counter[4]
.sym 14569 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 14571 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 14573 pwm_r.counter[5]
.sym 14575 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 14577 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 14579 pwm_r.counter[6]
.sym 14581 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 14585 pwm_r.counter[7]
.sym 14587 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 14589 CLK12$SB_IO_IN_$glb_clk
.sym 14596 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 14597 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 14598 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14603 soc.cpu.pcpi_rs1[31]
.sym 14607 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 14608 soc.cpu.pcpi_rs2[23]
.sym 14610 soc.cpu.pcpi_rs1[0]
.sym 14611 soc.cpu.pcpi_rs2[26]
.sym 14615 gpio_led_r[4]
.sym 14618 gpio_led_r[1]
.sym 14619 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 14623 soc.cpu.pcpi_rs1[17]
.sym 14625 gpio_led_r[3]
.sym 14632 gpio_led_r[3]
.sym 14634 gpio_led_r[1]
.sym 14635 pwm_r.counter[3]
.sym 14637 pwm_r.counter[5]
.sym 14638 pwm_r.counter[6]
.sym 14639 pwm_r.counter[7]
.sym 14641 gpio_led_r[2]
.sym 14642 pwm_r.counter[2]
.sym 14643 LED_R_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 14645 pwm_r.counter[5]
.sym 14646 gpio_led_r[6]
.sym 14647 pwm_r.counter[7]
.sym 14649 LED_R_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 14653 LED_R_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 14654 gpio_led_r[5]
.sym 14658 gpio_led_r[7]
.sym 14660 pwm_r.counter[1]
.sym 14663 LED_R_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 14665 LED_R_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 14666 LED_R_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 14667 LED_R_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 14668 LED_R_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 14671 pwm_r.counter[3]
.sym 14672 gpio_led_r[3]
.sym 14673 pwm_r.counter[1]
.sym 14674 gpio_led_r[1]
.sym 14678 pwm_r.counter[2]
.sym 14686 pwm_r.counter[5]
.sym 14691 pwm_r.counter[6]
.sym 14695 gpio_led_r[6]
.sym 14696 gpio_led_r[5]
.sym 14697 pwm_r.counter[5]
.sym 14698 pwm_r.counter[6]
.sym 14704 pwm_r.counter[7]
.sym 14707 gpio_led_r[7]
.sym 14708 gpio_led_r[2]
.sym 14709 pwm_r.counter[2]
.sym 14710 pwm_r.counter[7]
.sym 14714 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 14715 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 14716 LED_G_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 14717 pwm_r.counter[0]
.sym 14718 pwm_r.counter[1]
.sym 14719 pwm_r.counter_SB_DFF_Q_7_D
.sym 14720 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 14721 LED_G_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 14722 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 14723 soc.cpu.pcpi_rs2[30]
.sym 14727 soc.cpu.pcpi_rs1[23]
.sym 14731 soc.cpu.pcpi_rs1[18]
.sym 14734 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 14735 soc.cpu.pcpi_rs1[15]
.sym 14757 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 14758 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 14759 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 14760 gpio_led_r[6]
.sym 14761 LED_R_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 14762 gpio_led_r[2]
.sym 14763 gpio_led_r[7]
.sym 14764 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 14766 gpio_led_r[5]
.sym 14767 gpio_led_r[0]
.sym 14770 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 14775 gpio_led_r[4]
.sym 14778 gpio_led_r[1]
.sym 14779 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 14784 pwm_r.counter_SB_DFF_Q_7_D
.sym 14785 gpio_led_r[3]
.sym 14787 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO[1]
.sym 14789 gpio_led_r[0]
.sym 14790 pwm_r.counter_SB_DFF_Q_7_D
.sym 14793 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO[2]
.sym 14795 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 14796 gpio_led_r[1]
.sym 14799 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO[3]
.sym 14801 gpio_led_r[2]
.sym 14802 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 14805 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO[4]
.sym 14807 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 14808 gpio_led_r[3]
.sym 14811 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO[5]
.sym 14813 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 14814 gpio_led_r[4]
.sym 14817 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO[6]
.sym 14819 gpio_led_r[5]
.sym 14820 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 14823 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO[7]
.sym 14825 gpio_led_r[6]
.sym 14826 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 14829 $nextpnr_ICESTORM_LC_22$I3
.sym 14831 LED_R_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 14832 gpio_led_r[7]
.sym 14839 pwm_g.counter[2]
.sym 14840 pwm_g.counter[3]
.sym 14841 pwm_g.counter[4]
.sym 14842 pwm_g.counter[5]
.sym 14843 pwm_g.counter[6]
.sym 14844 pwm_g.counter[7]
.sym 14846 soc.cpu.pcpi_rs1[10]
.sym 14850 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 14857 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 14859 soc.cpu.pcpi_rs1[30]
.sym 14860 soc.cpu.pcpi_rs1[9]
.sym 14865 pwm_r.counter[1]
.sym 14873 $nextpnr_ICESTORM_LC_22$I3
.sym 14881 pwm_r.counter[3]
.sym 14886 LED_R_SB_LUT4_O_I3
.sym 14890 pwm_r.counter[1]
.sym 14894 LED_R_SB_LUT4_O_I2
.sym 14914 $nextpnr_ICESTORM_LC_22$I3
.sym 14917 pwm_r.counter[3]
.sym 14931 LED_R_SB_LUT4_O_I3
.sym 14932 LED_R_SB_LUT4_O_I2
.sym 14953 pwm_r.counter[1]
.sym 14968 soc.cpu.pcpi_rs1[13]
.sym 14971 soc.cpu.pcpi_rs1[17]
.sym 14972 LED_G$SB_IO_OUT
.sym 14973 pwm_g.counter[1]
.sym 14975 soc.cpu.pcpi_rs1[11]
.sym 14976 soc.cpu.pcpi_rs1[19]
.sym 14977 pwm_g.counter[0]
.sym 15067 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 15079 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15092 UART_RX$SB_IO_IN
.sym 15095 P2_5$SB_IO_OUT
.sym 15103 UART_RX$SB_IO_IN
.sym 15104 soc.simpleuart.recv_state[2]
.sym 15105 soc.simpleuart.recv_state[3]
.sym 15108 UART_RX_SB_LUT4_I2_I1
.sym 15109 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 15112 resetn
.sym 15113 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 15114 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_I3
.sym 15115 soc.simpleuart.recv_state[1]
.sym 15119 UART_RX_SB_LUT4_I2_O
.sym 15120 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.sym 15121 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 15128 soc.simpleuart.recv_state[0]
.sym 15129 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 15133 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 15135 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 15136 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 15141 soc.simpleuart.recv_state[0]
.sym 15142 UART_RX_SB_LUT4_I2_I1
.sym 15143 UART_RX$SB_IO_IN
.sym 15147 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.sym 15148 UART_RX_SB_LUT4_I2_O
.sym 15149 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 15150 soc.simpleuart.recv_state[0]
.sym 15153 soc.simpleuart.recv_state[0]
.sym 15154 soc.simpleuart.recv_state[2]
.sym 15155 soc.simpleuart.recv_state[3]
.sym 15156 soc.simpleuart.recv_state[1]
.sym 15159 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 15162 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 15165 resetn
.sym 15167 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_I3
.sym 15171 soc.simpleuart.recv_state[1]
.sym 15174 soc.simpleuart.recv_state[3]
.sym 15178 UART_RX_SB_LUT4_I2_I1
.sym 15179 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 15180 soc.simpleuart.recv_state[2]
.sym 15181 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 15182 CLK12$SB_IO_IN_$glb_clk
.sym 15183 resetn_SB_LUT4_I3_O_$glb_sr
.sym 15188 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 15201 soc.simpleuart_reg_div_do[10]
.sym 15202 soc.ram_ready
.sym 15203 soc.simpleuart_reg_div_do[8]
.sym 15204 resetn
.sym 15205 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 15207 soc.simpleuart_reg_div_do[21]
.sym 15208 soc.simpleuart_reg_div_do[10]
.sym 15209 soc.ram_ready
.sym 15210 soc.simpleuart_reg_div_do[21]
.sym 15211 soc.simpleuart_reg_div_do[11]
.sym 15216 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15231 soc.simpleuart.recv_divcnt[29]
.sym 15232 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 15233 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15248 soc.simpleuart.recv_divcnt[24]
.sym 15250 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 15252 $PACKER_VCC_NET
.sym 15265 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15275 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.sym 15276 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 15277 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_I3
.sym 15293 soc.simpleuart.recv_divcnt[0]
.sym 15299 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.sym 15300 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 15301 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_I3
.sym 15324 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15325 soc.simpleuart.recv_divcnt[0]
.sym 15345 CLK12$SB_IO_IN_$glb_clk
.sym 15346 resetn_SB_LUT4_I3_O_$glb_sr
.sym 15347 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 15349 soc.simpleuart.send_pattern[9]
.sym 15350 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 15351 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 15353 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 15354 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 15359 $PACKER_VCC_NET
.sym 15365 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 15366 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 15367 flash_csb_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 15370 soc.simpleuart_reg_div_do[18]
.sym 15371 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 15372 soc.simpleuart_reg_div_do[15]
.sym 15373 soc.simpleuart_reg_div_do[14]
.sym 15376 soc.simpleuart.recv_divcnt[0]
.sym 15378 soc.simpleuart_reg_div_do[9]
.sym 15389 soc.simpleuart_reg_div_do[16]
.sym 15390 soc.simpleuart.recv_divcnt[2]
.sym 15391 soc.simpleuart.recv_divcnt[3]
.sym 15392 soc.simpleuart_reg_div_do[24]
.sym 15393 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 15394 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 15396 soc.simpleuart_reg_div_do[23]
.sym 15397 soc.simpleuart.recv_divcnt[1]
.sym 15398 soc.simpleuart.recv_divcnt[29]
.sym 15399 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 15400 soc.simpleuart_reg_div_do[29]
.sym 15401 soc.simpleuart.recv_divcnt[5]
.sym 15402 soc.simpleuart.recv_divcnt[6]
.sym 15403 soc.simpleuart.recv_divcnt[23]
.sym 15404 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 15405 soc.simpleuart_reg_div_do[10]
.sym 15406 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 15407 soc.simpleuart_reg_div_do[5]
.sym 15408 soc.simpleuart.recv_divcnt[10]
.sym 15409 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 15410 soc.simpleuart_reg_div_do[6]
.sym 15411 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 15413 soc.simpleuart.recv_divcnt[24]
.sym 15414 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15415 soc.simpleuart_reg_div_do[21]
.sym 15416 soc.simpleuart_reg_div_do[2]
.sym 15417 soc.simpleuart.recv_divcnt[16]
.sym 15418 soc.simpleuart.recv_divcnt[21]
.sym 15419 soc.simpleuart_reg_div_do[3]
.sym 15421 soc.simpleuart.recv_divcnt[5]
.sym 15422 soc.simpleuart.recv_divcnt[6]
.sym 15423 soc.simpleuart_reg_div_do[6]
.sym 15424 soc.simpleuart_reg_div_do[5]
.sym 15427 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 15428 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 15429 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 15430 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 15433 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 15434 soc.simpleuart.recv_divcnt[21]
.sym 15435 soc.simpleuart_reg_div_do[21]
.sym 15436 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 15439 soc.simpleuart.recv_divcnt[29]
.sym 15440 soc.simpleuart.recv_divcnt[24]
.sym 15441 soc.simpleuart_reg_div_do[29]
.sym 15442 soc.simpleuart_reg_div_do[24]
.sym 15445 soc.simpleuart.recv_divcnt[1]
.sym 15451 soc.simpleuart_reg_div_do[23]
.sym 15452 soc.simpleuart.recv_divcnt[23]
.sym 15453 soc.simpleuart_reg_div_do[16]
.sym 15454 soc.simpleuart.recv_divcnt[16]
.sym 15457 soc.simpleuart.recv_divcnt[10]
.sym 15458 soc.simpleuart_reg_div_do[10]
.sym 15459 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 15460 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15463 soc.simpleuart.recv_divcnt[3]
.sym 15464 soc.simpleuart.recv_divcnt[2]
.sym 15465 soc.simpleuart_reg_div_do[2]
.sym 15466 soc.simpleuart_reg_div_do[3]
.sym 15470 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 15471 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 15472 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15473 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_27_I1
.sym 15474 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 15475 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 15476 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_25_I1
.sym 15477 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 15479 soc.simpleuart_reg_div_do[16]
.sym 15480 soc.simpleuart_reg_div_do[16]
.sym 15481 soc.cpu.cpu_state[5]
.sym 15482 soc.simpleuart_reg_div_do[23]
.sym 15484 soc.memory.wen[0]
.sym 15487 soc.simpleuart_reg_div_do[30]
.sym 15488 soc.simpleuart_reg_div_do[24]
.sym 15489 soc.simpleuart_reg_div_do[27]
.sym 15490 soc.simpleuart_reg_div_do[26]
.sym 15491 soc.simpleuart_reg_div_do[17]
.sym 15493 soc.simpleuart_reg_div_do[31]
.sym 15494 soc.simpleuart.recv_divcnt[4]
.sym 15495 soc.simpleuart.recv_divcnt[28]
.sym 15496 soc.simpleuart_reg_div_do[6]
.sym 15497 iomem_addr[7]
.sym 15498 soc.simpleuart_reg_div_do[11]
.sym 15499 soc.simpleuart_reg_div_do[4]
.sym 15500 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 15501 soc.simpleuart_reg_div_do[0]
.sym 15502 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15504 soc.simpleuart.recv_divcnt[21]
.sym 15505 soc.simpleuart_reg_div_do[3]
.sym 15511 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15514 soc.simpleuart.recv_divcnt[3]
.sym 15519 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15520 soc.simpleuart.recv_divcnt[1]
.sym 15533 soc.simpleuart.recv_divcnt[6]
.sym 15536 soc.simpleuart.recv_divcnt[0]
.sym 15537 soc.simpleuart.recv_divcnt[2]
.sym 15539 soc.simpleuart.recv_divcnt[4]
.sym 15540 soc.simpleuart.recv_divcnt[5]
.sym 15542 soc.simpleuart.recv_divcnt[7]
.sym 15543 $nextpnr_ICESTORM_LC_13$O
.sym 15546 soc.simpleuart.recv_divcnt[0]
.sym 15549 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 15550 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15551 soc.simpleuart.recv_divcnt[1]
.sym 15553 soc.simpleuart.recv_divcnt[0]
.sym 15555 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 15556 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15557 soc.simpleuart.recv_divcnt[2]
.sym 15559 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 15561 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 15562 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15564 soc.simpleuart.recv_divcnt[3]
.sym 15565 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 15567 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 15568 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15569 soc.simpleuart.recv_divcnt[4]
.sym 15571 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 15573 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 15574 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15575 soc.simpleuart.recv_divcnt[5]
.sym 15577 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 15579 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 15580 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15582 soc.simpleuart.recv_divcnt[6]
.sym 15583 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 15585 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 15586 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15587 soc.simpleuart.recv_divcnt[7]
.sym 15589 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 15591 CLK12$SB_IO_IN_$glb_clk
.sym 15592 resetn_SB_LUT4_I3_O_$glb_sr
.sym 15593 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_30_I1
.sym 15594 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 15595 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 15596 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 15597 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 15598 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 15599 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_21_I1
.sym 15600 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15610 soc.simpleuart_reg_div_do[25]
.sym 15614 soc.simpleuart_reg_div_do[27]
.sym 15615 $PACKER_VCC_NET
.sym 15616 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 15617 soc.simpleuart.send_divcnt[6]
.sym 15618 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15619 soc.simpleuart_reg_div_do[31]
.sym 15620 soc.simpleuart.recv_divcnt[23]
.sym 15621 soc.simpleuart.recv_divcnt[26]
.sym 15622 soc.simpleuart.recv_divcnt[4]
.sym 15623 soc.simpleuart_reg_div_do[26]
.sym 15624 iomem_addr[4]
.sym 15625 soc.simpleuart.recv_divcnt[28]
.sym 15626 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_30_I1
.sym 15627 soc.simpleuart.recv_divcnt[29]
.sym 15629 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 15637 soc.simpleuart.recv_divcnt[11]
.sym 15638 soc.simpleuart.recv_divcnt[12]
.sym 15639 soc.simpleuart.recv_divcnt[13]
.sym 15640 soc.simpleuart.recv_divcnt[14]
.sym 15642 soc.simpleuart.recv_divcnt[8]
.sym 15643 soc.simpleuart.recv_divcnt[9]
.sym 15644 soc.simpleuart.recv_divcnt[10]
.sym 15661 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15662 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15665 soc.simpleuart.recv_divcnt[15]
.sym 15666 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 15667 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15668 soc.simpleuart.recv_divcnt[8]
.sym 15670 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 15672 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 15673 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15674 soc.simpleuart.recv_divcnt[9]
.sym 15676 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 15678 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 15679 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15680 soc.simpleuart.recv_divcnt[10]
.sym 15682 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 15684 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 15685 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15687 soc.simpleuart.recv_divcnt[11]
.sym 15688 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 15690 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 15691 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15693 soc.simpleuart.recv_divcnt[12]
.sym 15694 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 15696 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 15697 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15699 soc.simpleuart.recv_divcnt[13]
.sym 15700 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 15702 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 15703 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15705 soc.simpleuart.recv_divcnt[14]
.sym 15706 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 15708 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 15709 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15710 soc.simpleuart.recv_divcnt[15]
.sym 15712 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 15714 CLK12$SB_IO_IN_$glb_clk
.sym 15715 resetn_SB_LUT4_I3_O_$glb_sr
.sym 15717 soc.simpleuart.send_divcnt[1]
.sym 15718 soc.simpleuart.send_divcnt[2]
.sym 15719 soc.simpleuart.send_divcnt[3]
.sym 15720 soc.simpleuart.send_divcnt[4]
.sym 15721 soc.simpleuart.send_divcnt[5]
.sym 15722 soc.simpleuart.send_divcnt[6]
.sym 15723 soc.simpleuart.send_divcnt[7]
.sym 15729 soc.simpleuart_reg_div_do[30]
.sym 15731 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 15734 soc.simpleuart_reg_div_do[11]
.sym 15738 soc.simpleuart.send_divcnt[0]
.sym 15741 soc.simpleuart.recv_divcnt[30]
.sym 15743 soc.simpleuart.recv_divcnt[31]
.sym 15744 soc.simpleuart.send_divcnt[8]
.sym 15745 soc.simpleuart.recv_divcnt[24]
.sym 15746 soc.simpleuart.send_divcnt[9]
.sym 15747 soc.simpleuart.recv_divcnt[25]
.sym 15748 soc.simpleuart.send_divcnt[10]
.sym 15750 soc.simpleuart.send_divcnt[11]
.sym 15751 soc.simpleuart.recv_divcnt[27]
.sym 15752 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 15760 soc.simpleuart.recv_divcnt[19]
.sym 15763 soc.simpleuart.recv_divcnt[22]
.sym 15766 soc.simpleuart.recv_divcnt[17]
.sym 15772 soc.simpleuart.recv_divcnt[23]
.sym 15773 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15777 soc.simpleuart.recv_divcnt[20]
.sym 15778 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15781 soc.simpleuart.recv_divcnt[16]
.sym 15783 soc.simpleuart.recv_divcnt[18]
.sym 15786 soc.simpleuart.recv_divcnt[21]
.sym 15789 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 15790 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15791 soc.simpleuart.recv_divcnt[16]
.sym 15793 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 15795 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 15796 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15797 soc.simpleuart.recv_divcnt[17]
.sym 15799 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 15801 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 15802 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15803 soc.simpleuart.recv_divcnt[18]
.sym 15805 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 15807 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 15808 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15810 soc.simpleuart.recv_divcnt[19]
.sym 15811 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 15813 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 15814 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15816 soc.simpleuart.recv_divcnt[20]
.sym 15817 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 15819 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 15820 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15821 soc.simpleuart.recv_divcnt[21]
.sym 15823 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 15825 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 15826 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15828 soc.simpleuart.recv_divcnt[22]
.sym 15829 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 15831 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 15832 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15833 soc.simpleuart.recv_divcnt[23]
.sym 15835 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 15837 CLK12$SB_IO_IN_$glb_clk
.sym 15838 resetn_SB_LUT4_I3_O_$glb_sr
.sym 15839 soc.simpleuart.send_divcnt[8]
.sym 15840 soc.simpleuart.send_divcnt[9]
.sym 15841 soc.simpleuart.send_divcnt[10]
.sym 15842 soc.simpleuart.send_divcnt[11]
.sym 15843 soc.simpleuart.send_divcnt[12]
.sym 15844 soc.simpleuart.send_divcnt[13]
.sym 15845 soc.simpleuart.send_divcnt[14]
.sym 15846 soc.simpleuart.send_divcnt[15]
.sym 15850 soc.cpu.pcpi_rs1[1]
.sym 15851 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_19_I1
.sym 15852 soc.simpleuart_reg_div_do[24]
.sym 15853 gpio_led_r[3]
.sym 15856 soc.simpleuart_reg_div_do[31]
.sym 15858 soc.simpleuart_reg_div_do[28]
.sym 15861 gpio_led_r[1]
.sym 15862 soc.simpleuart_reg_div_do[29]
.sym 15863 soc.simpleuart_reg_div_do[22]
.sym 15865 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 15866 soc.simpleuart_reg_div_do[9]
.sym 15867 soc.simpleuart.send_divcnt[16]
.sym 15868 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 15869 soc.simpleuart.send_divcnt[17]
.sym 15870 soc.simpleuart_reg_div_do[14]
.sym 15871 soc.simpleuart.recv_divcnt[24]
.sym 15872 iomem_wdata[30]
.sym 15875 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 15880 soc.simpleuart.recv_divcnt[24]
.sym 15881 soc.simpleuart.recv_divcnt[25]
.sym 15884 soc.simpleuart.recv_divcnt[28]
.sym 15886 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15887 soc.simpleuart.recv_divcnt[31]
.sym 15890 soc.simpleuart.recv_divcnt[26]
.sym 15903 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15907 soc.simpleuart.recv_divcnt[27]
.sym 15909 soc.simpleuart.recv_divcnt[29]
.sym 15910 soc.simpleuart.recv_divcnt[30]
.sym 15912 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 15913 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15915 soc.simpleuart.recv_divcnt[24]
.sym 15916 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 15918 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 15919 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15921 soc.simpleuart.recv_divcnt[25]
.sym 15922 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 15924 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 15925 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15926 soc.simpleuart.recv_divcnt[26]
.sym 15928 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 15930 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 15931 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15932 soc.simpleuart.recv_divcnt[27]
.sym 15934 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 15936 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 15937 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15939 soc.simpleuart.recv_divcnt[28]
.sym 15940 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 15942 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 15943 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15944 soc.simpleuart.recv_divcnt[29]
.sym 15946 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 15948 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 15949 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15950 soc.simpleuart.recv_divcnt[30]
.sym 15952 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 15956 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15957 soc.simpleuart.recv_divcnt[31]
.sym 15958 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 15960 CLK12$SB_IO_IN_$glb_clk
.sym 15961 resetn_SB_LUT4_I3_O_$glb_sr
.sym 15962 soc.simpleuart.send_divcnt[16]
.sym 15963 soc.simpleuart.send_divcnt[17]
.sym 15964 soc.simpleuart.send_divcnt[18]
.sym 15965 soc.simpleuart.send_divcnt[19]
.sym 15966 soc.simpleuart.send_divcnt[20]
.sym 15967 soc.simpleuart.send_divcnt[21]
.sym 15968 soc.simpleuart.send_divcnt[22]
.sym 15969 soc.simpleuart.send_divcnt[23]
.sym 15975 resetn_SB_LUT4_I2_O
.sym 15977 soc.simpleuart_reg_div_do[28]
.sym 15980 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_25_I1
.sym 15984 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 15986 soc.simpleuart.send_divcnt[30]
.sym 15988 soc.simpleuart_reg_div_do[17]
.sym 15989 iomem_addr[7]
.sym 15990 soc.simpleuart.send_divcnt[24]
.sym 15991 soc.simpleuart.recv_divcnt[28]
.sym 15992 soc.simpleuart.send_divcnt[25]
.sym 15993 soc.simpleuart.recv_divcnt[29]
.sym 15994 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 16004 soc.simpleuart.send_divcnt[9]
.sym 16005 soc.simpleuart_reg_div_do[10]
.sym 16006 soc.simpleuart.send_divcnt[11]
.sym 16007 soc.simpleuart_reg_div_do[12]
.sym 16008 soc.simpleuart_reg_div_do[13]
.sym 16009 soc.simpleuart_reg_div_do[21]
.sym 16010 soc.simpleuart.send_divcnt[15]
.sym 16012 soc.simpleuart_reg_div_do[11]
.sym 16013 soc.simpleuart.send_divcnt[10]
.sym 16015 soc.simpleuart.send_divcnt[12]
.sym 16016 soc.simpleuart.send_divcnt[13]
.sym 16017 soc.simpleuart.send_divcnt[14]
.sym 16019 soc.simpleuart_reg_div_do[18]
.sym 16024 soc.simpleuart.send_divcnt[21]
.sym 16025 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 16026 soc.simpleuart_reg_div_do[9]
.sym 16030 soc.simpleuart_reg_div_do[14]
.sym 16032 soc.simpleuart_reg_div_do[15]
.sym 16036 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 16037 soc.simpleuart.send_divcnt[9]
.sym 16039 soc.simpleuart_reg_div_do[9]
.sym 16045 soc.simpleuart_reg_div_do[11]
.sym 16048 soc.simpleuart_reg_div_do[12]
.sym 16049 soc.simpleuart_reg_div_do[13]
.sym 16050 soc.simpleuart.send_divcnt[13]
.sym 16051 soc.simpleuart.send_divcnt[12]
.sym 16055 soc.simpleuart_reg_div_do[18]
.sym 16060 soc.simpleuart_reg_div_do[14]
.sym 16061 soc.simpleuart.send_divcnt[15]
.sym 16062 soc.simpleuart_reg_div_do[15]
.sym 16063 soc.simpleuart.send_divcnt[14]
.sym 16066 soc.simpleuart.send_divcnt[21]
.sym 16067 soc.simpleuart_reg_div_do[10]
.sym 16068 soc.simpleuart.send_divcnt[10]
.sym 16069 soc.simpleuart_reg_div_do[21]
.sym 16072 soc.simpleuart_reg_div_do[11]
.sym 16073 soc.simpleuart.send_divcnt[10]
.sym 16074 soc.simpleuart_reg_div_do[10]
.sym 16075 soc.simpleuart.send_divcnt[11]
.sym 16079 soc.simpleuart_reg_div_do[10]
.sym 16085 soc.simpleuart.send_divcnt[24]
.sym 16086 soc.simpleuart.send_divcnt[25]
.sym 16087 soc.simpleuart.send_divcnt[26]
.sym 16088 soc.simpleuart.send_divcnt[27]
.sym 16089 soc.simpleuart.send_divcnt[28]
.sym 16090 soc.simpleuart.send_divcnt[29]
.sym 16091 soc.simpleuart.send_divcnt[30]
.sym 16092 soc.simpleuart.send_divcnt[31]
.sym 16101 gpio_led_g[6]
.sym 16102 gpio_led_g_SB_DFFESR_Q_E
.sym 16103 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 16105 gpio_led_g[5]
.sym 16111 soc.simpleuart_reg_div_do[26]
.sym 16112 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 16113 iomem_addr[5]
.sym 16114 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 16116 soc.simpleuart_reg_div_do[31]
.sym 16119 soc.simpleuart_reg_div_do[31]
.sym 16120 soc.simpleuart_reg_div_do[20]
.sym 16127 soc.simpleuart.send_divcnt[17]
.sym 16128 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16129 soc.simpleuart_reg_div_do[21]
.sym 16130 soc.simpleuart.send_divcnt[20]
.sym 16131 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 16133 soc.simpleuart.send_divcnt[23]
.sym 16134 soc.simpleuart.send_divcnt[16]
.sym 16135 soc.simpleuart_reg_div_do[22]
.sym 16136 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 16137 soc.simpleuart_reg_div_do[23]
.sym 16138 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16139 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 16140 soc.simpleuart.send_divcnt[22]
.sym 16141 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16143 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 16144 soc.simpleuart_reg_div_do[20]
.sym 16147 soc.simpleuart_reg_div_do[16]
.sym 16148 soc.simpleuart_reg_div_do[17]
.sym 16152 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16153 soc.simpleuart.recv_divcnt[29]
.sym 16155 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 16161 soc.simpleuart_reg_div_do[22]
.sym 16165 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16166 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16167 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 16168 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 16171 soc.simpleuart.send_divcnt[20]
.sym 16172 soc.simpleuart.send_divcnt[16]
.sym 16173 soc.simpleuart_reg_div_do[20]
.sym 16174 soc.simpleuart_reg_div_do[16]
.sym 16180 soc.simpleuart.recv_divcnt[29]
.sym 16183 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 16184 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16185 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16186 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 16189 soc.simpleuart.send_divcnt[22]
.sym 16190 soc.simpleuart_reg_div_do[22]
.sym 16191 soc.simpleuart.send_divcnt[23]
.sym 16192 soc.simpleuart_reg_div_do[23]
.sym 16198 soc.simpleuart_reg_div_do[21]
.sym 16201 soc.simpleuart.send_divcnt[17]
.sym 16202 soc.simpleuart_reg_div_do[17]
.sym 16203 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 16208 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O
.sym 16209 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I3_I0
.sym 16210 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 16211 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16212 soc.cpu.instr_rdcycle_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 16213 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16214 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 16215 soc.cpu.instr_rdcycle_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 16222 gpio_led_g[3]
.sym 16224 gpio_led_g[7]
.sym 16226 soc.cpu.mem_rdata_q[12]
.sym 16228 soc.simpleuart_reg_div_do[27]
.sym 16231 soc.cpu.mem_rdata_q[12]
.sym 16232 resetn
.sym 16235 soc.cpu.cpu_state[3]
.sym 16238 resetn
.sym 16239 soc.cpu.mem_rdata_q[13]
.sym 16240 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O
.sym 16241 soc.cpu.decoded_imm[4]
.sym 16242 soc.cpu.is_slli_srli_srai
.sym 16249 soc.simpleuart_reg_div_do[27]
.sym 16250 soc.simpleuart.send_divcnt[25]
.sym 16251 soc.simpleuart_reg_div_do[24]
.sym 16252 soc.simpleuart_reg_div_do[29]
.sym 16253 soc.simpleuart_reg_div_do[25]
.sym 16255 soc.simpleuart_reg_div_do[28]
.sym 16256 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16257 soc.simpleuart.send_divcnt[24]
.sym 16258 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 16259 soc.simpleuart.send_divcnt[26]
.sym 16260 soc.simpleuart_reg_div_do[30]
.sym 16261 soc.simpleuart.send_divcnt[28]
.sym 16262 soc.simpleuart.send_divcnt[29]
.sym 16263 soc.simpleuart.send_divcnt[30]
.sym 16264 soc.simpleuart.send_divcnt[31]
.sym 16266 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 16271 soc.simpleuart_reg_div_do[26]
.sym 16272 soc.cpu.instr_rdcycle_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 16274 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 16278 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 16279 soc.simpleuart_reg_div_do[31]
.sym 16280 soc.cpu.is_sll_srl_sra
.sym 16282 soc.cpu.is_sll_srl_sra
.sym 16283 soc.cpu.instr_rdcycle_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 16284 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 16288 soc.simpleuart.send_divcnt[24]
.sym 16289 soc.simpleuart_reg_div_do[25]
.sym 16290 soc.simpleuart.send_divcnt[25]
.sym 16291 soc.simpleuart_reg_div_do[24]
.sym 16294 soc.simpleuart.send_divcnt[29]
.sym 16295 soc.simpleuart_reg_div_do[31]
.sym 16296 soc.simpleuart.send_divcnt[31]
.sym 16297 soc.simpleuart_reg_div_do[29]
.sym 16303 soc.simpleuart_reg_div_do[26]
.sym 16306 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 16307 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16308 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 16309 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 16312 soc.simpleuart.send_divcnt[28]
.sym 16313 soc.simpleuart_reg_div_do[28]
.sym 16314 soc.simpleuart.send_divcnt[26]
.sym 16315 soc.simpleuart_reg_div_do[26]
.sym 16318 soc.simpleuart_reg_div_do[27]
.sym 16324 soc.simpleuart.send_divcnt[24]
.sym 16325 soc.simpleuart_reg_div_do[30]
.sym 16326 soc.simpleuart.send_divcnt[30]
.sym 16327 soc.simpleuart_reg_div_do[24]
.sym 16331 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O
.sym 16332 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 16333 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 16334 soc.cpu.is_slli_srli_srai
.sym 16335 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 16336 soc.cpu.instr_rdcycle_SB_LUT4_I1_O
.sym 16337 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_I2_I0_SB_LUT4_O_I1
.sym 16338 soc.cpu.is_sll_srl_sra
.sym 16341 soc.cpu.pcpi_rs1[22]
.sym 16342 soc.cpu.cpu_state[4]
.sym 16345 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 16347 soc.simpleuart_reg_div_do[24]
.sym 16349 soc.simpleuart_reg_div_do[25]
.sym 16350 soc.simpleuart_reg_div_do[29]
.sym 16351 soc.simpleuart_reg_div_do[28]
.sym 16355 gpio_led_g[3]
.sym 16356 soc.cpu.mem_do_rinst
.sym 16357 soc.cpu.mem_do_wdata_SB_DFFESR_Q_E
.sym 16358 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 16359 iomem_wdata[30]
.sym 16361 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 16362 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 16364 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 16365 soc.cpu.is_alu_reg_imm
.sym 16366 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 16372 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0
.sym 16373 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 16375 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 16376 soc.cpu.cpu_state[5]
.sym 16377 soc.cpu.cpu_state[2]
.sym 16378 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I2_O
.sym 16379 soc.cpu.instr_rdcycle_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 16381 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 16382 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 16383 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 16384 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 16385 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 16386 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 16387 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 16388 soc.cpu.mem_rdata_q[13]
.sym 16389 soc.cpu.mem_rdata_q[12]
.sym 16390 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 16392 soc.cpu.is_sb_sh_sw
.sym 16393 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1_SB_LUT4_I3_I0
.sym 16394 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 16395 soc.cpu.mem_do_prefetch
.sym 16396 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1_SB_LUT4_I3_I2
.sym 16397 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 16398 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 16399 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I1
.sym 16402 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 16403 soc.cpu.cpu_state[3]
.sym 16405 soc.cpu.cpu_state[3]
.sym 16406 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 16407 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I2_O
.sym 16408 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 16411 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 16412 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 16413 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 16414 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 16417 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 16418 soc.cpu.instr_rdcycle_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 16419 soc.cpu.is_sb_sh_sw
.sym 16420 soc.cpu.cpu_state[2]
.sym 16423 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 16424 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I2_O
.sym 16425 soc.cpu.mem_do_prefetch
.sym 16426 soc.cpu.cpu_state[5]
.sym 16429 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I1
.sym 16430 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 16431 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 16435 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 16436 soc.cpu.mem_rdata_q[13]
.sym 16437 soc.cpu.mem_rdata_q[12]
.sym 16438 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 16441 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 16442 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1_SB_LUT4_I3_I0
.sym 16443 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 16444 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1_SB_LUT4_I3_I2
.sym 16447 soc.cpu.cpu_state[2]
.sym 16448 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0
.sym 16449 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 16450 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I2_O
.sym 16452 CLK12$SB_IO_IN_$glb_clk
.sym 16454 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 16455 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 16456 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 16457 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1
.sym 16458 soc.cpu.cpu_state[1]
.sym 16459 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16460 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 16461 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16462 soc.cpu.cpu_state[5]
.sym 16465 soc.cpu.instr_sub
.sym 16471 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 16473 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1_SB_LUT4_I3_I2
.sym 16476 soc.cpu.cpu_state[5]
.sym 16477 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 16479 soc.cpu.cpu_state[1]
.sym 16480 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 16481 soc.cpu.cpu_state[2]
.sym 16482 soc.cpu.instr_rdcycle
.sym 16485 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 16486 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 16487 gpio_led_g[0]
.sym 16489 soc.cpu.cpu_state[3]
.sym 16495 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 16496 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1_SB_LUT4_I3_I0
.sym 16497 soc.cpu.cpu_state[2]
.sym 16498 soc.cpu.is_slli_srli_srai
.sym 16499 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I0
.sym 16502 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 16503 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 16506 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 16508 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I2
.sym 16509 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 16510 resetn
.sym 16512 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O
.sym 16515 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 16516 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16517 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 16518 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 16520 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 16524 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 16525 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I2_O
.sym 16529 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1_SB_LUT4_I3_I0
.sym 16530 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 16534 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 16535 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 16536 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16537 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 16540 soc.cpu.cpu_state[2]
.sym 16541 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 16542 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I0
.sym 16543 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I2_O
.sym 16546 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16547 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 16549 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 16552 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 16553 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 16554 resetn
.sym 16555 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 16558 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O
.sym 16560 soc.cpu.is_slli_srli_srai
.sym 16561 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I2
.sym 16564 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 16565 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 16570 soc.cpu.is_slli_srli_srai
.sym 16571 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 16572 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O
.sym 16573 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 16575 CLK12$SB_IO_IN_$glb_clk
.sym 16577 soc.cpu.mem_do_rinst
.sym 16578 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 16579 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 16580 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_I0
.sym 16581 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 16582 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16583 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 16584 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 16589 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 16590 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 16591 soc.cpu.latched_branch
.sym 16592 soc.cpu.cpuregs.wen_SB_LUT4_O_I1
.sym 16593 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 16594 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 16595 soc.cpu.cpu_state[4]
.sym 16596 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 16597 soc.cpu.mem_do_wdata
.sym 16598 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I2
.sym 16599 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 16601 soc.cpu.cpu_state[6]
.sym 16602 soc.cpu.cpu_state[4]
.sym 16603 soc.cpu.instr_rdcycle_SB_LUT4_I3_1_O
.sym 16605 soc.cpu.cpu_state[1]
.sym 16607 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 16608 soc.cpu.instr_sub
.sym 16609 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 16610 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 16611 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 16612 soc.cpu.cpu_state[5]
.sym 16620 soc.cpu.mem_wordsize[0]
.sym 16621 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 16623 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16625 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16629 soc.cpu.mem_do_wdata_SB_DFFESR_Q_E
.sym 16631 resetn
.sym 16634 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 16637 soc.cpu.pcpi_rs1[1]
.sym 16641 soc.cpu.pcpi_rs1[0]
.sym 16642 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 16644 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D
.sym 16647 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16648 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 16652 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16654 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16657 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 16659 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16660 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16666 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D
.sym 16669 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16670 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16672 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 16675 soc.cpu.mem_wordsize[0]
.sym 16676 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16677 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16678 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 16681 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16682 soc.cpu.mem_wordsize[0]
.sym 16683 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 16684 resetn
.sym 16688 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 16690 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D
.sym 16693 soc.cpu.pcpi_rs1[0]
.sym 16694 soc.cpu.mem_wordsize[0]
.sym 16695 soc.cpu.pcpi_rs1[1]
.sym 16697 soc.cpu.mem_do_wdata_SB_DFFESR_Q_E
.sym 16698 CLK12$SB_IO_IN_$glb_clk
.sym 16699 resetn_SB_LUT4_I3_O_$glb_sr
.sym 16700 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 16701 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S
.sym 16702 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D
.sym 16703 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 16704 soc.cpu.mem_do_rdata
.sym 16705 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 16706 soc.cpu.instr_rdcycle_SB_LUT4_I3_O
.sym 16707 soc.cpu.instr_rdcycle_SB_LUT4_I3_1_O
.sym 16711 soc.cpu.alu_out_SB_LUT4_O_25_I3_SB_LUT4_O_I3
.sym 16712 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1_SB_LUT4_I3_I0
.sym 16713 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 16715 soc.cpu.cpuregs.wen_SB_LUT4_O_I1
.sym 16716 soc.cpu.mem_do_prefetch
.sym 16718 soc.cpu.mem_do_wdata
.sym 16723 soc.cpu.mem_rdata_q[12]
.sym 16724 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 16725 soc.cpu.mem_do_wdata
.sym 16726 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 16727 soc.cpu.is_slli_srli_srai
.sym 16728 soc.cpu.cpu_state[3]
.sym 16729 resetn
.sym 16730 resetn
.sym 16731 soc.cpu.latched_is_lb_SB_DFFESR_Q_E
.sym 16732 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 16733 soc.cpu.decoded_imm[4]
.sym 16735 soc.cpu.mem_wordsize[1]
.sym 16741 soc.cpu.instr_sw_SB_LUT4_I0_O
.sym 16742 soc.cpu.instr_sh_SB_LUT4_I0_O
.sym 16743 soc.cpu.pcpi_rs1[0]
.sym 16744 soc.cpu.instr_lh
.sym 16745 resetn
.sym 16746 soc.cpu.instr_sw
.sym 16747 soc.cpu.instr_lhu
.sym 16748 resetn
.sym 16749 soc.cpu.cpu_state[1]
.sym 16752 soc.cpu.instr_lw
.sym 16754 soc.cpu.cpu_state[5]
.sym 16756 soc.cpu.instr_sh
.sym 16759 soc.cpu.mem_wordsize[0]
.sym 16760 soc.cpu.instr_sb_SB_LUT4_I0_I3
.sym 16761 soc.cpu.mem_wordsize[2]
.sym 16762 soc.cpu.mem_wordsize_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 16765 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 16766 soc.cpu.instr_lw_SB_LUT4_I2_I3
.sym 16768 soc.cpu.instr_lhu_SB_LUT4_I2_O
.sym 16769 soc.cpu.mem_wordsize[2]
.sym 16771 soc.cpu.instr_lw_SB_LUT4_I2_O
.sym 16774 resetn
.sym 16775 soc.cpu.instr_sw
.sym 16776 soc.cpu.cpu_state[5]
.sym 16777 soc.cpu.instr_sb_SB_LUT4_I0_I3
.sym 16780 resetn
.sym 16781 soc.cpu.cpu_state[5]
.sym 16782 soc.cpu.instr_sb_SB_LUT4_I0_I3
.sym 16783 soc.cpu.instr_sh
.sym 16786 soc.cpu.mem_wordsize[0]
.sym 16787 soc.cpu.instr_lw_SB_LUT4_I2_O
.sym 16788 soc.cpu.instr_sw_SB_LUT4_I0_O
.sym 16789 soc.cpu.mem_wordsize_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 16792 resetn
.sym 16793 soc.cpu.instr_lhu
.sym 16794 soc.cpu.instr_lh
.sym 16795 soc.cpu.instr_lw_SB_LUT4_I2_I3
.sym 16798 soc.cpu.instr_lhu_SB_LUT4_I2_O
.sym 16799 soc.cpu.instr_sh_SB_LUT4_I0_O
.sym 16800 soc.cpu.mem_wordsize[2]
.sym 16801 soc.cpu.mem_wordsize_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 16804 soc.cpu.mem_wordsize[2]
.sym 16807 soc.cpu.pcpi_rs1[0]
.sym 16810 soc.cpu.instr_lw_SB_LUT4_I2_I3
.sym 16811 resetn
.sym 16812 soc.cpu.instr_lw
.sym 16813 soc.cpu.cpu_state[1]
.sym 16818 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 16819 soc.cpu.instr_lw_SB_LUT4_I2_I3
.sym 16821 CLK12$SB_IO_IN_$glb_clk
.sym 16823 soc.cpu.irq_pending[2]
.sym 16824 soc.cpu.instr_lw_SB_LUT4_I2_I3
.sym 16825 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1
.sym 16826 soc.cpu.instr_sb_SB_LUT4_I0_I3
.sym 16827 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 16828 soc.cpu.mem_wordsize_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 16829 soc.cpu.instr_lb_SB_LUT4_I2_I1
.sym 16830 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 16831 soc.cpu.mem_wordsize[2]
.sym 16833 soc.cpu.alu_out_SB_LUT4_O_24_I3_SB_LUT4_O_I3
.sym 16834 soc.cpu.alu_out_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.sym 16836 soc.cpu.instr_sw_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 16840 soc.cpu.mem_wordsize[1]
.sym 16844 soc.cpu.irq_active
.sym 16845 soc.cpu.mem_wordsize[2]
.sym 16846 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 16847 gpio_led_g[3]
.sym 16848 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 16850 iomem_wdata[30]
.sym 16851 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 16852 soc.cpu.mem_wordsize[2]
.sym 16854 soc.cpu.mem_la_wdata[0]
.sym 16855 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 16857 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D
.sym 16858 soc.cpu.mem_la_wdata[0]
.sym 16866 soc.cpu.instr_lb
.sym 16867 soc.cpu.mem_wordsize[1]
.sym 16868 soc.cpu.instr_lbu_SB_LUT4_I2_O
.sym 16870 soc.cpu.instr_sb_SB_LUT4_I0_O
.sym 16873 soc.cpu.cpu_state[6]
.sym 16877 soc.cpu.cpu_state[1]
.sym 16881 soc.cpu.instr_lw_SB_LUT4_I2_I3
.sym 16882 soc.cpu.instr_lbu
.sym 16885 soc.cpu.mem_wordsize_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 16888 soc.cpu.cpu_state[5]
.sym 16889 soc.cpu.instr_sb
.sym 16890 resetn
.sym 16891 soc.cpu.instr_sb_SB_LUT4_I0_I3
.sym 16893 resetn_SB_LUT4_I2_O
.sym 16904 resetn_SB_LUT4_I2_O
.sym 16906 soc.cpu.cpu_state[6]
.sym 16915 soc.cpu.mem_wordsize[1]
.sym 16916 soc.cpu.instr_sb_SB_LUT4_I0_O
.sym 16917 soc.cpu.mem_wordsize_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 16918 soc.cpu.instr_lbu_SB_LUT4_I2_O
.sym 16921 soc.cpu.instr_lb
.sym 16922 resetn
.sym 16923 soc.cpu.instr_lbu
.sym 16924 soc.cpu.instr_lw_SB_LUT4_I2_I3
.sym 16927 resetn
.sym 16928 soc.cpu.cpu_state[1]
.sym 16933 soc.cpu.instr_sb
.sym 16934 resetn
.sym 16935 soc.cpu.instr_sb_SB_LUT4_I0_I3
.sym 16936 soc.cpu.cpu_state[5]
.sym 16944 CLK12$SB_IO_IN_$glb_clk
.sym 16946 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 16949 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I0
.sym 16951 soc.cpu.is_lui_auipc_jal
.sym 16953 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 16959 soc.cpu.cpu_state[4]
.sym 16960 resetn_SB_LUT4_I2_O
.sym 16964 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 16966 soc.cpu.mem_wordsize[1]
.sym 16969 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1
.sym 16971 soc.cpu.alu_out_q[30]
.sym 16972 soc.cpu.alu_out_SB_LUT4_O_14_I2
.sym 16973 soc.cpu.mem_wordsize[1]
.sym 16974 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 16975 gpio_led_g[0]
.sym 16976 soc.cpu.mem_la_wdata[1]
.sym 16977 soc.cpu.pcpi_rs1[15]
.sym 16979 soc.cpu.pcpi_rs1[8]
.sym 16980 soc.cpu.pcpi_rs1[22]
.sym 16981 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 16993 soc.cpu.instr_lb_SB_LUT4_I2_I1
.sym 16997 soc.cpu.latched_is_lb
.sym 16998 soc.cpu.instr_lb
.sym 17001 soc.cpu.instr_lh
.sym 17004 soc.cpu.cpu_state[6]
.sym 17012 soc.cpu.latched_is_lh
.sym 17014 soc.cpu.latched_is_lb_SB_DFFESR_Q_E
.sym 17026 soc.cpu.instr_lh
.sym 17027 soc.cpu.latched_is_lh
.sym 17028 soc.cpu.cpu_state[6]
.sym 17029 soc.cpu.instr_lb_SB_LUT4_I2_I1
.sym 17032 soc.cpu.instr_lb_SB_LUT4_I2_I1
.sym 17033 soc.cpu.cpu_state[6]
.sym 17034 soc.cpu.instr_lb
.sym 17035 soc.cpu.latched_is_lb
.sym 17066 soc.cpu.latched_is_lb_SB_DFFESR_Q_E
.sym 17067 CLK12$SB_IO_IN_$glb_clk
.sym 17068 resetn_SB_LUT4_I3_O_$glb_sr
.sym 17069 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_I3_O
.sym 17070 soc.cpu.alu_out_SB_LUT4_O_29_I2
.sym 17071 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_I3_I0
.sym 17072 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I0
.sym 17073 soc.cpu.alu_out_q[2]
.sym 17074 soc.cpu.instr_bgeu_SB_LUT4_I2_I0
.sym 17075 soc.cpu.instr_bgeu_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 17076 soc.cpu.instr_bgeu_SB_LUT4_I2_I0_SB_LUT4_O_I3
.sym 17077 iomem_wdata[16]
.sym 17078 soc.cpu.is_lui_auipc_jal
.sym 17079 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I3
.sym 17080 soc.cpu.alu_out_SB_LUT4_O_23_I3_SB_LUT4_O_I3
.sym 17081 iomem_wdata[24]
.sym 17082 soc.cpu.decoded_imm[13]
.sym 17083 soc.cpu.pcpi_rs2[24]
.sym 17084 soc.cpu.mem_wordsize[1]
.sym 17085 soc.cpu.latched_is_lh
.sym 17086 soc.cpu.pcpi_rs2[16]
.sym 17087 soc.cpu.latched_is_lb
.sym 17089 iomem_wdata[11]
.sym 17094 soc.cpu.cpu_state[4]
.sym 17095 soc.cpu.pcpi_rs1[7]
.sym 17096 soc.cpu.instr_sub
.sym 17097 gpio_led_r[4]
.sym 17098 soc.cpu.pcpi_rs1[6]
.sym 17099 soc.cpu.pcpi_rs2[13]
.sym 17100 soc.cpu.instr_sub
.sym 17101 soc.cpu.pcpi_rs1[20]
.sym 17103 soc.cpu.pcpi_rs2[10]
.sym 17112 soc.cpu.instr_sub
.sym 17113 soc.cpu.alu_out_SB_LUT4_O_30_I3
.sym 17116 soc.cpu.pcpi_rs2[30]
.sym 17118 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 17120 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 17121 soc.cpu.pcpi_rs1[30]
.sym 17122 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 17123 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I0
.sym 17125 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 17126 soc.cpu.alu_out_SB_LUT4_O_29_I3_SB_LUT4_O_I2
.sym 17128 soc.cpu.alu_out_SB_LUT4_O_1_I2
.sym 17130 soc.cpu.alu_out_SB_LUT4_O_30_I2
.sym 17133 soc.cpu.alu_out_SB_LUT4_O_1_I1
.sym 17136 soc.cpu.mem_la_wdata[1]
.sym 17137 soc.cpu.pcpi_rs1[1]
.sym 17138 soc.cpu.alu_out_SB_LUT4_O_29_I3_SB_LUT4_O_I3
.sym 17140 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 17141 soc.cpu.alu_out_SB_LUT4_O_1_I0
.sym 17143 soc.cpu.alu_out_SB_LUT4_O_29_I3_SB_LUT4_O_I2
.sym 17144 soc.cpu.alu_out_SB_LUT4_O_29_I3_SB_LUT4_O_I3
.sym 17145 soc.cpu.instr_sub
.sym 17146 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 17155 soc.cpu.pcpi_rs2[30]
.sym 17157 soc.cpu.pcpi_rs1[30]
.sym 17162 soc.cpu.alu_out_SB_LUT4_O_30_I2
.sym 17163 soc.cpu.alu_out_SB_LUT4_O_30_I3
.sym 17167 soc.cpu.pcpi_rs1[1]
.sym 17168 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 17169 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I0
.sym 17170 soc.cpu.mem_la_wdata[1]
.sym 17173 soc.cpu.mem_la_wdata[1]
.sym 17174 soc.cpu.pcpi_rs1[1]
.sym 17175 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 17176 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 17179 soc.cpu.alu_out_SB_LUT4_O_1_I2
.sym 17180 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 17181 soc.cpu.alu_out_SB_LUT4_O_1_I0
.sym 17182 soc.cpu.alu_out_SB_LUT4_O_1_I1
.sym 17185 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 17186 soc.cpu.pcpi_rs1[30]
.sym 17187 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 17188 soc.cpu.pcpi_rs2[30]
.sym 17190 CLK12$SB_IO_IN_$glb_clk
.sym 17192 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 17193 soc.cpu.alu_out_SB_LUT4_O_7_I2
.sym 17194 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_I2_O
.sym 17195 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_I2_I1
.sym 17196 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_I2_I0
.sym 17197 soc.cpu.alu_out_SB_LUT4_O_4_I2
.sym 17198 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_I3_O
.sym 17199 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 17200 soc.cpu.pcpi_rs1[2]
.sym 17203 soc.cpu.pcpi_rs1[21]
.sym 17205 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 17206 gpio_led_r[7]
.sym 17207 gpio_led_r[5]
.sym 17212 soc.cpu.pcpi_rs2[30]
.sym 17214 soc.cpu.pcpi_rs1[16]
.sym 17215 soc.cpu.cpu_state[3]
.sym 17216 soc.cpu.mem_wordsize[1]
.sym 17218 soc.cpu.pcpi_rs2[11]
.sym 17220 soc.cpu.pcpi_rs1[24]
.sym 17221 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 17222 soc.cpu.pcpi_rs2[11]
.sym 17223 soc.cpu.pcpi_rs2[27]
.sym 17224 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 17225 soc.cpu.decoded_imm[4]
.sym 17226 soc.cpu.pcpi_rs2[23]
.sym 17227 soc.cpu.is_slli_srli_srai
.sym 17234 soc.cpu.alu_out_SB_LUT4_O_30_I3_SB_LUT4_O_I3
.sym 17237 soc.cpu.alu_out_SB_LUT4_O_11_I1
.sym 17240 soc.cpu.pcpi_rs1[13]
.sym 17241 soc.cpu.pcpi_rs1[14]
.sym 17242 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 17246 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 17247 soc.cpu.pcpi_rs1[15]
.sym 17250 soc.cpu.alu_out_SB_LUT4_O_11_I2
.sym 17251 soc.cpu.alu_out_SB_LUT4_O_11_I0
.sym 17252 soc.cpu.instr_sub
.sym 17254 soc.cpu.alu_out_SB_LUT4_O_11_I1_SB_LUT4_O_I3
.sym 17255 soc.cpu.pcpi_rs2[20]
.sym 17256 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 17257 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 17258 soc.cpu.alu_out_SB_LUT4_O_11_I1_SB_LUT4_O_I2
.sym 17260 soc.cpu.alu_out_SB_LUT4_O_30_I3_SB_LUT4_O_I2
.sym 17261 soc.cpu.pcpi_rs1[20]
.sym 17263 soc.cpu.pcpi_rs2[20]
.sym 17266 soc.cpu.alu_out_SB_LUT4_O_11_I1
.sym 17267 soc.cpu.alu_out_SB_LUT4_O_11_I2
.sym 17268 soc.cpu.alu_out_SB_LUT4_O_11_I0
.sym 17269 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 17272 soc.cpu.pcpi_rs1[20]
.sym 17274 soc.cpu.pcpi_rs2[20]
.sym 17278 soc.cpu.pcpi_rs2[20]
.sym 17279 soc.cpu.pcpi_rs1[20]
.sym 17280 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 17281 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 17284 soc.cpu.instr_sub
.sym 17285 soc.cpu.alu_out_SB_LUT4_O_30_I3_SB_LUT4_O_I2
.sym 17286 soc.cpu.alu_out_SB_LUT4_O_30_I3_SB_LUT4_O_I3
.sym 17287 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 17290 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 17291 soc.cpu.instr_sub
.sym 17292 soc.cpu.alu_out_SB_LUT4_O_11_I1_SB_LUT4_O_I2
.sym 17293 soc.cpu.alu_out_SB_LUT4_O_11_I1_SB_LUT4_O_I3
.sym 17298 soc.cpu.pcpi_rs1[14]
.sym 17305 soc.cpu.pcpi_rs1[15]
.sym 17308 soc.cpu.pcpi_rs1[13]
.sym 17313 CLK12$SB_IO_IN_$glb_clk
.sym 17315 soc.cpu.alu_out_q[4]
.sym 17316 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_I3_O
.sym 17317 soc.cpu.alu_out_q[12]
.sym 17318 soc.cpu.alu_out_SB_LUT4_O_27_I0
.sym 17319 soc.cpu.alu_out_q[3]
.sym 17320 soc.cpu.alu_out_SB_LUT4_O_19_I0
.sym 17321 soc.cpu.alu_out_SB_LUT4_O_27_I1
.sym 17322 soc.cpu.alu_out_SB_LUT4_O_28_I3
.sym 17323 iomem_wdata[31]
.sym 17326 soc.cpu.pcpi_rs1[1]
.sym 17327 soc.cpu.pcpi_rs1[14]
.sym 17328 soc.cpu.alu_out_q[30]
.sym 17329 soc.cpu.pcpi_rs2[29]
.sym 17330 soc.cpu.pcpi_rs1[9]
.sym 17331 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 17332 soc.cpu.decoded_imm[12]
.sym 17333 iomem_wdata[31]
.sym 17334 soc.cpu.pcpi_rs2[13]
.sym 17335 iomem_wdata[15]
.sym 17337 gpio_led_r[4]
.sym 17339 gpio_led_g[3]
.sym 17340 soc.cpu.pcpi_rs2[24]
.sym 17342 soc.cpu.pcpi_rs1[6]
.sym 17343 soc.cpu.pcpi_rs1[2]
.sym 17344 soc.cpu.decoded_imm[2]
.sym 17345 soc.cpu.alu_out_SB_LUT4_O_28_I3_SB_LUT4_O_I2
.sym 17346 soc.cpu.mem_la_wdata[5]
.sym 17347 soc.cpu.mem_la_wdata[4]
.sym 17348 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 17350 soc.cpu.mem_la_wdata[0]
.sym 17358 soc.cpu.pcpi_rs1[6]
.sym 17361 soc.cpu.pcpi_rs1[2]
.sym 17362 soc.cpu.pcpi_rs1[4]
.sym 17366 soc.cpu.mem_la_wdata[7]
.sym 17367 soc.cpu.pcpi_rs1[7]
.sym 17370 soc.cpu.mem_la_wdata[5]
.sym 17371 soc.cpu.mem_la_wdata[2]
.sym 17372 soc.cpu.pcpi_rs1[3]
.sym 17373 soc.cpu.mem_la_wdata[4]
.sym 17374 soc.cpu.mem_la_wdata[0]
.sym 17375 soc.cpu.mem_la_wdata[6]
.sym 17376 soc.cpu.pcpi_rs1[5]
.sym 17380 soc.cpu.mem_la_wdata[3]
.sym 17382 soc.cpu.pcpi_rs1[0]
.sym 17386 soc.cpu.mem_la_wdata[1]
.sym 17387 soc.cpu.pcpi_rs1[1]
.sym 17388 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 17390 soc.cpu.pcpi_rs1[0]
.sym 17391 soc.cpu.mem_la_wdata[0]
.sym 17394 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 17396 soc.cpu.pcpi_rs1[1]
.sym 17397 soc.cpu.mem_la_wdata[1]
.sym 17398 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 17400 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 17402 soc.cpu.pcpi_rs1[2]
.sym 17403 soc.cpu.mem_la_wdata[2]
.sym 17404 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 17406 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 17408 soc.cpu.pcpi_rs1[3]
.sym 17409 soc.cpu.mem_la_wdata[3]
.sym 17410 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 17412 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 17414 soc.cpu.mem_la_wdata[4]
.sym 17415 soc.cpu.pcpi_rs1[4]
.sym 17416 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 17418 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 17420 soc.cpu.pcpi_rs1[5]
.sym 17421 soc.cpu.mem_la_wdata[5]
.sym 17422 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 17424 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 17426 soc.cpu.mem_la_wdata[6]
.sym 17427 soc.cpu.pcpi_rs1[6]
.sym 17428 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 17430 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 17432 soc.cpu.pcpi_rs1[7]
.sym 17433 soc.cpu.mem_la_wdata[7]
.sym 17434 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 17438 soc.cpu.alu_out_SB_LUT4_O_27_I2
.sym 17439 soc.cpu.alu_out_SB_LUT4_O_28_I2
.sym 17440 soc.cpu.alu_out_SB_LUT4_O_7_I0
.sym 17441 soc.cpu.alu_out_SB_LUT4_O_19_I1
.sym 17442 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 17443 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0
.sym 17444 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 17445 soc.cpu.alu_out_q[24]
.sym 17446 iomem_wdata[25]
.sym 17452 soc.cpu.mem_la_wdata[7]
.sym 17453 soc.cpu.mem_la_wdata[7]
.sym 17456 iomem_wdata[25]
.sym 17459 soc.cpu.pcpi_rs2[12]
.sym 17462 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 17463 soc.cpu.pcpi_rs1[8]
.sym 17464 soc.cpu.alu_out_SB_LUT4_O_14_I2
.sym 17465 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 17466 soc.cpu.pcpi_rs2[21]
.sym 17467 gpio_led_g[0]
.sym 17468 soc.cpu.pcpi_rs2[10]
.sym 17469 soc.cpu.pcpi_rs1[18]
.sym 17470 soc.cpu.pcpi_rs1[29]
.sym 17471 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 17472 soc.cpu.mem_la_wdata[1]
.sym 17474 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 17479 soc.cpu.pcpi_rs1[10]
.sym 17484 soc.cpu.pcpi_rs1[14]
.sym 17485 soc.cpu.pcpi_rs2[14]
.sym 17486 soc.cpu.pcpi_rs2[10]
.sym 17487 soc.cpu.pcpi_rs1[8]
.sym 17488 soc.cpu.pcpi_rs2[9]
.sym 17490 soc.cpu.pcpi_rs2[11]
.sym 17494 soc.cpu.pcpi_rs1[15]
.sym 17496 soc.cpu.pcpi_rs1[11]
.sym 17497 soc.cpu.pcpi_rs2[8]
.sym 17500 soc.cpu.pcpi_rs2[12]
.sym 17502 soc.cpu.pcpi_rs2[15]
.sym 17503 soc.cpu.pcpi_rs1[13]
.sym 17504 soc.cpu.pcpi_rs2[13]
.sym 17509 soc.cpu.pcpi_rs1[9]
.sym 17510 soc.cpu.pcpi_rs1[12]
.sym 17511 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 17513 soc.cpu.pcpi_rs1[8]
.sym 17514 soc.cpu.pcpi_rs2[8]
.sym 17515 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 17517 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 17519 soc.cpu.pcpi_rs2[9]
.sym 17520 soc.cpu.pcpi_rs1[9]
.sym 17521 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 17523 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 17525 soc.cpu.pcpi_rs2[10]
.sym 17526 soc.cpu.pcpi_rs1[10]
.sym 17527 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 17529 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 17531 soc.cpu.pcpi_rs2[11]
.sym 17532 soc.cpu.pcpi_rs1[11]
.sym 17533 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 17535 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 17537 soc.cpu.pcpi_rs2[12]
.sym 17538 soc.cpu.pcpi_rs1[12]
.sym 17539 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 17541 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 17543 soc.cpu.pcpi_rs2[13]
.sym 17544 soc.cpu.pcpi_rs1[13]
.sym 17545 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 17547 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 17549 soc.cpu.pcpi_rs1[14]
.sym 17550 soc.cpu.pcpi_rs2[14]
.sym 17551 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 17553 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 17555 soc.cpu.pcpi_rs1[15]
.sym 17556 soc.cpu.pcpi_rs2[15]
.sym 17557 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 17561 soc.cpu.alu_out_q[26]
.sym 17562 soc.cpu.alu_out_SB_LUT4_O_22_I3
.sym 17563 soc.cpu.alu_out_q[17]
.sym 17564 soc.cpu.alu_out_q[9]
.sym 17565 soc.cpu.alu_out_SB_LUT4_O_14_I0
.sym 17566 soc.cpu.alu_out_SB_LUT4_O_14_I1
.sym 17567 soc.cpu.alu_out_SB_LUT4_O_5_I0
.sym 17568 soc.cpu.alu_out_SB_LUT4_O_14_I2
.sym 17569 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I2
.sym 17573 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 17574 soc.cpu.pcpi_rs2[9]
.sym 17575 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 17576 soc.cpu.pcpi_rs1[4]
.sym 17577 iomem_wdata[28]
.sym 17578 soc.cpu.alu_out_q[24]
.sym 17579 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 17580 soc.cpu.pcpi_rs1[24]
.sym 17583 soc.cpu.pcpi_rs2[24]
.sym 17585 gpio_led_r[4]
.sym 17586 soc.cpu.cpu_state[4]
.sym 17587 soc.cpu.pcpi_rs1[7]
.sym 17588 soc.cpu.alu_out_SB_LUT4_O_20_I3_SB_LUT4_O_I3
.sym 17589 soc.cpu.pcpi_rs1[13]
.sym 17590 soc.cpu.pcpi_rs2[13]
.sym 17591 soc.cpu.pcpi_rs1[19]
.sym 17592 soc.cpu.instr_sub
.sym 17593 soc.cpu.alu_out_SB_LUT4_O_15_I3_SB_LUT4_O_I3
.sym 17594 soc.cpu.pcpi_rs2[10]
.sym 17595 soc.cpu.pcpi_rs2[13]
.sym 17596 soc.cpu.alu_out_SB_LUT4_O_16_I3_SB_LUT4_O_I3
.sym 17597 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 17602 soc.cpu.pcpi_rs1[16]
.sym 17607 soc.cpu.pcpi_rs1[23]
.sym 17611 soc.cpu.pcpi_rs1[20]
.sym 17612 soc.cpu.pcpi_rs2[20]
.sym 17614 soc.cpu.pcpi_rs1[17]
.sym 17615 soc.cpu.pcpi_rs2[17]
.sym 17616 soc.cpu.pcpi_rs2[18]
.sym 17617 soc.cpu.pcpi_rs1[19]
.sym 17618 soc.cpu.pcpi_rs1[21]
.sym 17623 soc.cpu.pcpi_rs2[16]
.sym 17624 soc.cpu.pcpi_rs2[23]
.sym 17626 soc.cpu.pcpi_rs2[21]
.sym 17627 soc.cpu.pcpi_rs2[22]
.sym 17628 soc.cpu.pcpi_rs1[22]
.sym 17629 soc.cpu.pcpi_rs1[18]
.sym 17630 soc.cpu.pcpi_rs2[19]
.sym 17634 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 17636 soc.cpu.pcpi_rs2[16]
.sym 17637 soc.cpu.pcpi_rs1[16]
.sym 17638 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 17640 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 17642 soc.cpu.pcpi_rs2[17]
.sym 17643 soc.cpu.pcpi_rs1[17]
.sym 17644 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 17646 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 17648 soc.cpu.pcpi_rs2[18]
.sym 17649 soc.cpu.pcpi_rs1[18]
.sym 17650 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 17652 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 17654 soc.cpu.pcpi_rs1[19]
.sym 17655 soc.cpu.pcpi_rs2[19]
.sym 17656 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 17658 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 17660 soc.cpu.pcpi_rs2[20]
.sym 17661 soc.cpu.pcpi_rs1[20]
.sym 17662 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 17664 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 17666 soc.cpu.pcpi_rs1[21]
.sym 17667 soc.cpu.pcpi_rs2[21]
.sym 17668 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 17670 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 17672 soc.cpu.pcpi_rs1[22]
.sym 17673 soc.cpu.pcpi_rs2[22]
.sym 17674 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 17676 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 17678 soc.cpu.pcpi_rs2[23]
.sym 17679 soc.cpu.pcpi_rs1[23]
.sym 17680 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 17684 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I0
.sym 17685 soc.cpu.alu_out_q[25]
.sym 17686 soc.cpu.alu_out_q[15]
.sym 17687 soc.cpu.alu_out_SB_LUT4_O_6_I0
.sym 17688 soc.cpu.alu_out_SB_LUT4_O_5_I1
.sym 17689 soc.cpu.alu_out_SB_LUT4_O_22_I2
.sym 17690 soc.cpu.alu_out_SB_LUT4_O_16_I2
.sym 17691 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I0
.sym 17693 soc.cpu.pcpi_rs1[20]
.sym 17696 soc.cpu.pcpi_rs1[16]
.sym 17697 soc.cpu.reg_next_pc[1]
.sym 17698 soc.cpu.pcpi_rs2[20]
.sym 17699 soc.cpu.alu_out_q[9]
.sym 17701 soc.cpu.pcpi_rs1[28]
.sym 17703 soc.cpu.alu_out_q[26]
.sym 17704 soc.cpu.pcpi_rs1[26]
.sym 17705 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 17706 $PACKER_VCC_NET
.sym 17707 soc.cpu.alu_out_q[17]
.sym 17708 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 17709 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 17710 soc.cpu.pcpi_rs2[23]
.sym 17711 soc.cpu.alu_out_SB_LUT4_O_7_I1
.sym 17712 soc.cpu.pcpi_rs1[24]
.sym 17713 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 17714 soc.cpu.pcpi_rs2[11]
.sym 17715 soc.cpu.pcpi_rs2[26]
.sym 17716 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 17717 soc.cpu.pcpi_rs2[15]
.sym 17718 soc.cpu.decoded_imm[4]
.sym 17719 soc.cpu.is_slli_srli_srai
.sym 17720 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 17727 soc.cpu.pcpi_rs2[29]
.sym 17728 soc.cpu.pcpi_rs1[26]
.sym 17730 soc.cpu.pcpi_rs2[27]
.sym 17731 soc.cpu.pcpi_rs2[26]
.sym 17732 soc.cpu.pcpi_rs1[31]
.sym 17733 soc.cpu.pcpi_rs2[31]
.sym 17738 soc.cpu.pcpi_rs1[24]
.sym 17741 soc.cpu.pcpi_rs2[25]
.sym 17742 soc.cpu.pcpi_rs1[29]
.sym 17747 soc.cpu.pcpi_rs1[28]
.sym 17748 soc.cpu.pcpi_rs1[30]
.sym 17749 soc.cpu.pcpi_rs2[28]
.sym 17750 soc.cpu.pcpi_rs1[27]
.sym 17751 soc.cpu.pcpi_rs1[25]
.sym 17752 soc.cpu.pcpi_rs2[30]
.sym 17753 soc.cpu.pcpi_rs2[24]
.sym 17757 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 17759 soc.cpu.pcpi_rs2[24]
.sym 17760 soc.cpu.pcpi_rs1[24]
.sym 17761 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 17763 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[26]
.sym 17765 soc.cpu.pcpi_rs2[25]
.sym 17766 soc.cpu.pcpi_rs1[25]
.sym 17767 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 17769 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[27]
.sym 17771 soc.cpu.pcpi_rs1[26]
.sym 17772 soc.cpu.pcpi_rs2[26]
.sym 17773 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[26]
.sym 17775 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[28]
.sym 17777 soc.cpu.pcpi_rs1[27]
.sym 17778 soc.cpu.pcpi_rs2[27]
.sym 17779 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[27]
.sym 17781 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[29]
.sym 17783 soc.cpu.pcpi_rs2[28]
.sym 17784 soc.cpu.pcpi_rs1[28]
.sym 17785 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[28]
.sym 17787 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[30]
.sym 17789 soc.cpu.pcpi_rs2[29]
.sym 17790 soc.cpu.pcpi_rs1[29]
.sym 17791 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[29]
.sym 17793 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[31]
.sym 17795 soc.cpu.pcpi_rs1[30]
.sym 17796 soc.cpu.pcpi_rs2[30]
.sym 17797 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[30]
.sym 17800 soc.cpu.pcpi_rs1[31]
.sym 17802 soc.cpu.pcpi_rs2[31]
.sym 17803 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[31]
.sym 17807 soc.cpu.alu_out_SB_LUT4_O_13_I2
.sym 17808 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I0
.sym 17809 soc.cpu.alu_out_q[27]
.sym 17810 soc.cpu.alu_out_q[13]
.sym 17811 soc.cpu.alu_out_SB_LUT4_O_15_I2
.sym 17812 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I0
.sym 17813 soc.cpu.alu_out_q[16]
.sym 17814 soc.cpu.alu_out_q[11]
.sym 17815 soc.cpu.cpu_state[4]
.sym 17816 soc.cpu.pcpi_rs1[22]
.sym 17819 soc.cpu.mem_la_wdata[3]
.sym 17820 soc.cpu.pcpi_rs1[9]
.sym 17821 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 17823 soc.cpu.pcpi_rs2[29]
.sym 17825 soc.cpu.pcpi_rs2[8]
.sym 17826 soc.cpu.pcpi_rs2[27]
.sym 17828 soc.cpu.alu_out_q[25]
.sym 17829 soc.cpu.pcpi_rs2[17]
.sym 17831 soc.cpu.mem_la_wdata[4]
.sym 17832 soc.cpu.decoded_imm[2]
.sym 17833 soc.cpu.cpuregs_raddr2[2]
.sym 17834 soc.cpu.pcpi_rs1[30]
.sym 17835 soc.cpu.pcpi_rs2[28]
.sym 17836 gpio_led_g[3]
.sym 17837 soc.cpu.mem_la_wdata[0]
.sym 17838 soc.cpu.pcpi_rs1[6]
.sym 17839 soc.cpu.pcpi_rs2[24]
.sym 17840 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 17841 soc.cpu.alu_out_SB_LUT4_O_28_I3_SB_LUT4_O_I2
.sym 17842 soc.cpu.mem_la_wdata[5]
.sym 17848 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 17850 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 17851 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 17852 soc.cpu.alu_out_SB_LUT4_O_15_I3_SB_LUT4_O_I2
.sym 17854 soc.cpu.alu_out_SB_LUT4_O_20_I3_SB_LUT4_O_I2
.sym 17855 soc.cpu.alu_out_SB_LUT4_O_13_I3
.sym 17857 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 17858 soc.cpu.alu_out_SB_LUT4_O_20_I3_SB_LUT4_O_I3
.sym 17859 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 17861 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 17862 soc.cpu.instr_sub
.sym 17863 soc.cpu.alu_out_SB_LUT4_O_18_I3_SB_LUT4_O_I3
.sym 17864 soc.cpu.instr_sub
.sym 17865 soc.cpu.alu_out_SB_LUT4_O_15_I3_SB_LUT4_O_I3
.sym 17866 soc.cpu.alu_out_SB_LUT4_O_16_I3_SB_LUT4_O_I3
.sym 17868 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 17870 soc.cpu.alu_out_SB_LUT4_O_16_I3_SB_LUT4_O_I2
.sym 17872 soc.cpu.alu_out_SB_LUT4_O_13_I2
.sym 17877 soc.cpu.alu_out_SB_LUT4_O_18_I3_SB_LUT4_O_I2
.sym 17881 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 17882 soc.cpu.instr_sub
.sym 17883 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 17884 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 17887 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 17888 soc.cpu.alu_out_SB_LUT4_O_20_I3_SB_LUT4_O_I2
.sym 17889 soc.cpu.alu_out_SB_LUT4_O_20_I3_SB_LUT4_O_I3
.sym 17890 soc.cpu.instr_sub
.sym 17893 soc.cpu.alu_out_SB_LUT4_O_16_I3_SB_LUT4_O_I2
.sym 17894 soc.cpu.instr_sub
.sym 17895 soc.cpu.alu_out_SB_LUT4_O_16_I3_SB_LUT4_O_I3
.sym 17896 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 17899 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 17900 soc.cpu.alu_out_SB_LUT4_O_18_I3_SB_LUT4_O_I3
.sym 17901 soc.cpu.instr_sub
.sym 17902 soc.cpu.alu_out_SB_LUT4_O_18_I3_SB_LUT4_O_I2
.sym 17905 soc.cpu.instr_sub
.sym 17906 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 17907 soc.cpu.alu_out_SB_LUT4_O_15_I3_SB_LUT4_O_I2
.sym 17908 soc.cpu.alu_out_SB_LUT4_O_15_I3_SB_LUT4_O_I3
.sym 17911 soc.cpu.instr_sub
.sym 17912 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 17913 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 17914 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 17918 soc.cpu.alu_out_SB_LUT4_O_13_I3
.sym 17920 soc.cpu.alu_out_SB_LUT4_O_13_I2
.sym 17923 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 17924 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 17925 soc.cpu.instr_sub
.sym 17926 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 17928 CLK12$SB_IO_IN_$glb_clk
.sym 17930 soc.cpu.alu_out_SB_LUT4_O_20_I2_SB_LUT4_O_I0
.sym 17931 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 17932 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 17933 soc.cpu.mem_la_wdata[2]
.sym 17934 soc.cpu.alu_out_SB_LUT4_O_4_I0
.sym 17936 soc.cpu.mem_la_wdata[4]
.sym 17937 soc.cpu.alu_out_SB_LUT4_O_20_I2
.sym 17943 soc.cpu.pcpi_rs2[22]
.sym 17944 soc.cpu.pcpi_rs1[31]
.sym 17947 soc.cpu.alu_out_q[11]
.sym 17948 soc.cpu.cpuregs_wrdata[12]
.sym 17951 soc.cpu.pcpi_rs2[12]
.sym 17953 soc.cpu.cpuregs_rs1_SB_LUT4_O_28_I2
.sym 17954 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 17955 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 17956 soc.cpu.alu_out_SB_LUT4_O_16_I3_SB_LUT4_O_I2
.sym 17957 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 17958 soc.cpu.pcpi_rs2[16]
.sym 17959 soc.cpu.pcpi_rs1[8]
.sym 17960 gpio_led_g[0]
.sym 17962 soc.cpu.pcpi_rs2[21]
.sym 17963 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 17964 soc.cpu.pcpi_rs2[10]
.sym 17965 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 17971 soc.cpu.alu_out_SB_LUT4_O_23_I2
.sym 17972 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I0
.sym 17975 soc.cpu.pcpi_rs1[8]
.sym 17976 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 17977 soc.cpu.alu_out_SB_LUT4_O_23_I3
.sym 17978 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 17979 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 17980 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 17983 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 17986 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I0
.sym 17987 soc.cpu.mem_la_wdata[7]
.sym 17989 soc.cpu.alu_out_SB_LUT4_O_23_I3_SB_LUT4_O_I2
.sym 17991 soc.cpu.alu_out_SB_LUT4_O_24_I3_SB_LUT4_O_I2
.sym 17992 soc.cpu.alu_out_SB_LUT4_O_24_I3_SB_LUT4_O_I3
.sym 17993 soc.cpu.pcpi_rs1[7]
.sym 17994 soc.cpu.pcpi_rs2[8]
.sym 17995 soc.cpu.alu_out_SB_LUT4_O_23_I3_SB_LUT4_O_I3
.sym 17997 soc.cpu.alu_out_SB_LUT4_O_24_I3
.sym 17998 soc.cpu.instr_sub
.sym 17999 soc.cpu.mem_la_wdata[7]
.sym 18000 soc.cpu.alu_out_SB_LUT4_O_24_I2
.sym 18001 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 18002 soc.cpu.pcpi_rs2[8]
.sym 18004 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I0
.sym 18005 soc.cpu.pcpi_rs2[8]
.sym 18006 soc.cpu.pcpi_rs1[8]
.sym 18007 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 18010 soc.cpu.mem_la_wdata[7]
.sym 18011 soc.cpu.pcpi_rs1[7]
.sym 18012 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 18013 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 18016 soc.cpu.instr_sub
.sym 18017 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 18018 soc.cpu.alu_out_SB_LUT4_O_24_I3_SB_LUT4_O_I2
.sym 18019 soc.cpu.alu_out_SB_LUT4_O_24_I3_SB_LUT4_O_I3
.sym 18023 soc.cpu.alu_out_SB_LUT4_O_23_I2
.sym 18025 soc.cpu.alu_out_SB_LUT4_O_23_I3
.sym 18028 soc.cpu.alu_out_SB_LUT4_O_24_I2
.sym 18029 soc.cpu.alu_out_SB_LUT4_O_24_I3
.sym 18034 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I0
.sym 18035 soc.cpu.mem_la_wdata[7]
.sym 18036 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 18037 soc.cpu.pcpi_rs1[7]
.sym 18040 soc.cpu.alu_out_SB_LUT4_O_23_I3_SB_LUT4_O_I2
.sym 18041 soc.cpu.alu_out_SB_LUT4_O_23_I3_SB_LUT4_O_I3
.sym 18042 soc.cpu.instr_sub
.sym 18043 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 18046 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 18047 soc.cpu.pcpi_rs2[8]
.sym 18048 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 18049 soc.cpu.pcpi_rs1[8]
.sym 18051 CLK12$SB_IO_IN_$glb_clk
.sym 18053 soc.cpu.alu_out_SB_LUT4_O_2_I2
.sym 18054 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 18055 soc.cpu.alu_out_SB_LUT4_O_9_I2
.sym 18056 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 18057 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I0
.sym 18058 soc.cpu.alu_out_q[22]
.sym 18059 soc.cpu.alu_out_SB_LUT4_O_10_I2
.sym 18060 soc.cpu.alu_out_q[21]
.sym 18062 soc.cpu.cpuregs_rs1[4]
.sym 18065 soc.cpu.pcpi_rs2[16]
.sym 18066 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 18067 iomem_wdata[6]
.sym 18068 soc.cpu.mem_la_wdata[2]
.sym 18069 soc.cpu.cpuregs_waddr[0]
.sym 18071 soc.cpu.pcpi_rs1[27]
.sym 18072 soc.cpu.pcpi_rs1[24]
.sym 18073 soc.cpu.alu_out_q[8]
.sym 18076 soc.cpu.cpuregs_waddr[1]
.sym 18078 soc.cpu.cpu_state[4]
.sym 18079 soc.cpu.pcpi_rs1[7]
.sym 18081 soc.cpu.pcpi_rs1[13]
.sym 18084 soc.cpu.instr_sub
.sym 18085 gpio_led_r[4]
.sym 18086 soc.cpu.cpu_state[4]
.sym 18087 soc.cpu.alu_out_q[6]
.sym 18094 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I0
.sym 18096 soc.cpu.alu_out_SB_LUT4_O_25_I3
.sym 18097 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 18098 soc.cpu.pcpi_rs1[6]
.sym 18100 soc.cpu.mem_la_wdata[6]
.sym 18103 soc.cpu.pcpi_rs1[23]
.sym 18104 soc.cpu.alu_out_SB_LUT4_O_26_I3_SB_LUT4_O_I3
.sym 18106 soc.cpu.instr_sub
.sym 18107 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I2
.sym 18108 soc.cpu.pcpi_rs1[6]
.sym 18110 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 18111 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 18112 soc.cpu.alu_out_SB_LUT4_O_26_I3_SB_LUT4_O_I2
.sym 18114 soc.cpu.alu_out_SB_LUT4_O_25_I3_SB_LUT4_O_I2
.sym 18115 soc.cpu.pcpi_rs2[23]
.sym 18117 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 18118 soc.cpu.alu_out_SB_LUT4_O_25_I3_SB_LUT4_O_I3
.sym 18119 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2
.sym 18120 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I3
.sym 18121 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 18122 soc.cpu.alu_out_SB_LUT4_O_25_I2
.sym 18124 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 18127 soc.cpu.pcpi_rs1[6]
.sym 18128 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 18129 soc.cpu.mem_la_wdata[6]
.sym 18130 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 18134 soc.cpu.alu_out_SB_LUT4_O_25_I3
.sym 18135 soc.cpu.alu_out_SB_LUT4_O_25_I2
.sym 18139 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 18140 soc.cpu.instr_sub
.sym 18141 soc.cpu.alu_out_SB_LUT4_O_25_I3_SB_LUT4_O_I2
.sym 18142 soc.cpu.alu_out_SB_LUT4_O_25_I3_SB_LUT4_O_I3
.sym 18145 soc.cpu.instr_sub
.sym 18146 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I2
.sym 18147 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I3
.sym 18148 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 18151 soc.cpu.mem_la_wdata[6]
.sym 18152 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 18153 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I0
.sym 18154 soc.cpu.pcpi_rs1[6]
.sym 18157 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 18158 soc.cpu.pcpi_rs1[23]
.sym 18159 soc.cpu.pcpi_rs2[23]
.sym 18160 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 18163 soc.cpu.alu_out_SB_LUT4_O_26_I3_SB_LUT4_O_I2
.sym 18164 soc.cpu.alu_out_SB_LUT4_O_26_I3_SB_LUT4_O_I3
.sym 18165 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 18166 soc.cpu.instr_sub
.sym 18169 soc.cpu.instr_sub
.sym 18170 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2
.sym 18171 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 18172 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 18174 CLK12$SB_IO_IN_$glb_clk
.sym 18176 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I0
.sym 18177 soc.cpu.reg_sh[2]
.sym 18178 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I0
.sym 18179 soc.cpu.alu_out_q[29]
.sym 18180 soc.cpu.alu_out_q[28]
.sym 18181 soc.cpu.alu_out_SB_LUT4_O_26_I2
.sym 18182 soc.cpu.alu_out_q[5]
.sym 18183 soc.cpu.alu_out_SB_LUT4_O_3_I2
.sym 18184 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0
.sym 18188 soc.cpu.pcpi_rs2[20]
.sym 18189 soc.cpu.pcpi_rs2[30]
.sym 18192 soc.cpu.cpuregs_rs1_SB_LUT4_O_14_I2
.sym 18193 soc.cpu.alu_out_q[21]
.sym 18194 soc.cpu.cpuregs_wrdata[26]
.sym 18195 soc.cpu.cpuregs.regs.1.0.0_RDATA_4
.sym 18197 soc.cpu.cpuregs_wrdata[27]
.sym 18198 soc.cpu.mem_la_wdata[5]
.sym 18199 soc.cpu.pcpi_rs1[23]
.sym 18200 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 18201 soc.cpu.pcpi_rs2[23]
.sym 18202 soc.cpu.pcpi_rs2[26]
.sym 18203 soc.cpu.pcpi_rs1[24]
.sym 18204 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 18205 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 18208 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 18209 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 18211 soc.cpu.reg_sh[2]
.sym 18218 soc.cpu.pcpi_rs1[23]
.sym 18219 soc.cpu.reg_sh_SB_DFFE_Q_E
.sym 18220 $PACKER_VCC_NET
.sym 18221 soc.cpu.cpu_state[4]
.sym 18222 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 18224 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.sym 18225 soc.cpu.pcpi_rs2[23]
.sym 18227 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 18228 soc.cpu.reg_sh[1]
.sym 18229 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 18230 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I0
.sym 18231 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 18232 soc.cpu.reg_sh[0]
.sym 18233 soc.cpu.alu_out_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.sym 18235 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I2
.sym 18238 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 18241 soc.cpu.alu_out_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 18244 soc.cpu.instr_sub
.sym 18246 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I3
.sym 18247 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 18248 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 18250 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I2
.sym 18251 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 18252 soc.cpu.instr_sub
.sym 18253 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 18256 soc.cpu.alu_out_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 18257 soc.cpu.instr_sub
.sym 18258 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 18259 soc.cpu.alu_out_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.sym 18262 soc.cpu.reg_sh[0]
.sym 18264 soc.cpu.reg_sh[1]
.sym 18265 $PACKER_VCC_NET
.sym 18268 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 18270 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 18271 soc.cpu.cpu_state[4]
.sym 18274 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 18275 soc.cpu.pcpi_rs1[23]
.sym 18276 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I0
.sym 18277 soc.cpu.pcpi_rs2[23]
.sym 18280 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 18283 soc.cpu.cpu_state[4]
.sym 18286 soc.cpu.instr_sub
.sym 18287 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 18288 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I3
.sym 18289 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.sym 18293 soc.cpu.reg_sh[0]
.sym 18294 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 18295 soc.cpu.cpu_state[4]
.sym 18296 soc.cpu.reg_sh_SB_DFFE_Q_E
.sym 18297 CLK12$SB_IO_IN_$glb_clk
.sym 18301 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 18302 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 18303 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[4]
.sym 18304 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 18305 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 18306 soc.cpu.pcpi_rs2[26]
.sym 18311 soc.cpu.pcpi_rs2[31]
.sym 18312 soc.cpu.pcpi_rs1[11]
.sym 18313 soc.cpu.reg_sh_SB_DFFE_Q_E
.sym 18314 soc.cpu.pcpi_rs1[9]
.sym 18315 soc.cpu.pcpi_rs1[14]
.sym 18316 $PACKER_VCC_NET
.sym 18319 soc.cpu.pcpi_rs2[18]
.sym 18320 soc.cpu.pcpi_rs1[12]
.sym 18321 $PACKER_VCC_NET
.sym 18322 soc.cpu.pcpi_rs1[23]
.sym 18324 gpio_led_g[3]
.sym 18326 soc.cpu.pcpi_rs2[28]
.sym 18328 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 18330 soc.cpu.pcpi_rs2[26]
.sym 18331 soc.cpu.pcpi_rs2[28]
.sym 18333 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 18343 soc.cpu.reg_sh[1]
.sym 18344 soc.cpu.alu_out_SB_LUT4_O_8_I2
.sym 18346 soc.cpu.alu_out_SB_LUT4_O_8_I3
.sym 18352 pwm_r.counter[4]
.sym 18355 soc.cpu.reg_sh[0]
.sym 18357 gpio_led_r[4]
.sym 18361 soc.cpu.reg_sh[3]
.sym 18362 soc.cpu.reg_sh[4]
.sym 18365 gpio_led_r[0]
.sym 18371 pwm_r.counter[0]
.sym 18381 soc.cpu.reg_sh[1]
.sym 18385 soc.cpu.alu_out_SB_LUT4_O_8_I2
.sym 18387 soc.cpu.alu_out_SB_LUT4_O_8_I3
.sym 18391 gpio_led_r[4]
.sym 18392 pwm_r.counter[0]
.sym 18393 pwm_r.counter[4]
.sym 18394 gpio_led_r[0]
.sym 18398 pwm_r.counter[4]
.sym 18404 soc.cpu.reg_sh[0]
.sym 18415 soc.cpu.reg_sh[1]
.sym 18416 soc.cpu.reg_sh[0]
.sym 18417 soc.cpu.reg_sh[3]
.sym 18418 soc.cpu.reg_sh[4]
.sym 18420 CLK12$SB_IO_IN_$glb_clk
.sym 18423 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 18424 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 18425 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 18426 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 18427 soc.cpu.reg_sh[3]
.sym 18428 soc.cpu.reg_sh[4]
.sym 18429 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 18431 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 18434 soc.cpu.pcpi_rs1[0]
.sym 18435 soc.cpu.cpuregs_wrdata[25]
.sym 18437 soc.cpu.alu_out_q[7]
.sym 18439 soc.cpu.cpuregs_rs1_SB_LUT4_O_5_I2
.sym 18440 soc.cpu.alu_out_q[23]
.sym 18442 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 18443 soc.cpu.cpu_state[4]
.sym 18445 soc.cpu.cpuregs.regs.1.0.1_RDATA_6
.sym 18448 gpio_led_g[0]
.sym 18452 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 18453 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 18456 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 18457 pwm_r.counter[0]
.sym 18472 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 18473 $PACKER_VCC_NET
.sym 18476 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 18478 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18485 soc.cpu.reg_sh[4]
.sym 18490 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 18492 soc.cpu.reg_sh[3]
.sym 18493 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 18495 $nextpnr_ICESTORM_LC_26$O
.sym 18498 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 18501 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[2]
.sym 18503 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 18507 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[3]
.sym 18509 $PACKER_VCC_NET
.sym 18510 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 18513 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[4]
.sym 18515 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18519 $nextpnr_ICESTORM_LC_27$I3
.sym 18521 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 18529 $nextpnr_ICESTORM_LC_27$I3
.sym 18534 soc.cpu.reg_sh[4]
.sym 18541 soc.cpu.reg_sh[3]
.sym 18558 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 18559 iomem_wdata[6]
.sym 18561 $PACKER_VCC_NET
.sym 18562 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 18563 soc.cpu.pcpi_rs1[27]
.sym 18564 soc.cpu.pcpi_rs1[28]
.sym 18565 soc.cpu.pcpi_rs1[25]
.sym 18566 soc.cpu.cpuregs_waddr[0]
.sym 18567 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 18570 soc.cpu.cpu_state[4]
.sym 18590 gpio_led_g[7]
.sym 18593 pwm_g.counter[7]
.sym 18594 gpio_led_g[3]
.sym 18597 pwm_g.counter[3]
.sym 18598 pwm_r.counter[1]
.sym 18599 pwm_g.counter[5]
.sym 18600 pwm_g.counter[6]
.sym 18613 pwm_r.counter[0]
.sym 18615 pwm_r.counter_SB_DFF_Q_7_D
.sym 18621 pwm_g.counter[3]
.sym 18628 pwm_g.counter[5]
.sym 18631 pwm_g.counter[3]
.sym 18632 pwm_g.counter[7]
.sym 18633 gpio_led_g[7]
.sym 18634 gpio_led_g[3]
.sym 18640 pwm_r.counter_SB_DFF_Q_7_D
.sym 18643 pwm_r.counter[0]
.sym 18644 pwm_r.counter[1]
.sym 18652 pwm_r.counter[0]
.sym 18658 pwm_g.counter[6]
.sym 18663 pwm_g.counter[7]
.sym 18666 CLK12$SB_IO_IN_$glb_clk
.sym 18668 LED_G_SB_LUT4_O_I0
.sym 18669 LED_G_SB_LUT4_O_I2
.sym 18670 LED_G_SB_LUT4_O_I3
.sym 18671 LED_G_SB_LUT4_O_I1
.sym 18672 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 18673 LED_G$SB_IO_OUT
.sym 18674 LED_G_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 18675 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 18676 soc.cpu.pcpi_rs1[21]
.sym 18677 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I0_SB_LUT4_O_I1
.sym 18680 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 18682 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 18686 gpio_led_g[7]
.sym 18689 soc.cpu.pcpi_rs2[30]
.sym 18690 soc.cpu.pcpi_rs1[3]
.sym 18711 pwm_g.counter[0]
.sym 18722 pwm_g.counter[5]
.sym 18723 pwm_g.counter[1]
.sym 18724 pwm_g.counter[7]
.sym 18729 pwm_g.counter[4]
.sym 18731 pwm_g.counter[6]
.sym 18735 pwm_g.counter[2]
.sym 18736 pwm_g.counter[3]
.sym 18741 $nextpnr_ICESTORM_LC_3$O
.sym 18744 pwm_g.counter[0]
.sym 18747 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 18750 pwm_g.counter[1]
.sym 18753 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 18755 pwm_g.counter[2]
.sym 18757 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 18759 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 18761 pwm_g.counter[3]
.sym 18763 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 18765 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 18768 pwm_g.counter[4]
.sym 18769 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 18771 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 18773 pwm_g.counter[5]
.sym 18775 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 18777 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 18780 pwm_g.counter[6]
.sym 18781 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 18785 pwm_g.counter[7]
.sym 18787 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 18789 CLK12$SB_IO_IN_$glb_clk
.sym 18795 soc.cpu.pcpi_rs1[1]
.sym 18803 pwm_g.counter[0]
.sym 18805 soc.cpu.pcpi_rs1[17]
.sym 18898 soc.simpleuart.recv_pattern[7]
.sym 18940 resetn
.sym 18948 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 18952 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 19008 resetn
.sym 19009 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 19010 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 19020 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I2
.sym 19021 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 19022 soc.simpleuart.send_bitcnt[3]
.sym 19023 soc.simpleuart.send_bitcnt[0]
.sym 19024 soc.simpleuart.send_bitcnt[1]
.sym 19025 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 19026 soc.simpleuart.send_bitcnt[2]
.sym 19031 soc.simpleuart_reg_div_do[9]
.sym 19033 soc.memory.wen[0]
.sym 19034 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 19036 soc.simpleuart.recv_pattern[7]
.sym 19039 soc.simpleuart_reg_div_do[15]
.sym 19041 soc.memory.wen[1]
.sym 19042 soc.simpleuart_reg_div_do[14]
.sym 19058 iomem_wdata[2]
.sym 19067 UART_TX_SB_DFFESS_Q_E
.sym 19074 soc.simpleuart_reg_div_do[12]
.sym 19084 iomem_wdata[6]
.sym 19113 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 19115 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 19130 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 19132 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 19178 soc.simpleuart.send_pattern[4]
.sym 19179 soc.simpleuart.send_pattern[2]
.sym 19180 soc.simpleuart.send_pattern[8]
.sym 19181 UART_TX$SB_IO_OUT
.sym 19182 soc.simpleuart.send_pattern[6]
.sym 19183 soc.simpleuart.send_pattern[7]
.sym 19184 soc.simpleuart.send_pattern[3]
.sym 19185 soc.simpleuart.send_pattern[1]
.sym 19190 soc.simpleuart_reg_div_do[0]
.sym 19191 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 19192 soc.simpleuart_reg_div_do[4]
.sym 19193 soc.simpleuart_reg_div_do[11]
.sym 19195 soc.simpleuart_reg_div_do[6]
.sym 19196 soc.simpleuart_reg_div_do[3]
.sym 19199 iomem_addr[10]
.sym 19200 iomem_addr[8]
.sym 19201 gpio_led_pmod_SB_DFFESR_Q_E
.sym 19204 soc.simpleuart_reg_div_do[8]
.sym 19207 iomem_wdata[5]
.sym 19210 iomem_wdata[5]
.sym 19211 soc.simpleuart_reg_div_do[23]
.sym 19212 soc.simpleuart_reg_div_do[13]
.sym 19219 soc.simpleuart_reg_div_do[4]
.sym 19222 soc.simpleuart_reg_div_do[7]
.sym 19223 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 19224 $PACKER_VCC_NET
.sym 19226 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 19227 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 19228 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 19229 soc.simpleuart_reg_div_do[1]
.sym 19230 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 19231 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 19232 soc.simpleuart_reg_div_do[28]
.sym 19236 soc.simpleuart.recv_divcnt[1]
.sym 19238 soc.simpleuart_reg_div_do[0]
.sym 19239 soc.simpleuart.recv_divcnt[0]
.sym 19241 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 19243 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 19246 UART_TX_SB_DFFESS_Q_E
.sym 19247 soc.simpleuart.recv_divcnt[4]
.sym 19248 soc.simpleuart.recv_divcnt[28]
.sym 19250 soc.simpleuart.recv_divcnt[7]
.sym 19252 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 19253 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 19254 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 19255 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 19265 $PACKER_VCC_NET
.sym 19270 soc.simpleuart.recv_divcnt[4]
.sym 19271 soc.simpleuart_reg_div_do[4]
.sym 19272 soc.simpleuart_reg_div_do[0]
.sym 19273 soc.simpleuart.recv_divcnt[0]
.sym 19276 soc.simpleuart.recv_divcnt[28]
.sym 19277 soc.simpleuart.recv_divcnt[1]
.sym 19278 soc.simpleuart_reg_div_do[28]
.sym 19279 soc.simpleuart_reg_div_do[1]
.sym 19288 soc.simpleuart.recv_divcnt[7]
.sym 19289 soc.simpleuart_reg_div_do[7]
.sym 19290 soc.simpleuart.recv_divcnt[0]
.sym 19291 soc.simpleuart_reg_div_do[0]
.sym 19294 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 19295 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 19296 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 19297 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 19298 UART_TX_SB_DFFESS_Q_E
.sym 19299 CLK12$SB_IO_IN_$glb_clk
.sym 19304 UART_TX_SB_DFFESS_Q_E
.sym 19305 soc.simpleuart.send_pattern[5]
.sym 19310 soc.simpleuart_reg_div_do[25]
.sym 19311 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S
.sym 19313 soc.simpleuart_reg_div_do[4]
.sym 19314 soc.simpleuart_reg_div_do[2]
.sym 19316 soc.simpleuart_reg_div_do[7]
.sym 19317 soc.simpleuart_reg_div_do[1]
.sym 19318 soc.simpleuart_reg_div_do[31]
.sym 19319 soc.memory.wen[1]
.sym 19320 soc.simpleuart_reg_div_do[28]
.sym 19321 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 19322 soc.simpleuart_reg_div_do[26]
.sym 19323 iomem_addr[12]
.sym 19325 soc.simpleuart_reg_div_do[1]
.sym 19326 iomem_wdata[3]
.sym 19328 iomem_wdata[10]
.sym 19329 soc.simpleuart.send_divcnt[0]
.sym 19330 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_30_I1
.sym 19331 soc.simpleuart_reg_div_do[6]
.sym 19332 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 19333 iomem_wdata[6]
.sym 19334 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 19335 iomem_addr[9]
.sym 19336 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 19344 soc.simpleuart.recv_divcnt[27]
.sym 19346 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 19347 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 19348 soc.simpleuart.recv_divcnt[25]
.sym 19349 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 19350 soc.simpleuart_reg_div_do[12]
.sym 19352 soc.simpleuart_reg_div_do[27]
.sym 19353 soc.simpleuart_reg_div_do[9]
.sym 19355 soc.simpleuart_reg_div_do[15]
.sym 19356 soc.simpleuart_reg_div_do[25]
.sym 19357 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19358 soc.simpleuart.recv_divcnt[8]
.sym 19360 soc.simpleuart_reg_div_do[26]
.sym 19363 soc.simpleuart.recv_divcnt[13]
.sym 19364 soc.simpleuart_reg_div_do[8]
.sym 19365 soc.simpleuart.recv_divcnt[15]
.sym 19366 soc.simpleuart.recv_divcnt[26]
.sym 19367 soc.simpleuart.recv_divcnt[9]
.sym 19369 soc.simpleuart.recv_divcnt[11]
.sym 19370 soc.simpleuart.recv_divcnt[12]
.sym 19371 soc.simpleuart_reg_div_do[11]
.sym 19372 soc.simpleuart_reg_div_do[13]
.sym 19375 soc.simpleuart_reg_div_do[15]
.sym 19376 soc.simpleuart.recv_divcnt[15]
.sym 19377 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 19378 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 19381 soc.simpleuart.recv_divcnt[26]
.sym 19382 soc.simpleuart_reg_div_do[26]
.sym 19383 soc.simpleuart_reg_div_do[25]
.sym 19384 soc.simpleuart.recv_divcnt[25]
.sym 19387 soc.simpleuart.recv_divcnt[27]
.sym 19389 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19390 soc.simpleuart_reg_div_do[27]
.sym 19396 soc.simpleuart.recv_divcnt[11]
.sym 19399 soc.simpleuart_reg_div_do[8]
.sym 19400 soc.simpleuart.recv_divcnt[13]
.sym 19401 soc.simpleuart.recv_divcnt[8]
.sym 19402 soc.simpleuart_reg_div_do[13]
.sym 19406 soc.simpleuart.recv_divcnt[11]
.sym 19407 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 19408 soc.simpleuart_reg_div_do[11]
.sym 19412 soc.simpleuart.recv_divcnt[13]
.sym 19417 soc.simpleuart.recv_divcnt[12]
.sym 19418 soc.simpleuart.recv_divcnt[9]
.sym 19419 soc.simpleuart_reg_div_do[12]
.sym 19420 soc.simpleuart_reg_div_do[9]
.sym 19424 soc.simpleuart.send_divcnt[0]
.sym 19426 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19427 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0
.sym 19428 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 19429 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O
.sym 19430 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 19431 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 19434 soc.cpu.instr_lw_SB_LUT4_I2_I3
.sym 19438 soc.simpleuart.recv_divcnt[27]
.sym 19439 resetn
.sym 19444 soc.simpleuart.recv_divcnt[25]
.sym 19446 $PACKER_VCC_NET
.sym 19447 soc.simpleuart_reg_div_do[19]
.sym 19448 iomem_addr[2]
.sym 19449 iomem_addr[16]
.sym 19450 UART_TX_SB_DFFESS_Q_E
.sym 19451 soc.simpleuart.send_divcnt[7]
.sym 19452 soc.cpu.mem_rdata_q[13]
.sym 19454 iomem_wdata[9]
.sym 19455 soc.simpleuart.send_divcnt[1]
.sym 19456 gpio_led_r[0]
.sym 19457 soc.simpleuart.send_divcnt[2]
.sym 19458 iomem_wdata[4]
.sym 19459 soc.simpleuart.send_divcnt[3]
.sym 19466 soc.simpleuart_reg_div_do[4]
.sym 19469 soc.simpleuart_reg_div_do[30]
.sym 19476 soc.simpleuart_reg_div_do[0]
.sym 19482 soc.simpleuart.recv_divcnt[28]
.sym 19484 soc.simpleuart_reg_div_do[31]
.sym 19486 soc.simpleuart.recv_divcnt[26]
.sym 19488 soc.simpleuart.recv_divcnt[31]
.sym 19490 soc.simpleuart.recv_divcnt[17]
.sym 19491 soc.simpleuart_reg_div_do[6]
.sym 19494 soc.simpleuart.recv_divcnt[30]
.sym 19496 soc.simpleuart.recv_divcnt[27]
.sym 19500 soc.simpleuart_reg_div_do[0]
.sym 19504 soc.simpleuart_reg_div_do[4]
.sym 19513 soc.simpleuart.recv_divcnt[26]
.sym 19516 soc.simpleuart_reg_div_do[6]
.sym 19524 soc.simpleuart.recv_divcnt[27]
.sym 19530 soc.simpleuart.recv_divcnt[28]
.sym 19536 soc.simpleuart.recv_divcnt[17]
.sym 19540 soc.simpleuart_reg_div_do[31]
.sym 19541 soc.simpleuart_reg_div_do[30]
.sym 19542 soc.simpleuart.recv_divcnt[31]
.sym 19543 soc.simpleuart.recv_divcnt[30]
.sym 19547 gpio_led_r[1]
.sym 19548 gpio_led_r[3]
.sym 19549 gpio_led_r[0]
.sym 19550 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 19551 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_19_I1
.sym 19552 gpio_led_r[2]
.sym 19553 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 19554 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 19560 soc.simpleuart_reg_div_do[22]
.sym 19562 soc.simpleuart_reg_div_do[5]
.sym 19567 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 19568 iomem_addr[11]
.sym 19569 iomem_wdata[30]
.sym 19570 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19571 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19572 soc.simpleuart.send_divcnt[14]
.sym 19573 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0
.sym 19574 soc.simpleuart.send_divcnt[15]
.sym 19575 soc.simpleuart_reg_div_do[15]
.sym 19577 soc.simpleuart_reg_div_do[12]
.sym 19578 soc.simpleuart_reg_div_do[9]
.sym 19579 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19580 soc.simpleuart_reg_div_do[14]
.sym 19581 iomem_wdata[1]
.sym 19582 soc.simpleuart_reg_div_do[13]
.sym 19590 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19595 soc.simpleuart.send_divcnt[7]
.sym 19596 soc.simpleuart.send_divcnt[0]
.sym 19598 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19600 soc.simpleuart.send_divcnt[4]
.sym 19601 soc.simpleuart.send_divcnt[0]
.sym 19602 soc.simpleuart.send_divcnt[6]
.sym 19606 soc.simpleuart.send_divcnt[2]
.sym 19613 soc.simpleuart.send_divcnt[1]
.sym 19615 soc.simpleuart.send_divcnt[3]
.sym 19617 soc.simpleuart.send_divcnt[5]
.sym 19620 $nextpnr_ICESTORM_LC_16$O
.sym 19622 soc.simpleuart.send_divcnt[0]
.sym 19626 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 19627 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19628 soc.simpleuart.send_divcnt[1]
.sym 19630 soc.simpleuart.send_divcnt[0]
.sym 19632 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 19633 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19635 soc.simpleuart.send_divcnt[2]
.sym 19636 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 19638 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 19639 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19640 soc.simpleuart.send_divcnt[3]
.sym 19642 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 19644 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 19645 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19646 soc.simpleuart.send_divcnt[4]
.sym 19648 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 19650 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 19651 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19652 soc.simpleuart.send_divcnt[5]
.sym 19654 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 19656 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 19657 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19658 soc.simpleuart.send_divcnt[6]
.sym 19660 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 19662 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 19663 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19665 soc.simpleuart.send_divcnt[7]
.sym 19666 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 19668 CLK12$SB_IO_IN_$glb_clk
.sym 19669 resetn_SB_LUT4_I3_O_$glb_sr
.sym 19670 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 19671 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_26_I1
.sym 19672 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19673 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_27_I1
.sym 19674 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_24_I1
.sym 19675 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 19676 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_25_I1
.sym 19677 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 19679 gpio_led_r[2]
.sym 19683 soc.cpu.mem_rdata_q[22]
.sym 19685 soc.simpleuart_reg_div_do[7]
.sym 19686 iomem_addr[10]
.sym 19687 soc.simpleuart_reg_div_do[17]
.sym 19693 iomem_addr[8]
.sym 19694 iomem_wdata[5]
.sym 19695 soc.simpleuart.send_divcnt[22]
.sym 19696 gpio_led_g[5]
.sym 19697 soc.simpleuart.send_divcnt[23]
.sym 19698 soc.simpleuart_reg_div_do[1]
.sym 19699 soc.simpleuart_reg_div_do[23]
.sym 19700 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 19701 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 19702 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 19703 soc.simpleuart.send_divcnt[18]
.sym 19705 soc.simpleuart.send_divcnt[19]
.sym 19706 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 19711 soc.simpleuart.send_divcnt[8]
.sym 19712 soc.simpleuart.send_divcnt[9]
.sym 19713 soc.simpleuart.send_divcnt[10]
.sym 19715 soc.simpleuart.send_divcnt[12]
.sym 19716 soc.simpleuart.send_divcnt[13]
.sym 19722 soc.simpleuart.send_divcnt[11]
.sym 19725 soc.simpleuart.send_divcnt[14]
.sym 19730 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19731 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19742 soc.simpleuart.send_divcnt[15]
.sym 19743 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 19744 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19746 soc.simpleuart.send_divcnt[8]
.sym 19747 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 19749 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 19750 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19752 soc.simpleuart.send_divcnt[9]
.sym 19753 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 19755 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 19756 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19758 soc.simpleuart.send_divcnt[10]
.sym 19759 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 19761 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 19762 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19763 soc.simpleuart.send_divcnt[11]
.sym 19765 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 19767 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 19768 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19770 soc.simpleuart.send_divcnt[12]
.sym 19771 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 19773 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 19774 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19776 soc.simpleuart.send_divcnt[13]
.sym 19777 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 19779 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 19780 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19781 soc.simpleuart.send_divcnt[14]
.sym 19783 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 19785 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 19786 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19787 soc.simpleuart.send_divcnt[15]
.sym 19789 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 19791 CLK12$SB_IO_IN_$glb_clk
.sym 19792 resetn_SB_LUT4_I3_O_$glb_sr
.sym 19793 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 19794 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 19795 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 19796 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_23_I1
.sym 19797 gpio_led_g[1]
.sym 19798 gpio_led_g[6]
.sym 19799 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 19800 gpio_led_g[5]
.sym 19806 iomem_addr[4]
.sym 19807 iomem_addr[12]
.sym 19810 soc.simpleuart_reg_div_do[11]
.sym 19811 soc.simpleuart_reg_div_do[20]
.sym 19814 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_26_I1
.sym 19818 gpio_led_g[1]
.sym 19819 soc.cpu.mem_rdata_q[13]
.sym 19820 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 19821 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 19825 iomem_wdata[3]
.sym 19826 soc.simpleuart.send_divcnt[26]
.sym 19827 iomem_wdata[10]
.sym 19828 soc.simpleuart.send_divcnt[27]
.sym 19829 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 19834 soc.simpleuart.send_divcnt[16]
.sym 19835 soc.simpleuart.send_divcnt[17]
.sym 19843 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19846 soc.simpleuart.send_divcnt[20]
.sym 19848 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19852 soc.simpleuart.send_divcnt[18]
.sym 19853 soc.simpleuart.send_divcnt[19]
.sym 19855 soc.simpleuart.send_divcnt[21]
.sym 19857 soc.simpleuart.send_divcnt[23]
.sym 19864 soc.simpleuart.send_divcnt[22]
.sym 19866 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 19867 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19869 soc.simpleuart.send_divcnt[16]
.sym 19870 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 19872 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 19873 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19875 soc.simpleuart.send_divcnt[17]
.sym 19876 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 19878 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 19879 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19881 soc.simpleuart.send_divcnt[18]
.sym 19882 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 19884 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 19885 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19887 soc.simpleuart.send_divcnt[19]
.sym 19888 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 19890 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 19891 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19892 soc.simpleuart.send_divcnt[20]
.sym 19894 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 19896 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 19897 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19899 soc.simpleuart.send_divcnt[21]
.sym 19900 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 19902 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 19903 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19904 soc.simpleuart.send_divcnt[22]
.sym 19906 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 19908 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 19909 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19911 soc.simpleuart.send_divcnt[23]
.sym 19912 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 19914 CLK12$SB_IO_IN_$glb_clk
.sym 19915 resetn_SB_LUT4_I3_O_$glb_sr
.sym 19917 gpio_led_g[3]
.sym 19918 gpio_led_g[2]
.sym 19920 gpio_led_g[4]
.sym 19921 gpio_led_g[7]
.sym 19922 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 19925 gpio_led_g[6]
.sym 19926 gpio_led_g[6]
.sym 19929 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 19931 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_23_I1
.sym 19932 soc.cpu.decoded_imm[4]
.sym 19936 soc.cpu.mem_rdata_q[13]
.sym 19937 resetn
.sym 19941 gpio_led_g[4]
.sym 19943 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 19944 gpio_led_r[0]
.sym 19945 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 19946 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 19948 soc.cpu.is_sb_sh_sw
.sym 19949 soc.cpu.mem_rdata_q[13]
.sym 19950 iomem_wdata[9]
.sym 19951 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 19952 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 19960 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19964 soc.simpleuart.send_divcnt[31]
.sym 19968 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19973 soc.simpleuart.send_divcnt[24]
.sym 19977 soc.simpleuart.send_divcnt[28]
.sym 19978 soc.simpleuart.send_divcnt[29]
.sym 19982 soc.simpleuart.send_divcnt[25]
.sym 19983 soc.simpleuart.send_divcnt[26]
.sym 19984 soc.simpleuart.send_divcnt[27]
.sym 19987 soc.simpleuart.send_divcnt[30]
.sym 19989 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 19990 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19992 soc.simpleuart.send_divcnt[24]
.sym 19993 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 19995 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 19996 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19997 soc.simpleuart.send_divcnt[25]
.sym 19999 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 20001 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 20002 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 20003 soc.simpleuart.send_divcnt[26]
.sym 20005 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 20007 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 20008 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 20009 soc.simpleuart.send_divcnt[27]
.sym 20011 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 20013 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 20014 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 20016 soc.simpleuart.send_divcnt[28]
.sym 20017 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 20019 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 20020 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 20022 soc.simpleuart.send_divcnt[29]
.sym 20023 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 20025 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 20026 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 20027 soc.simpleuart.send_divcnt[30]
.sym 20029 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 20032 soc.simpleuart.send_divcnt[31]
.sym 20034 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 20035 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 20037 CLK12$SB_IO_IN_$glb_clk
.sym 20038 resetn_SB_LUT4_I3_O_$glb_sr
.sym 20040 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 20042 soc.cpu.irq_state_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 20046 soc.cpu.irq_state_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 20051 soc.cpu.mem_do_rinst
.sym 20057 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 20058 soc.cpu.is_alu_reg_imm
.sym 20060 gpio_led_g[3]
.sym 20064 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 20065 resetn
.sym 20066 soc.cpu.is_lui_auipc_jal
.sym 20068 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I2_O
.sym 20071 soc.cpu.cpu_state[1]
.sym 20072 soc.cpu.decoder_trigger
.sym 20073 iomem_wdata[1]
.sym 20074 iomem_wdata[12]
.sym 20080 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O
.sym 20082 soc.cpu.is_lui_auipc_jal
.sym 20083 soc.simpleuart_reg_div_do[28]
.sym 20084 soc.simpleuart.send_divcnt[28]
.sym 20085 soc.cpu.instr_rdcycle_SB_LUT4_I1_O
.sym 20087 soc.cpu.is_sll_srl_sra
.sym 20088 soc.simpleuart_reg_div_do[29]
.sym 20089 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I3_I0
.sym 20090 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 20091 soc.simpleuart_reg_div_do[31]
.sym 20092 soc.cpu.instr_rdcycle_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 20093 soc.simpleuart.send_divcnt[29]
.sym 20094 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 20095 soc.simpleuart.send_divcnt[31]
.sym 20100 soc.cpu.mem_do_rinst
.sym 20101 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20102 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 20103 soc.cpu.instr_rdcycle_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 20108 soc.cpu.is_sb_sh_sw
.sym 20111 soc.cpu.mem_do_prefetch
.sym 20113 soc.cpu.mem_do_rinst
.sym 20114 soc.cpu.is_sll_srl_sra
.sym 20115 soc.cpu.mem_do_prefetch
.sym 20116 soc.cpu.is_sb_sh_sw
.sym 20119 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 20120 soc.cpu.mem_do_prefetch
.sym 20121 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 20122 soc.cpu.is_lui_auipc_jal
.sym 20125 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O
.sym 20126 soc.cpu.instr_rdcycle_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 20127 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I3_I0
.sym 20128 soc.cpu.instr_rdcycle_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 20131 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20132 soc.simpleuart.send_divcnt[29]
.sym 20133 soc.simpleuart_reg_div_do[29]
.sym 20134 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 20138 soc.cpu.instr_rdcycle_SB_LUT4_I1_O
.sym 20139 soc.cpu.mem_do_rinst
.sym 20144 soc.simpleuart.send_divcnt[31]
.sym 20146 soc.simpleuart_reg_div_do[31]
.sym 20149 soc.simpleuart.send_divcnt[28]
.sym 20150 soc.simpleuart_reg_div_do[28]
.sym 20155 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 20156 soc.cpu.is_lui_auipc_jal
.sym 20157 soc.cpu.instr_rdcycle_SB_LUT4_I1_O
.sym 20162 soc.cpu.decoder_pseudo_trigger
.sym 20163 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20164 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_I2_I0
.sym 20165 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 20166 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20167 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 20168 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_I2_O
.sym 20169 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0
.sym 20174 soc.cpu.cpu_state[1]
.sym 20176 soc.cpu.cpu_state[3]
.sym 20177 soc.cpu.instr_rdcycle
.sym 20179 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 20182 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 20183 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 20184 gpio_led_g[0]
.sym 20185 iomem_addr[7]
.sym 20186 soc.cpu.mem_do_rinst
.sym 20187 soc.cpu.irq_state[1]
.sym 20188 soc.cpu.irq_state_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 20189 gpio_led_g[4]
.sym 20190 iomem_wdata[5]
.sym 20192 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 20193 iomem_addr[6]
.sym 20194 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 20195 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1_SB_LUT4_I3_I0
.sym 20196 gpio_led_g[5]
.sym 20197 soc.cpu.mem_do_prefetch
.sym 20203 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O
.sym 20205 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 20206 soc.cpu.is_slli_srli_srai
.sym 20207 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 20208 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 20210 soc.cpu.instr_rdcycle_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 20211 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1_SB_LUT4_I3_I2
.sym 20212 soc.cpu.mem_do_rinst
.sym 20213 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 20214 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 20215 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 20216 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 20218 soc.cpu.is_sll_srl_sra
.sym 20219 soc.cpu.instr_rdcycle
.sym 20220 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 20221 soc.cpu.mem_do_prefetch
.sym 20222 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 20223 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 20225 soc.cpu.is_sb_sh_sw
.sym 20226 soc.cpu.is_lui_auipc_jal
.sym 20227 soc.cpu.is_alu_reg_reg
.sym 20228 soc.cpu.cpu_state[2]
.sym 20229 soc.cpu.cpu_state[4]
.sym 20230 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 20231 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 20232 soc.cpu.is_alu_reg_imm
.sym 20233 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 20236 soc.cpu.is_sb_sh_sw
.sym 20237 soc.cpu.instr_rdcycle_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 20238 soc.cpu.is_sll_srl_sra
.sym 20239 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 20242 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 20243 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 20244 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 20245 soc.cpu.cpu_state[2]
.sym 20249 soc.cpu.is_lui_auipc_jal
.sym 20250 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O
.sym 20251 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 20255 soc.cpu.is_alu_reg_imm
.sym 20257 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 20260 soc.cpu.mem_do_prefetch
.sym 20261 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 20262 soc.cpu.mem_do_rinst
.sym 20263 soc.cpu.cpu_state[4]
.sym 20266 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 20267 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 20268 soc.cpu.is_slli_srli_srai
.sym 20269 soc.cpu.instr_rdcycle
.sym 20272 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 20273 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1_SB_LUT4_I3_I2
.sym 20274 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 20275 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 20278 soc.cpu.is_alu_reg_reg
.sym 20281 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 20282 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 20283 CLK12$SB_IO_IN_$glb_clk
.sym 20285 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 20286 soc.cpu.latched_branch
.sym 20287 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20288 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 20289 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 20290 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20291 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 20292 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 20295 soc.cpu.alu_out_SB_LUT4_O_4_I2
.sym 20297 iomem_addr[5]
.sym 20298 soc.cpu.cpu_state[6]
.sym 20302 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 20304 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 20306 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 20307 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 20308 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 20309 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 20310 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 20311 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 20312 soc.cpu.is_slli_srli_srai
.sym 20313 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 20314 soc.cpu.cpu_state[2]
.sym 20315 soc.cpu.instr_jal
.sym 20316 soc.cpu.mem_rdata_q[13]
.sym 20317 iomem_wdata[3]
.sym 20318 gpio_led_g[1]
.sym 20319 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 20320 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 20326 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 20327 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 20329 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 20330 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 20331 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 20333 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20334 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 20335 resetn
.sym 20336 soc.cpu.cpu_state[4]
.sym 20341 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0
.sym 20342 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 20345 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1
.sym 20346 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1_SB_LUT4_I3_I0
.sym 20347 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 20348 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 20350 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 20351 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 20353 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 20354 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1_SB_LUT4_I3_I2
.sym 20355 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 20356 soc.cpu.instr_rdcycle_SB_LUT4_I3_1_O
.sym 20357 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20359 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 20360 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 20361 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 20362 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 20365 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1_SB_LUT4_I3_I2
.sym 20366 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 20367 soc.cpu.instr_rdcycle_SB_LUT4_I3_1_O
.sym 20368 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1_SB_LUT4_I3_I0
.sym 20371 resetn
.sym 20372 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20373 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 20377 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 20378 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20379 soc.cpu.cpu_state[4]
.sym 20380 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 20383 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 20384 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 20385 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0
.sym 20386 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1
.sym 20391 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 20392 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 20396 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 20398 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 20401 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 20402 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1_SB_LUT4_I3_I0
.sym 20403 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1_SB_LUT4_I3_I2
.sym 20404 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 20406 CLK12$SB_IO_IN_$glb_clk
.sym 20408 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 20409 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 20410 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20411 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 20412 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1_SB_LUT4_I3_I0
.sym 20413 soc.cpu.mem_do_prefetch
.sym 20414 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_I2
.sym 20415 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 20416 soc.cpu.cpu_state[1]
.sym 20417 resetn
.sym 20425 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 20427 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 20429 soc.cpu.latched_branch
.sym 20430 soc.cpu.cpu_state[3]
.sym 20431 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 20435 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 20436 soc.cpu.cpu_state[5]
.sym 20437 soc.cpu.cpu_state[1]
.sym 20438 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 20439 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 20440 soc.cpu.mem_do_rinst
.sym 20441 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 20442 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 20443 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 20449 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 20450 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S
.sym 20451 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 20452 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 20453 soc.cpu.mem_do_rdata
.sym 20454 resetn
.sym 20455 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20457 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 20458 soc.cpu.mem_do_wdata
.sym 20459 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 20460 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_I0
.sym 20461 soc.cpu.cpu_state[1]
.sym 20462 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I2
.sym 20463 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20465 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 20467 soc.cpu.cpu_state[4]
.sym 20469 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 20471 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 20472 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 20475 soc.cpu.cpu_state[4]
.sym 20478 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S
.sym 20479 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_I2
.sym 20483 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 20485 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 20488 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S
.sym 20489 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 20490 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 20491 soc.cpu.cpu_state[4]
.sym 20494 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I2
.sym 20496 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20500 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 20501 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 20502 soc.cpu.cpu_state[4]
.sym 20503 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 20506 soc.cpu.mem_do_rdata
.sym 20508 soc.cpu.mem_do_wdata
.sym 20509 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20513 soc.cpu.mem_do_wdata
.sym 20514 resetn
.sym 20515 soc.cpu.mem_do_rdata
.sym 20518 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 20519 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 20521 resetn
.sym 20524 soc.cpu.cpu_state[1]
.sym 20525 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20526 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_I2
.sym 20527 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_I0
.sym 20528 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 20529 CLK12$SB_IO_IN_$glb_clk
.sym 20530 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S
.sym 20531 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O
.sym 20532 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 20533 soc.cpu.cpu_state[2]
.sym 20534 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 20535 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.sym 20536 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 20537 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 20538 soc.cpu.cpu_state[0]
.sym 20541 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 20543 soc.cpu.mem_do_rinst
.sym 20546 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D
.sym 20547 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 20548 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 20549 soc.cpu.mem_do_wdata
.sym 20550 resetn
.sym 20552 soc.cpu.mem_rdata_q[13]
.sym 20553 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 20554 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20555 soc.cpu.cpu_state[6]
.sym 20556 soc.cpu.instr_lb_SB_LUT4_I2_I1
.sym 20557 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 20558 soc.cpu.irq_mask[2]
.sym 20559 soc.cpu.cpuregs_raddr2[1]
.sym 20560 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I2_O
.sym 20561 soc.cpu.mem_do_prefetch
.sym 20562 resetn
.sym 20563 soc.cpu.decoder_trigger
.sym 20564 soc.cpu.irq_active
.sym 20565 soc.cpu.is_lui_auipc_jal
.sym 20566 soc.cpu.instr_sb_SB_LUT4_I0_I3
.sym 20572 soc.cpu.cpu_state[1]
.sym 20574 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1
.sym 20575 soc.cpu.instr_sb_SB_LUT4_I0_I3
.sym 20576 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 20577 soc.cpu.instr_rdcycle
.sym 20578 soc.cpu.instr_rdcycle_SB_LUT4_I3_O
.sym 20581 soc.cpu.instr_lw_SB_LUT4_I2_I3
.sym 20585 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 20590 soc.cpu.cpu_state[2]
.sym 20591 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 20595 resetn
.sym 20596 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 20597 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 20598 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 20599 soc.cpu.mem_do_rdata_SB_DFFESR_Q_E
.sym 20600 soc.cpu.alu_out_SB_LUT4_O_31_I2
.sym 20601 resetn_SB_LUT4_I2_O
.sym 20603 soc.cpu.cpu_state[0]
.sym 20605 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 20608 resetn
.sym 20611 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 20612 resetn_SB_LUT4_I2_O
.sym 20613 soc.cpu.alu_out_SB_LUT4_O_31_I2
.sym 20614 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1
.sym 20617 soc.cpu.cpu_state[0]
.sym 20618 soc.cpu.instr_sb_SB_LUT4_I0_I3
.sym 20619 soc.cpu.cpu_state[1]
.sym 20620 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 20624 soc.cpu.cpu_state[2]
.sym 20626 soc.cpu.instr_rdcycle_SB_LUT4_I3_O
.sym 20631 soc.cpu.instr_lw_SB_LUT4_I2_I3
.sym 20636 soc.cpu.instr_rdcycle_SB_LUT4_I3_O
.sym 20638 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 20641 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 20642 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 20644 soc.cpu.instr_rdcycle
.sym 20647 soc.cpu.instr_rdcycle
.sym 20648 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 20650 soc.cpu.cpu_state[2]
.sym 20651 soc.cpu.mem_do_rdata_SB_DFFESR_Q_E
.sym 20652 CLK12$SB_IO_IN_$glb_clk
.sym 20653 resetn_SB_LUT4_I3_O_$glb_sr
.sym 20654 soc.cpu.latched_store
.sym 20655 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 20656 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 20657 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20658 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I0
.sym 20659 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 20660 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 20661 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 20664 soc.cpu.pcpi_rs1[20]
.sym 20666 soc.cpu.decoded_imm_j[3]
.sym 20667 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 20668 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 20669 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 20671 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 20672 soc.cpu.cpu_state[3]
.sym 20673 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O
.sym 20674 soc.cpu.pcpi_rs1[15]
.sym 20676 soc.cpu.mem_do_rdata
.sym 20677 soc.cpu.cpu_state[2]
.sym 20678 soc.cpu.cpu_state[2]
.sym 20680 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 20681 gpio_led_g[4]
.sym 20683 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 20684 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 20685 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 20686 iomem_wdata[5]
.sym 20687 soc.cpu.irq_state[1]
.sym 20688 gpio_led_g[5]
.sym 20689 iomem_wdata[14]
.sym 20695 soc.cpu.cpu_state[3]
.sym 20696 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 20697 soc.cpu.cpu_state[2]
.sym 20698 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 20699 soc.cpu.mem_do_rdata
.sym 20700 soc.cpu.cpu_state[1]
.sym 20702 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 20703 soc.cpu.cpu_state[3]
.sym 20704 resetn
.sym 20705 soc.cpu.cpu_state[5]
.sym 20707 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 20708 soc.cpu.mem_do_wdata
.sym 20709 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 20710 soc.cpu.cpu_state[0]
.sym 20713 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 20715 soc.cpu.cpu_state[6]
.sym 20717 soc.cpu.instr_lb_SB_LUT4_I2_I1
.sym 20718 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 20720 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 20721 soc.cpu.mem_do_prefetch
.sym 20724 soc.cpu.alu_out_SB_LUT4_O_31_I2
.sym 20726 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 20728 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 20729 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 20730 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 20731 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 20735 soc.cpu.cpu_state[6]
.sym 20737 soc.cpu.instr_lb_SB_LUT4_I2_I1
.sym 20740 soc.cpu.cpu_state[0]
.sym 20741 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 20742 soc.cpu.cpu_state[2]
.sym 20743 soc.cpu.cpu_state[5]
.sym 20746 soc.cpu.mem_do_prefetch
.sym 20747 soc.cpu.mem_do_wdata
.sym 20748 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 20752 soc.cpu.cpu_state[3]
.sym 20753 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 20758 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 20759 resetn
.sym 20760 soc.cpu.cpu_state[1]
.sym 20761 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 20765 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 20766 soc.cpu.mem_do_rdata
.sym 20767 soc.cpu.mem_do_prefetch
.sym 20770 soc.cpu.cpu_state[3]
.sym 20771 soc.cpu.alu_out_SB_LUT4_O_31_I2
.sym 20775 CLK12$SB_IO_IN_$glb_clk
.sym 20777 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I0
.sym 20778 iomem_wdata[27]
.sym 20779 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 20780 iomem_wdata[19]
.sym 20781 iomem_wdata[24]
.sym 20782 iomem_wdata[8]
.sym 20783 iomem_wdata[16]
.sym 20784 iomem_wdata[11]
.sym 20785 gpio_led_b[6]
.sym 20787 soc.cpu.pcpi_rs1[22]
.sym 20788 gpio_led_b[6]
.sym 20789 soc.cpu.irq_pending[2]
.sym 20792 gpio_led_r[4]
.sym 20794 soc.cpu.decoder_trigger
.sym 20795 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 20796 soc.cpu.latched_store
.sym 20797 soc.cpu.cpu_state[4]
.sym 20798 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 20802 soc.cpu.mem_wordsize[2]
.sym 20803 soc.cpu.instr_jal
.sym 20804 soc.cpu.is_slli_srli_srai
.sym 20805 soc.cpu.mem_wordsize[2]
.sym 20806 gpio_led_g[1]
.sym 20807 soc.cpu.pcpi_rs2[19]
.sym 20808 soc.cpu.pcpi_rs2[22]
.sym 20809 iomem_wdata[3]
.sym 20810 soc.cpu.mem_la_wdata[3]
.sym 20812 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 20819 soc.cpu.mem_wordsize[2]
.sym 20823 soc.cpu.cpu_state[3]
.sym 20827 soc.cpu.cpu_state[6]
.sym 20829 soc.cpu.mem_la_wdata[0]
.sym 20832 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D
.sym 20833 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 20838 soc.cpu.cpu_state[2]
.sym 20841 soc.cpu.pcpi_rs2[8]
.sym 20845 soc.cpu.mem_wordsize[1]
.sym 20847 soc.cpu.cpu_state[4]
.sym 20851 soc.cpu.cpu_state[2]
.sym 20853 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 20854 soc.cpu.cpu_state[3]
.sym 20869 soc.cpu.mem_wordsize[2]
.sym 20870 soc.cpu.mem_wordsize[1]
.sym 20871 soc.cpu.pcpi_rs2[8]
.sym 20872 soc.cpu.mem_la_wdata[0]
.sym 20881 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D
.sym 20894 soc.cpu.cpu_state[4]
.sym 20896 soc.cpu.cpu_state[6]
.sym 20898 CLK12$SB_IO_IN_$glb_clk
.sym 20900 iomem_wdata[18]
.sym 20901 iomem_wdata[22]
.sym 20902 iomem_wdata[30]
.sym 20904 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I0
.sym 20905 iomem_wdata[14]
.sym 20906 iomem_wdata[21]
.sym 20907 iomem_wdata[17]
.sym 20909 iomem_wdata[8]
.sym 20910 soc.cpu.instr_lw_SB_LUT4_I2_I3
.sym 20911 soc.cpu.pcpi_rs1[18]
.sym 20912 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 20913 iomem_wdata[16]
.sym 20914 soc.cpu.is_lui_auipc_jal
.sym 20915 iomem_wdata[19]
.sym 20916 resetn
.sym 20917 iomem_wdata[11]
.sym 20918 soc.cpu.mem_wordsize[1]
.sym 20920 soc.cpu.pcpi_rs2[27]
.sym 20921 soc.cpu.pcpi_rs2[11]
.sym 20922 soc.cpu.pcpi_rs2[11]
.sym 20923 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 20924 soc.cpu.cpu_state[5]
.sym 20925 soc.cpu.mem_la_wdata[6]
.sym 20926 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 20927 iomem_wdata[14]
.sym 20928 soc.cpu.pcpi_rs1[11]
.sym 20929 soc.cpu.pcpi_rs1[0]
.sym 20930 iomem_wdata[8]
.sym 20931 soc.cpu.is_lui_auipc_jal
.sym 20932 soc.cpu.mem_la_wdata[1]
.sym 20933 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 20934 soc.cpu.pcpi_rs2[18]
.sym 20935 soc.cpu.pcpi_rs2[9]
.sym 20941 soc.cpu.mem_la_wdata[6]
.sym 20942 soc.cpu.alu_out_SB_LUT4_O_29_I2
.sym 20943 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_I2_O
.sym 20944 soc.cpu.pcpi_rs1[2]
.sym 20945 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 20946 soc.cpu.pcpi_rs1[11]
.sym 20947 soc.cpu.alu_out_SB_LUT4_O_14_I2
.sym 20948 soc.cpu.instr_bgeu_SB_LUT4_I2_I0_SB_LUT4_O_I3
.sym 20949 soc.cpu.alu_out_SB_LUT4_O_29_I3
.sym 20950 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 20951 soc.cpu.mem_la_wdata[0]
.sym 20952 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 20953 soc.cpu.pcpi_rs1[0]
.sym 20954 soc.cpu.pcpi_rs1[8]
.sym 20955 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_I3_O
.sym 20956 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 20958 soc.cpu.alu_out_SB_LUT4_O_1_I2
.sym 20959 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_I3_I0
.sym 20961 soc.cpu.mem_la_wdata[5]
.sym 20963 soc.cpu.instr_bgeu_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 20964 soc.cpu.pcpi_rs1[5]
.sym 20965 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_I3_O
.sym 20966 soc.cpu.pcpi_rs2[8]
.sym 20967 soc.cpu.mem_la_wdata[2]
.sym 20968 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I0
.sym 20969 soc.cpu.pcpi_rs1[6]
.sym 20971 soc.cpu.pcpi_rs2[11]
.sym 20972 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 20974 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_I3_I0
.sym 20975 soc.cpu.alu_out_SB_LUT4_O_1_I2
.sym 20976 soc.cpu.alu_out_SB_LUT4_O_14_I2
.sym 20977 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_I3_O
.sym 20980 soc.cpu.mem_la_wdata[2]
.sym 20981 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 20982 soc.cpu.pcpi_rs1[2]
.sym 20983 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I0
.sym 20986 soc.cpu.pcpi_rs1[8]
.sym 20987 soc.cpu.pcpi_rs1[11]
.sym 20988 soc.cpu.pcpi_rs2[8]
.sym 20989 soc.cpu.pcpi_rs2[11]
.sym 20992 soc.cpu.mem_la_wdata[2]
.sym 20993 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 20994 soc.cpu.pcpi_rs1[2]
.sym 20995 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 20999 soc.cpu.alu_out_SB_LUT4_O_29_I2
.sym 21001 soc.cpu.alu_out_SB_LUT4_O_29_I3
.sym 21004 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_I3_O
.sym 21005 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 21006 soc.cpu.instr_bgeu_SB_LUT4_I2_I0_SB_LUT4_O_I3
.sym 21007 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_I2_O
.sym 21010 soc.cpu.mem_la_wdata[5]
.sym 21011 soc.cpu.pcpi_rs1[5]
.sym 21012 soc.cpu.mem_la_wdata[6]
.sym 21013 soc.cpu.pcpi_rs1[6]
.sym 21016 soc.cpu.pcpi_rs1[0]
.sym 21017 soc.cpu.instr_bgeu_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 21018 soc.cpu.mem_la_wdata[0]
.sym 21019 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 21021 CLK12$SB_IO_IN_$glb_clk
.sym 21023 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_I3_I0
.sym 21024 iomem_wdata[10]
.sym 21025 soc.cpu.mem_la_wdata_SB_LUT4_O_I0
.sym 21026 iomem_wdata[20]
.sym 21027 iomem_wdata[23]
.sym 21028 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I0
.sym 21029 iomem_wdata[31]
.sym 21030 iomem_wdata[15]
.sym 21031 soc.cpu.alu_out_q[2]
.sym 21033 soc.cpu.pcpi_rs1[29]
.sym 21035 $PACKER_VCC_NET
.sym 21036 iomem_wdata[21]
.sym 21037 soc.cpu.decoded_imm[2]
.sym 21038 soc.cpu.decoded_imm[0]
.sym 21040 soc.cpu.alu_out_q[1]
.sym 21041 soc.cpu.mem_wordsize[2]
.sym 21044 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 21046 iomem_wdata[30]
.sym 21047 soc.cpu.pcpi_rs1[4]
.sym 21048 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 21049 soc.cpu.mem_la_wdata[7]
.sym 21050 soc.cpu.decoded_imm[20]
.sym 21051 soc.cpu.cpuregs_raddr2[1]
.sym 21052 soc.cpu.pcpi_rs2[8]
.sym 21053 soc.cpu.mem_la_wdata[2]
.sym 21054 iomem_wdata[15]
.sym 21055 soc.cpu.pcpi_rs2[31]
.sym 21056 soc.cpu.pcpi_rs2[17]
.sym 21057 soc.cpu.alu_out_SB_LUT4_O_7_I2
.sym 21058 iomem_wdata[28]
.sym 21064 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 21065 soc.cpu.alu_out_SB_LUT4_O_11_I2
.sym 21067 soc.cpu.pcpi_rs1[27]
.sym 21068 soc.cpu.pcpi_rs1[23]
.sym 21069 soc.cpu.pcpi_rs1[14]
.sym 21070 soc.cpu.pcpi_rs2[10]
.sym 21071 soc.cpu.mem_la_wdata[2]
.sym 21072 soc.cpu.pcpi_rs1[13]
.sym 21073 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_I3_O
.sym 21074 soc.cpu.pcpi_rs2[13]
.sym 21075 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_I2_I1
.sym 21076 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_I2_I0
.sym 21077 soc.cpu.alu_out_SB_LUT4_O_4_I2
.sym 21078 soc.cpu.pcpi_rs1[9]
.sym 21079 soc.cpu.pcpi_rs2[29]
.sym 21080 soc.cpu.pcpi_rs1[2]
.sym 21081 soc.cpu.alu_out_SB_LUT4_O_7_I2
.sym 21083 soc.cpu.pcpi_rs2[23]
.sym 21085 soc.cpu.pcpi_rs1[24]
.sym 21086 soc.cpu.pcpi_rs1[29]
.sym 21087 soc.cpu.pcpi_rs2[18]
.sym 21088 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_I3_I0
.sym 21089 soc.cpu.pcpi_rs1[10]
.sym 21091 soc.cpu.pcpi_rs2[14]
.sym 21092 soc.cpu.pcpi_rs1[18]
.sym 21093 soc.cpu.pcpi_rs2[24]
.sym 21094 soc.cpu.pcpi_rs2[27]
.sym 21095 soc.cpu.pcpi_rs2[9]
.sym 21097 soc.cpu.pcpi_rs2[14]
.sym 21098 soc.cpu.pcpi_rs1[14]
.sym 21099 soc.cpu.pcpi_rs1[2]
.sym 21100 soc.cpu.mem_la_wdata[2]
.sym 21103 soc.cpu.pcpi_rs1[24]
.sym 21104 soc.cpu.pcpi_rs2[24]
.sym 21109 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_I2_I1
.sym 21110 soc.cpu.alu_out_SB_LUT4_O_7_I2
.sym 21111 soc.cpu.alu_out_SB_LUT4_O_4_I2
.sym 21112 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_I2_I0
.sym 21115 soc.cpu.pcpi_rs1[18]
.sym 21116 soc.cpu.pcpi_rs2[29]
.sym 21117 soc.cpu.pcpi_rs2[18]
.sym 21118 soc.cpu.pcpi_rs1[29]
.sym 21121 soc.cpu.pcpi_rs2[9]
.sym 21122 soc.cpu.pcpi_rs2[23]
.sym 21123 soc.cpu.pcpi_rs1[23]
.sym 21124 soc.cpu.pcpi_rs1[9]
.sym 21127 soc.cpu.pcpi_rs2[27]
.sym 21129 soc.cpu.pcpi_rs1[27]
.sym 21133 soc.cpu.pcpi_rs2[10]
.sym 21134 soc.cpu.alu_out_SB_LUT4_O_11_I2
.sym 21135 soc.cpu.pcpi_rs1[10]
.sym 21136 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_I3_I0
.sym 21139 soc.cpu.pcpi_rs1[13]
.sym 21140 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 21141 soc.cpu.pcpi_rs2[13]
.sym 21142 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_I3_O
.sym 21146 iomem_wdata[26]
.sym 21147 iomem_wdata[9]
.sym 21148 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I0
.sym 21149 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_I3_O
.sym 21150 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I0
.sym 21151 soc.cpu.alu_out_SB_LUT4_O_19_I2
.sym 21152 iomem_wdata[25]
.sym 21153 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_I3_I0
.sym 21154 soc.cpu.mem_la_wdata[4]
.sym 21157 soc.cpu.mem_la_wdata[4]
.sym 21159 iomem_wdata[31]
.sym 21160 soc.cpu.pcpi_rs2[21]
.sym 21161 iomem_wdata[13]
.sym 21162 soc.cpu.mem_wordsize[1]
.sym 21163 soc.cpu.pcpi_rs1[27]
.sym 21165 soc.cpu.pcpi_rs1[22]
.sym 21166 soc.cpu.alu_out_q[30]
.sym 21167 soc.cpu.pcpi_rs2[10]
.sym 21168 soc.cpu.mem_wordsize[1]
.sym 21170 soc.cpu.pcpi_rs1[3]
.sym 21171 soc.cpu.pcpi_rs1[15]
.sym 21172 soc.cpu.mem_la_wdata[5]
.sym 21173 soc.cpu.decoded_imm_SB_DFFESR_Q_6_D_SB_LUT4_O_I0
.sym 21174 soc.cpu.decoded_imm[1]
.sym 21175 soc.cpu.pcpi_rs1[21]
.sym 21176 gpio_led_g[5]
.sym 21177 soc.cpu.decoded_imm[0]
.sym 21178 iomem_wdata[5]
.sym 21179 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 21180 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 21181 gpio_led_g[4]
.sym 21187 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 21188 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 21190 soc.cpu.alu_out_SB_LUT4_O_19_I1
.sym 21191 soc.cpu.alu_out_SB_LUT4_O_27_I1_SB_LUT4_O_I3
.sym 21192 soc.cpu.alu_out_SB_LUT4_O_19_I0
.sym 21193 soc.cpu.alu_out_SB_LUT4_O_27_I1
.sym 21195 soc.cpu.alu_out_SB_LUT4_O_27_I2
.sym 21196 soc.cpu.alu_out_SB_LUT4_O_28_I2
.sym 21197 soc.cpu.pcpi_rs2[12]
.sym 21198 soc.cpu.alu_out_SB_LUT4_O_28_I3_SB_LUT4_O_I3
.sym 21199 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 21200 soc.cpu.pcpi_rs1[12]
.sym 21201 soc.cpu.instr_sub
.sym 21203 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 21204 soc.cpu.mem_la_wdata[4]
.sym 21206 soc.cpu.alu_out_SB_LUT4_O_27_I0
.sym 21207 soc.cpu.pcpi_rs1[4]
.sym 21208 soc.cpu.alu_out_SB_LUT4_O_27_I1_SB_LUT4_O_I2
.sym 21209 soc.cpu.mem_la_wdata[1]
.sym 21210 soc.cpu.alu_out_SB_LUT4_O_28_I3
.sym 21212 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 21213 soc.cpu.pcpi_rs1[1]
.sym 21214 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_I3_O
.sym 21216 soc.cpu.alu_out_SB_LUT4_O_19_I2
.sym 21218 soc.cpu.alu_out_SB_LUT4_O_28_I3_SB_LUT4_O_I2
.sym 21220 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 21221 soc.cpu.alu_out_SB_LUT4_O_27_I2
.sym 21222 soc.cpu.alu_out_SB_LUT4_O_27_I1
.sym 21223 soc.cpu.alu_out_SB_LUT4_O_27_I0
.sym 21226 soc.cpu.alu_out_SB_LUT4_O_27_I2
.sym 21227 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_I3_O
.sym 21228 soc.cpu.pcpi_rs1[1]
.sym 21229 soc.cpu.mem_la_wdata[1]
.sym 21232 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 21233 soc.cpu.alu_out_SB_LUT4_O_19_I1
.sym 21234 soc.cpu.alu_out_SB_LUT4_O_19_I2
.sym 21235 soc.cpu.alu_out_SB_LUT4_O_19_I0
.sym 21238 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 21239 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 21240 soc.cpu.mem_la_wdata[4]
.sym 21241 soc.cpu.pcpi_rs1[4]
.sym 21245 soc.cpu.alu_out_SB_LUT4_O_28_I3
.sym 21246 soc.cpu.alu_out_SB_LUT4_O_28_I2
.sym 21250 soc.cpu.pcpi_rs2[12]
.sym 21251 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 21252 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 21253 soc.cpu.pcpi_rs1[12]
.sym 21256 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 21257 soc.cpu.alu_out_SB_LUT4_O_27_I1_SB_LUT4_O_I2
.sym 21258 soc.cpu.alu_out_SB_LUT4_O_27_I1_SB_LUT4_O_I3
.sym 21259 soc.cpu.instr_sub
.sym 21262 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 21263 soc.cpu.alu_out_SB_LUT4_O_28_I3_SB_LUT4_O_I2
.sym 21264 soc.cpu.instr_sub
.sym 21265 soc.cpu.alu_out_SB_LUT4_O_28_I3_SB_LUT4_O_I3
.sym 21267 CLK12$SB_IO_IN_$glb_clk
.sym 21270 iomem_wdata[1]
.sym 21271 iomem_wdata[12]
.sym 21272 iomem_wdata[2]
.sym 21273 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 21274 iomem_wdata[28]
.sym 21276 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I0
.sym 21281 soc.cpu.alu_out_q[4]
.sym 21282 soc.cpu.pcpi_rs2[10]
.sym 21284 soc.cpu.pcpi_rs1[6]
.sym 21285 soc.cpu.pcpi_rs1[7]
.sym 21286 soc.cpu.pcpi_rs2[9]
.sym 21287 soc.cpu.alu_out_q[12]
.sym 21289 soc.cpu.pcpi_rs2[11]
.sym 21291 soc.cpu.alu_out_q[3]
.sym 21292 soc.cpu.pcpi_rs2[9]
.sym 21293 soc.cpu.mem_wordsize[2]
.sym 21294 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 21295 soc.cpu.instr_jal
.sym 21296 soc.cpu.is_slli_srli_srai
.sym 21297 soc.cpu.pcpi_rs1[19]
.sym 21298 gpio_led_g[1]
.sym 21299 soc.cpu.pcpi_rs1[1]
.sym 21300 soc.cpu.pcpi_rs2[22]
.sym 21301 iomem_wdata[3]
.sym 21302 soc.cpu.mem_la_wdata[3]
.sym 21303 soc.cpu.pcpi_rs2[19]
.sym 21304 soc.cpu.pcpi_rs2[12]
.sym 21311 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 21312 soc.cpu.alu_out_SB_LUT4_O_7_I1
.sym 21314 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 21315 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0
.sym 21316 soc.cpu.pcpi_rs1[4]
.sym 21317 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 21318 soc.cpu.pcpi_rs1[24]
.sym 21319 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 21320 soc.cpu.alu_out_SB_LUT4_O_7_I0
.sym 21322 soc.cpu.alu_out_SB_LUT4_O_19_I1_SB_LUT4_O_I3
.sym 21323 soc.cpu.pcpi_rs2[24]
.sym 21326 soc.cpu.mem_la_wdata[3]
.sym 21327 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 21329 soc.cpu.alu_out_SB_LUT4_O_7_I2
.sym 21330 soc.cpu.pcpi_rs1[3]
.sym 21331 soc.cpu.pcpi_rs1[20]
.sym 21334 soc.cpu.instr_sub
.sym 21335 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 21336 soc.cpu.mem_la_wdata[4]
.sym 21339 soc.cpu.alu_out_SB_LUT4_O_19_I1_SB_LUT4_O_I2
.sym 21340 soc.cpu.pcpi_rs1[22]
.sym 21343 soc.cpu.pcpi_rs1[4]
.sym 21344 soc.cpu.mem_la_wdata[4]
.sym 21349 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0
.sym 21350 soc.cpu.mem_la_wdata[3]
.sym 21351 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 21352 soc.cpu.pcpi_rs1[3]
.sym 21355 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 21356 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 21357 soc.cpu.pcpi_rs2[24]
.sym 21358 soc.cpu.pcpi_rs1[24]
.sym 21361 soc.cpu.alu_out_SB_LUT4_O_19_I1_SB_LUT4_O_I3
.sym 21362 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 21363 soc.cpu.instr_sub
.sym 21364 soc.cpu.alu_out_SB_LUT4_O_19_I1_SB_LUT4_O_I2
.sym 21370 soc.cpu.pcpi_rs1[20]
.sym 21373 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 21374 soc.cpu.pcpi_rs1[3]
.sym 21375 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 21376 soc.cpu.mem_la_wdata[3]
.sym 21382 soc.cpu.pcpi_rs1[22]
.sym 21385 soc.cpu.alu_out_SB_LUT4_O_7_I0
.sym 21386 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 21387 soc.cpu.alu_out_SB_LUT4_O_7_I2
.sym 21388 soc.cpu.alu_out_SB_LUT4_O_7_I1
.sym 21390 CLK12$SB_IO_IN_$glb_clk
.sym 21392 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_I2_I0
.sym 21393 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I3
.sym 21394 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_I2_I1
.sym 21395 soc.cpu.cpuregs_wrdata[1]
.sym 21396 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 21397 soc.cpu.alu_out_SB_LUT4_O_5_I2
.sym 21398 soc.cpu.decoded_imm[25]
.sym 21399 soc.cpu.decoded_imm[26]
.sym 21401 iomem_wdata[28]
.sym 21402 gpio_led_g[6]
.sym 21404 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 21405 soc.cpu.reg_next_pc[13]
.sym 21406 resetn
.sym 21407 iomem_wdata[2]
.sym 21408 soc.cpu.alu_out_SB_LUT4_O_7_I1
.sym 21411 soc.cpu.reg_next_pc[12]
.sym 21412 soc.cpu.pcpi_rs2[27]
.sym 21413 soc.cpu.mem_wordsize[1]
.sym 21416 soc.cpu.pcpi_rs2[26]
.sym 21418 soc.cpu.pcpi_rs2[18]
.sym 21419 soc.cpu.is_lui_auipc_jal
.sym 21420 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 21421 soc.cpu.pcpi_rs1[0]
.sym 21422 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I3_O
.sym 21423 soc.cpu.decoded_imm[26]
.sym 21424 soc.cpu.mem_la_wdata[6]
.sym 21425 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 21426 soc.cpu.mem_la_wdata[1]
.sym 21427 soc.cpu.pcpi_rs2[9]
.sym 21434 soc.cpu.alu_out_SB_LUT4_O_22_I3
.sym 21435 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 21436 soc.cpu.pcpi_rs1[26]
.sym 21437 soc.cpu.alu_out_SB_LUT4_O_5_I1
.sym 21438 soc.cpu.alu_out_SB_LUT4_O_22_I2
.sym 21440 soc.cpu.alu_out_SB_LUT4_O_14_I2
.sym 21441 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 21442 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 21445 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 21446 soc.cpu.alu_out_SB_LUT4_O_14_I1
.sym 21447 soc.cpu.alu_out_SB_LUT4_O_5_I0
.sym 21449 soc.cpu.pcpi_rs2[17]
.sym 21450 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 21452 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 21453 soc.cpu.alu_out_SB_LUT4_O_14_I0
.sym 21454 soc.cpu.instr_sub
.sym 21455 soc.cpu.instr_sub
.sym 21458 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I3
.sym 21460 soc.cpu.pcpi_rs2[26]
.sym 21462 soc.cpu.alu_out_SB_LUT4_O_5_I2
.sym 21463 soc.cpu.pcpi_rs1[17]
.sym 21464 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I2
.sym 21466 soc.cpu.alu_out_SB_LUT4_O_5_I1
.sym 21467 soc.cpu.alu_out_SB_LUT4_O_5_I0
.sym 21468 soc.cpu.alu_out_SB_LUT4_O_5_I2
.sym 21469 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 21472 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 21473 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I3
.sym 21474 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 21475 soc.cpu.instr_sub
.sym 21478 soc.cpu.alu_out_SB_LUT4_O_14_I0
.sym 21479 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 21480 soc.cpu.alu_out_SB_LUT4_O_14_I1
.sym 21481 soc.cpu.alu_out_SB_LUT4_O_14_I2
.sym 21484 soc.cpu.alu_out_SB_LUT4_O_22_I3
.sym 21486 soc.cpu.alu_out_SB_LUT4_O_22_I2
.sym 21490 soc.cpu.pcpi_rs2[17]
.sym 21491 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 21492 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 21493 soc.cpu.pcpi_rs1[17]
.sym 21496 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 21497 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I2
.sym 21498 soc.cpu.instr_sub
.sym 21499 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 21502 soc.cpu.pcpi_rs2[26]
.sym 21503 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 21504 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 21505 soc.cpu.pcpi_rs1[26]
.sym 21508 soc.cpu.pcpi_rs1[17]
.sym 21509 soc.cpu.pcpi_rs2[17]
.sym 21513 CLK12$SB_IO_IN_$glb_clk
.sym 21515 soc.cpu.pcpi_rs2[17]
.sym 21518 soc.cpu.mem_la_wdata[1]
.sym 21519 soc.cpu.mem_la_wdata[3]
.sym 21520 soc.cpu.pcpi_rs2[14]
.sym 21521 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 21522 soc.cpu.alu_out_SB_LUT4_O_6_I2
.sym 21527 soc.cpu.pcpi_rs2[16]
.sym 21528 soc.cpu.decoded_imm[25]
.sym 21529 soc.cpu.pcpi_rs2[28]
.sym 21530 soc.cpu.cpuregs_wrdata[1]
.sym 21531 soc.cpu.cpuregs.regs.0.0.1_RDATA_5
.sym 21532 soc.cpu.cpuregs_raddr2[2]
.sym 21533 soc.cpu.cpuregs.regs.0.0.1_RDATA_6
.sym 21534 soc.cpu.pcpi_rs1[2]
.sym 21535 soc.cpu.decoded_imm_j[26]
.sym 21536 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 21538 soc.cpu.decoded_imm_j[25]
.sym 21539 soc.cpu.pcpi_rs2[31]
.sym 21540 soc.cpu.mem_la_wdata[7]
.sym 21541 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 21542 soc.cpu.decoded_imm[20]
.sym 21543 soc.cpu.cpuregs_raddr2[1]
.sym 21544 soc.cpu.pcpi_rs2[8]
.sym 21545 soc.cpu.mem_la_wdata[2]
.sym 21546 soc.cpu.pcpi_rs1[25]
.sym 21547 soc.cpu.pcpi_rs1[16]
.sym 21548 soc.cpu.pcpi_rs2[17]
.sym 21549 soc.cpu.pcpi_rs1[17]
.sym 21550 iomem_wdata[0]
.sym 21558 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 21559 soc.cpu.instr_sub
.sym 21560 soc.cpu.pcpi_rs1[9]
.sym 21562 soc.cpu.pcpi_rs1[25]
.sym 21563 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I0
.sym 21564 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I0
.sym 21570 soc.cpu.alu_out_SB_LUT4_O_16_I2
.sym 21572 soc.cpu.pcpi_rs2[15]
.sym 21573 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 21575 soc.cpu.alu_out_SB_LUT4_O_6_I0
.sym 21576 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 21577 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 21578 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 21579 soc.cpu.alu_out_SB_LUT4_O_6_I2
.sym 21580 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 21581 soc.cpu.pcpi_rs1[15]
.sym 21582 soc.cpu.alu_out_SB_LUT4_O_16_I3
.sym 21583 soc.cpu.pcpi_rs2[25]
.sym 21585 soc.cpu.alu_out_SB_LUT4_O_6_I1
.sym 21586 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 21587 soc.cpu.pcpi_rs2[9]
.sym 21589 soc.cpu.pcpi_rs1[9]
.sym 21590 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 21591 soc.cpu.pcpi_rs2[9]
.sym 21592 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 21595 soc.cpu.alu_out_SB_LUT4_O_6_I2
.sym 21596 soc.cpu.alu_out_SB_LUT4_O_6_I1
.sym 21597 soc.cpu.alu_out_SB_LUT4_O_6_I0
.sym 21598 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 21602 soc.cpu.alu_out_SB_LUT4_O_16_I3
.sym 21604 soc.cpu.alu_out_SB_LUT4_O_16_I2
.sym 21607 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 21608 soc.cpu.pcpi_rs1[25]
.sym 21609 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 21610 soc.cpu.pcpi_rs2[25]
.sym 21613 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 21614 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 21615 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 21616 soc.cpu.instr_sub
.sym 21619 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I0
.sym 21620 soc.cpu.pcpi_rs2[9]
.sym 21621 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 21622 soc.cpu.pcpi_rs1[9]
.sym 21625 soc.cpu.pcpi_rs2[15]
.sym 21626 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 21627 soc.cpu.pcpi_rs1[15]
.sym 21628 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I0
.sym 21631 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 21632 soc.cpu.pcpi_rs1[15]
.sym 21633 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 21634 soc.cpu.pcpi_rs2[15]
.sym 21636 CLK12$SB_IO_IN_$glb_clk
.sym 21638 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I0
.sym 21639 soc.cpu.alu_out_SB_LUT4_O_18_I2
.sym 21640 iomem_wdata[3]
.sym 21641 soc.cpu.cpuregs.regs.0.0.0_RDATA_12_SB_LUT4_I3_O
.sym 21642 soc.cpu.cpuregs.regs.0.0.0_RDATA_1_SB_LUT4_I3_O
.sym 21643 iomem_wdata[4]
.sym 21644 iomem_wdata[7]
.sym 21645 iomem_wdata[5]
.sym 21650 soc.cpu.reg_next_pc[15]
.sym 21651 soc.cpu.cpuregs_wrdata[5]
.sym 21652 soc.cpu.cpuregs.regs.0.0.1_RDATA_9
.sym 21653 soc.cpu.mem_la_wdata[1]
.sym 21654 soc.cpu.cpuregs.regs.0.0.1_RDATA_13
.sym 21656 soc.cpu.alu_out_q[15]
.sym 21657 $PACKER_VCC_NET
.sym 21658 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 21660 soc.cpu.cpuregs.regs.0.0.1_RDATA_8
.sym 21661 soc.cpu.pcpi_rs1[27]
.sym 21662 gpio_led_g[4]
.sym 21663 soc.cpu.mem_la_wdata[5]
.sym 21664 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 21665 soc.cpu.mem_la_wdata[0]
.sym 21666 soc.cpu.decoded_imm[1]
.sym 21667 soc.cpu.pcpi_rs1[15]
.sym 21668 gpio_led_g[5]
.sym 21669 iomem_wdata[5]
.sym 21670 soc.cpu.decoded_imm[0]
.sym 21671 soc.cpu.pcpi_rs1[21]
.sym 21672 soc.cpu.pcpi_rs2[25]
.sym 21673 soc.cpu.cpuregs.regs.1.0.0_RDATA_14_SB_LUT4_I3_O
.sym 21680 soc.cpu.alu_out_SB_LUT4_O_20_I3
.sym 21682 soc.cpu.alu_out_SB_LUT4_O_18_I3
.sym 21683 soc.cpu.alu_out_SB_LUT4_O_4_I0
.sym 21684 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 21687 soc.cpu.alu_out_SB_LUT4_O_4_I1
.sym 21688 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I0
.sym 21691 soc.cpu.alu_out_SB_LUT4_O_15_I3
.sym 21692 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 21694 soc.cpu.alu_out_SB_LUT4_O_20_I2
.sym 21695 soc.cpu.pcpi_rs2[16]
.sym 21696 soc.cpu.alu_out_SB_LUT4_O_18_I2
.sym 21698 soc.cpu.pcpi_rs1[18]
.sym 21699 soc.cpu.alu_out_SB_LUT4_O_15_I2
.sym 21700 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I0
.sym 21701 soc.cpu.pcpi_rs2[18]
.sym 21703 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 21704 soc.cpu.alu_out_SB_LUT4_O_4_I2
.sym 21705 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 21706 soc.cpu.pcpi_rs1[18]
.sym 21707 soc.cpu.pcpi_rs1[16]
.sym 21708 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 21712 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I0
.sym 21713 soc.cpu.pcpi_rs1[18]
.sym 21714 soc.cpu.pcpi_rs2[18]
.sym 21715 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 21718 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 21719 soc.cpu.pcpi_rs2[18]
.sym 21720 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 21721 soc.cpu.pcpi_rs1[18]
.sym 21724 soc.cpu.alu_out_SB_LUT4_O_4_I2
.sym 21725 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 21726 soc.cpu.alu_out_SB_LUT4_O_4_I0
.sym 21727 soc.cpu.alu_out_SB_LUT4_O_4_I1
.sym 21730 soc.cpu.alu_out_SB_LUT4_O_18_I3
.sym 21732 soc.cpu.alu_out_SB_LUT4_O_18_I2
.sym 21736 soc.cpu.pcpi_rs2[16]
.sym 21737 soc.cpu.pcpi_rs1[16]
.sym 21738 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 21739 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I0
.sym 21742 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 21743 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 21744 soc.cpu.pcpi_rs1[16]
.sym 21745 soc.cpu.pcpi_rs2[16]
.sym 21749 soc.cpu.alu_out_SB_LUT4_O_15_I3
.sym 21750 soc.cpu.alu_out_SB_LUT4_O_15_I2
.sym 21754 soc.cpu.alu_out_SB_LUT4_O_20_I3
.sym 21755 soc.cpu.alu_out_SB_LUT4_O_20_I2
.sym 21759 CLK12$SB_IO_IN_$glb_clk
.sym 21761 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I3_O
.sym 21762 iomem_wdata[6]
.sym 21764 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 21765 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I3_O
.sym 21766 iomem_wdata[0]
.sym 21768 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 21770 iomem_wdata[4]
.sym 21774 iomem_wdata[7]
.sym 21776 soc.cpu.pcpi_rs2[13]
.sym 21777 soc.cpu.pcpi_rs1[19]
.sym 21778 iomem_wdata[5]
.sym 21779 soc.cpu.alu_out_q[27]
.sym 21781 soc.cpu.alu_out_q[13]
.sym 21782 soc.cpu.pcpi_rs1[13]
.sym 21783 soc.cpu.pcpi_rs2[10]
.sym 21784 soc.cpu.cpuregs_rs1_SB_LUT4_O_17_I2
.sym 21785 iomem_wdata[3]
.sym 21786 gpio_led_g[1]
.sym 21787 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 21788 soc.cpu.is_slli_srli_srai
.sym 21789 soc.cpu.pcpi_rs1[19]
.sym 21790 soc.cpu.pcpi_rs1[1]
.sym 21791 soc.cpu.decoded_imm[19]
.sym 21792 soc.cpu.pcpi_rs2[25]
.sym 21793 soc.cpu.cpuregs_raddr2[0]
.sym 21794 soc.cpu.pcpi_rs2[19]
.sym 21795 soc.cpu.decoded_imm[5]
.sym 21796 soc.cpu.pcpi_rs2[22]
.sym 21802 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 21803 soc.cpu.pcpi_rs2[27]
.sym 21804 soc.cpu.is_slli_srli_srai
.sym 21805 soc.cpu.decoded_imm[4]
.sym 21807 soc.cpu.decoded_imm[2]
.sym 21808 soc.cpu.cpuregs_raddr2[2]
.sym 21809 soc.cpu.pcpi_rs2[11]
.sym 21810 soc.cpu.alu_out_SB_LUT4_O_20_I2_SB_LUT4_O_I0
.sym 21811 soc.cpu.pcpi_rs1[27]
.sym 21813 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 21814 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 21817 soc.cpu.pcpi_rs1[11]
.sym 21818 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I3_O
.sym 21820 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 21822 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I3_O
.sym 21823 soc.cpu.cpuregs_raddr2[4]
.sym 21826 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 21830 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I3_O
.sym 21833 soc.cpu.is_lui_auipc_jal
.sym 21835 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 21836 soc.cpu.pcpi_rs2[11]
.sym 21837 soc.cpu.pcpi_rs1[11]
.sym 21838 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 21841 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I3_O
.sym 21842 soc.cpu.cpuregs_raddr2[2]
.sym 21844 soc.cpu.is_slli_srli_srai
.sym 21847 soc.cpu.is_slli_srli_srai
.sym 21848 soc.cpu.cpuregs_raddr2[4]
.sym 21849 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I3_O
.sym 21853 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 21854 soc.cpu.is_lui_auipc_jal
.sym 21855 soc.cpu.decoded_imm[2]
.sym 21856 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I3_O
.sym 21859 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 21860 soc.cpu.pcpi_rs2[27]
.sym 21861 soc.cpu.pcpi_rs1[27]
.sym 21862 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 21871 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I3_O
.sym 21872 soc.cpu.decoded_imm[4]
.sym 21873 soc.cpu.is_lui_auipc_jal
.sym 21874 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 21877 soc.cpu.pcpi_rs2[11]
.sym 21878 soc.cpu.pcpi_rs1[11]
.sym 21879 soc.cpu.alu_out_SB_LUT4_O_20_I2_SB_LUT4_O_I0
.sym 21880 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 21881 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 21882 CLK12$SB_IO_IN_$glb_clk
.sym 21884 soc.cpu.mem_la_wdata[5]
.sym 21885 soc.cpu.mem_la_wdata[0]
.sym 21886 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I3_O
.sym 21887 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 21888 soc.cpu.pcpi_rs2[20]
.sym 21889 soc.cpu.cpuregs.regs.1.0.0_RDATA_14_SB_LUT4_I3_O
.sym 21890 soc.cpu.cpuregs.regs.0.0.0_RDATA_9_SB_LUT4_I3_O
.sym 21891 soc.cpu.mem_la_wdata[6]
.sym 21892 soc.cpu.cpuregs_rs1_SB_LUT4_O_29_I2
.sym 21899 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 21900 soc.cpu.cpuregs_raddr2[3]
.sym 21901 soc.cpu.pcpi_rs2[15]
.sym 21902 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 21903 soc.cpu.mem_la_wdata[7]
.sym 21904 soc.cpu.pcpi_rs2[23]
.sym 21905 soc.cpu.pcpi_rs2[11]
.sym 21906 soc.cpu.cpuregs_wrdata[8]
.sym 21907 soc.cpu.pcpi_rs2[27]
.sym 21909 soc.cpu.pcpi_rs1[5]
.sym 21910 soc.cpu.pcpi_rs2[18]
.sym 21911 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I3_O
.sym 21912 soc.cpu.pcpi_rs2[26]
.sym 21913 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 21914 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 21915 soc.cpu.mem_la_wdata[6]
.sym 21916 soc.cpu.decoded_imm[26]
.sym 21917 soc.cpu.pcpi_rs1[0]
.sym 21918 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 21919 soc.cpu.is_lui_auipc_jal
.sym 21925 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 21929 soc.cpu.pcpi_rs2[21]
.sym 21931 soc.cpu.alu_out_SB_LUT4_O_10_I2
.sym 21932 soc.cpu.alu_out_SB_LUT4_O_9_I3
.sym 21933 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 21934 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 21936 soc.cpu.alu_out_SB_LUT4_O_10_I3
.sym 21937 soc.cpu.pcpi_rs2[21]
.sym 21941 soc.cpu.pcpi_rs1[21]
.sym 21942 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 21944 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 21946 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 21948 soc.cpu.pcpi_rs2[29]
.sym 21950 soc.cpu.pcpi_rs1[29]
.sym 21951 soc.cpu.alu_out_SB_LUT4_O_9_I2
.sym 21953 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I0
.sym 21954 soc.cpu.pcpi_rs1[22]
.sym 21956 soc.cpu.pcpi_rs2[22]
.sym 21958 soc.cpu.pcpi_rs1[29]
.sym 21959 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 21960 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 21961 soc.cpu.pcpi_rs2[29]
.sym 21964 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 21965 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 21966 soc.cpu.pcpi_rs2[29]
.sym 21967 soc.cpu.pcpi_rs1[29]
.sym 21970 soc.cpu.pcpi_rs1[22]
.sym 21971 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 21972 soc.cpu.pcpi_rs2[22]
.sym 21973 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 21976 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 21977 soc.cpu.pcpi_rs2[22]
.sym 21978 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 21979 soc.cpu.pcpi_rs1[22]
.sym 21982 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 21983 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 21984 soc.cpu.pcpi_rs1[21]
.sym 21985 soc.cpu.pcpi_rs2[21]
.sym 21988 soc.cpu.alu_out_SB_LUT4_O_9_I2
.sym 21990 soc.cpu.alu_out_SB_LUT4_O_9_I3
.sym 21994 soc.cpu.pcpi_rs1[21]
.sym 21995 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I0
.sym 21996 soc.cpu.pcpi_rs2[21]
.sym 21997 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 22001 soc.cpu.alu_out_SB_LUT4_O_10_I2
.sym 22003 soc.cpu.alu_out_SB_LUT4_O_10_I3
.sym 22005 CLK12$SB_IO_IN_$glb_clk
.sym 22007 soc.cpu.cpuregs.regs.1.0.0_RDATA_11_SB_LUT4_I3_O
.sym 22008 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 22009 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 22010 soc.cpu.pcpi_rs2[25]
.sym 22011 soc.cpu.pcpi_rs2[19]
.sym 22012 soc.cpu.cpuregs.regs.1.0.0_RDATA_6_SB_LUT4_I3_O
.sym 22013 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 22014 soc.cpu.pcpi_rs2[18]
.sym 22016 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0
.sym 22019 soc.cpu.pcpi_rs1[2]
.sym 22020 soc.cpu.pcpi_rs1[6]
.sym 22021 soc.cpu.alu_out_q[22]
.sym 22022 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 22023 $PACKER_VCC_NET
.sym 22024 soc.cpu.cpuregs_rs1_SB_LUT4_O_31_I2
.sym 22025 soc.cpu.pcpi_rs2[24]
.sym 22026 soc.cpu.mem_la_wdata[5]
.sym 22027 soc.cpu.cpuregs_rs1_SB_LUT4_O_25_I2
.sym 22028 soc.cpu.mem_la_wdata[0]
.sym 22029 soc.cpu.cpuregs.regs.1.0.0_RDATA
.sym 22030 soc.cpu.pcpi_rs1[30]
.sym 22032 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 22033 soc.cpu.pcpi_rs1[25]
.sym 22035 soc.cpu.pcpi_rs2[31]
.sym 22036 $PACKER_VCC_NET
.sym 22038 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 22039 soc.cpu.pcpi_rs1[4]
.sym 22040 soc.cpu.pcpi_rs1[25]
.sym 22041 soc.cpu.pcpi_rs1[17]
.sym 22042 soc.cpu.decoded_imm[20]
.sym 22048 soc.cpu.mem_la_wdata[5]
.sym 22049 soc.cpu.alu_out_SB_LUT4_O_3_I3
.sym 22050 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 22052 soc.cpu.pcpi_rs1[28]
.sym 22053 soc.cpu.cpu_state[4]
.sym 22054 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 22055 soc.cpu.alu_out_SB_LUT4_O_3_I2
.sym 22056 soc.cpu.alu_out_SB_LUT4_O_2_I2
.sym 22058 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I0
.sym 22061 soc.cpu.alu_out_SB_LUT4_O_26_I2
.sym 22064 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I0
.sym 22068 soc.cpu.pcpi_rs2[28]
.sym 22069 soc.cpu.pcpi_rs1[5]
.sym 22071 soc.cpu.pcpi_rs2[28]
.sym 22072 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 22073 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 22074 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 22077 soc.cpu.alu_out_SB_LUT4_O_2_I3
.sym 22078 soc.cpu.alu_out_SB_LUT4_O_26_I3
.sym 22081 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 22082 soc.cpu.pcpi_rs1[5]
.sym 22083 soc.cpu.mem_la_wdata[5]
.sym 22084 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 22088 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 22089 soc.cpu.cpu_state[4]
.sym 22090 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 22093 soc.cpu.pcpi_rs1[28]
.sym 22094 soc.cpu.pcpi_rs2[28]
.sym 22095 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 22096 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 22101 soc.cpu.alu_out_SB_LUT4_O_2_I2
.sym 22102 soc.cpu.alu_out_SB_LUT4_O_2_I3
.sym 22106 soc.cpu.alu_out_SB_LUT4_O_3_I3
.sym 22108 soc.cpu.alu_out_SB_LUT4_O_3_I2
.sym 22111 soc.cpu.pcpi_rs1[5]
.sym 22112 soc.cpu.mem_la_wdata[5]
.sym 22113 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 22114 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I0
.sym 22119 soc.cpu.alu_out_SB_LUT4_O_26_I2
.sym 22120 soc.cpu.alu_out_SB_LUT4_O_26_I3
.sym 22123 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I0
.sym 22124 soc.cpu.pcpi_rs1[28]
.sym 22125 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 22126 soc.cpu.pcpi_rs2[28]
.sym 22128 CLK12$SB_IO_IN_$glb_clk
.sym 22130 soc.cpu.cpuregs.regs.1.0.0_RDATA_5_SB_LUT4_I3_O
.sym 22131 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I1
.sym 22132 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22134 soc.cpu.pcpi_rs1[0]
.sym 22137 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I2
.sym 22138 soc.cpu.alu_out_q[28]
.sym 22139 soc.cpu.pcpi_rs1[20]
.sym 22145 soc.cpu.pcpi_rs2[10]
.sym 22147 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 22148 soc.cpu.pcpi_rs1[8]
.sym 22149 soc.cpu.pcpi_rs2[16]
.sym 22150 soc.cpu.alu_out_q[29]
.sym 22151 soc.cpu.cpuregs.regs.1.0.0_RDATA_13_SB_LUT4_I3_O
.sym 22153 soc.cpu.pcpi_rs2[21]
.sym 22155 soc.cpu.pcpi_rs1[21]
.sym 22156 soc.cpu.pcpi_rs2[25]
.sym 22157 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 22158 soc.cpu.pcpi_rs2[19]
.sym 22159 gpio_led_g[4]
.sym 22161 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 22162 soc.cpu.decoded_imm[0]
.sym 22163 soc.cpu.pcpi_rs2[29]
.sym 22164 soc.cpu.cpuregs.regs.1.0.0_RDATA_3
.sym 22165 gpio_led_g[5]
.sym 22172 soc.cpu.reg_sh[2]
.sym 22176 soc.cpu.reg_sh[3]
.sym 22180 soc.cpu.reg_sh[2]
.sym 22181 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 22186 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22187 soc.cpu.cpuregs.regs.1.0.0_RDATA_5_SB_LUT4_I3_O
.sym 22188 soc.cpu.decoded_imm[26]
.sym 22189 soc.cpu.is_lui_auipc_jal
.sym 22190 soc.cpu.reg_sh[1]
.sym 22192 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 22196 $PACKER_VCC_NET
.sym 22198 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 22201 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 22202 soc.cpu.reg_sh[0]
.sym 22203 $nextpnr_ICESTORM_LC_9$O
.sym 22206 soc.cpu.reg_sh[0]
.sym 22209 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 22211 $PACKER_VCC_NET
.sym 22212 soc.cpu.reg_sh[1]
.sym 22215 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 22217 soc.cpu.reg_sh[2]
.sym 22218 $PACKER_VCC_NET
.sym 22219 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 22221 $nextpnr_ICESTORM_LC_10$I3
.sym 22223 $PACKER_VCC_NET
.sym 22224 soc.cpu.reg_sh[3]
.sym 22225 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 22231 $nextpnr_ICESTORM_LC_10$I3
.sym 22234 soc.cpu.reg_sh[2]
.sym 22235 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22236 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 22240 soc.cpu.reg_sh[2]
.sym 22241 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 22242 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22243 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 22246 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 22247 soc.cpu.is_lui_auipc_jal
.sym 22248 soc.cpu.decoded_imm[26]
.sym 22249 soc.cpu.cpuregs.regs.1.0.0_RDATA_5_SB_LUT4_I3_O
.sym 22250 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 22251 CLK12$SB_IO_IN_$glb_clk
.sym 22255 pwm_b.counter[2]
.sym 22256 pwm_b.counter[3]
.sym 22257 pwm_b.counter[4]
.sym 22258 pwm_b.counter[5]
.sym 22259 pwm_b.counter[6]
.sym 22260 pwm_b.counter[7]
.sym 22261 gpio_led_b[6]
.sym 22262 soc.cpu.pcpi_rs1[22]
.sym 22265 soc.cpu.cpuregs.regs.1.0.1_RDATA_4
.sym 22267 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 22268 soc.cpu.alu_out_q[6]
.sym 22269 soc.cpu.cpuregs.regs.1.0.1_RDATA_5
.sym 22270 soc.cpu.pcpi_rs1[7]
.sym 22272 soc.cpu.pcpi_rs1[13]
.sym 22273 soc.cpu.cpuregs.regs.1.0.1_RDATA_7
.sym 22274 soc.cpu.pcpi_rs1[20]
.sym 22275 soc.cpu.cpu_state[4]
.sym 22278 gpio_led_g[1]
.sym 22279 iomem_wdata[2]
.sym 22280 soc.cpu.pcpi_rs1[19]
.sym 22282 pwm_b.counter[1]
.sym 22284 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 22286 gpio_led_g[1]
.sym 22296 soc.cpu.reg_sh[2]
.sym 22297 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22298 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 22299 soc.cpu.reg_sh[3]
.sym 22300 soc.cpu.reg_sh[4]
.sym 22304 soc.cpu.reg_sh[2]
.sym 22306 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[4]
.sym 22307 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 22309 $PACKER_VCC_NET
.sym 22312 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 22315 soc.cpu.cpu_state[4]
.sym 22319 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 22321 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 22322 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 22325 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22326 $nextpnr_ICESTORM_LC_11$O
.sym 22328 soc.cpu.reg_sh[2]
.sym 22332 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 22334 $PACKER_VCC_NET
.sym 22335 soc.cpu.reg_sh[3]
.sym 22336 soc.cpu.reg_sh[2]
.sym 22339 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 22340 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[4]
.sym 22341 soc.cpu.reg_sh[4]
.sym 22342 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 22347 soc.cpu.reg_sh[2]
.sym 22351 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 22352 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22353 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 22357 soc.cpu.cpu_state[4]
.sym 22358 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 22359 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 22363 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 22364 soc.cpu.cpu_state[4]
.sym 22365 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 22369 soc.cpu.reg_sh[2]
.sym 22372 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22374 CLK12$SB_IO_IN_$glb_clk
.sym 22384 soc.cpu.pcpi_rs1[18]
.sym 22385 soc.cpu.instr_lw_SB_LUT4_I2_I3
.sym 22390 soc.cpu.cpuregs_wrdata[22]
.sym 22391 soc.cpu.cpuregs_wrdata[23]
.sym 22392 soc.cpu.pcpi_rs1[24]
.sym 22394 soc.cpu.cpuregs.regs.1.0.1_RDATA_14
.sym 22396 soc.cpu.cpuregs.regs.1.0.1_RDATA_15
.sym 22401 gpio_led_g[2]
.sym 22407 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 22417 gpio_led_g[3]
.sym 22418 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 22421 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 22422 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 22423 gpio_led_g[0]
.sym 22424 LED_G_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 22425 gpio_led_g[2]
.sym 22426 gpio_led_g[7]
.sym 22429 gpio_led_g[4]
.sym 22431 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 22432 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 22435 gpio_led_g[5]
.sym 22438 gpio_led_g[1]
.sym 22439 gpio_led_g[6]
.sym 22442 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 22447 pwm_g.counter_SB_DFF_Q_7_D
.sym 22449 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO[1]
.sym 22451 pwm_g.counter_SB_DFF_Q_7_D
.sym 22452 gpio_led_g[0]
.sym 22455 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO[2]
.sym 22457 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 22458 gpio_led_g[1]
.sym 22461 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO[3]
.sym 22463 gpio_led_g[2]
.sym 22464 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 22467 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO[4]
.sym 22469 gpio_led_g[3]
.sym 22470 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 22473 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO[5]
.sym 22475 gpio_led_g[4]
.sym 22476 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 22479 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO[6]
.sym 22481 gpio_led_g[5]
.sym 22482 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 22485 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO[7]
.sym 22487 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 22488 gpio_led_g[6]
.sym 22491 $nextpnr_ICESTORM_LC_21$I3
.sym 22493 gpio_led_g[7]
.sym 22494 LED_G_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 22499 LED_B$SB_IO_OUT
.sym 22500 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 22501 pwm_b.counter[1]
.sym 22502 pwm_g.counter[1]
.sym 22503 pwm_b.counter[0]
.sym 22504 pwm_g.counter[0]
.sym 22505 pwm_g.counter_SB_DFF_Q_7_D
.sym 22508 soc.cpu.pcpi_rs1[29]
.sym 22512 soc.cpu.pcpi_rs2[27]
.sym 22513 soc.cpu.pcpi_rs2[24]
.sym 22514 soc.cpu.cpuregs_rs1[26]
.sym 22515 LED_B_SB_CARRY_CO_I1
.sym 22522 soc.cpu.pcpi_rs2[28]
.sym 22535 $nextpnr_ICESTORM_LC_21$I3
.sym 22542 LED_G_SB_LUT4_O_I3
.sym 22543 LED_G_SB_LUT4_O_I1
.sym 22544 pwm_g.counter[4]
.sym 22545 pwm_g.counter[5]
.sym 22547 pwm_g.counter[0]
.sym 22548 LED_G_SB_LUT4_O_I0
.sym 22549 LED_G_SB_LUT4_O_I2
.sym 22550 pwm_g.counter[2]
.sym 22551 gpio_led_g[0]
.sym 22552 pwm_g.counter[4]
.sym 22554 pwm_g.counter[6]
.sym 22556 gpio_led_g[1]
.sym 22559 pwm_g.counter[1]
.sym 22560 gpio_led_g[5]
.sym 22561 gpio_led_g[2]
.sym 22562 LED_G_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 22565 gpio_led_g[4]
.sym 22566 LED_G_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 22569 gpio_led_g[6]
.sym 22576 $nextpnr_ICESTORM_LC_21$I3
.sym 22579 pwm_g.counter[4]
.sym 22580 gpio_led_g[4]
.sym 22581 pwm_g.counter[5]
.sym 22582 gpio_led_g[5]
.sym 22585 LED_G_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 22586 pwm_g.counter[1]
.sym 22587 gpio_led_g[1]
.sym 22588 LED_G_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 22591 pwm_g.counter[0]
.sym 22592 gpio_led_g[0]
.sym 22593 pwm_g.counter[6]
.sym 22594 gpio_led_g[6]
.sym 22600 pwm_g.counter[4]
.sym 22603 LED_G_SB_LUT4_O_I0
.sym 22604 LED_G_SB_LUT4_O_I3
.sym 22605 LED_G_SB_LUT4_O_I1
.sym 22606 LED_G_SB_LUT4_O_I2
.sym 22609 gpio_led_g[4]
.sym 22610 gpio_led_g[2]
.sym 22611 pwm_g.counter[4]
.sym 22612 pwm_g.counter[2]
.sym 22617 pwm_g.counter[2]
.sym 22639 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 22642 gpio_led_g[5]
.sym 22647 gpio_led_g[4]
.sym 22667 LED_B$SB_IO_OUT
.sym 22676 LED_B$SB_IO_OUT
.sym 22697 P2_5$SB_IO_OUT
.sym 22717 P2_5$SB_IO_OUT
.sym 22735 iomem_wdata[10]
.sym 22736 iomem_wdata[9]
.sym 22739 iomem_wdata[1]
.sym 22744 iomem_wdata[2]
.sym 22773 UART_RX$SB_IO_IN
.sym 22791 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 22840 UART_RX$SB_IO_IN
.sym 22843 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 22844 CLK12$SB_IO_IN_$glb_clk
.sym 22845 resetn_SB_LUT4_I3_O_$glb_sr
.sym 22860 iomem_wdata[6]
.sym 22863 UART_RX$SB_IO_IN
.sym 22864 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 22865 soc.simpleuart_reg_div_do[13]
.sym 22867 soc.simpleuart_reg_div_do[8]
.sym 22868 flash_io0_di_SB_LUT4_I2_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 22871 soc.ram_ready
.sym 22872 soc.simpleuart_reg_div_do[23]
.sym 22873 iomem_wdata[5]
.sym 22881 soc.simpleuart.recv_pattern[7]
.sym 22933 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 22937 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 22938 UART_TX_SB_DFFESS_Q_E
.sym 22943 $PACKER_VCC_NET
.sym 22944 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I2
.sym 22946 soc.simpleuart.send_bitcnt[3]
.sym 22947 soc.simpleuart.send_bitcnt[0]
.sym 22948 soc.simpleuart.send_bitcnt[1]
.sym 22951 $PACKER_VCC_NET
.sym 22953 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 22958 soc.simpleuart.send_bitcnt[2]
.sym 22959 $nextpnr_ICESTORM_LC_15$O
.sym 22962 soc.simpleuart.send_bitcnt[0]
.sym 22965 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 22967 $PACKER_VCC_NET
.sym 22968 soc.simpleuart.send_bitcnt[1]
.sym 22969 soc.simpleuart.send_bitcnt[0]
.sym 22971 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 22973 $PACKER_VCC_NET
.sym 22974 soc.simpleuart.send_bitcnt[2]
.sym 22975 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 22978 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 22979 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 22980 soc.simpleuart.send_bitcnt[3]
.sym 22981 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 22984 soc.simpleuart.send_bitcnt[0]
.sym 22986 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 22987 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 22990 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 22992 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I2
.sym 22993 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 22996 soc.simpleuart.send_bitcnt[2]
.sym 22997 soc.simpleuart.send_bitcnt[1]
.sym 22998 soc.simpleuart.send_bitcnt[0]
.sym 22999 soc.simpleuart.send_bitcnt[3]
.sym 23002 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 23004 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 23005 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 23006 UART_TX_SB_DFFESS_Q_E
.sym 23007 CLK12$SB_IO_IN_$glb_clk
.sym 23008 resetn_SB_LUT4_I3_O_$glb_sr
.sym 23019 iomem_addr[4]
.sym 23021 iomem_wdata[3]
.sym 23022 soc.simpleuart_reg_div_do[1]
.sym 23023 flash_io3_di_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 23025 iomem_wdata[10]
.sym 23026 soc.simpleuart_reg_div_do[7]
.sym 23028 iomem_wdata[2]
.sym 23029 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 23030 soc.simpleuart_reg_div_do[6]
.sym 23031 iomem_addr[15]
.sym 23032 iomem_wdata[6]
.sym 23035 iomem_wdata[22]
.sym 23038 iomem_wdata[11]
.sym 23039 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 23042 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 23044 iomem_wdata[14]
.sym 23053 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 23057 soc.simpleuart.send_pattern[1]
.sym 23058 soc.simpleuart.send_pattern[4]
.sym 23059 soc.simpleuart.send_pattern[2]
.sym 23060 soc.simpleuart.send_pattern[9]
.sym 23061 UART_TX_SB_DFFESS_Q_E
.sym 23062 soc.simpleuart.send_pattern[5]
.sym 23063 soc.simpleuart.send_pattern[7]
.sym 23064 iomem_wdata[6]
.sym 23065 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 23068 soc.simpleuart.send_pattern[8]
.sym 23071 iomem_wdata[1]
.sym 23072 soc.simpleuart.send_pattern[3]
.sym 23074 iomem_wdata[0]
.sym 23075 iomem_wdata[2]
.sym 23077 iomem_wdata[7]
.sym 23078 iomem_wdata[5]
.sym 23079 iomem_wdata[3]
.sym 23083 iomem_wdata[3]
.sym 23084 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 23085 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 23086 soc.simpleuart.send_pattern[5]
.sym 23089 iomem_wdata[1]
.sym 23090 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 23091 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 23092 soc.simpleuart.send_pattern[3]
.sym 23095 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 23096 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 23097 iomem_wdata[7]
.sym 23098 soc.simpleuart.send_pattern[9]
.sym 23101 soc.simpleuart.send_pattern[1]
.sym 23103 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 23104 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 23107 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 23108 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 23109 soc.simpleuart.send_pattern[7]
.sym 23110 iomem_wdata[5]
.sym 23113 iomem_wdata[6]
.sym 23114 soc.simpleuart.send_pattern[8]
.sym 23115 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 23116 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 23119 iomem_wdata[2]
.sym 23120 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 23121 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 23122 soc.simpleuart.send_pattern[4]
.sym 23125 iomem_wdata[0]
.sym 23126 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 23127 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 23128 soc.simpleuart.send_pattern[2]
.sym 23129 UART_TX_SB_DFFESS_Q_E
.sym 23130 CLK12$SB_IO_IN_$glb_clk
.sym 23131 resetn_SB_LUT4_I3_O_$glb_sr
.sym 23142 iomem_addr[9]
.sym 23144 iomem_wdata[9]
.sym 23145 soc.simpleuart_reg_div_do[20]
.sym 23147 soc.cpu.mem_rdata_q[13]
.sym 23148 soc.simpleuart_reg_div_do[5]
.sym 23150 iomem_wdata[4]
.sym 23152 UART_TX$SB_IO_OUT
.sym 23153 soc.simpleuart_reg_div_do[5]
.sym 23154 soc.simpleuart_reg_div_do[30]
.sym 23156 soc.simpleuart_reg_div_do[0]
.sym 23157 soc.simpleuart_reg_div_do[3]
.sym 23158 iomem_wdata[23]
.sym 23160 iomem_wdata[0]
.sym 23163 iomem_wdata[7]
.sym 23167 soc.simpleuart_reg_div_do[4]
.sym 23175 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 23177 soc.simpleuart.send_pattern[6]
.sym 23187 resetn
.sym 23195 iomem_wdata[4]
.sym 23199 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 23200 UART_TX_SB_DFFESS_Q_E
.sym 23203 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 23224 resetn
.sym 23225 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 23230 iomem_wdata[4]
.sym 23231 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 23232 soc.simpleuart.send_pattern[6]
.sym 23233 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 23252 UART_TX_SB_DFFESS_Q_E
.sym 23253 CLK12$SB_IO_IN_$glb_clk
.sym 23254 resetn_SB_LUT4_I3_O_$glb_sr
.sym 23264 iomem_wdata[4]
.sym 23265 iomem_wdata[4]
.sym 23267 soc.memory.cs_0
.sym 23268 soc.simpleuart_reg_div_do[17]
.sym 23269 soc.simpleuart_reg_div_do[13]
.sym 23270 soc.simpleuart_reg_div_do[15]
.sym 23271 soc.simpleuart_reg_div_do[14]
.sym 23275 soc.simpleuart_reg_div_do[9]
.sym 23276 soc.simpleuart_reg_div_do[12]
.sym 23277 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 23278 soc.simpleuart_reg_div_do[14]
.sym 23279 soc.simpleuart.recv_divcnt[25]
.sym 23280 iomem_wdata[26]
.sym 23281 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 23283 iomem_wdata[20]
.sym 23286 iomem_wdata[17]
.sym 23288 soc.simpleuart_reg_div_do[16]
.sym 23290 soc.simpleuart_reg_div_do[19]
.sym 23298 soc.simpleuart_reg_div_do[6]
.sym 23299 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 23302 soc.simpleuart_reg_div_do[5]
.sym 23303 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 23304 soc.simpleuart_reg_div_do[2]
.sym 23305 soc.simpleuart_reg_div_do[3]
.sym 23307 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 23308 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 23309 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O
.sym 23311 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 23312 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 23314 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 23316 soc.simpleuart_reg_div_do[0]
.sym 23317 soc.simpleuart.send_divcnt[5]
.sym 23318 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 23319 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 23320 soc.simpleuart.send_divcnt[0]
.sym 23321 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 23322 soc.simpleuart.send_divcnt[2]
.sym 23323 soc.simpleuart.send_divcnt[3]
.sym 23324 soc.simpleuart.send_divcnt[4]
.sym 23326 soc.simpleuart.send_divcnt[6]
.sym 23327 soc.simpleuart_reg_div_do[4]
.sym 23329 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 23330 soc.simpleuart.send_divcnt[0]
.sym 23341 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O
.sym 23342 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 23343 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 23344 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 23347 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 23348 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 23349 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 23350 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 23353 soc.simpleuart_reg_div_do[4]
.sym 23354 soc.simpleuart.send_divcnt[4]
.sym 23355 soc.simpleuart_reg_div_do[6]
.sym 23356 soc.simpleuart.send_divcnt[6]
.sym 23360 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 23362 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 23365 soc.simpleuart_reg_div_do[0]
.sym 23366 soc.simpleuart.send_divcnt[0]
.sym 23367 soc.simpleuart_reg_div_do[5]
.sym 23368 soc.simpleuart.send_divcnt[5]
.sym 23371 soc.simpleuart.send_divcnt[2]
.sym 23372 soc.simpleuart.send_divcnt[3]
.sym 23373 soc.simpleuart_reg_div_do[2]
.sym 23374 soc.simpleuart_reg_div_do[3]
.sym 23376 CLK12$SB_IO_IN_$glb_clk
.sym 23377 resetn_SB_LUT4_I3_O_$glb_sr
.sym 23386 iomem_wdata[18]
.sym 23387 iomem_wdata[27]
.sym 23388 iomem_wdata[27]
.sym 23389 iomem_wdata[18]
.sym 23391 iomem_wdata[5]
.sym 23392 soc.cpu.mem_xfer
.sym 23394 iomem_addr[3]
.sym 23397 soc.simpleuart_reg_div_do[1]
.sym 23399 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 23400 soc.simpleuart_reg_div_do[2]
.sym 23401 soc.simpleuart_reg_div_do[3]
.sym 23402 iomem_wdata[15]
.sym 23403 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_25_I1
.sym 23404 soc.simpleuart_reg_div_do[13]
.sym 23405 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 23407 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 23409 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_26_I1
.sym 23410 gpio_led_r_SB_DFFESR_Q_E
.sym 23413 iomem_wdata[8]
.sym 23420 soc.simpleuart_reg_div_do[1]
.sym 23421 gpio_led_r_SB_DFFESR_Q_E
.sym 23427 soc.simpleuart_reg_div_do[3]
.sym 23430 soc.simpleuart.send_divcnt[3]
.sym 23433 soc.simpleuart_reg_div_do[7]
.sym 23434 soc.simpleuart.send_divcnt[7]
.sym 23437 iomem_wdata[8]
.sym 23439 soc.simpleuart.recv_divcnt[25]
.sym 23440 iomem_wdata[9]
.sym 23445 iomem_wdata[10]
.sym 23448 iomem_wdata[11]
.sym 23455 iomem_wdata[9]
.sym 23461 iomem_wdata[11]
.sym 23466 iomem_wdata[8]
.sym 23470 soc.simpleuart_reg_div_do[3]
.sym 23477 soc.simpleuart_reg_div_do[1]
.sym 23482 iomem_wdata[10]
.sym 23488 soc.simpleuart.send_divcnt[3]
.sym 23489 soc.simpleuart_reg_div_do[7]
.sym 23490 soc.simpleuart.send_divcnt[7]
.sym 23491 soc.simpleuart_reg_div_do[3]
.sym 23495 soc.simpleuart.recv_divcnt[25]
.sym 23498 gpio_led_r_SB_DFFESR_Q_E
.sym 23499 CLK12$SB_IO_IN_$glb_clk
.sym 23500 resetn_SB_LUT4_I3_O_$glb_sr
.sym 23510 iomem_wdata[22]
.sym 23511 iomem_wdata[22]
.sym 23512 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.sym 23513 gpio_led_r[1]
.sym 23516 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 23517 iomem_addr[15]
.sym 23518 soc.cpu.mem_rdata_q[13]
.sym 23519 gpio_led_r[0]
.sym 23522 soc.cpu.mem_rdata_q[12]
.sym 23525 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 23526 soc.simpleuart_reg_div_do[18]
.sym 23527 iomem_wdata[22]
.sym 23529 iomem_wdata[18]
.sym 23531 iomem_wdata[14]
.sym 23532 gpio_led_r[2]
.sym 23534 iomem_wdata[11]
.sym 23535 iomem_wdata[16]
.sym 23536 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_23_I1
.sym 23542 soc.simpleuart_reg_div_do[15]
.sym 23545 soc.simpleuart_reg_div_do[9]
.sym 23547 soc.simpleuart_reg_div_do[14]
.sym 23548 soc.simpleuart_reg_div_do[11]
.sym 23550 soc.simpleuart.send_divcnt[8]
.sym 23552 soc.simpleuart_reg_div_do[12]
.sym 23553 soc.simpleuart.send_divcnt[11]
.sym 23554 soc.simpleuart_reg_div_do[8]
.sym 23557 soc.simpleuart_reg_div_do[13]
.sym 23560 soc.simpleuart_reg_div_do[19]
.sym 23569 soc.simpleuart.send_divcnt[19]
.sym 23578 soc.simpleuart_reg_div_do[8]
.sym 23584 soc.simpleuart_reg_div_do[13]
.sym 23588 soc.simpleuart_reg_div_do[9]
.sym 23593 soc.simpleuart_reg_div_do[12]
.sym 23601 soc.simpleuart_reg_div_do[15]
.sym 23605 soc.simpleuart_reg_div_do[8]
.sym 23606 soc.simpleuart.send_divcnt[11]
.sym 23607 soc.simpleuart.send_divcnt[8]
.sym 23608 soc.simpleuart_reg_div_do[11]
.sym 23614 soc.simpleuart_reg_div_do[14]
.sym 23617 soc.simpleuart.send_divcnt[8]
.sym 23618 soc.simpleuart.send_divcnt[19]
.sym 23619 soc.simpleuart_reg_div_do[8]
.sym 23620 soc.simpleuart_reg_div_do[19]
.sym 23633 iomem_wdata[10]
.sym 23634 iomem_wdata[10]
.sym 23635 gpio_led_g[2]
.sym 23636 iomem_addr[16]
.sym 23638 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 23641 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 23642 soc.simpleuart_reg_div_do[8]
.sym 23643 gpio_led_g[4]
.sym 23646 iomem_addr[2]
.sym 23647 soc.cpu.is_sb_sh_sw
.sym 23648 gpio_led_g[1]
.sym 23649 iomem_wdata[23]
.sym 23652 iomem_wdata[0]
.sym 23654 iomem_wdata[30]
.sym 23655 iomem_wdata[7]
.sym 23658 iomem_wdata[21]
.sym 23659 soc.simpleuart.send_divcnt[1]
.sym 23665 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 23666 soc.simpleuart.send_divcnt[1]
.sym 23667 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 23668 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0
.sym 23673 soc.simpleuart_reg_div_do[1]
.sym 23674 soc.simpleuart_reg_div_do[23]
.sym 23675 soc.simpleuart.send_divcnt[18]
.sym 23676 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 23678 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 23679 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 23684 iomem_wdata[21]
.sym 23685 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 23686 soc.simpleuart_reg_div_do[18]
.sym 23687 iomem_wdata[22]
.sym 23692 gpio_led_g_SB_DFFESR_Q_E
.sym 23695 soc.simpleuart_reg_div_do[16]
.sym 23696 iomem_wdata[17]
.sym 23698 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 23699 soc.simpleuart.send_divcnt[1]
.sym 23700 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 23701 soc.simpleuart_reg_div_do[1]
.sym 23704 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 23705 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 23706 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0
.sym 23707 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 23711 soc.simpleuart_reg_div_do[18]
.sym 23712 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 23713 soc.simpleuart.send_divcnt[18]
.sym 23718 soc.simpleuart_reg_div_do[16]
.sym 23724 iomem_wdata[17]
.sym 23731 iomem_wdata[22]
.sym 23736 soc.simpleuart_reg_div_do[23]
.sym 23742 iomem_wdata[21]
.sym 23744 gpio_led_g_SB_DFFESR_Q_E
.sym 23745 CLK12$SB_IO_IN_$glb_clk
.sym 23746 resetn_SB_LUT4_I3_O_$glb_sr
.sym 23756 iomem_wdata[9]
.sym 23757 iomem_wdata[9]
.sym 23759 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 23760 soc.cpu.mem_rdata_q[14]
.sym 23761 iomem_wdata[12]
.sym 23764 resetn
.sym 23771 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 23772 soc.cpu.is_alu_reg_imm
.sym 23773 gpio_led_g_SB_DFFESR_Q_E
.sym 23776 iomem_wdata[26]
.sym 23778 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 23779 iomem_wdata[20]
.sym 23781 soc.simpleuart_reg_div_do[16]
.sym 23782 iomem_wdata[17]
.sym 23791 soc.simpleuart.send_divcnt[27]
.sym 23799 gpio_led_g_SB_DFFESR_Q_E
.sym 23801 iomem_wdata[18]
.sym 23805 iomem_wdata[20]
.sym 23809 iomem_wdata[23]
.sym 23810 iomem_wdata[19]
.sym 23815 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 23818 soc.simpleuart_reg_div_do[27]
.sym 23830 iomem_wdata[19]
.sym 23835 iomem_wdata[18]
.sym 23848 iomem_wdata[20]
.sym 23853 iomem_wdata[23]
.sym 23858 soc.simpleuart.send_divcnt[27]
.sym 23859 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 23860 soc.simpleuart_reg_div_do[27]
.sym 23867 gpio_led_g_SB_DFFESR_Q_E
.sym 23868 CLK12$SB_IO_IN_$glb_clk
.sym 23869 resetn_SB_LUT4_I3_O_$glb_sr
.sym 23880 iomem_wdata[1]
.sym 23882 soc.cpu.irq_state[0]
.sym 23885 soc.cpu.decoded_imm_SB_DFFESR_Q_29_D_SB_LUT4_O_I1
.sym 23887 soc.cpu.irq_state_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 23888 gpio_led_g[2]
.sym 23890 soc.cpu.irq_state[1]
.sym 23892 gpio_led_g[4]
.sym 23894 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 23896 iomem_wdata[19]
.sym 23897 iomem_wdata[8]
.sym 23899 iomem_wdata[21]
.sym 23900 soc.cpu.instr_jalr
.sym 23902 gpio_led_r_SB_DFFESR_Q_E
.sym 23904 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 23905 iomem_wdata[15]
.sym 23911 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 23914 soc.cpu.irq_state_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 23918 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 23919 soc.cpu.decoder_pseudo_trigger
.sym 23927 soc.cpu.decoder_trigger
.sym 23928 soc.cpu.cpu_state[1]
.sym 23929 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 23936 soc.cpu.cpu_state[1]
.sym 23951 soc.cpu.decoder_trigger
.sym 23952 soc.cpu.decoder_pseudo_trigger
.sym 23963 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 23964 soc.cpu.cpu_state[1]
.sym 23986 soc.cpu.irq_state_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 23987 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 23988 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 23989 soc.cpu.cpu_state[1]
.sym 24004 iomem_wdata[12]
.sym 24005 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 24006 soc.cpu.instr_jal
.sym 24009 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 24017 soc.cpu.instr_jalr
.sym 24018 iomem_wdata[31]
.sym 24019 iomem_wdata[22]
.sym 24020 soc.cpu.cpuregs_waddr[3]
.sym 24021 iomem_wdata[11]
.sym 24023 iomem_wdata[14]
.sym 24024 gpio_led_r[2]
.sym 24025 iomem_wdata[18]
.sym 24026 iomem_wdata[16]
.sym 24027 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 24028 soc.cpu.cpuregs_waddr[4]
.sym 24034 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 24035 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I2_O
.sym 24036 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 24037 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 24038 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 24040 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_I2_I0_SB_LUT4_O_I1
.sym 24041 soc.cpu.irq_state_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 24042 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 24043 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 24044 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 24045 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 24046 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 24047 soc.cpu.decoder_trigger
.sym 24048 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_I2_O
.sym 24049 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 24051 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 24052 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_I2_I0
.sym 24053 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 24054 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 24055 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 24056 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 24057 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 24058 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1_SB_LUT4_I3_I0
.sym 24062 soc.cpu.cpu_state[1]
.sym 24063 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 24064 soc.cpu.cpu_state[3]
.sym 24065 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 24070 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 24073 soc.cpu.irq_state_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 24074 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 24075 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 24076 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 24079 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_I2_I0_SB_LUT4_O_I1
.sym 24080 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 24081 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 24082 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 24085 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I2_O
.sym 24086 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 24087 soc.cpu.cpu_state[3]
.sym 24088 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 24092 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 24093 soc.cpu.decoder_trigger
.sym 24094 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_I2_O
.sym 24097 soc.cpu.cpu_state[1]
.sym 24098 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 24099 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 24100 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 24103 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_I2_I0
.sym 24104 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 24105 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 24106 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1_SB_LUT4_I3_I0
.sym 24109 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 24110 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 24111 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 24112 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 24114 CLK12$SB_IO_IN_$glb_clk
.sym 24115 resetn_SB_LUT4_I3_O_$glb_sr
.sym 24125 iomem_wdata[2]
.sym 24126 iomem_wdata[2]
.sym 24132 soc.cpu.is_alu_reg_reg
.sym 24133 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 24134 soc.cpu.cpu_state[1]
.sym 24136 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 24137 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 24138 soc.cpu.is_sb_sh_sw
.sym 24139 soc.cpu.mem_do_rinst
.sym 24140 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O
.sym 24141 soc.cpu.instr_rdcycle_SB_LUT4_I3_1_O
.sym 24143 iomem_wdata[0]
.sym 24144 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 24145 iomem_wdata[30]
.sym 24147 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 24148 iomem_wdata[23]
.sym 24149 iomem_wdata[21]
.sym 24150 soc.cpu.latched_branch
.sym 24151 iomem_wdata[7]
.sym 24157 soc.cpu.instr_rdcycle_SB_LUT4_I3_1_O
.sym 24158 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O
.sym 24159 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 24160 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 24161 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1_SB_LUT4_I3_I0
.sym 24162 soc.cpu.cpu_state[3]
.sym 24163 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 24165 soc.cpu.instr_rdcycle_SB_LUT4_I3_1_O
.sym 24166 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 24167 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 24169 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 24170 soc.cpu.mem_do_prefetch
.sym 24171 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 24172 soc.cpu.instr_jalr
.sym 24174 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 24175 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 24176 soc.cpu.cpuregs.wen_SB_LUT4_O_I1
.sym 24177 soc.cpu.cpu_state[4]
.sym 24178 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 24179 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 24180 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 24184 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 24185 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 24186 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 24187 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 24188 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I2
.sym 24190 soc.cpu.mem_do_prefetch
.sym 24191 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 24193 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 24196 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 24197 soc.cpu.instr_jalr
.sym 24199 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 24202 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 24203 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O
.sym 24204 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 24205 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 24208 soc.cpu.cpuregs.wen_SB_LUT4_O_I1
.sym 24209 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I2
.sym 24210 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 24211 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 24215 soc.cpu.cpu_state[3]
.sym 24217 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 24220 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 24221 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 24222 soc.cpu.instr_rdcycle_SB_LUT4_I3_1_O
.sym 24226 soc.cpu.cpu_state[4]
.sym 24227 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O
.sym 24228 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 24229 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 24232 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 24233 soc.cpu.instr_rdcycle_SB_LUT4_I3_1_O
.sym 24234 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O
.sym 24235 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1_SB_LUT4_I3_I0
.sym 24236 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 24237 CLK12$SB_IO_IN_$glb_clk
.sym 24238 resetn_SB_LUT4_I3_O_$glb_sr
.sym 24250 soc.cpu.cpu_state[2]
.sym 24251 soc.cpu.mem_do_prefetch
.sym 24254 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 24255 soc.cpu.irq_active
.sym 24256 soc.cpu.decoder_trigger
.sym 24257 iomem_addr[14]
.sym 24258 soc.cpu.cpuregs_raddr2[1]
.sym 24259 soc.cpu.mem_rdata_q[14]
.sym 24260 soc.cpu.cpu_state[6]
.sym 24261 soc.cpu.instr_sw_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 24263 soc.cpu.decoded_imm[3]
.sym 24264 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 24265 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 24266 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 24267 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 24268 iomem_wdata[26]
.sym 24270 iomem_wdata[20]
.sym 24272 soc.cpu.cpu_state[2]
.sym 24273 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 24274 iomem_wdata[17]
.sym 24280 resetn
.sym 24281 soc.cpu.mem_do_wdata
.sym 24282 soc.cpu.instr_jal
.sym 24283 soc.cpu.instr_retirq
.sym 24284 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 24285 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 24286 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 24289 soc.cpu.instr_jalr
.sym 24290 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24291 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 24292 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1_SB_LUT4_I3_I0
.sym 24293 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 24294 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 24297 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 24299 soc.cpu.cpuregs.wen_SB_LUT4_O_I1
.sym 24300 soc.cpu.mem_do_rdata
.sym 24306 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 24307 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.sym 24308 soc.cpu.decoder_trigger
.sym 24313 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 24314 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 24315 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 24316 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24319 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1_SB_LUT4_I3_I0
.sym 24320 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 24325 soc.cpu.mem_do_rdata
.sym 24326 soc.cpu.mem_do_wdata
.sym 24328 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24331 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 24334 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 24337 soc.cpu.mem_do_rdata
.sym 24338 soc.cpu.mem_do_wdata
.sym 24339 resetn
.sym 24340 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 24343 soc.cpu.instr_retirq
.sym 24344 soc.cpu.instr_jalr
.sym 24350 soc.cpu.decoder_trigger
.sym 24351 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 24352 soc.cpu.cpuregs.wen_SB_LUT4_O_I1
.sym 24355 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24356 soc.cpu.instr_jal
.sym 24357 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 24358 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 24359 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.sym 24360 CLK12$SB_IO_IN_$glb_clk
.sym 24361 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 24372 iomem_wdata[6]
.sym 24373 soc.cpu.mem_la_wdata[5]
.sym 24374 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 24377 soc.cpu.instr_retirq
.sym 24378 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 24382 iomem_addr[6]
.sym 24389 soc.cpu.cpu_state[4]
.sym 24390 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 24391 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1_SB_LUT4_I3_I0
.sym 24392 iomem_wdata[19]
.sym 24393 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 24394 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 24395 iomem_wdata[21]
.sym 24396 iomem_wdata[8]
.sym 24397 iomem_wdata[15]
.sym 24403 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 24404 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 24406 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 24408 soc.cpu.irq_mask[1]
.sym 24409 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 24410 soc.cpu.instr_jal
.sym 24411 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 24412 soc.cpu.cpu_state[1]
.sym 24413 soc.cpu.cpu_state[4]
.sym 24415 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 24416 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 24418 soc.cpu.cpu_state[0]
.sym 24419 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O
.sym 24420 soc.cpu.decoder_trigger
.sym 24423 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I2_O
.sym 24425 resetn
.sym 24427 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 24428 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 24430 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 24433 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 24434 soc.cpu.irq_active
.sym 24436 soc.cpu.irq_active
.sym 24437 soc.cpu.irq_mask[1]
.sym 24439 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 24442 soc.cpu.decoder_trigger
.sym 24443 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 24445 soc.cpu.cpu_state[1]
.sym 24448 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 24449 soc.cpu.instr_jal
.sym 24450 soc.cpu.cpu_state[1]
.sym 24451 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 24454 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 24455 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 24457 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 24460 soc.cpu.cpu_state[1]
.sym 24461 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 24462 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 24463 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 24466 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 24467 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 24468 soc.cpu.cpu_state[4]
.sym 24469 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O
.sym 24472 soc.cpu.cpu_state[0]
.sym 24473 soc.cpu.irq_mask[1]
.sym 24474 soc.cpu.irq_active
.sym 24475 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 24479 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I2_O
.sym 24480 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 24481 resetn
.sym 24483 CLK12$SB_IO_IN_$glb_clk
.sym 24494 iomem_addr[4]
.sym 24495 soc.cpu.mem_la_wdata[0]
.sym 24496 soc.cpu.pcpi_rs2[21]
.sym 24497 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3
.sym 24498 resetn
.sym 24502 soc.cpu.mem_wordsize[2]
.sym 24503 soc.cpu.cpu_state[2]
.sym 24509 iomem_wdata[18]
.sym 24510 iomem_wdata[16]
.sym 24511 iomem_wdata[22]
.sym 24512 iomem_wdata[11]
.sym 24513 soc.cpu.cpuregs_waddr[3]
.sym 24514 iomem_wdata[31]
.sym 24515 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 24516 soc.cpu.cpuregs_waddr[4]
.sym 24517 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 24518 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 24519 iomem_wdata[14]
.sym 24520 soc.cpu.reg_pc[0]
.sym 24526 soc.cpu.irq_pending[2]
.sym 24527 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 24528 soc.cpu.cpu_state[2]
.sym 24529 resetn
.sym 24530 soc.cpu.cpu_state[1]
.sym 24531 soc.cpu.irq_active
.sym 24532 soc.cpu.decoder_trigger
.sym 24533 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 24534 soc.cpu.latched_store
.sym 24535 soc.cpu.mem_do_rinst
.sym 24537 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 24538 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 24541 soc.cpu.irq_mask[2]
.sym 24543 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 24544 soc.cpu.reg_pc[0]
.sym 24545 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 24546 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 24549 soc.cpu.instr_rdcycle_SB_LUT4_I3_1_O
.sym 24550 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 24552 resetn_SB_LUT4_I2_O
.sym 24554 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I0
.sym 24557 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 24559 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 24560 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 24561 soc.cpu.cpu_state[1]
.sym 24562 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I0
.sym 24566 soc.cpu.reg_pc[0]
.sym 24567 resetn
.sym 24568 soc.cpu.mem_do_rinst
.sym 24571 soc.cpu.irq_pending[2]
.sym 24572 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 24573 soc.cpu.irq_mask[2]
.sym 24574 resetn
.sym 24577 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 24578 soc.cpu.cpu_state[2]
.sym 24579 soc.cpu.latched_store
.sym 24584 soc.cpu.instr_rdcycle_SB_LUT4_I3_1_O
.sym 24585 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 24586 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 24589 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 24590 soc.cpu.decoder_trigger
.sym 24591 resetn
.sym 24592 soc.cpu.cpu_state[1]
.sym 24596 resetn_SB_LUT4_I2_O
.sym 24598 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 24602 soc.cpu.irq_mask[2]
.sym 24603 soc.cpu.irq_active
.sym 24605 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 24606 CLK12$SB_IO_IN_$glb_clk
.sym 24607 resetn_SB_LUT4_I3_O_$glb_sr
.sym 24617 iomem_addr[9]
.sym 24618 iomem_wdata[10]
.sym 24619 soc.cpu.decoded_imm[25]
.sym 24620 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 24622 soc.cpu.cpu_state[1]
.sym 24624 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 24626 soc.cpu.pcpi_rs1[0]
.sym 24628 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 24631 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 24632 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 24633 iomem_wdata[21]
.sym 24635 soc.cpu.pcpi_rs2[14]
.sym 24636 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 24637 gpio_led_b[5]
.sym 24638 iomem_wdata[7]
.sym 24639 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 24640 iomem_wdata[23]
.sym 24641 iomem_wdata[30]
.sym 24642 iomem_wdata[0]
.sym 24650 soc.cpu.mem_wordsize[1]
.sym 24652 soc.cpu.pcpi_rs2[27]
.sym 24653 soc.cpu.pcpi_rs2[8]
.sym 24654 soc.cpu.pcpi_rs2[11]
.sym 24656 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 24657 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I0
.sym 24658 soc.cpu.mem_wordsize[1]
.sym 24659 soc.cpu.pcpi_rs2[11]
.sym 24660 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I0
.sym 24661 soc.cpu.cpu_state[2]
.sym 24664 resetn
.sym 24665 soc.cpu.mem_wordsize[2]
.sym 24668 soc.cpu.pcpi_rs2[16]
.sym 24669 soc.cpu.cpu_state[5]
.sym 24670 soc.cpu.mem_la_wdata[0]
.sym 24673 soc.cpu.mem_la_wdata[3]
.sym 24675 soc.cpu.pcpi_rs2[24]
.sym 24676 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 24678 soc.cpu.mem_wordsize[2]
.sym 24680 soc.cpu.pcpi_rs2[19]
.sym 24682 soc.cpu.mem_wordsize[1]
.sym 24683 soc.cpu.mem_la_wdata[3]
.sym 24684 soc.cpu.mem_wordsize[2]
.sym 24685 soc.cpu.pcpi_rs2[11]
.sym 24688 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I0
.sym 24689 soc.cpu.mem_wordsize[1]
.sym 24690 soc.cpu.pcpi_rs2[27]
.sym 24691 soc.cpu.mem_wordsize[2]
.sym 24694 resetn
.sym 24695 soc.cpu.cpu_state[2]
.sym 24696 soc.cpu.cpu_state[5]
.sym 24697 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 24700 soc.cpu.mem_la_wdata[3]
.sym 24701 soc.cpu.pcpi_rs2[19]
.sym 24702 soc.cpu.mem_wordsize[1]
.sym 24703 soc.cpu.mem_wordsize[2]
.sym 24706 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I0
.sym 24707 soc.cpu.mem_wordsize[1]
.sym 24708 soc.cpu.mem_wordsize[2]
.sym 24709 soc.cpu.pcpi_rs2[24]
.sym 24713 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I0
.sym 24714 soc.cpu.mem_wordsize[1]
.sym 24715 soc.cpu.pcpi_rs2[8]
.sym 24718 soc.cpu.mem_wordsize[1]
.sym 24719 soc.cpu.mem_la_wdata[0]
.sym 24720 soc.cpu.mem_wordsize[2]
.sym 24721 soc.cpu.pcpi_rs2[16]
.sym 24724 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I0
.sym 24725 soc.cpu.mem_wordsize[1]
.sym 24726 soc.cpu.pcpi_rs2[11]
.sym 24728 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 24729 CLK12$SB_IO_IN_$glb_clk
.sym 24739 iomem_wdata[24]
.sym 24741 iomem_wdata[4]
.sym 24742 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 24743 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 24745 soc.cpu.instr_sb_SB_LUT4_I0_I3
.sym 24746 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 24747 iomem_wdata[27]
.sym 24748 iomem_wdata[28]
.sym 24749 soc.cpu.pcpi_rs2[8]
.sym 24751 soc.cpu.instr_lb_SB_LUT4_I2_I1
.sym 24752 soc.cpu.instr_auipc
.sym 24753 soc.cpu.decoded_imm[20]
.sym 24754 soc.cpu.irq_mask[2]
.sym 24755 iomem_wdata[26]
.sym 24756 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 24757 soc.cpu.pcpi_rs2[23]
.sym 24758 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 24759 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 24760 soc.cpu.mem_wordsize[1]
.sym 24761 iomem_wdata[17]
.sym 24762 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 24763 soc.cpu.decoded_imm[3]
.sym 24764 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 24765 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 24766 iomem_wdata[20]
.sym 24774 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 24776 soc.cpu.mem_wordsize[1]
.sym 24781 soc.cpu.mem_wordsize[2]
.sym 24783 soc.cpu.pcpi_rs2[22]
.sym 24784 soc.cpu.mem_wordsize[1]
.sym 24788 soc.cpu.mem_la_wdata[5]
.sym 24789 soc.cpu.mem_la_wdata[1]
.sym 24791 soc.cpu.pcpi_rs2[21]
.sym 24795 soc.cpu.pcpi_rs2[14]
.sym 24796 soc.cpu.mem_la_wdata[6]
.sym 24798 soc.cpu.mem_la_wdata[2]
.sym 24799 soc.cpu.pcpi_rs2[18]
.sym 24800 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I0
.sym 24801 soc.cpu.pcpi_rs2[17]
.sym 24802 soc.cpu.pcpi_rs2[30]
.sym 24805 soc.cpu.mem_wordsize[2]
.sym 24806 soc.cpu.mem_wordsize[1]
.sym 24807 soc.cpu.pcpi_rs2[18]
.sym 24808 soc.cpu.mem_la_wdata[2]
.sym 24811 soc.cpu.mem_wordsize[1]
.sym 24812 soc.cpu.pcpi_rs2[22]
.sym 24813 soc.cpu.mem_la_wdata[6]
.sym 24814 soc.cpu.mem_wordsize[2]
.sym 24817 soc.cpu.mem_wordsize[2]
.sym 24818 soc.cpu.pcpi_rs2[30]
.sym 24819 soc.cpu.mem_wordsize[1]
.sym 24820 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I0
.sym 24829 soc.cpu.mem_wordsize[1]
.sym 24830 soc.cpu.mem_la_wdata[6]
.sym 24831 soc.cpu.mem_wordsize[2]
.sym 24832 soc.cpu.pcpi_rs2[14]
.sym 24835 soc.cpu.pcpi_rs2[14]
.sym 24837 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I0
.sym 24838 soc.cpu.mem_wordsize[1]
.sym 24841 soc.cpu.mem_la_wdata[5]
.sym 24842 soc.cpu.mem_wordsize[1]
.sym 24843 soc.cpu.mem_wordsize[2]
.sym 24844 soc.cpu.pcpi_rs2[21]
.sym 24847 soc.cpu.mem_wordsize[1]
.sym 24848 soc.cpu.mem_wordsize[2]
.sym 24849 soc.cpu.mem_la_wdata[1]
.sym 24850 soc.cpu.pcpi_rs2[17]
.sym 24851 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 24852 CLK12$SB_IO_IN_$glb_clk
.sym 24864 soc.cpu.pcpi_rs2[25]
.sym 24865 soc.cpu.pcpi_rs2[28]
.sym 24867 soc.cpu.cpu_state[2]
.sym 24870 soc.cpu.irq_state[1]
.sym 24871 soc.cpu.instr_auipc
.sym 24872 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 24873 soc.cpu.decoded_imm[1]
.sym 24874 soc.cpu.decoded_imm[0]
.sym 24875 soc.cpu.cpu_state[2]
.sym 24876 soc.cpu.decoded_imm_SB_DFFESR_Q_6_D_SB_LUT4_O_I0
.sym 24878 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 24879 iomem_wdata[25]
.sym 24880 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 24881 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 24882 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 24883 soc.cpu.pcpi_rs2[15]
.sym 24884 iomem_wdata[15]
.sym 24886 soc.cpu.cpu_state[4]
.sym 24887 iomem_wdata[21]
.sym 24888 iomem_wdata[28]
.sym 24889 soc.cpu.pcpi_rs2[20]
.sym 24895 soc.cpu.pcpi_rs1[22]
.sym 24896 soc.cpu.pcpi_rs2[20]
.sym 24897 soc.cpu.pcpi_rs2[10]
.sym 24899 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I0
.sym 24900 soc.cpu.mem_wordsize[1]
.sym 24901 soc.cpu.pcpi_rs2[22]
.sym 24902 soc.cpu.pcpi_rs2[21]
.sym 24903 soc.cpu.mem_wordsize[2]
.sym 24906 soc.cpu.mem_la_wdata[4]
.sym 24907 soc.cpu.pcpi_rs2[15]
.sym 24908 soc.cpu.mem_wordsize[2]
.sym 24910 soc.cpu.mem_wordsize[1]
.sym 24912 soc.cpu.pcpi_rs1[21]
.sym 24913 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 24917 soc.cpu.pcpi_rs2[23]
.sym 24918 soc.cpu.mem_la_wdata[5]
.sym 24920 soc.cpu.pcpi_rs2[31]
.sym 24921 soc.cpu.mem_la_wdata_SB_LUT4_O_I0
.sym 24922 soc.cpu.mem_la_wdata[7]
.sym 24924 soc.cpu.pcpi_rs2[13]
.sym 24928 soc.cpu.pcpi_rs1[22]
.sym 24929 soc.cpu.pcpi_rs1[21]
.sym 24930 soc.cpu.pcpi_rs2[22]
.sym 24931 soc.cpu.pcpi_rs2[21]
.sym 24934 soc.cpu.mem_wordsize[1]
.sym 24935 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I0
.sym 24937 soc.cpu.pcpi_rs2[10]
.sym 24940 soc.cpu.mem_la_wdata[7]
.sym 24941 soc.cpu.mem_wordsize[1]
.sym 24942 soc.cpu.mem_wordsize[2]
.sym 24943 soc.cpu.pcpi_rs2[15]
.sym 24946 soc.cpu.pcpi_rs2[20]
.sym 24947 soc.cpu.mem_wordsize[2]
.sym 24948 soc.cpu.mem_wordsize[1]
.sym 24949 soc.cpu.mem_la_wdata[4]
.sym 24952 soc.cpu.mem_la_wdata[7]
.sym 24953 soc.cpu.mem_wordsize[2]
.sym 24954 soc.cpu.pcpi_rs2[23]
.sym 24955 soc.cpu.mem_wordsize[1]
.sym 24958 soc.cpu.mem_wordsize[1]
.sym 24959 soc.cpu.pcpi_rs2[13]
.sym 24960 soc.cpu.mem_la_wdata[5]
.sym 24961 soc.cpu.mem_wordsize[2]
.sym 24964 soc.cpu.mem_wordsize[1]
.sym 24965 soc.cpu.mem_la_wdata_SB_LUT4_O_I0
.sym 24966 soc.cpu.pcpi_rs2[31]
.sym 24967 soc.cpu.mem_wordsize[2]
.sym 24970 soc.cpu.pcpi_rs2[15]
.sym 24972 soc.cpu.mem_la_wdata_SB_LUT4_O_I0
.sym 24973 soc.cpu.mem_wordsize[1]
.sym 24974 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 24975 CLK12$SB_IO_IN_$glb_clk
.sym 24985 iomem_wdata[23]
.sym 24988 soc.cpu.pcpi_rs2[19]
.sym 24989 soc.cpu.mem_wordsize[2]
.sym 24990 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 24991 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I0
.sym 24993 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 24994 soc.cpu.decoded_imm[19]
.sym 24997 iomem_wdata[20]
.sym 25001 soc.cpu.cpuregs_waddr[3]
.sym 25002 soc.cpu.cpuregs_waddr[4]
.sym 25004 soc.cpu.reg_pc[0]
.sym 25005 soc.cpu.decoded_imm_SB_DFFESR_Q_5_D_SB_LUT4_O_I0
.sym 25006 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 25007 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 25008 iomem_wdata[1]
.sym 25009 soc.cpu.cpuregs_waddr[4]
.sym 25010 iomem_wdata[31]
.sym 25020 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I0
.sym 25021 soc.cpu.mem_la_wdata[1]
.sym 25022 soc.cpu.pcpi_rs2[10]
.sym 25023 soc.cpu.alu_out_SB_LUT4_O_19_I2
.sym 25024 soc.cpu.pcpi_rs2[9]
.sym 25025 soc.cpu.pcpi_rs1[7]
.sym 25028 soc.cpu.mem_la_wdata[2]
.sym 25029 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 25030 soc.cpu.mem_wordsize[1]
.sym 25032 soc.cpu.pcpi_rs1[12]
.sym 25033 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_I3_I0
.sym 25035 soc.cpu.pcpi_rs1[3]
.sym 25036 soc.cpu.pcpi_rs2[26]
.sym 25038 soc.cpu.mem_wordsize[2]
.sym 25039 soc.cpu.pcpi_rs2[25]
.sym 25041 soc.cpu.pcpi_rs2[12]
.sym 25042 soc.cpu.pcpi_rs1[15]
.sym 25043 soc.cpu.pcpi_rs2[15]
.sym 25045 soc.cpu.mem_la_wdata[7]
.sym 25046 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I0
.sym 25047 soc.cpu.mem_la_wdata[3]
.sym 25051 soc.cpu.pcpi_rs2[26]
.sym 25052 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I0
.sym 25053 soc.cpu.mem_wordsize[2]
.sym 25054 soc.cpu.mem_wordsize[1]
.sym 25058 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I0
.sym 25059 soc.cpu.mem_wordsize[1]
.sym 25060 soc.cpu.pcpi_rs2[9]
.sym 25063 soc.cpu.pcpi_rs2[9]
.sym 25064 soc.cpu.mem_wordsize[1]
.sym 25065 soc.cpu.mem_wordsize[2]
.sym 25066 soc.cpu.mem_la_wdata[1]
.sym 25069 soc.cpu.alu_out_SB_LUT4_O_19_I2
.sym 25070 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_I3_I0
.sym 25071 soc.cpu.pcpi_rs1[7]
.sym 25072 soc.cpu.mem_la_wdata[7]
.sym 25075 soc.cpu.mem_wordsize[2]
.sym 25076 soc.cpu.mem_wordsize[1]
.sym 25077 soc.cpu.pcpi_rs2[10]
.sym 25078 soc.cpu.mem_la_wdata[2]
.sym 25081 soc.cpu.pcpi_rs1[12]
.sym 25083 soc.cpu.pcpi_rs2[12]
.sym 25087 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I0
.sym 25088 soc.cpu.pcpi_rs2[25]
.sym 25089 soc.cpu.mem_wordsize[2]
.sym 25090 soc.cpu.mem_wordsize[1]
.sym 25093 soc.cpu.pcpi_rs1[15]
.sym 25094 soc.cpu.pcpi_rs2[15]
.sym 25095 soc.cpu.pcpi_rs1[3]
.sym 25096 soc.cpu.mem_la_wdata[3]
.sym 25097 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 25098 CLK12$SB_IO_IN_$glb_clk
.sym 25110 iomem_wdata[2]
.sym 25111 gpio_led_g[2]
.sym 25112 soc.cpu.pcpi_rs1[11]
.sym 25114 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 25115 soc.cpu.mem_la_wdata[1]
.sym 25116 iomem_wdata[9]
.sym 25117 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 25118 soc.cpu.mem_la_wdata[1]
.sym 25120 soc.cpu.is_lui_auipc_jal
.sym 25122 iomem_wdata[14]
.sym 25123 soc.cpu.pcpi_rs1[0]
.sym 25124 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 25125 gpio_led_b[5]
.sym 25126 iomem_wdata[0]
.sym 25127 soc.cpu.decoded_imm[18]
.sym 25128 soc.cpu.decoded_imm[14]
.sym 25129 iomem_wdata[7]
.sym 25130 soc.cpu.decoded_imm[22]
.sym 25131 soc.cpu.mem_la_wdata[0]
.sym 25132 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 25133 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 25134 soc.cpu.pcpi_rs2[14]
.sym 25135 soc.cpu.decoded_imm[17]
.sym 25143 soc.cpu.mem_wordsize[1]
.sym 25148 soc.cpu.mem_la_wdata[2]
.sym 25156 resetn
.sym 25158 soc.cpu.mem_wordsize[2]
.sym 25160 soc.cpu.pcpi_rs2[28]
.sym 25163 soc.cpu.mem_la_wdata[1]
.sym 25164 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I0
.sym 25165 soc.cpu.cpu_state[2]
.sym 25166 soc.cpu.mem_wordsize[2]
.sym 25167 soc.cpu.pcpi_rs2[12]
.sym 25168 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 25172 soc.cpu.mem_la_wdata[4]
.sym 25183 soc.cpu.mem_la_wdata[1]
.sym 25187 soc.cpu.pcpi_rs2[12]
.sym 25188 soc.cpu.mem_wordsize[1]
.sym 25189 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I0
.sym 25194 soc.cpu.mem_la_wdata[2]
.sym 25200 resetn
.sym 25201 soc.cpu.cpu_state[2]
.sym 25204 soc.cpu.pcpi_rs2[28]
.sym 25205 soc.cpu.mem_wordsize[2]
.sym 25206 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I0
.sym 25207 soc.cpu.mem_wordsize[1]
.sym 25216 soc.cpu.mem_wordsize[2]
.sym 25217 soc.cpu.mem_la_wdata[4]
.sym 25218 soc.cpu.pcpi_rs2[12]
.sym 25219 soc.cpu.mem_wordsize[1]
.sym 25220 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 25221 CLK12$SB_IO_IN_$glb_clk
.sym 25223 soc.cpu.cpuregs.regs.0.0.1_RDATA
.sym 25224 soc.cpu.cpuregs.regs.0.0.1_RDATA_1
.sym 25225 soc.cpu.cpuregs.regs.0.0.1_RDATA_2
.sym 25226 soc.cpu.cpuregs.regs.0.0.1_RDATA_3
.sym 25227 soc.cpu.cpuregs.regs.0.0.1_RDATA_4
.sym 25228 soc.cpu.cpuregs.regs.0.0.1_RDATA_5
.sym 25229 soc.cpu.cpuregs.regs.0.0.1_RDATA_6
.sym 25230 soc.cpu.cpuregs.regs.0.0.1_RDATA_7
.sym 25232 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 25236 soc.cpu.pcpi_rs1[4]
.sym 25237 soc.cpu.reg_next_pc[14]
.sym 25239 iomem_wdata[1]
.sym 25243 iomem_wdata[2]
.sym 25244 soc.cpu.mem_la_wdata[2]
.sym 25245 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 25247 soc.cpu.pcpi_rs1[31]
.sym 25248 soc.cpu.decoded_imm[3]
.sym 25249 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 25250 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 25251 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 25252 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 25253 soc.cpu.pcpi_rs2[23]
.sym 25254 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 25255 soc.cpu.pcpi_rs1[0]
.sym 25256 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 25257 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 25258 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 25264 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2
.sym 25265 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I3
.sym 25266 soc.cpu.decoded_imm_SB_DFFESR_Q_6_D_SB_LUT4_O_I0
.sym 25267 soc.cpu.decoded_imm_j[26]
.sym 25268 soc.cpu.irq_state[0]
.sym 25269 soc.cpu.pcpi_rs2[16]
.sym 25270 soc.cpu.instr_jal
.sym 25271 soc.cpu.alu_out_SB_LUT4_O_6_I2
.sym 25272 soc.cpu.pcpi_rs1[19]
.sym 25273 soc.cpu.pcpi_rs1[31]
.sym 25274 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 25276 soc.cpu.decoded_imm_j[25]
.sym 25277 soc.cpu.decoded_imm_SB_DFFESR_Q_5_D_SB_LUT4_O_I0
.sym 25278 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I3_SB_LUT4_O_I0
.sym 25279 soc.cpu.pcpi_rs2[28]
.sym 25280 soc.cpu.pcpi_rs1[16]
.sym 25281 soc.cpu.pcpi_rs2[26]
.sym 25282 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 25283 soc.cpu.pcpi_rs2[19]
.sym 25284 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_I2_I1
.sym 25286 soc.cpu.pcpi_rs1[26]
.sym 25288 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_I2_I0
.sym 25289 soc.cpu.reg_next_pc[1]
.sym 25291 soc.cpu.pcpi_rs1[28]
.sym 25292 soc.cpu.pcpi_rs2[31]
.sym 25293 soc.cpu.alu_out_SB_LUT4_O_5_I2
.sym 25294 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 25297 soc.cpu.pcpi_rs1[16]
.sym 25298 soc.cpu.pcpi_rs2[31]
.sym 25299 soc.cpu.pcpi_rs1[31]
.sym 25300 soc.cpu.pcpi_rs2[16]
.sym 25303 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I3_SB_LUT4_O_I0
.sym 25304 soc.cpu.reg_next_pc[1]
.sym 25305 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 25306 soc.cpu.irq_state[0]
.sym 25309 soc.cpu.pcpi_rs2[28]
.sym 25310 soc.cpu.pcpi_rs1[19]
.sym 25311 soc.cpu.pcpi_rs1[28]
.sym 25312 soc.cpu.pcpi_rs2[19]
.sym 25316 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2
.sym 25317 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I3
.sym 25321 soc.cpu.alu_out_SB_LUT4_O_5_I2
.sym 25322 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_I2_I0
.sym 25323 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_I2_I1
.sym 25324 soc.cpu.alu_out_SB_LUT4_O_6_I2
.sym 25327 soc.cpu.pcpi_rs2[26]
.sym 25328 soc.cpu.pcpi_rs1[26]
.sym 25333 soc.cpu.decoded_imm_SB_DFFESR_Q_6_D_SB_LUT4_O_I0
.sym 25334 soc.cpu.decoded_imm_j[25]
.sym 25335 soc.cpu.instr_jal
.sym 25336 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 25339 soc.cpu.decoded_imm_j[26]
.sym 25340 soc.cpu.decoded_imm_SB_DFFESR_Q_5_D_SB_LUT4_O_I0
.sym 25341 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 25342 soc.cpu.instr_jal
.sym 25343 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 25344 CLK12$SB_IO_IN_$glb_clk
.sym 25345 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O_$glb_sr
.sym 25346 soc.cpu.cpuregs.regs.0.0.1_RDATA_8
.sym 25347 soc.cpu.cpuregs.regs.0.0.1_RDATA_9
.sym 25348 soc.cpu.cpuregs.regs.0.0.1_RDATA_10
.sym 25349 soc.cpu.cpuregs.regs.0.0.1_RDATA_11
.sym 25350 soc.cpu.cpuregs.regs.0.0.1_RDATA_12
.sym 25351 soc.cpu.cpuregs.regs.0.0.1_RDATA_13
.sym 25352 soc.cpu.cpuregs.regs.0.0.1_RDATA_14
.sym 25353 soc.cpu.cpuregs.regs.0.0.1_RDATA_15
.sym 25359 soc.cpu.pcpi_rs1[3]
.sym 25360 soc.cpu.cpuregs_wrdata[13]
.sym 25361 soc.cpu.cpuregs.regs.0.0.1_RDATA_3
.sym 25363 soc.cpu.cpuregs.regs.0.0.1_RDATA_7
.sym 25364 soc.cpu.irq_state[0]
.sym 25365 soc.cpu.cpuregs.regs.0.0.1_RDATA
.sym 25366 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I3_SB_LUT4_O_I0
.sym 25368 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2
.sym 25369 soc.cpu.cpuregs.regs.0.0.1_RDATA_2
.sym 25370 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 25371 soc.cpu.cpu_state[4]
.sym 25372 soc.cpu.pcpi_rs2[14]
.sym 25373 soc.cpu.cpuregs_wrdata[1]
.sym 25374 soc.cpu.cpuregs.regs.0.0.1_RDATA_4
.sym 25375 soc.cpu.pcpi_rs2[15]
.sym 25376 soc.cpu.pcpi_rs2[20]
.sym 25377 $PACKER_VCC_NET
.sym 25378 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 25379 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 25380 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 25381 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 25394 soc.cpu.is_lui_auipc_jal
.sym 25395 gpio_led_b[5]
.sym 25397 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I3_O
.sym 25398 soc.cpu.cpuregs.regs.0.0.0_RDATA_12_SB_LUT4_I3_O
.sym 25399 soc.cpu.cpuregs.regs.0.0.0_RDATA_1_SB_LUT4_I3_O
.sym 25400 soc.cpu.decoded_imm[14]
.sym 25402 soc.cpu.is_lui_auipc_jal
.sym 25403 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 25405 soc.cpu.decoded_imm[17]
.sym 25408 soc.cpu.decoded_imm[3]
.sym 25409 soc.cpu.pcpi_rs2[25]
.sym 25410 soc.cpu.cpuregs.regs.1.0.0_RDATA_14_SB_LUT4_I3_O
.sym 25411 soc.cpu.decoded_imm[1]
.sym 25414 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 25417 soc.cpu.pcpi_rs1[25]
.sym 25420 soc.cpu.decoded_imm[17]
.sym 25421 soc.cpu.cpuregs.regs.1.0.0_RDATA_14_SB_LUT4_I3_O
.sym 25422 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 25423 soc.cpu.is_lui_auipc_jal
.sym 25438 soc.cpu.decoded_imm[1]
.sym 25439 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 25440 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I3_O
.sym 25441 soc.cpu.is_lui_auipc_jal
.sym 25444 soc.cpu.cpuregs.regs.0.0.0_RDATA_12_SB_LUT4_I3_O
.sym 25445 soc.cpu.decoded_imm[3]
.sym 25446 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 25447 soc.cpu.is_lui_auipc_jal
.sym 25450 soc.cpu.is_lui_auipc_jal
.sym 25451 soc.cpu.decoded_imm[14]
.sym 25452 soc.cpu.cpuregs.regs.0.0.0_RDATA_1_SB_LUT4_I3_O
.sym 25453 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 25457 gpio_led_b[5]
.sym 25462 soc.cpu.pcpi_rs1[25]
.sym 25463 soc.cpu.pcpi_rs2[25]
.sym 25466 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 25467 CLK12$SB_IO_IN_$glb_clk
.sym 25469 soc.cpu.cpuregs.regs.0.0.0_RDATA
.sym 25470 soc.cpu.cpuregs.regs.0.0.0_RDATA_1
.sym 25471 soc.cpu.cpuregs.regs.0.0.0_RDATA_2
.sym 25472 soc.cpu.cpuregs.regs.0.0.0_RDATA_3
.sym 25473 soc.cpu.cpuregs.regs.0.0.0_RDATA_4
.sym 25474 soc.cpu.cpuregs.regs.0.0.0_RDATA_5
.sym 25475 soc.cpu.cpuregs.regs.0.0.0_RDATA_6
.sym 25476 soc.cpu.cpuregs.regs.0.0.0_RDATA_7
.sym 25482 soc.cpu.decoded_imm[19]
.sym 25483 soc.cpu.pcpi_rs2[12]
.sym 25484 soc.cpu.cpuregs.regs.0.0.1_RDATA_11
.sym 25487 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 25488 soc.cpu.decoded_imm[5]
.sym 25489 soc.cpu.pcpi_rs1[1]
.sym 25490 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0
.sym 25492 soc.cpu.cpuregs_raddr2[0]
.sym 25493 soc.cpu.cpuregs.regs.0.0.1_RDATA_10
.sym 25494 soc.cpu.cpuregs_waddr[4]
.sym 25495 soc.cpu.cpuregs_waddr[4]
.sym 25496 iomem_wdata[1]
.sym 25497 soc.cpu.decoded_imm[6]
.sym 25498 soc.cpu.cpuregs_waddr[3]
.sym 25499 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 25500 soc.cpu.cpuregs_wrdata[3]
.sym 25501 soc.cpu.cpuregs_wrdata[0]
.sym 25502 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 25503 soc.cpu.cpuregs_wrdata[6]
.sym 25504 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 25510 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I0
.sym 25512 soc.cpu.pcpi_rs1[13]
.sym 25514 soc.cpu.mem_la_wdata[3]
.sym 25515 soc.cpu.mem_la_wdata[7]
.sym 25516 soc.cpu.pcpi_rs2[13]
.sym 25518 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 25522 soc.cpu.cpuregs_rs1_SB_LUT4_O_17_I2
.sym 25524 soc.cpu.pcpi_rs2[13]
.sym 25526 soc.cpu.mem_la_wdata[5]
.sym 25527 soc.cpu.cpuregs_rs1_SB_LUT4_O_28_I2
.sym 25529 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 25530 soc.cpu.cpuregs.regs.0.0.0_RDATA_12
.sym 25534 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 25535 soc.cpu.cpuregs.regs.0.0.0_RDATA_1
.sym 25537 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 25538 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 25539 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 25540 soc.cpu.mem_la_wdata[4]
.sym 25543 soc.cpu.pcpi_rs2[13]
.sym 25544 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 25545 soc.cpu.pcpi_rs1[13]
.sym 25546 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 25549 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 25550 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I0
.sym 25551 soc.cpu.pcpi_rs2[13]
.sym 25552 soc.cpu.pcpi_rs1[13]
.sym 25557 soc.cpu.mem_la_wdata[3]
.sym 25561 soc.cpu.cpuregs_rs1_SB_LUT4_O_28_I2
.sym 25562 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 25563 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 25564 soc.cpu.cpuregs.regs.0.0.0_RDATA_12
.sym 25567 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 25568 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 25569 soc.cpu.cpuregs.regs.0.0.0_RDATA_1
.sym 25570 soc.cpu.cpuregs_rs1_SB_LUT4_O_17_I2
.sym 25575 soc.cpu.mem_la_wdata[4]
.sym 25582 soc.cpu.mem_la_wdata[7]
.sym 25586 soc.cpu.mem_la_wdata[5]
.sym 25589 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 25590 CLK12$SB_IO_IN_$glb_clk
.sym 25592 soc.cpu.cpuregs.regs.0.0.0_RDATA_8
.sym 25593 soc.cpu.cpuregs.regs.0.0.0_RDATA_9
.sym 25594 soc.cpu.cpuregs.regs.0.0.0_RDATA_10
.sym 25595 soc.cpu.cpuregs.regs.0.0.0_RDATA_11
.sym 25596 soc.cpu.cpuregs.regs.0.0.0_RDATA_12
.sym 25597 soc.cpu.cpuregs.regs.0.0.0_RDATA_13
.sym 25598 soc.cpu.cpuregs.regs.0.0.0_RDATA_14
.sym 25599 soc.cpu.cpuregs.regs.0.0.0_RDATA_15
.sym 25604 soc.cpu.alu_out_q[18]
.sym 25605 soc.cpu.cpuregs_wrdata[14]
.sym 25606 soc.cpu.pcpi_rs2[9]
.sym 25607 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 25608 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I3_O
.sym 25610 soc.cpu.alu_out_q[18]
.sym 25612 soc.cpu.decoded_imm[26]
.sym 25614 soc.cpu.is_lui_auipc_jal
.sym 25615 soc.cpu.cpuregs_rs1_SB_LUT4_O_18_I2
.sym 25616 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 25617 iomem_wdata[3]
.sym 25618 iomem_wdata[0]
.sym 25619 soc.cpu.cpuregs_wrdata[13]
.sym 25620 soc.cpu.cpuregs_wrdata[9]
.sym 25621 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 25622 soc.cpu.decoded_imm[22]
.sym 25623 soc.cpu.mem_la_wdata[0]
.sym 25624 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 25625 iomem_wdata[7]
.sym 25626 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 25627 soc.cpu.decoded_imm[18]
.sym 25634 soc.cpu.cpuregs_rs1_SB_LUT4_O_27_I2
.sym 25636 soc.cpu.cpuregs_rs1_SB_LUT4_O_29_I2
.sym 25638 soc.cpu.cpuregs_raddr2[1]
.sym 25639 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 25640 soc.cpu.cpuregs_raddr2[3]
.sym 25642 soc.cpu.mem_la_wdata[0]
.sym 25644 soc.cpu.cpuregs.regs.0.0.0_RDATA_12_SB_LUT4_I3_O
.sym 25648 soc.cpu.mem_la_wdata[6]
.sym 25650 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 25651 soc.cpu.is_slli_srli_srai
.sym 25652 soc.cpu.cpuregs.regs.0.0.0_RDATA_11
.sym 25656 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I3_O
.sym 25658 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 25659 soc.cpu.is_slli_srli_srai
.sym 25660 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 25662 soc.cpu.cpuregs.regs.0.0.0_RDATA_13
.sym 25666 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 25667 soc.cpu.cpuregs_rs1_SB_LUT4_O_27_I2
.sym 25668 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 25669 soc.cpu.cpuregs.regs.0.0.0_RDATA_11
.sym 25673 soc.cpu.mem_la_wdata[6]
.sym 25684 soc.cpu.cpuregs_raddr2[1]
.sym 25686 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I3_O
.sym 25687 soc.cpu.is_slli_srli_srai
.sym 25690 soc.cpu.cpuregs.regs.0.0.0_RDATA_13
.sym 25691 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 25692 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 25693 soc.cpu.cpuregs_rs1_SB_LUT4_O_29_I2
.sym 25699 soc.cpu.mem_la_wdata[0]
.sym 25708 soc.cpu.cpuregs_raddr2[3]
.sym 25709 soc.cpu.cpuregs.regs.0.0.0_RDATA_12_SB_LUT4_I3_O
.sym 25710 soc.cpu.is_slli_srli_srai
.sym 25712 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 25713 CLK12$SB_IO_IN_$glb_clk
.sym 25715 soc.cpu.cpuregs.regs.1.0.0_RDATA
.sym 25716 soc.cpu.cpuregs.regs.1.0.0_RDATA_1
.sym 25717 soc.cpu.cpuregs.regs.1.0.0_RDATA_2
.sym 25718 soc.cpu.cpuregs.regs.1.0.0_RDATA_3
.sym 25719 soc.cpu.cpuregs.regs.1.0.0_RDATA_4
.sym 25720 soc.cpu.cpuregs.regs.1.0.0_RDATA_5
.sym 25721 soc.cpu.cpuregs.regs.1.0.0_RDATA_6
.sym 25722 soc.cpu.cpuregs.regs.1.0.0_RDATA_7
.sym 25723 soc.cpu.cpu_state[2]
.sym 25724 soc.cpu.cpuregs_rs1[2]
.sym 25726 soc.cpu.cpu_state[2]
.sym 25727 soc.cpu.mem_la_wdata[7]
.sym 25728 soc.cpu.cpuregs_rs1_SB_LUT4_O_27_I2
.sym 25729 $PACKER_VCC_NET
.sym 25730 soc.cpu.cpuregs_waddr[2]
.sym 25731 iomem_wdata[6]
.sym 25732 soc.cpu.pcpi_rs1[4]
.sym 25733 soc.cpu.pcpi_rs2[8]
.sym 25734 soc.cpu.cpuregs_raddr2[4]
.sym 25735 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 25737 $PACKER_VCC_NET
.sym 25738 soc.cpu.pcpi_rs1[16]
.sym 25739 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 25740 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 25741 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 25742 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 25743 soc.cpu.pcpi_rs1[31]
.sym 25744 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 25745 soc.cpu.pcpi_rs2[23]
.sym 25746 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 25747 soc.cpu.pcpi_rs1[0]
.sym 25748 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 25750 soc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_LUT4_I3_O
.sym 25757 soc.cpu.cpuregs.regs.0.0.0_RDATA_9
.sym 25758 soc.cpu.cpuregs.regs.0.0.0_RDATA_10_SB_LUT4_I3_O
.sym 25759 soc.cpu.cpuregs_rs1_SB_LUT4_O_25_I2
.sym 25760 soc.cpu.cpuregs_raddr2[0]
.sym 25762 soc.cpu.cpuregs_rs1_SB_LUT4_O_31_I2
.sym 25763 soc.cpu.cpuregs.regs.0.0.0_RDATA_15
.sym 25764 soc.cpu.cpuregs.regs.1.0.0_RDATA_11_SB_LUT4_I3_O
.sym 25765 soc.cpu.decoded_imm[0]
.sym 25766 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I3_O
.sym 25769 soc.cpu.decoded_imm[6]
.sym 25770 soc.cpu.decoded_imm[5]
.sym 25771 soc.cpu.is_slli_srli_srai
.sym 25774 soc.cpu.cpuregs_rs1_SB_LUT4_O_14_I2
.sym 25775 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 25776 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 25778 soc.cpu.cpuregs.regs.1.0.0_RDATA_14
.sym 25781 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 25782 soc.cpu.is_lui_auipc_jal
.sym 25783 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 25784 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 25785 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 25786 soc.cpu.cpuregs.regs.0.0.0_RDATA_9_SB_LUT4_I3_O
.sym 25787 soc.cpu.decoded_imm[20]
.sym 25789 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 25790 soc.cpu.decoded_imm[5]
.sym 25791 soc.cpu.cpuregs.regs.0.0.0_RDATA_10_SB_LUT4_I3_O
.sym 25792 soc.cpu.is_lui_auipc_jal
.sym 25795 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I3_O
.sym 25796 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 25797 soc.cpu.is_lui_auipc_jal
.sym 25798 soc.cpu.decoded_imm[0]
.sym 25801 soc.cpu.cpuregs_rs1_SB_LUT4_O_31_I2
.sym 25802 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 25803 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 25804 soc.cpu.cpuregs.regs.0.0.0_RDATA_15
.sym 25808 soc.cpu.cpuregs_raddr2[0]
.sym 25809 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I3_O
.sym 25810 soc.cpu.is_slli_srli_srai
.sym 25813 soc.cpu.decoded_imm[20]
.sym 25814 soc.cpu.is_lui_auipc_jal
.sym 25815 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 25816 soc.cpu.cpuregs.regs.1.0.0_RDATA_11_SB_LUT4_I3_O
.sym 25819 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 25820 soc.cpu.cpuregs.regs.1.0.0_RDATA_14
.sym 25821 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 25822 soc.cpu.cpuregs_rs1_SB_LUT4_O_14_I2
.sym 25825 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 25826 soc.cpu.cpuregs.regs.0.0.0_RDATA_9
.sym 25827 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 25828 soc.cpu.cpuregs_rs1_SB_LUT4_O_25_I2
.sym 25831 soc.cpu.is_lui_auipc_jal
.sym 25832 soc.cpu.decoded_imm[6]
.sym 25833 soc.cpu.cpuregs.regs.0.0.0_RDATA_9_SB_LUT4_I3_O
.sym 25834 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 25835 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 25836 CLK12$SB_IO_IN_$glb_clk
.sym 25838 soc.cpu.cpuregs.regs.1.0.0_RDATA_8
.sym 25839 soc.cpu.cpuregs.regs.1.0.0_RDATA_9
.sym 25840 soc.cpu.cpuregs.regs.1.0.0_RDATA_10
.sym 25841 soc.cpu.cpuregs.regs.1.0.0_RDATA_11
.sym 25842 soc.cpu.cpuregs.regs.1.0.0_RDATA_12
.sym 25843 soc.cpu.cpuregs.regs.1.0.0_RDATA_13
.sym 25844 soc.cpu.cpuregs.regs.1.0.0_RDATA_14
.sym 25845 soc.cpu.cpuregs.regs.1.0.0_RDATA_15
.sym 25846 soc.cpu.pcpi_rs1[6]
.sym 25847 soc.cpu.cpuregs_rs1[7]
.sym 25850 soc.cpu.mem_la_wdata[5]
.sym 25852 soc.cpu.pcpi_rs1[3]
.sym 25853 soc.cpu.cpuregs.regs.1.0.0_RDATA_3
.sym 25854 soc.cpu.cpuregs.regs.0.0.0_RDATA_10_SB_LUT4_I3_O
.sym 25855 soc.cpu.cpuregs_rs1[6]
.sym 25856 soc.cpu.pcpi_rs1[15]
.sym 25857 soc.cpu.cpuregs_rs1[5]
.sym 25860 soc.cpu.cpuregs_wrdata[31]
.sym 25861 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 25862 soc.cpu.cpuregs_wrdata[30]
.sym 25863 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 25864 soc.cpu.cpuregs_wrdata[24]
.sym 25865 soc.cpu.cpuregs_wrdata[23]
.sym 25866 soc.cpu.cpuregs_wrdata[30]
.sym 25867 soc.cpu.pcpi_rs2[20]
.sym 25868 soc.cpu.cpuregs.regs.1.0.0_RDATA_5
.sym 25869 soc.cpu.alu_out_q[31]
.sym 25870 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 25871 soc.cpu.cpu_state[4]
.sym 25872 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 25873 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 25879 soc.cpu.cpuregs_rs1_SB_LUT4_O_11_I2
.sym 25880 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 25881 soc.cpu.cpuregs_rs1_SB_LUT4_O_6_I2
.sym 25882 soc.cpu.cpu_state[4]
.sym 25883 soc.cpu.pcpi_rs1[0]
.sym 25884 soc.cpu.cpuregs.regs.1.0.0_RDATA_6_SB_LUT4_I3_O
.sym 25885 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 25886 soc.cpu.decoded_imm[19]
.sym 25888 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 25889 soc.cpu.cpuregs.regs.1.0.0_RDATA_13_SB_LUT4_I3_O
.sym 25890 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 25891 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 25892 soc.cpu.pcpi_rs1[1]
.sym 25893 soc.cpu.cpuregs.regs.1.0.0_RDATA_6
.sym 25894 soc.cpu.is_lui_auipc_jal
.sym 25895 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 25896 soc.cpu.pcpi_rs1[4]
.sym 25897 soc.cpu.decoded_imm[18]
.sym 25898 soc.cpu.cpuregs.regs.1.0.0_RDATA_11
.sym 25900 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 25901 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 25902 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 25904 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 25906 soc.cpu.decoded_imm[25]
.sym 25907 soc.cpu.cpu_state[2]
.sym 25910 soc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_LUT4_I3_O
.sym 25912 soc.cpu.cpuregs_rs1_SB_LUT4_O_11_I2
.sym 25913 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 25914 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 25915 soc.cpu.cpuregs.regs.1.0.0_RDATA_11
.sym 25918 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 25919 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 25920 soc.cpu.cpu_state[4]
.sym 25921 soc.cpu.pcpi_rs1[0]
.sym 25924 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 25926 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 25927 soc.cpu.cpu_state[2]
.sym 25930 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 25931 soc.cpu.is_lui_auipc_jal
.sym 25932 soc.cpu.cpuregs.regs.1.0.0_RDATA_6_SB_LUT4_I3_O
.sym 25933 soc.cpu.decoded_imm[25]
.sym 25936 soc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_LUT4_I3_O
.sym 25937 soc.cpu.decoded_imm[19]
.sym 25938 soc.cpu.is_lui_auipc_jal
.sym 25939 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 25942 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 25943 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 25944 soc.cpu.cpuregs.regs.1.0.0_RDATA_6
.sym 25945 soc.cpu.cpuregs_rs1_SB_LUT4_O_6_I2
.sym 25948 soc.cpu.pcpi_rs1[1]
.sym 25949 soc.cpu.pcpi_rs1[4]
.sym 25950 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 25951 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 25954 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 25955 soc.cpu.is_lui_auipc_jal
.sym 25956 soc.cpu.cpuregs.regs.1.0.0_RDATA_13_SB_LUT4_I3_O
.sym 25957 soc.cpu.decoded_imm[18]
.sym 25958 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 25959 CLK12$SB_IO_IN_$glb_clk
.sym 25961 soc.cpu.cpuregs.regs.1.0.1_RDATA
.sym 25962 soc.cpu.cpuregs.regs.1.0.1_RDATA_1
.sym 25963 soc.cpu.cpuregs.regs.1.0.1_RDATA_2
.sym 25964 soc.cpu.cpuregs.regs.1.0.1_RDATA_3
.sym 25965 soc.cpu.cpuregs.regs.1.0.1_RDATA_4
.sym 25966 soc.cpu.cpuregs.regs.1.0.1_RDATA_5
.sym 25967 soc.cpu.cpuregs.regs.1.0.1_RDATA_6
.sym 25968 soc.cpu.cpuregs.regs.1.0.1_RDATA_7
.sym 25969 soc.cpu.pcpi_rs2[21]
.sym 25970 soc.cpu.pcpi_rs1[12]
.sym 25974 soc.cpu.alu_out_q[28]
.sym 25975 soc.cpu.pcpi_rs2[22]
.sym 25976 soc.cpu.pcpi_rs1[10]
.sym 25977 soc.cpu.cpuregs_rs1_SB_LUT4_O_6_I2
.sym 25978 soc.cpu.cpuregs_rs1[10]
.sym 25979 soc.cpu.pcpi_rs1[1]
.sym 25980 soc.cpu.pcpi_rs1[1]
.sym 25981 soc.cpu.alu_out_q[29]
.sym 25983 soc.cpu.cpuregs_rs1_SB_LUT4_O_11_I2
.sym 25984 soc.cpu.cpuregs_wrdata[16]
.sym 25985 soc.cpu.cpuregs_wrdata[19]
.sym 25986 soc.cpu.cpuregs_waddr[4]
.sym 25987 soc.cpu.cpuregs_waddr[4]
.sym 25988 soc.cpu.cpuregs_wrdata[28]
.sym 25990 soc.cpu.cpuregs_waddr[3]
.sym 25992 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 25994 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 25995 soc.cpu.cpuregs_wrdata[29]
.sym 25996 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 26004 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 26005 gpio_led_b[6]
.sym 26006 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 26007 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 26013 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 26019 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I1
.sym 26021 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 26022 soc.cpu.pcpi_rs1[0]
.sym 26023 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 26027 soc.cpu.decoded_imm[0]
.sym 26028 soc.cpu.cpuregs.regs.1.0.0_RDATA_5
.sym 26029 soc.cpu.cpuregs_rs1_SB_LUT4_O_5_I2
.sym 26030 soc.cpu.pcpi_rs1[0]
.sym 26033 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I2
.sym 26035 soc.cpu.cpuregs_rs1_SB_LUT4_O_5_I2
.sym 26036 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 26037 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 26038 soc.cpu.cpuregs.regs.1.0.0_RDATA_5
.sym 26041 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 26042 soc.cpu.pcpi_rs1[0]
.sym 26044 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 26048 gpio_led_b[6]
.sym 26060 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 26061 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I2
.sym 26062 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I1
.sym 26078 soc.cpu.decoded_imm[0]
.sym 26079 soc.cpu.pcpi_rs1[0]
.sym 26081 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 26082 CLK12$SB_IO_IN_$glb_clk
.sym 26084 soc.cpu.cpuregs.regs.1.0.1_RDATA_8
.sym 26085 soc.cpu.cpuregs.regs.1.0.1_RDATA_9
.sym 26086 soc.cpu.cpuregs.regs.1.0.1_RDATA_10
.sym 26087 soc.cpu.cpuregs.regs.1.0.1_RDATA_11
.sym 26088 soc.cpu.cpuregs.regs.1.0.1_RDATA_12
.sym 26089 soc.cpu.cpuregs.regs.1.0.1_RDATA_13
.sym 26090 soc.cpu.cpuregs.regs.1.0.1_RDATA_14
.sym 26091 soc.cpu.cpuregs.regs.1.0.1_RDATA_15
.sym 26092 soc.cpu.decoded_imm[25]
.sym 26093 iomem_wdata[10]
.sym 26096 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 26097 soc.cpu.cpu_state[5]
.sym 26098 soc.cpu.pcpi_rs1[7]
.sym 26099 soc.cpu.cpuregs.regs.1.0.1_RDATA_3
.sym 26100 soc.cpu.cpuregs_rs1[22]
.sym 26101 soc.cpu.pcpi_rs1[5]
.sym 26102 soc.cpu.is_lui_auipc_jal
.sym 26104 soc.cpu.cpuregs_rs1[18]
.sym 26105 soc.cpu.cpuregs.regs.1.0.1_RDATA_1
.sym 26106 soc.cpu.pcpi_rs1[0]
.sym 26107 soc.cpu.cpuregs.regs.1.0.1_RDATA_2
.sym 26109 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 26111 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 26112 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 26113 iomem_wdata[7]
.sym 26114 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 26116 pwm_b.counter[0]
.sym 26117 soc.cpu.cpuregs_wrdata[18]
.sym 26127 pwm_b.counter[0]
.sym 26130 pwm_b.counter[5]
.sym 26143 pwm_b.counter[2]
.sym 26144 pwm_b.counter[3]
.sym 26145 pwm_b.counter[1]
.sym 26147 pwm_b.counter[6]
.sym 26148 pwm_b.counter[7]
.sym 26153 pwm_b.counter[4]
.sym 26157 $nextpnr_ICESTORM_LC_2$O
.sym 26160 pwm_b.counter[0]
.sym 26163 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 26165 pwm_b.counter[1]
.sym 26169 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 26172 pwm_b.counter[2]
.sym 26173 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 26175 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 26178 pwm_b.counter[3]
.sym 26179 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 26181 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 26183 pwm_b.counter[4]
.sym 26185 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 26187 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 26190 pwm_b.counter[5]
.sym 26191 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 26193 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 26196 pwm_b.counter[6]
.sym 26197 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 26202 pwm_b.counter[7]
.sym 26203 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 26205 CLK12$SB_IO_IN_$glb_clk
.sym 26215 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 26219 soc.cpu.pcpi_rs2[31]
.sym 26220 soc.cpu.cpuregs_wrdata[16]
.sym 26221 soc.cpu.pcpi_rs2[30]
.sym 26222 soc.cpu.cpuregs_rs1_SB_LUT4_O_12_I2
.sym 26223 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 26224 soc.cpu.pcpi_rs1[25]
.sym 26225 soc.cpu.pcpi_rs1[26]
.sym 26226 soc.cpu.cpuregs.regs.1.0.1_RDATA_8
.sym 26227 soc.cpu.pcpi_rs1[17]
.sym 26228 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26229 $PACKER_VCC_NET
.sym 26230 soc.cpu.cpuregs.regs.1.0.1_RDATA_10
.sym 26235 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26248 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 26250 pwm_b.counter[2]
.sym 26252 pwm_b.counter[4]
.sym 26253 pwm_b.counter[5]
.sym 26254 pwm_b.counter[6]
.sym 26255 LED_B_SB_CARRY_CO_I1
.sym 26258 pwm_b.counter[1]
.sym 26259 pwm_b.counter[3]
.sym 26260 pwm_b.counter[0]
.sym 26263 pwm_b.counter[7]
.sym 26264 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 26269 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 26270 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 26272 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 26274 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 26276 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 26280 LED_B_SB_CARRY_CO_CI[1]
.sym 26282 pwm_b.counter[0]
.sym 26283 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 26286 LED_B_SB_CARRY_CO_CI[2]
.sym 26288 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 26289 pwm_b.counter[1]
.sym 26292 LED_B_SB_CARRY_CO_CI[3]
.sym 26294 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 26295 pwm_b.counter[2]
.sym 26298 LED_B_SB_CARRY_CO_CI[4]
.sym 26300 pwm_b.counter[3]
.sym 26301 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 26304 LED_B_SB_CARRY_CO_CI[5]
.sym 26306 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 26307 pwm_b.counter[4]
.sym 26310 LED_B_SB_CARRY_CO_CI[6]
.sym 26312 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 26313 pwm_b.counter[5]
.sym 26316 LED_B_SB_CARRY_CO_CI[7]
.sym 26318 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 26319 pwm_b.counter[6]
.sym 26322 $nextpnr_ICESTORM_LC_20$I3
.sym 26324 pwm_b.counter[7]
.sym 26325 LED_B_SB_CARRY_CO_I1
.sym 26338 soc.cpu.pcpi_rs2[28]
.sym 26339 soc.cpu.cpuregs_rs1[17]
.sym 26342 soc.cpu.pcpi_rs1[21]
.sym 26343 soc.cpu.cpuregs_rs1_SB_LUT4_O_4_I2
.sym 26344 soc.cpu.pcpi_rs1[29]
.sym 26345 soc.cpu.cpuregs.regs.1.0.0_RDATA_3
.sym 26346 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26349 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 26352 soc.cpu.pcpi_rs2[29]
.sym 26358 soc.cpu.cpuregs_wrdata[30]
.sym 26366 $nextpnr_ICESTORM_LC_20$I3
.sym 26375 pwm_b.counter[0]
.sym 26384 pwm_g.counter[0]
.sym 26385 pwm_g.counter_SB_DFF_Q_7_D
.sym 26390 pwm_g.counter[1]
.sym 26397 pwm_b.counter[1]
.sym 26407 $nextpnr_ICESTORM_LC_20$I3
.sym 26410 pwm_g.counter[1]
.sym 26418 pwm_b.counter[0]
.sym 26419 pwm_b.counter[1]
.sym 26424 pwm_g.counter[1]
.sym 26425 pwm_g.counter[0]
.sym 26428 pwm_b.counter[0]
.sym 26436 pwm_g.counter_SB_DFF_Q_7_D
.sym 26442 pwm_g.counter[0]
.sym 26451 CLK12$SB_IO_IN_$glb_clk
.sym 26465 soc.cpu.pcpi_rs1[19]
.sym 26466 iomem_wdata[2]
.sym 26495 LED_R$SB_IO_OUT
.sym 26498 LED_R$SB_IO_OUT
.sym 26513 LED_R$SB_IO_OUT
.sym 26527 resetn_SB_LUT4_I3_O
.sym 26531 P2_6$SB_IO_OUT
.sym 26538 resetn_SB_LUT4_I3_O
.sym 26540 P2_6$SB_IO_OUT
.sym 26556 P2_6$SB_IO_OUT
.sym 26562 resetn_SB_LUT4_I3_O
.sym 26632 P2_5$SB_IO_OUT
.sym 26668 resetn_SB_LUT4_I3_O
.sym 26672 soc.simpleuart_reg_div_do[9]
.sym 26673 iomem_wdata[14]
.sym 26674 soc.simpleuart_reg_div_do[15]
.sym 26675 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 26676 iomem_wdata[22]
.sym 26677 flash_clk_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 26682 gpio_led_pmod[5]
.sym 26694 P2_5$SB_IO_OUT
.sym 26709 soc.simpleuart_reg_div_do[28]
.sym 26711 iomem_wdata[25]
.sym 26713 iomem_wdata[28]
.sym 26715 soc.simpleuart_reg_div_do[25]
.sym 26720 soc.simpleuart_reg_div_do[27]
.sym 26723 iomem_wdata[24]
.sym 26767 soc.simpleuart_reg_div_do[30]
.sym 26768 soc.simpleuart_reg_div_do[27]
.sym 26769 soc.simpleuart_reg_div_do[24]
.sym 26770 soc.simpleuart_reg_div_do[31]
.sym 26771 soc.simpleuart_reg_div_do[28]
.sym 26772 soc.simpleuart_reg_div_do[26]
.sym 26773 soc.simpleuart_reg_div_do[29]
.sym 26774 soc.simpleuart_reg_div_do[25]
.sym 26809 soc.simpleuart_reg_div_do[3]
.sym 26810 soc.simpleuart_reg_div_do[0]
.sym 26811 soc.simpleuart_reg_div_do[4]
.sym 26812 iomem_wdata[7]
.sym 26813 soc.simpleuart_reg_div_do[6]
.sym 26814 iomem_wdata[23]
.sym 26815 soc.ram_ready
.sym 26816 iomem_wdata[0]
.sym 26817 soc.simpleuart_reg_div_do[5]
.sym 26819 soc.simpleuart.recv_pattern[7]
.sym 26824 resetn
.sym 26827 iomem_wdata[27]
.sym 26830 soc.simpleuart_reg_div_do[30]
.sym 26832 soc.simpleuart_reg_div_do[27]
.sym 26869 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1
.sym 26870 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0
.sym 26871 soc.cpu.mem_rdata_q[23]
.sym 26872 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 26875 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 26910 iomem_addr[11]
.sym 26911 iomem_wdata[26]
.sym 26912 soc.simpleuart_reg_div_do[29]
.sym 26913 iomem_wdata[20]
.sym 26914 iomem_wdata[17]
.sym 26915 soc.simpleuart_reg_div_do[16]
.sym 26916 soc.simpleuart_reg_div_do[25]
.sym 26917 soc.simpleuart_reg_div_do[19]
.sym 26918 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26919 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 26921 soc.simpleuart_reg_div_do[20]
.sym 26922 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26923 soc.simpleuart_reg_div_do[24]
.sym 26925 soc.simpleuart_reg_div_do[31]
.sym 26927 soc.simpleuart_reg_div_do[28]
.sym 26929 iomem_wdata[31]
.sym 26931 soc.simpleuart_reg_div_do[29]
.sym 26933 soc.simpleuart_reg_div_do[25]
.sym 26971 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I3
.sym 26972 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 26973 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I1
.sym 26974 gpio_led_r[6]
.sym 26975 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 26976 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I2
.sym 26977 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 26978 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 27015 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 27016 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 27017 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 27018 iomem_wdata[8]
.sym 27021 iomem_wdata[15]
.sym 27023 flash_io2_di_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 27024 soc.simpleuart_reg_div_do[13]
.sym 27025 resetn_SB_LUT4_I2_O
.sym 27026 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 27028 iomem_wdata[25]
.sym 27033 soc.cpu.mem_rdata_q[29]
.sym 27034 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 27035 soc.simpleuart_reg_div_do[28]
.sym 27073 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1
.sym 27074 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I3
.sym 27075 soc.cpu.mem_rdata_q[22]
.sym 27076 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 27078 soc.cpu.mem_rdata_q[20]
.sym 27080 soc.cpu.mem_rdata_q[21]
.sym 27115 iomem_wdata[14]
.sym 27116 soc.cpu.mem_rdata_q[14]
.sym 27117 iomem_wdata[18]
.sym 27118 iomem_wdata[16]
.sym 27119 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 27121 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 27122 soc.cpu.mem_rdata_latched[3]
.sym 27123 soc.simpleuart_reg_div_do[18]
.sym 27124 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 27130 iomem_wdata[11]
.sym 27131 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27132 soc.cpu.mem_rdata_q[23]
.sym 27134 soc.cpu.mem_rdata_q[27]
.sym 27135 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 27136 iomem_wdata[24]
.sym 27137 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 27138 iomem_wdata[28]
.sym 27176 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 27177 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 27181 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27182 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2
.sym 27218 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 27222 soc.cpu.mem_rdata_q[21]
.sym 27225 gpio_led_g[1]
.sym 27226 iomem_wdata[30]
.sym 27228 soc.cpu.mem_rdata_q[22]
.sym 27229 soc.simpleuart_reg_div_do[27]
.sym 27230 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 27232 resetn
.sym 27234 soc.cpu.mem_rdata_q[12]
.sym 27235 soc.cpu.mem_rdata_q[20]
.sym 27236 soc.cpu.mem_rdata_q[25]
.sym 27237 soc.cpu.mem_rdata_q[30]
.sym 27239 soc.cpu.mem_rdata_q[21]
.sym 27240 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 27277 soc.cpu.latched_rd_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 27279 soc.cpu.cpuregs_waddr[0]
.sym 27280 soc.cpu.cpuregs_waddr[1]
.sym 27283 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 27319 soc.cpu.is_alu_reg_imm
.sym 27324 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 27325 soc.cpu.mem_rdata_q[12]
.sym 27327 soc.cpu.instr_lui
.sym 27328 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 27330 gpio_led_g_SB_DFFESR_Q_E
.sym 27331 soc.simpleuart_reg_div_do[28]
.sym 27332 soc.simpleuart_reg_div_do[29]
.sym 27333 soc.cpu.irq_state[1]
.sym 27334 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 27336 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1
.sym 27337 iomem_wdata[31]
.sym 27339 soc.simpleuart_reg_div_do[24]
.sym 27341 soc.simpleuart_reg_div_do[25]
.sym 27379 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 27380 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 27382 soc.cpu.irq_state_SB_DFFESR_Q_E
.sym 27383 soc.cpu.irq_state[0]
.sym 27386 soc.cpu.irq_state[1]
.sym 27422 soc.cpu.instr_jalr
.sym 27425 iomem_addr[16]
.sym 27426 soc.cpu.is_sb_sh_sw
.sym 27427 iomem_wdata[21]
.sym 27429 soc.simpleuart_reg_div_do[12]
.sym 27430 iomem_wdata[8]
.sym 27432 soc.cpu.cpuregs_waddr[0]
.sym 27433 soc.cpu.instr_jal
.sym 27434 soc.cpu.irq_state[0]
.sym 27435 soc.cpu.cpuregs.wen_SB_LUT4_O_I1
.sym 27436 iomem_wdata[25]
.sym 27437 soc.cpu.mem_rdata_q[30]
.sym 27438 resetn_SB_LUT4_I2_O
.sym 27439 soc.cpu.instr_jal
.sym 27440 soc.cpu.irq_state[1]
.sym 27441 soc.cpu.mem_rdata_q[29]
.sym 27444 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 27481 soc.cpu.latched_rd_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 27482 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 27483 soc.cpu.latched_compr_SB_DFFE_Q_E
.sym 27485 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 27486 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 27487 soc.cpu.do_waitirq
.sym 27488 soc.cpu.cpuregs.wen_SB_LUT4_O_I1
.sym 27524 soc.cpu.instr_jalr
.sym 27525 soc.cpu.cpuregs_waddr[4]
.sym 27527 soc.cpu.cpuregs_waddr[3]
.sym 27528 soc.cpu.irq_state[1]
.sym 27530 iomem_wdata[31]
.sym 27533 soc.cpu.instr_jalr
.sym 27535 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 27537 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 27538 iomem_wdata[11]
.sym 27539 soc.cpu.irq_state[0]
.sym 27540 soc.cpu.mem_rdata_q[23]
.sym 27541 iomem_wdata[28]
.sym 27542 soc.cpu.cpuregs.wen_SB_LUT4_O_I1
.sym 27543 soc.cpu.mem_rdata_q[27]
.sym 27544 iomem_wdata[24]
.sym 27545 soc.cpu.irq_state[1]
.sym 27583 soc.cpu.latched_compr
.sym 27584 soc.cpu.do_waitirq_SB_LUT4_I3_O
.sym 27585 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 27586 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 27587 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 27588 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 27589 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 27590 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 27625 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 27628 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 27633 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 27635 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 27637 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 27638 soc.cpu.mem_rdata_q[30]
.sym 27639 soc.cpu.mem_rdata_q[20]
.sym 27640 soc.cpu.mem_rdata_q[25]
.sym 27641 soc.cpu.latched_stalu
.sym 27642 soc.cpu.mem_rdata_q[12]
.sym 27643 soc.cpu.mem_rdata_q[21]
.sym 27645 soc.cpu.cpuregs_waddr[2]
.sym 27646 soc.cpu.latched_compr
.sym 27647 soc.cpu.cpuregs.wen_SB_LUT4_O_I1
.sym 27648 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 27685 soc.cpu.instr_sw_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 27686 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 27687 soc.cpu.irq_active_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 27688 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 27689 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 27690 soc.cpu.irq_active
.sym 27691 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 27692 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 27727 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 27728 soc.cpu.decoded_imm[3]
.sym 27730 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 27734 soc.cpu.latched_compr
.sym 27735 soc.cpu.cpu_state[3]
.sym 27736 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 27737 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 27738 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 27741 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 27742 soc.cpu.irq_active
.sym 27743 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 27744 iomem_wdata[31]
.sym 27745 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 27746 soc.cpu.irq_state[1]
.sym 27747 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 27748 soc.cpu.instr_sw_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 27750 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 27787 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 27788 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 27789 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 27790 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 27791 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 27792 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 27793 soc.cpu.irq_delay
.sym 27794 soc.cpu.irq_delay_SB_LUT4_I3_O
.sym 27826 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 27827 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 27829 iomem_wdata[19]
.sym 27832 soc.cpu.instr_retirq
.sym 27833 soc.cpu.cpu_state[6]
.sym 27834 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 27836 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 27837 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 27840 gpio_led_r_SB_DFFESR_Q_E
.sym 27841 soc.cpu.cpu_state[5]
.sym 27842 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 27843 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 27844 soc.cpu.irq_state[1]
.sym 27845 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 27846 resetn_SB_LUT4_I2_O
.sym 27847 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 27848 iomem_wdata[25]
.sym 27849 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1
.sym 27851 soc.cpu.cpuregs.wen_SB_LUT4_O_I1
.sym 27852 soc.cpu.instr_jal
.sym 27889 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 27890 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 27891 soc.cpu.irq_pending_SB_DFFESR_Q_29_E
.sym 27892 soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I1
.sym 27893 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3
.sym 27895 soc.cpu.irq_pending[1]
.sym 27896 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 27931 soc.cpu.instr_waitirq
.sym 27934 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D
.sym 27935 soc.cpu.decoded_imm_j[30]
.sym 27938 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 27940 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 27941 soc.cpu.mem_do_rinst
.sym 27942 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 27943 soc.cpu.cpuregs_raddr2[0]
.sym 27944 iomem_wdata[24]
.sym 27945 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 27947 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 27948 soc.cpu.mem_rdata_q[23]
.sym 27949 soc.cpu.cpuregs.wen
.sym 27950 iomem_wdata[11]
.sym 27951 soc.cpu.cpuregs.wen_SB_LUT4_O_I1
.sym 27952 soc.cpu.irq_state[0]
.sym 27953 iomem_wdata[28]
.sym 27954 soc.cpu.latched_branch
.sym 27991 soc.cpu.cpuregs.wen_SB_LUT4_O_I0
.sym 27992 soc.cpu.cpuregs.wen
.sym 27993 soc.cpu.cpuregs.wen_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 27994 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 27995 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 27996 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 27997 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 27998 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 28033 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 28034 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 28035 gpio_led_b[5]
.sym 28036 soc.cpu.latched_branch
.sym 28038 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 28040 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 28042 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 28043 iomem_wdata[30]
.sym 28044 soc.cpu.cpu_state[2]
.sym 28045 soc.cpu.latched_stalu
.sym 28046 soc.cpu.cpuregs_waddr[2]
.sym 28047 soc.cpu.mem_rdata_q[21]
.sym 28048 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 28049 soc.cpu.mem_rdata_q[25]
.sym 28050 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 28052 soc.cpu.mem_rdata_q[20]
.sym 28053 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 28054 soc.cpu.mem_rdata_q[30]
.sym 28055 soc.cpu.latched_compr
.sym 28056 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 28093 soc.cpu.decoded_imm[20]
.sym 28094 soc.cpu.decoded_imm_SB_DFFESR_Q_8_D_SB_LUT4_O_I0
.sym 28097 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 28099 soc.cpu.decoded_imm_SB_DFFESR_Q_11_D_SB_LUT4_O_I0
.sym 28100 soc.cpu.decoded_imm[23]
.sym 28131 iomem_addr[11]
.sym 28136 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 28137 iomem_wdata[20]
.sym 28138 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 28139 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 28140 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 28141 soc.cpu.irq_pending[2]
.sym 28142 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 28143 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 28144 soc.cpu.cpuregs.wen
.sym 28145 soc.cpu.cpu_state[2]
.sym 28146 iomem_wdata[26]
.sym 28147 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_R
.sym 28148 soc.cpu.cpuregs_waddr[0]
.sym 28149 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 28150 soc.cpu.pcpi_rs2[13]
.sym 28152 iomem_wdata[31]
.sym 28153 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 28154 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 28155 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 28156 soc.cpu.mem_wordsize[2]
.sym 28157 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 28158 $PACKER_VCC_NET
.sym 28195 soc.cpu.decoded_imm_SB_DFFESR_Q_6_D_SB_LUT4_O_I0
.sym 28197 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0
.sym 28198 soc.cpu.decoded_imm_SB_DFFESR_Q_5_D_SB_LUT4_O_I0
.sym 28200 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3
.sym 28201 soc.cpu.instr_rdinstr
.sym 28202 soc.cpu.decoded_imm[0]
.sym 28237 iomem_wdata[25]
.sym 28240 iomem_wdata[28]
.sym 28241 soc.cpu.cpu_state[4]
.sym 28242 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 28243 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 28245 soc.cpu.reg_out[1]
.sym 28247 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 28248 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 28249 soc.cpu.instr_jal
.sym 28250 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 28252 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 28253 soc.cpu.irq_state[1]
.sym 28254 soc.cpu.instr_rdinstr
.sym 28255 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 28256 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 28257 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 28258 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 28259 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28260 iomem_wdata[25]
.sym 28297 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I2
.sym 28298 soc.cpu.reg_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 28299 iomem_wdata[29]
.sym 28300 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28301 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I1
.sym 28302 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 28303 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1
.sym 28304 iomem_wdata[13]
.sym 28339 soc.cpu.cpuregs_waddr[4]
.sym 28340 soc.cpu.instr_rdinstr
.sym 28342 soc.cpu.decoded_imm_SB_DFFESR_Q_5_D_SB_LUT4_O_I0
.sym 28343 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I2
.sym 28345 soc.cpu.pcpi_rs1[5]
.sym 28348 soc.cpu.decoded_imm_j[30]
.sym 28349 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 28350 soc.cpu.mem_rdata_q[29]
.sym 28351 soc.cpu.cpuregs_waddr[1]
.sym 28352 soc.cpu.cpuregs.wen_SB_LUT4_O_I1
.sym 28354 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 28355 soc.cpu.reg_out[1]
.sym 28356 soc.cpu.cpuregs_raddr2[0]
.sym 28357 soc.cpu.cpuregs.wen
.sym 28358 soc.cpu.decoded_imm[13]
.sym 28359 soc.cpu.decoded_imm[24]
.sym 28360 iomem_wdata[28]
.sym 28361 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 28362 soc.cpu.pcpi_rs2[24]
.sym 28399 soc.cpu.reg_next_pc[1]
.sym 28400 soc.cpu.reg_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1
.sym 28401 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1
.sym 28402 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 28403 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1
.sym 28404 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I3_SB_LUT4_O_I0
.sym 28405 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1
.sym 28406 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1
.sym 28441 soc.cpu.compressed_instr
.sym 28442 soc.cpu.alu_out_q[20]
.sym 28443 soc.cpu.decoded_imm_j[6]
.sym 28444 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28445 soc.cpu.decoded_imm[18]
.sym 28447 soc.cpu.decoded_imm[17]
.sym 28448 soc.cpu.decoded_imm[14]
.sym 28449 soc.cpu.decoded_imm_j[22]
.sym 28450 soc.cpu.decoded_imm[22]
.sym 28451 soc.cpu.alu_out_q[20]
.sym 28452 iomem_wdata[29]
.sym 28453 soc.cpu.latched_stalu
.sym 28454 soc.cpu.cpuregs_waddr[2]
.sym 28455 soc.cpu.decoded_imm[8]
.sym 28456 soc.cpu.reg_next_pc[5]
.sym 28457 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 28458 soc.cpu.reg_pc[0]
.sym 28459 soc.cpu.latched_compr
.sym 28460 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 28461 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 28462 soc.cpu.reg_next_pc[1]
.sym 28464 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 28501 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 28502 soc.cpu.reg_next_pc[14]
.sym 28503 soc.cpu.reg_next_pc[13]
.sym 28504 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1
.sym 28505 soc.cpu.reg_next_pc[12]
.sym 28506 soc.cpu.reg_pc[1]
.sym 28507 soc.cpu.reg_next_pc[11]
.sym 28508 soc.cpu.reg_next_pc[15]
.sym 28543 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 28545 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 28546 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 28547 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 28550 soc.cpu.decoded_imm_j[15]
.sym 28551 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 28553 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 28554 soc.cpu.pcpi_rs1[0]
.sym 28555 $PACKER_VCC_NET
.sym 28556 soc.cpu.cpuregs_waddr[0]
.sym 28557 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 28558 soc.cpu.reg_pc[1]
.sym 28559 soc.cpu.pcpi_rs1[9]
.sym 28560 soc.cpu.pcpi_rs2[29]
.sym 28561 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 28562 soc.cpu.reg_out[11]
.sym 28563 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 28564 soc.cpu.decoded_imm[12]
.sym 28565 soc.cpu.pcpi_rs2[13]
.sym 28566 soc.cpu.reg_next_pc[14]
.sym 28603 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2
.sym 28604 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 28605 soc.cpu.reg_pc[0]
.sym 28606 soc.cpu.reg_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1
.sym 28607 soc.cpu.reg_next_pc[0]
.sym 28608 soc.cpu.reg_pc_SB_DFFESR_Q_30_D
.sym 28609 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 28610 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I3_SB_LUT4_O_I0
.sym 28641 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 28642 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 28645 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I2
.sym 28646 iomem_wdata[12]
.sym 28648 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1
.sym 28649 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 28650 soc.cpu.reg_next_pc[15]
.sym 28651 soc.cpu.pcpi_rs1[14]
.sym 28652 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I2
.sym 28653 $PACKER_VCC_NET
.sym 28654 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 28655 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 28656 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I2
.sym 28657 soc.cpu.reg_next_pc[13]
.sym 28658 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 28659 soc.cpu.alu_out_q[11]
.sym 28660 soc.cpu.cpuregs_wrdata[14]
.sym 28661 soc.cpu.mem_la_wdata[7]
.sym 28662 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 28663 soc.cpu.pcpi_rs2[12]
.sym 28664 soc.cpu.cpuregs_wrdata[12]
.sym 28665 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 28666 soc.cpu.irq_state[1]
.sym 28667 soc.cpu.cpuregs.regs.0.0.1_RDATA_1
.sym 28668 soc.cpu.mem_la_wdata[7]
.sym 28675 soc.cpu.cpuregs_wrdata[14]
.sym 28676 soc.cpu.cpuregs_wrdata[9]
.sym 28677 soc.cpu.cpuregs_wrdata[10]
.sym 28679 soc.cpu.cpuregs_wrdata[12]
.sym 28680 soc.cpu.cpuregs_wrdata[13]
.sym 28687 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 28688 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 28689 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28690 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 28693 $PACKER_VCC_NET
.sym 28696 soc.cpu.cpuregs_wrdata[15]
.sym 28697 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28700 $PACKER_VCC_NET
.sym 28701 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 28702 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 28703 soc.cpu.cpuregs_wrdata[11]
.sym 28704 soc.cpu.cpuregs_wrdata[8]
.sym 28705 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28706 soc.cpu.pcpi_rs2[12]
.sym 28707 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I1
.sym 28708 soc.cpu.reg_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1
.sym 28709 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 28710 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I1
.sym 28711 soc.cpu.cpuregs_wrdata[11]
.sym 28712 soc.cpu.cpuregs_wrdata[15]
.sym 28713 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28714 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28715 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28716 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28717 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28718 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28719 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28720 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28721 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 28722 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 28724 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 28725 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 28726 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 28732 CLK12$SB_IO_IN_$glb_clk
.sym 28733 $PACKER_VCC_NET
.sym 28734 $PACKER_VCC_NET
.sym 28735 soc.cpu.cpuregs_wrdata[10]
.sym 28736 soc.cpu.cpuregs_wrdata[11]
.sym 28737 soc.cpu.cpuregs_wrdata[12]
.sym 28738 soc.cpu.cpuregs_wrdata[13]
.sym 28739 soc.cpu.cpuregs_wrdata[14]
.sym 28740 soc.cpu.cpuregs_wrdata[15]
.sym 28741 soc.cpu.cpuregs_wrdata[8]
.sym 28742 soc.cpu.cpuregs_wrdata[9]
.sym 28747 soc.cpu.decoded_imm_j[0]
.sym 28749 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 28750 soc.cpu.cpuregs_wrdata[9]
.sym 28752 soc.cpu.decoded_imm_j[30]
.sym 28753 soc.cpu.cpuregs_wrdata[10]
.sym 28754 soc.cpu.decoded_imm[6]
.sym 28755 soc.cpu.cpuregs_wrdata[3]
.sym 28756 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 28757 soc.cpu.pcpi_rs1[23]
.sym 28758 soc.cpu.reg_pc[0]
.sym 28759 soc.cpu.reg_pc[0]
.sym 28760 soc.cpu.cpuregs_raddr2[0]
.sym 28761 soc.cpu.cpuregs.wen
.sym 28762 soc.cpu.pcpi_rs2[24]
.sym 28763 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 28764 soc.cpu.cpuregs_waddr[1]
.sym 28765 soc.cpu.pcpi_rs2[9]
.sym 28766 soc.cpu.decoded_imm[13]
.sym 28767 soc.cpu.decoded_imm[24]
.sym 28768 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28769 soc.cpu.reg_out[15]
.sym 28770 soc.cpu.cpuregs_wrdata[8]
.sym 28779 soc.cpu.cpuregs_waddr[1]
.sym 28783 soc.cpu.cpuregs_waddr[0]
.sym 28784 soc.cpu.cpuregs_wrdata[2]
.sym 28785 soc.cpu.cpuregs_wrdata[7]
.sym 28786 soc.cpu.cpuregs.wen
.sym 28791 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28792 soc.cpu.cpuregs_wrdata[5]
.sym 28794 soc.cpu.cpuregs_wrdata[3]
.sym 28795 soc.cpu.cpuregs_wrdata[0]
.sym 28796 soc.cpu.cpuregs_waddr[2]
.sym 28797 soc.cpu.cpuregs_wrdata[6]
.sym 28799 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28800 soc.cpu.cpuregs_waddr[3]
.sym 28801 soc.cpu.cpuregs_wrdata[1]
.sym 28802 soc.cpu.cpuregs_wrdata[4]
.sym 28804 $PACKER_VCC_NET
.sym 28805 soc.cpu.cpuregs_waddr[4]
.sym 28807 soc.cpu.cpuregs.regs.0.0.0_RDATA_3_SB_LUT4_I3_O
.sym 28808 soc.cpu.pcpi_rs2[9]
.sym 28809 soc.cpu.cpuregs.regs.0.0.0_RDATA_6_SB_LUT4_I3_O
.sym 28810 soc.cpu.reg_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1
.sym 28811 soc.cpu.cpuregs.regs.0.0.0_RDATA_2_SB_LUT4_I2_O
.sym 28812 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I3_O
.sym 28813 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 28814 soc.cpu.pcpi_rs2[13]
.sym 28815 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28816 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28817 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28818 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28819 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28820 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28821 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28822 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28823 soc.cpu.cpuregs_waddr[0]
.sym 28824 soc.cpu.cpuregs_waddr[1]
.sym 28826 soc.cpu.cpuregs_waddr[2]
.sym 28827 soc.cpu.cpuregs_waddr[3]
.sym 28828 soc.cpu.cpuregs_waddr[4]
.sym 28834 CLK12$SB_IO_IN_$glb_clk
.sym 28835 soc.cpu.cpuregs.wen
.sym 28836 soc.cpu.cpuregs_wrdata[0]
.sym 28837 soc.cpu.cpuregs_wrdata[1]
.sym 28838 soc.cpu.cpuregs_wrdata[2]
.sym 28839 soc.cpu.cpuregs_wrdata[3]
.sym 28840 soc.cpu.cpuregs_wrdata[4]
.sym 28841 soc.cpu.cpuregs_wrdata[5]
.sym 28842 soc.cpu.cpuregs_wrdata[6]
.sym 28843 soc.cpu.cpuregs_wrdata[7]
.sym 28844 $PACKER_VCC_NET
.sym 28849 iomem_wdata[3]
.sym 28850 soc.cpu.cpuregs_wrdata[2]
.sym 28851 soc.cpu.pcpi_rs1[12]
.sym 28852 soc.cpu.cpuregs_wrdata[9]
.sym 28853 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 28854 iomem_wdata[0]
.sym 28855 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I3
.sym 28856 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28858 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 28859 soc.cpu.cpuregs.regs.0.0.1_RDATA_12
.sym 28861 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 28862 soc.cpu.cpuregs_waddr[2]
.sym 28863 soc.cpu.cpuregs_waddr[2]
.sym 28864 soc.cpu.reg_next_pc[5]
.sym 28865 $PACKER_VCC_NET
.sym 28866 soc.cpu.reg_pc[0]
.sym 28867 soc.cpu.cpuregs_wrdata[5]
.sym 28868 soc.cpu.cpuregs_wrdata[4]
.sym 28869 soc.cpu.pcpi_rs1[28]
.sym 28870 soc.cpu.cpuregs.regs.0.0.1_RDATA_14
.sym 28871 soc.cpu.decoded_imm[8]
.sym 28872 soc.cpu.cpuregs.regs.0.0.1_RDATA_15
.sym 28877 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 28879 soc.cpu.cpuregs_wrdata[10]
.sym 28881 soc.cpu.cpuregs_wrdata[14]
.sym 28884 soc.cpu.cpuregs_wrdata[15]
.sym 28885 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28888 $PACKER_VCC_NET
.sym 28889 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 28890 $PACKER_VCC_NET
.sym 28891 soc.cpu.cpuregs_wrdata[11]
.sym 28894 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 28897 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 28900 soc.cpu.cpuregs_wrdata[13]
.sym 28901 soc.cpu.cpuregs_wrdata[9]
.sym 28902 soc.cpu.cpuregs_wrdata[12]
.sym 28903 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 28906 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28908 soc.cpu.cpuregs_wrdata[8]
.sym 28909 soc.cpu.cpuregs.regs.0.0.0_RDATA_4_SB_LUT4_I3_O
.sym 28910 soc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I3_O
.sym 28911 soc.cpu.decoded_rs2_SB_LUT4_I1_O
.sym 28912 soc.cpu.pcpi_rs2[15]
.sym 28913 soc.cpu.mem_la_wdata[7]
.sym 28914 soc.cpu.pcpi_rs2[11]
.sym 28915 soc.cpu.pcpi_rs2[8]
.sym 28916 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 28917 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28918 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28919 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28920 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28921 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28922 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28923 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28924 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28925 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 28926 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 28928 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 28929 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 28930 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 28936 CLK12$SB_IO_IN_$glb_clk
.sym 28937 $PACKER_VCC_NET
.sym 28938 $PACKER_VCC_NET
.sym 28939 soc.cpu.cpuregs_wrdata[10]
.sym 28940 soc.cpu.cpuregs_wrdata[11]
.sym 28941 soc.cpu.cpuregs_wrdata[12]
.sym 28942 soc.cpu.cpuregs_wrdata[13]
.sym 28943 soc.cpu.cpuregs_wrdata[14]
.sym 28944 soc.cpu.cpuregs_wrdata[15]
.sym 28945 soc.cpu.cpuregs_wrdata[8]
.sym 28946 soc.cpu.cpuregs_wrdata[9]
.sym 28947 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28951 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 28952 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 28953 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I3
.sym 28955 soc.cpu.cpuregs_wrdata[10]
.sym 28956 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 28958 iomem_wdata[7]
.sym 28961 soc.cpu.cpuregs_rs1_SB_LUT4_O_19_I2
.sym 28962 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I0
.sym 28963 soc.cpu.pcpi_rs2[29]
.sym 28964 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 28965 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 28966 soc.cpu.reg_pc[1]
.sym 28967 soc.cpu.pcpi_rs2[27]
.sym 28968 soc.cpu.pcpi_rs2[8]
.sym 28969 gpio_led_b[2]
.sym 28970 soc.cpu.cpuregs.regs.0.0.0_RDATA_5
.sym 28971 soc.cpu.cpuregs_rs1_SB_LUT4_O_30_I2
.sym 28972 soc.cpu.cpuregs.regs.1.0.0_RDATA_2
.sym 28973 soc.cpu.pcpi_rs2[13]
.sym 28974 soc.cpu.cpuregs.regs.0.0.0_RDATA_7
.sym 28981 soc.cpu.cpuregs_wrdata[2]
.sym 28982 soc.cpu.cpuregs_wrdata[3]
.sym 28983 soc.cpu.cpuregs_wrdata[0]
.sym 28984 soc.cpu.cpuregs_waddr[4]
.sym 28985 soc.cpu.cpuregs_wrdata[6]
.sym 28987 soc.cpu.cpuregs_wrdata[7]
.sym 28988 soc.cpu.cpuregs_waddr[3]
.sym 28989 soc.cpu.cpuregs_wrdata[1]
.sym 28990 soc.cpu.cpuregs.wen
.sym 28992 $PACKER_VCC_NET
.sym 28993 soc.cpu.cpuregs_waddr[2]
.sym 28995 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28998 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28999 soc.cpu.cpuregs_waddr[1]
.sym 29002 soc.cpu.cpuregs_waddr[0]
.sym 29005 soc.cpu.cpuregs_wrdata[5]
.sym 29006 soc.cpu.cpuregs_wrdata[4]
.sym 29011 soc.cpu.cpuregs_rs1[0]
.sym 29012 soc.cpu.cpuregs.regs.0.0.0_RDATA_7_SB_LUT4_I3_O
.sym 29013 soc.cpu.cpuregs_rs1_SB_LUT4_O_30_I2
.sym 29014 soc.cpu.cpuregs_rs1_SB_LUT4_O_31_I2
.sym 29015 soc.cpu.cpuregs.regs.0.0.0_RDATA_8_SB_LUT4_I3_O
.sym 29016 soc.cpu.cpuregs.regs.0.0.0_RDATA_10_SB_LUT4_I3_O
.sym 29017 soc.cpu.cpuregs_rs1_SB_LUT4_O_20_I2
.sym 29018 soc.cpu.cpuregs_rs1[1]
.sym 29019 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29020 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29021 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29022 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29023 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29024 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29025 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29026 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29027 soc.cpu.cpuregs_waddr[0]
.sym 29028 soc.cpu.cpuregs_waddr[1]
.sym 29030 soc.cpu.cpuregs_waddr[2]
.sym 29031 soc.cpu.cpuregs_waddr[3]
.sym 29032 soc.cpu.cpuregs_waddr[4]
.sym 29038 CLK12$SB_IO_IN_$glb_clk
.sym 29039 soc.cpu.cpuregs.wen
.sym 29040 soc.cpu.cpuregs_wrdata[0]
.sym 29041 soc.cpu.cpuregs_wrdata[1]
.sym 29042 soc.cpu.cpuregs_wrdata[2]
.sym 29043 soc.cpu.cpuregs_wrdata[3]
.sym 29044 soc.cpu.cpuregs_wrdata[4]
.sym 29045 soc.cpu.cpuregs_wrdata[5]
.sym 29046 soc.cpu.cpuregs_wrdata[6]
.sym 29047 soc.cpu.cpuregs_wrdata[7]
.sym 29048 $PACKER_VCC_NET
.sym 29049 soc.cpu.cpuregs_rs1[15]
.sym 29051 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 29053 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 29055 soc.cpu.cpuregs_rs1[4]
.sym 29056 soc.cpu.pcpi_rs2[15]
.sym 29057 soc.cpu.cpuregs_wrdata[2]
.sym 29058 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 29059 soc.cpu.pcpi_rs1[28]
.sym 29060 soc.cpu.cpuregs.regs.0.0.1_RDATA_4
.sym 29061 soc.cpu.decoded_imm[15]
.sym 29062 soc.cpu.decoded_imm[7]
.sym 29063 soc.cpu.cpuregs_wrdata[7]
.sym 29064 soc.cpu.alu_out_q[31]
.sym 29065 soc.cpu.reg_next_pc[13]
.sym 29066 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 29067 soc.cpu.cpuregs_wrdata[25]
.sym 29068 soc.cpu.cpuregs.regs.1.0.0_RDATA_15
.sym 29069 soc.cpu.mem_la_wdata[7]
.sym 29070 soc.cpu.cpuregs_rs1_SB_LUT4_O_20_I2
.sym 29071 soc.cpu.pcpi_rs2[22]
.sym 29072 soc.cpu.cpuregs_wrdata[22]
.sym 29073 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 29074 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 29075 soc.cpu.cpuregs.regs.1.0.0_RDATA_1
.sym 29076 soc.cpu.decoded_imm[29]
.sym 29083 soc.cpu.cpuregs_wrdata[28]
.sym 29084 soc.cpu.cpuregs_wrdata[25]
.sym 29085 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 29086 soc.cpu.cpuregs_wrdata[31]
.sym 29087 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29089 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 29093 soc.cpu.cpuregs_wrdata[29]
.sym 29094 $PACKER_VCC_NET
.sym 29095 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29097 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 29098 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 29099 $PACKER_VCC_NET
.sym 29101 soc.cpu.cpuregs_wrdata[30]
.sym 29103 soc.cpu.cpuregs_wrdata[24]
.sym 29106 soc.cpu.cpuregs_wrdata[26]
.sym 29107 soc.cpu.cpuregs_wrdata[27]
.sym 29111 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 29113 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 29114 soc.cpu.pcpi_rs2[22]
.sym 29115 soc.cpu.cpuregs.regs.0.0.0_RDATA_5_SB_LUT4_I3_O
.sym 29116 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 29117 soc.cpu.pcpi_rs2[16]
.sym 29118 soc.cpu.cpuregs.regs.1.0.0_RDATA_13_SB_LUT4_I3_O
.sym 29119 soc.cpu.pcpi_rs2[21]
.sym 29120 soc.cpu.pcpi_rs2[10]
.sym 29121 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29122 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29123 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29124 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29125 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29126 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29127 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29128 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29129 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 29130 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 29132 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 29133 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 29134 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 29140 CLK12$SB_IO_IN_$glb_clk
.sym 29141 $PACKER_VCC_NET
.sym 29142 $PACKER_VCC_NET
.sym 29143 soc.cpu.cpuregs_wrdata[26]
.sym 29144 soc.cpu.cpuregs_wrdata[27]
.sym 29145 soc.cpu.cpuregs_wrdata[28]
.sym 29146 soc.cpu.cpuregs_wrdata[29]
.sym 29147 soc.cpu.cpuregs_wrdata[30]
.sym 29148 soc.cpu.cpuregs_wrdata[31]
.sym 29149 soc.cpu.cpuregs_wrdata[24]
.sym 29150 soc.cpu.cpuregs_wrdata[25]
.sym 29155 soc.cpu.cpuregs_rs1[5]
.sym 29156 soc.cpu.cpuregs.regs.0.0.1_RDATA_10
.sym 29157 soc.cpu.cpuregs_wrdata[9]
.sym 29158 soc.cpu.cpuregs_wrdata[6]
.sym 29159 soc.cpu.cpuregs_wrdata[28]
.sym 29160 soc.cpu.cpuregs_rs1[1]
.sym 29161 soc.cpu.cpuregs_wrdata[29]
.sym 29162 soc.cpu.cpuregs_rs1[0]
.sym 29163 soc.cpu.alu_out_q[10]
.sym 29164 soc.cpu.cpuregs_wrdata[19]
.sym 29165 iomem_wdata[1]
.sym 29166 soc.cpu.cpuregs_wrdata[0]
.sym 29167 $PACKER_VCC_NET
.sym 29168 soc.cpu.pcpi_rs2[16]
.sym 29169 soc.cpu.cpuregs.wen
.sym 29170 soc.cpu.cpuregs_waddr[0]
.sym 29171 soc.cpu.decoded_imm[24]
.sym 29172 soc.cpu.cpuregs.regs.1.0.1_RDATA
.sym 29173 soc.cpu.cpuregs_waddr[1]
.sym 29174 soc.cpu.pcpi_rs2[24]
.sym 29175 soc.cpu.cpuregs.regs.1.0.0_RDATA_8
.sym 29176 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29177 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 29178 soc.cpu.cpuregs.regs.1.0.0_RDATA_7
.sym 29183 soc.cpu.cpuregs_wrdata[18]
.sym 29186 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29187 soc.cpu.cpuregs_wrdata[16]
.sym 29193 soc.cpu.cpuregs_waddr[0]
.sym 29194 soc.cpu.cpuregs.wen
.sym 29198 soc.cpu.cpuregs_waddr[1]
.sym 29199 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29204 soc.cpu.cpuregs_waddr[4]
.sym 29205 soc.cpu.cpuregs_wrdata[20]
.sym 29206 soc.cpu.cpuregs_wrdata[21]
.sym 29207 soc.cpu.cpuregs_wrdata[17]
.sym 29208 soc.cpu.cpuregs_waddr[3]
.sym 29209 soc.cpu.cpuregs_wrdata[23]
.sym 29210 soc.cpu.cpuregs_wrdata[22]
.sym 29211 soc.cpu.cpuregs_wrdata[19]
.sym 29212 $PACKER_VCC_NET
.sym 29213 soc.cpu.cpuregs_waddr[2]
.sym 29215 soc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_LUT4_I3_O
.sym 29216 soc.cpu.pcpi_rs2[23]
.sym 29217 soc.cpu.cpuregs.regs.1.0.0_RDATA_15_SB_LUT4_I3_O
.sym 29218 soc.cpu.cpuregs.regs.1.0.0_RDATA_10_SB_LUT4_I3_O
.sym 29219 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 29220 soc.cpu.cpuregs_rs1[22]
.sym 29221 soc.cpu.cpuregs.regs.1.0.0_RDATA_9_SB_LUT4_I3_O
.sym 29222 soc.cpu.cpuregs_rs1[18]
.sym 29223 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29224 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29225 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29226 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29227 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29228 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29229 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29230 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29231 soc.cpu.cpuregs_waddr[0]
.sym 29232 soc.cpu.cpuregs_waddr[1]
.sym 29234 soc.cpu.cpuregs_waddr[2]
.sym 29235 soc.cpu.cpuregs_waddr[3]
.sym 29236 soc.cpu.cpuregs_waddr[4]
.sym 29242 CLK12$SB_IO_IN_$glb_clk
.sym 29243 soc.cpu.cpuregs.wen
.sym 29244 soc.cpu.cpuregs_wrdata[16]
.sym 29245 soc.cpu.cpuregs_wrdata[17]
.sym 29246 soc.cpu.cpuregs_wrdata[18]
.sym 29247 soc.cpu.cpuregs_wrdata[19]
.sym 29248 soc.cpu.cpuregs_wrdata[20]
.sym 29249 soc.cpu.cpuregs_wrdata[21]
.sym 29250 soc.cpu.cpuregs_wrdata[22]
.sym 29251 soc.cpu.cpuregs_wrdata[23]
.sym 29252 $PACKER_VCC_NET
.sym 29253 soc.cpu.pcpi_rs1[23]
.sym 29257 soc.cpu.decoded_imm[16]
.sym 29258 soc.cpu.decoded_imm[22]
.sym 29260 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 29261 soc.cpu.cpuregs_wrdata[13]
.sym 29262 soc.cpu.pcpi_rs2[10]
.sym 29263 soc.cpu.alu_out_q[5]
.sym 29264 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 29265 iomem_wdata[3]
.sym 29266 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 29267 soc.cpu.cpuregs_wrdata[18]
.sym 29268 iomem_wdata[0]
.sym 29269 soc.cpu.cpuregs_wrdata[27]
.sym 29271 soc.cpu.cpuregs_wrdata[20]
.sym 29272 soc.cpu.cpuregs_wrdata[21]
.sym 29273 soc.cpu.cpuregs_wrdata[17]
.sym 29274 soc.cpu.cpuregs_wrdata[26]
.sym 29275 soc.cpu.pcpi_rs2[30]
.sym 29276 soc.cpu.cpuregs_rs1_SB_LUT4_O_14_I2
.sym 29279 soc.cpu.cpuregs_waddr[2]
.sym 29280 soc.cpu.cpuregs.regs.1.0.0_RDATA_4
.sym 29285 soc.cpu.cpuregs_wrdata[30]
.sym 29286 soc.cpu.cpuregs_wrdata[27]
.sym 29288 soc.cpu.cpuregs_wrdata[31]
.sym 29289 soc.cpu.cpuregs_wrdata[26]
.sym 29291 soc.cpu.cpuregs_wrdata[24]
.sym 29292 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 29294 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 29297 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 29299 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 29303 soc.cpu.cpuregs_wrdata[28]
.sym 29304 soc.cpu.cpuregs_wrdata[29]
.sym 29305 $PACKER_VCC_NET
.sym 29307 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 29308 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29311 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29312 $PACKER_VCC_NET
.sym 29313 soc.cpu.cpuregs_wrdata[25]
.sym 29316 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29317 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_LUT4_I3_O
.sym 29318 soc.cpu.pcpi_rs2[30]
.sym 29319 soc.cpu.cpuregs.regs.1.0.0_RDATA_7_SB_LUT4_I3_O
.sym 29320 soc.cpu.pcpi_rs2[24]
.sym 29321 soc.cpu.pcpi_rs2[31]
.sym 29322 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 29323 soc.cpu.cpuregs.regs.1.0.0_RDATA_1_SB_LUT4_I3_O
.sym 29324 soc.cpu.cpuregs.regs.1.0.0_RDATA_SB_LUT4_I3_O
.sym 29325 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29326 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29327 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29328 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29329 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29330 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29331 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29332 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29333 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 29334 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 29336 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 29337 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 29338 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 29344 CLK12$SB_IO_IN_$glb_clk
.sym 29345 $PACKER_VCC_NET
.sym 29346 $PACKER_VCC_NET
.sym 29347 soc.cpu.cpuregs_wrdata[26]
.sym 29348 soc.cpu.cpuregs_wrdata[27]
.sym 29349 soc.cpu.cpuregs_wrdata[28]
.sym 29350 soc.cpu.cpuregs_wrdata[29]
.sym 29351 soc.cpu.cpuregs_wrdata[30]
.sym 29352 soc.cpu.cpuregs_wrdata[31]
.sym 29353 soc.cpu.cpuregs_wrdata[24]
.sym 29354 soc.cpu.cpuregs_wrdata[25]
.sym 29356 soc.cpu.cpuregs_rs1[22]
.sym 29359 soc.cpu.pcpi_rs1[31]
.sym 29360 soc.cpu.cpuregs_rs1_SB_LUT4_O_10_I2
.sym 29361 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 29362 soc.cpu.cpuregs_wrdata[31]
.sym 29363 soc.cpu.cpuregs_rs1[16]
.sym 29364 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 29365 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 29366 soc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_LUT4_I3_O
.sym 29367 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 29368 soc.cpu.pcpi_rs2[23]
.sym 29369 soc.cpu.pcpi_rs1[0]
.sym 29370 soc.cpu.cpuregs_wrdata[20]
.sym 29372 soc.cpu.pcpi_rs2[31]
.sym 29373 gpio_led_b[2]
.sym 29374 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 29375 soc.cpu.pcpi_rs2[29]
.sym 29376 soc.cpu.cpuregs.regs.1.0.0_RDATA_2
.sym 29377 soc.cpu.pcpi_rs1[11]
.sym 29378 $PACKER_VCC_NET
.sym 29379 soc.cpu.pcpi_rs2[27]
.sym 29380 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 29381 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 29382 soc.cpu.reg_pc[1]
.sym 29391 soc.cpu.cpuregs_wrdata[16]
.sym 29396 soc.cpu.cpuregs_waddr[3]
.sym 29397 soc.cpu.cpuregs_wrdata[17]
.sym 29398 soc.cpu.cpuregs.wen
.sym 29399 soc.cpu.cpuregs_wrdata[19]
.sym 29400 $PACKER_VCC_NET
.sym 29401 soc.cpu.cpuregs_waddr[4]
.sym 29402 soc.cpu.cpuregs_waddr[1]
.sym 29403 soc.cpu.cpuregs_wrdata[18]
.sym 29405 soc.cpu.cpuregs_wrdata[22]
.sym 29406 soc.cpu.cpuregs_wrdata[23]
.sym 29408 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29409 soc.cpu.cpuregs_wrdata[20]
.sym 29410 soc.cpu.cpuregs_wrdata[21]
.sym 29413 soc.cpu.cpuregs_waddr[0]
.sym 29417 soc.cpu.cpuregs_waddr[2]
.sym 29418 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29419 soc.cpu.pcpi_rs2[29]
.sym 29420 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 29421 soc.cpu.pcpi_rs2[27]
.sym 29422 soc.cpu.cpuregs.regs.1.0.0_RDATA_4_SB_LUT4_I3_O
.sym 29423 soc.cpu.cpuregs.regs.1.0.0_RDATA_3_SB_LUT4_I3_O
.sym 29424 soc.cpu.cpuregs.regs.1.0.0_RDATA_2_SB_LUT4_I3_O
.sym 29425 soc.cpu.pcpi_rs2[28]
.sym 29426 soc.cpu.cpuregs_rs1[26]
.sym 29427 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29428 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29429 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29430 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29431 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29432 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29433 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29434 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29435 soc.cpu.cpuregs_waddr[0]
.sym 29436 soc.cpu.cpuregs_waddr[1]
.sym 29438 soc.cpu.cpuregs_waddr[2]
.sym 29439 soc.cpu.cpuregs_waddr[3]
.sym 29440 soc.cpu.cpuregs_waddr[4]
.sym 29446 CLK12$SB_IO_IN_$glb_clk
.sym 29447 soc.cpu.cpuregs.wen
.sym 29448 soc.cpu.cpuregs_wrdata[16]
.sym 29449 soc.cpu.cpuregs_wrdata[17]
.sym 29450 soc.cpu.cpuregs_wrdata[18]
.sym 29451 soc.cpu.cpuregs_wrdata[19]
.sym 29452 soc.cpu.cpuregs_wrdata[20]
.sym 29453 soc.cpu.cpuregs_wrdata[21]
.sym 29454 soc.cpu.cpuregs_wrdata[22]
.sym 29455 soc.cpu.cpuregs_wrdata[23]
.sym 29456 $PACKER_VCC_NET
.sym 29458 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 29461 soc.cpu.pcpi_rs1[18]
.sym 29462 soc.cpu.pcpi_rs1[23]
.sym 29463 soc.cpu.cpuregs_wrdata[17]
.sym 29464 soc.cpu.cpuregs_rs1[13]
.sym 29465 soc.cpu.cpuregs_wrdata[23]
.sym 29466 soc.cpu.cpuregs_wrdata[24]
.sym 29467 soc.cpu.pcpi_rs1[15]
.sym 29468 soc.cpu.cpuregs_wrdata[30]
.sym 29469 soc.cpu.alu_out_q[31]
.sym 29471 soc.cpu.cpuregs.regs.1.0.1_RDATA_12
.sym 29473 soc.cpu.decoded_imm[29]
.sym 29476 soc.cpu.cpuregs.regs.1.0.1_RDATA_11
.sym 29479 soc.cpu.cpu_state[4]
.sym 29481 soc.cpu.cpuregs_rs1_SB_LUT4_O_5_I2
.sym 29482 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 29483 soc.cpu.cpuregs.regs.1.0.0_RDATA_1
.sym 29523 soc.cpu.cpuregs_rs1_SB_LUT4_O_5_I2
.sym 29566 soc.cpu.cpuregs_wrdata[29]
.sym 29567 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 29568 soc.cpu.cpuregs_rs1[26]
.sym 29569 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 29570 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 29571 soc.cpu.pcpi_rs1[9]
.sym 29573 soc.cpu.pcpi_rs1[30]
.sym 29574 soc.cpu.cpuregs_wrdata[28]
.sym 29581 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 29663 iomem_wdata[7]
.sym 29667 soc.cpu.pcpi_rs1[13]
.sym 29668 soc.cpu.pcpi_rs1[11]
.sym 29669 soc.cpu.pcpi_rs1[19]
.sym 29671 soc.cpu.pcpi_rs1[17]
.sym 29688 LED_G$SB_IO_OUT
.sym 29697 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29698 LED_G$SB_IO_OUT
.sym 29712 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29722 LED_G$SB_IO_OUT
.sym 29731 P2_1$SB_IO_OUT
.sym 29745 P2_1$SB_IO_OUT
.sym 29753 P2_1$SB_IO_OUT
.sym 29757 gpio_led_pmod[0]
.sym 29768 iomem_wdata[29]
.sym 29769 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 29785 UART_RX$SB_IO_IN
.sym 29799 gpio_led_pmod[5]
.sym 29847 gpio_led_pmod[5]
.sym 29882 soc.simpleuart_reg_div_do[4]
.sym 29883 soc.simpleuart_reg_div_do[1]
.sym 29884 soc.simpleuart_reg_div_do[7]
.sym 29885 soc.simpleuart_reg_div_do[3]
.sym 29886 soc.simpleuart_reg_div_do[6]
.sym 29887 soc.simpleuart_reg_div_do[2]
.sym 29888 soc.simpleuart_reg_div_do[5]
.sym 29890 iomem_wdata[13]
.sym 29891 iomem_wdata[13]
.sym 29895 soc.simpleuart_reg_div_do[10]
.sym 29896 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 29897 resetn
.sym 29898 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 29900 soc.simpleuart_reg_div_do[21]
.sym 29902 soc.ram_ready
.sym 29903 soc.simpleuart_reg_div_do[8]
.sym 29904 soc.simpleuart_reg_div_do[11]
.sym 29916 gpio_led_pmod_SB_DFFESR_Q_E
.sym 29921 soc.simpleuart_reg_div_do[6]
.sym 29923 soc.simpleuart_reg_div_do[2]
.sym 29930 soc.simpleuart_reg_div_do[4]
.sym 29932 soc.simpleuart_reg_div_do[1]
.sym 29934 soc.simpleuart_reg_div_do[7]
.sym 29936 soc.simpleuart_reg_div_do[3]
.sym 29937 soc.cpu.mem_rdata_q[13]
.sym 29940 soc.cpu.mem_rdata_latched[5]
.sym 29941 soc.simpleuart_reg_div_do[30]
.sym 29943 gpio_led_pmod[4]
.sym 29972 gpio_led_pmod[4]
.sym 30011 gpio_led_pmod[4]
.sym 30040 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3
.sym 30041 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 30042 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 30043 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 30044 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2
.sym 30045 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 30046 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 30047 soc.cpu.mem_rdata_q[13]
.sym 30051 soc.cpu.mem_rdata_q[23]
.sym 30053 soc.simpleuart_reg_div_do[18]
.sym 30055 soc.simpleuart_reg_div_do[7]
.sym 30056 flash_csb_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 30058 $PACKER_VCC_NET
.sym 30059 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 30060 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 30061 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 30062 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 30063 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 30064 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 30066 soc.simpleuart_reg_div_do[26]
.sym 30069 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 30070 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 30071 soc.cpu.mem_rdata_q[13]
.sym 30072 soc.cpu.mem_rdata_latched[4]
.sym 30073 iomem_wdata[30]
.sym 30074 soc.simpleuart_reg_div_do[5]
.sym 30075 soc.cpu.mem_rdata_latched[12]
.sym 30083 iomem_wdata[25]
.sym 30084 iomem_wdata[30]
.sym 30085 iomem_wdata[28]
.sym 30086 iomem_wdata[26]
.sym 30092 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 30094 iomem_wdata[24]
.sym 30100 iomem_wdata[29]
.sym 30107 iomem_wdata[31]
.sym 30112 iomem_wdata[27]
.sym 30115 iomem_wdata[30]
.sym 30121 iomem_wdata[27]
.sym 30128 iomem_wdata[24]
.sym 30134 iomem_wdata[31]
.sym 30138 iomem_wdata[28]
.sym 30146 iomem_wdata[26]
.sym 30153 iomem_wdata[29]
.sym 30159 iomem_wdata[25]
.sym 30160 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 30161 CLK12$SB_IO_IN_$glb_clk
.sym 30162 resetn_SB_LUT4_I3_O_$glb_sr
.sym 30163 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_I1_I0
.sym 30164 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30165 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0
.sym 30166 gpio_led_pmod[4]
.sym 30167 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30168 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 30169 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 30170 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0
.sym 30175 soc.simpleuart_reg_div_do[30]
.sym 30176 resetn_SB_LUT4_I2_O
.sym 30177 soc.simpleuart_reg_div_do[26]
.sym 30178 soc.simpleuart_reg_div_do[17]
.sym 30179 soc.simpleuart_reg_div_do[27]
.sym 30180 soc.cpu.mem_rdata_q[29]
.sym 30181 soc.simpleuart_reg_div_do[24]
.sym 30182 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 30183 soc.simpleuart_reg_div_do[31]
.sym 30184 soc.memory.wen[0]
.sym 30185 soc.simpleuart_reg_div_do[28]
.sym 30186 soc.simpleuart_reg_div_do[23]
.sym 30187 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 30188 soc.cpu.mem_rdata_latched[2]
.sym 30190 gpio_led_pmod_SB_DFFESR_Q_E
.sym 30191 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 30194 soc.simpleuart_reg_div_do[7]
.sym 30195 soc.cpu.mem_rdata_latched[3]
.sym 30196 soc.simpleuart_reg_div_do[29]
.sym 30197 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 30198 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30204 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 30205 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 30210 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 30212 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1
.sym 30213 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0
.sym 30214 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 30217 soc.cpu.mem_rdata_latched[5]
.sym 30218 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 30220 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 30221 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30224 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30225 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 30226 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 30228 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_I1_I0
.sym 30229 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30231 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 30232 soc.cpu.mem_rdata_latched[4]
.sym 30234 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 30235 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2
.sym 30237 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 30238 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 30239 soc.cpu.mem_rdata_latched[5]
.sym 30240 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30243 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 30244 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30245 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 30246 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 30249 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0
.sym 30250 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 30251 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2
.sym 30252 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1
.sym 30255 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 30256 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 30257 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_I1_I0
.sym 30258 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30273 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 30274 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 30275 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 30276 soc.cpu.mem_rdata_latched[4]
.sym 30284 CLK12$SB_IO_IN_$glb_clk
.sym 30286 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 30287 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30288 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 30289 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 30290 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 30291 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 30292 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 30293 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2
.sym 30296 gpio_led_r[6]
.sym 30297 soc.cpu.mem_rdata_q[22]
.sym 30304 soc.cpu.mem_rdata_q[23]
.sym 30306 soc.cpu.mem_rdata_q[27]
.sym 30307 iomem_wdata[11]
.sym 30308 $PACKER_VCC_NET
.sym 30309 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 30310 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 30311 soc.cpu.mem_rdata_q[23]
.sym 30312 soc.simpleuart_reg_div_do[11]
.sym 30313 soc.cpu.mem_rdata_q[31]
.sym 30315 soc.cpu.mem_rdata_q[28]
.sym 30318 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 30319 soc.cpu.mem_rdata_q[31]
.sym 30321 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E
.sym 30328 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30329 soc.cpu.mem_rdata_q[23]
.sym 30331 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30332 iomem_wdata[14]
.sym 30333 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 30336 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30337 soc.cpu.mem_rdata_q[12]
.sym 30338 gpio_led_r_SB_DFFESR_Q_E
.sym 30340 soc.cpu.mem_rdata_latched[12]
.sym 30341 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 30343 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 30344 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30348 soc.cpu.mem_rdata_latched[2]
.sym 30351 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 30352 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 30353 soc.cpu.mem_xfer
.sym 30354 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 30355 soc.cpu.mem_rdata_latched[3]
.sym 30357 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 30358 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2
.sym 30361 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30362 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2
.sym 30363 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 30366 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 30369 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30372 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 30373 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30374 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 30375 soc.cpu.mem_rdata_latched[2]
.sym 30378 iomem_wdata[14]
.sym 30384 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 30385 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 30386 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30387 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 30390 soc.cpu.mem_rdata_latched[3]
.sym 30391 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 30392 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30393 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 30396 soc.cpu.mem_rdata_q[23]
.sym 30398 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 30399 soc.cpu.mem_xfer
.sym 30402 soc.cpu.mem_rdata_q[12]
.sym 30404 soc.cpu.mem_xfer
.sym 30405 soc.cpu.mem_rdata_latched[12]
.sym 30406 gpio_led_r_SB_DFFESR_Q_E
.sym 30407 CLK12$SB_IO_IN_$glb_clk
.sym 30408 resetn_SB_LUT4_I3_O_$glb_sr
.sym 30409 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 30410 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 30411 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 30412 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 30413 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 30414 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2
.sym 30415 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30416 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 30419 soc.cpu.cpuregs.wen_SB_LUT4_O_I1
.sym 30421 soc.cpu.mem_rdata_q[25]
.sym 30423 soc.cpu.mem_rdata_q[12]
.sym 30424 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 30425 iomem_wdata[27]
.sym 30426 gpio_led_r_SB_DFFESR_Q_E
.sym 30428 soc.cpu.mem_rdata_latched[12]
.sym 30429 gpio_led_r[6]
.sym 30430 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30431 soc.simpleuart_reg_div_do[11]
.sym 30432 soc.cpu.mem_rdata_q[30]
.sym 30434 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 30435 soc.cpu.mem_rdata_q[20]
.sym 30436 resetn
.sym 30437 soc.cpu.mem_rdata_latched[5]
.sym 30439 soc.cpu.mem_rdata_q[21]
.sym 30440 soc.cpu.mem_rdata_q[13]
.sym 30441 iomem_wdata[16]
.sym 30442 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 30443 soc.cpu.mem_xfer
.sym 30450 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I3
.sym 30451 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30452 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I1
.sym 30454 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 30455 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I2
.sym 30457 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2
.sym 30459 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I3
.sym 30460 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 30461 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 30464 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 30465 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 30466 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1
.sym 30467 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 30475 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 30476 soc.cpu.mem_rdata_latched[12]
.sym 30483 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 30484 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30485 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 30486 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 30489 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30490 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 30491 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 30492 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 30495 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1
.sym 30496 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 30497 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 30503 soc.cpu.mem_rdata_latched[12]
.sym 30504 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 30513 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2
.sym 30514 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I3
.sym 30516 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I1
.sym 30525 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I2
.sym 30526 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I3
.sym 30530 CLK12$SB_IO_IN_$glb_clk
.sym 30532 soc.cpu.instr_auipc
.sym 30533 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 30534 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 30535 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 30536 soc.cpu.is_alu_reg_imm
.sym 30537 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E
.sym 30538 soc.cpu.instr_jal
.sym 30539 soc.cpu.instr_lui
.sym 30543 soc.cpu.cpuregs_waddr[0]
.sym 30545 gpio_led_r[3]
.sym 30546 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1
.sym 30548 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 30556 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 30557 soc.cpu.is_alu_reg_imm
.sym 30559 soc.cpu.mem_rdata_q[9]
.sym 30560 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 30561 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 30562 soc.cpu.mem_rdata_latched[12]
.sym 30563 soc.cpu.mem_rdata_q[13]
.sym 30565 soc.cpu.instr_auipc
.sym 30566 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 30567 soc.cpu.cpuregs_waddr[1]
.sym 30575 soc.cpu.mem_rdata_q[22]
.sym 30579 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 30581 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30582 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 30586 soc.cpu.mem_rdata_q[20]
.sym 30588 soc.cpu.mem_rdata_q[21]
.sym 30591 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E
.sym 30597 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 30598 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1
.sym 30600 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 30603 soc.cpu.mem_xfer
.sym 30613 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 30614 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 30615 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1
.sym 30618 soc.cpu.mem_rdata_q[21]
.sym 30619 soc.cpu.mem_xfer
.sym 30621 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30642 soc.cpu.mem_rdata_q[22]
.sym 30643 soc.cpu.mem_xfer
.sym 30644 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 30648 soc.cpu.mem_xfer
.sym 30649 soc.cpu.mem_rdata_q[20]
.sym 30651 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 30652 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E
.sym 30653 CLK12$SB_IO_IN_$glb_clk
.sym 30654 resetn_SB_LUT4_I3_O_$glb_sr
.sym 30655 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 30656 soc.cpu.decoded_imm[4]
.sym 30657 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 30658 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 30659 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 30660 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 30661 soc.cpu.decoded_imm_SB_DFFESR_Q_27_D_SB_LUT4_O_I1
.sym 30662 soc.cpu.decoded_imm_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 30665 soc.cpu.cpuregs_waddr[1]
.sym 30668 soc.cpu.instr_jal
.sym 30670 soc.cpu.mem_rdata_latched[5]
.sym 30672 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 30674 soc.cpu.mem_rdata_q[30]
.sym 30675 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 30676 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 30678 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 30679 soc.cpu.mem_rdata_q[22]
.sym 30680 soc.cpu.mem_rdata_latched[2]
.sym 30681 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 30682 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 30683 soc.cpu.mem_rdata_latched[2]
.sym 30684 soc.cpu.cpu_state[3]
.sym 30685 soc.cpu.cpuregs_waddr[4]
.sym 30687 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 30689 soc.cpu.instr_lui
.sym 30690 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30697 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 30698 soc.cpu.cpuregs_waddr[0]
.sym 30704 soc.cpu.decoded_rd[1]
.sym 30705 soc.cpu.decoded_rd[0]
.sym 30707 soc.cpu.cpuregs_waddr[1]
.sym 30714 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 30718 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 30720 soc.cpu.latched_rd_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 30723 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 30725 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 30729 soc.cpu.cpuregs_waddr[0]
.sym 30730 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 30731 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 30741 soc.cpu.decoded_rd[0]
.sym 30743 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 30744 soc.cpu.latched_rd_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 30747 soc.cpu.decoded_rd[1]
.sym 30748 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 30750 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 30765 soc.cpu.cpuregs_waddr[1]
.sym 30766 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 30767 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 30775 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 30776 CLK12$SB_IO_IN_$glb_clk
.sym 30777 resetn_SB_LUT4_I3_O_$glb_sr
.sym 30778 soc.cpu.decoded_imm_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 30779 soc.cpu.cpuregs_waddr[4]
.sym 30780 soc.cpu.cpuregs_waddr[2]
.sym 30781 soc.cpu.latched_stalu
.sym 30782 soc.cpu.decoded_imm_SB_DFFESR_Q_30_D_SB_LUT4_O_I1
.sym 30783 soc.cpu.cpuregs_waddr[3]
.sym 30784 soc.cpu.decoded_imm_SB_DFFESR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 30785 soc.cpu.decoded_imm_SB_DFFESR_Q_29_D_SB_LUT4_O_I1
.sym 30788 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 30789 iomem_wdata[29]
.sym 30790 soc.cpu.decoded_rd[1]
.sym 30792 gpio_led_g[6]
.sym 30793 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 30794 gpio_led_g[5]
.sym 30795 gpio_led_g_SB_DFFESR_Q_E
.sym 30796 soc.cpu.mem_rdata_latched[5]
.sym 30797 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30799 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 30801 soc.cpu.decoded_rd[0]
.sym 30802 soc.cpu.irq_state[0]
.sym 30803 soc.cpu.cpuregs_waddr[0]
.sym 30804 soc.cpu.mem_rdata_q[23]
.sym 30805 soc.cpu.cpuregs_waddr[3]
.sym 30806 soc.cpu.mem_rdata_q[31]
.sym 30807 soc.cpu.mem_rdata_q[28]
.sym 30808 soc.cpu.irq_state[1]
.sym 30809 soc.cpu.mem_xfer
.sym 30810 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 30811 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 30812 soc.cpu.mem_rdata_q[31]
.sym 30813 soc.cpu.cpuregs_waddr[4]
.sym 30821 resetn
.sym 30834 soc.cpu.cpuregs.wen_SB_LUT4_O_I1
.sym 30838 soc.cpu.irq_state_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 30839 resetn_SB_LUT4_I2_O
.sym 30842 soc.cpu.irq_state[1]
.sym 30844 soc.cpu.cpu_state[3]
.sym 30846 soc.cpu.irq_state_SB_DFFESR_Q_E
.sym 30847 soc.cpu.irq_state[0]
.sym 30852 resetn_SB_LUT4_I2_O
.sym 30854 soc.cpu.cpu_state[3]
.sym 30858 soc.cpu.irq_state_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 30860 soc.cpu.irq_state[0]
.sym 30871 resetn
.sym 30872 soc.cpu.irq_state_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 30878 soc.cpu.cpuregs.wen_SB_LUT4_O_I1
.sym 30894 soc.cpu.irq_state[0]
.sym 30896 soc.cpu.irq_state[1]
.sym 30898 soc.cpu.irq_state_SB_DFFESR_Q_E
.sym 30899 CLK12$SB_IO_IN_$glb_clk
.sym 30900 resetn_SB_LUT4_I3_O_$glb_sr
.sym 30901 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 30902 soc.cpu.decoded_imm_SB_DFFESR_Q_28_D_SB_LUT4_O_I0
.sym 30903 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O
.sym 30904 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 30905 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 30906 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30907 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30908 soc.cpu.cpuregs_raddr2[3]
.sym 30911 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 30912 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 30914 gpio_led_g[3]
.sym 30916 soc.cpu.latched_stalu
.sym 30917 gpio_led_g[7]
.sym 30918 soc.cpu.decoded_rd[2]
.sym 30921 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 30922 soc.cpu.mem_rdata_q[20]
.sym 30923 soc.cpu.irq_state[0]
.sym 30924 soc.cpu.cpuregs_waddr[2]
.sym 30925 soc.cpu.cpuregs_waddr[2]
.sym 30926 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 30927 soc.cpu.latched_stalu
.sym 30928 resetn
.sym 30929 soc.cpu.compressed_instr
.sym 30930 soc.cpu.irq_state[0]
.sym 30931 soc.cpu.mem_rdata_q[21]
.sym 30932 soc.cpu.cpuregs_raddr2[3]
.sym 30933 iomem_wdata[16]
.sym 30934 soc.cpu.trap_SB_LUT4_I1_I3
.sym 30936 soc.cpu.instr_waitirq
.sym 30943 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 30944 resetn
.sym 30946 soc.cpu.irq_state[0]
.sym 30949 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 30951 soc.cpu.mem_rdata_q[22]
.sym 30952 soc.cpu.cpuregs_waddr[2]
.sym 30954 soc.cpu.instr_jal
.sym 30955 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 30957 soc.cpu.irq_state[1]
.sym 30963 soc.cpu.cpu_state[1]
.sym 30966 soc.cpu.mem_rdata_q[23]
.sym 30971 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 30972 soc.cpu.decoder_trigger
.sym 30973 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 30975 soc.cpu.irq_state[0]
.sym 30976 soc.cpu.cpuregs_waddr[2]
.sym 30977 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 30978 soc.cpu.cpu_state[1]
.sym 30981 soc.cpu.cpu_state[1]
.sym 30984 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 30987 resetn
.sym 30988 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 31000 soc.cpu.decoder_trigger
.sym 31001 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 31002 soc.cpu.instr_jal
.sym 31007 soc.cpu.mem_rdata_q[23]
.sym 31008 soc.cpu.mem_rdata_q[22]
.sym 31012 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 31013 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 31014 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 31018 soc.cpu.irq_state[0]
.sym 31020 soc.cpu.irq_state[1]
.sym 31022 CLK12$SB_IO_IN_$glb_clk
.sym 31023 resetn_SB_LUT4_I3_O_$glb_sr
.sym 31024 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 31025 soc.cpu.decoded_imm_j[1]
.sym 31026 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 31027 soc.cpu.decoded_imm_j[13]
.sym 31028 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 31029 soc.cpu.decoded_imm_j[3]
.sym 31030 soc.cpu.decoded_imm_j[4]
.sym 31031 soc.cpu.decoded_imm_j[2]
.sym 31034 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 31037 soc.cpu.mem_rdata_latched[1]
.sym 31038 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 31043 soc.cpu.mem_rdata_latched[5]
.sym 31047 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 31048 soc.cpu.cpuregs_waddr[1]
.sym 31049 soc.cpu.mem_do_rinst
.sym 31050 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 31051 soc.cpu.mem_rdata_q[13]
.sym 31052 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 31053 soc.cpu.instr_auipc
.sym 31054 soc.cpu.cpuregs_raddr2[2]
.sym 31055 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 31056 soc.cpu.mem_rdata_q[13]
.sym 31057 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 31058 soc.cpu.decoder_trigger
.sym 31059 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 31065 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 31066 soc.cpu.mem_rdata_q[29]
.sym 31067 soc.cpu.latched_compr_SB_DFFE_Q_E
.sym 31068 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 31069 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 31071 soc.cpu.do_waitirq
.sym 31072 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 31073 soc.cpu.irq_state[0]
.sym 31078 soc.cpu.mem_rdata_q[30]
.sym 31079 soc.cpu.do_waitirq
.sym 31080 soc.cpu.instr_jal
.sym 31082 soc.cpu.do_waitirq_SB_LUT4_I3_O
.sym 31083 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 31084 soc.cpu.mem_rdata_q[31]
.sym 31085 soc.cpu.cpu_state[1]
.sym 31089 soc.cpu.compressed_instr
.sym 31092 soc.cpu.decoder_trigger
.sym 31096 soc.cpu.instr_waitirq
.sym 31099 soc.cpu.compressed_instr
.sym 31104 soc.cpu.irq_state[0]
.sym 31105 soc.cpu.decoder_trigger
.sym 31107 soc.cpu.do_waitirq
.sym 31110 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 31111 soc.cpu.mem_rdata_q[29]
.sym 31112 soc.cpu.mem_rdata_q[30]
.sym 31113 soc.cpu.mem_rdata_q[31]
.sym 31117 soc.cpu.instr_jal
.sym 31119 soc.cpu.decoder_trigger
.sym 31122 soc.cpu.cpu_state[1]
.sym 31123 soc.cpu.do_waitirq_SB_LUT4_I3_O
.sym 31124 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 31125 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 31128 soc.cpu.do_waitirq
.sym 31129 soc.cpu.decoder_trigger
.sym 31131 soc.cpu.instr_waitirq
.sym 31134 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 31135 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 31140 soc.cpu.mem_rdata_q[31]
.sym 31141 soc.cpu.mem_rdata_q[30]
.sym 31142 soc.cpu.mem_rdata_q[29]
.sym 31143 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 31144 soc.cpu.latched_compr_SB_DFFE_Q_E
.sym 31145 CLK12$SB_IO_IN_$glb_clk
.sym 31147 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 31148 soc.cpu.cpuregs_raddr2[2]
.sym 31149 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 31150 soc.cpu.decoder_trigger
.sym 31151 soc.cpu.cpuregs_raddr2[1]
.sym 31152 soc.cpu.cpu_state[6]
.sym 31153 soc.cpu.cpuregs_raddr2[0]
.sym 31154 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 31155 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 31157 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 31160 soc.cpu.decoded_imm_j[14]
.sym 31161 soc.cpu.mem_rdata_latched[5]
.sym 31162 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 31165 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 31166 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 31167 soc.cpu.irq_state[0]
.sym 31169 soc.cpu.mem_rdata_latched[12]
.sym 31170 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 31171 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 31172 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 31173 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 31174 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 31175 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 31176 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 31177 soc.cpu.decoded_imm_j[3]
.sym 31178 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 31179 soc.cpu.cpu_state[2]
.sym 31180 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 31181 soc.cpu.instr_lui
.sym 31182 soc.cpu.cpuregs_waddr[4]
.sym 31190 soc.cpu.irq_active_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 31192 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 31193 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 31194 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 31195 soc.cpu.cpu_state[1]
.sym 31197 soc.cpu.mem_rdata_q[12]
.sym 31200 soc.cpu.irq_state[0]
.sym 31201 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 31202 soc.cpu.instr_retirq
.sym 31205 soc.cpu.cpu_state[2]
.sym 31206 soc.cpu.latched_branch
.sym 31208 soc.cpu.cpu_state[5]
.sym 31209 soc.cpu.cpu_state[6]
.sym 31210 soc.cpu.mem_rdata_q[14]
.sym 31211 soc.cpu.mem_rdata_q[13]
.sym 31213 resetn_SB_LUT4_I2_O
.sym 31214 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 31215 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 31216 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 31217 soc.cpu.irq_active
.sym 31221 soc.cpu.mem_rdata_q[14]
.sym 31222 soc.cpu.mem_rdata_q[13]
.sym 31223 soc.cpu.mem_rdata_q[12]
.sym 31227 soc.cpu.cpu_state[1]
.sym 31228 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 31229 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 31230 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 31234 soc.cpu.instr_retirq
.sym 31236 soc.cpu.cpu_state[2]
.sym 31239 soc.cpu.cpu_state[2]
.sym 31242 resetn_SB_LUT4_I2_O
.sym 31245 soc.cpu.latched_branch
.sym 31246 soc.cpu.instr_retirq
.sym 31248 soc.cpu.cpu_state[2]
.sym 31251 soc.cpu.irq_state[0]
.sym 31252 soc.cpu.irq_active
.sym 31253 soc.cpu.cpu_state[1]
.sym 31254 soc.cpu.irq_active_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 31258 soc.cpu.cpu_state[6]
.sym 31259 soc.cpu.cpu_state[5]
.sym 31263 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 31265 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 31266 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 31267 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 31268 CLK12$SB_IO_IN_$glb_clk
.sym 31269 resetn_SB_LUT4_I3_O_$glb_sr
.sym 31270 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 31271 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 31272 soc.cpu.decoded_imm_j[31]
.sym 31273 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 31274 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 31275 soc.cpu.decoded_imm_j[30]
.sym 31276 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 31277 soc.cpu.decoded_imm_j[27]
.sym 31280 soc.cpu.cpuregs.wen
.sym 31282 soc.cpu.cpu_state[4]
.sym 31283 soc.cpu.cpuregs_raddr2[0]
.sym 31285 soc.cpu.irq_state[1]
.sym 31286 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 31287 soc.cpu.mem_rdata_q[27]
.sym 31288 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 31290 soc.cpu.mem_do_wdata
.sym 31294 soc.cpu.mem_rdata_q[31]
.sym 31295 soc.cpu.mem_rdata_q[28]
.sym 31296 soc.cpu.decoder_trigger
.sym 31297 soc.cpu.mem_rdata_q[31]
.sym 31298 soc.cpu.decoded_imm_j[8]
.sym 31299 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 31300 soc.cpu.cpu_state[6]
.sym 31301 soc.cpu.cpuregs_waddr[4]
.sym 31302 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 31303 soc.cpu.cpuregs_waddr[0]
.sym 31304 soc.cpu.decoded_imm_j[9]
.sym 31305 soc.cpu.cpuregs_waddr[3]
.sym 31313 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 31314 soc.cpu.cpuregs.wen_SB_LUT4_O_I1
.sym 31316 soc.cpu.irq_active
.sym 31318 soc.cpu.irq_delay_SB_LUT4_I3_O
.sym 31320 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 31321 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 31322 soc.cpu.decoder_trigger
.sym 31324 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 31325 soc.cpu.irq_delay
.sym 31326 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 31327 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 31335 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 31344 soc.cpu.decoder_trigger
.sym 31346 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 31347 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 31351 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 31353 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 31356 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 31358 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 31363 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 31365 soc.cpu.decoder_trigger
.sym 31370 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 31371 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 31374 soc.cpu.cpuregs.wen_SB_LUT4_O_I1
.sym 31375 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 31376 soc.cpu.irq_delay_SB_LUT4_I3_O
.sym 31381 soc.cpu.irq_active
.sym 31386 soc.cpu.irq_delay
.sym 31388 soc.cpu.irq_active
.sym 31389 soc.cpu.decoder_trigger
.sym 31390 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 31391 CLK12$SB_IO_IN_$glb_clk
.sym 31392 resetn_SB_LUT4_I3_O_$glb_sr
.sym 31393 soc.cpu.decoded_imm_j[24]
.sym 31394 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_R
.sym 31395 soc.cpu.decoded_imm_j[23]
.sym 31396 soc.cpu.decoded_imm_j[21]
.sym 31397 soc.cpu.decoded_imm_j[26]
.sym 31398 soc.cpu.decoded_imm_j[20]
.sym 31399 soc.cpu.decoded_imm_j[25]
.sym 31400 soc.cpu.decoded_imm_j[28]
.sym 31403 iomem_wdata[13]
.sym 31405 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 31406 soc.cpu.mem_rdata_q[21]
.sym 31410 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 31411 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 31414 soc.cpu.mem_do_wdata
.sym 31416 soc.cpu.cpuregs_waddr[2]
.sym 31417 iomem_wdata[16]
.sym 31418 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 31419 soc.cpu.mem_rdata_q[21]
.sym 31420 resetn
.sym 31421 soc.cpu.irq_pending[1]
.sym 31422 soc.cpu.cpuregs_waddr[2]
.sym 31423 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 31424 soc.cpu.cpuregs_raddr2[3]
.sym 31425 iomem_wdata[11]
.sym 31426 soc.cpu.cpuregs_raddr2[1]
.sym 31427 soc.cpu.latched_stalu
.sym 31435 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 31436 resetn
.sym 31437 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 31438 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1
.sym 31439 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 31440 soc.cpu.latched_branch
.sym 31443 soc.cpu.irq_mask[1]
.sym 31444 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 31448 soc.cpu.cpuregs.wen_SB_LUT4_O_I1
.sym 31449 soc.cpu.irq_state[1]
.sym 31451 soc.cpu.cpu_state[3]
.sym 31452 soc.cpu.irq_pending_SB_DFFESR_Q_29_E
.sym 31453 soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I1
.sym 31456 soc.cpu.irq_pending[1]
.sym 31458 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O
.sym 31459 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 31469 soc.cpu.irq_state[1]
.sym 31470 soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I1
.sym 31473 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 31475 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 31479 soc.cpu.irq_state[1]
.sym 31480 soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I1
.sym 31481 resetn
.sym 31485 soc.cpu.cpu_state[3]
.sym 31486 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1
.sym 31491 resetn
.sym 31492 soc.cpu.cpuregs.wen_SB_LUT4_O_I1
.sym 31493 soc.cpu.latched_branch
.sym 31503 soc.cpu.irq_mask[1]
.sym 31504 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O
.sym 31505 soc.cpu.irq_pending[1]
.sym 31506 soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I1
.sym 31509 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 31511 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 31512 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 31513 soc.cpu.irq_pending_SB_DFFESR_Q_29_E
.sym 31514 CLK12$SB_IO_IN_$glb_clk
.sym 31515 resetn_SB_LUT4_I3_O_$glb_sr
.sym 31516 soc.cpu.decoded_imm[11]
.sym 31517 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_I2
.sym 31518 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 31519 soc.cpu.decoded_imm_SB_DFFESR_Q_20_D_SB_LUT4_O_I0
.sym 31520 soc.cpu.decoded_imm_SB_DFFESR_Q_7_D_SB_LUT4_O_I0
.sym 31521 soc.cpu.decoded_imm_SB_DFFESR_Q_18_D_SB_LUT4_O_I0
.sym 31522 soc.cpu.decoded_imm_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.sym 31524 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 31526 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 31527 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 31531 soc.cpu.mem_wordsize[2]
.sym 31532 soc.cpu.instr_sw_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 31533 soc.cpu.mem_wordsize[1]
.sym 31534 $PACKER_VCC_NET
.sym 31535 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 31536 soc.cpu.irq_state[1]
.sym 31537 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_R
.sym 31538 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3
.sym 31540 soc.cpu.decoded_imm_j[23]
.sym 31541 soc.cpu.mem_rdata_q[13]
.sym 31542 soc.cpu.cpuregs_raddr2[2]
.sym 31543 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 31544 soc.cpu.decoded_imm_j[26]
.sym 31545 soc.cpu.instr_auipc
.sym 31546 soc.cpu.decoded_imm_j[20]
.sym 31548 soc.cpu.decoded_imm_j[25]
.sym 31549 soc.cpu.decoded_imm[11]
.sym 31550 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3
.sym 31551 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_I2
.sym 31559 soc.cpu.cpuregs.wen_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31562 soc.cpu.irq_state[0]
.sym 31565 soc.cpu.cpuregs.wen_SB_LUT4_O_I0
.sym 31566 soc.cpu.cpuregs.wen
.sym 31567 soc.cpu.instr_jal
.sym 31568 soc.cpu.decoder_trigger
.sym 31571 soc.cpu.cpuregs_waddr[4]
.sym 31572 soc.cpu.latched_branch
.sym 31574 soc.cpu.cpuregs_waddr[1]
.sym 31575 soc.cpu.cpuregs_waddr[3]
.sym 31577 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_R
.sym 31578 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 31580 resetn
.sym 31581 soc.cpu.latched_store
.sym 31582 soc.cpu.cpuregs_waddr[2]
.sym 31583 soc.cpu.cpu_state[1]
.sym 31586 soc.cpu.cpuregs.wen_SB_LUT4_O_I1
.sym 31588 soc.cpu.cpuregs_waddr[0]
.sym 31590 soc.cpu.cpuregs_waddr[3]
.sym 31591 soc.cpu.cpu_state[1]
.sym 31592 soc.cpu.cpuregs.wen_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31593 resetn
.sym 31596 soc.cpu.latched_store
.sym 31597 soc.cpu.cpuregs.wen_SB_LUT4_O_I1
.sym 31598 soc.cpu.cpuregs.wen_SB_LUT4_O_I0
.sym 31599 soc.cpu.latched_branch
.sym 31602 soc.cpu.cpuregs_waddr[2]
.sym 31603 soc.cpu.cpuregs_waddr[4]
.sym 31604 soc.cpu.cpuregs_waddr[0]
.sym 31605 soc.cpu.cpuregs_waddr[1]
.sym 31608 soc.cpu.irq_state[0]
.sym 31610 soc.cpu.latched_store
.sym 31611 soc.cpu.latched_branch
.sym 31615 soc.cpu.latched_store
.sym 31616 soc.cpu.latched_branch
.sym 31621 soc.cpu.cpuregs.wen
.sym 31626 soc.cpu.latched_branch
.sym 31627 soc.cpu.latched_store
.sym 31632 soc.cpu.instr_jal
.sym 31633 soc.cpu.decoder_trigger
.sym 31634 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 31637 CLK12$SB_IO_IN_$glb_clk
.sym 31638 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_R
.sym 31639 soc.cpu.mem_la_secondword_SB_LUT4_I2_I1
.sym 31640 soc.cpu.decoded_imm[28]
.sym 31641 soc.cpu.decoded_imm[31]
.sym 31642 soc.cpu.decoded_imm_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 31643 soc.cpu.decoded_imm_SB_DFFESR_Q_10_D_SB_LUT4_O_I0
.sym 31644 soc.cpu.decoded_imm[21]
.sym 31645 soc.cpu.decoded_imm[13]
.sym 31646 soc.cpu.decoded_imm[24]
.sym 31649 soc.cpu.reg_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 31651 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 31652 soc.cpu.instr_jal
.sym 31653 soc.cpu.mem_rdata_q[7]
.sym 31655 soc.cpu.mem_wordsize[1]
.sym 31656 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 31657 soc.cpu.instr_jal
.sym 31659 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 31660 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 31661 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 31662 soc.cpu.cpu_state[4]
.sym 31663 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 31664 soc.cpu.decoded_imm_j[3]
.sym 31665 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 31666 soc.cpu.instr_lui
.sym 31667 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 31668 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 31669 iomem_wdata[31]
.sym 31670 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 31671 soc.cpu.decoded_imm[20]
.sym 31672 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 31673 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 31674 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 31681 soc.cpu.decoded_imm_SB_DFFESR_Q_8_D_SB_LUT4_O_I0
.sym 31682 soc.cpu.instr_lui
.sym 31683 soc.cpu.mem_rdata_q[20]
.sym 31684 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 31685 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 31686 soc.cpu.decoded_imm_SB_DFFESR_Q_11_D_SB_LUT4_O_I0
.sym 31691 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 31692 soc.cpu.mem_rdata_q[23]
.sym 31700 soc.cpu.decoded_imm_j[23]
.sym 31705 soc.cpu.mem_rdata_q[31]
.sym 31706 soc.cpu.decoded_imm_j[20]
.sym 31708 soc.cpu.instr_jal
.sym 31710 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 31711 soc.cpu.instr_auipc
.sym 31713 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 31714 soc.cpu.decoded_imm_j[20]
.sym 31715 soc.cpu.decoded_imm_SB_DFFESR_Q_11_D_SB_LUT4_O_I0
.sym 31716 soc.cpu.instr_jal
.sym 31719 soc.cpu.mem_rdata_q[23]
.sym 31720 soc.cpu.instr_auipc
.sym 31721 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 31722 soc.cpu.instr_lui
.sym 31739 soc.cpu.mem_rdata_q[31]
.sym 31740 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 31749 soc.cpu.instr_auipc
.sym 31750 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 31751 soc.cpu.instr_lui
.sym 31752 soc.cpu.mem_rdata_q[20]
.sym 31755 soc.cpu.decoded_imm_SB_DFFESR_Q_8_D_SB_LUT4_O_I0
.sym 31756 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 31757 soc.cpu.instr_jal
.sym 31758 soc.cpu.decoded_imm_j[23]
.sym 31759 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 31760 CLK12$SB_IO_IN_$glb_clk
.sym 31761 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O_$glb_sr
.sym 31762 soc.cpu.decoded_imm_SB_DFFESR_Q_4_D_SB_LUT4_O_I0
.sym 31763 soc.cpu.decoded_imm[2]
.sym 31764 soc.cpu.decoded_imm[27]
.sym 31765 soc.cpu.decoded_imm[9]
.sym 31766 soc.cpu.decoded_imm[1]
.sym 31767 soc.cpu.decoded_imm[10]
.sym 31768 soc.cpu.decoded_imm[30]
.sym 31769 soc.cpu.decoded_imm[8]
.sym 31770 soc.cpu.mem_rdata_q[22]
.sym 31772 gpio_led_r[6]
.sym 31773 soc.cpu.cpuregs_wrdata[11]
.sym 31774 iomem_wdata[24]
.sym 31775 soc.cpu.decoded_imm[13]
.sym 31776 soc.cpu.latched_is_lh
.sym 31777 soc.cpu.reg_out[1]
.sym 31778 iomem_wdata[11]
.sym 31779 soc.cpu.decoded_imm[24]
.sym 31780 soc.cpu.latched_is_lb
.sym 31781 soc.cpu.mem_la_secondword_SB_LUT4_I2_I1
.sym 31782 soc.cpu.reg_out[0]
.sym 31783 soc.cpu.mem_wordsize[1]
.sym 31784 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 31785 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 31786 soc.cpu.reg_next_pc[1]
.sym 31788 soc.cpu.mem_rdata_q[28]
.sym 31789 soc.cpu.decoded_imm_j[9]
.sym 31790 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 31791 soc.cpu.mem_rdata_q[31]
.sym 31792 soc.cpu.decoded_imm[21]
.sym 31793 soc.cpu.reg_out[30]
.sym 31794 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 31795 soc.cpu.decoded_imm_j[8]
.sym 31796 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 31797 soc.cpu.decoded_imm[23]
.sym 31803 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 31806 soc.cpu.mem_rdata_q[21]
.sym 31807 soc.cpu.mem_rdata_q[26]
.sym 31808 soc.cpu.mem_rdata_q[25]
.sym 31809 soc.cpu.mem_rdata_q[20]
.sym 31811 soc.cpu.mem_rdata_q[30]
.sym 31812 soc.cpu.latched_stalu
.sym 31813 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 31814 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 31816 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 31819 soc.cpu.reg_out[1]
.sym 31822 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 31823 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 31826 soc.cpu.instr_lui
.sym 31827 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 31830 soc.cpu.instr_auipc
.sym 31833 soc.cpu.alu_out_q[1]
.sym 31836 soc.cpu.instr_auipc
.sym 31837 soc.cpu.instr_lui
.sym 31838 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 31839 soc.cpu.mem_rdata_q[25]
.sym 31848 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 31849 soc.cpu.mem_rdata_q[30]
.sym 31850 soc.cpu.instr_auipc
.sym 31851 soc.cpu.instr_lui
.sym 31854 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 31855 soc.cpu.mem_rdata_q[26]
.sym 31856 soc.cpu.instr_lui
.sym 31857 soc.cpu.instr_auipc
.sym 31866 soc.cpu.alu_out_q[1]
.sym 31867 soc.cpu.reg_out[1]
.sym 31869 soc.cpu.latched_stalu
.sym 31872 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 31873 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 31874 soc.cpu.mem_rdata_q[20]
.sym 31875 soc.cpu.mem_rdata_q[21]
.sym 31878 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 31879 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 31881 soc.cpu.mem_rdata_q[20]
.sym 31882 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 31883 CLK12$SB_IO_IN_$glb_clk
.sym 31886 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 31887 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 31888 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 31889 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 31890 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 31891 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 31892 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 31894 soc.cpu.decoded_imm[10]
.sym 31895 soc.cpu.decoded_imm[10]
.sym 31896 soc.cpu.pcpi_rs2[29]
.sym 31897 soc.cpu.pcpi_rs1[16]
.sym 31899 soc.cpu.mem_rdata_q[27]
.sym 31900 soc.cpu.decoded_imm_j[9]
.sym 31901 soc.cpu.reg_next_pc[5]
.sym 31902 soc.cpu.decoded_imm[8]
.sym 31903 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 31904 soc.cpu.cpu_state[3]
.sym 31906 gpio_led_r[7]
.sym 31907 gpio_led_r[5]
.sym 31908 soc.cpu.reg_pc[0]
.sym 31909 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I1
.sym 31910 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 31911 soc.cpu.is_lui_auipc_jal
.sym 31912 soc.cpu.latched_stalu
.sym 31913 soc.cpu.decoded_imm[1]
.sym 31914 soc.cpu.decoded_imm[31]
.sym 31915 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 31916 soc.cpu.cpuregs_raddr2[3]
.sym 31917 soc.cpu.decoded_imm[30]
.sym 31919 soc.cpu.cpuregs_raddr2[1]
.sym 31920 resetn
.sym 31926 soc.cpu.reg_next_pc[1]
.sym 31927 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 31928 soc.cpu.pcpi_rs2[13]
.sym 31929 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 31930 soc.cpu.alu_out_q[30]
.sym 31931 soc.cpu.compressed_instr
.sym 31934 soc.cpu.mem_wordsize[2]
.sym 31936 soc.cpu.latched_stalu
.sym 31937 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 31938 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 31939 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3
.sym 31942 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 31944 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 31945 soc.cpu.alu_out_q[30]
.sym 31947 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 31949 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 31950 soc.cpu.cpuregs.wen_SB_LUT4_O_I1
.sym 31951 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 31952 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I0
.sym 31953 soc.cpu.reg_out[30]
.sym 31955 soc.cpu.mem_wordsize[1]
.sym 31957 soc.cpu.pcpi_rs2[29]
.sym 31960 soc.cpu.compressed_instr
.sym 31962 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 31965 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 31966 soc.cpu.reg_out[30]
.sym 31967 soc.cpu.latched_stalu
.sym 31968 soc.cpu.alu_out_q[30]
.sym 31971 soc.cpu.pcpi_rs2[29]
.sym 31972 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I0
.sym 31973 soc.cpu.mem_wordsize[1]
.sym 31974 soc.cpu.mem_wordsize[2]
.sym 31977 soc.cpu.cpuregs.wen_SB_LUT4_O_I1
.sym 31979 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 31983 soc.cpu.reg_out[30]
.sym 31984 soc.cpu.alu_out_q[30]
.sym 31985 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 31986 soc.cpu.latched_stalu
.sym 31989 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 31990 soc.cpu.reg_next_pc[1]
.sym 31991 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 31992 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3
.sym 31995 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 31996 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 31997 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 31998 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 32002 soc.cpu.pcpi_rs2[13]
.sym 32003 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I0
.sym 32004 soc.cpu.mem_wordsize[1]
.sym 32005 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 32006 CLK12$SB_IO_IN_$glb_clk
.sym 32008 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32009 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32010 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32011 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32012 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32013 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32014 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32015 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32016 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 32019 soc.cpu.cpuregs_waddr[0]
.sym 32020 soc.cpu.decoded_imm[12]
.sym 32021 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32022 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 32023 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 32024 iomem_wdata[15]
.sym 32025 soc.cpu.reg_next_pc[14]
.sym 32026 soc.cpu.alu_out_q[30]
.sym 32027 soc.cpu.decoded_imm_j[5]
.sym 32028 soc.cpu.reg_out[11]
.sym 32029 soc.cpu.decoded_imm_j[7]
.sym 32030 gpio_led_r[4]
.sym 32031 soc.cpu.pcpi_rs1[14]
.sym 32032 soc.cpu.decoded_imm_j[26]
.sym 32033 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 32034 soc.cpu.cpuregs_raddr2[2]
.sym 32035 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 32036 soc.cpu.decoded_imm_j[25]
.sym 32037 soc.cpu.decoded_imm[0]
.sym 32038 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3
.sym 32040 soc.cpu.decoded_imm_j[25]
.sym 32041 soc.cpu.decoded_imm[11]
.sym 32042 soc.cpu.reg_pc_SB_DFFESR_Q_30_D
.sym 32043 soc.cpu.decoded_imm_j[20]
.sym 32049 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I2
.sym 32051 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 32052 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 32054 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 32056 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32057 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 32058 soc.cpu.reg_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1
.sym 32059 soc.cpu.reg_out[12]
.sym 32061 soc.cpu.reg_next_pc[12]
.sym 32062 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 32063 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1
.sym 32066 soc.cpu.latched_stalu
.sym 32067 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 32068 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 32069 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32070 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 32071 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 32072 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32074 soc.cpu.alu_out_q[12]
.sym 32075 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 32077 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 32079 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32083 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1
.sym 32084 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I2
.sym 32085 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 32088 soc.cpu.latched_stalu
.sym 32089 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 32090 soc.cpu.reg_out[12]
.sym 32091 soc.cpu.alu_out_q[12]
.sym 32094 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 32095 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32096 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 32097 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 32100 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 32101 soc.cpu.reg_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1
.sym 32102 soc.cpu.reg_next_pc[12]
.sym 32106 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 32107 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 32108 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 32109 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32112 soc.cpu.reg_out[12]
.sym 32113 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 32114 soc.cpu.latched_stalu
.sym 32115 soc.cpu.alu_out_q[12]
.sym 32118 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 32119 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32120 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 32121 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 32124 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 32125 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 32126 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 32127 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32128 resetn_SB_LUT4_I2_O_$glb_ce
.sym 32129 CLK12$SB_IO_IN_$glb_clk
.sym 32130 resetn_SB_LUT4_I3_O_$glb_sr
.sym 32131 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32132 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32133 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32134 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32135 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32136 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32137 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32138 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32141 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32142 soc.cpu.reg_pc[0]
.sym 32145 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I3_SB_LUT4_O_I0
.sym 32146 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 32147 soc.cpu.reg_out[12]
.sym 32149 soc.cpu.instr_rdinstr
.sym 32150 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32151 soc.cpu.decoded_imm_j[14]
.sym 32152 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 32153 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 32154 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32155 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 32156 soc.cpu.decoded_imm[20]
.sym 32157 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 32158 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 32159 soc.cpu.reg_next_pc[11]
.sym 32160 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 32161 soc.cpu.reg_next_pc[15]
.sym 32162 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 32163 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 32164 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 32165 soc.cpu.reg_next_pc[14]
.sym 32166 soc.cpu.instr_lui
.sym 32172 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I2
.sym 32174 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1
.sym 32175 soc.cpu.reg_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1
.sym 32176 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1
.sym 32177 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I2
.sym 32178 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1
.sym 32180 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I2
.sym 32182 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I2
.sym 32183 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32184 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I2
.sym 32186 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1
.sym 32187 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1
.sym 32188 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 32190 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 32191 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 32193 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 32194 soc.cpu.reg_next_pc[11]
.sym 32201 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 32202 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 32205 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 32207 soc.cpu.reg_next_pc[11]
.sym 32208 soc.cpu.reg_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1
.sym 32211 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I2
.sym 32212 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1
.sym 32214 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 32217 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1
.sym 32219 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 32220 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I2
.sym 32223 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 32224 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32225 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 32226 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 32229 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 32230 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I2
.sym 32231 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1
.sym 32237 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 32241 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I2
.sym 32242 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1
.sym 32243 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 32247 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I2
.sym 32248 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1
.sym 32250 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 32251 resetn_SB_LUT4_I2_O_$glb_ce
.sym 32252 CLK12$SB_IO_IN_$glb_clk
.sym 32253 resetn_SB_LUT4_I3_O_$glb_sr
.sym 32254 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32255 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32256 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32257 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32258 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32259 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32260 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32261 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 32264 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 32265 soc.cpu.pcpi_rs2[21]
.sym 32266 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 32267 soc.cpu.reg_pc[0]
.sym 32268 soc.cpu.reg_pc[1]
.sym 32269 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 32270 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I2
.sym 32271 soc.cpu.pcpi_rs1[4]
.sym 32272 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 32273 soc.cpu.reg_out[15]
.sym 32274 soc.cpu.alu_out_q[24]
.sym 32275 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32276 soc.cpu.reg_next_pc[12]
.sym 32277 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 32279 soc.cpu.reg_out[13]
.sym 32280 soc.cpu.pcpi_rs2[9]
.sym 32281 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 32282 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 32283 soc.cpu.decoded_imm[23]
.sym 32284 soc.cpu.decoded_imm[9]
.sym 32285 soc.cpu.pcpi_rs2[11]
.sym 32286 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I3
.sym 32287 soc.cpu.pcpi_rs1[7]
.sym 32288 gpio_led_b[1]
.sym 32289 soc.cpu.decoded_imm[21]
.sym 32296 soc.cpu.latched_stalu
.sym 32298 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1
.sym 32299 soc.cpu.reg_next_pc[0]
.sym 32300 soc.cpu.reg_pc[1]
.sym 32302 soc.cpu.latched_compr
.sym 32306 soc.cpu.reg_out[11]
.sym 32307 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 32308 soc.cpu.decoded_imm_j[0]
.sym 32310 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3
.sym 32311 soc.cpu.irq_state[1]
.sym 32312 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 32313 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 32314 soc.cpu.alu_out_q[11]
.sym 32315 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 32316 soc.cpu.reg_pc_SB_DFFESR_Q_30_D
.sym 32317 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32319 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 32320 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 32321 soc.cpu.reg_next_pc[30]
.sym 32324 soc.cpu.reg_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 32328 soc.cpu.irq_state[1]
.sym 32329 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1
.sym 32330 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3
.sym 32331 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 32335 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 32336 soc.cpu.reg_next_pc[30]
.sym 32337 soc.cpu.reg_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 32341 soc.cpu.reg_pc_SB_DFFESR_Q_30_D
.sym 32346 soc.cpu.latched_stalu
.sym 32347 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 32348 soc.cpu.alu_out_q[11]
.sym 32349 soc.cpu.reg_out[11]
.sym 32352 soc.cpu.decoded_imm_j[0]
.sym 32354 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 32355 soc.cpu.reg_pc_SB_DFFESR_Q_30_D
.sym 32359 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 32361 soc.cpu.reg_next_pc[0]
.sym 32364 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32365 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 32366 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 32367 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 32370 soc.cpu.latched_compr
.sym 32372 soc.cpu.reg_pc[1]
.sym 32374 resetn_SB_LUT4_I2_O_$glb_ce
.sym 32375 CLK12$SB_IO_IN_$glb_clk
.sym 32376 resetn_SB_LUT4_I3_O_$glb_sr
.sym 32377 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 32378 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1
.sym 32379 soc.cpu.reg_next_pc[30]
.sym 32380 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1
.sym 32381 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 32382 soc.cpu.reg_next_pc[18]
.sym 32383 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 32384 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1
.sym 32389 soc.cpu.pcpi_rs1[16]
.sym 32390 soc.cpu.alu_out_q[26]
.sym 32391 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 32392 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1
.sym 32393 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I2
.sym 32394 soc.cpu.pcpi_rs1[26]
.sym 32395 soc.cpu.reg_pc[0]
.sym 32396 $PACKER_VCC_NET
.sym 32397 soc.cpu.cpuregs_wrdata[4]
.sym 32398 soc.cpu.alu_out_q[9]
.sym 32399 soc.cpu.reg_next_pc[0]
.sym 32400 soc.cpu.alu_out_q[17]
.sym 32401 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 32402 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 32403 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 32404 soc.cpu.cpuregs_raddr2[3]
.sym 32405 soc.cpu.decoded_imm[30]
.sym 32406 soc.cpu.decoded_imm[31]
.sym 32407 soc.cpu.cpuregs_raddr2[1]
.sym 32408 soc.cpu.pcpi_rs2[27]
.sym 32409 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I1
.sym 32410 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 32411 soc.cpu.is_lui_auipc_jal
.sym 32412 soc.cpu.latched_stalu
.sym 32418 soc.cpu.decoded_imm[12]
.sym 32419 soc.cpu.latched_stalu
.sym 32420 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 32421 soc.cpu.reg_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1
.sym 32424 soc.cpu.reg_out[11]
.sym 32426 soc.cpu.cpuregs.regs.0.0.0_RDATA_3_SB_LUT4_I3_O
.sym 32427 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I3
.sym 32428 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I1
.sym 32429 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0
.sym 32430 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 32431 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I1
.sym 32432 soc.cpu.alu_out_q[11]
.sym 32433 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 32434 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 32435 soc.cpu.alu_out_q[15]
.sym 32436 soc.cpu.latched_stalu
.sym 32437 soc.cpu.is_lui_auipc_jal
.sym 32439 soc.cpu.cpuregs.wen
.sym 32442 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 32443 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 32445 soc.cpu.reg_out[15]
.sym 32446 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I3
.sym 32447 soc.cpu.reg_next_pc[15]
.sym 32449 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0
.sym 32454 soc.cpu.cpuregs.wen
.sym 32457 soc.cpu.cpuregs.regs.0.0.0_RDATA_3_SB_LUT4_I3_O
.sym 32458 soc.cpu.decoded_imm[12]
.sym 32459 soc.cpu.is_lui_auipc_jal
.sym 32460 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 32463 soc.cpu.reg_out[11]
.sym 32464 soc.cpu.latched_stalu
.sym 32465 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 32466 soc.cpu.alu_out_q[11]
.sym 32469 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 32470 soc.cpu.latched_stalu
.sym 32471 soc.cpu.alu_out_q[15]
.sym 32472 soc.cpu.reg_out[15]
.sym 32475 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 32477 soc.cpu.reg_next_pc[15]
.sym 32478 soc.cpu.reg_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1
.sym 32481 soc.cpu.alu_out_q[15]
.sym 32482 soc.cpu.reg_out[15]
.sym 32483 soc.cpu.latched_stalu
.sym 32484 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 32487 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I3
.sym 32488 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 32489 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0
.sym 32490 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I1
.sym 32493 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I3
.sym 32494 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I1
.sym 32495 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 32496 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0
.sym 32497 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 32498 CLK12$SB_IO_IN_$glb_clk
.sym 32500 soc.cpu.cpuregs_rs1[14]
.sym 32501 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 32502 soc.cpu.cpuregs_wrdata[14]
.sym 32503 soc.cpu.reg_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1
.sym 32504 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I1
.sym 32505 soc.cpu.reg_next_pc[27]
.sym 32506 soc.cpu.reg_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1
.sym 32507 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 32512 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 32513 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 32514 soc.cpu.alu_out_q[25]
.sym 32515 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0
.sym 32516 soc.cpu.irq_mask[3]
.sym 32519 soc.cpu.pcpi_rs1[9]
.sym 32520 soc.cpu.pcpi_rs2[29]
.sym 32521 gpio_led_b[2]
.sym 32522 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 32523 soc.cpu.reg_next_pc[30]
.sym 32524 soc.cpu.cpuregs_wrdata[4]
.sym 32525 soc.cpu.pcpi_rs2[16]
.sym 32526 soc.cpu.cpuregs_rs1[2]
.sym 32527 soc.cpu.cpuregs_rs1_SB_LUT4_O_22_I2
.sym 32528 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 32529 soc.cpu.cpuregs_wrdata[1]
.sym 32530 soc.cpu.cpuregs.regs.0.0.1_RDATA_5
.sym 32531 soc.cpu.cpuregs_raddr2[2]
.sym 32532 soc.cpu.cpuregs.regs.0.0.1_RDATA_6
.sym 32533 soc.cpu.reg_out[18]
.sym 32534 soc.cpu.decoded_imm[11]
.sym 32535 soc.cpu.cpuregs_wrdata[15]
.sym 32543 soc.cpu.cpuregs.regs.0.0.0_RDATA_2
.sym 32544 soc.cpu.decoded_imm[13]
.sym 32545 soc.cpu.cpuregs.regs.0.0.0_RDATA_2_SB_LUT4_I2_O
.sym 32546 soc.cpu.cpuregs_rs1_SB_LUT4_O_19_I2
.sym 32547 soc.cpu.cpuregs.regs.0.0.0_RDATA_6
.sym 32548 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32549 soc.cpu.reg_out[13]
.sym 32550 soc.cpu.reg_next_pc[13]
.sym 32551 soc.cpu.cpuregs_rs1_SB_LUT4_O_22_I2
.sym 32552 soc.cpu.cpuregs.regs.0.0.0_RDATA_3
.sym 32554 soc.cpu.alu_out_q[13]
.sym 32556 soc.cpu.decoded_imm[9]
.sym 32557 soc.cpu.is_lui_auipc_jal
.sym 32558 soc.cpu.cpuregs_rs1_SB_LUT4_O_18_I2
.sym 32560 soc.cpu.reg_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1
.sym 32561 soc.cpu.cpuregs_rs1_SB_LUT4_O_30_I2
.sym 32562 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 32563 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 32566 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 32567 soc.cpu.cpuregs.regs.0.0.0_RDATA_6_SB_LUT4_I3_O
.sym 32568 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 32569 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 32571 soc.cpu.cpuregs.regs.0.0.0_RDATA_14
.sym 32572 soc.cpu.latched_stalu
.sym 32574 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 32575 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32576 soc.cpu.cpuregs.regs.0.0.0_RDATA_3
.sym 32577 soc.cpu.cpuregs_rs1_SB_LUT4_O_19_I2
.sym 32580 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 32581 soc.cpu.decoded_imm[9]
.sym 32582 soc.cpu.cpuregs.regs.0.0.0_RDATA_6_SB_LUT4_I3_O
.sym 32583 soc.cpu.is_lui_auipc_jal
.sym 32586 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 32587 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32588 soc.cpu.cpuregs.regs.0.0.0_RDATA_6
.sym 32589 soc.cpu.cpuregs_rs1_SB_LUT4_O_22_I2
.sym 32592 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 32593 soc.cpu.alu_out_q[13]
.sym 32594 soc.cpu.reg_out[13]
.sym 32595 soc.cpu.latched_stalu
.sym 32598 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 32599 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32600 soc.cpu.cpuregs.regs.0.0.0_RDATA_2
.sym 32601 soc.cpu.cpuregs_rs1_SB_LUT4_O_18_I2
.sym 32604 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32605 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 32606 soc.cpu.cpuregs.regs.0.0.0_RDATA_14
.sym 32607 soc.cpu.cpuregs_rs1_SB_LUT4_O_30_I2
.sym 32610 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 32612 soc.cpu.reg_next_pc[13]
.sym 32613 soc.cpu.reg_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1
.sym 32616 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 32617 soc.cpu.is_lui_auipc_jal
.sym 32618 soc.cpu.decoded_imm[13]
.sym 32619 soc.cpu.cpuregs.regs.0.0.0_RDATA_2_SB_LUT4_I2_O
.sym 32620 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 32621 CLK12$SB_IO_IN_$glb_clk
.sym 32623 soc.cpu.cpuregs_rs1_SB_LUT4_O_29_I2
.sym 32624 soc.cpu.cpuregs_rs1[4]
.sym 32625 soc.cpu.cpuregs_rs1_SB_LUT4_O_27_I2
.sym 32626 soc.cpu.cpuregs_rs1_SB_LUT4_O_17_I2
.sym 32627 soc.cpu.cpuregs_rs1_SB_LUT4_O_16_I2
.sym 32628 soc.cpu.cpuregs_rs1[11]
.sym 32629 soc.cpu.cpuregs_rs1[15]
.sym 32630 soc.cpu.cpuregs_rs1[2]
.sym 32635 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 32636 soc.cpu.cpuregs_wrdata[12]
.sym 32637 soc.cpu.mem_la_wdata[7]
.sym 32638 soc.cpu.cpuregs.regs.0.0.1_RDATA_1
.sym 32639 soc.cpu.irq_state[1]
.sym 32641 soc.cpu.decoded_imm[29]
.sym 32642 soc.cpu.cpuregs_rs1[14]
.sym 32643 soc.cpu.cpuregs_rs1_SB_LUT4_O_28_I2
.sym 32644 soc.cpu.pcpi_rs1[31]
.sym 32646 soc.cpu.cpuregs_wrdata[14]
.sym 32647 soc.cpu.instr_lui
.sym 32648 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 32649 soc.cpu.cpuregs_rs1[7]
.sym 32650 soc.cpu.reg_next_pc[14]
.sym 32651 soc.cpu.cpuregs_rs1[8]
.sym 32652 gpio_led_b[3]
.sym 32653 soc.cpu.cpuregs.regs.0.0.1_RDATA_13
.sym 32654 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 32655 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 32656 soc.cpu.cpuregs.regs.0.0.1_RDATA_8
.sym 32657 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 32658 soc.cpu.cpuregs.regs.0.0.1_RDATA_9
.sym 32666 soc.cpu.decoded_imm[7]
.sym 32667 soc.cpu.decoded_imm[15]
.sym 32668 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 32670 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 32671 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32672 soc.cpu.cpuregs_raddr2[0]
.sym 32673 soc.cpu.cpuregs.regs.0.0.0_RDATA_7_SB_LUT4_I3_O
.sym 32674 soc.cpu.cpuregs_raddr2[3]
.sym 32675 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 32676 soc.cpu.cpuregs.regs.0.0.0_RDATA_8_SB_LUT4_I3_O
.sym 32678 soc.cpu.decoded_imm[8]
.sym 32679 soc.cpu.cpuregs_raddr2[1]
.sym 32680 soc.cpu.cpuregs.regs.0.0.0_RDATA_4_SB_LUT4_I3_O
.sym 32681 soc.cpu.cpuregs_rs1_SB_LUT4_O_20_I2
.sym 32682 soc.cpu.decoded_rs2_SB_LUT4_I1_O
.sym 32683 soc.cpu.is_lui_auipc_jal
.sym 32684 soc.cpu.cpuregs.regs.0.0.0_RDATA_4
.sym 32685 soc.cpu.cpuregs_raddr2[4]
.sym 32688 soc.cpu.cpuregs.regs.0.0.0_RDATA
.sym 32689 soc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I3_O
.sym 32691 soc.cpu.cpuregs_raddr2[2]
.sym 32692 soc.cpu.cpuregs_rs1_SB_LUT4_O_16_I2
.sym 32694 soc.cpu.decoded_imm[11]
.sym 32695 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32697 soc.cpu.cpuregs.regs.0.0.0_RDATA_4
.sym 32698 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32699 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 32700 soc.cpu.cpuregs_rs1_SB_LUT4_O_20_I2
.sym 32703 soc.cpu.cpuregs_rs1_SB_LUT4_O_16_I2
.sym 32704 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 32705 soc.cpu.cpuregs.regs.0.0.0_RDATA
.sym 32706 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32709 soc.cpu.cpuregs_raddr2[2]
.sym 32710 soc.cpu.cpuregs_raddr2[4]
.sym 32712 soc.cpu.cpuregs_raddr2[3]
.sym 32715 soc.cpu.decoded_imm[15]
.sym 32716 soc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I3_O
.sym 32717 soc.cpu.is_lui_auipc_jal
.sym 32718 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 32721 soc.cpu.decoded_imm[7]
.sym 32722 soc.cpu.cpuregs.regs.0.0.0_RDATA_8_SB_LUT4_I3_O
.sym 32723 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 32724 soc.cpu.is_lui_auipc_jal
.sym 32727 soc.cpu.is_lui_auipc_jal
.sym 32728 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 32729 soc.cpu.decoded_imm[11]
.sym 32730 soc.cpu.cpuregs.regs.0.0.0_RDATA_4_SB_LUT4_I3_O
.sym 32733 soc.cpu.cpuregs.regs.0.0.0_RDATA_7_SB_LUT4_I3_O
.sym 32734 soc.cpu.is_lui_auipc_jal
.sym 32735 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 32736 soc.cpu.decoded_imm[8]
.sym 32740 soc.cpu.cpuregs_raddr2[1]
.sym 32741 soc.cpu.cpuregs_raddr2[0]
.sym 32742 soc.cpu.decoded_rs2_SB_LUT4_I1_O
.sym 32743 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 32744 CLK12$SB_IO_IN_$glb_clk
.sym 32746 soc.cpu.cpuregs_rs1[8]
.sym 32747 soc.cpu.cpuregs_rs1_SB_LUT4_O_22_I2
.sym 32748 soc.cpu.cpuregs_rs1[9]
.sym 32749 soc.cpu.cpuregs_rs1[6]
.sym 32750 soc.cpu.cpuregs_rs1[5]
.sym 32751 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I1
.sym 32752 soc.cpu.cpuregs_rs1_SB_LUT4_O_23_I2
.sym 32753 soc.cpu.cpuregs_rs1[7]
.sym 32755 soc.cpu.cpuregs_rs1[11]
.sym 32759 $PACKER_VCC_NET
.sym 32761 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 32762 soc.cpu.pcpi_rs1[24]
.sym 32763 soc.cpu.reg_pc[10]
.sym 32765 soc.cpu.cpuregs_wrdata[8]
.sym 32766 soc.cpu.alu_out_q[8]
.sym 32767 soc.cpu.irq_state[1]
.sym 32768 soc.cpu.pcpi_rs1[27]
.sym 32770 soc.cpu.decoded_imm[21]
.sym 32771 soc.cpu.decoded_imm[27]
.sym 32772 soc.cpu.cpuregs_rs1_SB_LUT4_O_17_I2
.sym 32773 soc.cpu.pcpi_rs2[10]
.sym 32774 soc.cpu.pcpi_rs1[7]
.sym 32775 soc.cpu.alu_out_q[27]
.sym 32776 soc.cpu.decoded_imm[23]
.sym 32777 soc.cpu.pcpi_rs2[11]
.sym 32778 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I3
.sym 32780 gpio_led_b[1]
.sym 32781 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32789 soc.cpu.cpuregs.regs.0.0.1_RDATA_15
.sym 32790 soc.cpu.cpuregs_rs1_SB_LUT4_O_31_I2
.sym 32791 soc.cpu.cpuregs_wrdata[0]
.sym 32793 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 32794 soc.cpu.cpuregs.regs.0.0.0_RDATA_7
.sym 32795 soc.cpu.cpuregs.regs.0.0.1_RDATA_14
.sym 32799 soc.cpu.cpuregs_wrdata[1]
.sym 32801 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 32802 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32803 soc.cpu.cpuregs.regs.0.0.0_RDATA_8
.sym 32805 soc.cpu.cpuregs_rs1_SB_LUT4_O_30_I2
.sym 32809 soc.cpu.cpuregs_rs1_SB_LUT4_O_23_I2
.sym 32811 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 32813 soc.cpu.cpuregs.regs.0.0.0_RDATA_10
.sym 32814 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 32815 soc.cpu.cpuregs_rs1_SB_LUT4_O_26_I2
.sym 32817 soc.cpu.cpuregs_rs1_SB_LUT4_O_24_I2
.sym 32818 soc.cpu.cpuregs_wrdata[11]
.sym 32820 soc.cpu.cpuregs.regs.0.0.1_RDATA_15
.sym 32821 soc.cpu.cpuregs_rs1_SB_LUT4_O_31_I2
.sym 32822 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 32823 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 32826 soc.cpu.cpuregs.regs.0.0.0_RDATA_7
.sym 32827 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32828 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 32829 soc.cpu.cpuregs_rs1_SB_LUT4_O_23_I2
.sym 32835 soc.cpu.cpuregs_wrdata[1]
.sym 32839 soc.cpu.cpuregs_wrdata[0]
.sym 32844 soc.cpu.cpuregs.regs.0.0.0_RDATA_8
.sym 32845 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 32846 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32847 soc.cpu.cpuregs_rs1_SB_LUT4_O_24_I2
.sym 32850 soc.cpu.cpuregs.regs.0.0.0_RDATA_10
.sym 32851 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 32852 soc.cpu.cpuregs_rs1_SB_LUT4_O_26_I2
.sym 32853 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32858 soc.cpu.cpuregs_wrdata[11]
.sym 32862 soc.cpu.cpuregs.regs.0.0.1_RDATA_14
.sym 32863 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 32864 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 32865 soc.cpu.cpuregs_rs1_SB_LUT4_O_30_I2
.sym 32867 CLK12$SB_IO_IN_$glb_clk
.sym 32869 soc.cpu.cpuregs_wrdata[18]
.sym 32870 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I1
.sym 32871 soc.cpu.reg_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1
.sym 32872 soc.cpu.cpuregs_rs1[10]
.sym 32873 soc.cpu.cpuregs_rs1_SB_LUT4_O_26_I2
.sym 32874 soc.cpu.cpuregs_rs1_SB_LUT4_O_21_I3
.sym 32875 soc.cpu.cpuregs_rs1_SB_LUT4_O_24_I2
.sym 32876 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 32877 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I0
.sym 32881 soc.cpu.reg_pc[21]
.sym 32882 soc.cpu.pcpi_rs1[23]
.sym 32883 soc.cpu.reg_pc[0]
.sym 32884 soc.cpu.cpuregs_rs1[6]
.sym 32885 soc.cpu.reg_next_pc[5]
.sym 32886 soc.cpu.alu_out_q[21]
.sym 32887 soc.cpu.pcpi_rs1[28]
.sym 32888 soc.cpu.cpuregs_wrdata[17]
.sym 32889 soc.cpu.cpuregs_rs1_SB_LUT4_O_14_I2
.sym 32890 soc.cpu.cpuregs_wrdata[5]
.sym 32891 soc.cpu.cpuregs_wrdata[21]
.sym 32892 soc.cpu.cpuregs_wrdata[20]
.sym 32893 soc.cpu.cpuregs_rs1[9]
.sym 32894 soc.cpu.cpuregs.regs.1.0.1_RDATA_15
.sym 32895 soc.cpu.pcpi_rs2[27]
.sym 32896 soc.cpu.is_lui_auipc_jal
.sym 32897 soc.cpu.decoded_imm[30]
.sym 32898 soc.cpu.decoded_imm[31]
.sym 32899 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I1
.sym 32900 soc.cpu.pcpi_rs2[23]
.sym 32901 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I1
.sym 32902 soc.cpu.cpuregs_wrdata[8]
.sym 32903 soc.cpu.is_lui_auipc_jal
.sym 32904 soc.cpu.latched_stalu
.sym 32910 soc.cpu.is_lui_auipc_jal
.sym 32912 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 32913 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 32914 soc.cpu.decoded_imm[22]
.sym 32915 soc.cpu.cpuregs.regs.1.0.0_RDATA_13
.sym 32916 soc.cpu.cpuregs.regs.0.0.0_RDATA_5
.sym 32918 soc.cpu.cpuregs_rs1[0]
.sym 32919 soc.cpu.instr_lui
.sym 32920 soc.cpu.cpuregs.regs.1.0.0_RDATA_15_SB_LUT4_I3_O
.sym 32921 soc.cpu.cpuregs.regs.1.0.0_RDATA_10_SB_LUT4_I3_O
.sym 32922 gpio_led_b[3]
.sym 32923 soc.cpu.decoded_imm[16]
.sym 32924 soc.cpu.cpuregs.regs.1.0.0_RDATA_9_SB_LUT4_I3_O
.sym 32927 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 32928 soc.cpu.cpuregs.regs.0.0.0_RDATA_5_SB_LUT4_I3_O
.sym 32929 soc.cpu.is_lui_auipc_jal
.sym 32930 soc.cpu.decoded_imm[21]
.sym 32931 soc.cpu.cpuregs_rs1_SB_LUT4_O_21_I3
.sym 32936 soc.cpu.cpuregs_rs1_SB_LUT4_O_13_I2
.sym 32937 soc.cpu.reg_pc[0]
.sym 32939 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 32940 soc.cpu.decoded_imm[10]
.sym 32941 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32944 gpio_led_b[3]
.sym 32949 soc.cpu.cpuregs.regs.1.0.0_RDATA_9_SB_LUT4_I3_O
.sym 32950 soc.cpu.is_lui_auipc_jal
.sym 32951 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 32952 soc.cpu.decoded_imm[22]
.sym 32955 soc.cpu.cpuregs.regs.0.0.0_RDATA_5
.sym 32956 soc.cpu.cpuregs_rs1_SB_LUT4_O_21_I3
.sym 32957 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32958 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 32961 soc.cpu.cpuregs_rs1[0]
.sym 32962 soc.cpu.instr_lui
.sym 32963 soc.cpu.is_lui_auipc_jal
.sym 32964 soc.cpu.reg_pc[0]
.sym 32967 soc.cpu.decoded_imm[16]
.sym 32968 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 32969 soc.cpu.is_lui_auipc_jal
.sym 32970 soc.cpu.cpuregs.regs.1.0.0_RDATA_15_SB_LUT4_I3_O
.sym 32973 soc.cpu.cpuregs.regs.1.0.0_RDATA_13
.sym 32974 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 32975 soc.cpu.cpuregs_rs1_SB_LUT4_O_13_I2
.sym 32976 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32979 soc.cpu.decoded_imm[21]
.sym 32980 soc.cpu.is_lui_auipc_jal
.sym 32981 soc.cpu.cpuregs.regs.1.0.0_RDATA_10_SB_LUT4_I3_O
.sym 32982 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 32985 soc.cpu.decoded_imm[10]
.sym 32986 soc.cpu.is_lui_auipc_jal
.sym 32987 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 32988 soc.cpu.cpuregs.regs.0.0.0_RDATA_5_SB_LUT4_I3_O
.sym 32989 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 32990 CLK12$SB_IO_IN_$glb_clk
.sym 32992 soc.cpu.cpuregs_rs1_SB_LUT4_O_9_I2
.sym 32993 soc.cpu.cpuregs_rs1[25]
.sym 32994 soc.cpu.cpuregs_rs1_SB_LUT4_O_13_I2
.sym 32995 soc.cpu.cpuregs_rs1_SB_LUT4_O_11_I2
.sym 32996 soc.cpu.cpuregs_rs1_SB_LUT4_O_15_I2
.sym 32997 soc.cpu.cpuregs_rs1[16]
.sym 32998 soc.cpu.cpuregs_rs1_SB_LUT4_O_6_I2
.sym 32999 soc.cpu.cpuregs_rs1[20]
.sym 33000 soc.cpu.irq_mask[5]
.sym 33001 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 33004 $PACKER_VCC_NET
.sym 33005 soc.cpu.pcpi_rs1[23]
.sym 33006 soc.cpu.reg_pc[28]
.sym 33007 soc.cpu.cpuregs_rs1[10]
.sym 33008 soc.cpu.reg_pc[1]
.sym 33009 soc.cpu.pcpi_rs1[9]
.sym 33011 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I3
.sym 33012 soc.cpu.pcpi_rs1[14]
.sym 33013 soc.cpu.pcpi_rs1[12]
.sym 33014 soc.cpu.reg_pc[29]
.sym 33016 soc.cpu.cpuregs.regs.1.0.0_RDATA
.sym 33017 soc.cpu.cpuregs_wrdata[17]
.sym 33018 soc.cpu.cpuregs.regs.0.0.1_RDATA_5
.sym 33019 soc.cpu.cpuregs_wrdata[10]
.sym 33020 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 33021 soc.cpu.pcpi_rs2[16]
.sym 33023 soc.cpu.cpuregs_rs1_SB_LUT4_O_25_I2
.sym 33024 soc.cpu.pcpi_rs1[30]
.sym 33026 soc.cpu.cpuregs_rs1[23]
.sym 33027 soc.cpu.pcpi_rs2[24]
.sym 33033 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 33034 soc.cpu.cpuregs_rs1_SB_LUT4_O_13_I2
.sym 33038 soc.cpu.cpuregs_rs1_SB_LUT4_O_9_I2
.sym 33041 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_LUT4_I3_O
.sym 33043 soc.cpu.cpuregs.regs.1.0.0_RDATA_15
.sym 33044 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 33045 soc.cpu.cpuregs_rs1_SB_LUT4_O_10_I2
.sym 33048 soc.cpu.decoded_imm[23]
.sym 33050 soc.cpu.cpuregs.regs.1.0.0_RDATA_9
.sym 33051 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 33052 gpio_led_b[1]
.sym 33054 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 33055 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 33056 soc.cpu.cpuregs_rs1_SB_LUT4_O_12_I2
.sym 33057 soc.cpu.cpuregs_rs1_SB_LUT4_O_15_I2
.sym 33058 soc.cpu.cpuregs.regs.1.0.1_RDATA_9
.sym 33059 soc.cpu.cpuregs.regs.1.0.0_RDATA_10
.sym 33060 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 33061 soc.cpu.cpuregs.regs.1.0.0_RDATA_12
.sym 33062 soc.cpu.cpuregs.regs.1.0.1_RDATA_13
.sym 33063 soc.cpu.is_lui_auipc_jal
.sym 33066 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 33067 soc.cpu.cpuregs_rs1_SB_LUT4_O_12_I2
.sym 33068 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 33069 soc.cpu.cpuregs.regs.1.0.0_RDATA_12
.sym 33072 soc.cpu.is_lui_auipc_jal
.sym 33073 soc.cpu.decoded_imm[23]
.sym 33074 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_LUT4_I3_O
.sym 33075 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 33078 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 33079 soc.cpu.cpuregs_rs1_SB_LUT4_O_15_I2
.sym 33080 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 33081 soc.cpu.cpuregs.regs.1.0.0_RDATA_15
.sym 33084 soc.cpu.cpuregs_rs1_SB_LUT4_O_10_I2
.sym 33085 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 33086 soc.cpu.cpuregs.regs.1.0.0_RDATA_10
.sym 33087 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 33093 gpio_led_b[1]
.sym 33096 soc.cpu.cpuregs_rs1_SB_LUT4_O_9_I2
.sym 33097 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 33098 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 33099 soc.cpu.cpuregs.regs.1.0.1_RDATA_9
.sym 33102 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 33103 soc.cpu.cpuregs_rs1_SB_LUT4_O_9_I2
.sym 33104 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 33105 soc.cpu.cpuregs.regs.1.0.0_RDATA_9
.sym 33108 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 33109 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 33110 soc.cpu.cpuregs_rs1_SB_LUT4_O_13_I2
.sym 33111 soc.cpu.cpuregs.regs.1.0.1_RDATA_13
.sym 33112 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 33113 CLK12$SB_IO_IN_$glb_clk
.sym 33115 soc.cpu.cpuregs_rs1[30]
.sym 33116 soc.cpu.cpuregs_rs1_SB_LUT4_O_8_I2
.sym 33117 soc.cpu.cpuregs_rs1[19]
.sym 33118 soc.cpu.cpuregs_rs1[23]
.sym 33119 soc.cpu.cpuregs_rs1[24]
.sym 33120 soc.cpu.cpuregs_rs1_SB_LUT4_O_7_I2
.sym 33121 soc.cpu.cpuregs_rs1_SB_LUT4_O_1_I2
.sym 33122 soc.cpu.cpuregs_rs1_SB_LUT4_O_12_I2
.sym 33124 soc.cpu.cpuregs_rs1[16]
.sym 33127 soc.cpu.cpuregs.regs.1.0.1_RDATA_6
.sym 33128 soc.cpu.reg_next_pc[13]
.sym 33129 soc.cpu.cpuregs_wrdata[25]
.sym 33130 soc.cpu.alu_out_q[7]
.sym 33131 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 33132 soc.cpu.cpuregs_rs1[20]
.sym 33133 soc.cpu.alu_out_q[23]
.sym 33134 soc.cpu.cpuregs_rs1_SB_LUT4_O_9_I2
.sym 33135 soc.cpu.cpuregs_wrdata[22]
.sym 33136 soc.cpu.cpuregs.regs.1.0.1_RDATA_11
.sym 33137 soc.cpu.cpuregs_rs1[21]
.sym 33138 soc.cpu.cpuregs_rs1_SB_LUT4_O_13_I2
.sym 33139 soc.cpu.decoded_imm[28]
.sym 33140 soc.cpu.cpuregs_rs1[24]
.sym 33141 soc.cpu.cpuregs_rs1[17]
.sym 33142 soc.cpu.cpuregs_rs1[26]
.sym 33143 soc.cpu.cpuregs_rs1_SB_LUT4_O_15_I2
.sym 33144 soc.cpu.instr_lui
.sym 33146 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 33147 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 33161 soc.cpu.decoded_imm[24]
.sym 33162 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 33165 soc.cpu.cpuregs.regs.1.0.0_RDATA_8
.sym 33166 soc.cpu.cpuregs.regs.1.0.0_RDATA_7
.sym 33167 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 33168 soc.cpu.decoded_imm[31]
.sym 33169 soc.cpu.decoded_imm[30]
.sym 33170 soc.cpu.cpuregs.regs.1.0.0_RDATA_1_SB_LUT4_I3_O
.sym 33171 soc.cpu.cpuregs.regs.1.0.0_RDATA_SB_LUT4_I3_O
.sym 33173 soc.cpu.cpuregs_rs1_SB_LUT4_O_8_I2
.sym 33174 soc.cpu.cpuregs.regs.1.0.0_RDATA_7_SB_LUT4_I3_O
.sym 33175 soc.cpu.is_lui_auipc_jal
.sym 33176 soc.cpu.cpuregs.regs.1.0.0_RDATA
.sym 33177 soc.cpu.cpuregs_rs1_SB_LUT4_O_I2
.sym 33178 soc.cpu.cpuregs.regs.1.0.0_RDATA_1
.sym 33181 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 33182 soc.cpu.cpu_state[4]
.sym 33184 soc.cpu.cpuregs_rs1_SB_LUT4_O_1_I2
.sym 33185 soc.cpu.cpuregs_rs1_SB_LUT4_O_7_I2
.sym 33186 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 33187 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 33189 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 33190 soc.cpu.cpuregs_rs1_SB_LUT4_O_8_I2
.sym 33191 soc.cpu.cpuregs.regs.1.0.0_RDATA_8
.sym 33192 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 33195 soc.cpu.is_lui_auipc_jal
.sym 33196 soc.cpu.decoded_imm[30]
.sym 33197 soc.cpu.cpuregs.regs.1.0.0_RDATA_1_SB_LUT4_I3_O
.sym 33198 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 33201 soc.cpu.cpuregs_rs1_SB_LUT4_O_7_I2
.sym 33202 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 33203 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 33204 soc.cpu.cpuregs.regs.1.0.0_RDATA_7
.sym 33207 soc.cpu.decoded_imm[24]
.sym 33208 soc.cpu.cpuregs.regs.1.0.0_RDATA_7_SB_LUT4_I3_O
.sym 33209 soc.cpu.is_lui_auipc_jal
.sym 33210 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 33213 soc.cpu.cpuregs.regs.1.0.0_RDATA_SB_LUT4_I3_O
.sym 33214 soc.cpu.decoded_imm[31]
.sym 33215 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 33216 soc.cpu.is_lui_auipc_jal
.sym 33220 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 33221 soc.cpu.cpu_state[4]
.sym 33225 soc.cpu.cpuregs.regs.1.0.0_RDATA_1
.sym 33226 soc.cpu.cpuregs_rs1_SB_LUT4_O_1_I2
.sym 33227 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 33228 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 33231 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 33232 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 33233 soc.cpu.cpuregs_rs1_SB_LUT4_O_I2
.sym 33234 soc.cpu.cpuregs.regs.1.0.0_RDATA
.sym 33235 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 33236 CLK12$SB_IO_IN_$glb_clk
.sym 33238 soc.cpu.cpuregs_rs1[27]
.sym 33239 soc.cpu.cpuregs_rs1[28]
.sym 33240 soc.cpu.cpuregs_rs1_SB_LUT4_O_4_I2
.sym 33241 soc.cpu.cpuregs_rs1_SB_LUT4_O_25_I2
.sym 33242 soc.cpu.cpuregs_rs1[29]
.sym 33243 soc.cpu.cpuregs_rs1_SB_LUT4_O_I2
.sym 33244 soc.cpu.cpuregs_rs1_SB_LUT4_O_14_I2
.sym 33245 soc.cpu.cpuregs_rs1[17]
.sym 33251 iomem_wdata[6]
.sym 33252 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 33253 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 33254 $PACKER_VCC_NET
.sym 33255 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 33256 soc.cpu.cpuregs.regs.1.0.1_RDATA
.sym 33258 soc.cpu.pcpi_rs1[25]
.sym 33260 soc.cpu.pcpi_rs1[27]
.sym 33261 soc.cpu.pcpi_rs1[28]
.sym 33263 soc.cpu.decoded_imm[27]
.sym 33264 soc.cpu.cpuregs_rs1[23]
.sym 33266 soc.cpu.cpuregs.regs.1.0.1_RDATA_4
.sym 33268 soc.cpu.cpuregs.regs.1.0.1_RDATA_5
.sym 33269 soc.cpu.cpuregs.regs.1.0.1_RDATA_7
.sym 33270 soc.cpu.cpuregs_rs1_SB_LUT4_O_1_I2
.sym 33279 soc.cpu.decoded_imm[27]
.sym 33281 soc.cpu.cpuregs_rs1_SB_LUT4_O_5_I2
.sym 33283 soc.cpu.is_lui_auipc_jal
.sym 33286 soc.cpu.cpuregs.regs.1.0.1_RDATA_5
.sym 33288 soc.cpu.cpuregs.regs.1.0.0_RDATA_2
.sym 33289 soc.cpu.cpuregs.regs.1.0.0_RDATA_4
.sym 33290 soc.cpu.cpuregs.regs.1.0.0_RDATA_4_SB_LUT4_I3_O
.sym 33291 soc.cpu.cpuregs.regs.1.0.0_RDATA_3_SB_LUT4_I3_O
.sym 33292 soc.cpu.cpuregs.regs.1.0.0_RDATA_2_SB_LUT4_I3_O
.sym 33293 gpio_led_b[2]
.sym 33295 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 33296 soc.cpu.decoded_imm[29]
.sym 33297 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 33298 soc.cpu.cpuregs_rs1_SB_LUT4_O_3_I2
.sym 33299 soc.cpu.decoded_imm[28]
.sym 33300 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 33302 soc.cpu.is_lui_auipc_jal
.sym 33304 soc.cpu.cpuregs_rs1_SB_LUT4_O_4_I2
.sym 33305 soc.cpu.cpuregs_rs1_SB_LUT4_O_2_I2
.sym 33306 soc.cpu.cpuregs.regs.1.0.0_RDATA_3
.sym 33307 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 33308 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 33309 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 33310 soc.cpu.is_lui_auipc_jal
.sym 33312 soc.cpu.cpuregs.regs.1.0.0_RDATA_2_SB_LUT4_I3_O
.sym 33313 soc.cpu.decoded_imm[29]
.sym 33314 soc.cpu.is_lui_auipc_jal
.sym 33315 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 33318 gpio_led_b[2]
.sym 33324 soc.cpu.cpuregs.regs.1.0.0_RDATA_4_SB_LUT4_I3_O
.sym 33325 soc.cpu.is_lui_auipc_jal
.sym 33326 soc.cpu.decoded_imm[27]
.sym 33327 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 33330 soc.cpu.cpuregs.regs.1.0.0_RDATA_4
.sym 33331 soc.cpu.cpuregs_rs1_SB_LUT4_O_4_I2
.sym 33332 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 33333 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 33336 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 33337 soc.cpu.cpuregs_rs1_SB_LUT4_O_3_I2
.sym 33338 soc.cpu.cpuregs.regs.1.0.0_RDATA_3
.sym 33339 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 33342 soc.cpu.cpuregs_rs1_SB_LUT4_O_2_I2
.sym 33343 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 33344 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 33345 soc.cpu.cpuregs.regs.1.0.0_RDATA_2
.sym 33348 soc.cpu.decoded_imm[28]
.sym 33349 soc.cpu.cpuregs.regs.1.0.0_RDATA_3_SB_LUT4_I3_O
.sym 33350 soc.cpu.is_lui_auipc_jal
.sym 33351 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 33354 soc.cpu.cpuregs.regs.1.0.1_RDATA_5
.sym 33355 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 33356 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 33357 soc.cpu.cpuregs_rs1_SB_LUT4_O_5_I2
.sym 33358 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 33359 CLK12$SB_IO_IN_$glb_clk
.sym 33363 soc.cpu.cpuregs_rs1_SB_LUT4_O_2_I2
.sym 33364 soc.cpu.cpuregs_rs1_SB_LUT4_O_3_I2
.sym 33373 soc.cpu.pcpi_rs1[3]
.sym 33374 soc.cpu.cpuregs_rs1_SB_LUT4_O_14_I2
.sym 33376 soc.cpu.cpuregs_wrdata[26]
.sym 33377 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 33378 soc.cpu.cpuregs_rs1[17]
.sym 33379 soc.cpu.is_lui_auipc_jal
.sym 33382 gpio_led_b[4]
.sym 33383 soc.cpu.cpuregs_wrdata[27]
.sym 33386 soc.cpu.pcpi_rs2[27]
.sym 33388 soc.cpu.is_lui_auipc_jal
.sym 33393 soc.cpu.cpuregs.regs.1.0.1_RDATA_14
.sym 33396 soc.cpu.is_lui_auipc_jal
.sym 33429 soc.cpu.cpuregs_wrdata[26]
.sym 33449 soc.cpu.cpuregs_wrdata[26]
.sym 33482 CLK12$SB_IO_IN_$glb_clk
.sym 33496 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 33498 soc.cpu.reg_pc[1]
.sym 33499 gpio_led_pmod[6]
.sym 33501 soc.cpu.pcpi_rs1[11]
.sym 33502 soc.cpu.pcpi_rs1[17]
.sym 33511 soc.cpu.cpuregs_wrdata[26]
.sym 33584 soc.simpleuart_reg_div_do[8]
.sym 33585 soc.simpleuart_reg_div_do[10]
.sym 33586 soc.simpleuart_reg_div_do[9]
.sym 33588 soc.simpleuart_reg_div_do[13]
.sym 33589 soc.simpleuart_reg_div_do[12]
.sym 33590 soc.simpleuart_reg_div_do[14]
.sym 33591 soc.simpleuart_reg_div_do[15]
.sym 33607 iomem_wdata[0]
.sym 33630 gpio_led_pmod[0]
.sym 33637 gpio_led_pmod_SB_DFFESR_Q_E
.sym 33656 iomem_wdata[0]
.sym 33661 gpio_led_pmod[0]
.sym 33686 iomem_wdata[0]
.sym 33705 gpio_led_pmod_SB_DFFESR_Q_E
.sym 33706 CLK12$SB_IO_IN_$glb_clk
.sym 33707 resetn_SB_LUT4_I3_O_$glb_sr
.sym 33708 UART_RX$SB_IO_IN
.sym 33712 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 33713 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 33714 soc.simpleuart_reg_div_do[0]
.sym 33715 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 33716 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 33717 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 33718 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3
.sym 33719 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 33725 soc.simpleuart_reg_div_do[14]
.sym 33727 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 33729 soc.simpleuart_reg_div_do[15]
.sym 33731 soc.memory.wen[1]
.sym 33732 soc.simpleuart.recv_pattern[7]
.sym 33733 soc.memory.wen[0]
.sym 33734 gpio_led_pmod[0]
.sym 33735 soc.simpleuart_reg_div_do[9]
.sym 33743 iomem_wdata[10]
.sym 33747 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 33753 soc.simpleuart_reg_div_do[2]
.sym 33755 soc.simpleuart_reg_div_do[5]
.sym 33760 iomem_wdata[9]
.sym 33762 soc.simpleuart_reg_div_do[8]
.sym 33764 iomem_wdata[4]
.sym 33766 soc.simpleuart_reg_div_do[9]
.sym 33768 soc.simpleuart_reg_div_do[6]
.sym 33771 soc.simpleuart_reg_div_do[13]
.sym 33772 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 33773 soc.simpleuart_reg_div_do[12]
.sym 33774 iomem_wdata[1]
.sym 33775 soc.simpleuart_reg_div_do[14]
.sym 33777 soc.simpleuart_reg_div_do[15]
.sym 33778 iomem_wdata[12]
.sym 33782 UART_RX$SB_IO_IN
.sym 33795 iomem_wdata[1]
.sym 33800 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 33809 iomem_wdata[5]
.sym 33813 iomem_wdata[2]
.sym 33816 iomem_wdata[7]
.sym 33817 iomem_wdata[6]
.sym 33818 iomem_wdata[3]
.sym 33820 iomem_wdata[4]
.sym 33831 iomem_wdata[4]
.sym 33836 iomem_wdata[1]
.sym 33841 iomem_wdata[7]
.sym 33848 iomem_wdata[3]
.sym 33852 iomem_wdata[6]
.sym 33861 iomem_wdata[2]
.sym 33865 iomem_wdata[5]
.sym 33868 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 33869 CLK12$SB_IO_IN_$glb_clk
.sym 33870 resetn_SB_LUT4_I3_O_$glb_sr
.sym 33871 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2
.sym 33872 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 33873 soc.cpu.mem_rdata_q[26]
.sym 33874 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 33875 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 33876 soc.cpu.mem_rdata_q[24]
.sym 33877 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 33878 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33881 soc.cpu.instr_lui
.sym 33883 soc.cpu.mem_rdata_latched[3]
.sym 33884 gpio_led_pmod_SB_DFFESR_Q_E
.sym 33885 soc.cpu.mem_rdata_latched[2]
.sym 33886 iomem_addr[10]
.sym 33887 soc.simpleuart_reg_div_do[4]
.sym 33888 soc.simpleuart_reg_div_do[11]
.sym 33889 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 33890 iomem_addr[8]
.sym 33891 soc.simpleuart_reg_div_do[7]
.sym 33892 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 33893 soc.simpleuart_reg_div_do[3]
.sym 33894 soc.simpleuart_reg_div_do[0]
.sym 33895 iomem_wdata[5]
.sym 33896 soc.simpleuart_reg_div_do[1]
.sym 33898 soc.cpu.mem_rdata_q[24]
.sym 33899 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 33900 soc.simpleuart_reg_div_do[3]
.sym 33902 soc.cpu.mem_rdata_latched[6]
.sym 33903 soc.cpu.mem_xfer
.sym 33904 soc.simpleuart_reg_div_do[2]
.sym 33906 gpio_led_pmod[4]
.sym 33912 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 33913 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 33914 soc.cpu.mem_xfer
.sym 33917 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 33919 soc.cpu.mem_rdata_q[13]
.sym 33920 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3
.sym 33921 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 33923 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 33925 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 33928 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3
.sym 33929 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 33932 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 33933 soc.cpu.mem_rdata_q[24]
.sym 33934 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1
.sym 33935 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 33936 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2
.sym 33937 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 33940 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 33941 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 33942 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 33946 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 33947 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 33948 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 33951 soc.cpu.mem_rdata_q[13]
.sym 33952 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 33954 soc.cpu.mem_xfer
.sym 33957 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 33959 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 33963 soc.cpu.mem_rdata_q[24]
.sym 33965 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3
.sym 33966 soc.cpu.mem_xfer
.sym 33969 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 33970 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 33971 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 33975 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 33976 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 33977 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 33978 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 33981 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 33984 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 33988 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3
.sym 33989 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2
.sym 33990 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1
.sym 33992 CLK12$SB_IO_IN_$glb_clk
.sym 33994 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 33995 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 33996 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0
.sym 33997 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 33998 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 33999 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 34000 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1
.sym 34001 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 34003 soc.cpu.mem_rdata_q[24]
.sym 34004 soc.cpu.mem_rdata_q[24]
.sym 34005 soc.cpu.instr_auipc
.sym 34006 iomem_addr[12]
.sym 34007 soc.memory.wen[1]
.sym 34010 soc.cpu.mem_rdata_q[31]
.sym 34011 soc.simpleuart_reg_div_do[11]
.sym 34012 soc.cpu.mem_rdata_q[28]
.sym 34014 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 34015 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 34016 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3
.sym 34018 soc.cpu.mem_rdata_q[26]
.sym 34019 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 34020 flash_io3_di_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 34022 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 34023 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 34024 soc.cpu.mem_rdata_q[12]
.sym 34026 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 34027 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 34029 soc.cpu.mem_rdata_q[13]
.sym 34035 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 34036 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 34037 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 34038 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 34041 iomem_wdata[4]
.sym 34042 soc.cpu.mem_rdata_latched[12]
.sym 34044 soc.cpu.mem_rdata_latched[5]
.sym 34045 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 34047 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 34048 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 34049 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 34050 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2
.sym 34053 gpio_led_pmod_SB_DFFESR_Q_E
.sym 34058 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 34059 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 34061 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 34062 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 34064 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 34066 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 34068 soc.cpu.mem_rdata_latched[5]
.sym 34069 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 34070 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 34074 soc.cpu.mem_rdata_latched[12]
.sym 34076 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 34080 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 34081 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 34082 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 34083 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 34087 iomem_wdata[4]
.sym 34092 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 34093 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 34099 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 34100 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 34101 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 34105 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 34107 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 34111 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 34112 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 34113 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2
.sym 34114 gpio_led_pmod_SB_DFFESR_Q_E
.sym 34115 CLK12$SB_IO_IN_$glb_clk
.sym 34116 resetn_SB_LUT4_I3_O_$glb_sr
.sym 34117 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 34118 soc.cpu.mem_rdata_q[12]
.sym 34119 soc.cpu.mem_rdata_q[14]
.sym 34120 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 34121 soc.cpu.mem_rdata_q[25]
.sym 34122 soc.cpu.mem_rdata_q[8]
.sym 34123 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 34124 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1
.sym 34129 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 34130 soc.simpleuart_reg_div_do[19]
.sym 34132 resetn
.sym 34133 iomem_wdata[16]
.sym 34134 soc.cpu.mem_rdata_latched[5]
.sym 34135 soc.simpleuart_reg_div_do[30]
.sym 34136 $PACKER_VCC_NET
.sym 34137 soc.simpleuart_reg_div_do[3]
.sym 34138 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 34139 resetn
.sym 34140 soc.cpu.mem_rdata_latched[5]
.sym 34141 soc.cpu.mem_rdata_q[27]
.sym 34142 soc.cpu.mem_rdata_q[25]
.sym 34143 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 34144 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 34145 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 34146 soc.simpleuart_reg_div_do[8]
.sym 34148 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 34149 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 34152 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 34158 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 34160 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 34162 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 34163 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 34164 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 34166 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 34168 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 34170 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 34171 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 34172 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 34173 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 34174 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 34175 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1
.sym 34176 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 34179 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 34180 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 34182 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 34183 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 34184 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 34185 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 34187 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 34191 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 34193 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 34194 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 34198 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 34200 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 34203 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 34205 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 34206 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 34209 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 34210 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 34211 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1
.sym 34212 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 34215 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 34216 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 34217 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 34218 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 34221 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 34222 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 34223 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 34227 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 34228 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 34229 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 34230 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 34233 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 34234 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 34235 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 34236 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 34240 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 34241 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1
.sym 34242 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 34243 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 34244 soc.cpu.mem_rdata_q[11]
.sym 34245 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 34246 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 34247 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I0
.sym 34248 soc.cpu.mem_rdata_q[30]
.sym 34250 soc.cpu.decoded_imm[28]
.sym 34251 soc.cpu.mem_rdata_q[30]
.sym 34252 soc.cpu.mem_rdata_q[13]
.sym 34253 soc.simpleuart_reg_div_do[22]
.sym 34254 soc.cpu.mem_rdata_latched[4]
.sym 34255 iomem_addr[11]
.sym 34256 soc.cpu.mem_rdata_q[9]
.sym 34257 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 34258 soc.cpu.mem_rdata_latched[4]
.sym 34259 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 34261 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 34263 soc.simpleuart_reg_div_do[26]
.sym 34264 soc.cpu.mem_rdata_q[14]
.sym 34265 soc.cpu.mem_rdata_q[11]
.sym 34267 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 34268 soc.cpu.mem_rdata_q[25]
.sym 34269 soc.cpu.instr_auipc
.sym 34270 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 34271 iomem_wdata[1]
.sym 34272 soc.simpleuart_reg_div_do[14]
.sym 34274 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 34275 iomem_wdata[12]
.sym 34282 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 34284 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 34285 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 34287 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 34288 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 34291 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 34292 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 34293 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 34297 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 34298 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 34299 soc.cpu.mem_rdata_latched[12]
.sym 34300 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 34301 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 34302 soc.cpu.mem_rdata_latched[5]
.sym 34303 soc.cpu.mem_rdata_latched[6]
.sym 34304 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 34306 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 34307 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 34308 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 34309 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 34310 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 34312 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 34314 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 34315 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 34316 soc.cpu.mem_rdata_latched[12]
.sym 34320 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 34321 soc.cpu.mem_rdata_latched[12]
.sym 34322 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 34323 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 34326 soc.cpu.mem_rdata_latched[12]
.sym 34327 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 34328 soc.cpu.mem_rdata_latched[6]
.sym 34329 soc.cpu.mem_rdata_latched[5]
.sym 34333 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 34335 soc.cpu.mem_rdata_latched[6]
.sym 34339 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 34340 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 34341 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 34344 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 34345 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 34346 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 34347 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 34350 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 34351 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 34352 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 34353 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 34358 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 34359 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 34360 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 34361 CLK12$SB_IO_IN_$glb_clk
.sym 34363 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I3
.sym 34364 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 34365 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 34366 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 34367 soc.cpu.mem_rdata_q[10]
.sym 34368 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 34369 soc.cpu.mem_rdata_q[15]
.sym 34370 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 34373 soc.cpu.decoded_imm_j[2]
.sym 34376 soc.mem_rdata[24]
.sym 34377 soc.cpu.mem_la_secondword
.sym 34378 iomem_addr[10]
.sym 34379 soc.simpleuart_reg_div_do[29]
.sym 34380 soc.simpleuart_reg_div_do[17]
.sym 34381 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 34383 iomem_addr[8]
.sym 34384 soc.cpu.mem_rdata_latched[2]
.sym 34385 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 34386 soc.cpu.mem_rdata_latched[3]
.sym 34387 soc.cpu.mem_rdata_latched[4]
.sym 34388 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 34389 soc.cpu.mem_rdata_latched[6]
.sym 34390 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 34391 soc.cpu.mem_rdata_q[24]
.sym 34392 soc.cpu.mem_rdata_q[8]
.sym 34393 soc.cpu.instr_lui
.sym 34394 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 34395 soc.cpu.instr_auipc
.sym 34396 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 34397 soc.cpu.mem_rdata_latched[3]
.sym 34398 soc.cpu.mem_xfer
.sym 34405 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 34406 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 34407 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 34409 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 34412 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 34413 soc.cpu.mem_rdata_latched[4]
.sym 34414 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 34415 soc.cpu.mem_rdata_latched[6]
.sym 34416 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 34418 soc.cpu.mem_rdata_latched[5]
.sym 34419 resetn
.sym 34422 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 34423 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 34426 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 34427 soc.cpu.mem_rdata_latched[12]
.sym 34429 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 34430 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 34431 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 34433 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 34434 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 34438 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 34439 soc.cpu.mem_rdata_latched[4]
.sym 34440 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 34444 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 34446 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 34449 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 34450 soc.cpu.mem_rdata_latched[12]
.sym 34451 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 34452 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 34455 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 34456 soc.cpu.mem_rdata_latched[4]
.sym 34457 soc.cpu.mem_rdata_latched[5]
.sym 34458 soc.cpu.mem_rdata_latched[6]
.sym 34462 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 34463 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 34464 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 34468 resetn
.sym 34470 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 34474 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 34476 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 34479 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 34481 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 34483 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 34484 CLK12$SB_IO_IN_$glb_clk
.sym 34486 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 34487 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 34488 soc.cpu.instr_jalr
.sym 34489 soc.cpu.is_sb_sh_sw
.sym 34490 soc.cpu.decoded_rd[1]
.sym 34491 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 34492 soc.cpu.is_alu_reg_reg
.sym 34493 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 34498 soc.cpu.mem_xfer
.sym 34499 soc.simpleuart_reg_div_do[20]
.sym 34500 soc.cpu.mem_la_secondword
.sym 34504 soc.cpu.mem_rdata_latched[2]
.sym 34505 iomem_addr[4]
.sym 34506 soc.mem_rdata[24]
.sym 34507 iomem_addr[12]
.sym 34508 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 34509 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 34510 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 34511 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 34512 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 34513 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 34514 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 34515 soc.cpu.is_alu_reg_imm
.sym 34517 soc.cpu.cpuregs_waddr[4]
.sym 34518 soc.cpu.mem_rdata_q[26]
.sym 34519 soc.cpu.instr_jal
.sym 34520 soc.cpu.decoded_imm_j[4]
.sym 34521 soc.cpu.mem_rdata_q[13]
.sym 34527 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 34528 soc.cpu.mem_rdata_latched[5]
.sym 34529 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 34531 soc.cpu.is_alu_reg_imm
.sym 34533 soc.cpu.instr_jal
.sym 34535 soc.cpu.mem_rdata_q[11]
.sym 34541 soc.cpu.decoded_imm_SB_DFFESR_Q_27_D_SB_LUT4_O_I1
.sym 34542 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 34543 soc.cpu.mem_rdata_latched[2]
.sym 34544 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 34545 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 34546 soc.cpu.decoded_imm_j[4]
.sym 34547 soc.cpu.mem_rdata_latched[4]
.sym 34548 soc.cpu.mem_rdata_latched[2]
.sym 34549 soc.cpu.mem_rdata_latched[6]
.sym 34551 soc.cpu.mem_rdata_q[24]
.sym 34552 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 34553 soc.cpu.instr_jalr
.sym 34554 soc.cpu.is_sb_sh_sw
.sym 34556 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 34557 soc.cpu.mem_rdata_latched[3]
.sym 34558 soc.cpu.decoded_imm_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 34560 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 34562 soc.cpu.mem_rdata_latched[6]
.sym 34566 soc.cpu.decoded_imm_SB_DFFESR_Q_27_D_SB_LUT4_O_I1
.sym 34568 soc.cpu.decoded_imm_j[4]
.sym 34569 soc.cpu.instr_jal
.sym 34573 soc.cpu.mem_rdata_latched[5]
.sym 34574 soc.cpu.mem_rdata_latched[4]
.sym 34578 soc.cpu.mem_rdata_latched[3]
.sym 34579 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 34580 soc.cpu.mem_rdata_latched[2]
.sym 34581 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 34584 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 34586 soc.cpu.mem_rdata_latched[2]
.sym 34587 soc.cpu.mem_rdata_latched[3]
.sym 34591 soc.cpu.is_alu_reg_imm
.sym 34592 soc.cpu.instr_jalr
.sym 34593 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 34596 soc.cpu.decoded_imm_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 34597 soc.cpu.mem_rdata_q[24]
.sym 34598 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 34602 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 34604 soc.cpu.mem_rdata_q[11]
.sym 34605 soc.cpu.is_sb_sh_sw
.sym 34606 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 34607 CLK12$SB_IO_IN_$glb_clk
.sym 34608 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O_$glb_sr
.sym 34609 soc.cpu.decoded_rd[3]
.sym 34610 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 34611 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 34612 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 34613 soc.cpu.decoded_rd[4]
.sym 34614 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 34615 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 34616 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 34618 soc.mem_rdata[25]
.sym 34619 soc.cpu.decoded_imm_j[1]
.sym 34622 soc.cpu.mem_rdata_q[21]
.sym 34624 soc.cpu.mem_xfer
.sym 34625 soc.cpu.decoded_imm[4]
.sym 34626 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 34627 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 34628 soc.cpu.mem_rdata_latched[5]
.sym 34629 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 34632 soc.cpu.mem_rdata_q[20]
.sym 34633 soc.cpu.instr_jalr
.sym 34634 soc.cpu.mem_rdata_q[25]
.sym 34635 soc.cpu.is_sb_sh_sw
.sym 34636 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 34637 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 34638 soc.cpu.mem_rdata_q[27]
.sym 34639 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 34640 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 34641 soc.cpu.is_alu_reg_reg
.sym 34642 soc.cpu.mem_rdata_q[25]
.sym 34643 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 34644 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 34651 soc.cpu.cpuregs_waddr[4]
.sym 34653 soc.cpu.is_sb_sh_sw
.sym 34654 soc.cpu.mem_rdata_q[22]
.sym 34655 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 34656 soc.cpu.decoded_rd[2]
.sym 34658 soc.cpu.decoded_imm_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 34659 soc.cpu.cpu_state[3]
.sym 34660 soc.cpu.mem_rdata_q[9]
.sym 34661 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 34662 soc.cpu.mem_rdata_q[8]
.sym 34663 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 34666 soc.cpu.decoded_rd[3]
.sym 34667 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 34669 soc.cpu.latched_stalu
.sym 34670 soc.cpu.decoded_rd[4]
.sym 34671 soc.cpu.cpuregs_waddr[3]
.sym 34672 soc.cpu.decoded_imm_SB_DFFESR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 34674 soc.cpu.latched_rd_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 34675 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 34676 soc.cpu.mem_rdata_q[21]
.sym 34683 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 34684 soc.cpu.is_sb_sh_sw
.sym 34686 soc.cpu.mem_rdata_q[9]
.sym 34689 soc.cpu.cpuregs_waddr[4]
.sym 34690 soc.cpu.decoded_rd[4]
.sym 34691 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 34692 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 34695 soc.cpu.decoded_rd[2]
.sym 34696 soc.cpu.latched_rd_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 34698 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 34701 soc.cpu.latched_stalu
.sym 34702 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 34704 soc.cpu.cpu_state[3]
.sym 34707 soc.cpu.decoded_imm_SB_DFFESR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 34708 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 34710 soc.cpu.mem_rdata_q[21]
.sym 34713 soc.cpu.cpuregs_waddr[3]
.sym 34714 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 34715 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 34716 soc.cpu.decoded_rd[3]
.sym 34720 soc.cpu.is_sb_sh_sw
.sym 34721 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 34722 soc.cpu.mem_rdata_q[8]
.sym 34725 soc.cpu.decoded_imm_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 34726 soc.cpu.mem_rdata_q[22]
.sym 34727 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 34729 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 34730 CLK12$SB_IO_IN_$glb_clk
.sym 34731 resetn_SB_LUT4_I3_O_$glb_sr
.sym 34732 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1
.sym 34733 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 34734 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0
.sym 34735 soc.cpu.instr_rdcycle
.sym 34736 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 34737 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 34738 soc.cpu.mem_rdata_latched[0]
.sym 34739 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 34740 soc.cpu.decoded_imm_SB_DFFESR_Q_30_D_SB_LUT4_O_I1
.sym 34742 soc.cpu.decoded_imm_j[28]
.sym 34743 soc.cpu.decoded_imm_SB_DFFESR_Q_30_D_SB_LUT4_O_I1
.sym 34744 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 34745 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 34748 soc.cpu.mem_rdata_latched[12]
.sym 34749 soc.cpu.mem_16bit_buffer[11]
.sym 34750 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 34751 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 34753 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 34754 soc.cpu.mem_do_rinst
.sym 34756 soc.cpu.mem_rdata_q[14]
.sym 34757 soc.cpu.cpuregs_waddr[2]
.sym 34758 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 34759 soc.cpu.latched_stalu
.sym 34760 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 34761 soc.cpu.instr_auipc
.sym 34762 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 34763 soc.cpu.cpuregs_waddr[3]
.sym 34764 soc.cpu.decoded_imm[3]
.sym 34765 soc.cpu.mem_rdata_q[25]
.sym 34766 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 34767 iomem_wdata[1]
.sym 34773 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 34775 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 34776 soc.cpu.mem_xfer
.sym 34777 soc.cpu.mem_rdata_latched[1]
.sym 34778 soc.cpu.decoded_imm_j[3]
.sym 34779 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 34783 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 34785 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 34787 soc.cpu.mem_rdata_q[23]
.sym 34788 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_I1
.sym 34789 soc.cpu.instr_jal
.sym 34790 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 34791 resetn
.sym 34793 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 34794 soc.cpu.mem_do_rinst
.sym 34795 soc.cpu.mem_rdata_latched[0]
.sym 34797 soc.cpu.trap_SB_LUT4_I1_I3
.sym 34799 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O
.sym 34802 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 34804 soc.cpu.cpuregs_raddr2[3]
.sym 34806 soc.cpu.mem_rdata_latched[1]
.sym 34807 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 34808 soc.cpu.mem_rdata_latched[0]
.sym 34809 soc.cpu.mem_xfer
.sym 34812 soc.cpu.mem_rdata_q[23]
.sym 34813 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 34814 soc.cpu.decoded_imm_j[3]
.sym 34815 soc.cpu.instr_jal
.sym 34819 soc.cpu.trap_SB_LUT4_I1_I3
.sym 34820 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_I1
.sym 34821 soc.cpu.mem_do_rinst
.sym 34825 resetn
.sym 34826 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O
.sym 34830 soc.cpu.cpuregs_raddr2[3]
.sym 34831 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 34832 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 34833 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 34836 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O
.sym 34837 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 34842 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 34844 resetn
.sym 34849 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 34853 CLK12$SB_IO_IN_$glb_clk
.sym 34855 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 34856 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 34857 soc.cpu.decoded_imm[3]
.sym 34858 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 34859 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 34860 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 34861 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 34862 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 34865 soc.cpu.decoded_imm_j[13]
.sym 34866 soc.cpu.decoded_imm_j[24]
.sym 34867 soc.cpu.mem_rdata_latched[2]
.sym 34869 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 34870 soc.cpu.instr_rdcycle
.sym 34872 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 34873 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 34874 gpio_led_g[0]
.sym 34875 iomem_addr[7]
.sym 34876 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_I1
.sym 34879 soc.cpu.mem_rdata_latched[4]
.sym 34880 soc.cpu.instr_auipc
.sym 34881 soc.cpu.mem_rdata_latched[6]
.sym 34882 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 34883 soc.cpu.irq_state[0]
.sym 34884 soc.cpu.decoded_imm_SB_DFFESR_Q_29_D_SB_LUT4_O_I1
.sym 34885 soc.cpu.instr_lui
.sym 34887 soc.cpu.mem_rdata_latched[6]
.sym 34889 soc.cpu.mem_rdata_latched[3]
.sym 34890 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 34897 soc.cpu.mem_rdata_latched[4]
.sym 34898 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3
.sym 34899 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 34901 soc.cpu.mem_rdata_latched[12]
.sym 34903 soc.cpu.mem_rdata_latched[5]
.sym 34905 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 34907 soc.cpu.mem_rdata_latched[2]
.sym 34909 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 34910 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 34913 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 34914 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 34915 soc.cpu.mem_rdata_latched[3]
.sym 34916 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 34919 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 34922 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 34925 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 34926 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 34927 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 34929 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 34930 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 34931 soc.cpu.mem_rdata_latched[2]
.sym 34932 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 34935 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 34937 soc.cpu.mem_rdata_latched[3]
.sym 34938 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 34941 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 34942 soc.cpu.mem_rdata_latched[4]
.sym 34943 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 34944 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 34947 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 34948 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 34949 soc.cpu.mem_rdata_latched[12]
.sym 34953 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 34954 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 34955 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 34956 soc.cpu.mem_rdata_latched[3]
.sym 34960 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 34961 soc.cpu.mem_rdata_latched[5]
.sym 34962 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 34965 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3
.sym 34967 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 34968 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 34971 soc.cpu.mem_rdata_latched[4]
.sym 34972 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 34973 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 34975 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 34976 CLK12$SB_IO_IN_$glb_clk
.sym 34978 soc.cpu.compressed_instr
.sym 34979 soc.cpu.decoded_imm_j[29]
.sym 34980 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 34981 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 34982 soc.cpu.decoded_imm_j[15]
.sym 34983 soc.cpu.decoded_imm_j[22]
.sym 34984 soc.cpu.decoded_imm_j[11]
.sym 34985 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 34989 soc.cpu.decoded_imm_j[31]
.sym 34990 iomem_addr[5]
.sym 34991 soc.cpu.irq_state[0]
.sym 34993 soc.cpu.decoded_imm_j[9]
.sym 34994 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3
.sym 34995 soc.cpu.mem_rdata_latched[2]
.sym 34996 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 34997 soc.cpu.decoded_imm_j[8]
.sym 34999 soc.cpu.irq_state[1]
.sym 35000 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 35002 resetn
.sym 35003 soc.cpu.mem_rdata_q[26]
.sym 35004 soc.cpu.cpu_state[6]
.sym 35005 soc.cpu.decoded_imm_j[27]
.sym 35006 soc.cpu.cpuregs_raddr2[0]
.sym 35007 soc.cpu.instr_jal
.sym 35008 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 35009 soc.cpu.cpuregs_waddr[4]
.sym 35010 soc.cpu.mem_rdata_q[26]
.sym 35011 soc.cpu.decoded_imm_j[4]
.sym 35012 soc.cpu.instr_jal
.sym 35013 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 35019 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 35020 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 35024 soc.cpu.mem_do_rinst
.sym 35025 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 35027 soc.cpu.mem_rdata_q[26]
.sym 35028 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 35029 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 35030 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 35031 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 35032 soc.cpu.cpu_state[6]
.sym 35033 soc.cpu.mem_rdata_q[27]
.sym 35034 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I2_O
.sym 35035 soc.cpu.mem_rdata_q[25]
.sym 35036 soc.cpu.cpu_state[2]
.sym 35039 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 35040 soc.cpu.mem_do_prefetch
.sym 35043 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 35047 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 35048 soc.cpu.mem_rdata_q[28]
.sym 35052 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 35054 soc.cpu.cpu_state[6]
.sym 35055 soc.cpu.mem_do_prefetch
.sym 35060 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 35064 soc.cpu.mem_rdata_q[28]
.sym 35065 soc.cpu.mem_rdata_q[26]
.sym 35066 soc.cpu.mem_rdata_q[25]
.sym 35067 soc.cpu.mem_rdata_q[27]
.sym 35070 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 35071 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 35072 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 35073 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 35079 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 35082 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 35083 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 35084 soc.cpu.cpu_state[2]
.sym 35085 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I2_O
.sym 35090 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 35094 soc.cpu.mem_do_prefetch
.sym 35096 soc.cpu.mem_do_rinst
.sym 35099 CLK12$SB_IO_IN_$glb_clk
.sym 35101 soc.cpu.mem_rdata_q[16]
.sym 35102 soc.cpu.cpuregs_raddr1[1]
.sym 35103 soc.cpu.cpuregs_raddr2[4]
.sym 35104 soc.cpu.cpuregs_raddr1[4]
.sym 35105 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 35106 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 35107 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 35108 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D
.sym 35111 iomem_wdata[0]
.sym 35112 soc.cpu.decoded_imm_j[23]
.sym 35114 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 35115 soc.cpu.instr_waitirq
.sym 35116 soc.cpu.cpu_state[3]
.sym 35118 soc.cpu.trap_SB_LUT4_I1_I3
.sym 35120 soc.cpu.compressed_instr
.sym 35121 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 35122 soc.cpu.mem_xfer
.sym 35123 soc.cpu.cpuregs_raddr2[1]
.sym 35124 iomem_wdata[11]
.sym 35125 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 35126 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 35127 soc.cpu.is_sb_sh_sw
.sym 35128 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 35129 soc.cpu.decoded_imm_j[10]
.sym 35130 soc.cpu.mem_rdata_q[27]
.sym 35131 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 35132 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 35133 soc.cpu.decoded_imm_j[11]
.sym 35134 soc.cpu.mem_rdata_q[16]
.sym 35135 soc.cpu.mem_rdata_q[25]
.sym 35136 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 35142 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 35144 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 35145 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 35146 soc.cpu.cpuregs_waddr[2]
.sym 35147 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 35149 soc.cpu.cpuregs_waddr[4]
.sym 35150 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 35151 soc.cpu.cpuregs_waddr[1]
.sym 35154 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 35157 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 35158 soc.cpu.cpuregs_waddr[0]
.sym 35160 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 35165 soc.cpu.cpuregs_waddr[3]
.sym 35169 soc.cpu.cpuregs_waddr[4]
.sym 35170 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 35175 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 35176 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 35177 soc.cpu.cpuregs_waddr[4]
.sym 35178 soc.cpu.cpuregs_waddr[3]
.sym 35182 soc.cpu.cpuregs_waddr[1]
.sym 35183 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 35188 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 35194 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 35196 soc.cpu.cpuregs_waddr[0]
.sym 35199 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 35200 soc.cpu.cpuregs_waddr[4]
.sym 35201 soc.cpu.cpuregs_waddr[1]
.sym 35202 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 35205 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 35212 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 35213 soc.cpu.cpuregs_waddr[2]
.sym 35219 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 35221 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 35222 CLK12$SB_IO_IN_$glb_clk
.sym 35224 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 35225 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 35226 soc.cpu.decoded_rs1_SB_LUT4_I1_O
.sym 35227 soc.cpu.cpuregs_raddr1[2]
.sym 35228 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 35229 soc.cpu.mem_rdata_q[19]
.sym 35230 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 35231 soc.cpu.cpuregs_raddr1[3]
.sym 35234 soc.cpu.decoded_imm_j[21]
.sym 35236 soc.cpu.mem_do_rinst
.sym 35240 resetn
.sym 35241 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D
.sym 35244 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 35246 soc.cpu.mem_do_rinst
.sym 35248 soc.cpu.cpuregs_raddr2[4]
.sym 35249 soc.cpu.decoded_imm_j[31]
.sym 35250 soc.cpu.cpuregs_waddr[2]
.sym 35251 soc.cpu.cpuregs_waddr[3]
.sym 35252 soc.cpu.latched_stalu
.sym 35253 soc.cpu.mem_xfer
.sym 35254 soc.cpu.instr_auipc
.sym 35255 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_I2
.sym 35256 soc.cpu.decoded_imm_j[24]
.sym 35257 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 35258 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D
.sym 35259 iomem_wdata[1]
.sym 35268 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 35269 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 35271 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 35273 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 35274 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 35292 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 35300 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 35304 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 35305 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 35306 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 35307 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 35310 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 35317 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 35324 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 35331 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 35336 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 35341 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 35344 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 35345 CLK12$SB_IO_IN_$glb_clk
.sym 35347 soc.cpu.decoded_imm_j[19]
.sym 35348 soc.cpu.decoded_imm_j[0]
.sym 35349 soc.cpu.decoded_imm_SB_DFFESR_Q_12_D_SB_LUT4_O_I0
.sym 35350 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 35351 soc.cpu.decoded_imm_SB_DFFESR_Q_16_D_SB_LUT4_O_I0
.sym 35352 soc.cpu.decoded_imm_j[12]
.sym 35353 soc.cpu.decoded_imm_j[17]
.sym 35354 soc.cpu.decoded_imm_SB_DFFESR_Q_15_D_SB_LUT4_O_I0
.sym 35357 soc.cpu.instr_lui
.sym 35359 soc.cpu.cpu_state[3]
.sym 35361 soc.cpu.pcpi_rs1[15]
.sym 35362 soc.cpu.instr_lui
.sym 35365 soc.cpu.mem_do_rdata
.sym 35366 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_I2_O
.sym 35367 soc.cpu.mem_rdata_q[17]
.sym 35368 iomem_wdata[31]
.sym 35369 soc.cpu.clear_prefetched_high_word
.sym 35370 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 35371 soc.cpu.irq_state[0]
.sym 35372 soc.cpu.decoded_imm[13]
.sym 35373 soc.cpu.instr_auipc
.sym 35374 soc.cpu.decoded_imm_j[21]
.sym 35375 soc.cpu.decoded_imm_j[18]
.sym 35376 soc.cpu.decoded_imm_SB_DFFESR_Q_29_D_SB_LUT4_O_I1
.sym 35377 soc.cpu.instr_lui
.sym 35378 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 35379 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 35380 soc.cpu.decoded_imm_j[19]
.sym 35381 soc.cpu.decoded_imm[15]
.sym 35382 soc.cpu.decoded_imm_j[28]
.sym 35389 soc.cpu.instr_jal
.sym 35390 soc.cpu.mem_rdata_q[31]
.sym 35391 soc.cpu.decoded_imm_SB_DFFESR_Q_20_D_SB_LUT4_O_I0
.sym 35392 soc.cpu.instr_jal
.sym 35395 soc.cpu.mem_rdata_q[7]
.sym 35396 soc.cpu.mem_rdata_q[28]
.sym 35397 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 35399 soc.cpu.is_sb_sh_sw
.sym 35402 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 35403 soc.cpu.decoded_imm_j[0]
.sym 35404 soc.cpu.instr_auipc
.sym 35405 soc.cpu.decoded_imm_j[11]
.sym 35406 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 35407 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 35411 soc.cpu.instr_lui
.sym 35412 soc.cpu.mem_rdata_q[13]
.sym 35413 soc.cpu.mem_rdata_q[24]
.sym 35419 soc.cpu.instr_lui
.sym 35421 soc.cpu.mem_rdata_q[31]
.sym 35422 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 35423 soc.cpu.is_sb_sh_sw
.sym 35424 soc.cpu.decoded_imm_SB_DFFESR_Q_20_D_SB_LUT4_O_I0
.sym 35428 soc.cpu.is_sb_sh_sw
.sym 35429 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 35430 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 35433 soc.cpu.decoded_imm_j[0]
.sym 35434 soc.cpu.instr_jal
.sym 35435 soc.cpu.is_sb_sh_sw
.sym 35436 soc.cpu.mem_rdata_q[7]
.sym 35439 soc.cpu.mem_rdata_q[7]
.sym 35440 soc.cpu.instr_jal
.sym 35441 soc.cpu.decoded_imm_j[11]
.sym 35442 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 35445 soc.cpu.instr_auipc
.sym 35446 soc.cpu.instr_lui
.sym 35447 soc.cpu.mem_rdata_q[24]
.sym 35448 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 35451 soc.cpu.mem_rdata_q[13]
.sym 35452 soc.cpu.instr_lui
.sym 35453 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 35454 soc.cpu.instr_auipc
.sym 35457 soc.cpu.instr_lui
.sym 35458 soc.cpu.mem_rdata_q[28]
.sym 35459 soc.cpu.instr_auipc
.sym 35460 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 35467 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 35468 CLK12$SB_IO_IN_$glb_clk
.sym 35469 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O_$glb_sr
.sym 35471 soc.cpu.decoded_imm[19]
.sym 35472 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1
.sym 35473 soc.cpu.decoded_imm[15]
.sym 35474 soc.cpu.decoded_imm[16]
.sym 35475 soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I0
.sym 35476 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O
.sym 35477 soc.cpu.decoded_imm_SB_DFFESR_Q_19_D_SB_LUT4_O_I0
.sym 35481 soc.cpu.decoded_imm[27]
.sym 35482 soc.cpu.decoded_imm[11]
.sym 35483 soc.cpu.cpu_state[6]
.sym 35485 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 35486 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_I2_O
.sym 35487 gpio_led_r[4]
.sym 35489 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_I2_O
.sym 35490 $PACKER_GND_NET
.sym 35491 soc.cpu.decoded_imm_j[0]
.sym 35492 soc.cpu.irq_pending[2]
.sym 35493 soc.cpu.cpu_state[4]
.sym 35494 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 35495 soc.cpu.instr_jal
.sym 35496 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 35497 soc.cpu.decoded_imm_j[27]
.sym 35498 soc.cpu.mem_rdata_q[26]
.sym 35499 soc.cpu.cpu_state[2]
.sym 35500 soc.cpu.instr_jal
.sym 35501 soc.cpu.decoded_imm_SB_DFFESR_Q_19_D_SB_LUT4_O_I0
.sym 35502 soc.cpu.decoded_imm_j[17]
.sym 35503 soc.cpu.cpuregs_raddr2[0]
.sym 35504 soc.cpu.decoded_imm_j[4]
.sym 35505 soc.cpu.decoded_imm[19]
.sym 35512 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_I2
.sym 35514 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 35515 soc.cpu.decoded_imm_SB_DFFESR_Q_7_D_SB_LUT4_O_I0
.sym 35516 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 35519 soc.cpu.decoded_imm_j[31]
.sym 35522 soc.cpu.mem_rdata_q[21]
.sym 35523 soc.cpu.decoded_imm_SB_DFFESR_Q_10_D_SB_LUT4_O_I0
.sym 35524 soc.cpu.decoded_imm_SB_DFFESR_Q_18_D_SB_LUT4_O_I0
.sym 35525 soc.cpu.decoded_imm_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.sym 35526 soc.cpu.instr_jal
.sym 35528 soc.cpu.decoded_imm_j[24]
.sym 35530 soc.cpu.decoded_imm_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 35531 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 35532 soc.cpu.decoded_imm_j[13]
.sym 35533 soc.cpu.instr_auipc
.sym 35534 soc.cpu.decoded_imm_j[21]
.sym 35536 soc.cpu.mem_rdata_q[31]
.sym 35537 soc.cpu.instr_lui
.sym 35538 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 35539 soc.cpu.reg_next_pc[1]
.sym 35540 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 35541 soc.cpu.reg_out[1]
.sym 35542 soc.cpu.decoded_imm_j[28]
.sym 35544 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 35545 soc.cpu.reg_out[1]
.sym 35547 soc.cpu.reg_next_pc[1]
.sym 35550 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 35551 soc.cpu.instr_jal
.sym 35552 soc.cpu.decoded_imm_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.sym 35553 soc.cpu.decoded_imm_j[28]
.sym 35557 soc.cpu.decoded_imm_j[31]
.sym 35558 soc.cpu.instr_jal
.sym 35559 soc.cpu.decoded_imm_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 35562 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_I2
.sym 35563 soc.cpu.instr_auipc
.sym 35564 soc.cpu.instr_lui
.sym 35565 soc.cpu.mem_rdata_q[31]
.sym 35568 soc.cpu.instr_auipc
.sym 35569 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 35570 soc.cpu.mem_rdata_q[21]
.sym 35571 soc.cpu.instr_lui
.sym 35574 soc.cpu.decoded_imm_SB_DFFESR_Q_10_D_SB_LUT4_O_I0
.sym 35575 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 35576 soc.cpu.decoded_imm_j[21]
.sym 35577 soc.cpu.instr_jal
.sym 35580 soc.cpu.instr_jal
.sym 35581 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 35582 soc.cpu.decoded_imm_SB_DFFESR_Q_18_D_SB_LUT4_O_I0
.sym 35583 soc.cpu.decoded_imm_j[13]
.sym 35586 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 35587 soc.cpu.decoded_imm_SB_DFFESR_Q_7_D_SB_LUT4_O_I0
.sym 35588 soc.cpu.decoded_imm_j[24]
.sym 35589 soc.cpu.instr_jal
.sym 35590 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 35591 CLK12$SB_IO_IN_$glb_clk
.sym 35592 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O_$glb_sr
.sym 35593 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1
.sym 35594 soc.cpu.reg_next_pc[16]
.sym 35595 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1
.sym 35596 soc.cpu.reg_next_pc[4]
.sym 35597 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1
.sym 35598 soc.cpu.reg_next_pc[5]
.sym 35600 soc.cpu.reg_next_pc[21]
.sym 35603 soc.cpu.decoded_imm[9]
.sym 35605 soc.cpu.mem_wordsize[1]
.sym 35606 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O
.sym 35609 soc.cpu.decoded_imm[28]
.sym 35610 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 35611 soc.cpu.decoded_imm[31]
.sym 35612 soc.cpu.irq_pending[1]
.sym 35613 soc.cpu.is_lui_auipc_jal
.sym 35614 iomem_wdata[19]
.sym 35615 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 35616 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 35617 soc.cpu.decoded_imm_j[10]
.sym 35618 soc.cpu.mem_rdata_q[27]
.sym 35619 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 35620 soc.cpu.decoded_imm_j[0]
.sym 35621 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 35622 soc.cpu.decoded_imm_j[12]
.sym 35623 soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I0
.sym 35624 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 35625 soc.cpu.decoded_imm_j[11]
.sym 35626 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I2
.sym 35627 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 35628 soc.cpu.decoded_imm[24]
.sym 35634 soc.cpu.decoded_imm_SB_DFFESR_Q_4_D_SB_LUT4_O_I0
.sym 35636 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0
.sym 35638 soc.cpu.instr_auipc
.sym 35640 soc.cpu.decoded_imm_j[9]
.sym 35641 soc.cpu.instr_lui
.sym 35643 soc.cpu.decoded_imm_j[10]
.sym 35644 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_I2
.sym 35645 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 35646 soc.cpu.decoded_imm_SB_DFFESR_Q_29_D_SB_LUT4_O_I1
.sym 35647 soc.cpu.decoded_imm_j[8]
.sym 35649 soc.cpu.mem_rdata_q[27]
.sym 35650 soc.cpu.mem_rdata_q[30]
.sym 35652 soc.cpu.decoded_imm_j[2]
.sym 35653 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 35654 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 35655 soc.cpu.instr_jal
.sym 35656 soc.cpu.decoded_imm_j[1]
.sym 35657 soc.cpu.decoded_imm_j[27]
.sym 35658 soc.cpu.decoded_imm_SB_DFFESR_Q_30_D_SB_LUT4_O_I1
.sym 35659 soc.cpu.mem_rdata_q[29]
.sym 35660 soc.cpu.instr_jal
.sym 35661 soc.cpu.mem_rdata_q[28]
.sym 35662 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 35665 soc.cpu.decoded_imm_j[30]
.sym 35667 soc.cpu.instr_auipc
.sym 35668 soc.cpu.instr_lui
.sym 35669 soc.cpu.mem_rdata_q[27]
.sym 35670 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 35673 soc.cpu.decoded_imm_SB_DFFESR_Q_29_D_SB_LUT4_O_I1
.sym 35675 soc.cpu.instr_jal
.sym 35676 soc.cpu.decoded_imm_j[2]
.sym 35679 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 35680 soc.cpu.instr_jal
.sym 35681 soc.cpu.decoded_imm_SB_DFFESR_Q_4_D_SB_LUT4_O_I0
.sym 35682 soc.cpu.decoded_imm_j[27]
.sym 35685 soc.cpu.instr_jal
.sym 35686 soc.cpu.mem_rdata_q[29]
.sym 35687 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_I2
.sym 35688 soc.cpu.decoded_imm_j[9]
.sym 35691 soc.cpu.decoded_imm_j[1]
.sym 35692 soc.cpu.decoded_imm_SB_DFFESR_Q_30_D_SB_LUT4_O_I1
.sym 35694 soc.cpu.instr_jal
.sym 35697 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_I2
.sym 35698 soc.cpu.mem_rdata_q[30]
.sym 35699 soc.cpu.instr_jal
.sym 35700 soc.cpu.decoded_imm_j[10]
.sym 35703 soc.cpu.decoded_imm_j[30]
.sym 35704 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 35705 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0
.sym 35706 soc.cpu.instr_jal
.sym 35709 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_I2
.sym 35710 soc.cpu.mem_rdata_q[28]
.sym 35711 soc.cpu.instr_jal
.sym 35712 soc.cpu.decoded_imm_j[8]
.sym 35713 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 35714 CLK12$SB_IO_IN_$glb_clk
.sym 35715 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O_$glb_sr
.sym 35716 soc.cpu.decoded_imm[5]
.sym 35717 soc.cpu.decoded_imm[7]
.sym 35718 soc.cpu.decoded_imm[6]
.sym 35719 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1
.sym 35720 soc.cpu.decoded_imm[12]
.sym 35721 soc.cpu.decoded_imm[22]
.sym 35722 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1
.sym 35723 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 35726 soc.cpu.decoded_imm[28]
.sym 35728 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 35730 soc.cpu.decoded_imm[10]
.sym 35731 soc.cpu.reg_next_pc[4]
.sym 35732 soc.cpu.decoded_imm[2]
.sym 35733 soc.cpu.reg_next_pc[21]
.sym 35734 $PACKER_VCC_NET
.sym 35735 soc.cpu.decoded_imm_j[8]
.sym 35736 soc.cpu.decoded_imm[9]
.sym 35737 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 35738 soc.cpu.decoded_imm[14]
.sym 35739 iomem_wdata[21]
.sym 35740 soc.cpu.latched_stalu
.sym 35741 soc.cpu.decoded_imm[27]
.sym 35742 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 35743 iomem_wdata[1]
.sym 35744 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 35745 soc.cpu.cpuregs_raddr2[4]
.sym 35746 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 35747 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_I2
.sym 35748 soc.cpu.decoded_imm_j[22]
.sym 35749 soc.cpu.decoded_imm[30]
.sym 35750 soc.cpu.cpuregs_waddr[2]
.sym 35751 $PACKER_VCC_NET
.sym 35757 soc.cpu.decoded_imm_j[5]
.sym 35761 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 35762 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 35765 soc.cpu.decoded_imm_j[3]
.sym 35767 soc.cpu.decoded_imm_j[7]
.sym 35768 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 35772 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 35776 soc.cpu.decoded_imm_j[4]
.sym 35778 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 35779 soc.cpu.reg_pc_SB_DFFESR_Q_30_D
.sym 35780 soc.cpu.decoded_imm_j[0]
.sym 35782 soc.cpu.decoded_imm_j[2]
.sym 35783 soc.cpu.decoded_imm_j[6]
.sym 35785 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 35786 soc.cpu.decoded_imm_j[1]
.sym 35788 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 35789 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[1]
.sym 35791 soc.cpu.decoded_imm_j[0]
.sym 35792 soc.cpu.reg_pc_SB_DFFESR_Q_30_D
.sym 35795 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[2]
.sym 35797 soc.cpu.decoded_imm_j[1]
.sym 35798 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 35799 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[1]
.sym 35801 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[3]
.sym 35803 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 35804 soc.cpu.decoded_imm_j[2]
.sym 35805 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[2]
.sym 35807 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[4]
.sym 35809 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 35810 soc.cpu.decoded_imm_j[3]
.sym 35811 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[3]
.sym 35813 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[5]
.sym 35815 soc.cpu.decoded_imm_j[4]
.sym 35816 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 35817 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[4]
.sym 35819 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[6]
.sym 35821 soc.cpu.decoded_imm_j[5]
.sym 35822 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 35823 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[5]
.sym 35825 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[7]
.sym 35827 soc.cpu.decoded_imm_j[6]
.sym 35828 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 35829 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[6]
.sym 35831 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[8]
.sym 35833 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 35834 soc.cpu.decoded_imm_j[7]
.sym 35835 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[7]
.sym 35840 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2
.sym 35841 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I2
.sym 35842 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I2
.sym 35843 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I2
.sym 35844 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I2
.sym 35845 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I2
.sym 35846 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I2
.sym 35851 soc.cpu.pcpi_rs1[27]
.sym 35853 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 35854 gpio_led_b[3]
.sym 35855 iomem_wdata[13]
.sym 35856 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 35857 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 35858 soc.cpu.reg_next_pc[11]
.sym 35859 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 35860 iomem_wdata[13]
.sym 35861 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 35862 soc.cpu.decoded_imm[6]
.sym 35863 soc.cpu.decoded_imm_j[18]
.sym 35864 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 35865 soc.cpu.decoded_imm[13]
.sym 35866 soc.cpu.irq_state[1]
.sym 35868 soc.cpu.irq_state[0]
.sym 35869 soc.cpu.decoded_imm_j[16]
.sym 35870 soc.cpu.cpu_state[2]
.sym 35871 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 35872 soc.cpu.decoded_imm_j[19]
.sym 35873 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 35874 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 35875 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[8]
.sym 35880 soc.cpu.decoded_imm_j[8]
.sym 35883 soc.cpu.decoded_imm_j[14]
.sym 35885 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 35889 soc.cpu.decoded_imm_j[10]
.sym 35890 soc.cpu.decoded_imm_j[9]
.sym 35891 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 35892 soc.cpu.decoded_imm_j[12]
.sym 35893 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 35896 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 35897 soc.cpu.decoded_imm_j[11]
.sym 35900 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 35901 soc.cpu.decoded_imm_j[15]
.sym 35902 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 35906 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 35910 soc.cpu.decoded_imm_j[13]
.sym 35911 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 35912 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[9]
.sym 35914 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 35915 soc.cpu.decoded_imm_j[8]
.sym 35916 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[8]
.sym 35918 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[10]
.sym 35920 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 35921 soc.cpu.decoded_imm_j[9]
.sym 35922 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[9]
.sym 35924 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[11]
.sym 35926 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 35927 soc.cpu.decoded_imm_j[10]
.sym 35928 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[10]
.sym 35930 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[12]
.sym 35932 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 35933 soc.cpu.decoded_imm_j[11]
.sym 35934 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[11]
.sym 35936 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[13]
.sym 35938 soc.cpu.decoded_imm_j[12]
.sym 35939 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 35940 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[12]
.sym 35942 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[14]
.sym 35944 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 35945 soc.cpu.decoded_imm_j[13]
.sym 35946 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[13]
.sym 35948 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[15]
.sym 35950 soc.cpu.decoded_imm_j[14]
.sym 35951 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 35952 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[14]
.sym 35954 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[16]
.sym 35956 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 35957 soc.cpu.decoded_imm_j[15]
.sym 35958 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[15]
.sym 35962 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I2
.sym 35963 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I2
.sym 35964 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I2
.sym 35965 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I2
.sym 35966 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I2
.sym 35967 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I2
.sym 35968 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I2
.sym 35969 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I2
.sym 35975 soc.cpu.reg_out[30]
.sym 35976 soc.cpu.decoded_imm[23]
.sym 35977 soc.cpu.alu_out_q[3]
.sym 35978 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 35979 soc.cpu.alu_out_q[4]
.sym 35980 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 35981 gpio_led_b[1]
.sym 35982 soc.cpu.reg_out[13]
.sym 35983 soc.cpu.decoded_imm[21]
.sym 35984 soc.cpu.pcpi_rs1[6]
.sym 35985 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 35986 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 35987 soc.cpu.decoded_imm[5]
.sym 35988 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 35989 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 35990 soc.cpu.decoded_imm_j[27]
.sym 35991 soc.cpu.cpuregs_raddr2[0]
.sym 35992 soc.cpu.cpu_state[2]
.sym 35993 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 35994 soc.cpu.decoded_imm_j[17]
.sym 35995 soc.cpu.decoded_imm[19]
.sym 35996 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 35997 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 35998 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[16]
.sym 36005 soc.cpu.decoded_imm_j[17]
.sym 36006 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 36010 soc.cpu.decoded_imm_j[20]
.sym 36012 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 36013 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 36019 soc.cpu.decoded_imm_j[23]
.sym 36020 soc.cpu.decoded_imm_j[22]
.sym 36021 soc.cpu.decoded_imm_j[21]
.sym 36023 soc.cpu.decoded_imm_j[18]
.sym 36024 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 36026 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 36029 soc.cpu.decoded_imm_j[16]
.sym 36030 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 36032 soc.cpu.decoded_imm_j[19]
.sym 36033 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 36034 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 36035 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[17]
.sym 36037 soc.cpu.decoded_imm_j[16]
.sym 36038 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 36039 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[16]
.sym 36041 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[18]
.sym 36043 soc.cpu.decoded_imm_j[17]
.sym 36044 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 36045 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[17]
.sym 36047 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[19]
.sym 36049 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 36050 soc.cpu.decoded_imm_j[18]
.sym 36051 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[18]
.sym 36053 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[20]
.sym 36055 soc.cpu.decoded_imm_j[19]
.sym 36056 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 36057 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[19]
.sym 36059 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[21]
.sym 36061 soc.cpu.decoded_imm_j[20]
.sym 36062 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 36063 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[20]
.sym 36065 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[22]
.sym 36067 soc.cpu.decoded_imm_j[21]
.sym 36068 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 36069 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[21]
.sym 36071 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[23]
.sym 36073 soc.cpu.decoded_imm_j[22]
.sym 36074 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 36075 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[22]
.sym 36077 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[24]
.sym 36079 soc.cpu.decoded_imm_j[23]
.sym 36080 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 36081 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[23]
.sym 36085 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I2
.sym 36086 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I2
.sym 36087 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I2
.sym 36088 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 36089 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I2
.sym 36090 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I2
.sym 36091 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I2
.sym 36092 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I2
.sym 36093 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 36098 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 36099 soc.cpu.reg_next_pc[20]
.sym 36100 soc.cpu.decoded_imm[1]
.sym 36101 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 36102 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 36104 soc.cpu.reg_next_pc[12]
.sym 36105 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 36106 soc.cpu.next_pc[24]
.sym 36107 soc.cpu.reg_next_pc[23]
.sym 36108 soc.cpu.reg_next_pc[13]
.sym 36109 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 36110 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 36111 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 36112 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 36113 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 36116 soc.cpu.pcpi_rs1[11]
.sym 36117 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 36118 soc.cpu.reg_next_pc[30]
.sym 36119 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 36120 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 36121 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[24]
.sym 36127 soc.cpu.decoded_imm_j[26]
.sym 36130 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 36132 soc.cpu.decoded_imm_j[29]
.sym 36137 soc.cpu.decoded_imm_j[25]
.sym 36139 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 36141 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 36143 soc.cpu.decoded_imm_j[28]
.sym 36145 soc.cpu.decoded_imm_j[24]
.sym 36147 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 36149 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 36150 soc.cpu.decoded_imm_j[27]
.sym 36151 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 36153 soc.cpu.decoded_imm_j[30]
.sym 36154 soc.cpu.decoded_imm_j[31]
.sym 36156 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 36157 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 36158 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[25]
.sym 36160 soc.cpu.decoded_imm_j[24]
.sym 36161 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 36162 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[24]
.sym 36164 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[26]
.sym 36166 soc.cpu.decoded_imm_j[25]
.sym 36167 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 36168 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[25]
.sym 36170 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[27]
.sym 36172 soc.cpu.decoded_imm_j[26]
.sym 36173 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 36174 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[26]
.sym 36176 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[28]
.sym 36178 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 36179 soc.cpu.decoded_imm_j[27]
.sym 36180 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[27]
.sym 36182 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[29]
.sym 36184 soc.cpu.decoded_imm_j[28]
.sym 36185 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 36186 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[28]
.sym 36188 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[30]
.sym 36190 soc.cpu.decoded_imm_j[29]
.sym 36191 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 36192 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[29]
.sym 36194 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[31]
.sym 36196 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 36197 soc.cpu.decoded_imm_j[30]
.sym 36198 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[30]
.sym 36201 soc.cpu.decoded_imm_j[31]
.sym 36202 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 36204 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[31]
.sym 36208 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I2
.sym 36209 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I2
.sym 36210 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I2
.sym 36211 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I2
.sym 36212 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I2
.sym 36213 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 36214 soc.cpu.reg_next_pc[31]
.sym 36215 soc.cpu.reg_next_pc[29]
.sym 36220 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 36221 soc.cpu.decoded_imm[25]
.sym 36222 soc.cpu.decoded_imm[0]
.sym 36223 soc.cpu.decoded_imm_j[25]
.sym 36224 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 36226 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 36229 soc.cpu.cpuregs_wrdata[4]
.sym 36230 soc.cpu.reg_out[18]
.sym 36231 soc.cpu.pcpi_rs1[2]
.sym 36232 soc.cpu.latched_stalu
.sym 36233 soc.cpu.cpuregs_raddr2[4]
.sym 36234 soc.cpu.reg_next_pc[14]
.sym 36235 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 36236 soc.cpu.reg_out[7]
.sym 36237 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 36238 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 36239 soc.cpu.reg_out[14]
.sym 36240 soc.cpu.latched_stalu
.sym 36241 soc.cpu.pcpi_rs1[4]
.sym 36242 soc.cpu.cpuregs_waddr[2]
.sym 36243 $PACKER_VCC_NET
.sym 36249 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 36250 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I2
.sym 36251 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 36253 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 36254 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 36256 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 36257 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 36258 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 36259 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 36260 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 36261 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 36262 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 36264 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 36266 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 36268 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 36270 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 36273 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 36278 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 36279 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 36280 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1
.sym 36282 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 36283 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 36284 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 36285 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 36288 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 36289 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 36290 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 36291 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 36294 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 36295 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 36297 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 36300 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 36301 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 36302 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 36303 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 36306 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 36307 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 36308 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 36309 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 36312 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 36314 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I2
.sym 36315 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1
.sym 36318 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 36319 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 36320 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 36321 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 36324 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 36325 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 36326 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 36327 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 36328 resetn_SB_LUT4_I2_O_$glb_ce
.sym 36329 CLK12$SB_IO_IN_$glb_clk
.sym 36330 resetn_SB_LUT4_I3_O_$glb_sr
.sym 36331 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I1
.sym 36332 soc.cpu.cpuregs_rs1_SB_LUT4_O_19_I2
.sym 36333 soc.cpu.reg_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1
.sym 36334 soc.cpu.cpuregs_rs1[3]
.sym 36335 soc.cpu.cpuregs_rs1[12]
.sym 36336 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 36337 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I0
.sym 36338 soc.cpu.cpuregs_rs1_SB_LUT4_O_28_I2
.sym 36339 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 36343 soc.cpu.decoded_imm[20]
.sym 36344 soc.cpu.reg_next_pc[15]
.sym 36345 soc.cpu.reg_next_pc[18]
.sym 36346 soc.cpu.reg_next_pc[11]
.sym 36347 $PACKER_VCC_NET
.sym 36348 soc.cpu.reg_next_pc[29]
.sym 36349 gpio_led_b[3]
.sym 36350 soc.cpu.cpuregs_wrdata[5]
.sym 36351 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1
.sym 36352 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 36353 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 36354 soc.cpu.pcpi_rs1[27]
.sym 36355 soc.cpu.cpuregs_rs1[8]
.sym 36356 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 36357 soc.cpu.cpuregs.regs.0.0.1_RDATA_7
.sym 36358 soc.cpu.cpuregs.regs.0.0.1_RDATA_2
.sym 36359 soc.cpu.irq_state[1]
.sym 36360 soc.cpu.cpuregs_wrdata[13]
.sym 36361 soc.cpu.irq_state[0]
.sym 36362 soc.cpu.cpuregs_wrdata[3]
.sym 36363 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 36364 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 36365 soc.cpu.cpuregs.regs.0.0.1_RDATA_3
.sym 36366 soc.cpu.cpuregs.regs.0.0.1_RDATA
.sym 36372 soc.cpu.alu_out_q[14]
.sym 36373 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1
.sym 36374 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 36375 soc.cpu.reg_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1
.sym 36377 soc.cpu.reg_next_pc[18]
.sym 36378 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 36379 soc.cpu.latched_stalu
.sym 36381 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 36382 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I2
.sym 36383 soc.cpu.cpuregs_rs1_SB_LUT4_O_17_I2
.sym 36384 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I1
.sym 36385 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 36386 soc.cpu.cpuregs.regs.0.0.1_RDATA_1
.sym 36387 soc.cpu.reg_out[18]
.sym 36389 soc.cpu.alu_out_q[18]
.sym 36391 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 36393 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 36394 soc.cpu.reg_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1
.sym 36395 soc.cpu.reg_next_pc[14]
.sym 36396 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 36397 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I0
.sym 36398 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I3
.sym 36399 soc.cpu.reg_out[14]
.sym 36400 soc.cpu.latched_stalu
.sym 36401 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 36402 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 36405 soc.cpu.cpuregs_rs1_SB_LUT4_O_17_I2
.sym 36406 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 36407 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 36408 soc.cpu.cpuregs.regs.0.0.1_RDATA_1
.sym 36411 soc.cpu.reg_next_pc[14]
.sym 36412 soc.cpu.reg_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1
.sym 36413 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 36417 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I0
.sym 36418 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I1
.sym 36419 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 36420 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I3
.sym 36423 soc.cpu.latched_stalu
.sym 36424 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 36425 soc.cpu.alu_out_q[18]
.sym 36426 soc.cpu.reg_out[18]
.sym 36429 soc.cpu.alu_out_q[14]
.sym 36430 soc.cpu.latched_stalu
.sym 36431 soc.cpu.reg_out[14]
.sym 36432 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 36435 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1
.sym 36436 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 36437 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I2
.sym 36441 soc.cpu.reg_out[14]
.sym 36442 soc.cpu.latched_stalu
.sym 36443 soc.cpu.alu_out_q[14]
.sym 36444 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 36447 soc.cpu.reg_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1
.sym 36449 soc.cpu.reg_next_pc[18]
.sym 36450 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 36451 resetn_SB_LUT4_I2_O_$glb_ce
.sym 36452 CLK12$SB_IO_IN_$glb_clk
.sym 36453 resetn_SB_LUT4_I3_O_$glb_sr
.sym 36454 soc.cpu.reg_pc[18]
.sym 36455 soc.cpu.reg_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 36456 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 36457 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 36458 soc.cpu.reg_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1
.sym 36459 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I1
.sym 36460 soc.cpu.reg_pc[31]
.sym 36461 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I0
.sym 36466 soc.cpu.reg_pc[14]
.sym 36467 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1
.sym 36468 soc.cpu.reg_next_pc[27]
.sym 36469 soc.cpu.pcpi_rs1[13]
.sym 36470 soc.cpu.reg_pc[16]
.sym 36471 iomem_wdata[5]
.sym 36472 soc.cpu.reg_pc[13]
.sym 36473 soc.cpu.reg_out[16]
.sym 36474 soc.cpu.pcpi_rs1[19]
.sym 36475 soc.cpu.reg_out[18]
.sym 36476 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 36477 soc.cpu.alu_out_q[13]
.sym 36478 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 36479 soc.cpu.pcpi_rs1[1]
.sym 36480 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 36481 soc.cpu.cpuregs_rs1[7]
.sym 36482 soc.cpu.cpuregs_rs1[15]
.sym 36483 soc.cpu.reg_pc[31]
.sym 36484 soc.cpu.cpu_state[2]
.sym 36485 soc.cpu.reg_next_pc[27]
.sym 36486 soc.cpu.cpuregs_wrdata[16]
.sym 36487 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 36488 soc.cpu.cpuregs.regs.0.0.1_RDATA_11
.sym 36489 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 36495 soc.cpu.cpuregs.regs.0.0.1_RDATA_11
.sym 36497 soc.cpu.cpuregs_rs1_SB_LUT4_O_27_I2
.sym 36503 soc.cpu.cpuregs_rs1_SB_LUT4_O_16_I2
.sym 36505 soc.cpu.cpuregs_wrdata[14]
.sym 36507 soc.cpu.cpuregs_wrdata[4]
.sym 36510 soc.cpu.cpuregs_wrdata[15]
.sym 36511 soc.cpu.cpuregs_rs1_SB_LUT4_O_29_I2
.sym 36513 soc.cpu.cpuregs_wrdata[2]
.sym 36516 soc.cpu.cpuregs.regs.0.0.1_RDATA_4
.sym 36517 soc.cpu.cpuregs_rs1_SB_LUT4_O_20_I2
.sym 36518 soc.cpu.cpuregs.regs.0.0.1_RDATA_13
.sym 36521 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 36523 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 36524 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 36526 soc.cpu.cpuregs.regs.0.0.1_RDATA
.sym 36528 soc.cpu.cpuregs_wrdata[2]
.sym 36534 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 36535 soc.cpu.cpuregs.regs.0.0.1_RDATA_11
.sym 36536 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 36537 soc.cpu.cpuregs_rs1_SB_LUT4_O_27_I2
.sym 36543 soc.cpu.cpuregs_wrdata[4]
.sym 36546 soc.cpu.cpuregs_wrdata[14]
.sym 36552 soc.cpu.cpuregs_wrdata[15]
.sym 36558 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 36559 soc.cpu.cpuregs_rs1_SB_LUT4_O_20_I2
.sym 36560 soc.cpu.cpuregs.regs.0.0.1_RDATA_4
.sym 36561 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 36564 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 36565 soc.cpu.cpuregs_rs1_SB_LUT4_O_16_I2
.sym 36566 soc.cpu.cpuregs.regs.0.0.1_RDATA
.sym 36567 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 36570 soc.cpu.cpuregs.regs.0.0.1_RDATA_13
.sym 36571 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 36572 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 36573 soc.cpu.cpuregs_rs1_SB_LUT4_O_29_I2
.sym 36575 CLK12$SB_IO_IN_$glb_clk
.sym 36577 soc.cpu.cpuregs_wrdata[21]
.sym 36578 soc.cpu.reg_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1
.sym 36579 soc.cpu.cpuregs_wrdata[16]
.sym 36580 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I1
.sym 36581 soc.cpu.reg_pc[21]
.sym 36582 soc.cpu.cpuregs_wrdata[19]
.sym 36583 soc.cpu.cpuregs_wrdata[0]
.sym 36584 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 36589 soc.cpu.cpuregs_wrdata[8]
.sym 36590 soc.cpu.reg_pc[31]
.sym 36591 soc.cpu.cpuregs_rs1[11]
.sym 36592 soc.cpu.is_lui_auipc_jal
.sym 36593 soc.cpu.cpuregs_rs1[4]
.sym 36594 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 36595 soc.cpu.reg_pc[19]
.sym 36596 soc.cpu.reg_pc[18]
.sym 36597 soc.cpu.reg_out[19]
.sym 36598 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I1
.sym 36599 soc.cpu.cpuregs_rs1_SB_LUT4_O_16_I2
.sym 36600 soc.cpu.reg_out[31]
.sym 36601 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 36602 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0
.sym 36603 soc.cpu.cpuregs_rs1_SB_LUT4_O_18_I2
.sym 36604 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 36605 soc.cpu.alu_out_q[18]
.sym 36606 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 36607 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 36608 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 36609 soc.cpu.reg_pc[27]
.sym 36610 soc.cpu.cpuregs_wrdata[21]
.sym 36611 soc.cpu.decoded_imm[26]
.sym 36612 soc.cpu.irq_pending[29]
.sym 36618 soc.cpu.reg_out[18]
.sym 36621 soc.cpu.cpuregs_rs1_SB_LUT4_O_25_I2
.sym 36623 soc.cpu.cpuregs.regs.0.0.1_RDATA_8
.sym 36624 soc.cpu.cpuregs_rs1_SB_LUT4_O_24_I2
.sym 36625 soc.cpu.cpuregs.regs.0.0.1_RDATA_9
.sym 36626 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 36627 soc.cpu.cpuregs.regs.0.0.1_RDATA_6
.sym 36629 soc.cpu.cpuregs.regs.0.0.1_RDATA_7
.sym 36630 soc.cpu.cpuregs_rs1_SB_LUT4_O_26_I2
.sym 36631 soc.cpu.alu_out_q[18]
.sym 36632 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 36633 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 36635 soc.cpu.cpuregs_rs1_SB_LUT4_O_22_I2
.sym 36636 soc.cpu.cpuregs_wrdata[9]
.sym 36638 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 36641 soc.cpu.latched_stalu
.sym 36643 soc.cpu.cpuregs.regs.0.0.1_RDATA_10
.sym 36647 soc.cpu.cpuregs_wrdata[8]
.sym 36648 soc.cpu.cpuregs_rs1_SB_LUT4_O_23_I2
.sym 36651 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 36652 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 36653 soc.cpu.cpuregs.regs.0.0.1_RDATA_7
.sym 36654 soc.cpu.cpuregs_rs1_SB_LUT4_O_23_I2
.sym 36658 soc.cpu.cpuregs_wrdata[9]
.sym 36663 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 36664 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 36665 soc.cpu.cpuregs.regs.0.0.1_RDATA_6
.sym 36666 soc.cpu.cpuregs_rs1_SB_LUT4_O_22_I2
.sym 36669 soc.cpu.cpuregs_rs1_SB_LUT4_O_25_I2
.sym 36670 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 36671 soc.cpu.cpuregs.regs.0.0.1_RDATA_9
.sym 36672 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 36675 soc.cpu.cpuregs.regs.0.0.1_RDATA_10
.sym 36676 soc.cpu.cpuregs_rs1_SB_LUT4_O_26_I2
.sym 36677 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 36678 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 36681 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 36682 soc.cpu.reg_out[18]
.sym 36683 soc.cpu.latched_stalu
.sym 36684 soc.cpu.alu_out_q[18]
.sym 36687 soc.cpu.cpuregs_wrdata[8]
.sym 36693 soc.cpu.cpuregs.regs.0.0.1_RDATA_8
.sym 36694 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 36695 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 36696 soc.cpu.cpuregs_rs1_SB_LUT4_O_24_I2
.sym 36698 CLK12$SB_IO_IN_$glb_clk
.sym 36700 soc.cpu.reg_pc[29]
.sym 36701 soc.cpu.reg_pc[28]
.sym 36702 soc.cpu.reg_pc[27]
.sym 36703 soc.cpu.reg_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 36704 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 36705 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 36706 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2
.sym 36707 soc.cpu.reg_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 36712 soc.cpu.cpuregs_wrdata[17]
.sym 36713 soc.cpu.alu_out_q[22]
.sym 36714 soc.cpu.reg_pc[7]
.sym 36715 soc.cpu.cpuregs_rs1_SB_LUT4_O_25_I2
.sym 36716 soc.cpu.cpuregs_wrdata[10]
.sym 36717 soc.cpu.cpuregs_rs1[2]
.sym 36718 soc.cpu.cpuregs_rs1[9]
.sym 36719 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 36720 $PACKER_VCC_NET
.sym 36722 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I0_SB_LUT4_O_I0
.sym 36723 soc.cpu.pcpi_rs1[2]
.sym 36724 soc.cpu.cpuregs_wrdata[16]
.sym 36725 soc.cpu.latched_stalu
.sym 36726 soc.cpu.cpuregs.regs.1.0.1_RDATA_10
.sym 36728 soc.cpu.cpuregs_rs1[19]
.sym 36729 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0
.sym 36730 soc.cpu.cpuregs_wrdata[19]
.sym 36731 soc.cpu.reg_out[28]
.sym 36732 soc.cpu.latched_stalu
.sym 36733 soc.cpu.reg_out[7]
.sym 36734 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I1
.sym 36741 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I3
.sym 36742 soc.cpu.alu_out_q[27]
.sym 36743 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 36744 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 36746 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I1
.sym 36747 soc.cpu.reg_out[27]
.sym 36749 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 36751 soc.cpu.reg_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1
.sym 36754 soc.cpu.cpuregs_rs1_SB_LUT4_O_21_I3
.sym 36755 soc.cpu.reg_next_pc[27]
.sym 36756 soc.cpu.cpuregs_wrdata[5]
.sym 36757 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 36759 soc.cpu.latched_stalu
.sym 36762 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0
.sym 36764 soc.cpu.cpuregs_wrdata[10]
.sym 36767 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 36770 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 36771 soc.cpu.cpuregs.regs.0.0.1_RDATA_5
.sym 36772 soc.cpu.cpuregs_wrdata[7]
.sym 36774 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 36775 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I1
.sym 36776 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I3
.sym 36777 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0
.sym 36780 soc.cpu.alu_out_q[27]
.sym 36781 soc.cpu.reg_out[27]
.sym 36782 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 36783 soc.cpu.latched_stalu
.sym 36786 soc.cpu.reg_out[27]
.sym 36787 soc.cpu.alu_out_q[27]
.sym 36788 soc.cpu.latched_stalu
.sym 36789 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 36792 soc.cpu.cpuregs.regs.0.0.1_RDATA_5
.sym 36793 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 36794 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 36795 soc.cpu.cpuregs_rs1_SB_LUT4_O_21_I3
.sym 36800 soc.cpu.cpuregs_wrdata[5]
.sym 36804 soc.cpu.cpuregs_wrdata[10]
.sym 36810 soc.cpu.cpuregs_wrdata[7]
.sym 36816 soc.cpu.reg_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1
.sym 36817 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 36818 soc.cpu.reg_next_pc[27]
.sym 36821 CLK12$SB_IO_IN_$glb_clk
.sym 36823 soc.cpu.cpuregs_rs1[21]
.sym 36824 soc.cpu.reg_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1
.sym 36825 soc.cpu.cpuregs_rs1_SB_LUT4_O_10_I2
.sym 36826 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2
.sym 36827 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 36828 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I1
.sym 36829 soc.cpu.cpuregs_wrdata[13]
.sym 36830 soc.cpu.cpuregs_wrdata[7]
.sym 36832 soc.cpu.instr_lui
.sym 36835 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I0
.sym 36838 soc.cpu.cpuregs_rs1[8]
.sym 36839 soc.cpu.alu_out_q[29]
.sym 36841 soc.cpu.pcpi_rs1[8]
.sym 36843 soc.cpu.reg_out[27]
.sym 36844 soc.cpu.cpuregs_wrdata[5]
.sym 36845 soc.cpu.cpuregs_rs1[17]
.sym 36846 soc.cpu.cpuregs_rs1[7]
.sym 36847 soc.cpu.irq_state[1]
.sym 36848 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 36849 soc.cpu.irq_state[0]
.sym 36850 soc.cpu.cpuregs_wrdata[31]
.sym 36851 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 36852 soc.cpu.cpuregs_wrdata[13]
.sym 36853 soc.cpu.cpuregs_rs1[20]
.sym 36855 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 36856 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 36858 soc.cpu.cpuregs.regs.0.0.1_RDATA_2
.sym 36864 soc.cpu.cpuregs_wrdata[18]
.sym 36867 soc.cpu.cpuregs_wrdata[22]
.sym 36869 soc.cpu.cpuregs.regs.1.0.1_RDATA_6
.sym 36871 soc.cpu.cpuregs_wrdata[25]
.sym 36872 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 36874 soc.cpu.cpuregs.regs.1.0.1_RDATA_11
.sym 36876 soc.cpu.cpuregs_rs1_SB_LUT4_O_15_I2
.sym 36877 soc.cpu.cpuregs.regs.1.0.1_RDATA_15
.sym 36879 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 36881 soc.cpu.cpuregs_wrdata[20]
.sym 36884 soc.cpu.cpuregs_wrdata[16]
.sym 36886 soc.cpu.cpuregs_rs1_SB_LUT4_O_6_I2
.sym 36891 soc.cpu.cpuregs_rs1_SB_LUT4_O_11_I2
.sym 36900 soc.cpu.cpuregs_wrdata[22]
.sym 36903 soc.cpu.cpuregs.regs.1.0.1_RDATA_6
.sym 36904 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 36905 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 36906 soc.cpu.cpuregs_rs1_SB_LUT4_O_6_I2
.sym 36911 soc.cpu.cpuregs_wrdata[18]
.sym 36915 soc.cpu.cpuregs_wrdata[20]
.sym 36923 soc.cpu.cpuregs_wrdata[16]
.sym 36927 soc.cpu.cpuregs_rs1_SB_LUT4_O_15_I2
.sym 36928 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 36929 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 36930 soc.cpu.cpuregs.regs.1.0.1_RDATA_15
.sym 36936 soc.cpu.cpuregs_wrdata[25]
.sym 36939 soc.cpu.cpuregs.regs.1.0.1_RDATA_11
.sym 36940 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 36941 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 36942 soc.cpu.cpuregs_rs1_SB_LUT4_O_11_I2
.sym 36944 CLK12$SB_IO_IN_$glb_clk
.sym 36946 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I1
.sym 36947 soc.cpu.cpuregs_rs1[31]
.sym 36948 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1
.sym 36949 soc.cpu.cpuregs_wrdata[24]
.sym 36950 soc.cpu.cpuregs_wrdata[30]
.sym 36951 soc.cpu.cpuregs_rs1_SB_LUT4_O_18_I2
.sym 36952 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I3_SB_LUT4_O_I0
.sym 36953 soc.cpu.cpuregs_rs1[13]
.sym 36954 soc.cpu.decoded_imm[27]
.sym 36958 soc.cpu.pcpi_rs1[7]
.sym 36960 soc.cpu.cpuregs_rs1[16]
.sym 36961 soc.cpu.alu_out_q[6]
.sym 36962 soc.cpu.cpuregs_rs1[25]
.sym 36963 soc.cpu.cpuregs_rs1[23]
.sym 36964 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I3
.sym 36965 soc.cpu.pcpi_rs1[13]
.sym 36966 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 36967 soc.cpu.pcpi_rs1[20]
.sym 36968 soc.cpu.cpu_state[4]
.sym 36970 soc.cpu.alu_out_q[28]
.sym 36972 soc.cpu.irq_mask[29]
.sym 36973 soc.cpu.cpuregs_rs1_SB_LUT4_O_11_I2
.sym 36975 soc.cpu.pcpi_rs1[1]
.sym 36976 soc.cpu.cpu_state[2]
.sym 36977 soc.cpu.reg_next_pc[27]
.sym 36978 soc.cpu.cpuregs_rs1[30]
.sym 36979 soc.cpu.cpuregs_rs1_SB_LUT4_O_6_I2
.sym 36980 soc.cpu.alu_out_q[29]
.sym 36981 soc.cpu.cpuregs_rs1[31]
.sym 36990 soc.cpu.cpuregs_wrdata[23]
.sym 37000 soc.cpu.cpuregs_rs1_SB_LUT4_O_7_I2
.sym 37001 soc.cpu.cpuregs_rs1_SB_LUT4_O_1_I2
.sym 37002 soc.cpu.cpuregs_wrdata[19]
.sym 37003 soc.cpu.cpuregs.regs.1.0.1_RDATA_8
.sym 37004 soc.cpu.cpuregs_rs1_SB_LUT4_O_8_I2
.sym 37006 soc.cpu.cpuregs.regs.1.0.1_RDATA_7
.sym 37007 soc.cpu.cpuregs_wrdata[30]
.sym 37008 soc.cpu.cpuregs.regs.1.0.1_RDATA_1
.sym 37009 soc.cpu.cpuregs_rs1_SB_LUT4_O_12_I2
.sym 37011 soc.cpu.cpuregs.regs.1.0.1_RDATA_12
.sym 37014 soc.cpu.cpuregs_wrdata[24]
.sym 37015 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 37016 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 37018 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 37020 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 37021 soc.cpu.cpuregs_rs1_SB_LUT4_O_1_I2
.sym 37022 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 37023 soc.cpu.cpuregs.regs.1.0.1_RDATA_1
.sym 37026 soc.cpu.cpuregs_wrdata[23]
.sym 37032 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 37033 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 37034 soc.cpu.cpuregs_rs1_SB_LUT4_O_12_I2
.sym 37035 soc.cpu.cpuregs.regs.1.0.1_RDATA_12
.sym 37038 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 37039 soc.cpu.cpuregs.regs.1.0.1_RDATA_8
.sym 37040 soc.cpu.cpuregs_rs1_SB_LUT4_O_8_I2
.sym 37041 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 37044 soc.cpu.cpuregs_rs1_SB_LUT4_O_7_I2
.sym 37045 soc.cpu.cpuregs.regs.1.0.1_RDATA_7
.sym 37046 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 37047 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 37051 soc.cpu.cpuregs_wrdata[24]
.sym 37056 soc.cpu.cpuregs_wrdata[30]
.sym 37063 soc.cpu.cpuregs_wrdata[19]
.sym 37067 CLK12$SB_IO_IN_$glb_clk
.sym 37069 soc.cpu.cpuregs_wrdata[27]
.sym 37070 soc.cpu.cpuregs_wrdata[31]
.sym 37071 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I3
.sym 37072 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I0
.sym 37073 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 37074 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2
.sym 37075 soc.cpu.cpuregs_wrdata[28]
.sym 37076 soc.cpu.cpuregs_wrdata[29]
.sym 37081 soc.cpu.cpuregs_rs1[30]
.sym 37082 soc.cpu.cpuregs_rs1[9]
.sym 37083 soc.cpu.cpuregs_wrdata[22]
.sym 37084 soc.cpu.pcpi_rs1[24]
.sym 37085 soc.cpu.is_lui_auipc_jal
.sym 37086 soc.cpu.cpuregs_wrdata[23]
.sym 37087 soc.cpu.cpuregs_rs1[19]
.sym 37088 soc.cpu.reg_pc[18]
.sym 37089 soc.cpu.cpuregs_rs1[23]
.sym 37090 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I1
.sym 37091 soc.cpu.cpuregs_rs1[24]
.sym 37092 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I1
.sym 37093 soc.cpu.irq_pending[29]
.sym 37094 soc.cpu.cpuregs.regs.1.0.1_RDATA_1
.sym 37095 soc.cpu.pcpi_rs1[5]
.sym 37096 soc.cpu.cpuregs.regs.1.0.1_RDATA_2
.sym 37098 soc.cpu.cpuregs.regs.1.0.1_RDATA_3
.sym 37099 soc.cpu.cpuregs_rs1_SB_LUT4_O_18_I2
.sym 37101 soc.cpu.is_lui_auipc_jal
.sym 37102 soc.cpu.pcpi_rs1[0]
.sym 37104 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 37110 soc.cpu.cpuregs_wrdata[17]
.sym 37111 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 37112 soc.cpu.cpuregs.regs.1.0.1_RDATA_2
.sym 37113 soc.cpu.cpuregs_wrdata[6]
.sym 37116 soc.cpu.cpuregs_rs1_SB_LUT4_O_14_I2
.sym 37118 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 37120 soc.cpu.cpuregs_rs1_SB_LUT4_O_2_I2
.sym 37121 soc.cpu.cpuregs_rs1_SB_LUT4_O_3_I2
.sym 37122 soc.cpu.cpuregs.regs.1.0.1_RDATA_3
.sym 37123 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 37127 soc.cpu.cpuregs_wrdata[31]
.sym 37128 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 37130 soc.cpu.cpuregs.regs.1.0.1_RDATA_14
.sym 37134 soc.cpu.cpuregs_wrdata[27]
.sym 37136 soc.cpu.cpuregs_rs1_SB_LUT4_O_4_I2
.sym 37139 soc.cpu.cpuregs.regs.1.0.1_RDATA_4
.sym 37143 soc.cpu.cpuregs.regs.1.0.1_RDATA_4
.sym 37144 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 37145 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 37146 soc.cpu.cpuregs_rs1_SB_LUT4_O_4_I2
.sym 37149 soc.cpu.cpuregs.regs.1.0.1_RDATA_3
.sym 37150 soc.cpu.cpuregs_rs1_SB_LUT4_O_3_I2
.sym 37151 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 37152 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 37158 soc.cpu.cpuregs_wrdata[27]
.sym 37163 soc.cpu.cpuregs_wrdata[6]
.sym 37167 soc.cpu.cpuregs.regs.1.0.1_RDATA_2
.sym 37168 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 37169 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 37170 soc.cpu.cpuregs_rs1_SB_LUT4_O_2_I2
.sym 37175 soc.cpu.cpuregs_wrdata[31]
.sym 37179 soc.cpu.cpuregs_wrdata[17]
.sym 37185 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 37186 soc.cpu.cpuregs.regs.1.0.1_RDATA_14
.sym 37187 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 37188 soc.cpu.cpuregs_rs1_SB_LUT4_O_14_I2
.sym 37190 CLK12$SB_IO_IN_$glb_clk
.sym 37192 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 37193 P2_4$SB_IO_OUT
.sym 37194 soc.cpu.pcpi_rs1[1]
.sym 37195 P2_7$SB_IO_OUT
.sym 37196 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 37197 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 37199 P2_3$SB_IO_OUT
.sym 37204 soc.cpu.cpuregs_rs1[27]
.sym 37207 LED_B_SB_CARRY_CO_I1
.sym 37208 soc.cpu.cpuregs_rs1[28]
.sym 37209 soc.cpu.cpuregs_wrdata[6]
.sym 37210 soc.cpu.pcpi_rs1[30]
.sym 37211 soc.cpu.cpuregs_rs1[23]
.sym 37212 soc.cpu.cpuregs_wrdata[26]
.sym 37213 soc.cpu.cpuregs_rs1[26]
.sym 37214 soc.cpu.cpuregs_rs1[29]
.sym 37215 soc.cpu.reg_pc[25]
.sym 37217 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0
.sym 37219 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I1
.sym 37221 soc.cpu.cpuregs_rs1[29]
.sym 37222 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 37239 soc.cpu.cpuregs_wrdata[28]
.sym 37240 soc.cpu.cpuregs_wrdata[29]
.sym 37279 soc.cpu.cpuregs_wrdata[29]
.sym 37285 soc.cpu.cpuregs_wrdata[28]
.sym 37313 CLK12$SB_IO_IN_$glb_clk
.sym 37323 soc.cpu.pcpi_rs1[2]
.sym 37329 soc.cpu.instr_lui
.sym 37331 soc.cpu.cpuregs_rs1[24]
.sym 37332 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 37333 soc.cpu.cpuregs_rs1[26]
.sym 37335 soc.cpu.pcpi_rs1[1]
.sym 37360 P2_7$SB_IO_OUT
.sym 37363 P2_3$SB_IO_OUT
.sym 37376 P2_3$SB_IO_OUT
.sym 37380 P2_7$SB_IO_OUT
.sym 37415 soc.simpleuart_reg_div_do[23]
.sym 37419 soc.simpleuart_reg_div_do[21]
.sym 37425 soc.cpu.mem_rdata_q[12]
.sym 37431 soc.cpu.mem_rdata_q[25]
.sym 37436 soc.cpu.mem_rdata_q[10]
.sym 37445 soc.cpu.mem_rdata_q[26]
.sym 37464 iomem_wdata[10]
.sym 37470 iomem_wdata[13]
.sym 37477 iomem_wdata[8]
.sym 37478 iomem_wdata[15]
.sym 37479 iomem_wdata[9]
.sym 37480 iomem_wdata[14]
.sym 37484 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 37488 iomem_wdata[12]
.sym 37492 iomem_wdata[8]
.sym 37498 iomem_wdata[10]
.sym 37504 iomem_wdata[9]
.sym 37514 iomem_wdata[13]
.sym 37523 iomem_wdata[12]
.sym 37529 iomem_wdata[14]
.sym 37534 iomem_wdata[15]
.sym 37536 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 37537 CLK12$SB_IO_IN_$glb_clk
.sym 37538 resetn_SB_LUT4_I3_O_$glb_sr
.sym 37543 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 37544 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 37545 soc.simpleuart_reg_div_do[18]
.sym 37546 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1
.sym 37547 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37548 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3
.sym 37549 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 37550 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 37552 resetn
.sym 37553 resetn
.sym 37555 soc.simpleuart_reg_div_do[8]
.sym 37556 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 37557 gpio_led_pmod[4]
.sym 37558 soc.ram_ready
.sym 37561 gpio_led_pmod[5]
.sym 37562 soc.simpleuart_reg_div_do[23]
.sym 37563 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 37564 flash_io0_di_SB_LUT4_I2_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 37565 soc.simpleuart_reg_div_do[13]
.sym 37566 iomem_wdata[5]
.sym 37578 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 37580 iomem_wdata[23]
.sym 37581 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 37582 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 37585 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 37586 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37587 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37588 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 37591 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 37596 soc.simpleuart_reg_div_do[10]
.sym 37597 iomem_wdata[8]
.sym 37598 iomem_wdata[15]
.sym 37600 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 37602 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 37603 soc.simpleuart_reg_div_do[13]
.sym 37605 soc.simpleuart_reg_div_do[12]
.sym 37606 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 37607 soc.cpu.mem_rdata_q[26]
.sym 37608 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 37609 iomem_wdata[21]
.sym 37620 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 37621 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 37622 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 37623 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 37624 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 37627 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 37630 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 37631 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 37633 soc.cpu.mem_rdata_latched[3]
.sym 37635 soc.cpu.mem_rdata_latched[2]
.sym 37636 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 37637 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 37639 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 37640 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 37642 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 37643 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37644 iomem_wdata[0]
.sym 37645 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 37646 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 37647 soc.cpu.mem_rdata_latched[6]
.sym 37648 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37649 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 37650 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 37651 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 37653 soc.cpu.mem_rdata_latched[3]
.sym 37654 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 37655 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 37656 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 37659 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 37660 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 37661 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 37666 iomem_wdata[0]
.sym 37671 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 37672 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 37673 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 37674 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 37677 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 37678 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 37679 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 37680 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37683 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37684 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 37685 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 37686 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 37689 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 37690 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 37691 soc.cpu.mem_rdata_latched[6]
.sym 37692 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 37695 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 37698 soc.cpu.mem_rdata_latched[2]
.sym 37699 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 37700 CLK12$SB_IO_IN_$glb_clk
.sym 37701 resetn_SB_LUT4_I3_O_$glb_sr
.sym 37702 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 37703 soc.cpu.mem_rdata_q[27]
.sym 37704 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 37705 soc.cpu.mem_rdata_q[29]
.sym 37706 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 37707 soc.cpu.mem_rdata_q[31]
.sym 37708 soc.cpu.mem_rdata_q[28]
.sym 37709 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 37712 soc.cpu.mem_rdata_q[12]
.sym 37713 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 37714 iomem_addr[15]
.sym 37715 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 37716 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 37720 soc.simpleuart_reg_div_do[0]
.sym 37722 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 37723 soc.cpu.mem_rdata_latched[6]
.sym 37725 soc.simpleuart_reg_div_do[18]
.sym 37726 soc.simpleuart_reg_div_do[18]
.sym 37727 soc.cpu.mem_xfer
.sym 37728 soc.cpu.mem_rdata_q[24]
.sym 37729 soc.cpu.mem_rdata_latched[3]
.sym 37731 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 37732 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 37733 soc.cpu.mem_rdata_latched[12]
.sym 37734 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 37736 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 37737 iomem_wdata[18]
.sym 37745 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 37746 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1
.sym 37747 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2
.sym 37749 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3
.sym 37750 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 37753 soc.cpu.mem_rdata_latched[3]
.sym 37754 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37756 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 37758 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37760 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 37764 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 37765 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 37766 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0
.sym 37767 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 37769 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 37770 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 37771 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37772 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 37773 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 37774 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 37776 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 37777 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 37778 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37779 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 37783 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37784 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 37788 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 37789 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 37790 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 37791 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1
.sym 37794 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37795 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 37796 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 37797 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 37801 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 37802 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 37806 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0
.sym 37807 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3
.sym 37808 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 37809 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2
.sym 37813 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 37814 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37819 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 37820 soc.cpu.mem_rdata_latched[3]
.sym 37823 CLK12$SB_IO_IN_$glb_clk
.sym 37825 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1
.sym 37826 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1
.sym 37827 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 37828 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 37829 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 37830 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 37831 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 37832 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1
.sym 37834 soc.cpu.mem_rdata_q[31]
.sym 37835 soc.cpu.mem_rdata_q[31]
.sym 37838 soc.cpu.mem_rdata_q[28]
.sym 37839 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 37840 soc.cpu.mem_rdata_q[29]
.sym 37841 soc.simpleuart_reg_div_do[8]
.sym 37844 soc.simpleuart_reg_div_do[20]
.sym 37845 soc.simpleuart_reg_div_do[2]
.sym 37846 soc.cpu.mem_rdata_q[27]
.sym 37848 UART_TX$SB_IO_OUT
.sym 37849 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 37850 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 37851 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 37852 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 37854 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 37858 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 37859 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 37860 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3
.sym 37866 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 37870 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 37871 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 37872 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 37874 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 37876 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 37879 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 37880 soc.cpu.mem_rdata_latched[5]
.sym 37882 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 37883 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 37884 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 37885 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 37886 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 37887 soc.cpu.mem_rdata_latched[0]
.sym 37888 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 37890 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 37892 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 37897 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 37899 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 37902 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 37905 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 37906 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 37907 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 37908 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 37911 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 37912 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 37913 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 37914 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 37918 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 37919 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 37920 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 37923 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 37926 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 37929 soc.cpu.mem_rdata_latched[5]
.sym 37930 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 37935 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 37937 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 37938 soc.cpu.mem_rdata_latched[0]
.sym 37942 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 37943 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 37948 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 37949 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 37950 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 37951 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2
.sym 37952 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 37953 soc.cpu.mem_rdata_q[9]
.sym 37954 soc.cpu.mem_rdata_q[30]
.sym 37955 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 37959 soc.cpu.decoded_imm_j[15]
.sym 37960 soc.memory.cs_0
.sym 37962 soc.simpleuart_reg_div_do[17]
.sym 37963 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 37964 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 37965 soc.simpleuart_reg_div_do[6]
.sym 37968 iomem_wdata[1]
.sym 37969 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 37972 soc.cpu.mem_rdata_q[25]
.sym 37973 soc.cpu.mem_rdata_latched[0]
.sym 37974 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37975 soc.cpu.mem_rdata_latched[12]
.sym 37976 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 37977 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 37978 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 37979 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37980 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 37981 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 37982 soc.cpu.mem_rdata_q[12]
.sym 37983 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 37989 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 37990 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1
.sym 37991 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 37992 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 37993 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 37994 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 37995 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 37996 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I0
.sym 37998 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1
.sym 37999 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0
.sym 38000 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 38003 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 38004 soc.cpu.mem_rdata_latched[4]
.sym 38005 soc.cpu.mem_rdata_latched[3]
.sym 38006 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 38007 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0
.sym 38008 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2
.sym 38009 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 38010 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2
.sym 38011 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38012 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1
.sym 38013 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 38014 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 38015 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 38018 soc.cpu.mem_rdata_latched[12]
.sym 38019 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 38020 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 38022 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 38024 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 38028 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 38029 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0
.sym 38030 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2
.sym 38031 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1
.sym 38034 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38035 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1
.sym 38036 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 38037 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2
.sym 38040 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 38041 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 38042 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38043 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 38046 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 38047 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 38048 soc.cpu.mem_rdata_latched[12]
.sym 38049 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0
.sym 38052 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1
.sym 38053 soc.cpu.mem_rdata_latched[3]
.sym 38054 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I0
.sym 38055 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 38058 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38059 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 38060 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 38061 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 38064 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 38065 soc.cpu.mem_rdata_latched[4]
.sym 38066 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 38067 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 38069 CLK12$SB_IO_IN_$glb_clk
.sym 38071 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 38072 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38073 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 38074 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 38075 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2
.sym 38076 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 38077 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 38078 soc.cpu.mem_rdata_q[7]
.sym 38082 soc.cpu.mem_rdata_q[26]
.sym 38083 soc.simpleuart.send_dummy_SB_LUT4_I3_O
.sym 38084 iomem_wdata[5]
.sym 38085 soc.cpu.mem_rdata_q[8]
.sym 38087 iomem_addr[3]
.sym 38088 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 38089 soc.cpu.mem_rdata_q[14]
.sym 38091 soc.simpleuart_reg_div_do[1]
.sym 38094 soc.cpu.mem_xfer
.sym 38095 iomem_wdata[8]
.sym 38096 soc.cpu.mem_rdata_q[15]
.sym 38097 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 38098 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 38099 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 38100 soc.cpu.mem_rdata_q[26]
.sym 38102 soc.simpleuart_reg_div_do[12]
.sym 38103 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 38104 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 38105 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 38106 iomem_wdata[21]
.sym 38112 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 38114 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 38115 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2
.sym 38116 soc.cpu.mem_rdata_q[11]
.sym 38117 soc.cpu.mem_rdata_q[8]
.sym 38119 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 38124 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 38127 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 38128 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 38129 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 38130 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 38133 soc.cpu.mem_xfer
.sym 38134 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 38137 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1
.sym 38138 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 38141 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 38142 soc.cpu.mem_rdata_latched[6]
.sym 38143 soc.cpu.mem_rdata_latched[12]
.sym 38145 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 38146 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 38147 soc.cpu.mem_rdata_latched[12]
.sym 38148 soc.cpu.mem_rdata_latched[6]
.sym 38152 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 38154 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 38157 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 38159 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 38163 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2
.sym 38164 soc.cpu.mem_rdata_latched[12]
.sym 38165 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 38166 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 38169 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 38170 soc.cpu.mem_xfer
.sym 38171 soc.cpu.mem_rdata_q[11]
.sym 38172 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 38176 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 38178 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 38182 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 38183 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1
.sym 38184 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 38187 soc.cpu.mem_rdata_q[8]
.sym 38188 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 38189 soc.cpu.mem_xfer
.sym 38190 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 38192 CLK12$SB_IO_IN_$glb_clk
.sym 38194 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 38195 soc.cpu.mem_16bit_buffer[8]
.sym 38196 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 38197 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 38198 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 38199 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38200 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 38201 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 38204 soc.cpu.mem_rdata_q[12]
.sym 38206 gpio_led_r[1]
.sym 38207 soc.cpu.mem_rdata_q[12]
.sym 38208 soc.cpu.mem_rdata_q[13]
.sym 38211 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38212 gpio_led_r[0]
.sym 38214 iomem_addr[15]
.sym 38215 soc.cpu.mem_rdata_q[26]
.sym 38216 soc.cpu.mem_rdata_q[11]
.sym 38217 flash_io3_di_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 38218 soc.cpu.mem_rdata_q[14]
.sym 38219 soc.cpu.mem_xfer
.sym 38220 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 38221 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 38222 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 38223 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 38224 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 38225 soc.cpu.mem_rdata_q[24]
.sym 38227 soc.cpu.instr_jalr
.sym 38228 soc.cpu.mem_rdata_latched[3]
.sym 38229 soc.cpu.mem_rdata_latched[12]
.sym 38235 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 38239 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 38243 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I3
.sym 38246 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38248 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 38249 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 38251 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 38253 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 38254 soc.cpu.mem_rdata_latched[5]
.sym 38255 soc.cpu.mem_rdata_q[10]
.sym 38257 soc.cpu.mem_rdata_q[15]
.sym 38258 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 38259 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38261 soc.cpu.mem_xfer
.sym 38262 soc.cpu.mem_rdata_latched[6]
.sym 38263 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 38265 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 38266 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 38268 soc.cpu.mem_rdata_q[15]
.sym 38269 soc.cpu.mem_xfer
.sym 38271 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38274 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 38275 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 38276 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 38277 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 38280 soc.cpu.mem_rdata_latched[6]
.sym 38281 soc.cpu.mem_rdata_latched[5]
.sym 38287 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 38288 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 38292 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 38293 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 38294 soc.cpu.mem_rdata_q[10]
.sym 38295 soc.cpu.mem_xfer
.sym 38299 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38301 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 38305 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I3
.sym 38306 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 38307 soc.cpu.mem_rdata_latched[5]
.sym 38312 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 38313 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 38315 CLK12$SB_IO_IN_$glb_clk
.sym 38317 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 38318 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 38319 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38320 soc.cpu.decoded_rd[2]
.sym 38321 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 38322 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 38323 soc.cpu.decoded_rd[0]
.sym 38324 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 38327 soc.cpu.is_sb_sh_sw
.sym 38329 iomem_addr[2]
.sym 38330 gpio_led_g[4]
.sym 38332 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 38333 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 38334 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 38335 iomem_addr[16]
.sym 38339 soc.cpu.mem_rdata_q[10]
.sym 38340 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 38341 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 38342 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 38343 soc.cpu.mem_rdata_q[21]
.sym 38344 gpio_led_pmod[1]
.sym 38345 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38346 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 38347 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38348 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 38350 soc.cpu.mem_rdata_q[15]
.sym 38351 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 38352 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 38358 soc.cpu.mem_rdata_latched[5]
.sym 38360 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 38361 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 38362 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 38364 soc.cpu.mem_rdata_latched[4]
.sym 38365 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 38366 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 38367 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 38368 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 38369 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38370 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 38371 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 38372 soc.cpu.mem_rdata_latched[6]
.sym 38373 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 38374 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 38375 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 38376 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 38379 soc.cpu.mem_rdata_latched[12]
.sym 38380 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 38382 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 38383 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 38385 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 38387 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 38388 soc.cpu.mem_rdata_latched[3]
.sym 38389 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 38391 soc.cpu.mem_rdata_latched[4]
.sym 38392 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 38393 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 38394 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 38397 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 38398 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38399 soc.cpu.mem_rdata_latched[12]
.sym 38403 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 38404 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 38405 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 38406 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 38409 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 38410 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 38411 soc.cpu.mem_rdata_latched[6]
.sym 38412 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 38415 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 38416 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 38417 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 38418 soc.cpu.mem_rdata_latched[3]
.sym 38421 soc.cpu.mem_rdata_latched[6]
.sym 38422 soc.cpu.mem_rdata_latched[5]
.sym 38423 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 38424 soc.cpu.mem_rdata_latched[4]
.sym 38427 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 38428 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 38429 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 38434 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 38435 soc.cpu.mem_rdata_latched[12]
.sym 38436 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 38437 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 38438 CLK12$SB_IO_IN_$glb_clk
.sym 38440 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 38441 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38442 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 38443 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 38444 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 38445 soc.cpu.mem_rdata_latched[12]
.sym 38446 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 38447 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 38451 soc.cpu.compressed_instr
.sym 38452 soc.cpu.mem_rdata_latched[5]
.sym 38453 gpio_led_pmod[2]
.sym 38459 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 38460 soc.cpu.mem_rdata_latched[4]
.sym 38461 resetn
.sym 38463 soc.simpleuart_reg_div_do[14]
.sym 38464 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 38465 soc.cpu.mem_rdata_latched[0]
.sym 38466 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38467 soc.cpu.mem_rdata_latched[12]
.sym 38468 soc.cpu.mem_16bit_buffer[0]
.sym 38469 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 38470 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 38471 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 38472 soc.cpu.mem_rdata_latched[1]
.sym 38473 soc.cpu.mem_16bit_buffer[12]
.sym 38474 soc.cpu.instr_lui
.sym 38475 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38481 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1
.sym 38482 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 38483 soc.cpu.mem_rdata_latched[1]
.sym 38485 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 38487 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 38488 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 38490 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 38491 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0
.sym 38492 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 38494 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 38495 soc.cpu.mem_rdata_latched[0]
.sym 38498 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 38499 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 38503 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 38504 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38505 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38506 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38509 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1
.sym 38511 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 38514 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 38515 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 38516 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 38517 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0
.sym 38520 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38521 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 38522 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 38523 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38526 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1
.sym 38527 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 38528 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 38529 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38532 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 38534 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0
.sym 38539 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 38540 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 38544 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 38545 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 38546 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1
.sym 38547 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 38550 soc.cpu.mem_rdata_latched[1]
.sym 38553 soc.cpu.mem_rdata_latched[0]
.sym 38556 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 38558 soc.cpu.mem_rdata_latched[0]
.sym 38560 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 38561 CLK12$SB_IO_IN_$glb_clk
.sym 38563 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 38564 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 38565 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 38566 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 38567 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1
.sym 38568 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38569 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 38570 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38573 soc.cpu.decoded_imm_j[29]
.sym 38574 soc.cpu.mem_rdata_q[25]
.sym 38575 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 38576 soc.cpu.mem_rdata_latched[4]
.sym 38577 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 38578 soc.cpu.mem_rdata_latched[3]
.sym 38580 soc.cpu.mem_rdata_latched[6]
.sym 38582 soc.cpu.mem_xfer
.sym 38584 gpio_led_g[2]
.sym 38585 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 38586 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 38587 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 38588 soc.cpu.mem_rdata_q[15]
.sym 38590 soc.cpu.cpuregs_waddr[0]
.sym 38591 soc.cpu.mem_rdata_latched[0]
.sym 38592 soc.cpu.mem_rdata_q[26]
.sym 38593 soc.cpu.mem_rdata_q[26]
.sym 38594 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 38595 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 38596 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 38597 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 38598 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 38604 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 38605 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 38606 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 38607 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I3
.sym 38608 soc.cpu.is_alu_reg_imm
.sym 38609 soc.cpu.mem_rdata_latched[12]
.sym 38610 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 38612 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 38613 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2
.sym 38614 soc.cpu.mem_rdata_q[13]
.sym 38615 soc.cpu.mem_rdata_q[21]
.sym 38616 soc.cpu.instr_jalr
.sym 38617 soc.cpu.mem_rdata_latched[12]
.sym 38618 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 38619 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 38620 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 38621 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 38622 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 38624 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 38625 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38626 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 38628 soc.cpu.mem_16bit_buffer[0]
.sym 38629 soc.cpu.mem_rdata_q[12]
.sym 38631 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 38633 soc.cpu.mem_rdata_latched[5]
.sym 38639 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 38640 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 38643 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38644 soc.cpu.mem_rdata_latched[12]
.sym 38645 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 38646 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 38649 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 38650 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 38655 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 38656 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 38658 soc.cpu.mem_rdata_q[21]
.sym 38661 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 38662 soc.cpu.mem_rdata_latched[12]
.sym 38663 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 38664 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 38668 soc.cpu.mem_rdata_latched[5]
.sym 38669 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38670 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 38673 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2
.sym 38674 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I3
.sym 38675 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 38676 soc.cpu.mem_16bit_buffer[0]
.sym 38679 soc.cpu.mem_rdata_q[13]
.sym 38680 soc.cpu.is_alu_reg_imm
.sym 38681 soc.cpu.instr_jalr
.sym 38682 soc.cpu.mem_rdata_q[12]
.sym 38683 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 38684 CLK12$SB_IO_IN_$glb_clk
.sym 38686 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_I2
.sym 38687 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 38688 soc.cpu.decoded_imm_j[14]
.sym 38689 soc.cpu.decoded_imm_j[10]
.sym 38690 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I1
.sym 38691 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 38692 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 38693 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 38696 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I2
.sym 38698 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 38699 soc.cpu.prefetched_high_word_SB_LUT4_I1_O
.sym 38700 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 38701 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I3
.sym 38702 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 38704 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 38706 gpio_led_r[7]
.sym 38707 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 38708 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 38709 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2
.sym 38710 soc.cpu.mem_rdata_q[14]
.sym 38711 soc.cpu.mem_xfer
.sym 38712 soc.cpu.mem_rdata_q[29]
.sym 38713 soc.cpu.mem_rdata_q[24]
.sym 38714 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 38715 soc.cpu.mem_rdata_q[18]
.sym 38716 soc.cpu.instr_waitirq
.sym 38717 soc.cpu.decoded_imm_j[29]
.sym 38718 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 38719 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_I2
.sym 38720 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 38721 soc.cpu.mem_rdata_latched[12]
.sym 38727 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38728 soc.cpu.mem_do_rinst
.sym 38729 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 38730 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 38733 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 38734 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3
.sym 38736 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 38737 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 38738 soc.cpu.is_sb_sh_sw
.sym 38739 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 38740 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 38741 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 38742 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38743 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 38744 soc.cpu.cpuregs_raddr2[2]
.sym 38745 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 38746 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 38751 soc.cpu.mem_rdata_q[10]
.sym 38752 soc.cpu.decoded_imm_SB_DFFESR_Q_28_D_SB_LUT4_O_I0
.sym 38754 soc.cpu.mem_rdata_latched[6]
.sym 38755 soc.cpu.cpuregs_raddr2[1]
.sym 38757 soc.cpu.cpuregs_raddr2[0]
.sym 38761 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3
.sym 38762 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 38766 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 38768 soc.cpu.mem_do_rinst
.sym 38769 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 38772 soc.cpu.is_sb_sh_sw
.sym 38773 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 38774 soc.cpu.decoded_imm_SB_DFFESR_Q_28_D_SB_LUT4_O_I0
.sym 38775 soc.cpu.mem_rdata_q[10]
.sym 38779 soc.cpu.mem_rdata_latched[6]
.sym 38781 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 38784 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 38785 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 38786 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 38787 soc.cpu.cpuregs_raddr2[2]
.sym 38790 soc.cpu.cpuregs_raddr2[1]
.sym 38791 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38792 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 38793 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 38796 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38799 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 38802 soc.cpu.cpuregs_raddr2[0]
.sym 38803 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 38804 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 38805 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 38806 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 38807 CLK12$SB_IO_IN_$glb_clk
.sym 38808 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O_$glb_sr
.sym 38809 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 38810 soc.cpu.instr_waitirq
.sym 38811 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 38812 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 38813 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 38814 soc.cpu.decoded_imm_j[6]
.sym 38815 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O
.sym 38816 soc.cpu.decoded_imm_j[7]
.sym 38821 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2
.sym 38823 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 38824 soc.cpu.decoded_imm_j[10]
.sym 38825 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 38826 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 38827 soc.cpu.decoded_imm[3]
.sym 38828 soc.cpu.mem_la_secondword
.sym 38829 soc.cpu.mem_rdata_q[25]
.sym 38831 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38832 soc.cpu.mem_do_rinst
.sym 38833 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 38834 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38835 soc.cpu.decoded_imm_j[22]
.sym 38836 soc.cpu.decoded_imm_j[6]
.sym 38838 soc.cpu.mem_rdata_q[16]
.sym 38841 soc.cpu.compressed_instr
.sym 38842 soc.cpu.mem_rdata_q[15]
.sym 38843 gpio_led_pmod[1]
.sym 38844 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38850 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 38851 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 38852 soc.cpu.cpuregs_raddr2[4]
.sym 38853 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 38854 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 38858 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38859 soc.cpu.cpuregs_raddr1[1]
.sym 38861 soc.cpu.cpuregs_raddr1[4]
.sym 38862 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I1
.sym 38864 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 38865 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38868 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 38869 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 38870 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 38877 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 38878 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 38881 soc.cpu.mem_rdata_latched[12]
.sym 38886 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 38892 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 38895 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 38896 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 38897 soc.cpu.cpuregs_raddr1[1]
.sym 38898 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I1
.sym 38901 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 38902 soc.cpu.cpuregs_raddr1[4]
.sym 38903 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 38904 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38908 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 38909 soc.cpu.mem_rdata_latched[12]
.sym 38910 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38914 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 38919 soc.cpu.mem_rdata_latched[12]
.sym 38920 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 38921 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 38925 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 38926 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 38927 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 38928 soc.cpu.cpuregs_raddr2[4]
.sym 38929 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 38930 CLK12$SB_IO_IN_$glb_clk
.sym 38932 soc.cpu.decoded_imm_j[18]
.sym 38934 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 38935 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 38936 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I3
.sym 38937 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I3
.sym 38938 soc.cpu.decoded_imm_j[16]
.sym 38939 soc.cpu.instr_retirq
.sym 38946 soc.cpu.decoded_imm_j[22]
.sym 38949 soc.cpu.decoded_imm[3]
.sym 38950 soc.cpu.mem_xfer
.sym 38953 soc.cpu.cpu_state[6]
.sym 38954 iomem_addr[14]
.sym 38956 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 38957 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 38959 soc.cpu.instr_lui
.sym 38960 soc.cpu.latched_compr
.sym 38961 soc.cpu.decoded_imm_j[15]
.sym 38962 soc.cpu.instr_lui
.sym 38963 soc.cpu.cpu_state[3]
.sym 38964 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O
.sym 38966 soc.cpu.decoded_imm_j[7]
.sym 38967 soc.cpu.mem_rdata_latched[12]
.sym 38973 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 38974 soc.cpu.mem_rdata_latched[6]
.sym 38975 soc.cpu.instr_lui
.sym 38976 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 38979 soc.cpu.instr_jal
.sym 38980 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 38981 soc.cpu.instr_auipc
.sym 38983 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 38984 soc.cpu.cpuregs_raddr1[2]
.sym 38986 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 38988 soc.cpu.cpuregs_raddr1[3]
.sym 38989 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_I2
.sym 38990 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 38991 soc.cpu.mem_rdata_latched[12]
.sym 38992 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 38993 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 38999 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 39001 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I3
.sym 39007 soc.cpu.mem_rdata_latched[6]
.sym 39008 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 39009 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I3
.sym 39012 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 39021 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 39024 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 39030 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 39032 soc.cpu.mem_rdata_latched[12]
.sym 39033 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 39036 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 39037 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 39039 soc.cpu.cpuregs_raddr1[3]
.sym 39042 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_I2
.sym 39043 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 39044 soc.cpu.cpuregs_raddr1[2]
.sym 39045 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 39049 soc.cpu.instr_jal
.sym 39050 soc.cpu.instr_auipc
.sym 39051 soc.cpu.instr_lui
.sym 39053 CLK12$SB_IO_IN_$glb_clk
.sym 39057 soc.cpu.mem_rdata_q[18]
.sym 39059 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I3
.sym 39061 soc.cpu.cpuregs_raddr1[0]
.sym 39062 soc.cpu.mem_rdata_q[17]
.sym 39066 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I2
.sym 39067 soc.cpu.mem_rdata_q[16]
.sym 39068 soc.cpu.decoded_imm_j[16]
.sym 39069 iomem_addr[6]
.sym 39070 soc.cpu.irq_state[0]
.sym 39072 soc.cpu.instr_retirq
.sym 39074 soc.cpu.decoded_imm_j[18]
.sym 39075 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I3_SB_LUT4_I2_O
.sym 39077 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 39079 $PACKER_VCC_NET
.sym 39080 soc.cpu.mem_rdata_q[15]
.sym 39081 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 39082 soc.cpu.cpuregs_waddr[0]
.sym 39083 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 39084 soc.cpu.mem_rdata_q[26]
.sym 39085 soc.cpu.decoded_imm[15]
.sym 39086 soc.cpu.mem_rdata_q[17]
.sym 39087 soc.cpu.decoded_imm_j[16]
.sym 39088 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 39089 soc.cpu.instr_retirq
.sym 39090 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 39098 soc.cpu.cpuregs_waddr[0]
.sym 39099 soc.cpu.cpuregs_raddr1[4]
.sym 39100 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 39101 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 39102 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 39104 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_I2_O
.sym 39105 soc.cpu.cpuregs_raddr1[1]
.sym 39106 soc.cpu.decoded_rs1_SB_LUT4_I1_O
.sym 39107 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 39109 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 39110 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 39111 soc.cpu.cpuregs_raddr1[3]
.sym 39112 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 39115 soc.cpu.cpuregs_waddr[2]
.sym 39116 soc.cpu.mem_xfer
.sym 39118 soc.cpu.cpuregs_raddr1[0]
.sym 39120 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 39122 soc.cpu.cpuregs_waddr[3]
.sym 39123 soc.cpu.cpuregs_raddr1[2]
.sym 39124 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 39125 soc.cpu.mem_rdata_q[19]
.sym 39127 soc.cpu.mem_rdata_latched[12]
.sym 39129 soc.cpu.mem_xfer
.sym 39131 soc.cpu.mem_rdata_q[19]
.sym 39132 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_I2_O
.sym 39135 soc.cpu.cpuregs_waddr[3]
.sym 39136 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 39137 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 39138 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 39141 soc.cpu.cpuregs_raddr1[3]
.sym 39143 soc.cpu.cpuregs_raddr1[2]
.sym 39144 soc.cpu.cpuregs_raddr1[4]
.sym 39148 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 39153 soc.cpu.cpuregs_waddr[0]
.sym 39154 soc.cpu.cpuregs_waddr[2]
.sym 39155 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 39156 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 39160 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 39161 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 39162 soc.cpu.mem_rdata_latched[12]
.sym 39165 soc.cpu.cpuregs_raddr1[1]
.sym 39167 soc.cpu.cpuregs_raddr1[0]
.sym 39168 soc.cpu.decoded_rs1_SB_LUT4_I1_O
.sym 39171 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 39176 CLK12$SB_IO_IN_$glb_clk
.sym 39178 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 39181 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 39182 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 39184 soc.cpu.instr_rdinstrh_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 39188 soc.cpu.reg_next_pc[16]
.sym 39189 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1
.sym 39190 soc.cpu.pcpi_rs1[1]
.sym 39192 soc.cpu.mem_rdata_q[19]
.sym 39195 soc.cpu.mem_rdata_q[26]
.sym 39196 soc.cpu.cpu_state[2]
.sym 39198 soc.cpu.mem_wordsize[2]
.sym 39200 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3
.sym 39201 soc.cpu.cpu_state[6]
.sym 39202 soc.cpu.mem_rdata_q[18]
.sym 39203 soc.cpu.mem_xfer
.sym 39204 soc.cpu.mem_rdata_q[29]
.sym 39205 soc.cpu.decoded_imm_j[29]
.sym 39206 soc.cpu.mem_rdata_q[24]
.sym 39207 soc.cpu.mem_rdata_q[14]
.sym 39208 soc.cpu.decoded_imm_j[30]
.sym 39209 soc.cpu.mem_rdata_q[29]
.sym 39211 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 39212 soc.cpu.decoded_imm_j[0]
.sym 39213 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 39219 soc.cpu.mem_rdata_q[16]
.sym 39220 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 39221 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 39222 $PACKER_GND_NET
.sym 39226 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_I2_O
.sym 39227 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_I2_O
.sym 39228 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 39229 soc.cpu.instr_lui
.sym 39232 soc.cpu.mem_rdata_q[19]
.sym 39234 soc.cpu.instr_lui
.sym 39236 soc.cpu.is_sb_sh_sw
.sym 39237 soc.cpu.mem_rdata_latched[12]
.sym 39238 soc.cpu.instr_auipc
.sym 39240 soc.cpu.mem_rdata_q[15]
.sym 39244 soc.cpu.mem_rdata_q[31]
.sym 39246 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 39252 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 39253 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_I2_O
.sym 39254 soc.cpu.mem_rdata_latched[12]
.sym 39260 $PACKER_GND_NET
.sym 39264 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 39265 soc.cpu.instr_lui
.sym 39266 soc.cpu.mem_rdata_q[19]
.sym 39267 soc.cpu.instr_auipc
.sym 39270 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 39272 soc.cpu.is_sb_sh_sw
.sym 39273 soc.cpu.mem_rdata_q[31]
.sym 39276 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 39277 soc.cpu.instr_auipc
.sym 39278 soc.cpu.instr_lui
.sym 39279 soc.cpu.mem_rdata_q[15]
.sym 39285 soc.cpu.mem_rdata_latched[12]
.sym 39288 soc.cpu.mem_rdata_latched[12]
.sym 39289 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_I2_O
.sym 39290 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 39294 soc.cpu.instr_lui
.sym 39295 soc.cpu.mem_rdata_q[16]
.sym 39296 soc.cpu.instr_auipc
.sym 39297 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 39298 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 39299 CLK12$SB_IO_IN_$glb_clk
.sym 39301 soc.cpu.decoded_imm_SB_DFFESR_Q_13_D_SB_LUT4_O_I0
.sym 39302 soc.cpu.decoded_imm_SB_DFFESR_Q_17_D_SB_LUT4_O_I0
.sym 39307 soc.cpu.decoded_imm_SB_DFFESR_Q_14_D_SB_LUT4_O_I0
.sym 39314 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 39315 soc.cpu.decoded_imm_j[12]
.sym 39316 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 39317 soc.cpu.decoded_imm_j[0]
.sym 39318 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 39319 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 39320 soc.cpu.mem_rdata_q[25]
.sym 39321 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 39322 soc.cpu.pcpi_rs1[0]
.sym 39324 soc.cpu.trap_SB_LUT4_I3_O
.sym 39325 soc.cpu.decoded_imm[16]
.sym 39326 soc.cpu.compressed_instr
.sym 39327 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 39328 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 39329 soc.cpu.decoded_imm[14]
.sym 39330 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1
.sym 39331 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I1
.sym 39332 soc.cpu.decoded_imm_j[22]
.sym 39333 soc.cpu.decoded_imm[18]
.sym 39334 soc.cpu.decoded_imm_j[17]
.sym 39335 soc.cpu.decoded_imm[17]
.sym 39336 soc.cpu.decoded_imm_j[6]
.sym 39344 soc.cpu.decoded_imm_SB_DFFESR_Q_12_D_SB_LUT4_O_I0
.sym 39345 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D
.sym 39346 soc.cpu.decoded_imm_SB_DFFESR_Q_16_D_SB_LUT4_O_I0
.sym 39348 soc.cpu.instr_auipc
.sym 39349 soc.cpu.alu_out_q[0]
.sym 39350 soc.cpu.decoded_imm_j[19]
.sym 39352 soc.cpu.instr_lui
.sym 39353 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 39354 soc.cpu.mem_rdata_q[22]
.sym 39355 soc.cpu.latched_stalu
.sym 39357 soc.cpu.decoded_imm_SB_DFFESR_Q_15_D_SB_LUT4_O_I0
.sym 39358 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 39359 soc.cpu.decoded_imm_j[16]
.sym 39360 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 39363 soc.cpu.mem_rdata_q[12]
.sym 39365 soc.cpu.instr_jal
.sym 39366 soc.cpu.decoded_imm_j[15]
.sym 39367 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_I2
.sym 39369 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 39372 soc.cpu.reg_out[0]
.sym 39381 soc.cpu.decoded_imm_j[19]
.sym 39382 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 39383 soc.cpu.instr_jal
.sym 39384 soc.cpu.decoded_imm_SB_DFFESR_Q_12_D_SB_LUT4_O_I0
.sym 39387 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 39388 soc.cpu.reg_out[0]
.sym 39389 soc.cpu.latched_stalu
.sym 39390 soc.cpu.alu_out_q[0]
.sym 39393 soc.cpu.instr_jal
.sym 39394 soc.cpu.decoded_imm_SB_DFFESR_Q_16_D_SB_LUT4_O_I0
.sym 39395 soc.cpu.decoded_imm_j[15]
.sym 39396 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 39399 soc.cpu.decoded_imm_SB_DFFESR_Q_15_D_SB_LUT4_O_I0
.sym 39400 soc.cpu.instr_jal
.sym 39401 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 39402 soc.cpu.decoded_imm_j[16]
.sym 39405 soc.cpu.instr_lui
.sym 39406 soc.cpu.instr_auipc
.sym 39407 soc.cpu.mem_rdata_q[22]
.sym 39408 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 39411 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_I2
.sym 39412 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D
.sym 39417 soc.cpu.mem_rdata_q[12]
.sym 39418 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 39419 soc.cpu.instr_lui
.sym 39420 soc.cpu.instr_auipc
.sym 39421 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 39422 CLK12$SB_IO_IN_$glb_clk
.sym 39423 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O_$glb_sr
.sym 39424 soc.cpu.decoded_imm[14]
.sym 39425 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I1
.sym 39426 soc.cpu.decoded_imm[18]
.sym 39427 soc.cpu.decoded_imm[17]
.sym 39428 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 39429 soc.cpu.decoded_imm[29]
.sym 39430 soc.cpu.decoded_imm_SB_DFFESR_Q_2_D_SB_LUT4_O_I0
.sym 39431 soc.cpu.reg_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1
.sym 39435 soc.cpu.reg_next_pc[31]
.sym 39437 soc.cpu.instr_auipc
.sym 39438 soc.cpu.instr_sb_SB_LUT4_I0_I3
.sym 39439 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 39440 soc.cpu.instr_lb_SB_LUT4_I2_I1
.sym 39441 soc.cpu.decoded_imm_j[22]
.sym 39442 $PACKER_VCC_NET
.sym 39443 iomem_wdata[27]
.sym 39444 iomem_wdata[28]
.sym 39445 soc.cpu.instr_auipc
.sym 39446 soc.cpu.decoded_imm[16]
.sym 39447 soc.cpu.irq_mask[2]
.sym 39448 soc.cpu.latched_compr
.sym 39449 soc.cpu.decoded_imm_j[15]
.sym 39450 soc.cpu.reg_next_pc[2]
.sym 39451 soc.cpu.cpu_state[3]
.sym 39452 soc.cpu.instr_lui
.sym 39453 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 39454 soc.cpu.decoded_imm_j[7]
.sym 39455 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 39456 soc.cpu.reg_next_pc[7]
.sym 39457 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 39458 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 39459 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1
.sym 39465 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 39466 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1
.sym 39468 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 39469 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 39473 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 39475 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1
.sym 39477 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1
.sym 39481 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I2
.sym 39483 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 39485 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39486 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39487 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 39488 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39489 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I2
.sym 39490 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1
.sym 39491 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I2
.sym 39496 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I2
.sym 39498 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 39499 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39500 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 39501 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 39504 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1
.sym 39505 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I2
.sym 39507 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 39510 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 39511 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39512 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 39513 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 39516 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I2
.sym 39518 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1
.sym 39519 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 39522 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 39523 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 39524 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39525 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 39528 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I2
.sym 39529 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1
.sym 39531 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 39540 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1
.sym 39541 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I2
.sym 39543 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 39544 resetn_SB_LUT4_I2_O_$glb_ce
.sym 39545 CLK12$SB_IO_IN_$glb_clk
.sym 39546 resetn_SB_LUT4_I3_O_$glb_sr
.sym 39547 soc.cpu.reg_next_pc[3]
.sym 39548 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1
.sym 39549 soc.cpu.reg_next_pc[7]
.sym 39550 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1
.sym 39551 soc.cpu.reg_next_pc[6]
.sym 39552 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1
.sym 39553 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I1
.sym 39554 soc.cpu.reg_next_pc[2]
.sym 39557 soc.cpu.reg_next_pc[29]
.sym 39559 soc.cpu.decoded_imm[13]
.sym 39560 soc.cpu.decoded_imm_j[16]
.sym 39561 soc.cpu.cpu_state[2]
.sym 39563 soc.cpu.reg_next_pc[16]
.sym 39564 soc.cpu.instr_auipc
.sym 39565 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 39566 soc.cpu.decoded_imm[15]
.sym 39567 soc.cpu.reg_next_pc[4]
.sym 39568 soc.cpu.instr_lui
.sym 39569 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 39570 soc.cpu.decoded_imm[0]
.sym 39571 $PACKER_VCC_NET
.sym 39573 soc.cpu.decoded_imm[15]
.sym 39574 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39575 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 39576 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 39577 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I2
.sym 39578 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 39579 soc.cpu.decoded_imm[5]
.sym 39580 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39581 soc.cpu.decoded_imm[7]
.sym 39582 soc.cpu.reg_next_pc[21]
.sym 39589 soc.cpu.decoded_imm_j[12]
.sym 39591 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 39593 soc.cpu.mem_rdata_q[26]
.sym 39595 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39596 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 39598 soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I0
.sym 39599 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 39601 soc.cpu.mem_rdata_q[27]
.sym 39602 soc.cpu.decoded_imm_SB_DFFESR_Q_19_D_SB_LUT4_O_I0
.sym 39603 soc.cpu.instr_jal
.sym 39604 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39606 soc.cpu.decoded_imm_j[6]
.sym 39607 soc.cpu.decoded_imm_j[22]
.sym 39608 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 39609 soc.cpu.decoded_imm_j[5]
.sym 39610 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_I2
.sym 39611 soc.cpu.mem_rdata_q[25]
.sym 39614 soc.cpu.decoded_imm_j[7]
.sym 39615 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 39616 soc.cpu.compressed_instr
.sym 39617 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 39618 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_I2
.sym 39619 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 39621 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_I2
.sym 39622 soc.cpu.decoded_imm_j[5]
.sym 39623 soc.cpu.instr_jal
.sym 39624 soc.cpu.mem_rdata_q[25]
.sym 39627 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_I2
.sym 39628 soc.cpu.mem_rdata_q[27]
.sym 39629 soc.cpu.decoded_imm_j[7]
.sym 39630 soc.cpu.instr_jal
.sym 39633 soc.cpu.decoded_imm_j[6]
.sym 39634 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_I2
.sym 39635 soc.cpu.instr_jal
.sym 39636 soc.cpu.mem_rdata_q[26]
.sym 39639 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 39640 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39641 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 39642 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 39645 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 39646 soc.cpu.decoded_imm_j[12]
.sym 39647 soc.cpu.instr_jal
.sym 39648 soc.cpu.decoded_imm_SB_DFFESR_Q_19_D_SB_LUT4_O_I0
.sym 39651 soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I0
.sym 39652 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 39653 soc.cpu.decoded_imm_j[22]
.sym 39654 soc.cpu.instr_jal
.sym 39657 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 39658 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39659 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 39660 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 39665 soc.cpu.compressed_instr
.sym 39667 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 39668 CLK12$SB_IO_IN_$glb_clk
.sym 39669 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O_$glb_sr
.sym 39670 soc.cpu.reg_next_pc[10]
.sym 39671 soc.cpu.reg_pc[12]
.sym 39672 soc.cpu.reg_pc[11]
.sym 39673 soc.cpu.reg_next_pc[8]
.sym 39674 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1
.sym 39675 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1
.sym 39676 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 39677 soc.cpu.reg_next_pc[9]
.sym 39682 soc.cpu.decoded_imm[5]
.sym 39684 soc.cpu.decoded_imm[22]
.sym 39686 iomem_wdata[20]
.sym 39687 soc.cpu.mem_wordsize[2]
.sym 39688 soc.cpu.decoded_imm[19]
.sym 39690 soc.cpu.reg_out[20]
.sym 39692 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 39693 soc.cpu.reg_next_pc[7]
.sym 39694 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 39695 soc.cpu.decoded_imm[6]
.sym 39696 soc.cpu.decoded_imm_j[30]
.sym 39697 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I2
.sym 39698 soc.cpu.reg_next_pc[6]
.sym 39699 soc.cpu.decoded_imm[12]
.sym 39700 soc.cpu.decoded_imm_j[0]
.sym 39701 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 39702 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I1
.sym 39703 soc.cpu.reg_next_pc[10]
.sym 39704 soc.cpu.reg_next_pc[2]
.sym 39718 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 39720 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 39723 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 39725 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 39726 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 39729 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 39731 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 39734 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 39735 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 39738 soc.cpu.compressed_instr
.sym 39743 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 39745 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 39746 soc.cpu.compressed_instr
.sym 39749 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 39751 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 39752 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 39753 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 39755 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 39758 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 39759 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 39761 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 39764 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 39765 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 39767 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 39770 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 39771 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 39773 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 39776 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 39777 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 39779 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 39782 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 39783 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 39785 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 39788 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 39789 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 39793 soc.cpu.reg_next_pc[23]
.sym 39794 soc.cpu.reg_next_pc[20]
.sym 39795 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 39796 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1
.sym 39797 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1
.sym 39798 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1
.sym 39799 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1
.sym 39800 soc.cpu.reg_next_pc[17]
.sym 39804 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 39805 soc.cpu.pcpi_rs1[0]
.sym 39806 soc.cpu.reg_next_pc[30]
.sym 39808 iomem_wdata[14]
.sym 39809 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 39810 soc.cpu.reg_next_pc[9]
.sym 39811 soc.cpu.decoded_imm[24]
.sym 39812 iomem_wdata[9]
.sym 39813 soc.cpu.is_lui_auipc_jal
.sym 39814 soc.cpu.reg_pc[12]
.sym 39815 soc.cpu.reg_out[9]
.sym 39816 soc.cpu.reg_pc[11]
.sym 39817 soc.cpu.cpuregs_wrdata[2]
.sym 39818 soc.cpu.decoded_imm[18]
.sym 39819 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I1
.sym 39820 soc.cpu.reg_next_pc[28]
.sym 39821 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 39822 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 39823 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 39824 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 39825 soc.cpu.decoded_imm[16]
.sym 39827 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 39828 soc.cpu.reg_next_pc[20]
.sym 39829 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 39838 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 39846 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 39850 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 39853 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 39857 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 39861 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 39864 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 39865 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 39866 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 39869 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 39870 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 39872 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 39875 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 39876 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 39878 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[11]
.sym 39881 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 39882 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 39884 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[12]
.sym 39887 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 39888 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[11]
.sym 39890 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[13]
.sym 39893 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 39894 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[12]
.sym 39896 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
.sym 39899 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 39900 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[13]
.sym 39902 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
.sym 39905 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 39906 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
.sym 39908 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 39911 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 39912 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
.sym 39916 soc.cpu.reg_next_pc[22]
.sym 39917 soc.cpu.reg_next_pc[24]
.sym 39918 soc.cpu.reg_next_pc[19]
.sym 39919 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 39920 soc.cpu.reg_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1
.sym 39921 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I1
.sym 39922 soc.cpu.cpuregs_wrdata[2]
.sym 39923 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1
.sym 39924 soc.cpu.reg_out[31]
.sym 39927 soc.cpu.reg_out[31]
.sym 39928 soc.cpu.reg_out[14]
.sym 39929 soc.cpu.pcpi_rs1[4]
.sym 39930 iomem_wdata[1]
.sym 39931 soc.cpu.reg_out[7]
.sym 39932 iomem_wdata[2]
.sym 39933 soc.cpu.reg_next_pc[17]
.sym 39935 soc.cpu.reg_next_pc[23]
.sym 39936 soc.cpu.decoded_imm[27]
.sym 39937 soc.cpu.latched_stalu
.sym 39938 soc.cpu.decoded_imm[30]
.sym 39939 soc.cpu.irq_mask[4]
.sym 39940 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 39941 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 39942 soc.cpu.cpuregs_rs1_SB_LUT4_O_19_I2
.sym 39943 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 39944 soc.cpu.reg_next_pc[7]
.sym 39945 soc.cpu.latched_compr
.sym 39946 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I1
.sym 39947 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 39949 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I3
.sym 39950 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 39951 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I0
.sym 39952 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 39966 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 39971 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 39981 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 39982 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 39983 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 39984 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 39987 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 39988 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 39989 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[17]
.sym 39992 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 39993 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 39995 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[18]
.sym 39997 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 39999 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[17]
.sym 40001 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[19]
.sym 40003 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 40005 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[18]
.sym 40007 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[20]
.sym 40010 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 40011 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[19]
.sym 40013 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[21]
.sym 40015 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 40017 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[20]
.sym 40019 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[22]
.sym 40022 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 40023 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[21]
.sym 40025 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[23]
.sym 40028 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 40029 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[22]
.sym 40031 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[24]
.sym 40033 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 40035 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[23]
.sym 40039 soc.cpu.reg_next_pc[25]
.sym 40040 soc.cpu.reg_next_pc[28]
.sym 40041 soc.cpu.reg_pc[17]
.sym 40042 soc.cpu.reg_pc[15]
.sym 40043 soc.cpu.cpuregs_wrdata[9]
.sym 40044 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1
.sym 40045 soc.cpu.reg_next_pc[26]
.sym 40046 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0
.sym 40051 soc.cpu.cpu_state[2]
.sym 40052 soc.cpu.cpuregs_rs1[8]
.sym 40053 soc.cpu.pcpi_rs1[3]
.sym 40054 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 40055 soc.cpu.next_pc[29]
.sym 40056 soc.cpu.decoded_imm[13]
.sym 40059 soc.cpu.cpuregs_wrdata[3]
.sym 40063 soc.cpu.reg_next_pc[19]
.sym 40064 soc.cpu.reg_out[17]
.sym 40065 soc.cpu.decoded_imm[5]
.sym 40066 soc.cpu.decoded_imm[7]
.sym 40067 soc.cpu.reg_next_pc[31]
.sym 40068 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 40069 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 40070 soc.cpu.decoded_imm[15]
.sym 40071 soc.cpu.cpuregs_wrdata[2]
.sym 40073 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 40074 soc.cpu.reg_next_pc[21]
.sym 40075 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[24]
.sym 40080 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 40081 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 40086 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 40088 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 40090 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 40092 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I2
.sym 40094 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 40099 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 40100 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 40104 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 40106 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 40112 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[25]
.sym 40114 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 40116 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[24]
.sym 40118 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[26]
.sym 40121 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 40122 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[25]
.sym 40124 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[27]
.sym 40126 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 40128 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[26]
.sym 40130 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[28]
.sym 40133 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 40134 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[27]
.sym 40136 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[29]
.sym 40138 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 40140 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[28]
.sym 40142 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[30]
.sym 40145 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 40146 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[29]
.sym 40149 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 40150 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 40151 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 40152 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[30]
.sym 40155 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I2
.sym 40156 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 40157 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 40159 resetn_SB_LUT4_I2_O_$glb_ce
.sym 40160 CLK12$SB_IO_IN_$glb_clk
.sym 40161 resetn_SB_LUT4_I3_O_$glb_sr
.sym 40162 soc.cpu.reg_pc[30]
.sym 40163 soc.cpu.reg_pc[8]
.sym 40164 soc.cpu.cpuregs_wrdata[12]
.sym 40165 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I3
.sym 40166 soc.cpu.reg_pc[14]
.sym 40167 soc.cpu.reg_pc[16]
.sym 40168 soc.cpu.reg_pc[13]
.sym 40169 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2
.sym 40171 soc.cpu.irq_mask[3]
.sym 40172 soc.cpu.cpuregs_wrdata[7]
.sym 40174 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 40175 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 40176 soc.cpu.reg_pc[26]
.sym 40177 soc.cpu.reg_pc[15]
.sym 40178 soc.cpu.cpuregs_rs1[7]
.sym 40179 soc.cpu.irq_mask[4]
.sym 40180 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0
.sym 40181 soc.cpu.reg_next_pc[25]
.sym 40183 soc.cpu.reg_next_pc[28]
.sym 40185 soc.cpu.reg_pc[17]
.sym 40186 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I1
.sym 40187 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I1
.sym 40188 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 40189 soc.cpu.reg_pc[16]
.sym 40190 soc.cpu.cpuregs_wrdata[9]
.sym 40191 soc.cpu.decoded_imm[12]
.sym 40192 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 40193 soc.cpu.alu_out_q[10]
.sym 40194 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I1
.sym 40195 soc.cpu.reg_next_pc[10]
.sym 40196 soc.cpu.reg_out[10]
.sym 40197 soc.cpu.cpuregs_wrdata[10]
.sym 40203 soc.cpu.reg_out[16]
.sym 40205 soc.cpu.reg_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1
.sym 40207 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I0_SB_LUT4_O_I1
.sym 40210 soc.cpu.alu_out_q[16]
.sym 40211 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 40212 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 40213 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 40214 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 40215 soc.cpu.latched_stalu
.sym 40217 soc.cpu.reg_next_pc[14]
.sym 40218 soc.cpu.alu_out_q[16]
.sym 40220 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 40221 soc.cpu.cpuregs_wrdata[12]
.sym 40222 soc.cpu.cpuregs.regs.0.0.1_RDATA_3
.sym 40225 soc.cpu.reg_next_pc[16]
.sym 40226 soc.cpu.cpuregs_rs1_SB_LUT4_O_28_I2
.sym 40227 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 40228 soc.cpu.cpuregs_rs1_SB_LUT4_O_19_I2
.sym 40229 soc.cpu.irq_state[1]
.sym 40232 soc.cpu.cpuregs.regs.0.0.1_RDATA_12
.sym 40233 soc.cpu.cpuregs_wrdata[3]
.sym 40234 soc.cpu.irq_state[0]
.sym 40236 soc.cpu.reg_out[16]
.sym 40237 soc.cpu.latched_stalu
.sym 40238 soc.cpu.alu_out_q[16]
.sym 40239 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 40245 soc.cpu.cpuregs_wrdata[12]
.sym 40248 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 40249 soc.cpu.latched_stalu
.sym 40250 soc.cpu.reg_out[16]
.sym 40251 soc.cpu.alu_out_q[16]
.sym 40254 soc.cpu.cpuregs_rs1_SB_LUT4_O_28_I2
.sym 40255 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 40256 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 40257 soc.cpu.cpuregs.regs.0.0.1_RDATA_12
.sym 40260 soc.cpu.cpuregs_rs1_SB_LUT4_O_19_I2
.sym 40261 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 40262 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 40263 soc.cpu.cpuregs.regs.0.0.1_RDATA_3
.sym 40266 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 40267 soc.cpu.reg_next_pc[16]
.sym 40269 soc.cpu.reg_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1
.sym 40272 soc.cpu.irq_state[0]
.sym 40273 soc.cpu.irq_state[1]
.sym 40274 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I0_SB_LUT4_O_I1
.sym 40275 soc.cpu.reg_next_pc[14]
.sym 40280 soc.cpu.cpuregs_wrdata[3]
.sym 40283 CLK12$SB_IO_IN_$glb_clk
.sym 40285 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I1
.sym 40286 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 40287 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 40288 soc.cpu.reg_pc[10]
.sym 40289 soc.cpu.cpuregs_wrdata[8]
.sym 40290 soc.cpu.reg_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1
.sym 40291 soc.cpu.reg_pc[19]
.sym 40292 soc.cpu.reg_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1
.sym 40297 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0
.sym 40298 soc.cpu.pcpi_rs1[11]
.sym 40299 soc.cpu.irq_pending[29]
.sym 40300 soc.cpu.irq_mask[12]
.sym 40301 soc.cpu.reg_pc[27]
.sym 40302 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 40303 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I0_SB_LUT4_O_I1
.sym 40304 soc.cpu.reg_pc[30]
.sym 40305 soc.cpu.cpuregs_rs1[3]
.sym 40306 soc.cpu.reg_pc[8]
.sym 40307 soc.cpu.cpuregs_rs1[12]
.sym 40308 soc.cpu.decoded_imm[26]
.sym 40309 soc.cpu.reg_out[21]
.sym 40310 soc.cpu.decoded_imm[16]
.sym 40311 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2_SB_LUT4_O_I0
.sym 40312 soc.cpu.cpuregs_rs1[3]
.sym 40313 soc.cpu.reg_pc[31]
.sym 40314 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I3
.sym 40315 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 40316 soc.cpu.decoded_imm[18]
.sym 40317 soc.cpu.reg_pc[13]
.sym 40318 soc.cpu.cpuregs.regs.0.0.1_RDATA_12
.sym 40319 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 40320 soc.cpu.reg_next_pc[28]
.sym 40327 soc.cpu.latched_stalu
.sym 40331 soc.cpu.alu_out_q[19]
.sym 40335 soc.cpu.reg_next_pc[19]
.sym 40336 soc.cpu.irq_state[0]
.sym 40337 soc.cpu.reg_out[19]
.sym 40338 soc.cpu.reg_out[31]
.sym 40339 soc.cpu.alu_out_q[19]
.sym 40342 soc.cpu.reg_next_pc[31]
.sym 40343 soc.cpu.reg_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 40344 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 40346 soc.cpu.alu_out_q[31]
.sym 40348 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 40349 soc.cpu.irq_state[1]
.sym 40350 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 40351 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 40354 soc.cpu.reg_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1
.sym 40355 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 40357 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 40361 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 40365 soc.cpu.latched_stalu
.sym 40366 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 40367 soc.cpu.reg_out[31]
.sym 40368 soc.cpu.alu_out_q[31]
.sym 40371 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 40372 soc.cpu.reg_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 40373 soc.cpu.reg_next_pc[31]
.sym 40377 soc.cpu.reg_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1
.sym 40378 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 40380 soc.cpu.reg_next_pc[19]
.sym 40383 soc.cpu.reg_out[19]
.sym 40384 soc.cpu.latched_stalu
.sym 40385 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 40386 soc.cpu.alu_out_q[19]
.sym 40389 soc.cpu.latched_stalu
.sym 40390 soc.cpu.reg_out[19]
.sym 40391 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 40392 soc.cpu.alu_out_q[19]
.sym 40395 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 40401 soc.cpu.irq_state[0]
.sym 40402 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 40403 soc.cpu.irq_state[1]
.sym 40404 soc.cpu.reg_next_pc[19]
.sym 40405 resetn_SB_LUT4_I2_O_$glb_ce
.sym 40406 CLK12$SB_IO_IN_$glb_clk
.sym 40407 resetn_SB_LUT4_I3_O_$glb_sr
.sym 40408 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I0_SB_LUT4_O_I0
.sym 40409 soc.cpu.reg_pc[7]
.sym 40410 soc.cpu.reg_pc[22]
.sym 40411 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 40412 soc.cpu.cpuregs_wrdata[17]
.sym 40413 soc.cpu.cpuregs_wrdata[10]
.sym 40414 soc.cpu.cpuregs_wrdata[20]
.sym 40415 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I1
.sym 40420 soc.cpu.reg_pc[18]
.sym 40421 soc.cpu.latched_stalu
.sym 40422 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0
.sym 40424 iomem_wdata[6]
.sym 40425 soc.cpu.pcpi_rs1[4]
.sym 40426 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1
.sym 40427 soc.cpu.cpuregs_rs1[19]
.sym 40428 soc.cpu.reg_out[28]
.sym 40429 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 40430 $PACKER_VCC_NET
.sym 40431 soc.cpu.pcpi_rs1[16]
.sym 40432 soc.cpu.reg_next_pc[7]
.sym 40433 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I3
.sym 40434 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I3
.sym 40435 soc.cpu.cpuregs_wrdata[10]
.sym 40436 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 40437 soc.cpu.cpuregs_wrdata[20]
.sym 40438 soc.cpu.latched_compr
.sym 40439 soc.cpu.reg_pc[28]
.sym 40440 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 40441 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 40443 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I3
.sym 40450 soc.cpu.reg_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1
.sym 40451 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0
.sym 40452 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I1
.sym 40453 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0
.sym 40454 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I1
.sym 40456 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 40458 soc.cpu.alu_out_q[21]
.sym 40461 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I0
.sym 40462 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 40464 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I0
.sym 40465 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 40466 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I1
.sym 40467 soc.cpu.reg_pc[0]
.sym 40468 soc.cpu.alu_out_q[21]
.sym 40469 soc.cpu.reg_out[21]
.sym 40470 soc.cpu.latched_stalu
.sym 40471 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I3
.sym 40474 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I3
.sym 40475 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 40476 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1
.sym 40477 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 40478 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I3
.sym 40480 soc.cpu.reg_next_pc[21]
.sym 40482 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0
.sym 40483 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 40484 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I3
.sym 40485 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I1
.sym 40488 soc.cpu.latched_stalu
.sym 40489 soc.cpu.alu_out_q[21]
.sym 40490 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 40491 soc.cpu.reg_out[21]
.sym 40494 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I3
.sym 40495 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 40496 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0
.sym 40497 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I1
.sym 40500 soc.cpu.latched_stalu
.sym 40501 soc.cpu.reg_out[21]
.sym 40502 soc.cpu.alu_out_q[21]
.sym 40503 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 40507 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 40512 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I1
.sym 40513 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I0
.sym 40514 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 40515 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I3
.sym 40518 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1
.sym 40519 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I0
.sym 40520 soc.cpu.reg_pc[0]
.sym 40521 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 40525 soc.cpu.reg_next_pc[21]
.sym 40526 soc.cpu.reg_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1
.sym 40527 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 40528 resetn_SB_LUT4_I2_O_$glb_ce
.sym 40529 CLK12$SB_IO_IN_$glb_clk
.sym 40530 resetn_SB_LUT4_I3_O_$glb_sr
.sym 40532 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3
.sym 40533 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I3
.sym 40534 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I3
.sym 40535 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I0
.sym 40536 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2_SB_LUT4_O_I0
.sym 40537 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I3
.sym 40538 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I3
.sym 40540 soc.cpu.irq_mask[0]
.sym 40543 soc.cpu.cpuregs_rs1[20]
.sym 40544 soc.cpu.cpuregs_rs1[5]
.sym 40545 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 40546 soc.cpu.cpuregs_rs1[6]
.sym 40547 soc.cpu.pcpi_rs1[3]
.sym 40548 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 40549 soc.cpu.pcpi_rs1[15]
.sym 40550 soc.cpu.cpuregs_rs1[5]
.sym 40552 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 40553 soc.cpu.reg_pc[21]
.sym 40554 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I0
.sym 40555 soc.cpu.reg_pc[22]
.sym 40556 soc.cpu.pcpi_rs1[18]
.sym 40557 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I3
.sym 40558 soc.cpu.cpuregs_wrdata[7]
.sym 40559 soc.cpu.cpuregs_wrdata[17]
.sym 40560 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I3
.sym 40561 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I3
.sym 40562 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I3
.sym 40563 soc.cpu.reg_pc[29]
.sym 40564 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I3
.sym 40566 soc.cpu.reg_next_pc[21]
.sym 40575 soc.cpu.alu_out_q[28]
.sym 40579 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 40584 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 40585 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 40587 soc.cpu.alu_out_q[29]
.sym 40590 soc.cpu.reg_next_pc[28]
.sym 40591 soc.cpu.reg_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 40592 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 40594 soc.cpu.reg_out[28]
.sym 40595 soc.cpu.reg_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 40597 soc.cpu.latched_stalu
.sym 40598 soc.cpu.latched_compr
.sym 40600 soc.cpu.reg_out[29]
.sym 40601 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 40602 soc.cpu.reg_next_pc[29]
.sym 40607 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 40614 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 40620 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 40623 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 40624 soc.cpu.reg_out[28]
.sym 40625 soc.cpu.alu_out_q[28]
.sym 40626 soc.cpu.latched_stalu
.sym 40630 soc.cpu.reg_next_pc[29]
.sym 40631 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 40632 soc.cpu.reg_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 40636 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 40637 soc.cpu.reg_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 40638 soc.cpu.reg_next_pc[28]
.sym 40642 soc.cpu.latched_compr
.sym 40647 soc.cpu.reg_out[29]
.sym 40648 soc.cpu.latched_stalu
.sym 40649 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 40650 soc.cpu.alu_out_q[29]
.sym 40651 resetn_SB_LUT4_I2_O_$glb_ce
.sym 40652 CLK12$SB_IO_IN_$glb_clk
.sym 40653 resetn_SB_LUT4_I3_O_$glb_sr
.sym 40654 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I3
.sym 40655 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I3
.sym 40656 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I3
.sym 40657 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2_SB_LUT4_O_I0
.sym 40658 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I0
.sym 40659 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I3
.sym 40660 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I3
.sym 40661 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I3
.sym 40666 soc.cpu.reg_pc[29]
.sym 40667 soc.cpu.cpu_state[2]
.sym 40668 soc.cpu.cpuregs_rs1[31]
.sym 40670 soc.cpu.reg_pc[28]
.sym 40671 soc.cpu.pcpi_rs1[10]
.sym 40672 soc.cpu.reg_pc[31]
.sym 40673 soc.cpu.cpuregs_rs1[15]
.sym 40674 soc.cpu.cpuregs_rs1[10]
.sym 40675 soc.cpu.pcpi_rs1[18]
.sym 40676 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 40677 soc.cpu.pcpi_rs1[1]
.sym 40678 iomem_wdata[1]
.sym 40679 soc.cpu.reg_pc[27]
.sym 40680 soc.cpu.reg_out[29]
.sym 40681 soc.cpu.reg_pc[16]
.sym 40683 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I1
.sym 40684 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2_SB_LUT4_O_I0
.sym 40686 soc.cpu.reg_out[29]
.sym 40687 soc.cpu.cpuregs_rs1[1]
.sym 40688 soc.cpu.cpuregs_wrdata[6]
.sym 40695 soc.cpu.cpuregs_wrdata[21]
.sym 40696 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 40697 soc.cpu.cpuregs_rs1_SB_LUT4_O_10_I2
.sym 40698 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2
.sym 40699 soc.cpu.latched_stalu
.sym 40700 soc.cpu.reg_out[7]
.sym 40701 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I3
.sym 40704 soc.cpu.reg_next_pc[7]
.sym 40705 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I0
.sym 40706 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I3
.sym 40707 soc.cpu.latched_stalu
.sym 40708 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 40709 soc.cpu.cpuregs.regs.1.0.1_RDATA_10
.sym 40710 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 40711 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 40712 soc.cpu.reg_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1
.sym 40714 soc.cpu.irq_state[0]
.sym 40715 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I0
.sym 40716 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 40720 soc.cpu.reg_next_pc[13]
.sym 40721 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 40722 soc.cpu.alu_out_q[7]
.sym 40724 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I1
.sym 40728 soc.cpu.cpuregs_rs1_SB_LUT4_O_10_I2
.sym 40729 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 40730 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 40731 soc.cpu.cpuregs.regs.1.0.1_RDATA_10
.sym 40734 soc.cpu.reg_out[7]
.sym 40735 soc.cpu.alu_out_q[7]
.sym 40736 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 40737 soc.cpu.latched_stalu
.sym 40740 soc.cpu.cpuregs_wrdata[21]
.sym 40746 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 40747 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I0
.sym 40748 soc.cpu.irq_state[0]
.sym 40749 soc.cpu.reg_next_pc[13]
.sym 40752 soc.cpu.reg_next_pc[7]
.sym 40754 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 40755 soc.cpu.reg_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1
.sym 40758 soc.cpu.reg_out[7]
.sym 40759 soc.cpu.alu_out_q[7]
.sym 40760 soc.cpu.latched_stalu
.sym 40761 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 40764 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I3
.sym 40765 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2
.sym 40770 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 40771 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I3
.sym 40772 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I0
.sym 40773 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I1
.sym 40775 CLK12$SB_IO_IN_$glb_clk
.sym 40777 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I3
.sym 40778 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I3
.sym 40779 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I3
.sym 40780 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I3
.sym 40781 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I3
.sym 40782 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I3
.sym 40783 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I3
.sym 40784 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2
.sym 40789 soc.cpu.cpuregs_rs1[21]
.sym 40790 soc.cpu.cpu_state[5]
.sym 40791 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I0
.sym 40792 soc.cpu.decoded_imm[26]
.sym 40794 soc.cpu.pcpi_rs1[5]
.sym 40795 soc.cpu.pcpi_rs1[0]
.sym 40796 soc.cpu.cpuregs_rs1[22]
.sym 40797 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 40798 soc.cpu.pcpi_rs1[7]
.sym 40800 soc.cpu.cpuregs_rs1[18]
.sym 40801 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I3
.sym 40803 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2_SB_LUT4_O_I0
.sym 40805 soc.cpu.reg_pc[31]
.sym 40806 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 40807 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 40808 iomem_wdata[3]
.sym 40809 soc.cpu.reg_pc[13]
.sym 40810 soc.cpu.cpuregs_wrdata[13]
.sym 40811 soc.cpu.cpuregs_rs1[31]
.sym 40818 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I0
.sym 40819 soc.cpu.latched_stalu
.sym 40820 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I1
.sym 40821 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2
.sym 40822 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 40823 soc.cpu.cpuregs_rs1_SB_LUT4_O_18_I2
.sym 40824 soc.cpu.reg_out[28]
.sym 40825 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 40827 soc.cpu.latched_stalu
.sym 40830 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I1
.sym 40832 soc.cpu.cpuregs_wrdata[13]
.sym 40833 soc.cpu.cpuregs.regs.0.0.1_RDATA_2
.sym 40834 soc.cpu.reg_out[31]
.sym 40835 soc.cpu.alu_out_q[28]
.sym 40837 soc.cpu.alu_out_q[31]
.sym 40838 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 40839 soc.cpu.cpuregs_rs1_SB_LUT4_O_I2
.sym 40840 soc.cpu.reg_out[29]
.sym 40841 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 40842 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 40845 soc.cpu.alu_out_q[29]
.sym 40846 soc.cpu.cpuregs.regs.1.0.1_RDATA
.sym 40847 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I3
.sym 40849 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 40851 soc.cpu.reg_out[28]
.sym 40852 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 40853 soc.cpu.latched_stalu
.sym 40854 soc.cpu.alu_out_q[28]
.sym 40857 soc.cpu.cpuregs.regs.1.0.1_RDATA
.sym 40858 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 40859 soc.cpu.cpuregs_rs1_SB_LUT4_O_I2
.sym 40860 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 40863 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 40864 soc.cpu.latched_stalu
.sym 40865 soc.cpu.reg_out[31]
.sym 40866 soc.cpu.alu_out_q[31]
.sym 40869 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 40871 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2
.sym 40872 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I1
.sym 40875 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I0
.sym 40876 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 40877 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I3
.sym 40878 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I1
.sym 40881 soc.cpu.cpuregs_wrdata[13]
.sym 40887 soc.cpu.reg_out[29]
.sym 40888 soc.cpu.latched_stalu
.sym 40889 soc.cpu.alu_out_q[29]
.sym 40890 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 40893 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 40894 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 40895 soc.cpu.cpuregs_rs1_SB_LUT4_O_18_I2
.sym 40896 soc.cpu.cpuregs.regs.0.0.1_RDATA_2
.sym 40898 CLK12$SB_IO_IN_$glb_clk
.sym 40900 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I3
.sym 40901 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I3
.sym 40902 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I3
.sym 40903 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I3
.sym 40904 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 40905 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I3
.sym 40906 soc.cpu.cpuregs.wdata_SB_LUT4_O_I3
.sym 40907 soc.cpu.cpuregs_wrdata[26]
.sym 40912 $PACKER_VCC_NET
.sym 40913 soc.cpu.pcpi_rs1[26]
.sym 40914 soc.cpu.reg_pc[23]
.sym 40915 soc.cpu.cpuregs_rs1[19]
.sym 40916 soc.cpu.cpuregs_rs1[31]
.sym 40917 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2
.sym 40918 soc.cpu.cpuregs_rs1[29]
.sym 40919 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 40920 soc.cpu.pcpi_rs1[17]
.sym 40921 soc.cpu.pcpi_rs1[25]
.sym 40922 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I0
.sym 40924 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 40928 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 40929 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 40930 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I0
.sym 40931 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 40934 soc.cpu.cpuregs_wrdata[31]
.sym 40941 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I1
.sym 40942 soc.cpu.irq_state[1]
.sym 40943 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1
.sym 40944 soc.cpu.reg_next_pc[27]
.sym 40946 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2
.sym 40947 soc.cpu.irq_mask[29]
.sym 40951 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I3
.sym 40952 soc.cpu.irq_state[0]
.sym 40954 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I0_SB_LUT4_O_I1
.sym 40955 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I3_SB_LUT4_O_I0
.sym 40956 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I0
.sym 40958 soc.cpu.reg_next_pc[29]
.sym 40959 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I3
.sym 40960 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I3
.sym 40961 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 40964 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I1
.sym 40966 soc.cpu.irq_pending[29]
.sym 40967 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 40968 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I0
.sym 40970 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0
.sym 40971 soc.cpu.cpuregs.wdata_SB_LUT4_O_I3
.sym 40972 gpio_led_b[4]
.sym 40974 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I0
.sym 40975 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 40976 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I3
.sym 40977 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I1
.sym 40980 soc.cpu.cpuregs.wdata_SB_LUT4_O_I3
.sym 40981 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0
.sym 40982 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 40983 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1
.sym 40986 soc.cpu.irq_pending[29]
.sym 40987 soc.cpu.irq_state[1]
.sym 40988 soc.cpu.irq_mask[29]
.sym 40989 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I3_SB_LUT4_O_I0
.sym 40992 soc.cpu.reg_next_pc[27]
.sym 40993 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I0_SB_LUT4_O_I1
.sym 40995 soc.cpu.irq_state[0]
.sym 40998 gpio_led_b[4]
.sym 41004 soc.cpu.reg_next_pc[29]
.sym 41005 soc.cpu.irq_state[0]
.sym 41006 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 41007 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 41010 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I1
.sym 41011 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I3
.sym 41012 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I0
.sym 41013 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 41016 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I3
.sym 41018 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2
.sym 41023 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I2
.sym 41024 gpio_led_pmod[3]
.sym 41025 gpio_led_pmod[2]
.sym 41026 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I1
.sym 41027 gpio_led_pmod[6]
.sym 41028 gpio_led_pmod[1]
.sym 41029 P2_2$SB_IO_OUT
.sym 41030 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 41035 soc.cpu.pcpi_rs1[21]
.sym 41036 soc.cpu.pcpi_rs1[1]
.sym 41037 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 41039 soc.cpu.pcpi_rs1[29]
.sym 41040 soc.cpu.irq_state[0]
.sym 41042 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 41064 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 41069 soc.cpu.pcpi_rs1[0]
.sym 41073 soc.cpu.instr_lui
.sym 41074 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 41076 soc.cpu.is_lui_auipc_jal
.sym 41077 soc.cpu.pcpi_rs1[2]
.sym 41078 soc.cpu.pcpi_rs1[5]
.sym 41079 soc.cpu.cpu_state[2]
.sym 41081 gpio_led_pmod[3]
.sym 41083 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I1
.sym 41084 gpio_led_pmod[6]
.sym 41085 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 41089 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 41090 gpio_led_pmod[2]
.sym 41091 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 41092 soc.cpu.reg_pc[1]
.sym 41093 soc.cpu.cpuregs_rs1[1]
.sym 41095 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 41097 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 41098 soc.cpu.pcpi_rs1[0]
.sym 41099 soc.cpu.pcpi_rs1[2]
.sym 41100 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 41103 gpio_led_pmod[3]
.sym 41110 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I1
.sym 41111 soc.cpu.cpu_state[2]
.sym 41112 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 41116 gpio_led_pmod[6]
.sym 41121 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 41122 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 41123 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 41124 soc.cpu.pcpi_rs1[5]
.sym 41127 soc.cpu.is_lui_auipc_jal
.sym 41128 soc.cpu.instr_lui
.sym 41129 soc.cpu.reg_pc[1]
.sym 41130 soc.cpu.cpuregs_rs1[1]
.sym 41141 gpio_led_pmod[2]
.sym 41143 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 41144 CLK12$SB_IO_IN_$glb_clk
.sym 41156 soc.cpu.irq_mask[29]
.sym 41157 soc.cpu.pcpi_rs1[19]
.sym 41159 soc.cpu.cpuregs_rs1[30]
.sym 41160 soc.cpu.pcpi_rs1[1]
.sym 41162 iomem_wdata[2]
.sym 41166 iomem_wdata[1]
.sym 41175 soc.cpu.cpuregs_rs1[1]
.sym 41191 P2_2$SB_IO_OUT
.sym 41194 P2_4$SB_IO_OUT
.sym 41201 P2_4$SB_IO_OUT
.sym 41206 P2_2$SB_IO_OUT
.sym 41250 soc.memory.wen[1]
.sym 41251 soc.memory.wen[0]
.sym 41252 gpio_led_pmod[5]
.sym 41262 soc.simpleuart_reg_div_do[23]
.sym 41263 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 41268 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 41269 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 41274 soc.cpu.mem_rdata_q[27]
.sym 41275 soc.simpleuart_reg_div_do[18]
.sym 41292 iomem_wdata[23]
.sym 41299 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 41311 iomem_wdata[21]
.sym 41321 iomem_wdata[23]
.sym 41346 iomem_wdata[21]
.sym 41367 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 41368 CLK12$SB_IO_IN_$glb_clk
.sym 41369 resetn_SB_LUT4_I3_O_$glb_sr
.sym 41374 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 41375 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 41376 gpio_led_pmod_SB_DFFESR_Q_E
.sym 41377 soc.simpleuart_reg_div_do[11]
.sym 41378 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 41379 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 41380 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 41381 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 41385 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 41386 flash_clk_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 41387 gpio_led_pmod[5]
.sym 41389 iomem_wdata[22]
.sym 41390 soc.simpleuart_reg_div_do[15]
.sym 41391 iomem_wstrb[0]
.sym 41393 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 41402 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 41406 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 41409 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 41412 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 41415 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 41417 soc.memory.wen[0]
.sym 41422 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 41423 resetn_SB_LUT4_I2_O
.sym 41425 soc.simpleuart_reg_div_do[23]
.sym 41428 iomem_wdata[11]
.sym 41429 soc.cpu.mem_rdata_q[28]
.sym 41430 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 41431 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 41433 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 41436 soc.cpu.mem_rdata_q[27]
.sym 41439 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 41440 soc.cpu.mem_rdata_q[29]
.sym 41452 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 41453 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 41454 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 41455 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 41456 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3
.sym 41457 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 41458 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 41460 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 41461 soc.cpu.mem_rdata_latched[6]
.sym 41462 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 41464 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 41465 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 41468 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 41469 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 41470 soc.cpu.mem_rdata_latched[12]
.sym 41472 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 41473 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 41474 iomem_wdata[18]
.sym 41475 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 41476 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 41477 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 41478 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 41481 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 41482 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 41484 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 41485 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 41486 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 41487 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 41490 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 41491 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 41492 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3
.sym 41493 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 41497 iomem_wdata[18]
.sym 41502 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 41503 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 41504 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 41505 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 41508 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 41509 soc.cpu.mem_rdata_latched[6]
.sym 41510 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 41511 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 41514 soc.cpu.mem_rdata_latched[12]
.sym 41515 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 41517 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 41520 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 41521 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 41522 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 41523 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 41526 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 41527 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 41528 soc.cpu.mem_rdata_latched[12]
.sym 41530 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 41531 CLK12$SB_IO_IN_$glb_clk
.sym 41532 resetn_SB_LUT4_I3_O_$glb_sr
.sym 41533 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 41534 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 41535 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 41536 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0
.sym 41537 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 41538 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 41539 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 41540 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 41543 soc.cpu.mem_rdata_q[29]
.sym 41544 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 41547 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3
.sym 41548 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 41551 soc.simpleuart.recv_pattern[7]
.sym 41552 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 41553 soc.simpleuart_reg_div_do[5]
.sym 41555 soc.ram_ready
.sym 41557 iomem_wstrb[0]
.sym 41558 soc.cpu.mem_rdata_latched[6]
.sym 41559 soc.simpleuart_reg_div_do[11]
.sym 41560 soc.cpu.mem_rdata_latched[12]
.sym 41561 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 41562 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 41563 soc.cpu.mem_rdata_latched[12]
.sym 41564 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 41565 iomem_wstrb[1]
.sym 41567 soc.cpu.mem_rdata_q[27]
.sym 41568 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 41574 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 41575 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 41576 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 41580 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 41582 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 41583 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 41584 soc.cpu.mem_rdata_q[26]
.sym 41588 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 41590 soc.cpu.mem_xfer
.sym 41592 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 41593 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 41594 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 41595 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 41596 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 41597 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 41598 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 41599 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 41600 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 41601 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0
.sym 41602 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 41604 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 41607 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 41608 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 41609 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 41610 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 41613 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 41614 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0
.sym 41615 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 41616 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 41619 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 41621 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 41625 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 41627 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 41628 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 41631 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 41632 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 41634 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 41637 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 41638 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 41639 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 41640 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 41643 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 41644 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 41646 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 41649 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 41651 soc.cpu.mem_rdata_q[26]
.sym 41652 soc.cpu.mem_xfer
.sym 41654 CLK12$SB_IO_IN_$glb_clk
.sym 41656 soc.simpleuart.send_dummy
.sym 41657 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 41658 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 41659 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 41660 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 41661 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 41662 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 41663 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_I0
.sym 41667 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 41668 soc.simpleuart_reg_div_do[20]
.sym 41670 iomem_wdata[20]
.sym 41671 iomem_wdata[17]
.sym 41672 soc.simpleuart_reg_div_do[16]
.sym 41673 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41674 soc.simpleuart_reg_div_do[19]
.sym 41675 soc.simpleuart_reg_div_do[10]
.sym 41676 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 41678 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41680 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 41681 soc.cpu.mem_rdata_q[30]
.sym 41682 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 41683 soc.cpu.mem_rdata_q[29]
.sym 41684 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 41686 flash_csb_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 41687 soc.cpu.mem_rdata_q[31]
.sym 41688 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 41689 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 41690 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 41691 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 41699 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 41701 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 41703 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 41705 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 41706 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 41708 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 41709 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 41710 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 41712 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 41713 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 41714 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 41715 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 41716 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41718 soc.cpu.mem_rdata_latched[6]
.sym 41719 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41720 soc.cpu.mem_rdata_latched[12]
.sym 41721 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2
.sym 41722 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I2
.sym 41723 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 41724 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 41725 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 41726 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 41727 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 41730 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 41731 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 41732 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 41733 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 41736 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 41737 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 41738 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 41739 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 41742 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 41743 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41744 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 41745 soc.cpu.mem_rdata_latched[12]
.sym 41750 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2
.sym 41751 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41754 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I2
.sym 41755 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41756 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 41757 soc.cpu.mem_rdata_latched[6]
.sym 41760 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 41763 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 41766 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 41768 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 41773 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 41774 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 41775 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 41779 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2
.sym 41780 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I2
.sym 41781 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 41782 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 41783 soc.simpleuart.send_dummy_SB_LUT4_I3_O
.sym 41784 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 41785 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41786 iomem_rdata[0]
.sym 41789 soc.cpu.mem_rdata_q[27]
.sym 41790 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 41791 soc.simpleuart_reg_div_do[12]
.sym 41792 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 41793 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 41794 iomem_wdata[8]
.sym 41795 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 41797 flash_io2_di_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 41799 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41806 soc.cpu.mem_rdata_q[7]
.sym 41807 soc.cpu.mem_rdata_q[30]
.sym 41808 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 41809 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 41810 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 41811 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 41813 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 41814 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 41820 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1
.sym 41821 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 41823 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 41824 soc.cpu.mem_xfer
.sym 41825 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 41827 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 41828 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 41830 soc.cpu.mem_rdata_q[14]
.sym 41832 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 41835 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1
.sym 41836 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 41837 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 41838 soc.cpu.mem_rdata_latched[12]
.sym 41842 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 41844 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 41845 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I2
.sym 41847 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 41855 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 41856 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 41859 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 41860 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 41861 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 41862 soc.cpu.mem_rdata_latched[12]
.sym 41865 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 41866 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 41871 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 41873 soc.cpu.mem_rdata_q[14]
.sym 41874 soc.cpu.mem_xfer
.sym 41877 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I2
.sym 41878 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 41879 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 41880 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 41883 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 41884 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1
.sym 41886 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I2
.sym 41889 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1
.sym 41890 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 41892 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 41895 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 41897 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 41900 CLK12$SB_IO_IN_$glb_clk
.sym 41902 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 41903 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 41904 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 41905 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 41906 iomem_rdata[23]
.sym 41907 iomem_rdata[1]
.sym 41908 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 41909 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3
.sym 41915 iomem_wstrb[0]
.sym 41916 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 41917 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 41918 iomem_wdata[16]
.sym 41919 iomem_rdata[0]
.sym 41921 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 41923 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 41925 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 41926 soc.cpu.mem_rdata_q[29]
.sym 41927 soc.mem_rdata[29]
.sym 41928 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 41929 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 41931 soc.cpu.mem_rdata_q[23]
.sym 41932 soc.cpu.mem_rdata_q[7]
.sym 41933 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 41934 soc.cpu.mem_rdata_q[23]
.sym 41935 soc.cpu.mem_rdata_q[30]
.sym 41936 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 41937 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 41943 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 41945 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3
.sym 41947 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2
.sym 41948 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 41949 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 41950 soc.cpu.mem_rdata_q[7]
.sym 41951 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 41952 soc.cpu.mem_16bit_buffer[8]
.sym 41953 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 41954 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 41955 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 41957 soc.cpu.mem_rdata_q[30]
.sym 41960 soc.mem_rdata[24]
.sym 41961 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 41962 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 41963 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 41964 soc.cpu.mem_xfer
.sym 41965 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 41967 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 41968 soc.mem_rdata[24]
.sym 41969 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 41970 soc.cpu.mem_rdata_q[24]
.sym 41972 soc.cpu.mem_xfer
.sym 41974 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 41976 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 41977 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 41978 soc.cpu.mem_16bit_buffer[8]
.sym 41979 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 41982 soc.cpu.mem_xfer
.sym 41984 soc.mem_rdata[24]
.sym 41985 soc.cpu.mem_rdata_q[24]
.sym 41988 soc.cpu.mem_rdata_q[24]
.sym 41989 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 41990 soc.mem_rdata[24]
.sym 41991 soc.cpu.mem_xfer
.sym 41995 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 41996 soc.cpu.mem_rdata_q[30]
.sym 41997 soc.cpu.mem_xfer
.sym 42000 soc.cpu.mem_xfer
.sym 42001 soc.cpu.mem_rdata_q[7]
.sym 42002 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 42003 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 42006 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 42007 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 42008 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 42009 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 42012 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 42013 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 42014 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 42015 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 42019 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3
.sym 42021 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2
.sym 42023 CLK12$SB_IO_IN_$glb_clk
.sym 42025 soc.cpu.mem_16bit_buffer[13]
.sym 42026 soc.cpu.mem_16bit_buffer[7]
.sym 42027 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 42028 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3
.sym 42029 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 42030 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 42031 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 42032 soc.cpu.mem_16bit_buffer[9]
.sym 42040 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42041 gpio_led_pmod[1]
.sym 42042 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 42043 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 42044 soc.cpu.mem_rdata_q[22]
.sym 42045 soc.cpu.mem_rdata_SB_LUT4_O_7_I2
.sym 42046 iomem_wdata[30]
.sym 42047 iomem_ready_SB_LUT4_I1_O
.sym 42048 gpio_led_g[1]
.sym 42049 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42050 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 42051 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42053 soc.cpu.mem_rdata_q[25]
.sym 42054 soc.cpu.mem_rdata_latched[6]
.sym 42055 soc.cpu.mem_rdata_q[27]
.sym 42057 gpio_led_r_SB_DFFESR_Q_E
.sym 42058 gpio_led_g[7]
.sym 42059 soc.cpu.mem_rdata_latched[12]
.sym 42060 soc.cpu.decoded_rd[2]
.sym 42066 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 42067 soc.cpu.mem_rdata_q[25]
.sym 42069 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42073 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 42075 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 42076 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 42078 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 42079 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 42081 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 42082 soc.cpu.mem_xfer
.sym 42084 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 42085 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42086 soc.cpu.mem_rdata_latched[2]
.sym 42087 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 42088 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3
.sym 42089 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 42090 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 42091 soc.cpu.mem_16bit_buffer[7]
.sym 42092 soc.cpu.mem_la_secondword
.sym 42093 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 42095 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42096 soc.mem_rdata[24]
.sym 42097 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 42099 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42100 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 42101 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 42102 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 42105 soc.mem_rdata[24]
.sym 42112 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 42113 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 42114 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42117 soc.cpu.mem_la_secondword
.sym 42118 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 42119 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42124 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 42125 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 42129 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42130 soc.cpu.mem_16bit_buffer[7]
.sym 42131 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 42132 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 42135 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 42136 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 42137 soc.cpu.mem_rdata_latched[2]
.sym 42138 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 42141 soc.cpu.mem_rdata_q[25]
.sym 42142 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3
.sym 42144 soc.cpu.mem_xfer
.sym 42145 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 42146 CLK12$SB_IO_IN_$glb_clk
.sym 42148 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2
.sym 42149 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 42150 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 42151 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42152 soc.cpu.mem_rdata_latched[5]
.sym 42153 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42154 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3
.sym 42155 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 42157 gpio_led_pmod[3]
.sym 42158 gpio_led_pmod[3]
.sym 42162 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 42163 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 42171 gpio_led_g_SB_DFFESR_Q_E
.sym 42173 soc.cpu.mem_rdata_latched[5]
.sym 42174 soc.cpu.mem_rdata_q[30]
.sym 42175 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 42176 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 42177 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 42179 soc.cpu.mem_rdata_q[31]
.sym 42180 soc.cpu.decoded_imm_j[5]
.sym 42181 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 42182 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 42183 soc.cpu.mem_rdata_q[29]
.sym 42191 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 42192 soc.cpu.mem_rdata_latched[4]
.sym 42193 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 42194 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 42195 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 42196 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 42199 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 42200 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 42201 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 42202 soc.cpu.mem_rdata_latched[12]
.sym 42204 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 42208 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 42210 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 42211 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 42215 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42216 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 42217 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 42218 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 42223 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 42225 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 42228 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 42229 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 42236 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 42237 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 42240 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 42241 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 42242 soc.cpu.mem_rdata_latched[4]
.sym 42243 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 42246 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 42248 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 42249 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 42254 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42255 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 42258 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 42259 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 42261 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 42264 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 42265 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 42267 soc.cpu.mem_rdata_latched[12]
.sym 42268 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 42269 CLK12$SB_IO_IN_$glb_clk
.sym 42271 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 42272 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_I3
.sym 42273 soc.cpu.decoded_imm_j[5]
.sym 42274 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I3_SB_LUT4_I2_O_SB_LUT4_I2_I0
.sym 42275 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 42276 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42277 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42278 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 42279 gpio_led_pmod[2]
.sym 42281 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 42282 gpio_led_pmod[2]
.sym 42285 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 42286 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 42287 soc.mem_rdata[25]
.sym 42289 iomem_wdata[21]
.sym 42291 iomem_addr[16]
.sym 42295 soc.cpu.instr_jal
.sym 42296 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42297 soc.cpu.mem_rdata_latched[12]
.sym 42298 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42299 soc.cpu.mem_rdata_latched[5]
.sym 42300 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 42301 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 42302 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 42303 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 42304 soc.cpu.mem_rdata_q[30]
.sym 42305 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42306 soc.cpu.mem_rdata_q[7]
.sym 42314 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1
.sym 42317 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42318 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 42319 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42321 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 42322 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 42323 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42326 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 42327 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 42328 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 42329 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 42332 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 42334 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 42335 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 42336 soc.cpu.mem_16bit_buffer[12]
.sym 42338 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 42339 soc.cpu.mem_16bit_buffer[11]
.sym 42341 soc.cpu.mem_rdata_latched[12]
.sym 42342 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42345 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 42346 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42351 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 42352 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 42353 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 42354 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42358 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 42359 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 42363 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 42364 soc.cpu.mem_rdata_latched[12]
.sym 42366 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 42370 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42371 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 42376 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1
.sym 42377 soc.cpu.mem_16bit_buffer[12]
.sym 42378 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 42381 soc.cpu.mem_16bit_buffer[11]
.sym 42382 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 42383 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 42384 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42387 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42388 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 42389 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 42390 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 42394 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 42395 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 42396 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 42397 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 42398 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 42399 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_I1
.sym 42400 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 42401 gpio_led_r[7]
.sym 42405 soc.cpu.decoded_imm_j[18]
.sym 42406 soc.cpu.mem_xfer
.sym 42407 iomem_wdata[31]
.sym 42410 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1
.sym 42411 soc.cpu.irq_state[1]
.sym 42412 soc.cpu.mem_rdata_q[18]
.sym 42413 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2
.sym 42414 soc.cpu.mem_rdata_latched[3]
.sym 42415 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42417 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 42418 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 42419 soc.cpu.mem_rdata_q[5]
.sym 42420 gpio_led_r_SB_DFFESR_Q_E
.sym 42421 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42422 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 42423 gpio_led_r_SB_DFFESR_Q_E
.sym 42425 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42426 soc.mem_rdata[18]
.sym 42428 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 42429 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 42435 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 42438 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 42439 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 42440 soc.cpu.mem_rdata_latched[12]
.sym 42441 soc.cpu.mem_rdata_latched[0]
.sym 42443 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 42444 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 42445 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 42447 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 42449 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 42452 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 42453 soc.cpu.mem_rdata_latched[1]
.sym 42455 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 42456 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1
.sym 42457 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 42464 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1
.sym 42465 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 42466 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 42469 soc.cpu.mem_rdata_latched[12]
.sym 42470 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 42471 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 42475 soc.cpu.mem_rdata_latched[1]
.sym 42477 soc.cpu.mem_rdata_latched[0]
.sym 42480 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1
.sym 42481 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 42482 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 42483 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 42486 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 42487 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 42488 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 42489 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 42493 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 42494 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 42495 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 42498 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1
.sym 42499 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 42500 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 42501 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 42504 soc.cpu.mem_rdata_latched[1]
.sym 42506 soc.cpu.mem_rdata_latched[0]
.sym 42511 soc.cpu.mem_rdata_latched[1]
.sym 42513 soc.cpu.mem_rdata_latched[0]
.sym 42517 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 42518 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 42519 soc.cpu.mem_rdata_latched[1]
.sym 42520 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0
.sym 42521 soc.cpu.decoded_imm_j[8]
.sym 42522 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1
.sym 42523 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I1
.sym 42524 soc.cpu.decoded_imm_j[9]
.sym 42529 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 42533 soc.cpu.mem_rdata_q[15]
.sym 42534 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 42536 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 42538 soc.mem_rdata[27]
.sym 42539 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 42541 soc.cpu.mem_do_wdata
.sym 42542 soc.cpu.mem_rdata_q[20]
.sym 42544 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42545 soc.cpu.mem_rdata_latched[6]
.sym 42546 soc.cpu.latched_stalu
.sym 42547 soc.cpu.mem_rdata_q[27]
.sym 42548 soc.cpu.decoded_imm_j[9]
.sym 42549 gpio_led_r_SB_DFFESR_Q_E
.sym 42550 soc.cpu.irq_state[0]
.sym 42551 gpio_led_r[7]
.sym 42552 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42558 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 42559 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 42560 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 42561 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 42562 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 42564 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 42565 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 42566 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 42567 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 42568 soc.cpu.mem_rdata_latched[12]
.sym 42569 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 42572 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 42576 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 42577 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 42578 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 42580 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 42581 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 42583 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 42584 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 42585 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42588 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I1
.sym 42591 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 42592 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 42593 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 42594 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 42597 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 42598 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 42599 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 42600 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 42603 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 42605 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 42606 soc.cpu.mem_rdata_latched[12]
.sym 42609 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 42610 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 42611 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 42616 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 42617 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 42618 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 42621 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I1
.sym 42622 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 42623 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 42624 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42627 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 42628 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 42629 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 42630 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 42633 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 42634 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 42635 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 42636 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 42637 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 42638 CLK12$SB_IO_IN_$glb_clk
.sym 42640 soc.cpu.mem_rdata_q[5]
.sym 42641 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42642 gpio_led_r_SB_DFFESR_Q_E
.sym 42643 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42644 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 42645 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 42646 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O
.sym 42647 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_I3
.sym 42650 gpio_led_pmod[1]
.sym 42652 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 42655 soc.cpu.instr_lui
.sym 42656 soc.cpu.cpu_state[3]
.sym 42657 soc.cpu.mem_16bit_buffer[12]
.sym 42659 soc.cpu.mem_16bit_buffer[0]
.sym 42660 soc.cpu.mem_rdata_latched[0]
.sym 42661 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 42662 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 42663 soc.cpu.mem_rdata_latched[1]
.sym 42664 soc.cpu.mem_rdata_latched[1]
.sym 42665 soc.cpu.decoded_imm_j[14]
.sym 42666 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 42667 soc.cpu.mem_rdata_q[31]
.sym 42670 soc.cpu.decoded_imm_j[7]
.sym 42671 soc.cpu.mem_rdata_q[29]
.sym 42672 soc.cpu.decoded_imm_j[5]
.sym 42673 soc.cpu.instr_sw_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 42674 soc.cpu.mem_rdata_q[30]
.sym 42675 iomem_wdata[15]
.sym 42683 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 42684 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 42685 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 42686 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 42687 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O
.sym 42689 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_I2_O
.sym 42691 soc.cpu.mem_rdata_latched[1]
.sym 42692 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0
.sym 42693 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42694 soc.cpu.mem_rdata_latched[0]
.sym 42695 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O
.sym 42696 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 42697 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 42698 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42700 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42703 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O
.sym 42705 soc.cpu.mem_rdata_latched[6]
.sym 42706 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42707 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 42708 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42711 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 42714 soc.cpu.mem_rdata_latched[0]
.sym 42715 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42716 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0
.sym 42717 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 42720 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 42721 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42722 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42726 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 42728 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 42729 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 42733 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 42734 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_I2_O
.sym 42735 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O
.sym 42738 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O
.sym 42739 soc.cpu.mem_rdata_latched[1]
.sym 42740 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 42741 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O
.sym 42744 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42746 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 42747 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 42750 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42751 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42753 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 42756 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42758 soc.cpu.mem_rdata_latched[6]
.sym 42759 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 42760 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 42761 CLK12$SB_IO_IN_$glb_clk
.sym 42763 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_I2_O
.sym 42765 soc.cpu.mem_16bit_buffer[10]
.sym 42766 soc.cpu.mem_16bit_buffer[1]
.sym 42767 soc.cpu.mem_16bit_buffer[11]
.sym 42768 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42769 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_I2_I3
.sym 42770 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 42775 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_I2_O
.sym 42776 $PACKER_VCC_NET
.sym 42777 soc.cpu.cpu_state[6]
.sym 42779 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 42784 soc.cpu.mem_rdata_q[26]
.sym 42785 iomem_wdata[19]
.sym 42786 gpio_led_r_SB_DFFESR_Q_E
.sym 42787 soc.cpu.instr_jal
.sym 42791 soc.cpu.mem_rdata_latched[5]
.sym 42792 soc.cpu.mem_rdata_q[30]
.sym 42793 soc.mem_rdata[27]
.sym 42794 soc.cpu.decoded_imm_j[14]
.sym 42795 soc.cpu.instr_jal
.sym 42796 soc.cpu.mem_rdata_q[18]
.sym 42797 soc.cpu.irq_state[0]
.sym 42798 soc.cpu.mem_rdata_q[7]
.sym 42804 soc.cpu.mem_rdata_q[16]
.sym 42806 soc.cpu.mem_rdata_q[18]
.sym 42807 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I3_SB_LUT4_I2_O
.sym 42810 soc.cpu.cpuregs_raddr1[0]
.sym 42812 soc.cpu.mem_xfer
.sym 42813 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 42814 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 42815 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 42818 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O
.sym 42820 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_I2_O
.sym 42821 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O
.sym 42822 soc.cpu.mem_rdata_latched[12]
.sym 42834 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 42837 soc.cpu.mem_rdata_latched[12]
.sym 42838 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O
.sym 42839 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 42849 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 42851 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_I2_O
.sym 42852 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O
.sym 42855 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 42856 soc.cpu.cpuregs_raddr1[0]
.sym 42857 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 42858 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 42861 soc.cpu.mem_rdata_q[16]
.sym 42862 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I3_SB_LUT4_I2_O
.sym 42864 soc.cpu.mem_xfer
.sym 42867 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O
.sym 42868 soc.cpu.mem_rdata_q[18]
.sym 42869 soc.cpu.mem_xfer
.sym 42873 soc.cpu.mem_rdata_latched[12]
.sym 42875 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 42876 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I3_SB_LUT4_I2_O
.sym 42881 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O
.sym 42883 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 42884 CLK12$SB_IO_IN_$glb_clk
.sym 42886 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I2
.sym 42887 soc.cpu.clear_prefetched_high_word
.sym 42888 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 42889 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 42890 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42891 soc.cpu.clear_prefetched_high_word_q
.sym 42892 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 42895 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 42896 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 42897 soc.cpu.decoded_imm[14]
.sym 42903 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 42908 soc.cpu.mem_do_rinst
.sym 42909 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 42914 soc.cpu.mem_la_secondword_SB_LUT4_I2_I1
.sym 42915 soc.cpu.irq_state[1]
.sym 42916 gpio_led_r_SB_DFFESR_Q_E
.sym 42918 $PACKER_VCC_NET
.sym 42919 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 42920 gpio_led_r[4]
.sym 42932 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I3
.sym 42934 soc.cpu.mem_rdata_latched[12]
.sym 42935 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_I2_O
.sym 42938 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 42942 soc.cpu.mem_rdata_q[17]
.sym 42947 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 42955 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I3
.sym 42956 soc.cpu.mem_xfer
.sym 42972 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 42973 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I3
.sym 42975 soc.cpu.mem_rdata_latched[12]
.sym 42984 soc.cpu.mem_rdata_q[17]
.sym 42986 soc.cpu.mem_xfer
.sym 42987 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_I2_O
.sym 42996 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 43002 soc.cpu.mem_rdata_latched[12]
.sym 43003 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 43004 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I3
.sym 43007 CLK12$SB_IO_IN_$glb_clk
.sym 43009 gpio_led_r[5]
.sym 43012 gpio_led_r[4]
.sym 43015 soc.cpu.instr_rdinstrh_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 43016 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 43019 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I1
.sym 43020 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 43022 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 43024 iomem_wdata[30]
.sym 43025 soc.cpu.mem_rdata_q[15]
.sym 43026 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 43027 soc.cpu.mem_rdata_q[16]
.sym 43028 soc.cpu.cpu_state[2]
.sym 43030 gpio_led_b[5]
.sym 43031 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 43033 soc.cpu.mem_rdata_q[21]
.sym 43034 soc.cpu.latched_stalu
.sym 43035 soc.cpu.mem_rdata_q[20]
.sym 43036 gpio_led_r[7]
.sym 43037 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 43038 soc.cpu.mem_do_wdata
.sym 43039 soc.cpu.latched_stalu
.sym 43040 soc.cpu.decoded_imm_j[9]
.sym 43042 gpio_led_r[5]
.sym 43043 soc.cpu.irq_state[0]
.sym 43044 soc.cpu.mem_rdata_q[27]
.sym 43053 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 43054 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 43057 soc.cpu.cpuregs.wen
.sym 43058 soc.cpu.mem_rdata_q[25]
.sym 43059 soc.cpu.mem_rdata_q[26]
.sym 43068 soc.cpu.mem_rdata_q[27]
.sym 43071 soc.cpu.mem_rdata_q[24]
.sym 43078 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 43084 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 43086 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 43103 soc.cpu.cpuregs.wen
.sym 43107 soc.cpu.mem_rdata_q[26]
.sym 43108 soc.cpu.mem_rdata_q[25]
.sym 43109 soc.cpu.mem_rdata_q[27]
.sym 43110 soc.cpu.mem_rdata_q[24]
.sym 43119 soc.cpu.mem_rdata_q[26]
.sym 43120 soc.cpu.mem_rdata_q[25]
.sym 43121 soc.cpu.mem_rdata_q[27]
.sym 43122 soc.cpu.mem_rdata_q[24]
.sym 43130 CLK12$SB_IO_IN_$glb_clk
.sym 43131 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 43142 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3
.sym 43143 soc.cpu.reg_pc[14]
.sym 43146 iomem_wdata[20]
.sym 43147 soc.cpu.cpu_state[2]
.sym 43149 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 43150 soc.cpu.irq_pending[2]
.sym 43153 soc.cpu.cpuregs.wen
.sym 43154 soc.cpu.cpu_state[2]
.sym 43155 iomem_wdata[26]
.sym 43156 soc.cpu.reg_next_pc[3]
.sym 43157 soc.cpu.decoded_imm_j[5]
.sym 43158 gpio_led_r[4]
.sym 43159 iomem_wdata[15]
.sym 43160 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 43162 soc.cpu.decoded_imm_j[7]
.sym 43163 soc.cpu.irq_state[1]
.sym 43165 soc.cpu.decoded_imm_j[14]
.sym 43166 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 43167 soc.cpu.decoded_imm[17]
.sym 43177 soc.cpu.instr_auipc
.sym 43182 soc.cpu.mem_rdata_q[14]
.sym 43183 soc.cpu.instr_auipc
.sym 43185 soc.cpu.mem_rdata_q[18]
.sym 43187 soc.cpu.mem_rdata_q[17]
.sym 43197 soc.cpu.instr_lui
.sym 43200 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 43206 soc.cpu.instr_auipc
.sym 43207 soc.cpu.mem_rdata_q[18]
.sym 43208 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 43209 soc.cpu.instr_lui
.sym 43212 soc.cpu.instr_lui
.sym 43213 soc.cpu.mem_rdata_q[14]
.sym 43214 soc.cpu.instr_auipc
.sym 43215 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 43242 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 43243 soc.cpu.mem_rdata_q[17]
.sym 43244 soc.cpu.instr_auipc
.sym 43245 soc.cpu.instr_lui
.sym 43255 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 43258 soc.cpu.reg_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1
.sym 43264 iomem_wdata[19]
.sym 43265 soc.cpu.reg_pc[12]
.sym 43266 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I3
.sym 43267 iomem_wdata[25]
.sym 43269 soc.cpu.cpu_state[4]
.sym 43270 iomem_wdata[28]
.sym 43273 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 43274 soc.cpu.cpu_state[4]
.sym 43275 soc.cpu.reg_out[1]
.sym 43276 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 43278 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 43279 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 43281 soc.cpu.decoded_imm[29]
.sym 43282 soc.cpu.irq_state[0]
.sym 43283 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 43284 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 43286 soc.cpu.decoded_imm_j[14]
.sym 43287 soc.cpu.instr_jal
.sym 43288 soc.cpu.reg_next_pc[7]
.sym 43289 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 43290 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 43296 soc.cpu.decoded_imm_SB_DFFESR_Q_13_D_SB_LUT4_O_I0
.sym 43297 soc.cpu.decoded_imm_SB_DFFESR_Q_17_D_SB_LUT4_O_I0
.sym 43298 soc.cpu.instr_lui
.sym 43299 soc.cpu.mem_rdata_q[29]
.sym 43300 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 43301 soc.cpu.decoded_imm_j[17]
.sym 43302 soc.cpu.decoded_imm_SB_DFFESR_Q_14_D_SB_LUT4_O_I0
.sym 43303 soc.cpu.reg_next_pc[2]
.sym 43304 soc.cpu.latched_stalu
.sym 43305 soc.cpu.reg_out[2]
.sym 43306 soc.cpu.decoded_imm_j[29]
.sym 43308 soc.cpu.alu_out_q[2]
.sym 43310 soc.cpu.instr_auipc
.sym 43311 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 43313 soc.cpu.instr_jal
.sym 43316 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 43318 soc.cpu.decoded_imm_SB_DFFESR_Q_2_D_SB_LUT4_O_I0
.sym 43320 soc.cpu.decoded_imm_j[18]
.sym 43321 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 43323 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 43324 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 43325 soc.cpu.decoded_imm_j[14]
.sym 43327 soc.cpu.reg_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1
.sym 43329 soc.cpu.decoded_imm_j[14]
.sym 43330 soc.cpu.decoded_imm_SB_DFFESR_Q_17_D_SB_LUT4_O_I0
.sym 43331 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 43332 soc.cpu.instr_jal
.sym 43335 soc.cpu.alu_out_q[2]
.sym 43336 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 43337 soc.cpu.latched_stalu
.sym 43338 soc.cpu.reg_out[2]
.sym 43341 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 43342 soc.cpu.instr_jal
.sym 43343 soc.cpu.decoded_imm_SB_DFFESR_Q_13_D_SB_LUT4_O_I0
.sym 43344 soc.cpu.decoded_imm_j[18]
.sym 43347 soc.cpu.instr_jal
.sym 43348 soc.cpu.decoded_imm_SB_DFFESR_Q_14_D_SB_LUT4_O_I0
.sym 43349 soc.cpu.decoded_imm_j[17]
.sym 43350 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 43353 soc.cpu.reg_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1
.sym 43354 soc.cpu.reg_next_pc[2]
.sym 43356 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 43359 soc.cpu.instr_jal
.sym 43360 soc.cpu.decoded_imm_SB_DFFESR_Q_2_D_SB_LUT4_O_I0
.sym 43361 soc.cpu.decoded_imm_j[29]
.sym 43362 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 43365 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 43366 soc.cpu.instr_auipc
.sym 43367 soc.cpu.instr_lui
.sym 43368 soc.cpu.mem_rdata_q[29]
.sym 43371 soc.cpu.latched_stalu
.sym 43372 soc.cpu.reg_out[2]
.sym 43373 soc.cpu.alu_out_q[2]
.sym 43374 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 43375 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 43376 CLK12$SB_IO_IN_$glb_clk
.sym 43377 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O_$glb_sr
.sym 43378 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 43379 soc.cpu.next_pc[3]
.sym 43380 soc.cpu.reg_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 43381 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 43382 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I1
.sym 43383 soc.cpu.reg_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1
.sym 43384 soc.cpu.next_pc[10]
.sym 43385 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I1
.sym 43389 soc.cpu.reg_pc[11]
.sym 43391 soc.cpu.pcpi_rs1[5]
.sym 43392 soc.cpu.instr_rdinstrh
.sym 43393 soc.cpu.reg_next_pc[2]
.sym 43396 soc.cpu.instr_rdinstr
.sym 43397 soc.cpu.reg_next_pc[6]
.sym 43398 soc.cpu.mem_rdata_q[29]
.sym 43400 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1
.sym 43401 soc.cpu.reg_out[2]
.sym 43402 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 43403 soc.cpu.alu_out_q[24]
.sym 43404 soc.cpu.reg_next_pc[20]
.sym 43406 $PACKER_VCC_NET
.sym 43407 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 43408 soc.cpu.irq_state[1]
.sym 43409 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 43410 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 43411 soc.cpu.reg_pc[11]
.sym 43413 soc.cpu.reg_next_pc[8]
.sym 43420 soc.cpu.alu_out_q[20]
.sym 43422 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 43424 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1
.sym 43425 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1
.sym 43430 soc.cpu.reg_out[20]
.sym 43431 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 43432 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 43435 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 43436 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1
.sym 43437 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I2
.sym 43438 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 43439 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43440 soc.cpu.latched_stalu
.sym 43441 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43443 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 43444 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2
.sym 43446 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1
.sym 43447 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43448 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I2
.sym 43449 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I2
.sym 43450 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 43452 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I2
.sym 43453 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1
.sym 43455 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 43458 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43459 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 43460 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 43461 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 43465 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 43466 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1
.sym 43467 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I2
.sym 43470 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 43471 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43472 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 43473 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 43477 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 43478 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I2
.sym 43479 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1
.sym 43482 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 43483 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 43484 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 43485 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43488 soc.cpu.reg_out[20]
.sym 43489 soc.cpu.alu_out_q[20]
.sym 43490 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 43491 soc.cpu.latched_stalu
.sym 43494 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 43495 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2
.sym 43497 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1
.sym 43498 resetn_SB_LUT4_I2_O_$glb_ce
.sym 43499 CLK12$SB_IO_IN_$glb_clk
.sym 43500 resetn_SB_LUT4_I3_O_$glb_sr
.sym 43501 soc.cpu.reg_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 43502 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I1
.sym 43503 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I0
.sym 43504 soc.cpu.reg_pc[4]
.sym 43505 soc.cpu.reg_pc[3]
.sym 43506 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 43507 soc.cpu.reg_pc[2]
.sym 43508 soc.cpu.cpuregs_wrdata[4]
.sym 43511 soc.cpu.reg_next_pc[8]
.sym 43512 soc.cpu.reg_pc[19]
.sym 43513 iomem_wdata[29]
.sym 43514 soc.cpu.reg_out[3]
.sym 43515 soc.cpu.instr_maskirq
.sym 43516 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 43517 soc.cpu.reg_out[4]
.sym 43518 soc.cpu.reg_next_pc[20]
.sym 43519 soc.cpu.alu_out_q[20]
.sym 43522 soc.cpu.reg_out[10]
.sym 43523 soc.cpu.reg_out[21]
.sym 43524 soc.cpu.alu_out_q[20]
.sym 43525 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 43526 soc.cpu.latched_stalu
.sym 43527 soc.cpu.reg_next_pc[24]
.sym 43528 soc.cpu.irq_state[0]
.sym 43529 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I1
.sym 43530 soc.cpu.reg_next_pc[6]
.sym 43531 soc.cpu.alu_out_q[9]
.sym 43532 soc.cpu.cpuregs_wrdata[4]
.sym 43533 soc.cpu.reg_next_pc[10]
.sym 43534 soc.cpu.decoded_imm[8]
.sym 43535 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1
.sym 43536 soc.cpu.latched_stalu
.sym 43544 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43547 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1
.sym 43548 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 43549 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 43550 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 43553 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 43554 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1
.sym 43557 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I2
.sym 43558 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43559 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 43561 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 43564 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 43566 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I2
.sym 43567 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I2
.sym 43569 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 43570 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43571 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 43573 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 43576 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1
.sym 43577 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I2
.sym 43578 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 43582 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 43587 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 43593 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1
.sym 43594 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I2
.sym 43595 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 43599 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 43600 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 43601 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43602 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 43605 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43606 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 43607 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 43608 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 43611 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43612 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 43613 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 43614 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 43617 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 43619 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I2
.sym 43620 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 43621 resetn_SB_LUT4_I2_O_$glb_ce
.sym 43622 CLK12$SB_IO_IN_$glb_clk
.sym 43623 resetn_SB_LUT4_I3_O_$glb_sr
.sym 43624 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 43625 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 43626 soc.cpu.irq_pending[4]
.sym 43627 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1
.sym 43628 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I0_SB_LUT4_O_I1
.sym 43629 soc.cpu.next_pc[24]
.sym 43630 soc.cpu.irq_pending[3]
.sym 43631 soc.cpu.reg_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1
.sym 43634 gpio_led_pmod[3]
.sym 43635 soc.cpu.reg_pc[30]
.sym 43636 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 43638 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43639 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 43640 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 43641 soc.cpu.reg_next_pc[2]
.sym 43642 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I0
.sym 43644 soc.cpu.reg_next_pc[8]
.sym 43645 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I1
.sym 43646 soc.cpu.cpu_state[3]
.sym 43647 soc.cpu.pcpi_rs1[0]
.sym 43648 soc.cpu.reg_next_pc[3]
.sym 43650 soc.cpu.reg_pc[4]
.sym 43651 soc.cpu.irq_mask[3]
.sym 43652 soc.cpu.reg_pc[3]
.sym 43653 soc.cpu.reg_next_pc[22]
.sym 43654 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 43655 soc.cpu.irq_state[1]
.sym 43656 soc.cpu.reg_pc[2]
.sym 43657 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I3
.sym 43658 soc.cpu.irq_mask[3]
.sym 43659 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I3
.sym 43667 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43668 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 43669 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43673 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43675 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 43676 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1
.sym 43679 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1
.sym 43680 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 43682 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 43683 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43684 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 43685 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 43686 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 43687 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I2
.sym 43689 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I2
.sym 43691 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 43692 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 43695 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43696 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 43698 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I2
.sym 43699 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 43701 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1
.sym 43704 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 43706 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 43707 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 43710 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43711 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 43712 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 43713 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 43716 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 43717 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 43718 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 43719 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43722 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 43723 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43724 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 43725 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 43728 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43729 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 43730 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 43731 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 43734 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43735 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 43736 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 43737 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 43740 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 43741 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1
.sym 43742 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I2
.sym 43744 resetn_SB_LUT4_I2_O_$glb_ce
.sym 43745 CLK12$SB_IO_IN_$glb_clk
.sym 43746 resetn_SB_LUT4_I3_O_$glb_sr
.sym 43747 soc.cpu.reg_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1
.sym 43748 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 43749 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I0_SB_LUT4_O_I1
.sym 43750 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I0
.sym 43751 soc.cpu.reg_pc[9]
.sym 43752 soc.cpu.next_pc[29]
.sym 43753 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I1
.sym 43754 soc.cpu.cpuregs_wrdata[3]
.sym 43757 soc.cpu.reg_pc[8]
.sym 43758 gpio_led_pmod[2]
.sym 43759 soc.cpu.reg_out[17]
.sym 43760 iomem_wdata[12]
.sym 43762 soc.cpu.decoded_imm[7]
.sym 43763 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 43764 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 43765 soc.cpu.pcpi_rs1[14]
.sym 43766 soc.cpu.reg_next_pc[31]
.sym 43767 soc.cpu.reg_next_pc[15]
.sym 43768 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 43770 soc.cpu.decoded_imm[5]
.sym 43771 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 43772 soc.cpu.reg_pc[9]
.sym 43773 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1
.sym 43774 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 43775 soc.cpu.reg_out[23]
.sym 43776 soc.cpu.reg_next_pc[7]
.sym 43777 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 43778 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1
.sym 43779 soc.cpu.irq_pending[3]
.sym 43780 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 43781 soc.cpu.decoded_imm[29]
.sym 43782 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I3_SB_LUT4_O_I0
.sym 43788 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 43789 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 43790 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I2
.sym 43792 soc.cpu.reg_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1
.sym 43793 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1
.sym 43794 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I1
.sym 43795 soc.cpu.reg_next_pc[17]
.sym 43796 soc.cpu.latched_stalu
.sym 43797 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 43799 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 43800 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1
.sym 43802 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 43803 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I2
.sym 43804 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43805 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 43806 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 43808 soc.cpu.alu_out_q[17]
.sym 43809 soc.cpu.reg_out[17]
.sym 43811 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1
.sym 43812 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 43814 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I0
.sym 43817 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3
.sym 43819 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I2
.sym 43821 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I2
.sym 43822 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1
.sym 43823 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 43827 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1
.sym 43828 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 43830 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I2
.sym 43833 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 43834 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1
.sym 43835 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I2
.sym 43839 soc.cpu.reg_next_pc[17]
.sym 43841 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 43842 soc.cpu.reg_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1
.sym 43845 soc.cpu.alu_out_q[17]
.sym 43846 soc.cpu.reg_out[17]
.sym 43847 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 43848 soc.cpu.latched_stalu
.sym 43851 soc.cpu.latched_stalu
.sym 43852 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 43853 soc.cpu.reg_out[17]
.sym 43854 soc.cpu.alu_out_q[17]
.sym 43857 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3
.sym 43858 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 43859 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I1
.sym 43860 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I0
.sym 43863 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 43864 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 43865 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 43866 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43867 resetn_SB_LUT4_I2_O_$glb_ce
.sym 43868 CLK12$SB_IO_IN_$glb_clk
.sym 43869 resetn_SB_LUT4_I3_O_$glb_sr
.sym 43870 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I0_SB_LUT4_O_I1
.sym 43871 soc.cpu.reg_pc[26]
.sym 43872 soc.cpu.reg_pc[24]
.sym 43873 soc.cpu.reg_pc[20]
.sym 43874 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 43875 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_I2_I0
.sym 43876 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0
.sym 43877 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 43880 soc.cpu.reg_pc[15]
.sym 43882 soc.cpu.reg_next_pc[22]
.sym 43883 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I1
.sym 43884 soc.cpu.decoded_imm[12]
.sym 43885 soc.cpu.reg_out[10]
.sym 43887 soc.cpu.cpuregs_wrdata[3]
.sym 43888 soc.cpu.reg_next_pc[19]
.sym 43889 soc.cpu.pcpi_rs1[23]
.sym 43890 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 43892 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 43893 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 43894 $PACKER_VCC_NET
.sym 43895 gpio_led_pmod_SB_DFFESR_Q_E
.sym 43896 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 43897 soc.cpu.cpu_state[2]
.sym 43898 soc.cpu.reg_next_pc[26]
.sym 43899 soc.cpu.reg_pc[11]
.sym 43900 soc.cpu.irq_state[1]
.sym 43901 soc.cpu.reg_next_pc[8]
.sym 43902 soc.cpu.reg_next_pc[25]
.sym 43903 soc.cpu.reg_next_pc[12]
.sym 43904 soc.cpu.reg_next_pc[28]
.sym 43905 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 43911 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I2
.sym 43912 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I2
.sym 43913 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I1
.sym 43914 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 43916 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I3
.sym 43920 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I0
.sym 43922 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I2
.sym 43923 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 43924 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43925 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 43926 soc.cpu.irq_state[1]
.sym 43930 soc.cpu.reg_next_pc[11]
.sym 43932 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 43933 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1
.sym 43934 soc.cpu.irq_state[0]
.sym 43935 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 43938 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1
.sym 43939 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 43940 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1
.sym 43941 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 43942 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 43944 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1
.sym 43945 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 43946 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I2
.sym 43950 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 43952 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 43953 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I2
.sym 43957 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 43964 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 43968 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I0
.sym 43969 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I3
.sym 43970 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I1
.sym 43971 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 43974 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 43975 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43976 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 43977 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 43980 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1
.sym 43981 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I2
.sym 43983 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 43986 soc.cpu.irq_state[0]
.sym 43987 soc.cpu.irq_state[1]
.sym 43988 soc.cpu.reg_next_pc[11]
.sym 43989 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1
.sym 43990 resetn_SB_LUT4_I2_O_$glb_ce
.sym 43991 CLK12$SB_IO_IN_$glb_clk
.sym 43992 resetn_SB_LUT4_I3_O_$glb_sr
.sym 43993 soc.cpu.irq_pending[12]
.sym 43994 soc.cpu.irq_pending[29]
.sym 43995 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 43996 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I0
.sym 43997 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0
.sym 43998 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I3_SB_LUT4_O_I0
.sym 43999 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 44000 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 44005 soc.cpu.decoded_imm[18]
.sym 44006 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0_SB_LUT4_O_I1
.sym 44007 soc.cpu.pcpi_rs1[12]
.sym 44008 iomem_wdata[0]
.sym 44010 iomem_wdata[3]
.sym 44011 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 44014 soc.cpu.reg_out[21]
.sym 44015 soc.cpu.cpuregs_wrdata[9]
.sym 44016 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I0
.sym 44017 soc.cpu.reg_next_pc[0]
.sym 44018 soc.cpu.reg_pc[17]
.sym 44019 soc.cpu.reg_pc[20]
.sym 44020 soc.cpu.irq_state[0]
.sym 44021 soc.cpu.reg_pc[22]
.sym 44022 soc.cpu.reg_next_pc[6]
.sym 44023 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1
.sym 44024 soc.cpu.reg_next_pc[24]
.sym 44025 soc.cpu.reg_next_pc[10]
.sym 44026 soc.cpu.latched_stalu
.sym 44027 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 44028 soc.cpu.reg_pc[10]
.sym 44035 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 44036 soc.cpu.irq_state[0]
.sym 44040 soc.cpu.irq_mask[12]
.sym 44044 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 44046 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 44047 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 44049 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2
.sym 44050 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 44052 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I3_SB_LUT4_O_I0
.sym 44057 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 44058 soc.cpu.irq_pending[12]
.sym 44060 soc.cpu.irq_state[1]
.sym 44061 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I3
.sym 44063 soc.cpu.reg_next_pc[12]
.sym 44064 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2_SB_LUT4_O_I0
.sym 44070 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 44075 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 44079 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I3
.sym 44081 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2
.sym 44085 soc.cpu.irq_state[1]
.sym 44086 soc.cpu.irq_mask[12]
.sym 44087 soc.cpu.irq_pending[12]
.sym 44088 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I3_SB_LUT4_O_I0
.sym 44091 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 44098 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 44106 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 44109 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 44110 soc.cpu.reg_next_pc[12]
.sym 44111 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2_SB_LUT4_O_I0
.sym 44112 soc.cpu.irq_state[0]
.sym 44113 resetn_SB_LUT4_I2_O_$glb_ce
.sym 44114 CLK12$SB_IO_IN_$glb_clk
.sym 44115 resetn_SB_LUT4_I3_O_$glb_sr
.sym 44116 soc.cpu.reg_pc[25]
.sym 44117 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0
.sym 44118 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I0
.sym 44119 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 44120 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0
.sym 44121 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I1
.sym 44122 soc.cpu.reg_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1
.sym 44123 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0
.sym 44126 gpio_led_pmod[1]
.sym 44128 soc.cpu.reg_pc[30]
.sym 44129 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 44130 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O_I0
.sym 44131 soc.cpu.reg_pc[28]
.sym 44132 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 44133 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I3
.sym 44134 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 44135 iomem_wdata[7]
.sym 44136 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 44137 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I0_SB_LUT4_O_I1
.sym 44138 soc.cpu.reg_pc[14]
.sym 44139 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 44140 soc.cpu.reg_pc[3]
.sym 44141 soc.cpu.reg_pc[2]
.sym 44142 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I0
.sym 44143 soc.cpu.reg_pc[26]
.sym 44144 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I3
.sym 44145 soc.cpu.reg_next_pc[22]
.sym 44146 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I3
.sym 44147 soc.cpu.reg_pc[4]
.sym 44148 soc.cpu.reg_next_pc[30]
.sym 44149 soc.cpu.reg_pc[22]
.sym 44150 soc.cpu.pcpi_rs1[9]
.sym 44151 soc.cpu.alu_out_q[25]
.sym 44157 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I1
.sym 44160 soc.cpu.alu_out_q[10]
.sym 44161 soc.cpu.latched_stalu
.sym 44162 soc.cpu.reg_next_pc[10]
.sym 44163 soc.cpu.reg_out[10]
.sym 44164 soc.cpu.reg_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1
.sym 44166 soc.cpu.reg_out[8]
.sym 44168 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 44169 soc.cpu.latched_stalu
.sym 44170 soc.cpu.reg_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1
.sym 44176 soc.cpu.alu_out_q[8]
.sym 44177 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 44178 soc.cpu.reg_next_pc[8]
.sym 44180 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I3
.sym 44181 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 44183 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 44185 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0
.sym 44186 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 44188 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 44190 soc.cpu.reg_out[8]
.sym 44191 soc.cpu.alu_out_q[8]
.sym 44192 soc.cpu.latched_stalu
.sym 44193 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 44196 soc.cpu.reg_next_pc[8]
.sym 44197 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 44199 soc.cpu.reg_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1
.sym 44203 soc.cpu.reg_next_pc[10]
.sym 44204 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 44205 soc.cpu.reg_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1
.sym 44210 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 44214 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 44215 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I3
.sym 44216 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I1
.sym 44217 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0
.sym 44220 soc.cpu.latched_stalu
.sym 44221 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 44222 soc.cpu.alu_out_q[8]
.sym 44223 soc.cpu.reg_out[8]
.sym 44226 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 44232 soc.cpu.latched_stalu
.sym 44233 soc.cpu.reg_out[10]
.sym 44234 soc.cpu.alu_out_q[10]
.sym 44235 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 44236 resetn_SB_LUT4_I2_O_$glb_ce
.sym 44237 CLK12$SB_IO_IN_$glb_clk
.sym 44238 resetn_SB_LUT4_I3_O_$glb_sr
.sym 44239 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I0
.sym 44240 soc.cpu.irq_mask[1]
.sym 44241 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I1
.sym 44242 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0
.sym 44243 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0
.sym 44244 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I1
.sym 44245 soc.cpu.reg_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1
.sym 44246 soc.cpu.cpuregs_wrdata[22]
.sym 44251 soc.cpu.pcpi_rs1[18]
.sym 44252 soc.cpu.reg_out[8]
.sym 44253 soc.cpu.cpuregs_rs1[4]
.sym 44254 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 44256 soc.cpu.decoded_imm[5]
.sym 44257 soc.cpu.pcpi_rs1[28]
.sym 44258 soc.cpu.reg_next_pc[31]
.sym 44259 soc.cpu.reg_pc[10]
.sym 44260 soc.cpu.pcpi_rs1[5]
.sym 44261 soc.cpu.decoded_imm[7]
.sym 44262 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 44263 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 44264 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 44265 soc.cpu.reg_pc[9]
.sym 44266 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I3
.sym 44267 soc.cpu.reg_out[23]
.sym 44268 soc.cpu.reg_next_pc[7]
.sym 44269 soc.cpu.decoded_imm[29]
.sym 44270 soc.cpu.cpuregs_wrdata[22]
.sym 44271 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0_SB_LUT4_O_I1
.sym 44272 soc.cpu.reg_pc[19]
.sym 44273 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0
.sym 44274 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 44282 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I0
.sym 44287 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I1
.sym 44288 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I1
.sym 44289 soc.cpu.reg_next_pc[0]
.sym 44290 soc.cpu.irq_state[0]
.sym 44291 soc.cpu.reg_out[10]
.sym 44292 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I0
.sym 44294 soc.cpu.alu_out_q[10]
.sym 44296 soc.cpu.latched_stalu
.sym 44297 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 44298 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I1
.sym 44299 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I3
.sym 44301 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 44302 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I0
.sym 44303 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I3
.sym 44304 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 44305 soc.cpu.reg_next_pc[22]
.sym 44306 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I3
.sym 44307 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 44309 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 44310 soc.cpu.reg_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1
.sym 44311 soc.cpu.latched_compr
.sym 44313 soc.cpu.latched_compr
.sym 44314 soc.cpu.irq_state[0]
.sym 44315 soc.cpu.reg_next_pc[0]
.sym 44319 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 44325 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 44331 soc.cpu.reg_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1
.sym 44333 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 44334 soc.cpu.reg_next_pc[22]
.sym 44337 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I1
.sym 44338 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I0
.sym 44339 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 44340 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I3
.sym 44343 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I3
.sym 44344 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I0
.sym 44345 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I1
.sym 44346 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 44349 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I0
.sym 44350 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I1
.sym 44351 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 44352 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I3
.sym 44355 soc.cpu.alu_out_q[10]
.sym 44356 soc.cpu.reg_out[10]
.sym 44357 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 44358 soc.cpu.latched_stalu
.sym 44359 resetn_SB_LUT4_I2_O_$glb_ce
.sym 44360 CLK12$SB_IO_IN_$glb_clk
.sym 44361 resetn_SB_LUT4_I3_O_$glb_sr
.sym 44362 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 44363 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2
.sym 44364 soc.cpu.reg_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1
.sym 44365 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I3_SB_LUT4_O_I0
.sym 44366 soc.cpu.reg_pc[6]
.sym 44367 soc.cpu.cpuregs_wrdata[5]
.sym 44368 soc.cpu.reg_pc[5]
.sym 44369 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I3
.sym 44370 soc.cpu.decoded_imm[14]
.sym 44374 soc.cpu.cpuregs_rs1[5]
.sym 44377 soc.cpu.cpuregs_rs1[1]
.sym 44378 soc.cpu.reg_pc[7]
.sym 44379 soc.cpu.cpuregs_rs1[1]
.sym 44380 soc.cpu.decoded_imm[12]
.sym 44381 soc.cpu.cpuregs_rs1[0]
.sym 44382 soc.cpu.reg_out[22]
.sym 44383 soc.cpu.pcpi_rs1[12]
.sym 44384 soc.cpu.reg_pc[16]
.sym 44385 soc.cpu.reg_out[29]
.sym 44386 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 44387 soc.cpu.reg_pc[11]
.sym 44388 gpio_led_pmod_SB_DFFESR_Q_E
.sym 44389 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 44390 soc.cpu.cpu_state[2]
.sym 44391 soc.cpu.reg_pc[24]
.sym 44392 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I1
.sym 44394 $PACKER_VCC_NET
.sym 44395 soc.cpu.reg_pc[10]
.sym 44396 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I3
.sym 44397 soc.cpu.irq_state[1]
.sym 44404 soc.cpu.reg_pc[7]
.sym 44409 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2
.sym 44411 soc.cpu.reg_pc[2]
.sym 44412 soc.cpu.reg_pc[3]
.sym 44413 soc.cpu.latched_compr
.sym 44417 soc.cpu.reg_pc[4]
.sym 44424 soc.cpu.reg_pc[8]
.sym 44431 soc.cpu.reg_pc[6]
.sym 44433 soc.cpu.reg_pc[5]
.sym 44434 soc.cpu.reg_pc[1]
.sym 44435 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 44437 soc.cpu.latched_compr
.sym 44438 soc.cpu.reg_pc[1]
.sym 44441 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 44443 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2
.sym 44444 soc.cpu.reg_pc[2]
.sym 44445 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 44447 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 44450 soc.cpu.reg_pc[3]
.sym 44451 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 44453 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 44456 soc.cpu.reg_pc[4]
.sym 44457 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 44459 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 44461 soc.cpu.reg_pc[5]
.sym 44463 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 44465 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 44468 soc.cpu.reg_pc[6]
.sym 44469 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 44471 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 44473 soc.cpu.reg_pc[7]
.sym 44475 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 44477 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 44480 soc.cpu.reg_pc[8]
.sym 44481 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 44485 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I3
.sym 44486 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I0
.sym 44487 soc.cpu.reg_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1
.sym 44488 soc.cpu.reg_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1
.sym 44489 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 44490 soc.cpu.cpuregs_wrdata[25]
.sym 44491 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I3_SB_LUT4_O_I0
.sym 44492 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 44497 soc.cpu.decoded_imm[18]
.sym 44498 soc.cpu.reg_pc[5]
.sym 44499 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 44501 soc.cpu.cpuregs_rs1[3]
.sym 44502 soc.cpu.pcpi_rs1[17]
.sym 44505 iomem_wdata[3]
.sym 44506 soc.cpu.alu_out_q[5]
.sym 44507 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 44508 iomem_wdata[0]
.sym 44510 soc.cpu.reg_next_pc[6]
.sym 44511 soc.cpu.reg_pc[17]
.sym 44512 soc.cpu.reg_next_pc[5]
.sym 44513 soc.cpu.reg_pc[21]
.sym 44514 soc.cpu.reg_next_pc[6]
.sym 44515 soc.cpu.cpuregs_wrdata[5]
.sym 44516 soc.cpu.reg_pc[20]
.sym 44518 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I3
.sym 44519 soc.cpu.latched_stalu
.sym 44520 soc.cpu.irq_state[0]
.sym 44521 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 44537 soc.cpu.reg_pc[9]
.sym 44544 soc.cpu.reg_pc[16]
.sym 44546 soc.cpu.reg_pc[11]
.sym 44547 soc.cpu.reg_pc[15]
.sym 44550 soc.cpu.reg_pc[14]
.sym 44552 soc.cpu.reg_pc[12]
.sym 44554 soc.cpu.reg_pc[13]
.sym 44555 soc.cpu.reg_pc[10]
.sym 44558 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 44561 soc.cpu.reg_pc[9]
.sym 44562 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 44564 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 44566 soc.cpu.reg_pc[10]
.sym 44568 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 44570 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[11]
.sym 44573 soc.cpu.reg_pc[11]
.sym 44574 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 44576 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[12]
.sym 44579 soc.cpu.reg_pc[12]
.sym 44580 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[11]
.sym 44582 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[13]
.sym 44584 soc.cpu.reg_pc[13]
.sym 44586 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[12]
.sym 44588 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
.sym 44591 soc.cpu.reg_pc[14]
.sym 44592 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[13]
.sym 44594 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
.sym 44596 soc.cpu.reg_pc[15]
.sym 44598 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
.sym 44600 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 44602 soc.cpu.reg_pc[16]
.sym 44604 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
.sym 44608 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I0
.sym 44609 soc.cpu.reg_pc[23]
.sym 44610 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 44611 soc.cpu.cpuregs_wrdata[23]
.sym 44612 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I1
.sym 44613 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0
.sym 44614 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I1
.sym 44615 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 44621 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 44622 soc.cpu.cpuregs_rs1[16]
.sym 44623 soc.cpu.pcpi_rs1[0]
.sym 44624 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 44625 soc.cpu.irq_pending[6]
.sym 44626 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 44627 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 44628 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 44629 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I0
.sym 44630 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I0
.sym 44631 soc.cpu.pcpi_rs1[31]
.sym 44632 soc.cpu.reg_pc[29]
.sym 44634 soc.cpu.pcpi_rs1[9]
.sym 44635 soc.cpu.reg_pc[26]
.sym 44636 soc.cpu.reg_next_pc[30]
.sym 44637 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I3
.sym 44638 soc.cpu.pcpi_rs1[12]
.sym 44639 soc.cpu.pcpi_rs1[14]
.sym 44640 soc.cpu.irq_mask[6]
.sym 44642 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I3
.sym 44643 soc.cpu.reg_pc[28]
.sym 44644 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 44658 soc.cpu.reg_pc[22]
.sym 44661 soc.cpu.reg_pc[24]
.sym 44666 soc.cpu.reg_pc[23]
.sym 44669 soc.cpu.reg_pc[19]
.sym 44671 soc.cpu.reg_pc[17]
.sym 44673 soc.cpu.reg_pc[21]
.sym 44676 soc.cpu.reg_pc[20]
.sym 44678 soc.cpu.reg_pc[18]
.sym 44681 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[17]
.sym 44684 soc.cpu.reg_pc[17]
.sym 44685 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 44687 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[18]
.sym 44689 soc.cpu.reg_pc[18]
.sym 44691 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[17]
.sym 44693 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[19]
.sym 44696 soc.cpu.reg_pc[19]
.sym 44697 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[18]
.sym 44699 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[20]
.sym 44701 soc.cpu.reg_pc[20]
.sym 44703 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[19]
.sym 44705 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[21]
.sym 44707 soc.cpu.reg_pc[21]
.sym 44709 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[20]
.sym 44711 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[22]
.sym 44713 soc.cpu.reg_pc[22]
.sym 44715 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[21]
.sym 44717 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[23]
.sym 44719 soc.cpu.reg_pc[23]
.sym 44721 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[22]
.sym 44723 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[24]
.sym 44726 soc.cpu.reg_pc[24]
.sym 44727 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[23]
.sym 44731 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2
.sym 44732 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 44733 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 44734 soc.cpu.cpuregs_wrdata[6]
.sym 44735 soc.cpu.pcpi_rs1[21]
.sym 44736 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 44737 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 44738 soc.cpu.pcpi_rs1[9]
.sym 44743 soc.cpu.pcpi_rs1[18]
.sym 44746 soc.cpu.cpuregs_wrdata[23]
.sym 44747 soc.cpu.cpuregs_rs1[13]
.sym 44748 soc.cpu.reg_pc[29]
.sym 44749 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 44750 soc.cpu.pcpi_rs1[23]
.sym 44751 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I0_SB_LUT4_O_I1
.sym 44752 soc.cpu.cpuregs_rs1[13]
.sym 44753 soc.cpu.pcpi_rs1[15]
.sym 44755 soc.cpu.cpuregs_rs1[21]
.sym 44757 soc.cpu.pcpi_rs1[5]
.sym 44758 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0
.sym 44759 soc.cpu.reg_out[23]
.sym 44760 soc.cpu.alu_out_q[23]
.sym 44761 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 44764 soc.cpu.reg_pc[19]
.sym 44767 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[24]
.sym 44772 soc.cpu.reg_pc[27]
.sym 44774 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 44780 soc.cpu.reg_pc[31]
.sym 44782 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0
.sym 44784 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I1
.sym 44789 soc.cpu.reg_pc[25]
.sym 44792 soc.cpu.reg_pc[29]
.sym 44795 soc.cpu.reg_pc[26]
.sym 44797 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I3
.sym 44800 soc.cpu.reg_pc[30]
.sym 44803 soc.cpu.reg_pc[28]
.sym 44804 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[25]
.sym 44806 soc.cpu.reg_pc[25]
.sym 44808 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[24]
.sym 44810 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[26]
.sym 44813 soc.cpu.reg_pc[26]
.sym 44814 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[25]
.sym 44816 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[27]
.sym 44819 soc.cpu.reg_pc[27]
.sym 44820 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[26]
.sym 44822 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[28]
.sym 44824 soc.cpu.reg_pc[28]
.sym 44826 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[27]
.sym 44828 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[29]
.sym 44831 soc.cpu.reg_pc[29]
.sym 44832 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[28]
.sym 44834 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[30]
.sym 44837 soc.cpu.reg_pc[30]
.sym 44838 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[29]
.sym 44842 soc.cpu.reg_pc[31]
.sym 44844 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[30]
.sym 44847 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I1
.sym 44848 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 44849 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0
.sym 44850 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I3
.sym 44854 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I2
.sym 44855 soc.cpu.irq_mask[29]
.sym 44856 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 44857 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 44858 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 44859 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I2
.sym 44860 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 44861 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I2
.sym 44866 soc.cpu.reg_pc[27]
.sym 44867 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2_SB_LUT4_O_I0
.sym 44869 soc.cpu.cpuregs_wrdata[6]
.sym 44870 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 44871 soc.cpu.pcpi_rs1[9]
.sym 44873 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 44874 soc.cpu.cpuregs_rs1[26]
.sym 44875 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 44876 soc.cpu.pcpi_rs1[30]
.sym 44878 iomem_wdata[6]
.sym 44879 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 44880 gpio_led_pmod_SB_DFFESR_Q_E
.sym 44883 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 44885 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I2
.sym 44886 soc.cpu.pcpi_rs1[25]
.sym 44887 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 44888 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 44889 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 44897 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 44898 iomem_wdata[2]
.sym 44899 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 44901 iomem_wdata[3]
.sym 44902 soc.cpu.pcpi_rs1[9]
.sym 44904 iomem_wdata[6]
.sym 44906 gpio_led_pmod_SB_DFFESR_Q_E
.sym 44907 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 44908 soc.cpu.pcpi_rs1[17]
.sym 44909 soc.cpu.pcpi_rs1[14]
.sym 44910 soc.cpu.pcpi_rs1[12]
.sym 44914 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 44916 gpio_led_pmod[1]
.sym 44918 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 44921 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 44923 iomem_wdata[1]
.sym 44926 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 44928 soc.cpu.pcpi_rs1[17]
.sym 44929 soc.cpu.pcpi_rs1[9]
.sym 44930 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 44931 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 44937 iomem_wdata[3]
.sym 44943 iomem_wdata[2]
.sym 44946 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 44947 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 44948 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 44949 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 44952 iomem_wdata[6]
.sym 44958 iomem_wdata[1]
.sym 44967 gpio_led_pmod[1]
.sym 44970 soc.cpu.pcpi_rs1[14]
.sym 44971 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 44972 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 44973 soc.cpu.pcpi_rs1[12]
.sym 44974 gpio_led_pmod_SB_DFFESR_Q_E
.sym 44975 CLK12$SB_IO_IN_$glb_clk
.sym 44976 resetn_SB_LUT4_I3_O_$glb_sr
.sym 44985 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I2
.sym 44987 iomem_wdata[7]
.sym 44988 soc.cpu.cpuregs_rs1[31]
.sym 44991 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 44992 soc.cpu.pcpi_rs1[17]
.sym 44993 soc.cpu.pcpi_rs1[19]
.sym 44995 soc.cpu.pcpi_rs1[13]
.sym 44996 soc.cpu.pcpi_rs1[11]
.sym 44998 soc.cpu.pcpi_rs1[10]
.sym 45007 soc.cpu.pcpi_rs1[16]
.sym 45077 soc.simpleuart.recv_pattern[3]
.sym 45078 soc.simpleuart.recv_pattern[1]
.sym 45079 soc.simpleuart.recv_pattern[0]
.sym 45080 soc.simpleuart.recv_pattern[2]
.sym 45081 soc.simpleuart.recv_pattern[4]
.sym 45083 soc.simpleuart.recv_pattern[5]
.sym 45084 soc.simpleuart.recv_pattern[6]
.sym 45099 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 45101 gpio_led_pmod_SB_DFFESR_Q_E
.sym 45110 resetn_SB_LUT4_I2_O
.sym 45119 iomem_wstrb[1]
.sym 45121 gpio_led_pmod_SB_DFFESR_Q_E
.sym 45125 iomem_wstrb[0]
.sym 45127 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 45136 iomem_wdata[5]
.sym 45176 iomem_wstrb[1]
.sym 45179 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 45182 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 45185 iomem_wstrb[0]
.sym 45191 iomem_wdata[5]
.sym 45198 gpio_led_pmod_SB_DFFESR_Q_E
.sym 45199 CLK12$SB_IO_IN_$glb_clk
.sym 45200 resetn_SB_LUT4_I3_O_$glb_sr
.sym 45205 soc.simpleuart.recv_buf_data[3]
.sym 45206 soc.simpleuart.recv_buf_data[4]
.sym 45207 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 45208 flash_io2_di_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 45209 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 45210 soc.simpleuart.send_dummy_SB_DFFESS_Q_E_SB_LUT4_O_I2
.sym 45211 soc.simpleuart.recv_buf_data[1]
.sym 45212 soc.simpleuart.recv_buf_data[2]
.sym 45215 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 45216 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 45217 iomem_wstrb[1]
.sym 45220 soc.ram_ready
.sym 45221 resetn
.sym 45225 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 45227 soc.simpleuart_reg_div_do[21]
.sym 45243 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 45244 resetn
.sym 45247 soc.memory.wen[1]
.sym 45248 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 45249 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 45253 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 45257 soc.simpleuart_reg_div_do[11]
.sym 45259 soc.simpleuart_reg_div_do[19]
.sym 45260 soc.cpu.mem_rdata_latched[5]
.sym 45261 iomem_wdata[19]
.sym 45262 iomem_wdata[16]
.sym 45265 soc.simpleuart.recv_buf_data[1]
.sym 45266 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 45269 resetn
.sym 45282 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 45284 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 45285 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 45287 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 45289 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 45291 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 45292 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 45293 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0
.sym 45298 resetn
.sym 45299 iomem_wdata[11]
.sym 45301 resetn
.sym 45302 iomem_wstrb[1]
.sym 45303 soc.cpu.mem_rdata_latched[4]
.sym 45304 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 45305 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 45306 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 45307 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 45309 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 45310 iomem_wstrb[0]
.sym 45311 soc.simpleuart.send_dummy_SB_DFFESS_Q_E_SB_LUT4_O_I2
.sym 45315 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 45316 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 45317 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 45318 soc.cpu.mem_rdata_latched[4]
.sym 45321 iomem_wstrb[0]
.sym 45322 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 45324 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 45328 iomem_wstrb[0]
.sym 45329 resetn
.sym 45330 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 45333 iomem_wdata[11]
.sym 45339 iomem_wstrb[1]
.sym 45340 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 45342 resetn
.sym 45345 iomem_wstrb[0]
.sym 45347 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 45348 resetn
.sym 45352 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 45353 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0
.sym 45354 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 45358 soc.simpleuart.send_dummy_SB_DFFESS_Q_E_SB_LUT4_O_I2
.sym 45359 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 45360 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 45361 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 45362 CLK12$SB_IO_IN_$glb_clk
.sym 45363 resetn_SB_LUT4_I3_O_$glb_sr
.sym 45364 soc.simpleuart_reg_div_do[22]
.sym 45365 flash_clk_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 45366 flash_io2_di_SB_LUT4_I2_I1
.sym 45367 soc.simpleuart_reg_div_do[17]
.sym 45368 soc.simpleuart_reg_div_do[20]
.sym 45369 soc.simpleuart_reg_div_do[16]
.sym 45370 soc.simpleuart_reg_div_do[19]
.sym 45371 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 45372 flash_io0_oe
.sym 45378 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 45380 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 45382 $PACKER_VCC_NET
.sym 45384 soc.simpleuart_reg_div_do[11]
.sym 45385 soc.simpleuart_reg_div_do[7]
.sym 45386 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 45388 gpio_led_pmod[0]
.sym 45389 soc.cpu.mem_rdata_latched[4]
.sym 45390 iomem_wstrb[2]
.sym 45391 soc.simpleuart_reg_div_do[16]
.sym 45392 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 45393 iomem_wstrb[1]
.sym 45395 soc.ram_ready
.sym 45396 soc.spimemio.dout_data[1]
.sym 45397 soc.simpleuart_reg_div_do[22]
.sym 45398 soc.cpu.mem_xfer
.sym 45399 iomem_wstrb[3]
.sym 45405 soc.cpu.mem_xfer
.sym 45406 soc.cpu.mem_rdata_q[27]
.sym 45407 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 45410 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 45411 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 45412 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 45413 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 45414 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 45415 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 45419 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45420 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_I0
.sym 45422 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 45423 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 45424 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 45426 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 45427 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 45428 soc.cpu.mem_rdata_latched[12]
.sym 45431 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 45434 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 45436 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 45438 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 45439 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 45441 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 45444 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 45445 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 45446 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 45447 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 45450 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 45451 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 45453 soc.cpu.mem_rdata_latched[12]
.sym 45456 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 45457 soc.cpu.mem_xfer
.sym 45458 soc.cpu.mem_rdata_q[27]
.sym 45462 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 45464 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 45465 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 45468 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45469 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 45470 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 45471 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 45474 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 45475 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 45476 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 45477 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 45480 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 45481 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_I0
.sym 45482 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 45483 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 45487 soc.spimemio.buffer[5]
.sym 45488 soc.spimemio.buffer[4]
.sym 45489 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 45490 soc.spimemio.buffer[3]
.sym 45491 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 45492 soc.spimemio.buffer[1]
.sym 45493 soc.spimemio.buffer[2]
.sym 45494 flash_clk_SB_LUT4_I2_I1
.sym 45497 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 45501 soc.simpleuart_reg_div_do[27]
.sym 45502 soc.simpleuart_reg_div_do[17]
.sym 45503 soc.spimemio.dout_data[1]
.sym 45505 soc.spimemio.dout_data[4]
.sym 45507 soc.simpleuart_reg_div_do[31]
.sym 45508 soc.simpleuart_reg_div_do[24]
.sym 45509 soc.simpleuart_reg_div_do[28]
.sym 45510 soc.simpleuart_reg_div_do[23]
.sym 45511 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 45512 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 45513 soc.simpleuart_reg_div_do[17]
.sym 45514 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 45515 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 45516 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 45517 soc.simpleuart_reg_div_do[4]
.sym 45518 soc.cpu.mem_rdata_latched[3]
.sym 45519 soc.simpleuart.recv_buf_valid
.sym 45520 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 45521 iomem_addr[8]
.sym 45522 soc.cpu.mem_rdata_latched[2]
.sym 45528 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 45529 soc.cpu.mem_rdata_latched[2]
.sym 45530 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 45531 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 45535 soc.cpu.mem_rdata_latched[12]
.sym 45536 soc.cpu.mem_rdata_latched[5]
.sym 45537 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I2
.sym 45538 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 45541 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 45542 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45544 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 45546 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 45548 soc.cpu.mem_rdata_latched[2]
.sym 45549 soc.cpu.mem_rdata_latched[4]
.sym 45554 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3
.sym 45555 soc.cpu.mem_rdata_q[29]
.sym 45556 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 45557 soc.cpu.mem_rdata_q[31]
.sym 45558 soc.cpu.mem_xfer
.sym 45559 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 45564 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 45567 soc.cpu.mem_rdata_latched[4]
.sym 45568 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 45569 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 45570 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I2
.sym 45573 soc.cpu.mem_rdata_q[29]
.sym 45574 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3
.sym 45576 soc.cpu.mem_xfer
.sym 45579 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 45581 soc.cpu.mem_rdata_latched[2]
.sym 45582 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 45585 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 45586 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45587 soc.cpu.mem_rdata_latched[2]
.sym 45591 soc.cpu.mem_xfer
.sym 45592 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 45594 soc.cpu.mem_rdata_q[31]
.sym 45597 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 45598 soc.cpu.mem_rdata_latched[12]
.sym 45599 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 45603 soc.cpu.mem_rdata_latched[5]
.sym 45604 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 45605 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 45607 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 45608 CLK12$SB_IO_IN_$glb_clk
.sym 45609 resetn_SB_LUT4_I3_O_$glb_sr
.sym 45610 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 45611 soc.spimem_rdata[4]
.sym 45612 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45613 soc.spimem_rdata[3]
.sym 45614 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 45615 soc.spimem_rdata[23]
.sym 45616 soc.spimem_rdata[1]
.sym 45617 soc.spimem_rdata[5]
.sym 45622 $PACKER_VCC_NET
.sym 45624 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 45626 soc.spimemio.dout_data[5]
.sym 45630 soc.cpu.mem_rdata_q[28]
.sym 45632 flash_io3_di
.sym 45633 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 45634 soc.cpu.mem_rdata_latched[2]
.sym 45635 iomem_addr[12]
.sym 45636 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 45637 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3
.sym 45638 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 45640 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3
.sym 45641 soc.cpu.mem_rdata_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 45643 soc.simpleuart_reg_div_do[20]
.sym 45644 soc.mem_rdata[23]
.sym 45651 soc.simpleuart.send_dummy
.sym 45652 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 45654 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 45655 iomem_wstrb[0]
.sym 45658 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 45659 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2
.sym 45660 gpio_led_pmod[0]
.sym 45664 soc.cpu.mem_rdata_q[9]
.sym 45667 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 45670 soc.cpu.mem_xfer
.sym 45672 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 45675 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 45678 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 45679 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 45680 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 45685 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 45686 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 45687 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 45690 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 45692 soc.cpu.mem_xfer
.sym 45693 soc.cpu.mem_rdata_q[9]
.sym 45697 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2
.sym 45698 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 45699 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 45703 soc.simpleuart.send_dummy
.sym 45704 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 45708 iomem_wstrb[0]
.sym 45709 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 45710 soc.simpleuart.send_dummy
.sym 45715 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 45716 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 45721 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 45723 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 45729 gpio_led_pmod[0]
.sym 45730 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 45731 CLK12$SB_IO_IN_$glb_clk
.sym 45732 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 45733 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 45734 flash_io3_di_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 45735 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 45736 soc.mem_rdata[23]
.sym 45737 soc.cpu.mem_16bit_buffer[14]
.sym 45738 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_O_I2
.sym 45739 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 45740 soc.cpu.mem_rdata_SB_LUT4_O_7_I2
.sym 45741 flash_io0_di
.sym 45746 iomem_wstrb[0]
.sym 45753 gpio_led_r[6]
.sym 45754 flash_io1_di
.sym 45755 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 45756 iomem_wstrb[1]
.sym 45758 iomem_wdata[19]
.sym 45759 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 45761 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 45763 soc.mem_rdata[25]
.sym 45764 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 45765 soc.cpu.mem_rdata_latched[5]
.sym 45774 soc.cpu.mem_16bit_buffer[13]
.sym 45775 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45783 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 45784 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 45785 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 45787 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 45788 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 45789 gpio_led_pmod[1]
.sym 45790 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 45791 soc.cpu.mem_rdata_q[23]
.sym 45793 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 45794 soc.cpu.mem_16bit_buffer[14]
.sym 45795 gpio_led_g[7]
.sym 45798 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 45800 soc.cpu.mem_rdata_q[13]
.sym 45801 soc.mem_rdata[23]
.sym 45802 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 45803 soc.cpu.mem_xfer
.sym 45804 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 45805 soc.cpu.mem_la_secondword
.sym 45807 soc.mem_rdata[23]
.sym 45809 soc.cpu.mem_xfer
.sym 45810 soc.cpu.mem_rdata_q[23]
.sym 45813 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 45814 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 45815 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 45816 soc.cpu.mem_16bit_buffer[14]
.sym 45819 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 45820 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 45825 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 45826 soc.cpu.mem_16bit_buffer[13]
.sym 45827 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 45828 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 45834 gpio_led_g[7]
.sym 45838 gpio_led_pmod[1]
.sym 45843 soc.cpu.mem_xfer
.sym 45844 soc.cpu.mem_rdata_q[13]
.sym 45845 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 45846 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 45850 soc.cpu.mem_la_secondword
.sym 45851 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45852 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 45853 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 45854 CLK12$SB_IO_IN_$glb_clk
.sym 45855 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 45856 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 45857 iomem_rdata[3]
.sym 45858 flash_io3_di_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 45859 iomem_rdata[20]
.sym 45860 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 45861 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_O_I2
.sym 45862 iomem_rdata[18]
.sym 45863 iomem_rdata[2]
.sym 45866 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3
.sym 45868 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 45871 soc.mem_rdata[23]
.sym 45874 gpio_led_r[3]
.sym 45877 flash_csb_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 45880 iomem_wstrb[1]
.sym 45881 soc.cpu.mem_rdata_q[13]
.sym 45882 iomem_wstrb[2]
.sym 45883 soc.cpu.mem_rdata_q[9]
.sym 45884 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3
.sym 45885 soc.cpu.mem_rdata_latched[4]
.sym 45886 iomem_wstrb[3]
.sym 45888 soc.cpu.mem_rdata_q[3]
.sym 45889 soc.cpu.mem_xfer
.sym 45890 iomem_addr[11]
.sym 45897 soc.cpu.mem_rdata_q[13]
.sym 45900 soc.cpu.mem_xfer
.sym 45901 soc.cpu.mem_rdata_q[29]
.sym 45902 soc.mem_rdata[29]
.sym 45904 soc.cpu.mem_16bit_buffer[9]
.sym 45905 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2
.sym 45906 soc.cpu.mem_rdata_q[23]
.sym 45908 soc.mem_rdata[23]
.sym 45910 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 45911 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 45912 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 45917 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 45918 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 45920 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 45921 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 45922 soc.cpu.mem_la_secondword
.sym 45923 soc.mem_rdata[25]
.sym 45924 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 45925 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 45926 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45931 soc.mem_rdata[29]
.sym 45939 soc.mem_rdata[23]
.sym 45942 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45943 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2
.sym 45944 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 45945 soc.cpu.mem_16bit_buffer[9]
.sym 45948 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 45949 soc.cpu.mem_rdata_q[29]
.sym 45950 soc.mem_rdata[29]
.sym 45951 soc.cpu.mem_la_secondword
.sym 45954 soc.cpu.mem_rdata_q[13]
.sym 45955 soc.cpu.mem_xfer
.sym 45956 soc.cpu.mem_la_secondword
.sym 45957 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 45960 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 45961 soc.cpu.mem_rdata_q[23]
.sym 45962 soc.cpu.mem_xfer
.sym 45963 soc.mem_rdata[23]
.sym 45966 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 45967 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 45968 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 45969 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 45974 soc.mem_rdata[25]
.sym 45976 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 45977 CLK12$SB_IO_IN_$glb_clk
.sym 45979 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3
.sym 45980 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 45981 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2
.sym 45982 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 45983 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3
.sym 45984 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45985 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3
.sym 45986 soc.cpu.mem_16bit_buffer[5]
.sym 45992 iomem_rdata[18]
.sym 45995 flash_csb_SB_LUT4_I2_O
.sym 45997 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 45998 soc.cpu.mem_rdata_q[30]
.sym 45999 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 46002 iomem_ready_SB_LUT4_I1_O
.sym 46003 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 46004 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 46005 soc.cpu.mem_rdata_latched[3]
.sym 46006 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 46008 soc.cpu.mem_la_secondword
.sym 46009 soc.cpu.mem_rdata_latched[2]
.sym 46010 soc.cpu.mem_rdata_q[17]
.sym 46011 soc.cpu.mem_la_secondword
.sym 46012 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 46013 soc.mem_rdata[17]
.sym 46014 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 46021 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 46022 soc.cpu.mem_la_secondword
.sym 46024 soc.cpu.mem_rdata_latched[5]
.sym 46025 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 46026 soc.mem_rdata[25]
.sym 46027 soc.mem_rdata[25]
.sym 46028 soc.cpu.mem_rdata_q[25]
.sym 46029 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 46030 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 46031 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3
.sym 46035 soc.cpu.mem_rdata_q[7]
.sym 46037 soc.cpu.mem_rdata_latched[2]
.sym 46038 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2
.sym 46040 soc.cpu.mem_xfer
.sym 46041 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 46042 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 46043 soc.cpu.mem_rdata_latched[3]
.sym 46046 soc.cpu.mem_rdata_latched[4]
.sym 46047 soc.cpu.mem_rdata_latched[6]
.sym 46050 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3
.sym 46051 soc.cpu.mem_16bit_buffer[5]
.sym 46053 soc.mem_rdata[25]
.sym 46054 soc.cpu.mem_rdata_q[25]
.sym 46055 soc.cpu.mem_xfer
.sym 46056 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 46059 soc.mem_rdata[25]
.sym 46060 soc.cpu.mem_xfer
.sym 46061 soc.cpu.mem_rdata_q[25]
.sym 46065 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3
.sym 46066 soc.cpu.mem_rdata_latched[3]
.sym 46067 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 46068 soc.cpu.mem_rdata_latched[2]
.sym 46071 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 46072 soc.cpu.mem_rdata_q[7]
.sym 46073 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 46074 soc.cpu.mem_xfer
.sym 46077 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2
.sym 46078 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 46079 soc.cpu.mem_16bit_buffer[5]
.sym 46080 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3
.sym 46083 soc.cpu.mem_rdata_latched[2]
.sym 46085 soc.cpu.mem_rdata_latched[3]
.sym 46089 soc.cpu.mem_la_secondword
.sym 46091 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 46092 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 46095 soc.cpu.mem_rdata_latched[4]
.sym 46096 soc.cpu.mem_rdata_latched[5]
.sym 46098 soc.cpu.mem_rdata_latched[6]
.sym 46102 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3
.sym 46103 soc.cpu.mem_rdata_latched[2]
.sym 46104 soc.cpu.mem_rdata_latched[4]
.sym 46105 soc.cpu.mem_rdata_latched[6]
.sym 46106 soc.cpu.mem_xfer
.sym 46107 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1
.sym 46108 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 46109 soc.cpu.mem_rdata_latched[3]
.sym 46113 iomem_wdata[12]
.sym 46114 soc.cpu.mem_rdata_q[5]
.sym 46115 gpio_led_g[6]
.sym 46116 soc.mem_rdata[21]
.sym 46117 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 46118 soc.cpu.mem_rdata_q[30]
.sym 46119 gpio_led_g_SB_DFFESR_Q_E
.sym 46121 gpio_led_g[5]
.sym 46122 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 46123 soc.mem_rdata[29]
.sym 46124 soc.cpu.mem_rdata_latched[5]
.sym 46125 soc.mem_rdata[18]
.sym 46126 gpio_led_r[5]
.sym 46127 soc.cpu.mem_xfer
.sym 46128 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 46129 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3
.sym 46131 soc.cpu.mem_la_secondword
.sym 46132 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3
.sym 46135 soc.cpu.mem_rdata_q[4]
.sym 46136 soc.mem_rdata[23]
.sym 46137 soc.cpu.mem_rdata_latched[2]
.sym 46144 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 46146 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 46147 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 46148 soc.cpu.mem_rdata_latched[12]
.sym 46149 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 46150 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 46151 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 46152 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 46154 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I3_SB_LUT4_I2_O_SB_LUT4_I2_I0
.sym 46155 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 46156 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 46157 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3
.sym 46160 soc.cpu.mem_rdata_latched[2]
.sym 46161 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 46164 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I3_SB_LUT4_I2_O
.sym 46165 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 46167 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 46168 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 46172 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 46173 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 46174 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 46177 soc.cpu.mem_rdata_latched[12]
.sym 46178 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 46179 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 46182 soc.cpu.mem_rdata_latched[12]
.sym 46183 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 46184 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 46188 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 46189 soc.cpu.mem_rdata_latched[2]
.sym 46191 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3
.sym 46194 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 46196 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 46197 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 46200 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 46201 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 46202 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 46203 soc.cpu.mem_rdata_latched[12]
.sym 46206 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 46207 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 46208 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I3_SB_LUT4_I2_O
.sym 46209 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I3_SB_LUT4_I2_O_SB_LUT4_I2_I0
.sym 46213 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3
.sym 46214 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 46215 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 46218 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 46219 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 46220 soc.cpu.mem_rdata_latched[12]
.sym 46221 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 46222 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 46223 CLK12$SB_IO_IN_$glb_clk
.sym 46225 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 46226 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3
.sym 46227 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 46228 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I2
.sym 46229 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 46230 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I3_SB_LUT4_I2_O
.sym 46231 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 46232 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I3
.sym 46240 soc.cpu.mem_rdata_latched[6]
.sym 46241 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 46242 soc.cpu.mem_rdata_q[20]
.sym 46243 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 46246 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 46248 gpio_led_g[3]
.sym 46249 soc.cpu.mem_rdata_q[21]
.sym 46250 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 46251 soc.mem_rdata[25]
.sym 46252 soc.cpu.decoded_imm[4]
.sym 46253 soc.cpu.mem_xfer
.sym 46254 iomem_wdata[19]
.sym 46255 soc.mem_rdata[21]
.sym 46257 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 46258 soc.cpu.mem_16bit_buffer[10]
.sym 46259 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 46268 soc.mem_rdata[27]
.sym 46269 iomem_wdata[15]
.sym 46270 soc.cpu.mem_xfer
.sym 46271 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 46272 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 46274 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 46275 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_I3
.sym 46276 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 46277 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 46278 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 46279 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 46280 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 46282 soc.cpu.mem_16bit_buffer[10]
.sym 46283 soc.cpu.mem_la_secondword
.sym 46284 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 46285 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 46286 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 46288 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 46289 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 46290 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 46291 soc.cpu.prefetched_high_word_SB_LUT4_I1_O
.sym 46292 soc.cpu.mem_rdata_q[27]
.sym 46293 gpio_led_r_SB_DFFESR_Q_E
.sym 46294 soc.cpu.mem_do_wdata
.sym 46295 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 46296 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 46300 soc.cpu.mem_la_secondword
.sym 46301 soc.cpu.prefetched_high_word_SB_LUT4_I1_O
.sym 46305 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 46306 soc.cpu.mem_16bit_buffer[10]
.sym 46307 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 46308 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 46311 soc.mem_rdata[27]
.sym 46312 soc.cpu.mem_rdata_q[27]
.sym 46313 soc.cpu.mem_xfer
.sym 46314 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 46317 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 46318 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 46319 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 46320 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_I3
.sym 46323 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 46325 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 46326 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 46329 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 46330 soc.cpu.mem_xfer
.sym 46331 soc.cpu.mem_do_wdata
.sym 46332 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 46335 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 46336 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 46337 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 46338 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 46343 iomem_wdata[15]
.sym 46345 gpio_led_r_SB_DFFESR_Q_E
.sym 46346 CLK12$SB_IO_IN_$glb_clk
.sym 46347 resetn_SB_LUT4_I3_O_$glb_sr
.sym 46348 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 46349 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 46350 soc.cpu.mem_rdata_q[6]
.sym 46351 soc.cpu.mem_rdata_q[1]
.sym 46352 soc.cpu.mem_rdata_q[4]
.sym 46353 soc.cpu.mem_rdata_q[2]
.sym 46354 soc.cpu.mem_rdata_q[0]
.sym 46355 soc.cpu.mem_rdata_q[3]
.sym 46359 soc.cpu.irq_pending[4]
.sym 46360 soc.cpu.mem_rdata_q[31]
.sym 46361 gpio_led_b[7]
.sym 46365 iomem_wdata[15]
.sym 46372 soc.cpu.decoded_imm_j[8]
.sym 46373 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3
.sym 46374 iomem_addr[11]
.sym 46375 soc.cpu.mem_do_rinst
.sym 46376 iomem_wstrb[1]
.sym 46377 iomem_wstrb[3]
.sym 46378 iomem_wstrb[2]
.sym 46379 soc.cpu.mem_rdata_q[3]
.sym 46380 soc.cpu.mem_16bit_buffer[11]
.sym 46381 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 46382 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 46383 soc.mem_rdata[17]
.sym 46390 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3
.sym 46392 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 46393 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 46397 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 46398 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 46399 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 46400 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I2
.sym 46401 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 46404 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 46405 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2
.sym 46407 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 46409 soc.cpu.mem_rdata_q[21]
.sym 46410 soc.cpu.mem_la_secondword
.sym 46411 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 46413 soc.cpu.mem_xfer
.sym 46414 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 46415 soc.mem_rdata[21]
.sym 46417 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 46419 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3
.sym 46420 soc.cpu.mem_16bit_buffer[1]
.sym 46422 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 46423 soc.cpu.mem_la_secondword
.sym 46424 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2
.sym 46428 soc.cpu.mem_xfer
.sym 46429 soc.cpu.mem_rdata_q[21]
.sym 46430 soc.mem_rdata[21]
.sym 46434 soc.cpu.mem_16bit_buffer[1]
.sym 46435 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3
.sym 46436 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I2
.sym 46437 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 46442 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 46443 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 46446 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 46447 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 46449 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 46454 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 46455 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 46458 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 46460 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 46465 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 46466 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3
.sym 46467 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 46468 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 46469 CLK12$SB_IO_IN_$glb_clk
.sym 46471 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 46472 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 46473 soc.cpu.mem_state[1]
.sym 46474 soc.cpu.mem_state[0]
.sym 46475 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_I2_O
.sym 46476 soc.cpu.mem_state_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 46477 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 46478 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 46483 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 46492 soc.mem_rdata[27]
.sym 46495 soc.cpu.mem_la_secondword
.sym 46496 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_I2_O
.sym 46497 soc.cpu.clear_prefetched_high_word
.sym 46498 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 46499 soc.cpu.mem_rdata_q[4]
.sym 46500 soc.cpu.mem_do_rdata
.sym 46501 soc.mem_rdata[26]
.sym 46502 soc.cpu.mem_rdata_q[17]
.sym 46503 soc.cpu.mem_rdata_q[5]
.sym 46505 soc.cpu.mem_rdata_q[3]
.sym 46506 soc.cpu.mem_16bit_buffer[1]
.sym 46512 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 46513 soc.mem_rdata[18]
.sym 46514 soc.cpu.mem_rdata_q[27]
.sym 46515 soc.mem_rdata[27]
.sym 46516 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 46517 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 46518 resetn
.sym 46519 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 46522 soc.cpu.mem_rdata_q[26]
.sym 46525 soc.cpu.mem_xfer
.sym 46527 soc.mem_rdata[26]
.sym 46528 soc.cpu.mem_rdata_latched[5]
.sym 46530 soc.cpu.mem_xfer
.sym 46533 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3
.sym 46534 soc.cpu.mem_la_secondword
.sym 46536 iomem_wstrb[1]
.sym 46539 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 46541 soc.cpu.mem_rdata_q[18]
.sym 46543 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_I3
.sym 46547 soc.cpu.mem_rdata_latched[5]
.sym 46551 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 46552 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 46554 soc.cpu.mem_la_secondword
.sym 46557 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 46559 resetn
.sym 46560 iomem_wstrb[1]
.sym 46564 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 46565 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 46566 soc.cpu.mem_la_secondword
.sym 46569 soc.cpu.mem_xfer
.sym 46570 soc.mem_rdata[27]
.sym 46571 soc.cpu.mem_rdata_q[27]
.sym 46575 soc.cpu.mem_rdata_q[26]
.sym 46576 soc.cpu.mem_xfer
.sym 46578 soc.mem_rdata[26]
.sym 46581 soc.cpu.mem_la_secondword
.sym 46583 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_I3
.sym 46584 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3
.sym 46588 soc.cpu.mem_rdata_q[18]
.sym 46589 soc.mem_rdata[18]
.sym 46590 soc.cpu.mem_xfer
.sym 46591 soc.cpu.mem_xfer
.sym 46592 CLK12$SB_IO_IN_$glb_clk
.sym 46594 soc.cpu.mem_state_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 46595 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 46596 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 46597 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 46599 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 46600 soc.cpu.mem_la_secondword
.sym 46601 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 46605 gpio_led_pmod_SB_DFFESR_Q_E
.sym 46606 soc.cpu.cpu_state[4]
.sym 46608 gpio_led_r_SB_DFFESR_Q_E
.sym 46611 soc.mem_rdata[27]
.sym 46612 gpio_led_r[4]
.sym 46613 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 46614 soc.cpu.mem_do_wdata
.sym 46616 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 46617 $PACKER_VCC_NET
.sym 46618 gpio_led_r[5]
.sym 46619 soc.cpu.mem_xfer
.sym 46621 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 46622 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_I2_O
.sym 46623 soc.cpu.mem_la_secondword
.sym 46624 soc.cpu.irq_state[1]
.sym 46625 soc.cpu.irq_state[0]
.sym 46626 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_I2_O
.sym 46628 soc.mem_rdata[23]
.sym 46629 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3
.sym 46635 soc.cpu.mem_xfer
.sym 46636 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3
.sym 46641 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_I2_I3
.sym 46651 soc.cpu.mem_la_secondword_SB_LUT4_I2_I1
.sym 46653 soc.mem_rdata[17]
.sym 46658 soc.cpu.mem_rdata_q[17]
.sym 46659 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 46660 soc.cpu.mem_do_rdata
.sym 46661 soc.mem_rdata[26]
.sym 46662 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 46664 soc.cpu.mem_do_rinst
.sym 46665 soc.cpu.mem_la_secondword
.sym 46666 soc.mem_rdata[27]
.sym 46669 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3
.sym 46670 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_I2_I3
.sym 46671 soc.cpu.mem_la_secondword
.sym 46683 soc.mem_rdata[26]
.sym 46689 soc.mem_rdata[17]
.sym 46692 soc.mem_rdata[27]
.sym 46699 soc.cpu.mem_do_rdata
.sym 46701 soc.cpu.mem_do_rinst
.sym 46704 soc.mem_rdata[17]
.sym 46706 soc.cpu.mem_xfer
.sym 46707 soc.cpu.mem_rdata_q[17]
.sym 46710 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 46712 soc.cpu.mem_la_secondword
.sym 46713 soc.cpu.mem_la_secondword_SB_LUT4_I2_I1
.sym 46714 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 46715 CLK12$SB_IO_IN_$glb_clk
.sym 46717 soc.cpu.prefetched_high_word_SB_LUT4_I1_O
.sym 46718 soc.cpu.prefetched_high_word
.sym 46719 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.sym 46720 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 46721 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 46722 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 46723 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 46724 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 46728 soc.cpu.reg_pc[9]
.sym 46731 soc.cpu.mem_do_wdata
.sym 46734 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 46735 soc.cpu.trap_SB_LUT4_I3_O
.sym 46737 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 46741 iomem_wdata[19]
.sym 46742 soc.cpu.mem_16bit_buffer[10]
.sym 46743 soc.mem_rdata[25]
.sym 46744 soc.cpu.decoded_imm[4]
.sym 46746 soc.cpu.cpu_state[3]
.sym 46747 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 46748 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 46751 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 46758 soc.cpu.instr_sw_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 46759 soc.cpu.mem_rdata_q[30]
.sym 46760 soc.cpu.mem_rdata_q[31]
.sym 46762 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3
.sym 46763 soc.cpu.clear_prefetched_high_word_q
.sym 46764 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 46765 soc.cpu.mem_rdata_q[17]
.sym 46767 soc.cpu.mem_rdata_q[16]
.sym 46768 soc.cpu.mem_rdata_q[18]
.sym 46770 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 46772 soc.cpu.mem_rdata_q[29]
.sym 46773 soc.cpu.mem_rdata_q[15]
.sym 46774 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I2
.sym 46776 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 46777 soc.cpu.mem_rdata_q[3]
.sym 46781 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 46782 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3
.sym 46783 soc.cpu.prefetched_high_word
.sym 46784 soc.cpu.mem_rdata_q[19]
.sym 46787 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 46791 soc.cpu.prefetched_high_word
.sym 46794 soc.cpu.clear_prefetched_high_word_q
.sym 46797 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3
.sym 46798 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I2
.sym 46803 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 46804 soc.cpu.mem_rdata_q[30]
.sym 46806 soc.cpu.mem_rdata_q[29]
.sym 46809 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 46810 soc.cpu.instr_sw_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 46811 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 46812 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 46815 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 46816 soc.cpu.mem_rdata_q[3]
.sym 46817 soc.cpu.mem_rdata_q[31]
.sym 46818 soc.cpu.mem_rdata_q[19]
.sym 46822 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I2
.sym 46827 soc.cpu.mem_rdata_q[16]
.sym 46828 soc.cpu.mem_rdata_q[18]
.sym 46829 soc.cpu.mem_rdata_q[15]
.sym 46830 soc.cpu.mem_rdata_q[17]
.sym 46838 CLK12$SB_IO_IN_$glb_clk
.sym 46839 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3
.sym 46843 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 46844 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I2
.sym 46850 soc.cpu.irq_mask[1]
.sym 46851 soc.cpu.cpu_state[2]
.sym 46855 soc.cpu.mem_wordsize[2]
.sym 46856 soc.cpu.mem_rdata_q[31]
.sym 46857 soc.cpu.mem_wordsize[1]
.sym 46858 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3
.sym 46859 soc.cpu.mem_rdata_q[30]
.sym 46860 soc.cpu.mem_rdata_q[29]
.sym 46862 $PACKER_VCC_NET
.sym 46868 soc.cpu.instr_rdinstrh_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 46870 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 46871 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 46872 soc.cpu.decoded_imm_j[8]
.sym 46875 soc.mem_rdata[17]
.sym 46883 gpio_led_r_SB_DFFESR_Q_E
.sym 46884 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 46886 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 46895 soc.cpu.instr_rdinstrh_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 46900 iomem_wdata[12]
.sym 46906 soc.cpu.trap_SB_LUT4_I3_O
.sym 46909 soc.cpu.mem_do_wdata
.sym 46910 iomem_wdata[13]
.sym 46914 iomem_wdata[13]
.sym 46934 iomem_wdata[12]
.sym 46951 soc.cpu.instr_rdinstrh_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 46953 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 46956 soc.cpu.mem_do_wdata
.sym 46958 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 46959 soc.cpu.trap_SB_LUT4_I3_O
.sym 46960 gpio_led_r_SB_DFFESR_Q_E
.sym 46961 CLK12$SB_IO_IN_$glb_clk
.sym 46962 resetn_SB_LUT4_I3_O_$glb_sr
.sym 46968 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3
.sym 46969 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 46970 soc.cpu.reg_out[1]
.sym 46977 soc.cpu.mem_wordsize[1]
.sym 46979 soc.cpu.mem_wordsize[1]
.sym 46980 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 46981 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 46985 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 46986 soc.cpu.cpu_state[4]
.sym 46988 soc.cpu.cpu_state[3]
.sym 46989 soc.cpu.next_pc[3]
.sym 46990 gpio_led_b[0]
.sym 46991 soc.cpu.cpu_state[3]
.sym 46992 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 46994 gpio_led_b[3]
.sym 46995 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 46996 iomem_wdata[13]
.sym 46997 soc.cpu.instr_lui
.sym 46998 soc.cpu.pcpi_rs1[15]
.sym 47086 soc.cpu.next_pc[5]
.sym 47087 soc.cpu.instr_rdinstrh
.sym 47088 soc.cpu.next_pc[2]
.sym 47089 soc.cpu.instr_rdcycleh
.sym 47090 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47091 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47092 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0
.sym 47093 soc.cpu.next_pc[4]
.sym 47098 soc.cpu.latched_is_lb
.sym 47099 soc.cpu.latched_is_lh
.sym 47100 soc.cpu.pcpi_rs1[1]
.sym 47103 soc.cpu.reg_out[1]
.sym 47104 soc.cpu.latched_is_lb
.sym 47105 iomem_wdata[11]
.sym 47106 soc.cpu.reg_out[0]
.sym 47107 soc.cpu.mem_wordsize[1]
.sym 47108 iomem_wdata[24]
.sym 47110 soc.cpu.irq_pending[2]
.sym 47111 soc.cpu.next_pc[10]
.sym 47112 soc.cpu.alu_out_q[4]
.sym 47113 soc.cpu.cpu_state[4]
.sym 47114 soc.cpu.decoded_imm[11]
.sym 47115 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 47116 soc.cpu.irq_state[1]
.sym 47117 soc.cpu.irq_state[0]
.sym 47118 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 47119 gpio_led_b[1]
.sym 47120 soc.cpu.alu_out_q[3]
.sym 47121 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 47130 soc.cpu.alu_out_q[4]
.sym 47141 soc.cpu.reg_out[4]
.sym 47142 soc.cpu.latched_stalu
.sym 47146 soc.cpu.reg_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1
.sym 47152 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 47154 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 47157 soc.cpu.reg_next_pc[4]
.sym 47160 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 47161 soc.cpu.reg_next_pc[4]
.sym 47163 soc.cpu.reg_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1
.sym 47178 soc.cpu.reg_out[4]
.sym 47179 soc.cpu.latched_stalu
.sym 47180 soc.cpu.alu_out_q[4]
.sym 47181 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 47209 soc.cpu.instr_timer
.sym 47210 soc.cpu.instr_maskirq
.sym 47211 soc.cpu.next_pc[14]
.sym 47212 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 47213 soc.cpu.next_pc[21]
.sym 47214 soc.cpu.next_pc[12]
.sym 47215 soc.cpu.next_pc[7]
.sym 47216 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1
.sym 47219 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 47221 soc.cpu.reg_pc[0]
.sym 47223 soc.cpu.reg_next_pc[5]
.sym 47224 soc.cpu.instr_rdcycleh
.sym 47227 soc.cpu.pcpi_rs1[16]
.sym 47228 soc.cpu.cpu_state[3]
.sym 47229 soc.cpu.reg_out[4]
.sym 47230 soc.cpu.mem_rdata_q[21]
.sym 47232 soc.cpu.mem_rdata_q[20]
.sym 47233 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O
.sym 47234 soc.cpu.cpu_state[3]
.sym 47235 soc.cpu.instr_rdcycleh
.sym 47236 soc.cpu.decoded_imm[4]
.sym 47237 soc.cpu.irq_pending[1]
.sym 47238 soc.cpu.decoded_imm[31]
.sym 47239 soc.cpu.decoded_imm[28]
.sym 47240 soc.cpu.is_lui_auipc_jal
.sym 47241 soc.cpu.reg_next_pc[13]
.sym 47242 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 47243 soc.cpu.reg_next_pc[12]
.sym 47244 soc.cpu.pcpi_rs1[13]
.sym 47251 soc.cpu.alu_out_q[20]
.sym 47252 soc.cpu.reg_out[10]
.sym 47254 soc.cpu.reg_out[3]
.sym 47256 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 47258 soc.cpu.reg_next_pc[3]
.sym 47260 soc.cpu.reg_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 47261 soc.cpu.reg_out[20]
.sym 47262 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 47263 soc.cpu.reg_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1
.sym 47265 soc.cpu.reg_out[4]
.sym 47269 soc.cpu.reg_next_pc[20]
.sym 47271 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 47272 soc.cpu.alu_out_q[4]
.sym 47273 soc.cpu.latched_stalu
.sym 47274 soc.cpu.reg_next_pc[10]
.sym 47279 soc.cpu.latched_stalu
.sym 47280 soc.cpu.alu_out_q[3]
.sym 47281 soc.cpu.latched_stalu
.sym 47283 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 47284 soc.cpu.reg_next_pc[3]
.sym 47285 soc.cpu.reg_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1
.sym 47289 soc.cpu.reg_next_pc[3]
.sym 47291 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 47292 soc.cpu.reg_out[3]
.sym 47295 soc.cpu.reg_out[20]
.sym 47296 soc.cpu.alu_out_q[20]
.sym 47297 soc.cpu.latched_stalu
.sym 47298 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 47301 soc.cpu.reg_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 47303 soc.cpu.reg_next_pc[20]
.sym 47304 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 47307 soc.cpu.latched_stalu
.sym 47308 soc.cpu.alu_out_q[3]
.sym 47309 soc.cpu.reg_out[3]
.sym 47310 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 47313 soc.cpu.alu_out_q[3]
.sym 47314 soc.cpu.latched_stalu
.sym 47315 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 47316 soc.cpu.reg_out[3]
.sym 47320 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 47321 soc.cpu.reg_out[10]
.sym 47322 soc.cpu.reg_next_pc[10]
.sym 47325 soc.cpu.latched_stalu
.sym 47326 soc.cpu.reg_out[4]
.sym 47327 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 47328 soc.cpu.alu_out_q[4]
.sym 47332 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 47333 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47334 soc.cpu.next_pc[30]
.sym 47335 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47336 soc.cpu.next_pc[13]
.sym 47337 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1
.sym 47338 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I0
.sym 47343 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I0_SB_LUT4_O_I1
.sym 47346 soc.cpu.reg_out[11]
.sym 47347 soc.cpu.reg_out[20]
.sym 47349 soc.cpu.reg_next_pc[14]
.sym 47350 soc.cpu.decoded_imm[17]
.sym 47351 soc.cpu.instr_timer
.sym 47352 soc.cpu.pcpi_rs1[14]
.sym 47353 soc.cpu.instr_maskirq
.sym 47354 soc.cpu.reg_out[12]
.sym 47356 soc.cpu.decoded_imm[14]
.sym 47357 soc.cpu.reg_pc[7]
.sym 47358 soc.cpu.pcpi_rs1[2]
.sym 47359 soc.cpu.decoded_imm[2]
.sym 47360 soc.cpu.reg_out[6]
.sym 47361 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 47362 soc.cpu.cpuregs_wrdata[4]
.sym 47363 soc.cpu.decoded_imm[9]
.sym 47365 soc.cpu.reg_next_pc[21]
.sym 47366 soc.cpu.reg_next_pc[4]
.sym 47367 soc.cpu.decoded_imm[10]
.sym 47373 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 47374 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 47375 soc.cpu.irq_state[0]
.sym 47377 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 47378 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 47380 soc.cpu.reg_next_pc[9]
.sym 47381 soc.cpu.reg_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 47384 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 47385 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I0_SB_LUT4_O_I1
.sym 47388 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I1
.sym 47389 soc.cpu.latched_stalu
.sym 47390 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 47392 soc.cpu.reg_next_pc[4]
.sym 47393 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 47396 soc.cpu.alu_out_q[9]
.sym 47397 soc.cpu.reg_out[9]
.sym 47399 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I0
.sym 47404 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I3
.sym 47406 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 47407 soc.cpu.alu_out_q[9]
.sym 47408 soc.cpu.latched_stalu
.sym 47409 soc.cpu.reg_out[9]
.sym 47412 soc.cpu.reg_out[9]
.sym 47413 soc.cpu.latched_stalu
.sym 47414 soc.cpu.alu_out_q[9]
.sym 47415 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 47419 soc.cpu.reg_next_pc[4]
.sym 47420 soc.cpu.irq_state[0]
.sym 47421 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I0_SB_LUT4_O_I1
.sym 47426 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 47432 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 47436 soc.cpu.reg_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 47438 soc.cpu.reg_next_pc[9]
.sym 47439 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 47443 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 47448 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I0
.sym 47449 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I1
.sym 47450 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 47451 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I3
.sym 47452 resetn_SB_LUT4_I2_O_$glb_ce
.sym 47453 CLK12$SB_IO_IN_$glb_clk
.sym 47454 resetn_SB_LUT4_I3_O_$glb_sr
.sym 47456 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47457 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47458 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47459 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47460 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47461 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 47462 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47465 soc.cpu.irq_mask[29]
.sym 47467 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1
.sym 47468 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 47469 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 47470 soc.cpu.reg_out[12]
.sym 47471 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 47472 soc.cpu.pcpi_rs1[5]
.sym 47473 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 47474 soc.cpu.reg_out[23]
.sym 47475 soc.cpu.reg_pc[4]
.sym 47476 soc.cpu.instr_rdinstr
.sym 47478 soc.cpu.next_pc[30]
.sym 47479 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 47480 soc.cpu.reg_pc[6]
.sym 47481 soc.cpu.reg_next_pc[29]
.sym 47482 soc.cpu.decoded_imm[6]
.sym 47483 gpio_led_b[0]
.sym 47484 soc.cpu.reg_pc[3]
.sym 47485 soc.cpu.instr_lui
.sym 47486 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 47487 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 47488 soc.cpu.cpu_state[3]
.sym 47489 gpio_led_b[3]
.sym 47490 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 47496 soc.cpu.alu_out_q[24]
.sym 47498 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 47501 soc.cpu.alu_out_q[24]
.sym 47505 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 47506 soc.cpu.reg_out[24]
.sym 47509 soc.cpu.irq_pending[1]
.sym 47510 soc.cpu.irq_pending[3]
.sym 47511 soc.cpu.irq_state[1]
.sym 47513 soc.cpu.irq_mask[4]
.sym 47514 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 47519 soc.cpu.reg_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1
.sym 47521 soc.cpu.reg_next_pc[24]
.sym 47522 soc.cpu.irq_pending[4]
.sym 47523 soc.cpu.irq_mask[3]
.sym 47524 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 47525 soc.cpu.irq_mask[1]
.sym 47527 soc.cpu.latched_stalu
.sym 47529 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 47531 soc.cpu.reg_next_pc[24]
.sym 47532 soc.cpu.reg_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1
.sym 47535 soc.cpu.alu_out_q[24]
.sym 47536 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 47537 soc.cpu.reg_out[24]
.sym 47538 soc.cpu.latched_stalu
.sym 47542 soc.cpu.irq_pending[4]
.sym 47544 soc.cpu.irq_mask[4]
.sym 47548 soc.cpu.irq_pending[1]
.sym 47550 soc.cpu.irq_mask[1]
.sym 47553 soc.cpu.irq_state[1]
.sym 47554 soc.cpu.irq_mask[4]
.sym 47556 soc.cpu.irq_pending[4]
.sym 47559 soc.cpu.reg_out[24]
.sym 47560 soc.cpu.reg_next_pc[24]
.sym 47561 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 47565 soc.cpu.irq_mask[3]
.sym 47568 soc.cpu.irq_pending[3]
.sym 47571 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 47572 soc.cpu.alu_out_q[24]
.sym 47573 soc.cpu.reg_out[24]
.sym 47574 soc.cpu.latched_stalu
.sym 47575 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 47576 CLK12$SB_IO_IN_$glb_clk
.sym 47577 resetn_SB_LUT4_I3_O_$glb_sr
.sym 47578 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47579 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47580 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47581 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47582 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47583 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47584 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47585 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47589 soc.cpu.reg_pc[24]
.sym 47590 soc.cpu.pcpi_rs1[6]
.sym 47591 soc.cpu.reg_pc[0]
.sym 47592 soc.cpu.reg_out[24]
.sym 47594 soc.cpu.reg_next_pc[25]
.sym 47595 soc.cpu.pcpi_rs1[4]
.sym 47596 soc.cpu.irq_pending[4]
.sym 47597 soc.cpu.reg_next_pc[26]
.sym 47598 soc.cpu.reg_pc[1]
.sym 47599 soc.cpu.pcpi_rs1[7]
.sym 47601 soc.cpu.reg_out[15]
.sym 47602 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 47603 soc.cpu.reg_pc[5]
.sym 47604 soc.cpu.reg_out[13]
.sym 47605 soc.cpu.reg_pc[16]
.sym 47606 soc.cpu.decoded_imm[11]
.sym 47607 soc.cpu.reg_pc[13]
.sym 47608 soc.cpu.decoded_imm[21]
.sym 47609 soc.cpu.reg_pc[14]
.sym 47610 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 47611 soc.cpu.reg_pc[24]
.sym 47612 gpio_led_b[1]
.sym 47613 soc.cpu.decoded_imm[23]
.sym 47619 soc.cpu.latched_stalu
.sym 47620 soc.cpu.alu_out_q[26]
.sym 47621 soc.cpu.latched_stalu
.sym 47624 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I1
.sym 47625 soc.cpu.irq_pending[3]
.sym 47626 soc.cpu.irq_mask[3]
.sym 47628 soc.cpu.reg_out[29]
.sym 47629 soc.cpu.irq_state[0]
.sym 47630 soc.cpu.irq_state[1]
.sym 47631 soc.cpu.reg_next_pc[3]
.sym 47632 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I3
.sym 47633 soc.cpu.reg_out[26]
.sym 47635 soc.cpu.reg_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1
.sym 47636 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 47637 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I0_SB_LUT4_O_I1
.sym 47638 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I0
.sym 47639 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 47641 soc.cpu.reg_next_pc[29]
.sym 47642 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 47644 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 47646 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 47649 soc.cpu.reg_next_pc[26]
.sym 47650 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 47652 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 47653 soc.cpu.alu_out_q[26]
.sym 47654 soc.cpu.latched_stalu
.sym 47655 soc.cpu.reg_out[26]
.sym 47658 soc.cpu.reg_next_pc[26]
.sym 47660 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 47661 soc.cpu.reg_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1
.sym 47664 soc.cpu.irq_state[1]
.sym 47666 soc.cpu.irq_pending[3]
.sym 47667 soc.cpu.irq_mask[3]
.sym 47670 soc.cpu.irq_state[0]
.sym 47672 soc.cpu.reg_next_pc[3]
.sym 47673 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I0_SB_LUT4_O_I1
.sym 47678 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 47682 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 47683 soc.cpu.reg_out[29]
.sym 47685 soc.cpu.reg_next_pc[29]
.sym 47688 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 47689 soc.cpu.alu_out_q[26]
.sym 47690 soc.cpu.latched_stalu
.sym 47691 soc.cpu.reg_out[26]
.sym 47694 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I1
.sym 47695 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 47696 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I0
.sym 47697 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I3
.sym 47698 resetn_SB_LUT4_I2_O_$glb_ce
.sym 47699 CLK12$SB_IO_IN_$glb_clk
.sym 47700 resetn_SB_LUT4_I3_O_$glb_sr
.sym 47701 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47702 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47703 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47704 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47705 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47706 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47707 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47708 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47710 soc.cpu.reg_out[29]
.sym 47715 soc.cpu.reg_pc[10]
.sym 47716 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47717 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 47718 soc.cpu.pcpi_rs1[26]
.sym 47719 soc.cpu.pcpi_rs1[16]
.sym 47720 $PACKER_VCC_NET
.sym 47721 soc.cpu.reg_out[26]
.sym 47722 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1
.sym 47723 soc.cpu.decoded_imm[8]
.sym 47724 soc.cpu.alu_out_q[26]
.sym 47725 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O
.sym 47726 soc.cpu.decoded_imm[31]
.sym 47727 soc.cpu.reg_next_pc[20]
.sym 47728 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 47729 soc.cpu.decoded_imm[4]
.sym 47730 soc.cpu.reg_pc[19]
.sym 47731 soc.cpu.reg_pc[31]
.sym 47732 soc.cpu.reg_out[19]
.sym 47733 soc.cpu.is_lui_auipc_jal
.sym 47734 soc.cpu.reg_next_pc[23]
.sym 47735 soc.cpu.decoded_imm[1]
.sym 47736 soc.cpu.decoded_imm[28]
.sym 47742 soc.cpu.irq_pending[12]
.sym 47743 soc.cpu.irq_mask[7]
.sym 47744 soc.cpu.irq_mask[12]
.sym 47745 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1
.sym 47746 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0_SB_LUT4_O_I1
.sym 47747 soc.cpu.irq_mask[3]
.sym 47748 soc.cpu.irq_state[1]
.sym 47750 soc.cpu.irq_pending[7]
.sym 47751 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 47754 soc.cpu.irq_pending[3]
.sym 47757 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 47758 soc.cpu.irq_pending[4]
.sym 47759 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 47762 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 47765 soc.cpu.irq_state[0]
.sym 47768 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1
.sym 47769 soc.cpu.irq_mask[4]
.sym 47770 soc.cpu.reg_next_pc[15]
.sym 47773 soc.cpu.irq_state[1]
.sym 47776 soc.cpu.irq_mask[7]
.sym 47777 soc.cpu.irq_state[1]
.sym 47778 soc.cpu.irq_pending[7]
.sym 47782 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 47788 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 47794 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 47799 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 47800 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1
.sym 47801 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0_SB_LUT4_O_I1
.sym 47802 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1
.sym 47805 soc.cpu.irq_mask[7]
.sym 47806 soc.cpu.irq_mask[4]
.sym 47807 soc.cpu.irq_pending[7]
.sym 47808 soc.cpu.irq_pending[4]
.sym 47811 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0_SB_LUT4_O_I1
.sym 47812 soc.cpu.reg_next_pc[15]
.sym 47813 soc.cpu.irq_state[1]
.sym 47814 soc.cpu.irq_state[0]
.sym 47817 soc.cpu.irq_mask[3]
.sym 47818 soc.cpu.irq_pending[12]
.sym 47819 soc.cpu.irq_pending[3]
.sym 47820 soc.cpu.irq_mask[12]
.sym 47821 resetn_SB_LUT4_I2_O_$glb_ce
.sym 47822 CLK12$SB_IO_IN_$glb_clk
.sym 47823 resetn_SB_LUT4_I3_O_$glb_sr
.sym 47824 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47825 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47826 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47827 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47828 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47829 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47830 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47831 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47836 soc.cpu.irq_pending[7]
.sym 47837 soc.cpu.irq_mask[7]
.sym 47838 soc.cpu.irq_mask[12]
.sym 47839 soc.cpu.irq_mask[3]
.sym 47840 soc.cpu.reg_pc[26]
.sym 47841 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47842 soc.cpu.decoded_imm[17]
.sym 47844 soc.cpu.reg_pc[20]
.sym 47845 gpio_led_b[2]
.sym 47846 soc.cpu.reg_pc[22]
.sym 47847 soc.cpu.reg_pc[2]
.sym 47848 soc.cpu.decoded_imm[25]
.sym 47849 soc.cpu.pcpi_rs1[2]
.sym 47850 soc.cpu.decoded_imm[0]
.sym 47851 soc.cpu.decoded_imm[9]
.sym 47852 soc.cpu.decoded_imm[2]
.sym 47853 soc.cpu.reg_pc[25]
.sym 47854 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 47855 soc.cpu.reg_pc[23]
.sym 47856 soc.cpu.irq_pending[12]
.sym 47857 soc.cpu.reg_out[6]
.sym 47858 soc.cpu.reg_next_pc[21]
.sym 47859 soc.cpu.decoded_imm[10]
.sym 47865 soc.cpu.irq_pending[12]
.sym 47867 soc.cpu.irq_state[1]
.sym 47868 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1
.sym 47869 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 47872 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 47873 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0_SB_LUT4_O_I1
.sym 47874 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0_SB_LUT4_O_I1
.sym 47875 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I0_SB_LUT4_O_I1
.sym 47876 soc.cpu.reg_out[13]
.sym 47877 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 47878 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_I2_I0
.sym 47879 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 47880 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O_I0
.sym 47882 soc.cpu.irq_mask[29]
.sym 47883 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 47884 soc.cpu.irq_mask[12]
.sym 47885 soc.cpu.alu_out_q[13]
.sym 47887 soc.cpu.reg_next_pc[20]
.sym 47889 soc.cpu.latched_stalu
.sym 47890 soc.cpu.irq_pending[29]
.sym 47891 soc.cpu.irq_state[0]
.sym 47892 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 47893 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1
.sym 47896 soc.cpu.reg_next_pc[18]
.sym 47898 soc.cpu.irq_pending[12]
.sym 47901 soc.cpu.irq_mask[12]
.sym 47904 soc.cpu.irq_mask[29]
.sym 47907 soc.cpu.irq_pending[29]
.sym 47910 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_I2_I0
.sym 47911 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1
.sym 47912 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0_SB_LUT4_O_I1
.sym 47913 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1
.sym 47916 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I0_SB_LUT4_O_I1
.sym 47917 soc.cpu.reg_next_pc[20]
.sym 47918 soc.cpu.irq_state[0]
.sym 47919 soc.cpu.irq_state[1]
.sym 47922 soc.cpu.irq_state[1]
.sym 47923 soc.cpu.irq_state[0]
.sym 47924 soc.cpu.reg_next_pc[18]
.sym 47925 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0_SB_LUT4_O_I1
.sym 47928 soc.cpu.latched_stalu
.sym 47929 soc.cpu.reg_out[13]
.sym 47930 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 47931 soc.cpu.alu_out_q[13]
.sym 47934 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 47935 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0_SB_LUT4_O_I1
.sym 47936 soc.cpu.irq_pending[29]
.sym 47937 soc.cpu.irq_mask[29]
.sym 47940 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 47941 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O_I0
.sym 47942 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 47943 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 47944 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 47945 CLK12$SB_IO_IN_$glb_clk
.sym 47946 resetn_SB_LUT4_I3_O_$glb_sr
.sym 47948 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47949 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 47950 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 47951 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47952 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47953 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47954 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47959 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0_SB_LUT4_O_I1
.sym 47960 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47961 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I3_SB_LUT4_O_I0
.sym 47962 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47963 soc.cpu.irq_pending[29]
.sym 47965 soc.cpu.pcpi_rs1[31]
.sym 47966 soc.cpu.decoded_imm[29]
.sym 47968 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47969 soc.cpu.cpuregs_rs1[14]
.sym 47970 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0_SB_LUT4_O_I1
.sym 47971 gpio_led_b[0]
.sym 47972 soc.cpu.decoded_imm[20]
.sym 47973 soc.cpu.instr_lui
.sym 47974 soc.cpu.decoded_imm[6]
.sym 47975 soc.cpu.reg_out[5]
.sym 47976 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 47977 soc.cpu.reg_pc[3]
.sym 47978 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 47979 soc.cpu.reg_pc[6]
.sym 47980 soc.cpu.pcpi_rs1[8]
.sym 47981 soc.cpu.cpuregs_wrdata[5]
.sym 47982 soc.cpu.reg_next_pc[18]
.sym 47988 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47989 soc.cpu.reg_next_pc[25]
.sym 47990 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1
.sym 47991 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I1_SB_LUT4_O_I0
.sym 47992 soc.cpu.reg_next_pc[10]
.sym 47993 soc.cpu.reg_next_pc[26]
.sym 47995 soc.cpu.irq_state[1]
.sym 47996 soc.cpu.reg_next_pc[31]
.sym 47998 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I0_SB_LUT4_O_I1
.sym 47999 soc.cpu.reg_next_pc[24]
.sym 48001 soc.cpu.latched_stalu
.sym 48002 soc.cpu.reg_next_pc[8]
.sym 48003 soc.cpu.irq_state[0]
.sym 48006 soc.cpu.alu_out_q[25]
.sym 48007 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 48008 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1
.sym 48010 soc.cpu.reg_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1
.sym 48011 soc.cpu.reg_out[25]
.sym 48014 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 48016 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 48019 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 48022 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 48027 soc.cpu.reg_next_pc[31]
.sym 48028 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 48029 soc.cpu.irq_state[1]
.sym 48030 soc.cpu.irq_state[0]
.sym 48033 soc.cpu.irq_state[0]
.sym 48034 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I0_SB_LUT4_O_I1
.sym 48035 soc.cpu.reg_next_pc[10]
.sym 48036 soc.cpu.irq_state[1]
.sym 48040 soc.cpu.reg_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1
.sym 48041 soc.cpu.reg_next_pc[25]
.sym 48042 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 48045 soc.cpu.irq_state[0]
.sym 48046 soc.cpu.irq_state[1]
.sym 48047 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1
.sym 48048 soc.cpu.reg_next_pc[8]
.sym 48051 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 48052 soc.cpu.irq_state[0]
.sym 48053 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I1_SB_LUT4_O_I0
.sym 48054 soc.cpu.reg_next_pc[24]
.sym 48057 soc.cpu.alu_out_q[25]
.sym 48058 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 48059 soc.cpu.latched_stalu
.sym 48060 soc.cpu.reg_out[25]
.sym 48063 soc.cpu.reg_next_pc[26]
.sym 48064 soc.cpu.irq_state[0]
.sym 48065 soc.cpu.irq_state[1]
.sym 48066 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1
.sym 48067 resetn_SB_LUT4_I2_O_$glb_ce
.sym 48068 CLK12$SB_IO_IN_$glb_clk
.sym 48069 resetn_SB_LUT4_I3_O_$glb_sr
.sym 48070 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48071 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48072 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48073 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48074 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48075 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48076 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48077 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48082 soc.cpu.pcpi_rs1[27]
.sym 48083 soc.cpu.pcpi_rs1[7]
.sym 48084 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I0_SB_LUT4_O_I1
.sym 48085 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I1_SB_LUT4_O_I0
.sym 48087 soc.cpu.pcpi_rs1[6]
.sym 48088 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 48089 soc.cpu.reg_next_pc[28]
.sym 48090 soc.cpu.pcpi_rs1[24]
.sym 48091 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48092 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 48093 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 48094 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1
.sym 48095 soc.cpu.reg_pc[5]
.sym 48096 soc.cpu.pcpi_rs1[9]
.sym 48097 soc.cpu.reg_out[25]
.sym 48098 soc.cpu.pcpi_rs1[13]
.sym 48099 soc.cpu.reg_pc[13]
.sym 48100 soc.cpu.decoded_imm[21]
.sym 48101 soc.cpu.pcpi_rs1[19]
.sym 48102 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 48103 soc.cpu.decoded_imm[11]
.sym 48104 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48105 soc.cpu.decoded_imm[23]
.sym 48111 soc.cpu.latched_stalu
.sym 48112 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1
.sym 48113 soc.cpu.irq_state[0]
.sym 48114 soc.cpu.reg_out[22]
.sym 48115 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0
.sym 48117 soc.cpu.cpuregs_rs1[1]
.sym 48118 soc.cpu.alu_out_q[25]
.sym 48119 soc.cpu.irq_pending[0]
.sym 48120 soc.cpu.reg_next_pc[22]
.sym 48121 soc.cpu.reg_out[25]
.sym 48124 soc.cpu.irq_mask[0]
.sym 48126 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 48128 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0_SB_LUT4_O_I1
.sym 48129 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 48130 soc.cpu.reg_next_pc[21]
.sym 48134 soc.cpu.irq_state[1]
.sym 48136 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 48137 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I1
.sym 48138 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 48139 soc.cpu.alu_out_q[22]
.sym 48140 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I0_SB_LUT4_O_I0
.sym 48141 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I3
.sym 48142 soc.cpu.irq_state[1]
.sym 48144 soc.cpu.irq_mask[0]
.sym 48145 soc.cpu.irq_state[1]
.sym 48146 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I0_SB_LUT4_O_I0
.sym 48147 soc.cpu.irq_pending[0]
.sym 48153 soc.cpu.cpuregs_rs1[1]
.sym 48156 soc.cpu.latched_stalu
.sym 48157 soc.cpu.alu_out_q[22]
.sym 48158 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 48159 soc.cpu.reg_out[22]
.sym 48162 soc.cpu.reg_next_pc[21]
.sym 48163 soc.cpu.irq_state[1]
.sym 48164 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0_SB_LUT4_O_I1
.sym 48165 soc.cpu.irq_state[0]
.sym 48168 soc.cpu.irq_state[0]
.sym 48169 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1
.sym 48170 soc.cpu.reg_next_pc[22]
.sym 48171 soc.cpu.irq_state[1]
.sym 48174 soc.cpu.reg_out[25]
.sym 48175 soc.cpu.latched_stalu
.sym 48176 soc.cpu.alu_out_q[25]
.sym 48177 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 48180 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 48181 soc.cpu.alu_out_q[22]
.sym 48182 soc.cpu.latched_stalu
.sym 48183 soc.cpu.reg_out[22]
.sym 48186 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I1
.sym 48187 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0
.sym 48188 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I3
.sym 48189 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 48190 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 48191 CLK12$SB_IO_IN_$glb_clk
.sym 48192 resetn_SB_LUT4_I3_O_$glb_sr
.sym 48193 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48194 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48195 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48196 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48197 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48198 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48199 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48200 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48204 soc.cpu.reg_pc[9]
.sym 48205 soc.cpu.irq_pending[0]
.sym 48206 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48207 soc.cpu.pcpi_rs1[23]
.sym 48209 soc.cpu.irq_mask[1]
.sym 48210 soc.cpu.decoded_imm[8]
.sym 48212 soc.cpu.reg_pc[22]
.sym 48214 soc.cpu.cpuregs_rs1[6]
.sym 48215 soc.cpu.pcpi_rs1[28]
.sym 48217 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O
.sym 48218 soc.cpu.pcpi_rs1[15]
.sym 48219 soc.cpu.decoded_imm[31]
.sym 48220 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 48221 soc.cpu.reg_pc[18]
.sym 48222 soc.cpu.is_lui_auipc_jal
.sym 48223 soc.cpu.cpuregs_rs1[11]
.sym 48224 soc.cpu.decoded_imm[28]
.sym 48225 soc.cpu.is_lui_auipc_jal
.sym 48226 soc.cpu.pcpi_rs1[14]
.sym 48227 soc.cpu.reg_next_pc[23]
.sym 48228 soc.cpu.cpuregs_wrdata[22]
.sym 48234 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 48235 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2
.sym 48236 soc.cpu.alu_out_q[5]
.sym 48238 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 48241 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I3
.sym 48242 soc.cpu.irq_mask[5]
.sym 48243 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 48244 soc.cpu.irq_pending[5]
.sym 48246 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 48247 soc.cpu.reg_out[5]
.sym 48248 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 48252 soc.cpu.irq_state[1]
.sym 48255 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I0
.sym 48256 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 48257 soc.cpu.irq_state[0]
.sym 48260 soc.cpu.reg_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1
.sym 48261 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I3_SB_LUT4_O_I0
.sym 48264 soc.cpu.latched_stalu
.sym 48265 soc.cpu.reg_next_pc[5]
.sym 48267 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 48268 soc.cpu.reg_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1
.sym 48269 soc.cpu.reg_next_pc[5]
.sym 48273 soc.cpu.irq_state[0]
.sym 48274 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 48275 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I0
.sym 48276 soc.cpu.reg_next_pc[5]
.sym 48279 soc.cpu.alu_out_q[5]
.sym 48280 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 48281 soc.cpu.reg_out[5]
.sym 48282 soc.cpu.latched_stalu
.sym 48285 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 48286 soc.cpu.alu_out_q[5]
.sym 48287 soc.cpu.latched_stalu
.sym 48288 soc.cpu.reg_out[5]
.sym 48293 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 48297 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I3
.sym 48299 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2
.sym 48303 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 48309 soc.cpu.irq_mask[5]
.sym 48310 soc.cpu.irq_state[1]
.sym 48311 soc.cpu.irq_pending[5]
.sym 48312 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I3_SB_LUT4_O_I0
.sym 48313 resetn_SB_LUT4_I2_O_$glb_ce
.sym 48314 CLK12$SB_IO_IN_$glb_clk
.sym 48315 resetn_SB_LUT4_I3_O_$glb_sr
.sym 48316 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48317 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48318 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48319 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48320 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48321 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48322 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48323 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 48328 $PACKER_VCC_NET
.sym 48329 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48330 soc.cpu.irq_pending[5]
.sym 48331 soc.cpu.pcpi_rs1[22]
.sym 48332 soc.cpu.cpuregs_rs1[10]
.sym 48333 soc.cpu.irq_mask[6]
.sym 48334 soc.cpu.decoded_imm[17]
.sym 48335 soc.cpu.pcpi_rs1[23]
.sym 48336 soc.cpu.pcpi_rs1[14]
.sym 48337 soc.cpu.pcpi_rs1[12]
.sym 48338 soc.cpu.reg_pc[6]
.sym 48340 soc.cpu.pcpi_rs1[30]
.sym 48342 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 48344 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48345 soc.cpu.reg_pc[25]
.sym 48346 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48347 soc.cpu.reg_pc[23]
.sym 48348 soc.cpu.pcpi_rs1[21]
.sym 48349 soc.cpu.reg_out[6]
.sym 48350 LED_B_SB_CARRY_CO_I1
.sym 48351 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 48358 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 48359 soc.cpu.reg_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1
.sym 48360 soc.cpu.reg_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1
.sym 48361 soc.cpu.reg_next_pc[7]
.sym 48362 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I0
.sym 48363 soc.cpu.irq_pending[6]
.sym 48364 soc.cpu.irq_state[1]
.sym 48365 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 48366 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 48367 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I1
.sym 48368 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 48369 soc.cpu.alu_out_q[23]
.sym 48370 soc.cpu.reg_out[23]
.sym 48371 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I3_SB_LUT4_O_I0
.sym 48372 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 48373 soc.cpu.reg_out[6]
.sym 48375 soc.cpu.irq_state[0]
.sym 48376 soc.cpu.latched_stalu
.sym 48377 soc.cpu.irq_mask[6]
.sym 48379 soc.cpu.alu_out_q[6]
.sym 48380 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I0_SB_LUT4_O_I1
.sym 48381 soc.cpu.reg_next_pc[6]
.sym 48382 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I3
.sym 48387 soc.cpu.reg_next_pc[23]
.sym 48390 soc.cpu.irq_pending[6]
.sym 48391 soc.cpu.irq_state[1]
.sym 48392 soc.cpu.irq_mask[6]
.sym 48393 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I3_SB_LUT4_O_I0
.sym 48397 soc.cpu.reg_next_pc[7]
.sym 48398 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I0_SB_LUT4_O_I1
.sym 48399 soc.cpu.irq_state[0]
.sym 48402 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 48403 soc.cpu.alu_out_q[23]
.sym 48404 soc.cpu.reg_out[23]
.sym 48405 soc.cpu.latched_stalu
.sym 48408 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 48409 soc.cpu.reg_out[6]
.sym 48410 soc.cpu.latched_stalu
.sym 48411 soc.cpu.alu_out_q[6]
.sym 48415 soc.cpu.reg_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1
.sym 48416 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 48417 soc.cpu.reg_next_pc[6]
.sym 48420 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I0
.sym 48421 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I3
.sym 48422 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I1
.sym 48423 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 48426 soc.cpu.alu_out_q[6]
.sym 48427 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 48428 soc.cpu.reg_out[6]
.sym 48429 soc.cpu.latched_stalu
.sym 48432 soc.cpu.reg_next_pc[23]
.sym 48433 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 48435 soc.cpu.reg_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1
.sym 48439 soc.cpu.pcpi_rs1[15]
.sym 48440 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 48441 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I1
.sym 48442 LED_B_SB_CARRY_CO_I1
.sym 48443 soc.cpu.pcpi_rs1[18]
.sym 48444 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 48445 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 48446 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 48451 soc.cpu.pcpi_rs1[28]
.sym 48452 soc.cpu.decoded_imm[29]
.sym 48453 soc.cpu.cpuregs_wrdata[25]
.sym 48454 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48455 soc.cpu.pcpi_rs1[25]
.sym 48456 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 48457 soc.cpu.alu_out_q[23]
.sym 48458 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 48459 soc.cpu.cpuregs_rs1[20]
.sym 48461 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 48462 soc.cpu.pcpi_rs1[5]
.sym 48463 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I1
.sym 48464 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 48465 soc.cpu.instr_lui
.sym 48466 soc.cpu.pcpi_rs1[9]
.sym 48467 soc.cpu.pcpi_rs1[20]
.sym 48468 gpio_led_b[0]
.sym 48469 soc.cpu.pcpi_rs1[27]
.sym 48470 soc.cpu.pcpi_rs1[23]
.sym 48472 soc.cpu.pcpi_rs1[8]
.sym 48473 soc.cpu.instr_lui
.sym 48474 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 48480 soc.cpu.reg_pc[21]
.sym 48481 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I1
.sym 48483 soc.cpu.instr_lui
.sym 48485 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 48486 soc.cpu.latched_stalu
.sym 48487 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 48488 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 48489 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 48490 soc.cpu.irq_state[1]
.sym 48491 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I0_SB_LUT4_O_I1
.sym 48493 soc.cpu.cpu_state[2]
.sym 48494 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I3
.sym 48495 soc.cpu.irq_state[0]
.sym 48497 soc.cpu.is_lui_auipc_jal
.sym 48498 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 48499 soc.cpu.reg_next_pc[23]
.sym 48500 soc.cpu.cpuregs_rs1[21]
.sym 48501 soc.cpu.reg_next_pc[30]
.sym 48502 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 48504 soc.cpu.reg_out[23]
.sym 48505 soc.cpu.alu_out_q[23]
.sym 48506 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48507 soc.cpu.reg_pc[9]
.sym 48508 soc.cpu.cpuregs_rs1[9]
.sym 48509 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0
.sym 48511 soc.cpu.is_lui_auipc_jal
.sym 48513 soc.cpu.irq_state[0]
.sym 48514 soc.cpu.reg_next_pc[30]
.sym 48515 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I0_SB_LUT4_O_I1
.sym 48516 soc.cpu.irq_state[1]
.sym 48519 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 48525 soc.cpu.reg_pc[21]
.sym 48526 soc.cpu.instr_lui
.sym 48527 soc.cpu.cpuregs_rs1[21]
.sym 48528 soc.cpu.is_lui_auipc_jal
.sym 48531 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I3
.sym 48532 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0
.sym 48533 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I1
.sym 48534 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 48537 soc.cpu.latched_stalu
.sym 48538 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 48539 soc.cpu.alu_out_q[23]
.sym 48540 soc.cpu.reg_out[23]
.sym 48543 soc.cpu.reg_next_pc[23]
.sym 48544 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 48545 soc.cpu.irq_state[1]
.sym 48546 soc.cpu.irq_state[0]
.sym 48549 soc.cpu.cpu_state[2]
.sym 48550 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 48551 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 48552 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48555 soc.cpu.cpuregs_rs1[9]
.sym 48556 soc.cpu.is_lui_auipc_jal
.sym 48557 soc.cpu.instr_lui
.sym 48558 soc.cpu.reg_pc[9]
.sym 48559 resetn_SB_LUT4_I2_O_$glb_ce
.sym 48560 CLK12$SB_IO_IN_$glb_clk
.sym 48561 resetn_SB_LUT4_I3_O_$glb_sr
.sym 48562 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I0
.sym 48563 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I0
.sym 48564 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I0
.sym 48565 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I0
.sym 48566 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I0
.sym 48567 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I0
.sym 48568 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I0
.sym 48569 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I0
.sym 48574 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 48575 soc.cpu.pcpi_rs1[28]
.sym 48576 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 48577 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I2
.sym 48578 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 48579 soc.cpu.pcpi_rs1[25]
.sym 48581 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 48582 soc.cpu.reg_pc[11]
.sym 48583 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 48584 soc.cpu.pcpi_rs1[27]
.sym 48585 gpio_led_pmod_SB_DFFESR_Q_E
.sym 48586 soc.cpu.cpu_state[4]
.sym 48588 soc.cpu.pcpi_rs1[19]
.sym 48589 soc.cpu.cpuregs_rs1[25]
.sym 48590 soc.cpu.pcpi_rs1[13]
.sym 48591 soc.cpu.reg_pc[13]
.sym 48592 soc.cpu.pcpi_rs1[9]
.sym 48593 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 48596 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 48603 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I2
.sym 48604 soc.cpu.is_lui_auipc_jal
.sym 48605 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 48606 soc.cpu.reg_pc[17]
.sym 48607 soc.cpu.reg_next_pc[6]
.sym 48609 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I1
.sym 48611 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I3
.sym 48612 soc.cpu.cpu_state[4]
.sym 48613 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I1
.sym 48614 soc.cpu.cpuregs_rs1[17]
.sym 48615 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2_SB_LUT4_O_I0
.sym 48616 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I2
.sym 48619 soc.cpu.reg_pc[19]
.sym 48620 soc.cpu.pcpi_rs1[1]
.sym 48621 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 48622 soc.cpu.irq_state[0]
.sym 48623 soc.cpu.cpuregs_rs1[19]
.sym 48624 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 48625 soc.cpu.instr_lui
.sym 48626 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 48627 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2
.sym 48628 gpio_led_b[0]
.sym 48629 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I0
.sym 48631 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I0
.sym 48632 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 48633 soc.cpu.instr_lui
.sym 48634 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 48636 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 48637 soc.cpu.irq_state[0]
.sym 48638 soc.cpu.reg_next_pc[6]
.sym 48639 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2_SB_LUT4_O_I0
.sym 48642 soc.cpu.reg_pc[17]
.sym 48643 soc.cpu.instr_lui
.sym 48644 soc.cpu.is_lui_auipc_jal
.sym 48645 soc.cpu.cpuregs_rs1[17]
.sym 48648 soc.cpu.cpu_state[4]
.sym 48649 soc.cpu.pcpi_rs1[1]
.sym 48650 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 48651 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 48654 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2
.sym 48656 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I3
.sym 48660 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I2
.sym 48661 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 48662 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I1
.sym 48663 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I0
.sym 48666 soc.cpu.instr_lui
.sym 48667 soc.cpu.reg_pc[19]
.sym 48668 soc.cpu.is_lui_auipc_jal
.sym 48669 soc.cpu.cpuregs_rs1[19]
.sym 48672 gpio_led_b[0]
.sym 48678 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I1
.sym 48679 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I2
.sym 48680 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I0
.sym 48681 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 48682 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 48683 CLK12$SB_IO_IN_$glb_clk
.sym 48685 soc.cpu.pcpi_rs1[13]
.sym 48686 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I2
.sym 48687 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 48689 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 48690 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2
.sym 48691 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 48692 soc.cpu.pcpi_rs1[19]
.sym 48697 soc.cpu.pcpi_rs1[3]
.sym 48698 soc.cpu.is_lui_auipc_jal
.sym 48699 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 48700 soc.cpu.pcpi_rs1[16]
.sym 48701 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 48702 soc.cpu.cpuregs_rs1[17]
.sym 48704 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I2
.sym 48705 soc.cpu.pcpi_rs1[10]
.sym 48706 gpio_led_b[4]
.sym 48707 soc.cpu.pcpi_rs1[21]
.sym 48709 soc.cpu.cpuregs_rs1[19]
.sym 48711 soc.cpu.pcpi_rs1[15]
.sym 48712 soc.cpu.is_lui_auipc_jal
.sym 48714 soc.cpu.pcpi_rs1[14]
.sym 48717 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O
.sym 48719 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I0
.sym 48720 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 48726 soc.cpu.pcpi_rs1[17]
.sym 48729 soc.cpu.pcpi_rs1[22]
.sym 48730 soc.cpu.pcpi_rs1[11]
.sym 48736 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 48737 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 48738 soc.cpu.pcpi_rs1[14]
.sym 48739 soc.cpu.pcpi_rs1[20]
.sym 48740 soc.cpu.pcpi_rs1[5]
.sym 48742 soc.cpu.pcpi_rs1[8]
.sym 48743 soc.cpu.pcpi_rs1[25]
.sym 48744 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 48747 soc.cpu.pcpi_rs1[10]
.sym 48748 soc.cpu.pcpi_rs1[16]
.sym 48749 soc.cpu.pcpi_rs1[19]
.sym 48750 soc.cpu.pcpi_rs1[13]
.sym 48752 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 48753 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 48754 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 48755 soc.cpu.cpuregs_rs1[29]
.sym 48759 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 48760 soc.cpu.pcpi_rs1[5]
.sym 48761 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 48762 soc.cpu.pcpi_rs1[13]
.sym 48766 soc.cpu.cpuregs_rs1[29]
.sym 48771 soc.cpu.pcpi_rs1[16]
.sym 48772 soc.cpu.pcpi_rs1[14]
.sym 48773 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 48774 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 48777 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 48778 soc.cpu.pcpi_rs1[8]
.sym 48779 soc.cpu.pcpi_rs1[10]
.sym 48780 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 48783 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 48784 soc.cpu.pcpi_rs1[22]
.sym 48785 soc.cpu.pcpi_rs1[20]
.sym 48786 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 48789 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 48790 soc.cpu.pcpi_rs1[17]
.sym 48791 soc.cpu.pcpi_rs1[25]
.sym 48792 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 48795 soc.cpu.pcpi_rs1[17]
.sym 48796 soc.cpu.pcpi_rs1[19]
.sym 48797 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 48798 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 48801 soc.cpu.pcpi_rs1[19]
.sym 48802 soc.cpu.pcpi_rs1[11]
.sym 48803 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 48804 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 48805 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 48806 CLK12$SB_IO_IN_$glb_clk
.sym 48807 resetn_SB_LUT4_I3_O_$glb_sr
.sym 48810 CLK12$SB_IO_IN
.sym 48816 soc.cpu.pcpi_rs1[17]
.sym 48818 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 48819 soc.cpu.pcpi_rs1[22]
.sym 48820 soc.cpu.irq_mask[29]
.sym 48822 soc.cpu.pcpi_rs1[11]
.sym 48823 soc.cpu.pcpi_rs1[13]
.sym 48826 gpio_led_pmod[6]
.sym 48831 soc.cpu.cpuregs_rs1[28]
.sym 48837 soc.cpu.cpuregs_rs1[29]
.sym 48882 resetn_SB_LUT4_I2_O
.sym 48897 resetn_SB_LUT4_I2_O
.sym 48912 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 48918 soc.spimemio.dout_data[2]
.sym 48931 soc.cpu.mem_rdata_latched[6]
.sym 48939 iomem_wdata[22]
.sym 48953 soc.simpleuart.recv_pattern[2]
.sym 48957 soc.simpleuart.recv_pattern[6]
.sym 48959 soc.simpleuart.recv_pattern[7]
.sym 48961 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 48966 soc.simpleuart.recv_pattern[3]
.sym 48967 soc.simpleuart.recv_pattern[1]
.sym 48970 soc.simpleuart.recv_pattern[4]
.sym 48972 soc.simpleuart.recv_pattern[5]
.sym 48985 soc.simpleuart.recv_pattern[4]
.sym 48989 soc.simpleuart.recv_pattern[2]
.sym 48996 soc.simpleuart.recv_pattern[1]
.sym 49004 soc.simpleuart.recv_pattern[3]
.sym 49007 soc.simpleuart.recv_pattern[5]
.sym 49022 soc.simpleuart.recv_pattern[6]
.sym 49026 soc.simpleuart.recv_pattern[7]
.sym 49029 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 49030 CLK12$SB_IO_IN_$glb_clk
.sym 49031 resetn_SB_LUT4_I3_O_$glb_sr
.sym 49036 soc.simpleuart.recv_buf_data[6]
.sym 49037 soc.simpleuart.recv_buf_data[5]
.sym 49039 soc.simpleuart.recv_buf_data[0]
.sym 49043 soc.simpleuart.recv_buf_data[7]
.sym 49047 soc.cpu.mem_xfer
.sym 49048 soc.simpleuart_reg_div_do[9]
.sym 49052 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 49056 soc.ram_ready
.sym 49059 soc.simpleuart.recv_pattern[7]
.sym 49073 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 49080 UART_TX$SB_IO_OUT
.sym 49081 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 49091 soc.simpleuart_reg_div_do[19]
.sym 49096 soc.simpleuart_reg_div_do[22]
.sym 49102 soc.simpleuart_reg_div_do[17]
.sym 49114 soc.simpleuart.recv_pattern[1]
.sym 49115 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 49116 soc.simpleuart.recv_buf_valid
.sym 49117 resetn
.sym 49121 soc.simpleuart.recv_pattern[3]
.sym 49124 soc.simpleuart.recv_pattern[2]
.sym 49125 soc.simpleuart.recv_pattern[4]
.sym 49126 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 49129 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 49136 iomem_wstrb[3]
.sym 49138 iomem_wstrb[1]
.sym 49143 iomem_wstrb[2]
.sym 49144 soc.simpleuart.recv_buf_data[2]
.sym 49149 soc.simpleuart.recv_pattern[3]
.sym 49152 soc.simpleuart.recv_pattern[4]
.sym 49158 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 49160 resetn
.sym 49161 iomem_wstrb[2]
.sym 49164 soc.simpleuart.recv_buf_valid
.sym 49167 soc.simpleuart.recv_buf_data[2]
.sym 49170 resetn
.sym 49172 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 49176 iomem_wstrb[3]
.sym 49177 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 49178 iomem_wstrb[2]
.sym 49179 iomem_wstrb[1]
.sym 49183 soc.simpleuart.recv_pattern[1]
.sym 49191 soc.simpleuart.recv_pattern[2]
.sym 49192 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 49193 CLK12$SB_IO_IN_$glb_clk
.sym 49194 resetn_SB_LUT4_I3_O_$glb_sr
.sym 49195 soc.spimemio.buffer[21]
.sym 49196 soc.spimemio.buffer[23]
.sym 49198 flash_io2_di_SB_LUT4_I2_O
.sym 49199 soc.spimemio.buffer[20]
.sym 49200 flash_io0_di_SB_LUT4_I2_1_I1_SB_LUT4_O_I3
.sym 49201 soc.spimemio.buffer[17]
.sym 49202 flash_io3_di_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 49206 soc.cpu.prefetched_high_word_SB_LUT4_I1_O
.sym 49210 resetn
.sym 49211 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 49212 soc.simpleuart.recv_buf_valid
.sym 49213 resetn
.sym 49217 iomem_addr[10]
.sym 49218 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 49219 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 49220 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 49221 gpio_led_pmod[4]
.sym 49223 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 49224 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 49225 flash_io0_di_SB_LUT4_I2_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 49226 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 49227 gpio_led_pmod[5]
.sym 49228 soc.simpleuart_reg_div_do[13]
.sym 49230 soc.spimemio.buffer[23]
.sym 49238 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 49239 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 49241 resetn
.sym 49242 iomem_wdata[19]
.sym 49243 iomem_wdata[16]
.sym 49245 soc.simpleuart.recv_buf_data[4]
.sym 49246 soc.simpleuart.recv_buf_valid
.sym 49247 flash_io2_di_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 49254 iomem_wdata[20]
.sym 49255 soc.simpleuart_reg_div_do[2]
.sym 49257 iomem_wdata[22]
.sym 49262 iomem_wstrb[3]
.sym 49263 iomem_wdata[17]
.sym 49265 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 49272 iomem_wdata[22]
.sym 49275 soc.simpleuart.recv_buf_valid
.sym 49276 soc.simpleuart.recv_buf_data[4]
.sym 49281 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 49282 soc.simpleuart_reg_div_do[2]
.sym 49283 flash_io2_di_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 49284 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 49288 iomem_wdata[17]
.sym 49293 iomem_wdata[20]
.sym 49299 iomem_wdata[16]
.sym 49307 iomem_wdata[19]
.sym 49311 iomem_wstrb[3]
.sym 49313 resetn
.sym 49314 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 49315 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 49316 CLK12$SB_IO_IN_$glb_clk
.sym 49317 resetn_SB_LUT4_I3_O_$glb_sr
.sym 49318 flash_io0_di_SB_LUT4_I2_1_I1
.sym 49319 soc.spimem_rdata[17]
.sym 49320 flash_io3_di_SB_LUT4_I2_I1
.sym 49321 soc.spimem_rdata[2]
.sym 49322 soc.spimem_rdata[20]
.sym 49323 soc.spimem_rdata[0]
.sym 49324 flash_clk_SB_LUT4_I2_O
.sym 49325 flash_io3_di_SB_LUT4_I2_O
.sym 49331 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 49332 soc.simpleuart.recv_buf_valid
.sym 49335 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 49340 soc.simpleuart_reg_div_do[20]
.sym 49341 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 49342 soc.cpu.mem_rdata_latched[6]
.sym 49343 soc.spimemio.dout_data[3]
.sym 49344 flash_io2_di_SB_LUT4_I2_O
.sym 49346 soc.spimemio.dout_data[4]
.sym 49347 soc.simpleuart_reg_div_do[0]
.sym 49349 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 49351 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 49352 flash_io0_di_SB_LUT4_I2_1_O_SB_LUT4_I3_O
.sym 49353 soc.spimem_rdata[17]
.sym 49359 soc.spimemio.dout_data[3]
.sym 49360 flash_clk_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 49362 soc.cpu.mem_rdata_q[28]
.sym 49363 soc.spimemio.dout_data[1]
.sym 49365 soc.cpu.mem_xfer
.sym 49367 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 49369 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 49371 soc.simpleuart.recv_buf_data[1]
.sym 49372 soc.spimemio.dout_data[4]
.sym 49374 soc.spimemio.dout_data[5]
.sym 49375 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 49376 soc.simpleuart.recv_buf_valid
.sym 49377 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 49380 soc.spimemio.dout_data[2]
.sym 49390 soc.simpleuart_reg_div_do[4]
.sym 49394 soc.spimemio.dout_data[5]
.sym 49399 soc.spimemio.dout_data[4]
.sym 49404 soc.cpu.mem_xfer
.sym 49405 soc.cpu.mem_rdata_q[28]
.sym 49407 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 49411 soc.spimemio.dout_data[3]
.sym 49417 soc.simpleuart.recv_buf_valid
.sym 49419 soc.simpleuart.recv_buf_data[1]
.sym 49423 soc.spimemio.dout_data[1]
.sym 49429 soc.spimemio.dout_data[2]
.sym 49434 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 49435 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 49436 flash_clk_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 49437 soc.simpleuart_reg_div_do[4]
.sym 49438 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 49439 CLK12$SB_IO_IN_$glb_clk
.sym 49441 flash_io0_di_SB_LUT4_I2_1_O_SB_LUT4_I3_I2
.sym 49442 flash_io0_di_SB_LUT4_I2_1_O_SB_LUT4_I3_I1
.sym 49443 flash_io0_di_SB_LUT4_I2_1_O
.sym 49444 flash_io0_di_SB_LUT4_I2_1_O_SB_LUT4_I3_O
.sym 49445 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 49446 iomem_rdata[5]
.sym 49447 iomem_rdata[4]
.sym 49448 iomem_rdata[14]
.sym 49452 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3
.sym 49454 soc.mem_rdata[25]
.sym 49455 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 49459 soc.simpleuart_reg_div_do[30]
.sym 49461 soc.simpleuart_reg_div_do[3]
.sym 49462 flash_clk$SB_IO_OUT
.sym 49463 resetn
.sym 49464 $PACKER_VCC_NET
.sym 49465 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 49467 soc.spimem_rdata[2]
.sym 49470 soc.cpu.mem_rdata_q[29]
.sym 49471 soc.cpu.mem_rdata_q[27]
.sym 49472 soc.cpu.mem_rdata_q[28]
.sym 49473 flash_clk_SB_LUT4_I2_O
.sym 49475 flash_io3_di_SB_LUT4_I2_O
.sym 49482 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 49483 soc.spimemio.buffer[4]
.sym 49490 soc.spimemio.buffer[5]
.sym 49491 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 49492 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49493 soc.spimemio.buffer[3]
.sym 49494 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 49495 soc.spimemio.buffer[1]
.sym 49496 soc.ram_ready
.sym 49498 soc.simpleuart_reg_div_do[13]
.sym 49500 soc.spimemio.buffer[23]
.sym 49503 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 49504 soc.cpu.mem_rdata_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 49509 soc.simpleuart_reg_div_do[1]
.sym 49515 soc.cpu.mem_rdata_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 49516 soc.ram_ready
.sym 49517 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 49518 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49523 soc.spimemio.buffer[4]
.sym 49527 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 49529 soc.simpleuart_reg_div_do[13]
.sym 49536 soc.spimemio.buffer[3]
.sym 49539 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 49540 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 49541 soc.simpleuart_reg_div_do[1]
.sym 49542 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 49546 soc.spimemio.buffer[23]
.sym 49551 soc.spimemio.buffer[1]
.sym 49557 soc.spimemio.buffer[5]
.sym 49561 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 49562 CLK12$SB_IO_IN_$glb_clk
.sym 49564 flash_clk_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 49565 iomem_rdata[8]
.sym 49566 flash_csb_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 49567 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 49568 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 49569 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 49570 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I0
.sym 49571 flash_csb_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 49574 iomem_wdata[22]
.sym 49576 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 49578 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 49580 soc.simpleuart_reg_div_do[16]
.sym 49582 soc.spimemio.dout_data[1]
.sym 49583 soc.simpleuart_reg_div_do[26]
.sym 49585 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 49587 iomem_wdata[18]
.sym 49588 gpio_led_pmod[2]
.sym 49590 soc.mem_rdata[29]
.sym 49591 soc.spimem_rdata[3]
.sym 49592 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 49594 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 49595 soc.mem_rdata[30]
.sym 49607 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 49609 iomem_rdata[23]
.sym 49610 iomem_rdata[1]
.sym 49611 soc.spimem_rdata[1]
.sym 49613 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 49616 soc.cpu.mem_rdata_SB_LUT4_O_7_I3
.sym 49617 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 49618 soc.spimem_rdata[23]
.sym 49619 soc.mem_rdata[30]
.sym 49621 iomem_ready_SB_LUT4_I1_O
.sym 49623 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 49624 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 49625 flash_io3_di_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 49626 soc.cpu.mem_xfer
.sym 49627 soc.cpu.mem_rdata_SB_LUT4_O_7_I2
.sym 49628 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 49629 iomem_ready_SB_LUT4_I1_O
.sym 49632 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 49634 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 49636 soc.cpu.mem_rdata_q[8]
.sym 49639 soc.cpu.mem_xfer
.sym 49640 soc.cpu.mem_rdata_q[8]
.sym 49641 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 49644 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 49647 flash_io3_di_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 49650 iomem_ready_SB_LUT4_I1_O
.sym 49651 iomem_rdata[1]
.sym 49652 soc.spimem_rdata[1]
.sym 49653 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 49656 iomem_ready_SB_LUT4_I1_O
.sym 49657 soc.cpu.mem_rdata_SB_LUT4_O_7_I3
.sym 49658 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 49659 soc.cpu.mem_rdata_SB_LUT4_O_7_I2
.sym 49663 soc.mem_rdata[30]
.sym 49668 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 49669 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 49670 iomem_ready_SB_LUT4_I1_O
.sym 49671 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 49674 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 49675 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 49676 iomem_ready_SB_LUT4_I1_O
.sym 49677 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 49681 soc.spimem_rdata[23]
.sym 49682 iomem_ready_SB_LUT4_I1_O
.sym 49683 iomem_rdata[23]
.sym 49684 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 49685 CLK12$SB_IO_IN_$glb_clk
.sym 49687 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 49688 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 49689 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 49690 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49691 flash_io2_di_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 49692 flash_io2_di_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 49693 soc.cpu.mem_rdata_SB_LUT4_O_2_I0
.sym 49694 soc.spimem_rdata[21]
.sym 49695 $PACKER_GND_NET
.sym 49696 soc.spimemio.dout_data[2]
.sym 49700 soc.mem_rdata[24]
.sym 49701 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 49702 soc.mem_rdata[17]
.sym 49703 soc.simpleuart_reg_div_do[29]
.sym 49704 soc.cpu.mem_rdata_SB_LUT4_O_7_I3
.sym 49707 iomem_addr[8]
.sym 49709 iomem_addr[10]
.sym 49711 gpio_led_g[2]
.sym 49712 soc.simpleuart.send_dummy_SB_LUT4_I3_O
.sym 49713 soc.cpu.mem_rdata_q[16]
.sym 49714 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 49715 iomem_ready_SB_LUT4_I1_O
.sym 49716 soc.cpu.mem_rdata_q[14]
.sym 49717 soc.mem_rdata[21]
.sym 49718 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_O_I2
.sym 49719 soc.cpu.mem_xfer
.sym 49720 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 49722 soc.cpu.mem_rdata_q[8]
.sym 49729 flash_io3_di_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 49730 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 49732 iomem_ready_SB_LUT4_I1_O
.sym 49733 iomem_ready_SB_LUT4_I1_O
.sym 49736 soc.cpu.mem_rdata_q[30]
.sym 49737 gpio_led_g[2]
.sym 49739 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 49740 soc.cpu.mem_rdata_q[29]
.sym 49741 gpio_led_pmod[3]
.sym 49746 flash_io3_di_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 49747 flash_io3_di_SB_LUT4_I2_O
.sym 49748 gpio_led_pmod[2]
.sym 49750 soc.mem_rdata[29]
.sym 49751 soc.spimem_rdata[3]
.sym 49752 soc.cpu.mem_xfer
.sym 49753 iomem_rdata[3]
.sym 49755 soc.mem_rdata[30]
.sym 49756 gpio_led_g[4]
.sym 49759 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 49761 soc.mem_rdata[29]
.sym 49762 soc.cpu.mem_xfer
.sym 49763 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 49764 soc.cpu.mem_rdata_q[29]
.sym 49768 gpio_led_pmod[3]
.sym 49773 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 49774 soc.spimem_rdata[3]
.sym 49775 iomem_rdata[3]
.sym 49776 iomem_ready_SB_LUT4_I1_O
.sym 49781 gpio_led_g[4]
.sym 49785 soc.mem_rdata[30]
.sym 49786 soc.cpu.mem_xfer
.sym 49787 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 49788 soc.cpu.mem_rdata_q[30]
.sym 49791 flash_io3_di_SB_LUT4_I2_O
.sym 49792 iomem_ready_SB_LUT4_I1_O
.sym 49793 flash_io3_di_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 49794 flash_io3_di_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 49797 gpio_led_g[2]
.sym 49806 gpio_led_pmod[2]
.sym 49807 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 49808 CLK12$SB_IO_IN_$glb_clk
.sym 49809 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 49810 flash_clk_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 49811 soc.mem_rdata[21]
.sym 49812 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 49813 soc.mem_rdata[30]
.sym 49814 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_I3
.sym 49815 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 49816 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2
.sym 49817 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 49822 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 49823 soc.cpu.mem_rdata_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 49824 soc.mem_rdata[24]
.sym 49830 gpio_led_r[5]
.sym 49831 iomem_addr[12]
.sym 49833 iomem_addr[4]
.sym 49834 soc.cpu.mem_rdata_q[12]
.sym 49835 soc.cpu.mem_rdata_q[19]
.sym 49836 flash_io2_di_SB_LUT4_I2_O
.sym 49838 soc.cpu.mem_rdata_q[11]
.sym 49839 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2
.sym 49840 soc.cpu.mem_rdata_q[26]
.sym 49841 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_O_I2
.sym 49842 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 49844 flash_io0_di_SB_LUT4_I2_1_O_SB_LUT4_I3_O
.sym 49845 soc.cpu.mem_rdata_latched[6]
.sym 49852 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 49853 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 49854 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 49855 soc.cpu.mem_rdata_q[3]
.sym 49856 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_O_I2
.sym 49858 soc.cpu.mem_rdata_q[30]
.sym 49860 soc.cpu.mem_rdata_q[21]
.sym 49861 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 49863 soc.cpu.mem_xfer
.sym 49864 soc.cpu.mem_rdata_q[5]
.sym 49866 soc.cpu.mem_rdata_q[9]
.sym 49868 soc.mem_rdata[21]
.sym 49869 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 49871 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_I3
.sym 49876 soc.cpu.mem_la_secondword
.sym 49877 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 49878 soc.mem_rdata[30]
.sym 49879 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3
.sym 49880 soc.cpu.mem_rdata_q[4]
.sym 49884 soc.cpu.mem_rdata_q[3]
.sym 49885 soc.cpu.mem_xfer
.sym 49886 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 49887 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_O_I2
.sym 49890 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 49891 soc.cpu.mem_la_secondword
.sym 49892 soc.cpu.mem_rdata_q[30]
.sym 49893 soc.mem_rdata[30]
.sym 49896 soc.cpu.mem_rdata_q[5]
.sym 49897 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 49898 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 49899 soc.cpu.mem_xfer
.sym 49902 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3
.sym 49903 soc.cpu.mem_la_secondword
.sym 49905 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_I3
.sym 49908 soc.cpu.mem_rdata_q[4]
.sym 49909 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 49910 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 49911 soc.cpu.mem_xfer
.sym 49914 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 49915 soc.cpu.mem_rdata_q[9]
.sym 49916 soc.cpu.mem_xfer
.sym 49917 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 49920 soc.cpu.mem_rdata_q[21]
.sym 49921 soc.cpu.mem_xfer
.sym 49922 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 49923 soc.mem_rdata[21]
.sym 49926 soc.mem_rdata[21]
.sym 49930 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 49931 CLK12$SB_IO_IN_$glb_clk
.sym 49933 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2
.sym 49934 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2
.sym 49935 soc.cpu.mem_xfer_SB_LUT4_O_I1
.sym 49936 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 49937 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2
.sym 49938 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 49939 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3
.sym 49940 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 49946 soc.cpu.mem_rdata_q[21]
.sym 49948 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 49949 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 49950 soc.mem_rdata[25]
.sym 49952 soc.cpu.mem_rdata_SB_LUT4_O_1_I1
.sym 49954 soc.mem_rdata[21]
.sym 49956 soc.cpu.mem_rdata_q[20]
.sym 49957 soc.cpu.mem_rdata_q[10]
.sym 49958 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2
.sym 49959 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 49960 soc.cpu.mem_16bit_buffer[4]
.sym 49962 soc.cpu.mem_16bit_buffer[2]
.sym 49963 soc.cpu.mem_rdata_latched[3]
.sym 49964 soc.cpu.mem_rdata_q[28]
.sym 49965 soc.mem_rdata[16]
.sym 49966 soc.cpu.mem_la_secondword
.sym 49967 soc.cpu.mem_rdata_q[2]
.sym 49968 soc.cpu.mem_rdata_q[27]
.sym 49974 soc.cpu.mem_rdata_q[2]
.sym 49975 soc.cpu.mem_la_secondword
.sym 49976 soc.cpu.mem_16bit_buffer[4]
.sym 49978 soc.cpu.mem_16bit_buffer[2]
.sym 49979 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3
.sym 49981 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 49982 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3
.sym 49983 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3
.sym 49984 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 49985 soc.cpu.mem_do_rinst
.sym 49986 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3
.sym 49987 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 49989 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 49990 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2
.sym 49991 soc.cpu.mem_xfer
.sym 49992 soc.cpu.mem_xfer_SB_LUT4_O_I1
.sym 49993 soc.cpu.prefetched_high_word_SB_LUT4_I1_O
.sym 49994 soc.cpu.mem_16bit_buffer[6]
.sym 49996 soc.cpu.mem_16bit_buffer[3]
.sym 49997 soc.mem_valid
.sym 49998 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 49999 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2
.sym 50001 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 50002 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2
.sym 50003 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2
.sym 50007 soc.cpu.mem_rdata_q[2]
.sym 50008 soc.cpu.mem_xfer
.sym 50009 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 50010 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 50013 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3
.sym 50014 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2
.sym 50015 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 50016 soc.cpu.mem_16bit_buffer[2]
.sym 50019 soc.cpu.mem_16bit_buffer[4]
.sym 50020 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 50021 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2
.sym 50022 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3
.sym 50025 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 50026 soc.cpu.mem_16bit_buffer[6]
.sym 50027 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2
.sym 50028 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3
.sym 50031 soc.cpu.mem_xfer_SB_LUT4_O_I1
.sym 50032 soc.cpu.prefetched_high_word_SB_LUT4_I1_O
.sym 50033 soc.cpu.mem_do_rinst
.sym 50034 soc.mem_valid
.sym 50037 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 50038 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 50039 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 50040 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 50043 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 50044 soc.cpu.mem_la_secondword
.sym 50046 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 50049 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3
.sym 50050 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2
.sym 50051 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 50052 soc.cpu.mem_16bit_buffer[3]
.sym 50056 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I3_SB_LUT4_I2_I3
.sym 50057 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 50058 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 50059 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I2_I3
.sym 50060 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2
.sym 50061 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 50062 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 50063 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 50066 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 50068 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3
.sym 50069 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3
.sym 50070 soc.mem_rdata[17]
.sym 50071 soc.cpu.mem_do_rinst
.sym 50073 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 50078 soc.mem_rdata[22]
.sym 50080 soc.cpu.mem_16bit_buffer[6]
.sym 50081 soc.cpu.mem_rdata_latched[4]
.sym 50082 soc.cpu.mem_16bit_buffer[3]
.sym 50083 soc.mem_valid
.sym 50084 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 50085 soc.cpu.mem_xfer
.sym 50086 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 50087 soc.mem_rdata[24]
.sym 50088 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 50091 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 50098 soc.mem_rdata[26]
.sym 50099 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 50100 soc.mem_rdata[17]
.sym 50101 soc.cpu.mem_xfer
.sym 50103 soc.cpu.mem_rdata_q[17]
.sym 50104 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 50105 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 50106 soc.cpu.mem_rdata_q[12]
.sym 50107 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 50108 soc.cpu.mem_rdata_q[1]
.sym 50109 soc.cpu.mem_la_secondword
.sym 50111 soc.cpu.mem_rdata_q[0]
.sym 50112 soc.cpu.mem_rdata_q[26]
.sym 50113 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I3_SB_LUT4_I2_I3
.sym 50116 flash_io0_di_SB_LUT4_I2_1_O_SB_LUT4_I3_O
.sym 50119 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 50120 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I3
.sym 50122 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 50123 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 50125 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_O_I2
.sym 50126 soc.cpu.mem_16bit_buffer[15]
.sym 50130 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 50131 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 50133 soc.cpu.mem_la_secondword
.sym 50136 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_O_I2
.sym 50137 soc.cpu.mem_xfer
.sym 50138 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 50139 soc.cpu.mem_rdata_q[1]
.sym 50142 soc.cpu.mem_rdata_q[12]
.sym 50144 soc.cpu.mem_xfer
.sym 50145 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 50148 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 50149 soc.cpu.mem_rdata_q[17]
.sym 50150 soc.mem_rdata[17]
.sym 50151 soc.cpu.mem_xfer
.sym 50154 soc.cpu.mem_16bit_buffer[15]
.sym 50155 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 50156 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 50157 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 50160 soc.cpu.mem_la_secondword
.sym 50161 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I3_SB_LUT4_I2_I3
.sym 50162 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I3
.sym 50166 soc.cpu.mem_rdata_q[26]
.sym 50167 soc.mem_rdata[26]
.sym 50168 soc.cpu.mem_xfer
.sym 50169 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 50172 soc.cpu.mem_rdata_q[0]
.sym 50173 soc.cpu.mem_xfer
.sym 50174 flash_io0_di_SB_LUT4_I2_1_O_SB_LUT4_I3_O
.sym 50175 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 50179 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_I2_I3
.sym 50180 soc.cpu.mem_16bit_buffer[4]
.sym 50181 soc.cpu.mem_16bit_buffer[2]
.sym 50182 soc.cpu.mem_16bit_buffer[12]
.sym 50183 soc.cpu.mem_16bit_buffer[0]
.sym 50184 soc.cpu.mem_16bit_buffer[15]
.sym 50185 soc.cpu.mem_16bit_buffer[6]
.sym 50186 soc.cpu.mem_16bit_buffer[3]
.sym 50189 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 50192 soc.mem_rdata[26]
.sym 50193 iomem_addr[7]
.sym 50195 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 50199 soc.cpu.mem_la_secondword
.sym 50202 gpio_led_g[0]
.sym 50203 soc.mem_rdata[21]
.sym 50204 soc.cpu.mem_rdata_q[16]
.sym 50205 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 50206 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_O_I2
.sym 50207 iomem_ready_SB_LUT4_I1_O
.sym 50208 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 50209 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 50210 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I3_SB_LUT4_I2_O
.sym 50211 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_O_I2
.sym 50214 soc.cpu.mem_xfer
.sym 50222 soc.cpu.mem_rdata_latched[2]
.sym 50225 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 50229 soc.cpu.mem_rdata_q[10]
.sym 50230 soc.cpu.mem_rdata_latched[1]
.sym 50231 soc.cpu.mem_rdata_q[1]
.sym 50235 soc.cpu.mem_rdata_latched[3]
.sym 50238 soc.cpu.mem_xfer
.sym 50241 soc.cpu.mem_rdata_latched[4]
.sym 50242 soc.cpu.mem_rdata_latched[0]
.sym 50243 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 50245 soc.cpu.mem_xfer
.sym 50246 soc.cpu.mem_rdata_latched[6]
.sym 50249 soc.cpu.mem_rdata_q[2]
.sym 50250 soc.cpu.mem_rdata_q[0]
.sym 50253 soc.cpu.mem_xfer
.sym 50254 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 50255 soc.cpu.mem_rdata_q[10]
.sym 50256 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 50259 soc.cpu.mem_rdata_q[0]
.sym 50260 soc.cpu.mem_rdata_q[2]
.sym 50262 soc.cpu.mem_rdata_q[1]
.sym 50266 soc.cpu.mem_rdata_latched[6]
.sym 50273 soc.cpu.mem_rdata_latched[1]
.sym 50280 soc.cpu.mem_rdata_latched[4]
.sym 50284 soc.cpu.mem_rdata_latched[2]
.sym 50289 soc.cpu.mem_rdata_latched[0]
.sym 50298 soc.cpu.mem_rdata_latched[3]
.sym 50299 soc.cpu.mem_xfer
.sym 50300 CLK12$SB_IO_IN_$glb_clk
.sym 50302 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 50303 soc.mem_valid
.sym 50304 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 50305 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 50306 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 50307 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 50308 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I1_O
.sym 50309 soc.cpu.trap_SB_LUT4_I1_I3
.sym 50314 iomem_addr[5]
.sym 50318 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 50326 soc.cpu.prefetched_high_word_SB_LUT4_I1_O
.sym 50327 soc.cpu.mem_rdata_q[6]
.sym 50328 soc.cpu.pcpi_rs1[1]
.sym 50331 soc.cpu.mem_rdata_q[19]
.sym 50332 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 50333 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_O_I2
.sym 50335 soc.cpu.trap
.sym 50336 flash_io0_di_SB_LUT4_I2_1_O_SB_LUT4_I3_O
.sym 50337 soc.mem_rdata[27]
.sym 50343 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_I2_I3
.sym 50345 soc.cpu.mem_state[1]
.sym 50346 soc.cpu.mem_do_wdata
.sym 50348 soc.cpu.mem_state_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 50349 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 50351 soc.cpu.mem_state_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 50354 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 50355 soc.cpu.mem_xfer
.sym 50356 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 50357 soc.cpu.mem_la_secondword
.sym 50358 soc.cpu.mem_do_rinst
.sym 50359 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3
.sym 50361 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 50362 soc.cpu.mem_state[0]
.sym 50365 soc.cpu.trap_SB_LUT4_I3_O
.sym 50366 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 50368 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 50369 soc.cpu.mem_state[1]
.sym 50370 soc.cpu.mem_state[0]
.sym 50371 soc.cpu.mem_la_read
.sym 50372 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 50373 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 50376 soc.cpu.trap_SB_LUT4_I3_O
.sym 50377 soc.cpu.mem_xfer
.sym 50378 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 50379 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 50382 soc.cpu.mem_la_read
.sym 50383 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 50384 soc.cpu.mem_do_wdata
.sym 50385 soc.cpu.mem_state[0]
.sym 50388 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 50389 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 50391 soc.cpu.mem_state[1]
.sym 50394 soc.cpu.mem_state_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 50396 soc.cpu.mem_state_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 50400 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3
.sym 50401 soc.cpu.mem_la_secondword
.sym 50402 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_I2_I3
.sym 50406 soc.cpu.mem_la_read
.sym 50407 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 50408 soc.cpu.mem_xfer
.sym 50409 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 50412 soc.cpu.mem_state[0]
.sym 50413 soc.cpu.mem_state[1]
.sym 50418 soc.cpu.mem_state[0]
.sym 50419 soc.cpu.mem_state[1]
.sym 50420 soc.cpu.mem_xfer
.sym 50421 soc.cpu.mem_do_rinst
.sym 50422 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 50423 CLK12$SB_IO_IN_$glb_clk
.sym 50424 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 50425 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 50426 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 50427 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 50428 soc.cpu.mem_la_read_SB_LUT4_O_I1
.sym 50429 soc.cpu.mem_la_read
.sym 50430 soc.cpu.last_mem_valid
.sym 50431 soc.cpu.trap_SB_LUT4_I3_O
.sym 50432 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 50437 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 50439 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 50440 soc.cpu.mem_xfer
.sym 50441 resetn
.sym 50442 soc.cpu.trap_SB_LUT4_I1_I3
.sym 50443 soc.cpu.mem_state[1]
.sym 50444 iomem_wdata[11]
.sym 50446 soc.mem_valid
.sym 50449 soc.cpu.mem_rdata_q[27]
.sym 50453 soc.cpu.mem_la_secondword
.sym 50454 soc.cpu.trap_SB_LUT4_I3_O
.sym 50455 soc.cpu.pcpi_rs1[0]
.sym 50456 soc.cpu.mem_rdata_q[28]
.sym 50457 soc.cpu.decoded_imm[3]
.sym 50458 soc.cpu.pcpi_rs1[0]
.sym 50459 soc.cpu.mem_rdata_q[25]
.sym 50466 soc.cpu.prefetched_high_word_SB_LUT4_I1_O
.sym 50467 soc.cpu.mem_do_rdata
.sym 50468 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 50469 soc.cpu.mem_do_rinst
.sym 50472 soc.cpu.mem_la_secondword
.sym 50473 soc.cpu.mem_do_wdata
.sym 50475 soc.cpu.mem_do_rdata
.sym 50476 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_O_I2
.sym 50477 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 50479 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 50480 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 50481 soc.cpu.trap_SB_LUT4_I1_I3
.sym 50482 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 50484 soc.cpu.mem_xfer
.sym 50487 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 50488 soc.cpu.trap_SB_LUT4_I3_O
.sym 50490 soc.cpu.mem_xfer
.sym 50494 soc.cpu.mem_la_read
.sym 50496 flash_io0_di_SB_LUT4_I2_1_O_SB_LUT4_I3_O
.sym 50499 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 50500 soc.cpu.mem_do_rinst
.sym 50501 soc.cpu.trap_SB_LUT4_I1_I3
.sym 50502 soc.cpu.mem_do_wdata
.sym 50505 soc.cpu.mem_do_rdata
.sym 50507 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 50512 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_O_I2
.sym 50513 soc.cpu.mem_la_secondword
.sym 50514 flash_io0_di_SB_LUT4_I2_1_O_SB_LUT4_I3_O
.sym 50517 soc.cpu.mem_do_rdata
.sym 50518 soc.cpu.prefetched_high_word_SB_LUT4_I1_O
.sym 50519 soc.cpu.mem_la_read
.sym 50520 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 50529 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 50530 soc.cpu.mem_xfer
.sym 50531 soc.cpu.mem_la_read
.sym 50532 soc.cpu.mem_do_rdata
.sym 50538 soc.cpu.mem_la_read
.sym 50541 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 50542 soc.cpu.trap_SB_LUT4_I3_O
.sym 50543 soc.cpu.mem_xfer
.sym 50545 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 50546 CLK12$SB_IO_IN_$glb_clk
.sym 50547 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 50548 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 50550 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 50551 soc.cpu.mem_la_firstword_xfer
.sym 50552 soc.cpu.trap
.sym 50553 soc.cpu.mem_la_firstword_reg
.sym 50554 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D
.sym 50555 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I2
.sym 50560 iomem_wstrb[1]
.sym 50562 iomem_addr[11]
.sym 50563 soc.cpu.mem_do_rinst
.sym 50564 iomem_wstrb[2]
.sym 50565 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 50566 iomem_wstrb[3]
.sym 50568 resetn
.sym 50572 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 50573 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 50574 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 50575 soc.mem_rdata[24]
.sym 50576 iomem_wdata[27]
.sym 50577 soc.cpu.mem_xfer
.sym 50578 soc.cpu.cpu_state[6]
.sym 50580 soc.cpu.trap_SB_LUT4_I3_O
.sym 50581 soc.cpu.decoded_imm[3]
.sym 50582 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 50583 soc.cpu.decoded_imm_j[22]
.sym 50589 soc.cpu.mem_rdata_q[30]
.sym 50590 soc.cpu.clear_prefetched_high_word
.sym 50591 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.sym 50592 soc.cpu.mem_rdata_q[29]
.sym 50593 soc.cpu.clear_prefetched_high_word
.sym 50594 soc.cpu.mem_rdata_q[4]
.sym 50595 soc.cpu.trap_SB_LUT4_I3_O
.sym 50596 soc.cpu.mem_rdata_q[31]
.sym 50597 soc.cpu.mem_rdata_q[6]
.sym 50598 soc.cpu.mem_rdata_q[5]
.sym 50599 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 50600 soc.cpu.mem_rdata_q[3]
.sym 50602 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 50603 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_O_I2
.sym 50604 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 50606 soc.cpu.prefetched_high_word
.sym 50611 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 50614 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 50615 soc.cpu.pcpi_rs1[0]
.sym 50616 soc.cpu.mem_rdata_q[28]
.sym 50617 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 50618 soc.cpu.pcpi_rs1[1]
.sym 50619 soc.cpu.mem_rdata_q[25]
.sym 50620 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 50622 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 50623 soc.cpu.clear_prefetched_high_word
.sym 50625 soc.cpu.prefetched_high_word
.sym 50629 soc.cpu.trap_SB_LUT4_I3_O
.sym 50630 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 50634 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 50635 soc.cpu.clear_prefetched_high_word
.sym 50636 soc.cpu.trap_SB_LUT4_I3_O
.sym 50640 soc.cpu.pcpi_rs1[0]
.sym 50641 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 50642 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_O_I2
.sym 50643 soc.cpu.pcpi_rs1[1]
.sym 50646 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 50647 soc.cpu.mem_rdata_q[31]
.sym 50648 soc.cpu.mem_rdata_q[30]
.sym 50649 soc.cpu.mem_rdata_q[29]
.sym 50652 soc.cpu.mem_rdata_q[6]
.sym 50653 soc.cpu.mem_rdata_q[28]
.sym 50654 soc.cpu.mem_rdata_q[4]
.sym 50655 soc.cpu.mem_rdata_q[5]
.sym 50658 soc.cpu.mem_rdata_q[3]
.sym 50659 soc.cpu.mem_rdata_q[25]
.sym 50660 soc.cpu.mem_rdata_q[5]
.sym 50661 soc.cpu.mem_rdata_q[6]
.sym 50664 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 50665 soc.cpu.mem_rdata_q[28]
.sym 50666 soc.cpu.mem_rdata_q[4]
.sym 50667 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 50668 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.sym 50669 CLK12$SB_IO_IN_$glb_clk
.sym 50670 soc.cpu.clear_prefetched_high_word
.sym 50671 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2
.sym 50672 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 50673 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 50674 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 50675 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 50676 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 50677 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 50678 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I2
.sym 50681 soc.cpu.instr_rdinstrh
.sym 50685 iomem_wdata[31]
.sym 50686 soc.cpu.mem_la_firstword_xfer
.sym 50687 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 50688 soc.cpu.next_pc[3]
.sym 50689 soc.cpu.clear_prefetched_high_word
.sym 50691 gpio_led_b[3]
.sym 50692 soc.cpu.instr_lui
.sym 50693 gpio_led_b[0]
.sym 50695 soc.cpu.decoded_imm_j[16]
.sym 50697 soc.cpu.instr_retirq
.sym 50699 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_O_I2
.sym 50700 soc.cpu.irq_state[0]
.sym 50701 soc.cpu.instr_rdcycleh
.sym 50703 soc.mem_rdata[21]
.sym 50704 soc.cpu.instr_retirq
.sym 50706 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 50725 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_O_I2
.sym 50727 soc.cpu.mem_wordsize[1]
.sym 50730 soc.cpu.pcpi_rs1[0]
.sym 50733 soc.cpu.pcpi_rs1[1]
.sym 50737 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 50738 soc.cpu.pcpi_rs1[0]
.sym 50740 soc.cpu.pcpi_rs1[1]
.sym 50742 soc.cpu.mem_wordsize[2]
.sym 50763 soc.cpu.mem_wordsize[2]
.sym 50764 soc.cpu.mem_wordsize[1]
.sym 50765 soc.cpu.pcpi_rs1[1]
.sym 50766 soc.cpu.pcpi_rs1[0]
.sym 50769 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_O_I2
.sym 50770 soc.cpu.pcpi_rs1[0]
.sym 50771 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 50772 soc.cpu.pcpi_rs1[1]
.sym 50794 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3
.sym 50795 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I2
.sym 50796 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 50797 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3
.sym 50798 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 50799 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3
.sym 50800 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 50801 soc.cpu.reg_out[0]
.sym 50802 iomem_addr[13]
.sym 50804 soc.cpu.instr_maskirq
.sym 50806 soc.cpu.cpu_state[4]
.sym 50807 soc.cpu.cpu_state[6]
.sym 50809 soc.mem_rdata[23]
.sym 50811 $PACKER_GND_NET
.sym 50813 soc.cpu.next_pc[10]
.sym 50814 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 50816 gpio_led_b[1]
.sym 50817 soc.cpu.cpu_state[4]
.sym 50819 soc.cpu.pcpi_rs1[1]
.sym 50820 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 50821 soc.cpu.cpu_state[6]
.sym 50822 gpio_led_b[7]
.sym 50823 soc.cpu.cpu_state[2]
.sym 50824 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 50825 soc.mem_rdata[27]
.sym 50826 soc.cpu.pcpi_rs1[1]
.sym 50827 soc.cpu.mem_rdata_q[26]
.sym 50828 soc.cpu.mem_wordsize[2]
.sym 50829 soc.cpu.instr_rdcycleh
.sym 50835 soc.cpu.pcpi_rs1[1]
.sym 50837 soc.cpu.cpu_state[6]
.sym 50838 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 50842 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 50843 soc.cpu.mem_wordsize[1]
.sym 50846 soc.mem_rdata[25]
.sym 50847 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I2
.sym 50848 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3
.sym 50849 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0
.sym 50850 soc.mem_rdata[17]
.sym 50856 soc.cpu.pcpi_rs1[0]
.sym 50857 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 50898 soc.cpu.pcpi_rs1[0]
.sym 50899 soc.mem_rdata[17]
.sym 50900 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 50901 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 50904 soc.mem_rdata[25]
.sym 50905 soc.cpu.mem_wordsize[1]
.sym 50906 soc.cpu.pcpi_rs1[1]
.sym 50907 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 50910 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I2
.sym 50911 soc.cpu.cpu_state[6]
.sym 50912 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0
.sym 50913 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3
.sym 50915 CLK12$SB_IO_IN_$glb_clk
.sym 50916 resetn_SB_LUT4_I3_O_$glb_sr
.sym 50917 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 50918 soc.cpu.next_pc[6]
.sym 50919 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I2
.sym 50920 soc.cpu.reg_out[6]
.sym 50921 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0
.sym 50922 soc.cpu.reg_out[5]
.sym 50923 soc.cpu.reg_out[2]
.sym 50924 soc.cpu.reg_out[4]
.sym 50926 iomem_wdata[27]
.sym 50928 soc.cpu.pcpi_rs1[15]
.sym 50929 soc.cpu.mem_wordsize[1]
.sym 50934 soc.cpu.mem_wordsize[1]
.sym 50935 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 50936 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 50937 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 50939 iomem_wdata[8]
.sym 50940 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 50942 soc.cpu.pcpi_rs1[0]
.sym 50943 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 50944 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I0_SB_LUT4_O_I1
.sym 50945 soc.cpu.decoded_imm[3]
.sym 50946 soc.cpu.instr_timer
.sym 50947 soc.cpu.mem_rdata_q[27]
.sym 50948 soc.cpu.instr_maskirq
.sym 50949 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 50951 soc.cpu.instr_rdinstrh
.sym 50952 soc.cpu.irq_pending[0]
.sym 50959 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 50963 soc.cpu.reg_pc[0]
.sym 50964 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 50965 soc.cpu.reg_next_pc[5]
.sym 50967 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 50968 soc.cpu.mem_rdata_q[21]
.sym 50969 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 50970 soc.cpu.mem_rdata_q[20]
.sym 50971 soc.cpu.instr_rdinstrh_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 50974 soc.cpu.irq_pending[1]
.sym 50975 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 50976 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 50977 soc.cpu.reg_next_pc[2]
.sym 50978 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 50980 soc.cpu.reg_out[2]
.sym 50981 soc.cpu.reg_out[4]
.sym 50984 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 50985 soc.cpu.reg_next_pc[4]
.sym 50986 soc.cpu.decoded_imm[0]
.sym 50987 soc.cpu.reg_out[5]
.sym 50989 soc.cpu.cpu_state[2]
.sym 50991 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 50992 soc.cpu.reg_next_pc[5]
.sym 50993 soc.cpu.reg_out[5]
.sym 50997 soc.cpu.mem_rdata_q[21]
.sym 50998 soc.cpu.instr_rdinstrh_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 50999 soc.cpu.mem_rdata_q[20]
.sym 51000 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 51003 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 51004 soc.cpu.reg_next_pc[2]
.sym 51005 soc.cpu.reg_out[2]
.sym 51009 soc.cpu.mem_rdata_q[21]
.sym 51010 soc.cpu.instr_rdinstrh_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 51012 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 51015 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 51017 soc.cpu.irq_pending[1]
.sym 51018 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 51021 soc.cpu.reg_pc[0]
.sym 51023 soc.cpu.decoded_imm[0]
.sym 51027 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51029 soc.cpu.cpu_state[2]
.sym 51030 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51033 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 51034 soc.cpu.reg_next_pc[4]
.sym 51035 soc.cpu.reg_out[4]
.sym 51037 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 51038 CLK12$SB_IO_IN_$glb_clk
.sym 51040 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I0
.sym 51041 soc.cpu.next_pc[20]
.sym 51042 soc.cpu.reg_out[3]
.sym 51044 soc.cpu.reg_out[14]
.sym 51045 soc.cpu.reg_out[10]
.sym 51047 soc.cpu.reg_out[7]
.sym 51049 soc.cpu.reg_out[5]
.sym 51050 soc.cpu.reg_out[5]
.sym 51052 soc.cpu.next_pc[5]
.sym 51055 soc.cpu.reg_out[6]
.sym 51056 soc.cpu.instr_rdinstrh
.sym 51058 soc.cpu.next_pc[2]
.sym 51059 iomem_wdata[21]
.sym 51060 soc.cpu.instr_rdcycleh
.sym 51062 $PACKER_VCC_NET
.sym 51063 soc.cpu.decoded_imm_j[8]
.sym 51064 soc.cpu.decoded_imm[16]
.sym 51065 soc.cpu.reg_out[14]
.sym 51066 soc.cpu.instr_sb_SB_LUT4_I0_I3
.sym 51067 soc.cpu.instr_lb_SB_LUT4_I2_I1
.sym 51068 soc.cpu.next_pc[7]
.sym 51069 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1
.sym 51070 soc.cpu.cpu_state[6]
.sym 51071 soc.cpu.reg_out[7]
.sym 51072 soc.cpu.irq_pending[5]
.sym 51073 soc.cpu.decoded_imm[3]
.sym 51074 soc.cpu.reg_next_pc[23]
.sym 51075 soc.cpu.next_pc[4]
.sym 51081 soc.cpu.cpu_state[3]
.sym 51082 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 51088 soc.cpu.cpu_state[4]
.sym 51089 soc.cpu.cpu_state[3]
.sym 51090 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 51092 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 51094 soc.cpu.reg_out[12]
.sym 51095 soc.cpu.reg_next_pc[14]
.sym 51097 soc.cpu.mem_rdata_q[26]
.sym 51098 soc.cpu.pcpi_rs1[1]
.sym 51100 soc.cpu.reg_next_pc[12]
.sym 51101 soc.cpu.reg_out[14]
.sym 51102 soc.cpu.reg_next_pc[21]
.sym 51103 soc.cpu.pcpi_rs1[2]
.sym 51105 soc.cpu.reg_out[21]
.sym 51107 soc.cpu.mem_rdata_q[27]
.sym 51108 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51109 soc.cpu.reg_next_pc[7]
.sym 51110 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51111 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 51112 soc.cpu.reg_out[7]
.sym 51114 soc.cpu.mem_rdata_q[26]
.sym 51115 soc.cpu.mem_rdata_q[27]
.sym 51117 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 51120 soc.cpu.mem_rdata_q[27]
.sym 51121 soc.cpu.mem_rdata_q[26]
.sym 51122 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 51126 soc.cpu.reg_out[14]
.sym 51127 soc.cpu.reg_next_pc[14]
.sym 51128 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 51132 soc.cpu.cpu_state[4]
.sym 51133 soc.cpu.cpu_state[3]
.sym 51134 soc.cpu.pcpi_rs1[1]
.sym 51135 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51139 soc.cpu.reg_next_pc[21]
.sym 51140 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 51141 soc.cpu.reg_out[21]
.sym 51144 soc.cpu.reg_next_pc[12]
.sym 51145 soc.cpu.reg_out[12]
.sym 51147 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 51150 soc.cpu.reg_out[7]
.sym 51151 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 51153 soc.cpu.reg_next_pc[7]
.sym 51156 soc.cpu.cpu_state[3]
.sym 51157 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51158 soc.cpu.cpu_state[4]
.sym 51159 soc.cpu.pcpi_rs1[2]
.sym 51160 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 51161 CLK12$SB_IO_IN_$glb_clk
.sym 51163 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0
.sym 51164 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I0_SB_LUT4_O_I1
.sym 51165 soc.cpu.next_pc[9]
.sym 51166 soc.cpu.next_pc[15]
.sym 51167 soc.cpu.next_pc[8]
.sym 51168 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I0
.sym 51169 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 51170 soc.cpu.next_pc[23]
.sym 51174 soc.cpu.pcpi_rs1[13]
.sym 51175 soc.cpu.instr_timer
.sym 51176 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 51177 soc.cpu.next_pc[12]
.sym 51178 soc.cpu.cpu_state[3]
.sym 51179 soc.cpu.instr_maskirq
.sym 51180 iomem_wdata[13]
.sym 51181 soc.cpu.next_pc[14]
.sym 51182 soc.cpu.reg_next_pc[11]
.sym 51184 soc.cpu.next_pc[20]
.sym 51185 soc.cpu.next_pc[21]
.sym 51186 soc.cpu.pcpi_rs1[27]
.sym 51187 soc.cpu.next_pc[13]
.sym 51188 soc.cpu.irq_state[0]
.sym 51189 soc.cpu.cpu_state[2]
.sym 51190 soc.cpu.reg_next_pc[16]
.sym 51191 soc.cpu.decoded_imm[13]
.sym 51192 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 51193 soc.cpu.pcpi_rs1[3]
.sym 51194 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51195 soc.cpu.decoded_imm[0]
.sym 51196 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51197 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 51198 soc.cpu.decoded_imm[15]
.sym 51204 soc.cpu.irq_pending[1]
.sym 51205 soc.cpu.irq_pending[2]
.sym 51206 soc.cpu.reg_out[30]
.sym 51207 soc.cpu.reg_out[13]
.sym 51208 soc.cpu.reg_next_pc[13]
.sym 51209 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 51210 soc.cpu.irq_state[0]
.sym 51211 soc.cpu.irq_state[1]
.sym 51214 soc.cpu.cpu_state[4]
.sym 51215 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51216 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 51217 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51218 soc.cpu.pcpi_rs1[5]
.sym 51220 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 51221 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I0_SB_LUT4_O_I1
.sym 51222 soc.cpu.irq_pending[0]
.sym 51224 soc.cpu.reg_next_pc[30]
.sym 51231 soc.cpu.reg_next_pc[2]
.sym 51232 soc.cpu.irq_pending[5]
.sym 51233 soc.cpu.cpu_state[3]
.sym 51234 soc.cpu.irq_pending[3]
.sym 51237 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51238 soc.cpu.pcpi_rs1[5]
.sym 51239 soc.cpu.cpu_state[3]
.sym 51240 soc.cpu.cpu_state[4]
.sym 51243 soc.cpu.irq_pending[5]
.sym 51245 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 51246 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 51249 soc.cpu.reg_out[30]
.sym 51251 soc.cpu.reg_next_pc[30]
.sym 51252 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 51255 soc.cpu.irq_pending[2]
.sym 51256 soc.cpu.irq_pending[1]
.sym 51257 soc.cpu.irq_pending[3]
.sym 51258 soc.cpu.irq_pending[0]
.sym 51261 soc.cpu.reg_next_pc[13]
.sym 51262 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 51264 soc.cpu.reg_out[13]
.sym 51267 soc.cpu.irq_pending[3]
.sym 51268 soc.cpu.cpu_state[3]
.sym 51269 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 51270 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51273 soc.cpu.reg_next_pc[2]
.sym 51274 soc.cpu.irq_state[1]
.sym 51275 soc.cpu.irq_state[0]
.sym 51276 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I0_SB_LUT4_O_I1
.sym 51286 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 51287 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51288 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1
.sym 51289 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 51290 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 51291 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I0
.sym 51292 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 51293 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1
.sym 51296 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I2
.sym 51300 soc.cpu.reg_out[30]
.sym 51301 soc.cpu.next_pc[15]
.sym 51302 soc.cpu.cpu_state[4]
.sym 51303 soc.cpu.reg_out[13]
.sym 51304 soc.cpu.irq_mask[2]
.sym 51308 soc.cpu.pcpi_rs1[6]
.sym 51309 soc.cpu.next_pc[9]
.sym 51310 gpio_led_b[7]
.sym 51311 soc.cpu.cpu_state[2]
.sym 51313 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51314 soc.cpu.reg_pc[15]
.sym 51315 soc.cpu.decoded_imm[19]
.sym 51316 soc.cpu.reg_next_pc[28]
.sym 51317 soc.cpu.instr_rdcycleh
.sym 51318 soc.cpu.pcpi_rs1[1]
.sym 51320 soc.cpu.next_pc[23]
.sym 51321 soc.cpu.decoded_imm[22]
.sym 51329 soc.cpu.decoded_imm[4]
.sym 51331 soc.cpu.reg_pc[0]
.sym 51332 soc.cpu.reg_pc[7]
.sym 51334 soc.cpu.decoded_imm[1]
.sym 51338 soc.cpu.reg_pc[1]
.sym 51342 soc.cpu.decoded_imm[2]
.sym 51343 soc.cpu.reg_pc[6]
.sym 51346 soc.cpu.reg_pc[4]
.sym 51347 soc.cpu.reg_pc[3]
.sym 51348 soc.cpu.reg_pc[5]
.sym 51351 soc.cpu.decoded_imm[3]
.sym 51352 soc.cpu.decoded_imm[5]
.sym 51353 soc.cpu.decoded_imm[6]
.sym 51354 soc.cpu.decoded_imm[7]
.sym 51355 soc.cpu.decoded_imm[0]
.sym 51357 soc.cpu.reg_pc[2]
.sym 51359 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 51361 soc.cpu.decoded_imm[0]
.sym 51362 soc.cpu.reg_pc[0]
.sym 51365 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 51367 soc.cpu.reg_pc[1]
.sym 51368 soc.cpu.decoded_imm[1]
.sym 51369 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 51371 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 51373 soc.cpu.reg_pc[2]
.sym 51374 soc.cpu.decoded_imm[2]
.sym 51375 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 51377 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 51379 soc.cpu.reg_pc[3]
.sym 51380 soc.cpu.decoded_imm[3]
.sym 51381 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 51383 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 51385 soc.cpu.reg_pc[4]
.sym 51386 soc.cpu.decoded_imm[4]
.sym 51387 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 51389 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 51391 soc.cpu.decoded_imm[5]
.sym 51392 soc.cpu.reg_pc[5]
.sym 51393 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 51395 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 51397 soc.cpu.decoded_imm[6]
.sym 51398 soc.cpu.reg_pc[6]
.sym 51399 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 51401 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 51403 soc.cpu.decoded_imm[7]
.sym 51404 soc.cpu.reg_pc[7]
.sym 51405 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 51409 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2
.sym 51410 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 51411 soc.cpu.reg_out[28]
.sym 51412 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1
.sym 51413 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 51414 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 51415 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 51416 soc.cpu.next_pc[28]
.sym 51418 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 51421 soc.cpu.cpu_state[3]
.sym 51422 soc.cpu.reg_out[31]
.sym 51423 soc.cpu.next_pc[24]
.sym 51424 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 51425 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 51426 soc.cpu.instr_rdcycleh
.sym 51427 soc.cpu.pcpi_rs1[13]
.sym 51428 resetn
.sym 51429 soc.cpu.reg_out[19]
.sym 51430 soc.cpu.decoded_imm[1]
.sym 51431 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 51433 soc.cpu.reg_pc[8]
.sym 51435 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 51436 soc.cpu.reg_pc[11]
.sym 51437 soc.cpu.decoded_imm[3]
.sym 51438 soc.cpu.decoded_imm[24]
.sym 51439 soc.cpu.reg_pc[12]
.sym 51440 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 51441 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51442 soc.cpu.reg_next_pc[9]
.sym 51443 soc.cpu.is_lui_auipc_jal
.sym 51444 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I0_SB_LUT4_O_I1
.sym 51445 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 51451 soc.cpu.decoded_imm[14]
.sym 51452 soc.cpu.decoded_imm[10]
.sym 51454 soc.cpu.reg_pc[9]
.sym 51455 soc.cpu.decoded_imm[8]
.sym 51457 soc.cpu.reg_pc[10]
.sym 51459 soc.cpu.reg_pc[8]
.sym 51460 soc.cpu.reg_pc[11]
.sym 51463 soc.cpu.decoded_imm[13]
.sym 51464 soc.cpu.decoded_imm[9]
.sym 51465 soc.cpu.reg_pc[12]
.sym 51468 soc.cpu.decoded_imm[15]
.sym 51472 soc.cpu.reg_pc[14]
.sym 51474 soc.cpu.reg_pc[15]
.sym 51476 soc.cpu.decoded_imm[12]
.sym 51478 soc.cpu.reg_pc[13]
.sym 51479 soc.cpu.decoded_imm[11]
.sym 51482 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 51484 soc.cpu.decoded_imm[8]
.sym 51485 soc.cpu.reg_pc[8]
.sym 51486 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 51488 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 51490 soc.cpu.reg_pc[9]
.sym 51491 soc.cpu.decoded_imm[9]
.sym 51492 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 51494 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 51496 soc.cpu.reg_pc[10]
.sym 51497 soc.cpu.decoded_imm[10]
.sym 51498 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 51500 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 51502 soc.cpu.decoded_imm[11]
.sym 51503 soc.cpu.reg_pc[11]
.sym 51504 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 51506 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[13]
.sym 51508 soc.cpu.decoded_imm[12]
.sym 51509 soc.cpu.reg_pc[12]
.sym 51510 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 51512 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[14]
.sym 51514 soc.cpu.decoded_imm[13]
.sym 51515 soc.cpu.reg_pc[13]
.sym 51516 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[13]
.sym 51518 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[15]
.sym 51520 soc.cpu.decoded_imm[14]
.sym 51521 soc.cpu.reg_pc[14]
.sym 51522 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[14]
.sym 51524 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 51526 soc.cpu.decoded_imm[15]
.sym 51527 soc.cpu.reg_pc[15]
.sym 51528 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[15]
.sym 51532 soc.cpu.irq_pending[23]
.sym 51533 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 51534 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0_SB_LUT4_O_I1
.sym 51535 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 51536 soc.cpu.irq_pending[7]
.sym 51537 soc.cpu.irq_pending[15]
.sym 51538 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I0
.sym 51539 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 51544 soc.cpu.reg_pc[7]
.sym 51545 soc.cpu.pcpi_rs1[2]
.sym 51546 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51548 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51549 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51550 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51554 soc.cpu.reg_out[18]
.sym 51555 soc.cpu.irq_pending[12]
.sym 51556 soc.cpu.reg_out[28]
.sym 51557 soc.cpu.reg_pc[18]
.sym 51558 soc.cpu.cpu_state[6]
.sym 51559 soc.cpu.decoded_imm[30]
.sym 51560 soc.cpu.reg_next_pc[17]
.sym 51561 soc.cpu.decoded_imm[3]
.sym 51562 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 51563 soc.cpu.instr_sb_SB_LUT4_I0_I3
.sym 51564 soc.cpu.decoded_imm[16]
.sym 51565 soc.cpu.decoded_imm[30]
.sym 51566 soc.cpu.decoded_imm[27]
.sym 51567 soc.cpu.instr_lb_SB_LUT4_I2_I1
.sym 51568 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 51573 soc.cpu.reg_pc[18]
.sym 51575 soc.cpu.decoded_imm[21]
.sym 51576 soc.cpu.decoded_imm[20]
.sym 51578 soc.cpu.reg_pc[22]
.sym 51580 soc.cpu.decoded_imm[23]
.sym 51582 soc.cpu.decoded_imm[17]
.sym 51584 soc.cpu.reg_pc[20]
.sym 51585 soc.cpu.decoded_imm[19]
.sym 51588 soc.cpu.reg_pc[16]
.sym 51590 soc.cpu.decoded_imm[16]
.sym 51591 soc.cpu.decoded_imm[22]
.sym 51593 soc.cpu.reg_pc[19]
.sym 51596 soc.cpu.reg_pc[21]
.sym 51597 soc.cpu.decoded_imm[18]
.sym 51600 soc.cpu.reg_pc[23]
.sym 51601 soc.cpu.reg_pc[17]
.sym 51605 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[17]
.sym 51607 soc.cpu.decoded_imm[16]
.sym 51608 soc.cpu.reg_pc[16]
.sym 51609 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 51611 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[18]
.sym 51613 soc.cpu.decoded_imm[17]
.sym 51614 soc.cpu.reg_pc[17]
.sym 51615 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[17]
.sym 51617 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[19]
.sym 51619 soc.cpu.decoded_imm[18]
.sym 51620 soc.cpu.reg_pc[18]
.sym 51621 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[18]
.sym 51623 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[20]
.sym 51625 soc.cpu.reg_pc[19]
.sym 51626 soc.cpu.decoded_imm[19]
.sym 51627 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[19]
.sym 51629 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[21]
.sym 51631 soc.cpu.decoded_imm[20]
.sym 51632 soc.cpu.reg_pc[20]
.sym 51633 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[20]
.sym 51635 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[22]
.sym 51637 soc.cpu.decoded_imm[21]
.sym 51638 soc.cpu.reg_pc[21]
.sym 51639 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[21]
.sym 51641 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[23]
.sym 51643 soc.cpu.reg_pc[22]
.sym 51644 soc.cpu.decoded_imm[22]
.sym 51645 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[22]
.sym 51647 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[24]
.sym 51649 soc.cpu.reg_pc[23]
.sym 51650 soc.cpu.decoded_imm[23]
.sym 51651 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[23]
.sym 51655 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 51656 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 51657 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51658 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I3
.sym 51659 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I0_SB_LUT4_O_I1
.sym 51660 soc.cpu.irq_pending[14]
.sym 51661 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 51662 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I0_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 51665 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51668 soc.cpu.reg_next_pc[18]
.sym 51669 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51670 $PACKER_VCC_NET
.sym 51671 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51672 soc.cpu.decoded_imm[20]
.sym 51673 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51674 soc.cpu.pcpi_rs1[20]
.sym 51675 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51677 soc.cpu.cpu_state[3]
.sym 51678 soc.cpu.pcpi_rs1[27]
.sym 51679 soc.cpu.decoded_imm[15]
.sym 51680 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51681 soc.cpu.decoded_imm[13]
.sym 51682 soc.cpu.reg_pc[21]
.sym 51683 soc.cpu.cpu_state[2]
.sym 51684 soc.cpu.pcpi_rs1[3]
.sym 51685 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 51686 soc.cpu.cpu_state[2]
.sym 51687 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I0
.sym 51688 soc.cpu.irq_state[0]
.sym 51689 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0_SB_LUT4_O_I1
.sym 51690 soc.cpu.reg_next_pc[16]
.sym 51691 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[24]
.sym 51696 soc.cpu.decoded_imm[29]
.sym 51698 soc.cpu.reg_pc[31]
.sym 51701 soc.cpu.decoded_imm[31]
.sym 51703 soc.cpu.decoded_imm[28]
.sym 51708 soc.cpu.decoded_imm[24]
.sym 51712 soc.cpu.reg_pc[30]
.sym 51713 soc.cpu.reg_pc[26]
.sym 51714 soc.cpu.reg_pc[24]
.sym 51716 soc.cpu.decoded_imm[26]
.sym 51717 soc.cpu.reg_pc[29]
.sym 51719 soc.cpu.decoded_imm[30]
.sym 51720 soc.cpu.reg_pc[25]
.sym 51721 soc.cpu.decoded_imm[25]
.sym 51723 soc.cpu.reg_pc[28]
.sym 51726 soc.cpu.decoded_imm[27]
.sym 51727 soc.cpu.reg_pc[27]
.sym 51728 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[25]
.sym 51730 soc.cpu.decoded_imm[24]
.sym 51731 soc.cpu.reg_pc[24]
.sym 51732 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[24]
.sym 51734 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[26]
.sym 51736 soc.cpu.decoded_imm[25]
.sym 51737 soc.cpu.reg_pc[25]
.sym 51738 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[25]
.sym 51740 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[27]
.sym 51742 soc.cpu.reg_pc[26]
.sym 51743 soc.cpu.decoded_imm[26]
.sym 51744 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[26]
.sym 51746 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[28]
.sym 51748 soc.cpu.reg_pc[27]
.sym 51749 soc.cpu.decoded_imm[27]
.sym 51750 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[27]
.sym 51752 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[29]
.sym 51754 soc.cpu.decoded_imm[28]
.sym 51755 soc.cpu.reg_pc[28]
.sym 51756 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[28]
.sym 51758 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[30]
.sym 51760 soc.cpu.decoded_imm[29]
.sym 51761 soc.cpu.reg_pc[29]
.sym 51762 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[29]
.sym 51764 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[31]
.sym 51766 soc.cpu.decoded_imm[30]
.sym 51767 soc.cpu.reg_pc[30]
.sym 51768 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[30]
.sym 51771 soc.cpu.decoded_imm[31]
.sym 51772 soc.cpu.reg_pc[31]
.sym 51774 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[31]
.sym 51778 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51779 soc.cpu.irq_pending[31]
.sym 51780 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I0
.sym 51781 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I0
.sym 51782 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 51783 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 51784 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I0_SB_LUT4_O_I1
.sym 51785 soc.cpu.irq_pending[28]
.sym 51790 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51791 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1
.sym 51792 soc.cpu.reg_next_pc[27]
.sym 51793 soc.cpu.reg_out[18]
.sym 51794 soc.cpu.reg_out[25]
.sym 51795 iomem_wdata[5]
.sym 51797 soc.cpu.reg_out[16]
.sym 51798 soc.cpu.pcpi_rs1[19]
.sym 51800 soc.cpu.reg_pc[24]
.sym 51801 soc.cpu.irq_mask[14]
.sym 51802 gpio_led_b[7]
.sym 51803 soc.cpu.reg_pc[29]
.sym 51804 soc.cpu.reg_pc[26]
.sym 51807 soc.cpu.decoded_imm[22]
.sym 51808 soc.cpu.decoded_imm[19]
.sym 51809 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 51810 soc.cpu.pcpi_rs1[1]
.sym 51811 soc.cpu.cpu_state[2]
.sym 51812 soc.cpu.reg_pc[15]
.sym 51813 soc.cpu.reg_next_pc[25]
.sym 51821 soc.cpu.pcpi_rs1[4]
.sym 51823 soc.cpu.pcpi_rs1[7]
.sym 51824 soc.cpu.decoded_imm[4]
.sym 51825 soc.cpu.pcpi_rs1[6]
.sym 51827 soc.cpu.decoded_imm[2]
.sym 51830 soc.cpu.decoded_imm[1]
.sym 51831 soc.cpu.decoded_imm[3]
.sym 51832 soc.cpu.pcpi_rs1[2]
.sym 51833 soc.cpu.decoded_imm[0]
.sym 51836 soc.cpu.pcpi_rs1[1]
.sym 51842 soc.cpu.pcpi_rs1[5]
.sym 51843 soc.cpu.decoded_imm[7]
.sym 51844 soc.cpu.pcpi_rs1[3]
.sym 51845 soc.cpu.decoded_imm[6]
.sym 51846 soc.cpu.decoded_imm[5]
.sym 51850 soc.cpu.pcpi_rs1[0]
.sym 51851 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 51853 soc.cpu.decoded_imm[0]
.sym 51854 soc.cpu.pcpi_rs1[0]
.sym 51857 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 51859 soc.cpu.decoded_imm[1]
.sym 51860 soc.cpu.pcpi_rs1[1]
.sym 51861 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 51863 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 51865 soc.cpu.decoded_imm[2]
.sym 51866 soc.cpu.pcpi_rs1[2]
.sym 51867 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 51869 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 51871 soc.cpu.pcpi_rs1[3]
.sym 51872 soc.cpu.decoded_imm[3]
.sym 51873 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 51875 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 51877 soc.cpu.decoded_imm[4]
.sym 51878 soc.cpu.pcpi_rs1[4]
.sym 51879 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 51881 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 51883 soc.cpu.decoded_imm[5]
.sym 51884 soc.cpu.pcpi_rs1[5]
.sym 51885 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 51887 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 51889 soc.cpu.decoded_imm[6]
.sym 51890 soc.cpu.pcpi_rs1[6]
.sym 51891 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 51893 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 51895 soc.cpu.pcpi_rs1[7]
.sym 51896 soc.cpu.decoded_imm[7]
.sym 51897 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 51901 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O_I0
.sym 51902 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I0
.sym 51903 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 51904 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I0
.sym 51905 soc.cpu.irq_pending[0]
.sym 51906 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I0
.sym 51907 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0
.sym 51908 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I0
.sym 51913 soc.cpu.pcpi_rs1[15]
.sym 51914 soc.cpu.cpuregs_rs1[11]
.sym 51915 soc.cpu.pcpi_rs1[4]
.sym 51917 soc.cpu.pcpi_rs1[14]
.sym 51918 soc.cpu.is_lui_auipc_jal
.sym 51920 soc.cpu.cpuregs_rs1[4]
.sym 51921 soc.cpu.reg_out[31]
.sym 51923 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51924 soc.cpu.cpu_state[2]
.sym 51925 soc.cpu.pcpi_rs1[11]
.sym 51926 soc.cpu.reg_pc[8]
.sym 51927 soc.cpu.reg_pc[12]
.sym 51928 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I0_SB_LUT4_O_I1
.sym 51929 soc.cpu.reg_pc[30]
.sym 51930 soc.cpu.decoded_imm[24]
.sym 51931 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51932 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51933 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51934 soc.cpu.cpuregs_rs1[12]
.sym 51935 soc.cpu.is_lui_auipc_jal
.sym 51936 soc.cpu.pcpi_rs1[0]
.sym 51937 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 51943 soc.cpu.pcpi_rs1[11]
.sym 51944 soc.cpu.decoded_imm[10]
.sym 51951 soc.cpu.decoded_imm[15]
.sym 51952 soc.cpu.decoded_imm[9]
.sym 51953 soc.cpu.decoded_imm[13]
.sym 51954 soc.cpu.decoded_imm[14]
.sym 51955 soc.cpu.pcpi_rs1[8]
.sym 51956 soc.cpu.decoded_imm[8]
.sym 51958 soc.cpu.decoded_imm[11]
.sym 51961 soc.cpu.pcpi_rs1[13]
.sym 51963 soc.cpu.pcpi_rs1[15]
.sym 51968 soc.cpu.pcpi_rs1[10]
.sym 51969 soc.cpu.pcpi_rs1[9]
.sym 51970 soc.cpu.decoded_imm[12]
.sym 51971 soc.cpu.pcpi_rs1[14]
.sym 51973 soc.cpu.pcpi_rs1[12]
.sym 51974 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 51976 soc.cpu.decoded_imm[8]
.sym 51977 soc.cpu.pcpi_rs1[8]
.sym 51978 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 51980 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 51982 soc.cpu.pcpi_rs1[9]
.sym 51983 soc.cpu.decoded_imm[9]
.sym 51984 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 51986 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 51988 soc.cpu.pcpi_rs1[10]
.sym 51989 soc.cpu.decoded_imm[10]
.sym 51990 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 51992 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 51994 soc.cpu.decoded_imm[11]
.sym 51995 soc.cpu.pcpi_rs1[11]
.sym 51996 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 51998 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[13]
.sym 52000 soc.cpu.decoded_imm[12]
.sym 52001 soc.cpu.pcpi_rs1[12]
.sym 52002 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 52004 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[14]
.sym 52006 soc.cpu.decoded_imm[13]
.sym 52007 soc.cpu.pcpi_rs1[13]
.sym 52008 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[13]
.sym 52010 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[15]
.sym 52012 soc.cpu.decoded_imm[14]
.sym 52013 soc.cpu.pcpi_rs1[14]
.sym 52014 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[14]
.sym 52016 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 52018 soc.cpu.decoded_imm[15]
.sym 52019 soc.cpu.pcpi_rs1[15]
.sym 52020 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[15]
.sym 52024 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 52025 soc.cpu.irq_pending[5]
.sym 52026 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 52027 soc.cpu.irq_pending[6]
.sym 52028 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 52029 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 52030 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 52031 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 52034 soc.cpu.pcpi_rs1[19]
.sym 52036 soc.cpu.cpuregs_rs1[9]
.sym 52037 soc.cpu.pcpi_rs1[2]
.sym 52039 soc.cpu.cpuregs_rs1[2]
.sym 52041 $PACKER_VCC_NET
.sym 52043 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 52044 soc.cpu.reg_pc[7]
.sym 52045 soc.cpu.pcpi_rs1[2]
.sym 52046 soc.cpu.irq_mask[30]
.sym 52047 soc.cpu.pcpi_rs1[6]
.sym 52048 soc.cpu.instr_lb_SB_LUT4_I2_I1
.sym 52049 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 52050 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 52051 soc.cpu.instr_sb_SB_LUT4_I0_I3
.sym 52052 soc.cpu.decoded_imm[16]
.sym 52053 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 52054 soc.cpu.pcpi_rs1[10]
.sym 52055 soc.cpu.pcpi_rs1[26]
.sym 52056 soc.cpu.pcpi_rs1[16]
.sym 52057 soc.cpu.decoded_imm[30]
.sym 52058 soc.cpu.cpu_state[6]
.sym 52059 soc.cpu.reg_pc[23]
.sym 52060 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 52066 soc.cpu.decoded_imm[17]
.sym 52069 soc.cpu.pcpi_rs1[23]
.sym 52071 soc.cpu.pcpi_rs1[22]
.sym 52072 soc.cpu.decoded_imm[23]
.sym 52073 soc.cpu.decoded_imm[20]
.sym 52075 soc.cpu.decoded_imm[21]
.sym 52076 soc.cpu.pcpi_rs1[20]
.sym 52077 soc.cpu.decoded_imm[22]
.sym 52078 soc.cpu.decoded_imm[16]
.sym 52080 soc.cpu.decoded_imm[19]
.sym 52082 soc.cpu.pcpi_rs1[16]
.sym 52083 soc.cpu.pcpi_rs1[18]
.sym 52085 soc.cpu.pcpi_rs1[21]
.sym 52089 soc.cpu.decoded_imm[18]
.sym 52092 soc.cpu.pcpi_rs1[17]
.sym 52095 soc.cpu.pcpi_rs1[19]
.sym 52097 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[17]
.sym 52099 soc.cpu.pcpi_rs1[16]
.sym 52100 soc.cpu.decoded_imm[16]
.sym 52101 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 52103 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[18]
.sym 52105 soc.cpu.pcpi_rs1[17]
.sym 52106 soc.cpu.decoded_imm[17]
.sym 52107 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[17]
.sym 52109 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[19]
.sym 52111 soc.cpu.decoded_imm[18]
.sym 52112 soc.cpu.pcpi_rs1[18]
.sym 52113 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[18]
.sym 52115 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[20]
.sym 52117 soc.cpu.decoded_imm[19]
.sym 52118 soc.cpu.pcpi_rs1[19]
.sym 52119 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[19]
.sym 52121 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[21]
.sym 52123 soc.cpu.decoded_imm[20]
.sym 52124 soc.cpu.pcpi_rs1[20]
.sym 52125 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[20]
.sym 52127 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[22]
.sym 52129 soc.cpu.pcpi_rs1[21]
.sym 52130 soc.cpu.decoded_imm[21]
.sym 52131 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[21]
.sym 52133 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[23]
.sym 52135 soc.cpu.decoded_imm[22]
.sym 52136 soc.cpu.pcpi_rs1[22]
.sym 52137 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[22]
.sym 52139 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[24]
.sym 52141 soc.cpu.pcpi_rs1[23]
.sym 52142 soc.cpu.decoded_imm[23]
.sym 52143 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[23]
.sym 52147 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 52148 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I1
.sym 52149 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 52150 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I1
.sym 52151 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I1
.sym 52152 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I1
.sym 52153 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I0
.sym 52154 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I1
.sym 52156 soc.cpu.instr_rdinstrh
.sym 52159 soc.cpu.pcpi_rs1[23]
.sym 52160 soc.cpu.reg_pc[3]
.sym 52161 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 52162 soc.cpu.pcpi_rs1[20]
.sym 52163 soc.cpu.cpuregs_rs1[8]
.sym 52164 soc.cpu.instr_lui
.sym 52165 soc.cpu.cpuregs_rs1[17]
.sym 52166 soc.cpu.cpuregs_rs1[7]
.sym 52167 soc.cpu.reg_out[27]
.sym 52168 soc.cpu.pcpi_rs1[9]
.sym 52169 soc.cpu.pcpi_rs1[8]
.sym 52170 soc.cpu.cpuregs_rs1[7]
.sym 52171 soc.cpu.cpuregs_rs1[5]
.sym 52172 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 52173 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 52174 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 52175 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 52176 soc.cpu.pcpi_rs1[15]
.sym 52177 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 52178 soc.cpu.cpu_state[2]
.sym 52179 soc.cpu.pcpi_rs1[11]
.sym 52180 soc.cpu.pcpi_rs1[3]
.sym 52181 soc.cpu.pcpi_rs1[29]
.sym 52183 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[24]
.sym 52188 soc.cpu.pcpi_rs1[24]
.sym 52192 soc.cpu.decoded_imm[29]
.sym 52193 soc.cpu.pcpi_rs1[28]
.sym 52195 soc.cpu.pcpi_rs1[25]
.sym 52196 soc.cpu.decoded_imm[27]
.sym 52199 soc.cpu.decoded_imm[28]
.sym 52200 soc.cpu.decoded_imm[24]
.sym 52202 soc.cpu.decoded_imm[31]
.sym 52203 soc.cpu.decoded_imm[25]
.sym 52205 soc.cpu.pcpi_rs1[30]
.sym 52206 soc.cpu.pcpi_rs1[27]
.sym 52207 soc.cpu.pcpi_rs1[29]
.sym 52213 soc.cpu.pcpi_rs1[31]
.sym 52215 soc.cpu.pcpi_rs1[26]
.sym 52217 soc.cpu.decoded_imm[30]
.sym 52218 soc.cpu.decoded_imm[26]
.sym 52220 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[25]
.sym 52222 soc.cpu.decoded_imm[24]
.sym 52223 soc.cpu.pcpi_rs1[24]
.sym 52224 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[24]
.sym 52226 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[26]
.sym 52228 soc.cpu.decoded_imm[25]
.sym 52229 soc.cpu.pcpi_rs1[25]
.sym 52230 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[25]
.sym 52232 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[27]
.sym 52234 soc.cpu.decoded_imm[26]
.sym 52235 soc.cpu.pcpi_rs1[26]
.sym 52236 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[26]
.sym 52238 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[28]
.sym 52240 soc.cpu.pcpi_rs1[27]
.sym 52241 soc.cpu.decoded_imm[27]
.sym 52242 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[27]
.sym 52244 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[29]
.sym 52246 soc.cpu.pcpi_rs1[28]
.sym 52247 soc.cpu.decoded_imm[28]
.sym 52248 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[28]
.sym 52250 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[30]
.sym 52252 soc.cpu.decoded_imm[29]
.sym 52253 soc.cpu.pcpi_rs1[29]
.sym 52254 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[29]
.sym 52256 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[31]
.sym 52258 soc.cpu.pcpi_rs1[30]
.sym 52259 soc.cpu.decoded_imm[30]
.sym 52260 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[30]
.sym 52263 soc.cpu.decoded_imm[31]
.sym 52264 soc.cpu.pcpi_rs1[31]
.sym 52266 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[31]
.sym 52270 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I1
.sym 52271 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 52272 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I1
.sym 52273 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I1
.sym 52274 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 52275 soc.cpu.irq_mask[13]
.sym 52276 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I1
.sym 52277 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I1
.sym 52279 soc.cpu.instr_maskirq
.sym 52282 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 52283 soc.cpu.cpuregs_rs1[16]
.sym 52284 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 52285 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 52286 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 52289 soc.cpu.cpuregs_rs1[25]
.sym 52290 soc.cpu.cpuregs_rs1[23]
.sym 52291 soc.cpu.pcpi_rs1[20]
.sym 52292 soc.cpu.pcpi_rs1[24]
.sym 52293 soc.cpu.pcpi_rs1[7]
.sym 52294 soc.cpu.pcpi_rs1[18]
.sym 52296 soc.cpu.pcpi_rs1[10]
.sym 52297 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 52298 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 52299 gpio_led_b[7]
.sym 52300 soc.cpu.reg_pc[28]
.sym 52301 soc.cpu.reg_pc[26]
.sym 52302 soc.cpu.pcpi_rs1[15]
.sym 52303 soc.cpu.cpu_state[2]
.sym 52304 soc.cpu.cpuregs_rs1[10]
.sym 52311 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 52312 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I1
.sym 52313 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 52314 soc.cpu.reg_pc[11]
.sym 52315 soc.cpu.is_lui_auipc_jal
.sym 52316 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I0
.sym 52317 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I2
.sym 52318 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 52319 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I0
.sym 52320 soc.cpu.reg_pc[25]
.sym 52323 gpio_led_b[7]
.sym 52324 soc.cpu.reg_pc[18]
.sym 52326 soc.cpu.cpuregs_rs1[11]
.sym 52327 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 52330 soc.cpu.instr_lui
.sym 52332 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 52333 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I1
.sym 52334 soc.cpu.cpuregs_rs1[25]
.sym 52336 soc.cpu.reg_pc[13]
.sym 52337 soc.cpu.cpuregs_rs1[13]
.sym 52338 soc.cpu.cpu_state[2]
.sym 52339 soc.cpu.cpuregs_rs1[18]
.sym 52341 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I2
.sym 52344 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 52345 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I1
.sym 52346 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I2
.sym 52347 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I0
.sym 52350 soc.cpu.reg_pc[11]
.sym 52351 soc.cpu.cpuregs_rs1[11]
.sym 52352 soc.cpu.instr_lui
.sym 52353 soc.cpu.is_lui_auipc_jal
.sym 52356 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 52357 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 52358 soc.cpu.cpu_state[2]
.sym 52359 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 52362 gpio_led_b[7]
.sym 52368 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I1
.sym 52369 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I2
.sym 52370 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 52371 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I0
.sym 52374 soc.cpu.cpuregs_rs1[25]
.sym 52375 soc.cpu.reg_pc[25]
.sym 52376 soc.cpu.instr_lui
.sym 52377 soc.cpu.is_lui_auipc_jal
.sym 52380 soc.cpu.is_lui_auipc_jal
.sym 52381 soc.cpu.instr_lui
.sym 52382 soc.cpu.reg_pc[13]
.sym 52383 soc.cpu.cpuregs_rs1[13]
.sym 52386 soc.cpu.cpuregs_rs1[18]
.sym 52387 soc.cpu.is_lui_auipc_jal
.sym 52388 soc.cpu.instr_lui
.sym 52389 soc.cpu.reg_pc[18]
.sym 52390 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 52391 CLK12$SB_IO_IN_$glb_clk
.sym 52393 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I1
.sym 52394 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I1
.sym 52395 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 52396 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I1
.sym 52397 soc.cpu.pcpi_rs1[3]
.sym 52398 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I1
.sym 52399 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I0
.sym 52400 soc.cpu.pcpi_rs1[10]
.sym 52405 soc.cpu.cpuregs_rs1[30]
.sym 52406 soc.cpu.cpuregs_rs1[9]
.sym 52407 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 52408 soc.cpu.cpuregs_rs1[24]
.sym 52409 soc.cpu.pcpi_rs1[14]
.sym 52410 soc.cpu.pcpi_rs1[24]
.sym 52411 soc.cpu.cpuregs_rs1[19]
.sym 52413 soc.cpu.cpuregs_rs1[23]
.sym 52414 soc.cpu.cpuregs_rs1[19]
.sym 52415 soc.cpu.pcpi_rs1[18]
.sym 52417 soc.cpu.pcpi_rs1[11]
.sym 52418 soc.cpu.pcpi_rs1[22]
.sym 52420 soc.cpu.is_lui_auipc_jal
.sym 52422 soc.cpu.pcpi_rs1[18]
.sym 52424 soc.cpu.cpu_state[5]
.sym 52425 soc.cpu.cpuregs_rs1[18]
.sym 52426 soc.cpu.reg_pc[30]
.sym 52434 soc.cpu.pcpi_rs1[13]
.sym 52438 soc.cpu.pcpi_rs1[18]
.sym 52442 soc.cpu.pcpi_rs1[15]
.sym 52446 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 52449 soc.cpu.pcpi_rs1[19]
.sym 52450 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 52451 soc.cpu.cpu_state[4]
.sym 52456 soc.cpu.pcpi_rs1[11]
.sym 52459 soc.cpu.cpu_state[4]
.sym 52461 soc.cpu.pcpi_rs1[9]
.sym 52463 soc.cpu.pcpi_rs1[21]
.sym 52465 soc.cpu.pcpi_rs1[10]
.sym 52467 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 52468 soc.cpu.cpu_state[4]
.sym 52469 soc.cpu.pcpi_rs1[18]
.sym 52470 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 52473 soc.cpu.cpu_state[4]
.sym 52474 soc.cpu.pcpi_rs1[10]
.sym 52475 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 52476 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 52479 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 52480 soc.cpu.cpu_state[4]
.sym 52481 soc.cpu.pcpi_rs1[21]
.sym 52482 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 52485 soc.cpu.cpu_state[4]
.sym 52486 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 52487 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 52488 soc.cpu.pcpi_rs1[19]
.sym 52491 soc.cpu.pcpi_rs1[9]
.sym 52492 soc.cpu.cpu_state[4]
.sym 52493 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 52494 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 52497 soc.cpu.pcpi_rs1[15]
.sym 52498 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 52499 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 52500 soc.cpu.cpu_state[4]
.sym 52503 soc.cpu.pcpi_rs1[11]
.sym 52504 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 52505 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 52506 soc.cpu.cpu_state[4]
.sym 52509 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 52510 soc.cpu.pcpi_rs1[13]
.sym 52511 soc.cpu.cpu_state[4]
.sym 52512 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 52516 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I2
.sym 52517 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I2
.sym 52518 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 52519 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 52520 soc.cpu.pcpi_rs1[17]
.sym 52521 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 52522 soc.cpu.pcpi_rs1[11]
.sym 52528 soc.cpu.cpuregs_rs1[27]
.sym 52529 soc.cpu.cpuregs_rs1[23]
.sym 52530 soc.cpu.cpuregs_rs1[28]
.sym 52531 soc.cpu.cpuregs_rs1[29]
.sym 52533 soc.cpu.cpuregs_rs1[27]
.sym 52537 soc.cpu.cpuregs_rs1[26]
.sym 52538 soc.cpu.pcpi_rs1[30]
.sym 52541 soc.cpu.pcpi_rs1[17]
.sym 52544 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 52548 soc.cpu.pcpi_rs1[16]
.sym 52550 soc.cpu.pcpi_rs1[10]
.sym 52551 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 52558 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 52559 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2
.sym 52560 soc.cpu.instr_lui
.sym 52561 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 52562 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I1
.sym 52563 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 52564 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 52565 soc.cpu.pcpi_rs1[23]
.sym 52566 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I1
.sym 52568 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I0
.sym 52570 soc.cpu.pcpi_rs1[20]
.sym 52571 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 52572 soc.cpu.reg_pc[28]
.sym 52573 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I2
.sym 52575 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 52576 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I0
.sym 52577 soc.cpu.pcpi_rs1[14]
.sym 52578 soc.cpu.pcpi_rs1[22]
.sym 52579 soc.cpu.cpuregs_rs1[30]
.sym 52582 soc.cpu.pcpi_rs1[18]
.sym 52583 soc.cpu.is_lui_auipc_jal
.sym 52584 soc.cpu.pcpi_rs1[15]
.sym 52585 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 52586 soc.cpu.reg_pc[30]
.sym 52588 soc.cpu.cpuregs_rs1[28]
.sym 52590 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I2
.sym 52591 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I0
.sym 52592 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I1
.sym 52593 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 52596 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 52597 soc.cpu.pcpi_rs1[14]
.sym 52598 soc.cpu.pcpi_rs1[22]
.sym 52599 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 52602 soc.cpu.reg_pc[28]
.sym 52603 soc.cpu.instr_lui
.sym 52604 soc.cpu.cpuregs_rs1[28]
.sym 52605 soc.cpu.is_lui_auipc_jal
.sym 52614 soc.cpu.pcpi_rs1[18]
.sym 52615 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 52616 soc.cpu.pcpi_rs1[20]
.sym 52617 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 52620 soc.cpu.pcpi_rs1[23]
.sym 52621 soc.cpu.pcpi_rs1[15]
.sym 52622 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 52623 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 52626 soc.cpu.reg_pc[30]
.sym 52627 soc.cpu.instr_lui
.sym 52628 soc.cpu.cpuregs_rs1[30]
.sym 52629 soc.cpu.is_lui_auipc_jal
.sym 52632 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I1
.sym 52633 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I0
.sym 52634 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 52635 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2
.sym 52636 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 52637 CLK12$SB_IO_IN_$glb_clk
.sym 52647 soc.cpu.pcpi_rs1[23]
.sym 52648 soc.cpu.pcpi_rs1[11]
.sym 52649 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2
.sym 52651 soc.cpu.pcpi_rs1[27]
.sym 52652 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 52655 soc.cpu.cpuregs_rs1[24]
.sym 52656 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 52657 soc.cpu.cpuregs_rs1[26]
.sym 52658 soc.cpu.pcpi_rs1[2]
.sym 52663 soc.cpu.pcpi_rs1[21]
.sym 52667 soc.cpu.pcpi_rs1[11]
.sym 52683 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O
.sym 52705 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O
.sym 52711 CLK12$SB_IO_IN
.sym 52713 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 52717 UART_TX$SB_IO_OUT
.sym 52726 UART_TX$SB_IO_OUT
.sym 52735 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 52746 soc.ram_ready
.sym 52760 soc.spimemio.buffer[21]
.sym 52801 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 52840 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 52867 flash_csb_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 52868 flash_csb_SB_LUT4_I2_O
.sym 52870 soc.spimem_rdata[18]
.sym 52873 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 52874 flash_csb_SB_LUT4_I2_I1
.sym 52884 soc.ram_ready
.sym 52897 soc.ram_ready
.sym 52904 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 52913 flash_io2_di
.sym 52915 soc.ram_ready
.sym 52917 soc.spimemio.dout_data[5]
.sym 52920 soc.spimem_rdata[18]
.sym 52924 soc.spimemio.dout_data[7]
.sym 52927 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 52930 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 52932 soc.ram_ready
.sym 52933 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 52955 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 52966 soc.simpleuart.recv_pattern[5]
.sym 52967 soc.simpleuart.recv_pattern[6]
.sym 52969 soc.simpleuart.recv_pattern[7]
.sym 52970 soc.simpleuart.recv_pattern[0]
.sym 52980 soc.simpleuart.recv_pattern[6]
.sym 52986 soc.simpleuart.recv_pattern[5]
.sym 52997 soc.simpleuart.recv_pattern[0]
.sym 53020 soc.simpleuart.recv_pattern[7]
.sym 53023 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 53024 CLK12$SB_IO_IN_$glb_clk
.sym 53025 resetn_SB_LUT4_I3_O_$glb_sr
.sym 53026 soc.spimemio.buffer[19]
.sym 53027 soc.spimemio.buffer[16]
.sym 53028 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 53029 soc.spimemio.buffer[22]
.sym 53030 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 53031 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 53032 soc.spimemio.buffer[18]
.sym 53033 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 53038 soc.simpleuart_reg_div_do[18]
.sym 53039 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 53041 flash_csb$SB_IO_OUT
.sym 53043 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 53048 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 53049 iomem_addr[15]
.sym 53050 iomem_wdata[31]
.sym 53051 flash_clk_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 53052 iomem_wstrb[0]
.sym 53053 soc.simpleuart_reg_div_do[15]
.sym 53054 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 53056 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 53057 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 53059 iomem_wdata[16]
.sym 53060 iomem_ready_SB_LUT4_I1_O
.sym 53061 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 53070 soc.simpleuart.recv_buf_data[0]
.sym 53077 flash_io2_di_SB_LUT4_I2_I1
.sym 53080 flash_io2_di
.sym 53081 soc.ram_ready
.sym 53082 soc.simpleuart.recv_buf_valid
.sym 53083 soc.spimemio.dout_data[5]
.sym 53087 soc.spimemio.dout_data[4]
.sym 53090 soc.spimemio.dout_data[7]
.sym 53091 soc.simpleuart.recv_buf_data[3]
.sym 53093 soc.spimemio.dout_data[1]
.sym 53094 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 53096 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 53102 soc.spimemio.dout_data[5]
.sym 53108 soc.spimemio.dout_data[7]
.sym 53118 soc.ram_ready
.sym 53119 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 53120 flash_io2_di_SB_LUT4_I2_I1
.sym 53121 flash_io2_di
.sym 53124 soc.spimemio.dout_data[4]
.sym 53131 soc.simpleuart.recv_buf_valid
.sym 53132 soc.simpleuart.recv_buf_data[0]
.sym 53137 soc.spimemio.dout_data[1]
.sym 53144 soc.simpleuart.recv_buf_data[3]
.sym 53145 soc.simpleuart.recv_buf_valid
.sym 53146 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 53147 CLK12$SB_IO_IN_$glb_clk
.sym 53149 soc.spimemio.buffer[0]
.sym 53153 soc.spimemio.buffer[7]
.sym 53154 soc.spimemio.buffer[6]
.sym 53155 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 53156 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 53162 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 53165 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 53168 soc.simpleuart_reg_div_do[8]
.sym 53169 soc.spimemio.dout_data[6]
.sym 53173 iomem_wdata[30]
.sym 53174 soc.spimemio.buffer[7]
.sym 53175 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 53176 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 53178 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 53179 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 53180 soc.ram_ready
.sym 53181 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 53183 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 53184 soc.spimemio.dout_data[2]
.sym 53191 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 53192 flash_clk$SB_IO_OUT
.sym 53194 soc.spimemio.buffer[20]
.sym 53196 soc.spimemio.buffer[2]
.sym 53197 flash_io3_di_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 53198 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 53201 soc.simpleuart_reg_div_do[3]
.sym 53202 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 53203 flash_io0_di_SB_LUT4_I2_1_I1_SB_LUT4_O_I3
.sym 53204 soc.spimemio.buffer[17]
.sym 53205 flash_clk_SB_LUT4_I2_I1
.sym 53206 flash_io3_di
.sym 53208 flash_io3_di_SB_LUT4_I2_I1
.sym 53209 soc.ram_ready
.sym 53214 soc.spimemio.buffer[0]
.sym 53217 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 53218 soc.simpleuart_reg_div_do[0]
.sym 53223 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 53224 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 53225 flash_io0_di_SB_LUT4_I2_1_I1_SB_LUT4_O_I3
.sym 53226 soc.simpleuart_reg_div_do[0]
.sym 53231 soc.spimemio.buffer[17]
.sym 53235 soc.simpleuart_reg_div_do[3]
.sym 53236 flash_io3_di_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 53237 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 53238 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 53244 soc.spimemio.buffer[2]
.sym 53247 soc.spimemio.buffer[20]
.sym 53253 soc.spimemio.buffer[0]
.sym 53259 flash_clk$SB_IO_OUT
.sym 53260 soc.ram_ready
.sym 53261 flash_clk_SB_LUT4_I2_I1
.sym 53262 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 53265 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 53266 flash_io3_di
.sym 53267 soc.ram_ready
.sym 53268 flash_io3_di_SB_LUT4_I2_I1
.sym 53269 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 53270 CLK12$SB_IO_IN_$glb_clk
.sym 53272 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 53273 soc.spimem_rdata[19]
.sym 53274 soc.spimem_rdata[11]
.sym 53275 soc.spimem_rdata[22]
.sym 53276 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 53277 soc.spimem_rdata[8]
.sym 53278 soc.spimem_rdata[16]
.sym 53279 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 53282 flash_io0_di_SB_LUT4_I2_1_O_SB_LUT4_I3_O
.sym 53284 soc.memory.cs_0
.sym 53285 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 53286 soc.simpleuart_reg_div_do[22]
.sym 53287 soc.simpleuart_reg_div_do[6]
.sym 53290 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 53291 soc.spimemio.dout_data[6]
.sym 53292 soc.simpleuart_reg_div_do[19]
.sym 53294 soc.spimemio_cfgreg_do[17]
.sym 53295 iomem_wdata[1]
.sym 53296 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 53297 soc.cpu.mem_rdata_SB_LUT4_O_I1
.sym 53301 soc.spimem_rdata[20]
.sym 53302 soc.spimemio.buffer[6]
.sym 53303 soc.ram_ready
.sym 53304 iomem_wdata[20]
.sym 53305 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 53306 soc.spimem_rdata[18]
.sym 53307 soc.spimem_rdata[19]
.sym 53313 flash_io0_di_SB_LUT4_I2_1_O_SB_LUT4_I3_I2
.sym 53314 gpio_led_pmod[5]
.sym 53315 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 53316 gpio_led_pmod[4]
.sym 53317 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 53318 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 53320 flash_io0_di_SB_LUT4_I2_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 53321 flash_io0_di_SB_LUT4_I2_1_I1
.sym 53325 flash_io0_di
.sym 53326 soc.spimem_rdata[0]
.sym 53328 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 53332 iomem_ready_SB_LUT4_I1_O
.sym 53334 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 53335 iomem_rdata[0]
.sym 53336 flash_io1_di
.sym 53338 flash_io0_di_SB_LUT4_I2_1_O_SB_LUT4_I3_I1
.sym 53339 flash_io0_di_SB_LUT4_I2_1_O
.sym 53340 soc.ram_ready
.sym 53343 gpio_led_r[6]
.sym 53347 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 53349 flash_io0_di_SB_LUT4_I2_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 53352 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 53353 soc.spimem_rdata[0]
.sym 53354 iomem_ready_SB_LUT4_I1_O
.sym 53355 iomem_rdata[0]
.sym 53358 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 53359 flash_io0_di
.sym 53360 soc.ram_ready
.sym 53361 flash_io0_di_SB_LUT4_I2_1_I1
.sym 53364 iomem_ready_SB_LUT4_I1_O
.sym 53365 flash_io0_di_SB_LUT4_I2_1_O_SB_LUT4_I3_I2
.sym 53366 flash_io0_di_SB_LUT4_I2_1_O
.sym 53367 flash_io0_di_SB_LUT4_I2_1_O_SB_LUT4_I3_I1
.sym 53370 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 53371 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 53372 soc.ram_ready
.sym 53373 flash_io1_di
.sym 53378 gpio_led_pmod[5]
.sym 53385 gpio_led_pmod[4]
.sym 53388 gpio_led_r[6]
.sym 53392 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 53393 CLK12$SB_IO_IN_$glb_clk
.sym 53394 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 53395 iomem_rdata[11]
.sym 53396 soc.cpu.mem_rdata_SB_LUT4_O_15_I0
.sym 53397 iomem_rdata[22]
.sym 53398 soc.cpu.mem_rdata_SB_LUT4_O_5_I0
.sym 53399 iomem_rdata[17]
.sym 53400 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 53401 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 53402 soc.cpu.mem_rdata_SB_LUT4_O_6_I0
.sym 53405 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 53406 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 53407 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 53408 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 53413 iomem_wdata[5]
.sym 53414 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 53415 iomem_addr[3]
.sym 53416 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 53417 iomem_wdata[27]
.sym 53419 soc.spimem_rdata[11]
.sym 53420 soc.simpleuart_reg_div_do[12]
.sym 53422 iomem_wdata[19]
.sym 53424 flash_io2_di_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 53425 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 53426 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 53427 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 53428 soc.mem_rdata[28]
.sym 53429 iomem_wdata[17]
.sym 53430 iomem_wdata[21]
.sym 53438 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 53441 soc.spimem_rdata[8]
.sym 53445 iomem_rdata[8]
.sym 53446 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 53447 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 53449 iomem_rdata[5]
.sym 53450 iomem_rdata[4]
.sym 53451 gpio_led_r[0]
.sym 53453 soc.spimem_rdata[4]
.sym 53455 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 53456 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 53457 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 53459 soc.spimem_rdata[5]
.sym 53461 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53465 iomem_ready_SB_LUT4_I1_O
.sym 53466 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I0
.sym 53467 flash_csb_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 53469 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53470 iomem_rdata[4]
.sym 53471 iomem_ready_SB_LUT4_I1_O
.sym 53472 soc.spimem_rdata[4]
.sym 53478 gpio_led_r[0]
.sym 53481 iomem_rdata[5]
.sym 53482 soc.spimem_rdata[5]
.sym 53483 iomem_ready_SB_LUT4_I1_O
.sym 53484 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 53487 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I0
.sym 53488 iomem_ready_SB_LUT4_I1_O
.sym 53489 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 53490 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53493 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 53494 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 53500 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 53502 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53505 iomem_rdata[8]
.sym 53506 soc.spimem_rdata[8]
.sym 53507 iomem_ready_SB_LUT4_I1_O
.sym 53508 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 53511 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 53512 flash_csb_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 53515 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 53516 CLK12$SB_IO_IN_$glb_clk
.sym 53517 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 53518 soc.cpu.mem_rdata_SB_LUT4_O_3_I0
.sym 53519 iomem_rdata[21]
.sym 53520 soc.mem_rdata[16]
.sym 53521 gpio_led_g_SB_DFFESR_Q_E
.sym 53522 iomem_rdata[19]
.sym 53523 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I0
.sym 53524 soc.cpu.mem_rdata_SB_LUT4_O_4_I0
.sym 53525 soc.cpu.mem_rdata_SB_LUT4_O_1_I0
.sym 53530 soc.spimemio.dout_data[3]
.sym 53531 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 53532 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 53533 soc.cpu.mem_rdata_q[11]
.sym 53534 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 53535 iomem_addr[15]
.sym 53536 soc.spimem_rdata[17]
.sym 53537 soc.spimemio.dout_data[4]
.sym 53539 gpio_led_r[0]
.sym 53540 gpio_led_r[1]
.sym 53542 iomem_wdata[31]
.sym 53543 flash_clk_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 53544 soc.cpu.mem_rdata_SB_LUT4_O_5_I0
.sym 53545 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 53546 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 53547 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53548 iomem_wstrb[0]
.sym 53549 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 53550 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 53551 iomem_ready_SB_LUT4_I1_O
.sym 53552 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 53553 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 53559 flash_clk_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 53560 flash_clk_SB_LUT4_I2_O
.sym 53562 iomem_rdata[20]
.sym 53563 soc.cpu.mem_rdata_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 53564 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 53566 iomem_rdata[2]
.sym 53567 flash_clk_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 53569 flash_csb_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 53570 soc.spimem_rdata[2]
.sym 53571 soc.spimem_rdata[20]
.sym 53572 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 53573 soc.ram_ready
.sym 53574 flash_csb_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 53575 soc.spimemio.buffer[21]
.sym 53580 soc.simpleuart_reg_div_do[12]
.sym 53583 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 53584 flash_io2_di_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 53585 flash_csb_SB_LUT4_I2_O
.sym 53586 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 53588 iomem_ready_SB_LUT4_I1_O
.sym 53589 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 53592 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 53593 soc.ram_ready
.sym 53594 soc.cpu.mem_rdata_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 53595 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 53598 flash_csb_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 53599 flash_csb_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 53600 flash_csb_SB_LUT4_I2_O
.sym 53601 iomem_ready_SB_LUT4_I1_O
.sym 53604 iomem_ready_SB_LUT4_I1_O
.sym 53605 flash_clk_SB_LUT4_I2_O
.sym 53606 flash_clk_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 53607 flash_clk_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 53610 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 53612 soc.simpleuart_reg_div_do[12]
.sym 53616 flash_io2_di_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 53618 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 53622 iomem_rdata[2]
.sym 53623 iomem_ready_SB_LUT4_I1_O
.sym 53624 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 53625 soc.spimem_rdata[2]
.sym 53628 iomem_ready_SB_LUT4_I1_O
.sym 53629 iomem_rdata[20]
.sym 53630 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 53631 soc.spimem_rdata[20]
.sym 53637 soc.spimemio.buffer[21]
.sym 53638 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 53639 CLK12$SB_IO_IN_$glb_clk
.sym 53641 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 53642 soc.mem_rdata[20]
.sym 53643 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 53644 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 53645 soc.mem_rdata[28]
.sym 53646 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 53647 soc.mem_rdata[18]
.sym 53648 soc.mem_rdata[19]
.sym 53649 iomem_wdata[26]
.sym 53651 soc.mem_rdata[30]
.sym 53652 iomem_wdata[26]
.sym 53654 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 53659 iomem_addr[2]
.sym 53662 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 53663 iomem_addr[16]
.sym 53664 soc.mem_rdata[16]
.sym 53665 soc.mem_rdata[16]
.sym 53666 soc.spimemio.buffer[7]
.sym 53667 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 53669 soc.cpu.mem_rdata_q[22]
.sym 53670 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 53673 soc.ram_ready
.sym 53674 iomem_ready_SB_LUT4_I1_O
.sym 53675 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 53676 soc.cpu.mem_rdata_q[22]
.sym 53682 soc.cpu.mem_rdata_SB_LUT4_O_1_I1
.sym 53683 soc.cpu.mem_rdata_q[14]
.sym 53684 soc.mem_rdata[16]
.sym 53686 soc.cpu.mem_rdata_q[20]
.sym 53688 soc.cpu.mem_rdata_q[16]
.sym 53689 soc.cpu.mem_rdata_SB_LUT4_O_1_I0
.sym 53691 soc.cpu.mem_rdata_q[14]
.sym 53692 soc.cpu.mem_rdata_SB_LUT4_O_11_I3
.sym 53694 flash_io2_di_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 53695 flash_io2_di_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 53698 iomem_ready_SB_LUT4_I1_O
.sym 53699 soc.mem_rdata[20]
.sym 53700 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 53701 flash_io2_di_SB_LUT4_I2_O
.sym 53703 flash_clk_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 53704 soc.cpu.mem_rdata_SB_LUT4_O_11_I2
.sym 53706 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 53708 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53710 soc.cpu.mem_xfer
.sym 53711 soc.cpu.mem_la_secondword
.sym 53716 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53718 flash_clk_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 53721 soc.cpu.mem_rdata_SB_LUT4_O_1_I0
.sym 53722 soc.cpu.mem_rdata_SB_LUT4_O_1_I1
.sym 53723 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53724 iomem_ready_SB_LUT4_I1_O
.sym 53727 soc.cpu.mem_la_secondword
.sym 53728 soc.cpu.mem_rdata_q[14]
.sym 53729 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 53730 soc.cpu.mem_xfer
.sym 53733 soc.cpu.mem_rdata_SB_LUT4_O_11_I3
.sym 53734 soc.cpu.mem_rdata_SB_LUT4_O_11_I2
.sym 53735 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53736 iomem_ready_SB_LUT4_I1_O
.sym 53740 soc.mem_rdata[20]
.sym 53741 soc.cpu.mem_rdata_q[20]
.sym 53742 soc.cpu.mem_xfer
.sym 53745 flash_io2_di_SB_LUT4_I2_O
.sym 53746 flash_io2_di_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 53747 flash_io2_di_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 53748 iomem_ready_SB_LUT4_I1_O
.sym 53751 soc.mem_rdata[16]
.sym 53752 soc.cpu.mem_xfer
.sym 53753 soc.cpu.mem_rdata_q[16]
.sym 53754 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 53757 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 53758 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 53759 soc.cpu.mem_xfer
.sym 53760 soc.cpu.mem_rdata_q[14]
.sym 53764 soc.mem_rdata[22]
.sym 53765 soc.cpu.mem_rdata_SB_LUT4_O_I0
.sym 53766 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53767 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 53768 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 53769 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 53770 soc.cpu.mem_rdata_SB_LUT4_O_11_I2
.sym 53771 soc.spimem_rdata[7]
.sym 53776 soc.mem_rdata[24]
.sym 53778 soc.mem_rdata[29]
.sym 53780 soc.cpu.mem_rdata_SB_LUT4_O_11_I3
.sym 53782 soc.cpu.mem_rdata_SB_LUT4_O_2_I1
.sym 53783 soc.simpleuart_reg_div_do[14]
.sym 53784 soc.mem_rdata[30]
.sym 53785 resetn
.sym 53786 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 53787 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 53788 iomem_wdata[20]
.sym 53789 soc.cpu.mem_rdata_SB_LUT4_O_I1
.sym 53790 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 53791 soc.mem_rdata[30]
.sym 53792 soc.mem_rdata[28]
.sym 53793 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 53794 soc.spimemio.buffer[6]
.sym 53795 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 53796 soc.mem_rdata[18]
.sym 53797 soc.mem_rdata[22]
.sym 53798 soc.mem_rdata[19]
.sym 53805 soc.simpleuart.send_dummy_SB_LUT4_I3_O
.sym 53809 soc.cpu.mem_xfer
.sym 53810 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 53811 soc.cpu.mem_xfer_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 53812 soc.mem_rdata[19]
.sym 53813 soc.cpu.mem_rdata_q[11]
.sym 53814 soc.mem_rdata[20]
.sym 53816 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 53817 soc.mem_rdata[28]
.sym 53818 soc.cpu.mem_rdata_q[19]
.sym 53819 soc.mem_rdata[18]
.sym 53821 iomem_ready_SB_LUT4_I1_O
.sym 53822 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 53824 soc.cpu.mem_rdata_q[20]
.sym 53825 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 53829 soc.mem_rdata[22]
.sym 53830 soc.cpu.mem_rdata_q[18]
.sym 53831 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53833 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 53835 soc.cpu.mem_rdata_q[28]
.sym 53836 soc.cpu.mem_rdata_q[22]
.sym 53838 soc.mem_rdata[20]
.sym 53839 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 53840 soc.cpu.mem_xfer
.sym 53841 soc.cpu.mem_rdata_q[20]
.sym 53844 soc.mem_rdata[18]
.sym 53845 soc.cpu.mem_rdata_q[18]
.sym 53846 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 53847 soc.cpu.mem_xfer
.sym 53850 soc.simpleuart.send_dummy_SB_LUT4_I3_O
.sym 53851 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 53852 soc.cpu.mem_xfer_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 53853 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53856 soc.cpu.mem_rdata_q[28]
.sym 53858 soc.mem_rdata[28]
.sym 53859 soc.cpu.mem_xfer
.sym 53862 soc.cpu.mem_rdata_q[19]
.sym 53863 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 53864 soc.cpu.mem_xfer
.sym 53865 soc.mem_rdata[19]
.sym 53868 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 53869 soc.cpu.mem_xfer
.sym 53870 soc.cpu.mem_rdata_q[11]
.sym 53871 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 53874 soc.cpu.mem_xfer
.sym 53875 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 53876 soc.cpu.mem_rdata_q[22]
.sym 53877 soc.mem_rdata[22]
.sym 53880 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 53881 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 53882 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53883 iomem_ready_SB_LUT4_I1_O
.sym 53887 iomem_rdata[7]
.sym 53888 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 53889 soc.mem_rdata[31]
.sym 53890 iomem_rdata[31]
.sym 53891 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 53892 iomem_rdata[15]
.sym 53893 iomem_rdata[30]
.sym 53894 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 53897 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I2
.sym 53898 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2
.sym 53901 soc.cpu.mem_rdata_SB_LUT4_O_5_I1
.sym 53904 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 53906 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 53907 soc.cpu.mem_xfer_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 53908 soc.mem_rdata[21]
.sym 53910 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53911 soc.mem_rdata[29]
.sym 53912 soc.cpu.mem_xfer_SB_LUT4_O_I1
.sym 53913 soc.mem_valid
.sym 53914 iomem_wdata[19]
.sym 53917 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 53920 soc.mem_rdata[20]
.sym 53921 soc.mem_rdata[28]
.sym 53922 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 53930 soc.cpu.mem_xfer_SB_LUT4_O_I1
.sym 53931 soc.cpu.mem_la_secondword
.sym 53932 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2
.sym 53935 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 53936 soc.mem_rdata[22]
.sym 53937 soc.mem_rdata[16]
.sym 53939 soc.mem_valid
.sym 53941 soc.cpu.mem_rdata_q[22]
.sym 53944 soc.cpu.mem_rdata_q[31]
.sym 53945 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 53946 soc.cpu.mem_rdata_q[6]
.sym 53948 soc.cpu.mem_xfer
.sym 53949 soc.cpu.mem_rdata_q[16]
.sym 53954 soc.mem_rdata[31]
.sym 53955 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I2_I3
.sym 53956 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 53959 soc.cpu.mem_rdata_q[15]
.sym 53961 soc.cpu.mem_xfer
.sym 53963 soc.mem_rdata[16]
.sym 53964 soc.cpu.mem_rdata_q[16]
.sym 53968 soc.cpu.mem_rdata_q[31]
.sym 53969 soc.mem_rdata[31]
.sym 53970 soc.cpu.mem_xfer
.sym 53973 soc.cpu.mem_rdata_q[15]
.sym 53974 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 53975 soc.cpu.mem_xfer
.sym 53976 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 53979 soc.mem_rdata[22]
.sym 53980 soc.cpu.mem_xfer
.sym 53982 soc.cpu.mem_rdata_q[22]
.sym 53985 soc.cpu.mem_rdata_q[6]
.sym 53986 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 53987 soc.cpu.mem_xfer
.sym 53988 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 53992 soc.mem_valid
.sym 53994 soc.cpu.mem_xfer_SB_LUT4_O_I1
.sym 53997 soc.cpu.mem_xfer
.sym 53998 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 53999 soc.cpu.mem_rdata_q[31]
.sym 54000 soc.mem_rdata[31]
.sym 54003 soc.cpu.mem_la_secondword
.sym 54004 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2
.sym 54006 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I2_I3
.sym 54012 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 54015 soc.spimem_rdata[6]
.sym 54024 soc.mem_rdata[27]
.sym 54033 gpio_led_r[7]
.sym 54034 soc.mem_rdata[31]
.sym 54035 iomem_ready_SB_LUT4_I1_O
.sym 54036 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_CI[2]
.sym 54037 soc.cpu.mem_do_rinst
.sym 54038 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 54039 iomem_wstrb[0]
.sym 54041 soc.mem_rdata[22]
.sym 54042 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 54043 soc.cpu.irq_state[1]
.sym 54045 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 54052 soc.cpu.mem_xfer
.sym 54060 soc.mem_rdata[16]
.sym 54061 soc.mem_rdata[31]
.sym 54064 soc.mem_rdata[28]
.sym 54067 soc.mem_rdata[22]
.sym 54068 soc.mem_rdata[18]
.sym 54070 soc.mem_rdata[19]
.sym 54076 soc.cpu.mem_rdata_q[19]
.sym 54078 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 54080 soc.mem_rdata[20]
.sym 54084 soc.cpu.mem_rdata_q[19]
.sym 54085 soc.cpu.mem_xfer
.sym 54087 soc.mem_rdata[19]
.sym 54093 soc.mem_rdata[20]
.sym 54097 soc.mem_rdata[18]
.sym 54103 soc.mem_rdata[28]
.sym 54110 soc.mem_rdata[16]
.sym 54114 soc.mem_rdata[31]
.sym 54120 soc.mem_rdata[22]
.sym 54128 soc.mem_rdata[19]
.sym 54130 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 54131 CLK12$SB_IO_IN_$glb_clk
.sym 54140 iomem_ready_SB_LUT4_I1_I3
.sym 54144 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2
.sym 54147 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 54156 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 54158 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 54161 iomem_ready_SB_LUT4_I1_O
.sym 54162 soc.mem_rdata[16]
.sym 54163 gpio_led_pmod[7]
.sym 54165 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 54167 soc.mem_valid
.sym 54168 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1
.sym 54175 soc.cpu.mem_state[1]
.sym 54176 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 54177 soc.cpu.mem_state[0]
.sym 54178 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 54180 soc.cpu.mem_xfer
.sym 54181 soc.cpu.trap_SB_LUT4_I1_I3
.sym 54182 soc.cpu.mem_xfer_SB_LUT4_O_I1
.sym 54183 soc.cpu.mem_state[1]
.sym 54184 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 54185 soc.cpu.mem_state[0]
.sym 54186 soc.cpu.mem_la_read
.sym 54189 resetn
.sym 54190 soc.cpu.trap
.sym 54192 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 54194 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 54197 soc.cpu.mem_do_rinst
.sym 54198 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 54199 soc.cpu.prefetched_high_word_SB_LUT4_I1_O
.sym 54201 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 54204 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I1_O
.sym 54208 soc.cpu.mem_state[0]
.sym 54209 soc.cpu.mem_state[1]
.sym 54214 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 54215 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 54216 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 54219 soc.cpu.mem_xfer
.sym 54222 soc.cpu.mem_la_read
.sym 54225 soc.cpu.mem_xfer_SB_LUT4_O_I1
.sym 54226 soc.cpu.trap
.sym 54227 soc.cpu.trap_SB_LUT4_I1_I3
.sym 54228 resetn
.sym 54231 soc.cpu.mem_state[0]
.sym 54232 soc.cpu.mem_state[1]
.sym 54233 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 54234 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I1_O
.sym 54238 resetn
.sym 54240 soc.cpu.trap
.sym 54244 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 54245 soc.cpu.prefetched_high_word_SB_LUT4_I1_O
.sym 54246 soc.cpu.mem_do_rinst
.sym 54249 soc.cpu.mem_state[0]
.sym 54252 soc.cpu.mem_state[1]
.sym 54253 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 54254 CLK12$SB_IO_IN_$glb_clk
.sym 54255 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 54256 iomem_ready_SB_LUT4_I1_O
.sym 54257 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 54258 iomem_wstrb[0]
.sym 54259 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1
.sym 54260 iomem_wstrb[1]
.sym 54261 iomem_wstrb[2]
.sym 54262 iomem_wstrb[3]
.sym 54263 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.sym 54271 $PACKER_VCC_NET
.sym 54272 soc.mem_valid
.sym 54273 iomem_ready_SB_LUT4_I1_I3
.sym 54274 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 54275 iomem_wdata[27]
.sym 54278 iomem_addr[14]
.sym 54280 soc.mem_rdata[28]
.sym 54282 soc.cpu.pcpi_rs1[0]
.sym 54283 soc.cpu.cpu_state[3]
.sym 54284 soc.mem_rdata[30]
.sym 54285 soc.cpu.instr_lui
.sym 54286 soc.mem_rdata[19]
.sym 54287 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 54288 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 54290 soc.mem_rdata[19]
.sym 54291 iomem_wdata[20]
.sym 54298 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 54300 soc.cpu.mem_la_firstword_xfer
.sym 54303 soc.cpu.mem_la_secondword
.sym 54305 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 54306 soc.mem_valid
.sym 54308 resetn
.sym 54309 soc.cpu.trap
.sym 54312 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 54313 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 54315 soc.cpu.mem_do_wdata
.sym 54316 soc.cpu.mem_la_read_SB_LUT4_O_I1
.sym 54317 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 54319 soc.cpu.trap_SB_LUT4_I3_O
.sym 54321 soc.cpu.prefetched_high_word_SB_LUT4_I1_O
.sym 54323 soc.cpu.mem_do_wdata
.sym 54331 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 54333 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 54336 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 54338 soc.cpu.mem_do_wdata
.sym 54339 resetn
.sym 54342 soc.mem_valid
.sym 54343 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 54344 soc.cpu.mem_do_wdata
.sym 54345 soc.cpu.prefetched_high_word_SB_LUT4_I1_O
.sym 54348 soc.cpu.mem_la_firstword_xfer
.sym 54349 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 54351 soc.cpu.mem_la_secondword
.sym 54354 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 54355 soc.cpu.mem_la_read_SB_LUT4_O_I1
.sym 54356 resetn
.sym 54357 soc.cpu.prefetched_high_word_SB_LUT4_I1_O
.sym 54363 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 54366 resetn
.sym 54367 soc.cpu.trap
.sym 54373 soc.cpu.trap_SB_LUT4_I3_O
.sym 54377 CLK12$SB_IO_IN_$glb_clk
.sym 54378 resetn_SB_LUT4_I3_O_$glb_sr
.sym 54379 gpio_led_b[0]
.sym 54380 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 54381 gpio_led_b[5]
.sym 54382 gpio_led_b[7]
.sym 54383 gpio_led_b[4]
.sym 54384 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 54385 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 54386 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 54393 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 54394 soc.cpu.instr_retirq
.sym 54396 iomem_ready
.sym 54397 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 54398 iomem_ready_SB_LUT4_I1_O
.sym 54400 iomem_addr[6]
.sym 54403 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 54404 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 54405 soc.cpu.cpu_state[6]
.sym 54406 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 54407 iomem_wdata[28]
.sym 54408 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 54409 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 54410 iomem_wdata[25]
.sym 54411 soc.mem_rdata[29]
.sym 54412 soc.mem_rdata[20]
.sym 54413 soc.mem_rdata[28]
.sym 54414 soc.cpu.cpu_state[6]
.sym 54421 soc.cpu.pcpi_rs1[1]
.sym 54423 soc.cpu.pcpi_rs1[1]
.sym 54425 soc.cpu.last_mem_valid
.sym 54426 soc.cpu.cpu_state[0]
.sym 54427 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 54429 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 54430 soc.cpu.pcpi_rs1[1]
.sym 54432 soc.cpu.mem_wordsize[2]
.sym 54433 soc.cpu.pcpi_rs1[0]
.sym 54439 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 54440 soc.cpu.mem_xfer
.sym 54443 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 54447 soc.cpu.mem_wordsize[1]
.sym 54449 soc.cpu.mem_la_firstword_reg
.sym 54450 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D
.sym 54453 soc.cpu.pcpi_rs1[0]
.sym 54454 soc.cpu.mem_wordsize[2]
.sym 54455 soc.cpu.mem_wordsize[1]
.sym 54456 soc.cpu.pcpi_rs1[1]
.sym 54465 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 54466 soc.cpu.pcpi_rs1[1]
.sym 54467 soc.cpu.pcpi_rs1[0]
.sym 54468 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 54471 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D
.sym 54472 soc.cpu.mem_xfer
.sym 54477 soc.cpu.cpu_state[0]
.sym 54483 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D
.sym 54489 soc.cpu.mem_la_firstword_reg
.sym 54490 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 54492 soc.cpu.last_mem_valid
.sym 54495 soc.cpu.pcpi_rs1[1]
.sym 54496 soc.cpu.pcpi_rs1[0]
.sym 54497 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 54498 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 54500 CLK12$SB_IO_IN_$glb_clk
.sym 54501 resetn_SB_LUT4_I3_O_$glb_sr
.sym 54502 gpio_led_b[1]
.sym 54504 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 54506 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3
.sym 54507 gpio_led_b[2]
.sym 54508 gpio_led_b[6]
.sym 54509 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54517 gpio_led_b[7]
.sym 54518 soc.cpu.pcpi_rs1[1]
.sym 54519 soc.cpu.pcpi_rs1[10]
.sym 54520 soc.cpu.cpu_state[2]
.sym 54521 soc.cpu.pcpi_rs1[1]
.sym 54523 soc.cpu.cpu_state[2]
.sym 54525 soc.cpu.pcpi_rs1[1]
.sym 54526 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 54527 soc.cpu.pcpi_rs1[3]
.sym 54531 soc.mem_rdata[31]
.sym 54533 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I0
.sym 54534 soc.mem_rdata[22]
.sym 54535 soc.cpu.irq_state[1]
.sym 54536 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 54537 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 54545 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 54546 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 54547 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 54548 soc.cpu.pcpi_rs1[0]
.sym 54552 soc.mem_rdata[28]
.sym 54554 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 54556 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 54557 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 54558 soc.mem_rdata[19]
.sym 54560 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 54561 flash_io0_di_SB_LUT4_I2_1_O_SB_LUT4_I3_O
.sym 54562 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 54563 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 54564 soc.cpu.pcpi_rs1[1]
.sym 54565 soc.cpu.mem_wordsize[2]
.sym 54568 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 54569 soc.cpu.mem_wordsize[1]
.sym 54570 soc.mem_rdata[27]
.sym 54572 soc.cpu.pcpi_rs1[1]
.sym 54576 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 54577 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 54578 soc.mem_rdata[19]
.sym 54583 soc.cpu.pcpi_rs1[1]
.sym 54584 soc.cpu.mem_wordsize[1]
.sym 54585 soc.cpu.mem_wordsize[2]
.sym 54588 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 54590 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 54591 soc.cpu.mem_wordsize[1]
.sym 54594 soc.cpu.pcpi_rs1[0]
.sym 54595 soc.mem_rdata[27]
.sym 54596 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 54597 soc.cpu.pcpi_rs1[1]
.sym 54600 soc.mem_rdata[28]
.sym 54601 soc.cpu.pcpi_rs1[1]
.sym 54602 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 54603 soc.cpu.pcpi_rs1[0]
.sym 54606 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 54608 soc.cpu.mem_wordsize[1]
.sym 54609 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 54612 soc.cpu.pcpi_rs1[1]
.sym 54613 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 54614 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 54615 soc.cpu.pcpi_rs1[0]
.sym 54618 soc.cpu.pcpi_rs1[1]
.sym 54619 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 54620 soc.cpu.pcpi_rs1[0]
.sym 54621 flash_io0_di_SB_LUT4_I2_1_O_SB_LUT4_I3_O
.sym 54625 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I2
.sym 54626 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54627 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 54628 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 54629 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 54630 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 54631 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 54632 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 54635 soc.cpu.irq_pending[5]
.sym 54637 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 54638 soc.cpu.mem_rdata_q[27]
.sym 54643 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 54644 soc.cpu.pcpi_rs1[0]
.sym 54646 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 54649 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 54651 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 54652 soc.cpu.reg_out[4]
.sym 54653 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3
.sym 54654 gpio_led_pmod[7]
.sym 54655 soc.mem_rdata[16]
.sym 54656 iomem_wdata[29]
.sym 54657 soc.cpu.pcpi_rs1[4]
.sym 54658 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 54659 iomem_wdata[30]
.sym 54660 soc.cpu.cpu_state[2]
.sym 54666 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 54668 soc.mem_rdata[24]
.sym 54670 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0
.sym 54671 soc.cpu.mem_wordsize[1]
.sym 54673 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I2
.sym 54674 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3
.sym 54675 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 54676 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 54677 soc.cpu.cpu_state[6]
.sym 54678 soc.mem_rdata[21]
.sym 54680 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 54681 soc.mem_rdata[16]
.sym 54682 soc.mem_rdata[20]
.sym 54683 soc.mem_rdata[29]
.sym 54684 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 54685 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 54686 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 54687 soc.cpu.pcpi_rs1[0]
.sym 54688 soc.cpu.pcpi_rs1[0]
.sym 54690 soc.cpu.pcpi_rs1[1]
.sym 54691 soc.cpu.pcpi_rs1[1]
.sym 54692 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 54693 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 54694 soc.mem_rdata[22]
.sym 54696 soc.mem_rdata[30]
.sym 54697 soc.cpu.mem_wordsize[1]
.sym 54699 soc.mem_rdata[16]
.sym 54700 soc.cpu.pcpi_rs1[0]
.sym 54701 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 54702 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 54705 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 54706 soc.mem_rdata[20]
.sym 54708 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 54711 soc.cpu.pcpi_rs1[1]
.sym 54712 soc.mem_rdata[30]
.sym 54713 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 54714 soc.cpu.mem_wordsize[1]
.sym 54717 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 54718 soc.cpu.pcpi_rs1[0]
.sym 54719 soc.mem_rdata[22]
.sym 54720 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 54723 soc.mem_rdata[24]
.sym 54724 soc.cpu.pcpi_rs1[1]
.sym 54725 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 54726 soc.cpu.mem_wordsize[1]
.sym 54729 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 54730 soc.cpu.pcpi_rs1[0]
.sym 54731 soc.mem_rdata[21]
.sym 54732 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 54735 soc.cpu.mem_wordsize[1]
.sym 54736 soc.cpu.pcpi_rs1[1]
.sym 54737 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 54738 soc.mem_rdata[29]
.sym 54741 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3
.sym 54742 soc.cpu.cpu_state[6]
.sym 54743 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I2
.sym 54744 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0
.sym 54746 CLK12$SB_IO_IN_$glb_clk
.sym 54747 resetn_SB_LUT4_I3_O_$glb_sr
.sym 54748 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3
.sym 54749 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 54750 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I0
.sym 54751 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 54752 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0
.sym 54753 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 54754 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3
.sym 54755 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54758 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 54760 soc.mem_rdata[30]
.sym 54761 soc.cpu.irq_mask[2]
.sym 54762 soc.cpu.next_pc[7]
.sym 54763 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 54764 iomem_wdata[28]
.sym 54765 soc.cpu.next_pc[4]
.sym 54766 $PACKER_VCC_NET
.sym 54771 soc.cpu.trap_SB_LUT4_I3_O
.sym 54772 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 54773 soc.cpu.instr_lui
.sym 54774 soc.cpu.pcpi_rs1[0]
.sym 54776 soc.mem_rdata[30]
.sym 54777 soc.cpu.irq_pending[2]
.sym 54778 soc.mem_rdata[19]
.sym 54779 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54780 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 54781 soc.cpu.cpu_state[2]
.sym 54783 soc.cpu.cpu_state[3]
.sym 54789 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I0
.sym 54790 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I2
.sym 54791 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I2
.sym 54792 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3
.sym 54793 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 54794 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3
.sym 54796 soc.cpu.cpu_state[6]
.sym 54797 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I2
.sym 54798 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 54799 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 54800 soc.cpu.pcpi_rs1[0]
.sym 54801 soc.cpu.pcpi_rs1[1]
.sym 54802 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 54803 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I0
.sym 54804 soc.cpu.cpu_state[6]
.sym 54805 soc.cpu.reg_next_pc[6]
.sym 54806 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 54807 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I0
.sym 54808 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 54810 soc.cpu.cpu_state[3]
.sym 54812 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1
.sym 54813 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 54814 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I2
.sym 54815 soc.cpu.irq_pending[0]
.sym 54816 soc.cpu.reg_out[6]
.sym 54818 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1
.sym 54819 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I0
.sym 54820 soc.cpu.cpu_state[4]
.sym 54822 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 54823 soc.cpu.irq_pending[0]
.sym 54824 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 54825 soc.cpu.cpu_state[3]
.sym 54828 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 54829 soc.cpu.reg_next_pc[6]
.sym 54831 soc.cpu.reg_out[6]
.sym 54834 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 54835 soc.cpu.pcpi_rs1[1]
.sym 54836 soc.cpu.pcpi_rs1[0]
.sym 54837 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 54840 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I0
.sym 54841 soc.cpu.cpu_state[6]
.sym 54842 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3
.sym 54843 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I2
.sym 54846 soc.cpu.cpu_state[4]
.sym 54847 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 54848 soc.cpu.pcpi_rs1[0]
.sym 54849 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 54852 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3
.sym 54853 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I2
.sym 54854 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I0
.sym 54855 soc.cpu.cpu_state[6]
.sym 54858 soc.cpu.cpu_state[6]
.sym 54859 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1
.sym 54860 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I0
.sym 54861 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I2
.sym 54864 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I2
.sym 54865 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1
.sym 54866 soc.cpu.cpu_state[6]
.sym 54867 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I0
.sym 54869 CLK12$SB_IO_IN_$glb_clk
.sym 54870 resetn_SB_LUT4_I3_O_$glb_sr
.sym 54871 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.sym 54872 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 54873 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3
.sym 54874 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 54875 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I1
.sym 54876 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 54877 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 54878 soc.cpu.reg_out[20]
.sym 54881 soc.cpu.irq_pending[6]
.sym 54882 soc.cpu.irq_pending[0]
.sym 54884 soc.cpu.instr_rdcycleh
.sym 54887 soc.cpu.next_pc[6]
.sym 54888 soc.cpu.instr_retirq
.sym 54889 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 54890 soc.cpu.reg_next_pc[16]
.sym 54891 soc.cpu.next_pc[13]
.sym 54893 soc.cpu.instr_retirq
.sym 54894 soc.cpu.instr_retirq
.sym 54895 soc.cpu.pcpi_rs1[14]
.sym 54896 soc.cpu.reg_next_pc[15]
.sym 54897 soc.cpu.cpu_state[4]
.sym 54898 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 54899 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 54900 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 54901 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 54902 soc.cpu.cpu_state[6]
.sym 54903 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 54905 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I0
.sym 54906 soc.cpu.cpu_state[4]
.sym 54912 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0
.sym 54914 soc.cpu.cpu_state[6]
.sym 54916 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2
.sym 54918 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 54919 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 54920 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3
.sym 54924 soc.cpu.cpu_state[2]
.sym 54925 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3
.sym 54926 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3
.sym 54931 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2
.sym 54932 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 54933 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1
.sym 54935 soc.cpu.reg_out[20]
.sym 54937 soc.cpu.irq_pending[2]
.sym 54940 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1
.sym 54942 soc.cpu.reg_next_pc[20]
.sym 54943 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2
.sym 54945 soc.cpu.irq_pending[2]
.sym 54946 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 54947 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 54948 soc.cpu.cpu_state[2]
.sym 54951 soc.cpu.reg_out[20]
.sym 54953 soc.cpu.reg_next_pc[20]
.sym 54954 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 54957 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0
.sym 54958 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1
.sym 54959 soc.cpu.cpu_state[6]
.sym 54960 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2
.sym 54969 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2
.sym 54972 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3
.sym 54977 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3
.sym 54978 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2
.sym 54987 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1
.sym 54988 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3
.sym 54990 soc.cpu.cpu_state[6]
.sym 54992 CLK12$SB_IO_IN_$glb_clk
.sym 54993 resetn_SB_LUT4_I3_O_$glb_sr
.sym 54994 soc.cpu.reg_out[9]
.sym 54995 soc.cpu.reg_out[30]
.sym 54996 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I1
.sym 54997 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 54998 soc.cpu.reg_out[23]
.sym 54999 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 55000 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 55001 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 55002 iomem_wdata[29]
.sym 55008 iomem_wdata[20]
.sym 55009 soc.cpu.next_pc[23]
.sym 55010 soc.cpu.cpu_state[6]
.sym 55011 soc.cpu.reg_out[20]
.sym 55012 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2
.sym 55013 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I0
.sym 55014 soc.cpu.mem_wordsize[2]
.sym 55015 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 55018 soc.cpu.pcpi_rs1[5]
.sym 55019 soc.cpu.pcpi_rs1[3]
.sym 55020 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I0
.sym 55021 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1
.sym 55022 soc.cpu.pcpi_rs1[23]
.sym 55023 soc.cpu.reg_next_pc[19]
.sym 55024 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 55025 soc.cpu.reg_out[10]
.sym 55026 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 55027 soc.cpu.irq_state[1]
.sym 55028 soc.cpu.irq_state[1]
.sym 55029 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 55036 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 55038 soc.cpu.reg_next_pc[9]
.sym 55039 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 55041 soc.cpu.reg_next_pc[23]
.sym 55044 soc.cpu.irq_mask[2]
.sym 55046 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 55047 soc.cpu.irq_pending[2]
.sym 55050 soc.cpu.cpu_state[4]
.sym 55051 soc.cpu.reg_out[9]
.sym 55052 soc.cpu.reg_out[8]
.sym 55054 soc.cpu.cpu_state[2]
.sym 55056 soc.cpu.reg_next_pc[15]
.sym 55058 soc.cpu.pcpi_rs1[3]
.sym 55059 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 55060 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 55062 soc.cpu.reg_next_pc[8]
.sym 55063 soc.cpu.reg_out[23]
.sym 55064 soc.cpu.cpu_state[2]
.sym 55065 soc.cpu.reg_out[15]
.sym 55066 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 55068 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 55069 soc.cpu.cpu_state[2]
.sym 55070 soc.cpu.cpu_state[4]
.sym 55071 soc.cpu.pcpi_rs1[3]
.sym 55075 soc.cpu.irq_mask[2]
.sym 55076 soc.cpu.irq_pending[2]
.sym 55080 soc.cpu.reg_out[9]
.sym 55082 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 55083 soc.cpu.reg_next_pc[9]
.sym 55086 soc.cpu.reg_out[15]
.sym 55088 soc.cpu.reg_next_pc[15]
.sym 55089 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 55092 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 55094 soc.cpu.reg_next_pc[8]
.sym 55095 soc.cpu.reg_out[8]
.sym 55098 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 55099 soc.cpu.cpu_state[2]
.sym 55100 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 55104 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 55106 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 55111 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 55112 soc.cpu.reg_out[23]
.sym 55113 soc.cpu.reg_next_pc[23]
.sym 55117 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 55118 soc.cpu.reg_out[8]
.sym 55119 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 55120 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I1
.sym 55121 soc.cpu.next_pc[19]
.sym 55122 soc.cpu.reg_out[21]
.sym 55123 soc.cpu.reg_out[15]
.sym 55124 soc.cpu.reg_out[19]
.sym 55127 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 55129 soc.cpu.instr_maskirq
.sym 55130 iomem_wdata[9]
.sym 55132 soc.cpu.instr_rdinstrh
.sym 55133 iomem_wdata[14]
.sym 55134 soc.cpu.reg_next_pc[9]
.sym 55135 soc.cpu.instr_timer
.sym 55136 soc.cpu.reg_out[9]
.sym 55137 soc.cpu.instr_maskirq
.sym 55139 soc.cpu.next_pc[8]
.sym 55140 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 55141 soc.cpu.irq_pending[23]
.sym 55142 soc.cpu.next_pc[19]
.sym 55143 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 55144 soc.cpu.reg_out[21]
.sym 55145 soc.cpu.pcpi_rs1[19]
.sym 55146 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 55147 soc.cpu.irq_pending[28]
.sym 55148 soc.cpu.cpu_state[2]
.sym 55149 soc.cpu.irq_pending[7]
.sym 55150 gpio_led_pmod[7]
.sym 55151 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 55152 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 55158 resetn
.sym 55160 soc.cpu.irq_pending[7]
.sym 55162 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 55163 soc.cpu.cpu_state[3]
.sym 55164 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 55165 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 55166 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 55168 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 55169 soc.cpu.cpu_state[4]
.sym 55170 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 55171 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 55172 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 55176 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 55177 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 55178 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 55180 soc.cpu.irq_pending[5]
.sym 55182 soc.cpu.pcpi_rs1[6]
.sym 55183 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 55184 soc.cpu.irq_pending[6]
.sym 55186 soc.cpu.irq_pending[4]
.sym 55188 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 55189 soc.cpu.pcpi_rs1[7]
.sym 55191 soc.cpu.cpu_state[4]
.sym 55192 soc.cpu.cpu_state[3]
.sym 55193 soc.cpu.pcpi_rs1[7]
.sym 55194 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 55197 soc.cpu.irq_pending[6]
.sym 55198 soc.cpu.irq_pending[7]
.sym 55199 soc.cpu.irq_pending[4]
.sym 55200 soc.cpu.irq_pending[5]
.sym 55203 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 55204 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 55205 soc.cpu.irq_pending[7]
.sym 55206 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 55209 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 55210 resetn
.sym 55215 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 55216 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 55217 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 55218 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 55221 soc.cpu.cpu_state[3]
.sym 55222 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 55223 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 55224 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 55227 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 55228 soc.cpu.pcpi_rs1[6]
.sym 55229 soc.cpu.cpu_state[4]
.sym 55230 soc.cpu.irq_pending[6]
.sym 55233 soc.cpu.irq_pending[4]
.sym 55234 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 55235 soc.cpu.cpu_state[3]
.sym 55236 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 55240 soc.cpu.irq_pending[8]
.sym 55241 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1
.sym 55242 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 55243 soc.cpu.irq_pending[9]
.sym 55244 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 55245 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1
.sym 55246 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.sym 55247 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I0_SB_LUT4_O_I1
.sym 55252 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 55254 iomem_wdata[1]
.sym 55255 soc.cpu.reg_next_pc[17]
.sym 55256 iomem_wdata[2]
.sym 55260 soc.cpu.reg_next_pc[17]
.sym 55261 soc.cpu.cpu_state[6]
.sym 55262 soc.cpu.decoded_imm[30]
.sym 55263 soc.cpu.irq_mask[4]
.sym 55264 soc.cpu.cpu_state[3]
.sym 55265 soc.cpu.instr_lui
.sym 55266 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 55267 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 55268 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 55270 soc.cpu.next_pc[28]
.sym 55271 soc.cpu.cpu_state[3]
.sym 55272 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I1
.sym 55273 soc.cpu.cpu_state[3]
.sym 55274 soc.cpu.irq_pending[14]
.sym 55275 soc.cpu.irq_pending[13]
.sym 55281 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 55282 soc.cpu.cpu_state[3]
.sym 55283 soc.cpu.reg_next_pc[28]
.sym 55284 soc.cpu.cpu_state[3]
.sym 55285 soc.cpu.irq_pending[12]
.sym 55286 soc.cpu.irq_pending[15]
.sym 55287 soc.cpu.cpu_state[3]
.sym 55291 soc.cpu.reg_out[28]
.sym 55293 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 55294 soc.cpu.irq_pending[15]
.sym 55295 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 55296 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 55297 soc.cpu.cpu_state[3]
.sym 55298 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 55299 soc.cpu.irq_pending[13]
.sym 55300 soc.cpu.irq_pending[14]
.sym 55302 soc.cpu.pcpi_rs1[28]
.sym 55305 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 55306 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1
.sym 55307 soc.cpu.irq_pending[28]
.sym 55308 soc.cpu.cpu_state[4]
.sym 55310 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 55311 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 55312 soc.cpu.pcpi_rs1[14]
.sym 55314 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 55315 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 55316 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 55317 soc.cpu.irq_pending[14]
.sym 55320 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 55321 soc.cpu.cpu_state[3]
.sym 55322 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 55323 soc.cpu.irq_pending[12]
.sym 55327 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 55328 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1
.sym 55329 soc.cpu.irq_pending[28]
.sym 55332 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 55333 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 55334 soc.cpu.cpu_state[3]
.sym 55335 soc.cpu.irq_pending[15]
.sym 55338 soc.cpu.cpu_state[4]
.sym 55339 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 55340 soc.cpu.cpu_state[3]
.sym 55341 soc.cpu.pcpi_rs1[28]
.sym 55344 soc.cpu.cpu_state[3]
.sym 55345 soc.cpu.cpu_state[4]
.sym 55346 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 55347 soc.cpu.pcpi_rs1[14]
.sym 55350 soc.cpu.irq_pending[12]
.sym 55351 soc.cpu.irq_pending[14]
.sym 55352 soc.cpu.irq_pending[13]
.sym 55353 soc.cpu.irq_pending[15]
.sym 55356 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 55358 soc.cpu.reg_out[28]
.sym 55359 soc.cpu.reg_next_pc[28]
.sym 55361 CLK12$SB_IO_IN_$glb_clk
.sym 55362 resetn_SB_LUT4_I3_O_$glb_sr
.sym 55363 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 55364 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 55365 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I1
.sym 55366 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 55367 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 55368 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 55369 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I0_SB_LUT4_O_I1
.sym 55370 soc.cpu.irq_pending[19]
.sym 55375 soc.cpu.cpu_state[2]
.sym 55377 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 55378 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 55379 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 55380 soc.cpu.cpu_state[2]
.sym 55381 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 55382 soc.cpu.next_pc[29]
.sym 55385 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 55386 soc.cpu.cpuregs_rs1[8]
.sym 55388 soc.cpu.pcpi_rs1[28]
.sym 55389 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 55390 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 55391 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 55392 soc.cpu.irq_mask[28]
.sym 55393 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 55394 soc.cpu.cpu_state[4]
.sym 55395 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 55396 soc.cpu.reg_out[8]
.sym 55397 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 55398 soc.cpu.pcpi_rs1[14]
.sym 55404 soc.cpu.irq_mask[15]
.sym 55405 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 55408 soc.cpu.cpu_state[4]
.sym 55409 soc.cpu.irq_pending[15]
.sym 55412 soc.cpu.pcpi_rs1[20]
.sym 55414 soc.cpu.irq_mask[23]
.sym 55415 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 55416 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 55417 soc.cpu.reg_next_pc[9]
.sym 55419 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I0_SB_LUT4_O_I1
.sym 55421 soc.cpu.irq_mask[7]
.sym 55422 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I0_SB_LUT4_O_I1
.sym 55424 soc.cpu.irq_pending[7]
.sym 55425 soc.cpu.irq_state[0]
.sym 55428 soc.cpu.irq_pending[23]
.sym 55431 soc.cpu.cpu_state[3]
.sym 55433 soc.cpu.irq_state[1]
.sym 55434 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I0_SB_LUT4_O_I1
.sym 55438 soc.cpu.irq_mask[23]
.sym 55440 soc.cpu.irq_pending[23]
.sym 55443 soc.cpu.irq_pending[23]
.sym 55445 soc.cpu.irq_mask[23]
.sym 55451 soc.cpu.irq_mask[15]
.sym 55452 soc.cpu.irq_pending[15]
.sym 55455 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I0_SB_LUT4_O_I1
.sym 55456 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I0_SB_LUT4_O_I1
.sym 55457 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 55458 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I0_SB_LUT4_O_I1
.sym 55463 soc.cpu.irq_pending[7]
.sym 55464 soc.cpu.irq_mask[7]
.sym 55468 soc.cpu.irq_mask[15]
.sym 55469 soc.cpu.irq_pending[15]
.sym 55473 soc.cpu.irq_state[1]
.sym 55474 soc.cpu.irq_state[0]
.sym 55475 soc.cpu.reg_next_pc[9]
.sym 55476 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I0_SB_LUT4_O_I1
.sym 55479 soc.cpu.pcpi_rs1[20]
.sym 55480 soc.cpu.cpu_state[4]
.sym 55481 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 55482 soc.cpu.cpu_state[3]
.sym 55483 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 55484 CLK12$SB_IO_IN_$glb_clk
.sym 55485 resetn_SB_LUT4_I3_O_$glb_sr
.sym 55486 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 55487 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1
.sym 55488 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I0_SB_LUT4_O_I1
.sym 55489 soc.cpu.irq_pending[21]
.sym 55490 soc.cpu.irq_pending[20]
.sym 55491 soc.cpu.irq_pending[13]
.sym 55492 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0_SB_LUT4_O_I1
.sym 55493 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1
.sym 55498 soc.cpu.irq_mask[15]
.sym 55500 soc.cpu.irq_mask[23]
.sym 55501 soc.cpu.irq_pending[16]
.sym 55502 soc.cpu.cpuregs_rs1[7]
.sym 55504 soc.cpu.decoded_imm[22]
.sym 55506 soc.cpu.instr_rdcycleh
.sym 55507 soc.cpu.irq_mask[4]
.sym 55509 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 55510 soc.cpu.pcpi_rs1[5]
.sym 55512 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 55513 soc.cpu.irq_mask[9]
.sym 55514 soc.cpu.pcpi_rs1[23]
.sym 55515 soc.cpu.reg_out[29]
.sym 55516 soc.cpu.irq_state[1]
.sym 55517 soc.cpu.reg_out[22]
.sym 55518 soc.cpu.pcpi_rs1[3]
.sym 55519 soc.cpu.irq_state[1]
.sym 55520 soc.cpu.pcpi_rs1[9]
.sym 55521 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 55528 soc.cpu.irq_pending[31]
.sym 55529 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I0_SB_LUT4_O_I1
.sym 55530 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 55531 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 55532 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 55534 soc.cpu.irq_pending[28]
.sym 55536 soc.cpu.cpu_state[3]
.sym 55538 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 55539 soc.cpu.irq_mask[14]
.sym 55540 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 55542 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 55543 soc.cpu.irq_state[1]
.sym 55545 soc.cpu.irq_pending[29]
.sym 55547 soc.cpu.irq_pending[30]
.sym 55548 soc.cpu.irq_pending[13]
.sym 55550 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I0_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 55551 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 55553 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I3_SB_LUT4_O_I0
.sym 55554 soc.cpu.irq_mask[13]
.sym 55555 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I0_SB_LUT4_O_I1
.sym 55556 soc.cpu.irq_pending[14]
.sym 55560 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 55561 soc.cpu.irq_pending[31]
.sym 55562 soc.cpu.cpu_state[3]
.sym 55563 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 55566 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 55567 soc.cpu.irq_pending[29]
.sym 55568 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 55569 soc.cpu.cpu_state[3]
.sym 55572 soc.cpu.irq_pending[29]
.sym 55573 soc.cpu.irq_pending[31]
.sym 55574 soc.cpu.irq_pending[30]
.sym 55575 soc.cpu.irq_pending[28]
.sym 55578 soc.cpu.irq_pending[13]
.sym 55579 soc.cpu.irq_state[1]
.sym 55580 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I3_SB_LUT4_O_I0
.sym 55581 soc.cpu.irq_mask[13]
.sym 55584 soc.cpu.irq_pending[14]
.sym 55585 soc.cpu.irq_mask[14]
.sym 55590 soc.cpu.irq_mask[14]
.sym 55593 soc.cpu.irq_pending[14]
.sym 55596 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 55597 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 55598 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 55599 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I0_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 55602 soc.cpu.irq_pending[13]
.sym 55603 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I0_SB_LUT4_O_I1
.sym 55604 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I0_SB_LUT4_O_I1
.sym 55605 soc.cpu.irq_mask[13]
.sym 55606 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 55607 CLK12$SB_IO_IN_$glb_clk
.sym 55608 resetn_SB_LUT4_I3_O_$glb_sr
.sym 55609 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 55610 soc.cpu.pcpi_rs1[4]
.sym 55611 soc.cpu.pcpi_rs1[16]
.sym 55612 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I1
.sym 55613 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2
.sym 55614 soc.cpu.pcpi_rs1[14]
.sym 55615 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 55616 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I1_SB_LUT4_O_I0
.sym 55621 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 55623 soc.cpu.irq_mask[21]
.sym 55624 soc.cpu.irq_mask[12]
.sym 55625 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I0_SB_LUT4_O_I1
.sym 55626 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 55627 soc.cpu.cpuregs_rs1[12]
.sym 55629 soc.cpu.irq_pending[25]
.sym 55631 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I0_SB_LUT4_O_I1
.sym 55632 soc.cpu.cpuregs_rs1[3]
.sym 55633 soc.cpu.irq_pending[30]
.sym 55634 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 55635 soc.cpu.irq_pending[24]
.sym 55636 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 55637 soc.cpu.pcpi_rs1[19]
.sym 55638 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 55639 soc.cpu.irq_pending[28]
.sym 55640 soc.cpu.irq_mask[13]
.sym 55641 soc.cpu.pcpi_rs1[17]
.sym 55642 gpio_led_pmod[7]
.sym 55643 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 55644 soc.cpu.pcpi_rs1[12]
.sym 55650 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 55652 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 55654 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1
.sym 55655 soc.cpu.reg_next_pc[17]
.sym 55656 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0_SB_LUT4_O_I1
.sym 55662 soc.cpu.irq_mask[28]
.sym 55663 soc.cpu.irq_state[0]
.sym 55664 soc.cpu.irq_mask[31]
.sym 55667 soc.cpu.irq_pending[31]
.sym 55671 soc.cpu.reg_next_pc[28]
.sym 55672 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 55673 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I0_SB_LUT4_O_I1
.sym 55674 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 55676 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I0_SB_LUT4_O_I1
.sym 55679 soc.cpu.irq_state[1]
.sym 55680 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I0_SB_LUT4_O_I1
.sym 55681 soc.cpu.irq_pending[28]
.sym 55684 soc.cpu.irq_pending[31]
.sym 55686 soc.cpu.irq_mask[31]
.sym 55689 soc.cpu.irq_pending[31]
.sym 55691 soc.cpu.irq_mask[31]
.sym 55695 soc.cpu.irq_state[1]
.sym 55696 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I0_SB_LUT4_O_I1
.sym 55697 soc.cpu.irq_state[0]
.sym 55698 soc.cpu.reg_next_pc[17]
.sym 55701 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I0_SB_LUT4_O_I1
.sym 55702 soc.cpu.irq_state[1]
.sym 55703 soc.cpu.reg_next_pc[28]
.sym 55704 soc.cpu.irq_state[0]
.sym 55707 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0_SB_LUT4_O_I1
.sym 55708 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I0_SB_LUT4_O_I1
.sym 55709 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 55710 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 55713 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I0_SB_LUT4_O_I1
.sym 55714 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 55715 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I0_SB_LUT4_O_I1
.sym 55716 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1
.sym 55719 soc.cpu.irq_pending[28]
.sym 55720 soc.cpu.irq_mask[28]
.sym 55726 soc.cpu.irq_pending[28]
.sym 55727 soc.cpu.irq_mask[28]
.sym 55729 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 55730 CLK12$SB_IO_IN_$glb_clk
.sym 55731 resetn_SB_LUT4_I3_O_$glb_sr
.sym 55732 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I1
.sym 55733 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 55734 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I0_SB_LUT4_O_I1
.sym 55735 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 55736 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I1
.sym 55737 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I1
.sym 55738 soc.cpu.irq_pending[30]
.sym 55739 soc.cpu.irq_pending[24]
.sym 55743 soc.cpu.pcpi_rs1[11]
.sym 55744 soc.cpu.irq_mask[24]
.sym 55745 soc.cpu.cpuregs_rs1[19]
.sym 55748 iomem_wdata[6]
.sym 55750 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1
.sym 55751 $PACKER_VCC_NET
.sym 55752 soc.cpu.irq_mask[31]
.sym 55753 soc.cpu.pcpi_rs1[4]
.sym 55754 soc.cpu.cpuregs_rs1[31]
.sym 55755 soc.cpu.pcpi_rs1[16]
.sym 55756 soc.cpu.reg_pc[14]
.sym 55757 soc.cpu.instr_lui
.sym 55758 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I0
.sym 55759 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I0
.sym 55760 iomem_wdata[15]
.sym 55761 soc.cpu.cpuregs_rs1[16]
.sym 55762 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 55763 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 55764 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O_I0
.sym 55765 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 55766 soc.cpu.pcpi_rs1[0]
.sym 55767 soc.cpu.irq_pending[6]
.sym 55773 soc.cpu.instr_lui
.sym 55775 soc.cpu.reg_next_pc[16]
.sym 55776 soc.cpu.irq_mask[0]
.sym 55780 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 55781 soc.cpu.irq_state[0]
.sym 55782 soc.cpu.pcpi_rs1[4]
.sym 55783 soc.cpu.pcpi_rs1[16]
.sym 55784 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 55785 soc.cpu.cpuregs_rs1[16]
.sym 55786 soc.cpu.pcpi_rs1[14]
.sym 55787 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0_SB_LUT4_O_I1
.sym 55788 soc.cpu.reg_next_pc[25]
.sym 55789 soc.cpu.irq_state[1]
.sym 55791 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 55792 soc.cpu.is_lui_auipc_jal
.sym 55793 soc.cpu.irq_pending[0]
.sym 55794 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 55795 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 55797 soc.cpu.irq_pending[0]
.sym 55798 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 55800 soc.cpu.cpu_state[4]
.sym 55801 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 55802 soc.cpu.reg_pc[16]
.sym 55803 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 55806 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 55807 soc.cpu.irq_mask[0]
.sym 55808 soc.cpu.irq_pending[0]
.sym 55809 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 55812 soc.cpu.pcpi_rs1[16]
.sym 55813 soc.cpu.cpu_state[4]
.sym 55814 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 55815 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 55818 soc.cpu.instr_lui
.sym 55819 soc.cpu.cpuregs_rs1[16]
.sym 55820 soc.cpu.reg_pc[16]
.sym 55821 soc.cpu.is_lui_auipc_jal
.sym 55824 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 55825 soc.cpu.cpu_state[4]
.sym 55826 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 55827 soc.cpu.pcpi_rs1[4]
.sym 55830 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 55831 soc.cpu.irq_pending[0]
.sym 55832 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 55833 soc.cpu.irq_mask[0]
.sym 55836 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 55837 soc.cpu.reg_next_pc[25]
.sym 55838 soc.cpu.irq_state[0]
.sym 55839 soc.cpu.irq_state[1]
.sym 55842 soc.cpu.irq_state[1]
.sym 55843 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0_SB_LUT4_O_I1
.sym 55844 soc.cpu.reg_next_pc[16]
.sym 55845 soc.cpu.irq_state[0]
.sym 55848 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 55849 soc.cpu.cpu_state[4]
.sym 55850 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 55851 soc.cpu.pcpi_rs1[14]
.sym 55853 CLK12$SB_IO_IN_$glb_clk
.sym 55854 resetn_SB_LUT4_I3_O_$glb_sr
.sym 55855 soc.cpu.pcpi_rs1[8]
.sym 55856 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 55857 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 55858 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I0
.sym 55859 soc.cpu.pcpi_rs1[23]
.sym 55860 soc.cpu.pcpi_rs1[12]
.sym 55861 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 55862 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 55867 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 55868 soc.cpu.cpuregs_rs1[5]
.sym 55870 soc.cpu.cpuregs_rs1[6]
.sym 55872 soc.cpu.irq_mask[0]
.sym 55873 soc.cpu.pcpi_rs1[15]
.sym 55874 soc.cpu.cpu_state[2]
.sym 55875 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0_SB_LUT4_O_I1
.sym 55876 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 55877 soc.cpu.cpuregs_rs1[20]
.sym 55878 soc.cpu.pcpi_rs1[11]
.sym 55879 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I0_SB_LUT4_O_I1
.sym 55880 soc.cpu.pcpi_rs1[23]
.sym 55881 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 55882 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 55883 soc.cpu.cpu_state[2]
.sym 55884 soc.cpu.pcpi_rs1[28]
.sym 55885 soc.cpu.pcpi_rs1[5]
.sym 55886 soc.cpu.cpu_state[4]
.sym 55887 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 55888 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 55889 soc.cpu.reg_pc[10]
.sym 55896 soc.cpu.cpuregs_rs1[15]
.sym 55897 soc.cpu.irq_pending[5]
.sym 55898 soc.cpu.instr_lui
.sym 55899 soc.cpu.reg_pc[15]
.sym 55900 soc.cpu.irq_mask[5]
.sym 55901 soc.cpu.reg_pc[8]
.sym 55902 soc.cpu.reg_pc[12]
.sym 55906 soc.cpu.instr_lui
.sym 55907 soc.cpu.irq_mask[6]
.sym 55908 soc.cpu.reg_pc[3]
.sym 55909 soc.cpu.cpuregs_rs1[12]
.sym 55910 soc.cpu.is_lui_auipc_jal
.sym 55911 soc.cpu.cpuregs_rs1[8]
.sym 55914 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 55915 soc.cpu.irq_pending[6]
.sym 55916 soc.cpu.cpuregs_rs1[5]
.sym 55924 soc.cpu.reg_pc[5]
.sym 55927 soc.cpu.cpuregs_rs1[3]
.sym 55929 soc.cpu.cpuregs_rs1[15]
.sym 55930 soc.cpu.is_lui_auipc_jal
.sym 55931 soc.cpu.instr_lui
.sym 55932 soc.cpu.reg_pc[15]
.sym 55936 soc.cpu.irq_mask[5]
.sym 55937 soc.cpu.irq_pending[5]
.sym 55941 soc.cpu.cpuregs_rs1[5]
.sym 55942 soc.cpu.reg_pc[5]
.sym 55943 soc.cpu.instr_lui
.sym 55944 soc.cpu.is_lui_auipc_jal
.sym 55948 soc.cpu.irq_mask[6]
.sym 55949 soc.cpu.irq_pending[6]
.sym 55953 soc.cpu.cpuregs_rs1[3]
.sym 55954 soc.cpu.is_lui_auipc_jal
.sym 55955 soc.cpu.instr_lui
.sym 55956 soc.cpu.reg_pc[3]
.sym 55959 soc.cpu.reg_pc[8]
.sym 55960 soc.cpu.instr_lui
.sym 55961 soc.cpu.is_lui_auipc_jal
.sym 55962 soc.cpu.cpuregs_rs1[8]
.sym 55965 soc.cpu.cpuregs_rs1[12]
.sym 55966 soc.cpu.instr_lui
.sym 55967 soc.cpu.reg_pc[12]
.sym 55968 soc.cpu.is_lui_auipc_jal
.sym 55971 soc.cpu.irq_pending[6]
.sym 55972 soc.cpu.irq_mask[6]
.sym 55973 soc.cpu.irq_pending[5]
.sym 55974 soc.cpu.irq_mask[5]
.sym 55975 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 55976 CLK12$SB_IO_IN_$glb_clk
.sym 55977 resetn_SB_LUT4_I3_O_$glb_sr
.sym 55978 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I0
.sym 55979 soc.cpu.pcpi_rs1[5]
.sym 55980 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I1
.sym 55981 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I0
.sym 55982 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 55983 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I0
.sym 55984 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I0
.sym 55985 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I0
.sym 55990 soc.cpu.irq_mask[27]
.sym 55991 soc.cpu.cpu_state[2]
.sym 55992 soc.cpu.cpuregs_rs1[31]
.sym 55993 soc.cpu.irq_mask[6]
.sym 55994 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 55995 soc.cpu.pcpi_rs1[10]
.sym 55996 soc.cpu.cpu_state[2]
.sym 55998 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 55999 soc.cpu.reg_pc[31]
.sym 56000 soc.cpu.cpuregs_rs1[15]
.sym 56001 soc.cpu.cpuregs_rs1[10]
.sym 56003 soc.cpu.cpuregs_rs1[26]
.sym 56004 soc.cpu.pcpi_rs1[9]
.sym 56005 soc.cpu.reg_pc[7]
.sym 56006 soc.cpu.pcpi_rs1[23]
.sym 56007 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 56008 soc.cpu.pcpi_rs1[12]
.sym 56010 soc.cpu.pcpi_rs1[3]
.sym 56012 soc.cpu.irq_state[1]
.sym 56013 soc.cpu.pcpi_rs1[5]
.sym 56019 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 56020 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 56021 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 56022 soc.cpu.cpuregs_rs1[23]
.sym 56023 soc.cpu.pcpi_rs1[23]
.sym 56025 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 56026 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 56027 soc.cpu.instr_lui
.sym 56028 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 56029 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 56030 soc.cpu.is_lui_auipc_jal
.sym 56031 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 56032 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 56033 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 56034 soc.cpu.reg_pc[23]
.sym 56039 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 56040 soc.cpu.cpu_state[2]
.sym 56041 soc.cpu.cpuregs_rs1[10]
.sym 56045 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 56046 soc.cpu.cpu_state[4]
.sym 56047 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 56048 soc.cpu.cpu_state[2]
.sym 56049 soc.cpu.reg_pc[10]
.sym 56050 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 56052 soc.cpu.is_lui_auipc_jal
.sym 56053 soc.cpu.instr_lui
.sym 56054 soc.cpu.cpuregs_rs1[10]
.sym 56055 soc.cpu.reg_pc[10]
.sym 56058 soc.cpu.cpu_state[2]
.sym 56059 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 56060 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 56061 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 56064 soc.cpu.reg_pc[23]
.sym 56065 soc.cpu.instr_lui
.sym 56066 soc.cpu.is_lui_auipc_jal
.sym 56067 soc.cpu.cpuregs_rs1[23]
.sym 56070 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 56071 soc.cpu.cpu_state[2]
.sym 56072 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 56073 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 56076 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 56077 soc.cpu.cpu_state[2]
.sym 56078 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 56079 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 56082 soc.cpu.cpu_state[2]
.sym 56083 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 56084 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 56085 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 56088 soc.cpu.cpu_state[4]
.sym 56089 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 56090 soc.cpu.pcpi_rs1[23]
.sym 56091 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 56094 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 56095 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 56096 soc.cpu.cpu_state[2]
.sym 56097 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 56101 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I0
.sym 56102 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I0
.sym 56103 soc.cpu.pcpi_rs1[28]
.sym 56104 soc.cpu.pcpi_rs1[25]
.sym 56105 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 56106 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I0
.sym 56107 soc.cpu.pcpi_rs1[26]
.sym 56108 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I0
.sym 56113 soc.cpu.cpuregs_rs1[18]
.sym 56119 soc.cpu.pcpi_rs1[7]
.sym 56120 soc.cpu.cpuregs_rs1[22]
.sym 56121 soc.cpu.pcpi_rs1[22]
.sym 56122 soc.cpu.pcpi_rs1[5]
.sym 56123 soc.cpu.cpuregs_rs1[21]
.sym 56124 soc.cpu.cpuregs_rs1[18]
.sym 56125 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 56126 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 56127 soc.cpu.irq_mask[13]
.sym 56128 soc.cpu.pcpi_rs1[19]
.sym 56132 soc.cpu.pcpi_rs1[19]
.sym 56133 soc.cpu.pcpi_rs1[17]
.sym 56134 gpio_led_pmod[7]
.sym 56136 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 56142 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 56144 soc.cpu.instr_sb_SB_LUT4_I0_I3
.sym 56145 soc.cpu.cpu_state[6]
.sym 56147 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 56148 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 56151 soc.cpu.instr_lb_SB_LUT4_I2_I1
.sym 56153 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 56155 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 56157 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 56158 soc.cpu.cpu_state[2]
.sym 56159 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 56160 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 56161 soc.cpu.cpu_state[5]
.sym 56162 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 56163 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 56166 soc.cpu.cpu_state[2]
.sym 56167 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 56168 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 56170 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 56171 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 56173 soc.cpu.cpuregs_rs1[13]
.sym 56175 soc.cpu.cpu_state[2]
.sym 56176 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 56177 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 56178 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 56181 soc.cpu.cpu_state[2]
.sym 56182 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 56183 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 56184 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 56187 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 56188 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 56189 soc.cpu.cpu_state[2]
.sym 56190 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 56193 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 56194 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 56195 soc.cpu.cpu_state[2]
.sym 56196 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 56199 soc.cpu.instr_lb_SB_LUT4_I2_I1
.sym 56200 soc.cpu.cpu_state[5]
.sym 56201 soc.cpu.instr_sb_SB_LUT4_I0_I3
.sym 56202 soc.cpu.cpu_state[6]
.sym 56208 soc.cpu.cpuregs_rs1[13]
.sym 56211 soc.cpu.cpu_state[2]
.sym 56212 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 56213 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 56214 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 56217 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 56218 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 56219 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 56220 soc.cpu.cpu_state[2]
.sym 56221 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 56222 CLK12$SB_IO_IN_$glb_clk
.sym 56223 resetn_SB_LUT4_I3_O_$glb_sr
.sym 56224 soc.cpu.pcpi_rs1[30]
.sym 56225 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I1
.sym 56226 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I0
.sym 56227 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 56228 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I0
.sym 56229 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I0
.sym 56230 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I1
.sym 56231 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I0_SB_LUT4_O_I1
.sym 56236 $PACKER_VCC_NET
.sym 56237 soc.cpu.pcpi_rs1[26]
.sym 56238 soc.cpu.irq_mask[13]
.sym 56239 soc.cpu.pcpi_rs1[25]
.sym 56240 soc.cpu.cpuregs_rs1[31]
.sym 56242 soc.cpu.cpuregs_rs1[29]
.sym 56244 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 56245 soc.cpu.cpuregs_rs1[19]
.sym 56246 soc.cpu.instr_sb_SB_LUT4_I0_I3
.sym 56247 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 56248 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 56250 soc.cpu.instr_lui
.sym 56251 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 56253 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 56254 soc.cpu.pcpi_rs1[7]
.sym 56255 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 56256 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 56257 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 56258 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 56266 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I0
.sym 56267 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 56268 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I1
.sym 56269 soc.cpu.pcpi_rs1[17]
.sym 56271 soc.cpu.cpu_state[2]
.sym 56272 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 56273 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 56274 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 56275 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 56276 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 56277 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 56278 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 56281 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 56282 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 56283 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 56286 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 56287 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 56289 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I2
.sym 56291 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 56292 soc.cpu.cpu_state[4]
.sym 56293 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I1
.sym 56294 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I2
.sym 56295 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 56296 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 56298 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 56299 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 56300 soc.cpu.cpu_state[2]
.sym 56301 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 56304 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 56305 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 56306 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 56307 soc.cpu.cpu_state[2]
.sym 56310 soc.cpu.cpu_state[2]
.sym 56311 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 56312 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 56313 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 56316 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 56317 soc.cpu.cpu_state[2]
.sym 56318 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 56319 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 56323 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I2
.sym 56324 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 56325 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I1
.sym 56328 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 56329 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 56330 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 56331 soc.cpu.cpu_state[2]
.sym 56334 soc.cpu.pcpi_rs1[17]
.sym 56335 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 56336 soc.cpu.cpu_state[4]
.sym 56337 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 56340 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I1
.sym 56341 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 56342 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I0
.sym 56343 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I2
.sym 56344 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 56345 CLK12$SB_IO_IN_$glb_clk
.sym 56347 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I2
.sym 56348 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 56349 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 56350 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 56351 gpio_led_pmod[7]
.sym 56352 P2_8$SB_IO_OUT
.sym 56353 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 56354 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I2
.sym 56359 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 56361 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 56364 soc.cpu.pcpi_rs1[21]
.sym 56366 soc.cpu.pcpi_rs1[30]
.sym 56367 soc.cpu.pcpi_rs1[29]
.sym 56369 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 56370 soc.cpu.pcpi_rs1[11]
.sym 56378 soc.cpu.cpu_state[4]
.sym 56379 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I1
.sym 56388 soc.cpu.pcpi_rs1[13]
.sym 56389 soc.cpu.pcpi_rs1[15]
.sym 56390 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I2
.sym 56391 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I1
.sym 56394 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I0
.sym 56395 soc.cpu.is_lui_auipc_jal
.sym 56396 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I1
.sym 56397 soc.cpu.pcpi_rs1[18]
.sym 56398 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 56399 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 56401 soc.cpu.cpuregs_rs1[26]
.sym 56402 soc.cpu.reg_pc[26]
.sym 56403 soc.cpu.pcpi_rs1[10]
.sym 56404 soc.cpu.pcpi_rs1[21]
.sym 56408 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 56409 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 56410 soc.cpu.instr_lui
.sym 56412 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I2
.sym 56413 soc.cpu.pcpi_rs1[16]
.sym 56414 soc.cpu.pcpi_rs1[7]
.sym 56415 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 56416 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 56417 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 56418 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I0
.sym 56419 soc.cpu.pcpi_rs1[12]
.sym 56421 soc.cpu.pcpi_rs1[21]
.sym 56422 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 56423 soc.cpu.pcpi_rs1[13]
.sym 56424 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 56427 soc.cpu.pcpi_rs1[7]
.sym 56428 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 56429 soc.cpu.pcpi_rs1[15]
.sym 56430 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 56433 soc.cpu.instr_lui
.sym 56434 soc.cpu.is_lui_auipc_jal
.sym 56435 soc.cpu.cpuregs_rs1[26]
.sym 56436 soc.cpu.reg_pc[26]
.sym 56439 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 56440 soc.cpu.pcpi_rs1[10]
.sym 56441 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 56442 soc.cpu.pcpi_rs1[12]
.sym 56445 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 56446 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I2
.sym 56447 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I0
.sym 56448 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I1
.sym 56451 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 56452 soc.cpu.pcpi_rs1[16]
.sym 56453 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 56454 soc.cpu.pcpi_rs1[18]
.sym 56457 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I2
.sym 56458 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I0
.sym 56459 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 56460 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I1
.sym 56467 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 56468 CLK12$SB_IO_IN_$glb_clk
.sym 56478 soc.cpu.pcpi_rs1[1]
.sym 56482 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I2
.sym 56487 soc.cpu.pcpi_rs1[18]
.sym 56489 LCD_SPI_CS$SB_IO_OUT
.sym 56499 soc.cpu.pcpi_rs1[9]
.sym 56501 soc.cpu.pcpi_rs1[12]
.sym 56510 LCD_SPI_CS$SB_IO_OUT
.sym 56514 CLK12$SB_IO_IN
.sym 56515 P2_8$SB_IO_OUT
.sym 56518 LCD_SPI_CS$SB_IO_OUT
.sym 56536 LCD_SPI_CS$SB_IO_OUT
.sym 56537 P2_8$SB_IO_OUT
.sym 56538 CLK12$SB_IO_IN
.sym 56574 resetn_SB_LUT4_I3_O
.sym 56583 soc.ram_ready
.sym 56591 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 56615 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 56689 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 56691 CLK12$SB_IO_IN_$glb_clk
.sym 56698 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 56700 soc.simpleuart.recv_buf_valid
.sym 56703 soc.spimemio.softreset
.sym 56708 iomem_ready_SB_LUT4_I1_O
.sym 56712 iomem_wdata[22]
.sym 56717 iomem_wdata[31]
.sym 56719 iomem_wdata[16]
.sym 56728 soc.ram_ready
.sym 56745 flash_csb_SB_LUT4_I2_O
.sym 56746 soc.ram_ready
.sym 56756 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 56761 soc.cpu.mem_rdata_SB_LUT4_O_3_I1
.sym 56763 soc.ram_ready
.sym 56775 soc.simpleuart.recv_buf_data[5]
.sym 56778 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 56780 soc.spimemio.buffer[18]
.sym 56781 soc.simpleuart.recv_buf_data[7]
.sym 56782 flash_csb_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 56783 soc.simpleuart_reg_div_do[5]
.sym 56788 flash_csb$SB_IO_OUT
.sym 56789 soc.ram_ready
.sym 56791 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 56793 soc.simpleuart.recv_buf_valid
.sym 56800 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 56805 flash_csb_SB_LUT4_I2_I1
.sym 56808 soc.simpleuart.recv_buf_data[5]
.sym 56810 soc.simpleuart.recv_buf_valid
.sym 56813 flash_csb$SB_IO_OUT
.sym 56814 flash_csb_SB_LUT4_I2_I1
.sym 56815 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 56816 soc.ram_ready
.sym 56826 soc.spimemio.buffer[18]
.sym 56844 soc.simpleuart.recv_buf_valid
.sym 56846 soc.simpleuart.recv_buf_data[7]
.sym 56849 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 56850 soc.simpleuart_reg_div_do[5]
.sym 56851 flash_csb_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 56852 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 56853 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 56854 CLK12$SB_IO_IN_$glb_clk
.sym 56856 soc.cpu.mem_rdata_SB_LUT4_O_1_I1
.sym 56857 flash_io0_oe_SB_LUT4_I0_O
.sym 56858 flash_io3_oe_SB_LUT4_I0_O
.sym 56859 soc.spimemio_cfgreg_do[22]
.sym 56860 soc.cpu.mem_rdata_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 56861 soc.spimemio_cfgreg_do[20]
.sym 56862 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 56863 flash_io2_oe_SB_LUT4_I0_O
.sym 56870 flash_io2_oe
.sym 56874 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 56876 iomem_wdata[30]
.sym 56879 soc.simpleuart_reg_div_do[5]
.sym 56880 iomem_wstrb[0]
.sym 56881 iomem_wstrb[1]
.sym 56882 soc.simpleuart.recv_buf_valid
.sym 56884 resetn
.sym 56886 soc.spimemio_cfgreg_do[21]
.sym 56887 soc.spimemio.dout_data[0]
.sym 56888 soc.spimemio.buffer[19]
.sym 56889 soc.simpleuart_reg_div_do[21]
.sym 56890 soc.spimemio.buffer[16]
.sym 56891 iomem_wstrb[2]
.sym 56898 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 56900 soc.simpleuart.recv_buf_valid
.sym 56903 soc.spimemio.dout_data[0]
.sym 56907 soc.spimemio.dout_data[3]
.sym 56908 soc.spimemio.dout_data[6]
.sym 56912 soc.ram_ready
.sym 56913 soc.simpleuart.recv_buf_data[6]
.sym 56914 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 56915 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 56916 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 56918 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 56920 soc.spimemio.dout_data[2]
.sym 56922 flash_io0_oe_SB_LUT4_I0_O
.sym 56923 flash_io3_oe_SB_LUT4_I0_O
.sym 56924 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 56928 flash_io2_oe_SB_LUT4_I0_O
.sym 56933 soc.spimemio.dout_data[3]
.sym 56939 soc.spimemio.dout_data[0]
.sym 56942 soc.ram_ready
.sym 56943 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 56944 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 56945 flash_io3_oe_SB_LUT4_I0_O
.sym 56951 soc.spimemio.dout_data[6]
.sym 56954 soc.simpleuart.recv_buf_data[6]
.sym 56957 soc.simpleuart.recv_buf_valid
.sym 56960 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 56961 flash_io2_oe_SB_LUT4_I0_O
.sym 56962 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 56963 soc.ram_ready
.sym 56969 soc.spimemio.dout_data[2]
.sym 56972 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 56973 soc.ram_ready
.sym 56974 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 56975 flash_io0_oe_SB_LUT4_I0_O
.sym 56976 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 56977 CLK12$SB_IO_IN_$glb_clk
.sym 56979 soc.spimemio_cfgreg_do[17]
.sym 56980 soc.spimemio_cfgreg_do[21]
.sym 56981 soc.spimemio_cfgreg_do[18]
.sym 56982 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 56983 soc.cpu.mem_rdata_SB_LUT4_O_3_I1
.sym 56984 soc.spimemio_cfgreg_do[16]
.sym 56985 soc.spimemio_cfgreg_do[19]
.sym 56986 soc.cpu.mem_rdata_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 56987 iomem_wstrb[0]
.sym 56990 iomem_wstrb[0]
.sym 56991 flash_io2_di
.sym 56993 soc.spimemio.dout_data[3]
.sym 56994 soc.spimemio_cfgreg_do[22]
.sym 56995 iomem_wdata[20]
.sym 56996 soc.spimemio.dout_data[5]
.sym 56998 soc.simpleuart_reg_div_do[10]
.sym 56999 soc.cpu.mem_rdata_SB_LUT4_O_I1
.sym 57001 flash_io0_oe
.sym 57004 soc.simpleuart_reg_div_do[7]
.sym 57005 iomem_wdata[22]
.sym 57006 soc.spimemio.buffer[22]
.sym 57007 soc.ram_ready
.sym 57009 soc.spimemio_cfgreg_do[20]
.sym 57010 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 57013 soc.simpleuart_reg_div_do[11]
.sym 57014 iomem_wdata[16]
.sym 57020 soc.spimemio.dout_data[7]
.sym 57021 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 57022 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 57024 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 57028 soc.spimemio.dout_data[6]
.sym 57031 soc.ram_ready
.sym 57032 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 57034 soc.simpleuart_reg_div_do[6]
.sym 57035 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 57042 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 57047 soc.spimemio.dout_data[0]
.sym 57055 soc.spimemio.dout_data[0]
.sym 57079 soc.spimemio.dout_data[7]
.sym 57083 soc.spimemio.dout_data[6]
.sym 57089 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 57090 soc.simpleuart_reg_div_do[6]
.sym 57091 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 57092 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 57096 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 57097 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 57098 soc.ram_ready
.sym 57099 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 57100 CLK12$SB_IO_IN_$glb_clk
.sym 57102 soc.cpu.mem_rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 57104 soc.cpu.mem_rdata_SB_LUT4_O_15_I2
.sym 57105 soc.cpu.mem_rdata_SB_LUT4_O_15_I1
.sym 57108 soc.spimem_rdata[14]
.sym 57116 iomem_wdata[21]
.sym 57117 iomem_wdata[8]
.sym 57118 soc.spimemio.dout_data[7]
.sym 57120 iomem_wdata[17]
.sym 57121 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 57123 iomem_wdata[19]
.sym 57124 soc.spimemio.dout_data[7]
.sym 57125 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 57126 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 57127 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 57128 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 57129 soc.simpleuart_reg_div_do[23]
.sym 57131 soc.simpleuart_reg_div_do[17]
.sym 57132 soc.simpleuart_reg_div_do[24]
.sym 57133 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 57134 flash_csb_SB_LUT4_I2_O
.sym 57135 soc.simpleuart_reg_div_do[28]
.sym 57136 iomem_wstrb[2]
.sym 57137 soc.simpleuart_reg_div_do[27]
.sym 57143 iomem_ready_SB_LUT4_I1_O
.sym 57145 soc.simpleuart_reg_div_do[15]
.sym 57146 soc.ram_ready
.sym 57149 soc.spimemio.buffer[11]
.sym 57150 iomem_rdata[14]
.sym 57153 soc.spimemio.buffer[8]
.sym 57156 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 57158 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 57160 soc.spimemio.buffer[19]
.sym 57162 soc.spimemio.buffer[16]
.sym 57165 soc.spimem_rdata[14]
.sym 57166 soc.spimemio.buffer[22]
.sym 57167 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 57171 soc.cpu.mem_rdata_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 57176 soc.spimem_rdata[14]
.sym 57177 iomem_rdata[14]
.sym 57178 iomem_ready_SB_LUT4_I1_O
.sym 57184 soc.spimemio.buffer[19]
.sym 57188 soc.spimemio.buffer[11]
.sym 57194 soc.spimemio.buffer[22]
.sym 57200 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 57201 soc.ram_ready
.sym 57202 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 57203 soc.cpu.mem_rdata_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 57206 soc.spimemio.buffer[8]
.sym 57215 soc.spimemio.buffer[16]
.sym 57218 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 57219 soc.simpleuart_reg_div_do[15]
.sym 57222 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 57223 CLK12$SB_IO_IN_$glb_clk
.sym 57225 soc.cpu.mem_rdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2
.sym 57226 iomem_rdata[10]
.sym 57227 iomem_rdata[16]
.sym 57228 soc.cpu.mem_rdata_SB_LUT4_O_7_I3
.sym 57229 iomem_rdata[13]
.sym 57230 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I0
.sym 57231 iomem_rdata[9]
.sym 57232 soc.mem_rdata[17]
.sym 57234 iomem_wdata[17]
.sym 57235 iomem_wdata[17]
.sym 57237 soc.spimemio.dout_data[3]
.sym 57239 soc.spimemio.buffer[8]
.sym 57240 iomem_wdata[18]
.sym 57245 soc.spimemio.buffer[11]
.sym 57247 iomem_ready_SB_LUT4_I1_O
.sym 57249 soc.ram_ready
.sym 57251 soc.cpu.mem_rdata_SB_LUT4_O_4_I1
.sym 57252 soc.mem_rdata[29]
.sym 57253 soc.cpu.mem_rdata_SB_LUT4_O_6_I1
.sym 57254 soc.cpu.mem_rdata_SB_LUT4_O_3_I1
.sym 57255 gpio_led_g[6]
.sym 57256 soc.ram_ready
.sym 57257 soc.cpu.mem_rdata_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 57258 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 57259 gpio_led_g[5]
.sym 57260 gpio_led_g_SB_DFFESR_Q_E
.sym 57267 gpio_led_g[1]
.sym 57268 iomem_rdata[22]
.sym 57269 soc.spimem_rdata[22]
.sym 57271 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 57272 soc.spimem_rdata[16]
.sym 57273 gpio_led_g[6]
.sym 57275 soc.spimem_rdata[17]
.sym 57279 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 57280 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 57281 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 57283 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 57284 iomem_rdata[16]
.sym 57287 iomem_ready_SB_LUT4_I1_O
.sym 57288 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 57289 soc.spimemio.valid_SB_LUT4_O_I2
.sym 57291 gpio_led_r[3]
.sym 57293 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 57294 iomem_rdata[17]
.sym 57295 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I0
.sym 57296 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 57297 iomem_ready_SB_LUT4_I1_O
.sym 57301 gpio_led_r[3]
.sym 57305 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 57306 soc.spimem_rdata[17]
.sym 57307 iomem_rdata[17]
.sym 57308 iomem_ready_SB_LUT4_I1_O
.sym 57312 gpio_led_g[6]
.sym 57317 soc.spimem_rdata[22]
.sym 57318 iomem_rdata[22]
.sym 57319 iomem_ready_SB_LUT4_I1_O
.sym 57320 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 57324 gpio_led_g[1]
.sym 57329 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 57330 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 57331 soc.spimemio.valid_SB_LUT4_O_I2
.sym 57332 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 57335 iomem_ready_SB_LUT4_I1_O
.sym 57336 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 57337 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I0
.sym 57338 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 57341 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 57342 iomem_rdata[16]
.sym 57343 iomem_ready_SB_LUT4_I1_O
.sym 57344 soc.spimem_rdata[16]
.sym 57345 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 57346 CLK12$SB_IO_IN_$glb_clk
.sym 57347 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 57348 soc.cpu.mem_rdata_SB_LUT4_O_9_I3
.sym 57349 soc.cpu.mem_rdata_SB_LUT4_O_8_I2
.sym 57350 soc.cpu.mem_rdata_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 57351 soc.cpu.mem_rdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2
.sym 57352 gpio_led_g[0]
.sym 57353 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I0
.sym 57354 soc.cpu.mem_rdata_SB_LUT4_O_14_I3
.sym 57355 soc.cpu.mem_rdata_SB_LUT4_O_14_I3_SB_LUT4_O_I2
.sym 57359 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 57361 iomem_ready_SB_LUT4_I1_O
.sym 57362 soc.spimemio.dout_data[2]
.sym 57364 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 57365 soc.cpu.mem_rdata_SB_LUT4_O_7_I3_SB_LUT4_O_I1
.sym 57370 iomem_ready_SB_LUT4_I1_O
.sym 57371 gpio_led_g[1]
.sym 57372 iomem_wstrb[0]
.sym 57374 gpio_led_g[3]
.sym 57375 soc.spimemio.valid_SB_LUT4_O_I2
.sym 57376 resetn
.sym 57378 iomem_wstrb[2]
.sym 57379 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 57380 iomem_wstrb[1]
.sym 57381 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 57382 iomem_wstrb[2]
.sym 57383 iomem_wdata[25]
.sym 57389 iomem_wstrb[2]
.sym 57391 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 57392 soc.spimem_rdata[18]
.sym 57393 iomem_rdata[19]
.sym 57394 resetn
.sym 57396 soc.spimem_rdata[21]
.sym 57397 iomem_rdata[11]
.sym 57398 iomem_rdata[21]
.sym 57399 soc.spimem_rdata[19]
.sym 57400 gpio_led_g[3]
.sym 57401 soc.spimem_rdata[11]
.sym 57402 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 57404 soc.cpu.mem_rdata_SB_LUT4_O_6_I0
.sym 57409 iomem_rdata[18]
.sym 57410 iomem_ready_SB_LUT4_I1_O
.sym 57413 soc.cpu.mem_rdata_SB_LUT4_O_6_I1
.sym 57416 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 57417 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 57418 iomem_ready_SB_LUT4_I1_O
.sym 57419 gpio_led_g[5]
.sym 57422 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 57423 soc.spimem_rdata[19]
.sym 57424 iomem_rdata[19]
.sym 57425 iomem_ready_SB_LUT4_I1_O
.sym 57428 gpio_led_g[5]
.sym 57434 iomem_ready_SB_LUT4_I1_O
.sym 57435 soc.cpu.mem_rdata_SB_LUT4_O_6_I1
.sym 57436 soc.cpu.mem_rdata_SB_LUT4_O_6_I0
.sym 57437 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 57441 iomem_wstrb[2]
.sym 57442 resetn
.sym 57443 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 57448 gpio_led_g[3]
.sym 57452 iomem_rdata[11]
.sym 57453 iomem_ready_SB_LUT4_I1_O
.sym 57454 soc.spimem_rdata[11]
.sym 57455 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 57458 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 57459 iomem_ready_SB_LUT4_I1_O
.sym 57460 iomem_rdata[18]
.sym 57461 soc.spimem_rdata[18]
.sym 57464 iomem_ready_SB_LUT4_I1_O
.sym 57465 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 57466 soc.spimem_rdata[21]
.sym 57467 iomem_rdata[21]
.sym 57468 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 57469 CLK12$SB_IO_IN_$glb_clk
.sym 57470 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 57471 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 57472 soc.mem_rdata[29]
.sym 57473 soc.cpu.mem_rdata_SB_LUT4_O_14_I2
.sym 57474 soc.mem_rdata[25]
.sym 57475 soc.mem_rdata[24]
.sym 57476 soc.cpu.mem_rdata_SB_LUT4_O_11_I3
.sym 57477 soc.cpu.mem_rdata_SB_LUT4_O_11_I3_SB_LUT4_O_I2
.sym 57478 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 57481 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 57483 soc.ram_ready
.sym 57491 gpio_led_g_SB_DFFESR_Q_E
.sym 57495 soc.ram_ready
.sym 57496 soc.mem_rdata[16]
.sym 57498 soc.spimemio.dout_data[2]
.sym 57499 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 57500 soc.mem_rdata[23]
.sym 57501 iomem_ready_SB_LUT4_I1_O
.sym 57502 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 57503 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_O
.sym 57504 soc.simpleuart_reg_div_do[7]
.sym 57505 soc.mem_rdata[20]
.sym 57506 soc.mem_rdata[29]
.sym 57512 soc.cpu.mem_rdata_SB_LUT4_O_3_I0
.sym 57513 soc.cpu.mem_rdata_SB_LUT4_O_2_I1
.sym 57514 soc.cpu.mem_rdata_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 57517 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I0
.sym 57518 soc.cpu.mem_rdata_SB_LUT4_O_14_I3
.sym 57519 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 57520 soc.simpleuart_reg_div_do[14]
.sym 57521 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 57522 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 57523 soc.cpu.mem_rdata_SB_LUT4_O_4_I1
.sym 57524 soc.cpu.mem_rdata_SB_LUT4_O_3_I1
.sym 57525 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 57526 soc.cpu.mem_rdata_SB_LUT4_O_4_I0
.sym 57528 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 57529 soc.ram_ready
.sym 57533 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 57534 soc.cpu.mem_rdata_SB_LUT4_O_2_I0
.sym 57537 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 57538 soc.cpu.mem_rdata_SB_LUT4_O_14_I2
.sym 57539 iomem_ready_SB_LUT4_I1_O
.sym 57545 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 57546 soc.simpleuart_reg_div_do[14]
.sym 57551 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 57552 iomem_ready_SB_LUT4_I1_O
.sym 57553 soc.cpu.mem_rdata_SB_LUT4_O_2_I1
.sym 57554 soc.cpu.mem_rdata_SB_LUT4_O_2_I0
.sym 57557 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 57558 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 57559 iomem_ready_SB_LUT4_I1_O
.sym 57560 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 57563 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 57564 iomem_ready_SB_LUT4_I1_O
.sym 57565 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I0
.sym 57566 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 57569 iomem_ready_SB_LUT4_I1_O
.sym 57570 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 57571 soc.cpu.mem_rdata_SB_LUT4_O_14_I3
.sym 57572 soc.cpu.mem_rdata_SB_LUT4_O_14_I2
.sym 57575 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 57576 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 57577 soc.ram_ready
.sym 57578 soc.cpu.mem_rdata_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 57581 soc.cpu.mem_rdata_SB_LUT4_O_4_I1
.sym 57582 soc.cpu.mem_rdata_SB_LUT4_O_4_I0
.sym 57583 iomem_ready_SB_LUT4_I1_O
.sym 57584 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 57587 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 57588 soc.cpu.mem_rdata_SB_LUT4_O_3_I0
.sym 57589 soc.cpu.mem_rdata_SB_LUT4_O_3_I1
.sym 57590 iomem_ready_SB_LUT4_I1_O
.sym 57594 soc.spimem_rdata[30]
.sym 57595 soc.spimemio.valid_SB_LUT4_O_I2
.sym 57596 soc.spimem_rdata[26]
.sym 57597 soc.cpu.mem_rdata_SB_LUT4_O_13_I2
.sym 57598 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 57599 soc.spimem_rdata[27]
.sym 57600 soc.spimem_rdata[31]
.sym 57601 soc.cpu.mem_xfer_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 57602 soc.mem_rdata[28]
.sym 57605 soc.mem_rdata[28]
.sym 57607 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 57609 soc.mem_rdata[25]
.sym 57610 soc.mem_rdata[20]
.sym 57614 iomem_addr[16]
.sym 57615 soc.mem_rdata[29]
.sym 57618 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 57619 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 57620 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 57621 gpio_led_b_SB_DFFESR_Q_E
.sym 57622 soc.mem_rdata[24]
.sym 57623 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_I1
.sym 57624 soc.mem_rdata[27]
.sym 57625 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 57626 iomem_ready_SB_LUT4_I1_O
.sym 57627 soc.mem_rdata[18]
.sym 57628 iomem_wstrb[2]
.sym 57629 soc.spimemio.dout_data[6]
.sym 57635 iomem_rdata[7]
.sym 57638 soc.cpu.mem_rdata_SB_LUT4_O_5_I0
.sym 57639 soc.ram_ready
.sym 57640 iomem_ready_SB_LUT4_I1_O
.sym 57641 iomem_rdata[30]
.sym 57643 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 57645 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 57646 iomem_rdata[31]
.sym 57647 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_I1
.sym 57648 soc.spimemio.buffer[7]
.sym 57649 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 57650 soc.cpu.mem_rdata_SB_LUT4_O_5_I1
.sym 57651 soc.spimem_rdata[30]
.sym 57653 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 57654 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 57655 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 57657 soc.spimem_rdata[31]
.sym 57658 soc.spimem_rdata[7]
.sym 57660 soc.spimemio.valid_SB_LUT4_O_I2
.sym 57662 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 57663 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_O
.sym 57666 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 57668 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 57669 iomem_ready_SB_LUT4_I1_O
.sym 57670 soc.cpu.mem_rdata_SB_LUT4_O_5_I1
.sym 57671 soc.cpu.mem_rdata_SB_LUT4_O_5_I0
.sym 57674 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 57675 iomem_rdata[31]
.sym 57676 iomem_ready_SB_LUT4_I1_O
.sym 57677 soc.spimem_rdata[31]
.sym 57680 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 57681 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_I1
.sym 57682 soc.spimemio.valid_SB_LUT4_O_I2
.sym 57683 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_O
.sym 57686 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 57687 soc.ram_ready
.sym 57688 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 57689 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 57693 soc.spimem_rdata[7]
.sym 57695 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 57698 iomem_ready_SB_LUT4_I1_O
.sym 57699 iomem_rdata[7]
.sym 57700 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 57701 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 57704 iomem_rdata[30]
.sym 57706 soc.spimem_rdata[30]
.sym 57707 iomem_ready_SB_LUT4_I1_O
.sym 57713 soc.spimemio.buffer[7]
.sym 57714 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 57715 CLK12$SB_IO_IN_$glb_clk
.sym 57717 iomem_rdata[29]
.sym 57718 soc.mem_rdata[27]
.sym 57719 soc.mem_rdata[26]
.sym 57720 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 57721 soc.cpu.mem_rdata_SB_LUT4_O_9_I2
.sym 57722 iomem_rdata[12]
.sym 57723 soc.cpu.mem_rdata_SB_LUT4_O_10_I2
.sym 57724 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 57729 soc.mem_rdata[22]
.sym 57731 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 57734 soc.spimemio.dout_data[3]
.sym 57736 iomem_ready_SB_LUT4_I1_O
.sym 57737 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 57743 soc.mem_rdata[21]
.sym 57746 gpio_led_r[4]
.sym 57747 gpio_led_b_SB_DFFESR_Q_E
.sym 57749 soc.mem_rdata[18]
.sym 57750 gpio_led_b[6]
.sym 57751 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 57752 soc.mem_rdata[27]
.sym 57759 soc.cpu.mem_rdata_SB_LUT4_O_I0
.sym 57760 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 57766 gpio_led_pmod[7]
.sym 57768 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 57770 gpio_led_r[7]
.sym 57771 soc.cpu.mem_rdata_SB_LUT4_O_I1
.sym 57772 soc.spimem_rdata[15]
.sym 57774 gpio_led_b[6]
.sym 57776 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 57778 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 57779 iomem_ready_SB_LUT4_I1_O
.sym 57781 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 57785 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 57786 gpio_led_b[7]
.sym 57787 iomem_rdata[15]
.sym 57792 gpio_led_pmod[7]
.sym 57797 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 57798 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 57799 iomem_ready_SB_LUT4_I1_O
.sym 57800 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 57803 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 57804 soc.cpu.mem_rdata_SB_LUT4_O_I0
.sym 57805 soc.cpu.mem_rdata_SB_LUT4_O_I1
.sym 57806 iomem_ready_SB_LUT4_I1_O
.sym 57811 gpio_led_b[7]
.sym 57815 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 57816 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 57817 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 57818 iomem_ready_SB_LUT4_I1_O
.sym 57821 gpio_led_r[7]
.sym 57827 gpio_led_b[6]
.sym 57833 iomem_ready_SB_LUT4_I1_O
.sym 57834 iomem_rdata[15]
.sym 57835 soc.spimem_rdata[15]
.sym 57837 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 57838 CLK12$SB_IO_IN_$glb_clk
.sym 57839 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 57840 iomem_rdata[26]
.sym 57841 gpio_led_b_SB_DFFESR_Q_E
.sym 57842 iomem_rdata[24]
.sym 57844 iomem_rdata[28]
.sym 57845 iomem_rdata[27]
.sym 57847 iomem_rdata[6]
.sym 57852 gpio_led_pmod[7]
.sym 57854 iomem_ready_SB_LUT4_I1_O
.sym 57855 soc.mem_valid
.sym 57857 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 57858 soc.mem_valid
.sym 57860 soc.spimem_rdata[15]
.sym 57861 soc.mem_rdata[27]
.sym 57864 soc.mem_rdata[26]
.sym 57865 soc.mem_rdata[31]
.sym 57868 iomem_wstrb[0]
.sym 57869 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 57872 iomem_wstrb[1]
.sym 57873 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 57874 iomem_wstrb[2]
.sym 57875 soc.cpu.trap_SB_LUT4_I3_O
.sym 57888 soc.spimemio.buffer[6]
.sym 57897 iomem_ready_SB_LUT4_I1_O
.sym 57902 soc.spimem_rdata[6]
.sym 57912 iomem_rdata[6]
.sym 57926 iomem_rdata[6]
.sym 57928 iomem_ready_SB_LUT4_I1_O
.sym 57929 soc.spimem_rdata[6]
.sym 57946 soc.spimemio.buffer[6]
.sym 57960 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 57961 CLK12$SB_IO_IN_$glb_clk
.sym 57971 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 57973 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 57975 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 57981 iomem_addr[13]
.sym 57982 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 57987 gpio_led_b[0]
.sym 57988 soc.mem_rdata[23]
.sym 57989 gpio_led_pmod[6]
.sym 57990 soc.mem_rdata[20]
.sym 57991 gpio_led_b[5]
.sym 57992 iomem_ready_SB_LUT4_I1_O
.sym 57993 gpio_led_b[7]
.sym 57994 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 57995 gpio_led_b[4]
.sym 57996 soc.mem_rdata[16]
.sym 57998 soc.mem_rdata[29]
.sym 58006 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 58010 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_CI[2]
.sym 58011 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 58012 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 58013 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 58014 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 58018 $PACKER_VCC_NET
.sym 58030 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1
.sym 58036 $nextpnr_ICESTORM_LC_0$O
.sym 58039 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_CI[2]
.sym 58042 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_CI[3]
.sym 58044 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 58048 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_CI[4]
.sym 58050 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 58054 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_CI[5]
.sym 58056 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 58060 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_CI[6]
.sym 58062 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 58066 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_CI[7]
.sym 58069 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 58072 $nextpnr_ICESTORM_LC_1$I3
.sym 58074 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1
.sym 58078 $nextpnr_ICESTORM_LC_1$COUT
.sym 58081 $PACKER_VCC_NET
.sym 58082 $nextpnr_ICESTORM_LC_1$I3
.sym 58096 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1
.sym 58097 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 58099 $PACKER_VCC_NET
.sym 58100 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 58102 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 58107 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 58108 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 58109 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 58110 soc.mem_rdata[24]
.sym 58112 iomem_wstrb[2]
.sym 58113 soc.cpu.pcpi_rs1[2]
.sym 58114 iomem_wstrb[3]
.sym 58115 soc.mem_rdata[18]
.sym 58116 soc.cpu.mem_la_addr_SB_LUT4_O_29_I3
.sym 58118 iomem_ready_SB_LUT4_I1_O
.sym 58119 soc.cpu.mem_wordsize[1]
.sym 58120 gpio_led_b[2]
.sym 58121 gpio_led_b_SB_DFFESR_Q_E
.sym 58122 $nextpnr_ICESTORM_LC_1$COUT
.sym 58127 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 58128 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 58130 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 58131 iomem_wstrb[1]
.sym 58132 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 58133 iomem_wstrb[3]
.sym 58134 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.sym 58136 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 58138 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1
.sym 58139 soc.cpu.mem_la_read
.sym 58140 iomem_wstrb[2]
.sym 58141 iomem_ready
.sym 58144 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 58145 soc.cpu.trap_SB_LUT4_I3_O
.sym 58146 soc.cpu.pcpi_rs1[0]
.sym 58147 soc.cpu.pcpi_rs1[1]
.sym 58152 soc.mem_valid
.sym 58153 iomem_wstrb[0]
.sym 58161 iomem_ready
.sym 58162 soc.mem_valid
.sym 58163 $nextpnr_ICESTORM_LC_1$COUT
.sym 58166 soc.cpu.mem_la_read
.sym 58169 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 58172 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 58173 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 58174 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1
.sym 58175 iomem_wstrb[0]
.sym 58178 soc.cpu.pcpi_rs1[0]
.sym 58179 soc.cpu.pcpi_rs1[1]
.sym 58180 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 58181 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 58184 iomem_wstrb[1]
.sym 58185 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.sym 58186 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 58187 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 58190 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 58191 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 58192 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 58193 iomem_wstrb[2]
.sym 58196 iomem_wstrb[3]
.sym 58197 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 58198 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 58199 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 58202 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 58203 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 58204 soc.cpu.pcpi_rs1[0]
.sym 58205 soc.cpu.pcpi_rs1[1]
.sym 58206 soc.cpu.trap_SB_LUT4_I3_O
.sym 58207 CLK12$SB_IO_IN_$glb_clk
.sym 58219 soc.cpu.pcpi_rs1[4]
.sym 58221 soc.cpu.pcpi_rs1[3]
.sym 58223 iomem_addr[3]
.sym 58224 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 58225 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 58226 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_CI[2]
.sym 58227 iomem_wstrb[0]
.sym 58233 soc.cpu.pcpi_rs1[1]
.sym 58234 gpio_led_b[6]
.sym 58235 gpio_led_b_SB_DFFESR_Q_E
.sym 58236 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 58237 soc.cpu.cpu_state[4]
.sym 58238 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_CI[2]
.sym 58239 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 58240 $PACKER_VCC_NET
.sym 58241 soc.mem_rdata[18]
.sym 58242 iomem_wdata[24]
.sym 58243 soc.mem_rdata[21]
.sym 58244 soc.mem_rdata[27]
.sym 58250 soc.cpu.pcpi_rs1[1]
.sym 58253 iomem_wdata[29]
.sym 58257 soc.cpu.mem_wordsize[2]
.sym 58258 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 58261 gpio_led_b_SB_DFFESR_Q_E
.sym 58264 soc.cpu.pcpi_rs1[0]
.sym 58265 soc.cpu.pcpi_rs1[1]
.sym 58266 iomem_wdata[24]
.sym 58267 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 58268 iomem_wdata[31]
.sym 58271 iomem_wdata[28]
.sym 58273 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 58275 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 58279 soc.cpu.mem_wordsize[1]
.sym 58281 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 58285 iomem_wdata[24]
.sym 58289 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 58292 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 58296 iomem_wdata[29]
.sym 58304 iomem_wdata[31]
.sym 58310 iomem_wdata[28]
.sym 58313 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 58315 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 58319 soc.cpu.pcpi_rs1[1]
.sym 58320 soc.cpu.pcpi_rs1[0]
.sym 58321 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 58322 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 58325 soc.cpu.pcpi_rs1[0]
.sym 58326 soc.cpu.mem_wordsize[1]
.sym 58327 soc.cpu.mem_wordsize[2]
.sym 58328 soc.cpu.pcpi_rs1[1]
.sym 58329 gpio_led_b_SB_DFFESR_Q_E
.sym 58330 CLK12$SB_IO_IN_$glb_clk
.sym 58331 resetn_SB_LUT4_I3_O_$glb_sr
.sym 58340 soc.cpu.pcpi_rs1[8]
.sym 58343 soc.cpu.pcpi_rs1[8]
.sym 58346 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 58347 iomem_wdata[29]
.sym 58348 iomem_addr[8]
.sym 58349 soc.memory.cs_0
.sym 58350 gpio_led_b[5]
.sym 58351 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1
.sym 58352 iomem_addr[4]
.sym 58355 soc.cpu.pcpi_rs1[4]
.sym 58356 soc.mem_rdata[26]
.sym 58360 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 58361 gpio_led_b[4]
.sym 58362 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 58365 soc.mem_rdata[31]
.sym 58373 soc.cpu.pcpi_rs1[0]
.sym 58375 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 58378 iomem_wdata[26]
.sym 58379 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 58384 iomem_wdata[25]
.sym 58388 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 58391 gpio_led_b_SB_DFFESR_Q_E
.sym 58393 soc.cpu.pcpi_rs1[1]
.sym 58395 iomem_wdata[30]
.sym 58396 soc.cpu.mem_wordsize[1]
.sym 58399 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 58400 soc.mem_rdata[23]
.sym 58401 soc.mem_rdata[31]
.sym 58403 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 58408 iomem_wdata[25]
.sym 58418 soc.cpu.pcpi_rs1[0]
.sym 58419 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 58420 soc.cpu.pcpi_rs1[1]
.sym 58421 soc.mem_rdata[31]
.sym 58430 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 58432 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 58438 iomem_wdata[26]
.sym 58444 iomem_wdata[30]
.sym 58448 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 58449 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 58450 soc.cpu.mem_wordsize[1]
.sym 58451 soc.mem_rdata[23]
.sym 58452 gpio_led_b_SB_DFFESR_Q_E
.sym 58453 CLK12$SB_IO_IN_$glb_clk
.sym 58454 resetn_SB_LUT4_I3_O_$glb_sr
.sym 58455 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 58460 soc.cpu.mem_la_addr_SB_LUT4_O_29_I3
.sym 58468 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 58470 soc.cpu.cpu_state[2]
.sym 58471 iomem_addr[12]
.sym 58473 iomem_addr[11]
.sym 58474 iomem_wdata[26]
.sym 58476 soc.cpu.cpu_state[2]
.sym 58477 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1
.sym 58479 soc.mem_rdata[29]
.sym 58480 soc.mem_rdata[23]
.sym 58481 soc.mem_rdata[25]
.sym 58484 soc.cpu.mem_wordsize[2]
.sym 58485 gpio_led_pmod[6]
.sym 58486 gpio_led_b[2]
.sym 58487 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 58489 soc.mem_rdata[16]
.sym 58490 soc.mem_rdata[20]
.sym 58496 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 58497 soc.mem_rdata[31]
.sym 58499 soc.mem_rdata[28]
.sym 58500 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0
.sym 58501 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 58505 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 58506 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 58508 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0
.sym 58509 soc.mem_rdata[30]
.sym 58513 soc.mem_rdata[18]
.sym 58514 soc.mem_rdata[27]
.sym 58515 soc.cpu.mem_wordsize[1]
.sym 58516 soc.mem_rdata[26]
.sym 58517 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 58518 soc.cpu.pcpi_rs1[0]
.sym 58519 soc.cpu.pcpi_rs1[1]
.sym 58521 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 58522 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 58523 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 58524 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 58526 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 58529 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 58530 soc.cpu.mem_wordsize[1]
.sym 58531 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 58532 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 58535 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0
.sym 58536 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 58537 soc.mem_rdata[28]
.sym 58538 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 58541 soc.mem_rdata[30]
.sym 58542 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0
.sym 58543 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 58544 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 58547 soc.cpu.pcpi_rs1[1]
.sym 58548 soc.mem_rdata[26]
.sym 58549 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 58550 soc.cpu.pcpi_rs1[0]
.sym 58553 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 58554 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 58555 soc.mem_rdata[26]
.sym 58556 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0
.sym 58559 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 58561 soc.mem_rdata[18]
.sym 58565 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 58566 soc.mem_rdata[31]
.sym 58567 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0
.sym 58568 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 58571 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 58572 soc.mem_rdata[27]
.sym 58573 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0
.sym 58574 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 58582 soc.cpu.next_pc[16]
.sym 58584 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.sym 58585 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.sym 58591 soc.cpu.pcpi_rs1[14]
.sym 58593 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 58601 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 58602 soc.mem_rdata[24]
.sym 58603 soc.mem_rdata[18]
.sym 58604 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 58605 soc.cpu.cpu_state[4]
.sym 58606 soc.cpu.reg_out[12]
.sym 58607 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 58608 soc.cpu.mem_la_addr_SB_LUT4_O_29_I3
.sym 58609 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 58610 soc.cpu.cpu_state[4]
.sym 58611 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 58612 soc.cpu.pcpi_rs1[5]
.sym 58613 soc.cpu.mem_wordsize[1]
.sym 58620 soc.mem_rdata[24]
.sym 58621 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 58622 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 58623 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0
.sym 58624 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 58625 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 58628 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 58629 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 58631 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 58634 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 58635 soc.cpu.cpu_state[2]
.sym 58636 soc.cpu.pcpi_rs1[4]
.sym 58638 soc.cpu.cpu_state[6]
.sym 58639 soc.mem_rdata[29]
.sym 58640 soc.cpu.latched_is_lb
.sym 58641 soc.mem_rdata[25]
.sym 58642 soc.cpu.cpu_state[4]
.sym 58644 soc.cpu.mem_wordsize[2]
.sym 58646 soc.cpu.latched_is_lh
.sym 58647 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 58650 soc.cpu.pcpi_rs1[1]
.sym 58652 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 58653 soc.cpu.cpu_state[6]
.sym 58654 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 58655 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 58658 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 58659 soc.mem_rdata[29]
.sym 58660 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 58661 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0
.sym 58664 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 58665 soc.cpu.pcpi_rs1[4]
.sym 58666 soc.cpu.cpu_state[2]
.sym 58667 soc.cpu.cpu_state[4]
.sym 58670 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 58671 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 58672 soc.mem_rdata[24]
.sym 58673 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0
.sym 58676 soc.cpu.pcpi_rs1[1]
.sym 58678 soc.cpu.mem_wordsize[2]
.sym 58682 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 58683 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0
.sym 58684 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 58685 soc.mem_rdata[25]
.sym 58688 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 58689 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 58690 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 58691 soc.cpu.cpu_state[6]
.sym 58695 soc.cpu.latched_is_lh
.sym 58696 soc.cpu.latched_is_lb
.sym 58701 soc.cpu.reg_out[12]
.sym 58702 soc.cpu.reg_out[11]
.sym 58703 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1
.sym 58704 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I1
.sym 58706 soc.cpu.next_pc[11]
.sym 58707 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1
.sym 58708 soc.cpu.reg_out[16]
.sym 58709 soc.cpu.pcpi_rs1[30]
.sym 58712 soc.cpu.pcpi_rs1[30]
.sym 58713 soc.cpu.instr_rdinstr
.sym 58714 soc.cpu.instr_rdinstrh
.sym 58715 soc.cpu.pcpi_rs1[23]
.sym 58719 soc.cpu.mem_la_addr_SB_LUT4_O_15_I3
.sym 58721 soc.cpu.instr_rdinstrh
.sym 58725 soc.mem_rdata[27]
.sym 58726 soc.cpu.latched_is_lb
.sym 58727 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 58729 soc.cpu.reg_next_pc[26]
.sym 58730 soc.cpu.latched_is_lb
.sym 58731 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I2
.sym 58732 soc.cpu.latched_is_lh
.sym 58733 soc.cpu.pcpi_rs1[24]
.sym 58734 soc.cpu.cpu_state[4]
.sym 58735 soc.mem_rdata[21]
.sym 58736 soc.cpu.pcpi_rs1[1]
.sym 58742 soc.mem_rdata[30]
.sym 58743 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 58745 soc.cpu.mem_wordsize[2]
.sym 58747 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 58748 soc.cpu.latched_is_lh
.sym 58749 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 58750 soc.mem_rdata[23]
.sym 58753 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 58754 soc.cpu.latched_is_lb
.sym 58755 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3
.sym 58756 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 58757 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 58758 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.sym 58760 soc.mem_rdata[20]
.sym 58764 soc.cpu.cpu_state[6]
.sym 58768 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 58771 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 58772 soc.cpu.cpu_state[6]
.sym 58773 soc.cpu.mem_wordsize[1]
.sym 58775 soc.mem_rdata[20]
.sym 58776 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 58777 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 58778 soc.cpu.cpu_state[6]
.sym 58781 soc.cpu.latched_is_lb
.sym 58784 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3
.sym 58787 soc.cpu.cpu_state[6]
.sym 58788 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 58789 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 58790 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 58793 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 58794 soc.cpu.cpu_state[6]
.sym 58795 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 58796 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 58799 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 58800 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 58801 soc.cpu.cpu_state[6]
.sym 58802 soc.mem_rdata[23]
.sym 58805 soc.cpu.mem_wordsize[2]
.sym 58806 soc.cpu.latched_is_lh
.sym 58807 soc.cpu.latched_is_lb
.sym 58808 soc.cpu.mem_wordsize[1]
.sym 58811 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 58812 soc.cpu.cpu_state[6]
.sym 58813 soc.mem_rdata[30]
.sym 58814 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 58817 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 58818 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.sym 58822 CLK12$SB_IO_IN_$glb_clk
.sym 58823 resetn_SB_LUT4_I3_O_$glb_sr
.sym 58824 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 58825 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 58826 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 58827 soc.cpu.reg_out[13]
.sym 58828 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 58829 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 58830 soc.cpu.next_pc[26]
.sym 58831 soc.cpu.reg_out[26]
.sym 58834 iomem_wdata[15]
.sym 58835 soc.cpu.pcpi_rs1[23]
.sym 58836 soc.cpu.mem_la_addr_SB_LUT4_O_9_I3
.sym 58843 soc.cpu.next_pc[19]
.sym 58844 soc.cpu.instr_maskirq
.sym 58846 soc.cpu.mem_la_addr_SB_LUT4_O_13_I3
.sym 58848 soc.cpu.irq_mask[8]
.sym 58849 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I0
.sym 58850 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3
.sym 58851 soc.cpu.cpu_state[5]
.sym 58853 soc.cpu.pcpi_rs1[16]
.sym 58854 gpio_led_b[4]
.sym 58855 soc.cpu.reg_out[26]
.sym 58857 soc.mem_rdata[31]
.sym 58858 soc.cpu.pcpi_rs1[26]
.sym 58859 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I1
.sym 58865 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 58866 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 58867 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3
.sym 58868 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 58869 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I1
.sym 58870 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 58871 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 58872 soc.mem_rdata[19]
.sym 58873 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I0
.sym 58874 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 58875 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 58876 soc.cpu.cpu_state[6]
.sym 58879 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 58883 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1
.sym 58885 soc.cpu.irq_pending[23]
.sym 58886 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.sym 58887 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 58888 soc.cpu.pcpi_rs1[8]
.sym 58891 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I2
.sym 58892 soc.cpu.latched_is_lh
.sym 58894 soc.cpu.cpu_state[4]
.sym 58895 soc.mem_rdata[21]
.sym 58899 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.sym 58900 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3
.sym 58905 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1
.sym 58906 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I2
.sym 58907 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 58910 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 58911 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 58912 soc.cpu.cpu_state[4]
.sym 58913 soc.cpu.pcpi_rs1[8]
.sym 58916 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 58917 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 58918 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 58919 soc.cpu.cpu_state[6]
.sym 58922 soc.cpu.irq_pending[23]
.sym 58923 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 58924 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I1
.sym 58925 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I0
.sym 58928 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 58929 soc.cpu.cpu_state[6]
.sym 58930 soc.mem_rdata[19]
.sym 58931 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 58934 soc.cpu.latched_is_lh
.sym 58935 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 58936 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 58940 soc.mem_rdata[21]
.sym 58941 soc.cpu.cpu_state[6]
.sym 58942 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 58943 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 58945 CLK12$SB_IO_IN_$glb_clk
.sym 58946 resetn_SB_LUT4_I3_O_$glb_sr
.sym 58947 soc.cpu.next_pc[31]
.sym 58948 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 58949 soc.cpu.reg_out[31]
.sym 58950 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 58951 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 58952 soc.cpu.reg_out[24]
.sym 58953 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 58954 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 58957 soc.cpu.pcpi_rs1[12]
.sym 58960 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 58961 soc.cpu.irq_pending[13]
.sym 58963 soc.cpu.cpu_state[2]
.sym 58966 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 58968 soc.cpu.next_pc[28]
.sym 58971 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 58972 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.sym 58973 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 58974 gpio_led_b[2]
.sym 58975 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 58976 soc.cpu.decoded_imm[17]
.sym 58977 $PACKER_VCC_NET
.sym 58978 soc.cpu.pcpi_rs1[14]
.sym 58979 soc.cpu.pcpi_rs1[12]
.sym 58980 soc.cpu.pcpi_rs1[17]
.sym 58981 gpio_led_pmod[6]
.sym 58982 soc.cpu.instr_timer
.sym 58989 soc.cpu.reg_next_pc[19]
.sym 58990 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 58991 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I1
.sym 58992 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 58993 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 58994 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 58995 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.sym 58996 soc.cpu.irq_pending[8]
.sym 58997 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 58998 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I1
.sym 58999 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 59002 soc.cpu.cpu_state[6]
.sym 59003 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 59004 soc.cpu.cpu_state[4]
.sym 59007 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1
.sym 59008 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 59009 soc.cpu.pcpi_rs1[19]
.sym 59010 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3
.sym 59011 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 59012 soc.mem_rdata[28]
.sym 59014 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 59015 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 59016 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I1
.sym 59017 soc.cpu.cpu_state[3]
.sym 59018 soc.cpu.cpu_state[2]
.sym 59019 soc.cpu.reg_out[19]
.sym 59021 soc.cpu.cpu_state[3]
.sym 59022 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 59023 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 59024 soc.cpu.irq_pending[8]
.sym 59027 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I1
.sym 59029 soc.cpu.cpu_state[2]
.sym 59030 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3
.sym 59033 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 59034 soc.cpu.cpu_state[6]
.sym 59035 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 59036 soc.mem_rdata[28]
.sym 59039 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59040 soc.cpu.cpu_state[4]
.sym 59041 soc.cpu.pcpi_rs1[19]
.sym 59042 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 59045 soc.cpu.reg_out[19]
.sym 59046 soc.cpu.reg_next_pc[19]
.sym 59047 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 59051 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 59052 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 59053 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I1
.sym 59057 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 59058 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1
.sym 59060 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.sym 59063 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I1
.sym 59065 soc.cpu.cpu_state[2]
.sym 59066 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 59068 CLK12$SB_IO_IN_$glb_clk
.sym 59069 resetn_SB_LUT4_I3_O_$glb_sr
.sym 59070 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I0
.sym 59071 soc.cpu.irq_pending[11]
.sym 59072 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1
.sym 59073 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 59074 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1
.sym 59075 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I1
.sym 59076 soc.cpu.irq_pending[10]
.sym 59077 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1
.sym 59082 soc.cpu.reg_out[17]
.sym 59084 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 59085 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 59086 soc.cpu.reg_out[8]
.sym 59088 iomem_wdata[12]
.sym 59091 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.sym 59092 soc.cpu.reg_next_pc[31]
.sym 59094 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 59095 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1
.sym 59096 soc.cpu.pcpi_rs1[5]
.sym 59097 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 59098 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 59099 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 59100 soc.cpu.pcpi_rs1[31]
.sym 59101 soc.cpu.reg_pc[4]
.sym 59102 soc.cpu.cpu_state[4]
.sym 59103 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 59104 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 59105 soc.cpu.cpu_state[4]
.sym 59113 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 59114 soc.cpu.pcpi_rs1[9]
.sym 59115 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 59117 soc.cpu.cpu_state[2]
.sym 59118 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 59119 soc.cpu.irq_pending[8]
.sym 59120 soc.cpu.irq_mask[8]
.sym 59121 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59122 soc.cpu.irq_pending[9]
.sym 59126 soc.cpu.irq_mask[9]
.sym 59127 soc.cpu.irq_pending[8]
.sym 59128 soc.cpu.irq_pending[11]
.sym 59129 soc.cpu.cpu_state[4]
.sym 59130 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59133 soc.cpu.irq_pending[10]
.sym 59135 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 59136 soc.cpu.cpu_state[3]
.sym 59137 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 59138 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 59140 soc.cpu.irq_mask[10]
.sym 59144 soc.cpu.irq_mask[8]
.sym 59146 soc.cpu.irq_pending[8]
.sym 59150 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59151 soc.cpu.cpu_state[2]
.sym 59152 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59153 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 59156 soc.cpu.cpu_state[3]
.sym 59157 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 59158 soc.cpu.cpu_state[4]
.sym 59159 soc.cpu.pcpi_rs1[9]
.sym 59163 soc.cpu.irq_mask[9]
.sym 59165 soc.cpu.irq_pending[9]
.sym 59168 soc.cpu.irq_pending[10]
.sym 59169 soc.cpu.irq_pending[8]
.sym 59170 soc.cpu.irq_pending[9]
.sym 59171 soc.cpu.irq_pending[11]
.sym 59175 soc.cpu.irq_pending[8]
.sym 59177 soc.cpu.irq_mask[8]
.sym 59180 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 59181 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 59182 soc.cpu.irq_pending[9]
.sym 59183 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 59187 soc.cpu.irq_mask[10]
.sym 59189 soc.cpu.irq_pending[10]
.sym 59190 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 59191 CLK12$SB_IO_IN_$glb_clk
.sym 59192 resetn_SB_LUT4_I3_O_$glb_sr
.sym 59193 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 59194 soc.cpu.irq_mask[23]
.sym 59195 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 59196 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 59197 soc.cpu.irq_mask[19]
.sym 59198 soc.cpu.irq_mask[10]
.sym 59199 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 59200 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 59203 soc.cpu.pcpi_rs1[4]
.sym 59205 soc.cpu.reg_out[22]
.sym 59206 soc.cpu.irq_mask[11]
.sym 59207 soc.cpu.reg_out[29]
.sym 59208 soc.cpu.pcpi_rs1[9]
.sym 59209 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 59211 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 59212 soc.cpu.pcpi_rs1[23]
.sym 59214 soc.cpu.irq_mask[9]
.sym 59215 soc.cpu.reg_next_pc[22]
.sym 59217 soc.cpu.pcpi_rs1[7]
.sym 59218 soc.cpu.pcpi_rs1[6]
.sym 59219 soc.cpu.pcpi_rs1[4]
.sym 59220 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1
.sym 59222 soc.cpu.cpu_state[4]
.sym 59223 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I2
.sym 59224 soc.cpu.pcpi_rs1[22]
.sym 59225 soc.cpu.pcpi_rs1[24]
.sym 59226 soc.cpu.irq_mask[20]
.sym 59227 soc.cpu.irq_pending[27]
.sym 59228 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I0_SB_LUT4_O_I1
.sym 59234 soc.cpu.irq_pending[23]
.sym 59237 soc.cpu.irq_pending[21]
.sym 59238 soc.cpu.irq_pending[20]
.sym 59241 soc.cpu.irq_pending[19]
.sym 59242 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 59245 soc.cpu.irq_pending[9]
.sym 59246 soc.cpu.irq_pending[20]
.sym 59249 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 59250 soc.cpu.cpu_state[3]
.sym 59252 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 59253 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 59254 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 59255 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 59256 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 59257 soc.cpu.irq_mask[9]
.sym 59259 soc.cpu.irq_pending[22]
.sym 59260 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59261 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 59262 soc.cpu.irq_mask[19]
.sym 59263 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 59264 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 59267 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 59268 soc.cpu.irq_pending[19]
.sym 59269 soc.cpu.cpu_state[3]
.sym 59270 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 59273 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 59274 soc.cpu.irq_pending[20]
.sym 59275 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 59276 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 59279 soc.cpu.cpu_state[3]
.sym 59280 soc.cpu.irq_pending[21]
.sym 59281 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 59282 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59285 soc.cpu.irq_pending[19]
.sym 59287 soc.cpu.irq_mask[19]
.sym 59291 soc.cpu.irq_pending[22]
.sym 59292 soc.cpu.irq_pending[20]
.sym 59293 soc.cpu.irq_pending[23]
.sym 59294 soc.cpu.irq_pending[21]
.sym 59297 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 59298 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 59299 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 59300 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 59303 soc.cpu.irq_pending[9]
.sym 59304 soc.cpu.irq_mask[9]
.sym 59309 soc.cpu.irq_mask[19]
.sym 59311 soc.cpu.irq_pending[19]
.sym 59313 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 59314 CLK12$SB_IO_IN_$glb_clk
.sym 59315 resetn_SB_LUT4_I3_O_$glb_sr
.sym 59316 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0_SB_LUT4_O_I1
.sym 59317 soc.cpu.irq_pending[22]
.sym 59318 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1
.sym 59319 soc.cpu.irq_pending[17]
.sym 59320 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 59321 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I0_SB_LUT4_O_I1
.sym 59322 soc.cpu.irq_pending[18]
.sym 59323 soc.cpu.irq_pending[26]
.sym 59327 soc.cpu.pcpi_rs1[26]
.sym 59328 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 59329 soc.cpu.timer[23]
.sym 59331 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 59332 iomem_wdata[0]
.sym 59333 iomem_wdata[3]
.sym 59338 soc.cpu.timer[7]
.sym 59339 soc.cpu.pcpi_rs1[17]
.sym 59342 soc.cpu.pcpi_rs1[26]
.sym 59343 soc.cpu.cpu_state[5]
.sym 59344 soc.cpu.is_lui_auipc_jal
.sym 59345 soc.cpu.pcpi_rs1[10]
.sym 59346 gpio_led_b[4]
.sym 59347 soc.cpu.pcpi_rs1[10]
.sym 59348 soc.cpu.pcpi_rs1[10]
.sym 59349 soc.cpu.pcpi_rs1[16]
.sym 59350 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 59351 soc.cpu.decoded_imm[8]
.sym 59359 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 59360 soc.cpu.irq_pending[25]
.sym 59361 soc.cpu.irq_pending[20]
.sym 59363 soc.cpu.cpu_state[3]
.sym 59365 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 59370 soc.cpu.irq_pending[13]
.sym 59372 soc.cpu.irq_mask[21]
.sym 59376 soc.cpu.irq_mask[13]
.sym 59377 soc.cpu.irq_pending[30]
.sym 59379 soc.cpu.irq_pending[24]
.sym 59381 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59384 soc.cpu.irq_pending[21]
.sym 59385 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59386 soc.cpu.irq_mask[20]
.sym 59387 soc.cpu.irq_pending[27]
.sym 59388 soc.cpu.irq_pending[26]
.sym 59390 soc.cpu.irq_pending[26]
.sym 59391 soc.cpu.irq_pending[27]
.sym 59392 soc.cpu.irq_pending[24]
.sym 59393 soc.cpu.irq_pending[25]
.sym 59396 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 59397 soc.cpu.irq_pending[30]
.sym 59398 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59399 soc.cpu.cpu_state[3]
.sym 59402 soc.cpu.irq_mask[20]
.sym 59404 soc.cpu.irq_pending[20]
.sym 59409 soc.cpu.irq_mask[21]
.sym 59411 soc.cpu.irq_pending[21]
.sym 59414 soc.cpu.irq_mask[20]
.sym 59416 soc.cpu.irq_pending[20]
.sym 59420 soc.cpu.irq_mask[13]
.sym 59423 soc.cpu.irq_pending[13]
.sym 59426 soc.cpu.irq_pending[21]
.sym 59428 soc.cpu.irq_mask[21]
.sym 59432 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59433 soc.cpu.irq_pending[24]
.sym 59434 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 59435 soc.cpu.cpu_state[3]
.sym 59436 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 59437 CLK12$SB_IO_IN_$glb_clk
.sym 59438 resetn_SB_LUT4_I3_O_$glb_sr
.sym 59439 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 59440 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 59441 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 59442 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 59443 soc.cpu.irq_mask[20]
.sym 59444 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I2
.sym 59445 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1
.sym 59446 soc.cpu.irq_mask[31]
.sym 59452 iomem_wdata[7]
.sym 59453 iomem_wdata[4]
.sym 59455 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O_I0
.sym 59456 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 59457 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I0_SB_LUT4_O_I1
.sym 59461 soc.cpu.cpu_state[3]
.sym 59462 soc.cpu.cpuregs_rs1[16]
.sym 59463 soc.cpu.pcpi_rs1[12]
.sym 59464 soc.cpu.pcpi_rs1[17]
.sym 59465 soc.cpu.pcpi_rs1[14]
.sym 59466 soc.cpu.reg_pc[6]
.sym 59468 soc.cpu.decoded_imm[17]
.sym 59469 $PACKER_VCC_NET
.sym 59470 soc.cpu.pcpi_rs1[13]
.sym 59471 soc.cpu.reg_pc[2]
.sym 59472 soc.cpu.cpuregs_rs1[10]
.sym 59473 gpio_led_pmod[6]
.sym 59474 soc.cpu.pcpi_rs1[17]
.sym 59480 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I1
.sym 59481 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 59482 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 59483 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I1
.sym 59484 soc.cpu.pcpi_rs1[3]
.sym 59485 soc.cpu.irq_mask[24]
.sym 59487 soc.cpu.pcpi_rs1[5]
.sym 59488 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59490 soc.cpu.irq_state[1]
.sym 59491 soc.cpu.cpu_state[2]
.sym 59492 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I1
.sym 59494 soc.cpu.cpuregs_rs1[4]
.sym 59495 soc.cpu.irq_pending[24]
.sym 59496 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59497 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I0
.sym 59498 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 59499 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I0
.sym 59500 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2
.sym 59501 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I2
.sym 59502 soc.cpu.pcpi_rs1[0]
.sym 59503 soc.cpu.reg_pc[4]
.sym 59504 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 59505 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 59506 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 59507 soc.cpu.is_lui_auipc_jal
.sym 59508 soc.cpu.pcpi_rs1[8]
.sym 59509 soc.cpu.instr_lui
.sym 59510 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 59511 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I0
.sym 59513 soc.cpu.is_lui_auipc_jal
.sym 59514 soc.cpu.cpuregs_rs1[4]
.sym 59515 soc.cpu.instr_lui
.sym 59516 soc.cpu.reg_pc[4]
.sym 59519 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I0
.sym 59520 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2
.sym 59521 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I1
.sym 59522 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 59525 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I1
.sym 59526 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I0
.sym 59527 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 59528 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 59531 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 59532 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59533 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59534 soc.cpu.cpu_state[2]
.sym 59537 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 59538 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 59539 soc.cpu.pcpi_rs1[0]
.sym 59540 soc.cpu.pcpi_rs1[8]
.sym 59543 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I2
.sym 59544 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I0
.sym 59545 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I1
.sym 59546 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 59549 soc.cpu.pcpi_rs1[3]
.sym 59550 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 59551 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 59552 soc.cpu.pcpi_rs1[5]
.sym 59555 soc.cpu.irq_mask[24]
.sym 59556 soc.cpu.irq_pending[24]
.sym 59557 soc.cpu.irq_state[1]
.sym 59559 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 59560 CLK12$SB_IO_IN_$glb_clk
.sym 59562 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 59563 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I2
.sym 59564 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 59565 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 59566 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I2
.sym 59567 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 59568 soc.cpu.pcpi_rs1[6]
.sym 59569 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0_SB_LUT4_O_I1
.sym 59570 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 59575 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 59576 soc.cpu.cpuregs_rs1[4]
.sym 59577 soc.cpu.cpu_state[2]
.sym 59579 soc.cpu.pcpi_rs1[18]
.sym 59580 soc.cpu.irq_mask[28]
.sym 59582 soc.cpu.cpuregs_rs1[4]
.sym 59583 soc.cpu.pcpi_rs1[5]
.sym 59584 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59585 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 59586 soc.cpu.cpuregs_rs1[14]
.sym 59587 soc.cpu.pcpi_rs1[16]
.sym 59588 soc.cpu.pcpi_rs1[5]
.sym 59589 soc.cpu.reg_pc[4]
.sym 59590 soc.cpu.cpu_state[4]
.sym 59591 soc.cpu.pcpi_rs1[31]
.sym 59592 soc.cpu.irq_mask[24]
.sym 59593 soc.cpu.cpuregs_rs1[20]
.sym 59595 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 59596 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 59603 soc.cpu.cpu_state[2]
.sym 59604 soc.cpu.cpuregs_rs1[14]
.sym 59605 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 59608 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59610 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59611 soc.cpu.cpu_state[2]
.sym 59613 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59616 soc.cpu.is_lui_auipc_jal
.sym 59618 soc.cpu.irq_mask[24]
.sym 59619 soc.cpu.instr_lui
.sym 59620 soc.cpu.reg_pc[14]
.sym 59623 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59624 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 59625 soc.cpu.irq_pending[30]
.sym 59626 soc.cpu.reg_pc[6]
.sym 59627 soc.cpu.irq_mask[30]
.sym 59628 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59629 soc.cpu.cpuregs_rs1[6]
.sym 59630 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59632 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 59634 soc.cpu.irq_pending[24]
.sym 59636 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 59637 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59638 soc.cpu.cpu_state[2]
.sym 59639 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59642 soc.cpu.cpuregs_rs1[6]
.sym 59643 soc.cpu.instr_lui
.sym 59644 soc.cpu.reg_pc[6]
.sym 59645 soc.cpu.is_lui_auipc_jal
.sym 59648 soc.cpu.irq_pending[30]
.sym 59651 soc.cpu.irq_mask[30]
.sym 59654 soc.cpu.reg_pc[14]
.sym 59655 soc.cpu.instr_lui
.sym 59656 soc.cpu.cpuregs_rs1[14]
.sym 59657 soc.cpu.is_lui_auipc_jal
.sym 59660 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59661 soc.cpu.cpu_state[2]
.sym 59662 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59663 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 59666 soc.cpu.cpu_state[2]
.sym 59667 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59668 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59669 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 59674 soc.cpu.irq_pending[30]
.sym 59675 soc.cpu.irq_mask[30]
.sym 59679 soc.cpu.irq_mask[24]
.sym 59681 soc.cpu.irq_pending[24]
.sym 59682 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 59683 CLK12$SB_IO_IN_$glb_clk
.sym 59684 resetn_SB_LUT4_I3_O_$glb_sr
.sym 59685 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 59686 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 59687 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59688 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59689 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I2
.sym 59690 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 59691 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.sym 59692 soc.cpu.pcpi_rs1[20]
.sym 59695 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I2
.sym 59698 soc.cpu.cpuregs_rs1[0]
.sym 59699 soc.cpu.pcpi_rs1[5]
.sym 59700 soc.cpu.cpuregs_rs1[1]
.sym 59701 soc.cpu.irq_mask[9]
.sym 59702 soc.cpu.cpuregs_rs1[5]
.sym 59704 soc.cpu.cpuregs_rs1[26]
.sym 59705 soc.cpu.cpuregs_rs1[1]
.sym 59706 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 59707 soc.cpu.cpuregs_rs1[5]
.sym 59709 soc.cpu.pcpi_rs1[7]
.sym 59710 soc.cpu.pcpi_rs1[27]
.sym 59711 soc.cpu.pcpi_rs1[22]
.sym 59712 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 59714 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 59715 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 59716 soc.cpu.pcpi_rs1[24]
.sym 59717 soc.cpu.pcpi_rs1[6]
.sym 59718 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 59719 soc.cpu.irq_pending[27]
.sym 59720 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 59726 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I2
.sym 59727 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 59728 soc.cpu.reg_pc[31]
.sym 59729 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I0
.sym 59730 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I2
.sym 59731 soc.cpu.instr_lui
.sym 59732 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I0
.sym 59733 soc.cpu.cpuregs_rs1[31]
.sym 59735 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 59737 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 59738 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I2
.sym 59739 soc.cpu.irq_mask[27]
.sym 59740 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59741 soc.cpu.irq_pending[24]
.sym 59742 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 59743 soc.cpu.pcpi_rs1[6]
.sym 59744 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59745 soc.cpu.irq_pending[27]
.sym 59746 soc.cpu.is_lui_auipc_jal
.sym 59747 soc.cpu.cpu_state[2]
.sym 59748 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I0
.sym 59749 soc.cpu.reg_pc[7]
.sym 59750 soc.cpu.cpu_state[4]
.sym 59751 soc.cpu.cpuregs_rs1[7]
.sym 59752 soc.cpu.irq_mask[24]
.sym 59754 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I1
.sym 59755 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I1
.sym 59757 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I1
.sym 59759 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I1
.sym 59760 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 59761 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I2
.sym 59762 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I0
.sym 59765 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59767 soc.cpu.cpu_state[2]
.sym 59768 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59771 soc.cpu.irq_pending[24]
.sym 59772 soc.cpu.irq_mask[24]
.sym 59773 soc.cpu.irq_mask[27]
.sym 59774 soc.cpu.irq_pending[27]
.sym 59777 soc.cpu.pcpi_rs1[6]
.sym 59778 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 59779 soc.cpu.cpu_state[4]
.sym 59780 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 59783 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I0
.sym 59784 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 59785 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I2
.sym 59786 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I1
.sym 59789 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 59790 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I0
.sym 59791 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I2
.sym 59792 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I1
.sym 59795 soc.cpu.reg_pc[31]
.sym 59796 soc.cpu.cpuregs_rs1[31]
.sym 59797 soc.cpu.is_lui_auipc_jal
.sym 59798 soc.cpu.instr_lui
.sym 59801 soc.cpu.instr_lui
.sym 59802 soc.cpu.cpuregs_rs1[7]
.sym 59803 soc.cpu.reg_pc[7]
.sym 59804 soc.cpu.is_lui_auipc_jal
.sym 59805 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 59806 CLK12$SB_IO_IN_$glb_clk
.sym 59808 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59809 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59810 soc.cpu.pcpi_rs1[31]
.sym 59811 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I1
.sym 59812 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I1
.sym 59813 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I1
.sym 59814 soc.cpu.pcpi_rs1[7]
.sym 59815 soc.cpu.pcpi_rs1[22]
.sym 59819 soc.cpu.pcpi_rs1[28]
.sym 59820 iomem_wdata[0]
.sym 59821 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 59822 soc.cpu.pcpi_rs1[12]
.sym 59824 soc.cpu.cpuregs_rs1[3]
.sym 59825 soc.cpu.pcpi_rs1[20]
.sym 59826 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I2
.sym 59827 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 59828 soc.cpu.pcpi_rs1[19]
.sym 59829 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 59830 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I2
.sym 59831 iomem_wdata[3]
.sym 59832 soc.cpu.is_lui_auipc_jal
.sym 59833 soc.cpu.pcpi_rs1[26]
.sym 59835 soc.cpu.pcpi_rs1[21]
.sym 59836 soc.cpu.cpu_state[5]
.sym 59837 soc.cpu.pcpi_rs1[23]
.sym 59838 gpio_led_b[4]
.sym 59839 soc.cpu.pcpi_rs1[10]
.sym 59840 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.sym 59841 soc.cpu.pcpi_rs1[28]
.sym 59842 soc.cpu.pcpi_rs1[16]
.sym 59843 soc.cpu.reg_pc[22]
.sym 59849 soc.cpu.pcpi_rs1[8]
.sym 59850 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59851 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 59852 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I1
.sym 59853 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 59854 soc.cpu.pcpi_rs1[12]
.sym 59856 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59857 soc.cpu.cpu_state[2]
.sym 59858 soc.cpu.pcpi_rs1[5]
.sym 59860 soc.cpu.cpu_state[4]
.sym 59864 soc.cpu.pcpi_rs1[20]
.sym 59867 soc.cpu.pcpi_rs1[31]
.sym 59869 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 59870 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I2
.sym 59871 soc.cpu.pcpi_rs1[7]
.sym 59874 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 59875 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 59876 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59877 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 59880 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I0
.sym 59882 soc.cpu.pcpi_rs1[20]
.sym 59883 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 59884 soc.cpu.cpu_state[4]
.sym 59885 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 59888 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I1
.sym 59889 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 59890 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I2
.sym 59891 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I0
.sym 59894 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 59895 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59896 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59897 soc.cpu.cpu_state[2]
.sym 59900 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 59901 soc.cpu.pcpi_rs1[8]
.sym 59902 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 59903 soc.cpu.cpu_state[4]
.sym 59906 soc.cpu.pcpi_rs1[31]
.sym 59907 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59909 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 59912 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 59913 soc.cpu.pcpi_rs1[7]
.sym 59914 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 59915 soc.cpu.cpu_state[4]
.sym 59918 soc.cpu.cpu_state[4]
.sym 59919 soc.cpu.pcpi_rs1[12]
.sym 59920 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 59921 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 59924 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 59925 soc.cpu.cpu_state[4]
.sym 59926 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 59927 soc.cpu.pcpi_rs1[5]
.sym 59928 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 59929 CLK12$SB_IO_IN_$glb_clk
.sym 59931 soc.cpu.pcpi_rs1[27]
.sym 59932 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 59933 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59934 soc.cpu.pcpi_rs1[24]
.sym 59935 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 59936 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.sym 59937 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59938 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I2
.sym 59943 soc.cpu.instr_lui
.sym 59944 soc.cpu.pcpi_rs1[7]
.sym 59946 soc.cpu.timer[22]
.sym 59947 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 59948 soc.cpu.timer[16]
.sym 59950 iomem_wdata[15]
.sym 59951 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 59953 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 59954 soc.cpu.pcpi_rs1[31]
.sym 59955 soc.cpu.pcpi_rs1[31]
.sym 59956 soc.cpu.pcpi_rs1[17]
.sym 59957 soc.cpu.pcpi_rs1[29]
.sym 59958 soc.cpu.irq_mask[29]
.sym 59959 soc.cpu.pcpi_rs1[26]
.sym 59960 soc.cpu.cpu_state[4]
.sym 59962 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59963 soc.cpu.pcpi_rs1[7]
.sym 59964 gpio_led_pmod[6]
.sym 59965 soc.cpu.pcpi_rs1[22]
.sym 59966 soc.cpu.pcpi_rs1[13]
.sym 59972 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I1
.sym 59974 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I1
.sym 59976 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 59977 soc.cpu.instr_sb_SB_LUT4_I0_I3
.sym 59978 soc.cpu.cpu_state[4]
.sym 59979 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I1
.sym 59980 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I0
.sym 59981 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 59982 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I0
.sym 59983 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 59984 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 59985 soc.cpu.instr_lw_SB_LUT4_I2_I3
.sym 59987 soc.cpu.pcpi_rs1[22]
.sym 59990 soc.cpu.pcpi_rs1[28]
.sym 59991 soc.cpu.pcpi_rs1[25]
.sym 59993 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I0
.sym 59995 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I2
.sym 59996 soc.cpu.cpu_state[5]
.sym 59998 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 59999 soc.cpu.pcpi_rs1[24]
.sym 60000 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.sym 60003 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 60005 soc.cpu.pcpi_rs1[28]
.sym 60006 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 60007 soc.cpu.cpu_state[4]
.sym 60008 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 60011 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 60012 soc.cpu.pcpi_rs1[22]
.sym 60013 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 60014 soc.cpu.cpu_state[4]
.sym 60017 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 60018 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I0
.sym 60019 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 60020 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I1
.sym 60023 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.sym 60024 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I1
.sym 60025 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I0
.sym 60026 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 60029 soc.cpu.instr_lw_SB_LUT4_I2_I3
.sym 60030 soc.cpu.cpu_state[5]
.sym 60032 soc.cpu.instr_sb_SB_LUT4_I0_I3
.sym 60035 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 60036 soc.cpu.cpu_state[4]
.sym 60037 soc.cpu.pcpi_rs1[25]
.sym 60038 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 60041 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I1
.sym 60042 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I2
.sym 60043 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 60044 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I0
.sym 60047 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 60048 soc.cpu.cpu_state[4]
.sym 60049 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 60050 soc.cpu.pcpi_rs1[24]
.sym 60051 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 60052 CLK12$SB_IO_IN_$glb_clk
.sym 60054 soc.cpu.pcpi_rs1[2]
.sym 60055 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 60056 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 60057 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 60058 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 60059 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 60060 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I2
.sym 60061 soc.cpu.pcpi_rs1[29]
.sym 60062 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 60066 soc.cpu.pcpi_rs1[18]
.sym 60067 soc.cpu.pcpi_rs1[23]
.sym 60069 soc.cpu.reg_pc[29]
.sym 60071 soc.cpu.cpuregs_rs1[13]
.sym 60072 soc.cpu.pcpi_rs1[28]
.sym 60073 soc.cpu.pcpi_rs1[27]
.sym 60074 soc.cpu.pcpi_rs1[25]
.sym 60076 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 60079 soc.cpu.pcpi_rs1[28]
.sym 60080 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I2
.sym 60081 soc.cpu.pcpi_rs1[25]
.sym 60082 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 60083 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 60084 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 60087 soc.cpu.pcpi_rs1[26]
.sym 60089 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 60095 soc.cpu.pcpi_rs1[27]
.sym 60097 soc.cpu.irq_mask[27]
.sym 60098 soc.cpu.irq_state[1]
.sym 60099 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I0
.sym 60100 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 60103 soc.cpu.pcpi_rs1[30]
.sym 60105 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 60107 soc.cpu.pcpi_rs1[3]
.sym 60109 soc.cpu.pcpi_rs1[26]
.sym 60110 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 60114 soc.cpu.cpu_state[4]
.sym 60117 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 60118 soc.cpu.pcpi_rs1[29]
.sym 60119 soc.cpu.pcpi_rs1[2]
.sym 60120 soc.cpu.cpu_state[4]
.sym 60122 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 60123 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 60125 soc.cpu.irq_pending[27]
.sym 60128 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I0
.sym 60129 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 60130 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 60131 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 60134 soc.cpu.pcpi_rs1[2]
.sym 60135 soc.cpu.cpu_state[4]
.sym 60136 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 60137 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 60140 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 60141 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 60142 soc.cpu.cpu_state[4]
.sym 60143 soc.cpu.pcpi_rs1[26]
.sym 60146 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 60147 soc.cpu.cpu_state[4]
.sym 60148 soc.cpu.pcpi_rs1[29]
.sym 60149 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 60152 soc.cpu.cpu_state[4]
.sym 60153 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 60154 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 60155 soc.cpu.pcpi_rs1[30]
.sym 60158 soc.cpu.cpu_state[4]
.sym 60159 soc.cpu.pcpi_rs1[27]
.sym 60160 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 60161 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 60164 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 60165 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 60166 soc.cpu.cpu_state[4]
.sym 60167 soc.cpu.pcpi_rs1[3]
.sym 60170 soc.cpu.irq_pending[27]
.sym 60171 soc.cpu.irq_mask[27]
.sym 60172 soc.cpu.irq_state[1]
.sym 60174 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 60175 CLK12$SB_IO_IN_$glb_clk
.sym 60177 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 60179 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I0
.sym 60180 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 60181 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 60182 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I2
.sym 60184 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I2
.sym 60189 soc.cpu.pcpi_rs1[30]
.sym 60190 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 60191 soc.cpu.irq_mask[27]
.sym 60192 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 60193 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 60194 soc.cpu.reg_pc[27]
.sym 60197 soc.cpu.pcpi_rs1[9]
.sym 60200 soc.cpu.cpuregs_rs1[26]
.sym 60202 soc.cpu.pcpi_rs1[6]
.sym 60203 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 60204 gpio_led_pmod_SB_DFFESR_Q_E
.sym 60205 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 60209 soc.cpu.pcpi_rs1[6]
.sym 60211 soc.cpu.irq_pending[27]
.sym 60212 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 60218 soc.cpu.pcpi_rs1[6]
.sym 60219 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 60220 gpio_led_pmod_SB_DFFESR_Q_E
.sym 60222 gpio_led_pmod[7]
.sym 60223 soc.cpu.pcpi_rs1[1]
.sym 60226 soc.cpu.pcpi_rs1[2]
.sym 60227 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 60228 iomem_wdata[7]
.sym 60229 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 60230 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 60231 soc.cpu.pcpi_rs1[1]
.sym 60235 soc.cpu.pcpi_rs1[7]
.sym 60236 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 60237 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 60240 soc.cpu.pcpi_rs1[4]
.sym 60241 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 60242 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 60244 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 60245 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 60246 soc.cpu.pcpi_rs1[3]
.sym 60247 soc.cpu.pcpi_rs1[9]
.sym 60249 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 60251 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 60252 soc.cpu.pcpi_rs1[7]
.sym 60253 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 60254 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 60257 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 60258 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 60259 soc.cpu.pcpi_rs1[2]
.sym 60260 soc.cpu.pcpi_rs1[4]
.sym 60263 soc.cpu.pcpi_rs1[4]
.sym 60264 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 60265 soc.cpu.pcpi_rs1[6]
.sym 60266 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 60269 soc.cpu.pcpi_rs1[1]
.sym 60270 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 60271 soc.cpu.pcpi_rs1[3]
.sym 60276 iomem_wdata[7]
.sym 60284 gpio_led_pmod[7]
.sym 60287 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 60288 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 60289 soc.cpu.pcpi_rs1[6]
.sym 60290 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 60293 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 60294 soc.cpu.pcpi_rs1[9]
.sym 60295 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 60296 soc.cpu.pcpi_rs1[1]
.sym 60297 gpio_led_pmod_SB_DFFESR_Q_E
.sym 60298 CLK12$SB_IO_IN_$glb_clk
.sym 60299 resetn_SB_LUT4_I3_O_$glb_sr
.sym 60310 iomem_wdata[7]
.sym 60311 soc.cpu.cpuregs_rs1[31]
.sym 60312 soc.cpu.pcpi_rs1[19]
.sym 60316 soc.cpu.timer[29]
.sym 60321 soc.cpu.pcpi_rs1[23]
.sym 60324 soc.cpu.pcpi_rs1[3]
.sym 60326 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 60329 soc.cpu.pcpi_rs1[21]
.sym 60400 soc.spimemio_cfgreg_do[31]
.sym 60402 resetn
.sym 60403 soc.memory.wen[3]
.sym 60406 soc.memory.wen[2]
.sym 60416 soc.mem_rdata[29]
.sym 60460 resetn
.sym 60504 resetn
.sym 60527 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 60528 flash_io2_oe
.sym 60529 flash_io3_oe
.sym 60530 soc.spimemio.config_en_SB_DFFESS_Q_E
.sym 60531 soc.spimemio.config_oe[2]
.sym 60533 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 60534 soc.spimemio.config_oe[3]
.sym 60537 soc.mem_rdata[17]
.sym 60541 iomem_wstrb[2]
.sym 60542 resetn
.sym 60544 soc.memory.wen[2]
.sym 60554 resetn_SB_LUT4_I3_O
.sym 60556 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 60564 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 60566 resetn
.sym 60569 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 60570 soc.simpleuart_reg_div_do[20]
.sym 60573 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 60577 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 60578 soc.cpu.mem_rdata_SB_LUT4_O_1_I1_SB_LUT4_O_I1
.sym 60579 soc.simpleuart.recv_buf_valid
.sym 60580 soc.spimemio_cfgreg_do[20]
.sym 60582 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 60583 resetn
.sym 60586 soc.spimemio_cfgreg_do[18]
.sym 60587 soc.cpu.mem_rdata_SB_LUT4_O_1_I1
.sym 60589 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 60592 iomem_wdata[11]
.sym 60593 soc.spimemio_cfgreg_do[22]
.sym 60605 soc.spimemio_cfgreg_do[31]
.sym 60612 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 60615 soc.simpleuart.recv_buf_valid
.sym 60621 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 60624 iomem_wstrb[3]
.sym 60625 iomem_wstrb[1]
.sym 60628 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 60629 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 60632 iomem_wstrb[0]
.sym 60635 iomem_wstrb[2]
.sym 60643 iomem_wstrb[1]
.sym 60644 iomem_wstrb[2]
.sym 60645 iomem_wstrb[0]
.sym 60646 iomem_wstrb[3]
.sym 60655 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 60656 soc.simpleuart.recv_buf_valid
.sym 60657 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 60658 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 60673 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 60674 soc.spimemio_cfgreg_do[31]
.sym 60676 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 60684 CLK12$SB_IO_IN_$glb_clk
.sym 60685 resetn_SB_LUT4_I3_O_$glb_sr
.sym 60686 soc.cpu.mem_rdata_SB_LUT4_O_2_I1
.sym 60687 flash_io1_oe_SB_LUT4_I0_O
.sym 60688 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 60689 soc.spimemio.buffer[15]
.sym 60690 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 60691 soc.cpu.mem_rdata_SB_LUT4_O_2_I1_SB_LUT4_O_I2
.sym 60692 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 60693 soc.cpu.mem_rdata_SB_LUT4_O_I1
.sym 60699 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 60702 flash_io1_oe
.sym 60704 $PACKER_VCC_NET
.sym 60708 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 60709 flash_io3_oe
.sym 60710 iomem_wstrb[3]
.sym 60711 soc.simpleuart_reg_div_do[9]
.sym 60712 soc.cpu.mem_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I2
.sym 60713 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 60714 iomem_wstrb[1]
.sym 60715 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 60716 flash_csb$SB_IO_OUT
.sym 60717 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 60718 iomem_wdata[18]
.sym 60727 soc.simpleuart_reg_div_do[10]
.sym 60728 soc.spimemio_cfgreg_do[21]
.sym 60729 flash_io3_oe
.sym 60730 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 60734 iomem_wdata[20]
.sym 60736 flash_io2_oe
.sym 60737 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 60738 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 60739 soc.cpu.mem_rdata_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 60740 flash_io0_oe
.sym 60742 soc.ram_ready
.sym 60743 soc.simpleuart_reg_div_do[21]
.sym 60744 soc.cpu.mem_rdata_SB_LUT4_O_1_I1_SB_LUT4_O_I1
.sym 60745 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 60747 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_I1_O
.sym 60749 soc.simpleuart_reg_div_do[11]
.sym 60751 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_I1_O
.sym 60752 flash_io1_oe_SB_LUT4_I0_O
.sym 60753 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 60755 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 60756 soc.simpleuart_reg_div_do[8]
.sym 60757 iomem_wdata[22]
.sym 60760 soc.ram_ready
.sym 60761 soc.cpu.mem_rdata_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 60762 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 60763 soc.cpu.mem_rdata_SB_LUT4_O_1_I1_SB_LUT4_O_I1
.sym 60766 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_I1_O
.sym 60767 soc.simpleuart_reg_div_do[8]
.sym 60768 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 60769 flash_io0_oe
.sym 60772 flash_io3_oe
.sym 60773 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 60774 soc.simpleuart_reg_div_do[11]
.sym 60775 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 60780 iomem_wdata[22]
.sym 60784 soc.simpleuart_reg_div_do[21]
.sym 60785 soc.spimemio_cfgreg_do[21]
.sym 60786 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_I1_O
.sym 60787 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 60792 iomem_wdata[20]
.sym 60796 soc.ram_ready
.sym 60797 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 60798 flash_io1_oe_SB_LUT4_I0_O
.sym 60799 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 60802 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 60803 soc.simpleuart_reg_div_do[10]
.sym 60804 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 60805 flash_io2_oe
.sym 60806 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 60807 CLK12$SB_IO_IN_$glb_clk
.sym 60808 resetn_SB_LUT4_I3_O_$glb_sr
.sym 60809 soc.cpu.mem_rdata_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 60810 flash_csb$SB_IO_OUT
.sym 60811 soc.cpu.mem_rdata_SB_LUT4_O_4_I1
.sym 60812 soc.cpu.mem_rdata_SB_LUT4_O_6_I1
.sym 60813 soc.spimemio.config_csb
.sym 60814 soc.cpu.mem_rdata_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 60815 soc.spimemio.config_clk
.sym 60816 soc.cpu.mem_rdata_SB_LUT4_O_5_I1
.sym 60820 soc.cpu.mem_rdata_SB_LUT4_O_9_I3
.sym 60822 soc.spimemio.dout_data[4]
.sym 60823 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E
.sym 60824 soc.spimemio.dout_data[1]
.sym 60825 soc.simpleuart_reg_div_do[31]
.sym 60827 iomem_wstrb[2]
.sym 60829 soc.spimemio_cfgreg_do[22]
.sym 60830 soc.ram_ready
.sym 60833 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_I1_O
.sym 60835 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 60836 soc.spimemio_cfgreg_do[22]
.sym 60837 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_I1_O
.sym 60838 soc.spimemio.dout_data[7]
.sym 60839 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 60840 soc.spimemio_cfgreg_do[20]
.sym 60841 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 60842 iomem_addr[10]
.sym 60843 soc.spimemio_cfgreg_do[21]
.sym 60851 iomem_wdata[17]
.sym 60852 soc.ram_ready
.sym 60853 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 60856 soc.spimemio_cfgreg_do[19]
.sym 60857 soc.cpu.mem_rdata_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 60858 soc.cpu.mem_rdata_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 60860 iomem_wdata[19]
.sym 60861 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 60863 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_I1_O
.sym 60864 soc.simpleuart.recv_buf_valid
.sym 60865 iomem_wdata[21]
.sym 60868 iomem_wdata[16]
.sym 60875 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 60877 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 60878 iomem_wdata[18]
.sym 60880 soc.simpleuart_reg_div_do[19]
.sym 60884 iomem_wdata[17]
.sym 60892 iomem_wdata[21]
.sym 60896 iomem_wdata[18]
.sym 60903 soc.simpleuart.recv_buf_valid
.sym 60904 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 60907 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 60908 soc.cpu.mem_rdata_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 60909 soc.ram_ready
.sym 60910 soc.cpu.mem_rdata_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 60916 iomem_wdata[16]
.sym 60922 iomem_wdata[19]
.sym 60925 soc.simpleuart_reg_div_do[19]
.sym 60926 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_I1_O
.sym 60927 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 60928 soc.spimemio_cfgreg_do[19]
.sym 60929 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 60930 CLK12$SB_IO_IN_$glb_clk
.sym 60931 resetn_SB_LUT4_I3_O_$glb_sr
.sym 60932 soc.spimemio.buffer[13]
.sym 60933 soc.spimemio.buffer[8]
.sym 60934 soc.spimemio.buffer[14]
.sym 60935 soc.spimemio.buffer[9]
.sym 60936 soc.cpu.mem_rdata_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 60937 soc.spimemio.buffer[12]
.sym 60938 soc.spimemio.buffer[10]
.sym 60939 soc.spimemio.buffer[11]
.sym 60943 iomem_wdata[16]
.sym 60944 $PACKER_VCC_NET
.sym 60946 soc.spimemio_cfgreg_do[16]
.sym 60947 soc.cpu.mem_rdata_SB_LUT4_O_6_I1
.sym 60948 soc.spimemio_cfgreg_do[21]
.sym 60950 soc.ram_ready
.sym 60951 flash_io3_di
.sym 60952 soc.spimemio.dout_data[5]
.sym 60954 soc.cpu.mem_rdata_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 60955 soc.cpu.mem_rdata_SB_LUT4_O_4_I1
.sym 60956 soc.simpleuart.recv_buf_valid
.sym 60957 gpio_led_r[5]
.sym 60958 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 60959 soc.spimemio_cfgreg_do[20]
.sym 60960 iomem_rdata[24]
.sym 60961 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 60962 soc.cpu.mem_rdata_SB_LUT4_O_9_I3_SB_LUT4_O_I1
.sym 60963 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 60964 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 60965 soc.spimemio_cfgreg_do[19]
.sym 60973 soc.spimemio_cfgreg_do[17]
.sym 60975 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 60976 soc.simpleuart.recv_buf_valid
.sym 60981 soc.cpu.mem_rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 60984 soc.cpu.mem_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I2
.sym 60987 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 60991 soc.spimemio.buffer[14]
.sym 60993 soc.simpleuart_reg_div_do[17]
.sym 61000 soc.ram_ready
.sym 61001 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 61002 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 61006 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 61007 soc.simpleuart.recv_buf_valid
.sym 61008 soc.simpleuart_reg_div_do[17]
.sym 61009 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 61018 soc.ram_ready
.sym 61019 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 61020 soc.spimemio_cfgreg_do[17]
.sym 61021 soc.cpu.mem_rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 61025 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 61027 soc.cpu.mem_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I2
.sym 61044 soc.spimemio.buffer[14]
.sym 61052 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 61053 CLK12$SB_IO_IN_$glb_clk
.sym 61058 soc.spimem_rdata[9]
.sym 61059 soc.spimem_rdata[13]
.sym 61060 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 61061 soc.spimem_rdata[24]
.sym 61062 soc.spimem_rdata[10]
.sym 61066 soc.cpu.pcpi_rs1[2]
.sym 61068 soc.spimemio.dout_data[0]
.sym 61072 iomem_wdata[25]
.sym 61073 flash_io1_di
.sym 61074 soc.spimemio.dout_data[1]
.sym 61076 soc.spimemio_cfgreg_do[21]
.sym 61079 soc.spimemio_cfgreg_do[18]
.sym 61080 soc.cpu.mem_rdata_SB_LUT4_O_1_I1
.sym 61081 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 61083 soc.cpu.mem_rdata_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.sym 61084 soc.simpleuart_reg_div_do[30]
.sym 61085 soc.mem_rdata[25]
.sym 61086 resetn
.sym 61087 soc.cpu.mem_rdata_SB_LUT4_O_14_I3_SB_LUT4_O_I1
.sym 61089 iomem_wdata[11]
.sym 61097 soc.cpu.mem_rdata_SB_LUT4_O_15_I0
.sym 61098 soc.cpu.mem_rdata_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 61100 iomem_ready_SB_LUT4_I1_O
.sym 61101 iomem_ready_SB_LUT4_I1_O
.sym 61102 gpio_led_r[2]
.sym 61103 soc.simpleuart_reg_div_do[23]
.sym 61104 soc.cpu.mem_rdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2
.sym 61105 iomem_rdata[10]
.sym 61106 soc.cpu.mem_rdata_SB_LUT4_O_15_I2
.sym 61107 soc.cpu.mem_rdata_SB_LUT4_O_15_I1
.sym 61108 gpio_led_g[0]
.sym 61109 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 61110 soc.cpu.mem_rdata_SB_LUT4_O_7_I3_SB_LUT4_O_I1
.sym 61112 gpio_led_r[1]
.sym 61114 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 61117 gpio_led_r[5]
.sym 61119 soc.spimem_rdata[10]
.sym 61121 soc.ram_ready
.sym 61123 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 61131 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 61132 soc.simpleuart_reg_div_do[23]
.sym 61136 gpio_led_r[2]
.sym 61144 gpio_led_g[0]
.sym 61147 soc.cpu.mem_rdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2
.sym 61148 soc.ram_ready
.sym 61149 soc.cpu.mem_rdata_SB_LUT4_O_7_I3_SB_LUT4_O_I1
.sym 61150 soc.cpu.mem_rdata_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 61156 gpio_led_r[5]
.sym 61159 soc.spimem_rdata[10]
.sym 61160 iomem_rdata[10]
.sym 61161 iomem_ready_SB_LUT4_I1_O
.sym 61162 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 61167 gpio_led_r[1]
.sym 61171 soc.cpu.mem_rdata_SB_LUT4_O_15_I0
.sym 61172 soc.cpu.mem_rdata_SB_LUT4_O_15_I1
.sym 61173 soc.cpu.mem_rdata_SB_LUT4_O_15_I2
.sym 61174 iomem_ready_SB_LUT4_I1_O
.sym 61175 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 61176 CLK12$SB_IO_IN_$glb_clk
.sym 61177 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 61180 soc.spimem_rdata[28]
.sym 61181 soc.spimem_rdata[25]
.sym 61183 soc.cpu.mem_rdata_SB_LUT4_O_8_I3
.sym 61184 soc.cpu.mem_rdata_SB_LUT4_O_8_I3_SB_LUT4_O_I3
.sym 61185 soc.spimem_rdata[12]
.sym 61186 iomem_wdata[31]
.sym 61189 iomem_wdata[31]
.sym 61191 soc.spimemio_cfgreg_do[20]
.sym 61192 iomem_wdata[22]
.sym 61194 soc.spimemio.dout_data[2]
.sym 61202 iomem_wstrb[3]
.sym 61203 soc.spimemio.dout_data[0]
.sym 61204 soc.cpu.mem_rdata_SB_LUT4_O_12_I3_SB_LUT4_O_I1
.sym 61205 iomem_wstrb[1]
.sym 61206 soc.simpleuart_reg_div_do[26]
.sym 61207 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 61208 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 61209 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 61210 soc.spimem_rdata[24]
.sym 61211 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 61212 soc.cpu.mem_rdata_SB_LUT4_O_11_I3_SB_LUT4_O_I1
.sym 61213 soc.mem_rdata[17]
.sym 61219 soc.simpleuart_reg_div_do[28]
.sym 61221 iomem_ready_SB_LUT4_I1_O
.sym 61222 soc.spimem_rdata[9]
.sym 61223 soc.ram_ready
.sym 61225 iomem_rdata[9]
.sym 61228 soc.simpleuart.recv_buf_valid
.sym 61229 soc.simpleuart_reg_div_do[27]
.sym 61230 gpio_led_g_SB_DFFESR_Q_E
.sym 61231 soc.ram_ready
.sym 61232 iomem_rdata[24]
.sym 61233 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 61234 soc.cpu.mem_rdata_SB_LUT4_O_9_I3_SB_LUT4_O_I1
.sym 61236 soc.spimem_rdata[24]
.sym 61238 iomem_wdata[16]
.sym 61240 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 61241 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 61245 soc.cpu.mem_rdata_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 61246 soc.cpu.mem_rdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2
.sym 61247 soc.cpu.mem_rdata_SB_LUT4_O_14_I3_SB_LUT4_O_I1
.sym 61250 soc.cpu.mem_rdata_SB_LUT4_O_14_I3_SB_LUT4_O_I2
.sym 61252 soc.cpu.mem_rdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2
.sym 61253 soc.cpu.mem_rdata_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 61254 soc.cpu.mem_rdata_SB_LUT4_O_9_I3_SB_LUT4_O_I1
.sym 61255 soc.ram_ready
.sym 61258 soc.spimem_rdata[24]
.sym 61259 iomem_rdata[24]
.sym 61261 iomem_ready_SB_LUT4_I1_O
.sym 61264 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 61266 soc.simpleuart.recv_buf_valid
.sym 61270 soc.simpleuart_reg_div_do[27]
.sym 61272 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 61279 iomem_wdata[16]
.sym 61282 soc.spimem_rdata[9]
.sym 61283 iomem_ready_SB_LUT4_I1_O
.sym 61284 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 61285 iomem_rdata[9]
.sym 61288 soc.ram_ready
.sym 61289 soc.cpu.mem_rdata_SB_LUT4_O_14_I3_SB_LUT4_O_I1
.sym 61290 soc.cpu.mem_rdata_SB_LUT4_O_14_I3_SB_LUT4_O_I2
.sym 61291 soc.cpu.mem_rdata_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 61295 soc.simpleuart_reg_div_do[28]
.sym 61296 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 61298 gpio_led_g_SB_DFFESR_Q_E
.sym 61299 CLK12$SB_IO_IN_$glb_clk
.sym 61300 resetn_SB_LUT4_I3_O_$glb_sr
.sym 61301 soc.cpu.mem_rdata_SB_LUT4_O_13_I3_SB_LUT4_O_I3
.sym 61302 soc.cpu.mem_rdata_SB_LUT4_O_12_I2
.sym 61303 soc.cpu.mem_rdata_SB_LUT4_O_13_I3
.sym 61304 soc.spimem_rdata[29]
.sym 61305 soc.cpu.mem_rdata_SB_LUT4_O_10_I3
.sym 61306 soc.cpu.mem_rdata_SB_LUT4_O_10_I3_SB_LUT4_O_I2
.sym 61307 soc.cpu.mem_rdata_SB_LUT4_O_12_I3_SB_LUT4_O_I2
.sym 61308 soc.cpu.mem_rdata_SB_LUT4_O_12_I3
.sym 61311 soc.mem_rdata[25]
.sym 61312 iomem_wdata[25]
.sym 61314 soc.simpleuart_reg_div_do[24]
.sym 61317 iomem_ready_SB_LUT4_I1_O
.sym 61318 soc.spimemio.dout_data[4]
.sym 61319 soc.spimemio.dout_data[6]
.sym 61323 soc.spimemio.dout_data[1]
.sym 61325 soc.mem_rdata[24]
.sym 61326 soc.cpu.mem_rdata_SB_LUT4_O_10_I3
.sym 61327 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 61328 soc.simpleuart_reg_div_do[29]
.sym 61329 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_I1_O
.sym 61330 gpio_led_g[0]
.sym 61331 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 61332 iomem_addr[8]
.sym 61333 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 61334 iomem_addr[10]
.sym 61335 soc.spimem_rdata[12]
.sym 61336 soc.spimemio.dout_data[7]
.sym 61343 soc.cpu.mem_rdata_SB_LUT4_O_8_I2
.sym 61344 soc.cpu.mem_rdata_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 61345 soc.cpu.mem_rdata_SB_LUT4_O_13_I2
.sym 61347 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I0
.sym 61350 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 61352 soc.spimem_rdata[28]
.sym 61353 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 61354 soc.simpleuart_reg_div_do[30]
.sym 61355 soc.cpu.mem_rdata_SB_LUT4_O_8_I3
.sym 61356 soc.ram_ready
.sym 61358 soc.simpleuart_reg_div_do[7]
.sym 61359 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 61360 soc.cpu.mem_rdata_SB_LUT4_O_13_I3
.sym 61362 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 61364 soc.cpu.mem_rdata_SB_LUT4_O_11_I3_SB_LUT4_O_I2
.sym 61365 soc.cpu.mem_rdata_SB_LUT4_O_12_I3
.sym 61367 soc.cpu.mem_rdata_SB_LUT4_O_12_I2
.sym 61368 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 61369 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 61370 iomem_rdata[28]
.sym 61372 soc.cpu.mem_rdata_SB_LUT4_O_11_I3_SB_LUT4_O_I1
.sym 61373 iomem_ready_SB_LUT4_I1_O
.sym 61375 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 61376 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 61377 soc.simpleuart_reg_div_do[7]
.sym 61378 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 61381 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 61382 soc.cpu.mem_rdata_SB_LUT4_O_13_I3
.sym 61383 soc.cpu.mem_rdata_SB_LUT4_O_13_I2
.sym 61384 iomem_ready_SB_LUT4_I1_O
.sym 61387 iomem_ready_SB_LUT4_I1_O
.sym 61388 iomem_rdata[28]
.sym 61390 soc.spimem_rdata[28]
.sym 61393 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 61394 soc.cpu.mem_rdata_SB_LUT4_O_12_I2
.sym 61395 soc.cpu.mem_rdata_SB_LUT4_O_12_I3
.sym 61396 iomem_ready_SB_LUT4_I1_O
.sym 61399 soc.cpu.mem_rdata_SB_LUT4_O_8_I3
.sym 61400 soc.cpu.mem_rdata_SB_LUT4_O_8_I2
.sym 61401 iomem_ready_SB_LUT4_I1_O
.sym 61402 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 61405 soc.cpu.mem_rdata_SB_LUT4_O_11_I3_SB_LUT4_O_I1
.sym 61406 soc.cpu.mem_rdata_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 61407 soc.ram_ready
.sym 61408 soc.cpu.mem_rdata_SB_LUT4_O_11_I3_SB_LUT4_O_I2
.sym 61412 soc.simpleuart_reg_div_do[30]
.sym 61413 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 61417 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 61418 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 61419 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I0
.sym 61420 iomem_ready_SB_LUT4_I1_O
.sym 61424 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_I1_O
.sym 61425 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 61426 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 61427 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 61428 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 61429 iomem_rdata[25]
.sym 61430 soc.spimemio.valid
.sym 61431 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 61435 soc.mem_rdata[26]
.sym 61437 soc.ram_ready
.sym 61438 soc.spimemio.dout_data[5]
.sym 61448 iomem_addr[12]
.sym 61449 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 61450 iomem_addr[4]
.sym 61451 iomem_addr[19]
.sym 61452 iomem_rdata[24]
.sym 61453 soc.mem_rdata[24]
.sym 61454 iomem_addr[17]
.sym 61455 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 61456 iomem_rdata[28]
.sym 61458 gpio_led_b[1]
.sym 61459 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I1
.sym 61465 iomem_rdata[29]
.sym 61468 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 61469 soc.ram_ready
.sym 61472 soc.spimemio.dout_data[2]
.sym 61473 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 61476 soc.spimem_rdata[29]
.sym 61478 iomem_rdata[12]
.sym 61479 soc.spimemio.dout_data[3]
.sym 61481 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 61482 iomem_ready_SB_LUT4_I1_O
.sym 61489 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_I1_O
.sym 61490 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 61491 soc.spimemio.dout_data[6]
.sym 61494 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 61495 soc.spimem_rdata[12]
.sym 61496 soc.spimemio.dout_data[7]
.sym 61499 soc.spimemio.dout_data[6]
.sym 61504 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 61505 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 61506 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 61507 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 61511 soc.spimemio.dout_data[2]
.sym 61517 iomem_rdata[29]
.sym 61518 iomem_ready_SB_LUT4_I1_O
.sym 61519 soc.spimem_rdata[29]
.sym 61522 iomem_rdata[12]
.sym 61523 soc.spimem_rdata[12]
.sym 61525 iomem_ready_SB_LUT4_I1_O
.sym 61528 soc.spimemio.dout_data[3]
.sym 61534 soc.spimemio.dout_data[7]
.sym 61540 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_I1_O
.sym 61541 soc.ram_ready
.sym 61542 iomem_ready_SB_LUT4_I1_O
.sym 61543 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 61544 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 61545 CLK12$SB_IO_IN_$glb_clk
.sym 61547 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 61548 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I2
.sym 61549 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0
.sym 61550 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 61551 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 61552 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 61553 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O
.sym 61554 soc.spimem_rdata[15]
.sym 61557 soc.mem_rdata[29]
.sym 61560 soc.spimemio.valid
.sym 61569 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 61574 resetn
.sym 61575 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 61577 soc.mem_valid
.sym 61578 resetn
.sym 61579 resetn
.sym 61580 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 61581 iomem_wdata[11]
.sym 61588 iomem_rdata[26]
.sym 61590 soc.spimem_rdata[26]
.sym 61592 iomem_ready_SB_LUT4_I1_O
.sym 61593 iomem_rdata[27]
.sym 61594 soc.mem_valid
.sym 61595 iomem_ready_SB_LUT4_I1_O
.sym 61596 soc.cpu.mem_rdata_SB_LUT4_O_10_I3
.sym 61598 gpio_led_b[5]
.sym 61599 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 61600 soc.cpu.mem_rdata_SB_LUT4_O_9_I2
.sym 61601 soc.spimem_rdata[27]
.sym 61603 iomem_ready_SB_LUT4_I1_O
.sym 61604 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 61605 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I2
.sym 61608 gpio_led_r[4]
.sym 61609 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 61610 soc.cpu.mem_rdata_SB_LUT4_O_10_I2
.sym 61614 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 61615 soc.cpu.mem_rdata_SB_LUT4_O_9_I3
.sym 61617 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 61619 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I1
.sym 61622 gpio_led_b[5]
.sym 61627 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 61628 iomem_ready_SB_LUT4_I1_O
.sym 61629 soc.cpu.mem_rdata_SB_LUT4_O_9_I2
.sym 61630 soc.cpu.mem_rdata_SB_LUT4_O_9_I3
.sym 61633 iomem_ready_SB_LUT4_I1_O
.sym 61634 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 61635 soc.cpu.mem_rdata_SB_LUT4_O_10_I2
.sym 61636 soc.cpu.mem_rdata_SB_LUT4_O_10_I3
.sym 61640 soc.mem_valid
.sym 61642 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 61646 iomem_ready_SB_LUT4_I1_O
.sym 61647 soc.spimem_rdata[27]
.sym 61648 iomem_rdata[27]
.sym 61652 gpio_led_r[4]
.sym 61657 soc.spimem_rdata[26]
.sym 61659 iomem_rdata[26]
.sym 61660 iomem_ready_SB_LUT4_I1_O
.sym 61663 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 61664 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I1
.sym 61665 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I2
.sym 61666 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 61667 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 61668 CLK12$SB_IO_IN_$glb_clk
.sym 61669 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 61670 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 61671 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1
.sym 61672 gpio_led_b[3]
.sym 61673 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 61674 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 61675 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 61676 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 61677 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 61682 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 61684 gpio_led_b[5]
.sym 61688 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_O
.sym 61694 resetn
.sym 61697 iomem_addr[9]
.sym 61699 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 61700 iomem_addr[11]
.sym 61701 iomem_wstrb[1]
.sym 61702 iomem_wdata[28]
.sym 61703 soc.mem_rdata[22]
.sym 61704 gpio_led_b_SB_DFFESR_Q_E
.sym 61705 iomem_wstrb[3]
.sym 61716 iomem_wstrb[3]
.sym 61722 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 61723 gpio_led_b[2]
.sym 61731 gpio_led_b[0]
.sym 61733 gpio_led_pmod[6]
.sym 61735 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 61737 gpio_led_b[3]
.sym 61738 resetn
.sym 61739 gpio_led_b[4]
.sym 61747 gpio_led_b[2]
.sym 61750 iomem_wstrb[3]
.sym 61751 resetn
.sym 61752 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 61756 gpio_led_b[0]
.sym 61771 gpio_led_b[4]
.sym 61774 gpio_led_b[3]
.sym 61789 gpio_led_pmod[6]
.sym 61790 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 61791 CLK12$SB_IO_IN_$glb_clk
.sym 61792 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 61793 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 61794 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 61795 soc.memory.cs_0_SB_CARRY_I1_1_CO[1]
.sym 61796 iomem_ready
.sym 61797 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 61798 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 61799 iomem_ready_SB_LUT4_I3_O
.sym 61800 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 61804 soc.cpu.cpu_state[5]
.sym 61806 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 61808 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_I1
.sym 61809 soc.cpu.pcpi_rs1[2]
.sym 61811 gpio_led_b[2]
.sym 61812 iomem_wstrb[3]
.sym 61814 soc.cpu.mem_la_addr_SB_LUT4_O_29_I3
.sym 61817 gpio_led_b[3]
.sym 61822 iomem_addr[7]
.sym 61826 iomem_addr[10]
.sym 61828 iomem_addr[8]
.sym 61841 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 61856 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 61859 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 61860 soc.memory.cs_0_SB_CARRY_I1_1_CO[1]
.sym 61861 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 61862 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 61863 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 61865 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 61866 $nextpnr_ICESTORM_LC_28$O
.sym 61868 soc.memory.cs_0_SB_CARRY_I1_1_CO[1]
.sym 61872 soc.memory.cs_0_SB_CARRY_I1_1_CO[2]
.sym 61875 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 61878 soc.memory.cs_0_SB_CARRY_I1_1_CO[3]
.sym 61880 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 61884 soc.memory.cs_0_SB_CARRY_I1_1_CO[4]
.sym 61886 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 61890 soc.memory.cs_0_SB_CARRY_I1_1_CO[5]
.sym 61893 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 61896 soc.memory.cs_0_SB_CARRY_I1_1_CO[6]
.sym 61898 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 61902 soc.memory.cs_0_SB_CARRY_I1_1_CO[7]
.sym 61905 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 61908 soc.memory.cs_0_SB_CARRY_I1_1_CO[8]
.sym 61910 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 61916 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 61917 iomem_addr[3]
.sym 61918 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 61919 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 61920 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 61921 iomem_addr[6]
.sym 61922 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 61923 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 61936 $PACKER_VCC_NET
.sym 61941 iomem_addr[5]
.sym 61942 iomem_addr[4]
.sym 61943 iomem_addr[6]
.sym 61946 soc.cpu.pcpi_rs1[6]
.sym 61947 iomem_addr[19]
.sym 61949 gpio_led_b[1]
.sym 61950 iomem_addr[17]
.sym 61951 iomem_addr[12]
.sym 61952 soc.memory.cs_0_SB_CARRY_I1_1_CO[8]
.sym 61957 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 61973 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 61974 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 61975 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 61977 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 61979 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 61980 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 61981 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 61989 soc.memory.cs_0_SB_CARRY_I1_1_CO[9]
.sym 61992 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 61995 soc.memory.cs_0_SB_CARRY_I1_1_CO[10]
.sym 61997 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 62001 soc.memory.cs_0_SB_CARRY_I1_1_CO[11]
.sym 62003 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 62007 soc.memory.cs_0_SB_CARRY_I1_1_CO[12]
.sym 62009 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 62013 soc.memory.cs_0_SB_CARRY_I1_1_CO[13]
.sym 62015 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 62019 soc.memory.cs_0_SB_CARRY_I1_1_CO[14]
.sym 62022 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 62025 soc.memory.cs_0_SB_CARRY_I1_1_CO[15]
.sym 62028 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 62031 soc.memory.cs_0_SB_CARRY_I1_1_CO[16]
.sym 62033 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 62039 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 62040 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 62041 iomem_addr[7]
.sym 62042 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 62043 iomem_addr[10]
.sym 62044 iomem_addr[8]
.sym 62045 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 62046 iomem_addr[4]
.sym 62049 soc.mem_rdata[17]
.sym 62059 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 62063 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 62064 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 62065 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 62066 iomem_addr[8]
.sym 62067 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 62068 soc.cpu.mem_la_addr_SB_LUT4_O_27_I3
.sym 62069 iomem_addr[6]
.sym 62071 resetn
.sym 62072 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 62073 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 62074 soc.cpu.mem_la_addr_SB_LUT4_O_24_I3
.sym 62075 soc.memory.cs_0_SB_CARRY_I1_1_CO[16]
.sym 62083 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 62089 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 62091 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 62093 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 62094 soc.memory.cs_0
.sym 62098 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 62099 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 62100 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 62112 soc.memory.cs_0_SB_CARRY_I1_1_CO[17]
.sym 62114 soc.memory.cs_0
.sym 62118 soc.memory.cs_0_SB_CARRY_I1_1_CO[18]
.sym 62120 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 62124 soc.memory.cs_0_SB_CARRY_I1_1_CO[19]
.sym 62127 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 62130 soc.memory.cs_0_SB_CARRY_I1_1_CO[20]
.sym 62133 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 62136 soc.memory.cs_0_SB_CARRY_I1_1_CO[21]
.sym 62139 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 62142 soc.memory.cs_0_SB_CARRY_I1_1_CO[22]
.sym 62145 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 62148 soc.memory.cs_0_SB_CARRY_I1_1_CO[23]
.sym 62151 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 62154 soc.memory.cs_0_SB_CARRY_I1_1_CO[24]
.sym 62156 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 62162 iomem_addr[5]
.sym 62163 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 62164 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 62165 iomem_addr[19]
.sym 62166 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 62167 iomem_addr[12]
.sym 62168 iomem_addr[11]
.sym 62169 iomem_addr[9]
.sym 62175 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 62177 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 62179 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 62181 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 62184 $PACKER_VCC_NET
.sym 62185 iomem_addr[7]
.sym 62186 soc.cpu.mem_la_addr_SB_LUT4_O_23_I3
.sym 62187 soc.cpu.next_pc[5]
.sym 62189 iomem_addr[12]
.sym 62190 iomem_addr[10]
.sym 62191 iomem_addr[11]
.sym 62193 iomem_addr[9]
.sym 62195 soc.mem_rdata[22]
.sym 62196 soc.cpu.pcpi_rs1[7]
.sym 62197 soc.cpu.next_pc[2]
.sym 62198 soc.memory.cs_0_SB_CARRY_I1_1_CO[24]
.sym 62204 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_CI[2]
.sym 62207 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 62214 $PACKER_VCC_NET
.sym 62216 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1
.sym 62220 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 62223 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 62224 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 62225 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 62232 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 62235 soc.memory.cs_0_SB_CARRY_I1_1_CO[25]
.sym 62237 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 62241 soc.memory.cs_0_SB_CARRY_I1_1_CO[26]
.sym 62243 $PACKER_VCC_NET
.sym 62244 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_CI[2]
.sym 62247 soc.memory.cs_0_SB_CARRY_I1_1_CO[27]
.sym 62249 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 62253 soc.memory.cs_0_SB_CARRY_I1_1_CO[28]
.sym 62255 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 62259 soc.memory.cs_0_SB_CARRY_I1_1_CO[29]
.sym 62262 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 62265 soc.memory.cs_0_SB_CARRY_I1_1_CO[30]
.sym 62267 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 62271 soc.memory.cs_0_SB_CARRY_I1_1_CO[31]
.sym 62274 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 62277 $nextpnr_ICESTORM_LC_29$I3
.sym 62279 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1
.sym 62286 soc.cpu.mem_la_addr_SB_LUT4_O_28_I3
.sym 62287 soc.cpu.mem_la_addr_SB_LUT4_O_27_I3
.sym 62288 soc.cpu.mem_la_addr_SB_LUT4_O_26_I3
.sym 62289 soc.cpu.mem_la_addr_SB_LUT4_O_25_I3
.sym 62290 soc.cpu.mem_la_addr_SB_LUT4_O_24_I3
.sym 62291 soc.cpu.mem_la_addr_SB_LUT4_O_23_I3
.sym 62292 soc.cpu.mem_la_addr_SB_LUT4_O_22_I3
.sym 62295 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 62300 iomem_addr[19]
.sym 62303 soc.cpu.pcpi_rs1[5]
.sym 62310 soc.cpu.instr_lui
.sym 62311 soc.cpu.pcpi_rs1[9]
.sym 62312 soc.cpu.pcpi_rs1[11]
.sym 62314 soc.cpu.next_pc[12]
.sym 62317 soc.cpu.mem_la_addr_SB_LUT4_O_19_I3
.sym 62318 soc.cpu.next_pc[3]
.sym 62319 soc.cpu.mem_la_firstword_xfer
.sym 62320 soc.cpu.next_pc[14]
.sym 62321 $nextpnr_ICESTORM_LC_29$I3
.sym 62326 soc.cpu.mem_la_firstword_xfer
.sym 62357 soc.cpu.next_pc[2]
.sym 62362 $nextpnr_ICESTORM_LC_29$I3
.sym 62390 soc.cpu.mem_la_firstword_xfer
.sym 62392 soc.cpu.next_pc[2]
.sym 62408 soc.cpu.mem_la_addr_SB_LUT4_O_21_I3
.sym 62409 soc.cpu.mem_la_addr_SB_LUT4_O_20_I3
.sym 62410 soc.cpu.mem_la_addr_SB_LUT4_O_19_I3
.sym 62411 soc.cpu.mem_la_addr_SB_LUT4_O_18_I3
.sym 62412 soc.cpu.mem_la_addr_SB_LUT4_O_17_I3
.sym 62413 soc.cpu.mem_la_addr_SB_LUT4_O_16_I3
.sym 62414 soc.cpu.mem_la_addr_SB_LUT4_O_15_I3
.sym 62415 soc.cpu.mem_la_addr_SB_LUT4_O_14_I3
.sym 62418 soc.cpu.is_lui_auipc_jal
.sym 62421 iomem_wdata[11]
.sym 62423 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_CI[2]
.sym 62424 iomem_addr[20]
.sym 62431 soc.cpu.pcpi_rs1[24]
.sym 62432 soc.cpu.cpu_state[6]
.sym 62433 soc.cpu.pcpi_rs1[19]
.sym 62434 soc.cpu.next_pc[9]
.sym 62435 soc.cpu.reg_out[16]
.sym 62436 soc.cpu.cpu_state[4]
.sym 62437 soc.cpu.pcpi_rs1[6]
.sym 62439 soc.cpu.cpu_state[6]
.sym 62440 soc.cpu.cpu_state[4]
.sym 62442 soc.cpu.next_pc[15]
.sym 62443 soc.cpu.next_pc[10]
.sym 62456 soc.cpu.reg_out[16]
.sym 62464 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 62466 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 62474 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 62477 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 62478 soc.cpu.reg_next_pc[16]
.sym 62480 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 62507 soc.cpu.reg_out[16]
.sym 62508 soc.cpu.reg_next_pc[16]
.sym 62509 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 62518 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 62519 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 62520 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 62524 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 62525 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 62527 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 62531 soc.cpu.mem_la_addr_SB_LUT4_O_13_I3
.sym 62532 soc.cpu.mem_la_addr_SB_LUT4_O_12_I3
.sym 62533 soc.cpu.mem_la_addr_SB_LUT4_O_11_I3
.sym 62534 soc.cpu.mem_la_addr_SB_LUT4_O_10_I3
.sym 62535 soc.cpu.mem_la_addr_SB_LUT4_O_9_I3
.sym 62536 soc.cpu.mem_la_addr_SB_LUT4_O_8_I3
.sym 62537 soc.cpu.mem_la_addr_SB_LUT4_O_7_I3
.sym 62538 soc.cpu.mem_la_addr_SB_LUT4_O_6_I3
.sym 62542 soc.cpu.pcpi_rs1[2]
.sym 62546 soc.cpu.mem_la_addr_SB_LUT4_O_18_I3
.sym 62548 soc.cpu.mem_la_addr_SB_LUT4_O_14_I3
.sym 62549 soc.cpu.pcpi_rs1[26]
.sym 62551 iomem_addr[15]
.sym 62552 soc.cpu.instr_rdcycleh
.sym 62556 soc.cpu.next_pc[18]
.sym 62558 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 62559 resetn
.sym 62560 soc.cpu.next_pc[24]
.sym 62562 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0
.sym 62563 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 62565 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 62566 soc.cpu.next_pc[25]
.sym 62573 soc.cpu.reg_out[11]
.sym 62575 soc.mem_rdata[16]
.sym 62577 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 62578 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.sym 62579 soc.cpu.cpu_state[4]
.sym 62581 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 62582 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1
.sym 62585 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 62587 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.sym 62588 soc.cpu.reg_next_pc[11]
.sym 62589 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 62594 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 62595 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 62596 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1
.sym 62597 soc.cpu.pcpi_rs1[16]
.sym 62598 soc.cpu.cpu_state[6]
.sym 62599 soc.cpu.cpu_state[6]
.sym 62600 soc.mem_rdata[26]
.sym 62601 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I0
.sym 62602 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0
.sym 62603 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I1
.sym 62605 soc.cpu.cpu_state[6]
.sym 62606 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1
.sym 62607 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.sym 62611 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0
.sym 62612 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I1
.sym 62613 soc.cpu.cpu_state[6]
.sym 62614 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.sym 62617 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 62618 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 62619 soc.cpu.cpu_state[6]
.sym 62620 soc.mem_rdata[16]
.sym 62623 soc.mem_rdata[26]
.sym 62624 soc.cpu.cpu_state[6]
.sym 62625 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 62626 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 62635 soc.cpu.reg_out[11]
.sym 62636 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 62638 soc.cpu.reg_next_pc[11]
.sym 62641 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 62642 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 62643 soc.cpu.cpu_state[6]
.sym 62644 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 62647 soc.cpu.cpu_state[4]
.sym 62648 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I0
.sym 62649 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1
.sym 62650 soc.cpu.pcpi_rs1[16]
.sym 62652 CLK12$SB_IO_IN_$glb_clk
.sym 62653 resetn_SB_LUT4_I3_O_$glb_sr
.sym 62654 soc.cpu.mem_la_addr_SB_LUT4_O_5_I3
.sym 62655 soc.cpu.mem_la_addr_SB_LUT4_O_4_I3
.sym 62656 soc.cpu.mem_la_addr_SB_LUT4_O_3_I3
.sym 62657 soc.cpu.mem_la_addr_SB_LUT4_O_2_I3
.sym 62658 soc.cpu.mem_la_addr_SB_LUT4_O_1_I3
.sym 62659 iomem_addr[31]
.sym 62660 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0
.sym 62664 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 62665 soc.cpu.pcpi_rs1[1]
.sym 62666 soc.cpu.reg_out[12]
.sym 62667 $PACKER_VCC_NET
.sym 62668 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 62670 soc.cpu.reg_out[11]
.sym 62673 soc.cpu.instr_timer
.sym 62675 soc.cpu.instr_maskirq
.sym 62679 $PACKER_VCC_NET
.sym 62680 soc.cpu.reg_out[18]
.sym 62682 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1
.sym 62683 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 62684 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 62685 soc.cpu.instr_rdcycleh
.sym 62687 soc.mem_rdata[22]
.sym 62688 soc.cpu.pcpi_rs1[7]
.sym 62695 soc.cpu.reg_next_pc[26]
.sym 62696 soc.mem_rdata[24]
.sym 62699 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 62700 soc.cpu.cpu_state[4]
.sym 62701 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1
.sym 62702 soc.cpu.irq_pending[13]
.sym 62703 soc.mem_rdata[18]
.sym 62704 soc.cpu.cpu_state[6]
.sym 62706 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I1
.sym 62709 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 62712 soc.mem_rdata[25]
.sym 62713 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I0
.sym 62714 soc.cpu.pcpi_rs1[26]
.sym 62716 soc.mem_rdata[17]
.sym 62718 soc.cpu.reg_out[26]
.sym 62719 soc.mem_rdata[31]
.sym 62722 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0
.sym 62724 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 62725 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 62728 soc.cpu.cpu_state[6]
.sym 62729 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 62730 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 62731 soc.mem_rdata[17]
.sym 62734 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 62735 soc.cpu.cpu_state[6]
.sym 62736 soc.mem_rdata[24]
.sym 62737 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 62740 soc.cpu.cpu_state[6]
.sym 62741 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 62742 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 62743 soc.mem_rdata[25]
.sym 62746 soc.cpu.irq_pending[13]
.sym 62747 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1
.sym 62748 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 62749 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I0
.sym 62752 soc.cpu.cpu_state[6]
.sym 62753 soc.mem_rdata[18]
.sym 62754 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 62755 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 62758 soc.mem_rdata[31]
.sym 62759 soc.cpu.cpu_state[6]
.sym 62760 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 62761 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 62764 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 62765 soc.cpu.reg_out[26]
.sym 62766 soc.cpu.reg_next_pc[26]
.sym 62770 soc.cpu.pcpi_rs1[26]
.sym 62771 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I1
.sym 62772 soc.cpu.cpu_state[4]
.sym 62773 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0
.sym 62775 CLK12$SB_IO_IN_$glb_clk
.sym 62776 resetn_SB_LUT4_I3_O_$glb_sr
.sym 62777 soc.cpu.next_pc[18]
.sym 62778 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 62779 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I0
.sym 62780 soc.cpu.next_pc[17]
.sym 62781 soc.cpu.reg_out[17]
.sym 62782 soc.cpu.next_pc[25]
.sym 62783 soc.cpu.reg_out[25]
.sym 62784 soc.cpu.reg_out[18]
.sym 62789 soc.cpu.pcpi_rs1[31]
.sym 62792 soc.cpu.reg_out[12]
.sym 62797 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 62798 soc.cpu.instr_rdinstr
.sym 62800 soc.cpu.next_pc[30]
.sym 62801 soc.cpu.reg_next_pc[18]
.sym 62802 soc.cpu.instr_timer
.sym 62803 soc.cpu.pcpi_rs1[9]
.sym 62804 soc.cpu.instr_maskirq
.sym 62805 soc.cpu.reg_out[27]
.sym 62806 soc.cpu.cpu_state[3]
.sym 62807 soc.cpu.instr_maskirq
.sym 62808 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 62809 soc.cpu.pcpi_rs1[27]
.sym 62810 soc.cpu.instr_lui
.sym 62811 soc.cpu.pcpi_rs1[11]
.sym 62812 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 62818 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 62819 soc.mem_rdata[27]
.sym 62821 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 62822 soc.cpu.cpu_state[3]
.sym 62823 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 62825 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1
.sym 62826 soc.cpu.cpu_state[4]
.sym 62827 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 62829 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 62831 soc.cpu.reg_next_pc[31]
.sym 62834 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 62835 soc.cpu.pcpi_rs1[13]
.sym 62836 soc.mem_rdata[29]
.sym 62838 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 62839 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 62840 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 62842 soc.cpu.pcpi_rs1[17]
.sym 62843 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 62844 soc.cpu.reg_out[31]
.sym 62847 soc.mem_rdata[22]
.sym 62848 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 62849 soc.cpu.cpu_state[6]
.sym 62851 soc.cpu.reg_next_pc[31]
.sym 62853 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 62854 soc.cpu.reg_out[31]
.sym 62857 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 62858 soc.mem_rdata[29]
.sym 62859 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 62860 soc.cpu.cpu_state[6]
.sym 62864 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 62866 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 62869 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 62870 soc.cpu.cpu_state[6]
.sym 62871 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 62872 soc.mem_rdata[22]
.sym 62875 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 62876 soc.cpu.cpu_state[4]
.sym 62877 soc.cpu.cpu_state[3]
.sym 62878 soc.cpu.pcpi_rs1[13]
.sym 62882 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 62883 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1
.sym 62884 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 62887 soc.cpu.cpu_state[6]
.sym 62888 soc.mem_rdata[27]
.sym 62889 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 62890 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 62893 soc.cpu.pcpi_rs1[17]
.sym 62894 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 62895 soc.cpu.cpu_state[4]
.sym 62896 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 62898 CLK12$SB_IO_IN_$glb_clk
.sym 62899 resetn_SB_LUT4_I3_O_$glb_sr
.sym 62900 soc.cpu.reg_out[27]
.sym 62901 soc.cpu.reg_out[29]
.sym 62902 soc.cpu.next_pc[27]
.sym 62903 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2
.sym 62904 soc.cpu.reg_out[22]
.sym 62905 soc.cpu.next_pc[22]
.sym 62906 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 62907 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 62914 soc.cpu.reg_out[24]
.sym 62916 soc.cpu.cpu_state[4]
.sym 62919 soc.cpu.reg_next_pc[25]
.sym 62920 soc.cpu.pcpi_rs1[22]
.sym 62921 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1
.sym 62924 soc.cpu.cpu_state[4]
.sym 62925 soc.cpu.pcpi_rs1[19]
.sym 62926 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 62927 soc.cpu.cpu_state[4]
.sym 62928 soc.cpu.reg_out[16]
.sym 62929 soc.cpu.reg_next_pc[27]
.sym 62930 soc.cpu.cpu_state[4]
.sym 62932 soc.cpu.reg_out[25]
.sym 62933 soc.cpu.pcpi_rs1[6]
.sym 62934 soc.cpu.reg_out[18]
.sym 62935 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I2
.sym 62941 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 62944 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 62945 soc.cpu.irq_mask[11]
.sym 62947 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 62949 soc.cpu.pcpi_rs1[23]
.sym 62950 soc.cpu.irq_pending[11]
.sym 62951 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 62952 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 62953 soc.cpu.pcpi_rs1[12]
.sym 62954 soc.cpu.irq_mask[10]
.sym 62955 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 62956 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 62957 soc.cpu.cpu_state[2]
.sym 62958 soc.cpu.irq_pending[11]
.sym 62959 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 62960 soc.cpu.pcpi_rs1[22]
.sym 62966 soc.cpu.cpu_state[3]
.sym 62967 soc.cpu.cpu_state[4]
.sym 62968 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 62969 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 62971 soc.cpu.irq_pending[10]
.sym 62972 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 62974 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 62975 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 62976 soc.cpu.cpu_state[2]
.sym 62977 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 62981 soc.cpu.irq_mask[11]
.sym 62983 soc.cpu.irq_pending[11]
.sym 62986 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 62987 soc.cpu.cpu_state[4]
.sym 62988 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 62989 soc.cpu.pcpi_rs1[12]
.sym 62992 soc.cpu.cpu_state[4]
.sym 62993 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 62994 soc.cpu.pcpi_rs1[23]
.sym 62995 soc.cpu.cpu_state[3]
.sym 63000 soc.cpu.irq_mask[11]
.sym 63001 soc.cpu.irq_pending[11]
.sym 63004 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 63005 soc.cpu.cpu_state[3]
.sym 63006 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 63007 soc.cpu.irq_pending[11]
.sym 63012 soc.cpu.irq_mask[10]
.sym 63013 soc.cpu.irq_pending[10]
.sym 63016 soc.cpu.pcpi_rs1[22]
.sym 63017 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 63018 soc.cpu.cpu_state[4]
.sym 63019 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63020 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 63021 CLK12$SB_IO_IN_$glb_clk
.sym 63022 resetn_SB_LUT4_I3_O_$glb_sr
.sym 63023 soc.cpu.irq_mask[7]
.sym 63024 soc.cpu.irq_mask[12]
.sym 63025 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I0
.sym 63026 soc.cpu.irq_mask[3]
.sym 63027 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 63028 soc.cpu.irq_mask[4]
.sym 63029 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63030 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 63033 soc.cpu.pcpi_rs1[20]
.sym 63036 soc.cpu.pcpi_rs1[16]
.sym 63037 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3
.sym 63039 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 63041 soc.cpu.decoded_imm[8]
.sym 63042 $PACKER_VCC_NET
.sym 63045 soc.cpu.irq_mask[8]
.sym 63046 soc.cpu.pcpi_rs1[10]
.sym 63047 soc.cpu.reg_out[31]
.sym 63049 soc.cpu.cpuregs_rs1[23]
.sym 63050 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 63051 soc.cpu.cpuregs_rs1[4]
.sym 63053 soc.cpu.cpuregs_rs1[19]
.sym 63054 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 63055 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 63056 soc.cpu.pcpi_rs1[18]
.sym 63057 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 63058 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0
.sym 63065 soc.cpu.cpuregs_rs1[10]
.sym 63066 soc.cpu.instr_timer
.sym 63067 soc.cpu.cpuregs_rs1[23]
.sym 63068 soc.cpu.timer[23]
.sym 63071 soc.cpu.irq_pending[19]
.sym 63073 soc.cpu.irq_pending[22]
.sym 63074 soc.cpu.instr_maskirq
.sym 63075 soc.cpu.irq_pending[17]
.sym 63076 soc.cpu.cpu_state[3]
.sym 63077 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 63078 soc.cpu.irq_pending[18]
.sym 63079 soc.cpu.cpuregs_rs1[19]
.sym 63081 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 63082 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 63089 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 63090 soc.cpu.irq_mask[23]
.sym 63091 soc.cpu.irq_pending[16]
.sym 63093 soc.cpu.cpu_state[3]
.sym 63095 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 63097 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 63098 soc.cpu.cpu_state[3]
.sym 63099 soc.cpu.irq_pending[17]
.sym 63100 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 63105 soc.cpu.cpuregs_rs1[23]
.sym 63109 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 63110 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 63111 soc.cpu.cpu_state[3]
.sym 63112 soc.cpu.irq_pending[18]
.sym 63115 soc.cpu.irq_pending[18]
.sym 63116 soc.cpu.irq_pending[17]
.sym 63117 soc.cpu.irq_pending[19]
.sym 63118 soc.cpu.irq_pending[16]
.sym 63121 soc.cpu.cpuregs_rs1[19]
.sym 63127 soc.cpu.cpuregs_rs1[10]
.sym 63133 soc.cpu.timer[23]
.sym 63134 soc.cpu.irq_mask[23]
.sym 63135 soc.cpu.instr_timer
.sym 63136 soc.cpu.instr_maskirq
.sym 63139 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 63140 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 63141 soc.cpu.cpu_state[3]
.sym 63142 soc.cpu.irq_pending[22]
.sym 63143 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 63144 CLK12$SB_IO_IN_$glb_clk
.sym 63145 resetn_SB_LUT4_I3_O_$glb_sr
.sym 63146 soc.cpu.irq_mask[18]
.sym 63147 soc.cpu.irq_mask[17]
.sym 63148 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 63149 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.sym 63150 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 63151 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I2
.sym 63152 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63153 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63156 soc.cpu.pcpi_rs1[22]
.sym 63157 soc.cpu.cpu_state[4]
.sym 63158 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63159 soc.cpu.cpuregs_rs1[10]
.sym 63160 soc.cpu.irq_mask[10]
.sym 63161 soc.cpu.irq_mask[3]
.sym 63165 soc.cpu.irq_mask[7]
.sym 63166 soc.cpu.reg_pc[20]
.sym 63167 soc.cpu.irq_mask[12]
.sym 63168 soc.cpu.irq_mask[19]
.sym 63170 soc.cpu.pcpi_rs1[2]
.sym 63171 soc.cpu.irq_mask[26]
.sym 63172 $PACKER_VCC_NET
.sym 63174 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63175 soc.cpu.cpuregs_rs1[28]
.sym 63177 soc.cpu.reg_pc[7]
.sym 63178 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 63179 soc.cpu.pcpi_rs1[7]
.sym 63181 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 63188 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 63190 soc.cpu.irq_pending[17]
.sym 63195 soc.cpu.irq_mask[26]
.sym 63196 soc.cpu.pcpi_rs1[31]
.sym 63202 soc.cpu.cpu_state[4]
.sym 63203 soc.cpu.irq_mask[18]
.sym 63204 soc.cpu.irq_pending[22]
.sym 63206 soc.cpu.irq_mask[22]
.sym 63211 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63212 soc.cpu.irq_mask[17]
.sym 63214 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 63217 soc.cpu.irq_pending[18]
.sym 63218 soc.cpu.irq_pending[26]
.sym 63220 soc.cpu.irq_mask[18]
.sym 63221 soc.cpu.irq_pending[18]
.sym 63226 soc.cpu.irq_pending[22]
.sym 63228 soc.cpu.irq_mask[22]
.sym 63233 soc.cpu.irq_mask[22]
.sym 63235 soc.cpu.irq_pending[22]
.sym 63240 soc.cpu.irq_pending[17]
.sym 63241 soc.cpu.irq_mask[17]
.sym 63244 soc.cpu.cpu_state[4]
.sym 63245 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 63246 soc.cpu.pcpi_rs1[31]
.sym 63247 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63250 soc.cpu.irq_pending[17]
.sym 63251 soc.cpu.irq_mask[17]
.sym 63256 soc.cpu.irq_mask[18]
.sym 63257 soc.cpu.irq_pending[18]
.sym 63264 soc.cpu.irq_mask[26]
.sym 63265 soc.cpu.irq_pending[26]
.sym 63266 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 63267 CLK12$SB_IO_IN_$glb_clk
.sym 63268 resetn_SB_LUT4_I3_O_$glb_sr
.sym 63269 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 63270 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I2
.sym 63271 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 63272 soc.cpu.irq_mask[22]
.sym 63273 soc.cpu.irq_mask[21]
.sym 63274 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0
.sym 63275 soc.cpu.irq_mask[28]
.sym 63276 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63281 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0_SB_LUT4_O_I1
.sym 63285 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 63286 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 63290 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 63291 soc.cpu.cpuregs_rs1[14]
.sym 63292 soc.cpu.pcpi_rs1[31]
.sym 63293 soc.cpu.reg_out[27]
.sym 63294 soc.cpu.instr_timer
.sym 63295 soc.cpu.pcpi_rs1[11]
.sym 63296 soc.cpu.instr_maskirq
.sym 63297 soc.cpu.pcpi_rs1[29]
.sym 63298 soc.cpu.cpuregs_rs1[17]
.sym 63299 soc.cpu.pcpi_rs1[9]
.sym 63300 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 63301 soc.cpu.pcpi_rs1[27]
.sym 63302 soc.cpu.instr_lui
.sym 63303 soc.cpu.pcpi_rs1[20]
.sym 63304 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 63310 soc.cpu.pcpi_rs1[20]
.sym 63311 soc.cpu.pcpi_rs1[10]
.sym 63312 soc.cpu.instr_maskirq
.sym 63313 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 63314 soc.cpu.cpu_state[2]
.sym 63315 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63317 soc.cpu.irq_pending[26]
.sym 63318 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63321 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63322 soc.cpu.cpu_state[2]
.sym 63324 soc.cpu.pcpi_rs1[18]
.sym 63325 soc.cpu.irq_mask[31]
.sym 63326 soc.cpu.cpuregs_rs1[31]
.sym 63327 soc.cpu.pcpi_rs1[12]
.sym 63328 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 63331 soc.cpu.irq_mask[26]
.sym 63332 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63334 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63336 soc.cpu.pcpi_rs1[17]
.sym 63337 soc.cpu.cpuregs_rs1[20]
.sym 63338 soc.cpu.irq_mask[20]
.sym 63339 soc.cpu.pcpi_rs1[15]
.sym 63343 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63344 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 63345 soc.cpu.pcpi_rs1[15]
.sym 63346 soc.cpu.pcpi_rs1[17]
.sym 63349 soc.cpu.cpu_state[2]
.sym 63350 soc.cpu.irq_mask[31]
.sym 63351 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63352 soc.cpu.instr_maskirq
.sym 63355 soc.cpu.pcpi_rs1[20]
.sym 63356 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63357 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63358 soc.cpu.pcpi_rs1[12]
.sym 63361 soc.cpu.irq_mask[20]
.sym 63362 soc.cpu.cpu_state[2]
.sym 63363 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63364 soc.cpu.instr_maskirq
.sym 63367 soc.cpu.cpuregs_rs1[20]
.sym 63373 soc.cpu.pcpi_rs1[18]
.sym 63374 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63375 soc.cpu.pcpi_rs1[10]
.sym 63376 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63380 soc.cpu.irq_pending[26]
.sym 63382 soc.cpu.irq_mask[26]
.sym 63386 soc.cpu.cpuregs_rs1[31]
.sym 63389 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 63390 CLK12$SB_IO_IN_$glb_clk
.sym 63391 resetn_SB_LUT4_I3_O_$glb_sr
.sym 63392 soc.cpu.irq_mask[26]
.sym 63393 soc.cpu.irq_mask[16]
.sym 63394 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 63395 soc.cpu.irq_mask[0]
.sym 63396 soc.cpu.irq_mask[30]
.sym 63397 soc.cpu.irq_mask[9]
.sym 63398 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 63405 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 63410 soc.cpu.cpu_state[4]
.sym 63413 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I2
.sym 63414 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63416 soc.cpu.reg_pc[24]
.sym 63417 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 63418 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 63419 soc.cpu.pcpi_rs1[20]
.sym 63420 soc.cpu.pcpi_rs1[6]
.sym 63421 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 63422 soc.cpu.cpuregs_rs1[16]
.sym 63424 soc.cpu.cpu_state[4]
.sym 63425 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63434 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I2
.sym 63435 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 63436 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63438 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I1
.sym 63440 soc.cpu.irq_mask[16]
.sym 63441 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63442 soc.cpu.pcpi_rs1[2]
.sym 63443 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63444 soc.cpu.pcpi_rs1[13]
.sym 63445 soc.cpu.reg_pc[2]
.sym 63447 soc.cpu.pcpi_rs1[10]
.sym 63448 soc.cpu.pcpi_rs1[5]
.sym 63449 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63451 soc.cpu.pcpi_rs1[16]
.sym 63452 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 63453 soc.cpu.pcpi_rs1[7]
.sym 63455 soc.cpu.cpuregs_rs1[2]
.sym 63457 soc.cpu.pcpi_rs1[8]
.sym 63458 soc.cpu.pcpi_rs1[11]
.sym 63459 soc.cpu.irq_pending[16]
.sym 63460 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I0
.sym 63461 soc.cpu.pcpi_rs1[15]
.sym 63462 soc.cpu.instr_lui
.sym 63463 soc.cpu.is_lui_auipc_jal
.sym 63464 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 63466 soc.cpu.pcpi_rs1[13]
.sym 63467 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 63468 soc.cpu.pcpi_rs1[11]
.sym 63469 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63472 soc.cpu.pcpi_rs1[10]
.sym 63473 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63474 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63475 soc.cpu.pcpi_rs1[2]
.sym 63478 soc.cpu.pcpi_rs1[5]
.sym 63479 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 63480 soc.cpu.pcpi_rs1[7]
.sym 63481 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63484 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 63485 soc.cpu.pcpi_rs1[13]
.sym 63486 soc.cpu.pcpi_rs1[15]
.sym 63487 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63490 soc.cpu.pcpi_rs1[16]
.sym 63491 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63492 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63493 soc.cpu.pcpi_rs1[8]
.sym 63496 soc.cpu.reg_pc[2]
.sym 63497 soc.cpu.instr_lui
.sym 63498 soc.cpu.is_lui_auipc_jal
.sym 63499 soc.cpu.cpuregs_rs1[2]
.sym 63502 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 63503 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I2
.sym 63504 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I0
.sym 63505 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I1
.sym 63508 soc.cpu.irq_mask[16]
.sym 63510 soc.cpu.irq_pending[16]
.sym 63512 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 63513 CLK12$SB_IO_IN_$glb_clk
.sym 63515 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I2
.sym 63516 soc.cpu.irq_pending[25]
.sym 63517 soc.cpu.irq_pending[16]
.sym 63518 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 63519 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63520 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63521 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I2
.sym 63522 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 63530 soc.cpu.pcpi_rs1[10]
.sym 63531 soc.cpu.irq_mask[1]
.sym 63532 soc.cpu.cpuregs_rs1[6]
.sym 63536 soc.cpu.irq_mask[16]
.sym 63538 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63539 soc.cpu.pcpi_rs1[27]
.sym 63540 soc.cpu.cpuregs_rs1[23]
.sym 63541 soc.cpu.is_lui_auipc_jal
.sym 63542 soc.cpu.cpu_state[2]
.sym 63543 soc.cpu.cpuregs_rs1[24]
.sym 63544 soc.cpu.cpuregs_rs1[19]
.sym 63545 soc.cpu.pcpi_rs1[24]
.sym 63546 soc.cpu.cpuregs_rs1[30]
.sym 63547 soc.cpu.pcpi_rs1[24]
.sym 63548 soc.cpu.pcpi_rs1[18]
.sym 63549 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 63550 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 63556 soc.cpu.pcpi_rs1[29]
.sym 63557 soc.cpu.pcpi_rs1[31]
.sym 63559 soc.cpu.cpuregs_rs1[20]
.sym 63560 soc.cpu.reg_pc[20]
.sym 63561 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63562 soc.cpu.instr_lui
.sym 63564 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63566 soc.cpu.pcpi_rs1[26]
.sym 63567 soc.cpu.pcpi_rs1[19]
.sym 63568 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I1
.sym 63569 soc.cpu.pcpi_rs1[16]
.sym 63570 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 63571 soc.cpu.pcpi_rs1[24]
.sym 63572 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I0
.sym 63573 soc.cpu.irq_pending[25]
.sym 63574 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 63575 soc.cpu.irq_mask[25]
.sym 63576 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I2
.sym 63577 soc.cpu.is_lui_auipc_jal
.sym 63578 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 63579 soc.cpu.pcpi_rs1[21]
.sym 63580 soc.cpu.cpu_state[4]
.sym 63584 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 63585 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63586 soc.cpu.pcpi_rs1[24]
.sym 63587 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 63589 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63590 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 63591 soc.cpu.pcpi_rs1[24]
.sym 63592 soc.cpu.pcpi_rs1[26]
.sym 63595 soc.cpu.irq_pending[25]
.sym 63597 soc.cpu.irq_mask[25]
.sym 63601 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 63602 soc.cpu.pcpi_rs1[31]
.sym 63603 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 63604 soc.cpu.cpu_state[4]
.sym 63607 soc.cpu.cpuregs_rs1[20]
.sym 63608 soc.cpu.reg_pc[20]
.sym 63609 soc.cpu.is_lui_auipc_jal
.sym 63610 soc.cpu.instr_lui
.sym 63613 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63614 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63615 soc.cpu.pcpi_rs1[16]
.sym 63616 soc.cpu.pcpi_rs1[24]
.sym 63619 soc.cpu.pcpi_rs1[21]
.sym 63620 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63621 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 63622 soc.cpu.pcpi_rs1[19]
.sym 63625 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63626 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63627 soc.cpu.pcpi_rs1[29]
.sym 63628 soc.cpu.pcpi_rs1[21]
.sym 63631 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I1
.sym 63632 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I0
.sym 63633 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 63634 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I2
.sym 63635 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 63636 CLK12$SB_IO_IN_$glb_clk
.sym 63638 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 63639 soc.cpu.irq_mask[24]
.sym 63640 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 63641 soc.cpu.irq_mask[25]
.sym 63642 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63643 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63644 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 63645 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 63650 soc.cpu.irq_mask[6]
.sym 63652 soc.cpu.pcpi_rs1[26]
.sym 63655 soc.cpu.pcpi_rs1[14]
.sym 63656 soc.cpu.reg_pc[20]
.sym 63657 soc.cpu.pcpi_rs1[17]
.sym 63660 soc.cpu.pcpi_rs1[29]
.sym 63662 soc.cpu.pcpi_rs1[2]
.sym 63664 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 63665 soc.cpu.pcpi_rs1[6]
.sym 63666 soc.cpu.pcpi_rs1[7]
.sym 63667 soc.cpu.cpuregs_rs1[28]
.sym 63668 soc.cpu.cpuregs_rs1[26]
.sym 63671 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 63672 soc.cpu.cpuregs_rs1[29]
.sym 63673 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 63679 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63680 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63681 soc.cpu.cpuregs_rs1[22]
.sym 63682 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63683 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 63684 soc.cpu.instr_lui
.sym 63685 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 63687 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I2
.sym 63688 soc.cpu.reg_pc[24]
.sym 63689 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I1
.sym 63690 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 63692 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I0
.sym 63694 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 63697 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 63699 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 63700 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I1
.sym 63701 soc.cpu.is_lui_auipc_jal
.sym 63702 soc.cpu.cpu_state[2]
.sym 63703 soc.cpu.cpuregs_rs1[24]
.sym 63704 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I0
.sym 63705 soc.cpu.reg_pc[22]
.sym 63706 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 63707 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 63708 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 63709 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I2
.sym 63712 soc.cpu.is_lui_auipc_jal
.sym 63713 soc.cpu.instr_lui
.sym 63714 soc.cpu.cpuregs_rs1[22]
.sym 63715 soc.cpu.reg_pc[22]
.sym 63718 soc.cpu.cpuregs_rs1[24]
.sym 63719 soc.cpu.is_lui_auipc_jal
.sym 63720 soc.cpu.instr_lui
.sym 63721 soc.cpu.reg_pc[24]
.sym 63724 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 63725 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 63726 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 63730 soc.cpu.cpu_state[2]
.sym 63731 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 63732 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63733 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 63736 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 63737 soc.cpu.cpu_state[2]
.sym 63738 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 63739 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63742 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 63743 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63744 soc.cpu.cpu_state[2]
.sym 63745 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 63748 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I0
.sym 63749 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I2
.sym 63750 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 63751 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I1
.sym 63754 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I1
.sym 63755 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I0
.sym 63756 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I2
.sym 63757 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 63758 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 63759 CLK12$SB_IO_IN_$glb_clk
.sym 63761 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 63762 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63763 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 63764 soc.cpu.irq_pending[27]
.sym 63765 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63766 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 63767 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 63768 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 63771 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63773 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63775 iomem_wdata[10]
.sym 63776 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 63777 soc.cpu.cpuregs_rs1[20]
.sym 63778 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 63781 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 63782 soc.cpu.irq_mask[24]
.sym 63783 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I2
.sym 63784 soc.cpu.pcpi_rs1[5]
.sym 63786 soc.cpu.instr_timer
.sym 63787 soc.cpu.instr_lui
.sym 63788 soc.cpu.pcpi_rs1[29]
.sym 63789 soc.cpu.instr_maskirq
.sym 63790 soc.cpu.pcpi_rs1[2]
.sym 63791 soc.cpu.pcpi_rs1[11]
.sym 63793 soc.cpu.pcpi_rs1[27]
.sym 63794 soc.cpu.pcpi_rs1[8]
.sym 63795 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I2
.sym 63802 soc.cpu.pcpi_rs1[27]
.sym 63803 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 63804 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63805 soc.cpu.instr_lui
.sym 63806 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 63807 soc.cpu.instr_maskirq
.sym 63808 soc.cpu.reg_pc[29]
.sym 63809 soc.cpu.pcpi_rs1[22]
.sym 63811 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 63812 soc.cpu.cpu_state[2]
.sym 63813 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I1
.sym 63814 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 63815 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 63816 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I2
.sym 63817 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I0
.sym 63818 soc.cpu.pcpi_rs1[30]
.sym 63819 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 63820 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 63822 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63823 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I0
.sym 63824 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63826 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 63827 soc.cpu.is_lui_auipc_jal
.sym 63828 soc.cpu.irq_mask[29]
.sym 63829 soc.cpu.pcpi_rs1[25]
.sym 63830 soc.cpu.cpuregs_rs1[29]
.sym 63832 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63833 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 63835 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 63836 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 63837 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 63838 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I0
.sym 63841 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 63842 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 63843 soc.cpu.cpu_state[2]
.sym 63844 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63848 soc.cpu.irq_mask[29]
.sym 63850 soc.cpu.instr_maskirq
.sym 63853 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 63854 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I0
.sym 63855 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I2
.sym 63856 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I1
.sym 63859 soc.cpu.pcpi_rs1[25]
.sym 63860 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63861 soc.cpu.pcpi_rs1[27]
.sym 63862 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 63865 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 63866 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 63867 soc.cpu.cpu_state[2]
.sym 63868 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63871 soc.cpu.reg_pc[29]
.sym 63872 soc.cpu.instr_lui
.sym 63873 soc.cpu.is_lui_auipc_jal
.sym 63874 soc.cpu.cpuregs_rs1[29]
.sym 63877 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63878 soc.cpu.pcpi_rs1[30]
.sym 63879 soc.cpu.pcpi_rs1[22]
.sym 63880 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63881 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 63882 CLK12$SB_IO_IN_$glb_clk
.sym 63884 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 63885 soc.cpu.irq_mask[27]
.sym 63886 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I2
.sym 63887 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63888 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63889 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 63890 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 63891 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63896 soc.cpu.pcpi_rs1[27]
.sym 63897 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 63899 soc.cpu.irq_pending[27]
.sym 63902 soc.cpu.pcpi_rs1[28]
.sym 63903 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 63909 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 63910 soc.cpu.timer[29]
.sym 63911 soc.cpu.pcpi_rs1[24]
.sym 63912 soc.cpu.cpuregs_rs1[25]
.sym 63913 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 63914 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63919 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 63925 soc.cpu.pcpi_rs1[27]
.sym 63926 soc.cpu.is_lui_auipc_jal
.sym 63927 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I0
.sym 63928 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63929 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 63930 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.sym 63931 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 63932 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 63933 soc.cpu.pcpi_rs1[30]
.sym 63934 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I1
.sym 63936 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 63937 soc.cpu.pcpi_rs1[31]
.sym 63938 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 63939 soc.cpu.reg_pc[27]
.sym 63940 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63941 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 63943 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 63946 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63947 soc.cpu.instr_lui
.sym 63948 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 63949 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 63950 soc.cpu.pcpi_rs1[20]
.sym 63951 soc.cpu.pcpi_rs1[28]
.sym 63952 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 63953 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 63954 soc.cpu.cpuregs_rs1[27]
.sym 63955 soc.cpu.pcpi_rs1[26]
.sym 63956 soc.cpu.pcpi_rs1[29]
.sym 63958 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I1
.sym 63959 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 63960 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I0
.sym 63961 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 63965 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 63967 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 63970 soc.cpu.instr_lui
.sym 63971 soc.cpu.is_lui_auipc_jal
.sym 63972 soc.cpu.cpuregs_rs1[27]
.sym 63973 soc.cpu.reg_pc[27]
.sym 63976 soc.cpu.pcpi_rs1[31]
.sym 63977 soc.cpu.pcpi_rs1[29]
.sym 63978 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63979 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 63982 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 63983 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 63984 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63985 soc.cpu.pcpi_rs1[26]
.sym 63988 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63989 soc.cpu.pcpi_rs1[27]
.sym 63990 soc.cpu.pcpi_rs1[30]
.sym 63991 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 63994 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63995 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63996 soc.cpu.pcpi_rs1[20]
.sym 63997 soc.cpu.pcpi_rs1[28]
.sym 64000 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 64001 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 64002 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.sym 64003 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 64004 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 64005 CLK12$SB_IO_IN_$glb_clk
.sym 64007 soc.cpu.timer[27]
.sym 64009 soc.cpu.timer[25]
.sym 64012 soc.cpu.timer[30]
.sym 64013 soc.cpu.timer[28]
.sym 64014 soc.cpu.timer[29]
.sym 64022 soc.cpu.pcpi_rs1[21]
.sym 64027 soc.cpu.cpuregs_rs1[17]
.sym 64028 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 64029 soc.cpu.pcpi_rs1[28]
.sym 64030 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I2
.sym 64032 soc.cpu.cpuregs_rs1[30]
.sym 64035 soc.cpu.cpu_state[2]
.sym 64037 soc.cpu.pcpi_rs1[14]
.sym 64038 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 64042 $PACKER_GND_NET
.sym 64052 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 64053 soc.cpu.cpu_state[2]
.sym 64054 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 64055 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 64056 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 64061 soc.cpu.pcpi_rs1[26]
.sym 64063 soc.cpu.pcpi_rs1[25]
.sym 64064 soc.cpu.pcpi_rs1[8]
.sym 64065 soc.cpu.pcpi_rs1[6]
.sym 64066 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 64069 soc.cpu.pcpi_rs1[23]
.sym 64070 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 64071 soc.cpu.pcpi_rs1[18]
.sym 64072 soc.cpu.pcpi_rs1[3]
.sym 64073 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 64074 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 64076 soc.cpu.pcpi_rs1[11]
.sym 64077 soc.cpu.pcpi_rs1[21]
.sym 64081 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 64082 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 64083 soc.cpu.pcpi_rs1[21]
.sym 64084 soc.cpu.pcpi_rs1[23]
.sym 64093 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 64094 soc.cpu.cpu_state[2]
.sym 64095 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 64096 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 64099 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 64100 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 64101 soc.cpu.pcpi_rs1[23]
.sym 64102 soc.cpu.pcpi_rs1[25]
.sym 64105 soc.cpu.pcpi_rs1[8]
.sym 64106 soc.cpu.pcpi_rs1[6]
.sym 64107 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 64108 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 64111 soc.cpu.pcpi_rs1[3]
.sym 64112 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 64113 soc.cpu.pcpi_rs1[11]
.sym 64114 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 64123 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 64124 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 64125 soc.cpu.pcpi_rs1[18]
.sym 64126 soc.cpu.pcpi_rs1[26]
.sym 64139 soc.cpu.timer[28]
.sym 64143 soc.cpu.timer_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.sym 64145 soc.cpu.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I2
.sym 64147 soc.cpu.timer_SB_DFFSR_Q_2_D_SB_LUT4_O_I2
.sym 64148 soc.cpu.pcpi_rs1[13]
.sym 64149 soc.cpu.timer_SB_DFFSR_Q_1_D_SB_LUT4_O_I2
.sym 64151 soc.cpu.cpuregs_rs1[27]
.sym 64155 soc.cpu.cpuregs_rs1[29]
.sym 64160 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 64161 soc.cpu.cpuregs_rs1[28]
.sym 64173 soc.cpu.pcpi_rs1[13]
.sym 64231 reset_cnt[1]
.sym 64232 reset_cnt[2]
.sym 64233 reset_cnt[3]
.sym 64234 reset_cnt[4]
.sym 64235 reset_cnt[5]
.sym 64236 reset_cnt[0]
.sym 64237 resetn_SB_LUT4_O_I3
.sym 64246 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_I1_O
.sym 64248 soc.spimemio_cfgreg_do[31]
.sym 64252 iomem_wdata[4]
.sym 64253 resetn
.sym 64273 iomem_wstrb[3]
.sym 64279 iomem_wstrb[2]
.sym 64283 soc.spimemio.config_en_SB_DFFESS_Q_E
.sym 64292 reset_cnt[4]
.sym 64293 reset_cnt[5]
.sym 64294 iomem_wdata[31]
.sym 64301 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 64303 resetn_SB_LUT4_O_I3
.sym 64314 iomem_wdata[31]
.sym 64323 reset_cnt[5]
.sym 64324 resetn_SB_LUT4_O_I3
.sym 64326 reset_cnt[4]
.sym 64329 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 64330 iomem_wstrb[3]
.sym 64348 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 64349 iomem_wstrb[2]
.sym 64351 soc.spimemio.config_en_SB_DFFESS_Q_E
.sym 64352 CLK12$SB_IO_IN_$glb_clk
.sym 64353 resetn_SB_LUT4_I3_O_$glb_sr
.sym 64358 soc.spimemio.config_oe[1]
.sym 64359 soc.spimemio.config_oe[0]
.sym 64360 flash_io0_oe
.sym 64361 flash_io0_oe_SB_LUT4_O_I0
.sym 64363 flash_io1_oe
.sym 64370 flash_csb$SB_IO_OUT
.sym 64371 iomem_wstrb[3]
.sym 64374 soc.spimemio_cfgreg_do[31]
.sym 64377 resetn_SB_LUT4_I3_O
.sym 64380 soc.memory.wen[3]
.sym 64381 soc.cpu.mem_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I2
.sym 64392 iomem_wdata[10]
.sym 64393 soc.spimemio_cfgreg_do[31]
.sym 64396 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 64397 iomem_wdata[2]
.sym 64399 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 64400 soc.memory.wen[3]
.sym 64409 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 64411 soc.spimemio_cfgreg_do[31]
.sym 64415 resetn
.sym 64417 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 64418 soc.cpu.mem_rdata_SB_LUT4_O_2_I1
.sym 64420 soc.spimemio_cfgreg_do[31]
.sym 64421 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 64422 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 64424 soc.memory.wen[2]
.sym 64436 soc.spimemio_cfgreg_do[31]
.sym 64437 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 64438 resetn
.sym 64439 soc.spimemio.config_oe[2]
.sym 64441 soc.spimemio.softreset
.sym 64444 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 64450 iomem_wdata[10]
.sym 64455 iomem_wstrb[3]
.sym 64457 flash_io2_oe_SB_LUT4_O_I1
.sym 64459 iomem_wstrb[1]
.sym 64462 iomem_wdata[11]
.sym 64466 soc.spimemio.config_oe[3]
.sym 64468 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 64469 resetn
.sym 64471 iomem_wstrb[1]
.sym 64474 soc.spimemio_cfgreg_do[31]
.sym 64475 flash_io2_oe_SB_LUT4_O_I1
.sym 64477 soc.spimemio.config_oe[2]
.sym 64480 soc.spimemio.config_oe[3]
.sym 64481 soc.spimemio_cfgreg_do[31]
.sym 64482 flash_io2_oe_SB_LUT4_O_I1
.sym 64486 resetn
.sym 64487 iomem_wstrb[3]
.sym 64489 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 64494 iomem_wdata[10]
.sym 64504 soc.spimemio.softreset
.sym 64505 resetn
.sym 64513 iomem_wdata[11]
.sym 64514 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 64515 CLK12$SB_IO_IN_$glb_clk
.sym 64516 resetn_SB_LUT4_I3_O_$glb_sr
.sym 64517 soc.spimemio.xfer.dummy_count[0]
.sym 64518 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 64519 soc.spimemio.xfer.dummy_count[2]
.sym 64520 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 64521 soc.spimemio.xfer.dummy_count[3]
.sym 64522 flash_io1_oe_SB_LUT4_O_I2
.sym 64523 flash_io2_oe_SB_LUT4_O_I1
.sym 64524 soc.spimemio.xfer.dummy_count[1]
.sym 64527 soc.spimemio.buffer[15]
.sym 64533 soc.spimemio_cfgreg_do[22]
.sym 64537 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 64540 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 64541 soc.cpu.mem_rdata_SB_LUT4_O_6_I1_SB_LUT4_O_I1
.sym 64543 soc.cpu.mem_rdata_SB_LUT4_O_13_I3_SB_LUT4_O_I1
.sym 64544 soc.cpu.mem_rdata_SB_LUT4_O_5_I1
.sym 64547 soc.spimemio.din_rd
.sym 64550 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 64552 iomem_wdata[5]
.sym 64560 soc.simpleuart_reg_div_do[20]
.sym 64561 soc.cpu.mem_rdata_SB_LUT4_O_2_I1_SB_LUT4_O_I1
.sym 64562 iomem_wstrb[0]
.sym 64563 soc.spimemio_cfgreg_do[20]
.sym 64564 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 64567 iomem_wstrb[2]
.sym 64568 soc.ram_ready
.sym 64569 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 64571 flash_io1_oe
.sym 64572 resetn
.sym 64573 soc.simpleuart_reg_div_do[31]
.sym 64574 soc.simpleuart_reg_div_do[9]
.sym 64575 soc.spimemio.dout_data[7]
.sym 64577 soc.spimemio_cfgreg_do[31]
.sym 64578 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_I1_O
.sym 64582 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_I1_O
.sym 64584 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 64585 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 64586 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 64587 soc.cpu.mem_rdata_SB_LUT4_O_2_I1_SB_LUT4_O_I2
.sym 64588 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 64591 soc.cpu.mem_rdata_SB_LUT4_O_2_I1_SB_LUT4_O_I2
.sym 64592 soc.cpu.mem_rdata_SB_LUT4_O_2_I1_SB_LUT4_O_I1
.sym 64593 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 64594 soc.ram_ready
.sym 64597 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_I1_O
.sym 64598 soc.simpleuart_reg_div_do[9]
.sym 64599 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 64600 flash_io1_oe
.sym 64604 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 64605 iomem_wstrb[0]
.sym 64606 resetn
.sym 64609 soc.spimemio.dout_data[7]
.sym 64615 iomem_wstrb[2]
.sym 64616 resetn
.sym 64618 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 64621 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 64622 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_I1_O
.sym 64623 soc.spimemio_cfgreg_do[20]
.sym 64624 soc.simpleuart_reg_div_do[20]
.sym 64627 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_I1_O
.sym 64628 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 64629 soc.simpleuart_reg_div_do[31]
.sym 64630 soc.spimemio_cfgreg_do[31]
.sym 64633 soc.ram_ready
.sym 64634 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 64635 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 64636 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 64637 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 64638 CLK12$SB_IO_IN_$glb_clk
.sym 64640 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 64641 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 64642 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 64643 flash_clk$SB_IO_OUT
.sym 64644 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 64645 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 64646 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 64647 soc.spimemio.xfer.xfer_ddr_q
.sym 64650 soc.simpleuart_reg_div_do[25]
.sym 64651 iomem_addr[5]
.sym 64652 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 64653 soc.cpu.mem_rdata_SB_LUT4_O_9_I3_SB_LUT4_O_I1
.sym 64655 soc.cpu.mem_rdata_SB_LUT4_O_2_I1_SB_LUT4_O_I1
.sym 64660 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 64662 soc.spimemio.xfer_clk
.sym 64663 soc.cpu.mem_rdata_SB_LUT4_O_1_I1_SB_LUT4_O_I1
.sym 64664 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 64665 soc.spimemio.xfer_csb
.sym 64666 iomem_addr[15]
.sym 64668 soc.simpleuart_reg_div_do[18]
.sym 64669 soc.spimemio.dout_data[2]
.sym 64670 soc.spimemio.dout_data[4]
.sym 64671 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 64672 soc.spimemio.din_data[0]
.sym 64673 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 64674 flash_csb$SB_IO_OUT
.sym 64675 iomem_wdata[24]
.sym 64682 soc.ram_ready
.sym 64683 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 64684 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 64685 soc.cpu.mem_rdata_SB_LUT4_O_5_I1_SB_LUT4_O_I1
.sym 64686 soc.simpleuart_reg_div_do[18]
.sym 64687 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 64689 soc.spimemio.xfer_csb
.sym 64691 soc.spimemio_cfgreg_do[18]
.sym 64692 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 64693 soc.cpu.mem_rdata_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 64694 soc.cpu.mem_rdata_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 64696 soc.cpu.mem_rdata_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 64697 soc.cpu.mem_rdata_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 64700 soc.spimemio_cfgreg_do[22]
.sym 64701 soc.cpu.mem_rdata_SB_LUT4_O_6_I1_SB_LUT4_O_I1
.sym 64703 iomem_wdata[4]
.sym 64704 soc.simpleuart_reg_div_do[22]
.sym 64708 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_I1_O
.sym 64709 soc.spimemio.config_csb
.sym 64710 soc.spimemio_cfgreg_do[31]
.sym 64712 iomem_wdata[5]
.sym 64714 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 64715 soc.simpleuart_reg_div_do[18]
.sym 64716 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_I1_O
.sym 64717 soc.spimemio_cfgreg_do[18]
.sym 64720 soc.spimemio.xfer_csb
.sym 64721 soc.spimemio_cfgreg_do[31]
.sym 64722 soc.spimemio.config_csb
.sym 64726 soc.cpu.mem_rdata_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 64727 soc.ram_ready
.sym 64728 soc.cpu.mem_rdata_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 64729 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 64732 soc.cpu.mem_rdata_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 64733 soc.cpu.mem_rdata_SB_LUT4_O_6_I1_SB_LUT4_O_I1
.sym 64734 soc.ram_ready
.sym 64735 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 64738 iomem_wdata[5]
.sym 64744 soc.spimemio_cfgreg_do[22]
.sym 64745 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 64746 soc.simpleuart_reg_div_do[22]
.sym 64747 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_I1_O
.sym 64752 iomem_wdata[4]
.sym 64756 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 64757 soc.cpu.mem_rdata_SB_LUT4_O_5_I1_SB_LUT4_O_I1
.sym 64758 soc.ram_ready
.sym 64759 soc.cpu.mem_rdata_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 64760 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 64761 CLK12$SB_IO_IN_$glb_clk
.sym 64762 resetn_SB_LUT4_I3_O_$glb_sr
.sym 64763 soc.spimemio.dout_tag[1]
.sym 64764 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 64765 soc.spimemio.dout_tag[2]
.sym 64766 soc.spimemio.dout_tag[3]
.sym 64767 soc.spimemio.state[5]
.sym 64768 soc.spimemio.dout_tag[0]
.sym 64769 soc.spimemio.state[8]
.sym 64770 soc.spimemio.state[1]
.sym 64771 soc.spimemio.xfer.xfer_ddr
.sym 64776 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 64777 soc.spimemio_cfgreg_do[22]
.sym 64778 flash_clk$SB_IO_OUT
.sym 64781 soc.cpu.mem_rdata_SB_LUT4_O_5_I1_SB_LUT4_O_I1
.sym 64782 soc.cpu.mem_rdata_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.sym 64783 $PACKER_VCC_NET
.sym 64784 soc.cpu.mem_rdata_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 64785 soc.spimemio.xfer.xfer_qspi
.sym 64786 soc.cpu.mem_rdata_SB_LUT4_O_14_I3_SB_LUT4_O_I1
.sym 64788 soc.spimemio.state[5]
.sym 64789 soc.spimemio.buffer[12]
.sym 64792 soc.spimemio.dout_data[5]
.sym 64794 soc.spimemio.dout_data[6]
.sym 64795 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 64796 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 64798 soc.spimemio.xfer_clk
.sym 64806 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 64808 soc.spimemio.dout_data[0]
.sym 64809 soc.simpleuart_reg_div_do[16]
.sym 64810 soc.spimemio.dout_data[6]
.sym 64812 soc.spimemio.dout_data[1]
.sym 64816 soc.spimemio.dout_data[5]
.sym 64818 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 64820 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_I1_O
.sym 64828 soc.spimemio.dout_data[3]
.sym 64829 soc.spimemio.dout_data[2]
.sym 64830 soc.spimemio.dout_data[4]
.sym 64833 soc.spimemio_cfgreg_do[16]
.sym 64838 soc.spimemio.dout_data[5]
.sym 64846 soc.spimemio.dout_data[0]
.sym 64849 soc.spimemio.dout_data[6]
.sym 64857 soc.spimemio.dout_data[1]
.sym 64861 soc.spimemio_cfgreg_do[16]
.sym 64862 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 64863 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_I1_O
.sym 64864 soc.simpleuart_reg_div_do[16]
.sym 64869 soc.spimemio.dout_data[4]
.sym 64875 soc.spimemio.dout_data[2]
.sym 64879 soc.spimemio.dout_data[3]
.sym 64883 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 64884 CLK12$SB_IO_IN_$glb_clk
.sym 64886 soc.spimemio.xfer_csb
.sym 64887 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 64890 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 64893 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I1
.sym 64897 soc.cpu.mem_la_addr_SB_LUT4_O_21_I3
.sym 64898 soc.spimemio.dout_data[0]
.sym 64901 soc.cpu.mem_rdata_SB_LUT4_O_11_I3_SB_LUT4_O_I1
.sym 64903 soc.spimemio.state[1]
.sym 64904 soc.spimemio.dout_data[1]
.sym 64905 soc.simpleuart_reg_div_do[16]
.sym 64909 soc.cpu.mem_rdata_SB_LUT4_O_12_I3_SB_LUT4_O_I1
.sym 64910 soc.spimemio_cfgreg_do[17]
.sym 64913 resetn
.sym 64914 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 64915 soc.cpu.mem_rdata_SB_LUT4_O_2_I1
.sym 64916 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 64917 soc.memory.cs_0
.sym 64918 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 64919 soc.spimemio.state[12]
.sym 64921 iomem_wdata[23]
.sym 64933 soc.spimemio.buffer[10]
.sym 64935 soc.spimemio.buffer[13]
.sym 64938 soc.spimemio.buffer[9]
.sym 64939 iomem_rdata[13]
.sym 64947 soc.spimem_rdata[13]
.sym 64952 iomem_ready_SB_LUT4_I1_O
.sym 64956 soc.spimemio.dout_data[0]
.sym 64979 soc.spimemio.buffer[9]
.sym 64985 soc.spimemio.buffer[13]
.sym 64990 iomem_rdata[13]
.sym 64991 iomem_ready_SB_LUT4_I1_O
.sym 64993 soc.spimem_rdata[13]
.sym 64996 soc.spimemio.dout_data[0]
.sym 65005 soc.spimemio.buffer[10]
.sym 65006 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 65007 CLK12$SB_IO_IN_$glb_clk
.sym 65009 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 65011 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 65012 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 65014 soc.spimemio.state[11]
.sym 65021 soc.spimemio_cfgreg_do[20]
.sym 65023 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 65024 soc.spimemio_cfgreg_do[21]
.sym 65025 soc.spimemio_cfgreg_do[22]
.sym 65027 soc.spimemio.dout_data[7]
.sym 65029 iomem_addr[8]
.sym 65031 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 65033 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 65034 soc.cpu.mem_rdata_SB_LUT4_O_10_I3_SB_LUT4_O_I1
.sym 65036 iomem_ready_SB_LUT4_I1_O
.sym 65037 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 65039 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 65040 iomem_addr[3]
.sym 65042 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 65043 soc.cpu.mem_rdata_SB_LUT4_O_13_I3_SB_LUT4_O_I1
.sym 65044 soc.cpu.mem_rdata_SB_LUT4_O_5_I1
.sym 65052 soc.cpu.mem_rdata_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 65055 soc.spimemio.dout_data[1]
.sym 65056 soc.cpu.mem_rdata_SB_LUT4_O_8_I3_SB_LUT4_O_I3
.sym 65058 soc.cpu.mem_rdata_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.sym 65061 soc.spimemio.buffer[12]
.sym 65062 soc.simpleuart_reg_div_do[24]
.sym 65064 soc.spimemio.dout_data[4]
.sym 65066 soc.ram_ready
.sym 65080 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 65098 soc.spimemio.dout_data[4]
.sym 65101 soc.spimemio.dout_data[1]
.sym 65113 soc.cpu.mem_rdata_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.sym 65116 soc.cpu.mem_rdata_SB_LUT4_O_8_I3_SB_LUT4_O_I3
.sym 65119 soc.cpu.mem_rdata_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 65120 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 65121 soc.ram_ready
.sym 65122 soc.simpleuart_reg_div_do[24]
.sym 65128 soc.spimemio.buffer[12]
.sym 65129 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 65130 CLK12$SB_IO_IN_$glb_clk
.sym 65132 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 65133 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1
.sym 65134 soc.spimemio.state[4]
.sym 65136 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 65142 soc.cpu.mem_la_addr_SB_LUT4_O_12_I3
.sym 65148 soc.spimemio_cfgreg_do[19]
.sym 65150 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 65151 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 65154 soc.spimemio_cfgreg_do[20]
.sym 65155 soc.spimemio.state[6]
.sym 65157 soc.spimemio.valid
.sym 65158 iomem_addr[15]
.sym 65163 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 65164 soc.spimemio.din_data[0]
.sym 65165 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 65167 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 65173 soc.cpu.mem_rdata_SB_LUT4_O_13_I3_SB_LUT4_O_I3
.sym 65176 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 65177 soc.ram_ready
.sym 65178 iomem_rdata[25]
.sym 65179 soc.cpu.mem_rdata_SB_LUT4_O_12_I3_SB_LUT4_O_I2
.sym 65180 soc.spimemio.dout_data[5]
.sym 65181 soc.simpleuart_reg_div_do[26]
.sym 65184 soc.spimem_rdata[25]
.sym 65187 soc.cpu.mem_rdata_SB_LUT4_O_12_I3_SB_LUT4_O_I1
.sym 65191 soc.simpleuart_reg_div_do[29]
.sym 65194 soc.cpu.mem_rdata_SB_LUT4_O_10_I3_SB_LUT4_O_I1
.sym 65195 soc.simpleuart_reg_div_do[25]
.sym 65196 iomem_ready_SB_LUT4_I1_O
.sym 65199 soc.cpu.mem_rdata_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 65202 soc.cpu.mem_rdata_SB_LUT4_O_10_I3_SB_LUT4_O_I2
.sym 65203 soc.cpu.mem_rdata_SB_LUT4_O_13_I3_SB_LUT4_O_I1
.sym 65206 soc.simpleuart_reg_div_do[29]
.sym 65209 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 65212 iomem_rdata[25]
.sym 65214 iomem_ready_SB_LUT4_I1_O
.sym 65215 soc.spimem_rdata[25]
.sym 65218 soc.cpu.mem_rdata_SB_LUT4_O_13_I3_SB_LUT4_O_I3
.sym 65219 soc.cpu.mem_rdata_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 65220 soc.ram_ready
.sym 65221 soc.cpu.mem_rdata_SB_LUT4_O_13_I3_SB_LUT4_O_I1
.sym 65224 soc.spimemio.dout_data[5]
.sym 65230 soc.ram_ready
.sym 65231 soc.cpu.mem_rdata_SB_LUT4_O_10_I3_SB_LUT4_O_I1
.sym 65232 soc.cpu.mem_rdata_SB_LUT4_O_10_I3_SB_LUT4_O_I2
.sym 65233 soc.cpu.mem_rdata_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 65236 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 65238 soc.simpleuart_reg_div_do[26]
.sym 65244 soc.simpleuart_reg_div_do[25]
.sym 65245 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 65248 soc.cpu.mem_rdata_SB_LUT4_O_12_I3_SB_LUT4_O_I1
.sym 65249 soc.cpu.mem_rdata_SB_LUT4_O_12_I3_SB_LUT4_O_I2
.sym 65250 soc.cpu.mem_rdata_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 65251 soc.ram_ready
.sym 65252 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 65253 CLK12$SB_IO_IN_$glb_clk
.sym 65265 iomem_wdata[28]
.sym 65268 soc.spimemio_cfgreg_do[18]
.sym 65275 soc.spimemio.jump_SB_LUT4_I3_O
.sym 65279 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 65281 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 65282 iomem_addr[16]
.sym 65284 iomem_addr[5]
.sym 65285 iomem_addr[12]
.sym 65289 iomem_addr[6]
.sym 65290 iomem_addr[2]
.sym 65297 soc.spimemio.valid_SB_LUT4_O_I2
.sym 65301 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 65302 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O
.sym 65304 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 65306 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0
.sym 65307 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 65312 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I1
.sym 65314 soc.mem_valid
.sym 65315 gpio_led_b[1]
.sym 65316 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 65317 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3
.sym 65319 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 65327 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 65329 soc.mem_valid
.sym 65330 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0
.sym 65331 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I1
.sym 65332 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 65335 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0
.sym 65336 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I1
.sym 65337 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 65338 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O
.sym 65341 soc.mem_valid
.sym 65342 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 65343 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 65344 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 65347 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 65348 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 65349 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 65350 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O
.sym 65353 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O
.sym 65354 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3
.sym 65355 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I1
.sym 65356 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0
.sym 65361 gpio_led_b[1]
.sym 65365 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 65366 soc.spimemio.valid_SB_LUT4_O_I2
.sym 65371 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3
.sym 65372 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O
.sym 65373 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 65374 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 65375 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 65376 CLK12$SB_IO_IN_$glb_clk
.sym 65377 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 65378 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I1
.sym 65379 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 65380 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_O_I2
.sym 65381 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_O_I0_SB_LUT4_I2_I1
.sym 65382 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 65383 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3
.sym 65384 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_O_I0
.sym 65385 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 65394 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 65399 iomem_addr[9]
.sym 65401 iomem_wdata[28]
.sym 65402 soc.cpu.pcpi_rs1[16]
.sym 65404 soc.memory.cs_0
.sym 65405 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 65406 iomem_wdata[27]
.sym 65407 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 65409 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 65411 iomem_addr[24]
.sym 65412 soc.mem_rdata[30]
.sym 65413 iomem_addr[14]
.sym 65420 iomem_addr[10]
.sym 65422 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 65423 iomem_addr[7]
.sym 65424 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 65425 iomem_addr[4]
.sym 65426 iomem_addr[19]
.sym 65428 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1
.sym 65429 iomem_addr[17]
.sym 65431 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 65432 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 65433 iomem_addr[8]
.sym 65437 iomem_addr[11]
.sym 65438 iomem_addr[5]
.sym 65439 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 65441 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_O_I0
.sym 65444 soc.spimemio.buffer[15]
.sym 65446 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_O_I0_SB_LUT4_I2_I1
.sym 65447 soc.mem_valid
.sym 65449 iomem_addr[6]
.sym 65450 iomem_addr[9]
.sym 65452 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_O_I0
.sym 65453 iomem_addr[19]
.sym 65454 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_O_I0_SB_LUT4_I2_I1
.sym 65455 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 65458 iomem_addr[19]
.sym 65459 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 65461 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_O_I0
.sym 65464 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_O_I0
.sym 65465 iomem_addr[17]
.sym 65466 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 65467 iomem_addr[19]
.sym 65470 iomem_addr[6]
.sym 65471 iomem_addr[4]
.sym 65472 iomem_addr[5]
.sym 65473 iomem_addr[7]
.sym 65476 iomem_addr[9]
.sym 65477 iomem_addr[10]
.sym 65478 iomem_addr[11]
.sym 65479 iomem_addr[8]
.sym 65482 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 65483 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1
.sym 65484 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 65485 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 65488 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1
.sym 65490 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 65491 soc.mem_valid
.sym 65497 soc.spimemio.buffer[15]
.sym 65498 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 65499 CLK12$SB_IO_IN_$glb_clk
.sym 65501 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I1
.sym 65502 iomem_addr[16]
.sym 65503 iomem_addr[0]
.sym 65505 iomem_addr[1]
.sym 65506 iomem_addr[2]
.sym 65507 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 65508 soc.memory.cs_0
.sym 65514 iomem_addr[10]
.sym 65518 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 65519 iomem_addr[7]
.sym 65525 iomem_addr[26]
.sym 65526 iomem_addr[27]
.sym 65527 iomem_addr[3]
.sym 65529 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 65530 st7735.wstrb_SB_LUT4_O_I2
.sym 65531 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3
.sym 65532 iomem_addr[25]
.sym 65533 iomem_addr[25]
.sym 65534 st7735.wstrb_SB_LUT4_O_I2
.sym 65535 iomem_ready_SB_LUT4_I1_O
.sym 65536 iomem_ready
.sym 65545 iomem_addr[3]
.sym 65547 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 65548 iomem_ready_SB_LUT4_I3_O
.sym 65550 iomem_addr[27]
.sym 65551 iomem_addr[26]
.sym 65552 iomem_addr[12]
.sym 65556 iomem_addr[25]
.sym 65560 iomem_addr[0]
.sym 65561 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 65562 iomem_addr[1]
.sym 65563 iomem_addr[2]
.sym 65564 iomem_addr[15]
.sym 65566 iomem_wdata[27]
.sym 65568 resetn
.sym 65569 gpio_led_b_SB_DFFESR_Q_E
.sym 65570 iomem_addr[13]
.sym 65571 iomem_addr[24]
.sym 65573 iomem_addr[14]
.sym 65575 iomem_ready_SB_LUT4_I3_O
.sym 65576 iomem_addr[25]
.sym 65577 iomem_addr[24]
.sym 65578 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 65581 iomem_addr[12]
.sym 65582 iomem_addr[14]
.sym 65583 iomem_addr[13]
.sym 65584 iomem_addr[15]
.sym 65590 iomem_wdata[27]
.sym 65593 iomem_addr[25]
.sym 65594 iomem_addr[26]
.sym 65595 iomem_addr[27]
.sym 65596 iomem_addr[24]
.sym 65599 iomem_addr[1]
.sym 65600 iomem_addr[2]
.sym 65601 iomem_addr[0]
.sym 65602 iomem_addr[3]
.sym 65607 iomem_addr[27]
.sym 65608 iomem_addr[26]
.sym 65612 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 65613 iomem_ready_SB_LUT4_I3_O
.sym 65614 resetn
.sym 65620 iomem_addr[1]
.sym 65621 gpio_led_b_SB_DFFESR_Q_E
.sym 65622 CLK12$SB_IO_IN_$glb_clk
.sym 65623 resetn_SB_LUT4_I3_O_$glb_sr
.sym 65634 iomem_wdata[4]
.sym 65636 iomem_addr[5]
.sym 65638 iomem_addr[12]
.sym 65639 iomem_addr[19]
.sym 65641 iomem_addr[12]
.sym 65642 $PACKER_GND_NET
.sym 65643 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I1
.sym 65645 iomem_addr[16]
.sym 65646 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 65647 iomem_addr[0]
.sym 65649 iomem_addr[24]
.sym 65650 iomem_addr[15]
.sym 65654 iomem_addr[2]
.sym 65655 iomem_addr[3]
.sym 65656 iomem_addr[10]
.sym 65657 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 65658 iomem_addr[8]
.sym 65666 iomem_addr[3]
.sym 65667 resetn
.sym 65668 iomem_addr[15]
.sym 65670 iomem_addr[2]
.sym 65671 iomem_ready_SB_LUT4_I3_O
.sym 65673 iomem_addr[24]
.sym 65675 iomem_addr[0]
.sym 65678 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 65685 iomem_addr[26]
.sym 65686 iomem_addr[27]
.sym 65688 soc.mem_valid
.sym 65690 st7735.wstrb_SB_LUT4_O_I2
.sym 65692 iomem_ready
.sym 65694 iomem_addr[5]
.sym 65695 iomem_ready_SB_LUT4_I1_I3
.sym 65696 iomem_addr[6]
.sym 65699 iomem_addr[15]
.sym 65704 iomem_addr[3]
.sym 65713 iomem_addr[0]
.sym 65716 iomem_addr[24]
.sym 65717 iomem_addr[26]
.sym 65718 iomem_addr[27]
.sym 65719 iomem_ready_SB_LUT4_I3_O
.sym 65723 iomem_addr[2]
.sym 65731 iomem_addr[5]
.sym 65734 st7735.wstrb_SB_LUT4_O_I2
.sym 65735 soc.mem_valid
.sym 65736 iomem_ready
.sym 65737 iomem_ready_SB_LUT4_I1_I3
.sym 65741 iomem_addr[6]
.sym 65744 resetn
.sym 65745 CLK12$SB_IO_IN_$glb_clk
.sym 65746 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 65757 resetn
.sym 65763 iomem_addr[8]
.sym 65768 iomem_addr[6]
.sym 65771 iomem_addr[5]
.sym 65772 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 65773 iomem_addr[6]
.sym 65774 iomem_addr[4]
.sym 65777 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 65779 iomem_addr[13]
.sym 65780 iomem_addr[7]
.sym 65781 iomem_addr[12]
.sym 65790 iomem_addr[13]
.sym 65793 iomem_addr[8]
.sym 65795 iomem_addr[4]
.sym 65798 iomem_addr[7]
.sym 65800 iomem_addr[10]
.sym 65804 soc.cpu.pcpi_rs1[3]
.sym 65805 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 65810 soc.cpu.mem_la_addr_SB_LUT4_O_28_I3
.sym 65811 iomem_addr[14]
.sym 65815 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 65816 soc.cpu.mem_la_addr_SB_LUT4_O_25_I3
.sym 65819 soc.cpu.pcpi_rs1[6]
.sym 65823 iomem_addr[13]
.sym 65827 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 65828 soc.cpu.pcpi_rs1[3]
.sym 65830 soc.cpu.mem_la_addr_SB_LUT4_O_28_I3
.sym 65834 iomem_addr[8]
.sym 65841 iomem_addr[4]
.sym 65846 iomem_addr[14]
.sym 65851 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 65852 soc.cpu.pcpi_rs1[6]
.sym 65853 soc.cpu.mem_la_addr_SB_LUT4_O_25_I3
.sym 65858 iomem_addr[7]
.sym 65863 iomem_addr[10]
.sym 65867 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 65868 CLK12$SB_IO_IN_$glb_clk
.sym 65884 iomem_addr[6]
.sym 65885 iomem_addr[9]
.sym 65886 iomem_addr[3]
.sym 65889 iomem_addr[10]
.sym 65891 iomem_addr[12]
.sym 65894 iomem_addr[10]
.sym 65896 soc.cpu.mem_la_addr_SB_LUT4_O_28_I3
.sym 65897 iomem_addr[14]
.sym 65898 soc.cpu.pcpi_rs1[16]
.sym 65899 iomem_addr[5]
.sym 65900 soc.mem_rdata[30]
.sym 65901 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 65902 soc.cpu.mem_la_addr_SB_LUT4_O_25_I3
.sym 65903 iomem_addr[24]
.sym 65905 iomem_addr[19]
.sym 65914 iomem_addr[19]
.sym 65915 soc.cpu.pcpi_rs1[8]
.sym 65917 iomem_addr[11]
.sym 65924 iomem_addr[12]
.sym 65926 iomem_addr[9]
.sym 65928 soc.cpu.pcpi_rs1[4]
.sym 65929 soc.cpu.mem_la_addr_SB_LUT4_O_24_I3
.sym 65931 soc.cpu.mem_la_addr_SB_LUT4_O_27_I3
.sym 65932 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 65933 soc.cpu.pcpi_rs1[10]
.sym 65937 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 65938 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 65939 soc.cpu.mem_la_addr_SB_LUT4_O_23_I3
.sym 65941 soc.cpu.pcpi_rs1[7]
.sym 65942 soc.cpu.mem_la_addr_SB_LUT4_O_21_I3
.sym 65944 iomem_addr[11]
.sym 65951 iomem_addr[12]
.sym 65957 soc.cpu.pcpi_rs1[7]
.sym 65958 soc.cpu.mem_la_addr_SB_LUT4_O_24_I3
.sym 65959 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 65964 iomem_addr[19]
.sym 65968 soc.cpu.pcpi_rs1[10]
.sym 65970 soc.cpu.mem_la_addr_SB_LUT4_O_21_I3
.sym 65971 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 65974 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 65975 soc.cpu.pcpi_rs1[8]
.sym 65976 soc.cpu.mem_la_addr_SB_LUT4_O_23_I3
.sym 65982 iomem_addr[9]
.sym 65986 soc.cpu.pcpi_rs1[4]
.sym 65988 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 65989 soc.cpu.mem_la_addr_SB_LUT4_O_27_I3
.sym 65990 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 65991 CLK12$SB_IO_IN_$glb_clk
.sym 66011 iomem_addr[7]
.sym 66012 $PACKER_VCC_NET
.sym 66015 iomem_addr[10]
.sym 66017 soc.cpu.next_pc[17]
.sym 66018 iomem_addr[27]
.sym 66019 soc.cpu.mem_la_addr_SB_LUT4_O_20_I3
.sym 66020 soc.cpu.next_pc[6]
.sym 66021 iomem_addr[11]
.sym 66022 soc.cpu.instr_retirq
.sym 66023 iomem_addr[14]
.sym 66024 iomem_addr[25]
.sym 66025 iomem_addr[5]
.sym 66026 st7735.wstrb_SB_LUT4_O_I2
.sym 66027 soc.cpu.pcpi_rs1[12]
.sym 66028 iomem_addr[26]
.sym 66035 soc.cpu.pcpi_rs1[5]
.sym 66037 soc.cpu.mem_la_addr_SB_LUT4_O_26_I3
.sym 66045 soc.cpu.mem_la_addr_SB_LUT4_O_20_I3
.sym 66047 soc.cpu.pcpi_rs1[19]
.sym 66049 soc.cpu.mem_la_addr_SB_LUT4_O_22_I3
.sym 66051 soc.cpu.mem_la_addr_SB_LUT4_O_12_I3
.sym 66052 iomem_addr[23]
.sym 66053 soc.cpu.pcpi_rs1[12]
.sym 66054 soc.cpu.mem_la_addr_SB_LUT4_O_19_I3
.sym 66057 soc.cpu.pcpi_rs1[11]
.sym 66059 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 66060 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 66061 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 66062 iomem_addr[24]
.sym 66063 iomem_addr[20]
.sym 66064 soc.cpu.pcpi_rs1[9]
.sym 66068 soc.cpu.pcpi_rs1[5]
.sym 66069 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 66070 soc.cpu.mem_la_addr_SB_LUT4_O_26_I3
.sym 66073 iomem_addr[24]
.sym 66081 iomem_addr[20]
.sym 66085 soc.cpu.mem_la_addr_SB_LUT4_O_12_I3
.sym 66086 soc.cpu.pcpi_rs1[19]
.sym 66088 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 66091 iomem_addr[23]
.sym 66098 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 66099 soc.cpu.pcpi_rs1[12]
.sym 66100 soc.cpu.mem_la_addr_SB_LUT4_O_19_I3
.sym 66104 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 66105 soc.cpu.mem_la_addr_SB_LUT4_O_20_I3
.sym 66106 soc.cpu.pcpi_rs1[11]
.sym 66109 soc.cpu.pcpi_rs1[9]
.sym 66110 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 66112 soc.cpu.mem_la_addr_SB_LUT4_O_22_I3
.sym 66113 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 66114 CLK12$SB_IO_IN_$glb_clk
.sym 66116 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 66117 iomem_addr[14]
.sym 66118 iomem_addr[23]
.sym 66119 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 66120 iomem_addr[24]
.sym 66121 iomem_addr[20]
.sym 66122 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 66123 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 66128 iomem_addr[5]
.sym 66135 soc.cpu.pcpi_rs1[19]
.sym 66136 iomem_addr[17]
.sym 66137 $PACKER_GND_NET
.sym 66141 iomem_addr[24]
.sym 66142 iomem_addr[15]
.sym 66143 iomem_addr[20]
.sym 66144 soc.cpu.mem_la_addr_SB_LUT4_O_11_I3
.sym 66145 soc.cpu.cpu_state[2]
.sym 66146 soc.cpu.cpu_state[2]
.sym 66147 iomem_addr[12]
.sym 66148 soc.cpu.pcpi_rs1[10]
.sym 66149 iomem_addr[11]
.sym 66150 soc.cpu.mem_la_addr_SB_LUT4_O_8_I3
.sym 66151 iomem_addr[9]
.sym 66162 soc.cpu.next_pc[5]
.sym 66172 soc.cpu.next_pc[2]
.sym 66176 soc.cpu.mem_la_firstword_xfer
.sym 66179 soc.cpu.next_pc[9]
.sym 66180 soc.cpu.next_pc[6]
.sym 66181 soc.cpu.next_pc[3]
.sym 66186 soc.cpu.next_pc[8]
.sym 66187 soc.cpu.next_pc[4]
.sym 66188 soc.cpu.next_pc[7]
.sym 66189 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1]
.sym 66191 soc.cpu.mem_la_firstword_xfer
.sym 66192 soc.cpu.next_pc[2]
.sym 66195 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[2]
.sym 66198 soc.cpu.next_pc[3]
.sym 66199 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1]
.sym 66201 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[3]
.sym 66203 soc.cpu.next_pc[4]
.sym 66205 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[2]
.sym 66207 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[4]
.sym 66210 soc.cpu.next_pc[5]
.sym 66211 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[3]
.sym 66213 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[5]
.sym 66215 soc.cpu.next_pc[6]
.sym 66217 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[4]
.sym 66219 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[6]
.sym 66221 soc.cpu.next_pc[7]
.sym 66223 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[5]
.sym 66225 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[7]
.sym 66228 soc.cpu.next_pc[8]
.sym 66229 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[6]
.sym 66231 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 66233 soc.cpu.next_pc[9]
.sym 66235 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[7]
.sym 66239 iomem_addr[27]
.sym 66240 iomem_addr[30]
.sym 66241 iomem_addr[28]
.sym 66242 iomem_addr[25]
.sym 66243 st7735.wstrb_SB_LUT4_O_I2
.sym 66244 iomem_addr[26]
.sym 66245 iomem_addr[29]
.sym 66246 iomem_addr[15]
.sym 66251 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 66252 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 66253 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 66254 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 66256 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 66257 iomem_wdata[8]
.sym 66258 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 66260 iomem_addr[14]
.sym 66263 soc.cpu.mem_la_addr_SB_LUT4_O_5_I3
.sym 66264 soc.cpu.mem_la_addr_SB_LUT4_O_7_I3
.sym 66265 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 66267 soc.cpu.mem_la_addr_SB_LUT4_O_3_I3
.sym 66268 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 66269 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 66270 iomem_addr[15]
.sym 66271 soc.cpu.mem_la_addr_SB_LUT4_O_1_I3
.sym 66272 soc.cpu.next_pc[8]
.sym 66273 iomem_addr[31]
.sym 66274 soc.cpu.mem_la_addr_SB_LUT4_O_10_I3
.sym 66275 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 66281 soc.cpu.next_pc[12]
.sym 66289 soc.cpu.next_pc[17]
.sym 66292 soc.cpu.next_pc[16]
.sym 66295 soc.cpu.next_pc[14]
.sym 66298 soc.cpu.next_pc[10]
.sym 66299 soc.cpu.next_pc[15]
.sym 66307 soc.cpu.next_pc[13]
.sym 66309 soc.cpu.next_pc[11]
.sym 66312 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[9]
.sym 66315 soc.cpu.next_pc[10]
.sym 66316 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 66318 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[10]
.sym 66320 soc.cpu.next_pc[11]
.sym 66322 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[9]
.sym 66324 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[11]
.sym 66326 soc.cpu.next_pc[12]
.sym 66328 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[10]
.sym 66330 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[12]
.sym 66332 soc.cpu.next_pc[13]
.sym 66334 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[11]
.sym 66336 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[13]
.sym 66339 soc.cpu.next_pc[14]
.sym 66340 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[12]
.sym 66342 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[14]
.sym 66345 soc.cpu.next_pc[15]
.sym 66346 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[13]
.sym 66348 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[15]
.sym 66350 soc.cpu.next_pc[16]
.sym 66352 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[14]
.sym 66354 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 66356 soc.cpu.next_pc[17]
.sym 66358 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[15]
.sym 66363 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 66364 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1
.sym 66372 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 66374 $PACKER_VCC_NET
.sym 66375 iomem_wdata[21]
.sym 66378 soc.cpu.instr_rdinstrh
.sym 66382 soc.cpu.instr_rdcycleh
.sym 66386 soc.cpu.irq_mask[2]
.sym 66389 $PACKER_VCC_NET
.sym 66390 soc.cpu.pcpi_rs1[16]
.sym 66393 soc.cpu.mem_la_addr_SB_LUT4_O_4_I3
.sym 66396 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 66397 soc.cpu.mem_la_addr_SB_LUT4_O_2_I3
.sym 66398 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 66403 soc.cpu.next_pc[21]
.sym 66418 soc.cpu.next_pc[20]
.sym 66421 soc.cpu.next_pc[25]
.sym 66423 soc.cpu.next_pc[24]
.sym 66425 soc.cpu.next_pc[23]
.sym 66427 soc.cpu.next_pc[18]
.sym 66432 soc.cpu.next_pc[19]
.sym 66433 soc.cpu.next_pc[22]
.sym 66435 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[17]
.sym 66437 soc.cpu.next_pc[18]
.sym 66439 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 66441 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[18]
.sym 66443 soc.cpu.next_pc[19]
.sym 66445 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[17]
.sym 66447 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[19]
.sym 66450 soc.cpu.next_pc[20]
.sym 66451 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[18]
.sym 66453 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20]
.sym 66455 soc.cpu.next_pc[21]
.sym 66457 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[19]
.sym 66459 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[21]
.sym 66461 soc.cpu.next_pc[22]
.sym 66463 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20]
.sym 66465 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[22]
.sym 66467 soc.cpu.next_pc[23]
.sym 66469 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[21]
.sym 66471 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[23]
.sym 66474 soc.cpu.next_pc[24]
.sym 66475 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[22]
.sym 66477 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 66479 soc.cpu.next_pc[25]
.sym 66481 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[23]
.sym 66486 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 66487 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 66491 soc.cpu.irq_mask[2]
.sym 66492 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 66499 soc.cpu.instr_maskirq
.sym 66500 iomem_wdata[13]
.sym 66502 soc.cpu.instr_timer
.sym 66506 soc.cpu.next_pc[20]
.sym 66507 soc.cpu.next_pc[21]
.sym 66509 soc.cpu.instr_retirq
.sym 66510 soc.cpu.instr_retirq
.sym 66511 soc.cpu.instr_retirq
.sym 66512 soc.cpu.pcpi_rs1[29]
.sym 66513 soc.cpu.next_pc[29]
.sym 66514 soc.cpu.instr_retirq
.sym 66515 soc.cpu.pcpi_rs1[15]
.sym 66516 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 66517 soc.cpu.instr_retirq
.sym 66519 soc.cpu.next_pc[22]
.sym 66520 soc.cpu.next_pc[17]
.sym 66521 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 66527 soc.cpu.cpu_state[4]
.sym 66530 soc.cpu.next_pc[30]
.sym 66531 soc.cpu.pcpi_rs1[31]
.sym 66532 soc.cpu.next_pc[26]
.sym 66537 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 66539 soc.cpu.next_pc[29]
.sym 66541 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 66544 soc.cpu.cpu_state[2]
.sym 66546 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 66550 soc.cpu.next_pc[31]
.sym 66555 soc.cpu.next_pc[27]
.sym 66556 soc.cpu.pcpi_rs1[11]
.sym 66557 soc.cpu.next_pc[28]
.sym 66558 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[25]
.sym 66561 soc.cpu.next_pc[26]
.sym 66562 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 66564 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[26]
.sym 66566 soc.cpu.next_pc[27]
.sym 66568 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[25]
.sym 66570 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[27]
.sym 66573 soc.cpu.next_pc[28]
.sym 66574 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[26]
.sym 66576 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28]
.sym 66578 soc.cpu.next_pc[29]
.sym 66580 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[27]
.sym 66582 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[29]
.sym 66585 soc.cpu.next_pc[30]
.sym 66586 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28]
.sym 66589 soc.cpu.next_pc[31]
.sym 66590 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 66591 soc.cpu.pcpi_rs1[31]
.sym 66592 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[29]
.sym 66595 soc.cpu.cpu_state[2]
.sym 66596 soc.cpu.cpu_state[4]
.sym 66597 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 66598 soc.cpu.pcpi_rs1[11]
.sym 66605 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 66606 CLK12$SB_IO_IN_$glb_clk
.sym 66609 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 66611 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 66613 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.sym 66615 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 66618 soc.cpu.irq_pending[27]
.sym 66621 soc.cpu.irq_mask[2]
.sym 66632 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 66634 soc.cpu.cpu_state[2]
.sym 66635 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 66636 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I0
.sym 66637 soc.cpu.cpu_state[2]
.sym 66638 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 66639 soc.cpu.pcpi_rs1[10]
.sym 66641 soc.cpu.next_pc[27]
.sym 66642 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 66643 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2
.sym 66649 soc.cpu.reg_next_pc[25]
.sym 66650 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 66651 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 66652 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 66653 soc.cpu.reg_out[17]
.sym 66655 soc.cpu.reg_out[25]
.sym 66656 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 66660 soc.cpu.cpu_state[2]
.sym 66661 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 66666 resetn
.sym 66668 soc.cpu.reg_next_pc[17]
.sym 66669 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 66671 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 66672 soc.cpu.reg_out[18]
.sym 66674 soc.cpu.reg_next_pc[18]
.sym 66675 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 66677 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 66678 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 66679 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 66680 soc.cpu.instr_maskirq
.sym 66682 soc.cpu.reg_next_pc[18]
.sym 66683 soc.cpu.reg_out[18]
.sym 66684 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 66688 resetn
.sym 66689 soc.cpu.instr_maskirq
.sym 66691 soc.cpu.cpu_state[2]
.sym 66694 soc.cpu.cpu_state[2]
.sym 66695 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 66696 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 66697 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 66700 soc.cpu.reg_next_pc[17]
.sym 66701 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 66703 soc.cpu.reg_out[17]
.sym 66706 soc.cpu.cpu_state[2]
.sym 66707 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 66708 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 66713 soc.cpu.reg_next_pc[25]
.sym 66714 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 66715 soc.cpu.reg_out[25]
.sym 66719 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 66721 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 66724 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 66727 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 66729 CLK12$SB_IO_IN_$glb_clk
.sym 66730 resetn_SB_LUT4_I3_O_$glb_sr
.sym 66731 soc.cpu.irq_mask[8]
.sym 66732 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3
.sym 66733 soc.cpu.irq_mask[11]
.sym 66735 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 66736 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 66737 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 66738 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 66740 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 66746 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 66751 soc.cpu.instr_rdcycleh
.sym 66755 soc.cpu.timer[10]
.sym 66756 soc.cpu.cpuregs_rs1[18]
.sym 66757 soc.cpu.cpuregs_rs1[3]
.sym 66759 soc.cpu.instr_maskirq
.sym 66760 soc.cpu.instr_timer
.sym 66761 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.sym 66762 soc.cpu.irq_mask[12]
.sym 66763 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 66765 soc.cpu.instr_maskirq
.sym 66766 soc.cpu.cpuregs_rs1[12]
.sym 66772 soc.cpu.reg_out[27]
.sym 66775 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 66776 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 66777 soc.cpu.instr_timer
.sym 66778 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 66779 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.sym 66780 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 66781 soc.cpu.cpu_state[3]
.sym 66783 soc.cpu.instr_retirq
.sym 66784 soc.cpu.pcpi_rs1[10]
.sym 66786 soc.cpu.irq_pending[10]
.sym 66787 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1
.sym 66788 soc.cpu.reg_next_pc[22]
.sym 66789 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 66790 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I2
.sym 66792 soc.cpu.reg_next_pc[27]
.sym 66793 soc.cpu.cpu_state[2]
.sym 66794 soc.cpu.cpuregs_rs1[23]
.sym 66795 soc.cpu.cpu_state[4]
.sym 66797 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 66798 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 66799 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 66800 soc.cpu.reg_out[22]
.sym 66802 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 66806 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.sym 66808 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 66812 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I2
.sym 66813 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 66817 soc.cpu.reg_out[27]
.sym 66818 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 66819 soc.cpu.reg_next_pc[27]
.sym 66823 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 66824 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 66825 soc.cpu.irq_pending[10]
.sym 66826 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 66829 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 66830 soc.cpu.cpu_state[2]
.sym 66831 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1
.sym 66835 soc.cpu.reg_out[22]
.sym 66836 soc.cpu.reg_next_pc[22]
.sym 66837 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 66841 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 66842 soc.cpu.cpu_state[4]
.sym 66843 soc.cpu.cpu_state[3]
.sym 66844 soc.cpu.pcpi_rs1[10]
.sym 66847 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 66848 soc.cpu.instr_retirq
.sym 66849 soc.cpu.instr_timer
.sym 66850 soc.cpu.cpuregs_rs1[23]
.sym 66852 CLK12$SB_IO_IN_$glb_clk
.sym 66853 resetn_SB_LUT4_I3_O_$glb_sr
.sym 66854 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 66855 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 66856 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 66857 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 66858 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 66859 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 66860 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 66861 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 66868 soc.cpu.count_cycle[8]
.sym 66871 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 66872 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 66874 soc.cpu.instr_rdcycleh
.sym 66875 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 66876 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 66878 soc.cpu.cpuregs_rs1[19]
.sym 66879 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 66880 soc.cpu.irq_mask[4]
.sym 66881 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 66882 $PACKER_VCC_NET
.sym 66884 soc.cpu.pcpi_rs1[25]
.sym 66885 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 66886 soc.cpu.pcpi_rs1[16]
.sym 66887 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 66888 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 66889 soc.cpu.cpuregs_rs1[11]
.sym 66896 soc.cpu.irq_mask[12]
.sym 66897 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 66899 soc.cpu.cpu_state[3]
.sym 66902 soc.cpu.instr_maskirq
.sym 66903 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 66905 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 66906 soc.cpu.cpu_state[2]
.sym 66909 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 66910 soc.cpu.cpu_state[4]
.sym 66916 soc.cpu.cpuregs_rs1[4]
.sym 66917 soc.cpu.cpuregs_rs1[3]
.sym 66918 soc.cpu.cpuregs_rs1[7]
.sym 66919 soc.cpu.pcpi_rs1[18]
.sym 66920 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 66922 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 66923 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 66924 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 66925 soc.cpu.irq_pending[16]
.sym 66926 soc.cpu.cpuregs_rs1[12]
.sym 66931 soc.cpu.cpuregs_rs1[7]
.sym 66937 soc.cpu.cpuregs_rs1[12]
.sym 66940 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 66941 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 66942 soc.cpu.cpu_state[2]
.sym 66943 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 66947 soc.cpu.cpuregs_rs1[3]
.sym 66952 soc.cpu.cpu_state[3]
.sym 66953 soc.cpu.irq_pending[16]
.sym 66954 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 66955 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 66958 soc.cpu.cpuregs_rs1[4]
.sym 66965 soc.cpu.irq_mask[12]
.sym 66967 soc.cpu.instr_maskirq
.sym 66970 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 66971 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 66972 soc.cpu.pcpi_rs1[18]
.sym 66973 soc.cpu.cpu_state[4]
.sym 66974 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 66975 CLK12$SB_IO_IN_$glb_clk
.sym 66976 resetn_SB_LUT4_I3_O_$glb_sr
.sym 66977 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 66978 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 66979 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 66980 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 66981 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 66982 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 66983 soc.cpu.irq_mask[14]
.sym 66984 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 66989 soc.cpu.instr_timer
.sym 66991 soc.cpu.count_cycle[16]
.sym 66993 soc.cpu.instr_maskirq
.sym 66995 soc.cpu.count_cycle[19]
.sym 66997 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 66998 soc.cpu.instr_maskirq
.sym 66999 $PACKER_VCC_NET
.sym 67001 soc.cpu.pcpi_rs1[30]
.sym 67002 soc.cpu.instr_retirq
.sym 67003 soc.cpu.instr_retirq
.sym 67004 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 67005 soc.cpu.pcpi_rs1[21]
.sym 67006 soc.cpu.pcpi_rs1[15]
.sym 67007 soc.cpu.instr_retirq
.sym 67008 soc.cpu.pcpi_rs1[29]
.sym 67009 soc.cpu.instr_retirq
.sym 67010 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 67012 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 67019 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 67020 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 67022 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 67025 soc.cpu.irq_pending[26]
.sym 67026 soc.cpu.cpuregs_rs1[18]
.sym 67030 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 67032 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 67033 soc.cpu.cpu_state[4]
.sym 67034 soc.cpu.cpu_state[3]
.sym 67035 soc.cpu.irq_pending[27]
.sym 67036 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 67037 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67038 soc.cpu.pcpi_rs1[27]
.sym 67041 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 67042 soc.cpu.pcpi_rs1[29]
.sym 67043 soc.cpu.cpuregs_rs1[17]
.sym 67044 soc.cpu.pcpi_rs1[25]
.sym 67045 soc.cpu.irq_pending[25]
.sym 67047 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 67048 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67049 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67054 soc.cpu.cpuregs_rs1[18]
.sym 67060 soc.cpu.cpuregs_rs1[17]
.sym 67063 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 67064 soc.cpu.irq_pending[26]
.sym 67065 soc.cpu.cpu_state[3]
.sym 67066 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 67069 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67070 soc.cpu.cpu_state[4]
.sym 67071 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 67072 soc.cpu.pcpi_rs1[27]
.sym 67075 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67076 soc.cpu.pcpi_rs1[25]
.sym 67077 soc.cpu.cpu_state[4]
.sym 67078 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 67081 soc.cpu.pcpi_rs1[29]
.sym 67082 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 67083 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67084 soc.cpu.cpu_state[4]
.sym 67087 soc.cpu.cpu_state[3]
.sym 67088 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 67089 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 67090 soc.cpu.irq_pending[27]
.sym 67093 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 67094 soc.cpu.irq_pending[25]
.sym 67095 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 67096 soc.cpu.cpu_state[3]
.sym 67097 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 67098 CLK12$SB_IO_IN_$glb_clk
.sym 67099 resetn_SB_LUT4_I3_O_$glb_sr
.sym 67100 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 67101 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 67102 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 67103 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 67104 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 67105 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 67106 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 67107 soc.cpu.irq_mask[15]
.sym 67110 soc.cpu.timer[30]
.sym 67113 soc.cpu.irq_mask[14]
.sym 67114 soc.cpu.count_cycle[54]
.sym 67115 iomem_wdata[5]
.sym 67116 soc.cpu.cpu_state[4]
.sym 67120 soc.cpu.count_cycle[30]
.sym 67121 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 67123 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 67126 soc.cpu.pcpi_rs1[10]
.sym 67127 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 67128 soc.cpu.irq_pending[16]
.sym 67129 soc.cpu.cpu_state[2]
.sym 67130 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 67131 soc.cpu.irq_mask[15]
.sym 67132 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 67133 soc.cpu.timer[17]
.sym 67134 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 67142 soc.cpu.cpuregs_rs1[28]
.sym 67143 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 67145 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 67147 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 67148 soc.cpu.cpu_state[2]
.sym 67149 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 67150 soc.cpu.cpu_state[4]
.sym 67151 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 67152 soc.cpu.cpuregs_rs1[30]
.sym 67154 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 67156 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67157 soc.cpu.instr_timer
.sym 67159 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 67161 soc.cpu.pcpi_rs1[30]
.sym 67162 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 67163 soc.cpu.timer[28]
.sym 67165 soc.cpu.cpuregs_rs1[22]
.sym 67167 soc.cpu.instr_maskirq
.sym 67169 soc.cpu.instr_retirq
.sym 67170 soc.cpu.cpuregs_rs1[21]
.sym 67171 soc.cpu.irq_mask[28]
.sym 67174 soc.cpu.cpuregs_rs1[30]
.sym 67175 soc.cpu.instr_retirq
.sym 67176 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 67177 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 67180 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 67181 soc.cpu.cpu_state[4]
.sym 67182 soc.cpu.cpu_state[2]
.sym 67183 soc.cpu.pcpi_rs1[30]
.sym 67186 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 67187 soc.cpu.cpuregs_rs1[28]
.sym 67188 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67189 soc.cpu.instr_retirq
.sym 67194 soc.cpu.cpuregs_rs1[22]
.sym 67200 soc.cpu.cpuregs_rs1[21]
.sym 67204 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 67205 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 67206 soc.cpu.cpu_state[2]
.sym 67207 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 67211 soc.cpu.cpuregs_rs1[28]
.sym 67216 soc.cpu.irq_mask[28]
.sym 67217 soc.cpu.instr_timer
.sym 67218 soc.cpu.instr_maskirq
.sym 67219 soc.cpu.timer[28]
.sym 67220 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 67221 CLK12$SB_IO_IN_$glb_clk
.sym 67222 resetn_SB_LUT4_I3_O_$glb_sr
.sym 67223 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 67224 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 67225 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 67226 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 67227 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 67228 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 67229 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 67230 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67235 soc.cpu.count_cycle[28]
.sym 67236 soc.cpu.cpuregs_rs1[11]
.sym 67237 soc.cpu.count_cycle[25]
.sym 67238 soc.cpu.cpuregs_rs1[30]
.sym 67247 soc.cpu.timer[26]
.sym 67248 soc.cpu.cpuregs_rs1[18]
.sym 67249 soc.cpu.timer[28]
.sym 67250 soc.cpu.timer[15]
.sym 67251 soc.cpu.cpuregs_rs1[22]
.sym 67252 soc.cpu.irq_mask[21]
.sym 67253 soc.cpu.instr_timer
.sym 67254 soc.cpu.irq_pending[25]
.sym 67255 soc.cpu.cpuregs_rs1[12]
.sym 67256 soc.cpu.cpuregs_rs1[21]
.sym 67257 soc.cpu.cpuregs_rs1[22]
.sym 67258 soc.cpu.timer[10]
.sym 67265 soc.cpu.timer[26]
.sym 67266 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 67269 soc.cpu.instr_timer
.sym 67271 soc.cpu.instr_maskirq
.sym 67275 soc.cpu.cpuregs_rs1[9]
.sym 67277 soc.cpu.instr_timer
.sym 67280 soc.cpu.irq_mask[26]
.sym 67281 soc.cpu.cpuregs_rs1[0]
.sym 67283 soc.cpu.cpuregs_rs1[30]
.sym 67284 soc.cpu.irq_mask[30]
.sym 67285 soc.cpu.cpuregs_rs1[26]
.sym 67287 soc.cpu.cpuregs_rs1[16]
.sym 67293 soc.cpu.timer[30]
.sym 67300 soc.cpu.cpuregs_rs1[26]
.sym 67303 soc.cpu.cpuregs_rs1[16]
.sym 67309 soc.cpu.timer[30]
.sym 67310 soc.cpu.instr_timer
.sym 67311 soc.cpu.irq_mask[30]
.sym 67312 soc.cpu.instr_maskirq
.sym 67317 soc.cpu.cpuregs_rs1[0]
.sym 67322 soc.cpu.cpuregs_rs1[30]
.sym 67328 soc.cpu.cpuregs_rs1[9]
.sym 67333 soc.cpu.instr_timer
.sym 67334 soc.cpu.timer[26]
.sym 67335 soc.cpu.irq_mask[26]
.sym 67336 soc.cpu.instr_maskirq
.sym 67343 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 67344 CLK12$SB_IO_IN_$glb_clk
.sym 67345 resetn_SB_LUT4_I3_O_$glb_sr
.sym 67346 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 67347 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 67348 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 67349 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67350 soc.cpu.irq_mask[6]
.sym 67351 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 67352 soc.cpu.irq_mask[5]
.sym 67353 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 67362 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 67363 soc.cpu.cpuregs_rs1[9]
.sym 67365 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 67367 soc.cpu.cpuregs_rs1[2]
.sym 67368 soc.cpu.irq_mask[30]
.sym 67371 soc.cpu.pcpi_rs1[4]
.sym 67372 soc.cpu.timer[22]
.sym 67373 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 67374 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 67375 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 67376 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 67377 soc.cpu.irq_mask[24]
.sym 67379 soc.cpu.cpuregs_rs1[31]
.sym 67380 soc.cpu.pcpi_rs1[25]
.sym 67381 soc.cpu.timer[9]
.sym 67387 soc.cpu.pcpi_rs1[4]
.sym 67388 soc.cpu.irq_pending[25]
.sym 67389 soc.cpu.instr_maskirq
.sym 67391 soc.cpu.cpu_state[4]
.sym 67392 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67393 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 67394 soc.cpu.pcpi_rs1[9]
.sym 67395 soc.cpu.instr_timer
.sym 67396 soc.cpu.irq_mask[16]
.sym 67397 soc.cpu.irq_pending[16]
.sym 67398 soc.cpu.irq_mask[25]
.sym 67399 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67400 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67404 soc.cpu.pcpi_rs1[24]
.sym 67405 soc.cpu.pcpi_rs1[12]
.sym 67406 soc.cpu.timer[16]
.sym 67409 soc.cpu.pcpi_rs1[7]
.sym 67410 soc.cpu.pcpi_rs1[22]
.sym 67412 soc.cpu.pcpi_rs1[27]
.sym 67414 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 67415 soc.cpu.cpu_state[2]
.sym 67416 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 67417 soc.cpu.pcpi_rs1[19]
.sym 67418 soc.cpu.pcpi_rs1[24]
.sym 67420 soc.cpu.pcpi_rs1[12]
.sym 67421 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67422 soc.cpu.pcpi_rs1[4]
.sym 67423 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67426 soc.cpu.irq_pending[25]
.sym 67429 soc.cpu.irq_mask[25]
.sym 67434 soc.cpu.irq_mask[16]
.sym 67435 soc.cpu.irq_pending[16]
.sym 67438 soc.cpu.timer[16]
.sym 67439 soc.cpu.instr_maskirq
.sym 67440 soc.cpu.instr_timer
.sym 67441 soc.cpu.irq_mask[16]
.sym 67444 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 67445 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67446 soc.cpu.pcpi_rs1[7]
.sym 67447 soc.cpu.pcpi_rs1[9]
.sym 67450 soc.cpu.pcpi_rs1[22]
.sym 67451 soc.cpu.pcpi_rs1[24]
.sym 67452 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67453 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 67456 soc.cpu.pcpi_rs1[27]
.sym 67457 soc.cpu.pcpi_rs1[19]
.sym 67458 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67459 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67462 soc.cpu.cpu_state[2]
.sym 67463 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 67464 soc.cpu.pcpi_rs1[24]
.sym 67465 soc.cpu.cpu_state[4]
.sym 67466 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 67467 CLK12$SB_IO_IN_$glb_clk
.sym 67468 resetn_SB_LUT4_I3_O_$glb_sr
.sym 67469 soc.cpu.timer[12]
.sym 67470 soc.cpu.timer[15]
.sym 67471 soc.cpu.timer[20]
.sym 67472 soc.cpu.timer[16]
.sym 67473 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 67474 soc.cpu.timer[10]
.sym 67476 soc.cpu.timer[22]
.sym 67481 soc.cpu.instr_timer
.sym 67483 soc.cpu.cpuregs_rs1[8]
.sym 67485 soc.cpu.instr_maskirq
.sym 67488 soc.cpu.cpuregs_rs1[7]
.sym 67489 soc.cpu.instr_timer
.sym 67490 soc.cpu.pcpi_rs1[9]
.sym 67493 soc.cpu.cpuregs_rs1[5]
.sym 67495 soc.cpu.instr_retirq
.sym 67497 soc.cpu.pcpi_rs1[30]
.sym 67500 soc.cpu.pcpi_rs1[29]
.sym 67501 soc.cpu.pcpi_rs1[21]
.sym 67502 soc.cpu.instr_retirq
.sym 67503 soc.cpu.cpuregs_rs1[6]
.sym 67504 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 67510 soc.cpu.cpuregs_rs1[24]
.sym 67511 soc.cpu.irq_mask[24]
.sym 67513 soc.cpu.instr_retirq
.sym 67515 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 67516 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 67518 soc.cpu.cpuregs_rs1[25]
.sym 67519 soc.cpu.instr_maskirq
.sym 67521 soc.cpu.instr_retirq
.sym 67524 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 67525 soc.cpu.instr_timer
.sym 67528 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 67531 soc.cpu.instr_timer
.sym 67533 soc.cpu.cpuregs_rs1[26]
.sym 67534 soc.cpu.timer[25]
.sym 67535 soc.cpu.cpu_state[2]
.sym 67536 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 67537 soc.cpu.irq_mask[25]
.sym 67538 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 67539 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 67541 soc.cpu.timer[24]
.sym 67543 soc.cpu.instr_timer
.sym 67544 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 67545 soc.cpu.instr_retirq
.sym 67546 soc.cpu.cpuregs_rs1[26]
.sym 67550 soc.cpu.cpuregs_rs1[24]
.sym 67555 soc.cpu.timer[24]
.sym 67556 soc.cpu.irq_mask[24]
.sym 67557 soc.cpu.instr_maskirq
.sym 67558 soc.cpu.instr_timer
.sym 67563 soc.cpu.cpuregs_rs1[25]
.sym 67567 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 67568 soc.cpu.instr_retirq
.sym 67569 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 67570 soc.cpu.cpuregs_rs1[25]
.sym 67574 soc.cpu.instr_maskirq
.sym 67576 soc.cpu.irq_mask[25]
.sym 67579 soc.cpu.instr_retirq
.sym 67580 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 67581 soc.cpu.cpuregs_rs1[24]
.sym 67582 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 67585 soc.cpu.timer[25]
.sym 67586 soc.cpu.cpu_state[2]
.sym 67587 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 67588 soc.cpu.instr_timer
.sym 67589 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 67590 CLK12$SB_IO_IN_$glb_clk
.sym 67591 resetn_SB_LUT4_I3_O_$glb_sr
.sym 67592 soc.cpu.timer[13]
.sym 67593 soc.cpu.timer[11]
.sym 67594 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 67595 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 67596 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 67597 soc.cpu.timer[9]
.sym 67598 soc.cpu.timer[18]
.sym 67599 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 67612 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 67614 soc.cpu.cpuregs_rs1[25]
.sym 67616 soc.cpu.timer[20]
.sym 67617 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 67618 soc.cpu.timer[17]
.sym 67619 soc.cpu.cpuregs_rs1[10]
.sym 67620 soc.cpu.timer[25]
.sym 67621 soc.cpu.cpu_state[2]
.sym 67623 soc.cpu.irq_mask[27]
.sym 67624 soc.cpu.cpu_state[2]
.sym 67625 soc.cpu.cpuregs_rs1[15]
.sym 67626 soc.cpu.timer[30]
.sym 67627 soc.cpu.timer[24]
.sym 67633 soc.cpu.pcpi_rs1[27]
.sym 67634 soc.cpu.irq_mask[27]
.sym 67635 soc.cpu.cpu_state[2]
.sym 67636 soc.cpu.pcpi_rs1[24]
.sym 67637 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 67642 soc.cpu.pcpi_rs1[28]
.sym 67643 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 67644 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 67645 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 67646 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 67647 soc.cpu.cpuregs_rs1[29]
.sym 67648 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 67649 soc.cpu.instr_timer
.sym 67650 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67651 soc.cpu.pcpi_rs1[31]
.sym 67652 soc.cpu.cpuregs_rs1[13]
.sym 67654 soc.cpu.instr_maskirq
.sym 67655 soc.cpu.instr_retirq
.sym 67656 soc.cpu.pcpi_rs1[29]
.sym 67658 soc.cpu.pcpi_rs1[23]
.sym 67659 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67660 soc.cpu.irq_pending[27]
.sym 67661 soc.cpu.pcpi_rs1[26]
.sym 67662 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 67663 soc.cpu.timer[29]
.sym 67664 soc.cpu.irq_mask[13]
.sym 67666 soc.cpu.pcpi_rs1[23]
.sym 67667 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67668 soc.cpu.pcpi_rs1[31]
.sym 67669 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67672 soc.cpu.pcpi_rs1[26]
.sym 67673 soc.cpu.pcpi_rs1[28]
.sym 67674 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67675 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 67678 soc.cpu.instr_timer
.sym 67679 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 67680 soc.cpu.cpu_state[2]
.sym 67681 soc.cpu.timer[29]
.sym 67686 soc.cpu.irq_mask[27]
.sym 67687 soc.cpu.irq_pending[27]
.sym 67690 soc.cpu.instr_retirq
.sym 67691 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 67692 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 67693 soc.cpu.cpuregs_rs1[29]
.sym 67696 soc.cpu.pcpi_rs1[29]
.sym 67697 soc.cpu.pcpi_rs1[27]
.sym 67698 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67699 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 67702 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 67703 soc.cpu.pcpi_rs1[24]
.sym 67704 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 67705 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67708 soc.cpu.cpuregs_rs1[13]
.sym 67709 soc.cpu.irq_mask[13]
.sym 67710 soc.cpu.instr_maskirq
.sym 67711 soc.cpu.instr_retirq
.sym 67712 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 67713 CLK12$SB_IO_IN_$glb_clk
.sym 67714 resetn_SB_LUT4_I3_O_$glb_sr
.sym 67715 soc.cpu.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 67716 soc.cpu.timer[19]
.sym 67717 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 67718 soc.cpu.timer[23]
.sym 67719 soc.cpu.timer[21]
.sym 67720 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 67721 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 67722 soc.cpu.timer[17]
.sym 67729 $PACKER_GND_NET
.sym 67732 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 67735 soc.cpu.cpuregs_rs1[11]
.sym 67738 soc.cpu.cpuregs_rs1[9]
.sym 67739 soc.cpu.timer[26]
.sym 67740 soc.cpu.timer[28]
.sym 67742 soc.cpu.cpuregs_rs1[18]
.sym 67743 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 67747 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 67748 soc.cpu.cpuregs_rs1[21]
.sym 67750 soc.cpu.instr_timer
.sym 67756 soc.cpu.timer[27]
.sym 67758 soc.cpu.pcpi_rs1[6]
.sym 67760 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 67761 soc.cpu.instr_timer
.sym 67764 soc.cpu.instr_maskirq
.sym 67765 soc.cpu.irq_mask[27]
.sym 67766 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 67767 soc.cpu.cpuregs_rs1[27]
.sym 67769 soc.cpu.pcpi_rs1[28]
.sym 67770 soc.cpu.cpuregs_rs1[27]
.sym 67771 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 67772 soc.cpu.instr_retirq
.sym 67773 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 67774 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 67776 soc.cpu.pcpi_rs1[11]
.sym 67777 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 67778 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 67779 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67780 soc.cpu.pcpi_rs1[30]
.sym 67781 soc.cpu.pcpi_rs1[25]
.sym 67782 soc.cpu.pcpi_rs1[14]
.sym 67783 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67784 soc.cpu.cpu_state[2]
.sym 67786 soc.cpu.pcpi_rs1[9]
.sym 67787 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67789 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 67790 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67791 soc.cpu.pcpi_rs1[25]
.sym 67792 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 67798 soc.cpu.cpuregs_rs1[27]
.sym 67801 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67802 soc.cpu.pcpi_rs1[14]
.sym 67803 soc.cpu.pcpi_rs1[6]
.sym 67804 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67807 soc.cpu.pcpi_rs1[9]
.sym 67808 soc.cpu.pcpi_rs1[11]
.sym 67809 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 67810 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67813 soc.cpu.instr_retirq
.sym 67814 soc.cpu.cpuregs_rs1[27]
.sym 67815 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 67816 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 67819 soc.cpu.pcpi_rs1[30]
.sym 67820 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67821 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 67822 soc.cpu.pcpi_rs1[28]
.sym 67825 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 67826 soc.cpu.instr_timer
.sym 67827 soc.cpu.timer[27]
.sym 67828 soc.cpu.cpu_state[2]
.sym 67831 soc.cpu.instr_maskirq
.sym 67834 soc.cpu.irq_mask[27]
.sym 67835 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 67836 CLK12$SB_IO_IN_$glb_clk
.sym 67837 resetn_SB_LUT4_I3_O_$glb_sr
.sym 67838 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 67839 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 67840 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 67841 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 67842 soc.cpu.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 67843 soc.cpu.timer[24]
.sym 67844 soc.cpu.timer[26]
.sym 67845 soc.cpu.timer[31]
.sym 67855 soc.cpu.cpuregs_rs1[27]
.sym 67856 soc.cpu.cpuregs_rs1[23]
.sym 67858 soc.cpu.cpuregs_rs1[27]
.sym 67860 soc.cpu.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.sym 67863 soc.cpu.cpuregs_rs1[19]
.sym 67864 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 67867 soc.cpu.pcpi_rs1[25]
.sym 67870 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67879 soc.cpu.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I2
.sym 67881 soc.cpu.timer_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 67883 soc.cpu.timer_SB_DFFSR_Q_1_D_SB_LUT4_O_I2
.sym 67885 soc.cpu.timer_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.sym 67887 soc.cpu.cpuregs_rs1[25]
.sym 67889 soc.cpu.timer_SB_DFFSR_Q_2_D_SB_LUT4_O_I2
.sym 67895 soc.cpu.cpuregs_rs1[30]
.sym 67900 soc.cpu.cpuregs_rs1[27]
.sym 67901 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 67903 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 67904 soc.cpu.cpuregs_rs1[29]
.sym 67909 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 67910 soc.cpu.cpuregs_rs1[28]
.sym 67912 soc.cpu.timer_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.sym 67913 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 67914 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 67915 soc.cpu.cpuregs_rs1[27]
.sym 67924 soc.cpu.timer_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 67925 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 67926 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 67927 soc.cpu.cpuregs_rs1[25]
.sym 67942 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 67943 soc.cpu.cpuregs_rs1[30]
.sym 67944 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 67945 soc.cpu.timer_SB_DFFSR_Q_1_D_SB_LUT4_O_I2
.sym 67948 soc.cpu.cpuregs_rs1[28]
.sym 67949 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 67950 soc.cpu.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I2
.sym 67951 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 67954 soc.cpu.timer_SB_DFFSR_Q_2_D_SB_LUT4_O_I2
.sym 67955 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 67956 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 67957 soc.cpu.cpuregs_rs1[29]
.sym 67959 CLK12$SB_IO_IN_$glb_clk
.sym 67960 resetn_SB_LUT4_I3_O_$glb_sr
.sym 67969 soc.cpu.timer[27]
.sym 67971 soc.cpu.timer_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 67975 soc.cpu.timer[25]
.sym 67977 soc.cpu.cpuregs_rs1[24]
.sym 68006 $PACKER_GND_NET
.sym 68009 LCD_SPI_SDA$SB_IO_OUT
.sym 68023 LCD_SPI_SDA$SB_IO_OUT
.sym 68030 $PACKER_GND_NET
.sym 68031 LCD_SPI_SDA$SB_IO_OUT
.sym 68034 LCD_SPI_DC$SB_IO_OUT
.sym 68063 flash_io2_do
.sym 68065 flash_io2_do_SB_LUT4_O_I2
.sym 68066 soc.spimemio.xfer_io2_90_SB_DFFNSR_Q_D
.sym 68067 soc.spimemio.xfer_io2_90
.sym 68073 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 68074 iomem_wdata[10]
.sym 68075 iomem_wdata[9]
.sym 68083 iomem_wdata[2]
.sym 68104 reset_cnt[1]
.sym 68105 reset_cnt[2]
.sym 68109 reset_cnt[0]
.sym 68111 resetn_SB_LUT4_I3_O
.sym 68123 reset_cnt[4]
.sym 68130 reset_cnt[3]
.sym 68132 reset_cnt[5]
.sym 68133 reset_cnt[0]
.sym 68135 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 68137 resetn_SB_LUT4_I3_O
.sym 68138 reset_cnt[0]
.sym 68141 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 68144 reset_cnt[1]
.sym 68145 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 68147 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 68150 reset_cnt[2]
.sym 68151 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 68153 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 68155 reset_cnt[3]
.sym 68157 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 68159 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 68162 reset_cnt[4]
.sym 68163 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 68167 reset_cnt[5]
.sym 68169 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 68173 reset_cnt[0]
.sym 68175 resetn_SB_LUT4_I3_O
.sym 68178 reset_cnt[1]
.sym 68179 reset_cnt[2]
.sym 68180 reset_cnt[0]
.sym 68181 reset_cnt[3]
.sym 68183 CLK12$SB_IO_IN_$glb_clk
.sym 68185 flash_io2_di
.sym 68206 soc.ram_ready
.sym 68210 soc.cpu.mem_rdata_SB_LUT4_O_6_I1_SB_LUT4_O_I1
.sym 68212 soc.cpu.mem_rdata_SB_LUT4_O_13_I3_SB_LUT4_O_I1
.sym 68229 flash_io2_oe
.sym 68230 flash_io2_di
.sym 68235 soc.spimemio.xfer.obuffer[6]
.sym 68239 flash_io0_oe
.sym 68242 soc.spimemio_cfgreg_do[22]
.sym 68243 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 68244 soc.spimemio.xfer.xfer_qspi
.sym 68245 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 68248 iomem_wdata[8]
.sym 68252 $PACKER_VCC_NET
.sym 68255 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 68267 soc.spimemio.config_oe[0]
.sym 68271 flash_io1_oe_SB_LUT4_O_I2
.sym 68277 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 68279 iomem_wdata[8]
.sym 68285 flash_io0_oe_SB_LUT4_O_I0
.sym 68288 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 68290 soc.spimemio.config_oe[1]
.sym 68291 soc.spimemio_cfgreg_do[31]
.sym 68294 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 68295 iomem_wdata[9]
.sym 68301 iomem_wdata[9]
.sym 68306 iomem_wdata[8]
.sym 68311 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 68312 flash_io0_oe_SB_LUT4_O_I0
.sym 68313 soc.spimemio_cfgreg_do[31]
.sym 68314 flash_io1_oe_SB_LUT4_O_I2
.sym 68317 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 68318 soc.spimemio_cfgreg_do[31]
.sym 68319 soc.spimemio.config_oe[0]
.sym 68320 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 68329 flash_io1_oe_SB_LUT4_O_I2
.sym 68330 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 68331 soc.spimemio.config_oe[1]
.sym 68332 soc.spimemio_cfgreg_do[31]
.sym 68345 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 68346 CLK12$SB_IO_IN_$glb_clk
.sym 68347 resetn_SB_LUT4_I3_O_$glb_sr
.sym 68349 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 68350 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 68351 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 68352 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 68353 soc.spimemio.xfer.fetch
.sym 68354 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 68355 soc.spimemio.xfer.last_fetch
.sym 68362 iomem_wdata[24]
.sym 68363 iomem_wdata[2]
.sym 68366 soc.spimemio.dout_data[2]
.sym 68374 soc.spimemio.jump_SB_LUT4_I3_O
.sym 68375 soc.spimemio.xfer.next_fetch
.sym 68377 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 68378 soc.spimemio.din_data[2]
.sym 68383 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 68391 soc.spimemio.din_data[3]
.sym 68392 soc.spimemio_cfgreg_do[31]
.sym 68394 soc.spimemio.xfer_clk
.sym 68398 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 68400 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 68404 soc.spimemio.din_data[2]
.sym 68405 soc.spimemio.xfer.xfer_qspi
.sym 68406 soc.spimemio.xfer.xfer_rd
.sym 68407 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E
.sym 68408 soc.spimemio.xfer.xfer_dspi
.sym 68409 soc.spimemio.din_data[0]
.sym 68410 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 68411 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 68412 soc.spimemio.din_rd
.sym 68413 soc.spimemio.xfer.dummy_count[0]
.sym 68414 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 68415 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 68416 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 68417 $PACKER_VCC_NET
.sym 68419 soc.spimemio.din_data[1]
.sym 68420 soc.spimemio.din_rd
.sym 68422 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 68423 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 68424 soc.spimemio.din_data[0]
.sym 68425 soc.spimemio.din_rd
.sym 68430 soc.spimemio.xfer_clk
.sym 68434 soc.spimemio.din_rd
.sym 68435 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 68436 soc.spimemio.din_data[2]
.sym 68437 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 68440 $PACKER_VCC_NET
.sym 68442 soc.spimemio.xfer.dummy_count[0]
.sym 68443 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 68446 soc.spimemio.din_data[3]
.sym 68447 soc.spimemio.din_rd
.sym 68448 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 68449 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 68452 soc.spimemio.xfer.xfer_dspi
.sym 68453 soc.spimemio.xfer.xfer_qspi
.sym 68454 soc.spimemio.xfer.xfer_rd
.sym 68458 soc.spimemio.xfer.xfer_qspi
.sym 68459 soc.spimemio.xfer.xfer_rd
.sym 68460 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 68461 soc.spimemio_cfgreg_do[31]
.sym 68464 soc.spimemio.din_data[1]
.sym 68465 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 68466 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 68467 soc.spimemio.din_rd
.sym 68468 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E
.sym 68469 CLK12$SB_IO_IN_$glb_clk
.sym 68470 soc.spimemio.xfer_resetn_SB_LUT4_I3_O_$glb_sr
.sym 68471 soc.spimemio.xfer.xfer_qspi
.sym 68472 soc.spimemio.xfer.xfer_rd
.sym 68473 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O
.sym 68474 soc.spimemio.xfer.xfer_dspi
.sym 68475 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E
.sym 68476 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 68477 soc.spimemio.xfer.xfer_ddr
.sym 68483 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 68484 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 68485 soc.spimemio.din_data[3]
.sym 68486 soc.spimemio_cfgreg_do[31]
.sym 68489 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 68491 soc.spimemio.dout_data[6]
.sym 68492 soc.memory.wen[3]
.sym 68495 iomem_wdata[3]
.sym 68496 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 68499 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 68500 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 68501 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3
.sym 68502 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 68503 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 68504 soc.spimemio.xfer.xfer_qspi
.sym 68505 soc.spimemio.din_data[1]
.sym 68506 soc.cpu.mem_rdata_SB_LUT4_O_7_I3_SB_LUT4_O_I1
.sym 68513 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 68514 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 68516 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 68517 soc.spimemio.dout_tag[0]
.sym 68518 soc.spimemio.config_clk
.sym 68520 soc.spimemio.dout_tag[1]
.sym 68522 soc.spimemio.dout_tag[2]
.sym 68523 soc.spimemio.dout_tag[3]
.sym 68525 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 68526 soc.spimemio_cfgreg_do[31]
.sym 68533 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 68535 soc.spimemio.xfer_clk
.sym 68541 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 68542 soc.spimemio.xfer.xfer_ddr
.sym 68545 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 68546 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 68548 soc.spimemio.dout_tag[0]
.sym 68551 soc.spimemio.dout_tag[2]
.sym 68552 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 68553 soc.spimemio.dout_tag[1]
.sym 68554 soc.spimemio.dout_tag[3]
.sym 68558 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 68560 soc.spimemio.dout_tag[0]
.sym 68563 soc.spimemio.xfer_clk
.sym 68565 soc.spimemio_cfgreg_do[31]
.sym 68566 soc.spimemio.config_clk
.sym 68570 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 68571 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 68572 soc.spimemio.dout_tag[0]
.sym 68575 soc.spimemio.dout_tag[1]
.sym 68576 soc.spimemio.dout_tag[3]
.sym 68577 soc.spimemio.dout_tag[2]
.sym 68578 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 68581 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 68582 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 68589 soc.spimemio.xfer.xfer_ddr
.sym 68592 CLK12$SB_IO_IN_$glb_clk
.sym 68594 soc.spimemio.xfer.xfer_tag[1]
.sym 68595 soc.spimemio.xfer.next_fetch
.sym 68596 soc.spimemio.xfer.xfer_tag[3]
.sym 68597 soc.spimemio.xfer.xfer_tag[2]
.sym 68598 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 68599 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 68600 soc.spimemio.xfer.xfer_tag[0]
.sym 68605 iomem_wdata[24]
.sym 68607 soc.spimemio.xfer.xfer_ddr
.sym 68608 soc.memory.wen[2]
.sym 68609 soc.spimemio.xfer.xfer_dspi
.sym 68610 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 68611 iomem_wdata[23]
.sym 68613 soc.spimemio.dout_data[6]
.sym 68614 soc.memory.cs_0
.sym 68616 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 68617 iomem_wdata[1]
.sym 68618 soc.spimemio.state[5]
.sym 68619 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 68621 soc.spimemio.xfer_resetn
.sym 68622 soc.spimemio.state[8]
.sym 68623 soc.spimemio.xfer_csb
.sym 68624 soc.spimemio.state[1]
.sym 68625 soc.spimemio.din_ddr
.sym 68626 soc.spimemio.xfer.xfer_ddr
.sym 68628 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 68637 soc.spimemio.dout_tag[2]
.sym 68642 soc.spimemio.state[1]
.sym 68643 soc.spimemio.dout_tag[1]
.sym 68645 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 68646 soc.spimemio.jump_SB_LUT4_I3_O
.sym 68647 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 68650 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I1
.sym 68651 soc.spimemio.xfer.xfer_tag[1]
.sym 68654 soc.spimemio.xfer.xfer_tag[2]
.sym 68655 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 68657 soc.spimemio.state[8]
.sym 68659 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 68661 soc.spimemio.xfer.xfer_tag[3]
.sym 68662 soc.spimemio.dout_tag[3]
.sym 68663 soc.spimemio.state[5]
.sym 68665 soc.spimemio.xfer.xfer_tag[0]
.sym 68668 soc.spimemio.xfer.xfer_tag[1]
.sym 68674 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 68675 soc.spimemio.dout_tag[2]
.sym 68676 soc.spimemio.dout_tag[1]
.sym 68677 soc.spimemio.dout_tag[3]
.sym 68683 soc.spimemio.xfer.xfer_tag[2]
.sym 68686 soc.spimemio.xfer.xfer_tag[3]
.sym 68692 soc.spimemio.state[8]
.sym 68693 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 68694 soc.spimemio.jump_SB_LUT4_I3_O
.sym 68695 soc.spimemio.state[5]
.sym 68700 soc.spimemio.xfer.xfer_tag[0]
.sym 68704 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 68705 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 68706 soc.spimemio.state[8]
.sym 68711 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 68712 soc.spimemio.state[1]
.sym 68713 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I1
.sym 68715 CLK12$SB_IO_IN_$glb_clk
.sym 68717 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 68718 soc.spimemio.din_tag[1]
.sym 68719 soc.spimemio.din_tag_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 68720 soc.spimemio.rd_wait_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 68721 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 68722 soc.spimemio.din_tag[2]
.sym 68723 soc.spimemio.din_tag[3]
.sym 68724 soc.spimemio.din_tag[0]
.sym 68729 soc.cpu.mem_rdata_SB_LUT4_O_10_I3_SB_LUT4_O_I1
.sym 68732 iomem_addr[3]
.sym 68733 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 68735 iomem_wdata[27]
.sym 68738 soc.spimemio.din_rd
.sym 68745 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 68746 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 68747 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 68748 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 68750 soc.spimemio.state[3]
.sym 68752 soc.spimemio.state[1]
.sym 68759 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 68760 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 68764 soc.spimemio_cfgreg_do[21]
.sym 68765 soc.spimemio_cfgreg_do[22]
.sym 68772 soc.spimemio_cfgreg_do[21]
.sym 68773 soc.spimemio.state[1]
.sym 68774 soc.spimemio.state[12]
.sym 68777 soc.spimemio.rd_wait_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 68785 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 68786 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 68792 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 68797 soc.spimemio.rd_wait_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 68798 soc.spimemio.state[12]
.sym 68799 soc.spimemio_cfgreg_do[22]
.sym 68800 soc.spimemio_cfgreg_do[21]
.sym 68815 soc.spimemio.state[1]
.sym 68816 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 68817 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 68833 soc.spimemio_cfgreg_do[21]
.sym 68834 soc.spimemio.state[12]
.sym 68835 soc.spimemio_cfgreg_do[22]
.sym 68836 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 68837 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 68838 CLK12$SB_IO_IN_$glb_clk
.sym 68840 soc.spimemio.din_qspi
.sym 68841 soc.spimemio.xfer_resetn
.sym 68842 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 68843 soc.spimemio.din_ddr
.sym 68844 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 68845 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1
.sym 68846 soc.spimemio.din_valid
.sym 68847 soc.spimemio.din_ddr_SB_LUT4_I3_I1
.sym 68851 iomem_wdata[23]
.sym 68854 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 68856 soc.spimemio.dout_data[4]
.sym 68858 soc.spimemio.dout_data[3]
.sym 68859 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 68860 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 68866 soc.spimemio.jump_SB_LUT4_I3_O
.sym 68867 iomem_addr[16]
.sym 68871 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 68874 soc.spimemio.state_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 68881 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 68886 soc.spimemio.state[11]
.sym 68889 soc.spimemio.state[5]
.sym 68893 soc.spimemio_cfgreg_do[17]
.sym 68896 soc.spimemio.state[1]
.sym 68912 soc.spimemio.jump_SB_LUT4_I3_O
.sym 68914 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 68916 soc.spimemio.jump_SB_LUT4_I3_O
.sym 68926 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 68928 soc.spimemio.jump_SB_LUT4_I3_O
.sym 68933 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 68934 soc.spimemio_cfgreg_do[17]
.sym 68935 soc.spimemio.state[1]
.sym 68944 soc.spimemio.state[11]
.sym 68945 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 68946 soc.spimemio.state[5]
.sym 68947 soc.spimemio.jump_SB_LUT4_I3_O
.sym 68961 CLK12$SB_IO_IN_$glb_clk
.sym 68963 soc.spimemio.state[2]
.sym 68964 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 68965 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I1
.sym 68966 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 68967 soc.spimemio.state[3]
.sym 68968 soc.spimemio.state[7]
.sym 68969 soc.spimemio.state[10]
.sym 68970 soc.spimemio.jump_SB_LUT4_I3_O
.sym 68975 iomem_addr[12]
.sym 68977 iomem_addr[2]
.sym 68978 soc.spimemio.dout_data[5]
.sym 68979 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 68981 iomem_addr[5]
.sym 68982 soc.spimemio.xfer_clk
.sym 68984 soc.spimemio.xfer_resetn
.sym 68986 soc.spimemio.jump
.sym 68990 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 68991 iomem_wdata[3]
.sym 68992 iomem_addr[8]
.sym 68995 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 68997 soc.spimemio.din_data[1]
.sym 68998 soc.spimemio.rd_addr_SB_DFFE_Q_23_E
.sym 69006 soc.spimemio.state[4]
.sym 69007 soc.spimemio.state[12]
.sym 69008 soc.spimemio_cfgreg_do[18]
.sym 69012 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 69013 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1
.sym 69018 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 69022 soc.spimemio.state[1]
.sym 69025 soc.spimemio.state[7]
.sym 69027 iomem_addr[2]
.sym 69035 soc.spimemio.jump_SB_LUT4_I3_O
.sym 69038 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 69039 soc.spimemio.jump_SB_LUT4_I3_O
.sym 69045 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 69046 soc.spimemio.jump_SB_LUT4_I3_O
.sym 69049 soc.spimemio.state[4]
.sym 69050 soc.spimemio.state[7]
.sym 69051 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1
.sym 69052 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 69061 soc.spimemio.state[1]
.sym 69062 soc.spimemio.state[12]
.sym 69063 soc.spimemio_cfgreg_do[18]
.sym 69064 iomem_addr[2]
.sym 69084 CLK12$SB_IO_IN_$glb_clk
.sym 69086 soc.spimemio.rd_wait_SB_LUT4_I2_O
.sym 69087 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I0
.sym 69088 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I1
.sym 69089 soc.spimemio.din_data[1]
.sym 69090 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 69091 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 69092 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I1
.sym 69093 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 69099 soc.spimemio.state[0]
.sym 69101 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 69103 soc.spimemio.state[12]
.sym 69104 soc.spimemio.state[4]
.sym 69108 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 69109 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 69112 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 69118 iomem_addr[1]
.sym 69120 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 69209 soc.spimemio.rd_wait
.sym 69210 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 69214 soc.spimemio.rd_addr_SB_DFFE_Q_23_E
.sym 69221 soc.spimemio.state[6]
.sym 69222 soc.spimemio.state[0]
.sym 69226 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 69229 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 69231 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 69232 soc.spimemio.state_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 69233 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 69237 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 69238 iomem_addr[18]
.sym 69240 iomem_addr[16]
.sym 69242 iomem_addr[23]
.sym 69243 iomem_addr[14]
.sym 69251 iomem_addr[16]
.sym 69252 iomem_addr[0]
.sym 69253 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 69254 iomem_addr[18]
.sym 69260 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_O_I2
.sym 69262 iomem_addr[1]
.sym 69263 iomem_addr[2]
.sym 69267 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 69269 iomem_addr[25]
.sym 69270 iomem_addr[25]
.sym 69273 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I1_SB_LUT4_O_I2
.sym 69274 iomem_addr[24]
.sym 69277 iomem_addr[17]
.sym 69279 st7735.wstrb_SB_LUT4_O_I2
.sym 69280 iomem_addr[3]
.sym 69281 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I1_SB_LUT4_O_I2
.sym 69283 st7735.wstrb_SB_LUT4_O_I2
.sym 69284 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I1_SB_LUT4_O_I2
.sym 69285 iomem_addr[25]
.sym 69286 iomem_addr[24]
.sym 69289 iomem_addr[3]
.sym 69290 iomem_addr[0]
.sym 69291 iomem_addr[1]
.sym 69292 iomem_addr[2]
.sym 69295 iomem_addr[0]
.sym 69296 iomem_addr[3]
.sym 69297 iomem_addr[2]
.sym 69298 iomem_addr[1]
.sym 69301 iomem_addr[24]
.sym 69303 iomem_addr[25]
.sym 69304 iomem_addr[17]
.sym 69307 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I1_SB_LUT4_O_I2
.sym 69309 st7735.wstrb_SB_LUT4_O_I2
.sym 69313 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 69315 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_O_I2
.sym 69320 iomem_addr[16]
.sym 69321 iomem_addr[18]
.sym 69325 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 69327 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 69332 soc.spimemio.rd_addr[1]
.sym 69335 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1
.sym 69336 soc.spimemio.rd_addr[0]
.sym 69339 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I1_SB_LUT4_O_I2
.sym 69344 soc.spimemio.valid
.sym 69347 iomem_addr[8]
.sym 69348 iomem_addr[10]
.sym 69349 iomem_addr[15]
.sym 69351 soc.spimemio.rd_inc
.sym 69355 soc.spimemio.din_data[0]
.sym 69358 iomem_addr[2]
.sym 69361 soc.cpu.mem_la_addr_SB_LUT4_O_15_I3
.sym 69363 iomem_addr[17]
.sym 69365 iomem_addr[23]
.sym 69366 iomem_addr[16]
.sym 69367 iomem_addr[25]
.sym 69374 iomem_addr[16]
.sym 69377 soc.cpu.mem_la_addr_SB_LUT4_O_15_I3
.sym 69378 iomem_addr[24]
.sym 69379 iomem_addr[17]
.sym 69382 $PACKER_GND_NET
.sym 69384 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 69385 soc.cpu.pcpi_rs1[16]
.sym 69387 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 69390 iomem_addr[25]
.sym 69395 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 69396 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I1_SB_LUT4_O_I2
.sym 69397 st7735.wstrb_SB_LUT4_O_I2
.sym 69399 soc.cpu.pcpi_rs1[2]
.sym 69404 soc.cpu.mem_la_addr_SB_LUT4_O_29_I3
.sym 69406 iomem_addr[17]
.sym 69407 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I1_SB_LUT4_O_I2
.sym 69408 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 69409 st7735.wstrb_SB_LUT4_O_I2
.sym 69412 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 69414 soc.cpu.pcpi_rs1[16]
.sym 69415 soc.cpu.mem_la_addr_SB_LUT4_O_15_I3
.sym 69418 $PACKER_GND_NET
.sym 69432 $PACKER_GND_NET
.sym 69436 soc.cpu.pcpi_rs1[2]
.sym 69437 soc.cpu.mem_la_addr_SB_LUT4_O_29_I3
.sym 69438 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 69443 iomem_addr[24]
.sym 69445 iomem_addr[25]
.sym 69448 iomem_addr[16]
.sym 69452 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 69453 CLK12$SB_IO_IN_$glb_clk
.sym 69462 st7735.wstrb_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 69468 iomem_addr[7]
.sym 69471 iomem_addr[16]
.sym 69475 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 69476 iomem_addr[4]
.sym 69477 iomem_addr[6]
.sym 69482 iomem_wdata[3]
.sym 69485 st7735.wstrb_SB_LUT4_O_I3
.sym 69486 soc.spimemio.rd_addr_SB_DFFE_Q_23_E
.sym 69488 iomem_addr[8]
.sym 69489 iomem_addr[20]
.sym 69490 soc.memory.cs_0
.sym 69497 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 69498 soc.memory.cs_0_SB_CARRY_I1_1_CO[1]
.sym 69508 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 69509 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 69511 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 69519 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 69523 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 69526 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 69528 $nextpnr_ICESTORM_LC_23$O
.sym 69531 soc.memory.cs_0_SB_CARRY_I1_1_CO[1]
.sym 69534 soc.memory.cs_0_SB_CARRY_I1_CO[2]
.sym 69537 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 69540 soc.memory.cs_0_SB_CARRY_I1_CO[3]
.sym 69542 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 69546 soc.memory.cs_0_SB_CARRY_I1_CO[4]
.sym 69549 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 69552 soc.memory.cs_0_SB_CARRY_I1_CO[5]
.sym 69555 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 69558 soc.memory.cs_0_SB_CARRY_I1_CO[6]
.sym 69560 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 69564 soc.memory.cs_0_SB_CARRY_I1_CO[7]
.sym 69567 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 69570 soc.memory.cs_0_SB_CARRY_I1_CO[8]
.sym 69573 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 69579 st7735.wstrb_SB_LUT4_O_I3
.sym 69588 soc.cpu.cpuregs_rs1[2]
.sym 69589 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 69591 iomem_addr[24]
.sym 69593 iomem_ready_SB_LUT4_I1_I3
.sym 69594 iomem_addr[14]
.sym 69595 iomem_addr[19]
.sym 69596 iomem_addr[5]
.sym 69597 soc.mem_valid
.sym 69598 iomem_addr[10]
.sym 69600 $PACKER_VCC_NET
.sym 69603 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 69605 iomem_addr[21]
.sym 69606 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 69607 iomem_addr[13]
.sym 69609 iomem_addr[22]
.sym 69614 soc.memory.cs_0_SB_CARRY_I1_CO[8]
.sym 69623 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 69627 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 69629 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 69634 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 69635 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 69636 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 69643 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 69649 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 69651 soc.memory.cs_0_SB_CARRY_I1_CO[9]
.sym 69653 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 69657 soc.memory.cs_0_SB_CARRY_I1_CO[10]
.sym 69660 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 69663 soc.memory.cs_0_SB_CARRY_I1_CO[11]
.sym 69666 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 69669 soc.memory.cs_0_SB_CARRY_I1_CO[12]
.sym 69672 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 69675 soc.memory.cs_0_SB_CARRY_I1_CO[13]
.sym 69677 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 69681 soc.memory.cs_0_SB_CARRY_I1_CO[14]
.sym 69684 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 69687 soc.memory.cs_0_SB_CARRY_I1_CO[15]
.sym 69690 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 69693 soc.memory.cs_0_SB_CARRY_I1_CO[16]
.sym 69695 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 69703 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 69704 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 69705 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 69708 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 69711 soc.cpu.cpuregs_rs1[7]
.sym 69713 iomem_addr[14]
.sym 69714 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3
.sym 69715 iomem_addr[11]
.sym 69718 iomem_addr[6]
.sym 69722 soc.spimemio.rd_addr[7]
.sym 69724 iomem_addr[5]
.sym 69725 iomem_addr[18]
.sym 69727 iomem_addr[14]
.sym 69728 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 69729 iomem_addr[23]
.sym 69730 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 69731 iomem_addr[21]
.sym 69732 soc.cpu.pcpi_rs1[18]
.sym 69733 iomem_addr[13]
.sym 69734 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 69735 iomem_addr[22]
.sym 69737 soc.memory.cs_0_SB_CARRY_I1_CO[16]
.sym 69742 $PACKER_VCC_NET
.sym 69743 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 69745 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 69760 soc.memory.cs_0
.sym 69762 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 69768 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 69769 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 69770 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 69773 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 69774 soc.memory.cs_0_SB_CARRY_I1_CO[17]
.sym 69777 soc.memory.cs_0
.sym 69780 soc.memory.cs_0_SB_CARRY_I1_CO[18]
.sym 69782 $PACKER_VCC_NET
.sym 69783 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 69786 soc.memory.cs_0_SB_CARRY_I1_CO[19]
.sym 69789 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 69792 soc.memory.cs_0_SB_CARRY_I1_CO[20]
.sym 69795 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 69798 soc.memory.cs_0_SB_CARRY_I1_CO[21]
.sym 69800 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 69804 soc.memory.cs_0_SB_CARRY_I1_CO[22]
.sym 69806 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 69810 soc.memory.cs_0_SB_CARRY_I1_CO[23]
.sym 69813 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 69816 soc.memory.cs_0_SB_CARRY_I1_CO[24]
.sym 69819 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 69824 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 69825 iomem_addr[21]
.sym 69826 iomem_addr[13]
.sym 69827 iomem_addr[22]
.sym 69828 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I2
.sym 69830 iomem_addr[18]
.sym 69831 iomem_addr[17]
.sym 69834 soc.cpu.pcpi_rs1[12]
.sym 69837 iomem_addr[11]
.sym 69839 iomem_addr[12]
.sym 69840 iomem_addr[20]
.sym 69841 iomem_addr[9]
.sym 69844 iomem_addr[3]
.sym 69845 iomem_addr[2]
.sym 69847 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 69848 iomem_addr[27]
.sym 69850 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_CI[2]
.sym 69851 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 69853 soc.cpu.mem_la_addr_SB_LUT4_O_15_I3
.sym 69854 iomem_addr[25]
.sym 69855 iomem_addr[17]
.sym 69857 iomem_addr[23]
.sym 69858 iomem_addr[26]
.sym 69859 soc.cpu.pcpi_rs1[23]
.sym 69860 soc.memory.cs_0_SB_CARRY_I1_CO[24]
.sym 69866 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 69872 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 69879 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 69883 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 69885 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 69889 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1
.sym 69890 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 69896 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_CI[2]
.sym 69897 soc.memory.cs_0_SB_CARRY_I1_CO[25]
.sym 69899 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 69903 soc.memory.cs_0_SB_CARRY_I1_CO[26]
.sym 69905 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_CI[2]
.sym 69909 soc.memory.cs_0_SB_CARRY_I1_CO[27]
.sym 69912 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 69915 soc.memory.cs_0_SB_CARRY_I1_CO[28]
.sym 69917 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 69921 soc.memory.cs_0_SB_CARRY_I1_CO[29]
.sym 69923 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 69927 soc.memory.cs_0_SB_CARRY_I1_CO[30]
.sym 69930 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 69933 soc.memory.cs_0_SB_CARRY_I1_CO[31]
.sym 69936 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 69939 $nextpnr_ICESTORM_LC_24$I3
.sym 69942 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1
.sym 69948 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 69949 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 69951 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 69952 st7735.shifter_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 69954 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_CI[2]
.sym 69958 soc.cpu.timer[12]
.sym 69959 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 69960 iomem_addr[18]
.sym 69961 soc.cpu.mem_la_addr_SB_LUT4_O_10_I3
.sym 69962 iomem_addr[15]
.sym 69963 iomem_addr[4]
.sym 69964 iomem_addr[6]
.sym 69966 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 69968 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 69969 iomem_addr[7]
.sym 69970 iomem_addr[13]
.sym 69971 soc.cpu.pcpi_rs1[20]
.sym 69972 soc.cpu.mem_la_addr_SB_LUT4_O_9_I3
.sym 69973 iomem_addr[20]
.sym 69974 iomem_addr[15]
.sym 69975 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1
.sym 69976 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 69978 iomem_wdata[3]
.sym 69979 soc.cpu.pcpi_rs1[17]
.sym 69980 soc.cpu.mem_la_addr_SB_LUT4_O_13_I3
.sym 69981 iomem_addr[14]
.sym 69982 st7735.wstrb_SB_LUT4_O_I3
.sym 69983 $nextpnr_ICESTORM_LC_24$I3
.sym 69989 soc.cpu.pcpi_rs1[20]
.sym 69990 iomem_addr[28]
.sym 69994 iomem_addr[29]
.sym 69997 soc.cpu.trap_SB_LUT4_I3_O
.sym 70005 soc.cpu.pcpi_rs1[24]
.sym 70006 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 70007 soc.cpu.mem_la_addr_SB_LUT4_O_8_I3
.sym 70008 soc.cpu.mem_la_addr_SB_LUT4_O_17_I3
.sym 70009 soc.cpu.mem_la_addr_SB_LUT4_O_11_I3
.sym 70011 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 70015 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 70016 soc.cpu.pcpi_rs1[14]
.sym 70017 soc.cpu.mem_la_addr_SB_LUT4_O_7_I3
.sym 70019 soc.cpu.pcpi_rs1[23]
.sym 70024 $nextpnr_ICESTORM_LC_24$I3
.sym 70028 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 70029 soc.cpu.pcpi_rs1[14]
.sym 70030 soc.cpu.mem_la_addr_SB_LUT4_O_17_I3
.sym 70033 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 70035 soc.cpu.pcpi_rs1[23]
.sym 70036 soc.cpu.mem_la_addr_SB_LUT4_O_8_I3
.sym 70039 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 70042 soc.cpu.trap_SB_LUT4_I3_O
.sym 70045 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 70046 soc.cpu.pcpi_rs1[24]
.sym 70047 soc.cpu.mem_la_addr_SB_LUT4_O_7_I3
.sym 70051 soc.cpu.pcpi_rs1[20]
.sym 70052 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 70053 soc.cpu.mem_la_addr_SB_LUT4_O_11_I3
.sym 70057 iomem_addr[29]
.sym 70064 iomem_addr[28]
.sym 70067 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 70068 CLK12$SB_IO_IN_$glb_clk
.sym 70076 st7735.wstrb
.sym 70084 iomem_addr[20]
.sym 70089 iomem_wdata[28]
.sym 70092 $PACKER_VCC_NET
.sym 70093 soc.cpu.trap_SB_LUT4_I3_O
.sym 70094 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 70095 iomem_addr[23]
.sym 70099 soc.cpu.cpu_state[2]
.sym 70100 soc.cpu.cpu_state[2]
.sym 70102 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 70103 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1
.sym 70104 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 70112 iomem_addr[30]
.sym 70116 soc.cpu.mem_la_addr_SB_LUT4_O_16_I3
.sym 70117 iomem_addr[29]
.sym 70118 soc.cpu.pcpi_rs1[30]
.sym 70121 soc.cpu.pcpi_rs1[29]
.sym 70122 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 70126 soc.cpu.pcpi_rs1[15]
.sym 70128 soc.cpu.mem_la_addr_SB_LUT4_O_5_I3
.sym 70129 iomem_addr[28]
.sym 70130 iomem_addr[31]
.sym 70131 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 70132 soc.cpu.pcpi_rs1[28]
.sym 70133 soc.cpu.pcpi_rs1[25]
.sym 70134 soc.cpu.mem_la_addr_SB_LUT4_O_6_I3
.sym 70135 soc.cpu.pcpi_rs1[27]
.sym 70136 soc.cpu.mem_la_addr_SB_LUT4_O_1_I3
.sym 70138 soc.cpu.mem_la_addr_SB_LUT4_O_4_I3
.sym 70139 soc.cpu.pcpi_rs1[26]
.sym 70140 soc.cpu.mem_la_addr_SB_LUT4_O_3_I3
.sym 70142 soc.cpu.mem_la_addr_SB_LUT4_O_2_I3
.sym 70144 soc.cpu.mem_la_addr_SB_LUT4_O_4_I3
.sym 70146 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 70147 soc.cpu.pcpi_rs1[27]
.sym 70150 soc.cpu.pcpi_rs1[30]
.sym 70151 soc.cpu.mem_la_addr_SB_LUT4_O_1_I3
.sym 70153 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 70156 soc.cpu.mem_la_addr_SB_LUT4_O_3_I3
.sym 70157 soc.cpu.pcpi_rs1[28]
.sym 70158 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 70162 soc.cpu.mem_la_addr_SB_LUT4_O_6_I3
.sym 70163 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 70165 soc.cpu.pcpi_rs1[25]
.sym 70168 iomem_addr[28]
.sym 70169 iomem_addr[30]
.sym 70170 iomem_addr[29]
.sym 70171 iomem_addr[31]
.sym 70174 soc.cpu.pcpi_rs1[26]
.sym 70175 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 70176 soc.cpu.mem_la_addr_SB_LUT4_O_5_I3
.sym 70180 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 70182 soc.cpu.mem_la_addr_SB_LUT4_O_2_I3
.sym 70183 soc.cpu.pcpi_rs1[29]
.sym 70187 soc.cpu.pcpi_rs1[15]
.sym 70188 soc.cpu.mem_la_addr_SB_LUT4_O_16_I3
.sym 70189 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 70190 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 70191 CLK12$SB_IO_IN_$glb_clk
.sym 70195 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 70196 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 70203 soc.cpu.cpuregs_rs1[17]
.sym 70206 st7735.wstrb
.sym 70209 soc.cpu.pcpi_rs1[29]
.sym 70211 soc.cpu.instr_rdcycleh
.sym 70214 soc.cpu.pcpi_rs1[15]
.sym 70216 soc.cpu.instr_rdcycleh
.sym 70218 soc.cpu.pcpi_rs1[28]
.sym 70219 soc.cpu.pcpi_rs1[25]
.sym 70221 soc.cpu.pcpi_rs1[27]
.sym 70223 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70224 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 70226 soc.cpu.cpuregs_rs1[4]
.sym 70227 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 70228 soc.cpu.pcpi_rs1[18]
.sym 70241 soc.cpu.instr_maskirq
.sym 70248 soc.cpu.instr_timer
.sym 70254 soc.cpu.instr_retirq
.sym 70263 iomem_addr[31]
.sym 70273 soc.cpu.instr_timer
.sym 70275 soc.cpu.instr_maskirq
.sym 70276 soc.cpu.instr_retirq
.sym 70279 iomem_addr[31]
.sym 70316 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70317 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 70318 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 70320 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70321 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70331 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 70332 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 70336 iomem_wdata[20]
.sym 70340 soc.cpu.instr_rdinstrh
.sym 70341 soc.cpu.instr_rdinstr
.sym 70342 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 70344 soc.cpu.instr_rdinstr
.sym 70345 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70347 soc.cpu.instr_rdinstrh
.sym 70349 soc.cpu.timer[2]
.sym 70351 soc.cpu.timer[4]
.sym 70357 soc.cpu.instr_maskirq
.sym 70360 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 70365 soc.cpu.instr_timer
.sym 70366 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 70371 soc.cpu.irq_mask[2]
.sym 70373 soc.cpu.timer[2]
.sym 70375 soc.cpu.cpuregs_rs1[2]
.sym 70376 soc.cpu.instr_retirq
.sym 70377 soc.cpu.instr_retirq
.sym 70378 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70381 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70384 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 70386 soc.cpu.cpuregs_rs1[4]
.sym 70396 soc.cpu.irq_mask[2]
.sym 70397 soc.cpu.instr_maskirq
.sym 70398 soc.cpu.instr_timer
.sym 70399 soc.cpu.timer[2]
.sym 70402 soc.cpu.cpuregs_rs1[2]
.sym 70403 soc.cpu.instr_retirq
.sym 70404 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 70405 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70428 soc.cpu.cpuregs_rs1[2]
.sym 70432 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 70433 soc.cpu.instr_retirq
.sym 70434 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70435 soc.cpu.cpuregs_rs1[4]
.sym 70436 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 70437 CLK12$SB_IO_IN_$glb_clk
.sym 70438 resetn_SB_LUT4_I3_O_$glb_sr
.sym 70451 soc.cpu.instr_timer
.sym 70452 soc.cpu.count_cycle[2]
.sym 70454 soc.cpu.count_cycle[7]
.sym 70457 iomem_wdata[9]
.sym 70458 iomem_wdata[14]
.sym 70460 soc.cpu.instr_rdinstrh
.sym 70461 soc.cpu.instr_maskirq
.sym 70462 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 70465 iomem_wdata[3]
.sym 70466 iomem_wdata[0]
.sym 70467 soc.cpu.pcpi_rs1[20]
.sym 70469 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 70470 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 70471 soc.cpu.pcpi_rs1[17]
.sym 70473 soc.cpu.instr_maskirq
.sym 70480 soc.cpu.instr_maskirq
.sym 70481 soc.cpu.instr_retirq
.sym 70482 soc.cpu.pcpi_rs1[15]
.sym 70483 soc.cpu.irq_mask[4]
.sym 70484 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70487 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 70489 soc.cpu.instr_retirq
.sym 70495 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70497 soc.cpu.instr_timer
.sym 70498 soc.cpu.cpuregs_rs1[7]
.sym 70499 soc.cpu.cpu_state[2]
.sym 70504 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 70506 soc.cpu.cpu_state[4]
.sym 70507 soc.cpu.cpu_state[2]
.sym 70510 soc.cpu.cpuregs_rs1[3]
.sym 70511 soc.cpu.timer[4]
.sym 70519 soc.cpu.cpu_state[2]
.sym 70520 soc.cpu.cpuregs_rs1[7]
.sym 70521 soc.cpu.instr_retirq
.sym 70522 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70531 soc.cpu.irq_mask[4]
.sym 70532 soc.cpu.instr_maskirq
.sym 70533 soc.cpu.instr_timer
.sym 70534 soc.cpu.timer[4]
.sym 70543 soc.cpu.cpu_state[4]
.sym 70544 soc.cpu.pcpi_rs1[15]
.sym 70545 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 70546 soc.cpu.cpu_state[2]
.sym 70555 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 70556 soc.cpu.instr_retirq
.sym 70557 soc.cpu.cpuregs_rs1[3]
.sym 70558 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70562 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 70564 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70566 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70568 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 70575 iomem_wdata[1]
.sym 70576 iomem_wdata[2]
.sym 70579 soc.cpu.irq_mask[4]
.sym 70586 soc.cpu.timer[8]
.sym 70587 soc.cpu.cpu_state[2]
.sym 70588 soc.cpu.timer[3]
.sym 70589 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 70590 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 70591 iomem_wdata[4]
.sym 70592 soc.cpu.cpu_state[2]
.sym 70594 soc.cpu.cpuregs_rs1[16]
.sym 70595 soc.cpu.count_cycle[5]
.sym 70596 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 70597 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 70605 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 70607 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 70609 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70611 soc.cpu.irq_mask[8]
.sym 70612 soc.cpu.timer[8]
.sym 70614 soc.cpu.timer[3]
.sym 70615 soc.cpu.instr_retirq
.sym 70616 soc.cpu.cpuregs_rs1[8]
.sym 70621 soc.cpu.irq_mask[11]
.sym 70622 soc.cpu.irq_mask[3]
.sym 70623 soc.cpu.instr_timer
.sym 70624 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 70625 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 70626 soc.cpu.cpuregs_rs1[11]
.sym 70630 soc.cpu.timer[11]
.sym 70631 soc.cpu.instr_timer
.sym 70633 soc.cpu.instr_maskirq
.sym 70636 soc.cpu.cpuregs_rs1[8]
.sym 70642 soc.cpu.instr_retirq
.sym 70643 soc.cpu.cpuregs_rs1[8]
.sym 70644 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 70645 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 70651 soc.cpu.cpuregs_rs1[11]
.sym 70660 soc.cpu.timer[11]
.sym 70661 soc.cpu.instr_maskirq
.sym 70662 soc.cpu.irq_mask[11]
.sym 70663 soc.cpu.instr_timer
.sym 70666 soc.cpu.instr_maskirq
.sym 70667 soc.cpu.timer[8]
.sym 70668 soc.cpu.irq_mask[8]
.sym 70669 soc.cpu.instr_timer
.sym 70672 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70673 soc.cpu.cpuregs_rs1[11]
.sym 70674 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 70675 soc.cpu.instr_retirq
.sym 70678 soc.cpu.instr_maskirq
.sym 70679 soc.cpu.timer[3]
.sym 70680 soc.cpu.irq_mask[3]
.sym 70681 soc.cpu.instr_timer
.sym 70682 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 70683 CLK12$SB_IO_IN_$glb_clk
.sym 70684 resetn_SB_LUT4_I3_O_$glb_sr
.sym 70685 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70686 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70688 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 70689 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 70690 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 70691 st7735.shifter_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 70692 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 70700 soc.cpu.count_cycle[23]
.sym 70704 soc.cpu.cpuregs_rs1[8]
.sym 70710 soc.cpu.cpuregs_rs1[4]
.sym 70711 soc.cpu.pcpi_rs1[25]
.sym 70712 soc.cpu.pcpi_rs1[18]
.sym 70713 soc.cpu.pcpi_rs1[27]
.sym 70714 soc.cpu.pcpi_rs1[28]
.sym 70716 soc.cpu.timer[11]
.sym 70717 iomem_wdata[12]
.sym 70718 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70719 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 70727 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 70729 soc.cpu.cpu_state[2]
.sym 70732 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70733 soc.cpu.cpuregs_rs1[12]
.sym 70734 soc.cpu.irq_mask[7]
.sym 70736 soc.cpu.instr_maskirq
.sym 70738 soc.cpu.timer[10]
.sym 70739 soc.cpu.instr_timer
.sym 70740 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70741 soc.cpu.instr_maskirq
.sym 70742 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70743 soc.cpu.cpuregs_rs1[10]
.sym 70744 soc.cpu.instr_retirq
.sym 70745 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 70746 soc.cpu.instr_retirq
.sym 70747 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 70748 soc.cpu.cpuregs_rs1[17]
.sym 70749 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 70751 soc.cpu.cpuregs_rs1[19]
.sym 70752 soc.cpu.irq_mask[10]
.sym 70753 soc.cpu.timer[12]
.sym 70754 soc.cpu.cpuregs_rs1[16]
.sym 70755 soc.cpu.timer[7]
.sym 70756 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 70759 soc.cpu.instr_timer
.sym 70760 soc.cpu.irq_mask[10]
.sym 70761 soc.cpu.instr_maskirq
.sym 70762 soc.cpu.timer[10]
.sym 70765 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 70766 soc.cpu.instr_retirq
.sym 70767 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 70768 soc.cpu.cpuregs_rs1[17]
.sym 70771 soc.cpu.instr_retirq
.sym 70772 soc.cpu.cpu_state[2]
.sym 70773 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70774 soc.cpu.cpuregs_rs1[10]
.sym 70777 soc.cpu.instr_maskirq
.sym 70778 soc.cpu.timer[7]
.sym 70779 soc.cpu.irq_mask[7]
.sym 70780 soc.cpu.instr_timer
.sym 70783 soc.cpu.instr_timer
.sym 70784 soc.cpu.cpu_state[2]
.sym 70785 soc.cpu.timer[12]
.sym 70786 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70789 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 70790 soc.cpu.instr_retirq
.sym 70791 soc.cpu.cpuregs_rs1[16]
.sym 70792 soc.cpu.instr_timer
.sym 70795 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70796 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 70797 soc.cpu.instr_retirq
.sym 70798 soc.cpu.cpuregs_rs1[12]
.sym 70801 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 70802 soc.cpu.cpuregs_rs1[19]
.sym 70804 soc.cpu.instr_retirq
.sym 70810 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70811 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 70812 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70814 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70815 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70819 soc.cpu.timer[18]
.sym 70822 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70824 soc.cpu.instr_rdcycleh
.sym 70828 soc.cpu.count_cycle[17]
.sym 70831 soc.cpu.instr_rdcycleh
.sym 70832 soc.cpu.instr_rdinstrh
.sym 70833 soc.cpu.timer[2]
.sym 70834 soc.cpu.cpuregs_rs1[5]
.sym 70835 soc.cpu.timer[4]
.sym 70836 soc.cpu.instr_rdinstr
.sym 70837 soc.cpu.count_cycle[22]
.sym 70838 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 70839 soc.cpu.timer[19]
.sym 70840 soc.cpu.timer[21]
.sym 70841 soc.cpu.count_cycle[21]
.sym 70842 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 70843 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 70849 soc.cpu.irq_mask[18]
.sym 70850 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 70851 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70852 soc.cpu.instr_maskirq
.sym 70854 soc.cpu.cpuregs_rs1[18]
.sym 70855 soc.cpu.irq_mask[14]
.sym 70856 soc.cpu.cpu_state[4]
.sym 70857 soc.cpu.cpu_state[2]
.sym 70858 soc.cpu.irq_mask[17]
.sym 70861 soc.cpu.instr_timer
.sym 70862 soc.cpu.instr_maskirq
.sym 70864 soc.cpu.cpu_state[2]
.sym 70865 soc.cpu.cpuregs_rs1[14]
.sym 70867 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 70869 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70870 soc.cpu.timer[17]
.sym 70871 soc.cpu.timer[14]
.sym 70872 soc.cpu.instr_retirq
.sym 70874 soc.cpu.instr_retirq
.sym 70875 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 70878 soc.cpu.pcpi_rs1[21]
.sym 70879 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70880 soc.cpu.timer[18]
.sym 70882 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70883 soc.cpu.cpu_state[2]
.sym 70884 soc.cpu.cpuregs_rs1[14]
.sym 70885 soc.cpu.instr_retirq
.sym 70888 soc.cpu.instr_timer
.sym 70889 soc.cpu.irq_mask[17]
.sym 70890 soc.cpu.timer[17]
.sym 70891 soc.cpu.instr_maskirq
.sym 70896 soc.cpu.irq_mask[14]
.sym 70897 soc.cpu.instr_maskirq
.sym 70900 soc.cpu.cpuregs_rs1[18]
.sym 70901 soc.cpu.cpu_state[2]
.sym 70902 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70903 soc.cpu.instr_retirq
.sym 70906 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70907 soc.cpu.instr_timer
.sym 70908 soc.cpu.timer[14]
.sym 70909 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 70912 soc.cpu.cpu_state[4]
.sym 70913 soc.cpu.pcpi_rs1[21]
.sym 70914 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 70915 soc.cpu.cpu_state[2]
.sym 70920 soc.cpu.cpuregs_rs1[14]
.sym 70924 soc.cpu.instr_timer
.sym 70925 soc.cpu.irq_mask[18]
.sym 70926 soc.cpu.instr_maskirq
.sym 70927 soc.cpu.timer[18]
.sym 70928 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 70929 CLK12$SB_IO_IN_$glb_clk
.sym 70930 resetn_SB_LUT4_I3_O_$glb_sr
.sym 70931 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 70932 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70933 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 70935 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70936 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 70938 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70941 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 70949 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70950 soc.cpu.cpuregs_rs1[18]
.sym 70955 soc.cpu.timer[23]
.sym 70957 soc.cpu.timer[14]
.sym 70958 soc.cpu.instr_maskirq
.sym 70960 soc.cpu.timer_SB_DFFSR_Q_17_D_SB_LUT4_O_I2
.sym 70961 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 70962 soc.cpu.count_cycle[31]
.sym 70963 soc.cpu.pcpi_rs1[20]
.sym 70964 soc.cpu.timer[7]
.sym 70965 soc.cpu.instr_maskirq
.sym 70972 soc.cpu.timer[22]
.sym 70974 soc.cpu.instr_maskirq
.sym 70975 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 70976 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 70977 soc.cpu.instr_retirq
.sym 70979 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 70981 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70982 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 70983 soc.cpu.irq_mask[22]
.sym 70984 soc.cpu.irq_mask[21]
.sym 70985 soc.cpu.instr_retirq
.sym 70987 soc.cpu.cpuregs_rs1[15]
.sym 70989 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70990 soc.cpu.instr_timer
.sym 70991 soc.cpu.instr_maskirq
.sym 70993 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 70994 soc.cpu.cpuregs_rs1[5]
.sym 70995 soc.cpu.timer[15]
.sym 70996 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 70998 soc.cpu.instr_timer
.sym 70999 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 71000 soc.cpu.timer[21]
.sym 71001 soc.cpu.cpuregs_rs1[21]
.sym 71002 soc.cpu.cpuregs_rs1[22]
.sym 71003 soc.cpu.irq_mask[15]
.sym 71005 soc.cpu.cpuregs_rs1[15]
.sym 71006 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 71007 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 71008 soc.cpu.instr_retirq
.sym 71011 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 71012 soc.cpu.cpuregs_rs1[21]
.sym 71013 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 71014 soc.cpu.instr_retirq
.sym 71017 soc.cpu.instr_timer
.sym 71018 soc.cpu.irq_mask[21]
.sym 71019 soc.cpu.instr_maskirq
.sym 71020 soc.cpu.timer[21]
.sym 71023 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 71024 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 71025 soc.cpu.cpuregs_rs1[22]
.sym 71026 soc.cpu.instr_retirq
.sym 71029 soc.cpu.irq_mask[22]
.sym 71030 soc.cpu.instr_timer
.sym 71031 soc.cpu.timer[22]
.sym 71032 soc.cpu.instr_maskirq
.sym 71035 soc.cpu.instr_maskirq
.sym 71036 soc.cpu.instr_timer
.sym 71037 soc.cpu.timer[15]
.sym 71038 soc.cpu.irq_mask[15]
.sym 71041 soc.cpu.cpuregs_rs1[5]
.sym 71042 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 71043 soc.cpu.instr_retirq
.sym 71044 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 71048 soc.cpu.cpuregs_rs1[15]
.sym 71051 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 71052 CLK12$SB_IO_IN_$glb_clk
.sym 71053 resetn_SB_LUT4_I3_O_$glb_sr
.sym 71054 soc.cpu.timer[2]
.sym 71055 soc.cpu.timer[4]
.sym 71056 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 71057 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 71058 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 71059 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 71060 soc.cpu.timer[0]
.sym 71061 soc.cpu.timer[14]
.sym 71067 soc.cpu.count_cycle[42]
.sym 71068 soc.cpu.cpuregs_rs1[11]
.sym 71073 iomem_wdata[6]
.sym 71076 soc.cpu.timer[22]
.sym 71077 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 71078 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 71080 soc.cpu.timer[3]
.sym 71081 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 71082 soc.cpu.timer[8]
.sym 71083 soc.cpu.timer[0]
.sym 71085 iomem_wdata[7]
.sym 71086 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 71087 soc.cpu.timer_SB_DFFSR_Q_27_D_SB_LUT4_O_I2
.sym 71089 iomem_wdata[4]
.sym 71095 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 71096 soc.cpu.cpu_state[2]
.sym 71097 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 71098 soc.cpu.instr_retirq
.sym 71099 soc.cpu.cpuregs_rs1[20]
.sym 71100 soc.cpu.irq_mask[9]
.sym 71101 soc.cpu.cpuregs_rs1[9]
.sym 71102 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 71103 soc.cpu.instr_retirq
.sym 71104 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 71105 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 71106 soc.cpu.instr_retirq
.sym 71108 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 71110 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 71112 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 71113 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 71114 soc.cpu.cpuregs_rs1[6]
.sym 71117 soc.cpu.timer[1]
.sym 71118 soc.cpu.instr_maskirq
.sym 71120 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 71121 soc.cpu.irq_mask[1]
.sym 71122 soc.cpu.cpuregs_rs1[1]
.sym 71123 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 71124 soc.cpu.cpuregs_rs1[31]
.sym 71125 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 71126 soc.cpu.instr_timer
.sym 71128 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 71129 soc.cpu.instr_retirq
.sym 71130 soc.cpu.cpuregs_rs1[20]
.sym 71131 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 71134 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 71135 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 71136 soc.cpu.instr_retirq
.sym 71137 soc.cpu.cpuregs_rs1[1]
.sym 71140 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 71141 soc.cpu.cpu_state[2]
.sym 71142 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 71143 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 71146 soc.cpu.instr_retirq
.sym 71147 soc.cpu.cpuregs_rs1[31]
.sym 71148 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 71149 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 71152 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 71153 soc.cpu.instr_maskirq
.sym 71154 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 71155 soc.cpu.irq_mask[9]
.sym 71158 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 71159 soc.cpu.cpuregs_rs1[9]
.sym 71160 soc.cpu.cpu_state[2]
.sym 71161 soc.cpu.instr_retirq
.sym 71165 soc.cpu.cpuregs_rs1[6]
.sym 71167 soc.cpu.instr_retirq
.sym 71170 soc.cpu.irq_mask[1]
.sym 71171 soc.cpu.timer[1]
.sym 71172 soc.cpu.instr_maskirq
.sym 71173 soc.cpu.instr_timer
.sym 71177 soc.cpu.timer[8]
.sym 71178 soc.cpu.timer_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 71179 soc.cpu.timer[5]
.sym 71180 soc.cpu.timer[6]
.sym 71181 soc.cpu.timer[7]
.sym 71182 soc.cpu.timer_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 71183 soc.cpu.timer[1]
.sym 71184 soc.cpu.timer[3]
.sym 71187 soc.cpu.timer[31]
.sym 71190 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 71191 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 71195 soc.cpu.cpuregs_rs1[20]
.sym 71196 soc.cpu.cpu_state[2]
.sym 71197 soc.cpu.irq_mask[0]
.sym 71199 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 71202 soc.cpu.pcpi_rs1[25]
.sym 71203 soc.cpu.timer[11]
.sym 71204 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 71205 soc.cpu.pcpi_rs1[27]
.sym 71206 soc.cpu.pcpi_rs1[28]
.sym 71207 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 71208 soc.cpu.pcpi_rs1[18]
.sym 71209 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 71210 soc.cpu.timer[8]
.sym 71211 soc.cpu.timer[14]
.sym 71212 soc.cpu.cpuregs_rs1[4]
.sym 71221 soc.cpu.instr_timer
.sym 71222 soc.cpu.irq_mask[6]
.sym 71225 soc.cpu.instr_maskirq
.sym 71227 soc.cpu.timer[4]
.sym 71228 soc.cpu.timer[20]
.sym 71229 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 71230 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 71231 soc.cpu.instr_timer
.sym 71234 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 71236 soc.cpu.timer[9]
.sym 71238 soc.cpu.cpuregs_rs1[5]
.sym 71240 soc.cpu.irq_mask[5]
.sym 71244 soc.cpu.timer[5]
.sym 71245 soc.cpu.timer[6]
.sym 71246 soc.cpu.timer[7]
.sym 71248 soc.cpu.cpuregs_rs1[6]
.sym 71251 soc.cpu.timer[6]
.sym 71252 soc.cpu.timer[7]
.sym 71253 soc.cpu.timer[4]
.sym 71254 soc.cpu.timer[5]
.sym 71257 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 71260 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 71264 soc.cpu.timer[20]
.sym 71265 soc.cpu.instr_timer
.sym 71269 soc.cpu.instr_maskirq
.sym 71270 soc.cpu.instr_timer
.sym 71271 soc.cpu.timer[5]
.sym 71272 soc.cpu.irq_mask[5]
.sym 71278 soc.cpu.cpuregs_rs1[6]
.sym 71283 soc.cpu.instr_timer
.sym 71284 soc.cpu.timer[9]
.sym 71287 soc.cpu.cpuregs_rs1[5]
.sym 71293 soc.cpu.instr_timer
.sym 71294 soc.cpu.irq_mask[6]
.sym 71295 soc.cpu.instr_maskirq
.sym 71296 soc.cpu.timer[6]
.sym 71297 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 71298 CLK12$SB_IO_IN_$glb_clk
.sym 71299 resetn_SB_LUT4_I3_O_$glb_sr
.sym 71301 soc.cpu.timer_SB_DFFSR_Q_30_D_SB_LUT4_O_I2
.sym 71302 soc.cpu.timer_SB_DFFSR_Q_29_D_SB_LUT4_O_I2
.sym 71303 soc.cpu.timer_SB_DFFSR_Q_28_D_SB_LUT4_O_I2
.sym 71304 soc.cpu.timer_SB_DFFSR_Q_27_D_SB_LUT4_O_I2
.sym 71305 soc.cpu.timer_SB_DFFSR_Q_26_D_SB_LUT4_O_I2
.sym 71306 soc.cpu.timer_SB_DFFSR_Q_25_D_SB_LUT4_O_I2
.sym 71307 soc.cpu.timer_SB_DFFSR_Q_24_D_SB_LUT4_O_I2
.sym 71317 soc.cpu.timer[17]
.sym 71322 soc.cpu.irq_mask[6]
.sym 71324 soc.cpu.cpuregs_rs1[5]
.sym 71325 soc.cpu.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.sym 71326 soc.cpu.timer[19]
.sym 71328 soc.cpu.timer_SB_DFFSR_Q_23_D_SB_LUT4_O_I2
.sym 71329 soc.cpu.cpuregs_rs1[1]
.sym 71330 soc.cpu.timer[22]
.sym 71331 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 71332 soc.cpu.timer[21]
.sym 71333 soc.cpu.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 71344 soc.cpu.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 71345 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 71346 soc.cpu.cpuregs_rs1[22]
.sym 71348 soc.cpu.instr_timer
.sym 71349 soc.cpu.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.sym 71350 soc.cpu.cpuregs_rs1[12]
.sym 71351 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 71354 soc.cpu.cpuregs_rs1[16]
.sym 71359 soc.cpu.cpuregs_rs1[20]
.sym 71361 soc.cpu.timer_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.sym 71362 soc.cpu.timer[31]
.sym 71364 soc.cpu.timer_SB_DFFSR_Q_16_D_SB_LUT4_O_I2
.sym 71367 soc.cpu.timer_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.sym 71369 soc.cpu.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.sym 71370 soc.cpu.cpuregs_rs1[15]
.sym 71372 soc.cpu.cpuregs_rs1[10]
.sym 71374 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 71375 soc.cpu.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.sym 71376 soc.cpu.cpuregs_rs1[12]
.sym 71377 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 71380 soc.cpu.timer_SB_DFFSR_Q_16_D_SB_LUT4_O_I2
.sym 71381 soc.cpu.cpuregs_rs1[15]
.sym 71382 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 71383 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 71386 soc.cpu.cpuregs_rs1[20]
.sym 71387 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 71388 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 71389 soc.cpu.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 71392 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 71393 soc.cpu.cpuregs_rs1[16]
.sym 71394 soc.cpu.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.sym 71395 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 71399 soc.cpu.instr_timer
.sym 71401 soc.cpu.timer[31]
.sym 71404 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 71405 soc.cpu.cpuregs_rs1[10]
.sym 71406 soc.cpu.timer_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.sym 71407 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 71416 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 71417 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 71418 soc.cpu.cpuregs_rs1[22]
.sym 71419 soc.cpu.timer_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.sym 71421 CLK12$SB_IO_IN_$glb_clk
.sym 71422 resetn_SB_LUT4_I3_O_$glb_sr
.sym 71423 soc.cpu.timer_SB_DFFSR_Q_23_D_SB_LUT4_O_I2
.sym 71424 soc.cpu.timer_SB_DFFSR_Q_22_D_SB_LUT4_O_I2
.sym 71425 soc.cpu.timer_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.sym 71426 soc.cpu.timer_SB_DFFSR_Q_20_D_SB_LUT4_O_I2
.sym 71427 soc.cpu.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.sym 71428 soc.cpu.timer_SB_DFFSR_Q_18_D_SB_LUT4_O_I2
.sym 71429 soc.cpu.timer_SB_DFFSR_Q_17_D_SB_LUT4_O_I2
.sym 71430 soc.cpu.timer_SB_DFFSR_Q_16_D_SB_LUT4_O_I2
.sym 71440 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 71442 soc.cpu.cpuregs_rs1[22]
.sym 71447 soc.cpu.timer_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.sym 71448 soc.cpu.timer[20]
.sym 71450 soc.cpu.timer[16]
.sym 71452 soc.cpu.timer_SB_DFFSR_Q_17_D_SB_LUT4_O_I2
.sym 71458 soc.cpu.timer[23]
.sym 71464 soc.cpu.timer[12]
.sym 71465 soc.cpu.timer[11]
.sym 71467 soc.cpu.cpuregs_rs1[11]
.sym 71469 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 71471 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 71473 soc.cpu.timer[15]
.sym 71475 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 71476 soc.cpu.cpuregs_rs1[9]
.sym 71477 soc.cpu.timer[10]
.sym 71478 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 71479 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 71480 soc.cpu.timer[8]
.sym 71482 soc.cpu.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 71483 soc.cpu.timer[14]
.sym 71485 soc.cpu.timer[9]
.sym 71486 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 71487 soc.cpu.cpuregs_rs1[18]
.sym 71488 soc.cpu.timer[13]
.sym 71489 soc.cpu.timer_SB_DFFSR_Q_22_D_SB_LUT4_O_I2
.sym 71491 soc.cpu.timer_SB_DFFSR_Q_20_D_SB_LUT4_O_I2
.sym 71492 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 71493 soc.cpu.timer_SB_DFFSR_Q_18_D_SB_LUT4_O_I2
.sym 71494 soc.cpu.cpuregs_rs1[13]
.sym 71495 soc.cpu.instr_timer
.sym 71497 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 71498 soc.cpu.cpuregs_rs1[13]
.sym 71499 soc.cpu.timer_SB_DFFSR_Q_18_D_SB_LUT4_O_I2
.sym 71500 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 71503 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 71504 soc.cpu.timer_SB_DFFSR_Q_20_D_SB_LUT4_O_I2
.sym 71505 soc.cpu.cpuregs_rs1[11]
.sym 71506 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 71510 soc.cpu.timer[13]
.sym 71511 soc.cpu.instr_timer
.sym 71512 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 71515 soc.cpu.timer[14]
.sym 71516 soc.cpu.timer[12]
.sym 71517 soc.cpu.timer[13]
.sym 71518 soc.cpu.timer[15]
.sym 71521 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 71522 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 71523 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 71524 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 71527 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 71528 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 71529 soc.cpu.cpuregs_rs1[9]
.sym 71530 soc.cpu.timer_SB_DFFSR_Q_22_D_SB_LUT4_O_I2
.sym 71533 soc.cpu.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 71534 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 71535 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 71536 soc.cpu.cpuregs_rs1[18]
.sym 71539 soc.cpu.timer[9]
.sym 71540 soc.cpu.timer[8]
.sym 71541 soc.cpu.timer[11]
.sym 71542 soc.cpu.timer[10]
.sym 71544 CLK12$SB_IO_IN_$glb_clk
.sym 71545 resetn_SB_LUT4_I3_O_$glb_sr
.sym 71546 soc.cpu.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.sym 71547 soc.cpu.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I2
.sym 71548 soc.cpu.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 71549 soc.cpu.timer_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.sym 71550 soc.cpu.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 71551 soc.cpu.timer_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 71552 soc.cpu.timer_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.sym 71553 soc.cpu.timer_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.sym 71559 soc.cpu.timer_SB_DFFSR_Q_17_D_SB_LUT4_O_I2
.sym 71561 $PACKER_VCC_NET
.sym 71563 soc.cpu.timer_SB_DFFSR_Q_16_D_SB_LUT4_O_I2
.sym 71564 $PACKER_VCC_NET
.sym 71569 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 71574 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 71575 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 71579 soc.cpu.timer[16]
.sym 71580 soc.cpu.timer[22]
.sym 71588 soc.cpu.cpuregs_rs1[23]
.sym 71589 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 71590 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 71591 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 71593 soc.cpu.timer[18]
.sym 71594 soc.cpu.timer[17]
.sym 71596 soc.cpu.timer[19]
.sym 71597 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 71598 soc.cpu.timer[23]
.sym 71599 soc.cpu.timer[20]
.sym 71601 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 71602 soc.cpu.timer[22]
.sym 71603 soc.cpu.cpuregs_rs1[21]
.sym 71604 soc.cpu.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I2
.sym 71605 soc.cpu.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 71606 soc.cpu.timer_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.sym 71607 soc.cpu.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 71608 soc.cpu.timer_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 71609 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 71610 soc.cpu.timer[16]
.sym 71612 soc.cpu.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I2
.sym 71615 soc.cpu.timer[21]
.sym 71616 soc.cpu.cpuregs_rs1[19]
.sym 71617 soc.cpu.cpuregs_rs1[17]
.sym 71618 soc.cpu.timer_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.sym 71620 soc.cpu.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 71621 soc.cpu.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I2
.sym 71622 soc.cpu.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 71623 soc.cpu.timer_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.sym 71626 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 71627 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 71628 soc.cpu.timer_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.sym 71629 soc.cpu.cpuregs_rs1[19]
.sym 71632 soc.cpu.timer[23]
.sym 71633 soc.cpu.timer[20]
.sym 71634 soc.cpu.timer[22]
.sym 71635 soc.cpu.timer[21]
.sym 71638 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 71639 soc.cpu.timer_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.sym 71640 soc.cpu.cpuregs_rs1[23]
.sym 71641 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 71644 soc.cpu.cpuregs_rs1[21]
.sym 71645 soc.cpu.timer_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 71646 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 71647 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 71650 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 71651 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 71652 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 71653 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 71656 soc.cpu.timer[19]
.sym 71657 soc.cpu.timer[17]
.sym 71658 soc.cpu.timer[18]
.sym 71659 soc.cpu.timer[16]
.sym 71662 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 71663 soc.cpu.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I2
.sym 71664 soc.cpu.cpuregs_rs1[17]
.sym 71665 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 71667 CLK12$SB_IO_IN_$glb_clk
.sym 71668 resetn_SB_LUT4_I3_O_$glb_sr
.sym 71669 soc.cpu.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 71670 soc.cpu.timer_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 71671 soc.cpu.timer_SB_DFFSR_Q_5_D_SB_LUT4_O_I2
.sym 71672 soc.cpu.timer_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.sym 71673 soc.cpu.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I2
.sym 71674 soc.cpu.timer_SB_DFFSR_Q_2_D_SB_LUT4_O_I2
.sym 71675 soc.cpu.timer_SB_DFFSR_Q_1_D_SB_LUT4_O_I2
.sym 71676 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 71692 st7735.RST_SB_DFFESS_Q_E
.sym 71710 soc.cpu.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 71713 soc.cpu.cpuregs_rs1[24]
.sym 71715 soc.cpu.timer_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 71716 soc.cpu.timer[28]
.sym 71717 soc.cpu.timer[29]
.sym 71718 soc.cpu.timer[27]
.sym 71719 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 71720 soc.cpu.timer[25]
.sym 71721 soc.cpu.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 71722 soc.cpu.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 71723 soc.cpu.timer[30]
.sym 71724 soc.cpu.timer_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.sym 71725 soc.cpu.timer_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.sym 71726 soc.cpu.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 71727 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 71728 soc.cpu.timer_SB_DFFSR_Q_5_D_SB_LUT4_O_I2
.sym 71729 soc.cpu.timer_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.sym 71732 soc.cpu.timer[26]
.sym 71733 soc.cpu.timer[31]
.sym 71734 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 71735 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 71738 soc.cpu.cpuregs_rs1[26]
.sym 71739 soc.cpu.timer[24]
.sym 71740 soc.cpu.cpuregs_rs1[31]
.sym 71741 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 71743 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 71744 soc.cpu.timer_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.sym 71745 soc.cpu.timer_SB_DFFSR_Q_5_D_SB_LUT4_O_I2
.sym 71746 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 71750 soc.cpu.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 71751 soc.cpu.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 71752 soc.cpu.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 71755 soc.cpu.timer[26]
.sym 71756 soc.cpu.timer[27]
.sym 71757 soc.cpu.timer[24]
.sym 71758 soc.cpu.timer[25]
.sym 71761 soc.cpu.timer[31]
.sym 71762 soc.cpu.timer[30]
.sym 71763 soc.cpu.timer[29]
.sym 71764 soc.cpu.timer[28]
.sym 71767 soc.cpu.timer_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.sym 71768 soc.cpu.timer_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.sym 71769 soc.cpu.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 71770 soc.cpu.timer_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 71773 soc.cpu.cpuregs_rs1[24]
.sym 71774 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 71775 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 71776 soc.cpu.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 71779 soc.cpu.timer_SB_DFFSR_Q_5_D_SB_LUT4_O_I2
.sym 71780 soc.cpu.cpuregs_rs1[26]
.sym 71781 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 71782 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 71785 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 71786 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 71787 soc.cpu.cpuregs_rs1[31]
.sym 71788 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 71790 CLK12$SB_IO_IN_$glb_clk
.sym 71791 resetn_SB_LUT4_I3_O_$glb_sr
.sym 71801 LCD_SPI_CS$SB_IO_OUT
.sym 71803 soc.cpu.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 71805 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 71807 soc.cpu.timer[30]
.sym 71820 soc.cpu.cpuregs_rs1[26]
.sym 71865 LCD_SPI_RES$SB_IO_OUT
.sym 71867 flash_io2_do
.sym 71869 flash_io2_oe
.sym 71878 flash_io2_do
.sym 71883 flash_io2_oe
.sym 71938 flash_io2_do_SB_LUT4_O_I2
.sym 71939 soc.spimemio.xfer_io2_90_SB_DFFNSR_Q_D
.sym 71945 soc.spimemio.config_do[2]
.sym 71953 soc.spimemio_cfgreg_do[22]
.sym 71954 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 71955 soc.spimemio.xfer.xfer_qspi
.sym 71956 soc.spimemio.xfer_io2_90
.sym 71960 soc.spimemio_cfgreg_do[31]
.sym 71963 soc.spimemio.xfer.obuffer[6]
.sym 71979 flash_io2_do_SB_LUT4_O_I2
.sym 71980 soc.spimemio_cfgreg_do[31]
.sym 71981 soc.spimemio.config_do[2]
.sym 71991 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 71992 soc.spimemio.xfer_io2_90_SB_DFFNSR_Q_D
.sym 71993 soc.spimemio.xfer_io2_90
.sym 71994 soc.spimemio_cfgreg_do[22]
.sym 71998 soc.spimemio.xfer.obuffer[6]
.sym 71999 soc.spimemio.xfer.xfer_qspi
.sym 72004 soc.spimemio.xfer_io2_90_SB_DFFNSR_Q_D
.sym 72014 CLK12$SB_IO_IN_$glb_clk
.sym 72015 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 72016 flash_io3_di
.sym 72035 iomem_wdata[22]
.sym 72038 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 72042 iomem_wdata[16]
.sym 72043 iomem_wdata[31]
.sym 72057 flash_io3_oe
.sym 72067 soc.spimemio.config_do[2]
.sym 72075 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 72076 $PACKER_VCC_NET
.sym 72077 $PACKER_VCC_NET
.sym 72079 flash_io3_di
.sym 72087 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 72192 iomem_wdata[3]
.sym 72193 soc.cpu.mem_rdata_SB_LUT4_O_7_I3_SB_LUT4_O_I1
.sym 72199 iomem_wdata[30]
.sym 72202 iomem_wdata[30]
.sym 72206 soc.spimemio.din_rd
.sym 72207 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 72208 soc.spimemio.xfer.xfer_qspi
.sym 72211 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 72220 soc.spimemio.xfer.dummy_count[0]
.sym 72221 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 72223 soc.spimemio.xfer.xfer_dspi
.sym 72225 soc.spimemio.xfer.fetch
.sym 72226 soc.spimemio.xfer.xfer_ddr
.sym 72228 soc.spimemio.xfer.xfer_qspi
.sym 72230 soc.spimemio.xfer.dummy_count[2]
.sym 72232 soc.spimemio.xfer.dummy_count[3]
.sym 72235 soc.spimemio.xfer.dummy_count[1]
.sym 72242 $PACKER_VCC_NET
.sym 72243 $PACKER_VCC_NET
.sym 72246 soc.spimemio.xfer.next_fetch
.sym 72252 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 72254 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 72255 soc.spimemio.xfer.dummy_count[0]
.sym 72258 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 72260 soc.spimemio.xfer.dummy_count[1]
.sym 72261 $PACKER_VCC_NET
.sym 72262 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 72264 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 72266 soc.spimemio.xfer.dummy_count[2]
.sym 72267 $PACKER_VCC_NET
.sym 72268 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 72272 $PACKER_VCC_NET
.sym 72273 soc.spimemio.xfer.dummy_count[3]
.sym 72274 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 72278 soc.spimemio.xfer.xfer_dspi
.sym 72279 soc.spimemio.xfer.xfer_ddr
.sym 72280 soc.spimemio.xfer.xfer_qspi
.sym 72285 soc.spimemio.xfer.next_fetch
.sym 72289 soc.spimemio.xfer.dummy_count[1]
.sym 72290 soc.spimemio.xfer.dummy_count[2]
.sym 72291 soc.spimemio.xfer.dummy_count[0]
.sym 72292 soc.spimemio.xfer.dummy_count[3]
.sym 72295 soc.spimemio.xfer.fetch
.sym 72298 soc.spimemio.xfer.xfer_ddr
.sym 72300 CLK12$SB_IO_IN_$glb_clk
.sym 72301 soc.spimemio.xfer_resetn_SB_LUT4_I3_O_$glb_sr
.sym 72314 soc.spimemio.dout_data[5]
.sym 72317 soc.spimemio_cfgreg_do[22]
.sym 72318 soc.spimemio.dout_data[3]
.sym 72321 soc.spimemio.xfer.obuffer[6]
.sym 72322 flash_io2_di
.sym 72324 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 72325 soc.spimemio.xfer.xfer_ddr
.sym 72326 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 72331 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 72333 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 72334 soc.spimemio.xfer.xfer_qspi
.sym 72335 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 72348 soc.spimemio.xfer.fetch
.sym 72350 soc.spimemio.xfer.last_fetch
.sym 72352 soc.spimemio.xfer.next_fetch
.sym 72353 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O
.sym 72354 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 72356 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 72357 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 72358 soc.spimemio.xfer.xfer_ddr_q
.sym 72362 soc.spimemio.din_ddr
.sym 72363 soc.spimemio.din_qspi
.sym 72366 soc.spimemio.din_rd
.sym 72374 soc.spimemio.xfer_resetn
.sym 72378 soc.spimemio.din_qspi
.sym 72384 soc.spimemio.din_rd
.sym 72388 soc.spimemio.xfer.next_fetch
.sym 72389 soc.spimemio.xfer.last_fetch
.sym 72390 soc.spimemio.xfer.xfer_ddr_q
.sym 72391 soc.spimemio.xfer.fetch
.sym 72396 soc.spimemio.din_ddr
.sym 72397 soc.spimemio.din_qspi
.sym 72401 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 72402 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 72406 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O
.sym 72409 soc.spimemio.xfer_resetn
.sym 72412 soc.spimemio.din_qspi
.sym 72413 soc.spimemio.din_ddr
.sym 72422 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 72423 CLK12$SB_IO_IN_$glb_clk
.sym 72424 soc.spimemio.xfer_resetn_SB_LUT4_I3_O_$glb_sr
.sym 72437 soc.spimemio.xfer.xfer_qspi
.sym 72441 soc.spimemio.dout_data[7]
.sym 72442 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 72443 $PACKER_VCC_NET
.sym 72445 soc.spimemio.xfer.xfer_dspi
.sym 72447 soc.spimemio.dout_data[7]
.sym 72449 soc.spimemio.din_qspi
.sym 72454 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E
.sym 72456 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 72458 soc.spimemio.xfer.xfer_ddr
.sym 72459 soc.spimemio_cfgreg_do[22]
.sym 72467 soc.spimemio.din_tag[1]
.sym 72468 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 72472 soc.spimemio.din_tag[3]
.sym 72473 soc.spimemio.din_tag[0]
.sym 72474 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 72475 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 72476 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3
.sym 72479 soc.spimemio.din_tag[2]
.sym 72481 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 72484 soc.spimemio.xfer_resetn
.sym 72495 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 72500 soc.spimemio.din_tag[1]
.sym 72505 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3
.sym 72508 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 72513 soc.spimemio.din_tag[3]
.sym 72520 soc.spimemio.din_tag[2]
.sym 72523 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 72525 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 72530 soc.spimemio.xfer_resetn
.sym 72531 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 72536 soc.spimemio.din_tag[0]
.sym 72545 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 72546 CLK12$SB_IO_IN_$glb_clk
.sym 72547 soc.spimemio.xfer_resetn_SB_LUT4_I3_O_$glb_sr
.sym 72560 soc.spimemio.dout_data[3]
.sym 72562 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 72563 iomem_wdata[18]
.sym 72564 soc.spimemio.din_data[2]
.sym 72566 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 72568 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 72569 iomem_addr[16]
.sym 72572 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 72573 $PACKER_VCC_NET
.sym 72574 soc.spimemio_cfgreg_do[16]
.sym 72575 soc.spimemio_cfgreg_do[21]
.sym 72576 soc.spimemio.state[9]
.sym 72578 soc.spimemio_cfgreg_do[21]
.sym 72579 $PACKER_VCC_NET
.sym 72580 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 72591 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 72592 soc.spimemio.rd_wait_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 72593 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 72596 soc.spimemio.din_tag[0]
.sym 72598 soc.spimemio.xfer_resetn
.sym 72599 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3
.sym 72600 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 72602 soc.spimemio.din_tag[2]
.sym 72603 soc.spimemio.din_valid
.sym 72605 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 72609 soc.spimemio.rd_wait_SB_LUT4_I2_O
.sym 72610 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 72611 soc.spimemio.state[8]
.sym 72613 soc.spimemio.state[3]
.sym 72614 soc.spimemio.din_tag[1]
.sym 72615 soc.spimemio.din_tag_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 72617 soc.spimemio.state[5]
.sym 72618 soc.spimemio.state[11]
.sym 72619 soc.spimemio.din_tag[3]
.sym 72622 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 72623 soc.spimemio.din_valid
.sym 72624 soc.spimemio.xfer_resetn
.sym 72625 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3
.sym 72628 soc.spimemio.state[5]
.sym 72629 soc.spimemio.state[11]
.sym 72630 soc.spimemio.din_tag_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 72631 soc.spimemio.din_tag[1]
.sym 72634 soc.spimemio.rd_wait_SB_LUT4_I2_O
.sym 72635 soc.spimemio.state[3]
.sym 72637 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 72640 soc.spimemio.state[3]
.sym 72643 soc.spimemio.rd_wait_SB_LUT4_I2_O
.sym 72648 soc.spimemio.xfer_resetn
.sym 72652 soc.spimemio.rd_wait_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 72653 soc.spimemio.din_tag[2]
.sym 72654 soc.spimemio.state[3]
.sym 72655 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 72659 soc.spimemio.din_tag_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 72661 soc.spimemio.din_tag[3]
.sym 72664 soc.spimemio.din_tag_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 72665 soc.spimemio.state[8]
.sym 72666 soc.spimemio.din_tag[0]
.sym 72667 soc.spimemio.state[11]
.sym 72668 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 72669 CLK12$SB_IO_IN_$glb_clk
.sym 72670 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 72683 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 72686 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 72687 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3
.sym 72690 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 72692 soc.spimemio.dout_data[2]
.sym 72693 soc.spimemio.xfer.xfer_qspi
.sym 72695 soc.spimemio.rd_wait_SB_LUT4_I2_O
.sym 72696 soc.spimemio_cfgreg_do[21]
.sym 72698 soc.spimemio.jump_SB_LUT4_I3_O
.sym 72700 soc.spimemio.state[2]
.sym 72701 soc.spimemio.din_data[1]
.sym 72702 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 72705 soc.spimemio.din_rd
.sym 72712 soc.spimemio.din_qspi
.sym 72715 soc.spimemio.state[8]
.sym 72716 soc.spimemio.state[3]
.sym 72717 soc.spimemio.state[11]
.sym 72718 soc.spimemio.state[10]
.sym 72719 soc.spimemio.state[1]
.sym 72720 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 72721 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 72723 soc.spimemio.rd_wait_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 72724 soc.spimemio.jump
.sym 72725 soc.spimemio.state[7]
.sym 72726 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 72727 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 72728 soc.spimemio_cfgreg_do[20]
.sym 72729 iomem_addr[8]
.sym 72731 soc.spimemio_cfgreg_do[22]
.sym 72732 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 72733 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1
.sym 72734 soc.spimemio_cfgreg_do[16]
.sym 72735 soc.spimemio.din_ddr_SB_LUT4_I3_I1
.sym 72736 soc.spimemio.state[9]
.sym 72737 soc.spimemio.state[6]
.sym 72738 soc.spimemio_cfgreg_do[21]
.sym 72739 soc.spimemio.din_ddr
.sym 72741 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 72745 soc.spimemio.din_qspi
.sym 72746 soc.spimemio_cfgreg_do[21]
.sym 72747 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 72748 soc.spimemio.din_ddr_SB_LUT4_I3_I1
.sym 72751 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 72752 soc.spimemio.state[10]
.sym 72753 soc.spimemio.jump
.sym 72754 soc.spimemio.state[7]
.sym 72757 soc.spimemio.state[3]
.sym 72758 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1
.sym 72759 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 72760 soc.spimemio.state[9]
.sym 72763 soc.spimemio_cfgreg_do[22]
.sym 72764 soc.spimemio.din_ddr
.sym 72765 soc.spimemio.din_ddr_SB_LUT4_I3_I1
.sym 72766 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 72769 soc.spimemio_cfgreg_do[16]
.sym 72770 iomem_addr[8]
.sym 72771 soc.spimemio.state[6]
.sym 72772 soc.spimemio.state[1]
.sym 72775 soc.spimemio.state[8]
.sym 72776 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 72777 soc.spimemio.state[11]
.sym 72781 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 72782 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1
.sym 72783 soc.spimemio.rd_wait_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 72784 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 72787 soc.spimemio.jump
.sym 72790 soc.spimemio_cfgreg_do[20]
.sym 72792 CLK12$SB_IO_IN_$glb_clk
.sym 72793 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 72806 soc.spimemio.xfer_clk
.sym 72807 soc.spimemio.state[1]
.sym 72809 soc.spimemio.state[8]
.sym 72812 soc.spimemio.xfer_csb
.sym 72815 soc.spimemio.state[5]
.sym 72818 soc.spimemio_cfgreg_do[20]
.sym 72821 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 72823 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 72826 soc.spimemio.state[2]
.sym 72827 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I1
.sym 72835 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 72836 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1
.sym 72837 soc.spimemio.state[1]
.sym 72840 soc.spimemio.state[7]
.sym 72841 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 72842 soc.spimemio.jump
.sym 72843 soc.spimemio.rd_wait_SB_LUT4_I2_O
.sym 72844 soc.spimemio_cfgreg_do[20]
.sym 72845 soc.spimemio.state[4]
.sym 72847 soc.spimemio.state[0]
.sym 72849 soc.spimemio.state_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 72850 soc.spimemio.din_ddr_SB_LUT4_I3_I1
.sym 72852 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 72853 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 72854 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 72855 soc.spimemio.state[3]
.sym 72856 soc.spimemio.state[11]
.sym 72857 soc.spimemio.state[10]
.sym 72859 soc.spimemio.state[2]
.sym 72861 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I1
.sym 72865 soc.spimemio.state[10]
.sym 72869 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1
.sym 72870 soc.spimemio.state[10]
.sym 72871 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I1
.sym 72875 soc.spimemio.state[1]
.sym 72876 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 72877 soc.spimemio_cfgreg_do[20]
.sym 72880 soc.spimemio.din_ddr_SB_LUT4_I3_I1
.sym 72881 soc.spimemio.state_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 72882 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 72883 soc.spimemio.state[2]
.sym 72886 soc.spimemio.rd_wait_SB_LUT4_I2_O
.sym 72888 soc.spimemio.state_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 72889 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 72892 soc.spimemio.state[3]
.sym 72893 soc.spimemio.state[11]
.sym 72894 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 72895 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 72898 soc.spimemio.state[7]
.sym 72899 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 72900 soc.spimemio.state[0]
.sym 72901 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 72904 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 72905 soc.spimemio.state[4]
.sym 72906 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 72907 soc.spimemio.state[10]
.sym 72912 soc.spimemio.jump
.sym 72913 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 72915 CLK12$SB_IO_IN_$glb_clk
.sym 72929 soc.spimemio.state[2]
.sym 72931 soc.spimemio.state[1]
.sym 72932 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 72933 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 72935 iomem_addr[14]
.sym 72936 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 72938 soc.spimemio.jump
.sym 72944 soc.spimemio_cfgreg_do[22]
.sym 72958 soc.spimemio.rd_wait
.sym 72959 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I0
.sym 72960 soc.spimemio_cfgreg_do[22]
.sym 72961 iomem_addr[17]
.sym 72962 soc.spimemio.state_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 72963 soc.spimemio.state[6]
.sym 72964 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 72965 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 72966 soc.spimemio.state[2]
.sym 72967 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 72969 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 72970 soc.spimemio.state[0]
.sym 72973 soc.spimemio.jump_SB_LUT4_I3_O
.sym 72974 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 72975 iomem_addr[1]
.sym 72976 soc.spimemio.state[4]
.sym 72977 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 72978 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 72981 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 72983 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 72984 soc.spimemio_cfgreg_do[21]
.sym 72985 soc.spimemio.din_data[1]
.sym 72986 soc.spimemio.valid
.sym 72988 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I1
.sym 72989 iomem_addr[9]
.sym 72991 soc.spimemio.rd_wait
.sym 72992 soc.spimemio.valid
.sym 72997 iomem_addr[1]
.sym 72998 soc.spimemio.state_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 72999 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 73003 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 73004 soc.spimemio.state[0]
.sym 73005 soc.spimemio.state[4]
.sym 73006 soc.spimemio.state[2]
.sym 73009 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I1
.sym 73010 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 73011 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I0
.sym 73012 soc.spimemio.din_data[1]
.sym 73015 iomem_addr[9]
.sym 73016 soc.spimemio.state[0]
.sym 73017 soc.spimemio.state[4]
.sym 73018 soc.spimemio.state[6]
.sym 73021 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 73024 soc.spimemio.jump_SB_LUT4_I3_O
.sym 73027 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 73028 iomem_addr[17]
.sym 73029 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 73030 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 73033 soc.spimemio_cfgreg_do[21]
.sym 73034 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 73035 soc.spimemio.state[2]
.sym 73036 soc.spimemio_cfgreg_do[22]
.sym 73037 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 73038 CLK12$SB_IO_IN_$glb_clk
.sym 73052 soc.spimemio.dout_data[3]
.sym 73053 iomem_addr[23]
.sym 73055 iomem_addr[17]
.sym 73060 soc.spimemio.state_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 73064 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 73070 soc.spimemio_cfgreg_do[21]
.sym 73071 iomem_addr[22]
.sym 73081 soc.spimemio.rd_inc
.sym 73083 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 73086 soc.spimemio.valid
.sym 73090 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 73091 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 73094 soc.spimemio.valid
.sym 73095 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 73116 soc.spimemio.rd_inc
.sym 73120 soc.spimemio.valid
.sym 73121 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 73122 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 73145 soc.spimemio.rd_inc
.sym 73146 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 73160 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 73161 CLK12$SB_IO_IN_$glb_clk
.sym 73162 soc.spimemio.valid
.sym 73178 soc.spimemio.jump
.sym 73179 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 73181 soc.spimemio.din_data[0]
.sym 73183 soc.spimemio.jump_SB_LUT4_O_I3
.sym 73206 iomem_addr[0]
.sym 73207 iomem_addr[22]
.sym 73208 soc.spimemio.rd_addr[0]
.sym 73212 soc.spimemio.rd_addr[1]
.sym 73216 iomem_addr[1]
.sym 73217 iomem_addr[23]
.sym 73219 iomem_addr[21]
.sym 73231 soc.spimemio.rd_addr_SB_DFFE_Q_23_E
.sym 73234 iomem_addr[20]
.sym 73238 iomem_addr[1]
.sym 73255 iomem_addr[1]
.sym 73256 iomem_addr[0]
.sym 73257 soc.spimemio.rd_addr[1]
.sym 73258 soc.spimemio.rd_addr[0]
.sym 73261 iomem_addr[0]
.sym 73279 iomem_addr[22]
.sym 73280 iomem_addr[23]
.sym 73281 iomem_addr[20]
.sym 73282 iomem_addr[21]
.sym 73283 soc.spimemio.rd_addr_SB_DFFE_Q_23_E
.sym 73284 CLK12$SB_IO_IN_$glb_clk
.sym 73297 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 73301 iomem_addr[22]
.sym 73302 iomem_addr[21]
.sym 73306 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1
.sym 73307 iomem_addr[21]
.sym 73309 iomem_addr[13]
.sym 73310 iomem_addr[17]
.sym 73331 iomem_addr[24]
.sym 73335 soc.mem_valid
.sym 73341 iomem_ready_SB_LUT4_I1_I3
.sym 73342 iomem_addr[25]
.sym 73402 soc.mem_valid
.sym 73403 iomem_addr[24]
.sym 73404 iomem_ready_SB_LUT4_I1_I3
.sym 73405 iomem_addr[25]
.sym 73421 iomem_addr[21]
.sym 73422 $PACKER_VCC_NET
.sym 73424 iomem_addr[22]
.sym 73426 iomem_addr[14]
.sym 73428 iomem_addr[23]
.sym 73429 iomem_addr[18]
.sym 73431 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 73432 iomem_addr[13]
.sym 73439 iomem_addr[22]
.sym 73457 st7735.wstrb_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 73459 iomem_addr[27]
.sym 73462 iomem_addr[26]
.sym 73465 iomem_wstrb[0]
.sym 73489 iomem_addr[26]
.sym 73490 iomem_addr[27]
.sym 73491 st7735.wstrb_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 73492 iomem_wstrb[0]
.sym 73545 iomem_addr[27]
.sym 73546 iomem_addr[3]
.sym 73549 iomem_addr[2]
.sym 73550 iomem_addr[26]
.sym 73551 iomem_addr[16]
.sym 73552 iomem_addr[3]
.sym 73553 iomem_wstrb[0]
.sym 73554 iomem_addr[23]
.sym 73557 iomem_addr[18]
.sym 73558 soc.cpu.pcpi_rs1[22]
.sym 73561 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 73564 $PACKER_VCC_NET
.sym 73565 iomem_addr[13]
.sym 73567 iomem_addr[22]
.sym 73574 iomem_addr[21]
.sym 73576 iomem_addr[22]
.sym 73587 iomem_addr[18]
.sym 73588 iomem_addr[17]
.sym 73618 iomem_addr[17]
.sym 73626 iomem_addr[18]
.sym 73633 iomem_addr[22]
.sym 73648 iomem_addr[21]
.sym 73670 iomem_addr[14]
.sym 73671 iomem_addr[4]
.sym 73674 iomem_addr[8]
.sym 73675 iomem_addr[4]
.sym 73676 iomem_addr[15]
.sym 73677 iomem_addr[20]
.sym 73681 soc.cpu.mem_la_addr_SB_LUT4_O_14_I3
.sym 73683 iomem_addr[18]
.sym 73684 soc.cpu.pcpi_rs1[21]
.sym 73686 iomem_addr[15]
.sym 73687 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 73689 soc.cpu.mem_la_addr_SB_LUT4_O_18_I3
.sym 73696 soc.cpu.mem_la_addr_SB_LUT4_O_18_I3
.sym 73698 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 73699 soc.cpu.pcpi_rs1[18]
.sym 73700 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I2
.sym 73701 iomem_addr[7]
.sym 73702 iomem_addr[6]
.sym 73703 iomem_addr[4]
.sym 73704 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 73707 soc.cpu.mem_la_addr_SB_LUT4_O_14_I3
.sym 73708 soc.cpu.pcpi_rs1[21]
.sym 73709 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 73711 soc.cpu.mem_la_addr_SB_LUT4_O_10_I3
.sym 73712 iomem_addr[5]
.sym 73717 soc.cpu.mem_la_addr_SB_LUT4_O_9_I3
.sym 73718 soc.cpu.pcpi_rs1[22]
.sym 73719 soc.cpu.pcpi_rs1[13]
.sym 73723 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 73724 soc.cpu.pcpi_rs1[17]
.sym 73725 soc.cpu.mem_la_addr_SB_LUT4_O_13_I3
.sym 73729 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I2
.sym 73730 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 73736 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 73737 soc.cpu.pcpi_rs1[21]
.sym 73738 soc.cpu.mem_la_addr_SB_LUT4_O_10_I3
.sym 73741 soc.cpu.mem_la_addr_SB_LUT4_O_18_I3
.sym 73742 soc.cpu.pcpi_rs1[13]
.sym 73743 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 73748 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 73749 soc.cpu.mem_la_addr_SB_LUT4_O_9_I3
.sym 73750 soc.cpu.pcpi_rs1[22]
.sym 73753 iomem_addr[5]
.sym 73754 iomem_addr[4]
.sym 73755 iomem_addr[6]
.sym 73756 iomem_addr[7]
.sym 73765 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 73767 soc.cpu.mem_la_addr_SB_LUT4_O_13_I3
.sym 73768 soc.cpu.pcpi_rs1[18]
.sym 73772 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 73773 soc.cpu.pcpi_rs1[17]
.sym 73774 soc.cpu.mem_la_addr_SB_LUT4_O_14_I3
.sym 73775 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 73776 CLK12$SB_IO_IN_$glb_clk
.sym 73790 iomem_addr[23]
.sym 73792 iomem_addr[12]
.sym 73794 iomem_addr[21]
.sym 73796 iomem_addr[11]
.sym 73798 iomem_addr[22]
.sym 73803 iomem_addr[13]
.sym 73805 soc.cpu.pcpi_rs1[13]
.sym 73811 iomem_addr[18]
.sym 73813 iomem_addr[17]
.sym 73827 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 73835 iomem_addr[27]
.sym 73836 iomem_addr[30]
.sym 73841 iomem_wdata[3]
.sym 73846 iomem_addr[25]
.sym 73847 iomem_wdata[11]
.sym 73848 iomem_addr[26]
.sym 73858 iomem_addr[30]
.sym 73864 iomem_addr[27]
.sym 73878 iomem_addr[26]
.sym 73882 iomem_wdata[11]
.sym 73884 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 73885 iomem_wdata[3]
.sym 73897 iomem_addr[25]
.sym 73915 st7735.shifter_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 73936 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 73946 st7735.wstrb_SB_LUT4_O_I2
.sym 73949 st7735.wstrb_SB_LUT4_O_I3
.sym 74011 st7735.wstrb_SB_LUT4_O_I2
.sym 74012 st7735.wstrb_SB_LUT4_O_I3
.sym 74036 soc.cpu.instr_rdinstr
.sym 74040 soc.cpu.instr_rdinstrh
.sym 74046 soc.cpu.instr_rdinstr
.sym 74049 soc.cpu.pcpi_rs1[22]
.sym 74052 $PACKER_VCC_NET
.sym 74053 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 74057 st7735.wstrb
.sym 74068 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 74074 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 74084 soc.cpu.instr_rdinstrh
.sym 74086 soc.cpu.instr_rdcycleh
.sym 74094 soc.cpu.instr_rdinstr
.sym 74112 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 74113 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 74116 soc.cpu.instr_rdcycleh
.sym 74117 soc.cpu.instr_rdinstr
.sym 74118 soc.cpu.instr_rdinstrh
.sym 74167 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 74168 iomem_wdata[0]
.sym 74171 soc.cpu.pcpi_rs1[21]
.sym 74172 soc.cpu.instr_rdcycleh
.sym 74174 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 74175 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 74182 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 74189 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74190 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 74191 soc.cpu.count_cycle[0]
.sym 74195 soc.cpu.cpu_state[2]
.sym 74196 soc.cpu.count_cycle[4]
.sym 74197 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74199 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 74200 soc.cpu.count_cycle[2]
.sym 74201 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 74202 soc.cpu.count_cycle[7]
.sym 74205 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 74206 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 74213 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 74214 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 74216 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74221 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 74222 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74223 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 74224 soc.cpu.count_cycle[4]
.sym 74228 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 74229 soc.cpu.count_cycle[0]
.sym 74230 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 74233 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 74234 soc.cpu.cpu_state[2]
.sym 74236 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 74245 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74246 soc.cpu.count_cycle[7]
.sym 74247 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 74248 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 74251 soc.cpu.count_cycle[2]
.sym 74252 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 74253 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74254 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 74282 soc.cpu.count_cycle[4]
.sym 74283 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74285 soc.cpu.count_cycle[0]
.sym 74286 soc.cpu.count_cycle[5]
.sym 74289 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 74293 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74294 $PACKER_VCC_NET
.sym 74295 soc.cpu.instr_maskirq
.sym 74298 soc.cpu.instr_timer
.sym 74299 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 74300 soc.cpu.instr_maskirq
.sym 74301 soc.cpu.pcpi_rs1[13]
.sym 74305 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 74406 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 74412 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 74414 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74417 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 74418 soc.cpu.instr_rdinstr
.sym 74425 soc.cpu.count_cycle[34]
.sym 74434 soc.cpu.instr_rdinstr
.sym 74435 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74437 soc.cpu.count_instr[34]
.sym 74440 soc.cpu.instr_rdinstrh
.sym 74443 soc.cpu.count_instr[2]
.sym 74445 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 74446 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74448 soc.cpu.count_cycle[23]
.sym 74451 soc.cpu.count_cycle[34]
.sym 74455 soc.cpu.instr_maskirq
.sym 74459 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 74460 soc.cpu.count_cycle[8]
.sym 74464 soc.cpu.instr_rdcycleh
.sym 74465 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 74467 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 74468 soc.cpu.instr_maskirq
.sym 74469 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 74470 soc.cpu.count_cycle[23]
.sym 74480 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74481 soc.cpu.instr_rdinstrh
.sym 74482 soc.cpu.count_instr[34]
.sym 74491 soc.cpu.count_instr[2]
.sym 74492 soc.cpu.instr_rdcycleh
.sym 74493 soc.cpu.instr_rdinstr
.sym 74494 soc.cpu.count_cycle[34]
.sym 74503 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 74504 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74505 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 74506 soc.cpu.count_cycle[8]
.sym 74529 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74532 soc.cpu.count_cycle[21]
.sym 74533 soc.cpu.count_instr[34]
.sym 74534 soc.cpu.count_cycle[22]
.sym 74535 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 74538 soc.cpu.count_instr[44]
.sym 74539 soc.cpu.count_instr[2]
.sym 74540 $PACKER_VCC_NET
.sym 74544 st7735.shifter_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 74545 st7735.wstrb
.sym 74546 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 74548 soc.cpu.count_cycle[10]
.sym 74549 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74550 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74557 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 74558 iomem_wdata[4]
.sym 74559 soc.cpu.count_cycle[10]
.sym 74560 soc.cpu.count_cycle[17]
.sym 74561 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 74562 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74563 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 74564 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 74565 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 74568 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74571 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 74572 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74573 soc.cpu.instr_timer
.sym 74575 soc.cpu.instr_maskirq
.sym 74576 soc.cpu.timer[19]
.sym 74578 soc.cpu.irq_mask[19]
.sym 74581 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74582 iomem_wdata[12]
.sym 74583 soc.cpu.count_cycle[16]
.sym 74584 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 74585 soc.cpu.count_cycle[19]
.sym 74586 soc.cpu.count_cycle[21]
.sym 74590 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 74591 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 74592 soc.cpu.count_cycle[10]
.sym 74593 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74596 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74598 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 74599 soc.cpu.count_cycle[21]
.sym 74608 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 74609 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 74610 soc.cpu.count_cycle[19]
.sym 74611 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74614 soc.cpu.instr_maskirq
.sym 74615 soc.cpu.irq_mask[19]
.sym 74616 soc.cpu.instr_timer
.sym 74617 soc.cpu.timer[19]
.sym 74620 soc.cpu.count_cycle[16]
.sym 74621 soc.cpu.instr_maskirq
.sym 74622 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 74623 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 74626 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 74627 iomem_wdata[4]
.sym 74628 iomem_wdata[12]
.sym 74632 soc.cpu.count_cycle[17]
.sym 74633 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74634 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 74654 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74658 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74659 soc.cpu.count_cycle[31]
.sym 74660 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 74663 soc.cpu.pcpi_rs1[21]
.sym 74666 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 74667 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 74669 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 74670 soc.cpu.count_instr[42]
.sym 74671 soc.cpu.count_cycle[18]
.sym 74672 soc.cpu.instr_rdcycleh
.sym 74674 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 74681 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74682 soc.cpu.count_cycle[18]
.sym 74683 soc.cpu.instr_rdcycleh
.sym 74684 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74685 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 74686 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 74687 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74688 soc.cpu.count_cycle[5]
.sym 74689 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74690 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 74691 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 74694 soc.cpu.count_instr[22]
.sym 74695 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 74698 soc.cpu.count_cycle[54]
.sym 74708 soc.cpu.count_cycle[22]
.sym 74709 soc.cpu.instr_rdinstr
.sym 74710 soc.cpu.count_cycle[30]
.sym 74725 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74726 soc.cpu.count_cycle[30]
.sym 74727 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 74728 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 74731 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74732 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 74733 soc.cpu.count_cycle[5]
.sym 74734 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 74737 soc.cpu.count_cycle[54]
.sym 74738 soc.cpu.count_instr[22]
.sym 74739 soc.cpu.instr_rdinstr
.sym 74740 soc.cpu.instr_rdcycleh
.sym 74749 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 74750 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74751 soc.cpu.count_cycle[18]
.sym 74752 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 74755 soc.cpu.count_cycle[22]
.sym 74756 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74758 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 74781 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 74782 soc.cpu.count_instr[22]
.sym 74783 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74785 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74786 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 74787 soc.cpu.timer[0]
.sym 74789 soc.cpu.count_instr[54]
.sym 74790 soc.cpu.instr_timer
.sym 74791 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 74792 soc.cpu.instr_maskirq
.sym 74794 $PACKER_VCC_NET
.sym 74796 soc.cpu.reg_pc[20]
.sym 74797 soc.cpu.pcpi_rs1[13]
.sym 74803 soc.cpu.instr_rdinstr
.sym 74804 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 74806 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 74807 soc.cpu.instr_rdinstrh
.sym 74808 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74810 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74811 soc.cpu.count_instr[53]
.sym 74813 soc.cpu.count_instr[54]
.sym 74814 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 74815 soc.cpu.count_cycle[42]
.sym 74817 soc.cpu.count_instr[10]
.sym 74818 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74819 soc.cpu.count_cycle[28]
.sym 74821 soc.cpu.count_cycle[25]
.sym 74822 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74830 soc.cpu.count_instr[42]
.sym 74832 soc.cpu.instr_rdcycleh
.sym 74834 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 74836 soc.cpu.instr_rdinstrh
.sym 74837 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 74838 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74839 soc.cpu.count_instr[54]
.sym 74842 soc.cpu.count_instr[53]
.sym 74843 soc.cpu.instr_rdinstrh
.sym 74844 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74845 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 74848 soc.cpu.count_cycle[28]
.sym 74849 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74850 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 74851 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 74860 soc.cpu.count_instr[42]
.sym 74861 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 74862 soc.cpu.instr_rdinstrh
.sym 74863 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74866 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 74867 soc.cpu.count_cycle[25]
.sym 74868 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 74869 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 74878 soc.cpu.count_cycle[42]
.sym 74879 soc.cpu.instr_rdinstr
.sym 74880 soc.cpu.count_instr[10]
.sym 74881 soc.cpu.instr_rdcycleh
.sym 74898 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 74904 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74905 soc.cpu.count_instr[10]
.sym 74907 soc.cpu.count_instr[53]
.sym 74909 soc.cpu.cpuregs_rs1[14]
.sym 74910 soc.cpu.instr_rdinstr
.sym 74913 soc.cpu.timer_SB_DFFSR_Q_29_D_SB_LUT4_O_I2
.sym 74914 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 74916 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 74917 soc.cpu.timer[2]
.sym 74919 soc.cpu.timer[4]
.sym 74926 soc.cpu.cpu_state[2]
.sym 74927 soc.cpu.timer_SB_DFFSR_Q_17_D_SB_LUT4_O_I2
.sym 74929 soc.cpu.count_cycle[31]
.sym 74931 soc.cpu.timer_SB_DFFSR_Q_29_D_SB_LUT4_O_I2
.sym 74932 soc.cpu.timer[0]
.sym 74934 soc.cpu.timer[2]
.sym 74935 soc.cpu.cpuregs_rs1[14]
.sym 74936 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 74937 soc.cpu.irq_mask[0]
.sym 74938 soc.cpu.cpuregs_rs1[0]
.sym 74940 soc.cpu.timer[1]
.sym 74941 soc.cpu.timer[3]
.sym 74942 soc.cpu.timer_SB_DFFSR_Q_27_D_SB_LUT4_O_I2
.sym 74946 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 74949 soc.cpu.cpuregs_rs1[4]
.sym 74950 soc.cpu.instr_timer
.sym 74951 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 74952 soc.cpu.instr_maskirq
.sym 74954 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 74955 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 74957 soc.cpu.cpuregs_rs1[2]
.sym 74959 soc.cpu.cpuregs_rs1[2]
.sym 74960 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 74961 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 74962 soc.cpu.timer_SB_DFFSR_Q_29_D_SB_LUT4_O_I2
.sym 74965 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 74966 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 74967 soc.cpu.cpuregs_rs1[4]
.sym 74968 soc.cpu.timer_SB_DFFSR_Q_27_D_SB_LUT4_O_I2
.sym 74971 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 74972 soc.cpu.count_cycle[31]
.sym 74973 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 74974 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 74977 soc.cpu.instr_timer
.sym 74978 soc.cpu.irq_mask[0]
.sym 74979 soc.cpu.instr_maskirq
.sym 74980 soc.cpu.timer[0]
.sym 74983 soc.cpu.timer[3]
.sym 74984 soc.cpu.timer[1]
.sym 74985 soc.cpu.timer[0]
.sym 74986 soc.cpu.timer[2]
.sym 74990 soc.cpu.cpu_state[2]
.sym 74991 soc.cpu.instr_timer
.sym 74995 soc.cpu.timer[0]
.sym 74996 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 74997 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 74998 soc.cpu.cpuregs_rs1[0]
.sym 75001 soc.cpu.timer_SB_DFFSR_Q_17_D_SB_LUT4_O_I2
.sym 75002 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 75003 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 75004 soc.cpu.cpuregs_rs1[14]
.sym 75006 CLK12$SB_IO_IN_$glb_clk
.sym 75007 resetn_SB_LUT4_I3_O_$glb_sr
.sym 75026 soc.cpu.cpuregs_rs1[0]
.sym 75032 $PACKER_VCC_NET
.sym 75034 soc.cpu.timer_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 75037 st7735.wstrb
.sym 75038 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 75040 $PACKER_VCC_NET
.sym 75041 st7735.shifter_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 75042 soc.cpu.timer_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 75043 soc.cpu.timer[14]
.sym 75050 soc.cpu.timer_SB_DFFSR_Q_30_D_SB_LUT4_O_I2
.sym 75051 soc.cpu.timer_SB_DFFSR_Q_29_D_SB_LUT4_O_I2
.sym 75054 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 75058 soc.cpu.timer_SB_DFFSR_Q_30_D_SB_LUT4_O_I2
.sym 75059 soc.cpu.cpuregs_rs1[3]
.sym 75060 soc.cpu.timer_SB_DFFSR_Q_28_D_SB_LUT4_O_I2
.sym 75061 soc.cpu.timer_SB_DFFSR_Q_27_D_SB_LUT4_O_I2
.sym 75062 soc.cpu.timer_SB_DFFSR_Q_26_D_SB_LUT4_O_I2
.sym 75063 soc.cpu.timer_SB_DFFSR_Q_25_D_SB_LUT4_O_I2
.sym 75064 soc.cpu.timer_SB_DFFSR_Q_24_D_SB_LUT4_O_I2
.sym 75066 soc.cpu.cpuregs_rs1[1]
.sym 75067 soc.cpu.cpuregs_rs1[8]
.sym 75070 soc.cpu.cpuregs_rs1[7]
.sym 75071 soc.cpu.cpuregs_rs1[6]
.sym 75073 soc.cpu.timer_SB_DFFSR_Q_23_D_SB_LUT4_O_I2
.sym 75074 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 75077 soc.cpu.cpuregs_rs1[5]
.sym 75082 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 75083 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 75084 soc.cpu.cpuregs_rs1[8]
.sym 75085 soc.cpu.timer_SB_DFFSR_Q_23_D_SB_LUT4_O_I2
.sym 75088 soc.cpu.timer_SB_DFFSR_Q_23_D_SB_LUT4_O_I2
.sym 75089 soc.cpu.timer_SB_DFFSR_Q_26_D_SB_LUT4_O_I2
.sym 75090 soc.cpu.timer_SB_DFFSR_Q_25_D_SB_LUT4_O_I2
.sym 75091 soc.cpu.timer_SB_DFFSR_Q_24_D_SB_LUT4_O_I2
.sym 75094 soc.cpu.timer_SB_DFFSR_Q_26_D_SB_LUT4_O_I2
.sym 75095 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 75096 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 75097 soc.cpu.cpuregs_rs1[5]
.sym 75100 soc.cpu.timer_SB_DFFSR_Q_25_D_SB_LUT4_O_I2
.sym 75101 soc.cpu.cpuregs_rs1[6]
.sym 75102 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 75103 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 75106 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 75107 soc.cpu.cpuregs_rs1[7]
.sym 75108 soc.cpu.timer_SB_DFFSR_Q_24_D_SB_LUT4_O_I2
.sym 75109 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 75112 soc.cpu.timer_SB_DFFSR_Q_30_D_SB_LUT4_O_I2
.sym 75113 soc.cpu.timer_SB_DFFSR_Q_28_D_SB_LUT4_O_I2
.sym 75114 soc.cpu.timer_SB_DFFSR_Q_27_D_SB_LUT4_O_I2
.sym 75115 soc.cpu.timer_SB_DFFSR_Q_29_D_SB_LUT4_O_I2
.sym 75118 soc.cpu.timer_SB_DFFSR_Q_30_D_SB_LUT4_O_I2
.sym 75119 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 75120 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 75121 soc.cpu.cpuregs_rs1[1]
.sym 75124 soc.cpu.cpuregs_rs1[3]
.sym 75125 soc.cpu.timer_SB_DFFSR_Q_28_D_SB_LUT4_O_I2
.sym 75126 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 75127 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 75129 CLK12$SB_IO_IN_$glb_clk
.sym 75130 resetn_SB_LUT4_I3_O_$glb_sr
.sym 75143 iomem_wdata[0]
.sym 75147 soc.cpu.cpuregs_rs1[3]
.sym 75150 iomem_wdata[3]
.sym 75155 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 75157 soc.cpu.cpuregs_rs1[6]
.sym 75159 soc.cpu.pcpi_rs1[21]
.sym 75176 soc.cpu.timer[0]
.sym 75178 soc.cpu.timer[1]
.sym 75182 soc.cpu.timer[5]
.sym 75183 soc.cpu.timer[6]
.sym 75184 soc.cpu.timer[7]
.sym 75187 soc.cpu.timer[3]
.sym 75189 soc.cpu.timer[2]
.sym 75191 soc.cpu.timer[4]
.sym 75192 $PACKER_VCC_NET
.sym 75200 $PACKER_VCC_NET
.sym 75204 $nextpnr_ICESTORM_LC_12$O
.sym 75207 soc.cpu.timer[0]
.sym 75210 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 75212 soc.cpu.timer[1]
.sym 75213 $PACKER_VCC_NET
.sym 75214 soc.cpu.timer[0]
.sym 75216 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 75218 soc.cpu.timer[2]
.sym 75219 $PACKER_VCC_NET
.sym 75220 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 75222 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 75224 soc.cpu.timer[3]
.sym 75225 $PACKER_VCC_NET
.sym 75226 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 75228 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 75230 soc.cpu.timer[4]
.sym 75231 $PACKER_VCC_NET
.sym 75232 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 75234 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 75236 $PACKER_VCC_NET
.sym 75237 soc.cpu.timer[5]
.sym 75238 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 75240 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 75242 $PACKER_VCC_NET
.sym 75243 soc.cpu.timer[6]
.sym 75244 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 75246 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 75248 $PACKER_VCC_NET
.sym 75249 soc.cpu.timer[7]
.sym 75250 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 75268 iomem_wdata[4]
.sym 75273 iomem_wdata[15]
.sym 75274 iomem_wdata[7]
.sym 75281 soc.cpu.pcpi_rs1[13]
.sym 75282 $PACKER_VCC_NET
.sym 75286 $PACKER_VCC_NET
.sym 75287 soc.cpu.timer[0]
.sym 75290 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 75295 soc.cpu.timer[13]
.sym 75296 soc.cpu.timer[11]
.sym 75303 soc.cpu.timer[8]
.sym 75304 $PACKER_VCC_NET
.sym 75308 soc.cpu.timer[9]
.sym 75309 $PACKER_VCC_NET
.sym 75313 soc.cpu.timer[14]
.sym 75319 soc.cpu.timer[12]
.sym 75320 soc.cpu.timer[15]
.sym 75324 soc.cpu.timer[10]
.sym 75327 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 75329 soc.cpu.timer[8]
.sym 75330 $PACKER_VCC_NET
.sym 75331 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 75333 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 75335 soc.cpu.timer[9]
.sym 75336 $PACKER_VCC_NET
.sym 75337 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 75339 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 75341 $PACKER_VCC_NET
.sym 75342 soc.cpu.timer[10]
.sym 75343 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 75345 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 75347 $PACKER_VCC_NET
.sym 75348 soc.cpu.timer[11]
.sym 75349 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 75351 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[13]
.sym 75353 soc.cpu.timer[12]
.sym 75354 $PACKER_VCC_NET
.sym 75355 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 75357 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[14]
.sym 75359 soc.cpu.timer[13]
.sym 75360 $PACKER_VCC_NET
.sym 75361 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[13]
.sym 75363 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[15]
.sym 75365 $PACKER_VCC_NET
.sym 75366 soc.cpu.timer[14]
.sym 75367 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[14]
.sym 75369 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 75371 soc.cpu.timer[15]
.sym 75372 $PACKER_VCC_NET
.sym 75373 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[15]
.sym 75391 soc.cpu.timer_SB_DFFSR_Q_18_D_SB_LUT4_O_I2
.sym 75393 soc.cpu.timer_SB_DFFSR_Q_22_D_SB_LUT4_O_I2
.sym 75395 soc.cpu.timer_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.sym 75397 soc.cpu.timer_SB_DFFSR_Q_20_D_SB_LUT4_O_I2
.sym 75399 soc.cpu.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.sym 75413 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 75422 soc.cpu.timer[21]
.sym 75427 soc.cpu.timer[19]
.sym 75429 soc.cpu.timer[23]
.sym 75431 soc.cpu.timer[20]
.sym 75433 soc.cpu.timer[17]
.sym 75434 soc.cpu.timer[16]
.sym 75440 soc.cpu.timer[18]
.sym 75442 $PACKER_VCC_NET
.sym 75445 soc.cpu.timer[22]
.sym 75450 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[17]
.sym 75452 $PACKER_VCC_NET
.sym 75453 soc.cpu.timer[16]
.sym 75454 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 75456 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[18]
.sym 75458 soc.cpu.timer[17]
.sym 75459 $PACKER_VCC_NET
.sym 75460 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[17]
.sym 75462 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[19]
.sym 75464 $PACKER_VCC_NET
.sym 75465 soc.cpu.timer[18]
.sym 75466 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[18]
.sym 75468 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[20]
.sym 75470 soc.cpu.timer[19]
.sym 75471 $PACKER_VCC_NET
.sym 75472 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[19]
.sym 75474 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[21]
.sym 75476 $PACKER_VCC_NET
.sym 75477 soc.cpu.timer[20]
.sym 75478 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[20]
.sym 75480 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[22]
.sym 75482 soc.cpu.timer[21]
.sym 75483 $PACKER_VCC_NET
.sym 75484 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[21]
.sym 75486 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[23]
.sym 75488 $PACKER_VCC_NET
.sym 75489 soc.cpu.timer[22]
.sym 75490 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[22]
.sym 75492 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[24]
.sym 75494 soc.cpu.timer[23]
.sym 75495 $PACKER_VCC_NET
.sym 75496 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[23]
.sym 75526 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 75536 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[24]
.sym 75541 soc.cpu.timer[30]
.sym 75542 soc.cpu.timer[29]
.sym 75546 soc.cpu.timer[24]
.sym 75554 $PACKER_VCC_NET
.sym 75555 soc.cpu.timer[26]
.sym 75556 soc.cpu.timer[31]
.sym 75557 soc.cpu.timer[27]
.sym 75558 $PACKER_VCC_NET
.sym 75561 soc.cpu.timer[28]
.sym 75569 soc.cpu.timer[25]
.sym 75573 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[25]
.sym 75575 soc.cpu.timer[24]
.sym 75576 $PACKER_VCC_NET
.sym 75577 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[24]
.sym 75579 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[26]
.sym 75581 $PACKER_VCC_NET
.sym 75582 soc.cpu.timer[25]
.sym 75583 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[25]
.sym 75585 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[27]
.sym 75587 soc.cpu.timer[26]
.sym 75588 $PACKER_VCC_NET
.sym 75589 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[26]
.sym 75591 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[28]
.sym 75593 soc.cpu.timer[27]
.sym 75594 $PACKER_VCC_NET
.sym 75595 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[27]
.sym 75597 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[29]
.sym 75599 $PACKER_VCC_NET
.sym 75600 soc.cpu.timer[28]
.sym 75601 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[28]
.sym 75603 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[30]
.sym 75605 $PACKER_VCC_NET
.sym 75606 soc.cpu.timer[29]
.sym 75607 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[29]
.sym 75609 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[31]
.sym 75611 $PACKER_VCC_NET
.sym 75612 soc.cpu.timer[30]
.sym 75613 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[30]
.sym 75616 $PACKER_VCC_NET
.sym 75617 soc.cpu.timer[31]
.sym 75619 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[31]
.sym 75633 soc.cpu.timer_SB_DFFSR_Q_2_D_SB_LUT4_O_I2
.sym 75635 soc.cpu.timer_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 75641 soc.cpu.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I2
.sym 75642 soc.cpu.timer[29]
.sym 75671 LCD_SPI_DC$SB_IO_OUT
.sym 75680 LCD_SPI_DC$SB_IO_OUT
.sym 75697 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 75698 flash_io3_do
.sym 75700 flash_io3_oe
.sym 75712 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 75719 flash_io3_oe
.sym 75720 flash_io3_do
.sym 75724 flash_io3_do_SB_LUT4_O_I2
.sym 75727 soc.spimemio.xfer_io3_90
.sym 75728 flash_io3_do
.sym 75729 soc.spimemio.xfer_io3_90_SB_DFFNSR_Q_D
.sym 75800 soc.spimemio.xfer_io1_90
.sym 75803 soc.spimemio.xfer_io1_90_SB_DFFNSR_Q_D
.sym 75804 flash_io1_do_SB_LUT4_O_I2
.sym 75843 soc.spimemio.config_do[2]
.sym 75846 soc.memory.wen[2]
.sym 75848 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 75852 soc.spimemio.xfer.xfer_qspi
.sym 75867 soc.spimemio_cfgreg_do[22]
.sym 75886 soc.spimemio.xfer.xfer_qspi
.sym 75938 soc.spimemio.xfer_io0_90_SB_DFFNSR_Q_D
.sym 75939 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I2_SB_LUT4_O_I1
.sym 75941 flash_io2_di_SB_LUT4_I0_O
.sym 75942 soc.spimemio.xfer_io0_90
.sym 75943 flash_io0_do_SB_LUT4_O_I2
.sym 75980 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 75981 flash_io1_oe
.sym 75984 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E_SB_LUT4_I1_O
.sym 75985 $PACKER_VCC_NET
.sym 75987 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 75989 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 75990 soc.spimemio.xfer.xfer_qspi
.sym 75992 iomem_wdata[21]
.sym 75998 soc.cpu.mem_rdata_SB_LUT4_O_11_I3_SB_LUT4_O_I1
.sym 75999 soc.spimemio.dout_data[1]
.sym 76039 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 76040 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 76041 flash_io3_di_SB_LUT4_I0_O
.sym 76042 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 76045 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 76046 soc.spimemio.xfer.count[1]
.sym 76082 soc.spimemio.xfer.xfer_ddr
.sym 76083 soc.spimemio.dout_data[4]
.sym 76084 soc.spimemio.dout_data[1]
.sym 76087 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 76089 soc.spimemio_cfgreg_do[22]
.sym 76091 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 76142 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 76143 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 76144 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 76145 soc.spimemio.xfer.count[0]
.sym 76146 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 76147 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 76148 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 76183 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 76185 soc.spimemio.dout_data[5]
.sym 76190 flash_io3_di
.sym 76191 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 76193 soc.cpu.mem_rdata_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 76195 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 76196 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2
.sym 76199 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 76204 soc.spimemio.xfer_clk
.sym 76244 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 76245 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 76246 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 76247 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 76248 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3
.sym 76249 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 76250 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 76285 soc.spimemio.din_data[1]
.sym 76286 $PACKER_VCC_NET
.sym 76287 soc.spimemio.xfer.xfer_qspi
.sym 76288 iomem_wdata[25]
.sym 76291 flash_io1_di
.sym 76292 soc.spimemio.dout_data[0]
.sym 76296 soc.spimemio.dout_data[1]
.sym 76297 $PACKER_VCC_NET
.sym 76298 soc.spimemio.jump_SB_LUT4_I3_O
.sym 76304 $PACKER_VCC_NET
.sym 76307 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 76308 soc.spimemio_cfgreg_do[22]
.sym 76345 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2
.sym 76346 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 76348 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 76349 soc.spimemio.xfer_clk
.sym 76352 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 76389 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 76390 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 76391 soc.spimemio.dout_data[2]
.sym 76395 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 76397 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 76400 iomem_wdata[21]
.sym 76401 soc.spimemio.state[1]
.sym 76408 soc.spimemio.state[1]
.sym 76447 soc.spimemio.state[9]
.sym 76448 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 76449 soc.spimemio.state[0]
.sym 76450 soc.spimemio.state[12]
.sym 76451 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 76452 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I0
.sym 76453 soc.spimemio.state[6]
.sym 76454 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 76491 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E
.sym 76494 soc.spimemio.dout_data[4]
.sym 76496 soc.spimemio.dout_data[1]
.sym 76499 soc.spimemio.dout_data[6]
.sym 76501 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 76505 soc.spimemio_cfgreg_do[20]
.sym 76512 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 76549 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 76550 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 76551 soc.spimemio.din_rd_SB_DFFESR_Q_E
.sym 76552 soc.spimemio.din_rd
.sym 76553 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 76554 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 76555 soc.spimemio.state_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 76556 soc.spimemio.state_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 76591 $PACKER_VCC_NET
.sym 76592 soc.spimemio.state[6]
.sym 76593 soc.spimemio.dout_data[5]
.sym 76594 iomem_addr[22]
.sym 76596 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 76598 soc.spimemio.state[9]
.sym 76599 $PACKER_VCC_NET
.sym 76601 soc.spimemio_cfgreg_do[21]
.sym 76603 iomem_addr[16]
.sym 76605 iomem_addr[0]
.sym 76607 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 76609 soc.spimemio_cfgreg_do[19]
.sym 76611 soc.spimemio.state[6]
.sym 76613 iomem_addr[19]
.sym 76651 soc.spimemio.din_rd_SB_DFFESR_Q_D
.sym 76652 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I2
.sym 76653 soc.spimemio.din_data[3]
.sym 76654 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 76656 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 76657 soc.spimemio.din_data[0]
.sym 76693 soc.spimemio_cfgreg_do[21]
.sym 76694 soc.spimemio.state_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 76695 soc.spimemio.state[2]
.sym 76696 soc.spimemio.din_rd
.sym 76698 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 76699 soc.spimemio.valid
.sym 76701 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 76703 soc.spimemio.jump_SB_LUT4_I3_O
.sym 76707 iomem_addr[14]
.sym 76753 soc.spimemio.rd_valid_SB_LUT4_I3_1_O
.sym 76754 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_I1_SB_LUT4_O_I2
.sym 76755 soc.spimemio.rd_valid_SB_LUT4_I3_1_I0
.sym 76756 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_I1
.sym 76757 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 76758 soc.spimemio.rd_valid
.sym 76759 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_I1_I3
.sym 76760 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_I1_SB_LUT4_O_I0
.sym 76796 iomem_addr[17]
.sym 76797 soc.spimemio.rd_inc
.sym 76799 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 76801 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_O
.sym 76804 soc.spimemio.jump_SB_LUT4_O_I2
.sym 76805 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I1
.sym 76806 soc.spimemio.state[2]
.sym 76807 iomem_addr[12]
.sym 76810 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 76813 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 76815 iomem_wdata[21]
.sym 76816 iomem_addr[3]
.sym 76855 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 76856 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 76857 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_I1_SB_LUT4_O_I1
.sym 76858 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_I1_SB_LUT4_O_I3
.sym 76859 soc.spimemio.rd_valid_SB_LUT4_I3_I0
.sym 76860 soc.spimemio.rd_valid_SB_LUT4_I3_I2
.sym 76861 soc.spimemio.rd_valid_SB_LUT4_I3_O
.sym 76862 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 76897 iomem_addr[22]
.sym 76900 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_I1
.sym 76912 iomem_addr[10]
.sym 76918 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 76920 iomem_addr[7]
.sym 76957 soc.spimemio.rd_addr[23]
.sym 76958 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 76959 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I1
.sym 76960 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 76961 soc.spimemio.rd_valid_SB_LUT4_I3_I1
.sym 76962 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 76963 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 76964 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 76999 iomem_addr[18]
.sym 77000 iomem_addr[13]
.sym 77004 $PACKER_VCC_NET
.sym 77011 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 77012 iomem_addr[17]
.sym 77016 $PACKER_GND_NET
.sym 77059 soc.spimemio.rd_addr[18]
.sym 77060 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 77061 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 77062 soc.spimemio.rd_valid_SB_LUT4_I3_1_I2
.sym 77063 soc.spimemio.rd_addr[9]
.sym 77064 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 77065 soc.spimemio.rd_addr[15]
.sym 77066 soc.spimemio.rd_addr[11]
.sym 77103 iomem_addr[18]
.sym 77109 iomem_addr[15]
.sym 77113 soc.spimemio.rd_addr[19]
.sym 77119 iomem_addr[14]
.sym 77161 st7735.DC_SB_DFFESS_Q_D
.sym 77162 soc.spimemio.rd_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77163 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 77164 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 77166 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 77167 soc.spimemio.rd_addr[19]
.sym 77168 soc.spimemio.rd_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 77203 iomem_addr[13]
.sym 77204 iomem_addr[18]
.sym 77208 iomem_addr[17]
.sym 77210 iomem_addr[7]
.sym 77213 $PACKER_VCC_NET
.sym 77215 iomem_wdata[21]
.sym 77217 iomem_addr[6]
.sym 77263 st7735.RST_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 77309 iomem_addr[19]
.sym 77319 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 77322 iomem_addr[7]
.sym 77326 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 77414 iomem_addr[20]
.sym 77422 iomem_wdata[5]
.sym 77468 st7735.shifter_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.sym 77474 st7735.shifter_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 77520 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 77528 st7735.shifter_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 77529 iomem_wdata[8]
.sym 77571 soc.cpu.count_cycle[2]
.sym 77572 soc.cpu.count_cycle[3]
.sym 77573 soc.cpu.count_cycle[4]
.sym 77574 soc.cpu.count_cycle[5]
.sym 77575 soc.cpu.count_cycle[6]
.sym 77576 soc.cpu.count_cycle[7]
.sym 77612 $PACKER_VCC_NET
.sym 77627 soc.cpu.count_cycle[8]
.sym 77629 soc.cpu.instr_rdinstrh
.sym 77630 soc.cpu.instr_rdcycleh
.sym 77633 soc.cpu.instr_rdcycleh
.sym 77671 soc.cpu.count_cycle[8]
.sym 77672 soc.cpu.count_cycle[9]
.sym 77673 soc.cpu.count_cycle[10]
.sym 77674 soc.cpu.count_cycle[11]
.sym 77675 soc.cpu.count_cycle[12]
.sym 77676 soc.cpu.count_cycle[13]
.sym 77677 soc.cpu.count_cycle[14]
.sym 77678 soc.cpu.count_cycle[15]
.sym 77715 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 77729 soc.cpu.count_cycle[16]
.sym 77734 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 77735 soc.cpu.count_cycle[19]
.sym 77773 soc.cpu.count_cycle[16]
.sym 77774 soc.cpu.count_cycle[17]
.sym 77775 soc.cpu.count_cycle[18]
.sym 77776 soc.cpu.count_cycle[19]
.sym 77777 soc.cpu.count_cycle[20]
.sym 77778 soc.cpu.count_cycle[21]
.sym 77779 soc.cpu.count_cycle[22]
.sym 77780 soc.cpu.count_cycle[23]
.sym 77825 st7735.wstrb
.sym 77826 soc.cpu.count_cycle[10]
.sym 77827 soc.cpu.count_cycle[30]
.sym 77836 soc.cpu.count_cycle[36]
.sym 77837 iomem_wdata[5]
.sym 77875 soc.cpu.count_cycle[24]
.sym 77876 soc.cpu.count_cycle[25]
.sym 77877 soc.cpu.count_cycle[26]
.sym 77878 soc.cpu.count_cycle[27]
.sym 77879 soc.cpu.count_cycle[28]
.sym 77880 soc.cpu.count_cycle[29]
.sym 77881 soc.cpu.count_cycle[30]
.sym 77882 soc.cpu.count_cycle[31]
.sym 77921 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 77924 $PACKER_VCC_NET
.sym 77926 soc.cpu.count_instr[40]
.sym 77928 soc.cpu.count_cycle[18]
.sym 77930 soc.cpu.count_cycle[28]
.sym 77932 st7735.shifter_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 77939 soc.cpu.instr_rdcycleh
.sym 77940 soc.cpu.count_cycle[25]
.sym 77977 soc.cpu.count_cycle[32]
.sym 77978 soc.cpu.count_cycle[33]
.sym 77979 soc.cpu.count_cycle[34]
.sym 77980 soc.cpu.count_cycle[35]
.sym 77981 soc.cpu.count_cycle[36]
.sym 77982 soc.cpu.count_cycle[37]
.sym 77983 soc.cpu.count_cycle[38]
.sym 77984 soc.cpu.count_cycle[39]
.sym 78025 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 78033 soc.cpu.instr_rdinstrh
.sym 78034 soc.cpu.instr_rdcycleh
.sym 78038 soc.cpu.instr_rdcycleh
.sym 78042 soc.cpu.instr_rdinstrh
.sym 78079 soc.cpu.count_cycle[40]
.sym 78080 soc.cpu.count_cycle[41]
.sym 78081 soc.cpu.count_cycle[42]
.sym 78082 soc.cpu.count_cycle[43]
.sym 78083 soc.cpu.count_cycle[44]
.sym 78084 soc.cpu.count_cycle[45]
.sym 78085 soc.cpu.count_cycle[46]
.sym 78086 soc.cpu.count_cycle[47]
.sym 78122 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 78130 soc.cpu.count_instr[29]
.sym 78132 soc.cpu.count_cycle[34]
.sym 78135 soc.cpu.count_cycle[55]
.sym 78138 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 78181 soc.cpu.count_cycle[48]
.sym 78182 soc.cpu.count_cycle[49]
.sym 78183 soc.cpu.count_cycle[50]
.sym 78184 soc.cpu.count_cycle[51]
.sym 78185 soc.cpu.count_cycle[52]
.sym 78186 soc.cpu.count_cycle[53]
.sym 78187 soc.cpu.count_cycle[54]
.sym 78188 soc.cpu.count_cycle[55]
.sym 78233 soc.cpu.count_instr[14]
.sym 78240 soc.cpu.count_cycle[54]
.sym 78245 iomem_wdata[5]
.sym 78283 soc.cpu.count_cycle[56]
.sym 78284 soc.cpu.count_cycle[57]
.sym 78285 soc.cpu.count_cycle[58]
.sym 78286 soc.cpu.count_cycle[59]
.sym 78287 soc.cpu.count_cycle[60]
.sym 78288 soc.cpu.count_cycle[61]
.sym 78289 soc.cpu.count_cycle[62]
.sym 78290 soc.cpu.count_cycle[63]
.sym 78326 soc.cpu.count_instr[42]
.sym 78333 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 78344 soc.cpu.cpuregs_rs1[11]
.sym 78348 st7735.shifter_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 78385 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 78386 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 78387 st7735.shifter_SB_DFFE_Q_5_D_SB_LUT4_O_I2
.sym 78388 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 78389 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 78390 st7735.shifter_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 78391 LCD_SPI_SDA_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 78392 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 78433 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 78438 soc.cpu.count_instr[54]
.sym 78442 soc.cpu.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.sym 78447 soc.cpu.instr_rdcycleh
.sym 78450 soc.cpu.instr_rdinstrh
.sym 78488 soc.cpu.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 78489 LCD_SPI_SDA$SB_IO_OUT
.sym 78490 soc.cpu.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 78491 st7735.shifter[13]
.sym 78492 st7735.shifter[12]
.sym 78493 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 78494 st7735.shifter[14]
.sym 78530 iomem_wdata[10]
.sym 78531 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 78534 soc.cpu.count_instr[59]
.sym 78535 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 78537 soc.cpu.instr_rdinstr
.sym 78538 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 78542 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 78545 st7735.DC_SB_DFFESS_Q_E
.sym 78589 st7735.DC_SB_DFFESS_Q_E
.sym 78591 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3
.sym 78593 st7735.slow_clk.slow_cnt_SB_LUT4_I3_1_O
.sym 78594 LCD_SPI_RES$SB_IO_OUT
.sym 78595 st7735.RST_SB_DFFESS_Q_E
.sym 78596 st7735.RST_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 78633 st7735.wstrb
.sym 78636 soc.cpu.timer_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 78638 soc.cpu.timer_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 78641 st7735.shifter_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 78643 LCD_SPI_SDA$SB_IO_OUT
.sym 78692 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 78693 LCD_SPI_CS$SB_IO_OUT
.sym 78694 LCD_SPI_DC$SB_IO_OUT
.sym 78698 soc.cpu.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 78734 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 78741 st7735.slow_clk.slow_cnt_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 78742 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 78831 st7735.shifter_SB_DFFESR_Q_R
.sym 78838 soc.cpu.timer_SB_DFFSR_Q_1_D_SB_LUT4_O_I2
.sym 78839 LCD_SPI_SCL$SB_IO_OUT
.sym 78841 soc.cpu.timer[0]
.sym 78862 LCD_SPI_SCL$SB_IO_OUT
.sym 78867 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 78868 LCD_SPI_RES$SB_IO_OUT
.sym 78871 LCD_SPI_SCL$SB_IO_OUT
.sym 78880 LCD_SPI_SCL$SB_IO_OUT
.sym 78888 LCD_SPI_RES$SB_IO_OUT
.sym 78891 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 78923 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 78924 soc.spimemio.config_do[2]
.sym 78925 flash_io1_do
.sym 78926 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 78927 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 78928 soc.spimemio.config_do[1]
.sym 78929 soc.spimemio.config_do[3]
.sym 78957 flash_io0_do
.sym 78969 soc.spimemio.xfer.xfer_qspi
.sym 78971 soc.spimemio.xfer_io3_90_SB_DFFNSR_Q_D
.sym 78973 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 78975 soc.spimemio_cfgreg_do[31]
.sym 78977 soc.spimemio.xfer_io3_90
.sym 78978 soc.spimemio_cfgreg_do[22]
.sym 78985 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 78987 soc.spimemio.config_do[3]
.sym 78990 flash_io3_do_SB_LUT4_O_I2
.sym 78993 soc.spimemio.xfer.obuffer[7]
.sym 79004 soc.spimemio.xfer_io3_90
.sym 79005 soc.spimemio_cfgreg_do[22]
.sym 79006 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 79007 soc.spimemio.xfer_io3_90_SB_DFFNSR_Q_D
.sym 79022 soc.spimemio.xfer_io3_90_SB_DFFNSR_Q_D
.sym 79029 soc.spimemio.config_do[3]
.sym 79030 soc.spimemio_cfgreg_do[31]
.sym 79031 flash_io3_do_SB_LUT4_O_I2
.sym 79034 soc.spimemio.xfer.xfer_qspi
.sym 79035 soc.spimemio.xfer.obuffer[7]
.sym 79045 CLK12$SB_IO_IN_$glb_clk
.sym 79046 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 79051 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 79052 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 79053 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 79054 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 79055 soc.spimemio.xfer.obuffer[7]
.sym 79056 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 79057 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 79058 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 79063 iomem_wdata[21]
.sym 79065 soc.spimemio_cfgreg_do[31]
.sym 79068 flash_csb$SB_IO_OUT
.sym 79069 soc.memory.wen[3]
.sym 79071 soc.cpu.mem_rdata_SB_LUT4_O_11_I3_SB_LUT4_O_I1
.sym 79074 soc.cpu.mem_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I2
.sym 79083 iomem_wdata[2]
.sym 79092 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 79100 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 79101 soc.spimemio.xfer.obuffer[6]
.sym 79103 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 79105 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 79106 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 79107 soc.spimemio.xfer.obuffer[3]
.sym 79110 soc.spimemio.xfer.xfer_dspi
.sym 79112 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E_SB_LUT4_I1_O
.sym 79114 iomem_wdata[1]
.sym 79115 soc.spimemio.din_data[6]
.sym 79128 soc.spimemio.xfer.obuffer[5]
.sym 79129 soc.spimemio.xfer_io1_90
.sym 79130 soc.spimemio_cfgreg_do[22]
.sym 79132 soc.spimemio.xfer_io1_90_SB_DFFNSR_Q_D
.sym 79133 soc.spimemio.xfer.xfer_dspi
.sym 79140 soc.spimemio.xfer.xfer_qspi
.sym 79141 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 79148 soc.spimemio.xfer.obuffer[7]
.sym 79154 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 79170 soc.spimemio.xfer_io1_90_SB_DFFNSR_Q_D
.sym 79185 soc.spimemio.xfer.obuffer[5]
.sym 79186 soc.spimemio.xfer.xfer_qspi
.sym 79187 soc.spimemio.xfer.obuffer[7]
.sym 79188 soc.spimemio.xfer.xfer_dspi
.sym 79191 soc.spimemio.xfer_io1_90
.sym 79192 soc.spimemio.xfer_io1_90_SB_DFFNSR_Q_D
.sym 79193 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 79194 soc.spimemio_cfgreg_do[22]
.sym 79208 CLK12$SB_IO_IN_$glb_clk
.sym 79209 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 79210 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 79211 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 79212 flash_io0_do
.sym 79213 soc.spimemio.xfer_io0_90_SB_DFFNSR_Q_D_SB_LUT4_O_I1
.sym 79214 soc.spimemio.xfer.obuffer[6]
.sym 79215 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I2
.sym 79216 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 79217 soc.spimemio.xfer.obuffer[3]
.sym 79224 soc.spimemio_cfgreg_do[22]
.sym 79232 soc.spimemio.xfer.obuffer[5]
.sym 79239 soc.spimemio.xfer_clk
.sym 79242 soc.spimemio.xfer_clk
.sym 79243 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 79251 soc.spimemio.xfer_clk
.sym 79254 soc.spimemio_cfgreg_do[22]
.sym 79255 soc.spimemio.xfer.xfer_ddr
.sym 79258 soc.spimemio.xfer.xfer_qspi
.sym 79263 soc.spimemio.xfer.obuffer[7]
.sym 79268 soc.spimemio.xfer_io0_90_SB_DFFNSR_Q_D
.sym 79271 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 79275 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 79276 soc.spimemio.dout_data[1]
.sym 79278 soc.spimemio.xfer_io0_90_SB_DFFNSR_Q_D_SB_LUT4_O_I1
.sym 79279 flash_io2_di_SB_LUT4_I0_O
.sym 79280 soc.spimemio.xfer_io0_90
.sym 79281 flash_io2_di
.sym 79290 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 79292 soc.spimemio.xfer.obuffer[7]
.sym 79293 soc.spimemio.xfer_io0_90_SB_DFFNSR_Q_D_SB_LUT4_O_I1
.sym 79296 soc.spimemio.xfer_clk
.sym 79297 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 79298 soc.spimemio.dout_data[1]
.sym 79299 flash_io2_di_SB_LUT4_I0_O
.sym 79308 soc.spimemio.xfer_clk
.sym 79309 flash_io2_di
.sym 79310 soc.spimemio.xfer.xfer_ddr
.sym 79311 soc.spimemio.xfer.xfer_qspi
.sym 79316 soc.spimemio.xfer_io0_90_SB_DFFNSR_Q_D
.sym 79320 soc.spimemio.xfer_io0_90
.sym 79321 soc.spimemio_cfgreg_do[22]
.sym 79322 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 79323 soc.spimemio.xfer_io0_90_SB_DFFNSR_Q_D
.sym 79331 CLK12$SB_IO_IN_$glb_clk
.sym 79332 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 79333 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 79334 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 79335 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E
.sym 79336 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 79337 soc.spimemio.config_do[0]
.sym 79338 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 79339 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 79340 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2
.sym 79347 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 79348 soc.cpu.mem_rdata_SB_LUT4_O_2_I1_SB_LUT4_O_I1
.sym 79352 soc.cpu.mem_rdata_SB_LUT4_O_9_I3_SB_LUT4_O_I1
.sym 79355 soc.spimemio.xfer_clk
.sym 79356 soc.cpu.mem_rdata_SB_LUT4_O_1_I1_SB_LUT4_O_I1
.sym 79361 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 79363 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I2
.sym 79365 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 79366 soc.spimemio.din_data[3]
.sym 79367 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 79368 soc.spimemio.dout_data[2]
.sym 79374 flash_io3_di
.sym 79376 $PACKER_VCC_NET
.sym 79377 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 79379 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 79380 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 79381 soc.spimemio.xfer.count[1]
.sym 79384 flash_io3_di_SB_LUT4_I0_O
.sym 79385 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 79390 soc.spimemio.xfer.xfer_qspi
.sym 79392 soc.spimemio.dout_data[2]
.sym 79394 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 79395 soc.spimemio.xfer_clk
.sym 79396 soc.spimemio.xfer.xfer_dspi
.sym 79398 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 79401 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 79402 soc.spimemio.xfer.xfer_ddr
.sym 79403 soc.spimemio.xfer_clk
.sym 79404 soc.spimemio.xfer.xfer_dspi
.sym 79405 soc.spimemio.xfer.count[1]
.sym 79407 soc.spimemio.dout_data[2]
.sym 79408 flash_io3_di_SB_LUT4_I0_O
.sym 79409 soc.spimemio.xfer_clk
.sym 79410 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 79414 soc.spimemio.xfer.xfer_qspi
.sym 79416 soc.spimemio.xfer.xfer_dspi
.sym 79419 flash_io3_di
.sym 79420 soc.spimemio.xfer_clk
.sym 79421 soc.spimemio.xfer.xfer_qspi
.sym 79422 soc.spimemio.xfer.xfer_ddr
.sym 79425 soc.spimemio.xfer_clk
.sym 79426 $PACKER_VCC_NET
.sym 79427 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 79428 soc.spimemio.xfer.count[1]
.sym 79443 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 79444 soc.spimemio.xfer.xfer_ddr
.sym 79445 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 79446 soc.spimemio.xfer.xfer_dspi
.sym 79449 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 79450 soc.spimemio.xfer.xfer_qspi
.sym 79451 soc.spimemio.xfer.count[1]
.sym 79452 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 79453 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 79454 CLK12$SB_IO_IN_$glb_clk
.sym 79455 soc.spimemio.xfer_resetn_SB_LUT4_I3_O_$glb_sr
.sym 79456 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 79457 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_O_I1
.sym 79458 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 79459 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 79460 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 79461 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 79462 soc.spimemio.xfer.count[2]
.sym 79463 soc.spimemio.xfer.count[3]
.sym 79470 $PACKER_VCC_NET
.sym 79471 flash_clk$SB_IO_OUT
.sym 79474 soc.cpu.mem_rdata_SB_LUT4_O_5_I1_SB_LUT4_O_I1
.sym 79475 soc.cpu.mem_rdata_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.sym 79476 soc.cpu.mem_rdata_SB_LUT4_O_14_I3_SB_LUT4_O_I1
.sym 79477 soc.cpu.mem_rdata_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 79480 soc.spimemio.xfer.count[0]
.sym 79481 soc.spimemio.dout_data[6]
.sym 79482 iomem_addr[7]
.sym 79484 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 79485 soc.spimemio.din_data[3]
.sym 79486 soc.spimemio.xfer_resetn
.sym 79487 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 79488 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 79489 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 79491 soc.spimemio.xfer.count[1]
.sym 79499 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 79500 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 79501 $PACKER_VCC_NET
.sym 79503 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 79504 soc.spimemio.xfer.xfer_qspi
.sym 79506 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 79509 $PACKER_VCC_NET
.sym 79512 soc.spimemio.xfer.count[1]
.sym 79513 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2
.sym 79516 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 79517 soc.spimemio.xfer.count[0]
.sym 79518 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 79519 soc.spimemio.xfer.count[2]
.sym 79520 soc.spimemio.xfer.count[3]
.sym 79521 soc.spimemio.xfer_clk
.sym 79522 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 79523 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 79525 soc.spimemio.xfer.count[0]
.sym 79527 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 79528 soc.spimemio.xfer.count[3]
.sym 79529 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 79531 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 79532 soc.spimemio.xfer.count[1]
.sym 79535 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 79536 soc.spimemio.xfer_clk
.sym 79537 soc.spimemio.xfer.count[2]
.sym 79538 $PACKER_VCC_NET
.sym 79539 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 79543 soc.spimemio.xfer.count[3]
.sym 79544 $PACKER_VCC_NET
.sym 79545 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 79549 soc.spimemio.xfer.count[2]
.sym 79550 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 79554 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 79555 soc.spimemio.xfer.xfer_qspi
.sym 79556 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2
.sym 79557 soc.spimemio.xfer.count[0]
.sym 79560 soc.spimemio.xfer.count[3]
.sym 79561 soc.spimemio.xfer.count[1]
.sym 79562 soc.spimemio.xfer.count[0]
.sym 79566 soc.spimemio.xfer.count[3]
.sym 79567 soc.spimemio.xfer_clk
.sym 79568 soc.spimemio.xfer.count[0]
.sym 79569 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 79572 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 79573 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 79574 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 79575 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 79576 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 79577 CLK12$SB_IO_IN_$glb_clk
.sym 79578 soc.spimemio.xfer_resetn_SB_LUT4_I3_O_$glb_sr
.sym 79579 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3
.sym 79580 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 79581 soc.spimemio.dout_data[3]
.sym 79582 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 79583 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 79584 soc.spimemio.dout_data[2]
.sym 79585 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_4_I2
.sym 79586 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 79591 soc.spimemio.dout_data[0]
.sym 79592 soc.cpu.mem_rdata_SB_LUT4_O_12_I3_SB_LUT4_O_I1
.sym 79597 soc.spimemio.dout_data[1]
.sym 79599 iomem_wdata[17]
.sym 79603 soc.spimemio.xfer.xfer_ddr
.sym 79604 soc.spimemio.din_data[6]
.sym 79605 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 79606 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 79607 soc.spimemio.dout_data[6]
.sym 79610 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 79613 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E_SB_LUT4_I1_O
.sym 79614 iomem_wdata[28]
.sym 79622 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 79623 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 79624 soc.spimemio.xfer.count[0]
.sym 79625 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 79626 soc.spimemio.xfer.count[2]
.sym 79627 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 79631 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 79632 soc.spimemio.xfer_clk
.sym 79634 soc.spimemio.xfer.count[2]
.sym 79635 soc.spimemio.xfer.count[3]
.sym 79636 soc.spimemio.xfer.xfer_qspi
.sym 79637 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 79640 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 79642 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 79643 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 79647 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 79648 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 79649 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 79650 $PACKER_VCC_NET
.sym 79651 soc.spimemio.xfer.count[1]
.sym 79652 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 79654 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 79655 soc.spimemio.xfer.count[0]
.sym 79658 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 79660 soc.spimemio.xfer.count[1]
.sym 79661 $PACKER_VCC_NET
.sym 79662 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 79664 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 79666 $PACKER_VCC_NET
.sym 79667 soc.spimemio.xfer.count[2]
.sym 79668 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 79671 soc.spimemio.xfer_clk
.sym 79672 soc.spimemio.xfer.count[3]
.sym 79674 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 79677 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 79678 soc.spimemio.xfer_clk
.sym 79679 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 79680 soc.spimemio.xfer.count[2]
.sym 79683 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 79684 soc.spimemio.xfer.xfer_qspi
.sym 79685 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 79686 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 79689 soc.spimemio.xfer.count[1]
.sym 79690 soc.spimemio.xfer_clk
.sym 79691 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 79692 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 79695 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 79696 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 79697 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 79698 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 79702 soc.spimemio.dout_data[6]
.sym 79704 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I2_SB_LUT4_O_I1
.sym 79705 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3
.sym 79706 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 79707 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I2
.sym 79708 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I3
.sym 79709 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 79724 soc.spimemio.dout_data[7]
.sym 79725 iomem_addr[8]
.sym 79726 soc.spimemio.xfer_clk
.sym 79727 soc.spimemio.state[6]
.sym 79728 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 79729 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 79732 soc.spimemio.din_rd
.sym 79733 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 79735 soc.spimemio.state[0]
.sym 79746 soc.spimemio.state[12]
.sym 79747 $PACKER_VCC_NET
.sym 79748 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 79750 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 79752 soc.spimemio.xfer.count[0]
.sym 79754 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 79755 soc.spimemio.xfer_clk
.sym 79757 soc.spimemio.state[6]
.sym 79758 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E
.sym 79763 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 79766 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 79768 soc.spimemio.state[1]
.sym 79771 soc.spimemio.xfer_csb
.sym 79774 soc.spimemio.state[5]
.sym 79777 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 79779 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 79782 soc.spimemio.state[6]
.sym 79783 soc.spimemio.state[5]
.sym 79784 soc.spimemio.state[12]
.sym 79785 soc.spimemio.state[1]
.sym 79794 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 79797 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E
.sym 79800 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 79801 soc.spimemio.xfer_clk
.sym 79803 soc.spimemio.xfer_csb
.sym 79818 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 79819 $PACKER_VCC_NET
.sym 79820 soc.spimemio.xfer_clk
.sym 79821 soc.spimemio.xfer.count[0]
.sym 79822 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 79823 CLK12$SB_IO_IN_$glb_clk
.sym 79824 soc.spimemio.xfer_resetn_SB_LUT4_I3_O_$glb_sr
.sym 79825 soc.spimemio.din_data[6]
.sym 79826 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 79827 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 79828 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 79829 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 79830 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 79831 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 79832 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 79845 iomem_addr[16]
.sym 79847 soc.spimemio.xfer_clk
.sym 79850 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 79851 iomem_addr[15]
.sym 79853 soc.spimemio.din_data[3]
.sym 79858 iomem_addr[10]
.sym 79859 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 79860 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 79866 soc.spimemio.jump_SB_LUT4_I3_O
.sym 79870 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 79871 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 79872 soc.spimemio.state_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 79873 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 79875 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 79876 soc.spimemio.state[0]
.sym 79879 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I0
.sym 79880 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 79881 soc.spimemio.state_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 79882 soc.spimemio.state[9]
.sym 79886 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 79888 soc.spimemio.jump
.sym 79889 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 79890 soc.spimemio.state[2]
.sym 79891 soc.spimemio.state[4]
.sym 79895 soc.spimemio_cfgreg_do[20]
.sym 79896 soc.spimemio.state[6]
.sym 79897 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 79899 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I0
.sym 79900 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 79901 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 79902 soc.spimemio.state[2]
.sym 79906 soc.spimemio.state[9]
.sym 79907 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 79908 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 79911 soc.spimemio.state_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 79912 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 79914 soc.spimemio.state[0]
.sym 79917 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 79918 soc.spimemio.jump_SB_LUT4_I3_O
.sym 79919 soc.spimemio.state[6]
.sym 79920 soc.spimemio.state_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 79923 soc.spimemio.state[4]
.sym 79924 soc.spimemio.state[2]
.sym 79925 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 79926 soc.spimemio.state[0]
.sym 79929 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 79930 soc.spimemio.state_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 79931 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 79932 soc.spimemio.state[9]
.sym 79935 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 79936 soc.spimemio.state[6]
.sym 79937 soc.spimemio.jump_SB_LUT4_I3_O
.sym 79938 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 79941 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 79942 soc.spimemio.jump
.sym 79944 soc.spimemio_cfgreg_do[20]
.sym 79946 CLK12$SB_IO_IN_$glb_clk
.sym 79948 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 79949 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 79950 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 79951 soc.spimemio.din_data[7]
.sym 79952 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 79953 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 79954 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 79955 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 79961 $PACKER_VCC_NET
.sym 79964 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 79966 soc.spimemio_cfgreg_do[22]
.sym 79974 soc.spimemio.jump
.sym 79975 iomem_addr[6]
.sym 79976 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 79978 iomem_addr[7]
.sym 79981 soc.spimemio.din_data[3]
.sym 79982 soc.spimemio.rd_valid
.sym 79989 soc.spimemio.state[1]
.sym 79990 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 79991 soc.spimemio.din_rd_SB_DFFESR_Q_E
.sym 79992 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 79994 soc.spimemio.jump_SB_LUT4_I3_O
.sym 79995 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 79996 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 79997 soc.spimemio.din_rd_SB_DFFESR_Q_D
.sym 79998 soc.spimemio.valid
.sym 80000 soc.spimemio.state[12]
.sym 80001 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 80004 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 80009 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 80010 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 80012 soc.spimemio_cfgreg_do[19]
.sym 80014 iomem_addr[16]
.sym 80016 iomem_addr[19]
.sym 80018 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 80020 soc.spimemio.jump
.sym 80022 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 80023 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 80024 iomem_addr[19]
.sym 80025 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 80028 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 80029 soc.spimemio.state[1]
.sym 80030 soc.spimemio_cfgreg_do[19]
.sym 80031 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 80034 soc.spimemio.state[1]
.sym 80035 soc.spimemio.jump_SB_LUT4_I3_O
.sym 80037 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 80040 soc.spimemio.din_rd_SB_DFFESR_Q_D
.sym 80046 soc.spimemio.state[1]
.sym 80047 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 80048 iomem_addr[16]
.sym 80049 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 80053 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 80054 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 80055 soc.spimemio.valid
.sym 80058 soc.spimemio.state[12]
.sym 80061 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 80066 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 80067 soc.spimemio.jump
.sym 80068 soc.spimemio.din_rd_SB_DFFESR_Q_E
.sym 80069 CLK12$SB_IO_IN_$glb_clk
.sym 80070 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 80071 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_I0_SB_LUT4_O_I3
.sym 80072 soc.spimemio.rd_inc
.sym 80074 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2
.sym 80076 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 80077 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_O
.sym 80078 soc.spimemio.jump
.sym 80090 iomem_wdata[28]
.sym 80091 iomem_addr[12]
.sym 80094 soc.spimemio.state[1]
.sym 80095 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 80096 iomem_addr[20]
.sym 80100 iomem_addr[5]
.sym 80101 iomem_wdata[28]
.sym 80102 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 80103 soc.spimemio.rd_addr_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 80104 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 80106 soc.spimemio.rd_inc
.sym 80112 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 80114 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 80116 soc.spimemio.state[2]
.sym 80118 soc.spimemio.state_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 80119 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 80120 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 80122 soc.spimemio.din_data[3]
.sym 80124 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 80125 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I1
.sym 80126 iomem_addr[0]
.sym 80129 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I2
.sym 80130 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 80134 soc.spimemio.din_data[0]
.sym 80139 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 80141 iomem_addr[3]
.sym 80143 soc.spimemio.jump
.sym 80147 soc.spimemio.jump
.sym 80151 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 80152 soc.spimemio.din_data[0]
.sym 80153 iomem_addr[0]
.sym 80154 soc.spimemio.state_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 80157 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 80159 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 80163 soc.spimemio.din_data[3]
.sym 80164 iomem_addr[3]
.sym 80165 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 80166 soc.spimemio.state_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 80175 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 80176 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 80178 soc.spimemio.state[2]
.sym 80181 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I1
.sym 80182 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I2
.sym 80184 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 80191 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 80192 CLK12$SB_IO_IN_$glb_clk
.sym 80194 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 80195 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_I1_O
.sym 80196 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_I2
.sym 80197 soc.spimemio.rd_addr[17]
.sym 80198 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_I1_I2
.sym 80199 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_I0
.sym 80200 soc.spimemio.rd_addr[21]
.sym 80201 soc.spimemio.rd_addr[22]
.sym 80208 iomem_addr[7]
.sym 80226 iomem_addr[6]
.sym 80235 soc.spimemio.din_rd_SB_DFFESR_Q_D
.sym 80236 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_I1_SB_LUT4_O_I2
.sym 80237 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_I1_SB_LUT4_O_I1
.sym 80238 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_I1_SB_LUT4_O_I3
.sym 80240 iomem_addr[22]
.sym 80241 iomem_addr[14]
.sym 80243 iomem_addr[17]
.sym 80244 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 80245 soc.spimemio.rd_valid_SB_LUT4_I3_1_I0
.sym 80246 iomem_addr[5]
.sym 80248 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 80250 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_I1_SB_LUT4_O_I0
.sym 80251 iomem_addr[3]
.sym 80253 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 80254 soc.spimemio.rd_addr[5]
.sym 80257 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1
.sym 80258 iomem_addr[10]
.sym 80259 soc.spimemio.rd_addr[14]
.sym 80260 soc.spimemio.rd_addr[10]
.sym 80261 soc.spimemio.rd_valid_SB_LUT4_I3_1_I2
.sym 80262 soc.spimemio.rd_addr[17]
.sym 80263 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 80264 soc.spimemio.rd_valid
.sym 80265 soc.spimemio.rd_addr[3]
.sym 80266 soc.spimemio.rd_addr[22]
.sym 80268 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1
.sym 80269 soc.spimemio.rd_valid_SB_LUT4_I3_1_I2
.sym 80270 soc.spimemio.rd_valid
.sym 80271 soc.spimemio.rd_valid_SB_LUT4_I3_1_I0
.sym 80274 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 80275 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 80276 soc.spimemio.rd_addr[14]
.sym 80277 iomem_addr[14]
.sym 80280 soc.spimemio.rd_addr[10]
.sym 80281 iomem_addr[17]
.sym 80282 soc.spimemio.rd_addr[17]
.sym 80283 iomem_addr[10]
.sym 80286 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_I1_SB_LUT4_O_I3
.sym 80287 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_I1_SB_LUT4_O_I0
.sym 80288 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_I1_SB_LUT4_O_I2
.sym 80289 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_I1_SB_LUT4_O_I1
.sym 80292 soc.spimemio.rd_addr[22]
.sym 80295 iomem_addr[22]
.sym 80299 soc.spimemio.din_rd_SB_DFFESR_Q_D
.sym 80304 iomem_addr[5]
.sym 80305 iomem_addr[10]
.sym 80306 soc.spimemio.rd_addr[10]
.sym 80307 soc.spimemio.rd_addr[5]
.sym 80310 soc.spimemio.rd_addr[5]
.sym 80311 iomem_addr[3]
.sym 80312 soc.spimemio.rd_addr[3]
.sym 80313 iomem_addr[5]
.sym 80314 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 80315 CLK12$SB_IO_IN_$glb_clk
.sym 80316 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 80317 soc.spimemio.rd_addr[14]
.sym 80318 soc.spimemio.rd_addr[10]
.sym 80319 soc.spimemio.rd_addr[13]
.sym 80320 soc.spimemio.rd_addr[5]
.sym 80321 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0
.sym 80322 soc.spimemio.rd_addr[6]
.sym 80323 soc.spimemio.rd_addr[3]
.sym 80324 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2
.sym 80328 st7735.DC_SB_DFFESS_Q_D
.sym 80329 iomem_addr[17]
.sym 80332 iomem_addr[12]
.sym 80334 iomem_addr[5]
.sym 80337 iomem_addr[12]
.sym 80338 iomem_addr[16]
.sym 80343 soc.spimemio.rd_addr[17]
.sym 80344 soc.spimemio.rd_inc
.sym 80345 iomem_addr[12]
.sym 80347 soc.spimemio.rd_valid_SB_LUT4_I3_1_I2
.sym 80348 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 80349 iomem_addr[9]
.sym 80350 soc.spimemio.rd_addr_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 80352 soc.spimemio.rd_addr[10]
.sym 80358 soc.spimemio.rd_addr[23]
.sym 80359 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 80360 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I1
.sym 80361 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 80362 soc.spimemio.rd_valid_SB_LUT4_I3_I0
.sym 80363 soc.spimemio.rd_valid
.sym 80364 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 80365 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 80366 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 80367 soc.spimemio.rd_addr[19]
.sym 80370 soc.spimemio.rd_valid_SB_LUT4_I3_I1
.sym 80371 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 80372 soc.spimemio.rd_addr[21]
.sym 80373 soc.spimemio.rd_addr[22]
.sym 80375 iomem_addr[13]
.sym 80378 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0
.sym 80379 iomem_addr[23]
.sym 80380 soc.spimemio.rd_valid_SB_LUT4_I3_O
.sym 80381 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2
.sym 80382 iomem_addr[21]
.sym 80384 soc.spimemio.rd_addr[13]
.sym 80385 iomem_addr[22]
.sym 80387 soc.spimemio.rd_valid_SB_LUT4_I3_I2
.sym 80388 iomem_addr[19]
.sym 80391 soc.spimemio.rd_valid_SB_LUT4_I3_O
.sym 80392 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 80393 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 80394 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 80397 iomem_addr[23]
.sym 80398 soc.spimemio.rd_addr[23]
.sym 80403 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I1
.sym 80404 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 80405 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0
.sym 80406 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2
.sym 80409 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 80410 soc.spimemio.rd_addr[19]
.sym 80411 iomem_addr[19]
.sym 80412 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 80415 soc.spimemio.rd_addr[23]
.sym 80416 iomem_addr[23]
.sym 80417 soc.spimemio.rd_addr[19]
.sym 80418 iomem_addr[19]
.sym 80421 soc.spimemio.rd_addr[21]
.sym 80422 iomem_addr[22]
.sym 80423 iomem_addr[21]
.sym 80424 soc.spimemio.rd_addr[22]
.sym 80427 soc.spimemio.rd_valid_SB_LUT4_I3_I0
.sym 80428 soc.spimemio.rd_valid_SB_LUT4_I3_I1
.sym 80429 soc.spimemio.rd_valid_SB_LUT4_I3_I2
.sym 80430 soc.spimemio.rd_valid
.sym 80433 soc.spimemio.rd_addr[13]
.sym 80434 soc.spimemio.rd_addr[22]
.sym 80435 iomem_addr[13]
.sym 80436 iomem_addr[22]
.sym 80441 soc.spimemio.rd_addr_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 80442 soc.spimemio.rd_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3
.sym 80443 soc.spimemio.rd_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3
.sym 80444 soc.spimemio.rd_addr_SB_DFFE_Q_17_D_SB_LUT4_O_I3
.sym 80445 soc.spimemio.rd_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I3
.sym 80446 soc.spimemio.rd_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 80447 soc.spimemio.rd_addr_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 80451 st7735.RST_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 80453 soc.spimemio.rd_addr[19]
.sym 80456 iomem_addr[8]
.sym 80457 iomem_addr[6]
.sym 80466 iomem_addr[13]
.sym 80467 iomem_addr[16]
.sym 80471 soc.spimemio.rd_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 80472 soc.spimemio.rd_addr[23]
.sym 80473 soc.spimemio.rd_addr_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 80475 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 80481 soc.spimemio.rd_addr[14]
.sym 80482 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 80483 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 80484 iomem_addr[15]
.sym 80486 soc.spimemio.rd_addr[6]
.sym 80487 soc.spimemio.rd_addr[15]
.sym 80488 iomem_addr[18]
.sym 80489 soc.spimemio.rd_addr[18]
.sym 80490 iomem_addr[6]
.sym 80491 soc.spimemio.rd_addr[13]
.sym 80492 iomem_addr[13]
.sym 80493 soc.spimemio.rd_addr[9]
.sym 80494 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 80496 iomem_addr[7]
.sym 80497 iomem_addr[23]
.sym 80499 soc.spimemio.rd_addr[7]
.sym 80504 soc.spimemio.rd_inc
.sym 80508 iomem_addr[2]
.sym 80509 iomem_addr[9]
.sym 80510 iomem_addr[14]
.sym 80515 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 80516 iomem_addr[23]
.sym 80517 soc.spimemio.rd_inc
.sym 80520 iomem_addr[9]
.sym 80521 iomem_addr[7]
.sym 80522 soc.spimemio.rd_addr[9]
.sym 80523 soc.spimemio.rd_addr[7]
.sym 80527 soc.spimemio.rd_addr[18]
.sym 80529 iomem_addr[18]
.sym 80533 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 80535 iomem_addr[2]
.sym 80538 iomem_addr[14]
.sym 80539 soc.spimemio.rd_addr[18]
.sym 80540 soc.spimemio.rd_addr[14]
.sym 80541 iomem_addr[18]
.sym 80544 soc.spimemio.rd_addr[13]
.sym 80545 iomem_addr[13]
.sym 80546 iomem_addr[15]
.sym 80547 soc.spimemio.rd_addr[15]
.sym 80550 soc.spimemio.rd_addr[15]
.sym 80551 iomem_addr[15]
.sym 80552 iomem_addr[13]
.sym 80553 soc.spimemio.rd_addr[13]
.sym 80556 soc.spimemio.rd_addr[6]
.sym 80557 iomem_addr[6]
.sym 80559 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 80560 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 80561 CLK12$SB_IO_IN_$glb_clk
.sym 80563 soc.spimemio.rd_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 80564 soc.spimemio.rd_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 80565 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3
.sym 80566 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 80567 soc.spimemio.rd_addr_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 80568 soc.spimemio.rd_addr_SB_DFFE_Q_8_D_SB_LUT4_O_I3
.sym 80569 soc.spimemio.rd_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 80570 soc.spimemio.rd_addr_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 80576 iomem_addr[6]
.sym 80577 iomem_addr[6]
.sym 80578 iomem_addr[9]
.sym 80580 iomem_addr[12]
.sym 80582 iomem_addr[10]
.sym 80590 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 80592 iomem_addr[20]
.sym 80594 soc.spimemio.rd_addr_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 80595 soc.spimemio.rd_addr[18]
.sym 80596 $PACKER_VCC_NET
.sym 80597 iomem_wdata[28]
.sym 80598 soc.spimemio.rd_inc
.sym 80605 soc.spimemio.rd_addr_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 80608 soc.spimemio.rd_addr[9]
.sym 80611 soc.spimemio.rd_addr_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 80613 soc.spimemio.rd_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 80614 soc.spimemio.rd_inc
.sym 80616 iomem_addr[18]
.sym 80619 soc.spimemio.rd_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 80620 soc.spimemio.rd_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 80622 iomem_addr[2]
.sym 80623 iomem_addr[3]
.sym 80624 iomem_addr[11]
.sym 80626 iomem_addr[9]
.sym 80627 soc.spimemio.rd_addr[11]
.sym 80629 soc.spimemio.rd_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 80630 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 80633 soc.spimemio.rd_addr_SB_DFFE_Q_8_D_SB_LUT4_O_I3
.sym 80634 iomem_addr[9]
.sym 80635 iomem_addr[15]
.sym 80638 soc.spimemio.rd_inc
.sym 80639 soc.spimemio.rd_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 80640 iomem_addr[18]
.sym 80643 iomem_addr[3]
.sym 80644 soc.spimemio.rd_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 80645 soc.spimemio.rd_addr_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 80646 soc.spimemio.rd_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 80649 iomem_addr[2]
.sym 80650 soc.spimemio.rd_inc
.sym 80652 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 80655 iomem_addr[9]
.sym 80656 soc.spimemio.rd_addr[9]
.sym 80657 soc.spimemio.rd_addr[11]
.sym 80658 iomem_addr[11]
.sym 80661 iomem_addr[9]
.sym 80662 soc.spimemio.rd_addr_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 80664 soc.spimemio.rd_inc
.sym 80667 soc.spimemio.rd_addr[11]
.sym 80668 iomem_addr[11]
.sym 80669 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 80670 iomem_addr[2]
.sym 80673 iomem_addr[15]
.sym 80674 soc.spimemio.rd_inc
.sym 80675 soc.spimemio.rd_addr_SB_DFFE_Q_8_D_SB_LUT4_O_I3
.sym 80679 soc.spimemio.rd_inc
.sym 80680 soc.spimemio.rd_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 80682 iomem_addr[11]
.sym 80683 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 80684 CLK12$SB_IO_IN_$glb_clk
.sym 80686 soc.spimemio.rd_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 80687 soc.spimemio.rd_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 80688 soc.spimemio.rd_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 80689 soc.spimemio.rd_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 80690 soc.spimemio.rd_addr_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 80691 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 80692 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 80693 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 80701 iomem_addr[10]
.sym 80702 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 80703 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 80709 $PACKER_VCC_NET
.sym 80710 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3
.sym 80729 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 80730 iomem_addr[5]
.sym 80733 soc.spimemio.rd_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 80736 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 80737 iomem_addr[16]
.sym 80740 soc.spimemio.rd_addr_SB_DFFE_Q_8_D_SB_LUT4_O_I3
.sym 80742 iomem_addr[19]
.sym 80744 soc.spimemio.rd_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 80745 iomem_addr[21]
.sym 80746 soc.spimemio.rd_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 80747 iomem_addr[18]
.sym 80750 iomem_addr[4]
.sym 80751 soc.spimemio.rd_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 80752 iomem_addr[7]
.sym 80754 iomem_addr[6]
.sym 80757 iomem_addr[15]
.sym 80758 soc.spimemio.rd_inc
.sym 80760 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 80762 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 80763 iomem_addr[4]
.sym 80767 soc.spimemio.rd_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 80768 iomem_addr[16]
.sym 80772 iomem_addr[7]
.sym 80773 iomem_addr[5]
.sym 80774 iomem_addr[6]
.sym 80779 iomem_addr[19]
.sym 80780 soc.spimemio.rd_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 80790 iomem_addr[16]
.sym 80791 soc.spimemio.rd_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 80792 iomem_addr[15]
.sym 80793 soc.spimemio.rd_addr_SB_DFFE_Q_8_D_SB_LUT4_O_I3
.sym 80796 iomem_addr[19]
.sym 80798 soc.spimemio.rd_inc
.sym 80799 soc.spimemio.rd_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 80802 soc.spimemio.rd_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 80803 iomem_addr[21]
.sym 80804 soc.spimemio.rd_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 80805 iomem_addr[18]
.sym 80806 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 80807 CLK12$SB_IO_IN_$glb_clk
.sym 80824 $PACKER_GND_NET
.sym 80826 iomem_addr[5]
.sym 80834 iomem_wdata[20]
.sym 80850 st7735.DC_SB_DFFESS_Q_D
.sym 80870 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3
.sym 80883 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3
.sym 80885 st7735.DC_SB_DFFESS_Q_D
.sym 80960 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 81078 $PACKER_VCC_NET
.sym 81082 soc.cpu.count_cycle[39]
.sym 81088 $PACKER_VCC_NET
.sym 81089 st7735.shifter_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.sym 81098 iomem_wdata[13]
.sym 81103 iomem_wdata[5]
.sym 81120 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 81121 iomem_wdata[8]
.sym 81127 iomem_wdata[0]
.sym 81136 iomem_wdata[8]
.sym 81137 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 81138 iomem_wdata[0]
.sym 81171 iomem_wdata[5]
.sym 81173 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 81174 iomem_wdata[13]
.sym 81178 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 81179 soc.cpu.count_cycle[1]
.sym 81180 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81181 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 81182 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 81183 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81184 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81185 soc.cpu.count_cycle[0]
.sym 81194 iomem_wdata[13]
.sym 81202 st7735.wstrb
.sym 81205 soc.cpu.instr_rdcycleh
.sym 81206 soc.cpu.count_cycle[47]
.sym 81207 soc.cpu.instr_rdcycleh
.sym 81210 soc.cpu.count_cycle[20]
.sym 81211 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 81222 soc.cpu.count_cycle[3]
.sym 81226 soc.cpu.count_cycle[7]
.sym 81233 soc.cpu.count_cycle[6]
.sym 81236 soc.cpu.count_cycle[1]
.sym 81239 soc.cpu.count_cycle[4]
.sym 81240 soc.cpu.count_cycle[5]
.sym 81242 soc.cpu.count_cycle[0]
.sym 81245 soc.cpu.count_cycle[2]
.sym 81251 $nextpnr_ICESTORM_LC_5$O
.sym 81253 soc.cpu.count_cycle[0]
.sym 81257 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 81260 soc.cpu.count_cycle[1]
.sym 81263 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 81265 soc.cpu.count_cycle[2]
.sym 81267 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 81269 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 81272 soc.cpu.count_cycle[3]
.sym 81273 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 81275 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 81278 soc.cpu.count_cycle[4]
.sym 81279 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 81281 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 81284 soc.cpu.count_cycle[5]
.sym 81285 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 81287 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 81289 soc.cpu.count_cycle[6]
.sym 81291 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 81293 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 81296 soc.cpu.count_cycle[7]
.sym 81297 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 81299 CLK12$SB_IO_IN_$glb_clk
.sym 81300 resetn_SB_LUT4_I3_O_$glb_sr
.sym 81301 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81302 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 81303 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81304 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81305 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81306 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81307 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 81308 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81314 soc.cpu.count_cycle[36]
.sym 81325 soc.cpu.count_cycle[24]
.sym 81327 soc.cpu.instr_rdcycleh
.sym 81328 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 81330 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 81331 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 81332 soc.cpu.count_cycle[17]
.sym 81333 soc.cpu.count_cycle[44]
.sym 81334 soc.cpu.count_cycle[38]
.sym 81335 soc.cpu.count_cycle[9]
.sym 81337 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 81342 soc.cpu.count_cycle[8]
.sym 81347 soc.cpu.count_cycle[13]
.sym 81349 soc.cpu.count_cycle[15]
.sym 81359 soc.cpu.count_cycle[9]
.sym 81360 soc.cpu.count_cycle[10]
.sym 81369 soc.cpu.count_cycle[11]
.sym 81370 soc.cpu.count_cycle[12]
.sym 81372 soc.cpu.count_cycle[14]
.sym 81374 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 81377 soc.cpu.count_cycle[8]
.sym 81378 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 81380 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 81383 soc.cpu.count_cycle[9]
.sym 81384 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 81386 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 81389 soc.cpu.count_cycle[10]
.sym 81390 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 81392 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 81394 soc.cpu.count_cycle[11]
.sym 81396 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 81398 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 81400 soc.cpu.count_cycle[12]
.sym 81402 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 81404 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 81407 soc.cpu.count_cycle[13]
.sym 81408 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 81410 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 81412 soc.cpu.count_cycle[14]
.sym 81414 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 81416 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 81419 soc.cpu.count_cycle[15]
.sym 81420 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 81422 CLK12$SB_IO_IN_$glb_clk
.sym 81423 resetn_SB_LUT4_I3_O_$glb_sr
.sym 81424 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81425 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81426 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81427 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 81428 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 81429 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81431 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81435 soc.cpu.count_cycle[26]
.sym 81444 soc.cpu.instr_rdcycleh
.sym 81448 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 81449 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 81450 soc.cpu.count_cycle[33]
.sym 81452 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 81453 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81454 soc.cpu.instr_rdinstrh
.sym 81456 iomem_wdata[9]
.sym 81457 soc.cpu.count_cycle[14]
.sym 81459 iomem_wdata[14]
.sym 81460 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 81470 soc.cpu.count_cycle[21]
.sym 81471 soc.cpu.count_cycle[22]
.sym 81473 soc.cpu.count_cycle[16]
.sym 81474 soc.cpu.count_cycle[17]
.sym 81483 soc.cpu.count_cycle[18]
.sym 81485 soc.cpu.count_cycle[20]
.sym 81492 soc.cpu.count_cycle[19]
.sym 81496 soc.cpu.count_cycle[23]
.sym 81497 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 81499 soc.cpu.count_cycle[16]
.sym 81501 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 81503 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 81505 soc.cpu.count_cycle[17]
.sym 81507 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 81509 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 81512 soc.cpu.count_cycle[18]
.sym 81513 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 81515 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 81517 soc.cpu.count_cycle[19]
.sym 81519 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 81521 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 81524 soc.cpu.count_cycle[20]
.sym 81525 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 81527 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 81530 soc.cpu.count_cycle[21]
.sym 81531 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 81533 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 81536 soc.cpu.count_cycle[22]
.sym 81537 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 81539 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 81541 soc.cpu.count_cycle[23]
.sym 81543 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 81545 CLK12$SB_IO_IN_$glb_clk
.sym 81546 resetn_SB_LUT4_I3_O_$glb_sr
.sym 81547 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81548 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81549 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81550 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81551 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81552 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 81553 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 81554 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81557 soc.cpu.count_cycle[27]
.sym 81560 soc.cpu.instr_rdinstrh
.sym 81566 soc.cpu.instr_rdcycleh
.sym 81568 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81571 iomem_wdata[1]
.sym 81572 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81573 iomem_wdata[2]
.sym 81574 soc.cpu.count_cycle[39]
.sym 81576 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81577 st7735.shifter_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.sym 81580 $PACKER_VCC_NET
.sym 81581 soc.cpu.count_cycle[45]
.sym 81583 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 81588 soc.cpu.count_cycle[24]
.sym 81592 soc.cpu.count_cycle[28]
.sym 81601 soc.cpu.count_cycle[29]
.sym 81605 soc.cpu.count_cycle[25]
.sym 81606 soc.cpu.count_cycle[26]
.sym 81607 soc.cpu.count_cycle[27]
.sym 81610 soc.cpu.count_cycle[30]
.sym 81611 soc.cpu.count_cycle[31]
.sym 81620 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 81623 soc.cpu.count_cycle[24]
.sym 81624 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 81626 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 81629 soc.cpu.count_cycle[25]
.sym 81630 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 81632 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 81635 soc.cpu.count_cycle[26]
.sym 81636 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 81638 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 81641 soc.cpu.count_cycle[27]
.sym 81642 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 81644 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 81647 soc.cpu.count_cycle[28]
.sym 81648 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 81650 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 81652 soc.cpu.count_cycle[29]
.sym 81654 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 81656 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 81659 soc.cpu.count_cycle[30]
.sym 81660 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 81662 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 81665 soc.cpu.count_cycle[31]
.sym 81666 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 81668 CLK12$SB_IO_IN_$glb_clk
.sym 81669 resetn_SB_LUT4_I3_O_$glb_sr
.sym 81670 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 81671 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81672 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81673 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81674 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 81675 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81676 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81677 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81682 $PACKER_VCC_NET
.sym 81687 soc.cpu.count_cycle[55]
.sym 81694 soc.cpu.count_cycle[48]
.sym 81695 soc.cpu.count_cycle[20]
.sym 81696 soc.cpu.count_cycle[49]
.sym 81697 soc.cpu.count_cycle[47]
.sym 81698 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 81699 soc.cpu.count_cycle[40]
.sym 81700 soc.cpu.count_instr[9]
.sym 81702 st7735.wstrb
.sym 81703 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 81704 soc.cpu.count_cycle[53]
.sym 81705 soc.cpu.instr_rdcycleh
.sym 81706 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 81713 soc.cpu.count_cycle[34]
.sym 81717 soc.cpu.count_cycle[38]
.sym 81724 soc.cpu.count_cycle[37]
.sym 81726 soc.cpu.count_cycle[39]
.sym 81728 soc.cpu.count_cycle[33]
.sym 81730 soc.cpu.count_cycle[35]
.sym 81735 soc.cpu.count_cycle[32]
.sym 81739 soc.cpu.count_cycle[36]
.sym 81743 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 81745 soc.cpu.count_cycle[32]
.sym 81747 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 81749 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 81752 soc.cpu.count_cycle[33]
.sym 81753 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 81755 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 81758 soc.cpu.count_cycle[34]
.sym 81759 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 81761 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 81764 soc.cpu.count_cycle[35]
.sym 81765 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 81767 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 81769 soc.cpu.count_cycle[36]
.sym 81771 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 81773 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 81775 soc.cpu.count_cycle[37]
.sym 81777 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 81779 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 81782 soc.cpu.count_cycle[38]
.sym 81783 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 81785 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[40]
.sym 81787 soc.cpu.count_cycle[39]
.sym 81789 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 81791 CLK12$SB_IO_IN_$glb_clk
.sym 81792 resetn_SB_LUT4_I3_O_$glb_sr
.sym 81793 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 81794 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81795 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 81796 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81797 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81798 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81799 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81800 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81804 st7735.DC_SB_DFFESS_Q_D
.sym 81814 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81817 soc.cpu.count_cycle[44]
.sym 81818 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 81820 soc.cpu.count_cycle[9]
.sym 81821 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 81822 soc.cpu.count_cycle[24]
.sym 81823 soc.cpu.instr_rdcycleh
.sym 81825 soc.cpu.count_cycle[60]
.sym 81826 soc.cpu.count_cycle[38]
.sym 81827 soc.cpu.count_cycle[61]
.sym 81828 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81829 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[40]
.sym 81835 soc.cpu.count_cycle[41]
.sym 81838 soc.cpu.count_cycle[44]
.sym 81844 soc.cpu.count_cycle[42]
.sym 81845 soc.cpu.count_cycle[43]
.sym 81855 soc.cpu.count_cycle[45]
.sym 81858 soc.cpu.count_cycle[40]
.sym 81864 soc.cpu.count_cycle[46]
.sym 81865 soc.cpu.count_cycle[47]
.sym 81866 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[41]
.sym 81868 soc.cpu.count_cycle[40]
.sym 81870 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[40]
.sym 81872 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[42]
.sym 81875 soc.cpu.count_cycle[41]
.sym 81876 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[41]
.sym 81878 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[43]
.sym 81880 soc.cpu.count_cycle[42]
.sym 81882 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[42]
.sym 81884 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[44]
.sym 81886 soc.cpu.count_cycle[43]
.sym 81888 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[43]
.sym 81890 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[45]
.sym 81893 soc.cpu.count_cycle[44]
.sym 81894 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[44]
.sym 81896 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[46]
.sym 81899 soc.cpu.count_cycle[45]
.sym 81900 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[45]
.sym 81902 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[47]
.sym 81904 soc.cpu.count_cycle[46]
.sym 81906 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[46]
.sym 81908 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[48]
.sym 81910 soc.cpu.count_cycle[47]
.sym 81912 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[47]
.sym 81914 CLK12$SB_IO_IN_$glb_clk
.sym 81915 resetn_SB_LUT4_I3_O_$glb_sr
.sym 81916 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81917 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81918 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 81919 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81920 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81921 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 81922 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81923 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81927 st7735.RST_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 81931 soc.cpu.instr_rdcycleh
.sym 81935 soc.cpu.instr_rdcycleh
.sym 81940 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 81941 iomem_wdata[9]
.sym 81944 soc.cpu.count_instr[27]
.sym 81945 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 81946 soc.cpu.instr_rdinstrh
.sym 81947 iomem_wdata[14]
.sym 81948 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 81951 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81952 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[48]
.sym 81958 soc.cpu.count_cycle[49]
.sym 81960 soc.cpu.count_cycle[51]
.sym 81961 soc.cpu.count_cycle[52]
.sym 81962 soc.cpu.count_cycle[53]
.sym 81967 soc.cpu.count_cycle[50]
.sym 81972 soc.cpu.count_cycle[55]
.sym 81973 soc.cpu.count_cycle[48]
.sym 81979 soc.cpu.count_cycle[54]
.sym 81989 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[49]
.sym 81992 soc.cpu.count_cycle[48]
.sym 81993 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[48]
.sym 81995 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[50]
.sym 81998 soc.cpu.count_cycle[49]
.sym 81999 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[49]
.sym 82001 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[51]
.sym 82003 soc.cpu.count_cycle[50]
.sym 82005 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[50]
.sym 82007 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[52]
.sym 82010 soc.cpu.count_cycle[51]
.sym 82011 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[51]
.sym 82013 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[53]
.sym 82016 soc.cpu.count_cycle[52]
.sym 82017 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[52]
.sym 82019 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[54]
.sym 82022 soc.cpu.count_cycle[53]
.sym 82023 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[53]
.sym 82025 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[55]
.sym 82028 soc.cpu.count_cycle[54]
.sym 82029 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[54]
.sym 82031 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[56]
.sym 82033 soc.cpu.count_cycle[55]
.sym 82035 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[55]
.sym 82037 CLK12$SB_IO_IN_$glb_clk
.sym 82038 resetn_SB_LUT4_I3_O_$glb_sr
.sym 82039 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 82040 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 82041 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 82043 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 82044 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 82045 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 82046 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 82056 soc.cpu.instr_rdinstrh
.sym 82061 soc.cpu.instr_rdcycleh
.sym 82063 iomem_wdata[1]
.sym 82065 iomem_wdata[2]
.sym 82069 st7735.shifter_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.sym 82073 $PACKER_VCC_NET
.sym 82074 iomem_wdata[6]
.sym 82075 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[56]
.sym 82080 soc.cpu.count_cycle[56]
.sym 82083 soc.cpu.count_cycle[59]
.sym 82084 soc.cpu.count_cycle[60]
.sym 82085 soc.cpu.count_cycle[61]
.sym 82089 soc.cpu.count_cycle[57]
.sym 82090 soc.cpu.count_cycle[58]
.sym 82102 soc.cpu.count_cycle[62]
.sym 82103 soc.cpu.count_cycle[63]
.sym 82112 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[57]
.sym 82115 soc.cpu.count_cycle[56]
.sym 82116 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[56]
.sym 82118 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[58]
.sym 82120 soc.cpu.count_cycle[57]
.sym 82122 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[57]
.sym 82124 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[59]
.sym 82126 soc.cpu.count_cycle[58]
.sym 82128 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[58]
.sym 82130 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[60]
.sym 82133 soc.cpu.count_cycle[59]
.sym 82134 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[59]
.sym 82136 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[61]
.sym 82139 soc.cpu.count_cycle[60]
.sym 82140 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[60]
.sym 82142 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[62]
.sym 82145 soc.cpu.count_cycle[61]
.sym 82146 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[61]
.sym 82148 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[63]
.sym 82151 soc.cpu.count_cycle[62]
.sym 82152 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[62]
.sym 82157 soc.cpu.count_cycle[63]
.sym 82158 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[63]
.sym 82160 CLK12$SB_IO_IN_$glb_clk
.sym 82161 resetn_SB_LUT4_I3_O_$glb_sr
.sym 82163 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 82164 st7735.shifter_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 82165 st7735.shifter[4]
.sym 82167 st7735.shifter[5]
.sym 82168 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 82169 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 82188 st7735.RST_SB_DFFESS_Q_E
.sym 82190 st7735.wstrb
.sym 82194 st7735.wstrb
.sym 82205 soc.cpu.count_cycle[58]
.sym 82206 soc.cpu.instr_rdinstr
.sym 82209 soc.cpu.count_instr[59]
.sym 82211 iomem_wdata[9]
.sym 82212 soc.cpu.instr_maskirq
.sym 82214 soc.cpu.count_cycle[59]
.sym 82215 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 82216 soc.cpu.count_instr[27]
.sym 82217 iomem_wdata[14]
.sym 82218 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 82219 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 82220 soc.cpu.instr_rdcycleh
.sym 82222 soc.cpu.count_cycle[26]
.sym 82223 iomem_wdata[1]
.sym 82224 iomem_wdata[15]
.sym 82225 iomem_wdata[7]
.sym 82226 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 82227 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 82228 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 82229 soc.cpu.instr_rdinstrh
.sym 82231 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 82232 soc.cpu.count_cycle[27]
.sym 82234 iomem_wdata[6]
.sym 82236 soc.cpu.count_instr[59]
.sym 82237 soc.cpu.instr_rdinstrh
.sym 82238 soc.cpu.count_cycle[59]
.sym 82239 soc.cpu.instr_rdcycleh
.sym 82242 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 82243 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 82244 soc.cpu.count_cycle[26]
.sym 82245 soc.cpu.instr_maskirq
.sym 82249 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 82250 iomem_wdata[1]
.sym 82251 iomem_wdata[9]
.sym 82254 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 82255 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 82256 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 82257 soc.cpu.count_cycle[27]
.sym 82260 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 82262 soc.cpu.count_cycle[58]
.sym 82263 soc.cpu.instr_rdcycleh
.sym 82266 iomem_wdata[14]
.sym 82267 iomem_wdata[6]
.sym 82268 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 82272 iomem_wdata[7]
.sym 82273 iomem_wdata[15]
.sym 82275 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 82278 soc.cpu.instr_rdinstr
.sym 82279 soc.cpu.count_instr[27]
.sym 82281 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 82285 st7735.shifter[10]
.sym 82286 st7735.shifter[3]
.sym 82287 st7735.shifter[6]
.sym 82288 st7735.shifter[7]
.sym 82289 st7735.shifter[2]
.sym 82290 st7735.shifter[9]
.sym 82291 st7735.shifter[8]
.sym 82292 st7735.shifter[11]
.sym 82300 iomem_wdata[5]
.sym 82302 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 82311 st7735.slow_clk.slow_cnt_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 82313 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 82326 soc.cpu.timer_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 82328 st7735.shifter_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 82329 soc.cpu.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 82331 st7735.shifter_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 82332 LCD_SPI_SDA_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 82333 soc.cpu.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.sym 82337 st7735.slow_clk.slow_cnt_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 82338 st7735.shifter[13]
.sym 82339 st7735.shifter_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 82340 soc.cpu.timer_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 82341 st7735.wstrb
.sym 82342 soc.cpu.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.sym 82344 soc.cpu.timer_SB_DFFSR_Q_22_D_SB_LUT4_O_I2
.sym 82346 soc.cpu.timer_SB_DFFSR_Q_17_D_SB_LUT4_O_I2
.sym 82347 st7735.shifter[12]
.sym 82348 soc.cpu.timer_SB_DFFSR_Q_16_D_SB_LUT4_O_I2
.sym 82349 st7735.shifter[14]
.sym 82351 soc.cpu.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 82352 soc.cpu.timer_SB_DFFSR_Q_18_D_SB_LUT4_O_I2
.sym 82354 soc.cpu.timer_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.sym 82356 soc.cpu.timer_SB_DFFSR_Q_20_D_SB_LUT4_O_I2
.sym 82357 st7735.shifter[11]
.sym 82365 soc.cpu.timer_SB_DFFSR_Q_18_D_SB_LUT4_O_I2
.sym 82366 soc.cpu.timer_SB_DFFSR_Q_16_D_SB_LUT4_O_I2
.sym 82367 soc.cpu.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.sym 82368 soc.cpu.timer_SB_DFFSR_Q_17_D_SB_LUT4_O_I2
.sym 82371 st7735.wstrb
.sym 82373 LCD_SPI_SDA_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 82374 st7735.shifter[14]
.sym 82377 soc.cpu.timer_SB_DFFSR_Q_20_D_SB_LUT4_O_I2
.sym 82378 soc.cpu.timer_SB_DFFSR_Q_22_D_SB_LUT4_O_I2
.sym 82379 soc.cpu.timer_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.sym 82380 soc.cpu.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.sym 82383 st7735.wstrb
.sym 82385 st7735.shifter_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 82386 st7735.shifter[12]
.sym 82390 st7735.wstrb
.sym 82391 st7735.shifter_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 82392 st7735.shifter[11]
.sym 82395 soc.cpu.timer_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 82396 soc.cpu.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 82397 soc.cpu.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 82398 soc.cpu.timer_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 82402 st7735.wstrb
.sym 82403 st7735.shifter[13]
.sym 82404 st7735.shifter_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 82405 st7735.slow_clk.slow_cnt_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 82406 CLK12$SB_IO_IN_$glb_clk
.sym 82410 LCD_SPI_CS_SB_LUT4_O_I3
.sym 82413 st7735.slow_clk.slow_cnt_SB_LUT4_I1_O
.sym 82415 st7735.slow_clk.slow_cnt_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 82429 $PACKER_GND_NET
.sym 82432 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 82437 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 82451 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3
.sym 82453 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 82456 st7735.RST_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 82459 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 82460 st7735.RST_SB_DFFESS_Q_E
.sym 82462 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 82466 st7735.wstrb
.sym 82469 iomem_wdata[1]
.sym 82472 LCD_SPI_SCL$SB_IO_OUT
.sym 82480 st7735.RST_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 82483 st7735.wstrb
.sym 82485 st7735.RST_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 82494 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 82497 st7735.RST_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 82507 st7735.wstrb
.sym 82508 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3
.sym 82509 LCD_SPI_SCL$SB_IO_OUT
.sym 82513 st7735.RST_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 82515 iomem_wdata[1]
.sym 82518 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3
.sym 82521 st7735.wstrb
.sym 82524 st7735.wstrb
.sym 82525 st7735.RST_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 82526 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 82528 st7735.RST_SB_DFFESS_Q_E
.sym 82529 CLK12$SB_IO_IN_$glb_clk
.sym 82530 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 82538 LCD_SPI_SCL$SB_IO_OUT
.sym 82539 st7735.slow_clk.slow_cnt_SB_LUT4_I3_1_O
.sym 82548 st7735.slow_clk.slow_cnt_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 82555 iomem_wdata[1]
.sym 82562 LCD_SPI_RES$SB_IO_OUT
.sym 82580 soc.cpu.timer_SB_DFFSR_Q_1_D_SB_LUT4_O_I2
.sym 82582 LCD_SPI_CS_SB_LUT4_O_I3
.sym 82583 st7735.DC_SB_DFFESS_Q_E
.sym 82585 soc.cpu.timer[0]
.sym 82588 soc.cpu.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I2
.sym 82589 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 82590 soc.cpu.timer_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 82591 st7735.DC_SB_DFFESS_Q_D
.sym 82592 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 82594 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 82598 soc.cpu.timer_SB_DFFSR_Q_2_D_SB_LUT4_O_I2
.sym 82611 soc.cpu.timer_SB_DFFSR_Q_1_D_SB_LUT4_O_I2
.sym 82612 soc.cpu.timer[0]
.sym 82613 soc.cpu.timer_SB_DFFSR_Q_2_D_SB_LUT4_O_I2
.sym 82614 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 82620 LCD_SPI_CS_SB_LUT4_O_I3
.sym 82623 st7735.DC_SB_DFFESS_Q_D
.sym 82648 soc.cpu.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I2
.sym 82649 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 82650 soc.cpu.timer_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 82651 st7735.DC_SB_DFFESS_Q_E
.sym 82652 CLK12$SB_IO_IN_$glb_clk
.sym 82653 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 82665 st7735.DC_SB_DFFESS_Q_E
.sym 82670 LCD_SPI_DC$SB_IO_OUT
.sym 82693 LCD_SPI_DC$SB_IO_OUT
.sym 82754 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 82755 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 82756 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 82758 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 82759 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 82761 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 82770 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 82775 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 82786 soc.memory.cs_0
.sym 82787 soc.memory.rdata_0[28]
.sym 82788 iomem_addr[14]
.sym 82789 iomem_wdata[28]
.sym 82796 iomem_wdata[2]
.sym 82798 soc.spimemio.xfer_clk
.sym 82800 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 82803 soc.spimemio_cfgreg_do[31]
.sym 82806 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 82808 soc.spimemio.xfer.obuffer[7]
.sym 82809 soc.spimemio.config_do[1]
.sym 82812 soc.spimemio.xfer.obuffer[6]
.sym 82814 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 82816 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 82817 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 82822 iomem_wdata[3]
.sym 82823 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 82824 iomem_wdata[1]
.sym 82825 flash_io1_do_SB_LUT4_O_I2
.sym 82826 soc.spimemio.xfer.obuffer[3]
.sym 82829 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 82830 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 82831 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 82832 soc.spimemio.xfer.obuffer[3]
.sym 82836 iomem_wdata[2]
.sym 82841 soc.spimemio.config_do[1]
.sym 82843 flash_io1_do_SB_LUT4_O_I2
.sym 82844 soc.spimemio_cfgreg_do[31]
.sym 82847 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 82848 soc.spimemio.xfer_clk
.sym 82849 soc.spimemio.xfer.obuffer[7]
.sym 82850 soc.spimemio.xfer.obuffer[6]
.sym 82853 soc.spimemio.xfer_clk
.sym 82854 soc.spimemio.xfer.obuffer[7]
.sym 82855 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 82856 soc.spimemio.xfer.obuffer[3]
.sym 82861 iomem_wdata[1]
.sym 82868 iomem_wdata[3]
.sym 82875 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 82876 CLK12$SB_IO_IN_$glb_clk
.sym 82877 resetn_SB_LUT4_I3_O_$glb_sr
.sym 82882 soc.spimemio.xfer.obuffer[5]
.sym 82883 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 82884 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 82885 soc.spimemio.xfer.obuffer[2]
.sym 82886 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 82887 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 82888 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 82889 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 82895 soc.cpu.mem_rdata_SB_LUT4_O_13_I3_SB_LUT4_O_I1
.sym 82898 soc.spimemio.xfer_clk
.sym 82901 soc.memory.rdata_0[24]
.sym 82902 soc.ram_ready
.sym 82903 soc.cpu.mem_rdata_SB_LUT4_O_6_I1_SB_LUT4_O_I1
.sym 82905 soc.spimemio.xfer_clk
.sym 82916 iomem_wdata[3]
.sym 82917 iomem_wdata[30]
.sym 82921 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 82924 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 82925 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 82926 soc.spimemio.xfer_clk
.sym 82932 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 82936 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 82937 flash_io1_do
.sym 82938 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 82939 soc.spimemio.xfer.obuffer[3]
.sym 82942 soc.spimemio.xfer.obuffer[4]
.sym 82944 soc.spimemio.xfer.xfer_qspi
.sym 82959 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 82960 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 82961 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 82962 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 82963 soc.spimemio.xfer.obuffer[6]
.sym 82965 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 82967 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 82968 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 82969 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 82971 soc.spimemio.xfer.obuffer[4]
.sym 82973 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 82975 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 82976 soc.spimemio.xfer_clk
.sym 82977 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 82978 soc.spimemio.xfer.obuffer[2]
.sym 82979 soc.spimemio.xfer.obuffer[7]
.sym 82980 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 82981 soc.spimemio.din_data[7]
.sym 82982 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 82983 soc.spimemio.xfer.obuffer[5]
.sym 82984 soc.spimemio.xfer_clk
.sym 82986 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E_SB_LUT4_I1_O
.sym 82989 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 82992 soc.spimemio.xfer_clk
.sym 82993 soc.spimemio.xfer.obuffer[5]
.sym 82994 soc.spimemio.xfer.obuffer[6]
.sym 82995 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 82998 soc.spimemio.xfer.obuffer[5]
.sym 82999 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 83000 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 83004 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83005 soc.spimemio.xfer.obuffer[4]
.sym 83006 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 83007 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 83010 soc.spimemio.xfer.obuffer[2]
.sym 83011 soc.spimemio.xfer.obuffer[6]
.sym 83012 soc.spimemio.xfer_clk
.sym 83013 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 83016 soc.spimemio.din_data[7]
.sym 83017 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 83019 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 83023 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 83024 soc.spimemio.xfer.obuffer[2]
.sym 83025 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 83029 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 83030 soc.spimemio.xfer.obuffer[7]
.sym 83031 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83034 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 83035 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 83036 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83037 soc.spimemio.xfer.obuffer[6]
.sym 83038 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E_SB_LUT4_I1_O
.sym 83039 CLK12$SB_IO_IN_$glb_clk
.sym 83041 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 83042 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 83043 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 83044 soc.spimemio.xfer.obuffer_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.sym 83045 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 83046 soc.spimemio.xfer.obuffer[0]
.sym 83047 soc.spimemio.xfer.obuffer_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 83048 soc.spimemio.xfer.obuffer[1]
.sym 83055 iomem_wdata[24]
.sym 83065 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 83066 iomem_wdata[19]
.sym 83067 soc.spimemio.din_data[7]
.sym 83068 soc.spimemio.din_data[2]
.sym 83069 iomem_wdata[18]
.sym 83070 soc.spimemio.din_data[4]
.sym 83071 iomem_addr[16]
.sym 83072 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 83073 iomem_wdata[19]
.sym 83074 soc.spimemio.dout_data[0]
.sym 83075 iomem_wdata[18]
.sym 83076 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 83082 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 83084 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E_SB_LUT4_I1_O
.sym 83086 soc.spimemio.xfer.obuffer[6]
.sym 83087 soc.spimemio.din_data[6]
.sym 83090 soc.spimemio.xfer.xfer_dspi
.sym 83091 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83092 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I2_SB_LUT4_O_I1
.sym 83093 soc.spimemio_cfgreg_do[31]
.sym 83094 soc.spimemio.config_do[0]
.sym 83095 soc.spimemio.xfer_clk
.sym 83096 flash_io0_do_SB_LUT4_O_I2
.sym 83097 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 83098 soc.spimemio.dout_data[0]
.sym 83099 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 83102 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 83103 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 83106 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 83107 soc.spimemio.xfer.xfer_ddr
.sym 83108 soc.spimemio.xfer.obuffer[4]
.sym 83109 soc.spimemio.xfer.xfer_qspi
.sym 83110 soc.spimemio.xfer.xfer_ddr
.sym 83111 soc.spimemio.din_data[3]
.sym 83115 soc.spimemio.xfer.xfer_qspi
.sym 83116 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 83121 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 83122 soc.spimemio.xfer_clk
.sym 83123 soc.spimemio.xfer.xfer_ddr
.sym 83124 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83127 soc.spimemio_cfgreg_do[31]
.sym 83128 flash_io0_do_SB_LUT4_O_I2
.sym 83130 soc.spimemio.config_do[0]
.sym 83133 soc.spimemio.xfer.xfer_dspi
.sym 83134 soc.spimemio.xfer.obuffer[6]
.sym 83135 soc.spimemio.xfer.obuffer[4]
.sym 83136 soc.spimemio.xfer.xfer_qspi
.sym 83139 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 83140 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 83142 soc.spimemio.din_data[6]
.sym 83145 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I2_SB_LUT4_O_I1
.sym 83146 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 83148 soc.spimemio.dout_data[0]
.sym 83151 soc.spimemio.xfer.xfer_qspi
.sym 83153 soc.spimemio.xfer.xfer_ddr
.sym 83158 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 83159 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 83160 soc.spimemio.din_data[3]
.sym 83161 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E_SB_LUT4_I1_O
.sym 83162 CLK12$SB_IO_IN_$glb_clk
.sym 83164 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E_SB_LUT4_I1_O
.sym 83166 soc.spimemio.xfer.obuffer[4]
.sym 83167 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 83170 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_6_I2
.sym 83171 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 83179 soc.spimemio_cfgreg_do[31]
.sym 83181 iomem_addr[7]
.sym 83182 flash_io0_do
.sym 83185 soc.memory.wen[3]
.sym 83187 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83189 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 83190 iomem_addr[4]
.sym 83191 iomem_wdata[0]
.sym 83195 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 83196 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 83197 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 83198 iomem_addr[14]
.sym 83199 soc.spimemio.din_data[0]
.sym 83207 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 83208 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 83213 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 83215 iomem_wdata[0]
.sym 83216 soc.spimemio.xfer.xfer_ddr
.sym 83217 soc.spimemio.xfer_clk
.sym 83222 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 83223 soc.spimemio.xfer_resetn
.sym 83224 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 83228 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2
.sym 83232 soc.spimemio.xfer.xfer_dspi
.sym 83234 soc.spimemio.xfer.xfer_qspi
.sym 83235 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83236 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 83238 soc.spimemio.xfer.xfer_qspi
.sym 83240 soc.spimemio.xfer.xfer_ddr
.sym 83244 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2
.sym 83245 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 83246 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 83247 soc.spimemio.xfer.xfer_dspi
.sym 83250 soc.spimemio.xfer_resetn
.sym 83253 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 83256 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2
.sym 83258 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 83265 iomem_wdata[0]
.sym 83269 soc.spimemio.xfer.xfer_qspi
.sym 83270 soc.spimemio.xfer_clk
.sym 83271 soc.spimemio.xfer.xfer_ddr
.sym 83274 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 83275 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 83277 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2
.sym 83280 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83282 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 83284 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 83285 CLK12$SB_IO_IN_$glb_clk
.sym 83286 resetn_SB_LUT4_I3_O_$glb_sr
.sym 83287 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E
.sym 83288 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 83289 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_7_I0
.sym 83290 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_7_I0_SB_LUT4_O_I3
.sym 83291 soc.spimemio.dout_data[0]
.sym 83292 flash_io0_di_SB_LUT4_I2_I3
.sym 83293 soc.spimemio.dout_data[1]
.sym 83294 flash_io0_di_SB_LUT4_I2_O
.sym 83299 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 83301 iomem_wdata[28]
.sym 83302 iomem_wdata[23]
.sym 83303 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 83304 iomem_wdata[23]
.sym 83306 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E_SB_LUT4_I1_O
.sym 83307 soc.memory.wen[2]
.sym 83310 soc.memory.cs_0
.sym 83311 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 83312 soc.spimemio.xfer_clk
.sym 83315 iomem_addr[13]
.sym 83316 soc.spimemio_cfgreg_do[22]
.sym 83318 soc.spimemio.dout_data[5]
.sym 83319 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 83320 soc.spimemio.dout_data[3]
.sym 83322 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 83328 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 83329 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 83330 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 83331 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 83333 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 83334 soc.spimemio.xfer.count[2]
.sym 83337 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 83339 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 83340 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 83341 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 83342 soc.spimemio.xfer_clk
.sym 83347 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 83349 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 83350 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83351 soc.spimemio.xfer.count[3]
.sym 83352 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 83353 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83354 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 83355 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 83357 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 83358 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83359 soc.spimemio.xfer_resetn
.sym 83361 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 83362 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 83363 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 83368 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83369 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 83370 soc.spimemio.xfer_resetn
.sym 83373 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 83374 soc.spimemio.xfer.count[3]
.sym 83375 soc.spimemio.xfer.count[2]
.sym 83376 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 83381 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 83382 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 83385 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 83386 soc.spimemio.xfer_clk
.sym 83387 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83388 soc.spimemio.xfer.count[3]
.sym 83391 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 83392 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 83393 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 83394 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83397 soc.spimemio.xfer.count[2]
.sym 83398 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 83399 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83400 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 83403 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 83404 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 83405 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83406 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 83407 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 83408 CLK12$SB_IO_IN_$glb_clk
.sym 83409 soc.spimemio.xfer_resetn_SB_LUT4_I3_O_$glb_sr
.sym 83410 soc.spimemio.dout_data[7]
.sym 83411 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 83412 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 83413 soc.spimemio.dout_data[4]
.sym 83414 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I2
.sym 83415 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3
.sym 83416 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2
.sym 83417 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1
.sym 83421 soc.spimemio.rd_addr[21]
.sym 83422 iomem_wdata[27]
.sym 83423 soc.spimemio.xfer_clk
.sym 83426 iomem_addr[3]
.sym 83428 soc.cpu.mem_rdata_SB_LUT4_O_10_I3_SB_LUT4_O_I1
.sym 83430 soc.spimemio.xfer_clk
.sym 83442 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 83443 soc.spimemio.dout_data[7]
.sym 83444 soc.spimemio.xfer.xfer_dspi
.sym 83445 $PACKER_VCC_NET
.sym 83453 soc.spimemio.dout_data[3]
.sym 83454 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 83457 soc.spimemio.xfer.count[2]
.sym 83459 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3
.sym 83460 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 83461 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 83462 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 83463 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 83464 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 83465 soc.spimemio.dout_data[1]
.sym 83466 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I2
.sym 83467 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 83468 soc.spimemio.xfer.xfer_ddr
.sym 83469 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 83471 soc.spimemio.xfer_clk
.sym 83473 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_4_I2
.sym 83475 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83478 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 83479 soc.spimemio.xfer_clk
.sym 83480 soc.spimemio.dout_data[2]
.sym 83481 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 83482 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 83485 soc.spimemio.xfer.xfer_ddr
.sym 83486 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 83487 soc.spimemio.xfer_clk
.sym 83491 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 83492 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 83496 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_4_I2
.sym 83497 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3
.sym 83498 soc.spimemio.dout_data[3]
.sym 83499 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83502 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 83503 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 83504 soc.spimemio.xfer_clk
.sym 83505 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 83508 soc.spimemio.xfer.count[2]
.sym 83510 soc.spimemio.xfer_clk
.sym 83511 soc.spimemio.xfer.xfer_ddr
.sym 83514 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3
.sym 83515 soc.spimemio.dout_data[2]
.sym 83516 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83517 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I2
.sym 83520 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 83521 soc.spimemio.dout_data[1]
.sym 83522 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 83526 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 83527 soc.spimemio.xfer.count[2]
.sym 83528 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 83529 soc.spimemio.xfer_clk
.sym 83530 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 83531 CLK12$SB_IO_IN_$glb_clk
.sym 83533 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I3
.sym 83535 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 83536 soc.spimemio.dout_data[5]
.sym 83537 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I3_SB_LUT4_O_I1
.sym 83538 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I2
.sym 83543 soc.spimemio.rd_addr[22]
.sym 83548 soc.spimemio.dout_data[4]
.sym 83550 iomem_addr[15]
.sym 83551 soc.spimemio.dout_data[3]
.sym 83555 iomem_addr[10]
.sym 83558 soc.spimemio.dout_data[3]
.sym 83560 soc.spimemio.din_data[2]
.sym 83563 soc.spimemio.din_data[7]
.sym 83565 iomem_wdata[19]
.sym 83566 soc.spimemio.din_data[4]
.sym 83574 soc.spimemio.dout_data[6]
.sym 83577 soc.spimemio.dout_data[4]
.sym 83578 soc.spimemio.xfer_clk
.sym 83579 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I2
.sym 83582 soc.spimemio.dout_data[7]
.sym 83583 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 83585 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 83586 soc.spimemio.xfer_clk
.sym 83587 soc.spimemio.dout_data[2]
.sym 83588 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83590 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 83591 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 83592 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 83593 soc.spimemio.dout_data[5]
.sym 83594 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 83596 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I3
.sym 83598 soc.spimemio.dout_data[6]
.sym 83600 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I2_SB_LUT4_O_I1
.sym 83602 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 83605 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 83607 soc.spimemio.dout_data[6]
.sym 83608 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83609 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I3
.sym 83610 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I2
.sym 83619 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 83620 soc.spimemio.dout_data[5]
.sym 83621 soc.spimemio.xfer_clk
.sym 83622 soc.spimemio.dout_data[6]
.sym 83625 soc.spimemio.dout_data[5]
.sym 83627 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 83628 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 83631 soc.spimemio.dout_data[2]
.sym 83632 soc.spimemio.xfer_clk
.sym 83633 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 83634 soc.spimemio.dout_data[6]
.sym 83638 soc.spimemio.dout_data[2]
.sym 83639 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I2_SB_LUT4_O_I1
.sym 83640 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 83644 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 83645 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 83646 soc.spimemio.dout_data[4]
.sym 83649 soc.spimemio.dout_data[7]
.sym 83650 soc.spimemio.xfer_clk
.sym 83651 soc.spimemio.dout_data[6]
.sym 83652 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 83653 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 83654 CLK12$SB_IO_IN_$glb_clk
.sym 83656 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 83657 soc.spimemio.din_data[5]
.sym 83659 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 83662 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.sym 83668 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83670 iomem_addr[2]
.sym 83671 soc.spimemio.dout_data[5]
.sym 83673 iomem_addr[12]
.sym 83677 iomem_addr[5]
.sym 83678 iomem_addr[12]
.sym 83681 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 83682 iomem_addr[4]
.sym 83684 soc.spimemio.jump
.sym 83685 iomem_addr[20]
.sym 83687 iomem_wdata[0]
.sym 83689 iomem_addr[14]
.sym 83691 soc.spimemio.din_data[0]
.sym 83697 soc.spimemio.din_data[6]
.sym 83698 soc.spimemio_cfgreg_do[22]
.sym 83699 soc.spimemio.state[0]
.sym 83703 soc.spimemio.state[6]
.sym 83705 soc.spimemio.state[9]
.sym 83707 soc.spimemio.state[0]
.sym 83708 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 83710 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 83711 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 83712 soc.spimemio.state[4]
.sym 83713 soc.spimemio_cfgreg_do[21]
.sym 83714 iomem_addr[14]
.sym 83715 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 83716 iomem_addr[22]
.sym 83718 soc.spimemio.state[2]
.sym 83720 iomem_addr[6]
.sym 83724 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 83726 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 83727 soc.spimemio.state_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 83728 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 83730 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 83731 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 83732 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 83736 soc.spimemio.state[0]
.sym 83737 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 83739 soc.spimemio.state[4]
.sym 83743 soc.spimemio_cfgreg_do[22]
.sym 83744 soc.spimemio_cfgreg_do[21]
.sym 83745 soc.spimemio.state[2]
.sym 83748 soc.spimemio.state[2]
.sym 83749 soc.spimemio.state[6]
.sym 83750 iomem_addr[14]
.sym 83751 soc.spimemio_cfgreg_do[21]
.sym 83755 soc.spimemio.state[9]
.sym 83756 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 83760 soc.spimemio.state_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 83761 soc.spimemio.state[0]
.sym 83762 iomem_addr[6]
.sym 83763 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 83766 soc.spimemio.din_data[6]
.sym 83767 soc.spimemio.state[9]
.sym 83768 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 83769 iomem_addr[22]
.sym 83773 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 83774 soc.spimemio.state[9]
.sym 83776 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 83777 CLK12$SB_IO_IN_$glb_clk
.sym 83779 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I2
.sym 83780 soc.spimemio.din_data[2]
.sym 83781 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 83782 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 83783 soc.spimemio.din_data[4]
.sym 83784 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 83785 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 83800 soc.spimemio.state[4]
.sym 83802 iomem_addr[5]
.sym 83803 iomem_addr[21]
.sym 83804 soc.spimemio_cfgreg_do[22]
.sym 83811 iomem_addr[13]
.sym 83812 iomem_addr[21]
.sym 83814 iomem_addr[11]
.sym 83820 soc.spimemio_cfgreg_do[22]
.sym 83821 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 83822 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 83824 soc.spimemio.state[1]
.sym 83825 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 83826 soc.spimemio.state_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 83827 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 83828 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 83831 soc.spimemio.din_data[7]
.sym 83832 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 83833 iomem_addr[10]
.sym 83834 iomem_addr[15]
.sym 83835 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 83838 soc.spimemio.state[2]
.sym 83840 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 83841 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 83842 soc.spimemio.state[6]
.sym 83843 iomem_addr[7]
.sym 83844 soc.spimemio_cfgreg_do[21]
.sym 83846 soc.spimemio.state[0]
.sym 83847 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 83848 iomem_addr[23]
.sym 83849 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 83853 soc.spimemio.state[6]
.sym 83854 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 83855 iomem_addr[10]
.sym 83856 soc.spimemio.state[0]
.sym 83859 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 83860 soc.spimemio.state[1]
.sym 83861 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 83862 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 83865 soc.spimemio.state_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 83866 iomem_addr[7]
.sym 83871 iomem_addr[23]
.sym 83872 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 83873 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 83874 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 83877 soc.spimemio.din_data[7]
.sym 83878 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 83879 soc.spimemio.state[1]
.sym 83880 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 83883 iomem_addr[15]
.sym 83884 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 83885 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 83886 soc.spimemio.state[6]
.sym 83889 soc.spimemio_cfgreg_do[22]
.sym 83890 soc.spimemio_cfgreg_do[21]
.sym 83891 soc.spimemio.state[2]
.sym 83895 soc.spimemio_cfgreg_do[21]
.sym 83896 soc.spimemio_cfgreg_do[22]
.sym 83898 soc.spimemio.state[2]
.sym 83899 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 83900 CLK12$SB_IO_IN_$glb_clk
.sym 83914 soc.spimemio.state[6]
.sym 83922 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 83924 soc.spimemio.state[0]
.sym 83930 soc.spimemio.rd_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 83932 soc.spimemio.jump
.sym 83933 iomem_addr[18]
.sym 83934 iomem_addr[14]
.sym 83936 soc.spimemio.rd_inc
.sym 83937 $PACKER_VCC_NET
.sym 83945 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_I2
.sym 83946 soc.spimemio.rd_addr[17]
.sym 83948 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_I0
.sym 83949 soc.spimemio.rd_addr[21]
.sym 83952 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_I1_O
.sym 83954 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 83956 soc.spimemio.jump
.sym 83957 soc.spimemio.rd_valid
.sym 83959 soc.spimemio.rd_valid_SB_LUT4_I3_1_O
.sym 83960 iomem_addr[17]
.sym 83962 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2
.sym 83963 iomem_addr[21]
.sym 83964 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3
.sym 83966 soc.spimemio.jump_SB_LUT4_O_I2
.sym 83967 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_I3
.sym 83968 soc.spimemio.state[2]
.sym 83970 soc.spimemio.jump_SB_LUT4_O_I3
.sym 83972 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 83974 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1
.sym 83976 iomem_addr[21]
.sym 83978 soc.spimemio.rd_addr[21]
.sym 83983 soc.spimemio.state[2]
.sym 83994 iomem_addr[17]
.sym 83995 soc.spimemio.rd_addr[21]
.sym 83996 soc.spimemio.rd_addr[17]
.sym 83997 iomem_addr[21]
.sym 84006 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2
.sym 84007 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1
.sym 84008 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3
.sym 84009 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_I1_O
.sym 84012 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_I2
.sym 84013 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_I0
.sym 84014 soc.spimemio.rd_valid_SB_LUT4_I3_1_O
.sym 84015 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_I3
.sym 84018 soc.spimemio.jump_SB_LUT4_O_I2
.sym 84019 soc.spimemio.jump_SB_LUT4_O_I3
.sym 84020 soc.spimemio.rd_valid
.sym 84021 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 84022 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 84023 CLK12$SB_IO_IN_$glb_clk
.sym 84024 soc.spimemio.jump
.sym 84025 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_I3
.sym 84026 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 84027 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 84028 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 84029 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_I1_I0
.sym 84030 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3
.sym 84031 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 84032 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1
.sym 84041 soc.spimemio.rd_inc
.sym 84046 iomem_addr[8]
.sym 84048 iomem_addr[9]
.sym 84054 iomem_addr[3]
.sym 84056 iomem_addr[3]
.sym 84059 iomem_addr[16]
.sym 84066 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_I0_SB_LUT4_O_I3
.sym 84067 soc.spimemio.rd_inc
.sym 84069 iomem_addr[12]
.sym 84070 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_I1_I2
.sym 84071 iomem_addr[17]
.sym 84072 soc.spimemio.rd_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 84073 soc.spimemio.rd_addr[22]
.sym 84074 soc.spimemio.rd_addr_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 84075 soc.spimemio.rd_inc
.sym 84076 iomem_addr[16]
.sym 84077 iomem_addr[6]
.sym 84078 soc.spimemio.rd_addr_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 84079 soc.spimemio.rd_addr[6]
.sym 84080 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_I1_I3
.sym 84082 iomem_addr[22]
.sym 84084 iomem_addr[21]
.sym 84085 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 84086 soc.spimemio.rd_addr[16]
.sym 84089 soc.spimemio.rd_addr[20]
.sym 84090 soc.spimemio.rd_addr[8]
.sym 84091 soc.spimemio.rd_addr[12]
.sym 84093 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1
.sym 84094 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_I1_I0
.sym 84095 iomem_addr[20]
.sym 84096 iomem_addr[8]
.sym 84097 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 84099 soc.spimemio.rd_addr[16]
.sym 84100 iomem_addr[16]
.sym 84101 soc.spimemio.rd_addr[12]
.sym 84102 iomem_addr[12]
.sym 84105 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_I1_I3
.sym 84106 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1
.sym 84107 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_I1_I0
.sym 84108 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_I1_I2
.sym 84111 soc.spimemio.rd_addr[6]
.sym 84112 soc.spimemio.rd_addr[8]
.sym 84113 iomem_addr[6]
.sym 84114 iomem_addr[8]
.sym 84117 soc.spimemio.rd_addr_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 84119 iomem_addr[17]
.sym 84120 soc.spimemio.rd_inc
.sym 84123 iomem_addr[22]
.sym 84124 soc.spimemio.rd_addr[22]
.sym 84125 iomem_addr[20]
.sym 84126 soc.spimemio.rd_addr[20]
.sym 84129 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_I1_I0
.sym 84130 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_I0_SB_LUT4_O_I3
.sym 84131 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 84132 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 84135 iomem_addr[21]
.sym 84136 soc.spimemio.rd_inc
.sym 84137 soc.spimemio.rd_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 84141 soc.spimemio.rd_addr_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 84142 iomem_addr[22]
.sym 84143 soc.spimemio.rd_inc
.sym 84145 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 84146 CLK12$SB_IO_IN_$glb_clk
.sym 84148 soc.spimemio.rd_addr[8]
.sym 84149 soc.spimemio.rd_addr[12]
.sym 84150 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 84151 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 84152 soc.spimemio.rd_addr[16]
.sym 84153 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 84154 soc.spimemio.rd_addr[4]
.sym 84155 soc.spimemio.rd_addr[20]
.sym 84163 iomem_addr[6]
.sym 84164 iomem_addr[16]
.sym 84168 soc.spimemio.rd_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 84169 iomem_addr[4]
.sym 84170 soc.spimemio.rd_addr_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 84172 soc.spimemio.rd_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 84173 iomem_addr[4]
.sym 84174 iomem_wdata[0]
.sym 84175 iomem_addr[4]
.sym 84176 iomem_addr[14]
.sym 84179 soc.spimemio.jump_SB_LUT4_O_I3
.sym 84180 soc.spimemio.rd_addr[14]
.sym 84181 iomem_addr[20]
.sym 84182 iomem_addr[8]
.sym 84183 soc.spimemio.rd_addr[12]
.sym 84190 soc.spimemio.rd_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 84191 soc.spimemio.rd_inc
.sym 84193 iomem_addr[6]
.sym 84195 iomem_addr[10]
.sym 84196 iomem_addr[5]
.sym 84197 iomem_addr[20]
.sym 84198 soc.spimemio.rd_addr_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 84199 soc.spimemio.rd_inc
.sym 84200 soc.spimemio.rd_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3
.sym 84201 soc.spimemio.rd_addr_SB_DFFE_Q_17_D_SB_LUT4_O_I3
.sym 84205 soc.spimemio.rd_addr_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 84206 soc.spimemio.rd_addr[10]
.sym 84208 iomem_addr[8]
.sym 84211 iomem_addr[14]
.sym 84213 soc.spimemio.rd_addr[8]
.sym 84214 soc.spimemio.rd_addr[12]
.sym 84216 iomem_addr[3]
.sym 84217 iomem_addr[13]
.sym 84218 iomem_addr[12]
.sym 84219 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 84220 soc.spimemio.rd_addr[20]
.sym 84222 iomem_addr[14]
.sym 84223 soc.spimemio.rd_inc
.sym 84224 soc.spimemio.rd_addr_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 84229 soc.spimemio.rd_inc
.sym 84230 soc.spimemio.rd_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 84231 iomem_addr[10]
.sym 84234 soc.spimemio.rd_inc
.sym 84235 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 84237 iomem_addr[13]
.sym 84240 iomem_addr[5]
.sym 84242 soc.spimemio.rd_inc
.sym 84243 soc.spimemio.rd_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3
.sym 84246 iomem_addr[10]
.sym 84247 soc.spimemio.rd_addr[10]
.sym 84248 soc.spimemio.rd_addr[20]
.sym 84249 iomem_addr[20]
.sym 84252 soc.spimemio.rd_addr_SB_DFFE_Q_17_D_SB_LUT4_O_I3
.sym 84253 soc.spimemio.rd_inc
.sym 84255 iomem_addr[6]
.sym 84258 iomem_addr[3]
.sym 84260 soc.spimemio.rd_addr_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 84261 soc.spimemio.rd_inc
.sym 84264 iomem_addr[8]
.sym 84265 iomem_addr[12]
.sym 84266 soc.spimemio.rd_addr[8]
.sym 84267 soc.spimemio.rd_addr[12]
.sym 84268 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 84269 CLK12$SB_IO_IN_$glb_clk
.sym 84271 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 84272 soc.spimemio.rd_addr[7]
.sym 84273 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 84274 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 84275 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 84276 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 84277 soc.spimemio.rd_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 84278 soc.spimemio.rd_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 84287 soc.spimemio.rd_addr[18]
.sym 84290 iomem_addr[14]
.sym 84291 iomem_addr[10]
.sym 84292 iomem_addr[5]
.sym 84293 $PACKER_VCC_NET
.sym 84294 iomem_addr[20]
.sym 84296 soc.spimemio.rd_addr[13]
.sym 84299 soc.spimemio.rd_addr[16]
.sym 84300 iomem_addr[12]
.sym 84302 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1
.sym 84304 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3
.sym 84305 soc.spimemio.rd_addr[20]
.sym 84306 iomem_addr[11]
.sym 84312 soc.spimemio.rd_addr[8]
.sym 84317 soc.spimemio.rd_addr[6]
.sym 84318 soc.spimemio.rd_addr[4]
.sym 84323 soc.spimemio.rd_addr[5]
.sym 84326 soc.spimemio.rd_addr[3]
.sym 84330 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 84337 soc.spimemio.rd_addr[7]
.sym 84338 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 84340 soc.spimemio.rd_addr[9]
.sym 84344 $nextpnr_ICESTORM_LC_17$O
.sym 84346 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 84350 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 84353 soc.spimemio.rd_addr[3]
.sym 84354 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 84356 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 84359 soc.spimemio.rd_addr[4]
.sym 84360 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 84362 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 84364 soc.spimemio.rd_addr[5]
.sym 84366 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 84368 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 84370 soc.spimemio.rd_addr[6]
.sym 84372 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 84374 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 84376 soc.spimemio.rd_addr[7]
.sym 84378 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 84380 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 84383 soc.spimemio.rd_addr[8]
.sym 84384 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 84386 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 84389 soc.spimemio.rd_addr[9]
.sym 84390 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 84394 soc.spimemio.jump_SB_LUT4_O_I2
.sym 84395 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 84396 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 84397 soc.spimemio.jump_SB_LUT4_O_I3
.sym 84398 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 84399 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 84400 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 84401 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 84408 iomem_addr[11]
.sym 84413 iomem_addr[5]
.sym 84414 iomem_addr[11]
.sym 84415 soc.spimemio.rd_addr[7]
.sym 84422 soc.spimemio.rd_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 84427 soc.spimemio.rd_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 84430 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 84437 soc.spimemio.rd_addr[10]
.sym 84441 soc.spimemio.rd_addr[15]
.sym 84446 soc.spimemio.rd_addr[17]
.sym 84450 soc.spimemio.rd_addr[11]
.sym 84452 soc.spimemio.rd_addr[14]
.sym 84453 soc.spimemio.rd_addr[12]
.sym 84456 soc.spimemio.rd_addr[13]
.sym 84459 soc.spimemio.rd_addr[16]
.sym 84467 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 84470 soc.spimemio.rd_addr[10]
.sym 84471 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 84473 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
.sym 84475 soc.spimemio.rd_addr[11]
.sym 84477 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 84479 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 84482 soc.spimemio.rd_addr[12]
.sym 84483 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
.sym 84485 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[12]
.sym 84488 soc.spimemio.rd_addr[13]
.sym 84489 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 84491 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[13]
.sym 84493 soc.spimemio.rd_addr[14]
.sym 84495 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[12]
.sym 84497 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[14]
.sym 84499 soc.spimemio.rd_addr[15]
.sym 84501 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[13]
.sym 84503 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[15]
.sym 84505 soc.spimemio.rd_addr[16]
.sym 84507 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[14]
.sym 84509 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 84511 soc.spimemio.rd_addr[17]
.sym 84513 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[15]
.sym 84518 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 84532 iomem_addr[12]
.sym 84533 iomem_addr[20]
.sym 84536 iomem_wdata[20]
.sym 84553 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 84559 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 84567 soc.spimemio.rd_addr[23]
.sym 84571 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 84572 soc.spimemio.rd_addr[19]
.sym 84573 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 84577 soc.spimemio.rd_addr[20]
.sym 84578 soc.spimemio.rd_addr[21]
.sym 84579 iomem_addr[23]
.sym 84582 soc.spimemio.rd_addr[18]
.sym 84585 iomem_addr[22]
.sym 84586 soc.spimemio.rd_addr_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 84587 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 84588 soc.spimemio.rd_addr[22]
.sym 84590 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[17]
.sym 84592 soc.spimemio.rd_addr[18]
.sym 84594 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 84596 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[18]
.sym 84599 soc.spimemio.rd_addr[19]
.sym 84600 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[17]
.sym 84602 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[19]
.sym 84604 soc.spimemio.rd_addr[20]
.sym 84606 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[18]
.sym 84608 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[20]
.sym 84610 soc.spimemio.rd_addr[21]
.sym 84612 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[19]
.sym 84614 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[21]
.sym 84616 soc.spimemio.rd_addr[22]
.sym 84618 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[20]
.sym 84620 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 84622 soc.spimemio.rd_addr[23]
.sym 84624 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[21]
.sym 84627 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 84628 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 84629 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 84630 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 84633 soc.spimemio.rd_addr_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 84634 iomem_addr[22]
.sym 84635 iomem_addr[23]
.sym 84636 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 84670 iomem_wdata[0]
.sym 84912 st7735.shifter_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 84920 soc.cpu.count_instr[36]
.sym 85010 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85011 soc.cpu.count_instr[0]
.sym 85012 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85013 soc.cpu.count_instr[1]
.sym 85016 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85034 soc.cpu.instr_rdinstr
.sym 85035 soc.cpu.count_instr[39]
.sym 85037 soc.cpu.instr_rdinstr
.sym 85039 soc.cpu.instr_rdinstrh
.sym 85041 soc.cpu.count_instr[2]
.sym 85042 soc.cpu.instr_rdinstr
.sym 85044 soc.cpu.count_instr[13]
.sym 85054 soc.cpu.count_cycle[36]
.sym 85055 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 85057 soc.cpu.count_cycle[39]
.sym 85058 soc.cpu.instr_rdinstr
.sym 85061 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 85064 soc.cpu.count_cycle[6]
.sym 85065 soc.cpu.instr_rdinstrh
.sym 85067 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85068 soc.cpu.count_instr[0]
.sym 85069 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85070 soc.cpu.instr_rdcycleh
.sym 85071 soc.cpu.count_cycle[38]
.sym 85073 soc.cpu.count_cycle[0]
.sym 85075 soc.cpu.count_cycle[1]
.sym 85076 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 85078 soc.cpu.count_instr[4]
.sym 85079 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85080 soc.cpu.count_instr[36]
.sym 85081 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 85083 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 85084 soc.cpu.count_cycle[6]
.sym 85085 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 85086 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 85089 soc.cpu.count_cycle[0]
.sym 85090 soc.cpu.count_cycle[1]
.sym 85095 soc.cpu.instr_rdcycleh
.sym 85096 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85097 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 85098 soc.cpu.count_cycle[39]
.sym 85101 soc.cpu.count_cycle[38]
.sym 85103 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85104 soc.cpu.instr_rdcycleh
.sym 85107 soc.cpu.count_instr[0]
.sym 85108 soc.cpu.instr_rdinstr
.sym 85109 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 85110 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 85113 soc.cpu.instr_rdinstr
.sym 85114 soc.cpu.count_cycle[36]
.sym 85115 soc.cpu.count_instr[4]
.sym 85116 soc.cpu.instr_rdcycleh
.sym 85119 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85121 soc.cpu.instr_rdinstrh
.sym 85122 soc.cpu.count_instr[36]
.sym 85127 soc.cpu.count_cycle[0]
.sym 85130 CLK12$SB_IO_IN_$glb_clk
.sym 85131 resetn_SB_LUT4_I3_O_$glb_sr
.sym 85134 soc.cpu.count_instr[2]
.sym 85135 soc.cpu.count_instr[3]
.sym 85136 soc.cpu.count_instr[4]
.sym 85137 soc.cpu.count_instr[5]
.sym 85138 soc.cpu.count_instr[6]
.sym 85139 soc.cpu.count_instr[7]
.sym 85149 soc.cpu.instr_rdinstrh
.sym 85151 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 85153 soc.cpu.instr_rdinstrh
.sym 85157 soc.cpu.count_instr[48]
.sym 85160 soc.cpu.count_instr[49]
.sym 85162 soc.cpu.count_instr[38]
.sym 85163 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 85166 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 85173 soc.cpu.count_cycle[47]
.sym 85176 soc.cpu.count_cycle[45]
.sym 85177 soc.cpu.count_instr[1]
.sym 85178 soc.cpu.count_cycle[13]
.sym 85179 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 85180 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85182 soc.cpu.count_cycle[1]
.sym 85184 soc.cpu.instr_rdcycleh
.sym 85185 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85187 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 85188 soc.cpu.count_cycle[15]
.sym 85189 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85190 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85191 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 85192 soc.cpu.count_cycle[3]
.sym 85194 soc.cpu.instr_rdinstr
.sym 85196 soc.cpu.count_instr[15]
.sym 85200 soc.cpu.count_instr[3]
.sym 85202 soc.cpu.instr_rdinstr
.sym 85203 soc.cpu.count_cycle[33]
.sym 85204 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85206 soc.cpu.count_instr[3]
.sym 85208 soc.cpu.instr_rdinstr
.sym 85209 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85212 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 85213 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 85214 soc.cpu.count_cycle[13]
.sym 85215 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 85218 soc.cpu.count_cycle[1]
.sym 85220 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85221 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 85224 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85226 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 85227 soc.cpu.count_cycle[15]
.sym 85230 soc.cpu.instr_rdcycleh
.sym 85231 soc.cpu.count_instr[15]
.sym 85232 soc.cpu.count_cycle[47]
.sym 85233 soc.cpu.instr_rdinstr
.sym 85236 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 85237 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85238 soc.cpu.count_cycle[3]
.sym 85239 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 85242 soc.cpu.instr_rdcycleh
.sym 85243 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85245 soc.cpu.count_cycle[45]
.sym 85248 soc.cpu.count_cycle[33]
.sym 85249 soc.cpu.count_instr[1]
.sym 85250 soc.cpu.instr_rdinstr
.sym 85251 soc.cpu.instr_rdcycleh
.sym 85255 soc.cpu.count_instr[8]
.sym 85256 soc.cpu.count_instr[9]
.sym 85257 soc.cpu.count_instr[10]
.sym 85258 soc.cpu.count_instr[11]
.sym 85259 soc.cpu.count_instr[12]
.sym 85260 soc.cpu.count_instr[13]
.sym 85261 soc.cpu.count_instr[14]
.sym 85262 soc.cpu.count_instr[15]
.sym 85270 soc.cpu.count_cycle[45]
.sym 85273 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85275 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85279 soc.cpu.count_instr[22]
.sym 85280 soc.cpu.count_instr[24]
.sym 85285 soc.cpu.count_instr[5]
.sym 85290 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85296 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85300 soc.cpu.instr_rdinstrh
.sym 85301 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85304 soc.cpu.instr_rdcycleh
.sym 85305 soc.cpu.count_cycle[40]
.sym 85306 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 85307 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 85308 soc.cpu.count_cycle[44]
.sym 85309 soc.cpu.instr_rdinstr
.sym 85312 soc.cpu.instr_rdinstr
.sym 85314 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 85315 soc.cpu.count_cycle[11]
.sym 85316 soc.cpu.count_instr[12]
.sym 85317 soc.cpu.count_instr[44]
.sym 85318 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85319 soc.cpu.count_instr[40]
.sym 85320 soc.cpu.count_instr[8]
.sym 85323 soc.cpu.count_instr[11]
.sym 85324 soc.cpu.count_cycle[12]
.sym 85326 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 85327 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85329 soc.cpu.count_instr[12]
.sym 85330 soc.cpu.count_cycle[44]
.sym 85331 soc.cpu.instr_rdinstr
.sym 85332 soc.cpu.instr_rdcycleh
.sym 85335 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85336 soc.cpu.instr_rdinstr
.sym 85337 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 85338 soc.cpu.count_instr[11]
.sym 85341 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85343 soc.cpu.instr_rdinstrh
.sym 85344 soc.cpu.count_instr[40]
.sym 85348 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85349 soc.cpu.count_instr[44]
.sym 85350 soc.cpu.instr_rdinstrh
.sym 85353 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 85354 soc.cpu.count_cycle[12]
.sym 85355 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 85356 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 85359 soc.cpu.count_cycle[11]
.sym 85361 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 85362 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85371 soc.cpu.count_instr[8]
.sym 85372 soc.cpu.instr_rdinstr
.sym 85373 soc.cpu.instr_rdcycleh
.sym 85374 soc.cpu.count_cycle[40]
.sym 85378 soc.cpu.count_instr[16]
.sym 85379 soc.cpu.count_instr[17]
.sym 85380 soc.cpu.count_instr[18]
.sym 85381 soc.cpu.count_instr[19]
.sym 85382 soc.cpu.count_instr[20]
.sym 85383 soc.cpu.count_instr[21]
.sym 85384 soc.cpu.count_instr[22]
.sym 85385 soc.cpu.count_instr[23]
.sym 85399 soc.cpu.count_instr[9]
.sym 85401 soc.cpu.count_cycle[40]
.sym 85402 soc.cpu.count_instr[10]
.sym 85404 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85406 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 85409 st7735.shifter_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 85411 soc.cpu.count_instr[36]
.sym 85419 soc.cpu.instr_rdcycleh
.sym 85421 soc.cpu.instr_rdinstrh
.sym 85424 soc.cpu.instr_rdcycleh
.sym 85425 soc.cpu.count_cycle[55]
.sym 85426 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 85427 soc.cpu.count_instr[48]
.sym 85429 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85430 soc.cpu.instr_rdcycleh
.sym 85432 soc.cpu.count_instr[49]
.sym 85435 soc.cpu.count_instr[16]
.sym 85438 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85439 soc.cpu.count_cycle[48]
.sym 85440 soc.cpu.instr_rdinstr
.sym 85441 soc.cpu.count_cycle[53]
.sym 85442 soc.cpu.count_instr[23]
.sym 85443 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85444 soc.cpu.count_instr[17]
.sym 85445 soc.cpu.count_instr[55]
.sym 85446 soc.cpu.count_instr[19]
.sym 85448 soc.cpu.count_instr[21]
.sym 85449 soc.cpu.count_cycle[49]
.sym 85450 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85452 soc.cpu.instr_rdinstrh
.sym 85453 soc.cpu.instr_rdinstr
.sym 85454 soc.cpu.count_instr[16]
.sym 85455 soc.cpu.count_instr[48]
.sym 85458 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 85459 soc.cpu.instr_rdinstrh
.sym 85460 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85461 soc.cpu.count_instr[49]
.sym 85464 soc.cpu.instr_rdcycleh
.sym 85465 soc.cpu.instr_rdinstr
.sym 85466 soc.cpu.count_cycle[55]
.sym 85467 soc.cpu.count_instr[23]
.sym 85470 soc.cpu.count_cycle[49]
.sym 85471 soc.cpu.count_instr[17]
.sym 85472 soc.cpu.instr_rdinstr
.sym 85473 soc.cpu.instr_rdcycleh
.sym 85476 soc.cpu.count_cycle[53]
.sym 85477 soc.cpu.instr_rdcycleh
.sym 85478 soc.cpu.count_instr[21]
.sym 85479 soc.cpu.instr_rdinstr
.sym 85482 soc.cpu.instr_rdcycleh
.sym 85483 soc.cpu.count_cycle[48]
.sym 85484 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85489 soc.cpu.count_instr[55]
.sym 85490 soc.cpu.instr_rdinstrh
.sym 85491 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85494 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 85495 soc.cpu.count_instr[19]
.sym 85496 soc.cpu.instr_rdinstr
.sym 85497 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85501 soc.cpu.count_instr[24]
.sym 85502 soc.cpu.count_instr[25]
.sym 85503 soc.cpu.count_instr[26]
.sym 85504 soc.cpu.count_instr[27]
.sym 85505 soc.cpu.count_instr[28]
.sym 85506 soc.cpu.count_instr[29]
.sym 85507 soc.cpu.count_instr[30]
.sym 85508 soc.cpu.count_instr[31]
.sym 85513 soc.cpu.instr_rdcycleh
.sym 85517 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85520 soc.cpu.instr_rdcycleh
.sym 85525 soc.cpu.count_instr[18]
.sym 85526 soc.cpu.instr_rdinstr
.sym 85527 soc.cpu.count_instr[39]
.sym 85529 soc.cpu.count_instr[20]
.sym 85530 soc.cpu.instr_rdinstr
.sym 85531 soc.cpu.count_instr[55]
.sym 85533 soc.cpu.count_instr[34]
.sym 85534 soc.cpu.count_instr[44]
.sym 85535 soc.cpu.instr_rdinstr
.sym 85536 soc.cpu.instr_rdinstrh
.sym 85542 soc.cpu.count_cycle[32]
.sym 85544 soc.cpu.count_cycle[14]
.sym 85545 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85547 soc.cpu.count_cycle[37]
.sym 85549 soc.cpu.instr_rdinstrh
.sym 85551 soc.cpu.count_instr[30]
.sym 85553 soc.cpu.count_cycle[35]
.sym 85554 soc.cpu.instr_rdinstr
.sym 85556 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85557 soc.cpu.count_instr[5]
.sym 85558 soc.cpu.count_instr[32]
.sym 85560 soc.cpu.instr_rdcycleh
.sym 85561 soc.cpu.count_instr[35]
.sym 85562 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85563 soc.cpu.count_cycle[29]
.sym 85564 soc.cpu.count_cycle[61]
.sym 85565 soc.cpu.count_instr[29]
.sym 85566 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 85567 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 85568 soc.cpu.instr_rdcycleh
.sym 85571 soc.cpu.count_instr[37]
.sym 85573 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85575 soc.cpu.count_instr[32]
.sym 85576 soc.cpu.instr_rdinstrh
.sym 85577 soc.cpu.count_cycle[32]
.sym 85578 soc.cpu.instr_rdcycleh
.sym 85581 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85582 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 85583 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 85584 soc.cpu.count_cycle[14]
.sym 85587 soc.cpu.instr_rdcycleh
.sym 85588 soc.cpu.instr_rdinstrh
.sym 85589 soc.cpu.count_cycle[35]
.sym 85590 soc.cpu.count_instr[35]
.sym 85593 soc.cpu.count_cycle[37]
.sym 85594 soc.cpu.count_instr[5]
.sym 85595 soc.cpu.instr_rdinstr
.sym 85596 soc.cpu.instr_rdcycleh
.sym 85599 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 85601 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85602 soc.cpu.count_cycle[29]
.sym 85605 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85606 soc.cpu.count_instr[37]
.sym 85607 soc.cpu.instr_rdinstrh
.sym 85611 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85612 soc.cpu.instr_rdinstr
.sym 85613 soc.cpu.count_instr[30]
.sym 85617 soc.cpu.instr_rdinstr
.sym 85618 soc.cpu.instr_rdcycleh
.sym 85619 soc.cpu.count_instr[29]
.sym 85620 soc.cpu.count_cycle[61]
.sym 85624 soc.cpu.count_instr[32]
.sym 85625 soc.cpu.count_instr[33]
.sym 85626 soc.cpu.count_instr[34]
.sym 85627 soc.cpu.count_instr[35]
.sym 85628 soc.cpu.count_instr[36]
.sym 85629 soc.cpu.count_instr[37]
.sym 85630 soc.cpu.count_instr[38]
.sym 85631 soc.cpu.count_instr[39]
.sym 85637 soc.cpu.count_instr[30]
.sym 85639 soc.cpu.count_instr[27]
.sym 85640 soc.cpu.count_cycle[14]
.sym 85648 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85649 soc.cpu.count_instr[48]
.sym 85651 soc.cpu.count_instr[49]
.sym 85653 soc.cpu.count_instr[38]
.sym 85656 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 85658 soc.cpu.count_instr[31]
.sym 85665 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85668 soc.cpu.count_cycle[43]
.sym 85669 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85671 soc.cpu.instr_rdcycleh
.sym 85672 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85673 soc.cpu.instr_rdcycleh
.sym 85674 soc.cpu.count_instr[25]
.sym 85677 soc.cpu.count_instr[28]
.sym 85678 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85679 soc.cpu.count_cycle[46]
.sym 85682 soc.cpu.count_instr[33]
.sym 85683 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85684 soc.cpu.count_instr[43]
.sym 85686 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 85687 soc.cpu.count_instr[46]
.sym 85688 soc.cpu.count_instr[47]
.sym 85689 soc.cpu.count_instr[14]
.sym 85690 soc.cpu.count_cycle[60]
.sym 85694 soc.cpu.count_instr[60]
.sym 85695 soc.cpu.instr_rdinstr
.sym 85696 soc.cpu.instr_rdinstrh
.sym 85698 soc.cpu.instr_rdinstrh
.sym 85699 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 85700 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85701 soc.cpu.count_instr[33]
.sym 85704 soc.cpu.count_cycle[43]
.sym 85705 soc.cpu.instr_rdinstrh
.sym 85706 soc.cpu.count_instr[43]
.sym 85707 soc.cpu.instr_rdcycleh
.sym 85710 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85712 soc.cpu.count_instr[25]
.sym 85713 soc.cpu.instr_rdinstr
.sym 85716 soc.cpu.count_instr[47]
.sym 85717 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85718 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 85719 soc.cpu.instr_rdinstrh
.sym 85723 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85724 soc.cpu.count_cycle[60]
.sym 85725 soc.cpu.instr_rdcycleh
.sym 85728 soc.cpu.count_instr[14]
.sym 85729 soc.cpu.count_instr[46]
.sym 85730 soc.cpu.instr_rdinstr
.sym 85731 soc.cpu.instr_rdinstrh
.sym 85734 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85736 soc.cpu.instr_rdcycleh
.sym 85737 soc.cpu.count_cycle[46]
.sym 85740 soc.cpu.count_instr[28]
.sym 85741 soc.cpu.instr_rdinstrh
.sym 85742 soc.cpu.instr_rdinstr
.sym 85743 soc.cpu.count_instr[60]
.sym 85747 soc.cpu.count_instr[40]
.sym 85748 soc.cpu.count_instr[41]
.sym 85749 soc.cpu.count_instr[42]
.sym 85750 soc.cpu.count_instr[43]
.sym 85751 soc.cpu.count_instr[44]
.sym 85752 soc.cpu.count_instr[45]
.sym 85753 soc.cpu.count_instr[46]
.sym 85754 soc.cpu.count_instr[47]
.sym 85767 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85773 soc.cpu.count_instr[24]
.sym 85774 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85775 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 85780 soc.cpu.count_instr[60]
.sym 85782 soc.cpu.count_instr[26]
.sym 85788 soc.cpu.count_cycle[20]
.sym 85790 soc.cpu.count_cycle[50]
.sym 85791 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85792 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85793 soc.cpu.instr_rdcycleh
.sym 85794 soc.cpu.instr_rdinstrh
.sym 85795 soc.cpu.count_instr[9]
.sym 85796 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 85797 soc.cpu.count_instr[18]
.sym 85800 soc.cpu.count_cycle[52]
.sym 85801 soc.cpu.count_instr[20]
.sym 85803 soc.cpu.count_cycle[9]
.sym 85804 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85805 soc.cpu.count_cycle[41]
.sym 85806 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 85807 soc.cpu.instr_rdinstr
.sym 85808 soc.cpu.count_instr[52]
.sym 85810 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85813 soc.cpu.count_instr[41]
.sym 85814 soc.cpu.count_instr[50]
.sym 85816 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 85821 soc.cpu.instr_rdinstrh
.sym 85822 soc.cpu.count_cycle[41]
.sym 85823 soc.cpu.count_instr[41]
.sym 85824 soc.cpu.instr_rdcycleh
.sym 85827 soc.cpu.count_instr[50]
.sym 85828 soc.cpu.instr_rdinstrh
.sym 85829 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 85830 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85834 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 85835 soc.cpu.count_cycle[20]
.sym 85836 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85839 soc.cpu.count_cycle[52]
.sym 85840 soc.cpu.count_instr[52]
.sym 85841 soc.cpu.instr_rdcycleh
.sym 85842 soc.cpu.instr_rdinstrh
.sym 85845 soc.cpu.count_instr[18]
.sym 85846 soc.cpu.instr_rdcycleh
.sym 85847 soc.cpu.count_cycle[50]
.sym 85848 soc.cpu.instr_rdinstr
.sym 85851 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 85852 soc.cpu.count_instr[20]
.sym 85853 soc.cpu.instr_rdinstr
.sym 85854 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 85858 soc.cpu.count_instr[9]
.sym 85859 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85860 soc.cpu.instr_rdinstr
.sym 85863 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 85864 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85865 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 85866 soc.cpu.count_cycle[9]
.sym 85870 soc.cpu.count_instr[48]
.sym 85871 soc.cpu.count_instr[49]
.sym 85872 soc.cpu.count_instr[50]
.sym 85873 soc.cpu.count_instr[51]
.sym 85874 soc.cpu.count_instr[52]
.sym 85875 soc.cpu.count_instr[53]
.sym 85876 soc.cpu.count_instr[54]
.sym 85877 soc.cpu.count_instr[55]
.sym 85884 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 85897 soc.cpu.count_instr[53]
.sym 85901 st7735.slow_clk.slow_cnt_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 85902 st7735.shifter_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 85903 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 85911 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 85912 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85913 soc.cpu.instr_rdinstrh
.sym 85917 soc.cpu.count_cycle[62]
.sym 85918 soc.cpu.instr_rdcycleh
.sym 85919 soc.cpu.count_cycle[56]
.sym 85920 soc.cpu.count_cycle[57]
.sym 85921 soc.cpu.instr_rdinstrh
.sym 85922 soc.cpu.count_instr[51]
.sym 85923 soc.cpu.count_cycle[24]
.sym 85926 soc.cpu.count_cycle[63]
.sym 85928 soc.cpu.count_instr[57]
.sym 85930 soc.cpu.count_instr[31]
.sym 85933 soc.cpu.count_instr[24]
.sym 85936 soc.cpu.instr_rdinstr
.sym 85937 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85938 soc.cpu.count_cycle[51]
.sym 85941 soc.cpu.count_instr[62]
.sym 85942 soc.cpu.count_instr[63]
.sym 85944 soc.cpu.instr_rdinstrh
.sym 85945 soc.cpu.count_instr[62]
.sym 85946 soc.cpu.count_cycle[62]
.sym 85947 soc.cpu.instr_rdcycleh
.sym 85950 soc.cpu.instr_rdcycleh
.sym 85951 soc.cpu.instr_rdinstr
.sym 85952 soc.cpu.count_cycle[56]
.sym 85953 soc.cpu.count_instr[24]
.sym 85956 soc.cpu.instr_rdinstr
.sym 85957 soc.cpu.count_instr[31]
.sym 85958 soc.cpu.count_instr[63]
.sym 85959 soc.cpu.instr_rdinstrh
.sym 85969 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85970 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 85971 soc.cpu.count_cycle[24]
.sym 85974 soc.cpu.count_instr[57]
.sym 85975 soc.cpu.instr_rdinstrh
.sym 85976 soc.cpu.instr_rdcycleh
.sym 85977 soc.cpu.count_cycle[57]
.sym 85981 soc.cpu.instr_rdcycleh
.sym 85982 soc.cpu.count_cycle[63]
.sym 85983 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85986 soc.cpu.instr_rdcycleh
.sym 85987 soc.cpu.count_cycle[51]
.sym 85988 soc.cpu.instr_rdinstrh
.sym 85989 soc.cpu.count_instr[51]
.sym 85993 soc.cpu.count_instr[56]
.sym 85994 soc.cpu.count_instr[57]
.sym 85995 soc.cpu.count_instr[58]
.sym 85996 soc.cpu.count_instr[59]
.sym 85997 soc.cpu.count_instr[60]
.sym 85998 soc.cpu.count_instr[61]
.sym 85999 soc.cpu.count_instr[62]
.sym 86000 soc.cpu.count_instr[63]
.sym 86008 soc.cpu.count_instr[51]
.sym 86022 soc.cpu.instr_rdinstr
.sym 86027 soc.cpu.count_instr[55]
.sym 86035 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 86040 iomem_wdata[5]
.sym 86041 soc.cpu.instr_rdinstrh
.sym 86043 st7735.shifter[3]
.sym 86045 st7735.shifter[4]
.sym 86046 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 86047 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 86048 iomem_wdata[2]
.sym 86050 soc.cpu.count_instr[56]
.sym 86051 st7735.wstrb
.sym 86052 soc.cpu.count_instr[26]
.sym 86055 soc.cpu.count_instr[61]
.sym 86056 soc.cpu.instr_rdinstr
.sym 86059 iomem_wdata[10]
.sym 86060 soc.cpu.count_instr[58]
.sym 86061 st7735.slow_clk.slow_cnt_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 86063 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 86065 iomem_wdata[4]
.sym 86073 soc.cpu.instr_rdinstrh
.sym 86074 soc.cpu.count_instr[26]
.sym 86075 soc.cpu.count_instr[58]
.sym 86076 soc.cpu.instr_rdinstr
.sym 86080 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 86081 iomem_wdata[10]
.sym 86082 iomem_wdata[2]
.sym 86085 st7735.wstrb
.sym 86086 st7735.shifter[3]
.sym 86087 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 86088 iomem_wdata[4]
.sym 86097 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 86098 iomem_wdata[5]
.sym 86099 st7735.wstrb
.sym 86100 st7735.shifter[4]
.sym 86103 soc.cpu.count_instr[56]
.sym 86104 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 86105 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 86106 soc.cpu.instr_rdinstrh
.sym 86109 soc.cpu.count_instr[61]
.sym 86110 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 86111 soc.cpu.instr_rdinstrh
.sym 86112 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 86113 st7735.slow_clk.slow_cnt_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 86114 CLK12$SB_IO_IN_$glb_clk
.sym 86119 st7735.shifter[1]
.sym 86143 st7735.slow_clk.slow_cnt_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 86144 iomem_wdata[0]
.sym 86151 iomem_wdata[3]
.sym 86158 iomem_wdata[3]
.sym 86159 st7735.shifter_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 86160 iomem_wdata[2]
.sym 86161 st7735.wstrb
.sym 86162 st7735.shifter[5]
.sym 86164 st7735.shifter_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.sym 86167 iomem_wdata[6]
.sym 86168 st7735.shifter[7]
.sym 86169 st7735.shifter[2]
.sym 86171 st7735.shifter[8]
.sym 86174 st7735.shifter_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 86175 st7735.shifter_SB_DFFE_Q_5_D_SB_LUT4_O_I2
.sym 86176 st7735.shifter[1]
.sym 86178 st7735.shifter[9]
.sym 86181 st7735.shifter[10]
.sym 86182 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 86183 st7735.shifter[6]
.sym 86184 st7735.slow_clk.slow_cnt_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 86187 iomem_wdata[7]
.sym 86190 st7735.wstrb
.sym 86192 st7735.shifter_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 86193 st7735.shifter[9]
.sym 86196 st7735.shifter[2]
.sym 86197 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 86198 iomem_wdata[3]
.sym 86199 st7735.wstrb
.sym 86202 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 86203 st7735.shifter[5]
.sym 86204 st7735.wstrb
.sym 86205 iomem_wdata[6]
.sym 86208 st7735.shifter[6]
.sym 86209 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 86210 iomem_wdata[7]
.sym 86211 st7735.wstrb
.sym 86214 st7735.wstrb
.sym 86215 iomem_wdata[2]
.sym 86216 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 86217 st7735.shifter[1]
.sym 86220 st7735.shifter[8]
.sym 86221 st7735.shifter_SB_DFFE_Q_5_D_SB_LUT4_O_I2
.sym 86223 st7735.wstrb
.sym 86226 st7735.shifter[7]
.sym 86227 st7735.shifter_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.sym 86228 st7735.wstrb
.sym 86232 st7735.shifter[10]
.sym 86233 st7735.wstrb
.sym 86234 st7735.shifter_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 86236 st7735.slow_clk.slow_cnt_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 86237 CLK12$SB_IO_IN_$glb_clk
.sym 86239 st7735.bitcount[4]
.sym 86241 st7735.slow_clk.slow_cnt_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 86242 st7735.bitcount[3]
.sym 86244 st7735.slow_clk.slow_cnt_SB_LUT4_I1_I3
.sym 86245 st7735.shifter_SB_DFFESR_Q_R
.sym 86260 iomem_wdata[1]
.sym 86265 st7735.shifter[0]
.sym 86269 st7735.slow_clk.slow_cnt_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 86273 iomem_wdata[7]
.sym 86285 st7735.slow_clk.slow_cnt_SB_LUT4_I1_O
.sym 86287 LCD_SPI_SCL$SB_IO_OUT
.sym 86289 st7735.wstrb
.sym 86290 LCD_SPI_CS_SB_LUT4_O_I3
.sym 86291 st7735.slow_clk.slow_cnt_SB_LUT4_I3_1_O
.sym 86295 st7735.RST_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 86301 st7735.slow_clk.slow_cnt_SB_LUT4_I1_I3
.sym 86304 iomem_wdata[0]
.sym 86309 st7735.slow_clk.slow_cnt_SB_LUT4_I1_I3
.sym 86325 st7735.wstrb
.sym 86326 iomem_wdata[0]
.sym 86327 st7735.RST_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 86328 st7735.slow_clk.slow_cnt_SB_LUT4_I1_I3
.sym 86343 LCD_SPI_CS_SB_LUT4_O_I3
.sym 86344 st7735.wstrb
.sym 86345 LCD_SPI_SCL$SB_IO_OUT
.sym 86346 st7735.slow_clk.slow_cnt_SB_LUT4_I1_I3
.sym 86355 st7735.slow_clk.slow_cnt_SB_LUT4_I1_O
.sym 86356 st7735.RST_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 86359 st7735.slow_clk.slow_cnt_SB_LUT4_I3_1_O
.sym 86360 CLK12$SB_IO_IN_$glb_clk
.sym 86369 st7735.shifter[0]
.sym 86381 st7735.wstrb
.sym 86385 st7735.wstrb
.sym 86397 st7735.slow_clk.slow_cnt_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 86418 LCD_SPI_SCL$SB_IO_OUT
.sym 86481 LCD_SPI_SCL$SB_IO_OUT
.sym 86483 CLK12$SB_IO_IN_$glb_clk
.sym 86585 soc.cpu.mem_rdata_SB_LUT4_O_11_I3_SB_LUT4_O_I1
.sym 86587 soc.cpu.mem_rdata_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.sym 86588 soc.cpu.mem_rdata_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 86591 soc.cpu.mem_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I2
.sym 86617 iomem_wdata[23]
.sym 86618 soc.memory.rdata_0[26]
.sym 86619 flash_io1_do
.sym 86620 iomem_wdata[30]
.sym 86627 soc.spimemio.xfer.obuffer[0]
.sym 86629 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 86631 soc.spimemio.xfer_clk
.sym 86632 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 86633 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 86634 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 86635 soc.spimemio.xfer.obuffer[5]
.sym 86639 soc.spimemio.xfer_clk
.sym 86641 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 86643 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 86645 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 86647 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 86650 soc.spimemio.xfer.obuffer[1]
.sym 86651 soc.spimemio.xfer.obuffer[4]
.sym 86652 soc.spimemio.xfer.obuffer[4]
.sym 86655 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 86658 soc.spimemio.xfer.obuffer[3]
.sym 86660 soc.spimemio.xfer.obuffer[4]
.sym 86661 soc.spimemio.xfer_clk
.sym 86662 soc.spimemio.xfer.obuffer[0]
.sym 86663 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 86666 soc.spimemio.xfer.obuffer[1]
.sym 86667 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 86668 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 86669 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 86672 soc.spimemio.xfer.obuffer[4]
.sym 86673 soc.spimemio.xfer.obuffer[5]
.sym 86674 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 86675 soc.spimemio.xfer_clk
.sym 86684 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 86685 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 86686 soc.spimemio.xfer.obuffer[0]
.sym 86687 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 86690 soc.spimemio.xfer.obuffer[5]
.sym 86691 soc.spimemio.xfer_clk
.sym 86692 soc.spimemio.xfer.obuffer[1]
.sym 86693 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 86702 soc.spimemio.xfer_clk
.sym 86703 soc.spimemio.xfer.obuffer[3]
.sym 86704 soc.spimemio.xfer.obuffer[4]
.sym 86705 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 86709 flash_io0_di
.sym 86711 flash_io1_di
.sym 86725 iomem_addr[16]
.sym 86727 iomem_wdata[18]
.sym 86728 iomem_wdata[16]
.sym 86729 iomem_wdata[19]
.sym 86730 soc.memory.rdata_1[19]
.sym 86731 iomem_wdata[18]
.sym 86732 iomem_wdata[19]
.sym 86734 iomem_wdata[22]
.sym 86735 iomem_wdata[16]
.sym 86736 iomem_wdata[31]
.sym 86738 iomem_wdata[25]
.sym 86743 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E_SB_LUT4_I1_O
.sym 86745 flash_io0_di
.sym 86750 soc.memory.rdata_1[30]
.sym 86753 flash_io1_oe
.sym 86757 soc.memory.rdata_0[17]
.sym 86766 soc.spimemio.xfer.obuffer[0]
.sym 86767 flash_io1_di
.sym 86769 soc.cpu.mem_rdata_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 86770 soc.spimemio.xfer.obuffer[1]
.sym 86771 flash_io1_di
.sym 86772 soc.spimemio.xfer.obuffer[4]
.sym 86776 soc.memory.rdata_0[30]
.sym 86778 soc.spimemio.din_data[5]
.sym 86790 soc.spimemio.din_data[5]
.sym 86794 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 86795 soc.spimemio.xfer.obuffer[0]
.sym 86796 soc.spimemio.xfer_clk
.sym 86797 soc.spimemio.xfer.obuffer[1]
.sym 86798 soc.spimemio.xfer.obuffer[5]
.sym 86799 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 86801 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E_SB_LUT4_I1_O
.sym 86803 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 86805 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 86807 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 86809 soc.spimemio.xfer.obuffer[2]
.sym 86810 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 86811 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 86812 soc.spimemio.xfer.xfer_qspi
.sym 86813 soc.spimemio.xfer.obuffer[3]
.sym 86814 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 86815 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 86818 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 86819 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 86820 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 86821 soc.spimemio.din_data[2]
.sym 86823 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 86824 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 86825 soc.spimemio.din_data[5]
.sym 86829 soc.spimemio.xfer.obuffer[0]
.sym 86830 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 86831 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 86832 soc.spimemio.xfer.xfer_qspi
.sym 86836 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 86837 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 86838 soc.spimemio.xfer.obuffer[2]
.sym 86842 soc.spimemio.din_data[2]
.sym 86843 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 86844 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 86847 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 86848 soc.spimemio.xfer.obuffer[2]
.sym 86850 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 86853 soc.spimemio.xfer.obuffer[5]
.sym 86855 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 86856 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 86860 soc.spimemio.xfer.obuffer[1]
.sym 86861 soc.spimemio.xfer_clk
.sym 86865 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 86866 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 86867 soc.spimemio.xfer.obuffer[3]
.sym 86869 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E_SB_LUT4_I1_O
.sym 86870 CLK12$SB_IO_IN_$glb_clk
.sym 86886 soc.cpu.mem_rdata_SB_LUT4_O_7_I3_SB_LUT4_O_I1
.sym 86887 iomem_addr[14]
.sym 86889 iomem_addr[4]
.sym 86895 iomem_wdata[30]
.sym 86900 iomem_wdata[25]
.sym 86901 flash_io1_di
.sym 86902 flash_io1_di
.sym 86903 soc.spimemio.din_data[1]
.sym 86916 soc.spimemio.xfer.obuffer[2]
.sym 86917 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 86919 soc.spimemio.xfer.obuffer_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 86920 soc.spimemio.xfer.obuffer[3]
.sym 86921 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 86922 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 86924 soc.spimemio.xfer.xfer_qspi
.sym 86925 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 86926 soc.spimemio.xfer.obuffer[0]
.sym 86927 soc.spimemio.din_data[1]
.sym 86928 soc.spimemio.xfer.obuffer[1]
.sym 86929 soc.spimemio.xfer_clk
.sym 86930 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 86931 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E
.sym 86932 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 86934 soc.spimemio.xfer.obuffer[0]
.sym 86937 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 86939 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 86940 soc.spimemio.xfer.obuffer_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.sym 86944 soc.spimemio.din_data[0]
.sym 86948 soc.spimemio.xfer_clk
.sym 86949 soc.spimemio.xfer.obuffer[2]
.sym 86952 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 86953 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 86955 soc.spimemio.xfer_clk
.sym 86958 soc.spimemio.xfer.obuffer[1]
.sym 86959 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 86960 soc.spimemio.xfer.xfer_qspi
.sym 86961 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 86964 soc.spimemio.xfer.obuffer[0]
.sym 86965 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 86966 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 86967 soc.spimemio.xfer_clk
.sym 86970 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 86971 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 86973 soc.spimemio.xfer.obuffer[3]
.sym 86976 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 86977 soc.spimemio.din_data[0]
.sym 86978 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 86979 soc.spimemio.xfer.obuffer[0]
.sym 86983 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 86984 soc.spimemio.xfer.obuffer[1]
.sym 86988 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 86989 soc.spimemio.xfer.obuffer_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.sym 86990 soc.spimemio.din_data[1]
.sym 86991 soc.spimemio.xfer.obuffer_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 86992 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E
.sym 86993 CLK12$SB_IO_IN_$glb_clk
.sym 87009 iomem_addr[13]
.sym 87013 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 87019 flash_io0_di
.sym 87024 $PACKER_VCC_NET
.sym 87026 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 87027 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E_SB_LUT4_I1_O
.sym 87028 iomem_addr[13]
.sym 87036 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 87037 soc.spimemio.din_data[4]
.sym 87038 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E_SB_LUT4_I1_O
.sym 87039 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 87040 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 87045 flash_io1_di
.sym 87046 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E
.sym 87048 soc.spimemio.dout_data[0]
.sym 87055 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 87057 soc.spimemio.xfer_clk
.sym 87058 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 87062 soc.spimemio.xfer.obuffer[4]
.sym 87063 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 87064 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 87065 soc.spimemio.xfer_clk
.sym 87067 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 87070 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 87071 soc.spimemio.xfer_clk
.sym 87072 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E
.sym 87081 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 87082 soc.spimemio.din_data[4]
.sym 87083 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 87087 soc.spimemio.dout_data[0]
.sym 87088 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 87089 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 87090 flash_io1_di
.sym 87105 flash_io1_di
.sym 87106 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 87107 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 87108 soc.spimemio.xfer_clk
.sym 87111 soc.spimemio.xfer.obuffer[4]
.sym 87112 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 87114 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 87115 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E_SB_LUT4_I1_O
.sym 87116 CLK12$SB_IO_IN_$glb_clk
.sym 87128 iomem_wdata[19]
.sym 87142 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 87146 soc.spimemio.dout_data[1]
.sym 87147 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 87150 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E
.sym 87153 soc.spimemio.dout_data[4]
.sym 87160 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_O_I1
.sym 87161 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E
.sym 87163 soc.spimemio.dout_data[0]
.sym 87165 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_6_I2
.sym 87166 flash_io0_di_SB_LUT4_I2_O
.sym 87167 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 87170 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_7_I0_SB_LUT4_O_I3
.sym 87171 soc.spimemio.xfer_clk
.sym 87173 soc.spimemio.dout_data[1]
.sym 87174 flash_io1_di
.sym 87175 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 87179 flash_io0_di
.sym 87181 soc.spimemio.xfer.xfer_dspi
.sym 87184 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 87185 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_7_I0
.sym 87186 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 87188 flash_io0_di_SB_LUT4_I2_I3
.sym 87192 soc.spimemio.xfer.xfer_dspi
.sym 87193 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_O_I1
.sym 87194 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 87198 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_O_I1
.sym 87199 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 87200 soc.spimemio.xfer_clk
.sym 87201 soc.spimemio.xfer.xfer_dspi
.sym 87204 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 87205 flash_io0_di_SB_LUT4_I2_O
.sym 87206 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_7_I0_SB_LUT4_O_I3
.sym 87207 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 87210 soc.spimemio.xfer_clk
.sym 87213 flash_io1_di
.sym 87216 flash_io0_di_SB_LUT4_I2_I3
.sym 87217 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 87218 soc.spimemio.dout_data[0]
.sym 87219 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_7_I0
.sym 87223 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 87224 soc.spimemio.xfer_clk
.sym 87228 flash_io0_di_SB_LUT4_I2_I3
.sym 87229 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 87230 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_6_I2
.sym 87231 soc.spimemio.dout_data[1]
.sym 87235 flash_io0_di_SB_LUT4_I2_I3
.sym 87237 flash_io0_di
.sym 87238 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E
.sym 87239 CLK12$SB_IO_IN_$glb_clk
.sym 87253 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 87267 soc.spimemio.din_data[5]
.sym 87274 soc.spimemio.dout_data[1]
.sym 87276 soc.spimemio.dout_data[5]
.sym 87284 soc.spimemio.dout_data[3]
.sym 87285 soc.spimemio.dout_data[4]
.sym 87286 soc.spimemio.dout_data[0]
.sym 87287 soc.spimemio.dout_data[2]
.sym 87290 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 87291 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 87292 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 87293 soc.spimemio.dout_data[4]
.sym 87294 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 87295 soc.spimemio.xfer_clk
.sym 87298 soc.spimemio.dout_data[7]
.sym 87299 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 87301 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3
.sym 87302 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 87303 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3
.sym 87306 soc.spimemio.dout_data[7]
.sym 87309 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 87310 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I2
.sym 87311 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 87312 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2
.sym 87313 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1
.sym 87315 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 87316 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I2
.sym 87317 soc.spimemio.dout_data[7]
.sym 87318 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3
.sym 87321 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 87322 soc.spimemio.xfer_clk
.sym 87323 soc.spimemio.dout_data[7]
.sym 87324 soc.spimemio.dout_data[3]
.sym 87327 soc.spimemio.xfer_clk
.sym 87328 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 87329 soc.spimemio.dout_data[0]
.sym 87330 soc.spimemio.dout_data[4]
.sym 87333 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3
.sym 87334 soc.spimemio.dout_data[4]
.sym 87335 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2
.sym 87336 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 87339 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 87341 soc.spimemio.dout_data[3]
.sym 87342 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 87345 soc.spimemio.dout_data[2]
.sym 87346 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1
.sym 87348 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 87351 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 87353 soc.spimemio.dout_data[0]
.sym 87354 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 87357 soc.spimemio.dout_data[4]
.sym 87358 soc.spimemio.xfer_clk
.sym 87359 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 87360 soc.spimemio.dout_data[3]
.sym 87361 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 87362 CLK12$SB_IO_IN_$glb_clk
.sym 87388 $PACKER_VCC_NET
.sym 87394 soc.spimemio.state_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 87406 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 87407 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 87408 soc.spimemio.dout_data[4]
.sym 87409 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 87413 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I3
.sym 87414 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 87415 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 87417 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 87418 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 87421 soc.spimemio.xfer_clk
.sym 87423 soc.spimemio.dout_data[3]
.sym 87424 soc.spimemio.dout_data[5]
.sym 87426 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I2
.sym 87432 soc.spimemio.dout_data[5]
.sym 87433 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I3_SB_LUT4_O_I1
.sym 87434 soc.spimemio.dout_data[1]
.sym 87439 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 87440 soc.spimemio.dout_data[3]
.sym 87441 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I3_SB_LUT4_O_I1
.sym 87450 soc.spimemio.dout_data[1]
.sym 87451 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 87452 soc.spimemio.xfer_clk
.sym 87453 soc.spimemio.dout_data[5]
.sym 87456 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I3
.sym 87457 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 87458 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I2
.sym 87459 soc.spimemio.dout_data[5]
.sym 87462 soc.spimemio.xfer_clk
.sym 87463 soc.spimemio.dout_data[4]
.sym 87464 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 87465 soc.spimemio.dout_data[5]
.sym 87469 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 87470 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 87471 soc.spimemio.dout_data[1]
.sym 87484 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 87485 CLK12$SB_IO_IN_$glb_clk
.sym 87516 $PACKER_VCC_NET
.sym 87520 iomem_addr[13]
.sym 87529 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 87532 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 87534 soc.spimemio.state[1]
.sym 87540 iomem_addr[5]
.sym 87542 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.sym 87543 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 87544 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 87545 soc.spimemio.din_data[5]
.sym 87546 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 87548 soc.spimemio.state[6]
.sym 87549 iomem_addr[21]
.sym 87552 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 87554 soc.spimemio.state_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 87555 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 87556 iomem_addr[13]
.sym 87561 soc.spimemio.state[1]
.sym 87562 soc.spimemio.din_data[5]
.sym 87563 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 87564 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 87567 iomem_addr[21]
.sym 87568 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 87569 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.sym 87570 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 87579 iomem_addr[13]
.sym 87580 soc.spimemio.state[6]
.sym 87581 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 87582 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 87598 iomem_addr[5]
.sym 87600 soc.spimemio.state_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 87607 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 87608 CLK12$SB_IO_IN_$glb_clk
.sym 87630 soc.spimemio.state[1]
.sym 87652 iomem_addr[20]
.sym 87653 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 87655 soc.spimemio.din_data[4]
.sym 87656 soc.spimemio.state[0]
.sym 87657 iomem_addr[4]
.sym 87659 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I2
.sym 87660 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 87662 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 87664 soc.spimemio.state[6]
.sym 87665 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 87668 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 87670 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 87671 soc.spimemio.state_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 87673 iomem_addr[12]
.sym 87674 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 87676 soc.spimemio.din_data[2]
.sym 87677 iomem_addr[11]
.sym 87678 iomem_addr[18]
.sym 87679 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 87680 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 87681 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 87684 iomem_addr[18]
.sym 87685 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 87686 soc.spimemio.din_data[2]
.sym 87687 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 87690 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I2
.sym 87691 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 87696 iomem_addr[12]
.sym 87697 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 87698 soc.spimemio.state[6]
.sym 87699 soc.spimemio.state[0]
.sym 87702 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 87703 soc.spimemio.state[6]
.sym 87704 iomem_addr[11]
.sym 87709 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 87710 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 87714 iomem_addr[20]
.sym 87715 soc.spimemio.state_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 87716 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 87717 iomem_addr[4]
.sym 87720 soc.spimemio.din_data[4]
.sym 87721 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 87722 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 87723 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 87730 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 87731 CLK12$SB_IO_IN_$glb_clk
.sym 87758 $PACKER_VCC_NET
.sym 87884 $PACKER_VCC_NET
.sym 87897 soc.spimemio.rd_addr[8]
.sym 87899 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 87901 soc.spimemio.rd_addr[16]
.sym 87903 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 87904 soc.spimemio.rd_addr[20]
.sym 87905 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 87906 soc.spimemio.rd_addr[12]
.sym 87907 iomem_addr[4]
.sym 87909 iomem_addr[14]
.sym 87911 soc.spimemio.rd_addr[4]
.sym 87912 soc.spimemio.rd_addr[20]
.sym 87913 soc.spimemio.rd_addr[14]
.sym 87914 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 87916 iomem_addr[12]
.sym 87917 iomem_addr[3]
.sym 87918 iomem_addr[20]
.sym 87919 soc.spimemio.rd_addr[3]
.sym 87923 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 87924 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 87925 iomem_addr[3]
.sym 87926 iomem_addr[4]
.sym 87927 iomem_addr[8]
.sym 87928 iomem_addr[16]
.sym 87930 soc.spimemio.rd_addr[3]
.sym 87931 iomem_addr[3]
.sym 87932 iomem_addr[4]
.sym 87933 soc.spimemio.rd_addr[4]
.sym 87937 soc.spimemio.rd_addr[8]
.sym 87938 iomem_addr[8]
.sym 87942 soc.spimemio.rd_addr[20]
.sym 87943 iomem_addr[20]
.sym 87944 soc.spimemio.rd_addr[3]
.sym 87945 iomem_addr[3]
.sym 87948 soc.spimemio.rd_addr[4]
.sym 87949 iomem_addr[4]
.sym 87950 iomem_addr[12]
.sym 87951 soc.spimemio.rd_addr[12]
.sym 87954 soc.spimemio.rd_addr[16]
.sym 87955 iomem_addr[20]
.sym 87956 iomem_addr[16]
.sym 87957 soc.spimemio.rd_addr[20]
.sym 87960 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 87961 soc.spimemio.rd_addr[14]
.sym 87962 iomem_addr[14]
.sym 87963 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 87966 iomem_addr[3]
.sym 87967 soc.spimemio.rd_addr[4]
.sym 87968 soc.spimemio.rd_addr[3]
.sym 87969 iomem_addr[4]
.sym 87972 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 87973 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 87974 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 87975 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 87979 $PACKER_VCC_NET
.sym 88003 soc.spimemio.jump_SB_LUT4_O_I2
.sym 88004 iomem_addr[13]
.sym 88007 iomem_addr[7]
.sym 88012 $PACKER_VCC_NET
.sym 88013 iomem_addr[7]
.sym 88014 soc.spimemio.rd_inc
.sym 88021 soc.spimemio.rd_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 88023 soc.spimemio.rd_inc
.sym 88025 soc.spimemio.rd_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 88026 iomem_addr[16]
.sym 88029 soc.spimemio.rd_addr[7]
.sym 88030 soc.spimemio.rd_addr[13]
.sym 88031 soc.spimemio.rd_inc
.sym 88032 iomem_addr[20]
.sym 88035 soc.spimemio.rd_addr[18]
.sym 88036 iomem_addr[4]
.sym 88038 iomem_addr[8]
.sym 88039 iomem_addr[7]
.sym 88040 iomem_addr[13]
.sym 88041 iomem_addr[18]
.sym 88045 iomem_addr[12]
.sym 88046 soc.spimemio.rd_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3
.sym 88047 iomem_addr[6]
.sym 88048 soc.spimemio.rd_addr_SB_DFFE_Q_17_D_SB_LUT4_O_I3
.sym 88049 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3
.sym 88050 soc.spimemio.rd_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 88053 iomem_addr[8]
.sym 88054 soc.spimemio.rd_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 88055 soc.spimemio.rd_inc
.sym 88059 soc.spimemio.rd_inc
.sym 88060 iomem_addr[12]
.sym 88062 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3
.sym 88065 soc.spimemio.rd_addr[18]
.sym 88066 soc.spimemio.rd_addr[13]
.sym 88067 iomem_addr[13]
.sym 88068 iomem_addr[18]
.sym 88072 soc.spimemio.rd_addr[7]
.sym 88073 iomem_addr[7]
.sym 88077 iomem_addr[16]
.sym 88079 soc.spimemio.rd_inc
.sym 88080 soc.spimemio.rd_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 88083 soc.spimemio.rd_addr_SB_DFFE_Q_17_D_SB_LUT4_O_I3
.sym 88084 iomem_addr[4]
.sym 88085 soc.spimemio.rd_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3
.sym 88086 iomem_addr[6]
.sym 88090 soc.spimemio.rd_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3
.sym 88091 iomem_addr[4]
.sym 88092 soc.spimemio.rd_inc
.sym 88095 iomem_addr[20]
.sym 88097 soc.spimemio.rd_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 88098 soc.spimemio.rd_inc
.sym 88099 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 88100 CLK12$SB_IO_IN_$glb_clk
.sym 88115 soc.spimemio.rd_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 88121 $PACKER_VCC_NET
.sym 88143 iomem_addr[5]
.sym 88145 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 88146 iomem_addr[11]
.sym 88148 soc.spimemio.rd_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I3
.sym 88149 soc.spimemio.rd_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 88150 soc.spimemio.rd_addr_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 88153 soc.spimemio.rd_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3
.sym 88154 soc.spimemio.rd_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3
.sym 88155 soc.spimemio.rd_addr_SB_DFFE_Q_17_D_SB_LUT4_O_I3
.sym 88156 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 88157 iomem_addr[8]
.sym 88158 iomem_addr[4]
.sym 88159 soc.spimemio.rd_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 88161 iomem_addr[6]
.sym 88162 iomem_addr[12]
.sym 88165 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1
.sym 88166 soc.spimemio.rd_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 88167 iomem_addr[7]
.sym 88168 soc.spimemio.rd_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 88169 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3
.sym 88170 iomem_addr[9]
.sym 88172 iomem_addr[10]
.sym 88173 soc.spimemio.rd_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 88174 soc.spimemio.rd_inc
.sym 88176 soc.spimemio.rd_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3
.sym 88178 iomem_addr[5]
.sym 88182 iomem_addr[7]
.sym 88183 soc.spimemio.rd_inc
.sym 88184 soc.spimemio.rd_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I3
.sym 88188 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 88189 soc.spimemio.rd_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 88190 soc.spimemio.rd_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 88191 iomem_addr[8]
.sym 88194 iomem_addr[7]
.sym 88195 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1
.sym 88196 soc.spimemio.rd_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I3
.sym 88197 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 88200 iomem_addr[6]
.sym 88201 soc.spimemio.rd_addr_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 88202 iomem_addr[9]
.sym 88203 soc.spimemio.rd_addr_SB_DFFE_Q_17_D_SB_LUT4_O_I3
.sym 88206 iomem_addr[8]
.sym 88207 iomem_addr[4]
.sym 88208 soc.spimemio.rd_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3
.sym 88209 soc.spimemio.rd_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 88212 soc.spimemio.rd_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 88213 iomem_addr[11]
.sym 88215 soc.spimemio.rd_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 88218 iomem_addr[12]
.sym 88219 soc.spimemio.rd_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 88220 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3
.sym 88221 iomem_addr[10]
.sym 88222 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 88223 CLK12$SB_IO_IN_$glb_clk
.sym 88259 iomem_addr[20]
.sym 88266 soc.spimemio.rd_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 88268 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 88269 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 88270 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 88271 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 88272 iomem_addr[12]
.sym 88273 soc.spimemio.rd_addr_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 88274 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 88275 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 88276 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3
.sym 88277 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 88278 soc.spimemio.rd_addr_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 88279 iomem_addr[14]
.sym 88280 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 88281 iomem_addr[20]
.sym 88284 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 88285 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 88286 iomem_addr[18]
.sym 88287 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 88288 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 88289 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 88290 soc.spimemio.rd_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 88292 soc.spimemio.rd_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 88293 iomem_addr[10]
.sym 88294 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 88295 iomem_addr[13]
.sym 88296 iomem_addr[17]
.sym 88297 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 88299 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 88300 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 88301 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 88302 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 88305 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3
.sym 88306 iomem_addr[14]
.sym 88307 soc.spimemio.rd_addr_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 88308 iomem_addr[12]
.sym 88311 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 88312 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 88313 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 88314 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 88317 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 88318 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 88319 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 88320 iomem_addr[13]
.sym 88323 soc.spimemio.rd_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 88325 iomem_addr[10]
.sym 88329 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 88330 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 88331 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 88332 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 88335 iomem_addr[18]
.sym 88336 soc.spimemio.rd_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 88337 iomem_addr[20]
.sym 88338 soc.spimemio.rd_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 88341 iomem_addr[17]
.sym 88343 soc.spimemio.rd_addr_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 88376 $PACKER_VCC_NET
.sym 88391 soc.spimemio.rd_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 88399 iomem_addr[21]
.sym 88400 soc.spimemio.rd_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 88419 iomem_addr[20]
.sym 88428 iomem_addr[21]
.sym 88429 soc.spimemio.rd_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 88430 iomem_addr[20]
.sym 88431 soc.spimemio.rd_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 88485 iomem_addr[21]
.sym 88504 $PACKER_VCC_NET
.sym 88867 soc.cpu.count_instr[45]
.sym 88868 $PACKER_VCC_NET
.sym 88872 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 88883 soc.cpu.count_instr[0]
.sym 88885 soc.cpu.count_instr[1]
.sym 88887 soc.cpu.count_instr[6]
.sym 88888 soc.cpu.count_instr[7]
.sym 88891 soc.cpu.count_instr[45]
.sym 88895 soc.cpu.instr_rdinstrh
.sym 88897 soc.cpu.instr_rdinstr
.sym 88899 soc.cpu.count_instr[13]
.sym 88907 soc.cpu.count_instr[38]
.sym 88908 soc.cpu.count_instr[39]
.sym 88910 soc.cpu.instr_rdinstr
.sym 88920 soc.cpu.count_instr[7]
.sym 88921 soc.cpu.count_instr[39]
.sym 88922 soc.cpu.instr_rdinstrh
.sym 88923 soc.cpu.instr_rdinstr
.sym 88928 soc.cpu.count_instr[0]
.sym 88932 soc.cpu.count_instr[38]
.sym 88933 soc.cpu.count_instr[6]
.sym 88934 soc.cpu.instr_rdinstrh
.sym 88935 soc.cpu.instr_rdinstr
.sym 88938 soc.cpu.count_instr[0]
.sym 88940 soc.cpu.count_instr[1]
.sym 88956 soc.cpu.instr_rdinstrh
.sym 88957 soc.cpu.instr_rdinstr
.sym 88958 soc.cpu.count_instr[45]
.sym 88959 soc.cpu.count_instr[13]
.sym 88960 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 88961 CLK12$SB_IO_IN_$glb_clk
.sym 88962 resetn_SB_LUT4_I3_O_$glb_sr
.sym 89006 soc.cpu.count_instr[2]
.sym 89014 soc.cpu.count_instr[0]
.sym 89016 soc.cpu.count_instr[1]
.sym 89018 soc.cpu.count_instr[6]
.sym 89019 soc.cpu.count_instr[7]
.sym 89023 soc.cpu.count_instr[3]
.sym 89024 soc.cpu.count_instr[4]
.sym 89025 soc.cpu.count_instr[5]
.sym 89036 $nextpnr_ICESTORM_LC_6$O
.sym 89038 soc.cpu.count_instr[0]
.sym 89042 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 89045 soc.cpu.count_instr[1]
.sym 89048 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 89051 soc.cpu.count_instr[2]
.sym 89052 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 89054 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 89057 soc.cpu.count_instr[3]
.sym 89058 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 89060 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 89063 soc.cpu.count_instr[4]
.sym 89064 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 89066 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 89069 soc.cpu.count_instr[5]
.sym 89070 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 89072 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 89074 soc.cpu.count_instr[6]
.sym 89076 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 89078 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 89080 soc.cpu.count_instr[7]
.sym 89082 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 89083 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 89084 CLK12$SB_IO_IN_$glb_clk
.sym 89085 resetn_SB_LUT4_I3_O_$glb_sr
.sym 89122 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 89132 soc.cpu.count_instr[13]
.sym 89135 soc.cpu.count_instr[8]
.sym 89136 soc.cpu.count_instr[9]
.sym 89142 soc.cpu.count_instr[15]
.sym 89153 soc.cpu.count_instr[10]
.sym 89154 soc.cpu.count_instr[11]
.sym 89155 soc.cpu.count_instr[12]
.sym 89157 soc.cpu.count_instr[14]
.sym 89159 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 89161 soc.cpu.count_instr[8]
.sym 89163 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 89165 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 89167 soc.cpu.count_instr[9]
.sym 89169 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 89171 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 89173 soc.cpu.count_instr[10]
.sym 89175 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 89177 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 89179 soc.cpu.count_instr[11]
.sym 89181 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 89183 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 89185 soc.cpu.count_instr[12]
.sym 89187 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 89189 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 89192 soc.cpu.count_instr[13]
.sym 89193 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 89195 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 89197 soc.cpu.count_instr[14]
.sym 89199 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 89201 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 89203 soc.cpu.count_instr[15]
.sym 89205 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 89206 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 89207 CLK12$SB_IO_IN_$glb_clk
.sym 89208 resetn_SB_LUT4_I3_O_$glb_sr
.sym 89233 st7735.wstrb
.sym 89242 soc.cpu.count_instr[14]
.sym 89245 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 89254 soc.cpu.count_instr[20]
.sym 89260 soc.cpu.count_instr[18]
.sym 89264 soc.cpu.count_instr[22]
.sym 89265 soc.cpu.count_instr[23]
.sym 89266 soc.cpu.count_instr[16]
.sym 89267 soc.cpu.count_instr[17]
.sym 89269 soc.cpu.count_instr[19]
.sym 89279 soc.cpu.count_instr[21]
.sym 89282 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 89285 soc.cpu.count_instr[16]
.sym 89286 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 89288 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 89291 soc.cpu.count_instr[17]
.sym 89292 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 89294 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 89296 soc.cpu.count_instr[18]
.sym 89298 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 89300 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 89303 soc.cpu.count_instr[19]
.sym 89304 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 89306 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 89309 soc.cpu.count_instr[20]
.sym 89310 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 89312 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 89314 soc.cpu.count_instr[21]
.sym 89316 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 89318 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 89320 soc.cpu.count_instr[22]
.sym 89322 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 89324 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 89326 soc.cpu.count_instr[23]
.sym 89328 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 89329 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 89330 CLK12$SB_IO_IN_$glb_clk
.sym 89331 resetn_SB_LUT4_I3_O_$glb_sr
.sym 89356 soc.cpu.count_instr[40]
.sym 89357 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 89366 soc.cpu.count_instr[45]
.sym 89368 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 89378 soc.cpu.count_instr[29]
.sym 89385 soc.cpu.count_instr[28]
.sym 89388 soc.cpu.count_instr[31]
.sym 89389 soc.cpu.count_instr[24]
.sym 89398 soc.cpu.count_instr[25]
.sym 89399 soc.cpu.count_instr[26]
.sym 89400 soc.cpu.count_instr[27]
.sym 89403 soc.cpu.count_instr[30]
.sym 89405 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 89408 soc.cpu.count_instr[24]
.sym 89409 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 89411 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 89413 soc.cpu.count_instr[25]
.sym 89415 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 89417 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 89419 soc.cpu.count_instr[26]
.sym 89421 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 89423 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 89425 soc.cpu.count_instr[27]
.sym 89427 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 89429 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 89431 soc.cpu.count_instr[28]
.sym 89433 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 89435 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 89438 soc.cpu.count_instr[29]
.sym 89439 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 89441 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 89443 soc.cpu.count_instr[30]
.sym 89445 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 89447 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[32]
.sym 89449 soc.cpu.count_instr[31]
.sym 89451 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 89452 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 89453 CLK12$SB_IO_IN_$glb_clk
.sym 89454 resetn_SB_LUT4_I3_O_$glb_sr
.sym 89473 soc.cpu.count_instr[26]
.sym 89491 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[32]
.sym 89501 soc.cpu.count_instr[37]
.sym 89504 soc.cpu.count_instr[32]
.sym 89508 soc.cpu.count_instr[36]
.sym 89513 soc.cpu.count_instr[33]
.sym 89514 soc.cpu.count_instr[34]
.sym 89519 soc.cpu.count_instr[39]
.sym 89523 soc.cpu.count_instr[35]
.sym 89526 soc.cpu.count_instr[38]
.sym 89528 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[33]
.sym 89530 soc.cpu.count_instr[32]
.sym 89532 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[32]
.sym 89534 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[34]
.sym 89537 soc.cpu.count_instr[33]
.sym 89538 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[33]
.sym 89540 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[35]
.sym 89543 soc.cpu.count_instr[34]
.sym 89544 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[34]
.sym 89546 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[36]
.sym 89548 soc.cpu.count_instr[35]
.sym 89550 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[35]
.sym 89552 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[37]
.sym 89554 soc.cpu.count_instr[36]
.sym 89556 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[36]
.sym 89558 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[38]
.sym 89561 soc.cpu.count_instr[37]
.sym 89562 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[37]
.sym 89564 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[39]
.sym 89566 soc.cpu.count_instr[38]
.sym 89568 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[38]
.sym 89570 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[40]
.sym 89573 soc.cpu.count_instr[39]
.sym 89574 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[39]
.sym 89575 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 89576 CLK12$SB_IO_IN_$glb_clk
.sym 89577 resetn_SB_LUT4_I3_O_$glb_sr
.sym 89614 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[40]
.sym 89620 soc.cpu.count_instr[41]
.sym 89622 soc.cpu.count_instr[43]
.sym 89623 soc.cpu.count_instr[44]
.sym 89629 soc.cpu.count_instr[42]
.sym 89634 soc.cpu.count_instr[47]
.sym 89641 soc.cpu.count_instr[46]
.sym 89643 soc.cpu.count_instr[40]
.sym 89648 soc.cpu.count_instr[45]
.sym 89651 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[41]
.sym 89653 soc.cpu.count_instr[40]
.sym 89655 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[40]
.sym 89657 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[42]
.sym 89660 soc.cpu.count_instr[41]
.sym 89661 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[41]
.sym 89663 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[43]
.sym 89665 soc.cpu.count_instr[42]
.sym 89667 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[42]
.sym 89669 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[44]
.sym 89672 soc.cpu.count_instr[43]
.sym 89673 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[43]
.sym 89675 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[45]
.sym 89678 soc.cpu.count_instr[44]
.sym 89679 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[44]
.sym 89681 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[46]
.sym 89683 soc.cpu.count_instr[45]
.sym 89685 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[45]
.sym 89687 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[47]
.sym 89690 soc.cpu.count_instr[46]
.sym 89691 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[46]
.sym 89693 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[48]
.sym 89695 soc.cpu.count_instr[47]
.sym 89697 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[47]
.sym 89698 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 89699 CLK12$SB_IO_IN_$glb_clk
.sym 89700 resetn_SB_LUT4_I3_O_$glb_sr
.sym 89730 st7735.wstrb
.sym 89737 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[48]
.sym 89743 soc.cpu.count_instr[49]
.sym 89744 soc.cpu.count_instr[50]
.sym 89753 soc.cpu.count_instr[51]
.sym 89755 soc.cpu.count_instr[53]
.sym 89765 soc.cpu.count_instr[55]
.sym 89766 soc.cpu.count_instr[48]
.sym 89770 soc.cpu.count_instr[52]
.sym 89772 soc.cpu.count_instr[54]
.sym 89774 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[49]
.sym 89776 soc.cpu.count_instr[48]
.sym 89778 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[48]
.sym 89780 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[50]
.sym 89783 soc.cpu.count_instr[49]
.sym 89784 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[49]
.sym 89786 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[51]
.sym 89789 soc.cpu.count_instr[50]
.sym 89790 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[50]
.sym 89792 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[52]
.sym 89794 soc.cpu.count_instr[51]
.sym 89796 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[51]
.sym 89798 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[53]
.sym 89800 soc.cpu.count_instr[52]
.sym 89802 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[52]
.sym 89804 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[54]
.sym 89806 soc.cpu.count_instr[53]
.sym 89808 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[53]
.sym 89810 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[55]
.sym 89812 soc.cpu.count_instr[54]
.sym 89814 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[54]
.sym 89816 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[56]
.sym 89819 soc.cpu.count_instr[55]
.sym 89820 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[55]
.sym 89821 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 89822 CLK12$SB_IO_IN_$glb_clk
.sym 89823 resetn_SB_LUT4_I3_O_$glb_sr
.sym 89849 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 89857 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 89860 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[56]
.sym 89867 soc.cpu.count_instr[58]
.sym 89871 soc.cpu.count_instr[62]
.sym 89877 soc.cpu.count_instr[60]
.sym 89878 soc.cpu.count_instr[61]
.sym 89881 soc.cpu.count_instr[56]
.sym 89882 soc.cpu.count_instr[57]
.sym 89888 soc.cpu.count_instr[63]
.sym 89892 soc.cpu.count_instr[59]
.sym 89897 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[57]
.sym 89900 soc.cpu.count_instr[56]
.sym 89901 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[56]
.sym 89903 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[58]
.sym 89906 soc.cpu.count_instr[57]
.sym 89907 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[57]
.sym 89909 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[59]
.sym 89912 soc.cpu.count_instr[58]
.sym 89913 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[58]
.sym 89915 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[60]
.sym 89917 soc.cpu.count_instr[59]
.sym 89919 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[59]
.sym 89921 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[61]
.sym 89923 soc.cpu.count_instr[60]
.sym 89925 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[60]
.sym 89927 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[62]
.sym 89929 soc.cpu.count_instr[61]
.sym 89931 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[61]
.sym 89933 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[63]
.sym 89936 soc.cpu.count_instr[62]
.sym 89937 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[62]
.sym 89940 soc.cpu.count_instr[63]
.sym 89943 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[63]
.sym 89944 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 89945 CLK12$SB_IO_IN_$glb_clk
.sym 89946 resetn_SB_LUT4_I3_O_$glb_sr
.sym 89972 st7735.shifter_SB_DFFESR_Q_R
.sym 89998 iomem_wdata[1]
.sym 90000 st7735.wstrb
.sym 90006 st7735.slow_clk.slow_cnt_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 90010 st7735.shifter[0]
.sym 90017 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 90039 iomem_wdata[1]
.sym 90040 st7735.shifter[0]
.sym 90041 st7735.wstrb
.sym 90042 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 90067 st7735.slow_clk.slow_cnt_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 90068 CLK12$SB_IO_IN_$glb_clk
.sym 90072 st7735.bitcount[2]
.sym 90073 st7735.bitcount_SB_DFFESR_Q_D[3]
.sym 90074 st7735.bitcount_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 90076 st7735.bitcount[0]
.sym 90077 st7735.bitcount[1]
.sym 90114 st7735.bitcount[3]
.sym 90115 st7735.wstrb
.sym 90119 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 90121 st7735.slow_clk.slow_cnt_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 90127 st7735.bitcount[4]
.sym 90129 st7735.bitcount[2]
.sym 90130 st7735.bitcount_SB_DFFESR_Q_D[3]
.sym 90133 st7735.bitcount[0]
.sym 90138 st7735.slow_clk.slow_cnt_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 90139 st7735.bitcount_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 90142 st7735.bitcount[1]
.sym 90144 st7735.wstrb
.sym 90145 st7735.bitcount_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 90146 st7735.bitcount[4]
.sym 90147 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 90156 st7735.bitcount[2]
.sym 90157 st7735.bitcount[3]
.sym 90158 st7735.bitcount[4]
.sym 90162 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 90163 st7735.wstrb
.sym 90164 st7735.bitcount_SB_DFFESR_Q_D[3]
.sym 90174 st7735.slow_clk.slow_cnt_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 90175 st7735.bitcount[1]
.sym 90177 st7735.bitcount[0]
.sym 90180 st7735.wstrb
.sym 90190 st7735.slow_clk.slow_cnt_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 90191 CLK12$SB_IO_IN_$glb_clk
.sym 90236 st7735.slow_clk.slow_cnt_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 90247 iomem_wdata[0]
.sym 90255 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 90263 st7735.shifter_SB_DFFESR_Q_R
.sym 90309 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 90310 iomem_wdata[0]
.sym 90313 st7735.slow_clk.slow_cnt_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 90314 CLK12$SB_IO_IN_$glb_clk
.sym 90315 st7735.shifter_SB_DFFESR_Q_R
.sym 90337 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 90391 flash_io0_do
.sym 90393 flash_io0_oe
.sym 90394 flash_io1_do
.sym 90396 flash_io1_oe
.sym 90403 flash_io0_oe
.sym 90406 flash_io0_do
.sym 90414 flash_io1_do
.sym 90415 flash_io1_oe
.sym 90416 soc.cpu.mem_rdata_SB_LUT4_O_10_I3_SB_LUT4_O_I1
.sym 90417 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 90418 soc.cpu.mem_rdata_SB_LUT4_O_13_I3_SB_LUT4_O_I1
.sym 90419 soc.memory.ram01_WREN
.sym 90420 soc.cpu.mem_rdata_SB_LUT4_O_9_I3_SB_LUT4_O_I1
.sym 90421 soc.cpu.mem_rdata_SB_LUT4_O_6_I1_SB_LUT4_O_I1
.sym 90422 soc.cpu.mem_rdata_SB_LUT4_O_1_I1_SB_LUT4_O_I1
.sym 90423 soc.cpu.mem_rdata_SB_LUT4_O_2_I1_SB_LUT4_O_I1
.sym 90441 flash_io0_oe
.sym 90446 flash_io0_di
.sym 90448 iomem_wdata[25]
.sym 90449 soc.memory.wen[2]
.sym 90450 iomem_wdata[23]
.sym 90451 soc.memory.ram01_WREN
.sym 90458 soc.memory.rdata_0[19]
.sym 90468 soc.memory.rdata_1[17]
.sym 90470 soc.memory.rdata_1[30]
.sym 90471 iomem_addr[16]
.sym 90472 soc.memory.rdata_1[19]
.sym 90478 soc.memory.rdata_0[30]
.sym 90479 soc.memory.rdata_0[24]
.sym 90485 soc.memory.rdata_0[17]
.sym 90488 soc.ram_ready
.sym 90489 soc.memory.rdata_1[24]
.sym 90491 iomem_addr[16]
.sym 90493 soc.memory.rdata_0[30]
.sym 90494 soc.memory.rdata_1[30]
.sym 90503 iomem_addr[16]
.sym 90504 soc.ram_ready
.sym 90505 soc.memory.rdata_1[24]
.sym 90506 soc.memory.rdata_0[24]
.sym 90509 soc.memory.rdata_1[19]
.sym 90510 soc.memory.rdata_0[19]
.sym 90512 iomem_addr[16]
.sym 90527 soc.memory.rdata_0[17]
.sym 90528 soc.memory.rdata_1[17]
.sym 90529 iomem_addr[16]
.sym 90530 soc.ram_ready
.sym 90545 soc.cpu.mem_rdata_SB_LUT4_O_7_I3_SB_LUT4_O_I1
.sym 90546 soc.cpu.mem_rdata_SB_LUT4_O_12_I3_SB_LUT4_O_I1
.sym 90549 soc.cpu.mem_rdata_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 90550 soc.cpu.mem_rdata_SB_LUT4_O_5_I1_SB_LUT4_O_I1
.sym 90551 soc.cpu.mem_rdata_SB_LUT4_O_14_I3_SB_LUT4_O_I1
.sym 90556 soc.memory.rdata_1[20]
.sym 90558 soc.memory.rdata_1[17]
.sym 90563 iomem_wdata[25]
.sym 90564 soc.memory.wen[2]
.sym 90569 soc.cpu.mem_rdata_SB_LUT4_O_11_I3_SB_LUT4_O_I1
.sym 90575 soc.memory.rdata_1[26]
.sym 90584 soc.memory.rdata_1[24]
.sym 90585 soc.cpu.mem_rdata_SB_LUT4_O_9_I3_SB_LUT4_O_I1
.sym 90586 soc.memory.rdata_0[22]
.sym 90587 iomem_addr[16]
.sym 90588 soc.memory.rdata_0[23]
.sym 90589 soc.cpu.mem_rdata_SB_LUT4_O_1_I1_SB_LUT4_O_I1
.sym 90592 soc.cpu.mem_rdata_SB_LUT4_O_2_I1_SB_LUT4_O_I1
.sym 90595 iomem_addr[16]
.sym 90596 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 90597 soc.memory.rdata_0[19]
.sym 90599 soc.cpu.mem_rdata_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.sym 90601 soc.cpu.mem_rdata_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 90604 soc.cpu.mem_rdata_SB_LUT4_O_5_I1_SB_LUT4_O_I1
.sym 90606 soc.cpu.mem_rdata_SB_LUT4_O_14_I3_SB_LUT4_O_I1
.sym 90609 flash_clk$SB_IO_OUT
.sym 90615 flash_csb$SB_IO_OUT
.sym 90715 soc.memory.rdata_1[28]
.sym 90716 iomem_addr[13]
.sym 90717 soc.memory.rdata_1[25]
.sym 90721 soc.memory.rdata_1[30]
.sym 90727 soc.cpu.mem_rdata_SB_LUT4_O_12_I3_SB_LUT4_O_I1
.sym 90731 iomem_wdata[27]
.sym 90734 iomem_wdata[17]
.sym 90737 iomem_wdata[28]
.sym 90840 soc.memory.rdata_0[17]
.sym 90852 iomem_addr[8]
.sym 90855 iomem_addr[7]
.sym 90860 iomem_wdata[31]
.sym 90967 soc.memory.rdata_0[30]
.sym 90980 iomem_addr[16]
.sym 91101 $PACKER_VCC_NET
.sym 91107 $PACKER_GND_NET
.sym 91227 iomem_wdata[27]
.sym 91229 iomem_wdata[28]
.sym 91347 iomem_addr[7]
.sym 91452 $PACKER_VCC_NET
.sym 91588 $PACKER_VCC_NET
.sym 91716 $PACKER_VCC_NET
.sym 91842 $PACKER_VCC_NET
.sym 91945 $PACKER_VCC_NET
.sym 92208 $PACKER_VCC_NET
.sym 92327 $PACKER_VCC_NET
.sym 92453 $PACKER_GND_NET
.sym 92548 $PACKER_GND_NET
.sym 92581 $PACKER_GND_NET
.sym 92819 $PACKER_VCC_NET
.sym 92928 $PACKER_VCC_NET
.sym 93074 $PACKER_GND_NET
.sym 93562 $PACKER_GND_NET
.sym 93944 st7735.slow_clk.slow_cnt_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 93949 st7735.bitcount[1]
.sym 93953 st7735.bitcount[3]
.sym 93956 st7735.bitcount[0]
.sym 93960 st7735.bitcount[2]
.sym 93965 $PACKER_VCC_NET
.sym 93971 st7735.wstrb
.sym 93973 $PACKER_VCC_NET
.sym 93974 $nextpnr_ICESTORM_LC_18$O
.sym 93976 st7735.bitcount[0]
.sym 93980 st7735.bitcount_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 93982 $PACKER_VCC_NET
.sym 93983 st7735.bitcount[1]
.sym 93986 st7735.bitcount_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 93988 $PACKER_VCC_NET
.sym 93989 st7735.bitcount[2]
.sym 93990 st7735.bitcount_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 93992 $nextpnr_ICESTORM_LC_19$I3
.sym 93994 st7735.bitcount[3]
.sym 93995 $PACKER_VCC_NET
.sym 93996 st7735.bitcount_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 94002 $nextpnr_ICESTORM_LC_19$I3
.sym 94012 st7735.bitcount[0]
.sym 94017 st7735.bitcount[1]
.sym 94019 st7735.bitcount[0]
.sym 94020 $PACKER_VCC_NET
.sym 94021 st7735.slow_clk.slow_cnt_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 94022 CLK12$SB_IO_IN_$glb_clk
.sym 94023 st7735.wstrb
.sym 94040 st7735.slow_clk.slow_cnt_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 94222 flash_clk$SB_IO_OUT
.sym 94225 flash_csb$SB_IO_OUT
.sym 94232 flash_csb$SB_IO_OUT
.sym 94237 flash_clk$SB_IO_OUT
.sym 94271 soc.memory.rdata_0[20]
.sym 94273 flash_io0_do
.sym 94274 soc.memory.rdata_1[27]
.sym 94284 soc.memory.wen[2]
.sym 94285 soc.memory.wen[3]
.sym 94286 soc.memory.rdata_1[20]
.sym 94288 soc.memory.rdata_1[26]
.sym 94289 soc.memory.rdata_0[16]
.sym 94292 soc.memory.rdata_1[31]
.sym 94294 soc.memory.rdata_1[16]
.sym 94295 soc.memory.rdata_0[31]
.sym 94296 soc.memory.rdata_0[27]
.sym 94297 soc.memory.rdata_0[20]
.sym 94298 iomem_addr[16]
.sym 94299 soc.memory.rdata_1[21]
.sym 94300 soc.memory.rdata_1[27]
.sym 94303 soc.memory.rdata_1[29]
.sym 94305 iomem_addr[16]
.sym 94306 soc.memory.rdata_0[26]
.sym 94307 soc.memory.rdata_0[21]
.sym 94312 soc.memory.rdata_0[29]
.sym 94314 soc.memory.rdata_0[26]
.sym 94315 iomem_addr[16]
.sym 94317 soc.memory.rdata_1[26]
.sym 94320 soc.memory.rdata_0[31]
.sym 94322 iomem_addr[16]
.sym 94323 soc.memory.rdata_1[31]
.sym 94326 soc.memory.rdata_0[29]
.sym 94327 iomem_addr[16]
.sym 94328 soc.memory.rdata_1[29]
.sym 94334 soc.memory.wen[2]
.sym 94335 soc.memory.wen[3]
.sym 94338 soc.memory.rdata_0[27]
.sym 94339 iomem_addr[16]
.sym 94341 soc.memory.rdata_1[27]
.sym 94344 iomem_addr[16]
.sym 94346 soc.memory.rdata_0[16]
.sym 94347 soc.memory.rdata_1[16]
.sym 94350 soc.memory.rdata_1[21]
.sym 94351 iomem_addr[16]
.sym 94353 soc.memory.rdata_0[21]
.sym 94356 soc.memory.rdata_1[20]
.sym 94358 iomem_addr[16]
.sym 94359 soc.memory.rdata_0[20]
.sym 94393 iomem_wdata[27]
.sym 94394 iomem_wdata[28]
.sym 94397 soc.memory.wen[3]
.sym 94398 soc.memory.rdata_1[16]
.sym 94399 iomem_wdata[17]
.sym 94401 iomem_wdata[21]
.sym 94404 soc.cpu.mem_rdata_SB_LUT4_O_10_I3_SB_LUT4_O_I1
.sym 94405 soc.memory.rdata_1[21]
.sym 94407 soc.memory.rdata_1[22]
.sym 94409 soc.memory.rdata_1[29]
.sym 94411 iomem_wdata[20]
.sym 94412 iomem_wdata[24]
.sym 94413 soc.memory.rdata_0[21]
.sym 94416 soc.memory.rdata_1[18]
.sym 94419 soc.memory.rdata_0[29]
.sym 94420 soc.memory.rdata_0[16]
.sym 94421 iomem_addr[2]
.sym 94422 iomem_addr[12]
.sym 94423 soc.memory.rdata_1[31]
.sym 94424 soc.memory.rdata_0[18]
.sym 94425 iomem_addr[6]
.sym 94427 soc.memory.rdata_1[23]
.sym 94428 iomem_addr[5]
.sym 94431 soc.memory.rdata_0[31]
.sym 94432 soc.memory.rdata_0[27]
.sym 94443 soc.memory.rdata_0[28]
.sym 94444 soc.memory.rdata_0[22]
.sym 94446 soc.memory.rdata_0[23]
.sym 94447 iomem_addr[16]
.sym 94449 soc.memory.rdata_1[22]
.sym 94453 soc.memory.rdata_1[28]
.sym 94455 soc.memory.rdata_1[25]
.sym 94457 soc.memory.rdata_1[18]
.sym 94465 soc.memory.rdata_0[18]
.sym 94466 soc.memory.rdata_0[25]
.sym 94467 soc.memory.rdata_1[23]
.sym 94480 soc.memory.rdata_0[23]
.sym 94481 iomem_addr[16]
.sym 94482 soc.memory.rdata_1[23]
.sym 94485 soc.memory.rdata_1[25]
.sym 94486 soc.memory.rdata_0[25]
.sym 94488 iomem_addr[16]
.sym 94503 iomem_addr[16]
.sym 94505 soc.memory.rdata_1[18]
.sym 94506 soc.memory.rdata_0[18]
.sym 94509 soc.memory.rdata_0[22]
.sym 94511 soc.memory.rdata_1[22]
.sym 94512 iomem_addr[16]
.sym 94515 soc.memory.rdata_0[28]
.sym 94516 soc.memory.rdata_1[28]
.sym 94517 iomem_addr[16]
.sym 94553 iomem_wdata[31]
.sym 94556 iomem_addr[7]
.sym 94557 soc.memory.rdata_1[24]
.sym 94560 iomem_addr[8]
.sym 94561 soc.memory.rdata_1[26]
.sym 94563 iomem_wdata[27]
.sym 94564 soc.memory.rdata_0[31]
.sym 94565 iomem_addr[3]
.sym 94566 soc.memory.rdata_0[24]
.sym 94567 soc.cpu.mem_rdata_SB_LUT4_O_10_I3_SB_LUT4_O_I1
.sym 94568 soc.memory.rdata_0[25]
.sym 94571 iomem_addr[11]
.sym 94572 soc.memory.rdata_0[27]
.sym 94690 soc.memory.rdata_0[22]
.sym 94692 soc.memory.rdata_0[19]
.sym 94694 soc.memory.rdata_0[23]
.sym 94697 iomem_addr[16]
.sym 94704 soc.memory.rdata_0[29]
.sym 94705 iomem_wdata[20]
.sym 94707 soc.memory.rdata_0[21]
.sym 94708 iomem_addr[9]
.sym 94709 iomem_addr[15]
.sym 94710 iomem_addr[10]
.sym 94712 iomem_addr[8]
.sym 94826 iomem_wdata[27]
.sym 94830 $PACKER_GND_NET
.sym 94839 $PACKER_VCC_NET
.sym 94840 iomem_addr[5]
.sym 94843 iomem_addr[12]
.sym 94844 iomem_addr[6]
.sym 94845 iomem_addr[4]
.sym 94846 iomem_addr[5]
.sym 94848 iomem_addr[12]
.sym 94849 iomem_addr[6]
.sym 94851 iomem_addr[2]
.sym 94988 iomem_addr[14]
.sym 95105 $PACKER_GND_NET
.sym 95109 iomem_wdata[31]
.sym 95119 iomem_addr[11]
.sym 95259 iomem_addr[9]
.sym 95261 iomem_wdata[20]
.sym 95263 iomem_addr[8]
.sym 95396 iomem_addr[4]
.sym 95400 iomem_addr[6]
.sym 95539 iomem_addr[14]
.sym 95679 iomem_addr[11]
.sym 95817 iomem_wdata[20]
.sym 98492 CLK12$SB_IO_IN_$glb_clk
.sym 98497 iomem_wdata[20]
.sym 98498 iomem_wdata[24]
.sym 98500 iomem_wdata[17]
.sym 98502 iomem_wdata[21]
.sym 98505 iomem_wdata[20]
.sym 98508 iomem_wdata[17]
.sym 98510 iomem_wdata[21]
.sym 98511 iomem_wdata[28]
.sym 98512 iomem_wdata[27]
.sym 98513 iomem_wdata[23]
.sym 98515 iomem_wdata[22]
.sym 98516 iomem_wdata[30]
.sym 98517 iomem_wdata[31]
.sym 98518 iomem_wdata[16]
.sym 98519 iomem_wdata[16]
.sym 98520 iomem_wdata[18]
.sym 98521 iomem_wdata[19]
.sym 98522 iomem_wdata[18]
.sym 98523 iomem_wdata[22]
.sym 98524 iomem_wdata[29]
.sym 98525 iomem_wdata[26]
.sym 98526 iomem_wdata[25]
.sym 98527 iomem_wdata[23]
.sym 98528 iomem_wdata[19]
.sym 98529 iomem_wdata[16]
.sym 98530 iomem_wdata[24]
.sym 98531 iomem_wdata[16]
.sym 98532 iomem_wdata[17]
.sym 98533 iomem_wdata[25]
.sym 98534 iomem_wdata[17]
.sym 98535 iomem_wdata[18]
.sym 98536 iomem_wdata[26]
.sym 98537 iomem_wdata[18]
.sym 98538 iomem_wdata[19]
.sym 98539 iomem_wdata[27]
.sym 98540 iomem_wdata[19]
.sym 98541 iomem_wdata[20]
.sym 98542 iomem_wdata[28]
.sym 98543 iomem_wdata[20]
.sym 98544 iomem_wdata[21]
.sym 98545 iomem_wdata[29]
.sym 98546 iomem_wdata[21]
.sym 98547 iomem_wdata[22]
.sym 98548 iomem_wdata[30]
.sym 98549 iomem_wdata[22]
.sym 98550 iomem_wdata[23]
.sym 98551 iomem_wdata[31]
.sym 98552 iomem_wdata[23]
.sym 98600 soc.memory.rdata_1[16]
.sym 98601 soc.memory.rdata_1[17]
.sym 98602 soc.memory.rdata_1[18]
.sym 98603 soc.memory.rdata_1[19]
.sym 98604 soc.memory.rdata_1[20]
.sym 98605 soc.memory.rdata_1[21]
.sym 98606 soc.memory.rdata_1[22]
.sym 98607 soc.memory.rdata_1[23]
.sym 98613 iomem_wdata[29]
.sym 98614 iomem_wdata[26]
.sym 98696 CLK12$SB_IO_IN_$glb_clk
.sym 98701 iomem_addr[10]
.sym 98702 iomem_addr[15]
.sym 98703 iomem_addr[5]
.sym 98705 iomem_addr[2]
.sym 98706 iomem_addr[8]
.sym 98707 iomem_wdata[31]
.sym 98709 iomem_addr[6]
.sym 98710 iomem_addr[7]
.sym 98712 iomem_addr[9]
.sym 98713 iomem_addr[2]
.sym 98715 iomem_wdata[24]
.sym 98716 iomem_addr[12]
.sym 98717 iomem_wdata[29]
.sym 98718 iomem_addr[13]
.sym 98720 iomem_wdata[26]
.sym 98722 iomem_addr[11]
.sym 98723 iomem_addr[14]
.sym 98724 iomem_addr[3]
.sym 98726 iomem_wdata[25]
.sym 98727 iomem_wdata[28]
.sym 98729 iomem_wdata[30]
.sym 98730 iomem_wdata[27]
.sym 98731 iomem_addr[4]
.sym 98732 iomem_addr[3]
.sym 98733 iomem_addr[10]
.sym 98734 iomem_addr[2]
.sym 98735 iomem_wdata[24]
.sym 98736 iomem_addr[11]
.sym 98737 iomem_addr[3]
.sym 98738 iomem_wdata[25]
.sym 98739 iomem_addr[12]
.sym 98740 iomem_addr[4]
.sym 98741 iomem_wdata[26]
.sym 98742 iomem_addr[13]
.sym 98743 iomem_addr[5]
.sym 98744 iomem_wdata[27]
.sym 98745 iomem_addr[14]
.sym 98746 iomem_addr[6]
.sym 98747 iomem_wdata[28]
.sym 98748 iomem_addr[15]
.sym 98749 iomem_addr[7]
.sym 98750 iomem_wdata[29]
.sym 98751 iomem_addr[2]
.sym 98752 iomem_addr[8]
.sym 98753 iomem_wdata[30]
.sym 98754 iomem_addr[3]
.sym 98755 iomem_addr[9]
.sym 98756 iomem_wdata[31]
.sym 98796 soc.memory.rdata_1[24]
.sym 98797 soc.memory.rdata_1[25]
.sym 98798 soc.memory.rdata_1[26]
.sym 98799 soc.memory.rdata_1[27]
.sym 98800 soc.memory.rdata_1[28]
.sym 98801 soc.memory.rdata_1[29]
.sym 98802 soc.memory.rdata_1[30]
.sym 98803 soc.memory.rdata_1[31]
.sym 98810 soc.memory.rdata_1[29]
.sym 98811 iomem_addr[9]
.sym 98816 iomem_wdata[24]
.sym 98818 iomem_addr[10]
.sym 98819 iomem_addr[15]
.sym 98874 iomem_addr[12]
.sym 98875 soc.memory.wen[3]
.sym 98876 iomem_addr[16]
.sym 98877 soc.memory.cs_0
.sym 98878 soc.memory.wen[2]
.sym 98879 iomem_addr[7]
.sym 98880 soc.memory.ram01_WREN
.sym 98881 iomem_addr[6]
.sym 98882 iomem_addr[5]
.sym 98883 soc.memory.wen[3]
.sym 98885 iomem_addr[4]
.sym 98886 soc.memory.wen[2]
.sym 98887 iomem_addr[14]
.sym 98888 soc.memory.ram01_WREN
.sym 98889 iomem_addr[11]
.sym 98893 iomem_addr[15]
.sym 98894 iomem_addr[10]
.sym 98896 iomem_addr[8]
.sym 98900 iomem_addr[9]
.sym 98904 iomem_addr[13]
.sym 98905 soc.memory.wen[2]
.sym 98906 iomem_addr[12]
.sym 98907 iomem_addr[4]
.sym 98908 soc.memory.wen[2]
.sym 98909 iomem_addr[13]
.sym 98910 iomem_addr[5]
.sym 98911 soc.memory.wen[3]
.sym 98912 iomem_addr[14]
.sym 98913 iomem_addr[6]
.sym 98914 soc.memory.wen[3]
.sym 98915 iomem_addr[15]
.sym 98916 iomem_addr[7]
.sym 98917 soc.memory.wen[2]
.sym 98918 soc.memory.ram01_WREN
.sym 98919 iomem_addr[8]
.sym 98920 soc.memory.wen[2]
.sym 98921 soc.memory.ram01_WREN
.sym 98922 iomem_addr[9]
.sym 98923 soc.memory.wen[3]
.sym 98924 iomem_addr[16]
.sym 98925 iomem_addr[10]
.sym 98926 soc.memory.wen[3]
.sym 98927 soc.memory.cs_0
.sym 98928 iomem_addr[11]
.sym 98968 soc.memory.rdata_0[16]
.sym 98969 soc.memory.rdata_0[17]
.sym 98970 soc.memory.rdata_0[18]
.sym 98971 soc.memory.rdata_0[19]
.sym 98972 soc.memory.rdata_0[20]
.sym 98973 soc.memory.rdata_0[21]
.sym 98974 soc.memory.rdata_0[22]
.sym 98975 soc.memory.rdata_0[23]
.sym 98981 iomem_addr[5]
.sym 98982 soc.memory.wen[3]
.sym 98986 iomem_addr[4]
.sym 98988 iomem_addr[7]
.sym 98990 iomem_addr[6]
.sym 98991 iomem_addr[12]
.sym 99049 $PACKER_VCC_NET
.sym 99052 $PACKER_GND_NET
.sym 99057 $PACKER_VCC_NET
.sym 99060 $PACKER_GND_NET
.sym 99079 $PACKER_GND_NET
.sym 99082 $PACKER_GND_NET
.sym 99085 $PACKER_GND_NET
.sym 99088 $PACKER_GND_NET
.sym 99091 $PACKER_VCC_NET
.sym 99094 $PACKER_VCC_NET
.sym 99140 soc.memory.rdata_0[24]
.sym 99141 soc.memory.rdata_0[25]
.sym 99142 soc.memory.rdata_0[26]
.sym 99143 soc.memory.rdata_0[27]
.sym 99144 soc.memory.rdata_0[28]
.sym 99145 soc.memory.rdata_0[29]
.sym 99146 soc.memory.rdata_0[30]
.sym 99147 soc.memory.rdata_0[31]
.sym 99455 iomem_wdata[29]
.sym 103395 soc.memory.wen[1]
.sym 103396 soc.memory.wen[0]
.sym 103398 iomem_addr[16]
.sym 103399 soc.memory.rdata_1[15]
.sym 103400 soc.memory.rdata_0[15]
.sym 103402 iomem_addr[16]
.sym 103403 soc.memory.rdata_1[10]
.sym 103404 soc.memory.rdata_0[10]
.sym 103406 iomem_addr[16]
.sym 103407 soc.memory.rdata_1[9]
.sym 103408 soc.memory.rdata_0[9]
.sym 103409 soc.ram_ready
.sym 103410 iomem_addr[16]
.sym 103411 soc.memory.rdata_1[0]
.sym 103412 soc.memory.rdata_0[0]
.sym 103413 soc.ram_ready
.sym 103414 iomem_addr[16]
.sym 103415 soc.memory.rdata_1[1]
.sym 103416 soc.memory.rdata_0[1]
.sym 103417 soc.ram_ready
.sym 103418 iomem_addr[16]
.sym 103419 soc.memory.rdata_1[7]
.sym 103420 soc.memory.rdata_0[7]
.sym 103422 iomem_addr[16]
.sym 103423 soc.memory.rdata_1[11]
.sym 103424 soc.memory.rdata_0[11]
.sym 103426 iomem_addr[16]
.sym 103427 soc.memory.rdata_1[14]
.sym 103428 soc.memory.rdata_0[14]
.sym 103429 soc.ram_ready
.sym 103430 iomem_addr[16]
.sym 103431 soc.memory.rdata_1[2]
.sym 103432 soc.memory.rdata_0[2]
.sym 103438 iomem_addr[16]
.sym 103439 soc.memory.rdata_1[12]
.sym 103440 soc.memory.rdata_0[12]
.sym 103442 iomem_addr[16]
.sym 103443 soc.memory.rdata_1[8]
.sym 103444 soc.memory.rdata_0[8]
.sym 103445 soc.ram_ready
.sym 103446 iomem_addr[16]
.sym 103447 soc.memory.rdata_1[3]
.sym 103448 soc.memory.rdata_0[3]
.sym 103450 iomem_addr[16]
.sym 103451 soc.memory.rdata_1[13]
.sym 103452 soc.memory.rdata_0[13]
.sym 103454 iomem_addr[16]
.sym 103455 soc.memory.rdata_1[6]
.sym 103456 soc.memory.rdata_0[6]
.sym 103460 soc.simpleuart.recv_divcnt[5]
.sym 103464 soc.simpleuart.recv_divcnt[15]
.sym 103468 soc.simpleuart.recv_divcnt[23]
.sym 103472 soc.simpleuart.recv_divcnt[3]
.sym 103476 soc.simpleuart.recv_divcnt[4]
.sym 103480 soc.simpleuart.recv_divcnt[6]
.sym 103484 soc.simpleuart.recv_divcnt[7]
.sym 103488 soc.simpleuart.recv_divcnt[10]
.sym 103489 soc.simpleuart.recv_divcnt[17]
.sym 103490 soc.simpleuart_reg_div_do[17]
.sym 103491 soc.simpleuart_reg_div_do[19]
.sym 103492 soc.simpleuart.recv_divcnt[19]
.sym 103496 soc.simpleuart.recv_divcnt[12]
.sym 103497 soc.simpleuart.recv_divcnt[14]
.sym 103498 soc.simpleuart_reg_div_do[14]
.sym 103499 soc.simpleuart.recv_divcnt[13]
.sym 103500 soc.simpleuart_reg_div_do[13]
.sym 103504 soc.simpleuart.recv_divcnt[14]
.sym 103505 soc.simpleuart.recv_divcnt[18]
.sym 103506 soc.simpleuart_reg_div_do[18]
.sym 103507 soc.simpleuart.recv_divcnt[19]
.sym 103508 soc.simpleuart_reg_div_do[19]
.sym 103512 soc.simpleuart.recv_divcnt[9]
.sym 103516 soc.simpleuart.recv_divcnt[8]
.sym 103517 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 103518 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 103519 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 103520 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 103524 soc.simpleuart.recv_divcnt[20]
.sym 103528 soc.simpleuart.recv_divcnt[24]
.sym 103529 soc.simpleuart.recv_divcnt[22]
.sym 103530 soc.simpleuart_reg_div_do[22]
.sym 103531 soc.simpleuart.recv_divcnt[20]
.sym 103532 soc.simpleuart_reg_div_do[20]
.sym 103536 soc.simpleuart.recv_divcnt[30]
.sym 103540 soc.simpleuart_reg_div_do[2]
.sym 103544 soc.simpleuart.recv_divcnt[19]
.sym 103548 soc.simpleuart.recv_divcnt[18]
.sym 103552 soc.simpleuart.recv_divcnt[22]
.sym 103554 soc.simpleuart.recv_divcnt[0]
.sym 103555 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_30_I1
.sym 103558 soc.simpleuart.recv_divcnt[1]
.sym 103559 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_19_I1
.sym 103562 soc.simpleuart.recv_divcnt[2]
.sym 103563 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 103566 soc.simpleuart.recv_divcnt[3]
.sym 103567 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 103570 soc.simpleuart.recv_divcnt[4]
.sym 103571 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 103574 soc.simpleuart.recv_divcnt[5]
.sym 103575 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 103578 soc.simpleuart.recv_divcnt[6]
.sym 103579 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 103582 soc.simpleuart.recv_divcnt[7]
.sym 103583 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 103586 soc.simpleuart.recv_divcnt[8]
.sym 103587 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 103590 soc.simpleuart.recv_divcnt[9]
.sym 103591 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 103594 soc.simpleuart.recv_divcnt[10]
.sym 103595 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_29_I1
.sym 103598 soc.simpleuart.recv_divcnt[11]
.sym 103599 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_28_I1
.sym 103602 soc.simpleuart.recv_divcnt[12]
.sym 103603 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_27_I1
.sym 103606 soc.simpleuart.recv_divcnt[13]
.sym 103607 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_26_I1
.sym 103610 soc.simpleuart.recv_divcnt[14]
.sym 103611 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_25_I1
.sym 103614 soc.simpleuart.recv_divcnt[15]
.sym 103615 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_24_I1
.sym 103618 soc.simpleuart.recv_divcnt[16]
.sym 103619 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_23_I1
.sym 103622 soc.simpleuart.recv_divcnt[17]
.sym 103623 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_22_I1
.sym 103626 soc.simpleuart.recv_divcnt[18]
.sym 103627 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_21_I1
.sym 103630 soc.simpleuart.recv_divcnt[19]
.sym 103631 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_20_I1
.sym 103634 soc.simpleuart.recv_divcnt[20]
.sym 103635 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_18_I1
.sym 103638 soc.simpleuart.recv_divcnt[21]
.sym 103639 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_17_I1
.sym 103642 soc.simpleuart.recv_divcnt[22]
.sym 103643 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 103646 soc.simpleuart.recv_divcnt[23]
.sym 103647 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 103650 soc.simpleuart.recv_divcnt[24]
.sym 103651 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 103654 soc.simpleuart.recv_divcnt[25]
.sym 103655 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 103658 soc.simpleuart.recv_divcnt[26]
.sym 103659 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 103662 soc.simpleuart.recv_divcnt[27]
.sym 103663 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 103666 soc.simpleuart.recv_divcnt[28]
.sym 103667 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 103670 soc.simpleuart.recv_divcnt[29]
.sym 103671 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 103674 soc.simpleuart.recv_divcnt[30]
.sym 103675 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 103678 soc.simpleuart.recv_divcnt[31]
.sym 103679 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 103684 $nextpnr_ICESTORM_LC_31$I3
.sym 103688 soc.simpleuart_reg_div_do[24]
.sym 103692 soc.simpleuart_reg_div_do[19]
.sym 103696 soc.simpleuart_reg_div_do[25]
.sym 103700 soc.simpleuart_reg_div_do[17]
.sym 103704 soc.simpleuart_reg_div_do[20]
.sym 103708 soc.simpleuart_reg_div_do[31]
.sym 103712 soc.simpleuart_reg_div_do[30]
.sym 103725 soc.cpu.mem_rdata_q[13]
.sym 103726 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 103727 soc.cpu.mem_rdata_q[14]
.sym 103728 soc.cpu.mem_rdata_q[12]
.sym 103729 soc.cpu.is_alu_reg_reg
.sym 103730 soc.cpu.mem_rdata_q[13]
.sym 103731 soc.cpu.mem_rdata_q[12]
.sym 103732 soc.cpu.mem_rdata_q[14]
.sym 103739 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 103740 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 103743 soc.cpu.is_alu_reg_reg
.sym 103744 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 103745 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 103746 soc.cpu.mem_rdata_q[13]
.sym 103747 soc.cpu.mem_rdata_q[12]
.sym 103748 soc.cpu.mem_rdata_q[14]
.sym 103749 soc.cpu.instr_xor
.sym 103750 soc.cpu.instr_srl
.sym 103751 soc.cpu.instr_sra
.sym 103752 soc.cpu.instr_or
.sym 103753 soc.cpu.mem_rdata_q[13]
.sym 103754 soc.cpu.is_alu_reg_imm
.sym 103755 soc.cpu.mem_rdata_q[14]
.sym 103756 soc.cpu.mem_rdata_q[12]
.sym 103759 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 103760 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 103763 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 103764 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 103765 soc.cpu.instr_or_SB_LUT4_I3_1_O
.sym 103766 soc.cpu.instr_add_SB_LUT4_I1_O
.sym 103767 soc.cpu.instr_slli_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 103768 soc.cpu.instr_bltu_SB_LUT4_I2_1_O
.sym 103769 soc.cpu.instr_srai
.sym 103770 soc.cpu.instr_add
.sym 103771 soc.cpu.instr_sub
.sym 103772 soc.cpu.instr_sll
.sym 103775 soc.cpu.instr_slli_SB_LUT4_I2_O
.sym 103776 soc.cpu.instr_addi_SB_LUT4_I2_O
.sym 103777 soc.cpu.instr_sh
.sym 103778 soc.cpu.instr_sw
.sym 103779 soc.cpu.instr_addi
.sym 103780 soc.cpu.instr_xori
.sym 103781 soc.cpu.mem_rdata_q[13]
.sym 103782 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 103783 soc.cpu.mem_rdata_q[14]
.sym 103784 soc.cpu.mem_rdata_q[12]
.sym 103785 soc.cpu.is_alu_reg_imm
.sym 103786 soc.cpu.mem_rdata_q[13]
.sym 103787 soc.cpu.mem_rdata_q[12]
.sym 103788 soc.cpu.mem_rdata_q[14]
.sym 103789 soc.cpu.mem_rdata_q[14]
.sym 103790 soc.cpu.is_alu_reg_imm
.sym 103791 soc.cpu.mem_rdata_q[13]
.sym 103792 soc.cpu.mem_rdata_q[12]
.sym 103793 soc.cpu.mem_rdata_q[14]
.sym 103794 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 103795 soc.cpu.mem_rdata_q[13]
.sym 103796 soc.cpu.mem_rdata_q[12]
.sym 103799 soc.cpu.instr_xori
.sym 103800 soc.cpu.instr_xor
.sym 103801 soc.cpu.instr_bne_SB_LUT4_I2_O
.sym 103802 soc.cpu.instr_and_SB_LUT4_I0_O
.sym 103803 soc.cpu.instr_bltu
.sym 103804 soc.cpu.instr_jalr
.sym 103806 soc.cpu.mem_rdata_q[12]
.sym 103807 soc.cpu.mem_rdata_q[13]
.sym 103808 soc.cpu.mem_rdata_q[14]
.sym 103811 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 103812 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 103813 soc.cpu.mem_rdata_q[13]
.sym 103814 soc.cpu.mem_rdata_q[12]
.sym 103815 soc.cpu.is_alu_reg_imm
.sym 103816 soc.cpu.mem_rdata_q[14]
.sym 103819 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 103820 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 103823 soc.cpu.instr_sw_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 103824 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 103827 soc.cpu.instr_bne
.sym 103828 soc.cpu.instr_bge
.sym 103829 soc.cpu.mem_rdata_q[13]
.sym 103830 soc.cpu.mem_rdata_q[12]
.sym 103831 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 103832 soc.cpu.mem_rdata_q[14]
.sym 103835 soc.cpu.is_alu_reg_imm
.sym 103836 soc.cpu.instr_sw_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 103837 soc.cpu.mem_rdata_q[14]
.sym 103838 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 103839 soc.cpu.mem_rdata_q[13]
.sym 103840 soc.cpu.mem_rdata_q[12]
.sym 103846 soc.cpu.instr_bne_SB_LUT4_I2_O
.sym 103847 soc.cpu.is_slti_blt_slt
.sym 103848 soc.cpu.is_sltiu_bltu_sltu
.sym 103850 soc.cpu.instr_slti
.sym 103851 soc.cpu.instr_blt
.sym 103852 soc.cpu.instr_slt
.sym 103854 soc.cpu.instr_sltiu
.sym 103855 soc.cpu.instr_bltu
.sym 103856 soc.cpu.instr_sltu
.sym 103857 soc.cpu.instr_bgeu_SB_LUT4_I2_O
.sym 103858 soc.cpu.instr_bge_SB_LUT4_I3_I1
.sym 103859 soc.cpu.is_slti_blt_slt
.sym 103860 soc.cpu.instr_bge
.sym 103869 soc.cpu.instr_slti
.sym 103870 soc.cpu.instr_sltiu
.sym 103871 soc.cpu.instr_sltu
.sym 103872 soc.cpu.instr_slt
.sym 103908 soc.cpu.pcpi_rs1[19]
.sym 103912 soc.cpu.pcpi_rs1[7]
.sym 103916 soc.cpu.pcpi_rs1[16]
.sym 103920 soc.cpu.pcpi_rs1[12]
.sym 103922 soc.cpu.pcpi_rs1[0]
.sym 103923 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 103924 $PACKER_VCC_NET
.sym 103928 soc.cpu.pcpi_rs1[23]
.sym 103932 soc.cpu.pcpi_rs1[29]
.sym 103933 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0
.sym 103934 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I1
.sym 103935 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 103936 soc.cpu.instr_bgeu_SB_LUT4_I2_I0
.sym 103938 soc.cpu.mem_la_wdata[0]
.sym 103939 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_29_I1
.sym 103942 soc.cpu.mem_la_wdata[1]
.sym 103943 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 103946 soc.cpu.mem_la_wdata[2]
.sym 103947 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 103950 soc.cpu.mem_la_wdata[3]
.sym 103951 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 103954 soc.cpu.mem_la_wdata[4]
.sym 103955 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 103958 soc.cpu.mem_la_wdata[5]
.sym 103959 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 103962 soc.cpu.mem_la_wdata[6]
.sym 103963 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 103966 soc.cpu.mem_la_wdata[7]
.sym 103967 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 103970 soc.cpu.pcpi_rs2[8]
.sym 103971 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 103974 soc.cpu.pcpi_rs2[9]
.sym 103975 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 103978 soc.cpu.pcpi_rs2[10]
.sym 103979 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 103982 soc.cpu.pcpi_rs2[11]
.sym 103983 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 103986 soc.cpu.pcpi_rs2[12]
.sym 103987 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 103990 soc.cpu.pcpi_rs2[13]
.sym 103991 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 103994 soc.cpu.pcpi_rs2[14]
.sym 103995 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 103998 soc.cpu.pcpi_rs2[15]
.sym 103999 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 104002 soc.cpu.pcpi_rs2[16]
.sym 104003 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 104006 soc.cpu.pcpi_rs2[17]
.sym 104007 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 104010 soc.cpu.pcpi_rs2[18]
.sym 104011 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 104014 soc.cpu.pcpi_rs2[19]
.sym 104015 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 104018 soc.cpu.pcpi_rs2[20]
.sym 104019 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 104022 soc.cpu.pcpi_rs2[21]
.sym 104023 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 104026 soc.cpu.pcpi_rs2[22]
.sym 104027 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 104030 soc.cpu.pcpi_rs2[23]
.sym 104031 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 104034 soc.cpu.pcpi_rs2[24]
.sym 104035 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_13_I1
.sym 104038 soc.cpu.pcpi_rs2[25]
.sym 104039 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 104042 soc.cpu.pcpi_rs2[26]
.sym 104043 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 104046 soc.cpu.pcpi_rs2[27]
.sym 104047 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 104050 soc.cpu.pcpi_rs2[28]
.sym 104051 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 104054 soc.cpu.pcpi_rs2[29]
.sym 104055 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 104058 soc.cpu.pcpi_rs2[30]
.sym 104059 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 104062 $PACKER_VCC_NET
.sym 104064 $nextpnr_ICESTORM_LC_7$I3
.sym 104066 soc.cpu.pcpi_rs2[31]
.sym 104067 soc.cpu.instr_bne_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 104068 $nextpnr_ICESTORM_LC_7$COUT
.sym 104072 $nextpnr_ICESTORM_LC_8$I3
.sym 104076 soc.cpu.pcpi_rs1[28]
.sym 104080 soc.cpu.pcpi_rs1[25]
.sym 104084 soc.cpu.pcpi_rs1[27]
.sym 104088 soc.cpu.pcpi_rs1[26]
.sym 104092 soc.cpu.pcpi_rs1[31]
.sym 104096 soc.cpu.pcpi_rs1[30]
.sym 104100 soc.cpu.pcpi_rs2[13]
.sym 104108 soc.cpu.pcpi_rs2[9]
.sym 104112 soc.cpu.pcpi_rs2[14]
.sym 104116 soc.cpu.pcpi_rs2[12]
.sym 104124 soc.cpu.pcpi_rs2[17]
.sym 104132 soc.cpu.pcpi_rs2[15]
.sym 104136 soc.cpu.mem_la_wdata[2]
.sym 104140 soc.cpu.pcpi_rs2[11]
.sym 104144 soc.cpu.mem_la_wdata[7]
.sym 104148 soc.cpu.mem_la_wdata[4]
.sym 104152 soc.cpu.mem_la_wdata[3]
.sym 104156 soc.cpu.mem_la_wdata[1]
.sym 104160 soc.cpu.mem_la_wdata[0]
.sym 104162 soc.cpu.pcpi_rs1[0]
.sym 104163 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104166 soc.cpu.pcpi_rs1[1]
.sym 104167 soc.cpu.alu_out_SB_LUT4_O_30_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104168 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 104170 soc.cpu.pcpi_rs1[2]
.sym 104171 soc.cpu.alu_out_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104172 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 104174 soc.cpu.pcpi_rs1[3]
.sym 104175 soc.cpu.alu_out_SB_LUT4_O_28_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104176 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 104178 soc.cpu.pcpi_rs1[4]
.sym 104179 soc.cpu.alu_out_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104180 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 104182 soc.cpu.pcpi_rs1[5]
.sym 104183 soc.cpu.alu_out_SB_LUT4_O_26_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104184 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 104186 soc.cpu.pcpi_rs1[6]
.sym 104187 soc.cpu.alu_out_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104188 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 104190 soc.cpu.pcpi_rs1[7]
.sym 104191 soc.cpu.alu_out_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104192 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 104194 soc.cpu.pcpi_rs1[8]
.sym 104195 soc.cpu.alu_out_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104196 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 104198 soc.cpu.pcpi_rs1[9]
.sym 104199 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104200 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 104202 soc.cpu.pcpi_rs1[10]
.sym 104203 soc.cpu.alu_out_SB_LUT4_O_21_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104204 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 104206 soc.cpu.pcpi_rs1[11]
.sym 104207 soc.cpu.alu_out_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104208 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[11]
.sym 104210 soc.cpu.pcpi_rs1[12]
.sym 104211 soc.cpu.alu_out_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104212 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[12]
.sym 104214 soc.cpu.pcpi_rs1[13]
.sym 104215 soc.cpu.alu_out_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104216 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[13]
.sym 104218 soc.cpu.pcpi_rs1[14]
.sym 104219 soc.cpu.alu_out_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104220 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
.sym 104222 soc.cpu.pcpi_rs1[15]
.sym 104223 soc.cpu.alu_out_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104224 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
.sym 104226 soc.cpu.pcpi_rs1[16]
.sym 104227 soc.cpu.alu_out_SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104228 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 104230 soc.cpu.pcpi_rs1[17]
.sym 104231 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104232 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[17]
.sym 104234 soc.cpu.pcpi_rs1[18]
.sym 104235 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104236 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[18]
.sym 104238 soc.cpu.pcpi_rs1[19]
.sym 104239 soc.cpu.alu_out_SB_LUT4_O_12_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104240 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[19]
.sym 104242 soc.cpu.pcpi_rs1[20]
.sym 104243 soc.cpu.alu_out_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104244 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[20]
.sym 104246 soc.cpu.pcpi_rs1[21]
.sym 104247 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104248 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[21]
.sym 104250 soc.cpu.pcpi_rs1[22]
.sym 104251 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104252 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[22]
.sym 104254 soc.cpu.pcpi_rs1[23]
.sym 104255 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104256 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[23]
.sym 104258 soc.cpu.pcpi_rs1[24]
.sym 104259 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104260 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[24]
.sym 104262 soc.cpu.pcpi_rs1[25]
.sym 104263 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104264 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[25]
.sym 104266 soc.cpu.pcpi_rs1[26]
.sym 104267 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104268 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[26]
.sym 104270 soc.cpu.pcpi_rs1[27]
.sym 104271 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104272 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[27]
.sym 104274 soc.cpu.pcpi_rs1[28]
.sym 104275 soc.cpu.alu_out_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104276 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[28]
.sym 104278 soc.cpu.pcpi_rs1[29]
.sym 104279 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104280 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[29]
.sym 104282 soc.cpu.pcpi_rs1[30]
.sym 104283 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104284 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[30]
.sym 104286 soc.cpu.pcpi_rs1[31]
.sym 104287 soc.cpu.pcpi_rs2[31]
.sym 104288 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[31]
.sym 104292 soc.cpu.pcpi_rs2[26]
.sym 104296 soc.cpu.pcpi_rs2[28]
.sym 104300 soc.cpu.pcpi_rs2[29]
.sym 104304 soc.cpu.pcpi_rs2[25]
.sym 104308 soc.cpu.pcpi_rs2[24]
.sym 104312 soc.cpu.pcpi_rs2[27]
.sym 104320 soc.cpu.pcpi_rs2[30]
.sym 104354 soc.simpleuart.recv_state[0]
.sym 104359 soc.simpleuart.recv_state[1]
.sym 104361 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 104363 soc.simpleuart.recv_state[2]
.sym 104364 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 104365 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 104366 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 104367 soc.simpleuart.recv_state[3]
.sym 104368 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 104369 soc.ram_ready
.sym 104370 iomem_addr[16]
.sym 104371 soc.memory.rdata_1[4]
.sym 104372 soc.memory.rdata_0[4]
.sym 104373 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 104374 soc.simpleuart.recv_state_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 104375 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 104376 soc.simpleuart.recv_state_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 104377 soc.ram_ready
.sym 104378 iomem_addr[16]
.sym 104379 soc.memory.rdata_1[5]
.sym 104380 soc.memory.rdata_0[5]
.sym 104383 soc.simpleuart.recv_state[1]
.sym 104384 soc.simpleuart.recv_state[0]
.sym 104385 UART_RX_SB_LUT4_I2_I1
.sym 104386 soc.simpleuart.recv_state[0]
.sym 104387 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 104388 soc.simpleuart.recv_state[2]
.sym 104392 soc.simpleuart_reg_div_do[7]
.sym 104393 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 104394 soc.simpleuart.recv_state[0]
.sym 104395 UART_RX_SB_LUT4_I2_I1
.sym 104396 soc.simpleuart.recv_state[2]
.sym 104400 soc.simpleuart.recv_divcnt[21]
.sym 104404 soc.simpleuart.recv_divcnt[0]
.sym 104408 soc.simpleuart.recv_divcnt[2]
.sym 104412 soc.simpleuart.recv_divcnt[16]
.sym 104416 soc.simpleuart_reg_div_do[5]
.sym 104418 soc.simpleuart_reg_div_do[1]
.sym 104419 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_29_I1
.sym 104422 soc.simpleuart_reg_div_do[2]
.sym 104423 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_18_I1
.sym 104426 soc.simpleuart_reg_div_do[3]
.sym 104427 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 104430 soc.simpleuart_reg_div_do[4]
.sym 104431 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 104434 soc.simpleuart_reg_div_do[5]
.sym 104435 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 104438 soc.simpleuart_reg_div_do[6]
.sym 104439 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 104442 soc.simpleuart_reg_div_do[7]
.sym 104443 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 104446 soc.simpleuart_reg_div_do[8]
.sym 104447 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 104450 soc.simpleuart_reg_div_do[9]
.sym 104451 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 104454 soc.simpleuart_reg_div_do[10]
.sym 104455 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 104458 soc.simpleuart_reg_div_do[11]
.sym 104459 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_28_I1
.sym 104462 soc.simpleuart_reg_div_do[12]
.sym 104463 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_27_I1
.sym 104466 soc.simpleuart_reg_div_do[13]
.sym 104467 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_26_I1
.sym 104470 soc.simpleuart_reg_div_do[14]
.sym 104471 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_25_I1
.sym 104474 soc.simpleuart_reg_div_do[15]
.sym 104475 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_24_I1
.sym 104478 soc.simpleuart_reg_div_do[16]
.sym 104479 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_23_I1
.sym 104482 soc.simpleuart_reg_div_do[17]
.sym 104483 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_22_I1
.sym 104486 soc.simpleuart_reg_div_do[18]
.sym 104487 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_21_I1
.sym 104490 soc.simpleuart_reg_div_do[19]
.sym 104491 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_20_I1
.sym 104494 soc.simpleuart_reg_div_do[20]
.sym 104495 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_19_I1
.sym 104498 soc.simpleuart_reg_div_do[21]
.sym 104499 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_17_I1
.sym 104502 soc.simpleuart_reg_div_do[22]
.sym 104503 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 104506 soc.simpleuart_reg_div_do[23]
.sym 104507 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 104510 soc.simpleuart_reg_div_do[24]
.sym 104511 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 104514 soc.simpleuart_reg_div_do[25]
.sym 104515 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 104518 soc.simpleuart_reg_div_do[26]
.sym 104519 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 104522 soc.simpleuart_reg_div_do[27]
.sym 104523 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 104526 soc.simpleuart_reg_div_do[28]
.sym 104527 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 104530 soc.simpleuart_reg_div_do[29]
.sym 104531 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 104534 soc.simpleuart_reg_div_do[30]
.sym 104535 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 104538 soc.simpleuart_reg_div_do[31]
.sym 104539 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 104544 $nextpnr_ICESTORM_LC_30$I3
.sym 104546 soc.simpleuart.send_divcnt[0]
.sym 104547 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_30_I1
.sym 104550 soc.simpleuart.send_divcnt[1]
.sym 104551 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_19_I1
.sym 104554 soc.simpleuart.send_divcnt[2]
.sym 104555 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 104558 soc.simpleuart.send_divcnt[3]
.sym 104559 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 104562 soc.simpleuart.send_divcnt[4]
.sym 104563 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 104566 soc.simpleuart.send_divcnt[5]
.sym 104567 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 104570 soc.simpleuart.send_divcnt[6]
.sym 104571 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 104574 soc.simpleuart.send_divcnt[7]
.sym 104575 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 104578 soc.simpleuart.send_divcnt[8]
.sym 104579 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 104582 soc.simpleuart.send_divcnt[9]
.sym 104583 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 104586 soc.simpleuart.send_divcnt[10]
.sym 104587 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_29_I1
.sym 104590 soc.simpleuart.send_divcnt[11]
.sym 104591 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_28_I1
.sym 104594 soc.simpleuart.send_divcnt[12]
.sym 104595 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_27_I1
.sym 104598 soc.simpleuart.send_divcnt[13]
.sym 104599 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_26_I1
.sym 104602 soc.simpleuart.send_divcnt[14]
.sym 104603 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_25_I1
.sym 104606 soc.simpleuart.send_divcnt[15]
.sym 104607 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_24_I1
.sym 104610 soc.simpleuart.send_divcnt[16]
.sym 104611 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_23_I1
.sym 104614 soc.simpleuart.send_divcnt[17]
.sym 104615 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_22_I1
.sym 104618 soc.simpleuart.send_divcnt[18]
.sym 104619 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_21_I1
.sym 104622 soc.simpleuart.send_divcnt[19]
.sym 104623 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_20_I1
.sym 104626 soc.simpleuart.send_divcnt[20]
.sym 104627 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_18_I1
.sym 104630 soc.simpleuart.send_divcnt[21]
.sym 104631 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_17_I1
.sym 104634 soc.simpleuart.send_divcnt[22]
.sym 104635 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 104638 soc.simpleuart.send_divcnt[23]
.sym 104639 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 104642 soc.simpleuart.send_divcnt[24]
.sym 104643 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 104646 soc.simpleuart.send_divcnt[25]
.sym 104647 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 104650 soc.simpleuart.send_divcnt[26]
.sym 104651 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 104654 soc.simpleuart.send_divcnt[27]
.sym 104655 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 104658 soc.simpleuart.send_divcnt[28]
.sym 104659 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 104662 soc.simpleuart.send_divcnt[29]
.sym 104663 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 104666 soc.simpleuart.send_divcnt[30]
.sym 104667 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 104670 soc.simpleuart.send_divcnt[31]
.sym 104671 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 104676 $nextpnr_ICESTORM_LC_32$I3
.sym 104680 soc.simpleuart_reg_div_do[28]
.sym 104683 soc.cpu.is_alu_reg_imm
.sym 104684 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 104687 soc.cpu.is_alu_reg_reg
.sym 104688 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 104692 soc.simpleuart_reg_div_do[29]
.sym 104695 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 104696 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 104702 soc.cpu.mem_rdata_q[14]
.sym 104703 soc.cpu.mem_rdata_q[12]
.sym 104704 soc.cpu.mem_rdata_q[13]
.sym 104707 soc.cpu.instr_ori
.sym 104708 soc.cpu.instr_or
.sym 104711 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 104712 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 104714 soc.cpu.is_alu_reg_imm
.sym 104715 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 104716 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 104717 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 104718 soc.cpu.mem_rdata_q[13]
.sym 104719 soc.cpu.mem_rdata_q[12]
.sym 104720 soc.cpu.mem_rdata_q[14]
.sym 104721 soc.cpu.instr_srli
.sym 104722 soc.cpu.instr_srai
.sym 104723 soc.cpu.instr_srl
.sym 104724 soc.cpu.instr_sra
.sym 104726 soc.cpu.is_alu_reg_imm
.sym 104727 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 104728 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 104731 soc.cpu.is_sb_sh_sw
.sym 104732 soc.cpu.instr_sw_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 104733 soc.cpu.instr_ori
.sym 104734 soc.cpu.instr_andi
.sym 104735 soc.cpu.instr_slli
.sym 104736 soc.cpu.instr_srli
.sym 104737 soc.cpu.instr_slt_SB_LUT4_I3_O
.sym 104738 soc.cpu.instr_add_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 104739 soc.cpu.instr_beq_SB_LUT4_I1_O
.sym 104740 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D
.sym 104741 soc.cpu.instr_lw_SB_LUT4_I0_O
.sym 104742 soc.cpu.instr_beq
.sym 104743 soc.cpu.instr_lb
.sym 104744 soc.cpu.instr_lh
.sym 104745 soc.cpu.instr_and
.sym 104746 soc.cpu.instr_waitirq
.sym 104747 soc.cpu.instr_bgeu
.sym 104748 soc.cpu.instr_blt
.sym 104749 soc.cpu.mem_rdata_q[13]
.sym 104750 soc.cpu.mem_rdata_q[12]
.sym 104751 soc.cpu.mem_rdata_q[14]
.sym 104752 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 104755 soc.cpu.instr_andi
.sym 104756 soc.cpu.instr_and
.sym 104757 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 104758 soc.cpu.mem_rdata_q[13]
.sym 104759 soc.cpu.mem_rdata_q[12]
.sym 104760 soc.cpu.mem_rdata_q[14]
.sym 104761 soc.cpu.mem_rdata_q[13]
.sym 104762 soc.cpu.mem_rdata_q[12]
.sym 104763 soc.cpu.mem_rdata_q[14]
.sym 104764 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 104765 soc.cpu.mem_rdata_q[13]
.sym 104766 soc.cpu.mem_rdata_q[12]
.sym 104767 soc.cpu.mem_rdata_q[14]
.sym 104768 soc.cpu.is_alu_reg_imm
.sym 104769 soc.cpu.instr_lw
.sym 104770 soc.cpu.instr_lbu
.sym 104771 soc.cpu.instr_lhu
.sym 104772 soc.cpu.instr_sb
.sym 104773 soc.cpu.is_sb_sh_sw
.sym 104774 soc.cpu.mem_rdata_q[13]
.sym 104775 soc.cpu.mem_rdata_q[12]
.sym 104776 soc.cpu.mem_rdata_q[14]
.sym 104777 soc.cpu.mem_rdata_q[14]
.sym 104778 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 104779 soc.cpu.mem_rdata_q[13]
.sym 104780 soc.cpu.mem_rdata_q[12]
.sym 104783 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 104784 soc.cpu.instr_sw_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 104787 resetn
.sym 104788 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 104795 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 104796 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 104799 soc.cpu.is_sb_sh_sw
.sym 104800 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 104818 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 104819 soc.cpu.instr_slt_SB_LUT4_I3_O
.sym 104820 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 104821 soc.cpu.instr_bne_SB_LUT4_I1_I0
.sym 104822 soc.cpu.instr_bne
.sym 104823 soc.cpu.is_sltiu_bltu_sltu
.sym 104824 soc.cpu.instr_bgeu
.sym 104825 soc.cpu.instr_bgeu_SB_LUT4_I2_I0
.sym 104826 soc.cpu.instr_bne_SB_LUT4_I1_O
.sym 104827 soc.cpu.instr_bgeu
.sym 104828 soc.cpu.is_slti_blt_slt_SB_LUT4_I2_O
.sym 104833 soc.cpu.mem_la_wdata[0]
.sym 104834 soc.cpu.pcpi_rs1[0]
.sym 104835 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 104836 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 104841 soc.cpu.alu_out_SB_LUT4_O_31_I0_SB_LUT4_O_I0
.sym 104842 soc.cpu.mem_la_wdata[0]
.sym 104843 soc.cpu.pcpi_rs1[0]
.sym 104844 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 104845 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 104846 soc.cpu.instr_sub
.sym 104847 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I2
.sym 104848 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I3
.sym 104849 soc.cpu.alu_out_SB_LUT4_O_31_I0
.sym 104850 soc.cpu.alu_out_SB_LUT4_O_31_I1
.sym 104851 soc.cpu.alu_out_SB_LUT4_O_31_I2
.sym 104852 soc.cpu.is_compare
.sym 104854 soc.cpu.mem_la_wdata[0]
.sym 104855 soc.cpu.pcpi_rs1[0]
.sym 104857 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 104858 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 104859 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 104860 soc.cpu.is_compare
.sym 104862 soc.cpu.pcpi_rs1[31]
.sym 104863 soc.cpu.instr_sra
.sym 104864 soc.cpu.instr_srai
.sym 104868 soc.cpu.pcpi_rs1[18]
.sym 104872 soc.cpu.pcpi_rs1[17]
.sym 104876 soc.cpu.pcpi_rs1[2]
.sym 104880 soc.cpu.pcpi_rs1[6]
.sym 104884 soc.cpu.pcpi_rs1[5]
.sym 104888 soc.cpu.pcpi_rs1[3]
.sym 104892 soc.cpu.pcpi_rs1[0]
.sym 104896 soc.cpu.pcpi_rs1[4]
.sym 104898 soc.cpu.mem_la_wdata[0]
.sym 104899 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_29_I1
.sym 104902 soc.cpu.mem_la_wdata[1]
.sym 104903 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 104906 soc.cpu.mem_la_wdata[2]
.sym 104907 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 104910 soc.cpu.mem_la_wdata[3]
.sym 104911 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 104914 soc.cpu.mem_la_wdata[4]
.sym 104915 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 104918 soc.cpu.mem_la_wdata[5]
.sym 104919 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 104922 soc.cpu.mem_la_wdata[6]
.sym 104923 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 104926 soc.cpu.mem_la_wdata[7]
.sym 104927 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 104930 soc.cpu.pcpi_rs2[8]
.sym 104931 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 104934 soc.cpu.pcpi_rs2[9]
.sym 104935 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 104938 soc.cpu.pcpi_rs2[10]
.sym 104939 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 104942 soc.cpu.pcpi_rs2[11]
.sym 104943 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 104946 soc.cpu.pcpi_rs2[12]
.sym 104947 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 104950 soc.cpu.pcpi_rs2[13]
.sym 104951 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 104954 soc.cpu.pcpi_rs2[14]
.sym 104955 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 104958 soc.cpu.pcpi_rs2[15]
.sym 104959 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 104962 soc.cpu.pcpi_rs2[16]
.sym 104963 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 104966 soc.cpu.pcpi_rs2[17]
.sym 104967 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 104970 soc.cpu.pcpi_rs2[18]
.sym 104971 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 104974 soc.cpu.pcpi_rs2[19]
.sym 104975 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 104978 soc.cpu.pcpi_rs2[20]
.sym 104979 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 104982 soc.cpu.pcpi_rs2[21]
.sym 104983 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 104986 soc.cpu.pcpi_rs2[22]
.sym 104987 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 104990 soc.cpu.pcpi_rs2[23]
.sym 104991 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 104994 soc.cpu.pcpi_rs2[24]
.sym 104995 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_13_I1
.sym 104998 soc.cpu.pcpi_rs2[25]
.sym 104999 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 105002 soc.cpu.pcpi_rs2[26]
.sym 105003 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 105006 soc.cpu.pcpi_rs2[27]
.sym 105007 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 105010 soc.cpu.pcpi_rs2[28]
.sym 105011 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 105014 soc.cpu.pcpi_rs2[29]
.sym 105015 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 105018 soc.cpu.pcpi_rs2[30]
.sym 105019 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 105022 soc.cpu.pcpi_rs2[31]
.sym 105023 soc.cpu.instr_bne_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 105028 $nextpnr_ICESTORM_LC_25$I3
.sym 105032 soc.cpu.pcpi_rs1[10]
.sym 105036 soc.cpu.pcpi_rs1[8]
.sym 105040 soc.cpu.pcpi_rs1[1]
.sym 105044 soc.cpu.pcpi_rs1[21]
.sym 105048 soc.cpu.pcpi_rs1[11]
.sym 105052 soc.cpu.pcpi_rs1[9]
.sym 105056 soc.cpu.pcpi_rs1[24]
.sym 105057 soc.cpu.pcpi_rs2[14]
.sym 105058 soc.cpu.pcpi_rs1[14]
.sym 105059 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 105060 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 105065 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I0
.sym 105066 soc.cpu.pcpi_rs2[14]
.sym 105067 soc.cpu.pcpi_rs1[14]
.sym 105068 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 105069 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 105070 soc.cpu.instr_sub
.sym 105071 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 105072 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 105073 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 105074 soc.cpu.instr_sub
.sym 105075 soc.cpu.alu_out_SB_LUT4_O_17_I3_SB_LUT4_O_I2
.sym 105076 soc.cpu.alu_out_SB_LUT4_O_17_I3_SB_LUT4_O_I3
.sym 105083 soc.cpu.alu_out_SB_LUT4_O_17_I2
.sym 105084 soc.cpu.alu_out_SB_LUT4_O_17_I3
.sym 105085 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 105086 soc.cpu.instr_sub
.sym 105087 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I2
.sym 105088 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I3
.sym 105089 soc.cpu.pcpi_rs2[19]
.sym 105090 soc.cpu.pcpi_rs1[19]
.sym 105091 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 105092 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 105093 soc.cpu.pcpi_rs2[31]
.sym 105094 soc.cpu.pcpi_rs1[31]
.sym 105095 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 105096 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 105097 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 105098 soc.cpu.pcpi_rs2[31]
.sym 105099 soc.cpu.pcpi_rs1[31]
.sym 105100 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 105103 soc.cpu.alu_out_SB_LUT4_O_I2
.sym 105104 soc.cpu.alu_out_SB_LUT4_O_I3
.sym 105105 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I0
.sym 105106 soc.cpu.pcpi_rs2[19]
.sym 105107 soc.cpu.pcpi_rs1[19]
.sym 105108 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 105109 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 105110 soc.cpu.instr_sub
.sym 105111 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 105112 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 105113 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 105114 soc.cpu.instr_sub
.sym 105115 soc.cpu.alu_out_SB_LUT4_O_12_I3_SB_LUT4_O_I2
.sym 105116 soc.cpu.alu_out_SB_LUT4_O_12_I3_SB_LUT4_O_I3
.sym 105119 soc.cpu.alu_out_SB_LUT4_O_12_I2
.sym 105120 soc.cpu.alu_out_SB_LUT4_O_12_I3
.sym 105121 soc.cpu.pcpi_rs2[10]
.sym 105122 soc.cpu.pcpi_rs1[10]
.sym 105123 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 105124 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 105125 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I0
.sym 105126 soc.cpu.pcpi_rs2[10]
.sym 105127 soc.cpu.pcpi_rs1[10]
.sym 105128 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 105132 soc.cpu.mem_la_wdata[5]
.sym 105137 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 105138 soc.cpu.instr_sub
.sym 105139 soc.cpu.alu_out_SB_LUT4_O_21_I3_SB_LUT4_O_I2
.sym 105140 soc.cpu.alu_out_SB_LUT4_O_21_I3_SB_LUT4_O_I3
.sym 105143 soc.cpu.alu_out_SB_LUT4_O_21_I2
.sym 105144 soc.cpu.alu_out_SB_LUT4_O_21_I3
.sym 105148 soc.cpu.mem_la_wdata[6]
.sym 105152 soc.cpu.pcpi_rs2[8]
.sym 105156 soc.cpu.pcpi_rs2[20]
.sym 105160 soc.cpu.pcpi_rs2[21]
.sym 105164 soc.cpu.pcpi_rs2[22]
.sym 105168 soc.cpu.pcpi_rs2[18]
.sym 105172 soc.cpu.pcpi_rs2[16]
.sym 105176 soc.cpu.pcpi_rs2[10]
.sym 105180 soc.cpu.pcpi_rs2[23]
.sym 105184 soc.cpu.pcpi_rs2[19]
.sym 105186 pwm_r.counter[0]
.sym 105191 pwm_r.counter[1]
.sym 105195 pwm_r.counter[2]
.sym 105196 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 105199 pwm_r.counter[3]
.sym 105200 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 105203 pwm_r.counter[4]
.sym 105204 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 105207 pwm_r.counter[5]
.sym 105208 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 105211 pwm_r.counter[6]
.sym 105212 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 105215 pwm_r.counter[7]
.sym 105216 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 105217 LED_R_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 105218 LED_R_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 105219 LED_R_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 105220 LED_R_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 105221 pwm_r.counter[1]
.sym 105222 gpio_led_r[1]
.sym 105223 gpio_led_r[3]
.sym 105224 pwm_r.counter[3]
.sym 105228 pwm_r.counter[2]
.sym 105232 pwm_r.counter[5]
.sym 105236 pwm_r.counter[6]
.sym 105237 gpio_led_r[6]
.sym 105238 pwm_r.counter[6]
.sym 105239 gpio_led_r[5]
.sym 105240 pwm_r.counter[5]
.sym 105244 pwm_r.counter[7]
.sym 105245 pwm_r.counter[2]
.sym 105246 gpio_led_r[2]
.sym 105247 gpio_led_r[7]
.sym 105248 pwm_r.counter[7]
.sym 105250 gpio_led_r[0]
.sym 105251 pwm_r.counter_SB_DFF_Q_7_D
.sym 105254 gpio_led_r[1]
.sym 105255 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 105258 gpio_led_r[2]
.sym 105259 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 105262 gpio_led_r[3]
.sym 105263 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 105266 gpio_led_r[4]
.sym 105267 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 105270 gpio_led_r[5]
.sym 105271 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 105274 gpio_led_r[6]
.sym 105275 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 105278 gpio_led_r[7]
.sym 105279 LED_R_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 105284 $nextpnr_ICESTORM_LC_22$I3
.sym 105288 pwm_r.counter[3]
.sym 105295 LED_R_SB_LUT4_O_I2
.sym 105296 LED_R_SB_LUT4_O_I3
.sym 105312 pwm_r.counter[1]
.sym 105315 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 105316 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 105318 UART_RX_SB_LUT4_I2_I1
.sym 105319 UART_RX$SB_IO_IN
.sym 105320 soc.simpleuart.recv_state[0]
.sym 105321 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.sym 105322 UART_RX_SB_LUT4_I2_O
.sym 105323 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 105324 soc.simpleuart.recv_state[0]
.sym 105325 soc.simpleuart.recv_state[1]
.sym 105326 soc.simpleuart.recv_state[3]
.sym 105327 soc.simpleuart.recv_state[0]
.sym 105328 soc.simpleuart.recv_state[2]
.sym 105331 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 105332 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 105335 resetn
.sym 105336 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_I3
.sym 105339 soc.simpleuart.recv_state[3]
.sym 105340 soc.simpleuart.recv_state[1]
.sym 105342 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 105343 UART_RX_SB_LUT4_I2_I1
.sym 105344 soc.simpleuart.recv_state[2]
.sym 105346 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 105347 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.sym 105348 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_I3
.sym 105363 soc.simpleuart.recv_divcnt[0]
.sym 105364 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 105377 soc.simpleuart.recv_divcnt[6]
.sym 105378 soc.simpleuart_reg_div_do[6]
.sym 105379 soc.simpleuart.recv_divcnt[5]
.sym 105380 soc.simpleuart_reg_div_do[5]
.sym 105381 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 105382 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 105383 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 105384 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 105385 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 105386 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 105387 soc.simpleuart.recv_divcnt[21]
.sym 105388 soc.simpleuart_reg_div_do[21]
.sym 105389 soc.simpleuart.recv_divcnt[29]
.sym 105390 soc.simpleuart_reg_div_do[29]
.sym 105391 soc.simpleuart.recv_divcnt[24]
.sym 105392 soc.simpleuart_reg_div_do[24]
.sym 105396 soc.simpleuart.recv_divcnt[1]
.sym 105397 soc.simpleuart.recv_divcnt[23]
.sym 105398 soc.simpleuart_reg_div_do[23]
.sym 105399 soc.simpleuart.recv_divcnt[16]
.sym 105400 soc.simpleuart_reg_div_do[16]
.sym 105401 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 105402 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 105403 soc.simpleuart.recv_divcnt[10]
.sym 105404 soc.simpleuart_reg_div_do[10]
.sym 105405 soc.simpleuart.recv_divcnt[3]
.sym 105406 soc.simpleuart_reg_div_do[3]
.sym 105407 soc.simpleuart.recv_divcnt[2]
.sym 105408 soc.simpleuart_reg_div_do[2]
.sym 105410 soc.simpleuart.recv_divcnt[0]
.sym 105413 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 105415 soc.simpleuart.recv_divcnt[1]
.sym 105416 soc.simpleuart.recv_divcnt[0]
.sym 105417 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 105419 soc.simpleuart.recv_divcnt[2]
.sym 105420 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 105421 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 105423 soc.simpleuart.recv_divcnt[3]
.sym 105424 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 105425 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 105427 soc.simpleuart.recv_divcnt[4]
.sym 105428 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 105429 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 105431 soc.simpleuart.recv_divcnt[5]
.sym 105432 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 105433 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 105435 soc.simpleuart.recv_divcnt[6]
.sym 105436 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 105437 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 105439 soc.simpleuart.recv_divcnt[7]
.sym 105440 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 105441 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 105443 soc.simpleuart.recv_divcnt[8]
.sym 105444 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 105445 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 105447 soc.simpleuart.recv_divcnt[9]
.sym 105448 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 105449 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 105451 soc.simpleuart.recv_divcnt[10]
.sym 105452 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 105453 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 105455 soc.simpleuart.recv_divcnt[11]
.sym 105456 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 105457 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 105459 soc.simpleuart.recv_divcnt[12]
.sym 105460 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 105461 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 105463 soc.simpleuart.recv_divcnt[13]
.sym 105464 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 105465 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 105467 soc.simpleuart.recv_divcnt[14]
.sym 105468 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 105469 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 105471 soc.simpleuart.recv_divcnt[15]
.sym 105472 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 105473 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 105475 soc.simpleuart.recv_divcnt[16]
.sym 105476 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 105477 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 105479 soc.simpleuart.recv_divcnt[17]
.sym 105480 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 105481 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 105483 soc.simpleuart.recv_divcnt[18]
.sym 105484 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 105485 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 105487 soc.simpleuart.recv_divcnt[19]
.sym 105488 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 105489 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 105491 soc.simpleuart.recv_divcnt[20]
.sym 105492 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 105493 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 105495 soc.simpleuart.recv_divcnt[21]
.sym 105496 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 105497 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 105499 soc.simpleuart.recv_divcnt[22]
.sym 105500 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 105501 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 105503 soc.simpleuart.recv_divcnt[23]
.sym 105504 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 105505 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 105507 soc.simpleuart.recv_divcnt[24]
.sym 105508 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 105509 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 105511 soc.simpleuart.recv_divcnt[25]
.sym 105512 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 105513 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 105515 soc.simpleuart.recv_divcnt[26]
.sym 105516 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 105517 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 105519 soc.simpleuart.recv_divcnt[27]
.sym 105520 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 105521 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 105523 soc.simpleuart.recv_divcnt[28]
.sym 105524 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 105525 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 105527 soc.simpleuart.recv_divcnt[29]
.sym 105528 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 105529 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 105531 soc.simpleuart.recv_divcnt[30]
.sym 105532 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 105534 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 105535 soc.simpleuart.recv_divcnt[31]
.sym 105536 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 105538 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 105539 soc.simpleuart.send_divcnt[9]
.sym 105540 soc.simpleuart_reg_div_do[9]
.sym 105544 soc.simpleuart_reg_div_do[11]
.sym 105545 soc.simpleuart.send_divcnt[13]
.sym 105546 soc.simpleuart_reg_div_do[13]
.sym 105547 soc.simpleuart.send_divcnt[12]
.sym 105548 soc.simpleuart_reg_div_do[12]
.sym 105552 soc.simpleuart_reg_div_do[18]
.sym 105553 soc.simpleuart.send_divcnt[15]
.sym 105554 soc.simpleuart_reg_div_do[15]
.sym 105555 soc.simpleuart.send_divcnt[14]
.sym 105556 soc.simpleuart_reg_div_do[14]
.sym 105557 soc.simpleuart.send_divcnt[21]
.sym 105558 soc.simpleuart_reg_div_do[21]
.sym 105559 soc.simpleuart_reg_div_do[10]
.sym 105560 soc.simpleuart.send_divcnt[10]
.sym 105561 soc.simpleuart.send_divcnt[10]
.sym 105562 soc.simpleuart_reg_div_do[10]
.sym 105563 soc.simpleuart_reg_div_do[11]
.sym 105564 soc.simpleuart.send_divcnt[11]
.sym 105568 soc.simpleuart_reg_div_do[10]
.sym 105572 soc.simpleuart_reg_div_do[22]
.sym 105573 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 105574 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 105575 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105576 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 105577 soc.simpleuart.send_divcnt[20]
.sym 105578 soc.simpleuart_reg_div_do[20]
.sym 105579 soc.simpleuart.send_divcnt[16]
.sym 105580 soc.simpleuart_reg_div_do[16]
.sym 105584 soc.simpleuart.recv_divcnt[29]
.sym 105585 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 105586 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 105587 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 105588 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 105589 soc.simpleuart.send_divcnt[23]
.sym 105590 soc.simpleuart_reg_div_do[23]
.sym 105591 soc.simpleuart.send_divcnt[22]
.sym 105592 soc.simpleuart_reg_div_do[22]
.sym 105596 soc.simpleuart_reg_div_do[21]
.sym 105598 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 105599 soc.simpleuart.send_divcnt[17]
.sym 105600 soc.simpleuart_reg_div_do[17]
.sym 105602 soc.cpu.is_sll_srl_sra
.sym 105603 soc.cpu.instr_rdcycle_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 105604 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 105605 soc.simpleuart.send_divcnt[25]
.sym 105606 soc.simpleuart_reg_div_do[25]
.sym 105607 soc.simpleuart.send_divcnt[24]
.sym 105608 soc.simpleuart_reg_div_do[24]
.sym 105609 soc.simpleuart.send_divcnt[29]
.sym 105610 soc.simpleuart_reg_div_do[29]
.sym 105611 soc.simpleuart_reg_div_do[31]
.sym 105612 soc.simpleuart.send_divcnt[31]
.sym 105616 soc.simpleuart_reg_div_do[26]
.sym 105617 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 105618 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 105619 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 105620 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 105621 soc.simpleuart.send_divcnt[26]
.sym 105622 soc.simpleuart_reg_div_do[26]
.sym 105623 soc.simpleuart_reg_div_do[28]
.sym 105624 soc.simpleuart.send_divcnt[28]
.sym 105628 soc.simpleuart_reg_div_do[27]
.sym 105629 soc.simpleuart.send_divcnt[30]
.sym 105630 soc.simpleuart_reg_div_do[30]
.sym 105631 soc.simpleuart_reg_div_do[24]
.sym 105632 soc.simpleuart.send_divcnt[24]
.sym 105633 soc.cpu.cpu_state[3]
.sym 105634 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 105635 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I2_O
.sym 105636 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 105637 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 105638 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 105639 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 105640 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 105641 soc.cpu.cpu_state[2]
.sym 105642 soc.cpu.is_sb_sh_sw
.sym 105643 soc.cpu.instr_rdcycle_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 105644 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 105645 soc.cpu.cpu_state[5]
.sym 105646 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I2_O
.sym 105647 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 105648 soc.cpu.mem_do_prefetch
.sym 105650 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I1
.sym 105651 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 105652 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 105653 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 105654 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 105655 soc.cpu.mem_rdata_q[12]
.sym 105656 soc.cpu.mem_rdata_q[13]
.sym 105657 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1_SB_LUT4_I3_I0
.sym 105658 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 105659 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1_SB_LUT4_I3_I2
.sym 105660 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 105661 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0
.sym 105662 soc.cpu.cpu_state[2]
.sym 105663 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 105664 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I2_O
.sym 105667 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 105668 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1_SB_LUT4_I3_I0
.sym 105669 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 105670 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 105671 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105672 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 105673 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I0
.sym 105674 soc.cpu.cpu_state[2]
.sym 105675 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 105676 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I2_O
.sym 105678 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 105679 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 105680 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105681 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 105682 resetn
.sym 105683 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 105684 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 105686 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O
.sym 105687 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I2
.sym 105688 soc.cpu.is_slli_srli_srai
.sym 105691 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 105692 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 105693 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 105694 soc.cpu.is_slli_srli_srai
.sym 105695 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 105696 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O
.sym 105699 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 105700 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 105702 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 105703 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105704 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 105705 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D
.sym 105710 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 105711 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 105712 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105713 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105714 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 105715 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 105716 soc.cpu.mem_wordsize[0]
.sym 105717 resetn
.sym 105718 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 105719 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 105720 soc.cpu.mem_wordsize[0]
.sym 105723 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 105724 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D
.sym 105726 soc.cpu.mem_wordsize[0]
.sym 105727 soc.cpu.pcpi_rs1[1]
.sym 105728 soc.cpu.pcpi_rs1[0]
.sym 105729 soc.cpu.instr_sw
.sym 105730 soc.cpu.cpu_state[5]
.sym 105731 resetn
.sym 105732 soc.cpu.instr_sb_SB_LUT4_I0_I3
.sym 105733 soc.cpu.instr_sh
.sym 105734 soc.cpu.cpu_state[5]
.sym 105735 resetn
.sym 105736 soc.cpu.instr_sb_SB_LUT4_I0_I3
.sym 105737 soc.cpu.instr_lw_SB_LUT4_I2_O
.sym 105738 soc.cpu.instr_sw_SB_LUT4_I0_O
.sym 105739 soc.cpu.mem_wordsize_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 105740 soc.cpu.mem_wordsize[0]
.sym 105741 resetn
.sym 105742 soc.cpu.instr_lw_SB_LUT4_I2_I3
.sym 105743 soc.cpu.instr_lhu
.sym 105744 soc.cpu.instr_lh
.sym 105745 soc.cpu.instr_lhu_SB_LUT4_I2_O
.sym 105746 soc.cpu.instr_sh_SB_LUT4_I0_O
.sym 105747 soc.cpu.mem_wordsize_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 105748 soc.cpu.mem_wordsize[2]
.sym 105751 soc.cpu.mem_wordsize[2]
.sym 105752 soc.cpu.pcpi_rs1[0]
.sym 105753 resetn
.sym 105754 soc.cpu.cpu_state[1]
.sym 105755 soc.cpu.instr_lw
.sym 105756 soc.cpu.instr_lw_SB_LUT4_I2_I3
.sym 105759 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 105760 soc.cpu.instr_lw_SB_LUT4_I2_I3
.sym 105767 soc.cpu.cpu_state[6]
.sym 105768 resetn_SB_LUT4_I2_O
.sym 105773 soc.cpu.instr_lbu_SB_LUT4_I2_O
.sym 105774 soc.cpu.instr_sb_SB_LUT4_I0_O
.sym 105775 soc.cpu.mem_wordsize_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 105776 soc.cpu.mem_wordsize[1]
.sym 105777 resetn
.sym 105778 soc.cpu.instr_lw_SB_LUT4_I2_I3
.sym 105779 soc.cpu.instr_lbu
.sym 105780 soc.cpu.instr_lb
.sym 105783 resetn
.sym 105784 soc.cpu.cpu_state[1]
.sym 105785 soc.cpu.instr_sb
.sym 105786 soc.cpu.cpu_state[5]
.sym 105787 resetn
.sym 105788 soc.cpu.instr_sb_SB_LUT4_I0_I3
.sym 105797 soc.cpu.cpu_state[6]
.sym 105798 soc.cpu.instr_lb_SB_LUT4_I2_I1
.sym 105799 soc.cpu.instr_lh
.sym 105800 soc.cpu.latched_is_lh
.sym 105801 soc.cpu.cpu_state[6]
.sym 105802 soc.cpu.instr_lb_SB_LUT4_I2_I1
.sym 105803 soc.cpu.instr_lb
.sym 105804 soc.cpu.latched_is_lb
.sym 105825 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 105826 soc.cpu.instr_sub
.sym 105827 soc.cpu.alu_out_SB_LUT4_O_29_I3_SB_LUT4_O_I2
.sym 105828 soc.cpu.alu_out_SB_LUT4_O_29_I3_SB_LUT4_O_I3
.sym 105835 soc.cpu.pcpi_rs2[30]
.sym 105836 soc.cpu.pcpi_rs1[30]
.sym 105839 soc.cpu.alu_out_SB_LUT4_O_30_I2
.sym 105840 soc.cpu.alu_out_SB_LUT4_O_30_I3
.sym 105841 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I0
.sym 105842 soc.cpu.mem_la_wdata[1]
.sym 105843 soc.cpu.pcpi_rs1[1]
.sym 105844 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 105845 soc.cpu.mem_la_wdata[1]
.sym 105846 soc.cpu.pcpi_rs1[1]
.sym 105847 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 105848 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 105849 soc.cpu.alu_out_SB_LUT4_O_1_I0
.sym 105850 soc.cpu.alu_out_SB_LUT4_O_1_I1
.sym 105851 soc.cpu.alu_out_SB_LUT4_O_1_I2
.sym 105852 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 105853 soc.cpu.pcpi_rs2[30]
.sym 105854 soc.cpu.pcpi_rs1[30]
.sym 105855 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 105856 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 105857 soc.cpu.alu_out_SB_LUT4_O_11_I0
.sym 105858 soc.cpu.alu_out_SB_LUT4_O_11_I1
.sym 105859 soc.cpu.alu_out_SB_LUT4_O_11_I2
.sym 105860 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 105863 soc.cpu.pcpi_rs2[20]
.sym 105864 soc.cpu.pcpi_rs1[20]
.sym 105865 soc.cpu.pcpi_rs2[20]
.sym 105866 soc.cpu.pcpi_rs1[20]
.sym 105867 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 105868 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 105869 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 105870 soc.cpu.instr_sub
.sym 105871 soc.cpu.alu_out_SB_LUT4_O_30_I3_SB_LUT4_O_I2
.sym 105872 soc.cpu.alu_out_SB_LUT4_O_30_I3_SB_LUT4_O_I3
.sym 105873 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 105874 soc.cpu.instr_sub
.sym 105875 soc.cpu.alu_out_SB_LUT4_O_11_I1_SB_LUT4_O_I2
.sym 105876 soc.cpu.alu_out_SB_LUT4_O_11_I1_SB_LUT4_O_I3
.sym 105880 soc.cpu.pcpi_rs1[14]
.sym 105884 soc.cpu.pcpi_rs1[15]
.sym 105888 soc.cpu.pcpi_rs1[13]
.sym 105890 soc.cpu.mem_la_wdata[0]
.sym 105891 soc.cpu.pcpi_rs1[0]
.sym 105894 soc.cpu.mem_la_wdata[1]
.sym 105895 soc.cpu.pcpi_rs1[1]
.sym 105896 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 105898 soc.cpu.mem_la_wdata[2]
.sym 105899 soc.cpu.pcpi_rs1[2]
.sym 105900 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 105902 soc.cpu.mem_la_wdata[3]
.sym 105903 soc.cpu.pcpi_rs1[3]
.sym 105904 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 105906 soc.cpu.mem_la_wdata[4]
.sym 105907 soc.cpu.pcpi_rs1[4]
.sym 105908 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 105910 soc.cpu.mem_la_wdata[5]
.sym 105911 soc.cpu.pcpi_rs1[5]
.sym 105912 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 105914 soc.cpu.mem_la_wdata[6]
.sym 105915 soc.cpu.pcpi_rs1[6]
.sym 105916 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 105918 soc.cpu.mem_la_wdata[7]
.sym 105919 soc.cpu.pcpi_rs1[7]
.sym 105920 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 105922 soc.cpu.pcpi_rs2[8]
.sym 105923 soc.cpu.pcpi_rs1[8]
.sym 105924 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 105926 soc.cpu.pcpi_rs2[9]
.sym 105927 soc.cpu.pcpi_rs1[9]
.sym 105928 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 105930 soc.cpu.pcpi_rs2[10]
.sym 105931 soc.cpu.pcpi_rs1[10]
.sym 105932 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 105934 soc.cpu.pcpi_rs2[11]
.sym 105935 soc.cpu.pcpi_rs1[11]
.sym 105936 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 105938 soc.cpu.pcpi_rs2[12]
.sym 105939 soc.cpu.pcpi_rs1[12]
.sym 105940 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 105942 soc.cpu.pcpi_rs2[13]
.sym 105943 soc.cpu.pcpi_rs1[13]
.sym 105944 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 105946 soc.cpu.pcpi_rs2[14]
.sym 105947 soc.cpu.pcpi_rs1[14]
.sym 105948 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 105950 soc.cpu.pcpi_rs2[15]
.sym 105951 soc.cpu.pcpi_rs1[15]
.sym 105952 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 105954 soc.cpu.pcpi_rs2[16]
.sym 105955 soc.cpu.pcpi_rs1[16]
.sym 105956 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 105958 soc.cpu.pcpi_rs2[17]
.sym 105959 soc.cpu.pcpi_rs1[17]
.sym 105960 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 105962 soc.cpu.pcpi_rs2[18]
.sym 105963 soc.cpu.pcpi_rs1[18]
.sym 105964 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 105966 soc.cpu.pcpi_rs2[19]
.sym 105967 soc.cpu.pcpi_rs1[19]
.sym 105968 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 105970 soc.cpu.pcpi_rs2[20]
.sym 105971 soc.cpu.pcpi_rs1[20]
.sym 105972 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 105974 soc.cpu.pcpi_rs2[21]
.sym 105975 soc.cpu.pcpi_rs1[21]
.sym 105976 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 105978 soc.cpu.pcpi_rs2[22]
.sym 105979 soc.cpu.pcpi_rs1[22]
.sym 105980 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 105982 soc.cpu.pcpi_rs2[23]
.sym 105983 soc.cpu.pcpi_rs1[23]
.sym 105984 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 105986 soc.cpu.pcpi_rs2[24]
.sym 105987 soc.cpu.pcpi_rs1[24]
.sym 105988 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 105990 soc.cpu.pcpi_rs2[25]
.sym 105991 soc.cpu.pcpi_rs1[25]
.sym 105992 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 105994 soc.cpu.pcpi_rs2[26]
.sym 105995 soc.cpu.pcpi_rs1[26]
.sym 105996 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[26]
.sym 105998 soc.cpu.pcpi_rs2[27]
.sym 105999 soc.cpu.pcpi_rs1[27]
.sym 106000 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[27]
.sym 106002 soc.cpu.pcpi_rs2[28]
.sym 106003 soc.cpu.pcpi_rs1[28]
.sym 106004 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[28]
.sym 106006 soc.cpu.pcpi_rs2[29]
.sym 106007 soc.cpu.pcpi_rs1[29]
.sym 106008 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[29]
.sym 106010 soc.cpu.pcpi_rs2[30]
.sym 106011 soc.cpu.pcpi_rs1[30]
.sym 106012 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[30]
.sym 106014 soc.cpu.pcpi_rs2[31]
.sym 106015 soc.cpu.pcpi_rs1[31]
.sym 106016 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[31]
.sym 106017 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 106018 soc.cpu.instr_sub
.sym 106019 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 106020 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 106021 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 106022 soc.cpu.instr_sub
.sym 106023 soc.cpu.alu_out_SB_LUT4_O_20_I3_SB_LUT4_O_I2
.sym 106024 soc.cpu.alu_out_SB_LUT4_O_20_I3_SB_LUT4_O_I3
.sym 106025 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 106026 soc.cpu.instr_sub
.sym 106027 soc.cpu.alu_out_SB_LUT4_O_16_I3_SB_LUT4_O_I2
.sym 106028 soc.cpu.alu_out_SB_LUT4_O_16_I3_SB_LUT4_O_I3
.sym 106029 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 106030 soc.cpu.instr_sub
.sym 106031 soc.cpu.alu_out_SB_LUT4_O_18_I3_SB_LUT4_O_I2
.sym 106032 soc.cpu.alu_out_SB_LUT4_O_18_I3_SB_LUT4_O_I3
.sym 106033 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 106034 soc.cpu.instr_sub
.sym 106035 soc.cpu.alu_out_SB_LUT4_O_15_I3_SB_LUT4_O_I2
.sym 106036 soc.cpu.alu_out_SB_LUT4_O_15_I3_SB_LUT4_O_I3
.sym 106037 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 106038 soc.cpu.instr_sub
.sym 106039 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 106040 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 106043 soc.cpu.alu_out_SB_LUT4_O_13_I2
.sym 106044 soc.cpu.alu_out_SB_LUT4_O_13_I3
.sym 106045 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 106046 soc.cpu.instr_sub
.sym 106047 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 106048 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 106049 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I0
.sym 106050 soc.cpu.pcpi_rs2[8]
.sym 106051 soc.cpu.pcpi_rs1[8]
.sym 106052 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 106053 soc.cpu.mem_la_wdata[7]
.sym 106054 soc.cpu.pcpi_rs1[7]
.sym 106055 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 106056 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 106057 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 106058 soc.cpu.instr_sub
.sym 106059 soc.cpu.alu_out_SB_LUT4_O_24_I3_SB_LUT4_O_I2
.sym 106060 soc.cpu.alu_out_SB_LUT4_O_24_I3_SB_LUT4_O_I3
.sym 106063 soc.cpu.alu_out_SB_LUT4_O_23_I2
.sym 106064 soc.cpu.alu_out_SB_LUT4_O_23_I3
.sym 106067 soc.cpu.alu_out_SB_LUT4_O_24_I2
.sym 106068 soc.cpu.alu_out_SB_LUT4_O_24_I3
.sym 106069 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I0
.sym 106070 soc.cpu.mem_la_wdata[7]
.sym 106071 soc.cpu.pcpi_rs1[7]
.sym 106072 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 106073 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 106074 soc.cpu.instr_sub
.sym 106075 soc.cpu.alu_out_SB_LUT4_O_23_I3_SB_LUT4_O_I2
.sym 106076 soc.cpu.alu_out_SB_LUT4_O_23_I3_SB_LUT4_O_I3
.sym 106077 soc.cpu.pcpi_rs2[8]
.sym 106078 soc.cpu.pcpi_rs1[8]
.sym 106079 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 106080 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 106081 soc.cpu.mem_la_wdata[6]
.sym 106082 soc.cpu.pcpi_rs1[6]
.sym 106083 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 106084 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 106087 soc.cpu.alu_out_SB_LUT4_O_25_I2
.sym 106088 soc.cpu.alu_out_SB_LUT4_O_25_I3
.sym 106089 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 106090 soc.cpu.instr_sub
.sym 106091 soc.cpu.alu_out_SB_LUT4_O_25_I3_SB_LUT4_O_I2
.sym 106092 soc.cpu.alu_out_SB_LUT4_O_25_I3_SB_LUT4_O_I3
.sym 106093 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 106094 soc.cpu.instr_sub
.sym 106095 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I2
.sym 106096 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I3
.sym 106097 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I0
.sym 106098 soc.cpu.mem_la_wdata[6]
.sym 106099 soc.cpu.pcpi_rs1[6]
.sym 106100 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 106101 soc.cpu.pcpi_rs2[23]
.sym 106102 soc.cpu.pcpi_rs1[23]
.sym 106103 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 106104 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 106105 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 106106 soc.cpu.instr_sub
.sym 106107 soc.cpu.alu_out_SB_LUT4_O_26_I3_SB_LUT4_O_I2
.sym 106108 soc.cpu.alu_out_SB_LUT4_O_26_I3_SB_LUT4_O_I3
.sym 106109 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 106110 soc.cpu.instr_sub
.sym 106111 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2
.sym 106112 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 106113 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 106114 soc.cpu.instr_sub
.sym 106115 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I2
.sym 106116 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 106117 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 106118 soc.cpu.instr_sub
.sym 106119 soc.cpu.alu_out_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 106120 soc.cpu.alu_out_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.sym 106122 soc.cpu.reg_sh[1]
.sym 106123 $PACKER_VCC_NET
.sym 106124 soc.cpu.reg_sh[0]
.sym 106126 soc.cpu.cpu_state[4]
.sym 106127 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 106128 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 106129 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I0
.sym 106130 soc.cpu.pcpi_rs2[23]
.sym 106131 soc.cpu.pcpi_rs1[23]
.sym 106132 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 106135 soc.cpu.cpu_state[4]
.sym 106136 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 106137 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 106138 soc.cpu.instr_sub
.sym 106139 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.sym 106140 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I3
.sym 106142 soc.cpu.cpu_state[4]
.sym 106143 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 106144 soc.cpu.reg_sh[0]
.sym 106152 soc.cpu.reg_sh[1]
.sym 106155 soc.cpu.alu_out_SB_LUT4_O_8_I2
.sym 106156 soc.cpu.alu_out_SB_LUT4_O_8_I3
.sym 106157 gpio_led_r[4]
.sym 106158 pwm_r.counter[4]
.sym 106159 gpio_led_r[0]
.sym 106160 pwm_r.counter[0]
.sym 106164 pwm_r.counter[4]
.sym 106168 soc.cpu.reg_sh[0]
.sym 106173 soc.cpu.reg_sh[4]
.sym 106174 soc.cpu.reg_sh[3]
.sym 106175 soc.cpu.reg_sh[1]
.sym 106176 soc.cpu.reg_sh[0]
.sym 106178 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 106183 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 106186 $PACKER_VCC_NET
.sym 106187 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 106191 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 106195 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 106200 $nextpnr_ICESTORM_LC_27$I3
.sym 106204 soc.cpu.reg_sh[4]
.sym 106208 soc.cpu.reg_sh[3]
.sym 106212 pwm_g.counter[3]
.sym 106216 pwm_g.counter[5]
.sym 106217 gpio_led_g[7]
.sym 106218 pwm_g.counter[7]
.sym 106219 gpio_led_g[3]
.sym 106220 pwm_g.counter[3]
.sym 106221 pwm_r.counter_SB_DFF_Q_7_D
.sym 106227 pwm_r.counter[1]
.sym 106228 pwm_r.counter[0]
.sym 106232 pwm_r.counter[0]
.sym 106236 pwm_g.counter[6]
.sym 106240 pwm_g.counter[7]
.sym 106242 pwm_g.counter[0]
.sym 106247 pwm_g.counter[1]
.sym 106251 pwm_g.counter[2]
.sym 106252 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 106255 pwm_g.counter[3]
.sym 106256 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 106259 pwm_g.counter[4]
.sym 106260 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 106263 pwm_g.counter[5]
.sym 106264 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 106267 pwm_g.counter[6]
.sym 106268 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 106271 pwm_g.counter[7]
.sym 106272 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 106302 resetn
.sym 106303 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 106304 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 106307 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 106308 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 106337 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 106338 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 106339 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 106340 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 106345 $PACKER_VCC_NET
.sym 106349 soc.simpleuart.recv_divcnt[4]
.sym 106350 soc.simpleuart_reg_div_do[4]
.sym 106351 soc.simpleuart.recv_divcnt[0]
.sym 106352 soc.simpleuart_reg_div_do[0]
.sym 106353 soc.simpleuart.recv_divcnt[28]
.sym 106354 soc.simpleuart_reg_div_do[28]
.sym 106355 soc.simpleuart.recv_divcnt[1]
.sym 106356 soc.simpleuart_reg_div_do[1]
.sym 106361 soc.simpleuart.recv_divcnt[7]
.sym 106362 soc.simpleuart_reg_div_do[7]
.sym 106363 soc.simpleuart_reg_div_do[0]
.sym 106364 soc.simpleuart.recv_divcnt[0]
.sym 106365 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 106366 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 106367 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 106368 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 106369 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 106370 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 106371 soc.simpleuart.recv_divcnt[15]
.sym 106372 soc.simpleuart_reg_div_do[15]
.sym 106373 soc.simpleuart.recv_divcnt[26]
.sym 106374 soc.simpleuart_reg_div_do[26]
.sym 106375 soc.simpleuart.recv_divcnt[25]
.sym 106376 soc.simpleuart_reg_div_do[25]
.sym 106378 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106379 soc.simpleuart.recv_divcnt[27]
.sym 106380 soc.simpleuart_reg_div_do[27]
.sym 106384 soc.simpleuart.recv_divcnt[11]
.sym 106385 soc.simpleuart.recv_divcnt[8]
.sym 106386 soc.simpleuart_reg_div_do[8]
.sym 106387 soc.simpleuart_reg_div_do[13]
.sym 106388 soc.simpleuart.recv_divcnt[13]
.sym 106390 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 106391 soc.simpleuart.recv_divcnt[11]
.sym 106392 soc.simpleuart_reg_div_do[11]
.sym 106396 soc.simpleuart.recv_divcnt[13]
.sym 106397 soc.simpleuart.recv_divcnt[12]
.sym 106398 soc.simpleuart_reg_div_do[12]
.sym 106399 soc.simpleuart.recv_divcnt[9]
.sym 106400 soc.simpleuart_reg_div_do[9]
.sym 106404 soc.simpleuart_reg_div_do[0]
.sym 106408 soc.simpleuart_reg_div_do[4]
.sym 106412 soc.simpleuart.recv_divcnt[26]
.sym 106416 soc.simpleuart_reg_div_do[6]
.sym 106420 soc.simpleuart.recv_divcnt[27]
.sym 106424 soc.simpleuart.recv_divcnt[28]
.sym 106428 soc.simpleuart.recv_divcnt[17]
.sym 106429 soc.simpleuart.recv_divcnt[31]
.sym 106430 soc.simpleuart_reg_div_do[31]
.sym 106431 soc.simpleuart.recv_divcnt[30]
.sym 106432 soc.simpleuart_reg_div_do[30]
.sym 106434 soc.simpleuart.send_divcnt[0]
.sym 106437 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 106439 soc.simpleuart.send_divcnt[1]
.sym 106440 soc.simpleuart.send_divcnt[0]
.sym 106441 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 106443 soc.simpleuart.send_divcnt[2]
.sym 106444 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 106445 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 106447 soc.simpleuart.send_divcnt[3]
.sym 106448 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 106449 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 106451 soc.simpleuart.send_divcnt[4]
.sym 106452 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 106453 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 106455 soc.simpleuart.send_divcnt[5]
.sym 106456 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 106457 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 106459 soc.simpleuart.send_divcnt[6]
.sym 106460 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 106461 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 106463 soc.simpleuart.send_divcnt[7]
.sym 106464 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 106465 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 106467 soc.simpleuart.send_divcnt[8]
.sym 106468 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 106469 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 106471 soc.simpleuart.send_divcnt[9]
.sym 106472 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 106473 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 106475 soc.simpleuart.send_divcnt[10]
.sym 106476 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 106477 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 106479 soc.simpleuart.send_divcnt[11]
.sym 106480 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 106481 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 106483 soc.simpleuart.send_divcnt[12]
.sym 106484 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 106485 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 106487 soc.simpleuart.send_divcnt[13]
.sym 106488 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 106489 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 106491 soc.simpleuart.send_divcnt[14]
.sym 106492 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 106493 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 106495 soc.simpleuart.send_divcnt[15]
.sym 106496 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 106497 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 106499 soc.simpleuart.send_divcnt[16]
.sym 106500 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 106501 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 106503 soc.simpleuart.send_divcnt[17]
.sym 106504 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 106505 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 106507 soc.simpleuart.send_divcnt[18]
.sym 106508 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 106509 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 106511 soc.simpleuart.send_divcnt[19]
.sym 106512 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 106513 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 106515 soc.simpleuart.send_divcnt[20]
.sym 106516 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 106517 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 106519 soc.simpleuart.send_divcnt[21]
.sym 106520 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 106521 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 106523 soc.simpleuart.send_divcnt[22]
.sym 106524 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 106525 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 106527 soc.simpleuart.send_divcnt[23]
.sym 106528 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 106529 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 106531 soc.simpleuart.send_divcnt[24]
.sym 106532 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 106533 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 106535 soc.simpleuart.send_divcnt[25]
.sym 106536 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 106537 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 106539 soc.simpleuart.send_divcnt[26]
.sym 106540 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 106541 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 106543 soc.simpleuart.send_divcnt[27]
.sym 106544 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 106545 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 106547 soc.simpleuart.send_divcnt[28]
.sym 106548 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 106549 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 106551 soc.simpleuart.send_divcnt[29]
.sym 106552 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 106553 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 106555 soc.simpleuart.send_divcnt[30]
.sym 106556 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 106558 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 106559 soc.simpleuart.send_divcnt[31]
.sym 106560 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 106561 soc.cpu.is_sll_srl_sra
.sym 106562 soc.cpu.is_sb_sh_sw
.sym 106563 soc.cpu.mem_do_rinst
.sym 106564 soc.cpu.mem_do_prefetch
.sym 106565 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 106566 soc.cpu.mem_do_prefetch
.sym 106567 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 106568 soc.cpu.is_lui_auipc_jal
.sym 106569 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I3_I0
.sym 106570 soc.cpu.instr_rdcycle_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 106571 soc.cpu.instr_rdcycle_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 106572 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O
.sym 106573 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 106574 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106575 soc.simpleuart_reg_div_do[29]
.sym 106576 soc.simpleuart.send_divcnt[29]
.sym 106579 soc.cpu.mem_do_rinst
.sym 106580 soc.cpu.instr_rdcycle_SB_LUT4_I1_O
.sym 106583 soc.simpleuart.send_divcnt[31]
.sym 106584 soc.simpleuart_reg_div_do[31]
.sym 106587 soc.simpleuart.send_divcnt[28]
.sym 106588 soc.simpleuart_reg_div_do[28]
.sym 106590 soc.cpu.instr_rdcycle_SB_LUT4_I1_O
.sym 106591 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 106592 soc.cpu.is_lui_auipc_jal
.sym 106593 soc.cpu.instr_rdcycle_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 106594 soc.cpu.is_sb_sh_sw
.sym 106595 soc.cpu.is_sll_srl_sra
.sym 106596 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 106597 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 106598 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 106599 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 106600 soc.cpu.cpu_state[2]
.sym 106602 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 106603 soc.cpu.is_lui_auipc_jal
.sym 106604 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O
.sym 106607 soc.cpu.is_alu_reg_imm
.sym 106608 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 106609 soc.cpu.cpu_state[4]
.sym 106610 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 106611 soc.cpu.mem_do_prefetch
.sym 106612 soc.cpu.mem_do_rinst
.sym 106613 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 106614 soc.cpu.instr_rdcycle
.sym 106615 soc.cpu.is_slli_srli_srai
.sym 106616 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 106617 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 106618 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 106619 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 106620 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1_SB_LUT4_I3_I2
.sym 106623 soc.cpu.is_alu_reg_reg
.sym 106624 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 106625 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 106626 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 106627 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 106628 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 106629 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1_SB_LUT4_I3_I2
.sym 106630 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 106631 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1_SB_LUT4_I3_I0
.sym 106632 soc.cpu.instr_rdcycle_SB_LUT4_I3_1_O
.sym 106634 resetn
.sym 106635 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 106636 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 106637 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 106638 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106639 soc.cpu.cpu_state[4]
.sym 106640 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 106641 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0
.sym 106642 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1
.sym 106643 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 106644 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 106647 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 106648 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 106651 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 106652 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 106653 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 106654 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1_SB_LUT4_I3_I2
.sym 106655 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 106656 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1_SB_LUT4_I3_I0
.sym 106659 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 106660 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 106661 soc.cpu.cpu_state[4]
.sym 106662 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 106663 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S
.sym 106664 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 106667 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I2
.sym 106668 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 106669 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 106670 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 106671 soc.cpu.cpu_state[4]
.sym 106672 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 106674 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 106675 soc.cpu.mem_do_rdata
.sym 106676 soc.cpu.mem_do_wdata
.sym 106678 resetn
.sym 106679 soc.cpu.mem_do_rdata
.sym 106680 soc.cpu.mem_do_wdata
.sym 106682 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 106683 resetn
.sym 106684 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 106685 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_I0
.sym 106686 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 106687 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_I2
.sym 106688 soc.cpu.cpu_state[1]
.sym 106691 resetn
.sym 106692 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 106693 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 106694 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1
.sym 106695 resetn_SB_LUT4_I2_O
.sym 106696 soc.cpu.alu_out_SB_LUT4_O_31_I2
.sym 106697 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 106698 soc.cpu.instr_sb_SB_LUT4_I0_I3
.sym 106699 soc.cpu.cpu_state[0]
.sym 106700 soc.cpu.cpu_state[1]
.sym 106703 soc.cpu.cpu_state[2]
.sym 106704 soc.cpu.instr_rdcycle_SB_LUT4_I3_O
.sym 106705 soc.cpu.instr_lw_SB_LUT4_I2_I3
.sym 106711 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 106712 soc.cpu.instr_rdcycle_SB_LUT4_I3_O
.sym 106714 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 106715 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 106716 soc.cpu.instr_rdcycle
.sym 106718 soc.cpu.cpu_state[2]
.sym 106719 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 106720 soc.cpu.instr_rdcycle
.sym 106721 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 106722 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 106723 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 106724 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 106727 soc.cpu.cpu_state[6]
.sym 106728 soc.cpu.instr_lb_SB_LUT4_I2_I1
.sym 106729 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 106730 soc.cpu.cpu_state[2]
.sym 106731 soc.cpu.cpu_state[0]
.sym 106732 soc.cpu.cpu_state[5]
.sym 106734 soc.cpu.mem_do_wdata
.sym 106735 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 106736 soc.cpu.mem_do_prefetch
.sym 106739 soc.cpu.cpu_state[3]
.sym 106740 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 106741 resetn
.sym 106742 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 106743 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 106744 soc.cpu.cpu_state[1]
.sym 106746 soc.cpu.mem_do_rdata
.sym 106747 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 106748 soc.cpu.mem_do_prefetch
.sym 106751 soc.cpu.cpu_state[3]
.sym 106752 soc.cpu.alu_out_SB_LUT4_O_31_I2
.sym 106754 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 106755 soc.cpu.cpu_state[2]
.sym 106756 soc.cpu.cpu_state[3]
.sym 106765 soc.cpu.mem_la_wdata[0]
.sym 106766 soc.cpu.mem_wordsize[1]
.sym 106767 soc.cpu.mem_wordsize[2]
.sym 106768 soc.cpu.pcpi_rs2[8]
.sym 106773 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D
.sym 106783 soc.cpu.cpu_state[4]
.sym 106784 soc.cpu.cpu_state[6]
.sym 106785 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_I3_I0
.sym 106786 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_I3_O
.sym 106787 soc.cpu.alu_out_SB_LUT4_O_14_I2
.sym 106788 soc.cpu.alu_out_SB_LUT4_O_1_I2
.sym 106789 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I0
.sym 106790 soc.cpu.mem_la_wdata[2]
.sym 106791 soc.cpu.pcpi_rs1[2]
.sym 106792 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 106793 soc.cpu.pcpi_rs2[11]
.sym 106794 soc.cpu.pcpi_rs1[11]
.sym 106795 soc.cpu.pcpi_rs2[8]
.sym 106796 soc.cpu.pcpi_rs1[8]
.sym 106797 soc.cpu.mem_la_wdata[2]
.sym 106798 soc.cpu.pcpi_rs1[2]
.sym 106799 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 106800 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 106803 soc.cpu.alu_out_SB_LUT4_O_29_I2
.sym 106804 soc.cpu.alu_out_SB_LUT4_O_29_I3
.sym 106805 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_I2_O
.sym 106806 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 106807 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_I3_O
.sym 106808 soc.cpu.instr_bgeu_SB_LUT4_I2_I0_SB_LUT4_O_I3
.sym 106809 soc.cpu.mem_la_wdata[6]
.sym 106810 soc.cpu.pcpi_rs1[6]
.sym 106811 soc.cpu.mem_la_wdata[5]
.sym 106812 soc.cpu.pcpi_rs1[5]
.sym 106813 soc.cpu.instr_bgeu_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 106814 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 106815 soc.cpu.mem_la_wdata[0]
.sym 106816 soc.cpu.pcpi_rs1[0]
.sym 106817 soc.cpu.pcpi_rs1[14]
.sym 106818 soc.cpu.pcpi_rs2[14]
.sym 106819 soc.cpu.mem_la_wdata[2]
.sym 106820 soc.cpu.pcpi_rs1[2]
.sym 106823 soc.cpu.pcpi_rs2[24]
.sym 106824 soc.cpu.pcpi_rs1[24]
.sym 106825 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_I2_I0
.sym 106826 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_I2_I1
.sym 106827 soc.cpu.alu_out_SB_LUT4_O_7_I2
.sym 106828 soc.cpu.alu_out_SB_LUT4_O_4_I2
.sym 106829 soc.cpu.pcpi_rs2[29]
.sym 106830 soc.cpu.pcpi_rs1[29]
.sym 106831 soc.cpu.pcpi_rs2[18]
.sym 106832 soc.cpu.pcpi_rs1[18]
.sym 106833 soc.cpu.pcpi_rs2[23]
.sym 106834 soc.cpu.pcpi_rs1[23]
.sym 106835 soc.cpu.pcpi_rs2[9]
.sym 106836 soc.cpu.pcpi_rs1[9]
.sym 106839 soc.cpu.pcpi_rs2[27]
.sym 106840 soc.cpu.pcpi_rs1[27]
.sym 106841 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_I3_I0
.sym 106842 soc.cpu.pcpi_rs2[10]
.sym 106843 soc.cpu.pcpi_rs1[10]
.sym 106844 soc.cpu.alu_out_SB_LUT4_O_11_I2
.sym 106845 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 106846 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_I3_O
.sym 106847 soc.cpu.pcpi_rs2[13]
.sym 106848 soc.cpu.pcpi_rs1[13]
.sym 106849 soc.cpu.alu_out_SB_LUT4_O_27_I0
.sym 106850 soc.cpu.alu_out_SB_LUT4_O_27_I1
.sym 106851 soc.cpu.alu_out_SB_LUT4_O_27_I2
.sym 106852 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 106853 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_I3_O
.sym 106854 soc.cpu.mem_la_wdata[1]
.sym 106855 soc.cpu.pcpi_rs1[1]
.sym 106856 soc.cpu.alu_out_SB_LUT4_O_27_I2
.sym 106857 soc.cpu.alu_out_SB_LUT4_O_19_I0
.sym 106858 soc.cpu.alu_out_SB_LUT4_O_19_I1
.sym 106859 soc.cpu.alu_out_SB_LUT4_O_19_I2
.sym 106860 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 106861 soc.cpu.mem_la_wdata[4]
.sym 106862 soc.cpu.pcpi_rs1[4]
.sym 106863 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 106864 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 106867 soc.cpu.alu_out_SB_LUT4_O_28_I2
.sym 106868 soc.cpu.alu_out_SB_LUT4_O_28_I3
.sym 106869 soc.cpu.pcpi_rs2[12]
.sym 106870 soc.cpu.pcpi_rs1[12]
.sym 106871 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 106872 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 106873 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 106874 soc.cpu.instr_sub
.sym 106875 soc.cpu.alu_out_SB_LUT4_O_27_I1_SB_LUT4_O_I2
.sym 106876 soc.cpu.alu_out_SB_LUT4_O_27_I1_SB_LUT4_O_I3
.sym 106877 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 106878 soc.cpu.instr_sub
.sym 106879 soc.cpu.alu_out_SB_LUT4_O_28_I3_SB_LUT4_O_I2
.sym 106880 soc.cpu.alu_out_SB_LUT4_O_28_I3_SB_LUT4_O_I3
.sym 106883 soc.cpu.mem_la_wdata[4]
.sym 106884 soc.cpu.pcpi_rs1[4]
.sym 106885 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I0
.sym 106886 soc.cpu.mem_la_wdata[3]
.sym 106887 soc.cpu.pcpi_rs1[3]
.sym 106888 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 106889 soc.cpu.pcpi_rs2[24]
.sym 106890 soc.cpu.pcpi_rs1[24]
.sym 106891 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 106892 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 106893 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 106894 soc.cpu.instr_sub
.sym 106895 soc.cpu.alu_out_SB_LUT4_O_19_I1_SB_LUT4_O_I2
.sym 106896 soc.cpu.alu_out_SB_LUT4_O_19_I1_SB_LUT4_O_I3
.sym 106900 soc.cpu.pcpi_rs1[20]
.sym 106901 soc.cpu.mem_la_wdata[3]
.sym 106902 soc.cpu.pcpi_rs1[3]
.sym 106903 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 106904 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 106908 soc.cpu.pcpi_rs1[22]
.sym 106909 soc.cpu.alu_out_SB_LUT4_O_7_I0
.sym 106910 soc.cpu.alu_out_SB_LUT4_O_7_I1
.sym 106911 soc.cpu.alu_out_SB_LUT4_O_7_I2
.sym 106912 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 106913 soc.cpu.alu_out_SB_LUT4_O_5_I0
.sym 106914 soc.cpu.alu_out_SB_LUT4_O_5_I1
.sym 106915 soc.cpu.alu_out_SB_LUT4_O_5_I2
.sym 106916 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 106917 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 106918 soc.cpu.instr_sub
.sym 106919 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 106920 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I3
.sym 106921 soc.cpu.alu_out_SB_LUT4_O_14_I0
.sym 106922 soc.cpu.alu_out_SB_LUT4_O_14_I1
.sym 106923 soc.cpu.alu_out_SB_LUT4_O_14_I2
.sym 106924 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 106927 soc.cpu.alu_out_SB_LUT4_O_22_I2
.sym 106928 soc.cpu.alu_out_SB_LUT4_O_22_I3
.sym 106929 soc.cpu.pcpi_rs2[17]
.sym 106930 soc.cpu.pcpi_rs1[17]
.sym 106931 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 106932 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 106933 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 106934 soc.cpu.instr_sub
.sym 106935 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I2
.sym 106936 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 106937 soc.cpu.pcpi_rs2[26]
.sym 106938 soc.cpu.pcpi_rs1[26]
.sym 106939 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 106940 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 106943 soc.cpu.pcpi_rs2[17]
.sym 106944 soc.cpu.pcpi_rs1[17]
.sym 106945 soc.cpu.pcpi_rs2[9]
.sym 106946 soc.cpu.pcpi_rs1[9]
.sym 106947 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 106948 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 106949 soc.cpu.alu_out_SB_LUT4_O_6_I0
.sym 106950 soc.cpu.alu_out_SB_LUT4_O_6_I1
.sym 106951 soc.cpu.alu_out_SB_LUT4_O_6_I2
.sym 106952 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 106955 soc.cpu.alu_out_SB_LUT4_O_16_I2
.sym 106956 soc.cpu.alu_out_SB_LUT4_O_16_I3
.sym 106957 soc.cpu.pcpi_rs2[25]
.sym 106958 soc.cpu.pcpi_rs1[25]
.sym 106959 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 106960 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 106961 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 106962 soc.cpu.instr_sub
.sym 106963 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 106964 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 106965 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I0
.sym 106966 soc.cpu.pcpi_rs2[9]
.sym 106967 soc.cpu.pcpi_rs1[9]
.sym 106968 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 106969 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I0
.sym 106970 soc.cpu.pcpi_rs2[15]
.sym 106971 soc.cpu.pcpi_rs1[15]
.sym 106972 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 106973 soc.cpu.pcpi_rs2[15]
.sym 106974 soc.cpu.pcpi_rs1[15]
.sym 106975 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 106976 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 106977 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I0
.sym 106978 soc.cpu.pcpi_rs2[18]
.sym 106979 soc.cpu.pcpi_rs1[18]
.sym 106980 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 106981 soc.cpu.pcpi_rs2[18]
.sym 106982 soc.cpu.pcpi_rs1[18]
.sym 106983 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 106984 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 106985 soc.cpu.alu_out_SB_LUT4_O_4_I0
.sym 106986 soc.cpu.alu_out_SB_LUT4_O_4_I1
.sym 106987 soc.cpu.alu_out_SB_LUT4_O_4_I2
.sym 106988 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 106991 soc.cpu.alu_out_SB_LUT4_O_18_I2
.sym 106992 soc.cpu.alu_out_SB_LUT4_O_18_I3
.sym 106993 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I0
.sym 106994 soc.cpu.pcpi_rs2[16]
.sym 106995 soc.cpu.pcpi_rs1[16]
.sym 106996 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 106997 soc.cpu.pcpi_rs2[16]
.sym 106998 soc.cpu.pcpi_rs1[16]
.sym 106999 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 107000 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 107003 soc.cpu.alu_out_SB_LUT4_O_15_I2
.sym 107004 soc.cpu.alu_out_SB_LUT4_O_15_I3
.sym 107007 soc.cpu.alu_out_SB_LUT4_O_20_I2
.sym 107008 soc.cpu.alu_out_SB_LUT4_O_20_I3
.sym 107009 soc.cpu.pcpi_rs2[11]
.sym 107010 soc.cpu.pcpi_rs1[11]
.sym 107011 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 107012 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 107014 soc.cpu.is_slli_srli_srai
.sym 107015 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I3_O
.sym 107016 soc.cpu.cpuregs_raddr2[2]
.sym 107018 soc.cpu.is_slli_srli_srai
.sym 107019 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I3_O
.sym 107020 soc.cpu.cpuregs_raddr2[4]
.sym 107021 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 107022 soc.cpu.is_lui_auipc_jal
.sym 107023 soc.cpu.decoded_imm[2]
.sym 107024 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I3_O
.sym 107025 soc.cpu.pcpi_rs2[27]
.sym 107026 soc.cpu.pcpi_rs1[27]
.sym 107027 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 107028 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 107033 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 107034 soc.cpu.is_lui_auipc_jal
.sym 107035 soc.cpu.decoded_imm[4]
.sym 107036 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I3_O
.sym 107037 soc.cpu.alu_out_SB_LUT4_O_20_I2_SB_LUT4_O_I0
.sym 107038 soc.cpu.pcpi_rs2[11]
.sym 107039 soc.cpu.pcpi_rs1[11]
.sym 107040 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 107041 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 107042 soc.cpu.pcpi_rs2[29]
.sym 107043 soc.cpu.pcpi_rs1[29]
.sym 107044 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 107045 soc.cpu.pcpi_rs2[29]
.sym 107046 soc.cpu.pcpi_rs1[29]
.sym 107047 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 107048 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 107049 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 107050 soc.cpu.pcpi_rs2[22]
.sym 107051 soc.cpu.pcpi_rs1[22]
.sym 107052 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 107053 soc.cpu.pcpi_rs2[22]
.sym 107054 soc.cpu.pcpi_rs1[22]
.sym 107055 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 107056 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 107057 soc.cpu.pcpi_rs2[21]
.sym 107058 soc.cpu.pcpi_rs1[21]
.sym 107059 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 107060 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 107063 soc.cpu.alu_out_SB_LUT4_O_9_I2
.sym 107064 soc.cpu.alu_out_SB_LUT4_O_9_I3
.sym 107065 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I0
.sym 107066 soc.cpu.pcpi_rs2[21]
.sym 107067 soc.cpu.pcpi_rs1[21]
.sym 107068 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 107071 soc.cpu.alu_out_SB_LUT4_O_10_I2
.sym 107072 soc.cpu.alu_out_SB_LUT4_O_10_I3
.sym 107073 soc.cpu.mem_la_wdata[5]
.sym 107074 soc.cpu.pcpi_rs1[5]
.sym 107075 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 107076 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 107078 soc.cpu.cpu_state[4]
.sym 107079 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 107080 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 107081 soc.cpu.pcpi_rs2[28]
.sym 107082 soc.cpu.pcpi_rs1[28]
.sym 107083 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 107084 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 107087 soc.cpu.alu_out_SB_LUT4_O_2_I2
.sym 107088 soc.cpu.alu_out_SB_LUT4_O_2_I3
.sym 107091 soc.cpu.alu_out_SB_LUT4_O_3_I2
.sym 107092 soc.cpu.alu_out_SB_LUT4_O_3_I3
.sym 107093 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I0
.sym 107094 soc.cpu.mem_la_wdata[5]
.sym 107095 soc.cpu.pcpi_rs1[5]
.sym 107096 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 107099 soc.cpu.alu_out_SB_LUT4_O_26_I2
.sym 107100 soc.cpu.alu_out_SB_LUT4_O_26_I3
.sym 107101 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I0
.sym 107102 soc.cpu.pcpi_rs2[28]
.sym 107103 soc.cpu.pcpi_rs1[28]
.sym 107104 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 107106 soc.cpu.reg_sh[0]
.sym 107110 soc.cpu.reg_sh[1]
.sym 107111 $PACKER_VCC_NET
.sym 107114 soc.cpu.reg_sh[2]
.sym 107115 $PACKER_VCC_NET
.sym 107116 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 107118 soc.cpu.reg_sh[3]
.sym 107119 $PACKER_VCC_NET
.sym 107120 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 107124 $nextpnr_ICESTORM_LC_10$I3
.sym 107126 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 107127 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 107128 soc.cpu.reg_sh[2]
.sym 107129 soc.cpu.reg_sh[2]
.sym 107130 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 107131 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 107132 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107133 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 107134 soc.cpu.is_lui_auipc_jal
.sym 107135 soc.cpu.decoded_imm[26]
.sym 107136 soc.cpu.cpuregs.regs.1.0.0_RDATA_5_SB_LUT4_I3_O
.sym 107138 soc.cpu.reg_sh[2]
.sym 107142 soc.cpu.reg_sh[3]
.sym 107143 $PACKER_VCC_NET
.sym 107144 soc.cpu.reg_sh[2]
.sym 107145 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 107146 soc.cpu.reg_sh[4]
.sym 107147 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[4]
.sym 107148 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 107152 soc.cpu.reg_sh[2]
.sym 107154 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 107155 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 107156 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107158 soc.cpu.cpu_state[4]
.sym 107159 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 107160 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 107162 soc.cpu.cpu_state[4]
.sym 107163 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 107164 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 107167 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 107168 soc.cpu.reg_sh[2]
.sym 107170 gpio_led_g[0]
.sym 107171 pwm_g.counter_SB_DFF_Q_7_D
.sym 107174 gpio_led_g[1]
.sym 107175 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 107178 gpio_led_g[2]
.sym 107179 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 107182 gpio_led_g[3]
.sym 107183 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 107186 gpio_led_g[4]
.sym 107187 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 107190 gpio_led_g[5]
.sym 107191 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 107194 gpio_led_g[6]
.sym 107195 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 107198 gpio_led_g[7]
.sym 107199 LED_G_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 107204 $nextpnr_ICESTORM_LC_21$I3
.sym 107205 gpio_led_g[5]
.sym 107206 pwm_g.counter[5]
.sym 107207 pwm_g.counter[4]
.sym 107208 gpio_led_g[4]
.sym 107209 LED_G_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 107210 LED_G_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 107211 gpio_led_g[1]
.sym 107212 pwm_g.counter[1]
.sym 107213 gpio_led_g[6]
.sym 107214 pwm_g.counter[6]
.sym 107215 gpio_led_g[0]
.sym 107216 pwm_g.counter[0]
.sym 107220 pwm_g.counter[4]
.sym 107221 LED_G_SB_LUT4_O_I0
.sym 107222 LED_G_SB_LUT4_O_I1
.sym 107223 LED_G_SB_LUT4_O_I2
.sym 107224 LED_G_SB_LUT4_O_I3
.sym 107225 gpio_led_g[2]
.sym 107226 pwm_g.counter[2]
.sym 107227 gpio_led_g[4]
.sym 107228 pwm_g.counter[4]
.sym 107232 pwm_g.counter[2]
.sym 107261 UART_RX$SB_IO_IN
.sym 107266 soc.simpleuart.send_bitcnt[0]
.sym 107270 soc.simpleuart.send_bitcnt[1]
.sym 107271 $PACKER_VCC_NET
.sym 107272 soc.simpleuart.send_bitcnt[0]
.sym 107274 soc.simpleuart.send_bitcnt[2]
.sym 107275 $PACKER_VCC_NET
.sym 107276 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 107277 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 107278 soc.simpleuart.send_bitcnt[3]
.sym 107279 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 107280 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 107282 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 107283 soc.simpleuart.send_bitcnt[0]
.sym 107284 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 107286 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 107287 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I2
.sym 107288 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 107289 soc.simpleuart.send_bitcnt[3]
.sym 107290 soc.simpleuart.send_bitcnt[2]
.sym 107291 soc.simpleuart.send_bitcnt[1]
.sym 107292 soc.simpleuart.send_bitcnt[0]
.sym 107294 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 107295 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 107296 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 107297 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 107298 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 107299 iomem_wdata[3]
.sym 107300 soc.simpleuart.send_pattern[5]
.sym 107301 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 107302 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 107303 iomem_wdata[1]
.sym 107304 soc.simpleuart.send_pattern[3]
.sym 107305 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 107306 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 107307 iomem_wdata[7]
.sym 107308 soc.simpleuart.send_pattern[9]
.sym 107310 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 107311 soc.simpleuart.send_pattern[1]
.sym 107312 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 107313 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 107314 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 107315 iomem_wdata[5]
.sym 107316 soc.simpleuart.send_pattern[7]
.sym 107317 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 107318 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 107319 iomem_wdata[6]
.sym 107320 soc.simpleuart.send_pattern[8]
.sym 107321 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 107322 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 107323 iomem_wdata[2]
.sym 107324 soc.simpleuart.send_pattern[4]
.sym 107325 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 107326 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 107327 iomem_wdata[0]
.sym 107328 soc.simpleuart.send_pattern[2]
.sym 107343 resetn
.sym 107344 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 107345 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 107346 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 107347 iomem_wdata[4]
.sym 107348 soc.simpleuart.send_pattern[6]
.sym 107363 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 107364 soc.simpleuart.send_divcnt[0]
.sym 107369 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 107370 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 107371 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 107372 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O
.sym 107373 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 107374 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 107375 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 107376 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 107377 soc.simpleuart.send_divcnt[6]
.sym 107378 soc.simpleuart_reg_div_do[6]
.sym 107379 soc.simpleuart.send_divcnt[4]
.sym 107380 soc.simpleuart_reg_div_do[4]
.sym 107383 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 107384 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 107385 soc.simpleuart.send_divcnt[5]
.sym 107386 soc.simpleuart_reg_div_do[5]
.sym 107387 soc.simpleuart.send_divcnt[0]
.sym 107388 soc.simpleuart_reg_div_do[0]
.sym 107389 soc.simpleuart.send_divcnt[2]
.sym 107390 soc.simpleuart_reg_div_do[2]
.sym 107391 soc.simpleuart.send_divcnt[3]
.sym 107392 soc.simpleuart_reg_div_do[3]
.sym 107393 iomem_wdata[9]
.sym 107397 iomem_wdata[11]
.sym 107401 iomem_wdata[8]
.sym 107408 soc.simpleuart_reg_div_do[3]
.sym 107412 soc.simpleuart_reg_div_do[1]
.sym 107413 iomem_wdata[10]
.sym 107417 soc.simpleuart.send_divcnt[7]
.sym 107418 soc.simpleuart_reg_div_do[7]
.sym 107419 soc.simpleuart_reg_div_do[3]
.sym 107420 soc.simpleuart.send_divcnt[3]
.sym 107424 soc.simpleuart.recv_divcnt[25]
.sym 107428 soc.simpleuart_reg_div_do[8]
.sym 107432 soc.simpleuart_reg_div_do[13]
.sym 107436 soc.simpleuart_reg_div_do[9]
.sym 107440 soc.simpleuart_reg_div_do[12]
.sym 107444 soc.simpleuart_reg_div_do[15]
.sym 107445 soc.simpleuart_reg_div_do[8]
.sym 107446 soc.simpleuart.send_divcnt[8]
.sym 107447 soc.simpleuart.send_divcnt[11]
.sym 107448 soc.simpleuart_reg_div_do[11]
.sym 107452 soc.simpleuart_reg_div_do[14]
.sym 107453 soc.simpleuart.send_divcnt[19]
.sym 107454 soc.simpleuart_reg_div_do[19]
.sym 107455 soc.simpleuart.send_divcnt[8]
.sym 107456 soc.simpleuart_reg_div_do[8]
.sym 107457 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 107458 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 107459 soc.simpleuart.send_divcnt[1]
.sym 107460 soc.simpleuart_reg_div_do[1]
.sym 107461 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0
.sym 107462 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 107463 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 107464 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 107466 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 107467 soc.simpleuart.send_divcnt[18]
.sym 107468 soc.simpleuart_reg_div_do[18]
.sym 107472 soc.simpleuart_reg_div_do[16]
.sym 107473 iomem_wdata[17]
.sym 107477 iomem_wdata[22]
.sym 107484 soc.simpleuart_reg_div_do[23]
.sym 107485 iomem_wdata[21]
.sym 107493 iomem_wdata[19]
.sym 107497 iomem_wdata[18]
.sym 107505 iomem_wdata[20]
.sym 107509 iomem_wdata[23]
.sym 107514 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107515 soc.simpleuart.send_divcnt[27]
.sym 107516 soc.simpleuart_reg_div_do[27]
.sym 107527 soc.cpu.decoder_trigger
.sym 107528 soc.cpu.decoder_pseudo_trigger
.sym 107535 soc.cpu.cpu_state[1]
.sym 107536 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 107549 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 107550 soc.cpu.irq_state_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 107551 soc.cpu.cpu_state[1]
.sym 107552 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 107553 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 107557 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 107558 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 107559 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 107560 soc.cpu.irq_state_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 107561 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 107562 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_I2_I0_SB_LUT4_O_I1
.sym 107563 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 107564 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 107565 soc.cpu.cpu_state[3]
.sym 107566 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 107567 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 107568 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I2_O
.sym 107570 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_I2_O
.sym 107571 soc.cpu.decoder_trigger
.sym 107572 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 107573 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 107574 soc.cpu.cpu_state[1]
.sym 107575 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 107576 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 107577 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_I2_I0
.sym 107578 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1_SB_LUT4_I3_I0
.sym 107579 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 107580 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 107581 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 107582 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 107583 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 107584 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 107586 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 107587 soc.cpu.mem_do_prefetch
.sym 107588 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 107590 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 107591 soc.cpu.instr_jalr
.sym 107592 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 107593 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 107594 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107595 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O
.sym 107596 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 107597 soc.cpu.cpuregs.wen_SB_LUT4_O_I1
.sym 107598 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 107599 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 107600 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I2
.sym 107603 soc.cpu.cpu_state[3]
.sym 107604 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 107606 soc.cpu.instr_rdcycle_SB_LUT4_I3_1_O
.sym 107607 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 107608 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 107609 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 107610 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O
.sym 107611 soc.cpu.cpu_state[4]
.sym 107612 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 107613 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 107614 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1_SB_LUT4_I3_I0
.sym 107615 soc.cpu.instr_rdcycle_SB_LUT4_I3_1_O
.sym 107616 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O
.sym 107617 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 107618 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 107619 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 107620 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107623 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1_SB_LUT4_I3_I0
.sym 107624 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 107626 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107627 soc.cpu.mem_do_rdata
.sym 107628 soc.cpu.mem_do_wdata
.sym 107631 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 107632 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 107633 resetn
.sym 107634 soc.cpu.mem_do_wdata
.sym 107635 soc.cpu.mem_do_rdata
.sym 107636 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 107639 soc.cpu.instr_retirq
.sym 107640 soc.cpu.instr_jalr
.sym 107642 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 107643 soc.cpu.cpuregs.wen_SB_LUT4_O_I1
.sym 107644 soc.cpu.decoder_trigger
.sym 107645 soc.cpu.instr_jal
.sym 107646 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 107647 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 107648 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107650 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 107651 soc.cpu.irq_mask[1]
.sym 107652 soc.cpu.irq_active
.sym 107654 soc.cpu.cpu_state[1]
.sym 107655 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 107656 soc.cpu.decoder_trigger
.sym 107657 soc.cpu.cpu_state[1]
.sym 107658 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 107659 soc.cpu.instr_jal
.sym 107660 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 107662 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 107663 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 107664 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 107665 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 107666 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 107667 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 107668 soc.cpu.cpu_state[1]
.sym 107669 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 107670 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O
.sym 107671 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 107672 soc.cpu.cpu_state[4]
.sym 107673 soc.cpu.cpu_state[0]
.sym 107674 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 107675 soc.cpu.irq_mask[1]
.sym 107676 soc.cpu.irq_active
.sym 107678 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I2_O
.sym 107679 resetn
.sym 107680 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 107681 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I0
.sym 107682 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 107683 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 107684 soc.cpu.cpu_state[1]
.sym 107686 soc.cpu.mem_do_rinst
.sym 107687 soc.cpu.reg_pc[0]
.sym 107688 resetn
.sym 107689 resetn
.sym 107690 soc.cpu.irq_pending[2]
.sym 107691 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 107692 soc.cpu.irq_mask[2]
.sym 107694 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 107695 soc.cpu.cpu_state[2]
.sym 107696 soc.cpu.latched_store
.sym 107698 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 107699 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 107700 soc.cpu.instr_rdcycle_SB_LUT4_I3_1_O
.sym 107701 resetn
.sym 107702 soc.cpu.decoder_trigger
.sym 107703 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 107704 soc.cpu.cpu_state[1]
.sym 107707 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 107708 resetn_SB_LUT4_I2_O
.sym 107711 soc.cpu.irq_mask[2]
.sym 107712 soc.cpu.irq_active
.sym 107713 soc.cpu.mem_la_wdata[3]
.sym 107714 soc.cpu.mem_wordsize[1]
.sym 107715 soc.cpu.mem_wordsize[2]
.sym 107716 soc.cpu.pcpi_rs2[11]
.sym 107717 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I0
.sym 107718 soc.cpu.pcpi_rs2[27]
.sym 107719 soc.cpu.mem_wordsize[2]
.sym 107720 soc.cpu.mem_wordsize[1]
.sym 107721 resetn
.sym 107722 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 107723 soc.cpu.cpu_state[2]
.sym 107724 soc.cpu.cpu_state[5]
.sym 107725 soc.cpu.mem_wordsize[2]
.sym 107726 soc.cpu.mem_wordsize[1]
.sym 107727 soc.cpu.mem_la_wdata[3]
.sym 107728 soc.cpu.pcpi_rs2[19]
.sym 107729 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I0
.sym 107730 soc.cpu.pcpi_rs2[24]
.sym 107731 soc.cpu.mem_wordsize[2]
.sym 107732 soc.cpu.mem_wordsize[1]
.sym 107734 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I0
.sym 107735 soc.cpu.pcpi_rs2[8]
.sym 107736 soc.cpu.mem_wordsize[1]
.sym 107737 soc.cpu.mem_wordsize[2]
.sym 107738 soc.cpu.mem_wordsize[1]
.sym 107739 soc.cpu.mem_la_wdata[0]
.sym 107740 soc.cpu.pcpi_rs2[16]
.sym 107742 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I0
.sym 107743 soc.cpu.pcpi_rs2[11]
.sym 107744 soc.cpu.mem_wordsize[1]
.sym 107745 soc.cpu.mem_wordsize[2]
.sym 107746 soc.cpu.mem_wordsize[1]
.sym 107747 soc.cpu.mem_la_wdata[2]
.sym 107748 soc.cpu.pcpi_rs2[18]
.sym 107749 soc.cpu.mem_wordsize[2]
.sym 107750 soc.cpu.mem_wordsize[1]
.sym 107751 soc.cpu.mem_la_wdata[6]
.sym 107752 soc.cpu.pcpi_rs2[22]
.sym 107753 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I0
.sym 107754 soc.cpu.pcpi_rs2[30]
.sym 107755 soc.cpu.mem_wordsize[2]
.sym 107756 soc.cpu.mem_wordsize[1]
.sym 107761 soc.cpu.mem_la_wdata[6]
.sym 107762 soc.cpu.mem_wordsize[1]
.sym 107763 soc.cpu.mem_wordsize[2]
.sym 107764 soc.cpu.pcpi_rs2[14]
.sym 107766 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I0
.sym 107767 soc.cpu.pcpi_rs2[14]
.sym 107768 soc.cpu.mem_wordsize[1]
.sym 107769 soc.cpu.mem_wordsize[2]
.sym 107770 soc.cpu.mem_wordsize[1]
.sym 107771 soc.cpu.mem_la_wdata[5]
.sym 107772 soc.cpu.pcpi_rs2[21]
.sym 107773 soc.cpu.mem_wordsize[2]
.sym 107774 soc.cpu.mem_wordsize[1]
.sym 107775 soc.cpu.mem_la_wdata[1]
.sym 107776 soc.cpu.pcpi_rs2[17]
.sym 107777 soc.cpu.pcpi_rs2[22]
.sym 107778 soc.cpu.pcpi_rs1[22]
.sym 107779 soc.cpu.pcpi_rs2[21]
.sym 107780 soc.cpu.pcpi_rs1[21]
.sym 107782 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I0
.sym 107783 soc.cpu.pcpi_rs2[10]
.sym 107784 soc.cpu.mem_wordsize[1]
.sym 107785 soc.cpu.mem_la_wdata[7]
.sym 107786 soc.cpu.mem_wordsize[1]
.sym 107787 soc.cpu.mem_wordsize[2]
.sym 107788 soc.cpu.pcpi_rs2[15]
.sym 107789 soc.cpu.mem_wordsize[2]
.sym 107790 soc.cpu.mem_wordsize[1]
.sym 107791 soc.cpu.mem_la_wdata[4]
.sym 107792 soc.cpu.pcpi_rs2[20]
.sym 107793 soc.cpu.mem_wordsize[2]
.sym 107794 soc.cpu.mem_wordsize[1]
.sym 107795 soc.cpu.mem_la_wdata[7]
.sym 107796 soc.cpu.pcpi_rs2[23]
.sym 107797 soc.cpu.mem_la_wdata[5]
.sym 107798 soc.cpu.mem_wordsize[1]
.sym 107799 soc.cpu.mem_wordsize[2]
.sym 107800 soc.cpu.pcpi_rs2[13]
.sym 107801 soc.cpu.mem_la_wdata_SB_LUT4_O_I0
.sym 107802 soc.cpu.pcpi_rs2[31]
.sym 107803 soc.cpu.mem_wordsize[2]
.sym 107804 soc.cpu.mem_wordsize[1]
.sym 107806 soc.cpu.mem_la_wdata_SB_LUT4_O_I0
.sym 107807 soc.cpu.pcpi_rs2[15]
.sym 107808 soc.cpu.mem_wordsize[1]
.sym 107809 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I0
.sym 107810 soc.cpu.pcpi_rs2[26]
.sym 107811 soc.cpu.mem_wordsize[2]
.sym 107812 soc.cpu.mem_wordsize[1]
.sym 107814 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I0
.sym 107815 soc.cpu.pcpi_rs2[9]
.sym 107816 soc.cpu.mem_wordsize[1]
.sym 107817 soc.cpu.mem_la_wdata[1]
.sym 107818 soc.cpu.mem_wordsize[1]
.sym 107819 soc.cpu.mem_wordsize[2]
.sym 107820 soc.cpu.pcpi_rs2[9]
.sym 107821 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_I3_I0
.sym 107822 soc.cpu.mem_la_wdata[7]
.sym 107823 soc.cpu.pcpi_rs1[7]
.sym 107824 soc.cpu.alu_out_SB_LUT4_O_19_I2
.sym 107825 soc.cpu.mem_la_wdata[2]
.sym 107826 soc.cpu.mem_wordsize[1]
.sym 107827 soc.cpu.mem_wordsize[2]
.sym 107828 soc.cpu.pcpi_rs2[10]
.sym 107831 soc.cpu.pcpi_rs2[12]
.sym 107832 soc.cpu.pcpi_rs1[12]
.sym 107833 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I0
.sym 107834 soc.cpu.pcpi_rs2[25]
.sym 107835 soc.cpu.mem_wordsize[2]
.sym 107836 soc.cpu.mem_wordsize[1]
.sym 107837 soc.cpu.pcpi_rs1[15]
.sym 107838 soc.cpu.pcpi_rs2[15]
.sym 107839 soc.cpu.mem_la_wdata[3]
.sym 107840 soc.cpu.pcpi_rs1[3]
.sym 107845 soc.cpu.mem_la_wdata[1]
.sym 107850 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I0
.sym 107851 soc.cpu.pcpi_rs2[12]
.sym 107852 soc.cpu.mem_wordsize[1]
.sym 107853 soc.cpu.mem_la_wdata[2]
.sym 107859 soc.cpu.cpu_state[2]
.sym 107860 resetn
.sym 107861 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I0
.sym 107862 soc.cpu.pcpi_rs2[28]
.sym 107863 soc.cpu.mem_wordsize[2]
.sym 107864 soc.cpu.mem_wordsize[1]
.sym 107869 soc.cpu.mem_la_wdata[4]
.sym 107870 soc.cpu.mem_wordsize[1]
.sym 107871 soc.cpu.mem_wordsize[2]
.sym 107872 soc.cpu.pcpi_rs2[12]
.sym 107873 soc.cpu.pcpi_rs2[31]
.sym 107874 soc.cpu.pcpi_rs1[31]
.sym 107875 soc.cpu.pcpi_rs2[16]
.sym 107876 soc.cpu.pcpi_rs1[16]
.sym 107877 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I3_SB_LUT4_O_I0
.sym 107878 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 107879 soc.cpu.irq_state[0]
.sym 107880 soc.cpu.reg_next_pc[1]
.sym 107881 soc.cpu.pcpi_rs2[28]
.sym 107882 soc.cpu.pcpi_rs1[28]
.sym 107883 soc.cpu.pcpi_rs2[19]
.sym 107884 soc.cpu.pcpi_rs1[19]
.sym 107887 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2
.sym 107888 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I3
.sym 107889 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_I2_I0
.sym 107890 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_I2_I1
.sym 107891 soc.cpu.alu_out_SB_LUT4_O_6_I2
.sym 107892 soc.cpu.alu_out_SB_LUT4_O_5_I2
.sym 107895 soc.cpu.pcpi_rs2[26]
.sym 107896 soc.cpu.pcpi_rs1[26]
.sym 107897 soc.cpu.decoded_imm_SB_DFFESR_Q_6_D_SB_LUT4_O_I0
.sym 107898 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 107899 soc.cpu.instr_jal
.sym 107900 soc.cpu.decoded_imm_j[25]
.sym 107901 soc.cpu.decoded_imm_SB_DFFESR_Q_5_D_SB_LUT4_O_I0
.sym 107902 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 107903 soc.cpu.instr_jal
.sym 107904 soc.cpu.decoded_imm_j[26]
.sym 107905 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 107906 soc.cpu.is_lui_auipc_jal
.sym 107907 soc.cpu.decoded_imm[17]
.sym 107908 soc.cpu.cpuregs.regs.1.0.0_RDATA_14_SB_LUT4_I3_O
.sym 107917 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 107918 soc.cpu.is_lui_auipc_jal
.sym 107919 soc.cpu.decoded_imm[1]
.sym 107920 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I3_O
.sym 107921 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 107922 soc.cpu.is_lui_auipc_jal
.sym 107923 soc.cpu.decoded_imm[3]
.sym 107924 soc.cpu.cpuregs.regs.0.0.0_RDATA_12_SB_LUT4_I3_O
.sym 107925 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 107926 soc.cpu.is_lui_auipc_jal
.sym 107927 soc.cpu.decoded_imm[14]
.sym 107928 soc.cpu.cpuregs.regs.0.0.0_RDATA_1_SB_LUT4_I3_O
.sym 107932 gpio_led_b[5]
.sym 107935 soc.cpu.pcpi_rs2[25]
.sym 107936 soc.cpu.pcpi_rs1[25]
.sym 107937 soc.cpu.pcpi_rs2[13]
.sym 107938 soc.cpu.pcpi_rs1[13]
.sym 107939 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 107940 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 107941 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I0
.sym 107942 soc.cpu.pcpi_rs2[13]
.sym 107943 soc.cpu.pcpi_rs1[13]
.sym 107944 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 107945 soc.cpu.mem_la_wdata[3]
.sym 107949 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 107950 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 107951 soc.cpu.cpuregs_rs1_SB_LUT4_O_28_I2
.sym 107952 soc.cpu.cpuregs.regs.0.0.0_RDATA_12
.sym 107953 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 107954 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 107955 soc.cpu.cpuregs_rs1_SB_LUT4_O_17_I2
.sym 107956 soc.cpu.cpuregs.regs.0.0.0_RDATA_1
.sym 107957 soc.cpu.mem_la_wdata[4]
.sym 107961 soc.cpu.mem_la_wdata[7]
.sym 107965 soc.cpu.mem_la_wdata[5]
.sym 107969 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 107970 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 107971 soc.cpu.cpuregs_rs1_SB_LUT4_O_27_I2
.sym 107972 soc.cpu.cpuregs.regs.0.0.0_RDATA_11
.sym 107973 soc.cpu.mem_la_wdata[6]
.sym 107982 soc.cpu.is_slli_srli_srai
.sym 107983 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I3_O
.sym 107984 soc.cpu.cpuregs_raddr2[1]
.sym 107985 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 107986 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 107987 soc.cpu.cpuregs_rs1_SB_LUT4_O_29_I2
.sym 107988 soc.cpu.cpuregs.regs.0.0.0_RDATA_13
.sym 107989 soc.cpu.mem_la_wdata[0]
.sym 107998 soc.cpu.is_slli_srli_srai
.sym 107999 soc.cpu.cpuregs.regs.0.0.0_RDATA_12_SB_LUT4_I3_O
.sym 108000 soc.cpu.cpuregs_raddr2[3]
.sym 108001 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 108002 soc.cpu.is_lui_auipc_jal
.sym 108003 soc.cpu.decoded_imm[5]
.sym 108004 soc.cpu.cpuregs.regs.0.0.0_RDATA_10_SB_LUT4_I3_O
.sym 108005 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 108006 soc.cpu.is_lui_auipc_jal
.sym 108007 soc.cpu.decoded_imm[0]
.sym 108008 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I3_O
.sym 108009 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 108010 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 108011 soc.cpu.cpuregs_rs1_SB_LUT4_O_31_I2
.sym 108012 soc.cpu.cpuregs.regs.0.0.0_RDATA_15
.sym 108014 soc.cpu.is_slli_srli_srai
.sym 108015 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I3_O
.sym 108016 soc.cpu.cpuregs_raddr2[0]
.sym 108017 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 108018 soc.cpu.is_lui_auipc_jal
.sym 108019 soc.cpu.decoded_imm[20]
.sym 108020 soc.cpu.cpuregs.regs.1.0.0_RDATA_11_SB_LUT4_I3_O
.sym 108021 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 108022 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 108023 soc.cpu.cpuregs_rs1_SB_LUT4_O_14_I2
.sym 108024 soc.cpu.cpuregs.regs.1.0.0_RDATA_14
.sym 108025 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 108026 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 108027 soc.cpu.cpuregs_rs1_SB_LUT4_O_25_I2
.sym 108028 soc.cpu.cpuregs.regs.0.0.0_RDATA_9
.sym 108029 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 108030 soc.cpu.is_lui_auipc_jal
.sym 108031 soc.cpu.decoded_imm[6]
.sym 108032 soc.cpu.cpuregs.regs.0.0.0_RDATA_9_SB_LUT4_I3_O
.sym 108033 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 108034 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 108035 soc.cpu.cpuregs_rs1_SB_LUT4_O_11_I2
.sym 108036 soc.cpu.cpuregs.regs.1.0.0_RDATA_11
.sym 108037 soc.cpu.cpu_state[4]
.sym 108038 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 108039 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 108040 soc.cpu.pcpi_rs1[0]
.sym 108042 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 108043 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 108044 soc.cpu.cpu_state[2]
.sym 108045 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 108046 soc.cpu.is_lui_auipc_jal
.sym 108047 soc.cpu.decoded_imm[25]
.sym 108048 soc.cpu.cpuregs.regs.1.0.0_RDATA_6_SB_LUT4_I3_O
.sym 108049 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 108050 soc.cpu.is_lui_auipc_jal
.sym 108051 soc.cpu.decoded_imm[19]
.sym 108052 soc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_LUT4_I3_O
.sym 108053 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 108054 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 108055 soc.cpu.cpuregs_rs1_SB_LUT4_O_6_I2
.sym 108056 soc.cpu.cpuregs.regs.1.0.0_RDATA_6
.sym 108057 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 108058 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 108059 soc.cpu.pcpi_rs1[1]
.sym 108060 soc.cpu.pcpi_rs1[4]
.sym 108061 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 108062 soc.cpu.is_lui_auipc_jal
.sym 108063 soc.cpu.decoded_imm[18]
.sym 108064 soc.cpu.cpuregs.regs.1.0.0_RDATA_13_SB_LUT4_I3_O
.sym 108065 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 108066 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 108067 soc.cpu.cpuregs_rs1_SB_LUT4_O_5_I2
.sym 108068 soc.cpu.cpuregs.regs.1.0.0_RDATA_5
.sym 108070 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 108071 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 108072 soc.cpu.pcpi_rs1[0]
.sym 108076 gpio_led_b[6]
.sym 108082 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I1
.sym 108083 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I2
.sym 108084 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 108094 soc.cpu.pcpi_rs1[0]
.sym 108095 soc.cpu.decoded_imm[0]
.sym 108098 pwm_b.counter[0]
.sym 108103 pwm_b.counter[1]
.sym 108107 pwm_b.counter[2]
.sym 108108 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 108111 pwm_b.counter[3]
.sym 108112 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 108115 pwm_b.counter[4]
.sym 108116 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 108119 pwm_b.counter[5]
.sym 108120 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 108123 pwm_b.counter[6]
.sym 108124 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 108127 pwm_b.counter[7]
.sym 108128 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 108130 pwm_b.counter[0]
.sym 108131 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 108134 pwm_b.counter[1]
.sym 108135 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 108138 pwm_b.counter[2]
.sym 108139 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 108142 pwm_b.counter[3]
.sym 108143 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 108146 pwm_b.counter[4]
.sym 108147 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 108150 pwm_b.counter[5]
.sym 108151 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 108154 pwm_b.counter[6]
.sym 108155 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 108158 pwm_b.counter[7]
.sym 108159 LED_B_SB_CARRY_CO_I1
.sym 108164 $nextpnr_ICESTORM_LC_20$I3
.sym 108168 pwm_g.counter[1]
.sym 108171 pwm_b.counter[1]
.sym 108172 pwm_b.counter[0]
.sym 108175 pwm_g.counter[1]
.sym 108176 pwm_g.counter[0]
.sym 108180 pwm_b.counter[0]
.sym 108181 pwm_g.counter_SB_DFF_Q_7_D
.sym 108188 pwm_g.counter[0]
.sym 108208 gpio_led_pmod[5]
.sym 108240 gpio_led_pmod[4]
.sym 108257 iomem_wdata[30]
.sym 108261 iomem_wdata[27]
.sym 108265 iomem_wdata[24]
.sym 108269 iomem_wdata[31]
.sym 108273 iomem_wdata[28]
.sym 108277 iomem_wdata[26]
.sym 108281 iomem_wdata[29]
.sym 108285 iomem_wdata[25]
.sym 108289 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 108290 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 108291 soc.cpu.mem_rdata_latched[5]
.sym 108292 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 108293 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 108294 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 108295 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 108296 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 108297 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0
.sym 108298 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1
.sym 108299 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2
.sym 108300 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 108301 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_I1_I0
.sym 108302 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 108303 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 108304 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 108313 soc.cpu.mem_rdata_latched[4]
.sym 108314 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 108315 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 108316 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 108322 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2
.sym 108323 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 108324 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 108327 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 108328 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 108329 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 108330 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 108331 soc.cpu.mem_rdata_latched[2]
.sym 108332 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 108333 iomem_wdata[14]
.sym 108337 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 108338 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 108339 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 108340 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 108341 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 108342 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 108343 soc.cpu.mem_rdata_latched[3]
.sym 108344 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 108346 soc.cpu.mem_xfer
.sym 108347 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 108348 soc.cpu.mem_rdata_q[23]
.sym 108350 soc.cpu.mem_xfer
.sym 108351 soc.cpu.mem_rdata_latched[12]
.sym 108352 soc.cpu.mem_rdata_q[12]
.sym 108353 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 108354 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 108355 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 108356 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 108357 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 108358 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 108359 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 108360 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 108362 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1
.sym 108363 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 108364 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 108367 soc.cpu.mem_rdata_latched[12]
.sym 108368 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 108374 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I1
.sym 108375 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2
.sym 108376 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I3
.sym 108383 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I2
.sym 108384 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I3
.sym 108390 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1
.sym 108391 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 108392 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 108394 soc.cpu.mem_xfer
.sym 108395 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 108396 soc.cpu.mem_rdata_q[21]
.sym 108410 soc.cpu.mem_xfer
.sym 108411 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 108412 soc.cpu.mem_rdata_q[22]
.sym 108414 soc.cpu.mem_xfer
.sym 108415 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 108416 soc.cpu.mem_rdata_q[20]
.sym 108418 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 108419 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 108420 soc.cpu.cpuregs_waddr[0]
.sym 108426 soc.cpu.latched_rd_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 108427 soc.cpu.decoded_rd[0]
.sym 108428 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 108430 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 108431 soc.cpu.decoded_rd[1]
.sym 108432 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 108442 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 108443 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 108444 soc.cpu.cpuregs_waddr[1]
.sym 108451 soc.cpu.cpu_state[3]
.sym 108452 resetn_SB_LUT4_I2_O
.sym 108455 soc.cpu.irq_state_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 108456 soc.cpu.irq_state[0]
.sym 108463 resetn
.sym 108464 soc.cpu.irq_state_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 108465 soc.cpu.cpuregs.wen_SB_LUT4_O_I1
.sym 108479 soc.cpu.irq_state[0]
.sym 108480 soc.cpu.irq_state[1]
.sym 108481 soc.cpu.cpuregs_waddr[2]
.sym 108482 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 108483 soc.cpu.cpu_state[1]
.sym 108484 soc.cpu.irq_state[0]
.sym 108487 soc.cpu.cpu_state[1]
.sym 108488 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 108491 resetn
.sym 108492 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 108498 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 108499 soc.cpu.instr_jal
.sym 108500 soc.cpu.decoder_trigger
.sym 108503 soc.cpu.mem_rdata_q[23]
.sym 108504 soc.cpu.mem_rdata_q[22]
.sym 108506 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 108507 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 108508 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 108511 soc.cpu.irq_state[0]
.sym 108512 soc.cpu.irq_state[1]
.sym 108513 soc.cpu.compressed_instr
.sym 108518 soc.cpu.irq_state[0]
.sym 108519 soc.cpu.decoder_trigger
.sym 108520 soc.cpu.do_waitirq
.sym 108521 soc.cpu.mem_rdata_q[30]
.sym 108522 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 108523 soc.cpu.mem_rdata_q[31]
.sym 108524 soc.cpu.mem_rdata_q[29]
.sym 108527 soc.cpu.decoder_trigger
.sym 108528 soc.cpu.instr_jal
.sym 108529 soc.cpu.cpu_state[1]
.sym 108530 soc.cpu.do_waitirq_SB_LUT4_I3_O
.sym 108531 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 108532 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 108534 soc.cpu.instr_waitirq
.sym 108535 soc.cpu.decoder_trigger
.sym 108536 soc.cpu.do_waitirq
.sym 108539 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 108540 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 108541 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 108542 soc.cpu.mem_rdata_q[30]
.sym 108543 soc.cpu.mem_rdata_q[31]
.sym 108544 soc.cpu.mem_rdata_q[29]
.sym 108546 soc.cpu.mem_rdata_q[13]
.sym 108547 soc.cpu.mem_rdata_q[12]
.sym 108548 soc.cpu.mem_rdata_q[14]
.sym 108549 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 108550 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 108551 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 108552 soc.cpu.cpu_state[1]
.sym 108555 soc.cpu.cpu_state[2]
.sym 108556 soc.cpu.instr_retirq
.sym 108559 soc.cpu.cpu_state[2]
.sym 108560 resetn_SB_LUT4_I2_O
.sym 108562 soc.cpu.cpu_state[2]
.sym 108563 soc.cpu.latched_branch
.sym 108564 soc.cpu.instr_retirq
.sym 108565 soc.cpu.cpu_state[1]
.sym 108566 soc.cpu.irq_active
.sym 108567 soc.cpu.irq_active_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 108568 soc.cpu.irq_state[0]
.sym 108571 soc.cpu.cpu_state[6]
.sym 108572 soc.cpu.cpu_state[5]
.sym 108574 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 108575 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 108576 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 108578 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 108579 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 108580 soc.cpu.decoder_trigger
.sym 108583 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 108584 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 108587 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 108588 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 108591 soc.cpu.decoder_trigger
.sym 108592 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 108595 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 108596 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 108598 soc.cpu.cpuregs.wen_SB_LUT4_O_I1
.sym 108599 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 108600 soc.cpu.irq_delay_SB_LUT4_I3_O
.sym 108601 soc.cpu.irq_active
.sym 108606 soc.cpu.decoder_trigger
.sym 108607 soc.cpu.irq_active
.sym 108608 soc.cpu.irq_delay
.sym 108611 soc.cpu.irq_state[1]
.sym 108612 soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I1
.sym 108615 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 108616 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 108618 soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I1
.sym 108619 resetn
.sym 108620 soc.cpu.irq_state[1]
.sym 108623 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1
.sym 108624 soc.cpu.cpu_state[3]
.sym 108626 resetn
.sym 108627 soc.cpu.cpuregs.wen_SB_LUT4_O_I1
.sym 108628 soc.cpu.latched_branch
.sym 108633 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O
.sym 108634 soc.cpu.irq_pending[1]
.sym 108635 soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I1
.sym 108636 soc.cpu.irq_mask[1]
.sym 108638 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 108639 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 108640 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 108641 resetn
.sym 108642 soc.cpu.cpu_state[1]
.sym 108643 soc.cpu.cpuregs.wen_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 108644 soc.cpu.cpuregs_waddr[3]
.sym 108645 soc.cpu.cpuregs.wen_SB_LUT4_O_I0
.sym 108646 soc.cpu.cpuregs.wen_SB_LUT4_O_I1
.sym 108647 soc.cpu.latched_store
.sym 108648 soc.cpu.latched_branch
.sym 108649 soc.cpu.cpuregs_waddr[4]
.sym 108650 soc.cpu.cpuregs_waddr[2]
.sym 108651 soc.cpu.cpuregs_waddr[1]
.sym 108652 soc.cpu.cpuregs_waddr[0]
.sym 108654 soc.cpu.latched_branch
.sym 108655 soc.cpu.latched_store
.sym 108656 soc.cpu.irq_state[0]
.sym 108659 soc.cpu.latched_store
.sym 108660 soc.cpu.latched_branch
.sym 108661 soc.cpu.cpuregs.wen
.sym 108667 soc.cpu.latched_store
.sym 108668 soc.cpu.latched_branch
.sym 108670 soc.cpu.decoder_trigger
.sym 108671 soc.cpu.instr_jal
.sym 108672 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 108673 soc.cpu.decoded_imm_SB_DFFESR_Q_11_D_SB_LUT4_O_I0
.sym 108674 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 108675 soc.cpu.instr_jal
.sym 108676 soc.cpu.decoded_imm_j[20]
.sym 108677 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 108678 soc.cpu.mem_rdata_q[23]
.sym 108679 soc.cpu.instr_auipc
.sym 108680 soc.cpu.instr_lui
.sym 108691 soc.cpu.mem_rdata_q[31]
.sym 108692 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 108697 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 108698 soc.cpu.mem_rdata_q[20]
.sym 108699 soc.cpu.instr_auipc
.sym 108700 soc.cpu.instr_lui
.sym 108701 soc.cpu.decoded_imm_SB_DFFESR_Q_8_D_SB_LUT4_O_I0
.sym 108702 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 108703 soc.cpu.instr_jal
.sym 108704 soc.cpu.decoded_imm_j[23]
.sym 108705 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 108706 soc.cpu.mem_rdata_q[25]
.sym 108707 soc.cpu.instr_auipc
.sym 108708 soc.cpu.instr_lui
.sym 108713 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 108714 soc.cpu.mem_rdata_q[30]
.sym 108715 soc.cpu.instr_auipc
.sym 108716 soc.cpu.instr_lui
.sym 108717 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 108718 soc.cpu.mem_rdata_q[26]
.sym 108719 soc.cpu.instr_auipc
.sym 108720 soc.cpu.instr_lui
.sym 108726 soc.cpu.latched_stalu
.sym 108727 soc.cpu.alu_out_q[1]
.sym 108728 soc.cpu.reg_out[1]
.sym 108729 soc.cpu.mem_rdata_q[21]
.sym 108730 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 108731 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 108732 soc.cpu.mem_rdata_q[20]
.sym 108734 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 108735 soc.cpu.mem_rdata_q[20]
.sym 108736 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 108738 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 108739 soc.cpu.compressed_instr
.sym 108741 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 108742 soc.cpu.latched_stalu
.sym 108743 soc.cpu.alu_out_q[30]
.sym 108744 soc.cpu.reg_out[30]
.sym 108745 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I0
.sym 108746 soc.cpu.pcpi_rs2[29]
.sym 108747 soc.cpu.mem_wordsize[2]
.sym 108748 soc.cpu.mem_wordsize[1]
.sym 108751 soc.cpu.cpuregs.wen_SB_LUT4_O_I1
.sym 108752 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 108753 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 108754 soc.cpu.latched_stalu
.sym 108755 soc.cpu.alu_out_q[30]
.sym 108756 soc.cpu.reg_out[30]
.sym 108757 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 108758 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 108759 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3
.sym 108760 soc.cpu.reg_next_pc[1]
.sym 108761 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 108762 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 108763 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 108764 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 108766 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I0
.sym 108767 soc.cpu.pcpi_rs2[13]
.sym 108768 soc.cpu.mem_wordsize[1]
.sym 108770 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1
.sym 108771 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I2
.sym 108772 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 108773 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 108774 soc.cpu.latched_stalu
.sym 108775 soc.cpu.alu_out_q[12]
.sym 108776 soc.cpu.reg_out[12]
.sym 108777 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 108778 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 108779 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 108780 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 108782 soc.cpu.reg_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1
.sym 108783 soc.cpu.reg_next_pc[12]
.sym 108784 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 108785 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 108786 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 108787 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 108788 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 108789 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 108790 soc.cpu.latched_stalu
.sym 108791 soc.cpu.alu_out_q[12]
.sym 108792 soc.cpu.reg_out[12]
.sym 108793 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 108794 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 108795 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 108796 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 108797 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 108798 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 108799 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 108800 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 108802 soc.cpu.reg_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1
.sym 108803 soc.cpu.reg_next_pc[11]
.sym 108804 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 108806 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1
.sym 108807 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I2
.sym 108808 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 108810 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1
.sym 108811 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I2
.sym 108812 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 108813 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 108814 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 108815 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 108816 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 108818 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1
.sym 108819 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I2
.sym 108820 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 108821 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 108826 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1
.sym 108827 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I2
.sym 108828 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 108830 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1
.sym 108831 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I2
.sym 108832 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 108833 soc.cpu.irq_state[1]
.sym 108834 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1
.sym 108835 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 108836 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3
.sym 108838 soc.cpu.reg_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 108839 soc.cpu.reg_next_pc[30]
.sym 108840 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 108841 soc.cpu.reg_pc_SB_DFFESR_Q_30_D
.sym 108845 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 108846 soc.cpu.latched_stalu
.sym 108847 soc.cpu.alu_out_q[11]
.sym 108848 soc.cpu.reg_out[11]
.sym 108849 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 108850 soc.cpu.reg_pc_SB_DFFESR_Q_30_D
.sym 108851 soc.cpu.decoded_imm_j[0]
.sym 108855 soc.cpu.reg_next_pc[0]
.sym 108856 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 108857 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 108858 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 108859 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 108860 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 108862 soc.cpu.reg_pc[1]
.sym 108863 soc.cpu.latched_compr
.sym 108868 soc.cpu.cpuregs.wen
.sym 108869 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 108870 soc.cpu.is_lui_auipc_jal
.sym 108871 soc.cpu.decoded_imm[12]
.sym 108872 soc.cpu.cpuregs.regs.0.0.0_RDATA_3_SB_LUT4_I3_O
.sym 108873 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 108874 soc.cpu.latched_stalu
.sym 108875 soc.cpu.alu_out_q[11]
.sym 108876 soc.cpu.reg_out[11]
.sym 108877 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 108878 soc.cpu.latched_stalu
.sym 108879 soc.cpu.alu_out_q[15]
.sym 108880 soc.cpu.reg_out[15]
.sym 108882 soc.cpu.reg_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1
.sym 108883 soc.cpu.reg_next_pc[15]
.sym 108884 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 108885 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 108886 soc.cpu.latched_stalu
.sym 108887 soc.cpu.alu_out_q[15]
.sym 108888 soc.cpu.reg_out[15]
.sym 108889 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0
.sym 108890 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I1
.sym 108891 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 108892 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I3
.sym 108893 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0
.sym 108894 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I1
.sym 108895 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 108896 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I3
.sym 108897 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 108898 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 108899 soc.cpu.cpuregs_rs1_SB_LUT4_O_19_I2
.sym 108900 soc.cpu.cpuregs.regs.0.0.0_RDATA_3
.sym 108901 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 108902 soc.cpu.is_lui_auipc_jal
.sym 108903 soc.cpu.decoded_imm[9]
.sym 108904 soc.cpu.cpuregs.regs.0.0.0_RDATA_6_SB_LUT4_I3_O
.sym 108905 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 108906 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 108907 soc.cpu.cpuregs_rs1_SB_LUT4_O_22_I2
.sym 108908 soc.cpu.cpuregs.regs.0.0.0_RDATA_6
.sym 108909 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 108910 soc.cpu.latched_stalu
.sym 108911 soc.cpu.alu_out_q[13]
.sym 108912 soc.cpu.reg_out[13]
.sym 108913 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 108914 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 108915 soc.cpu.cpuregs.regs.0.0.0_RDATA_2
.sym 108916 soc.cpu.cpuregs_rs1_SB_LUT4_O_18_I2
.sym 108917 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 108918 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 108919 soc.cpu.cpuregs_rs1_SB_LUT4_O_30_I2
.sym 108920 soc.cpu.cpuregs.regs.0.0.0_RDATA_14
.sym 108922 soc.cpu.reg_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1
.sym 108923 soc.cpu.reg_next_pc[13]
.sym 108924 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 108925 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 108926 soc.cpu.is_lui_auipc_jal
.sym 108927 soc.cpu.decoded_imm[13]
.sym 108928 soc.cpu.cpuregs.regs.0.0.0_RDATA_2_SB_LUT4_I2_O
.sym 108929 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 108930 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 108931 soc.cpu.cpuregs_rs1_SB_LUT4_O_20_I2
.sym 108932 soc.cpu.cpuregs.regs.0.0.0_RDATA_4
.sym 108933 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 108934 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 108935 soc.cpu.cpuregs_rs1_SB_LUT4_O_16_I2
.sym 108936 soc.cpu.cpuregs.regs.0.0.0_RDATA
.sym 108938 soc.cpu.cpuregs_raddr2[4]
.sym 108939 soc.cpu.cpuregs_raddr2[3]
.sym 108940 soc.cpu.cpuregs_raddr2[2]
.sym 108941 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 108942 soc.cpu.is_lui_auipc_jal
.sym 108943 soc.cpu.decoded_imm[15]
.sym 108944 soc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I3_O
.sym 108945 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 108946 soc.cpu.is_lui_auipc_jal
.sym 108947 soc.cpu.decoded_imm[7]
.sym 108948 soc.cpu.cpuregs.regs.0.0.0_RDATA_8_SB_LUT4_I3_O
.sym 108949 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 108950 soc.cpu.is_lui_auipc_jal
.sym 108951 soc.cpu.decoded_imm[11]
.sym 108952 soc.cpu.cpuregs.regs.0.0.0_RDATA_4_SB_LUT4_I3_O
.sym 108953 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 108954 soc.cpu.is_lui_auipc_jal
.sym 108955 soc.cpu.decoded_imm[8]
.sym 108956 soc.cpu.cpuregs.regs.0.0.0_RDATA_7_SB_LUT4_I3_O
.sym 108958 soc.cpu.decoded_rs2_SB_LUT4_I1_O
.sym 108959 soc.cpu.cpuregs_raddr2[1]
.sym 108960 soc.cpu.cpuregs_raddr2[0]
.sym 108961 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 108962 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 108963 soc.cpu.cpuregs_rs1_SB_LUT4_O_31_I2
.sym 108964 soc.cpu.cpuregs.regs.0.0.1_RDATA_15
.sym 108965 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 108966 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 108967 soc.cpu.cpuregs_rs1_SB_LUT4_O_23_I2
.sym 108968 soc.cpu.cpuregs.regs.0.0.0_RDATA_7
.sym 108969 soc.cpu.cpuregs_wrdata[1]
.sym 108973 soc.cpu.cpuregs_wrdata[0]
.sym 108977 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 108978 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 108979 soc.cpu.cpuregs_rs1_SB_LUT4_O_24_I2
.sym 108980 soc.cpu.cpuregs.regs.0.0.0_RDATA_8
.sym 108981 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 108982 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 108983 soc.cpu.cpuregs_rs1_SB_LUT4_O_26_I2
.sym 108984 soc.cpu.cpuregs.regs.0.0.0_RDATA_10
.sym 108985 soc.cpu.cpuregs_wrdata[11]
.sym 108989 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 108990 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 108991 soc.cpu.cpuregs_rs1_SB_LUT4_O_30_I2
.sym 108992 soc.cpu.cpuregs.regs.0.0.1_RDATA_14
.sym 108996 gpio_led_b[3]
.sym 108997 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 108998 soc.cpu.is_lui_auipc_jal
.sym 108999 soc.cpu.decoded_imm[22]
.sym 109000 soc.cpu.cpuregs.regs.1.0.0_RDATA_9_SB_LUT4_I3_O
.sym 109001 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 109002 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 109003 soc.cpu.cpuregs_rs1_SB_LUT4_O_21_I3
.sym 109004 soc.cpu.cpuregs.regs.0.0.0_RDATA_5
.sym 109005 soc.cpu.is_lui_auipc_jal
.sym 109006 soc.cpu.cpuregs_rs1[0]
.sym 109007 soc.cpu.reg_pc[0]
.sym 109008 soc.cpu.instr_lui
.sym 109009 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 109010 soc.cpu.is_lui_auipc_jal
.sym 109011 soc.cpu.decoded_imm[16]
.sym 109012 soc.cpu.cpuregs.regs.1.0.0_RDATA_15_SB_LUT4_I3_O
.sym 109013 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 109014 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 109015 soc.cpu.cpuregs_rs1_SB_LUT4_O_13_I2
.sym 109016 soc.cpu.cpuregs.regs.1.0.0_RDATA_13
.sym 109017 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 109018 soc.cpu.is_lui_auipc_jal
.sym 109019 soc.cpu.decoded_imm[21]
.sym 109020 soc.cpu.cpuregs.regs.1.0.0_RDATA_10_SB_LUT4_I3_O
.sym 109021 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 109022 soc.cpu.is_lui_auipc_jal
.sym 109023 soc.cpu.decoded_imm[10]
.sym 109024 soc.cpu.cpuregs.regs.0.0.0_RDATA_5_SB_LUT4_I3_O
.sym 109025 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 109026 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 109027 soc.cpu.cpuregs_rs1_SB_LUT4_O_12_I2
.sym 109028 soc.cpu.cpuregs.regs.1.0.0_RDATA_12
.sym 109029 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 109030 soc.cpu.is_lui_auipc_jal
.sym 109031 soc.cpu.decoded_imm[23]
.sym 109032 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_LUT4_I3_O
.sym 109033 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 109034 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 109035 soc.cpu.cpuregs_rs1_SB_LUT4_O_15_I2
.sym 109036 soc.cpu.cpuregs.regs.1.0.0_RDATA_15
.sym 109037 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 109038 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 109039 soc.cpu.cpuregs_rs1_SB_LUT4_O_10_I2
.sym 109040 soc.cpu.cpuregs.regs.1.0.0_RDATA_10
.sym 109044 gpio_led_b[1]
.sym 109045 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 109046 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 109047 soc.cpu.cpuregs_rs1_SB_LUT4_O_9_I2
.sym 109048 soc.cpu.cpuregs.regs.1.0.1_RDATA_9
.sym 109049 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 109050 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 109051 soc.cpu.cpuregs_rs1_SB_LUT4_O_9_I2
.sym 109052 soc.cpu.cpuregs.regs.1.0.0_RDATA_9
.sym 109053 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 109054 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 109055 soc.cpu.cpuregs_rs1_SB_LUT4_O_13_I2
.sym 109056 soc.cpu.cpuregs.regs.1.0.1_RDATA_13
.sym 109057 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 109058 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 109059 soc.cpu.cpuregs_rs1_SB_LUT4_O_8_I2
.sym 109060 soc.cpu.cpuregs.regs.1.0.0_RDATA_8
.sym 109061 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 109062 soc.cpu.is_lui_auipc_jal
.sym 109063 soc.cpu.decoded_imm[30]
.sym 109064 soc.cpu.cpuregs.regs.1.0.0_RDATA_1_SB_LUT4_I3_O
.sym 109065 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 109066 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 109067 soc.cpu.cpuregs_rs1_SB_LUT4_O_7_I2
.sym 109068 soc.cpu.cpuregs.regs.1.0.0_RDATA_7
.sym 109069 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 109070 soc.cpu.is_lui_auipc_jal
.sym 109071 soc.cpu.decoded_imm[24]
.sym 109072 soc.cpu.cpuregs.regs.1.0.0_RDATA_7_SB_LUT4_I3_O
.sym 109073 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 109074 soc.cpu.is_lui_auipc_jal
.sym 109075 soc.cpu.decoded_imm[31]
.sym 109076 soc.cpu.cpuregs.regs.1.0.0_RDATA_SB_LUT4_I3_O
.sym 109079 soc.cpu.cpu_state[4]
.sym 109080 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 109081 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 109082 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 109083 soc.cpu.cpuregs_rs1_SB_LUT4_O_1_I2
.sym 109084 soc.cpu.cpuregs.regs.1.0.0_RDATA_1
.sym 109085 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 109086 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 109087 soc.cpu.cpuregs_rs1_SB_LUT4_O_I2
.sym 109088 soc.cpu.cpuregs.regs.1.0.0_RDATA
.sym 109089 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 109090 soc.cpu.is_lui_auipc_jal
.sym 109091 soc.cpu.decoded_imm[29]
.sym 109092 soc.cpu.cpuregs.regs.1.0.0_RDATA_2_SB_LUT4_I3_O
.sym 109096 gpio_led_b[2]
.sym 109097 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 109098 soc.cpu.is_lui_auipc_jal
.sym 109099 soc.cpu.decoded_imm[27]
.sym 109100 soc.cpu.cpuregs.regs.1.0.0_RDATA_4_SB_LUT4_I3_O
.sym 109101 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 109102 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 109103 soc.cpu.cpuregs_rs1_SB_LUT4_O_4_I2
.sym 109104 soc.cpu.cpuregs.regs.1.0.0_RDATA_4
.sym 109105 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 109106 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 109107 soc.cpu.cpuregs_rs1_SB_LUT4_O_3_I2
.sym 109108 soc.cpu.cpuregs.regs.1.0.0_RDATA_3
.sym 109109 soc.cpu.cpuregs.wen_SB_DFFSR_D_1_Q
.sym 109110 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 109111 soc.cpu.cpuregs_rs1_SB_LUT4_O_2_I2
.sym 109112 soc.cpu.cpuregs.regs.1.0.0_RDATA_2
.sym 109113 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 109114 soc.cpu.is_lui_auipc_jal
.sym 109115 soc.cpu.decoded_imm[28]
.sym 109116 soc.cpu.cpuregs.regs.1.0.0_RDATA_3_SB_LUT4_I3_O
.sym 109117 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 109118 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 109119 soc.cpu.cpuregs_rs1_SB_LUT4_O_5_I2
.sym 109120 soc.cpu.cpuregs.regs.1.0.1_RDATA_5
.sym 109129 soc.cpu.cpuregs_wrdata[26]
.sym 109156 gpio_led_pmod[0]
.sym 109169 iomem_wdata[0]
.sym 109189 iomem_wdata[4]
.sym 109193 iomem_wdata[1]
.sym 109197 iomem_wdata[7]
.sym 109201 iomem_wdata[3]
.sym 109205 iomem_wdata[6]
.sym 109209 iomem_wdata[2]
.sym 109213 iomem_wdata[5]
.sym 109218 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 109219 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 109220 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 109222 soc.cpu.mem_xfer
.sym 109223 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 109224 soc.cpu.mem_rdata_q[13]
.sym 109227 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 109228 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 109230 soc.cpu.mem_xfer
.sym 109231 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3
.sym 109232 soc.cpu.mem_rdata_q[24]
.sym 109234 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 109235 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 109236 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 109237 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 109238 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 109239 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 109240 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 109243 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 109244 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 109246 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1
.sym 109247 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2
.sym 109248 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3
.sym 109250 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 109251 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 109252 soc.cpu.mem_rdata_latched[5]
.sym 109255 soc.cpu.mem_rdata_latched[12]
.sym 109256 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 109257 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 109258 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 109259 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 109260 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 109261 iomem_wdata[4]
.sym 109267 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 109268 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 109270 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 109271 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 109272 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 109275 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 109276 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 109278 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 109279 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2
.sym 109280 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 109282 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 109283 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 109284 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 109287 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 109288 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 109290 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 109291 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 109292 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 109293 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 109294 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 109295 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1
.sym 109296 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 109297 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 109298 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 109299 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 109300 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 109302 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 109303 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 109304 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 109305 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 109306 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 109307 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 109308 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 109309 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 109310 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 109311 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 109312 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 109314 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 109315 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 109316 soc.cpu.mem_rdata_latched[12]
.sym 109317 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 109318 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 109319 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 109320 soc.cpu.mem_rdata_latched[12]
.sym 109321 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 109322 soc.cpu.mem_rdata_latched[5]
.sym 109323 soc.cpu.mem_rdata_latched[6]
.sym 109324 soc.cpu.mem_rdata_latched[12]
.sym 109327 soc.cpu.mem_rdata_latched[6]
.sym 109328 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 109330 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 109331 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 109332 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 109333 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 109334 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 109335 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 109336 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 109337 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 109338 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 109339 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 109340 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 109343 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 109344 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 109346 soc.cpu.mem_rdata_latched[4]
.sym 109347 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 109348 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 109351 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 109352 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 109353 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 109354 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 109355 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 109356 soc.cpu.mem_rdata_latched[12]
.sym 109357 soc.cpu.mem_rdata_latched[5]
.sym 109358 soc.cpu.mem_rdata_latched[4]
.sym 109359 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 109360 soc.cpu.mem_rdata_latched[6]
.sym 109362 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 109363 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 109364 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 109367 resetn
.sym 109368 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 109371 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 109372 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 109375 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 109376 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 109379 soc.cpu.mem_rdata_latched[6]
.sym 109380 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 109382 soc.cpu.decoded_imm_SB_DFFESR_Q_27_D_SB_LUT4_O_I1
.sym 109383 soc.cpu.decoded_imm_j[4]
.sym 109384 soc.cpu.instr_jal
.sym 109387 soc.cpu.mem_rdata_latched[5]
.sym 109388 soc.cpu.mem_rdata_latched[4]
.sym 109389 soc.cpu.mem_rdata_latched[3]
.sym 109390 soc.cpu.mem_rdata_latched[2]
.sym 109391 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 109392 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 109394 soc.cpu.mem_rdata_latched[2]
.sym 109395 soc.cpu.mem_rdata_latched[3]
.sym 109396 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 109398 soc.cpu.is_alu_reg_imm
.sym 109399 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 109400 soc.cpu.instr_jalr
.sym 109402 soc.cpu.decoded_imm_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 109403 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 109404 soc.cpu.mem_rdata_q[24]
.sym 109406 soc.cpu.mem_rdata_q[11]
.sym 109407 soc.cpu.is_sb_sh_sw
.sym 109408 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 109410 soc.cpu.mem_rdata_q[9]
.sym 109411 soc.cpu.is_sb_sh_sw
.sym 109412 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 109413 soc.cpu.decoded_rd[4]
.sym 109414 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 109415 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 109416 soc.cpu.cpuregs_waddr[4]
.sym 109418 soc.cpu.latched_rd_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 109419 soc.cpu.decoded_rd[2]
.sym 109420 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 109422 soc.cpu.cpu_state[3]
.sym 109423 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 109424 soc.cpu.latched_stalu
.sym 109426 soc.cpu.decoded_imm_SB_DFFESR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 109427 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 109428 soc.cpu.mem_rdata_q[21]
.sym 109429 soc.cpu.decoded_rd[3]
.sym 109430 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 109431 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 109432 soc.cpu.cpuregs_waddr[3]
.sym 109434 soc.cpu.mem_rdata_q[8]
.sym 109435 soc.cpu.is_sb_sh_sw
.sym 109436 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 109438 soc.cpu.decoded_imm_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 109439 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 109440 soc.cpu.mem_rdata_q[22]
.sym 109441 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 109442 soc.cpu.mem_xfer
.sym 109443 soc.cpu.mem_rdata_latched[0]
.sym 109444 soc.cpu.mem_rdata_latched[1]
.sym 109445 soc.cpu.mem_rdata_q[23]
.sym 109446 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 109447 soc.cpu.decoded_imm_j[3]
.sym 109448 soc.cpu.instr_jal
.sym 109450 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_I1
.sym 109451 soc.cpu.trap_SB_LUT4_I1_I3
.sym 109452 soc.cpu.mem_do_rinst
.sym 109455 resetn
.sym 109456 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O
.sym 109457 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 109458 soc.cpu.cpuregs_raddr2[3]
.sym 109459 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 109460 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 109463 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 109464 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O
.sym 109467 resetn
.sym 109468 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 109469 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 109473 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 109474 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 109475 soc.cpu.mem_rdata_latched[2]
.sym 109476 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 109478 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 109479 soc.cpu.mem_rdata_latched[3]
.sym 109480 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 109481 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 109482 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 109483 soc.cpu.mem_rdata_latched[4]
.sym 109484 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 109486 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 109487 soc.cpu.mem_rdata_latched[12]
.sym 109488 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 109489 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 109490 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 109491 soc.cpu.mem_rdata_latched[3]
.sym 109492 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 109494 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 109495 soc.cpu.mem_rdata_latched[5]
.sym 109496 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 109498 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 109499 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 109500 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3
.sym 109502 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 109503 soc.cpu.mem_rdata_latched[4]
.sym 109504 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 109506 soc.cpu.cpu_state[6]
.sym 109507 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 109508 soc.cpu.mem_do_prefetch
.sym 109509 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 109513 soc.cpu.mem_rdata_q[27]
.sym 109514 soc.cpu.mem_rdata_q[25]
.sym 109515 soc.cpu.mem_rdata_q[28]
.sym 109516 soc.cpu.mem_rdata_q[26]
.sym 109517 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 109518 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 109519 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 109520 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 109521 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 109525 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I2_O
.sym 109526 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 109527 soc.cpu.cpu_state[2]
.sym 109528 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 109529 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 109535 soc.cpu.mem_do_rinst
.sym 109536 soc.cpu.mem_do_prefetch
.sym 109537 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 109538 soc.cpu.cpuregs_waddr[3]
.sym 109539 soc.cpu.cpuregs_waddr[4]
.sym 109540 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 109543 soc.cpu.cpuregs_waddr[1]
.sym 109544 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 109545 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 109551 soc.cpu.cpuregs_waddr[0]
.sym 109552 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 109553 soc.cpu.cpuregs_waddr[4]
.sym 109554 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 109555 soc.cpu.cpuregs_waddr[1]
.sym 109556 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 109557 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 109563 soc.cpu.cpuregs_waddr[2]
.sym 109564 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 109565 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 109569 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 109573 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 109574 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 109575 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 109576 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 109577 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 109581 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 109585 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 109589 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 109593 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 109597 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 109601 soc.cpu.decoded_imm_SB_DFFESR_Q_20_D_SB_LUT4_O_I0
.sym 109602 soc.cpu.mem_rdata_q[31]
.sym 109603 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 109604 soc.cpu.is_sb_sh_sw
.sym 109606 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 109607 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 109608 soc.cpu.is_sb_sh_sw
.sym 109609 soc.cpu.mem_rdata_q[7]
.sym 109610 soc.cpu.is_sb_sh_sw
.sym 109611 soc.cpu.decoded_imm_j[0]
.sym 109612 soc.cpu.instr_jal
.sym 109613 soc.cpu.decoded_imm_j[11]
.sym 109614 soc.cpu.instr_jal
.sym 109615 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 109616 soc.cpu.mem_rdata_q[7]
.sym 109617 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 109618 soc.cpu.mem_rdata_q[24]
.sym 109619 soc.cpu.instr_auipc
.sym 109620 soc.cpu.instr_lui
.sym 109621 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 109622 soc.cpu.mem_rdata_q[13]
.sym 109623 soc.cpu.instr_auipc
.sym 109624 soc.cpu.instr_lui
.sym 109625 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 109626 soc.cpu.mem_rdata_q[28]
.sym 109627 soc.cpu.instr_auipc
.sym 109628 soc.cpu.instr_lui
.sym 109634 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 109635 soc.cpu.reg_out[1]
.sym 109636 soc.cpu.reg_next_pc[1]
.sym 109637 soc.cpu.decoded_imm_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.sym 109638 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 109639 soc.cpu.instr_jal
.sym 109640 soc.cpu.decoded_imm_j[28]
.sym 109642 soc.cpu.decoded_imm_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 109643 soc.cpu.decoded_imm_j[31]
.sym 109644 soc.cpu.instr_jal
.sym 109645 soc.cpu.mem_rdata_q[31]
.sym 109646 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_I2
.sym 109647 soc.cpu.instr_auipc
.sym 109648 soc.cpu.instr_lui
.sym 109649 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 109650 soc.cpu.mem_rdata_q[21]
.sym 109651 soc.cpu.instr_auipc
.sym 109652 soc.cpu.instr_lui
.sym 109653 soc.cpu.decoded_imm_SB_DFFESR_Q_10_D_SB_LUT4_O_I0
.sym 109654 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 109655 soc.cpu.instr_jal
.sym 109656 soc.cpu.decoded_imm_j[21]
.sym 109657 soc.cpu.decoded_imm_SB_DFFESR_Q_18_D_SB_LUT4_O_I0
.sym 109658 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 109659 soc.cpu.instr_jal
.sym 109660 soc.cpu.decoded_imm_j[13]
.sym 109661 soc.cpu.decoded_imm_SB_DFFESR_Q_7_D_SB_LUT4_O_I0
.sym 109662 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 109663 soc.cpu.instr_jal
.sym 109664 soc.cpu.decoded_imm_j[24]
.sym 109665 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 109666 soc.cpu.mem_rdata_q[27]
.sym 109667 soc.cpu.instr_auipc
.sym 109668 soc.cpu.instr_lui
.sym 109670 soc.cpu.decoded_imm_SB_DFFESR_Q_29_D_SB_LUT4_O_I1
.sym 109671 soc.cpu.decoded_imm_j[2]
.sym 109672 soc.cpu.instr_jal
.sym 109673 soc.cpu.decoded_imm_SB_DFFESR_Q_4_D_SB_LUT4_O_I0
.sym 109674 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 109675 soc.cpu.instr_jal
.sym 109676 soc.cpu.decoded_imm_j[27]
.sym 109677 soc.cpu.mem_rdata_q[29]
.sym 109678 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_I2
.sym 109679 soc.cpu.decoded_imm_j[9]
.sym 109680 soc.cpu.instr_jal
.sym 109682 soc.cpu.decoded_imm_SB_DFFESR_Q_30_D_SB_LUT4_O_I1
.sym 109683 soc.cpu.decoded_imm_j[1]
.sym 109684 soc.cpu.instr_jal
.sym 109685 soc.cpu.mem_rdata_q[30]
.sym 109686 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_I2
.sym 109687 soc.cpu.decoded_imm_j[10]
.sym 109688 soc.cpu.instr_jal
.sym 109689 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0
.sym 109690 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 109691 soc.cpu.instr_jal
.sym 109692 soc.cpu.decoded_imm_j[30]
.sym 109693 soc.cpu.mem_rdata_q[28]
.sym 109694 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_I2
.sym 109695 soc.cpu.decoded_imm_j[8]
.sym 109696 soc.cpu.instr_jal
.sym 109698 soc.cpu.reg_pc_SB_DFFESR_Q_30_D
.sym 109699 soc.cpu.decoded_imm_j[0]
.sym 109702 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 109703 soc.cpu.decoded_imm_j[1]
.sym 109704 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[1]
.sym 109706 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 109707 soc.cpu.decoded_imm_j[2]
.sym 109708 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[2]
.sym 109710 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 109711 soc.cpu.decoded_imm_j[3]
.sym 109712 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[3]
.sym 109714 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 109715 soc.cpu.decoded_imm_j[4]
.sym 109716 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[4]
.sym 109718 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 109719 soc.cpu.decoded_imm_j[5]
.sym 109720 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[5]
.sym 109722 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 109723 soc.cpu.decoded_imm_j[6]
.sym 109724 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[6]
.sym 109726 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 109727 soc.cpu.decoded_imm_j[7]
.sym 109728 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[7]
.sym 109730 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 109731 soc.cpu.decoded_imm_j[8]
.sym 109732 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[8]
.sym 109734 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 109735 soc.cpu.decoded_imm_j[9]
.sym 109736 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[9]
.sym 109738 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 109739 soc.cpu.decoded_imm_j[10]
.sym 109740 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[10]
.sym 109742 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 109743 soc.cpu.decoded_imm_j[11]
.sym 109744 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[11]
.sym 109746 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 109747 soc.cpu.decoded_imm_j[12]
.sym 109748 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[12]
.sym 109750 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 109751 soc.cpu.decoded_imm_j[13]
.sym 109752 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[13]
.sym 109754 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 109755 soc.cpu.decoded_imm_j[14]
.sym 109756 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[14]
.sym 109758 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 109759 soc.cpu.decoded_imm_j[15]
.sym 109760 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[15]
.sym 109762 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 109763 soc.cpu.decoded_imm_j[16]
.sym 109764 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[16]
.sym 109766 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 109767 soc.cpu.decoded_imm_j[17]
.sym 109768 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[17]
.sym 109770 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 109771 soc.cpu.decoded_imm_j[18]
.sym 109772 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[18]
.sym 109774 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 109775 soc.cpu.decoded_imm_j[19]
.sym 109776 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[19]
.sym 109778 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 109779 soc.cpu.decoded_imm_j[20]
.sym 109780 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[20]
.sym 109782 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 109783 soc.cpu.decoded_imm_j[21]
.sym 109784 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[21]
.sym 109786 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 109787 soc.cpu.decoded_imm_j[22]
.sym 109788 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[22]
.sym 109790 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 109791 soc.cpu.decoded_imm_j[23]
.sym 109792 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[23]
.sym 109794 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 109795 soc.cpu.decoded_imm_j[24]
.sym 109796 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[24]
.sym 109798 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 109799 soc.cpu.decoded_imm_j[25]
.sym 109800 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[25]
.sym 109802 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 109803 soc.cpu.decoded_imm_j[26]
.sym 109804 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[26]
.sym 109806 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 109807 soc.cpu.decoded_imm_j[27]
.sym 109808 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[27]
.sym 109810 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 109811 soc.cpu.decoded_imm_j[28]
.sym 109812 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[28]
.sym 109814 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 109815 soc.cpu.decoded_imm_j[29]
.sym 109816 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[29]
.sym 109818 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 109819 soc.cpu.decoded_imm_j[30]
.sym 109820 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[30]
.sym 109822 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 109823 soc.cpu.decoded_imm_j[31]
.sym 109824 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[31]
.sym 109825 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 109826 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 109827 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 109828 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 109829 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 109830 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 109831 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 109832 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 109834 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 109835 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 109836 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 109837 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 109838 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 109839 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 109840 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 109841 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 109842 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 109843 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 109844 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 109846 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1
.sym 109847 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I2
.sym 109848 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 109849 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 109850 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 109851 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 109852 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 109853 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 109854 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 109855 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 109856 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 109857 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 109858 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 109859 soc.cpu.cpuregs_rs1_SB_LUT4_O_17_I2
.sym 109860 soc.cpu.cpuregs.regs.0.0.1_RDATA_1
.sym 109862 soc.cpu.reg_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1
.sym 109863 soc.cpu.reg_next_pc[14]
.sym 109864 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 109865 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I0
.sym 109866 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I1
.sym 109867 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 109868 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I3
.sym 109869 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 109870 soc.cpu.latched_stalu
.sym 109871 soc.cpu.alu_out_q[18]
.sym 109872 soc.cpu.reg_out[18]
.sym 109873 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 109874 soc.cpu.latched_stalu
.sym 109875 soc.cpu.alu_out_q[14]
.sym 109876 soc.cpu.reg_out[14]
.sym 109878 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1
.sym 109879 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I2
.sym 109880 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 109881 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 109882 soc.cpu.latched_stalu
.sym 109883 soc.cpu.alu_out_q[14]
.sym 109884 soc.cpu.reg_out[14]
.sym 109886 soc.cpu.reg_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1
.sym 109887 soc.cpu.reg_next_pc[18]
.sym 109888 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 109889 soc.cpu.cpuregs_wrdata[2]
.sym 109893 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 109894 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 109895 soc.cpu.cpuregs_rs1_SB_LUT4_O_27_I2
.sym 109896 soc.cpu.cpuregs.regs.0.0.1_RDATA_11
.sym 109897 soc.cpu.cpuregs_wrdata[4]
.sym 109901 soc.cpu.cpuregs_wrdata[14]
.sym 109905 soc.cpu.cpuregs_wrdata[15]
.sym 109909 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 109910 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 109911 soc.cpu.cpuregs_rs1_SB_LUT4_O_20_I2
.sym 109912 soc.cpu.cpuregs.regs.0.0.1_RDATA_4
.sym 109913 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 109914 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 109915 soc.cpu.cpuregs_rs1_SB_LUT4_O_16_I2
.sym 109916 soc.cpu.cpuregs.regs.0.0.1_RDATA
.sym 109917 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 109918 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 109919 soc.cpu.cpuregs_rs1_SB_LUT4_O_29_I2
.sym 109920 soc.cpu.cpuregs.regs.0.0.1_RDATA_13
.sym 109921 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 109922 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 109923 soc.cpu.cpuregs_rs1_SB_LUT4_O_23_I2
.sym 109924 soc.cpu.cpuregs.regs.0.0.1_RDATA_7
.sym 109925 soc.cpu.cpuregs_wrdata[9]
.sym 109929 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 109930 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 109931 soc.cpu.cpuregs_rs1_SB_LUT4_O_22_I2
.sym 109932 soc.cpu.cpuregs.regs.0.0.1_RDATA_6
.sym 109933 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 109934 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 109935 soc.cpu.cpuregs_rs1_SB_LUT4_O_25_I2
.sym 109936 soc.cpu.cpuregs.regs.0.0.1_RDATA_9
.sym 109937 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 109938 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 109939 soc.cpu.cpuregs_rs1_SB_LUT4_O_26_I2
.sym 109940 soc.cpu.cpuregs.regs.0.0.1_RDATA_10
.sym 109941 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 109942 soc.cpu.latched_stalu
.sym 109943 soc.cpu.alu_out_q[18]
.sym 109944 soc.cpu.reg_out[18]
.sym 109945 soc.cpu.cpuregs_wrdata[8]
.sym 109949 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 109950 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 109951 soc.cpu.cpuregs_rs1_SB_LUT4_O_24_I2
.sym 109952 soc.cpu.cpuregs.regs.0.0.1_RDATA_8
.sym 109953 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0
.sym 109954 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I1
.sym 109955 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 109956 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I3
.sym 109957 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 109958 soc.cpu.latched_stalu
.sym 109959 soc.cpu.alu_out_q[27]
.sym 109960 soc.cpu.reg_out[27]
.sym 109961 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 109962 soc.cpu.latched_stalu
.sym 109963 soc.cpu.alu_out_q[27]
.sym 109964 soc.cpu.reg_out[27]
.sym 109965 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 109966 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 109967 soc.cpu.cpuregs.regs.0.0.1_RDATA_5
.sym 109968 soc.cpu.cpuregs_rs1_SB_LUT4_O_21_I3
.sym 109969 soc.cpu.cpuregs_wrdata[5]
.sym 109973 soc.cpu.cpuregs_wrdata[10]
.sym 109977 soc.cpu.cpuregs_wrdata[7]
.sym 109982 soc.cpu.reg_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1
.sym 109983 soc.cpu.reg_next_pc[27]
.sym 109984 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 109985 soc.cpu.cpuregs_wrdata[22]
.sym 109989 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 109990 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 109991 soc.cpu.cpuregs_rs1_SB_LUT4_O_6_I2
.sym 109992 soc.cpu.cpuregs.regs.1.0.1_RDATA_6
.sym 109993 soc.cpu.cpuregs_wrdata[18]
.sym 109997 soc.cpu.cpuregs_wrdata[20]
.sym 110001 soc.cpu.cpuregs_wrdata[16]
.sym 110005 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 110006 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 110007 soc.cpu.cpuregs_rs1_SB_LUT4_O_15_I2
.sym 110008 soc.cpu.cpuregs.regs.1.0.1_RDATA_15
.sym 110009 soc.cpu.cpuregs_wrdata[25]
.sym 110013 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 110014 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 110015 soc.cpu.cpuregs_rs1_SB_LUT4_O_11_I2
.sym 110016 soc.cpu.cpuregs.regs.1.0.1_RDATA_11
.sym 110017 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 110018 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 110019 soc.cpu.cpuregs_rs1_SB_LUT4_O_1_I2
.sym 110020 soc.cpu.cpuregs.regs.1.0.1_RDATA_1
.sym 110021 soc.cpu.cpuregs_wrdata[23]
.sym 110025 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 110026 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 110027 soc.cpu.cpuregs_rs1_SB_LUT4_O_12_I2
.sym 110028 soc.cpu.cpuregs.regs.1.0.1_RDATA_12
.sym 110029 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 110030 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 110031 soc.cpu.cpuregs_rs1_SB_LUT4_O_8_I2
.sym 110032 soc.cpu.cpuregs.regs.1.0.1_RDATA_8
.sym 110033 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 110034 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 110035 soc.cpu.cpuregs_rs1_SB_LUT4_O_7_I2
.sym 110036 soc.cpu.cpuregs.regs.1.0.1_RDATA_7
.sym 110037 soc.cpu.cpuregs_wrdata[24]
.sym 110041 soc.cpu.cpuregs_wrdata[30]
.sym 110045 soc.cpu.cpuregs_wrdata[19]
.sym 110049 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 110050 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 110051 soc.cpu.cpuregs_rs1_SB_LUT4_O_4_I2
.sym 110052 soc.cpu.cpuregs.regs.1.0.1_RDATA_4
.sym 110053 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 110054 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 110055 soc.cpu.cpuregs_rs1_SB_LUT4_O_3_I2
.sym 110056 soc.cpu.cpuregs.regs.1.0.1_RDATA_3
.sym 110057 soc.cpu.cpuregs_wrdata[27]
.sym 110061 soc.cpu.cpuregs_wrdata[6]
.sym 110065 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 110066 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 110067 soc.cpu.cpuregs_rs1_SB_LUT4_O_2_I2
.sym 110068 soc.cpu.cpuregs.regs.1.0.1_RDATA_2
.sym 110069 soc.cpu.cpuregs_wrdata[31]
.sym 110073 soc.cpu.cpuregs_wrdata[17]
.sym 110077 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 110078 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 110079 soc.cpu.cpuregs_rs1_SB_LUT4_O_14_I2
.sym 110080 soc.cpu.cpuregs.regs.1.0.1_RDATA_14
.sym 110089 soc.cpu.cpuregs_wrdata[29]
.sym 110093 soc.cpu.cpuregs_wrdata[28]
.sym 110113 iomem_wdata[8]
.sym 110117 iomem_wdata[10]
.sym 110121 iomem_wdata[9]
.sym 110129 iomem_wdata[13]
.sym 110133 iomem_wdata[12]
.sym 110137 iomem_wdata[14]
.sym 110141 iomem_wdata[15]
.sym 110145 soc.cpu.mem_rdata_latched[3]
.sym 110146 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 110147 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 110148 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 110150 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 110151 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 110152 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 110153 iomem_wdata[0]
.sym 110157 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 110158 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 110159 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 110160 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 110161 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 110162 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 110163 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 110164 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 110165 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 110166 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 110167 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 110168 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 110169 soc.cpu.mem_rdata_latched[6]
.sym 110170 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 110171 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 110172 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 110175 soc.cpu.mem_rdata_latched[2]
.sym 110176 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 110177 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 110178 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 110179 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 110180 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 110183 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 110184 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 110185 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 110186 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1
.sym 110187 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 110188 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 110189 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 110190 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 110191 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 110192 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 110195 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 110196 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 110197 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0
.sym 110198 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 110199 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2
.sym 110200 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3
.sym 110203 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 110204 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 110207 soc.cpu.mem_rdata_latched[3]
.sym 110208 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 110211 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 110212 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 110213 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 110214 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 110215 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 110216 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 110217 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 110218 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 110219 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 110220 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 110222 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 110223 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 110224 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 110227 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 110228 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 110231 soc.cpu.mem_rdata_latched[5]
.sym 110232 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 110234 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 110235 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 110236 soc.cpu.mem_rdata_latched[0]
.sym 110239 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 110240 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 110243 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 110244 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 110245 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0
.sym 110246 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1
.sym 110247 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2
.sym 110248 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 110249 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 110250 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1
.sym 110251 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2
.sym 110252 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 110253 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 110254 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 110255 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 110256 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 110257 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0
.sym 110258 soc.cpu.mem_rdata_latched[12]
.sym 110259 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 110260 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 110261 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I0
.sym 110262 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1
.sym 110263 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 110264 soc.cpu.mem_rdata_latched[3]
.sym 110265 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 110266 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 110267 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 110268 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 110269 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 110270 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 110271 soc.cpu.mem_rdata_latched[4]
.sym 110272 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 110273 soc.cpu.mem_rdata_latched[6]
.sym 110274 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 110275 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 110276 soc.cpu.mem_rdata_latched[12]
.sym 110279 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 110280 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 110283 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 110284 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 110285 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 110286 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2
.sym 110287 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 110288 soc.cpu.mem_rdata_latched[12]
.sym 110289 soc.cpu.mem_xfer
.sym 110290 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 110291 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 110292 soc.cpu.mem_rdata_q[11]
.sym 110295 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 110296 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 110298 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 110299 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 110300 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1
.sym 110301 soc.cpu.mem_xfer
.sym 110302 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 110303 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 110304 soc.cpu.mem_rdata_q[8]
.sym 110306 soc.cpu.mem_xfer
.sym 110307 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 110308 soc.cpu.mem_rdata_q[15]
.sym 110309 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 110310 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 110311 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 110312 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 110315 soc.cpu.mem_rdata_latched[5]
.sym 110316 soc.cpu.mem_rdata_latched[6]
.sym 110319 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 110320 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 110321 soc.cpu.mem_xfer
.sym 110322 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 110323 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 110324 soc.cpu.mem_rdata_q[10]
.sym 110327 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 110328 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 110330 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 110331 soc.cpu.mem_rdata_latched[5]
.sym 110332 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I3
.sym 110335 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 110336 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 110337 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 110338 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 110339 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 110340 soc.cpu.mem_rdata_latched[4]
.sym 110342 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 110343 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 110344 soc.cpu.mem_rdata_latched[12]
.sym 110345 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 110346 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 110347 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 110348 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 110349 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 110350 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 110351 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 110352 soc.cpu.mem_rdata_latched[6]
.sym 110353 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 110354 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 110355 soc.cpu.mem_rdata_latched[3]
.sym 110356 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 110357 soc.cpu.mem_rdata_latched[5]
.sym 110358 soc.cpu.mem_rdata_latched[4]
.sym 110359 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 110360 soc.cpu.mem_rdata_latched[6]
.sym 110362 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 110363 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 110364 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 110366 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 110367 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 110368 soc.cpu.mem_rdata_latched[12]
.sym 110369 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0
.sym 110370 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 110371 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 110372 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 110373 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 110374 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 110375 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 110376 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 110377 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 110378 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1
.sym 110379 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 110380 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 110383 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 110384 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0
.sym 110387 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 110388 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 110389 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 110390 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1
.sym 110391 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 110392 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 110395 soc.cpu.mem_rdata_latched[1]
.sym 110396 soc.cpu.mem_rdata_latched[0]
.sym 110399 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 110400 soc.cpu.mem_rdata_latched[0]
.sym 110403 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 110404 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 110405 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 110406 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 110407 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 110408 soc.cpu.mem_rdata_latched[12]
.sym 110411 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 110412 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 110414 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 110415 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 110416 soc.cpu.mem_rdata_q[21]
.sym 110417 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 110418 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 110419 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 110420 soc.cpu.mem_rdata_latched[12]
.sym 110422 soc.cpu.mem_rdata_latched[5]
.sym 110423 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 110424 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 110425 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 110426 soc.cpu.mem_16bit_buffer[0]
.sym 110427 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2
.sym 110428 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I3
.sym 110429 soc.cpu.instr_jalr
.sym 110430 soc.cpu.is_alu_reg_imm
.sym 110431 soc.cpu.mem_rdata_q[12]
.sym 110432 soc.cpu.mem_rdata_q[13]
.sym 110435 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3
.sym 110436 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 110438 soc.cpu.mem_do_rinst
.sym 110439 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 110440 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 110441 soc.cpu.decoded_imm_SB_DFFESR_Q_28_D_SB_LUT4_O_I0
.sym 110442 soc.cpu.mem_rdata_q[10]
.sym 110443 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 110444 soc.cpu.is_sb_sh_sw
.sym 110447 soc.cpu.mem_rdata_latched[6]
.sym 110448 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 110449 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 110450 soc.cpu.cpuregs_raddr2[2]
.sym 110451 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 110452 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 110453 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 110454 soc.cpu.cpuregs_raddr2[1]
.sym 110455 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 110456 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 110459 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 110460 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 110461 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 110462 soc.cpu.cpuregs_raddr2[0]
.sym 110463 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 110464 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 110465 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 110469 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 110473 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 110474 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I1
.sym 110475 soc.cpu.cpuregs_raddr1[1]
.sym 110476 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 110477 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 110478 soc.cpu.cpuregs_raddr1[4]
.sym 110479 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 110480 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 110482 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 110483 soc.cpu.mem_rdata_latched[12]
.sym 110484 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 110485 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 110490 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 110491 soc.cpu.mem_rdata_latched[12]
.sym 110492 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 110493 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 110494 soc.cpu.cpuregs_raddr2[4]
.sym 110495 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 110496 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 110498 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 110499 soc.cpu.mem_rdata_latched[6]
.sym 110500 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I3
.sym 110501 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 110505 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 110509 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 110514 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 110515 soc.cpu.mem_rdata_latched[12]
.sym 110516 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 110518 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 110519 soc.cpu.cpuregs_raddr1[3]
.sym 110520 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 110521 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 110522 soc.cpu.cpuregs_raddr1[2]
.sym 110523 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_I2
.sym 110524 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 110526 soc.cpu.instr_auipc
.sym 110527 soc.cpu.instr_lui
.sym 110528 soc.cpu.instr_jal
.sym 110530 soc.cpu.mem_xfer
.sym 110531 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_I2_O
.sym 110532 soc.cpu.mem_rdata_q[19]
.sym 110533 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 110534 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 110535 soc.cpu.cpuregs_waddr[3]
.sym 110536 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 110538 soc.cpu.cpuregs_raddr1[4]
.sym 110539 soc.cpu.cpuregs_raddr1[3]
.sym 110540 soc.cpu.cpuregs_raddr1[2]
.sym 110541 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 110545 soc.cpu.cpuregs_waddr[2]
.sym 110546 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 110547 soc.cpu.cpuregs_waddr[0]
.sym 110548 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 110550 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 110551 soc.cpu.mem_rdata_latched[12]
.sym 110552 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 110554 soc.cpu.decoded_rs1_SB_LUT4_I1_O
.sym 110555 soc.cpu.cpuregs_raddr1[1]
.sym 110556 soc.cpu.cpuregs_raddr1[0]
.sym 110557 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 110562 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 110563 soc.cpu.mem_rdata_latched[12]
.sym 110564 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_I2_O
.sym 110565 $PACKER_GND_NET
.sym 110569 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 110570 soc.cpu.mem_rdata_q[19]
.sym 110571 soc.cpu.instr_auipc
.sym 110572 soc.cpu.instr_lui
.sym 110574 soc.cpu.mem_rdata_q[31]
.sym 110575 soc.cpu.is_sb_sh_sw
.sym 110576 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 110577 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 110578 soc.cpu.mem_rdata_q[15]
.sym 110579 soc.cpu.instr_auipc
.sym 110580 soc.cpu.instr_lui
.sym 110581 soc.cpu.mem_rdata_latched[12]
.sym 110586 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 110587 soc.cpu.mem_rdata_latched[12]
.sym 110588 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_I2_O
.sym 110589 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 110590 soc.cpu.mem_rdata_q[16]
.sym 110591 soc.cpu.instr_auipc
.sym 110592 soc.cpu.instr_lui
.sym 110597 soc.cpu.decoded_imm_SB_DFFESR_Q_12_D_SB_LUT4_O_I0
.sym 110598 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 110599 soc.cpu.instr_jal
.sym 110600 soc.cpu.decoded_imm_j[19]
.sym 110601 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 110602 soc.cpu.latched_stalu
.sym 110603 soc.cpu.alu_out_q[0]
.sym 110604 soc.cpu.reg_out[0]
.sym 110605 soc.cpu.decoded_imm_SB_DFFESR_Q_16_D_SB_LUT4_O_I0
.sym 110606 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 110607 soc.cpu.instr_jal
.sym 110608 soc.cpu.decoded_imm_j[15]
.sym 110609 soc.cpu.decoded_imm_SB_DFFESR_Q_15_D_SB_LUT4_O_I0
.sym 110610 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 110611 soc.cpu.instr_jal
.sym 110612 soc.cpu.decoded_imm_j[16]
.sym 110613 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 110614 soc.cpu.mem_rdata_q[22]
.sym 110615 soc.cpu.instr_auipc
.sym 110616 soc.cpu.instr_lui
.sym 110619 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_I2
.sym 110620 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D
.sym 110621 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 110622 soc.cpu.mem_rdata_q[12]
.sym 110623 soc.cpu.instr_auipc
.sym 110624 soc.cpu.instr_lui
.sym 110625 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 110626 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 110627 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 110628 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 110630 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1
.sym 110631 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I2
.sym 110632 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 110633 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 110634 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 110635 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 110636 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 110638 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1
.sym 110639 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I2
.sym 110640 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 110641 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 110642 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 110643 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 110644 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 110646 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1
.sym 110647 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I2
.sym 110648 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 110654 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1
.sym 110655 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I2
.sym 110656 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 110657 soc.cpu.mem_rdata_q[25]
.sym 110658 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_I2
.sym 110659 soc.cpu.decoded_imm_j[5]
.sym 110660 soc.cpu.instr_jal
.sym 110661 soc.cpu.mem_rdata_q[27]
.sym 110662 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_I2
.sym 110663 soc.cpu.decoded_imm_j[7]
.sym 110664 soc.cpu.instr_jal
.sym 110665 soc.cpu.mem_rdata_q[26]
.sym 110666 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_I2
.sym 110667 soc.cpu.decoded_imm_j[6]
.sym 110668 soc.cpu.instr_jal
.sym 110669 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 110670 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 110671 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 110672 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 110673 soc.cpu.decoded_imm_SB_DFFESR_Q_19_D_SB_LUT4_O_I0
.sym 110674 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 110675 soc.cpu.instr_jal
.sym 110676 soc.cpu.decoded_imm_j[12]
.sym 110677 soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I0
.sym 110678 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 110679 soc.cpu.instr_jal
.sym 110680 soc.cpu.decoded_imm_j[22]
.sym 110681 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 110682 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 110683 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 110684 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 110688 soc.cpu.compressed_instr
.sym 110690 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 110691 soc.cpu.compressed_instr
.sym 110694 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 110695 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 110696 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 110698 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 110700 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 110702 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 110704 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 110706 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 110708 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 110710 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 110712 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 110714 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 110716 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 110718 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 110720 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 110722 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 110724 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 110726 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 110728 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 110730 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 110732 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 110734 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 110736 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[11]
.sym 110738 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 110740 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[12]
.sym 110742 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 110744 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[13]
.sym 110746 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 110748 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
.sym 110750 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 110752 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
.sym 110754 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 110756 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 110758 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 110760 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[17]
.sym 110762 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 110764 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[18]
.sym 110766 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 110768 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[19]
.sym 110770 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 110772 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[20]
.sym 110774 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 110776 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[21]
.sym 110778 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 110780 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[22]
.sym 110782 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 110784 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[23]
.sym 110786 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 110788 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[24]
.sym 110790 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 110792 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[25]
.sym 110794 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 110796 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[26]
.sym 110798 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 110800 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[27]
.sym 110802 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 110804 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[28]
.sym 110806 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 110808 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[29]
.sym 110809 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 110810 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 110811 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 110812 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[30]
.sym 110814 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 110815 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I2
.sym 110816 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 110817 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 110818 soc.cpu.latched_stalu
.sym 110819 soc.cpu.alu_out_q[16]
.sym 110820 soc.cpu.reg_out[16]
.sym 110821 soc.cpu.cpuregs_wrdata[12]
.sym 110825 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 110826 soc.cpu.latched_stalu
.sym 110827 soc.cpu.alu_out_q[16]
.sym 110828 soc.cpu.reg_out[16]
.sym 110829 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 110830 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 110831 soc.cpu.cpuregs_rs1_SB_LUT4_O_28_I2
.sym 110832 soc.cpu.cpuregs.regs.0.0.1_RDATA_12
.sym 110833 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 110834 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 110835 soc.cpu.cpuregs_rs1_SB_LUT4_O_19_I2
.sym 110836 soc.cpu.cpuregs.regs.0.0.1_RDATA_3
.sym 110838 soc.cpu.reg_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1
.sym 110839 soc.cpu.reg_next_pc[16]
.sym 110840 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 110841 soc.cpu.irq_state[1]
.sym 110842 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I0_SB_LUT4_O_I1
.sym 110843 soc.cpu.reg_next_pc[14]
.sym 110844 soc.cpu.irq_state[0]
.sym 110845 soc.cpu.cpuregs_wrdata[3]
.sym 110849 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 110853 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 110854 soc.cpu.latched_stalu
.sym 110855 soc.cpu.alu_out_q[31]
.sym 110856 soc.cpu.reg_out[31]
.sym 110858 soc.cpu.reg_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 110859 soc.cpu.reg_next_pc[31]
.sym 110860 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 110862 soc.cpu.reg_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1
.sym 110863 soc.cpu.reg_next_pc[19]
.sym 110864 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 110865 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 110866 soc.cpu.latched_stalu
.sym 110867 soc.cpu.alu_out_q[19]
.sym 110868 soc.cpu.reg_out[19]
.sym 110869 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 110870 soc.cpu.latched_stalu
.sym 110871 soc.cpu.alu_out_q[19]
.sym 110872 soc.cpu.reg_out[19]
.sym 110873 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 110877 soc.cpu.irq_state[1]
.sym 110878 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 110879 soc.cpu.reg_next_pc[19]
.sym 110880 soc.cpu.irq_state[0]
.sym 110881 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0
.sym 110882 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I1
.sym 110883 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 110884 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I3
.sym 110885 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 110886 soc.cpu.latched_stalu
.sym 110887 soc.cpu.alu_out_q[21]
.sym 110888 soc.cpu.reg_out[21]
.sym 110889 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0
.sym 110890 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I1
.sym 110891 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 110892 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I3
.sym 110893 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 110894 soc.cpu.latched_stalu
.sym 110895 soc.cpu.alu_out_q[21]
.sym 110896 soc.cpu.reg_out[21]
.sym 110897 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 110901 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I0
.sym 110902 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I1
.sym 110903 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 110904 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I3
.sym 110905 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I0
.sym 110906 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1
.sym 110907 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 110908 soc.cpu.reg_pc[0]
.sym 110910 soc.cpu.reg_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1
.sym 110911 soc.cpu.reg_next_pc[21]
.sym 110912 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 110913 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 110917 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 110921 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 110925 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 110926 soc.cpu.latched_stalu
.sym 110927 soc.cpu.alu_out_q[28]
.sym 110928 soc.cpu.reg_out[28]
.sym 110930 soc.cpu.reg_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 110931 soc.cpu.reg_next_pc[29]
.sym 110932 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 110934 soc.cpu.reg_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 110935 soc.cpu.reg_next_pc[28]
.sym 110936 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 110940 soc.cpu.latched_compr
.sym 110941 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 110942 soc.cpu.latched_stalu
.sym 110943 soc.cpu.alu_out_q[29]
.sym 110944 soc.cpu.reg_out[29]
.sym 110945 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 110946 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 110947 soc.cpu.cpuregs_rs1_SB_LUT4_O_10_I2
.sym 110948 soc.cpu.cpuregs.regs.1.0.1_RDATA_10
.sym 110949 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 110950 soc.cpu.latched_stalu
.sym 110951 soc.cpu.alu_out_q[7]
.sym 110952 soc.cpu.reg_out[7]
.sym 110953 soc.cpu.cpuregs_wrdata[21]
.sym 110957 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I0
.sym 110958 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 110959 soc.cpu.irq_state[0]
.sym 110960 soc.cpu.reg_next_pc[13]
.sym 110962 soc.cpu.reg_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1
.sym 110963 soc.cpu.reg_next_pc[7]
.sym 110964 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 110965 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 110966 soc.cpu.latched_stalu
.sym 110967 soc.cpu.alu_out_q[7]
.sym 110968 soc.cpu.reg_out[7]
.sym 110971 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2
.sym 110972 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I3
.sym 110973 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I0
.sym 110974 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I1
.sym 110975 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 110976 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I3
.sym 110977 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 110978 soc.cpu.latched_stalu
.sym 110979 soc.cpu.alu_out_q[28]
.sym 110980 soc.cpu.reg_out[28]
.sym 110981 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 110982 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 110983 soc.cpu.cpuregs_rs1_SB_LUT4_O_I2
.sym 110984 soc.cpu.cpuregs.regs.1.0.1_RDATA
.sym 110985 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 110986 soc.cpu.latched_stalu
.sym 110987 soc.cpu.alu_out_q[31]
.sym 110988 soc.cpu.reg_out[31]
.sym 110990 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I1
.sym 110991 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2
.sym 110992 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 110993 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I0
.sym 110994 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I1
.sym 110995 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 110996 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I3
.sym 110997 soc.cpu.cpuregs_wrdata[13]
.sym 111001 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 111002 soc.cpu.latched_stalu
.sym 111003 soc.cpu.alu_out_q[29]
.sym 111004 soc.cpu.reg_out[29]
.sym 111005 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 111006 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 111007 soc.cpu.cpuregs_rs1_SB_LUT4_O_18_I2
.sym 111008 soc.cpu.cpuregs.regs.0.0.1_RDATA_2
.sym 111009 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I0
.sym 111010 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I1
.sym 111011 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 111012 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I3
.sym 111013 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0
.sym 111014 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1
.sym 111015 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 111016 soc.cpu.cpuregs.wdata_SB_LUT4_O_I3
.sym 111017 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I3_SB_LUT4_O_I0
.sym 111018 soc.cpu.irq_pending[29]
.sym 111019 soc.cpu.irq_state[1]
.sym 111020 soc.cpu.irq_mask[29]
.sym 111022 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I0_SB_LUT4_O_I1
.sym 111023 soc.cpu.irq_state[0]
.sym 111024 soc.cpu.reg_next_pc[27]
.sym 111028 gpio_led_b[4]
.sym 111029 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 111030 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 111031 soc.cpu.irq_state[0]
.sym 111032 soc.cpu.reg_next_pc[29]
.sym 111033 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I0
.sym 111034 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I1
.sym 111035 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 111036 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I3
.sym 111039 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2
.sym 111040 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I3
.sym 111041 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 111042 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 111043 soc.cpu.pcpi_rs1[2]
.sym 111044 soc.cpu.pcpi_rs1[0]
.sym 111048 gpio_led_pmod[3]
.sym 111050 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I1
.sym 111051 soc.cpu.cpu_state[2]
.sym 111052 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 111056 gpio_led_pmod[6]
.sym 111057 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 111058 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 111059 soc.cpu.pcpi_rs1[5]
.sym 111060 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 111061 soc.cpu.is_lui_auipc_jal
.sym 111062 soc.cpu.cpuregs_rs1[1]
.sym 111063 soc.cpu.reg_pc[1]
.sym 111064 soc.cpu.instr_lui
.sym 111072 gpio_led_pmod[2]
.sym 111073 iomem_wdata[23]
.sym 111089 iomem_wdata[21]
.sym 111105 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 111106 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 111107 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 111108 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 111109 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111110 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3
.sym 111111 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 111112 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 111113 iomem_wdata[18]
.sym 111117 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111118 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 111119 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 111120 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 111121 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 111122 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 111123 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 111124 soc.cpu.mem_rdata_latched[6]
.sym 111126 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 111127 soc.cpu.mem_rdata_latched[12]
.sym 111128 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 111129 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 111130 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 111131 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 111132 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 111134 soc.cpu.mem_rdata_latched[12]
.sym 111135 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 111136 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 111137 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 111138 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 111139 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 111140 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 111141 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0
.sym 111142 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 111143 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 111144 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 111147 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 111148 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 111150 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 111151 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 111152 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 111154 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 111155 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 111156 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 111157 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 111158 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 111159 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 111160 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 111162 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 111163 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 111164 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 111166 soc.cpu.mem_xfer
.sym 111167 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 111168 soc.cpu.mem_rdata_q[26]
.sym 111169 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 111170 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 111171 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 111172 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 111173 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 111174 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 111175 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 111176 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 111177 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 111178 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 111179 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 111180 soc.cpu.mem_rdata_latched[12]
.sym 111183 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2
.sym 111184 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 111185 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 111186 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 111187 soc.cpu.mem_rdata_latched[6]
.sym 111188 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I2
.sym 111191 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 111192 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 111195 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 111196 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 111198 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 111199 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 111200 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 111203 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 111204 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 111205 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 111206 soc.cpu.mem_rdata_latched[12]
.sym 111207 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 111208 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 111211 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 111212 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 111214 soc.cpu.mem_xfer
.sym 111215 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 111216 soc.cpu.mem_rdata_q[14]
.sym 111217 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 111218 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 111219 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 111220 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I2
.sym 111222 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1
.sym 111223 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I2
.sym 111224 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 111226 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1
.sym 111227 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 111228 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 111231 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 111232 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 111233 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 111234 soc.cpu.mem_16bit_buffer[8]
.sym 111235 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 111236 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 111238 soc.cpu.mem_xfer
.sym 111239 soc.mem_rdata[24]
.sym 111240 soc.cpu.mem_rdata_q[24]
.sym 111241 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 111242 soc.cpu.mem_xfer
.sym 111243 soc.mem_rdata[24]
.sym 111244 soc.cpu.mem_rdata_q[24]
.sym 111246 soc.cpu.mem_xfer
.sym 111247 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 111248 soc.cpu.mem_rdata_q[30]
.sym 111249 soc.cpu.mem_xfer
.sym 111250 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 111251 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 111252 soc.cpu.mem_rdata_q[7]
.sym 111253 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 111254 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 111255 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 111256 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 111257 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 111258 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 111259 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 111260 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 111263 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2
.sym 111264 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3
.sym 111265 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 111266 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111267 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 111268 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 111269 soc.mem_rdata[24]
.sym 111274 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 111275 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 111276 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 111278 soc.cpu.mem_la_secondword
.sym 111279 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 111280 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 111283 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 111284 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 111285 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 111286 soc.cpu.mem_16bit_buffer[7]
.sym 111287 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 111288 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 111289 soc.cpu.mem_rdata_latched[2]
.sym 111290 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 111291 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 111292 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 111294 soc.cpu.mem_xfer
.sym 111295 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3
.sym 111296 soc.cpu.mem_rdata_q[25]
.sym 111299 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 111300 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 111303 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 111304 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 111307 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 111308 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 111309 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 111310 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 111311 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 111312 soc.cpu.mem_rdata_latched[4]
.sym 111314 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 111315 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 111316 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 111319 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 111320 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 111322 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 111323 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 111324 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 111326 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 111327 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 111328 soc.cpu.mem_rdata_latched[12]
.sym 111331 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111332 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 111333 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 111334 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 111335 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 111336 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 111339 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 111340 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 111342 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 111343 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 111344 soc.cpu.mem_rdata_latched[12]
.sym 111347 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111348 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 111350 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1
.sym 111351 soc.cpu.mem_16bit_buffer[12]
.sym 111352 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 111353 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 111354 soc.cpu.mem_16bit_buffer[11]
.sym 111355 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 111356 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 111357 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111358 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 111359 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 111360 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 111362 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 111363 soc.cpu.mem_rdata_latched[12]
.sym 111364 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 111367 soc.cpu.mem_rdata_latched[0]
.sym 111368 soc.cpu.mem_rdata_latched[1]
.sym 111369 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 111370 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 111371 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1
.sym 111372 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 111373 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 111374 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 111375 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 111376 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 111378 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 111379 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 111380 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 111381 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 111382 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1
.sym 111383 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 111384 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 111387 soc.cpu.mem_rdata_latched[1]
.sym 111388 soc.cpu.mem_rdata_latched[0]
.sym 111391 soc.cpu.mem_rdata_latched[1]
.sym 111392 soc.cpu.mem_rdata_latched[0]
.sym 111393 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 111394 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 111395 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 111396 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 111397 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 111398 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 111399 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 111400 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 111402 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 111403 soc.cpu.mem_rdata_latched[12]
.sym 111404 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 111406 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 111407 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 111408 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 111410 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 111411 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 111412 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 111413 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 111414 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I1
.sym 111415 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 111416 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 111417 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 111418 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 111419 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 111420 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 111421 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 111422 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 111423 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 111424 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 111425 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0
.sym 111426 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 111427 soc.cpu.mem_rdata_latched[0]
.sym 111428 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 111430 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 111431 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 111432 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 111434 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 111435 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 111436 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 111438 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_I2_O
.sym 111439 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 111440 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O
.sym 111441 soc.cpu.mem_rdata_latched[1]
.sym 111442 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 111443 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O
.sym 111444 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O
.sym 111446 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 111447 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 111448 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 111450 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 111451 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 111452 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 111454 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 111455 soc.cpu.mem_rdata_latched[6]
.sym 111456 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 111458 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 111459 soc.cpu.mem_rdata_latched[12]
.sym 111460 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O
.sym 111466 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_I2_O
.sym 111467 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 111468 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O
.sym 111469 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 111470 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 111471 soc.cpu.cpuregs_raddr1[0]
.sym 111472 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 111474 soc.cpu.mem_xfer
.sym 111475 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I3_SB_LUT4_I2_O
.sym 111476 soc.cpu.mem_rdata_q[16]
.sym 111478 soc.cpu.mem_xfer
.sym 111479 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O
.sym 111480 soc.cpu.mem_rdata_q[18]
.sym 111482 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 111483 soc.cpu.mem_rdata_latched[12]
.sym 111484 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I3_SB_LUT4_I2_O
.sym 111485 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O
.sym 111498 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 111499 soc.cpu.mem_rdata_latched[12]
.sym 111500 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I3
.sym 111506 soc.cpu.mem_xfer
.sym 111507 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_I2_O
.sym 111508 soc.cpu.mem_rdata_q[17]
.sym 111513 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 111518 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 111519 soc.cpu.mem_rdata_latched[12]
.sym 111520 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I3
.sym 111523 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 111524 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 111533 soc.cpu.cpuregs.wen
.sym 111537 soc.cpu.mem_rdata_q[27]
.sym 111538 soc.cpu.mem_rdata_q[25]
.sym 111539 soc.cpu.mem_rdata_q[24]
.sym 111540 soc.cpu.mem_rdata_q[26]
.sym 111545 soc.cpu.mem_rdata_q[27]
.sym 111546 soc.cpu.mem_rdata_q[25]
.sym 111547 soc.cpu.mem_rdata_q[24]
.sym 111548 soc.cpu.mem_rdata_q[26]
.sym 111553 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 111554 soc.cpu.mem_rdata_q[18]
.sym 111555 soc.cpu.instr_auipc
.sym 111556 soc.cpu.instr_lui
.sym 111557 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 111558 soc.cpu.mem_rdata_q[14]
.sym 111559 soc.cpu.instr_auipc
.sym 111560 soc.cpu.instr_lui
.sym 111577 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 111578 soc.cpu.mem_rdata_q[17]
.sym 111579 soc.cpu.instr_auipc
.sym 111580 soc.cpu.instr_lui
.sym 111585 soc.cpu.decoded_imm_SB_DFFESR_Q_17_D_SB_LUT4_O_I0
.sym 111586 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 111587 soc.cpu.instr_jal
.sym 111588 soc.cpu.decoded_imm_j[14]
.sym 111589 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 111590 soc.cpu.latched_stalu
.sym 111591 soc.cpu.alu_out_q[2]
.sym 111592 soc.cpu.reg_out[2]
.sym 111593 soc.cpu.decoded_imm_SB_DFFESR_Q_13_D_SB_LUT4_O_I0
.sym 111594 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 111595 soc.cpu.instr_jal
.sym 111596 soc.cpu.decoded_imm_j[18]
.sym 111597 soc.cpu.decoded_imm_SB_DFFESR_Q_14_D_SB_LUT4_O_I0
.sym 111598 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 111599 soc.cpu.instr_jal
.sym 111600 soc.cpu.decoded_imm_j[17]
.sym 111602 soc.cpu.reg_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1
.sym 111603 soc.cpu.reg_next_pc[2]
.sym 111604 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 111605 soc.cpu.decoded_imm_SB_DFFESR_Q_2_D_SB_LUT4_O_I0
.sym 111606 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 111607 soc.cpu.instr_jal
.sym 111608 soc.cpu.decoded_imm_j[29]
.sym 111609 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 111610 soc.cpu.mem_rdata_q[29]
.sym 111611 soc.cpu.instr_auipc
.sym 111612 soc.cpu.instr_lui
.sym 111613 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 111614 soc.cpu.latched_stalu
.sym 111615 soc.cpu.alu_out_q[2]
.sym 111616 soc.cpu.reg_out[2]
.sym 111618 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1
.sym 111619 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I2
.sym 111620 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 111621 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111622 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 111623 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 111624 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 111626 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1
.sym 111627 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I2
.sym 111628 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 111629 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111630 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 111631 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 111632 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 111634 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1
.sym 111635 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I2
.sym 111636 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 111637 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111638 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 111639 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 111640 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 111641 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 111642 soc.cpu.latched_stalu
.sym 111643 soc.cpu.alu_out_q[20]
.sym 111644 soc.cpu.reg_out[20]
.sym 111646 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1
.sym 111647 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2
.sym 111648 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 111650 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1
.sym 111651 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I2
.sym 111652 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 111653 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 111657 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 111662 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1
.sym 111663 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I2
.sym 111664 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 111665 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111666 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 111667 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 111668 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 111669 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111670 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 111671 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 111672 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 111673 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111674 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 111675 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 111676 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 111678 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 111679 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I2
.sym 111680 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 111682 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1
.sym 111683 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I2
.sym 111684 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 111686 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 111687 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 111688 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 111689 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111690 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 111691 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 111692 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 111693 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111694 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 111695 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 111696 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 111697 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111698 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 111699 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 111700 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 111701 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111702 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 111703 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 111704 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 111705 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111706 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 111707 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 111708 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 111710 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1
.sym 111711 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I2
.sym 111712 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 111714 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1
.sym 111715 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I2
.sym 111716 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 111718 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1
.sym 111719 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I2
.sym 111720 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 111722 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1
.sym 111723 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I2
.sym 111724 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 111726 soc.cpu.reg_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1
.sym 111727 soc.cpu.reg_next_pc[17]
.sym 111728 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 111729 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 111730 soc.cpu.latched_stalu
.sym 111731 soc.cpu.alu_out_q[17]
.sym 111732 soc.cpu.reg_out[17]
.sym 111733 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 111734 soc.cpu.latched_stalu
.sym 111735 soc.cpu.alu_out_q[17]
.sym 111736 soc.cpu.reg_out[17]
.sym 111737 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I0
.sym 111738 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I1
.sym 111739 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 111740 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3
.sym 111741 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111742 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 111743 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 111744 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 111746 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1
.sym 111747 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I2
.sym 111748 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 111750 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 111751 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I2
.sym 111752 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 111753 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 111757 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 111761 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I0
.sym 111762 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I1
.sym 111763 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 111764 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I3
.sym 111765 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111766 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 111767 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 111768 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 111770 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1
.sym 111771 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I2
.sym 111772 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 111773 soc.cpu.irq_state[1]
.sym 111774 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1
.sym 111775 soc.cpu.reg_next_pc[11]
.sym 111776 soc.cpu.irq_state[0]
.sym 111777 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 111781 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 111787 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2
.sym 111788 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I3
.sym 111789 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I3_SB_LUT4_O_I0
.sym 111790 soc.cpu.irq_pending[12]
.sym 111791 soc.cpu.irq_state[1]
.sym 111792 soc.cpu.irq_mask[12]
.sym 111793 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 111797 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 111801 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 111805 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2_SB_LUT4_O_I0
.sym 111806 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 111807 soc.cpu.irq_state[0]
.sym 111808 soc.cpu.reg_next_pc[12]
.sym 111809 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 111810 soc.cpu.latched_stalu
.sym 111811 soc.cpu.alu_out_q[8]
.sym 111812 soc.cpu.reg_out[8]
.sym 111814 soc.cpu.reg_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1
.sym 111815 soc.cpu.reg_next_pc[8]
.sym 111816 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 111818 soc.cpu.reg_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1
.sym 111819 soc.cpu.reg_next_pc[10]
.sym 111820 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 111821 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 111825 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0
.sym 111826 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I1
.sym 111827 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 111828 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I3
.sym 111829 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 111830 soc.cpu.latched_stalu
.sym 111831 soc.cpu.alu_out_q[8]
.sym 111832 soc.cpu.reg_out[8]
.sym 111833 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 111837 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 111838 soc.cpu.latched_stalu
.sym 111839 soc.cpu.alu_out_q[10]
.sym 111840 soc.cpu.reg_out[10]
.sym 111842 soc.cpu.irq_state[0]
.sym 111843 soc.cpu.reg_next_pc[0]
.sym 111844 soc.cpu.latched_compr
.sym 111845 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 111849 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 111854 soc.cpu.reg_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1
.sym 111855 soc.cpu.reg_next_pc[22]
.sym 111856 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 111857 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I0
.sym 111858 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I1
.sym 111859 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 111860 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I3
.sym 111861 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I0
.sym 111862 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I1
.sym 111863 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 111864 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I3
.sym 111865 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I0
.sym 111866 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I1
.sym 111867 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 111868 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I3
.sym 111869 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 111870 soc.cpu.latched_stalu
.sym 111871 soc.cpu.alu_out_q[10]
.sym 111872 soc.cpu.reg_out[10]
.sym 111874 soc.cpu.reg_pc[1]
.sym 111875 soc.cpu.latched_compr
.sym 111878 soc.cpu.reg_pc[2]
.sym 111879 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2
.sym 111880 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 111882 soc.cpu.reg_pc[3]
.sym 111884 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 111886 soc.cpu.reg_pc[4]
.sym 111888 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 111890 soc.cpu.reg_pc[5]
.sym 111892 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 111894 soc.cpu.reg_pc[6]
.sym 111896 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 111898 soc.cpu.reg_pc[7]
.sym 111900 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 111902 soc.cpu.reg_pc[8]
.sym 111904 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 111906 soc.cpu.reg_pc[9]
.sym 111908 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 111910 soc.cpu.reg_pc[10]
.sym 111912 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 111914 soc.cpu.reg_pc[11]
.sym 111916 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 111918 soc.cpu.reg_pc[12]
.sym 111920 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[11]
.sym 111922 soc.cpu.reg_pc[13]
.sym 111924 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[12]
.sym 111926 soc.cpu.reg_pc[14]
.sym 111928 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[13]
.sym 111930 soc.cpu.reg_pc[15]
.sym 111932 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
.sym 111934 soc.cpu.reg_pc[16]
.sym 111936 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
.sym 111938 soc.cpu.reg_pc[17]
.sym 111940 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 111942 soc.cpu.reg_pc[18]
.sym 111944 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[17]
.sym 111946 soc.cpu.reg_pc[19]
.sym 111948 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[18]
.sym 111950 soc.cpu.reg_pc[20]
.sym 111952 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[19]
.sym 111954 soc.cpu.reg_pc[21]
.sym 111956 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[20]
.sym 111958 soc.cpu.reg_pc[22]
.sym 111960 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[21]
.sym 111962 soc.cpu.reg_pc[23]
.sym 111964 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[22]
.sym 111966 soc.cpu.reg_pc[24]
.sym 111968 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[23]
.sym 111970 soc.cpu.reg_pc[25]
.sym 111972 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[24]
.sym 111974 soc.cpu.reg_pc[26]
.sym 111976 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[25]
.sym 111978 soc.cpu.reg_pc[27]
.sym 111980 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[26]
.sym 111982 soc.cpu.reg_pc[28]
.sym 111984 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[27]
.sym 111986 soc.cpu.reg_pc[29]
.sym 111988 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[28]
.sym 111990 soc.cpu.reg_pc[30]
.sym 111992 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[29]
.sym 111994 soc.cpu.reg_pc[31]
.sym 111996 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[30]
.sym 111997 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0
.sym 111998 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I1
.sym 111999 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 112000 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I3
.sym 112001 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 112002 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 112003 soc.cpu.pcpi_rs1[9]
.sym 112004 soc.cpu.pcpi_rs1[17]
.sym 112005 iomem_wdata[3]
.sym 112009 iomem_wdata[2]
.sym 112013 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 112014 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 112015 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 112016 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 112017 iomem_wdata[6]
.sym 112021 iomem_wdata[1]
.sym 112028 gpio_led_pmod[1]
.sym 112029 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 112030 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 112031 soc.cpu.pcpi_rs1[12]
.sym 112032 soc.cpu.pcpi_rs1[14]
.sym 112051 iomem_wstrb[1]
.sym 112052 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 112055 iomem_wstrb[0]
.sym 112056 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 112057 iomem_wdata[5]
.sym 112065 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 112066 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 112067 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 112068 soc.cpu.mem_rdata_latched[4]
.sym 112070 iomem_wstrb[0]
.sym 112071 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 112072 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 112074 resetn
.sym 112075 iomem_wstrb[0]
.sym 112076 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 112077 iomem_wdata[11]
.sym 112082 resetn
.sym 112083 iomem_wstrb[1]
.sym 112084 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 112086 resetn
.sym 112087 iomem_wstrb[0]
.sym 112088 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 112090 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 112091 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0
.sym 112092 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 112094 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 112095 soc.simpleuart.send_dummy_SB_DFFESS_Q_E_SB_LUT4_O_I2
.sym 112096 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 112098 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 112099 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 112100 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 112101 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 112102 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 112103 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 112104 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 112106 soc.cpu.mem_rdata_latched[12]
.sym 112107 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 112108 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 112110 soc.cpu.mem_xfer
.sym 112111 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 112112 soc.cpu.mem_rdata_q[27]
.sym 112114 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 112115 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 112116 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 112117 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 112118 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 112119 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 112120 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 112121 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 112122 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 112123 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 112124 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 112125 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_I0
.sym 112126 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 112127 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 112128 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 112129 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 112133 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 112134 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 112135 soc.cpu.mem_rdata_latched[4]
.sym 112136 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I2
.sym 112138 soc.cpu.mem_xfer
.sym 112139 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3
.sym 112140 soc.cpu.mem_rdata_q[29]
.sym 112142 soc.cpu.mem_rdata_latched[2]
.sym 112143 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 112144 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 112146 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 112147 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 112148 soc.cpu.mem_rdata_latched[2]
.sym 112150 soc.cpu.mem_xfer
.sym 112151 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 112152 soc.cpu.mem_rdata_q[31]
.sym 112154 soc.cpu.mem_rdata_latched[12]
.sym 112155 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 112156 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 112158 soc.cpu.mem_rdata_latched[5]
.sym 112159 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 112160 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 112162 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 112163 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 112164 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 112166 soc.cpu.mem_xfer
.sym 112167 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 112168 soc.cpu.mem_rdata_q[9]
.sym 112170 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2
.sym 112171 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 112172 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 112175 soc.simpleuart.send_dummy
.sym 112176 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 112178 iomem_wstrb[0]
.sym 112179 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 112180 soc.simpleuart.send_dummy
.sym 112183 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 112184 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 112187 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 112188 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 112189 gpio_led_pmod[0]
.sym 112194 soc.cpu.mem_xfer
.sym 112195 soc.mem_rdata[23]
.sym 112196 soc.cpu.mem_rdata_q[23]
.sym 112197 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 112198 soc.cpu.mem_16bit_buffer[14]
.sym 112199 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 112200 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 112203 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 112204 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 112205 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 112206 soc.cpu.mem_16bit_buffer[13]
.sym 112207 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 112208 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 112209 gpio_led_g[7]
.sym 112213 gpio_led_pmod[1]
.sym 112217 soc.cpu.mem_xfer
.sym 112218 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 112219 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 112220 soc.cpu.mem_rdata_q[13]
.sym 112222 soc.cpu.mem_la_secondword
.sym 112223 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 112224 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 112225 soc.mem_rdata[29]
.sym 112229 soc.mem_rdata[23]
.sym 112233 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 112234 soc.cpu.mem_16bit_buffer[9]
.sym 112235 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2
.sym 112236 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 112237 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 112238 soc.cpu.mem_la_secondword
.sym 112239 soc.mem_rdata[29]
.sym 112240 soc.cpu.mem_rdata_q[29]
.sym 112241 soc.cpu.mem_xfer
.sym 112242 soc.cpu.mem_la_secondword
.sym 112243 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 112244 soc.cpu.mem_rdata_q[13]
.sym 112245 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 112246 soc.cpu.mem_xfer
.sym 112247 soc.mem_rdata[23]
.sym 112248 soc.cpu.mem_rdata_q[23]
.sym 112249 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 112250 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 112251 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 112252 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 112253 soc.mem_rdata[25]
.sym 112257 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 112258 soc.cpu.mem_xfer
.sym 112259 soc.mem_rdata[25]
.sym 112260 soc.cpu.mem_rdata_q[25]
.sym 112262 soc.cpu.mem_xfer
.sym 112263 soc.mem_rdata[25]
.sym 112264 soc.cpu.mem_rdata_q[25]
.sym 112265 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 112266 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3
.sym 112267 soc.cpu.mem_rdata_latched[3]
.sym 112268 soc.cpu.mem_rdata_latched[2]
.sym 112269 soc.cpu.mem_xfer
.sym 112270 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 112271 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 112272 soc.cpu.mem_rdata_q[7]
.sym 112273 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 112274 soc.cpu.mem_16bit_buffer[5]
.sym 112275 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2
.sym 112276 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3
.sym 112279 soc.cpu.mem_rdata_latched[3]
.sym 112280 soc.cpu.mem_rdata_latched[2]
.sym 112282 soc.cpu.mem_la_secondword
.sym 112283 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 112284 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 112286 soc.cpu.mem_rdata_latched[5]
.sym 112287 soc.cpu.mem_rdata_latched[4]
.sym 112288 soc.cpu.mem_rdata_latched[6]
.sym 112290 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 112291 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 112292 soc.cpu.mem_rdata_latched[12]
.sym 112294 soc.cpu.mem_rdata_latched[12]
.sym 112295 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 112296 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 112298 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 112299 soc.cpu.mem_rdata_latched[2]
.sym 112300 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3
.sym 112302 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 112303 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 112304 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 112305 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 112306 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 112307 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 112308 soc.cpu.mem_rdata_latched[12]
.sym 112309 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I3_SB_LUT4_I2_O_SB_LUT4_I2_I0
.sym 112310 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 112311 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I3_SB_LUT4_I2_O
.sym 112312 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 112314 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 112315 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3
.sym 112316 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 112317 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 112318 soc.cpu.mem_rdata_latched[12]
.sym 112319 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 112320 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 112323 soc.cpu.mem_la_secondword
.sym 112324 soc.cpu.prefetched_high_word_SB_LUT4_I1_O
.sym 112325 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 112326 soc.cpu.mem_16bit_buffer[10]
.sym 112327 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 112328 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 112329 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 112330 soc.cpu.mem_xfer
.sym 112331 soc.mem_rdata[27]
.sym 112332 soc.cpu.mem_rdata_q[27]
.sym 112333 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 112334 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 112335 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 112336 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_I3
.sym 112338 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 112339 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 112340 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 112341 soc.cpu.mem_xfer
.sym 112342 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 112343 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 112344 soc.cpu.mem_do_wdata
.sym 112345 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 112346 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 112347 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 112348 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 112349 iomem_wdata[15]
.sym 112354 soc.cpu.mem_la_secondword
.sym 112355 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2
.sym 112356 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 112358 soc.cpu.mem_xfer
.sym 112359 soc.mem_rdata[21]
.sym 112360 soc.cpu.mem_rdata_q[21]
.sym 112361 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 112362 soc.cpu.mem_16bit_buffer[1]
.sym 112363 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I2
.sym 112364 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3
.sym 112367 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 112368 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 112370 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 112371 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 112372 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 112375 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 112376 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 112379 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 112380 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 112382 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 112383 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 112384 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3
.sym 112385 soc.cpu.mem_rdata_latched[5]
.sym 112390 soc.cpu.mem_la_secondword
.sym 112391 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 112392 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 112394 resetn
.sym 112395 iomem_wstrb[1]
.sym 112396 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 112398 soc.cpu.mem_la_secondword
.sym 112399 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 112400 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 112402 soc.cpu.mem_xfer
.sym 112403 soc.mem_rdata[27]
.sym 112404 soc.cpu.mem_rdata_q[27]
.sym 112406 soc.cpu.mem_xfer
.sym 112407 soc.mem_rdata[26]
.sym 112408 soc.cpu.mem_rdata_q[26]
.sym 112410 soc.cpu.mem_la_secondword
.sym 112411 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3
.sym 112412 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_I3
.sym 112414 soc.cpu.mem_xfer
.sym 112415 soc.mem_rdata[18]
.sym 112416 soc.cpu.mem_rdata_q[18]
.sym 112418 soc.cpu.mem_la_secondword
.sym 112419 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3
.sym 112420 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_I2_I3
.sym 112425 soc.mem_rdata[26]
.sym 112429 soc.mem_rdata[17]
.sym 112433 soc.mem_rdata[27]
.sym 112439 soc.cpu.mem_do_rinst
.sym 112440 soc.cpu.mem_do_rdata
.sym 112442 soc.cpu.mem_xfer
.sym 112443 soc.mem_rdata[17]
.sym 112444 soc.cpu.mem_rdata_q[17]
.sym 112446 soc.cpu.mem_la_secondword_SB_LUT4_I2_I1
.sym 112447 soc.cpu.mem_la_secondword
.sym 112448 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 112451 soc.cpu.clear_prefetched_high_word_q
.sym 112452 soc.cpu.prefetched_high_word
.sym 112455 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I2
.sym 112456 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3
.sym 112458 soc.cpu.mem_rdata_q[30]
.sym 112459 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 112460 soc.cpu.mem_rdata_q[29]
.sym 112461 soc.cpu.instr_sw_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 112462 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 112463 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 112464 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 112465 soc.cpu.mem_rdata_q[31]
.sym 112466 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 112467 soc.cpu.mem_rdata_q[3]
.sym 112468 soc.cpu.mem_rdata_q[19]
.sym 112469 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I2
.sym 112473 soc.cpu.mem_rdata_q[18]
.sym 112474 soc.cpu.mem_rdata_q[17]
.sym 112475 soc.cpu.mem_rdata_q[16]
.sym 112476 soc.cpu.mem_rdata_q[15]
.sym 112481 iomem_wdata[13]
.sym 112493 iomem_wdata[12]
.sym 112507 soc.cpu.instr_rdinstrh_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 112508 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 112510 soc.cpu.mem_do_wdata
.sym 112511 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 112512 soc.cpu.trap_SB_LUT4_I3_O
.sym 112546 soc.cpu.reg_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1
.sym 112547 soc.cpu.reg_next_pc[4]
.sym 112548 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 112557 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 112558 soc.cpu.latched_stalu
.sym 112559 soc.cpu.alu_out_q[4]
.sym 112560 soc.cpu.reg_out[4]
.sym 112578 soc.cpu.reg_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1
.sym 112579 soc.cpu.reg_next_pc[3]
.sym 112580 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 112582 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 112583 soc.cpu.reg_out[3]
.sym 112584 soc.cpu.reg_next_pc[3]
.sym 112585 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 112586 soc.cpu.latched_stalu
.sym 112587 soc.cpu.alu_out_q[20]
.sym 112588 soc.cpu.reg_out[20]
.sym 112590 soc.cpu.reg_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 112591 soc.cpu.reg_next_pc[20]
.sym 112592 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 112593 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 112594 soc.cpu.latched_stalu
.sym 112595 soc.cpu.alu_out_q[3]
.sym 112596 soc.cpu.reg_out[3]
.sym 112597 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 112598 soc.cpu.latched_stalu
.sym 112599 soc.cpu.alu_out_q[3]
.sym 112600 soc.cpu.reg_out[3]
.sym 112602 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 112603 soc.cpu.reg_out[10]
.sym 112604 soc.cpu.reg_next_pc[10]
.sym 112605 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 112606 soc.cpu.latched_stalu
.sym 112607 soc.cpu.alu_out_q[4]
.sym 112608 soc.cpu.reg_out[4]
.sym 112609 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 112610 soc.cpu.latched_stalu
.sym 112611 soc.cpu.alu_out_q[9]
.sym 112612 soc.cpu.reg_out[9]
.sym 112613 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 112614 soc.cpu.latched_stalu
.sym 112615 soc.cpu.alu_out_q[9]
.sym 112616 soc.cpu.reg_out[9]
.sym 112618 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I0_SB_LUT4_O_I1
.sym 112619 soc.cpu.irq_state[0]
.sym 112620 soc.cpu.reg_next_pc[4]
.sym 112621 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 112625 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 112630 soc.cpu.reg_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 112631 soc.cpu.reg_next_pc[9]
.sym 112632 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 112633 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 112637 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I0
.sym 112638 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I1
.sym 112639 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 112640 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I3
.sym 112642 soc.cpu.reg_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1
.sym 112643 soc.cpu.reg_next_pc[24]
.sym 112644 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 112645 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 112646 soc.cpu.latched_stalu
.sym 112647 soc.cpu.alu_out_q[24]
.sym 112648 soc.cpu.reg_out[24]
.sym 112651 soc.cpu.irq_mask[4]
.sym 112652 soc.cpu.irq_pending[4]
.sym 112655 soc.cpu.irq_pending[1]
.sym 112656 soc.cpu.irq_mask[1]
.sym 112658 soc.cpu.irq_pending[4]
.sym 112659 soc.cpu.irq_state[1]
.sym 112660 soc.cpu.irq_mask[4]
.sym 112662 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 112663 soc.cpu.reg_out[24]
.sym 112664 soc.cpu.reg_next_pc[24]
.sym 112667 soc.cpu.irq_mask[3]
.sym 112668 soc.cpu.irq_pending[3]
.sym 112669 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 112670 soc.cpu.latched_stalu
.sym 112671 soc.cpu.alu_out_q[24]
.sym 112672 soc.cpu.reg_out[24]
.sym 112673 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 112674 soc.cpu.latched_stalu
.sym 112675 soc.cpu.alu_out_q[26]
.sym 112676 soc.cpu.reg_out[26]
.sym 112678 soc.cpu.reg_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1
.sym 112679 soc.cpu.reg_next_pc[26]
.sym 112680 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 112682 soc.cpu.irq_pending[3]
.sym 112683 soc.cpu.irq_state[1]
.sym 112684 soc.cpu.irq_mask[3]
.sym 112686 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I0_SB_LUT4_O_I1
.sym 112687 soc.cpu.irq_state[0]
.sym 112688 soc.cpu.reg_next_pc[3]
.sym 112689 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 112694 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 112695 soc.cpu.reg_out[29]
.sym 112696 soc.cpu.reg_next_pc[29]
.sym 112697 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 112698 soc.cpu.latched_stalu
.sym 112699 soc.cpu.alu_out_q[26]
.sym 112700 soc.cpu.reg_out[26]
.sym 112701 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I0
.sym 112702 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I1
.sym 112703 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 112704 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I3
.sym 112706 soc.cpu.irq_pending[7]
.sym 112707 soc.cpu.irq_state[1]
.sym 112708 soc.cpu.irq_mask[7]
.sym 112709 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 112713 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 112717 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 112721 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 112722 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1
.sym 112723 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1
.sym 112724 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0_SB_LUT4_O_I1
.sym 112725 soc.cpu.irq_pending[4]
.sym 112726 soc.cpu.irq_mask[4]
.sym 112727 soc.cpu.irq_pending[7]
.sym 112728 soc.cpu.irq_mask[7]
.sym 112729 soc.cpu.irq_state[1]
.sym 112730 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0_SB_LUT4_O_I1
.sym 112731 soc.cpu.reg_next_pc[15]
.sym 112732 soc.cpu.irq_state[0]
.sym 112733 soc.cpu.irq_pending[3]
.sym 112734 soc.cpu.irq_mask[3]
.sym 112735 soc.cpu.irq_pending[12]
.sym 112736 soc.cpu.irq_mask[12]
.sym 112739 soc.cpu.irq_mask[12]
.sym 112740 soc.cpu.irq_pending[12]
.sym 112743 soc.cpu.irq_mask[29]
.sym 112744 soc.cpu.irq_pending[29]
.sym 112745 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_I2_I0
.sym 112746 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0_SB_LUT4_O_I1
.sym 112747 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1
.sym 112748 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1
.sym 112749 soc.cpu.irq_state[1]
.sym 112750 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I0_SB_LUT4_O_I1
.sym 112751 soc.cpu.reg_next_pc[20]
.sym 112752 soc.cpu.irq_state[0]
.sym 112753 soc.cpu.irq_state[1]
.sym 112754 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0_SB_LUT4_O_I1
.sym 112755 soc.cpu.reg_next_pc[18]
.sym 112756 soc.cpu.irq_state[0]
.sym 112757 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 112758 soc.cpu.latched_stalu
.sym 112759 soc.cpu.alu_out_q[13]
.sym 112760 soc.cpu.reg_out[13]
.sym 112761 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 112762 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0_SB_LUT4_O_I1
.sym 112763 soc.cpu.irq_pending[29]
.sym 112764 soc.cpu.irq_mask[29]
.sym 112765 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O_I0
.sym 112766 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 112767 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 112768 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 112769 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 112773 soc.cpu.irq_state[1]
.sym 112774 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 112775 soc.cpu.reg_next_pc[31]
.sym 112776 soc.cpu.irq_state[0]
.sym 112777 soc.cpu.irq_state[1]
.sym 112778 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I0_SB_LUT4_O_I1
.sym 112779 soc.cpu.reg_next_pc[10]
.sym 112780 soc.cpu.irq_state[0]
.sym 112782 soc.cpu.reg_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1
.sym 112783 soc.cpu.reg_next_pc[25]
.sym 112784 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 112785 soc.cpu.irq_state[1]
.sym 112786 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1
.sym 112787 soc.cpu.reg_next_pc[8]
.sym 112788 soc.cpu.irq_state[0]
.sym 112789 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I1_SB_LUT4_O_I0
.sym 112790 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 112791 soc.cpu.irq_state[0]
.sym 112792 soc.cpu.reg_next_pc[24]
.sym 112793 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 112794 soc.cpu.latched_stalu
.sym 112795 soc.cpu.alu_out_q[25]
.sym 112796 soc.cpu.reg_out[25]
.sym 112797 soc.cpu.irq_state[1]
.sym 112798 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1
.sym 112799 soc.cpu.reg_next_pc[26]
.sym 112800 soc.cpu.irq_state[0]
.sym 112801 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I0_SB_LUT4_O_I0
.sym 112802 soc.cpu.irq_pending[0]
.sym 112803 soc.cpu.irq_state[1]
.sym 112804 soc.cpu.irq_mask[0]
.sym 112805 soc.cpu.cpuregs_rs1[1]
.sym 112809 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 112810 soc.cpu.latched_stalu
.sym 112811 soc.cpu.alu_out_q[22]
.sym 112812 soc.cpu.reg_out[22]
.sym 112813 soc.cpu.irq_state[1]
.sym 112814 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0_SB_LUT4_O_I1
.sym 112815 soc.cpu.reg_next_pc[21]
.sym 112816 soc.cpu.irq_state[0]
.sym 112817 soc.cpu.irq_state[1]
.sym 112818 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1
.sym 112819 soc.cpu.reg_next_pc[22]
.sym 112820 soc.cpu.irq_state[0]
.sym 112821 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 112822 soc.cpu.latched_stalu
.sym 112823 soc.cpu.alu_out_q[25]
.sym 112824 soc.cpu.reg_out[25]
.sym 112825 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 112826 soc.cpu.latched_stalu
.sym 112827 soc.cpu.alu_out_q[22]
.sym 112828 soc.cpu.reg_out[22]
.sym 112829 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0
.sym 112830 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I1
.sym 112831 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 112832 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I3
.sym 112834 soc.cpu.reg_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1
.sym 112835 soc.cpu.reg_next_pc[5]
.sym 112836 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 112837 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I0
.sym 112838 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 112839 soc.cpu.irq_state[0]
.sym 112840 soc.cpu.reg_next_pc[5]
.sym 112841 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 112842 soc.cpu.latched_stalu
.sym 112843 soc.cpu.alu_out_q[5]
.sym 112844 soc.cpu.reg_out[5]
.sym 112845 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 112846 soc.cpu.latched_stalu
.sym 112847 soc.cpu.alu_out_q[5]
.sym 112848 soc.cpu.reg_out[5]
.sym 112849 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 112855 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2
.sym 112856 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I3
.sym 112857 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 112861 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I3_SB_LUT4_O_I0
.sym 112862 soc.cpu.irq_pending[5]
.sym 112863 soc.cpu.irq_state[1]
.sym 112864 soc.cpu.irq_mask[5]
.sym 112865 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I3_SB_LUT4_O_I0
.sym 112866 soc.cpu.irq_pending[6]
.sym 112867 soc.cpu.irq_state[1]
.sym 112868 soc.cpu.irq_mask[6]
.sym 112870 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I0_SB_LUT4_O_I1
.sym 112871 soc.cpu.irq_state[0]
.sym 112872 soc.cpu.reg_next_pc[7]
.sym 112873 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 112874 soc.cpu.latched_stalu
.sym 112875 soc.cpu.alu_out_q[23]
.sym 112876 soc.cpu.reg_out[23]
.sym 112877 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 112878 soc.cpu.latched_stalu
.sym 112879 soc.cpu.alu_out_q[6]
.sym 112880 soc.cpu.reg_out[6]
.sym 112882 soc.cpu.reg_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1
.sym 112883 soc.cpu.reg_next_pc[6]
.sym 112884 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 112885 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I0
.sym 112886 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I1
.sym 112887 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 112888 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I3
.sym 112889 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 112890 soc.cpu.latched_stalu
.sym 112891 soc.cpu.alu_out_q[6]
.sym 112892 soc.cpu.reg_out[6]
.sym 112894 soc.cpu.reg_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1
.sym 112895 soc.cpu.reg_next_pc[23]
.sym 112896 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 112897 soc.cpu.irq_state[1]
.sym 112898 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I0_SB_LUT4_O_I1
.sym 112899 soc.cpu.reg_next_pc[30]
.sym 112900 soc.cpu.irq_state[0]
.sym 112901 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 112905 soc.cpu.is_lui_auipc_jal
.sym 112906 soc.cpu.cpuregs_rs1[21]
.sym 112907 soc.cpu.reg_pc[21]
.sym 112908 soc.cpu.instr_lui
.sym 112909 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0
.sym 112910 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I1
.sym 112911 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 112912 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I3
.sym 112913 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 112914 soc.cpu.latched_stalu
.sym 112915 soc.cpu.alu_out_q[23]
.sym 112916 soc.cpu.reg_out[23]
.sym 112917 soc.cpu.irq_state[1]
.sym 112918 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 112919 soc.cpu.reg_next_pc[23]
.sym 112920 soc.cpu.irq_state[0]
.sym 112921 soc.cpu.cpu_state[2]
.sym 112922 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 112923 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 112924 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 112925 soc.cpu.is_lui_auipc_jal
.sym 112926 soc.cpu.cpuregs_rs1[9]
.sym 112927 soc.cpu.reg_pc[9]
.sym 112928 soc.cpu.instr_lui
.sym 112929 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2_SB_LUT4_O_I0
.sym 112930 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 112931 soc.cpu.irq_state[0]
.sym 112932 soc.cpu.reg_next_pc[6]
.sym 112933 soc.cpu.is_lui_auipc_jal
.sym 112934 soc.cpu.cpuregs_rs1[17]
.sym 112935 soc.cpu.reg_pc[17]
.sym 112936 soc.cpu.instr_lui
.sym 112937 soc.cpu.pcpi_rs1[1]
.sym 112938 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 112939 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 112940 soc.cpu.cpu_state[4]
.sym 112943 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2
.sym 112944 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I3
.sym 112945 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I0
.sym 112946 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I1
.sym 112947 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I2
.sym 112948 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 112949 soc.cpu.is_lui_auipc_jal
.sym 112950 soc.cpu.cpuregs_rs1[19]
.sym 112951 soc.cpu.reg_pc[19]
.sym 112952 soc.cpu.instr_lui
.sym 112956 gpio_led_b[0]
.sym 112957 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I0
.sym 112958 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I1
.sym 112959 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I2
.sym 112960 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 112961 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 112962 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 112963 soc.cpu.pcpi_rs1[5]
.sym 112964 soc.cpu.pcpi_rs1[13]
.sym 112965 soc.cpu.cpuregs_rs1[29]
.sym 112969 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 112970 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 112971 soc.cpu.pcpi_rs1[14]
.sym 112972 soc.cpu.pcpi_rs1[16]
.sym 112973 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 112974 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 112975 soc.cpu.pcpi_rs1[8]
.sym 112976 soc.cpu.pcpi_rs1[10]
.sym 112977 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 112978 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 112979 soc.cpu.pcpi_rs1[20]
.sym 112980 soc.cpu.pcpi_rs1[22]
.sym 112981 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 112982 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 112983 soc.cpu.pcpi_rs1[17]
.sym 112984 soc.cpu.pcpi_rs1[25]
.sym 112985 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 112986 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 112987 soc.cpu.pcpi_rs1[17]
.sym 112988 soc.cpu.pcpi_rs1[19]
.sym 112989 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 112990 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 112991 soc.cpu.pcpi_rs1[11]
.sym 112992 soc.cpu.pcpi_rs1[19]
.sym 112993 soc.simpleuart.recv_pattern[4]
.sym 112997 soc.simpleuart.recv_pattern[2]
.sym 113001 soc.simpleuart.recv_pattern[1]
.sym 113005 soc.simpleuart.recv_pattern[3]
.sym 113009 soc.simpleuart.recv_pattern[5]
.sym 113017 soc.simpleuart.recv_pattern[6]
.sym 113021 soc.simpleuart.recv_pattern[7]
.sym 113025 soc.simpleuart.recv_pattern[3]
.sym 113029 soc.simpleuart.recv_pattern[4]
.sym 113034 resetn
.sym 113035 iomem_wstrb[2]
.sym 113036 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 113039 soc.simpleuart.recv_buf_valid
.sym 113040 soc.simpleuart.recv_buf_data[2]
.sym 113043 resetn
.sym 113044 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 113045 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 113046 iomem_wstrb[2]
.sym 113047 iomem_wstrb[1]
.sym 113048 iomem_wstrb[3]
.sym 113049 soc.simpleuart.recv_pattern[1]
.sym 113053 soc.simpleuart.recv_pattern[2]
.sym 113057 iomem_wdata[22]
.sym 113063 soc.simpleuart.recv_buf_valid
.sym 113064 soc.simpleuart.recv_buf_data[4]
.sym 113065 soc.simpleuart_reg_div_do[2]
.sym 113066 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 113067 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 113068 flash_io2_di_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 113069 iomem_wdata[17]
.sym 113073 iomem_wdata[20]
.sym 113077 iomem_wdata[16]
.sym 113081 iomem_wdata[19]
.sym 113086 resetn
.sym 113087 iomem_wstrb[3]
.sym 113088 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 113089 soc.spimemio.dout_data[5]
.sym 113093 soc.spimemio.dout_data[4]
.sym 113098 soc.cpu.mem_xfer
.sym 113099 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 113100 soc.cpu.mem_rdata_q[28]
.sym 113101 soc.spimemio.dout_data[3]
.sym 113107 soc.simpleuart.recv_buf_valid
.sym 113108 soc.simpleuart.recv_buf_data[1]
.sym 113109 soc.spimemio.dout_data[1]
.sym 113113 soc.spimemio.dout_data[2]
.sym 113117 soc.simpleuart_reg_div_do[4]
.sym 113118 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 113119 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 113120 flash_clk_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 113121 soc.ram_ready
.sym 113122 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 113123 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 113124 soc.cpu.mem_rdata_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 113125 soc.spimemio.buffer[4]
.sym 113131 soc.simpleuart_reg_div_do[13]
.sym 113132 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 113133 soc.spimemio.buffer[3]
.sym 113137 soc.simpleuart_reg_div_do[1]
.sym 113138 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 113139 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 113140 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 113141 soc.spimemio.buffer[23]
.sym 113145 soc.spimemio.buffer[1]
.sym 113149 soc.spimemio.buffer[5]
.sym 113154 soc.cpu.mem_xfer
.sym 113155 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 113156 soc.cpu.mem_rdata_q[8]
.sym 113159 flash_io3_di_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 113160 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 113161 iomem_ready_SB_LUT4_I1_O
.sym 113162 iomem_rdata[1]
.sym 113163 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 113164 soc.spimem_rdata[1]
.sym 113165 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 113166 iomem_ready_SB_LUT4_I1_O
.sym 113167 soc.cpu.mem_rdata_SB_LUT4_O_7_I2
.sym 113168 soc.cpu.mem_rdata_SB_LUT4_O_7_I3
.sym 113169 soc.mem_rdata[30]
.sym 113173 iomem_ready_SB_LUT4_I1_O
.sym 113174 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 113175 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 113176 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 113177 iomem_ready_SB_LUT4_I1_O
.sym 113178 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 113179 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 113180 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 113182 iomem_ready_SB_LUT4_I1_O
.sym 113183 iomem_rdata[23]
.sym 113184 soc.spimem_rdata[23]
.sym 113185 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 113186 soc.cpu.mem_xfer
.sym 113187 soc.mem_rdata[29]
.sym 113188 soc.cpu.mem_rdata_q[29]
.sym 113189 gpio_led_pmod[3]
.sym 113193 iomem_ready_SB_LUT4_I1_O
.sym 113194 iomem_rdata[3]
.sym 113195 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 113196 soc.spimem_rdata[3]
.sym 113197 gpio_led_g[4]
.sym 113201 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 113202 soc.cpu.mem_xfer
.sym 113203 soc.mem_rdata[30]
.sym 113204 soc.cpu.mem_rdata_q[30]
.sym 113205 iomem_ready_SB_LUT4_I1_O
.sym 113206 flash_io3_di_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 113207 flash_io3_di_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 113208 flash_io3_di_SB_LUT4_I2_O
.sym 113209 gpio_led_g[2]
.sym 113213 gpio_led_pmod[2]
.sym 113217 soc.cpu.mem_xfer
.sym 113218 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 113219 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_O_I2
.sym 113220 soc.cpu.mem_rdata_q[3]
.sym 113221 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 113222 soc.cpu.mem_la_secondword
.sym 113223 soc.mem_rdata[30]
.sym 113224 soc.cpu.mem_rdata_q[30]
.sym 113225 soc.cpu.mem_xfer
.sym 113226 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 113227 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 113228 soc.cpu.mem_rdata_q[5]
.sym 113230 soc.cpu.mem_la_secondword
.sym 113231 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3
.sym 113232 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_I3
.sym 113233 soc.cpu.mem_xfer
.sym 113234 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 113235 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 113236 soc.cpu.mem_rdata_q[4]
.sym 113237 soc.cpu.mem_xfer
.sym 113238 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 113239 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 113240 soc.cpu.mem_rdata_q[9]
.sym 113241 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 113242 soc.cpu.mem_xfer
.sym 113243 soc.mem_rdata[21]
.sym 113244 soc.cpu.mem_rdata_q[21]
.sym 113245 soc.mem_rdata[21]
.sym 113249 soc.cpu.mem_xfer
.sym 113250 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 113251 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 113252 soc.cpu.mem_rdata_q[2]
.sym 113253 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 113254 soc.cpu.mem_16bit_buffer[2]
.sym 113255 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2
.sym 113256 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3
.sym 113257 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 113258 soc.cpu.mem_16bit_buffer[4]
.sym 113259 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2
.sym 113260 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3
.sym 113261 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 113262 soc.cpu.mem_16bit_buffer[6]
.sym 113263 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2
.sym 113264 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3
.sym 113265 soc.mem_valid
.sym 113266 soc.cpu.mem_xfer_SB_LUT4_O_I1
.sym 113267 soc.cpu.prefetched_high_word_SB_LUT4_I1_O
.sym 113268 soc.cpu.mem_do_rinst
.sym 113269 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 113270 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 113271 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 113272 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 113274 soc.cpu.mem_la_secondword
.sym 113275 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 113276 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 113277 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 113278 soc.cpu.mem_16bit_buffer[3]
.sym 113279 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2
.sym 113280 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3
.sym 113282 soc.cpu.mem_la_secondword
.sym 113283 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 113284 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 113285 soc.cpu.mem_xfer
.sym 113286 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 113287 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_O_I2
.sym 113288 soc.cpu.mem_rdata_q[1]
.sym 113290 soc.cpu.mem_xfer
.sym 113291 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 113292 soc.cpu.mem_rdata_q[12]
.sym 113293 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 113294 soc.cpu.mem_xfer
.sym 113295 soc.mem_rdata[17]
.sym 113296 soc.cpu.mem_rdata_q[17]
.sym 113297 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 113298 soc.cpu.mem_16bit_buffer[15]
.sym 113299 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 113300 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 113302 soc.cpu.mem_la_secondword
.sym 113303 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I3
.sym 113304 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I3_SB_LUT4_I2_I3
.sym 113305 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 113306 soc.cpu.mem_xfer
.sym 113307 soc.mem_rdata[26]
.sym 113308 soc.cpu.mem_rdata_q[26]
.sym 113309 soc.cpu.mem_xfer
.sym 113310 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 113311 flash_io0_di_SB_LUT4_I2_1_O_SB_LUT4_I3_O
.sym 113312 soc.cpu.mem_rdata_q[0]
.sym 113313 soc.cpu.mem_xfer
.sym 113314 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 113315 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 113316 soc.cpu.mem_rdata_q[10]
.sym 113318 soc.cpu.mem_rdata_q[1]
.sym 113319 soc.cpu.mem_rdata_q[0]
.sym 113320 soc.cpu.mem_rdata_q[2]
.sym 113321 soc.cpu.mem_rdata_latched[6]
.sym 113325 soc.cpu.mem_rdata_latched[1]
.sym 113329 soc.cpu.mem_rdata_latched[4]
.sym 113333 soc.cpu.mem_rdata_latched[2]
.sym 113337 soc.cpu.mem_rdata_latched[0]
.sym 113341 soc.cpu.mem_rdata_latched[3]
.sym 113345 soc.cpu.trap_SB_LUT4_I3_O
.sym 113346 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 113347 soc.cpu.mem_xfer
.sym 113348 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 113349 soc.cpu.mem_state[0]
.sym 113350 soc.cpu.mem_do_wdata
.sym 113351 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 113352 soc.cpu.mem_la_read
.sym 113354 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 113355 soc.cpu.mem_state[1]
.sym 113356 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 113359 soc.cpu.mem_state_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 113360 soc.cpu.mem_state_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 113362 soc.cpu.mem_la_secondword
.sym 113363 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3
.sym 113364 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_I2_I3
.sym 113365 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 113366 soc.cpu.mem_xfer
.sym 113367 soc.cpu.mem_la_read
.sym 113368 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 113371 soc.cpu.mem_state[0]
.sym 113372 soc.cpu.mem_state[1]
.sym 113373 soc.cpu.mem_xfer
.sym 113374 soc.cpu.mem_state[1]
.sym 113375 soc.cpu.mem_do_rinst
.sym 113376 soc.cpu.mem_state[0]
.sym 113377 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 113378 soc.cpu.mem_do_wdata
.sym 113379 soc.cpu.trap_SB_LUT4_I1_I3
.sym 113380 soc.cpu.mem_do_rinst
.sym 113383 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 113384 soc.cpu.mem_do_rdata
.sym 113386 soc.cpu.mem_la_secondword
.sym 113387 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_O_I2
.sym 113388 flash_io0_di_SB_LUT4_I2_1_O_SB_LUT4_I3_O
.sym 113389 soc.cpu.mem_la_read
.sym 113390 soc.cpu.prefetched_high_word_SB_LUT4_I1_O
.sym 113391 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 113392 soc.cpu.mem_do_rdata
.sym 113397 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 113398 soc.cpu.mem_xfer
.sym 113399 soc.cpu.mem_la_read
.sym 113400 soc.cpu.mem_do_rdata
.sym 113401 soc.cpu.mem_la_read
.sym 113406 soc.cpu.trap_SB_LUT4_I3_O
.sym 113407 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 113408 soc.cpu.mem_xfer
.sym 113410 soc.cpu.prefetched_high_word
.sym 113411 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 113412 soc.cpu.clear_prefetched_high_word
.sym 113415 soc.cpu.trap_SB_LUT4_I3_O
.sym 113416 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 113418 soc.cpu.trap_SB_LUT4_I3_O
.sym 113419 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 113420 soc.cpu.clear_prefetched_high_word
.sym 113421 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_O_I2
.sym 113422 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 113423 soc.cpu.pcpi_rs1[0]
.sym 113424 soc.cpu.pcpi_rs1[1]
.sym 113425 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 113426 soc.cpu.mem_rdata_q[30]
.sym 113427 soc.cpu.mem_rdata_q[31]
.sym 113428 soc.cpu.mem_rdata_q[29]
.sym 113429 soc.cpu.mem_rdata_q[6]
.sym 113430 soc.cpu.mem_rdata_q[5]
.sym 113431 soc.cpu.mem_rdata_q[4]
.sym 113432 soc.cpu.mem_rdata_q[28]
.sym 113433 soc.cpu.mem_rdata_q[3]
.sym 113434 soc.cpu.mem_rdata_q[25]
.sym 113435 soc.cpu.mem_rdata_q[6]
.sym 113436 soc.cpu.mem_rdata_q[5]
.sym 113437 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 113438 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 113439 soc.cpu.mem_rdata_q[4]
.sym 113440 soc.cpu.mem_rdata_q[28]
.sym 113453 soc.cpu.pcpi_rs1[1]
.sym 113454 soc.cpu.mem_wordsize[2]
.sym 113455 soc.cpu.mem_wordsize[1]
.sym 113456 soc.cpu.pcpi_rs1[0]
.sym 113457 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_O_I2
.sym 113458 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 113459 soc.cpu.pcpi_rs1[1]
.sym 113460 soc.cpu.pcpi_rs1[0]
.sym 113493 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 113494 soc.cpu.pcpi_rs1[0]
.sym 113495 soc.mem_rdata[17]
.sym 113496 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 113497 soc.cpu.mem_wordsize[1]
.sym 113498 soc.cpu.pcpi_rs1[1]
.sym 113499 soc.mem_rdata[25]
.sym 113500 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 113501 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0
.sym 113502 soc.cpu.cpu_state[6]
.sym 113503 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I2
.sym 113504 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3
.sym 113506 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 113507 soc.cpu.reg_out[5]
.sym 113508 soc.cpu.reg_next_pc[5]
.sym 113509 soc.cpu.mem_rdata_q[21]
.sym 113510 soc.cpu.instr_rdinstrh_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 113511 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 113512 soc.cpu.mem_rdata_q[20]
.sym 113514 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 113515 soc.cpu.reg_out[2]
.sym 113516 soc.cpu.reg_next_pc[2]
.sym 113518 soc.cpu.instr_rdinstrh_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 113519 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 113520 soc.cpu.mem_rdata_q[21]
.sym 113522 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 113523 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 113524 soc.cpu.irq_pending[1]
.sym 113526 soc.cpu.reg_pc[0]
.sym 113527 soc.cpu.decoded_imm[0]
.sym 113530 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 113531 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 113532 soc.cpu.cpu_state[2]
.sym 113534 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 113535 soc.cpu.reg_out[4]
.sym 113536 soc.cpu.reg_next_pc[4]
.sym 113538 soc.cpu.mem_rdata_q[27]
.sym 113539 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 113540 soc.cpu.mem_rdata_q[26]
.sym 113542 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 113543 soc.cpu.mem_rdata_q[26]
.sym 113544 soc.cpu.mem_rdata_q[27]
.sym 113546 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 113547 soc.cpu.reg_out[14]
.sym 113548 soc.cpu.reg_next_pc[14]
.sym 113549 soc.cpu.cpu_state[4]
.sym 113550 soc.cpu.pcpi_rs1[1]
.sym 113551 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 113552 soc.cpu.cpu_state[3]
.sym 113554 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 113555 soc.cpu.reg_out[21]
.sym 113556 soc.cpu.reg_next_pc[21]
.sym 113558 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 113559 soc.cpu.reg_out[12]
.sym 113560 soc.cpu.reg_next_pc[12]
.sym 113562 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 113563 soc.cpu.reg_out[7]
.sym 113564 soc.cpu.reg_next_pc[7]
.sym 113565 soc.cpu.pcpi_rs1[2]
.sym 113566 soc.cpu.cpu_state[4]
.sym 113567 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 113568 soc.cpu.cpu_state[3]
.sym 113569 soc.cpu.pcpi_rs1[5]
.sym 113570 soc.cpu.cpu_state[4]
.sym 113571 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 113572 soc.cpu.cpu_state[3]
.sym 113574 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 113575 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 113576 soc.cpu.irq_pending[5]
.sym 113578 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 113579 soc.cpu.reg_out[30]
.sym 113580 soc.cpu.reg_next_pc[30]
.sym 113581 soc.cpu.irq_pending[3]
.sym 113582 soc.cpu.irq_pending[2]
.sym 113583 soc.cpu.irq_pending[1]
.sym 113584 soc.cpu.irq_pending[0]
.sym 113586 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 113587 soc.cpu.reg_out[13]
.sym 113588 soc.cpu.reg_next_pc[13]
.sym 113589 soc.cpu.irq_pending[3]
.sym 113590 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 113591 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 113592 soc.cpu.cpu_state[3]
.sym 113593 soc.cpu.irq_state[1]
.sym 113594 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I0_SB_LUT4_O_I1
.sym 113595 soc.cpu.reg_next_pc[2]
.sym 113596 soc.cpu.irq_state[0]
.sym 113602 soc.cpu.reg_pc[0]
.sym 113603 soc.cpu.decoded_imm[0]
.sym 113606 soc.cpu.reg_pc[1]
.sym 113607 soc.cpu.decoded_imm[1]
.sym 113608 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 113610 soc.cpu.reg_pc[2]
.sym 113611 soc.cpu.decoded_imm[2]
.sym 113612 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 113614 soc.cpu.reg_pc[3]
.sym 113615 soc.cpu.decoded_imm[3]
.sym 113616 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 113618 soc.cpu.reg_pc[4]
.sym 113619 soc.cpu.decoded_imm[4]
.sym 113620 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 113622 soc.cpu.reg_pc[5]
.sym 113623 soc.cpu.decoded_imm[5]
.sym 113624 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 113626 soc.cpu.reg_pc[6]
.sym 113627 soc.cpu.decoded_imm[6]
.sym 113628 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 113630 soc.cpu.reg_pc[7]
.sym 113631 soc.cpu.decoded_imm[7]
.sym 113632 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 113634 soc.cpu.reg_pc[8]
.sym 113635 soc.cpu.decoded_imm[8]
.sym 113636 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 113638 soc.cpu.reg_pc[9]
.sym 113639 soc.cpu.decoded_imm[9]
.sym 113640 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 113642 soc.cpu.reg_pc[10]
.sym 113643 soc.cpu.decoded_imm[10]
.sym 113644 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 113646 soc.cpu.reg_pc[11]
.sym 113647 soc.cpu.decoded_imm[11]
.sym 113648 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 113650 soc.cpu.reg_pc[12]
.sym 113651 soc.cpu.decoded_imm[12]
.sym 113652 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 113654 soc.cpu.reg_pc[13]
.sym 113655 soc.cpu.decoded_imm[13]
.sym 113656 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[13]
.sym 113658 soc.cpu.reg_pc[14]
.sym 113659 soc.cpu.decoded_imm[14]
.sym 113660 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[14]
.sym 113662 soc.cpu.reg_pc[15]
.sym 113663 soc.cpu.decoded_imm[15]
.sym 113664 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[15]
.sym 113666 soc.cpu.reg_pc[16]
.sym 113667 soc.cpu.decoded_imm[16]
.sym 113668 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 113670 soc.cpu.reg_pc[17]
.sym 113671 soc.cpu.decoded_imm[17]
.sym 113672 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[17]
.sym 113674 soc.cpu.reg_pc[18]
.sym 113675 soc.cpu.decoded_imm[18]
.sym 113676 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[18]
.sym 113678 soc.cpu.reg_pc[19]
.sym 113679 soc.cpu.decoded_imm[19]
.sym 113680 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[19]
.sym 113682 soc.cpu.reg_pc[20]
.sym 113683 soc.cpu.decoded_imm[20]
.sym 113684 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[20]
.sym 113686 soc.cpu.reg_pc[21]
.sym 113687 soc.cpu.decoded_imm[21]
.sym 113688 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[21]
.sym 113690 soc.cpu.reg_pc[22]
.sym 113691 soc.cpu.decoded_imm[22]
.sym 113692 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[22]
.sym 113694 soc.cpu.reg_pc[23]
.sym 113695 soc.cpu.decoded_imm[23]
.sym 113696 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[23]
.sym 113698 soc.cpu.reg_pc[24]
.sym 113699 soc.cpu.decoded_imm[24]
.sym 113700 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[24]
.sym 113702 soc.cpu.reg_pc[25]
.sym 113703 soc.cpu.decoded_imm[25]
.sym 113704 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[25]
.sym 113706 soc.cpu.reg_pc[26]
.sym 113707 soc.cpu.decoded_imm[26]
.sym 113708 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[26]
.sym 113710 soc.cpu.reg_pc[27]
.sym 113711 soc.cpu.decoded_imm[27]
.sym 113712 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[27]
.sym 113714 soc.cpu.reg_pc[28]
.sym 113715 soc.cpu.decoded_imm[28]
.sym 113716 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[28]
.sym 113718 soc.cpu.reg_pc[29]
.sym 113719 soc.cpu.decoded_imm[29]
.sym 113720 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[29]
.sym 113722 soc.cpu.reg_pc[30]
.sym 113723 soc.cpu.decoded_imm[30]
.sym 113724 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[30]
.sym 113726 soc.cpu.reg_pc[31]
.sym 113727 soc.cpu.decoded_imm[31]
.sym 113728 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[31]
.sym 113730 soc.cpu.pcpi_rs1[0]
.sym 113731 soc.cpu.decoded_imm[0]
.sym 113734 soc.cpu.pcpi_rs1[1]
.sym 113735 soc.cpu.decoded_imm[1]
.sym 113736 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 113738 soc.cpu.pcpi_rs1[2]
.sym 113739 soc.cpu.decoded_imm[2]
.sym 113740 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 113742 soc.cpu.pcpi_rs1[3]
.sym 113743 soc.cpu.decoded_imm[3]
.sym 113744 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 113746 soc.cpu.pcpi_rs1[4]
.sym 113747 soc.cpu.decoded_imm[4]
.sym 113748 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 113750 soc.cpu.pcpi_rs1[5]
.sym 113751 soc.cpu.decoded_imm[5]
.sym 113752 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 113754 soc.cpu.pcpi_rs1[6]
.sym 113755 soc.cpu.decoded_imm[6]
.sym 113756 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 113758 soc.cpu.pcpi_rs1[7]
.sym 113759 soc.cpu.decoded_imm[7]
.sym 113760 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 113762 soc.cpu.pcpi_rs1[8]
.sym 113763 soc.cpu.decoded_imm[8]
.sym 113764 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 113766 soc.cpu.pcpi_rs1[9]
.sym 113767 soc.cpu.decoded_imm[9]
.sym 113768 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 113770 soc.cpu.pcpi_rs1[10]
.sym 113771 soc.cpu.decoded_imm[10]
.sym 113772 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 113774 soc.cpu.pcpi_rs1[11]
.sym 113775 soc.cpu.decoded_imm[11]
.sym 113776 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 113778 soc.cpu.pcpi_rs1[12]
.sym 113779 soc.cpu.decoded_imm[12]
.sym 113780 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 113782 soc.cpu.pcpi_rs1[13]
.sym 113783 soc.cpu.decoded_imm[13]
.sym 113784 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[13]
.sym 113786 soc.cpu.pcpi_rs1[14]
.sym 113787 soc.cpu.decoded_imm[14]
.sym 113788 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[14]
.sym 113790 soc.cpu.pcpi_rs1[15]
.sym 113791 soc.cpu.decoded_imm[15]
.sym 113792 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[15]
.sym 113794 soc.cpu.pcpi_rs1[16]
.sym 113795 soc.cpu.decoded_imm[16]
.sym 113796 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 113798 soc.cpu.pcpi_rs1[17]
.sym 113799 soc.cpu.decoded_imm[17]
.sym 113800 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[17]
.sym 113802 soc.cpu.pcpi_rs1[18]
.sym 113803 soc.cpu.decoded_imm[18]
.sym 113804 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[18]
.sym 113806 soc.cpu.pcpi_rs1[19]
.sym 113807 soc.cpu.decoded_imm[19]
.sym 113808 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[19]
.sym 113810 soc.cpu.pcpi_rs1[20]
.sym 113811 soc.cpu.decoded_imm[20]
.sym 113812 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[20]
.sym 113814 soc.cpu.pcpi_rs1[21]
.sym 113815 soc.cpu.decoded_imm[21]
.sym 113816 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[21]
.sym 113818 soc.cpu.pcpi_rs1[22]
.sym 113819 soc.cpu.decoded_imm[22]
.sym 113820 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[22]
.sym 113822 soc.cpu.pcpi_rs1[23]
.sym 113823 soc.cpu.decoded_imm[23]
.sym 113824 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[23]
.sym 113826 soc.cpu.pcpi_rs1[24]
.sym 113827 soc.cpu.decoded_imm[24]
.sym 113828 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[24]
.sym 113830 soc.cpu.pcpi_rs1[25]
.sym 113831 soc.cpu.decoded_imm[25]
.sym 113832 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[25]
.sym 113834 soc.cpu.pcpi_rs1[26]
.sym 113835 soc.cpu.decoded_imm[26]
.sym 113836 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[26]
.sym 113838 soc.cpu.pcpi_rs1[27]
.sym 113839 soc.cpu.decoded_imm[27]
.sym 113840 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[27]
.sym 113842 soc.cpu.pcpi_rs1[28]
.sym 113843 soc.cpu.decoded_imm[28]
.sym 113844 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[28]
.sym 113846 soc.cpu.pcpi_rs1[29]
.sym 113847 soc.cpu.decoded_imm[29]
.sym 113848 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[29]
.sym 113850 soc.cpu.pcpi_rs1[30]
.sym 113851 soc.cpu.decoded_imm[30]
.sym 113852 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[30]
.sym 113854 soc.cpu.pcpi_rs1[31]
.sym 113855 soc.cpu.decoded_imm[31]
.sym 113856 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[31]
.sym 113857 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I0
.sym 113858 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I1
.sym 113859 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I2
.sym 113860 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 113861 soc.cpu.is_lui_auipc_jal
.sym 113862 soc.cpu.cpuregs_rs1[11]
.sym 113863 soc.cpu.reg_pc[11]
.sym 113864 soc.cpu.instr_lui
.sym 113865 soc.cpu.cpu_state[2]
.sym 113866 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 113867 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 113868 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 113872 gpio_led_b[7]
.sym 113873 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I0
.sym 113874 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I1
.sym 113875 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I2
.sym 113876 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 113877 soc.cpu.is_lui_auipc_jal
.sym 113878 soc.cpu.cpuregs_rs1[25]
.sym 113879 soc.cpu.reg_pc[25]
.sym 113880 soc.cpu.instr_lui
.sym 113881 soc.cpu.is_lui_auipc_jal
.sym 113882 soc.cpu.cpuregs_rs1[13]
.sym 113883 soc.cpu.reg_pc[13]
.sym 113884 soc.cpu.instr_lui
.sym 113885 soc.cpu.is_lui_auipc_jal
.sym 113886 soc.cpu.cpuregs_rs1[18]
.sym 113887 soc.cpu.reg_pc[18]
.sym 113888 soc.cpu.instr_lui
.sym 113889 soc.cpu.pcpi_rs1[18]
.sym 113890 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 113891 soc.cpu.cpu_state[4]
.sym 113892 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 113893 soc.cpu.pcpi_rs1[10]
.sym 113894 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 113895 soc.cpu.cpu_state[4]
.sym 113896 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 113897 soc.cpu.pcpi_rs1[21]
.sym 113898 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 113899 soc.cpu.cpu_state[4]
.sym 113900 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 113901 soc.cpu.pcpi_rs1[19]
.sym 113902 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 113903 soc.cpu.cpu_state[4]
.sym 113904 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 113905 soc.cpu.pcpi_rs1[9]
.sym 113906 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 113907 soc.cpu.cpu_state[4]
.sym 113908 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 113909 soc.cpu.pcpi_rs1[15]
.sym 113910 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 113911 soc.cpu.cpu_state[4]
.sym 113912 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 113913 soc.cpu.pcpi_rs1[11]
.sym 113914 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 113915 soc.cpu.cpu_state[4]
.sym 113916 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 113917 soc.cpu.pcpi_rs1[13]
.sym 113918 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 113919 soc.cpu.cpu_state[4]
.sym 113920 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 113921 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I0
.sym 113922 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I1
.sym 113923 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I2
.sym 113924 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 113925 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 113926 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 113927 soc.cpu.pcpi_rs1[14]
.sym 113928 soc.cpu.pcpi_rs1[22]
.sym 113929 soc.cpu.is_lui_auipc_jal
.sym 113930 soc.cpu.cpuregs_rs1[28]
.sym 113931 soc.cpu.reg_pc[28]
.sym 113932 soc.cpu.instr_lui
.sym 113937 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 113938 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 113939 soc.cpu.pcpi_rs1[18]
.sym 113940 soc.cpu.pcpi_rs1[20]
.sym 113941 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 113942 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 113943 soc.cpu.pcpi_rs1[15]
.sym 113944 soc.cpu.pcpi_rs1[23]
.sym 113945 soc.cpu.is_lui_auipc_jal
.sym 113946 soc.cpu.cpuregs_rs1[30]
.sym 113947 soc.cpu.reg_pc[30]
.sym 113948 soc.cpu.instr_lui
.sym 113949 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I0
.sym 113950 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I1
.sym 113951 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2
.sym 113952 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 113972 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 113985 soc.simpleuart.recv_pattern[6]
.sym 113989 soc.simpleuart.recv_pattern[5]
.sym 113997 soc.simpleuart.recv_pattern[0]
.sym 114013 soc.simpleuart.recv_pattern[7]
.sym 114017 soc.spimemio.dout_data[5]
.sym 114021 soc.spimemio.dout_data[7]
.sym 114029 soc.ram_ready
.sym 114030 flash_io2_di_SB_LUT4_I2_I1
.sym 114031 flash_io2_di
.sym 114032 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114033 soc.spimemio.dout_data[4]
.sym 114039 soc.simpleuart.recv_buf_valid
.sym 114040 soc.simpleuart.recv_buf_data[0]
.sym 114041 soc.spimemio.dout_data[1]
.sym 114047 soc.simpleuart.recv_buf_valid
.sym 114048 soc.simpleuart.recv_buf_data[3]
.sym 114049 soc.simpleuart_reg_div_do[0]
.sym 114050 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 114051 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 114052 flash_io0_di_SB_LUT4_I2_1_I1_SB_LUT4_O_I3
.sym 114053 soc.spimemio.buffer[17]
.sym 114057 soc.simpleuart_reg_div_do[3]
.sym 114058 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 114059 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 114060 flash_io3_di_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 114061 soc.spimemio.buffer[2]
.sym 114065 soc.spimemio.buffer[20]
.sym 114069 soc.spimemio.buffer[0]
.sym 114073 soc.ram_ready
.sym 114074 flash_clk_SB_LUT4_I2_I1
.sym 114075 flash_clk$SB_IO_OUT
.sym 114076 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114077 soc.ram_ready
.sym 114078 flash_io3_di_SB_LUT4_I2_I1
.sym 114079 flash_io3_di
.sym 114080 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114083 flash_io0_di_SB_LUT4_I2_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 114084 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 114085 iomem_ready_SB_LUT4_I1_O
.sym 114086 iomem_rdata[0]
.sym 114087 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 114088 soc.spimem_rdata[0]
.sym 114089 soc.ram_ready
.sym 114090 flash_io0_di_SB_LUT4_I2_1_I1
.sym 114091 flash_io0_di
.sym 114092 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114093 iomem_ready_SB_LUT4_I1_O
.sym 114094 flash_io0_di_SB_LUT4_I2_1_O_SB_LUT4_I3_I1
.sym 114095 flash_io0_di_SB_LUT4_I2_1_O_SB_LUT4_I3_I2
.sym 114096 flash_io0_di_SB_LUT4_I2_1_O
.sym 114097 soc.ram_ready
.sym 114098 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 114099 flash_io1_di
.sym 114100 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114101 gpio_led_pmod[5]
.sym 114105 gpio_led_pmod[4]
.sym 114109 gpio_led_r[6]
.sym 114113 iomem_ready_SB_LUT4_I1_O
.sym 114114 iomem_rdata[4]
.sym 114115 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 114116 soc.spimem_rdata[4]
.sym 114117 gpio_led_r[0]
.sym 114121 iomem_ready_SB_LUT4_I1_O
.sym 114122 iomem_rdata[5]
.sym 114123 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 114124 soc.spimem_rdata[5]
.sym 114125 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I0
.sym 114126 iomem_ready_SB_LUT4_I1_O
.sym 114127 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 114128 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 114131 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 114132 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 114135 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 114136 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 114137 iomem_ready_SB_LUT4_I1_O
.sym 114138 iomem_rdata[8]
.sym 114139 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 114140 soc.spimem_rdata[8]
.sym 114143 flash_csb_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 114144 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 114145 soc.ram_ready
.sym 114146 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 114147 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 114148 soc.cpu.mem_rdata_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 114149 iomem_ready_SB_LUT4_I1_O
.sym 114150 flash_csb_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 114151 flash_csb_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 114152 flash_csb_SB_LUT4_I2_O
.sym 114153 iomem_ready_SB_LUT4_I1_O
.sym 114154 flash_clk_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 114155 flash_clk_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 114156 flash_clk_SB_LUT4_I2_O
.sym 114159 soc.simpleuart_reg_div_do[12]
.sym 114160 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 114163 flash_io2_di_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 114164 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 114165 iomem_ready_SB_LUT4_I1_O
.sym 114166 iomem_rdata[2]
.sym 114167 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 114168 soc.spimem_rdata[2]
.sym 114169 iomem_ready_SB_LUT4_I1_O
.sym 114170 iomem_rdata[20]
.sym 114171 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 114172 soc.spimem_rdata[20]
.sym 114173 soc.spimemio.buffer[21]
.sym 114179 flash_clk_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 114180 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 114181 soc.cpu.mem_rdata_SB_LUT4_O_1_I0
.sym 114182 soc.cpu.mem_rdata_SB_LUT4_O_1_I1
.sym 114183 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 114184 iomem_ready_SB_LUT4_I1_O
.sym 114185 soc.cpu.mem_xfer
.sym 114186 soc.cpu.mem_la_secondword
.sym 114187 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114188 soc.cpu.mem_rdata_q[14]
.sym 114189 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 114190 iomem_ready_SB_LUT4_I1_O
.sym 114191 soc.cpu.mem_rdata_SB_LUT4_O_11_I2
.sym 114192 soc.cpu.mem_rdata_SB_LUT4_O_11_I3
.sym 114194 soc.cpu.mem_xfer
.sym 114195 soc.mem_rdata[20]
.sym 114196 soc.cpu.mem_rdata_q[20]
.sym 114197 iomem_ready_SB_LUT4_I1_O
.sym 114198 flash_io2_di_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 114199 flash_io2_di_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 114200 flash_io2_di_SB_LUT4_I2_O
.sym 114201 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 114202 soc.cpu.mem_xfer
.sym 114203 soc.mem_rdata[16]
.sym 114204 soc.cpu.mem_rdata_q[16]
.sym 114205 soc.cpu.mem_xfer
.sym 114206 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 114207 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114208 soc.cpu.mem_rdata_q[14]
.sym 114209 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 114210 soc.cpu.mem_xfer
.sym 114211 soc.mem_rdata[20]
.sym 114212 soc.cpu.mem_rdata_q[20]
.sym 114213 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 114214 soc.cpu.mem_xfer
.sym 114215 soc.mem_rdata[18]
.sym 114216 soc.cpu.mem_rdata_q[18]
.sym 114217 soc.cpu.mem_xfer_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 114218 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 114219 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 114220 soc.simpleuart.send_dummy_SB_LUT4_I3_O
.sym 114222 soc.cpu.mem_xfer
.sym 114223 soc.mem_rdata[28]
.sym 114224 soc.cpu.mem_rdata_q[28]
.sym 114225 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 114226 soc.cpu.mem_xfer
.sym 114227 soc.mem_rdata[19]
.sym 114228 soc.cpu.mem_rdata_q[19]
.sym 114229 soc.cpu.mem_xfer
.sym 114230 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 114231 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 114232 soc.cpu.mem_rdata_q[11]
.sym 114233 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 114234 soc.cpu.mem_xfer
.sym 114235 soc.mem_rdata[22]
.sym 114236 soc.cpu.mem_rdata_q[22]
.sym 114237 iomem_ready_SB_LUT4_I1_O
.sym 114238 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 114239 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 114240 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 114242 soc.cpu.mem_xfer
.sym 114243 soc.mem_rdata[16]
.sym 114244 soc.cpu.mem_rdata_q[16]
.sym 114246 soc.cpu.mem_xfer
.sym 114247 soc.mem_rdata[31]
.sym 114248 soc.cpu.mem_rdata_q[31]
.sym 114249 soc.cpu.mem_xfer
.sym 114250 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 114251 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 114252 soc.cpu.mem_rdata_q[15]
.sym 114254 soc.cpu.mem_xfer
.sym 114255 soc.mem_rdata[22]
.sym 114256 soc.cpu.mem_rdata_q[22]
.sym 114257 soc.cpu.mem_xfer
.sym 114258 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 114259 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 114260 soc.cpu.mem_rdata_q[6]
.sym 114263 soc.mem_valid
.sym 114264 soc.cpu.mem_xfer_SB_LUT4_O_I1
.sym 114265 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 114266 soc.cpu.mem_xfer
.sym 114267 soc.mem_rdata[31]
.sym 114268 soc.cpu.mem_rdata_q[31]
.sym 114270 soc.cpu.mem_la_secondword
.sym 114271 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2
.sym 114272 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I2_I3
.sym 114274 soc.cpu.mem_xfer
.sym 114275 soc.mem_rdata[19]
.sym 114276 soc.cpu.mem_rdata_q[19]
.sym 114277 soc.mem_rdata[20]
.sym 114281 soc.mem_rdata[18]
.sym 114285 soc.mem_rdata[28]
.sym 114289 soc.mem_rdata[16]
.sym 114293 soc.mem_rdata[31]
.sym 114297 soc.mem_rdata[22]
.sym 114301 soc.mem_rdata[19]
.sym 114307 soc.cpu.mem_state[1]
.sym 114308 soc.cpu.mem_state[0]
.sym 114310 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 114311 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 114312 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 114315 soc.cpu.mem_xfer
.sym 114316 soc.cpu.mem_la_read
.sym 114317 resetn
.sym 114318 soc.cpu.trap
.sym 114319 soc.cpu.mem_xfer_SB_LUT4_O_I1
.sym 114320 soc.cpu.trap_SB_LUT4_I1_I3
.sym 114321 soc.cpu.mem_state[1]
.sym 114322 soc.cpu.mem_state[0]
.sym 114323 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I1_O
.sym 114324 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 114327 soc.cpu.trap
.sym 114328 resetn
.sym 114330 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 114331 soc.cpu.prefetched_high_word_SB_LUT4_I1_O
.sym 114332 soc.cpu.mem_do_rinst
.sym 114335 soc.cpu.mem_state[1]
.sym 114336 soc.cpu.mem_state[0]
.sym 114339 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 114340 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 114342 soc.cpu.mem_do_wdata
.sym 114343 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 114344 resetn
.sym 114345 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 114346 soc.cpu.mem_do_wdata
.sym 114347 soc.cpu.prefetched_high_word_SB_LUT4_I1_O
.sym 114348 soc.mem_valid
.sym 114350 soc.cpu.mem_la_firstword_xfer
.sym 114351 soc.cpu.mem_la_secondword
.sym 114352 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 114353 resetn
.sym 114354 soc.cpu.mem_la_read_SB_LUT4_O_I1
.sym 114355 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 114356 soc.cpu.prefetched_high_word_SB_LUT4_I1_O
.sym 114357 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 114363 resetn
.sym 114364 soc.cpu.trap
.sym 114368 soc.cpu.trap_SB_LUT4_I3_O
.sym 114369 soc.cpu.mem_wordsize[1]
.sym 114370 soc.cpu.mem_wordsize[2]
.sym 114371 soc.cpu.pcpi_rs1[1]
.sym 114372 soc.cpu.pcpi_rs1[0]
.sym 114377 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 114378 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 114379 soc.cpu.pcpi_rs1[0]
.sym 114380 soc.cpu.pcpi_rs1[1]
.sym 114383 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D
.sym 114384 soc.cpu.mem_xfer
.sym 114385 soc.cpu.cpu_state[0]
.sym 114389 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D
.sym 114394 soc.cpu.last_mem_valid
.sym 114395 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 114396 soc.cpu.mem_la_firstword_reg
.sym 114397 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 114398 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 114399 soc.cpu.pcpi_rs1[1]
.sym 114400 soc.cpu.pcpi_rs1[0]
.sym 114402 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 114403 soc.mem_rdata[19]
.sym 114404 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 114406 soc.cpu.mem_wordsize[2]
.sym 114407 soc.cpu.pcpi_rs1[1]
.sym 114408 soc.cpu.mem_wordsize[1]
.sym 114410 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 114411 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 114412 soc.cpu.mem_wordsize[1]
.sym 114413 soc.cpu.pcpi_rs1[0]
.sym 114414 soc.cpu.pcpi_rs1[1]
.sym 114415 soc.mem_rdata[27]
.sym 114416 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 114417 soc.cpu.pcpi_rs1[0]
.sym 114418 soc.cpu.pcpi_rs1[1]
.sym 114419 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 114420 soc.mem_rdata[28]
.sym 114422 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 114423 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 114424 soc.cpu.mem_wordsize[1]
.sym 114425 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 114426 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 114427 soc.cpu.pcpi_rs1[0]
.sym 114428 soc.cpu.pcpi_rs1[1]
.sym 114429 flash_io0_di_SB_LUT4_I2_1_O_SB_LUT4_I3_O
.sym 114430 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 114431 soc.cpu.pcpi_rs1[1]
.sym 114432 soc.cpu.pcpi_rs1[0]
.sym 114433 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 114434 soc.cpu.pcpi_rs1[0]
.sym 114435 soc.mem_rdata[16]
.sym 114436 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 114438 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 114439 soc.mem_rdata[20]
.sym 114440 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 114441 soc.cpu.mem_wordsize[1]
.sym 114442 soc.cpu.pcpi_rs1[1]
.sym 114443 soc.mem_rdata[30]
.sym 114444 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114445 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 114446 soc.cpu.pcpi_rs1[0]
.sym 114447 soc.mem_rdata[22]
.sym 114448 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 114449 soc.cpu.mem_wordsize[1]
.sym 114450 soc.cpu.pcpi_rs1[1]
.sym 114451 soc.mem_rdata[24]
.sym 114452 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 114453 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 114454 soc.cpu.pcpi_rs1[0]
.sym 114455 soc.mem_rdata[21]
.sym 114456 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 114457 soc.cpu.mem_wordsize[1]
.sym 114458 soc.cpu.pcpi_rs1[1]
.sym 114459 soc.mem_rdata[29]
.sym 114460 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 114461 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0
.sym 114462 soc.cpu.cpu_state[6]
.sym 114463 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I2
.sym 114464 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3
.sym 114465 soc.cpu.irq_pending[0]
.sym 114466 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 114467 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 114468 soc.cpu.cpu_state[3]
.sym 114470 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 114471 soc.cpu.reg_out[6]
.sym 114472 soc.cpu.reg_next_pc[6]
.sym 114473 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 114474 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 114475 soc.cpu.pcpi_rs1[1]
.sym 114476 soc.cpu.pcpi_rs1[0]
.sym 114477 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I0
.sym 114478 soc.cpu.cpu_state[6]
.sym 114479 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I2
.sym 114480 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3
.sym 114481 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 114482 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 114483 soc.cpu.pcpi_rs1[0]
.sym 114484 soc.cpu.cpu_state[4]
.sym 114485 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I0
.sym 114486 soc.cpu.cpu_state[6]
.sym 114487 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I2
.sym 114488 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3
.sym 114489 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I0
.sym 114490 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1
.sym 114491 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I2
.sym 114492 soc.cpu.cpu_state[6]
.sym 114493 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I0
.sym 114494 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1
.sym 114495 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I2
.sym 114496 soc.cpu.cpu_state[6]
.sym 114497 soc.cpu.cpu_state[2]
.sym 114498 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 114499 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 114500 soc.cpu.irq_pending[2]
.sym 114502 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 114503 soc.cpu.reg_out[20]
.sym 114504 soc.cpu.reg_next_pc[20]
.sym 114505 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0
.sym 114506 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1
.sym 114507 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2
.sym 114508 soc.cpu.cpu_state[6]
.sym 114515 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2
.sym 114516 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3
.sym 114519 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2
.sym 114520 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3
.sym 114526 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1
.sym 114527 soc.cpu.cpu_state[6]
.sym 114528 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3
.sym 114529 soc.cpu.cpu_state[2]
.sym 114530 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 114531 soc.cpu.pcpi_rs1[3]
.sym 114532 soc.cpu.cpu_state[4]
.sym 114535 soc.cpu.irq_pending[2]
.sym 114536 soc.cpu.irq_mask[2]
.sym 114538 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 114539 soc.cpu.reg_out[9]
.sym 114540 soc.cpu.reg_next_pc[9]
.sym 114542 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 114543 soc.cpu.reg_out[15]
.sym 114544 soc.cpu.reg_next_pc[15]
.sym 114546 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 114547 soc.cpu.reg_out[8]
.sym 114548 soc.cpu.reg_next_pc[8]
.sym 114550 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 114551 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 114552 soc.cpu.cpu_state[2]
.sym 114555 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 114556 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 114558 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 114559 soc.cpu.reg_out[23]
.sym 114560 soc.cpu.reg_next_pc[23]
.sym 114561 soc.cpu.pcpi_rs1[7]
.sym 114562 soc.cpu.cpu_state[4]
.sym 114563 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 114564 soc.cpu.cpu_state[3]
.sym 114565 soc.cpu.irq_pending[7]
.sym 114566 soc.cpu.irq_pending[6]
.sym 114567 soc.cpu.irq_pending[5]
.sym 114568 soc.cpu.irq_pending[4]
.sym 114569 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 114570 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 114571 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 114572 soc.cpu.irq_pending[7]
.sym 114575 resetn
.sym 114576 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 114577 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 114578 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 114579 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 114580 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 114581 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 114582 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 114583 soc.cpu.cpu_state[3]
.sym 114584 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 114585 soc.cpu.irq_pending[6]
.sym 114586 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 114587 soc.cpu.pcpi_rs1[6]
.sym 114588 soc.cpu.cpu_state[4]
.sym 114589 soc.cpu.irq_pending[4]
.sym 114590 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 114591 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 114592 soc.cpu.cpu_state[3]
.sym 114593 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 114594 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 114595 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 114596 soc.cpu.irq_pending[14]
.sym 114597 soc.cpu.irq_pending[12]
.sym 114598 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 114599 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 114600 soc.cpu.cpu_state[3]
.sym 114602 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1
.sym 114603 soc.cpu.irq_pending[28]
.sym 114604 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 114605 soc.cpu.irq_pending[15]
.sym 114606 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 114607 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 114608 soc.cpu.cpu_state[3]
.sym 114609 soc.cpu.pcpi_rs1[28]
.sym 114610 soc.cpu.cpu_state[4]
.sym 114611 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 114612 soc.cpu.cpu_state[3]
.sym 114613 soc.cpu.pcpi_rs1[14]
.sym 114614 soc.cpu.cpu_state[4]
.sym 114615 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 114616 soc.cpu.cpu_state[3]
.sym 114617 soc.cpu.irq_pending[15]
.sym 114618 soc.cpu.irq_pending[14]
.sym 114619 soc.cpu.irq_pending[13]
.sym 114620 soc.cpu.irq_pending[12]
.sym 114622 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 114623 soc.cpu.reg_out[28]
.sym 114624 soc.cpu.reg_next_pc[28]
.sym 114627 soc.cpu.irq_mask[23]
.sym 114628 soc.cpu.irq_pending[23]
.sym 114631 soc.cpu.irq_pending[23]
.sym 114632 soc.cpu.irq_mask[23]
.sym 114635 soc.cpu.irq_pending[15]
.sym 114636 soc.cpu.irq_mask[15]
.sym 114637 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I0_SB_LUT4_O_I1
.sym 114638 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I0_SB_LUT4_O_I1
.sym 114639 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I0_SB_LUT4_O_I1
.sym 114640 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 114643 soc.cpu.irq_mask[7]
.sym 114644 soc.cpu.irq_pending[7]
.sym 114647 soc.cpu.irq_mask[15]
.sym 114648 soc.cpu.irq_pending[15]
.sym 114649 soc.cpu.irq_state[1]
.sym 114650 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I0_SB_LUT4_O_I1
.sym 114651 soc.cpu.reg_next_pc[9]
.sym 114652 soc.cpu.irq_state[0]
.sym 114653 soc.cpu.pcpi_rs1[20]
.sym 114654 soc.cpu.cpu_state[4]
.sym 114655 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 114656 soc.cpu.cpu_state[3]
.sym 114657 soc.cpu.irq_pending[31]
.sym 114658 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 114659 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 114660 soc.cpu.cpu_state[3]
.sym 114661 soc.cpu.irq_pending[29]
.sym 114662 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 114663 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 114664 soc.cpu.cpu_state[3]
.sym 114665 soc.cpu.irq_pending[31]
.sym 114666 soc.cpu.irq_pending[30]
.sym 114667 soc.cpu.irq_pending[29]
.sym 114668 soc.cpu.irq_pending[28]
.sym 114669 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I3_SB_LUT4_O_I0
.sym 114670 soc.cpu.irq_pending[13]
.sym 114671 soc.cpu.irq_state[1]
.sym 114672 soc.cpu.irq_mask[13]
.sym 114675 soc.cpu.irq_pending[14]
.sym 114676 soc.cpu.irq_mask[14]
.sym 114679 soc.cpu.irq_mask[14]
.sym 114680 soc.cpu.irq_pending[14]
.sym 114681 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 114682 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 114683 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 114684 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I0_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 114685 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I0_SB_LUT4_O_I1
.sym 114686 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I0_SB_LUT4_O_I1
.sym 114687 soc.cpu.irq_pending[13]
.sym 114688 soc.cpu.irq_mask[13]
.sym 114691 soc.cpu.irq_pending[31]
.sym 114692 soc.cpu.irq_mask[31]
.sym 114695 soc.cpu.irq_mask[31]
.sym 114696 soc.cpu.irq_pending[31]
.sym 114697 soc.cpu.irq_state[1]
.sym 114698 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I0_SB_LUT4_O_I1
.sym 114699 soc.cpu.reg_next_pc[17]
.sym 114700 soc.cpu.irq_state[0]
.sym 114701 soc.cpu.irq_state[1]
.sym 114702 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I0_SB_LUT4_O_I1
.sym 114703 soc.cpu.reg_next_pc[28]
.sym 114704 soc.cpu.irq_state[0]
.sym 114705 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I0_SB_LUT4_O_I1
.sym 114706 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 114707 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 114708 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0_SB_LUT4_O_I1
.sym 114709 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1
.sym 114710 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 114711 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I0_SB_LUT4_O_I1
.sym 114712 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I0_SB_LUT4_O_I1
.sym 114715 soc.cpu.irq_pending[28]
.sym 114716 soc.cpu.irq_mask[28]
.sym 114719 soc.cpu.irq_mask[28]
.sym 114720 soc.cpu.irq_pending[28]
.sym 114721 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 114722 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 114723 soc.cpu.irq_pending[0]
.sym 114724 soc.cpu.irq_mask[0]
.sym 114725 soc.cpu.pcpi_rs1[16]
.sym 114726 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 114727 soc.cpu.cpu_state[4]
.sym 114728 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 114729 soc.cpu.is_lui_auipc_jal
.sym 114730 soc.cpu.cpuregs_rs1[16]
.sym 114731 soc.cpu.reg_pc[16]
.sym 114732 soc.cpu.instr_lui
.sym 114733 soc.cpu.pcpi_rs1[4]
.sym 114734 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 114735 soc.cpu.cpu_state[4]
.sym 114736 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 114737 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 114738 soc.cpu.irq_mask[0]
.sym 114739 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 114740 soc.cpu.irq_pending[0]
.sym 114741 soc.cpu.irq_state[1]
.sym 114742 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 114743 soc.cpu.reg_next_pc[25]
.sym 114744 soc.cpu.irq_state[0]
.sym 114745 soc.cpu.irq_state[1]
.sym 114746 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0_SB_LUT4_O_I1
.sym 114747 soc.cpu.reg_next_pc[16]
.sym 114748 soc.cpu.irq_state[0]
.sym 114749 soc.cpu.pcpi_rs1[14]
.sym 114750 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 114751 soc.cpu.cpu_state[4]
.sym 114752 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 114753 soc.cpu.is_lui_auipc_jal
.sym 114754 soc.cpu.cpuregs_rs1[15]
.sym 114755 soc.cpu.reg_pc[15]
.sym 114756 soc.cpu.instr_lui
.sym 114759 soc.cpu.irq_mask[5]
.sym 114760 soc.cpu.irq_pending[5]
.sym 114761 soc.cpu.is_lui_auipc_jal
.sym 114762 soc.cpu.cpuregs_rs1[5]
.sym 114763 soc.cpu.reg_pc[5]
.sym 114764 soc.cpu.instr_lui
.sym 114767 soc.cpu.irq_mask[6]
.sym 114768 soc.cpu.irq_pending[6]
.sym 114769 soc.cpu.is_lui_auipc_jal
.sym 114770 soc.cpu.cpuregs_rs1[3]
.sym 114771 soc.cpu.reg_pc[3]
.sym 114772 soc.cpu.instr_lui
.sym 114773 soc.cpu.is_lui_auipc_jal
.sym 114774 soc.cpu.cpuregs_rs1[8]
.sym 114775 soc.cpu.reg_pc[8]
.sym 114776 soc.cpu.instr_lui
.sym 114777 soc.cpu.is_lui_auipc_jal
.sym 114778 soc.cpu.cpuregs_rs1[12]
.sym 114779 soc.cpu.reg_pc[12]
.sym 114780 soc.cpu.instr_lui
.sym 114781 soc.cpu.irq_pending[5]
.sym 114782 soc.cpu.irq_mask[5]
.sym 114783 soc.cpu.irq_pending[6]
.sym 114784 soc.cpu.irq_mask[6]
.sym 114785 soc.cpu.is_lui_auipc_jal
.sym 114786 soc.cpu.cpuregs_rs1[10]
.sym 114787 soc.cpu.reg_pc[10]
.sym 114788 soc.cpu.instr_lui
.sym 114789 soc.cpu.cpu_state[2]
.sym 114790 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 114791 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 114792 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 114793 soc.cpu.is_lui_auipc_jal
.sym 114794 soc.cpu.cpuregs_rs1[23]
.sym 114795 soc.cpu.reg_pc[23]
.sym 114796 soc.cpu.instr_lui
.sym 114797 soc.cpu.cpu_state[2]
.sym 114798 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 114799 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 114800 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 114801 soc.cpu.cpu_state[2]
.sym 114802 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 114803 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 114804 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 114805 soc.cpu.cpu_state[2]
.sym 114806 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 114807 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 114808 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 114809 soc.cpu.pcpi_rs1[23]
.sym 114810 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 114811 soc.cpu.cpu_state[4]
.sym 114812 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 114813 soc.cpu.cpu_state[2]
.sym 114814 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 114815 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 114816 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 114817 soc.cpu.cpu_state[2]
.sym 114818 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 114819 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 114820 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 114821 soc.cpu.cpu_state[2]
.sym 114822 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 114823 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 114824 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 114825 soc.cpu.cpu_state[2]
.sym 114826 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 114827 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 114828 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 114829 soc.cpu.cpu_state[2]
.sym 114830 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 114831 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 114832 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 114833 soc.cpu.cpu_state[6]
.sym 114834 soc.cpu.instr_lb_SB_LUT4_I2_I1
.sym 114835 soc.cpu.cpu_state[5]
.sym 114836 soc.cpu.instr_sb_SB_LUT4_I0_I3
.sym 114837 soc.cpu.cpuregs_rs1[13]
.sym 114841 soc.cpu.cpu_state[2]
.sym 114842 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 114843 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 114844 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 114845 soc.cpu.cpu_state[2]
.sym 114846 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 114847 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 114848 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 114849 soc.cpu.cpu_state[2]
.sym 114850 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 114851 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 114852 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 114853 soc.cpu.cpu_state[2]
.sym 114854 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 114855 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 114856 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 114857 soc.cpu.cpu_state[2]
.sym 114858 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 114859 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 114860 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 114861 soc.cpu.cpu_state[2]
.sym 114862 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 114863 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 114864 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 114866 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I1
.sym 114867 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I2
.sym 114868 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 114869 soc.cpu.cpu_state[2]
.sym 114870 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 114871 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 114872 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 114873 soc.cpu.pcpi_rs1[17]
.sym 114874 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 114875 soc.cpu.cpu_state[4]
.sym 114876 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 114877 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I0
.sym 114878 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I1
.sym 114879 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I2
.sym 114880 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 114881 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 114882 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 114883 soc.cpu.pcpi_rs1[13]
.sym 114884 soc.cpu.pcpi_rs1[21]
.sym 114885 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 114886 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 114887 soc.cpu.pcpi_rs1[7]
.sym 114888 soc.cpu.pcpi_rs1[15]
.sym 114889 soc.cpu.is_lui_auipc_jal
.sym 114890 soc.cpu.cpuregs_rs1[26]
.sym 114891 soc.cpu.reg_pc[26]
.sym 114892 soc.cpu.instr_lui
.sym 114893 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 114894 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 114895 soc.cpu.pcpi_rs1[10]
.sym 114896 soc.cpu.pcpi_rs1[12]
.sym 114897 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I0
.sym 114898 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I1
.sym 114899 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I2
.sym 114900 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 114901 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 114902 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 114903 soc.cpu.pcpi_rs1[16]
.sym 114904 soc.cpu.pcpi_rs1[18]
.sym 114905 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I0
.sym 114906 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I1
.sym 114907 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I2
.sym 114908 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 114941 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 114947 soc.simpleuart.recv_buf_valid
.sym 114948 soc.simpleuart.recv_buf_data[5]
.sym 114949 soc.ram_ready
.sym 114950 flash_csb_SB_LUT4_I2_I1
.sym 114951 flash_csb$SB_IO_OUT
.sym 114952 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114957 soc.spimemio.buffer[18]
.sym 114971 soc.simpleuart.recv_buf_valid
.sym 114972 soc.simpleuart.recv_buf_data[7]
.sym 114973 soc.simpleuart_reg_div_do[5]
.sym 114974 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 114975 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 114976 flash_csb_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 114977 soc.spimemio.dout_data[3]
.sym 114981 soc.spimemio.dout_data[0]
.sym 114985 soc.ram_ready
.sym 114986 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 114987 flash_io3_oe_SB_LUT4_I0_O
.sym 114988 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 114989 soc.spimemio.dout_data[6]
.sym 114995 soc.simpleuart.recv_buf_valid
.sym 114996 soc.simpleuart.recv_buf_data[6]
.sym 114997 soc.ram_ready
.sym 114998 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 114999 flash_io2_oe_SB_LUT4_I0_O
.sym 115000 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 115001 soc.spimemio.dout_data[2]
.sym 115005 soc.ram_ready
.sym 115006 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 115007 flash_io0_oe_SB_LUT4_I0_O
.sym 115008 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 115009 soc.spimemio.dout_data[0]
.sym 115025 soc.spimemio.dout_data[7]
.sym 115029 soc.spimemio.dout_data[6]
.sym 115033 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 115034 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 115035 soc.simpleuart_reg_div_do[6]
.sym 115036 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 115038 soc.ram_ready
.sym 115039 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 115040 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 115042 iomem_ready_SB_LUT4_I1_O
.sym 115043 iomem_rdata[14]
.sym 115044 soc.spimem_rdata[14]
.sym 115045 soc.spimemio.buffer[19]
.sym 115049 soc.spimemio.buffer[11]
.sym 115053 soc.spimemio.buffer[22]
.sym 115057 soc.ram_ready
.sym 115058 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 115059 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 115060 soc.cpu.mem_rdata_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 115061 soc.spimemio.buffer[8]
.sym 115065 soc.spimemio.buffer[16]
.sym 115071 soc.simpleuart_reg_div_do[15]
.sym 115072 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 115073 gpio_led_r[3]
.sym 115077 iomem_ready_SB_LUT4_I1_O
.sym 115078 iomem_rdata[17]
.sym 115079 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 115080 soc.spimem_rdata[17]
.sym 115081 gpio_led_g[6]
.sym 115085 iomem_ready_SB_LUT4_I1_O
.sym 115086 iomem_rdata[22]
.sym 115087 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 115088 soc.spimem_rdata[22]
.sym 115089 gpio_led_g[1]
.sym 115093 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 115094 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 115095 soc.spimemio.valid_SB_LUT4_O_I2
.sym 115096 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 115097 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I0
.sym 115098 iomem_ready_SB_LUT4_I1_O
.sym 115099 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 115100 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 115101 iomem_ready_SB_LUT4_I1_O
.sym 115102 iomem_rdata[16]
.sym 115103 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 115104 soc.spimem_rdata[16]
.sym 115105 iomem_ready_SB_LUT4_I1_O
.sym 115106 iomem_rdata[19]
.sym 115107 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 115108 soc.spimem_rdata[19]
.sym 115109 gpio_led_g[5]
.sym 115113 soc.cpu.mem_rdata_SB_LUT4_O_6_I0
.sym 115114 soc.cpu.mem_rdata_SB_LUT4_O_6_I1
.sym 115115 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 115116 iomem_ready_SB_LUT4_I1_O
.sym 115118 resetn
.sym 115119 iomem_wstrb[2]
.sym 115120 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 115121 gpio_led_g[3]
.sym 115125 iomem_ready_SB_LUT4_I1_O
.sym 115126 iomem_rdata[11]
.sym 115127 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 115128 soc.spimem_rdata[11]
.sym 115129 iomem_ready_SB_LUT4_I1_O
.sym 115130 iomem_rdata[18]
.sym 115131 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 115132 soc.spimem_rdata[18]
.sym 115133 iomem_ready_SB_LUT4_I1_O
.sym 115134 iomem_rdata[21]
.sym 115135 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 115136 soc.spimem_rdata[21]
.sym 115139 soc.simpleuart_reg_div_do[14]
.sym 115140 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 115141 soc.cpu.mem_rdata_SB_LUT4_O_2_I0
.sym 115142 soc.cpu.mem_rdata_SB_LUT4_O_2_I1
.sym 115143 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 115144 iomem_ready_SB_LUT4_I1_O
.sym 115145 iomem_ready_SB_LUT4_I1_O
.sym 115146 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 115147 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 115148 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 115149 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I0
.sym 115150 iomem_ready_SB_LUT4_I1_O
.sym 115151 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 115152 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 115153 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 115154 iomem_ready_SB_LUT4_I1_O
.sym 115155 soc.cpu.mem_rdata_SB_LUT4_O_14_I2
.sym 115156 soc.cpu.mem_rdata_SB_LUT4_O_14_I3
.sym 115157 soc.ram_ready
.sym 115158 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 115159 soc.cpu.mem_rdata_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 115160 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 115161 soc.cpu.mem_rdata_SB_LUT4_O_4_I0
.sym 115162 soc.cpu.mem_rdata_SB_LUT4_O_4_I1
.sym 115163 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 115164 iomem_ready_SB_LUT4_I1_O
.sym 115165 soc.cpu.mem_rdata_SB_LUT4_O_3_I0
.sym 115166 soc.cpu.mem_rdata_SB_LUT4_O_3_I1
.sym 115167 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 115168 iomem_ready_SB_LUT4_I1_O
.sym 115169 soc.cpu.mem_rdata_SB_LUT4_O_5_I0
.sym 115170 soc.cpu.mem_rdata_SB_LUT4_O_5_I1
.sym 115171 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 115172 iomem_ready_SB_LUT4_I1_O
.sym 115173 iomem_ready_SB_LUT4_I1_O
.sym 115174 iomem_rdata[31]
.sym 115175 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 115176 soc.spimem_rdata[31]
.sym 115177 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_O
.sym 115178 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_I1
.sym 115179 soc.spimemio.valid_SB_LUT4_O_I2
.sym 115180 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 115181 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 115182 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 115183 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 115184 soc.ram_ready
.sym 115187 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 115188 soc.spimem_rdata[7]
.sym 115189 iomem_ready_SB_LUT4_I1_O
.sym 115190 iomem_rdata[7]
.sym 115191 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 115192 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 115194 iomem_ready_SB_LUT4_I1_O
.sym 115195 iomem_rdata[30]
.sym 115196 soc.spimem_rdata[30]
.sym 115197 soc.spimemio.buffer[7]
.sym 115201 gpio_led_pmod[7]
.sym 115205 iomem_ready_SB_LUT4_I1_O
.sym 115206 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 115207 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 115208 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 115209 soc.cpu.mem_rdata_SB_LUT4_O_I0
.sym 115210 soc.cpu.mem_rdata_SB_LUT4_O_I1
.sym 115211 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 115212 iomem_ready_SB_LUT4_I1_O
.sym 115213 gpio_led_b[7]
.sym 115217 iomem_ready_SB_LUT4_I1_O
.sym 115218 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 115219 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 115220 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 115221 gpio_led_r[7]
.sym 115225 gpio_led_b[6]
.sym 115230 iomem_ready_SB_LUT4_I1_O
.sym 115231 iomem_rdata[15]
.sym 115232 soc.spimem_rdata[15]
.sym 115242 iomem_ready_SB_LUT4_I1_O
.sym 115243 iomem_rdata[6]
.sym 115244 soc.spimem_rdata[6]
.sym 115253 soc.spimemio.buffer[6]
.sym 115266 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_CI[2]
.sym 115271 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 115275 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 115279 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 115283 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 115287 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 115291 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1
.sym 115294 $PACKER_VCC_NET
.sym 115296 $nextpnr_ICESTORM_LC_1$I3
.sym 115298 iomem_ready
.sym 115299 soc.mem_valid
.sym 115300 $nextpnr_ICESTORM_LC_1$COUT
.sym 115303 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 115304 soc.cpu.mem_la_read
.sym 115305 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 115306 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1
.sym 115307 iomem_wstrb[0]
.sym 115308 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 115309 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 115310 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 115311 soc.cpu.pcpi_rs1[0]
.sym 115312 soc.cpu.pcpi_rs1[1]
.sym 115313 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 115314 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.sym 115315 iomem_wstrb[1]
.sym 115316 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 115317 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 115318 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 115319 iomem_wstrb[2]
.sym 115320 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 115321 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 115322 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 115323 iomem_wstrb[3]
.sym 115324 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 115325 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 115326 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 115327 soc.cpu.pcpi_rs1[0]
.sym 115328 soc.cpu.pcpi_rs1[1]
.sym 115329 iomem_wdata[24]
.sym 115335 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 115336 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 115337 iomem_wdata[29]
.sym 115341 iomem_wdata[31]
.sym 115345 iomem_wdata[28]
.sym 115351 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 115352 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 115353 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 115354 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 115355 soc.cpu.pcpi_rs1[0]
.sym 115356 soc.cpu.pcpi_rs1[1]
.sym 115357 soc.cpu.mem_wordsize[1]
.sym 115358 soc.cpu.mem_wordsize[2]
.sym 115359 soc.cpu.pcpi_rs1[1]
.sym 115360 soc.cpu.pcpi_rs1[0]
.sym 115361 iomem_wdata[25]
.sym 115369 soc.cpu.pcpi_rs1[0]
.sym 115370 soc.cpu.pcpi_rs1[1]
.sym 115371 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 115372 soc.mem_rdata[31]
.sym 115379 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 115380 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 115381 iomem_wdata[26]
.sym 115385 iomem_wdata[30]
.sym 115389 soc.cpu.mem_wordsize[1]
.sym 115390 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 115391 soc.mem_rdata[23]
.sym 115392 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 115393 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 115394 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 115395 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 115396 soc.cpu.mem_wordsize[1]
.sym 115397 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 115398 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 115399 soc.mem_rdata[28]
.sym 115400 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0
.sym 115401 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0
.sym 115402 soc.mem_rdata[30]
.sym 115403 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 115404 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 115405 soc.cpu.pcpi_rs1[0]
.sym 115406 soc.cpu.pcpi_rs1[1]
.sym 115407 soc.mem_rdata[26]
.sym 115408 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 115409 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0
.sym 115410 soc.mem_rdata[26]
.sym 115411 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 115412 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 115415 soc.mem_rdata[18]
.sym 115416 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 115417 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 115418 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 115419 soc.mem_rdata[31]
.sym 115420 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0
.sym 115421 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0
.sym 115422 soc.mem_rdata[27]
.sym 115423 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 115424 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 115425 soc.cpu.cpu_state[6]
.sym 115426 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 115427 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 115428 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 115429 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 115430 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 115431 soc.mem_rdata[29]
.sym 115432 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0
.sym 115433 soc.cpu.cpu_state[2]
.sym 115434 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 115435 soc.cpu.pcpi_rs1[4]
.sym 115436 soc.cpu.cpu_state[4]
.sym 115437 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0
.sym 115438 soc.mem_rdata[24]
.sym 115439 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 115440 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 115443 soc.cpu.mem_wordsize[2]
.sym 115444 soc.cpu.pcpi_rs1[1]
.sym 115445 flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0
.sym 115446 soc.mem_rdata[25]
.sym 115447 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 115448 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 115449 soc.cpu.cpu_state[6]
.sym 115450 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 115451 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 115452 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 115455 soc.cpu.latched_is_lb
.sym 115456 soc.cpu.latched_is_lh
.sym 115457 soc.cpu.cpu_state[6]
.sym 115458 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 115459 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 115460 soc.mem_rdata[20]
.sym 115463 soc.cpu.latched_is_lb
.sym 115464 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3
.sym 115465 soc.cpu.cpu_state[6]
.sym 115466 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 115467 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 115468 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 115469 soc.cpu.cpu_state[6]
.sym 115470 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 115471 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 115472 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 115473 soc.cpu.cpu_state[6]
.sym 115474 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 115475 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 115476 soc.mem_rdata[23]
.sym 115477 soc.cpu.mem_wordsize[2]
.sym 115478 soc.cpu.mem_wordsize[1]
.sym 115479 soc.cpu.latched_is_lh
.sym 115480 soc.cpu.latched_is_lb
.sym 115481 soc.cpu.cpu_state[6]
.sym 115482 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 115483 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 115484 soc.mem_rdata[30]
.sym 115487 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 115488 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.sym 115491 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.sym 115492 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3
.sym 115494 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1
.sym 115495 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I2
.sym 115496 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 115497 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 115498 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 115499 soc.cpu.cpu_state[4]
.sym 115500 soc.cpu.pcpi_rs1[8]
.sym 115501 soc.cpu.cpu_state[6]
.sym 115502 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 115503 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 115504 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 115505 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I0
.sym 115506 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I1
.sym 115507 soc.cpu.irq_pending[23]
.sym 115508 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 115509 soc.cpu.cpu_state[6]
.sym 115510 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 115511 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 115512 soc.mem_rdata[19]
.sym 115514 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 115515 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 115516 soc.cpu.latched_is_lh
.sym 115517 soc.cpu.cpu_state[6]
.sym 115518 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 115519 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 115520 soc.mem_rdata[21]
.sym 115521 soc.cpu.irq_pending[8]
.sym 115522 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 115523 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 115524 soc.cpu.cpu_state[3]
.sym 115526 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I1
.sym 115527 soc.cpu.cpu_state[2]
.sym 115528 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3
.sym 115529 soc.cpu.cpu_state[6]
.sym 115530 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 115531 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 115532 soc.mem_rdata[28]
.sym 115533 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 115534 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 115535 soc.cpu.cpu_state[4]
.sym 115536 soc.cpu.pcpi_rs1[19]
.sym 115538 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 115539 soc.cpu.reg_out[19]
.sym 115540 soc.cpu.reg_next_pc[19]
.sym 115542 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I1
.sym 115543 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 115544 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 115546 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1
.sym 115547 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.sym 115548 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 115550 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I1
.sym 115551 soc.cpu.cpu_state[2]
.sym 115552 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 115555 soc.cpu.irq_mask[8]
.sym 115556 soc.cpu.irq_pending[8]
.sym 115557 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 115558 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 115559 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 115560 soc.cpu.cpu_state[2]
.sym 115561 soc.cpu.pcpi_rs1[9]
.sym 115562 soc.cpu.cpu_state[4]
.sym 115563 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 115564 soc.cpu.cpu_state[3]
.sym 115567 soc.cpu.irq_mask[9]
.sym 115568 soc.cpu.irq_pending[9]
.sym 115569 soc.cpu.irq_pending[11]
.sym 115570 soc.cpu.irq_pending[10]
.sym 115571 soc.cpu.irq_pending[9]
.sym 115572 soc.cpu.irq_pending[8]
.sym 115575 soc.cpu.irq_pending[8]
.sym 115576 soc.cpu.irq_mask[8]
.sym 115577 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 115578 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 115579 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 115580 soc.cpu.irq_pending[9]
.sym 115583 soc.cpu.irq_pending[10]
.sym 115584 soc.cpu.irq_mask[10]
.sym 115585 soc.cpu.irq_pending[19]
.sym 115586 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 115587 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 115588 soc.cpu.cpu_state[3]
.sym 115589 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 115590 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 115591 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 115592 soc.cpu.irq_pending[20]
.sym 115593 soc.cpu.irq_pending[21]
.sym 115594 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 115595 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 115596 soc.cpu.cpu_state[3]
.sym 115599 soc.cpu.irq_pending[19]
.sym 115600 soc.cpu.irq_mask[19]
.sym 115601 soc.cpu.irq_pending[23]
.sym 115602 soc.cpu.irq_pending[22]
.sym 115603 soc.cpu.irq_pending[21]
.sym 115604 soc.cpu.irq_pending[20]
.sym 115605 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 115606 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 115607 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 115608 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 115611 soc.cpu.irq_pending[9]
.sym 115612 soc.cpu.irq_mask[9]
.sym 115615 soc.cpu.irq_mask[19]
.sym 115616 soc.cpu.irq_pending[19]
.sym 115617 soc.cpu.irq_pending[27]
.sym 115618 soc.cpu.irq_pending[26]
.sym 115619 soc.cpu.irq_pending[25]
.sym 115620 soc.cpu.irq_pending[24]
.sym 115621 soc.cpu.irq_pending[30]
.sym 115622 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 115623 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 115624 soc.cpu.cpu_state[3]
.sym 115627 soc.cpu.irq_pending[20]
.sym 115628 soc.cpu.irq_mask[20]
.sym 115631 soc.cpu.irq_mask[21]
.sym 115632 soc.cpu.irq_pending[21]
.sym 115635 soc.cpu.irq_mask[20]
.sym 115636 soc.cpu.irq_pending[20]
.sym 115639 soc.cpu.irq_mask[13]
.sym 115640 soc.cpu.irq_pending[13]
.sym 115643 soc.cpu.irq_pending[21]
.sym 115644 soc.cpu.irq_mask[21]
.sym 115645 soc.cpu.irq_pending[24]
.sym 115646 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 115647 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 115648 soc.cpu.cpu_state[3]
.sym 115649 soc.cpu.is_lui_auipc_jal
.sym 115650 soc.cpu.cpuregs_rs1[4]
.sym 115651 soc.cpu.reg_pc[4]
.sym 115652 soc.cpu.instr_lui
.sym 115653 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I0
.sym 115654 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I1
.sym 115655 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2
.sym 115656 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 115657 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I0
.sym 115658 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I1
.sym 115659 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 115660 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 115661 soc.cpu.cpu_state[2]
.sym 115662 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 115663 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 115664 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 115665 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 115666 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 115667 soc.cpu.pcpi_rs1[0]
.sym 115668 soc.cpu.pcpi_rs1[8]
.sym 115669 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I0
.sym 115670 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I1
.sym 115671 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I2
.sym 115672 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 115673 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 115674 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 115675 soc.cpu.pcpi_rs1[3]
.sym 115676 soc.cpu.pcpi_rs1[5]
.sym 115678 soc.cpu.irq_pending[24]
.sym 115679 soc.cpu.irq_state[1]
.sym 115680 soc.cpu.irq_mask[24]
.sym 115681 soc.cpu.cpu_state[2]
.sym 115682 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 115683 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 115684 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 115685 soc.cpu.is_lui_auipc_jal
.sym 115686 soc.cpu.cpuregs_rs1[6]
.sym 115687 soc.cpu.reg_pc[6]
.sym 115688 soc.cpu.instr_lui
.sym 115691 soc.cpu.irq_pending[30]
.sym 115692 soc.cpu.irq_mask[30]
.sym 115693 soc.cpu.is_lui_auipc_jal
.sym 115694 soc.cpu.cpuregs_rs1[14]
.sym 115695 soc.cpu.reg_pc[14]
.sym 115696 soc.cpu.instr_lui
.sym 115697 soc.cpu.cpu_state[2]
.sym 115698 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 115699 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 115700 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 115701 soc.cpu.cpu_state[2]
.sym 115702 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 115703 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 115704 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 115707 soc.cpu.irq_mask[30]
.sym 115708 soc.cpu.irq_pending[30]
.sym 115711 soc.cpu.irq_mask[24]
.sym 115712 soc.cpu.irq_pending[24]
.sym 115713 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I0
.sym 115714 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I1
.sym 115715 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I2
.sym 115716 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 115718 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 115719 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 115720 soc.cpu.cpu_state[2]
.sym 115721 soc.cpu.irq_pending[24]
.sym 115722 soc.cpu.irq_mask[24]
.sym 115723 soc.cpu.irq_pending[27]
.sym 115724 soc.cpu.irq_mask[27]
.sym 115725 soc.cpu.pcpi_rs1[6]
.sym 115726 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 115727 soc.cpu.cpu_state[4]
.sym 115728 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 115729 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I0
.sym 115730 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I1
.sym 115731 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I2
.sym 115732 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 115733 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I0
.sym 115734 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I1
.sym 115735 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I2
.sym 115736 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 115737 soc.cpu.is_lui_auipc_jal
.sym 115738 soc.cpu.cpuregs_rs1[31]
.sym 115739 soc.cpu.reg_pc[31]
.sym 115740 soc.cpu.instr_lui
.sym 115741 soc.cpu.is_lui_auipc_jal
.sym 115742 soc.cpu.cpuregs_rs1[7]
.sym 115743 soc.cpu.reg_pc[7]
.sym 115744 soc.cpu.instr_lui
.sym 115745 soc.cpu.pcpi_rs1[20]
.sym 115746 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 115747 soc.cpu.cpu_state[4]
.sym 115748 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 115749 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I0
.sym 115750 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I1
.sym 115751 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I2
.sym 115752 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 115753 soc.cpu.cpu_state[2]
.sym 115754 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 115755 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 115756 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 115757 soc.cpu.pcpi_rs1[8]
.sym 115758 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 115759 soc.cpu.cpu_state[4]
.sym 115760 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 115762 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 115763 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 115764 soc.cpu.pcpi_rs1[31]
.sym 115765 soc.cpu.pcpi_rs1[7]
.sym 115766 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 115767 soc.cpu.cpu_state[4]
.sym 115768 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 115769 soc.cpu.pcpi_rs1[12]
.sym 115770 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 115771 soc.cpu.cpu_state[4]
.sym 115772 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 115773 soc.cpu.pcpi_rs1[5]
.sym 115774 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 115775 soc.cpu.cpu_state[4]
.sym 115776 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 115777 soc.cpu.pcpi_rs1[28]
.sym 115778 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 115779 soc.cpu.cpu_state[4]
.sym 115780 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 115781 soc.cpu.pcpi_rs1[22]
.sym 115782 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 115783 soc.cpu.cpu_state[4]
.sym 115784 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 115785 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I0
.sym 115786 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I1
.sym 115787 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 115788 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 115789 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I0
.sym 115790 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I1
.sym 115791 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.sym 115792 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 115794 soc.cpu.instr_lw_SB_LUT4_I2_I3
.sym 115795 soc.cpu.instr_sb_SB_LUT4_I0_I3
.sym 115796 soc.cpu.cpu_state[5]
.sym 115797 soc.cpu.pcpi_rs1[25]
.sym 115798 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 115799 soc.cpu.cpu_state[4]
.sym 115800 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 115801 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I0
.sym 115802 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I1
.sym 115803 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I2
.sym 115804 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 115805 soc.cpu.pcpi_rs1[24]
.sym 115806 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 115807 soc.cpu.cpu_state[4]
.sym 115808 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 115809 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I0
.sym 115810 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 115811 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 115812 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 115813 soc.cpu.pcpi_rs1[2]
.sym 115814 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 115815 soc.cpu.cpu_state[4]
.sym 115816 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 115817 soc.cpu.pcpi_rs1[26]
.sym 115818 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 115819 soc.cpu.cpu_state[4]
.sym 115820 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 115821 soc.cpu.pcpi_rs1[29]
.sym 115822 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 115823 soc.cpu.cpu_state[4]
.sym 115824 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 115825 soc.cpu.pcpi_rs1[30]
.sym 115826 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 115827 soc.cpu.cpu_state[4]
.sym 115828 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 115829 soc.cpu.pcpi_rs1[27]
.sym 115830 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 115831 soc.cpu.cpu_state[4]
.sym 115832 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 115833 soc.cpu.pcpi_rs1[3]
.sym 115834 soc.cpu.instr_lb_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 115835 soc.cpu.cpu_state[4]
.sym 115836 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 115838 soc.cpu.irq_pending[27]
.sym 115839 soc.cpu.irq_state[1]
.sym 115840 soc.cpu.irq_mask[27]
.sym 115841 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 115842 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 115843 soc.cpu.pcpi_rs1[7]
.sym 115844 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 115845 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 115846 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 115847 soc.cpu.pcpi_rs1[4]
.sym 115848 soc.cpu.pcpi_rs1[2]
.sym 115849 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 115850 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 115851 soc.cpu.pcpi_rs1[4]
.sym 115852 soc.cpu.pcpi_rs1[6]
.sym 115854 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 115855 soc.cpu.pcpi_rs1[1]
.sym 115856 soc.cpu.pcpi_rs1[3]
.sym 115857 iomem_wdata[7]
.sym 115864 gpio_led_pmod[7]
.sym 115865 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 115866 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 115867 soc.cpu.pcpi_rs1[6]
.sym 115868 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 115869 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 115870 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 115871 soc.cpu.pcpi_rs1[1]
.sym 115872 soc.cpu.pcpi_rs1[9]
.sym 115896 resetn
.sym 115909 iomem_wstrb[3]
.sym 115910 iomem_wstrb[2]
.sym 115911 iomem_wstrb[1]
.sym 115912 iomem_wstrb[0]
.sym 115917 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 115918 soc.simpleuart.recv_buf_valid
.sym 115919 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 115920 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 115930 soc.spimemio_cfgreg_do[31]
.sym 115931 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115932 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 115937 soc.ram_ready
.sym 115938 soc.cpu.mem_rdata_SB_LUT4_O_1_I1_SB_LUT4_O_I1
.sym 115939 soc.cpu.mem_rdata_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 115940 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 115941 flash_io0_oe
.sym 115942 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_I1_O
.sym 115943 soc.simpleuart_reg_div_do[8]
.sym 115944 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 115945 flash_io3_oe
.sym 115946 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115947 soc.simpleuart_reg_div_do[11]
.sym 115948 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 115949 iomem_wdata[22]
.sym 115953 soc.spimemio_cfgreg_do[21]
.sym 115954 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_I1_O
.sym 115955 soc.simpleuart_reg_div_do[21]
.sym 115956 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 115957 iomem_wdata[20]
.sym 115961 soc.ram_ready
.sym 115962 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 115963 flash_io1_oe_SB_LUT4_I0_O
.sym 115964 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 115965 flash_io2_oe
.sym 115966 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115967 soc.simpleuart_reg_div_do[10]
.sym 115968 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 115969 iomem_wdata[17]
.sym 115973 iomem_wdata[21]
.sym 115977 iomem_wdata[18]
.sym 115983 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 115984 soc.simpleuart.recv_buf_valid
.sym 115985 soc.ram_ready
.sym 115986 soc.cpu.mem_rdata_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 115987 soc.cpu.mem_rdata_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 115988 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 115989 iomem_wdata[16]
.sym 115993 iomem_wdata[19]
.sym 115997 soc.spimemio_cfgreg_do[19]
.sym 115998 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_I1_O
.sym 115999 soc.simpleuart_reg_div_do[19]
.sym 116000 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 116001 soc.simpleuart_reg_div_do[17]
.sym 116002 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 116003 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 116004 soc.simpleuart.recv_buf_valid
.sym 116009 soc.ram_ready
.sym 116010 soc.cpu.mem_rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 116011 soc.spimemio_cfgreg_do[17]
.sym 116012 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 116015 soc.cpu.mem_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I2
.sym 116016 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 116025 soc.spimemio.buffer[14]
.sym 116035 soc.simpleuart_reg_div_do[23]
.sym 116036 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 116037 gpio_led_r[2]
.sym 116041 gpio_led_g[0]
.sym 116045 soc.ram_ready
.sym 116046 soc.cpu.mem_rdata_SB_LUT4_O_7_I3_SB_LUT4_O_I1
.sym 116047 soc.cpu.mem_rdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2
.sym 116048 soc.cpu.mem_rdata_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 116049 gpio_led_r[5]
.sym 116053 iomem_ready_SB_LUT4_I1_O
.sym 116054 iomem_rdata[10]
.sym 116055 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 116056 soc.spimem_rdata[10]
.sym 116057 gpio_led_r[1]
.sym 116061 soc.cpu.mem_rdata_SB_LUT4_O_15_I0
.sym 116062 soc.cpu.mem_rdata_SB_LUT4_O_15_I1
.sym 116063 soc.cpu.mem_rdata_SB_LUT4_O_15_I2
.sym 116064 iomem_ready_SB_LUT4_I1_O
.sym 116065 soc.ram_ready
.sym 116066 soc.cpu.mem_rdata_SB_LUT4_O_9_I3_SB_LUT4_O_I1
.sym 116067 soc.cpu.mem_rdata_SB_LUT4_O_9_I3_SB_LUT4_O_I2
.sym 116068 soc.cpu.mem_rdata_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 116070 iomem_ready_SB_LUT4_I1_O
.sym 116071 iomem_rdata[24]
.sym 116072 soc.spimem_rdata[24]
.sym 116075 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 116076 soc.simpleuart.recv_buf_valid
.sym 116079 soc.simpleuart_reg_div_do[27]
.sym 116080 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 116081 iomem_wdata[16]
.sym 116085 iomem_ready_SB_LUT4_I1_O
.sym 116086 iomem_rdata[9]
.sym 116087 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 116088 soc.spimem_rdata[9]
.sym 116089 soc.ram_ready
.sym 116090 soc.cpu.mem_rdata_SB_LUT4_O_14_I3_SB_LUT4_O_I1
.sym 116091 soc.cpu.mem_rdata_SB_LUT4_O_14_I3_SB_LUT4_O_I2
.sym 116092 soc.cpu.mem_rdata_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 116095 soc.simpleuart_reg_div_do[28]
.sym 116096 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 116097 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 116098 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 116099 soc.simpleuart_reg_div_do[7]
.sym 116100 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 116101 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 116102 iomem_ready_SB_LUT4_I1_O
.sym 116103 soc.cpu.mem_rdata_SB_LUT4_O_13_I2
.sym 116104 soc.cpu.mem_rdata_SB_LUT4_O_13_I3
.sym 116106 iomem_ready_SB_LUT4_I1_O
.sym 116107 iomem_rdata[28]
.sym 116108 soc.spimem_rdata[28]
.sym 116109 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 116110 iomem_ready_SB_LUT4_I1_O
.sym 116111 soc.cpu.mem_rdata_SB_LUT4_O_12_I2
.sym 116112 soc.cpu.mem_rdata_SB_LUT4_O_12_I3
.sym 116113 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 116114 iomem_ready_SB_LUT4_I1_O
.sym 116115 soc.cpu.mem_rdata_SB_LUT4_O_8_I2
.sym 116116 soc.cpu.mem_rdata_SB_LUT4_O_8_I3
.sym 116117 soc.ram_ready
.sym 116118 soc.cpu.mem_rdata_SB_LUT4_O_11_I3_SB_LUT4_O_I1
.sym 116119 soc.cpu.mem_rdata_SB_LUT4_O_11_I3_SB_LUT4_O_I2
.sym 116120 soc.cpu.mem_rdata_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 116123 soc.simpleuart_reg_div_do[30]
.sym 116124 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 116125 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I0
.sym 116126 iomem_ready_SB_LUT4_I1_O
.sym 116127 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 116128 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 116129 soc.spimemio.dout_data[6]
.sym 116133 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 116134 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 116135 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 116136 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 116137 soc.spimemio.dout_data[2]
.sym 116142 iomem_ready_SB_LUT4_I1_O
.sym 116143 iomem_rdata[29]
.sym 116144 soc.spimem_rdata[29]
.sym 116146 iomem_ready_SB_LUT4_I1_O
.sym 116147 iomem_rdata[12]
.sym 116148 soc.spimem_rdata[12]
.sym 116149 soc.spimemio.dout_data[3]
.sym 116153 soc.spimemio.dout_data[7]
.sym 116157 soc.ram_ready
.sym 116158 iomem_ready_SB_LUT4_I1_O
.sym 116159 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 116160 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_I1_O
.sym 116161 gpio_led_b[5]
.sym 116165 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 116166 iomem_ready_SB_LUT4_I1_O
.sym 116167 soc.cpu.mem_rdata_SB_LUT4_O_9_I2
.sym 116168 soc.cpu.mem_rdata_SB_LUT4_O_9_I3
.sym 116169 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 116170 iomem_ready_SB_LUT4_I1_O
.sym 116171 soc.cpu.mem_rdata_SB_LUT4_O_10_I2
.sym 116172 soc.cpu.mem_rdata_SB_LUT4_O_10_I3
.sym 116175 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 116176 soc.mem_valid
.sym 116178 iomem_ready_SB_LUT4_I1_O
.sym 116179 iomem_rdata[27]
.sym 116180 soc.spimem_rdata[27]
.sym 116181 gpio_led_r[4]
.sym 116186 iomem_ready_SB_LUT4_I1_O
.sym 116187 iomem_rdata[26]
.sym 116188 soc.spimem_rdata[26]
.sym 116189 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 116190 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I1
.sym 116191 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I2
.sym 116192 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 116193 gpio_led_b[2]
.sym 116198 resetn
.sym 116199 iomem_wstrb[3]
.sym 116200 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 116201 gpio_led_b[0]
.sym 116209 gpio_led_b[4]
.sym 116213 gpio_led_b[3]
.sym 116221 gpio_led_pmod[6]
.sym 116226 soc.memory.cs_0_SB_CARRY_I1_1_CO[1]
.sym 116231 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 116235 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 116239 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 116243 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 116247 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 116251 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 116255 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 116259 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 116263 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 116267 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 116271 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 116275 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 116279 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 116283 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 116287 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 116291 soc.memory.cs_0
.sym 116295 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 116299 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 116303 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 116307 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 116311 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 116315 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 116319 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 116323 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 116326 $PACKER_VCC_NET
.sym 116327 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_CI[2]
.sym 116331 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 116335 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 116339 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 116343 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 116347 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 116351 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1
.sym 116356 $nextpnr_ICESTORM_LC_29$I3
.sym 116374 soc.cpu.mem_la_firstword_xfer
.sym 116375 soc.cpu.next_pc[2]
.sym 116402 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 116403 soc.cpu.reg_out[16]
.sym 116404 soc.cpu.reg_next_pc[16]
.sym 116410 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 116411 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 116412 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 116414 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 116415 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 116416 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 116418 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1
.sym 116419 soc.cpu.cpu_state[6]
.sym 116420 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.sym 116421 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0
.sym 116422 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I1
.sym 116423 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.sym 116424 soc.cpu.cpu_state[6]
.sym 116425 soc.cpu.cpu_state[6]
.sym 116426 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 116427 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 116428 soc.mem_rdata[16]
.sym 116429 soc.cpu.cpu_state[6]
.sym 116430 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 116431 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 116432 soc.mem_rdata[26]
.sym 116438 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 116439 soc.cpu.reg_out[11]
.sym 116440 soc.cpu.reg_next_pc[11]
.sym 116441 soc.cpu.cpu_state[6]
.sym 116442 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 116443 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 116444 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 116445 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I0
.sym 116446 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1
.sym 116447 soc.cpu.cpu_state[4]
.sym 116448 soc.cpu.pcpi_rs1[16]
.sym 116449 soc.cpu.cpu_state[6]
.sym 116450 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 116451 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 116452 soc.mem_rdata[17]
.sym 116453 soc.cpu.cpu_state[6]
.sym 116454 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 116455 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 116456 soc.mem_rdata[24]
.sym 116457 soc.cpu.cpu_state[6]
.sym 116458 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 116459 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 116460 soc.mem_rdata[25]
.sym 116461 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I0
.sym 116462 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1
.sym 116463 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 116464 soc.cpu.irq_pending[13]
.sym 116465 soc.cpu.cpu_state[6]
.sym 116466 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 116467 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 116468 soc.mem_rdata[18]
.sym 116469 soc.cpu.cpu_state[6]
.sym 116470 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 116471 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 116472 soc.mem_rdata[31]
.sym 116474 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 116475 soc.cpu.reg_out[26]
.sym 116476 soc.cpu.reg_next_pc[26]
.sym 116477 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0
.sym 116478 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I1
.sym 116479 soc.cpu.cpu_state[4]
.sym 116480 soc.cpu.pcpi_rs1[26]
.sym 116482 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 116483 soc.cpu.reg_out[31]
.sym 116484 soc.cpu.reg_next_pc[31]
.sym 116485 soc.cpu.cpu_state[6]
.sym 116486 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 116487 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 116488 soc.mem_rdata[29]
.sym 116491 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 116492 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 116493 soc.cpu.cpu_state[6]
.sym 116494 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 116495 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 116496 soc.mem_rdata[22]
.sym 116497 soc.cpu.pcpi_rs1[13]
.sym 116498 soc.cpu.cpu_state[4]
.sym 116499 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 116500 soc.cpu.cpu_state[3]
.sym 116502 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1
.sym 116503 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 116504 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 116505 soc.cpu.cpu_state[6]
.sym 116506 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 116507 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 116508 soc.mem_rdata[27]
.sym 116509 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 116510 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 116511 soc.cpu.cpu_state[4]
.sym 116512 soc.cpu.pcpi_rs1[17]
.sym 116513 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 116514 soc.cpu.cpu_state[2]
.sym 116515 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 116516 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 116519 soc.cpu.irq_mask[11]
.sym 116520 soc.cpu.irq_pending[11]
.sym 116521 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 116522 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 116523 soc.cpu.cpu_state[4]
.sym 116524 soc.cpu.pcpi_rs1[12]
.sym 116525 soc.cpu.pcpi_rs1[23]
.sym 116526 soc.cpu.cpu_state[4]
.sym 116527 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 116528 soc.cpu.cpu_state[3]
.sym 116531 soc.cpu.irq_pending[11]
.sym 116532 soc.cpu.irq_mask[11]
.sym 116533 soc.cpu.irq_pending[11]
.sym 116534 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 116535 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 116536 soc.cpu.cpu_state[3]
.sym 116539 soc.cpu.irq_mask[10]
.sym 116540 soc.cpu.irq_pending[10]
.sym 116541 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 116542 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 116543 soc.cpu.cpu_state[4]
.sym 116544 soc.cpu.pcpi_rs1[22]
.sym 116545 soc.cpu.irq_pending[17]
.sym 116546 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 116547 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 116548 soc.cpu.cpu_state[3]
.sym 116549 soc.cpu.cpuregs_rs1[23]
.sym 116553 soc.cpu.irq_pending[18]
.sym 116554 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 116555 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 116556 soc.cpu.cpu_state[3]
.sym 116557 soc.cpu.irq_pending[19]
.sym 116558 soc.cpu.irq_pending[18]
.sym 116559 soc.cpu.irq_pending[17]
.sym 116560 soc.cpu.irq_pending[16]
.sym 116561 soc.cpu.cpuregs_rs1[19]
.sym 116565 soc.cpu.cpuregs_rs1[10]
.sym 116569 soc.cpu.timer[23]
.sym 116570 soc.cpu.instr_timer
.sym 116571 soc.cpu.irq_mask[23]
.sym 116572 soc.cpu.instr_maskirq
.sym 116573 soc.cpu.irq_pending[22]
.sym 116574 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 116575 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 116576 soc.cpu.cpu_state[3]
.sym 116579 soc.cpu.irq_pending[18]
.sym 116580 soc.cpu.irq_mask[18]
.sym 116583 soc.cpu.irq_mask[22]
.sym 116584 soc.cpu.irq_pending[22]
.sym 116587 soc.cpu.irq_pending[22]
.sym 116588 soc.cpu.irq_mask[22]
.sym 116591 soc.cpu.irq_mask[17]
.sym 116592 soc.cpu.irq_pending[17]
.sym 116593 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 116594 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 116595 soc.cpu.cpu_state[4]
.sym 116596 soc.cpu.pcpi_rs1[31]
.sym 116599 soc.cpu.irq_pending[17]
.sym 116600 soc.cpu.irq_mask[17]
.sym 116603 soc.cpu.irq_mask[18]
.sym 116604 soc.cpu.irq_pending[18]
.sym 116607 soc.cpu.irq_mask[26]
.sym 116608 soc.cpu.irq_pending[26]
.sym 116609 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 116610 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116611 soc.cpu.pcpi_rs1[15]
.sym 116612 soc.cpu.pcpi_rs1[17]
.sym 116613 soc.cpu.cpu_state[2]
.sym 116614 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 116615 soc.cpu.irq_mask[31]
.sym 116616 soc.cpu.instr_maskirq
.sym 116617 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 116618 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116619 soc.cpu.pcpi_rs1[12]
.sym 116620 soc.cpu.pcpi_rs1[20]
.sym 116621 soc.cpu.cpu_state[2]
.sym 116622 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 116623 soc.cpu.irq_mask[20]
.sym 116624 soc.cpu.instr_maskirq
.sym 116625 soc.cpu.cpuregs_rs1[20]
.sym 116629 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 116630 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116631 soc.cpu.pcpi_rs1[10]
.sym 116632 soc.cpu.pcpi_rs1[18]
.sym 116635 soc.cpu.irq_pending[26]
.sym 116636 soc.cpu.irq_mask[26]
.sym 116637 soc.cpu.cpuregs_rs1[31]
.sym 116641 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 116642 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116643 soc.cpu.pcpi_rs1[11]
.sym 116644 soc.cpu.pcpi_rs1[13]
.sym 116645 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 116646 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116647 soc.cpu.pcpi_rs1[2]
.sym 116648 soc.cpu.pcpi_rs1[10]
.sym 116649 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 116650 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116651 soc.cpu.pcpi_rs1[5]
.sym 116652 soc.cpu.pcpi_rs1[7]
.sym 116653 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 116654 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116655 soc.cpu.pcpi_rs1[13]
.sym 116656 soc.cpu.pcpi_rs1[15]
.sym 116657 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 116658 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116659 soc.cpu.pcpi_rs1[8]
.sym 116660 soc.cpu.pcpi_rs1[16]
.sym 116661 soc.cpu.is_lui_auipc_jal
.sym 116662 soc.cpu.cpuregs_rs1[2]
.sym 116663 soc.cpu.reg_pc[2]
.sym 116664 soc.cpu.instr_lui
.sym 116665 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I0
.sym 116666 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I1
.sym 116667 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I2
.sym 116668 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 116671 soc.cpu.irq_pending[16]
.sym 116672 soc.cpu.irq_mask[16]
.sym 116673 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 116674 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116675 soc.cpu.pcpi_rs1[24]
.sym 116676 soc.cpu.pcpi_rs1[26]
.sym 116679 soc.cpu.irq_pending[25]
.sym 116680 soc.cpu.irq_mask[25]
.sym 116681 soc.cpu.cpu_state[4]
.sym 116682 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 116683 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 116684 soc.cpu.pcpi_rs1[31]
.sym 116685 soc.cpu.is_lui_auipc_jal
.sym 116686 soc.cpu.cpuregs_rs1[20]
.sym 116687 soc.cpu.reg_pc[20]
.sym 116688 soc.cpu.instr_lui
.sym 116689 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 116690 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116691 soc.cpu.pcpi_rs1[16]
.sym 116692 soc.cpu.pcpi_rs1[24]
.sym 116693 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 116694 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116695 soc.cpu.pcpi_rs1[19]
.sym 116696 soc.cpu.pcpi_rs1[21]
.sym 116697 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 116698 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116699 soc.cpu.pcpi_rs1[21]
.sym 116700 soc.cpu.pcpi_rs1[29]
.sym 116701 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I0
.sym 116702 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I1
.sym 116703 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I2
.sym 116704 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 116705 soc.cpu.is_lui_auipc_jal
.sym 116706 soc.cpu.cpuregs_rs1[22]
.sym 116707 soc.cpu.reg_pc[22]
.sym 116708 soc.cpu.instr_lui
.sym 116709 soc.cpu.is_lui_auipc_jal
.sym 116710 soc.cpu.cpuregs_rs1[24]
.sym 116711 soc.cpu.reg_pc[24]
.sym 116712 soc.cpu.instr_lui
.sym 116714 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 116715 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 116716 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 116717 soc.cpu.cpu_state[2]
.sym 116718 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 116719 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 116720 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 116721 soc.cpu.cpu_state[2]
.sym 116722 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 116723 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 116724 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 116725 soc.cpu.cpu_state[2]
.sym 116726 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 116727 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 116728 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 116729 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I0
.sym 116730 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I1
.sym 116731 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I2
.sym 116732 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 116733 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I0
.sym 116734 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I1
.sym 116735 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I2
.sym 116736 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 116737 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I0
.sym 116738 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 116739 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 116740 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 116741 soc.cpu.cpu_state[2]
.sym 116742 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 116743 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 116744 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 116747 soc.cpu.irq_mask[29]
.sym 116748 soc.cpu.instr_maskirq
.sym 116749 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I0
.sym 116750 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I1
.sym 116751 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I2
.sym 116752 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 116753 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 116754 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116755 soc.cpu.pcpi_rs1[25]
.sym 116756 soc.cpu.pcpi_rs1[27]
.sym 116757 soc.cpu.cpu_state[2]
.sym 116758 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 116759 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 116760 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 116761 soc.cpu.is_lui_auipc_jal
.sym 116762 soc.cpu.cpuregs_rs1[29]
.sym 116763 soc.cpu.reg_pc[29]
.sym 116764 soc.cpu.instr_lui
.sym 116765 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 116766 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116767 soc.cpu.pcpi_rs1[22]
.sym 116768 soc.cpu.pcpi_rs1[30]
.sym 116769 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I0
.sym 116770 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I1
.sym 116771 soc.cpu.instr_lw_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 116772 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 116775 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 116776 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 116777 soc.cpu.is_lui_auipc_jal
.sym 116778 soc.cpu.cpuregs_rs1[27]
.sym 116779 soc.cpu.reg_pc[27]
.sym 116780 soc.cpu.instr_lui
.sym 116781 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 116782 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116783 soc.cpu.pcpi_rs1[29]
.sym 116784 soc.cpu.pcpi_rs1[31]
.sym 116785 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116786 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 116787 soc.cpu.pcpi_rs1[26]
.sym 116788 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 116789 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 116790 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116791 soc.cpu.pcpi_rs1[30]
.sym 116792 soc.cpu.pcpi_rs1[27]
.sym 116793 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 116794 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116795 soc.cpu.pcpi_rs1[20]
.sym 116796 soc.cpu.pcpi_rs1[28]
.sym 116797 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 116798 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.sym 116799 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 116800 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 116801 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 116802 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116803 soc.cpu.pcpi_rs1[21]
.sym 116804 soc.cpu.pcpi_rs1[23]
.sym 116809 soc.cpu.cpu_state[2]
.sym 116810 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 116811 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 116812 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 116813 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 116814 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116815 soc.cpu.pcpi_rs1[23]
.sym 116816 soc.cpu.pcpi_rs1[25]
.sym 116817 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 116818 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116819 soc.cpu.pcpi_rs1[6]
.sym 116820 soc.cpu.pcpi_rs1[8]
.sym 116821 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 116822 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116823 soc.cpu.pcpi_rs1[3]
.sym 116824 soc.cpu.pcpi_rs1[11]
.sym 116829 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 116830 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116831 soc.cpu.pcpi_rs1[18]
.sym 116832 soc.cpu.pcpi_rs1[26]
.sym 116837 iomem_wdata[31]
.sym 116846 reset_cnt[4]
.sym 116847 reset_cnt[5]
.sym 116848 resetn_SB_LUT4_O_I3
.sym 116851 iomem_wstrb[3]
.sym 116852 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 116863 iomem_wstrb[2]
.sym 116864 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 116866 resetn
.sym 116867 iomem_wstrb[1]
.sym 116868 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 116870 flash_io2_oe_SB_LUT4_O_I1
.sym 116871 soc.spimemio.config_oe[2]
.sym 116872 soc.spimemio_cfgreg_do[31]
.sym 116874 flash_io2_oe_SB_LUT4_O_I1
.sym 116875 soc.spimemio.config_oe[3]
.sym 116876 soc.spimemio_cfgreg_do[31]
.sym 116878 resetn
.sym 116879 iomem_wstrb[3]
.sym 116880 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 116881 iomem_wdata[10]
.sym 116891 resetn
.sym 116892 soc.spimemio.softreset
.sym 116893 iomem_wdata[11]
.sym 116897 soc.ram_ready
.sym 116898 soc.cpu.mem_rdata_SB_LUT4_O_2_I1_SB_LUT4_O_I1
.sym 116899 soc.cpu.mem_rdata_SB_LUT4_O_2_I1_SB_LUT4_O_I2
.sym 116900 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 116901 flash_io1_oe
.sym 116902 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_I1_O
.sym 116903 soc.simpleuart_reg_div_do[9]
.sym 116904 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 116906 resetn
.sym 116907 iomem_wstrb[0]
.sym 116908 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 116909 soc.spimemio.dout_data[7]
.sym 116914 resetn
.sym 116915 iomem_wstrb[2]
.sym 116916 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 116917 soc.spimemio_cfgreg_do[20]
.sym 116918 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_I1_O
.sym 116919 soc.simpleuart_reg_div_do[20]
.sym 116920 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 116921 soc.spimemio_cfgreg_do[31]
.sym 116922 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_I1_O
.sym 116923 soc.simpleuart_reg_div_do[31]
.sym 116924 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 116925 soc.ram_ready
.sym 116926 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 116927 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 116928 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 116929 soc.spimemio_cfgreg_do[18]
.sym 116930 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_I1_O
.sym 116931 soc.simpleuart_reg_div_do[18]
.sym 116932 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 116934 soc.spimemio_cfgreg_do[31]
.sym 116935 soc.spimemio.xfer_csb
.sym 116936 soc.spimemio.config_csb
.sym 116937 soc.ram_ready
.sym 116938 soc.cpu.mem_rdata_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 116939 soc.cpu.mem_rdata_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 116940 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 116941 soc.ram_ready
.sym 116942 soc.cpu.mem_rdata_SB_LUT4_O_6_I1_SB_LUT4_O_I1
.sym 116943 soc.cpu.mem_rdata_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 116944 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 116945 iomem_wdata[5]
.sym 116949 soc.spimemio_cfgreg_do[22]
.sym 116950 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_I1_O
.sym 116951 soc.simpleuart_reg_div_do[22]
.sym 116952 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 116953 iomem_wdata[4]
.sym 116957 soc.ram_ready
.sym 116958 soc.cpu.mem_rdata_SB_LUT4_O_5_I1_SB_LUT4_O_I1
.sym 116959 soc.cpu.mem_rdata_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 116960 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 116961 soc.spimemio.dout_data[5]
.sym 116965 soc.spimemio.dout_data[0]
.sym 116969 soc.spimemio.dout_data[6]
.sym 116973 soc.spimemio.dout_data[1]
.sym 116977 soc.spimemio_cfgreg_do[16]
.sym 116978 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_I1_O
.sym 116979 soc.simpleuart_reg_div_do[16]
.sym 116980 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 116981 soc.spimemio.dout_data[4]
.sym 116985 soc.spimemio.dout_data[2]
.sym 116989 soc.spimemio.dout_data[3]
.sym 117005 soc.spimemio.buffer[9]
.sym 117009 soc.spimemio.buffer[13]
.sym 117014 iomem_ready_SB_LUT4_I1_O
.sym 117015 iomem_rdata[13]
.sym 117016 soc.spimem_rdata[13]
.sym 117017 soc.spimemio.dout_data[0]
.sym 117021 soc.spimemio.buffer[10]
.sym 117033 soc.spimemio.dout_data[4]
.sym 117037 soc.spimemio.dout_data[1]
.sym 117047 soc.cpu.mem_rdata_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.sym 117048 soc.cpu.mem_rdata_SB_LUT4_O_8_I3_SB_LUT4_O_I3
.sym 117049 soc.ram_ready
.sym 117050 soc.cpu.mem_rdata_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 117051 soc.simpleuart_reg_div_do[24]
.sym 117052 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 117053 soc.spimemio.buffer[12]
.sym 117059 soc.simpleuart_reg_div_do[29]
.sym 117060 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 117062 iomem_ready_SB_LUT4_I1_O
.sym 117063 iomem_rdata[25]
.sym 117064 soc.spimem_rdata[25]
.sym 117065 soc.ram_ready
.sym 117066 soc.cpu.mem_rdata_SB_LUT4_O_13_I3_SB_LUT4_O_I1
.sym 117067 soc.cpu.mem_rdata_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 117068 soc.cpu.mem_rdata_SB_LUT4_O_13_I3_SB_LUT4_O_I3
.sym 117069 soc.spimemio.dout_data[5]
.sym 117073 soc.ram_ready
.sym 117074 soc.cpu.mem_rdata_SB_LUT4_O_10_I3_SB_LUT4_O_I1
.sym 117075 soc.cpu.mem_rdata_SB_LUT4_O_10_I3_SB_LUT4_O_I2
.sym 117076 soc.cpu.mem_rdata_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 117079 soc.simpleuart_reg_div_do[26]
.sym 117080 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 117083 soc.simpleuart_reg_div_do[25]
.sym 117084 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 117085 soc.ram_ready
.sym 117086 soc.cpu.mem_rdata_SB_LUT4_O_12_I3_SB_LUT4_O_I1
.sym 117087 soc.cpu.mem_rdata_SB_LUT4_O_12_I3_SB_LUT4_O_I2
.sym 117088 soc.cpu.mem_rdata_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 117089 soc.mem_valid
.sym 117090 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0
.sym 117091 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I1
.sym 117092 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 117093 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0
.sym 117094 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I1
.sym 117095 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 117096 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O
.sym 117097 soc.mem_valid
.sym 117098 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 117099 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 117100 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 117101 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 117102 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O
.sym 117103 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 117104 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 117105 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0
.sym 117106 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I1
.sym 117107 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O
.sym 117108 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3
.sym 117109 gpio_led_b[1]
.sym 117115 soc.spimemio.valid_SB_LUT4_O_I2
.sym 117116 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 117117 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O
.sym 117118 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 117119 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 117120 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3
.sym 117121 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 117122 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_O_I0_SB_LUT4_I2_I1
.sym 117123 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_O_I0
.sym 117124 iomem_addr[19]
.sym 117126 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 117127 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_O_I0
.sym 117128 iomem_addr[19]
.sym 117129 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I0_SB_LUT4_O_I0
.sym 117130 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 117131 iomem_addr[19]
.sym 117132 iomem_addr[17]
.sym 117133 iomem_addr[7]
.sym 117134 iomem_addr[6]
.sym 117135 iomem_addr[4]
.sym 117136 iomem_addr[5]
.sym 117137 iomem_addr[11]
.sym 117138 iomem_addr[10]
.sym 117139 iomem_addr[9]
.sym 117140 iomem_addr[8]
.sym 117141 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 117142 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1
.sym 117143 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 117144 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 117146 soc.mem_valid
.sym 117147 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 117148 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1
.sym 117149 soc.spimemio.buffer[15]
.sym 117153 iomem_addr[25]
.sym 117154 iomem_addr[24]
.sym 117155 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 117156 iomem_ready_SB_LUT4_I3_O
.sym 117157 iomem_addr[15]
.sym 117158 iomem_addr[14]
.sym 117159 iomem_addr[13]
.sym 117160 iomem_addr[12]
.sym 117161 iomem_wdata[27]
.sym 117165 iomem_addr[26]
.sym 117166 iomem_addr[24]
.sym 117167 iomem_addr[25]
.sym 117168 iomem_addr[27]
.sym 117169 iomem_addr[1]
.sym 117170 iomem_addr[0]
.sym 117171 iomem_addr[3]
.sym 117172 iomem_addr[2]
.sym 117175 iomem_addr[26]
.sym 117176 iomem_addr[27]
.sym 117178 resetn
.sym 117179 iomem_ready_SB_LUT4_I3_O
.sym 117180 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 117184 iomem_addr[1]
.sym 117188 iomem_addr[15]
.sym 117192 iomem_addr[3]
.sym 117196 iomem_addr[0]
.sym 117197 iomem_addr[26]
.sym 117198 iomem_ready_SB_LUT4_I3_O
.sym 117199 iomem_addr[27]
.sym 117200 iomem_addr[24]
.sym 117204 iomem_addr[2]
.sym 117208 iomem_addr[5]
.sym 117209 st7735.wstrb_SB_LUT4_O_I2
.sym 117210 soc.mem_valid
.sym 117211 iomem_ready_SB_LUT4_I1_I3
.sym 117212 iomem_ready
.sym 117216 iomem_addr[6]
.sym 117220 iomem_addr[13]
.sym 117222 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 117223 soc.cpu.pcpi_rs1[3]
.sym 117224 soc.cpu.mem_la_addr_SB_LUT4_O_28_I3
.sym 117228 iomem_addr[8]
.sym 117232 iomem_addr[4]
.sym 117236 iomem_addr[14]
.sym 117238 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 117239 soc.cpu.pcpi_rs1[6]
.sym 117240 soc.cpu.mem_la_addr_SB_LUT4_O_25_I3
.sym 117244 iomem_addr[7]
.sym 117248 iomem_addr[10]
.sym 117252 iomem_addr[11]
.sym 117256 iomem_addr[12]
.sym 117258 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 117259 soc.cpu.pcpi_rs1[7]
.sym 117260 soc.cpu.mem_la_addr_SB_LUT4_O_24_I3
.sym 117264 iomem_addr[19]
.sym 117266 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 117267 soc.cpu.pcpi_rs1[10]
.sym 117268 soc.cpu.mem_la_addr_SB_LUT4_O_21_I3
.sym 117270 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 117271 soc.cpu.pcpi_rs1[8]
.sym 117272 soc.cpu.mem_la_addr_SB_LUT4_O_23_I3
.sym 117276 iomem_addr[9]
.sym 117278 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 117279 soc.cpu.pcpi_rs1[4]
.sym 117280 soc.cpu.mem_la_addr_SB_LUT4_O_27_I3
.sym 117282 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 117283 soc.cpu.pcpi_rs1[5]
.sym 117284 soc.cpu.mem_la_addr_SB_LUT4_O_26_I3
.sym 117288 iomem_addr[24]
.sym 117292 iomem_addr[20]
.sym 117294 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 117295 soc.cpu.pcpi_rs1[19]
.sym 117296 soc.cpu.mem_la_addr_SB_LUT4_O_12_I3
.sym 117300 iomem_addr[23]
.sym 117302 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 117303 soc.cpu.pcpi_rs1[12]
.sym 117304 soc.cpu.mem_la_addr_SB_LUT4_O_19_I3
.sym 117306 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 117307 soc.cpu.pcpi_rs1[11]
.sym 117308 soc.cpu.mem_la_addr_SB_LUT4_O_20_I3
.sym 117310 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 117311 soc.cpu.pcpi_rs1[9]
.sym 117312 soc.cpu.mem_la_addr_SB_LUT4_O_22_I3
.sym 117314 soc.cpu.mem_la_firstword_xfer
.sym 117315 soc.cpu.next_pc[2]
.sym 117319 soc.cpu.next_pc[3]
.sym 117320 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1]
.sym 117323 soc.cpu.next_pc[4]
.sym 117324 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[2]
.sym 117327 soc.cpu.next_pc[5]
.sym 117328 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[3]
.sym 117331 soc.cpu.next_pc[6]
.sym 117332 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[4]
.sym 117335 soc.cpu.next_pc[7]
.sym 117336 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[5]
.sym 117339 soc.cpu.next_pc[8]
.sym 117340 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[6]
.sym 117343 soc.cpu.next_pc[9]
.sym 117344 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[7]
.sym 117347 soc.cpu.next_pc[10]
.sym 117348 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 117351 soc.cpu.next_pc[11]
.sym 117352 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[9]
.sym 117355 soc.cpu.next_pc[12]
.sym 117356 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[10]
.sym 117359 soc.cpu.next_pc[13]
.sym 117360 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[11]
.sym 117363 soc.cpu.next_pc[14]
.sym 117364 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[12]
.sym 117367 soc.cpu.next_pc[15]
.sym 117368 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[13]
.sym 117371 soc.cpu.next_pc[16]
.sym 117372 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[14]
.sym 117375 soc.cpu.next_pc[17]
.sym 117376 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[15]
.sym 117379 soc.cpu.next_pc[18]
.sym 117380 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 117383 soc.cpu.next_pc[19]
.sym 117384 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[17]
.sym 117387 soc.cpu.next_pc[20]
.sym 117388 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[18]
.sym 117391 soc.cpu.next_pc[21]
.sym 117392 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[19]
.sym 117395 soc.cpu.next_pc[22]
.sym 117396 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20]
.sym 117399 soc.cpu.next_pc[23]
.sym 117400 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[21]
.sym 117403 soc.cpu.next_pc[24]
.sym 117404 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[22]
.sym 117407 soc.cpu.next_pc[25]
.sym 117408 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[23]
.sym 117411 soc.cpu.next_pc[26]
.sym 117412 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 117415 soc.cpu.next_pc[27]
.sym 117416 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[25]
.sym 117419 soc.cpu.next_pc[28]
.sym 117420 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[26]
.sym 117423 soc.cpu.next_pc[29]
.sym 117424 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[27]
.sym 117427 soc.cpu.next_pc[30]
.sym 117428 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28]
.sym 117429 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 117430 soc.cpu.pcpi_rs1[31]
.sym 117431 soc.cpu.next_pc[31]
.sym 117432 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[29]
.sym 117433 soc.cpu.cpu_state[2]
.sym 117434 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 117435 soc.cpu.pcpi_rs1[11]
.sym 117436 soc.cpu.cpu_state[4]
.sym 117442 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 117443 soc.cpu.reg_out[18]
.sym 117444 soc.cpu.reg_next_pc[18]
.sym 117446 resetn
.sym 117447 soc.cpu.instr_maskirq
.sym 117448 soc.cpu.cpu_state[2]
.sym 117449 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 117450 soc.cpu.cpu_state[2]
.sym 117451 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 117452 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 117454 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 117455 soc.cpu.reg_out[17]
.sym 117456 soc.cpu.reg_next_pc[17]
.sym 117458 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 117459 soc.cpu.cpu_state[2]
.sym 117460 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 117462 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 117463 soc.cpu.reg_out[25]
.sym 117464 soc.cpu.reg_next_pc[25]
.sym 117467 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 117468 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 117471 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 117472 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 117475 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.sym 117476 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 117479 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I2
.sym 117480 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 117482 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 117483 soc.cpu.reg_out[27]
.sym 117484 soc.cpu.reg_next_pc[27]
.sym 117485 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 117486 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 117487 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 117488 soc.cpu.irq_pending[10]
.sym 117490 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1
.sym 117491 soc.cpu.cpu_state[2]
.sym 117492 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 117494 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 117495 soc.cpu.reg_out[22]
.sym 117496 soc.cpu.reg_next_pc[22]
.sym 117497 soc.cpu.pcpi_rs1[10]
.sym 117498 soc.cpu.cpu_state[4]
.sym 117499 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 117500 soc.cpu.cpu_state[3]
.sym 117501 soc.cpu.instr_retirq
.sym 117502 soc.cpu.cpuregs_rs1[23]
.sym 117503 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 117504 soc.cpu.instr_timer
.sym 117505 soc.cpu.cpuregs_rs1[7]
.sym 117509 soc.cpu.cpuregs_rs1[12]
.sym 117513 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 117514 soc.cpu.cpu_state[2]
.sym 117515 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 117516 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 117517 soc.cpu.cpuregs_rs1[3]
.sym 117521 soc.cpu.irq_pending[16]
.sym 117522 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 117523 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 117524 soc.cpu.cpu_state[3]
.sym 117525 soc.cpu.cpuregs_rs1[4]
.sym 117531 soc.cpu.irq_mask[12]
.sym 117532 soc.cpu.instr_maskirq
.sym 117533 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 117534 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 117535 soc.cpu.cpu_state[4]
.sym 117536 soc.cpu.pcpi_rs1[18]
.sym 117537 soc.cpu.cpuregs_rs1[18]
.sym 117541 soc.cpu.cpuregs_rs1[17]
.sym 117545 soc.cpu.irq_pending[26]
.sym 117546 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 117547 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 117548 soc.cpu.cpu_state[3]
.sym 117549 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 117550 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 117551 soc.cpu.cpu_state[4]
.sym 117552 soc.cpu.pcpi_rs1[27]
.sym 117553 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 117554 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 117555 soc.cpu.cpu_state[4]
.sym 117556 soc.cpu.pcpi_rs1[25]
.sym 117557 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 117558 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 117559 soc.cpu.cpu_state[4]
.sym 117560 soc.cpu.pcpi_rs1[29]
.sym 117561 soc.cpu.irq_pending[27]
.sym 117562 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 117563 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 117564 soc.cpu.cpu_state[3]
.sym 117565 soc.cpu.irq_pending[25]
.sym 117566 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_1_O
.sym 117567 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 117568 soc.cpu.cpu_state[3]
.sym 117569 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 117570 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 117571 soc.cpu.cpuregs_rs1[30]
.sym 117572 soc.cpu.instr_retirq
.sym 117573 soc.cpu.cpu_state[2]
.sym 117574 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 117575 soc.cpu.pcpi_rs1[30]
.sym 117576 soc.cpu.cpu_state[4]
.sym 117577 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 117578 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 117579 soc.cpu.cpuregs_rs1[28]
.sym 117580 soc.cpu.instr_retirq
.sym 117581 soc.cpu.cpuregs_rs1[22]
.sym 117585 soc.cpu.cpuregs_rs1[21]
.sym 117589 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 117590 soc.cpu.cpu_state[2]
.sym 117591 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 117592 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 117593 soc.cpu.cpuregs_rs1[28]
.sym 117597 soc.cpu.timer[28]
.sym 117598 soc.cpu.instr_timer
.sym 117599 soc.cpu.irq_mask[28]
.sym 117600 soc.cpu.instr_maskirq
.sym 117601 soc.cpu.cpuregs_rs1[26]
.sym 117605 soc.cpu.cpuregs_rs1[16]
.sym 117609 soc.cpu.timer[30]
.sym 117610 soc.cpu.instr_timer
.sym 117611 soc.cpu.irq_mask[30]
.sym 117612 soc.cpu.instr_maskirq
.sym 117613 soc.cpu.cpuregs_rs1[0]
.sym 117617 soc.cpu.cpuregs_rs1[30]
.sym 117621 soc.cpu.cpuregs_rs1[9]
.sym 117625 soc.cpu.timer[26]
.sym 117626 soc.cpu.instr_timer
.sym 117627 soc.cpu.irq_mask[26]
.sym 117628 soc.cpu.instr_maskirq
.sym 117633 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 117634 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117635 soc.cpu.pcpi_rs1[4]
.sym 117636 soc.cpu.pcpi_rs1[12]
.sym 117639 soc.cpu.irq_mask[25]
.sym 117640 soc.cpu.irq_pending[25]
.sym 117643 soc.cpu.irq_mask[16]
.sym 117644 soc.cpu.irq_pending[16]
.sym 117645 soc.cpu.timer[16]
.sym 117646 soc.cpu.instr_timer
.sym 117647 soc.cpu.irq_mask[16]
.sym 117648 soc.cpu.instr_maskirq
.sym 117649 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 117650 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117651 soc.cpu.pcpi_rs1[7]
.sym 117652 soc.cpu.pcpi_rs1[9]
.sym 117653 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 117654 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117655 soc.cpu.pcpi_rs1[22]
.sym 117656 soc.cpu.pcpi_rs1[24]
.sym 117657 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 117658 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117659 soc.cpu.pcpi_rs1[19]
.sym 117660 soc.cpu.pcpi_rs1[27]
.sym 117661 soc.cpu.cpu_state[2]
.sym 117662 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 117663 soc.cpu.pcpi_rs1[24]
.sym 117664 soc.cpu.cpu_state[4]
.sym 117665 soc.cpu.instr_retirq
.sym 117666 soc.cpu.cpuregs_rs1[26]
.sym 117667 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 117668 soc.cpu.instr_timer
.sym 117669 soc.cpu.cpuregs_rs1[24]
.sym 117673 soc.cpu.timer[24]
.sym 117674 soc.cpu.instr_timer
.sym 117675 soc.cpu.irq_mask[24]
.sym 117676 soc.cpu.instr_maskirq
.sym 117677 soc.cpu.cpuregs_rs1[25]
.sym 117681 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 117682 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 117683 soc.cpu.cpuregs_rs1[25]
.sym 117684 soc.cpu.instr_retirq
.sym 117687 soc.cpu.irq_mask[25]
.sym 117688 soc.cpu.instr_maskirq
.sym 117689 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 117690 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 117691 soc.cpu.cpuregs_rs1[24]
.sym 117692 soc.cpu.instr_retirq
.sym 117693 soc.cpu.cpu_state[2]
.sym 117694 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 117695 soc.cpu.timer[25]
.sym 117696 soc.cpu.instr_timer
.sym 117697 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 117698 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117699 soc.cpu.pcpi_rs1[23]
.sym 117700 soc.cpu.pcpi_rs1[31]
.sym 117701 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 117702 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117703 soc.cpu.pcpi_rs1[26]
.sym 117704 soc.cpu.pcpi_rs1[28]
.sym 117705 soc.cpu.cpu_state[2]
.sym 117706 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 117707 soc.cpu.timer[29]
.sym 117708 soc.cpu.instr_timer
.sym 117711 soc.cpu.irq_mask[27]
.sym 117712 soc.cpu.irq_pending[27]
.sym 117713 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 117714 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 117715 soc.cpu.cpuregs_rs1[29]
.sym 117716 soc.cpu.instr_retirq
.sym 117717 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 117718 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117719 soc.cpu.pcpi_rs1[27]
.sym 117720 soc.cpu.pcpi_rs1[29]
.sym 117721 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117722 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 117723 soc.cpu.pcpi_rs1[24]
.sym 117724 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 117725 soc.cpu.instr_retirq
.sym 117726 soc.cpu.cpuregs_rs1[13]
.sym 117727 soc.cpu.irq_mask[13]
.sym 117728 soc.cpu.instr_maskirq
.sym 117729 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117730 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 117731 soc.cpu.pcpi_rs1[25]
.sym 117732 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 117733 soc.cpu.cpuregs_rs1[27]
.sym 117737 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 117738 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117739 soc.cpu.pcpi_rs1[6]
.sym 117740 soc.cpu.pcpi_rs1[14]
.sym 117741 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 117742 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117743 soc.cpu.pcpi_rs1[9]
.sym 117744 soc.cpu.pcpi_rs1[11]
.sym 117745 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 117746 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 117747 soc.cpu.cpuregs_rs1[27]
.sym 117748 soc.cpu.instr_retirq
.sym 117749 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 117750 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117751 soc.cpu.pcpi_rs1[28]
.sym 117752 soc.cpu.pcpi_rs1[30]
.sym 117753 soc.cpu.cpu_state[2]
.sym 117754 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 117755 soc.cpu.timer[27]
.sym 117756 soc.cpu.instr_timer
.sym 117759 soc.cpu.irq_mask[27]
.sym 117760 soc.cpu.instr_maskirq
.sym 117761 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 117762 soc.cpu.cpuregs_rs1[27]
.sym 117763 soc.cpu.timer_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.sym 117764 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 117769 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 117770 soc.cpu.cpuregs_rs1[25]
.sym 117771 soc.cpu.timer_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 117772 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 117781 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 117782 soc.cpu.cpuregs_rs1[30]
.sym 117783 soc.cpu.timer_SB_DFFSR_Q_1_D_SB_LUT4_O_I2
.sym 117784 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 117785 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 117786 soc.cpu.cpuregs_rs1[28]
.sym 117787 soc.cpu.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I2
.sym 117788 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 117789 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 117790 soc.cpu.cpuregs_rs1[29]
.sym 117791 soc.cpu.timer_SB_DFFSR_Q_2_D_SB_LUT4_O_I2
.sym 117792 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 117794 resetn_SB_LUT4_I3_O
.sym 117795 reset_cnt[0]
.sym 117799 reset_cnt[1]
.sym 117800 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 117803 reset_cnt[2]
.sym 117804 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 117807 reset_cnt[3]
.sym 117808 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 117811 reset_cnt[4]
.sym 117812 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 117815 reset_cnt[5]
.sym 117816 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 117818 resetn_SB_LUT4_I3_O
.sym 117819 reset_cnt[0]
.sym 117821 reset_cnt[0]
.sym 117822 reset_cnt[1]
.sym 117823 reset_cnt[2]
.sym 117824 reset_cnt[3]
.sym 117825 iomem_wdata[9]
.sym 117829 iomem_wdata[8]
.sym 117833 flash_io0_oe_SB_LUT4_O_I0
.sym 117834 soc.spimemio_cfgreg_do[31]
.sym 117835 flash_io1_oe_SB_LUT4_O_I2
.sym 117836 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 117837 soc.spimemio_cfgreg_do[31]
.sym 117838 soc.spimemio.config_oe[0]
.sym 117839 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 117840 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 117845 soc.spimemio_cfgreg_do[31]
.sym 117846 soc.spimemio.config_oe[1]
.sym 117847 flash_io1_oe_SB_LUT4_O_I2
.sym 117848 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 117857 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 117858 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 117859 soc.spimemio.din_rd
.sym 117860 soc.spimemio.din_data[0]
.sym 117864 soc.spimemio.xfer_clk
.sym 117865 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 117866 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 117867 soc.spimemio.din_rd
.sym 117868 soc.spimemio.din_data[2]
.sym 117870 soc.spimemio.xfer.dummy_count[0]
.sym 117871 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 117872 $PACKER_VCC_NET
.sym 117873 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 117874 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 117875 soc.spimemio.din_rd
.sym 117876 soc.spimemio.din_data[3]
.sym 117878 soc.spimemio.xfer.xfer_rd
.sym 117879 soc.spimemio.xfer.xfer_dspi
.sym 117880 soc.spimemio.xfer.xfer_qspi
.sym 117881 soc.spimemio.xfer.xfer_qspi
.sym 117882 soc.spimemio_cfgreg_do[31]
.sym 117883 soc.spimemio.xfer.xfer_rd
.sym 117884 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 117885 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 117886 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 117887 soc.spimemio.din_rd
.sym 117888 soc.spimemio.din_data[1]
.sym 117890 soc.spimemio.dout_tag[0]
.sym 117891 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 117892 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 117893 soc.spimemio.dout_tag[1]
.sym 117894 soc.spimemio.dout_tag[2]
.sym 117895 soc.spimemio.dout_tag[3]
.sym 117896 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 117899 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 117900 soc.spimemio.dout_tag[0]
.sym 117902 soc.spimemio_cfgreg_do[31]
.sym 117903 soc.spimemio.xfer_clk
.sym 117904 soc.spimemio.config_clk
.sym 117906 soc.spimemio.dout_tag[0]
.sym 117907 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 117908 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 117909 soc.spimemio.dout_tag[2]
.sym 117910 soc.spimemio.dout_tag[3]
.sym 117911 soc.spimemio.dout_tag[1]
.sym 117912 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 117915 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 117916 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 117917 soc.spimemio.xfer.xfer_ddr
.sym 117921 soc.spimemio.xfer.xfer_tag[1]
.sym 117925 soc.spimemio.dout_tag[2]
.sym 117926 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 117927 soc.spimemio.dout_tag[3]
.sym 117928 soc.spimemio.dout_tag[1]
.sym 117929 soc.spimemio.xfer.xfer_tag[2]
.sym 117933 soc.spimemio.xfer.xfer_tag[3]
.sym 117937 soc.spimemio.jump_SB_LUT4_I3_O
.sym 117938 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 117939 soc.spimemio.state[8]
.sym 117940 soc.spimemio.state[5]
.sym 117941 soc.spimemio.xfer.xfer_tag[0]
.sym 117946 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 117947 soc.spimemio.state[8]
.sym 117948 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 117950 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I1
.sym 117951 soc.spimemio.state[1]
.sym 117952 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 117953 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 117957 soc.spimemio.rd_wait_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 117958 soc.spimemio.state[12]
.sym 117959 soc.spimemio_cfgreg_do[21]
.sym 117960 soc.spimemio_cfgreg_do[22]
.sym 117970 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 117971 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 117972 soc.spimemio.state[1]
.sym 117981 soc.spimemio.state[12]
.sym 117982 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 117983 soc.spimemio_cfgreg_do[22]
.sym 117984 soc.spimemio_cfgreg_do[21]
.sym 117987 soc.spimemio.jump_SB_LUT4_I3_O
.sym 117988 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 117995 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 117996 soc.spimemio.jump_SB_LUT4_I3_O
.sym 117998 soc.spimemio_cfgreg_do[17]
.sym 117999 soc.spimemio.state[1]
.sym 118000 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 118005 soc.spimemio.jump_SB_LUT4_I3_O
.sym 118006 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 118007 soc.spimemio.state[5]
.sym 118008 soc.spimemio.state[11]
.sym 118019 soc.spimemio.jump_SB_LUT4_I3_O
.sym 118020 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 118023 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 118024 soc.spimemio.jump_SB_LUT4_I3_O
.sym 118025 soc.spimemio.state[7]
.sym 118026 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1
.sym 118027 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 118028 soc.spimemio.state[4]
.sym 118033 soc.spimemio.state[1]
.sym 118034 soc.spimemio_cfgreg_do[18]
.sym 118035 soc.spimemio.state[12]
.sym 118036 iomem_addr[2]
.sym 118081 iomem_addr[25]
.sym 118082 st7735.wstrb_SB_LUT4_O_I2
.sym 118083 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I1_SB_LUT4_O_I2
.sym 118084 iomem_addr[24]
.sym 118085 iomem_addr[2]
.sym 118086 iomem_addr[1]
.sym 118087 iomem_addr[0]
.sym 118088 iomem_addr[3]
.sym 118089 iomem_addr[3]
.sym 118090 iomem_addr[1]
.sym 118091 iomem_addr[0]
.sym 118092 iomem_addr[2]
.sym 118094 iomem_addr[25]
.sym 118095 iomem_addr[17]
.sym 118096 iomem_addr[24]
.sym 118099 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I1_SB_LUT4_O_I2
.sym 118100 st7735.wstrb_SB_LUT4_O_I2
.sym 118103 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_O_I2
.sym 118104 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 118107 iomem_addr[18]
.sym 118108 iomem_addr[16]
.sym 118111 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 118112 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 118113 iomem_addr[17]
.sym 118114 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 118115 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3_SB_LUT4_I3_1_I1_SB_LUT4_O_I2
.sym 118116 st7735.wstrb_SB_LUT4_O_I2
.sym 118118 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 118119 soc.cpu.pcpi_rs1[16]
.sym 118120 soc.cpu.mem_la_addr_SB_LUT4_O_15_I3
.sym 118121 $PACKER_GND_NET
.sym 118129 $PACKER_GND_NET
.sym 118134 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 118135 soc.cpu.pcpi_rs1[2]
.sym 118136 soc.cpu.mem_la_addr_SB_LUT4_O_29_I3
.sym 118139 iomem_addr[25]
.sym 118140 iomem_addr[24]
.sym 118144 iomem_addr[16]
.sym 118146 soc.memory.cs_0_SB_CARRY_I1_1_CO[1]
.sym 118151 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 118155 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 118159 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 118163 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 118167 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 118171 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 118175 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 118179 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 118183 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 118187 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 118191 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 118195 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 118199 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 118203 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 118207 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 118211 soc.memory.cs_0
.sym 118214 $PACKER_VCC_NET
.sym 118215 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 118219 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 118223 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 118227 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 118231 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 118235 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 118239 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 118243 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 118247 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_CI[2]
.sym 118251 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 118255 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 118259 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 118263 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 118267 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 118271 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1
.sym 118276 $nextpnr_ICESTORM_LC_24$I3
.sym 118278 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 118279 soc.cpu.pcpi_rs1[14]
.sym 118280 soc.cpu.mem_la_addr_SB_LUT4_O_17_I3
.sym 118282 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 118283 soc.cpu.pcpi_rs1[23]
.sym 118284 soc.cpu.mem_la_addr_SB_LUT4_O_8_I3
.sym 118287 soc.cpu.trap_SB_LUT4_I3_O
.sym 118288 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 118290 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 118291 soc.cpu.pcpi_rs1[24]
.sym 118292 soc.cpu.mem_la_addr_SB_LUT4_O_7_I3
.sym 118294 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 118295 soc.cpu.pcpi_rs1[20]
.sym 118296 soc.cpu.mem_la_addr_SB_LUT4_O_11_I3
.sym 118300 iomem_addr[29]
.sym 118304 iomem_addr[28]
.sym 118306 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 118307 soc.cpu.pcpi_rs1[27]
.sym 118308 soc.cpu.mem_la_addr_SB_LUT4_O_4_I3
.sym 118310 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 118311 soc.cpu.pcpi_rs1[30]
.sym 118312 soc.cpu.mem_la_addr_SB_LUT4_O_1_I3
.sym 118314 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 118315 soc.cpu.pcpi_rs1[28]
.sym 118316 soc.cpu.mem_la_addr_SB_LUT4_O_3_I3
.sym 118318 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 118319 soc.cpu.pcpi_rs1[25]
.sym 118320 soc.cpu.mem_la_addr_SB_LUT4_O_6_I3
.sym 118321 iomem_addr[31]
.sym 118322 iomem_addr[30]
.sym 118323 iomem_addr[29]
.sym 118324 iomem_addr[28]
.sym 118326 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 118327 soc.cpu.pcpi_rs1[26]
.sym 118328 soc.cpu.mem_la_addr_SB_LUT4_O_5_I3
.sym 118330 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 118331 soc.cpu.pcpi_rs1[29]
.sym 118332 soc.cpu.mem_la_addr_SB_LUT4_O_2_I3
.sym 118334 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 118335 soc.cpu.pcpi_rs1[15]
.sym 118336 soc.cpu.mem_la_addr_SB_LUT4_O_16_I3
.sym 118342 soc.cpu.instr_maskirq
.sym 118343 soc.cpu.instr_retirq
.sym 118344 soc.cpu.instr_timer
.sym 118348 iomem_addr[31]
.sym 118373 soc.cpu.timer[2]
.sym 118374 soc.cpu.instr_timer
.sym 118375 soc.cpu.irq_mask[2]
.sym 118376 soc.cpu.instr_maskirq
.sym 118377 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 118378 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 118379 soc.cpu.cpuregs_rs1[2]
.sym 118380 soc.cpu.instr_retirq
.sym 118393 soc.cpu.cpuregs_rs1[2]
.sym 118397 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 118398 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 118399 soc.cpu.cpuregs_rs1[4]
.sym 118400 soc.cpu.instr_retirq
.sym 118405 soc.cpu.cpu_state[2]
.sym 118406 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 118407 soc.cpu.instr_retirq
.sym 118408 soc.cpu.cpuregs_rs1[7]
.sym 118413 soc.cpu.timer[4]
.sym 118414 soc.cpu.instr_timer
.sym 118415 soc.cpu.irq_mask[4]
.sym 118416 soc.cpu.instr_maskirq
.sym 118421 soc.cpu.cpu_state[2]
.sym 118422 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 118423 soc.cpu.pcpi_rs1[15]
.sym 118424 soc.cpu.cpu_state[4]
.sym 118429 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 118430 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 118431 soc.cpu.cpuregs_rs1[3]
.sym 118432 soc.cpu.instr_retirq
.sym 118433 soc.cpu.cpuregs_rs1[8]
.sym 118437 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 118438 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 118439 soc.cpu.cpuregs_rs1[8]
.sym 118440 soc.cpu.instr_retirq
.sym 118441 soc.cpu.cpuregs_rs1[11]
.sym 118449 soc.cpu.timer[11]
.sym 118450 soc.cpu.instr_timer
.sym 118451 soc.cpu.irq_mask[11]
.sym 118452 soc.cpu.instr_maskirq
.sym 118453 soc.cpu.timer[8]
.sym 118454 soc.cpu.instr_timer
.sym 118455 soc.cpu.irq_mask[8]
.sym 118456 soc.cpu.instr_maskirq
.sym 118457 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 118458 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 118459 soc.cpu.cpuregs_rs1[11]
.sym 118460 soc.cpu.instr_retirq
.sym 118461 soc.cpu.timer[3]
.sym 118462 soc.cpu.instr_timer
.sym 118463 soc.cpu.irq_mask[3]
.sym 118464 soc.cpu.instr_maskirq
.sym 118465 soc.cpu.timer[10]
.sym 118466 soc.cpu.instr_timer
.sym 118467 soc.cpu.irq_mask[10]
.sym 118468 soc.cpu.instr_maskirq
.sym 118469 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 118470 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 118471 soc.cpu.cpuregs_rs1[17]
.sym 118472 soc.cpu.instr_retirq
.sym 118473 soc.cpu.cpu_state[2]
.sym 118474 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 118475 soc.cpu.instr_retirq
.sym 118476 soc.cpu.cpuregs_rs1[10]
.sym 118477 soc.cpu.timer[7]
.sym 118478 soc.cpu.instr_timer
.sym 118479 soc.cpu.irq_mask[7]
.sym 118480 soc.cpu.instr_maskirq
.sym 118481 soc.cpu.cpu_state[2]
.sym 118482 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 118483 soc.cpu.timer[12]
.sym 118484 soc.cpu.instr_timer
.sym 118485 soc.cpu.instr_retirq
.sym 118486 soc.cpu.cpuregs_rs1[16]
.sym 118487 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 118488 soc.cpu.instr_timer
.sym 118489 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 118490 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 118491 soc.cpu.cpuregs_rs1[12]
.sym 118492 soc.cpu.instr_retirq
.sym 118494 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 118495 soc.cpu.cpuregs_rs1[19]
.sym 118496 soc.cpu.instr_retirq
.sym 118497 soc.cpu.cpu_state[2]
.sym 118498 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 118499 soc.cpu.instr_retirq
.sym 118500 soc.cpu.cpuregs_rs1[14]
.sym 118501 soc.cpu.timer[17]
.sym 118502 soc.cpu.instr_timer
.sym 118503 soc.cpu.irq_mask[17]
.sym 118504 soc.cpu.instr_maskirq
.sym 118507 soc.cpu.irq_mask[14]
.sym 118508 soc.cpu.instr_maskirq
.sym 118509 soc.cpu.cpu_state[2]
.sym 118510 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 118511 soc.cpu.instr_retirq
.sym 118512 soc.cpu.cpuregs_rs1[18]
.sym 118513 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 118514 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 118515 soc.cpu.instr_timer
.sym 118516 soc.cpu.timer[14]
.sym 118517 soc.cpu.cpu_state[2]
.sym 118518 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 118519 soc.cpu.pcpi_rs1[21]
.sym 118520 soc.cpu.cpu_state[4]
.sym 118521 soc.cpu.cpuregs_rs1[14]
.sym 118525 soc.cpu.timer[18]
.sym 118526 soc.cpu.instr_timer
.sym 118527 soc.cpu.irq_mask[18]
.sym 118528 soc.cpu.instr_maskirq
.sym 118529 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 118530 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 118531 soc.cpu.cpuregs_rs1[15]
.sym 118532 soc.cpu.instr_retirq
.sym 118533 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 118534 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 118535 soc.cpu.cpuregs_rs1[21]
.sym 118536 soc.cpu.instr_retirq
.sym 118537 soc.cpu.timer[21]
.sym 118538 soc.cpu.instr_timer
.sym 118539 soc.cpu.irq_mask[21]
.sym 118540 soc.cpu.instr_maskirq
.sym 118541 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 118542 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 118543 soc.cpu.cpuregs_rs1[22]
.sym 118544 soc.cpu.instr_retirq
.sym 118545 soc.cpu.timer[22]
.sym 118546 soc.cpu.instr_timer
.sym 118547 soc.cpu.irq_mask[22]
.sym 118548 soc.cpu.instr_maskirq
.sym 118549 soc.cpu.timer[15]
.sym 118550 soc.cpu.instr_timer
.sym 118551 soc.cpu.irq_mask[15]
.sym 118552 soc.cpu.instr_maskirq
.sym 118553 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 118554 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 118555 soc.cpu.cpuregs_rs1[5]
.sym 118556 soc.cpu.instr_retirq
.sym 118557 soc.cpu.cpuregs_rs1[15]
.sym 118561 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 118562 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 118563 soc.cpu.cpuregs_rs1[20]
.sym 118564 soc.cpu.instr_retirq
.sym 118565 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 118566 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 118567 soc.cpu.cpuregs_rs1[1]
.sym 118568 soc.cpu.instr_retirq
.sym 118569 soc.cpu.cpu_state[2]
.sym 118570 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 118571 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 118572 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 118573 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 118574 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 118575 soc.cpu.cpuregs_rs1[31]
.sym 118576 soc.cpu.instr_retirq
.sym 118577 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 118578 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 118579 soc.cpu.instr_maskirq
.sym 118580 soc.cpu.irq_mask[9]
.sym 118581 soc.cpu.cpu_state[2]
.sym 118582 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 118583 soc.cpu.instr_retirq
.sym 118584 soc.cpu.cpuregs_rs1[9]
.sym 118587 soc.cpu.instr_retirq
.sym 118588 soc.cpu.cpuregs_rs1[6]
.sym 118589 soc.cpu.timer[1]
.sym 118590 soc.cpu.instr_timer
.sym 118591 soc.cpu.irq_mask[1]
.sym 118592 soc.cpu.instr_maskirq
.sym 118593 soc.cpu.timer[7]
.sym 118594 soc.cpu.timer[6]
.sym 118595 soc.cpu.timer[5]
.sym 118596 soc.cpu.timer[4]
.sym 118599 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 118600 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 118603 soc.cpu.timer[20]
.sym 118604 soc.cpu.instr_timer
.sym 118605 soc.cpu.timer[5]
.sym 118606 soc.cpu.instr_timer
.sym 118607 soc.cpu.irq_mask[5]
.sym 118608 soc.cpu.instr_maskirq
.sym 118609 soc.cpu.cpuregs_rs1[6]
.sym 118615 soc.cpu.timer[9]
.sym 118616 soc.cpu.instr_timer
.sym 118617 soc.cpu.cpuregs_rs1[5]
.sym 118621 soc.cpu.timer[6]
.sym 118622 soc.cpu.instr_timer
.sym 118623 soc.cpu.irq_mask[6]
.sym 118624 soc.cpu.instr_maskirq
.sym 118625 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 118626 soc.cpu.cpuregs_rs1[12]
.sym 118627 soc.cpu.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.sym 118628 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 118629 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 118630 soc.cpu.cpuregs_rs1[15]
.sym 118631 soc.cpu.timer_SB_DFFSR_Q_16_D_SB_LUT4_O_I2
.sym 118632 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 118633 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 118634 soc.cpu.cpuregs_rs1[20]
.sym 118635 soc.cpu.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 118636 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 118637 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 118638 soc.cpu.cpuregs_rs1[16]
.sym 118639 soc.cpu.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.sym 118640 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 118643 soc.cpu.timer[31]
.sym 118644 soc.cpu.instr_timer
.sym 118645 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 118646 soc.cpu.cpuregs_rs1[10]
.sym 118647 soc.cpu.timer_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.sym 118648 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 118653 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 118654 soc.cpu.cpuregs_rs1[22]
.sym 118655 soc.cpu.timer_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.sym 118656 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 118657 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 118658 soc.cpu.cpuregs_rs1[13]
.sym 118659 soc.cpu.timer_SB_DFFSR_Q_18_D_SB_LUT4_O_I2
.sym 118660 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 118661 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 118662 soc.cpu.cpuregs_rs1[11]
.sym 118663 soc.cpu.timer_SB_DFFSR_Q_20_D_SB_LUT4_O_I2
.sym 118664 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 118666 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 118667 soc.cpu.instr_timer
.sym 118668 soc.cpu.timer[13]
.sym 118669 soc.cpu.timer[15]
.sym 118670 soc.cpu.timer[14]
.sym 118671 soc.cpu.timer[13]
.sym 118672 soc.cpu.timer[12]
.sym 118673 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 118674 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 118675 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 118676 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 118677 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 118678 soc.cpu.cpuregs_rs1[9]
.sym 118679 soc.cpu.timer_SB_DFFSR_Q_22_D_SB_LUT4_O_I2
.sym 118680 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 118681 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 118682 soc.cpu.cpuregs_rs1[18]
.sym 118683 soc.cpu.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 118684 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 118685 soc.cpu.timer[11]
.sym 118686 soc.cpu.timer[10]
.sym 118687 soc.cpu.timer[9]
.sym 118688 soc.cpu.timer[8]
.sym 118689 soc.cpu.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 118690 soc.cpu.timer_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.sym 118691 soc.cpu.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 118692 soc.cpu.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I2
.sym 118693 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 118694 soc.cpu.cpuregs_rs1[19]
.sym 118695 soc.cpu.timer_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.sym 118696 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 118697 soc.cpu.timer[23]
.sym 118698 soc.cpu.timer[22]
.sym 118699 soc.cpu.timer[21]
.sym 118700 soc.cpu.timer[20]
.sym 118701 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 118702 soc.cpu.cpuregs_rs1[23]
.sym 118703 soc.cpu.timer_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.sym 118704 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 118705 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 118706 soc.cpu.cpuregs_rs1[21]
.sym 118707 soc.cpu.timer_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 118708 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 118709 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 118710 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 118711 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 118712 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 118713 soc.cpu.timer[19]
.sym 118714 soc.cpu.timer[18]
.sym 118715 soc.cpu.timer[17]
.sym 118716 soc.cpu.timer[16]
.sym 118717 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 118718 soc.cpu.cpuregs_rs1[17]
.sym 118719 soc.cpu.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I2
.sym 118720 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 118721 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 118722 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 118723 soc.cpu.timer_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.sym 118724 soc.cpu.timer_SB_DFFSR_Q_5_D_SB_LUT4_O_I2
.sym 118726 soc.cpu.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 118727 soc.cpu.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 118728 soc.cpu.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 118729 soc.cpu.timer[27]
.sym 118730 soc.cpu.timer[26]
.sym 118731 soc.cpu.timer[25]
.sym 118732 soc.cpu.timer[24]
.sym 118733 soc.cpu.timer[31]
.sym 118734 soc.cpu.timer[30]
.sym 118735 soc.cpu.timer[29]
.sym 118736 soc.cpu.timer[28]
.sym 118737 soc.cpu.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 118738 soc.cpu.timer_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.sym 118739 soc.cpu.timer_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.sym 118740 soc.cpu.timer_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 118741 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 118742 soc.cpu.cpuregs_rs1[24]
.sym 118743 soc.cpu.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 118744 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 118745 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 118746 soc.cpu.cpuregs_rs1[26]
.sym 118747 soc.cpu.timer_SB_DFFSR_Q_5_D_SB_LUT4_O_I2
.sym 118748 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 118749 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 118750 soc.cpu.cpuregs_rs1[31]
.sym 118751 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 118752 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 118762 soc.spimemio_cfgreg_do[31]
.sym 118763 flash_io2_do_SB_LUT4_O_I2
.sym 118764 soc.spimemio.config_do[2]
.sym 118769 soc.spimemio_cfgreg_do[22]
.sym 118770 soc.spimemio.xfer_io2_90
.sym 118771 soc.spimemio.xfer_io2_90_SB_DFFNSR_Q_D
.sym 118772 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 118775 soc.spimemio.xfer.obuffer[6]
.sym 118776 soc.spimemio.xfer.xfer_qspi
.sym 118777 soc.spimemio.xfer_io2_90_SB_DFFNSR_Q_D
.sym 118818 soc.spimemio.xfer.dummy_count[0]
.sym 118819 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 118822 soc.spimemio.xfer.dummy_count[1]
.sym 118823 $PACKER_VCC_NET
.sym 118824 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 118826 soc.spimemio.xfer.dummy_count[2]
.sym 118827 $PACKER_VCC_NET
.sym 118828 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 118830 soc.spimemio.xfer.dummy_count[3]
.sym 118831 $PACKER_VCC_NET
.sym 118832 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 118834 soc.spimemio.xfer.xfer_qspi
.sym 118835 soc.spimemio.xfer.xfer_dspi
.sym 118836 soc.spimemio.xfer.xfer_ddr
.sym 118837 soc.spimemio.xfer.next_fetch
.sym 118841 soc.spimemio.xfer.dummy_count[3]
.sym 118842 soc.spimemio.xfer.dummy_count[2]
.sym 118843 soc.spimemio.xfer.dummy_count[1]
.sym 118844 soc.spimemio.xfer.dummy_count[0]
.sym 118847 soc.spimemio.xfer.xfer_ddr
.sym 118848 soc.spimemio.xfer.fetch
.sym 118849 soc.spimemio.din_qspi
.sym 118853 soc.spimemio.din_rd
.sym 118857 soc.spimemio.xfer.xfer_ddr_q
.sym 118858 soc.spimemio.xfer.fetch
.sym 118859 soc.spimemio.xfer.next_fetch
.sym 118860 soc.spimemio.xfer.last_fetch
.sym 118863 soc.spimemio.din_ddr
.sym 118864 soc.spimemio.din_qspi
.sym 118867 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 118868 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 118871 soc.spimemio.xfer_resetn
.sym 118872 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O
.sym 118875 soc.spimemio.din_ddr
.sym 118876 soc.spimemio.din_qspi
.sym 118881 soc.spimemio.din_tag[1]
.sym 118887 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 118888 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3
.sym 118889 soc.spimemio.din_tag[3]
.sym 118893 soc.spimemio.din_tag[2]
.sym 118899 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 118900 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 118903 soc.spimemio.xfer_resetn
.sym 118904 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 118905 soc.spimemio.din_tag[0]
.sym 118913 soc.spimemio.din_valid
.sym 118914 soc.spimemio.xfer_resetn
.sym 118915 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 118916 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3
.sym 118917 soc.spimemio.state[11]
.sym 118918 soc.spimemio.state[5]
.sym 118919 soc.spimemio.din_tag_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 118920 soc.spimemio.din_tag[1]
.sym 118922 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 118923 soc.spimemio.rd_wait_SB_LUT4_I2_O
.sym 118924 soc.spimemio.state[3]
.sym 118927 soc.spimemio.state[3]
.sym 118928 soc.spimemio.rd_wait_SB_LUT4_I2_O
.sym 118932 soc.spimemio.xfer_resetn
.sym 118933 soc.spimemio.din_tag[2]
.sym 118934 soc.spimemio.rd_wait_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 118935 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 118936 soc.spimemio.state[3]
.sym 118939 soc.spimemio.din_tag[3]
.sym 118940 soc.spimemio.din_tag_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 118941 soc.spimemio.state[11]
.sym 118942 soc.spimemio.state[8]
.sym 118943 soc.spimemio.din_tag_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 118944 soc.spimemio.din_tag[0]
.sym 118945 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 118946 soc.spimemio.din_ddr_SB_LUT4_I3_I1
.sym 118947 soc.spimemio_cfgreg_do[21]
.sym 118948 soc.spimemio.din_qspi
.sym 118949 soc.spimemio.jump
.sym 118950 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 118951 soc.spimemio.state[7]
.sym 118952 soc.spimemio.state[10]
.sym 118953 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1
.sym 118954 soc.spimemio.state[3]
.sym 118955 soc.spimemio.state[9]
.sym 118956 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 118957 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 118958 soc.spimemio.din_ddr_SB_LUT4_I3_I1
.sym 118959 soc.spimemio_cfgreg_do[22]
.sym 118960 soc.spimemio.din_ddr
.sym 118961 iomem_addr[8]
.sym 118962 soc.spimemio.state[6]
.sym 118963 soc.spimemio_cfgreg_do[16]
.sym 118964 soc.spimemio.state[1]
.sym 118966 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 118967 soc.spimemio.state[8]
.sym 118968 soc.spimemio.state[11]
.sym 118969 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 118970 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1
.sym 118971 soc.spimemio.rd_wait_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 118972 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 118975 soc.spimemio.jump
.sym 118976 soc.spimemio_cfgreg_do[20]
.sym 118978 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I1
.sym 118979 soc.spimemio.state[10]
.sym 118980 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1
.sym 118982 soc.spimemio.state[1]
.sym 118983 soc.spimemio_cfgreg_do[20]
.sym 118984 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 118985 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 118986 soc.spimemio.din_ddr_SB_LUT4_I3_I1
.sym 118987 soc.spimemio.state[2]
.sym 118988 soc.spimemio.state_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 118990 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 118991 soc.spimemio.state_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 118992 soc.spimemio.rd_wait_SB_LUT4_I2_O
.sym 118993 soc.spimemio.state[11]
.sym 118994 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 118995 soc.spimemio.state[3]
.sym 118996 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 118997 soc.spimemio.state[0]
.sym 118998 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 118999 soc.spimemio.state[7]
.sym 119000 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 119001 soc.spimemio.state[4]
.sym 119002 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 119003 soc.spimemio.state[10]
.sym 119004 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 119007 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 119008 soc.spimemio.jump
.sym 119011 soc.spimemio.rd_wait
.sym 119012 soc.spimemio.valid
.sym 119014 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 119015 soc.spimemio.state_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 119016 iomem_addr[1]
.sym 119017 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 119018 soc.spimemio.state[0]
.sym 119019 soc.spimemio.state[2]
.sym 119020 soc.spimemio.state[4]
.sym 119021 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I0
.sym 119022 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I1
.sym 119023 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 119024 soc.spimemio.din_data[1]
.sym 119025 soc.spimemio.state[4]
.sym 119026 soc.spimemio.state[0]
.sym 119027 soc.spimemio.state[6]
.sym 119028 iomem_addr[9]
.sym 119031 soc.spimemio.jump_SB_LUT4_I3_O
.sym 119032 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 119033 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 119034 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 119035 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 119036 iomem_addr[17]
.sym 119037 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 119038 soc.spimemio.state[2]
.sym 119039 soc.spimemio_cfgreg_do[21]
.sym 119040 soc.spimemio_cfgreg_do[22]
.sym 119041 soc.spimemio.rd_inc
.sym 119046 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 119047 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 119048 soc.spimemio.valid
.sym 119063 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 119064 soc.spimemio.rd_inc
.sym 119073 iomem_addr[1]
.sym 119085 soc.spimemio.rd_addr[1]
.sym 119086 iomem_addr[1]
.sym 119087 soc.spimemio.rd_addr[0]
.sym 119088 iomem_addr[0]
.sym 119089 iomem_addr[0]
.sym 119101 iomem_addr[23]
.sym 119102 iomem_addr[22]
.sym 119103 iomem_addr[21]
.sym 119104 iomem_addr[20]
.sym 119133 iomem_addr[25]
.sym 119134 soc.mem_valid
.sym 119135 iomem_ready_SB_LUT4_I1_I3
.sym 119136 iomem_addr[24]
.sym 119141 iomem_addr[26]
.sym 119142 st7735.wstrb_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 119143 iomem_wstrb[0]
.sym 119144 iomem_addr[27]
.sym 119180 iomem_addr[17]
.sym 119184 iomem_addr[18]
.sym 119188 iomem_addr[22]
.sym 119200 iomem_addr[21]
.sym 119203 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I2
.sym 119204 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 119206 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 119207 soc.cpu.pcpi_rs1[21]
.sym 119208 soc.cpu.mem_la_addr_SB_LUT4_O_10_I3
.sym 119210 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 119211 soc.cpu.pcpi_rs1[13]
.sym 119212 soc.cpu.mem_la_addr_SB_LUT4_O_18_I3
.sym 119214 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 119215 soc.cpu.pcpi_rs1[22]
.sym 119216 soc.cpu.mem_la_addr_SB_LUT4_O_9_I3
.sym 119217 iomem_addr[5]
.sym 119218 iomem_addr[7]
.sym 119219 iomem_addr[6]
.sym 119220 iomem_addr[4]
.sym 119226 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 119227 soc.cpu.pcpi_rs1[18]
.sym 119228 soc.cpu.mem_la_addr_SB_LUT4_O_13_I3
.sym 119230 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 119231 soc.cpu.pcpi_rs1[17]
.sym 119232 soc.cpu.mem_la_addr_SB_LUT4_O_14_I3
.sym 119240 iomem_addr[30]
.sym 119244 iomem_addr[27]
.sym 119252 iomem_addr[26]
.sym 119254 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 119255 iomem_wdata[11]
.sym 119256 iomem_wdata[3]
.sym 119264 iomem_addr[25]
.sym 119291 st7735.wstrb_SB_LUT4_O_I2
.sym 119292 st7735.wstrb_SB_LUT4_O_I3
.sym 119307 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 119308 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 119310 soc.cpu.instr_rdinstr
.sym 119311 soc.cpu.instr_rdinstrh
.sym 119312 soc.cpu.instr_rdcycleh
.sym 119329 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 119330 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 119331 soc.cpu.count_cycle[4]
.sym 119332 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 119334 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 119335 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 119336 soc.cpu.count_cycle[0]
.sym 119338 soc.cpu.cpu_state[2]
.sym 119339 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 119340 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 119345 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 119346 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 119347 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 119348 soc.cpu.count_cycle[7]
.sym 119349 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 119350 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 119351 soc.cpu.count_cycle[2]
.sym 119352 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 119393 soc.cpu.instr_maskirq
.sym 119394 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 119395 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 119396 soc.cpu.count_cycle[23]
.sym 119402 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 119403 soc.cpu.instr_rdinstrh
.sym 119404 soc.cpu.count_instr[34]
.sym 119409 soc.cpu.count_cycle[34]
.sym 119410 soc.cpu.instr_rdcycleh
.sym 119411 soc.cpu.count_instr[2]
.sym 119412 soc.cpu.instr_rdinstr
.sym 119417 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 119418 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 119419 soc.cpu.count_cycle[8]
.sym 119420 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 119425 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 119426 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 119427 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 119428 soc.cpu.count_cycle[10]
.sym 119430 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 119431 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 119432 soc.cpu.count_cycle[21]
.sym 119437 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 119438 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 119439 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 119440 soc.cpu.count_cycle[19]
.sym 119441 soc.cpu.timer[19]
.sym 119442 soc.cpu.instr_timer
.sym 119443 soc.cpu.irq_mask[19]
.sym 119444 soc.cpu.instr_maskirq
.sym 119445 soc.cpu.instr_maskirq
.sym 119446 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 119447 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 119448 soc.cpu.count_cycle[16]
.sym 119450 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 119451 iomem_wdata[12]
.sym 119452 iomem_wdata[4]
.sym 119454 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 119455 soc.cpu.count_cycle[17]
.sym 119456 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 119465 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 119466 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 119467 soc.cpu.count_cycle[30]
.sym 119468 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 119469 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 119470 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 119471 soc.cpu.count_cycle[5]
.sym 119472 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 119473 soc.cpu.count_cycle[54]
.sym 119474 soc.cpu.instr_rdcycleh
.sym 119475 soc.cpu.count_instr[22]
.sym 119476 soc.cpu.instr_rdinstr
.sym 119481 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 119482 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 119483 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 119484 soc.cpu.count_cycle[18]
.sym 119486 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 119487 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 119488 soc.cpu.count_cycle[22]
.sym 119489 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 119490 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 119491 soc.cpu.count_instr[54]
.sym 119492 soc.cpu.instr_rdinstrh
.sym 119493 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 119494 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 119495 soc.cpu.count_instr[53]
.sym 119496 soc.cpu.instr_rdinstrh
.sym 119497 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 119498 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 119499 soc.cpu.count_cycle[28]
.sym 119500 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 119505 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 119506 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 119507 soc.cpu.count_instr[42]
.sym 119508 soc.cpu.instr_rdinstrh
.sym 119509 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 119510 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 119511 soc.cpu.count_cycle[25]
.sym 119512 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 119517 soc.cpu.count_cycle[42]
.sym 119518 soc.cpu.instr_rdcycleh
.sym 119519 soc.cpu.count_instr[10]
.sym 119520 soc.cpu.instr_rdinstr
.sym 119521 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 119522 soc.cpu.cpuregs_rs1[2]
.sym 119523 soc.cpu.timer_SB_DFFSR_Q_29_D_SB_LUT4_O_I2
.sym 119524 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 119525 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 119526 soc.cpu.cpuregs_rs1[4]
.sym 119527 soc.cpu.timer_SB_DFFSR_Q_27_D_SB_LUT4_O_I2
.sym 119528 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 119529 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 119530 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 119531 soc.cpu.count_cycle[31]
.sym 119532 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 119533 soc.cpu.timer[0]
.sym 119534 soc.cpu.instr_timer
.sym 119535 soc.cpu.irq_mask[0]
.sym 119536 soc.cpu.instr_maskirq
.sym 119537 soc.cpu.timer[3]
.sym 119538 soc.cpu.timer[2]
.sym 119539 soc.cpu.timer[1]
.sym 119540 soc.cpu.timer[0]
.sym 119543 soc.cpu.instr_timer
.sym 119544 soc.cpu.cpu_state[2]
.sym 119545 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 119546 soc.cpu.cpuregs_rs1[0]
.sym 119547 soc.cpu.timer[0]
.sym 119548 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 119549 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 119550 soc.cpu.cpuregs_rs1[14]
.sym 119551 soc.cpu.timer_SB_DFFSR_Q_17_D_SB_LUT4_O_I2
.sym 119552 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 119553 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 119554 soc.cpu.cpuregs_rs1[8]
.sym 119555 soc.cpu.timer_SB_DFFSR_Q_23_D_SB_LUT4_O_I2
.sym 119556 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 119557 soc.cpu.timer_SB_DFFSR_Q_23_D_SB_LUT4_O_I2
.sym 119558 soc.cpu.timer_SB_DFFSR_Q_24_D_SB_LUT4_O_I2
.sym 119559 soc.cpu.timer_SB_DFFSR_Q_25_D_SB_LUT4_O_I2
.sym 119560 soc.cpu.timer_SB_DFFSR_Q_26_D_SB_LUT4_O_I2
.sym 119561 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 119562 soc.cpu.cpuregs_rs1[5]
.sym 119563 soc.cpu.timer_SB_DFFSR_Q_26_D_SB_LUT4_O_I2
.sym 119564 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 119565 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 119566 soc.cpu.cpuregs_rs1[6]
.sym 119567 soc.cpu.timer_SB_DFFSR_Q_25_D_SB_LUT4_O_I2
.sym 119568 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 119569 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 119570 soc.cpu.cpuregs_rs1[7]
.sym 119571 soc.cpu.timer_SB_DFFSR_Q_24_D_SB_LUT4_O_I2
.sym 119572 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 119573 soc.cpu.timer_SB_DFFSR_Q_27_D_SB_LUT4_O_I2
.sym 119574 soc.cpu.timer_SB_DFFSR_Q_28_D_SB_LUT4_O_I2
.sym 119575 soc.cpu.timer_SB_DFFSR_Q_29_D_SB_LUT4_O_I2
.sym 119576 soc.cpu.timer_SB_DFFSR_Q_30_D_SB_LUT4_O_I2
.sym 119577 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 119578 soc.cpu.cpuregs_rs1[1]
.sym 119579 soc.cpu.timer_SB_DFFSR_Q_30_D_SB_LUT4_O_I2
.sym 119580 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 119581 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 119582 soc.cpu.cpuregs_rs1[3]
.sym 119583 soc.cpu.timer_SB_DFFSR_Q_28_D_SB_LUT4_O_I2
.sym 119584 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 119586 soc.cpu.timer[0]
.sym 119590 soc.cpu.timer[1]
.sym 119591 $PACKER_VCC_NET
.sym 119592 soc.cpu.timer[0]
.sym 119594 soc.cpu.timer[2]
.sym 119595 $PACKER_VCC_NET
.sym 119596 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 119598 soc.cpu.timer[3]
.sym 119599 $PACKER_VCC_NET
.sym 119600 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 119602 soc.cpu.timer[4]
.sym 119603 $PACKER_VCC_NET
.sym 119604 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 119606 soc.cpu.timer[5]
.sym 119607 $PACKER_VCC_NET
.sym 119608 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 119610 soc.cpu.timer[6]
.sym 119611 $PACKER_VCC_NET
.sym 119612 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 119614 soc.cpu.timer[7]
.sym 119615 $PACKER_VCC_NET
.sym 119616 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 119618 soc.cpu.timer[8]
.sym 119619 $PACKER_VCC_NET
.sym 119620 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 119622 soc.cpu.timer[9]
.sym 119623 $PACKER_VCC_NET
.sym 119624 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 119626 soc.cpu.timer[10]
.sym 119627 $PACKER_VCC_NET
.sym 119628 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 119630 soc.cpu.timer[11]
.sym 119631 $PACKER_VCC_NET
.sym 119632 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 119634 soc.cpu.timer[12]
.sym 119635 $PACKER_VCC_NET
.sym 119636 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 119638 soc.cpu.timer[13]
.sym 119639 $PACKER_VCC_NET
.sym 119640 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[13]
.sym 119642 soc.cpu.timer[14]
.sym 119643 $PACKER_VCC_NET
.sym 119644 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[14]
.sym 119646 soc.cpu.timer[15]
.sym 119647 $PACKER_VCC_NET
.sym 119648 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[15]
.sym 119650 soc.cpu.timer[16]
.sym 119651 $PACKER_VCC_NET
.sym 119652 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 119654 soc.cpu.timer[17]
.sym 119655 $PACKER_VCC_NET
.sym 119656 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[17]
.sym 119658 soc.cpu.timer[18]
.sym 119659 $PACKER_VCC_NET
.sym 119660 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[18]
.sym 119662 soc.cpu.timer[19]
.sym 119663 $PACKER_VCC_NET
.sym 119664 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[19]
.sym 119666 soc.cpu.timer[20]
.sym 119667 $PACKER_VCC_NET
.sym 119668 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[20]
.sym 119670 soc.cpu.timer[21]
.sym 119671 $PACKER_VCC_NET
.sym 119672 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[21]
.sym 119674 soc.cpu.timer[22]
.sym 119675 $PACKER_VCC_NET
.sym 119676 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[22]
.sym 119678 soc.cpu.timer[23]
.sym 119679 $PACKER_VCC_NET
.sym 119680 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[23]
.sym 119682 soc.cpu.timer[24]
.sym 119683 $PACKER_VCC_NET
.sym 119684 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[24]
.sym 119686 soc.cpu.timer[25]
.sym 119687 $PACKER_VCC_NET
.sym 119688 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[25]
.sym 119690 soc.cpu.timer[26]
.sym 119691 $PACKER_VCC_NET
.sym 119692 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[26]
.sym 119694 soc.cpu.timer[27]
.sym 119695 $PACKER_VCC_NET
.sym 119696 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[27]
.sym 119698 soc.cpu.timer[28]
.sym 119699 $PACKER_VCC_NET
.sym 119700 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[28]
.sym 119702 soc.cpu.timer[29]
.sym 119703 $PACKER_VCC_NET
.sym 119704 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[29]
.sym 119706 soc.cpu.timer[30]
.sym 119707 $PACKER_VCC_NET
.sym 119708 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[30]
.sym 119710 soc.cpu.timer[31]
.sym 119711 $PACKER_VCC_NET
.sym 119712 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[31]
.sym 119717 soc.spimemio_cfgreg_do[22]
.sym 119718 soc.spimemio.xfer_io3_90
.sym 119719 soc.spimemio.xfer_io3_90_SB_DFFNSR_Q_D
.sym 119720 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 119729 soc.spimemio.xfer_io3_90_SB_DFFNSR_Q_D
.sym 119734 soc.spimemio_cfgreg_do[31]
.sym 119735 flash_io3_do_SB_LUT4_O_I2
.sym 119736 soc.spimemio.config_do[3]
.sym 119739 soc.spimemio.xfer.obuffer[7]
.sym 119740 soc.spimemio.xfer.xfer_qspi
.sym 119749 soc.spimemio.xfer_io1_90_SB_DFFNSR_Q_D
.sym 119761 soc.spimemio.xfer.xfer_qspi
.sym 119762 soc.spimemio.xfer.obuffer[5]
.sym 119763 soc.spimemio.xfer.obuffer[7]
.sym 119764 soc.spimemio.xfer.xfer_dspi
.sym 119765 soc.spimemio_cfgreg_do[22]
.sym 119766 soc.spimemio.xfer_io1_90
.sym 119767 soc.spimemio.xfer_io1_90_SB_DFFNSR_Q_D
.sym 119768 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 119782 soc.spimemio.xfer_io0_90_SB_DFFNSR_Q_D_SB_LUT4_O_I1
.sym 119783 soc.spimemio.xfer.obuffer[7]
.sym 119784 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 119785 flash_io2_di_SB_LUT4_I0_O
.sym 119786 soc.spimemio.dout_data[1]
.sym 119787 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 119788 soc.spimemio.xfer_clk
.sym 119793 flash_io2_di
.sym 119794 soc.spimemio.xfer.xfer_qspi
.sym 119795 soc.spimemio.xfer.xfer_ddr
.sym 119796 soc.spimemio.xfer_clk
.sym 119797 soc.spimemio.xfer_io0_90_SB_DFFNSR_Q_D
.sym 119801 soc.spimemio_cfgreg_do[22]
.sym 119802 soc.spimemio.xfer_io0_90
.sym 119803 soc.spimemio.xfer_io0_90_SB_DFFNSR_Q_D
.sym 119804 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 119809 flash_io3_di_SB_LUT4_I0_O
.sym 119810 soc.spimemio.dout_data[2]
.sym 119811 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 119812 soc.spimemio.xfer_clk
.sym 119815 soc.spimemio.xfer.xfer_dspi
.sym 119816 soc.spimemio.xfer.xfer_qspi
.sym 119817 flash_io3_di
.sym 119818 soc.spimemio.xfer.xfer_qspi
.sym 119819 soc.spimemio.xfer.xfer_ddr
.sym 119820 soc.spimemio.xfer_clk
.sym 119821 soc.spimemio.xfer_clk
.sym 119822 soc.spimemio.xfer.count[1]
.sym 119823 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 119824 $PACKER_VCC_NET
.sym 119833 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 119834 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 119835 soc.spimemio.xfer.xfer_ddr
.sym 119836 soc.spimemio.xfer.xfer_dspi
.sym 119837 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 119838 soc.spimemio.xfer.xfer_qspi
.sym 119839 soc.spimemio.xfer.count[1]
.sym 119840 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 119842 soc.spimemio.xfer.count[1]
.sym 119843 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 119845 soc.spimemio.xfer_clk
.sym 119846 soc.spimemio.xfer.count[2]
.sym 119847 $PACKER_VCC_NET
.sym 119848 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 119850 soc.spimemio.xfer.count[3]
.sym 119851 $PACKER_VCC_NET
.sym 119852 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 119855 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 119856 soc.spimemio.xfer.count[2]
.sym 119857 soc.spimemio.xfer.count[0]
.sym 119858 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 119859 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2
.sym 119860 soc.spimemio.xfer.xfer_qspi
.sym 119862 soc.spimemio.xfer.count[0]
.sym 119863 soc.spimemio.xfer.count[1]
.sym 119864 soc.spimemio.xfer.count[3]
.sym 119865 soc.spimemio.xfer_clk
.sym 119866 soc.spimemio.xfer.count[0]
.sym 119867 soc.spimemio.xfer.count[3]
.sym 119868 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 119869 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 119870 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 119871 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 119872 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 119874 soc.spimemio.xfer.count[0]
.sym 119875 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 119878 soc.spimemio.xfer.count[1]
.sym 119879 $PACKER_VCC_NET
.sym 119880 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 119882 soc.spimemio.xfer.count[2]
.sym 119883 $PACKER_VCC_NET
.sym 119884 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 119886 soc.spimemio.xfer.count[3]
.sym 119887 soc.spimemio.xfer_clk
.sym 119888 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 119889 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 119890 soc.spimemio.xfer_clk
.sym 119891 soc.spimemio.xfer.count[2]
.sym 119892 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 119893 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 119894 soc.spimemio.xfer.xfer_qspi
.sym 119895 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 119896 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 119897 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 119898 soc.spimemio.xfer_clk
.sym 119899 soc.spimemio.xfer.count[1]
.sym 119900 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 119901 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 119902 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 119903 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 119904 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 119907 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 119908 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 119909 soc.spimemio.state[1]
.sym 119910 soc.spimemio.state[5]
.sym 119911 soc.spimemio.state[6]
.sym 119912 soc.spimemio.state[12]
.sym 119919 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 119920 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E
.sym 119922 soc.spimemio.xfer_csb
.sym 119923 soc.spimemio.xfer_clk
.sym 119924 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 119933 soc.spimemio.xfer_clk
.sym 119934 soc.spimemio.xfer.count[0]
.sym 119935 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 119936 $PACKER_VCC_NET
.sym 119937 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I0
.sym 119938 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 119939 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 119940 soc.spimemio.state[2]
.sym 119942 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 119943 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 119944 soc.spimemio.state[9]
.sym 119946 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 119947 soc.spimemio.state[0]
.sym 119948 soc.spimemio.state_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 119949 soc.spimemio.jump_SB_LUT4_I3_O
.sym 119950 soc.spimemio.state_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 119951 soc.spimemio.state[6]
.sym 119952 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 119953 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 119954 soc.spimemio.state[0]
.sym 119955 soc.spimemio.state[2]
.sym 119956 soc.spimemio.state[4]
.sym 119957 soc.spimemio.state[9]
.sym 119958 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 119959 soc.spimemio.state_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 119960 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 119961 soc.spimemio.jump_SB_LUT4_I3_O
.sym 119962 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 119963 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 119964 soc.spimemio.state[6]
.sym 119966 soc.spimemio_cfgreg_do[20]
.sym 119967 soc.spimemio.jump
.sym 119968 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 119969 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 119970 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 119971 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 119972 iomem_addr[19]
.sym 119973 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 119974 soc.spimemio.state[1]
.sym 119975 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 119976 soc.spimemio_cfgreg_do[19]
.sym 119978 soc.spimemio.jump_SB_LUT4_I3_O
.sym 119979 soc.spimemio.state[1]
.sym 119980 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 119981 soc.spimemio.din_rd_SB_DFFESR_Q_D
.sym 119985 iomem_addr[16]
.sym 119986 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 119987 soc.spimemio.state[1]
.sym 119988 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 119990 soc.spimemio.valid
.sym 119991 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 119992 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 119995 soc.spimemio.state[12]
.sym 119996 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 119999 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 120000 soc.spimemio.jump
.sym 120004 soc.spimemio.jump
.sym 120005 iomem_addr[0]
.sym 120006 soc.spimemio.state_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 120007 soc.spimemio.din_data[0]
.sym 120008 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 120011 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 120012 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 120013 iomem_addr[3]
.sym 120014 soc.spimemio.state_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 120015 soc.spimemio.din_data[3]
.sym 120016 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 120022 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 120023 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 120024 soc.spimemio.state[2]
.sym 120026 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I1
.sym 120027 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I2
.sym 120028 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 120033 soc.spimemio.rd_valid_SB_LUT4_I3_1_I0
.sym 120034 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1
.sym 120035 soc.spimemio.rd_valid_SB_LUT4_I3_1_I2
.sym 120036 soc.spimemio.rd_valid
.sym 120037 soc.spimemio.rd_addr[14]
.sym 120038 iomem_addr[14]
.sym 120039 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 120040 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 120041 soc.spimemio.rd_addr[17]
.sym 120042 iomem_addr[17]
.sym 120043 iomem_addr[10]
.sym 120044 soc.spimemio.rd_addr[10]
.sym 120045 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_I1_SB_LUT4_O_I0
.sym 120046 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_I1_SB_LUT4_O_I1
.sym 120047 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_I1_SB_LUT4_O_I2
.sym 120048 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_I1_SB_LUT4_O_I3
.sym 120051 soc.spimemio.rd_addr[22]
.sym 120052 iomem_addr[22]
.sym 120053 soc.spimemio.din_rd_SB_DFFESR_Q_D
.sym 120057 soc.spimemio.rd_addr[10]
.sym 120058 iomem_addr[10]
.sym 120059 soc.spimemio.rd_addr[5]
.sym 120060 iomem_addr[5]
.sym 120061 soc.spimemio.rd_addr[5]
.sym 120062 iomem_addr[5]
.sym 120063 iomem_addr[3]
.sym 120064 soc.spimemio.rd_addr[3]
.sym 120065 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 120066 soc.spimemio.rd_valid_SB_LUT4_I3_O
.sym 120067 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 120068 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 120071 soc.spimemio.rd_addr[23]
.sym 120072 iomem_addr[23]
.sym 120073 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I0
.sym 120074 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I1
.sym 120075 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2
.sym 120076 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 120077 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 120078 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 120079 soc.spimemio.rd_addr[19]
.sym 120080 iomem_addr[19]
.sym 120081 soc.spimemio.rd_addr[23]
.sym 120082 iomem_addr[23]
.sym 120083 soc.spimemio.rd_addr[19]
.sym 120084 iomem_addr[19]
.sym 120085 iomem_addr[21]
.sym 120086 soc.spimemio.rd_addr[21]
.sym 120087 soc.spimemio.rd_addr[22]
.sym 120088 iomem_addr[22]
.sym 120089 soc.spimemio.rd_valid_SB_LUT4_I3_I0
.sym 120090 soc.spimemio.rd_valid_SB_LUT4_I3_I1
.sym 120091 soc.spimemio.rd_valid_SB_LUT4_I3_I2
.sym 120092 soc.spimemio.rd_valid
.sym 120093 soc.spimemio.rd_addr[13]
.sym 120094 iomem_addr[13]
.sym 120095 iomem_addr[22]
.sym 120096 soc.spimemio.rd_addr[22]
.sym 120098 soc.spimemio.rd_inc
.sym 120099 iomem_addr[23]
.sym 120100 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 120101 soc.spimemio.rd_addr[9]
.sym 120102 iomem_addr[9]
.sym 120103 soc.spimemio.rd_addr[7]
.sym 120104 iomem_addr[7]
.sym 120107 soc.spimemio.rd_addr[18]
.sym 120108 iomem_addr[18]
.sym 120111 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 120112 iomem_addr[2]
.sym 120113 iomem_addr[14]
.sym 120114 soc.spimemio.rd_addr[14]
.sym 120115 iomem_addr[18]
.sym 120116 soc.spimemio.rd_addr[18]
.sym 120117 soc.spimemio.rd_addr[15]
.sym 120118 iomem_addr[15]
.sym 120119 iomem_addr[13]
.sym 120120 soc.spimemio.rd_addr[13]
.sym 120121 soc.spimemio.rd_addr[15]
.sym 120122 iomem_addr[15]
.sym 120123 iomem_addr[13]
.sym 120124 soc.spimemio.rd_addr[13]
.sym 120126 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 120127 soc.spimemio.rd_addr[6]
.sym 120128 iomem_addr[6]
.sym 120130 soc.spimemio.rd_inc
.sym 120131 iomem_addr[18]
.sym 120132 soc.spimemio.rd_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 120133 soc.spimemio.rd_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 120134 soc.spimemio.rd_addr_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 120135 iomem_addr[3]
.sym 120136 soc.spimemio.rd_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 120138 soc.spimemio.rd_inc
.sym 120139 iomem_addr[2]
.sym 120140 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 120141 soc.spimemio.rd_addr[11]
.sym 120142 iomem_addr[11]
.sym 120143 soc.spimemio.rd_addr[9]
.sym 120144 iomem_addr[9]
.sym 120146 soc.spimemio.rd_inc
.sym 120147 iomem_addr[9]
.sym 120148 soc.spimemio.rd_addr_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 120149 soc.spimemio.rd_addr[11]
.sym 120150 iomem_addr[11]
.sym 120151 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 120152 iomem_addr[2]
.sym 120154 soc.spimemio.rd_inc
.sym 120155 iomem_addr[15]
.sym 120156 soc.spimemio.rd_addr_SB_DFFE_Q_8_D_SB_LUT4_O_I3
.sym 120158 soc.spimemio.rd_inc
.sym 120159 iomem_addr[11]
.sym 120160 soc.spimemio.rd_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 120162 iomem_addr[4]
.sym 120163 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 120164 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 120167 iomem_addr[16]
.sym 120168 soc.spimemio.rd_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 120170 iomem_addr[7]
.sym 120171 iomem_addr[6]
.sym 120172 iomem_addr[5]
.sym 120175 soc.spimemio.rd_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 120176 iomem_addr[19]
.sym 120181 soc.spimemio.rd_addr_SB_DFFE_Q_8_D_SB_LUT4_O_I3
.sym 120182 iomem_addr[15]
.sym 120183 soc.spimemio.rd_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 120184 iomem_addr[16]
.sym 120186 soc.spimemio.rd_inc
.sym 120187 iomem_addr[19]
.sym 120188 soc.spimemio.rd_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 120189 soc.spimemio.rd_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 120190 iomem_addr[18]
.sym 120191 iomem_addr[21]
.sym 120192 soc.spimemio.rd_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 120195 st7735.DC_SB_DFFESS_Q_D
.sym 120196 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_I2_I3
.sym 120262 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 120263 iomem_wdata[8]
.sym 120264 iomem_wdata[0]
.sym 120286 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 120287 iomem_wdata[13]
.sym 120288 iomem_wdata[5]
.sym 120290 soc.cpu.count_cycle[0]
.sym 120295 soc.cpu.count_cycle[1]
.sym 120299 soc.cpu.count_cycle[2]
.sym 120300 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 120303 soc.cpu.count_cycle[3]
.sym 120304 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 120307 soc.cpu.count_cycle[4]
.sym 120308 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 120311 soc.cpu.count_cycle[5]
.sym 120312 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 120315 soc.cpu.count_cycle[6]
.sym 120316 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 120319 soc.cpu.count_cycle[7]
.sym 120320 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 120323 soc.cpu.count_cycle[8]
.sym 120324 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 120327 soc.cpu.count_cycle[9]
.sym 120328 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 120331 soc.cpu.count_cycle[10]
.sym 120332 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 120335 soc.cpu.count_cycle[11]
.sym 120336 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 120339 soc.cpu.count_cycle[12]
.sym 120340 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 120343 soc.cpu.count_cycle[13]
.sym 120344 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 120347 soc.cpu.count_cycle[14]
.sym 120348 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 120351 soc.cpu.count_cycle[15]
.sym 120352 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 120355 soc.cpu.count_cycle[16]
.sym 120356 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 120359 soc.cpu.count_cycle[17]
.sym 120360 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 120363 soc.cpu.count_cycle[18]
.sym 120364 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 120367 soc.cpu.count_cycle[19]
.sym 120368 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 120371 soc.cpu.count_cycle[20]
.sym 120372 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 120375 soc.cpu.count_cycle[21]
.sym 120376 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 120379 soc.cpu.count_cycle[22]
.sym 120380 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 120383 soc.cpu.count_cycle[23]
.sym 120384 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 120387 soc.cpu.count_cycle[24]
.sym 120388 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 120391 soc.cpu.count_cycle[25]
.sym 120392 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 120395 soc.cpu.count_cycle[26]
.sym 120396 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 120399 soc.cpu.count_cycle[27]
.sym 120400 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 120403 soc.cpu.count_cycle[28]
.sym 120404 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 120407 soc.cpu.count_cycle[29]
.sym 120408 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 120411 soc.cpu.count_cycle[30]
.sym 120412 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 120415 soc.cpu.count_cycle[31]
.sym 120416 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 120419 soc.cpu.count_cycle[32]
.sym 120420 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 120423 soc.cpu.count_cycle[33]
.sym 120424 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 120427 soc.cpu.count_cycle[34]
.sym 120428 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 120431 soc.cpu.count_cycle[35]
.sym 120432 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 120435 soc.cpu.count_cycle[36]
.sym 120436 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 120439 soc.cpu.count_cycle[37]
.sym 120440 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 120443 soc.cpu.count_cycle[38]
.sym 120444 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 120447 soc.cpu.count_cycle[39]
.sym 120448 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 120451 soc.cpu.count_cycle[40]
.sym 120452 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[40]
.sym 120455 soc.cpu.count_cycle[41]
.sym 120456 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[41]
.sym 120459 soc.cpu.count_cycle[42]
.sym 120460 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[42]
.sym 120463 soc.cpu.count_cycle[43]
.sym 120464 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[43]
.sym 120467 soc.cpu.count_cycle[44]
.sym 120468 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[44]
.sym 120471 soc.cpu.count_cycle[45]
.sym 120472 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[45]
.sym 120475 soc.cpu.count_cycle[46]
.sym 120476 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[46]
.sym 120479 soc.cpu.count_cycle[47]
.sym 120480 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[47]
.sym 120483 soc.cpu.count_cycle[48]
.sym 120484 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[48]
.sym 120487 soc.cpu.count_cycle[49]
.sym 120488 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[49]
.sym 120491 soc.cpu.count_cycle[50]
.sym 120492 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[50]
.sym 120495 soc.cpu.count_cycle[51]
.sym 120496 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[51]
.sym 120499 soc.cpu.count_cycle[52]
.sym 120500 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[52]
.sym 120503 soc.cpu.count_cycle[53]
.sym 120504 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[53]
.sym 120507 soc.cpu.count_cycle[54]
.sym 120508 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[54]
.sym 120511 soc.cpu.count_cycle[55]
.sym 120512 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[55]
.sym 120515 soc.cpu.count_cycle[56]
.sym 120516 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[56]
.sym 120519 soc.cpu.count_cycle[57]
.sym 120520 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[57]
.sym 120523 soc.cpu.count_cycle[58]
.sym 120524 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[58]
.sym 120527 soc.cpu.count_cycle[59]
.sym 120528 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[59]
.sym 120531 soc.cpu.count_cycle[60]
.sym 120532 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[60]
.sym 120535 soc.cpu.count_cycle[61]
.sym 120536 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[61]
.sym 120539 soc.cpu.count_cycle[62]
.sym 120540 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[62]
.sym 120543 soc.cpu.count_cycle[63]
.sym 120544 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[63]
.sym 120545 soc.cpu.count_cycle[59]
.sym 120546 soc.cpu.instr_rdcycleh
.sym 120547 soc.cpu.count_instr[59]
.sym 120548 soc.cpu.instr_rdinstrh
.sym 120549 soc.cpu.instr_maskirq
.sym 120550 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 120551 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 120552 soc.cpu.count_cycle[26]
.sym 120554 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 120555 iomem_wdata[9]
.sym 120556 iomem_wdata[1]
.sym 120557 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 120558 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 120559 soc.cpu.count_cycle[27]
.sym 120560 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 120562 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 120563 soc.cpu.instr_rdcycleh
.sym 120564 soc.cpu.count_cycle[58]
.sym 120566 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 120567 iomem_wdata[14]
.sym 120568 iomem_wdata[6]
.sym 120570 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 120571 iomem_wdata[15]
.sym 120572 iomem_wdata[7]
.sym 120574 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 120575 soc.cpu.instr_rdinstr
.sym 120576 soc.cpu.count_instr[27]
.sym 120581 soc.cpu.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.sym 120582 soc.cpu.timer_SB_DFFSR_Q_16_D_SB_LUT4_O_I2
.sym 120583 soc.cpu.timer_SB_DFFSR_Q_17_D_SB_LUT4_O_I2
.sym 120584 soc.cpu.timer_SB_DFFSR_Q_18_D_SB_LUT4_O_I2
.sym 120586 st7735.wstrb
.sym 120587 LCD_SPI_SDA_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 120588 st7735.shifter[14]
.sym 120589 soc.cpu.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.sym 120590 soc.cpu.timer_SB_DFFSR_Q_20_D_SB_LUT4_O_I2
.sym 120591 soc.cpu.timer_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.sym 120592 soc.cpu.timer_SB_DFFSR_Q_22_D_SB_LUT4_O_I2
.sym 120594 st7735.wstrb
.sym 120595 st7735.shifter_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 120596 st7735.shifter[12]
.sym 120598 st7735.wstrb
.sym 120599 st7735.shifter_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 120600 st7735.shifter[11]
.sym 120601 soc.cpu.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 120602 soc.cpu.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 120603 soc.cpu.timer_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 120604 soc.cpu.timer_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 120606 st7735.wstrb
.sym 120607 st7735.shifter_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 120608 st7735.shifter[13]
.sym 120611 st7735.wstrb
.sym 120612 st7735.RST_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 120619 st7735.RST_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 120620 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 120626 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3
.sym 120627 st7735.wstrb
.sym 120628 LCD_SPI_SCL$SB_IO_OUT
.sym 120631 st7735.RST_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 120632 iomem_wdata[1]
.sym 120635 st7735.wstrb
.sym 120636 st7735.RST_SB_DFFESS_Q_E_SB_LUT4_O_I3
.sym 120638 st7735.wstrb
.sym 120639 st7735.RST_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 120640 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 120645 soc.cpu.timer[0]
.sym 120646 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 120647 soc.cpu.timer_SB_DFFSR_Q_1_D_SB_LUT4_O_I2
.sym 120648 soc.cpu.timer_SB_DFFSR_Q_2_D_SB_LUT4_O_I2
.sym 120652 LCD_SPI_CS_SB_LUT4_O_I3
.sym 120653 st7735.DC_SB_DFFESS_Q_D
.sym 120670 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 120671 soc.cpu.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I2
.sym 120672 soc.cpu.timer_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 120673 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 120674 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 120675 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 120676 soc.spimemio.xfer.obuffer[3]
.sym 120677 iomem_wdata[2]
.sym 120682 soc.spimemio_cfgreg_do[31]
.sym 120683 flash_io1_do_SB_LUT4_O_I2
.sym 120684 soc.spimemio.config_do[1]
.sym 120685 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 120686 soc.spimemio.xfer_clk
.sym 120687 soc.spimemio.xfer.obuffer[6]
.sym 120688 soc.spimemio.xfer.obuffer[7]
.sym 120689 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 120690 soc.spimemio.xfer_clk
.sym 120691 soc.spimemio.xfer.obuffer[3]
.sym 120692 soc.spimemio.xfer.obuffer[7]
.sym 120693 iomem_wdata[1]
.sym 120697 iomem_wdata[3]
.sym 120705 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 120706 soc.spimemio.xfer_clk
.sym 120707 soc.spimemio.xfer.obuffer[5]
.sym 120708 soc.spimemio.xfer.obuffer[6]
.sym 120710 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 120711 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 120712 soc.spimemio.xfer.obuffer[5]
.sym 120713 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 120714 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 120715 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 120716 soc.spimemio.xfer.obuffer[4]
.sym 120717 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 120718 soc.spimemio.xfer_clk
.sym 120719 soc.spimemio.xfer.obuffer[2]
.sym 120720 soc.spimemio.xfer.obuffer[6]
.sym 120722 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 120723 soc.spimemio.din_data[7]
.sym 120724 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 120726 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 120727 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 120728 soc.spimemio.xfer.obuffer[2]
.sym 120730 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 120731 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 120732 soc.spimemio.xfer.obuffer[7]
.sym 120733 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 120734 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 120735 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 120736 soc.spimemio.xfer.obuffer[6]
.sym 120739 soc.spimemio.xfer.xfer_qspi
.sym 120740 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 120741 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 120742 soc.spimemio.xfer.xfer_ddr
.sym 120743 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 120744 soc.spimemio.xfer_clk
.sym 120746 soc.spimemio_cfgreg_do[31]
.sym 120747 flash_io0_do_SB_LUT4_O_I2
.sym 120748 soc.spimemio.config_do[0]
.sym 120749 soc.spimemio.xfer.xfer_qspi
.sym 120750 soc.spimemio.xfer.obuffer[4]
.sym 120751 soc.spimemio.xfer.obuffer[6]
.sym 120752 soc.spimemio.xfer.xfer_dspi
.sym 120754 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 120755 soc.spimemio.din_data[6]
.sym 120756 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 120758 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I2_SB_LUT4_O_I1
.sym 120759 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 120760 soc.spimemio.dout_data[0]
.sym 120763 soc.spimemio.xfer.xfer_qspi
.sym 120764 soc.spimemio.xfer.xfer_ddr
.sym 120766 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 120767 soc.spimemio.din_data[3]
.sym 120768 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 120771 soc.spimemio.xfer.xfer_qspi
.sym 120772 soc.spimemio.xfer.xfer_ddr
.sym 120773 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 120774 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2
.sym 120775 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 120776 soc.spimemio.xfer.xfer_dspi
.sym 120779 soc.spimemio.xfer_resetn
.sym 120780 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 120783 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 120784 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2
.sym 120785 iomem_wdata[0]
.sym 120790 soc.spimemio.xfer.xfer_qspi
.sym 120791 soc.spimemio.xfer.xfer_ddr
.sym 120792 soc.spimemio.xfer_clk
.sym 120794 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 120795 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2
.sym 120796 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 120799 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 120800 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 120802 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 120803 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 120804 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 120806 soc.spimemio.xfer_resetn
.sym 120807 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 120808 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 120809 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 120810 soc.spimemio.xfer.count[2]
.sym 120811 soc.spimemio.xfer.count[3]
.sym 120812 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 120815 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 120816 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 120817 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 120818 soc.spimemio.xfer_clk
.sym 120819 soc.spimemio.xfer.count[3]
.sym 120820 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 120821 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 120822 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 120823 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 120824 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 120825 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 120826 soc.spimemio.xfer.count[2]
.sym 120827 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 120828 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 120829 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 120830 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 120831 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 120832 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 120834 soc.spimemio.xfer_clk
.sym 120835 soc.spimemio.xfer.xfer_ddr
.sym 120836 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 120839 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 120840 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 120841 soc.spimemio.dout_data[3]
.sym 120842 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 120843 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_4_I2
.sym 120844 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3
.sym 120845 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 120846 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 120847 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 120848 soc.spimemio.xfer_clk
.sym 120850 soc.spimemio.xfer.count[2]
.sym 120851 soc.spimemio.xfer_clk
.sym 120852 soc.spimemio.xfer.xfer_ddr
.sym 120853 soc.spimemio.dout_data[2]
.sym 120854 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 120855 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I2
.sym 120856 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3
.sym 120858 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 120859 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 120860 soc.spimemio.dout_data[1]
.sym 120861 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 120862 soc.spimemio.xfer_clk
.sym 120863 soc.spimemio.xfer.count[2]
.sym 120864 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 120865 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 120866 soc.spimemio.dout_data[6]
.sym 120867 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I2
.sym 120868 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I3
.sym 120873 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 120874 soc.spimemio.xfer_clk
.sym 120875 soc.spimemio.dout_data[6]
.sym 120876 soc.spimemio.dout_data[5]
.sym 120878 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 120879 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 120880 soc.spimemio.dout_data[5]
.sym 120881 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 120882 soc.spimemio.xfer_clk
.sym 120883 soc.spimemio.dout_data[6]
.sym 120884 soc.spimemio.dout_data[2]
.sym 120886 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I2_SB_LUT4_O_I1
.sym 120887 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 120888 soc.spimemio.dout_data[2]
.sym 120890 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 120891 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 120892 soc.spimemio.dout_data[4]
.sym 120893 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 120894 soc.spimemio.xfer_clk
.sym 120895 soc.spimemio.dout_data[7]
.sym 120896 soc.spimemio.dout_data[6]
.sym 120898 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 120899 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 120900 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 120902 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 120903 soc.spimemio.state[0]
.sym 120904 soc.spimemio.state[4]
.sym 120906 soc.spimemio.state[2]
.sym 120907 soc.spimemio_cfgreg_do[21]
.sym 120908 soc.spimemio_cfgreg_do[22]
.sym 120909 iomem_addr[14]
.sym 120910 soc.spimemio.state[6]
.sym 120911 soc.spimemio.state[2]
.sym 120912 soc.spimemio_cfgreg_do[21]
.sym 120915 soc.spimemio.state[9]
.sym 120916 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 120917 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 120918 soc.spimemio.state[0]
.sym 120919 soc.spimemio.state_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 120920 iomem_addr[6]
.sym 120921 soc.spimemio.state[9]
.sym 120922 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 120923 iomem_addr[22]
.sym 120924 soc.spimemio.din_data[6]
.sym 120927 soc.spimemio.state[9]
.sym 120928 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 120929 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 120930 soc.spimemio.state[0]
.sym 120931 soc.spimemio.state[6]
.sym 120932 iomem_addr[10]
.sym 120933 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 120934 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 120935 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 120936 soc.spimemio.state[1]
.sym 120939 iomem_addr[7]
.sym 120940 soc.spimemio.state_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 120941 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 120942 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 120943 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 120944 iomem_addr[23]
.sym 120945 soc.spimemio.din_data[7]
.sym 120946 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 120947 soc.spimemio.state[1]
.sym 120948 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 120949 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 120950 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 120951 soc.spimemio.state[6]
.sym 120952 iomem_addr[15]
.sym 120954 soc.spimemio.state[2]
.sym 120955 soc.spimemio_cfgreg_do[22]
.sym 120956 soc.spimemio_cfgreg_do[21]
.sym 120958 soc.spimemio_cfgreg_do[21]
.sym 120959 soc.spimemio_cfgreg_do[22]
.sym 120960 soc.spimemio.state[2]
.sym 120963 soc.spimemio.rd_addr[21]
.sym 120964 iomem_addr[21]
.sym 120968 soc.spimemio.state[2]
.sym 120973 soc.spimemio.rd_addr[17]
.sym 120974 iomem_addr[17]
.sym 120975 soc.spimemio.rd_addr[21]
.sym 120976 iomem_addr[21]
.sym 120981 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_I1_O
.sym 120982 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1
.sym 120983 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2
.sym 120984 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3
.sym 120985 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_I0
.sym 120986 soc.spimemio.rd_valid_SB_LUT4_I3_1_O
.sym 120987 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_I2
.sym 120988 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_I3
.sym 120989 soc.spimemio.rd_valid
.sym 120990 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 120991 soc.spimemio.jump_SB_LUT4_O_I2
.sym 120992 soc.spimemio.jump_SB_LUT4_O_I3
.sym 120993 iomem_addr[12]
.sym 120994 soc.spimemio.rd_addr[12]
.sym 120995 soc.spimemio.rd_addr[16]
.sym 120996 iomem_addr[16]
.sym 120997 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_I1_I0
.sym 120998 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1
.sym 120999 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_I1_I2
.sym 121000 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_I1_I3
.sym 121001 soc.spimemio.rd_addr[6]
.sym 121002 iomem_addr[6]
.sym 121003 soc.spimemio.rd_addr[8]
.sym 121004 iomem_addr[8]
.sym 121006 soc.spimemio.rd_inc
.sym 121007 iomem_addr[17]
.sym 121008 soc.spimemio.rd_addr_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 121009 soc.spimemio.rd_addr[20]
.sym 121010 iomem_addr[20]
.sym 121011 iomem_addr[22]
.sym 121012 soc.spimemio.rd_addr[22]
.sym 121013 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1_SB_LUT4_I1_I0
.sym 121014 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 121015 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 121016 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_I0_SB_LUT4_O_I3
.sym 121018 soc.spimemio.rd_inc
.sym 121019 iomem_addr[21]
.sym 121020 soc.spimemio.rd_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 121022 soc.spimemio.rd_inc
.sym 121023 iomem_addr[22]
.sym 121024 soc.spimemio.rd_addr_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 121026 soc.spimemio.rd_inc
.sym 121027 iomem_addr[14]
.sym 121028 soc.spimemio.rd_addr_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 121030 soc.spimemio.rd_inc
.sym 121031 iomem_addr[10]
.sym 121032 soc.spimemio.rd_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 121034 soc.spimemio.rd_inc
.sym 121035 iomem_addr[13]
.sym 121036 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 121038 soc.spimemio.rd_inc
.sym 121039 iomem_addr[5]
.sym 121040 soc.spimemio.rd_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3
.sym 121041 soc.spimemio.rd_addr[10]
.sym 121042 iomem_addr[10]
.sym 121043 iomem_addr[20]
.sym 121044 soc.spimemio.rd_addr[20]
.sym 121046 soc.spimemio.rd_inc
.sym 121047 iomem_addr[6]
.sym 121048 soc.spimemio.rd_addr_SB_DFFE_Q_17_D_SB_LUT4_O_I3
.sym 121050 soc.spimemio.rd_inc
.sym 121051 iomem_addr[3]
.sym 121052 soc.spimemio.rd_addr_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 121053 iomem_addr[8]
.sym 121054 soc.spimemio.rd_addr[8]
.sym 121055 soc.spimemio.rd_addr[12]
.sym 121056 iomem_addr[12]
.sym 121058 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 121063 soc.spimemio.rd_addr[3]
.sym 121064 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 121067 soc.spimemio.rd_addr[4]
.sym 121068 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 121071 soc.spimemio.rd_addr[5]
.sym 121072 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 121075 soc.spimemio.rd_addr[6]
.sym 121076 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 121079 soc.spimemio.rd_addr[7]
.sym 121080 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 121083 soc.spimemio.rd_addr[8]
.sym 121084 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 121087 soc.spimemio.rd_addr[9]
.sym 121088 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 121091 soc.spimemio.rd_addr[10]
.sym 121092 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 121095 soc.spimemio.rd_addr[11]
.sym 121096 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 121099 soc.spimemio.rd_addr[12]
.sym 121100 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
.sym 121103 soc.spimemio.rd_addr[13]
.sym 121104 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 121107 soc.spimemio.rd_addr[14]
.sym 121108 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[12]
.sym 121111 soc.spimemio.rd_addr[15]
.sym 121112 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[13]
.sym 121115 soc.spimemio.rd_addr[16]
.sym 121116 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[14]
.sym 121119 soc.spimemio.rd_addr[17]
.sym 121120 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[15]
.sym 121123 soc.spimemio.rd_addr[18]
.sym 121124 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 121127 soc.spimemio.rd_addr[19]
.sym 121128 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[17]
.sym 121131 soc.spimemio.rd_addr[20]
.sym 121132 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[18]
.sym 121135 soc.spimemio.rd_addr[21]
.sym 121136 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[19]
.sym 121139 soc.spimemio.rd_addr[22]
.sym 121140 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[20]
.sym 121143 soc.spimemio.rd_addr[23]
.sym 121144 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[21]
.sym 121145 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 121146 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 121147 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 121148 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 121149 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 121150 iomem_addr[23]
.sym 121151 soc.spimemio.rd_addr_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 121152 iomem_addr[22]
.sym 121249 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 121250 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 121251 soc.cpu.count_cycle[6]
.sym 121252 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 121255 soc.cpu.count_cycle[1]
.sym 121256 soc.cpu.count_cycle[0]
.sym 121257 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 121258 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121259 soc.cpu.count_cycle[39]
.sym 121260 soc.cpu.instr_rdcycleh
.sym 121262 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121263 soc.cpu.instr_rdcycleh
.sym 121264 soc.cpu.count_cycle[38]
.sym 121265 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 121266 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 121267 soc.cpu.count_instr[0]
.sym 121268 soc.cpu.instr_rdinstr
.sym 121269 soc.cpu.count_cycle[36]
.sym 121270 soc.cpu.instr_rdcycleh
.sym 121271 soc.cpu.count_instr[4]
.sym 121272 soc.cpu.instr_rdinstr
.sym 121274 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121275 soc.cpu.instr_rdinstrh
.sym 121276 soc.cpu.count_instr[36]
.sym 121280 soc.cpu.count_cycle[0]
.sym 121282 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121283 soc.cpu.instr_rdinstr
.sym 121284 soc.cpu.count_instr[3]
.sym 121285 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 121286 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 121287 soc.cpu.count_cycle[13]
.sym 121288 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 121290 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121291 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 121292 soc.cpu.count_cycle[1]
.sym 121294 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121295 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 121296 soc.cpu.count_cycle[15]
.sym 121297 soc.cpu.count_cycle[47]
.sym 121298 soc.cpu.instr_rdcycleh
.sym 121299 soc.cpu.count_instr[15]
.sym 121300 soc.cpu.instr_rdinstr
.sym 121301 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 121302 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121303 soc.cpu.count_cycle[3]
.sym 121304 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 121306 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121307 soc.cpu.instr_rdcycleh
.sym 121308 soc.cpu.count_cycle[45]
.sym 121309 soc.cpu.count_cycle[33]
.sym 121310 soc.cpu.instr_rdcycleh
.sym 121311 soc.cpu.count_instr[1]
.sym 121312 soc.cpu.instr_rdinstr
.sym 121313 soc.cpu.count_cycle[44]
.sym 121314 soc.cpu.instr_rdcycleh
.sym 121315 soc.cpu.count_instr[12]
.sym 121316 soc.cpu.instr_rdinstr
.sym 121317 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 121318 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121319 soc.cpu.count_instr[11]
.sym 121320 soc.cpu.instr_rdinstr
.sym 121322 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121323 soc.cpu.instr_rdinstrh
.sym 121324 soc.cpu.count_instr[40]
.sym 121326 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121327 soc.cpu.instr_rdinstrh
.sym 121328 soc.cpu.count_instr[44]
.sym 121329 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 121330 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 121331 soc.cpu.count_cycle[12]
.sym 121332 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 121334 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121335 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 121336 soc.cpu.count_cycle[11]
.sym 121341 soc.cpu.count_cycle[40]
.sym 121342 soc.cpu.instr_rdcycleh
.sym 121343 soc.cpu.count_instr[8]
.sym 121344 soc.cpu.instr_rdinstr
.sym 121345 soc.cpu.count_instr[48]
.sym 121346 soc.cpu.instr_rdinstrh
.sym 121347 soc.cpu.instr_rdinstr
.sym 121348 soc.cpu.count_instr[16]
.sym 121349 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 121350 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121351 soc.cpu.count_instr[49]
.sym 121352 soc.cpu.instr_rdinstrh
.sym 121353 soc.cpu.count_cycle[55]
.sym 121354 soc.cpu.instr_rdcycleh
.sym 121355 soc.cpu.count_instr[23]
.sym 121356 soc.cpu.instr_rdinstr
.sym 121357 soc.cpu.count_cycle[49]
.sym 121358 soc.cpu.instr_rdcycleh
.sym 121359 soc.cpu.count_instr[17]
.sym 121360 soc.cpu.instr_rdinstr
.sym 121361 soc.cpu.count_cycle[53]
.sym 121362 soc.cpu.instr_rdcycleh
.sym 121363 soc.cpu.count_instr[21]
.sym 121364 soc.cpu.instr_rdinstr
.sym 121366 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121367 soc.cpu.instr_rdcycleh
.sym 121368 soc.cpu.count_cycle[48]
.sym 121370 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121371 soc.cpu.instr_rdinstrh
.sym 121372 soc.cpu.count_instr[55]
.sym 121373 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 121374 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121375 soc.cpu.count_instr[19]
.sym 121376 soc.cpu.instr_rdinstr
.sym 121377 soc.cpu.count_cycle[32]
.sym 121378 soc.cpu.instr_rdcycleh
.sym 121379 soc.cpu.count_instr[32]
.sym 121380 soc.cpu.instr_rdinstrh
.sym 121381 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 121382 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121383 soc.cpu.count_cycle[14]
.sym 121384 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 121385 soc.cpu.count_cycle[35]
.sym 121386 soc.cpu.instr_rdcycleh
.sym 121387 soc.cpu.count_instr[35]
.sym 121388 soc.cpu.instr_rdinstrh
.sym 121389 soc.cpu.count_cycle[37]
.sym 121390 soc.cpu.instr_rdcycleh
.sym 121391 soc.cpu.count_instr[5]
.sym 121392 soc.cpu.instr_rdinstr
.sym 121394 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121395 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 121396 soc.cpu.count_cycle[29]
.sym 121398 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121399 soc.cpu.instr_rdinstrh
.sym 121400 soc.cpu.count_instr[37]
.sym 121402 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121403 soc.cpu.instr_rdinstr
.sym 121404 soc.cpu.count_instr[30]
.sym 121405 soc.cpu.count_cycle[61]
.sym 121406 soc.cpu.instr_rdcycleh
.sym 121407 soc.cpu.count_instr[29]
.sym 121408 soc.cpu.instr_rdinstr
.sym 121409 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 121410 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121411 soc.cpu.count_instr[33]
.sym 121412 soc.cpu.instr_rdinstrh
.sym 121413 soc.cpu.count_cycle[43]
.sym 121414 soc.cpu.instr_rdcycleh
.sym 121415 soc.cpu.count_instr[43]
.sym 121416 soc.cpu.instr_rdinstrh
.sym 121418 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121419 soc.cpu.instr_rdinstr
.sym 121420 soc.cpu.count_instr[25]
.sym 121421 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 121422 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121423 soc.cpu.count_instr[47]
.sym 121424 soc.cpu.instr_rdinstrh
.sym 121426 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121427 soc.cpu.instr_rdcycleh
.sym 121428 soc.cpu.count_cycle[60]
.sym 121429 soc.cpu.count_instr[46]
.sym 121430 soc.cpu.instr_rdinstrh
.sym 121431 soc.cpu.instr_rdinstr
.sym 121432 soc.cpu.count_instr[14]
.sym 121434 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121435 soc.cpu.instr_rdcycleh
.sym 121436 soc.cpu.count_cycle[46]
.sym 121437 soc.cpu.count_instr[60]
.sym 121438 soc.cpu.instr_rdinstrh
.sym 121439 soc.cpu.instr_rdinstr
.sym 121440 soc.cpu.count_instr[28]
.sym 121441 soc.cpu.count_cycle[41]
.sym 121442 soc.cpu.instr_rdcycleh
.sym 121443 soc.cpu.count_instr[41]
.sym 121444 soc.cpu.instr_rdinstrh
.sym 121445 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 121446 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121447 soc.cpu.count_instr[50]
.sym 121448 soc.cpu.instr_rdinstrh
.sym 121450 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121451 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 121452 soc.cpu.count_cycle[20]
.sym 121453 soc.cpu.count_cycle[52]
.sym 121454 soc.cpu.instr_rdcycleh
.sym 121455 soc.cpu.count_instr[52]
.sym 121456 soc.cpu.instr_rdinstrh
.sym 121457 soc.cpu.count_cycle[50]
.sym 121458 soc.cpu.instr_rdcycleh
.sym 121459 soc.cpu.count_instr[18]
.sym 121460 soc.cpu.instr_rdinstr
.sym 121461 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 121462 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 121463 soc.cpu.count_instr[20]
.sym 121464 soc.cpu.instr_rdinstr
.sym 121466 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121467 soc.cpu.instr_rdinstr
.sym 121468 soc.cpu.count_instr[9]
.sym 121469 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 121470 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121471 soc.cpu.count_cycle[9]
.sym 121472 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 121473 soc.cpu.count_cycle[62]
.sym 121474 soc.cpu.instr_rdcycleh
.sym 121475 soc.cpu.count_instr[62]
.sym 121476 soc.cpu.instr_rdinstrh
.sym 121477 soc.cpu.count_cycle[56]
.sym 121478 soc.cpu.instr_rdcycleh
.sym 121479 soc.cpu.count_instr[24]
.sym 121480 soc.cpu.instr_rdinstr
.sym 121481 soc.cpu.count_instr[63]
.sym 121482 soc.cpu.instr_rdinstrh
.sym 121483 soc.cpu.instr_rdinstr
.sym 121484 soc.cpu.count_instr[31]
.sym 121490 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121491 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 121492 soc.cpu.count_cycle[24]
.sym 121493 soc.cpu.count_cycle[57]
.sym 121494 soc.cpu.instr_rdcycleh
.sym 121495 soc.cpu.count_instr[57]
.sym 121496 soc.cpu.instr_rdinstrh
.sym 121498 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121499 soc.cpu.instr_rdcycleh
.sym 121500 soc.cpu.count_cycle[63]
.sym 121501 soc.cpu.count_cycle[51]
.sym 121502 soc.cpu.instr_rdcycleh
.sym 121503 soc.cpu.count_instr[51]
.sym 121504 soc.cpu.instr_rdinstrh
.sym 121509 soc.cpu.count_instr[58]
.sym 121510 soc.cpu.instr_rdinstrh
.sym 121511 soc.cpu.instr_rdinstr
.sym 121512 soc.cpu.count_instr[26]
.sym 121514 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 121515 iomem_wdata[10]
.sym 121516 iomem_wdata[2]
.sym 121517 st7735.wstrb
.sym 121518 st7735.shifter[3]
.sym 121519 iomem_wdata[4]
.sym 121520 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 121525 st7735.wstrb
.sym 121526 st7735.shifter[4]
.sym 121527 iomem_wdata[5]
.sym 121528 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 121529 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 121530 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121531 soc.cpu.count_instr[56]
.sym 121532 soc.cpu.instr_rdinstrh
.sym 121533 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 121534 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 121535 soc.cpu.count_instr[61]
.sym 121536 soc.cpu.instr_rdinstrh
.sym 121538 st7735.wstrb
.sym 121539 st7735.shifter_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 121540 st7735.shifter[9]
.sym 121541 st7735.wstrb
.sym 121542 st7735.shifter[2]
.sym 121543 iomem_wdata[3]
.sym 121544 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 121545 st7735.wstrb
.sym 121546 st7735.shifter[5]
.sym 121547 iomem_wdata[6]
.sym 121548 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 121549 st7735.wstrb
.sym 121550 st7735.shifter[6]
.sym 121551 iomem_wdata[7]
.sym 121552 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 121553 st7735.wstrb
.sym 121554 st7735.shifter[1]
.sym 121555 iomem_wdata[2]
.sym 121556 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 121558 st7735.wstrb
.sym 121559 st7735.shifter_SB_DFFE_Q_5_D_SB_LUT4_O_I2
.sym 121560 st7735.shifter[8]
.sym 121562 st7735.wstrb
.sym 121563 st7735.shifter_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.sym 121564 st7735.shifter[7]
.sym 121566 st7735.wstrb
.sym 121567 st7735.shifter_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 121568 st7735.shifter[10]
.sym 121577 iomem_wdata[0]
.sym 121578 st7735.RST_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 121579 st7735.wstrb
.sym 121580 st7735.slow_clk.slow_cnt_SB_LUT4_I1_I3
.sym 121589 st7735.wstrb
.sym 121590 LCD_SPI_SCL$SB_IO_OUT
.sym 121591 LCD_SPI_CS_SB_LUT4_O_I3
.sym 121592 st7735.slow_clk.slow_cnt_SB_LUT4_I1_I3
.sym 121599 st7735.slow_clk.slow_cnt_SB_LUT4_I1_O
.sym 121600 st7735.RST_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 121632 LCD_SPI_SCL$SB_IO_OUT
.sym 121633 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 121634 soc.spimemio.xfer_clk
.sym 121635 soc.spimemio.xfer.obuffer[0]
.sym 121636 soc.spimemio.xfer.obuffer[4]
.sym 121637 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 121638 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121639 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 121640 soc.spimemio.xfer.obuffer[1]
.sym 121641 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 121642 soc.spimemio.xfer_clk
.sym 121643 soc.spimemio.xfer.obuffer[4]
.sym 121644 soc.spimemio.xfer.obuffer[5]
.sym 121649 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 121650 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121651 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 121652 soc.spimemio.xfer.obuffer[0]
.sym 121653 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 121654 soc.spimemio.xfer_clk
.sym 121655 soc.spimemio.xfer.obuffer[1]
.sym 121656 soc.spimemio.xfer.obuffer[5]
.sym 121661 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 121662 soc.spimemio.xfer_clk
.sym 121663 soc.spimemio.xfer.obuffer[3]
.sym 121664 soc.spimemio.xfer.obuffer[4]
.sym 121666 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 121667 soc.spimemio.din_data[5]
.sym 121668 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 121669 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 121670 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 121671 soc.spimemio.xfer.obuffer[0]
.sym 121672 soc.spimemio.xfer.xfer_qspi
.sym 121674 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 121675 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 121676 soc.spimemio.xfer.obuffer[2]
.sym 121678 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 121679 soc.spimemio.din_data[2]
.sym 121680 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 121682 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 121683 soc.spimemio.xfer.obuffer[2]
.sym 121684 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 121686 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 121687 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 121688 soc.spimemio.xfer.obuffer[5]
.sym 121691 soc.spimemio.xfer.obuffer[1]
.sym 121692 soc.spimemio.xfer_clk
.sym 121694 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 121695 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 121696 soc.spimemio.xfer.obuffer[3]
.sym 121699 soc.spimemio.xfer.obuffer[2]
.sym 121700 soc.spimemio.xfer_clk
.sym 121702 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 121703 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 121704 soc.spimemio.xfer_clk
.sym 121705 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 121706 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 121707 soc.spimemio.xfer.obuffer[1]
.sym 121708 soc.spimemio.xfer.xfer_qspi
.sym 121709 soc.spimemio.xfer.obuffer[0]
.sym 121710 soc.spimemio.xfer_clk
.sym 121711 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 121712 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 121714 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 121715 soc.spimemio.xfer.obuffer[3]
.sym 121716 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 121717 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 121718 soc.spimemio.din_data[0]
.sym 121719 soc.spimemio.xfer.obuffer[0]
.sym 121720 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 121723 soc.spimemio.xfer.obuffer[1]
.sym 121724 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 121725 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 121726 soc.spimemio.din_data[1]
.sym 121727 soc.spimemio.xfer.obuffer_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.sym 121728 soc.spimemio.xfer.obuffer_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 121730 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E
.sym 121731 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 121732 soc.spimemio.xfer_clk
.sym 121738 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 121739 soc.spimemio.din_data[4]
.sym 121740 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 121741 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 121742 soc.spimemio.dout_data[0]
.sym 121743 flash_io1_di
.sym 121744 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 121753 soc.spimemio.xfer_clk
.sym 121754 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 121755 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 121756 flash_io1_di
.sym 121758 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 121759 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 121760 soc.spimemio.xfer.obuffer[4]
.sym 121762 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_O_I1
.sym 121763 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 121764 soc.spimemio.xfer.xfer_dspi
.sym 121765 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_O_I1
.sym 121766 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 121767 soc.spimemio.xfer.xfer_dspi
.sym 121768 soc.spimemio.xfer_clk
.sym 121769 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 121770 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 121771 flash_io0_di_SB_LUT4_I2_O
.sym 121772 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_7_I0_SB_LUT4_O_I3
.sym 121775 flash_io1_di
.sym 121776 soc.spimemio.xfer_clk
.sym 121777 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_7_I0
.sym 121778 soc.spimemio.dout_data[0]
.sym 121779 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 121780 flash_io0_di_SB_LUT4_I2_I3
.sym 121783 soc.spimemio.xfer_clk
.sym 121784 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 121785 soc.spimemio.dout_data[1]
.sym 121786 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 121787 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_6_I2
.sym 121788 flash_io0_di_SB_LUT4_I2_I3
.sym 121791 flash_io0_di
.sym 121792 flash_io0_di_SB_LUT4_I2_I3
.sym 121793 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 121794 soc.spimemio.dout_data[7]
.sym 121795 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I2
.sym 121796 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3
.sym 121797 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 121798 soc.spimemio.xfer_clk
.sym 121799 soc.spimemio.dout_data[7]
.sym 121800 soc.spimemio.dout_data[3]
.sym 121801 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 121802 soc.spimemio.xfer_clk
.sym 121803 soc.spimemio.dout_data[4]
.sym 121804 soc.spimemio.dout_data[0]
.sym 121805 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 121806 soc.spimemio.dout_data[4]
.sym 121807 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2
.sym 121808 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3
.sym 121810 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 121811 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 121812 soc.spimemio.dout_data[3]
.sym 121814 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1
.sym 121815 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 121816 soc.spimemio.dout_data[2]
.sym 121818 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 121819 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 121820 soc.spimemio.dout_data[0]
.sym 121821 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 121822 soc.spimemio.xfer_clk
.sym 121823 soc.spimemio.dout_data[4]
.sym 121824 soc.spimemio.dout_data[3]
.sym 121826 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I3_SB_LUT4_O_I1
.sym 121827 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 121828 soc.spimemio.dout_data[3]
.sym 121833 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 121834 soc.spimemio.xfer_clk
.sym 121835 soc.spimemio.dout_data[5]
.sym 121836 soc.spimemio.dout_data[1]
.sym 121837 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 121838 soc.spimemio.dout_data[5]
.sym 121839 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I2
.sym 121840 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I3
.sym 121841 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 121842 soc.spimemio.xfer_clk
.sym 121843 soc.spimemio.dout_data[5]
.sym 121844 soc.spimemio.dout_data[4]
.sym 121846 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 121847 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 121848 soc.spimemio.dout_data[1]
.sym 121857 soc.spimemio.din_data[5]
.sym 121858 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 121859 soc.spimemio.state[1]
.sym 121860 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 121861 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 121862 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.sym 121863 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 121864 iomem_addr[21]
.sym 121869 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 121870 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 121871 soc.spimemio.state[6]
.sym 121872 iomem_addr[13]
.sym 121883 iomem_addr[5]
.sym 121884 soc.spimemio.state_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 121889 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 121890 iomem_addr[18]
.sym 121891 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 121892 soc.spimemio.din_data[2]
.sym 121895 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I2
.sym 121896 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 121897 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 121898 soc.spimemio.state[0]
.sym 121899 soc.spimemio.state[6]
.sym 121900 iomem_addr[12]
.sym 121902 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 121903 soc.spimemio.state[6]
.sym 121904 iomem_addr[11]
.sym 121907 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 121908 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 121909 iomem_addr[4]
.sym 121910 soc.spimemio.state_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 121911 iomem_addr[20]
.sym 121912 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 121913 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 121914 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 121915 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 121916 soc.spimemio.din_data[4]
.sym 121953 soc.spimemio.rd_addr[4]
.sym 121954 iomem_addr[4]
.sym 121955 soc.spimemio.rd_addr[3]
.sym 121956 iomem_addr[3]
.sym 121959 soc.spimemio.rd_addr[8]
.sym 121960 iomem_addr[8]
.sym 121961 soc.spimemio.rd_addr[3]
.sym 121962 iomem_addr[3]
.sym 121963 iomem_addr[20]
.sym 121964 soc.spimemio.rd_addr[20]
.sym 121965 iomem_addr[4]
.sym 121966 soc.spimemio.rd_addr[4]
.sym 121967 soc.spimemio.rd_addr[12]
.sym 121968 iomem_addr[12]
.sym 121969 iomem_addr[16]
.sym 121970 soc.spimemio.rd_addr[16]
.sym 121971 soc.spimemio.rd_addr[20]
.sym 121972 iomem_addr[20]
.sym 121973 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 121974 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 121975 iomem_addr[14]
.sym 121976 soc.spimemio.rd_addr[14]
.sym 121977 iomem_addr[3]
.sym 121978 soc.spimemio.rd_addr[3]
.sym 121979 soc.spimemio.rd_addr[4]
.sym 121980 iomem_addr[4]
.sym 121981 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 121982 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121983 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 121984 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 121986 soc.spimemio.rd_inc
.sym 121987 iomem_addr[8]
.sym 121988 soc.spimemio.rd_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 121990 soc.spimemio.rd_inc
.sym 121991 iomem_addr[12]
.sym 121992 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3
.sym 121993 soc.spimemio.rd_addr[13]
.sym 121994 iomem_addr[13]
.sym 121995 soc.spimemio.rd_addr[18]
.sym 121996 iomem_addr[18]
.sym 121999 soc.spimemio.rd_addr[7]
.sym 122000 iomem_addr[7]
.sym 122002 soc.spimemio.rd_inc
.sym 122003 iomem_addr[16]
.sym 122004 soc.spimemio.rd_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 122005 iomem_addr[4]
.sym 122006 soc.spimemio.rd_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3
.sym 122007 iomem_addr[6]
.sym 122008 soc.spimemio.rd_addr_SB_DFFE_Q_17_D_SB_LUT4_O_I3
.sym 122010 soc.spimemio.rd_inc
.sym 122011 iomem_addr[4]
.sym 122012 soc.spimemio.rd_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3
.sym 122014 soc.spimemio.rd_inc
.sym 122015 iomem_addr[20]
.sym 122016 soc.spimemio.rd_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 122019 soc.spimemio.rd_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3
.sym 122020 iomem_addr[5]
.sym 122022 soc.spimemio.rd_inc
.sym 122023 iomem_addr[7]
.sym 122024 soc.spimemio.rd_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I3
.sym 122025 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 122026 soc.spimemio.rd_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 122027 iomem_addr[8]
.sym 122028 soc.spimemio.rd_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 122029 soc.spimemio.rd_valid_SB_LUT4_I3_1_I1
.sym 122030 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 122031 soc.spimemio.rd_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I3
.sym 122032 iomem_addr[7]
.sym 122033 soc.spimemio.rd_addr_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 122034 iomem_addr[9]
.sym 122035 soc.spimemio.rd_addr_SB_DFFE_Q_17_D_SB_LUT4_O_I3
.sym 122036 iomem_addr[6]
.sym 122037 soc.spimemio.rd_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3
.sym 122038 iomem_addr[4]
.sym 122039 iomem_addr[8]
.sym 122040 soc.spimemio.rd_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 122042 soc.spimemio.rd_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 122043 soc.spimemio.rd_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 122044 iomem_addr[11]
.sym 122045 iomem_addr[10]
.sym 122046 soc.spimemio.rd_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 122047 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3
.sym 122048 iomem_addr[12]
.sym 122049 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 122050 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 122051 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 122052 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 122053 soc.spimemio.rd_addr_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 122054 iomem_addr[14]
.sym 122055 iomem_addr[12]
.sym 122056 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3
.sym 122057 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 122058 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 122059 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 122060 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 122061 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 122062 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 122063 iomem_addr[13]
.sym 122064 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 122067 soc.spimemio.rd_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 122068 iomem_addr[10]
.sym 122069 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 122070 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 122071 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 122072 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 122073 iomem_addr[18]
.sym 122074 soc.spimemio.rd_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 122075 soc.spimemio.rd_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 122076 iomem_addr[20]
.sym 122079 soc.spimemio.rd_addr_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 122080 iomem_addr[17]
.sym 122085 iomem_addr[20]
.sym 122086 soc.spimemio.rd_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 122087 soc.spimemio.rd_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 122088 iomem_addr[21]
.sym 122213 soc.cpu.count_instr[39]
.sym 122214 soc.cpu.instr_rdinstrh
.sym 122215 soc.cpu.instr_rdinstr
.sym 122216 soc.cpu.count_instr[7]
.sym 122220 soc.cpu.count_instr[0]
.sym 122221 soc.cpu.count_instr[38]
.sym 122222 soc.cpu.instr_rdinstrh
.sym 122223 soc.cpu.instr_rdinstr
.sym 122224 soc.cpu.count_instr[6]
.sym 122227 soc.cpu.count_instr[1]
.sym 122228 soc.cpu.count_instr[0]
.sym 122237 soc.cpu.count_instr[45]
.sym 122238 soc.cpu.instr_rdinstrh
.sym 122239 soc.cpu.instr_rdinstr
.sym 122240 soc.cpu.count_instr[13]
.sym 122242 soc.cpu.count_instr[0]
.sym 122247 soc.cpu.count_instr[1]
.sym 122251 soc.cpu.count_instr[2]
.sym 122252 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 122255 soc.cpu.count_instr[3]
.sym 122256 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 122259 soc.cpu.count_instr[4]
.sym 122260 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 122263 soc.cpu.count_instr[5]
.sym 122264 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 122267 soc.cpu.count_instr[6]
.sym 122268 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 122271 soc.cpu.count_instr[7]
.sym 122272 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 122275 soc.cpu.count_instr[8]
.sym 122276 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 122279 soc.cpu.count_instr[9]
.sym 122280 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 122283 soc.cpu.count_instr[10]
.sym 122284 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 122287 soc.cpu.count_instr[11]
.sym 122288 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 122291 soc.cpu.count_instr[12]
.sym 122292 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 122295 soc.cpu.count_instr[13]
.sym 122296 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 122299 soc.cpu.count_instr[14]
.sym 122300 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 122303 soc.cpu.count_instr[15]
.sym 122304 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 122307 soc.cpu.count_instr[16]
.sym 122308 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 122311 soc.cpu.count_instr[17]
.sym 122312 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 122315 soc.cpu.count_instr[18]
.sym 122316 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 122319 soc.cpu.count_instr[19]
.sym 122320 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 122323 soc.cpu.count_instr[20]
.sym 122324 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 122327 soc.cpu.count_instr[21]
.sym 122328 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 122331 soc.cpu.count_instr[22]
.sym 122332 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 122335 soc.cpu.count_instr[23]
.sym 122336 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 122339 soc.cpu.count_instr[24]
.sym 122340 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 122343 soc.cpu.count_instr[25]
.sym 122344 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 122347 soc.cpu.count_instr[26]
.sym 122348 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 122351 soc.cpu.count_instr[27]
.sym 122352 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 122355 soc.cpu.count_instr[28]
.sym 122356 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 122359 soc.cpu.count_instr[29]
.sym 122360 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 122363 soc.cpu.count_instr[30]
.sym 122364 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 122367 soc.cpu.count_instr[31]
.sym 122368 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 122371 soc.cpu.count_instr[32]
.sym 122372 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[32]
.sym 122375 soc.cpu.count_instr[33]
.sym 122376 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[33]
.sym 122379 soc.cpu.count_instr[34]
.sym 122380 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[34]
.sym 122383 soc.cpu.count_instr[35]
.sym 122384 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[35]
.sym 122387 soc.cpu.count_instr[36]
.sym 122388 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[36]
.sym 122391 soc.cpu.count_instr[37]
.sym 122392 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[37]
.sym 122395 soc.cpu.count_instr[38]
.sym 122396 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[38]
.sym 122399 soc.cpu.count_instr[39]
.sym 122400 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[39]
.sym 122403 soc.cpu.count_instr[40]
.sym 122404 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[40]
.sym 122407 soc.cpu.count_instr[41]
.sym 122408 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[41]
.sym 122411 soc.cpu.count_instr[42]
.sym 122412 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[42]
.sym 122415 soc.cpu.count_instr[43]
.sym 122416 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[43]
.sym 122419 soc.cpu.count_instr[44]
.sym 122420 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[44]
.sym 122423 soc.cpu.count_instr[45]
.sym 122424 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[45]
.sym 122427 soc.cpu.count_instr[46]
.sym 122428 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[46]
.sym 122431 soc.cpu.count_instr[47]
.sym 122432 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[47]
.sym 122435 soc.cpu.count_instr[48]
.sym 122436 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[48]
.sym 122439 soc.cpu.count_instr[49]
.sym 122440 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[49]
.sym 122443 soc.cpu.count_instr[50]
.sym 122444 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[50]
.sym 122447 soc.cpu.count_instr[51]
.sym 122448 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[51]
.sym 122451 soc.cpu.count_instr[52]
.sym 122452 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[52]
.sym 122455 soc.cpu.count_instr[53]
.sym 122456 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[53]
.sym 122459 soc.cpu.count_instr[54]
.sym 122460 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[54]
.sym 122463 soc.cpu.count_instr[55]
.sym 122464 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[55]
.sym 122467 soc.cpu.count_instr[56]
.sym 122468 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[56]
.sym 122471 soc.cpu.count_instr[57]
.sym 122472 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[57]
.sym 122475 soc.cpu.count_instr[58]
.sym 122476 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[58]
.sym 122479 soc.cpu.count_instr[59]
.sym 122480 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[59]
.sym 122483 soc.cpu.count_instr[60]
.sym 122484 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[60]
.sym 122487 soc.cpu.count_instr[61]
.sym 122488 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[61]
.sym 122491 soc.cpu.count_instr[62]
.sym 122492 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[62]
.sym 122495 soc.cpu.count_instr[63]
.sym 122496 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[63]
.sym 122509 st7735.wstrb
.sym 122510 st7735.shifter[0]
.sym 122511 iomem_wdata[1]
.sym 122512 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 122529 st7735.wstrb
.sym 122530 st7735.bitcount[4]
.sym 122531 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 122532 st7735.bitcount_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 122538 st7735.bitcount[4]
.sym 122539 st7735.bitcount[3]
.sym 122540 st7735.bitcount[2]
.sym 122542 st7735.wstrb
.sym 122543 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 122544 st7735.bitcount_SB_DFFESR_Q_D[3]
.sym 122550 st7735.slow_clk.slow_cnt_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 122551 st7735.bitcount[1]
.sym 122552 st7735.bitcount[0]
.sym 122556 st7735.wstrb
.sym 122591 iomem_wdata[0]
.sym 122592 st7735.DC_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 122594 iomem_addr[16]
.sym 122595 soc.memory.rdata_1[30]
.sym 122596 soc.memory.rdata_0[30]
.sym 122601 soc.ram_ready
.sym 122602 iomem_addr[16]
.sym 122603 soc.memory.rdata_1[24]
.sym 122604 soc.memory.rdata_0[24]
.sym 122606 iomem_addr[16]
.sym 122607 soc.memory.rdata_1[19]
.sym 122608 soc.memory.rdata_0[19]
.sym 122617 soc.ram_ready
.sym 122618 iomem_addr[16]
.sym 122619 soc.memory.rdata_1[17]
.sym 122620 soc.memory.rdata_0[17]
.sym 123490 st7735.bitcount[0]
.sym 123494 st7735.bitcount[1]
.sym 123495 $PACKER_VCC_NET
.sym 123498 st7735.bitcount[2]
.sym 123499 $PACKER_VCC_NET
.sym 123500 st7735.bitcount_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 123502 st7735.bitcount[3]
.sym 123503 $PACKER_VCC_NET
.sym 123504 st7735.bitcount_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 123508 $nextpnr_ICESTORM_LC_19$I3
.sym 123516 st7735.bitcount[0]
.sym 123518 st7735.bitcount[1]
.sym 123519 $PACKER_VCC_NET
.sym 123520 st7735.bitcount[0]
.sym 123554 iomem_addr[16]
.sym 123555 soc.memory.rdata_1[26]
.sym 123556 soc.memory.rdata_0[26]
.sym 123558 iomem_addr[16]
.sym 123559 soc.memory.rdata_1[31]
.sym 123560 soc.memory.rdata_0[31]
.sym 123562 iomem_addr[16]
.sym 123563 soc.memory.rdata_1[29]
.sym 123564 soc.memory.rdata_0[29]
.sym 123567 soc.memory.wen[3]
.sym 123568 soc.memory.wen[2]
.sym 123570 iomem_addr[16]
.sym 123571 soc.memory.rdata_1[27]
.sym 123572 soc.memory.rdata_0[27]
.sym 123574 iomem_addr[16]
.sym 123575 soc.memory.rdata_1[16]
.sym 123576 soc.memory.rdata_0[16]
.sym 123578 iomem_addr[16]
.sym 123579 soc.memory.rdata_1[21]
.sym 123580 soc.memory.rdata_0[21]
.sym 123582 iomem_addr[16]
.sym 123583 soc.memory.rdata_1[20]
.sym 123584 soc.memory.rdata_0[20]
.sym 123590 iomem_addr[16]
.sym 123591 soc.memory.rdata_1[23]
.sym 123592 soc.memory.rdata_0[23]
.sym 123594 iomem_addr[16]
.sym 123595 soc.memory.rdata_1[25]
.sym 123596 soc.memory.rdata_0[25]
.sym 123606 iomem_addr[16]
.sym 123607 soc.memory.rdata_1[18]
.sym 123608 soc.memory.rdata_0[18]
.sym 123610 iomem_addr[16]
.sym 123611 soc.memory.rdata_1[22]
.sym 123612 soc.memory.rdata_0[22]
.sym 123614 iomem_addr[16]
.sym 123615 soc.memory.rdata_1[28]
.sym 123616 soc.memory.rdata_0[28]
