Verilator Statistics Report

Information:
  Verilator 4.220 2022-03-12 rev v4.220
  Arguments: --cc --exe --top-module SimTop +define+VERILATOR=1 +define+PRINTF_COND=1 +define+RANDOMIZE_REG_INIT +define+RANDOMIZE_MEM_INIT +define+RANDOMIZE_GARBAGE_ASSIGN +define+RANDOMIZE_DELAY=0 -Wno-STMTDLY -Wno-WIDTH -I/home/bryan/ZeroCPU/Difftest_Platform/oscpu-framework/projects/cpu_diff/build --x-assign unique -O3 -CFLAGS -std=c++11 -static -Wall -I/home/bryan/ZeroCPU/Difftest_Platform/oscpu-framework/libraries/difftest/src/test/csrc -I/home/bryan/ZeroCPU/Difftest_Platform/oscpu-framework/libraries/difftest/src/test/csrc/common -I/home/bryan/ZeroCPU/Difftest_Platform/oscpu-framework/libraries/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1 -LDFLAGS -lpthread -lSDL2 -ldl -lz --assert --stats-vars --output-split 30000 --output-split-cfuncs 30000 -o /home/bryan/ZeroCPU/Difftest_Platform/oscpu-framework/projects/cpu_diff/build/emu -Mdir /home/bryan/ZeroCPU/Difftest_Platform/oscpu-framework/projects/cpu_diff/build/emu-compile /home/bryan/ZeroCPU/Difftest_Platform/oscpu-framework/projects/cpu_diff/build/SimTop.v ./src/test/vsrc/common/difftest.v ./src/test/vsrc/common/ref.v ./src/test/vsrc/common/ram.v ./src/test/vsrc/common/assert.v ./src/test/vsrc/common/EICG_wrapper.v ./src/test/vsrc/common/SimJTAG.v /home/bryan/ZeroCPU/Difftest_Platform/oscpu-framework/libraries/difftest/src/test/csrc/difftest/spikedasm.cpp /home/bryan/ZeroCPU/Difftest_Platform/oscpu-framework/libraries/difftest/src/test/csrc/difftest/difftest.cpp /home/bryan/ZeroCPU/Difftest_Platform/oscpu-framework/libraries/difftest/src/test/csrc/difftest/goldenmem.cpp /home/bryan/ZeroCPU/Difftest_Platform/oscpu-framework/libraries/difftest/src/test/csrc/difftest/nemuproxy.cpp /home/bryan/ZeroCPU/Difftest_Platform/oscpu-framework/libraries/difftest/src/test/csrc/difftest/ref.cpp /home/bryan/ZeroCPU/Difftest_Platform/oscpu-framework/libraries/difftest/src/test/csrc/difftest/interface.cpp /home/bryan/ZeroCPU/Difftest_Platform/oscpu-framework/libraries/difftest/src/test/csrc/verilator/snapshot.cpp /home/bryan/ZeroCPU/Difftest_Platform/oscpu-framework/libraries/difftest/src/test/csrc/verilator/main.cpp /home/bryan/ZeroCPU/Difftest_Platform/oscpu-framework/libraries/difftest/src/test/csrc/verilator/emu.cpp /home/bryan/ZeroCPU/Difftest_Platform/oscpu-framework/libraries/difftest/src/test/csrc/vcs/main.cpp /home/bryan/ZeroCPU/Difftest_Platform/oscpu-framework/libraries/difftest/src/test/csrc/common/common.cpp /home/bryan/ZeroCPU/Difftest_Platform/oscpu-framework/libraries/difftest/src/test/csrc/common/keyboard.cpp /home/bryan/ZeroCPU/Difftest_Platform/oscpu-framework/libraries/difftest/src/test/csrc/common/sdcard.cpp /home/bryan/ZeroCPU/Difftest_Platform/oscpu-framework/libraries/difftest/src/test/csrc/common/flash.cpp /home/bryan/ZeroCPU/Difftest_Platform/oscpu-framework/libraries/difftest/src/test/csrc/common/ram.cpp /home/bryan/ZeroCPU/Difftest_Platform/oscpu-framework/libraries/difftest/src/test/csrc/common/uart.cpp /home/bryan/ZeroCPU/Difftest_Platform/oscpu-framework/libraries/difftest/src/test/csrc/common/vga.cpp /home/bryan/ZeroCPU/Difftest_Platform/oscpu-framework/libraries/difftest/src/test/csrc/common/SimJTAG.cpp /home/bryan/ZeroCPU/Difftest_Platform/oscpu-framework/libraries/difftest/src/test/csrc/common/device.cpp /home/bryan/ZeroCPU/Difftest_Platform/oscpu-framework/libraries/difftest/src/test/csrc/common/axi4.cpp /home/bryan/ZeroCPU/Difftest_Platform/oscpu-framework/libraries/difftest/src/test/csrc/common/compress.cpp /home/bryan/ZeroCPU/Difftest_Platform/oscpu-framework/libraries/difftest/src/test/csrc/common/remote_bitbang.cpp /home/bryan/ZeroCPU/Difftest_Platform/oscpu-framework/libraries/difftest/src/test/csrc/common/common.cpp /home/bryan/ZeroCPU/Difftest_Platform/oscpu-framework/libraries/difftest/src/test/csrc/common/keyboard.cpp /home/bryan/ZeroCPU/Difftest_Platform/oscpu-framework/libraries/difftest/src/test/csrc/common/sdcard.cpp /home/bryan/ZeroCPU/Difftest_Platform/oscpu-framework/libraries/difftest/src/test/csrc/common/flash.cpp /home/bryan/ZeroCPU/Difftest_Platform/oscpu-framework/libraries/difftest/src/test/csrc/common/ram.cpp /home/bryan/ZeroCPU/Difftest_Platform/oscpu-framework/libraries/difftest/src/test/csrc/common/uart.cpp /home/bryan/ZeroCPU/Difftest_Platform/oscpu-framework/libraries/difftest/src/test/csrc/common/vga.cpp /home/bryan/ZeroCPU/Difftest_Platform/oscpu-framework/libraries/difftest/src/test/csrc/common/SimJTAG.cpp /home/bryan/ZeroCPU/Difftest_Platform/oscpu-framework/libraries/difftest/src/test/csrc/common/device.cpp /home/bryan/ZeroCPU/Difftest_Platform/oscpu-framework/libraries/difftest/src/test/csrc/common/axi4.cpp /home/bryan/ZeroCPU/Difftest_Platform/oscpu-framework/libraries/difftest/src/test/csrc/common/compress.cpp /home/bryan/ZeroCPU/Difftest_Platform/oscpu-framework/libraries/difftest/src/test/csrc/common/remote_bitbang.cpp /home/bryan/ZeroCPU/Difftest_Platform/oscpu-framework/libraries/difftest/src/test/csrc/difftest/spikedasm.cpp /home/bryan/ZeroCPU/Difftest_Platform/oscpu-framework/libraries/difftest/src/test/csrc/difftest/difftest.cpp /home/bryan/ZeroCPU/Difftest_Platform/oscpu-framework/libraries/difftest/src/test/csrc/difftest/goldenmem.cpp /home/bryan/ZeroCPU/Difftest_Platform/oscpu-framework/libraries/difftest/src/test/csrc/difftest/nemuproxy.cpp /home/bryan/ZeroCPU/Difftest_Platform/oscpu-framework/libraries/difftest/src/test/csrc/difftest/ref.cpp /home/bryan/ZeroCPU/Difftest_Platform/oscpu-framework/libraries/difftest/src/test/csrc/difftest/interface.cpp

Global Statistics:

  Assertions, assert immediate statements                     0
  Assertions, assert non-immediate statements                 0
  Assertions, cover statements                                0
  Assertions, full/parallel case                              0
  ConstPool, Constants emitted                                0
  ConstPool, Tables emitted                                   0
  Optimizations, Cases complex                                0
  Optimizations, Cases parallelized                           0
  Optimizations, Clocker decomposed vectors                   0
  Optimizations, Clocker seen vectors                         0
  Optimizations, Combined CFuncs                              0
  Optimizations, Const bit op reduction                     605
  Optimizations, Const bit op reduction                       0
  Optimizations, Delayed shared-sets                          0
  Optimizations, Gate assign merged                           9
  Optimizations, Gate inputs replaced                      1196
  Optimizations, Gate sigs deduped                            0
  Optimizations, Gate sigs deleted                         1056
  Optimizations, Inline unsupported                           0
  Optimizations, Inlined instances                           75
  Optimizations, Lifetime assign deletions                    0
  Optimizations, Lifetime constant prop                       0
  Optimizations, Lifetime postassign deletions               80
  Optimizations, MergeCond longest merge                      8
  Optimizations, MergeCond merged items                      80
  Optimizations, MergeCond merges                            26
  Optimizations, Prelim extracted value to ConstPool          0
  Optimizations, Reloop iterations                            0
  Optimizations, Reloops                                      0
  Optimizations, Split always                                23
  Optimizations, Substituted temps                            2
  Optimizations, Tables created                               0
  Optimizations, Unrolled Iterations                          0
  Optimizations, Unrolled Loops                               0
  Optimizations, Vars localized                              31
  Optimizations, expand limited                               0
  Optimizations, expand wide words                            0
  Optimizations, expand wides                                 0
  Optimizations, isolate_assignments blocks                   0
  SplitVar, Split packed variables                            0
  SplitVar, Split unpacked arrays                             0
  Tristate, Tristate resolved nets                            0
  Unknowns, variables created                                 0
  Warnings, Suppressed ASSIGNDLY                              6
  Warnings, Suppressed DECLFILENAME                           3
  Warnings, Suppressed EOFNEWLINE                             1
  Warnings, Suppressed PINMISSING                             2
  Warnings, Suppressed UNDRIVEN                               5
  Warnings, Suppressed UNUSED                                70
  Warnings, Suppressed WIDTH                                  2

Performance Statistics:

  Stage, Elapsed time (sec), 001_cells                 0.000000
  Stage, Elapsed time (sec), 002_linkparse             0.001363
  Stage, Elapsed time (sec), 003_linkdot               0.002484
  Stage, Elapsed time (sec), 004_linkresolve           0.000257
  Stage, Elapsed time (sec), 005_linklvalue            0.000149
  Stage, Elapsed time (sec), 006_linkjump              0.000138
  Stage, Elapsed time (sec), 007_linkinc               0.000149
  Stage, Elapsed time (sec), 008_param                 0.001185
  Stage, Elapsed time (sec), 009_linkdotparam          0.001251
  Stage, Elapsed time (sec), 010_deadModules           0.000255
  Stage, Elapsed time (sec), 011_width                 0.001401
  Stage, Elapsed time (sec), 012_widthcommit           0.000385
  Stage, Elapsed time (sec), 013_const                 0.000188
  Stage, Elapsed time (sec), 014_assertpre             0.000832
  Stage, Elapsed time (sec), 015_assert                0.000106
  Stage, Elapsed time (sec), 016_wraptop               0.000022
  Stage, Elapsed time (sec), 017_const                 0.000336
  Stage, Elapsed time (sec), 018_split_var             0.000205
  Stage, Elapsed time (sec), 019_split_var             0.000027
  Stage, Elapsed time (sec), 020_dearray               0.000125
  Stage, Elapsed time (sec), 021_linkdot               0.001797
  Stage, Elapsed time (sec), 022_begin                 0.000255
  Stage, Elapsed time (sec), 023_tristate              0.000779
  Stage, Elapsed time (sec), 024_unknown               0.000249
  Stage, Elapsed time (sec), 025_inline                0.004590
  Stage, Elapsed time (sec), 026_linkdot               0.001649
  Stage, Elapsed time (sec), 027_const                 0.000804
  Stage, Elapsed time (sec), 028_deadDtypes            0.000386
  Stage, Elapsed time (sec), 029_inst                  0.000080
  Stage, Elapsed time (sec), 030_const                 0.000356
  Stage, Elapsed time (sec), 031_scope                 0.003818
  Stage, Elapsed time (sec), 032_linkdot               0.001239
  Stage, Elapsed time (sec), 033_class                 0.000095
  Stage, Elapsed time (sec), 034_const                 0.000183
  Stage, Elapsed time (sec), 035_deadDtypesScoped      0.000321
  Stage, Elapsed time (sec), 036_case                  0.000197
  Stage, Elapsed time (sec), 037_task                  0.000835
  Stage, Elapsed time (sec), 038_name                  0.000541
  Stage, Elapsed time (sec), 039_unroll                0.000199
  Stage, Elapsed time (sec), 040_slice                 0.000208
  Stage, Elapsed time (sec), 041_const                 0.000241
  Stage, Elapsed time (sec), 042_life                  0.001118
  Stage, Elapsed time (sec), 043_table                 0.000310
  Stage, Elapsed time (sec), 044_const                 0.000325
  Stage, Elapsed time (sec), 045_deadDtypesScoped      0.000397
  Stage, Elapsed time (sec), 046_active                0.000222
  Stage, Elapsed time (sec), 047_split                 0.000502
  Stage, Elapsed time (sec), 048_splitas               0.000183
  Stage, Elapsed time (sec), 049_gate                  0.005577
  Stage, Elapsed time (sec), 050_const                 0.000358
  Stage, Elapsed time (sec), 051_deadAllScoped         0.000470
  Stage, Elapsed time (sec), 052_reorder               0.000204
  Stage, Elapsed time (sec), 053_delayed               0.000279
  Stage, Elapsed time (sec), 054_activetop             0.000458
  Stage, Elapsed time (sec), 055_order                 0.003575
  Stage, Elapsed time (sec), 056_genclk                0.000379
  Stage, Elapsed time (sec), 057_clock                 0.000200
  Stage, Elapsed time (sec), 058_const                 0.000270
  Stage, Elapsed time (sec), 059_life                  0.000242
  Stage, Elapsed time (sec), 060_life_post             0.000600
  Stage, Elapsed time (sec), 061_const                 0.000279
  Stage, Elapsed time (sec), 062_deadAllScoped         0.000378
  Stage, Elapsed time (sec), 063_changed               0.000046
  Stage, Elapsed time (sec), 064_localize              0.001145
  Stage, Elapsed time (sec), 065_descope               0.000243
  Stage, Elapsed time (sec), 066_combine               0.000432
  Stage, Elapsed time (sec), 067_const                 0.000245
  Stage, Elapsed time (sec), 068_deadAll               0.000220
  Stage, Elapsed time (sec), 069_clean                 0.000449
  Stage, Elapsed time (sec), 070_premit                0.000324
  Stage, Elapsed time (sec), 071_expand                0.000410
  Stage, Elapsed time (sec), 072_const_cpp             0.001351
  Stage, Elapsed time (sec), 073_subst                 0.000139
  Stage, Elapsed time (sec), 074_const_cpp             0.000526
  Stage, Elapsed time (sec), 075_deadAll               0.000199
  Stage, Elapsed time (sec), 076_merge_cond            0.000165
  Stage, Elapsed time (sec), 077_reloop                0.000055
  Stage, Elapsed time (sec), 078_depth                 0.000124
  Stage, Elapsed time (sec), 079_cast                  0.000341
  Stage, Elapsed time (sec), 080_common                0.000042
  Stage, Elapsed time (sec), 081_variableorder         0.000028
  Stage, Elapsed time (sec), 082_cuse                  0.000156
  Stage, Elapsed time (sec), 083_emit                  0.009565
  Stage, Memory (MB), 001_cells                       20.968750
  Stage, Memory (MB), 002_linkparse                   20.968750
  Stage, Memory (MB), 003_linkdot                     21.968750
  Stage, Memory (MB), 004_linkresolve                 21.968750
  Stage, Memory (MB), 005_linklvalue                  21.968750
  Stage, Memory (MB), 006_linkjump                    21.968750
  Stage, Memory (MB), 007_linkinc                     21.968750
  Stage, Memory (MB), 008_param                       22.660156
  Stage, Memory (MB), 009_linkdotparam                22.660156
  Stage, Memory (MB), 010_deadModules                 22.660156
  Stage, Memory (MB), 011_width                       22.660156
  Stage, Memory (MB), 012_widthcommit                 22.660156
  Stage, Memory (MB), 013_const                       22.660156
  Stage, Memory (MB), 014_assertpre                   22.660156
  Stage, Memory (MB), 015_assert                      22.660156
  Stage, Memory (MB), 016_wraptop                     22.660156
  Stage, Memory (MB), 017_const                       22.660156
  Stage, Memory (MB), 018_split_var                   22.660156
  Stage, Memory (MB), 019_split_var                   22.660156
  Stage, Memory (MB), 020_dearray                     22.660156
  Stage, Memory (MB), 021_linkdot                     22.660156
  Stage, Memory (MB), 022_begin                       22.660156
  Stage, Memory (MB), 023_tristate                    22.660156
  Stage, Memory (MB), 024_unknown                     22.660156
  Stage, Memory (MB), 025_inline                      22.660156
  Stage, Memory (MB), 026_linkdot                     22.660156
  Stage, Memory (MB), 027_const                       22.660156
  Stage, Memory (MB), 028_deadDtypes                  22.660156
  Stage, Memory (MB), 029_inst                        22.660156
  Stage, Memory (MB), 030_const                       22.660156
  Stage, Memory (MB), 031_scope                       24.660156
  Stage, Memory (MB), 032_linkdot                     24.660156
  Stage, Memory (MB), 033_class                       24.660156
  Stage, Memory (MB), 034_const                       24.660156
  Stage, Memory (MB), 035_deadDtypesScoped            24.660156
  Stage, Memory (MB), 036_case                        24.660156
  Stage, Memory (MB), 037_task                        24.660156
  Stage, Memory (MB), 038_name                        24.660156
  Stage, Memory (MB), 039_unroll                      24.660156
  Stage, Memory (MB), 040_slice                       24.660156
  Stage, Memory (MB), 041_const                       24.660156
  Stage, Memory (MB), 042_life                        24.660156
  Stage, Memory (MB), 043_table                       24.660156
  Stage, Memory (MB), 044_const                       24.660156
  Stage, Memory (MB), 045_deadDtypesScoped            24.660156
  Stage, Memory (MB), 046_active                      24.660156
  Stage, Memory (MB), 047_split                       24.660156
  Stage, Memory (MB), 048_splitas                     24.660156
  Stage, Memory (MB), 049_gate                        24.660156
  Stage, Memory (MB), 050_const                       24.660156
  Stage, Memory (MB), 051_deadAllScoped               24.660156
  Stage, Memory (MB), 052_reorder                     24.660156
  Stage, Memory (MB), 053_delayed                     24.660156
  Stage, Memory (MB), 054_activetop                   24.660156
  Stage, Memory (MB), 055_order                       25.660156
  Stage, Memory (MB), 056_genclk                      25.660156
  Stage, Memory (MB), 057_clock                       25.660156
  Stage, Memory (MB), 058_const                       25.660156
  Stage, Memory (MB), 059_life                        25.660156
  Stage, Memory (MB), 060_life_post                   25.660156
  Stage, Memory (MB), 061_const                       25.660156
  Stage, Memory (MB), 062_deadAllScoped               25.660156
  Stage, Memory (MB), 063_changed                     25.660156
  Stage, Memory (MB), 064_localize                    25.660156
  Stage, Memory (MB), 065_descope                     25.660156
  Stage, Memory (MB), 066_combine                     25.660156
  Stage, Memory (MB), 067_const                       25.660156
  Stage, Memory (MB), 068_deadAll                     25.660156
  Stage, Memory (MB), 069_clean                       25.660156
  Stage, Memory (MB), 070_premit                      25.660156
  Stage, Memory (MB), 071_expand                      25.660156
  Stage, Memory (MB), 072_const_cpp                   25.660156
  Stage, Memory (MB), 073_subst                       25.660156
  Stage, Memory (MB), 074_const_cpp                   25.660156
  Stage, Memory (MB), 075_deadAll                     25.660156
  Stage, Memory (MB), 076_merge_cond                  25.660156
  Stage, Memory (MB), 077_reloop                      25.660156
  Stage, Memory (MB), 078_depth                       25.660156
  Stage, Memory (MB), 079_cast                        25.660156
  Stage, Memory (MB), 080_common                      25.660156
  Stage, Memory (MB), 081_variableorder               25.660156
  Stage, Memory (MB), 082_cuse                        25.660156
  Stage, Memory (MB), 083_emit                        25.660156

Stage Statistics:
  Stat                                                                                Link       PreOrder   Scoped     Final      Final_Fast
  --------                                                                            -------    -------    -------    -------    -------  

  Branch prediction,                                                                       33         22         24         42         34
  Branch prediction, VL_UNLIKELY                                                                                             5          1

  Instruction count, TOTAL                                                               8346      14880      14360      12413       6681
  Instruction count, fast critical                                                          0       3678      10330       9278       6611

  Node count, ACTIVE                                                                                  97
  Node count, ADD                                                                          10         11         11         11          7
  Node count, ALWAYS                                                                       38        115
  Node count, ALWAYSPOST                                                                               1
  Node count, AND                                                                         133        270        274        538        280
  Node count, ARG                                                                         220
  Node count, ARRAYSEL                                                                                98         98         98         85
  Node count, ASSIGN                                                                       71         78         80        100         52
  Node count, ASSIGNDLY                                                                    72        112        112        152         84
  Node count, ASSIGNPOST                                                                              91         11         16         11
  Node count, ASSIGNPRE                                                                               92         12         12         12
  Node count, ASSIGNW                                                                     300        136        136        144         66
  Node count, ATTROF                                                                      260
  Node count, BASICDTYPE                                                                 1151         47         47         55
  Node count, BEGIN                                                                        71
  Node count, CCALL                                                                                   26         32         32         19
  Node count, CCAST                                                                                                        852        488
  Node count, CELL                                                                         74          1          1          1
  Node count, CFILE                                                                                                         16
  Node count, CFUNC                                                                                   34         44         47         19
  Node count, CMATH                                                                                   10         10         10          1
  Node count, CONCAT                                                                       94        144        144
  Node count, COND                                                                        183        286        286        226        137
  Node count, CONST                                                                      2056       2164       2164       1346        762
  Node count, CONSTPOOL                                                                     1          1          1          1
  Node count, CRESET                                                                                                       160
  Node count, CSTMT                                                                                  440        440        444        227
  Node count, CUSE                                                                                                           1
  Node count, DISPLAY                                                                       1          1          1          1          1
  Node count, EQ                                                                          134        395        395        236        122
  Node count, EXTEND                                                                                  57         57
  Node count, FUNC                                                                          4
  Node count, FUNCREF                                                                       4
  Node count, GT                                                                                      20         20         16          4
  Node count, GTE                                                                           3          4          4          4          2
  Node count, GTES                                                                                     2          2          2          1
  Node count, IF                                                                           33         22         24         47         35
  Node count, INITIAL                                                                      10          8
  Node count, LOGAND                                                                        3
  Node count, LOGNOT                                                                        3
  Node count, LOGOR                                                                         3
  Node count, LT                                                                            8          2          2          2          1
  Node count, LTE                                                                                      4          4          4          2
  Node count, LTS                                                                                      2          2          2          1
  Node count, MODULE                                                                       28          2          2          2
  Node count, NEGATE                                                                                                        20         12
  Node count, NEQ                                                                          29         46         46         56         32
  Node count, NETLIST                                                                       1          1          1          1
  Node count, NOT                                                                          57         51         55         55         33
  Node count, OR                                                                          115        194        194        310        168
  Node count, PACKAGE                                                                       1          1          1          1
  Node count, PARSEREF                                                                    180
  Node count, PIN                                                                         687
  Node count, PORT                                                                        128
  Node count, RAND                                                                          1
  Node count, RANGE                                                                       570          4          4          4
  Node count, REPLICATE                                                                    66         20         20
  Node count, SCOPE                                                                         1          3          3          3
  Node count, SEL                                                                                    641        641
  Node count, SELBIT                                                                      191
  Node count, SELEXTRACT                                                                   70
  Node count, SENITEM                                                                      35          5
  Node count, SENTREE                                                                      35          5
  Node count, SFORMATF                                                                      1          1          1          1          1
  Node count, SHIFTL                                                                        9         32         32        157         83
  Node count, SHIFTR                                                                        7         13         13        111         63
  Node count, SHIFTRS                                                                       2          4          4          4          2
  Node count, SIGNED                                                                        6
  Node count, SUB                                                                           7          5          5          5          3
  Node count, TASK                                                                         13
  Node count, TASKREF                                                                      12
  Node count, TEXT                                                                                   454        454        458        229
  Node count, TOPSCOPE                                                                                 1          1          1
  Node count, TYPETABLE                                                                     1          1          1          1
  Node count, UNPACKARRAYDTYPE                                                              4          4          4          4
  Node count, VAR                                                                        1122        717        638        655        258
  Node count, VARREF                                                                     2262       2138       1828       1882        968
  Node count, VARSCOPE                                                                               496        417
  Node count, VARXREF                                                                     113
  Node count, XOR                                                                           1          2          2          2          1

  Node pairs, ACTIVE_ALWAYS                                                                            2
  Node pairs, ACTIVE_ALWAYSPOST                                                                        1
  Node pairs, ACTIVE_ASSIGNPRE                                                                        91
  Node pairs, ACTIVE_ASSIGNW                                                                           2
  Node pairs, ACTIVE_INITIAL                                                                           1
  Node pairs, ADD_CCAST                                                                                                      3          2
  Node pairs, ADD_COND                                                                                 4          4          4          2
  Node pairs, ADD_CONST                                                                     8          8          8          7          5
  Node pairs, ADD_EXTEND                                                                               1          1
  Node pairs, ADD_REPLICATE                                                                 1
  Node pairs, ADD_VARREF                                                                   11          9          9          8          5
  Node pairs, ALWAYSPOST_IF                                                                            1
  Node pairs, ALWAYS_ASSIGN                                                                           22
  Node pairs, ALWAYS_ASSIGNDLY                                                                        67
  Node pairs, ALWAYS_BEGIN                                                                 38
  Node pairs, ALWAYS_CCALL                                                                             8
  Node pairs, ALWAYS_IF                                                                               18
  Node pairs, ALWAYS_SENTREE                                                               35
  Node pairs, AND_ADD                                                                                                        1          1
  Node pairs, AND_AND                                                                      28         61         61         21         12
  Node pairs, AND_CCAST                                                                                                    217        122
  Node pairs, AND_CMATH                                                                                                      6
  Node pairs, AND_CONCAT                                                                               6          6
  Node pairs, AND_COND                                                                      1                                2          1
  Node pairs, AND_CONST                                                                     9          1          1        427        216
  Node pairs, AND_EQ                                                                       27        302        302         32         18
  Node pairs, AND_GT                                                                                   4          4          2
  Node pairs, AND_GTE                                                                                  2          2          2          1
  Node pairs, AND_LT                                                                        2
  Node pairs, AND_LTE                                                                                  4          4          4          2
  Node pairs, AND_NEGATE                                                                                                     3          3
  Node pairs, AND_NEQ                                                                       7         12         12         12          5
  Node pairs, AND_NOT                                                                      14         47         51         53         32
  Node pairs, AND_OR                                                                        1         21         21         28         16
  Node pairs, AND_REPLICATE                                                                 7          3          3
  Node pairs, AND_SEL                                                                                 18         18
  Node pairs, AND_SELBIT                                                                    5
  Node pairs, AND_SHIFTL                                                                                                    26         13
  Node pairs, AND_SHIFTR                                                                                                    31         17
  Node pairs, AND_VARREF                                                                  163         59         63        209        101
  Node pairs, AND_VARXREF                                                                   2
  Node pairs, ARG_CONST                                                                     1
  Node pairs, ARG_PARSEREF                                                                107
  Node pairs, ARG_REPLICATE                                                                 2
  Node pairs, ARG_SHIFTR                                                                    2
  Node pairs, ARG_VARREF                                                                  108
  Node pairs, ARRAYSEL_CONST                                                                          95         95         95         84
  Node pairs, ARRAYSEL_VARREF                                                                        101        101        101         86
  Node pairs, ASSIGNDLY_ADD                                                                 8          5          5          4          1
  Node pairs, ASSIGNDLY_AND                                                                           11         11         17         15
  Node pairs, ASSIGNDLY_ARRAYSEL                                                                                             6          6
  Node pairs, ASSIGNDLY_CONCAT                                                                         2          2
  Node pairs, ASSIGNDLY_COND                                                                          49         49         24         22
  Node pairs, ASSIGNDLY_CONST                                                              19         18         18         53         16
  Node pairs, ASSIGNDLY_EQ                                                                  1          1          1          1
  Node pairs, ASSIGNDLY_EXTEND                                                                         1          1
  Node pairs, ASSIGNDLY_FUNCREF                                                             2
  Node pairs, ASSIGNDLY_OR                                                                  3          1          1          3          2
  Node pairs, ASSIGNDLY_PARSEREF                                                           10
  Node pairs, ASSIGNDLY_REPLICATE                                                           3
  Node pairs, ASSIGNDLY_SEL                                                                            1          1
  Node pairs, ASSIGNDLY_SELBIT                                                              1
  Node pairs, ASSIGNDLY_SELEXTRACT                                                          1
  Node pairs, ASSIGNDLY_SHIFTR                                                                                               1          1
  Node pairs, ASSIGNDLY_VARREF                                                             82        135        135        195        105
  Node pairs, ASSIGNDLY_VARXREF                                                            14
  Node pairs, ASSIGNPOST_VARREF                                                                      182         22         32         22
  Node pairs, ASSIGNPRE_CONST                                                                          1          1          1          1
  Node pairs, ASSIGNPRE_VARREF                                                                       183         23         23         23
  Node pairs, ASSIGNW_ADD                                                                   2          2          2          2          1
  Node pairs, ASSIGNW_AND                                                                  64         34         34         22         11
  Node pairs, ASSIGNW_ARRAYSEL                                                                        18         18         18          9
  Node pairs, ASSIGNW_CCAST                                                                                                 12          6
  Node pairs, ASSIGNW_CONCAT                                                                          16         16
  Node pairs, ASSIGNW_COND                                                                 82         38         38         37         18
  Node pairs, ASSIGNW_CONST                                                                10                               12
  Node pairs, ASSIGNW_EQ                                                                   42
  Node pairs, ASSIGNW_FUNCREF                                                               1
  Node pairs, ASSIGNW_LOGAND                                                                1
  Node pairs, ASSIGNW_OR                                                                   17         18         18         30         15
  Node pairs, ASSIGNW_PARSEREF                                                             12
  Node pairs, ASSIGNW_RAND                                                                  1
  Node pairs, ASSIGNW_REPLICATE                                                            18
  Node pairs, ASSIGNW_SEL                                                                              8          8
  Node pairs, ASSIGNW_SELBIT                                                                9
  Node pairs, ASSIGNW_SELEXTRACT                                                           22
  Node pairs, ASSIGNW_SHIFTL                                                                9
  Node pairs, ASSIGNW_SHIFTR                                                                5          6          6          6          3
  Node pairs, ASSIGNW_SHIFTRS                                                               2
  Node pairs, ASSIGNW_SUB                                                                   1
  Node pairs, ASSIGNW_VARREF                                                              301        132        132        149         69
  Node pairs, ASSIGNW_XOR                                                                   1
  Node pairs, ASSIGN_AND                                                                               6          6         11          2
  Node pairs, ASSIGN_ARRAYSEL                                                                         34         34         34         34
  Node pairs, ASSIGN_CMATH                                                                             6          6          4          1
  Node pairs, ASSIGN_CONCAT                                                                            1          1
  Node pairs, ASSIGN_COND                                                                             16         16          4          2
  Node pairs, ASSIGN_CONST                                                                 45         35         35         51         38
  Node pairs, ASSIGN_FUNCREF                                                                1
  Node pairs, ASSIGN_LOGNOT                                                                 1
  Node pairs, ASSIGN_LOGOR                                                                  1
  Node pairs, ASSIGN_OR                                                                                                      4          2
  Node pairs, ASSIGN_PARSEREF                                                               4
  Node pairs, ASSIGN_SEL                                                                               4          4
  Node pairs, ASSIGN_SELBIT                                                                33
  Node pairs, ASSIGN_SUB                                                                    2
  Node pairs, ASSIGN_VARREF                                                                47         54         58         92         25
  Node pairs, ASSIGN_VARXREF                                                                8
  Node pairs, ATTROF_VARREF                                                               217
  Node pairs, ATTROF_VARXREF                                                               43
  Node pairs, BASICDTYPE_RANGE                                                            566
  Node pairs, BEGIN_ASSIGN                                                                  9
  Node pairs, BEGIN_ASSIGNDLY                                                              27
  Node pairs, BEGIN_IF                                                                     23
  Node pairs, BEGIN_TASKREF                                                                12
  Node pairs, CCALL_CONST                                                                              8          8          8          7
  Node pairs, CCALL_SHIFTR                                                                             1          1          1          1
  Node pairs, CCAST_AND                                                                                                     28         16
  Node pairs, CCAST_ARRAYSEL                                                                                                 3          2
  Node pairs, CCAST_CCAST                                                                                                   73         38
  Node pairs, CCAST_COND                                                                                                     2          1
  Node pairs, CCAST_CONST                                                                                                    1          1
  Node pairs, CCAST_EQ                                                                                                     113         56
  Node pairs, CCAST_GTE                                                                                                      2          1
  Node pairs, CCAST_GTES                                                                                                     2          1
  Node pairs, CCAST_LT                                                                                                       2          1
  Node pairs, CCAST_LTS                                                                                                      2          1
  Node pairs, CCAST_NEGATE                                                                                                   5          3
  Node pairs, CCAST_NEQ                                                                                                     10          8
  Node pairs, CCAST_OR                                                                                                       8          4
  Node pairs, CCAST_SHIFTL                                                                                                   2          1
  Node pairs, CCAST_SHIFTR                                                                                                  51         27
  Node pairs, CCAST_SHIFTRS                                                                                                  2          1
  Node pairs, CCAST_VARREF                                                                                                 546        326
  Node pairs, CELL_PIN                                                                    132
  Node pairs, CFUNC_ASSIGN                                                                                        4          4          1
  Node pairs, CFUNC_ASSIGNPRE                                                                                     1          1          1
  Node pairs, CFUNC_ASSIGNW                                                                                       2          2          1
  Node pairs, CFUNC_CCALL                                                                                         1          1
  Node pairs, CFUNC_CRESET                                                                                                   1
  Node pairs, CFUNC_CSTMT                                                                             17         17         17          8
  Node pairs, CFUNC_IF                                                                                            2          3          2
  Node pairs, CFUNC_VAR                                                                               34         34         37         18
  Node pairs, CMATH_TEXT                                                                              10         10         10          1
  Node pairs, CONCAT_AND                                                                    4         52         52
  Node pairs, CONCAT_CONCAT                                                                51         98         98
  Node pairs, CONCAT_COND                                                                   2         10         10
  Node pairs, CONCAT_CONST                                                                 12         15         15
  Node pairs, CONCAT_EQ                                                                     1         12         12
  Node pairs, CONCAT_EXTEND                                                                            4          4
  Node pairs, CONCAT_GTE                                                                    2
  Node pairs, CONCAT_LT                                                                     2
  Node pairs, CONCAT_NEQ                                                                    5          6          6
  Node pairs, CONCAT_OR                                                                    10         30         30
  Node pairs, CONCAT_REPLICATE                                                             19         17         17
  Node pairs, CONCAT_SEL                                                                              35         35
  Node pairs, CONCAT_SELBIT                                                                 4
  Node pairs, CONCAT_SELEXTRACT                                                            19
  Node pairs, CONCAT_VARREF                                                                56          9          9
  Node pairs, CONCAT_VARXREF                                                                1
  Node pairs, COND_ADD                                                                                 4          4          4          4
  Node pairs, COND_AND                                                                     13         29         29        134         72
  Node pairs, COND_ARRAYSEL                                                                            8          8          2
  Node pairs, COND_CCAST                                                                                                   106         68
  Node pairs, COND_CONCAT                                                                             19         19
  Node pairs, COND_COND                                                                    97        156        156        138         83
  Node pairs, COND_CONST                                                                  117        147        147         87         57
  Node pairs, COND_EQ                                                                      34         22         22         22         14
  Node pairs, COND_EXTEND                                                                             31         31
  Node pairs, COND_GT                                                                                 16         16          2          1
  Node pairs, COND_GTE                                                                      1
  Node pairs, COND_NEQ                                                                     14         11         11         11          7
  Node pairs, COND_OR                                                                      12         37         37         34         24
  Node pairs, COND_PARSEREF                                                                 3
  Node pairs, COND_REPLICATE                                                               10
  Node pairs, COND_SEL                                                                               109        109
  Node pairs, COND_SELBIT                                                                  57
  Node pairs, COND_SELEXTRACT                                                               7
  Node pairs, COND_SHIFTL                                                                             14         14         14          7
  Node pairs, COND_SHIFTR                                                                              2          2          2          1
  Node pairs, COND_SHIFTRS                                                                             2          2          2          1
  Node pairs, COND_SUB                                                                      1          2          2          2          1
  Node pairs, COND_VARREF                                                                 183        247        247        116         70
  Node pairs, COND_XOR                                                                                 2          2          2          1
  Node pairs, CONSTPOOL_MODULE                                                              1          1          1          1
  Node pairs, CRESET_VARREF                                                                                                160
  Node pairs, CSTMT_TEXT                                                                             440        440        444        227
  Node pairs, DISPLAY_SFORMATF                                                              1          1          1          1          1
  Node pairs, EQ_AND                                                                                                       195         98
  Node pairs, EQ_CCAST                                                                                                      32         16
  Node pairs, EQ_CONST                                                                    126        384        384        225        116
  Node pairs, EQ_PARSEREF                                                                   3
  Node pairs, EQ_SEL                                                                                 361        361
  Node pairs, EQ_SELEXTRACT                                                                14
  Node pairs, EQ_SHIFTR                                                                                                      7          7
  Node pairs, EQ_VARREF                                                                   124         45         45         13          7
  Node pairs, EQ_VARXREF                                                                    1
  Node pairs, EXTEND_ARRAYSEL                                                                          1          1
  Node pairs, EXTEND_CONCAT                                                                            2          2
  Node pairs, EXTEND_COND                                                                              2          2
  Node pairs, EXTEND_EQ                                                                                2          2
  Node pairs, EXTEND_GTE                                                                               2          2
  Node pairs, EXTEND_GTES                                                                              2          2
  Node pairs, EXTEND_LT                                                                                2          2
  Node pairs, EXTEND_LTS                                                                               2          2
  Node pairs, EXTEND_NEQ                                                                               2          2
  Node pairs, EXTEND_SEL                                                                              34         34
  Node pairs, EXTEND_SHIFTR                                                                            2          2
  Node pairs, EXTEND_SHIFTRS                                                                           2          2
  Node pairs, EXTEND_VARREF                                                                            2          2
  Node pairs, FUNCREF_ARG                                                                   4
  Node pairs, FUNC_VAR                                                                      8
  Node pairs, GTES_VARREF                                                                              4          4          4          2
  Node pairs, GTE_SIGNED                                                                    2
  Node pairs, GTE_VARREF                                                                    4          8          8          8          4
  Node pairs, GT_CONST                                                                                20         20         16          4
  Node pairs, GT_VARREF                                                                               20         20         16          4
  Node pairs, IF_AND                                                                       10          6         10         22          6
  Node pairs, IF_ASSIGN                                                                                3          3         15          6
  Node pairs, IF_ASSIGNDLY                                                                  9         18         18         40         21
  Node pairs, IF_ASSIGNW                                                                                                    10          2
  Node pairs, IF_BEGIN                                                                     33
  Node pairs, IF_CCALL                                                                                 1          3          3          3
  Node pairs, IF_CSTMT                                                                                                       4
  Node pairs, IF_DISPLAY                                                                    1          1          1          1          1
  Node pairs, IF_EQ                                                                        22          4          4          4          2
  Node pairs, IF_GT                                                                                                         12          3
  Node pairs, IF_IF                                                                         7          3          3          3          2
  Node pairs, IF_LOGAND                                                                     2
  Node pairs, IF_LOGNOT                                                                     2
  Node pairs, IF_LOGOR                                                                      2
  Node pairs, IF_LT                                                                         4
  Node pairs, IF_NEQ                                                                        2          2          2          2          1
  Node pairs, IF_NOT                                                                        2          4          4
  Node pairs, IF_OR                                                                         2                                8          4
  Node pairs, IF_PARSEREF                                                                  14
  Node pairs, IF_VARREF                                                                     4         28         28         46         19
  Node pairs, INITIAL_ASSIGN                                                               10          8
  Node pairs, LOGAND_PARSEREF                                                               6
  Node pairs, LOGNOT_PARSEREF                                                               3
  Node pairs, LOGOR_PARSEREF                                                                6
  Node pairs, LTE_CONST                                                                                4          4          4          2
  Node pairs, LTE_VARREF                                                                               4          4          4          2
  Node pairs, LTS_VARREF                                                                               4          4          4          2
  Node pairs, LT_CONST                                                                      6
  Node pairs, LT_SIGNED                                                                     2
  Node pairs, LT_VARREF                                                                     8          4          4          4          2
  Node pairs, MODULE_PORT                                                                   8
  Node pairs, MODULE_SCOPE                                                                  1          1          1          1
  Node pairs, MODULE_VAR                                                                   19          1          1          1
  Node pairs, NEGATE_CCAST                                                                                                  20         12
  Node pairs, NEQ_AND                                                                                                       10          8
  Node pairs, NEQ_ARRAYSEL                                                                             1          1          1
  Node pairs, NEQ_CCAST                                                                                                     32         16
  Node pairs, NEQ_CONST                                                                    27         42         42         52         30
  Node pairs, NEQ_SELBIT                                                                    1
  Node pairs, NEQ_VARREF                                                                   28         49         49         17         10
  Node pairs, NEQ_VARXREF                                                                   2
  Node pairs, NETLIST_CFILE                                                                                                  1
  Node pairs, NETLIST_MODULE                                                                1          1          1          1
  Node pairs, NETLIST_TYPETABLE                                                             1          1          1          1
  Node pairs, NOT_AND                                                                                  4          4          4          2
  Node pairs, NOT_CCAST                                                                                                     42         23
  Node pairs, NOT_OR                                                                                   6          6          6          6
  Node pairs, NOT_SEL                                                                                  2          2
  Node pairs, NOT_SHIFTR                                                                                                     2          1
  Node pairs, NOT_VARREF                                                                   57         39         43          1          1
  Node pairs, OR_AND                                                                        3         67         67         41         20
  Node pairs, OR_CCAST                                                                                                     214        127
  Node pairs, OR_COND                                                                                                        3          2
  Node pairs, OR_EQ                                                                         7         52         52         52         26
  Node pairs, OR_NEQ                                                                        1         13         13         18          9
  Node pairs, OR_OR                                                                        29         81         81        163         82
  Node pairs, OR_PARSEREF                                                                   2
  Node pairs, OR_SEL                                                                                  36         36
  Node pairs, OR_SELBIT                                                                    17
  Node pairs, OR_SHIFTL                                                                                                    115         62
  Node pairs, OR_SHIFTR                                                                                                      8          4
  Node pairs, OR_VARREF                                                                   171        139        139          6          4
  Node pairs, PACKAGE_SCOPE                                                                            1          1          1
  Node pairs, PACKAGE_TASK                                                                  1
  Node pairs, PIN_AND                                                                      11
  Node pairs, PIN_CONST                                                                   120
  Node pairs, PIN_NOT                                                                      41
  Node pairs, PIN_OR                                                                       41
  Node pairs, PIN_REPLICATE                                                                 4
  Node pairs, PIN_SELBIT                                                                   51
  Node pairs, PIN_VARREF                                                                  417
  Node pairs, RANGE_CONST                                                                1137          8          8          8
  Node pairs, RANGE_SUB                                                                     3
  Node pairs, REPLICATE_CONCAT                                                             43
  Node pairs, REPLICATE_CONST                                                              76         20         20
  Node pairs, REPLICATE_SEL                                                                           20         20
  Node pairs, REPLICATE_SELBIT                                                             12
  Node pairs, REPLICATE_VARREF                                                              1
  Node pairs, SCOPE_CFUNC                                                                              2          2
  Node pairs, SCOPE_VARSCOPE                                                                           2          2
  Node pairs, SELBIT_ATTROF                                                               190
  Node pairs, SELBIT_CONST                                                                188
  Node pairs, SELBIT_PARSEREF                                                               1
  Node pairs, SELBIT_VARREF                                                               156
  Node pairs, SELBIT_VARXREF                                                               37
  Node pairs, SELEXTRACT_ATTROF                                                            70
  Node pairs, SELEXTRACT_CONST                                                            140
  Node pairs, SELEXTRACT_SELBIT                                                             1
  Node pairs, SELEXTRACT_VARREF                                                            64
  Node pairs, SELEXTRACT_VARXREF                                                            5
  Node pairs, SEL_ARRAYSEL                                                                             2          2
  Node pairs, SEL_CMATH                                                                                4          4
  Node pairs, SEL_COND                                                                                 7          7
  Node pairs, SEL_CONST                                                                             1282       1282
  Node pairs, SEL_VARREF                                                                             628        628
  Node pairs, SENITEM_PARSEREF                                                              8
  Node pairs, SENITEM_VARREF                                                               27          2
  Node pairs, SENTREE_SENITEM                                                              35          5
  Node pairs, SFORMATF_AND                                                                                                   1          1
  Node pairs, SFORMATF_SEL                                                                             1          1
  Node pairs, SFORMATF_SELEXTRACT                                                           1
  Node pairs, SHIFTL_AND                                                                                                    17          9
  Node pairs, SHIFTL_CCAST                                                                                                  75         41
  Node pairs, SHIFTL_COND                                                                   1          2          2          8          4
  Node pairs, SHIFTL_CONST                                                                  5         24         24        149         79
  Node pairs, SHIFTL_EQ                                                                                                     12          6
  Node pairs, SHIFTL_EXTEND                                                                           18         18
  Node pairs, SHIFTL_NEGATE                                                                                                 12          6
  Node pairs, SHIFTL_NEQ                                                                                                     3          2
  Node pairs, SHIFTL_NOT                                                                                                     2          1
  Node pairs, SHIFTL_OR                                                                                                     26         13
  Node pairs, SHIFTL_REPLICATE                                                              2
  Node pairs, SHIFTL_SHIFTL                                                                           12         12
  Node pairs, SHIFTL_VARREF                                                                10          8          8         10          5
  Node pairs, SHIFTRS_AND                                                                                                    4          2
  Node pairs, SHIFTRS_CCAST                                                                                                  2          1
  Node pairs, SHIFTRS_SEL                                                                              6          6
  Node pairs, SHIFTRS_SELEXTRACT                                                            2
  Node pairs, SHIFTRS_SIGNED                                                                2
  Node pairs, SHIFTRS_VARREF                                                                           2          2          2          1
  Node pairs, SHIFTR_AND                                                                                                    10          5
  Node pairs, SHIFTR_CCAST                                                                                                  18         10
  Node pairs, SHIFTR_COND                                                                                                    2          1
  Node pairs, SHIFTR_CONST                                                                  2          3          3        101         58
  Node pairs, SHIFTR_SEL                                                                               6          6
  Node pairs, SHIFTR_SELEXTRACT                                                             3
  Node pairs, SHIFTR_SHIFTL                                                                            6          6
  Node pairs, SHIFTR_SUB                                                                               3          3          3          2
  Node pairs, SHIFTR_VARREF                                                                 9          8          8         88         50
  Node pairs, SIGNED_SELEXTRACT                                                             1
  Node pairs, SIGNED_VARREF                                                                 5
  Node pairs, SUB_COND                                                                                 2          2          2          1
  Node pairs, SUB_CONST                                                                     6          3          3          3          2
  Node pairs, SUB_PARSEREF                                                                  1
  Node pairs, SUB_VARREF                                                                    7          5          5          5          3
  Node pairs, TASKREF_ARG                                                                  12
  Node pairs, TASK_VAR                                                                     13
  Node pairs, TOPSCOPE_SCOPE                                                                           1          1          1
  Node pairs, TOPSCOPE_SENTREE                                                                         1
  Node pairs, TYPETABLE_BASICDTYPE                                                          1          1          1          1
  Node pairs, UNPACKARRAYDTYPE_BASICDTYPE                                                   4
  Node pairs, UNPACKARRAYDTYPE_RANGE                                                        4          4          4          4
  Node pairs, VAR_BASICDTYPE                                                             1118
  Node pairs, VAR_CONST                                                                     2
  Node pairs, VAR_UNPACKARRAYDTYPE                                                          4
  Node pairs, XOR_VARREF                                                                    2          4          4          4          2

  Var space, non-arrays, bytes                                                              0       3323       2934       3021       1707
  Var space, scoped, bytes                                                                          2316       1927

  Vars, clock attribute                                                                     0          1          1          1          0
  Vars, unpacked arrayed                                                                    0          4          4          4          0
  Vars, width     1 SimTop.RamReadEnable                                                               1          1          1
  Vars, width     1 SimTop.RamWriteEnable                                                              1          1          1
  Vars, width     1 SimTop.Rvcpu.BusReadEnable                                                         1          1          2          1
  Vars, width     1 SimTop.Rvcpu.BusWriteEnable                                                        1          1          2          1
  Vars, width     1 SimTop.Rvcpu.ClintWriteEnable                                                      1          1          1
  Vars, width     1 SimTop.Rvcpu.Ctrl.IRQretW_dff.qout_r                                               1          1          1
  Vars, width     1 SimTop.Rvcpu.Ctrl.IRQret_dff.qout_r                                                1          1          1
  Vars, width     1 SimTop.Rvcpu.Ctrl.itTime_r                                                         1          1          1
  Vars, width     1 SimTop.Rvcpu.Ctrl.itWhit                                                           1          1          1
  Vars, width     1 SimTop.Rvcpu.Exe_stage.BusReadEnableM_clk_diff.qout_r                              1          1          1
  Vars, width     1 SimTop.Rvcpu.Exe_stage.BusWriteEnableM_clk_diff.qout_r                             1          1          1
  Vars, width     1 SimTop.Rvcpu.Exe_stage.csrWriteEnableM_clk_diff.qout_r                             1          1          1
  Vars, width     1 SimTop.Rvcpu.Exe_stage.jalbranch_dff.qout_r                                        1          1          1
  Vars, width     1 SimTop.Rvcpu.Exe_stage.jalbranch_r                                                 1          1          1
  Vars, width     1 SimTop.Rvcpu.Id_stage.BusReadEnableE_dff.qout_r                                    1          1          1
  Vars, width     1 SimTop.Rvcpu.Id_stage.BusWriteEnableE_dff.qout_r                                   1          1          1
  Vars, width     1 SimTop.Rvcpu.Id_stage.CSRRC                                                        1          1          1
  Vars, width     1 SimTop.Rvcpu.Id_stage.CSRRCI                                                       1          1          1
  Vars, width     1 SimTop.Rvcpu.Id_stage.CSRRS                                                        1          1          1
  Vars, width     1 SimTop.Rvcpu.Id_stage.CSRRSI                                                       1          1          1
  Vars, width     1 SimTop.Rvcpu.Id_stage.CSRRW                                                        1          1          1
  Vars, width     1 SimTop.Rvcpu.Id_stage.CSRRWI                                                       1          1          1
  Vars, width     1 SimTop.Rvcpu.Id_stage.Itype                                                        1          1          2          1
  Vars, width     1 SimTop.Rvcpu.Id_stage.Rtype                                                        1          1          2          1
  Vars, width     1 SimTop.Rvcpu.Id_stage.Utype                                                        1          1          2          1
  Vars, width     1 SimTop.Rvcpu.Id_stage.csr                                                          1          1          2          1
  Vars, width     1 SimTop.Rvcpu.Id_stage.rdWriteEnableE_r                                             1          1          1
  Vars, width     1 SimTop.Rvcpu.LoadStoreE                                                            1          1          1
  Vars, width     1 SimTop.Rvcpu.LoadStoreM                                                            1          1          2          1
  Vars, width     1 SimTop.Rvcpu.Mem_stage.csrWriteEnableW_clk_diff.qout_r                             1          1          1
  Vars, width     1 SimTop.Rvcpu.Mem_stage.rdWriteEnableW_clk_diff.qout_r                              1          1          1
  Vars, width     1 SimTop.Rvcpu.flushD                                                                1          1          1
  Vars, width     1 SimTop.Rvcpu.flushE                                                                1          1          1
  Vars, width     1 SimTop.Rvcpu.itTime                                                                1          1          1
  Vars, width     1 SimTop.Rvcpu.jump                                                                  1          1          1
  Vars, width     1 SimTop.Rvcpu.rs1ReadEnable                                                         1          1          1
  Vars, width     1 SimTop.Rvcpu.rs2ReadEnable                                                         1          1          1
  Vars, width     1 SimTop.Rvcpu.stallF                                                                1          1          1
  Vars, width     1 SimTop.inst_vaild                                                                  1          1          1
  Vars, width     1 SimTop.r_valid                                                                     1          1          1
  Vars, width     1 SimTop.r_wen                                                                       1          1          1
  Vars, width     1 SimTop.skip                                                                        1          1          1
  Vars, width     1 SimTop.trap                                                                        1          1          1
  Vars, width     1 __Vclklast__TOP__clock                                                                        1          1
  Vars, width     1 __Vdly__SimTop.Rvcpu.Ctrl.IRQretW_dff.qout_r                                       1
  Vars, width     1 __Vdly__SimTop.Rvcpu.Ctrl.IRQret_dff.qout_r                                        1
  Vars, width     1 __Vdly__SimTop.Rvcpu.Ctrl.itWhit                                                   1
  Vars, width     1 __Vdly__SimTop.Rvcpu.Exe_stage.BusReadEnableM_clk_diff.qout_r                      1
  Vars, width     1 __Vdly__SimTop.Rvcpu.Exe_stage.BusWriteEnableM_clk_diff.qout_r                     1
  Vars, width     1 __Vdly__SimTop.Rvcpu.Exe_stage.csrWriteEnableM_clk_diff.qout_r                     1
  Vars, width     1 __Vdly__SimTop.Rvcpu.Exe_stage.jalbranch_dff.qout_r                                1
  Vars, width     1 __Vdly__SimTop.Rvcpu.Id_stage.BusReadEnableE_dff.qout_r                            1
  Vars, width     1 __Vdly__SimTop.Rvcpu.Id_stage.BusWriteEnableE_dff.qout_r                           1
  Vars, width     1 __Vdly__SimTop.Rvcpu.Mem_stage.csrWriteEnableW_clk_diff.qout_r                     1
  Vars, width     1 __Vdly__SimTop.Rvcpu.Mem_stage.rdWriteEnableW_clk_diff.qout_r                      1
  Vars, width     1 __Vdly__SimTop.r_valid                                                             1
  Vars, width     1 __Vdly__SimTop.r_wen                                                               1
  Vars, width     1 __Vdly__SimTop.skip                                                                1
  Vars, width     1 __Vdly__SimTop.trap                                                                1          1          1          1
  Vars, width     1 __Vdlyvset__SimTop.Rvcpu.Regfile.regs__v0                                          1          1          1          1
  Vars, width     1 atomicResp                                                                         2          2          2
  Vars, width     1 clock                                                                              1          1          1
  Vars, width     1 en                                                                                 2          2          2          2
  Vars, width     1 io_perfInfo_clean                                                                  1          1          1
  Vars, width     1 io_perfInfo_dump                                                                   1          1          1
  Vars, width     1 io_uart_in_valid                                                                   1          1          1
  Vars, width     1 io_uart_out_valid                                                                  1          1          1
  Vars, width     1 isRVC                                                                              2          2          2          2
  Vars, width     1 jtag_TCK                                                                           2          2          2
  Vars, width     1 jtag_TDI                                                                           2          2          2
  Vars, width     1 jtag_TDO                                                                           2          2          2
  Vars, width     1 jtag_TMS                                                                           2          2          2
  Vars, width     1 jtag_TRSTn                                                                         2          2          2
  Vars, width     1 ptwResp                                                                            2          2          2
  Vars, width     1 reset                                                                              1          1          1
  Vars, width     1 sbufferResp                                                                        2          2          2
  Vars, width     1 scFailed                                                                           2          2          2          2
  Vars, width     1 skip                                                                               2          2          2          2
  Vars, width     1 valid                                                                              8          8          8          4
  Vars, width     1 wen                                                                                4          4          4          4
  Vars, width     2 SimTop.Rvcpu.Ctrl.IRQtypeW_dff.qout_r                                              1          1          1
  Vars, width     2 SimTop.Rvcpu.Ctrl.IRQtype_dff.qout_r                                               1          1          1
  Vars, width     2 SimTop.Rvcpu.Ctrl.IRQtype_r                                                        1          1          1
  Vars, width     2 SimTop.Rvcpu.Ctrl.Redirect1_dff.qout_r                                             1          1          1
  Vars, width     2 SimTop.Rvcpu.Ctrl.Redirect1_r                                                      1          1          1
  Vars, width     2 SimTop.Rvcpu.Ctrl.Redirect2_dff.qout_r                                             1          1          1
  Vars, width     2 __Vdly__SimTop.Rvcpu.Ctrl.IRQtypeW_dff.qout_r                                      1
  Vars, width     2 __Vdly__SimTop.Rvcpu.Ctrl.IRQtype_dff.qout_r                                       1
  Vars, width     2 __Vdly__SimTop.Rvcpu.Ctrl.Redirect1_dff.qout_r                                     1
  Vars, width     2 __Vdly__SimTop.Rvcpu.Ctrl.Redirect2_dff.qout_r                                     1
  Vars, width     3 SimTop.Rvcpu.CSRfile_u.timediv                                                     1          1          1
  Vars, width     3 __Vdly__SimTop.Rvcpu.CSRfile_u.timediv                                             1          1          1          1
  Vars, width     5 SimTop.Rvcpu.Mem_stage.rdWriteAddrW_clk_diff.qout_r                                1          1          1
  Vars, width     5 SimTop.Rvcpu.rs1ReadAddr                                                           1          1          1
  Vars, width     5 SimTop.Rvcpu.rs2ReadAddr                                                           1          1          1
  Vars, width     5 __Vdly__SimTop.Rvcpu.Mem_stage.rdWriteAddrW_clk_diff.qout_r                        1
  Vars, width     5 __Vdlyvdim0__SimTop.Rvcpu.Regfile.regs__v0                                         1          1          1          1
  Vars, width     6 SimTop.Rvcpu.Exe_stage.rd_r_clk_diff.qout_r                                        1          1          1
  Vars, width     6 SimTop.Rvcpu.Id_stage.csrFuncE_dff.qout_r                                          1          1          1
  Vars, width     6 SimTop.Rvcpu.Id_stage.rd_dff.qout_r                                                1          1          1
  Vars, width     6 __Vdly__SimTop.Rvcpu.Exe_stage.rd_r_clk_diff.qout_r                                1
  Vars, width     6 __Vdly__SimTop.Rvcpu.Id_stage.csrFuncE_dff.qout_r                                  1
  Vars, width     6 __Vdly__SimTop.Rvcpu.Id_stage.rd_dff.qout_r                                        1
  Vars, width     8 SimTop.r_wdest                                                                     1          1          1
  Vars, width     8 SimTop.trap_code                                                                   1          1          1
  Vars, width     8 __Vdly__SimTop.r_wdest                                                             1
  Vars, width     8 __Vdly__SimTop.trap_code                                                           1
  Vars, width     8 atomicFuop                                                                         2          2          2
  Vars, width     8 atomicMask                                                                         2          2          2
  Vars, width     8 cmd                                                                                2          2          2
  Vars, width     8 code                                                                               2          2          2          2
  Vars, width     8 coreid                                                                            22         22         22         12
  Vars, width     8 fuType                                                                             2          2          2
  Vars, width     8 index                                                                              6          6          6          2
  Vars, width     8 io_uart_in_ch                                                                      1          1          1
  Vars, width     8 io_uart_out_ch                                                                     1          1          1
  Vars, width     8 level                                                                              2          2          2
  Vars, width     8 mask                                                                               2          2          2
  Vars, width     8 opType                                                                             2          2          2
  Vars, width     8 priviledgeMode                                                                     2          2          2          2
  Vars, width     8 pte_helper__Vfuncrtn                                                               1          1          1
  Vars, width     8 sbufferData_0                                                                      2          2          2
  Vars, width     8 sbufferData_1                                                                      2          2          2
  Vars, width     8 sbufferData_10                                                                     2          2          2
  Vars, width     8 sbufferData_11                                                                     2          2          2
  Vars, width     8 sbufferData_12                                                                     2          2          2
  Vars, width     8 sbufferData_13                                                                     2          2          2
  Vars, width     8 sbufferData_14                                                                     2          2          2
  Vars, width     8 sbufferData_15                                                                     2          2          2
  Vars, width     8 sbufferData_16                                                                     2          2          2
  Vars, width     8 sbufferData_17                                                                     2          2          2
  Vars, width     8 sbufferData_18                                                                     2          2          2
  Vars, width     8 sbufferData_19                                                                     2          2          2
  Vars, width     8 sbufferData_2                                                                      2          2          2
  Vars, width     8 sbufferData_20                                                                     2          2          2
  Vars, width     8 sbufferData_21                                                                     2          2          2
  Vars, width     8 sbufferData_22                                                                     2          2          2
  Vars, width     8 sbufferData_23                                                                     2          2          2
  Vars, width     8 sbufferData_24                                                                     2          2          2
  Vars, width     8 sbufferData_25                                                                     2          2          2
  Vars, width     8 sbufferData_26                                                                     2          2          2
  Vars, width     8 sbufferData_27                                                                     2          2          2
  Vars, width     8 sbufferData_28                                                                     2          2          2
  Vars, width     8 sbufferData_29                                                                     2          2          2
  Vars, width     8 sbufferData_3                                                                      2          2          2
  Vars, width     8 sbufferData_30                                                                     2          2          2
  Vars, width     8 sbufferData_31                                                                     2          2          2
  Vars, width     8 sbufferData_32                                                                     2          2          2
  Vars, width     8 sbufferData_33                                                                     2          2          2
  Vars, width     8 sbufferData_34                                                                     2          2          2
  Vars, width     8 sbufferData_35                                                                     2          2          2
  Vars, width     8 sbufferData_36                                                                     2          2          2
  Vars, width     8 sbufferData_37                                                                     2          2          2
  Vars, width     8 sbufferData_38                                                                     2          2          2
  Vars, width     8 sbufferData_39                                                                     2          2          2
  Vars, width     8 sbufferData_4                                                                      2          2          2
  Vars, width     8 sbufferData_40                                                                     2          2          2
  Vars, width     8 sbufferData_41                                                                     2          2          2
  Vars, width     8 sbufferData_42                                                                     2          2          2
  Vars, width     8 sbufferData_43                                                                     2          2          2
  Vars, width     8 sbufferData_44                                                                     2          2          2
  Vars, width     8 sbufferData_45                                                                     2          2          2
  Vars, width     8 sbufferData_46                                                                     2          2          2
  Vars, width     8 sbufferData_47                                                                     2          2          2
  Vars, width     8 sbufferData_48                                                                     2          2          2
  Vars, width     8 sbufferData_49                                                                     2          2          2
  Vars, width     8 sbufferData_5                                                                      2          2          2
  Vars, width     8 sbufferData_50                                                                     2          2          2
  Vars, width     8 sbufferData_51                                                                     2          2          2
  Vars, width     8 sbufferData_52                                                                     2          2          2
  Vars, width     8 sbufferData_53                                                                     2          2          2
  Vars, width     8 sbufferData_54                                                                     2          2          2
  Vars, width     8 sbufferData_55                                                                     2          2          2
  Vars, width     8 sbufferData_56                                                                     2          2          2
  Vars, width     8 sbufferData_57                                                                     2          2          2
  Vars, width     8 sbufferData_58                                                                     2          2          2
  Vars, width     8 sbufferData_59                                                                     2          2          2
  Vars, width     8 sbufferData_6                                                                      2          2          2
  Vars, width     8 sbufferData_60                                                                     2          2          2
  Vars, width     8 sbufferData_61                                                                     2          2          2
  Vars, width     8 sbufferData_62                                                                     2          2          2
  Vars, width     8 sbufferData_63                                                                     2          2          2
  Vars, width     8 sbufferData_7                                                                      2          2          2
  Vars, width     8 sbufferData_8                                                                      2          2          2
  Vars, width     8 sbufferData_9                                                                      2          2          2
  Vars, width     8 storeMask                                                                          2          2          2
  Vars, width     8 wdest                                                                              2          2          2          2
  Vars, width    11 SimTop.Rvcpu.Exe_stage.memFuncM_clk_diff.qout_r                                    1          1          1
  Vars, width    11 SimTop.Rvcpu.Id_stage.memFuncE_dff.qout_r                                          1          1          1
  Vars, width    11 SimTop.Rvcpu.Id_stage.memFuncE_r                                                   1          1          1
  Vars, width    11 __Vdly__SimTop.Rvcpu.Exe_stage.memFuncM_clk_diff.qout_r                            1
  Vars, width    11 __Vdly__SimTop.Rvcpu.Id_stage.memFuncE_dff.qout_r                                  1
  Vars, width    12 SimTop.Rvcpu.Exe_stage.csrWriteAddrM_clk_diff.qout_r                               1          1          1
  Vars, width    12 SimTop.Rvcpu.Id_stage.csrWriteAddrE_dff.qout_r                                     1          1          1
  Vars, width    12 SimTop.Rvcpu.Mem_stage.csrWriteAddrW_clk_diff.qout_r                               1          1          1
  Vars, width    12 __Vdly__SimTop.Rvcpu.Exe_stage.csrWriteAddrM_clk_diff.qout_r                       1
  Vars, width    12 __Vdly__SimTop.Rvcpu.Id_stage.csrWriteAddrE_dff.qout_r                             1
  Vars, width    12 __Vdly__SimTop.Rvcpu.Mem_stage.csrWriteAddrW_clk_diff.qout_r                       1
  Vars, width    14 SimTop.Rvcpu.Id_stage.instFuncE_dff.qout_r                                         1          1          1
  Vars, width    14 SimTop.Rvcpu.Id_stage.instFuncE_r                                                  1          1          1
  Vars, width    14 __Vdly__SimTop.Rvcpu.Id_stage.instFuncE_dff.qout_r                                 1
  Vars, width    15 SimTop.Rvcpu.Id_stage.instTypeE_dff.qout_r                                         1          1          1
  Vars, width    15 SimTop.Rvcpu.Id_stage.instTypeE_r                                                  1          1          1
  Vars, width    15 __Vdly__SimTop.Rvcpu.Id_stage.instTypeE_dff.qout_r                                 1
  Vars, width    32 SimTop.Rvcpu.Exe_stage.instM_dff.qout_r                                            1          1          1
  Vars, width    32 SimTop.Rvcpu.Id_stage.instE_dff.qout_r                                             1          1          1
  Vars, width    32 SimTop.Rvcpu.If_stage.instD_dff.qout_r                                             1          1          1
  Vars, width    32 SimTop.Rvcpu.Mem_stage.instW_dff.qout_r                                            1          1          1
  Vars, width    32 SimTop.intrNO                                                                      1          1          1
  Vars, width    32 SimTop.intrNO1_dff.qout_r                                                          1          1          1
  Vars, width    32 SimTop.intrNO2_dff.qout_r                                                          1          1          1
  Vars, width    32 SimTop.intrNO3_dff.qout_r                                                          1          1          1
  Vars, width    32 SimTop.it_instr                                                                    1          1          1
  Vars, width    32 SimTop.it_instr1_dff.qout_r                                                        1          1          1
  Vars, width    32 SimTop.it_instr2_dff.qout_r                                                        1          1          1
  Vars, width    32 SimTop.it_instr3_dff.qout_r                                                        1          1          1
  Vars, width    32 SimTop.r_instr                                                                     1          1          1
  Vars, width    32 __Vdly__SimTop.Rvcpu.Exe_stage.instM_dff.qout_r                                    1
  Vars, width    32 __Vdly__SimTop.Rvcpu.Id_stage.instE_dff.qout_r                                     1
  Vars, width    32 __Vdly__SimTop.Rvcpu.If_stage.instD_dff.qout_r                                     1          1          1          1
  Vars, width    32 __Vdly__SimTop.Rvcpu.Mem_stage.instW_dff.qout_r                                    1
  Vars, width    32 __Vdly__SimTop.intrNO1_dff.qout_r                                                  1
  Vars, width    32 __Vdly__SimTop.intrNO2_dff.qout_r                                                  1
  Vars, width    32 __Vdly__SimTop.intrNO3_dff.qout_r                                                  1
  Vars, width    32 __Vdly__SimTop.it_instr1_dff.qout_r                                                1
  Vars, width    32 __Vdly__SimTop.it_instr2_dff.qout_r                                                1
  Vars, width    32 __Vdly__SimTop.it_instr3_dff.qout_r                                                1
  Vars, width    32 __Vdly__SimTop.r_instr                                                             1
  Vars, width    32 cause                                                                              2          2          2          2
  Vars, width    32 instr                                                                              2          2          2          2
  Vars, width    32 intrNo                                                                             2          2          2          2
  Vars, width    32 jtag_tick__Vfuncrtn                                                                1          1          1
  Vars, width    64 SimTop.BusReadAddrW                                                                1          1          1
  Vars, width    64 SimTop.BusWriteAddrW                                                               1          1          1
  Vars, width    64 SimTop.RamReadAddr                                                                 1          1          2          1
  Vars, width    64 SimTop.RamWriteAddr                                                                1          1          1
  Vars, width    64 SimTop.RamWriteData                                                                1          1          1
  Vars, width    64 SimTop.RamWriteMask                                                                1          1          1
  Vars, width    64 SimTop.ReadData                                                                    1          1          1
  Vars, width    64 SimTop.Rvcpu.BusReadAddr                                                           1          1          1
  Vars, width    64 SimTop.Rvcpu.BusReadData                                                           1          1          2          1
  Vars, width    64 SimTop.Rvcpu.BusWriteAddr                                                          1          1          1
  Vars, width    64 SimTop.Rvcpu.BusWriteData                                                          1          1          2          1
  Vars, width    64 SimTop.Rvcpu.CSRfile_u.mcause                                                      1          1          1
  Vars, width    64 SimTop.Rvcpu.CSRfile_u.mcause_r                                                    1          1          1
  Vars, width    64 SimTop.Rvcpu.CSRfile_u.mcause_t                                                    1          1          2          1
  Vars, width    64 SimTop.Rvcpu.CSRfile_u.mcycle                                                      1          1          1
  Vars, width    64 SimTop.Rvcpu.CSRfile_u.mepc                                                        1          1          1
  Vars, width    64 SimTop.Rvcpu.CSRfile_u.mepc_r                                                      1          1          1
  Vars, width    64 SimTop.Rvcpu.CSRfile_u.mie                                                         1          1          1
  Vars, width    64 SimTop.Rvcpu.CSRfile_u.mie_r                                                       1          1          1
  Vars, width    64 SimTop.Rvcpu.CSRfile_u.minstret                                                    1          1          1
  Vars, width    64 SimTop.Rvcpu.CSRfile_u.mscratch                                                    1          1          1
  Vars, width    64 SimTop.Rvcpu.CSRfile_u.mscratch_r                                                  1          1          1
  Vars, width    64 SimTop.Rvcpu.CSRfile_u.mstatus                                                     1          1          1
  Vars, width    64 SimTop.Rvcpu.CSRfile_u.mstatus_r                                                   1          1          1
  Vars, width    64 SimTop.Rvcpu.CSRfile_u.mstatus_t                                                   1          1          1
  Vars, width    64 SimTop.Rvcpu.CSRfile_u.mtime                                                       1          1          1
  Vars, width    64 SimTop.Rvcpu.CSRfile_u.mtimecmp                                                    1          1          1
  Vars, width    64 SimTop.Rvcpu.CSRfile_u.mtvec                                                       1          1          1
  Vars, width    64 SimTop.Rvcpu.CSRfile_u.mtvec_t                                                     1          1          1
  Vars, width    64 SimTop.Rvcpu.CSRfile_u.sstatus                                                     1          1          1
  Vars, width    64 SimTop.Rvcpu.CSRfile_u.sstatus_r                                                   1          1          1
  Vars, width    64 SimTop.Rvcpu.ClintReadAddr                                                         1          1          2          1
  Vars, width    64 SimTop.Rvcpu.ClintWriteAddr                                                        1          1          1
  Vars, width    64 SimTop.Rvcpu.ClintWriteData                                                        1          1          1
  Vars, width    64 SimTop.Rvcpu.Ctrl.mepcWriteDataW_dff.qout_r                                        1          1          1
  Vars, width    64 SimTop.Rvcpu.Ctrl.mepcWriteData_dff.qout_r                                         1          1          1
  Vars, width    64 SimTop.Rvcpu.Exe_stage.BusReadAddrM_clk_diff.qout_r                                1          1          1
  Vars, width    64 SimTop.Rvcpu.Exe_stage.BusWriteAddrM_clk_diff.qout_r                               1          1          1
  Vars, width    64 SimTop.Rvcpu.Exe_stage.BusWriteDataM_clk_diff.qout_r                               1          1          1
  Vars, width    64 SimTop.Rvcpu.Exe_stage.csrWriteDataM_clk_diff.qout_r                               1          1          1
  Vars, width    64 SimTop.Rvcpu.Exe_stage.csrop2                                                      1          1          1
  Vars, width    64 SimTop.Rvcpu.Exe_stage.jumpAddr_dff.qout_r                                         1          1          1
  Vars, width    64 SimTop.Rvcpu.Exe_stage.op1                                                         1          1          2          1
  Vars, width    64 SimTop.Rvcpu.Exe_stage.op2                                                         1          1          2          1
  Vars, width    64 SimTop.Rvcpu.Exe_stage.pcM_dff.qout_r                                              1          1          1
  Vars, width    64 SimTop.Rvcpu.Exe_stage.rdWriteDataE_clk_diff.qout_r                                1          1          1
  Vars, width    64 SimTop.Rvcpu.Exe_stage.resADD                                                      1          1          1
  Vars, width    64 SimTop.Rvcpu.Exe_stage.result                                                      1          1          1
  Vars, width    64 SimTop.Rvcpu.Exe_stage.rs1Data                                                     1          1          1
  Vars, width    64 SimTop.Rvcpu.Exe_stage.rs2Data                                                     1          1          1
  Vars, width    64 SimTop.Rvcpu.Id_stage.csrReadDataE_dff.qout_r                                      1          1          1
  Vars, width    64 SimTop.Rvcpu.Id_stage.imm_dff.qout_r                                               1          1          1
  Vars, width    64 SimTop.Rvcpu.Id_stage.imm_r                                                        1          1          1
  Vars, width    64 SimTop.Rvcpu.Id_stage.pcE_dff.qout_r                                               1          1          1
  Vars, width    64 SimTop.Rvcpu.Id_stage.rs1DataE_dff.qout_r                                          1          1          1
  Vars, width    64 SimTop.Rvcpu.Id_stage.rs2DataE_dff.qout_r                                          1          1          1
  Vars, width    64 SimTop.Rvcpu.If_stage.pc                                                           1          1          1
  Vars, width    64 SimTop.Rvcpu.If_stage.pcD_dff.qout_r                                               1          1          1
  Vars, width    64 SimTop.Rvcpu.Mem_stage.csrWriteDataW_clk_diff.qout_r                               1          1          1
  Vars, width    64 SimTop.Rvcpu.Mem_stage.loadRes16                                                   1          1          2          1
  Vars, width    64 SimTop.Rvcpu.Mem_stage.loadRes32                                                   1          1          2          1
  Vars, width    64 SimTop.Rvcpu.Mem_stage.loadRes8                                                    1          1          2          1
  Vars, width    64 SimTop.Rvcpu.Mem_stage.pcW_dff.qout_r                                              1          1          1
  Vars, width    64 SimTop.Rvcpu.Mem_stage.rdWriteDataM_r                                              1          1          1
  Vars, width    64 SimTop.Rvcpu.Mem_stage.rdWriteDataW_clk_diff.qout_r                                1          1          1
  Vars, width    64 SimTop.Rvcpu.Regfile.regs                                                          1          1          1
  Vars, width    64 SimTop.Rvcpu.jAddr                                                                 1          1          1
  Vars, width    64 SimTop.cycleCnt                                                                    1          1          1
  Vars, width    64 SimTop.instrCnt                                                                    1          1          1
  Vars, width    64 SimTop.it_pc                                                                       1          1          1
  Vars, width    64 SimTop.it_pc1_dff.qout_r                                                           1          1          1
  Vars, width    64 SimTop.it_pc2_dff.qout_r                                                           1          1          1
  Vars, width    64 SimTop.it_pc3_dff.qout_r                                                           1          1          1
  Vars, width    64 SimTop.mcause                                                                      1          1          1
  Vars, width    64 SimTop.mepc                                                                        1          1          1
  Vars, width    64 SimTop.mie                                                                         1          1          1
  Vars, width    64 SimTop.mip                                                                         1          1          1
  Vars, width    64 SimTop.mscratch                                                                    1          1          1
  Vars, width    64 SimTop.mstatus                                                                     1          1          1
  Vars, width    64 SimTop.mtvec                                                                       1          1          1
  Vars, width    64 SimTop.pc                                                                          1          1          1
  Vars, width    64 SimTop.r_pc                                                                        1          1          1
  Vars, width    64 SimTop.r_wdata                                                                     1          1          1
  Vars, width    64 SimTop.sstatus                                                                     1          1          1
  Vars, width    64 __Vdly__SimTop.BusReadAddrW                                                        1
  Vars, width    64 __Vdly__SimTop.BusWriteAddrW                                                       1
  Vars, width    64 __Vdly__SimTop.Rvcpu.CSRfile_u.mcause                                              1
  Vars, width    64 __Vdly__SimTop.Rvcpu.CSRfile_u.mcycle                                              1          1          1          1
  Vars, width    64 __Vdly__SimTop.Rvcpu.CSRfile_u.mepc                                                1
  Vars, width    64 __Vdly__SimTop.Rvcpu.CSRfile_u.mie                                                 1
  Vars, width    64 __Vdly__SimTop.Rvcpu.CSRfile_u.minstret                                            1          1          1          1
  Vars, width    64 __Vdly__SimTop.Rvcpu.CSRfile_u.mscratch                                            1
  Vars, width    64 __Vdly__SimTop.Rvcpu.CSRfile_u.mstatus                                             1
  Vars, width    64 __Vdly__SimTop.Rvcpu.CSRfile_u.mtime                                               1          1          1          1
  Vars, width    64 __Vdly__SimTop.Rvcpu.CSRfile_u.mtimecmp                                            1          1          1          1
  Vars, width    64 __Vdly__SimTop.Rvcpu.CSRfile_u.mtvec                                               1
  Vars, width    64 __Vdly__SimTop.Rvcpu.CSRfile_u.sstatus                                             1
  Vars, width    64 __Vdly__SimTop.Rvcpu.Ctrl.mepcWriteDataW_dff.qout_r                                1
  Vars, width    64 __Vdly__SimTop.Rvcpu.Ctrl.mepcWriteData_dff.qout_r                                 1
  Vars, width    64 __Vdly__SimTop.Rvcpu.Exe_stage.BusReadAddrM_clk_diff.qout_r                        1
  Vars, width    64 __Vdly__SimTop.Rvcpu.Exe_stage.BusWriteAddrM_clk_diff.qout_r                       1
  Vars, width    64 __Vdly__SimTop.Rvcpu.Exe_stage.BusWriteDataM_clk_diff.qout_r                       1
  Vars, width    64 __Vdly__SimTop.Rvcpu.Exe_stage.csrWriteDataM_clk_diff.qout_r                       1
  Vars, width    64 __Vdly__SimTop.Rvcpu.Exe_stage.jumpAddr_dff.qout_r                                 1
  Vars, width    64 __Vdly__SimTop.Rvcpu.Exe_stage.pcM_dff.qout_r                                      1
  Vars, width    64 __Vdly__SimTop.Rvcpu.Exe_stage.rdWriteDataE_clk_diff.qout_r                        1
  Vars, width    64 __Vdly__SimTop.Rvcpu.Id_stage.csrReadDataE_dff.qout_r                              1          1          1          1
  Vars, width    64 __Vdly__SimTop.Rvcpu.Id_stage.imm_dff.qout_r                                       1
  Vars, width    64 __Vdly__SimTop.Rvcpu.Id_stage.pcE_dff.qout_r                                       1
  Vars, width    64 __Vdly__SimTop.Rvcpu.Id_stage.rs1DataE_dff.qout_r                                  1
  Vars, width    64 __Vdly__SimTop.Rvcpu.Id_stage.rs2DataE_dff.qout_r                                  1
  Vars, width    64 __Vdly__SimTop.Rvcpu.If_stage.pc                                                   1
  Vars, width    64 __Vdly__SimTop.Rvcpu.If_stage.pcD_dff.qout_r                                       1          1          1          1
  Vars, width    64 __Vdly__SimTop.Rvcpu.Mem_stage.csrWriteDataW_clk_diff.qout_r                       1
  Vars, width    64 __Vdly__SimTop.Rvcpu.Mem_stage.pcW_dff.qout_r                                      1
  Vars, width    64 __Vdly__SimTop.Rvcpu.Mem_stage.rdWriteDataW_clk_diff.qout_r                        1
  Vars, width    64 __Vdly__SimTop.cycleCnt                                                            1          1          1          1
  Vars, width    64 __Vdly__SimTop.instrCnt                                                            1          1          1          1
  Vars, width    64 __Vdly__SimTop.it_pc1_dff.qout_r                                                   1
  Vars, width    64 __Vdly__SimTop.it_pc2_dff.qout_r                                                   1
  Vars, width    64 __Vdly__SimTop.it_pc3_dff.qout_r                                                   1
  Vars, width    64 __Vdly__SimTop.mcause                                                              1
  Vars, width    64 __Vdly__SimTop.mepc                                                                1
  Vars, width    64 __Vdly__SimTop.mie                                                                 1
  Vars, width    64 __Vdly__SimTop.mip                                                                 1
  Vars, width    64 __Vdly__SimTop.mscratch                                                            1
  Vars, width    64 __Vdly__SimTop.mstatus                                                             1
  Vars, width    64 __Vdly__SimTop.mtvec                                                               1
  Vars, width    64 __Vdly__SimTop.r_pc                                                                1
  Vars, width    64 __Vdly__SimTop.r_wdata                                                             1
  Vars, width    64 __Vdly__SimTop.sstatus                                                             1
  Vars, width    64 __Vdlyvval__SimTop.Rvcpu.Regfile.regs__v0                                          1          1          1          1
  Vars, width    64 __Vfunc_ram_read_helper__0__Vfuncout                                               1          1          1
  Vars, width    64 addr                                                                               2          2          2
  Vars, width    64 amo_helper__Vfuncrtn                                                               1          1          1
  Vars, width    64 atomicAddr                                                                         2          2          2
  Vars, width    64 atomicData                                                                         2          2          2
  Vars, width    64 atomicOut                                                                          2          2          2
  Vars, width    64 cycleCnt                                                                           2          2          2          2
  Vars, width    64 exceptionInst                                                                      2          2          2          2
  Vars, width    64 exceptionPC                                                                        2          2          2          2
  Vars, width    64 fpr_0                                                                              2          2          2          2
  Vars, width    64 fpr_1                                                                              2          2          2          2
  Vars, width    64 fpr_10                                                                             2          2          2          2
  Vars, width    64 fpr_11                                                                             2          2          2          2
  Vars, width    64 fpr_12                                                                             2          2          2          2
  Vars, width    64 fpr_13                                                                             2          2          2          2
  Vars, width    64 fpr_14                                                                             2          2          2          2
  Vars, width    64 fpr_15                                                                             2          2          2          2
  Vars, width    64 fpr_16                                                                             2          2          2          2
  Vars, width    64 fpr_17                                                                             2          2          2          2
  Vars, width    64 fpr_18                                                                             2          2          2          2
  Vars, width    64 fpr_19                                                                             2          2          2          2
  Vars, width    64 fpr_2                                                                              2          2          2          2
  Vars, width    64 fpr_20                                                                             2          2          2          2
  Vars, width    64 fpr_21                                                                             2          2          2          2
  Vars, width    64 fpr_22                                                                             2          2          2          2
  Vars, width    64 fpr_23                                                                             2          2          2          2
  Vars, width    64 fpr_24                                                                             2          2          2          2
  Vars, width    64 fpr_25                                                                             2          2          2          2
  Vars, width    64 fpr_26                                                                             2          2          2          2
  Vars, width    64 fpr_27                                                                             2          2          2          2
  Vars, width    64 fpr_28                                                                             2          2          2          2
  Vars, width    64 fpr_29                                                                             2          2          2          2
  Vars, width    64 fpr_3                                                                              2          2          2          2
  Vars, width    64 fpr_30                                                                             2          2          2          2
  Vars, width    64 fpr_31                                                                             2          2          2          2
  Vars, width    64 fpr_4                                                                              2          2          2          2
  Vars, width    64 fpr_5                                                                              2          2          2          2
  Vars, width    64 fpr_6                                                                              2          2          2          2
  Vars, width    64 fpr_7                                                                              2          2          2          2
  Vars, width    64 fpr_8                                                                              2          2          2          2
  Vars, width    64 fpr_9                                                                              2          2          2          2
  Vars, width    64 gpr_0                                                                              2          2          2          2
  Vars, width    64 gpr_1                                                                              2          2          2          2
  Vars, width    64 gpr_10                                                                             2          2          2          2
  Vars, width    64 gpr_11                                                                             2          2          2          2
  Vars, width    64 gpr_12                                                                             2          2          2          2
  Vars, width    64 gpr_13                                                                             2          2          2          2
  Vars, width    64 gpr_14                                                                             2          2          2          2
  Vars, width    64 gpr_15                                                                             2          2          2          2
  Vars, width    64 gpr_16                                                                             2          2          2          2
  Vars, width    64 gpr_17                                                                             2          2          2          2
  Vars, width    64 gpr_18                                                                             2          2          2          2
  Vars, width    64 gpr_19                                                                             2          2          2          2
  Vars, width    64 gpr_2                                                                              2          2          2          2
  Vars, width    64 gpr_20                                                                             2          2          2          2
  Vars, width    64 gpr_21                                                                             2          2          2          2
  Vars, width    64 gpr_22                                                                             2          2          2          2
  Vars, width    64 gpr_23                                                                             2          2          2          2
  Vars, width    64 gpr_24                                                                             2          2          2          2
  Vars, width    64 gpr_25                                                                             2          2          2          2
  Vars, width    64 gpr_26                                                                             2          2          2          2
  Vars, width    64 gpr_27                                                                             2          2          2          2
  Vars, width    64 gpr_28                                                                             2          2          2          2
  Vars, width    64 gpr_29                                                                             2          2          2          2
  Vars, width    64 gpr_3                                                                              2          2          2          2
  Vars, width    64 gpr_30                                                                             2          2          2          2
  Vars, width    64 gpr_31                                                                             2          2          2          2
  Vars, width    64 gpr_4                                                                              2          2          2          2
  Vars, width    64 gpr_5                                                                              2          2          2          2
  Vars, width    64 gpr_6                                                                              2          2          2          2
  Vars, width    64 gpr_7                                                                              2          2          2          2
  Vars, width    64 gpr_8                                                                              2          2          2          2
  Vars, width    64 gpr_9                                                                              2          2          2          2
  Vars, width    64 instrCnt                                                                           2          2          2          2
  Vars, width    64 io_logCtrl_log_begin                                                               1          1          1
  Vars, width    64 io_logCtrl_log_end                                                                 1          1          1
  Vars, width    64 io_logCtrl_log_level                                                               1          1          1
  Vars, width    64 line                                                                               2          2          2
  Vars, width    64 mcause                                                                             2          2          2          2
  Vars, width    64 medeleg                                                                            2          2          2          2
  Vars, width    64 mepc                                                                               2          2          2          2
  Vars, width    64 mideleg                                                                            2          2          2          2
  Vars, width    64 mie                                                                                2          2          2          2
  Vars, width    64 mip                                                                                2          2          2          2
  Vars, width    64 mscratch                                                                           2          2          2          2
  Vars, width    64 mstatus                                                                            2          2          2          2
  Vars, width    64 mtval                                                                              2          2          2          2
  Vars, width    64 mtvec                                                                              2          2          2          2
  Vars, width    64 paddr                                                                              2          2          2
  Vars, width    64 pc                                                                                 4          4          4          4
  Vars, width    64 pte                                                                                2          2          2
  Vars, width    64 ptwAddr                                                                            2          2          2
  Vars, width    64 ptwData_0                                                                          2          2          2
  Vars, width    64 ptwData_1                                                                          2          2          2
  Vars, width    64 ptwData_2                                                                          2          2          2
  Vars, width    64 ptwData_3                                                                          2          2          2
  Vars, width    64 rIdx                                                                               2          2          2          2
  Vars, width    64 ram_read_helper__Vfuncrtn                                                          1          1          1          1
  Vars, width    64 satp                                                                               4          4          4          2
  Vars, width    64 sbufferAddr                                                                        2          2          2
  Vars, width    64 sbufferMask                                                                        2          2          2
  Vars, width    64 scause                                                                             2          2          2          2
  Vars, width    64 sepc                                                                               2          2          2          2
  Vars, width    64 sscratch                                                                           2          2          2          2
  Vars, width    64 sstatus                                                                            2          2          2          2
  Vars, width    64 storeAddr                                                                          2          2          2
  Vars, width    64 storeData                                                                          2          2          2
  Vars, width    64 stval                                                                              2          2          2          2
  Vars, width    64 stvec                                                                              2          2          2          2
  Vars, width    64 vpn                                                                                2          2          2
  Vars, width    64 wIdx                                                                               2          2          2          2
  Vars, width    64 wdata                                                                              6          6          6          4
  Vars, width    64 wmask                                                                              2          2          2          2
